/* Generated by Yosys 0.16 (git sha1 UNKNOWN, clang 10.0.0-4ubuntu1 -fPIC -Os) */

(* dynports =  1  *)
(* hdlname = "\\VX_flush_ctrl" *)
(* src = "Vortex_axi_nofpu.v:11952.1-11999.10" *)
module \$paramod$0a47174bd914a4be199393abae33c1b7de4ee4e5\VX_flush_ctrl (clk, reset, addr_out, valid_out);
  (* src = "Vortex_axi_nofpu.v:11993.18-11993.31" *)
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _0_;
  (* src = "Vortex_axi_nofpu.v:11989.9-11989.85" *)
  wire _1_;
  wire _2_;
  wire _3_;
  (* src = "Vortex_axi_nofpu.v:11969.73-11969.81" *)
  output [7:0] addr_out;
  reg [7:0] addr_out;
  (* src = "Vortex_axi_nofpu.v:11965.13-11965.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_nofpu.v:11967.13-11967.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_nofpu.v:11971.14-11971.23" *)
  output valid_out;
  reg valid_out;
  assign _0_ = addr_out + (* src = "Vortex_axi_nofpu.v:11993.18-11993.31" *) 32'd1;
  (* src = "Vortex_axi_nofpu.v:11977.2-11994.7" *)
  always @(posedge clk)
    if (reset) valid_out <= 1'h1;
    else valid_out <= _3_;
  (* src = "Vortex_axi_nofpu.v:11977.2-11994.7" *)
  always @(posedge clk)
    if (reset) addr_out <= 8'h00;
    else if (valid_out) addr_out <= _0_[7:0];
  assign _1_ = addr_out == (* src = "Vortex_axi_nofpu.v:11989.9-11989.85" *) 8'hff;
  assign _2_ = _1_ ? (* src = "Vortex_axi_nofpu.v:11989.9-11989.85|Vortex_axi_nofpu.v:11989.5-11991.24" *) 1'h0 : 1'h1;
  assign _3_ = valid_out ? (* src = "Vortex_axi_nofpu.v:11987.8-11987.20|Vortex_axi_nofpu.v:11987.4-11994.7" *) _2_ : 1'h0;
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_stream_demux" *)
(* src = "Vortex_axi_nofpu.v:8981.1-9067.10" *)
module \$paramod$0a7282194623f4482ece2f54584a7653b4ed0ab6\VX_stream_demux (clk, reset, sel_in, valid_in, data_in, ready_in, valid_out, data_out, ready_out);
  (* src = "Vortex_axi_nofpu.v:9030.5-9035.8" *)
  wire [1:0] _00_;
  (* src = "Vortex_axi_nofpu.v:9030.5-9035.8" *)
  wire [1:0] _01_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _02_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [31:0] _03_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _04_;
  (* src = "Vortex_axi_nofpu.v:9003.13-9003.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_nofpu.v:9011.37-9011.44" *)
  input [564:0] data_in;
  wire [564:0] data_in;
  (* src = "Vortex_axi_nofpu.v:9017.51-9017.59" *)
  output [1129:0] data_out;
  wire [1129:0] data_out;
  (* src = "Vortex_axi_nofpu.v:9028.27-9028.39" *)
  wire [1:0] \genblk1.genblk1[0].ready_in_sel ;
  (* src = "Vortex_axi_nofpu.v:9026.26-9026.38" *)
  wire [1:0] \genblk1.genblk1[0].valid_in_sel ;
  (* src = "Vortex_axi_nofpu.v:9013.28-9013.36" *)
  output ready_in;
  wire ready_in;
  (* src = "Vortex_axi_nofpu.v:9019.40-9019.49" *)
  input [1:0] ready_out;
  wire [1:0] ready_out;
  (* src = "Vortex_axi_nofpu.v:9005.13-9005.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_nofpu.v:9007.44-9007.50" *)
  input sel_in;
  wire sel_in;
  (* src = "Vortex_axi_nofpu.v:9009.27-9009.35" *)
  input valid_in;
  wire valid_in;
  (* src = "Vortex_axi_nofpu.v:9015.41-9015.50" *)
  output [1:0] valid_out;
  wire [1:0] valid_out;
  assign _02_ = 2'h0 & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _04_;
  assign _03_ = - (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) $signed({ 31'h00000000, sel_in });
  assign _04_ = ~ (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _01_;
  assign \genblk1.genblk1[0].valid_in_sel  = _02_ | (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _00_;
  assign _01_ = $signed(_03_) < 0 ? 1'h1 << - _03_ : 1'h1 >> _03_;
  assign _00_ = $signed(_03_) < 0 ? valid_in << - _03_ : valid_in >> _03_;
  wire [1:0] _12_ = \genblk1.genblk1[0].ready_in_sel ;
  assign ready_in = _12_[sel_in +: 1];
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:9045.8-9054.7" *)
  \$paramod$4f0432a62e85ca8c1c58195fa5145bbd5b834afd\VX_skid_buffer  \genblk1.genblk1[0].genblk1[0].out_buffer  (
    .clk(clk),
    .data_in(data_in),
    .data_out(data_out[564:0]),
    .ready_in(\genblk1.genblk1[0].ready_in_sel [0]),
    .ready_out(ready_out[0]),
    .reset(reset),
    .valid_in(\genblk1.genblk1[0].valid_in_sel [0]),
    .valid_out(valid_out[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:9045.8-9054.7" *)
  \$paramod$4f0432a62e85ca8c1c58195fa5145bbd5b834afd\VX_skid_buffer  \genblk1.genblk1[0].genblk1[1].out_buffer  (
    .clk(clk),
    .data_in(data_in),
    .data_out(data_out[1129:565]),
    .ready_in(\genblk1.genblk1[0].ready_in_sel [1]),
    .ready_out(ready_out[1]),
    .reset(reset),
    .valid_in(\genblk1.genblk1[0].valid_in_sel [1]),
    .valid_out(valid_out[1])
  );
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_tag_access" *)
(* src = "Vortex_axi_nofpu.v:14350.1-14415.10" *)
module \$paramod$0d670b08f01a08283f4e8757006f1daf9c57fbd7\VX_tag_access (clk, reset, req_id, stall, lookup, addr, fill, flush, tag_match);
  (* src = "Vortex_axi_nofpu.v:14414.36-14414.56" *)
  wire _0_;
  (* src = "Vortex_axi_nofpu.v:14410.11-14410.17" *)
  wire _1_;
  (* src = "Vortex_axi_nofpu.v:14409.9-14409.22" *)
  wire _2_;
  (* src = "Vortex_axi_nofpu.v:14386.74-14386.78" *)
  input [24:0] addr;
  wire [24:0] addr;
  (* src = "Vortex_axi_nofpu.v:14376.13-14376.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_nofpu.v:14388.13-14388.17" *)
  input fill;
  wire fill;
  (* src = "Vortex_axi_nofpu.v:14390.13-14390.18" *)
  input flush;
  wire flush;
  (* src = "Vortex_axi_nofpu.v:14384.13-14384.19" *)
  input lookup;
  wire lookup;
  (* src = "Vortex_axi_nofpu.v:14394.229-14394.237" *)
  wire [17:0] read_tag;
  (* src = "Vortex_axi_nofpu.v:14396.7-14396.17" *)
  wire read_valid;
  (* src = "Vortex_axi_nofpu.v:14380.20-14380.26" *)
  input [43:0] req_id;
  wire [43:0] req_id;
  (* src = "Vortex_axi_nofpu.v:14378.13-14378.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_nofpu.v:14382.13-14382.18" *)
  input stall;
  wire stall;
  (* src = "Vortex_axi_nofpu.v:14392.14-14392.23" *)
  output tag_match;
  wire tag_match;
  assign _0_ = addr[24:7] == (* src = "Vortex_axi_nofpu.v:14414.36-14414.56" *) read_tag;
  assign tag_match = read_valid && (* src = "Vortex_axi_nofpu.v:14414.21-14414.57" *) _0_;
  assign _1_ = ! (* src = "Vortex_axi_nofpu.v:14410.11-14410.17" *) flush;
  assign _2_ = fill || (* src = "Vortex_axi_nofpu.v:14409.9-14409.22" *) flush;
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:14406.4-14412.3" *)
  \$paramod$6110f831440f5c6a6edf37279e451953f4f3c838\VX_sp_ram  tag_store (
    .addr(addr[6:0]),
    .clk(clk),
    .rdata({ read_valid, read_tag }),
    .wdata({ _1_, addr[24:7] }),
    .wren(_2_)
  );
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_elastic_buffer" *)
(* src = "Vortex_axi_nofpu.v:10095.1-10185.10" *)
module \$paramod$0e12e54634d04a23c91f7f89f9bb335a68347b16\VX_elastic_buffer (clk, reset, valid_in, ready_in, data_in, data_out, ready_out, valid_out);
  (* src = "Vortex_axi_nofpu.v:10114.13-10114.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_nofpu.v:10122.27-10122.34" *)
  input [112:0] data_in;
  wire [112:0] data_in;
  (* src = "Vortex_axi_nofpu.v:10124.28-10124.36" *)
  output [112:0] data_out;
  wire [112:0] data_out;
  (* src = "Vortex_axi_nofpu.v:10120.14-10120.22" *)
  output ready_in;
  wire ready_in;
  (* src = "Vortex_axi_nofpu.v:10126.13-10126.22" *)
  input ready_out;
  wire ready_out;
  (* src = "Vortex_axi_nofpu.v:10116.13-10116.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_nofpu.v:10118.13-10118.21" *)
  input valid_in;
  wire valid_in;
  (* src = "Vortex_axi_nofpu.v:10128.14-10128.23" *)
  output valid_out;
  wire valid_out;
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:10144.6-10153.5" *)
  \$paramod$3ff52104c460a2cbf5cd9a1745f24727acfce1e3\VX_skid_buffer  \genblk1.genblk1.queue  (
    .clk(clk),
    .data_in(data_in),
    .data_out(data_out),
    .ready_in(ready_in),
    .ready_out(ready_out),
    .reset(reset),
    .valid_in(valid_in),
    .valid_out(valid_out)
  );
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_skid_buffer" *)
(* src = "Vortex_axi_nofpu.v:10980.1-11158.10" *)
module \$paramod$0e140b38f22800262b4cfd7d1e69f235cd6d39f9\VX_skid_buffer (clk, reset, valid_in, ready_in, data_in, data_out, ready_out, valid_out);
  (* src = "Vortex_axi_nofpu.v:11077.5-11088.8" *)
  wire [316:0] _00_;
  wire _01_;
  wire _02_;
  (* src = "Vortex_axi_nofpu.v:11069.16-11069.39" *)
  wire _03_;
  (* src = "Vortex_axi_nofpu.v:11082.10-11082.28" *)
  wire _04_;
  (* src = "Vortex_axi_nofpu.v:11054.16-11054.28" *)
  wire _05_;
  (* src = "Vortex_axi_nofpu.v:11074.23-11074.45" *)
  wire _06_;
  wire [316:0] _07_;
  (* src = "Vortex_axi_nofpu.v:10999.13-10999.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_nofpu.v:11007.27-11007.34" *)
  input [316:0] data_in;
  wire [316:0] data_in;
  (* src = "Vortex_axi_nofpu.v:11009.28-11009.36" *)
  output [316:0] data_out;
  reg [316:0] data_out;
  (* src = "Vortex_axi_nofpu.v:11046.23-11046.29" *)
  reg [316:0] \genblk1.genblk1.genblk1.buffer ;
  (* src = "Vortex_axi_nofpu.v:11054.10-11054.13" *)
  wire \genblk1.genblk1.genblk1.pop ;
  (* src = "Vortex_axi_nofpu.v:11052.10-11052.14" *)
  wire \genblk1.genblk1.genblk1.push ;
  (* src = "Vortex_axi_nofpu.v:11050.9-11050.19" *)
  reg \genblk1.genblk1.genblk1.use_buffer ;
  (* src = "Vortex_axi_nofpu.v:11005.14-11005.22" *)
  output ready_in;
  wire ready_in;
  (* src = "Vortex_axi_nofpu.v:11011.13-11011.22" *)
  input ready_out;
  wire ready_out;
  (* src = "Vortex_axi_nofpu.v:11001.13-11001.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_nofpu.v:11003.13-11003.21" *)
  input valid_in;
  wire valid_in;
  (* src = "Vortex_axi_nofpu.v:11013.14-11013.23" *)
  output valid_out;
  reg valid_out;
  (* src = "Vortex_axi_nofpu.v:11056.5-11075.9" *)
  always @(posedge clk)
    if (_02_) \genblk1.genblk1.genblk1.use_buffer  <= 1'h0;
    else if (_03_) \genblk1.genblk1.genblk1.use_buffer  <= 1'h1;
  (* src = "Vortex_axi_nofpu.v:11077.5-11088.8" *)
  always @(posedge clk)
    if (_01_) data_out <= _00_;
  (* src = "Vortex_axi_nofpu.v:11077.5-11088.8" *)
  always @(posedge clk)
    if (\genblk1.genblk1.genblk1.push ) \genblk1.genblk1.genblk1.buffer  <= data_in;
  (* src = "Vortex_axi_nofpu.v:11056.5-11075.9" *)
  always @(posedge clk)
    if (reset) valid_out <= 1'h0;
    else if (\genblk1.genblk1.genblk1.pop ) valid_out <= _06_;
  assign _01_ = | { _04_, ready_out };
  assign _02_ = | { ready_out, reset };
  assign \genblk1.genblk1.genblk1.push  = valid_in && (* src = "Vortex_axi_nofpu.v:11052.17-11052.37" *) ready_in;
  assign _03_ = valid_in && (* src = "Vortex_axi_nofpu.v:11069.16-11069.39" *) valid_out;
  assign _04_ = \genblk1.genblk1.genblk1.pop  && (* src = "Vortex_axi_nofpu.v:11082.10-11082.28" *) ready_in;
  assign _05_ = ! (* src = "Vortex_axi_nofpu.v:11054.16-11054.28" *) valid_out;
  assign ready_in = ! (* src = "Vortex_axi_nofpu.v:11090.23-11090.34" *) \genblk1.genblk1.genblk1.use_buffer ;
  assign \genblk1.genblk1.genblk1.pop  = _05_ || (* src = "Vortex_axi_nofpu.v:11054.16-11054.41" *) ready_out;
  assign _06_ = valid_in || (* src = "Vortex_axi_nofpu.v:11074.23-11074.45" *) \genblk1.genblk1.genblk1.use_buffer ;
  assign _07_ = ready_out ? (* src = "Vortex_axi_nofpu.v:11085.15-11085.24|Vortex_axi_nofpu.v:11085.11-11087.28" *) \genblk1.genblk1.genblk1.buffer  : 317'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _00_ = _04_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:11082.10-11082.28|Vortex_axi_nofpu.v:11082.6-11087.28" *) data_in : _07_;
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_core_req_bank_sel" *)
(* src = "Vortex_axi_nofpu.v:11192.1-11671.10" *)
module \$paramod$1b25af507a503006fddb33d2620e3e0e3c51627c\VX_core_req_bank_sel (clk, reset, core_req_valid, core_req_rw, core_req_addr, core_req_byteen, core_req_data, core_req_tag, core_req_ready, per_bank_core_req_valid, per_bank_core_req_pmask, per_bank_core_req_rw, per_bank_core_req_addr, per_bank_core_req_wsel, per_bank_core_req_byteen, per_bank_core_req_data, per_bank_core_req_tid, per_bank_core_req_tag, per_bank_core_req_ready);
  (* src = "Vortex_axi_nofpu.v:11230.13-11230.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_nofpu.v:11238.59-11238.72" *)
  input [29:0] core_req_addr;
  wire [29:0] core_req_addr;
  (* src = "Vortex_axi_nofpu.v:11240.44-11240.59" *)
  input [3:0] core_req_byteen;
  wire [3:0] core_req_byteen;
  (* src = "Vortex_axi_nofpu.v:11242.50-11242.63" *)
  input [31:0] core_req_data;
  wire [31:0] core_req_data;
  (* src = "Vortex_axi_nofpu.v:11246.31-11246.45" *)
  output core_req_ready;
  wire core_req_ready;
  (* src = "Vortex_axi_nofpu.v:11236.30-11236.41" *)
  input core_req_rw;
  wire core_req_rw;
  (* src = "Vortex_axi_nofpu.v:11244.49-11244.61" *)
  input [44:0] core_req_tag;
  wire [44:0] core_req_tag;
  (* src = "Vortex_axi_nofpu.v:11234.30-11234.44" *)
  input core_req_valid;
  wire core_req_valid;
  (* src = "Vortex_axi_nofpu.v:11254.89-11254.111" *)
  output [25:0] per_bank_core_req_addr;
  wire [25:0] per_bank_core_req_addr;
  (* src = "Vortex_axi_nofpu.v:11258.60-11258.84" *)
  output [3:0] per_bank_core_req_byteen;
  wire [3:0] per_bank_core_req_byteen;
  (* src = "Vortex_axi_nofpu.v:11260.66-11260.88" *)
  output [31:0] per_bank_core_req_data;
  wire [31:0] per_bank_core_req_data;
  (* src = "Vortex_axi_nofpu.v:11250.46-11250.69" *)
  output per_bank_core_req_pmask;
  wire per_bank_core_req_pmask;
  (* src = "Vortex_axi_nofpu.v:11266.31-11266.54" *)
  input per_bank_core_req_ready;
  wire per_bank_core_req_ready;
  (* src = "Vortex_axi_nofpu.v:11252.32-11252.52" *)
  output per_bank_core_req_rw;
  wire per_bank_core_req_rw;
  (* src = "Vortex_axi_nofpu.v:11264.65-11264.86" *)
  output [44:0] per_bank_core_req_tag;
  wire [44:0] per_bank_core_req_tag;
  (* src = "Vortex_axi_nofpu.v:11262.88-11262.109" *)
  output per_bank_core_req_tid;
  wire per_bank_core_req_tid;
  (* src = "Vortex_axi_nofpu.v:11248.32-11248.55" *)
  output per_bank_core_req_valid;
  wire per_bank_core_req_valid;
  (* src = "Vortex_axi_nofpu.v:11256.134-11256.156" *)
  output [3:0] per_bank_core_req_wsel;
  wire [3:0] per_bank_core_req_wsel;
  (* src = "Vortex_axi_nofpu.v:11232.13-11232.18" *)
  input reset;
  wire reset;
  assign per_bank_core_req_byteen = core_req_byteen;
  assign per_bank_core_req_data = core_req_data;
  assign core_req_ready = per_bank_core_req_ready;
  assign per_bank_core_req_pmask = core_req_valid;
  assign per_bank_core_req_rw = core_req_rw;
  assign per_bank_core_req_tag = core_req_tag;
  assign per_bank_core_req_tid = 1'h0;
  assign per_bank_core_req_addr = core_req_addr[29:4];
  assign per_bank_core_req_valid = core_req_valid;
  assign per_bank_core_req_wsel = core_req_addr[3:0];
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_pipe_register" *)
(* src = "Vortex_axi_nofpu.v:8880.1-8980.10" *)
module \$paramod$1d78ca258e22f82b21dcabefb1fd5db35b5eb297\VX_pipe_register (clk, reset, enable, data_in, data_out);
  (* src = "Vortex_axi_nofpu.v:8894.13-8894.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_nofpu.v:8900.27-8900.34" *)
  input [188:0] data_in;
  wire [188:0] data_in;
  (* src = "Vortex_axi_nofpu.v:8902.28-8902.36" *)
  output [188:0] data_out;
  wire [188:0] data_out;
  (* src = "Vortex_axi_nofpu.v:8898.13-8898.19" *)
  input enable;
  wire enable;
  (* src = "Vortex_axi_nofpu.v:8943.34-8943.41" *)
  reg [187:0] \genblk1.genblk1.genblk1.genblk1.value_d ;
  (* src = "Vortex_axi_nofpu.v:8945.24-8945.31" *)
  reg \genblk1.genblk1.genblk1.genblk1.value_r ;
  (* src = "Vortex_axi_nofpu.v:8896.13-8896.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_nofpu.v:8956.5-8960.50" *)
  always @(posedge clk)
    if (enable) \genblk1.genblk1.genblk1.genblk1.value_d  <= data_in[187:0];
  (* src = "Vortex_axi_nofpu.v:8947.5-8954.52" *)
  always @(posedge clk)
    if (reset) \genblk1.genblk1.genblk1.genblk1.value_r  <= 1'h0;
    else if (enable) \genblk1.genblk1.genblk1.genblk1.value_r  <= data_in[188];
  assign data_out = { \genblk1.genblk1.genblk1.genblk1.value_r , \genblk1.genblk1.genblk1.genblk1.value_d  };
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_pipe_register" *)
(* src = "Vortex_axi_nofpu.v:8880.1-8980.10" *)
module \$paramod$2509b0c2e62307da210f4a7f4a17dc7de104d463\VX_pipe_register (clk, reset, enable, data_in, data_out);
  (* src = "Vortex_axi_nofpu.v:8894.13-8894.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_nofpu.v:8900.27-8900.34" *)
  input [111:0] data_in;
  wire [111:0] data_in;
  (* src = "Vortex_axi_nofpu.v:8902.28-8902.36" *)
  output [111:0] data_out;
  wire [111:0] data_out;
  (* src = "Vortex_axi_nofpu.v:8898.13-8898.19" *)
  input enable;
  wire enable;
  (* src = "Vortex_axi_nofpu.v:8896.13-8896.18" *)
  input reset;
  wire reset;
  assign data_out = data_in;
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_elastic_buffer" *)
(* src = "Vortex_axi_nofpu.v:10095.1-10185.10" *)
module \$paramod$28a15c66cdd267c59880a4edb702519f948c56d0\VX_elastic_buffer (clk, reset, valid_in, ready_in, data_in, data_out, ready_out, valid_out);
  (* src = "Vortex_axi_nofpu.v:10114.13-10114.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_nofpu.v:10122.27-10122.34" *)
  input [512:0] data_in;
  wire [512:0] data_in;
  (* src = "Vortex_axi_nofpu.v:10124.28-10124.36" *)
  output [512:0] data_out;
  wire [512:0] data_out;
  (* src = "Vortex_axi_nofpu.v:10120.14-10120.22" *)
  output ready_in;
  wire ready_in;
  (* src = "Vortex_axi_nofpu.v:10126.13-10126.22" *)
  input ready_out;
  wire ready_out;
  (* src = "Vortex_axi_nofpu.v:10116.13-10116.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_nofpu.v:10118.13-10118.21" *)
  input valid_in;
  wire valid_in;
  (* src = "Vortex_axi_nofpu.v:10128.14-10128.23" *)
  output valid_out;
  wire valid_out;
  assign data_out = data_in;
  assign ready_in = ready_out;
  assign valid_out = valid_in;
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_sp_ram" *)
(* src = "Vortex_axi_nofpu.v:9475.1-9928.10" *)
module \$paramod$295a5002cfa9ea363430799c943fa769013a93f5\VX_sp_ram (clk, addr, wren, wdata, rdata);
  (* src = "Vortex_axi_nofpu.v:9837.7-9841.28" *)
  wire [7:0] _0_;
  (* src = "Vortex_axi_nofpu.v:9837.7-9841.28" *)
  wire [511:0] _1_;
  (* src = "Vortex_axi_nofpu.v:9837.7-9841.28" *)
  wire [511:0] _2_;
  (* src = "Vortex_axi_nofpu.v:9505.27-9505.31" *)
  input [7:0] addr;
  wire [7:0] addr;
  (* src = "Vortex_axi_nofpu.v:9503.13-9503.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_nofpu.v:9511.28-9511.33" *)
  output [511:0] rdata;
  wire [511:0] rdata;
  (* src = "Vortex_axi_nofpu.v:9509.27-9509.32" *)
  input [511:0] wdata;
  wire [511:0] wdata;
  (* src = "Vortex_axi_nofpu.v:9507.29-9507.33" *)
  input wren;
  wire wren;
  (* src = "Vortex_axi_nofpu.v:9813.25-9813.28" *)
  reg [511:0] \genblk1.genblk1.genblk1.genblk1.ram  [255:0];
  always @(posedge clk) begin
    if (_2_[511])
      \genblk1.genblk1.genblk1.genblk1.ram [_0_] <= _1_;
  end
  assign rdata = \genblk1.genblk1.genblk1.genblk1.ram [addr];
  assign _2_[511] = wren ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9839.12-9839.16|Vortex_axi_nofpu.v:9839.8-9841.28" *) 1'h1 : 1'h0;
  assign _1_ = wren ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9839.12-9839.16|Vortex_axi_nofpu.v:9839.8-9841.28" *) wdata : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _0_ = wren ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9839.12-9839.16|Vortex_axi_nofpu.v:9839.8-9841.28" *) addr : 8'hxx;
  assign _2_[510:0] = { _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511], _2_[511] };
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_pipe_register" *)
(* src = "Vortex_axi_nofpu.v:8880.1-8980.10" *)
module \$paramod$2c9c05b71171db5dc12365f603c732bd72be1571\VX_pipe_register (clk, reset, enable, data_in, data_out);
  (* src = "Vortex_axi_nofpu.v:8894.13-8894.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_nofpu.v:8900.27-8900.34" *)
  input [600:0] data_in;
  wire [600:0] data_in;
  (* src = "Vortex_axi_nofpu.v:8902.28-8902.36" *)
  output [600:0] data_out;
  wire [600:0] data_out;
  (* src = "Vortex_axi_nofpu.v:8898.13-8898.19" *)
  input enable;
  wire enable;
  (* src = "Vortex_axi_nofpu.v:8943.34-8943.41" *)
  reg [599:0] \genblk1.genblk1.genblk1.genblk1.value_d ;
  (* src = "Vortex_axi_nofpu.v:8945.24-8945.31" *)
  reg \genblk1.genblk1.genblk1.genblk1.value_r ;
  (* src = "Vortex_axi_nofpu.v:8896.13-8896.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_nofpu.v:8956.5-8960.50" *)
  always @(posedge clk)
    if (enable) \genblk1.genblk1.genblk1.genblk1.value_d  <= data_in[599:0];
  (* src = "Vortex_axi_nofpu.v:8947.5-8954.52" *)
  always @(posedge clk)
    if (reset) \genblk1.genblk1.genblk1.genblk1.value_r  <= 1'h0;
    else if (enable) \genblk1.genblk1.genblk1.genblk1.value_r  <= data_in[600];
  assign data_out = { \genblk1.genblk1.genblk1.genblk1.value_r , \genblk1.genblk1.genblk1.genblk1.value_d  };
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_bank" *)
(* src = "Vortex_axi_nofpu.v:13021.1-13557.10" *)
module \$paramod$2f5e6269db76a611ffead447164d3135c3ad0b65\VX_bank (clk, reset, core_req_valid, core_req_pmask, core_req_wsel, core_req_byteen, core_req_data, core_req_tid, core_req_tag, core_req_rw, core_req_addr, core_req_ready, core_rsp_valid, core_rsp_pmask, core_rsp_tid, core_rsp_data, core_rsp_tag, core_rsp_ready, mem_req_valid, mem_req_rw, mem_req_pmask
, mem_req_byteen, mem_req_wsel, mem_req_addr, mem_req_id, mem_req_data, mem_req_ready, mem_rsp_valid, mem_rsp_id, mem_rsp_data, mem_rsp_ready, flush_enable, flush_addr);
  (* src = "Vortex_axi_nofpu.v:13274.27-13274.52" *)
  wire _000_;
  (* src = "Vortex_axi_nofpu.v:13288.23-13288.53" *)
  wire _001_;
  (* src = "Vortex_axi_nofpu.v:13292.25-13292.56" *)
  wire _002_;
  (* src = "Vortex_axi_nofpu.v:13292.24-13292.75" *)
  wire _003_;
  (* src = "Vortex_axi_nofpu.v:13292.23-13292.94" *)
  wire _004_;
  (* src = "Vortex_axi_nofpu.v:13327.136-13327.158" *)
  wire _005_;
  (* src = "Vortex_axi_nofpu.v:13327.111-13327.134" *)
  wire _006_;
  (* src = "Vortex_axi_nofpu.v:13406.10-13406.35" *)
  wire _007_;
  (* src = "Vortex_axi_nofpu.v:13422.23-13422.47" *)
  wire _008_;
  (* src = "Vortex_axi_nofpu.v:13427.9-13427.30" *)
  wire _009_;
  (* src = "Vortex_axi_nofpu.v:13522.23-13522.46" *)
  wire _010_;
  (* src = "Vortex_axi_nofpu.v:13522.22-13522.68" *)
  wire _011_;
  (* src = "Vortex_axi_nofpu.v:13280.37-13280.49" *)
  wire _012_;
  (* src = "Vortex_axi_nofpu.v:13284.55-13284.67" *)
  wire _013_;
  (* src = "Vortex_axi_nofpu.v:13288.37-13288.53" *)
  wire _014_;
  (* src = "Vortex_axi_nofpu.v:13288.58-13288.69" *)
  wire _015_;
  (* src = "Vortex_axi_nofpu.v:13292.39-13292.56" *)
  wire _016_;
  (* src = "Vortex_axi_nofpu.v:13292.61-13292.75" *)
  wire _017_;
  (* src = "Vortex_axi_nofpu.v:13292.80-13292.94" *)
  wire _018_;
  (* src = "Vortex_axi_nofpu.v:13406.26-13406.35" *)
  wire _019_;
  (* src = "Vortex_axi_nofpu.v:13479.36-13479.47" *)
  wire _020_;
  (* src = "Vortex_axi_nofpu.v:13522.51-13522.68" *)
  wire _021_;
  (* src = "Vortex_axi_nofpu.v:13327.15-13327.38" *)
  wire _022_;
  (* src = "Vortex_axi_nofpu.v:13327.14-13327.55" *)
  wire _023_;
  (* src = "Vortex_axi_nofpu.v:13327.13-13327.69" *)
  wire _024_;
  (* src = "Vortex_axi_nofpu.v:13337.38-13337.65" *)
  wire _025_;
  (* src = "Vortex_axi_nofpu.v:13361.21-13361.48" *)
  wire _026_;
  (* src = "Vortex_axi_nofpu.v:13404.9-13404.35" *)
  wire _027_;
  (* src = "Vortex_axi_nofpu.v:13428.9-13428.34" *)
  wire _028_;
  (* src = "Vortex_axi_nofpu.v:13274.57-13274.65" *)
  wire _029_;
  (* src = "Vortex_axi_nofpu.v:13337.36-13337.66" *)
  wire _030_;
  (* src = "Vortex_axi_nofpu.v:13361.53-13361.67" *)
  wire _031_;
  (* src = "Vortex_axi_nofpu.v:13327.453-13327.494" *)
  wire [1:0] _032_;
  (* src = "Vortex_axi_nofpu.v:13327.417-13327.449" *)
  wire [45:0] _033_;
  (* src = "Vortex_axi_nofpu.v:13327.377-13327.413" *)
  wire _034_;
  (* src = "Vortex_axi_nofpu.v:13327.341-13327.373" *)
  wire _035_;
  (* src = "Vortex_axi_nofpu.v:13327.290-13327.324" *)
  wire [3:0] _036_;
  (* src = "Vortex_axi_nofpu.v:13327.233-13327.273" *)
  wire [24:0] _037_;
  (* src = "Vortex_axi_nofpu.v:13327.207-13327.274" *)
  wire [24:0] _038_;
  (* src = "Vortex_axi_nofpu.v:13327.161-13327.275" *)
  wire [24:0] _039_;
  (* src = "Vortex_axi_nofpu.v:13223.68-13223.76" *)
  wire [24:0] addr_st0;
  (* src = "Vortex_axi_nofpu.v:13224.68-13224.76" *)
  wire [24:0] addr_st1;
  (* src = "Vortex_axi_nofpu.v:13235.39-13235.49" *)
  wire [3:0] byteen_st0;
  (* src = "Vortex_axi_nofpu.v:13236.39-13236.49" *)
  wire [3:0] byteen_st1;
  (* src = "Vortex_axi_nofpu.v:13091.13-13091.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_nofpu.v:13111.74-13111.87" *)
  input [24:0] core_req_addr;
  wire [24:0] core_req_addr;
  (* src = "Vortex_axi_nofpu.v:13101.45-13101.60" *)
  input [3:0] core_req_byteen;
  wire [3:0] core_req_byteen;
  (* src = "Vortex_axi_nofpu.v:13103.51-13103.64" *)
  input [31:0] core_req_data;
  wire [31:0] core_req_data;
  (* src = "Vortex_axi_nofpu.v:13097.31-13097.45" *)
  input core_req_pmask;
  wire core_req_pmask;
  (* src = "Vortex_axi_nofpu.v:13113.14-13113.28" *)
  output core_req_ready;
  wire core_req_ready;
  (* src = "Vortex_axi_nofpu.v:13109.13-13109.24" *)
  input core_req_rw;
  wire core_req_rw;
  (* src = "Vortex_axi_nofpu.v:13107.50-13107.62" *)
  input [45:0] core_req_tag;
  wire [45:0] core_req_tag;
  (* src = "Vortex_axi_nofpu.v:13105.73-13105.85" *)
  input core_req_tid;
  wire core_req_tid;
  (* src = "Vortex_axi_nofpu.v:13095.13-13095.27" *)
  input core_req_valid;
  wire core_req_valid;
  (* src = "Vortex_axi_nofpu.v:13099.52-13099.65" *)
  input [3:0] core_req_wsel;
  wire [3:0] core_req_wsel;
  (* src = "Vortex_axi_nofpu.v:13121.52-13121.65" *)
  output [31:0] core_rsp_data;
  wire [31:0] core_rsp_data;
  (* src = "Vortex_axi_nofpu.v:13117.32-13117.46" *)
  output core_rsp_pmask;
  wire core_rsp_pmask;
  (* src = "Vortex_axi_nofpu.v:13125.13-13125.27" *)
  input core_rsp_ready;
  wire core_rsp_ready;
  (* src = "Vortex_axi_nofpu.v:13123.51-13123.63" *)
  output [45:0] core_rsp_tag;
  wire [45:0] core_rsp_tag;
  (* src = "Vortex_axi_nofpu.v:13119.74-13119.86" *)
  output core_rsp_tid;
  wire core_rsp_tid;
  (* src = "Vortex_axi_nofpu.v:13115.14-13115.28" *)
  output core_rsp_valid;
  wire core_rsp_valid;
  (* src = "Vortex_axi_nofpu.v:13175.68-13175.77" *)
  wire [24:0] creq_addr;
  (* src = "Vortex_axi_nofpu.v:13165.39-13165.50" *)
  wire [3:0] creq_byteen;
  (* src = "Vortex_axi_nofpu.v:13167.45-13167.54" *)
  wire [31:0] creq_data;
  (* src = "Vortex_axi_nofpu.v:13388.45-13388.58" *)
  wire [31:0] creq_data_st1;
  (* src = "Vortex_axi_nofpu.v:13286.7-13286.18" *)
  wire creq_enable;
  (* src = "Vortex_axi_nofpu.v:13300.7-13300.16" *)
  wire creq_fire;
  (* src = "Vortex_axi_nofpu.v:13284.7-13284.17" *)
  wire creq_grant;
  (* src = "Vortex_axi_nofpu.v:13161.25-13161.35" *)
  wire creq_pmask;
  (* src = "Vortex_axi_nofpu.v:13178.7-13178.17" *)
  wire creq_ready;
  (* src = "Vortex_axi_nofpu.v:13173.7-13173.14" *)
  wire creq_rw;
  (* src = "Vortex_axi_nofpu.v:13171.44-13171.52" *)
  wire [45:0] creq_tag;
  (* src = "Vortex_axi_nofpu.v:13169.67-13169.75" *)
  wire creq_tid;
  (* src = "Vortex_axi_nofpu.v:13177.7-13177.17" *)
  wire creq_valid;
  (* src = "Vortex_axi_nofpu.v:13163.46-13163.55" *)
  wire [3:0] creq_wsel;
  (* src = "Vortex_axi_nofpu.v:13471.45-13471.54" *)
  wire [31:0] crsq_data;
  (* src = "Vortex_axi_nofpu.v:13469.25-13469.35" *)
  wire crsq_pmask;
  (* src = "Vortex_axi_nofpu.v:13199.7-13199.17" *)
  wire crsq_ready;
  (* src = "Vortex_axi_nofpu.v:13201.7-13201.17" *)
  wire crsq_stall;
  (* src = "Vortex_axi_nofpu.v:13475.44-13475.52" *)
  wire [45:0] crsq_tag;
  (* src = "Vortex_axi_nofpu.v:13473.67-13473.75" *)
  wire crsq_tid;
  (* src = "Vortex_axi_nofpu.v:13198.7-13198.17" *)
  wire crsq_valid;
  (* src = "Vortex_axi_nofpu.v:13333.7-13333.18" *)
  wire do_fill_st0;
  (* src = "Vortex_axi_nofpu.v:13382.7-13382.18" *)
  wire do_fill_st1;
  (* src = "Vortex_axi_nofpu.v:13335.7-13335.19" *)
  wire do_flush_st0;
  (* src = "Vortex_axi_nofpu.v:13337.7-13337.20" *)
  wire do_lookup_st0;
  (* src = "Vortex_axi_nofpu.v:13386.7-13386.18" *)
  wire do_mshr_st1;
  (* src = "Vortex_axi_nofpu.v:13378.7-13378.18" *)
  wire do_read_st0;
  (* src = "Vortex_axi_nofpu.v:13380.7-13380.18" *)
  wire do_read_st1;
  (* src = "Vortex_axi_nofpu.v:13384.7-13384.19" *)
  wire do_write_st1;
  (* src = "Vortex_axi_nofpu.v:13155.72-13155.82" *)
  input [6:0] flush_addr;
  wire [6:0] flush_addr;
  (* src = "Vortex_axi_nofpu.v:13153.13-13153.25" *)
  input flush_enable;
  wire flush_enable;
  (* src = "Vortex_axi_nofpu.v:13258.7-13258.18" *)
  wire is_fill_st0;
  (* src = "Vortex_axi_nofpu.v:13259.7-13259.18" *)
  wire is_fill_st1;
  (* src = "Vortex_axi_nofpu.v:13267.7-13267.19" *)
  wire is_flush_st0;
  (* src = "Vortex_axi_nofpu.v:13261.7-13261.18" *)
  wire is_mshr_st0;
  (* src = "Vortex_axi_nofpu.v:13262.7-13262.18" *)
  wire is_mshr_st1;
  (* src = "Vortex_axi_nofpu.v:13226.7-13226.18" *)
  wire is_read_st0;
  (* src = "Vortex_axi_nofpu.v:13227.7-13227.18" *)
  wire is_read_st1;
  (* src = "Vortex_axi_nofpu.v:13229.7-13229.19" *)
  wire is_write_st0;
  (* src = "Vortex_axi_nofpu.v:13230.7-13230.19" *)
  wire is_write_st1;
  (* src = "Vortex_axi_nofpu.v:13137.75-13137.87" *)
  output [24:0] mem_req_addr;
  wire [24:0] mem_req_addr;
  (* src = "Vortex_axi_nofpu.v:13133.46-13133.60" *)
  output [3:0] mem_req_byteen;
  wire [3:0] mem_req_byteen;
  (* src = "Vortex_axi_nofpu.v:13141.52-13141.64" *)
  output [31:0] mem_req_data;
  wire [31:0] mem_req_data;
  (* src = "Vortex_axi_nofpu.v:13139.38-13139.48" *)
  output [1:0] mem_req_id;
  wire [1:0] mem_req_id;
  (* src = "Vortex_axi_nofpu.v:13131.32-13131.45" *)
  output mem_req_pmask;
  wire mem_req_pmask;
  (* src = "Vortex_axi_nofpu.v:13143.13-13143.26" *)
  input mem_req_ready;
  wire mem_req_ready;
  (* src = "Vortex_axi_nofpu.v:13129.14-13129.24" *)
  output mem_req_rw;
  wire mem_req_rw;
  (* src = "Vortex_axi_nofpu.v:13127.14-13127.27" *)
  output mem_req_valid;
  wire mem_req_valid;
  (* src = "Vortex_axi_nofpu.v:13135.53-13135.65" *)
  output [3:0] mem_req_wsel;
  wire [3:0] mem_req_wsel;
  (* src = "Vortex_axi_nofpu.v:13196.68-13196.80" *)
  wire [24:0] mem_rsp_addr;
  (* src = "Vortex_axi_nofpu.v:13149.43-13149.55" *)
  input [511:0] mem_rsp_data;
  wire [511:0] mem_rsp_data;
  (* src = "Vortex_axi_nofpu.v:13298.7-13298.19" *)
  wire mem_rsp_fire;
  (* src = "Vortex_axi_nofpu.v:13147.37-13147.47" *)
  input [1:0] mem_rsp_id;
  wire [1:0] mem_rsp_id;
  (* src = "Vortex_axi_nofpu.v:13151.14-13151.27" *)
  output mem_rsp_ready;
  wire mem_rsp_ready;
  (* src = "Vortex_axi_nofpu.v:13145.13-13145.26" *)
  input mem_rsp_valid;
  wire mem_rsp_valid;
  (* src = "Vortex_axi_nofpu.v:13264.7-13264.15" *)
  wire miss_st0;
  (* src = "Vortex_axi_nofpu.v:13265.7-13265.15" *)
  wire miss_st1;
  (* src = "Vortex_axi_nofpu.v:13194.7-13194.20" *)
  wire mreq_alm_full;
  (* src = "Vortex_axi_nofpu.v:13506.7-13506.17" *)
  wire mreq_empty;
  (* src = "Vortex_axi_nofpu.v:13518.31-13518.38" *)
  wire [1:0] mreq_id;
  (* src = "Vortex_axi_nofpu.v:13505.7-13505.15" *)
  wire mreq_pop;
  (* src = "Vortex_axi_nofpu.v:13504.7-13504.16" *)
  wire mreq_push;
  (* src = "Vortex_axi_nofpu.v:13520.7-13520.14" *)
  wire mreq_rw;
  (* src = "Vortex_axi_nofpu.v:13512.46-13512.55" *)
  wire [3:0] mreq_wsel;
  (* src = "Vortex_axi_nofpu.v:13282.7-13282.18" *)
  wire mrsq_enable;
  (* src = "Vortex_axi_nofpu.v:13280.7-13280.17" *)
  wire mrsq_grant;
  (* src = "Vortex_axi_nofpu.v:13213.68-13213.77" *)
  wire [24:0] mshr_addr;
  (* src = "Vortex_axi_nofpu.v:13207.31-13207.44" *)
  wire [1:0] mshr_alloc_id;
  (* src = "Vortex_axi_nofpu.v:13416.7-13416.20" *)
  wire mshr_allocate;
  (* src = "Vortex_axi_nofpu.v:13209.7-13209.20" *)
  wire mshr_alm_full;
  (* src = "Vortex_axi_nofpu.v:13211.31-13211.46" *)
  wire [1:0] mshr_dequeue_id;
  (* src = "Vortex_axi_nofpu.v:13278.7-13278.18" *)
  wire mshr_enable;
  (* src = "Vortex_axi_nofpu.v:13296.7-13296.16" *)
  wire mshr_fire;
  (* src = "Vortex_axi_nofpu.v:13276.7-13276.17" *)
  wire mshr_grant;
  (* src = "Vortex_axi_nofpu.v:13363.31-13363.44" *)
  wire [1:0] mshr_id_a_st0;
  (* src = "Vortex_axi_nofpu.v:13252.31-13252.42" *)
  wire [1:0] mshr_id_st0;
  (* src = "Vortex_axi_nofpu.v:13269.7-13269.23" *)
  wire mshr_pending_st0;
  (* src = "Vortex_axi_nofpu.v:13270.7-13270.23" *)
  wire mshr_pending_st1;
  (* src = "Vortex_axi_nofpu.v:13221.25-13221.35" *)
  wire mshr_pmask;
  (* src = "Vortex_axi_nofpu.v:13205.7-13205.17" *)
  wire mshr_ready;
  (* src = "Vortex_axi_nofpu.v:13422.7-13422.19" *)
  wire mshr_release;
  (* src = "Vortex_axi_nofpu.v:13418.7-13418.18" *)
  wire mshr_replay;
  (* src = "Vortex_axi_nofpu.v:13215.44-13215.52" *)
  wire [45:0] mshr_tag;
  (* src = "Vortex_axi_nofpu.v:13219.67-13219.75" *)
  wire mshr_tid;
  (* src = "Vortex_axi_nofpu.v:13203.7-13203.17" *)
  wire mshr_valid;
  (* src = "Vortex_axi_nofpu.v:13217.46-13217.55" *)
  wire [3:0] mshr_wsel;
  (* src = "Vortex_axi_nofpu.v:13241.25-13241.34" *)
  wire pmask_st0;
  (* src = "Vortex_axi_nofpu.v:13274.7-13274.23" *)
  wire rdw_write_hazard;
  (* src = "Vortex_axi_nofpu.v:13157.14-13157.24" *)
  wire [43:0] req_id_sel;
  (* src = "Vortex_axi_nofpu.v:13158.14-13158.24" *)
  wire [43:0] req_id_st0;
  (* src = "Vortex_axi_nofpu.v:13238.67-13238.78" *)
  wire req_tid_st0;
  (* src = "Vortex_axi_nofpu.v:13093.13-13093.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_nofpu.v:13339.7-13339.20" *)
  wire tag_match_st0;
  (* src = "Vortex_axi_nofpu.v:13244.44-13244.51" *)
  wire [45:0] tag_st0;
  (* src = "Vortex_axi_nofpu.v:13255.7-13255.16" *)
  wire valid_st0;
  (* src = "Vortex_axi_nofpu.v:13256.7-13256.16" *)
  wire valid_st1;
  (* src = "Vortex_axi_nofpu.v:13304.37-13304.46" *)
  wire [511:0] wdata_sel;
  (* src = "Vortex_axi_nofpu.v:13249.37-13249.46" *)
  wire [511:0] wdata_st0;
  (* src = "Vortex_axi_nofpu.v:13250.37-13250.46" *)
  wire [511:0] wdata_st1;
  (* src = "Vortex_axi_nofpu.v:13232.46-13232.54" *)
  wire [3:0] wsel_st0;
  assign _000_ = valid_st0 && (* src = "Vortex_axi_nofpu.v:13274.27-13274.52" *) is_write_st0;
  assign rdw_write_hazard = _000_ && (* src = "Vortex_axi_nofpu.v:13274.26-13274.65" *) _029_;
  assign mshr_enable = mshr_grant && (* src = "Vortex_axi_nofpu.v:13278.21-13278.45" *) mshr_valid;
  assign mrsq_enable = mrsq_grant && (* src = "Vortex_axi_nofpu.v:13282.21-13282.48" *) mem_rsp_valid;
  assign mrsq_grant = mshr_grant && (* src = "Vortex_axi_nofpu.v:13284.21-13284.50" *) _012_;
  assign creq_grant = mrsq_grant && (* src = "Vortex_axi_nofpu.v:13284.20-13284.67" *) _013_;
  assign creq_enable = creq_grant && (* src = "Vortex_axi_nofpu.v:13286.21-13286.45" *) creq_valid;
  assign _001_ = mshr_grant && (* src = "Vortex_axi_nofpu.v:13288.23-13288.53" *) _014_;
  assign mshr_ready = _001_ && (* src = "Vortex_axi_nofpu.v:13288.22-13288.69" *) _015_;
  assign mem_rsp_ready = mrsq_grant && (* src = "Vortex_axi_nofpu.v:13290.25-13290.50" *) _015_;
  assign _002_ = creq_grant && (* src = "Vortex_axi_nofpu.v:13292.25-13292.56" *) _016_;
  assign _003_ = _002_ && (* src = "Vortex_axi_nofpu.v:13292.24-13292.75" *) _017_;
  assign _004_ = _003_ && (* src = "Vortex_axi_nofpu.v:13292.23-13292.94" *) _018_;
  assign creq_ready = _004_ && (* src = "Vortex_axi_nofpu.v:13292.22-13292.110" *) _015_;
  assign mshr_fire = mshr_valid && (* src = "Vortex_axi_nofpu.v:13296.19-13296.43" *) mshr_ready;
  assign mem_rsp_fire = mem_rsp_valid && (* src = "Vortex_axi_nofpu.v:13298.22-13298.52" *) mem_rsp_ready;
  assign creq_fire = creq_valid && (* src = "Vortex_axi_nofpu.v:13300.19-13300.43" *) creq_ready;
  assign _005_ = creq_enable && (* src = "Vortex_axi_nofpu.v:13327.136-13327.158" *) creq_rw;
  assign _006_ = creq_enable && (* src = "Vortex_axi_nofpu.v:13327.111-13327.134" *) _029_;
  assign do_fill_st0 = valid_st0 && (* src = "Vortex_axi_nofpu.v:13333.21-13333.45" *) is_fill_st0;
  assign do_flush_st0 = valid_st0 && (* src = "Vortex_axi_nofpu.v:13335.22-13335.47" *) is_flush_st0;
  assign do_lookup_st0 = valid_st0 && (* src = "Vortex_axi_nofpu.v:13337.23-13337.66" *) _030_;
  assign miss_st0 = _026_ && (* src = "Vortex_axi_nofpu.v:13361.20-13361.67" *) _031_;
  assign do_read_st0 = valid_st0 && (* src = "Vortex_axi_nofpu.v:13378.21-13378.45" *) is_read_st0;
  assign do_read_st1 = valid_st1 && (* src = "Vortex_axi_nofpu.v:13380.21-13380.45" *) is_read_st1;
  assign do_fill_st1 = valid_st1 && (* src = "Vortex_axi_nofpu.v:13382.21-13382.45" *) is_fill_st1;
  assign do_write_st1 = valid_st1 && (* src = "Vortex_axi_nofpu.v:13384.22-13384.47" *) is_write_st1;
  assign do_mshr_st1 = valid_st1 && (* src = "Vortex_axi_nofpu.v:13386.21-13386.45" *) is_mshr_st1;
  assign _007_ = do_write_st1 && (* src = "Vortex_axi_nofpu.v:13406.10-13406.35" *) _019_;
  assign mshr_allocate = do_read_st0 && (* src = "Vortex_axi_nofpu.v:13416.23-13416.49" *) _015_;
  assign mshr_replay = do_fill_st0 && (* src = "Vortex_axi_nofpu.v:13418.21-13418.47" *) _015_;
  assign _008_ = do_read_st1 && (* src = "Vortex_axi_nofpu.v:13422.23-13422.47" *) _019_;
  assign mshr_release = _008_ && (* src = "Vortex_axi_nofpu.v:13422.22-13422.63" *) _015_;
  assign _009_ = creq_fire && (* src = "Vortex_axi_nofpu.v:13427.9-13427.30" *) _029_;
  assign crsq_stall = crsq_valid && (* src = "Vortex_axi_nofpu.v:13479.22-13479.47" *) _020_;
  assign _010_ = do_read_st1 && (* src = "Vortex_axi_nofpu.v:13522.23-13522.46" *) miss_st1;
  assign _011_ = _010_ && (* src = "Vortex_axi_nofpu.v:13522.22-13522.68" *) _021_;
  assign mreq_pop = mem_req_valid && (* src = "Vortex_axi_nofpu.v:13524.20-13524.50" *) mem_req_ready;
  assign mreq_rw = $signed(32'd1) && (* src = "Vortex_axi_nofpu.v:13526.19-13526.47" *) is_write_st1;
  assign mshr_grant = ! (* src = "Vortex_axi_nofpu.v:13284.21-13284.34" *) flush_enable;
  assign _012_ = ! (* src = "Vortex_axi_nofpu.v:13284.38-13284.50" *) mshr_enable;
  assign _013_ = ! (* src = "Vortex_axi_nofpu.v:13284.55-13284.67" *) mrsq_enable;
  assign _014_ = ! (* src = "Vortex_axi_nofpu.v:13288.37-13288.53" *) do_fill_st0;
  assign _016_ = ! (* src = "Vortex_axi_nofpu.v:13292.39-13292.56" *) rdw_write_hazard;
  assign _017_ = ! (* src = "Vortex_axi_nofpu.v:13292.61-13292.75" *) mreq_alm_full;
  assign _018_ = ! (* src = "Vortex_axi_nofpu.v:13292.80-13292.94" *) mshr_alm_full;
  assign _015_ = ! (* src = "Vortex_axi_nofpu.v:13422.52-13422.63" *) crsq_stall;
  assign _019_ = ! (* src = "Vortex_axi_nofpu.v:13477.38-13477.47" *) miss_st1;
  assign _020_ = ! (* src = "Vortex_axi_nofpu.v:13479.36-13479.47" *) crsq_ready;
  assign _021_ = ! (* src = "Vortex_axi_nofpu.v:13522.51-13522.68" *) mshr_pending_st1;
  assign mem_req_valid = ! (* src = "Vortex_axi_nofpu.v:13556.25-13556.36" *) mreq_empty;
  assign _022_ = flush_enable || (* src = "Vortex_axi_nofpu.v:13327.15-13327.38" *) mshr_fire;
  assign _023_ = _022_ || (* src = "Vortex_axi_nofpu.v:13327.14-13327.55" *) mem_rsp_fire;
  assign _024_ = _023_ || (* src = "Vortex_axi_nofpu.v:13327.13-13327.69" *) creq_fire;
  assign _025_ = is_fill_st0 || (* src = "Vortex_axi_nofpu.v:13337.38-13337.65" *) is_flush_st0;
  assign _026_ = is_read_st0 || (* src = "Vortex_axi_nofpu.v:13363.48-13363.75" *) is_write_st0;
  assign _027_ = do_read_st1 || (* src = "Vortex_axi_nofpu.v:13404.9-13404.35" *) do_mshr_st1;
  assign _028_ = mshr_fire || (* src = "Vortex_axi_nofpu.v:13428.9-13428.34" *) mshr_release;
  assign crsq_valid = _008_ || (* src = "Vortex_axi_nofpu.v:13477.22-13477.63" *) do_mshr_st1;
  assign mreq_push = _011_ || (* src = "Vortex_axi_nofpu.v:13522.21-13522.85" *) do_write_st1;
  assign _030_ = ~ (* src = "Vortex_axi_nofpu.v:13337.36-13337.66" *) _025_;
  assign _031_ = ~ (* src = "Vortex_axi_nofpu.v:13361.53-13361.67" *) tag_match_st0;
  assign _029_ = ~ (* src = "Vortex_axi_nofpu.v:13427.22-13427.30" *) creq_rw;
  assign req_id_sel = mshr_enable ? (* src = "Vortex_axi_nofpu.v:13302.23-13302.884" *) mshr_tag[45:2] : creq_tag[45:2];
  assign wdata_sel[31:0] = mem_rsp_valid ? (* src = "Vortex_axi_nofpu.v:13306.59-13306.153" *) mem_rsp_data[31:0] : creq_data;
  assign _032_ = mshr_valid ? (* src = "Vortex_axi_nofpu.v:13327.453-13327.494" *) mshr_dequeue_id : mem_rsp_id;
  assign _033_ = mshr_valid ? (* src = "Vortex_axi_nofpu.v:13327.417-13327.449" *) mshr_tag : creq_tag;
  assign _034_ = mshr_valid ? (* src = "Vortex_axi_nofpu.v:13327.377-13327.413" *) mshr_pmask : creq_pmask;
  assign _035_ = mshr_valid ? (* src = "Vortex_axi_nofpu.v:13327.341-13327.373" *) mshr_tid : creq_tid;
  assign _036_ = mshr_valid ? (* src = "Vortex_axi_nofpu.v:13327.290-13327.324" *) mshr_wsel : creq_wsel;
  assign _037_ = mem_rsp_valid ? (* src = "Vortex_axi_nofpu.v:13327.233-13327.273" *) mem_rsp_addr : creq_addr;
  assign _038_ = mshr_valid ? (* src = "Vortex_axi_nofpu.v:13327.207-13327.274" *) mshr_addr : _037_;
  assign _039_ = flush_enable ? (* src = "Vortex_axi_nofpu.v:13327.161-13327.275" *) { 18'h00000, flush_addr } : _038_;
  assign mshr_id_a_st0 = _026_ ? (* src = "Vortex_axi_nofpu.v:13363.48-13363.105" *) mshr_alloc_id : mshr_id_st0;
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:13183.4-13192.3" *)
  \$paramod$5c33fe284aad55cc2812318bbe49b92b18387f71\VX_elastic_buffer  core_req_queue (
    .clk(clk),
    .data_in({ core_req_rw, core_req_addr, core_req_pmask, core_req_wsel, core_req_byteen, core_req_data, core_req_tid, core_req_tag }),
    .data_out({ creq_rw, creq_addr, creq_pmask, creq_wsel, creq_byteen, creq_data, creq_tid, creq_tag }),
    .ready_in(core_req_ready),
    .ready_out(creq_ready),
    .reset(reset),
    .valid_in(core_req_valid),
    .valid_out(creq_valid)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:13493.4-13502.3" *)
  \$paramod$b13a4af6bd3018f11c268d575b82a1c29bae26e4\VX_elastic_buffer  core_rsp_req (
    .clk(clk),
    .data_in({ crsq_tag, crsq_pmask, crsq_data, crsq_tid }),
    .data_out({ core_rsp_tag, core_rsp_pmask, core_rsp_data, core_rsp_tid }),
    .ready_in(crsq_ready),
    .ready_out(core_rsp_ready),
    .reset(reset),
    .valid_in(crsq_valid),
    .valid_out(core_rsp_valid)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:13399.4-13414.3" *)
  \$paramod$b18c4d0394c83fca92b0e923db5381ce8d7a54db\VX_data_access  data_access (
    .addr(addr_st1),
    .byteen(byteen_st1),
    .clk(clk),
    .fill(do_fill_st1),
    .fill_data({ wdata_st1[511:32], creq_data_st1 }),
    .pmask(crsq_pmask),
    .read(_027_),
    .read_data(crsq_data),
    .req_id(crsq_tag[45:2]),
    .reset(reset),
    .stall(crsq_stall),
    .write(_007_),
    .write_data(creq_data_st1),
    .wsel(mreq_wsel)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:13545.4-13554.3" *)
  \$paramod$79ac7cfa0c1426a28896f0459d754b1d25c0b97f\VX_fifo_queue  mem_req_queue (
    .alm_full(mreq_alm_full),
    .clk(clk),
    .data_in({ mreq_rw, addr_st1, mreq_id, crsq_pmask, byteen_st1, mreq_wsel, creq_data_st1 }),
    .data_out({ mem_req_rw, mem_req_addr, mem_req_id, mem_req_pmask, mem_req_byteen, mem_req_wsel, mem_req_data }),
    .empty(mreq_empty),
    .pop(mreq_pop),
    .push(mreq_push),
    .reset(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:13442.4-13467.3" *)
  \$paramod$35af9c24c195e9df865273329886ad92eafcdf06\VX_miss_resrv  miss_resrv (
    .allocate_addr(addr_st0),
    .allocate_data({ wsel_st0, req_id_st0, tag_st0[1:0], req_tid_st0, pmask_st0 }),
    .allocate_id(mshr_alloc_id),
    .allocate_valid(mshr_allocate),
    .clk(clk),
    .deq_req_id(req_id_sel),
    .dequeue_addr(mshr_addr),
    .dequeue_data({ mshr_wsel, mshr_tag, mshr_tid, mshr_pmask }),
    .dequeue_id(mshr_dequeue_id),
    .dequeue_ready(mshr_ready),
    .dequeue_valid(mshr_valid),
    .fill_addr(mem_rsp_addr),
    .fill_id(mem_rsp_id),
    .fill_valid(mem_rsp_fire),
    .lkp_req_id(req_id_st0),
    .lookup_addr(addr_st0),
    .lookup_id(mshr_alloc_id),
    .lookup_match(mshr_pending_st0),
    .lookup_replay(mshr_replay),
    .lookup_valid(mshr_allocate),
    .rel_req_id(crsq_tag[45:2]),
    .release_id(mreq_id),
    .release_valid(mshr_release),
    .reset(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:13424.38-13430.3" *)
  \$paramod\VX_pending_size\SIZE=s32'00000000000000000000000000000100  mshr_pending_size (
    .clk(clk),
    .decr(_028_),
    .full(mshr_alm_full),
    .incr(_009_),
    .reset(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:13323.4-13329.3" *)
  \$paramod$2c9c05b71171db5dc12365f603c732bd72be1571\VX_pipe_register  pipe_reg0 (
    .clk(clk),
    .data_in({ _024_, flush_enable, mshr_enable, mrsq_enable, _006_, _005_, _039_, mem_rsp_data[511:32], wdata_sel[31:0], _036_, creq_byteen, _035_, _034_, _033_, _032_ }),
    .data_out({ valid_st0, is_flush_st0, is_mshr_st0, is_fill_st0, is_read_st0, is_write_st0, addr_st0, wdata_st0, wsel_st0, byteen_st0, req_tid_st0, pmask_st0, req_id_st0, tag_st0[1:0], mshr_id_st0 }),
    .enable(_015_),
    .reset(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:13368.4-13374.3" *)
  \$paramod$92a0be00105fedbca586dc88e7a57e833dd976d7\VX_pipe_register  pipe_reg1 (
    .clk(clk),
    .data_in({ valid_st0, is_mshr_st0, is_fill_st0, is_read_st0, is_write_st0, miss_st0, addr_st0, wdata_st0, wsel_st0, byteen_st0, req_tid_st0, pmask_st0, req_id_st0, tag_st0[1:0], mshr_id_a_st0, mshr_pending_st0 }),
    .data_out({ valid_st1, is_mshr_st1, is_fill_st1, is_read_st1, is_write_st1, miss_st1, addr_st1, wdata_st1[511:32], creq_data_st1, mreq_wsel, byteen_st1, crsq_tid, crsq_pmask, crsq_tag, mreq_id, mshr_pending_st1 }),
    .enable(_015_),
    .reset(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:13349.4-13359.3" *)
  \$paramod$0d670b08f01a08283f4e8757006f1daf9c57fbd7\VX_tag_access  tag_access (
    .addr(addr_st0),
    .clk(clk),
    .fill(do_fill_st0),
    .flush(do_flush_st0),
    .lookup(do_lookup_st0),
    .req_id(req_id_st0),
    .reset(reset),
    .stall(crsq_stall),
    .tag_match(tag_match_st0)
  );
  assign tag_st0[45:2] = req_id_st0;
  assign wdata_sel[511:32] = mem_rsp_data[511:32];
  assign wdata_st1[31:0] = creq_data_st1;
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_stream_demux" *)
(* src = "Vortex_axi_nofpu.v:8981.1-9067.10" *)
module \$paramod$31a5bb9329658179ec205142c0db58bbba458539\VX_stream_demux (clk, reset, sel_in, valid_in, data_in, ready_in, valid_out, data_out, ready_out);
  (* src = "Vortex_axi_nofpu.v:9030.5-9035.8" *)
  wire [1:0] _00_;
  (* src = "Vortex_axi_nofpu.v:9030.5-9035.8" *)
  wire [1:0] _01_;
  (* src = "Vortex_axi_nofpu.v:9030.5-9035.8" *)
  wire [1:0] _02_;
  (* src = "Vortex_axi_nofpu.v:9030.5-9035.8" *)
  wire [1:0] _03_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _04_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _05_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [31:0] _06_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [31:0] _07_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _08_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _09_;
  (* src = "Vortex_axi_nofpu.v:9003.13-9003.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_nofpu.v:9011.37-9011.44" *)
  input [227:0] data_in;
  wire [227:0] data_in;
  (* src = "Vortex_axi_nofpu.v:9017.51-9017.59" *)
  output [455:0] data_out;
  wire [455:0] data_out;
  (* src = "Vortex_axi_nofpu.v:9028.27-9028.39" *)
  wire [1:0] \genblk1.genblk1[0].ready_in_sel ;
  (* src = "Vortex_axi_nofpu.v:9026.26-9026.38" *)
  wire [1:0] \genblk1.genblk1[0].valid_in_sel ;
  (* src = "Vortex_axi_nofpu.v:9028.27-9028.39" *)
  wire [1:0] \genblk1.genblk1[1].ready_in_sel ;
  (* src = "Vortex_axi_nofpu.v:9026.26-9026.38" *)
  wire [1:0] \genblk1.genblk1[1].valid_in_sel ;
  (* src = "Vortex_axi_nofpu.v:9013.28-9013.36" *)
  output [1:0] ready_in;
  wire [1:0] ready_in;
  (* src = "Vortex_axi_nofpu.v:9019.40-9019.49" *)
  input [3:0] ready_out;
  wire [3:0] ready_out;
  (* src = "Vortex_axi_nofpu.v:9005.13-9005.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_nofpu.v:9007.44-9007.50" *)
  input [1:0] sel_in;
  wire [1:0] sel_in;
  (* src = "Vortex_axi_nofpu.v:9009.27-9009.35" *)
  input [1:0] valid_in;
  wire [1:0] valid_in;
  (* src = "Vortex_axi_nofpu.v:9015.41-9015.50" *)
  output [3:0] valid_out;
  wire [3:0] valid_out;
  assign _04_ = 2'h0 & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _08_;
  assign _05_ = 2'h0 & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _09_;
  assign _06_ = - (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) $signed({ 31'h00000000, sel_in[0] });
  assign _07_ = - (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) $signed({ 31'h00000000, sel_in[1] });
  assign _08_ = ~ (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _02_;
  assign _09_ = ~ (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _03_;
  assign \genblk1.genblk1[0].valid_in_sel  = _04_ | (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _00_;
  assign \genblk1.genblk1[1].valid_in_sel  = _05_ | (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _01_;
  assign _02_ = $signed(_06_) < 0 ? 1'h1 << - _06_ : 1'h1 >> _06_;
  assign _00_ = $signed(_06_) < 0 ? valid_in[0] << - _06_ : valid_in[0] >> _06_;
  assign _03_ = $signed(_07_) < 0 ? 1'h1 << - _07_ : 1'h1 >> _07_;
  assign _01_ = $signed(_07_) < 0 ? valid_in[1] << - _07_ : valid_in[1] >> _07_;
  wire [1:0] _24_ = \genblk1.genblk1[0].ready_in_sel ;
  assign ready_in[0] = _24_[sel_in[0] +: 1];
  wire [1:0] _25_ = \genblk1.genblk1[1].ready_in_sel ;
  assign ready_in[1] = _25_[sel_in[1] +: 1];
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:9045.8-9054.7" *)
  \$paramod$f2345400dc0e780cde63eebe1011e0e81171e751\VX_skid_buffer  \genblk1.genblk1[0].genblk1[0].out_buffer  (
    .clk(clk),
    .data_in(data_in[113:0]),
    .data_out(data_out[113:0]),
    .ready_in(\genblk1.genblk1[0].ready_in_sel [0]),
    .ready_out(ready_out[0]),
    .reset(reset),
    .valid_in(\genblk1.genblk1[0].valid_in_sel [0]),
    .valid_out(valid_out[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:9045.8-9054.7" *)
  \$paramod$f2345400dc0e780cde63eebe1011e0e81171e751\VX_skid_buffer  \genblk1.genblk1[0].genblk1[1].out_buffer  (
    .clk(clk),
    .data_in(data_in[113:0]),
    .data_out(data_out[341:228]),
    .ready_in(\genblk1.genblk1[0].ready_in_sel [1]),
    .ready_out(ready_out[2]),
    .reset(reset),
    .valid_in(\genblk1.genblk1[0].valid_in_sel [1]),
    .valid_out(valid_out[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:9045.8-9054.7" *)
  \$paramod$f2345400dc0e780cde63eebe1011e0e81171e751\VX_skid_buffer  \genblk1.genblk1[1].genblk1[0].out_buffer  (
    .clk(clk),
    .data_in(data_in[227:114]),
    .data_out(data_out[227:114]),
    .ready_in(\genblk1.genblk1[1].ready_in_sel [0]),
    .ready_out(ready_out[1]),
    .reset(reset),
    .valid_in(\genblk1.genblk1[1].valid_in_sel [0]),
    .valid_out(valid_out[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:9045.8-9054.7" *)
  \$paramod$f2345400dc0e780cde63eebe1011e0e81171e751\VX_skid_buffer  \genblk1.genblk1[1].genblk1[1].out_buffer  (
    .clk(clk),
    .data_in(data_in[227:114]),
    .data_out(data_out[455:342]),
    .ready_in(\genblk1.genblk1[1].ready_in_sel [1]),
    .ready_out(ready_out[3]),
    .reset(reset),
    .valid_in(\genblk1.genblk1[1].valid_in_sel [1]),
    .valid_out(valid_out[3])
  );
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_find_first" *)
(* src = "Vortex_axi_nofpu.v:8503.1-8569.10" *)
module \$paramod$32507915675ec3d80a2720259126713881768d88\VX_find_first (data_i, valid_i, data_o, valid_o);
  (* src = "Vortex_axi_nofpu.v:8518.33-8518.39" *)
  input [1:0] data_i;
  wire [1:0] data_i;
  (* src = "Vortex_axi_nofpu.v:8522.28-8522.34" *)
  output data_o;
  wire data_o;
  (* src = "Vortex_axi_nofpu.v:8520.23-8520.30" *)
  input [1:0] valid_i;
  wire [1:0] valid_i;
  (* src = "Vortex_axi_nofpu.v:8524.14-8524.21" *)
  output valid_o;
  wire valid_o;
  assign valid_o = valid_i[0] | (* src = "Vortex_axi_nofpu.v:8559.38-8559.117" *) valid_i[1];
  assign data_o = valid_i[0] ? (* src = "Vortex_axi_nofpu.v:8561.56-8561.207" *) data_i[0] : data_i[1];
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_mem_arb" *)
(* src = "Vortex_axi_nofpu.v:547.1-750.10" *)
module \$paramod$338198d193f65bf875000d05edd4792a3a0fca70\VX_mem_arb (clk, reset, req_valid_in, req_tag_in, req_addr_in, req_rw_in, req_byteen_in, req_data_in, req_ready_in, req_valid_out, req_tag_out, req_addr_out, req_rw_out, req_byteen_out, req_data_out, req_ready_out, rsp_valid_in, rsp_tag_in, rsp_data_in, rsp_ready_in, rsp_valid_out
, rsp_tag_out, rsp_data_out, rsp_ready_out);
  (* src = "Vortex_axi_nofpu.v:596.13-596.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_nofpu.v:604.45-604.56" *)
  input [25:0] req_addr_in;
  wire [25:0] req_addr_in;
  (* src = "Vortex_axi_nofpu.v:618.33-618.45" *)
  output [25:0] req_addr_out;
  wire [25:0] req_addr_out;
  (* src = "Vortex_axi_nofpu.v:608.44-608.57" *)
  input [63:0] req_byteen_in;
  wire [63:0] req_byteen_in;
  (* src = "Vortex_axi_nofpu.v:622.32-622.46" *)
  output [63:0] req_byteen_out;
  wire [63:0] req_byteen_out;
  (* src = "Vortex_axi_nofpu.v:610.45-610.56" *)
  input [511:0] req_data_in;
  wire [511:0] req_data_in;
  (* src = "Vortex_axi_nofpu.v:624.33-624.45" *)
  output [511:0] req_data_out;
  wire [511:0] req_data_out;
  (* src = "Vortex_axi_nofpu.v:612.31-612.43" *)
  output req_ready_in;
  wire req_ready_in;
  (* src = "Vortex_axi_nofpu.v:626.13-626.26" *)
  input req_ready_out;
  wire req_ready_out;
  (* src = "Vortex_axi_nofpu.v:606.30-606.39" *)
  input req_rw_in;
  wire req_rw_in;
  (* src = "Vortex_axi_nofpu.v:620.14-620.24" *)
  output req_rw_out;
  wire req_rw_out;
  (* src = "Vortex_axi_nofpu.v:602.47-602.57" *)
  input [53:0] req_tag_in;
  wire [53:0] req_tag_in;
  (* src = "Vortex_axi_nofpu.v:616.36-616.47" *)
  output [53:0] req_tag_out;
  wire [53:0] req_tag_out;
  (* src = "Vortex_axi_nofpu.v:600.30-600.42" *)
  input req_valid_in;
  wire req_valid_in;
  (* src = "Vortex_axi_nofpu.v:614.14-614.27" *)
  output req_valid_out;
  wire req_valid_out;
  (* src = "Vortex_axi_nofpu.v:598.13-598.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_nofpu.v:632.32-632.43" *)
  input [511:0] rsp_data_in;
  wire [511:0] rsp_data_in;
  (* src = "Vortex_axi_nofpu.v:640.46-640.58" *)
  output [511:0] rsp_data_out;
  wire [511:0] rsp_data_out;
  (* src = "Vortex_axi_nofpu.v:634.14-634.26" *)
  output rsp_ready_in;
  wire rsp_ready_in;
  (* src = "Vortex_axi_nofpu.v:642.30-642.43" *)
  input rsp_ready_out;
  wire rsp_ready_out;
  (* src = "Vortex_axi_nofpu.v:630.35-630.45" *)
  input [53:0] rsp_tag_in;
  wire [53:0] rsp_tag_in;
  (* src = "Vortex_axi_nofpu.v:638.48-638.59" *)
  output [53:0] rsp_tag_out;
  wire [53:0] rsp_tag_out;
  (* src = "Vortex_axi_nofpu.v:628.13-628.25" *)
  input rsp_valid_in;
  wire rsp_valid_in;
  (* src = "Vortex_axi_nofpu.v:636.31-636.44" *)
  output rsp_valid_out;
  wire rsp_valid_out;
  assign req_addr_out = req_addr_in;
  assign req_byteen_out = req_byteen_in;
  assign req_data_out = req_data_in;
  assign req_ready_in = req_ready_out;
  assign req_rw_out = req_rw_in;
  assign req_tag_out = req_tag_in;
  assign req_valid_out = req_valid_in;
  assign rsp_data_out = rsp_data_in;
  assign rsp_ready_in = rsp_ready_out;
  assign rsp_tag_out = rsp_tag_in;
  assign rsp_valid_out = rsp_valid_in;
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_core_req_bank_sel" *)
(* src = "Vortex_axi_nofpu.v:11192.1-11671.10" *)
module \$paramod$3389ab6c5459f3e18096ff4e3d7f56b0fabd5533\VX_core_req_bank_sel (clk, reset, core_req_valid, core_req_rw, core_req_addr, core_req_byteen, core_req_data, core_req_tag, core_req_ready, per_bank_core_req_valid, per_bank_core_req_pmask, per_bank_core_req_rw, per_bank_core_req_addr, per_bank_core_req_wsel, per_bank_core_req_byteen, per_bank_core_req_data, per_bank_core_req_tid, per_bank_core_req_tag, per_bank_core_req_ready);
  (* src = "Vortex_axi_nofpu.v:11553.6-11569.9" *)
  wire [1:0] _000_;
  (* src = "Vortex_axi_nofpu.v:11503.5-11550.8" *)
  wire [49:0] _001_;
  (* src = "Vortex_axi_nofpu.v:11503.5-11550.8" *)
  wire [7:0] _002_;
  (* src = "Vortex_axi_nofpu.v:11503.5-11550.8" *)
  wire [63:0] _003_;
  (* src = "Vortex_axi_nofpu.v:11503.5-11550.8" *)
  wire [1:0] _004_;
  (* src = "Vortex_axi_nofpu.v:11503.5-11550.8" *)
  wire [91:0] _005_;
  (* src = "Vortex_axi_nofpu.v:11503.5-11550.8" *)
  wire [1:0] _006_;
  (* src = "Vortex_axi_nofpu.v:11503.5-11550.8" *)
  wire [1:0] _007_;
  (* src = "Vortex_axi_nofpu.v:11503.5-11550.8" *)
  wire [7:0] _008_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [31:0] _009_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [31:0] _010_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [31:0] _011_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [31:0] _012_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _013_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _014_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [49:0] _015_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [49:0] _016_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [7:0] _017_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [7:0] _018_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [7:0] _019_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [63:0] _020_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [63:0] _021_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [91:0] _022_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [91:0] _023_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _024_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _025_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _026_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [49:0] _027_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [49:0] _028_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [7:0] _029_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [7:0] _030_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [7:0] _031_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [7:0] _032_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [63:0] _033_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [63:0] _034_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [91:0] _035_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [91:0] _036_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _037_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _038_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _039_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [31:0] _040_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [32:0] _041_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [32:0] _042_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [32:0] _043_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [32:0] _044_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [32:0] _045_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [31:0] _046_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [32:0] _047_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [32:0] _048_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [32:0] _049_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [32:0] _050_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [32:0] _051_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [31:0] _052_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [31:0] _053_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _054_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [49:0] _055_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [7:0] _056_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [63:0] _057_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [91:0] _058_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _059_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _060_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [49:0] _061_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [7:0] _062_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [63:0] _063_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [91:0] _064_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _065_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _066_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _067_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _068_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _069_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [49:0] _070_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [7:0] _071_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [7:0] _072_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [63:0] _073_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [91:0] _074_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _075_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _076_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _077_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [49:0] _078_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [7:0] _079_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [7:0] _080_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [63:0] _081_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [91:0] _082_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _083_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _084_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _085_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _086_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  (* unused_bits = "2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _087_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _088_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [49:0] _089_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [49:0] _090_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [7:0] _091_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [7:0] _092_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [7:0] _093_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [63:0] _094_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [63:0] _095_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [91:0] _096_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [91:0] _097_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _098_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _099_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  (* unused_bits = "2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _100_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _101_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [49:0] _102_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [49:0] _103_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [7:0] _104_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [7:0] _105_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [7:0] _106_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [63:0] _107_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [63:0] _108_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [91:0] _109_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [91:0] _110_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _111_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _112_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _113_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _114_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _115_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _116_;
  (* src = "Vortex_axi_nofpu.v:11230.13-11230.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_nofpu.v:11238.59-11238.72" *)
  input [59:0] core_req_addr;
  wire [59:0] core_req_addr;
  (* src = "Vortex_axi_nofpu.v:11240.44-11240.59" *)
  input [7:0] core_req_byteen;
  wire [7:0] core_req_byteen;
  (* src = "Vortex_axi_nofpu.v:11242.50-11242.63" *)
  input [63:0] core_req_data;
  wire [63:0] core_req_data;
  (* src = "Vortex_axi_nofpu.v:11246.31-11246.45" *)
  output [1:0] core_req_ready;
  wire [1:0] core_req_ready;
  (* src = "Vortex_axi_nofpu.v:11236.30-11236.41" *)
  input [1:0] core_req_rw;
  wire [1:0] core_req_rw;
  (* src = "Vortex_axi_nofpu.v:11244.49-11244.61" *)
  input [91:0] core_req_tag;
  wire [91:0] core_req_tag;
  (* src = "Vortex_axi_nofpu.v:11234.30-11234.44" *)
  input [1:0] core_req_valid;
  wire [1:0] core_req_valid;
  (* src = "Vortex_axi_nofpu.v:11254.89-11254.111" *)
  output [49:0] per_bank_core_req_addr;
  wire [49:0] per_bank_core_req_addr;
  (* src = "Vortex_axi_nofpu.v:11258.60-11258.84" *)
  output [7:0] per_bank_core_req_byteen;
  wire [7:0] per_bank_core_req_byteen;
  (* src = "Vortex_axi_nofpu.v:11260.66-11260.88" *)
  output [63:0] per_bank_core_req_data;
  wire [63:0] per_bank_core_req_data;
  (* src = "Vortex_axi_nofpu.v:11250.46-11250.69" *)
  output [1:0] per_bank_core_req_pmask;
  wire [1:0] per_bank_core_req_pmask;
  (* src = "Vortex_axi_nofpu.v:11266.31-11266.54" *)
  input [1:0] per_bank_core_req_ready;
  wire [1:0] per_bank_core_req_ready;
  (* src = "Vortex_axi_nofpu.v:11252.32-11252.52" *)
  output [1:0] per_bank_core_req_rw;
  wire [1:0] per_bank_core_req_rw;
  (* src = "Vortex_axi_nofpu.v:11264.65-11264.86" *)
  output [91:0] per_bank_core_req_tag;
  wire [91:0] per_bank_core_req_tag;
  (* src = "Vortex_axi_nofpu.v:11262.88-11262.109" *)
  output [1:0] per_bank_core_req_tid;
  wire [1:0] per_bank_core_req_tid;
  (* src = "Vortex_axi_nofpu.v:11248.32-11248.55" *)
  output [1:0] per_bank_core_req_valid;
  wire [1:0] per_bank_core_req_valid;
  (* src = "Vortex_axi_nofpu.v:11256.134-11256.156" *)
  output [7:0] per_bank_core_req_wsel;
  wire [7:0] per_bank_core_req_wsel;
  (* src = "Vortex_axi_nofpu.v:11232.13-11232.18" *)
  input reset;
  wire reset;
  assign _013_ = 2'h0 & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _054_;
  assign _014_ = 2'hx & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _054_;
  assign _015_ = 25'h1ffffff & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) core_req_addr[59:35];
  assign _016_ = 50'hxxxxxxxxxxxxx & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _055_;
  assign _017_ = 4'hf & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) core_req_addr[33:30];
  assign _019_ = 4'hf & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) core_req_byteen[7:4];
  assign _018_ = 8'hxx & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _056_;
  assign _020_ = 32'd4294967295 & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) core_req_data[63:32];
  assign _021_ = 64'hxxxxxxxxxxxxxxxx & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _057_;
  assign _022_ = 46'h3fffffffffff & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) core_req_tag[91:46];
  assign _023_ = 92'hxxxxxxxxxxxxxxxxxxxxxxx & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _058_;
  assign _024_ = 2'hx & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _059_;
  assign _025_ = _007_ & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _060_;
  assign _026_ = _004_ & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _060_;
  assign _027_ = 25'h1ffffff & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) core_req_addr[29:5];
  assign _028_ = _001_ & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _061_;
  assign _029_ = 4'hf & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) core_req_addr[3:0];
  assign _030_ = _008_ & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _062_;
  assign _031_ = 4'hf & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) core_req_byteen[3:0];
  assign _032_ = _002_ & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _062_;
  assign _033_ = 32'd4294967295 & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) core_req_data[31:0];
  assign _034_ = _003_ & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _063_;
  assign _035_ = 46'h3fffffffffff & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) core_req_tag[45:0];
  assign _036_ = _005_ & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _064_;
  assign _037_ = _006_ & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _065_;
  assign _038_ = 2'h0 & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _066_;
  assign _039_ = _000_ & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _067_;
  assign _009_ = core_req_addr[34] * (* src = "Vortex_axi_nofpu.v:11534.35-11534.204" *) 32'd25;
  assign _011_ = core_req_addr[4] * (* src = "Vortex_axi_nofpu.v:11534.35-11534.204" *) 32'd25;
  assign _010_[31:1] = 31'h00000017 * (* src = "Vortex_axi_nofpu.v:11542.34-11542.179" *) { 31'h00000000, core_req_addr[34] };
  assign _012_[31:1] = 31'h00000017 * (* src = "Vortex_axi_nofpu.v:11542.34-11542.179" *) { 31'h00000000, core_req_addr[4] };
  assign _040_ = - (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) $signed({ 31'h00000000, core_req_addr[34] });
  assign _041_ = - (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) $signed({ 1'h0, _009_ });
  assign _042_ = - (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) $signed({ 30'h00000000, core_req_addr[34], 2'h0 });
  assign _043_ = - (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) $signed({ 27'h0000000, core_req_addr[34], 5'h00 });
  assign _044_ = - (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) $signed({ 1'h0, _010_[31:1], 1'h0 });
  assign _045_ = - (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) $signed({ 32'h00000000, core_req_addr[34] });
  assign _046_ = - (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) $signed({ 31'h00000000, core_req_addr[4] });
  assign _047_ = - (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) $signed({ 1'h0, _011_ });
  assign _048_ = - (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) $signed({ 30'h00000000, core_req_addr[4], 2'h0 });
  assign _049_ = - (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) $signed({ 27'h0000000, core_req_addr[4], 5'h00 });
  assign _050_ = - (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) $signed({ 1'h0, _012_[31:1], 1'h0 });
  assign _051_ = - (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) $signed({ 32'h00000000, core_req_addr[4] });
  assign _052_ = - (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) $signed({ 31'h00000000, per_bank_core_req_tid[0] });
  assign _053_ = - (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) $signed({ 31'h00000000, per_bank_core_req_tid[1] });
  assign _054_ = ~ (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _086_;
  assign _055_ = ~ (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _089_;
  assign _056_ = ~ (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _091_;
  assign _057_ = ~ (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _094_;
  assign _058_ = ~ (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _096_;
  assign _059_ = ~ (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _098_;
  assign _060_ = ~ (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _099_;
  assign _061_ = ~ (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _102_;
  assign _062_ = ~ (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _104_;
  assign _063_ = ~ (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _107_;
  assign _064_ = ~ (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _109_;
  assign _065_ = ~ (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _111_;
  assign _066_ = ~ (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _113_;
  assign _067_ = ~ (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _115_;
  assign _068_ = _013_ | (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _087_[1:0];
  assign _069_ = _014_ | (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _088_;
  assign _070_ = _016_ | (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _090_;
  assign _071_ = _018_ | (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _092_;
  assign _072_ = _018_ | (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _093_;
  assign _073_ = _021_ | (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _095_;
  assign _074_ = _023_ | (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _097_;
  assign _075_ = _024_ | (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _098_;
  assign _076_ = _025_ | (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _100_[1:0];
  assign _077_ = _026_ | (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _101_;
  assign _078_ = _028_ | (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _103_;
  assign _079_ = _030_ | (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _105_;
  assign _080_ = _032_ | (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _106_;
  assign _081_ = _034_ | (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _108_;
  assign _082_ = _036_ | (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _110_;
  assign _083_ = _037_ | (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _112_;
  assign _084_ = _038_ | (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _114_;
  assign _085_ = _039_ | (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _116_;
  assign core_req_ready = per_bank_core_req_pmask[1] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:11564.14-11564.42|Vortex_axi_nofpu.v:11564.10-11566.190" *) _085_ : _000_;
  assign _000_ = per_bank_core_req_pmask[0] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:11564.14-11564.42|Vortex_axi_nofpu.v:11564.10-11566.190" *) _084_ : 2'h0;
  assign per_bank_core_req_tid = core_req_valid[0] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:11528.13-11528.30|Vortex_axi_nofpu.v:11528.9-11545.12" *) _083_ : _006_;
  assign per_bank_core_req_tag = core_req_valid[0] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:11528.13-11528.30|Vortex_axi_nofpu.v:11528.9-11545.12" *) _082_ : _005_;
  assign per_bank_core_req_data = core_req_valid[0] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:11528.13-11528.30|Vortex_axi_nofpu.v:11528.9-11545.12" *) _081_ : _003_;
  assign per_bank_core_req_byteen = core_req_valid[0] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:11528.13-11528.30|Vortex_axi_nofpu.v:11528.9-11545.12" *) _080_ : _002_;
  assign per_bank_core_req_wsel = core_req_valid[0] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:11528.13-11528.30|Vortex_axi_nofpu.v:11528.9-11545.12" *) _079_ : _008_;
  assign per_bank_core_req_addr = core_req_valid[0] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:11528.13-11528.30|Vortex_axi_nofpu.v:11528.9-11545.12" *) _078_ : _001_;
  assign per_bank_core_req_rw = core_req_valid[0] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:11528.13-11528.30|Vortex_axi_nofpu.v:11528.9-11545.12" *) _077_ : _004_;
  assign per_bank_core_req_pmask = core_req_valid[0] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:11528.13-11528.30|Vortex_axi_nofpu.v:11528.9-11545.12" *) _076_ : _007_;
  assign _006_ = core_req_valid[1] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:11528.13-11528.30|Vortex_axi_nofpu.v:11528.9-11545.12" *) _075_ : 2'hx;
  assign _005_ = core_req_valid[1] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:11528.13-11528.30|Vortex_axi_nofpu.v:11528.9-11545.12" *) _074_ : 92'hxxxxxxxxxxxxxxxxxxxxxxx;
  assign _003_ = core_req_valid[1] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:11528.13-11528.30|Vortex_axi_nofpu.v:11528.9-11545.12" *) _073_ : 64'hxxxxxxxxxxxxxxxx;
  assign _002_ = core_req_valid[1] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:11528.13-11528.30|Vortex_axi_nofpu.v:11528.9-11545.12" *) _072_ : 8'hxx;
  assign _008_ = core_req_valid[1] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:11528.13-11528.30|Vortex_axi_nofpu.v:11528.9-11545.12" *) _071_ : 8'hxx;
  assign _001_ = core_req_valid[1] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:11528.13-11528.30|Vortex_axi_nofpu.v:11528.9-11545.12" *) _070_ : 50'hxxxxxxxxxxxxx;
  assign _004_ = core_req_valid[1] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:11528.13-11528.30|Vortex_axi_nofpu.v:11528.9-11545.12" *) _069_ : 2'hx;
  assign _007_ = core_req_valid[1] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:11528.13-11528.30|Vortex_axi_nofpu.v:11528.9-11545.12" *) _068_ : 2'h0;
  assign _087_ = $signed(_040_) < 0 ? 1'h1 << - _040_ : 1'h1 >> _040_;
  assign _086_ = $signed(_040_) < 0 ? 1'h1 << - _040_ : 1'h1 >> _040_;
  assign _088_ = $signed(_040_) < 0 ? core_req_rw[1] << - _040_ : core_req_rw[1] >> _040_;
  assign _089_ = $signed(_041_) < 0 ? 25'h1ffffff << - _041_ : 25'h1ffffff >> _041_;
  assign _090_ = $signed(_041_) < 0 ? _015_ << - _041_ : _015_ >> _041_;
  assign _092_ = $signed(_042_) < 0 ? _017_ << - _042_ : _017_ >> _042_;
  assign _091_ = $signed(_042_) < 0 ? 4'hf << - _042_ : 4'hf >> _042_;
  assign _093_ = $signed(_042_) < 0 ? _019_ << - _042_ : _019_ >> _042_;
  assign _094_ = $signed(_043_) < 0 ? 32'd4294967295 << - _043_ : 32'd4294967295 >> _043_;
  assign _095_ = $signed(_043_) < 0 ? _020_ << - _043_ : _020_ >> _043_;
  assign _096_ = $signed(_044_) < 0 ? 46'h3fffffffffff << - _044_ : 46'h3fffffffffff >> _044_;
  assign _097_ = $signed(_044_) < 0 ? _022_ << - _044_ : _022_ >> _044_;
  assign _098_ = $signed(_045_) < 0 ? 1'h1 << - _045_ : 1'h1 >> _045_;
  assign _100_ = $signed(_046_) < 0 ? 1'h1 << - _046_ : 1'h1 >> _046_;
  assign _099_ = $signed(_046_) < 0 ? 1'h1 << - _046_ : 1'h1 >> _046_;
  assign _101_ = $signed(_046_) < 0 ? core_req_rw[0] << - _046_ : core_req_rw[0] >> _046_;
  assign _102_ = $signed(_047_) < 0 ? 25'h1ffffff << - _047_ : 25'h1ffffff >> _047_;
  assign _103_ = $signed(_047_) < 0 ? _027_ << - _047_ : _027_ >> _047_;
  assign _105_ = $signed(_048_) < 0 ? _029_ << - _048_ : _029_ >> _048_;
  assign _104_ = $signed(_048_) < 0 ? 4'hf << - _048_ : 4'hf >> _048_;
  assign _106_ = $signed(_048_) < 0 ? _031_ << - _048_ : _031_ >> _048_;
  assign _107_ = $signed(_049_) < 0 ? 32'd4294967295 << - _049_ : 32'd4294967295 >> _049_;
  assign _108_ = $signed(_049_) < 0 ? _033_ << - _049_ : _033_ >> _049_;
  assign _109_ = $signed(_050_) < 0 ? 46'h3fffffffffff << - _050_ : 46'h3fffffffffff >> _050_;
  assign _110_ = $signed(_050_) < 0 ? _035_ << - _050_ : _035_ >> _050_;
  assign _111_ = $signed(_051_) < 0 ? 1'h1 << - _051_ : 1'h1 >> _051_;
  assign _112_ = $signed(_051_) < 0 ? 1'h0 << - _051_ : 1'h0 >> _051_;
  assign _113_ = $signed(_052_) < 0 ? 1'h1 << - _052_ : 1'h1 >> _052_;
  assign _114_ = $signed(_052_) < 0 ? per_bank_core_req_ready[0] << - _052_ : per_bank_core_req_ready[0] >> _052_;
  assign _115_ = $signed(_053_) < 0 ? 1'h1 << - _053_ : 1'h1 >> _053_;
  assign _116_ = $signed(_053_) < 0 ? per_bank_core_req_ready[1] << - _053_ : per_bank_core_req_ready[1] >> _053_;
  assign _012_[0] = 1'h0;
  assign _010_[0] = 1'h0;
  assign per_bank_core_req_valid = per_bank_core_req_pmask;
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_miss_resrv" *)
(* src = "Vortex_axi_nofpu.v:11672.1-11951.10" *)
module \$paramod$35af9c24c195e9df865273329886ad92eafcdf06\VX_miss_resrv (clk, reset, deq_req_id, lkp_req_id, rel_req_id, allocate_valid, allocate_addr, allocate_data, allocate_id, allocate_ready, fill_valid, fill_id, fill_addr, lookup_valid, lookup_replay, lookup_id, lookup_addr, lookup_match, dequeue_valid, dequeue_id, dequeue_addr
, dequeue_data, dequeue_ready, release_valid, release_id);
  (* src = "Vortex_axi_nofpu.v:11847.2-11882.5" *)
  wire [1:0] _000_;
  (* src = "Vortex_axi_nofpu.v:11847.2-11882.5" *)
  wire _001_;
  (* src = "Vortex_axi_nofpu.v:11847.2-11882.5" *)
  wire [3:0] _002_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [31:0] _003_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [31:0] _004_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [31:0] _005_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [3:0] _006_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [3:0] _007_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [3:0] _008_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [99:0] _009_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [99:0] _010_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [3:0] _011_;
  (* src = "Vortex_axi_nofpu.v:11831.9-11831.38" *)
  wire [3:0] _012_;
  (* src = "Vortex_axi_nofpu.v:11950.27-11950.55" *)
  wire [3:0] _013_;
  (* src = "Vortex_axi_nofpu.v:11950.26-11950.71" *)
  wire [3:0] _014_;
  wire _015_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [31:0] _016_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [31:0] _017_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [32:0] _018_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [31:0] _019_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [3:0] _020_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [3:0] _021_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [99:0] _022_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [3:0] _023_;
  (* src = "Vortex_axi_nofpu.v:11842.9-11842.23" *)
  wire [3:0] _024_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [3:0] _025_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [3:0] _026_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [3:0] _027_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [99:0] _028_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [3:0] _029_;
  (* src = "Vortex_axi_nofpu.v:11822.20-11822.48" *)
  wire [3:0] _030_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [3:0] _031_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  (* unused_bits = "4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _032_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [3:0] _033_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  (* unused_bits = "4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _034_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  (* unused_bits = "4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _035_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [99:0] _036_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [99:0] _037_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [3:0] _038_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  (* unused_bits = "4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _039_;
  (* src = "Vortex_axi_nofpu.v:11797.25-11797.37" *)
  wire [3:0] addr_matches;
  (* src = "Vortex_axi_nofpu.v:11770.81-11770.91" *)
  reg [99:0] addr_table;
  (* src = "Vortex_axi_nofpu.v:11732.74-11732.87" *)
  input [24:0] allocate_addr;
  wire [24:0] allocate_addr;
  (* src = "Vortex_axi_nofpu.v:11734.186-11734.199" *)
  input [51:0] allocate_data;
  wire [51:0] allocate_data;
  (* src = "Vortex_axi_nofpu.v:11799.7-11799.20" *)
  wire allocate_fire;
  (* src = "Vortex_axi_nofpu.v:11736.38-11736.49" *)
  output [1:0] allocate_id;
  reg [1:0] allocate_id;
  (* src = "Vortex_axi_nofpu.v:11783.30-11783.43" *)
  wire [1:0] allocate_id_n;
  (* src = "Vortex_axi_nofpu.v:11780.6-11780.20" *)
  wire allocate_rdy_n;
  (* src = "Vortex_axi_nofpu.v:11738.14-11738.28" *)
  output allocate_ready;
  reg allocate_ready;
  (* src = "Vortex_axi_nofpu.v:11730.13-11730.27" *)
  input allocate_valid;
  wire allocate_valid;
  (* src = "Vortex_axi_nofpu.v:11720.13-11720.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_nofpu.v:11724.20-11724.30" *)
  input [43:0] deq_req_id;
  wire [43:0] deq_req_id;
  (* src = "Vortex_axi_nofpu.v:11760.75-11760.87" *)
  output [24:0] dequeue_addr;
  wire [24:0] dequeue_addr;
  (* src = "Vortex_axi_nofpu.v:11762.187-11762.199" *)
  output [51:0] dequeue_data;
  wire [51:0] dequeue_data;
  (* src = "Vortex_axi_nofpu.v:11801.7-11801.19" *)
  wire dequeue_fire;
  (* src = "Vortex_axi_nofpu.v:11758.38-11758.48" *)
  output [1:0] dequeue_id;
  reg [1:0] dequeue_id;
  (* src = "Vortex_axi_nofpu.v:11790.30-11790.42" *)
  wire [1:0] dequeue_id_n;
  (* src = "Vortex_axi_nofpu.v:11791.30-11791.42" *)
  wire [1:0] dequeue_id_x;
  (* src = "Vortex_axi_nofpu.v:11764.13-11764.26" *)
  input dequeue_ready;
  wire dequeue_ready;
  (* src = "Vortex_axi_nofpu.v:11786.6-11786.19" *)
  wire dequeue_val_n;
  (* src = "Vortex_axi_nofpu.v:11787.6-11787.19" *)
  wire dequeue_val_x;
  (* src = "Vortex_axi_nofpu.v:11756.14-11756.27" *)
  output dequeue_valid;
  reg dequeue_valid;
  (* src = "Vortex_axi_nofpu.v:11744.75-11744.84" *)
  output [24:0] fill_addr;
  wire [24:0] fill_addr;
  (* src = "Vortex_axi_nofpu.v:11742.37-11742.44" *)
  input [1:0] fill_id;
  wire [1:0] fill_id;
  (* src = "Vortex_axi_nofpu.v:11740.13-11740.23" *)
  input fill_valid;
  wire fill_valid;
  (* src = "Vortex_axi_nofpu.v:11726.20-11726.30" *)
  input [43:0] lkp_req_id;
  wire [43:0] lkp_req_id;
  (* src = "Vortex_axi_nofpu.v:11752.74-11752.85" *)
  input [24:0] lookup_addr;
  wire [24:0] lookup_addr;
  (* src = "Vortex_axi_nofpu.v:11941.25-11941.39" *)
  wire [3:0] lookup_entries;
  (* src = "Vortex_axi_nofpu.v:11750.37-11750.46" *)
  input [1:0] lookup_id;
  wire [1:0] lookup_id;
  (* src = "Vortex_axi_nofpu.v:11754.14-11754.26" *)
  output lookup_match;
  wire lookup_match;
  (* src = "Vortex_axi_nofpu.v:11748.13-11748.26" *)
  input lookup_replay;
  wire lookup_replay;
  (* src = "Vortex_axi_nofpu.v:11746.13-11746.25" *)
  input lookup_valid;
  wire lookup_valid;
  (* src = "Vortex_axi_nofpu.v:11776.24-11776.35" *)
  reg [3:0] ready_table;
  (* src = "Vortex_axi_nofpu.v:11777.24-11777.37" *)
  wire [3:0] ready_table_n;
  (* src = "Vortex_axi_nofpu.v:11795.24-11795.37" *)
  wire [3:0] ready_table_x;
  (* src = "Vortex_axi_nofpu.v:11728.20-11728.30" *)
  input [43:0] rel_req_id;
  wire [43:0] rel_req_id;
  (* src = "Vortex_axi_nofpu.v:11768.37-11768.47" *)
  input [1:0] release_id;
  wire [1:0] release_id;
  (* src = "Vortex_axi_nofpu.v:11766.13-11766.26" *)
  input release_valid;
  wire release_valid;
  (* src = "Vortex_axi_nofpu.v:11722.13-11722.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_nofpu.v:11773.24-11773.35" *)
  reg [3:0] valid_table;
  (* src = "Vortex_axi_nofpu.v:11774.24-11774.37" *)
  wire [3:0] valid_table_n;
  (* src = "Vortex_axi_nofpu.v:11793.24-11793.37" *)
  wire [3:0] valid_table_x;
  assign _006_ = valid_table & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _020_;
  assign _007_ = valid_table_x & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _021_;
  assign _008_ = ready_table_x & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _021_;
  assign _009_ = 25'h1ffffff & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) allocate_addr;
  assign _010_ = addr_table & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _022_;
  assign _011_ = _002_ & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _023_;
  assign _012_ = valid_table_x & (* src = "Vortex_axi_nofpu.v:11831.9-11831.38" *) ready_table_x;
  assign _013_ = lookup_entries & (* src = "Vortex_axi_nofpu.v:11950.27-11950.55" *) valid_table;
  assign _014_ = _013_ & (* src = "Vortex_axi_nofpu.v:11950.26-11950.71" *) addr_matches;
  (* src = "Vortex_axi_nofpu.v:11884.2-11914.5" *)
  always @(posedge clk)
    if (reset) allocate_ready <= 1'h0;
    else allocate_ready <= allocate_rdy_n;
  (* src = "Vortex_axi_nofpu.v:11884.2-11914.5" *)
  always @(posedge clk)
    if (reset) valid_table <= 4'h0;
    else valid_table <= valid_table_n;
  (* src = "Vortex_axi_nofpu.v:11884.2-11914.5" *)
  always @(posedge clk)
    if (allocate_fire) addr_table <= _028_;
  (* src = "Vortex_axi_nofpu.v:11884.2-11914.5" *)
  always @(posedge clk)
    if (_015_) dequeue_id <= dequeue_id_n;
  (* src = "Vortex_axi_nofpu.v:11884.2-11914.5" *)
  always @(posedge clk)
    if (reset) dequeue_valid <= 1'h0;
    else if (_015_) dequeue_valid <= dequeue_val_n;
  assign _015_ = | { fill_valid, dequeue_fire };
  assign addr_matches[0] = addr_table[24:0] == (* src = "Vortex_axi_nofpu.v:11807.29-11807.164" *) lookup_addr;
  assign addr_matches[1] = addr_table[49:25] == (* src = "Vortex_axi_nofpu.v:11807.29-11807.164" *) lookup_addr;
  assign addr_matches[2] = addr_table[74:50] == (* src = "Vortex_axi_nofpu.v:11807.29-11807.164" *) lookup_addr;
  assign addr_matches[3] = addr_table[99:75] == (* src = "Vortex_axi_nofpu.v:11807.29-11807.164" *) lookup_addr;
  assign allocate_fire = allocate_valid && (* src = "Vortex_axi_nofpu.v:11799.23-11799.55" *) allocate_ready;
  assign dequeue_fire = dequeue_valid && (* src = "Vortex_axi_nofpu.v:11801.22-11801.52" *) dequeue_ready;
  assign _003_ = allocate_id * (* src = "Vortex_axi_nofpu.v:11871.17-11871.83" *) 32'd25;
  assign _004_ = fill_id * (* src = "Vortex_axi_nofpu.v:11929.32-11929.94" *) 32'd25;
  assign _005_ = dequeue_id * (* src = "Vortex_axi_nofpu.v:11939.35-11939.102" *) 32'd25;
  assign lookup_entries[0] = | (* src = "Vortex_axi_nofpu.v:11946.31-11946.45" *) lookup_id;
  assign lookup_entries[1] = 2'h1 != (* src = "Vortex_axi_nofpu.v:11946.31-11946.45" *) lookup_id;
  assign lookup_entries[2] = 2'h2 != (* src = "Vortex_axi_nofpu.v:11946.31-11946.45" *) lookup_id;
  assign lookup_entries[3] = 2'h3 != (* src = "Vortex_axi_nofpu.v:11946.31-11946.45" *) lookup_id;
  assign _016_ = - (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) $signed({ 30'h00000000, dequeue_id });
  assign _017_ = - (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) $signed({ 30'h00000000, allocate_id });
  assign _018_ = - (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) $signed({ 1'h0, _003_ });
  assign _019_ = - (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) $signed({ 30'h00000000, release_id });
  assign _020_ = ~ (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _031_;
  assign _021_ = ~ (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _033_;
  assign _022_ = ~ (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _036_;
  assign _023_ = ~ (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _038_;
  assign _024_ = ~ (* src = "Vortex_axi_nofpu.v:11842.9-11842.23" *) valid_table_n;
  assign _025_ = _006_ | (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _032_[3:0];
  assign _026_ = _007_ | (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _034_[3:0];
  assign _027_ = _008_ | (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _035_[3:0];
  assign _028_ = _010_ | (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _037_;
  assign _029_ = _011_ | (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _039_[3:0];
  assign _030_ = ready_table | (* src = "Vortex_axi_nofpu.v:11822.20-11822.48" *) addr_matches;
  (* src = "Vortex_axi_nofpu.v:11884.2-11914.5" *)
  always @(posedge clk)
    allocate_id <= allocate_id_n;
  (* src = "Vortex_axi_nofpu.v:11884.2-11914.5" *)
  always @(posedge clk)
    ready_table <= ready_table_n;
  assign valid_table_n = release_valid ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:11879.7-11879.20|Vortex_axi_nofpu.v:11879.3-11881.34" *) _029_ : _002_;
  assign dequeue_id_n = fill_valid ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:11873.7-11873.17|Vortex_axi_nofpu.v:11873.3-11878.6" *) fill_id : _000_;
  assign dequeue_val_n = fill_valid ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:11873.7-11873.17|Vortex_axi_nofpu.v:11873.3-11878.6" *) 1'h1 : _001_;
  assign ready_table_n = allocate_fire ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:11865.7-11865.20|Vortex_axi_nofpu.v:11865.3-11872.6" *) _027_ : ready_table_x;
  assign _002_ = allocate_fire ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:11865.7-11865.20|Vortex_axi_nofpu.v:11865.3-11872.6" *) _026_ : valid_table_x;
  assign _000_ = dequeue_fire ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:11859.7-11859.19|Vortex_axi_nofpu.v:11859.3-11864.6" *) dequeue_id_x : 2'hx;
  assign _001_ = dequeue_fire ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:11859.7-11859.19|Vortex_axi_nofpu.v:11859.3-11864.6" *) dequeue_val_x : 1'hx;
  assign ready_table_x = lookup_replay ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:11820.7-11820.20|Vortex_axi_nofpu.v:11820.3-11822.49" *) _030_ : ready_table;
  assign valid_table_x = dequeue_fire ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:11817.7-11817.19|Vortex_axi_nofpu.v:11817.3-11819.34" *) _025_ : valid_table;
  assign lookup_match = | (* src = "Vortex_axi_nofpu.v:11950.24-11950.72" *) _014_;
  assign _031_ = $signed(_016_) < 0 ? 1'h1 << - _016_ : 1'h1 >> _016_;
  assign _032_ = $signed(_016_) < 0 ? 1'h0 << - _016_ : 1'h0 >> _016_;
  assign _034_ = $signed(_017_) < 0 ? 1'h1 << - _017_ : 1'h1 >> _017_;
  assign _033_ = $signed(_017_) < 0 ? 1'h1 << - _017_ : 1'h1 >> _017_;
  assign _035_ = $signed(_017_) < 0 ? 1'h0 << - _017_ : 1'h0 >> _017_;
  assign _036_ = $signed(_018_) < 0 ? 25'h1ffffff << - _018_ : 25'h1ffffff >> _018_;
  assign _037_ = $signed(_018_) < 0 ? _009_ << - _018_ : _009_ >> _018_;
  assign _038_ = $signed(_019_) < 0 ? 1'h1 << - _019_ : 1'h1 >> _019_;
  assign _039_ = $signed(_019_) < 0 ? 1'h0 << - _019_ : 1'h0 >> _019_;
  wire [99:0] _106_ = addr_table;
  assign fill_addr = _106_[$signed(_004_) +: 25];
  wire [99:0] _107_ = addr_table;
  assign dequeue_addr = _107_[$signed(_005_) +: 25];
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:11841.26-11845.3" *)
  \$paramod\VX_lzc\N=s32'00000000000000000000000000000100  allocate_sel (
    .cnt_o(allocate_id_n),
    .in_i(_024_),
    .valid_o(allocate_rdy_n)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:11830.26-11834.3" *)
  \$paramod\VX_lzc\N=s32'00000000000000000000000000000100  dequeue_sel (
    .cnt_o(dequeue_id_x),
    .in_i(_012_),
    .valid_o(dequeue_val_x)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:11920.4-11927.3" *)
  \$paramod$c9ba42512d5917aa3d07ed6727ad1108d63d8caa\VX_dp_ram  entries (
    .clk(clk),
    .raddr(dequeue_id),
    .rdata(dequeue_data),
    .waddr(allocate_id),
    .wdata(allocate_data),
    .wren(allocate_valid)
  );
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_fifo_queue" *)
(* src = "Vortex_axi_nofpu.v:9068.1-9403.10" *)
module \$paramod$3ea9566a12d160f8bc6989dcc47488422d726c1f\VX_fifo_queue (clk, reset, push, pop, data_in, data_out, empty, alm_empty, full, alm_full, size);
  (* src = "Vortex_axi_nofpu.v:9379.6-9386.23" *)
  wire [68:0] _00_;
  (* src = "Vortex_axi_nofpu.v:9246.17-9246.95" *)
  wire [1:0] _01_;
  (* src = "Vortex_axi_nofpu.v:9351.21-9351.57" *)
  wire [1:0] _02_;
  (* src = "Vortex_axi_nofpu.v:9358.24-9358.60" *)
  wire [1:0] _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  (* src = "Vortex_axi_nofpu.v:9218.13-9218.56" *)
  wire _14_;
  (* src = "Vortex_axi_nofpu.v:9221.13-9221.55" *)
  wire _15_;
  (* src = "Vortex_axi_nofpu.v:9234.11-9234.53" *)
  wire _16_;
  (* src = "Vortex_axi_nofpu.v:9381.32-9381.76" *)
  wire _17_;
  (* src = "Vortex_axi_nofpu.v:9381.11-9381.78" *)
  wire _18_;
  (* src = "Vortex_axi_nofpu.v:9381.20-9381.77" *)
  wire _19_;
  wire [68:0] _20_;
  wire _21_;
  wire _22_;
  wire _23_;
  wire _24_;
  wire _25_;
  wire _26_;
  wire _27_;
  wire _28_;
  wire _29_;
  wire _30_;
  wire _31_;
  wire _32_;
  wire _33_;
  wire _34_;
  wire _35_;
  wire _36_;
  wire _37_;
  (* src = "Vortex_axi_nofpu.v:9246.57-9246.93" *)
  wire [1:0] _38_;
  (* src = "Vortex_axi_nofpu.v:9112.14-9112.23" *)
  output alm_empty;
  reg alm_empty;
  (* src = "Vortex_axi_nofpu.v:9116.14-9116.22" *)
  output alm_full;
  reg alm_full;
  (* src = "Vortex_axi_nofpu.v:9098.13-9098.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_nofpu.v:9106.27-9106.34" *)
  input [68:0] data_in;
  wire [68:0] data_in;
  (* src = "Vortex_axi_nofpu.v:9108.28-9108.36" *)
  output [68:0] data_out;
  reg [68:0] data_out;
  (* src = "Vortex_axi_nofpu.v:9110.14-9110.19" *)
  output empty;
  reg empty;
  (* src = "Vortex_axi_nofpu.v:9114.14-9114.18" *)
  output full;
  reg full;
  (* src = "Vortex_axi_nofpu.v:9327.25-9327.29" *)
  wire [68:0] \genblk1.genblk1.genblk1.dout ;
  (* src = "Vortex_axi_nofpu.v:9335.24-9335.34" *)
  reg [1:0] \genblk1.genblk1.genblk1.rd_ptr_n_r ;
  (* src = "Vortex_axi_nofpu.v:9333.24-9333.32" *)
  reg [1:0] \genblk1.genblk1.genblk1.rd_ptr_r ;
  (* src = "Vortex_axi_nofpu.v:9331.24-9331.32" *)
  reg [1:0] \genblk1.genblk1.genblk1.wr_ptr_r ;
  (* src = "Vortex_axi_nofpu.v:9189.22-9189.28" *)
  reg [1:0] \genblk1.used_r ;
  (* src = "Vortex_axi_nofpu.v:9104.13-9104.16" *)
  input pop;
  wire pop;
  (* src = "Vortex_axi_nofpu.v:9102.13-9102.17" *)
  input push;
  wire push;
  (* src = "Vortex_axi_nofpu.v:9100.13-9100.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_nofpu.v:9118.28-9118.32" *)
  output [2:0] size;
  wire [2:0] size;
  assign _01_ = \genblk1.used_r  + (* src = "Vortex_axi_nofpu.v:9246.17-9246.95" *) _38_;
  assign _02_ = \genblk1.genblk1.genblk1.wr_ptr_r  + (* src = "Vortex_axi_nofpu.v:9351.21-9351.57" *) 2'h1;
  assign _03_ = \genblk1.genblk1.genblk1.rd_ptr_r  + (* src = "Vortex_axi_nofpu.v:9358.24-9358.60" *) 2'h2;
  (* src = "Vortex_axi_nofpu.v:9191.4-9250.8" *)
  always @(posedge clk)
    if (reset) alm_full <= 1'h0;
    else if (_11_) alm_full <= _37_;
  (* src = "Vortex_axi_nofpu.v:9191.4-9250.8" *)
  always @(posedge clk)
    if (reset) full <= 1'h0;
    else if (_12_) full <= _33_;
  (* src = "Vortex_axi_nofpu.v:9191.4-9250.8" *)
  always @(posedge clk)
    if (reset) alm_empty <= 1'h1;
    else if (_11_) alm_empty <= _29_;
  (* src = "Vortex_axi_nofpu.v:9191.4-9250.8" *)
  always @(posedge clk)
    if (reset) empty <= 1'h1;
    else if (_13_) empty <= _24_;
  (* src = "Vortex_axi_nofpu.v:9379.6-9386.23" *)
  always @(posedge clk)
    if (_10_) data_out <= _00_;
  (* src = "Vortex_axi_nofpu.v:9337.6-9363.10" *)
  always @(posedge clk)
    if (reset) \genblk1.genblk1.genblk1.rd_ptr_n_r  <= 2'h1;
    else if (pop) \genblk1.genblk1.genblk1.rd_ptr_n_r  <= _03_;
  (* src = "Vortex_axi_nofpu.v:9337.6-9363.10" *)
  always @(posedge clk)
    if (reset) \genblk1.genblk1.genblk1.wr_ptr_r  <= 2'h0;
    else if (push) \genblk1.genblk1.genblk1.wr_ptr_r  <= _02_;
  (* src = "Vortex_axi_nofpu.v:9337.6-9363.10" *)
  always @(posedge clk)
    if (reset) \genblk1.genblk1.genblk1.rd_ptr_r  <= 2'h0;
    else if (pop) \genblk1.genblk1.genblk1.rd_ptr_r  <= \genblk1.genblk1.genblk1.rd_ptr_n_r ;
  (* src = "Vortex_axi_nofpu.v:9191.4-9250.8" *)
  always @(posedge clk)
    if (reset) \genblk1.used_r  <= 2'h0;
    else \genblk1.used_r  <= _01_;
  assign _04_ = { pop, push, _14_ } != 3'h2;
  assign _05_ = { pop, push, _16_ } != 3'h4;
  assign _06_ = | { pop, push };
  assign _07_ = { pop, push } != 2'h3;
  assign _08_ = { pop, push, _15_ } != 3'h2;
  assign _09_ = { pop, push, _14_ } != 3'h4;
  assign _10_ = | { pop, _18_ };
  assign _11_ = & { _06_, _07_, _05_, _04_ };
  assign _12_ = & { _06_, _08_, _07_ };
  assign _13_ = & { _06_, _09_, _07_ };
  assign _15_ = \genblk1.used_r  == (* src = "Vortex_axi_nofpu.v:9221.13-9221.55" *) 2'h3;
  assign _16_ = \genblk1.used_r  == (* src = "Vortex_axi_nofpu.v:9240.11-9240.58" *) 2'h2;
  assign _14_ = \genblk1.used_r  == (* src = "Vortex_axi_nofpu.v:9381.33-9381.68" *) 2'h1;
  assign _17_ = _14_ && (* src = "Vortex_axi_nofpu.v:9381.32-9381.76" *) pop;
  assign _18_ = push && (* src = "Vortex_axi_nofpu.v:9381.11-9381.78" *) _19_;
  assign _19_ = empty || (* src = "Vortex_axi_nofpu.v:9381.20-9381.77" *) _17_;
  assign _20_ = pop ? (* src = "Vortex_axi_nofpu.v:9384.16-9384.19|Vortex_axi_nofpu.v:9384.12-9386.23" *) \genblk1.genblk1.genblk1.dout  : 69'hxxxxxxxxxxxxxxxxxx;
  assign _00_ = _18_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9381.11-9381.78|Vortex_axi_nofpu.v:9381.7-9386.23" *) data_in : _20_;
  assign _21_ = _14_ ? (* src = "Vortex_axi_nofpu.v:9237.11-9237.46|Vortex_axi_nofpu.v:9237.7-9239.21" *) 1'h1 : 1'hx;
  assign _22_ = pop ? (* src = "Vortex_axi_nofpu.v:9230.15-9230.18|Vortex_axi_nofpu.v:9230.11-9243.9" *) _21_ : 1'hx;
  assign _23_ = pop ? (* src = "Vortex_axi_nofpu.v:9214.12-9214.16|Vortex_axi_nofpu.v:9214.8-9227.11" *) 1'hx : 1'h0;
  assign _24_ = push ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9211.10-9211.14|Vortex_axi_nofpu.v:9211.6-9243.9" *) _23_ : _22_;
  assign _25_ = _16_ ? (* src = "Vortex_axi_nofpu.v:9240.11-9240.58|Vortex_axi_nofpu.v:9240.7-9242.25" *) 1'h1 : 1'hx;
  assign _26_ = pop ? (* src = "Vortex_axi_nofpu.v:9230.15-9230.18|Vortex_axi_nofpu.v:9230.11-9243.9" *) _25_ : 1'hx;
  assign _27_ = _14_ ? (* src = "Vortex_axi_nofpu.v:9218.13-9218.56|Vortex_axi_nofpu.v:9218.9-9220.27" *) 1'h0 : 1'hx;
  assign _28_ = pop ? (* src = "Vortex_axi_nofpu.v:9214.12-9214.16|Vortex_axi_nofpu.v:9214.8-9227.11" *) 1'hx : _27_;
  assign _29_ = push ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9211.10-9211.14|Vortex_axi_nofpu.v:9211.6-9243.9" *) _28_ : _26_;
  assign _30_ = pop ? (* src = "Vortex_axi_nofpu.v:9230.15-9230.18|Vortex_axi_nofpu.v:9230.11-9243.9" *) 1'h0 : 1'hx;
  assign _31_ = _15_ ? (* src = "Vortex_axi_nofpu.v:9221.13-9221.55|Vortex_axi_nofpu.v:9221.9-9223.22" *) 1'h1 : 1'hx;
  assign _32_ = pop ? (* src = "Vortex_axi_nofpu.v:9214.12-9214.16|Vortex_axi_nofpu.v:9214.8-9227.11" *) 1'hx : _31_;
  assign _33_ = push ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9211.10-9211.14|Vortex_axi_nofpu.v:9211.6-9243.9" *) _32_ : _30_;
  assign _34_ = _16_ ? (* src = "Vortex_axi_nofpu.v:9234.11-9234.53|Vortex_axi_nofpu.v:9234.7-9236.24" *) 1'h0 : 1'hx;
  assign _35_ = pop ? (* src = "Vortex_axi_nofpu.v:9230.15-9230.18|Vortex_axi_nofpu.v:9230.11-9243.9" *) _34_ : 1'hx;
  assign _36_ = pop ? (* src = "Vortex_axi_nofpu.v:9214.12-9214.16|Vortex_axi_nofpu.v:9214.8-9227.11" *) 1'hx : _21_;
  assign _37_ = push ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9211.10-9211.14|Vortex_axi_nofpu.v:9211.6-9243.9" *) _36_ : _35_;
  assign _38_ = { 1'h0, push } - (* src = "Vortex_axi_nofpu.v:9246.57-9246.93" *) { 1'h0, pop };
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:9370.8-9377.7" *)
  \$paramod$e7509bf8a3a761679c91b26eb8485a4d904ea1dd\VX_dp_ram  \genblk1.genblk1.genblk1.dp_ram  (
    .clk(clk),
    .raddr(\genblk1.genblk1.genblk1.rd_ptr_n_r ),
    .rdata(\genblk1.genblk1.genblk1.dout ),
    .waddr(\genblk1.genblk1.genblk1.wr_ptr_r ),
    .wdata(data_in),
    .wren(push)
  );
  assign size = { full, \genblk1.used_r  };
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_skid_buffer" *)
(* src = "Vortex_axi_nofpu.v:10980.1-11158.10" *)
module \$paramod$3ff52104c460a2cbf5cd9a1745f24727acfce1e3\VX_skid_buffer (clk, reset, valid_in, ready_in, data_in, data_out, ready_out, valid_out);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  (* src = "Vortex_axi_nofpu.v:11138.31-11138.41" *)
  wire _10_;
  (* src = "Vortex_axi_nofpu.v:11138.19-11138.42" *)
  wire _11_;
  (* src = "Vortex_axi_nofpu.v:10999.13-10999.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_nofpu.v:11007.27-11007.34" *)
  input [112:0] data_in;
  wire [112:0] data_in;
  (* src = "Vortex_axi_nofpu.v:11009.28-11009.36" *)
  output [112:0] data_out;
  wire [112:0] data_out;
  (* src = "Vortex_axi_nofpu.v:11106.10-11106.13" *)
  wire \genblk1.genblk1.genblk1.pop ;
  (* src = "Vortex_axi_nofpu.v:11104.10-11104.14" *)
  wire \genblk1.genblk1.genblk1.push ;
  (* src = "Vortex_axi_nofpu.v:11102.9-11102.17" *)
  reg \genblk1.genblk1.genblk1.rd_ptr_r ;
  (* src = "Vortex_axi_nofpu.v:11098.23-11098.32" *)
  reg [112:0] \genblk1.genblk1.genblk1.shift_reg[0] ;
  (* src = "Vortex_axi_nofpu.v:11098.23-11098.32" *)
  reg [112:0] \genblk1.genblk1.genblk1.shift_reg[1] ;
  (* src = "Vortex_axi_nofpu.v:11005.14-11005.22" *)
  output ready_in;
  reg ready_in;
  (* src = "Vortex_axi_nofpu.v:11011.13-11011.22" *)
  input ready_out;
  wire ready_out;
  (* src = "Vortex_axi_nofpu.v:11001.13-11001.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_nofpu.v:11003.13-11003.21" *)
  input valid_in;
  wire valid_in;
  (* src = "Vortex_axi_nofpu.v:11013.14-11013.23" *)
  output valid_out;
  reg valid_out;
  (* src = "Vortex_axi_nofpu.v:11141.5-11148.9" *)
  always @(posedge clk)
    if (\genblk1.genblk1.genblk1.push ) \genblk1.genblk1.genblk1.shift_reg[0]  <= data_in;
  (* src = "Vortex_axi_nofpu.v:11141.5-11148.9" *)
  always @(posedge clk)
    if (\genblk1.genblk1.genblk1.push ) \genblk1.genblk1.genblk1.shift_reg[1]  <= \genblk1.genblk1.genblk1.shift_reg[0] ;
  (* src = "Vortex_axi_nofpu.v:11108.5-11139.9" *)
  always @(posedge clk)
    if (reset) valid_out <= 1'h0;
    else if (_02_) valid_out <= _09_;
  (* src = "Vortex_axi_nofpu.v:11108.5-11139.9" *)
  always @(posedge clk)
    if (reset) ready_in <= 1'h1;
    else if (_02_) ready_in <= _06_;
  (* src = "Vortex_axi_nofpu.v:11108.5-11139.9" *)
  always @(posedge clk)
    if (reset) \genblk1.genblk1.genblk1.rd_ptr_r  <= 1'h1;
    else \genblk1.genblk1.genblk1.rd_ptr_r  <= _11_;
  assign _00_ = | { \genblk1.genblk1.genblk1.push , \genblk1.genblk1.genblk1.pop  };
  assign _01_ = { \genblk1.genblk1.genblk1.push , \genblk1.genblk1.genblk1.pop  } != 2'h3;
  assign _02_ = & { _00_, _01_ };
  assign \genblk1.genblk1.genblk1.push  = valid_in && (* src = "Vortex_axi_nofpu.v:11104.17-11104.37" *) ready_in;
  assign \genblk1.genblk1.genblk1.pop  = valid_out && (* src = "Vortex_axi_nofpu.v:11106.16-11106.40" *) ready_out;
  function [112:0] _22_;
    input [112:0] a;
    input [225:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _22_ = b[112:0];
      2'b1?:
        _22_ = b[225:113];
      default:
        _22_ = a;
    endcase
  endfunction
  assign data_out = _22_(113'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, { \genblk1.genblk1.genblk1.shift_reg[0] , \genblk1.genblk1.genblk1.shift_reg[1]  }, { _03_, \genblk1.genblk1.genblk1.rd_ptr_r  });
  assign _03_ = ~ (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) \genblk1.genblk1.genblk1.rd_ptr_r ;
  assign _04_ = \genblk1.genblk1.genblk1.pop  ? (* src = "Vortex_axi_nofpu.v:11131.16-11131.19|Vortex_axi_nofpu.v:11131.12-11136.10" *) 1'h1 : 1'hx;
  assign _05_ = \genblk1.genblk1.genblk1.pop  ? (* src = "Vortex_axi_nofpu.v:11123.13-11123.17|Vortex_axi_nofpu.v:11123.9-11128.12" *) 1'hx : \genblk1.genblk1.genblk1.rd_ptr_r ;
  assign _06_ = \genblk1.genblk1.genblk1.push  ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:11120.11-11120.15|Vortex_axi_nofpu.v:11120.7-11136.10" *) _05_ : _04_;
  assign _07_ = \genblk1.genblk1.genblk1.pop  ? (* src = "Vortex_axi_nofpu.v:11131.16-11131.19|Vortex_axi_nofpu.v:11131.12-11136.10" *) \genblk1.genblk1.genblk1.rd_ptr_r  : 1'hx;
  assign _08_ = \genblk1.genblk1.genblk1.pop  ? (* src = "Vortex_axi_nofpu.v:11123.13-11123.17|Vortex_axi_nofpu.v:11123.9-11128.12" *) 1'hx : 1'h1;
  assign _09_ = \genblk1.genblk1.genblk1.push  ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:11120.11-11120.15|Vortex_axi_nofpu.v:11120.7-11136.10" *) _08_ : _07_;
  assign _10_ = \genblk1.genblk1.genblk1.push  ^ (* src = "Vortex_axi_nofpu.v:11138.31-11138.41" *) \genblk1.genblk1.genblk1.pop ;
  assign _11_ = \genblk1.genblk1.genblk1.rd_ptr_r  ^ (* src = "Vortex_axi_nofpu.v:11138.19-11138.42" *) _10_;
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_axi_adapter" *)
(* src = "Vortex_axi_nofpu.v:7882.1-8151.10" *)
module \$paramod$40d2b68d585c16a6db20e2a5fd1af9d7fe51f9d8\VX_axi_adapter (clk, reset, mem_req_valid, mem_req_rw, mem_req_byteen, mem_req_addr, mem_req_data, mem_req_tag, mem_rsp_ready, mem_rsp_valid, mem_rsp_data, mem_rsp_tag, mem_req_ready, m_axi_awid, m_axi_awaddr, m_axi_awlen, m_axi_awsize, m_axi_awburst, m_axi_awlock, m_axi_awcache, m_axi_awprot
, m_axi_awqos, m_axi_awvalid, m_axi_awready, m_axi_wdata, m_axi_wstrb, m_axi_wlast, m_axi_wvalid, m_axi_wready, m_axi_bid, m_axi_bresp, m_axi_bvalid, m_axi_bready, m_axi_arid, m_axi_araddr, m_axi_arlen, m_axi_arsize, m_axi_arburst, m_axi_arlock, m_axi_arcache, m_axi_arprot, m_axi_arqos
, m_axi_arvalid, m_axi_arready, m_axi_rid, m_axi_rdata, m_axi_rresp, m_axi_rlast, m_axi_rvalid, m_axi_rready);
  wire _00_;
  (* src = "Vortex_axi_nofpu.v:8077.20-8077.50" *)
  wire _01_;
  (* src = "Vortex_axi_nofpu.v:8079.19-8079.47" *)
  wire _02_;
  (* src = "Vortex_axi_nofpu.v:8084.26-8084.53" *)
  wire _03_;
  (* src = "Vortex_axi_nofpu.v:8084.58-8084.70" *)
  wire _04_;
  (* src = "Vortex_axi_nofpu.v:8112.57-8112.68" *)
  wire _05_;
  (* src = "Vortex_axi_nofpu.v:8122.42-8122.53" *)
  wire _06_;
  (* src = "Vortex_axi_nofpu.v:8082.26-8082.54" *)
  wire _07_;
  (* src = "Vortex_axi_nofpu.v:8082.60-8082.86" *)
  wire _08_;
  (* src = "Vortex_axi_nofpu.v:8053.6-8053.17" *)
  reg awvalid_ack;
  (* src = "Vortex_axi_nofpu.v:8082.7-8082.22" *)
  wire axi_write_ready;
  (* src = "Vortex_axi_nofpu.v:7951.13-7951.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_nofpu.v:8019.37-8019.49" *)
  output [31:0] m_axi_araddr;
  wire [31:0] m_axi_araddr;
  (* src = "Vortex_axi_nofpu.v:8025.20-8025.33" *)
  output [1:0] m_axi_arburst;
  wire [1:0] m_axi_arburst;
  (* src = "Vortex_axi_nofpu.v:8029.20-8029.33" *)
  output [3:0] m_axi_arcache;
  wire [3:0] m_axi_arcache;
  (* src = "Vortex_axi_nofpu.v:8017.36-8017.46" *)
  output [53:0] m_axi_arid;
  wire [53:0] m_axi_arid;
  (* src = "Vortex_axi_nofpu.v:8021.20-8021.31" *)
  output [7:0] m_axi_arlen;
  wire [7:0] m_axi_arlen;
  (* src = "Vortex_axi_nofpu.v:8027.14-8027.26" *)
  output m_axi_arlock;
  wire m_axi_arlock;
  (* src = "Vortex_axi_nofpu.v:8031.20-8031.32" *)
  output [2:0] m_axi_arprot;
  wire [2:0] m_axi_arprot;
  (* src = "Vortex_axi_nofpu.v:8033.20-8033.31" *)
  output [3:0] m_axi_arqos;
  wire [3:0] m_axi_arqos;
  (* src = "Vortex_axi_nofpu.v:8037.13-8037.26" *)
  input m_axi_arready;
  wire m_axi_arready;
  (* src = "Vortex_axi_nofpu.v:8023.20-8023.32" *)
  output [2:0] m_axi_arsize;
  wire [2:0] m_axi_arsize;
  (* src = "Vortex_axi_nofpu.v:8035.14-8035.27" *)
  output m_axi_arvalid;
  wire m_axi_arvalid;
  (* src = "Vortex_axi_nofpu.v:7979.37-7979.49" *)
  output [31:0] m_axi_awaddr;
  wire [31:0] m_axi_awaddr;
  (* src = "Vortex_axi_nofpu.v:7985.20-7985.33" *)
  output [1:0] m_axi_awburst;
  wire [1:0] m_axi_awburst;
  (* src = "Vortex_axi_nofpu.v:7989.20-7989.33" *)
  output [3:0] m_axi_awcache;
  wire [3:0] m_axi_awcache;
  (* src = "Vortex_axi_nofpu.v:7977.36-7977.46" *)
  output [53:0] m_axi_awid;
  wire [53:0] m_axi_awid;
  (* src = "Vortex_axi_nofpu.v:7981.20-7981.31" *)
  output [7:0] m_axi_awlen;
  wire [7:0] m_axi_awlen;
  (* src = "Vortex_axi_nofpu.v:7987.14-7987.26" *)
  output m_axi_awlock;
  wire m_axi_awlock;
  (* src = "Vortex_axi_nofpu.v:7991.20-7991.32" *)
  output [2:0] m_axi_awprot;
  wire [2:0] m_axi_awprot;
  (* src = "Vortex_axi_nofpu.v:7993.20-7993.31" *)
  output [3:0] m_axi_awqos;
  wire [3:0] m_axi_awqos;
  (* src = "Vortex_axi_nofpu.v:7997.13-7997.26" *)
  input m_axi_awready;
  wire m_axi_awready;
  (* src = "Vortex_axi_nofpu.v:7983.20-7983.32" *)
  output [2:0] m_axi_awsize;
  wire [2:0] m_axi_awsize;
  (* src = "Vortex_axi_nofpu.v:7995.14-7995.27" *)
  output m_axi_awvalid;
  wire m_axi_awvalid;
  (* src = "Vortex_axi_nofpu.v:8009.35-8009.44" *)
  input [53:0] m_axi_bid;
  wire [53:0] m_axi_bid;
  (* src = "Vortex_axi_nofpu.v:8015.14-8015.26" *)
  output m_axi_bready;
  wire m_axi_bready;
  (* src = "Vortex_axi_nofpu.v:8011.19-8011.30" *)
  input [1:0] m_axi_bresp;
  wire [1:0] m_axi_bresp;
  (* src = "Vortex_axi_nofpu.v:8013.13-8013.25" *)
  input m_axi_bvalid;
  wire m_axi_bvalid;
  (* src = "Vortex_axi_nofpu.v:8041.36-8041.47" *)
  input [511:0] m_axi_rdata;
  wire [511:0] m_axi_rdata;
  (* src = "Vortex_axi_nofpu.v:8039.35-8039.44" *)
  input [53:0] m_axi_rid;
  wire [53:0] m_axi_rid;
  (* src = "Vortex_axi_nofpu.v:8045.13-8045.24" *)
  input m_axi_rlast;
  wire m_axi_rlast;
  (* src = "Vortex_axi_nofpu.v:8049.14-8049.26" *)
  output m_axi_rready;
  wire m_axi_rready;
  (* src = "Vortex_axi_nofpu.v:8043.19-8043.30" *)
  input [1:0] m_axi_rresp;
  wire [1:0] m_axi_rresp;
  (* src = "Vortex_axi_nofpu.v:8047.13-8047.25" *)
  input m_axi_rvalid;
  wire m_axi_rvalid;
  (* src = "Vortex_axi_nofpu.v:7999.37-7999.48" *)
  output [511:0] m_axi_wdata;
  wire [511:0] m_axi_wdata;
  (* src = "Vortex_axi_nofpu.v:8003.14-8003.25" *)
  output m_axi_wlast;
  wire m_axi_wlast;
  (* src = "Vortex_axi_nofpu.v:8007.13-8007.25" *)
  input m_axi_wready;
  wire m_axi_wready;
  (* src = "Vortex_axi_nofpu.v:8001.39-8001.50" *)
  output [63:0] m_axi_wstrb;
  wire [63:0] m_axi_wstrb;
  (* src = "Vortex_axi_nofpu.v:8005.14-8005.26" *)
  output m_axi_wvalid;
  wire m_axi_wvalid;
  (* src = "Vortex_axi_nofpu.v:7961.35-7961.47" *)
  input [25:0] mem_req_addr;
  wire [25:0] mem_req_addr;
  (* src = "Vortex_axi_nofpu.v:7959.37-7959.51" *)
  input [63:0] mem_req_byteen;
  wire [63:0] mem_req_byteen;
  (* src = "Vortex_axi_nofpu.v:7963.35-7963.47" *)
  input [511:0] mem_req_data;
  wire [511:0] mem_req_data;
  (* src = "Vortex_axi_nofpu.v:8057.7-8057.19" *)
  wire mem_req_fire;
  (* src = "Vortex_axi_nofpu.v:7975.14-7975.27" *)
  output mem_req_ready;
  wire mem_req_ready;
  (* src = "Vortex_axi_nofpu.v:7957.13-7957.23" *)
  input mem_req_rw;
  wire mem_req_rw;
  (* src = "Vortex_axi_nofpu.v:7965.34-7965.45" *)
  input [53:0] mem_req_tag;
  wire [53:0] mem_req_tag;
  (* src = "Vortex_axi_nofpu.v:7955.13-7955.26" *)
  input mem_req_valid;
  wire mem_req_valid;
  (* src = "Vortex_axi_nofpu.v:7971.36-7971.48" *)
  output [511:0] mem_rsp_data;
  wire [511:0] mem_rsp_data;
  (* src = "Vortex_axi_nofpu.v:7967.13-7967.26" *)
  input mem_rsp_ready;
  wire mem_rsp_ready;
  (* src = "Vortex_axi_nofpu.v:7973.35-7973.46" *)
  output [53:0] mem_rsp_tag;
  wire [53:0] mem_rsp_tag;
  (* src = "Vortex_axi_nofpu.v:7969.14-7969.27" *)
  output mem_rsp_valid;
  wire mem_rsp_valid;
  (* src = "Vortex_axi_nofpu.v:7953.13-7953.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_nofpu.v:8055.6-8055.16" *)
  reg wvalid_ack;
  (* src = "Vortex_axi_nofpu.v:8059.2-8080.7" *)
  always @(posedge clk)
    if (_00_) wvalid_ack <= 1'h0;
    else wvalid_ack <= _02_;
  (* src = "Vortex_axi_nofpu.v:8059.2-8080.7" *)
  always @(posedge clk)
    if (_00_) awvalid_ack <= 1'h0;
    else awvalid_ack <= _01_;
  assign _00_ = | { mem_req_fire, reset };
  assign mem_req_fire = mem_req_valid && (* src = "Vortex_axi_nofpu.v:8057.22-8057.52" *) mem_req_ready;
  assign _01_ = m_axi_awvalid && (* src = "Vortex_axi_nofpu.v:8077.20-8077.50" *) m_axi_awready;
  assign _02_ = m_axi_wvalid && (* src = "Vortex_axi_nofpu.v:8079.19-8079.47" *) m_axi_wready;
  assign axi_write_ready = _07_ && (* src = "Vortex_axi_nofpu.v:8082.25-8082.87" *) _08_;
  assign m_axi_awvalid = _03_ && (* src = "Vortex_axi_nofpu.v:8084.25-8084.70" *) _04_;
  assign _03_ = mem_req_valid && (* src = "Vortex_axi_nofpu.v:8112.25-8112.52" *) mem_req_rw;
  assign m_axi_wvalid = _03_ && (* src = "Vortex_axi_nofpu.v:8112.24-8112.68" *) _05_;
  assign m_axi_arvalid = mem_req_valid && (* src = "Vortex_axi_nofpu.v:8122.25-8122.53" *) _06_;
  assign _04_ = ! (* src = "Vortex_axi_nofpu.v:8084.58-8084.70" *) awvalid_ack;
  assign _05_ = ! (* src = "Vortex_axi_nofpu.v:8112.57-8112.68" *) wvalid_ack;
  assign _06_ = ! (* src = "Vortex_axi_nofpu.v:8122.42-8122.53" *) mem_req_rw;
  assign _07_ = m_axi_awready || (* src = "Vortex_axi_nofpu.v:8082.26-8082.54" *) awvalid_ack;
  assign _08_ = m_axi_wready || (* src = "Vortex_axi_nofpu.v:8082.60-8082.86" *) wvalid_ack;
  assign mem_req_ready = mem_req_rw ? (* src = "Vortex_axi_nofpu.v:8150.26-8150.70" *) axi_write_ready : m_axi_arready;
  assign m_axi_araddr = { mem_req_addr, 6'h00 };
  assign m_axi_arburst = 2'h0;
  assign m_axi_arcache = 4'h0;
  assign m_axi_arid = mem_req_tag;
  assign m_axi_arlen = 8'h00;
  assign m_axi_arlock = 1'h0;
  assign m_axi_arprot = 3'h0;
  assign m_axi_arqos = 4'h0;
  assign m_axi_arsize = 3'h6;
  assign m_axi_awaddr = { mem_req_addr, 6'h00 };
  assign m_axi_awburst = 2'h0;
  assign m_axi_awcache = 4'h0;
  assign m_axi_awid = mem_req_tag;
  assign m_axi_awlen = 8'h00;
  assign m_axi_awlock = 1'h0;
  assign m_axi_awprot = 3'h0;
  assign m_axi_awqos = 4'h0;
  assign m_axi_awsize = 3'h6;
  assign m_axi_bready = 1'h1;
  assign m_axi_rready = mem_rsp_ready;
  assign m_axi_wdata = mem_req_data;
  assign m_axi_wlast = 1'h1;
  assign m_axi_wstrb = mem_req_byteen;
  assign mem_rsp_data = m_axi_rdata;
  assign mem_rsp_tag = m_axi_rid;
  assign mem_rsp_valid = m_axi_rvalid;
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_data_access" *)
(* src = "Vortex_axi_nofpu.v:12000.1-12162.10" *)
module \$paramod$42ed52709f209bc34f63b7f460e4f965099e9df6\VX_data_access (clk, reset, req_id, stall, read, fill, write, addr, wsel, pmask, byteen, fill_data, write_data, read_data);
  (* src = "Vortex_axi_nofpu.v:12107.6-12114.9" *)
  wire [63:0] _00_;
  (* src = "Vortex_axi_nofpu.v:12107.6-12114.9" *)
  wire [63:0] _01_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [63:0] _02_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [63:0] _03_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [32:0] _04_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [63:0] _05_;
  (* src = "Vortex_axi_nofpu.v:12049.74-12049.78" *)
  input [24:0] addr;
  wire [24:0] addr;
  (* src = "Vortex_axi_nofpu.v:12055.45-12055.51" *)
  input [3:0] byteen;
  wire [3:0] byteen;
  (* src = "Vortex_axi_nofpu.v:12035.13-12035.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_nofpu.v:12045.13-12045.17" *)
  input fill;
  wire fill;
  (* src = "Vortex_axi_nofpu.v:12057.71-12057.80" *)
  input [511:0] fill_data;
  wire [511:0] fill_data;
  (* src = "Vortex_axi_nofpu.v:12079.61-12079.67" *)
  wire [63:0] \genblk1.genblk1.wren_r ;
  (* src = "Vortex_axi_nofpu.v:12053.31-12053.36" *)
  input pmask;
  wire pmask;
  (* src = "Vortex_axi_nofpu.v:12065.65-12065.70" *)
  wire [511:0] rdata;
  (* src = "Vortex_axi_nofpu.v:12043.13-12043.17" *)
  input read;
  wire read;
  (* src = "Vortex_axi_nofpu.v:12061.52-12061.61" *)
  output [31:0] read_data;
  wire [31:0] read_data;
  (* src = "Vortex_axi_nofpu.v:12039.20-12039.26" *)
  input [43:0] req_id;
  wire [43:0] req_id;
  (* src = "Vortex_axi_nofpu.v:12037.13-12037.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_nofpu.v:12041.13-12041.18" *)
  input stall;
  wire stall;
  (* src = "Vortex_axi_nofpu.v:12067.65-12067.70" *)
  wire [511:0] wdata;
  (* src = "Vortex_axi_nofpu.v:12069.23-12069.27" *)
  wire [63:0] wren;
  (* src = "Vortex_axi_nofpu.v:12047.13-12047.18" *)
  input write;
  wire write;
  (* src = "Vortex_axi_nofpu.v:12059.51-12059.61" *)
  input [31:0] write_data;
  wire [31:0] write_data;
  (* src = "Vortex_axi_nofpu.v:12051.52-12051.56" *)
  input [3:0] wsel;
  wire [3:0] wsel;
  assign _02_ = 4'hf & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) byteen;
  assign _03_ = 64'h0000000000000000 & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _05_;
  assign _04_ = - (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) $signed({ 27'h0000000, wsel, 2'h0 });
  assign _05_ = ~ (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _01_;
  assign \genblk1.genblk1.wren_r  = _03_ | (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _00_;
  assign _01_ = $signed(_04_) < 0 ? 4'hf << - _04_ : 4'hf >> _04_;
  assign _00_ = $signed(_04_) < 0 ? _02_ << - _04_ : _02_ >> _04_;
  wire [511:0] _16_ = rdata;
  assign read_data = _16_[$signed({ 23'h000000, wsel, 5'h00 }) +: 32];
  assign wdata = write ? (* src = "Vortex_axi_nofpu.v:12117.21-12117.48" *) { write_data, write_data, write_data, write_data, write_data, write_data, write_data, write_data, write_data, write_data, write_data, write_data, write_data, write_data, write_data, write_data } : fill_data;
  assign wren = write ? (* src = "Vortex_axi_nofpu.v:12119.20-12119.53" *) \genblk1.genblk1.wren_r  : { fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill };
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:12141.4-12147.3" *)
  \$paramod$81ca6181cb86a556b62374c3fd66285fcd9f0772\VX_sp_ram  data_store (
    .addr(addr[6:0]),
    .clk(clk),
    .rdata(rdata),
    .wdata(wdata),
    .wren(wren)
  );
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_smem_arb" *)
(* src = "Vortex_axi_nofpu.v:752.1-978.10" *)
module \$paramod$432d1bba5ad8f2a3a7ba83ffd4599461eeebdef8\VX_smem_arb (clk, reset, req_valid_in, req_rw_in, req_byteen_in, req_addr_in, req_data_in, req_tag_in, req_ready_in, req_valid_out, req_rw_out, req_byteen_out, req_addr_out, req_data_out, req_tag_out, req_ready_out, rsp_valid_in, rsp_tmask_in, rsp_data_in, rsp_tag_in, rsp_ready_in
, rsp_valid_out, rsp_tmask_out, rsp_data_out, rsp_tag_out, rsp_ready_out);
  (* src = "Vortex_axi_nofpu.v:805.13-805.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_nofpu.v:919.31-919.43" *)
  wire [47:0] \genblk1.genblk3[0].rsp_tag_in_w ;
  (* src = "Vortex_axi_nofpu.v:919.31-919.43" *)
  wire [47:0] \genblk1.genblk3[1].rsp_tag_in_w ;
  (* src = "Vortex_axi_nofpu.v:868.37-868.55" *)
  wire [227:0] \genblk1.req_data_in_merged ;
  (* src = "Vortex_axi_nofpu.v:870.50-870.69" *)
  wire [455:0] \genblk1.req_data_out_merged ;
  (* src = "Vortex_axi_nofpu.v:815.42-815.53" *)
  input [59:0] req_addr_in;
  wire [59:0] req_addr_in;
  (* src = "Vortex_axi_nofpu.v:829.56-829.68" *)
  output [119:0] req_addr_out;
  wire [119:0] req_addr_out;
  (* src = "Vortex_axi_nofpu.v:813.41-813.54" *)
  input [7:0] req_byteen_in;
  wire [7:0] req_byteen_in;
  (* src = "Vortex_axi_nofpu.v:827.55-827.69" *)
  output [15:0] req_byteen_out;
  wire [15:0] req_byteen_out;
  (* src = "Vortex_axi_nofpu.v:817.42-817.53" *)
  input [63:0] req_data_in;
  wire [63:0] req_data_in;
  (* src = "Vortex_axi_nofpu.v:831.56-831.68" *)
  output [127:0] req_data_out;
  wire [127:0] req_data_out;
  (* src = "Vortex_axi_nofpu.v:821.28-821.40" *)
  output [1:0] req_ready_in;
  wire [1:0] req_ready_in;
  (* src = "Vortex_axi_nofpu.v:835.40-835.53" *)
  input [3:0] req_ready_out;
  wire [3:0] req_ready_out;
  (* src = "Vortex_axi_nofpu.v:811.27-811.36" *)
  input [1:0] req_rw_in;
  wire [1:0] req_rw_in;
  (* src = "Vortex_axi_nofpu.v:825.41-825.51" *)
  output [3:0] req_rw_out;
  wire [3:0] req_rw_out;
  (* src = "Vortex_axi_nofpu.v:819.44-819.54" *)
  input [95:0] req_tag_in;
  wire [95:0] req_tag_in;
  (* src = "Vortex_axi_nofpu.v:833.59-833.70" *)
  output [187:0] req_tag_out;
  wire [187:0] req_tag_out;
  (* src = "Vortex_axi_nofpu.v:809.27-809.39" *)
  input [1:0] req_valid_in;
  wire [1:0] req_valid_in;
  (* src = "Vortex_axi_nofpu.v:823.41-823.54" *)
  output [3:0] req_valid_out;
  wire [3:0] req_valid_out;
  (* src = "Vortex_axi_nofpu.v:807.13-807.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_nofpu.v:841.55-841.66" *)
  input [127:0] rsp_data_in;
  wire [127:0] rsp_data_in;
  (* src = "Vortex_axi_nofpu.v:851.43-851.55" *)
  output [63:0] rsp_data_out;
  wire [63:0] rsp_data_out;
  (* src = "Vortex_axi_nofpu.v:845.31-845.43" *)
  output [1:0] rsp_ready_in;
  wire [1:0] rsp_ready_in;
  (* src = "Vortex_axi_nofpu.v:855.13-855.26" *)
  input rsp_ready_out;
  wire rsp_ready_out;
  (* src = "Vortex_axi_nofpu.v:843.48-843.58" *)
  input [93:0] rsp_tag_in;
  wire [93:0] rsp_tag_in;
  (* src = "Vortex_axi_nofpu.v:853.35-853.46" *)
  output [47:0] rsp_tag_out;
  wire [47:0] rsp_tag_out;
  (* src = "Vortex_axi_nofpu.v:839.40-839.52" *)
  input [3:0] rsp_tmask_in;
  wire [3:0] rsp_tmask_in;
  (* src = "Vortex_axi_nofpu.v:849.28-849.41" *)
  output [1:0] rsp_tmask_out;
  wire [1:0] rsp_tmask_out;
  (* src = "Vortex_axi_nofpu.v:837.30-837.42" *)
  input [1:0] rsp_valid_in;
  wire [1:0] rsp_valid_in;
  (* src = "Vortex_axi_nofpu.v:847.14-847.27" *)
  output rsp_valid_out;
  wire rsp_valid_out;
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:884.7-887.6" *)
  \$paramod$6e6a6a12c936bf538983e26c7cb38d5bab45696d\VX_bits_remove  \genblk1.genblk1[0].bits_remove  (
    .data_in(req_tag_in[47:0]),
    .data_out(\genblk1.req_data_in_merged [113:67])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:884.7-887.6" *)
  \$paramod$6e6a6a12c936bf538983e26c7cb38d5bab45696d\VX_bits_remove  \genblk1.genblk1[1].bits_remove  (
    .data_in(req_tag_in[95:48]),
    .data_out(\genblk1.req_data_in_merged [227:181])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:925.7-929.6" *)
  \$paramod$56574c50ad4c7ad0423696182b08afedf1019466\VX_bits_insert  \genblk1.genblk3[0].bits_insert  (
    .data_in(rsp_tag_in[46:0]),
    .data_out(\genblk1.genblk3[0].rsp_tag_in_w ),
    .sel_in(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:925.7-929.6" *)
  \$paramod$56574c50ad4c7ad0423696182b08afedf1019466\VX_bits_insert  \genblk1.genblk3[1].bits_insert  (
    .data_in(rsp_tag_in[93:47]),
    .data_out(\genblk1.genblk3[1].rsp_tag_in_w ),
    .sel_in(1'h1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:897.6-907.5" *)
  \$paramod$31a5bb9329658179ec205142c0db58bbba458539\VX_stream_demux  \genblk1.req_demux  (
    .clk(clk),
    .data_in({ \genblk1.req_data_in_merged [227:181], req_addr_in[59:30], req_rw_in[1], req_byteen_in[7:4], req_data_in[63:32], \genblk1.req_data_in_merged [113:67], req_addr_in[29:0], req_rw_in[0], req_byteen_in[3:0], req_data_in[31:0] }),
    .data_out(\genblk1.req_data_out_merged ),
    .ready_in(req_ready_in),
    .ready_out(req_ready_out),
    .reset(reset),
    .sel_in({ req_tag_in[48], req_tag_in[0] }),
    .valid_in(req_valid_in),
    .valid_out(req_valid_out)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:940.6-949.5" *)
  \$paramod$c23d348937c39739f94da357f4a581706f6f8191\VX_stream_arbiter  \genblk1.rsp_arb  (
    .clk(clk),
    .data_in({ \genblk1.genblk3[1].rsp_tag_in_w , rsp_tmask_in[3:2], rsp_data_in[127:64], \genblk1.genblk3[0].rsp_tag_in_w , rsp_tmask_in[1:0], rsp_data_in[63:0] }),
    .data_out({ rsp_tag_out, rsp_tmask_out, rsp_data_out }),
    .ready_in(rsp_ready_in),
    .ready_out(rsp_ready_out),
    .reset(reset),
    .valid_in(rsp_valid_in),
    .valid_out(rsp_valid_out)
  );
  assign { \genblk1.req_data_in_merged [180:114], \genblk1.req_data_in_merged [66:0] } = { req_addr_in[59:30], req_rw_in[1], req_byteen_in[7:4], req_data_in[63:32], req_addr_in[29:0], req_rw_in[0], req_byteen_in[3:0], req_data_in[31:0] };
  assign req_addr_out = { \genblk1.req_data_out_merged [408:379], \genblk1.req_data_out_merged [294:265], \genblk1.req_data_out_merged [180:151], \genblk1.req_data_out_merged [66:37] };
  assign req_byteen_out = { \genblk1.req_data_out_merged [377:374], \genblk1.req_data_out_merged [263:260], \genblk1.req_data_out_merged [149:146], \genblk1.req_data_out_merged [35:32] };
  assign req_data_out = { \genblk1.req_data_out_merged [373:342], \genblk1.req_data_out_merged [259:228], \genblk1.req_data_out_merged [145:114], \genblk1.req_data_out_merged [31:0] };
  assign req_rw_out = { \genblk1.req_data_out_merged [378], \genblk1.req_data_out_merged [264], \genblk1.req_data_out_merged [150], \genblk1.req_data_out_merged [36] };
  assign req_tag_out = { \genblk1.req_data_out_merged [455:409], \genblk1.req_data_out_merged [341:295], \genblk1.req_data_out_merged [227:181], \genblk1.req_data_out_merged [113:67] };
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_fixed_arbiter" *)
(* src = "Vortex_axi_nofpu.v:10457.1-10506.10" *)
module \$paramod$43dc815766513a81dd400768ab5932ef91bce62c\VX_fixed_arbiter (clk, reset, requests, enable, grant_index, grant_onehot, grant_valid);
  (* src = "Vortex_axi_nofpu.v:10473.13-10473.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_nofpu.v:10479.13-10479.19" *)
  input enable;
  wire enable;
  (* src = "Vortex_axi_nofpu.v:10481.35-10481.46" *)
  output grant_index;
  wire grant_index;
  (* src = "Vortex_axi_nofpu.v:10483.31-10483.43" *)
  output [1:0] grant_onehot;
  wire [1:0] grant_onehot;
  (* src = "Vortex_axi_nofpu.v:10485.14-10485.25" *)
  output grant_valid;
  wire grant_valid;
  (* src = "Vortex_axi_nofpu.v:10477.30-10477.38" *)
  input [1:0] requests;
  wire [1:0] requests;
  (* src = "Vortex_axi_nofpu.v:10475.13-10475.18" *)
  input reset;
  wire reset;
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:10498.40-10503.5" *)
  \$paramod\VX_priority_encoder\N=s32'00000000000000000000000000000010  \genblk1.tid_select  (
    .data_in(requests),
    .index(grant_index),
    .onehot(grant_onehot),
    .valid_out(grant_valid)
  );
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_rr_arbiter" *)
(* src = "Vortex_axi_nofpu.v:6387.1-6710.10" *)
module \$paramod$43dc815766513a81dd400768ab5932ef91bce62c\VX_rr_arbiter (clk, reset, enable, requests, grant_index, grant_onehot, grant_valid);
  wire [1:0] _0_;
  wire _1_;
  (* src = "Vortex_axi_nofpu.v:6405.13-6405.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_nofpu.v:6409.13-6409.19" *)
  input enable;
  wire enable;
  (* src = "Vortex_axi_nofpu.v:6438.29-6438.34" *)
  reg \genblk1.genblk1.state ;
  (* src = "Vortex_axi_nofpu.v:6413.35-6413.46" *)
  output grant_index;
  wire grant_index;
  (* src = "Vortex_axi_nofpu.v:6415.31-6415.43" *)
  output [1:0] grant_onehot;
  wire [1:0] grant_onehot;
  (* src = "Vortex_axi_nofpu.v:6417.14-6417.25" *)
  output grant_valid;
  wire grant_valid;
  (* src = "Vortex_axi_nofpu.v:6411.30-6411.38" *)
  input [1:0] requests;
  wire [1:0] requests;
  (* src = "Vortex_axi_nofpu.v:6407.13-6407.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_nofpu.v:6457.4-6464.29" *)
  always @(posedge clk)
    if (reset) \genblk1.genblk1.state  <= 1'h0;
    else if (enable) \genblk1.genblk1.state  <= grant_index;
  assign grant_index = _1_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:6442.5-6455.12" *) 1'h0 : 1'h1;
  assign _1_ = | (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:6442.5-6455.12" *) _0_;
  assign grant_onehot = _1_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:6442.5-6455.12" *) 2'h1 : 2'h2;
  assign _0_[0] = { \genblk1.genblk1.state , requests } == (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:6442.5-6455.12" *) 3'h1;
  assign _0_[1] = { \genblk1.genblk1.state , requests[0] } == (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:6442.5-6455.12" *) 2'h3;
  assign grant_valid = | (* src = "Vortex_axi_nofpu.v:6470.25-6470.34" *) requests;
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_pipe_register" *)
(* src = "Vortex_axi_nofpu.v:8880.1-8980.10" *)
module \$paramod$48b90739f701a84cb9cbe39750f061cae3369b4d\VX_pipe_register (clk, reset, enable, data_in, data_out);
  (* src = "Vortex_axi_nofpu.v:8894.13-8894.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_nofpu.v:8900.27-8900.34" *)
  input [105:0] data_in;
  wire [105:0] data_in;
  (* src = "Vortex_axi_nofpu.v:8902.28-8902.36" *)
  output [105:0] data_out;
  wire [105:0] data_out;
  (* src = "Vortex_axi_nofpu.v:8898.13-8898.19" *)
  input enable;
  wire enable;
  (* src = "Vortex_axi_nofpu.v:8943.34-8943.41" *)
  reg [104:0] \genblk1.genblk1.genblk1.genblk1.value_d ;
  (* src = "Vortex_axi_nofpu.v:8945.24-8945.31" *)
  reg \genblk1.genblk1.genblk1.genblk1.value_r ;
  (* src = "Vortex_axi_nofpu.v:8896.13-8896.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_nofpu.v:8956.5-8960.50" *)
  always @(posedge clk)
    if (enable) \genblk1.genblk1.genblk1.genblk1.value_d  <= data_in[104:0];
  (* src = "Vortex_axi_nofpu.v:8947.5-8954.52" *)
  always @(posedge clk)
    if (reset) \genblk1.genblk1.genblk1.genblk1.value_r  <= 1'h0;
    else if (enable) \genblk1.genblk1.genblk1.genblk1.value_r  <= data_in[105];
  assign data_out = { \genblk1.genblk1.genblk1.genblk1.value_r , \genblk1.genblk1.genblk1.genblk1.value_d  };
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_skid_buffer" *)
(* src = "Vortex_axi_nofpu.v:10980.1-11158.10" *)
module \$paramod$4f0432a62e85ca8c1c58195fa5145bbd5b834afd\VX_skid_buffer (clk, reset, valid_in, ready_in, data_in, data_out, ready_out, valid_out);
  (* src = "Vortex_axi_nofpu.v:11077.5-11088.8" *)
  wire [564:0] _00_;
  wire _01_;
  wire _02_;
  (* src = "Vortex_axi_nofpu.v:11069.16-11069.39" *)
  wire _03_;
  (* src = "Vortex_axi_nofpu.v:11082.10-11082.28" *)
  wire _04_;
  (* src = "Vortex_axi_nofpu.v:11054.16-11054.28" *)
  wire _05_;
  (* src = "Vortex_axi_nofpu.v:11074.23-11074.45" *)
  wire _06_;
  wire [564:0] _07_;
  (* src = "Vortex_axi_nofpu.v:10999.13-10999.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_nofpu.v:11007.27-11007.34" *)
  input [564:0] data_in;
  wire [564:0] data_in;
  (* src = "Vortex_axi_nofpu.v:11009.28-11009.36" *)
  output [564:0] data_out;
  reg [564:0] data_out;
  (* src = "Vortex_axi_nofpu.v:11046.23-11046.29" *)
  reg [564:0] \genblk1.genblk1.genblk1.buffer ;
  (* src = "Vortex_axi_nofpu.v:11054.10-11054.13" *)
  wire \genblk1.genblk1.genblk1.pop ;
  (* src = "Vortex_axi_nofpu.v:11052.10-11052.14" *)
  wire \genblk1.genblk1.genblk1.push ;
  (* src = "Vortex_axi_nofpu.v:11050.9-11050.19" *)
  reg \genblk1.genblk1.genblk1.use_buffer ;
  (* src = "Vortex_axi_nofpu.v:11005.14-11005.22" *)
  output ready_in;
  wire ready_in;
  (* src = "Vortex_axi_nofpu.v:11011.13-11011.22" *)
  input ready_out;
  wire ready_out;
  (* src = "Vortex_axi_nofpu.v:11001.13-11001.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_nofpu.v:11003.13-11003.21" *)
  input valid_in;
  wire valid_in;
  (* src = "Vortex_axi_nofpu.v:11013.14-11013.23" *)
  output valid_out;
  reg valid_out;
  (* src = "Vortex_axi_nofpu.v:11056.5-11075.9" *)
  always @(posedge clk)
    if (_02_) \genblk1.genblk1.genblk1.use_buffer  <= 1'h0;
    else if (_03_) \genblk1.genblk1.genblk1.use_buffer  <= 1'h1;
  (* src = "Vortex_axi_nofpu.v:11077.5-11088.8" *)
  always @(posedge clk)
    if (_01_) data_out <= _00_;
  (* src = "Vortex_axi_nofpu.v:11077.5-11088.8" *)
  always @(posedge clk)
    if (\genblk1.genblk1.genblk1.push ) \genblk1.genblk1.genblk1.buffer  <= data_in;
  (* src = "Vortex_axi_nofpu.v:11056.5-11075.9" *)
  always @(posedge clk)
    if (reset) valid_out <= 1'h0;
    else if (\genblk1.genblk1.genblk1.pop ) valid_out <= _06_;
  assign _01_ = | { _04_, ready_out };
  assign _02_ = | { ready_out, reset };
  assign \genblk1.genblk1.genblk1.push  = valid_in && (* src = "Vortex_axi_nofpu.v:11052.17-11052.37" *) ready_in;
  assign _03_ = valid_in && (* src = "Vortex_axi_nofpu.v:11069.16-11069.39" *) valid_out;
  assign _04_ = \genblk1.genblk1.genblk1.pop  && (* src = "Vortex_axi_nofpu.v:11082.10-11082.28" *) ready_in;
  assign _05_ = ! (* src = "Vortex_axi_nofpu.v:11054.16-11054.28" *) valid_out;
  assign ready_in = ! (* src = "Vortex_axi_nofpu.v:11090.23-11090.34" *) \genblk1.genblk1.genblk1.use_buffer ;
  assign \genblk1.genblk1.genblk1.pop  = _05_ || (* src = "Vortex_axi_nofpu.v:11054.16-11054.41" *) ready_out;
  assign _06_ = valid_in || (* src = "Vortex_axi_nofpu.v:11074.23-11074.45" *) \genblk1.genblk1.genblk1.use_buffer ;
  assign _07_ = ready_out ? (* src = "Vortex_axi_nofpu.v:11085.15-11085.24|Vortex_axi_nofpu.v:11085.11-11087.28" *) \genblk1.genblk1.genblk1.buffer  : 565'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _00_ = _04_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:11082.10-11082.28|Vortex_axi_nofpu.v:11082.6-11087.28" *) data_in : _07_;
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_skid_buffer" *)
(* src = "Vortex_axi_nofpu.v:10980.1-11158.10" *)
module \$paramod$5096dd89f755e6e84ea5df45eda3714f0ee9dc3b\VX_skid_buffer (clk, reset, valid_in, ready_in, data_in, data_out, ready_out, valid_out);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  (* src = "Vortex_axi_nofpu.v:11138.31-11138.41" *)
  wire _10_;
  (* src = "Vortex_axi_nofpu.v:11138.19-11138.42" *)
  wire _11_;
  (* src = "Vortex_axi_nofpu.v:10999.13-10999.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_nofpu.v:11007.27-11007.34" *)
  input [113:0] data_in;
  wire [113:0] data_in;
  (* src = "Vortex_axi_nofpu.v:11009.28-11009.36" *)
  output [113:0] data_out;
  wire [113:0] data_out;
  (* src = "Vortex_axi_nofpu.v:11106.10-11106.13" *)
  wire \genblk1.genblk1.genblk1.pop ;
  (* src = "Vortex_axi_nofpu.v:11104.10-11104.14" *)
  wire \genblk1.genblk1.genblk1.push ;
  (* src = "Vortex_axi_nofpu.v:11102.9-11102.17" *)
  reg \genblk1.genblk1.genblk1.rd_ptr_r ;
  (* src = "Vortex_axi_nofpu.v:11098.23-11098.32" *)
  reg [113:0] \genblk1.genblk1.genblk1.shift_reg[0] ;
  (* src = "Vortex_axi_nofpu.v:11098.23-11098.32" *)
  reg [113:0] \genblk1.genblk1.genblk1.shift_reg[1] ;
  (* src = "Vortex_axi_nofpu.v:11005.14-11005.22" *)
  output ready_in;
  reg ready_in;
  (* src = "Vortex_axi_nofpu.v:11011.13-11011.22" *)
  input ready_out;
  wire ready_out;
  (* src = "Vortex_axi_nofpu.v:11001.13-11001.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_nofpu.v:11003.13-11003.21" *)
  input valid_in;
  wire valid_in;
  (* src = "Vortex_axi_nofpu.v:11013.14-11013.23" *)
  output valid_out;
  reg valid_out;
  (* src = "Vortex_axi_nofpu.v:11141.5-11148.9" *)
  always @(posedge clk)
    if (\genblk1.genblk1.genblk1.push ) \genblk1.genblk1.genblk1.shift_reg[0]  <= data_in;
  (* src = "Vortex_axi_nofpu.v:11141.5-11148.9" *)
  always @(posedge clk)
    if (\genblk1.genblk1.genblk1.push ) \genblk1.genblk1.genblk1.shift_reg[1]  <= \genblk1.genblk1.genblk1.shift_reg[0] ;
  (* src = "Vortex_axi_nofpu.v:11108.5-11139.9" *)
  always @(posedge clk)
    if (reset) valid_out <= 1'h0;
    else if (_02_) valid_out <= _09_;
  (* src = "Vortex_axi_nofpu.v:11108.5-11139.9" *)
  always @(posedge clk)
    if (reset) ready_in <= 1'h1;
    else if (_02_) ready_in <= _06_;
  (* src = "Vortex_axi_nofpu.v:11108.5-11139.9" *)
  always @(posedge clk)
    if (reset) \genblk1.genblk1.genblk1.rd_ptr_r  <= 1'h1;
    else \genblk1.genblk1.genblk1.rd_ptr_r  <= _11_;
  assign _00_ = | { \genblk1.genblk1.genblk1.push , \genblk1.genblk1.genblk1.pop  };
  assign _01_ = { \genblk1.genblk1.genblk1.push , \genblk1.genblk1.genblk1.pop  } != 2'h3;
  assign _02_ = & { _01_, _00_ };
  assign \genblk1.genblk1.genblk1.push  = valid_in && (* src = "Vortex_axi_nofpu.v:11104.17-11104.37" *) ready_in;
  assign \genblk1.genblk1.genblk1.pop  = valid_out && (* src = "Vortex_axi_nofpu.v:11106.16-11106.40" *) ready_out;
  function [113:0] _22_;
    input [113:0] a;
    input [227:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _22_ = b[113:0];
      2'b1?:
        _22_ = b[227:114];
      default:
        _22_ = a;
    endcase
  endfunction
  assign data_out = _22_(114'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, { \genblk1.genblk1.genblk1.shift_reg[0] , \genblk1.genblk1.genblk1.shift_reg[1]  }, { _03_, \genblk1.genblk1.genblk1.rd_ptr_r  });
  assign _03_ = ~ (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) \genblk1.genblk1.genblk1.rd_ptr_r ;
  assign _04_ = \genblk1.genblk1.genblk1.pop  ? (* src = "Vortex_axi_nofpu.v:11131.16-11131.19|Vortex_axi_nofpu.v:11131.12-11136.10" *) 1'h1 : 1'hx;
  assign _05_ = \genblk1.genblk1.genblk1.pop  ? (* src = "Vortex_axi_nofpu.v:11123.13-11123.17|Vortex_axi_nofpu.v:11123.9-11128.12" *) 1'hx : \genblk1.genblk1.genblk1.rd_ptr_r ;
  assign _06_ = \genblk1.genblk1.genblk1.push  ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:11120.11-11120.15|Vortex_axi_nofpu.v:11120.7-11136.10" *) _05_ : _04_;
  assign _07_ = \genblk1.genblk1.genblk1.pop  ? (* src = "Vortex_axi_nofpu.v:11131.16-11131.19|Vortex_axi_nofpu.v:11131.12-11136.10" *) \genblk1.genblk1.genblk1.rd_ptr_r  : 1'hx;
  assign _08_ = \genblk1.genblk1.genblk1.pop  ? (* src = "Vortex_axi_nofpu.v:11123.13-11123.17|Vortex_axi_nofpu.v:11123.9-11128.12" *) 1'hx : 1'h1;
  assign _09_ = \genblk1.genblk1.genblk1.push  ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:11120.11-11120.15|Vortex_axi_nofpu.v:11120.7-11136.10" *) _08_ : _07_;
  assign _10_ = \genblk1.genblk1.genblk1.push  ^ (* src = "Vortex_axi_nofpu.v:11138.31-11138.41" *) \genblk1.genblk1.genblk1.pop ;
  assign _11_ = \genblk1.genblk1.genblk1.rd_ptr_r  ^ (* src = "Vortex_axi_nofpu.v:11138.19-11138.42" *) _10_;
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_elastic_buffer" *)
(* src = "Vortex_axi_nofpu.v:10095.1-10185.10" *)
module \$paramod$52ce073bf6b84cb5fd7ec8a0eebad6b106d8ebed\VX_elastic_buffer (clk, reset, valid_in, ready_in, data_in, data_out, ready_out, valid_out);
  (* src = "Vortex_axi_nofpu.v:10114.13-10114.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_nofpu.v:10122.27-10122.34" *)
  input [78:0] data_in;
  wire [78:0] data_in;
  (* src = "Vortex_axi_nofpu.v:10124.28-10124.36" *)
  output [78:0] data_out;
  wire [78:0] data_out;
  (* src = "Vortex_axi_nofpu.v:10120.14-10120.22" *)
  output ready_in;
  wire ready_in;
  (* src = "Vortex_axi_nofpu.v:10126.13-10126.22" *)
  input ready_out;
  wire ready_out;
  (* src = "Vortex_axi_nofpu.v:10116.13-10116.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_nofpu.v:10118.13-10118.21" *)
  input valid_in;
  wire valid_in;
  (* src = "Vortex_axi_nofpu.v:10128.14-10128.23" *)
  output valid_out;
  wire valid_out;
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:10144.6-10153.5" *)
  \$paramod$536307eaf02af1367c9d3743f06ebe76f91b4578\VX_skid_buffer  \genblk1.genblk1.queue  (
    .clk(clk),
    .data_in(data_in),
    .data_out(data_out),
    .ready_in(ready_in),
    .ready_out(ready_out),
    .reset(reset),
    .valid_in(valid_in),
    .valid_out(valid_out)
  );
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_skid_buffer" *)
(* src = "Vortex_axi_nofpu.v:10980.1-11158.10" *)
module \$paramod$536307eaf02af1367c9d3743f06ebe76f91b4578\VX_skid_buffer (clk, reset, valid_in, ready_in, data_in, data_out, ready_out, valid_out);
  (* src = "Vortex_axi_nofpu.v:11077.5-11088.8" *)
  wire [78:0] _00_;
  wire _01_;
  wire _02_;
  (* src = "Vortex_axi_nofpu.v:11069.16-11069.39" *)
  wire _03_;
  (* src = "Vortex_axi_nofpu.v:11082.10-11082.28" *)
  wire _04_;
  (* src = "Vortex_axi_nofpu.v:11054.16-11054.28" *)
  wire _05_;
  (* src = "Vortex_axi_nofpu.v:11074.23-11074.45" *)
  wire _06_;
  wire [78:0] _07_;
  (* src = "Vortex_axi_nofpu.v:10999.13-10999.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_nofpu.v:11007.27-11007.34" *)
  input [78:0] data_in;
  wire [78:0] data_in;
  (* src = "Vortex_axi_nofpu.v:11009.28-11009.36" *)
  output [78:0] data_out;
  reg [78:0] data_out;
  (* src = "Vortex_axi_nofpu.v:11046.23-11046.29" *)
  reg [78:0] \genblk1.genblk1.genblk1.buffer ;
  (* src = "Vortex_axi_nofpu.v:11054.10-11054.13" *)
  wire \genblk1.genblk1.genblk1.pop ;
  (* src = "Vortex_axi_nofpu.v:11052.10-11052.14" *)
  wire \genblk1.genblk1.genblk1.push ;
  (* src = "Vortex_axi_nofpu.v:11050.9-11050.19" *)
  reg \genblk1.genblk1.genblk1.use_buffer ;
  (* src = "Vortex_axi_nofpu.v:11005.14-11005.22" *)
  output ready_in;
  wire ready_in;
  (* src = "Vortex_axi_nofpu.v:11011.13-11011.22" *)
  input ready_out;
  wire ready_out;
  (* src = "Vortex_axi_nofpu.v:11001.13-11001.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_nofpu.v:11003.13-11003.21" *)
  input valid_in;
  wire valid_in;
  (* src = "Vortex_axi_nofpu.v:11013.14-11013.23" *)
  output valid_out;
  reg valid_out;
  (* src = "Vortex_axi_nofpu.v:11056.5-11075.9" *)
  always @(posedge clk)
    if (_02_) \genblk1.genblk1.genblk1.use_buffer  <= 1'h0;
    else if (_03_) \genblk1.genblk1.genblk1.use_buffer  <= 1'h1;
  (* src = "Vortex_axi_nofpu.v:11077.5-11088.8" *)
  always @(posedge clk)
    if (_01_) data_out <= _00_;
  (* src = "Vortex_axi_nofpu.v:11077.5-11088.8" *)
  always @(posedge clk)
    if (\genblk1.genblk1.genblk1.push ) \genblk1.genblk1.genblk1.buffer  <= data_in;
  (* src = "Vortex_axi_nofpu.v:11056.5-11075.9" *)
  always @(posedge clk)
    if (reset) valid_out <= 1'h0;
    else if (\genblk1.genblk1.genblk1.pop ) valid_out <= _06_;
  assign _01_ = | { _04_, ready_out };
  assign _02_ = | { ready_out, reset };
  assign \genblk1.genblk1.genblk1.push  = valid_in && (* src = "Vortex_axi_nofpu.v:11052.17-11052.37" *) ready_in;
  assign _03_ = valid_in && (* src = "Vortex_axi_nofpu.v:11069.16-11069.39" *) valid_out;
  assign _04_ = \genblk1.genblk1.genblk1.pop  && (* src = "Vortex_axi_nofpu.v:11082.10-11082.28" *) ready_in;
  assign _05_ = ! (* src = "Vortex_axi_nofpu.v:11054.16-11054.28" *) valid_out;
  assign ready_in = ! (* src = "Vortex_axi_nofpu.v:11090.23-11090.34" *) \genblk1.genblk1.genblk1.use_buffer ;
  assign \genblk1.genblk1.genblk1.pop  = _05_ || (* src = "Vortex_axi_nofpu.v:11054.16-11054.41" *) ready_out;
  assign _06_ = valid_in || (* src = "Vortex_axi_nofpu.v:11074.23-11074.45" *) \genblk1.genblk1.genblk1.use_buffer ;
  assign _07_ = ready_out ? (* src = "Vortex_axi_nofpu.v:11085.15-11085.24|Vortex_axi_nofpu.v:11085.11-11087.28" *) \genblk1.genblk1.genblk1.buffer  : 79'hxxxxxxxxxxxxxxxxxxxx;
  assign _00_ = _04_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:11082.10-11082.28|Vortex_axi_nofpu.v:11082.6-11087.28" *) data_in : _07_;
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_bits_remove" *)
(* src = "Vortex_axi_nofpu.v:10298.1-10327.10" *)
module \$paramod$544d2b58ce93dfcf4988246be148acc7acec3689\VX_bits_remove (data_in, data_out);
  (* src = "Vortex_axi_nofpu.v:10309.23-10309.30" *)
  input [53:0] data_in;
  wire [53:0] data_in;
  (* src = "Vortex_axi_nofpu.v:10311.30-10311.38" *)
  output [52:0] data_out;
  wire [52:0] data_out;
  assign data_out = { data_in[53:2], data_in[0] };
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_dp_ram" *)
(* src = "Vortex_axi_nofpu.v:7114.1-7570.10" *)
module \$paramod$545ba632924b051d864e4321ccfaf6dde84f0b30\VX_dp_ram (clk, wren, waddr, wdata, raddr, rdata);
  (* src = "Vortex_axi_nofpu.v:7312.6-7316.28" *)
  wire _0_;
  (* src = "Vortex_axi_nofpu.v:7312.6-7316.28" *)
  wire [50:0] _1_;
  (* src = "Vortex_axi_nofpu.v:7312.6-7316.28" *)
  wire [50:0] _2_;
  (* src = "Vortex_axi_nofpu.v:7143.13-7143.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_nofpu.v:7151.27-7151.32" *)
  input raddr;
  wire raddr;
  (* src = "Vortex_axi_nofpu.v:7153.28-7153.33" *)
  output [50:0] rdata;
  wire [50:0] rdata;
  (* src = "Vortex_axi_nofpu.v:7147.27-7147.32" *)
  input waddr;
  wire waddr;
  (* src = "Vortex_axi_nofpu.v:7149.27-7149.32" *)
  input [50:0] wdata;
  wire [50:0] wdata;
  (* src = "Vortex_axi_nofpu.v:7145.29-7145.33" *)
  input wren;
  wire wren;
  (* src = "Vortex_axi_nofpu.v:7288.24-7288.27" *)
  reg [50:0] \genblk1.genblk1.genblk1.ram  [1:0];
  always @(posedge clk) begin
    if (_2_[50])
      \genblk1.genblk1.genblk1.ram [_0_] <= _1_;
  end
  assign rdata = \genblk1.genblk1.genblk1.ram [raddr];
  assign _2_[50] = wren ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:7314.11-7314.15|Vortex_axi_nofpu.v:7314.7-7316.28" *) 1'h1 : 1'h0;
  assign _1_ = wren ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:7314.11-7314.15|Vortex_axi_nofpu.v:7314.7-7316.28" *) wdata : 51'hxxxxxxxxxxxxx;
  assign _0_ = wren ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:7314.11-7314.15|Vortex_axi_nofpu.v:7314.7-7316.28" *) waddr : 1'hx;
  assign _2_[49:0] = { _2_[50], _2_[50], _2_[50], _2_[50], _2_[50], _2_[50], _2_[50], _2_[50], _2_[50], _2_[50], _2_[50], _2_[50], _2_[50], _2_[50], _2_[50], _2_[50], _2_[50], _2_[50], _2_[50], _2_[50], _2_[50], _2_[50], _2_[50], _2_[50], _2_[50], _2_[50], _2_[50], _2_[50], _2_[50], _2_[50], _2_[50], _2_[50], _2_[50], _2_[50], _2_[50], _2_[50], _2_[50], _2_[50], _2_[50], _2_[50], _2_[50], _2_[50], _2_[50], _2_[50], _2_[50], _2_[50], _2_[50], _2_[50], _2_[50], _2_[50] };
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_bits_insert" *)
(* src = "Vortex_axi_nofpu.v:8669.1-8701.10" *)
module \$paramod$56574c50ad4c7ad0423696182b08afedf1019466\VX_bits_insert (data_in, sel_in, data_out);
  (* src = "Vortex_axi_nofpu.v:8681.23-8681.30" *)
  input [46:0] data_in;
  wire [46:0] data_in;
  (* src = "Vortex_axi_nofpu.v:8685.30-8685.38" *)
  output [47:0] data_out;
  wire [47:0] data_out;
  (* src = "Vortex_axi_nofpu.v:8683.23-8683.29" *)
  input sel_in;
  wire sel_in;
  assign data_out = { data_in, sel_in };
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_bits_remove" *)
(* src = "Vortex_axi_nofpu.v:10298.1-10327.10" *)
module \$paramod$56574c50ad4c7ad0423696182b08afedf1019466\VX_bits_remove (data_in, data_out);
  (* src = "Vortex_axi_nofpu.v:10309.23-10309.30" *)
  input [46:0] data_in;
  wire [46:0] data_in;
  (* src = "Vortex_axi_nofpu.v:10311.30-10311.38" *)
  output [45:0] data_out;
  wire [45:0] data_out;
  assign data_out = data_in[46:1];
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_miss_resrv" *)
(* src = "Vortex_axi_nofpu.v:11672.1-11951.10" *)
module \$paramod$5808785127b0b65fd9bd4af247776b167ad763b9\VX_miss_resrv (clk, reset, deq_req_id, lkp_req_id, rel_req_id, allocate_valid, allocate_addr, allocate_data, allocate_id, allocate_ready, fill_valid, fill_id, fill_addr, lookup_valid, lookup_replay, lookup_id, lookup_addr, lookup_match, dequeue_valid, dequeue_id, dequeue_addr
, dequeue_data, dequeue_ready, release_valid, release_id);
  (* src = "Vortex_axi_nofpu.v:11847.2-11882.5" *)
  wire _000_;
  (* src = "Vortex_axi_nofpu.v:11847.2-11882.5" *)
  wire _001_;
  (* src = "Vortex_axi_nofpu.v:11847.2-11882.5" *)
  wire [1:0] _002_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [31:0] _003_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [31:0] _004_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [31:0] _005_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _006_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _007_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _008_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [51:0] _009_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [51:0] _010_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _011_;
  (* src = "Vortex_axi_nofpu.v:11831.9-11831.38" *)
  wire [1:0] _012_;
  (* src = "Vortex_axi_nofpu.v:11950.27-11950.55" *)
  wire [1:0] _013_;
  (* src = "Vortex_axi_nofpu.v:11950.26-11950.71" *)
  wire [1:0] _014_;
  wire _015_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [31:0] _016_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [31:0] _017_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [32:0] _018_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [31:0] _019_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _020_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _021_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [51:0] _022_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _023_;
  (* src = "Vortex_axi_nofpu.v:11842.9-11842.23" *)
  wire [1:0] _024_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _025_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _026_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _027_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [51:0] _028_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _029_;
  (* src = "Vortex_axi_nofpu.v:11822.20-11822.48" *)
  wire [1:0] _030_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _031_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  (* unused_bits = "2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _032_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _033_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  (* unused_bits = "2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _034_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  (* unused_bits = "2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _035_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [51:0] _036_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [51:0] _037_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _038_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  (* unused_bits = "2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _039_;
  (* src = "Vortex_axi_nofpu.v:11797.25-11797.37" *)
  wire [1:0] addr_matches;
  (* src = "Vortex_axi_nofpu.v:11770.81-11770.91" *)
  reg [51:0] addr_table;
  (* src = "Vortex_axi_nofpu.v:11732.74-11732.87" *)
  input [25:0] allocate_addr;
  wire [25:0] allocate_addr;
  (* src = "Vortex_axi_nofpu.v:11734.186-11734.199" *)
  input [50:0] allocate_data;
  wire [50:0] allocate_data;
  (* src = "Vortex_axi_nofpu.v:11799.7-11799.20" *)
  wire allocate_fire;
  (* src = "Vortex_axi_nofpu.v:11736.38-11736.49" *)
  output allocate_id;
  reg allocate_id;
  (* src = "Vortex_axi_nofpu.v:11783.30-11783.43" *)
  wire allocate_id_n;
  (* src = "Vortex_axi_nofpu.v:11780.6-11780.20" *)
  wire allocate_rdy_n;
  (* src = "Vortex_axi_nofpu.v:11738.14-11738.28" *)
  output allocate_ready;
  reg allocate_ready;
  (* src = "Vortex_axi_nofpu.v:11730.13-11730.27" *)
  input allocate_valid;
  wire allocate_valid;
  (* src = "Vortex_axi_nofpu.v:11720.13-11720.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_nofpu.v:11724.20-11724.30" *)
  input [43:0] deq_req_id;
  wire [43:0] deq_req_id;
  (* src = "Vortex_axi_nofpu.v:11760.75-11760.87" *)
  output [25:0] dequeue_addr;
  wire [25:0] dequeue_addr;
  (* src = "Vortex_axi_nofpu.v:11762.187-11762.199" *)
  output [50:0] dequeue_data;
  wire [50:0] dequeue_data;
  (* src = "Vortex_axi_nofpu.v:11801.7-11801.19" *)
  wire dequeue_fire;
  (* src = "Vortex_axi_nofpu.v:11758.38-11758.48" *)
  output dequeue_id;
  reg dequeue_id;
  (* src = "Vortex_axi_nofpu.v:11790.30-11790.42" *)
  wire dequeue_id_n;
  (* src = "Vortex_axi_nofpu.v:11791.30-11791.42" *)
  wire dequeue_id_x;
  (* src = "Vortex_axi_nofpu.v:11764.13-11764.26" *)
  input dequeue_ready;
  wire dequeue_ready;
  (* src = "Vortex_axi_nofpu.v:11786.6-11786.19" *)
  wire dequeue_val_n;
  (* src = "Vortex_axi_nofpu.v:11787.6-11787.19" *)
  wire dequeue_val_x;
  (* src = "Vortex_axi_nofpu.v:11756.14-11756.27" *)
  output dequeue_valid;
  reg dequeue_valid;
  (* src = "Vortex_axi_nofpu.v:11744.75-11744.84" *)
  output [25:0] fill_addr;
  wire [25:0] fill_addr;
  (* src = "Vortex_axi_nofpu.v:11742.37-11742.44" *)
  input fill_id;
  wire fill_id;
  (* src = "Vortex_axi_nofpu.v:11740.13-11740.23" *)
  input fill_valid;
  wire fill_valid;
  (* src = "Vortex_axi_nofpu.v:11726.20-11726.30" *)
  input [43:0] lkp_req_id;
  wire [43:0] lkp_req_id;
  (* src = "Vortex_axi_nofpu.v:11752.74-11752.85" *)
  input [25:0] lookup_addr;
  wire [25:0] lookup_addr;
  (* src = "Vortex_axi_nofpu.v:11941.25-11941.39" *)
  wire [1:0] lookup_entries;
  (* src = "Vortex_axi_nofpu.v:11750.37-11750.46" *)
  input lookup_id;
  wire lookup_id;
  (* src = "Vortex_axi_nofpu.v:11754.14-11754.26" *)
  output lookup_match;
  wire lookup_match;
  (* src = "Vortex_axi_nofpu.v:11748.13-11748.26" *)
  input lookup_replay;
  wire lookup_replay;
  (* src = "Vortex_axi_nofpu.v:11746.13-11746.25" *)
  input lookup_valid;
  wire lookup_valid;
  (* src = "Vortex_axi_nofpu.v:11776.24-11776.35" *)
  reg [1:0] ready_table;
  (* src = "Vortex_axi_nofpu.v:11777.24-11777.37" *)
  wire [1:0] ready_table_n;
  (* src = "Vortex_axi_nofpu.v:11795.24-11795.37" *)
  wire [1:0] ready_table_x;
  (* src = "Vortex_axi_nofpu.v:11728.20-11728.30" *)
  input [43:0] rel_req_id;
  wire [43:0] rel_req_id;
  (* src = "Vortex_axi_nofpu.v:11768.37-11768.47" *)
  input release_id;
  wire release_id;
  (* src = "Vortex_axi_nofpu.v:11766.13-11766.26" *)
  input release_valid;
  wire release_valid;
  (* src = "Vortex_axi_nofpu.v:11722.13-11722.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_nofpu.v:11773.24-11773.35" *)
  reg [1:0] valid_table;
  (* src = "Vortex_axi_nofpu.v:11774.24-11774.37" *)
  wire [1:0] valid_table_n;
  (* src = "Vortex_axi_nofpu.v:11793.24-11793.37" *)
  wire [1:0] valid_table_x;
  assign _006_ = valid_table & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _020_;
  assign _007_ = valid_table_x & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _021_;
  assign _008_ = ready_table_x & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _021_;
  assign _009_ = 26'h3ffffff & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) allocate_addr;
  assign _010_ = addr_table & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _022_;
  assign _011_ = _002_ & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _023_;
  assign _012_ = valid_table_x & (* src = "Vortex_axi_nofpu.v:11831.9-11831.38" *) ready_table_x;
  assign _013_ = { lookup_entries[1], lookup_id } & (* src = "Vortex_axi_nofpu.v:11950.27-11950.55" *) valid_table;
  assign _014_ = _013_ & (* src = "Vortex_axi_nofpu.v:11950.26-11950.71" *) addr_matches;
  (* src = "Vortex_axi_nofpu.v:11884.2-11914.5" *)
  always @(posedge clk)
    if (_015_) dequeue_id <= dequeue_id_n;
  (* src = "Vortex_axi_nofpu.v:11884.2-11914.5" *)
  always @(posedge clk)
    if (reset) allocate_ready <= 1'h0;
    else allocate_ready <= allocate_rdy_n;
  (* src = "Vortex_axi_nofpu.v:11884.2-11914.5" *)
  always @(posedge clk)
    if (reset) valid_table <= 2'h0;
    else valid_table <= valid_table_n;
  (* src = "Vortex_axi_nofpu.v:11884.2-11914.5" *)
  always @(posedge clk)
    if (allocate_fire) addr_table <= _028_;
  (* src = "Vortex_axi_nofpu.v:11884.2-11914.5" *)
  always @(posedge clk)
    if (reset) dequeue_valid <= 1'h0;
    else if (_015_) dequeue_valid <= dequeue_val_n;
  assign _015_ = | { fill_valid, dequeue_fire };
  assign addr_matches[0] = addr_table[25:0] == (* src = "Vortex_axi_nofpu.v:11807.29-11807.164" *) lookup_addr;
  assign addr_matches[1] = addr_table[51:26] == (* src = "Vortex_axi_nofpu.v:11807.29-11807.164" *) lookup_addr;
  assign allocate_fire = allocate_valid && (* src = "Vortex_axi_nofpu.v:11799.23-11799.55" *) allocate_ready;
  assign dequeue_fire = dequeue_valid && (* src = "Vortex_axi_nofpu.v:11801.22-11801.52" *) dequeue_ready;
  assign _003_[31:1] = allocate_id * (* src = "Vortex_axi_nofpu.v:11871.17-11871.83" *) 31'h0000000d;
  assign _004_[31:1] = fill_id * (* src = "Vortex_axi_nofpu.v:11929.32-11929.94" *) 31'h0000000d;
  assign _005_[31:1] = dequeue_id * (* src = "Vortex_axi_nofpu.v:11939.35-11939.102" *) 31'h0000000d;
  assign lookup_entries[1] = ~ (* src = "Vortex_axi_nofpu.v:11946.31-11946.45" *) lookup_id;
  assign _016_ = - (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) $signed({ 31'h00000000, dequeue_id });
  assign _017_ = - (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) $signed({ 31'h00000000, allocate_id });
  assign _018_ = - (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) $signed({ 1'h0, _003_[31:1], 1'h0 });
  assign _019_ = - (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) $signed({ 31'h00000000, release_id });
  assign _020_ = ~ (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _031_;
  assign _021_ = ~ (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _033_;
  assign _022_ = ~ (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _036_;
  assign _023_ = ~ (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _038_;
  assign _024_ = ~ (* src = "Vortex_axi_nofpu.v:11842.9-11842.23" *) valid_table_n;
  assign _025_ = _006_ | (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _032_[1:0];
  assign _026_ = _007_ | (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _034_[1:0];
  assign _027_ = _008_ | (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _035_[1:0];
  assign _028_ = _010_ | (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _037_;
  assign _029_ = _011_ | (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _039_[1:0];
  assign _030_ = ready_table | (* src = "Vortex_axi_nofpu.v:11822.20-11822.48" *) addr_matches;
  (* src = "Vortex_axi_nofpu.v:11884.2-11914.5" *)
  always @(posedge clk)
    allocate_id <= allocate_id_n;
  (* src = "Vortex_axi_nofpu.v:11884.2-11914.5" *)
  always @(posedge clk)
    ready_table <= ready_table_n;
  assign valid_table_n = release_valid ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:11879.7-11879.20|Vortex_axi_nofpu.v:11879.3-11881.34" *) _029_ : _002_;
  assign dequeue_id_n = fill_valid ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:11873.7-11873.17|Vortex_axi_nofpu.v:11873.3-11878.6" *) fill_id : _000_;
  assign dequeue_val_n = fill_valid ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:11873.7-11873.17|Vortex_axi_nofpu.v:11873.3-11878.6" *) 1'h1 : _001_;
  assign ready_table_n = allocate_fire ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:11865.7-11865.20|Vortex_axi_nofpu.v:11865.3-11872.6" *) _027_ : ready_table_x;
  assign _002_ = allocate_fire ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:11865.7-11865.20|Vortex_axi_nofpu.v:11865.3-11872.6" *) _026_ : valid_table_x;
  assign _000_ = dequeue_fire ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:11859.7-11859.19|Vortex_axi_nofpu.v:11859.3-11864.6" *) dequeue_id_x : 1'hx;
  assign _001_ = dequeue_fire ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:11859.7-11859.19|Vortex_axi_nofpu.v:11859.3-11864.6" *) dequeue_val_x : 1'hx;
  assign ready_table_x = lookup_replay ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:11820.7-11820.20|Vortex_axi_nofpu.v:11820.3-11822.49" *) _030_ : ready_table;
  assign valid_table_x = dequeue_fire ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:11817.7-11817.19|Vortex_axi_nofpu.v:11817.3-11819.34" *) _025_ : valid_table;
  assign lookup_match = | (* src = "Vortex_axi_nofpu.v:11950.24-11950.72" *) _014_;
  assign _031_ = $signed(_016_) < 0 ? 1'h1 << - _016_ : 1'h1 >> _016_;
  assign _032_ = $signed(_016_) < 0 ? 1'h0 << - _016_ : 1'h0 >> _016_;
  assign _034_ = $signed(_017_) < 0 ? 1'h1 << - _017_ : 1'h1 >> _017_;
  assign _033_ = $signed(_017_) < 0 ? 1'h1 << - _017_ : 1'h1 >> _017_;
  assign _035_ = $signed(_017_) < 0 ? 1'h0 << - _017_ : 1'h0 >> _017_;
  assign _036_ = $signed(_018_) < 0 ? 26'h3ffffff << - _018_ : 26'h3ffffff >> _018_;
  assign _037_ = $signed(_018_) < 0 ? _009_ << - _018_ : _009_ >> _018_;
  assign _038_ = $signed(_019_) < 0 ? 1'h1 << - _019_ : 1'h1 >> _019_;
  assign _039_ = $signed(_019_) < 0 ? 1'h0 << - _019_ : 1'h0 >> _019_;
  wire [51:0] _101_ = addr_table;
  assign fill_addr = _101_[$signed({ _004_[31:1], 1'h0 }) +: 26];
  wire [51:0] _102_ = addr_table;
  assign dequeue_addr = _102_[$signed({ _005_[31:1], 1'h0 }) +: 26];
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:11841.26-11845.3" *)
  \$paramod\VX_lzc\N=s32'00000000000000000000000000000010  allocate_sel (
    .cnt_o(allocate_id_n),
    .in_i(_024_),
    .valid_o(allocate_rdy_n)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:11830.26-11834.3" *)
  \$paramod\VX_lzc\N=s32'00000000000000000000000000000010  dequeue_sel (
    .cnt_o(dequeue_id_x),
    .in_i(_012_),
    .valid_o(dequeue_val_x)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:11920.4-11927.3" *)
  \$paramod$545ba632924b051d864e4321ccfaf6dde84f0b30\VX_dp_ram  entries (
    .clk(clk),
    .raddr(dequeue_id),
    .rdata(dequeue_data),
    .waddr(allocate_id),
    .wdata(allocate_data),
    .wren(allocate_valid)
  );
  assign _005_[0] = 1'h0;
  assign _004_[0] = 1'h0;
  assign lookup_entries[0] = lookup_id;
  assign _003_[0] = 1'h0;
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_skid_buffer" *)
(* src = "Vortex_axi_nofpu.v:10980.1-11158.10" *)
module \$paramod$5c09e4601d5653049aca0f00f23f88378a6d3df8\VX_skid_buffer (clk, reset, valid_in, ready_in, data_in, data_out, ready_out, valid_out);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  (* src = "Vortex_axi_nofpu.v:11138.31-11138.41" *)
  wire _10_;
  (* src = "Vortex_axi_nofpu.v:11138.19-11138.42" *)
  wire _11_;
  (* src = "Vortex_axi_nofpu.v:10999.13-10999.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_nofpu.v:11007.27-11007.34" *)
  input [656:0] data_in;
  wire [656:0] data_in;
  (* src = "Vortex_axi_nofpu.v:11009.28-11009.36" *)
  output [656:0] data_out;
  wire [656:0] data_out;
  (* src = "Vortex_axi_nofpu.v:11106.10-11106.13" *)
  wire \genblk1.genblk1.genblk1.pop ;
  (* src = "Vortex_axi_nofpu.v:11104.10-11104.14" *)
  wire \genblk1.genblk1.genblk1.push ;
  (* src = "Vortex_axi_nofpu.v:11102.9-11102.17" *)
  reg \genblk1.genblk1.genblk1.rd_ptr_r ;
  (* src = "Vortex_axi_nofpu.v:11098.23-11098.32" *)
  reg [656:0] \genblk1.genblk1.genblk1.shift_reg[0] ;
  (* src = "Vortex_axi_nofpu.v:11098.23-11098.32" *)
  reg [656:0] \genblk1.genblk1.genblk1.shift_reg[1] ;
  (* src = "Vortex_axi_nofpu.v:11005.14-11005.22" *)
  output ready_in;
  reg ready_in;
  (* src = "Vortex_axi_nofpu.v:11011.13-11011.22" *)
  input ready_out;
  wire ready_out;
  (* src = "Vortex_axi_nofpu.v:11001.13-11001.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_nofpu.v:11003.13-11003.21" *)
  input valid_in;
  wire valid_in;
  (* src = "Vortex_axi_nofpu.v:11013.14-11013.23" *)
  output valid_out;
  reg valid_out;
  (* src = "Vortex_axi_nofpu.v:11141.5-11148.9" *)
  always @(posedge clk)
    if (\genblk1.genblk1.genblk1.push ) \genblk1.genblk1.genblk1.shift_reg[0]  <= data_in;
  (* src = "Vortex_axi_nofpu.v:11141.5-11148.9" *)
  always @(posedge clk)
    if (\genblk1.genblk1.genblk1.push ) \genblk1.genblk1.genblk1.shift_reg[1]  <= \genblk1.genblk1.genblk1.shift_reg[0] ;
  (* src = "Vortex_axi_nofpu.v:11108.5-11139.9" *)
  always @(posedge clk)
    if (reset) valid_out <= 1'h0;
    else if (_02_) valid_out <= _09_;
  (* src = "Vortex_axi_nofpu.v:11108.5-11139.9" *)
  always @(posedge clk)
    if (reset) ready_in <= 1'h1;
    else if (_02_) ready_in <= _06_;
  (* src = "Vortex_axi_nofpu.v:11108.5-11139.9" *)
  always @(posedge clk)
    if (reset) \genblk1.genblk1.genblk1.rd_ptr_r  <= 1'h1;
    else \genblk1.genblk1.genblk1.rd_ptr_r  <= _11_;
  assign _00_ = | { \genblk1.genblk1.genblk1.push , \genblk1.genblk1.genblk1.pop  };
  assign _01_ = { \genblk1.genblk1.genblk1.push , \genblk1.genblk1.genblk1.pop  } != 2'h3;
  assign _02_ = & { _00_, _01_ };
  assign \genblk1.genblk1.genblk1.push  = valid_in && (* src = "Vortex_axi_nofpu.v:11104.17-11104.37" *) ready_in;
  assign \genblk1.genblk1.genblk1.pop  = valid_out && (* src = "Vortex_axi_nofpu.v:11106.16-11106.40" *) ready_out;
  function [656:0] _22_;
    input [656:0] a;
    input [1313:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _22_ = b[656:0];
      2'b1?:
        _22_ = b[1313:657];
      default:
        _22_ = a;
    endcase
  endfunction
  assign data_out = _22_(657'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, { \genblk1.genblk1.genblk1.shift_reg[0] , \genblk1.genblk1.genblk1.shift_reg[1]  }, { _03_, \genblk1.genblk1.genblk1.rd_ptr_r  });
  assign _03_ = ~ (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) \genblk1.genblk1.genblk1.rd_ptr_r ;
  assign _04_ = \genblk1.genblk1.genblk1.pop  ? (* src = "Vortex_axi_nofpu.v:11131.16-11131.19|Vortex_axi_nofpu.v:11131.12-11136.10" *) 1'h1 : 1'hx;
  assign _05_ = \genblk1.genblk1.genblk1.pop  ? (* src = "Vortex_axi_nofpu.v:11123.13-11123.17|Vortex_axi_nofpu.v:11123.9-11128.12" *) 1'hx : \genblk1.genblk1.genblk1.rd_ptr_r ;
  assign _06_ = \genblk1.genblk1.genblk1.push  ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:11120.11-11120.15|Vortex_axi_nofpu.v:11120.7-11136.10" *) _05_ : _04_;
  assign _07_ = \genblk1.genblk1.genblk1.pop  ? (* src = "Vortex_axi_nofpu.v:11131.16-11131.19|Vortex_axi_nofpu.v:11131.12-11136.10" *) \genblk1.genblk1.genblk1.rd_ptr_r  : 1'hx;
  assign _08_ = \genblk1.genblk1.genblk1.pop  ? (* src = "Vortex_axi_nofpu.v:11123.13-11123.17|Vortex_axi_nofpu.v:11123.9-11128.12" *) 1'hx : 1'h1;
  assign _09_ = \genblk1.genblk1.genblk1.push  ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:11120.11-11120.15|Vortex_axi_nofpu.v:11120.7-11136.10" *) _08_ : _07_;
  assign _10_ = \genblk1.genblk1.genblk1.push  ^ (* src = "Vortex_axi_nofpu.v:11138.31-11138.41" *) \genblk1.genblk1.genblk1.pop ;
  assign _11_ = \genblk1.genblk1.genblk1.rd_ptr_r  ^ (* src = "Vortex_axi_nofpu.v:11138.19-11138.42" *) _10_;
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_elastic_buffer" *)
(* src = "Vortex_axi_nofpu.v:10095.1-10185.10" *)
module \$paramod$5c33fe284aad55cc2812318bbe49b92b18387f71\VX_elastic_buffer (clk, reset, valid_in, ready_in, data_in, data_out, ready_out, valid_out);
  (* src = "Vortex_axi_nofpu.v:10114.13-10114.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_nofpu.v:10122.27-10122.34" *)
  input [113:0] data_in;
  wire [113:0] data_in;
  (* src = "Vortex_axi_nofpu.v:10124.28-10124.36" *)
  output [113:0] data_out;
  wire [113:0] data_out;
  (* src = "Vortex_axi_nofpu.v:10120.14-10120.22" *)
  output ready_in;
  wire ready_in;
  (* src = "Vortex_axi_nofpu.v:10126.13-10126.22" *)
  input ready_out;
  wire ready_out;
  (* src = "Vortex_axi_nofpu.v:10116.13-10116.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_nofpu.v:10118.13-10118.21" *)
  input valid_in;
  wire valid_in;
  (* src = "Vortex_axi_nofpu.v:10128.14-10128.23" *)
  output valid_out;
  wire valid_out;
  assign data_out = data_in;
  assign ready_in = ready_out;
  assign valid_out = valid_in;
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_pipe_register" *)
(* src = "Vortex_axi_nofpu.v:8880.1-8980.10" *)
module \$paramod$5de32354db112f420ab7b6d55b3572a4b0c94673\VX_pipe_register (clk, reset, enable, data_in, data_out);
  (* src = "Vortex_axi_nofpu.v:8894.13-8894.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_nofpu.v:8900.27-8900.34" *)
  input [79:0] data_in;
  wire [79:0] data_in;
  (* src = "Vortex_axi_nofpu.v:8902.28-8902.36" *)
  output [79:0] data_out;
  wire [79:0] data_out;
  (* src = "Vortex_axi_nofpu.v:8898.13-8898.19" *)
  input enable;
  wire enable;
  (* src = "Vortex_axi_nofpu.v:8943.34-8943.41" *)
  reg [78:0] \genblk1.genblk1.genblk1.genblk1.value_d ;
  (* src = "Vortex_axi_nofpu.v:8945.24-8945.31" *)
  reg \genblk1.genblk1.genblk1.genblk1.value_r ;
  (* src = "Vortex_axi_nofpu.v:8896.13-8896.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_nofpu.v:8956.5-8960.50" *)
  always @(posedge clk)
    if (enable) \genblk1.genblk1.genblk1.genblk1.value_d  <= data_in[78:0];
  (* src = "Vortex_axi_nofpu.v:8947.5-8954.52" *)
  always @(posedge clk)
    if (reset) \genblk1.genblk1.genblk1.genblk1.value_r  <= 1'h0;
    else if (enable) \genblk1.genblk1.genblk1.genblk1.value_r  <= data_in[79];
  assign data_out = { \genblk1.genblk1.genblk1.genblk1.value_r , \genblk1.genblk1.genblk1.genblk1.value_d  };
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_pipe_register" *)
(* src = "Vortex_axi_nofpu.v:8880.1-8980.10" *)
module \$paramod$5e20722d5688eaccef95e880a2201b4ddda3471b\VX_pipe_register (clk, reset, enable, data_in, data_out);
  (* src = "Vortex_axi_nofpu.v:8894.13-8894.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_nofpu.v:8900.27-8900.34" *)
  input [162:0] data_in;
  wire [162:0] data_in;
  (* src = "Vortex_axi_nofpu.v:8902.28-8902.36" *)
  output [162:0] data_out;
  wire [162:0] data_out;
  (* src = "Vortex_axi_nofpu.v:8898.13-8898.19" *)
  input enable;
  wire enable;
  (* src = "Vortex_axi_nofpu.v:8943.34-8943.41" *)
  reg [161:0] \genblk1.genblk1.genblk1.genblk1.value_d ;
  (* src = "Vortex_axi_nofpu.v:8945.24-8945.31" *)
  reg \genblk1.genblk1.genblk1.genblk1.value_r ;
  (* src = "Vortex_axi_nofpu.v:8896.13-8896.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_nofpu.v:8956.5-8960.50" *)
  always @(posedge clk)
    if (enable) \genblk1.genblk1.genblk1.genblk1.value_d  <= data_in[161:0];
  (* src = "Vortex_axi_nofpu.v:8947.5-8954.52" *)
  always @(posedge clk)
    if (reset) \genblk1.genblk1.genblk1.genblk1.value_r  <= 1'h0;
    else if (enable) \genblk1.genblk1.genblk1.genblk1.value_r  <= data_in[162];
  assign data_out = { \genblk1.genblk1.genblk1.genblk1.value_r , \genblk1.genblk1.genblk1.genblk1.value_d  };
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_core_rsp_merge" *)
(* src = "Vortex_axi_nofpu.v:13558.1-14051.10" *)
module \$paramod$6094d38c8ff765995271d1535539866d5ff4d753\VX_core_rsp_merge (clk, reset, per_bank_core_rsp_valid, per_bank_core_rsp_pmask, per_bank_core_rsp_data, per_bank_core_rsp_tid, per_bank_core_rsp_tag, per_bank_core_rsp_ready, core_rsp_valid, core_rsp_tmask, core_rsp_tag, core_rsp_data, core_rsp_ready);
  (* src = "Vortex_axi_nofpu.v:13590.13-13590.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_nofpu.v:13612.51-13612.64" *)
  output [31:0] core_rsp_data;
  wire [31:0] core_rsp_data;
  (* src = "Vortex_axi_nofpu.v:13614.60-13614.74" *)
  input core_rsp_ready;
  wire core_rsp_ready;
  (* src = "Vortex_axi_nofpu.v:13610.80-13610.92" *)
  output [44:0] core_rsp_tag;
  wire [44:0] core_rsp_tag;
  (* src = "Vortex_axi_nofpu.v:13608.31-13608.45" *)
  output core_rsp_tmask;
  wire core_rsp_tmask;
  (* src = "Vortex_axi_nofpu.v:13606.61-13606.75" *)
  output core_rsp_valid;
  wire core_rsp_valid;
  (* src = "Vortex_axi_nofpu.v:13598.65-13598.87" *)
  input [31:0] per_bank_core_rsp_data;
  wire [31:0] per_bank_core_rsp_data;
  (* src = "Vortex_axi_nofpu.v:13596.45-13596.68" *)
  input per_bank_core_rsp_pmask;
  wire per_bank_core_rsp_pmask;
  (* src = "Vortex_axi_nofpu.v:13604.32-13604.55" *)
  output per_bank_core_rsp_ready;
  wire per_bank_core_rsp_ready;
  (* src = "Vortex_axi_nofpu.v:13602.64-13602.85" *)
  input [44:0] per_bank_core_rsp_tag;
  wire [44:0] per_bank_core_rsp_tag;
  (* src = "Vortex_axi_nofpu.v:13600.87-13600.108" *)
  input per_bank_core_rsp_tid;
  wire per_bank_core_rsp_tid;
  (* src = "Vortex_axi_nofpu.v:13594.31-13594.54" *)
  input per_bank_core_rsp_valid;
  wire per_bank_core_rsp_valid;
  (* src = "Vortex_axi_nofpu.v:13592.13-13592.18" *)
  input reset;
  wire reset;
  assign core_rsp_data = per_bank_core_rsp_data;
  assign core_rsp_tag = per_bank_core_rsp_tag;
  assign core_rsp_tmask = per_bank_core_rsp_valid;
  assign core_rsp_valid = per_bank_core_rsp_valid;
  assign per_bank_core_rsp_ready = core_rsp_ready;
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_sp_ram" *)
(* src = "Vortex_axi_nofpu.v:9475.1-9928.10" *)
module \$paramod$6110f831440f5c6a6edf37279e451953f4f3c838\VX_sp_ram (clk, addr, wren, wdata, rdata);
  (* src = "Vortex_axi_nofpu.v:9837.7-9841.28" *)
  wire [6:0] _0_;
  (* src = "Vortex_axi_nofpu.v:9837.7-9841.28" *)
  wire [18:0] _1_;
  (* src = "Vortex_axi_nofpu.v:9837.7-9841.28" *)
  wire [18:0] _2_;
  (* src = "Vortex_axi_nofpu.v:9505.27-9505.31" *)
  input [6:0] addr;
  wire [6:0] addr;
  (* src = "Vortex_axi_nofpu.v:9503.13-9503.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_nofpu.v:9511.28-9511.33" *)
  output [18:0] rdata;
  wire [18:0] rdata;
  (* src = "Vortex_axi_nofpu.v:9509.27-9509.32" *)
  input [18:0] wdata;
  wire [18:0] wdata;
  (* src = "Vortex_axi_nofpu.v:9507.29-9507.33" *)
  input wren;
  wire wren;
  (* src = "Vortex_axi_nofpu.v:9813.25-9813.28" *)
  reg [18:0] \genblk1.genblk1.genblk1.genblk1.ram  [127:0];
  always @(posedge clk) begin
    if (_2_[18])
      \genblk1.genblk1.genblk1.genblk1.ram [_0_] <= _1_;
  end
  assign rdata = \genblk1.genblk1.genblk1.genblk1.ram [addr];
  assign _2_[18] = wren ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9839.12-9839.16|Vortex_axi_nofpu.v:9839.8-9841.28" *) 1'h1 : 1'h0;
  assign _1_ = wren ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9839.12-9839.16|Vortex_axi_nofpu.v:9839.8-9841.28" *) wdata : 19'hxxxxx;
  assign _0_ = wren ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9839.12-9839.16|Vortex_axi_nofpu.v:9839.8-9841.28" *) addr : 7'hxx;
  assign _2_[17:0] = { _2_[18], _2_[18], _2_[18], _2_[18], _2_[18], _2_[18], _2_[18], _2_[18], _2_[18], _2_[18], _2_[18], _2_[18], _2_[18], _2_[18], _2_[18], _2_[18], _2_[18], _2_[18] };
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_find_first" *)
(* src = "Vortex_axi_nofpu.v:8503.1-8569.10" *)
module \$paramod$672bce74cc2313ced8325f3ecbfb9d5ad9e564d0\VX_find_first (data_i, valid_i, data_o, valid_o);
  (* src = "Vortex_axi_nofpu.v:8518.33-8518.39" *)
  input [93:0] data_i;
  wire [93:0] data_i;
  (* src = "Vortex_axi_nofpu.v:8522.28-8522.34" *)
  output [46:0] data_o;
  wire [46:0] data_o;
  (* src = "Vortex_axi_nofpu.v:8520.23-8520.30" *)
  input [1:0] valid_i;
  wire [1:0] valid_i;
  (* src = "Vortex_axi_nofpu.v:8524.14-8524.21" *)
  output valid_o;
  wire valid_o;
  assign valid_o = valid_i[0] | (* src = "Vortex_axi_nofpu.v:8559.38-8559.117" *) valid_i[1];
  assign data_o = valid_i[0] ? (* src = "Vortex_axi_nofpu.v:8561.56-8561.207" *) data_i[46:0] : data_i[93:47];
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_rr_arbiter" *)
(* src = "Vortex_axi_nofpu.v:6387.1-6710.10" *)
module \$paramod$6aca2911cf56e1a03bd0e08c4ab068762a196276\VX_rr_arbiter (clk, reset, enable, requests, grant_index, grant_onehot, grant_valid);
  wire [3:0] _00_;
  wire _01_;
  wire [3:0] _02_;
  wire _03_;
  wire [3:0] _04_;
  wire _05_;
  (* src = "Vortex_axi_nofpu.v:6405.13-6405.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_nofpu.v:6409.13-6409.19" *)
  input enable;
  wire enable;
  (* src = "Vortex_axi_nofpu.v:6478.29-6478.34" *)
  reg [1:0] \genblk1.genblk1.genblk1.state ;
  (* src = "Vortex_axi_nofpu.v:6413.35-6413.46" *)
  output [1:0] grant_index;
  wire [1:0] grant_index;
  (* src = "Vortex_axi_nofpu.v:6415.31-6415.43" *)
  output [3:0] grant_onehot;
  wire [3:0] grant_onehot;
  (* src = "Vortex_axi_nofpu.v:6417.14-6417.25" *)
  output grant_valid;
  wire grant_valid;
  (* src = "Vortex_axi_nofpu.v:6411.30-6411.38" *)
  input [3:0] requests;
  wire [3:0] requests;
  (* src = "Vortex_axi_nofpu.v:6407.13-6407.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_nofpu.v:6509.4-6516.29" *)
  always @(posedge clk)
    if (reset) \genblk1.genblk1.genblk1.state  <= 2'h0;
    else if (enable) \genblk1.genblk1.genblk1.state  <= grant_index;
  function [1:0] _07_;
    input [1:0] a;
    input [5:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:6482.5-6507.12" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _07_ = b[1:0];
      3'b?1?:
        _07_ = b[3:2];
      3'b1??:
        _07_ = b[5:4];
      default:
        _07_ = a;
    endcase
  endfunction
  assign grant_index = _07_(2'h3, 6'h06, { _05_, _03_, _01_ });
  assign _01_ = | (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:6482.5-6507.12" *) _00_;
  assign _03_ = | (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:6482.5-6507.12" *) _02_;
  assign _05_ = | (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:6482.5-6507.12" *) _04_;
  function [3:0] _11_;
    input [3:0] a;
    input [11:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:6482.5-6507.12" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _11_ = b[3:0];
      3'b?1?:
        _11_ = b[7:4];
      3'b1??:
        _11_ = b[11:8];
      default:
        _11_ = a;
    endcase
  endfunction
  assign grant_onehot = _11_(4'h8, 12'h124, { _05_, _03_, _01_ });
  assign _00_[0] = { \genblk1.genblk1.genblk1.state , requests[2:1] } == (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:6482.5-6507.12" *) 4'h2;
  assign _00_[1] = { \genblk1.genblk1.genblk1.state , requests[2] } == (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:6482.5-6507.12" *) 3'h3;
  assign _00_[2] = { \genblk1.genblk1.genblk1.state , requests } == (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:6482.5-6507.12" *) 6'h24;
  assign _00_[3] = { \genblk1.genblk1.genblk1.state , requests[2:0] } == (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:6482.5-6507.12" *) 5'h1c;
  assign _02_[0] = { \genblk1.genblk1.genblk1.state , requests[1] } == (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:6482.5-6507.12" *) 3'h1;
  assign _02_[1] = { \genblk1.genblk1.genblk1.state , requests } == (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:6482.5-6507.12" *) 6'h12;
  assign _02_[2] = { \genblk1.genblk1.genblk1.state , requests[3], requests[1:0] } == (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:6482.5-6507.12" *) 5'h12;
  assign _02_[3] = { \genblk1.genblk1.genblk1.state , requests[1:0] } == (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:6482.5-6507.12" *) 4'he;
  assign _04_[0] = { \genblk1.genblk1.genblk1.state , requests } == (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:6482.5-6507.12" *) 6'h01;
  assign _04_[1] = { \genblk1.genblk1.genblk1.state , requests[3:2], requests[0] } == (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:6482.5-6507.12" *) 5'h09;
  assign _04_[2] = { \genblk1.genblk1.genblk1.state , requests[3], requests[0] } == (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:6482.5-6507.12" *) 4'h9;
  assign _04_[3] = { \genblk1.genblk1.genblk1.state , requests[0] } == (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:6482.5-6507.12" *) 3'h7;
  assign grant_valid = | (* src = "Vortex_axi_nofpu.v:6522.25-6522.34" *) requests;
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_stream_arbiter" *)
(* src = "Vortex_axi_nofpu.v:8316.1-8502.10" *)
module \$paramod$6b8e5e3500f9765acdad5d73a5488948927c07fa\VX_stream_arbiter (clk, reset, valid_in, data_in, ready_in, valid_out, data_out, ready_out);
  (* src = "Vortex_axi_nofpu.v:8339.13-8339.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_nofpu.v:8345.50-8345.57" *)
  input [68:0] data_in;
  wire [68:0] data_in;
  (* src = "Vortex_axi_nofpu.v:8351.38-8351.46" *)
  output [68:0] data_out;
  wire [68:0] data_out;
  (* src = "Vortex_axi_nofpu.v:8347.41-8347.49" *)
  output ready_in;
  wire ready_in;
  (* src = "Vortex_axi_nofpu.v:8353.27-8353.36" *)
  input ready_out;
  wire ready_out;
  (* src = "Vortex_axi_nofpu.v:8341.13-8341.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_nofpu.v:8343.40-8343.48" *)
  input valid_in;
  wire valid_in;
  (* src = "Vortex_axi_nofpu.v:8349.28-8349.37" *)
  output valid_out;
  wire valid_out;
  assign data_out = data_in;
  assign ready_in = ready_out;
  assign valid_out = valid_in;
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_pipe_register" *)
(* src = "Vortex_axi_nofpu.v:8880.1-8980.10" *)
module \$paramod$6e573bfe2d775db6c8394da5008ca1077e995d73\VX_pipe_register (clk, reset, enable, data_in, data_out);
  (* src = "Vortex_axi_nofpu.v:8894.13-8894.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_nofpu.v:8900.27-8900.34" *)
  input [4:0] data_in;
  wire [4:0] data_in;
  (* src = "Vortex_axi_nofpu.v:8902.28-8902.36" *)
  output [4:0] data_out;
  wire [4:0] data_out;
  (* src = "Vortex_axi_nofpu.v:8898.13-8898.19" *)
  input enable;
  wire enable;
  (* src = "Vortex_axi_nofpu.v:8943.34-8943.41" *)
  reg [3:0] \genblk1.genblk1.genblk1.genblk1.value_d ;
  (* src = "Vortex_axi_nofpu.v:8945.24-8945.31" *)
  reg \genblk1.genblk1.genblk1.genblk1.value_r ;
  (* src = "Vortex_axi_nofpu.v:8896.13-8896.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_nofpu.v:8956.5-8960.50" *)
  always @(posedge clk)
    if (enable) \genblk1.genblk1.genblk1.genblk1.value_d  <= data_in[3:0];
  (* src = "Vortex_axi_nofpu.v:8947.5-8954.52" *)
  always @(posedge clk)
    if (reset) \genblk1.genblk1.genblk1.genblk1.value_r  <= 1'h0;
    else if (enable) \genblk1.genblk1.genblk1.genblk1.value_r  <= data_in[4];
  assign data_out = { \genblk1.genblk1.genblk1.genblk1.value_r , \genblk1.genblk1.genblk1.genblk1.value_d  };
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_bits_remove" *)
(* src = "Vortex_axi_nofpu.v:10298.1-10327.10" *)
module \$paramod$6e6a6a12c936bf538983e26c7cb38d5bab45696d\VX_bits_remove (data_in, data_out);
  (* src = "Vortex_axi_nofpu.v:10309.23-10309.30" *)
  input [47:0] data_in;
  wire [47:0] data_in;
  (* src = "Vortex_axi_nofpu.v:10311.30-10311.38" *)
  output [46:0] data_out;
  wire [46:0] data_out;
  assign data_out = data_in[47:1];
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_dp_ram" *)
(* src = "Vortex_axi_nofpu.v:7114.1-7570.10" *)
module \$paramod$721ee7a247787a100595e6c8082143b3302e3ef0\VX_dp_ram (clk, wren, waddr, wdata, raddr, rdata);
  (* src = "Vortex_axi_nofpu.v:7312.6-7316.28" *)
  wire _0_;
  (* src = "Vortex_axi_nofpu.v:7312.6-7316.28" *)
  wire [77:0] _1_;
  (* src = "Vortex_axi_nofpu.v:7312.6-7316.28" *)
  wire [77:0] _2_;
  (* src = "Vortex_axi_nofpu.v:7143.13-7143.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_nofpu.v:7151.27-7151.32" *)
  input raddr;
  wire raddr;
  (* src = "Vortex_axi_nofpu.v:7153.28-7153.33" *)
  output [77:0] rdata;
  wire [77:0] rdata;
  (* src = "Vortex_axi_nofpu.v:7147.27-7147.32" *)
  input waddr;
  wire waddr;
  (* src = "Vortex_axi_nofpu.v:7149.27-7149.32" *)
  input [77:0] wdata;
  wire [77:0] wdata;
  (* src = "Vortex_axi_nofpu.v:7145.29-7145.33" *)
  input wren;
  wire wren;
  (* src = "Vortex_axi_nofpu.v:7288.24-7288.27" *)
  reg [77:0] \genblk1.genblk1.genblk1.ram  [1:0];
  always @(posedge clk) begin
    if (_2_[77])
      \genblk1.genblk1.genblk1.ram [_0_] <= _1_;
  end
  assign rdata = \genblk1.genblk1.genblk1.ram [raddr];
  assign _2_[77] = wren ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:7314.11-7314.15|Vortex_axi_nofpu.v:7314.7-7316.28" *) 1'h1 : 1'h0;
  assign _1_ = wren ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:7314.11-7314.15|Vortex_axi_nofpu.v:7314.7-7316.28" *) wdata : 78'hxxxxxxxxxxxxxxxxxxxx;
  assign _0_ = wren ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:7314.11-7314.15|Vortex_axi_nofpu.v:7314.7-7316.28" *) waddr : 1'hx;
  assign _2_[76:0] = { _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77], _2_[77] };
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_mem_arb" *)
(* src = "Vortex_axi_nofpu.v:547.1-750.10" *)
module \$paramod$72da384879d6cf1a0c9fb1c766bb2101119b8779\VX_mem_arb (clk, reset, req_valid_in, req_tag_in, req_addr_in, req_rw_in, req_byteen_in, req_data_in, req_ready_in, req_valid_out, req_tag_out, req_addr_out, req_rw_out, req_byteen_out, req_data_out, req_ready_out, rsp_valid_in, rsp_tag_in, rsp_data_in, rsp_ready_in, rsp_valid_out
, rsp_tag_out, rsp_data_out, rsp_ready_out);
  (* src = "Vortex_axi_nofpu.v:596.13-596.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_nofpu.v:604.45-604.56" *)
  input [25:0] req_addr_in;
  wire [25:0] req_addr_in;
  (* src = "Vortex_axi_nofpu.v:618.33-618.45" *)
  output [25:0] req_addr_out;
  wire [25:0] req_addr_out;
  (* src = "Vortex_axi_nofpu.v:608.44-608.57" *)
  input [63:0] req_byteen_in;
  wire [63:0] req_byteen_in;
  (* src = "Vortex_axi_nofpu.v:622.32-622.46" *)
  output [63:0] req_byteen_out;
  wire [63:0] req_byteen_out;
  (* src = "Vortex_axi_nofpu.v:610.45-610.56" *)
  input [511:0] req_data_in;
  wire [511:0] req_data_in;
  (* src = "Vortex_axi_nofpu.v:624.33-624.45" *)
  output [511:0] req_data_out;
  wire [511:0] req_data_out;
  (* src = "Vortex_axi_nofpu.v:612.31-612.43" *)
  output req_ready_in;
  wire req_ready_in;
  (* src = "Vortex_axi_nofpu.v:626.13-626.26" *)
  input req_ready_out;
  wire req_ready_out;
  (* src = "Vortex_axi_nofpu.v:606.30-606.39" *)
  input req_rw_in;
  wire req_rw_in;
  (* src = "Vortex_axi_nofpu.v:620.14-620.24" *)
  output req_rw_out;
  wire req_rw_out;
  (* src = "Vortex_axi_nofpu.v:602.47-602.57" *)
  input [53:0] req_tag_in;
  wire [53:0] req_tag_in;
  (* src = "Vortex_axi_nofpu.v:616.36-616.47" *)
  output [53:0] req_tag_out;
  wire [53:0] req_tag_out;
  (* src = "Vortex_axi_nofpu.v:600.30-600.42" *)
  input req_valid_in;
  wire req_valid_in;
  (* src = "Vortex_axi_nofpu.v:614.14-614.27" *)
  output req_valid_out;
  wire req_valid_out;
  (* src = "Vortex_axi_nofpu.v:598.13-598.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_nofpu.v:632.32-632.43" *)
  input [511:0] rsp_data_in;
  wire [511:0] rsp_data_in;
  (* src = "Vortex_axi_nofpu.v:640.46-640.58" *)
  output [511:0] rsp_data_out;
  wire [511:0] rsp_data_out;
  (* src = "Vortex_axi_nofpu.v:634.14-634.26" *)
  output rsp_ready_in;
  wire rsp_ready_in;
  (* src = "Vortex_axi_nofpu.v:642.30-642.43" *)
  input rsp_ready_out;
  wire rsp_ready_out;
  (* src = "Vortex_axi_nofpu.v:630.35-630.45" *)
  input [53:0] rsp_tag_in;
  wire [53:0] rsp_tag_in;
  (* src = "Vortex_axi_nofpu.v:638.48-638.59" *)
  output [53:0] rsp_tag_out;
  wire [53:0] rsp_tag_out;
  (* src = "Vortex_axi_nofpu.v:628.13-628.25" *)
  input rsp_valid_in;
  wire rsp_valid_in;
  (* src = "Vortex_axi_nofpu.v:636.31-636.44" *)
  output rsp_valid_out;
  wire rsp_valid_out;
  assign req_addr_out = req_addr_in;
  assign req_byteen_out = req_byteen_in;
  assign req_data_out = req_data_in;
  assign req_ready_in = req_ready_out;
  assign req_rw_out = req_rw_in;
  assign req_tag_out = req_tag_in;
  assign req_valid_out = req_valid_in;
  assign rsp_data_out = rsp_data_in;
  assign rsp_ready_in = rsp_ready_out;
  assign rsp_tag_out = rsp_tag_in;
  assign rsp_valid_out = rsp_valid_in;
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_dp_ram" *)
(* src = "Vortex_axi_nofpu.v:7114.1-7570.10" *)
module \$paramod$75059135f26d9249a2f098351c4706b7e99d80da\VX_dp_ram (clk, wren, waddr, wdata, raddr, rdata);
  (* src = "Vortex_axi_nofpu.v:7312.6-7316.28" *)
  wire [1:0] _0_;
  (* src = "Vortex_axi_nofpu.v:7312.6-7316.28" *)
  wire [94:0] _1_;
  (* src = "Vortex_axi_nofpu.v:7312.6-7316.28" *)
  wire [94:0] _2_;
  (* src = "Vortex_axi_nofpu.v:7143.13-7143.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_nofpu.v:7151.27-7151.32" *)
  input [1:0] raddr;
  wire [1:0] raddr;
  (* src = "Vortex_axi_nofpu.v:7153.28-7153.33" *)
  output [94:0] rdata;
  wire [94:0] rdata;
  (* src = "Vortex_axi_nofpu.v:7147.27-7147.32" *)
  input [1:0] waddr;
  wire [1:0] waddr;
  (* src = "Vortex_axi_nofpu.v:7149.27-7149.32" *)
  input [94:0] wdata;
  wire [94:0] wdata;
  (* src = "Vortex_axi_nofpu.v:7145.29-7145.33" *)
  input wren;
  wire wren;
  (* src = "Vortex_axi_nofpu.v:7288.24-7288.27" *)
  reg [94:0] \genblk1.genblk1.genblk1.ram  [3:0];
  always @(posedge clk) begin
    if (_2_[94])
      \genblk1.genblk1.genblk1.ram [_0_] <= _1_;
  end
  assign rdata = \genblk1.genblk1.genblk1.ram [raddr];
  assign _2_[94] = wren ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:7314.11-7314.15|Vortex_axi_nofpu.v:7314.7-7316.28" *) 1'h1 : 1'h0;
  assign _1_ = wren ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:7314.11-7314.15|Vortex_axi_nofpu.v:7314.7-7316.28" *) wdata : 95'hxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _0_ = wren ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:7314.11-7314.15|Vortex_axi_nofpu.v:7314.7-7316.28" *) waddr : 2'hx;
  assign _2_[93:0] = { _2_[94], _2_[94], _2_[94], _2_[94], _2_[94], _2_[94], _2_[94], _2_[94], _2_[94], _2_[94], _2_[94], _2_[94], _2_[94], _2_[94], _2_[94], _2_[94], _2_[94], _2_[94], _2_[94], _2_[94], _2_[94], _2_[94], _2_[94], _2_[94], _2_[94], _2_[94], _2_[94], _2_[94], _2_[94], _2_[94], _2_[94], _2_[94], _2_[94], _2_[94], _2_[94], _2_[94], _2_[94], _2_[94], _2_[94], _2_[94], _2_[94], _2_[94], _2_[94], _2_[94], _2_[94], _2_[94], _2_[94], _2_[94], _2_[94], _2_[94], _2_[94], _2_[94], _2_[94], _2_[94], _2_[94], _2_[94], _2_[94], _2_[94], _2_[94], _2_[94], _2_[94], _2_[94], _2_[94], _2_[94], _2_[94], _2_[94], _2_[94], _2_[94], _2_[94], _2_[94], _2_[94], _2_[94], _2_[94], _2_[94], _2_[94], _2_[94], _2_[94], _2_[94], _2_[94], _2_[94], _2_[94], _2_[94], _2_[94], _2_[94], _2_[94], _2_[94], _2_[94], _2_[94], _2_[94], _2_[94], _2_[94], _2_[94], _2_[94], _2_[94] };
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_nc_bypass" *)
(* src = "Vortex_axi_nofpu.v:14416.1-14930.10" *)
module \$paramod$7528b535ded6675fd5f59a3dc4f96a033af773a8\VX_nc_bypass (clk, reset, core_req_valid_in, core_req_rw_in, core_req_addr_in, core_req_byteen_in, core_req_data_in, core_req_tag_in, core_req_ready_in, core_req_valid_out, core_req_rw_out, core_req_addr_out, core_req_byteen_out, core_req_data_out, core_req_tag_out, core_req_ready_out, core_rsp_valid_in, core_rsp_tmask_in, core_rsp_data_in, core_rsp_tag_in, core_rsp_ready_in
, core_rsp_valid_out, core_rsp_tmask_out, core_rsp_data_out, core_rsp_tag_out, core_rsp_ready_out, mem_req_valid_in, mem_req_rw_in, mem_req_addr_in, mem_req_pmask_in, mem_req_byteen_in, mem_req_wsel_in, mem_req_data_in, mem_req_tag_in, mem_req_ready_in, mem_req_valid_out, mem_req_rw_out, mem_req_addr_out, mem_req_pmask_out, mem_req_byteen_out, mem_req_wsel_out, mem_req_data_out
, mem_req_tag_out, mem_req_ready_out, mem_rsp_valid_in, mem_rsp_data_in, mem_rsp_tag_in, mem_rsp_ready_in, mem_rsp_valid_out, mem_rsp_data_out, mem_rsp_tag_out, mem_rsp_ready_out);
  (* src = "Vortex_axi_nofpu.v:14873.5-14878.8" *)
  wire [1:0] _00_;
  (* src = "Vortex_axi_nofpu.v:14873.5-14878.8" *)
  wire [1:0] _01_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [31:0] _02_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _03_;
  (* src = "Vortex_axi_nofpu.v:14671.63-14671.101" *)
  wire _04_;
  (* src = "Vortex_axi_nofpu.v:14671.62-14671.124" *)
  wire _05_;
  (* src = "Vortex_axi_nofpu.v:14671.62-14671.124" *)
  wire _06_;
  (* src = "Vortex_axi_nofpu.v:14927.47-14927.87" *)
  wire _07_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [31:0] _08_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _09_;
  (* src = "Vortex_axi_nofpu.v:14642.50-14642.67" *)
  wire [1:0] _10_;
  (* src = "Vortex_axi_nofpu.v:14671.63-14671.80" *)
  wire _11_;
  (* src = "Vortex_axi_nofpu.v:14905.49-14905.76" *)
  wire _12_;
  (* src = "Vortex_axi_nofpu.v:14927.47-14927.65" *)
  wire _13_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  (* unused_bits = "2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _14_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [31:0] _15_;
  (* src = "Vortex_axi_nofpu.v:14501.13-14501.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_nofpu.v:14509.50-14509.66" *)
  input [59:0] core_req_addr_in;
  wire [59:0] core_req_addr_in;
  (* src = "Vortex_axi_nofpu.v:14705.31-14705.51" *)
  wire [29:0] core_req_addr_in_sel;
  (* src = "Vortex_axi_nofpu.v:14523.51-14523.68" *)
  output [59:0] core_req_addr_out;
  wire [59:0] core_req_addr_out;
  (* src = "Vortex_axi_nofpu.v:14511.49-14511.67" *)
  input [7:0] core_req_byteen_in;
  wire [7:0] core_req_byteen_in;
  (* src = "Vortex_axi_nofpu.v:14703.30-14703.52" *)
  wire [3:0] core_req_byteen_in_sel;
  (* src = "Vortex_axi_nofpu.v:14525.50-14525.69" *)
  output [7:0] core_req_byteen_out;
  wire [7:0] core_req_byteen_out;
  (* src = "Vortex_axi_nofpu.v:14513.50-14513.66" *)
  input [63:0] core_req_data_in;
  wire [63:0] core_req_data_in;
  (* src = "Vortex_axi_nofpu.v:14701.31-14701.51" *)
  wire [31:0] core_req_data_in_sel;
  (* src = "Vortex_axi_nofpu.v:14527.51-14527.68" *)
  output [63:0] core_req_data_out;
  wire [63:0] core_req_data_out;
  (* src = "Vortex_axi_nofpu.v:14621.24-14621.39" *)
  wire [1:0] core_req_nc_sel;
  (* src = "Vortex_axi_nofpu.v:14619.55-14619.70" *)
  wire core_req_nc_tid;
  (* src = "Vortex_axi_nofpu.v:14623.7-14623.24" *)
  wire core_req_nc_valid;
  (* src = "Vortex_axi_nofpu.v:14517.31-14517.48" *)
  output [1:0] core_req_ready_in;
  wire [1:0] core_req_ready_in;
  (* src = "Vortex_axi_nofpu.v:14531.30-14531.48" *)
  input [1:0] core_req_ready_out;
  wire [1:0] core_req_ready_out;
  (* src = "Vortex_axi_nofpu.v:14507.30-14507.44" *)
  input [1:0] core_req_rw_in;
  wire [1:0] core_req_rw_in;
  (* src = "Vortex_axi_nofpu.v:14707.7-14707.25" *)
  wire core_req_rw_in_sel;
  (* src = "Vortex_axi_nofpu.v:14521.31-14521.46" *)
  output [1:0] core_req_rw_out;
  wire [1:0] core_req_rw_out;
  (* src = "Vortex_axi_nofpu.v:14515.52-14515.67" *)
  input [93:0] core_req_tag_in;
  wire [93:0] core_req_tag_in;
  (* src = "Vortex_axi_nofpu.v:14699.33-14699.52" *)
  wire [46:0] core_req_tag_in_sel;
  (* src = "Vortex_axi_nofpu.v:14529.54-14529.70" *)
  output [91:0] core_req_tag_out;
  wire [91:0] core_req_tag_out;
  (* src = "Vortex_axi_nofpu.v:14505.30-14505.47" *)
  input [1:0] core_req_valid_in;
  wire [1:0] core_req_valid_in;
  (* src = "Vortex_axi_nofpu.v:14615.24-14615.44" *)
  wire [1:0] core_req_valid_in_nc;
  (* src = "Vortex_axi_nofpu.v:14519.31-14519.49" *)
  output [1:0] core_req_valid_out;
  wire [1:0] core_req_valid_out;
  (* src = "Vortex_axi_nofpu.v:14537.50-14537.66" *)
  input [63:0] core_rsp_data_in;
  wire [63:0] core_rsp_data_in;
  (* src = "Vortex_axi_nofpu.v:14547.51-14547.68" *)
  output [63:0] core_rsp_data_out;
  wire [63:0] core_rsp_data_out;
  (* src = "Vortex_axi_nofpu.v:14541.35-14541.52" *)
  output core_rsp_ready_in;
  wire core_rsp_ready_in;
  (* src = "Vortex_axi_nofpu.v:14551.34-14551.52" *)
  input core_rsp_ready_out;
  wire core_rsp_ready_out;
  (* src = "Vortex_axi_nofpu.v:14539.57-14539.72" *)
  input [45:0] core_rsp_tag_in;
  wire [45:0] core_rsp_tag_in;
  (* src = "Vortex_axi_nofpu.v:14549.57-14549.73" *)
  output [46:0] core_rsp_tag_out;
  wire [46:0] core_rsp_tag_out;
  (* src = "Vortex_axi_nofpu.v:14797.50-14797.68" *)
  wire [46:0] core_rsp_tag_out_c;
  (* src = "Vortex_axi_nofpu.v:14535.30-14535.47" *)
  input [1:0] core_rsp_tmask_in;
  wire [1:0] core_rsp_tmask_in;
  (* src = "Vortex_axi_nofpu.v:14545.31-14545.49" *)
  output [1:0] core_rsp_tmask_out;
  wire [1:0] core_rsp_tmask_out;
  (* src = "Vortex_axi_nofpu.v:14533.34-14533.51" *)
  input core_rsp_valid_in;
  wire core_rsp_valid_in;
  (* src = "Vortex_axi_nofpu.v:14543.35-14543.53" *)
  output core_rsp_valid_out;
  wire core_rsp_valid_out;
  (* src = "Vortex_axi_nofpu.v:14871.26-14871.45" *)
  wire [1:0] \genblk7.genblk1.core_rsp_tmask_in_r ;
  (* src = "Vortex_axi_nofpu.v:14799.7-14799.20" *)
  wire is_mem_rsp_nc;
  (* src = "Vortex_axi_nofpu.v:14557.36-14557.51" *)
  input [25:0] mem_req_addr_in;
  wire [25:0] mem_req_addr_in;
  (* src = "Vortex_axi_nofpu.v:14575.37-14575.53" *)
  output [25:0] mem_req_addr_out;
  wire [25:0] mem_req_addr_out;
  (* src = "Vortex_axi_nofpu.v:14561.50-14561.67" *)
  input [3:0] mem_req_byteen_in;
  wire [3:0] mem_req_byteen_in;
  (* src = "Vortex_axi_nofpu.v:14579.51-14579.69" *)
  output [3:0] mem_req_byteen_out;
  wire [3:0] mem_req_byteen_out;
  (* src = "Vortex_axi_nofpu.v:14565.51-14565.66" *)
  input [31:0] mem_req_data_in;
  wire [31:0] mem_req_data_in;
  (* src = "Vortex_axi_nofpu.v:14583.52-14583.68" *)
  output [31:0] mem_req_data_out;
  wire [31:0] mem_req_data_out;
  (* src = "Vortex_axi_nofpu.v:14559.31-14559.47" *)
  input mem_req_pmask_in;
  wire mem_req_pmask_in;
  (* src = "Vortex_axi_nofpu.v:14577.32-14577.49" *)
  output mem_req_pmask_out;
  wire mem_req_pmask_out;
  (* src = "Vortex_axi_nofpu.v:14569.14-14569.30" *)
  output mem_req_ready_in;
  wire mem_req_ready_in;
  (* src = "Vortex_axi_nofpu.v:14587.13-14587.30" *)
  input mem_req_ready_out;
  wire mem_req_ready_out;
  (* src = "Vortex_axi_nofpu.v:14555.13-14555.26" *)
  input mem_req_rw_in;
  wire mem_req_rw_in;
  (* src = "Vortex_axi_nofpu.v:14573.14-14573.28" *)
  output mem_req_rw_out;
  wire mem_req_rw_out;
  (* src = "Vortex_axi_nofpu.v:14567.38-14567.52" *)
  input [2:0] mem_req_tag_in;
  wire [2:0] mem_req_tag_in;
  (* src = "Vortex_axi_nofpu.v:14684.32-14684.48" *)
  wire [3:0] mem_req_tag_in_c;
  (* src = "Vortex_axi_nofpu.v:14585.40-14585.55" *)
  output [52:0] mem_req_tag_out;
  wire [52:0] mem_req_tag_out;
  (* src = "Vortex_axi_nofpu.v:14553.13-14553.29" *)
  input mem_req_valid_in;
  wire mem_req_valid_in;
  (* src = "Vortex_axi_nofpu.v:14571.14-14571.31" *)
  output mem_req_valid_out;
  wire mem_req_valid_out;
  (* src = "Vortex_axi_nofpu.v:14563.51-14563.66" *)
  input [3:0] mem_req_wsel_in;
  wire [3:0] mem_req_wsel_in;
  (* src = "Vortex_axi_nofpu.v:14581.52-14581.68" *)
  output [3:0] mem_req_wsel_out;
  wire [3:0] mem_req_wsel_out;
  (* src = "Vortex_axi_nofpu.v:14591.36-14591.51" *)
  input [511:0] mem_rsp_data_in;
  wire [511:0] mem_rsp_data_in;
  (* src = "Vortex_axi_nofpu.v:14599.37-14599.53" *)
  output [511:0] mem_rsp_data_out;
  wire [511:0] mem_rsp_data_out;
  (* src = "Vortex_axi_nofpu.v:14595.14-14595.30" *)
  output mem_rsp_ready_in;
  wire mem_rsp_ready_in;
  (* src = "Vortex_axi_nofpu.v:14603.13-14603.30" *)
  input mem_rsp_ready_out;
  wire mem_rsp_ready_out;
  (* src = "Vortex_axi_nofpu.v:14593.39-14593.53" *)
  input [52:0] mem_rsp_tag_in;
  wire [52:0] mem_rsp_tag_in;
  (* src = "Vortex_axi_nofpu.v:14601.39-14601.54" *)
  output [2:0] mem_rsp_tag_out;
  wire [2:0] mem_rsp_tag_out;
  (* src = "Vortex_axi_nofpu.v:14589.13-14589.29" *)
  input mem_rsp_valid_in;
  wire mem_rsp_valid_in;
  (* src = "Vortex_axi_nofpu.v:14597.14-14597.31" *)
  output mem_rsp_valid_out;
  wire mem_rsp_valid_out;
  (* src = "Vortex_axi_nofpu.v:14503.13-14503.18" *)
  input reset;
  wire reset;
  assign _03_ = 2'h0 & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _09_;
  assign core_req_valid_in_nc = core_req_valid_in & (* src = "Vortex_axi_nofpu.v:14633.32-14633.68" *) { core_req_tag_in[47], core_req_tag_in[0] };
  assign core_req_valid_out = core_req_valid_in & (* src = "Vortex_axi_nofpu.v:14642.30-14642.67" *) _10_;
  assign _05_ = _04_ && (* src = "Vortex_axi_nofpu.v:14671.62-14671.124" *) core_req_nc_sel[0];
  assign _04_ = _11_ && (* src = "Vortex_axi_nofpu.v:14671.63-14671.101" *) mem_req_ready_out;
  assign _06_ = _04_ && (* src = "Vortex_axi_nofpu.v:14671.62-14671.124" *) core_req_nc_sel[1];
  assign is_mem_rsp_nc = mem_rsp_valid_in && (* src = "Vortex_axi_nofpu.v:14799.23-14799.69" *) mem_rsp_tag_in[0];
  assign mem_rsp_valid_out = mem_rsp_valid_in && (* src = "Vortex_axi_nofpu.v:14905.29-14905.76" *) _12_;
  assign _07_ = _13_ && (* src = "Vortex_axi_nofpu.v:14927.47-14927.87" *) core_rsp_ready_out;
  assign mem_req_valid_out = mem_req_valid_in || (* src = "Vortex_axi_nofpu.v:14680.29-14680.66" *) core_req_nc_valid;
  assign core_rsp_valid_out = core_rsp_valid_in || (* src = "Vortex_axi_nofpu.v:14862.32-14862.66" *) is_mem_rsp_nc;
  assign _02_[31:1] = core_req_nc_tid * (* src = "Vortex_axi_nofpu.v:14719.142-14719.169" *) 31'h00000039;
  assign _08_ = - (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) $signed({ 31'h00000000, mem_rsp_tag_in[51] });
  assign _09_ = ~ (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _01_;
  assign _10_ = ~ (* src = "Vortex_axi_nofpu.v:14642.50-14642.67" *) { core_req_tag_in[47], core_req_tag_in[0] };
  assign _11_ = ~ (* src = "Vortex_axi_nofpu.v:14671.63-14671.80" *) mem_req_valid_in;
  assign _12_ = ~ (* src = "Vortex_axi_nofpu.v:14905.49-14905.76" *) mem_rsp_tag_in[0];
  assign _13_ = ~ (* src = "Vortex_axi_nofpu.v:14927.47-14927.65" *) core_rsp_valid_in;
  assign \genblk7.genblk1.core_rsp_tmask_in_r  = _03_ | (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _00_;
  assign _01_ = $signed(_08_) < 0 ? 1'h1 << - _08_ : 1'h1 >> _08_;
  assign { _14_[31:2], _00_ } = $signed(_08_) < 0 ? 1'h1 << - _08_ : 1'h1 >> _08_;
  wire [227:0] _53_ = { core_req_tag_in[93:47], core_req_data_in[63:32], core_req_byteen_in[7:4], core_req_addr_in[59:30], core_req_rw_in[1], core_req_tag_in[46:0], core_req_data_in[31:0], core_req_byteen_in[3:0], core_req_addr_in[29:0], core_req_rw_in[0] };
  assign { core_req_tag_in_sel, core_req_data_in_sel, core_req_byteen_in_sel, core_req_addr_in_sel, core_req_rw_in_sel } = _53_[$signed({ _02_[31:1], 1'h0 }) +: 114];
  wire [511:0] _54_ = mem_rsp_data_in;
  assign _15_ = _54_[$signed({ 23'h000000, mem_rsp_tag_in[50:47], 5'h00 }) +: 32];
  assign core_req_ready_in[0] = core_req_valid_in_nc[0] ? (* src = "Vortex_axi_nofpu.v:14671.36-14671.148" *) _05_ : core_req_ready_out[0];
  assign core_req_ready_in[1] = core_req_valid_in_nc[1] ? (* src = "Vortex_axi_nofpu.v:14671.36-14671.148" *) _06_ : core_req_ready_out[1];
  assign mem_req_rw_out = mem_req_valid_in ? (* src = "Vortex_axi_nofpu.v:14735.27-14735.80" *) mem_req_rw_in : core_req_rw_in_sel;
  assign mem_req_addr_out = mem_req_valid_in ? (* src = "Vortex_axi_nofpu.v:14737.29-14737.105" *) mem_req_addr_in : core_req_addr_in_sel[29:4];
  assign mem_req_pmask_out = mem_req_valid_in ? (* src = "Vortex_axi_nofpu.v:14773.32-14773.91" *) mem_req_pmask_in : 1'h1;
  assign mem_req_byteen_out = mem_req_valid_in ? (* src = "Vortex_axi_nofpu.v:14775.33-14775.91" *) mem_req_byteen_in : core_req_byteen_in_sel;
  assign mem_req_wsel_out = mem_req_valid_in ? (* src = "Vortex_axi_nofpu.v:14777.31-14777.85" *) mem_req_wsel_in : core_req_addr_in_sel[3:0];
  assign mem_req_data_out = mem_req_valid_in ? (* src = "Vortex_axi_nofpu.v:14779.31-14779.85" *) mem_req_data_in : core_req_data_in_sel;
  assign mem_req_tag_out = mem_req_valid_in ? (* src = "Vortex_axi_nofpu.v:14781.30-14781.154" *) { 49'h0000000000000, mem_req_tag_in_c } : { 1'h0, core_req_nc_tid, core_req_addr_in_sel[3:0], core_req_tag_in_sel };
  assign core_rsp_tag_out = core_rsp_valid_in ? (* src = "Vortex_axi_nofpu.v:14864.31-14864.111" *) core_rsp_tag_out_c : mem_rsp_tag_in[46:0];
  assign core_rsp_tmask_out = core_rsp_valid_in ? (* src = "Vortex_axi_nofpu.v:14880.34-14880.93" *) core_rsp_tmask_in : \genblk7.genblk1.core_rsp_tmask_in_r ;
  assign core_rsp_data_out[31:0] = core_rsp_valid_in ? (* src = "Vortex_axi_nofpu.v:14892.72-14892.213" *) core_rsp_data_in[31:0] : _15_;
  assign core_rsp_data_out[63:32] = core_rsp_valid_in ? (* src = "Vortex_axi_nofpu.v:14892.72-14892.213" *) core_rsp_data_in[63:32] : _15_;
  assign mem_rsp_ready_in = is_mem_rsp_nc ? (* src = "Vortex_axi_nofpu.v:14927.31-14927.107" *) _07_ : mem_rsp_ready_out;
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:14635.38-14640.3" *)
  \$paramod\VX_priority_encoder\N=s32'00000000000000000000000000000010  core_req_sel (
    .data_in(core_req_valid_in_nc),
    .index(core_req_nc_tid),
    .onehot(core_req_nc_sel),
    .valid_out(core_req_nc_valid)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:14659.6-14662.5" *)
  \$paramod$56574c50ad4c7ad0423696182b08afedf1019466\VX_bits_remove  \genblk2[0].core_req_tag_remove  (
    .data_in(core_req_tag_in[46:0]),
    .data_out(core_req_tag_out[45:0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:14659.6-14662.5" *)
  \$paramod$56574c50ad4c7ad0423696182b08afedf1019466\VX_bits_remove  \genblk2[1].core_req_tag_remove  (
    .data_in(core_req_tag_in[93:47]),
    .data_out(core_req_tag_out[91:46])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:14811.6-14815.5" *)
  \$paramod$c69d822ebeff72bc9df737551cd9244e686bfc7b\VX_bits_insert  \genblk6[0].core_rsp_tag_insert  (
    .data_in(core_rsp_tag_in),
    .data_out(core_rsp_tag_out_c),
    .sel_in(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:14693.4-14697.3" *)
  \$paramod$8bd56ef9860bc3ac93b2a3dc649c06b918089f70\VX_bits_insert  mem_req_tag_insert (
    .data_in(mem_req_tag_in),
    .data_out(mem_req_tag_in_c),
    .sel_in(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:14913.4-14916.3" *)
  \$paramod$95bd6fb0aa2f5c7c9391800bda1d515dad5669e7\VX_bits_remove  mem_rsp_tag_remove (
    .data_in(mem_rsp_tag_in[3:0]),
    .data_out(mem_rsp_tag_out)
  );
  assign _14_[1:0] = _00_;
  assign core_req_addr_out = core_req_addr_in;
  assign core_req_byteen_out = core_req_byteen_in;
  assign core_req_data_out = core_req_data_in;
  assign core_req_rw_out = core_req_rw_in;
  assign core_rsp_ready_in = core_rsp_ready_out;
  assign mem_req_ready_in = mem_req_ready_out;
  assign mem_rsp_data_out = mem_rsp_data_in;
  assign _02_[0] = 1'h0;
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_fifo_queue" *)
(* src = "Vortex_axi_nofpu.v:9068.1-9403.10" *)
module \$paramod$79ac7cfa0c1426a28896f0459d754b1d25c0b97f\VX_fifo_queue (clk, reset, push, pop, data_in, data_out, empty, alm_empty, full, alm_full, size);
  (* src = "Vortex_axi_nofpu.v:9246.17-9246.95" *)
  wire [1:0] _00_;
  (* src = "Vortex_axi_nofpu.v:9306.20-9306.52" *)
  wire [1:0] _01_;
  (* src = "Vortex_axi_nofpu.v:9308.20-9308.51" *)
  wire [1:0] _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  (* src = "Vortex_axi_nofpu.v:9218.13-9218.56" *)
  wire _12_;
  (* src = "Vortex_axi_nofpu.v:9221.13-9221.55" *)
  wire _13_;
  (* src = "Vortex_axi_nofpu.v:9234.11-9234.53" *)
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  wire _18_;
  wire _19_;
  wire _20_;
  wire _21_;
  wire _22_;
  wire _23_;
  wire _24_;
  wire _25_;
  wire _26_;
  wire _27_;
  wire _28_;
  wire _29_;
  wire _30_;
  wire _31_;
  (* src = "Vortex_axi_nofpu.v:9246.57-9246.93" *)
  wire [1:0] _32_;
  (* src = "Vortex_axi_nofpu.v:9112.14-9112.23" *)
  output alm_empty;
  reg alm_empty;
  (* src = "Vortex_axi_nofpu.v:9116.14-9116.22" *)
  output alm_full;
  reg alm_full;
  (* src = "Vortex_axi_nofpu.v:9098.13-9098.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_nofpu.v:9106.27-9106.34" *)
  input [68:0] data_in;
  wire [68:0] data_in;
  (* src = "Vortex_axi_nofpu.v:9108.28-9108.36" *)
  output [68:0] data_out;
  wire [68:0] data_out;
  (* src = "Vortex_axi_nofpu.v:9110.14-9110.19" *)
  output empty;
  reg empty;
  (* src = "Vortex_axi_nofpu.v:9114.14-9114.18" *)
  output full;
  reg full;
  (* src = "Vortex_axi_nofpu.v:9292.24-9292.32" *)
  reg [1:0] \genblk1.genblk1.genblk1.rd_ptr_r ;
  (* src = "Vortex_axi_nofpu.v:9294.24-9294.32" *)
  reg [1:0] \genblk1.genblk1.genblk1.wr_ptr_r ;
  (* src = "Vortex_axi_nofpu.v:9189.22-9189.28" *)
  reg [1:0] \genblk1.used_r ;
  (* src = "Vortex_axi_nofpu.v:9104.13-9104.16" *)
  input pop;
  wire pop;
  (* src = "Vortex_axi_nofpu.v:9102.13-9102.17" *)
  input push;
  wire push;
  (* src = "Vortex_axi_nofpu.v:9100.13-9100.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_nofpu.v:9118.28-9118.32" *)
  output [2:0] size;
  wire [2:0] size;
  assign _00_ = \genblk1.used_r  + (* src = "Vortex_axi_nofpu.v:9246.17-9246.95" *) _32_;
  assign _01_ = \genblk1.genblk1.genblk1.wr_ptr_r  + (* src = "Vortex_axi_nofpu.v:9306.20-9306.52" *) { 1'h0, push };
  assign _02_ = \genblk1.genblk1.genblk1.rd_ptr_r  + (* src = "Vortex_axi_nofpu.v:9308.20-9308.51" *) { 1'h0, pop };
  (* src = "Vortex_axi_nofpu.v:9296.6-9309.10" *)
  always @(posedge clk)
    if (reset) \genblk1.genblk1.genblk1.wr_ptr_r  <= 2'h0;
    else \genblk1.genblk1.genblk1.wr_ptr_r  <= _01_;
  (* src = "Vortex_axi_nofpu.v:9296.6-9309.10" *)
  always @(posedge clk)
    if (reset) \genblk1.genblk1.genblk1.rd_ptr_r  <= 2'h0;
    else \genblk1.genblk1.genblk1.rd_ptr_r  <= _02_;
  (* src = "Vortex_axi_nofpu.v:9191.4-9250.8" *)
  always @(posedge clk)
    if (reset) \genblk1.used_r  <= 2'h0;
    else \genblk1.used_r  <= _00_;
  (* src = "Vortex_axi_nofpu.v:9191.4-9250.8" *)
  always @(posedge clk)
    if (reset) alm_full <= 1'h0;
    else if (_09_) alm_full <= _31_;
  (* src = "Vortex_axi_nofpu.v:9191.4-9250.8" *)
  always @(posedge clk)
    if (reset) full <= 1'h0;
    else if (_10_) full <= _27_;
  (* src = "Vortex_axi_nofpu.v:9191.4-9250.8" *)
  always @(posedge clk)
    if (reset) alm_empty <= 1'h1;
    else if (_09_) alm_empty <= _23_;
  (* src = "Vortex_axi_nofpu.v:9191.4-9250.8" *)
  always @(posedge clk)
    if (reset) empty <= 1'h1;
    else if (_11_) empty <= _18_;
  assign _03_ = | { pop, push };
  assign _04_ = { _14_, pop, push } != 3'h2;
  assign _05_ = { _12_, pop, push } != 3'h1;
  assign _06_ = { pop, push } != 2'h3;
  assign _07_ = { _13_, pop, push } != 3'h1;
  assign _08_ = { _12_, pop, push } != 3'h2;
  assign _09_ = & { _06_, _05_, _04_, _03_ };
  assign _10_ = & { _07_, _06_, _03_ };
  assign _11_ = & { _06_, _03_, _08_ };
  assign _13_ = \genblk1.used_r  == (* src = "Vortex_axi_nofpu.v:9221.13-9221.55" *) 2'h3;
  assign _12_ = \genblk1.used_r  == (* src = "Vortex_axi_nofpu.v:9237.11-9237.46" *) 2'h1;
  assign _14_ = \genblk1.used_r  == (* src = "Vortex_axi_nofpu.v:9240.11-9240.58" *) 2'h2;
  assign _15_ = _12_ ? (* src = "Vortex_axi_nofpu.v:9237.11-9237.46|Vortex_axi_nofpu.v:9237.7-9239.21" *) 1'h1 : 1'hx;
  assign _16_ = pop ? (* src = "Vortex_axi_nofpu.v:9230.15-9230.18|Vortex_axi_nofpu.v:9230.11-9243.9" *) _15_ : 1'hx;
  assign _17_ = pop ? (* src = "Vortex_axi_nofpu.v:9214.12-9214.16|Vortex_axi_nofpu.v:9214.8-9227.11" *) 1'hx : 1'h0;
  assign _18_ = push ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9211.10-9211.14|Vortex_axi_nofpu.v:9211.6-9243.9" *) _17_ : _16_;
  assign _19_ = _14_ ? (* src = "Vortex_axi_nofpu.v:9240.11-9240.58|Vortex_axi_nofpu.v:9240.7-9242.25" *) 1'h1 : 1'hx;
  assign _20_ = pop ? (* src = "Vortex_axi_nofpu.v:9230.15-9230.18|Vortex_axi_nofpu.v:9230.11-9243.9" *) _19_ : 1'hx;
  assign _21_ = _12_ ? (* src = "Vortex_axi_nofpu.v:9218.13-9218.56|Vortex_axi_nofpu.v:9218.9-9220.27" *) 1'h0 : 1'hx;
  assign _22_ = pop ? (* src = "Vortex_axi_nofpu.v:9214.12-9214.16|Vortex_axi_nofpu.v:9214.8-9227.11" *) 1'hx : _21_;
  assign _23_ = push ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9211.10-9211.14|Vortex_axi_nofpu.v:9211.6-9243.9" *) _22_ : _20_;
  assign _24_ = pop ? (* src = "Vortex_axi_nofpu.v:9230.15-9230.18|Vortex_axi_nofpu.v:9230.11-9243.9" *) 1'h0 : 1'hx;
  assign _25_ = _13_ ? (* src = "Vortex_axi_nofpu.v:9221.13-9221.55|Vortex_axi_nofpu.v:9221.9-9223.22" *) 1'h1 : 1'hx;
  assign _26_ = pop ? (* src = "Vortex_axi_nofpu.v:9214.12-9214.16|Vortex_axi_nofpu.v:9214.8-9227.11" *) 1'hx : _25_;
  assign _27_ = push ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9211.10-9211.14|Vortex_axi_nofpu.v:9211.6-9243.9" *) _26_ : _24_;
  assign _28_ = _14_ ? (* src = "Vortex_axi_nofpu.v:9234.11-9234.53|Vortex_axi_nofpu.v:9234.7-9236.24" *) 1'h0 : 1'hx;
  assign _29_ = pop ? (* src = "Vortex_axi_nofpu.v:9230.15-9230.18|Vortex_axi_nofpu.v:9230.11-9243.9" *) _28_ : 1'hx;
  assign _30_ = pop ? (* src = "Vortex_axi_nofpu.v:9214.12-9214.16|Vortex_axi_nofpu.v:9214.8-9227.11" *) 1'hx : _15_;
  assign _31_ = push ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9211.10-9211.14|Vortex_axi_nofpu.v:9211.6-9243.9" *) _30_ : _29_;
  assign _32_ = { 1'h0, push } - (* src = "Vortex_axi_nofpu.v:9246.57-9246.93" *) { 1'h0, pop };
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:9316.8-9323.7" *)
  \$paramod$e7509bf8a3a761679c91b26eb8485a4d904ea1dd\VX_dp_ram  \genblk1.genblk1.genblk1.dp_ram  (
    .clk(clk),
    .raddr(\genblk1.genblk1.genblk1.rd_ptr_r ),
    .rdata(data_out),
    .waddr(\genblk1.genblk1.genblk1.wr_ptr_r ),
    .wdata(data_in),
    .wren(push)
  );
  assign size = { full, \genblk1.used_r  };
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_shift_register_wr" *)
(* src = "Vortex_axi_nofpu.v:7628.1-7690.10" *)
module \$paramod$800058e9fed2bccfc6cd8aa6720c28c5986416ae\VX_shift_register_wr (clk, reset, enable, data_in, data_out);
  (* src = "Vortex_axi_nofpu.v:7650.13-7650.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_nofpu.v:7656.27-7656.34" *)
  input data_in;
  wire data_in;
  (* src = "Vortex_axi_nofpu.v:7658.38-7658.46" *)
  output data_out;
  reg data_out;
  (* src = "Vortex_axi_nofpu.v:7654.13-7654.19" *)
  input enable;
  wire enable;
  (* src = "Vortex_axi_nofpu.v:7660.30-7660.37" *)
  wire [2:0] entries;
  (* src = "Vortex_axi_nofpu.v:7652.13-7652.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_nofpu.v:7662.2-7681.6" *)
  always @(posedge clk)
    if (reset) data_out <= 1'h0;
    else if (enable) data_out <= entries[1];
  reg \entries_reg[0] ;
  (* src = "Vortex_axi_nofpu.v:7662.2-7681.6" *)
  always @(posedge clk)
    if (reset) \entries_reg[0]  <= 1'h0;
    else if (enable) \entries_reg[0]  <= data_in;
  assign entries[0] = \entries_reg[0] ;
  reg \entries_reg[1] ;
  (* src = "Vortex_axi_nofpu.v:7662.2-7681.6" *)
  always @(posedge clk)
    if (reset) \entries_reg[1]  <= 1'h0;
    else if (enable) \entries_reg[1]  <= entries[0];
  assign entries[1] = \entries_reg[1] ;
  assign entries[2] = data_out;
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_ipdom_stack" *)
(* src = "Vortex_axi_nofpu.v:1437.1-1547.10" *)
module \$paramod$802786d89e67c0dbf6df5d1ae03ab122c3500584\VX_ipdom_stack (clk, reset, pair, q1, q2, d, push, pop, index, empty, full);
  (* src = "Vortex_axi_nofpu.v:1531.2-1538.25" *)
  wire [1:0] _00_;
  (* src = "Vortex_axi_nofpu.v:1531.2-1538.25" *)
  wire _01_;
  (* src = "Vortex_axi_nofpu.v:1531.2-1538.25" *)
  wire _02_;
  (* src = "Vortex_axi_nofpu.v:1531.2-1538.25" *)
  wire [1:0] _03_;
  (* src = "Vortex_axi_nofpu.v:1531.2-1538.25" *)
  wire _04_;
  (* src = "Vortex_axi_nofpu.v:1531.2-1538.25" *)
  wire [1:0] _05_;
  (* src = "Vortex_axi_nofpu.v:1531.2-1538.25" *)
  wire _06_;
  (* src = "Vortex_axi_nofpu.v:1509.15-1509.49" *)
  wire [1:0] _07_;
  wire _08_;
  (* src = "Vortex_axi_nofpu.v:1535.23-1535.28" *)
  wire _09_;
  wire [1:0] _10_;
  wire [1:0] _11_;
  wire [1:0] _12_;
  wire [1:0] _13_;
  (* src = "Vortex_axi_nofpu.v:1513.15-1513.56" *)
  wire [1:0] _14_;
  (* src = "Vortex_axi_nofpu.v:1515.15-1515.56" *)
  wire [1:0] _15_;
  (* src = "Vortex_axi_nofpu.v:1455.13-1455.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_nofpu.v:1465.28-1465.29" *)
  output [33:0] d;
  wire [33:0] d;
  (* src = "Vortex_axi_nofpu.v:1484.21-1484.23" *)
  wire [33:0] d1;
  (* src = "Vortex_axi_nofpu.v:1485.21-1485.23" *)
  wire [33:0] d2;
  (* src = "Vortex_axi_nofpu.v:1473.14-1473.19" *)
  output empty;
  wire empty;
  (* src = "Vortex_axi_nofpu.v:1475.14-1475.18" *)
  output full;
  wire full;
  (* src = "Vortex_axi_nofpu.v:1471.14-1471.19" *)
  output index;
  wire index;
  (* src = "Vortex_axi_nofpu.v:1459.13-1459.17" *)
  input pair;
  wire pair;
  (* src = "Vortex_axi_nofpu.v:1469.13-1469.16" *)
  input pop;
  wire pop;
  (* src = "Vortex_axi_nofpu.v:1467.13-1467.17" *)
  input push;
  wire push;
  (* src = "Vortex_axi_nofpu.v:1461.27-1461.29" *)
  input [33:0] q1;
  wire [33:0] q1;
  (* src = "Vortex_axi_nofpu.v:1463.27-1463.29" *)
  input [33:0] q2;
  wire [33:0] q2;
  (* src = "Vortex_axi_nofpu.v:1481.20-1481.26" *)
  reg [1:0] rd_ptr;
  (* src = "Vortex_axi_nofpu.v:1457.13-1457.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_nofpu.v:1482.20-1482.26" *)
  reg [1:0] wr_ptr;
  (* src = "Vortex_axi_nofpu.v:1479.6-1479.13" *)
  reg [0:0] is_part [3:0];
  always @(posedge clk) begin
    if (_02_)
      is_part[_00_] <= _01_;
  end
  always @(posedge clk) begin
    if (_04_)
      is_part[_03_] <= 1'h1;
  end
  assign index = is_part[rd_ptr];
  assign _07_ = wr_ptr + (* src = "Vortex_axi_nofpu.v:1509.15-1509.49" *) 2'h1;
  (* src = "Vortex_axi_nofpu.v:1495.2-1516.7" *)
  always @(posedge clk)
    if (reset) rd_ptr <= 2'h0;
    else if (_08_) rd_ptr <= _13_;
  (* src = "Vortex_axi_nofpu.v:1495.2-1516.7" *)
  always @(posedge clk)
    if (reset) wr_ptr <= 2'h0;
    else if (_08_) wr_ptr <= _11_;
  assign _08_ = | { pop, push };
  assign empty = ! (* src = "Vortex_axi_nofpu.v:1544.17-1544.52" *) wr_ptr;
  assign full = 2'h3 == (* src = "Vortex_axi_nofpu.v:1546.16-1546.59" *) wr_ptr;
  assign _09_ = ~ (* src = "Vortex_axi_nofpu.v:1535.23-1535.28" *) pair;
  assign _06_ = pop ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:1536.12-1536.15|Vortex_axi_nofpu.v:1536.8-1538.25" *) 1'h1 : 1'h0;
  assign _05_ = pop ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:1536.12-1536.15|Vortex_axi_nofpu.v:1536.8-1538.25" *) rd_ptr : 2'hx;
  assign _02_ = push ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:1533.7-1533.11|Vortex_axi_nofpu.v:1533.3-1538.25" *) 1'h1 : 1'h0;
  assign _01_ = push ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:1533.7-1533.11|Vortex_axi_nofpu.v:1533.3-1538.25" *) _09_ : 1'hx;
  assign _00_ = push ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:1533.7-1533.11|Vortex_axi_nofpu.v:1533.3-1538.25" *) wr_ptr : 2'hx;
  assign _04_ = push ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:1533.7-1533.11|Vortex_axi_nofpu.v:1533.3-1538.25" *) 1'h0 : _06_;
  assign _03_ = push ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:1533.7-1533.11|Vortex_axi_nofpu.v:1533.3-1538.25" *) 2'hx : _05_;
  assign _10_ = pop ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:1511.13-1511.16|Vortex_axi_nofpu.v:1511.9-1516.7" *) _14_ : 2'hx;
  assign _11_ = push ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:1505.8-1505.12|Vortex_axi_nofpu.v:1505.4-1516.7" *) _07_ : _10_;
  assign _12_ = pop ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:1511.13-1511.16|Vortex_axi_nofpu.v:1511.9-1516.7" *) _15_ : 2'hx;
  assign _13_ = push ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:1505.8-1505.12|Vortex_axi_nofpu.v:1505.4-1516.7" *) wr_ptr : _12_;
  assign _14_ = wr_ptr - (* src = "Vortex_axi_nofpu.v:1513.15-1513.56" *) { 1'h0, index };
  assign _15_ = rd_ptr - (* src = "Vortex_axi_nofpu.v:1515.15-1515.56" *) { 1'h0, index };
  assign d = index ? (* src = "Vortex_axi_nofpu.v:1542.14-1542.29" *) d1 : d2;
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:1522.4-1529.3" *)
  \$paramod$dfef5318fb0f97a738827f4c0c591a6f59c3afb7\VX_dp_ram  store (
    .clk(clk),
    .raddr(rd_ptr),
    .rdata({ d2, d1 }),
    .waddr(wr_ptr),
    .wdata({ q2, q1 }),
    .wren(push)
  );
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_skid_buffer" *)
(* src = "Vortex_axi_nofpu.v:10980.1-11158.10" *)
module \$paramod$8115cb670eac5a7c1cd5375f62255c61afbff159\VX_skid_buffer (clk, reset, valid_in, ready_in, data_in, data_out, ready_out, valid_out);
  (* src = "Vortex_axi_nofpu.v:11077.5-11088.8" *)
  wire [286:0] _00_;
  wire _01_;
  wire _02_;
  (* src = "Vortex_axi_nofpu.v:11069.16-11069.39" *)
  wire _03_;
  (* src = "Vortex_axi_nofpu.v:11082.10-11082.28" *)
  wire _04_;
  (* src = "Vortex_axi_nofpu.v:11054.16-11054.28" *)
  wire _05_;
  (* src = "Vortex_axi_nofpu.v:11074.23-11074.45" *)
  wire _06_;
  wire [286:0] _07_;
  (* src = "Vortex_axi_nofpu.v:10999.13-10999.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_nofpu.v:11007.27-11007.34" *)
  input [286:0] data_in;
  wire [286:0] data_in;
  (* src = "Vortex_axi_nofpu.v:11009.28-11009.36" *)
  output [286:0] data_out;
  reg [286:0] data_out;
  (* src = "Vortex_axi_nofpu.v:11046.23-11046.29" *)
  reg [286:0] \genblk1.genblk1.genblk1.buffer ;
  (* src = "Vortex_axi_nofpu.v:11054.10-11054.13" *)
  wire \genblk1.genblk1.genblk1.pop ;
  (* src = "Vortex_axi_nofpu.v:11052.10-11052.14" *)
  wire \genblk1.genblk1.genblk1.push ;
  (* src = "Vortex_axi_nofpu.v:11050.9-11050.19" *)
  reg \genblk1.genblk1.genblk1.use_buffer ;
  (* src = "Vortex_axi_nofpu.v:11005.14-11005.22" *)
  output ready_in;
  wire ready_in;
  (* src = "Vortex_axi_nofpu.v:11011.13-11011.22" *)
  input ready_out;
  wire ready_out;
  (* src = "Vortex_axi_nofpu.v:11001.13-11001.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_nofpu.v:11003.13-11003.21" *)
  input valid_in;
  wire valid_in;
  (* src = "Vortex_axi_nofpu.v:11013.14-11013.23" *)
  output valid_out;
  reg valid_out;
  (* src = "Vortex_axi_nofpu.v:11056.5-11075.9" *)
  always @(posedge clk)
    if (_02_) \genblk1.genblk1.genblk1.use_buffer  <= 1'h0;
    else if (_03_) \genblk1.genblk1.genblk1.use_buffer  <= 1'h1;
  (* src = "Vortex_axi_nofpu.v:11077.5-11088.8" *)
  always @(posedge clk)
    if (_01_) data_out <= _00_;
  (* src = "Vortex_axi_nofpu.v:11077.5-11088.8" *)
  always @(posedge clk)
    if (\genblk1.genblk1.genblk1.push ) \genblk1.genblk1.genblk1.buffer  <= data_in;
  (* src = "Vortex_axi_nofpu.v:11056.5-11075.9" *)
  always @(posedge clk)
    if (reset) valid_out <= 1'h0;
    else if (\genblk1.genblk1.genblk1.pop ) valid_out <= _06_;
  assign _01_ = | { _04_, ready_out };
  assign _02_ = | { ready_out, reset };
  assign \genblk1.genblk1.genblk1.push  = valid_in && (* src = "Vortex_axi_nofpu.v:11052.17-11052.37" *) ready_in;
  assign _03_ = valid_in && (* src = "Vortex_axi_nofpu.v:11069.16-11069.39" *) valid_out;
  assign _04_ = \genblk1.genblk1.genblk1.pop  && (* src = "Vortex_axi_nofpu.v:11082.10-11082.28" *) ready_in;
  assign _05_ = ! (* src = "Vortex_axi_nofpu.v:11054.16-11054.28" *) valid_out;
  assign ready_in = ! (* src = "Vortex_axi_nofpu.v:11090.23-11090.34" *) \genblk1.genblk1.genblk1.use_buffer ;
  assign \genblk1.genblk1.genblk1.pop  = _05_ || (* src = "Vortex_axi_nofpu.v:11054.16-11054.41" *) ready_out;
  assign _06_ = valid_in || (* src = "Vortex_axi_nofpu.v:11074.23-11074.45" *) \genblk1.genblk1.genblk1.use_buffer ;
  assign _07_ = ready_out ? (* src = "Vortex_axi_nofpu.v:11085.15-11085.24|Vortex_axi_nofpu.v:11085.11-11087.28" *) \genblk1.genblk1.genblk1.buffer  : 287'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _00_ = _04_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:11082.10-11082.28|Vortex_axi_nofpu.v:11082.6-11087.28" *) data_in : _07_;
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_bank" *)
(* src = "Vortex_axi_nofpu.v:13021.1-13557.10" *)
module \$paramod$81bb90ff7a6e5ab8b80ec5b34158d7c9c2dce2a8\VX_bank (clk, reset, core_req_valid, core_req_pmask, core_req_wsel, core_req_byteen, core_req_data, core_req_tid, core_req_tag, core_req_rw, core_req_addr, core_req_ready, core_rsp_valid, core_rsp_pmask, core_rsp_tid, core_rsp_data, core_rsp_tag, core_rsp_ready, mem_req_valid, mem_req_rw, mem_req_pmask
, mem_req_byteen, mem_req_wsel, mem_req_addr, mem_req_id, mem_req_data, mem_req_ready, mem_rsp_valid, mem_rsp_id, mem_rsp_data, mem_rsp_ready, flush_enable, flush_addr);
  (* src = "Vortex_axi_nofpu.v:13274.27-13274.52" *)
  wire _000_;
  (* src = "Vortex_axi_nofpu.v:13288.23-13288.53" *)
  wire _001_;
  (* src = "Vortex_axi_nofpu.v:13292.25-13292.56" *)
  wire _002_;
  (* src = "Vortex_axi_nofpu.v:13292.24-13292.75" *)
  wire _003_;
  (* src = "Vortex_axi_nofpu.v:13292.23-13292.94" *)
  wire _004_;
  (* src = "Vortex_axi_nofpu.v:13327.136-13327.158" *)
  wire _005_;
  (* src = "Vortex_axi_nofpu.v:13327.111-13327.134" *)
  wire _006_;
  (* src = "Vortex_axi_nofpu.v:13406.10-13406.35" *)
  wire _007_;
  (* src = "Vortex_axi_nofpu.v:13422.23-13422.47" *)
  wire _008_;
  (* src = "Vortex_axi_nofpu.v:13427.9-13427.30" *)
  wire _009_;
  (* src = "Vortex_axi_nofpu.v:13522.23-13522.46" *)
  wire _010_;
  (* src = "Vortex_axi_nofpu.v:13522.22-13522.68" *)
  wire _011_;
  (* src = "Vortex_axi_nofpu.v:13280.37-13280.49" *)
  wire _012_;
  (* src = "Vortex_axi_nofpu.v:13284.55-13284.67" *)
  wire _013_;
  (* src = "Vortex_axi_nofpu.v:13288.37-13288.53" *)
  wire _014_;
  (* src = "Vortex_axi_nofpu.v:13288.58-13288.69" *)
  wire _015_;
  (* src = "Vortex_axi_nofpu.v:13292.39-13292.56" *)
  wire _016_;
  (* src = "Vortex_axi_nofpu.v:13292.61-13292.75" *)
  wire _017_;
  (* src = "Vortex_axi_nofpu.v:13292.80-13292.94" *)
  wire _018_;
  (* src = "Vortex_axi_nofpu.v:13406.26-13406.35" *)
  wire _019_;
  (* src = "Vortex_axi_nofpu.v:13479.36-13479.47" *)
  wire _020_;
  (* src = "Vortex_axi_nofpu.v:13522.51-13522.68" *)
  wire _021_;
  (* src = "Vortex_axi_nofpu.v:13327.15-13327.38" *)
  wire _022_;
  (* src = "Vortex_axi_nofpu.v:13327.14-13327.55" *)
  wire _023_;
  (* src = "Vortex_axi_nofpu.v:13327.13-13327.69" *)
  wire _024_;
  (* src = "Vortex_axi_nofpu.v:13337.38-13337.65" *)
  wire _025_;
  (* src = "Vortex_axi_nofpu.v:13361.21-13361.48" *)
  wire _026_;
  (* src = "Vortex_axi_nofpu.v:13404.9-13404.35" *)
  wire _027_;
  (* src = "Vortex_axi_nofpu.v:13428.9-13428.34" *)
  wire _028_;
  (* src = "Vortex_axi_nofpu.v:13274.57-13274.65" *)
  wire _029_;
  (* src = "Vortex_axi_nofpu.v:13337.36-13337.66" *)
  wire _030_;
  (* src = "Vortex_axi_nofpu.v:13361.53-13361.67" *)
  wire _031_;
  (* src = "Vortex_axi_nofpu.v:13327.453-13327.494" *)
  wire _032_;
  (* src = "Vortex_axi_nofpu.v:13327.417-13327.449" *)
  wire [44:0] _033_;
  (* src = "Vortex_axi_nofpu.v:13327.377-13327.413" *)
  wire _034_;
  (* src = "Vortex_axi_nofpu.v:13327.341-13327.373" *)
  wire _035_;
  (* src = "Vortex_axi_nofpu.v:13327.290-13327.324" *)
  wire [3:0] _036_;
  (* src = "Vortex_axi_nofpu.v:13327.233-13327.273" *)
  wire [25:0] _037_;
  (* src = "Vortex_axi_nofpu.v:13327.207-13327.274" *)
  wire [25:0] _038_;
  (* src = "Vortex_axi_nofpu.v:13327.161-13327.275" *)
  wire [25:0] _039_;
  (* src = "Vortex_axi_nofpu.v:13223.68-13223.76" *)
  wire [25:0] addr_st0;
  (* src = "Vortex_axi_nofpu.v:13224.68-13224.76" *)
  wire [25:0] addr_st1;
  (* src = "Vortex_axi_nofpu.v:13235.39-13235.49" *)
  wire [3:0] byteen_st0;
  (* src = "Vortex_axi_nofpu.v:13236.39-13236.49" *)
  wire [3:0] byteen_st1;
  (* src = "Vortex_axi_nofpu.v:13091.13-13091.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_nofpu.v:13111.74-13111.87" *)
  input [25:0] core_req_addr;
  wire [25:0] core_req_addr;
  (* src = "Vortex_axi_nofpu.v:13101.45-13101.60" *)
  input [3:0] core_req_byteen;
  wire [3:0] core_req_byteen;
  (* src = "Vortex_axi_nofpu.v:13103.51-13103.64" *)
  input [31:0] core_req_data;
  wire [31:0] core_req_data;
  (* src = "Vortex_axi_nofpu.v:13097.31-13097.45" *)
  input core_req_pmask;
  wire core_req_pmask;
  (* src = "Vortex_axi_nofpu.v:13113.14-13113.28" *)
  output core_req_ready;
  wire core_req_ready;
  (* src = "Vortex_axi_nofpu.v:13109.13-13109.24" *)
  input core_req_rw;
  wire core_req_rw;
  (* src = "Vortex_axi_nofpu.v:13107.50-13107.62" *)
  input [44:0] core_req_tag;
  wire [44:0] core_req_tag;
  (* src = "Vortex_axi_nofpu.v:13105.73-13105.85" *)
  input core_req_tid;
  wire core_req_tid;
  (* src = "Vortex_axi_nofpu.v:13095.13-13095.27" *)
  input core_req_valid;
  wire core_req_valid;
  (* src = "Vortex_axi_nofpu.v:13099.52-13099.65" *)
  input [3:0] core_req_wsel;
  wire [3:0] core_req_wsel;
  (* src = "Vortex_axi_nofpu.v:13121.52-13121.65" *)
  output [31:0] core_rsp_data;
  wire [31:0] core_rsp_data;
  (* src = "Vortex_axi_nofpu.v:13117.32-13117.46" *)
  output core_rsp_pmask;
  wire core_rsp_pmask;
  (* src = "Vortex_axi_nofpu.v:13125.13-13125.27" *)
  input core_rsp_ready;
  wire core_rsp_ready;
  (* src = "Vortex_axi_nofpu.v:13123.51-13123.63" *)
  output [44:0] core_rsp_tag;
  wire [44:0] core_rsp_tag;
  (* src = "Vortex_axi_nofpu.v:13119.74-13119.86" *)
  output core_rsp_tid;
  wire core_rsp_tid;
  (* src = "Vortex_axi_nofpu.v:13115.14-13115.28" *)
  output core_rsp_valid;
  wire core_rsp_valid;
  (* src = "Vortex_axi_nofpu.v:13175.68-13175.77" *)
  wire [25:0] creq_addr;
  (* src = "Vortex_axi_nofpu.v:13165.39-13165.50" *)
  wire [3:0] creq_byteen;
  (* src = "Vortex_axi_nofpu.v:13167.45-13167.54" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] creq_data;
  (* src = "Vortex_axi_nofpu.v:13388.45-13388.58" *)
  wire [31:0] creq_data_st1;
  (* src = "Vortex_axi_nofpu.v:13286.7-13286.18" *)
  wire creq_enable;
  (* src = "Vortex_axi_nofpu.v:13300.7-13300.16" *)
  wire creq_fire;
  (* src = "Vortex_axi_nofpu.v:13284.7-13284.17" *)
  wire creq_grant;
  (* src = "Vortex_axi_nofpu.v:13161.25-13161.35" *)
  wire creq_pmask;
  (* src = "Vortex_axi_nofpu.v:13178.7-13178.17" *)
  wire creq_ready;
  (* src = "Vortex_axi_nofpu.v:13173.7-13173.14" *)
  wire creq_rw;
  (* src = "Vortex_axi_nofpu.v:13171.44-13171.52" *)
  wire [44:0] creq_tag;
  (* src = "Vortex_axi_nofpu.v:13169.67-13169.75" *)
  wire creq_tid;
  (* src = "Vortex_axi_nofpu.v:13177.7-13177.17" *)
  wire creq_valid;
  (* src = "Vortex_axi_nofpu.v:13163.46-13163.55" *)
  wire [3:0] creq_wsel;
  (* src = "Vortex_axi_nofpu.v:13471.45-13471.54" *)
  wire [31:0] crsq_data;
  (* src = "Vortex_axi_nofpu.v:13469.25-13469.35" *)
  wire crsq_pmask;
  (* src = "Vortex_axi_nofpu.v:13199.7-13199.17" *)
  wire crsq_ready;
  (* src = "Vortex_axi_nofpu.v:13201.7-13201.17" *)
  wire crsq_stall;
  (* src = "Vortex_axi_nofpu.v:13475.44-13475.52" *)
  wire [44:0] crsq_tag;
  (* src = "Vortex_axi_nofpu.v:13473.67-13473.75" *)
  wire crsq_tid;
  (* src = "Vortex_axi_nofpu.v:13198.7-13198.17" *)
  wire crsq_valid;
  (* src = "Vortex_axi_nofpu.v:13333.7-13333.18" *)
  wire do_fill_st0;
  (* src = "Vortex_axi_nofpu.v:13382.7-13382.18" *)
  wire do_fill_st1;
  (* src = "Vortex_axi_nofpu.v:13335.7-13335.19" *)
  wire do_flush_st0;
  (* src = "Vortex_axi_nofpu.v:13337.7-13337.20" *)
  wire do_lookup_st0;
  (* src = "Vortex_axi_nofpu.v:13386.7-13386.18" *)
  wire do_mshr_st1;
  (* src = "Vortex_axi_nofpu.v:13378.7-13378.18" *)
  wire do_read_st0;
  (* src = "Vortex_axi_nofpu.v:13380.7-13380.18" *)
  wire do_read_st1;
  (* src = "Vortex_axi_nofpu.v:13384.7-13384.19" *)
  wire do_write_st1;
  (* src = "Vortex_axi_nofpu.v:13155.72-13155.82" *)
  input [7:0] flush_addr;
  wire [7:0] flush_addr;
  (* src = "Vortex_axi_nofpu.v:13153.13-13153.25" *)
  input flush_enable;
  wire flush_enable;
  (* src = "Vortex_axi_nofpu.v:13258.7-13258.18" *)
  wire is_fill_st0;
  (* src = "Vortex_axi_nofpu.v:13259.7-13259.18" *)
  wire is_fill_st1;
  (* src = "Vortex_axi_nofpu.v:13267.7-13267.19" *)
  wire is_flush_st0;
  (* src = "Vortex_axi_nofpu.v:13261.7-13261.18" *)
  wire is_mshr_st0;
  (* src = "Vortex_axi_nofpu.v:13262.7-13262.18" *)
  wire is_mshr_st1;
  (* src = "Vortex_axi_nofpu.v:13226.7-13226.18" *)
  wire is_read_st0;
  (* src = "Vortex_axi_nofpu.v:13227.7-13227.18" *)
  wire is_read_st1;
  (* src = "Vortex_axi_nofpu.v:13229.7-13229.19" *)
  wire is_write_st0;
  (* src = "Vortex_axi_nofpu.v:13230.7-13230.19" *)
  wire is_write_st1;
  (* src = "Vortex_axi_nofpu.v:13137.75-13137.87" *)
  output [25:0] mem_req_addr;
  wire [25:0] mem_req_addr;
  (* src = "Vortex_axi_nofpu.v:13133.46-13133.60" *)
  output [3:0] mem_req_byteen;
  wire [3:0] mem_req_byteen;
  (* src = "Vortex_axi_nofpu.v:13141.52-13141.64" *)
  output [31:0] mem_req_data;
  wire [31:0] mem_req_data;
  (* src = "Vortex_axi_nofpu.v:13139.38-13139.48" *)
  output mem_req_id;
  wire mem_req_id;
  (* src = "Vortex_axi_nofpu.v:13131.32-13131.45" *)
  output mem_req_pmask;
  wire mem_req_pmask;
  (* src = "Vortex_axi_nofpu.v:13143.13-13143.26" *)
  input mem_req_ready;
  wire mem_req_ready;
  (* src = "Vortex_axi_nofpu.v:13129.14-13129.24" *)
  output mem_req_rw;
  wire mem_req_rw;
  (* src = "Vortex_axi_nofpu.v:13127.14-13127.27" *)
  output mem_req_valid;
  wire mem_req_valid;
  (* src = "Vortex_axi_nofpu.v:13135.53-13135.65" *)
  output [3:0] mem_req_wsel;
  wire [3:0] mem_req_wsel;
  (* src = "Vortex_axi_nofpu.v:13196.68-13196.80" *)
  wire [25:0] mem_rsp_addr;
  (* src = "Vortex_axi_nofpu.v:13149.43-13149.55" *)
  input [511:0] mem_rsp_data;
  wire [511:0] mem_rsp_data;
  (* src = "Vortex_axi_nofpu.v:13298.7-13298.19" *)
  wire mem_rsp_fire;
  (* src = "Vortex_axi_nofpu.v:13147.37-13147.47" *)
  input mem_rsp_id;
  wire mem_rsp_id;
  (* src = "Vortex_axi_nofpu.v:13151.14-13151.27" *)
  output mem_rsp_ready;
  wire mem_rsp_ready;
  (* src = "Vortex_axi_nofpu.v:13145.13-13145.26" *)
  input mem_rsp_valid;
  wire mem_rsp_valid;
  (* src = "Vortex_axi_nofpu.v:13264.7-13264.15" *)
  wire miss_st0;
  (* src = "Vortex_axi_nofpu.v:13265.7-13265.15" *)
  wire miss_st1;
  (* src = "Vortex_axi_nofpu.v:13194.7-13194.20" *)
  wire mreq_alm_full;
  (* src = "Vortex_axi_nofpu.v:13506.7-13506.17" *)
  wire mreq_empty;
  (* src = "Vortex_axi_nofpu.v:13518.31-13518.38" *)
  wire mreq_id;
  (* src = "Vortex_axi_nofpu.v:13505.7-13505.15" *)
  wire mreq_pop;
  (* src = "Vortex_axi_nofpu.v:13504.7-13504.16" *)
  wire mreq_push;
  (* src = "Vortex_axi_nofpu.v:13520.7-13520.14" *)
  wire mreq_rw;
  (* src = "Vortex_axi_nofpu.v:13512.46-13512.55" *)
  wire [3:0] mreq_wsel;
  (* src = "Vortex_axi_nofpu.v:13282.7-13282.18" *)
  wire mrsq_enable;
  (* src = "Vortex_axi_nofpu.v:13280.7-13280.17" *)
  wire mrsq_grant;
  (* src = "Vortex_axi_nofpu.v:13213.68-13213.77" *)
  wire [25:0] mshr_addr;
  (* src = "Vortex_axi_nofpu.v:13207.31-13207.44" *)
  wire mshr_alloc_id;
  (* src = "Vortex_axi_nofpu.v:13416.7-13416.20" *)
  wire mshr_allocate;
  (* src = "Vortex_axi_nofpu.v:13209.7-13209.20" *)
  wire mshr_alm_full;
  (* src = "Vortex_axi_nofpu.v:13211.31-13211.46" *)
  wire mshr_dequeue_id;
  (* src = "Vortex_axi_nofpu.v:13278.7-13278.18" *)
  wire mshr_enable;
  (* src = "Vortex_axi_nofpu.v:13296.7-13296.16" *)
  wire mshr_fire;
  (* src = "Vortex_axi_nofpu.v:13276.7-13276.17" *)
  wire mshr_grant;
  (* src = "Vortex_axi_nofpu.v:13363.31-13363.44" *)
  wire mshr_id_a_st0;
  (* src = "Vortex_axi_nofpu.v:13252.31-13252.42" *)
  wire mshr_id_st0;
  (* src = "Vortex_axi_nofpu.v:13269.7-13269.23" *)
  wire mshr_pending_st0;
  (* src = "Vortex_axi_nofpu.v:13270.7-13270.23" *)
  wire mshr_pending_st1;
  (* src = "Vortex_axi_nofpu.v:13221.25-13221.35" *)
  wire mshr_pmask;
  (* src = "Vortex_axi_nofpu.v:13205.7-13205.17" *)
  wire mshr_ready;
  (* src = "Vortex_axi_nofpu.v:13422.7-13422.19" *)
  wire mshr_release;
  (* src = "Vortex_axi_nofpu.v:13418.7-13418.18" *)
  wire mshr_replay;
  (* src = "Vortex_axi_nofpu.v:13215.44-13215.52" *)
  wire [44:0] mshr_tag;
  (* src = "Vortex_axi_nofpu.v:13219.67-13219.75" *)
  wire mshr_tid;
  (* src = "Vortex_axi_nofpu.v:13203.7-13203.17" *)
  wire mshr_valid;
  (* src = "Vortex_axi_nofpu.v:13217.46-13217.55" *)
  wire [3:0] mshr_wsel;
  (* src = "Vortex_axi_nofpu.v:13241.25-13241.34" *)
  wire pmask_st0;
  (* src = "Vortex_axi_nofpu.v:13274.7-13274.23" *)
  wire rdw_write_hazard;
  (* src = "Vortex_axi_nofpu.v:13157.14-13157.24" *)
  wire [43:0] req_id_sel;
  (* src = "Vortex_axi_nofpu.v:13158.14-13158.24" *)
  wire [43:0] req_id_st0;
  (* src = "Vortex_axi_nofpu.v:13238.67-13238.78" *)
  wire req_tid_st0;
  (* src = "Vortex_axi_nofpu.v:13093.13-13093.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_nofpu.v:13339.7-13339.20" *)
  wire tag_match_st0;
  (* src = "Vortex_axi_nofpu.v:13244.44-13244.51" *)
  wire [44:0] tag_st0;
  (* src = "Vortex_axi_nofpu.v:13255.7-13255.16" *)
  wire valid_st0;
  (* src = "Vortex_axi_nofpu.v:13256.7-13256.16" *)
  wire valid_st1;
  (* src = "Vortex_axi_nofpu.v:13249.37-13249.46" *)
  wire [511:0] wdata_st0;
  (* src = "Vortex_axi_nofpu.v:13250.37-13250.46" *)
  wire [511:0] wdata_st1;
  (* src = "Vortex_axi_nofpu.v:13232.46-13232.54" *)
  wire [3:0] wsel_st0;
  assign _000_ = valid_st0 && (* src = "Vortex_axi_nofpu.v:13274.27-13274.52" *) is_write_st0;
  assign rdw_write_hazard = _000_ && (* src = "Vortex_axi_nofpu.v:13274.26-13274.65" *) _029_;
  assign mshr_enable = mshr_grant && (* src = "Vortex_axi_nofpu.v:13278.21-13278.45" *) mshr_valid;
  assign mrsq_enable = mrsq_grant && (* src = "Vortex_axi_nofpu.v:13282.21-13282.48" *) mem_rsp_valid;
  assign mrsq_grant = mshr_grant && (* src = "Vortex_axi_nofpu.v:13284.21-13284.50" *) _012_;
  assign creq_grant = mrsq_grant && (* src = "Vortex_axi_nofpu.v:13284.20-13284.67" *) _013_;
  assign creq_enable = creq_grant && (* src = "Vortex_axi_nofpu.v:13286.21-13286.45" *) creq_valid;
  assign _001_ = mshr_grant && (* src = "Vortex_axi_nofpu.v:13288.23-13288.53" *) _014_;
  assign mshr_ready = _001_ && (* src = "Vortex_axi_nofpu.v:13288.22-13288.69" *) _015_;
  assign mem_rsp_ready = mrsq_grant && (* src = "Vortex_axi_nofpu.v:13290.25-13290.50" *) _015_;
  assign _002_ = creq_grant && (* src = "Vortex_axi_nofpu.v:13292.25-13292.56" *) _016_;
  assign _003_ = _002_ && (* src = "Vortex_axi_nofpu.v:13292.24-13292.75" *) _017_;
  assign _004_ = _003_ && (* src = "Vortex_axi_nofpu.v:13292.23-13292.94" *) _018_;
  assign creq_ready = _004_ && (* src = "Vortex_axi_nofpu.v:13292.22-13292.110" *) _015_;
  assign mshr_fire = mshr_valid && (* src = "Vortex_axi_nofpu.v:13296.19-13296.43" *) mshr_ready;
  assign mem_rsp_fire = mem_rsp_valid && (* src = "Vortex_axi_nofpu.v:13298.22-13298.52" *) mem_rsp_ready;
  assign creq_fire = creq_valid && (* src = "Vortex_axi_nofpu.v:13300.19-13300.43" *) creq_ready;
  assign _005_ = creq_enable && (* src = "Vortex_axi_nofpu.v:13327.136-13327.158" *) creq_rw;
  assign _006_ = creq_enable && (* src = "Vortex_axi_nofpu.v:13327.111-13327.134" *) _029_;
  assign do_fill_st0 = valid_st0 && (* src = "Vortex_axi_nofpu.v:13333.21-13333.45" *) is_fill_st0;
  assign do_flush_st0 = valid_st0 && (* src = "Vortex_axi_nofpu.v:13335.22-13335.47" *) is_flush_st0;
  assign do_lookup_st0 = valid_st0 && (* src = "Vortex_axi_nofpu.v:13337.23-13337.66" *) _030_;
  assign miss_st0 = _026_ && (* src = "Vortex_axi_nofpu.v:13361.20-13361.67" *) _031_;
  assign do_read_st0 = valid_st0 && (* src = "Vortex_axi_nofpu.v:13378.21-13378.45" *) is_read_st0;
  assign do_read_st1 = valid_st1 && (* src = "Vortex_axi_nofpu.v:13380.21-13380.45" *) is_read_st1;
  assign do_fill_st1 = valid_st1 && (* src = "Vortex_axi_nofpu.v:13382.21-13382.45" *) is_fill_st1;
  assign do_write_st1 = valid_st1 && (* src = "Vortex_axi_nofpu.v:13384.22-13384.47" *) is_write_st1;
  assign do_mshr_st1 = valid_st1 && (* src = "Vortex_axi_nofpu.v:13386.21-13386.45" *) is_mshr_st1;
  assign _007_ = do_write_st1 && (* src = "Vortex_axi_nofpu.v:13406.10-13406.35" *) _019_;
  assign mshr_allocate = do_read_st0 && (* src = "Vortex_axi_nofpu.v:13416.23-13416.49" *) _015_;
  assign mshr_replay = do_fill_st0 && (* src = "Vortex_axi_nofpu.v:13418.21-13418.47" *) _015_;
  assign _008_ = do_read_st1 && (* src = "Vortex_axi_nofpu.v:13422.23-13422.47" *) _019_;
  assign mshr_release = _008_ && (* src = "Vortex_axi_nofpu.v:13422.22-13422.63" *) _015_;
  assign _009_ = creq_fire && (* src = "Vortex_axi_nofpu.v:13427.9-13427.30" *) _029_;
  assign crsq_stall = crsq_valid && (* src = "Vortex_axi_nofpu.v:13479.22-13479.47" *) _020_;
  assign _010_ = do_read_st1 && (* src = "Vortex_axi_nofpu.v:13522.23-13522.46" *) miss_st1;
  assign _011_ = _010_ && (* src = "Vortex_axi_nofpu.v:13522.22-13522.68" *) _021_;
  assign mreq_pop = mem_req_valid && (* src = "Vortex_axi_nofpu.v:13524.20-13524.50" *) mem_req_ready;
  assign mreq_rw = $signed(32'd0) && (* src = "Vortex_axi_nofpu.v:13526.19-13526.47" *) is_write_st1;
  assign mshr_grant = ! (* src = "Vortex_axi_nofpu.v:13284.21-13284.34" *) flush_enable;
  assign _012_ = ! (* src = "Vortex_axi_nofpu.v:13284.38-13284.50" *) mshr_enable;
  assign _013_ = ! (* src = "Vortex_axi_nofpu.v:13284.55-13284.67" *) mrsq_enable;
  assign _014_ = ! (* src = "Vortex_axi_nofpu.v:13288.37-13288.53" *) do_fill_st0;
  assign _016_ = ! (* src = "Vortex_axi_nofpu.v:13292.39-13292.56" *) rdw_write_hazard;
  assign _017_ = ! (* src = "Vortex_axi_nofpu.v:13292.61-13292.75" *) mreq_alm_full;
  assign _018_ = ! (* src = "Vortex_axi_nofpu.v:13292.80-13292.94" *) mshr_alm_full;
  assign _015_ = ! (* src = "Vortex_axi_nofpu.v:13422.52-13422.63" *) crsq_stall;
  assign _019_ = ! (* src = "Vortex_axi_nofpu.v:13477.38-13477.47" *) miss_st1;
  assign _020_ = ! (* src = "Vortex_axi_nofpu.v:13479.36-13479.47" *) crsq_ready;
  assign _021_ = ! (* src = "Vortex_axi_nofpu.v:13522.51-13522.68" *) mshr_pending_st1;
  assign mem_req_valid = ! (* src = "Vortex_axi_nofpu.v:13556.25-13556.36" *) mreq_empty;
  assign _022_ = flush_enable || (* src = "Vortex_axi_nofpu.v:13327.15-13327.38" *) mshr_fire;
  assign _023_ = _022_ || (* src = "Vortex_axi_nofpu.v:13327.14-13327.55" *) mem_rsp_fire;
  assign _024_ = _023_ || (* src = "Vortex_axi_nofpu.v:13327.13-13327.69" *) creq_fire;
  assign _025_ = is_fill_st0 || (* src = "Vortex_axi_nofpu.v:13337.38-13337.65" *) is_flush_st0;
  assign _026_ = is_read_st0 || (* src = "Vortex_axi_nofpu.v:13363.48-13363.75" *) is_write_st0;
  assign _027_ = do_read_st1 || (* src = "Vortex_axi_nofpu.v:13404.9-13404.35" *) do_mshr_st1;
  assign _028_ = mshr_fire || (* src = "Vortex_axi_nofpu.v:13428.9-13428.34" *) mshr_release;
  assign crsq_valid = _008_ || (* src = "Vortex_axi_nofpu.v:13477.22-13477.63" *) do_mshr_st1;
  assign mreq_push = _011_ || (* src = "Vortex_axi_nofpu.v:13522.21-13522.85" *) do_write_st1;
  assign _030_ = ~ (* src = "Vortex_axi_nofpu.v:13337.36-13337.66" *) _025_;
  assign _031_ = ~ (* src = "Vortex_axi_nofpu.v:13361.53-13361.67" *) tag_match_st0;
  assign _029_ = ~ (* src = "Vortex_axi_nofpu.v:13427.22-13427.30" *) creq_rw;
  assign req_id_sel = mshr_enable ? (* src = "Vortex_axi_nofpu.v:13302.23-13302.884" *) mshr_tag[44:1] : creq_tag[44:1];
  assign _032_ = mshr_valid ? (* src = "Vortex_axi_nofpu.v:13327.453-13327.494" *) mshr_dequeue_id : mem_rsp_id;
  assign _033_ = mshr_valid ? (* src = "Vortex_axi_nofpu.v:13327.417-13327.449" *) mshr_tag : creq_tag;
  assign _034_ = mshr_valid ? (* src = "Vortex_axi_nofpu.v:13327.377-13327.413" *) mshr_pmask : creq_pmask;
  assign _035_ = mshr_valid ? (* src = "Vortex_axi_nofpu.v:13327.341-13327.373" *) mshr_tid : creq_tid;
  assign _036_ = mshr_valid ? (* src = "Vortex_axi_nofpu.v:13327.290-13327.324" *) mshr_wsel : creq_wsel;
  assign _037_ = mem_rsp_valid ? (* src = "Vortex_axi_nofpu.v:13327.233-13327.273" *) mem_rsp_addr : creq_addr;
  assign _038_ = mshr_valid ? (* src = "Vortex_axi_nofpu.v:13327.207-13327.274" *) mshr_addr : _037_;
  assign _039_ = flush_enable ? (* src = "Vortex_axi_nofpu.v:13327.161-13327.275" *) { 18'h00000, flush_addr } : _038_;
  assign mshr_id_a_st0 = _026_ ? (* src = "Vortex_axi_nofpu.v:13363.48-13363.105" *) mshr_alloc_id : mshr_id_st0;
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:13183.4-13192.3" *)
  \$paramod$5c33fe284aad55cc2812318bbe49b92b18387f71\VX_elastic_buffer  core_req_queue (
    .clk(clk),
    .data_in({ core_req_rw, core_req_addr, core_req_pmask, core_req_wsel, core_req_byteen, core_req_data, core_req_tid, core_req_tag }),
    .data_out({ creq_rw, creq_addr, creq_pmask, creq_wsel, creq_byteen, creq_data, creq_tid, creq_tag }),
    .ready_in(core_req_ready),
    .ready_out(creq_ready),
    .reset(reset),
    .valid_in(core_req_valid),
    .valid_out(creq_valid)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:13493.4-13502.3" *)
  \$paramod$52ce073bf6b84cb5fd7ec8a0eebad6b106d8ebed\VX_elastic_buffer  core_rsp_req (
    .clk(clk),
    .data_in({ crsq_tag, crsq_pmask, crsq_data, crsq_tid }),
    .data_out({ core_rsp_tag, core_rsp_pmask, core_rsp_data, core_rsp_tid }),
    .ready_in(crsq_ready),
    .ready_out(core_rsp_ready),
    .reset(reset),
    .valid_in(crsq_valid),
    .valid_out(core_rsp_valid)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:13399.4-13414.3" *)
  \$paramod$ad8baa6106f0d26343d853db062c653907164e2a\VX_data_access  data_access (
    .addr(addr_st1),
    .byteen(byteen_st1),
    .clk(clk),
    .fill(do_fill_st1),
    .fill_data({ wdata_st1[511:32], creq_data_st1 }),
    .pmask(crsq_pmask),
    .read(_027_),
    .read_data(crsq_data),
    .req_id(crsq_tag[44:1]),
    .reset(reset),
    .stall(crsq_stall),
    .write(_007_),
    .write_data(creq_data_st1),
    .wsel(mreq_wsel)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:13545.4-13554.3" *)
  \$paramod$3ea9566a12d160f8bc6989dcc47488422d726c1f\VX_fifo_queue  mem_req_queue (
    .alm_full(mreq_alm_full),
    .clk(clk),
    .data_in({ mreq_rw, addr_st1, mreq_id, crsq_pmask, byteen_st1, mreq_wsel, creq_data_st1 }),
    .data_out({ mem_req_rw, mem_req_addr, mem_req_id, mem_req_pmask, mem_req_byteen, mem_req_wsel, mem_req_data }),
    .empty(mreq_empty),
    .pop(mreq_pop),
    .push(mreq_push),
    .reset(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:13442.4-13467.3" *)
  \$paramod$5808785127b0b65fd9bd4af247776b167ad763b9\VX_miss_resrv  miss_resrv (
    .allocate_addr(addr_st0),
    .allocate_data({ wsel_st0, req_id_st0, tag_st0[0], req_tid_st0, pmask_st0 }),
    .allocate_id(mshr_alloc_id),
    .allocate_valid(mshr_allocate),
    .clk(clk),
    .deq_req_id(req_id_sel),
    .dequeue_addr(mshr_addr),
    .dequeue_data({ mshr_wsel, mshr_tag, mshr_tid, mshr_pmask }),
    .dequeue_id(mshr_dequeue_id),
    .dequeue_ready(mshr_ready),
    .dequeue_valid(mshr_valid),
    .fill_addr(mem_rsp_addr),
    .fill_id(mem_rsp_id),
    .fill_valid(mem_rsp_fire),
    .lkp_req_id(req_id_st0),
    .lookup_addr(addr_st0),
    .lookup_id(mshr_alloc_id),
    .lookup_match(mshr_pending_st0),
    .lookup_replay(mshr_replay),
    .lookup_valid(mshr_allocate),
    .rel_req_id(crsq_tag[44:1]),
    .release_id(mreq_id),
    .release_valid(mshr_release),
    .reset(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:13424.38-13430.3" *)
  \$paramod\VX_pending_size\SIZE=s32'00000000000000000000000000000010  mshr_pending_size (
    .clk(clk),
    .decr(_028_),
    .full(mshr_alm_full),
    .incr(_009_),
    .reset(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:13323.4-13329.3" *)
  \$paramod$e56b6875b23870e8007a4b9bce7bf5de6bdab4b7\VX_pipe_register  pipe_reg0 (
    .clk(clk),
    .data_in({ _024_, flush_enable, mshr_enable, mrsq_enable, _006_, _005_, _039_, mem_rsp_data, _036_, creq_byteen, _035_, _034_, _033_, _032_ }),
    .data_out({ valid_st0, is_flush_st0, is_mshr_st0, is_fill_st0, is_read_st0, is_write_st0, addr_st0, wdata_st0, wsel_st0, byteen_st0, req_tid_st0, pmask_st0, req_id_st0, tag_st0[0], mshr_id_st0 }),
    .enable(_015_),
    .reset(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:13368.4-13374.3" *)
  \$paramod$2c9c05b71171db5dc12365f603c732bd72be1571\VX_pipe_register  pipe_reg1 (
    .clk(clk),
    .data_in({ valid_st0, is_mshr_st0, is_fill_st0, is_read_st0, is_write_st0, miss_st0, addr_st0, wdata_st0, wsel_st0, byteen_st0, req_tid_st0, pmask_st0, req_id_st0, tag_st0[0], mshr_id_a_st0, mshr_pending_st0 }),
    .data_out({ valid_st1, is_mshr_st1, is_fill_st1, is_read_st1, is_write_st1, miss_st1, addr_st1, wdata_st1[511:32], creq_data_st1, mreq_wsel, byteen_st1, crsq_tid, crsq_pmask, crsq_tag, mreq_id, mshr_pending_st1 }),
    .enable(_015_),
    .reset(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:13349.4-13359.3" *)
  \$paramod$cf4035d087687f1a4f0b8465d35b2b7e0a4d9f7f\VX_tag_access  tag_access (
    .addr(addr_st0),
    .clk(clk),
    .fill(do_fill_st0),
    .flush(do_flush_st0),
    .lookup(do_lookup_st0),
    .req_id(req_id_st0),
    .reset(reset),
    .stall(crsq_stall),
    .tag_match(tag_match_st0)
  );
  assign tag_st0[44:1] = req_id_st0;
  assign wdata_st1[31:0] = creq_data_st1;
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_sp_ram" *)
(* src = "Vortex_axi_nofpu.v:9475.1-9928.10" *)
module \$paramod$81ca6181cb86a556b62374c3fd66285fcd9f0772\VX_sp_ram (clk, addr, wren, wdata, rdata);
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [6:0] _000_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _001_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _002_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [6:0] _003_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _004_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _005_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [6:0] _006_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _007_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _008_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [6:0] _009_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _010_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _011_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [6:0] _012_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _013_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _014_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [6:0] _015_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _016_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _017_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [6:0] _018_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _019_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _020_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [6:0] _021_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _022_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _023_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [6:0] _024_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _025_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _026_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [6:0] _027_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _028_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _029_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [6:0] _030_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _031_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _032_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [6:0] _033_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _034_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _035_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [6:0] _036_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _037_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _038_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [6:0] _039_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _040_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _041_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [6:0] _042_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _043_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _044_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [6:0] _045_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _046_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _047_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [6:0] _048_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _049_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _050_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [6:0] _051_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _052_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _053_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [6:0] _054_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _055_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _056_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [6:0] _057_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _058_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _059_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [6:0] _060_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _061_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _062_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [6:0] _063_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _064_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _065_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [6:0] _066_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _067_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _068_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [6:0] _069_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _070_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _071_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [6:0] _072_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _073_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _074_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [6:0] _075_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _076_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _077_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [6:0] _078_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _079_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _080_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [6:0] _081_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _082_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _083_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [6:0] _084_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _085_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _086_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [6:0] _087_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _088_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _089_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [6:0] _090_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _091_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _092_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [6:0] _093_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _094_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _095_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [6:0] _096_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _097_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _098_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [6:0] _099_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _100_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _101_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [6:0] _102_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _103_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _104_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [6:0] _105_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _106_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _107_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [6:0] _108_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _109_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _110_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [6:0] _111_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _112_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _113_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [6:0] _114_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _115_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _116_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [6:0] _117_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _118_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _119_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [6:0] _120_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _121_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _122_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [6:0] _123_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _124_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _125_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [6:0] _126_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _127_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _128_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [6:0] _129_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _130_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _131_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [6:0] _132_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _133_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _134_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [6:0] _135_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _136_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _137_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [6:0] _138_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _139_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _140_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [6:0] _141_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _142_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _143_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [6:0] _144_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _145_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _146_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [6:0] _147_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _148_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _149_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [6:0] _150_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _151_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _152_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [6:0] _153_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _154_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _155_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [6:0] _156_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _157_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _158_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [6:0] _159_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _160_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _161_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [6:0] _162_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _163_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _164_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [6:0] _165_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _166_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _167_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [6:0] _168_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _169_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _170_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [6:0] _171_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _172_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _173_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [6:0] _174_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _175_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _176_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [6:0] _177_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _178_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _179_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [6:0] _180_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _181_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _182_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [6:0] _183_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _184_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _185_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [6:0] _186_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _187_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _188_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [6:0] _189_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _190_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [511:0] _191_;
  (* src = "Vortex_axi_nofpu.v:9505.27-9505.31" *)
  input [6:0] addr;
  wire [6:0] addr;
  (* src = "Vortex_axi_nofpu.v:9503.13-9503.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_nofpu.v:9511.28-9511.33" *)
  output [511:0] rdata;
  wire [511:0] rdata;
  (* src = "Vortex_axi_nofpu.v:9509.27-9509.32" *)
  input [511:0] wdata;
  wire [511:0] wdata;
  (* src = "Vortex_axi_nofpu.v:9507.29-9507.33" *)
  input [63:0] wren;
  wire [63:0] wren;
  (* src = "Vortex_axi_nofpu.v:9770.33-9770.36" *)
  reg [511:0] \genblk1.genblk1.genblk1.genblk1.ram  [127:0];
  always @(posedge clk) begin
    if (_002_[7])
      \genblk1.genblk1.genblk1.genblk1.ram [_000_][7:0] <= _001_[7:0];
    if (_005_[15])
      \genblk1.genblk1.genblk1.genblk1.ram [_003_][15:8] <= _004_[15:8];
    if (_008_[23])
      \genblk1.genblk1.genblk1.genblk1.ram [_006_][23:16] <= _007_[23:16];
    if (_011_[31])
      \genblk1.genblk1.genblk1.genblk1.ram [_009_][31:24] <= _010_[31:24];
    if (_014_[39])
      \genblk1.genblk1.genblk1.genblk1.ram [_012_][39:32] <= _013_[39:32];
    if (_017_[47])
      \genblk1.genblk1.genblk1.genblk1.ram [_015_][47:40] <= _016_[47:40];
    if (_020_[55])
      \genblk1.genblk1.genblk1.genblk1.ram [_018_][55:48] <= _019_[55:48];
    if (_023_[63])
      \genblk1.genblk1.genblk1.genblk1.ram [_021_][63:56] <= _022_[63:56];
    if (_026_[71])
      \genblk1.genblk1.genblk1.genblk1.ram [_024_][71:64] <= _025_[71:64];
    if (_029_[79])
      \genblk1.genblk1.genblk1.genblk1.ram [_027_][79:72] <= _028_[79:72];
    if (_032_[87])
      \genblk1.genblk1.genblk1.genblk1.ram [_030_][87:80] <= _031_[87:80];
    if (_035_[95])
      \genblk1.genblk1.genblk1.genblk1.ram [_033_][95:88] <= _034_[95:88];
    if (_038_[103])
      \genblk1.genblk1.genblk1.genblk1.ram [_036_][103:96] <= _037_[103:96];
    if (_041_[111])
      \genblk1.genblk1.genblk1.genblk1.ram [_039_][111:104] <= _040_[111:104];
    if (_044_[119])
      \genblk1.genblk1.genblk1.genblk1.ram [_042_][119:112] <= _043_[119:112];
    if (_047_[127])
      \genblk1.genblk1.genblk1.genblk1.ram [_045_][127:120] <= _046_[127:120];
    if (_050_[135])
      \genblk1.genblk1.genblk1.genblk1.ram [_048_][135:128] <= _049_[135:128];
    if (_053_[143])
      \genblk1.genblk1.genblk1.genblk1.ram [_051_][143:136] <= _052_[143:136];
    if (_056_[151])
      \genblk1.genblk1.genblk1.genblk1.ram [_054_][151:144] <= _055_[151:144];
    if (_059_[159])
      \genblk1.genblk1.genblk1.genblk1.ram [_057_][159:152] <= _058_[159:152];
    if (_062_[167])
      \genblk1.genblk1.genblk1.genblk1.ram [_060_][167:160] <= _061_[167:160];
    if (_065_[175])
      \genblk1.genblk1.genblk1.genblk1.ram [_063_][175:168] <= _064_[175:168];
    if (_068_[183])
      \genblk1.genblk1.genblk1.genblk1.ram [_066_][183:176] <= _067_[183:176];
    if (_071_[191])
      \genblk1.genblk1.genblk1.genblk1.ram [_069_][191:184] <= _070_[191:184];
    if (_074_[199])
      \genblk1.genblk1.genblk1.genblk1.ram [_072_][199:192] <= _073_[199:192];
    if (_077_[207])
      \genblk1.genblk1.genblk1.genblk1.ram [_075_][207:200] <= _076_[207:200];
    if (_080_[215])
      \genblk1.genblk1.genblk1.genblk1.ram [_078_][215:208] <= _079_[215:208];
    if (_083_[223])
      \genblk1.genblk1.genblk1.genblk1.ram [_081_][223:216] <= _082_[223:216];
    if (_086_[231])
      \genblk1.genblk1.genblk1.genblk1.ram [_084_][231:224] <= _085_[231:224];
    if (_089_[239])
      \genblk1.genblk1.genblk1.genblk1.ram [_087_][239:232] <= _088_[239:232];
    if (_092_[247])
      \genblk1.genblk1.genblk1.genblk1.ram [_090_][247:240] <= _091_[247:240];
    if (_095_[255])
      \genblk1.genblk1.genblk1.genblk1.ram [_093_][255:248] <= _094_[255:248];
    if (_098_[263])
      \genblk1.genblk1.genblk1.genblk1.ram [_096_][263:256] <= _097_[263:256];
    if (_101_[271])
      \genblk1.genblk1.genblk1.genblk1.ram [_099_][271:264] <= _100_[271:264];
    if (_104_[279])
      \genblk1.genblk1.genblk1.genblk1.ram [_102_][279:272] <= _103_[279:272];
    if (_107_[287])
      \genblk1.genblk1.genblk1.genblk1.ram [_105_][287:280] <= _106_[287:280];
    if (_110_[295])
      \genblk1.genblk1.genblk1.genblk1.ram [_108_][295:288] <= _109_[295:288];
    if (_113_[303])
      \genblk1.genblk1.genblk1.genblk1.ram [_111_][303:296] <= _112_[303:296];
    if (_116_[311])
      \genblk1.genblk1.genblk1.genblk1.ram [_114_][311:304] <= _115_[311:304];
    if (_119_[319])
      \genblk1.genblk1.genblk1.genblk1.ram [_117_][319:312] <= _118_[319:312];
    if (_122_[327])
      \genblk1.genblk1.genblk1.genblk1.ram [_120_][327:320] <= _121_[327:320];
    if (_125_[335])
      \genblk1.genblk1.genblk1.genblk1.ram [_123_][335:328] <= _124_[335:328];
    if (_128_[343])
      \genblk1.genblk1.genblk1.genblk1.ram [_126_][343:336] <= _127_[343:336];
    if (_131_[351])
      \genblk1.genblk1.genblk1.genblk1.ram [_129_][351:344] <= _130_[351:344];
    if (_134_[359])
      \genblk1.genblk1.genblk1.genblk1.ram [_132_][359:352] <= _133_[359:352];
    if (_137_[367])
      \genblk1.genblk1.genblk1.genblk1.ram [_135_][367:360] <= _136_[367:360];
    if (_140_[375])
      \genblk1.genblk1.genblk1.genblk1.ram [_138_][375:368] <= _139_[375:368];
    if (_143_[383])
      \genblk1.genblk1.genblk1.genblk1.ram [_141_][383:376] <= _142_[383:376];
    if (_146_[391])
      \genblk1.genblk1.genblk1.genblk1.ram [_144_][391:384] <= _145_[391:384];
    if (_149_[399])
      \genblk1.genblk1.genblk1.genblk1.ram [_147_][399:392] <= _148_[399:392];
    if (_152_[407])
      \genblk1.genblk1.genblk1.genblk1.ram [_150_][407:400] <= _151_[407:400];
    if (_155_[415])
      \genblk1.genblk1.genblk1.genblk1.ram [_153_][415:408] <= _154_[415:408];
    if (_158_[423])
      \genblk1.genblk1.genblk1.genblk1.ram [_156_][423:416] <= _157_[423:416];
    if (_161_[431])
      \genblk1.genblk1.genblk1.genblk1.ram [_159_][431:424] <= _160_[431:424];
    if (_164_[439])
      \genblk1.genblk1.genblk1.genblk1.ram [_162_][439:432] <= _163_[439:432];
    if (_167_[447])
      \genblk1.genblk1.genblk1.genblk1.ram [_165_][447:440] <= _166_[447:440];
    if (_170_[455])
      \genblk1.genblk1.genblk1.genblk1.ram [_168_][455:448] <= _169_[455:448];
    if (_173_[463])
      \genblk1.genblk1.genblk1.genblk1.ram [_171_][463:456] <= _172_[463:456];
    if (_176_[471])
      \genblk1.genblk1.genblk1.genblk1.ram [_174_][471:464] <= _175_[471:464];
    if (_179_[479])
      \genblk1.genblk1.genblk1.genblk1.ram [_177_][479:472] <= _178_[479:472];
    if (_182_[487])
      \genblk1.genblk1.genblk1.genblk1.ram [_180_][487:480] <= _181_[487:480];
    if (_185_[495])
      \genblk1.genblk1.genblk1.genblk1.ram [_183_][495:488] <= _184_[495:488];
    if (_188_[503])
      \genblk1.genblk1.genblk1.genblk1.ram [_186_][503:496] <= _187_[503:496];
    if (_191_[511])
      \genblk1.genblk1.genblk1.genblk1.ram [_189_][511:504] <= _190_[511:504];
  end
  assign rdata = \genblk1.genblk1.genblk1.genblk1.ram [addr];
  assign _191_[511] = wren[63] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) 1'h1 : 1'h0;
  assign _190_ = wren[63] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) { wdata[511:504], 504'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _189_ = wren[63] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) addr : 7'hxx;
  assign _188_[503] = wren[62] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) 1'h1 : 1'h0;
  assign _187_ = wren[62] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) { 8'h00, wdata[503:496], 496'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _186_ = wren[62] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) addr : 7'hxx;
  assign _185_[495] = wren[61] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) 1'h1 : 1'h0;
  assign _184_ = wren[61] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) { 16'h0000, wdata[495:488], 488'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _183_ = wren[61] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) addr : 7'hxx;
  assign _182_[487] = wren[60] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) 1'h1 : 1'h0;
  assign _181_ = wren[60] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) { 24'h000000, wdata[487:480], 480'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _180_ = wren[60] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) addr : 7'hxx;
  assign _179_[479] = wren[59] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) 1'h1 : 1'h0;
  assign _178_ = wren[59] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) { 32'h00000000, wdata[479:472], 472'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _177_ = wren[59] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) addr : 7'hxx;
  assign _176_[471] = wren[58] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) 1'h1 : 1'h0;
  assign _175_ = wren[58] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) { 40'h0000000000, wdata[471:464], 464'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _174_ = wren[58] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) addr : 7'hxx;
  assign _173_[463] = wren[57] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) 1'h1 : 1'h0;
  assign _172_ = wren[57] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) { 48'h000000000000, wdata[463:456], 456'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _171_ = wren[57] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) addr : 7'hxx;
  assign _170_[455] = wren[56] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) 1'h1 : 1'h0;
  assign _169_ = wren[56] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) { 56'h00000000000000, wdata[455:448], 448'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _168_ = wren[56] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) addr : 7'hxx;
  assign _167_[447] = wren[55] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) 1'h1 : 1'h0;
  assign _166_ = wren[55] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) { 64'h0000000000000000, wdata[447:440], 440'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _165_ = wren[55] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) addr : 7'hxx;
  assign _164_[439] = wren[54] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) 1'h1 : 1'h0;
  assign _163_ = wren[54] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) { 72'h000000000000000000, wdata[439:432], 432'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _162_ = wren[54] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) addr : 7'hxx;
  assign _161_[431] = wren[53] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) 1'h1 : 1'h0;
  assign _160_ = wren[53] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) { 80'h00000000000000000000, wdata[431:424], 424'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _159_ = wren[53] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) addr : 7'hxx;
  assign _158_[423] = wren[52] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) 1'h1 : 1'h0;
  assign _157_ = wren[52] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) { 88'h0000000000000000000000, wdata[423:416], 416'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _156_ = wren[52] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) addr : 7'hxx;
  assign _155_[415] = wren[51] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) 1'h1 : 1'h0;
  assign _154_ = wren[51] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) { 96'h000000000000000000000000, wdata[415:408], 408'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _153_ = wren[51] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) addr : 7'hxx;
  assign _152_[407] = wren[50] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) 1'h1 : 1'h0;
  assign _151_ = wren[50] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) { 104'h00000000000000000000000000, wdata[407:400], 400'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _150_ = wren[50] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) addr : 7'hxx;
  assign _149_[399] = wren[49] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) 1'h1 : 1'h0;
  assign _148_ = wren[49] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) { 112'h0000000000000000000000000000, wdata[399:392], 392'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _147_ = wren[49] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) addr : 7'hxx;
  assign _146_[391] = wren[48] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) 1'h1 : 1'h0;
  assign _145_ = wren[48] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) { 120'h000000000000000000000000000000, wdata[391:384], 384'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _144_ = wren[48] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) addr : 7'hxx;
  assign _143_[383] = wren[47] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) 1'h1 : 1'h0;
  assign _142_ = wren[47] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) { 128'h00000000000000000000000000000000, wdata[383:376], 376'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _141_ = wren[47] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) addr : 7'hxx;
  assign _140_[375] = wren[46] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) 1'h1 : 1'h0;
  assign _139_ = wren[46] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) { 136'h0000000000000000000000000000000000, wdata[375:368], 368'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _138_ = wren[46] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) addr : 7'hxx;
  assign _137_[367] = wren[45] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) 1'h1 : 1'h0;
  assign _136_ = wren[45] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) { 144'h000000000000000000000000000000000000, wdata[367:360], 360'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _135_ = wren[45] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) addr : 7'hxx;
  assign _134_[359] = wren[44] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) 1'h1 : 1'h0;
  assign _133_ = wren[44] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) { 152'h00000000000000000000000000000000000000, wdata[359:352], 352'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _132_ = wren[44] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) addr : 7'hxx;
  assign _131_[351] = wren[43] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) 1'h1 : 1'h0;
  assign _130_ = wren[43] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) { 160'h0000000000000000000000000000000000000000, wdata[351:344], 344'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _129_ = wren[43] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) addr : 7'hxx;
  assign _128_[343] = wren[42] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) 1'h1 : 1'h0;
  assign _127_ = wren[42] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) { 168'h000000000000000000000000000000000000000000, wdata[343:336], 336'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _126_ = wren[42] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) addr : 7'hxx;
  assign _125_[335] = wren[41] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) 1'h1 : 1'h0;
  assign _124_ = wren[41] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) { 176'h00000000000000000000000000000000000000000000, wdata[335:328], 328'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _123_ = wren[41] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) addr : 7'hxx;
  assign _122_[327] = wren[40] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) 1'h1 : 1'h0;
  assign _121_ = wren[40] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) { 184'h0000000000000000000000000000000000000000000000, wdata[327:320], 320'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _120_ = wren[40] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) addr : 7'hxx;
  assign _119_[319] = wren[39] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) 1'h1 : 1'h0;
  assign _118_ = wren[39] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) { 192'h000000000000000000000000000000000000000000000000, wdata[319:312], 312'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _117_ = wren[39] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) addr : 7'hxx;
  assign _116_[311] = wren[38] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) 1'h1 : 1'h0;
  assign _115_ = wren[38] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) { 200'h00000000000000000000000000000000000000000000000000, wdata[311:304], 304'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _114_ = wren[38] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) addr : 7'hxx;
  assign _113_[303] = wren[37] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) 1'h1 : 1'h0;
  assign _112_ = wren[37] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) { 208'h0000000000000000000000000000000000000000000000000000, wdata[303:296], 296'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _111_ = wren[37] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) addr : 7'hxx;
  assign _110_[295] = wren[36] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) 1'h1 : 1'h0;
  assign _109_ = wren[36] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) { 216'h000000000000000000000000000000000000000000000000000000, wdata[295:288], 288'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _108_ = wren[36] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) addr : 7'hxx;
  assign _107_[287] = wren[35] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) 1'h1 : 1'h0;
  assign _106_ = wren[35] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) { 224'h00000000000000000000000000000000000000000000000000000000, wdata[287:280], 280'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _105_ = wren[35] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) addr : 7'hxx;
  assign _104_[279] = wren[34] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) 1'h1 : 1'h0;
  assign _103_ = wren[34] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) { 232'h0000000000000000000000000000000000000000000000000000000000, wdata[279:272], 272'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _102_ = wren[34] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) addr : 7'hxx;
  assign _101_[271] = wren[33] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) 1'h1 : 1'h0;
  assign _100_ = wren[33] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) { 240'h000000000000000000000000000000000000000000000000000000000000, wdata[271:264], 264'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _099_ = wren[33] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) addr : 7'hxx;
  assign _098_[263] = wren[32] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) 1'h1 : 1'h0;
  assign _097_ = wren[32] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) { 248'h00000000000000000000000000000000000000000000000000000000000000, wdata[263:256], 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _096_ = wren[32] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) addr : 7'hxx;
  assign _095_[255] = wren[31] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) 1'h1 : 1'h0;
  assign _094_ = wren[31] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) { 256'h0000000000000000000000000000000000000000000000000000000000000000, wdata[255:248], 248'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _093_ = wren[31] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) addr : 7'hxx;
  assign _092_[247] = wren[30] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) 1'h1 : 1'h0;
  assign _091_ = wren[30] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) { 264'h000000000000000000000000000000000000000000000000000000000000000000, wdata[247:240], 240'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _090_ = wren[30] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) addr : 7'hxx;
  assign _089_[239] = wren[29] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) 1'h1 : 1'h0;
  assign _088_ = wren[29] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) { 272'h00000000000000000000000000000000000000000000000000000000000000000000, wdata[239:232], 232'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _087_ = wren[29] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) addr : 7'hxx;
  assign _086_[231] = wren[28] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) 1'h1 : 1'h0;
  assign _085_ = wren[28] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) { 280'h0000000000000000000000000000000000000000000000000000000000000000000000, wdata[231:224], 224'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _084_ = wren[28] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) addr : 7'hxx;
  assign _083_[223] = wren[27] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) 1'h1 : 1'h0;
  assign _082_ = wren[27] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) { 288'h000000000000000000000000000000000000000000000000000000000000000000000000, wdata[223:216], 216'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _081_ = wren[27] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) addr : 7'hxx;
  assign _080_[215] = wren[26] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) 1'h1 : 1'h0;
  assign _079_ = wren[26] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) { 296'h00000000000000000000000000000000000000000000000000000000000000000000000000, wdata[215:208], 208'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _078_ = wren[26] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) addr : 7'hxx;
  assign _077_[207] = wren[25] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) 1'h1 : 1'h0;
  assign _076_ = wren[25] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) { 304'h0000000000000000000000000000000000000000000000000000000000000000000000000000, wdata[207:200], 200'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _075_ = wren[25] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) addr : 7'hxx;
  assign _074_[199] = wren[24] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) 1'h1 : 1'h0;
  assign _073_ = wren[24] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) { 312'h000000000000000000000000000000000000000000000000000000000000000000000000000000, wdata[199:192], 192'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _072_ = wren[24] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) addr : 7'hxx;
  assign _071_[191] = wren[23] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) 1'h1 : 1'h0;
  assign _070_ = wren[23] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) { 320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000, wdata[191:184], 184'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _069_ = wren[23] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) addr : 7'hxx;
  assign _068_[183] = wren[22] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) 1'h1 : 1'h0;
  assign _067_ = wren[22] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) { 328'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000, wdata[183:176], 176'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _066_ = wren[22] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) addr : 7'hxx;
  assign _065_[175] = wren[21] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) 1'h1 : 1'h0;
  assign _064_ = wren[21] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) { 336'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000, wdata[175:168], 168'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _063_ = wren[21] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) addr : 7'hxx;
  assign _062_[167] = wren[20] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) 1'h1 : 1'h0;
  assign _061_ = wren[20] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) { 344'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000, wdata[167:160], 160'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _060_ = wren[20] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) addr : 7'hxx;
  assign _059_[159] = wren[19] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) 1'h1 : 1'h0;
  assign _058_ = wren[19] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) { 352'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, wdata[159:152], 152'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _057_ = wren[19] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) addr : 7'hxx;
  assign _056_[151] = wren[18] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) 1'h1 : 1'h0;
  assign _055_ = wren[18] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) { 360'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, wdata[151:144], 144'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _054_ = wren[18] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) addr : 7'hxx;
  assign _053_[143] = wren[17] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) 1'h1 : 1'h0;
  assign _052_ = wren[17] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) { 368'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, wdata[143:136], 136'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _051_ = wren[17] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) addr : 7'hxx;
  assign _050_[135] = wren[16] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) 1'h1 : 1'h0;
  assign _049_ = wren[16] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) { 376'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, wdata[135:128], 128'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _048_ = wren[16] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) addr : 7'hxx;
  assign _047_[127] = wren[15] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) 1'h1 : 1'h0;
  assign _046_ = wren[15] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) { 384'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, wdata[127:120], 120'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _045_ = wren[15] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) addr : 7'hxx;
  assign _044_[119] = wren[14] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) 1'h1 : 1'h0;
  assign _043_ = wren[14] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) { 392'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, wdata[119:112], 112'hxxxxxxxxxxxxxxxxxxxxxxxxxxxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _042_ = wren[14] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) addr : 7'hxx;
  assign _041_[111] = wren[13] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) 1'h1 : 1'h0;
  assign _040_ = wren[13] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) { 400'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, wdata[111:104], 104'hxxxxxxxxxxxxxxxxxxxxxxxxxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _039_ = wren[13] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) addr : 7'hxx;
  assign _038_[103] = wren[12] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) 1'h1 : 1'h0;
  assign _037_ = wren[12] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) { 408'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, wdata[103:96], 96'hxxxxxxxxxxxxxxxxxxxxxxxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _036_ = wren[12] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) addr : 7'hxx;
  assign _035_[95] = wren[11] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) 1'h1 : 1'h0;
  assign _034_ = wren[11] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) { 416'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, wdata[95:88], 88'hxxxxxxxxxxxxxxxxxxxxxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _033_ = wren[11] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) addr : 7'hxx;
  assign _032_[87] = wren[10] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) 1'h1 : 1'h0;
  assign _031_ = wren[10] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) { 424'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, wdata[87:80], 80'hxxxxxxxxxxxxxxxxxxxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _030_ = wren[10] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) addr : 7'hxx;
  assign _029_[79] = wren[9] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) 1'h1 : 1'h0;
  assign _028_ = wren[9] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) { 432'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, wdata[79:72], 72'hxxxxxxxxxxxxxxxxxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _027_ = wren[9] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) addr : 7'hxx;
  assign _026_[71] = wren[8] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) 1'h1 : 1'h0;
  assign _025_ = wren[8] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) { 440'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, wdata[71:64], 64'hxxxxxxxxxxxxxxxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _024_ = wren[8] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) addr : 7'hxx;
  assign _023_[63] = wren[7] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) 1'h1 : 1'h0;
  assign _022_ = wren[7] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) { 448'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, wdata[63:56], 56'hxxxxxxxxxxxxxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _021_ = wren[7] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) addr : 7'hxx;
  assign _020_[55] = wren[6] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) 1'h1 : 1'h0;
  assign _019_ = wren[6] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) { 456'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, wdata[55:48], 48'hxxxxxxxxxxxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _018_ = wren[6] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) addr : 7'hxx;
  assign _017_[47] = wren[5] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) 1'h1 : 1'h0;
  assign _016_ = wren[5] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) { 464'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, wdata[47:40], 40'hxxxxxxxxxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _015_ = wren[5] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) addr : 7'hxx;
  assign _014_[39] = wren[4] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) 1'h1 : 1'h0;
  assign _013_ = wren[4] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) { 472'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, wdata[39:32], 32'hxxxxxxxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _012_ = wren[4] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) addr : 7'hxx;
  assign _011_[31] = wren[3] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) 1'h1 : 1'h0;
  assign _010_ = wren[3] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) { 480'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, wdata[31:24], 24'hxxxxxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _009_ = wren[3] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) addr : 7'hxx;
  assign _008_[23] = wren[2] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) 1'h1 : 1'h0;
  assign _007_ = wren[2] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) { 488'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, wdata[23:16], 16'hxxxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _006_ = wren[2] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) addr : 7'hxx;
  assign _005_[15] = wren[1] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) 1'h1 : 1'h0;
  assign _004_ = wren[1] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) { 496'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, wdata[15:8], 8'hxx } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _003_ = wren[1] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) addr : 7'hxx;
  assign _002_[7] = wren[0] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) 1'h1 : 1'h0;
  assign _001_ = wren[0] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) { 504'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, wdata[7:0] } : 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _000_ = wren[0] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) addr : 7'hxx;
  assign { _002_[511:8], _002_[6:0] } = { 504'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, _002_[7], _002_[7], _002_[7], _002_[7], _002_[7], _002_[7], _002_[7] };
  assign { _005_[511:16], _005_[14:0] } = { 496'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, _005_[15], _005_[15], _005_[15], _005_[15], _005_[15], _005_[15], _005_[15], 8'h00 };
  assign { _008_[511:24], _008_[22:0] } = { 488'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, _008_[23], _008_[23], _008_[23], _008_[23], _008_[23], _008_[23], _008_[23], 16'h0000 };
  assign { _011_[511:32], _011_[30:0] } = { 480'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, _011_[31], _011_[31], _011_[31], _011_[31], _011_[31], _011_[31], _011_[31], 24'h000000 };
  assign { _014_[511:40], _014_[38:0] } = { 472'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, _014_[39], _014_[39], _014_[39], _014_[39], _014_[39], _014_[39], _014_[39], 32'h00000000 };
  assign { _017_[511:48], _017_[46:0] } = { 464'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, _017_[47], _017_[47], _017_[47], _017_[47], _017_[47], _017_[47], _017_[47], 40'h0000000000 };
  assign { _020_[511:56], _020_[54:0] } = { 456'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, _020_[55], _020_[55], _020_[55], _020_[55], _020_[55], _020_[55], _020_[55], 48'h000000000000 };
  assign { _023_[511:64], _023_[62:0] } = { 448'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, _023_[63], _023_[63], _023_[63], _023_[63], _023_[63], _023_[63], _023_[63], 56'h00000000000000 };
  assign { _026_[511:72], _026_[70:0] } = { 440'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, _026_[71], _026_[71], _026_[71], _026_[71], _026_[71], _026_[71], _026_[71], 64'h0000000000000000 };
  assign { _029_[511:80], _029_[78:0] } = { 432'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, _029_[79], _029_[79], _029_[79], _029_[79], _029_[79], _029_[79], _029_[79], 72'h000000000000000000 };
  assign { _032_[511:88], _032_[86:0] } = { 424'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, _032_[87], _032_[87], _032_[87], _032_[87], _032_[87], _032_[87], _032_[87], 80'h00000000000000000000 };
  assign { _035_[511:96], _035_[94:0] } = { 416'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, _035_[95], _035_[95], _035_[95], _035_[95], _035_[95], _035_[95], _035_[95], 88'h0000000000000000000000 };
  assign { _038_[511:104], _038_[102:0] } = { 408'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, _038_[103], _038_[103], _038_[103], _038_[103], _038_[103], _038_[103], _038_[103], 96'h000000000000000000000000 };
  assign { _041_[511:112], _041_[110:0] } = { 400'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, _041_[111], _041_[111], _041_[111], _041_[111], _041_[111], _041_[111], _041_[111], 104'h00000000000000000000000000 };
  assign { _044_[511:120], _044_[118:0] } = { 392'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, _044_[119], _044_[119], _044_[119], _044_[119], _044_[119], _044_[119], _044_[119], 112'h0000000000000000000000000000 };
  assign { _047_[511:128], _047_[126:0] } = { 384'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, _047_[127], _047_[127], _047_[127], _047_[127], _047_[127], _047_[127], _047_[127], 120'h000000000000000000000000000000 };
  assign { _050_[511:136], _050_[134:0] } = { 376'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, _050_[135], _050_[135], _050_[135], _050_[135], _050_[135], _050_[135], _050_[135], 128'h00000000000000000000000000000000 };
  assign { _053_[511:144], _053_[142:0] } = { 368'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, _053_[143], _053_[143], _053_[143], _053_[143], _053_[143], _053_[143], _053_[143], 136'h0000000000000000000000000000000000 };
  assign { _056_[511:152], _056_[150:0] } = { 360'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, _056_[151], _056_[151], _056_[151], _056_[151], _056_[151], _056_[151], _056_[151], 144'h000000000000000000000000000000000000 };
  assign { _059_[511:160], _059_[158:0] } = { 352'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, _059_[159], _059_[159], _059_[159], _059_[159], _059_[159], _059_[159], _059_[159], 152'h00000000000000000000000000000000000000 };
  assign { _062_[511:168], _062_[166:0] } = { 344'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000, _062_[167], _062_[167], _062_[167], _062_[167], _062_[167], _062_[167], _062_[167], 160'h0000000000000000000000000000000000000000 };
  assign { _065_[511:176], _065_[174:0] } = { 336'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000, _065_[175], _065_[175], _065_[175], _065_[175], _065_[175], _065_[175], _065_[175], 168'h000000000000000000000000000000000000000000 };
  assign { _068_[511:184], _068_[182:0] } = { 328'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000, _068_[183], _068_[183], _068_[183], _068_[183], _068_[183], _068_[183], _068_[183], 176'h00000000000000000000000000000000000000000000 };
  assign { _071_[511:192], _071_[190:0] } = { 320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000, _071_[191], _071_[191], _071_[191], _071_[191], _071_[191], _071_[191], _071_[191], 184'h0000000000000000000000000000000000000000000000 };
  assign { _074_[511:200], _074_[198:0] } = { 312'h000000000000000000000000000000000000000000000000000000000000000000000000000000, _074_[199], _074_[199], _074_[199], _074_[199], _074_[199], _074_[199], _074_[199], 192'h000000000000000000000000000000000000000000000000 };
  assign { _077_[511:208], _077_[206:0] } = { 304'h0000000000000000000000000000000000000000000000000000000000000000000000000000, _077_[207], _077_[207], _077_[207], _077_[207], _077_[207], _077_[207], _077_[207], 200'h00000000000000000000000000000000000000000000000000 };
  assign { _080_[511:216], _080_[214:0] } = { 296'h00000000000000000000000000000000000000000000000000000000000000000000000000, _080_[215], _080_[215], _080_[215], _080_[215], _080_[215], _080_[215], _080_[215], 208'h0000000000000000000000000000000000000000000000000000 };
  assign { _083_[511:224], _083_[222:0] } = { 288'h000000000000000000000000000000000000000000000000000000000000000000000000, _083_[223], _083_[223], _083_[223], _083_[223], _083_[223], _083_[223], _083_[223], 216'h000000000000000000000000000000000000000000000000000000 };
  assign { _086_[511:232], _086_[230:0] } = { 280'h0000000000000000000000000000000000000000000000000000000000000000000000, _086_[231], _086_[231], _086_[231], _086_[231], _086_[231], _086_[231], _086_[231], 224'h00000000000000000000000000000000000000000000000000000000 };
  assign { _089_[511:240], _089_[238:0] } = { 272'h00000000000000000000000000000000000000000000000000000000000000000000, _089_[239], _089_[239], _089_[239], _089_[239], _089_[239], _089_[239], _089_[239], 232'h0000000000000000000000000000000000000000000000000000000000 };
  assign { _092_[511:248], _092_[246:0] } = { 264'h000000000000000000000000000000000000000000000000000000000000000000, _092_[247], _092_[247], _092_[247], _092_[247], _092_[247], _092_[247], _092_[247], 240'h000000000000000000000000000000000000000000000000000000000000 };
  assign { _095_[511:256], _095_[254:0] } = { 256'h0000000000000000000000000000000000000000000000000000000000000000, _095_[255], _095_[255], _095_[255], _095_[255], _095_[255], _095_[255], _095_[255], 248'h00000000000000000000000000000000000000000000000000000000000000 };
  assign { _098_[511:264], _098_[262:0] } = { 248'h00000000000000000000000000000000000000000000000000000000000000, _098_[263], _098_[263], _098_[263], _098_[263], _098_[263], _098_[263], _098_[263], 256'h0000000000000000000000000000000000000000000000000000000000000000 };
  assign { _101_[511:272], _101_[270:0] } = { 240'h000000000000000000000000000000000000000000000000000000000000, _101_[271], _101_[271], _101_[271], _101_[271], _101_[271], _101_[271], _101_[271], 264'h000000000000000000000000000000000000000000000000000000000000000000 };
  assign { _104_[511:280], _104_[278:0] } = { 232'h0000000000000000000000000000000000000000000000000000000000, _104_[279], _104_[279], _104_[279], _104_[279], _104_[279], _104_[279], _104_[279], 272'h00000000000000000000000000000000000000000000000000000000000000000000 };
  assign { _107_[511:288], _107_[286:0] } = { 224'h00000000000000000000000000000000000000000000000000000000, _107_[287], _107_[287], _107_[287], _107_[287], _107_[287], _107_[287], _107_[287], 280'h0000000000000000000000000000000000000000000000000000000000000000000000 };
  assign { _110_[511:296], _110_[294:0] } = { 216'h000000000000000000000000000000000000000000000000000000, _110_[295], _110_[295], _110_[295], _110_[295], _110_[295], _110_[295], _110_[295], 288'h000000000000000000000000000000000000000000000000000000000000000000000000 };
  assign { _113_[511:304], _113_[302:0] } = { 208'h0000000000000000000000000000000000000000000000000000, _113_[303], _113_[303], _113_[303], _113_[303], _113_[303], _113_[303], _113_[303], 296'h00000000000000000000000000000000000000000000000000000000000000000000000000 };
  assign { _116_[511:312], _116_[310:0] } = { 200'h00000000000000000000000000000000000000000000000000, _116_[311], _116_[311], _116_[311], _116_[311], _116_[311], _116_[311], _116_[311], 304'h0000000000000000000000000000000000000000000000000000000000000000000000000000 };
  assign { _119_[511:320], _119_[318:0] } = { 192'h000000000000000000000000000000000000000000000000, _119_[319], _119_[319], _119_[319], _119_[319], _119_[319], _119_[319], _119_[319], 312'h000000000000000000000000000000000000000000000000000000000000000000000000000000 };
  assign { _122_[511:328], _122_[326:0] } = { 184'h0000000000000000000000000000000000000000000000, _122_[327], _122_[327], _122_[327], _122_[327], _122_[327], _122_[327], _122_[327], 320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000 };
  assign { _125_[511:336], _125_[334:0] } = { 176'h00000000000000000000000000000000000000000000, _125_[335], _125_[335], _125_[335], _125_[335], _125_[335], _125_[335], _125_[335], 328'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000 };
  assign { _128_[511:344], _128_[342:0] } = { 168'h000000000000000000000000000000000000000000, _128_[343], _128_[343], _128_[343], _128_[343], _128_[343], _128_[343], _128_[343], 336'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000 };
  assign { _131_[511:352], _131_[350:0] } = { 160'h0000000000000000000000000000000000000000, _131_[351], _131_[351], _131_[351], _131_[351], _131_[351], _131_[351], _131_[351], 344'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000 };
  assign { _134_[511:360], _134_[358:0] } = { 152'h00000000000000000000000000000000000000, _134_[359], _134_[359], _134_[359], _134_[359], _134_[359], _134_[359], _134_[359], 352'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 };
  assign { _137_[511:368], _137_[366:0] } = { 144'h000000000000000000000000000000000000, _137_[367], _137_[367], _137_[367], _137_[367], _137_[367], _137_[367], _137_[367], 360'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 };
  assign { _140_[511:376], _140_[374:0] } = { 136'h0000000000000000000000000000000000, _140_[375], _140_[375], _140_[375], _140_[375], _140_[375], _140_[375], _140_[375], 368'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 };
  assign { _143_[511:384], _143_[382:0] } = { 128'h00000000000000000000000000000000, _143_[383], _143_[383], _143_[383], _143_[383], _143_[383], _143_[383], _143_[383], 376'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 };
  assign { _146_[511:392], _146_[390:0] } = { 120'h000000000000000000000000000000, _146_[391], _146_[391], _146_[391], _146_[391], _146_[391], _146_[391], _146_[391], 384'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 };
  assign { _149_[511:400], _149_[398:0] } = { 112'h0000000000000000000000000000, _149_[399], _149_[399], _149_[399], _149_[399], _149_[399], _149_[399], _149_[399], 392'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 };
  assign { _152_[511:408], _152_[406:0] } = { 104'h00000000000000000000000000, _152_[407], _152_[407], _152_[407], _152_[407], _152_[407], _152_[407], _152_[407], 400'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 };
  assign { _155_[511:416], _155_[414:0] } = { 96'h000000000000000000000000, _155_[415], _155_[415], _155_[415], _155_[415], _155_[415], _155_[415], _155_[415], 408'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 };
  assign { _158_[511:424], _158_[422:0] } = { 88'h0000000000000000000000, _158_[423], _158_[423], _158_[423], _158_[423], _158_[423], _158_[423], _158_[423], 416'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 };
  assign { _161_[511:432], _161_[430:0] } = { 80'h00000000000000000000, _161_[431], _161_[431], _161_[431], _161_[431], _161_[431], _161_[431], _161_[431], 424'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 };
  assign { _164_[511:440], _164_[438:0] } = { 72'h000000000000000000, _164_[439], _164_[439], _164_[439], _164_[439], _164_[439], _164_[439], _164_[439], 432'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 };
  assign { _167_[511:448], _167_[446:0] } = { 64'h0000000000000000, _167_[447], _167_[447], _167_[447], _167_[447], _167_[447], _167_[447], _167_[447], 440'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 };
  assign { _170_[511:456], _170_[454:0] } = { 56'h00000000000000, _170_[455], _170_[455], _170_[455], _170_[455], _170_[455], _170_[455], _170_[455], 448'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 };
  assign { _173_[511:464], _173_[462:0] } = { 48'h000000000000, _173_[463], _173_[463], _173_[463], _173_[463], _173_[463], _173_[463], _173_[463], 456'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 };
  assign { _176_[511:472], _176_[470:0] } = { 40'h0000000000, _176_[471], _176_[471], _176_[471], _176_[471], _176_[471], _176_[471], _176_[471], 464'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 };
  assign { _179_[511:480], _179_[478:0] } = { 32'h00000000, _179_[479], _179_[479], _179_[479], _179_[479], _179_[479], _179_[479], _179_[479], 472'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 };
  assign { _182_[511:488], _182_[486:0] } = { 24'h000000, _182_[487], _182_[487], _182_[487], _182_[487], _182_[487], _182_[487], _182_[487], 480'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 };
  assign { _185_[511:496], _185_[494:0] } = { 16'h0000, _185_[495], _185_[495], _185_[495], _185_[495], _185_[495], _185_[495], _185_[495], 488'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 };
  assign { _188_[511:504], _188_[502:0] } = { 8'h00, _188_[503], _188_[503], _188_[503], _188_[503], _188_[503], _188_[503], _188_[503], 496'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 };
  assign _191_[510:0] = { _191_[511], _191_[511], _191_[511], _191_[511], _191_[511], _191_[511], _191_[511], 504'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 };
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_flush_ctrl" *)
(* src = "Vortex_axi_nofpu.v:11952.1-11999.10" *)
module \$paramod$821f91c92000ed6b1f9509aae62a0aa5d3b2a5c5\VX_flush_ctrl (clk, reset, addr_out, valid_out);
  (* src = "Vortex_axi_nofpu.v:11993.18-11993.31" *)
  (* unused_bits = "7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _0_;
  (* src = "Vortex_axi_nofpu.v:11989.9-11989.85" *)
  wire _1_;
  wire _2_;
  wire _3_;
  (* src = "Vortex_axi_nofpu.v:11969.73-11969.81" *)
  output [6:0] addr_out;
  reg [6:0] addr_out;
  (* src = "Vortex_axi_nofpu.v:11965.13-11965.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_nofpu.v:11967.13-11967.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_nofpu.v:11971.14-11971.23" *)
  output valid_out;
  reg valid_out;
  assign _0_ = addr_out + (* src = "Vortex_axi_nofpu.v:11993.18-11993.31" *) 32'd1;
  (* src = "Vortex_axi_nofpu.v:11977.2-11994.7" *)
  always @(posedge clk)
    if (reset) valid_out <= 1'h1;
    else valid_out <= _3_;
  (* src = "Vortex_axi_nofpu.v:11977.2-11994.7" *)
  always @(posedge clk)
    if (reset) addr_out <= 7'h00;
    else if (valid_out) addr_out <= _0_[6:0];
  assign _1_ = addr_out == (* src = "Vortex_axi_nofpu.v:11989.9-11989.85" *) 7'h7f;
  assign _2_ = _1_ ? (* src = "Vortex_axi_nofpu.v:11989.9-11989.85|Vortex_axi_nofpu.v:11989.5-11991.24" *) 1'h0 : 1'h1;
  assign _3_ = valid_out ? (* src = "Vortex_axi_nofpu.v:11987.8-11987.20|Vortex_axi_nofpu.v:11987.4-11994.7" *) _2_ : 1'h0;
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_pipe_register" *)
(* src = "Vortex_axi_nofpu.v:8880.1-8980.10" *)
module \$paramod$8401a7d24694e0cad8f7fb372fbfb53a1c5fc8fd\VX_pipe_register (clk, reset, enable, data_in, data_out);
  (* src = "Vortex_axi_nofpu.v:8894.13-8894.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_nofpu.v:8900.27-8900.34" *)
  input [223:0] data_in;
  wire [223:0] data_in;
  (* src = "Vortex_axi_nofpu.v:8902.28-8902.36" *)
  output [223:0] data_out;
  wire [223:0] data_out;
  (* src = "Vortex_axi_nofpu.v:8898.13-8898.19" *)
  input enable;
  wire enable;
  (* src = "Vortex_axi_nofpu.v:8943.34-8943.41" *)
  reg [222:0] \genblk1.genblk1.genblk1.genblk1.value_d ;
  (* src = "Vortex_axi_nofpu.v:8945.24-8945.31" *)
  reg \genblk1.genblk1.genblk1.genblk1.value_r ;
  (* src = "Vortex_axi_nofpu.v:8896.13-8896.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_nofpu.v:8956.5-8960.50" *)
  always @(posedge clk)
    if (enable) \genblk1.genblk1.genblk1.genblk1.value_d  <= data_in[222:0];
  (* src = "Vortex_axi_nofpu.v:8947.5-8954.52" *)
  always @(posedge clk)
    if (reset) \genblk1.genblk1.genblk1.genblk1.value_r  <= 1'h0;
    else if (enable) \genblk1.genblk1.genblk1.genblk1.value_r  <= data_in[223];
  assign data_out = { \genblk1.genblk1.genblk1.genblk1.value_r , \genblk1.genblk1.genblk1.genblk1.value_d  };
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_miss_resrv" *)
(* src = "Vortex_axi_nofpu.v:11672.1-11951.10" *)
module \$paramod$889f9280ef65fb7c4e53499e90adc0353edfbea5\VX_miss_resrv (clk, reset, deq_req_id, lkp_req_id, rel_req_id, allocate_valid, allocate_addr, allocate_data, allocate_id, allocate_ready, fill_valid, fill_id, fill_addr, lookup_valid, lookup_replay, lookup_id, lookup_addr, lookup_match, dequeue_valid, dequeue_id, dequeue_addr
, dequeue_data, dequeue_ready, release_valid, release_id);
  (* src = "Vortex_axi_nofpu.v:11847.2-11882.5" *)
  wire [1:0] _000_;
  (* src = "Vortex_axi_nofpu.v:11847.2-11882.5" *)
  wire _001_;
  (* src = "Vortex_axi_nofpu.v:11847.2-11882.5" *)
  wire [3:0] _002_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [31:0] _003_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [31:0] _004_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [31:0] _005_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [3:0] _006_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [3:0] _007_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [3:0] _008_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [99:0] _009_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [99:0] _010_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [3:0] _011_;
  (* src = "Vortex_axi_nofpu.v:11831.9-11831.38" *)
  wire [3:0] _012_;
  (* src = "Vortex_axi_nofpu.v:11950.27-11950.55" *)
  wire [3:0] _013_;
  (* src = "Vortex_axi_nofpu.v:11950.26-11950.71" *)
  wire [3:0] _014_;
  wire _015_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [31:0] _016_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [31:0] _017_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [32:0] _018_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [31:0] _019_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [3:0] _020_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [3:0] _021_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [99:0] _022_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [3:0] _023_;
  (* src = "Vortex_axi_nofpu.v:11842.9-11842.23" *)
  wire [3:0] _024_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [3:0] _025_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [3:0] _026_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [3:0] _027_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [99:0] _028_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [3:0] _029_;
  (* src = "Vortex_axi_nofpu.v:11822.20-11822.48" *)
  wire [3:0] _030_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [3:0] _031_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  (* unused_bits = "4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _032_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [3:0] _033_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  (* unused_bits = "4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _034_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  (* unused_bits = "4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _035_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [99:0] _036_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [99:0] _037_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [3:0] _038_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  (* unused_bits = "4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _039_;
  (* src = "Vortex_axi_nofpu.v:11797.25-11797.37" *)
  wire [3:0] addr_matches;
  (* src = "Vortex_axi_nofpu.v:11770.81-11770.91" *)
  reg [99:0] addr_table;
  (* src = "Vortex_axi_nofpu.v:11732.74-11732.87" *)
  input [24:0] allocate_addr;
  wire [24:0] allocate_addr;
  (* src = "Vortex_axi_nofpu.v:11734.186-11734.199" *)
  input [51:0] allocate_data;
  wire [51:0] allocate_data;
  (* src = "Vortex_axi_nofpu.v:11799.7-11799.20" *)
  wire allocate_fire;
  (* src = "Vortex_axi_nofpu.v:11736.38-11736.49" *)
  output [1:0] allocate_id;
  reg [1:0] allocate_id;
  (* src = "Vortex_axi_nofpu.v:11783.30-11783.43" *)
  wire [1:0] allocate_id_n;
  (* src = "Vortex_axi_nofpu.v:11780.6-11780.20" *)
  wire allocate_rdy_n;
  (* src = "Vortex_axi_nofpu.v:11738.14-11738.28" *)
  output allocate_ready;
  reg allocate_ready;
  (* src = "Vortex_axi_nofpu.v:11730.13-11730.27" *)
  input allocate_valid;
  wire allocate_valid;
  (* src = "Vortex_axi_nofpu.v:11720.13-11720.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_nofpu.v:11724.20-11724.30" *)
  input [43:0] deq_req_id;
  wire [43:0] deq_req_id;
  (* src = "Vortex_axi_nofpu.v:11760.75-11760.87" *)
  output [24:0] dequeue_addr;
  wire [24:0] dequeue_addr;
  (* src = "Vortex_axi_nofpu.v:11762.187-11762.199" *)
  output [51:0] dequeue_data;
  wire [51:0] dequeue_data;
  (* src = "Vortex_axi_nofpu.v:11801.7-11801.19" *)
  wire dequeue_fire;
  (* src = "Vortex_axi_nofpu.v:11758.38-11758.48" *)
  output [1:0] dequeue_id;
  reg [1:0] dequeue_id;
  (* src = "Vortex_axi_nofpu.v:11790.30-11790.42" *)
  wire [1:0] dequeue_id_n;
  (* src = "Vortex_axi_nofpu.v:11791.30-11791.42" *)
  wire [1:0] dequeue_id_x;
  (* src = "Vortex_axi_nofpu.v:11764.13-11764.26" *)
  input dequeue_ready;
  wire dequeue_ready;
  (* src = "Vortex_axi_nofpu.v:11786.6-11786.19" *)
  wire dequeue_val_n;
  (* src = "Vortex_axi_nofpu.v:11787.6-11787.19" *)
  wire dequeue_val_x;
  (* src = "Vortex_axi_nofpu.v:11756.14-11756.27" *)
  output dequeue_valid;
  reg dequeue_valid;
  (* src = "Vortex_axi_nofpu.v:11744.75-11744.84" *)
  output [24:0] fill_addr;
  wire [24:0] fill_addr;
  (* src = "Vortex_axi_nofpu.v:11742.37-11742.44" *)
  input [1:0] fill_id;
  wire [1:0] fill_id;
  (* src = "Vortex_axi_nofpu.v:11740.13-11740.23" *)
  input fill_valid;
  wire fill_valid;
  (* src = "Vortex_axi_nofpu.v:11726.20-11726.30" *)
  input [43:0] lkp_req_id;
  wire [43:0] lkp_req_id;
  (* src = "Vortex_axi_nofpu.v:11752.74-11752.85" *)
  input [24:0] lookup_addr;
  wire [24:0] lookup_addr;
  (* src = "Vortex_axi_nofpu.v:11941.25-11941.39" *)
  wire [3:0] lookup_entries;
  (* src = "Vortex_axi_nofpu.v:11750.37-11750.46" *)
  input [1:0] lookup_id;
  wire [1:0] lookup_id;
  (* src = "Vortex_axi_nofpu.v:11754.14-11754.26" *)
  output lookup_match;
  wire lookup_match;
  (* src = "Vortex_axi_nofpu.v:11748.13-11748.26" *)
  input lookup_replay;
  wire lookup_replay;
  (* src = "Vortex_axi_nofpu.v:11746.13-11746.25" *)
  input lookup_valid;
  wire lookup_valid;
  (* src = "Vortex_axi_nofpu.v:11776.24-11776.35" *)
  reg [3:0] ready_table;
  (* src = "Vortex_axi_nofpu.v:11777.24-11777.37" *)
  wire [3:0] ready_table_n;
  (* src = "Vortex_axi_nofpu.v:11795.24-11795.37" *)
  wire [3:0] ready_table_x;
  (* src = "Vortex_axi_nofpu.v:11728.20-11728.30" *)
  input [43:0] rel_req_id;
  wire [43:0] rel_req_id;
  (* src = "Vortex_axi_nofpu.v:11768.37-11768.47" *)
  input [1:0] release_id;
  wire [1:0] release_id;
  (* src = "Vortex_axi_nofpu.v:11766.13-11766.26" *)
  input release_valid;
  wire release_valid;
  (* src = "Vortex_axi_nofpu.v:11722.13-11722.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_nofpu.v:11773.24-11773.35" *)
  reg [3:0] valid_table;
  (* src = "Vortex_axi_nofpu.v:11774.24-11774.37" *)
  wire [3:0] valid_table_n;
  (* src = "Vortex_axi_nofpu.v:11793.24-11793.37" *)
  wire [3:0] valid_table_x;
  assign _006_ = valid_table & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _020_;
  assign _007_ = valid_table_x & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _021_;
  assign _008_ = ready_table_x & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _021_;
  assign _009_ = 25'h1ffffff & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) allocate_addr;
  assign _010_ = addr_table & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _022_;
  assign _011_ = _002_ & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _023_;
  assign _012_ = valid_table_x & (* src = "Vortex_axi_nofpu.v:11831.9-11831.38" *) ready_table_x;
  assign _013_ = lookup_entries & (* src = "Vortex_axi_nofpu.v:11950.27-11950.55" *) valid_table;
  assign _014_ = _013_ & (* src = "Vortex_axi_nofpu.v:11950.26-11950.71" *) addr_matches;
  (* src = "Vortex_axi_nofpu.v:11884.2-11914.5" *)
  always @(posedge clk)
    if (reset) allocate_ready <= 1'h0;
    else allocate_ready <= allocate_rdy_n;
  (* src = "Vortex_axi_nofpu.v:11884.2-11914.5" *)
  always @(posedge clk)
    if (reset) valid_table <= 4'h0;
    else valid_table <= valid_table_n;
  (* src = "Vortex_axi_nofpu.v:11884.2-11914.5" *)
  always @(posedge clk)
    if (allocate_fire) addr_table <= _028_;
  (* src = "Vortex_axi_nofpu.v:11884.2-11914.5" *)
  always @(posedge clk)
    if (_015_) dequeue_id <= dequeue_id_n;
  (* src = "Vortex_axi_nofpu.v:11884.2-11914.5" *)
  always @(posedge clk)
    if (reset) dequeue_valid <= 1'h0;
    else if (_015_) dequeue_valid <= dequeue_val_n;
  assign _015_ = | { fill_valid, dequeue_fire };
  assign addr_matches[0] = addr_table[24:0] == (* src = "Vortex_axi_nofpu.v:11807.29-11807.164" *) lookup_addr;
  assign addr_matches[1] = addr_table[49:25] == (* src = "Vortex_axi_nofpu.v:11807.29-11807.164" *) lookup_addr;
  assign addr_matches[2] = addr_table[74:50] == (* src = "Vortex_axi_nofpu.v:11807.29-11807.164" *) lookup_addr;
  assign addr_matches[3] = addr_table[99:75] == (* src = "Vortex_axi_nofpu.v:11807.29-11807.164" *) lookup_addr;
  assign allocate_fire = allocate_valid && (* src = "Vortex_axi_nofpu.v:11799.23-11799.55" *) allocate_ready;
  assign dequeue_fire = dequeue_valid && (* src = "Vortex_axi_nofpu.v:11801.22-11801.52" *) dequeue_ready;
  assign _003_ = allocate_id * (* src = "Vortex_axi_nofpu.v:11871.17-11871.83" *) 32'd25;
  assign _004_ = fill_id * (* src = "Vortex_axi_nofpu.v:11929.32-11929.94" *) 32'd25;
  assign _005_ = dequeue_id * (* src = "Vortex_axi_nofpu.v:11939.35-11939.102" *) 32'd25;
  assign lookup_entries[0] = | (* src = "Vortex_axi_nofpu.v:11946.31-11946.45" *) lookup_id;
  assign lookup_entries[1] = 2'h1 != (* src = "Vortex_axi_nofpu.v:11946.31-11946.45" *) lookup_id;
  assign lookup_entries[2] = 2'h2 != (* src = "Vortex_axi_nofpu.v:11946.31-11946.45" *) lookup_id;
  assign lookup_entries[3] = 2'h3 != (* src = "Vortex_axi_nofpu.v:11946.31-11946.45" *) lookup_id;
  assign _016_ = - (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) $signed({ 30'h00000000, dequeue_id });
  assign _017_ = - (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) $signed({ 30'h00000000, allocate_id });
  assign _018_ = - (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) $signed({ 1'h0, _003_ });
  assign _019_ = - (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) $signed({ 30'h00000000, release_id });
  assign _020_ = ~ (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _031_;
  assign _021_ = ~ (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _033_;
  assign _022_ = ~ (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _036_;
  assign _023_ = ~ (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _038_;
  assign _024_ = ~ (* src = "Vortex_axi_nofpu.v:11842.9-11842.23" *) valid_table_n;
  assign _025_ = _006_ | (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _032_[3:0];
  assign _026_ = _007_ | (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _034_[3:0];
  assign _027_ = _008_ | (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _035_[3:0];
  assign _028_ = _010_ | (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _037_;
  assign _029_ = _011_ | (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _039_[3:0];
  assign _030_ = ready_table | (* src = "Vortex_axi_nofpu.v:11822.20-11822.48" *) addr_matches;
  (* src = "Vortex_axi_nofpu.v:11884.2-11914.5" *)
  always @(posedge clk)
    allocate_id <= allocate_id_n;
  (* src = "Vortex_axi_nofpu.v:11884.2-11914.5" *)
  always @(posedge clk)
    ready_table <= ready_table_n;
  assign valid_table_n = release_valid ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:11879.7-11879.20|Vortex_axi_nofpu.v:11879.3-11881.34" *) _029_ : _002_;
  assign dequeue_id_n = fill_valid ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:11873.7-11873.17|Vortex_axi_nofpu.v:11873.3-11878.6" *) fill_id : _000_;
  assign dequeue_val_n = fill_valid ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:11873.7-11873.17|Vortex_axi_nofpu.v:11873.3-11878.6" *) 1'h1 : _001_;
  assign ready_table_n = allocate_fire ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:11865.7-11865.20|Vortex_axi_nofpu.v:11865.3-11872.6" *) _027_ : ready_table_x;
  assign _002_ = allocate_fire ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:11865.7-11865.20|Vortex_axi_nofpu.v:11865.3-11872.6" *) _026_ : valid_table_x;
  assign _000_ = dequeue_fire ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:11859.7-11859.19|Vortex_axi_nofpu.v:11859.3-11864.6" *) dequeue_id_x : 2'hx;
  assign _001_ = dequeue_fire ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:11859.7-11859.19|Vortex_axi_nofpu.v:11859.3-11864.6" *) dequeue_val_x : 1'hx;
  assign ready_table_x = lookup_replay ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:11820.7-11820.20|Vortex_axi_nofpu.v:11820.3-11822.49" *) _030_ : ready_table;
  assign valid_table_x = dequeue_fire ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:11817.7-11817.19|Vortex_axi_nofpu.v:11817.3-11819.34" *) _025_ : valid_table;
  assign lookup_match = | (* src = "Vortex_axi_nofpu.v:11950.24-11950.72" *) _014_;
  assign _031_ = $signed(_016_) < 0 ? 1'h1 << - _016_ : 1'h1 >> _016_;
  assign _032_ = $signed(_016_) < 0 ? 1'h0 << - _016_ : 1'h0 >> _016_;
  assign _034_ = $signed(_017_) < 0 ? 1'h1 << - _017_ : 1'h1 >> _017_;
  assign _033_ = $signed(_017_) < 0 ? 1'h1 << - _017_ : 1'h1 >> _017_;
  assign _035_ = $signed(_017_) < 0 ? 1'h0 << - _017_ : 1'h0 >> _017_;
  assign _036_ = $signed(_018_) < 0 ? 25'h1ffffff << - _018_ : 25'h1ffffff >> _018_;
  assign _037_ = $signed(_018_) < 0 ? _009_ << - _018_ : _009_ >> _018_;
  assign _038_ = $signed(_019_) < 0 ? 1'h1 << - _019_ : 1'h1 >> _019_;
  assign _039_ = $signed(_019_) < 0 ? 1'h0 << - _019_ : 1'h0 >> _019_;
  wire [99:0] _106_ = addr_table;
  assign fill_addr = _106_[$signed(_004_) +: 25];
  wire [99:0] _107_ = addr_table;
  assign dequeue_addr = _107_[$signed(_005_) +: 25];
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:11841.26-11845.3" *)
  \$paramod\VX_lzc\N=s32'00000000000000000000000000000100  allocate_sel (
    .cnt_o(allocate_id_n),
    .in_i(_024_),
    .valid_o(allocate_rdy_n)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:11830.26-11834.3" *)
  \$paramod\VX_lzc\N=s32'00000000000000000000000000000100  dequeue_sel (
    .cnt_o(dequeue_id_x),
    .in_i(_012_),
    .valid_o(dequeue_val_x)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:11920.4-11927.3" *)
  \$paramod$c9ba42512d5917aa3d07ed6727ad1108d63d8caa\VX_dp_ram  entries (
    .clk(clk),
    .raddr(dequeue_id),
    .rdata(dequeue_data),
    .waddr(allocate_id),
    .wdata(allocate_data),
    .wren(allocate_valid)
  );
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_bits_insert" *)
(* src = "Vortex_axi_nofpu.v:8669.1-8701.10" *)
module \$paramod$8bd56ef9860bc3ac93b2a3dc649c06b918089f70\VX_bits_insert (data_in, sel_in, data_out);
  (* src = "Vortex_axi_nofpu.v:8681.23-8681.30" *)
  input [2:0] data_in;
  wire [2:0] data_in;
  (* src = "Vortex_axi_nofpu.v:8685.30-8685.38" *)
  output [3:0] data_out;
  wire [3:0] data_out;
  (* src = "Vortex_axi_nofpu.v:8683.23-8683.29" *)
  input sel_in;
  wire sel_in;
  assign data_out = { data_in, sel_in };
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_skid_buffer" *)
(* src = "Vortex_axi_nofpu.v:10980.1-11158.10" *)
module \$paramod$8c6acef51903d3ae9a09ef99f9d96693a77f3263\VX_skid_buffer (clk, reset, valid_in, ready_in, data_in, data_out, ready_out, valid_out);
  (* src = "Vortex_axi_nofpu.v:11077.5-11088.8" *)
  wire [136:0] _00_;
  wire _01_;
  wire _02_;
  (* src = "Vortex_axi_nofpu.v:11069.16-11069.39" *)
  wire _03_;
  (* src = "Vortex_axi_nofpu.v:11082.10-11082.28" *)
  wire _04_;
  (* src = "Vortex_axi_nofpu.v:11054.16-11054.28" *)
  wire _05_;
  (* src = "Vortex_axi_nofpu.v:11074.23-11074.45" *)
  wire _06_;
  wire [136:0] _07_;
  (* src = "Vortex_axi_nofpu.v:10999.13-10999.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_nofpu.v:11007.27-11007.34" *)
  input [136:0] data_in;
  wire [136:0] data_in;
  (* src = "Vortex_axi_nofpu.v:11009.28-11009.36" *)
  output [136:0] data_out;
  reg [136:0] data_out;
  (* src = "Vortex_axi_nofpu.v:11046.23-11046.29" *)
  reg [136:0] \genblk1.genblk1.genblk1.buffer ;
  (* src = "Vortex_axi_nofpu.v:11054.10-11054.13" *)
  wire \genblk1.genblk1.genblk1.pop ;
  (* src = "Vortex_axi_nofpu.v:11052.10-11052.14" *)
  wire \genblk1.genblk1.genblk1.push ;
  (* src = "Vortex_axi_nofpu.v:11050.9-11050.19" *)
  reg \genblk1.genblk1.genblk1.use_buffer ;
  (* src = "Vortex_axi_nofpu.v:11005.14-11005.22" *)
  output ready_in;
  wire ready_in;
  (* src = "Vortex_axi_nofpu.v:11011.13-11011.22" *)
  input ready_out;
  wire ready_out;
  (* src = "Vortex_axi_nofpu.v:11001.13-11001.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_nofpu.v:11003.13-11003.21" *)
  input valid_in;
  wire valid_in;
  (* src = "Vortex_axi_nofpu.v:11013.14-11013.23" *)
  output valid_out;
  reg valid_out;
  (* src = "Vortex_axi_nofpu.v:11056.5-11075.9" *)
  always @(posedge clk)
    if (_02_) \genblk1.genblk1.genblk1.use_buffer  <= 1'h0;
    else if (_03_) \genblk1.genblk1.genblk1.use_buffer  <= 1'h1;
  (* src = "Vortex_axi_nofpu.v:11077.5-11088.8" *)
  always @(posedge clk)
    if (_01_) data_out <= _00_;
  (* src = "Vortex_axi_nofpu.v:11077.5-11088.8" *)
  always @(posedge clk)
    if (\genblk1.genblk1.genblk1.push ) \genblk1.genblk1.genblk1.buffer  <= data_in;
  (* src = "Vortex_axi_nofpu.v:11056.5-11075.9" *)
  always @(posedge clk)
    if (reset) valid_out <= 1'h0;
    else if (\genblk1.genblk1.genblk1.pop ) valid_out <= _06_;
  assign _01_ = | { _04_, ready_out };
  assign _02_ = | { ready_out, reset };
  assign \genblk1.genblk1.genblk1.push  = valid_in && (* src = "Vortex_axi_nofpu.v:11052.17-11052.37" *) ready_in;
  assign _03_ = valid_in && (* src = "Vortex_axi_nofpu.v:11069.16-11069.39" *) valid_out;
  assign _04_ = \genblk1.genblk1.genblk1.pop  && (* src = "Vortex_axi_nofpu.v:11082.10-11082.28" *) ready_in;
  assign _05_ = ! (* src = "Vortex_axi_nofpu.v:11054.16-11054.28" *) valid_out;
  assign ready_in = ! (* src = "Vortex_axi_nofpu.v:11090.23-11090.34" *) \genblk1.genblk1.genblk1.use_buffer ;
  assign \genblk1.genblk1.genblk1.pop  = _05_ || (* src = "Vortex_axi_nofpu.v:11054.16-11054.41" *) ready_out;
  assign _06_ = valid_in || (* src = "Vortex_axi_nofpu.v:11074.23-11074.45" *) \genblk1.genblk1.genblk1.use_buffer ;
  assign _07_ = ready_out ? (* src = "Vortex_axi_nofpu.v:11085.15-11085.24|Vortex_axi_nofpu.v:11085.11-11087.28" *) \genblk1.genblk1.genblk1.buffer  : 137'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _00_ = _04_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:11082.10-11082.28|Vortex_axi_nofpu.v:11082.6-11087.28" *) data_in : _07_;
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_tag_access" *)
(* src = "Vortex_axi_nofpu.v:14350.1-14415.10" *)
module \$paramod$8dcdce6059d2b44225aa0a9d90c1d222942fd289\VX_tag_access (clk, reset, req_id, stall, lookup, addr, fill, flush, tag_match);
  (* src = "Vortex_axi_nofpu.v:14414.36-14414.56" *)
  wire _0_;
  (* src = "Vortex_axi_nofpu.v:14410.11-14410.17" *)
  wire _1_;
  (* src = "Vortex_axi_nofpu.v:14409.9-14409.22" *)
  wire _2_;
  (* src = "Vortex_axi_nofpu.v:14386.74-14386.78" *)
  input [24:0] addr;
  wire [24:0] addr;
  (* src = "Vortex_axi_nofpu.v:14376.13-14376.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_nofpu.v:14388.13-14388.17" *)
  input fill;
  wire fill;
  (* src = "Vortex_axi_nofpu.v:14390.13-14390.18" *)
  input flush;
  wire flush;
  (* src = "Vortex_axi_nofpu.v:14384.13-14384.19" *)
  input lookup;
  wire lookup;
  (* src = "Vortex_axi_nofpu.v:14394.229-14394.237" *)
  wire [17:0] read_tag;
  (* src = "Vortex_axi_nofpu.v:14396.7-14396.17" *)
  wire read_valid;
  (* src = "Vortex_axi_nofpu.v:14380.20-14380.26" *)
  input [43:0] req_id;
  wire [43:0] req_id;
  (* src = "Vortex_axi_nofpu.v:14378.13-14378.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_nofpu.v:14382.13-14382.18" *)
  input stall;
  wire stall;
  (* src = "Vortex_axi_nofpu.v:14392.14-14392.23" *)
  output tag_match;
  wire tag_match;
  assign _0_ = addr[24:7] == (* src = "Vortex_axi_nofpu.v:14414.36-14414.56" *) read_tag;
  assign tag_match = read_valid && (* src = "Vortex_axi_nofpu.v:14414.21-14414.57" *) _0_;
  assign _1_ = ! (* src = "Vortex_axi_nofpu.v:14410.11-14410.17" *) flush;
  assign _2_ = fill || (* src = "Vortex_axi_nofpu.v:14409.9-14409.22" *) flush;
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:14406.4-14412.3" *)
  \$paramod$6110f831440f5c6a6edf37279e451953f4f3c838\VX_sp_ram  tag_store (
    .addr(addr[6:0]),
    .clk(clk),
    .rdata({ read_valid, read_tag }),
    .wdata({ _1_, addr[24:7] }),
    .wren(_2_)
  );
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_pipe_register" *)
(* src = "Vortex_axi_nofpu.v:8880.1-8980.10" *)
module \$paramod$92a0be00105fedbca586dc88e7a57e833dd976d7\VX_pipe_register (clk, reset, enable, data_in, data_out);
  (* src = "Vortex_axi_nofpu.v:8894.13-8894.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_nofpu.v:8900.27-8900.34" *)
  input [601:0] data_in;
  wire [601:0] data_in;
  (* src = "Vortex_axi_nofpu.v:8902.28-8902.36" *)
  output [601:0] data_out;
  wire [601:0] data_out;
  (* src = "Vortex_axi_nofpu.v:8898.13-8898.19" *)
  input enable;
  wire enable;
  (* src = "Vortex_axi_nofpu.v:8943.34-8943.41" *)
  reg [600:0] \genblk1.genblk1.genblk1.genblk1.value_d ;
  (* src = "Vortex_axi_nofpu.v:8945.24-8945.31" *)
  reg \genblk1.genblk1.genblk1.genblk1.value_r ;
  (* src = "Vortex_axi_nofpu.v:8896.13-8896.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_nofpu.v:8956.5-8960.50" *)
  always @(posedge clk)
    if (enable) \genblk1.genblk1.genblk1.genblk1.value_d  <= data_in[600:0];
  (* src = "Vortex_axi_nofpu.v:8947.5-8954.52" *)
  always @(posedge clk)
    if (reset) \genblk1.genblk1.genblk1.genblk1.value_r  <= 1'h0;
    else if (enable) \genblk1.genblk1.genblk1.genblk1.value_r  <= data_in[601];
  assign data_out = { \genblk1.genblk1.genblk1.genblk1.value_r , \genblk1.genblk1.genblk1.genblk1.value_d  };
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_sp_ram" *)
(* src = "Vortex_axi_nofpu.v:9475.1-9928.10" *)
module \$paramod$938eda7cda272d8289ce04662c815d60954f0952\VX_sp_ram (clk, addr, wren, wdata, rdata);
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [8:0] _00_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [31:0] _01_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [31:0] _02_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [8:0] _03_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [31:0] _04_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [31:0] _05_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [8:0] _06_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [31:0] _07_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [31:0] _08_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [8:0] _09_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [31:0] _10_;
  (* src = "Vortex_axi_nofpu.v:9794.7-9807.11" *)
  wire [31:0] _11_;
  (* src = "Vortex_axi_nofpu.v:9505.27-9505.31" *)
  input [8:0] addr;
  wire [8:0] addr;
  (* src = "Vortex_axi_nofpu.v:9503.13-9503.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_nofpu.v:9511.28-9511.33" *)
  output [31:0] rdata;
  wire [31:0] rdata;
  (* src = "Vortex_axi_nofpu.v:9509.27-9509.32" *)
  input [31:0] wdata;
  wire [31:0] wdata;
  (* src = "Vortex_axi_nofpu.v:9507.29-9507.33" *)
  input [3:0] wren;
  wire [3:0] wren;
  (* src = "Vortex_axi_nofpu.v:9770.33-9770.36" *)
  reg [31:0] \genblk1.genblk1.genblk1.genblk1.ram  [511:0];
  always @(posedge clk) begin
    if (_02_[7])
      \genblk1.genblk1.genblk1.genblk1.ram [_00_][7:0] <= _01_[7:0];
    if (_05_[15])
      \genblk1.genblk1.genblk1.genblk1.ram [_03_][15:8] <= _04_[15:8];
    if (_08_[23])
      \genblk1.genblk1.genblk1.genblk1.ram [_06_][23:16] <= _07_[23:16];
    if (_11_[31])
      \genblk1.genblk1.genblk1.genblk1.ram [_09_][31:24] <= _10_[31:24];
  end
  assign rdata = \genblk1.genblk1.genblk1.genblk1.ram [addr];
  assign _11_[31] = wren[3] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) 1'h1 : 1'h0;
  assign _10_ = wren[3] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) { wdata[31:24], 24'hxxxxxx } : 32'hxxxxxxxx;
  assign _09_ = wren[3] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) addr : 9'hxxx;
  assign _08_[23] = wren[2] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) 1'h1 : 1'h0;
  assign _07_ = wren[2] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) { 8'h00, wdata[23:16], 16'hxxxx } : 32'hxxxxxxxx;
  assign _06_ = wren[2] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) addr : 9'hxxx;
  assign _05_[15] = wren[1] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) 1'h1 : 1'h0;
  assign _04_ = wren[1] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) { 16'h0000, wdata[15:8], 8'hxx } : 32'hxxxxxxxx;
  assign _03_ = wren[1] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) addr : 9'hxxx;
  assign _02_[7] = wren[0] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) 1'h1 : 1'h0;
  assign _01_ = wren[0] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) { 24'h000000, wdata[7:0] } : 32'hxxxxxxxx;
  assign _00_ = wren[0] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9803.15-9803.22|Vortex_axi_nofpu.v:9803.11-9805.51" *) addr : 9'hxxx;
  assign { _02_[31:8], _02_[6:0] } = { 24'h000000, _02_[7], _02_[7], _02_[7], _02_[7], _02_[7], _02_[7], _02_[7] };
  assign { _05_[31:16], _05_[14:0] } = { 16'h0000, _05_[15], _05_[15], _05_[15], _05_[15], _05_[15], _05_[15], _05_[15], 8'h00 };
  assign { _08_[31:24], _08_[22:0] } = { 8'h00, _08_[23], _08_[23], _08_[23], _08_[23], _08_[23], _08_[23], _08_[23], 16'h0000 };
  assign _11_[30:0] = { _11_[31], _11_[31], _11_[31], _11_[31], _11_[31], _11_[31], _11_[31], 24'h000000 };
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_bits_remove" *)
(* src = "Vortex_axi_nofpu.v:10298.1-10327.10" *)
module \$paramod$95bd6fb0aa2f5c7c9391800bda1d515dad5669e7\VX_bits_remove (data_in, data_out);
  (* src = "Vortex_axi_nofpu.v:10309.23-10309.30" *)
  input [3:0] data_in;
  wire [3:0] data_in;
  (* src = "Vortex_axi_nofpu.v:10311.30-10311.38" *)
  output [2:0] data_out;
  wire [2:0] data_out;
  assign data_out = data_in[3:1];
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_shared_mem" *)
(* src = "Vortex_axi_nofpu.v:14052.1-14349.10" *)
module \$paramod$9617f7708be97017d1404670ac9f98edf3a9e070\VX_shared_mem (clk, reset, core_req_valid, core_req_rw, core_req_addr, core_req_byteen, core_req_data, core_req_tag, core_req_ready, core_rsp_valid, core_rsp_tmask, core_rsp_data, core_rsp_tag, core_rsp_ready);
  (* src = "Vortex_axi_nofpu.v:14287.2-14312.5" *)
  wire [63:0] _00_;
  (* src = "Vortex_axi_nofpu.v:14287.2-14312.5" *)
  wire [1:0] _01_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _02_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [63:0] _03_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [63:0] _04_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _05_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [63:0] _06_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [63:0] _07_;
  (* src = "Vortex_axi_nofpu.v:14282.12-14282.48" *)
  wire [1:0] _08_;
  (* src = "Vortex_axi_nofpu.v:14302.36-14302.165" *)
  wire _09_;
  (* src = "Vortex_axi_nofpu.v:14302.36-14302.165" *)
  wire _10_;
  (* src = "Vortex_axi_nofpu.v:14222.49-14222.80" *)
  wire _11_;
  (* src = "Vortex_axi_nofpu.v:14230.99-14230.152" *)
  wire _12_;
  (* src = "Vortex_axi_nofpu.v:14230.99-14230.152" *)
  wire _13_;
  (* src = "Vortex_axi_nofpu.v:14302.10-14302.166" *)
  wire _14_;
  (* src = "Vortex_axi_nofpu.v:14302.10-14302.166" *)
  wire _15_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [31:0] _16_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [32:0] _17_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [31:0] _18_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [32:0] _19_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _20_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [63:0] _21_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _22_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [63:0] _23_;
  (* src = "Vortex_axi_nofpu.v:14198.70-14198.98" *)
  wire [1:0] _24_;
  (* src = "Vortex_axi_nofpu.v:14282.33-14282.48" *)
  wire [1:0] _25_;
  (* src = "Vortex_axi_nofpu.v:14314.43-14314.62" *)
  wire _26_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _27_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [63:0] _28_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _29_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [63:0] _30_;
  wire [1:0] _31_;
  (* src = "Vortex_axi_nofpu.v:14200.39-14200.65" *)
  wire _32_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _33_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  (* unused_bits = "2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _34_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [63:0] _35_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [63:0] _36_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _37_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  (* unused_bits = "2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _38_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [63:0] _39_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [63:0] _40_;
  (* src = "Vortex_axi_nofpu.v:14256.24-14256.38" *)
  wire [1:0] bank_rsp_sel_n;
  (* src = "Vortex_axi_nofpu.v:14255.24-14255.38" *)
  reg [1:0] bank_rsp_sel_r;
  (* src = "Vortex_axi_nofpu.v:14089.13-14089.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_nofpu.v:14097.59-14097.72" *)
  input [59:0] core_req_addr;
  wire [59:0] core_req_addr;
  (* src = "Vortex_axi_nofpu.v:14099.44-14099.59" *)
  input [7:0] core_req_byteen;
  wire [7:0] core_req_byteen;
  (* src = "Vortex_axi_nofpu.v:14101.50-14101.63" *)
  input [63:0] core_req_data;
  wire [63:0] core_req_data;
  (* src = "Vortex_axi_nofpu.v:14192.25-14192.43" *)
  wire [1:0] core_req_read_mask;
  (* src = "Vortex_axi_nofpu.v:14193.25-14193.50" *)
  wire [1:0] core_req_read_mask_unqual;
  (* src = "Vortex_axi_nofpu.v:14105.31-14105.45" *)
  output [1:0] core_req_ready;
  wire [1:0] core_req_ready;
  (* src = "Vortex_axi_nofpu.v:14095.30-14095.41" *)
  input [1:0] core_req_rw;
  wire [1:0] core_req_rw;
  (* src = "Vortex_axi_nofpu.v:14103.49-14103.61" *)
  input [93:0] core_req_tag;
  wire [93:0] core_req_tag;
  (* src = "Vortex_axi_nofpu.v:14093.30-14093.44" *)
  input [1:0] core_req_valid;
  wire [1:0] core_req_valid;
  (* src = "Vortex_axi_nofpu.v:14195.7-14195.25" *)
  wire core_req_writeonly;
  (* src = "Vortex_axi_nofpu.v:14196.7-14196.32" *)
  wire core_req_writeonly_unqual;
  (* src = "Vortex_axi_nofpu.v:14111.51-14111.64" *)
  output [63:0] core_rsp_data;
  wire [63:0] core_rsp_data;
  (* src = "Vortex_axi_nofpu.v:14251.43-14251.59" *)
  wire [63:0] core_rsp_data_in;
  (* src = "Vortex_axi_nofpu.v:14115.13-14115.27" *)
  input core_rsp_ready;
  wire core_rsp_ready;
  (* src = "Vortex_axi_nofpu.v:14113.37-14113.49" *)
  output [46:0] core_rsp_tag;
  wire [46:0] core_rsp_tag;
  (* src = "Vortex_axi_nofpu.v:14253.30-14253.45" *)
  wire [46:0] core_rsp_tag_in;
  (* src = "Vortex_axi_nofpu.v:14109.31-14109.45" *)
  output [1:0] core_rsp_tmask;
  wire [1:0] core_rsp_tmask;
  (* src = "Vortex_axi_nofpu.v:14107.14-14107.28" *)
  output core_rsp_valid;
  wire core_rsp_valid;
  (* src = "Vortex_axi_nofpu.v:14249.23-14249.41" *)
  wire [1:0] core_rsp_valids_in;
  (* src = "Vortex_axi_nofpu.v:14182.7-14182.20" *)
  wire creq_in_ready;
  (* src = "Vortex_axi_nofpu.v:14181.7-14181.20" *)
  wire creq_in_valid;
  (* src = "Vortex_axi_nofpu.v:14179.7-14179.21" *)
  wire creq_out_ready;
  (* src = "Vortex_axi_nofpu.v:14178.7-14178.21" *)
  wire creq_out_valid;
  (* src = "Vortex_axi_nofpu.v:14258.7-14258.19" *)
  wire crsq_in_fire;
  (* src = "Vortex_axi_nofpu.v:14218.7-14218.20" *)
  wire crsq_in_ready;
  (* src = "Vortex_axi_nofpu.v:14217.7-14217.20" *)
  wire crsq_in_valid;
  (* src = "Vortex_axi_nofpu.v:14220.7-14220.21" *)
  wire crsq_last_read;
  (* src = "Vortex_axi_nofpu.v:14232.68-14232.72" *)
  wire [8:0] \genblk1[0].addr ;
  (* src = "Vortex_axi_nofpu.v:14230.27-14230.31" *)
  wire [3:0] \genblk1[0].wren ;
  (* src = "Vortex_axi_nofpu.v:14232.68-14232.72" *)
  wire [8:0] \genblk1[1].addr ;
  (* src = "Vortex_axi_nofpu.v:14230.27-14230.31" *)
  wire [3:0] \genblk1[1].wren ;
  (* src = "Vortex_axi_nofpu.v:14168.82-14168.104" *)
  (* unused_bits = "9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57" *)
  wire [57:0] per_bank_core_req_addr;
  (* src = "Vortex_axi_nofpu.v:14123.82-14123.111" *)
  wire [57:0] per_bank_core_req_addr_unqual;
  (* src = "Vortex_axi_nofpu.v:14170.39-14170.63" *)
  wire [7:0] per_bank_core_req_byteen;
  (* src = "Vortex_axi_nofpu.v:14125.39-14125.70" *)
  wire [7:0] per_bank_core_req_byteen_unqual;
  (* src = "Vortex_axi_nofpu.v:14172.45-14172.67" *)
  wire [63:0] per_bank_core_req_data;
  (* src = "Vortex_axi_nofpu.v:14127.45-14127.74" *)
  wire [63:0] per_bank_core_req_data_unqual;
  (* src = "Vortex_axi_nofpu.v:14166.25-14166.45" *)
  wire [1:0] per_bank_core_req_rw;
  (* src = "Vortex_axi_nofpu.v:14121.25-14121.52" *)
  wire [1:0] per_bank_core_req_rw_unqual;
  (* src = "Vortex_axi_nofpu.v:14174.44-14174.65" *)
  wire [93:0] per_bank_core_req_tag;
  (* src = "Vortex_axi_nofpu.v:14129.44-14129.72" *)
  wire [93:0] per_bank_core_req_tag_unqual;
  (* src = "Vortex_axi_nofpu.v:14176.67-14176.88" *)
  wire [1:0] per_bank_core_req_tid;
  (* src = "Vortex_axi_nofpu.v:14131.67-14131.95" *)
  wire [1:0] per_bank_core_req_tid_unqual;
  (* src = "Vortex_axi_nofpu.v:14164.25-14164.48" *)
  wire [1:0] per_bank_core_req_valid;
  (* src = "Vortex_axi_nofpu.v:14119.25-14119.55" *)
  wire [1:0] per_bank_core_req_valid_unqual;
  (* src = "Vortex_axi_nofpu.v:14224.45-14224.67" *)
  wire [63:0] per_bank_core_rsp_data;
  (* src = "Vortex_axi_nofpu.v:14091.13-14091.18" *)
  input reset;
  wire reset;
  assign _02_ = 2'h0 & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _20_;
  assign _03_ = 32'd4294967295 & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) per_bank_core_rsp_data[31:0];
  assign _04_ = 64'hxxxxxxxxxxxxxxxx & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _21_;
  assign _05_ = _01_ & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _22_;
  assign _06_ = 32'd4294967295 & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) per_bank_core_rsp_data[63:32];
  assign _07_ = _00_ & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _23_;
  assign core_req_read_mask_unqual = per_bank_core_req_valid_unqual & (* src = "Vortex_axi_nofpu.v:14198.37-14198.98" *) _24_;
  assign \genblk1[0].wren  = per_bank_core_req_byteen[3:0] & (* src = "Vortex_axi_nofpu.v:14230.34-14230.154" *) { _12_, _12_, _12_, _12_ };
  assign \genblk1[1].wren  = per_bank_core_req_byteen[7:4] & (* src = "Vortex_axi_nofpu.v:14230.34-14230.154" *) { _13_, _13_, _13_, _13_ };
  assign _08_ = core_req_read_mask & (* src = "Vortex_axi_nofpu.v:14282.12-14282.48" *) _25_;
  (* src = "Vortex_axi_nofpu.v:14262.2-14276.39" *)
  always @(posedge clk)
    if (reset) bank_rsp_sel_r <= 2'h0;
    else if (crsq_in_fire) bank_rsp_sel_r <= _31_;
  assign crsq_last_read = bank_rsp_sel_n == (* src = "Vortex_axi_nofpu.v:14260.26-14260.62" *) core_req_read_mask;
  assign _09_ = core_rsp_tag_in[2:0] == (* src = "Vortex_axi_nofpu.v:14302.36-14302.165" *) per_bank_core_req_tag[2:0];
  assign _10_ = core_rsp_tag_in[2:0] == (* src = "Vortex_axi_nofpu.v:14302.36-14302.165" *) per_bank_core_req_tag[49:47];
  assign _11_ = crsq_in_ready && (* src = "Vortex_axi_nofpu.v:14222.49-14222.80" *) crsq_last_read;
  assign _12_ = per_bank_core_req_valid[0] && (* src = "Vortex_axi_nofpu.v:14230.99-14230.152" *) per_bank_core_req_rw[0];
  assign _13_ = per_bank_core_req_valid[1] && (* src = "Vortex_axi_nofpu.v:14230.99-14230.152" *) per_bank_core_req_rw[1];
  assign crsq_in_fire = crsq_in_valid && (* src = "Vortex_axi_nofpu.v:14258.22-14258.52" *) crsq_in_ready;
  assign _14_ = core_req_read_mask[0] && (* src = "Vortex_axi_nofpu.v:14302.10-14302.166" *) _09_;
  assign _15_ = core_req_read_mask[1] && (* src = "Vortex_axi_nofpu.v:14302.10-14302.166" *) _10_;
  assign crsq_in_valid = creq_out_valid && (* src = "Vortex_axi_nofpu.v:14314.25-14314.62" *) _26_;
  assign creq_out_ready = core_req_writeonly || (* src = "Vortex_axi_nofpu.v:14222.26-14222.81" *) _11_;
  assign _16_ = - (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) $signed({ 31'h00000000, per_bank_core_req_tid[0] });
  assign _17_ = - (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) $signed({ 27'h0000000, per_bank_core_req_tid[0], 5'h00 });
  assign _18_ = - (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) $signed({ 31'h00000000, per_bank_core_req_tid[1] });
  assign _19_ = - (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) $signed({ 27'h0000000, per_bank_core_req_tid[1], 5'h00 });
  assign _20_ = ~ (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _33_;
  assign _21_ = ~ (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _35_;
  assign _22_ = ~ (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _37_;
  assign _23_ = ~ (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _39_;
  assign _24_ = ~ (* src = "Vortex_axi_nofpu.v:14198.70-14198.98" *) per_bank_core_req_rw_unqual;
  assign core_req_writeonly_unqual = ~ (* src = "Vortex_axi_nofpu.v:14200.37-14200.66" *) _32_;
  assign _25_ = ~ (* src = "Vortex_axi_nofpu.v:14282.33-14282.48" *) bank_rsp_sel_r;
  assign _26_ = ~ (* src = "Vortex_axi_nofpu.v:14314.43-14314.62" *) core_req_writeonly;
  assign _27_ = _02_ | (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _34_[1:0];
  assign _28_ = _04_ | (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _36_;
  assign _29_ = _05_ | (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _38_[1:0];
  assign _30_ = _07_ | (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _40_;
  assign bank_rsp_sel_n[1] = _15_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:14302.10-14302.166|Vortex_axi_nofpu.v:14302.6-14309.9" *) 1'h1 : bank_rsp_sel_r[1];
  assign core_rsp_data_in = _15_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:14302.10-14302.166|Vortex_axi_nofpu.v:14302.6-14309.9" *) _30_ : _00_;
  assign core_rsp_valids_in = _15_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:14302.10-14302.166|Vortex_axi_nofpu.v:14302.6-14309.9" *) _29_ : _01_;
  assign bank_rsp_sel_n[0] = _14_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:14302.10-14302.166|Vortex_axi_nofpu.v:14302.6-14309.9" *) 1'h1 : bank_rsp_sel_r[0];
  assign _00_ = _14_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:14302.10-14302.166|Vortex_axi_nofpu.v:14302.6-14309.9" *) _28_ : 64'hxxxxxxxxxxxxxxxx;
  assign _01_ = _14_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:14302.10-14302.166|Vortex_axi_nofpu.v:14302.6-14309.9" *) _27_ : 2'h0;
  assign _31_ = crsq_last_read ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:14271.9-14271.23|Vortex_axi_nofpu.v:14271.5-14276.39" *) 2'h0 : bank_rsp_sel_n;
  assign creq_in_valid = | (* src = "Vortex_axi_nofpu.v:14188.25-14188.40" *) core_req_valid;
  assign _32_ = | (* src = "Vortex_axi_nofpu.v:14200.39-14200.65" *) core_req_read_mask_unqual;
  assign _33_ = $signed(_16_) < 0 ? 1'h1 << - _16_ : 1'h1 >> _16_;
  assign _34_ = $signed(_16_) < 0 ? 1'h1 << - _16_ : 1'h1 >> _16_;
  assign _35_ = $signed(_17_) < 0 ? 32'd4294967295 << - _17_ : 32'd4294967295 >> _17_;
  assign _36_ = $signed(_17_) < 0 ? _03_ << - _17_ : _03_ >> _17_;
  assign _37_ = $signed(_18_) < 0 ? 1'h1 << - _18_ : 1'h1 >> _18_;
  assign _38_ = $signed(_18_) < 0 ? 1'h1 << - _18_ : 1'h1 >> _18_;
  assign _39_ = $signed(_19_) < 0 ? 32'd4294967295 << - _19_ : 32'd4294967295 >> _19_;
  assign _40_ = $signed(_19_) < 0 ? _06_ << - _19_ : _06_ >> _19_;
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:14144.4-14162.3" *)
  \$paramod$b88b4cc8b0b8a26dc75e2efda9b2f77ae1965f6d\VX_core_req_bank_sel  core_req_bank_sel (
    .clk(clk),
    .core_req_addr(core_req_addr),
    .core_req_byteen(core_req_byteen),
    .core_req_data(core_req_data),
    .core_req_ready(core_req_ready),
    .core_req_rw(core_req_rw),
    .core_req_tag(core_req_tag),
    .core_req_valid(core_req_valid),
    .per_bank_core_req_addr(per_bank_core_req_addr_unqual),
    .per_bank_core_req_byteen(per_bank_core_req_byteen_unqual),
    .per_bank_core_req_data(per_bank_core_req_data_unqual),
    .per_bank_core_req_ready({ creq_in_ready, creq_in_ready }),
    .per_bank_core_req_rw(per_bank_core_req_rw_unqual),
    .per_bank_core_req_tag(per_bank_core_req_tag_unqual),
    .per_bank_core_req_tid(per_bank_core_req_tid_unqual),
    .per_bank_core_req_valid(per_bank_core_req_valid_unqual),
    .reset(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:14206.4-14215.3" *)
  \$paramod$add58cccbb97039d46375f7ba135be2b03a3b35c\VX_elastic_buffer  core_req_queue (
    .clk(clk),
    .data_in({ per_bank_core_req_valid_unqual, per_bank_core_req_rw_unqual, per_bank_core_req_addr_unqual, per_bank_core_req_byteen_unqual, per_bank_core_req_data_unqual, per_bank_core_req_tag_unqual, per_bank_core_req_tid_unqual, core_req_read_mask_unqual, core_req_writeonly_unqual }),
    .data_out({ per_bank_core_req_valid, per_bank_core_req_rw, per_bank_core_req_addr[57:38], \genblk1[1].addr , per_bank_core_req_addr[28:9], \genblk1[0].addr , per_bank_core_req_byteen, per_bank_core_req_data, per_bank_core_req_tag, per_bank_core_req_tid, core_req_read_mask, core_req_writeonly }),
    .ready_in(creq_in_ready),
    .ready_out(creq_out_ready),
    .reset(reset),
    .valid_in(creq_in_valid),
    .valid_out(creq_out_valid)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:14319.4-14328.3" *)
  \$paramod$0e12e54634d04a23c91f7f89f9bb335a68347b16\VX_elastic_buffer  core_rsp_req (
    .clk(clk),
    .data_in({ core_rsp_valids_in, core_rsp_data_in, core_rsp_tag_in }),
    .data_out({ core_rsp_tmask, core_rsp_data, core_rsp_tag }),
    .ready_in(crsq_in_ready),
    .ready_out(core_rsp_ready),
    .reset(reset),
    .valid_in(crsq_in_valid),
    .valid_out(core_rsp_valid)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:14281.4-14285.3" *)
  \$paramod$672bce74cc2313ced8325f3ecbfb9d5ad9e564d0\VX_find_first  find_first (
    .data_i(per_bank_core_req_tag),
    .data_o(core_rsp_tag_in),
    .valid_i(_08_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:14239.6-14245.5" *)
  \$paramod$938eda7cda272d8289ce04662c815d60954f0952\VX_sp_ram  \genblk1[0].data_store  (
    .addr(\genblk1[0].addr ),
    .clk(clk),
    .rdata(per_bank_core_rsp_data[31:0]),
    .wdata(per_bank_core_req_data[31:0]),
    .wren(\genblk1[0].wren )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:14239.6-14245.5" *)
  \$paramod$938eda7cda272d8289ce04662c815d60954f0952\VX_sp_ram  \genblk1[1].data_store  (
    .addr(\genblk1[1].addr ),
    .clk(clk),
    .rdata(per_bank_core_rsp_data[63:32]),
    .wdata(per_bank_core_req_data[63:32]),
    .wren(\genblk1[1].wren )
  );
  assign { per_bank_core_req_addr[37:29], per_bank_core_req_addr[8:0] } = { \genblk1[1].addr , \genblk1[0].addr  };
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_sp_ram" *)
(* src = "Vortex_axi_nofpu.v:9475.1-9928.10" *)
module \$paramod$9618732e23e812833c7a7088c42565fdb2a33474\VX_sp_ram (clk, addr, wren, wdata, rdata);
  (* src = "Vortex_axi_nofpu.v:9837.7-9841.28" *)
  wire [7:0] _0_;
  (* src = "Vortex_axi_nofpu.v:9837.7-9841.28" *)
  wire [18:0] _1_;
  (* src = "Vortex_axi_nofpu.v:9837.7-9841.28" *)
  wire [18:0] _2_;
  (* src = "Vortex_axi_nofpu.v:9505.27-9505.31" *)
  input [7:0] addr;
  wire [7:0] addr;
  (* src = "Vortex_axi_nofpu.v:9503.13-9503.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_nofpu.v:9511.28-9511.33" *)
  output [18:0] rdata;
  wire [18:0] rdata;
  (* src = "Vortex_axi_nofpu.v:9509.27-9509.32" *)
  input [18:0] wdata;
  wire [18:0] wdata;
  (* src = "Vortex_axi_nofpu.v:9507.29-9507.33" *)
  input wren;
  wire wren;
  (* src = "Vortex_axi_nofpu.v:9813.25-9813.28" *)
  reg [18:0] \genblk1.genblk1.genblk1.genblk1.ram  [255:0];
  always @(posedge clk) begin
    if (_2_[18])
      \genblk1.genblk1.genblk1.genblk1.ram [_0_] <= _1_;
  end
  assign rdata = \genblk1.genblk1.genblk1.genblk1.ram [addr];
  assign _2_[18] = wren ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9839.12-9839.16|Vortex_axi_nofpu.v:9839.8-9841.28" *) 1'h1 : 1'h0;
  assign _1_ = wren ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9839.12-9839.16|Vortex_axi_nofpu.v:9839.8-9841.28" *) wdata : 19'hxxxxx;
  assign _0_ = wren ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:9839.12-9839.16|Vortex_axi_nofpu.v:9839.8-9841.28" *) addr : 8'hxx;
  assign _2_[17:0] = { _2_[18], _2_[18], _2_[18], _2_[18], _2_[18], _2_[18], _2_[18], _2_[18], _2_[18], _2_[18], _2_[18], _2_[18], _2_[18], _2_[18], _2_[18], _2_[18], _2_[18], _2_[18] };
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_cache" *)
(* src = "Vortex_axi_nofpu.v:12163.1-13020.10" *)
module \$paramod$9f55eb65a1763d684ead5d482d4054e4c0be8a16\VX_cache (clk, reset, core_req_valid, core_req_rw, core_req_addr, core_req_byteen, core_req_data, core_req_tag, core_req_ready, core_rsp_valid, core_rsp_tmask, core_rsp_data, core_rsp_tag, core_rsp_ready, mem_req_valid, mem_req_rw, mem_req_byteen, mem_req_addr, mem_req_data, mem_req_tag, mem_req_ready
, mem_rsp_valid, mem_rsp_data, mem_rsp_tag, mem_rsp_ready);
  (* src = "Vortex_axi_nofpu.v:12229.13-12229.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_nofpu.v:12237.59-12237.72" *)
  input [29:0] core_req_addr;
  wire [29:0] core_req_addr;
  (* src = "Vortex_axi_nofpu.v:12239.44-12239.59" *)
  input [3:0] core_req_byteen;
  wire [3:0] core_req_byteen;
  (* src = "Vortex_axi_nofpu.v:12241.50-12241.63" *)
  input [31:0] core_req_data;
  wire [31:0] core_req_data;
  (* src = "Vortex_axi_nofpu.v:12245.31-12245.45" *)
  output core_req_ready;
  wire core_req_ready;
  (* src = "Vortex_axi_nofpu.v:12235.30-12235.41" *)
  input core_req_rw;
  wire core_req_rw;
  (* src = "Vortex_axi_nofpu.v:12243.49-12243.61" *)
  input [44:0] core_req_tag;
  wire [44:0] core_req_tag;
  (* src = "Vortex_axi_nofpu.v:12233.30-12233.44" *)
  input core_req_valid;
  wire core_req_valid;
  (* src = "Vortex_axi_nofpu.v:12251.51-12251.64" *)
  output [31:0] core_rsp_data;
  wire [31:0] core_rsp_data;
  (* src = "Vortex_axi_nofpu.v:12447.44-12447.59" *)
  wire [31:0] core_rsp_data_c;
  (* src = "Vortex_axi_nofpu.v:12255.60-12255.74" *)
  input core_rsp_ready;
  wire core_rsp_ready;
  (* src = "Vortex_axi_nofpu.v:12451.54-12451.70" *)
  wire core_rsp_ready_c;
  (* src = "Vortex_axi_nofpu.v:12253.80-12253.92" *)
  output [44:0] core_rsp_tag;
  wire [44:0] core_rsp_tag;
  (* src = "Vortex_axi_nofpu.v:12449.75-12449.89" *)
  wire [44:0] core_rsp_tag_c;
  (* src = "Vortex_axi_nofpu.v:12249.31-12249.45" *)
  output core_rsp_tmask;
  wire core_rsp_tmask;
  (* src = "Vortex_axi_nofpu.v:12445.24-12445.40" *)
  wire core_rsp_tmask_c;
  (* src = "Vortex_axi_nofpu.v:12247.61-12247.75" *)
  output core_rsp_valid;
  wire core_rsp_valid;
  (* src = "Vortex_axi_nofpu.v:12443.54-12443.70" *)
  wire core_rsp_valid_c;
  (* src = "Vortex_axi_nofpu.v:12633.66-12633.76" *)
  wire [7:0] flush_addr;
  (* src = "Vortex_axi_nofpu.v:12635.7-12635.19" *)
  wire flush_enable;
  (* src = "Vortex_axi_nofpu.v:12637.7-12637.18" *)
  wire flush_reset;
  (* src = "Vortex_axi_nofpu.v:12886.9-12886.19" *)
  wire \genblk5[0].bank_reset ;
  (* src = "Vortex_axi_nofpu.v:12774.70-12774.93" *)
  wire [25:0] \genblk5[0].curr_bank_core_req_addr ;
  (* src = "Vortex_axi_nofpu.v:12764.41-12764.66" *)
  wire [3:0] \genblk5[0].curr_bank_core_req_byteen ;
  (* src = "Vortex_axi_nofpu.v:12766.47-12766.70" *)
  wire [31:0] \genblk5[0].curr_bank_core_req_data ;
  (* src = "Vortex_axi_nofpu.v:12760.27-12760.51" *)
  wire \genblk5[0].curr_bank_core_req_pmask ;
  (* src = "Vortex_axi_nofpu.v:12776.9-12776.33" *)
  wire \genblk5[0].curr_bank_core_req_ready ;
  (* src = "Vortex_axi_nofpu.v:12772.9-12772.30" *)
  wire \genblk5[0].curr_bank_core_req_rw ;
  (* src = "Vortex_axi_nofpu.v:12770.48-12770.70" *)
  wire [44:0] \genblk5[0].curr_bank_core_req_tag ;
  (* src = "Vortex_axi_nofpu.v:12768.69-12768.91" *)
  wire \genblk5[0].curr_bank_core_req_tid ;
  (* src = "Vortex_axi_nofpu.v:12758.9-12758.33" *)
  wire \genblk5[0].curr_bank_core_req_valid ;
  (* src = "Vortex_axi_nofpu.v:12762.48-12762.71" *)
  wire [3:0] \genblk5[0].curr_bank_core_req_wsel ;
  (* src = "Vortex_axi_nofpu.v:12782.47-12782.70" *)
  wire [31:0] \genblk5[0].curr_bank_core_rsp_data ;
  (* src = "Vortex_axi_nofpu.v:12780.27-12780.51" *)
  wire \genblk5[0].curr_bank_core_rsp_pmask ;
  (* src = "Vortex_axi_nofpu.v:12788.9-12788.33" *)
  wire \genblk5[0].curr_bank_core_rsp_ready ;
  (* src = "Vortex_axi_nofpu.v:12786.48-12786.70" *)
  wire [44:0] \genblk5[0].curr_bank_core_rsp_tag ;
  (* src = "Vortex_axi_nofpu.v:12784.69-12784.91" *)
  wire \genblk5[0].curr_bank_core_rsp_tid ;
  (* src = "Vortex_axi_nofpu.v:12778.9-12778.33" *)
  wire \genblk5[0].curr_bank_core_rsp_valid ;
  (* src = "Vortex_axi_nofpu.v:12800.70-12800.92" *)
  wire [25:0] \genblk5[0].curr_bank_mem_req_addr ;
  (* src = "Vortex_axi_nofpu.v:12796.41-12796.65" *)
  wire [3:0] \genblk5[0].curr_bank_mem_req_byteen ;
  (* src = "Vortex_axi_nofpu.v:12804.47-12804.69" *)
  wire [31:0] \genblk5[0].curr_bank_mem_req_data ;
  (* src = "Vortex_axi_nofpu.v:12802.33-12802.53" *)
  wire \genblk5[0].curr_bank_mem_req_id ;
  (* src = "Vortex_axi_nofpu.v:12794.27-12794.50" *)
  wire \genblk5[0].curr_bank_mem_req_pmask ;
  (* src = "Vortex_axi_nofpu.v:12806.9-12806.32" *)
  wire \genblk5[0].curr_bank_mem_req_ready ;
  (* src = "Vortex_axi_nofpu.v:12792.9-12792.29" *)
  wire \genblk5[0].curr_bank_mem_req_rw ;
  (* src = "Vortex_axi_nofpu.v:12790.9-12790.32" *)
  wire \genblk5[0].curr_bank_mem_req_valid ;
  (* src = "Vortex_axi_nofpu.v:12798.48-12798.70" *)
  wire [3:0] \genblk5[0].curr_bank_mem_req_wsel ;
  (* src = "Vortex_axi_nofpu.v:12812.39-12812.61" *)
  wire [511:0] \genblk5[0].curr_bank_mem_rsp_data ;
  (* src = "Vortex_axi_nofpu.v:12810.33-12810.53" *)
  wire \genblk5[0].curr_bank_mem_rsp_id ;
  (* src = "Vortex_axi_nofpu.v:12814.9-12814.32" *)
  wire \genblk5[0].curr_bank_mem_rsp_ready ;
  (* src = "Vortex_axi_nofpu.v:12808.9-12808.32" *)
  wire \genblk5[0].curr_bank_mem_rsp_valid ;
  (* src = "Vortex_axi_nofpu.v:12263.53-12263.65" *)
  output [25:0] mem_req_addr;
  wire [25:0] mem_req_addr;
  (* src = "Vortex_axi_nofpu.v:12457.46-12457.60" *)
  wire [25:0] mem_req_addr_c;
  (* src = "Vortex_axi_nofpu.v:12261.38-12261.52" *)
  output [63:0] mem_req_byteen;
  wire [63:0] mem_req_byteen;
  (* src = "Vortex_axi_nofpu.v:12461.39-12461.55" *)
  (* unused_bits = "0 1 2 3" *)
  wire [3:0] mem_req_byteen_c;
  (* src = "Vortex_axi_nofpu.v:12265.44-12265.56" *)
  output [511:0] mem_req_data;
  wire [511:0] mem_req_data;
  (* src = "Vortex_axi_nofpu.v:12465.45-12465.59" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] mem_req_data_c;
  (* src = "Vortex_axi_nofpu.v:12981.31-12981.41" *)
  wire mem_req_id;
  (* src = "Vortex_axi_nofpu.v:12459.25-12459.40" *)
  (* unused_bits = "0" *)
  wire mem_req_pmask_c;
  (* src = "Vortex_axi_nofpu.v:12269.13-12269.26" *)
  input mem_req_ready;
  wire mem_req_ready;
  (* src = "Vortex_axi_nofpu.v:12469.7-12469.22" *)
  wire mem_req_ready_c;
  (* src = "Vortex_axi_nofpu.v:12259.14-12259.24" *)
  output mem_req_rw;
  wire mem_req_rw;
  (* src = "Vortex_axi_nofpu.v:12455.7-12455.19" *)
  (* unused_bits = "0" *)
  wire mem_req_rw_c;
  (* src = "Vortex_axi_nofpu.v:12267.36-12267.47" *)
  output mem_req_tag;
  wire mem_req_tag;
  (* src = "Vortex_axi_nofpu.v:12257.14-12257.27" *)
  output mem_req_valid;
  wire mem_req_valid;
  (* src = "Vortex_axi_nofpu.v:12453.7-12453.22" *)
  wire mem_req_valid_c;
  (* src = "Vortex_axi_nofpu.v:12463.46-12463.60" *)
  (* unused_bits = "0 1 2 3" *)
  wire [3:0] mem_req_wsel_c;
  (* src = "Vortex_axi_nofpu.v:12273.43-12273.55" *)
  input [511:0] mem_rsp_data;
  wire [511:0] mem_rsp_data;
  (* src = "Vortex_axi_nofpu.v:12277.14-12277.27" *)
  output mem_rsp_ready;
  wire mem_rsp_ready;
  (* src = "Vortex_axi_nofpu.v:12275.35-12275.46" *)
  input mem_rsp_tag;
  wire mem_rsp_tag;
  (* src = "Vortex_axi_nofpu.v:12271.13-12271.26" *)
  input mem_rsp_valid;
  wire mem_rsp_valid;
  (* src = "Vortex_axi_nofpu.v:12983.7-12983.17" *)
  wire mreq_reset;
  (* src = "Vortex_axi_nofpu.v:12610.7-12610.17" *)
  wire mrsq_reset;
  (* src = "Vortex_axi_nofpu.v:12231.13-12231.18" *)
  input reset;
  wire reset;
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:12639.17-12643.3" *)
  VX_reset_relay __flush_reset (
    .clk(clk),
    .reset(reset),
    .reset_o(flush_reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:12985.17-12989.3" *)
  VX_reset_relay __mreq_reset (
    .clk(clk),
    .reset(reset),
    .reset_o(mreq_reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:12612.17-12616.3" *)
  VX_reset_relay __mrsq_reset (
    .clk(clk),
    .reset(reset),
    .reset_o(mrsq_reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:12728.4-12748.3" *)
  \$paramod$1b25af507a503006fddb33d2620e3e0e3c51627c\VX_core_req_bank_sel  core_req_bank_sel (
    .clk(clk),
    .core_req_addr(core_req_addr),
    .core_req_byteen(core_req_byteen),
    .core_req_data(core_req_data),
    .core_req_ready(core_req_ready),
    .core_req_rw(core_req_rw),
    .core_req_tag(core_req_tag),
    .core_req_valid(core_req_valid),
    .per_bank_core_req_addr(\genblk5[0].curr_bank_core_req_addr ),
    .per_bank_core_req_byteen(\genblk5[0].curr_bank_core_req_byteen ),
    .per_bank_core_req_data(\genblk5[0].curr_bank_core_req_data ),
    .per_bank_core_req_pmask(\genblk5[0].curr_bank_core_req_pmask ),
    .per_bank_core_req_ready(\genblk5[0].curr_bank_core_req_ready ),
    .per_bank_core_req_rw(\genblk5[0].curr_bank_core_req_rw ),
    .per_bank_core_req_tag(\genblk5[0].curr_bank_core_req_tag ),
    .per_bank_core_req_tid(\genblk5[0].curr_bank_core_req_tid ),
    .per_bank_core_req_valid(\genblk5[0].curr_bank_core_req_valid ),
    .per_bank_core_req_wsel(\genblk5[0].curr_bank_core_req_wsel ),
    .reset(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:12956.4-12970.3" *)
  \$paramod$6094d38c8ff765995271d1535539866d5ff4d753\VX_core_rsp_merge  core_rsp_merge (
    .clk(clk),
    .core_rsp_data(core_rsp_data_c),
    .core_rsp_ready(core_rsp_ready_c),
    .core_rsp_tag(core_rsp_tag_c),
    .core_rsp_tmask(core_rsp_tmask_c),
    .core_rsp_valid(core_rsp_valid_c),
    .per_bank_core_rsp_data(\genblk5[0].curr_bank_core_rsp_data ),
    .per_bank_core_rsp_pmask(\genblk5[0].curr_bank_core_rsp_pmask ),
    .per_bank_core_rsp_ready(\genblk5[0].curr_bank_core_rsp_ready ),
    .per_bank_core_rsp_tag(\genblk5[0].curr_bank_core_rsp_tag ),
    .per_bank_core_rsp_tid(\genblk5[0].curr_bank_core_rsp_tid ),
    .per_bank_core_rsp_valid(\genblk5[0].curr_bank_core_rsp_valid ),
    .reset(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:12649.4-12654.3" *)
  \$paramod$0a47174bd914a4be199393abae33c1b7de4ee4e5\VX_flush_ctrl  flush_ctrl (
    .addr_out(flush_addr),
    .clk(clk),
    .reset(flush_reset),
    .valid_out(flush_enable)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:12331.6-12340.5" *)
  \$paramod\VX_skid_buffer\DATAW=s32'00000000000000000000000001001110\PASSTHRU=1'1  \genblk1.core_rsp_sbuf  (
    .clk(clk),
    .data_in({ core_rsp_tmask_c, core_rsp_data_c, core_rsp_tag_c }),
    .data_out({ core_rsp_tmask, core_rsp_data, core_rsp_tag }),
    .ready_in(core_rsp_ready_c),
    .ready_out(core_rsp_ready),
    .reset(reset),
    .valid_in(core_rsp_valid_c),
    .valid_out(core_rsp_valid)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:12888.19-12892.5" *)
  VX_reset_relay \genblk5[0].__bank_reset  (
    .clk(clk),
    .reset(reset),
    .reset_o(\genblk5[0].bank_reset )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:12910.6-12944.5" *)
  \$paramod$81bb90ff7a6e5ab8b80ec5b34158d7c9c2dce2a8\VX_bank  \genblk5[0].bank  (
    .clk(clk),
    .core_req_addr(\genblk5[0].curr_bank_core_req_addr ),
    .core_req_byteen(\genblk5[0].curr_bank_core_req_byteen ),
    .core_req_data(\genblk5[0].curr_bank_core_req_data ),
    .core_req_pmask(\genblk5[0].curr_bank_core_req_pmask ),
    .core_req_ready(\genblk5[0].curr_bank_core_req_ready ),
    .core_req_rw(\genblk5[0].curr_bank_core_req_rw ),
    .core_req_tag(\genblk5[0].curr_bank_core_req_tag ),
    .core_req_tid(\genblk5[0].curr_bank_core_req_tid ),
    .core_req_valid(\genblk5[0].curr_bank_core_req_valid ),
    .core_req_wsel(\genblk5[0].curr_bank_core_req_wsel ),
    .core_rsp_data(\genblk5[0].curr_bank_core_rsp_data ),
    .core_rsp_pmask(\genblk5[0].curr_bank_core_rsp_pmask ),
    .core_rsp_ready(\genblk5[0].curr_bank_core_rsp_ready ),
    .core_rsp_tag(\genblk5[0].curr_bank_core_rsp_tag ),
    .core_rsp_tid(\genblk5[0].curr_bank_core_rsp_tid ),
    .core_rsp_valid(\genblk5[0].curr_bank_core_rsp_valid ),
    .flush_addr(flush_addr),
    .flush_enable(flush_enable),
    .mem_req_addr(\genblk5[0].curr_bank_mem_req_addr ),
    .mem_req_byteen(\genblk5[0].curr_bank_mem_req_byteen ),
    .mem_req_data(\genblk5[0].curr_bank_mem_req_data ),
    .mem_req_id(\genblk5[0].curr_bank_mem_req_id ),
    .mem_req_pmask(\genblk5[0].curr_bank_mem_req_pmask ),
    .mem_req_ready(\genblk5[0].curr_bank_mem_req_ready ),
    .mem_req_rw(\genblk5[0].curr_bank_mem_req_rw ),
    .mem_req_valid(\genblk5[0].curr_bank_mem_req_valid ),
    .mem_req_wsel(\genblk5[0].curr_bank_mem_req_wsel ),
    .mem_rsp_data(\genblk5[0].curr_bank_mem_rsp_data ),
    .mem_rsp_id(\genblk5[0].curr_bank_mem_rsp_id ),
    .mem_rsp_ready(\genblk5[0].curr_bank_mem_rsp_ready ),
    .mem_rsp_valid(\genblk5[0].curr_bank_mem_rsp_valid ),
    .reset(\genblk5[0].bank_reset )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:12995.4-13004.3" *)
  \$paramod$6b8e5e3500f9765acdad5d73a5488948927c07fa\VX_stream_arbiter  mem_req_arb (
    .clk(clk),
    .data_in({ \genblk5[0].curr_bank_mem_req_addr , \genblk5[0].curr_bank_mem_req_id , \genblk5[0].curr_bank_mem_req_rw , \genblk5[0].curr_bank_mem_req_pmask , \genblk5[0].curr_bank_mem_req_byteen , \genblk5[0].curr_bank_mem_req_wsel , \genblk5[0].curr_bank_mem_req_data  }),
    .data_out({ mem_req_addr_c, mem_req_id, mem_req_rw_c, mem_req_pmask_c, mem_req_byteen_c, mem_req_wsel_c, mem_req_data_c }),
    .ready_in(\genblk5[0].curr_bank_mem_req_ready ),
    .ready_out(mem_req_ready_c),
    .reset(mreq_reset),
    .valid_in(\genblk5[0].curr_bank_mem_req_valid ),
    .valid_out(mem_req_valid_c)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:12304.4-12313.3" *)
  \$paramod\VX_skid_buffer\DATAW=s32'00000000000000000000001001011100\PASSTHRU=1'1  mem_req_sbuf (
    .clk(clk),
    .data_in({ 65'h0xxxxxxxxxxxxxxxx, mem_req_addr_c, 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, mem_req_id }),
    .data_out({ mem_req_rw, mem_req_byteen, mem_req_addr, mem_req_data, mem_req_tag }),
    .ready_in(mem_req_ready_c),
    .ready_out(mem_req_ready),
    .reset(reset),
    .valid_in(mem_req_valid_c),
    .valid_out(mem_req_valid)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:12622.4-12631.3" *)
  \$paramod$28a15c66cdd267c59880a4edb702519f948c56d0\VX_elastic_buffer  mem_rsp_queue (
    .clk(clk),
    .data_in({ mem_rsp_tag, mem_rsp_data }),
    .data_out({ \genblk5[0].curr_bank_mem_rsp_id , \genblk5[0].curr_bank_mem_rsp_data  }),
    .ready_in(mem_rsp_ready),
    .ready_out(\genblk5[0].curr_bank_mem_rsp_ready ),
    .reset(mrsq_reset),
    .valid_in(mem_rsp_valid),
    .valid_out(\genblk5[0].curr_bank_mem_rsp_valid )
  );
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_index_buffer" *)
(* src = "Vortex_axi_nofpu.v:10328.1-10456.10" *)
module \$paramod$a62d42456004c65c028557e019903e210d9c000c\VX_index_buffer (clk, reset, write_addr, write_data, acquire_slot, read_addr, read_data, release_addr, release_slot, empty, full);
  (* src = "Vortex_axi_nofpu.v:10390.2-10400.5" *)
  wire [3:0] _00_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [3:0] _01_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [3:0] _02_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [31:0] _03_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [31:0] _04_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [3:0] _05_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [3:0] _06_;
  (* src = "Vortex_axi_nofpu.v:10435.14-10435.25" *)
  wire _07_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [3:0] _08_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [3:0] _09_;
  (* src = "Vortex_axi_nofpu.v:10433.15-10433.28" *)
  wire _10_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [3:0] _11_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  (* unused_bits = "4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _12_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [3:0] _13_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  (* unused_bits = "4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _14_;
  (* src = "Vortex_axi_nofpu.v:10358.13-10358.25" *)
  input acquire_slot;
  wire acquire_slot;
  (* src = "Vortex_axi_nofpu.v:10350.13-10350.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_nofpu.v:10368.14-10368.19" *)
  output empty;
  reg empty;
  (* src = "Vortex_axi_nofpu.v:10382.21-10382.31" *)
  wire [1:0] free_index;
  (* src = "Vortex_axi_nofpu.v:10372.19-10372.29" *)
  reg [3:0] free_slots;
  (* src = "Vortex_axi_nofpu.v:10373.19-10373.31" *)
  wire [3:0] free_slots_n;
  (* src = "Vortex_axi_nofpu.v:10380.7-10380.17" *)
  wire free_valid;
  (* src = "Vortex_axi_nofpu.v:10370.14-10370.18" *)
  output full;
  reg full;
  (* src = "Vortex_axi_nofpu.v:10360.27-10360.36" *)
  input [1:0] read_addr;
  wire [1:0] read_addr;
  (* src = "Vortex_axi_nofpu.v:10362.28-10362.37" *)
  output [94:0] read_data;
  wire [94:0] read_data;
  (* src = "Vortex_axi_nofpu.v:10364.27-10364.39" *)
  input [1:0] release_addr;
  wire [1:0] release_addr;
  (* src = "Vortex_axi_nofpu.v:10366.13-10366.25" *)
  input release_slot;
  wire release_slot;
  (* src = "Vortex_axi_nofpu.v:10352.13-10352.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_nofpu.v:10354.28-10354.38" *)
  output [1:0] write_addr;
  reg [1:0] write_addr;
  (* src = "Vortex_axi_nofpu.v:10356.27-10356.37" *)
  input [94:0] write_data;
  wire [94:0] write_data;
  assign _01_ = free_slots & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _05_;
  assign _02_ = _00_ & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _06_;
  (* src = "Vortex_axi_nofpu.v:10406.2-10436.6" *)
  always @(posedge clk)
    if (reset) write_addr <= 2'h0;
    else write_addr <= free_index;
  (* src = "Vortex_axi_nofpu.v:10406.2-10436.6" *)
  always @(posedge clk)
    if (reset) empty <= 1'h1;
    else empty <= _10_;
  (* src = "Vortex_axi_nofpu.v:10406.2-10436.6" *)
  always @(posedge clk)
    if (reset) free_slots <= 4'hf;
    else free_slots <= free_slots_n;
  (* src = "Vortex_axi_nofpu.v:10406.2-10436.6" *)
  always @(posedge clk)
    if (reset) full <= 1'h0;
    else full <= _07_;
  assign _03_ = - (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) $signed({ 30'h00000000, release_addr });
  assign _04_ = - (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) $signed({ 30'h00000000, write_addr });
  assign _05_ = ~ (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _11_;
  assign _06_ = ~ (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _13_;
  assign _07_ = ~ (* src = "Vortex_axi_nofpu.v:10435.14-10435.25" *) free_valid;
  assign _08_ = _01_ | (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _12_[3:0];
  assign _09_ = _02_ | (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _14_[3:0];
  assign free_slots_n = acquire_slot ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:10397.7-10397.19|Vortex_axi_nofpu.v:10397.3-10399.35" *) _09_ : _00_;
  assign _00_ = release_slot ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:10394.7-10394.19|Vortex_axi_nofpu.v:10394.3-10396.35" *) _08_ : free_slots;
  assign _10_ = & (* src = "Vortex_axi_nofpu.v:10433.15-10433.28" *) free_slots_n;
  assign _11_ = $signed(_03_) < 0 ? 1'h1 << - _03_ : 1'h1 >> _03_;
  assign _12_ = $signed(_03_) < 0 ? 1'h1 << - _03_ : 1'h1 >> _03_;
  assign _13_ = $signed(_04_) < 0 ? 1'h1 << - _04_ : 1'h1 >> _04_;
  assign _14_ = $signed(_04_) < 0 ? 1'h0 << - _04_ : 1'h0 >> _04_;
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:10442.4-10449.3" *)
  \$paramod$75059135f26d9249a2f098351c4706b7e99d80da\VX_dp_ram  data_table (
    .clk(clk),
    .raddr(read_addr),
    .rdata(read_data),
    .waddr(write_addr),
    .wdata(write_data),
    .wren(acquire_slot)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:10384.21-10388.3" *)
  \$paramod\VX_lzc\N=s32'00000000000000000000000000000100  free_slots_sel (
    .cnt_o(free_index),
    .in_i(free_slots_n),
    .valid_o(free_valid)
  );
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_shift_register_nr" *)
(* src = "Vortex_axi_nofpu.v:7571.1-7627.10" *)
module \$paramod$a7f0efa3d6deb2b88e51d26041ea4d48a1c20b23\VX_shift_register_nr (clk, enable, data_in, data_out);
  (* src = "Vortex_axi_nofpu.v:7592.13-7592.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_nofpu.v:7596.27-7596.34" *)
  input [85:0] data_in;
  wire [85:0] data_in;
  (* src = "Vortex_axi_nofpu.v:7598.38-7598.46" *)
  output [85:0] data_out;
  reg [85:0] data_out;
  (* src = "Vortex_axi_nofpu.v:7594.13-7594.19" *)
  input enable;
  wire enable;
  (* src = "Vortex_axi_nofpu.v:7600.30-7600.37" *)
  wire [257:0] entries;
  reg [85:0] _0_;
  (* src = "Vortex_axi_nofpu.v:7602.2-7618.6" *)
  always @(posedge clk)
    if (enable) _0_ <= entries[85:0];
  assign entries[171:86] = _0_;
  reg [85:0] _1_;
  (* src = "Vortex_axi_nofpu.v:7602.2-7618.6" *)
  always @(posedge clk)
    if (enable) _1_ <= data_in;
  assign entries[85:0] = _1_;
  (* src = "Vortex_axi_nofpu.v:7602.2-7618.6" *)
  always @(posedge clk)
    if (enable) data_out <= entries[171:86];
  assign entries[257:172] = data_out;
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_mem_arb" *)
(* src = "Vortex_axi_nofpu.v:547.1-750.10" *)
module \$paramod$a9e7e8f3d8f00f842d2aaf8c37abcfc5fcf1ff48\VX_mem_arb (clk, reset, req_valid_in, req_tag_in, req_addr_in, req_rw_in, req_byteen_in, req_data_in, req_ready_in, req_valid_out, req_tag_out, req_addr_out, req_rw_out, req_byteen_out, req_data_out, req_ready_out, rsp_valid_in, rsp_tag_in, rsp_data_in, rsp_ready_in, rsp_valid_out
, rsp_tag_out, rsp_data_out, rsp_ready_out);
  (* src = "Vortex_axi_nofpu.v:596.13-596.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_nofpu.v:659.32-659.44" *)
  wire [53:0] \genblk1.genblk1[0].req_tag_in_w ;
  (* src = "Vortex_axi_nofpu.v:659.32-659.44" *)
  wire [53:0] \genblk1.genblk1[1].req_tag_in_w ;
  (* src = "Vortex_axi_nofpu.v:690.40-690.59" *)
  wire [1129:0] \genblk1.rsp_data_out_merged ;
  (* src = "Vortex_axi_nofpu.v:694.30-694.42" *)
  wire [52:0] \genblk1.rsp_tag_in_w ;
  (* src = "Vortex_axi_nofpu.v:604.45-604.56" *)
  input [51:0] req_addr_in;
  wire [51:0] req_addr_in;
  (* src = "Vortex_axi_nofpu.v:618.33-618.45" *)
  output [25:0] req_addr_out;
  wire [25:0] req_addr_out;
  (* src = "Vortex_axi_nofpu.v:608.44-608.57" *)
  input [127:0] req_byteen_in;
  wire [127:0] req_byteen_in;
  (* src = "Vortex_axi_nofpu.v:622.32-622.46" *)
  output [63:0] req_byteen_out;
  wire [63:0] req_byteen_out;
  (* src = "Vortex_axi_nofpu.v:610.45-610.56" *)
  input [1023:0] req_data_in;
  wire [1023:0] req_data_in;
  (* src = "Vortex_axi_nofpu.v:624.33-624.45" *)
  output [511:0] req_data_out;
  wire [511:0] req_data_out;
  (* src = "Vortex_axi_nofpu.v:612.31-612.43" *)
  output [1:0] req_ready_in;
  wire [1:0] req_ready_in;
  (* src = "Vortex_axi_nofpu.v:626.13-626.26" *)
  input req_ready_out;
  wire req_ready_out;
  (* src = "Vortex_axi_nofpu.v:606.30-606.39" *)
  input [1:0] req_rw_in;
  wire [1:0] req_rw_in;
  (* src = "Vortex_axi_nofpu.v:620.14-620.24" *)
  output req_rw_out;
  wire req_rw_out;
  (* src = "Vortex_axi_nofpu.v:602.47-602.57" *)
  input [105:0] req_tag_in;
  wire [105:0] req_tag_in;
  (* src = "Vortex_axi_nofpu.v:616.36-616.47" *)
  output [53:0] req_tag_out;
  wire [53:0] req_tag_out;
  (* src = "Vortex_axi_nofpu.v:600.30-600.42" *)
  input [1:0] req_valid_in;
  wire [1:0] req_valid_in;
  (* src = "Vortex_axi_nofpu.v:614.14-614.27" *)
  output req_valid_out;
  wire req_valid_out;
  (* src = "Vortex_axi_nofpu.v:598.13-598.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_nofpu.v:632.32-632.43" *)
  input [511:0] rsp_data_in;
  wire [511:0] rsp_data_in;
  (* src = "Vortex_axi_nofpu.v:640.46-640.58" *)
  output [1023:0] rsp_data_out;
  wire [1023:0] rsp_data_out;
  (* src = "Vortex_axi_nofpu.v:634.14-634.26" *)
  output rsp_ready_in;
  wire rsp_ready_in;
  (* src = "Vortex_axi_nofpu.v:642.30-642.43" *)
  input [1:0] rsp_ready_out;
  wire [1:0] rsp_ready_out;
  (* src = "Vortex_axi_nofpu.v:630.35-630.45" *)
  input [53:0] rsp_tag_in;
  wire [53:0] rsp_tag_in;
  (* src = "Vortex_axi_nofpu.v:638.48-638.59" *)
  output [105:0] rsp_tag_out;
  wire [105:0] rsp_tag_out;
  (* src = "Vortex_axi_nofpu.v:628.13-628.25" *)
  input rsp_valid_in;
  wire rsp_valid_in;
  (* src = "Vortex_axi_nofpu.v:636.31-636.44" *)
  output [1:0] rsp_valid_out;
  wire [1:0] rsp_valid_out;
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:700.6-703.5" *)
  \$paramod$544d2b58ce93dfcf4988246be148acc7acec3689\VX_bits_remove  \genblk1.bits_remove  (
    .data_in(rsp_tag_in),
    .data_out(\genblk1.rsp_tag_in_w )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:665.7-669.6" *)
  \$paramod$f2b8fd5287c64c66951aa3c07026452653f7e814\VX_bits_insert  \genblk1.genblk1[0].bits_insert  (
    .data_in(req_tag_in[52:0]),
    .data_out(\genblk1.genblk1[0].req_tag_in_w ),
    .sel_in(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:665.7-669.6" *)
  \$paramod$f2b8fd5287c64c66951aa3c07026452653f7e814\VX_bits_insert  \genblk1.genblk1[1].bits_insert  (
    .data_in(req_tag_in[105:53]),
    .data_out(\genblk1.genblk1[1].req_tag_in_w ),
    .sel_in(1'h1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:679.6-688.5" *)
  \$paramod$f4fe710d1a1afcdf7ae917a2f9d0206929b93bb7\VX_stream_arbiter  \genblk1.req_arb  (
    .clk(clk),
    .data_in({ \genblk1.genblk1[1].req_tag_in_w , req_addr_in[51:26], req_rw_in[1], req_byteen_in[127:64], req_data_in[1023:512], \genblk1.genblk1[0].req_tag_in_w , req_addr_in[25:0], req_rw_in[0], req_byteen_in[63:0], req_data_in[511:0] }),
    .data_out({ req_tag_out, req_addr_out, req_rw_out, req_byteen_out, req_data_out }),
    .ready_in(req_ready_in),
    .ready_out(req_ready_out),
    .reset(reset),
    .valid_in(req_valid_in),
    .valid_out(req_valid_out)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:709.6-719.5" *)
  \$paramod$0a7282194623f4482ece2f54584a7653b4ed0ab6\VX_stream_demux  \genblk1.rsp_demux  (
    .clk(clk),
    .data_in({ \genblk1.rsp_tag_in_w , rsp_data_in }),
    .data_out(\genblk1.rsp_data_out_merged ),
    .ready_in(rsp_ready_in),
    .ready_out(rsp_ready_out),
    .reset(reset),
    .sel_in(rsp_tag_in[1]),
    .valid_in(rsp_valid_in),
    .valid_out(rsp_valid_out)
  );
  assign rsp_data_out = { \genblk1.rsp_data_out_merged [1076:565], \genblk1.rsp_data_out_merged [511:0] };
  assign rsp_tag_out = { \genblk1.rsp_data_out_merged [1129:1077], \genblk1.rsp_data_out_merged [564:512] };
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_data_access" *)
(* src = "Vortex_axi_nofpu.v:12000.1-12162.10" *)
module \$paramod$ad8baa6106f0d26343d853db062c653907164e2a\VX_data_access (clk, reset, req_id, stall, read, fill, write, addr, wsel, pmask, byteen, fill_data, write_data, read_data);
  (* src = "Vortex_axi_nofpu.v:12049.74-12049.78" *)
  input [25:0] addr;
  wire [25:0] addr;
  (* src = "Vortex_axi_nofpu.v:12055.45-12055.51" *)
  input [3:0] byteen;
  wire [3:0] byteen;
  (* src = "Vortex_axi_nofpu.v:12035.13-12035.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_nofpu.v:12045.13-12045.17" *)
  input fill;
  wire fill;
  (* src = "Vortex_axi_nofpu.v:12057.71-12057.80" *)
  input [511:0] fill_data;
  wire [511:0] fill_data;
  (* src = "Vortex_axi_nofpu.v:12053.31-12053.36" *)
  input pmask;
  wire pmask;
  (* src = "Vortex_axi_nofpu.v:12065.65-12065.70" *)
  wire [511:0] rdata;
  (* src = "Vortex_axi_nofpu.v:12043.13-12043.17" *)
  input read;
  wire read;
  (* src = "Vortex_axi_nofpu.v:12061.52-12061.61" *)
  output [31:0] read_data;
  wire [31:0] read_data;
  (* src = "Vortex_axi_nofpu.v:12039.20-12039.26" *)
  input [43:0] req_id;
  wire [43:0] req_id;
  (* src = "Vortex_axi_nofpu.v:12037.13-12037.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_nofpu.v:12041.13-12041.18" *)
  input stall;
  wire stall;
  (* src = "Vortex_axi_nofpu.v:12047.13-12047.18" *)
  input write;
  wire write;
  (* src = "Vortex_axi_nofpu.v:12059.51-12059.61" *)
  input [31:0] write_data;
  wire [31:0] write_data;
  (* src = "Vortex_axi_nofpu.v:12051.52-12051.56" *)
  input [3:0] wsel;
  wire [3:0] wsel;
  wire [511:0] _1_ = rdata;
  assign read_data = _1_[$signed({ 23'h000000, wsel, 5'h00 }) +: 32];
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:12141.4-12147.3" *)
  \$paramod$295a5002cfa9ea363430799c943fa769013a93f5\VX_sp_ram  data_store (
    .addr(addr[7:0]),
    .clk(clk),
    .rdata(rdata),
    .wdata(fill_data),
    .wren(fill)
  );
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_elastic_buffer" *)
(* src = "Vortex_axi_nofpu.v:10095.1-10185.10" *)
module \$paramod$add58cccbb97039d46375f7ba135be2b03a3b35c\VX_elastic_buffer (clk, reset, valid_in, ready_in, data_in, data_out, ready_out, valid_out);
  (* src = "Vortex_axi_nofpu.v:10114.13-10114.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_nofpu.v:10122.27-10122.34" *)
  input [232:0] data_in;
  wire [232:0] data_in;
  (* src = "Vortex_axi_nofpu.v:10124.28-10124.36" *)
  output [232:0] data_out;
  wire [232:0] data_out;
  (* src = "Vortex_axi_nofpu.v:10120.14-10120.22" *)
  output ready_in;
  wire ready_in;
  (* src = "Vortex_axi_nofpu.v:10126.13-10126.22" *)
  input ready_out;
  wire ready_out;
  (* src = "Vortex_axi_nofpu.v:10116.13-10116.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_nofpu.v:10118.13-10118.21" *)
  input valid_in;
  wire valid_in;
  (* src = "Vortex_axi_nofpu.v:10128.14-10128.23" *)
  output valid_out;
  wire valid_out;
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:10144.6-10153.5" *)
  \$paramod$e1951b88937e146b39df0377456f4ebac20b845a\VX_skid_buffer  \genblk1.genblk1.queue  (
    .clk(clk),
    .data_in(data_in),
    .data_out(data_out),
    .ready_in(ready_in),
    .ready_out(ready_out),
    .reset(reset),
    .valid_in(valid_in),
    .valid_out(valid_out)
  );
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_elastic_buffer" *)
(* src = "Vortex_axi_nofpu.v:10095.1-10185.10" *)
module \$paramod$b13a4af6bd3018f11c268d575b82a1c29bae26e4\VX_elastic_buffer (clk, reset, valid_in, ready_in, data_in, data_out, ready_out, valid_out);
  (* src = "Vortex_axi_nofpu.v:10114.13-10114.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_nofpu.v:10122.27-10122.34" *)
  input [79:0] data_in;
  wire [79:0] data_in;
  (* src = "Vortex_axi_nofpu.v:10124.28-10124.36" *)
  output [79:0] data_out;
  wire [79:0] data_out;
  (* src = "Vortex_axi_nofpu.v:10120.14-10120.22" *)
  output ready_in;
  wire ready_in;
  (* src = "Vortex_axi_nofpu.v:10126.13-10126.22" *)
  input ready_out;
  wire ready_out;
  (* src = "Vortex_axi_nofpu.v:10116.13-10116.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_nofpu.v:10118.13-10118.21" *)
  input valid_in;
  wire valid_in;
  (* src = "Vortex_axi_nofpu.v:10128.14-10128.23" *)
  output valid_out;
  wire valid_out;
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:10144.6-10153.5" *)
  \$paramod$c34fab247c22137a45b9b26556cdd639381b4288\VX_skid_buffer  \genblk1.genblk1.queue  (
    .clk(clk),
    .data_in(data_in),
    .data_out(data_out),
    .ready_in(ready_in),
    .ready_out(ready_out),
    .reset(reset),
    .valid_in(valid_in),
    .valid_out(valid_out)
  );
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_data_access" *)
(* src = "Vortex_axi_nofpu.v:12000.1-12162.10" *)
module \$paramod$b18c4d0394c83fca92b0e923db5381ce8d7a54db\VX_data_access (clk, reset, req_id, stall, read, fill, write, addr, wsel, pmask, byteen, fill_data, write_data, read_data);
  (* src = "Vortex_axi_nofpu.v:12107.6-12114.9" *)
  wire [63:0] _00_;
  (* src = "Vortex_axi_nofpu.v:12107.6-12114.9" *)
  wire [63:0] _01_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [63:0] _02_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [63:0] _03_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [32:0] _04_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [63:0] _05_;
  (* src = "Vortex_axi_nofpu.v:12049.74-12049.78" *)
  input [24:0] addr;
  wire [24:0] addr;
  (* src = "Vortex_axi_nofpu.v:12055.45-12055.51" *)
  input [3:0] byteen;
  wire [3:0] byteen;
  (* src = "Vortex_axi_nofpu.v:12035.13-12035.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_nofpu.v:12045.13-12045.17" *)
  input fill;
  wire fill;
  (* src = "Vortex_axi_nofpu.v:12057.71-12057.80" *)
  input [511:0] fill_data;
  wire [511:0] fill_data;
  (* src = "Vortex_axi_nofpu.v:12079.61-12079.67" *)
  wire [63:0] \genblk1.genblk1.wren_r ;
  (* src = "Vortex_axi_nofpu.v:12053.31-12053.36" *)
  input pmask;
  wire pmask;
  (* src = "Vortex_axi_nofpu.v:12065.65-12065.70" *)
  wire [511:0] rdata;
  (* src = "Vortex_axi_nofpu.v:12043.13-12043.17" *)
  input read;
  wire read;
  (* src = "Vortex_axi_nofpu.v:12061.52-12061.61" *)
  output [31:0] read_data;
  wire [31:0] read_data;
  (* src = "Vortex_axi_nofpu.v:12039.20-12039.26" *)
  input [43:0] req_id;
  wire [43:0] req_id;
  (* src = "Vortex_axi_nofpu.v:12037.13-12037.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_nofpu.v:12041.13-12041.18" *)
  input stall;
  wire stall;
  (* src = "Vortex_axi_nofpu.v:12067.65-12067.70" *)
  wire [511:0] wdata;
  (* src = "Vortex_axi_nofpu.v:12069.23-12069.27" *)
  wire [63:0] wren;
  (* src = "Vortex_axi_nofpu.v:12047.13-12047.18" *)
  input write;
  wire write;
  (* src = "Vortex_axi_nofpu.v:12059.51-12059.61" *)
  input [31:0] write_data;
  wire [31:0] write_data;
  (* src = "Vortex_axi_nofpu.v:12051.52-12051.56" *)
  input [3:0] wsel;
  wire [3:0] wsel;
  assign _02_ = 4'hf & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) byteen;
  assign _03_ = 64'h0000000000000000 & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _05_;
  assign _04_ = - (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) $signed({ 27'h0000000, wsel, 2'h0 });
  assign _05_ = ~ (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _01_;
  assign \genblk1.genblk1.wren_r  = _03_ | (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _00_;
  assign _01_ = $signed(_04_) < 0 ? 4'hf << - _04_ : 4'hf >> _04_;
  assign _00_ = $signed(_04_) < 0 ? _02_ << - _04_ : _02_ >> _04_;
  wire [511:0] _16_ = rdata;
  assign read_data = _16_[$signed({ 23'h000000, wsel, 5'h00 }) +: 32];
  assign wdata = write ? (* src = "Vortex_axi_nofpu.v:12117.21-12117.48" *) { write_data, write_data, write_data, write_data, write_data, write_data, write_data, write_data, write_data, write_data, write_data, write_data, write_data, write_data, write_data, write_data } : fill_data;
  assign wren = write ? (* src = "Vortex_axi_nofpu.v:12119.20-12119.53" *) \genblk1.genblk1.wren_r  : { fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill, fill };
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:12141.4-12147.3" *)
  \$paramod$81ca6181cb86a556b62374c3fd66285fcd9f0772\VX_sp_ram  data_store (
    .addr(addr[6:0]),
    .clk(clk),
    .rdata(rdata),
    .wdata(wdata),
    .wren(wren)
  );
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_core_req_bank_sel" *)
(* src = "Vortex_axi_nofpu.v:11192.1-11671.10" *)
module \$paramod$b88b4cc8b0b8a26dc75e2efda9b2f77ae1965f6d\VX_core_req_bank_sel (clk, reset, core_req_valid, core_req_rw, core_req_addr, core_req_byteen, core_req_data, core_req_tag, core_req_ready, per_bank_core_req_valid, per_bank_core_req_pmask, per_bank_core_req_rw, per_bank_core_req_addr, per_bank_core_req_wsel, per_bank_core_req_byteen, per_bank_core_req_data, per_bank_core_req_tid, per_bank_core_req_tag, per_bank_core_req_ready);
  (* src = "Vortex_axi_nofpu.v:11553.6-11569.9" *)
  wire [1:0] _000_;
  (* src = "Vortex_axi_nofpu.v:11503.5-11550.8" *)
  wire [57:0] _001_;
  (* src = "Vortex_axi_nofpu.v:11503.5-11550.8" *)
  wire [7:0] _002_;
  (* src = "Vortex_axi_nofpu.v:11503.5-11550.8" *)
  wire [63:0] _003_;
  (* src = "Vortex_axi_nofpu.v:11503.5-11550.8" *)
  wire [1:0] _004_;
  (* src = "Vortex_axi_nofpu.v:11503.5-11550.8" *)
  wire [93:0] _005_;
  (* src = "Vortex_axi_nofpu.v:11503.5-11550.8" *)
  wire [1:0] _006_;
  (* src = "Vortex_axi_nofpu.v:11503.5-11550.8" *)
  wire [1:0] _007_;
  (* src = "Vortex_axi_nofpu.v:11503.5-11550.8" *)
  wire [1:0] _008_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [31:0] _009_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [31:0] _010_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [31:0] _011_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [31:0] _012_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _013_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _014_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [57:0] _015_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [57:0] _016_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _017_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [7:0] _018_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [7:0] _019_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [63:0] _020_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [63:0] _021_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [93:0] _022_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [93:0] _023_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _024_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _025_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [57:0] _026_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [57:0] _027_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _028_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [7:0] _029_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [7:0] _030_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [63:0] _031_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [63:0] _032_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [93:0] _033_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [93:0] _034_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _035_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _036_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _037_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [31:0] _038_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [32:0] _039_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [32:0] _040_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [32:0] _041_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [32:0] _042_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [32:0] _043_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [31:0] _044_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [32:0] _045_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [32:0] _046_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [32:0] _047_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [32:0] _048_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [32:0] _049_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [31:0] _050_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [31:0] _051_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _052_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [57:0] _053_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _054_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [7:0] _055_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [63:0] _056_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [93:0] _057_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _058_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [57:0] _059_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _060_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [7:0] _061_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [63:0] _062_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [93:0] _063_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _064_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _065_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _066_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _067_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [57:0] _068_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _069_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [7:0] _070_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [63:0] _071_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [93:0] _072_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _073_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _074_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _075_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [57:0] _076_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _077_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [7:0] _078_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [63:0] _079_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [93:0] _080_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _081_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _082_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _083_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _084_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  (* unused_bits = "2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _085_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _086_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [57:0] _087_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [57:0] _088_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _089_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _090_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [7:0] _091_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [7:0] _092_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [63:0] _093_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [63:0] _094_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [93:0] _095_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [93:0] _096_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _097_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  (* unused_bits = "2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _098_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _099_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [57:0] _100_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [57:0] _101_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _102_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _103_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [7:0] _104_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [7:0] _105_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [63:0] _106_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [63:0] _107_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [93:0] _108_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [93:0] _109_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _110_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _111_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _112_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _113_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _114_;
  (* src = "Vortex_axi_nofpu.v:11230.13-11230.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_nofpu.v:11238.59-11238.72" *)
  input [59:0] core_req_addr;
  wire [59:0] core_req_addr;
  (* src = "Vortex_axi_nofpu.v:11240.44-11240.59" *)
  input [7:0] core_req_byteen;
  wire [7:0] core_req_byteen;
  (* src = "Vortex_axi_nofpu.v:11242.50-11242.63" *)
  input [63:0] core_req_data;
  wire [63:0] core_req_data;
  (* src = "Vortex_axi_nofpu.v:11246.31-11246.45" *)
  output [1:0] core_req_ready;
  wire [1:0] core_req_ready;
  (* src = "Vortex_axi_nofpu.v:11236.30-11236.41" *)
  input [1:0] core_req_rw;
  wire [1:0] core_req_rw;
  (* src = "Vortex_axi_nofpu.v:11244.49-11244.61" *)
  input [93:0] core_req_tag;
  wire [93:0] core_req_tag;
  (* src = "Vortex_axi_nofpu.v:11234.30-11234.44" *)
  input [1:0] core_req_valid;
  wire [1:0] core_req_valid;
  (* src = "Vortex_axi_nofpu.v:11254.89-11254.111" *)
  output [57:0] per_bank_core_req_addr;
  wire [57:0] per_bank_core_req_addr;
  (* src = "Vortex_axi_nofpu.v:11258.60-11258.84" *)
  output [7:0] per_bank_core_req_byteen;
  wire [7:0] per_bank_core_req_byteen;
  (* src = "Vortex_axi_nofpu.v:11260.66-11260.88" *)
  output [63:0] per_bank_core_req_data;
  wire [63:0] per_bank_core_req_data;
  (* src = "Vortex_axi_nofpu.v:11250.46-11250.69" *)
  output [1:0] per_bank_core_req_pmask;
  wire [1:0] per_bank_core_req_pmask;
  (* src = "Vortex_axi_nofpu.v:11266.31-11266.54" *)
  input [1:0] per_bank_core_req_ready;
  wire [1:0] per_bank_core_req_ready;
  (* src = "Vortex_axi_nofpu.v:11252.32-11252.52" *)
  output [1:0] per_bank_core_req_rw;
  wire [1:0] per_bank_core_req_rw;
  (* src = "Vortex_axi_nofpu.v:11264.65-11264.86" *)
  output [93:0] per_bank_core_req_tag;
  wire [93:0] per_bank_core_req_tag;
  (* src = "Vortex_axi_nofpu.v:11262.88-11262.109" *)
  output [1:0] per_bank_core_req_tid;
  wire [1:0] per_bank_core_req_tid;
  (* src = "Vortex_axi_nofpu.v:11248.32-11248.55" *)
  output [1:0] per_bank_core_req_valid;
  wire [1:0] per_bank_core_req_valid;
  (* src = "Vortex_axi_nofpu.v:11256.134-11256.156" *)
  output [1:0] per_bank_core_req_wsel;
  wire [1:0] per_bank_core_req_wsel;
  (* src = "Vortex_axi_nofpu.v:11232.13-11232.18" *)
  input reset;
  wire reset;
  assign _013_ = 2'h0 & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _052_;
  assign _014_ = 2'hx & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _052_;
  assign _015_ = 29'h1fffffff & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) { core_req_addr[59:39], core_req_addr[37:30] };
  assign _016_ = 58'hxxxxxxxxxxxxxxx & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _053_;
  assign _018_ = 4'hf & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) core_req_byteen[7:4];
  assign _019_ = 8'hxx & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _055_;
  assign _020_ = 32'd4294967295 & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) core_req_data[63:32];
  assign _021_ = 64'hxxxxxxxxxxxxxxxx & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _056_;
  assign _022_ = 47'h7fffffffffff & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) core_req_tag[93:47];
  assign _023_ = 94'hxxxxxxxxxxxxxxxxxxxxxxxx & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _057_;
  assign _017_ = 2'hx & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _054_;
  assign _024_ = _007_ & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _058_;
  assign _025_ = _004_ & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _058_;
  assign _026_ = 29'h1fffffff & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) { core_req_addr[29:9], core_req_addr[7:0] };
  assign _027_ = _001_ & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _059_;
  assign _028_ = _008_ & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _060_;
  assign _029_ = 4'hf & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) core_req_byteen[3:0];
  assign _030_ = _002_ & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _061_;
  assign _031_ = 32'd4294967295 & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) core_req_data[31:0];
  assign _032_ = _003_ & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _062_;
  assign _033_ = 47'h7fffffffffff & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) core_req_tag[46:0];
  assign _034_ = _005_ & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _063_;
  assign _035_ = _006_ & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _060_;
  assign _036_ = 2'h0 & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _064_;
  assign _037_ = _000_ & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _065_;
  assign _009_ = core_req_addr[38] * (* src = "Vortex_axi_nofpu.v:11534.35-11534.204" *) 32'd29;
  assign _011_ = core_req_addr[8] * (* src = "Vortex_axi_nofpu.v:11534.35-11534.204" *) 32'd29;
  assign _010_ = 32'd47 * (* src = "Vortex_axi_nofpu.v:11542.34-11542.179" *) { 31'h00000000, core_req_addr[38] };
  assign _012_ = 32'd47 * (* src = "Vortex_axi_nofpu.v:11542.34-11542.179" *) { 31'h00000000, core_req_addr[8] };
  assign _038_ = - (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) $signed({ 31'h00000000, core_req_addr[38] });
  assign _039_ = - (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) $signed({ 1'h0, _009_ });
  assign _041_ = - (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) $signed({ 30'h00000000, core_req_addr[38], 2'h0 });
  assign _042_ = - (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) $signed({ 27'h0000000, core_req_addr[38], 5'h00 });
  assign _043_ = - (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) $signed({ 1'h0, _010_ });
  assign _040_ = - (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) $signed({ 32'h00000000, core_req_addr[38] });
  assign _044_ = - (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) $signed({ 31'h00000000, core_req_addr[8] });
  assign _045_ = - (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) $signed({ 1'h0, _011_ });
  assign _047_ = - (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) $signed({ 30'h00000000, core_req_addr[8], 2'h0 });
  assign _048_ = - (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) $signed({ 27'h0000000, core_req_addr[8], 5'h00 });
  assign _049_ = - (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) $signed({ 1'h0, _012_ });
  assign _046_ = - (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) $signed({ 32'h00000000, core_req_addr[8] });
  assign _050_ = - (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) $signed({ 31'h00000000, per_bank_core_req_tid[0] });
  assign _051_ = - (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) $signed({ 31'h00000000, per_bank_core_req_tid[1] });
  assign _052_ = ~ (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _084_;
  assign _053_ = ~ (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _087_;
  assign _055_ = ~ (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _091_;
  assign _056_ = ~ (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _093_;
  assign _057_ = ~ (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _095_;
  assign _054_ = ~ (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _089_;
  assign _058_ = ~ (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _097_;
  assign _059_ = ~ (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _100_;
  assign _061_ = ~ (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _104_;
  assign _062_ = ~ (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _106_;
  assign _063_ = ~ (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _108_;
  assign _060_ = ~ (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _102_;
  assign _064_ = ~ (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _111_;
  assign _065_ = ~ (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _113_;
  assign _066_ = _013_ | (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _085_[1:0];
  assign _067_ = _014_ | (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _086_;
  assign _068_ = _016_ | (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _088_;
  assign _069_ = _017_ | (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _090_;
  assign _070_ = _019_ | (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _092_;
  assign _071_ = _021_ | (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _094_;
  assign _072_ = _023_ | (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _096_;
  assign _073_ = _017_ | (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _089_;
  assign _074_ = _024_ | (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _098_[1:0];
  assign _075_ = _025_ | (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _099_;
  assign _076_ = _027_ | (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _101_;
  assign _077_ = _028_ | (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _103_;
  assign _078_ = _030_ | (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _105_;
  assign _079_ = _032_ | (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _107_;
  assign _080_ = _034_ | (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _109_;
  assign _081_ = _035_ | (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _110_;
  assign _082_ = _036_ | (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _112_;
  assign _083_ = _037_ | (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _114_;
  assign core_req_ready = per_bank_core_req_pmask[1] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:11564.14-11564.42|Vortex_axi_nofpu.v:11564.10-11566.190" *) _083_ : _000_;
  assign _000_ = per_bank_core_req_pmask[0] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:11564.14-11564.42|Vortex_axi_nofpu.v:11564.10-11566.190" *) _082_ : 2'h0;
  assign per_bank_core_req_tid = core_req_valid[0] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:11528.13-11528.30|Vortex_axi_nofpu.v:11528.9-11545.12" *) _081_ : _006_;
  assign per_bank_core_req_tag = core_req_valid[0] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:11528.13-11528.30|Vortex_axi_nofpu.v:11528.9-11545.12" *) _080_ : _005_;
  assign per_bank_core_req_data = core_req_valid[0] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:11528.13-11528.30|Vortex_axi_nofpu.v:11528.9-11545.12" *) _079_ : _003_;
  assign per_bank_core_req_byteen = core_req_valid[0] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:11528.13-11528.30|Vortex_axi_nofpu.v:11528.9-11545.12" *) _078_ : _002_;
  assign per_bank_core_req_wsel = core_req_valid[0] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:11528.13-11528.30|Vortex_axi_nofpu.v:11528.9-11545.12" *) _077_ : _008_;
  assign per_bank_core_req_addr = core_req_valid[0] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:11528.13-11528.30|Vortex_axi_nofpu.v:11528.9-11545.12" *) _076_ : _001_;
  assign per_bank_core_req_rw = core_req_valid[0] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:11528.13-11528.30|Vortex_axi_nofpu.v:11528.9-11545.12" *) _075_ : _004_;
  assign per_bank_core_req_pmask = core_req_valid[0] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:11528.13-11528.30|Vortex_axi_nofpu.v:11528.9-11545.12" *) _074_ : _007_;
  assign _006_ = core_req_valid[1] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:11528.13-11528.30|Vortex_axi_nofpu.v:11528.9-11545.12" *) _073_ : 2'hx;
  assign _005_ = core_req_valid[1] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:11528.13-11528.30|Vortex_axi_nofpu.v:11528.9-11545.12" *) _072_ : 94'hxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _003_ = core_req_valid[1] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:11528.13-11528.30|Vortex_axi_nofpu.v:11528.9-11545.12" *) _071_ : 64'hxxxxxxxxxxxxxxxx;
  assign _002_ = core_req_valid[1] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:11528.13-11528.30|Vortex_axi_nofpu.v:11528.9-11545.12" *) _070_ : 8'hxx;
  assign _008_ = core_req_valid[1] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:11528.13-11528.30|Vortex_axi_nofpu.v:11528.9-11545.12" *) _069_ : 2'hx;
  assign _001_ = core_req_valid[1] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:11528.13-11528.30|Vortex_axi_nofpu.v:11528.9-11545.12" *) _068_ : 58'hxxxxxxxxxxxxxxx;
  assign _004_ = core_req_valid[1] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:11528.13-11528.30|Vortex_axi_nofpu.v:11528.9-11545.12" *) _067_ : 2'hx;
  assign _007_ = core_req_valid[1] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:11528.13-11528.30|Vortex_axi_nofpu.v:11528.9-11545.12" *) _066_ : 2'h0;
  assign _085_ = $signed(_038_) < 0 ? 1'h1 << - _038_ : 1'h1 >> _038_;
  assign _084_ = $signed(_038_) < 0 ? 1'h1 << - _038_ : 1'h1 >> _038_;
  assign _086_ = $signed(_038_) < 0 ? core_req_rw[1] << - _038_ : core_req_rw[1] >> _038_;
  assign _087_ = $signed(_039_) < 0 ? 29'h1fffffff << - _039_ : 29'h1fffffff >> _039_;
  assign _088_ = $signed(_039_) < 0 ? _015_ << - _039_ : _015_ >> _039_;
  assign _090_ = $signed(_040_) < 0 ? core_req_addr[30] << - _040_ : core_req_addr[30] >> _040_;
  assign _091_ = $signed(_041_) < 0 ? 4'hf << - _041_ : 4'hf >> _041_;
  assign _092_ = $signed(_041_) < 0 ? _018_ << - _041_ : _018_ >> _041_;
  assign _093_ = $signed(_042_) < 0 ? 32'd4294967295 << - _042_ : 32'd4294967295 >> _042_;
  assign _094_ = $signed(_042_) < 0 ? _020_ << - _042_ : _020_ >> _042_;
  assign _095_ = $signed(_043_) < 0 ? 47'h7fffffffffff << - _043_ : 47'h7fffffffffff >> _043_;
  assign _096_ = $signed(_043_) < 0 ? _022_ << - _043_ : _022_ >> _043_;
  assign _089_ = $signed(_040_) < 0 ? 1'h1 << - _040_ : 1'h1 >> _040_;
  assign _098_ = $signed(_044_) < 0 ? 1'h1 << - _044_ : 1'h1 >> _044_;
  assign _097_ = $signed(_044_) < 0 ? 1'h1 << - _044_ : 1'h1 >> _044_;
  assign _099_ = $signed(_044_) < 0 ? core_req_rw[0] << - _044_ : core_req_rw[0] >> _044_;
  assign _100_ = $signed(_045_) < 0 ? 29'h1fffffff << - _045_ : 29'h1fffffff >> _045_;
  assign _101_ = $signed(_045_) < 0 ? _026_ << - _045_ : _026_ >> _045_;
  assign _103_ = $signed(_046_) < 0 ? core_req_addr[0] << - _046_ : core_req_addr[0] >> _046_;
  assign _104_ = $signed(_047_) < 0 ? 4'hf << - _047_ : 4'hf >> _047_;
  assign _105_ = $signed(_047_) < 0 ? _029_ << - _047_ : _029_ >> _047_;
  assign _106_ = $signed(_048_) < 0 ? 32'd4294967295 << - _048_ : 32'd4294967295 >> _048_;
  assign _107_ = $signed(_048_) < 0 ? _031_ << - _048_ : _031_ >> _048_;
  assign _108_ = $signed(_049_) < 0 ? 47'h7fffffffffff << - _049_ : 47'h7fffffffffff >> _049_;
  assign _109_ = $signed(_049_) < 0 ? _033_ << - _049_ : _033_ >> _049_;
  assign _102_ = $signed(_046_) < 0 ? 1'h1 << - _046_ : 1'h1 >> _046_;
  assign _110_ = $signed(_046_) < 0 ? 1'h0 << - _046_ : 1'h0 >> _046_;
  assign _111_ = $signed(_050_) < 0 ? 1'h1 << - _050_ : 1'h1 >> _050_;
  assign _112_ = $signed(_050_) < 0 ? per_bank_core_req_ready[0] << - _050_ : per_bank_core_req_ready[0] >> _050_;
  assign _113_ = $signed(_051_) < 0 ? 1'h1 << - _051_ : 1'h1 >> _051_;
  assign _114_ = $signed(_051_) < 0 ? per_bank_core_req_ready[1] << - _051_ : per_bank_core_req_ready[1] >> _051_;
  assign per_bank_core_req_valid = per_bank_core_req_pmask;
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_stream_arbiter" *)
(* src = "Vortex_axi_nofpu.v:8316.1-8502.10" *)
module \$paramod$b8e2ed34812e31697b47cff10128023781e86811\VX_stream_arbiter (clk, reset, valid_in, data_in, ready_in, valid_out, data_out, ready_out);
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [31:0] _0_;
  (* src = "Vortex_axi_nofpu.v:8339.13-8339.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_nofpu.v:8345.50-8345.57" *)
  input [139:0] data_in;
  wire [139:0] data_in;
  (* src = "Vortex_axi_nofpu.v:8351.38-8351.46" *)
  output [69:0] data_out;
  wire [69:0] data_out;
  (* src = "Vortex_axi_nofpu.v:8452.33-8452.44" *)
  wire [69:0] \genblk1.data_in_sel ;
  (* src = "Vortex_axi_nofpu.v:8370.23-8370.35" *)
  wire \genblk1.ready_in_sel ;
  (* src = "Vortex_axi_nofpu.v:8364.30-8364.39" *)
  wire \genblk1.sel_index ;
  (* src = "Vortex_axi_nofpu.v:8366.26-8366.36" *)
  wire [1:0] \genblk1.sel_onehot ;
  (* src = "Vortex_axi_nofpu.v:8360.9-8360.18" *)
  wire \genblk1.sel_valid ;
  (* src = "Vortex_axi_nofpu.v:8347.41-8347.49" *)
  output [1:0] ready_in;
  wire [1:0] ready_in;
  (* src = "Vortex_axi_nofpu.v:8353.27-8353.36" *)
  input ready_out;
  wire ready_out;
  (* src = "Vortex_axi_nofpu.v:8341.13-8341.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_nofpu.v:8343.40-8343.48" *)
  input [1:0] valid_in;
  wire [1:0] valid_in;
  (* src = "Vortex_axi_nofpu.v:8349.28-8349.37" *)
  output valid_out;
  wire valid_out;
  assign ready_in[0] = \genblk1.ready_in_sel  & (* src = "Vortex_axi_nofpu.v:8473.41-8473.79" *) \genblk1.sel_onehot [0];
  assign ready_in[1] = \genblk1.ready_in_sel  & (* src = "Vortex_axi_nofpu.v:8473.41-8473.79" *) \genblk1.sel_onehot [1];
  assign _0_[31:1] = 31'h00000023 * (* src = "Vortex_axi_nofpu.v:8466.34-8466.61" *) { 31'h00000000, \genblk1.sel_index  };
  wire [139:0] _5_ = data_in;
  assign \genblk1.data_in_sel  = _5_[$signed({ _0_[31:1], 1'h0 }) +: 70];
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:8409.7-8417.6" *)
  \$paramod$43dc815766513a81dd400768ab5932ef91bce62c\VX_rr_arbiter  \genblk1.genblk2.genblk2.sel_arb  (
    .clk(clk),
    .enable(\genblk1.ready_in_sel ),
    .grant_index(\genblk1.sel_index ),
    .grant_onehot(\genblk1.sel_onehot ),
    .grant_valid(\genblk1.sel_valid ),
    .requests(valid_in),
    .reset(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:8481.7-8490.6" *)
  \$paramod$f2e724aa80db0b16fa911e92298ad7ce3811f447\VX_skid_buffer  \genblk1.genblk5[0].out_buffer  (
    .clk(clk),
    .data_in(\genblk1.data_in_sel ),
    .data_out(data_out),
    .ready_in(\genblk1.ready_in_sel ),
    .ready_out(ready_out),
    .reset(reset),
    .valid_in(\genblk1.sel_valid ),
    .valid_out(valid_out)
  );
  assign _0_[0] = 1'h0;
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_shift_register" *)
(* src = "Vortex_axi_nofpu.v:7691.1-7785.10" *)
module \$paramod$bb3240a866fcf38f14a5ed1694b2b4486c89237f\VX_shift_register (clk, reset, enable, data_in, data_out);
  (* src = "Vortex_axi_nofpu.v:7715.13-7715.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_nofpu.v:7721.27-7721.34" *)
  input [86:0] data_in;
  wire [86:0] data_in;
  (* src = "Vortex_axi_nofpu.v:7723.38-7723.46" *)
  output [86:0] data_out;
  wire [86:0] data_out;
  (* src = "Vortex_axi_nofpu.v:7719.13-7719.19" *)
  input enable;
  wire enable;
  (* src = "Vortex_axi_nofpu.v:7717.13-7717.18" *)
  input reset;
  wire reset;
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:7762.7-7767.6" *)
  \$paramod$a7f0efa3d6deb2b88e51d26041ea4d48a1c20b23\VX_shift_register_nr  \genblk1.genblk1.sr_nr  (
    .clk(clk),
    .data_in(data_in[85:0]),
    .data_out(data_out[85:0]),
    .enable(enable)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:7749.7-7755.6" *)
  \$paramod$800058e9fed2bccfc6cd8aa6720c28c5986416ae\VX_shift_register_wr  \genblk1.genblk1.sr_wr  (
    .clk(clk),
    .data_in(data_in[86]),
    .data_out(data_out[86]),
    .enable(enable),
    .reset(reset)
  );
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_bank" *)
(* src = "Vortex_axi_nofpu.v:13021.1-13557.10" *)
module \$paramod$bb5b595c49ed29f831538e96867c05ad5298d0f4\VX_bank (clk, reset, core_req_valid, core_req_pmask, core_req_wsel, core_req_byteen, core_req_data, core_req_tid, core_req_tag, core_req_rw, core_req_addr, core_req_ready, core_rsp_valid, core_rsp_pmask, core_rsp_tid, core_rsp_data, core_rsp_tag, core_rsp_ready, mem_req_valid, mem_req_rw, mem_req_pmask
, mem_req_byteen, mem_req_wsel, mem_req_addr, mem_req_id, mem_req_data, mem_req_ready, mem_rsp_valid, mem_rsp_id, mem_rsp_data, mem_rsp_ready, flush_enable, flush_addr);
  (* src = "Vortex_axi_nofpu.v:13274.27-13274.52" *)
  wire _000_;
  (* src = "Vortex_axi_nofpu.v:13288.23-13288.53" *)
  wire _001_;
  (* src = "Vortex_axi_nofpu.v:13292.25-13292.56" *)
  wire _002_;
  (* src = "Vortex_axi_nofpu.v:13292.24-13292.75" *)
  wire _003_;
  (* src = "Vortex_axi_nofpu.v:13292.23-13292.94" *)
  wire _004_;
  (* src = "Vortex_axi_nofpu.v:13327.136-13327.158" *)
  wire _005_;
  (* src = "Vortex_axi_nofpu.v:13327.111-13327.134" *)
  wire _006_;
  (* src = "Vortex_axi_nofpu.v:13406.10-13406.35" *)
  wire _007_;
  (* src = "Vortex_axi_nofpu.v:13422.23-13422.47" *)
  wire _008_;
  (* src = "Vortex_axi_nofpu.v:13427.9-13427.30" *)
  wire _009_;
  (* src = "Vortex_axi_nofpu.v:13522.23-13522.46" *)
  wire _010_;
  (* src = "Vortex_axi_nofpu.v:13522.22-13522.68" *)
  wire _011_;
  (* src = "Vortex_axi_nofpu.v:13280.37-13280.49" *)
  wire _012_;
  (* src = "Vortex_axi_nofpu.v:13284.55-13284.67" *)
  wire _013_;
  (* src = "Vortex_axi_nofpu.v:13288.37-13288.53" *)
  wire _014_;
  (* src = "Vortex_axi_nofpu.v:13288.58-13288.69" *)
  wire _015_;
  (* src = "Vortex_axi_nofpu.v:13292.39-13292.56" *)
  wire _016_;
  (* src = "Vortex_axi_nofpu.v:13292.61-13292.75" *)
  wire _017_;
  (* src = "Vortex_axi_nofpu.v:13292.80-13292.94" *)
  wire _018_;
  (* src = "Vortex_axi_nofpu.v:13406.26-13406.35" *)
  wire _019_;
  (* src = "Vortex_axi_nofpu.v:13479.36-13479.47" *)
  wire _020_;
  (* src = "Vortex_axi_nofpu.v:13522.51-13522.68" *)
  wire _021_;
  (* src = "Vortex_axi_nofpu.v:13327.15-13327.38" *)
  wire _022_;
  (* src = "Vortex_axi_nofpu.v:13327.14-13327.55" *)
  wire _023_;
  (* src = "Vortex_axi_nofpu.v:13327.13-13327.69" *)
  wire _024_;
  (* src = "Vortex_axi_nofpu.v:13337.38-13337.65" *)
  wire _025_;
  (* src = "Vortex_axi_nofpu.v:13361.21-13361.48" *)
  wire _026_;
  (* src = "Vortex_axi_nofpu.v:13404.9-13404.35" *)
  wire _027_;
  (* src = "Vortex_axi_nofpu.v:13428.9-13428.34" *)
  wire _028_;
  (* src = "Vortex_axi_nofpu.v:13274.57-13274.65" *)
  wire _029_;
  (* src = "Vortex_axi_nofpu.v:13337.36-13337.66" *)
  wire _030_;
  (* src = "Vortex_axi_nofpu.v:13361.53-13361.67" *)
  wire _031_;
  (* src = "Vortex_axi_nofpu.v:13327.453-13327.494" *)
  wire [1:0] _032_;
  (* src = "Vortex_axi_nofpu.v:13327.417-13327.449" *)
  wire [45:0] _033_;
  (* src = "Vortex_axi_nofpu.v:13327.377-13327.413" *)
  wire _034_;
  (* src = "Vortex_axi_nofpu.v:13327.341-13327.373" *)
  wire _035_;
  (* src = "Vortex_axi_nofpu.v:13327.290-13327.324" *)
  wire [3:0] _036_;
  (* src = "Vortex_axi_nofpu.v:13327.233-13327.273" *)
  wire [24:0] _037_;
  (* src = "Vortex_axi_nofpu.v:13327.207-13327.274" *)
  wire [24:0] _038_;
  (* src = "Vortex_axi_nofpu.v:13327.161-13327.275" *)
  wire [24:0] _039_;
  (* src = "Vortex_axi_nofpu.v:13223.68-13223.76" *)
  wire [24:0] addr_st0;
  (* src = "Vortex_axi_nofpu.v:13224.68-13224.76" *)
  wire [24:0] addr_st1;
  (* src = "Vortex_axi_nofpu.v:13235.39-13235.49" *)
  wire [3:0] byteen_st0;
  (* src = "Vortex_axi_nofpu.v:13236.39-13236.49" *)
  wire [3:0] byteen_st1;
  (* src = "Vortex_axi_nofpu.v:13091.13-13091.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_nofpu.v:13111.74-13111.87" *)
  input [24:0] core_req_addr;
  wire [24:0] core_req_addr;
  (* src = "Vortex_axi_nofpu.v:13101.45-13101.60" *)
  input [3:0] core_req_byteen;
  wire [3:0] core_req_byteen;
  (* src = "Vortex_axi_nofpu.v:13103.51-13103.64" *)
  input [31:0] core_req_data;
  wire [31:0] core_req_data;
  (* src = "Vortex_axi_nofpu.v:13097.31-13097.45" *)
  input core_req_pmask;
  wire core_req_pmask;
  (* src = "Vortex_axi_nofpu.v:13113.14-13113.28" *)
  output core_req_ready;
  wire core_req_ready;
  (* src = "Vortex_axi_nofpu.v:13109.13-13109.24" *)
  input core_req_rw;
  wire core_req_rw;
  (* src = "Vortex_axi_nofpu.v:13107.50-13107.62" *)
  input [45:0] core_req_tag;
  wire [45:0] core_req_tag;
  (* src = "Vortex_axi_nofpu.v:13105.73-13105.85" *)
  input core_req_tid;
  wire core_req_tid;
  (* src = "Vortex_axi_nofpu.v:13095.13-13095.27" *)
  input core_req_valid;
  wire core_req_valid;
  (* src = "Vortex_axi_nofpu.v:13099.52-13099.65" *)
  input [3:0] core_req_wsel;
  wire [3:0] core_req_wsel;
  (* src = "Vortex_axi_nofpu.v:13121.52-13121.65" *)
  output [31:0] core_rsp_data;
  wire [31:0] core_rsp_data;
  (* src = "Vortex_axi_nofpu.v:13117.32-13117.46" *)
  output core_rsp_pmask;
  wire core_rsp_pmask;
  (* src = "Vortex_axi_nofpu.v:13125.13-13125.27" *)
  input core_rsp_ready;
  wire core_rsp_ready;
  (* src = "Vortex_axi_nofpu.v:13123.51-13123.63" *)
  output [45:0] core_rsp_tag;
  wire [45:0] core_rsp_tag;
  (* src = "Vortex_axi_nofpu.v:13119.74-13119.86" *)
  output core_rsp_tid;
  wire core_rsp_tid;
  (* src = "Vortex_axi_nofpu.v:13115.14-13115.28" *)
  output core_rsp_valid;
  wire core_rsp_valid;
  (* src = "Vortex_axi_nofpu.v:13175.68-13175.77" *)
  wire [24:0] creq_addr;
  (* src = "Vortex_axi_nofpu.v:13165.39-13165.50" *)
  wire [3:0] creq_byteen;
  (* src = "Vortex_axi_nofpu.v:13167.45-13167.54" *)
  wire [31:0] creq_data;
  (* src = "Vortex_axi_nofpu.v:13388.45-13388.58" *)
  wire [31:0] creq_data_st1;
  (* src = "Vortex_axi_nofpu.v:13286.7-13286.18" *)
  wire creq_enable;
  (* src = "Vortex_axi_nofpu.v:13300.7-13300.16" *)
  wire creq_fire;
  (* src = "Vortex_axi_nofpu.v:13284.7-13284.17" *)
  wire creq_grant;
  (* src = "Vortex_axi_nofpu.v:13161.25-13161.35" *)
  wire creq_pmask;
  (* src = "Vortex_axi_nofpu.v:13178.7-13178.17" *)
  wire creq_ready;
  (* src = "Vortex_axi_nofpu.v:13173.7-13173.14" *)
  wire creq_rw;
  (* src = "Vortex_axi_nofpu.v:13171.44-13171.52" *)
  wire [45:0] creq_tag;
  (* src = "Vortex_axi_nofpu.v:13169.67-13169.75" *)
  wire creq_tid;
  (* src = "Vortex_axi_nofpu.v:13177.7-13177.17" *)
  wire creq_valid;
  (* src = "Vortex_axi_nofpu.v:13163.46-13163.55" *)
  wire [3:0] creq_wsel;
  (* src = "Vortex_axi_nofpu.v:13471.45-13471.54" *)
  wire [31:0] crsq_data;
  (* src = "Vortex_axi_nofpu.v:13469.25-13469.35" *)
  wire crsq_pmask;
  (* src = "Vortex_axi_nofpu.v:13199.7-13199.17" *)
  wire crsq_ready;
  (* src = "Vortex_axi_nofpu.v:13201.7-13201.17" *)
  wire crsq_stall;
  (* src = "Vortex_axi_nofpu.v:13475.44-13475.52" *)
  wire [45:0] crsq_tag;
  (* src = "Vortex_axi_nofpu.v:13473.67-13473.75" *)
  wire crsq_tid;
  (* src = "Vortex_axi_nofpu.v:13198.7-13198.17" *)
  wire crsq_valid;
  (* src = "Vortex_axi_nofpu.v:13333.7-13333.18" *)
  wire do_fill_st0;
  (* src = "Vortex_axi_nofpu.v:13382.7-13382.18" *)
  wire do_fill_st1;
  (* src = "Vortex_axi_nofpu.v:13335.7-13335.19" *)
  wire do_flush_st0;
  (* src = "Vortex_axi_nofpu.v:13337.7-13337.20" *)
  wire do_lookup_st0;
  (* src = "Vortex_axi_nofpu.v:13386.7-13386.18" *)
  wire do_mshr_st1;
  (* src = "Vortex_axi_nofpu.v:13378.7-13378.18" *)
  wire do_read_st0;
  (* src = "Vortex_axi_nofpu.v:13380.7-13380.18" *)
  wire do_read_st1;
  (* src = "Vortex_axi_nofpu.v:13384.7-13384.19" *)
  wire do_write_st1;
  (* src = "Vortex_axi_nofpu.v:13155.72-13155.82" *)
  input [6:0] flush_addr;
  wire [6:0] flush_addr;
  (* src = "Vortex_axi_nofpu.v:13153.13-13153.25" *)
  input flush_enable;
  wire flush_enable;
  (* src = "Vortex_axi_nofpu.v:13258.7-13258.18" *)
  wire is_fill_st0;
  (* src = "Vortex_axi_nofpu.v:13259.7-13259.18" *)
  wire is_fill_st1;
  (* src = "Vortex_axi_nofpu.v:13267.7-13267.19" *)
  wire is_flush_st0;
  (* src = "Vortex_axi_nofpu.v:13261.7-13261.18" *)
  wire is_mshr_st0;
  (* src = "Vortex_axi_nofpu.v:13262.7-13262.18" *)
  wire is_mshr_st1;
  (* src = "Vortex_axi_nofpu.v:13226.7-13226.18" *)
  wire is_read_st0;
  (* src = "Vortex_axi_nofpu.v:13227.7-13227.18" *)
  wire is_read_st1;
  (* src = "Vortex_axi_nofpu.v:13229.7-13229.19" *)
  wire is_write_st0;
  (* src = "Vortex_axi_nofpu.v:13230.7-13230.19" *)
  wire is_write_st1;
  (* src = "Vortex_axi_nofpu.v:13137.75-13137.87" *)
  output [24:0] mem_req_addr;
  wire [24:0] mem_req_addr;
  (* src = "Vortex_axi_nofpu.v:13133.46-13133.60" *)
  output [3:0] mem_req_byteen;
  wire [3:0] mem_req_byteen;
  (* src = "Vortex_axi_nofpu.v:13141.52-13141.64" *)
  output [31:0] mem_req_data;
  wire [31:0] mem_req_data;
  (* src = "Vortex_axi_nofpu.v:13139.38-13139.48" *)
  output [1:0] mem_req_id;
  wire [1:0] mem_req_id;
  (* src = "Vortex_axi_nofpu.v:13131.32-13131.45" *)
  output mem_req_pmask;
  wire mem_req_pmask;
  (* src = "Vortex_axi_nofpu.v:13143.13-13143.26" *)
  input mem_req_ready;
  wire mem_req_ready;
  (* src = "Vortex_axi_nofpu.v:13129.14-13129.24" *)
  output mem_req_rw;
  wire mem_req_rw;
  (* src = "Vortex_axi_nofpu.v:13127.14-13127.27" *)
  output mem_req_valid;
  wire mem_req_valid;
  (* src = "Vortex_axi_nofpu.v:13135.53-13135.65" *)
  output [3:0] mem_req_wsel;
  wire [3:0] mem_req_wsel;
  (* src = "Vortex_axi_nofpu.v:13196.68-13196.80" *)
  wire [24:0] mem_rsp_addr;
  (* src = "Vortex_axi_nofpu.v:13149.43-13149.55" *)
  input [511:0] mem_rsp_data;
  wire [511:0] mem_rsp_data;
  (* src = "Vortex_axi_nofpu.v:13298.7-13298.19" *)
  wire mem_rsp_fire;
  (* src = "Vortex_axi_nofpu.v:13147.37-13147.47" *)
  input [1:0] mem_rsp_id;
  wire [1:0] mem_rsp_id;
  (* src = "Vortex_axi_nofpu.v:13151.14-13151.27" *)
  output mem_rsp_ready;
  wire mem_rsp_ready;
  (* src = "Vortex_axi_nofpu.v:13145.13-13145.26" *)
  input mem_rsp_valid;
  wire mem_rsp_valid;
  (* src = "Vortex_axi_nofpu.v:13264.7-13264.15" *)
  wire miss_st0;
  (* src = "Vortex_axi_nofpu.v:13265.7-13265.15" *)
  wire miss_st1;
  (* src = "Vortex_axi_nofpu.v:13194.7-13194.20" *)
  wire mreq_alm_full;
  (* src = "Vortex_axi_nofpu.v:13506.7-13506.17" *)
  wire mreq_empty;
  (* src = "Vortex_axi_nofpu.v:13518.31-13518.38" *)
  wire [1:0] mreq_id;
  (* src = "Vortex_axi_nofpu.v:13505.7-13505.15" *)
  wire mreq_pop;
  (* src = "Vortex_axi_nofpu.v:13504.7-13504.16" *)
  wire mreq_push;
  (* src = "Vortex_axi_nofpu.v:13520.7-13520.14" *)
  wire mreq_rw;
  (* src = "Vortex_axi_nofpu.v:13512.46-13512.55" *)
  wire [3:0] mreq_wsel;
  (* src = "Vortex_axi_nofpu.v:13282.7-13282.18" *)
  wire mrsq_enable;
  (* src = "Vortex_axi_nofpu.v:13280.7-13280.17" *)
  wire mrsq_grant;
  (* src = "Vortex_axi_nofpu.v:13213.68-13213.77" *)
  wire [24:0] mshr_addr;
  (* src = "Vortex_axi_nofpu.v:13207.31-13207.44" *)
  wire [1:0] mshr_alloc_id;
  (* src = "Vortex_axi_nofpu.v:13416.7-13416.20" *)
  wire mshr_allocate;
  (* src = "Vortex_axi_nofpu.v:13209.7-13209.20" *)
  wire mshr_alm_full;
  (* src = "Vortex_axi_nofpu.v:13211.31-13211.46" *)
  wire [1:0] mshr_dequeue_id;
  (* src = "Vortex_axi_nofpu.v:13278.7-13278.18" *)
  wire mshr_enable;
  (* src = "Vortex_axi_nofpu.v:13296.7-13296.16" *)
  wire mshr_fire;
  (* src = "Vortex_axi_nofpu.v:13276.7-13276.17" *)
  wire mshr_grant;
  (* src = "Vortex_axi_nofpu.v:13363.31-13363.44" *)
  wire [1:0] mshr_id_a_st0;
  (* src = "Vortex_axi_nofpu.v:13252.31-13252.42" *)
  wire [1:0] mshr_id_st0;
  (* src = "Vortex_axi_nofpu.v:13269.7-13269.23" *)
  wire mshr_pending_st0;
  (* src = "Vortex_axi_nofpu.v:13270.7-13270.23" *)
  wire mshr_pending_st1;
  (* src = "Vortex_axi_nofpu.v:13221.25-13221.35" *)
  wire mshr_pmask;
  (* src = "Vortex_axi_nofpu.v:13205.7-13205.17" *)
  wire mshr_ready;
  (* src = "Vortex_axi_nofpu.v:13422.7-13422.19" *)
  wire mshr_release;
  (* src = "Vortex_axi_nofpu.v:13418.7-13418.18" *)
  wire mshr_replay;
  (* src = "Vortex_axi_nofpu.v:13215.44-13215.52" *)
  wire [45:0] mshr_tag;
  (* src = "Vortex_axi_nofpu.v:13219.67-13219.75" *)
  wire mshr_tid;
  (* src = "Vortex_axi_nofpu.v:13203.7-13203.17" *)
  wire mshr_valid;
  (* src = "Vortex_axi_nofpu.v:13217.46-13217.55" *)
  wire [3:0] mshr_wsel;
  (* src = "Vortex_axi_nofpu.v:13241.25-13241.34" *)
  wire pmask_st0;
  (* src = "Vortex_axi_nofpu.v:13274.7-13274.23" *)
  wire rdw_write_hazard;
  (* src = "Vortex_axi_nofpu.v:13157.14-13157.24" *)
  wire [43:0] req_id_sel;
  (* src = "Vortex_axi_nofpu.v:13158.14-13158.24" *)
  wire [43:0] req_id_st0;
  (* src = "Vortex_axi_nofpu.v:13238.67-13238.78" *)
  wire req_tid_st0;
  (* src = "Vortex_axi_nofpu.v:13093.13-13093.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_nofpu.v:13339.7-13339.20" *)
  wire tag_match_st0;
  (* src = "Vortex_axi_nofpu.v:13244.44-13244.51" *)
  wire [45:0] tag_st0;
  (* src = "Vortex_axi_nofpu.v:13255.7-13255.16" *)
  wire valid_st0;
  (* src = "Vortex_axi_nofpu.v:13256.7-13256.16" *)
  wire valid_st1;
  (* src = "Vortex_axi_nofpu.v:13304.37-13304.46" *)
  wire [511:0] wdata_sel;
  (* src = "Vortex_axi_nofpu.v:13249.37-13249.46" *)
  wire [511:0] wdata_st0;
  (* src = "Vortex_axi_nofpu.v:13250.37-13250.46" *)
  wire [511:0] wdata_st1;
  (* src = "Vortex_axi_nofpu.v:13232.46-13232.54" *)
  wire [3:0] wsel_st0;
  assign _000_ = valid_st0 && (* src = "Vortex_axi_nofpu.v:13274.27-13274.52" *) is_write_st0;
  assign rdw_write_hazard = _000_ && (* src = "Vortex_axi_nofpu.v:13274.26-13274.65" *) _029_;
  assign mshr_enable = mshr_grant && (* src = "Vortex_axi_nofpu.v:13278.21-13278.45" *) mshr_valid;
  assign mrsq_enable = mrsq_grant && (* src = "Vortex_axi_nofpu.v:13282.21-13282.48" *) mem_rsp_valid;
  assign mrsq_grant = mshr_grant && (* src = "Vortex_axi_nofpu.v:13284.21-13284.50" *) _012_;
  assign creq_grant = mrsq_grant && (* src = "Vortex_axi_nofpu.v:13284.20-13284.67" *) _013_;
  assign creq_enable = creq_grant && (* src = "Vortex_axi_nofpu.v:13286.21-13286.45" *) creq_valid;
  assign _001_ = mshr_grant && (* src = "Vortex_axi_nofpu.v:13288.23-13288.53" *) _014_;
  assign mshr_ready = _001_ && (* src = "Vortex_axi_nofpu.v:13288.22-13288.69" *) _015_;
  assign mem_rsp_ready = mrsq_grant && (* src = "Vortex_axi_nofpu.v:13290.25-13290.50" *) _015_;
  assign _002_ = creq_grant && (* src = "Vortex_axi_nofpu.v:13292.25-13292.56" *) _016_;
  assign _003_ = _002_ && (* src = "Vortex_axi_nofpu.v:13292.24-13292.75" *) _017_;
  assign _004_ = _003_ && (* src = "Vortex_axi_nofpu.v:13292.23-13292.94" *) _018_;
  assign creq_ready = _004_ && (* src = "Vortex_axi_nofpu.v:13292.22-13292.110" *) _015_;
  assign mshr_fire = mshr_valid && (* src = "Vortex_axi_nofpu.v:13296.19-13296.43" *) mshr_ready;
  assign mem_rsp_fire = mem_rsp_valid && (* src = "Vortex_axi_nofpu.v:13298.22-13298.52" *) mem_rsp_ready;
  assign creq_fire = creq_valid && (* src = "Vortex_axi_nofpu.v:13300.19-13300.43" *) creq_ready;
  assign _005_ = creq_enable && (* src = "Vortex_axi_nofpu.v:13327.136-13327.158" *) creq_rw;
  assign _006_ = creq_enable && (* src = "Vortex_axi_nofpu.v:13327.111-13327.134" *) _029_;
  assign do_fill_st0 = valid_st0 && (* src = "Vortex_axi_nofpu.v:13333.21-13333.45" *) is_fill_st0;
  assign do_flush_st0 = valid_st0 && (* src = "Vortex_axi_nofpu.v:13335.22-13335.47" *) is_flush_st0;
  assign do_lookup_st0 = valid_st0 && (* src = "Vortex_axi_nofpu.v:13337.23-13337.66" *) _030_;
  assign miss_st0 = _026_ && (* src = "Vortex_axi_nofpu.v:13361.20-13361.67" *) _031_;
  assign do_read_st0 = valid_st0 && (* src = "Vortex_axi_nofpu.v:13378.21-13378.45" *) is_read_st0;
  assign do_read_st1 = valid_st1 && (* src = "Vortex_axi_nofpu.v:13380.21-13380.45" *) is_read_st1;
  assign do_fill_st1 = valid_st1 && (* src = "Vortex_axi_nofpu.v:13382.21-13382.45" *) is_fill_st1;
  assign do_write_st1 = valid_st1 && (* src = "Vortex_axi_nofpu.v:13384.22-13384.47" *) is_write_st1;
  assign do_mshr_st1 = valid_st1 && (* src = "Vortex_axi_nofpu.v:13386.21-13386.45" *) is_mshr_st1;
  assign _007_ = do_write_st1 && (* src = "Vortex_axi_nofpu.v:13406.10-13406.35" *) _019_;
  assign mshr_allocate = do_read_st0 && (* src = "Vortex_axi_nofpu.v:13416.23-13416.49" *) _015_;
  assign mshr_replay = do_fill_st0 && (* src = "Vortex_axi_nofpu.v:13418.21-13418.47" *) _015_;
  assign _008_ = do_read_st1 && (* src = "Vortex_axi_nofpu.v:13422.23-13422.47" *) _019_;
  assign mshr_release = _008_ && (* src = "Vortex_axi_nofpu.v:13422.22-13422.63" *) _015_;
  assign _009_ = creq_fire && (* src = "Vortex_axi_nofpu.v:13427.9-13427.30" *) _029_;
  assign crsq_stall = crsq_valid && (* src = "Vortex_axi_nofpu.v:13479.22-13479.47" *) _020_;
  assign _010_ = do_read_st1 && (* src = "Vortex_axi_nofpu.v:13522.23-13522.46" *) miss_st1;
  assign _011_ = _010_ && (* src = "Vortex_axi_nofpu.v:13522.22-13522.68" *) _021_;
  assign mreq_pop = mem_req_valid && (* src = "Vortex_axi_nofpu.v:13524.20-13524.50" *) mem_req_ready;
  assign mreq_rw = $signed(32'd1) && (* src = "Vortex_axi_nofpu.v:13526.19-13526.47" *) is_write_st1;
  assign mshr_grant = ! (* src = "Vortex_axi_nofpu.v:13284.21-13284.34" *) flush_enable;
  assign _012_ = ! (* src = "Vortex_axi_nofpu.v:13284.38-13284.50" *) mshr_enable;
  assign _013_ = ! (* src = "Vortex_axi_nofpu.v:13284.55-13284.67" *) mrsq_enable;
  assign _014_ = ! (* src = "Vortex_axi_nofpu.v:13288.37-13288.53" *) do_fill_st0;
  assign _016_ = ! (* src = "Vortex_axi_nofpu.v:13292.39-13292.56" *) rdw_write_hazard;
  assign _017_ = ! (* src = "Vortex_axi_nofpu.v:13292.61-13292.75" *) mreq_alm_full;
  assign _018_ = ! (* src = "Vortex_axi_nofpu.v:13292.80-13292.94" *) mshr_alm_full;
  assign _015_ = ! (* src = "Vortex_axi_nofpu.v:13422.52-13422.63" *) crsq_stall;
  assign _019_ = ! (* src = "Vortex_axi_nofpu.v:13477.38-13477.47" *) miss_st1;
  assign _020_ = ! (* src = "Vortex_axi_nofpu.v:13479.36-13479.47" *) crsq_ready;
  assign _021_ = ! (* src = "Vortex_axi_nofpu.v:13522.51-13522.68" *) mshr_pending_st1;
  assign mem_req_valid = ! (* src = "Vortex_axi_nofpu.v:13556.25-13556.36" *) mreq_empty;
  assign _022_ = flush_enable || (* src = "Vortex_axi_nofpu.v:13327.15-13327.38" *) mshr_fire;
  assign _023_ = _022_ || (* src = "Vortex_axi_nofpu.v:13327.14-13327.55" *) mem_rsp_fire;
  assign _024_ = _023_ || (* src = "Vortex_axi_nofpu.v:13327.13-13327.69" *) creq_fire;
  assign _025_ = is_fill_st0 || (* src = "Vortex_axi_nofpu.v:13337.38-13337.65" *) is_flush_st0;
  assign _026_ = is_read_st0 || (* src = "Vortex_axi_nofpu.v:13363.48-13363.75" *) is_write_st0;
  assign _027_ = do_read_st1 || (* src = "Vortex_axi_nofpu.v:13404.9-13404.35" *) do_mshr_st1;
  assign _028_ = mshr_fire || (* src = "Vortex_axi_nofpu.v:13428.9-13428.34" *) mshr_release;
  assign crsq_valid = _008_ || (* src = "Vortex_axi_nofpu.v:13477.22-13477.63" *) do_mshr_st1;
  assign mreq_push = _011_ || (* src = "Vortex_axi_nofpu.v:13522.21-13522.85" *) do_write_st1;
  assign _030_ = ~ (* src = "Vortex_axi_nofpu.v:13337.36-13337.66" *) _025_;
  assign _031_ = ~ (* src = "Vortex_axi_nofpu.v:13361.53-13361.67" *) tag_match_st0;
  assign _029_ = ~ (* src = "Vortex_axi_nofpu.v:13427.22-13427.30" *) creq_rw;
  assign req_id_sel = mshr_enable ? (* src = "Vortex_axi_nofpu.v:13302.23-13302.884" *) mshr_tag[45:2] : creq_tag[45:2];
  assign wdata_sel[31:0] = mem_rsp_valid ? (* src = "Vortex_axi_nofpu.v:13306.59-13306.153" *) mem_rsp_data[31:0] : creq_data;
  assign _032_ = mshr_valid ? (* src = "Vortex_axi_nofpu.v:13327.453-13327.494" *) mshr_dequeue_id : mem_rsp_id;
  assign _033_ = mshr_valid ? (* src = "Vortex_axi_nofpu.v:13327.417-13327.449" *) mshr_tag : creq_tag;
  assign _034_ = mshr_valid ? (* src = "Vortex_axi_nofpu.v:13327.377-13327.413" *) mshr_pmask : creq_pmask;
  assign _035_ = mshr_valid ? (* src = "Vortex_axi_nofpu.v:13327.341-13327.373" *) mshr_tid : creq_tid;
  assign _036_ = mshr_valid ? (* src = "Vortex_axi_nofpu.v:13327.290-13327.324" *) mshr_wsel : creq_wsel;
  assign _037_ = mem_rsp_valid ? (* src = "Vortex_axi_nofpu.v:13327.233-13327.273" *) mem_rsp_addr : creq_addr;
  assign _038_ = mshr_valid ? (* src = "Vortex_axi_nofpu.v:13327.207-13327.274" *) mshr_addr : _037_;
  assign _039_ = flush_enable ? (* src = "Vortex_axi_nofpu.v:13327.161-13327.275" *) { 18'h00000, flush_addr } : _038_;
  assign mshr_id_a_st0 = _026_ ? (* src = "Vortex_axi_nofpu.v:13363.48-13363.105" *) mshr_alloc_id : mshr_id_st0;
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:13183.4-13192.3" *)
  \$paramod$5c33fe284aad55cc2812318bbe49b92b18387f71\VX_elastic_buffer  core_req_queue (
    .clk(clk),
    .data_in({ core_req_rw, core_req_addr, core_req_pmask, core_req_wsel, core_req_byteen, core_req_data, core_req_tid, core_req_tag }),
    .data_out({ creq_rw, creq_addr, creq_pmask, creq_wsel, creq_byteen, creq_data, creq_tid, creq_tag }),
    .ready_in(core_req_ready),
    .ready_out(creq_ready),
    .reset(reset),
    .valid_in(core_req_valid),
    .valid_out(creq_valid)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:13493.4-13502.3" *)
  \$paramod$b13a4af6bd3018f11c268d575b82a1c29bae26e4\VX_elastic_buffer  core_rsp_req (
    .clk(clk),
    .data_in({ crsq_tag, crsq_pmask, crsq_data, crsq_tid }),
    .data_out({ core_rsp_tag, core_rsp_pmask, core_rsp_data, core_rsp_tid }),
    .ready_in(crsq_ready),
    .ready_out(core_rsp_ready),
    .reset(reset),
    .valid_in(crsq_valid),
    .valid_out(core_rsp_valid)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:13399.4-13414.3" *)
  \$paramod$42ed52709f209bc34f63b7f460e4f965099e9df6\VX_data_access  data_access (
    .addr(addr_st1),
    .byteen(byteen_st1),
    .clk(clk),
    .fill(do_fill_st1),
    .fill_data({ wdata_st1[511:32], creq_data_st1 }),
    .pmask(crsq_pmask),
    .read(_027_),
    .read_data(crsq_data),
    .req_id(crsq_tag[45:2]),
    .reset(reset),
    .stall(crsq_stall),
    .write(_007_),
    .write_data(creq_data_st1),
    .wsel(mreq_wsel)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:13545.4-13554.3" *)
  \$paramod$79ac7cfa0c1426a28896f0459d754b1d25c0b97f\VX_fifo_queue  mem_req_queue (
    .alm_full(mreq_alm_full),
    .clk(clk),
    .data_in({ mreq_rw, addr_st1, mreq_id, crsq_pmask, byteen_st1, mreq_wsel, creq_data_st1 }),
    .data_out({ mem_req_rw, mem_req_addr, mem_req_id, mem_req_pmask, mem_req_byteen, mem_req_wsel, mem_req_data }),
    .empty(mreq_empty),
    .pop(mreq_pop),
    .push(mreq_push),
    .reset(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:13442.4-13467.3" *)
  \$paramod$889f9280ef65fb7c4e53499e90adc0353edfbea5\VX_miss_resrv  miss_resrv (
    .allocate_addr(addr_st0),
    .allocate_data({ wsel_st0, req_id_st0, tag_st0[1:0], req_tid_st0, pmask_st0 }),
    .allocate_id(mshr_alloc_id),
    .allocate_valid(mshr_allocate),
    .clk(clk),
    .deq_req_id(req_id_sel),
    .dequeue_addr(mshr_addr),
    .dequeue_data({ mshr_wsel, mshr_tag, mshr_tid, mshr_pmask }),
    .dequeue_id(mshr_dequeue_id),
    .dequeue_ready(mshr_ready),
    .dequeue_valid(mshr_valid),
    .fill_addr(mem_rsp_addr),
    .fill_id(mem_rsp_id),
    .fill_valid(mem_rsp_fire),
    .lkp_req_id(req_id_st0),
    .lookup_addr(addr_st0),
    .lookup_id(mshr_alloc_id),
    .lookup_match(mshr_pending_st0),
    .lookup_replay(mshr_replay),
    .lookup_valid(mshr_allocate),
    .rel_req_id(crsq_tag[45:2]),
    .release_id(mreq_id),
    .release_valid(mshr_release),
    .reset(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:13424.38-13430.3" *)
  \$paramod\VX_pending_size\SIZE=s32'00000000000000000000000000000100  mshr_pending_size (
    .clk(clk),
    .decr(_028_),
    .full(mshr_alm_full),
    .incr(_009_),
    .reset(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:13323.4-13329.3" *)
  \$paramod$2c9c05b71171db5dc12365f603c732bd72be1571\VX_pipe_register  pipe_reg0 (
    .clk(clk),
    .data_in({ _024_, flush_enable, mshr_enable, mrsq_enable, _006_, _005_, _039_, mem_rsp_data[511:32], wdata_sel[31:0], _036_, creq_byteen, _035_, _034_, _033_, _032_ }),
    .data_out({ valid_st0, is_flush_st0, is_mshr_st0, is_fill_st0, is_read_st0, is_write_st0, addr_st0, wdata_st0, wsel_st0, byteen_st0, req_tid_st0, pmask_st0, req_id_st0, tag_st0[1:0], mshr_id_st0 }),
    .enable(_015_),
    .reset(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:13368.4-13374.3" *)
  \$paramod$92a0be00105fedbca586dc88e7a57e833dd976d7\VX_pipe_register  pipe_reg1 (
    .clk(clk),
    .data_in({ valid_st0, is_mshr_st0, is_fill_st0, is_read_st0, is_write_st0, miss_st0, addr_st0, wdata_st0, wsel_st0, byteen_st0, req_tid_st0, pmask_st0, req_id_st0, tag_st0[1:0], mshr_id_a_st0, mshr_pending_st0 }),
    .data_out({ valid_st1, is_mshr_st1, is_fill_st1, is_read_st1, is_write_st1, miss_st1, addr_st1, wdata_st1[511:32], creq_data_st1, mreq_wsel, byteen_st1, crsq_tid, crsq_pmask, crsq_tag, mreq_id, mshr_pending_st1 }),
    .enable(_015_),
    .reset(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:13349.4-13359.3" *)
  \$paramod$8dcdce6059d2b44225aa0a9d90c1d222942fd289\VX_tag_access  tag_access (
    .addr(addr_st0),
    .clk(clk),
    .fill(do_fill_st0),
    .flush(do_flush_st0),
    .lookup(do_lookup_st0),
    .req_id(req_id_st0),
    .reset(reset),
    .stall(crsq_stall),
    .tag_match(tag_match_st0)
  );
  assign tag_st0[45:2] = req_id_st0;
  assign wdata_sel[511:32] = mem_rsp_data[511:32];
  assign wdata_st1[31:0] = creq_data_st1;
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_stream_arbiter" *)
(* src = "Vortex_axi_nofpu.v:8316.1-8502.10" *)
module \$paramod$c23d348937c39739f94da357f4a581706f6f8191\VX_stream_arbiter (clk, reset, valid_in, data_in, ready_in, valid_out, data_out, ready_out);
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [31:0] _0_;
  (* src = "Vortex_axi_nofpu.v:8339.13-8339.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_nofpu.v:8345.50-8345.57" *)
  input [227:0] data_in;
  wire [227:0] data_in;
  (* src = "Vortex_axi_nofpu.v:8351.38-8351.46" *)
  output [113:0] data_out;
  wire [113:0] data_out;
  (* src = "Vortex_axi_nofpu.v:8452.33-8452.44" *)
  wire [113:0] \genblk1.data_in_sel ;
  (* src = "Vortex_axi_nofpu.v:8370.23-8370.35" *)
  wire \genblk1.ready_in_sel ;
  (* src = "Vortex_axi_nofpu.v:8364.30-8364.39" *)
  wire \genblk1.sel_index ;
  (* src = "Vortex_axi_nofpu.v:8366.26-8366.36" *)
  wire [1:0] \genblk1.sel_onehot ;
  (* src = "Vortex_axi_nofpu.v:8360.9-8360.18" *)
  wire \genblk1.sel_valid ;
  (* src = "Vortex_axi_nofpu.v:8347.41-8347.49" *)
  output [1:0] ready_in;
  wire [1:0] ready_in;
  (* src = "Vortex_axi_nofpu.v:8353.27-8353.36" *)
  input ready_out;
  wire ready_out;
  (* src = "Vortex_axi_nofpu.v:8341.13-8341.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_nofpu.v:8343.40-8343.48" *)
  input [1:0] valid_in;
  wire [1:0] valid_in;
  (* src = "Vortex_axi_nofpu.v:8349.28-8349.37" *)
  output valid_out;
  wire valid_out;
  assign ready_in[0] = \genblk1.ready_in_sel  & (* src = "Vortex_axi_nofpu.v:8473.41-8473.79" *) \genblk1.sel_onehot [0];
  assign ready_in[1] = \genblk1.ready_in_sel  & (* src = "Vortex_axi_nofpu.v:8473.41-8473.79" *) \genblk1.sel_onehot [1];
  assign _0_[31:1] = 31'h00000039 * (* src = "Vortex_axi_nofpu.v:8466.34-8466.61" *) { 31'h00000000, \genblk1.sel_index  };
  wire [227:0] _5_ = data_in;
  assign \genblk1.data_in_sel  = _5_[$signed({ _0_[31:1], 1'h0 }) +: 114];
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:8394.7-8402.6" *)
  \$paramod$43dc815766513a81dd400768ab5932ef91bce62c\VX_fixed_arbiter  \genblk1.genblk2.sel_arb  (
    .clk(clk),
    .enable(\genblk1.ready_in_sel ),
    .grant_index(\genblk1.sel_index ),
    .grant_onehot(\genblk1.sel_onehot ),
    .grant_valid(\genblk1.sel_valid ),
    .requests(valid_in),
    .reset(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:8481.7-8490.6" *)
  \$paramod$5096dd89f755e6e84ea5df45eda3714f0ee9dc3b\VX_skid_buffer  \genblk1.genblk5[0].out_buffer  (
    .clk(clk),
    .data_in(\genblk1.data_in_sel ),
    .data_out(data_out),
    .ready_in(\genblk1.ready_in_sel ),
    .ready_out(ready_out),
    .reset(reset),
    .valid_in(\genblk1.sel_valid ),
    .valid_out(valid_out)
  );
  assign _0_[0] = 1'h0;
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_find_first" *)
(* src = "Vortex_axi_nofpu.v:8503.1-8569.10" *)
module \$paramod$c26fe4e4a370eb497445dc9c7be966c282c36b01\VX_find_first (data_i, valid_i, data_o, valid_o);
  (* src = "Vortex_axi_nofpu.v:8518.33-8518.39" *)
  input [91:0] data_i;
  wire [91:0] data_i;
  (* src = "Vortex_axi_nofpu.v:8522.28-8522.34" *)
  output [45:0] data_o;
  wire [45:0] data_o;
  (* src = "Vortex_axi_nofpu.v:8520.23-8520.30" *)
  input [1:0] valid_i;
  wire [1:0] valid_i;
  (* src = "Vortex_axi_nofpu.v:8524.14-8524.21" *)
  output valid_o;
  wire valid_o;
  assign valid_o = valid_i[0] | (* src = "Vortex_axi_nofpu.v:8559.38-8559.117" *) valid_i[1];
  assign data_o = valid_i[0] ? (* src = "Vortex_axi_nofpu.v:8561.56-8561.207" *) data_i[45:0] : data_i[91:46];
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_skid_buffer" *)
(* src = "Vortex_axi_nofpu.v:10980.1-11158.10" *)
module \$paramod$c34fab247c22137a45b9b26556cdd639381b4288\VX_skid_buffer (clk, reset, valid_in, ready_in, data_in, data_out, ready_out, valid_out);
  (* src = "Vortex_axi_nofpu.v:11077.5-11088.8" *)
  wire [79:0] _00_;
  wire _01_;
  wire _02_;
  (* src = "Vortex_axi_nofpu.v:11069.16-11069.39" *)
  wire _03_;
  (* src = "Vortex_axi_nofpu.v:11082.10-11082.28" *)
  wire _04_;
  (* src = "Vortex_axi_nofpu.v:11054.16-11054.28" *)
  wire _05_;
  (* src = "Vortex_axi_nofpu.v:11074.23-11074.45" *)
  wire _06_;
  wire [79:0] _07_;
  (* src = "Vortex_axi_nofpu.v:10999.13-10999.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_nofpu.v:11007.27-11007.34" *)
  input [79:0] data_in;
  wire [79:0] data_in;
  (* src = "Vortex_axi_nofpu.v:11009.28-11009.36" *)
  output [79:0] data_out;
  reg [79:0] data_out;
  (* src = "Vortex_axi_nofpu.v:11046.23-11046.29" *)
  reg [79:0] \genblk1.genblk1.genblk1.buffer ;
  (* src = "Vortex_axi_nofpu.v:11054.10-11054.13" *)
  wire \genblk1.genblk1.genblk1.pop ;
  (* src = "Vortex_axi_nofpu.v:11052.10-11052.14" *)
  wire \genblk1.genblk1.genblk1.push ;
  (* src = "Vortex_axi_nofpu.v:11050.9-11050.19" *)
  reg \genblk1.genblk1.genblk1.use_buffer ;
  (* src = "Vortex_axi_nofpu.v:11005.14-11005.22" *)
  output ready_in;
  wire ready_in;
  (* src = "Vortex_axi_nofpu.v:11011.13-11011.22" *)
  input ready_out;
  wire ready_out;
  (* src = "Vortex_axi_nofpu.v:11001.13-11001.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_nofpu.v:11003.13-11003.21" *)
  input valid_in;
  wire valid_in;
  (* src = "Vortex_axi_nofpu.v:11013.14-11013.23" *)
  output valid_out;
  reg valid_out;
  (* src = "Vortex_axi_nofpu.v:11056.5-11075.9" *)
  always @(posedge clk)
    if (_02_) \genblk1.genblk1.genblk1.use_buffer  <= 1'h0;
    else if (_03_) \genblk1.genblk1.genblk1.use_buffer  <= 1'h1;
  (* src = "Vortex_axi_nofpu.v:11077.5-11088.8" *)
  always @(posedge clk)
    if (_01_) data_out <= _00_;
  (* src = "Vortex_axi_nofpu.v:11077.5-11088.8" *)
  always @(posedge clk)
    if (\genblk1.genblk1.genblk1.push ) \genblk1.genblk1.genblk1.buffer  <= data_in;
  (* src = "Vortex_axi_nofpu.v:11056.5-11075.9" *)
  always @(posedge clk)
    if (reset) valid_out <= 1'h0;
    else if (\genblk1.genblk1.genblk1.pop ) valid_out <= _06_;
  assign _01_ = | { _04_, ready_out };
  assign _02_ = | { ready_out, reset };
  assign \genblk1.genblk1.genblk1.push  = valid_in && (* src = "Vortex_axi_nofpu.v:11052.17-11052.37" *) ready_in;
  assign _03_ = valid_in && (* src = "Vortex_axi_nofpu.v:11069.16-11069.39" *) valid_out;
  assign _04_ = \genblk1.genblk1.genblk1.pop  && (* src = "Vortex_axi_nofpu.v:11082.10-11082.28" *) ready_in;
  assign _05_ = ! (* src = "Vortex_axi_nofpu.v:11054.16-11054.28" *) valid_out;
  assign ready_in = ! (* src = "Vortex_axi_nofpu.v:11090.23-11090.34" *) \genblk1.genblk1.genblk1.use_buffer ;
  assign \genblk1.genblk1.genblk1.pop  = _05_ || (* src = "Vortex_axi_nofpu.v:11054.16-11054.41" *) ready_out;
  assign _06_ = valid_in || (* src = "Vortex_axi_nofpu.v:11074.23-11074.45" *) \genblk1.genblk1.genblk1.use_buffer ;
  assign _07_ = ready_out ? (* src = "Vortex_axi_nofpu.v:11085.15-11085.24|Vortex_axi_nofpu.v:11085.11-11087.28" *) \genblk1.genblk1.genblk1.buffer  : 80'hxxxxxxxxxxxxxxxxxxxx;
  assign _00_ = _04_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:11082.10-11082.28|Vortex_axi_nofpu.v:11082.6-11087.28" *) data_in : _07_;
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_find_first" *)
(* src = "Vortex_axi_nofpu.v:8503.1-8569.10" *)
module \$paramod$c65a5fc8e3d9f047b788feb3342b4cbb87047ec7\VX_find_first (data_i, valid_i, data_o, valid_o);
  (* src = "Vortex_axi_nofpu.v:8532.28-8532.31" *)
  wire [13:0] d_n;
  (* src = "Vortex_axi_nofpu.v:8518.33-8518.39" *)
  input [7:0] data_i;
  wire [7:0] data_i;
  (* src = "Vortex_axi_nofpu.v:8522.28-8522.34" *)
  output [1:0] data_o;
  wire [1:0] data_o;
  (* src = "Vortex_axi_nofpu.v:8530.18-8530.21" *)
  wire [6:0] s_n;
  (* src = "Vortex_axi_nofpu.v:8520.23-8520.30" *)
  input [3:0] valid_i;
  wire [3:0] valid_i;
  (* src = "Vortex_axi_nofpu.v:8524.14-8524.21" *)
  output valid_o;
  wire valid_o;
  assign valid_o = s_n[1] | (* src = "Vortex_axi_nofpu.v:8559.38-8559.117" *) s_n[2];
  assign s_n[1] = valid_i[0] | (* src = "Vortex_axi_nofpu.v:8559.38-8559.117" *) valid_i[1];
  assign s_n[2] = valid_i[2] | (* src = "Vortex_axi_nofpu.v:8559.38-8559.117" *) valid_i[3];
  assign data_o = s_n[1] ? (* src = "Vortex_axi_nofpu.v:8561.56-8561.207" *) d_n[3:2] : d_n[5:4];
  assign d_n[3:2] = valid_i[0] ? (* src = "Vortex_axi_nofpu.v:8561.56-8561.207" *) data_i[1:0] : data_i[3:2];
  assign d_n[5:4] = valid_i[2] ? (* src = "Vortex_axi_nofpu.v:8561.56-8561.207" *) data_i[5:4] : data_i[7:6];
  assign { d_n[13:6], d_n[1:0] } = { data_i, data_o };
  assign { s_n[6:3], s_n[0] } = { valid_i, valid_o };
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_bits_insert" *)
(* src = "Vortex_axi_nofpu.v:8669.1-8701.10" *)
module \$paramod$c69d822ebeff72bc9df737551cd9244e686bfc7b\VX_bits_insert (data_in, sel_in, data_out);
  (* src = "Vortex_axi_nofpu.v:8681.23-8681.30" *)
  input [45:0] data_in;
  wire [45:0] data_in;
  (* src = "Vortex_axi_nofpu.v:8685.30-8685.38" *)
  output [46:0] data_out;
  wire [46:0] data_out;
  (* src = "Vortex_axi_nofpu.v:8683.23-8683.29" *)
  input sel_in;
  wire sel_in;
  assign data_out = { data_in, sel_in };
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_pipe_register" *)
(* src = "Vortex_axi_nofpu.v:8880.1-8980.10" *)
module \$paramod$c980f6e9220652df4502dca12c9bda786f44546d\VX_pipe_register (clk, reset, enable, data_in, data_out);
  (* src = "Vortex_axi_nofpu.v:8894.13-8894.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_nofpu.v:8900.27-8900.34" *)
  input [166:0] data_in;
  wire [166:0] data_in;
  (* src = "Vortex_axi_nofpu.v:8902.28-8902.36" *)
  output [166:0] data_out;
  wire [166:0] data_out;
  (* src = "Vortex_axi_nofpu.v:8898.13-8898.19" *)
  input enable;
  wire enable;
  (* src = "Vortex_axi_nofpu.v:8943.34-8943.41" *)
  reg [165:0] \genblk1.genblk1.genblk1.genblk1.value_d ;
  (* src = "Vortex_axi_nofpu.v:8945.24-8945.31" *)
  reg \genblk1.genblk1.genblk1.genblk1.value_r ;
  (* src = "Vortex_axi_nofpu.v:8896.13-8896.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_nofpu.v:8956.5-8960.50" *)
  always @(posedge clk)
    if (enable) \genblk1.genblk1.genblk1.genblk1.value_d  <= data_in[165:0];
  (* src = "Vortex_axi_nofpu.v:8947.5-8954.52" *)
  always @(posedge clk)
    if (reset) \genblk1.genblk1.genblk1.genblk1.value_r  <= 1'h0;
    else if (enable) \genblk1.genblk1.genblk1.genblk1.value_r  <= data_in[166];
  assign data_out = { \genblk1.genblk1.genblk1.genblk1.value_r , \genblk1.genblk1.genblk1.genblk1.value_d  };
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_dp_ram" *)
(* src = "Vortex_axi_nofpu.v:7114.1-7570.10" *)
module \$paramod$c9ba42512d5917aa3d07ed6727ad1108d63d8caa\VX_dp_ram (clk, wren, waddr, wdata, raddr, rdata);
  (* src = "Vortex_axi_nofpu.v:7312.6-7316.28" *)
  wire [1:0] _0_;
  (* src = "Vortex_axi_nofpu.v:7312.6-7316.28" *)
  wire [51:0] _1_;
  (* src = "Vortex_axi_nofpu.v:7312.6-7316.28" *)
  wire [51:0] _2_;
  (* src = "Vortex_axi_nofpu.v:7143.13-7143.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_nofpu.v:7151.27-7151.32" *)
  input [1:0] raddr;
  wire [1:0] raddr;
  (* src = "Vortex_axi_nofpu.v:7153.28-7153.33" *)
  output [51:0] rdata;
  wire [51:0] rdata;
  (* src = "Vortex_axi_nofpu.v:7147.27-7147.32" *)
  input [1:0] waddr;
  wire [1:0] waddr;
  (* src = "Vortex_axi_nofpu.v:7149.27-7149.32" *)
  input [51:0] wdata;
  wire [51:0] wdata;
  (* src = "Vortex_axi_nofpu.v:7145.29-7145.33" *)
  input wren;
  wire wren;
  (* src = "Vortex_axi_nofpu.v:7288.24-7288.27" *)
  reg [51:0] \genblk1.genblk1.genblk1.ram  [3:0];
  always @(posedge clk) begin
    if (_2_[51])
      \genblk1.genblk1.genblk1.ram [_0_] <= _1_;
  end
  assign rdata = \genblk1.genblk1.genblk1.ram [raddr];
  assign _2_[51] = wren ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:7314.11-7314.15|Vortex_axi_nofpu.v:7314.7-7316.28" *) 1'h1 : 1'h0;
  assign _1_ = wren ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:7314.11-7314.15|Vortex_axi_nofpu.v:7314.7-7316.28" *) wdata : 52'hxxxxxxxxxxxxx;
  assign _0_ = wren ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:7314.11-7314.15|Vortex_axi_nofpu.v:7314.7-7316.28" *) waddr : 2'hx;
  assign _2_[50:0] = { _2_[51], _2_[51], _2_[51], _2_[51], _2_[51], _2_[51], _2_[51], _2_[51], _2_[51], _2_[51], _2_[51], _2_[51], _2_[51], _2_[51], _2_[51], _2_[51], _2_[51], _2_[51], _2_[51], _2_[51], _2_[51], _2_[51], _2_[51], _2_[51], _2_[51], _2_[51], _2_[51], _2_[51], _2_[51], _2_[51], _2_[51], _2_[51], _2_[51], _2_[51], _2_[51], _2_[51], _2_[51], _2_[51], _2_[51], _2_[51], _2_[51], _2_[51], _2_[51], _2_[51], _2_[51], _2_[51], _2_[51], _2_[51], _2_[51], _2_[51], _2_[51] };
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_multiplier" *)
(* src = "Vortex_axi_nofpu.v:10186.1-10254.10" *)
module \$paramod$ce8073f8aacfa8d143bf74b1ce7f6f77d1fccd16\VX_multiplier (clk, enable, dataa, datab, result);
  (* src = "Vortex_axi_nofpu.v:10204.13-10204.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_nofpu.v:10208.28-10208.33" *)
  input [32:0] dataa;
  wire [32:0] dataa;
  (* src = "Vortex_axi_nofpu.v:10210.28-10210.33" *)
  input [32:0] datab;
  wire [32:0] datab;
  (* src = "Vortex_axi_nofpu.v:10206.13-10206.19" *)
  input enable;
  wire enable;
  (* src = "Vortex_axi_nofpu.v:10234.23-10234.34" *)
  reg [65:0] \genblk2.result_pipe[0] ;
  (* src = "Vortex_axi_nofpu.v:10234.23-10234.34" *)
  reg [65:0] \genblk2.result_pipe[1] ;
  (* src = "Vortex_axi_nofpu.v:10212.29-10212.35" *)
  output [65:0] result;
  reg [65:0] result;
  (* src = "Vortex_axi_nofpu.v:10214.22-10214.35" *)
  wire [65:0] result_unqual;
  (* src = "Vortex_axi_nofpu.v:10244.5-10248.44" *)
  always @(posedge clk)
    if (enable) result <= \genblk2.result_pipe[1] ;
  (* src = "Vortex_axi_nofpu.v:10244.5-10248.44" *)
  always @(posedge clk)
    if (enable) \genblk2.result_pipe[1]  <= \genblk2.result_pipe[0] ;
  (* src = "Vortex_axi_nofpu.v:10236.4-10240.38" *)
  always @(posedge clk)
    if (enable) \genblk2.result_pipe[0]  <= result_unqual;
  assign result_unqual = $signed({ dataa[32], dataa[32], dataa[32], dataa[32], dataa[32], dataa[32], dataa[32], dataa[32], dataa[32], dataa[32], dataa[32], dataa[32], dataa[32], dataa[32], dataa[32], dataa[32], dataa[32], dataa[32], dataa[32], dataa[32], dataa[32], dataa[32], dataa[32], dataa[32], dataa[32], dataa[32], dataa[32], dataa[32], dataa[32], dataa[32], dataa[32], dataa[32], dataa[32], dataa }) * (* src = "Vortex_axi_nofpu.v:10219.27-10219.58" *) $signed({ datab[32], datab[32], datab[32], datab[32], datab[32], datab[32], datab[32], datab[32], datab[32], datab[32], datab[32], datab[32], datab[32], datab[32], datab[32], datab[32], datab[32], datab[32], datab[32], datab[32], datab[32], datab[32], datab[32], datab[32], datab[32], datab[32], datab[32], datab[32], datab[32], datab[32], datab[32], datab[32], datab[32], datab });
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_tag_access" *)
(* src = "Vortex_axi_nofpu.v:14350.1-14415.10" *)
module \$paramod$cf4035d087687f1a4f0b8465d35b2b7e0a4d9f7f\VX_tag_access (clk, reset, req_id, stall, lookup, addr, fill, flush, tag_match);
  (* src = "Vortex_axi_nofpu.v:14414.36-14414.56" *)
  wire _0_;
  (* src = "Vortex_axi_nofpu.v:14410.11-14410.17" *)
  wire _1_;
  (* src = "Vortex_axi_nofpu.v:14409.9-14409.22" *)
  wire _2_;
  (* src = "Vortex_axi_nofpu.v:14386.74-14386.78" *)
  input [25:0] addr;
  wire [25:0] addr;
  (* src = "Vortex_axi_nofpu.v:14376.13-14376.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_nofpu.v:14388.13-14388.17" *)
  input fill;
  wire fill;
  (* src = "Vortex_axi_nofpu.v:14390.13-14390.18" *)
  input flush;
  wire flush;
  (* src = "Vortex_axi_nofpu.v:14384.13-14384.19" *)
  input lookup;
  wire lookup;
  (* src = "Vortex_axi_nofpu.v:14394.229-14394.237" *)
  wire [17:0] read_tag;
  (* src = "Vortex_axi_nofpu.v:14396.7-14396.17" *)
  wire read_valid;
  (* src = "Vortex_axi_nofpu.v:14380.20-14380.26" *)
  input [43:0] req_id;
  wire [43:0] req_id;
  (* src = "Vortex_axi_nofpu.v:14378.13-14378.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_nofpu.v:14382.13-14382.18" *)
  input stall;
  wire stall;
  (* src = "Vortex_axi_nofpu.v:14392.14-14392.23" *)
  output tag_match;
  wire tag_match;
  assign _0_ = addr[25:8] == (* src = "Vortex_axi_nofpu.v:14414.36-14414.56" *) read_tag;
  assign tag_match = read_valid && (* src = "Vortex_axi_nofpu.v:14414.21-14414.57" *) _0_;
  assign _1_ = ! (* src = "Vortex_axi_nofpu.v:14410.11-14410.17" *) flush;
  assign _2_ = fill || (* src = "Vortex_axi_nofpu.v:14409.9-14409.22" *) flush;
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:14406.4-14412.3" *)
  \$paramod$9618732e23e812833c7a7088c42565fdb2a33474\VX_sp_ram  tag_store (
    .addr(addr[7:0]),
    .clk(clk),
    .rdata({ read_valid, read_tag }),
    .wdata({ _1_, addr[25:8] }),
    .wren(_2_)
  );
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_elastic_buffer" *)
(* src = "Vortex_axi_nofpu.v:10095.1-10185.10" *)
module \$paramod$d528c418ff3cb345cd7f8ba1f7c5fcc04e2ad02b\VX_elastic_buffer (clk, reset, valid_in, ready_in, data_in, data_out, ready_out, valid_out);
  (* src = "Vortex_axi_nofpu.v:10114.13-10114.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_nofpu.v:10122.27-10122.34" *)
  input [142:0] data_in;
  wire [142:0] data_in;
  (* src = "Vortex_axi_nofpu.v:10124.28-10124.36" *)
  output [142:0] data_out;
  wire [142:0] data_out;
  (* src = "Vortex_axi_nofpu.v:10120.14-10120.22" *)
  output ready_in;
  wire ready_in;
  (* src = "Vortex_axi_nofpu.v:10126.13-10126.22" *)
  input ready_out;
  wire ready_out;
  (* src = "Vortex_axi_nofpu.v:10116.13-10116.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_nofpu.v:10118.13-10118.21" *)
  input valid_in;
  wire valid_in;
  (* src = "Vortex_axi_nofpu.v:10128.14-10128.23" *)
  output valid_out;
  wire valid_out;
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:10144.6-10153.5" *)
  \$paramod$f2d5e9ae1530209cf002404c6def404abbc79ef6\VX_skid_buffer  \genblk1.genblk1.queue  (
    .clk(clk),
    .data_in(data_in),
    .data_out(data_out),
    .ready_in(ready_in),
    .ready_out(ready_out),
    .reset(reset),
    .valid_in(valid_in),
    .valid_out(valid_out)
  );
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_dp_ram" *)
(* src = "Vortex_axi_nofpu.v:7114.1-7570.10" *)
module \$paramod$dfef5318fb0f97a738827f4c0c591a6f59c3afb7\VX_dp_ram (clk, wren, waddr, wdata, raddr, rdata);
  (* src = "Vortex_axi_nofpu.v:7312.6-7316.28" *)
  wire [1:0] _0_;
  (* src = "Vortex_axi_nofpu.v:7312.6-7316.28" *)
  wire [67:0] _1_;
  (* src = "Vortex_axi_nofpu.v:7312.6-7316.28" *)
  wire [67:0] _2_;
  (* src = "Vortex_axi_nofpu.v:7143.13-7143.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_nofpu.v:7151.27-7151.32" *)
  input [1:0] raddr;
  wire [1:0] raddr;
  (* src = "Vortex_axi_nofpu.v:7153.28-7153.33" *)
  output [67:0] rdata;
  wire [67:0] rdata;
  (* src = "Vortex_axi_nofpu.v:7147.27-7147.32" *)
  input [1:0] waddr;
  wire [1:0] waddr;
  (* src = "Vortex_axi_nofpu.v:7149.27-7149.32" *)
  input [67:0] wdata;
  wire [67:0] wdata;
  (* src = "Vortex_axi_nofpu.v:7145.29-7145.33" *)
  input wren;
  wire wren;
  (* src = "Vortex_axi_nofpu.v:7288.24-7288.27" *)
  reg [67:0] \genblk1.genblk1.genblk1.ram  [3:0];
  always @(posedge clk) begin
    if (_2_[67])
      \genblk1.genblk1.genblk1.ram [_0_] <= _1_;
  end
  assign rdata = \genblk1.genblk1.genblk1.ram [raddr];
  assign _2_[67] = wren ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:7314.11-7314.15|Vortex_axi_nofpu.v:7314.7-7316.28" *) 1'h1 : 1'h0;
  assign _1_ = wren ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:7314.11-7314.15|Vortex_axi_nofpu.v:7314.7-7316.28" *) wdata : 68'hxxxxxxxxxxxxxxxxx;
  assign _0_ = wren ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:7314.11-7314.15|Vortex_axi_nofpu.v:7314.7-7316.28" *) waddr : 2'hx;
  assign _2_[66:0] = { _2_[67], _2_[67], _2_[67], _2_[67], _2_[67], _2_[67], _2_[67], _2_[67], _2_[67], _2_[67], _2_[67], _2_[67], _2_[67], _2_[67], _2_[67], _2_[67], _2_[67], _2_[67], _2_[67], _2_[67], _2_[67], _2_[67], _2_[67], _2_[67], _2_[67], _2_[67], _2_[67], _2_[67], _2_[67], _2_[67], _2_[67], _2_[67], _2_[67], _2_[67], _2_[67], _2_[67], _2_[67], _2_[67], _2_[67], _2_[67], _2_[67], _2_[67], _2_[67], _2_[67], _2_[67], _2_[67], _2_[67], _2_[67], _2_[67], _2_[67], _2_[67], _2_[67], _2_[67], _2_[67], _2_[67], _2_[67], _2_[67], _2_[67], _2_[67], _2_[67], _2_[67], _2_[67], _2_[67], _2_[67], _2_[67], _2_[67], _2_[67] };
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_skid_buffer" *)
(* src = "Vortex_axi_nofpu.v:10980.1-11158.10" *)
module \$paramod$e1951b88937e146b39df0377456f4ebac20b845a\VX_skid_buffer (clk, reset, valid_in, ready_in, data_in, data_out, ready_out, valid_out);
  (* src = "Vortex_axi_nofpu.v:11077.5-11088.8" *)
  wire [232:0] _00_;
  wire _01_;
  wire _02_;
  (* src = "Vortex_axi_nofpu.v:11069.16-11069.39" *)
  wire _03_;
  (* src = "Vortex_axi_nofpu.v:11082.10-11082.28" *)
  wire _04_;
  (* src = "Vortex_axi_nofpu.v:11054.16-11054.28" *)
  wire _05_;
  (* src = "Vortex_axi_nofpu.v:11074.23-11074.45" *)
  wire _06_;
  wire [232:0] _07_;
  (* src = "Vortex_axi_nofpu.v:10999.13-10999.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_nofpu.v:11007.27-11007.34" *)
  input [232:0] data_in;
  wire [232:0] data_in;
  (* src = "Vortex_axi_nofpu.v:11009.28-11009.36" *)
  output [232:0] data_out;
  reg [232:0] data_out;
  (* src = "Vortex_axi_nofpu.v:11046.23-11046.29" *)
  reg [232:0] \genblk1.genblk1.genblk1.buffer ;
  (* src = "Vortex_axi_nofpu.v:11054.10-11054.13" *)
  wire \genblk1.genblk1.genblk1.pop ;
  (* src = "Vortex_axi_nofpu.v:11052.10-11052.14" *)
  wire \genblk1.genblk1.genblk1.push ;
  (* src = "Vortex_axi_nofpu.v:11050.9-11050.19" *)
  reg \genblk1.genblk1.genblk1.use_buffer ;
  (* src = "Vortex_axi_nofpu.v:11005.14-11005.22" *)
  output ready_in;
  wire ready_in;
  (* src = "Vortex_axi_nofpu.v:11011.13-11011.22" *)
  input ready_out;
  wire ready_out;
  (* src = "Vortex_axi_nofpu.v:11001.13-11001.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_nofpu.v:11003.13-11003.21" *)
  input valid_in;
  wire valid_in;
  (* src = "Vortex_axi_nofpu.v:11013.14-11013.23" *)
  output valid_out;
  reg valid_out;
  (* src = "Vortex_axi_nofpu.v:11056.5-11075.9" *)
  always @(posedge clk)
    if (_02_) \genblk1.genblk1.genblk1.use_buffer  <= 1'h0;
    else if (_03_) \genblk1.genblk1.genblk1.use_buffer  <= 1'h1;
  (* src = "Vortex_axi_nofpu.v:11077.5-11088.8" *)
  always @(posedge clk)
    if (_01_) data_out <= _00_;
  (* src = "Vortex_axi_nofpu.v:11077.5-11088.8" *)
  always @(posedge clk)
    if (\genblk1.genblk1.genblk1.push ) \genblk1.genblk1.genblk1.buffer  <= data_in;
  (* src = "Vortex_axi_nofpu.v:11056.5-11075.9" *)
  always @(posedge clk)
    if (reset) valid_out <= 1'h0;
    else if (\genblk1.genblk1.genblk1.pop ) valid_out <= _06_;
  assign _01_ = | { _04_, ready_out };
  assign _02_ = | { ready_out, reset };
  assign \genblk1.genblk1.genblk1.push  = valid_in && (* src = "Vortex_axi_nofpu.v:11052.17-11052.37" *) ready_in;
  assign _03_ = valid_in && (* src = "Vortex_axi_nofpu.v:11069.16-11069.39" *) valid_out;
  assign _04_ = \genblk1.genblk1.genblk1.pop  && (* src = "Vortex_axi_nofpu.v:11082.10-11082.28" *) ready_in;
  assign _05_ = ! (* src = "Vortex_axi_nofpu.v:11054.16-11054.28" *) valid_out;
  assign ready_in = ! (* src = "Vortex_axi_nofpu.v:11090.23-11090.34" *) \genblk1.genblk1.genblk1.use_buffer ;
  assign \genblk1.genblk1.genblk1.pop  = _05_ || (* src = "Vortex_axi_nofpu.v:11054.16-11054.41" *) ready_out;
  assign _06_ = valid_in || (* src = "Vortex_axi_nofpu.v:11074.23-11074.45" *) \genblk1.genblk1.genblk1.use_buffer ;
  assign _07_ = ready_out ? (* src = "Vortex_axi_nofpu.v:11085.15-11085.24|Vortex_axi_nofpu.v:11085.11-11087.28" *) \genblk1.genblk1.genblk1.buffer  : 233'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _00_ = _04_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:11082.10-11082.28|Vortex_axi_nofpu.v:11082.6-11087.28" *) data_in : _07_;
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_core_rsp_merge" *)
(* src = "Vortex_axi_nofpu.v:13558.1-14051.10" *)
module \$paramod$e384d86d9a9498a0468ad8b09a27aa812a227d53\VX_core_rsp_merge (clk, reset, per_bank_core_rsp_valid, per_bank_core_rsp_pmask, per_bank_core_rsp_data, per_bank_core_rsp_tid, per_bank_core_rsp_tag, per_bank_core_rsp_ready, core_rsp_valid, core_rsp_tmask, core_rsp_tag, core_rsp_data, core_rsp_ready);
  (* src = "Vortex_axi_nofpu.v:13750.6-13775.9" *)
  wire [63:0] _00_;
  (* src = "Vortex_axi_nofpu.v:13750.6-13775.9" *)
  wire [1:0] _01_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _02_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [63:0] _03_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [63:0] _04_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _05_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [63:0] _06_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [63:0] _07_;
  (* src = "Vortex_axi_nofpu.v:13765.45-13765.192" *)
  wire _08_;
  (* src = "Vortex_axi_nofpu.v:13765.45-13765.192" *)
  wire _09_;
  (* src = "Vortex_axi_nofpu.v:13765.14-13765.193" *)
  wire _10_;
  (* src = "Vortex_axi_nofpu.v:13765.14-13765.193" *)
  wire _11_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [31:0] _12_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [32:0] _13_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [31:0] _14_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [32:0] _15_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _16_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [63:0] _17_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _18_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [63:0] _19_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _20_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [63:0] _21_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _22_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [63:0] _23_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _24_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  (* unused_bits = "2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _25_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [63:0] _26_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [63:0] _27_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _28_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  (* unused_bits = "2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _29_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [63:0] _30_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [63:0] _31_;
  (* src = "Vortex_axi_nofpu.v:13590.13-13590.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_nofpu.v:13612.51-13612.64" *)
  output [63:0] core_rsp_data;
  wire [63:0] core_rsp_data;
  (* src = "Vortex_axi_nofpu.v:13614.60-13614.74" *)
  input core_rsp_ready;
  wire core_rsp_ready;
  (* src = "Vortex_axi_nofpu.v:13610.80-13610.92" *)
  output [45:0] core_rsp_tag;
  wire [45:0] core_rsp_tag;
  (* src = "Vortex_axi_nofpu.v:13608.31-13608.45" *)
  output [1:0] core_rsp_tmask;
  wire [1:0] core_rsp_tmask;
  (* src = "Vortex_axi_nofpu.v:13606.61-13606.75" *)
  output core_rsp_valid;
  wire core_rsp_valid;
  (* src = "Vortex_axi_nofpu.v:13629.45-13629.65" *)
  wire [63:0] \genblk1.core_rsp_data_unqual ;
  (* src = "Vortex_axi_nofpu.v:13627.25-13627.46" *)
  wire [1:0] \genblk1.core_rsp_valid_unqual ;
  (* src = "Vortex_axi_nofpu.v:13636.10-13636.31" *)
  wire \genblk1.genblk1.core_rsp_ready_unqual ;
  (* src = "Vortex_axi_nofpu.v:13634.33-13634.52" *)
  wire [45:0] \genblk1.genblk1.core_rsp_tag_unqual ;
  (* src = "Vortex_axi_nofpu.v:13778.10-13778.28" *)
  wire \genblk1.genblk1.core_rsp_valid_any ;
  (* src = "Vortex_axi_nofpu.v:13598.65-13598.87" *)
  input [63:0] per_bank_core_rsp_data;
  wire [63:0] per_bank_core_rsp_data;
  (* src = "Vortex_axi_nofpu.v:13596.45-13596.68" *)
  input [1:0] per_bank_core_rsp_pmask;
  wire [1:0] per_bank_core_rsp_pmask;
  (* src = "Vortex_axi_nofpu.v:13604.32-13604.55" *)
  output [1:0] per_bank_core_rsp_ready;
  wire [1:0] per_bank_core_rsp_ready;
  (* src = "Vortex_axi_nofpu.v:13602.64-13602.85" *)
  input [91:0] per_bank_core_rsp_tag;
  wire [91:0] per_bank_core_rsp_tag;
  (* src = "Vortex_axi_nofpu.v:13600.87-13600.108" *)
  input [1:0] per_bank_core_rsp_tid;
  wire [1:0] per_bank_core_rsp_tid;
  (* src = "Vortex_axi_nofpu.v:13594.31-13594.54" *)
  input [1:0] per_bank_core_rsp_valid;
  wire [1:0] per_bank_core_rsp_valid;
  (* src = "Vortex_axi_nofpu.v:13592.13-13592.18" *)
  input reset;
  wire reset;
  assign _02_ = 2'h0 & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _16_;
  assign _03_ = 32'd4294967295 & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) per_bank_core_rsp_data[31:0];
  assign _04_ = 64'hxxxxxxxxxxxxxxxx & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _17_;
  assign _05_ = _01_ & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _18_;
  assign _06_ = 32'd4294967295 & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) per_bank_core_rsp_data[63:32];
  assign _07_ = _00_ & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _19_;
  assign _08_ = per_bank_core_rsp_tag[1:0] == (* src = "Vortex_axi_nofpu.v:13765.45-13765.192" *) \genblk1.genblk1.core_rsp_tag_unqual [1:0];
  assign _09_ = per_bank_core_rsp_tag[47:46] == (* src = "Vortex_axi_nofpu.v:13765.45-13765.192" *) \genblk1.genblk1.core_rsp_tag_unqual [1:0];
  assign _10_ = per_bank_core_rsp_valid[0] && (* src = "Vortex_axi_nofpu.v:13765.14-13765.193" *) _08_;
  assign _11_ = per_bank_core_rsp_valid[1] && (* src = "Vortex_axi_nofpu.v:13765.14-13765.193" *) _09_;
  assign _12_ = - (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) $signed({ 31'h00000000, per_bank_core_rsp_tid[0] });
  assign _13_ = - (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) $signed({ 27'h0000000, per_bank_core_rsp_tid[0], 5'h00 });
  assign _14_ = - (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) $signed({ 31'h00000000, per_bank_core_rsp_tid[1] });
  assign _15_ = - (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) $signed({ 27'h0000000, per_bank_core_rsp_tid[1], 5'h00 });
  assign _16_ = ~ (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _24_;
  assign _17_ = ~ (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _26_;
  assign _18_ = ~ (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _28_;
  assign _19_ = ~ (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _30_;
  assign _20_ = _02_ | (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _25_[1:0];
  assign _21_ = _04_ | (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _27_;
  assign _22_ = _05_ | (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _29_[1:0];
  assign _23_ = _07_ | (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _31_;
  assign per_bank_core_rsp_ready[1] = _11_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:13765.14-13765.193|Vortex_axi_nofpu.v:13765.10-13772.13" *) \genblk1.genblk1.core_rsp_ready_unqual  : 1'h0;
  assign \genblk1.core_rsp_data_unqual  = _11_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:13765.14-13765.193|Vortex_axi_nofpu.v:13765.10-13772.13" *) _23_ : _00_;
  assign \genblk1.core_rsp_valid_unqual  = _11_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:13765.14-13765.193|Vortex_axi_nofpu.v:13765.10-13772.13" *) _22_ : _01_;
  assign per_bank_core_rsp_ready[0] = _10_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:13765.14-13765.193|Vortex_axi_nofpu.v:13765.10-13772.13" *) \genblk1.genblk1.core_rsp_ready_unqual  : 1'h0;
  assign _00_ = _10_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:13765.14-13765.193|Vortex_axi_nofpu.v:13765.10-13772.13" *) _21_ : 64'hxxxxxxxxxxxxxxxx;
  assign _01_ = _10_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:13765.14-13765.193|Vortex_axi_nofpu.v:13765.10-13772.13" *) _20_ : 2'h0;
  assign \genblk1.genblk1.core_rsp_valid_any  = | (* src = "Vortex_axi_nofpu.v:13778.31-13778.55" *) per_bank_core_rsp_valid;
  assign _24_ = $signed(_12_) < 0 ? 1'h1 << - _12_ : 1'h1 >> _12_;
  assign _25_ = $signed(_12_) < 0 ? 1'h1 << - _12_ : 1'h1 >> _12_;
  assign _26_ = $signed(_13_) < 0 ? 32'd4294967295 << - _13_ : 32'd4294967295 >> _13_;
  assign _27_ = $signed(_13_) < 0 ? _03_ << - _13_ : _03_ >> _13_;
  assign _28_ = $signed(_14_) < 0 ? 1'h1 << - _14_ : 1'h1 >> _14_;
  assign _29_ = $signed(_14_) < 0 ? 1'h1 << - _14_ : 1'h1 >> _14_;
  assign _30_ = $signed(_15_) < 0 ? 32'd4294967295 << - _15_ : 32'd4294967295 >> _15_;
  assign _31_ = $signed(_15_) < 0 ? _06_ << - _15_ : _06_ >> _15_;
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:13744.8-13748.7" *)
  \$paramod$c26fe4e4a370eb497445dc9c7be966c282c36b01\VX_find_first  \genblk1.genblk1.genblk1.find_first  (
    .data_i(per_bank_core_rsp_tag),
    .data_o(\genblk1.genblk1.core_rsp_tag_unqual ),
    .valid_i(per_bank_core_rsp_valid)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:13783.7-13792.6" *)
  \$paramod\VX_skid_buffer\DATAW=s32'00000000000000000000000001110000\PASSTHRU=1'1  \genblk1.genblk1.out_sbuf  (
    .clk(clk),
    .data_in({ \genblk1.core_rsp_valid_unqual , \genblk1.genblk1.core_rsp_tag_unqual , \genblk1.core_rsp_data_unqual  }),
    .data_out({ core_rsp_tmask, core_rsp_tag, core_rsp_data }),
    .ready_in(\genblk1.genblk1.core_rsp_ready_unqual ),
    .ready_out(core_rsp_ready),
    .reset(reset),
    .valid_in(\genblk1.genblk1.core_rsp_valid_any ),
    .valid_out(core_rsp_valid)
  );
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_elastic_buffer" *)
(* src = "Vortex_axi_nofpu.v:10095.1-10185.10" *)
module \$paramod$e4056083279e910344c5994087edc507def79248\VX_elastic_buffer (clk, reset, valid_in, ready_in, data_in, data_out, ready_out, valid_out);
  (* src = "Vortex_axi_nofpu.v:10114.13-10114.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_nofpu.v:10122.27-10122.34" *)
  input [514:0] data_in;
  wire [514:0] data_in;
  (* src = "Vortex_axi_nofpu.v:10124.28-10124.36" *)
  output [514:0] data_out;
  wire [514:0] data_out;
  (* src = "Vortex_axi_nofpu.v:10120.14-10120.22" *)
  output ready_in;
  wire ready_in;
  (* src = "Vortex_axi_nofpu.v:10126.13-10126.22" *)
  input ready_out;
  wire ready_out;
  (* src = "Vortex_axi_nofpu.v:10116.13-10116.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_nofpu.v:10118.13-10118.21" *)
  input valid_in;
  wire valid_in;
  (* src = "Vortex_axi_nofpu.v:10128.14-10128.23" *)
  output valid_out;
  wire valid_out;
  assign data_out = data_in;
  assign ready_in = ready_out;
  assign valid_out = valid_in;
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_pipe_register" *)
(* src = "Vortex_axi_nofpu.v:8880.1-8980.10" *)
module \$paramod$e56b6875b23870e8007a4b9bce7bf5de6bdab4b7\VX_pipe_register (clk, reset, enable, data_in, data_out);
  (* src = "Vortex_axi_nofpu.v:8894.13-8894.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_nofpu.v:8900.27-8900.34" *)
  input [599:0] data_in;
  wire [599:0] data_in;
  (* src = "Vortex_axi_nofpu.v:8902.28-8902.36" *)
  output [599:0] data_out;
  wire [599:0] data_out;
  (* src = "Vortex_axi_nofpu.v:8898.13-8898.19" *)
  input enable;
  wire enable;
  (* src = "Vortex_axi_nofpu.v:8943.34-8943.41" *)
  reg [598:0] \genblk1.genblk1.genblk1.genblk1.value_d ;
  (* src = "Vortex_axi_nofpu.v:8945.24-8945.31" *)
  reg \genblk1.genblk1.genblk1.genblk1.value_r ;
  (* src = "Vortex_axi_nofpu.v:8896.13-8896.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_nofpu.v:8956.5-8960.50" *)
  always @(posedge clk)
    if (enable) \genblk1.genblk1.genblk1.genblk1.value_d  <= data_in[598:0];
  (* src = "Vortex_axi_nofpu.v:8947.5-8954.52" *)
  always @(posedge clk)
    if (reset) \genblk1.genblk1.genblk1.genblk1.value_r  <= 1'h0;
    else if (enable) \genblk1.genblk1.genblk1.genblk1.value_r  <= data_in[599];
  assign data_out = { \genblk1.genblk1.genblk1.genblk1.value_r , \genblk1.genblk1.genblk1.genblk1.value_d  };
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_dp_ram" *)
(* src = "Vortex_axi_nofpu.v:7114.1-7570.10" *)
module \$paramod$e7509bf8a3a761679c91b26eb8485a4d904ea1dd\VX_dp_ram (clk, wren, waddr, wdata, raddr, rdata);
  (* src = "Vortex_axi_nofpu.v:7312.6-7316.28" *)
  wire [1:0] _0_;
  (* src = "Vortex_axi_nofpu.v:7312.6-7316.28" *)
  wire [68:0] _1_;
  (* src = "Vortex_axi_nofpu.v:7312.6-7316.28" *)
  wire [68:0] _2_;
  (* src = "Vortex_axi_nofpu.v:7143.13-7143.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_nofpu.v:7151.27-7151.32" *)
  input [1:0] raddr;
  wire [1:0] raddr;
  (* src = "Vortex_axi_nofpu.v:7153.28-7153.33" *)
  output [68:0] rdata;
  wire [68:0] rdata;
  (* src = "Vortex_axi_nofpu.v:7147.27-7147.32" *)
  input [1:0] waddr;
  wire [1:0] waddr;
  (* src = "Vortex_axi_nofpu.v:7149.27-7149.32" *)
  input [68:0] wdata;
  wire [68:0] wdata;
  (* src = "Vortex_axi_nofpu.v:7145.29-7145.33" *)
  input wren;
  wire wren;
  (* src = "Vortex_axi_nofpu.v:7288.24-7288.27" *)
  reg [68:0] \genblk1.genblk1.genblk1.ram  [3:0];
  always @(posedge clk) begin
    if (_2_[68])
      \genblk1.genblk1.genblk1.ram [_0_] <= _1_;
  end
  assign rdata = \genblk1.genblk1.genblk1.ram [raddr];
  assign _2_[68] = wren ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:7314.11-7314.15|Vortex_axi_nofpu.v:7314.7-7316.28" *) 1'h1 : 1'h0;
  assign _1_ = wren ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:7314.11-7314.15|Vortex_axi_nofpu.v:7314.7-7316.28" *) wdata : 69'hxxxxxxxxxxxxxxxxxx;
  assign _0_ = wren ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:7314.11-7314.15|Vortex_axi_nofpu.v:7314.7-7316.28" *) waddr : 2'hx;
  assign _2_[67:0] = { _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68], _2_[68] };
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_pipe_register" *)
(* src = "Vortex_axi_nofpu.v:8880.1-8980.10" *)
module \$paramod$ee7711fba222ab60383ac621056642a8a2dad207\VX_pipe_register (clk, reset, enable, data_in, data_out);
  (* src = "Vortex_axi_nofpu.v:8894.13-8894.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_nofpu.v:8900.27-8900.34" *)
  input [149:0] data_in;
  wire [149:0] data_in;
  (* src = "Vortex_axi_nofpu.v:8902.28-8902.36" *)
  output [149:0] data_out;
  wire [149:0] data_out;
  (* src = "Vortex_axi_nofpu.v:8898.13-8898.19" *)
  input enable;
  wire enable;
  (* src = "Vortex_axi_nofpu.v:8943.34-8943.41" *)
  reg [148:0] \genblk1.genblk1.genblk1.genblk1.value_d ;
  (* src = "Vortex_axi_nofpu.v:8945.24-8945.31" *)
  reg \genblk1.genblk1.genblk1.genblk1.value_r ;
  (* src = "Vortex_axi_nofpu.v:8896.13-8896.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_nofpu.v:8956.5-8960.50" *)
  always @(posedge clk)
    if (enable) \genblk1.genblk1.genblk1.genblk1.value_d  <= data_in[148:0];
  (* src = "Vortex_axi_nofpu.v:8947.5-8954.52" *)
  always @(posedge clk)
    if (reset) \genblk1.genblk1.genblk1.genblk1.value_r  <= 1'h0;
    else if (enable) \genblk1.genblk1.genblk1.genblk1.value_r  <= data_in[149];
  assign data_out = { \genblk1.genblk1.genblk1.genblk1.value_r , \genblk1.genblk1.genblk1.genblk1.value_d  };
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_dp_ram" *)
(* src = "Vortex_axi_nofpu.v:7114.1-7570.10" *)
module \$paramod$eef7c9283edd2f3d2c10045f7e3c3c749d88e6fe\VX_dp_ram (clk, wren, waddr, wdata, raddr, rdata);
  (* src = "Vortex_axi_nofpu.v:7558.7-7562.29" *)
  wire [5:0] _00_;
  (* src = "Vortex_axi_nofpu.v:7558.7-7562.29" *)
  wire [31:0] _01_;
  (* src = "Vortex_axi_nofpu.v:7558.7-7562.29" *)
  wire [31:0] _02_;
  (* src = "Vortex_axi_nofpu.v:7143.13-7143.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_nofpu.v:7151.27-7151.32" *)
  input [5:0] raddr;
  wire [5:0] raddr;
  (* src = "Vortex_axi_nofpu.v:7153.28-7153.33" *)
  output [31:0] rdata;
  wire [31:0] rdata;
  (* src = "Vortex_axi_nofpu.v:7147.27-7147.32" *)
  input [5:0] waddr;
  wire [5:0] waddr;
  (* src = "Vortex_axi_nofpu.v:7149.27-7149.32" *)
  input [31:0] wdata;
  wire [31:0] wdata;
  (* src = "Vortex_axi_nofpu.v:7145.29-7145.33" *)
  input wren;
  wire wren;
  (* src = "Vortex_axi_nofpu.v:7534.25-7534.28" *)
  reg [31:0] \genblk1.genblk1.genblk1.genblk1.ram  [63:0];
  initial begin
    \genblk1.genblk1.genblk1.genblk1.ram [0] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [1] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [2] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [3] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [4] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [5] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [6] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [7] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [8] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [9] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [10] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [11] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [12] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [13] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [14] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [15] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [16] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [17] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [18] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [19] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [20] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [21] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [22] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [23] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [24] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [25] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [26] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [27] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [28] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [29] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [30] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [31] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [32] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [33] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [34] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [35] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [36] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [37] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [38] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [39] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [40] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [41] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [42] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [43] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [44] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [45] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [46] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [47] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [48] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [49] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [50] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [51] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [52] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [53] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [54] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [55] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [56] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [57] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [58] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [59] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [60] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [61] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [62] = 32'd0;
    \genblk1.genblk1.genblk1.genblk1.ram [63] = 32'd0;
  end
  always @(posedge clk) begin
    if (_02_[31])
      \genblk1.genblk1.genblk1.genblk1.ram [_00_] <= _01_;
  end
  assign rdata = \genblk1.genblk1.genblk1.genblk1.ram [raddr];
  assign _02_[31] = wren ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:7560.12-7560.16|Vortex_axi_nofpu.v:7560.8-7562.29" *) 1'h1 : 1'h0;
  assign _01_ = wren ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:7560.12-7560.16|Vortex_axi_nofpu.v:7560.8-7562.29" *) wdata : 32'hxxxxxxxx;
  assign _00_ = wren ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:7560.12-7560.16|Vortex_axi_nofpu.v:7560.8-7562.29" *) waddr : 6'hxx;
  assign _02_[30:0] = { _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31] };
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_serial_div" *)
(* src = "Vortex_axi_nofpu.v:6857.1-7036.10" *)
module \$paramod$ef5b81bbda8c1608408b6ed7297a3cd479ce7177\VX_serial_div (clk, reset, valid_in, ready_in, numer, denom, signed_mode, tag_in, quotient, remainder, ready_out, valid_out, tag_out);
  (* src = "Vortex_axi_nofpu.v:6960.2-7016.5" *)
  (* unused_bits = "0 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129" *)
  wire [129:0] _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  (* src = "Vortex_axi_nofpu.v:6996.23-6996.70" *)
  wire _04_;
  (* src = "Vortex_axi_nofpu.v:6996.22-6996.128" *)
  wire _05_;
  (* src = "Vortex_axi_nofpu.v:6996.23-6996.70" *)
  wire _06_;
  (* src = "Vortex_axi_nofpu.v:6996.22-6996.128" *)
  wire _07_;
  (* src = "Vortex_axi_nofpu.v:6976.13-6976.18" *)
  wire _08_;
  (* src = "Vortex_axi_nofpu.v:6996.24-6996.54" *)
  wire _09_;
  (* src = "Vortex_axi_nofpu.v:6996.24-6996.54" *)
  wire _10_;
  (* src = "Vortex_axi_nofpu.v:6948.60-6948.95" *)
  wire [31:0] _11_;
  (* src = "Vortex_axi_nofpu.v:6948.60-6948.95" *)
  wire [31:0] _12_;
  (* src = "Vortex_axi_nofpu.v:6950.60-6950.95" *)
  wire [31:0] _13_;
  (* src = "Vortex_axi_nofpu.v:6950.60-6950.95" *)
  wire [31:0] _14_;
  (* src = "Vortex_axi_nofpu.v:7025.57-7025.68" *)
  wire [31:0] _15_;
  (* src = "Vortex_axi_nofpu.v:7025.57-7025.68" *)
  wire [31:0] _16_;
  (* src = "Vortex_axi_nofpu.v:7027.57-7027.68" *)
  wire [31:0] _17_;
  (* src = "Vortex_axi_nofpu.v:7027.57-7027.68" *)
  wire [31:0] _18_;
  wire [64:0] _19_;
  wire [64:0] _20_;
  wire [5:0] _21_;
  (* unused_bits = "0 1 2 3 4" *)
  wire [5:0] _22_;
  (* src = "Vortex_axi_nofpu.v:6978.13-6978.45" *)
  wire [5:0] _23_;
  (* src = "Vortex_axi_nofpu.v:7013.222-7013.1402" *)
  wire [64:0] _24_;
  (* src = "Vortex_axi_nofpu.v:7013.222-7013.1402" *)
  wire [64:0] _25_;
  (* src = "Vortex_axi_nofpu.v:6996.76-6996.127" *)
  wire _26_;
  (* src = "Vortex_axi_nofpu.v:6996.76-6996.127" *)
  wire _27_;
  (* src = "Vortex_axi_nofpu.v:6885.13-6885.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_nofpu.v:6928.20-6928.24" *)
  reg [5:0] cntr;
  (* src = "Vortex_axi_nofpu.v:6895.38-6895.43" *)
  input [63:0] denom;
  wire [63:0] denom;
  (* src = "Vortex_axi_nofpu.v:6921.32-6921.42" *)
  wire [63:0] denom_qual;
  (* src = "Vortex_axi_nofpu.v:6917.31-6917.38" *)
  reg [63:0] denom_r;
  (* src = "Vortex_axi_nofpu.v:6934.7-6934.11" *)
  wire done;
  (* src = "Vortex_axi_nofpu.v:6946.9-6946.21" *)
  wire \genblk1[0].negate_denom ;
  (* src = "Vortex_axi_nofpu.v:6944.9-6944.21" *)
  wire \genblk1[0].negate_numer ;
  (* src = "Vortex_axi_nofpu.v:6946.9-6946.21" *)
  wire \genblk1[1].negate_denom ;
  (* src = "Vortex_axi_nofpu.v:6944.9-6944.21" *)
  wire \genblk1[1].negate_numer ;
  (* src = "Vortex_axi_nofpu.v:7021.24-7021.25" *)
  wire [31:0] \genblk2[0].q ;
  (* src = "Vortex_axi_nofpu.v:7023.24-7023.25" *)
  wire [31:0] \genblk2[0].r ;
  (* src = "Vortex_axi_nofpu.v:7021.24-7021.25" *)
  wire [31:0] \genblk2[1].q ;
  (* src = "Vortex_axi_nofpu.v:7023.24-7023.25" *)
  wire [31:0] \genblk2[1].r ;
  (* src = "Vortex_axi_nofpu.v:6925.20-6925.28" *)
  reg [1:0] inv_quot;
  (* src = "Vortex_axi_nofpu.v:6926.20-6926.27" *)
  reg [1:0] inv_rem;
  (* src = "Vortex_axi_nofpu.v:6930.6-6930.13" *)
  reg is_busy;
  (* src = "Vortex_axi_nofpu.v:6893.38-6893.43" *)
  input [63:0] numer;
  wire [63:0] numer;
  (* src = "Vortex_axi_nofpu.v:6919.32-6919.42" *)
  wire [63:0] numer_qual;
  (* src = "Vortex_axi_nofpu.v:6938.7-6938.10" *)
  wire pop;
  (* src = "Vortex_axi_nofpu.v:6936.7-6936.11" *)
  wire push;
  (* src = "Vortex_axi_nofpu.v:6901.39-6901.47" *)
  output [63:0] quotient;
  wire [63:0] quotient;
  (* src = "Vortex_axi_nofpu.v:6891.14-6891.22" *)
  output ready_in;
  wire ready_in;
  (* src = "Vortex_axi_nofpu.v:6905.13-6905.22" *)
  input ready_out;
  wire ready_out;
  (* src = "Vortex_axi_nofpu.v:6903.39-6903.48" *)
  output [63:0] remainder;
  wire [63:0] remainder;
  (* src = "Vortex_axi_nofpu.v:6887.13-6887.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_nofpu.v:6897.13-6897.24" *)
  input signed_mode;
  wire signed_mode;
  (* src = "Vortex_axi_nofpu.v:6923.123-6923.133" *)
  wire [65:0] sub_result;
  (* src = "Vortex_axi_nofpu.v:6899.26-6899.32" *)
  input [105:0] tag_in;
  wire [105:0] tag_in;
  (* src = "Vortex_axi_nofpu.v:6909.27-6909.34" *)
  output [105:0] tag_out;
  reg [105:0] tag_out;
  (* src = "Vortex_axi_nofpu.v:6889.13-6889.21" *)
  input valid_in;
  wire valid_in;
  (* src = "Vortex_axi_nofpu.v:6907.14-6907.23" *)
  output valid_out;
  wire valid_out;
  (* src = "Vortex_axi_nofpu.v:6915.188-6915.195" *)
  wire [129:0] working;
  reg [63:0] _28_;
  (* src = "Vortex_axi_nofpu.v:6960.2-7016.5" *)
  always @(posedge clk)
    if (_01_) _28_ <= { _00_[97:66], _00_[32:1] };
  assign { working[97], \genblk2[1].q [31:1], working[32], \genblk2[0].q [31:1] } = _28_;
  reg [32:0] _29_;
  (* src = "Vortex_axi_nofpu.v:6960.2-7016.5" *)
  always @(posedge clk)
    if (push) _29_ <= 33'h000000000;
    else if (_08_) _29_ <= { _24_[64:33], _24_[0] };
  assign { \genblk2[0].r , \genblk2[0].q [0] } = _29_;
  reg [32:0] _30_;
  (* src = "Vortex_axi_nofpu.v:6960.2-7016.5" *)
  always @(posedge clk)
    if (push) _30_ <= 33'h000000000;
    else if (_08_) _30_ <= { _25_[64:33], _25_[0] };
  assign { \genblk2[1].r , \genblk2[1].q [0] } = _30_;
  (* src = "Vortex_axi_nofpu.v:6960.2-7016.5" *)
  always @(posedge clk)
    if (push) inv_rem[0] <= \genblk1[0].negate_numer ;
  (* src = "Vortex_axi_nofpu.v:6960.2-7016.5" *)
  always @(posedge clk)
    if (push) inv_rem[1] <= \genblk1[1].negate_numer ;
  (* src = "Vortex_axi_nofpu.v:6960.2-7016.5" *)
  always @(posedge clk)
    if (push) inv_quot[1] <= _07_;
  (* src = "Vortex_axi_nofpu.v:6960.2-7016.5" *)
  always @(posedge clk)
    if (push) inv_quot[0] <= _05_;
  (* src = "Vortex_axi_nofpu.v:6960.2-7016.5" *)
  always @(posedge clk)
    if (push) denom_r[63:32] <= denom_qual[63:32];
  (* src = "Vortex_axi_nofpu.v:6960.2-7016.5" *)
  always @(posedge clk)
    if (push) denom_r[31:0] <= denom_qual[31:0];
  (* src = "Vortex_axi_nofpu.v:6960.2-7016.5" *)
  always @(posedge clk)
    if (reset) cntr[5] <= 1'h0;
    else if (_01_) cntr[5] <= _22_[5];
  (* src = "Vortex_axi_nofpu.v:6960.2-7016.5" *)
  always @(posedge clk)
    if (_02_) cntr[4:0] <= 5'h00;
    else if (_08_) cntr[4:0] <= _23_[4:0];
  (* src = "Vortex_axi_nofpu.v:6960.2-7016.5" *)
  always @(posedge clk)
    if (push) tag_out <= tag_in;
  (* src = "Vortex_axi_nofpu.v:6960.2-7016.5" *)
  always @(posedge clk)
    if (_03_) is_busy <= 1'h0;
    else if (push) is_busy <= 1'h1;
  assign _01_ = | { _08_, push };
  assign _02_ = | { push, reset };
  assign _03_ = | { pop, reset };
  assign push = valid_in && (* src = "Vortex_axi_nofpu.v:6936.14-6936.34" *) ready_in;
  assign pop = valid_out && (* src = "Vortex_axi_nofpu.v:6938.13-6938.35" *) ready_out;
  assign \genblk1[0].negate_numer  = signed_mode && (* src = "Vortex_axi_nofpu.v:6944.24-6944.73" *) numer[31];
  assign \genblk1[1].negate_numer  = signed_mode && (* src = "Vortex_axi_nofpu.v:6944.24-6944.73" *) numer[63];
  assign \genblk1[0].negate_denom  = signed_mode && (* src = "Vortex_axi_nofpu.v:6946.24-6946.73" *) denom[31];
  assign \genblk1[1].negate_denom  = signed_mode && (* src = "Vortex_axi_nofpu.v:6946.24-6946.73" *) denom[63];
  assign _04_ = _09_ && (* src = "Vortex_axi_nofpu.v:6996.23-6996.70" *) signed_mode;
  assign _05_ = _04_ && (* src = "Vortex_axi_nofpu.v:6996.22-6996.128" *) _26_;
  assign _06_ = _10_ && (* src = "Vortex_axi_nofpu.v:6996.23-6996.70" *) signed_mode;
  assign _07_ = _06_ && (* src = "Vortex_axi_nofpu.v:6996.22-6996.128" *) _27_;
  assign valid_out = is_busy && (* src = "Vortex_axi_nofpu.v:7035.21-7035.36" *) done;
  assign ready_in = ! (* src = "Vortex_axi_nofpu.v:7031.20-7031.28" *) is_busy;
  assign _09_ = | (* src = "Vortex_axi_nofpu.v:6996.24-6996.54" *) denom[31:0];
  assign _10_ = | (* src = "Vortex_axi_nofpu.v:6996.24-6996.54" *) denom[63:32];
  assign _11_ = - (* src = "Vortex_axi_nofpu.v:6948.60-6948.95" *) numer[31:0];
  assign _12_ = - (* src = "Vortex_axi_nofpu.v:6948.60-6948.95" *) numer[63:32];
  assign _13_ = - (* src = "Vortex_axi_nofpu.v:6950.60-6950.95" *) denom[31:0];
  assign _14_ = - (* src = "Vortex_axi_nofpu.v:6950.60-6950.95" *) denom[63:32];
  assign _15_ = - (* src = "Vortex_axi_nofpu.v:7025.57-7025.68" *) \genblk2[0].q ;
  assign _16_ = - (* src = "Vortex_axi_nofpu.v:7025.57-7025.68" *) \genblk2[1].q ;
  assign _17_ = - (* src = "Vortex_axi_nofpu.v:7027.57-7027.68" *) \genblk2[0].r ;
  assign _18_ = - (* src = "Vortex_axi_nofpu.v:7027.57-7027.68" *) \genblk2[1].r ;
  assign done = ~ (* src = "Vortex_axi_nofpu.v:6934.14-6934.22" *) _08_;
  assign _19_ = _08_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:7004.12-7004.17|Vortex_axi_nofpu.v:7004.8-7015.7" *) _24_ : { \genblk2[0].r , 32'hxxxxxxxx, \genblk2[0].q [0] };
  assign _00_[64:0] = push ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:6983.7-6983.11|Vortex_axi_nofpu.v:6983.3-7015.7" *) { 32'h00000000, numer_qual[31:0], 1'h0 } : _19_;
  assign _20_ = _08_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:7004.12-7004.17|Vortex_axi_nofpu.v:7004.8-7015.7" *) _25_ : { \genblk2[1].r , 32'hxxxxxxxx, \genblk2[1].q [0] };
  assign _00_[129:65] = push ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:6983.7-6983.11|Vortex_axi_nofpu.v:6983.3-7015.7" *) { 32'h00000000, numer_qual[63:32], 1'h0 } : _20_;
  assign _21_ = _08_ ? (* src = "Vortex_axi_nofpu.v:6976.13-6976.18|Vortex_axi_nofpu.v:6976.9-6978.46" *) _23_ : { 1'hx, cntr[4:0] };
  assign _22_ = push ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:6970.8-6970.12|Vortex_axi_nofpu.v:6970.4-6978.46" *) 6'h20 : _21_;
  assign _08_ = | (* src = "Vortex_axi_nofpu.v:6934.16-6934.21" *) cntr;
  assign sub_result[32:0] = { \genblk2[0].r , working[32] } - (* src = "Vortex_axi_nofpu.v:6952.141-6952.1383" *) denom_r[31:0];
  assign sub_result[65:33] = { \genblk2[1].r , working[97] } - (* src = "Vortex_axi_nofpu.v:6952.141-6952.1383" *) denom_r[63:32];
  assign _23_ = cntr - (* src = "Vortex_axi_nofpu.v:6978.13-6978.45" *) 6'h01;
  assign numer_qual[31:0] = \genblk1[0].negate_numer  ? (* src = "Vortex_axi_nofpu.v:6948.45-6948.123" *) _11_ : numer[31:0];
  assign numer_qual[63:32] = \genblk1[1].negate_numer  ? (* src = "Vortex_axi_nofpu.v:6948.45-6948.123" *) _12_ : numer[63:32];
  assign denom_qual[31:0] = \genblk1[0].negate_denom  ? (* src = "Vortex_axi_nofpu.v:6950.45-6950.123" *) _13_ : denom[31:0];
  assign denom_qual[63:32] = \genblk1[1].negate_denom  ? (* src = "Vortex_axi_nofpu.v:6950.45-6950.123" *) _14_ : denom[63:32];
  assign _24_ = sub_result[32] ? (* src = "Vortex_axi_nofpu.v:7013.222-7013.1402" *) { \genblk2[0].r [30:0], working[32], \genblk2[0].q , 1'h0 } : { sub_result[31:0], \genblk2[0].q , 1'h1 };
  assign _25_ = sub_result[65] ? (* src = "Vortex_axi_nofpu.v:7013.222-7013.1402" *) { \genblk2[1].r [30:0], working[97], \genblk2[1].q , 1'h0 } : { sub_result[64:33], \genblk2[1].q , 1'h1 };
  assign quotient[31:0] = inv_quot[0] ? (* src = "Vortex_axi_nofpu.v:7025.43-7025.72" *) _15_ : \genblk2[0].q ;
  assign quotient[63:32] = inv_quot[1] ? (* src = "Vortex_axi_nofpu.v:7025.43-7025.72" *) _16_ : \genblk2[1].q ;
  assign remainder[31:0] = inv_rem[0] ? (* src = "Vortex_axi_nofpu.v:7027.44-7027.72" *) _17_ : \genblk2[0].r ;
  assign remainder[63:32] = inv_rem[1] ? (* src = "Vortex_axi_nofpu.v:7027.44-7027.72" *) _18_ : \genblk2[1].r ;
  assign _26_ = numer[31] ^ (* src = "Vortex_axi_nofpu.v:6996.76-6996.127" *) denom[31];
  assign _27_ = numer[63] ^ (* src = "Vortex_axi_nofpu.v:6996.76-6996.127" *) denom[63];
  assign { working[129:98], working[96:33], working[31:0] } = { \genblk2[1].r , \genblk2[1].q , \genblk2[0].r , \genblk2[0].q  };
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_stream_arbiter" *)
(* src = "Vortex_axi_nofpu.v:8316.1-8502.10" *)
module \$paramod$f079e0005ee69360b09a3c045ae122870a599e79\VX_stream_arbiter (clk, reset, valid_in, data_in, ready_in, valid_out, data_out, ready_out);
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [31:0] _0_;
  (* src = "Vortex_axi_nofpu.v:8339.13-8339.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_nofpu.v:8345.50-8345.57" *)
  input [419:0] data_in;
  wire [419:0] data_in;
  (* src = "Vortex_axi_nofpu.v:8351.38-8351.46" *)
  output [104:0] data_out;
  wire [104:0] data_out;
  (* src = "Vortex_axi_nofpu.v:8452.33-8452.44" *)
  wire [104:0] \genblk1.data_in_sel ;
  (* src = "Vortex_axi_nofpu.v:8370.23-8370.35" *)
  wire \genblk1.ready_in_sel ;
  (* src = "Vortex_axi_nofpu.v:8364.30-8364.39" *)
  wire [1:0] \genblk1.sel_index ;
  (* src = "Vortex_axi_nofpu.v:8366.26-8366.36" *)
  wire [3:0] \genblk1.sel_onehot ;
  (* src = "Vortex_axi_nofpu.v:8360.9-8360.18" *)
  wire \genblk1.sel_valid ;
  (* src = "Vortex_axi_nofpu.v:8347.41-8347.49" *)
  output [3:0] ready_in;
  wire [3:0] ready_in;
  (* src = "Vortex_axi_nofpu.v:8353.27-8353.36" *)
  input ready_out;
  wire ready_out;
  (* src = "Vortex_axi_nofpu.v:8341.13-8341.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_nofpu.v:8343.40-8343.48" *)
  input [3:0] valid_in;
  wire [3:0] valid_in;
  (* src = "Vortex_axi_nofpu.v:8349.28-8349.37" *)
  output valid_out;
  wire valid_out;
  assign ready_in[0] = \genblk1.ready_in_sel  & (* src = "Vortex_axi_nofpu.v:8473.41-8473.79" *) \genblk1.sel_onehot [0];
  assign ready_in[1] = \genblk1.ready_in_sel  & (* src = "Vortex_axi_nofpu.v:8473.41-8473.79" *) \genblk1.sel_onehot [1];
  assign ready_in[2] = \genblk1.ready_in_sel  & (* src = "Vortex_axi_nofpu.v:8473.41-8473.79" *) \genblk1.sel_onehot [2];
  assign ready_in[3] = \genblk1.ready_in_sel  & (* src = "Vortex_axi_nofpu.v:8473.41-8473.79" *) \genblk1.sel_onehot [3];
  assign _0_ = 32'd105 * (* src = "Vortex_axi_nofpu.v:8466.34-8466.61" *) { 30'h00000000, \genblk1.sel_index  };
  wire [419:0] _7_ = data_in;
  assign \genblk1.data_in_sel  = _7_[$signed(_0_) +: 105];
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:8409.7-8417.6" *)
  \$paramod$6aca2911cf56e1a03bd0e08c4ab068762a196276\VX_rr_arbiter  \genblk1.genblk2.genblk2.sel_arb  (
    .clk(clk),
    .enable(\genblk1.ready_in_sel ),
    .grant_index(\genblk1.sel_index ),
    .grant_onehot(\genblk1.sel_onehot ),
    .grant_valid(\genblk1.sel_valid ),
    .requests(valid_in),
    .reset(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:8481.7-8490.6" *)
  \$paramod$f4d3421832e3a2f4fdb4daca6b466a5e184c4773\VX_skid_buffer  \genblk1.genblk5[0].out_buffer  (
    .clk(clk),
    .data_in(\genblk1.data_in_sel ),
    .data_out(data_out),
    .ready_in(\genblk1.ready_in_sel ),
    .ready_out(ready_out),
    .reset(reset),
    .valid_in(\genblk1.sel_valid ),
    .valid_out(valid_out)
  );
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_skid_buffer" *)
(* src = "Vortex_axi_nofpu.v:10980.1-11158.10" *)
module \$paramod$f2345400dc0e780cde63eebe1011e0e81171e751\VX_skid_buffer (clk, reset, valid_in, ready_in, data_in, data_out, ready_out, valid_out);
  (* src = "Vortex_axi_nofpu.v:11077.5-11088.8" *)
  wire [113:0] _00_;
  wire _01_;
  wire _02_;
  (* src = "Vortex_axi_nofpu.v:11069.16-11069.39" *)
  wire _03_;
  (* src = "Vortex_axi_nofpu.v:11082.10-11082.28" *)
  wire _04_;
  (* src = "Vortex_axi_nofpu.v:11054.16-11054.28" *)
  wire _05_;
  (* src = "Vortex_axi_nofpu.v:11074.23-11074.45" *)
  wire _06_;
  wire [113:0] _07_;
  (* src = "Vortex_axi_nofpu.v:10999.13-10999.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_nofpu.v:11007.27-11007.34" *)
  input [113:0] data_in;
  wire [113:0] data_in;
  (* src = "Vortex_axi_nofpu.v:11009.28-11009.36" *)
  output [113:0] data_out;
  reg [113:0] data_out;
  (* src = "Vortex_axi_nofpu.v:11046.23-11046.29" *)
  reg [113:0] \genblk1.genblk1.genblk1.buffer ;
  (* src = "Vortex_axi_nofpu.v:11054.10-11054.13" *)
  wire \genblk1.genblk1.genblk1.pop ;
  (* src = "Vortex_axi_nofpu.v:11052.10-11052.14" *)
  wire \genblk1.genblk1.genblk1.push ;
  (* src = "Vortex_axi_nofpu.v:11050.9-11050.19" *)
  reg \genblk1.genblk1.genblk1.use_buffer ;
  (* src = "Vortex_axi_nofpu.v:11005.14-11005.22" *)
  output ready_in;
  wire ready_in;
  (* src = "Vortex_axi_nofpu.v:11011.13-11011.22" *)
  input ready_out;
  wire ready_out;
  (* src = "Vortex_axi_nofpu.v:11001.13-11001.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_nofpu.v:11003.13-11003.21" *)
  input valid_in;
  wire valid_in;
  (* src = "Vortex_axi_nofpu.v:11013.14-11013.23" *)
  output valid_out;
  reg valid_out;
  (* src = "Vortex_axi_nofpu.v:11056.5-11075.9" *)
  always @(posedge clk)
    if (_02_) \genblk1.genblk1.genblk1.use_buffer  <= 1'h0;
    else if (_03_) \genblk1.genblk1.genblk1.use_buffer  <= 1'h1;
  (* src = "Vortex_axi_nofpu.v:11077.5-11088.8" *)
  always @(posedge clk)
    if (_01_) data_out <= _00_;
  (* src = "Vortex_axi_nofpu.v:11077.5-11088.8" *)
  always @(posedge clk)
    if (\genblk1.genblk1.genblk1.push ) \genblk1.genblk1.genblk1.buffer  <= data_in;
  (* src = "Vortex_axi_nofpu.v:11056.5-11075.9" *)
  always @(posedge clk)
    if (reset) valid_out <= 1'h0;
    else if (\genblk1.genblk1.genblk1.pop ) valid_out <= _06_;
  assign _01_ = | { _04_, ready_out };
  assign _02_ = | { ready_out, reset };
  assign \genblk1.genblk1.genblk1.push  = valid_in && (* src = "Vortex_axi_nofpu.v:11052.17-11052.37" *) ready_in;
  assign _03_ = valid_in && (* src = "Vortex_axi_nofpu.v:11069.16-11069.39" *) valid_out;
  assign _04_ = \genblk1.genblk1.genblk1.pop  && (* src = "Vortex_axi_nofpu.v:11082.10-11082.28" *) ready_in;
  assign _05_ = ! (* src = "Vortex_axi_nofpu.v:11054.16-11054.28" *) valid_out;
  assign ready_in = ! (* src = "Vortex_axi_nofpu.v:11090.23-11090.34" *) \genblk1.genblk1.genblk1.use_buffer ;
  assign \genblk1.genblk1.genblk1.pop  = _05_ || (* src = "Vortex_axi_nofpu.v:11054.16-11054.41" *) ready_out;
  assign _06_ = valid_in || (* src = "Vortex_axi_nofpu.v:11074.23-11074.45" *) \genblk1.genblk1.genblk1.use_buffer ;
  assign _07_ = ready_out ? (* src = "Vortex_axi_nofpu.v:11085.15-11085.24|Vortex_axi_nofpu.v:11085.11-11087.28" *) \genblk1.genblk1.genblk1.buffer  : 114'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _00_ = _04_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:11082.10-11082.28|Vortex_axi_nofpu.v:11082.6-11087.28" *) data_in : _07_;
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_bits_insert" *)
(* src = "Vortex_axi_nofpu.v:8669.1-8701.10" *)
module \$paramod$f2b8fd5287c64c66951aa3c07026452653f7e814\VX_bits_insert (data_in, sel_in, data_out);
  (* src = "Vortex_axi_nofpu.v:8681.23-8681.30" *)
  input [52:0] data_in;
  wire [52:0] data_in;
  (* src = "Vortex_axi_nofpu.v:8685.30-8685.38" *)
  output [53:0] data_out;
  wire [53:0] data_out;
  (* src = "Vortex_axi_nofpu.v:8683.23-8683.29" *)
  input sel_in;
  wire sel_in;
  assign data_out = { data_in[52:1], sel_in, data_in[0] };
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_skid_buffer" *)
(* src = "Vortex_axi_nofpu.v:10980.1-11158.10" *)
module \$paramod$f2d5e9ae1530209cf002404c6def404abbc79ef6\VX_skid_buffer (clk, reset, valid_in, ready_in, data_in, data_out, ready_out, valid_out);
  (* src = "Vortex_axi_nofpu.v:11077.5-11088.8" *)
  wire [142:0] _00_;
  wire _01_;
  wire _02_;
  (* src = "Vortex_axi_nofpu.v:11069.16-11069.39" *)
  wire _03_;
  (* src = "Vortex_axi_nofpu.v:11082.10-11082.28" *)
  wire _04_;
  (* src = "Vortex_axi_nofpu.v:11054.16-11054.28" *)
  wire _05_;
  (* src = "Vortex_axi_nofpu.v:11074.23-11074.45" *)
  wire _06_;
  wire [142:0] _07_;
  (* src = "Vortex_axi_nofpu.v:10999.13-10999.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_nofpu.v:11007.27-11007.34" *)
  input [142:0] data_in;
  wire [142:0] data_in;
  (* src = "Vortex_axi_nofpu.v:11009.28-11009.36" *)
  output [142:0] data_out;
  reg [142:0] data_out;
  (* src = "Vortex_axi_nofpu.v:11046.23-11046.29" *)
  reg [142:0] \genblk1.genblk1.genblk1.buffer ;
  (* src = "Vortex_axi_nofpu.v:11054.10-11054.13" *)
  wire \genblk1.genblk1.genblk1.pop ;
  (* src = "Vortex_axi_nofpu.v:11052.10-11052.14" *)
  wire \genblk1.genblk1.genblk1.push ;
  (* src = "Vortex_axi_nofpu.v:11050.9-11050.19" *)
  reg \genblk1.genblk1.genblk1.use_buffer ;
  (* src = "Vortex_axi_nofpu.v:11005.14-11005.22" *)
  output ready_in;
  wire ready_in;
  (* src = "Vortex_axi_nofpu.v:11011.13-11011.22" *)
  input ready_out;
  wire ready_out;
  (* src = "Vortex_axi_nofpu.v:11001.13-11001.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_nofpu.v:11003.13-11003.21" *)
  input valid_in;
  wire valid_in;
  (* src = "Vortex_axi_nofpu.v:11013.14-11013.23" *)
  output valid_out;
  reg valid_out;
  (* src = "Vortex_axi_nofpu.v:11056.5-11075.9" *)
  always @(posedge clk)
    if (_02_) \genblk1.genblk1.genblk1.use_buffer  <= 1'h0;
    else if (_03_) \genblk1.genblk1.genblk1.use_buffer  <= 1'h1;
  (* src = "Vortex_axi_nofpu.v:11077.5-11088.8" *)
  always @(posedge clk)
    if (_01_) data_out <= _00_;
  (* src = "Vortex_axi_nofpu.v:11077.5-11088.8" *)
  always @(posedge clk)
    if (\genblk1.genblk1.genblk1.push ) \genblk1.genblk1.genblk1.buffer  <= data_in;
  (* src = "Vortex_axi_nofpu.v:11056.5-11075.9" *)
  always @(posedge clk)
    if (reset) valid_out <= 1'h0;
    else if (\genblk1.genblk1.genblk1.pop ) valid_out <= _06_;
  assign _01_ = | { _04_, ready_out };
  assign _02_ = | { ready_out, reset };
  assign \genblk1.genblk1.genblk1.push  = valid_in && (* src = "Vortex_axi_nofpu.v:11052.17-11052.37" *) ready_in;
  assign _03_ = valid_in && (* src = "Vortex_axi_nofpu.v:11069.16-11069.39" *) valid_out;
  assign _04_ = \genblk1.genblk1.genblk1.pop  && (* src = "Vortex_axi_nofpu.v:11082.10-11082.28" *) ready_in;
  assign _05_ = ! (* src = "Vortex_axi_nofpu.v:11054.16-11054.28" *) valid_out;
  assign ready_in = ! (* src = "Vortex_axi_nofpu.v:11090.23-11090.34" *) \genblk1.genblk1.genblk1.use_buffer ;
  assign \genblk1.genblk1.genblk1.pop  = _05_ || (* src = "Vortex_axi_nofpu.v:11054.16-11054.41" *) ready_out;
  assign _06_ = valid_in || (* src = "Vortex_axi_nofpu.v:11074.23-11074.45" *) \genblk1.genblk1.genblk1.use_buffer ;
  assign _07_ = ready_out ? (* src = "Vortex_axi_nofpu.v:11085.15-11085.24|Vortex_axi_nofpu.v:11085.11-11087.28" *) \genblk1.genblk1.genblk1.buffer  : 143'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _00_ = _04_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:11082.10-11082.28|Vortex_axi_nofpu.v:11082.6-11087.28" *) data_in : _07_;
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_skid_buffer" *)
(* src = "Vortex_axi_nofpu.v:10980.1-11158.10" *)
module \$paramod$f2e724aa80db0b16fa911e92298ad7ce3811f447\VX_skid_buffer (clk, reset, valid_in, ready_in, data_in, data_out, ready_out, valid_out);
  (* src = "Vortex_axi_nofpu.v:10999.13-10999.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_nofpu.v:11007.27-11007.34" *)
  input [69:0] data_in;
  wire [69:0] data_in;
  (* src = "Vortex_axi_nofpu.v:11009.28-11009.36" *)
  output [69:0] data_out;
  wire [69:0] data_out;
  (* src = "Vortex_axi_nofpu.v:11005.14-11005.22" *)
  output ready_in;
  wire ready_in;
  (* src = "Vortex_axi_nofpu.v:11011.13-11011.22" *)
  input ready_out;
  wire ready_out;
  (* src = "Vortex_axi_nofpu.v:11001.13-11001.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_nofpu.v:11003.13-11003.21" *)
  input valid_in;
  wire valid_in;
  (* src = "Vortex_axi_nofpu.v:11013.14-11013.23" *)
  output valid_out;
  wire valid_out;
  assign data_out = data_in;
  assign ready_in = ready_out;
  assign valid_out = valid_in;
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_skid_buffer" *)
(* src = "Vortex_axi_nofpu.v:10980.1-11158.10" *)
module \$paramod$f4d3421832e3a2f4fdb4daca6b466a5e184c4773\VX_skid_buffer (clk, reset, valid_in, ready_in, data_in, data_out, ready_out, valid_out);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  (* src = "Vortex_axi_nofpu.v:11138.31-11138.41" *)
  wire _10_;
  (* src = "Vortex_axi_nofpu.v:11138.19-11138.42" *)
  wire _11_;
  (* src = "Vortex_axi_nofpu.v:10999.13-10999.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_nofpu.v:11007.27-11007.34" *)
  input [104:0] data_in;
  wire [104:0] data_in;
  (* src = "Vortex_axi_nofpu.v:11009.28-11009.36" *)
  output [104:0] data_out;
  wire [104:0] data_out;
  (* src = "Vortex_axi_nofpu.v:11106.10-11106.13" *)
  wire \genblk1.genblk1.genblk1.pop ;
  (* src = "Vortex_axi_nofpu.v:11104.10-11104.14" *)
  wire \genblk1.genblk1.genblk1.push ;
  (* src = "Vortex_axi_nofpu.v:11102.9-11102.17" *)
  reg \genblk1.genblk1.genblk1.rd_ptr_r ;
  (* src = "Vortex_axi_nofpu.v:11098.23-11098.32" *)
  reg [104:0] \genblk1.genblk1.genblk1.shift_reg[0] ;
  (* src = "Vortex_axi_nofpu.v:11098.23-11098.32" *)
  reg [104:0] \genblk1.genblk1.genblk1.shift_reg[1] ;
  (* src = "Vortex_axi_nofpu.v:11005.14-11005.22" *)
  output ready_in;
  reg ready_in;
  (* src = "Vortex_axi_nofpu.v:11011.13-11011.22" *)
  input ready_out;
  wire ready_out;
  (* src = "Vortex_axi_nofpu.v:11001.13-11001.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_nofpu.v:11003.13-11003.21" *)
  input valid_in;
  wire valid_in;
  (* src = "Vortex_axi_nofpu.v:11013.14-11013.23" *)
  output valid_out;
  reg valid_out;
  (* src = "Vortex_axi_nofpu.v:11141.5-11148.9" *)
  always @(posedge clk)
    if (\genblk1.genblk1.genblk1.push ) \genblk1.genblk1.genblk1.shift_reg[0]  <= data_in;
  (* src = "Vortex_axi_nofpu.v:11141.5-11148.9" *)
  always @(posedge clk)
    if (\genblk1.genblk1.genblk1.push ) \genblk1.genblk1.genblk1.shift_reg[1]  <= \genblk1.genblk1.genblk1.shift_reg[0] ;
  (* src = "Vortex_axi_nofpu.v:11108.5-11139.9" *)
  always @(posedge clk)
    if (reset) valid_out <= 1'h0;
    else if (_02_) valid_out <= _09_;
  (* src = "Vortex_axi_nofpu.v:11108.5-11139.9" *)
  always @(posedge clk)
    if (reset) ready_in <= 1'h1;
    else if (_02_) ready_in <= _06_;
  (* src = "Vortex_axi_nofpu.v:11108.5-11139.9" *)
  always @(posedge clk)
    if (reset) \genblk1.genblk1.genblk1.rd_ptr_r  <= 1'h1;
    else \genblk1.genblk1.genblk1.rd_ptr_r  <= _11_;
  assign _00_ = | { \genblk1.genblk1.genblk1.push , \genblk1.genblk1.genblk1.pop  };
  assign _01_ = { \genblk1.genblk1.genblk1.push , \genblk1.genblk1.genblk1.pop  } != 2'h3;
  assign _02_ = & { _00_, _01_ };
  assign \genblk1.genblk1.genblk1.push  = valid_in && (* src = "Vortex_axi_nofpu.v:11104.17-11104.37" *) ready_in;
  assign \genblk1.genblk1.genblk1.pop  = valid_out && (* src = "Vortex_axi_nofpu.v:11106.16-11106.40" *) ready_out;
  function [104:0] _22_;
    input [104:0] a;
    input [209:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _22_ = b[104:0];
      2'b1?:
        _22_ = b[209:105];
      default:
        _22_ = a;
    endcase
  endfunction
  assign data_out = _22_(105'hxxxxxxxxxxxxxxxxxxxxxxxxxxx, { \genblk1.genblk1.genblk1.shift_reg[0] , \genblk1.genblk1.genblk1.shift_reg[1]  }, { _03_, \genblk1.genblk1.genblk1.rd_ptr_r  });
  assign _03_ = ~ (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) \genblk1.genblk1.genblk1.rd_ptr_r ;
  assign _04_ = \genblk1.genblk1.genblk1.pop  ? (* src = "Vortex_axi_nofpu.v:11131.16-11131.19|Vortex_axi_nofpu.v:11131.12-11136.10" *) 1'h1 : 1'hx;
  assign _05_ = \genblk1.genblk1.genblk1.pop  ? (* src = "Vortex_axi_nofpu.v:11123.13-11123.17|Vortex_axi_nofpu.v:11123.9-11128.12" *) 1'hx : \genblk1.genblk1.genblk1.rd_ptr_r ;
  assign _06_ = \genblk1.genblk1.genblk1.push  ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:11120.11-11120.15|Vortex_axi_nofpu.v:11120.7-11136.10" *) _05_ : _04_;
  assign _07_ = \genblk1.genblk1.genblk1.pop  ? (* src = "Vortex_axi_nofpu.v:11131.16-11131.19|Vortex_axi_nofpu.v:11131.12-11136.10" *) \genblk1.genblk1.genblk1.rd_ptr_r  : 1'hx;
  assign _08_ = \genblk1.genblk1.genblk1.pop  ? (* src = "Vortex_axi_nofpu.v:11123.13-11123.17|Vortex_axi_nofpu.v:11123.9-11128.12" *) 1'hx : 1'h1;
  assign _09_ = \genblk1.genblk1.genblk1.push  ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:11120.11-11120.15|Vortex_axi_nofpu.v:11120.7-11136.10" *) _08_ : _07_;
  assign _10_ = \genblk1.genblk1.genblk1.push  ^ (* src = "Vortex_axi_nofpu.v:11138.31-11138.41" *) \genblk1.genblk1.genblk1.pop ;
  assign _11_ = \genblk1.genblk1.genblk1.rd_ptr_r  ^ (* src = "Vortex_axi_nofpu.v:11138.19-11138.42" *) _10_;
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_stream_arbiter" *)
(* src = "Vortex_axi_nofpu.v:8316.1-8502.10" *)
module \$paramod$f4fe710d1a1afcdf7ae917a2f9d0206929b93bb7\VX_stream_arbiter (clk, reset, valid_in, data_in, ready_in, valid_out, data_out, ready_out);
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [31:0] _0_;
  (* src = "Vortex_axi_nofpu.v:8339.13-8339.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_nofpu.v:8345.50-8345.57" *)
  input [1313:0] data_in;
  wire [1313:0] data_in;
  (* src = "Vortex_axi_nofpu.v:8351.38-8351.46" *)
  output [656:0] data_out;
  wire [656:0] data_out;
  (* src = "Vortex_axi_nofpu.v:8452.33-8452.44" *)
  wire [656:0] \genblk1.data_in_sel ;
  (* src = "Vortex_axi_nofpu.v:8370.23-8370.35" *)
  wire \genblk1.ready_in_sel ;
  (* src = "Vortex_axi_nofpu.v:8364.30-8364.39" *)
  wire \genblk1.sel_index ;
  (* src = "Vortex_axi_nofpu.v:8366.26-8366.36" *)
  wire [1:0] \genblk1.sel_onehot ;
  (* src = "Vortex_axi_nofpu.v:8360.9-8360.18" *)
  wire \genblk1.sel_valid ;
  (* src = "Vortex_axi_nofpu.v:8347.41-8347.49" *)
  output [1:0] ready_in;
  wire [1:0] ready_in;
  (* src = "Vortex_axi_nofpu.v:8353.27-8353.36" *)
  input ready_out;
  wire ready_out;
  (* src = "Vortex_axi_nofpu.v:8341.13-8341.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_nofpu.v:8343.40-8343.48" *)
  input [1:0] valid_in;
  wire [1:0] valid_in;
  (* src = "Vortex_axi_nofpu.v:8349.28-8349.37" *)
  output valid_out;
  wire valid_out;
  assign ready_in[0] = \genblk1.ready_in_sel  & (* src = "Vortex_axi_nofpu.v:8473.41-8473.79" *) \genblk1.sel_onehot [0];
  assign ready_in[1] = \genblk1.ready_in_sel  & (* src = "Vortex_axi_nofpu.v:8473.41-8473.79" *) \genblk1.sel_onehot [1];
  assign _0_ = 32'd657 * (* src = "Vortex_axi_nofpu.v:8466.34-8466.61" *) { 31'h00000000, \genblk1.sel_index  };
  wire [1313:0] _5_ = data_in;
  assign \genblk1.data_in_sel  = _5_[$signed(_0_) +: 657];
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:8409.7-8417.6" *)
  \$paramod$43dc815766513a81dd400768ab5932ef91bce62c\VX_rr_arbiter  \genblk1.genblk2.genblk2.sel_arb  (
    .clk(clk),
    .enable(\genblk1.ready_in_sel ),
    .grant_index(\genblk1.sel_index ),
    .grant_onehot(\genblk1.sel_onehot ),
    .grant_valid(\genblk1.sel_valid ),
    .requests(valid_in),
    .reset(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:8481.7-8490.6" *)
  \$paramod$5c09e4601d5653049aca0f00f23f88378a6d3df8\VX_skid_buffer  \genblk1.genblk5[0].out_buffer  (
    .clk(clk),
    .data_in(\genblk1.data_in_sel ),
    .data_out(data_out),
    .ready_in(\genblk1.ready_in_sel ),
    .ready_out(ready_out),
    .reset(reset),
    .valid_in(\genblk1.sel_valid ),
    .valid_out(valid_out)
  );
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_cache" *)
(* src = "Vortex_axi_nofpu.v:12163.1-13020.10" *)
module \$paramod$f70b96fce7dd7c268438b496ece0b9ab344b97af\VX_cache (clk, reset, core_req_valid, core_req_rw, core_req_addr, core_req_byteen, core_req_data, core_req_tag, core_req_ready, core_rsp_valid, core_rsp_tmask, core_rsp_data, core_rsp_tag, core_rsp_ready, mem_req_valid, mem_req_rw, mem_req_byteen, mem_req_addr, mem_req_data, mem_req_tag, mem_req_ready
, mem_rsp_valid, mem_rsp_data, mem_rsp_tag, mem_rsp_ready);
  (* src = "Vortex_axi_nofpu.v:12381.5-12402.8" *)
  wire [63:0] _00_;
  (* src = "Vortex_axi_nofpu.v:12381.5-12402.8" *)
  wire [511:0] _01_;
  (* src = "Vortex_axi_nofpu.v:12381.5-12402.8" *)
  wire [63:0] _02_;
  (* src = "Vortex_axi_nofpu.v:12381.5-12402.8" *)
  wire [511:0] _03_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [63:0] _04_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [63:0] _05_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [511:0] _06_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [511:0] _07_;
  (* src = "Vortex_axi_nofpu.v:12877.57-12877.114" *)
  wire _08_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [32:0] _09_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [32:0] _10_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [63:0] _11_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [511:0] _12_;
  (* src = "Vortex_axi_nofpu.v:12229.13-12229.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_nofpu.v:12237.59-12237.72" *)
  input [59:0] core_req_addr;
  wire [59:0] core_req_addr;
  (* src = "Vortex_axi_nofpu.v:12433.53-12433.68" *)
  wire [59:0] core_req_addr_c;
  (* src = "Vortex_axi_nofpu.v:12239.44-12239.59" *)
  input [7:0] core_req_byteen;
  wire [7:0] core_req_byteen;
  (* src = "Vortex_axi_nofpu.v:12435.38-12435.55" *)
  wire [7:0] core_req_byteen_c;
  (* src = "Vortex_axi_nofpu.v:12241.50-12241.63" *)
  input [63:0] core_req_data;
  wire [63:0] core_req_data;
  (* src = "Vortex_axi_nofpu.v:12437.44-12437.59" *)
  wire [63:0] core_req_data_c;
  (* src = "Vortex_axi_nofpu.v:12245.31-12245.45" *)
  output [1:0] core_req_ready;
  wire [1:0] core_req_ready;
  (* src = "Vortex_axi_nofpu.v:12441.24-12441.40" *)
  wire [1:0] core_req_ready_c;
  (* src = "Vortex_axi_nofpu.v:12235.30-12235.41" *)
  input [1:0] core_req_rw;
  wire [1:0] core_req_rw;
  (* src = "Vortex_axi_nofpu.v:12431.24-12431.37" *)
  wire [1:0] core_req_rw_c;
  (* src = "Vortex_axi_nofpu.v:12243.49-12243.61" *)
  input [93:0] core_req_tag;
  wire [93:0] core_req_tag;
  (* src = "Vortex_axi_nofpu.v:12439.45-12439.59" *)
  wire [91:0] core_req_tag_c;
  (* src = "Vortex_axi_nofpu.v:12233.30-12233.44" *)
  input [1:0] core_req_valid;
  wire [1:0] core_req_valid;
  (* src = "Vortex_axi_nofpu.v:12429.24-12429.40" *)
  wire [1:0] core_req_valid_c;
  (* src = "Vortex_axi_nofpu.v:12251.51-12251.64" *)
  output [63:0] core_rsp_data;
  wire [63:0] core_rsp_data;
  (* src = "Vortex_axi_nofpu.v:12447.44-12447.59" *)
  wire [63:0] core_rsp_data_c;
  (* src = "Vortex_axi_nofpu.v:12319.44-12319.60" *)
  wire [63:0] core_rsp_data_sb;
  (* src = "Vortex_axi_nofpu.v:12255.60-12255.74" *)
  input core_rsp_ready;
  wire core_rsp_ready;
  (* src = "Vortex_axi_nofpu.v:12451.54-12451.70" *)
  wire core_rsp_ready_c;
  (* src = "Vortex_axi_nofpu.v:12323.54-12323.71" *)
  wire core_rsp_ready_sb;
  (* src = "Vortex_axi_nofpu.v:12253.80-12253.92" *)
  output [46:0] core_rsp_tag;
  wire [46:0] core_rsp_tag;
  (* src = "Vortex_axi_nofpu.v:12449.75-12449.89" *)
  wire [45:0] core_rsp_tag_c;
  (* src = "Vortex_axi_nofpu.v:12321.73-12321.88" *)
  wire [46:0] core_rsp_tag_sb;
  (* src = "Vortex_axi_nofpu.v:12249.31-12249.45" *)
  output [1:0] core_rsp_tmask;
  wire [1:0] core_rsp_tmask;
  (* src = "Vortex_axi_nofpu.v:12445.24-12445.40" *)
  wire [1:0] core_rsp_tmask_c;
  (* src = "Vortex_axi_nofpu.v:12317.24-12317.41" *)
  wire [1:0] core_rsp_tmask_sb;
  (* src = "Vortex_axi_nofpu.v:12247.61-12247.75" *)
  output core_rsp_valid;
  wire core_rsp_valid;
  (* src = "Vortex_axi_nofpu.v:12443.54-12443.70" *)
  wire core_rsp_valid_c;
  (* src = "Vortex_axi_nofpu.v:12315.54-12315.71" *)
  wire core_rsp_valid_sb;
  (* src = "Vortex_axi_nofpu.v:12633.66-12633.76" *)
  wire [6:0] flush_addr;
  (* src = "Vortex_axi_nofpu.v:12635.7-12635.19" *)
  wire flush_enable;
  (* src = "Vortex_axi_nofpu.v:12637.7-12637.18" *)
  wire flush_reset;
  (* src = "Vortex_axi_nofpu.v:12377.33-12377.49" *)
  wire [63:0] \genblk2.genblk1.mem_req_byteen_r ;
  (* src = "Vortex_axi_nofpu.v:12379.39-12379.53" *)
  wire [511:0] \genblk2.genblk1.mem_req_data_r ;
  (* src = "Vortex_axi_nofpu.v:12886.9-12886.19" *)
  wire \genblk5[0].bank_reset ;
  (* src = "Vortex_axi_nofpu.v:12776.9-12776.33" *)
  wire \genblk5[0].curr_bank_core_req_ready ;
  (* src = "Vortex_axi_nofpu.v:12782.47-12782.70" *)
  wire [31:0] \genblk5[0].curr_bank_core_rsp_data ;
  (* src = "Vortex_axi_nofpu.v:12780.27-12780.51" *)
  wire \genblk5[0].curr_bank_core_rsp_pmask ;
  (* src = "Vortex_axi_nofpu.v:12786.48-12786.70" *)
  wire [45:0] \genblk5[0].curr_bank_core_rsp_tag ;
  (* src = "Vortex_axi_nofpu.v:12784.69-12784.91" *)
  wire \genblk5[0].curr_bank_core_rsp_tid ;
  (* src = "Vortex_axi_nofpu.v:12778.9-12778.33" *)
  wire \genblk5[0].curr_bank_core_rsp_valid ;
  (* src = "Vortex_axi_nofpu.v:12800.70-12800.92" *)
  wire [24:0] \genblk5[0].curr_bank_mem_req_addr ;
  (* src = "Vortex_axi_nofpu.v:12796.41-12796.65" *)
  wire [3:0] \genblk5[0].curr_bank_mem_req_byteen ;
  (* src = "Vortex_axi_nofpu.v:12804.47-12804.69" *)
  wire [31:0] \genblk5[0].curr_bank_mem_req_data ;
  (* src = "Vortex_axi_nofpu.v:12802.33-12802.53" *)
  wire [1:0] \genblk5[0].curr_bank_mem_req_id ;
  (* src = "Vortex_axi_nofpu.v:12794.27-12794.50" *)
  wire \genblk5[0].curr_bank_mem_req_pmask ;
  (* src = "Vortex_axi_nofpu.v:12792.9-12792.29" *)
  wire \genblk5[0].curr_bank_mem_req_rw ;
  (* src = "Vortex_axi_nofpu.v:12790.9-12790.32" *)
  wire \genblk5[0].curr_bank_mem_req_valid ;
  (* src = "Vortex_axi_nofpu.v:12798.48-12798.70" *)
  wire [3:0] \genblk5[0].curr_bank_mem_req_wsel ;
  (* src = "Vortex_axi_nofpu.v:12812.39-12812.61" *)
  wire [511:0] \genblk5[0].curr_bank_mem_rsp_data ;
  (* src = "Vortex_axi_nofpu.v:12810.33-12810.53" *)
  wire [1:0] \genblk5[0].curr_bank_mem_rsp_id ;
  (* src = "Vortex_axi_nofpu.v:12814.9-12814.32" *)
  wire \genblk5[0].curr_bank_mem_rsp_ready ;
  (* src = "Vortex_axi_nofpu.v:12808.9-12808.32" *)
  wire \genblk5[0].curr_bank_mem_rsp_valid ;
  (* src = "Vortex_axi_nofpu.v:12886.9-12886.19" *)
  wire \genblk5[1].bank_reset ;
  (* src = "Vortex_axi_nofpu.v:12776.9-12776.33" *)
  wire \genblk5[1].curr_bank_core_req_ready ;
  (* src = "Vortex_axi_nofpu.v:12782.47-12782.70" *)
  wire [31:0] \genblk5[1].curr_bank_core_rsp_data ;
  (* src = "Vortex_axi_nofpu.v:12780.27-12780.51" *)
  wire \genblk5[1].curr_bank_core_rsp_pmask ;
  (* src = "Vortex_axi_nofpu.v:12786.48-12786.70" *)
  wire [45:0] \genblk5[1].curr_bank_core_rsp_tag ;
  (* src = "Vortex_axi_nofpu.v:12784.69-12784.91" *)
  wire \genblk5[1].curr_bank_core_rsp_tid ;
  (* src = "Vortex_axi_nofpu.v:12778.9-12778.33" *)
  wire \genblk5[1].curr_bank_core_rsp_valid ;
  (* src = "Vortex_axi_nofpu.v:12800.70-12800.92" *)
  wire [24:0] \genblk5[1].curr_bank_mem_req_addr ;
  (* src = "Vortex_axi_nofpu.v:12796.41-12796.65" *)
  wire [3:0] \genblk5[1].curr_bank_mem_req_byteen ;
  (* src = "Vortex_axi_nofpu.v:12804.47-12804.69" *)
  wire [31:0] \genblk5[1].curr_bank_mem_req_data ;
  (* src = "Vortex_axi_nofpu.v:12802.33-12802.53" *)
  wire [1:0] \genblk5[1].curr_bank_mem_req_id ;
  (* src = "Vortex_axi_nofpu.v:12794.27-12794.50" *)
  wire \genblk5[1].curr_bank_mem_req_pmask ;
  (* src = "Vortex_axi_nofpu.v:12792.9-12792.29" *)
  wire \genblk5[1].curr_bank_mem_req_rw ;
  (* src = "Vortex_axi_nofpu.v:12790.9-12790.32" *)
  wire \genblk5[1].curr_bank_mem_req_valid ;
  (* src = "Vortex_axi_nofpu.v:12798.48-12798.70" *)
  wire [3:0] \genblk5[1].curr_bank_mem_req_wsel ;
  (* src = "Vortex_axi_nofpu.v:12814.9-12814.32" *)
  wire \genblk5[1].curr_bank_mem_rsp_ready ;
  (* src = "Vortex_axi_nofpu.v:12808.9-12808.32" *)
  wire \genblk5[1].curr_bank_mem_rsp_valid ;
  (* src = "Vortex_axi_nofpu.v:12263.53-12263.65" *)
  output [25:0] mem_req_addr;
  wire [25:0] mem_req_addr;
  (* src = "Vortex_axi_nofpu.v:12457.46-12457.60" *)
  wire [25:0] mem_req_addr_c;
  (* src = "Vortex_axi_nofpu.v:12293.46-12293.61" *)
  wire [25:0] mem_req_addr_sb;
  (* src = "Vortex_axi_nofpu.v:12261.38-12261.52" *)
  output [63:0] mem_req_byteen;
  wire [63:0] mem_req_byteen;
  (* src = "Vortex_axi_nofpu.v:12461.39-12461.55" *)
  wire [3:0] mem_req_byteen_c;
  (* src = "Vortex_axi_nofpu.v:12363.39-12363.55" *)
  wire [3:0] mem_req_byteen_p;
  (* src = "Vortex_axi_nofpu.v:12265.44-12265.56" *)
  output [511:0] mem_req_data;
  wire [511:0] mem_req_data;
  (* src = "Vortex_axi_nofpu.v:12465.45-12465.59" *)
  wire [31:0] mem_req_data_c;
  (* src = "Vortex_axi_nofpu.v:12369.45-12369.59" *)
  wire [31:0] mem_req_data_p;
  (* src = "Vortex_axi_nofpu.v:12981.31-12981.41" *)
  wire [1:0] mem_req_id;
  (* src = "Vortex_axi_nofpu.v:12459.25-12459.40" *)
  wire mem_req_pmask_c;
  (* src = "Vortex_axi_nofpu.v:12365.25-12365.40" *)
  (* unused_bits = "0" *)
  wire mem_req_pmask_p;
  (* src = "Vortex_axi_nofpu.v:12269.13-12269.26" *)
  input mem_req_ready;
  wire mem_req_ready;
  (* src = "Vortex_axi_nofpu.v:12469.7-12469.22" *)
  wire mem_req_ready_c;
  (* src = "Vortex_axi_nofpu.v:12299.7-12299.23" *)
  wire mem_req_ready_sb;
  (* src = "Vortex_axi_nofpu.v:12259.14-12259.24" *)
  output mem_req_rw;
  wire mem_req_rw;
  (* src = "Vortex_axi_nofpu.v:12455.7-12455.19" *)
  wire mem_req_rw_c;
  (* src = "Vortex_axi_nofpu.v:12371.7-12371.19" *)
  wire mem_req_rw_p;
  (* src = "Vortex_axi_nofpu.v:12267.36-12267.47" *)
  output [52:0] mem_req_tag;
  wire [52:0] mem_req_tag;
  (* src = "Vortex_axi_nofpu.v:12297.29-12297.43" *)
  wire [52:0] mem_req_tag_sb;
  (* src = "Vortex_axi_nofpu.v:12257.14-12257.27" *)
  output mem_req_valid;
  wire mem_req_valid;
  (* src = "Vortex_axi_nofpu.v:12453.7-12453.22" *)
  wire mem_req_valid_c;
  (* src = "Vortex_axi_nofpu.v:12287.7-12287.23" *)
  wire mem_req_valid_sb;
  (* src = "Vortex_axi_nofpu.v:12463.46-12463.60" *)
  wire [3:0] mem_req_wsel_c;
  (* src = "Vortex_axi_nofpu.v:12367.46-12367.60" *)
  wire [3:0] mem_req_wsel_p;
  (* src = "Vortex_axi_nofpu.v:12273.43-12273.55" *)
  input [511:0] mem_rsp_data;
  wire [511:0] mem_rsp_data;
  (* src = "Vortex_axi_nofpu.v:12473.37-12473.51" *)
  wire [511:0] mem_rsp_data_c;
  (* src = "Vortex_axi_nofpu.v:12277.14-12277.27" *)
  output mem_rsp_ready;
  wire mem_rsp_ready;
  (* src = "Vortex_axi_nofpu.v:12477.7-12477.22" *)
  wire mem_rsp_ready_c;
  (* src = "Vortex_axi_nofpu.v:12275.35-12275.46" *)
  input [52:0] mem_rsp_tag;
  wire [52:0] mem_rsp_tag;
  (* src = "Vortex_axi_nofpu.v:12475.32-12475.45" *)
  wire [2:0] mem_rsp_tag_c;
  (* src = "Vortex_axi_nofpu.v:12605.32-12605.48" *)
  wire [2:0] mem_rsp_tag_qual;
  (* src = "Vortex_axi_nofpu.v:12271.13-12271.26" *)
  input mem_rsp_valid;
  wire mem_rsp_valid;
  (* src = "Vortex_axi_nofpu.v:12471.7-12471.22" *)
  wire mem_rsp_valid_c;
  (* src = "Vortex_axi_nofpu.v:12983.7-12983.17" *)
  wire mreq_reset;
  (* src = "Vortex_axi_nofpu.v:12608.7-12608.21" *)
  wire mrsq_out_ready;
  (* src = "Vortex_axi_nofpu.v:12607.7-12607.21" *)
  wire mrsq_out_valid;
  (* src = "Vortex_axi_nofpu.v:12610.7-12610.17" *)
  wire mrsq_reset;
  (* src = "Vortex_axi_nofpu.v:12672.82-12672.104" *)
  wire [49:0] per_bank_core_req_addr;
  (* src = "Vortex_axi_nofpu.v:12662.53-12662.77" *)
  wire [7:0] per_bank_core_req_byteen;
  (* src = "Vortex_axi_nofpu.v:12664.59-12664.81" *)
  wire [63:0] per_bank_core_req_data;
  (* src = "Vortex_axi_nofpu.v:12658.39-12658.62" *)
  wire [1:0] per_bank_core_req_pmask;
  (* src = "Vortex_axi_nofpu.v:12670.25-12670.45" *)
  wire [1:0] per_bank_core_req_rw;
  (* src = "Vortex_axi_nofpu.v:12668.60-12668.81" *)
  wire [91:0] per_bank_core_req_tag;
  (* src = "Vortex_axi_nofpu.v:12666.81-12666.102" *)
  wire [1:0] per_bank_core_req_tid;
  (* src = "Vortex_axi_nofpu.v:12656.25-12656.48" *)
  wire [1:0] per_bank_core_req_valid;
  (* src = "Vortex_axi_nofpu.v:12660.60-12660.82" *)
  wire [7:0] per_bank_core_req_wsel;
  (* src = "Vortex_axi_nofpu.v:12686.25-12686.48" *)
  wire [1:0] per_bank_core_rsp_ready;
  (* src = "Vortex_axi_nofpu.v:12704.25-12704.47" *)
  wire [1:0] per_bank_mem_req_ready;
  (* src = "Vortex_axi_nofpu.v:12231.13-12231.18" *)
  input reset;
  wire reset;
  assign _04_ = 4'hf & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) mem_req_byteen_p;
  assign _05_ = 64'h0000000000000000 & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _11_;
  assign _06_ = 32'd4294967295 & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) mem_req_data_p;
  assign _07_ = 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _12_;
  assign _08_ = ~ (* src = "Vortex_axi_nofpu.v:12877.57-12877.114" *) mem_rsp_tag_qual[2];
  assign \genblk5[0].curr_bank_mem_rsp_valid  = mrsq_out_valid && (* src = "Vortex_axi_nofpu.v:12877.38-12877.115" *) _08_;
  assign \genblk5[1].curr_bank_mem_rsp_valid  = mrsq_out_valid && (* src = "Vortex_axi_nofpu.v:12877.38-12877.115" *) mem_rsp_tag_qual[2];
  assign _09_ = - (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) $signed({ 27'h0000000, mem_req_wsel_p, 2'h0 });
  assign _10_ = - (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) $signed({ 24'h000000, mem_req_wsel_p, 5'h00 });
  assign _11_ = ~ (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _02_;
  assign _12_ = ~ (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _03_;
  assign \genblk2.genblk1.mem_req_byteen_r  = _05_ | (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _00_;
  assign \genblk2.genblk1.mem_req_data_r  = _07_ | (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _01_;
  assign _02_ = $signed(_09_) < 0 ? 4'hf << - _09_ : 4'hf >> _09_;
  assign _00_ = $signed(_09_) < 0 ? _04_ << - _09_ : _04_ >> _09_;
  assign _03_ = $signed(_10_) < 0 ? 32'd4294967295 << - _10_ : 32'd4294967295 >> _10_;
  assign _01_ = $signed(_10_) < 0 ? _06_ << - _10_ : _06_ >> _10_;
  wire [1:0] _31_ = { \genblk5[1].curr_bank_mem_rsp_ready , \genblk5[0].curr_bank_mem_rsp_ready  };
  assign mrsq_out_ready = _31_[mem_rsp_tag_qual[2] +: 1];
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:12639.17-12643.3" *)
  VX_reset_relay __flush_reset (
    .clk(clk),
    .reset(reset),
    .reset_o(flush_reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:12985.17-12989.3" *)
  VX_reset_relay __mreq_reset (
    .clk(clk),
    .reset(reset),
    .reset_o(mreq_reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:12612.17-12616.3" *)
  VX_reset_relay __mrsq_reset (
    .clk(clk),
    .reset(reset),
    .reset_o(mrsq_reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:12728.4-12748.3" *)
  \$paramod$3389ab6c5459f3e18096ff4e3d7f56b0fabd5533\VX_core_req_bank_sel  core_req_bank_sel (
    .clk(clk),
    .core_req_addr(core_req_addr_c),
    .core_req_byteen(core_req_byteen_c),
    .core_req_data(core_req_data_c),
    .core_req_ready(core_req_ready_c),
    .core_req_rw(core_req_rw_c),
    .core_req_tag(core_req_tag_c),
    .core_req_valid(core_req_valid_c),
    .per_bank_core_req_addr(per_bank_core_req_addr),
    .per_bank_core_req_byteen(per_bank_core_req_byteen),
    .per_bank_core_req_data(per_bank_core_req_data),
    .per_bank_core_req_pmask(per_bank_core_req_pmask),
    .per_bank_core_req_ready({ \genblk5[1].curr_bank_core_req_ready , \genblk5[0].curr_bank_core_req_ready  }),
    .per_bank_core_req_rw(per_bank_core_req_rw),
    .per_bank_core_req_tag(per_bank_core_req_tag),
    .per_bank_core_req_tid(per_bank_core_req_tid),
    .per_bank_core_req_valid(per_bank_core_req_valid),
    .per_bank_core_req_wsel(per_bank_core_req_wsel),
    .reset(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:12956.4-12970.3" *)
  \$paramod$e384d86d9a9498a0468ad8b09a27aa812a227d53\VX_core_rsp_merge  core_rsp_merge (
    .clk(clk),
    .core_rsp_data(core_rsp_data_c),
    .core_rsp_ready(core_rsp_ready_c),
    .core_rsp_tag(core_rsp_tag_c),
    .core_rsp_tmask(core_rsp_tmask_c),
    .core_rsp_valid(core_rsp_valid_c),
    .per_bank_core_rsp_data({ \genblk5[1].curr_bank_core_rsp_data , \genblk5[0].curr_bank_core_rsp_data  }),
    .per_bank_core_rsp_pmask({ \genblk5[1].curr_bank_core_rsp_pmask , \genblk5[0].curr_bank_core_rsp_pmask  }),
    .per_bank_core_rsp_ready(per_bank_core_rsp_ready),
    .per_bank_core_rsp_tag({ \genblk5[1].curr_bank_core_rsp_tag , \genblk5[0].curr_bank_core_rsp_tag  }),
    .per_bank_core_rsp_tid({ \genblk5[1].curr_bank_core_rsp_tid , \genblk5[0].curr_bank_core_rsp_tid  }),
    .per_bank_core_rsp_valid({ \genblk5[1].curr_bank_core_rsp_valid , \genblk5[0].curr_bank_core_rsp_valid  }),
    .reset(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:12649.4-12654.3" *)
  \$paramod$821f91c92000ed6b1f9509aae62a0aa5d3b2a5c5\VX_flush_ctrl  flush_ctrl (
    .addr_out(flush_addr),
    .clk(clk),
    .reset(flush_reset),
    .valid_out(flush_enable)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:12331.6-12340.5" *)
  \$paramod\VX_skid_buffer\DATAW=s32'00000000000000000000000001110001\PASSTHRU=1'0  \genblk1.core_rsp_sbuf  (
    .clk(clk),
    .data_in({ core_rsp_tmask_sb, core_rsp_data_sb, core_rsp_tag_sb }),
    .data_out({ core_rsp_tmask, core_rsp_data, core_rsp_tag }),
    .ready_in(core_rsp_ready_sb),
    .ready_out(core_rsp_ready),
    .reset(reset),
    .valid_in(core_rsp_valid_sb),
    .valid_out(core_rsp_valid)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:12494.6-12547.5" *)
  \$paramod$7528b535ded6675fd5f59a3dc4f96a033af773a8\VX_nc_bypass  \genblk3.nc_bypass  (
    .clk(clk),
    .core_req_addr_in(core_req_addr),
    .core_req_addr_out(core_req_addr_c),
    .core_req_byteen_in(core_req_byteen),
    .core_req_byteen_out(core_req_byteen_c),
    .core_req_data_in(core_req_data),
    .core_req_data_out(core_req_data_c),
    .core_req_ready_in(core_req_ready),
    .core_req_ready_out(core_req_ready_c),
    .core_req_rw_in(core_req_rw),
    .core_req_rw_out(core_req_rw_c),
    .core_req_tag_in(core_req_tag),
    .core_req_tag_out(core_req_tag_c),
    .core_req_valid_in(core_req_valid),
    .core_req_valid_out(core_req_valid_c),
    .core_rsp_data_in(core_rsp_data_c),
    .core_rsp_data_out(core_rsp_data_sb),
    .core_rsp_ready_in(core_rsp_ready_c),
    .core_rsp_ready_out(core_rsp_ready_sb),
    .core_rsp_tag_in(core_rsp_tag_c),
    .core_rsp_tag_out(core_rsp_tag_sb),
    .core_rsp_tmask_in(core_rsp_tmask_c),
    .core_rsp_tmask_out(core_rsp_tmask_sb),
    .core_rsp_valid_in(core_rsp_valid_c),
    .core_rsp_valid_out(core_rsp_valid_sb),
    .mem_req_addr_in(mem_req_addr_c),
    .mem_req_addr_out(mem_req_addr_sb),
    .mem_req_byteen_in(mem_req_byteen_c),
    .mem_req_byteen_out(mem_req_byteen_p),
    .mem_req_data_in(mem_req_data_c),
    .mem_req_data_out(mem_req_data_p),
    .mem_req_pmask_in(mem_req_pmask_c),
    .mem_req_pmask_out(mem_req_pmask_p),
    .mem_req_ready_in(mem_req_ready_c),
    .mem_req_ready_out(mem_req_ready_sb),
    .mem_req_rw_in(mem_req_rw_c),
    .mem_req_rw_out(mem_req_rw_p),
    .mem_req_tag_in({ mem_req_addr_c[0], mem_req_id }),
    .mem_req_tag_out(mem_req_tag_sb),
    .mem_req_valid_in(mem_req_valid_c),
    .mem_req_valid_out(mem_req_valid_sb),
    .mem_req_wsel_in(mem_req_wsel_c),
    .mem_req_wsel_out(mem_req_wsel_p),
    .mem_rsp_data_in(mem_rsp_data),
    .mem_rsp_data_out(mem_rsp_data_c),
    .mem_rsp_ready_in(mem_rsp_ready),
    .mem_rsp_ready_out(mem_rsp_ready_c),
    .mem_rsp_tag_in(mem_rsp_tag),
    .mem_rsp_tag_out(mem_rsp_tag_c),
    .mem_rsp_valid_in(mem_rsp_valid),
    .mem_rsp_valid_out(mem_rsp_valid_c),
    .reset(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:12888.19-12892.5" *)
  VX_reset_relay \genblk5[0].__bank_reset  (
    .clk(clk),
    .reset(reset),
    .reset_o(\genblk5[0].bank_reset )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:12910.6-12944.5" *)
  \$paramod$2f5e6269db76a611ffead447164d3135c3ad0b65\VX_bank  \genblk5[0].bank  (
    .clk(clk),
    .core_req_addr(per_bank_core_req_addr[24:0]),
    .core_req_byteen(per_bank_core_req_byteen[3:0]),
    .core_req_data(per_bank_core_req_data[31:0]),
    .core_req_pmask(per_bank_core_req_pmask[0]),
    .core_req_ready(\genblk5[0].curr_bank_core_req_ready ),
    .core_req_rw(per_bank_core_req_rw[0]),
    .core_req_tag(per_bank_core_req_tag[45:0]),
    .core_req_tid(per_bank_core_req_tid[0]),
    .core_req_valid(per_bank_core_req_valid[0]),
    .core_req_wsel(per_bank_core_req_wsel[3:0]),
    .core_rsp_data(\genblk5[0].curr_bank_core_rsp_data ),
    .core_rsp_pmask(\genblk5[0].curr_bank_core_rsp_pmask ),
    .core_rsp_ready(per_bank_core_rsp_ready[0]),
    .core_rsp_tag(\genblk5[0].curr_bank_core_rsp_tag ),
    .core_rsp_tid(\genblk5[0].curr_bank_core_rsp_tid ),
    .core_rsp_valid(\genblk5[0].curr_bank_core_rsp_valid ),
    .flush_addr(flush_addr),
    .flush_enable(flush_enable),
    .mem_req_addr(\genblk5[0].curr_bank_mem_req_addr ),
    .mem_req_byteen(\genblk5[0].curr_bank_mem_req_byteen ),
    .mem_req_data(\genblk5[0].curr_bank_mem_req_data ),
    .mem_req_id(\genblk5[0].curr_bank_mem_req_id ),
    .mem_req_pmask(\genblk5[0].curr_bank_mem_req_pmask ),
    .mem_req_ready(per_bank_mem_req_ready[0]),
    .mem_req_rw(\genblk5[0].curr_bank_mem_req_rw ),
    .mem_req_valid(\genblk5[0].curr_bank_mem_req_valid ),
    .mem_req_wsel(\genblk5[0].curr_bank_mem_req_wsel ),
    .mem_rsp_data(\genblk5[0].curr_bank_mem_rsp_data ),
    .mem_rsp_id(\genblk5[0].curr_bank_mem_rsp_id ),
    .mem_rsp_ready(\genblk5[0].curr_bank_mem_rsp_ready ),
    .mem_rsp_valid(\genblk5[0].curr_bank_mem_rsp_valid ),
    .reset(\genblk5[0].bank_reset )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:12888.19-12892.5" *)
  VX_reset_relay \genblk5[1].__bank_reset  (
    .clk(clk),
    .reset(reset),
    .reset_o(\genblk5[1].bank_reset )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:12910.6-12944.5" *)
  \$paramod$bb5b595c49ed29f831538e96867c05ad5298d0f4\VX_bank  \genblk5[1].bank  (
    .clk(clk),
    .core_req_addr(per_bank_core_req_addr[49:25]),
    .core_req_byteen(per_bank_core_req_byteen[7:4]),
    .core_req_data(per_bank_core_req_data[63:32]),
    .core_req_pmask(per_bank_core_req_pmask[1]),
    .core_req_ready(\genblk5[1].curr_bank_core_req_ready ),
    .core_req_rw(per_bank_core_req_rw[1]),
    .core_req_tag(per_bank_core_req_tag[91:46]),
    .core_req_tid(per_bank_core_req_tid[1]),
    .core_req_valid(per_bank_core_req_valid[1]),
    .core_req_wsel(per_bank_core_req_wsel[7:4]),
    .core_rsp_data(\genblk5[1].curr_bank_core_rsp_data ),
    .core_rsp_pmask(\genblk5[1].curr_bank_core_rsp_pmask ),
    .core_rsp_ready(per_bank_core_rsp_ready[1]),
    .core_rsp_tag(\genblk5[1].curr_bank_core_rsp_tag ),
    .core_rsp_tid(\genblk5[1].curr_bank_core_rsp_tid ),
    .core_rsp_valid(\genblk5[1].curr_bank_core_rsp_valid ),
    .flush_addr(flush_addr),
    .flush_enable(flush_enable),
    .mem_req_addr(\genblk5[1].curr_bank_mem_req_addr ),
    .mem_req_byteen(\genblk5[1].curr_bank_mem_req_byteen ),
    .mem_req_data(\genblk5[1].curr_bank_mem_req_data ),
    .mem_req_id(\genblk5[1].curr_bank_mem_req_id ),
    .mem_req_pmask(\genblk5[1].curr_bank_mem_req_pmask ),
    .mem_req_ready(per_bank_mem_req_ready[1]),
    .mem_req_rw(\genblk5[1].curr_bank_mem_req_rw ),
    .mem_req_valid(\genblk5[1].curr_bank_mem_req_valid ),
    .mem_req_wsel(\genblk5[1].curr_bank_mem_req_wsel ),
    .mem_rsp_data(\genblk5[0].curr_bank_mem_rsp_data ),
    .mem_rsp_id(\genblk5[0].curr_bank_mem_rsp_id ),
    .mem_rsp_ready(\genblk5[1].curr_bank_mem_rsp_ready ),
    .mem_rsp_valid(\genblk5[1].curr_bank_mem_rsp_valid ),
    .reset(\genblk5[1].bank_reset )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:12995.4-13004.3" *)
  \$paramod$b8e2ed34812e31697b47cff10128023781e86811\VX_stream_arbiter  mem_req_arb (
    .clk(clk),
    .data_in({ \genblk5[1].curr_bank_mem_req_addr , 1'h1, \genblk5[1].curr_bank_mem_req_id , \genblk5[1].curr_bank_mem_req_rw , \genblk5[1].curr_bank_mem_req_pmask , \genblk5[1].curr_bank_mem_req_byteen , \genblk5[1].curr_bank_mem_req_wsel , \genblk5[1].curr_bank_mem_req_data , \genblk5[0].curr_bank_mem_req_addr , 1'h0, \genblk5[0].curr_bank_mem_req_id , \genblk5[0].curr_bank_mem_req_rw , \genblk5[0].curr_bank_mem_req_pmask , \genblk5[0].curr_bank_mem_req_byteen , \genblk5[0].curr_bank_mem_req_wsel , \genblk5[0].curr_bank_mem_req_data  }),
    .data_out({ mem_req_addr_c, mem_req_id, mem_req_rw_c, mem_req_pmask_c, mem_req_byteen_c, mem_req_wsel_c, mem_req_data_c }),
    .ready_in(per_bank_mem_req_ready),
    .ready_out(mem_req_ready_c),
    .reset(mreq_reset),
    .valid_in({ \genblk5[1].curr_bank_mem_req_valid , \genblk5[0].curr_bank_mem_req_valid  }),
    .valid_out(mem_req_valid_c)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:12304.4-12313.3" *)
  \$paramod\VX_skid_buffer\DATAW=s32'00000000000000000000001010010000\PASSTHRU=1'0  mem_req_sbuf (
    .clk(clk),
    .data_in({ mem_req_rw_p, \genblk2.genblk1.mem_req_byteen_r , mem_req_addr_sb, \genblk2.genblk1.mem_req_data_r , mem_req_tag_sb }),
    .data_out({ mem_req_rw, mem_req_byteen, mem_req_addr, mem_req_data, mem_req_tag }),
    .ready_in(mem_req_ready_sb),
    .ready_out(mem_req_ready),
    .reset(reset),
    .valid_in(mem_req_valid_sb),
    .valid_out(mem_req_valid)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:12622.4-12631.3" *)
  \$paramod$e4056083279e910344c5994087edc507def79248\VX_elastic_buffer  mem_rsp_queue (
    .clk(clk),
    .data_in({ mem_rsp_tag_c, mem_rsp_data_c }),
    .data_out({ mem_rsp_tag_qual[2], \genblk5[0].curr_bank_mem_rsp_id , \genblk5[0].curr_bank_mem_rsp_data  }),
    .ready_in(mem_rsp_ready_c),
    .ready_out(mrsq_out_ready),
    .reset(mrsq_reset),
    .valid_in(mem_rsp_valid_c),
    .valid_out(mrsq_out_valid)
  );
  assign mem_rsp_tag_qual[1:0] = \genblk5[0].curr_bank_mem_rsp_id ;
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_skid_buffer" *)
(* src = "Vortex_axi_nofpu.v:10980.1-11158.10" *)
module \$paramod$fb741622555e5f40a9904951050b026bc1d3e578\VX_skid_buffer (clk, reset, valid_in, ready_in, data_in, data_out, ready_out, valid_out);
  (* src = "Vortex_axi_nofpu.v:11077.5-11088.8" *)
  wire [250:0] _00_;
  wire _01_;
  wire _02_;
  (* src = "Vortex_axi_nofpu.v:11069.16-11069.39" *)
  wire _03_;
  (* src = "Vortex_axi_nofpu.v:11082.10-11082.28" *)
  wire _04_;
  (* src = "Vortex_axi_nofpu.v:11054.16-11054.28" *)
  wire _05_;
  (* src = "Vortex_axi_nofpu.v:11074.23-11074.45" *)
  wire _06_;
  wire [250:0] _07_;
  (* src = "Vortex_axi_nofpu.v:10999.13-10999.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_nofpu.v:11007.27-11007.34" *)
  input [250:0] data_in;
  wire [250:0] data_in;
  (* src = "Vortex_axi_nofpu.v:11009.28-11009.36" *)
  output [250:0] data_out;
  reg [250:0] data_out;
  (* src = "Vortex_axi_nofpu.v:11046.23-11046.29" *)
  reg [250:0] \genblk1.genblk1.genblk1.buffer ;
  (* src = "Vortex_axi_nofpu.v:11054.10-11054.13" *)
  wire \genblk1.genblk1.genblk1.pop ;
  (* src = "Vortex_axi_nofpu.v:11052.10-11052.14" *)
  wire \genblk1.genblk1.genblk1.push ;
  (* src = "Vortex_axi_nofpu.v:11050.9-11050.19" *)
  reg \genblk1.genblk1.genblk1.use_buffer ;
  (* src = "Vortex_axi_nofpu.v:11005.14-11005.22" *)
  output ready_in;
  wire ready_in;
  (* src = "Vortex_axi_nofpu.v:11011.13-11011.22" *)
  input ready_out;
  wire ready_out;
  (* src = "Vortex_axi_nofpu.v:11001.13-11001.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_nofpu.v:11003.13-11003.21" *)
  input valid_in;
  wire valid_in;
  (* src = "Vortex_axi_nofpu.v:11013.14-11013.23" *)
  output valid_out;
  reg valid_out;
  (* src = "Vortex_axi_nofpu.v:11056.5-11075.9" *)
  always @(posedge clk)
    if (_02_) \genblk1.genblk1.genblk1.use_buffer  <= 1'h0;
    else if (_03_) \genblk1.genblk1.genblk1.use_buffer  <= 1'h1;
  (* src = "Vortex_axi_nofpu.v:11077.5-11088.8" *)
  always @(posedge clk)
    if (_01_) data_out <= _00_;
  (* src = "Vortex_axi_nofpu.v:11077.5-11088.8" *)
  always @(posedge clk)
    if (\genblk1.genblk1.genblk1.push ) \genblk1.genblk1.genblk1.buffer  <= data_in;
  (* src = "Vortex_axi_nofpu.v:11056.5-11075.9" *)
  always @(posedge clk)
    if (reset) valid_out <= 1'h0;
    else if (\genblk1.genblk1.genblk1.pop ) valid_out <= _06_;
  assign _01_ = | { _04_, ready_out };
  assign _02_ = | { ready_out, reset };
  assign \genblk1.genblk1.genblk1.push  = valid_in && (* src = "Vortex_axi_nofpu.v:11052.17-11052.37" *) ready_in;
  assign _03_ = valid_in && (* src = "Vortex_axi_nofpu.v:11069.16-11069.39" *) valid_out;
  assign _04_ = \genblk1.genblk1.genblk1.pop  && (* src = "Vortex_axi_nofpu.v:11082.10-11082.28" *) ready_in;
  assign _05_ = ! (* src = "Vortex_axi_nofpu.v:11054.16-11054.28" *) valid_out;
  assign ready_in = ! (* src = "Vortex_axi_nofpu.v:11090.23-11090.34" *) \genblk1.genblk1.genblk1.use_buffer ;
  assign \genblk1.genblk1.genblk1.pop  = _05_ || (* src = "Vortex_axi_nofpu.v:11054.16-11054.41" *) ready_out;
  assign _06_ = valid_in || (* src = "Vortex_axi_nofpu.v:11074.23-11074.45" *) \genblk1.genblk1.genblk1.use_buffer ;
  assign _07_ = ready_out ? (* src = "Vortex_axi_nofpu.v:11085.15-11085.24|Vortex_axi_nofpu.v:11085.11-11087.28" *) \genblk1.genblk1.genblk1.buffer  : 251'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _00_ = _04_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:11082.10-11082.28|Vortex_axi_nofpu.v:11082.6-11087.28" *) data_in : _07_;
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_pipe_register" *)
(* src = "Vortex_axi_nofpu.v:8880.1-8980.10" *)
module \$paramod$ff75061401984b42a0e1b0eb7a918d5cac4c9b71\VX_pipe_register (clk, reset, enable, data_in, data_out);
  (* src = "Vortex_axi_nofpu.v:8894.13-8894.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_nofpu.v:8900.27-8900.34" *)
  input [150:0] data_in;
  wire [150:0] data_in;
  (* src = "Vortex_axi_nofpu.v:8902.28-8902.36" *)
  output [150:0] data_out;
  wire [150:0] data_out;
  (* src = "Vortex_axi_nofpu.v:8898.13-8898.19" *)
  input enable;
  wire enable;
  (* src = "Vortex_axi_nofpu.v:8943.34-8943.41" *)
  reg [149:0] \genblk1.genblk1.genblk1.genblk1.value_d ;
  (* src = "Vortex_axi_nofpu.v:8945.24-8945.31" *)
  reg \genblk1.genblk1.genblk1.genblk1.value_r ;
  (* src = "Vortex_axi_nofpu.v:8896.13-8896.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_nofpu.v:8956.5-8960.50" *)
  always @(posedge clk)
    if (enable) \genblk1.genblk1.genblk1.genblk1.value_d  <= data_in[149:0];
  (* src = "Vortex_axi_nofpu.v:8947.5-8954.52" *)
  always @(posedge clk)
    if (reset) \genblk1.genblk1.genblk1.genblk1.value_r  <= 1'h0;
    else if (enable) \genblk1.genblk1.genblk1.genblk1.value_r  <= data_in[150];
  assign data_out = { \genblk1.genblk1.genblk1.genblk1.value_r , \genblk1.genblk1.genblk1.genblk1.value_d  };
endmodule

(* hdlname = "\\VX_cluster" *)
(* src = "Vortex_axi_nofpu.v:390.1-542.10" *)
module \$paramod\VX_cluster\CLUSTER_ID=s32'00000000000000000000000000000000 (clk, reset, mem_req_valid, mem_req_rw, mem_req_byteen, mem_req_addr, mem_req_data, mem_req_tag, mem_req_ready, mem_rsp_valid, mem_rsp_data, mem_rsp_tag, mem_rsp_ready, busy);
  (* src = "Vortex_axi_nofpu.v:435.14-435.18" *)
  output busy;
  wire busy;
  (* src = "Vortex_axi_nofpu.v:409.13-409.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_nofpu.v:465.9-465.19" *)
  wire \genblk1[0].core_reset ;
  (* src = "Vortex_axi_nofpu.v:497.9-497.22" *)
  wire \genblk2.mem_arb_reset ;
  (* src = "Vortex_axi_nofpu.v:419.56-419.68" *)
  output [25:0] mem_req_addr;
  wire [25:0] mem_req_addr;
  (* src = "Vortex_axi_nofpu.v:417.41-417.55" *)
  output [63:0] mem_req_byteen;
  wire [63:0] mem_req_byteen;
  (* src = "Vortex_axi_nofpu.v:421.47-421.59" *)
  output [511:0] mem_req_data;
  wire [511:0] mem_req_data;
  (* src = "Vortex_axi_nofpu.v:425.13-425.26" *)
  input mem_req_ready;
  wire mem_req_ready;
  (* src = "Vortex_axi_nofpu.v:415.14-415.24" *)
  output mem_req_rw;
  wire mem_req_rw;
  (* src = "Vortex_axi_nofpu.v:423.230-423.241" *)
  output [53:0] mem_req_tag;
  wire [53:0] mem_req_tag;
  (* src = "Vortex_axi_nofpu.v:413.14-413.27" *)
  output mem_req_valid;
  wire mem_req_valid;
  (* src = "Vortex_axi_nofpu.v:429.46-429.58" *)
  input [511:0] mem_rsp_data;
  wire [511:0] mem_rsp_data;
  (* src = "Vortex_axi_nofpu.v:433.14-433.27" *)
  output mem_rsp_ready;
  wire mem_rsp_ready;
  (* src = "Vortex_axi_nofpu.v:431.229-431.240" *)
  input [53:0] mem_rsp_tag;
  wire [53:0] mem_rsp_tag;
  (* src = "Vortex_axi_nofpu.v:427.13-427.26" *)
  input mem_rsp_valid;
  wire mem_rsp_valid;
  (* src = "Vortex_axi_nofpu.v:443.49-443.70" *)
  wire [25:0] per_core_mem_req_addr;
  (* src = "Vortex_axi_nofpu.v:441.34-441.57" *)
  wire [63:0] per_core_mem_req_byteen;
  (* src = "Vortex_axi_nofpu.v:445.40-445.61" *)
  wire [511:0] per_core_mem_req_data;
  (* src = "Vortex_axi_nofpu.v:449.13-449.35" *)
  wire per_core_mem_req_ready;
  (* src = "Vortex_axi_nofpu.v:439.13-439.32" *)
  wire per_core_mem_req_rw;
  (* src = "Vortex_axi_nofpu.v:447.1321-447.1341" *)
  wire [53:0] per_core_mem_req_tag;
  (* src = "Vortex_axi_nofpu.v:437.13-437.35" *)
  wire per_core_mem_req_valid;
  (* src = "Vortex_axi_nofpu.v:453.40-453.61" *)
  wire [511:0] per_core_mem_rsp_data;
  (* src = "Vortex_axi_nofpu.v:457.13-457.35" *)
  wire per_core_mem_rsp_ready;
  (* src = "Vortex_axi_nofpu.v:455.1321-455.1341" *)
  wire [53:0] per_core_mem_rsp_tag;
  (* src = "Vortex_axi_nofpu.v:451.13-451.35" *)
  wire per_core_mem_rsp_valid;
  (* src = "Vortex_axi_nofpu.v:411.13-411.18" *)
  input reset;
  wire reset;
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:467.19-471.5" *)
  VX_reset_relay \genblk1[0].__core_reset  (
    .clk(clk),
    .reset(reset),
    .reset_o(\genblk1[0].core_reset )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:473.46-488.5" *)
  \$paramod\VX_core\CORE_ID=s32'00000000000000000000000000000000  \genblk1[0].core  (
    .busy(busy),
    .clk(clk),
    .mem_req_addr(per_core_mem_req_addr),
    .mem_req_byteen(per_core_mem_req_byteen),
    .mem_req_data(per_core_mem_req_data),
    .mem_req_ready(per_core_mem_req_ready),
    .mem_req_rw(per_core_mem_req_rw),
    .mem_req_tag(per_core_mem_req_tag),
    .mem_req_valid(per_core_mem_req_valid),
    .mem_rsp_data(per_core_mem_rsp_data),
    .mem_rsp_ready(per_core_mem_rsp_ready),
    .mem_rsp_tag(per_core_mem_rsp_tag),
    .mem_rsp_valid(per_core_mem_rsp_valid),
    .reset(\genblk1[0].core_reset )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:499.19-503.5" *)
  VX_reset_relay \genblk2.__mem_arb_reset  (
    .clk(clk),
    .reset(reset),
    .reset_o(\genblk2.mem_arb_reset )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:514.6-539.5" *)
  \$paramod$338198d193f65bf875000d05edd4792a3a0fca70\VX_mem_arb  \genblk2.mem_arb  (
    .clk(clk),
    .req_addr_in(per_core_mem_req_addr),
    .req_addr_out(mem_req_addr),
    .req_byteen_in(per_core_mem_req_byteen),
    .req_byteen_out(mem_req_byteen),
    .req_data_in(per_core_mem_req_data),
    .req_data_out(mem_req_data),
    .req_ready_in(per_core_mem_req_ready),
    .req_ready_out(mem_req_ready),
    .req_rw_in(per_core_mem_req_rw),
    .req_rw_out(mem_req_rw),
    .req_tag_in(per_core_mem_req_tag),
    .req_tag_out(mem_req_tag),
    .req_valid_in(per_core_mem_req_valid),
    .req_valid_out(mem_req_valid),
    .reset(\genblk2.mem_arb_reset ),
    .rsp_data_in(mem_rsp_data),
    .rsp_data_out(per_core_mem_rsp_data),
    .rsp_ready_in(mem_rsp_ready),
    .rsp_ready_out(per_core_mem_rsp_ready),
    .rsp_tag_in(mem_rsp_tag),
    .rsp_tag_out(per_core_mem_rsp_tag),
    .rsp_valid_in(mem_rsp_valid),
    .rsp_valid_out(per_core_mem_rsp_valid)
  );
endmodule

(* hdlname = "\\VX_core" *)
(* src = "Vortex_axi_nofpu.v:1549.1-2285.10" *)
module \$paramod\VX_core\CORE_ID=s32'00000000000000000000000000000000 (clk, reset, mem_req_valid, mem_req_rw, mem_req_byteen, mem_req_addr, mem_req_data, mem_req_tag, mem_req_ready, mem_rsp_valid, mem_rsp_data, mem_rsp_tag, mem_rsp_ready, busy);
  (* src = "Vortex_axi_nofpu.v:1594.14-1594.18" *)
  output busy;
  wire busy;
  (* src = "Vortex_axi_nofpu.v:1568.13-1568.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_nofpu.v:1692.16-1692.20" *)
  wire [59:0] \dcache_req_if.addr ;
  (* src = "Vortex_axi_nofpu.v:1690.15-1690.21" *)
  wire [7:0] \dcache_req_if.byteen ;
  (* src = "Vortex_axi_nofpu.v:1694.16-1694.20" *)
  wire [63:0] \dcache_req_if.data ;
  (* src = "Vortex_axi_nofpu.v:1698.15-1698.20" *)
  wire [1:0] \dcache_req_if.ready ;
  (* src = "Vortex_axi_nofpu.v:1688.15-1688.17" *)
  wire [1:0] \dcache_req_if.rw ;
  (* src = "Vortex_axi_nofpu.v:1696.16-1696.19" *)
  wire [95:0] \dcache_req_if.tag ;
  (* src = "Vortex_axi_nofpu.v:1686.15-1686.20" *)
  wire [1:0] \dcache_req_if.valid ;
  (* src = "Vortex_axi_nofpu.v:1721.16-1721.20" *)
  wire [63:0] \dcache_rsp_if.data ;
  (* src = "Vortex_axi_nofpu.v:1725.9-1725.14" *)
  wire \dcache_rsp_if.ready ;
  (* src = "Vortex_axi_nofpu.v:1723.16-1723.19" *)
  wire [47:0] \dcache_rsp_if.tag ;
  (* src = "Vortex_axi_nofpu.v:1719.15-1719.20" *)
  wire [1:0] \dcache_rsp_if.tmask ;
  (* src = "Vortex_axi_nofpu.v:1717.9-1717.14" *)
  wire \dcache_rsp_if.valid ;
  (* src = "Vortex_axi_nofpu.v:1743.16-1743.20" *)
  wire [29:0] \icache_req_if.addr ;
  (* src = "Vortex_axi_nofpu.v:1747.9-1747.14" *)
  wire \icache_req_if.ready ;
  (* src = "Vortex_axi_nofpu.v:1745.16-1745.19" *)
  wire [44:0] \icache_req_if.tag ;
  (* src = "Vortex_axi_nofpu.v:1741.9-1741.14" *)
  wire \icache_req_if.valid ;
  (* src = "Vortex_axi_nofpu.v:1765.16-1765.20" *)
  wire [31:0] \icache_rsp_if.data ;
  (* src = "Vortex_axi_nofpu.v:1769.9-1769.14" *)
  wire \icache_rsp_if.ready ;
  (* src = "Vortex_axi_nofpu.v:1767.16-1767.19" *)
  wire [44:0] \icache_rsp_if.tag ;
  (* src = "Vortex_axi_nofpu.v:1763.9-1763.14" *)
  wire \icache_rsp_if.valid ;
  (* src = "Vortex_axi_nofpu.v:1578.56-1578.68" *)
  output [25:0] mem_req_addr;
  wire [25:0] mem_req_addr;
  (* src = "Vortex_axi_nofpu.v:1576.41-1576.55" *)
  output [63:0] mem_req_byteen;
  wire [63:0] mem_req_byteen;
  (* src = "Vortex_axi_nofpu.v:1580.47-1580.59" *)
  output [511:0] mem_req_data;
  wire [511:0] mem_req_data;
  (* src = "Vortex_axi_nofpu.v:1584.13-1584.26" *)
  input mem_req_ready;
  wire mem_req_ready;
  (* src = "Vortex_axi_nofpu.v:1574.14-1574.24" *)
  output mem_req_rw;
  wire mem_req_rw;
  (* src = "Vortex_axi_nofpu.v:1582.230-1582.241" *)
  output [53:0] mem_req_tag;
  wire [53:0] mem_req_tag;
  (* src = "Vortex_axi_nofpu.v:1572.14-1572.27" *)
  output mem_req_valid;
  wire mem_req_valid;
  (* src = "Vortex_axi_nofpu.v:1588.46-1588.58" *)
  input [511:0] mem_rsp_data;
  wire [511:0] mem_rsp_data;
  (* src = "Vortex_axi_nofpu.v:1592.14-1592.27" *)
  output mem_rsp_ready;
  wire mem_rsp_ready;
  (* src = "Vortex_axi_nofpu.v:1590.229-1590.240" *)
  input [53:0] mem_rsp_tag;
  wire [53:0] mem_rsp_tag;
  (* src = "Vortex_axi_nofpu.v:1586.13-1586.26" *)
  input mem_rsp_valid;
  wire mem_rsp_valid;
  (* src = "Vortex_axi_nofpu.v:1899.29-1899.33" *)
  wire [25:0] \mem_unit.dcache_mem_req_if.addr ;
  (* src = "Vortex_axi_nofpu.v:1897.28-1897.34" *)
  wire [63:0] \mem_unit.dcache_mem_req_if.byteen ;
  (* src = "Vortex_axi_nofpu.v:1901.29-1901.33" *)
  wire [511:0] \mem_unit.dcache_mem_req_if.data ;
  (* src = "Vortex_axi_nofpu.v:1905.10-1905.15" *)
  wire \mem_unit.dcache_mem_req_if.ready ;
  (* src = "Vortex_axi_nofpu.v:1895.10-1895.12" *)
  wire \mem_unit.dcache_mem_req_if.rw ;
  (* src = "Vortex_axi_nofpu.v:1903.28-1903.31" *)
  wire [52:0] \mem_unit.dcache_mem_req_if.tag ;
  (* src = "Vortex_axi_nofpu.v:1893.10-1893.15" *)
  wire \mem_unit.dcache_mem_req_if.valid ;
  (* src = "Vortex_axi_nofpu.v:1921.29-1921.33" *)
  wire [511:0] \mem_unit.dcache_mem_rsp_if.data ;
  (* src = "Vortex_axi_nofpu.v:1925.10-1925.15" *)
  wire \mem_unit.dcache_mem_rsp_if.ready ;
  (* src = "Vortex_axi_nofpu.v:1923.28-1923.31" *)
  wire [52:0] \mem_unit.dcache_mem_rsp_if.tag ;
  (* src = "Vortex_axi_nofpu.v:1919.10-1919.15" *)
  wire \mem_unit.dcache_mem_rsp_if.valid ;
  (* src = "Vortex_axi_nofpu.v:1948.17-1948.21" *)
  wire [59:0] \mem_unit.dcache_req_tmp_if.addr ;
  (* src = "Vortex_axi_nofpu.v:1946.16-1946.22" *)
  wire [7:0] \mem_unit.dcache_req_tmp_if.byteen ;
  (* src = "Vortex_axi_nofpu.v:1950.17-1950.21" *)
  wire [63:0] \mem_unit.dcache_req_tmp_if.data ;
  (* src = "Vortex_axi_nofpu.v:1954.16-1954.21" *)
  wire [1:0] \mem_unit.dcache_req_tmp_if.ready ;
  (* src = "Vortex_axi_nofpu.v:1944.16-1944.18" *)
  wire [1:0] \mem_unit.dcache_req_tmp_if.rw ;
  (* src = "Vortex_axi_nofpu.v:1952.17-1952.20" *)
  wire [93:0] \mem_unit.dcache_req_tmp_if.tag ;
  (* src = "Vortex_axi_nofpu.v:1942.16-1942.21" *)
  wire [1:0] \mem_unit.dcache_req_tmp_if.valid ;
  (* src = "Vortex_axi_nofpu.v:1992.9-1992.21" *)
  wire \mem_unit.dcache_reset ;
  (* src = "Vortex_axi_nofpu.v:1975.17-1975.21" *)
  wire [63:0] \mem_unit.dcache_rsp_tmp_if.data ;
  (* src = "Vortex_axi_nofpu.v:1979.10-1979.15" *)
  wire \mem_unit.dcache_rsp_tmp_if.ready ;
  (* src = "Vortex_axi_nofpu.v:1977.17-1977.20" *)
  wire [46:0] \mem_unit.dcache_rsp_tmp_if.tag ;
  (* src = "Vortex_axi_nofpu.v:1973.16-1973.21" *)
  wire [1:0] \mem_unit.dcache_rsp_tmp_if.tmask ;
  (* src = "Vortex_axi_nofpu.v:1971.10-1971.15" *)
  wire \mem_unit.dcache_rsp_tmp_if.valid ;
  (* src = "Vortex_axi_nofpu.v:2157.10-2157.24" *)
  wire \mem_unit.genblk1.smem_arb_reset ;
  (* src = "Vortex_axi_nofpu.v:2121.18-2121.22" *)
  wire [59:0] \mem_unit.genblk1.smem_req_if.addr ;
  (* src = "Vortex_axi_nofpu.v:2119.17-2119.23" *)
  wire [7:0] \mem_unit.genblk1.smem_req_if.byteen ;
  (* src = "Vortex_axi_nofpu.v:2123.18-2123.22" *)
  wire [63:0] \mem_unit.genblk1.smem_req_if.data ;
  (* src = "Vortex_axi_nofpu.v:2127.17-2127.22" *)
  wire [1:0] \mem_unit.genblk1.smem_req_if.ready ;
  (* src = "Vortex_axi_nofpu.v:2117.17-2117.19" *)
  wire [1:0] \mem_unit.genblk1.smem_req_if.rw ;
  (* src = "Vortex_axi_nofpu.v:2125.18-2125.21" *)
  wire [93:0] \mem_unit.genblk1.smem_req_if.tag ;
  (* src = "Vortex_axi_nofpu.v:2115.17-2115.22" *)
  wire [1:0] \mem_unit.genblk1.smem_req_if.valid ;
  (* src = "Vortex_axi_nofpu.v:2165.10-2165.20" *)
  wire \mem_unit.genblk1.smem_reset ;
  (* src = "Vortex_axi_nofpu.v:2148.18-2148.22" *)
  wire [63:0] \mem_unit.genblk1.smem_rsp_if.data ;
  (* src = "Vortex_axi_nofpu.v:2152.11-2152.16" *)
  wire \mem_unit.genblk1.smem_rsp_if.ready ;
  (* src = "Vortex_axi_nofpu.v:2150.18-2150.21" *)
  wire [46:0] \mem_unit.genblk1.smem_rsp_if.tag ;
  (* src = "Vortex_axi_nofpu.v:2146.17-2146.22" *)
  wire [1:0] \mem_unit.genblk1.smem_rsp_if.tmask ;
  (* src = "Vortex_axi_nofpu.v:2144.11-2144.16" *)
  wire \mem_unit.genblk1.smem_rsp_if.valid ;
  (* src = "Vortex_axi_nofpu.v:1848.29-1848.33" *)
  wire [25:0] \mem_unit.icache_mem_req_if.addr ;
  (* src = "Vortex_axi_nofpu.v:1846.28-1846.34" *)
  wire [63:0] \mem_unit.icache_mem_req_if.byteen ;
  (* src = "Vortex_axi_nofpu.v:1850.29-1850.33" *)
  wire [511:0] \mem_unit.icache_mem_req_if.data ;
  (* src = "Vortex_axi_nofpu.v:1854.10-1854.15" *)
  wire \mem_unit.icache_mem_req_if.ready ;
  (* src = "Vortex_axi_nofpu.v:1844.10-1844.12" *)
  wire \mem_unit.icache_mem_req_if.rw ;
  (* src = "Vortex_axi_nofpu.v:1852.16-1852.19" *)
  wire \mem_unit.icache_mem_req_if.tag ;
  (* src = "Vortex_axi_nofpu.v:1842.10-1842.15" *)
  wire \mem_unit.icache_mem_req_if.valid ;
  (* src = "Vortex_axi_nofpu.v:1870.29-1870.33" *)
  wire [511:0] \mem_unit.icache_mem_rsp_if.data ;
  (* src = "Vortex_axi_nofpu.v:1874.10-1874.15" *)
  wire \mem_unit.icache_mem_rsp_if.ready ;
  (* src = "Vortex_axi_nofpu.v:1872.16-1872.19" *)
  wire \mem_unit.icache_mem_rsp_if.tag ;
  (* src = "Vortex_axi_nofpu.v:1868.10-1868.15" *)
  wire \mem_unit.icache_mem_rsp_if.valid ;
  (* src = "Vortex_axi_nofpu.v:2242.115-2242.133" *)
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52" *)
  wire [52:0] \mem_unit.icache_mem_rsp_tag ;
  (* src = "Vortex_axi_nofpu.v:1984.9-1984.21" *)
  wire \mem_unit.icache_reset ;
  (* src = "Vortex_axi_nofpu.v:2000.9-2000.22" *)
  wire \mem_unit.mem_arb_reset ;
  (* src = "Vortex_axi_nofpu.v:1570.13-1570.18" *)
  input reset;
  wire reset;
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:1994.19-1998.5" *)
  VX_reset_relay \mem_unit.__dcache_reset  (
    .clk(clk),
    .reset(reset),
    .reset_o(\mem_unit.dcache_reset )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:1986.19-1990.5" *)
  VX_reset_relay \mem_unit.__icache_reset  (
    .clk(clk),
    .reset(reset),
    .reset_o(\mem_unit.icache_reset )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:2002.19-2006.5" *)
  VX_reset_relay \mem_unit.__mem_arb_reset  (
    .clk(clk),
    .reset(reset),
    .reset_o(\mem_unit.mem_arb_reset )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:2073.6-2099.5" *)
  \$paramod$f70b96fce7dd7c268438b496ece0b9ab344b97af\VX_cache  \mem_unit.dcache  (
    .clk(clk),
    .core_req_addr(\mem_unit.dcache_req_tmp_if.addr ),
    .core_req_byteen(\mem_unit.dcache_req_tmp_if.byteen ),
    .core_req_data(\mem_unit.dcache_req_tmp_if.data ),
    .core_req_ready(\mem_unit.dcache_req_tmp_if.ready ),
    .core_req_rw(\mem_unit.dcache_req_tmp_if.rw ),
    .core_req_tag(\mem_unit.dcache_req_tmp_if.tag ),
    .core_req_valid(\mem_unit.dcache_req_tmp_if.valid ),
    .core_rsp_data(\mem_unit.dcache_rsp_tmp_if.data ),
    .core_rsp_ready(\mem_unit.dcache_rsp_tmp_if.ready ),
    .core_rsp_tag(\mem_unit.dcache_rsp_tmp_if.tag ),
    .core_rsp_tmask(\mem_unit.dcache_rsp_tmp_if.tmask ),
    .core_rsp_valid(\mem_unit.dcache_rsp_tmp_if.valid ),
    .mem_req_addr(\mem_unit.dcache_mem_req_if.addr ),
    .mem_req_byteen(\mem_unit.dcache_mem_req_if.byteen ),
    .mem_req_data(\mem_unit.dcache_mem_req_if.data ),
    .mem_req_ready(\mem_unit.dcache_mem_req_if.ready ),
    .mem_req_rw(\mem_unit.dcache_mem_req_if.rw ),
    .mem_req_tag(\mem_unit.dcache_mem_req_if.tag ),
    .mem_req_valid(\mem_unit.dcache_mem_req_if.valid ),
    .mem_rsp_data(\mem_unit.dcache_mem_rsp_if.data ),
    .mem_rsp_ready(\mem_unit.dcache_mem_rsp_if.ready ),
    .mem_rsp_tag(\mem_unit.dcache_mem_rsp_if.tag ),
    .mem_rsp_valid(\mem_unit.dcache_mem_rsp_if.valid ),
    .reset(\mem_unit.dcache_reset )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:2159.20-2163.6" *)
  VX_reset_relay \mem_unit.genblk1.__smem_arb_reset  (
    .clk(clk),
    .reset(reset),
    .reset_o(\mem_unit.genblk1.smem_arb_reset )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:2167.20-2171.6" *)
  VX_reset_relay \mem_unit.genblk1.__smem_reset  (
    .clk(clk),
    .reset(reset),
    .reset_o(\mem_unit.genblk1.smem_reset )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:2222.7-2237.6" *)
  \$paramod$9617f7708be97017d1404670ac9f98edf3a9e070\VX_shared_mem  \mem_unit.genblk1.smem  (
    .clk(clk),
    .core_req_addr(\mem_unit.genblk1.smem_req_if.addr ),
    .core_req_byteen(\mem_unit.genblk1.smem_req_if.byteen ),
    .core_req_data(\mem_unit.genblk1.smem_req_if.data ),
    .core_req_ready(\mem_unit.genblk1.smem_req_if.ready ),
    .core_req_rw(\mem_unit.genblk1.smem_req_if.rw ),
    .core_req_tag(\mem_unit.genblk1.smem_req_if.tag ),
    .core_req_valid(\mem_unit.genblk1.smem_req_if.valid ),
    .core_rsp_data(\mem_unit.genblk1.smem_rsp_if.data ),
    .core_rsp_ready(\mem_unit.genblk1.smem_rsp_if.ready ),
    .core_rsp_tag(\mem_unit.genblk1.smem_rsp_if.tag ),
    .core_rsp_tmask(\mem_unit.genblk1.smem_rsp_if.tmask ),
    .core_rsp_valid(\mem_unit.genblk1.smem_rsp_if.valid ),
    .reset(\mem_unit.genblk1.smem_reset )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:2182.7-2209.6" *)
  \$paramod$432d1bba5ad8f2a3a7ba83ffd4599461eeebdef8\VX_smem_arb  \mem_unit.genblk1.smem_arb  (
    .clk(clk),
    .req_addr_in(\dcache_req_if.addr ),
    .req_addr_out({ \mem_unit.genblk1.smem_req_if.addr , \mem_unit.dcache_req_tmp_if.addr  }),
    .req_byteen_in(\dcache_req_if.byteen ),
    .req_byteen_out({ \mem_unit.genblk1.smem_req_if.byteen , \mem_unit.dcache_req_tmp_if.byteen  }),
    .req_data_in(\dcache_req_if.data ),
    .req_data_out({ \mem_unit.genblk1.smem_req_if.data , \mem_unit.dcache_req_tmp_if.data  }),
    .req_ready_in(\dcache_req_if.ready ),
    .req_ready_out({ \mem_unit.genblk1.smem_req_if.ready , \mem_unit.dcache_req_tmp_if.ready  }),
    .req_rw_in(\dcache_req_if.rw ),
    .req_rw_out({ \mem_unit.genblk1.smem_req_if.rw , \mem_unit.dcache_req_tmp_if.rw  }),
    .req_tag_in(\dcache_req_if.tag ),
    .req_tag_out({ \mem_unit.genblk1.smem_req_if.tag , \mem_unit.dcache_req_tmp_if.tag  }),
    .req_valid_in(\dcache_req_if.valid ),
    .req_valid_out({ \mem_unit.genblk1.smem_req_if.valid , \mem_unit.dcache_req_tmp_if.valid  }),
    .reset(\mem_unit.genblk1.smem_arb_reset ),
    .rsp_data_in({ \mem_unit.genblk1.smem_rsp_if.data , \mem_unit.dcache_rsp_tmp_if.data  }),
    .rsp_data_out(\dcache_rsp_if.data ),
    .rsp_ready_in({ \mem_unit.genblk1.smem_rsp_if.ready , \mem_unit.dcache_rsp_tmp_if.ready  }),
    .rsp_ready_out(\dcache_rsp_if.ready ),
    .rsp_tag_in({ \mem_unit.genblk1.smem_rsp_if.tag , \mem_unit.dcache_rsp_tmp_if.tag  }),
    .rsp_tag_out(\dcache_rsp_if.tag ),
    .rsp_tmask_in({ \mem_unit.genblk1.smem_rsp_if.tmask , \mem_unit.dcache_rsp_tmp_if.tmask  }),
    .rsp_tmask_out(\dcache_rsp_if.tmask ),
    .rsp_valid_in({ \mem_unit.genblk1.smem_rsp_if.valid , \mem_unit.dcache_rsp_tmp_if.valid  }),
    .rsp_valid_out(\dcache_rsp_if.valid )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:2028.6-2053.5" *)
  \$paramod$9f55eb65a1763d684ead5d482d4054e4c0be8a16\VX_cache  \mem_unit.icache  (
    .clk(clk),
    .core_req_addr(\icache_req_if.addr ),
    .core_req_byteen(4'h0),
    .core_req_data(32'hxxxxxxxx),
    .core_req_ready(\icache_req_if.ready ),
    .core_req_rw(1'h0),
    .core_req_tag(\icache_req_if.tag ),
    .core_req_valid(\icache_req_if.valid ),
    .core_rsp_data(\icache_rsp_if.data ),
    .core_rsp_ready(\icache_rsp_if.ready ),
    .core_rsp_tag(\icache_rsp_if.tag ),
    .core_rsp_valid(\icache_rsp_if.valid ),
    .mem_req_addr(\mem_unit.icache_mem_req_if.addr ),
    .mem_req_byteen(\mem_unit.icache_mem_req_if.byteen ),
    .mem_req_data(\mem_unit.icache_mem_req_if.data ),
    .mem_req_ready(\mem_unit.icache_mem_req_if.ready ),
    .mem_req_rw(\mem_unit.icache_mem_req_if.rw ),
    .mem_req_tag(\mem_unit.icache_mem_req_if.tag ),
    .mem_req_valid(\mem_unit.icache_mem_req_if.valid ),
    .mem_rsp_data(\mem_unit.icache_mem_rsp_if.data ),
    .mem_rsp_ready(\mem_unit.icache_mem_rsp_if.ready ),
    .mem_rsp_tag(\mem_unit.icache_mem_rsp_if.tag ),
    .mem_rsp_valid(\mem_unit.icache_mem_rsp_if.valid ),
    .reset(\mem_unit.icache_reset )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:2255.6-2280.5" *)
  \$paramod$a9e7e8f3d8f00f842d2aaf8c37abcfc5fcf1ff48\VX_mem_arb  \mem_unit.mem_arb  (
    .clk(clk),
    .req_addr_in({ \mem_unit.dcache_mem_req_if.addr , \mem_unit.icache_mem_req_if.addr  }),
    .req_addr_out(mem_req_addr),
    .req_byteen_in({ \mem_unit.dcache_mem_req_if.byteen , \mem_unit.icache_mem_req_if.byteen  }),
    .req_byteen_out(mem_req_byteen),
    .req_data_in({ \mem_unit.dcache_mem_req_if.data , \mem_unit.icache_mem_req_if.data  }),
    .req_data_out(mem_req_data),
    .req_ready_in({ \mem_unit.dcache_mem_req_if.ready , \mem_unit.icache_mem_req_if.ready  }),
    .req_ready_out(mem_req_ready),
    .req_rw_in({ \mem_unit.dcache_mem_req_if.rw , \mem_unit.icache_mem_req_if.rw  }),
    .req_rw_out(mem_req_rw),
    .req_tag_in({ \mem_unit.dcache_mem_req_if.tag , 52'h0000000000000, \mem_unit.icache_mem_req_if.tag  }),
    .req_tag_out(mem_req_tag),
    .req_valid_in({ \mem_unit.dcache_mem_req_if.valid , \mem_unit.icache_mem_req_if.valid  }),
    .req_valid_out(mem_req_valid),
    .reset(\mem_unit.mem_arb_reset ),
    .rsp_data_in(mem_rsp_data),
    .rsp_data_out({ \mem_unit.dcache_mem_rsp_if.data , \mem_unit.icache_mem_rsp_if.data  }),
    .rsp_ready_in(mem_rsp_ready),
    .rsp_ready_out({ \mem_unit.dcache_mem_rsp_if.ready , \mem_unit.icache_mem_rsp_if.ready  }),
    .rsp_tag_in(mem_rsp_tag),
    .rsp_tag_out({ \mem_unit.dcache_mem_rsp_if.tag , \mem_unit.icache_mem_rsp_tag [52:1], \mem_unit.icache_mem_rsp_if.tag  }),
    .rsp_valid_in(mem_rsp_valid),
    .rsp_valid_out({ \mem_unit.dcache_mem_rsp_if.valid , \mem_unit.icache_mem_rsp_if.valid  })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:1775.35-1799.3" *)
  \$paramod\VX_pipeline\CORE_ID=s32'00000000000000000000000000000000  pipeline (
    .busy(busy),
    .clk(clk),
    .dcache_req_addr(\dcache_req_if.addr ),
    .dcache_req_byteen(\dcache_req_if.byteen ),
    .dcache_req_data(\dcache_req_if.data ),
    .dcache_req_ready(\dcache_req_if.ready ),
    .dcache_req_rw(\dcache_req_if.rw ),
    .dcache_req_tag(\dcache_req_if.tag ),
    .dcache_req_valid(\dcache_req_if.valid ),
    .dcache_rsp_data(\dcache_rsp_if.data ),
    .dcache_rsp_ready(\dcache_rsp_if.ready ),
    .dcache_rsp_tag(\dcache_rsp_if.tag ),
    .dcache_rsp_tmask(\dcache_rsp_if.tmask ),
    .dcache_rsp_valid(\dcache_rsp_if.valid ),
    .icache_req_addr(\icache_req_if.addr ),
    .icache_req_ready(\icache_req_if.ready ),
    .icache_req_tag(\icache_req_if.tag ),
    .icache_req_valid(\icache_req_if.valid ),
    .icache_rsp_data(\icache_rsp_if.data ),
    .icache_rsp_ready(\icache_rsp_if.ready ),
    .icache_rsp_tag(\icache_rsp_if.tag ),
    .icache_rsp_valid(\icache_rsp_if.valid ),
    .reset(reset)
  );
  assign \mem_unit.icache_mem_rsp_tag [0] = \mem_unit.icache_mem_rsp_if.tag ;
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_lzc" *)
(* src = "Vortex_axi_nofpu.v:10255.1-10297.10" *)
module \$paramod\VX_lzc\N=s32'00000000000000000000000000000010 (in_i, cnt_o, valid_o);
  (* src = "Vortex_axi_nofpu.v:10269.27-10269.32" *)
  output cnt_o;
  wire cnt_o;
  (* src = "Vortex_axi_nofpu.v:10267.23-10267.27" *)
  input [1:0] in_i;
  wire [1:0] in_i;
  (* src = "Vortex_axi_nofpu.v:10271.14-10271.21" *)
  output valid_o;
  wire valid_o;
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:10291.4-10296.3" *)
  \$paramod$32507915675ec3d80a2720259126713881768d88\VX_find_first  find_first (
    .data_i(2'h2),
    .data_o(cnt_o),
    .valid_i(in_i),
    .valid_o(valid_o)
  );
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_lzc" *)
(* src = "Vortex_axi_nofpu.v:10255.1-10297.10" *)
module \$paramod\VX_lzc\N=s32'00000000000000000000000000000100 (in_i, cnt_o, valid_o);
  (* src = "Vortex_axi_nofpu.v:10269.27-10269.32" *)
  output [1:0] cnt_o;
  wire [1:0] cnt_o;
  (* src = "Vortex_axi_nofpu.v:10267.23-10267.27" *)
  input [3:0] in_i;
  wire [3:0] in_i;
  (* src = "Vortex_axi_nofpu.v:10271.14-10271.21" *)
  output valid_o;
  wire valid_o;
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:10291.4-10296.3" *)
  \$paramod$c65a5fc8e3d9f047b788feb3342b4cbb87047ec7\VX_find_first  find_first (
    .data_i(8'he4),
    .data_o(cnt_o),
    .valid_i(in_i),
    .valid_o(valid_o)
  );
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_pending_size" *)
(* src = "Vortex_axi_nofpu.v:10006.1-10094.10" *)
module \$paramod\VX_pending_size\SIZE=s32'00000000000000000000000000000010 (clk, reset, incr, decr, empty, full, size);
  (* src = "Vortex_axi_nofpu.v:10086.14-10086.111" *)
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  (* src = "Vortex_axi_nofpu.v:10086.66-10086.79" *)
  wire [1:0] _07_;
  (* src = "Vortex_axi_nofpu.v:10086.95-10086.108" *)
  wire [1:0] _08_;
  (* src = "Vortex_axi_nofpu.v:10062.8-10062.13" *)
  wire _09_;
  (* src = "Vortex_axi_nofpu.v:10067.10-10067.15" *)
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  (* src = "Vortex_axi_nofpu.v:10086.54-10086.109" *)
  (* unused_bits = "1" *)
  wire [1:0] _18_;
  (* src = "Vortex_axi_nofpu.v:10020.13-10020.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_nofpu.v:10026.13-10026.17" *)
  input decr;
  wire decr;
  (* src = "Vortex_axi_nofpu.v:10028.14-10028.19" *)
  output empty;
  reg empty;
  (* src = "Vortex_axi_nofpu.v:10030.14-10030.18" *)
  output full;
  reg full;
  (* src = "Vortex_axi_nofpu.v:10024.13-10024.17" *)
  input incr;
  wire incr;
  (* src = "Vortex_axi_nofpu.v:10022.13-10022.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_nofpu.v:10032.28-10032.32" *)
  output [1:0] size;
  wire [1:0] size;
  (* src = "Vortex_axi_nofpu.v:10036.20-10036.26" *)
  reg used_r;
  assign _00_ = used_r + (* src = "Vortex_axi_nofpu.v:10086.14-10086.111" *) _18_[0];
  (* src = "Vortex_axi_nofpu.v:10050.2-10087.6" *)
  always @(posedge clk)
    if (reset) used_r <= 1'h0;
    else used_r <= _00_;
  (* src = "Vortex_axi_nofpu.v:10050.2-10087.6" *)
  always @(posedge clk)
    if (reset) empty <= 1'h1;
    else if (_05_) empty <= _17_;
  (* src = "Vortex_axi_nofpu.v:10050.2-10087.6" *)
  always @(posedge clk)
    if (reset) full <= 1'h0;
    else if (_06_) full <= _14_;
  assign _01_ = { decr, incr, used_r } != 3'h4;
  assign _02_ = | { decr, incr };
  assign _03_ = { decr, incr } != 2'h3;
  assign _04_ = { decr, incr, used_r } != 3'h2;
  assign _05_ = & { _01_, _02_, _03_ };
  assign _06_ = & { _02_, _04_, _03_ };
  assign _07_ = incr && (* src = "Vortex_axi_nofpu.v:10086.66-10086.79" *) _10_;
  assign _08_ = decr && (* src = "Vortex_axi_nofpu.v:10086.95-10086.108" *) _09_;
  assign _10_ = ! (* src = "Vortex_axi_nofpu.v:10086.74-10086.79" *) decr;
  assign _09_ = ! (* src = "Vortex_axi_nofpu.v:10086.103-10086.108" *) incr;
  assign _11_ = decr ? (* src = "Vortex_axi_nofpu.v:10077.13-10077.17|Vortex_axi_nofpu.v:10077.9-10084.7" *) 1'h0 : 1'hx;
  assign _12_ = used_r ? (* src = "Vortex_axi_nofpu.v:10071.11-10071.53|Vortex_axi_nofpu.v:10071.7-10073.20" *) 1'h1 : 1'hx;
  assign _13_ = decr ? (* src = "Vortex_axi_nofpu.v:10067.10-10067.15|Vortex_axi_nofpu.v:10067.6-10074.9" *) 1'hx : _12_;
  assign _14_ = incr ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:10064.8-10064.12|Vortex_axi_nofpu.v:10064.4-10084.7" *) _13_ : _11_;
  assign _15_ = decr ? (* src = "Vortex_axi_nofpu.v:10077.13-10077.17|Vortex_axi_nofpu.v:10077.9-10084.7" *) _12_ : 1'hx;
  assign _16_ = decr ? (* src = "Vortex_axi_nofpu.v:10067.10-10067.15|Vortex_axi_nofpu.v:10067.6-10074.9" *) 1'hx : 1'h0;
  assign _17_ = incr ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:10064.8-10064.12|Vortex_axi_nofpu.v:10064.4-10084.7" *) _16_ : _15_;
  assign _18_ = _07_ - (* src = "Vortex_axi_nofpu.v:10086.54-10086.109" *) _08_;
  assign size = { full, used_r };
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_pending_size" *)
(* src = "Vortex_axi_nofpu.v:10006.1-10094.10" *)
module \$paramod\VX_pending_size\SIZE=s32'00000000000000000000000000000100 (clk, reset, incr, decr, empty, full, size);
  (* src = "Vortex_axi_nofpu.v:10086.14-10086.111" *)
  wire [1:0] _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  (* src = "Vortex_axi_nofpu.v:10071.11-10071.53" *)
  wire _07_;
  (* src = "Vortex_axi_nofpu.v:10081.9-10081.44" *)
  wire _08_;
  (* src = "Vortex_axi_nofpu.v:10086.66-10086.79" *)
  wire [1:0] _09_;
  (* src = "Vortex_axi_nofpu.v:10086.95-10086.108" *)
  wire [1:0] _10_;
  (* src = "Vortex_axi_nofpu.v:10062.8-10062.13" *)
  wire _11_;
  (* src = "Vortex_axi_nofpu.v:10067.10-10067.15" *)
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  wire _18_;
  wire _19_;
  wire _20_;
  (* src = "Vortex_axi_nofpu.v:10086.54-10086.109" *)
  wire [1:0] _21_;
  (* src = "Vortex_axi_nofpu.v:10020.13-10020.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_nofpu.v:10026.13-10026.17" *)
  input decr;
  wire decr;
  (* src = "Vortex_axi_nofpu.v:10028.14-10028.19" *)
  output empty;
  reg empty;
  (* src = "Vortex_axi_nofpu.v:10030.14-10030.18" *)
  output full;
  reg full;
  (* src = "Vortex_axi_nofpu.v:10024.13-10024.17" *)
  input incr;
  wire incr;
  (* src = "Vortex_axi_nofpu.v:10022.13-10022.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_nofpu.v:10032.28-10032.32" *)
  output [2:0] size;
  wire [2:0] size;
  (* src = "Vortex_axi_nofpu.v:10036.20-10036.26" *)
  reg [1:0] used_r;
  assign _00_ = used_r + (* src = "Vortex_axi_nofpu.v:10086.14-10086.111" *) _21_;
  (* src = "Vortex_axi_nofpu.v:10050.2-10087.6" *)
  always @(posedge clk)
    if (reset) used_r <= 2'h0;
    else used_r <= _00_;
  (* src = "Vortex_axi_nofpu.v:10050.2-10087.6" *)
  always @(posedge clk)
    if (reset) empty <= 1'h1;
    else if (_05_) empty <= _20_;
  (* src = "Vortex_axi_nofpu.v:10050.2-10087.6" *)
  always @(posedge clk)
    if (reset) full <= 1'h0;
    else if (_06_) full <= _16_;
  assign _01_ = { decr, incr, _08_ } != 3'h4;
  assign _02_ = | { decr, incr };
  assign _03_ = { decr, incr } != 2'h3;
  assign _04_ = { decr, incr, _07_ } != 3'h2;
  assign _05_ = & { _01_, _02_, _03_ };
  assign _06_ = & { _02_, _04_, _03_ };
  assign _07_ = used_r == (* src = "Vortex_axi_nofpu.v:10071.11-10071.53" *) 2'h3;
  assign _08_ = used_r == (* src = "Vortex_axi_nofpu.v:10081.9-10081.44" *) 2'h1;
  assign _09_ = incr && (* src = "Vortex_axi_nofpu.v:10086.66-10086.79" *) _12_;
  assign _10_ = decr && (* src = "Vortex_axi_nofpu.v:10086.95-10086.108" *) _11_;
  assign _12_ = ! (* src = "Vortex_axi_nofpu.v:10086.74-10086.79" *) decr;
  assign _11_ = ! (* src = "Vortex_axi_nofpu.v:10086.103-10086.108" *) incr;
  assign _13_ = decr ? (* src = "Vortex_axi_nofpu.v:10077.13-10077.17|Vortex_axi_nofpu.v:10077.9-10084.7" *) 1'h0 : 1'hx;
  assign _14_ = _07_ ? (* src = "Vortex_axi_nofpu.v:10071.11-10071.53|Vortex_axi_nofpu.v:10071.7-10073.20" *) 1'h1 : 1'hx;
  assign _15_ = decr ? (* src = "Vortex_axi_nofpu.v:10067.10-10067.15|Vortex_axi_nofpu.v:10067.6-10074.9" *) 1'hx : _14_;
  assign _16_ = incr ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:10064.8-10064.12|Vortex_axi_nofpu.v:10064.4-10084.7" *) _15_ : _13_;
  assign _17_ = _08_ ? (* src = "Vortex_axi_nofpu.v:10081.9-10081.44|Vortex_axi_nofpu.v:10081.5-10083.19" *) 1'h1 : 1'hx;
  assign _18_ = decr ? (* src = "Vortex_axi_nofpu.v:10077.13-10077.17|Vortex_axi_nofpu.v:10077.9-10084.7" *) _17_ : 1'hx;
  assign _19_ = decr ? (* src = "Vortex_axi_nofpu.v:10067.10-10067.15|Vortex_axi_nofpu.v:10067.6-10074.9" *) 1'hx : 1'h0;
  assign _20_ = incr ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:10064.8-10064.12|Vortex_axi_nofpu.v:10064.4-10084.7" *) _19_ : _18_;
  assign _21_ = _09_ - (* src = "Vortex_axi_nofpu.v:10086.54-10086.109" *) _10_;
  assign size = { full, used_r };
endmodule

(* hdlname = "\\VX_pipeline" *)
(* src = "Vortex_axi_nofpu.v:2288.1-6283.10" *)
module \$paramod\VX_pipeline\CORE_ID=s32'00000000000000000000000000000000 (clk, reset, dcache_req_valid, dcache_req_rw, dcache_req_byteen, dcache_req_addr, dcache_req_data, dcache_req_tag, dcache_req_ready, dcache_rsp_valid, dcache_rsp_tmask, dcache_rsp_data, dcache_rsp_tag, dcache_rsp_ready, icache_req_valid, icache_req_addr, icache_req_tag, icache_req_ready, icache_rsp_valid, icache_rsp_data, icache_rsp_tag
, icache_rsp_ready, busy);
  (* src = "Vortex_axi_nofpu.v:5422.5-5430.8" *)
  wire [7:0] _0000_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire _0001_;
  (* src = "Vortex_axi_nofpu.v:4337.6-4387.9" *)
  (* unused_bits = "0 1 2 3 4" *)
  wire [142:0] _0002_;
  (* src = "Vortex_axi_nofpu.v:4337.6-4387.9" *)
  (* unused_bits = "0 1 2 3 4" *)
  wire [142:0] _0003_;
  (* src = "Vortex_axi_nofpu.v:4567.5-4576.8" *)
  wire _0004_;
  (* src = "Vortex_axi_nofpu.v:4567.5-4576.8" *)
  wire _0005_;
  (* src = "Vortex_axi_nofpu.v:4567.5-4576.8" *)
  wire _0006_;
  (* src = "Vortex_axi_nofpu.v:4567.5-4576.8" *)
  wire _0007_;
  (* src = "Vortex_axi_nofpu.v:5422.5-5430.8" *)
  wire [7:0] _0008_;
  (* src = "Vortex_axi_nofpu.v:3126.5-3136.8" *)
  wire [1:0] _0009_;
  (* src = "Vortex_axi_nofpu.v:4413.5-4423.8" *)
  wire [1:0] _0010_;
  (* src = "Vortex_axi_nofpu.v:4541.5-4551.8" *)
  wire [63:0] _0011_;
  (* src = "Vortex_axi_nofpu.v:3138.5-3231.9" *)
  wire [1:0] _0012_;
  (* src = "Vortex_axi_nofpu.v:3138.5-3231.9" *)
  wire [3:0] _0013_;
  (* src = "Vortex_axi_nofpu.v:3138.5-3231.9" *)
  wire [1:0] _0014_;
  (* src = "Vortex_axi_nofpu.v:3138.5-3231.9" *)
  wire [63:0] _0015_;
  (* src = "Vortex_axi_nofpu.v:3498.4-3886.7" *)
  wire [2:0] _0016_;
  (* src = "Vortex_axi_nofpu.v:3498.4-3886.7" *)
  wire [31:0] _0017_;
  (* src = "Vortex_axi_nofpu.v:3498.4-3886.7" *)
  wire _0018_;
  (* src = "Vortex_axi_nofpu.v:3498.4-3886.7" *)
  wire _0019_;
  (* src = "Vortex_axi_nofpu.v:3498.4-3886.7" *)
  wire [2:0] _0020_;
  (* src = "Vortex_axi_nofpu.v:3498.4-3886.7" *)
  wire [3:0] _0021_;
  (* src = "Vortex_axi_nofpu.v:3498.4-3886.7" *)
  wire [4:0] _0022_;
  (* src = "Vortex_axi_nofpu.v:3498.4-3886.7" *)
  wire [4:0] _0023_;
  (* src = "Vortex_axi_nofpu.v:3498.4-3886.7" *)
  wire _0024_;
  (* src = "Vortex_axi_nofpu.v:4435.5-4460.9" *)
  wire [142:0] _0025_;
  (* src = "Vortex_axi_nofpu.v:4435.5-4460.9" *)
  wire _0026_;
  (* src = "Vortex_axi_nofpu.v:4435.5-4460.9" *)
  wire _0027_;
  (* src = "Vortex_axi_nofpu.v:5666.6-5716.16" *)
  wire [15:0] _0028_;
  (* src = "Vortex_axi_nofpu.v:3138.5-3231.9" *)
  wire [7:0] _0029_;
  (* src = "Vortex_axi_nofpu.v:3138.5-3231.9" *)
  wire [1:0] _0030_;
  (* src = "Vortex_axi_nofpu.v:3138.5-3231.9" *)
  wire [3:0] _0031_;
  (* src = "Vortex_axi_nofpu.v:3138.5-3231.9" *)
  wire [1:0] _0032_;
  (* src = "Vortex_axi_nofpu.v:3138.5-3231.9" *)
  wire [63:0] _0033_;
  (* src = "Vortex_axi_nofpu.v:3498.4-3886.7" *)
  wire [2:0] _0034_;
  (* src = "Vortex_axi_nofpu.v:3498.4-3886.7" *)
  wire [4:0] _0035_;
  (* src = "Vortex_axi_nofpu.v:3498.4-3886.7" *)
  wire _0036_;
  (* src = "Vortex_axi_nofpu.v:3498.4-3886.7" *)
  wire [2:0] _0037_;
  (* src = "Vortex_axi_nofpu.v:3498.4-3886.7" *)
  wire [3:0] _0038_;
  (* src = "Vortex_axi_nofpu.v:3498.4-3886.7" *)
  wire [4:0] _0039_;
  (* src = "Vortex_axi_nofpu.v:3138.5-3231.9" *)
  wire [1:0] _0040_;
  (* src = "Vortex_axi_nofpu.v:3138.5-3231.9" *)
  wire [3:0] _0041_;
  (* src = "Vortex_axi_nofpu.v:3138.5-3231.9" *)
  wire [63:0] _0042_;
  (* src = "Vortex_axi_nofpu.v:3498.4-3886.7" *)
  wire [3:0] _0043_;
  (* src = "Vortex_axi_nofpu.v:3498.4-3886.7" *)
  wire [4:0] _0044_;
  (* src = "Vortex_axi_nofpu.v:3138.5-3231.9" *)
  wire [1:0] _0045_;
  (* src = "Vortex_axi_nofpu.v:3138.5-3231.9" *)
  wire [3:0] _0046_;
  (* src = "Vortex_axi_nofpu.v:3138.5-3231.9" *)
  wire [63:0] _0047_;
  (* src = "Vortex_axi_nofpu.v:3498.4-3886.7" *)
  wire [3:0] _0048_;
  (* src = "Vortex_axi_nofpu.v:3138.5-3231.9" *)
  wire [1:0] _0049_;
  (* src = "Vortex_axi_nofpu.v:3138.5-3231.9" *)
  wire [3:0] _0050_;
  (* src = "Vortex_axi_nofpu.v:3138.5-3231.9" *)
  wire [63:0] _0051_;
  (* src = "Vortex_axi_nofpu.v:3498.4-3886.7" *)
  wire [3:0] _0052_;
  (* src = "Vortex_axi_nofpu.v:3138.5-3231.9" *)
  wire [1:0] _0053_;
  (* src = "Vortex_axi_nofpu.v:3138.5-3231.9" *)
  wire [3:0] _0054_;
  (* src = "Vortex_axi_nofpu.v:3498.4-3886.7" *)
  wire [3:0] _0055_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [31:0] _0056_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [31:0] _0057_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [31:0] _0058_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [31:0] _0059_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [31:0] _0060_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [31:0] _0061_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [31:0] _0062_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [31:0] _0063_;
  (* src = "Vortex_axi_nofpu.v:3179.23-3179.96" *)
  wire [31:0] _0064_;
  (* src = "Vortex_axi_nofpu.v:3213.25-3213.42" *)
  wire [43:0] _0065_;
  (* src = "Vortex_axi_nofpu.v:3217.66-3217.104" *)
  wire [63:0] _0066_;
  (* src = "Vortex_axi_nofpu.v:4379.28-4379.119" *)
  wire [1:0] _0067_;
  (* src = "Vortex_axi_nofpu.v:4379.28-4379.119" *)
  wire [1:0] _0068_;
  (* src = "Vortex_axi_nofpu.v:4484.21-4484.38" *)
  wire [1:0] _0069_;
  (* src = "Vortex_axi_nofpu.v:4547.20-4547.99" *)
  wire [31:0] _0070_;
  (* src = "Vortex_axi_nofpu.v:4550.20-4550.97" *)
  wire [31:0] _0071_;
  (* src = "Vortex_axi_nofpu.v:4569.35-4569.118" *)
  wire [31:0] _0072_;
  (* src = "Vortex_axi_nofpu.v:4571.36-4571.120" *)
  wire [31:0] _0073_;
  (* src = "Vortex_axi_nofpu.v:4573.36-4573.120" *)
  wire [31:0] _0074_;
  (* src = "Vortex_axi_nofpu.v:4575.36-4575.120" *)
  wire [31:0] _0075_;
  (* src = "Vortex_axi_nofpu.v:5678.16-5678.35" *)
  wire [31:0] _0076_;
  (* src = "Vortex_axi_nofpu.v:5681.16-5681.35" *)
  wire [31:0] _0077_;
  (* src = "Vortex_axi_nofpu.v:5730.22-5730.35" *)
  wire [63:0] _0078_;
  (* src = "Vortex_axi_nofpu.v:5733.24-5733.89" *)
  wire [63:0] _0079_;
  (* src = "Vortex_axi_nofpu.v:5749.41-5749.59" *)
  wire [31:0] _0080_;
  (* src = "Vortex_axi_nofpu.v:5752.41-5752.59" *)
  wire [31:0] _0081_;
  (* src = "Vortex_axi_nofpu.v:5903.144-5903.170" *)
  wire [31:0] _0082_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _0083_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _0084_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [7:0] _0085_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [7:0] _0086_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [3:0] _0087_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [3:0] _0088_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _0089_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _0090_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [3:0] _0091_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [3:0] _0092_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [63:0] _0093_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [63:0] _0094_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _0095_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _0096_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _0097_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [3:0] _0098_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [63:0] _0099_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [63:0] _0100_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _0101_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [63:0] _0102_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [63:0] _0103_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [3:0] _0104_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [3:0] _0105_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _0106_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _0107_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _0108_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [63:0] _0109_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [63:0] _0110_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [7:0] _0111_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [7:0] _0112_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [7:0] _0113_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [7:0] _0114_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [3:0] _0115_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [3:0] _0116_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [3:0] _0117_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [3:0] _0118_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [15:0] _0119_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [15:0] _0120_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [15:0] _0121_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [15:0] _0122_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [15:0] _0123_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [15:0] _0124_;
  (* src = "Vortex_axi_nofpu.v:3166.22-3166.68" *)
  wire [1:0] _0125_;
  (* src = "Vortex_axi_nofpu.v:5019.34-5019.79" *)
  wire [31:0] _0126_;
  (* src = "Vortex_axi_nofpu.v:5019.34-5019.79" *)
  wire [31:0] _0127_;
  (* src = "Vortex_axi_nofpu.v:5358.41-5358.72" *)
  wire [1:0] _0128_;
  (* src = "Vortex_axi_nofpu.v:5358.40-5358.107" *)
  wire [1:0] _0129_;
  (* src = "Vortex_axi_nofpu.v:5879.27-5879.61" *)
  wire [31:0] _0130_;
  wire _0131_;
  wire _0132_;
  wire _0133_;
  wire _0134_;
  wire _0135_;
  wire _0136_;
  wire _0137_;
  wire _0138_;
  wire _0139_;
  wire _0140_;
  wire _0141_;
  wire _0142_;
  wire _0143_;
  wire _0144_;
  wire _0145_;
  wire _0146_;
  wire _0147_;
  wire _0148_;
  wire _0149_;
  wire _0150_;
  wire _0151_;
  wire _0152_;
  wire _0153_;
  wire _0154_;
  wire _0155_;
  wire _0156_;
  wire _0157_;
  wire _0158_;
  wire _0159_;
  wire _0160_;
  wire _0161_;
  wire _0162_;
  wire _0163_;
  wire _0164_;
  wire _0165_;
  wire _0166_;
  wire _0167_;
  wire _0168_;
  wire _0169_;
  wire _0170_;
  wire _0171_;
  wire _0172_;
  wire _0173_;
  wire _0174_;
  wire _0175_;
  wire _0176_;
  wire _0177_;
  wire _0178_;
  wire _0179_;
  wire _0180_;
  wire _0181_;
  wire _0182_;
  wire _0183_;
  wire _0184_;
  (* src = "Vortex_axi_nofpu.v:3271.91-3271.123" *)
  wire _0185_;
  (* src = "Vortex_axi_nofpu.v:3273.47-3273.75" *)
  wire _0186_;
  (* src = "Vortex_axi_nofpu.v:4320.34-4320.71" *)
  wire _0187_;
  (* src = "Vortex_axi_nofpu.v:4358.15-4358.36" *)
  wire _0188_;
  (* src = "Vortex_axi_nofpu.v:4358.15-4358.36" *)
  wire _0189_;
  (* src = "Vortex_axi_nofpu.v:4361.15-4361.40" *)
  wire _0190_;
  (* src = "Vortex_axi_nofpu.v:4361.15-4361.40" *)
  wire _0191_;
  (* src = "Vortex_axi_nofpu.v:4445.16-4445.30" *)
  wire _0192_;
  (* src = "Vortex_axi_nofpu.v:4464.53-4464.89" *)
  wire _0193_;
  (* src = "Vortex_axi_nofpu.v:4724.66-4724.111" *)
  wire _0194_;
  (* src = "Vortex_axi_nofpu.v:4742.66-4742.111" *)
  wire _0195_;
  (* src = "Vortex_axi_nofpu.v:4764.66-4764.111" *)
  wire _0196_;
  (* src = "Vortex_axi_nofpu.v:4788.66-4788.111" *)
  wire _0197_;
  (* src = "Vortex_axi_nofpu.v:5052.33-5052.49" *)
  wire _0198_;
  (* src = "Vortex_axi_nofpu.v:5052.55-5052.71" *)
  wire _0199_;
  (* src = "Vortex_axi_nofpu.v:5274.32-5274.125" *)
  wire _0200_;
  (* src = "Vortex_axi_nofpu.v:5360.41-5360.60" *)
  wire _0201_;
  (* src = "Vortex_axi_nofpu.v:5407.24-5407.44" *)
  wire _0202_;
  (* src = "Vortex_axi_nofpu.v:5855.27-5855.69" *)
  wire _0203_;
  (* src = "Vortex_axi_nofpu.v:5855.75-5855.134" *)
  wire _0204_;
  (* src = "Vortex_axi_nofpu.v:5903.59-5903.81" *)
  wire _0205_;
  (* src = "Vortex_axi_nofpu.v:5903.90-5903.112" *)
  wire _0206_;
  (* src = "Vortex_axi_nofpu.v:5903.118-5903.140" *)
  wire _0207_;
  (* src = "Vortex_axi_nofpu.v:5284.26-5284.123" *)
  wire _0208_;
  (* src = "Vortex_axi_nofpu.v:5284.26-5284.123" *)
  wire _0209_;
  (* src = "Vortex_axi_nofpu.v:4437.10-4437.23" *)
  wire _0210_;
  (* src = "Vortex_axi_nofpu.v:3130.10-3130.77" *)
  wire _0211_;
  (* src = "Vortex_axi_nofpu.v:3133.10-3133.73" *)
  wire _0212_;
  (* src = "Vortex_axi_nofpu.v:3170.11-3170.78" *)
  wire _0213_;
  (* src = "Vortex_axi_nofpu.v:3187.11-3187.77" *)
  wire _0214_;
  (* src = "Vortex_axi_nofpu.v:3490.27-3490.48" *)
  wire _0215_;
  (* src = "Vortex_axi_nofpu.v:4322.40-4322.65" *)
  wire _0216_;
  (* src = "Vortex_axi_nofpu.v:4322.40-4322.65" *)
  wire _0217_;
  (* src = "Vortex_axi_nofpu.v:4331.17-4331.40" *)
  wire _0218_;
  (* src = "Vortex_axi_nofpu.v:4331.17-4331.40" *)
  wire _0219_;
  (* src = "Vortex_axi_nofpu.v:4381.11-4381.33" *)
  wire _0220_;
  (* src = "Vortex_axi_nofpu.v:4381.11-4381.33" *)
  wire _0221_;
  (* src = "Vortex_axi_nofpu.v:4445.37-4445.69" *)
  wire _0222_;
  (* src = "Vortex_axi_nofpu.v:4445.15-4445.70" *)
  wire _0223_;
  (* src = "Vortex_axi_nofpu.v:4464.40-4464.90" *)
  wire _0224_;
  (* src = "Vortex_axi_nofpu.v:4464.26-4464.91" *)
  wire _0225_;
  (* src = "Vortex_axi_nofpu.v:4482.11-4482.38" *)
  wire _0226_;
  (* src = "Vortex_axi_nofpu.v:4485.16-4485.43" *)
  wire _0227_;
  (* src = "Vortex_axi_nofpu.v:4537.25-4537.103" *)
  wire _0228_;
  (* src = "Vortex_axi_nofpu.v:4988.33-4988.76" *)
  wire _0229_;
  (* src = "Vortex_axi_nofpu.v:5115.47-5115.77" *)
  wire _0230_;
  (* src = "Vortex_axi_nofpu.v:5358.24-5358.108" *)
  wire _0231_;
  (* src = "Vortex_axi_nofpu.v:5358.23-5358.125" *)
  wire _0232_;
  (* src = "Vortex_axi_nofpu.v:5432.39-5432.64" *)
  wire _0233_;
  (* src = "Vortex_axi_nofpu.v:5432.27-5432.65" *)
  wire _0234_;
  (* src = "Vortex_axi_nofpu.v:5479.52-5479.78" *)
  wire _0235_;
  (* src = "Vortex_axi_nofpu.v:5479.51-5479.99" *)
  wire _0236_;
  (* src = "Vortex_axi_nofpu.v:5479.51-5479.99" *)
  wire _0237_;
  (* src = "Vortex_axi_nofpu.v:5494.26-5494.46" *)
  wire _0238_;
  (* src = "Vortex_axi_nofpu.v:5855.26-5855.135" *)
  wire _0239_;
  (* src = "Vortex_axi_nofpu.v:3332.14-3332.24" *)
  wire _0240_;
  (* src = "Vortex_axi_nofpu.v:3410.14-3410.24" *)
  wire _0241_;
  (* src = "Vortex_axi_nofpu.v:4331.28-4331.40" *)
  wire _0242_;
  (* src = "Vortex_axi_nofpu.v:4331.28-4331.40" *)
  wire _0243_;
  (* src = "Vortex_axi_nofpu.v:4419.32-4419.53" *)
  wire [1:0] _0244_;
  (* src = "Vortex_axi_nofpu.v:4445.35-4445.70" *)
  wire _0245_;
  (* src = "Vortex_axi_nofpu.v:4482.25-4482.38" *)
  wire _0246_;
  (* src = "Vortex_axi_nofpu.v:4485.32-4485.43" *)
  wire _0247_;
  (* src = "Vortex_axi_nofpu.v:5290.72-5290.83" *)
  wire _0248_;
  (* src = "Vortex_axi_nofpu.v:5306.14-5306.23" *)
  wire _0249_;
  (* src = "Vortex_axi_nofpu.v:5479.104-5479.121" *)
  wire _0250_;
  (* src = "Vortex_axi_nofpu.v:5479.104-5479.121" *)
  wire _0251_;
  (* src = "Vortex_axi_nofpu.v:5557.14-5557.29" *)
  wire _0252_;
  (* src = "Vortex_axi_nofpu.v:5895.14-5895.24" *)
  wire _0253_;
  (* src = "Vortex_axi_nofpu.v:6092.14-6092.24" *)
  wire _0254_;
  (* src = "Vortex_axi_nofpu.v:5052.32-5052.72" *)
  wire _0255_;
  (* src = "Vortex_axi_nofpu.v:5290.59-5290.83" *)
  wire _0256_;
  (* src = "Vortex_axi_nofpu.v:5903.89-5903.141" *)
  wire _0257_;
  (* src = "Vortex_axi_nofpu.v:6156.26-6156.59" *)
  wire _0258_;
  (* src = "Vortex_axi_nofpu.v:6156.25-6156.78" *)
  wire _0259_;
  (* src = "Vortex_axi_nofpu.v:6156.24-6156.98" *)
  wire _0260_;
  (* src = "Vortex_axi_nofpu.v:5284.128-5284.214" *)
  wire _0261_;
  (* src = "Vortex_axi_nofpu.v:5284.128-5284.214" *)
  wire _0262_;
  (* src = "Vortex_axi_nofpu.v:3733.11-3733.26" *)
  wire _0263_;
  (* src = "Vortex_axi_nofpu.v:4630.60-4630.92" *)
  wire _0264_;
  (* src = "Vortex_axi_nofpu.v:5865.25-5865.42" *)
  wire _0265_;
  (* src = "Vortex_axi_nofpu.v:6019.29-6019.45" *)
  wire _0266_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [31:0] _0267_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [32:0] _0268_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [32:0] _0269_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [32:0] _0270_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [32:0] _0271_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [31:0] _0272_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [31:0] _0273_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [32:0] _0274_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [32:0] _0275_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [31:0] _0276_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [32:0] _0277_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [32:0] _0278_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [31:0] _0279_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [32:0] _0280_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [32:0] _0281_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [32:0] _0282_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [32:0] _0283_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [31:0] _0284_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [31:0] _0285_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [31:0] _0286_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [31:0] _0287_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [32:0] _0288_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [32:0] _0289_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [32:0] _0290_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _0291_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [7:0] _0292_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [7:0] _0293_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [3:0] _0294_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [63:0] _0295_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _0296_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _0297_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [3:0] _0298_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [63:0] _0299_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _0300_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [63:0] _0301_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [3:0] _0302_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _0303_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [63:0] _0304_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [63:0] _0305_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [7:0] _0306_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [7:0] _0307_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [3:0] _0308_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [3:0] _0309_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [3:0] _0310_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [3:0] _0311_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [15:0] _0312_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [15:0] _0313_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [15:0] _0314_;
  (* src = "Vortex_axi_nofpu.v:3303.45-3303.78" *)
  wire [1:0] _0315_;
  (* src = "Vortex_axi_nofpu.v:3320.22-3320.60" *)
  wire _0316_;
  (* src = "Vortex_axi_nofpu.v:3322.47-3322.57" *)
  wire _0317_;
  (* src = "Vortex_axi_nofpu.v:3401.22-3401.54" *)
  wire _0318_;
  (* src = "Vortex_axi_nofpu.v:3490.39-3490.48" *)
  wire _0319_;
  (* src = "Vortex_axi_nofpu.v:4464.38-4464.91" *)
  wire _0320_;
  (* src = "Vortex_axi_nofpu.v:4597.52-4597.90" *)
  wire _0321_;
  (* src = "Vortex_axi_nofpu.v:4988.67-4988.76" *)
  wire _0322_;
  (* src = "Vortex_axi_nofpu.v:5096.44-5096.58" *)
  wire _0323_;
  (* src = "Vortex_axi_nofpu.v:5176.59-5176.69" *)
  wire _0324_;
  (* src = "Vortex_axi_nofpu.v:5274.130-5274.166" *)
  wire _0325_;
  (* src = "Vortex_axi_nofpu.v:5294.21-5294.30" *)
  wire _0326_;
  (* src = "Vortex_axi_nofpu.v:5296.54-5296.65" *)
  wire _0327_;
  (* src = "Vortex_axi_nofpu.v:5311.43-5311.52" *)
  wire _0328_;
  (* src = "Vortex_axi_nofpu.v:5356.46-5356.57" *)
  wire _0329_;
  (* src = "Vortex_axi_nofpu.v:5358.24-5358.34" *)
  wire _0330_;
  (* src = "Vortex_axi_nofpu.v:5364.30-5364.46" *)
  wire _0331_;
  (* src = "Vortex_axi_nofpu.v:5383.83-5383.97" *)
  wire [1:0] _0332_;
  (* src = "Vortex_axi_nofpu.v:5420.63-5420.95" *)
  wire [1:0] _0333_;
  (* src = "Vortex_axi_nofpu.v:5432.37-5432.65" *)
  wire _0334_;
  (* src = "Vortex_axi_nofpu.v:5549.27-5549.58" *)
  wire _0335_;
  (* src = "Vortex_axi_nofpu.v:5879.48-5879.61" *)
  wire [31:0] _0336_;
  (* src = "Vortex_axi_nofpu.v:5887.22-5887.54" *)
  wire _0337_;
  (* src = "Vortex_axi_nofpu.v:6016.68-6016.74" *)
  wire _0338_;
  (* src = "Vortex_axi_nofpu.v:6016.68-6016.74" *)
  wire _0339_;
  (* src = "Vortex_axi_nofpu.v:6084.24-6084.56" *)
  wire _0340_;
  (* src = "Vortex_axi_nofpu.v:6246.61-6246.89" *)
  wire _0341_;
  (* src = "Vortex_axi_nofpu.v:6248.62-6248.91" *)
  wire _0342_;
  (* src = "Vortex_axi_nofpu.v:6250.62-6250.91" *)
  wire _0343_;
  (* src = "Vortex_axi_nofpu.v:6252.62-6252.91" *)
  wire _0344_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _0345_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _0346_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [7:0] _0347_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [7:0] _0348_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [3:0] _0349_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _0350_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _0351_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [3:0] _0352_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [63:0] _0353_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _0354_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _0355_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _0356_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [3:0] _0357_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [63:0] _0358_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _0359_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [63:0] _0360_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [3:0] _0361_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _0362_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _0363_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [63:0] _0364_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [63:0] _0365_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [7:0] _0366_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [7:0] _0367_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [3:0] _0368_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [3:0] _0369_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [3:0] _0370_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [3:0] _0371_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [15:0] _0372_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [15:0] _0373_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [15:0] _0374_;
  (* src = "Vortex_axi_nofpu.v:3259.26-3259.66" *)
  wire [1:0] _0375_;
  (* src = "Vortex_axi_nofpu.v:3259.26-3259.66" *)
  wire [1:0] _0376_;
  (* src = "Vortex_axi_nofpu.v:3303.47-3303.77" *)
  wire [1:0] _0377_;
  (* src = "Vortex_axi_nofpu.v:4580.56-4580.84" *)
  wire _0378_;
  (* src = "Vortex_axi_nofpu.v:4580.55-4580.101" *)
  wire _0379_;
  (* src = "Vortex_axi_nofpu.v:5022.34-5022.79" *)
  wire [31:0] _0380_;
  (* src = "Vortex_axi_nofpu.v:5022.34-5022.79" *)
  wire [31:0] _0381_;
  (* src = "Vortex_axi_nofpu.v:5383.32-5383.79" *)
  wire [1:0] _0382_;
  (* src = "Vortex_axi_nofpu.v:5383.31-5383.97" *)
  wire [1:0] _0383_;
  (* src = "Vortex_axi_nofpu.v:5876.27-5876.60" *)
  wire [31:0] _0384_;
  wire _0385_;
  wire [3:0] _0386_;
  wire [1:0] _0387_;
  wire [1:0] _0388_;
  wire [63:0] _0389_;
  wire [3:0] _0390_;
  wire [1:0] _0391_;
  wire [1:0] _0392_;
  wire [3:0] _0393_;
  wire [1:0] _0394_;
  wire [1:0] _0395_;
  wire _0396_;
  wire _0397_;
  wire _0398_;
  wire _0399_;
  wire _0400_;
  wire _0401_;
  wire _0402_;
  wire _0403_;
  wire _0404_;
  wire _0405_;
  wire _0406_;
  wire _0407_;
  wire _0408_;
  wire _0409_;
  wire _0410_;
  wire _0411_;
  wire _0412_;
  wire _0413_;
  wire _0414_;
  wire _0415_;
  wire _0416_;
  wire _0417_;
  wire _0418_;
  wire _0419_;
  wire [1:0] _0420_;
  wire [2:0] _0421_;
  wire _0422_;
  wire _0423_;
  wire _0424_;
  wire _0425_;
  wire _0426_;
  wire _0427_;
  wire _0428_;
  wire _0429_;
  wire _0430_;
  wire _0431_;
  wire _0432_;
  wire _0433_;
  wire _0434_;
  wire _0435_;
  wire _0436_;
  wire _0437_;
  wire _0438_;
  wire _0439_;
  wire _0440_;
  wire _0441_;
  wire _0442_;
  wire _0443_;
  wire _0444_;
  wire _0445_;
  wire _0446_;
  wire _0447_;
  wire _0448_;
  wire _0449_;
  wire _0450_;
  wire _0451_;
  wire _0452_;
  wire _0453_;
  wire _0454_;
  wire [1:0] _0455_;
  wire [1:0] _0456_;
  wire [142:0] _0457_;
  wire _0458_;
  wire _0459_;
  wire _0460_;
  wire _0461_;
  wire _0462_;
  wire _0463_;
  wire _0464_;
  wire _0465_;
  wire _0466_;
  wire _0467_;
  wire _0468_;
  wire _0469_;
  wire [142:0] _0470_;
  wire _0471_;
  wire _0472_;
  wire _0473_;
  wire _0474_;
  wire _0475_;
  wire _0476_;
  wire _0477_;
  wire _0478_;
  wire _0479_;
  wire _0480_;
  wire _0481_;
  wire _0482_;
  wire _0483_;
  wire _0484_;
  wire _0485_;
  wire _0486_;
  wire _0487_;
  wire _0488_;
  wire _0489_;
  wire _0490_;
  wire _0491_;
  wire _0492_;
  wire _0493_;
  wire _0494_;
  wire _0495_;
  wire _0496_;
  wire _0497_;
  wire _0498_;
  wire _0499_;
  wire _0500_;
  wire _0501_;
  wire _0502_;
  wire _0503_;
  wire _0504_;
  wire _0505_;
  wire _0506_;
  wire _0507_;
  wire [63:0] _0508_;
  (* src = "Vortex_axi_nofpu.v:3888.24-3888.29" *)
  wire _0509_;
  (* src = "Vortex_axi_nofpu.v:5062.23-5062.40" *)
  wire _0510_;
  (* src = "Vortex_axi_nofpu.v:5358.38-5358.108" *)
  wire _0511_;
  (* src = "Vortex_axi_nofpu.v:6042.24-6042.36" *)
  wire _0512_;
  (* src = "Vortex_axi_nofpu.v:6042.40-6042.56" *)
  wire _0513_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _0514_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _0515_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  (* unused_bits = "2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _0516_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [7:0] _0517_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _0518_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [7:0] _0519_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _0520_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [3:0] _0521_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [3:0] _0522_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [3:0] _0523_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [63:0] _0524_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [63:0] _0525_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _0526_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  (* unused_bits = "2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _0527_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _0528_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  (* unused_bits = "2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _0529_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  (* unused_bits = "2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _0530_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [3:0] _0531_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  (* unused_bits = "4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _0532_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [63:0] _0533_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [63:0] _0534_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _0535_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _0536_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [63:0] _0537_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [63:0] _0538_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [3:0] _0539_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [3:0] _0540_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _0541_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _0542_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  (* unused_bits = "2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _0543_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [63:0] _0544_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [63:0] _0545_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [63:0] _0546_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [7:0] _0547_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [7:0] _0548_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [7:0] _0549_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [7:0] _0550_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [3:0] _0551_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  (* unused_bits = "4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _0552_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [3:0] _0553_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  (* unused_bits = "4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _0554_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [3:0] _0555_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  (* unused_bits = "4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _0556_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [3:0] _0557_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  (* unused_bits = "4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _0558_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [15:0] _0559_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [15:0] _0560_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [15:0] _0561_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [15:0] _0562_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [15:0] _0563_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [15:0] _0564_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire _0565_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [142:0] _0566_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [142:0] _0567_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [142:0] _0568_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire _0569_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _0570_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [4:0] _0571_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [2:0] _0572_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [7:0] _0573_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [1:0] _0574_;
  (* src = "Vortex_axi_nofpu.v:5028.34-5028.85" *)
  wire [31:0] _0575_;
  (* src = "Vortex_axi_nofpu.v:5028.34-5028.85" *)
  wire [31:0] _0576_;
  (* src = "Vortex_axi_nofpu.v:5009.58-5009.107" *)
  (* unused_bits = "32" *)
  wire [32:0] _0577_;
  (* src = "Vortex_axi_nofpu.v:5009.58-5009.107" *)
  (* unused_bits = "32" *)
  wire [32:0] _0578_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [31:0] _0579_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [31:0] _0580_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [31:0] _0581_;
  (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
  wire [31:0] _0582_;
  (* src = "Vortex_axi_nofpu.v:4379.74-4379.117" *)
  wire [1:0] _0583_;
  (* src = "Vortex_axi_nofpu.v:4379.74-4379.117" *)
  wire [1:0] _0584_;
  (* src = "Vortex_axi_nofpu.v:4487.21-4487.38" *)
  wire [1:0] _0585_;
  (* src = "Vortex_axi_nofpu.v:6054.40-6054.52" *)
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _0586_;
  (* src = "Vortex_axi_nofpu.v:3549.20-3549.48" *)
  wire [3:0] _0587_;
  (* src = "Vortex_axi_nofpu.v:3578.20-3578.48" *)
  wire [3:0] _0588_;
  (* src = "Vortex_axi_nofpu.v:3825.20-3825.40" *)
  wire [3:0] _0589_;
  (* src = "Vortex_axi_nofpu.v:4451.22-4451.97" *)
  wire [142:0] _0590_;
  (* src = "Vortex_axi_nofpu.v:5045.35-5045.98" *)
  wire [31:0] _0591_;
  (* src = "Vortex_axi_nofpu.v:5045.35-5045.98" *)
  wire [31:0] _0592_;
  (* src = "Vortex_axi_nofpu.v:5117.48-5117.80" *)
  wire _0593_;
  (* src = "Vortex_axi_nofpu.v:5903.89-5903.189" *)
  wire [31:0] _0594_;
  (* src = "Vortex_axi_nofpu.v:5903.89-5903.189" *)
  wire [31:0] _0595_;
  (* src = "Vortex_axi_nofpu.v:5025.34-5025.79" *)
  wire [31:0] _0596_;
  (* src = "Vortex_axi_nofpu.v:5025.34-5025.79" *)
  wire [31:0] _0597_;
  (* src = "Vortex_axi_nofpu.v:5117.47-5117.90" *)
  wire _0598_;
  (* src = "Vortex_axi_nofpu.v:2844.16-2844.18" *)
  wire [31:0] \alu_commit_if.PC ;
  (* src = "Vortex_axi_nofpu.v:2846.16-2846.20" *)
  wire [63:0] \alu_commit_if.data ;
  (* src = "Vortex_axi_nofpu.v:2848.15-2848.17" *)
  wire [4:0] \alu_commit_if.rd ;
  (* src = "Vortex_axi_nofpu.v:2854.9-2854.14" *)
  wire \alu_commit_if.ready ;
  (* src = "Vortex_axi_nofpu.v:2842.15-2842.20" *)
  wire [1:0] \alu_commit_if.tmask ;
  (* src = "Vortex_axi_nofpu.v:2836.9-2836.14" *)
  wire \alu_commit_if.valid ;
  (* src = "Vortex_axi_nofpu.v:2850.9-2850.11" *)
  wire \alu_commit_if.wb ;
  (* src = "Vortex_axi_nofpu.v:2840.15-2840.18" *)
  wire \alu_commit_if.wid ;
  (* src = "Vortex_axi_nofpu.v:2642.16-2642.18" *)
  wire [31:0] \alu_req_if.PC ;
  (* src = "Vortex_axi_nofpu.v:2654.16-2654.19" *)
  wire [31:0] \alu_req_if.imm ;
  (* src = "Vortex_axi_nofpu.v:2644.16-2644.23" *)
  wire [31:0] \alu_req_if.next_PC ;
  (* src = "Vortex_axi_nofpu.v:2648.15-2648.21" *)
  (* unused_bits = "2" *)
  wire [2:0] \alu_req_if.op_mod ;
  (* src = "Vortex_axi_nofpu.v:2646.15-2646.22" *)
  wire [3:0] \alu_req_if.op_type ;
  (* src = "Vortex_axi_nofpu.v:2662.15-2662.17" *)
  wire [4:0] \alu_req_if.rd ;
  (* src = "Vortex_axi_nofpu.v:2666.9-2666.14" *)
  wire \alu_req_if.ready ;
  (* src = "Vortex_axi_nofpu.v:2658.16-2658.24" *)
  wire [63:0] \alu_req_if.rs1_data ;
  (* src = "Vortex_axi_nofpu.v:2660.16-2660.24" *)
  wire [63:0] \alu_req_if.rs2_data ;
  (* src = "Vortex_axi_nofpu.v:2656.15-2656.18" *)
  wire \alu_req_if.tid ;
  (* src = "Vortex_axi_nofpu.v:2640.15-2640.20" *)
  wire [1:0] \alu_req_if.tmask ;
  (* src = "Vortex_axi_nofpu.v:2650.9-2650.15" *)
  wire \alu_req_if.use_PC ;
  (* src = "Vortex_axi_nofpu.v:2652.9-2652.16" *)
  wire \alu_req_if.use_imm ;
  (* src = "Vortex_axi_nofpu.v:2636.16-2636.20" *)
  wire [43:0] \alu_req_if.uuid ;
  (* src = "Vortex_axi_nofpu.v:2634.9-2634.14" *)
  wire \alu_req_if.valid ;
  (* src = "Vortex_axi_nofpu.v:2664.9-2664.11" *)
  wire \alu_req_if.wb ;
  (* src = "Vortex_axi_nofpu.v:2638.15-2638.18" *)
  wire \alu_req_if.wid ;
  (* src = "Vortex_axi_nofpu.v:2578.16-2578.20" *)
  wire [31:0] \branch_ctl_if.dest ;
  (* src = "Vortex_axi_nofpu.v:2576.9-2576.14" *)
  wire \branch_ctl_if.taken ;
  (* src = "Vortex_axi_nofpu.v:2572.9-2572.14" *)
  wire \branch_ctl_if.valid ;
  (* src = "Vortex_axi_nofpu.v:2574.15-2574.18" *)
  wire \branch_ctl_if.wid ;
  (* src = "Vortex_axi_nofpu.v:2360.14-2360.18" *)
  output busy;
  wire busy;
  (* src = "Vortex_axi_nofpu.v:2316.13-2316.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_nofpu.v:2520.15-2520.26" *)
  wire [3:0] \cmt_to_csr_if.commit_size ;
  (* src = "Vortex_axi_nofpu.v:2518.9-2518.14" *)
  wire \cmt_to_csr_if.valid ;
  (* src = "Vortex_axi_nofpu.v:6146.9-6146.24" *)
  wire \commit.alu_commit_fire ;
  (* src = "Vortex_axi_nofpu.v:6156.9-6156.20" *)
  wire \commit.commit_fire ;
  (* src = "Vortex_axi_nofpu.v:6160.15-6160.26" *)
  wire [3:0] \commit.commit_size ;
  (* src = "Vortex_axi_nofpu.v:6158.15-6158.27" *)
  wire [9:0] \commit.commit_tmask ;
  (* src = "Vortex_axi_nofpu.v:6152.9-6152.24" *)
  wire \commit.csr_commit_fire ;
  (* src = "Vortex_axi_nofpu.v:6154.9-6154.24" *)
  wire \commit.gpu_commit_fire ;
  (* src = "Vortex_axi_nofpu.v:6148.9-6148.23" *)
  wire \commit.ld_commit_fire ;
  (* src = "Vortex_axi_nofpu.v:6130.9-6130.14" *)
  wire \commit.reset ;
  (* src = "Vortex_axi_nofpu.v:6150.9-6150.23" *)
  wire \commit.st_commit_fire ;
  (* src = "Vortex_axi_nofpu.v:6220.18-6220.26" *)
  wire [419:0] \commit.writeback.rsp_data ;
  (* src = "Vortex_axi_nofpu.v:6222.16-6222.25" *)
  wire [3:0] \commit.writeback.rsp_ready ;
  (* src = "Vortex_axi_nofpu.v:6218.16-6218.25" *)
  wire [3:0] \commit.writeback.rsp_valid ;
  (* src = "Vortex_axi_nofpu.v:6208.17-6208.22" *)
  wire [31:0] \commit.writeback.wb_PC ;
  (* src = "Vortex_axi_nofpu.v:6214.17-6214.24" *)
  wire [63:0] \commit.writeback.wb_data ;
  (* src = "Vortex_axi_nofpu.v:6216.10-6216.16" *)
  wire \commit.writeback.wb_eop ;
  (* src = "Vortex_axi_nofpu.v:6212.16-6212.21" *)
  wire [4:0] \commit.writeback.wb_rd ;
  (* src = "Vortex_axi_nofpu.v:6210.16-6210.24" *)
  wire [1:0] \commit.writeback.wb_tmask ;
  (* src = "Vortex_axi_nofpu.v:6204.10-6204.18" *)
  wire \commit.writeback.wb_valid ;
  (* src = "Vortex_axi_nofpu.v:6206.16-6206.22" *)
  wire \commit.writeback.wb_wid ;
  (* src = "Vortex_axi_nofpu.v:2938.9-2938.14" *)
  wire \csr_commit_if.ready ;
  (* src = "Vortex_axi_nofpu.v:2922.16-2922.20" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43" *)
  wire [43:0] \csr_commit_if.uuid ;
  (* src = "Vortex_axi_nofpu.v:2920.9-2920.14" *)
  wire \csr_commit_if.valid ;
  (* src = "Vortex_axi_nofpu.v:2934.9-2934.11" *)
  wire \csr_commit_if.wb ;
  (* src = "Vortex_axi_nofpu.v:2720.16-2720.18" *)
  wire [31:0] \csr_req_if.PC ;
  (* src = "Vortex_axi_nofpu.v:2724.16-2724.20" *)
  wire [11:0] \csr_req_if.addr ;
  (* src = "Vortex_axi_nofpu.v:2730.15-2730.18" *)
  wire [4:0] \csr_req_if.imm ;
  (* src = "Vortex_axi_nofpu.v:2722.15-2722.22" *)
  wire [1:0] \csr_req_if.op_type ;
  (* src = "Vortex_axi_nofpu.v:2732.15-2732.17" *)
  wire [4:0] \csr_req_if.rd ;
  (* src = "Vortex_axi_nofpu.v:2736.9-2736.14" *)
  wire \csr_req_if.ready ;
  (* src = "Vortex_axi_nofpu.v:2726.16-2726.24" *)
  wire [31:0] \csr_req_if.rs1_data ;
  (* src = "Vortex_axi_nofpu.v:2718.15-2718.20" *)
  wire [1:0] \csr_req_if.tmask ;
  (* src = "Vortex_axi_nofpu.v:2728.9-2728.16" *)
  wire \csr_req_if.use_imm ;
  (* src = "Vortex_axi_nofpu.v:2714.16-2714.20" *)
  wire [43:0] \csr_req_if.uuid ;
  (* src = "Vortex_axi_nofpu.v:2712.9-2712.14" *)
  wire \csr_req_if.valid ;
  (* src = "Vortex_axi_nofpu.v:2734.9-2734.11" *)
  wire \csr_req_if.wb ;
  (* src = "Vortex_axi_nofpu.v:2716.15-2716.18" *)
  wire \csr_req_if.wid ;
  (* src = "Vortex_axi_nofpu.v:2326.21-2326.36" *)
  output [59:0] dcache_req_addr;
  wire [59:0] dcache_req_addr;
  (* src = "Vortex_axi_nofpu.v:2324.20-2324.37" *)
  output [7:0] dcache_req_byteen;
  wire [7:0] dcache_req_byteen;
  (* src = "Vortex_axi_nofpu.v:2328.21-2328.36" *)
  output [63:0] dcache_req_data;
  wire [63:0] dcache_req_data;
  (* src = "Vortex_axi_nofpu.v:2332.19-2332.35" *)
  input [1:0] dcache_req_ready;
  wire [1:0] dcache_req_ready;
  (* src = "Vortex_axi_nofpu.v:2322.20-2322.33" *)
  output [1:0] dcache_req_rw;
  wire [1:0] dcache_req_rw;
  (* src = "Vortex_axi_nofpu.v:2330.21-2330.35" *)
  output [95:0] dcache_req_tag;
  wire [95:0] dcache_req_tag;
  (* src = "Vortex_axi_nofpu.v:2320.20-2320.36" *)
  output [1:0] dcache_req_valid;
  wire [1:0] dcache_req_valid;
  (* src = "Vortex_axi_nofpu.v:2338.20-2338.35" *)
  input [63:0] dcache_rsp_data;
  wire [63:0] dcache_rsp_data;
  (* src = "Vortex_axi_nofpu.v:2342.14-2342.30" *)
  output dcache_rsp_ready;
  wire dcache_rsp_ready;
  (* src = "Vortex_axi_nofpu.v:2340.20-2340.34" *)
  input [47:0] dcache_rsp_tag;
  wire [47:0] dcache_rsp_tag;
  (* src = "Vortex_axi_nofpu.v:2336.19-2336.35" *)
  input [1:0] dcache_rsp_tmask;
  wire [1:0] dcache_rsp_tmask;
  (* src = "Vortex_axi_nofpu.v:2334.13-2334.29" *)
  input dcache_rsp_valid;
  wire dcache_rsp_valid;
  (* src = "Vortex_axi_nofpu.v:3490.16-3490.23" *)
  wire [11:0] \decode.alu_imm ;
  (* src = "Vortex_axi_nofpu.v:3494.16-3494.21" *)
  wire [12:0] \decode.b_imm ;
  (* src = "Vortex_axi_nofpu.v:3448.14-3448.21" *)
  wire [2:0] \decode.ex_type ;
  (* src = "Vortex_axi_nofpu.v:3474.15-3474.20" *)
  wire [2:0] \decode.func3 ;
  (* src = "Vortex_axi_nofpu.v:3922.9-3922.24" *)
  wire \decode.ifetch_rsp_fire ;
  (* src = "Vortex_axi_nofpu.v:3459.15-3459.18" *)
  wire [31:0] \decode.imm ;
  (* src = "Vortex_axi_nofpu.v:3468.16-3468.21" *)
  wire [31:0] \decode.instr ;
  (* src = "Vortex_axi_nofpu.v:3465.8-3465.15" *)
  wire \decode.is_join ;
  (* src = "Vortex_axi_nofpu.v:3466.8-3466.17" *)
  wire \decode.is_wstall ;
  (* src = "Vortex_axi_nofpu.v:3452.14-3452.20" *)
  wire [2:0] \decode.op_mod ;
  (* src = "Vortex_axi_nofpu.v:3450.14-3450.21" *)
  wire [3:0] \decode.op_type ;
  (* src = "Vortex_axi_nofpu.v:3454.14-3454.18" *)
  wire [4:0] \decode.rd_r ;
  (* src = "Vortex_axi_nofpu.v:3455.14-3455.19" *)
  wire [4:0] \decode.rs1_r ;
  (* src = "Vortex_axi_nofpu.v:3456.14-3456.19" *)
  wire [4:0] \decode.rs2_r ;
  (* src = "Vortex_axi_nofpu.v:3462.8-3462.14" *)
  wire \decode.use_PC ;
  (* src = "Vortex_axi_nofpu.v:3463.8-3463.15" *)
  wire \decode.use_imm ;
  (* src = "Vortex_axi_nofpu.v:3461.8-3461.14" *)
  wire \decode.use_rd ;
  (* src = "Vortex_axi_nofpu.v:3888.9-3888.11" *)
  wire \decode.wb ;
  (* src = "Vortex_axi_nofpu.v:2538.16-2538.18" *)
  wire [31:0] \decode_if.PC ;
  (* src = "Vortex_axi_nofpu.v:2562.9-2562.14" *)
  wire \decode_if.ready ;
  (* src = "Vortex_axi_nofpu.v:2536.15-2536.20" *)
  wire [1:0] \decode_if.tmask ;
  (* src = "Vortex_axi_nofpu.v:2532.16-2532.20" *)
  wire [43:0] \decode_if.uuid ;
  (* src = "Vortex_axi_nofpu.v:2530.9-2530.14" *)
  wire \decode_if.valid ;
  (* src = "Vortex_axi_nofpu.v:2534.15-2534.18" *)
  wire \decode_if.wid ;
  (* src = "Vortex_axi_nofpu.v:4908.9-4908.18" *)
  wire \execute.alu_reset ;
  (* src = "Vortex_axi_nofpu.v:4958.17-4958.27" *)
  wire [63:0] \execute.alu_unit.add_result ;
  (* src = "Vortex_axi_nofpu.v:5078.17-5078.23" *)
  wire [31:0] \execute.alu_unit.alu_PC ;
  (* src = "Vortex_axi_nofpu.v:5084.17-5084.25" *)
  wire [63:0] \execute.alu_unit.alu_data ;
  (* src = "Vortex_axi_nofpu.v:4984.17-4984.27" *)
  wire [63:0] \execute.alu_unit.alu_in1_PC ;
  (* src = "Vortex_axi_nofpu.v:4986.17-4986.28" *)
  wire [63:0] \execute.alu_unit.alu_in2_imm ;
  (* src = "Vortex_axi_nofpu.v:4988.17-4988.29" *)
  wire [63:0] \execute.alu_unit.alu_in2_less ;
  (* src = "Vortex_axi_nofpu.v:5054.17-5054.31" *)
  wire [63:0] \execute.alu_unit.alu_jal_result ;
  (* src = "Vortex_axi_nofpu.v:5080.16-5080.22" *)
  wire [4:0] \execute.alu_unit.alu_rd ;
  (* src = "Vortex_axi_nofpu.v:5066.10-5066.22" *)
  wire \execute.alu_unit.alu_ready_in ;
  (* src = "Vortex_axi_nofpu.v:4956.16-4956.26" *)
  wire [63:0] \execute.alu_unit.alu_result ;
  (* src = "Vortex_axi_nofpu.v:5076.16-5076.25" *)
  wire [1:0] \execute.alu_unit.alu_tmask ;
  (* src = "Vortex_axi_nofpu.v:5072.17-5072.25" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43" *)
  wire [43:0] \execute.alu_unit.alu_uuid ;
  (* src = "Vortex_axi_nofpu.v:5064.10-5064.22" *)
  wire \execute.alu_unit.alu_valid_in ;
  (* src = "Vortex_axi_nofpu.v:5068.10-5068.23" *)
  wire \execute.alu_unit.alu_valid_out ;
  (* src = "Vortex_axi_nofpu.v:5082.10-5082.16" *)
  wire \execute.alu_unit.alu_wb ;
  (* src = "Vortex_axi_nofpu.v:5056.17-5056.24" *)
  wire [31:0] \execute.alu_unit.br_dest ;
  (* src = "Vortex_axi_nofpu.v:5111.10-5111.17" *)
  wire \execute.alu_unit.br_less ;
  (* src = "Vortex_axi_nofpu.v:5109.10-5109.16" *)
  wire \execute.alu_unit.br_neg ;
  (* src = "Vortex_axi_nofpu.v:5086.16-5086.23" *)
  (* unused_bits = "0" *)
  wire [3:0] \execute.alu_unit.br_op_r ;
  (* src = "Vortex_axi_nofpu.v:5058.17-5058.27" *)
  wire [32:0] \execute.alu_unit.cmp_result ;
  (* src = "Vortex_axi_nofpu.v:4998.18-4998.25" *)
  wire [32:0] \execute.alu_unit.genblk2[0].sub_in1 ;
  (* src = "Vortex_axi_nofpu.v:5000.18-5000.25" *)
  wire [32:0] \execute.alu_unit.genblk2[0].sub_in2 ;
  (* src = "Vortex_axi_nofpu.v:4998.18-4998.25" *)
  wire [32:0] \execute.alu_unit.genblk2[1].sub_in1 ;
  (* src = "Vortex_axi_nofpu.v:5000.18-5000.25" *)
  wire [32:0] \execute.alu_unit.genblk2[1].sub_in2 ;
  (* src = "Vortex_axi_nofpu.v:5094.10-5094.20" *)
  wire \execute.alu_unit.is_br_op_r ;
  (* src = "Vortex_axi_nofpu.v:5062.10-5062.18" *)
  wire \execute.alu_unit.is_equal ;
  (* src = "Vortex_axi_nofpu.v:5092.10-5092.20" *)
  wire \execute.alu_unit.is_equal_r ;
  (* src = "Vortex_axi_nofpu.v:5052.10-5052.16" *)
  wire \execute.alu_unit.is_jal ;
  (* src = "Vortex_axi_nofpu.v:5090.10-5090.19" *)
  wire \execute.alu_unit.is_less_r ;
  (* src = "Vortex_axi_nofpu.v:4978.10-4978.16" *)
  wire \execute.alu_unit.is_sub ;
  (* src = "Vortex_axi_nofpu.v:4964.16-4964.26" *)
  wire [63:0] \execute.alu_unit.msc_result ;
  (* src = "Vortex_axi_nofpu.v:5137.17-5137.23" *)
  wire [31:0] \execute.alu_unit.mul_PC ;
  (* src = "Vortex_axi_nofpu.v:5143.17-5143.25" *)
  wire [63:0] \execute.alu_unit.mul_data ;
  (* src = "Vortex_axi_nofpu.v:5139.16-5139.22" *)
  wire [4:0] \execute.alu_unit.mul_rd ;
  (* src = "Vortex_axi_nofpu.v:5125.10-5125.22" *)
  wire \execute.alu_unit.mul_ready_in ;
  (* src = "Vortex_axi_nofpu.v:5129.10-5129.23" *)
  wire \execute.alu_unit.mul_ready_out ;
  (* src = "Vortex_axi_nofpu.v:5135.16-5135.25" *)
  wire [1:0] \execute.alu_unit.mul_tmask ;
  (* src = "Vortex_axi_nofpu.v:5131.17-5131.25" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43" *)
  wire [43:0] \execute.alu_unit.mul_uuid ;
  (* src = "Vortex_axi_nofpu.v:5123.10-5123.22" *)
  wire \execute.alu_unit.mul_valid_in ;
  (* src = "Vortex_axi_nofpu.v:5127.10-5127.23" *)
  wire \execute.alu_unit.mul_valid_out ;
  (* src = "Vortex_axi_nofpu.v:5141.10-5141.16" *)
  wire \execute.alu_unit.mul_wb ;
  (* src = "Vortex_axi_nofpu.v:5133.16-5133.23" *)
  wire \execute.alu_unit.mul_wid ;
  (* src = "Vortex_axi_nofpu.v:4962.17-4962.27" *)
  wire [63:0] \execute.alu_unit.shr_result ;
  (* src = "Vortex_axi_nofpu.v:4960.17-4960.27" *)
  wire [65:0] \execute.alu_unit.sub_result ;
  (* src = "Vortex_axi_nofpu.v:4924.9-4924.18" *)
  wire \execute.csr_reset ;
  (* src = "Vortex_axi_nofpu.v:5591.17-5591.28" *)
  wire [11:0] \execute.csr_unit.csr_addr_s1 ;
  (* src = "Vortex_axi_nofpu.v:5659.17-5659.26" *)
  reg [63:0] \execute.csr_unit.csr_data.csr_cycle ;
  (* src = "Vortex_axi_nofpu.v:5661.17-5661.28" *)
  reg [63:0] \execute.csr_unit.csr_data.csr_instret ;
  (* src = "Vortex_axi_nofpu.v:5645.17-5645.28" *)
  reg [11:0] \execute.csr_unit.csr_data.csr_medeleg ;
  (* src = "Vortex_axi_nofpu.v:5653.17-5653.25" *)
  reg [11:0] \execute.csr_unit.csr_data.csr_mepc ;
  (* src = "Vortex_axi_nofpu.v:5647.17-5647.28" *)
  reg [11:0] \execute.csr_unit.csr_data.csr_mideleg ;
  (* src = "Vortex_axi_nofpu.v:5649.17-5649.24" *)
  reg [11:0] \execute.csr_unit.csr_data.csr_mie ;
  (* src = "Vortex_axi_nofpu.v:5643.17-5643.28" *)
  reg [11:0] \execute.csr_unit.csr_data.csr_mstatus ;
  (* src = "Vortex_axi_nofpu.v:5651.17-5651.26" *)
  reg [11:0] \execute.csr_unit.csr_data.csr_mtvec ;
  (* src = "Vortex_axi_nofpu.v:5657.17-5657.28" *)
  reg [11:0] \execute.csr_unit.csr_data.csr_pmpaddr[0] ;
  (* src = "Vortex_axi_nofpu.v:5655.17-5655.27" *)
  reg [11:0] \execute.csr_unit.csr_data.csr_pmpcfg[0] ;
  (* src = "Vortex_axi_nofpu.v:5641.17-5641.25" *)
  reg [11:0] \execute.csr_unit.csr_data.csr_satp ;
  (* src = "Vortex_axi_nofpu.v:5664.17-5664.21" *)
  reg [15:0] \execute.csr_unit.csr_data.fcsr ;
  (* src = "Vortex_axi_nofpu.v:5625.18-5625.27" *)
  wire [31:0] \execute.csr_unit.csr_data.read_data ;
  (* src = "Vortex_axi_nofpu.v:5635.18-5635.28" *)
  wire [31:0] \execute.csr_unit.csr_data.write_data ;
  (* src = "Vortex_axi_nofpu.v:5627.11-5627.23" *)
  wire \execute.csr_unit.csr_data.write_enable ;
  (* src = "Vortex_axi_nofpu.v:5857.17-5857.35" *)
  wire [31:0] \execute.csr_unit.csr_read_data_qual ;
  (* src = "Vortex_axi_nofpu.v:5595.17-5595.33" *)
  wire [31:0] \execute.csr_unit.csr_read_data_s1 ;
  (* src = "Vortex_axi_nofpu.v:5601.17-5601.29" *)
  wire [31:0] \execute.csr_unit.csr_req_data ;
  (* src = "Vortex_axi_nofpu.v:5859.16-5859.32" *)
  wire [31:0] \execute.csr_unit.csr_updated_data ;
  (* src = "Vortex_axi_nofpu.v:5861.9-5861.25" *)
  wire \execute.csr_unit.csr_we_s0_unqual ;
  (* src = "Vortex_axi_nofpu.v:5589.10-5589.19" *)
  wire \execute.csr_unit.csr_we_s1 ;
  (* src = "Vortex_axi_nofpu.v:5887.10-5887.19" *)
  wire \execute.csr_unit.stall_out ;
  (* src = "Vortex_axi_nofpu.v:5855.10-5855.22" *)
  wire \execute.csr_unit.write_hazard ;
  (* src = "Vortex_axi_nofpu.v:4932.9-4932.18" *)
  wire \execute.gpu_reset ;
  (* src = "Vortex_axi_nofpu.v:5980.16-5980.23" *)
  wire [3:0] \execute.gpu_unit.barrier ;
  (* src = "Vortex_axi_nofpu.v:6012.11-6012.16" *)
  wire \execute.gpu_unit.genblk1[0].taken ;
  (* src = "Vortex_axi_nofpu.v:6012.11-6012.16" *)
  wire \execute.gpu_unit.genblk1[1].taken ;
  (* src = "Vortex_axi_nofpu.v:5997.10-5997.16" *)
  wire \execute.gpu_unit.is_bar ;
  (* src = "Vortex_axi_nofpu.v:5999.10-5999.17" *)
  wire \execute.gpu_unit.is_pred ;
  (* src = "Vortex_axi_nofpu.v:5995.10-5995.18" *)
  wire \execute.gpu_unit.is_split ;
  (* src = "Vortex_axi_nofpu.v:5993.10-5993.16" *)
  wire \execute.gpu_unit.is_tmc ;
  (* src = "Vortex_axi_nofpu.v:6082.10-6082.23" *)
  wire \execute.gpu_unit.is_warp_ctl_r ;
  (* src = "Vortex_axi_nofpu.v:5991.10-5991.19" *)
  wire \execute.gpu_unit.is_wspawn ;
  (* src = "Vortex_axi_nofpu.v:6007.16-6007.31" *)
  wire [1:0] \execute.gpu_unit.not_taken_tmask ;
  (* src = "Vortex_axi_nofpu.v:6019.16-6019.25" *)
  wire [1:0] \execute.gpu_unit.pred_mask ;
  (* src = "Vortex_axi_nofpu.v:6001.17-6001.25" *)
  wire [31:0] \execute.gpu_unit.rs1_data ;
  (* src = "Vortex_axi_nofpu.v:6003.17-6003.25" *)
  wire [31:0] \execute.gpu_unit.rs2_data ;
  (* src = "Vortex_axi_nofpu.v:5967.17-5967.23" *)
  wire [31:0] \execute.gpu_unit.rsp_PC ;
  (* src = "Vortex_axi_nofpu.v:5973.17-5973.25" *)
  wire [79:0] \execute.gpu_unit.rsp_data ;
  (* src = "Vortex_axi_nofpu.v:5974.17-5974.27" *)
  wire [79:0] \execute.gpu_unit.rsp_data_r ;
  (* src = "Vortex_axi_nofpu.v:5965.16-5965.25" *)
  wire [1:0] \execute.gpu_unit.rsp_tmask ;
  (* src = "Vortex_axi_nofpu.v:5961.17-5961.25" *)
  wire [43:0] \execute.gpu_unit.rsp_uuid ;
  (* src = "Vortex_axi_nofpu.v:5959.10-5959.19" *)
  wire \execute.gpu_unit.rsp_valid ;
  (* src = "Vortex_axi_nofpu.v:5963.16-5963.23" *)
  wire \execute.gpu_unit.rsp_wid ;
  (* src = "Vortex_axi_nofpu.v:5988.10-5988.18" *)
  wire \execute.gpu_unit.stall_in ;
  (* src = "Vortex_axi_nofpu.v:4916.9-4916.18" *)
  wire \execute.lsu_reset ;
  (* src = "Vortex_axi_nofpu.v:5270.16-5270.28" *)
  wire \execute.lsu_unit.addr_matches ;
  (* src = "Vortex_axi_nofpu.v:5352.16-5352.31" *)
  wire [1:0] \execute.lsu_unit.dcache_req_fire ;
  (* src = "Vortex_axi_nofpu.v:5383.10-5383.26" *)
  wire \execute.lsu_unit.dcache_req_ready ;
  (* src = "Vortex_axi_nofpu.v:5354.10-5354.25" *)
  wire \execute.lsu_unit.dcache_rsp_fire ;
  (* src = "Vortex_axi_nofpu.v:5290.10-5290.20" *)
  wire \execute.lsu_unit.fence_wait ;
  (* src = "Vortex_axi_nofpu.v:5262.17-5262.26" *)
  wire [63:0] \execute.lsu_unit.full_addr ;
  (* src = "Vortex_axi_nofpu.v:5284.12-5284.22" *)
  wire \execute.lsu_unit.genblk3[0].genblk1.is_addr_sm ;
  (* src = "Vortex_axi_nofpu.v:5281.11-5281.21" *)
  wire \execute.lsu_unit.genblk3[0].is_addr_nc ;
  (* src = "Vortex_axi_nofpu.v:5284.12-5284.22" *)
  wire \execute.lsu_unit.genblk3[1].genblk1.is_addr_sm ;
  (* src = "Vortex_axi_nofpu.v:5281.11-5281.21" *)
  wire \execute.lsu_unit.genblk3[1].is_addr_nc ;
  (* src = "Vortex_axi_nofpu.v:5436.16-5436.30" *)
  wire [3:0] \execute.lsu_unit.genblk5[0].mem_req_byteen ;
  (* src = "Vortex_axi_nofpu.v:5436.16-5436.30" *)
  wire [3:0] \execute.lsu_unit.genblk5[1].mem_req_byteen ;
  (* src = "Vortex_axi_nofpu.v:5522.18-5522.28" *)
  wire [15:0] \execute.lsu_unit.genblk6[0].rsp_data16 ;
  (* src = "Vortex_axi_nofpu.v:5524.17-5524.26" *)
  wire [7:0] \execute.lsu_unit.genblk6[0].rsp_data8 ;
  (* src = "Vortex_axi_nofpu.v:5522.18-5522.28" *)
  wire [15:0] \execute.lsu_unit.genblk6[1].rsp_data16 ;
  (* src = "Vortex_axi_nofpu.v:5520.18-5520.28" *)
  wire [31:0] \execute.lsu_unit.genblk6[1].rsp_data32 ;
  (* src = "Vortex_axi_nofpu.v:5524.17-5524.26" *)
  wire [7:0] \execute.lsu_unit.genblk6[1].rsp_data8 ;
  (* src = "Vortex_axi_nofpu.v:5337.9-5337.21" *)
  reg \execute.lsu_unit.is_req_start ;
  (* src = "Vortex_axi_nofpu.v:5549.10-5549.24" *)
  wire \execute.lsu_unit.load_rsp_stall ;
  (* src = "Vortex_axi_nofpu.v:5277.10-5277.20" *)
  wire \execute.lsu_unit.lsu_is_dup ;
  (* src = "Vortex_axi_nofpu.v:5296.10-5296.19" *)
  wire \execute.lsu_unit.lsu_valid ;
  (* src = "Vortex_axi_nofpu.v:5298.10-5298.16" *)
  wire \execute.lsu_unit.lsu_wb ;
  (* src = "Vortex_axi_nofpu.v:5257.10-5257.20" *)
  wire \execute.lsu_unit.mbuf_empty ;
  (* src = "Vortex_axi_nofpu.v:5342.10-5342.19" *)
  wire \execute.lsu_unit.mbuf_full ;
  (* src = "Vortex_axi_nofpu.v:5360.10-5360.18" *)
  wire \execute.lsu_unit.mbuf_pop ;
  (* src = "Vortex_axi_nofpu.v:5358.10-5358.19" *)
  wire \execute.lsu_unit.mbuf_push ;
  (* src = "Vortex_axi_nofpu.v:5339.16-5339.26" *)
  wire [1:0] \execute.lsu_unit.mbuf_waddr ;
  (* src = "Vortex_axi_nofpu.v:5292.10-5292.18" *)
  wire \execute.lsu_unit.ready_in ;
  (* src = "Vortex_axi_nofpu.v:5239.17-5239.25" *)
  wire [63:0] \execute.lsu_unit.req_addr ;
  (* src = "Vortex_axi_nofpu.v:5243.17-5243.25" *)
  wire [63:0] \execute.lsu_unit.req_data ;
  (* src = "Vortex_axi_nofpu.v:5432.10-5432.23" *)
  wire \execute.lsu_unit.req_dep_ready ;
  (* src = "Vortex_axi_nofpu.v:5253.10-5253.20" *)
  wire \execute.lsu_unit.req_is_dup ;
  (* src = "Vortex_axi_nofpu.v:5255.10-5255.25" *)
  wire \execute.lsu_unit.req_is_prefetch ;
  (* src = "Vortex_axi_nofpu.v:5251.17-5251.23" *)
  wire [31:0] \execute.lsu_unit.req_pc ;
  (* src = "Vortex_axi_nofpu.v:5245.16-5245.22" *)
  wire [4:0] \execute.lsu_unit.req_rd ;
  (* src = "Vortex_axi_nofpu.v:5335.15-5335.28" *)
  reg [1:0] \execute.lsu_unit.req_sent_mask ;
  (* src = "Vortex_axi_nofpu.v:5385.16-5385.31" *)
  wire [1:0] \execute.lsu_unit.req_sent_mask_n ;
  (* src = "Vortex_axi_nofpu.v:5412.16-5412.23" *)
  wire [1:0] \execute.lsu_unit.req_tag ;
  (* src = "Vortex_axi_nofpu.v:5410.15-5410.27" *)
  reg [1:0] \execute.lsu_unit.req_tag_hold ;
  (* src = "Vortex_axi_nofpu.v:5237.16-5237.25" *)
  wire [1:0] \execute.lsu_unit.req_tmask ;
  (* src = "Vortex_axi_nofpu.v:5356.16-5356.29" *)
  wire [1:0] \execute.lsu_unit.req_tmask_dup ;
  (* src = "Vortex_axi_nofpu.v:5241.16-5241.24" *)
  wire [3:0] \execute.lsu_unit.req_type ;
  (* src = "Vortex_axi_nofpu.v:5233.10-5233.19" *)
  wire \execute.lsu_unit.req_valid ;
  (* src = "Vortex_axi_nofpu.v:5247.10-5247.16" *)
  wire \execute.lsu_unit.req_wb ;
  (* src = "Vortex_axi_nofpu.v:5364.10-5364.17" *)
  wire \execute.lsu_unit.req_wb2 ;
  (* src = "Vortex_axi_nofpu.v:5249.16-5249.23" *)
  wire \execute.lsu_unit.req_wid ;
  (* src = "Vortex_axi_nofpu.v:5514.16-5514.24" *)
  wire [63:0] \execute.lsu_unit.rsp_data ;
  (* src = "Vortex_axi_nofpu.v:5325.10-5325.20" *)
  wire \execute.lsu_unit.rsp_is_dup ;
  (* src = "Vortex_axi_nofpu.v:5327.10-5327.25" *)
  (* unused_bits = "0" *)
  wire \execute.lsu_unit.rsp_is_prefetch ;
  (* src = "Vortex_axi_nofpu.v:5345.16-5345.26" *)
  wire [3:0] \execute.lsu_unit.rsp_offset ;
  (* src = "Vortex_axi_nofpu.v:5317.17-5317.23" *)
  wire [31:0] \execute.lsu_unit.rsp_pc ;
  (* src = "Vortex_axi_nofpu.v:5319.16-5319.22" *)
  wire [4:0] \execute.lsu_unit.rsp_rd ;
  (* src = "Vortex_axi_nofpu.v:5329.15-5329.27" *)
  reg [7:0] \execute.lsu_unit.rsp_rem_mask ;
  (* src = "Vortex_axi_nofpu.v:5331.16-5331.30" *)
  wire [1:0] \execute.lsu_unit.rsp_rem_mask_n ;
  (* src = "Vortex_axi_nofpu.v:5333.16-5333.25" *)
  wire [1:0] \execute.lsu_unit.rsp_tmask ;
  (* src = "Vortex_axi_nofpu.v:5516.16-5516.30" *)
  wire [1:0] \execute.lsu_unit.rsp_tmask_qual ;
  (* src = "Vortex_axi_nofpu.v:5323.16-5323.24" *)
  (* unused_bits = "3" *)
  wire [3:0] \execute.lsu_unit.rsp_type ;
  (* src = "Vortex_axi_nofpu.v:5313.17-5313.25" *)
  wire [43:0] \execute.lsu_unit.rsp_uuid ;
  (* src = "Vortex_axi_nofpu.v:5321.10-5321.16" *)
  wire \execute.lsu_unit.rsp_wb ;
  (* src = "Vortex_axi_nofpu.v:5315.16-5315.23" *)
  wire \execute.lsu_unit.rsp_wid ;
  (* src = "Vortex_axi_nofpu.v:5294.10-5294.18" *)
  wire \execute.lsu_unit.stall_in ;
  (* src = "Vortex_axi_nofpu.v:4874.9-4874.14" *)
  wire \execute.reset ;
  (* src = "Vortex_axi_nofpu.v:3366.10-3366.25" *)
  wire \fetch.icache_stage.icache_req_fire ;
  (* src = "Vortex_axi_nofpu.v:3351.10-3351.15" *)
  wire \fetch.icache_stage.reset ;
  (* src = "Vortex_axi_nofpu.v:3374.17-3374.23" *)
  wire [31:0] \fetch.icache_stage.rsp_PC ;
  (* src = "Vortex_axi_nofpu.v:3376.16-3376.25" *)
  wire [1:0] \fetch.icache_stage.rsp_tmask ;
  (* src = "Vortex_axi_nofpu.v:3372.17-3372.25" *)
  wire [43:0] \fetch.icache_stage.rsp_uuid ;
  (* src = "Vortex_axi_nofpu.v:3401.10-3401.19" *)
  wire \fetch.icache_stage.stall_out ;
  (* src = "Vortex_axi_nofpu.v:3056.17-3056.19" *)
  wire [31:0] \fetch.ifetch_req_if.PC ;
  (* src = "Vortex_axi_nofpu.v:3052.16-3052.21" *)
  wire [1:0] \fetch.ifetch_req_if.tmask ;
  (* src = "Vortex_axi_nofpu.v:3235.16-3235.36" *)
  (* unused_bits = "1" *)
  wire [1:0] \fetch.warp_sched.active_barrier_count ;
  (* src = "Vortex_axi_nofpu.v:3093.15-3093.27" *)
  reg [1:0] \fetch.warp_sched.active_warps ;
  (* src = "Vortex_axi_nofpu.v:3094.15-3094.29" *)
  wire [1:0] \fetch.warp_sched.active_warps_n ;
  (* src = "Vortex_axi_nofpu.v:3237.16-3237.28" *)
  wire [1:0] \fetch.warp_sched.barrier_mask ;
  (* src = "Vortex_axi_nofpu.v:3102.15-3102.28" *)
  reg [7:0] \fetch.warp_sched.barrier_masks ;
  (* src = "Vortex_axi_nofpu.v:3246.15-3246.29" *)
  wire [1:0] \fetch.warp_sched.barrier_stalls ;
  (* src = "Vortex_axi_nofpu.v:3277.17-3277.27" *)
  wire [1:0] \fetch.warp_sched.genblk1[0].orig_tmask ;
  (* src = "Vortex_axi_nofpu.v:3273.11-3273.14" *)
  wire \fetch.warp_sched.genblk1[0].pop ;
  (* src = "Vortex_axi_nofpu.v:3271.11-3271.15" *)
  wire \fetch.warp_sched.genblk1[0].push ;
  (* src = "Vortex_axi_nofpu.v:3273.11-3273.14" *)
  wire \fetch.warp_sched.genblk1[1].pop ;
  (* src = "Vortex_axi_nofpu.v:3271.11-3271.15" *)
  wire \fetch.warp_sched.genblk1[1].push ;
  (* src = "Vortex_axi_nofpu.v:3324.17-3324.27" *)
  reg [43:0] \fetch.warp_sched.instr_uuid ;
  (* src = "Vortex_axi_nofpu.v:3264.17-3264.27" *)
  wire [33:0] \fetch.warp_sched.ipdom_data[0] ;
  (* src = "Vortex_axi_nofpu.v:3264.17-3264.27" *)
  wire [33:0] \fetch.warp_sched.ipdom_data[1] ;
  (* src = "Vortex_axi_nofpu.v:3266.10-3266.21" *)
  wire \fetch.warp_sched.ipdom_index[0] ;
  (* src = "Vortex_axi_nofpu.v:3266.10-3266.21" *)
  wire \fetch.warp_sched.ipdom_index[1] ;
  (* src = "Vortex_axi_nofpu.v:3089.17-3089.24" *)
  wire [31:0] \fetch.warp_sched.join_pc ;
  (* src = "Vortex_axi_nofpu.v:3091.16-3091.26" *)
  wire [1:0] \fetch.warp_sched.join_tmask ;
  (* src = "Vortex_axi_nofpu.v:3104.10-3104.31" *)
  wire \fetch.warp_sched.reached_barrier_limit ;
  (* src = "Vortex_axi_nofpu.v:3303.16-3303.27" *)
  wire [1:0] \fetch.warp_sched.ready_warps ;
  (* src = "Vortex_axi_nofpu.v:3311.17-3311.30" *)
  wire [67:0] \fetch.warp_sched.schedule_data ;
  (* src = "Vortex_axi_nofpu.v:3114.17-3114.28" *)
  wire [31:0] \fetch.warp_sched.schedule_pc ;
  (* src = "Vortex_axi_nofpu.v:3112.16-3112.30" *)
  wire [1:0] \fetch.warp_sched.schedule_tmask ;
  (* src = "Vortex_axi_nofpu.v:3116.10-3116.24" *)
  wire \fetch.warp_sched.schedule_valid ;
  (* src = "Vortex_axi_nofpu.v:3110.16-3110.28" *)
  wire \fetch.warp_sched.schedule_wid ;
  (* src = "Vortex_axi_nofpu.v:3320.10-3320.19" *)
  wire \fetch.warp_sched.stall_out ;
  (* src = "Vortex_axi_nofpu.v:3096.15-3096.28" *)
  reg [1:0] \fetch.warp_sched.stalled_warps ;
  (* src = "Vortex_axi_nofpu.v:3098.15-3098.27" *)
  reg [3:0] \fetch.warp_sched.thread_masks ;
  (* src = "Vortex_axi_nofpu.v:3124.10-3124.20" *)
  wire \fetch.warp_sched.tmc_active ;
  (* src = "Vortex_axi_nofpu.v:3108.15-3108.25" *)
  reg [1:0] \fetch.warp_sched.use_wspawn ;
  (* src = "Vortex_axi_nofpu.v:3100.16-3100.24" *)
  reg [63:0] \fetch.warp_sched.warp_pcs ;
  (* src = "Vortex_axi_nofpu.v:3118.10-3118.24" *)
  wire \fetch.warp_sched.warp_scheduled ;
  (* src = "Vortex_axi_nofpu.v:3106.16-3106.25" *)
  reg [31:0] \fetch.warp_sched.wspawn_pc ;
  (* src = "Vortex_axi_nofpu.v:2966.9-2966.14" *)
  wire \gpu_commit_if.ready ;
  (* src = "Vortex_axi_nofpu.v:2950.16-2950.20" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43" *)
  wire [43:0] \gpu_commit_if.uuid ;
  (* src = "Vortex_axi_nofpu.v:2948.9-2948.14" *)
  wire \gpu_commit_if.valid ;
  (* src = "Vortex_axi_nofpu.v:2962.9-2962.11" *)
  wire \gpu_commit_if.wb ;
  (* src = "Vortex_axi_nofpu.v:2760.15-2760.21" *)
  (* unused_bits = "0 1 2" *)
  wire [2:0] \gpu_req_if.op_mod ;
  (* src = "Vortex_axi_nofpu.v:2758.15-2758.22" *)
  wire [3:0] \gpu_req_if.op_type ;
  (* src = "Vortex_axi_nofpu.v:2770.15-2770.17" *)
  (* unused_bits = "0 1 2 3 4" *)
  wire [4:0] \gpu_req_if.rd ;
  (* src = "Vortex_axi_nofpu.v:2774.9-2774.14" *)
  wire \gpu_req_if.ready ;
  (* src = "Vortex_axi_nofpu.v:2764.16-2764.24" *)
  wire [63:0] \gpu_req_if.rs1_data ;
  (* src = "Vortex_axi_nofpu.v:2766.16-2766.24" *)
  wire [63:0] \gpu_req_if.rs2_data ;
  (* src = "Vortex_axi_nofpu.v:2768.16-2768.24" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63" *)
  wire [63:0] \gpu_req_if.rs3_data ;
  (* src = "Vortex_axi_nofpu.v:2762.15-2762.18" *)
  wire \gpu_req_if.tid ;
  (* src = "Vortex_axi_nofpu.v:2772.9-2772.11" *)
  (* unused_bits = "0" *)
  wire \gpu_req_if.wb ;
  (* src = "Vortex_axi_nofpu.v:2346.21-2346.36" *)
  output [29:0] icache_req_addr;
  wire [29:0] icache_req_addr;
  (* src = "Vortex_axi_nofpu.v:2350.13-2350.29" *)
  input icache_req_ready;
  wire icache_req_ready;
  (* src = "Vortex_axi_nofpu.v:2348.21-2348.35" *)
  output [44:0] icache_req_tag;
  wire [44:0] icache_req_tag;
  (* src = "Vortex_axi_nofpu.v:2344.14-2344.30" *)
  output icache_req_valid;
  wire icache_req_valid;
  (* src = "Vortex_axi_nofpu.v:2354.20-2354.35" *)
  input [31:0] icache_rsp_data;
  wire [31:0] icache_rsp_data;
  (* src = "Vortex_axi_nofpu.v:2358.14-2358.30" *)
  output icache_rsp_ready;
  wire icache_rsp_ready;
  (* src = "Vortex_axi_nofpu.v:2356.20-2356.34" *)
  input [44:0] icache_rsp_tag;
  wire [44:0] icache_rsp_tag;
  (* src = "Vortex_axi_nofpu.v:2352.13-2352.29" *)
  input icache_rsp_valid;
  wire icache_rsp_valid;
  (* src = "Vortex_axi_nofpu.v:4709.10-4709.23" *)
  wire \issue.dispatch.alu_req_ready ;
  (* src = "Vortex_axi_nofpu.v:4724.10-4724.23" *)
  wire \issue.dispatch.alu_req_valid ;
  (* src = "Vortex_axi_nofpu.v:4713.10-4713.23" *)
  wire \issue.dispatch.csr_req_ready ;
  (* src = "Vortex_axi_nofpu.v:4764.10-4764.23" *)
  wire \issue.dispatch.csr_req_valid ;
  (* src = "Vortex_axi_nofpu.v:4772.17-4772.29" *)
  wire [31:0] \issue.dispatch.csr_rs1_data ;
  (* src = "Vortex_axi_nofpu.v:4715.10-4715.23" *)
  wire \issue.dispatch.gpu_req_ready ;
  (* src = "Vortex_axi_nofpu.v:4788.10-4788.23" *)
  wire \issue.dispatch.gpu_req_valid ;
  (* src = "Vortex_axi_nofpu.v:4746.10-4746.22" *)
  wire \issue.dispatch.lsu_is_fence ;
  (* src = "Vortex_axi_nofpu.v:4748.10-4748.25" *)
  wire \issue.dispatch.lsu_is_prefetch ;
  (* src = "Vortex_axi_nofpu.v:4711.10-4711.23" *)
  wire \issue.dispatch.lsu_req_ready ;
  (* src = "Vortex_axi_nofpu.v:4742.10-4742.23" *)
  wire \issue.dispatch.lsu_req_valid ;
  (* src = "Vortex_axi_nofpu.v:4722.17-4722.24" *)
  wire [31:0] \issue.dispatch.next_PC ;
  (* src = "Vortex_axi_nofpu.v:4806.9-4806.16" *)
  wire \issue.dispatch.ready_r ;
  (* src = "Vortex_axi_nofpu.v:4693.10-4693.15" *)
  wire \issue.dispatch.reset ;
  (* src = "Vortex_axi_nofpu.v:4707.16-4707.19" *)
  wire \issue.dispatch.tid ;
  (* src = "Vortex_axi_nofpu.v:4124.10-4124.15" *)
  wire \issue.dispatch_if.valid ;
  (* src = "Vortex_axi_nofpu.v:4128.16-4128.19" *)
  reg \issue.dispatch_if.wid ;
  (* src = "Vortex_axi_nofpu.v:4038.17-4038.25" *)
  wire [63:0] \issue.gpr_rsp_if.rs1_data ;
  (* src = "Vortex_axi_nofpu.v:4040.17-4040.25" *)
  wire [63:0] \issue.gpr_rsp_if.rs2_data ;
  (* src = "Vortex_axi_nofpu.v:4640.16-4640.21" *)
  wire [5:0] \issue.gpr_stage.waddr ;
  (* src = "Vortex_axi_nofpu.v:4632.16-4632.20" *)
  wire [1:0] \issue.gpr_stage.wren ;
  (* src = "Vortex_axi_nofpu.v:4630.10-4630.22" *)
  wire \issue.gpr_stage.write_enable ;
  (* src = "Vortex_axi_nofpu.v:4243.9-4243.19" *)
  wire \issue.ibuf_reset ;
  (* src = "Vortex_axi_nofpu.v:4299.15-4299.26" *)
  reg [1:0] \issue.ibuffer.alm_empty_r ;
  (* src = "Vortex_axi_nofpu.v:4313.10-4313.18" *)
  wire \issue.ibuffer.deq_fire ;
  (* src = "Vortex_axi_nofpu.v:4408.17-4408.26" *)
  (* unused_bits = "0 1 2 3 4" *)
  reg [142:0] \issue.ibuffer.deq_instr ;
  (* src = "Vortex_axi_nofpu.v:4409.17-4409.28" *)
  wire [142:0] \issue.ibuffer.deq_instr_n ;
  (* src = "Vortex_axi_nofpu.v:4405.9-4405.18" *)
  reg \issue.ibuffer.deq_valid ;
  (* src = "Vortex_axi_nofpu.v:4406.9-4406.20" *)
  wire \issue.ibuffer.deq_valid_n ;
  (* src = "Vortex_axi_nofpu.v:4400.15-4400.24" *)
  wire \issue.ibuffer.deq_wid_n ;
  (* src = "Vortex_axi_nofpu.v:4402.15-4402.25" *)
  reg \issue.ibuffer.deq_wid_rr ;
  (* src = "Vortex_axi_nofpu.v:4403.15-4403.27" *)
  wire \issue.ibuffer.deq_wid_rr_n ;
  (* src = "Vortex_axi_nofpu.v:4298.15-4298.22" *)
  reg [1:0] \issue.ibuffer.empty_r ;
  (* src = "Vortex_axi_nofpu.v:4297.15-4297.21" *)
  reg [1:0] \issue.ibuffer.full_r ;
  (* src = "Vortex_axi_nofpu.v:4322.11-4322.22" *)
  wire \issue.ibuffer.genblk1[0].going_empty ;
  (* src = "Vortex_axi_nofpu.v:4320.11-4320.18" *)
  wire \issue.ibuffer.genblk1[0].reading ;
  (* src = "Vortex_axi_nofpu.v:4318.11-4318.18" *)
  wire \issue.ibuffer.genblk1[0].writing ;
  (* src = "Vortex_axi_nofpu.v:4322.11-4322.22" *)
  wire \issue.ibuffer.genblk1[1].going_empty ;
  (* src = "Vortex_axi_nofpu.v:4320.11-4320.18" *)
  wire \issue.ibuffer.genblk1[1].reading ;
  (* src = "Vortex_axi_nofpu.v:4318.11-4318.18" *)
  wire \issue.ibuffer.genblk1[1].writing ;
  (* src = "Vortex_axi_nofpu.v:4411.15-4411.24" *)
  reg [1:0] \issue.ibuffer.num_warps ;
  (* src = "Vortex_axi_nofpu.v:4309.17-4309.27" *)
  reg [285:0] \issue.ibuffer.q_data_out ;
  (* src = "Vortex_axi_nofpu.v:4307.18-4307.29" *)
  wire [285:0] \issue.ibuffer.q_data_prev ;
  (* src = "Vortex_axi_nofpu.v:4295.15-4295.21" *)
  reg [3:0] \issue.ibuffer.used_r ;
  (* src = "Vortex_axi_nofpu.v:4396.15-4396.26" *)
  reg [1:0] \issue.ibuffer.valid_table ;
  (* src = "Vortex_axi_nofpu.v:4397.15-4397.28" *)
  wire [1:0] \issue.ibuffer.valid_table_n ;
  (* src = "Vortex_axi_nofpu.v:4462.10-4462.20" *)
  wire \issue.ibuffer.warp_added ;
  (* src = "Vortex_axi_nofpu.v:4464.10-4464.22" *)
  wire \issue.ibuffer.warp_removed ;
  (* src = "Vortex_axi_nofpu.v:4016.10-4016.15" *)
  wire \issue.ibuffer_if.ready ;
  (* src = "Vortex_axi_nofpu.v:3957.9-3957.14" *)
  wire \issue.reset ;
  (* src = "Vortex_axi_nofpu.v:4058.17-4058.19" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] \issue.sboard_wb_if.PC ;
  (* src = "Vortex_axi_nofpu.v:4064.10-4064.13" *)
  wire \issue.sboard_wb_if.eop ;
  (* src = "Vortex_axi_nofpu.v:4050.10-4050.15" *)
  wire \issue.sboard_wb_if.valid ;
  (* src = "Vortex_axi_nofpu.v:4562.9-4562.21" *)
  reg \issue.scoreboard.deq_inuse_rd ;
  (* src = "Vortex_axi_nofpu.v:4563.9-4563.22" *)
  reg \issue.scoreboard.deq_inuse_rs1 ;
  (* src = "Vortex_axi_nofpu.v:4564.9-4564.22" *)
  reg \issue.scoreboard.deq_inuse_rs2 ;
  (* src = "Vortex_axi_nofpu.v:4565.9-4565.22" *)
  reg \issue.scoreboard.deq_inuse_rs3 ;
  (* src = "Vortex_axi_nofpu.v:4534.16-4534.26" *)
  reg [63:0] \issue.scoreboard.inuse_regs ;
  (* src = "Vortex_axi_nofpu.v:4535.16-4535.28" *)
  wire [63:0] \issue.scoreboard.inuse_regs_n ;
  (* src = "Vortex_axi_nofpu.v:4539.10-4539.21" *)
  wire \issue.scoreboard.release_reg ;
  (* src = "Vortex_axi_nofpu.v:4537.10-4537.21" *)
  wire \issue.scoreboard.reserve_reg ;
  (* src = "Vortex_axi_nofpu.v:4528.10-4528.15" *)
  wire \issue.scoreboard.reset ;
  (* src = "Vortex_axi_nofpu.v:4116.10-4116.15" *)
  wire \issue.scoreboard_if.ready ;
  (* src = "Vortex_axi_nofpu.v:4074.10-4074.15" *)
  wire \issue.scoreboard_if.valid ;
  (* src = "Vortex_axi_nofpu.v:2824.9-2824.14" *)
  wire \join_if.valid ;
  (* src = "Vortex_axi_nofpu.v:2882.9-2882.14" *)
  wire \ld_commit_if.ready ;
  (* src = "Vortex_axi_nofpu.v:2866.16-2866.20" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43" *)
  wire [43:0] \ld_commit_if.uuid ;
  (* src = "Vortex_axi_nofpu.v:2864.9-2864.14" *)
  wire \ld_commit_if.valid ;
  (* src = "Vortex_axi_nofpu.v:2878.9-2878.11" *)
  wire \ld_commit_if.wb ;
  (* src = "Vortex_axi_nofpu.v:2684.16-2684.18" *)
  wire [31:0] \lsu_req_if.PC ;
  (* src = "Vortex_axi_nofpu.v:2692.16-2692.25" *)
  wire [63:0] \lsu_req_if.base_addr ;
  (* src = "Vortex_axi_nofpu.v:2688.9-2688.17" *)
  wire \lsu_req_if.is_fence ;
  (* src = "Vortex_axi_nofpu.v:2702.9-2702.20" *)
  wire \lsu_req_if.is_prefetch ;
  (* src = "Vortex_axi_nofpu.v:2694.16-2694.22" *)
  wire [31:0] \lsu_req_if.offset ;
  (* src = "Vortex_axi_nofpu.v:2686.15-2686.22" *)
  wire [3:0] \lsu_req_if.op_type ;
  (* src = "Vortex_axi_nofpu.v:2696.15-2696.17" *)
  wire [4:0] \lsu_req_if.rd ;
  (* src = "Vortex_axi_nofpu.v:2700.9-2700.14" *)
  wire \lsu_req_if.ready ;
  (* src = "Vortex_axi_nofpu.v:2690.16-2690.26" *)
  wire [63:0] \lsu_req_if.store_data ;
  (* src = "Vortex_axi_nofpu.v:2682.15-2682.20" *)
  wire [1:0] \lsu_req_if.tmask ;
  (* src = "Vortex_axi_nofpu.v:2678.16-2678.20" *)
  wire [43:0] \lsu_req_if.uuid ;
  (* src = "Vortex_axi_nofpu.v:2676.9-2676.14" *)
  wire \lsu_req_if.valid ;
  (* src = "Vortex_axi_nofpu.v:2698.9-2698.11" *)
  wire \lsu_req_if.wb ;
  (* src = "Vortex_axi_nofpu.v:2680.15-2680.18" *)
  wire \lsu_req_if.wid ;
  (* src = "Vortex_axi_nofpu.v:2318.13-2318.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_nofpu.v:2588.9-2588.14" *)
  wire \warp_ctl_if.valid ;
  (* src = "Vortex_axi_nofpu.v:2796.16-2796.20" *)
  wire [63:0] \writeback_if.data ;
  (* src = "Vortex_axi_nofpu.v:2788.15-2788.20" *)
  wire [1:0] \writeback_if.tmask ;
  assign _0060_ = _0076_ + (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) 32'd1;
  assign _0061_ = _0077_ + (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) 32'd1;
  assign _0062_ = _0080_ + (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) 32'd1;
  assign _0063_ = _0081_ + (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) 32'd1;
  assign _0064_ = { 29'h00000000, \commit.writeback.rsp_data [318:317], 1'h0 } + (* src = "Vortex_axi_nofpu.v:3179.23-3179.96" *) \commit.writeback.rsp_data [419];
  assign _0065_ = \fetch.warp_sched.instr_uuid  + (* src = "Vortex_axi_nofpu.v:3213.25-3213.42" *) 32'd1;
  assign _0066_ = { icache_req_addr, \fetch.ifetch_req_if.PC [1:0] } + (* src = "Vortex_axi_nofpu.v:3217.66-3217.104" *) 32'd4;
  assign _0067_ = \issue.ibuffer.used_r [1:0] + (* src = "Vortex_axi_nofpu.v:4379.28-4379.119" *) _0583_;
  assign _0068_ = \issue.ibuffer.used_r [3:2] + (* src = "Vortex_axi_nofpu.v:4379.28-4379.119" *) _0584_;
  assign _0069_ = \issue.ibuffer.num_warps  + (* src = "Vortex_axi_nofpu.v:4484.21-4484.38" *) 2'h1;
  assign _0070_ = { 26'h0000000, \issue.dispatch_if.wid , 5'h00 } + (* src = "Vortex_axi_nofpu.v:4547.20-4547.99" *) \issue.ibuffer.deq_instr [19:15];
  assign _0072_ = { 26'h0000000, \issue.ibuffer.deq_wid_n , 5'h00 } + (* src = "Vortex_axi_nofpu.v:4569.35-4569.118" *) \issue.ibuffer.deq_instr_n [19:15];
  assign _0073_ = { 26'h0000000, \issue.ibuffer.deq_wid_n , 5'h00 } + (* src = "Vortex_axi_nofpu.v:4571.36-4571.120" *) \issue.ibuffer.deq_instr_n [14:10];
  assign _0074_ = { 26'h0000000, \issue.ibuffer.deq_wid_n , 5'h00 } + (* src = "Vortex_axi_nofpu.v:4573.36-4573.120" *) \issue.ibuffer.deq_instr_n [9:5];
  assign _0075_ = { 26'h0000000, \issue.ibuffer.deq_wid_n , 5'h00 } + (* src = "Vortex_axi_nofpu.v:4575.36-4575.120" *) \issue.ibuffer.deq_instr_n [4:0];
  assign _0071_ = { 26'h0000000, \issue.gpr_stage.waddr [5], 5'h00 } + (* src = "Vortex_axi_nofpu.v:4595.23-4595.100" *) \issue.gpr_stage.waddr [4:0];
  assign \issue.dispatch.next_PC  = \issue.ibuffer.deq_instr [96:65] + (* src = "Vortex_axi_nofpu.v:4722.27-4722.63" *) 32'd4;
  assign \execute.alu_unit.add_result [31:0] = \execute.alu_unit.alu_in1_PC [31:0] + (* src = "Vortex_axi_nofpu.v:4993.38-4993.86" *) \execute.alu_unit.alu_in2_imm [31:0];
  assign \execute.alu_unit.add_result [63:32] = \execute.alu_unit.alu_in1_PC [63:32] + (* src = "Vortex_axi_nofpu.v:4993.38-4993.86" *) \execute.alu_unit.alu_in2_imm [63:32];
  assign \execute.lsu_unit.full_addr [31:0] = \lsu_req_if.base_addr [31:0] + (* src = "Vortex_axi_nofpu.v:5267.37-5267.113" *) \lsu_req_if.offset ;
  assign \execute.lsu_unit.full_addr [63:32] = \lsu_req_if.base_addr [63:32] + (* src = "Vortex_axi_nofpu.v:5267.37-5267.113" *) \lsu_req_if.offset ;
  assign _0076_ = { 28'h0000000, \commit.writeback.rsp_data [314], 3'h0 } + (* src = "Vortex_axi_nofpu.v:5678.16-5678.35" *) 32'd4;
  assign _0077_ = { 28'h0000000, \commit.writeback.rsp_data [314], 3'h0 } + (* src = "Vortex_axi_nofpu.v:5681.16-5681.35" *) 32'd7;
  assign _0078_ = \execute.csr_unit.csr_data.csr_cycle  + (* src = "Vortex_axi_nofpu.v:5730.22-5730.35" *) 32'd1;
  assign _0079_ = \execute.csr_unit.csr_data.csr_instret  + (* src = "Vortex_axi_nofpu.v:5733.24-5733.89" *) { 60'h000000000000000, \cmt_to_csr_if.commit_size  };
  assign _0080_ = { 28'h0000000, \csr_req_if.wid , 3'h0 } + (* src = "Vortex_axi_nofpu.v:5749.41-5749.59" *) 32'd4;
  assign _0081_ = { 28'h0000000, \csr_req_if.wid , 3'h0 } + (* src = "Vortex_axi_nofpu.v:5752.41-5752.59" *) 32'd7;
  assign _0082_ = { \execute.csr_unit.csr_read_data_s1 [30:0], 1'h0 } + (* src = "Vortex_axi_nofpu.v:5903.144-5903.170" *) 32'd1;
  assign _0083_ = _0009_ & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _0291_;
  assign _0084_ = \fetch.warp_sched.stalled_warps  & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _0291_;
  assign _0085_ = \fetch.warp_sched.barrier_masks  & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _0292_;
  assign _0086_ = \fetch.warp_sched.barrier_masks  & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _0293_;
  assign _0087_ = 2'h3 & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) \execute.gpu_unit.rsp_data_r [78:77];
  assign _0088_ = \fetch.warp_sched.thread_masks  & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _0294_;
  assign _0089_ = _0012_ & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _0291_;
  assign _0090_ = _0030_ & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _0291_;
  assign _0091_ = 2'h3 & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) \commit.writeback.rsp_data [355:354];
  assign _0092_ = _0013_ & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _0294_;
  assign _0093_ = 32'd4294967295 & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) \branch_ctl_if.dest ;
  assign _0094_ = \fetch.warp_sched.warp_pcs  & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _0295_;
  assign _0095_ = _0040_ & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _0296_;
  assign _0096_ = _0045_ & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _0297_;
  assign _0097_ = _0014_ & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _0297_;
  assign _0098_ = _0031_ & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _0298_;
  assign _0099_ = 32'd4294967295 & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _0066_;
  assign _0100_ = _0015_ & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _0299_;
  assign _0101_ = _0049_ & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _0300_;
  assign _0102_ = 32'd4294967295 & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) \fetch.warp_sched.join_pc ;
  assign _0103_ = _0042_ & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _0301_;
  assign _0104_ = 2'h3 & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) \fetch.warp_sched.join_tmask ;
  assign _0105_ = _0046_ & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _0302_;
  assign _0106_ = 1'h1 & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _0244_;
  assign _0107_ = \issue.ibuffer.valid_table  & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _0303_;
  assign _0108_ = _0010_ & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _0300_;
  assign _0109_ = \issue.scoreboard.inuse_regs  & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _0304_;
  assign _0110_ = _0011_ & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _0305_;
  assign _0111_ = 2'h3 & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) \execute.lsu_unit.req_tmask_dup ;
  assign _0112_ = \execute.lsu_unit.rsp_rem_mask  & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _0306_;
  assign _0113_ = 2'h3 & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) \execute.lsu_unit.rsp_rem_mask_n ;
  assign _0114_ = _0008_ & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _0307_;
  assign _0115_ = { \execute.lsu_unit.req_wb , \execute.lsu_unit.req_wb , \execute.lsu_unit.req_wb , \execute.lsu_unit.req_wb  } & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _0308_;
  assign _0116_ = _0368_ & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _0309_;
  assign _0117_ = { \execute.lsu_unit.req_wb , \execute.lsu_unit.req_wb , \execute.lsu_unit.req_wb , \execute.lsu_unit.req_wb  } & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _0310_;
  assign _0118_ = _0370_ & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _0311_;
  assign _0119_ = 5'h1f & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) \execute.csr_unit.csr_data.write_data [4:0];
  assign _0120_ = \execute.csr_unit.csr_data.fcsr  & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _0312_;
  assign _0121_ = 3'h7 & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) \execute.csr_unit.csr_data.write_data [2:0];
  assign _0122_ = \execute.csr_unit.csr_data.fcsr  & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _0313_;
  assign _0123_ = 8'hff & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) \execute.csr_unit.csr_data.write_data [7:0];
  assign _0124_ = \execute.csr_unit.csr_data.fcsr  & (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _0314_;
  assign _0125_ = \execute.gpu_unit.rsp_data_r [75:74] & (* src = "Vortex_axi_nofpu.v:3166.22-3166.68" *) 2'h2;
  assign \fetch.warp_sched.ready_warps  = \fetch.warp_sched.active_warps  & (* src = "Vortex_axi_nofpu.v:3303.30-3303.78" *) _0315_;
  assign \execute.alu_unit.genblk2[0].sub_in2 [32] = \alu_req_if.op_type [0] & (* src = "Vortex_axi_nofpu.v:5000.29-5000.69" *) \execute.alu_unit.alu_in2_less [31];
  assign \execute.alu_unit.genblk2[1].sub_in2 [32] = \alu_req_if.op_type [0] & (* src = "Vortex_axi_nofpu.v:5000.29-5000.69" *) \execute.alu_unit.alu_in2_less [63];
  assign \execute.alu_unit.genblk2[0].sub_in1 [32] = \alu_req_if.op_type [0] & (* src = "Vortex_axi_nofpu.v:5007.29-5007.64" *) \alu_req_if.rs1_data [31];
  assign \execute.alu_unit.genblk2[1].sub_in1 [32] = \alu_req_if.op_type [0] & (* src = "Vortex_axi_nofpu.v:5007.29-5007.64" *) \alu_req_if.rs1_data [63];
  assign _0126_ = \alu_req_if.rs1_data [31:0] & (* src = "Vortex_axi_nofpu.v:5019.34-5019.79" *) \execute.alu_unit.alu_in2_imm [31:0];
  assign _0127_ = \alu_req_if.rs1_data [63:32] & (* src = "Vortex_axi_nofpu.v:5019.34-5019.79" *) \execute.alu_unit.alu_in2_imm [63:32];
  assign \execute.alu_unit.mul_ready_out  = \alu_commit_if.ready  & (* src = "Vortex_axi_nofpu.v:5198.28-5198.76" *) _0323_;
  assign \execute.lsu_unit.genblk3[0].genblk1.is_addr_sm  = _0208_ & (* src = "Vortex_axi_nofpu.v:5284.25-5284.215" *) _0261_;
  assign \execute.lsu_unit.genblk3[1].genblk1.is_addr_sm  = _0209_ & (* src = "Vortex_axi_nofpu.v:5284.25-5284.215" *) _0262_;
  assign \execute.lsu_unit.dcache_req_fire  = dcache_req_valid & (* src = "Vortex_axi_nofpu.v:5352.34-5352.99" *) dcache_req_ready;
  assign \execute.lsu_unit.req_tmask_dup  = \execute.lsu_unit.req_tmask  & (* src = "Vortex_axi_nofpu.v:5356.32-5356.65" *) { _0329_, 1'h1 };
  assign _0128_ = { \execute.lsu_unit.req_valid , \execute.lsu_unit.req_valid  } & (* src = "Vortex_axi_nofpu.v:5358.41-5358.72" *) \execute.lsu_unit.req_tmask_dup ;
  assign _0129_ = _0128_ & (* src = "Vortex_axi_nofpu.v:5358.40-5358.107" *) dcache_req_ready;
  assign \execute.lsu_unit.rsp_rem_mask_n  = _0570_ & (* src = "Vortex_axi_nofpu.v:5420.29-5420.95" *) _0333_;
  assign _0130_ = \execute.csr_unit.csr_read_data_qual  & (* src = "Vortex_axi_nofpu.v:5879.27-5879.61" *) _0336_;
  assign \execute.gpu_unit.rsp_data [38] = \execute.gpu_unit.rsp_tmask [0] & (* src = "Vortex_axi_nofpu.v:6014.30-6014.69" *) \execute.gpu_unit.genblk1[0].taken ;
  assign \execute.gpu_unit.rsp_data [39] = \execute.gpu_unit.rsp_tmask [1] & (* src = "Vortex_axi_nofpu.v:6014.30-6014.69" *) \execute.gpu_unit.genblk1[1].taken ;
  assign \execute.gpu_unit.not_taken_tmask [0] = \execute.gpu_unit.rsp_tmask [0] & (* src = "Vortex_axi_nofpu.v:6016.34-6016.74" *) _0338_;
  assign \execute.gpu_unit.not_taken_tmask [1] = \execute.gpu_unit.rsp_tmask [1] & (* src = "Vortex_axi_nofpu.v:6016.34-6016.74" *) _0339_;
  assign \commit.commit_tmask [1:0] = { \commit.gpu_commit_fire , \commit.gpu_commit_fire  } & (* src = "Vortex_axi_nofpu.v:6162.251-6162.306" *) \commit.writeback.rsp_data [386:385];
  assign \commit.commit_tmask [3:2] = { \commit.csr_commit_fire , \commit.csr_commit_fire  } & (* src = "Vortex_axi_nofpu.v:6162.194-6162.249" *) \commit.writeback.rsp_data [281:280];
  assign \commit.commit_tmask [5:4] = { \commit.st_commit_fire , \commit.st_commit_fire  } & (* src = "Vortex_axi_nofpu.v:6162.139-6162.192" *) \execute.lsu_unit.req_tmask ;
  assign \commit.commit_tmask [7:6] = { \commit.ld_commit_fire , \commit.ld_commit_fire  } & (* src = "Vortex_axi_nofpu.v:6162.84-6162.137" *) \commit.writeback.rsp_data [71:70];
  assign \commit.commit_tmask [9:8] = { \commit.alu_commit_fire , \commit.alu_commit_fire  } & (* src = "Vortex_axi_nofpu.v:6162.27-6162.82" *) \alu_commit_if.tmask ;
  (* src = "Vortex_axi_nofpu.v:4553.5-4560.34" *)
  always @(posedge clk)
    if (\issue.scoreboard.reset ) \issue.scoreboard.inuse_regs  <= 64'h0000000000000000;
    else \issue.scoreboard.inuse_regs  <= \issue.scoreboard.inuse_regs_n ;
  (* src = "Vortex_axi_nofpu.v:4466.5-4495.8" *)
  always @(posedge clk)
    if (\issue.ibuf_reset ) \issue.ibuffer.valid_table  <= 2'h0;
    else \issue.ibuffer.valid_table  <= \issue.ibuffer.valid_table_n ;
  (* src = "Vortex_axi_nofpu.v:5718.6-5734.10" *)
  always @(posedge clk)
    if (\execute.csr_reset ) \execute.csr_unit.csr_data.csr_cycle  <= 64'h0000000000000000;
    else if (busy) \execute.csr_unit.csr_data.csr_cycle  <= _0078_;
  (* src = "Vortex_axi_nofpu.v:5718.6-5734.10" *)
  always @(posedge clk)
    if (\execute.csr_reset ) \execute.csr_unit.csr_data.csr_instret  <= 64'h0000000000000000;
    else if (\cmt_to_csr_if.valid ) \execute.csr_unit.csr_data.csr_instret  <= _0079_;
  (* src = "Vortex_axi_nofpu.v:5666.6-5716.16" *)
  always @(posedge clk)
    if (_0147_) \execute.csr_unit.csr_data.csr_satp  <= \execute.csr_unit.csr_data.write_data [11:0];
  (* src = "Vortex_axi_nofpu.v:5666.6-5716.16" *)
  always @(posedge clk)
    if (_0148_) \execute.csr_unit.csr_data.csr_mstatus  <= \execute.csr_unit.csr_data.write_data [11:0];
  (* src = "Vortex_axi_nofpu.v:5666.6-5716.16" *)
  always @(posedge clk)
    if (_0149_) \execute.csr_unit.csr_data.csr_medeleg  <= \execute.csr_unit.csr_data.write_data [11:0];
  (* src = "Vortex_axi_nofpu.v:5666.6-5716.16" *)
  always @(posedge clk)
    if (_0150_) \execute.csr_unit.csr_data.csr_mideleg  <= \execute.csr_unit.csr_data.write_data [11:0];
  (* src = "Vortex_axi_nofpu.v:5666.6-5716.16" *)
  always @(posedge clk)
    if (_0151_) \execute.csr_unit.csr_data.csr_mie  <= \execute.csr_unit.csr_data.write_data [11:0];
  (* src = "Vortex_axi_nofpu.v:5666.6-5716.16" *)
  always @(posedge clk)
    if (_0152_) \execute.csr_unit.csr_data.csr_mtvec  <= \execute.csr_unit.csr_data.write_data [11:0];
  (* src = "Vortex_axi_nofpu.v:5666.6-5716.16" *)
  always @(posedge clk)
    if (_0153_) \execute.csr_unit.csr_data.csr_mepc  <= \execute.csr_unit.csr_data.write_data [11:0];
  (* src = "Vortex_axi_nofpu.v:5666.6-5716.16" *)
  always @(posedge clk)
    if (_0154_) \execute.csr_unit.csr_data.csr_pmpcfg[0]  <= \execute.csr_unit.csr_data.write_data [11:0];
  (* src = "Vortex_axi_nofpu.v:5666.6-5716.16" *)
  always @(posedge clk)
    if (_0155_) \execute.csr_unit.csr_data.csr_pmpaddr[0]  <= \execute.csr_unit.csr_data.write_data [11:0];
  (* src = "Vortex_axi_nofpu.v:4466.5-4495.8" *)
  always @(posedge clk)
    if (\issue.ibuf_reset ) \issue.ibuffer.deq_valid  <= 1'h0;
    else \issue.ibuffer.deq_valid  <= \issue.ibuffer.deq_valid_n ;
  (* src = "Vortex_axi_nofpu.v:4466.5-4495.8" *)
  always @(posedge clk)
    if (\issue.ibuf_reset ) \issue.ibuffer.num_warps  <= 2'h0;
    else if (_0131_) \issue.ibuffer.num_warps  <= _0456_;
  (* src = "Vortex_axi_nofpu.v:4337.6-4387.9" *)
  always @(posedge clk)
    if (\issue.ibuf_reset ) \issue.ibuffer.used_r [3:2] <= 2'h0;
    else \issue.ibuffer.used_r [3:2] <= _0068_;
  (* src = "Vortex_axi_nofpu.v:4337.6-4387.9" *)
  always @(posedge clk)
    if (\issue.ibuf_reset ) \issue.ibuffer.full_r [1] <= 1'h0;
    else if (_0156_) \issue.ibuffer.full_r [1] <= _0469_;
  (* src = "Vortex_axi_nofpu.v:4337.6-4387.9" *)
  always @(posedge clk)
    if (\issue.ibuf_reset ) \issue.ibuffer.empty_r [1] <= 1'h1;
    else if (_0157_) \issue.ibuffer.empty_r [1] <= _0466_;
  (* src = "Vortex_axi_nofpu.v:4337.6-4387.9" *)
  always @(posedge clk)
    if (\issue.ibuf_reset ) \issue.ibuffer.alm_empty_r [1] <= 1'h1;
    else if (_0158_) \issue.ibuffer.alm_empty_r [1] <= _0462_;
  (* src = "Vortex_axi_nofpu.v:4337.6-4387.9" *)
  always @(posedge clk)
    if (\issue.ibuf_reset ) \issue.ibuffer.used_r [1:0] <= 2'h0;
    else \issue.ibuffer.used_r [1:0] <= _0067_;
  (* src = "Vortex_axi_nofpu.v:4337.6-4387.9" *)
  always @(posedge clk)
    if (\issue.ibuf_reset ) \issue.ibuffer.full_r [0] <= 1'h0;
    else if (_0159_) \issue.ibuffer.full_r [0] <= _0482_;
  (* src = "Vortex_axi_nofpu.v:4337.6-4387.9" *)
  always @(posedge clk)
    if (\issue.ibuf_reset ) \issue.ibuffer.empty_r [0] <= 1'h1;
    else if (_0160_) \issue.ibuffer.empty_r [0] <= _0479_;
  (* src = "Vortex_axi_nofpu.v:4337.6-4387.9" *)
  always @(posedge clk)
    if (\issue.ibuf_reset ) \issue.ibuffer.alm_empty_r [0] <= 1'h1;
    else if (_0161_) \issue.ibuffer.alm_empty_r [0] <= _0475_;
  (* src = "Vortex_axi_nofpu.v:5414.5-5418.34" *)
  always @(posedge clk)
    if (\execute.lsu_unit.mbuf_push ) \execute.lsu_unit.req_tag_hold  <= \execute.lsu_unit.mbuf_waddr ;
  (* src = "Vortex_axi_nofpu.v:5387.5-5408.10" *)
  always @(posedge clk)
    if (_0164_) \execute.lsu_unit.req_sent_mask  <= 2'h0;
    else \execute.lsu_unit.req_sent_mask  <= \execute.lsu_unit.req_sent_mask_n ;
  (* src = "Vortex_axi_nofpu.v:5387.5-5408.10" *)
  always @(posedge clk)
    if (_0164_) \execute.lsu_unit.is_req_start  <= 1'h1;
    else \execute.lsu_unit.is_req_start  <= _0202_;
  (* src = "Vortex_axi_nofpu.v:3138.5-3231.9" *)
  always @(posedge clk)
    if (\fetch.icache_stage.reset ) \fetch.warp_sched.instr_uuid  <= 44'h00000000000;
    else if (\fetch.warp_sched.warp_scheduled ) \fetch.warp_sched.instr_uuid  <= _0065_;
  (* src = "Vortex_axi_nofpu.v:3138.5-3231.9" *)
  always @(posedge clk)
    if (\fetch.icache_stage.reset ) \fetch.warp_sched.use_wspawn  <= 2'h0;
    else \fetch.warp_sched.use_wspawn  <= _0032_;
  (* src = "Vortex_axi_nofpu.v:3138.5-3231.9" *)
  always @(posedge clk)
    if (_0162_) \fetch.warp_sched.wspawn_pc  <= { \execute.gpu_unit.rsp_data_r [73:64], \commit.writeback.rsp_data [379:358] };
  (* src = "Vortex_axi_nofpu.v:3138.5-3231.9" *)
  always @(posedge clk)
    if (\fetch.icache_stage.reset ) \fetch.warp_sched.warp_pcs [63:32] <= 32'd0;
    else \fetch.warp_sched.warp_pcs [63:32] <= _0047_[63:32];
  (* src = "Vortex_axi_nofpu.v:3138.5-3231.9" *)
  always @(posedge clk)
    if (\fetch.icache_stage.reset ) \fetch.warp_sched.warp_pcs [31:0] <= 32'd2147483648;
    else \fetch.warp_sched.warp_pcs [31:0] <= _0047_[31:0];
  (* src = "Vortex_axi_nofpu.v:3138.5-3231.9" *)
  always @(posedge clk)
    if (\fetch.icache_stage.reset ) \fetch.warp_sched.thread_masks [3:2] <= 2'h0;
    else \fetch.warp_sched.thread_masks [3:2] <= _0054_[3:2];
  (* src = "Vortex_axi_nofpu.v:3138.5-3231.9" *)
  always @(posedge clk)
    if (\fetch.icache_stage.reset ) \fetch.warp_sched.thread_masks [1:0] <= 2'h1;
    else \fetch.warp_sched.thread_masks [1:0] <= _0054_[1:0];
  (* src = "Vortex_axi_nofpu.v:3138.5-3231.9" *)
  always @(posedge clk)
    if (\fetch.icache_stage.reset ) \fetch.warp_sched.stalled_warps  <= 2'h0;
    else \fetch.warp_sched.stalled_warps  <= _0053_;
  (* src = "Vortex_axi_nofpu.v:3138.5-3231.9" *)
  always @(posedge clk)
    if (\fetch.icache_stage.reset ) \fetch.warp_sched.active_warps [1] <= 1'h0;
    else \fetch.warp_sched.active_warps [1] <= \fetch.warp_sched.active_warps_n [1];
  (* src = "Vortex_axi_nofpu.v:3138.5-3231.9" *)
  always @(posedge clk)
    if (\fetch.icache_stage.reset ) \fetch.warp_sched.active_warps [0] <= 1'h1;
    else \fetch.warp_sched.active_warps [0] <= \fetch.warp_sched.active_warps_n [0];
  (* src = "Vortex_axi_nofpu.v:3138.5-3231.9" *)
  always @(posedge clk)
    if (\fetch.icache_stage.reset ) \fetch.warp_sched.barrier_masks  <= 8'h00;
    else if (_0213_) \fetch.warp_sched.barrier_masks  <= _0029_;
  (* src = "Vortex_axi_nofpu.v:4337.6-4387.9" *)
  always @(posedge clk)
    if (_0145_)
      if (_0220_) \issue.ibuffer.q_data_out [4:0] <= 5'h00;
      else \issue.ibuffer.q_data_out [4:0] <= _0470_[4:0];
  (* src = "Vortex_axi_nofpu.v:4337.6-4387.9" *)
  always @(posedge clk)
    if (_0145_) \issue.ibuffer.q_data_out [142:5] <= _0002_[142:5];
  (* src = "Vortex_axi_nofpu.v:4337.6-4387.9" *)
  always @(posedge clk)
    if (_0138_)
      if (_0221_) \issue.ibuffer.q_data_out [147:143] <= 5'h00;
      else \issue.ibuffer.q_data_out [147:143] <= _0457_[4:0];
  (* src = "Vortex_axi_nofpu.v:4337.6-4387.9" *)
  always @(posedge clk)
    if (_0138_) \issue.ibuffer.q_data_out [285:148] <= _0003_[142:5];
  (* src = "Vortex_axi_nofpu.v:5666.6-5716.16" *)
  always @(posedge clk)
    if (\execute.csr_reset ) \execute.csr_unit.csr_data.fcsr  <= 16'h0000;
    else if (_0163_) \execute.csr_unit.csr_data.fcsr  <= _0028_;
  assign _0131_ = | { _0227_, _0226_ };
  assign _0132_ = | { \issue.ibuffer.genblk1[1].reading , \issue.ibuffer.genblk1[1].writing  };
  assign _0133_ = { _0191_, \issue.ibuffer.genblk1[1].reading , \issue.ibuffer.genblk1[1].writing  } != 3'h1;
  assign _0134_ = { \issue.ibuffer.genblk1[1].reading , \issue.ibuffer.genblk1[1].writing  } != 2'h3;
  assign _0135_ = { _0189_, \issue.ibuffer.genblk1[1].reading , \issue.ibuffer.genblk1[1].writing  } != 3'h2;
  assign _0136_ = { _0191_, \issue.ibuffer.genblk1[1].reading , \issue.ibuffer.genblk1[1].writing  } != 3'h2;
  assign _0137_ = { _0189_, \issue.ibuffer.genblk1[1].reading , \issue.ibuffer.genblk1[1].writing  } != 3'h1;
  assign _0138_ = | { _0221_, \issue.ibuffer.genblk1[1].reading  };
  assign _0139_ = | { \issue.ibuffer.genblk1[0].reading , \issue.ibuffer.genblk1[0].writing  };
  assign _0140_ = { _0190_, \issue.ibuffer.genblk1[0].reading , \issue.ibuffer.genblk1[0].writing  } != 3'h1;
  assign _0141_ = { \issue.ibuffer.genblk1[0].reading , \issue.ibuffer.genblk1[0].writing  } != 2'h3;
  assign _0142_ = { _0188_, \issue.ibuffer.genblk1[0].reading , \issue.ibuffer.genblk1[0].writing  } != 3'h2;
  assign _0143_ = { _0190_, \issue.ibuffer.genblk1[0].reading , \issue.ibuffer.genblk1[0].writing  } != 3'h2;
  assign _0144_ = { _0188_, \issue.ibuffer.genblk1[0].reading , \issue.ibuffer.genblk1[0].writing  } != 3'h1;
  assign _0145_ = | { _0220_, \issue.ibuffer.genblk1[0].reading  };
  assign _0146_ = | { _0427_, _0426_, _0425_ };
  assign _0183_ = ~ \execute.csr_reset ;
  assign _0184_ = ~ \fetch.icache_stage.reset ;
  assign _0147_ = & { _0183_, _0436_, \execute.csr_unit.csr_data.write_enable  };
  assign _0148_ = & { _0183_, _0435_, \execute.csr_unit.csr_data.write_enable  };
  assign _0149_ = & { _0183_, _0434_, \execute.csr_unit.csr_data.write_enable  };
  assign _0150_ = & { _0183_, _0433_, \execute.csr_unit.csr_data.write_enable  };
  assign _0151_ = & { _0183_, _0432_, \execute.csr_unit.csr_data.write_enable  };
  assign _0152_ = & { _0183_, _0431_, \execute.csr_unit.csr_data.write_enable  };
  assign _0153_ = & { _0183_, _0430_, \execute.csr_unit.csr_data.write_enable  };
  assign _0154_ = & { _0183_, _0429_, \execute.csr_unit.csr_data.write_enable  };
  assign _0155_ = & { _0183_, _0428_, \execute.csr_unit.csr_data.write_enable  };
  assign _0156_ = & { _0134_, _0133_, _0132_ };
  assign _0157_ = & { _0135_, _0134_, _0132_ };
  assign _0158_ = & { _0137_, _0136_, _0134_, _0132_ };
  assign _0159_ = & { _0141_, _0140_, _0139_ };
  assign _0160_ = & { _0142_, _0141_, _0139_ };
  assign _0161_ = & { _0143_, _0144_, _0141_, _0139_ };
  assign _0162_ = & { _0184_, _0211_ };
  assign _0163_ = & { _0146_, \execute.csr_unit.csr_data.write_enable  };
  assign _0164_ = | { \execute.lsu_unit.dcache_req_ready , \execute.lsu_reset  };
  assign _0165_ = | { _0485_, _0483_ };
  assign _0166_ = | { _0486_, _0484_ };
  assign _0167_ = | { _0419_, _0400_, _0399_, _0398_ };
  assign _0168_ = | { _0417_, _0416_ };
  assign _0169_ = | { _0487_, _0486_, _0485_, _0484_, _0483_ };
  assign _0170_ = | { _0487_, _0485_, _0484_ };
  assign _0171_ = | { _0507_, _0504_, _0503_, _0498_ };
  assign _0172_ = | { _0501_, _0499_, _0498_ };
  assign _0173_ = | { _0505_, _0504_, _0498_ };
  assign _0174_ = | { _0504_, _0503_, _0498_ };
  assign _0175_ = | { _0507_, _0502_, _0501_ };
  assign _0176_ = | { _0506_, _0505_, _0504_, _0503_, _0500_, _0499_, _0498_ };
  assign _0178_ = | { _0506_, _0505_, _0504_, _0503_, _0500_, _0498_ };
  assign _0179_ = | { _0503_, _0502_ };
  assign _0180_ = | { _0506_, _0505_ };
  assign _0177_ = | { _0506_, _0505_, _0504_, _0503_, _0502_, _0500_, _0499_, _0495_ };
  assign _0181_ = | { _0503_, _0502_, _0501_, _0500_, _0499_, _0498_ };
  assign _0182_ = | { _0421_, _0420_ };
  assign \fetch.warp_sched.reached_barrier_limit  = \fetch.warp_sched.active_barrier_count [0] == (* src = "Vortex_axi_nofpu.v:3244.36-3244.102" *) \commit.writeback.rsp_data [316];
  assign _0185_ = ~ (* src = "Vortex_axi_nofpu.v:3271.91-3271.123" *) \commit.writeback.rsp_data [419];
  assign _0187_ = ~ (* src = "Vortex_axi_nofpu.v:4320.34-4320.71" *) \issue.dispatch_if.wid ;
  assign _0188_ = \issue.ibuffer.used_r [1:0] == (* src = "Vortex_axi_nofpu.v:4371.13-4371.38" *) 2'h1;
  assign _0189_ = \issue.ibuffer.used_r [3:2] == (* src = "Vortex_axi_nofpu.v:4371.13-4371.38" *) 2'h1;
  assign _0190_ = \issue.ibuffer.used_r [1:0] == (* src = "Vortex_axi_nofpu.v:4374.13-4374.38" *) 2'h2;
  assign _0191_ = \issue.ibuffer.used_r [3:2] == (* src = "Vortex_axi_nofpu.v:4374.13-4374.38" *) 2'h2;
  assign _0192_ = 2'h1 == (* src = "Vortex_axi_nofpu.v:4445.16-4445.30" *) \issue.ibuffer.num_warps ;
  assign _0193_ = \decode_if.wid  == (* src = "Vortex_axi_nofpu.v:4464.53-4464.89" *) \issue.dispatch_if.wid ;
  assign \issue.dispatch.lsu_is_fence  = 3'h1 == (* src = "Vortex_axi_nofpu.v:4746.25-4746.69" *) \issue.ibuffer.deq_instr [57:55];
  assign \issue.dispatch.lsu_is_prefetch  = 3'h2 == (* src = "Vortex_axi_nofpu.v:4748.28-4748.72" *) \issue.ibuffer.deq_instr [57:55];
  assign _0198_ = \alu_req_if.op_type  == (* src = "Vortex_axi_nofpu.v:5052.33-5052.49" *) 4'h8;
  assign _0199_ = \alu_req_if.op_type  == (* src = "Vortex_axi_nofpu.v:5052.55-5052.71" *) 4'h9;
  assign _0200_ = \lsu_req_if.base_addr [63:32] == (* src = "Vortex_axi_nofpu.v:5274.32-5274.125" *) \lsu_req_if.base_addr [31:0];
  assign _0201_ = ! (* src = "Vortex_axi_nofpu.v:5360.41-5360.60" *) \execute.lsu_unit.rsp_rem_mask_n ;
  assign _0202_ = ! (* src = "Vortex_axi_nofpu.v:5407.24-5407.44" *) \execute.lsu_unit.req_sent_mask_n ;
  assign _0203_ = \execute.csr_unit.csr_addr_s1  == (* src = "Vortex_axi_nofpu.v:5855.27-5855.69" *) \csr_req_if.addr ;
  assign _0204_ = \commit.writeback.rsp_data [314] == (* src = "Vortex_axi_nofpu.v:5855.75-5855.134" *) \csr_req_if.wid ;
  assign _0205_ = \execute.csr_unit.csr_addr_s1  == (* src = "Vortex_axi_nofpu.v:5903.59-5903.81" *) 12'hcc0;
  assign _0206_ = \execute.csr_unit.csr_addr_s1  == (* src = "Vortex_axi_nofpu.v:5903.90-5903.112" *) 12'hcc1;
  assign _0207_ = \execute.csr_unit.csr_addr_s1  == (* src = "Vortex_axi_nofpu.v:5903.118-5903.140" *) 12'hcc2;
  assign \execute.gpu_unit.is_wspawn  = \gpu_req_if.op_type  == (* src = "Vortex_axi_nofpu.v:5991.22-5991.60" *) 4'h1;
  assign \execute.gpu_unit.is_tmc  = ! (* src = "Vortex_axi_nofpu.v:5993.19-5993.57" *) \gpu_req_if.op_type ;
  assign \execute.gpu_unit.is_split  = \gpu_req_if.op_type  == (* src = "Vortex_axi_nofpu.v:5995.21-5995.59" *) 4'h2;
  assign \execute.gpu_unit.is_bar  = \gpu_req_if.op_type  == (* src = "Vortex_axi_nofpu.v:5997.19-5997.57" *) 4'h4;
  assign \execute.gpu_unit.is_pred  = \gpu_req_if.op_type  == (* src = "Vortex_axi_nofpu.v:5999.20-5999.58" *) 4'h5;
  assign \execute.alu_unit.is_sub  = \alu_req_if.op_type  == (* src = "Vortex_axi_nofpu.v:6114.126-6114.167" *) 4'hb;
  assign \execute.lsu_unit.genblk3[0].is_addr_nc  = \execute.lsu_unit.full_addr [31:6] >= (* src = "Vortex_axi_nofpu.v:5281.24-5281.111" *) 26'h3fc0000;
  assign \execute.lsu_unit.genblk3[1].is_addr_nc  = \execute.lsu_unit.full_addr [63:38] >= (* src = "Vortex_axi_nofpu.v:5281.24-5281.111" *) 26'h3fc0000;
  assign _0208_ = \execute.lsu_unit.full_addr [31:6] >= (* src = "Vortex_axi_nofpu.v:5284.26-5284.123" *) 26'h3fbffc0;
  assign _0209_ = \execute.lsu_unit.full_addr [63:38] >= (* src = "Vortex_axi_nofpu.v:5284.26-5284.123" *) 26'h3fbffc0;
  assign _0210_ = \issue.ibuffer.num_warps  > (* src = "Vortex_axi_nofpu.v:4437.10-4437.23" *) 32'd1;
  assign _0211_ = \warp_ctl_if.valid  && (* src = "Vortex_axi_nofpu.v:3164.11-3164.78" *) \execute.gpu_unit.rsp_data_r [76];
  assign _0213_ = \warp_ctl_if.valid  && (* src = "Vortex_axi_nofpu.v:3170.11-3170.78" *) \commit.writeback.rsp_data [319];
  assign _0212_ = \warp_ctl_if.valid  && (* src = "Vortex_axi_nofpu.v:3181.11-3181.74" *) \execute.gpu_unit.rsp_data_r [79];
  assign \fetch.warp_sched.genblk1[0].push  = _0214_ && (* src = "Vortex_axi_nofpu.v:3271.18-3271.124" *) _0185_;
  assign _0214_ = \warp_ctl_if.valid  && (* src = "Vortex_axi_nofpu.v:3271.19-3271.85" *) \commit.writeback.rsp_data [357];
  assign \fetch.warp_sched.genblk1[1].push  = _0214_ && (* src = "Vortex_axi_nofpu.v:3271.18-3271.124" *) \commit.writeback.rsp_data [419];
  assign \fetch.warp_sched.genblk1[0].pop  = \join_if.valid  && (* src = "Vortex_axi_nofpu.v:3273.17-3273.76" *) _0186_;
  assign \fetch.warp_sched.genblk1[1].pop  = \join_if.valid  && (* src = "Vortex_axi_nofpu.v:3273.17-3273.76" *) \decode_if.wid ;
  assign \fetch.warp_sched.stall_out  = _0316_ && (* src = "Vortex_axi_nofpu.v:3320.22-3320.101" *) icache_req_valid;
  assign \fetch.warp_sched.warp_scheduled  = \fetch.warp_sched.schedule_valid  && (* src = "Vortex_axi_nofpu.v:3322.29-3322.57" *) _0317_;
  assign \fetch.icache_stage.icache_req_fire  = icache_req_valid && (* src = "Vortex_axi_nofpu.v:3366.28-3366.94" *) icache_req_ready;
  assign \fetch.icache_stage.stall_out  = _0318_ && (* src = "Vortex_axi_nofpu.v:3401.22-3401.99" *) \decode_if.valid ;
  assign _0215_ = \decode.func3 [0] && (* src = "Vortex_axi_nofpu.v:3490.27-3490.48" *) _0319_;
  assign \decode.wb  = \decode.use_rd  && (* src = "Vortex_axi_nofpu.v:3888.14-3888.29" *) _0509_;
  assign \join_if.valid  = \decode.ifetch_rsp_fire  && (* src = "Vortex_axi_nofpu.v:3924.39-3924.65" *) \decode.is_join ;
  assign \issue.scoreboard_if.valid  = \issue.ibuffer.deq_valid  && (* src = "Vortex_axi_nofpu.v:4191.33-4191.70" *) \issue.dispatch.ready_r ;
  assign \issue.dispatch_if.valid  = \issue.ibuffer.deq_valid  && (* src = "Vortex_axi_nofpu.v:4213.31-4213.70" *) \issue.scoreboard_if.ready ;
  assign \issue.ibuffer_if.ready  = \issue.scoreboard_if.ready  && (* src = "Vortex_axi_nofpu.v:4241.30-4241.70" *) \issue.dispatch.ready_r ;
  assign \decode.ifetch_rsp_fire  = \decode_if.valid  && (* src = "Vortex_axi_nofpu.v:4311.21-4311.79" *) \decode_if.ready ;
  assign \issue.ibuffer.deq_fire  = \issue.ibuffer.deq_valid  && (* src = "Vortex_axi_nofpu.v:4313.21-4313.93" *) \issue.ibuffer_if.ready ;
  assign \issue.ibuffer.genblk1[0].writing  = \decode.ifetch_rsp_fire  && (* src = "Vortex_axi_nofpu.v:4318.21-4318.65" *) _0186_;
  assign \issue.ibuffer.genblk1[1].writing  = \decode.ifetch_rsp_fire  && (* src = "Vortex_axi_nofpu.v:4318.21-4318.65" *) \decode_if.wid ;
  assign \issue.ibuffer.genblk1[0].reading  = \issue.ibuffer.deq_fire  && (* src = "Vortex_axi_nofpu.v:4320.21-4320.72" *) _0187_;
  assign \issue.ibuffer.genblk1[1].reading  = \issue.ibuffer.deq_fire  && (* src = "Vortex_axi_nofpu.v:4320.21-4320.72" *) \issue.dispatch_if.wid ;
  assign _0216_ = \issue.ibuffer.alm_empty_r [0] && (* src = "Vortex_axi_nofpu.v:4322.40-4322.65" *) \issue.ibuffer.genblk1[0].reading ;
  assign _0217_ = \issue.ibuffer.alm_empty_r [1] && (* src = "Vortex_axi_nofpu.v:4322.40-4322.65" *) \issue.ibuffer.genblk1[1].reading ;
  assign _0218_ = \issue.ibuffer.genblk1[0].writing  && (* src = "Vortex_axi_nofpu.v:4331.17-4331.40" *) _0242_;
  assign _0219_ = \issue.ibuffer.genblk1[1].writing  && (* src = "Vortex_axi_nofpu.v:4331.17-4331.40" *) _0243_;
  assign _0220_ = \issue.ibuffer.genblk1[0].writing  && (* src = "Vortex_axi_nofpu.v:4381.11-4381.33" *) \issue.ibuffer.genblk1[0].going_empty ;
  assign _0221_ = \issue.ibuffer.genblk1[1].writing  && (* src = "Vortex_axi_nofpu.v:4381.11-4381.33" *) \issue.ibuffer.genblk1[1].going_empty ;
  assign _0222_ = \issue.ibuffer.deq_fire  && (* src = "Vortex_axi_nofpu.v:4445.37-4445.69" *) _0565_;
  assign _0223_ = _0192_ && (* src = "Vortex_axi_nofpu.v:4445.15-4445.70" *) _0245_;
  assign \issue.ibuffer.warp_added  = \decode.ifetch_rsp_fire  && (* src = "Vortex_axi_nofpu.v:4462.23-4462.69" *) _0569_;
  assign _0224_ = \decode.ifetch_rsp_fire  && (* src = "Vortex_axi_nofpu.v:4464.40-4464.90" *) _0193_;
  assign _0225_ = \issue.ibuffer.deq_fire  && (* src = "Vortex_axi_nofpu.v:4464.26-4464.91" *) _0320_;
  assign \issue.ibuffer.warp_removed  = _0225_ && (* src = "Vortex_axi_nofpu.v:4464.25-4464.116" *) _0565_;
  assign _0226_ = \issue.ibuffer.warp_added  && (* src = "Vortex_axi_nofpu.v:4482.11-4482.38" *) _0246_;
  assign _0227_ = \issue.ibuffer.warp_removed  && (* src = "Vortex_axi_nofpu.v:4485.16-4485.43" *) _0247_;
  assign \issue.scoreboard.reserve_reg  = _0228_ && (* src = "Vortex_axi_nofpu.v:4537.24-4537.142" *) \issue.ibuffer.deq_instr [54];
  assign \issue.scoreboard.release_reg  = \issue.sboard_wb_if.valid  && (* src = "Vortex_axi_nofpu.v:4539.24-4539.140" *) \issue.sboard_wb_if.eop ;
  assign _0228_ = \issue.scoreboard_if.valid  && (* src = "Vortex_axi_nofpu.v:4604.16-4604.94" *) \issue.scoreboard_if.ready ;
  assign \issue.gpr_stage.write_enable  = \issue.sboard_wb_if.valid  && (* src = "Vortex_axi_nofpu.v:4630.25-4630.93" *) _0264_;
  assign \issue.gpr_stage.wren [0] = \issue.gpr_stage.write_enable  && (* src = "Vortex_axi_nofpu.v:4637.23-4637.72" *) \writeback_if.tmask [0];
  assign \issue.gpr_stage.wren [1] = \issue.gpr_stage.write_enable  && (* src = "Vortex_axi_nofpu.v:4637.23-4637.72" *) \writeback_if.tmask [1];
  assign \issue.dispatch.alu_req_valid  = \issue.dispatch_if.valid  && (* src = "Vortex_axi_nofpu.v:4724.26-4724.112" *) _0194_;
  assign \issue.dispatch.lsu_req_valid  = \issue.dispatch_if.valid  && (* src = "Vortex_axi_nofpu.v:4742.26-4742.112" *) _0195_;
  assign \issue.dispatch.csr_req_valid  = \issue.dispatch_if.valid  && (* src = "Vortex_axi_nofpu.v:4764.26-4764.112" *) _0196_;
  assign \issue.dispatch.gpu_req_valid  = \issue.dispatch_if.valid  && (* src = "Vortex_axi_nofpu.v:4788.26-4788.112" *) _0197_;
  assign _0229_ = \alu_req_if.use_imm  && (* src = "Vortex_axi_nofpu.v:4988.33-4988.76" *) _0322_;
  assign \execute.alu_unit.is_jal  = \alu_req_if.op_mod [0] && (* src = "Vortex_axi_nofpu.v:5052.19-5052.73" *) _0255_;
  assign _0230_ = \execute.alu_unit.alu_valid_out  && (* src = "Vortex_axi_nofpu.v:5115.47-5115.77" *) \alu_commit_if.ready ;
  assign \branch_ctl_if.valid  = _0230_ && (* src = "Vortex_axi_nofpu.v:5115.46-5115.92" *) \execute.alu_unit.is_br_op_r ;
  assign \execute.alu_unit.alu_valid_in  = \alu_req_if.valid  && (* src = "Vortex_axi_nofpu.v:5176.27-5176.69" *) _0324_;
  assign \execute.alu_unit.mul_valid_in  = \alu_req_if.valid  && (* src = "Vortex_axi_nofpu.v:5178.27-5178.68" *) \alu_req_if.op_mod [1];
  assign \execute.lsu_unit.lsu_is_dup  = \lsu_req_if.tmask [0] && (* src = "Vortex_axi_nofpu.v:5277.23-5277.71" *) \execute.lsu_unit.addr_matches ;
  assign \execute.lsu_unit.fence_wait  = \lsu_req_if.is_fence  && (* src = "Vortex_axi_nofpu.v:5290.23-5290.84" *) _0256_;
  assign \execute.lsu_unit.stall_in  = _0326_ && (* src = "Vortex_axi_nofpu.v:5294.21-5294.43" *) \execute.lsu_unit.req_valid ;
  assign \execute.lsu_unit.lsu_valid  = \lsu_req_if.valid  && (* src = "Vortex_axi_nofpu.v:5296.22-5296.65" *) _0327_;
  assign \lsu_req_if.ready  = _0328_ && (* src = "Vortex_axi_nofpu.v:5311.43-5311.67" *) _0327_;
  assign \execute.lsu_unit.dcache_rsp_fire  = dcache_rsp_valid && (* src = "Vortex_axi_nofpu.v:5354.28-5354.94" *) dcache_rsp_ready;
  assign _0231_ = _0330_ && (* src = "Vortex_axi_nofpu.v:5358.24-5358.108" *) _0511_;
  assign _0232_ = _0231_ && (* src = "Vortex_axi_nofpu.v:5358.23-5358.125" *) \execute.lsu_unit.is_req_start ;
  assign \execute.lsu_unit.mbuf_push  = _0232_ && (* src = "Vortex_axi_nofpu.v:5358.22-5358.136" *) \execute.lsu_unit.req_wb ;
  assign \execute.lsu_unit.mbuf_pop  = \execute.lsu_unit.dcache_rsp_fire  && (* src = "Vortex_axi_nofpu.v:5360.21-5360.61" *) _0201_;
  assign \execute.lsu_unit.req_wb2  = \execute.lsu_unit.req_wb  && (* src = "Vortex_axi_nofpu.v:5364.20-5364.46" *) _0331_;
  assign _0233_ = \execute.lsu_unit.mbuf_full  && (* src = "Vortex_axi_nofpu.v:5432.39-5432.64" *) \execute.lsu_unit.is_req_start ;
  assign _0234_ = \execute.lsu_unit.req_wb  && (* src = "Vortex_axi_nofpu.v:5432.27-5432.65" *) _0334_;
  assign _0236_ = _0235_ && (* src = "Vortex_axi_nofpu.v:5479.51-5479.99" *) \execute.lsu_unit.req_tmask_dup [0];
  assign dcache_req_valid[0] = _0236_ && (* src = "Vortex_axi_nofpu.v:5479.50-5479.121" *) _0250_;
  assign _0235_ = \execute.lsu_unit.req_valid  && (* src = "Vortex_axi_nofpu.v:5479.52-5479.78" *) \execute.lsu_unit.req_dep_ready ;
  assign _0237_ = _0235_ && (* src = "Vortex_axi_nofpu.v:5479.51-5479.99" *) \execute.lsu_unit.req_tmask_dup [1];
  assign dcache_req_valid[1] = _0237_ && (* src = "Vortex_axi_nofpu.v:5479.50-5479.121" *) _0251_;
  assign \execute.lsu_unit.ready_in  = \execute.lsu_unit.req_dep_ready  && (* src = "Vortex_axi_nofpu.v:5492.23-5492.56" *) \execute.lsu_unit.dcache_req_ready ;
  assign _0238_ = \execute.lsu_unit.req_valid  && (* src = "Vortex_axi_nofpu.v:5494.26-5494.46" *) dcache_req_rw[1];
  assign \commit.st_commit_fire  = _0238_ && (* src = "Vortex_axi_nofpu.v:5494.25-5494.67" *) \execute.lsu_unit.dcache_req_ready ;
  assign \execute.lsu_unit.load_rsp_stall  = _0335_ && (* src = "Vortex_axi_nofpu.v:5549.27-5549.92" *) \ld_commit_if.valid ;
  assign \execute.csr_unit.csr_data.write_enable  = \csr_commit_if.valid  && (* src = "Vortex_axi_nofpu.v:5599.25-5599.69" *) \execute.csr_unit.csr_we_s1 ;
  assign _0239_ = _0203_ && (* src = "Vortex_axi_nofpu.v:5855.26-5855.135" *) _0204_;
  assign \execute.csr_unit.write_hazard  = _0239_ && (* src = "Vortex_axi_nofpu.v:5855.25-5855.171" *) \csr_commit_if.valid ;
  assign \execute.csr_unit.stall_out  = _0337_ && (* src = "Vortex_axi_nofpu.v:5887.22-5887.89" *) \csr_commit_if.valid ;
  assign \execute.gpu_unit.rsp_data [40] = _0512_ && (* src = "Vortex_axi_nofpu.v:6042.24-6042.56" *) _0513_;
  assign \execute.gpu_unit.stall_in  = _0340_ && (* src = "Vortex_axi_nofpu.v:6084.24-6084.91" *) \gpu_commit_if.valid ;
  assign \warp_ctl_if.valid  = \commit.gpu_commit_fire  && (* src = "Vortex_axi_nofpu.v:6103.44-6103.129" *) \execute.gpu_unit.is_warp_ctl_r ;
  assign \commit.alu_commit_fire  = \alu_commit_if.valid  && (* src = "Vortex_axi_nofpu.v:6146.27-6146.93" *) \alu_commit_if.ready ;
  assign \commit.ld_commit_fire  = \ld_commit_if.valid  && (* src = "Vortex_axi_nofpu.v:6148.26-6148.90" *) \ld_commit_if.ready ;
  assign \commit.csr_commit_fire  = \csr_commit_if.valid  && (* src = "Vortex_axi_nofpu.v:6152.27-6152.93" *) \csr_commit_if.ready ;
  assign \commit.gpu_commit_fire  = \gpu_commit_if.valid  && (* src = "Vortex_axi_nofpu.v:6154.27-6154.93" *) \gpu_commit_if.ready ;
  assign \commit.writeback.rsp_valid [0] = \ld_commit_if.valid  && (* src = "Vortex_axi_nofpu.v:6226.220-6226.281" *) \ld_commit_if.wb ;
  assign \commit.writeback.rsp_valid [1] = \alu_commit_if.valid  && (* src = "Vortex_axi_nofpu.v:6226.155-6226.218" *) \alu_commit_if.wb ;
  assign \commit.writeback.rsp_valid [2] = \csr_commit_if.valid  && (* src = "Vortex_axi_nofpu.v:6226.90-6226.153" *) \csr_commit_if.wb ;
  assign \commit.writeback.rsp_valid [3] = \gpu_commit_if.valid  && (* src = "Vortex_axi_nofpu.v:6226.25-6226.88" *) \gpu_commit_if.wb ;
  assign _0240_ = ! (* src = "Vortex_axi_nofpu.v:3332.14-3332.24" *) \fetch.warp_sched.stall_out ;
  assign _0241_ = ! (* src = "Vortex_axi_nofpu.v:3410.14-3410.24" *) \fetch.icache_stage.stall_out ;
  assign _0242_ = ! (* src = "Vortex_axi_nofpu.v:4331.28-4331.40" *) \issue.ibuffer.genblk1[0].going_empty ;
  assign _0243_ = ! (* src = "Vortex_axi_nofpu.v:4331.28-4331.40" *) \issue.ibuffer.genblk1[1].going_empty ;
  assign _0244_ = ! (* src = "Vortex_axi_nofpu.v:4419.32-4419.53" *) _0565_;
  assign _0245_ = ! (* src = "Vortex_axi_nofpu.v:4445.35-4445.70" *) _0222_;
  assign _0246_ = ! (* src = "Vortex_axi_nofpu.v:4482.25-4482.38" *) \issue.ibuffer.warp_removed ;
  assign _0247_ = ! (* src = "Vortex_axi_nofpu.v:4485.32-4485.43" *) \issue.ibuffer.warp_added ;
  assign _0248_ = ! (* src = "Vortex_axi_nofpu.v:5290.72-5290.83" *) \execute.lsu_unit.mbuf_empty ;
  assign _0249_ = ! (* src = "Vortex_axi_nofpu.v:5306.14-5306.23" *) \execute.lsu_unit.stall_in ;
  assign _0250_ = ! (* src = "Vortex_axi_nofpu.v:5479.104-5479.121" *) \execute.lsu_unit.req_sent_mask [0];
  assign _0251_ = ! (* src = "Vortex_axi_nofpu.v:5479.104-5479.121" *) \execute.lsu_unit.req_sent_mask [1];
  assign _0252_ = ! (* src = "Vortex_axi_nofpu.v:5557.14-5557.29" *) \execute.lsu_unit.load_rsp_stall ;
  assign _0253_ = ! (* src = "Vortex_axi_nofpu.v:5895.14-5895.24" *) \execute.csr_unit.stall_out ;
  assign _0254_ = ! (* src = "Vortex_axi_nofpu.v:6092.14-6092.24" *) \execute.gpu_unit.stall_in ;
  assign \issue.ibuffer.genblk1[0].going_empty  = \issue.ibuffer.empty_r [0] || (* src = "Vortex_axi_nofpu.v:4322.25-4322.66" *) _0216_;
  assign \issue.ibuffer.genblk1[1].going_empty  = \issue.ibuffer.empty_r [1] || (* src = "Vortex_axi_nofpu.v:4322.25-4322.66" *) _0217_;
  assign _0255_ = _0198_ || (* src = "Vortex_axi_nofpu.v:5052.32-5052.72" *) _0199_;
  assign \execute.alu_unit.alu_ready_in  = \alu_commit_if.ready  || (* src = "Vortex_axi_nofpu.v:5096.27-5096.58" *) _0323_;
  assign \alu_commit_if.valid  = \execute.alu_unit.alu_valid_out  || (* src = "Vortex_axi_nofpu.v:5180.46-5180.76" *) \execute.alu_unit.mul_valid_out ;
  assign \execute.lsu_unit.addr_matches  = _0200_ || (* src = "Vortex_axi_nofpu.v:5274.31-5274.166" *) _0325_;
  assign _0256_ = \execute.lsu_unit.req_valid  || (* src = "Vortex_axi_nofpu.v:5290.59-5290.83" *) _0248_;
  assign \execute.lsu_unit.req_dep_ready  = _0234_ || (* src = "Vortex_axi_nofpu.v:5432.26-5432.113" *) dcache_req_rw[1];
  assign _0257_ = _0206_ || (* src = "Vortex_axi_nofpu.v:5903.89-5903.141" *) _0207_;
  assign \execute.gpu_unit.rsp_data [79] = \execute.gpu_unit.is_tmc  || (* src = "Vortex_axi_nofpu.v:6021.21-6021.38" *) \execute.gpu_unit.is_pred ;
  assign _0258_ = \commit.alu_commit_fire  || (* src = "Vortex_axi_nofpu.v:6156.26-6156.59" *) \commit.ld_commit_fire ;
  assign _0259_ = _0258_ || (* src = "Vortex_axi_nofpu.v:6156.25-6156.78" *) \commit.st_commit_fire ;
  assign _0260_ = _0259_ || (* src = "Vortex_axi_nofpu.v:6156.24-6156.98" *) \commit.csr_commit_fire ;
  assign \commit.commit_fire  = _0260_ || (* src = "Vortex_axi_nofpu.v:6156.23-6156.118" *) \commit.gpu_commit_fire ;
  assign \ld_commit_if.ready  = \commit.writeback.rsp_ready [0] || (* src = "Vortex_axi_nofpu.v:6246.45-6246.89" *) _0341_;
  assign \alu_commit_if.ready  = \commit.writeback.rsp_ready [1] || (* src = "Vortex_axi_nofpu.v:6248.46-6248.91" *) _0342_;
  assign \csr_commit_if.ready  = \commit.writeback.rsp_ready [2] || (* src = "Vortex_axi_nofpu.v:6250.46-6250.91" *) _0343_;
  assign \gpu_commit_if.ready  = \commit.writeback.rsp_ready [3] || (* src = "Vortex_axi_nofpu.v:6252.46-6252.91" *) _0344_;
  assign _0261_ = \execute.lsu_unit.full_addr [31:6] < (* src = "Vortex_axi_nofpu.v:5284.128-5284.214" *) 26'h3fc0000;
  assign _0262_ = \execute.lsu_unit.full_addr [63:38] < (* src = "Vortex_axi_nofpu.v:5284.128-5284.214" *) 26'h3fc0000;
  assign \execute.gpu_unit.rsp_data [74] = 32'd0 < (* src = "Vortex_axi_nofpu.v:6031.31-6031.43" *) \execute.gpu_unit.rs1_data ;
  assign \execute.gpu_unit.rsp_data [75] = 32'd1 < (* src = "Vortex_axi_nofpu.v:6031.31-6031.43" *) \execute.gpu_unit.rs1_data ;
  assign _0056_[31:1] = \fetch.warp_sched.schedule_wid  * (* src = "Vortex_axi_nofpu.v:3318.58-3318.75" *) 31'h00000011;
  assign _0057_ = \issue.ibuffer.deq_wid_rr  * (* src = "Vortex_axi_nofpu.v:4443.32-4443.48" *) 32'd143;
  assign _0058_ = \issue.dispatch_if.wid  * (* src = "Vortex_axi_nofpu.v:4451.78-4451.91" *) 32'd143;
  assign _0059_ = \alu_req_if.tid  * (* src = "Vortex_axi_nofpu.v:5058.41-5058.72" *) 32'd33;
  assign \fetch.warp_sched.tmc_active  = | (* src = "Vortex_axi_nofpu.v:3124.23-3124.61" *) \execute.gpu_unit.rsp_data_r [78:77];
  assign busy = | (* src = "Vortex_axi_nofpu.v:3337.19-3337.36" *) \fetch.warp_sched.active_warps ;
  assign _0263_ = | (* src = "Vortex_axi_nofpu.v:3733.11-3733.26" *) \decode.func3 [1:0];
  assign _0264_ = | (* src = "Vortex_axi_nofpu.v:4630.60-4630.92" *) \issue.gpr_stage.waddr [4:0];
  assign _0265_ = | (* src = "Vortex_axi_nofpu.v:5865.25-5865.42" *) \execute.csr_unit.csr_req_data ;
  assign \execute.gpu_unit.genblk1[0].taken  = | (* src = "Vortex_axi_nofpu.v:6012.19-6012.67" *) \gpu_req_if.rs1_data [31:0];
  assign \execute.gpu_unit.genblk1[1].taken  = | (* src = "Vortex_axi_nofpu.v:6012.19-6012.67" *) \gpu_req_if.rs1_data [63:32];
  assign _0266_ = | (* src = "Vortex_axi_nofpu.v:6019.29-6019.45" *) \execute.gpu_unit.rsp_data [39:38];
  assign _0268_ = - (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) $signed({ 30'h00000000, \commit.writeback.rsp_data [318:317], 1'h0 });
  assign _0269_ = - (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) $signed({ 1'h0, _0064_ });
  assign _0267_ = - (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) $signed({ 31'h00000000, \commit.writeback.rsp_data [419] });
  assign _0270_ = - (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) $signed({ 31'h00000000, \commit.writeback.rsp_data [419], 1'h0 });
  assign _0271_ = - (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) $signed({ 27'h0000000, \branch_ctl_if.wid , 5'h00 });
  assign _0272_ = - (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) $signed({ 31'h00000000, \branch_ctl_if.wid  });
  assign _0273_ = - (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) $signed({ 31'h00000000, \fetch.warp_sched.schedule_wid  });
  assign _0274_ = - (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) $signed({ 31'h00000000, \fetch.warp_sched.schedule_wid , 1'h0 });
  assign _0275_ = - (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) $signed({ 27'h0000000, icache_req_tag[0], 5'h00 });
  assign _0277_ = - (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) $signed({ 27'h0000000, \decode_if.wid , 5'h00 });
  assign _0278_ = - (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) $signed({ 31'h00000000, \decode_if.wid , 1'h0 });
  assign _0279_ = - (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) $signed({ 31'h00000000, \issue.dispatch_if.wid  });
  assign _0276_ = - (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) $signed({ 31'h00000000, \decode_if.wid  });
  assign _0280_ = - (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) $signed({ 1'h0, _0070_ });
  assign _0281_ = - (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) $signed({ 1'h0, _0071_ });
  assign _0282_ = - (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) $signed({ 30'h00000000, \execute.lsu_unit.mbuf_waddr , 1'h0 });
  assign _0283_ = - (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) $signed({ 30'h00000000, dcache_rsp_tag[3:2], 1'h0 });
  assign _0284_ = - (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) $signed({ 30'h00000000, \execute.lsu_unit.req_addr [1:0] });
  assign _0285_ = - (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) $signed({ 30'h00000000, \execute.lsu_unit.req_addr [1], 1'h1 });
  assign _0286_ = - (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) $signed({ 30'h00000000, \execute.lsu_unit.req_addr [33:32] });
  assign _0287_ = - (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) $signed({ 30'h00000000, \execute.lsu_unit.req_addr [33], 1'h1 });
  assign _0288_ = - (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) $signed({ 1'h0, _0579_ });
  assign _0289_ = - (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) $signed({ 1'h0, _0580_ });
  assign _0290_ = - (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) $signed({ 29'h00000000, \commit.writeback.rsp_data [314], 3'h0 });
  assign _0292_ = ~ (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _0517_;
  assign _0293_ = ~ (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _0519_;
  assign _0291_ = ~ (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _0514_;
  assign _0294_ = ~ (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _0521_;
  assign _0295_ = ~ (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _0524_;
  assign _0296_ = ~ (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _0526_;
  assign _0297_ = ~ (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _0528_;
  assign _0298_ = ~ (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _0531_;
  assign _0299_ = ~ (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _0533_;
  assign _0301_ = ~ (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _0537_;
  assign _0302_ = ~ (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _0539_;
  assign _0303_ = ~ (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _0541_;
  assign _0300_ = ~ (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _0535_;
  assign _0304_ = ~ (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _0544_;
  assign _0305_ = ~ (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _0545_;
  assign _0306_ = ~ (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _0547_;
  assign _0307_ = ~ (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _0549_;
  assign _0308_ = ~ (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _0551_;
  assign _0309_ = ~ (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _0553_;
  assign _0310_ = ~ (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _0555_;
  assign _0311_ = ~ (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _0557_;
  assign _0312_ = ~ (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _0559_;
  assign _0313_ = ~ (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _0561_;
  assign _0314_ = ~ (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _0563_;
  assign _0315_ = ~ (* src = "Vortex_axi_nofpu.v:3303.45-3303.78" *) _0377_;
  assign _0316_ = ~ (* src = "Vortex_axi_nofpu.v:3320.22-3320.60" *) icache_req_ready;
  assign _0317_ = ~ (* src = "Vortex_axi_nofpu.v:3322.47-3322.57" *) \fetch.warp_sched.stall_out ;
  assign icache_rsp_ready = ~ (* src = "Vortex_axi_nofpu.v:3415.46-3415.56" *) \fetch.icache_stage.stall_out ;
  assign _0319_ = ~ (* src = "Vortex_axi_nofpu.v:3490.39-3490.48" *) \decode.func3 [1];
  assign _0320_ = ~ (* src = "Vortex_axi_nofpu.v:4464.38-4464.91" *) _0224_;
  assign \decode_if.ready  = ~ (* src = "Vortex_axi_nofpu.v:4497.42-4497.76" *) _0318_;
  assign \issue.scoreboard_if.ready  = ~ (* src = "Vortex_axi_nofpu.v:4580.52-4580.119" *) _0321_;
  assign _0322_ = ~ (* src = "Vortex_axi_nofpu.v:4988.67-4988.76" *) \alu_req_if.op_mod [0];
  assign \execute.alu_unit.is_equal  = ~ (* src = "Vortex_axi_nofpu.v:5062.21-5062.41" *) _0510_;
  assign _0324_ = ~ (* src = "Vortex_axi_nofpu.v:5176.59-5176.69" *) \alu_req_if.op_mod [1];
  assign _0323_ = ~ (* src = "Vortex_axi_nofpu.v:5198.62-5198.76" *) \execute.alu_unit.alu_valid_out ;
  assign _0325_ = ~ (* src = "Vortex_axi_nofpu.v:5274.130-5274.166" *) \lsu_req_if.tmask [1];
  assign _0326_ = ~ (* src = "Vortex_axi_nofpu.v:5294.21-5294.30" *) \execute.lsu_unit.ready_in ;
  assign _0328_ = ~ (* src = "Vortex_axi_nofpu.v:5311.43-5311.52" *) \execute.lsu_unit.stall_in ;
  assign _0327_ = ~ (* src = "Vortex_axi_nofpu.v:5311.56-5311.67" *) \execute.lsu_unit.fence_wait ;
  assign _0329_ = ~ (* src = "Vortex_axi_nofpu.v:5356.46-5356.57" *) \execute.lsu_unit.req_is_dup ;
  assign _0330_ = ~ (* src = "Vortex_axi_nofpu.v:5358.24-5358.34" *) \execute.lsu_unit.mbuf_full ;
  assign _0331_ = ~ (* src = "Vortex_axi_nofpu.v:5364.30-5364.46" *) \execute.lsu_unit.req_is_prefetch ;
  assign _0332_ = ~ (* src = "Vortex_axi_nofpu.v:5383.83-5383.97" *) \execute.lsu_unit.req_tmask_dup ;
  assign _0333_ = ~ (* src = "Vortex_axi_nofpu.v:5420.63-5420.95" *) dcache_rsp_tmask;
  assign _0334_ = ~ (* src = "Vortex_axi_nofpu.v:5432.37-5432.65" *) _0233_;
  assign dcache_req_rw[1] = ~ (* src = "Vortex_axi_nofpu.v:5494.39-5494.46" *) \execute.lsu_unit.req_wb ;
  assign _0335_ = ~ (* src = "Vortex_axi_nofpu.v:5549.27-5549.58" *) \ld_commit_if.ready ;
  assign dcache_rsp_ready = ~ (* src = "Vortex_axi_nofpu.v:5562.46-5562.61" *) \execute.lsu_unit.load_rsp_stall ;
  assign _0336_ = ~ (* src = "Vortex_axi_nofpu.v:5879.48-5879.61" *) \execute.csr_unit.csr_req_data ;
  assign _0337_ = ~ (* src = "Vortex_axi_nofpu.v:5887.22-5887.54" *) \csr_commit_if.ready ;
  assign \csr_req_if.ready  = ~ (* src = "Vortex_axi_nofpu.v:5908.43-5908.67" *) \execute.csr_unit.stall_out ;
  assign _0338_ = ~ (* src = "Vortex_axi_nofpu.v:6016.68-6016.74" *) \execute.gpu_unit.genblk1[0].taken ;
  assign _0339_ = ~ (* src = "Vortex_axi_nofpu.v:6016.68-6016.74" *) \execute.gpu_unit.genblk1[1].taken ;
  assign _0340_ = ~ (* src = "Vortex_axi_nofpu.v:6084.24-6084.56" *) \gpu_commit_if.ready ;
  assign \gpu_req_if.ready  = ~ (* src = "Vortex_axi_nofpu.v:6107.43-6107.52" *) \execute.gpu_unit.stall_in ;
  assign _0341_ = ~ (* src = "Vortex_axi_nofpu.v:6246.61-6246.89" *) \ld_commit_if.wb ;
  assign _0342_ = ~ (* src = "Vortex_axi_nofpu.v:6248.62-6248.91" *) \alu_commit_if.wb ;
  assign _0343_ = ~ (* src = "Vortex_axi_nofpu.v:6250.62-6250.91" *) \csr_commit_if.wb ;
  assign _0344_ = ~ (* src = "Vortex_axi_nofpu.v:6252.62-6252.91" *) \gpu_commit_if.wb ;
  assign _0345_ = _0083_ | (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _0515_;
  assign _0346_ = _0084_ | (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _0516_[1:0];
  assign _0347_ = _0085_ | (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _0518_[7:0];
  assign _0348_ = _0086_ | (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _0520_[7:0];
  assign _0349_ = _0088_ | (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _0522_;
  assign _0350_ = _0089_ | (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _0516_[1:0];
  assign _0351_ = _0090_ | (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _0516_[1:0];
  assign _0352_ = _0092_ | (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _0523_;
  assign _0353_ = _0094_ | (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _0525_;
  assign _0354_ = _0095_ | (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _0527_[1:0];
  assign _0355_ = _0096_ | (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _0529_[1:0];
  assign _0356_ = _0097_ | (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _0530_[1:0];
  assign _0357_ = _0098_ | (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _0532_[3:0];
  assign _0358_ = _0100_ | (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _0534_;
  assign _0359_ = _0101_ | (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _0536_;
  assign _0360_ = _0103_ | (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _0538_;
  assign _0361_ = _0105_ | (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _0540_;
  assign _0362_ = _0107_ | (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _0542_;
  assign _0363_ = _0108_ | (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _0543_[1:0];
  assign _0364_ = _0109_ | (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _0544_;
  assign _0365_ = _0110_ | (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _0546_;
  assign _0366_ = _0112_ | (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _0548_;
  assign _0367_ = _0114_ | (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _0550_;
  assign _0368_ = _0115_ | (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _0552_[3:0];
  assign _0369_ = _0116_ | (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _0554_[3:0];
  assign _0370_ = _0117_ | (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _0556_[3:0];
  assign _0371_ = _0118_ | (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _0558_[3:0];
  assign _0372_ = _0120_ | (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _0560_;
  assign _0373_ = _0122_ | (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _0562_;
  assign _0374_ = _0124_ | (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) _0564_;
  assign _0375_ = \fetch.warp_sched.barrier_masks [1:0] | (* src = "Vortex_axi_nofpu.v:3259.26-3259.66" *) \fetch.warp_sched.barrier_masks [3:2];
  assign _0376_ = _0375_ | (* src = "Vortex_axi_nofpu.v:3259.26-3259.66" *) \fetch.warp_sched.barrier_masks [5:4];
  assign \fetch.warp_sched.barrier_stalls  = _0376_ | (* src = "Vortex_axi_nofpu.v:3259.26-3259.66" *) \fetch.warp_sched.barrier_masks [7:6];
  assign _0377_ = \fetch.warp_sched.stalled_warps  | (* src = "Vortex_axi_nofpu.v:3303.47-3303.77" *) \fetch.warp_sched.barrier_stalls ;
  assign _0378_ = \issue.scoreboard.deq_inuse_rd  | (* src = "Vortex_axi_nofpu.v:4580.56-4580.84" *) \issue.scoreboard.deq_inuse_rs1 ;
  assign _0379_ = _0378_ | (* src = "Vortex_axi_nofpu.v:4580.55-4580.101" *) \issue.scoreboard.deq_inuse_rs2 ;
  assign _0321_ = _0379_ | (* src = "Vortex_axi_nofpu.v:4580.54-4580.118" *) \issue.scoreboard.deq_inuse_rs3 ;
  assign _0380_ = \alu_req_if.rs1_data [31:0] | (* src = "Vortex_axi_nofpu.v:5022.34-5022.79" *) \execute.alu_unit.alu_in2_imm [31:0];
  assign _0381_ = \alu_req_if.rs1_data [63:32] | (* src = "Vortex_axi_nofpu.v:5022.34-5022.79" *) \execute.alu_unit.alu_in2_imm [63:32];
  assign \branch_ctl_if.taken  = _0598_ | (* src = "Vortex_axi_nofpu.v:5117.46-5117.103" *) \execute.alu_unit.br_op_r [3];
  assign \execute.lsu_unit.lsu_wb  = \lsu_req_if.wb  | (* src = "Vortex_axi_nofpu.v:5298.19-5298.81" *) \lsu_req_if.is_prefetch ;
  assign _0382_ = dcache_req_ready | (* src = "Vortex_axi_nofpu.v:5383.32-5383.79" *) \execute.lsu_unit.req_sent_mask ;
  assign _0383_ = _0382_ | (* src = "Vortex_axi_nofpu.v:5383.31-5383.97" *) _0332_;
  assign \execute.lsu_unit.req_sent_mask_n  = \execute.lsu_unit.req_sent_mask  | (* src = "Vortex_axi_nofpu.v:5385.34-5385.65" *) \execute.lsu_unit.dcache_req_fire ;
  assign _0384_ = \execute.csr_unit.csr_read_data_qual  | (* src = "Vortex_axi_nofpu.v:5876.27-5876.60" *) \execute.csr_unit.csr_req_data ;
  (* src = "Vortex_axi_nofpu.v:5422.5-5430.8" *)
  always @(posedge clk)
    \execute.lsu_unit.rsp_rem_mask  <= _0000_;
  (* src = "Vortex_axi_nofpu.v:4567.5-4576.8" *)
  always @(posedge clk)
    \issue.scoreboard.deq_inuse_rd  <= _0004_;
  (* src = "Vortex_axi_nofpu.v:4567.5-4576.8" *)
  always @(posedge clk)
    \issue.scoreboard.deq_inuse_rs1  <= _0005_;
  (* src = "Vortex_axi_nofpu.v:4567.5-4576.8" *)
  always @(posedge clk)
    \issue.scoreboard.deq_inuse_rs2  <= _0006_;
  (* src = "Vortex_axi_nofpu.v:4567.5-4576.8" *)
  always @(posedge clk)
    \issue.scoreboard.deq_inuse_rs3  <= _0007_;
  (* src = "Vortex_axi_nofpu.v:4466.5-4495.8" *)
  always @(posedge clk)
    \issue.dispatch_if.wid  <= \issue.ibuffer.deq_wid_n ;
  (* src = "Vortex_axi_nofpu.v:4466.5-4495.8" *)
  always @(posedge clk)
    \issue.ibuffer.deq_wid_rr  <= \issue.ibuffer.deq_wid_rr_n ;
  (* src = "Vortex_axi_nofpu.v:4466.5-4495.8" *)
  always @(posedge clk)
    \issue.ibuffer.deq_instr  <= \issue.ibuffer.deq_instr_n ;
  assign _0386_ = \fetch.warp_sched.warp_scheduled  ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:3203.11-3203.25|Vortex_axi_nofpu.v:3203.7-3214.10" *) _0050_ : _0031_;
  assign _0046_ = \fetch.icache_stage.reset  ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:3140.10-3140.15|Vortex_axi_nofpu.v:3140.6-3231.9" *) 4'hx : _0386_;
  assign _0032_ = \fetch.warp_sched.warp_scheduled  ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:3203.11-3203.25|Vortex_axi_nofpu.v:3203.7-3214.10" *) _0356_ : _0014_;
  assign _0387_ = \fetch.warp_sched.warp_scheduled  ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:3203.11-3203.25|Vortex_axi_nofpu.v:3203.7-3214.10" *) _0355_ : _0045_;
  assign _0049_ = \fetch.icache_stage.reset  ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:3140.10-3140.15|Vortex_axi_nofpu.v:3140.6-3231.9" *) 2'hx : _0387_;
  assign _0033_ = \branch_ctl_if.taken  ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:3197.12-3197.43|Vortex_axi_nofpu.v:3197.8-3199.92" *) _0353_ : \fetch.warp_sched.warp_pcs ;
  assign _0388_ = \branch_ctl_if.valid  ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:3195.11-3195.42|Vortex_axi_nofpu.v:3195.7-3202.10" *) _0354_ : _0040_;
  assign _0045_ = \fetch.icache_stage.reset  ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:3140.10-3140.15|Vortex_axi_nofpu.v:3140.6-3231.9" *) 2'hx : _0388_;
  assign _0389_ = \branch_ctl_if.valid  ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:3195.11-3195.42|Vortex_axi_nofpu.v:3195.7-3202.10" *) _0033_ : \fetch.warp_sched.warp_pcs ;
  assign _0015_ = \fetch.icache_stage.reset  ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:3140.10-3140.15|Vortex_axi_nofpu.v:3140.6-3231.9" *) 64'hxxxxxxxxxxxxxxxx : _0389_;
  assign _0041_ = \commit.writeback.rsp_data [356] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:3191.12-3191.45|Vortex_axi_nofpu.v:3191.8-3193.98" *) _0352_ : _0013_;
  assign _0390_ = _0214_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:3187.11-3187.77|Vortex_axi_nofpu.v:3187.7-3194.10" *) _0041_ : _0013_;
  assign _0031_ = \fetch.icache_stage.reset  ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:3140.10-3140.15|Vortex_axi_nofpu.v:3140.6-3231.9" *) 4'hx : _0390_;
  assign _0391_ = _0214_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:3187.11-3187.77|Vortex_axi_nofpu.v:3187.7-3194.10" *) _0351_ : _0030_;
  assign _0040_ = \fetch.icache_stage.reset  ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:3140.10-3140.15|Vortex_axi_nofpu.v:3140.6-3231.9" *) 2'hx : _0391_;
  assign _0392_ = _0212_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:3181.11-3181.74|Vortex_axi_nofpu.v:3181.7-3186.10" *) _0350_ : _0012_;
  assign _0030_ = \fetch.icache_stage.reset  ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:3140.10-3140.15|Vortex_axi_nofpu.v:3140.6-3231.9" *) 2'hx : _0392_;
  assign _0393_ = _0212_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:3181.11-3181.74|Vortex_axi_nofpu.v:3181.7-3186.10" *) _0349_ : \fetch.warp_sched.thread_masks ;
  assign _0013_ = \fetch.icache_stage.reset  ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:3140.10-3140.15|Vortex_axi_nofpu.v:3140.6-3231.9" *) 4'hx : _0393_;
  assign _0029_ = \fetch.warp_sched.reached_barrier_limit  ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:3174.12-3174.33|Vortex_axi_nofpu.v:3174.8-3179.103" *) _0347_ : _0348_;
  assign _0394_ = _0213_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:3170.11-3170.78|Vortex_axi_nofpu.v:3170.7-3180.10" *) _0346_ : \fetch.warp_sched.stalled_warps ;
  assign _0012_ = \fetch.icache_stage.reset  ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:3140.10-3140.15|Vortex_axi_nofpu.v:3140.6-3231.9" *) 2'hx : _0394_;
  assign _0395_ = _0211_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:3164.11-3164.78|Vortex_axi_nofpu.v:3164.7-3169.10" *) _0125_ : \fetch.warp_sched.use_wspawn ;
  assign _0014_ = \fetch.icache_stage.reset  ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:3140.10-3140.15|Vortex_axi_nofpu.v:3140.6-3231.9" *) 2'hx : _0395_;
  assign \fetch.warp_sched.active_warps_n  = _0212_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:3133.10-3133.73|Vortex_axi_nofpu.v:3133.6-3135.64" *) _0345_ : _0009_;
  assign _0009_ = _0211_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:3130.10-3130.77|Vortex_axi_nofpu.v:3130.6-3132.62" *) \execute.gpu_unit.rsp_data_r [75:74] : \fetch.warp_sched.active_warps ;
  function [0:0] _1126_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _1126_ = b[0:0];
      2'b1?:
        _1126_ = b[1:1];
      default:
        _1126_ = a;
    endcase
  endfunction
  assign _0001_ = _1126_(1'hx, { \fetch.warp_sched.ipdom_index[0] , \fetch.warp_sched.ipdom_index[1]  }, { _0186_, \decode_if.wid  });
  function [33:0] _1127_;
    input [33:0] a;
    input [67:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _1127_ = b[33:0];
      2'b1?:
        _1127_ = b[67:34];
      default:
        _1127_ = a;
    endcase
  endfunction
  assign { \fetch.warp_sched.join_pc , \fetch.warp_sched.join_tmask  } = _1127_(34'hxxxxxxxxx, { \fetch.warp_sched.ipdom_data[0] , \fetch.warp_sched.ipdom_data[1]  }, { _0186_, \decode_if.wid  });
  assign _0186_ = ~ (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) \decode_if.wid ;
  assign \execute.csr_unit.csr_we_s0_unqual  = _0396_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:5867.6-5880.13" *) 1'h1 : _0265_;
  function [31:0] _1130_;
    input [31:0] a;
    input [63:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:5867.6-5880.13" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _1130_ = b[31:0];
      2'b1?:
        _1130_ = b[63:32];
      default:
        _1130_ = a;
    endcase
  endfunction
  assign \execute.csr_unit.csr_updated_data  = _1130_(_0130_, { \execute.csr_unit.csr_req_data , _0384_ }, { _0396_, _0397_ });
  assign _0397_ = \csr_req_if.op_type  == (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:5867.6-5880.13" *) 2'h2;
  assign _0396_ = \csr_req_if.op_type  == (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:5867.6-5880.13" *) 2'h1;
  function [31:0] _1133_;
    input [31:0] a;
    input [703:0] b;
    input [21:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:5746.7-5836.14" *)
    (* parallel_case *)
    casez (s)
      22'b?????????????????????1:
        _1133_ = b[31:0];
      22'b????????????????????1?:
        _1133_ = b[63:32];
      22'b???????????????????1??:
        _1133_ = b[95:64];
      22'b??????????????????1???:
        _1133_ = b[127:96];
      22'b?????????????????1????:
        _1133_ = b[159:128];
      22'b????????????????1?????:
        _1133_ = b[191:160];
      22'b???????????????1??????:
        _1133_ = b[223:192];
      22'b??????????????1???????:
        _1133_ = b[255:224];
      22'b?????????????1????????:
        _1133_ = b[287:256];
      22'b????????????1?????????:
        _1133_ = b[319:288];
      22'b???????????1??????????:
        _1133_ = b[351:320];
      22'b??????????1???????????:
        _1133_ = b[383:352];
      22'b?????????1????????????:
        _1133_ = b[415:384];
      22'b????????1?????????????:
        _1133_ = b[447:416];
      22'b???????1??????????????:
        _1133_ = b[479:448];
      22'b??????1???????????????:
        _1133_ = b[511:480];
      22'b?????1????????????????:
        _1133_ = b[543:512];
      22'b????1?????????????????:
        _1133_ = b[575:544];
      22'b???1??????????????????:
        _1133_ = b[607:576];
      22'b??1???????????????????:
        _1133_ = b[639:608];
      22'b?1????????????????????:
        _1133_ = b[671:640];
      22'b1?????????????????????:
        _1133_ = b[703:672];
      default:
        _1133_ = a;
    endcase
  endfunction
  assign \execute.csr_unit.csr_data.read_data  = _1133_(32'hxxxxxxxx, { 27'h0000000, _0571_, 29'h00000000, _0572_, 24'h000000, _0573_, 31'h00000000, \csr_req_if.wid , 30'h00000000, _0574_, 64'h0000000200000001, \execute.csr_unit.csr_data.csr_cycle [31:0], 20'h00000, \execute.csr_unit.csr_data.csr_cycle [43:32], \execute.csr_unit.csr_data.csr_instret [31:0], 20'h00000, \execute.csr_unit.csr_data.csr_instret [43:32], 20'h00000, \execute.csr_unit.csr_data.csr_satp , 20'h00000, \execute.csr_unit.csr_data.csr_mstatus , 52'h0090110000000, \execute.csr_unit.csr_data.csr_medeleg , 20'h00000, \execute.csr_unit.csr_data.csr_mideleg , 20'h00000, \execute.csr_unit.csr_data.csr_mie , 20'h00000, \execute.csr_unit.csr_data.csr_mtvec , 20'h00000, \execute.csr_unit.csr_data.csr_mepc , 20'h00000, \execute.csr_unit.csr_data.csr_pmpcfg[0] , 20'h00000, \execute.csr_unit.csr_data.csr_pmpaddr[0] , 32'h00000000 }, { _0424_, _0423_, _0422_, _0182_, _0418_, _0168_, _0415_, _0414_, _0413_, _0412_, _0411_, _0410_, _0409_, _0408_, _0407_, _0406_, _0405_, _0404_, _0403_, _0402_, _0401_, _0167_ });
  assign _0398_ = \csr_req_if.addr  == (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:5746.7-5836.14" *) 12'hf13;
  assign _0399_ = \csr_req_if.addr  == (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:5746.7-5836.14" *) 12'hf12;
  assign _0400_ = \csr_req_if.addr  == (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:5746.7-5836.14" *) 12'hf11;
  assign _0401_ = \csr_req_if.addr  == (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:5746.7-5836.14" *) 12'h3b0;
  assign _0402_ = \csr_req_if.addr  == (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:5746.7-5836.14" *) 12'h3a0;
  assign _0403_ = \csr_req_if.addr  == (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:5746.7-5836.14" *) 12'h341;
  assign _0404_ = \csr_req_if.addr  == (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:5746.7-5836.14" *) 12'h305;
  assign _0405_ = \csr_req_if.addr  == (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:5746.7-5836.14" *) 12'h304;
  assign _0406_ = \csr_req_if.addr  == (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:5746.7-5836.14" *) 12'h303;
  assign _0407_ = \csr_req_if.addr  == (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:5746.7-5836.14" *) 12'h302;
  assign _0408_ = \csr_req_if.addr  == (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:5746.7-5836.14" *) 12'h301;
  assign _0409_ = \csr_req_if.addr  == (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:5746.7-5836.14" *) 12'h300;
  assign _0410_ = \csr_req_if.addr  == (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:5746.7-5836.14" *) 12'h180;
  assign _0411_ = \csr_req_if.addr  == (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:5746.7-5836.14" *) 12'hb82;
  assign _0412_ = \csr_req_if.addr  == (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:5746.7-5836.14" *) 12'hb02;
  assign _0413_ = \csr_req_if.addr  == (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:5746.7-5836.14" *) 12'hb80;
  assign _0414_ = \csr_req_if.addr  == (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:5746.7-5836.14" *) 12'hb00;
  assign _0415_ = \csr_req_if.addr  == (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:5746.7-5836.14" *) 12'hfc2;
  assign _0416_ = \csr_req_if.addr  == (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:5746.7-5836.14" *) 12'hfc1;
  assign _0417_ = \csr_req_if.addr  == (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:5746.7-5836.14" *) 12'hfc0;
  assign _0418_ = \csr_req_if.addr  == (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:5746.7-5836.14" *) 12'hcc4;
  assign _0419_ = \csr_req_if.addr  == (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:5746.7-5836.14" *) 12'hcc5;
  assign _0420_[0] = \csr_req_if.addr  == (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:5746.7-5836.14" *) 12'hcc2;
  assign _0420_[1] = \csr_req_if.addr  == (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:5746.7-5836.14" *) 12'hf14;
  assign _0421_[0] = \csr_req_if.addr  == (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:5746.7-5836.14" *) 12'hcc0;
  assign _0421_[1] = \csr_req_if.addr  == (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:5746.7-5836.14" *) 12'hcc1;
  assign _0421_[2] = \csr_req_if.addr  == (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:5746.7-5836.14" *) 12'hcc3;
  assign _0422_ = \csr_req_if.addr  == (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:5746.7-5836.14" *) 12'h003;
  assign _0423_ = \csr_req_if.addr  == (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:5746.7-5836.14" *) 12'h002;
  assign _0424_ = \csr_req_if.addr  == (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:5746.7-5836.14" *) 12'h001;
  function [15:0] _1164_;
    input [15:0] a;
    input [47:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:5675.9-5716.16" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _1164_ = b[15:0];
      3'b?1?:
        _1164_ = b[31:16];
      3'b1??:
        _1164_ = b[47:32];
      default:
        _1164_ = a;
    endcase
  endfunction
  assign _0028_ = _1164_(16'hxxxx, { _0372_, _0373_, _0374_ }, { _0427_, _0426_, _0425_ });
  assign _0427_ = \execute.csr_unit.csr_addr_s1  == (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:5675.9-5716.16" *) 12'h001;
  assign _0425_ = \execute.csr_unit.csr_addr_s1  == (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:5675.9-5716.16" *) 12'h003;
  assign _0426_ = \execute.csr_unit.csr_addr_s1  == (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:5675.9-5716.16" *) 12'h002;
  assign _0428_ = \execute.csr_unit.csr_addr_s1  == (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:5675.9-5716.16" *) 12'h3b0;
  assign _0429_ = \execute.csr_unit.csr_addr_s1  == (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:5675.9-5716.16" *) 12'h3a0;
  assign _0430_ = \execute.csr_unit.csr_addr_s1  == (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:5675.9-5716.16" *) 12'h341;
  assign _0431_ = \execute.csr_unit.csr_addr_s1  == (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:5675.9-5716.16" *) 12'h305;
  assign _0432_ = \execute.csr_unit.csr_addr_s1  == (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:5675.9-5716.16" *) 12'h304;
  assign _0433_ = \execute.csr_unit.csr_addr_s1  == (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:5675.9-5716.16" *) 12'h303;
  assign _0434_ = \execute.csr_unit.csr_addr_s1  == (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:5675.9-5716.16" *) 12'h302;
  assign _0435_ = \execute.csr_unit.csr_addr_s1  == (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:5675.9-5716.16" *) 12'h300;
  assign _0436_ = \execute.csr_unit.csr_addr_s1  == (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:5675.9-5716.16" *) 12'h180;
  function [31:0] _1177_;
    input [31:0] a;
    input [127:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:5528.7-5544.14" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _1177_ = b[31:0];
      4'b??1?:
        _1177_ = b[63:32];
      4'b?1??:
        _1177_ = b[95:64];
      4'b1???:
        _1177_ = b[127:96];
      default:
        _1177_ = a;
    endcase
  endfunction
  assign \execute.lsu_unit.rsp_data [63:32] = _1177_(\execute.lsu_unit.genblk6[1].rsp_data32 , { \execute.lsu_unit.genblk6[1].rsp_data8 [7], \execute.lsu_unit.genblk6[1].rsp_data8 [7], \execute.lsu_unit.genblk6[1].rsp_data8 [7], \execute.lsu_unit.genblk6[1].rsp_data8 [7], \execute.lsu_unit.genblk6[1].rsp_data8 [7], \execute.lsu_unit.genblk6[1].rsp_data8 [7], \execute.lsu_unit.genblk6[1].rsp_data8 [7], \execute.lsu_unit.genblk6[1].rsp_data8 [7], \execute.lsu_unit.genblk6[1].rsp_data8 [7], \execute.lsu_unit.genblk6[1].rsp_data8 [7], \execute.lsu_unit.genblk6[1].rsp_data8 [7], \execute.lsu_unit.genblk6[1].rsp_data8 [7], \execute.lsu_unit.genblk6[1].rsp_data8 [7], \execute.lsu_unit.genblk6[1].rsp_data8 [7], \execute.lsu_unit.genblk6[1].rsp_data8 [7], \execute.lsu_unit.genblk6[1].rsp_data8 [7], \execute.lsu_unit.genblk6[1].rsp_data8 [7], \execute.lsu_unit.genblk6[1].rsp_data8 [7], \execute.lsu_unit.genblk6[1].rsp_data8 [7], \execute.lsu_unit.genblk6[1].rsp_data8 [7], \execute.lsu_unit.genblk6[1].rsp_data8 [7], \execute.lsu_unit.genblk6[1].rsp_data8 [7], \execute.lsu_unit.genblk6[1].rsp_data8 [7], \execute.lsu_unit.genblk6[1].rsp_data8 [7], \execute.lsu_unit.genblk6[1].rsp_data8 , \execute.lsu_unit.genblk6[1].rsp_data16 [15], \execute.lsu_unit.genblk6[1].rsp_data16 [15], \execute.lsu_unit.genblk6[1].rsp_data16 [15], \execute.lsu_unit.genblk6[1].rsp_data16 [15], \execute.lsu_unit.genblk6[1].rsp_data16 [15], \execute.lsu_unit.genblk6[1].rsp_data16 [15], \execute.lsu_unit.genblk6[1].rsp_data16 [15], \execute.lsu_unit.genblk6[1].rsp_data16 [15], \execute.lsu_unit.genblk6[1].rsp_data16 [15], \execute.lsu_unit.genblk6[1].rsp_data16 [15], \execute.lsu_unit.genblk6[1].rsp_data16 [15], \execute.lsu_unit.genblk6[1].rsp_data16 [15], \execute.lsu_unit.genblk6[1].rsp_data16 [15], \execute.lsu_unit.genblk6[1].rsp_data16 [15], \execute.lsu_unit.genblk6[1].rsp_data16 [15], \execute.lsu_unit.genblk6[1].rsp_data16 [15], \execute.lsu_unit.genblk6[1].rsp_data16 , 24'h000000, \execute.lsu_unit.genblk6[1].rsp_data8 , 16'h0000, \execute.lsu_unit.genblk6[1].rsp_data16  }, { _0440_, _0439_, _0438_, _0437_ });
  function [31:0] _1178_;
    input [31:0] a;
    input [127:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:5528.7-5544.14" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _1178_ = b[31:0];
      4'b??1?:
        _1178_ = b[63:32];
      4'b?1??:
        _1178_ = b[95:64];
      4'b1???:
        _1178_ = b[127:96];
      default:
        _1178_ = a;
    endcase
  endfunction
  assign \execute.lsu_unit.rsp_data [31:0] = _1178_(dcache_rsp_data[31:0], { \execute.lsu_unit.genblk6[0].rsp_data8 [7], \execute.lsu_unit.genblk6[0].rsp_data8 [7], \execute.lsu_unit.genblk6[0].rsp_data8 [7], \execute.lsu_unit.genblk6[0].rsp_data8 [7], \execute.lsu_unit.genblk6[0].rsp_data8 [7], \execute.lsu_unit.genblk6[0].rsp_data8 [7], \execute.lsu_unit.genblk6[0].rsp_data8 [7], \execute.lsu_unit.genblk6[0].rsp_data8 [7], \execute.lsu_unit.genblk6[0].rsp_data8 [7], \execute.lsu_unit.genblk6[0].rsp_data8 [7], \execute.lsu_unit.genblk6[0].rsp_data8 [7], \execute.lsu_unit.genblk6[0].rsp_data8 [7], \execute.lsu_unit.genblk6[0].rsp_data8 [7], \execute.lsu_unit.genblk6[0].rsp_data8 [7], \execute.lsu_unit.genblk6[0].rsp_data8 [7], \execute.lsu_unit.genblk6[0].rsp_data8 [7], \execute.lsu_unit.genblk6[0].rsp_data8 [7], \execute.lsu_unit.genblk6[0].rsp_data8 [7], \execute.lsu_unit.genblk6[0].rsp_data8 [7], \execute.lsu_unit.genblk6[0].rsp_data8 [7], \execute.lsu_unit.genblk6[0].rsp_data8 [7], \execute.lsu_unit.genblk6[0].rsp_data8 [7], \execute.lsu_unit.genblk6[0].rsp_data8 [7], \execute.lsu_unit.genblk6[0].rsp_data8 [7], \execute.lsu_unit.genblk6[0].rsp_data8 , \execute.lsu_unit.genblk6[0].rsp_data16 [15], \execute.lsu_unit.genblk6[0].rsp_data16 [15], \execute.lsu_unit.genblk6[0].rsp_data16 [15], \execute.lsu_unit.genblk6[0].rsp_data16 [15], \execute.lsu_unit.genblk6[0].rsp_data16 [15], \execute.lsu_unit.genblk6[0].rsp_data16 [15], \execute.lsu_unit.genblk6[0].rsp_data16 [15], \execute.lsu_unit.genblk6[0].rsp_data16 [15], \execute.lsu_unit.genblk6[0].rsp_data16 [15], \execute.lsu_unit.genblk6[0].rsp_data16 [15], \execute.lsu_unit.genblk6[0].rsp_data16 [15], \execute.lsu_unit.genblk6[0].rsp_data16 [15], \execute.lsu_unit.genblk6[0].rsp_data16 [15], \execute.lsu_unit.genblk6[0].rsp_data16 [15], \execute.lsu_unit.genblk6[0].rsp_data16 [15], \execute.lsu_unit.genblk6[0].rsp_data16 [15], \execute.lsu_unit.genblk6[0].rsp_data16 , 24'h000000, \execute.lsu_unit.genblk6[0].rsp_data8 , 16'h0000, \execute.lsu_unit.genblk6[0].rsp_data16  }, { _0440_, _0439_, _0438_, _0437_ });
  assign _0440_ = ! (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:5528.7-5544.14" *) \execute.lsu_unit.rsp_type [2:0];
  assign _0437_ = \execute.lsu_unit.rsp_type [2:0] == (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:5528.7-5544.14" *) 3'h5;
  assign _0438_ = \execute.lsu_unit.rsp_type [2:0] == (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:5528.7-5544.14" *) 3'h4;
  assign _0439_ = \execute.lsu_unit.rsp_type [2:0] == (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:5528.7-5544.14" *) 3'h1;
  function [7:0] _1183_;
    input [7:0] a;
    input [23:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:5464.7-5476.14" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _1183_ = b[7:0];
      3'b?1?:
        _1183_ = b[15:8];
      3'b1??:
        _1183_ = b[23:16];
      default:
        _1183_ = a;
    endcase
  endfunction
  assign dcache_req_data[63:56] = _1183_(\execute.lsu_unit.req_data [63:56], { \execute.lsu_unit.req_data [55:40], dcache_req_data[39:32] }, { _0443_, _0442_, _0441_ });
  assign _0441_ = \execute.lsu_unit.req_addr [33:32] == (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:5464.7-5476.14" *) 2'h3;
  assign dcache_req_data[47:40] = _0443_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:5464.7-5476.14" *) dcache_req_data[39:32] : \execute.lsu_unit.req_data [47:40];
  function [7:0] _1186_;
    input [7:0] a;
    input [15:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:5464.7-5476.14" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _1186_ = b[7:0];
      2'b1?:
        _1186_ = b[15:8];
      default:
        _1186_ = a;
    endcase
  endfunction
  assign dcache_req_data[55:48] = _1186_(\execute.lsu_unit.req_data [55:48], { \execute.lsu_unit.req_data [47:40], dcache_req_data[39:32] }, { _0443_, _0442_ });
  assign _0442_ = \execute.lsu_unit.req_addr [33:32] == (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:5464.7-5476.14" *) 2'h2;
  assign _0443_ = \execute.lsu_unit.req_addr [33:32] == (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:5464.7-5476.14" *) 2'h1;
  function [3:0] _1189_;
    input [3:0] a;
    input [7:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:5444.7-5457.14" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _1189_ = b[3:0];
      2'b1?:
        _1189_ = b[7:4];
      default:
        _1189_ = a;
    endcase
  endfunction
  assign \execute.lsu_unit.genblk5[1].mem_req_byteen  = _1189_(4'hf, { _0370_, _0371_ }, { _0445_, _0444_ });
  function [7:0] _1190_;
    input [7:0] a;
    input [23:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:5464.7-5476.14" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _1190_ = b[7:0];
      3'b?1?:
        _1190_ = b[15:8];
      3'b1??:
        _1190_ = b[23:16];
      default:
        _1190_ = a;
    endcase
  endfunction
  assign dcache_req_data[31:24] = _1190_(\execute.lsu_unit.req_data [31:24], { \execute.lsu_unit.req_data [23:8], dcache_req_data[7:0] }, { _0448_, _0447_, _0446_ });
  assign _0446_ = \execute.lsu_unit.req_addr [1:0] == (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:5464.7-5476.14" *) 2'h3;
  assign dcache_req_data[15:8] = _0448_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:5464.7-5476.14" *) dcache_req_data[7:0] : \execute.lsu_unit.req_data [15:8];
  function [7:0] _1193_;
    input [7:0] a;
    input [15:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:5464.7-5476.14" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _1193_ = b[7:0];
      2'b1?:
        _1193_ = b[15:8];
      default:
        _1193_ = a;
    endcase
  endfunction
  assign dcache_req_data[23:16] = _1193_(\execute.lsu_unit.req_data [23:16], { \execute.lsu_unit.req_data [15:8], dcache_req_data[7:0] }, { _0448_, _0447_ });
  assign _0447_ = \execute.lsu_unit.req_addr [1:0] == (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:5464.7-5476.14" *) 2'h2;
  assign _0448_ = \execute.lsu_unit.req_addr [1:0] == (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:5464.7-5476.14" *) 2'h1;
  function [3:0] _1196_;
    input [3:0] a;
    input [7:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:5444.7-5457.14" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _1196_ = b[3:0];
      2'b1?:
        _1196_ = b[7:4];
      default:
        _1196_ = a;
    endcase
  endfunction
  assign \execute.lsu_unit.genblk5[0].mem_req_byteen  = _1196_(4'hf, { _0368_, _0369_ }, { _0445_, _0444_ });
  assign _0445_ = ! (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:5444.7-5457.14" *) \execute.lsu_unit.req_type [1:0];
  assign _0444_ = \execute.lsu_unit.req_type [1:0] == (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:5444.7-5457.14" *) 2'h1;
  assign _0000_ = \execute.lsu_unit.dcache_rsp_fire  ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:5427.10-5427.25|Vortex_axi_nofpu.v:5427.6-5429.57" *) _0367_ : _0008_;
  assign _0008_ = \execute.lsu_unit.mbuf_push  ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:5424.10-5424.19|Vortex_axi_nofpu.v:5424.6-5426.56" *) _0366_ : \execute.lsu_unit.rsp_rem_mask ;
  function [31:0] _1201_;
    input [31:0] a;
    input [95:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:5036.7-5049.14" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _1201_ = b[31:0];
      3'b?1?:
        _1201_ = b[63:32];
      3'b1??:
        _1201_ = b[95:64];
      default:
        _1201_ = a;
    endcase
  endfunction
  assign \execute.alu_unit.alu_result [63:32] = _1201_(\execute.alu_unit.msc_result [63:32], { \execute.alu_unit.add_result [63:32], 31'h00000000, \execute.alu_unit.sub_result [65], _0592_ }, { _0451_, _0450_, _0449_ });
  function [31:0] _1202_;
    input [31:0] a;
    input [95:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:5036.7-5049.14" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _1202_ = b[31:0];
      3'b?1?:
        _1202_ = b[63:32];
      3'b1??:
        _1202_ = b[95:64];
      default:
        _1202_ = a;
    endcase
  endfunction
  assign \execute.alu_unit.alu_result [31:0] = _1202_(\execute.alu_unit.msc_result [31:0], { \execute.alu_unit.add_result [31:0], 31'h00000000, \execute.alu_unit.sub_result [32], _0591_ }, { _0451_, _0450_, _0449_ });
  assign _0449_ = \alu_req_if.op_type [3:2] == (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:5036.7-5049.14" *) 2'h2;
  assign _0450_ = \alu_req_if.op_type [3:2] == (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:5036.7-5049.14" *) 2'h1;
  assign _0451_ = ! (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:5036.7-5049.14" *) \alu_req_if.op_type [3:2];
  function [31:0] _1206_;
    input [31:0] a;
    input [95:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:5016.7-5029.14" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _1206_ = b[31:0];
      3'b?1?:
        _1206_ = b[63:32];
      3'b1??:
        _1206_ = b[95:64];
      default:
        _1206_ = a;
    endcase
  endfunction
  assign \execute.alu_unit.msc_result [63:32] = _1206_(_0576_, { _0127_, _0381_, _0597_ }, { _0454_, _0453_, _0452_ });
  function [31:0] _1207_;
    input [31:0] a;
    input [95:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:5016.7-5029.14" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _1207_ = b[31:0];
      3'b?1?:
        _1207_ = b[63:32];
      3'b1??:
        _1207_ = b[95:64];
      default:
        _1207_ = a;
    endcase
  endfunction
  assign \execute.alu_unit.msc_result [31:0] = _1207_(_0575_, { _0126_, _0380_, _0596_ }, { _0454_, _0453_, _0452_ });
  assign _0452_ = \alu_req_if.op_type  == (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:5016.7-5029.14" *) 4'he;
  assign _0453_ = \alu_req_if.op_type  == (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:5016.7-5029.14" *) 4'hd;
  assign _0454_ = \alu_req_if.op_type  == (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:5016.7-5029.14" *) 4'hc;
  function [0:0] _1211_;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:4810.6-4826.13" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _1211_ = b[0:0];
      4'b??1?:
        _1211_ = b[1:1];
      4'b?1??:
        _1211_ = b[2:2];
      4'b1???:
        _1211_ = b[3:3];
      default:
        _1211_ = a;
    endcase
  endfunction
  assign \issue.dispatch.ready_r  = _1211_(1'h1, { \issue.dispatch.alu_req_ready , \issue.dispatch.lsu_req_ready , \issue.dispatch.csr_req_ready , \issue.dispatch.gpu_req_ready  }, { _0194_, _0195_, _0196_, _0197_ });
  assign _0197_ = \issue.ibuffer.deq_instr [64:62] == (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:4810.6-4826.13" *) 3'h5;
  assign _0196_ = \issue.ibuffer.deq_instr [64:62] == (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:4810.6-4826.13" *) 3'h3;
  assign _0195_ = \issue.ibuffer.deq_instr [64:62] == (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:4810.6-4826.13" *) 3'h2;
  assign _0194_ = \issue.ibuffer.deq_instr [64:62] == (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:4810.6-4826.13" *) 3'h1;
  assign \issue.scoreboard.inuse_regs_n  = \issue.scoreboard.release_reg  ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:4548.10-4548.21|Vortex_axi_nofpu.v:4548.6-4550.103" *) _0365_ : _0011_;
  assign _0011_ = \issue.scoreboard.reserve_reg  ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:4545.10-4545.21|Vortex_axi_nofpu.v:4545.6-4547.105" *) _0364_ : \issue.scoreboard.inuse_regs ;
  assign _0455_ = _0227_ ? (* src = "Vortex_axi_nofpu.v:4485.16-4485.43|Vortex_axi_nofpu.v:4485.12-4487.39" *) _0585_ : 2'hx;
  assign _0456_ = _0226_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:4482.11-4482.38|Vortex_axi_nofpu.v:4482.7-4487.39" *) _0069_ : _0455_;
  assign _0025_ = _0223_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:4445.15-4445.70|Vortex_axi_nofpu.v:4445.11-4460.9" *) _0590_ : { \decode_if.uuid , \decode_if.tmask , \decode_if.PC , \decode.ex_type , \decode.op_type , \decode.op_mod , \decode.wb , \decode.use_PC , \decode.use_imm , \decode.imm , \decode.rd_r , \decode.rs1_r , \decode.rs2_r , 5'h00 };
  assign _0027_ = _0223_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:4445.15-4445.70|Vortex_axi_nofpu.v:4445.11-4460.9" *) \issue.dispatch_if.wid  : \decode_if.wid ;
  assign _0026_ = _0223_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:4445.15-4445.70|Vortex_axi_nofpu.v:4445.11-4460.9" *) 1'h1 : \decode.ifetch_rsp_fire ;
  assign \issue.ibuffer.deq_instr_n  = _0210_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:4437.10-4437.23|Vortex_axi_nofpu.v:4437.6-4460.9" *) _0566_ : _0025_;
  assign \issue.ibuffer.deq_wid_n  = _0210_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:4437.10-4437.23|Vortex_axi_nofpu.v:4437.6-4460.9" *) \issue.ibuffer.deq_wid_rr  : _0027_;
  assign \issue.ibuffer.deq_valid_n  = _0210_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:4437.10-4437.23|Vortex_axi_nofpu.v:4437.6-4460.9" *) 1'h1 : _0026_;
  assign \issue.ibuffer.valid_table_n  = \decode.ifetch_rsp_fire  ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:4420.10-4420.18|Vortex_axi_nofpu.v:4420.6-4422.52" *) _0363_ : _0010_;
  assign _0010_ = \issue.ibuffer.deq_fire  ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:4417.10-4417.18|Vortex_axi_nofpu.v:4417.6-4419.54" *) _0362_ : \issue.ibuffer.valid_table ;
  assign _0457_ = \issue.ibuffer.genblk1[1].reading  ? (* src = "Vortex_axi_nofpu.v:4384.16-4384.23|Vortex_axi_nofpu.v:4384.12-4386.62" *) \issue.ibuffer.q_data_prev [285:143] : 143'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _0003_ = _0221_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:4381.11-4381.33|Vortex_axi_nofpu.v:4381.7-4386.62" *) { \decode_if.uuid , \decode_if.tmask , \decode_if.PC , \decode.ex_type , \decode.op_type , \decode.op_mod , \decode.wb , \decode.use_PC , \decode.use_imm , \decode.imm , \decode.rd_r , \decode.rs1_r , \decode.rs2_r , 5'h00 } : _0457_;
  assign _0458_ = _0191_ ? (* src = "Vortex_axi_nofpu.v:4374.13-4374.38|Vortex_axi_nofpu.v:4374.9-4376.30" *) 1'h1 : 1'hx;
  assign _0459_ = \issue.ibuffer.genblk1[1].reading  ? (* src = "Vortex_axi_nofpu.v:4367.17-4367.24|Vortex_axi_nofpu.v:4367.13-4377.11" *) _0458_ : 1'hx;
  assign _0460_ = _0189_ ? (* src = "Vortex_axi_nofpu.v:4358.15-4358.36|Vortex_axi_nofpu.v:4358.11-4360.32" *) 1'h0 : 1'hx;
  assign _0461_ = \issue.ibuffer.genblk1[1].reading  ? (* src = "Vortex_axi_nofpu.v:4354.14-4354.22|Vortex_axi_nofpu.v:4354.10-4364.13" *) 1'hx : _0460_;
  assign _0462_ = \issue.ibuffer.genblk1[1].writing  ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:4351.12-4351.19|Vortex_axi_nofpu.v:4351.8-4377.11" *) _0461_ : _0459_;
  assign _0463_ = _0189_ ? (* src = "Vortex_axi_nofpu.v:4371.13-4371.38|Vortex_axi_nofpu.v:4371.9-4373.26" *) 1'h1 : 1'hx;
  assign _0464_ = \issue.ibuffer.genblk1[1].reading  ? (* src = "Vortex_axi_nofpu.v:4367.17-4367.24|Vortex_axi_nofpu.v:4367.13-4377.11" *) _0463_ : 1'hx;
  assign _0465_ = \issue.ibuffer.genblk1[1].reading  ? (* src = "Vortex_axi_nofpu.v:4354.14-4354.22|Vortex_axi_nofpu.v:4354.10-4364.13" *) 1'hx : 1'h0;
  assign _0466_ = \issue.ibuffer.genblk1[1].writing  ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:4351.12-4351.19|Vortex_axi_nofpu.v:4351.8-4377.11" *) _0465_ : _0464_;
  assign _0467_ = \issue.ibuffer.genblk1[1].reading  ? (* src = "Vortex_axi_nofpu.v:4367.17-4367.24|Vortex_axi_nofpu.v:4367.13-4377.11" *) 1'h0 : 1'hx;
  assign _0468_ = \issue.ibuffer.genblk1[1].reading  ? (* src = "Vortex_axi_nofpu.v:4354.14-4354.22|Vortex_axi_nofpu.v:4354.10-4364.13" *) 1'hx : _0458_;
  assign _0469_ = \issue.ibuffer.genblk1[1].writing  ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:4351.12-4351.19|Vortex_axi_nofpu.v:4351.8-4377.11" *) _0468_ : _0467_;
  assign _0470_ = \issue.ibuffer.genblk1[0].reading  ? (* src = "Vortex_axi_nofpu.v:4384.16-4384.23|Vortex_axi_nofpu.v:4384.12-4386.62" *) \issue.ibuffer.q_data_prev [142:0] : 143'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _0002_ = _0220_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:4381.11-4381.33|Vortex_axi_nofpu.v:4381.7-4386.62" *) { \decode_if.uuid , \decode_if.tmask , \decode_if.PC , \decode.ex_type , \decode.op_type , \decode.op_mod , \decode.wb , \decode.use_PC , \decode.use_imm , \decode.imm , \decode.rd_r , \decode.rs1_r , \decode.rs2_r , 5'h00 } : _0470_;
  assign _0471_ = _0190_ ? (* src = "Vortex_axi_nofpu.v:4374.13-4374.38|Vortex_axi_nofpu.v:4374.9-4376.30" *) 1'h1 : 1'hx;
  assign _0472_ = \issue.ibuffer.genblk1[0].reading  ? (* src = "Vortex_axi_nofpu.v:4367.17-4367.24|Vortex_axi_nofpu.v:4367.13-4377.11" *) _0471_ : 1'hx;
  assign _0473_ = _0188_ ? (* src = "Vortex_axi_nofpu.v:4358.15-4358.36|Vortex_axi_nofpu.v:4358.11-4360.32" *) 1'h0 : 1'hx;
  assign _0474_ = \issue.ibuffer.genblk1[0].reading  ? (* src = "Vortex_axi_nofpu.v:4354.14-4354.22|Vortex_axi_nofpu.v:4354.10-4364.13" *) 1'hx : _0473_;
  assign _0475_ = \issue.ibuffer.genblk1[0].writing  ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:4351.12-4351.19|Vortex_axi_nofpu.v:4351.8-4377.11" *) _0474_ : _0472_;
  assign _0476_ = _0188_ ? (* src = "Vortex_axi_nofpu.v:4371.13-4371.38|Vortex_axi_nofpu.v:4371.9-4373.26" *) 1'h1 : 1'hx;
  assign _0477_ = \issue.ibuffer.genblk1[0].reading  ? (* src = "Vortex_axi_nofpu.v:4367.17-4367.24|Vortex_axi_nofpu.v:4367.13-4377.11" *) _0476_ : 1'hx;
  assign _0478_ = \issue.ibuffer.genblk1[0].reading  ? (* src = "Vortex_axi_nofpu.v:4354.14-4354.22|Vortex_axi_nofpu.v:4354.10-4364.13" *) 1'hx : 1'h0;
  assign _0479_ = \issue.ibuffer.genblk1[0].writing  ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:4351.12-4351.19|Vortex_axi_nofpu.v:4351.8-4377.11" *) _0478_ : _0477_;
  assign _0480_ = \issue.ibuffer.genblk1[0].reading  ? (* src = "Vortex_axi_nofpu.v:4367.17-4367.24|Vortex_axi_nofpu.v:4367.13-4377.11" *) 1'h0 : 1'hx;
  assign _0481_ = \issue.ibuffer.genblk1[0].reading  ? (* src = "Vortex_axi_nofpu.v:4354.14-4354.22|Vortex_axi_nofpu.v:4354.10-4364.13" *) 1'hx : _0471_;
  assign _0482_ = \issue.ibuffer.genblk1[0].writing  ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:4351.12-4351.19|Vortex_axi_nofpu.v:4351.8-4377.11" *) _0481_ : _0480_;
  assign _0044_ = _0169_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:3822.7-3875.14" *) \decode.instr [19:15] : 5'h00;
  assign _0036_ = _0170_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:3822.7-3875.14" *) 1'h1 : 1'h0;
  function [3:0] _1258_;
    input [3:0] a;
    input [19:0] b;
    input [4:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:3822.7-3875.14" *)
    (* parallel_case *)
    casez (s)
      5'b????1:
        _1258_ = b[3:0];
      5'b???1?:
        _1258_ = b[7:4];
      5'b??1??:
        _1258_ = b[11:8];
      5'b?1???:
        _1258_ = b[15:12];
      5'b1????:
        _1258_ = b[19:16];
      default:
        _1258_ = a;
    endcase
  endfunction
  assign _0055_ = _1258_(4'hx, { _0589_, 16'h1342 }, { _0487_, _0486_, _0489_, _0484_, _0165_ });
  assign _0018_ = _0489_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:3822.7-3875.14" *) 1'h1 : 1'h0;
  assign _0023_ = _0166_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:3822.7-3875.14" *) \decode.instr [24:20] : 5'h00;
  assign _0037_ = _0483_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:3822.7-3875.14" *) 3'h2 : 3'h0;
  assign _0034_ = _0483_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:3822.7-3875.14" *) 3'h2 : 3'h5;
  function [3:0] _1263_;
    input [3:0] a;
    input [19:0] b;
    input [4:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:3758.8-3776.15" *)
    (* parallel_case *)
    casez (s)
      5'b????1:
        _1263_ = b[3:0];
      5'b???1?:
        _1263_ = b[7:4];
      5'b??1??:
        _1263_ = b[11:8];
      5'b?1???:
        _1263_ = b[15:12];
      5'b1????:
        _1263_ = b[19:16];
      default:
        _1263_ = a;
    endcase
  endfunction
  assign _0052_ = _1263_(4'hx, 20'habcde, { _0494_, _0493_, _0492_, _0491_, _0490_ });
  assign _0490_ = { \decode.b_imm [12], \decode.b_imm [10:5], \decode.instr [24:20] } == (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:3758.8-3776.15" *) 12'h302;
  assign _0491_ = { \decode.b_imm [12], \decode.b_imm [10:5], \decode.instr [24:20] } == (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:3758.8-3776.15" *) 12'h102;
  assign _0492_ = { \decode.b_imm [12], \decode.b_imm [10:5], \decode.instr [24:20] } == (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:3758.8-3776.15" *) 12'h002;
  assign _0493_ = { \decode.b_imm [12], \decode.b_imm [10:5], \decode.instr [24:20] } == (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:3758.8-3776.15" *) 12'h001;
  assign _0494_ = ! (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:3758.8-3776.15" *) { \decode.b_imm [12], \decode.b_imm [10:5], \decode.instr [24:20] };
  assign _0017_[31:17] = _0263_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:3733.11-3733.26|Vortex_axi_nofpu.v:3733.7-3791.10" *) 15'hxxxx : 15'h0000;
  assign _0039_ = \decode.func3 [2] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:3747.12-3747.20|Vortex_axi_nofpu.v:3747.8-3752.21" *) 5'h00 : \decode.instr [19:15];
  assign _0017_[11:0] = _0263_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:3733.11-3733.26|Vortex_axi_nofpu.v:3733.7-3791.10" *) { \decode.b_imm [12], \decode.b_imm [10:5], \decode.instr [24:20] } : 12'h004;
  assign _0022_ = _0263_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:3733.11-3733.26|Vortex_axi_nofpu.v:3733.7-3791.10" *) _0039_ : 5'h00;
  assign _0035_ = \decode.func3 [2] ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:3747.12-3747.20|Vortex_axi_nofpu.v:3747.8-3752.21" *) \decode.instr [19:15] : 5'hxx;
  assign _0024_ = _0263_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:3733.11-3733.26|Vortex_axi_nofpu.v:3733.7-3791.10" *) \decode.func3 [2] : 1'h1;
  assign _0048_ = _0263_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:3733.11-3733.26|Vortex_axi_nofpu.v:3733.7-3791.10" *) { 2'h0, \decode.func3 [1:0] } : _0052_;
  assign _0016_ = _0263_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:3733.11-3733.26|Vortex_axi_nofpu.v:3733.7-3791.10" *) 3'h3 : 3'h1;
  assign _0019_ = _0263_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:3733.11-3733.26|Vortex_axi_nofpu.v:3733.7-3791.10" *) 1'h0 : 1'h1;
  assign _0017_[16:12] = _0263_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:3733.11-3733.26|Vortex_axi_nofpu.v:3733.7-3791.10" *) _0035_ : 5'h00;
  assign _0020_ = _0263_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:3733.11-3733.26|Vortex_axi_nofpu.v:3733.7-3791.10" *) 3'h0 : 3'h1;
  function [3:0] _1280_;
    input [3:0] a;
    input [23:0] b;
    input [5:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:3688.7-3709.14" *)
    (* parallel_case *)
    casez (s)
      6'b?????1:
        _1280_ = b[3:0];
      6'b????1?:
        _1280_ = b[7:4];
      6'b???1??:
        _1280_ = b[11:8];
      6'b??1???:
        _1280_ = b[15:12];
      6'b?1????:
        _1280_ = b[19:16];
      6'b1?????:
        _1280_ = b[23:20];
      default:
        _1280_ = a;
    endcase
  endfunction
  assign _0043_ = _1280_(4'hx, 24'h025746, { _0487_, _0486_, _0484_, _0483_, _0497_, _0496_ });
  function [3:0] _1281_;
    input [3:0] a;
    input [31:0] b;
    input [7:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:3575.7-3602.14" *)
    (* parallel_case *)
    casez (s)
      8'b???????1:
        _1281_ = b[3:0];
      8'b??????1?:
        _1281_ = b[7:4];
      8'b?????1??:
        _1281_ = b[11:8];
      8'b????1???:
        _1281_ = b[15:12];
      8'b???1????:
        _1281_ = b[19:16];
      8'b??1?????:
        _1281_ = b[23:20];
      8'b?1??????:
        _1281_ = b[27:24];
      8'b1???????:
        _1281_ = b[31:28];
      default:
        _1281_ = a;
    endcase
  endfunction
  assign _0038_ = _1281_(4'hx, { _0588_, 16'hf54e, _0587_, 8'hdc }, { _0487_, _0486_, _0485_, _0489_, _0484_, _0483_, _0497_, _0496_ });
  function [3:0] _1282_;
    input [3:0] a;
    input [31:0] b;
    input [7:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:3531.7-3558.14" *)
    (* parallel_case *)
    casez (s)
      8'b???????1:
        _1282_ = b[3:0];
      8'b??????1?:
        _1282_ = b[7:4];
      8'b?????1??:
        _1282_ = b[11:8];
      8'b????1???:
        _1282_ = b[15:12];
      8'b???1????:
        _1282_ = b[19:16];
      8'b??1?????:
        _1282_ = b[23:20];
      8'b?1??????:
        _1282_ = b[27:24];
      8'b1???????:
        _1282_ = b[31:28];
      default:
        _1282_ = a;
    endcase
  endfunction
  assign _0021_ = _1282_(4'hx, { 20'h0f54e, _0587_, 8'hdc }, { _0487_, _0486_, _0485_, _0489_, _0484_, _0483_, _0497_, _0496_ });
  assign _0496_ = \decode.func3  == (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:3531.7-3558.14" *) 3'h7;
  assign _0497_ = \decode.func3  == (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:3531.7-3558.14" *) 3'h6;
  assign _0483_ = \decode.func3  == (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:3531.7-3558.14" *) 3'h5;
  assign _0484_ = \decode.func3  == (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:3531.7-3558.14" *) 3'h4;
  assign _0489_ = \decode.func3  == (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:3531.7-3558.14" *) 3'h3;
  assign _0485_ = \decode.func3  == (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:3531.7-3558.14" *) 3'h2;
  assign _0486_ = \decode.func3  == (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:3531.7-3558.14" *) 3'h1;
  assign _0487_ = ! (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:3531.7-3558.14" *) \decode.func3 ;
  function [4:0] _1291_;
    input [4:0] a;
    input [14:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:3526.5-3885.12" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _1291_ = b[4:0];
      3'b?1?:
        _1291_ = b[9:5];
      3'b1??:
        _1291_ = b[14:10];
      default:
        _1291_ = a;
    endcase
  endfunction
  assign \decode.rs1_r  = _1291_(5'h00, { _0022_, \decode.instr [19:15], _0044_ }, { _0495_, _0181_, _0488_ });
  assign \decode.rd_r  = _0177_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:3526.5-3885.12" *) { \decode.b_imm [4:1], \decode.b_imm [11] } : 5'h00;
  function [31:0] _1293_;
    input [31:0] a;
    input [223:0] b;
    input [6:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:3526.5-3885.12" *)
    (* parallel_case *)
    casez (s)
      7'b??????1:
        _1293_ = b[31:0];
      7'b?????1?:
        _1293_ = b[63:32];
      7'b????1??:
        _1293_ = b[95:64];
      7'b???1???:
        _1293_ = b[127:96];
      7'b??1????:
        _1293_ = b[159:128];
      7'b?1?????:
        _1293_ = b[191:160];
      7'b1??????:
        _1293_ = b[223:192];
      default:
        _1293_ = a;
    endcase
  endfunction
  assign \decode.imm  = _1293_(32'hxxxxxxxx, { \decode.alu_imm [11], \decode.alu_imm [11], \decode.alu_imm [11], \decode.alu_imm [11], \decode.alu_imm [11], \decode.alu_imm [11], \decode.alu_imm [11], \decode.alu_imm [11], \decode.alu_imm [11], \decode.alu_imm [11], \decode.alu_imm [11], \decode.alu_imm [11], \decode.alu_imm [11], \decode.alu_imm [11], \decode.alu_imm [11], \decode.alu_imm [11], \decode.alu_imm [11], \decode.alu_imm [11], \decode.alu_imm [11], \decode.alu_imm [11], \decode.alu_imm , \decode.b_imm [12], \decode.b_imm [10:5], \decode.instr [24:15], \decode.func3 , 12'h000, \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.instr [19:15], \decode.func3 , \decode.instr [20], \decode.b_imm [10:5], \decode.instr [24:21], 1'h0, \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12:1], 1'h0, _0017_, \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [10:5], \decode.instr [24:20], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [12], \decode.b_imm [10:1], \decode.b_imm [11] }, { _0500_, _0180_, _0504_, _0498_, _0495_, _0179_, _0501_ });
  function [0:0] _1294_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:3526.5-3885.12" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _1294_ = b[0:0];
      2'b1?:
        _1294_ = b[1:1];
      default:
        _1294_ = a;
    endcase
  endfunction
  assign \decode.use_imm  = _1294_(1'h0, { 1'h1, _0024_ }, { _0178_, _0495_ });
  assign \decode.use_rd  = _0177_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:3526.5-3885.12" *) 1'h1 : 1'h0;
  function [3:0] _1296_;
    input [3:0] a;
    input [43:0] b;
    input [10:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:3526.5-3885.12" *)
    (* parallel_case *)
    casez (s)
      11'b??????????1:
        _1296_ = b[3:0];
      11'b?????????1?:
        _1296_ = b[7:4];
      11'b????????1??:
        _1296_ = b[11:8];
      11'b???????1???:
        _1296_ = b[15:12];
      11'b??????1????:
        _1296_ = b[19:16];
      11'b?????1?????:
        _1296_ = b[23:20];
      11'b????1??????:
        _1296_ = b[27:24];
      11'b???1???????:
        _1296_ = b[31:28];
      11'b??1????????:
        _1296_ = b[35:32];
      11'b?1?????????:
        _1296_ = b[39:36];
      11'b1??????????:
        _1296_ = b[43:40];
      default:
        _1296_ = a;
    endcase
  endfunction
  assign \decode.op_type  = _1296_(4'hx, { _0021_, _0038_, 16'h2389, _0043_, _0048_, 1'h0, \decode.func3 , 1'h1, \decode.func3 , _0055_ }, { _0500_, _0499_, _0506_, _0505_, _0504_, _0503_, _0498_, _0495_, _0502_, _0501_, _0488_ });
  function [2:0] _1297_;
    input [2:0] a;
    input [11:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:3526.5-3885.12" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _1297_ = b[2:0];
      4'b??1?:
        _1297_ = b[5:3];
      4'b?1??:
        _1297_ = b[8:6];
      4'b1???:
        _1297_ = b[11:9];
      default:
        _1297_ = a;
    endcase
  endfunction
  assign \decode.ex_type  = _1297_(3'h0, { 3'h1, _0016_, 3'h2, _0034_ }, { _0176_, _0495_, _0175_, _0488_ });
  assign _0506_ = \decode.instr [6:0] == (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:3526.5-3885.12" *) 7'h37;
  assign _0500_ = \decode.instr [6:0] == (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:3526.5-3885.12" *) 7'h13;
  assign _0502_ = \decode.instr [6:0] == (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:3526.5-3885.12" *) 7'h03;
  function [0:0] _1301_;
    input [0:0] a;
    input [2:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:3526.5-3885.12" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _1301_ = b[0:0];
      3'b?1?:
        _1301_ = b[1:1];
      3'b1??:
        _1301_ = b[2:2];
      default:
        _1301_ = a;
    endcase
  endfunction
  assign \decode.is_wstall  = _1301_(1'h0, { 1'h1, _0019_, _0036_ }, { _0174_, _0495_, _0488_ });
  assign \decode.is_join  = _0488_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:3526.5-3885.12" *) _0018_ : 1'h0;
  function [0:0] _1303_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:3526.5-3885.12" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _1303_ = b[0:0];
      2'b1?:
        _1303_ = b[1:1];
      default:
        _1303_ = a;
    endcase
  endfunction
  assign \decode.use_PC  = _1303_(1'h0, { 1'h1, _0019_ }, { _0173_, _0495_ });
  assign _0505_ = \decode.instr [6:0] == (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:3526.5-3885.12" *) 7'h17;
  function [4:0] _1305_;
    input [4:0] a;
    input [9:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:3526.5-3885.12" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _1305_ = b[4:0];
      2'b1?:
        _1305_ = b[9:5];
      default:
        _1305_ = a;
    endcase
  endfunction
  assign \decode.rs2_r  = _1305_(5'h00, { \decode.instr [24:20], _0023_ }, { _0172_, _0488_ });
  assign _0501_ = \decode.instr [6:0] == (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:3526.5-3885.12" *) 7'h23;
  assign _0499_ = \decode.instr [6:0] == (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:3526.5-3885.12" *) 7'h33;
  function [2:0] _1308_;
    input [2:0] a;
    input [8:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:3526.5-3885.12" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _1308_ = b[2:0];
      3'b?1?:
        _1308_ = b[5:3];
      3'b1??:
        _1308_ = b[8:6];
      default:
        _1308_ = a;
    endcase
  endfunction
  assign \decode.op_mod  = _1308_(3'h0, { 3'h1, _0020_, _0037_ }, { _0171_, _0495_, _0488_ });
  assign _0488_ = \decode.instr [6:0] == (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:3526.5-3885.12" *) 7'h6b;
  assign _0495_ = \decode.instr [6:0] == (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:3526.5-3885.12" *) 7'h73;
  assign _0507_ = \decode.instr [6:0] == (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:3526.5-3885.12" *) 7'h0f;
  assign _0498_ = \decode.instr [6:0] == (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:3526.5-3885.12" *) 7'h63;
  assign _0503_ = \decode.instr [6:0] == (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:3526.5-3885.12" *) 7'h67;
  assign _0504_ = \decode.instr [6:0] == (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:3526.5-3885.12" *) 7'h6f;
  assign _0051_ = _0001_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:3223.12-3223.21|Vortex_axi_nofpu.v:3223.8-3225.63" *) _0042_ : _0360_;
  assign _0054_ = \join_if.valid  ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:3221.11-3221.36|Vortex_axi_nofpu.v:3221.7-3228.10" *) _0361_ : _0046_;
  assign _0047_ = \join_if.valid  ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:3221.11-3221.36|Vortex_axi_nofpu.v:3221.7-3228.10" *) _0051_ : _0042_;
  assign _0053_ = \decode.ifetch_rsp_fire  ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:3218.11-3218.38|Vortex_axi_nofpu.v:3218.7-3220.82" *) _0359_ : _0049_;
  assign _0508_ = \fetch.icache_stage.icache_req_fire  ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:3215.11-3215.26|Vortex_axi_nofpu.v:3215.7-3217.105" *) _0358_ : _0015_;
  assign _0042_ = \fetch.icache_stage.reset  ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:3140.10-3140.15|Vortex_axi_nofpu.v:3140.6-3231.9" *) 64'hxxxxxxxxxxxxxxxx : _0508_;
  assign _0050_ = _0385_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:3209.12-3209.36|Vortex_axi_nofpu.v:3209.8-3211.48" *) _0357_ : _0031_;
  assign \execute.lsu_unit.dcache_req_ready  = & (* src = "Vortex_axi_nofpu.v:5383.29-5383.98" *) _0383_;
  assign _0509_ = | (* src = "Vortex_axi_nofpu.v:3888.24-3888.29" *) \decode.rd_r ;
  assign _0510_ = | (* src = "Vortex_axi_nofpu.v:5062.23-5062.40" *) \execute.alu_unit.cmp_result [31:0];
  assign _0511_ = | (* src = "Vortex_axi_nofpu.v:5358.38-5358.108" *) _0129_;
  assign _0512_ = | (* src = "Vortex_axi_nofpu.v:6042.24-6042.36" *) \execute.gpu_unit.rsp_data [39:38];
  assign _0513_ = | (* src = "Vortex_axi_nofpu.v:6042.40-6042.56" *) \execute.gpu_unit.not_taken_tmask ;
  assign _0515_ = $signed(_0267_) < 0 ? \fetch.warp_sched.tmc_active  << - _0267_ : \fetch.warp_sched.tmc_active  >> _0267_;
  assign _0517_ = $signed(_0268_) < 0 ? 2'h3 << - _0268_ : 2'h3 >> _0268_;
  assign _0518_ = $signed(_0268_) < 0 ? 1'h0 << - _0268_ : 1'h0 >> _0268_;
  assign _0519_ = $signed(_0269_) < 0 ? 1'h1 << - _0269_ : 1'h1 >> _0269_;
  assign _0520_ = $signed(_0269_) < 0 ? 1'h1 << - _0269_ : 1'h1 >> _0269_;
  assign _0522_ = $signed(_0270_) < 0 ? _0087_ << - _0270_ : _0087_ >> _0270_;
  assign _0514_ = $signed(_0267_) < 0 ? 1'h1 << - _0267_ : 1'h1 >> _0267_;
  assign _0516_ = $signed(_0267_) < 0 ? 1'h0 << - _0267_ : 1'h0 >> _0267_;
  assign _0521_ = $signed(_0270_) < 0 ? 2'h3 << - _0270_ : 2'h3 >> _0270_;
  assign _0523_ = $signed(_0270_) < 0 ? _0091_ << - _0270_ : _0091_ >> _0270_;
  assign _0524_ = $signed(_0271_) < 0 ? 32'd4294967295 << - _0271_ : 32'd4294967295 >> _0271_;
  assign _0525_ = $signed(_0271_) < 0 ? _0093_ << - _0271_ : _0093_ >> _0271_;
  assign _0526_ = $signed(_0272_) < 0 ? 1'h1 << - _0272_ : 1'h1 >> _0272_;
  assign _0527_ = $signed(_0272_) < 0 ? 1'h0 << - _0272_ : 1'h0 >> _0272_;
  assign _0529_ = $signed(_0273_) < 0 ? 1'h1 << - _0273_ : 1'h1 >> _0273_;
  assign _0528_ = $signed(_0273_) < 0 ? 1'h1 << - _0273_ : 1'h1 >> _0273_;
  assign _0530_ = $signed(_0273_) < 0 ? 1'h0 << - _0273_ : 1'h0 >> _0273_;
  assign _0531_ = $signed(_0274_) < 0 ? 2'h3 << - _0274_ : 2'h3 >> _0274_;
  assign _0532_ = $signed(_0274_) < 0 ? 1'h1 << - _0274_ : 1'h1 >> _0274_;
  assign _0533_ = $signed(_0275_) < 0 ? 32'd4294967295 << - _0275_ : 32'd4294967295 >> _0275_;
  assign _0534_ = $signed(_0275_) < 0 ? _0099_ << - _0275_ : _0099_ >> _0275_;
  assign _0536_ = $signed(_0276_) < 0 ? \decode.is_wstall  << - _0276_ : \decode.is_wstall  >> _0276_;
  assign _0537_ = $signed(_0277_) < 0 ? 32'd4294967295 << - _0277_ : 32'd4294967295 >> _0277_;
  assign _0538_ = $signed(_0277_) < 0 ? _0102_ << - _0277_ : _0102_ >> _0277_;
  assign _0539_ = $signed(_0278_) < 0 ? 2'h3 << - _0278_ : 2'h3 >> _0278_;
  assign _0540_ = $signed(_0278_) < 0 ? _0104_ << - _0278_ : _0104_ >> _0278_;
  assign _0541_ = $signed(_0279_) < 0 ? 1'h1 << - _0279_ : 1'h1 >> _0279_;
  assign _0542_ = $signed(_0279_) < 0 ? _0106_ << - _0279_ : _0106_ >> _0279_;
  assign _0535_ = $signed(_0276_) < 0 ? 1'h1 << - _0276_ : 1'h1 >> _0276_;
  assign _0543_ = $signed(_0276_) < 0 ? 1'h1 << - _0276_ : 1'h1 >> _0276_;
  assign _0544_ = $signed(_0280_) < 0 ? 1'h1 << - _0280_ : 1'h1 >> _0280_;
  assign _0545_ = $signed(_0281_) < 0 ? 1'h1 << - _0281_ : 1'h1 >> _0281_;
  assign _0546_ = $signed(_0281_) < 0 ? 1'h0 << - _0281_ : 1'h0 >> _0281_;
  assign _0547_ = $signed(_0282_) < 0 ? 2'h3 << - _0282_ : 2'h3 >> _0282_;
  assign _0548_ = $signed(_0282_) < 0 ? _0111_ << - _0282_ : _0111_ >> _0282_;
  assign _0549_ = $signed(_0283_) < 0 ? 2'h3 << - _0283_ : 2'h3 >> _0283_;
  assign _0550_ = $signed(_0283_) < 0 ? _0113_ << - _0283_ : _0113_ >> _0283_;
  assign _0551_ = $signed(_0284_) < 0 ? 1'h1 << - _0284_ : 1'h1 >> _0284_;
  assign _0552_ = $signed(_0284_) < 0 ? 1'h1 << - _0284_ : 1'h1 >> _0284_;
  assign _0553_ = $signed(_0285_) < 0 ? 1'h1 << - _0285_ : 1'h1 >> _0285_;
  assign _0554_ = $signed(_0285_) < 0 ? 1'h1 << - _0285_ : 1'h1 >> _0285_;
  assign _0555_ = $signed(_0286_) < 0 ? 1'h1 << - _0286_ : 1'h1 >> _0286_;
  assign _0556_ = $signed(_0286_) < 0 ? 1'h1 << - _0286_ : 1'h1 >> _0286_;
  assign _0557_ = $signed(_0287_) < 0 ? 1'h1 << - _0287_ : 1'h1 >> _0287_;
  assign _0558_ = $signed(_0287_) < 0 ? 1'h1 << - _0287_ : 1'h1 >> _0287_;
  assign _0559_ = $signed(_0288_) < 0 ? 5'h1f << - _0288_ : 5'h1f >> _0288_;
  assign _0560_ = $signed(_0288_) < 0 ? _0119_ << - _0288_ : _0119_ >> _0288_;
  assign _0561_ = $signed(_0289_) < 0 ? 3'h7 << - _0289_ : 3'h7 >> _0289_;
  assign _0562_ = $signed(_0289_) < 0 ? _0121_ << - _0289_ : _0121_ >> _0289_;
  assign _0563_ = $signed(_0290_) < 0 ? 8'hff << - _0290_ : 8'hff >> _0290_;
  assign _0564_ = $signed(_0290_) < 0 ? _0123_ << - _0290_ : _0123_ >> _0290_;
  wire [1:0] _1458_ = \fetch.warp_sched.use_wspawn ;
  assign _0385_ = _1458_[\fetch.warp_sched.schedule_wid  +: 1];
  wire [7:0] _1459_ = \fetch.warp_sched.barrier_masks ;
  assign \fetch.warp_sched.barrier_mask  = _1459_[$signed({ 29'h00000000, \commit.writeback.rsp_data [318:317], 1'h0 }) +: 2];
  wire [3:0] _1460_ = \fetch.warp_sched.thread_masks ;
  assign \fetch.warp_sched.genblk1[0].orig_tmask  = _1460_[$signed({ 30'h00000000, \commit.writeback.rsp_data [419], 1'h0 }) +: 2];
  wire [67:0] _1461_ = \fetch.warp_sched.schedule_data ;
  assign { \fetch.warp_sched.schedule_tmask , \fetch.warp_sched.schedule_pc  } = _1461_[$signed({ _0056_[31:1], 1'h0 }) +: 34];
  wire [285:0] _1462_ = \issue.ibuffer.q_data_out ;
  assign _0566_ = _1462_[$signed(_0057_) +: 143];
  wire [285:0] _1463_ = \issue.ibuffer.q_data_prev ;
  assign _0567_ = _1463_[$signed(_0058_) +: 143];
  wire [285:0] _1464_ = \issue.ibuffer.q_data_out ;
  assign _0568_ = _1464_[$signed(_0058_) +: 143];
  wire [1:0] _1465_ = \issue.ibuffer.empty_r ;
  assign _0569_ = _1465_[\decode_if.wid  +: 1];
  wire [1:0] _1466_ = \issue.ibuffer.alm_empty_r ;
  assign _0565_ = _1466_[\issue.dispatch_if.wid  +: 1];
  wire [1:0] _1467_ = \issue.ibuffer.full_r ;
  assign _0318_ = _1467_[\decode_if.wid  +: 1];
  wire [63:0] _1468_ = \issue.scoreboard.inuse_regs_n ;
  assign _0004_ = _1468_[$signed(_0072_) +: 1];
  wire [63:0] _1469_ = \issue.scoreboard.inuse_regs_n ;
  assign _0005_ = _1469_[$signed(_0073_) +: 1];
  wire [63:0] _1470_ = \issue.scoreboard.inuse_regs_n ;
  assign _0006_ = _1470_[$signed(_0074_) +: 1];
  wire [63:0] _1471_ = \issue.scoreboard.inuse_regs_n ;
  assign _0007_ = _1471_[$signed(_0075_) +: 1];
  wire [63:0] _1472_ = \issue.gpr_rsp_if.rs1_data ;
  assign \issue.dispatch.csr_rs1_data  = _1472_[$signed({ 26'h0000000, \issue.dispatch.tid , 5'h00 }) +: 32];
  wire [63:0] _1473_ = \execute.alu_unit.add_result ;
  assign \execute.alu_unit.br_dest  = _1473_[$signed({ 26'h0000000, \alu_req_if.tid , 5'h00 }) +: 32];
  wire [65:0] _1474_ = \execute.alu_unit.sub_result ;
  assign \execute.alu_unit.cmp_result  = _1474_[$signed(_0059_) +: 33];
  wire [7:0] _1475_ = \execute.lsu_unit.rsp_rem_mask ;
  assign _0570_ = _1475_[$signed({ 29'h00000000, dcache_rsp_tag[3:2], 1'h0 }) +: 2];
  wire [15:0] _1476_ = \execute.csr_unit.csr_data.fcsr ;
  assign _0571_ = _1476_[$signed(_0581_) +: 5];
  wire [15:0] _1477_ = \execute.csr_unit.csr_data.fcsr ;
  assign _0572_ = _1477_[$signed(_0582_) +: 3];
  wire [15:0] _1478_ = \execute.csr_unit.csr_data.fcsr ;
  assign _0573_ = _1478_[$signed({ 28'h0000000, \csr_req_if.wid , 3'h0 }) +: 8];
  wire [3:0] _1479_ = \fetch.warp_sched.thread_masks ;
  assign _0574_ = _1479_[$signed({ 30'h00000000, \csr_req_if.wid , 1'h0 }) +: 2];
  wire [63:0] _1480_ = \gpu_req_if.rs1_data ;
  assign \execute.gpu_unit.rs1_data  = _1480_[$signed({ 26'h0000000, \gpu_req_if.tid , 5'h00 }) +: 32];
  wire [63:0] _1481_ = \gpu_req_if.rs2_data ;
  assign \execute.gpu_unit.rs2_data  = _1481_[$signed({ 26'h0000000, \gpu_req_if.tid , 5'h00 }) +: 32];
  assign _0575_ = \alu_req_if.rs1_data [31:0] << (* src = "Vortex_axi_nofpu.v:5028.34-5028.85" *) \execute.alu_unit.alu_in2_imm [4:0];
  assign _0576_ = \alu_req_if.rs1_data [63:32] << (* src = "Vortex_axi_nofpu.v:5028.34-5028.85" *) \execute.alu_unit.alu_in2_imm [36:32];
  assign { _0577_[32], \execute.alu_unit.shr_result [31:0] } = $signed({ \execute.alu_unit.genblk2[0].sub_in1 [32], \alu_req_if.rs1_data [31:0] }) >>> (* src = "Vortex_axi_nofpu.v:5009.58-5009.107" *) \execute.alu_unit.alu_in2_imm [4:0];
  assign { _0578_[32], \execute.alu_unit.shr_result [63:32] } = $signed({ \execute.alu_unit.genblk2[1].sub_in1 [32], \alu_req_if.rs1_data [63:32] }) >>> (* src = "Vortex_axi_nofpu.v:5009.58-5009.107" *) \execute.alu_unit.alu_in2_imm [36:32];
  assign _0579_ = _0060_ - (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) 32'd5;
  assign _0580_ = _0061_ - (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) 32'd3;
  assign _0581_ = _0062_ - (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) 32'd5;
  assign _0582_ = _0063_ - (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) 32'd3;
  assign _0583_ = { 1'h0, \issue.ibuffer.genblk1[0].writing  } - (* src = "Vortex_axi_nofpu.v:4379.74-4379.117" *) { 1'h0, \issue.ibuffer.genblk1[0].reading  };
  assign _0584_ = { 1'h0, \issue.ibuffer.genblk1[1].writing  } - (* src = "Vortex_axi_nofpu.v:4379.74-4379.117" *) { 1'h0, \issue.ibuffer.genblk1[1].reading  };
  assign _0585_ = \issue.ibuffer.num_warps  - (* src = "Vortex_axi_nofpu.v:4487.21-4487.38" *) 2'h1;
  assign \execute.alu_unit.sub_result [32:0] = { \execute.alu_unit.genblk2[0].sub_in1 [32], \alu_req_if.rs1_data [31:0] } - (* src = "Vortex_axi_nofpu.v:5002.38-5002.55" *) { \execute.alu_unit.genblk2[0].sub_in2 [32], \execute.alu_unit.alu_in2_less [31:0] };
  assign \execute.alu_unit.sub_result [65:33] = { \execute.alu_unit.genblk2[1].sub_in1 [32], \alu_req_if.rs1_data [63:32] } - (* src = "Vortex_axi_nofpu.v:5002.38-5002.55" *) { \execute.alu_unit.genblk2[1].sub_in2 [32], \execute.alu_unit.alu_in2_less [63:32] };
  assign { _0586_[31:1], \execute.gpu_unit.barrier [0] } = \execute.gpu_unit.rs2_data  - (* src = "Vortex_axi_nofpu.v:6054.40-6054.52" *) 32'd1;
  assign \fetch.warp_sched.schedule_data [31:0] = \fetch.warp_sched.use_wspawn [0] ? (* src = "Vortex_axi_nofpu.v:3315.93-3315.141" *) \fetch.warp_sched.wspawn_pc  : \fetch.warp_sched.warp_pcs [31:0];
  assign \fetch.warp_sched.schedule_data [33:32] = \fetch.warp_sched.use_wspawn [0] ? (* src = "Vortex_axi_nofpu.v:3315.43-3315.89" *) 2'h1 : \fetch.warp_sched.thread_masks [1:0];
  assign \fetch.warp_sched.schedule_data [65:34] = \fetch.warp_sched.use_wspawn [1] ? (* src = "Vortex_axi_nofpu.v:3315.93-3315.141" *) \fetch.warp_sched.wspawn_pc  : \fetch.warp_sched.warp_pcs [63:32];
  assign \fetch.warp_sched.schedule_data [67:66] = \fetch.warp_sched.use_wspawn [1] ? (* src = "Vortex_axi_nofpu.v:3315.43-3315.89" *) 2'h1 : \fetch.warp_sched.thread_masks [3:2];
  assign \decode.alu_imm  = _0215_ ? (* src = "Vortex_axi_nofpu.v:3490.27-3490.75" *) { 7'h00, \decode.instr [24:20] } : { \decode.b_imm [12], \decode.b_imm [10:5], \decode.instr [24:20] };
  assign _0588_ = \decode.b_imm [10] ? (* src = "Vortex_axi_nofpu.v:3578.20-3578.48" *) 4'hb : 4'h0;
  assign _0587_ = \decode.b_imm [10] ? (* src = "Vortex_axi_nofpu.v:3593.20-3593.48" *) 4'h9 : 4'h8;
  assign _0589_ = \decode.instr [20] ? (* src = "Vortex_axi_nofpu.v:3825.20-3825.40" *) 4'h5 : 4'h0;
  assign _0590_ = \issue.ibuffer.deq_fire  ? (* src = "Vortex_axi_nofpu.v:4451.22-4451.97" *) _0567_ : _0568_;
  assign \execute.alu_unit.alu_in1_PC  = \alu_req_if.use_PC  ? (* src = "Vortex_axi_nofpu.v:4984.31-4984.104" *) { \alu_req_if.PC , \alu_req_if.PC  } : \alu_req_if.rs1_data ;
  assign \execute.alu_unit.alu_in2_imm  = \alu_req_if.use_imm  ? (* src = "Vortex_axi_nofpu.v:4986.32-4986.107" *) { \alu_req_if.imm , \alu_req_if.imm  } : \alu_req_if.rs2_data ;
  assign \execute.alu_unit.alu_in2_less  = _0229_ ? (* src = "Vortex_axi_nofpu.v:4988.33-4988.121" *) { \alu_req_if.imm , \alu_req_if.imm  } : \alu_req_if.rs2_data ;
  assign _0591_ = \execute.alu_unit.is_sub  ? (* src = "Vortex_axi_nofpu.v:5045.35-5045.98" *) \execute.alu_unit.sub_result [31:0] : \execute.alu_unit.shr_result [31:0];
  assign _0592_ = \execute.alu_unit.is_sub  ? (* src = "Vortex_axi_nofpu.v:5045.35-5045.98" *) \execute.alu_unit.sub_result [64:33] : \execute.alu_unit.shr_result [63:32];
  assign \execute.alu_unit.alu_jal_result  = \execute.alu_unit.is_jal  ? (* src = "Vortex_axi_nofpu.v:5054.35-5054.93" *) { \alu_req_if.next_PC , \alu_req_if.next_PC  } : \execute.alu_unit.alu_result ;
  assign _0593_ = \execute.alu_unit.br_less  ? (* src = "Vortex_axi_nofpu.v:5117.48-5117.80" *) \execute.alu_unit.is_less_r  : \execute.alu_unit.is_equal_r ;
  assign \alu_req_if.ready  = \alu_req_if.op_mod [1] ? (* src = "Vortex_axi_nofpu.v:5174.24-5174.63" *) \execute.alu_unit.mul_ready_in  : \execute.alu_unit.alu_ready_in ;
  assign \alu_commit_if.wid  = \execute.alu_unit.alu_valid_out  ? (* src = "Vortex_axi_nofpu.v:5184.45-5184.78" *) \branch_ctl_if.wid  : \execute.alu_unit.mul_wid ;
  assign \alu_commit_if.tmask  = \execute.alu_unit.alu_valid_out  ? (* src = "Vortex_axi_nofpu.v:5186.47-5186.84" *) \execute.alu_unit.alu_tmask  : \execute.alu_unit.mul_tmask ;
  assign \alu_commit_if.PC  = \execute.alu_unit.alu_valid_out  ? (* src = "Vortex_axi_nofpu.v:5188.44-5188.75" *) \execute.alu_unit.alu_PC  : \execute.alu_unit.mul_PC ;
  assign \alu_commit_if.rd  = \execute.alu_unit.alu_valid_out  ? (* src = "Vortex_axi_nofpu.v:5190.44-5190.75" *) \execute.alu_unit.alu_rd  : \execute.alu_unit.mul_rd ;
  assign \alu_commit_if.wb  = \execute.alu_unit.alu_valid_out  ? (* src = "Vortex_axi_nofpu.v:5192.44-5192.75" *) \execute.alu_unit.alu_wb  : \execute.alu_unit.mul_wb ;
  assign \alu_commit_if.data  = \execute.alu_unit.alu_valid_out  ? (* src = "Vortex_axi_nofpu.v:5194.46-5194.81" *) \execute.alu_unit.alu_data  : \execute.alu_unit.mul_data ;
  assign \execute.lsu_unit.req_tag  = \execute.lsu_unit.is_req_start  ? (* src = "Vortex_axi_nofpu.v:5412.27-5412.67" *) \execute.lsu_unit.mbuf_waddr  : \execute.lsu_unit.req_tag_hold ;
  assign \execute.lsu_unit.genblk6[1].rsp_data32  = \execute.lsu_unit.rsp_is_dup  ? (* src = "Vortex_axi_nofpu.v:5520.32-5520.139" *) dcache_rsp_data[31:0] : dcache_rsp_data[63:32];
  assign \execute.lsu_unit.genblk6[0].rsp_data16  = \execute.lsu_unit.rsp_offset [1] ? (* src = "Vortex_axi_nofpu.v:5522.32-5522.94" *) dcache_rsp_data[31:16] : dcache_rsp_data[15:0];
  assign \execute.lsu_unit.genblk6[1].rsp_data16  = \execute.lsu_unit.rsp_offset [3] ? (* src = "Vortex_axi_nofpu.v:5522.32-5522.94" *) \execute.lsu_unit.genblk6[1].rsp_data32 [31:16] : \execute.lsu_unit.genblk6[1].rsp_data32 [15:0];
  assign \execute.lsu_unit.genblk6[0].rsp_data8  = \execute.lsu_unit.rsp_offset [0] ? (* src = "Vortex_axi_nofpu.v:5524.30-5524.84" *) \execute.lsu_unit.genblk6[0].rsp_data16 [15:8] : \execute.lsu_unit.genblk6[0].rsp_data16 [7:0];
  assign \execute.lsu_unit.genblk6[1].rsp_data8  = \execute.lsu_unit.rsp_offset [2] ? (* src = "Vortex_axi_nofpu.v:5524.30-5524.84" *) \execute.lsu_unit.genblk6[1].rsp_data16 [15:8] : \execute.lsu_unit.genblk6[1].rsp_data16 [7:0];
  assign \execute.lsu_unit.rsp_tmask_qual  = \execute.lsu_unit.rsp_is_dup  ? (* src = "Vortex_axi_nofpu.v:5547.30-5547.86" *) \execute.lsu_unit.rsp_tmask  : dcache_rsp_tmask;
  assign \execute.csr_unit.csr_req_data  = \csr_req_if.use_imm  ? (* src = "Vortex_axi_nofpu.v:5601.33-5601.140" *) { 27'h0000000, \csr_req_if.imm  } : \csr_req_if.rs1_data ;
  assign \execute.csr_unit.csr_read_data_qual  = \execute.csr_unit.write_hazard  ? (* src = "Vortex_axi_nofpu.v:5857.39-5857.89" *) \execute.csr_unit.csr_data.write_data  : \execute.csr_unit.csr_data.read_data ;
  assign _0594_ = _0257_ ? (* src = "Vortex_axi_nofpu.v:5903.89-5903.189" *) { \execute.csr_unit.csr_read_data_s1 [30:0], 1'h0 } : \execute.csr_unit.csr_read_data_s1 ;
  assign \commit.writeback.rsp_data [242:211] = _0205_ ? (* src = "Vortex_axi_nofpu.v:5903.59-5903.190" *) 32'd0 : _0594_;
  assign _0595_ = _0257_ ? (* src = "Vortex_axi_nofpu.v:5903.89-5903.189" *) _0082_ : \execute.csr_unit.csr_read_data_s1 ;
  assign \commit.writeback.rsp_data [274:243] = _0205_ ? (* src = "Vortex_axi_nofpu.v:5903.59-5903.190" *) 32'd1 : _0595_;
  assign \execute.gpu_unit.pred_mask  = _0266_ ? (* src = "Vortex_axi_nofpu.v:6019.29-6019.90" *) \execute.gpu_unit.rsp_data [39:38] : \execute.gpu_unit.rsp_tmask ;
  assign \execute.gpu_unit.rsp_data [78:77] = \execute.gpu_unit.is_pred  ? (* src = "Vortex_axi_nofpu.v:6023.25-6023.60" *) \execute.gpu_unit.pred_mask  : \execute.gpu_unit.rs1_data [1:0];
  assign _0596_ = \alu_req_if.rs1_data [31:0] ^ (* src = "Vortex_axi_nofpu.v:5025.34-5025.79" *) \execute.alu_unit.alu_in2_imm [31:0];
  assign _0597_ = \alu_req_if.rs1_data [63:32] ^ (* src = "Vortex_axi_nofpu.v:5025.34-5025.79" *) \execute.alu_unit.alu_in2_imm [63:32];
  assign _0598_ = _0593_ ^ (* src = "Vortex_axi_nofpu.v:5117.47-5117.90" *) \execute.alu_unit.br_neg ;
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:3006.17-3010.3" *)
  VX_reset_relay __commit_reset (
    .clk(clk),
    .reset(reset),
    .reset_o(\commit.reset )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:2998.17-3002.3" *)
  VX_reset_relay __execute_reset (
    .clk(clk),
    .reset(reset),
    .reset_o(\execute.reset )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:2974.17-2978.3" *)
  VX_reset_relay __fetch_reset (
    .clk(clk),
    .reset(reset),
    .reset_o(\fetch.icache_stage.reset )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:2990.17-2994.3" *)
  VX_reset_relay __issue_reset (
    .clk(clk),
    .reset(reset),
    .reset_o(\issue.reset )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:6164.26-6167.5" *)
  \$paramod\VX_popcount\N=s32'00000000000000000000000000001010  \commit.__commit_size  (
    .cnt_o(\commit.commit_size ),
    .in_i(\commit.commit_tmask )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:6172.6-6178.5" *)
  \$paramod$6e573bfe2d775db6c8394da5008ca1077e995d73\VX_pipe_register  \commit.pipe_reg  (
    .clk(clk),
    .data_in({ \commit.commit_fire , \commit.commit_size  }),
    .data_out({ \cmt_to_csr_if.valid , \cmt_to_csr_if.commit_size  }),
    .enable(1'h1),
    .reset(\commit.reset )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:6259.7-6265.6" *)
  \$paramod$48b90739f701a84cb9cbe39750f061cae3369b4d\VX_pipe_register  \commit.writeback.pipe_reg  (
    .clk(clk),
    .data_in({ \commit.writeback.wb_valid , \commit.writeback.wb_wid , \commit.writeback.wb_PC , \commit.writeback.wb_tmask , \commit.writeback.wb_rd , \commit.writeback.wb_data , \commit.writeback.wb_eop  }),
    .data_out({ \issue.sboard_wb_if.valid , \issue.gpr_stage.waddr [5], \issue.sboard_wb_if.PC , \writeback_if.tmask , \issue.gpr_stage.waddr [4:0], \writeback_if.data , \issue.sboard_wb_if.eop  }),
    .enable(1'h1),
    .reset(\commit.reset )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:6235.7-6244.6" *)
  \$paramod$f079e0005ee69360b09a3c045ae122870a599e79\VX_stream_arbiter  \commit.writeback.rsp_arb  (
    .clk(clk),
    .data_in({ \commit.writeback.rsp_data [419:316], 1'h1, \commit.writeback.rsp_data [314:211], 1'h1, \alu_commit_if.wid , \alu_commit_if.PC , \alu_commit_if.tmask , \alu_commit_if.rd , \alu_commit_if.data , 1'h1, \commit.writeback.rsp_data [104:0] }),
    .data_out({ \commit.writeback.wb_wid , \commit.writeback.wb_PC , \commit.writeback.wb_tmask , \commit.writeback.wb_rd , \commit.writeback.wb_data , \commit.writeback.wb_eop  }),
    .ready_in(\commit.writeback.rsp_ready ),
    .ready_out(1'h1),
    .reset(\commit.reset ),
    .valid_in(\commit.writeback.rsp_valid ),
    .valid_out(\commit.writeback.wb_valid )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:4910.19-4914.5" *)
  VX_reset_relay \execute.__alu_reset  (
    .clk(clk),
    .reset(\execute.reset ),
    .reset_o(\execute.alu_reset )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:4926.19-4930.5" *)
  VX_reset_relay \execute.__csr_reset  (
    .clk(clk),
    .reset(\execute.reset ),
    .reset_o(\execute.csr_reset )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:4934.19-4938.5" *)
  VX_reset_relay \execute.__gpu_reset  (
    .clk(clk),
    .reset(\execute.reset ),
    .reset_o(\execute.gpu_reset )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:4918.19-4922.5" *)
  VX_reset_relay \execute.__lsu_reset  (
    .clk(clk),
    .reset(\execute.reset ),
    .reset_o(\execute.lsu_reset )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:5147.15-5170.6" *)
  VX_muldiv \execute.alu_unit.muldiv  (
    .PC_in(\alu_req_if.PC ),
    .PC_out(\execute.alu_unit.mul_PC ),
    .alu_in1(\alu_req_if.rs1_data ),
    .alu_in2(\alu_req_if.rs2_data ),
    .alu_op(\alu_req_if.op_type [2:0]),
    .clk(clk),
    .data_out(\execute.alu_unit.mul_data ),
    .rd_in(\alu_req_if.rd ),
    .rd_out(\execute.alu_unit.mul_rd ),
    .ready_in(\execute.alu_unit.mul_ready_in ),
    .ready_out(\execute.alu_unit.mul_ready_out ),
    .reset(\execute.alu_reset ),
    .tmask_in(\alu_req_if.tmask ),
    .tmask_out(\execute.alu_unit.mul_tmask ),
    .uuid_in(\alu_req_if.uuid ),
    .uuid_out(\execute.alu_unit.mul_uuid ),
    .valid_in(\execute.alu_unit.mul_valid_in ),
    .valid_out(\execute.alu_unit.mul_valid_out ),
    .wb_in(\alu_req_if.wb ),
    .wb_out(\execute.alu_unit.mul_wb ),
    .wid_in(\alu_req_if.wid ),
    .wid_out(\execute.alu_unit.mul_wid )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:5101.7-5107.6" *)
  \$paramod$1d78ca258e22f82b21dcabefb1fd5db35b5eb297\VX_pipe_register  \execute.alu_unit.pipe_reg  (
    .clk(clk),
    .data_in({ \execute.alu_unit.alu_valid_in , \alu_req_if.uuid , \alu_req_if.wid , \alu_req_if.tmask , \alu_req_if.PC , \alu_req_if.rd , \alu_req_if.wb , \execute.alu_unit.alu_jal_result , \alu_req_if.op_mod [0], \alu_req_if.op_type , \execute.alu_unit.cmp_result [32], \execute.alu_unit.is_equal , \execute.alu_unit.br_dest  }),
    .data_out({ \execute.alu_unit.alu_valid_out , \execute.alu_unit.alu_uuid , \branch_ctl_if.wid , \execute.alu_unit.alu_tmask , \execute.alu_unit.alu_PC , \execute.alu_unit.alu_rd , \execute.alu_unit.alu_wb , \execute.alu_unit.alu_data , \execute.alu_unit.is_br_op_r , \execute.alu_unit.br_op_r [3], \execute.alu_unit.br_less , \execute.alu_unit.br_neg , \execute.alu_unit.br_op_r [0], \execute.alu_unit.is_less_r , \execute.alu_unit.is_equal_r , \branch_ctl_if.dest  }),
    .enable(\execute.alu_unit.alu_ready_in ),
    .reset(\execute.alu_reset )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:5892.7-5898.6" *)
  \$paramod$5e20722d5688eaccef95e880a2201b4ddda3471b\VX_pipe_register  \execute.csr_unit.pipe_reg  (
    .clk(clk),
    .data_in({ \csr_req_if.valid , \csr_req_if.uuid , \csr_req_if.wid , \csr_req_if.tmask , \csr_req_if.PC , \csr_req_if.rd , \csr_req_if.wb , \execute.csr_unit.csr_we_s0_unqual , \csr_req_if.addr , \execute.csr_unit.csr_read_data_qual , \execute.csr_unit.csr_updated_data  }),
    .data_out({ \csr_commit_if.valid , \csr_commit_if.uuid , \commit.writeback.rsp_data [314], \commit.writeback.rsp_data [281:280], \commit.writeback.rsp_data [313:282], \commit.writeback.rsp_data [279:275], \csr_commit_if.wb , \execute.csr_unit.csr_we_s1 , \execute.csr_unit.csr_addr_s1 , \execute.csr_unit.csr_read_data_s1 , \execute.csr_unit.csr_data.write_data  }),
    .enable(_0253_),
    .reset(\execute.csr_reset )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:6089.7-6095.6" *)
  \$paramod$c980f6e9220652df4502dca12c9bda786f44546d\VX_pipe_register  \execute.gpu_unit.pipe_reg  (
    .clk(clk),
    .data_in({ \execute.gpu_unit.rsp_valid , \execute.gpu_unit.rsp_uuid , \execute.gpu_unit.rsp_wid , \execute.gpu_unit.rsp_tmask , \execute.gpu_unit.rsp_PC , 6'h00, \execute.gpu_unit.rsp_data [79:77], \execute.gpu_unit.is_wspawn , \execute.gpu_unit.rsp_data [75:74], \execute.gpu_unit.rs2_data , \execute.gpu_unit.is_split , \execute.gpu_unit.rsp_data [40:38], \execute.gpu_unit.not_taken_tmask , \execute.gpu_unit.rsp_data [35:4], \execute.gpu_unit.is_bar , \execute.gpu_unit.rs1_data [1:0], \execute.gpu_unit.barrier [0], 1'h1 }),
    .data_out({ \gpu_commit_if.valid , \gpu_commit_if.uuid , \commit.writeback.rsp_data [419], \commit.writeback.rsp_data [386:385], \commit.writeback.rsp_data [418:387], \commit.writeback.rsp_data [384:380], \gpu_commit_if.wb , \execute.gpu_unit.rsp_data_r [79:64], \commit.writeback.rsp_data [379:316], \execute.gpu_unit.is_warp_ctl_r  }),
    .enable(_0254_),
    .reset(\execute.gpu_reset )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:5369.7-5381.6" *)
  \$paramod$a62d42456004c65c028557e019903e210d9c000c\VX_index_buffer  \execute.lsu_unit.req_metadata  (
    .acquire_slot(\execute.lsu_unit.mbuf_push ),
    .clk(clk),
    .empty(\execute.lsu_unit.mbuf_empty ),
    .full(\execute.lsu_unit.mbuf_full ),
    .read_addr(dcache_rsp_tag[3:2]),
    .read_data({ \execute.lsu_unit.rsp_uuid , \execute.lsu_unit.rsp_wid , \execute.lsu_unit.rsp_pc , \execute.lsu_unit.rsp_tmask , \execute.lsu_unit.rsp_rd , \execute.lsu_unit.rsp_wb , \execute.lsu_unit.rsp_type , \execute.lsu_unit.rsp_offset , \execute.lsu_unit.rsp_is_dup , \execute.lsu_unit.rsp_is_prefetch  }),
    .release_addr(dcache_rsp_tag[3:2]),
    .release_slot(\execute.lsu_unit.mbuf_pop ),
    .reset(\execute.lsu_reset ),
    .write_addr(\execute.lsu_unit.mbuf_waddr ),
    .write_data({ dcache_req_tag[95:52], \execute.lsu_unit.req_wid , \execute.lsu_unit.req_pc , \execute.lsu_unit.req_tmask , \execute.lsu_unit.req_rd , \execute.lsu_unit.req_wb2 , \execute.lsu_unit.req_type , \execute.lsu_unit.req_addr [33:32], \execute.lsu_unit.req_addr [1:0], \execute.lsu_unit.req_is_dup , \execute.lsu_unit.req_is_prefetch  })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:5303.7-5309.6" *)
  \$paramod$8401a7d24694e0cad8f7fb372fbfb53a1c5fc8fd\VX_pipe_register  \execute.lsu_unit.req_pipe_reg  (
    .clk(clk),
    .data_in({ \execute.lsu_unit.lsu_valid , \execute.lsu_unit.lsu_is_dup , \lsu_req_if.is_prefetch , \lsu_req_if.uuid , \lsu_req_if.wid , \lsu_req_if.tmask , \lsu_req_if.PC , \execute.lsu_unit.full_addr , \execute.lsu_unit.genblk3[1].is_addr_nc , \execute.lsu_unit.genblk3[1].genblk1.is_addr_sm , \execute.lsu_unit.genblk3[0].is_addr_nc , \execute.lsu_unit.genblk3[0].genblk1.is_addr_sm , \lsu_req_if.op_type , \lsu_req_if.rd , \execute.lsu_unit.lsu_wb , \lsu_req_if.store_data  }),
    .data_out({ \execute.lsu_unit.req_valid , \execute.lsu_unit.req_is_dup , \execute.lsu_unit.req_is_prefetch , dcache_req_tag[95:52], \execute.lsu_unit.req_wid , \execute.lsu_unit.req_tmask , \execute.lsu_unit.req_pc , dcache_req_addr[59:30], \execute.lsu_unit.req_addr [33:32], dcache_req_addr[29:0], \execute.lsu_unit.req_addr [1:0], dcache_req_tag[49:48], dcache_req_tag[1:0], \execute.lsu_unit.req_type , \execute.lsu_unit.req_rd , \execute.lsu_unit.req_wb , \execute.lsu_unit.req_data [63:40], dcache_req_data[39:32], \execute.lsu_unit.req_data [31:8], dcache_req_data[7:0] }),
    .enable(_0249_),
    .reset(\execute.lsu_reset )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:5554.7-5560.6" *)
  \$paramod$ff75061401984b42a0e1b0eb7a918d5cac4c9b71\VX_pipe_register  \execute.lsu_unit.rsp_pipe_reg  (
    .clk(clk),
    .data_in({ dcache_rsp_valid, \execute.lsu_unit.rsp_uuid , \execute.lsu_unit.rsp_wid , \execute.lsu_unit.rsp_tmask_qual , \execute.lsu_unit.rsp_pc , \execute.lsu_unit.rsp_rd , \execute.lsu_unit.rsp_wb , \execute.lsu_unit.rsp_data , \execute.lsu_unit.mbuf_pop  }),
    .data_out({ \ld_commit_if.valid , \ld_commit_if.uuid , \commit.writeback.rsp_data [104], \commit.writeback.rsp_data [71:70], \commit.writeback.rsp_data [103:72], \commit.writeback.rsp_data [69:65], \ld_commit_if.wb , \commit.writeback.rsp_data [64:0] }),
    .enable(_0252_),
    .reset(\execute.lsu_reset )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:3407.7-3413.6" *)
  \$paramod$2509b0c2e62307da210f4a7f4a17dc7de104d463\VX_pipe_register  \fetch.icache_stage.pipe_reg  (
    .clk(clk),
    .data_in({ icache_rsp_valid, icache_rsp_tag[0], \fetch.icache_stage.rsp_tmask , \fetch.icache_stage.rsp_PC , icache_rsp_data, \fetch.icache_stage.rsp_uuid  }),
    .data_out({ \decode_if.valid , \decode_if.wid , \decode_if.tmask , \decode_if.PC , \decode.b_imm [12], \decode.b_imm [10:5], \decode.instr [24:15], \decode.func3 , \decode.b_imm [4:1], \decode.b_imm [11], \decode.instr [6:0], \decode_if.uuid  }),
    .enable(_0241_),
    .reset(\fetch.icache_stage.reset )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:3382.7-3389.6" *)
  \$paramod$721ee7a247787a100595e6c8082143b3302e3ef0\VX_dp_ram  \fetch.icache_stage.req_metadata  (
    .clk(clk),
    .raddr(icache_rsp_tag[0]),
    .rdata({ \fetch.icache_stage.rsp_PC , \fetch.icache_stage.rsp_tmask , \fetch.icache_stage.rsp_uuid  }),
    .waddr(icache_req_tag[0]),
    .wdata({ icache_req_addr, \fetch.ifetch_req_if.PC [1:0], \fetch.ifetch_req_if.tmask , icache_req_tag[44:1] }),
    .wren(\fetch.icache_stage.icache_req_fire )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:3239.26-3242.6" *)
  \$paramod\VX_popcount\N=s32'00000000000000000000000000000010  \fetch.warp_sched.__active_barrier_count  (
    .cnt_o(\fetch.warp_sched.active_barrier_count ),
    .in_i(\fetch.warp_sched.barrier_mask )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:3286.8-3296.7" *)
  \$paramod$802786d89e67c0dbf6df5d1ae03ab122c3500584\VX_ipdom_stack  \fetch.warp_sched.genblk1[0].ipdom_stack  (
    .clk(clk),
    .d(\fetch.warp_sched.ipdom_data[0] ),
    .index(\fetch.warp_sched.ipdom_index[0] ),
    .pair(\commit.writeback.rsp_data [356]),
    .pop(\fetch.warp_sched.genblk1[0].pop ),
    .push(\fetch.warp_sched.genblk1[0].push ),
    .q1({ 32'h00000000, \fetch.warp_sched.genblk1[0].orig_tmask  }),
    .q2({ \commit.writeback.rsp_data [351:320], \commit.writeback.rsp_data [353:352] }),
    .reset(\fetch.icache_stage.reset )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:3286.8-3296.7" *)
  \$paramod$802786d89e67c0dbf6df5d1ae03ab122c3500584\VX_ipdom_stack  \fetch.warp_sched.genblk1[1].ipdom_stack  (
    .clk(clk),
    .d(\fetch.warp_sched.ipdom_data[1] ),
    .index(\fetch.warp_sched.ipdom_index[1] ),
    .pair(\commit.writeback.rsp_data [356]),
    .pop(\fetch.warp_sched.genblk1[1].pop ),
    .push(\fetch.warp_sched.genblk1[1].push ),
    .q1({ 32'h00000000, \fetch.warp_sched.genblk1[0].orig_tmask  }),
    .q2({ \commit.writeback.rsp_data [351:320], \commit.writeback.rsp_data [353:352] }),
    .reset(\fetch.icache_stage.reset )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:3329.7-3335.6" *)
  \$paramod$5de32354db112f420ab7b6d55b3572a4b0c94673\VX_pipe_register  \fetch.warp_sched.pipe_reg  (
    .clk(clk),
    .data_in({ \fetch.warp_sched.schedule_valid , \fetch.warp_sched.instr_uuid , \fetch.warp_sched.schedule_tmask , \fetch.warp_sched.schedule_pc , \fetch.warp_sched.schedule_wid  }),
    .data_out({ icache_req_valid, icache_req_tag[44:1], \fetch.ifetch_req_if.tmask , icache_req_addr, \fetch.ifetch_req_if.PC [1:0], icache_req_tag[0] }),
    .enable(_0240_),
    .reset(\fetch.icache_stage.reset )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:3305.21-3309.6" *)
  \$paramod\VX_lzc\N=s32'00000000000000000000000000000010  \fetch.warp_sched.wid_select  (
    .cnt_o(\fetch.warp_sched.schedule_wid ),
    .in_i(\fetch.warp_sched.ready_warps ),
    .valid_o(\fetch.warp_sched.schedule_valid )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:4269.19-4273.5" *)
  VX_reset_relay \issue.__dispatch_reset  (
    .clk(clk),
    .reset(\issue.reset ),
    .reset_o(\issue.dispatch.reset )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:4245.19-4249.5" *)
  VX_reset_relay \issue.__ibuf_reset  (
    .clk(clk),
    .reset(\issue.reset ),
    .reset_o(\issue.ibuf_reset )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:4253.19-4257.5" *)
  VX_reset_relay \issue.__scoreboard_reset  (
    .clk(clk),
    .reset(\issue.reset ),
    .reset_o(\issue.scoreboard.reset )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:4731.7-4740.6" *)
  \$paramod$8115cb670eac5a7c1cd5375f62255c61afbff159\VX_skid_buffer  \issue.dispatch.alu_buffer  (
    .clk(clk),
    .data_in({ \issue.ibuffer.deq_instr [142:99], \issue.dispatch_if.wid , \issue.ibuffer.deq_instr [98:65], \issue.dispatch.next_PC , \issue.ibuffer.deq_instr [61:55], \issue.ibuffer.deq_instr [51:20], \issue.ibuffer.deq_instr [53:52], \issue.ibuffer.deq_instr [19:15], \issue.ibuffer.deq_instr [54], \issue.dispatch.tid , \issue.gpr_rsp_if.rs1_data , \issue.gpr_rsp_if.rs2_data  }),
    .data_out({ \alu_req_if.uuid , \alu_req_if.wid , \alu_req_if.tmask , \alu_req_if.PC , \alu_req_if.next_PC , \alu_req_if.op_type , \alu_req_if.op_mod , \alu_req_if.imm , \alu_req_if.use_PC , \alu_req_if.use_imm , \alu_req_if.rd , \alu_req_if.wb , \alu_req_if.tid , \alu_req_if.rs1_data , \alu_req_if.rs2_data  }),
    .ready_in(\issue.dispatch.alu_req_ready ),
    .ready_out(\alu_req_if.ready ),
    .reset(\issue.dispatch.reset ),
    .valid_in(\issue.dispatch.alu_req_valid ),
    .valid_out(\alu_req_if.valid )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:4777.7-4786.6" *)
  \$paramod$8c6acef51903d3ae9a09ef99f9d96693a77f3263\VX_skid_buffer  \issue.dispatch.csr_buffer  (
    .clk(clk),
    .data_in({ \issue.ibuffer.deq_instr [142:99], \issue.dispatch_if.wid , \issue.ibuffer.deq_instr [98:65], \issue.ibuffer.deq_instr [59:58], \issue.ibuffer.deq_instr [31:15], \issue.ibuffer.deq_instr [54], \issue.ibuffer.deq_instr [52], \issue.ibuffer.deq_instr [36:32], \issue.dispatch.csr_rs1_data  }),
    .data_out({ \csr_req_if.uuid , \csr_req_if.wid , \csr_req_if.tmask , \csr_req_if.PC , \csr_req_if.op_type , \csr_req_if.addr , \csr_req_if.rd , \csr_req_if.wb , \csr_req_if.use_imm , \csr_req_if.imm , \csr_req_if.rs1_data  }),
    .ready_in(\issue.dispatch.csr_req_ready ),
    .ready_out(\csr_req_if.ready ),
    .reset(\issue.dispatch.reset ),
    .valid_in(\issue.dispatch.csr_req_valid ),
    .valid_out(\csr_req_if.valid )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:4795.7-4804.6" *)
  \$paramod$0e140b38f22800262b4cfd7d1e69f235cd6d39f9\VX_skid_buffer  \issue.dispatch.gpu_buffer  (
    .clk(clk),
    .data_in({ \issue.ibuffer.deq_instr [142:99], \issue.dispatch_if.wid , \issue.ibuffer.deq_instr [98:65], \issue.dispatch.next_PC , \issue.ibuffer.deq_instr [61:55], \issue.ibuffer.deq_instr [19:15], \issue.ibuffer.deq_instr [54], \issue.dispatch.tid , \issue.gpr_rsp_if.rs1_data , \issue.gpr_rsp_if.rs2_data , 64'hxxxxxxxxxxxxxxxx }),
    .data_out({ \execute.gpu_unit.rsp_uuid , \execute.gpu_unit.rsp_wid , \execute.gpu_unit.rsp_tmask , \execute.gpu_unit.rsp_PC , \execute.gpu_unit.rsp_data [35:4], \gpu_req_if.op_type , \gpu_req_if.op_mod , \gpu_req_if.rd , \gpu_req_if.wb , \gpu_req_if.tid , \gpu_req_if.rs1_data , \gpu_req_if.rs2_data , \gpu_req_if.rs3_data  }),
    .ready_in(\issue.dispatch.gpu_req_ready ),
    .ready_out(\gpu_req_if.ready ),
    .reset(\issue.dispatch.reset ),
    .valid_in(\issue.dispatch.gpu_req_valid ),
    .valid_out(\execute.gpu_unit.rsp_valid )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:4753.7-4762.6" *)
  \$paramod$fb741622555e5f40a9904951050b026bc1d3e578\VX_skid_buffer  \issue.dispatch.lsu_buffer  (
    .clk(clk),
    .data_in({ \issue.ibuffer.deq_instr [142:99], \issue.dispatch_if.wid , \issue.ibuffer.deq_instr [98:65], \issue.ibuffer.deq_instr [61:58], \issue.dispatch.lsu_is_fence , \issue.ibuffer.deq_instr [51:15], \issue.ibuffer.deq_instr [54], \issue.gpr_rsp_if.rs1_data , \issue.gpr_rsp_if.rs2_data , \issue.dispatch.lsu_is_prefetch  }),
    .data_out({ \lsu_req_if.uuid , \lsu_req_if.wid , \lsu_req_if.tmask , \lsu_req_if.PC , \lsu_req_if.op_type , \lsu_req_if.is_fence , \lsu_req_if.offset , \lsu_req_if.rd , \lsu_req_if.wb , \lsu_req_if.base_addr , \lsu_req_if.store_data , \lsu_req_if.is_prefetch  }),
    .ready_in(\issue.dispatch.lsu_req_ready ),
    .ready_out(\lsu_req_if.ready ),
    .reset(\issue.dispatch.reset ),
    .valid_in(\issue.dispatch.lsu_req_valid ),
    .valid_out(\lsu_req_if.valid )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:4717.21-4720.6" *)
  \$paramod\VX_lzc\N=s32'00000000000000000000000000000010  \issue.dispatch.tid_select  (
    .cnt_o(\issue.dispatch.tid ),
    .in_i(\issue.ibuffer.deq_instr [98:97])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:4657.8-4664.7" *)
  \$paramod$eef7c9283edd2f3d2c10045f7e3c3c749d88e6fe\VX_dp_ram  \issue.gpr_stage.genblk2[0].dp_ram1  (
    .clk(clk),
    .raddr({ \issue.dispatch_if.wid , \issue.ibuffer.deq_instr [14:10] }),
    .rdata(\issue.gpr_rsp_if.rs1_data [31:0]),
    .waddr(\issue.gpr_stage.waddr ),
    .wdata(\writeback_if.data [31:0]),
    .wren(\issue.gpr_stage.wren [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:4671.8-4678.7" *)
  \$paramod$eef7c9283edd2f3d2c10045f7e3c3c749d88e6fe\VX_dp_ram  \issue.gpr_stage.genblk2[0].dp_ram2  (
    .clk(clk),
    .raddr({ \issue.dispatch_if.wid , \issue.ibuffer.deq_instr [9:5] }),
    .rdata(\issue.gpr_rsp_if.rs2_data [31:0]),
    .waddr(\issue.gpr_stage.waddr ),
    .wdata(\writeback_if.data [31:0]),
    .wren(\issue.gpr_stage.wren [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:4657.8-4664.7" *)
  \$paramod$eef7c9283edd2f3d2c10045f7e3c3c749d88e6fe\VX_dp_ram  \issue.gpr_stage.genblk2[1].dp_ram1  (
    .clk(clk),
    .raddr({ \issue.dispatch_if.wid , \issue.ibuffer.deq_instr [14:10] }),
    .rdata(\issue.gpr_rsp_if.rs1_data [63:32]),
    .waddr(\issue.gpr_stage.waddr ),
    .wdata(\writeback_if.data [63:32]),
    .wren(\issue.gpr_stage.wren [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:4671.8-4678.7" *)
  \$paramod$eef7c9283edd2f3d2c10045f7e3c3c749d88e6fe\VX_dp_ram  \issue.gpr_stage.genblk2[1].dp_ram2  (
    .clk(clk),
    .raddr({ \issue.dispatch_if.wid , \issue.ibuffer.deq_instr [9:5] }),
    .rdata(\issue.gpr_rsp_if.rs2_data [63:32]),
    .waddr(\issue.gpr_stage.waddr ),
    .wdata(\writeback_if.data [63:32]),
    .wren(\issue.gpr_stage.wren [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:4328.8-4335.7" *)
  \$paramod$d528c418ff3cb345cd7f8ba1f7c5fcc04e2ad02b\VX_elastic_buffer  \issue.ibuffer.genblk1[0].queue  (
    .clk(clk),
    .data_in({ \decode_if.uuid , \decode_if.tmask , \decode_if.PC , \decode.ex_type , \decode.op_type , \decode.op_mod , \decode.wb , \decode.use_PC , \decode.use_imm , \decode.imm , \decode.rd_r , \decode.rs1_r , \decode.rs2_r , 5'h00 }),
    .data_out(\issue.ibuffer.q_data_prev [142:0]),
    .ready_out(\issue.ibuffer.genblk1[0].reading ),
    .reset(\issue.ibuf_reset ),
    .valid_in(_0218_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:4328.8-4335.7" *)
  \$paramod$d528c418ff3cb345cd7f8ba1f7c5fcc04e2ad02b\VX_elastic_buffer  \issue.ibuffer.genblk1[1].queue  (
    .clk(clk),
    .data_in({ \decode_if.uuid , \decode_if.tmask , \decode_if.PC , \decode.ex_type , \decode.op_type , \decode.op_mod , \decode.wb , \decode.use_PC , \decode.use_imm , \decode.imm , \decode.rd_r , \decode.rs1_r , \decode.rs2_r , 5'h00 }),
    .data_out(\issue.ibuffer.q_data_prev [285:143]),
    .ready_out(\issue.ibuffer.genblk1[1].reading ),
    .reset(\issue.ibuf_reset ),
    .valid_in(_0219_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:4428.35-4433.6" *)
  \$paramod\VX_rr_arbiter\NUM_REQS=s32'00000000000000000000000000000010  \issue.ibuffer.rr_arbiter  (
    .clk(clk),
    .grant_index(\issue.ibuffer.deq_wid_rr_n ),
    .requests(\issue.ibuffer.valid_table_n ),
    .reset(\issue.ibuf_reset )
  );
  assign _0577_[31:0] = \execute.alu_unit.shr_result [31:0];
  assign _0578_[31:0] = \execute.alu_unit.shr_result [63:32];
  assign _0586_[0] = \execute.gpu_unit.barrier [0];
  assign { \commit.writeback.rsp_data [315], \commit.writeback.rsp_data [210:105] } = { 2'h3, \alu_commit_if.wid , \alu_commit_if.PC , \alu_commit_if.tmask , \alu_commit_if.rd , \alu_commit_if.data , 1'h1 };
  assign dcache_req_byteen = { \execute.lsu_unit.genblk5[1].mem_req_byteen , \execute.lsu_unit.genblk5[0].mem_req_byteen  };
  assign dcache_req_rw[0] = dcache_req_rw[1];
  assign { dcache_req_tag[51:50], dcache_req_tag[47:2] } = { \execute.lsu_unit.req_tag , dcache_req_tag[95:52], \execute.lsu_unit.req_tag  };
  assign \decode.b_imm [0] = 1'h0;
  assign { \decode.instr [31:25], \decode.instr [14:7] } = { \decode.b_imm [12], \decode.b_imm [10:5], \decode.func3 , \decode.b_imm [4:1], \decode.b_imm [11] };
  assign \execute.alu_unit.br_op_r [2:1] = { \execute.alu_unit.br_less , \execute.alu_unit.br_neg  };
  assign \execute.alu_unit.genblk2[0].sub_in1 [31:0] = \alu_req_if.rs1_data [31:0];
  assign \execute.alu_unit.genblk2[0].sub_in2 [31:0] = \execute.alu_unit.alu_in2_less [31:0];
  assign \execute.alu_unit.genblk2[1].sub_in1 [31:0] = \alu_req_if.rs1_data [63:32];
  assign \execute.alu_unit.genblk2[1].sub_in2 [31:0] = \execute.alu_unit.alu_in2_less [63:32];
  assign \execute.gpu_unit.barrier [3:1] = { \execute.gpu_unit.is_bar , \execute.gpu_unit.rs1_data [1:0] };
  assign { \execute.gpu_unit.rsp_data [76], \execute.gpu_unit.rsp_data [73:41], \execute.gpu_unit.rsp_data [37:36], \execute.gpu_unit.rsp_data [3:0] } = { \execute.gpu_unit.is_wspawn , \execute.gpu_unit.rs2_data , \execute.gpu_unit.is_split , \execute.gpu_unit.not_taken_tmask , \execute.gpu_unit.is_bar , \execute.gpu_unit.rs1_data [1:0], \execute.gpu_unit.barrier [0] };
  assign \execute.gpu_unit.rsp_data_r [63:0] = \commit.writeback.rsp_data [379:316];
  assign { \execute.lsu_unit.req_addr [63:34], \execute.lsu_unit.req_addr [31:2] } = dcache_req_addr;
  assign { \execute.lsu_unit.req_data [39:32], \execute.lsu_unit.req_data [7:0] } = { dcache_req_data[39:32], dcache_req_data[7:0] };
  assign \fetch.ifetch_req_if.PC [31:2] = icache_req_addr;
  assign _0056_[0] = 1'h0;
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_popcount" *)
(* src = "Vortex_axi_nofpu.v:9404.1-9474.10" *)
module \$paramod\VX_popcount\N=s32'00000000000000000000000000000010 (in_i, cnt_o);
  (* src = "Vortex_axi_nofpu.v:9417.24-9417.29" *)
  output [1:0] cnt_o;
  wire [1:0] cnt_o;
  (* src = "Vortex_axi_nofpu.v:9415.23-9415.27" *)
  input [1:0] in_i;
  wire [1:0] in_i;
  assign cnt_o = { 1'h0, in_i[0] } + (* src = "Vortex_axi_nofpu.v:9445.29-9445.64" *) { 1'h0, in_i[1] };
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_popcount" *)
(* src = "Vortex_axi_nofpu.v:9404.1-9474.10" *)
module \$paramod\VX_popcount\N=s32'00000000000000000000000000001010 (in_i, cnt_o);
  (* src = "Vortex_axi_nofpu.v:9417.24-9417.29" *)
  output [3:0] cnt_o;
  wire [3:0] cnt_o;
  (* src = "Vortex_axi_nofpu.v:9430.19-9430.22" *)
  wire [3:0] \genblk1.genblk1.tmp[16] ;
  (* src = "Vortex_axi_nofpu.v:9430.19-9430.22" *)
  wire [3:0] \genblk1.genblk1.tmp[17] ;
  (* src = "Vortex_axi_nofpu.v:9430.19-9430.22" *)
  wire [3:0] \genblk1.genblk1.tmp[18] ;
  (* src = "Vortex_axi_nofpu.v:9430.19-9430.22" *)
  wire [3:0] \genblk1.genblk1.tmp[19] ;
  (* src = "Vortex_axi_nofpu.v:9430.19-9430.22" *)
  wire [3:0] \genblk1.genblk1.tmp[20] ;
  (* src = "Vortex_axi_nofpu.v:9430.19-9430.22" *)
  wire [3:0] \genblk1.genblk1.tmp[32] ;
  (* src = "Vortex_axi_nofpu.v:9430.19-9430.22" *)
  wire [3:0] \genblk1.genblk1.tmp[33] ;
  (* src = "Vortex_axi_nofpu.v:9430.19-9430.22" *)
  wire [3:0] \genblk1.genblk1.tmp[48] ;
  (* src = "Vortex_axi_nofpu.v:9415.23-9415.27" *)
  input [9:0] in_i;
  wire [9:0] in_i;
  assign \genblk1.genblk1.tmp[16]  = { 3'h0, in_i[0] } + (* src = "Vortex_axi_nofpu.v:9445.29-9445.64" *) { 3'h0, in_i[1] };
  assign \genblk1.genblk1.tmp[17]  = { 3'h0, in_i[2] } + (* src = "Vortex_axi_nofpu.v:9445.29-9445.64" *) { 3'h0, in_i[3] };
  assign \genblk1.genblk1.tmp[18]  = { 3'h0, in_i[4] } + (* src = "Vortex_axi_nofpu.v:9445.29-9445.64" *) { 3'h0, in_i[5] };
  assign \genblk1.genblk1.tmp[19]  = { 3'h0, in_i[6] } + (* src = "Vortex_axi_nofpu.v:9445.29-9445.64" *) { 3'h0, in_i[7] };
  assign \genblk1.genblk1.tmp[20]  = { 3'h0, in_i[8] } + (* src = "Vortex_axi_nofpu.v:9445.29-9445.64" *) { 3'h0, in_i[9] };
  assign \genblk1.genblk1.tmp[32]  = \genblk1.genblk1.tmp[16]  + (* src = "Vortex_axi_nofpu.v:9445.29-9445.64" *) \genblk1.genblk1.tmp[17] ;
  assign \genblk1.genblk1.tmp[33]  = \genblk1.genblk1.tmp[18]  + (* src = "Vortex_axi_nofpu.v:9445.29-9445.64" *) \genblk1.genblk1.tmp[19] ;
  assign \genblk1.genblk1.tmp[48]  = \genblk1.genblk1.tmp[32]  + (* src = "Vortex_axi_nofpu.v:9445.29-9445.64" *) \genblk1.genblk1.tmp[33] ;
  assign cnt_o = \genblk1.genblk1.tmp[48]  + (* src = "Vortex_axi_nofpu.v:9445.29-9445.64" *) \genblk1.genblk1.tmp[20] ;
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_priority_encoder" *)
(* src = "Vortex_axi_nofpu.v:6711.1-6856.10" *)
module \$paramod\VX_priority_encoder\N=s32'00000000000000000000000000000010 (data_in, onehot, index, valid_out);
  (* src = "Vortex_axi_nofpu.v:6726.23-6726.30" *)
  input [1:0] data_in;
  wire [1:0] data_in;
  (* src = "Vortex_axi_nofpu.v:6730.25-6730.30" *)
  output index;
  wire index;
  (* src = "Vortex_axi_nofpu.v:6728.24-6728.30" *)
  output [1:0] onehot;
  wire [1:0] onehot;
  (* src = "Vortex_axi_nofpu.v:6732.14-6732.23" *)
  output valid_out;
  wire valid_out;
  assign index = ~ (* src = "Vortex_axi_nofpu.v:6767.19-6767.31" *) data_in[0];
  assign valid_out = | (* src = "Vortex_axi_nofpu.v:6769.23-6769.32" *) data_in;
  assign onehot = { index, data_in[0] };
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_rr_arbiter" *)
(* src = "Vortex_axi_nofpu.v:6387.1-6710.10" *)
module \$paramod\VX_rr_arbiter\NUM_REQS=s32'00000000000000000000000000000010 (clk, reset, enable, requests, grant_index, grant_onehot, grant_valid);
  wire [1:0] _0_;
  wire _1_;
  (* src = "Vortex_axi_nofpu.v:6405.13-6405.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_nofpu.v:6409.13-6409.19" *)
  input enable;
  wire enable;
  (* src = "Vortex_axi_nofpu.v:6438.29-6438.34" *)
  reg \genblk1.genblk1.state ;
  (* src = "Vortex_axi_nofpu.v:6413.35-6413.46" *)
  output grant_index;
  wire grant_index;
  (* src = "Vortex_axi_nofpu.v:6415.31-6415.43" *)
  output [1:0] grant_onehot;
  wire [1:0] grant_onehot;
  (* src = "Vortex_axi_nofpu.v:6417.14-6417.25" *)
  output grant_valid;
  wire grant_valid;
  (* src = "Vortex_axi_nofpu.v:6411.30-6411.38" *)
  input [1:0] requests;
  wire [1:0] requests;
  (* src = "Vortex_axi_nofpu.v:6407.13-6407.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_nofpu.v:6457.4-6464.29" *)
  always @(posedge clk)
    if (reset) \genblk1.genblk1.state  <= 1'h0;
    else \genblk1.genblk1.state  <= grant_index;
  assign grant_index = _1_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:6442.5-6455.12" *) 1'h0 : 1'h1;
  assign _1_ = | (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:6442.5-6455.12" *) _0_;
  assign grant_onehot = _1_ ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:6442.5-6455.12" *) 2'h1 : 2'h2;
  assign _0_[0] = { \genblk1.genblk1.state , requests } == (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:6442.5-6455.12" *) 3'h1;
  assign _0_[1] = { \genblk1.genblk1.state , requests[0] } == (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0|Vortex_axi_nofpu.v:6442.5-6455.12" *) 2'h3;
  assign grant_valid = | (* src = "Vortex_axi_nofpu.v:6470.25-6470.34" *) requests;
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_skid_buffer" *)
(* src = "Vortex_axi_nofpu.v:10980.1-11158.10" *)
module \$paramod\VX_skid_buffer\DATAW=s32'00000000000000000000000001001110\PASSTHRU=1'1 (clk, reset, valid_in, ready_in, data_in, data_out, ready_out, valid_out);
  (* src = "Vortex_axi_nofpu.v:10999.13-10999.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_nofpu.v:11007.27-11007.34" *)
  input [77:0] data_in;
  wire [77:0] data_in;
  (* src = "Vortex_axi_nofpu.v:11009.28-11009.36" *)
  output [77:0] data_out;
  wire [77:0] data_out;
  (* src = "Vortex_axi_nofpu.v:11005.14-11005.22" *)
  output ready_in;
  wire ready_in;
  (* src = "Vortex_axi_nofpu.v:11011.13-11011.22" *)
  input ready_out;
  wire ready_out;
  (* src = "Vortex_axi_nofpu.v:11001.13-11001.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_nofpu.v:11003.13-11003.21" *)
  input valid_in;
  wire valid_in;
  (* src = "Vortex_axi_nofpu.v:11013.14-11013.23" *)
  output valid_out;
  wire valid_out;
  assign data_out = data_in;
  assign ready_in = ready_out;
  assign valid_out = valid_in;
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_skid_buffer" *)
(* src = "Vortex_axi_nofpu.v:10980.1-11158.10" *)
module \$paramod\VX_skid_buffer\DATAW=s32'00000000000000000000000001110000\PASSTHRU=1'1 (clk, reset, valid_in, ready_in, data_in, data_out, ready_out, valid_out);
  (* src = "Vortex_axi_nofpu.v:10999.13-10999.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_nofpu.v:11007.27-11007.34" *)
  input [111:0] data_in;
  wire [111:0] data_in;
  (* src = "Vortex_axi_nofpu.v:11009.28-11009.36" *)
  output [111:0] data_out;
  wire [111:0] data_out;
  (* src = "Vortex_axi_nofpu.v:11005.14-11005.22" *)
  output ready_in;
  wire ready_in;
  (* src = "Vortex_axi_nofpu.v:11011.13-11011.22" *)
  input ready_out;
  wire ready_out;
  (* src = "Vortex_axi_nofpu.v:11001.13-11001.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_nofpu.v:11003.13-11003.21" *)
  input valid_in;
  wire valid_in;
  (* src = "Vortex_axi_nofpu.v:11013.14-11013.23" *)
  output valid_out;
  wire valid_out;
  assign data_out = data_in;
  assign ready_in = ready_out;
  assign valid_out = valid_in;
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_skid_buffer" *)
(* src = "Vortex_axi_nofpu.v:10980.1-11158.10" *)
module \$paramod\VX_skid_buffer\DATAW=s32'00000000000000000000000001110001\PASSTHRU=1'0 (clk, reset, valid_in, ready_in, data_in, data_out, ready_out, valid_out);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  (* src = "Vortex_axi_nofpu.v:11138.31-11138.41" *)
  wire _10_;
  (* src = "Vortex_axi_nofpu.v:11138.19-11138.42" *)
  wire _11_;
  (* src = "Vortex_axi_nofpu.v:10999.13-10999.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_nofpu.v:11007.27-11007.34" *)
  input [112:0] data_in;
  wire [112:0] data_in;
  (* src = "Vortex_axi_nofpu.v:11009.28-11009.36" *)
  output [112:0] data_out;
  wire [112:0] data_out;
  (* src = "Vortex_axi_nofpu.v:11106.10-11106.13" *)
  wire \genblk1.genblk1.genblk1.pop ;
  (* src = "Vortex_axi_nofpu.v:11104.10-11104.14" *)
  wire \genblk1.genblk1.genblk1.push ;
  (* src = "Vortex_axi_nofpu.v:11102.9-11102.17" *)
  reg \genblk1.genblk1.genblk1.rd_ptr_r ;
  (* src = "Vortex_axi_nofpu.v:11098.23-11098.32" *)
  reg [112:0] \genblk1.genblk1.genblk1.shift_reg[0] ;
  (* src = "Vortex_axi_nofpu.v:11098.23-11098.32" *)
  reg [112:0] \genblk1.genblk1.genblk1.shift_reg[1] ;
  (* src = "Vortex_axi_nofpu.v:11005.14-11005.22" *)
  output ready_in;
  reg ready_in;
  (* src = "Vortex_axi_nofpu.v:11011.13-11011.22" *)
  input ready_out;
  wire ready_out;
  (* src = "Vortex_axi_nofpu.v:11001.13-11001.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_nofpu.v:11003.13-11003.21" *)
  input valid_in;
  wire valid_in;
  (* src = "Vortex_axi_nofpu.v:11013.14-11013.23" *)
  output valid_out;
  reg valid_out;
  (* src = "Vortex_axi_nofpu.v:11141.5-11148.9" *)
  always @(posedge clk)
    if (\genblk1.genblk1.genblk1.push ) \genblk1.genblk1.genblk1.shift_reg[0]  <= data_in;
  (* src = "Vortex_axi_nofpu.v:11141.5-11148.9" *)
  always @(posedge clk)
    if (\genblk1.genblk1.genblk1.push ) \genblk1.genblk1.genblk1.shift_reg[1]  <= \genblk1.genblk1.genblk1.shift_reg[0] ;
  (* src = "Vortex_axi_nofpu.v:11108.5-11139.9" *)
  always @(posedge clk)
    if (reset) valid_out <= 1'h0;
    else if (_02_) valid_out <= _09_;
  (* src = "Vortex_axi_nofpu.v:11108.5-11139.9" *)
  always @(posedge clk)
    if (reset) ready_in <= 1'h1;
    else if (_02_) ready_in <= _06_;
  (* src = "Vortex_axi_nofpu.v:11108.5-11139.9" *)
  always @(posedge clk)
    if (reset) \genblk1.genblk1.genblk1.rd_ptr_r  <= 1'h1;
    else \genblk1.genblk1.genblk1.rd_ptr_r  <= _11_;
  assign _00_ = | { \genblk1.genblk1.genblk1.pop , \genblk1.genblk1.genblk1.push  };
  assign _01_ = { \genblk1.genblk1.genblk1.pop , \genblk1.genblk1.genblk1.push  } != 2'h3;
  assign _02_ = & { _00_, _01_ };
  assign \genblk1.genblk1.genblk1.push  = valid_in && (* src = "Vortex_axi_nofpu.v:11104.17-11104.37" *) ready_in;
  assign \genblk1.genblk1.genblk1.pop  = valid_out && (* src = "Vortex_axi_nofpu.v:11106.16-11106.40" *) ready_out;
  function [112:0] _22_;
    input [112:0] a;
    input [225:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _22_ = b[112:0];
      2'b1?:
        _22_ = b[225:113];
      default:
        _22_ = a;
    endcase
  endfunction
  assign data_out = _22_(113'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, { \genblk1.genblk1.genblk1.shift_reg[0] , \genblk1.genblk1.genblk1.shift_reg[1]  }, { _03_, \genblk1.genblk1.genblk1.rd_ptr_r  });
  assign _03_ = ~ (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) \genblk1.genblk1.genblk1.rd_ptr_r ;
  assign _04_ = \genblk1.genblk1.genblk1.pop  ? (* src = "Vortex_axi_nofpu.v:11131.16-11131.19|Vortex_axi_nofpu.v:11131.12-11136.10" *) 1'h1 : 1'hx;
  assign _05_ = \genblk1.genblk1.genblk1.pop  ? (* src = "Vortex_axi_nofpu.v:11123.13-11123.17|Vortex_axi_nofpu.v:11123.9-11128.12" *) 1'hx : \genblk1.genblk1.genblk1.rd_ptr_r ;
  assign _06_ = \genblk1.genblk1.genblk1.push  ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:11120.11-11120.15|Vortex_axi_nofpu.v:11120.7-11136.10" *) _05_ : _04_;
  assign _07_ = \genblk1.genblk1.genblk1.pop  ? (* src = "Vortex_axi_nofpu.v:11131.16-11131.19|Vortex_axi_nofpu.v:11131.12-11136.10" *) \genblk1.genblk1.genblk1.rd_ptr_r  : 1'hx;
  assign _08_ = \genblk1.genblk1.genblk1.pop  ? (* src = "Vortex_axi_nofpu.v:11123.13-11123.17|Vortex_axi_nofpu.v:11123.9-11128.12" *) 1'hx : 1'h1;
  assign _09_ = \genblk1.genblk1.genblk1.push  ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:11120.11-11120.15|Vortex_axi_nofpu.v:11120.7-11136.10" *) _08_ : _07_;
  assign _10_ = \genblk1.genblk1.genblk1.push  ^ (* src = "Vortex_axi_nofpu.v:11138.31-11138.41" *) \genblk1.genblk1.genblk1.pop ;
  assign _11_ = \genblk1.genblk1.genblk1.rd_ptr_r  ^ (* src = "Vortex_axi_nofpu.v:11138.19-11138.42" *) _10_;
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_skid_buffer" *)
(* src = "Vortex_axi_nofpu.v:10980.1-11158.10" *)
module \$paramod\VX_skid_buffer\DATAW=s32'00000000000000000000001001011100\PASSTHRU=1'1 (clk, reset, valid_in, ready_in, data_in, data_out, ready_out, valid_out);
  (* src = "Vortex_axi_nofpu.v:10999.13-10999.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_nofpu.v:11007.27-11007.34" *)
  input [603:0] data_in;
  wire [603:0] data_in;
  (* src = "Vortex_axi_nofpu.v:11009.28-11009.36" *)
  output [603:0] data_out;
  wire [603:0] data_out;
  (* src = "Vortex_axi_nofpu.v:11005.14-11005.22" *)
  output ready_in;
  wire ready_in;
  (* src = "Vortex_axi_nofpu.v:11011.13-11011.22" *)
  input ready_out;
  wire ready_out;
  (* src = "Vortex_axi_nofpu.v:11001.13-11001.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_nofpu.v:11003.13-11003.21" *)
  input valid_in;
  wire valid_in;
  (* src = "Vortex_axi_nofpu.v:11013.14-11013.23" *)
  output valid_out;
  wire valid_out;
  assign data_out = data_in;
  assign ready_in = ready_out;
  assign valid_out = valid_in;
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_skid_buffer" *)
(* src = "Vortex_axi_nofpu.v:10980.1-11158.10" *)
module \$paramod\VX_skid_buffer\DATAW=s32'00000000000000000000001010010000\PASSTHRU=1'0 (clk, reset, valid_in, ready_in, data_in, data_out, ready_out, valid_out);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  (* src = "Vortex_axi_nofpu.v:11138.31-11138.41" *)
  wire _10_;
  (* src = "Vortex_axi_nofpu.v:11138.19-11138.42" *)
  wire _11_;
  (* src = "Vortex_axi_nofpu.v:10999.13-10999.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_nofpu.v:11007.27-11007.34" *)
  input [655:0] data_in;
  wire [655:0] data_in;
  (* src = "Vortex_axi_nofpu.v:11009.28-11009.36" *)
  output [655:0] data_out;
  wire [655:0] data_out;
  (* src = "Vortex_axi_nofpu.v:11106.10-11106.13" *)
  wire \genblk1.genblk1.genblk1.pop ;
  (* src = "Vortex_axi_nofpu.v:11104.10-11104.14" *)
  wire \genblk1.genblk1.genblk1.push ;
  (* src = "Vortex_axi_nofpu.v:11102.9-11102.17" *)
  reg \genblk1.genblk1.genblk1.rd_ptr_r ;
  (* src = "Vortex_axi_nofpu.v:11098.23-11098.32" *)
  reg [655:0] \genblk1.genblk1.genblk1.shift_reg[0] ;
  (* src = "Vortex_axi_nofpu.v:11098.23-11098.32" *)
  reg [655:0] \genblk1.genblk1.genblk1.shift_reg[1] ;
  (* src = "Vortex_axi_nofpu.v:11005.14-11005.22" *)
  output ready_in;
  reg ready_in;
  (* src = "Vortex_axi_nofpu.v:11011.13-11011.22" *)
  input ready_out;
  wire ready_out;
  (* src = "Vortex_axi_nofpu.v:11001.13-11001.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_nofpu.v:11003.13-11003.21" *)
  input valid_in;
  wire valid_in;
  (* src = "Vortex_axi_nofpu.v:11013.14-11013.23" *)
  output valid_out;
  reg valid_out;
  (* src = "Vortex_axi_nofpu.v:11141.5-11148.9" *)
  always @(posedge clk)
    if (\genblk1.genblk1.genblk1.push ) \genblk1.genblk1.genblk1.shift_reg[0]  <= data_in;
  (* src = "Vortex_axi_nofpu.v:11141.5-11148.9" *)
  always @(posedge clk)
    if (\genblk1.genblk1.genblk1.push ) \genblk1.genblk1.genblk1.shift_reg[1]  <= \genblk1.genblk1.genblk1.shift_reg[0] ;
  (* src = "Vortex_axi_nofpu.v:11108.5-11139.9" *)
  always @(posedge clk)
    if (reset) valid_out <= 1'h0;
    else if (_02_) valid_out <= _09_;
  (* src = "Vortex_axi_nofpu.v:11108.5-11139.9" *)
  always @(posedge clk)
    if (reset) ready_in <= 1'h1;
    else if (_02_) ready_in <= _06_;
  (* src = "Vortex_axi_nofpu.v:11108.5-11139.9" *)
  always @(posedge clk)
    if (reset) \genblk1.genblk1.genblk1.rd_ptr_r  <= 1'h1;
    else \genblk1.genblk1.genblk1.rd_ptr_r  <= _11_;
  assign _00_ = | { \genblk1.genblk1.genblk1.pop , \genblk1.genblk1.genblk1.push  };
  assign _01_ = { \genblk1.genblk1.genblk1.pop , \genblk1.genblk1.genblk1.push  } != 2'h3;
  assign _02_ = & { _00_, _01_ };
  assign \genblk1.genblk1.genblk1.push  = valid_in && (* src = "Vortex_axi_nofpu.v:11104.17-11104.37" *) ready_in;
  assign \genblk1.genblk1.genblk1.pop  = valid_out && (* src = "Vortex_axi_nofpu.v:11106.16-11106.40" *) ready_out;
  function [655:0] _22_;
    input [655:0] a;
    input [1311:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "Vortex_axi_nofpu.v:0.0-0.0" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _22_ = b[655:0];
      2'b1?:
        _22_ = b[1311:656];
      default:
        _22_ = a;
    endcase
  endfunction
  assign data_out = _22_(656'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, { \genblk1.genblk1.genblk1.shift_reg[0] , \genblk1.genblk1.genblk1.shift_reg[1]  }, { _03_, \genblk1.genblk1.genblk1.rd_ptr_r  });
  assign _03_ = ~ (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:0.0-0.0" *) \genblk1.genblk1.genblk1.rd_ptr_r ;
  assign _04_ = \genblk1.genblk1.genblk1.pop  ? (* src = "Vortex_axi_nofpu.v:11131.16-11131.19|Vortex_axi_nofpu.v:11131.12-11136.10" *) 1'h1 : 1'hx;
  assign _05_ = \genblk1.genblk1.genblk1.pop  ? (* src = "Vortex_axi_nofpu.v:11123.13-11123.17|Vortex_axi_nofpu.v:11123.9-11128.12" *) 1'hx : \genblk1.genblk1.genblk1.rd_ptr_r ;
  assign _06_ = \genblk1.genblk1.genblk1.push  ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:11120.11-11120.15|Vortex_axi_nofpu.v:11120.7-11136.10" *) _05_ : _04_;
  assign _07_ = \genblk1.genblk1.genblk1.pop  ? (* src = "Vortex_axi_nofpu.v:11131.16-11131.19|Vortex_axi_nofpu.v:11131.12-11136.10" *) \genblk1.genblk1.genblk1.rd_ptr_r  : 1'hx;
  assign _08_ = \genblk1.genblk1.genblk1.pop  ? (* src = "Vortex_axi_nofpu.v:11123.13-11123.17|Vortex_axi_nofpu.v:11123.9-11128.12" *) 1'hx : 1'h1;
  assign _09_ = \genblk1.genblk1.genblk1.push  ? (* full_case = 32'd1 *) (* src = "Vortex_axi_nofpu.v:11120.11-11120.15|Vortex_axi_nofpu.v:11120.7-11136.10" *) _08_ : _07_;
  assign _10_ = \genblk1.genblk1.genblk1.push  ^ (* src = "Vortex_axi_nofpu.v:11138.31-11138.41" *) \genblk1.genblk1.genblk1.pop ;
  assign _11_ = \genblk1.genblk1.genblk1.rd_ptr_r  ^ (* src = "Vortex_axi_nofpu.v:11138.19-11138.42" *) _10_;
endmodule

(* hdlname = "\\VX_muldiv" *)
(* src = "Vortex_axi_nofpu.v:979.1-1206.10" *)
module VX_muldiv(clk, reset, alu_op, uuid_in, wid_in, tmask_in, PC_in, rd_in, wb_in, alu_in1, alu_in2, uuid_out, wid_out, tmask_out, PC_out, rd_out, wb_out, data_out, valid_in, ready_in, valid_out
, ready_out);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19" *)
  wire [19:0] _00_;
  (* src = "Vortex_axi_nofpu.v:1134.23-1134.37" *)
  wire _01_;
  (* src = "Vortex_axi_nofpu.v:1134.43-1134.57" *)
  wire _02_;
  (* src = "Vortex_axi_nofpu.v:1136.24-1136.38" *)
  wire _03_;
  (* src = "Vortex_axi_nofpu.v:1068.34-1068.44" *)
  wire _04_;
  (* src = "Vortex_axi_nofpu.v:1076.46-1076.60" *)
  wire _05_;
  (* src = "Vortex_axi_nofpu.v:1070.22-1070.32" *)
  wire _06_;
  (* src = "Vortex_axi_nofpu.v:1070.36-1070.50" *)
  wire _07_;
  (* src = "Vortex_axi_nofpu.v:1192.21-1192.31" *)
  wire _08_;
  (* src = "Vortex_axi_nofpu.v:1016.20-1016.25" *)
  input [31:0] PC_in;
  wire [31:0] PC_in;
  (* src = "Vortex_axi_nofpu.v:1032.21-1032.27" *)
  output [31:0] PC_out;
  wire [31:0] PC_out;
  (* src = "Vortex_axi_nofpu.v:1022.20-1022.27" *)
  input [63:0] alu_in1;
  wire [63:0] alu_in1;
  (* src = "Vortex_axi_nofpu.v:1024.20-1024.27" *)
  input [63:0] alu_in2;
  wire [63:0] alu_in2;
  (* src = "Vortex_axi_nofpu.v:1008.19-1008.25" *)
  input [2:0] alu_op;
  wire [2:0] alu_op;
  (* src = "Vortex_axi_nofpu.v:1004.13-1004.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_nofpu.v:1038.21-1038.29" *)
  output [63:0] data_out;
  wire [63:0] data_out;
  (* src = "Vortex_axi_nofpu.v:1128.14-1128.24" *)
  wire [31:0] div_PC_out;
  (* src = "Vortex_axi_nofpu.v:1130.13-1130.23" *)
  wire [4:0] div_rd_out;
  (* src = "Vortex_axi_nofpu.v:1142.7-1142.19" *)
  wire div_ready_in;
  (* src = "Vortex_axi_nofpu.v:1140.7-1140.20" *)
  wire div_ready_out;
  (* src = "Vortex_axi_nofpu.v:1120.14-1120.24" *)
  wire [63:0] div_result;
  (* src = "Vortex_axi_nofpu.v:1146.14-1146.28" *)
  wire [63:0] div_result_tmp;
  (* src = "Vortex_axi_nofpu.v:1126.13-1126.26" *)
  wire [1:0] div_tmask_out;
  (* src = "Vortex_axi_nofpu.v:1122.14-1122.26" *)
  wire [43:0] div_uuid_out;
  (* src = "Vortex_axi_nofpu.v:1138.7-1138.19" *)
  wire div_valid_in;
  (* src = "Vortex_axi_nofpu.v:1144.7-1144.20" *)
  wire div_valid_out;
  (* src = "Vortex_axi_nofpu.v:1132.7-1132.17" *)
  wire div_wb_out;
  (* src = "Vortex_axi_nofpu.v:1124.13-1124.24" *)
  wire div_wid_out;
  (* src = "Vortex_axi_nofpu.v:1084.16-1084.23" *)
  wire [32:0] \genblk1[0].mul_in1 ;
  (* src = "Vortex_axi_nofpu.v:1086.16-1086.23" *)
  wire [32:0] \genblk1[0].mul_in2 ;
  (* src = "Vortex_axi_nofpu.v:1088.16-1088.30" *)
  (* unused_bits = "64 65" *)
  wire [65:0] \genblk1[0].mul_result_tmp ;
  (* src = "Vortex_axi_nofpu.v:1084.16-1084.23" *)
  wire [32:0] \genblk1[1].mul_in1 ;
  (* src = "Vortex_axi_nofpu.v:1086.16-1086.23" *)
  wire [32:0] \genblk1[1].mul_in2 ;
  (* src = "Vortex_axi_nofpu.v:1088.16-1088.30" *)
  (* unused_bits = "64 65" *)
  wire [65:0] \genblk1[1].mul_result_tmp ;
  (* src = "Vortex_axi_nofpu.v:1072.7-1072.17" *)
  wire is_mulh_in;
  (* src = "Vortex_axi_nofpu.v:1078.7-1078.18" *)
  wire is_mulh_out;
  (* src = "Vortex_axi_nofpu.v:1134.7-1134.19" *)
  wire is_rem_op_in;
  (* src = "Vortex_axi_nofpu.v:1149.7-1149.20" *)
  wire is_rem_op_out;
  (* src = "Vortex_axi_nofpu.v:1136.7-1136.20" *)
  wire is_signed_div;
  (* src = "Vortex_axi_nofpu.v:1074.7-1074.22" *)
  wire is_signed_mul_a;
  (* src = "Vortex_axi_nofpu.v:1076.7-1076.22" *)
  wire is_signed_mul_b;
  (* src = "Vortex_axi_nofpu.v:1058.14-1058.24" *)
  wire [31:0] mul_PC_out;
  (* src = "Vortex_axi_nofpu.v:1060.13-1060.23" *)
  wire [4:0] mul_rd_out;
  (* src = "Vortex_axi_nofpu.v:1070.7-1070.19" *)
  wire mul_ready_in;
  (* src = "Vortex_axi_nofpu.v:1050.14-1050.24" *)
  wire [63:0] mul_result;
  (* src = "Vortex_axi_nofpu.v:1056.13-1056.26" *)
  wire [1:0] mul_tmask_out;
  (* src = "Vortex_axi_nofpu.v:1052.14-1052.26" *)
  wire [43:0] mul_uuid_out;
  (* src = "Vortex_axi_nofpu.v:1068.7-1068.19" *)
  wire mul_valid_in;
  (* src = "Vortex_axi_nofpu.v:1066.7-1066.20" *)
  wire mul_valid_out;
  (* src = "Vortex_axi_nofpu.v:1062.7-1062.17" *)
  wire mul_wb_out;
  (* src = "Vortex_axi_nofpu.v:1054.13-1054.24" *)
  wire mul_wid_out;
  (* src = "Vortex_axi_nofpu.v:1018.19-1018.24" *)
  input [4:0] rd_in;
  wire [4:0] rd_in;
  (* src = "Vortex_axi_nofpu.v:1034.20-1034.26" *)
  output [4:0] rd_out;
  wire [4:0] rd_out;
  (* src = "Vortex_axi_nofpu.v:1042.14-1042.22" *)
  output ready_in;
  wire ready_in;
  (* src = "Vortex_axi_nofpu.v:1046.13-1046.22" *)
  input ready_out;
  wire ready_out;
  (* src = "Vortex_axi_nofpu.v:1147.14-1147.28" *)
  wire [63:0] rem_result_tmp;
  (* src = "Vortex_axi_nofpu.v:1006.13-1006.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_nofpu.v:1184.14-1184.20" *)
  wire [31:0] rsp_PC;
  (* src = "Vortex_axi_nofpu.v:1190.14-1190.22" *)
  wire [63:0] rsp_data;
  (* src = "Vortex_axi_nofpu.v:1186.13-1186.19" *)
  wire [4:0] rsp_rd;
  (* src = "Vortex_axi_nofpu.v:1182.13-1182.22" *)
  wire [1:0] rsp_tmask;
  (* src = "Vortex_axi_nofpu.v:1178.14-1178.22" *)
  wire [43:0] rsp_uuid;
  (* src = "Vortex_axi_nofpu.v:1176.7-1176.16" *)
  wire rsp_valid;
  (* src = "Vortex_axi_nofpu.v:1188.7-1188.13" *)
  wire rsp_wb;
  (* src = "Vortex_axi_nofpu.v:1180.13-1180.20" *)
  wire rsp_wid;
  (* src = "Vortex_axi_nofpu.v:1064.7-1064.16" *)
  wire stall_out;
  (* src = "Vortex_axi_nofpu.v:1014.19-1014.27" *)
  input [1:0] tmask_in;
  wire [1:0] tmask_in;
  (* src = "Vortex_axi_nofpu.v:1030.20-1030.29" *)
  output [1:0] tmask_out;
  wire [1:0] tmask_out;
  (* src = "Vortex_axi_nofpu.v:1010.20-1010.27" *)
  input [43:0] uuid_in;
  wire [43:0] uuid_in;
  (* src = "Vortex_axi_nofpu.v:1026.21-1026.29" *)
  output [43:0] uuid_out;
  wire [43:0] uuid_out;
  (* src = "Vortex_axi_nofpu.v:1040.13-1040.21" *)
  input valid_in;
  wire valid_in;
  (* src = "Vortex_axi_nofpu.v:1044.14-1044.23" *)
  output valid_out;
  wire valid_out;
  (* src = "Vortex_axi_nofpu.v:1020.13-1020.18" *)
  input wb_in;
  wire wb_in;
  (* src = "Vortex_axi_nofpu.v:1036.14-1036.20" *)
  output wb_out;
  wire wb_out;
  (* src = "Vortex_axi_nofpu.v:1012.19-1012.25" *)
  input wid_in;
  wire wid_in;
  (* src = "Vortex_axi_nofpu.v:1028.20-1028.27" *)
  output wid_out;
  wire wid_out;
  assign \genblk1[0].mul_in1 [32] = is_signed_mul_a & (* src = "Vortex_axi_nofpu.v:1084.27-1084.67" *) alu_in1[31];
  assign \genblk1[1].mul_in1 [32] = is_signed_mul_a & (* src = "Vortex_axi_nofpu.v:1084.27-1084.67" *) alu_in1[63];
  assign \genblk1[0].mul_in2 [32] = is_signed_mul_b & (* src = "Vortex_axi_nofpu.v:1086.27-1086.67" *) alu_in2[31];
  assign \genblk1[1].mul_in2 [32] = is_signed_mul_b & (* src = "Vortex_axi_nofpu.v:1086.27-1086.67" *) alu_in2[63];
  assign _02_ = alu_op == (* src = "Vortex_axi_nofpu.v:1134.43-1134.57" *) 3'h7;
  assign _03_ = alu_op == (* src = "Vortex_axi_nofpu.v:1136.24-1136.38" *) 3'h4;
  assign _01_ = alu_op == (* src = "Vortex_axi_nofpu.v:1136.44-1136.58" *) 3'h6;
  assign mul_valid_in = valid_in && (* src = "Vortex_axi_nofpu.v:1068.22-1068.44" *) _04_;
  assign is_signed_mul_b = is_signed_mul_a && (* src = "Vortex_axi_nofpu.v:1076.25-1076.61" *) _05_;
  assign div_valid_in = valid_in && (* src = "Vortex_axi_nofpu.v:1138.22-1138.43" *) alu_op[2];
  assign div_ready_out = _06_ && (* src = "Vortex_axi_nofpu.v:1140.23-1140.51" *) _07_;
  assign stall_out = _08_ && (* src = "Vortex_axi_nofpu.v:1192.21-1192.44" *) valid_out;
  assign _04_ = ! (* src = "Vortex_axi_nofpu.v:1068.34-1068.44" *) alu_op[2];
  assign mul_ready_in = _06_ || (* src = "Vortex_axi_nofpu.v:1070.22-1070.50" *) _07_;
  assign is_rem_op_in = _01_ || (* src = "Vortex_axi_nofpu.v:1134.22-1134.58" *) _02_;
  assign is_signed_div = _03_ || (* src = "Vortex_axi_nofpu.v:1136.23-1136.59" *) _01_;
  assign rsp_valid = mul_valid_out || (* src = "Vortex_axi_nofpu.v:1176.19-1176.49" *) div_valid_out;
  assign is_mulh_in = | (* src = "Vortex_axi_nofpu.v:1072.20-1072.34" *) alu_op;
  assign is_signed_mul_a = alu_op != (* src = "Vortex_axi_nofpu.v:1076.26-1076.40" *) 3'h3;
  assign _05_ = alu_op != (* src = "Vortex_axi_nofpu.v:1076.46-1076.60" *) 3'h2;
  assign _07_ = ~ (* src = "Vortex_axi_nofpu.v:1140.37-1140.51" *) mul_valid_out;
  assign _08_ = ~ (* src = "Vortex_axi_nofpu.v:1192.21-1192.31" *) ready_out;
  assign _06_ = ~ (* src = "Vortex_axi_nofpu.v:1200.11-1200.21" *) stall_out;
  assign mul_result[31:0] = is_mulh_out ? (* src = "Vortex_axi_nofpu.v:1104.37-1104.95" *) \genblk1[0].mul_result_tmp [63:32] : \genblk1[0].mul_result_tmp [31:0];
  assign mul_result[63:32] = is_mulh_out ? (* src = "Vortex_axi_nofpu.v:1104.37-1104.95" *) \genblk1[1].mul_result_tmp [63:32] : \genblk1[1].mul_result_tmp [31:0];
  assign div_result = is_rem_op_out ? (* src = "Vortex_axi_nofpu.v:1174.23-1174.70" *) rem_result_tmp : div_result_tmp;
  assign rsp_uuid = mul_valid_out ? (* src = "Vortex_axi_nofpu.v:1178.26-1178.69" *) mul_uuid_out : div_uuid_out;
  assign rsp_wid = mul_valid_out ? (* src = "Vortex_axi_nofpu.v:1180.24-1180.65" *) mul_wid_out : div_wid_out;
  assign rsp_tmask = mul_valid_out ? (* src = "Vortex_axi_nofpu.v:1182.26-1182.71" *) mul_tmask_out : div_tmask_out;
  assign rsp_PC = mul_valid_out ? (* src = "Vortex_axi_nofpu.v:1184.24-1184.63" *) mul_PC_out : div_PC_out;
  assign rsp_rd = mul_valid_out ? (* src = "Vortex_axi_nofpu.v:1186.23-1186.62" *) mul_rd_out : div_rd_out;
  assign rsp_wb = mul_valid_out ? (* src = "Vortex_axi_nofpu.v:1188.17-1188.56" *) mul_wb_out : div_wb_out;
  assign rsp_data = mul_valid_out ? (* src = "Vortex_axi_nofpu.v:1190.26-1190.65" *) mul_result : div_result;
  assign ready_in = alu_op[2] ? (* src = "Vortex_axi_nofpu.v:1205.21-1205.60" *) div_ready_in : mul_ready_in;
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:1158.4-1172.3" *)
  \$paramod$ef5b81bbda8c1608408b6ed7297a3cd479ce7177\VX_serial_div  divide (
    .clk(clk),
    .denom(alu_in2),
    .numer(alu_in1),
    .quotient(div_result_tmp),
    .ready_in(div_ready_in),
    .ready_out(div_ready_out),
    .remainder(rem_result_tmp),
    .reset(reset),
    .signed_mode(is_signed_div),
    .tag_in({ 20'h00000, uuid_in, wid_in, tmask_in, PC_in, rd_in, wb_in, is_rem_op_in }),
    .tag_out({ _00_, div_uuid_out, div_wid_out, div_tmask_out, div_PC_out, div_rd_out, div_wb_out, is_rem_op_out }),
    .valid_in(div_valid_in),
    .valid_out(div_valid_out)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:1096.6-1102.5" *)
  \$paramod$ce8073f8aacfa8d143bf74b1ce7f6f77d1fccd16\VX_multiplier  \genblk1[0].multiplier  (
    .clk(clk),
    .dataa({ \genblk1[0].mul_in1 [32], alu_in1[31:0] }),
    .datab({ \genblk1[0].mul_in2 [32], alu_in2[31:0] }),
    .enable(mul_ready_in),
    .result(\genblk1[0].mul_result_tmp )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:1096.6-1102.5" *)
  \$paramod$ce8073f8aacfa8d143bf74b1ce7f6f77d1fccd16\VX_multiplier  \genblk1[1].multiplier  (
    .clk(clk),
    .dataa({ \genblk1[1].mul_in1 [32], alu_in1[63:32] }),
    .datab({ \genblk1[1].mul_in2 [32], alu_in2[63:32] }),
    .enable(mul_ready_in),
    .result(\genblk1[1].mul_result_tmp )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:1112.4-1118.3" *)
  \$paramod$bb3240a866fcf38f14a5ed1694b2b4486c89237f\VX_shift_register  mul_shift_reg (
    .clk(clk),
    .data_in({ mul_valid_in, uuid_in, wid_in, tmask_in, PC_in, rd_in, wb_in, is_mulh_in }),
    .data_out({ mul_valid_out, mul_uuid_out, mul_wid_out, mul_tmask_out, mul_PC_out, mul_rd_out, mul_wb_out, is_mulh_out }),
    .enable(mul_ready_in),
    .reset(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:1197.4-1203.3" *)
  \$paramod$ee7711fba222ab60383ac621056642a8a2dad207\VX_pipe_register  pipe_reg (
    .clk(clk),
    .data_in({ rsp_valid, rsp_uuid, rsp_wid, rsp_tmask, rsp_PC, rsp_rd, rsp_wb, rsp_data }),
    .data_out({ valid_out, uuid_out, wid_out, tmask_out, PC_out, rd_out, wb_out, data_out }),
    .enable(_06_),
    .reset(reset)
  );
  assign \genblk1[0].mul_in1 [31:0] = alu_in1[31:0];
  assign \genblk1[0].mul_in2 [31:0] = alu_in2[31:0];
  assign \genblk1[1].mul_in1 [31:0] = alu_in1[63:32];
  assign \genblk1[1].mul_in2 [31:0] = alu_in2[63:32];
endmodule

(* dynports =  1  *)
(* hdlname = "\\VX_reset_relay" *)
(* src = "Vortex_axi_nofpu.v:8152.1-8206.10" *)
module VX_reset_relay(clk, reset, reset_o);
  (* src = "Vortex_axi_nofpu.v:8162.13-8162.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_nofpu.v:8164.13-8164.18" *)
  input reset;
  wire reset;
  (* src = "Vortex_axi_nofpu.v:8166.24-8166.31" *)
  output reset_o;
  reg reset_o;
  (* src = "Vortex_axi_nofpu.v:8195.4-8197.28" *)
  always @(posedge clk)
    reset_o <= reset;
endmodule

(* hdlname = "\\Vortex" *)
(* src = "Vortex_axi_nofpu.v:239.1-388.10" *)
module Vortex(clk, reset, mem_req_valid, mem_req_rw, mem_req_byteen, mem_req_addr, mem_req_data, mem_req_tag, mem_req_ready, mem_rsp_valid, mem_rsp_data, mem_rsp_tag, mem_rsp_ready, busy);
  (* src = "Vortex_axi_nofpu.v:282.14-282.18" *)
  output busy;
  wire busy;
  (* src = "Vortex_axi_nofpu.v:256.13-256.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_nofpu.v:312.9-312.22" *)
  wire \genblk1[0].cluster_reset ;
  (* src = "Vortex_axi_nofpu.v:344.9-344.22" *)
  wire \genblk2.mem_arb_reset ;
  (* src = "Vortex_axi_nofpu.v:266.56-266.68" *)
  output [25:0] mem_req_addr;
  wire [25:0] mem_req_addr;
  (* src = "Vortex_axi_nofpu.v:264.41-264.55" *)
  output [63:0] mem_req_byteen;
  wire [63:0] mem_req_byteen;
  (* src = "Vortex_axi_nofpu.v:268.47-268.59" *)
  output [511:0] mem_req_data;
  wire [511:0] mem_req_data;
  (* src = "Vortex_axi_nofpu.v:272.13-272.26" *)
  input mem_req_ready;
  wire mem_req_ready;
  (* src = "Vortex_axi_nofpu.v:262.14-262.24" *)
  output mem_req_rw;
  wire mem_req_rw;
  (* src = "Vortex_axi_nofpu.v:270.230-270.241" *)
  output [53:0] mem_req_tag;
  wire [53:0] mem_req_tag;
  (* src = "Vortex_axi_nofpu.v:260.14-260.27" *)
  output mem_req_valid;
  wire mem_req_valid;
  (* src = "Vortex_axi_nofpu.v:276.46-276.58" *)
  input [511:0] mem_rsp_data;
  wire [511:0] mem_rsp_data;
  (* src = "Vortex_axi_nofpu.v:280.14-280.27" *)
  output mem_rsp_ready;
  wire mem_rsp_ready;
  (* src = "Vortex_axi_nofpu.v:278.229-278.240" *)
  input [53:0] mem_rsp_tag;
  wire [53:0] mem_rsp_tag;
  (* src = "Vortex_axi_nofpu.v:274.13-274.26" *)
  input mem_rsp_valid;
  wire mem_rsp_valid;
  (* src = "Vortex_axi_nofpu.v:290.49-290.73" *)
  wire [25:0] per_cluster_mem_req_addr;
  (* src = "Vortex_axi_nofpu.v:288.34-288.60" *)
  wire [63:0] per_cluster_mem_req_byteen;
  (* src = "Vortex_axi_nofpu.v:292.40-292.64" *)
  wire [511:0] per_cluster_mem_req_data;
  (* src = "Vortex_axi_nofpu.v:296.13-296.38" *)
  wire per_cluster_mem_req_ready;
  (* src = "Vortex_axi_nofpu.v:286.13-286.35" *)
  wire per_cluster_mem_req_rw;
  (* src = "Vortex_axi_nofpu.v:294.223-294.246" *)
  wire [53:0] per_cluster_mem_req_tag;
  (* src = "Vortex_axi_nofpu.v:284.13-284.38" *)
  wire per_cluster_mem_req_valid;
  (* src = "Vortex_axi_nofpu.v:300.40-300.64" *)
  wire [511:0] per_cluster_mem_rsp_data;
  (* src = "Vortex_axi_nofpu.v:304.13-304.38" *)
  wire per_cluster_mem_rsp_ready;
  (* src = "Vortex_axi_nofpu.v:302.223-302.246" *)
  wire [53:0] per_cluster_mem_rsp_tag;
  (* src = "Vortex_axi_nofpu.v:298.13-298.38" *)
  wire per_cluster_mem_rsp_valid;
  (* src = "Vortex_axi_nofpu.v:258.13-258.18" *)
  input reset;
  wire reset;
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:314.19-318.5" *)
  VX_reset_relay \genblk1[0].__cluster_reset  (
    .clk(clk),
    .reset(reset),
    .reset_o(\genblk1[0].cluster_reset )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:320.33-335.5" *)
  \$paramod\VX_cluster\CLUSTER_ID=s32'00000000000000000000000000000000  \genblk1[0].cluster  (
    .busy(busy),
    .clk(clk),
    .mem_req_addr(per_cluster_mem_req_addr),
    .mem_req_byteen(per_cluster_mem_req_byteen),
    .mem_req_data(per_cluster_mem_req_data),
    .mem_req_ready(per_cluster_mem_req_ready),
    .mem_req_rw(per_cluster_mem_req_rw),
    .mem_req_tag(per_cluster_mem_req_tag),
    .mem_req_valid(per_cluster_mem_req_valid),
    .mem_rsp_data(per_cluster_mem_rsp_data),
    .mem_rsp_ready(per_cluster_mem_rsp_ready),
    .mem_rsp_tag(per_cluster_mem_rsp_tag),
    .mem_rsp_valid(per_cluster_mem_rsp_valid),
    .reset(\genblk1[0].cluster_reset )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:346.19-350.5" *)
  VX_reset_relay \genblk2.__mem_arb_reset  (
    .clk(clk),
    .reset(reset),
    .reset_o(\genblk2.mem_arb_reset )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:360.6-385.5" *)
  \$paramod$72da384879d6cf1a0c9fb1c766bb2101119b8779\VX_mem_arb  \genblk2.mem_arb  (
    .clk(clk),
    .req_addr_in(per_cluster_mem_req_addr),
    .req_addr_out(mem_req_addr),
    .req_byteen_in(per_cluster_mem_req_byteen),
    .req_byteen_out(mem_req_byteen),
    .req_data_in(per_cluster_mem_req_data),
    .req_data_out(mem_req_data),
    .req_ready_in(per_cluster_mem_req_ready),
    .req_ready_out(mem_req_ready),
    .req_rw_in(per_cluster_mem_req_rw),
    .req_rw_out(mem_req_rw),
    .req_tag_in(per_cluster_mem_req_tag),
    .req_tag_out(mem_req_tag),
    .req_valid_in(per_cluster_mem_req_valid),
    .req_valid_out(mem_req_valid),
    .reset(\genblk2.mem_arb_reset ),
    .rsp_data_in(mem_rsp_data),
    .rsp_data_out(per_cluster_mem_rsp_data),
    .rsp_ready_in(mem_rsp_ready),
    .rsp_ready_out(per_cluster_mem_rsp_ready),
    .rsp_tag_in(mem_rsp_tag),
    .rsp_tag_out(per_cluster_mem_rsp_tag),
    .rsp_valid_in(mem_rsp_valid),
    .rsp_valid_out(per_cluster_mem_rsp_valid)
  );
endmodule

(* hdlname = "\\Vortex_axi" *)
(* dynports =  1  *)
(* top =  1  *)
(* src = "Vortex_axi_nofpu.v:6.1-237.10" *)
module Vortex_axi(clk, reset, m_axi_awid, m_axi_awaddr, m_axi_awlen, m_axi_awsize, m_axi_awburst, m_axi_awlock, m_axi_awcache, m_axi_awprot, m_axi_awqos, m_axi_awvalid, m_axi_awready, m_axi_wdata, m_axi_wstrb, m_axi_wlast, m_axi_wvalid, m_axi_wready, m_axi_bid, m_axi_bresp, m_axi_bvalid
, m_axi_bready, m_axi_arid, m_axi_araddr, m_axi_arlen, m_axi_arsize, m_axi_arburst, m_axi_arlock, m_axi_arcache, m_axi_arprot, m_axi_arqos, m_axi_arvalid, m_axi_arready, m_axi_rid, m_axi_rdata, m_axi_rresp, m_axi_rlast, m_axi_rvalid, m_axi_rready, busy);
  (* src = "Vortex_axi_nofpu.v:135.14-135.18" *)
  output busy;
  wire busy;
  (* src = "Vortex_axi_nofpu.v:57.13-57.16" *)
  input clk;
  wire clk;
  (* src = "Vortex_axi_nofpu.v:103.37-103.49" *)
  output [31:0] m_axi_araddr;
  wire [31:0] m_axi_araddr;
  (* src = "Vortex_axi_nofpu.v:109.20-109.33" *)
  output [1:0] m_axi_arburst;
  wire [1:0] m_axi_arburst;
  (* src = "Vortex_axi_nofpu.v:113.20-113.33" *)
  output [3:0] m_axi_arcache;
  wire [3:0] m_axi_arcache;
  (* src = "Vortex_axi_nofpu.v:101.36-101.46" *)
  output [53:0] m_axi_arid;
  wire [53:0] m_axi_arid;
  (* src = "Vortex_axi_nofpu.v:105.20-105.31" *)
  output [7:0] m_axi_arlen;
  wire [7:0] m_axi_arlen;
  (* src = "Vortex_axi_nofpu.v:111.14-111.26" *)
  output m_axi_arlock;
  wire m_axi_arlock;
  (* src = "Vortex_axi_nofpu.v:115.20-115.32" *)
  output [2:0] m_axi_arprot;
  wire [2:0] m_axi_arprot;
  (* src = "Vortex_axi_nofpu.v:117.20-117.31" *)
  output [3:0] m_axi_arqos;
  wire [3:0] m_axi_arqos;
  (* src = "Vortex_axi_nofpu.v:121.13-121.26" *)
  input m_axi_arready;
  wire m_axi_arready;
  (* src = "Vortex_axi_nofpu.v:107.20-107.32" *)
  output [2:0] m_axi_arsize;
  wire [2:0] m_axi_arsize;
  (* src = "Vortex_axi_nofpu.v:119.14-119.27" *)
  output m_axi_arvalid;
  wire m_axi_arvalid;
  (* src = "Vortex_axi_nofpu.v:63.37-63.49" *)
  output [31:0] m_axi_awaddr;
  wire [31:0] m_axi_awaddr;
  (* src = "Vortex_axi_nofpu.v:69.20-69.33" *)
  output [1:0] m_axi_awburst;
  wire [1:0] m_axi_awburst;
  (* src = "Vortex_axi_nofpu.v:73.20-73.33" *)
  output [3:0] m_axi_awcache;
  wire [3:0] m_axi_awcache;
  (* src = "Vortex_axi_nofpu.v:61.36-61.46" *)
  output [53:0] m_axi_awid;
  wire [53:0] m_axi_awid;
  (* src = "Vortex_axi_nofpu.v:65.20-65.31" *)
  output [7:0] m_axi_awlen;
  wire [7:0] m_axi_awlen;
  (* src = "Vortex_axi_nofpu.v:71.14-71.26" *)
  output m_axi_awlock;
  wire m_axi_awlock;
  (* src = "Vortex_axi_nofpu.v:75.20-75.32" *)
  output [2:0] m_axi_awprot;
  wire [2:0] m_axi_awprot;
  (* src = "Vortex_axi_nofpu.v:77.20-77.31" *)
  output [3:0] m_axi_awqos;
  wire [3:0] m_axi_awqos;
  (* src = "Vortex_axi_nofpu.v:81.13-81.26" *)
  input m_axi_awready;
  wire m_axi_awready;
  (* src = "Vortex_axi_nofpu.v:67.20-67.32" *)
  output [2:0] m_axi_awsize;
  wire [2:0] m_axi_awsize;
  (* src = "Vortex_axi_nofpu.v:79.14-79.27" *)
  output m_axi_awvalid;
  wire m_axi_awvalid;
  (* src = "Vortex_axi_nofpu.v:93.35-93.44" *)
  input [53:0] m_axi_bid;
  wire [53:0] m_axi_bid;
  (* src = "Vortex_axi_nofpu.v:99.14-99.26" *)
  output m_axi_bready;
  wire m_axi_bready;
  (* src = "Vortex_axi_nofpu.v:95.19-95.30" *)
  input [1:0] m_axi_bresp;
  wire [1:0] m_axi_bresp;
  (* src = "Vortex_axi_nofpu.v:97.13-97.25" *)
  input m_axi_bvalid;
  wire m_axi_bvalid;
  (* src = "Vortex_axi_nofpu.v:125.36-125.47" *)
  input [511:0] m_axi_rdata;
  wire [511:0] m_axi_rdata;
  (* src = "Vortex_axi_nofpu.v:123.35-123.44" *)
  input [53:0] m_axi_rid;
  wire [53:0] m_axi_rid;
  (* src = "Vortex_axi_nofpu.v:129.13-129.24" *)
  input m_axi_rlast;
  wire m_axi_rlast;
  (* src = "Vortex_axi_nofpu.v:133.14-133.26" *)
  output m_axi_rready;
  wire m_axi_rready;
  (* src = "Vortex_axi_nofpu.v:127.19-127.30" *)
  input [1:0] m_axi_rresp;
  wire [1:0] m_axi_rresp;
  (* src = "Vortex_axi_nofpu.v:131.13-131.25" *)
  input m_axi_rvalid;
  wire m_axi_rvalid;
  (* src = "Vortex_axi_nofpu.v:83.37-83.48" *)
  output [511:0] m_axi_wdata;
  wire [511:0] m_axi_wdata;
  (* src = "Vortex_axi_nofpu.v:87.14-87.25" *)
  output m_axi_wlast;
  wire m_axi_wlast;
  (* src = "Vortex_axi_nofpu.v:91.13-91.25" *)
  input m_axi_wready;
  wire m_axi_wready;
  (* src = "Vortex_axi_nofpu.v:85.39-85.50" *)
  output [63:0] m_axi_wstrb;
  wire [63:0] m_axi_wstrb;
  (* src = "Vortex_axi_nofpu.v:89.14-89.26" *)
  output m_axi_wvalid;
  wire m_axi_wvalid;
  (* src = "Vortex_axi_nofpu.v:143.49-143.61" *)
  wire [25:0] mem_req_addr;
  (* src = "Vortex_axi_nofpu.v:141.34-141.48" *)
  wire [63:0] mem_req_byteen;
  (* src = "Vortex_axi_nofpu.v:145.40-145.52" *)
  wire [511:0] mem_req_data;
  (* src = "Vortex_axi_nofpu.v:149.7-149.20" *)
  wire mem_req_ready;
  (* src = "Vortex_axi_nofpu.v:139.7-139.17" *)
  wire mem_req_rw;
  (* src = "Vortex_axi_nofpu.v:147.223-147.234" *)
  wire [53:0] mem_req_tag;
  (* src = "Vortex_axi_nofpu.v:137.7-137.20" *)
  wire mem_req_valid;
  (* src = "Vortex_axi_nofpu.v:153.40-153.52" *)
  wire [511:0] mem_rsp_data;
  (* src = "Vortex_axi_nofpu.v:157.7-157.20" *)
  wire mem_rsp_ready;
  (* src = "Vortex_axi_nofpu.v:155.223-155.234" *)
  wire [53:0] mem_rsp_tag;
  (* src = "Vortex_axi_nofpu.v:151.7-151.20" *)
  wire mem_rsp_valid;
  (* src = "Vortex_axi_nofpu.v:59.13-59.18" *)
  input reset;
  wire reset;
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:168.4-219.3" *)
  \$paramod$40d2b68d585c16a6db20e2a5fd1af9d7fe51f9d8\VX_axi_adapter  axi_adapter (
    .clk(clk),
    .m_axi_araddr(m_axi_araddr),
    .m_axi_arburst(m_axi_arburst),
    .m_axi_arcache(m_axi_arcache),
    .m_axi_arid(m_axi_arid),
    .m_axi_arlen(m_axi_arlen),
    .m_axi_arlock(m_axi_arlock),
    .m_axi_arprot(m_axi_arprot),
    .m_axi_arqos(m_axi_arqos),
    .m_axi_arready(m_axi_arready),
    .m_axi_arsize(m_axi_arsize),
    .m_axi_arvalid(m_axi_arvalid),
    .m_axi_awaddr(m_axi_awaddr),
    .m_axi_awburst(m_axi_awburst),
    .m_axi_awcache(m_axi_awcache),
    .m_axi_awid(m_axi_awid),
    .m_axi_awlen(m_axi_awlen),
    .m_axi_awlock(m_axi_awlock),
    .m_axi_awprot(m_axi_awprot),
    .m_axi_awqos(m_axi_awqos),
    .m_axi_awready(m_axi_awready),
    .m_axi_awsize(m_axi_awsize),
    .m_axi_awvalid(m_axi_awvalid),
    .m_axi_bid(m_axi_bid),
    .m_axi_bready(m_axi_bready),
    .m_axi_bresp(m_axi_bresp),
    .m_axi_bvalid(m_axi_bvalid),
    .m_axi_rdata(m_axi_rdata),
    .m_axi_rid(m_axi_rid),
    .m_axi_rlast(m_axi_rlast),
    .m_axi_rready(m_axi_rready),
    .m_axi_rresp(m_axi_rresp),
    .m_axi_rvalid(m_axi_rvalid),
    .m_axi_wdata(m_axi_wdata),
    .m_axi_wlast(m_axi_wlast),
    .m_axi_wready(m_axi_wready),
    .m_axi_wstrb(m_axi_wstrb),
    .m_axi_wvalid(m_axi_wvalid),
    .mem_req_addr(mem_req_addr),
    .mem_req_byteen(mem_req_byteen),
    .mem_req_data(mem_req_data),
    .mem_req_ready(mem_req_ready),
    .mem_req_rw(mem_req_rw),
    .mem_req_tag(mem_req_tag),
    .mem_req_valid(mem_req_valid),
    .mem_rsp_data(mem_rsp_data),
    .mem_rsp_ready(mem_rsp_ready),
    .mem_rsp_tag(mem_rsp_tag),
    .mem_rsp_valid(mem_rsp_valid),
    .reset(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Vortex_axi_nofpu.v:221.9-236.3" *)
  Vortex vortex (
    .busy(busy),
    .clk(clk),
    .mem_req_addr(mem_req_addr),
    .mem_req_byteen(mem_req_byteen),
    .mem_req_data(mem_req_data),
    .mem_req_ready(mem_req_ready),
    .mem_req_rw(mem_req_rw),
    .mem_req_tag(mem_req_tag),
    .mem_req_valid(mem_req_valid),
    .mem_rsp_data(mem_rsp_data),
    .mem_rsp_ready(mem_rsp_ready),
    .mem_rsp_tag(mem_rsp_tag),
    .mem_rsp_valid(mem_rsp_valid),
    .reset(reset)
  );
endmodule
