Record=SubProject|ProjectPath=StopWatch\StopWatch.PrjEmb
Record=SheetSymbol|SourceDocument=FPGA_165B_StopWatch.SchDoc|Designator=S1|SchDesignator=S1|FileName=Divider.SchDoc
Record=SheetSymbol|SourceDocument=FPGA_165B_StopWatch.SchDoc|Designator=S2|SchDesignator=S2|FileName=TDisplay.SchDoc
Record=SheetSymbol|SourceDocument=TDisplay.SchDoc|Designator=S3|SchDesignator=S3|FileName=TDesktop.SchDoc
Record=SheetSymbol|SourceDocument=TDisplay.SchDoc|Designator=S4|SchDesignator=S4|FileName=TLCDDisplay.SchDoc
Record=SheetSymbol|SourceDocument=TDisplay.SchDoc|Designator=S5|SchDesignator=S5|FileName=TColour2to3.SchDoc
Record=SheetSymbol|SourceDocument=TDisplay.SchDoc|Designator=V1|SchDesignator=V1|FileName=LCD_Controller.Vhd
Record=SheetSymbol|SourceDocument=TLCDDisplay.SchDoc|Designator=S6|SchDesignator=S6|FileName=TWindow.SchDoc
Record=SheetSymbol|SourceDocument=TWindow.SchDoc|Designator=V2|SchDesignator=V2|FileName=TRange.Vhd
Record=SheetSymbol|SourceDocument=TWindow.SchDoc|Designator=V3|SchDesignator=V3|FileName=TRange.Vhd
Record=TopLevelDocument|FileName=FPGA_165B_StopWatch.SchDoc
Record=NEXUS_CORE|ComponentDesignator=P1|BaseComponentDesignator=P1|DocumentName=FPGA_165B_StopWatch.SchDoc|LibraryReference=TSK165B_D|SubProjectPath=StopWatch\StopWatch.PrjEmb|NEXUS_JTAG_INDEX=0|ComponentUniqueID=NXGUPIVJ|Description=TSK165B OCD Microprocessor|ChildCore1=M1|ChildModel1=TSK165B_D_RAM128x8|Comment=TSK165B_D|Component Kind=Standard|Core Revision=1.00.00|Footprint= |Library Name=FPGA Processors.IntLib|Library Reference=TSK165B_D|NEXUS_CORE=Processor_OCDS|NEXUS_JTAG_DEVICE=True|NEXUS_JTAG_ORDER=0|PCB3D= |Published=18/12/2003|Publisher=Altium Hobart Technology Centre|Signal Integrity= |Simulation= 
Record=NEXUS_CORE|ComponentDesignator=M1|BaseComponentDesignator=M1|DocumentName=FPGA_165B_StopWatch.SchDoc|LibraryReference=RAMS_12x2K|SubProjectPath= |NEXUS_JTAG_INDEX=0|ComponentUniqueID=XMCTFELU|Description=Single Port RAM|Comment=RAMS_12x2K|Component Kind=Standard|Footprint= |Library Name=FPGA Memories.IntLib|Library Reference=RAMS_12x2K|Memory_ClockEdge=Rising|Memory_ContentFile= |Memory_Depth=2048|Memory_EnablePin=False|Memory_Type=RAM_SinglePortBlock|Memory_Width=12|Nexus_Core=Memory_Program|PCB3D= |Published=23/04/2004|Publisher=Altium Hobart Technology Center|Signal Integrity= |Simulation= 
Record=NEXUS_CORE|ComponentDesignator=U37|BaseComponentDesignator=U37|DocumentName=TLCDDisplay.SchDoc|LibraryReference=RAMD_8x128|SubProjectPath= |NEXUS_JTAG_INDEX=1|ComponentUniqueID=TNROOVHG|Description=Dual Port RAM|Comment=RAMD_8x128|Component Kind=Standard|Footprint= |Library Name=FPGA Memories.IntLib|Library Reference=RAMD_8x128|Memory_ClockEdge=Rising|Memory_ContentFile= |Memory_DepthA=128|Memory_DepthB=128|Memory_EnablePin=False|Memory_Type=RAM_DualPortBlock|Memory_WidthA=8|Memory_WidthB=8|Nexus_Core=Memory_Program|PCB3D= |Published=23/04/2004|Publisher=Altium Hobart Technology Center|Signal Integrity= |Simulation= 
Record=NEXUS_CORE|ComponentDesignator=U42|BaseComponentDesignator=U42|DocumentName=TLCDDisplay.SchDoc|LibraryReference=RAMS_8x2K|SubProjectPath= |NEXUS_JTAG_INDEX=2|ComponentUniqueID=WOUGYMRE|Description=Single Port RAM|Comment=RAMS_8x2K|Component Kind=Standard|Footprint= |Library Name=FPGA Memories.IntLib|Library Reference=RAMS_8x2K|Memory_ClockEdge=Rising|Memory_ContentFile=font.hex|Memory_Depth=2048|Memory_EnablePin=False|Memory_Type=RAM_SinglePortBlock|Memory_Width=8|Nexus_Core=Memory_Program|PCB3D= |Published=23/04/2004|Publisher=Altium Hobart Technology Center|Signal Integrity= |Simulation= 
Record=NEXUS_CORE_COMPONENT|BaseComponentDesignator=M1|DocumentName=FPGA_165B_StopWatch.SchDoc|LibraryReference=RAMS_12x2K|SubProjectPath= |Configuration= |Description=Single Port RAM|SubPartUniqueId1=XMCTFELU|SubPartDocPath1=FPGA_165B_StopWatch.SchDoc|Comment=RAMS_12x2K|Component Kind=Standard|Footprint= |Library Name=FPGA Memories.IntLib|Library Reference=RAMS_12x2K|Memory_ClockEdge=Rising|Memory_ContentFile= |Memory_Depth=2048|Memory_EnablePin=False|Memory_Type=RAM_SinglePortBlock|Memory_Width=12|Nexus_Core=Memory_Program|PCB3D= |Published=23/04/2004|Publisher=Altium Hobart Technology Center|Signal Integrity= |Simulation= 
Record=NEXUS_CORE_COMPONENT|BaseComponentDesignator=P1|DocumentName=FPGA_165B_StopWatch.SchDoc|LibraryReference=TSK165B_D|SubProjectPath=StopWatch\StopWatch.PrjEmb|Configuration= |Description=TSK165B OCD Microprocessor|SubPartUniqueId1=NXGUPIVJ|SubPartDocPath1=FPGA_165B_StopWatch.SchDoc|ChildCore1=M1|ChildModel1=TSK165B_D_RAM128x8|Comment=TSK165B_D|Component Kind=Standard|Core Revision=1.00.00|Footprint= |Library Name=FPGA Processors.IntLib|Library Reference=TSK165B_D|NEXUS_CORE=Processor_OCDS|NEXUS_JTAG_DEVICE=True|NEXUS_JTAG_ORDER=0|PCB3D= |Published=18/12/2003|Publisher=Altium Hobart Technology Centre|Signal Integrity= |Simulation= 
Record=NEXUS_CORE_COMPONENT|BaseComponentDesignator=U37|DocumentName=TLCDDisplay.SchDoc|LibraryReference=RAMD_8x128|SubProjectPath= |Configuration= |Description=Dual Port RAM|SubPartUniqueId1=TNROOVHG|SubPartDocPath1=TLCDDisplay.SchDoc|Comment=RAMD_8x128|Component Kind=Standard|Footprint= |Library Name=FPGA Memories.IntLib|Library Reference=RAMD_8x128|Memory_ClockEdge=Rising|Memory_ContentFile= |Memory_DepthA=128|Memory_DepthB=128|Memory_EnablePin=False|Memory_Type=RAM_DualPortBlock|Memory_WidthA=8|Memory_WidthB=8|Nexus_Core=Memory_Program|PCB3D= |Published=23/04/2004|Publisher=Altium Hobart Technology Center|Signal Integrity= |Simulation= 
Record=NEXUS_CORE_COMPONENT|BaseComponentDesignator=U42|DocumentName=TLCDDisplay.SchDoc|LibraryReference=RAMS_8x2K|SubProjectPath= |Configuration= |Description=Single Port RAM|SubPartUniqueId1=WOUGYMRE|SubPartDocPath1=TLCDDisplay.SchDoc|Comment=RAMS_8x2K|Component Kind=Standard|Footprint= |Library Name=FPGA Memories.IntLib|Library Reference=RAMS_8x2K|Memory_ClockEdge=Rising|Memory_ContentFile=font.hex|Memory_Depth=2048|Memory_EnablePin=False|Memory_Type=RAM_SinglePortBlock|Memory_Width=8|Nexus_Core=Memory_Program|PCB3D= |Published=23/04/2004|Publisher=Altium Hobart Technology Center|Signal Integrity= |Simulation= 
Record=Configuration|Name=Cyclone12_EB2|DeviceName=EP1C12F324C6
Record=Configuration|Name=Spartan3_400_EB1|DeviceName=XC3S400-4FG456C
Record=Configuration|Name=Spartan3_1000_EB1|DeviceName=XC3S1000-4FG456C
