
---------- Begin Simulation Statistics ----------
final_tick                               968752853500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  59928                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701840                       # Number of bytes of host memory used
host_op_rate                                    60125                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 18451.28                       # Real time elapsed on the host
host_tick_rate                               52503273                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1105751609                       # Number of instructions simulated
sim_ops                                    1109376964                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.968753                       # Number of seconds simulated
sim_ticks                                968752853500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            88.612980                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              148533502                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           167620479                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         24331708                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        219669984                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          18609674                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       18809698                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          200024                       # Number of indirect misses.
system.cpu0.branchPred.lookups              282534337                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1860722                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1811476                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         13356213                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 260666575                       # Number of branches committed
system.cpu0.commit.bw_lim_events             27616469                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5441365                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       70135120                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1050686484                       # Number of instructions committed
system.cpu0.commit.committedOps            1052500467                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1786269940                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.589217                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.334741                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1273260085     71.28%     71.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    302712627     16.95%     88.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     77807091      4.36%     92.58% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     68709253      3.85%     96.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     22363972      1.25%     97.68% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      7454915      0.42%     98.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      4035012      0.23%     98.32% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2310516      0.13%     98.45% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     27616469      1.55%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1786269940                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            20856453                       # Number of function calls committed.
system.cpu0.commit.int_insts               1015884499                       # Number of committed integer instructions.
system.cpu0.commit.loads                    326209198                       # Number of loads committed
system.cpu0.commit.membars                    3625338                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      3625344      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       583865708     55.47%     55.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        8031605      0.76%     56.58% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1811037      0.17%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      328020666     31.17%     87.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     127146057     12.08%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1052500467                       # Class of committed instruction
system.cpu0.commit.refs                     455166751                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1050686484                       # Number of Instructions Simulated
system.cpu0.committedOps                   1052500467                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.840326                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.840326                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            323799973                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred             10983706                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           145349627                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1151742732                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               666592927                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                796114761                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              13364137                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             16367176                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              5128360                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  282534337                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                197917109                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1138190418                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              6763481                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          256                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1181139338                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  25                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles               48679264                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.146118                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         642469827                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         167143176                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.610848                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1805000158                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.655377                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.911946                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               972438293     53.87%     53.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               620030460     34.35%     88.23% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               109904743      6.09%     94.31% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                78740302      4.36%     98.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                18650160      1.03%     99.71% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2973182      0.16%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  338072      0.02%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     681      0.00%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1924265      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1805000158                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       53                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      27                       # number of floating regfile writes
system.cpu0.idleCycles                      128605131                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            13501177                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               266672122                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.573821                       # Inst execution rate
system.cpu0.iew.exec_refs                   494164504                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 132852603                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              277031043                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            363737184                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1816619                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          7541620                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           134001976                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1122621435                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            361311901                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         10910661                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1109543225                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1676698                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2107528                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              13364137                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              5732737                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        79546                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        16526004                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        86276                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         8416                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      3905516                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     37527986                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      5044423                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          8416                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1180559                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      12320618                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                495467057                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1097561533                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.838732                       # average fanout of values written-back
system.cpu0.iew.wb_producers                415563838                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.567624                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1097630712                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1354488489                       # number of integer regfile reads
system.cpu0.int_regfile_writes              705958856                       # number of integer regfile writes
system.cpu0.ipc                              0.543382                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.543382                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          3626817      0.32%      0.32% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            607158659     54.19%     54.51% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             8140467      0.73%     55.24% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1811524      0.16%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              3      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           368201296     32.86%     88.26% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          131515060     11.74%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             18      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1120453886                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     67                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                130                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           55                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                74                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2054680                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001834                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 325223     15.83%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     8      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1533318     74.63%     90.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               196127      9.55%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1118881682                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4048074194                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1097561478                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1192749982                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1117178337                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1120453886                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            5443098                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       70120965                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           111714                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved          1733                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     23231212                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1805000158                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.620750                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.845355                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1018263638     56.41%     56.41% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          534608863     29.62%     86.03% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          183127165     10.15%     96.18% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           59141774      3.28%     99.45% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            8441493      0.47%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             519727      0.03%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             608569      0.03%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             162082      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             126847      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1805000158                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.579464                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         17258983                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         3734404                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           363737184                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          134001976                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1501                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1933605289                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     3900440                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              296756077                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            670577015                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              12137580                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               682103792                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               5347966                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                30422                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1392744997                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1142753804                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          742898373                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                784711554                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              10096834                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              13364137                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             27929829                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                72321354                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               53                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1392744944                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        134769                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4666                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 24229527                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4658                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  2881270052                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2264015304                       # The number of ROB writes
system.cpu0.timesIdled                       19431033                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1465                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            94.472153                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                8797142                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             9311889                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1644855                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         16977817                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            318278                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         481683                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          163405                       # Number of indirect misses.
system.cpu1.branchPred.lookups               18589799                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         4623                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1811198                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           943995                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  12200129                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1088075                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5434252                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       17493704                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            55065125                       # Number of instructions committed
system.cpu1.commit.committedOps              56876497                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    326712558                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.174087                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.808972                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    302558248     92.61%     92.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     12094669      3.70%     96.31% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      4133430      1.27%     97.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3749278      1.15%     98.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       906356      0.28%     99.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       343174      0.11%     99.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1654056      0.51%     99.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       185272      0.06%     99.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1088075      0.33%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    326712558                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              502092                       # Number of function calls committed.
system.cpu1.commit.int_insts                 52962569                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16124059                       # Number of loads committed
system.cpu1.commit.membars                    3622519                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      3622519      6.37%      6.37% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        32003426     56.27%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       17935257     31.53%     94.17% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3315154      5.83%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         56876497                       # Class of committed instruction
system.cpu1.commit.refs                      21250423                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   55065125                       # Number of Instructions Simulated
system.cpu1.committedOps                     56876497                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.995138                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.995138                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            283689583                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               708233                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             7989516                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              79128359                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                13158990                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 27575690                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                944427                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1081096                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4172265                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   18589799                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 13131486                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    313417384                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               129870                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      89356452                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   7                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles           37                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                3290584                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.056312                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          14478235                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           9115420                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.270676                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         329540955                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.281384                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.762341                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               275433207     83.58%     83.58% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                30864447      9.37%     92.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                13583647      4.12%     97.07% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 5908335      1.79%     98.86% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2536056      0.77%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  472466      0.14%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  739003      0.22%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      13      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    3781      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           329540955                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         582074                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              986247                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                14255055                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.189684                       # Inst execution rate
system.cpu1.iew.exec_refs                    22260996                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5209071                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              246103615                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             21168069                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2535266                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1533548                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             6738774                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           74361429                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             17051925                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           726128                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             62619216                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1682869                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1486738                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                944427                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              5094552                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        15771                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          293225                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        10420                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          469                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         2323                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      5044010                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1612410                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           469                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       192849                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        793398                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 35403957                       # num instructions consuming a value
system.cpu1.iew.wb_count                     62289871                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.853274                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 30209283                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.188687                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      62304684                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                78135382                       # number of integer regfile reads
system.cpu1.int_regfile_writes               41301965                       # number of integer regfile writes
system.cpu1.ipc                              0.166802                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.166802                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          3622620      5.72%      5.72% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             37357952     58.98%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  47      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            18953040     29.92%     94.61% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3411585      5.39%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              63345344                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1837744                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.029012                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 240310     13.08%     13.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     13.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     13.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     13.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     13.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     13.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     13.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     13.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     13.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     13.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     13.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     13.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     13.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     13.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     13.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     13.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     13.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     13.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     13.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     13.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     13.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     13.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     13.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     13.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     13.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     13.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     13.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     13.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     13.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     13.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     13.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     13.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     13.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     13.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     13.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     13.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     13.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     13.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     13.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     13.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     13.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     13.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     13.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     13.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     13.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1434403     78.05%     91.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               163027      8.87%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              61560452                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         458165069                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     62289859                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         91846713                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  66753820                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 63345344                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            7607609                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       17484931                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            95710                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       2173357                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     11932885                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    329540955                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.192223                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.625198                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          288661506     87.60%     87.60% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           28433409      8.63%     96.22% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            6663462      2.02%     98.25% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2848616      0.86%     99.11% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2238200      0.68%     99.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             234604      0.07%     99.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             354237      0.11%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              67447      0.02%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              39474      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      329540955                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.191884                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         15060406                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1727477                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            21168069                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            6738774                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                     96                       # number of misc regfile reads
system.cpu1.numCycles                       330123029                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1607363264                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              263665710                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             37987843                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              11552421                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                15083461                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1837240                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                13862                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             95715592                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              77497497                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           52218430                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 28265345                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               7132886                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                944427                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             21563592                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                14230587                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        95715580                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         18420                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               609                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 22339745                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           609                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   399994489                       # The number of ROB reads
system.cpu1.rob.rob_writes                  151572432                       # The number of ROB writes
system.cpu1.timesIdled                          23881                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          6664230                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 2223                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             6699939                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                158525                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      9142621                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      18221280                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       342598                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       116738                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     46242126                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      3533855                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     92465642                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        3650593                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 968752853500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            6851259                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2776470                       # Transaction distribution
system.membus.trans_dist::CleanEvict          6302043                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              342                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            248                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2290578                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2290576                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6851259                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           340                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     27363115                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               27363115                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    762771520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               762771520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              517                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           9142767                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 9142767    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             9142767                       # Request fanout histogram
system.membus.respLayer1.occupancy        47268695360                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         31712250197                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   968752853500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 968752853500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 968752853500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 968752853500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 968752853500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   968752853500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 968752853500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 968752853500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 968752853500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 968752853500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 10                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       390044500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   440795145.109239                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            5    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       145000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1049444500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   966802631000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1950222500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 968752853500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    170397212                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       170397212                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    170397212                       # number of overall hits
system.cpu0.icache.overall_hits::total      170397212                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     27519896                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      27519896                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     27519896                       # number of overall misses
system.cpu0.icache.overall_misses::total     27519896                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 354008246492                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 354008246492                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 354008246492                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 354008246492                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    197917108                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    197917108                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    197917108                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    197917108                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.139048                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.139048                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.139048                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.139048                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 12863.720360                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 12863.720360                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 12863.720360                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 12863.720360                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3684                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               67                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    54.985075                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     24784264                       # number of writebacks
system.cpu0.icache.writebacks::total         24784264                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      2735596                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      2735596                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      2735596                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      2735596                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     24784300                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     24784300                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     24784300                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     24784300                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 305900106494                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 305900106494                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 305900106494                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 305900106494                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.125226                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.125226                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.125226                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.125226                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12342.495309                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12342.495309                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12342.495309                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12342.495309                       # average overall mshr miss latency
system.cpu0.icache.replacements              24784264                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    170397212                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      170397212                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     27519896                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     27519896                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 354008246492                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 354008246492                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    197917108                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    197917108                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.139048                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.139048                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 12863.720360                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 12863.720360                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      2735596                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      2735596                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     24784300                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     24784300                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 305900106494                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 305900106494                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.125226                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.125226                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12342.495309                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12342.495309                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 968752853500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999957                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          195180119                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         24784267                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.875162                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            97500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999957                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        420618515                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       420618515                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 968752853500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    441157749                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       441157749                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    441157749                       # number of overall hits
system.cpu0.dcache.overall_hits::total      441157749                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     26572338                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      26572338                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     26572338                       # number of overall misses
system.cpu0.dcache.overall_misses::total     26572338                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 761009673142                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 761009673142                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 761009673142                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 761009673142                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    467730087                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    467730087                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    467730087                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    467730087                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.056811                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.056811                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.056811                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.056811                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 28639.168791                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 28639.168791                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 28639.168791                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 28639.168791                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      4349672                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       226284                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            94046                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2723                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    46.250473                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    83.100992                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     19699042                       # number of writebacks
system.cpu0.dcache.writebacks::total         19699042                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      7624171                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      7624171                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      7624171                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      7624171                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     18948167                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     18948167                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     18948167                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     18948167                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 373772567018                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 373772567018                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 373772567018                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 373772567018                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.040511                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.040511                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.040511                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.040511                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 19726.054083                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19726.054083                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 19726.054083                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19726.054083                       # average overall mshr miss latency
system.cpu0.dcache.replacements              19699042                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    319785193                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      319785193                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     20801898                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     20801898                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 498697066000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 498697066000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    340587091                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    340587091                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.061077                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.061077                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 23973.632887                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 23973.632887                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      4141837                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      4141837                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     16660061                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     16660061                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 281865457500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 281865457500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.048916                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.048916                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 16918.632981                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16918.632981                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    121372556                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     121372556                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      5770440                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      5770440                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 262312607142                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 262312607142                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    127142996                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    127142996                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.045385                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.045385                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 45457.990576                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 45457.990576                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      3482334                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      3482334                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2288106                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2288106                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  91907109518                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  91907109518                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.017996                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.017996                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 40167.330324                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 40167.330324                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1807                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1807                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1344                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1344                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      9462500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      9462500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3151                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3151                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.426531                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.426531                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  7040.550595                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  7040.550595                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1329                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1329                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           15                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           15                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       908500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       908500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.004760                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.004760                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 60566.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 60566.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2942                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2942                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          138                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          138                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       649500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       649500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.044805                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.044805                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4706.521739                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4706.521739                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          138                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          138                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       511500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       511500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.044805                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.044805                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3706.521739                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3706.521739                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1050947                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1050947                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       760529                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       760529                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  65444755500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  65444755500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1811476                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1811476                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.419839                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.419839                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 86051.623935                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 86051.623935                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       760529                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       760529                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  64684226500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  64684226500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.419839                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.419839                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 85051.623935                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 85051.623935                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 968752853500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.986504                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          461922292                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         19708464                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            23.437762                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           294500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.986504                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999578                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999578                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        958804084                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       958804084                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 968752853500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            24690795                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            17775472                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               26269                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              300256                       # number of demand (read+write) hits
system.l2.demand_hits::total                 42792792                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           24690795                       # number of overall hits
system.l2.overall_hits::.cpu0.data           17775472                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              26269                       # number of overall hits
system.l2.overall_hits::.cpu1.data             300256                       # number of overall hits
system.l2.overall_hits::total                42792792                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             93496                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1922190                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3160                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1410386                       # number of demand (read+write) misses
system.l2.demand_misses::total                3429232                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            93496                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1922190                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3160                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1410386                       # number of overall misses
system.l2.overall_misses::total               3429232                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   7927592000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 185120510500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    295208500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 143169919500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     336513230500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   7927592000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 185120510500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    295208500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 143169919500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    336513230500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        24784291                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        19697662                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           29429                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1710642                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             46222024                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       24784291                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       19697662                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          29429                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1710642                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            46222024                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.003772                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.097585                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.107377                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.824478                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.074190                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.003772                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.097585                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.107377                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.824478                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.074190                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 84790.707624                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 96307.082286                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 93420.411392                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 101511.160420                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 98130.785698                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 84790.707624                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 96307.082286                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 93420.411392                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 101511.160420                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 98130.785698                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                104                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         4                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs             26                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   5308021                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             2776470                       # number of writebacks
system.l2.writebacks::total                   2776470                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            145                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         199062                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            118                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          95043                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              294368                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           145                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        199062                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           118                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         95043                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             294368                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        93351                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1723128                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3042                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1315343                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3134864                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        93351                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1723128                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3042                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1315343                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      6135092                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          9269956                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   6984097000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 154079862000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    258410500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 122413276002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 283735645502                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   6984097000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 154079862000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    258410500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 122413276002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 482510699152                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 766246344654                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.003767                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.087479                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.103367                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.768918                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.067822                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.003767                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.087479                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.103367                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.768918                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.200553                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 74815.449219                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 89418.697856                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 84947.567390                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 93065.668804                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90509.714457                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 74815.449219                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 89418.697856                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 84947.567390                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 93065.668804                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 78647.671323                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82659.113447                       # average overall mshr miss latency
system.l2.replacements                       12570882                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      4527551                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4527551                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      4527551                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4527551                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     41532301                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         41532301                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     41532301                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     41532301                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      6135092                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        6135092                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 482510699152                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 482510699152                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 78647.671323                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 78647.671323                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    3                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            31                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            24                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 55                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       148000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        91000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       239000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           33                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           25                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               58                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.939394                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.960000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.948276                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  4774.193548                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  3791.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4345.454545                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           31                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           24                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            55                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       616500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       482000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1098500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.939394                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.960000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.948276                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19887.096774                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20083.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19972.727273                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               15                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           16                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             20                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           12                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           15                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        60000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       242500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       302500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20208.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20166.666667                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1689743                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           123411                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1813154                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1348315                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1092021                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2440336                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 132658861500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 111598614000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  244257475500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3038058                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1215432                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           4253490                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.443808                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.898463                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.573726                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 98388.626916                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 102194.567687                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 100091.739621                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       111353                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        57107                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           168460                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1236962                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1034914                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2271876                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 111612039500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  96245421002                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 207857460502                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.407155                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.851478                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.534120                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 90230.774672                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 92998.472339                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91491.551696                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      24690795                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         26269                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           24717064                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        93496                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3160                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            96656                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   7927592000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    295208500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   8222800500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     24784291                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        29429                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       24813720                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.003772                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.107377                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003895                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 84790.707624                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 93420.411392                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85072.840796                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          145                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          118                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           263                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        93351                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3042                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        96393                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   6984097000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    258410500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   7242507500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.003767                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.103367                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003885                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 74815.449219                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 84947.567390                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75135.201726                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     16085729                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       176845                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          16262574                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       573875                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       318365                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          892240                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  52461649000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  31571305500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  84032954500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     16659604                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       495210                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      17154814                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.034447                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.642889                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.052011                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 91416.508822                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 99167.011135                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 94182.007644                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        87709                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        37936                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       125645                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       486166                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       280429                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       766595                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  42467822500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  26167855000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  68635677500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.029182                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.566283                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.044687                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 87352.514368                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 93313.655150                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89533.166144                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          167                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            3                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               170                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          560                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           16                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             576                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     14657500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      1174500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     15832000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          727                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           19                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           746                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.770289                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.842105                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.772118                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 26174.107143                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 73406.250000                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 27486.111111                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          242                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           11                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          253                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          318                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            5                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          323                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      6457484                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       110499                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      6567983                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.437414                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.263158                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.432976                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20306.553459                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 22099.800000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20334.312693                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 968752853500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 968752853500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999932                       # Cycle average of tags in use
system.l2.tags.total_refs                    97994535                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  12571288                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.795107                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.681484                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.383327                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.589376                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.011707                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.872901                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    22.461137                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.432523                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.068489                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.134209                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000183                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.013639                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.350955                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            56                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024             8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           56                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.875000                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.125000                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 750832960                       # Number of tag accesses
system.l2.tags.data_accesses                750832960                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 968752853500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       5974528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     111003840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        194688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      84748224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    383156160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          585077440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      5974528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       194688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       6169216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    177694080                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       177694080                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          93352                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1734435                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3042                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1324191                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      5986815                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             9141835                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2776470                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2776470                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          6167237                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        114584272                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           200968                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         87481780                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    395514871                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             603949127                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      6167237                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       200968                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6368204                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      183425607                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            183425607                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      183425607                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         6167237                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       114584272                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          200968                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        87481780                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    395514871                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            787374734                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2752340.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     93351.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1694690.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3042.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1299602.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   5969478.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.007660924750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       169419                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       169419                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            17784586                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2590541                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     9141835                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2776470                       # Number of write requests accepted
system.mem_ctrls.readBursts                   9141835                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2776470                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  81672                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 24130                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            457961                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            448119                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            485062                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            616597                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            562974                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            673294                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            652234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            640379                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            668479                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            641102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           721626                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           468445                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           577185                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           534902                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           415569                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           496235                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            141916                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            135666                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            133575                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            123593                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            177630                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            210595                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            214857                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            212508                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            223418                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            212061                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           196856                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           151026                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           183095                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           160249                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           126832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           148439                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.11                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.84                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 276955960309                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                45300815000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            446834016559                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     30568.54                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                49318.54                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  7051233                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1634256                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.83                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                59.38                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               9141835                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2776470                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1795240                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1902087                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2064489                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1201509                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  957171                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  670166                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  184532                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  132074                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   89549                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   25891                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  16289                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  10262                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   4819                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   3057                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1746                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    899                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                    277                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                    101                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  14863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  16333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  64608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 129836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 168745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 181389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 182994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 182605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 183000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 183876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 186003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 193158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 183099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 180001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 175677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 173019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 172385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 173900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   4391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3126984                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    241.765279                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   173.370473                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   231.776840                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       884099     28.27%     28.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1398345     44.72%     72.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       291056      9.31%     82.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       211869      6.78%     89.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        87976      2.81%     91.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        45155      1.44%     93.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        40595      1.30%     94.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        26420      0.84%     95.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       141469      4.52%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3126984                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       169419                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      53.477809                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    303.855694                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       169414    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::122880-126975            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        169419                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       169419                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.245616                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.229786                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.751532                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           150841     89.03%     89.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2014      1.19%     90.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            11967      7.06%     97.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3242      1.91%     99.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1008      0.59%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              235      0.14%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               70      0.04%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               30      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                8      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        169419                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              579850432                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5227008                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               176148224                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               585077440                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            177694080                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       598.55                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       181.83                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    603.95                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    183.43                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.10                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.68                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.42                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  968752845500                       # Total gap between requests
system.mem_ctrls.avgGap                      81282.77                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      5974464                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    108460160                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       194688                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     83174528                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    382046592                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    176148224                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 6167170.479462231509                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 111958545.059397861362                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 200967.666104531381                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 85857324.393419191241                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 394369513.978417396545                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 181829889.185456752777                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        93352                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1734435                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3042                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1324191                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      5986815                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2776470                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3126892515                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  82514983197                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    130450053                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  67592217619                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 293469473175                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 23065407442162                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     33495.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     47574.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     42882.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     51044.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     49019.30                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8307457.83                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    73.53                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          11315343480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           6014232510                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         32298097020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7318314720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     76472279520.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     172112244990                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     227064468480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       532594980720                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        549.773845                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 588403909401                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  32348680000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 348000264099                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          11011365120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           5852671770                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         32391466800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         7048774800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     76472279520.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     264228984540                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     149492477280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       546498019830                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        564.125327                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 385747689920                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  32348680000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 550656483580                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                161                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           81                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    9918122950.617285                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   44486463279.089027                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           77     95.06%     95.06% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.23%     96.30% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.23%     97.53% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.23%     98.77% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::3e+11-3.5e+11            1      1.23%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        76500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 321524735000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             81                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   165384894500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 803367959000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 968752853500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     13099456                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13099456                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     13099456                       # number of overall hits
system.cpu1.icache.overall_hits::total       13099456                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        32030                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         32030                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        32030                       # number of overall misses
system.cpu1.icache.overall_misses::total        32030                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    718298500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    718298500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    718298500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    718298500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     13131486                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13131486                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     13131486                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13131486                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002439                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002439                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002439                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002439                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 22425.803934                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 22425.803934                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 22425.803934                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 22425.803934                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           19                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           19                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        29397                       # number of writebacks
system.cpu1.icache.writebacks::total            29397                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         2601                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2601                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         2601                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2601                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        29429                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        29429                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        29429                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        29429                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    644852000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    644852000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    644852000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    644852000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002241                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002241                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002241                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002241                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 21912.127493                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 21912.127493                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 21912.127493                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 21912.127493                       # average overall mshr miss latency
system.cpu1.icache.replacements                 29397                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     13099456                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13099456                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        32030                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        32030                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    718298500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    718298500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     13131486                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13131486                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002439                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002439                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 22425.803934                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 22425.803934                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         2601                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2601                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        29429                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        29429                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    644852000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    644852000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002241                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002241                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 21912.127493                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 21912.127493                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 968752853500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.989271                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           13020360                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            29397                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           442.914583                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        323494500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.989271                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999665                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999665                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         26292401                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        26292401                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 968752853500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     16364179                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16364179                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     16364179                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16364179                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3651408                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3651408                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3651408                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3651408                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 310958115796                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 310958115796                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 310958115796                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 310958115796                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     20015587                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20015587                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     20015587                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20015587                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.182428                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.182428                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.182428                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.182428                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 85161.153121                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 85161.153121                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 85161.153121                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 85161.153121                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs       997932                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       146800                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            17379                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1523                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    57.421716                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    96.388707                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1710013                       # number of writebacks
system.cpu1.dcache.writebacks::total          1710013                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2639711                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2639711                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2639711                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2639711                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1011697                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1011697                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1011697                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1011697                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  87068528326                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  87068528326                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  87068528326                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  87068528326                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.050545                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050545                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.050545                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050545                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 86061.862718                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 86061.862718                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 86061.862718                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 86061.862718                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1710013                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     14501127                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       14501127                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2199733                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2199733                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 156508826500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 156508826500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     16700860                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     16700860                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.131714                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.131714                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 71149.010584                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 71149.010584                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1704302                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1704302                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       495431                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       495431                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  34480403500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  34480403500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.029665                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.029665                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 69596.782398                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 69596.782398                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1863052                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1863052                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1451675                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1451675                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 154449289296                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 154449289296                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3314727                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3314727                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.437947                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.437947                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 106393.848000                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 106393.848000                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       935409                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       935409                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       516266                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       516266                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  52588124826                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  52588124826                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.155749                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.155749                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 101862.460100                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 101862.460100                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          300                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          300                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          168                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          168                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      7780500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      7780500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          468                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          468                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.358974                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.358974                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 46312.500000                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 46312.500000                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          122                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          122                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           46                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           46                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3237000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3237000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.098291                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.098291                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 70369.565217                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70369.565217                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          323                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          323                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          116                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          116                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       847000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       847000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          439                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          439                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.264237                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.264237                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7301.724138                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7301.724138                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          116                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          116                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       732000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       732000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.264237                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.264237                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6310.344828                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6310.344828                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        35000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        35000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        34000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        34000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1102703                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1102703                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       708495                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       708495                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  63334229000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  63334229000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1811198                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1811198                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.391175                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.391175                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 89392.626624                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 89392.626624                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       708495                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       708495                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  62625734000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  62625734000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.391175                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.391175                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 88392.626624                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 88392.626624                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 968752853500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.867056                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           19183828                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1720090                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.152805                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        323506000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.867056                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.902095                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.902095                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         45375501                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        45375501                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 968752853500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          41969261                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      7304021                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     41695156                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         9794412                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          9448684                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              17                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             340                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           253                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            593                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          4272333                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         4272333                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      24813729                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     17155533                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          746                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          746                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     74352854                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     59106322                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        88255                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      5141075                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             138688506                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3172387456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2521389312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3764864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    218922176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             5916463808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        22039670                       # Total snoops (count)
system.tol2bus.snoopTraffic                 178947776                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         68262501                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.060492                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.245468                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               64249978     94.12%     94.12% # Request fanout histogram
system.tol2bus.snoop_fanout::1                3895756      5.71%     99.83% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 116746      0.17%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                     21      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           68262501                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        92455532491                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       29565335664                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       37187563723                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2581221085                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          44305675                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            25509                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1040712113500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 507273                       # Simulator instruction rate (inst/s)
host_mem_usage                                 707396                       # Number of bytes of host memory used
host_op_rate                                   508937                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2412.13                       # Real time elapsed on the host
host_tick_rate                               29832268                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1223608355                       # Number of instructions simulated
sim_ops                                    1227621006                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.071959                       # Number of seconds simulated
sim_ticks                                 71959260000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            93.190880                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               13148565                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            14109283                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          2414234                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         23599815                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             31645                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          49994                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           18349                       # Number of indirect misses.
system.cpu0.branchPred.lookups               25660621                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        10710                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          4963                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1746040                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  12659569                       # Number of branches committed
system.cpu0.commit.bw_lim_events              3126963                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         513600                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       36328427                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            60338097                       # Number of instructions committed
system.cpu0.commit.committedOps              60590642                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    126440000                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.479205                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.501190                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    104440460     82.60%     82.60% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     12269767      9.70%     92.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      2431103      1.92%     94.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      1878338      1.49%     95.71% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       660698      0.52%     96.24% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       403068      0.32%     96.55% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       457402      0.36%     96.92% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       772201      0.61%     97.53% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      3126963      2.47%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    126440000                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      3067                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               65342                       # Number of function calls committed.
system.cpu0.commit.int_insts                 59333642                       # Number of committed integer instructions.
system.cpu0.commit.loads                     14214770                       # Number of loads committed
system.cpu0.commit.membars                     379845                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       380484      0.63%      0.63% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        43674769     72.08%     72.71% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6327      0.01%     72.72% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1778      0.00%     72.72% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     72.72% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           426      0.00%     72.72% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1279      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           213      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          295      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       14219189     23.47%     96.19% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       2305028      3.80%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          544      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          294      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         60590642                       # Class of committed instruction
system.cpu0.commit.refs                      16525055                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   60338097                       # Number of Instructions Simulated
system.cpu0.committedOps                     60590642                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.345238                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.345238                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             62442027                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               671850                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            11521398                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             105036602                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                12421250                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 54540440                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1747710                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              2019450                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1832474                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   25660621                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  8159166                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    119119867                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               111433                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          857                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     119311043                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 192                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          111                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                4831840                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.181338                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          11446954                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          13180210                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.843145                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         132983901                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.907767                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.068292                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                59088031     44.43%     44.43% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                41932791     31.53%     75.96% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                21603619     16.25%     92.21% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 8286885      6.23%     98.44% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  727999      0.55%     98.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  689523      0.52%     99.51% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  424201      0.32%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   33964      0.03%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  196888      0.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           132983901                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2704                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    2068                       # number of floating regfile writes
system.cpu0.idleCycles                        8523324                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             1928474                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                17686990                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.608224                       # Inst execution rate
system.cpu0.iew.exec_refs                    24206285                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   2417383                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               25210590                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             22933959                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            236807                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           991173                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             2604440                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           96875118                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             21788902                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          1959625                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             86068104                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                289729                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              4979096                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1747710                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              5467270                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       258893                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           52210                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          254                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          327                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           10                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      8719189                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       294155                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           327                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       513150                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       1415324                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 63774278                       # num instructions consuming a value
system.cpu0.iew.wb_count                     83184583                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.810834                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 51710347                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.587847                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      83398127                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               111060360                       # number of integer regfile reads
system.cpu0.int_regfile_writes               63090446                       # number of integer regfile writes
system.cpu0.ipc                              0.426396                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.426396                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           381947      0.43%      0.43% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             62770936     71.31%     71.74% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                6685      0.01%     71.75% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1840      0.00%     71.75% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 22      0.00%     71.75% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                426      0.00%     71.75% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1293      0.00%     71.75% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     71.75% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              7      0.00%     71.75% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                213      0.00%     71.75% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               307      0.00%     71.75% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     71.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     71.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     71.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     71.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     71.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     71.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     71.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     71.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     71.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     71.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     71.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     71.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     71.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     71.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     71.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.75% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     71.75% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            22445653     25.50%     97.25% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            2417325      2.75%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            768      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           307      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              88027729                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3364                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               6710                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3241                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3623                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     690982                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.007850                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 454808     65.82%     65.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    47      0.01%     65.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     42      0.01%     65.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     65.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     65.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     65.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     65.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     65.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     65.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  20      0.00%     65.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     65.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     65.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     65.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     65.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     65.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     65.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     65.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     65.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     65.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     65.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     65.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     65.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     65.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     65.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     65.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     65.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     65.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     65.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     65.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     65.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     65.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     65.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     65.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     65.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     65.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     65.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     65.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     65.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     65.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     65.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     65.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     65.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     65.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     65.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     65.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     65.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                219460     31.76%     97.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                16604      2.40%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                1      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              88333400                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         309925481                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     83181342                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        133156290                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  96129284                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 88027729                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             745834                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       36284478                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           201850                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        232234                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     15591387                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    132983901                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.661943                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.179030                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           86411874     64.98%     64.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           25009952     18.81%     83.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           11213798      8.43%     92.22% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            4741656      3.57%     95.78% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            3600501      2.71%     98.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             760658      0.57%     99.06% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             657152      0.49%     99.56% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             489473      0.37%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              98837      0.07%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      132983901                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.622072                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           482462                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           31449                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            22933959                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            2604440                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   4740                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2229                       # number of misc regfile writes
system.cpu0.numCycles                       141507225                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     2411310                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               37417157                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             45407047                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               1146380                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                14939129                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               9265389                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               314281                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            130997104                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             101381464                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           77034869                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 53240268                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                662638                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1747710                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             11798078                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                31627826                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2764                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       130994340                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles      13841559                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            233138                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  5814097                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        233136                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   220215817                       # The number of ROB reads
system.cpu0.rob.rob_writes                  200405660                       # The number of ROB writes
system.cpu0.timesIdled                         106477                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1392                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            97.199632                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               12647584                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            13011967                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2370141                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         22119116                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             13050                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          16987                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3937                       # Number of indirect misses.
system.cpu1.branchPred.lookups               24098086                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1365                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          4340                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1729848                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  12024998                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2917354                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         275916                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       36779132                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            57518649                       # Number of instructions committed
system.cpu1.commit.committedOps              57653400                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    114549043                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.503308                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.529291                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     93468875     81.60%     81.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     11854692     10.35%     91.95% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2261258      1.97%     93.92% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1760812      1.54%     95.46% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       693132      0.61%     96.06% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       400294      0.35%     96.41% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       467456      0.41%     96.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       725170      0.63%     97.45% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2917354      2.55%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    114549043                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               22155                       # Number of function calls committed.
system.cpu1.commit.int_insts                 56584277                       # Number of committed integer instructions.
system.cpu1.commit.loads                     13515840                       # Number of loads committed
system.cpu1.commit.membars                     203160                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       203160      0.35%      0.35% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        41997774     72.85%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            265      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             318      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       13520180     23.45%     96.65% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1931703      3.35%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         57653400                       # Class of committed instruction
system.cpu1.commit.refs                      15451883                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   57518649                       # Number of Instructions Simulated
system.cpu1.committedOps                     57653400                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.140427                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.140427                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             53245676                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               643354                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            11378604                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             102615894                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                10375637                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 54003315                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1730592                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2015725                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1773380                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   24098086                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  7579724                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    109768101                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                82363                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     114855301                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                4741770                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.195737                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           8989614                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          12660634                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.932915                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         121128600                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.951605                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.017730                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                48981238     40.44%     40.44% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                41396382     34.18%     74.61% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                21087227     17.41%     92.02% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 8135741      6.72%     98.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  702369      0.58%     99.32% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  629764      0.52%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  108338      0.09%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   20101      0.02%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   67440      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           121128600                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        1985867                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1918450                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                17146214                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.677409                       # Inst execution rate
system.cpu1.iew.exec_refs                    23054463                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   2073525                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               25599402                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             22223760                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             97985                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1019328                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2264566                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           94396863                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             20980938                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2038224                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             83398814                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                283471                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              3545399                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1730592                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              4032681                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       220558                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           30919                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           73                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           82                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      8707920                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       328523                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            82                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       526825                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1391625                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 62082963                       # num instructions consuming a value
system.cpu1.iew.wb_count                     80626693                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.810046                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 50290045                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.654892                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      80869677                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               107622379                       # number of integer regfile reads
system.cpu1.int_regfile_writes               61542409                       # number of integer regfile writes
system.cpu1.ipc                              0.467197                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.467197                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           203842      0.24%      0.24% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             61506403     71.99%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 283      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  318      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     72.23% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            21652934     25.34%     97.57% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            2073258      2.43%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              85437038                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     639987                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.007491                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 446458     69.76%     69.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     69.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     69.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     69.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     69.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     69.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     69.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     69.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     69.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     69.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     69.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     69.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     69.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     69.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     69.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     69.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     69.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     69.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     69.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     69.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     69.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     69.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     69.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     69.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     69.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     69.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     69.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     69.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     69.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     69.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     69.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     69.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     69.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     69.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     69.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     69.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     69.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     69.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     69.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     69.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     69.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     69.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     69.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     69.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     69.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                191577     29.93%     99.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 1952      0.31%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              85873183                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         292849177                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     80626693                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        131140407                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  94061562                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 85437038                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             335301                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       36743463                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           206514                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         59385                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     15912248                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    121128600                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.705342                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.204126                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           76246202     62.95%     62.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           23558948     19.45%     82.40% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           11249912      9.29%     91.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            4638219      3.83%     95.51% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3540090      2.92%     98.44% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             714523      0.59%     99.03% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             620985      0.51%     99.54% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             473044      0.39%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              86677      0.07%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      121128600                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.693964                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           336469                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           23743                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            22223760                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2264566                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    682                       # number of misc regfile reads
system.cpu1.numCycles                       123114467                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    20728997                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               36313347                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             43574014                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               1102144                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                12886395                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               8688621                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               302019                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            128184284                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              99091205                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           75731159                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 52640088                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                181692                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1730592                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             10647137                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                32157145                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       128184284                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       6911041                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             93734                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  5283861                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         93752                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   206061166                       # The number of ROB reads
system.cpu1.rob.rob_writes                  195467217                       # The number of ROB writes
system.cpu1.timesIdled                          20161                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          3770055                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 7162                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             3821783                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 83891                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4630225                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       9050501                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       509213                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       202778                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3214915                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1994754                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      6432270                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2197532                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  71959260000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            4509290                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       352907                       # Transaction distribution
system.membus.trans_dist::WritebackClean            4                       # Transaction distribution
system.membus.trans_dist::CleanEvict          4067716                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            40526                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           8872                       # Transaction distribution
system.membus.trans_dist::ReadExReq             70930                       # Transaction distribution
system.membus.trans_dist::ReadExResp            70782                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4509290                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           256                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     13630573                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               13630573                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    315710912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               315710912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            44848                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4629874                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4629874    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4629874                       # Request fanout histogram
system.membus.respLayer1.occupancy        23600109543                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             32.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         11336757955                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              15.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON    71959260000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  71959260000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  71959260000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  71959260000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  71959260000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON    71959260000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  71959260000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  71959260000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  71959260000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  71959260000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                276                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          138                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    8737130.434783                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   13297885.840324                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          138    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        35000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     41802500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            138                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    70753536000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1205724000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  71959260000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      8050863                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         8050863                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      8050863                       # number of overall hits
system.cpu0.icache.overall_hits::total        8050863                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       108301                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        108301                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       108301                       # number of overall misses
system.cpu0.icache.overall_misses::total       108301                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   6816286987                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   6816286987                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   6816286987                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   6816286987                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      8159164                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      8159164                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      8159164                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      8159164                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.013274                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.013274                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.013274                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.013274                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 62938.356867                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 62938.356867                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 62938.356867                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 62938.356867                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        28192                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            5                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              389                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    72.473008                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets            5                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       100743                       # number of writebacks
system.cpu0.icache.writebacks::total           100743                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         7486                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         7486                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         7486                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         7486                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       100815                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       100815                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       100815                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       100815                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   6345819989                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   6345819989                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   6345819989                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   6345819989                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.012356                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.012356                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.012356                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.012356                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 62945.196538                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 62945.196538                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 62945.196538                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 62945.196538                       # average overall mshr miss latency
system.cpu0.icache.replacements                100743                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      8050863                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        8050863                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       108301                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       108301                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   6816286987                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   6816286987                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      8159164                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      8159164                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.013274                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.013274                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 62938.356867                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 62938.356867                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         7486                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         7486                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       100815                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       100815                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   6345819989                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   6345819989                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.012356                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.012356                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 62945.196538                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 62945.196538                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  71959260000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.963050                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            8153070                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           100847                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            80.845935                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.963050                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.998845                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.998845                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         16419143                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        16419143                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  71959260000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     16612333                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16612333                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     16612333                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16612333                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      6069778                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       6069778                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      6069778                       # number of overall misses
system.cpu0.dcache.overall_misses::total      6069778                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 355753315936                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 355753315936                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 355753315936                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 355753315936                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     22682111                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     22682111                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     22682111                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     22682111                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.267602                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.267602                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.267602                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.267602                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 58610.597609                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 58610.597609                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 58610.597609                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 58610.597609                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     11204950                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        27848                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           283806                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            415                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    39.481019                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    67.103614                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1592246                       # number of writebacks
system.cpu0.dcache.writebacks::total          1592246                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      4421273                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      4421273                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      4421273                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      4421273                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1648505                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1648505                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1648505                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1648505                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 102834598845                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 102834598845                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 102834598845                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 102834598845                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.072679                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.072679                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.072679                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.072679                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 62380.519832                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 62380.519832                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 62380.519832                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 62380.519832                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1592218                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     15044832                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       15044832                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      5458717                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      5458717                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 318443959500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 318443959500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     20503549                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20503549                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.266233                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.266233                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 58336.777580                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 58336.777580                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      3931602                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      3931602                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1527115                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1527115                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  96647900000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  96647900000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.074481                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.074481                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 63287.899078                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 63287.899078                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1567501                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1567501                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       611061                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       611061                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  37309356436                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  37309356436                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      2178562                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      2178562                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.280488                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.280488                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 61056.680816                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 61056.680816                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       489671                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       489671                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       121390                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       121390                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   6186698845                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   6186698845                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.055720                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.055720                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 50965.473639                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 50965.473639                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       126062                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       126062                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1291                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1291                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     41263500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     41263500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       127353                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       127353                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.010137                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.010137                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 31962.432223                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 31962.432223                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          937                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          937                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          354                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          354                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      4178500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      4178500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002780                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002780                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 11803.672316                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11803.672316                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       121811                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       121811                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         4864                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         4864                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     31394000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     31394000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       126675                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       126675                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.038397                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.038397                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6454.358553                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6454.358553                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         4794                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         4794                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     26648000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     26648000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.037845                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.037845                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  5558.614935                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5558.614935                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data      1004000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total      1004000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       956000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       956000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2073                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2073                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         2890                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         2890                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     51732500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     51732500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         4963                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         4963                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.582309                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.582309                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 17900.519031                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 17900.519031                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            3                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            3                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         2887                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         2887                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     48783500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     48783500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.581705                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.581705                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 16897.644614                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 16897.644614                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  71959260000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.851250                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           18523853                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1629465                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            11.368058                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.851250                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.995352                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.995352                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         47511637                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        47511637                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  71959260000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               38311                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              591041                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                5847                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              561211                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1196410                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              38311                       # number of overall hits
system.l2.overall_hits::.cpu0.data             591041                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               5847                       # number of overall hits
system.l2.overall_hits::.cpu1.data             561211                       # number of overall hits
system.l2.overall_hits::total                 1196410                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             62440                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            999129                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             13763                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            877500                       # number of demand (read+write) misses
system.l2.demand_misses::total                1952832                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            62440                       # number of overall misses
system.l2.overall_misses::.cpu0.data           999129                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            13763                       # number of overall misses
system.l2.overall_misses::.cpu1.data           877500                       # number of overall misses
system.l2.overall_misses::total               1952832                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   5775684000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  92310136499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1312045500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  81605149499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     181003015498                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   5775684000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  92310136499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1312045500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  81605149499                       # number of overall miss cycles
system.l2.overall_miss_latency::total    181003015498                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          100751                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1590170                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           19610                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1438711                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3149242                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         100751                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1590170                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          19610                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1438711                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3149242                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.619746                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.628316                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.701836                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.609921                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.620096                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.619746                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.628316                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.701836                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.609921                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.620096                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 92499.743754                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 92390.608719                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 95331.359442                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 92997.321366                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 92687.448535                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 92499.743754                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 92390.608719                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 95331.359442                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 92997.321366                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 92687.448535                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               3579                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                        64                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      55.921875                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   2456322                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              352906                       # number of writebacks
system.l2.writebacks::total                    352906                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            485                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         137923                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            419                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         108712                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              247539                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           485                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        137923                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           419                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        108712                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             247539                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        61955                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       861206                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        13344                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       768788                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1705293                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        61955                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       861206                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        13344                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       768788                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      3067366                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4772659                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   5126711001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  76253421015                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1157904006                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  68247267514                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 150785303536                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   5126711001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  76253421015                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1157904006                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  68247267514                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 212192050474                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 362977354010                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.614932                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.541581                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.680469                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.534359                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.541493                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.614932                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.541581                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.680469                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.534359                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.515495                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 82748.946832                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 88542.603065                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 86773.381745                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 88772.545245                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 88421.933085                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 82748.946832                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 88542.603065                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 86773.381745                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 88772.545245                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 69177.284509                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76053.485910                       # average overall mshr miss latency
system.l2.replacements                        6393802                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       466170                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           466170                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            1                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              1                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks       466171                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       466171                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks      2249794                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2249794                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            4                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              4                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      2249798                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2249798                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000002                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000002                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            4                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            4                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000002                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000002                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      3067366                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        3067366                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 212192050474                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 212192050474                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 69177.284509                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 69177.284509                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            3207                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            3422                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 6629                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          1981                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          2147                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               4128                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1745000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      2178000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      3923000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         5188                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         5569                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            10757                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.381843                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.385527                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.383750                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data   880.868248                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1014.438752                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   950.339147                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            4                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               7                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         1978                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         2143                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          4121                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     39816986                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     43080483                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     82897469                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.381264                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.384809                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.383099                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20129.922144                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20102.885208                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20115.862412                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           134                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           142                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                276                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          376                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          168                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              544                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      1332000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       477500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      1809500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          510                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          310                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            820                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.737255                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.541935                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.663415                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  3542.553191                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  2842.261905                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3326.286765                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            4                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            4                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             8                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          372                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          164                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          536                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      7677500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      3332500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     11010000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.729412                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.529032                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.653659                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20638.440860                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20320.121951                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20541.044776                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            26814                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            24129                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 50943                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          64309                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          34777                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               99086                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   5439319500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   3091498000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    8530817500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        91123                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        58906                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            150029                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.705738                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.590381                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.660446                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 84580.999549                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 88894.901803                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86095.084068                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        22173                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         6620                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            28793                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        42136                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        28157                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          70293                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   3689028500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   2448913500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6137942000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.462408                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.477999                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.468529                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 87550.514999                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 86973.523458                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87319.391689                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         38311                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          5847                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              44158                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        62440                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        13763                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            76203                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   5775684000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1312045500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   7087729500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       100751                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        19610                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         120361                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.619746                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.701836                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.633120                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 92499.743754                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 95331.359442                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 93011.160978                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          485                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          419                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           904                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        61955                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        13344                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        75299                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   5126711001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1157904006                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   6284615007                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.614932                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.680469                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.625610                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 82748.946832                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 86773.381745                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 83462.131064                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       564227                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       537082                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1101309                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       934820                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       842723                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1777543                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  86870816999                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  78513651499                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 165384468498                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      1499047                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1379805                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2878852                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.623610                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.610755                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.617449                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 92927.854559                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 93166.617618                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 93041.050764                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       115750                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       102092                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       217842                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       819070                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       740631                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1559701                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  72564392515                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  65798354014                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 138362746529                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.546394                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.536765                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.541779                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 88593.639756                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 88840.939704                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88711.071243                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          116                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           31                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               147                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          495                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           84                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             579                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     15366500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       461500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     15828000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          611                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          115                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           726                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.810147                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.730435                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.797521                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 31043.434343                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  5494.047619                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 27336.787565                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          330                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           11                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          341                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          165                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           73                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          238                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      3389982                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1444000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      4833982                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.270049                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.634783                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.327824                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20545.345455                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19780.821918                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20310.848739                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  71959260000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  71959260000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999810                       # Cycle average of tags in use
system.l2.tags.total_refs                     8499832                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6394336                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.329275                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      16.495890                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.344816                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        4.902080                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.074525                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        4.257436                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    37.925063                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.257748                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.005388                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.076595                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.001164                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.066522                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.592579                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999997                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            42                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.656250                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.343750                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  53415768                       # Number of tag accesses
system.l2.tags.data_accesses                 53415768                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  71959260000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3965312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      55299456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        854080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      49334144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    183671616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          293124608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3965312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       854080                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4819392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     22586048                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        22586048                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          61958                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         864054                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          13345                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         770846                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      2869869                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4580072                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       352907                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             352907                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         55104958                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        768482833                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         11868938                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        685584371                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   2552438922                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            4073480022                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     55104958                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     11868938                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         66973896                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      313872711                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            313872711                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      313872711                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        55104958                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       768482833                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        11868938                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       685584371                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   2552438922                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4387352733                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    341066.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     61957.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    850243.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     13345.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    761083.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   2860045.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000470930250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        20889                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        20889                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             8025106                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             321807                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4580072                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     352911                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4580072                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   352911                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  33399                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 11845                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            170853                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            197383                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            193171                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            194324                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            265721                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            258835                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            251547                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            220976                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            219254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            199938                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           331610                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           206783                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           188222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           327878                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           628205                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           691973                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             14726                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             14697                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             13681                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             18465                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             25546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             30566                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             28046                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             23501                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             20512                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             18683                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            25303                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            23277                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            13981                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            18646                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            27161                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            24273                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       5.14                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.58                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 116993579467                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                22733365000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            202243698217                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     25731.69                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                44481.69                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4013609                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  304750                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.35                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4580072                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               352911                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  588790                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  681334                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  771513                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  604820                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  525470                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  425688                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  303158                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  223671                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  156439                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  102474                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  68149                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  43281                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  24576                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  13719                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   7415                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   3649                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   1717                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                    721                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     80                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  12713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  17591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  19800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  21030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  21748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  22032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  22125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  22172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  22442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  23141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  22400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  21893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  21615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  21426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  21340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  21284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       569377                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    549.400148                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   400.374994                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   377.629186                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        32968      5.79%      5.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       162402     28.52%     34.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        59477     10.45%     44.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        50578      8.88%     53.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        29013      5.10%     58.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        18244      3.20%     61.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        16547      2.91%     64.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        13510      2.37%     67.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       186638     32.78%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       569377                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        20889                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     217.649576                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    130.781786                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    287.321492                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         14523     69.52%     69.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511         4270     20.44%     89.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767         1562      7.48%     97.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023          380      1.82%     99.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           54      0.26%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           25      0.12%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791           14      0.07%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047           13      0.06%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            7      0.03%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            7      0.03%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            3      0.01%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            2      0.01%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            1      0.00%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            1      0.00%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            2      0.01%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            2      0.01%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            7      0.03%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375           13      0.06%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         20889                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        20889                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.327445                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.306627                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.862321                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            17855     85.48%     85.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              438      2.10%     87.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1715      8.21%     95.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              642      3.07%     98.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              174      0.83%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               45      0.22%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               16      0.08%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         20889                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              290987072                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2137536                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                21828096                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               293124608                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             22586304                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      4043.78                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       303.34                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   4073.48                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    313.88                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        33.96                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    31.59                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.37                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   71959173500                       # Total gap between requests
system.mem_ctrls.avgGap                      14587.35                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3965248                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     54415552                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       854080                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     48709312                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    183042880                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     21828096                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 55104068.607709422708                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 756199438.404452800751                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 11868938.063009541482                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 676901235.504645347595                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 2543701533.339837074280                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 303339639.679451942444                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        61958                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       864054                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        13345                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       770846                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      2869869                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       352911                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2553497034                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  40507696556                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    601761668                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  36328675656                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 122252067303                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1772526343115                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     41213.35                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     46880.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     45092.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     47128.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     42598.48                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5022587.40                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    88.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2512044780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1335191055                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         19948181820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          896983920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5680502880.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      31884361320                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        782367360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        63039633135                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        876.046156                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1733355729                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2402920000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  67822984271                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1553314140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            825594660                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         12515063400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          883370160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5680502880.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      29554034880                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2744747520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        53756627640                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        747.042530                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   6780158324                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2402920000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  62776181676                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                894                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          448                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    23219308.035714                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   71044170.240625                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          448    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        16000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    755180500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            448                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    61557010000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  10402250000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  71959260000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      7559088                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         7559088                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      7559088                       # number of overall hits
system.cpu1.icache.overall_hits::total        7559088                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        20636                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         20636                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        20636                       # number of overall misses
system.cpu1.icache.overall_misses::total        20636                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1490832000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1490832000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1490832000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1490832000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      7579724                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      7579724                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      7579724                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      7579724                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002723                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002723                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002723                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002723                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 72244.233379                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 72244.233379                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 72244.233379                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 72244.233379                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          259                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    86.333333                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        19610                       # number of writebacks
system.cpu1.icache.writebacks::total            19610                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1026                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1026                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1026                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1026                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        19610                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        19610                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        19610                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        19610                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1407936500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1407936500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1407936500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1407936500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002587                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002587                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002587                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002587                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 71796.863845                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 71796.863845                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 71796.863845                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 71796.863845                       # average overall mshr miss latency
system.cpu1.icache.replacements                 19610                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      7559088                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        7559088                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        20636                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        20636                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1490832000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1490832000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      7579724                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      7579724                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002723                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002723                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 72244.233379                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 72244.233379                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1026                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1026                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        19610                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        19610                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1407936500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1407936500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002587                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002587                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 71796.863845                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 71796.863845                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  71959260000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            7687223                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            19642                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           391.366612                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         15179058                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        15179058                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  71959260000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     16098844                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16098844                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     16098844                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16098844                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      5690512                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       5690512                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      5690512                       # number of overall misses
system.cpu1.dcache.overall_misses::total      5690512                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 331657392842                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 331657392842                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 331657392842                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 331657392842                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     21789356                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     21789356                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     21789356                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     21789356                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.261160                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.261160                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.261160                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.261160                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 58282.522353                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 58282.522353                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 58282.522353                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 58282.522353                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      8948974                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        30304                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           239336                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            459                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    37.390840                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    66.021786                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1437478                       # number of writebacks
system.cpu1.dcache.writebacks::total          1437478                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      4195477                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      4195477                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      4195477                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      4195477                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1495035                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1495035                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1495035                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1495035                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  91440058869                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  91440058869                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  91440058869                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  91440058869                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.068613                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.068613                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.068613                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.068613                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 61162.487078                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 61162.487078                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 61162.487078                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 61162.487078                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1437443                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     14658158                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       14658158                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5267229                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5267229                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 306986536000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 306986536000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     19925387                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     19925387                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.264348                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.264348                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 58282.359852                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 58282.359852                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      3860547                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3860547                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1406682                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1406682                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  87724386000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  87724386000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.070597                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.070597                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 62362.627801                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 62362.627801                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1440686                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1440686                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       423283                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       423283                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  24670856842                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  24670856842                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1863969                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1863969                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.227087                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.227087                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 58284.544482                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 58284.544482                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       334930                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       334930                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        88353                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        88353                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   3715672869                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   3715672869                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.047400                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.047400                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 42054.858001                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 42054.858001                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        67154                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        67154                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          764                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          764                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     37783000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     37783000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        67918                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        67918                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.011249                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.011249                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 49454.188482                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 49454.188482                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          171                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          171                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          593                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          593                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     23678000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     23678000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.008731                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.008731                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 39929.173693                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 39929.173693                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        63123                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        63123                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         4513                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         4513                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     23912000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     23912000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        67636                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        67636                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.066725                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.066725                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5298.471084                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5298.471084                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         4440                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         4440                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     19506000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     19506000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.065646                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.065646                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4393.243243                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4393.243243                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       790500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       790500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       756500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       756500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1514                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1514                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         2826                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         2826                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     55778500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     55778500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         4340                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         4340                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.651152                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.651152                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 19737.615004                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 19737.615004                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         2826                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         2826                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     52952500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     52952500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.651152                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.651152                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 18737.615004                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 18737.615004                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  71959260000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.161864                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           17742441                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1476080                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.019972                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.161864                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.973808                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.973808                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         45334553                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        45334553                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  71959260000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3055661                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       819077                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2683845                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         6040896                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          4684638                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           47125                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          9152                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          56277                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           82                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           82                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           169505                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          169505                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        120424                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2935236                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          726                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          726                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       302309                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      4846408                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        58830                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      4386265                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9593812                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     12895680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    203672320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2510080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    184074496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              403152576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        11199145                       # Total snoops (count)
system.tol2bus.snoopTraffic                  27450304                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         14360692                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.207111                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.438963                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               11590421     80.71%     80.71% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2566755     17.87%     98.58% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 203051      1.41%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    465      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           14360692                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6369148992                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2464150252                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         151313318                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2234528594                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             3.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          29623083                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
