m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/sriram/Documents/Verilog/testBenchdec2to4
vHalfAdderGateLevel
!s110 1600755138
!i10b 1
!s100 <50Vb=N6X1MZ4ZUOGTfz92
InMPSkzRM4j6hS`niDl[<?0
Z0 VDg1SIo80bB@j0V0VzS_@n1
Z1 d/home/sriram/Documents/Verilog/testBenchHalfAdderDataFlowLevel
w1597128900
8/home/sriram/Documents/Verilog/HalfAdderDataFlowLevel/HalfAdderDataFlowLevel.v
F/home/sriram/Documents/Verilog/HalfAdderDataFlowLevel/HalfAdderDataFlowLevel.v
L0 3
Z2 OV;L;10.5b;63
r1
!s85 0
31
!s108 1600755137.000000
!s107 /home/sriram/Documents/Verilog/HalfAdderDataFlowLevel/HalfAdderDataFlowLevel.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/sriram/Documents/Verilog/HalfAdderDataFlowLevel/HalfAdderDataFlowLevel.v|
!i113 1
Z3 o-work work
Z4 tCvgOpt 0
n@half@adder@gate@level
vtestBenchHalfAdderDataFlowLevel
!s110 1600755192
!i10b 1
!s100 2K:8;g]<NjbSl7W4GeDXL0
Ilzm@7eh^gM650R3QGF6]X3
R0
R1
w1600755187
8/home/sriram/Documents/Verilog/testBenchHalfAdderDataFlowLevel/testBenchHalfAdderDataFlowLevel.v
F/home/sriram/Documents/Verilog/testBenchHalfAdderDataFlowLevel/testBenchHalfAdderDataFlowLevel.v
L0 4
R2
r1
!s85 0
31
!s108 1600755191.000000
!s107 /home/sriram/Documents/Verilog/testBenchHalfAdderDataFlowLevel/testBenchHalfAdderDataFlowLevel.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/sriram/Documents/Verilog/testBenchHalfAdderDataFlowLevel/testBenchHalfAdderDataFlowLevel.v|
!i113 1
R3
R4
ntest@bench@half@adder@data@flow@level
