# CMAKE generated file: DO NOT EDIT!
# Generated by "Unix Makefiles" Generator, CMake Version 3.22

# Default target executed when no arguments are given to make.
default_target: all
.PHONY : default_target

# Allow only one "make -f Makefile2" at a time, but pass parallelism.
.NOTPARALLEL:

#=============================================================================
# Special targets provided by cmake.

# Disable implicit rules so canonical targets will work.
.SUFFIXES:

# Disable VCS-based implicit rules.
% : %,v

# Disable VCS-based implicit rules.
% : RCS/%

# Disable VCS-based implicit rules.
% : RCS/%,v

# Disable VCS-based implicit rules.
% : SCCS/s.%

# Disable VCS-based implicit rules.
% : s.%

.SUFFIXES: .hpux_make_needs_suffix_list

# Command-line flag to silence nested $(MAKE).
$(VERBOSE)MAKESILENT = -s

#Suppress display of executed commands.
$(VERBOSE).SILENT:

# A target that is always out of date.
cmake_force:
.PHONY : cmake_force

#=============================================================================
# Set environment variables for the build.

# The shell in which to execute make rules.
SHELL = /bin/sh

# The CMake executable.
CMAKE_COMMAND = /usr/bin/cmake

# The command to remove a file.
RM = /usr/bin/cmake -E rm -f

# Escaping for special characters.
EQUALS = =

# The top-level source directory on which CMake was run.
CMAKE_SOURCE_DIR = /home/nouran/OpenFPGA

# The top-level build directory on which CMake was run.
CMAKE_BINARY_DIR = /home/nouran/OpenFPGA/build

#=============================================================================
# Targets provided globally by CMake.

# Special rule for the target test
test:
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --cyan "Running tests..."
	/usr/bin/ctest --force-new-ctest-process $(ARGS)
.PHONY : test

# Special rule for the target test
test/fast: test
.PHONY : test/fast

# Special rule for the target edit_cache
edit_cache:
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --cyan "No interactive CMake dialog available..."
	/usr/bin/cmake -E echo No\ interactive\ CMake\ dialog\ available.
.PHONY : edit_cache

# Special rule for the target edit_cache
edit_cache/fast: edit_cache
.PHONY : edit_cache/fast

# Special rule for the target rebuild_cache
rebuild_cache:
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --cyan "Running CMake to regenerate build system..."
	/usr/bin/cmake --regenerate-during-build -S$(CMAKE_SOURCE_DIR) -B$(CMAKE_BINARY_DIR)
.PHONY : rebuild_cache

# Special rule for the target rebuild_cache
rebuild_cache/fast: rebuild_cache
.PHONY : rebuild_cache/fast

# Special rule for the target list_install_components
list_install_components:
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --cyan "Available install components are: \"Unspecified\""
.PHONY : list_install_components

# Special rule for the target list_install_components
list_install_components/fast: list_install_components
.PHONY : list_install_components/fast

# Special rule for the target install
install: preinstall
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --cyan "Install the project..."
	/usr/bin/cmake -P cmake_install.cmake
.PHONY : install

# Special rule for the target install
install/fast: preinstall/fast
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --cyan "Install the project..."
	/usr/bin/cmake -P cmake_install.cmake
.PHONY : install/fast

# Special rule for the target install/local
install/local: preinstall
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --cyan "Installing only the local directory..."
	/usr/bin/cmake -DCMAKE_INSTALL_LOCAL_ONLY=1 -P cmake_install.cmake
.PHONY : install/local

# Special rule for the target install/local
install/local/fast: preinstall/fast
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --cyan "Installing only the local directory..."
	/usr/bin/cmake -DCMAKE_INSTALL_LOCAL_ONLY=1 -P cmake_install.cmake
.PHONY : install/local/fast

# Special rule for the target install/strip
install/strip: preinstall
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --cyan "Installing the project stripped..."
	/usr/bin/cmake -DCMAKE_INSTALL_DO_STRIP=1 -P cmake_install.cmake
.PHONY : install/strip

# Special rule for the target install/strip
install/strip/fast: preinstall/fast
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --cyan "Installing the project stripped..."
	/usr/bin/cmake -DCMAKE_INSTALL_DO_STRIP=1 -P cmake_install.cmake
.PHONY : install/strip/fast

# The main all target
all: cmake_check_build_system
	cd /home/nouran/OpenFPGA/build && $(CMAKE_COMMAND) -E cmake_progress_start /home/nouran/OpenFPGA/build/CMakeFiles /home/nouran/OpenFPGA/build/vtr-verilog-to-routing/libs/librrgraph//CMakeFiles/progress.marks
	cd /home/nouran/OpenFPGA/build && $(MAKE) $(MAKESILENT) -f CMakeFiles/Makefile2 vtr-verilog-to-routing/libs/librrgraph/all
	$(CMAKE_COMMAND) -E cmake_progress_start /home/nouran/OpenFPGA/build/CMakeFiles 0
.PHONY : all

# The main clean target
clean:
	cd /home/nouran/OpenFPGA/build && $(MAKE) $(MAKESILENT) -f CMakeFiles/Makefile2 vtr-verilog-to-routing/libs/librrgraph/clean
.PHONY : clean

# The main clean target
clean/fast: clean
.PHONY : clean/fast

# Prepare targets for installation.
preinstall: all
	cd /home/nouran/OpenFPGA/build && $(MAKE) $(MAKESILENT) -f CMakeFiles/Makefile2 vtr-verilog-to-routing/libs/librrgraph/preinstall
.PHONY : preinstall

# Prepare targets for installation.
preinstall/fast:
	cd /home/nouran/OpenFPGA/build && $(MAKE) $(MAKESILENT) -f CMakeFiles/Makefile2 vtr-verilog-to-routing/libs/librrgraph/preinstall
.PHONY : preinstall/fast

# clear depends
depend:
	cd /home/nouran/OpenFPGA/build && $(CMAKE_COMMAND) -S$(CMAKE_SOURCE_DIR) -B$(CMAKE_BINARY_DIR) --check-build-system CMakeFiles/Makefile.cmake 1
.PHONY : depend

# Convenience name for target.
vtr-verilog-to-routing/libs/librrgraph/CMakeFiles/librrgraph.dir/rule:
	cd /home/nouran/OpenFPGA/build && $(MAKE) $(MAKESILENT) -f CMakeFiles/Makefile2 vtr-verilog-to-routing/libs/librrgraph/CMakeFiles/librrgraph.dir/rule
.PHONY : vtr-verilog-to-routing/libs/librrgraph/CMakeFiles/librrgraph.dir/rule

# Convenience name for target.
librrgraph: vtr-verilog-to-routing/libs/librrgraph/CMakeFiles/librrgraph.dir/rule
.PHONY : librrgraph

# fast build rule for target.
librrgraph/fast:
	cd /home/nouran/OpenFPGA/build && $(MAKE) $(MAKESILENT) -f vtr-verilog-to-routing/libs/librrgraph/CMakeFiles/librrgraph.dir/build.make vtr-verilog-to-routing/libs/librrgraph/CMakeFiles/librrgraph.dir/build
.PHONY : librrgraph/fast

# Convenience name for target.
vtr-verilog-to-routing/libs/librrgraph/CMakeFiles/generate_rr_graph_serializers.dir/rule:
	cd /home/nouran/OpenFPGA/build && $(MAKE) $(MAKESILENT) -f CMakeFiles/Makefile2 vtr-verilog-to-routing/libs/librrgraph/CMakeFiles/generate_rr_graph_serializers.dir/rule
.PHONY : vtr-verilog-to-routing/libs/librrgraph/CMakeFiles/generate_rr_graph_serializers.dir/rule

# Convenience name for target.
generate_rr_graph_serializers: vtr-verilog-to-routing/libs/librrgraph/CMakeFiles/generate_rr_graph_serializers.dir/rule
.PHONY : generate_rr_graph_serializers

# fast build rule for target.
generate_rr_graph_serializers/fast:
	cd /home/nouran/OpenFPGA/build && $(MAKE) $(MAKESILENT) -f vtr-verilog-to-routing/libs/librrgraph/CMakeFiles/generate_rr_graph_serializers.dir/build.make vtr-verilog-to-routing/libs/librrgraph/CMakeFiles/generate_rr_graph_serializers.dir/build
.PHONY : generate_rr_graph_serializers/fast

src/base/check_rr_graph.o: src/base/check_rr_graph.cpp.o
.PHONY : src/base/check_rr_graph.o

# target to build an object file
src/base/check_rr_graph.cpp.o:
	cd /home/nouran/OpenFPGA/build && $(MAKE) $(MAKESILENT) -f vtr-verilog-to-routing/libs/librrgraph/CMakeFiles/librrgraph.dir/build.make vtr-verilog-to-routing/libs/librrgraph/CMakeFiles/librrgraph.dir/src/base/check_rr_graph.cpp.o
.PHONY : src/base/check_rr_graph.cpp.o

src/base/check_rr_graph.i: src/base/check_rr_graph.cpp.i
.PHONY : src/base/check_rr_graph.i

# target to preprocess a source file
src/base/check_rr_graph.cpp.i:
	cd /home/nouran/OpenFPGA/build && $(MAKE) $(MAKESILENT) -f vtr-verilog-to-routing/libs/librrgraph/CMakeFiles/librrgraph.dir/build.make vtr-verilog-to-routing/libs/librrgraph/CMakeFiles/librrgraph.dir/src/base/check_rr_graph.cpp.i
.PHONY : src/base/check_rr_graph.cpp.i

src/base/check_rr_graph.s: src/base/check_rr_graph.cpp.s
.PHONY : src/base/check_rr_graph.s

# target to generate assembly for a file
src/base/check_rr_graph.cpp.s:
	cd /home/nouran/OpenFPGA/build && $(MAKE) $(MAKESILENT) -f vtr-verilog-to-routing/libs/librrgraph/CMakeFiles/librrgraph.dir/build.make vtr-verilog-to-routing/libs/librrgraph/CMakeFiles/librrgraph.dir/src/base/check_rr_graph.cpp.s
.PHONY : src/base/check_rr_graph.cpp.s

src/base/check_rr_graph_obj.o: src/base/check_rr_graph_obj.cpp.o
.PHONY : src/base/check_rr_graph_obj.o

# target to build an object file
src/base/check_rr_graph_obj.cpp.o:
	cd /home/nouran/OpenFPGA/build && $(MAKE) $(MAKESILENT) -f vtr-verilog-to-routing/libs/librrgraph/CMakeFiles/librrgraph.dir/build.make vtr-verilog-to-routing/libs/librrgraph/CMakeFiles/librrgraph.dir/src/base/check_rr_graph_obj.cpp.o
.PHONY : src/base/check_rr_graph_obj.cpp.o

src/base/check_rr_graph_obj.i: src/base/check_rr_graph_obj.cpp.i
.PHONY : src/base/check_rr_graph_obj.i

# target to preprocess a source file
src/base/check_rr_graph_obj.cpp.i:
	cd /home/nouran/OpenFPGA/build && $(MAKE) $(MAKESILENT) -f vtr-verilog-to-routing/libs/librrgraph/CMakeFiles/librrgraph.dir/build.make vtr-verilog-to-routing/libs/librrgraph/CMakeFiles/librrgraph.dir/src/base/check_rr_graph_obj.cpp.i
.PHONY : src/base/check_rr_graph_obj.cpp.i

src/base/check_rr_graph_obj.s: src/base/check_rr_graph_obj.cpp.s
.PHONY : src/base/check_rr_graph_obj.s

# target to generate assembly for a file
src/base/check_rr_graph_obj.cpp.s:
	cd /home/nouran/OpenFPGA/build && $(MAKE) $(MAKESILENT) -f vtr-verilog-to-routing/libs/librrgraph/CMakeFiles/librrgraph.dir/build.make vtr-verilog-to-routing/libs/librrgraph/CMakeFiles/librrgraph.dir/src/base/check_rr_graph_obj.cpp.s
.PHONY : src/base/check_rr_graph_obj.cpp.s

src/base/get_parallel_segs.o: src/base/get_parallel_segs.cpp.o
.PHONY : src/base/get_parallel_segs.o

# target to build an object file
src/base/get_parallel_segs.cpp.o:
	cd /home/nouran/OpenFPGA/build && $(MAKE) $(MAKESILENT) -f vtr-verilog-to-routing/libs/librrgraph/CMakeFiles/librrgraph.dir/build.make vtr-verilog-to-routing/libs/librrgraph/CMakeFiles/librrgraph.dir/src/base/get_parallel_segs.cpp.o
.PHONY : src/base/get_parallel_segs.cpp.o

src/base/get_parallel_segs.i: src/base/get_parallel_segs.cpp.i
.PHONY : src/base/get_parallel_segs.i

# target to preprocess a source file
src/base/get_parallel_segs.cpp.i:
	cd /home/nouran/OpenFPGA/build && $(MAKE) $(MAKESILENT) -f vtr-verilog-to-routing/libs/librrgraph/CMakeFiles/librrgraph.dir/build.make vtr-verilog-to-routing/libs/librrgraph/CMakeFiles/librrgraph.dir/src/base/get_parallel_segs.cpp.i
.PHONY : src/base/get_parallel_segs.cpp.i

src/base/get_parallel_segs.s: src/base/get_parallel_segs.cpp.s
.PHONY : src/base/get_parallel_segs.s

# target to generate assembly for a file
src/base/get_parallel_segs.cpp.s:
	cd /home/nouran/OpenFPGA/build && $(MAKE) $(MAKESILENT) -f vtr-verilog-to-routing/libs/librrgraph/CMakeFiles/librrgraph.dir/build.make vtr-verilog-to-routing/libs/librrgraph/CMakeFiles/librrgraph.dir/src/base/get_parallel_segs.cpp.s
.PHONY : src/base/get_parallel_segs.cpp.s

src/base/rr_graph_builder.o: src/base/rr_graph_builder.cpp.o
.PHONY : src/base/rr_graph_builder.o

# target to build an object file
src/base/rr_graph_builder.cpp.o:
	cd /home/nouran/OpenFPGA/build && $(MAKE) $(MAKESILENT) -f vtr-verilog-to-routing/libs/librrgraph/CMakeFiles/librrgraph.dir/build.make vtr-verilog-to-routing/libs/librrgraph/CMakeFiles/librrgraph.dir/src/base/rr_graph_builder.cpp.o
.PHONY : src/base/rr_graph_builder.cpp.o

src/base/rr_graph_builder.i: src/base/rr_graph_builder.cpp.i
.PHONY : src/base/rr_graph_builder.i

# target to preprocess a source file
src/base/rr_graph_builder.cpp.i:
	cd /home/nouran/OpenFPGA/build && $(MAKE) $(MAKESILENT) -f vtr-verilog-to-routing/libs/librrgraph/CMakeFiles/librrgraph.dir/build.make vtr-verilog-to-routing/libs/librrgraph/CMakeFiles/librrgraph.dir/src/base/rr_graph_builder.cpp.i
.PHONY : src/base/rr_graph_builder.cpp.i

src/base/rr_graph_builder.s: src/base/rr_graph_builder.cpp.s
.PHONY : src/base/rr_graph_builder.s

# target to generate assembly for a file
src/base/rr_graph_builder.cpp.s:
	cd /home/nouran/OpenFPGA/build && $(MAKE) $(MAKESILENT) -f vtr-verilog-to-routing/libs/librrgraph/CMakeFiles/librrgraph.dir/build.make vtr-verilog-to-routing/libs/librrgraph/CMakeFiles/librrgraph.dir/src/base/rr_graph_builder.cpp.s
.PHONY : src/base/rr_graph_builder.cpp.s

src/base/rr_graph_obj.o: src/base/rr_graph_obj.cpp.o
.PHONY : src/base/rr_graph_obj.o

# target to build an object file
src/base/rr_graph_obj.cpp.o:
	cd /home/nouran/OpenFPGA/build && $(MAKE) $(MAKESILENT) -f vtr-verilog-to-routing/libs/librrgraph/CMakeFiles/librrgraph.dir/build.make vtr-verilog-to-routing/libs/librrgraph/CMakeFiles/librrgraph.dir/src/base/rr_graph_obj.cpp.o
.PHONY : src/base/rr_graph_obj.cpp.o

src/base/rr_graph_obj.i: src/base/rr_graph_obj.cpp.i
.PHONY : src/base/rr_graph_obj.i

# target to preprocess a source file
src/base/rr_graph_obj.cpp.i:
	cd /home/nouran/OpenFPGA/build && $(MAKE) $(MAKESILENT) -f vtr-verilog-to-routing/libs/librrgraph/CMakeFiles/librrgraph.dir/build.make vtr-verilog-to-routing/libs/librrgraph/CMakeFiles/librrgraph.dir/src/base/rr_graph_obj.cpp.i
.PHONY : src/base/rr_graph_obj.cpp.i

src/base/rr_graph_obj.s: src/base/rr_graph_obj.cpp.s
.PHONY : src/base/rr_graph_obj.s

# target to generate assembly for a file
src/base/rr_graph_obj.cpp.s:
	cd /home/nouran/OpenFPGA/build && $(MAKE) $(MAKESILENT) -f vtr-verilog-to-routing/libs/librrgraph/CMakeFiles/librrgraph.dir/build.make vtr-verilog-to-routing/libs/librrgraph/CMakeFiles/librrgraph.dir/src/base/rr_graph_obj.cpp.s
.PHONY : src/base/rr_graph_obj.cpp.s

src/base/rr_graph_storage.o: src/base/rr_graph_storage.cpp.o
.PHONY : src/base/rr_graph_storage.o

# target to build an object file
src/base/rr_graph_storage.cpp.o:
	cd /home/nouran/OpenFPGA/build && $(MAKE) $(MAKESILENT) -f vtr-verilog-to-routing/libs/librrgraph/CMakeFiles/librrgraph.dir/build.make vtr-verilog-to-routing/libs/librrgraph/CMakeFiles/librrgraph.dir/src/base/rr_graph_storage.cpp.o
.PHONY : src/base/rr_graph_storage.cpp.o

src/base/rr_graph_storage.i: src/base/rr_graph_storage.cpp.i
.PHONY : src/base/rr_graph_storage.i

# target to preprocess a source file
src/base/rr_graph_storage.cpp.i:
	cd /home/nouran/OpenFPGA/build && $(MAKE) $(MAKESILENT) -f vtr-verilog-to-routing/libs/librrgraph/CMakeFiles/librrgraph.dir/build.make vtr-verilog-to-routing/libs/librrgraph/CMakeFiles/librrgraph.dir/src/base/rr_graph_storage.cpp.i
.PHONY : src/base/rr_graph_storage.cpp.i

src/base/rr_graph_storage.s: src/base/rr_graph_storage.cpp.s
.PHONY : src/base/rr_graph_storage.s

# target to generate assembly for a file
src/base/rr_graph_storage.cpp.s:
	cd /home/nouran/OpenFPGA/build && $(MAKE) $(MAKESILENT) -f vtr-verilog-to-routing/libs/librrgraph/CMakeFiles/librrgraph.dir/build.make vtr-verilog-to-routing/libs/librrgraph/CMakeFiles/librrgraph.dir/src/base/rr_graph_storage.cpp.s
.PHONY : src/base/rr_graph_storage.cpp.s

src/base/rr_graph_utils.o: src/base/rr_graph_utils.cpp.o
.PHONY : src/base/rr_graph_utils.o

# target to build an object file
src/base/rr_graph_utils.cpp.o:
	cd /home/nouran/OpenFPGA/build && $(MAKE) $(MAKESILENT) -f vtr-verilog-to-routing/libs/librrgraph/CMakeFiles/librrgraph.dir/build.make vtr-verilog-to-routing/libs/librrgraph/CMakeFiles/librrgraph.dir/src/base/rr_graph_utils.cpp.o
.PHONY : src/base/rr_graph_utils.cpp.o

src/base/rr_graph_utils.i: src/base/rr_graph_utils.cpp.i
.PHONY : src/base/rr_graph_utils.i

# target to preprocess a source file
src/base/rr_graph_utils.cpp.i:
	cd /home/nouran/OpenFPGA/build && $(MAKE) $(MAKESILENT) -f vtr-verilog-to-routing/libs/librrgraph/CMakeFiles/librrgraph.dir/build.make vtr-verilog-to-routing/libs/librrgraph/CMakeFiles/librrgraph.dir/src/base/rr_graph_utils.cpp.i
.PHONY : src/base/rr_graph_utils.cpp.i

src/base/rr_graph_utils.s: src/base/rr_graph_utils.cpp.s
.PHONY : src/base/rr_graph_utils.s

# target to generate assembly for a file
src/base/rr_graph_utils.cpp.s:
	cd /home/nouran/OpenFPGA/build && $(MAKE) $(MAKESILENT) -f vtr-verilog-to-routing/libs/librrgraph/CMakeFiles/librrgraph.dir/build.make vtr-verilog-to-routing/libs/librrgraph/CMakeFiles/librrgraph.dir/src/base/rr_graph_utils.cpp.s
.PHONY : src/base/rr_graph_utils.cpp.s

src/base/rr_graph_view.o: src/base/rr_graph_view.cpp.o
.PHONY : src/base/rr_graph_view.o

# target to build an object file
src/base/rr_graph_view.cpp.o:
	cd /home/nouran/OpenFPGA/build && $(MAKE) $(MAKESILENT) -f vtr-verilog-to-routing/libs/librrgraph/CMakeFiles/librrgraph.dir/build.make vtr-verilog-to-routing/libs/librrgraph/CMakeFiles/librrgraph.dir/src/base/rr_graph_view.cpp.o
.PHONY : src/base/rr_graph_view.cpp.o

src/base/rr_graph_view.i: src/base/rr_graph_view.cpp.i
.PHONY : src/base/rr_graph_view.i

# target to preprocess a source file
src/base/rr_graph_view.cpp.i:
	cd /home/nouran/OpenFPGA/build && $(MAKE) $(MAKESILENT) -f vtr-verilog-to-routing/libs/librrgraph/CMakeFiles/librrgraph.dir/build.make vtr-verilog-to-routing/libs/librrgraph/CMakeFiles/librrgraph.dir/src/base/rr_graph_view.cpp.i
.PHONY : src/base/rr_graph_view.cpp.i

src/base/rr_graph_view.s: src/base/rr_graph_view.cpp.s
.PHONY : src/base/rr_graph_view.s

# target to generate assembly for a file
src/base/rr_graph_view.cpp.s:
	cd /home/nouran/OpenFPGA/build && $(MAKE) $(MAKESILENT) -f vtr-verilog-to-routing/libs/librrgraph/CMakeFiles/librrgraph.dir/build.make vtr-verilog-to-routing/libs/librrgraph/CMakeFiles/librrgraph.dir/src/base/rr_graph_view.cpp.s
.PHONY : src/base/rr_graph_view.cpp.s

src/base/rr_metadata.o: src/base/rr_metadata.cpp.o
.PHONY : src/base/rr_metadata.o

# target to build an object file
src/base/rr_metadata.cpp.o:
	cd /home/nouran/OpenFPGA/build && $(MAKE) $(MAKESILENT) -f vtr-verilog-to-routing/libs/librrgraph/CMakeFiles/librrgraph.dir/build.make vtr-verilog-to-routing/libs/librrgraph/CMakeFiles/librrgraph.dir/src/base/rr_metadata.cpp.o
.PHONY : src/base/rr_metadata.cpp.o

src/base/rr_metadata.i: src/base/rr_metadata.cpp.i
.PHONY : src/base/rr_metadata.i

# target to preprocess a source file
src/base/rr_metadata.cpp.i:
	cd /home/nouran/OpenFPGA/build && $(MAKE) $(MAKESILENT) -f vtr-verilog-to-routing/libs/librrgraph/CMakeFiles/librrgraph.dir/build.make vtr-verilog-to-routing/libs/librrgraph/CMakeFiles/librrgraph.dir/src/base/rr_metadata.cpp.i
.PHONY : src/base/rr_metadata.cpp.i

src/base/rr_metadata.s: src/base/rr_metadata.cpp.s
.PHONY : src/base/rr_metadata.s

# target to generate assembly for a file
src/base/rr_metadata.cpp.s:
	cd /home/nouran/OpenFPGA/build && $(MAKE) $(MAKESILENT) -f vtr-verilog-to-routing/libs/librrgraph/CMakeFiles/librrgraph.dir/build.make vtr-verilog-to-routing/libs/librrgraph/CMakeFiles/librrgraph.dir/src/base/rr_metadata.cpp.s
.PHONY : src/base/rr_metadata.cpp.s

src/base/rr_node.o: src/base/rr_node.cpp.o
.PHONY : src/base/rr_node.o

# target to build an object file
src/base/rr_node.cpp.o:
	cd /home/nouran/OpenFPGA/build && $(MAKE) $(MAKESILENT) -f vtr-verilog-to-routing/libs/librrgraph/CMakeFiles/librrgraph.dir/build.make vtr-verilog-to-routing/libs/librrgraph/CMakeFiles/librrgraph.dir/src/base/rr_node.cpp.o
.PHONY : src/base/rr_node.cpp.o

src/base/rr_node.i: src/base/rr_node.cpp.i
.PHONY : src/base/rr_node.i

# target to preprocess a source file
src/base/rr_node.cpp.i:
	cd /home/nouran/OpenFPGA/build && $(MAKE) $(MAKESILENT) -f vtr-verilog-to-routing/libs/librrgraph/CMakeFiles/librrgraph.dir/build.make vtr-verilog-to-routing/libs/librrgraph/CMakeFiles/librrgraph.dir/src/base/rr_node.cpp.i
.PHONY : src/base/rr_node.cpp.i

src/base/rr_node.s: src/base/rr_node.cpp.s
.PHONY : src/base/rr_node.s

# target to generate assembly for a file
src/base/rr_node.cpp.s:
	cd /home/nouran/OpenFPGA/build && $(MAKE) $(MAKESILENT) -f vtr-verilog-to-routing/libs/librrgraph/CMakeFiles/librrgraph.dir/build.make vtr-verilog-to-routing/libs/librrgraph/CMakeFiles/librrgraph.dir/src/base/rr_node.cpp.s
.PHONY : src/base/rr_node.cpp.s

src/base/rr_rc_data.o: src/base/rr_rc_data.cpp.o
.PHONY : src/base/rr_rc_data.o

# target to build an object file
src/base/rr_rc_data.cpp.o:
	cd /home/nouran/OpenFPGA/build && $(MAKE) $(MAKESILENT) -f vtr-verilog-to-routing/libs/librrgraph/CMakeFiles/librrgraph.dir/build.make vtr-verilog-to-routing/libs/librrgraph/CMakeFiles/librrgraph.dir/src/base/rr_rc_data.cpp.o
.PHONY : src/base/rr_rc_data.cpp.o

src/base/rr_rc_data.i: src/base/rr_rc_data.cpp.i
.PHONY : src/base/rr_rc_data.i

# target to preprocess a source file
src/base/rr_rc_data.cpp.i:
	cd /home/nouran/OpenFPGA/build && $(MAKE) $(MAKESILENT) -f vtr-verilog-to-routing/libs/librrgraph/CMakeFiles/librrgraph.dir/build.make vtr-verilog-to-routing/libs/librrgraph/CMakeFiles/librrgraph.dir/src/base/rr_rc_data.cpp.i
.PHONY : src/base/rr_rc_data.cpp.i

src/base/rr_rc_data.s: src/base/rr_rc_data.cpp.s
.PHONY : src/base/rr_rc_data.s

# target to generate assembly for a file
src/base/rr_rc_data.cpp.s:
	cd /home/nouran/OpenFPGA/build && $(MAKE) $(MAKESILENT) -f vtr-verilog-to-routing/libs/librrgraph/CMakeFiles/librrgraph.dir/build.make vtr-verilog-to-routing/libs/librrgraph/CMakeFiles/librrgraph.dir/src/base/rr_rc_data.cpp.s
.PHONY : src/base/rr_rc_data.cpp.s

src/base/rr_spatial_lookup.o: src/base/rr_spatial_lookup.cpp.o
.PHONY : src/base/rr_spatial_lookup.o

# target to build an object file
src/base/rr_spatial_lookup.cpp.o:
	cd /home/nouran/OpenFPGA/build && $(MAKE) $(MAKESILENT) -f vtr-verilog-to-routing/libs/librrgraph/CMakeFiles/librrgraph.dir/build.make vtr-verilog-to-routing/libs/librrgraph/CMakeFiles/librrgraph.dir/src/base/rr_spatial_lookup.cpp.o
.PHONY : src/base/rr_spatial_lookup.cpp.o

src/base/rr_spatial_lookup.i: src/base/rr_spatial_lookup.cpp.i
.PHONY : src/base/rr_spatial_lookup.i

# target to preprocess a source file
src/base/rr_spatial_lookup.cpp.i:
	cd /home/nouran/OpenFPGA/build && $(MAKE) $(MAKESILENT) -f vtr-verilog-to-routing/libs/librrgraph/CMakeFiles/librrgraph.dir/build.make vtr-verilog-to-routing/libs/librrgraph/CMakeFiles/librrgraph.dir/src/base/rr_spatial_lookup.cpp.i
.PHONY : src/base/rr_spatial_lookup.cpp.i

src/base/rr_spatial_lookup.s: src/base/rr_spatial_lookup.cpp.s
.PHONY : src/base/rr_spatial_lookup.s

# target to generate assembly for a file
src/base/rr_spatial_lookup.cpp.s:
	cd /home/nouran/OpenFPGA/build && $(MAKE) $(MAKESILENT) -f vtr-verilog-to-routing/libs/librrgraph/CMakeFiles/librrgraph.dir/build.make vtr-verilog-to-routing/libs/librrgraph/CMakeFiles/librrgraph.dir/src/base/rr_spatial_lookup.cpp.s
.PHONY : src/base/rr_spatial_lookup.cpp.s

src/io/rr_graph_reader.o: src/io/rr_graph_reader.cpp.o
.PHONY : src/io/rr_graph_reader.o

# target to build an object file
src/io/rr_graph_reader.cpp.o:
	cd /home/nouran/OpenFPGA/build && $(MAKE) $(MAKESILENT) -f vtr-verilog-to-routing/libs/librrgraph/CMakeFiles/librrgraph.dir/build.make vtr-verilog-to-routing/libs/librrgraph/CMakeFiles/librrgraph.dir/src/io/rr_graph_reader.cpp.o
.PHONY : src/io/rr_graph_reader.cpp.o

src/io/rr_graph_reader.i: src/io/rr_graph_reader.cpp.i
.PHONY : src/io/rr_graph_reader.i

# target to preprocess a source file
src/io/rr_graph_reader.cpp.i:
	cd /home/nouran/OpenFPGA/build && $(MAKE) $(MAKESILENT) -f vtr-verilog-to-routing/libs/librrgraph/CMakeFiles/librrgraph.dir/build.make vtr-verilog-to-routing/libs/librrgraph/CMakeFiles/librrgraph.dir/src/io/rr_graph_reader.cpp.i
.PHONY : src/io/rr_graph_reader.cpp.i

src/io/rr_graph_reader.s: src/io/rr_graph_reader.cpp.s
.PHONY : src/io/rr_graph_reader.s

# target to generate assembly for a file
src/io/rr_graph_reader.cpp.s:
	cd /home/nouran/OpenFPGA/build && $(MAKE) $(MAKESILENT) -f vtr-verilog-to-routing/libs/librrgraph/CMakeFiles/librrgraph.dir/build.make vtr-verilog-to-routing/libs/librrgraph/CMakeFiles/librrgraph.dir/src/io/rr_graph_reader.cpp.s
.PHONY : src/io/rr_graph_reader.cpp.s

src/io/rr_graph_writer.o: src/io/rr_graph_writer.cpp.o
.PHONY : src/io/rr_graph_writer.o

# target to build an object file
src/io/rr_graph_writer.cpp.o:
	cd /home/nouran/OpenFPGA/build && $(MAKE) $(MAKESILENT) -f vtr-verilog-to-routing/libs/librrgraph/CMakeFiles/librrgraph.dir/build.make vtr-verilog-to-routing/libs/librrgraph/CMakeFiles/librrgraph.dir/src/io/rr_graph_writer.cpp.o
.PHONY : src/io/rr_graph_writer.cpp.o

src/io/rr_graph_writer.i: src/io/rr_graph_writer.cpp.i
.PHONY : src/io/rr_graph_writer.i

# target to preprocess a source file
src/io/rr_graph_writer.cpp.i:
	cd /home/nouran/OpenFPGA/build && $(MAKE) $(MAKESILENT) -f vtr-verilog-to-routing/libs/librrgraph/CMakeFiles/librrgraph.dir/build.make vtr-verilog-to-routing/libs/librrgraph/CMakeFiles/librrgraph.dir/src/io/rr_graph_writer.cpp.i
.PHONY : src/io/rr_graph_writer.cpp.i

src/io/rr_graph_writer.s: src/io/rr_graph_writer.cpp.s
.PHONY : src/io/rr_graph_writer.s

# target to generate assembly for a file
src/io/rr_graph_writer.cpp.s:
	cd /home/nouran/OpenFPGA/build && $(MAKE) $(MAKESILENT) -f vtr-verilog-to-routing/libs/librrgraph/CMakeFiles/librrgraph.dir/build.make vtr-verilog-to-routing/libs/librrgraph/CMakeFiles/librrgraph.dir/src/io/rr_graph_writer.cpp.s
.PHONY : src/io/rr_graph_writer.cpp.s

src/utils/alloc_and_load_rr_indexed_data.o: src/utils/alloc_and_load_rr_indexed_data.cpp.o
.PHONY : src/utils/alloc_and_load_rr_indexed_data.o

# target to build an object file
src/utils/alloc_and_load_rr_indexed_data.cpp.o:
	cd /home/nouran/OpenFPGA/build && $(MAKE) $(MAKESILENT) -f vtr-verilog-to-routing/libs/librrgraph/CMakeFiles/librrgraph.dir/build.make vtr-verilog-to-routing/libs/librrgraph/CMakeFiles/librrgraph.dir/src/utils/alloc_and_load_rr_indexed_data.cpp.o
.PHONY : src/utils/alloc_and_load_rr_indexed_data.cpp.o

src/utils/alloc_and_load_rr_indexed_data.i: src/utils/alloc_and_load_rr_indexed_data.cpp.i
.PHONY : src/utils/alloc_and_load_rr_indexed_data.i

# target to preprocess a source file
src/utils/alloc_and_load_rr_indexed_data.cpp.i:
	cd /home/nouran/OpenFPGA/build && $(MAKE) $(MAKESILENT) -f vtr-verilog-to-routing/libs/librrgraph/CMakeFiles/librrgraph.dir/build.make vtr-verilog-to-routing/libs/librrgraph/CMakeFiles/librrgraph.dir/src/utils/alloc_and_load_rr_indexed_data.cpp.i
.PHONY : src/utils/alloc_and_load_rr_indexed_data.cpp.i

src/utils/alloc_and_load_rr_indexed_data.s: src/utils/alloc_and_load_rr_indexed_data.cpp.s
.PHONY : src/utils/alloc_and_load_rr_indexed_data.s

# target to generate assembly for a file
src/utils/alloc_and_load_rr_indexed_data.cpp.s:
	cd /home/nouran/OpenFPGA/build && $(MAKE) $(MAKESILENT) -f vtr-verilog-to-routing/libs/librrgraph/CMakeFiles/librrgraph.dir/build.make vtr-verilog-to-routing/libs/librrgraph/CMakeFiles/librrgraph.dir/src/utils/alloc_and_load_rr_indexed_data.cpp.s
.PHONY : src/utils/alloc_and_load_rr_indexed_data.cpp.s

src/utils/describe_rr_node.o: src/utils/describe_rr_node.cpp.o
.PHONY : src/utils/describe_rr_node.o

# target to build an object file
src/utils/describe_rr_node.cpp.o:
	cd /home/nouran/OpenFPGA/build && $(MAKE) $(MAKESILENT) -f vtr-verilog-to-routing/libs/librrgraph/CMakeFiles/librrgraph.dir/build.make vtr-verilog-to-routing/libs/librrgraph/CMakeFiles/librrgraph.dir/src/utils/describe_rr_node.cpp.o
.PHONY : src/utils/describe_rr_node.cpp.o

src/utils/describe_rr_node.i: src/utils/describe_rr_node.cpp.i
.PHONY : src/utils/describe_rr_node.i

# target to preprocess a source file
src/utils/describe_rr_node.cpp.i:
	cd /home/nouran/OpenFPGA/build && $(MAKE) $(MAKESILENT) -f vtr-verilog-to-routing/libs/librrgraph/CMakeFiles/librrgraph.dir/build.make vtr-verilog-to-routing/libs/librrgraph/CMakeFiles/librrgraph.dir/src/utils/describe_rr_node.cpp.i
.PHONY : src/utils/describe_rr_node.cpp.i

src/utils/describe_rr_node.s: src/utils/describe_rr_node.cpp.s
.PHONY : src/utils/describe_rr_node.s

# target to generate assembly for a file
src/utils/describe_rr_node.cpp.s:
	cd /home/nouran/OpenFPGA/build && $(MAKE) $(MAKESILENT) -f vtr-verilog-to-routing/libs/librrgraph/CMakeFiles/librrgraph.dir/build.make vtr-verilog-to-routing/libs/librrgraph/CMakeFiles/librrgraph.dir/src/utils/describe_rr_node.cpp.s
.PHONY : src/utils/describe_rr_node.cpp.s

# Help Target
help:
	@echo "The following are some of the valid targets for this Makefile:"
	@echo "... all (the default if no target is provided)"
	@echo "... clean"
	@echo "... depend"
	@echo "... edit_cache"
	@echo "... install"
	@echo "... install/local"
	@echo "... install/strip"
	@echo "... list_install_components"
	@echo "... rebuild_cache"
	@echo "... test"
	@echo "... generate_rr_graph_serializers"
	@echo "... librrgraph"
	@echo "... src/base/check_rr_graph.o"
	@echo "... src/base/check_rr_graph.i"
	@echo "... src/base/check_rr_graph.s"
	@echo "... src/base/check_rr_graph_obj.o"
	@echo "... src/base/check_rr_graph_obj.i"
	@echo "... src/base/check_rr_graph_obj.s"
	@echo "... src/base/get_parallel_segs.o"
	@echo "... src/base/get_parallel_segs.i"
	@echo "... src/base/get_parallel_segs.s"
	@echo "... src/base/rr_graph_builder.o"
	@echo "... src/base/rr_graph_builder.i"
	@echo "... src/base/rr_graph_builder.s"
	@echo "... src/base/rr_graph_obj.o"
	@echo "... src/base/rr_graph_obj.i"
	@echo "... src/base/rr_graph_obj.s"
	@echo "... src/base/rr_graph_storage.o"
	@echo "... src/base/rr_graph_storage.i"
	@echo "... src/base/rr_graph_storage.s"
	@echo "... src/base/rr_graph_utils.o"
	@echo "... src/base/rr_graph_utils.i"
	@echo "... src/base/rr_graph_utils.s"
	@echo "... src/base/rr_graph_view.o"
	@echo "... src/base/rr_graph_view.i"
	@echo "... src/base/rr_graph_view.s"
	@echo "... src/base/rr_metadata.o"
	@echo "... src/base/rr_metadata.i"
	@echo "... src/base/rr_metadata.s"
	@echo "... src/base/rr_node.o"
	@echo "... src/base/rr_node.i"
	@echo "... src/base/rr_node.s"
	@echo "... src/base/rr_rc_data.o"
	@echo "... src/base/rr_rc_data.i"
	@echo "... src/base/rr_rc_data.s"
	@echo "... src/base/rr_spatial_lookup.o"
	@echo "... src/base/rr_spatial_lookup.i"
	@echo "... src/base/rr_spatial_lookup.s"
	@echo "... src/io/rr_graph_reader.o"
	@echo "... src/io/rr_graph_reader.i"
	@echo "... src/io/rr_graph_reader.s"
	@echo "... src/io/rr_graph_writer.o"
	@echo "... src/io/rr_graph_writer.i"
	@echo "... src/io/rr_graph_writer.s"
	@echo "... src/utils/alloc_and_load_rr_indexed_data.o"
	@echo "... src/utils/alloc_and_load_rr_indexed_data.i"
	@echo "... src/utils/alloc_and_load_rr_indexed_data.s"
	@echo "... src/utils/describe_rr_node.o"
	@echo "... src/utils/describe_rr_node.i"
	@echo "... src/utils/describe_rr_node.s"
.PHONY : help



#=============================================================================
# Special targets to cleanup operation of make.

# Special rule to run CMake to check the build system integrity.
# No rule that depends on this can have commands that come from listfiles
# because they might be regenerated.
cmake_check_build_system:
	cd /home/nouran/OpenFPGA/build && $(CMAKE_COMMAND) -S$(CMAKE_SOURCE_DIR) -B$(CMAKE_BINARY_DIR) --check-build-system CMakeFiles/Makefile.cmake 0
.PHONY : cmake_check_build_system

