-----------------------------------------------
Data log to track changes and testing progress:
-----------------------------------------------

-----------------------------------------------
2/12/2020:
-----------------------------------------------
- Test case collection moved to '1-assembly'
- 'add1' passed
- 'addiu1' passed
- 'addiu2' failed - 'addiu' needs to support addition of negative numbers
- 'addiu3' passed
- 'addiu4' passed
- 'addu1' failed - needs to load content instead of digit

-----------------------------------------------
3/12/2020:
-----------------------------------------------
- Renamed the register write signals
- 'addiu' now supports negative numbers
- 'addu' failed - problem more complicated related to the following
- Binary files require first 8 lines to be all '00' otherwise will not function correctly

-----------------------------------------------
4/12/2020:
-----------------------------------------------
- 'addu' works 
- Fixed instructions to correspond to line 5120 
- 'lw' works
- 'and' and 'andi' works
- Padded the python file to fit with 8192 constraint


-----------------------------------------------
7/12/2020:
-----------------------------------------------
- Created test files for sll and sllv and moved to 1-assembly
- 'sll' and 'sllv' works
- Created test files and reference files for sra
- 'sra' works
- edge case 'sarv3' not working. The large value 65535 is sus
- 'div' failed
- 'srlv' assember not correctly parsing
- "Standard inconsistency" in loading RAM error for every loading
