

================================================================
== Vitis HLS Report for 'atax_Pipeline_lp3_lp4'
================================================================
* Date:           Mon Dec  2 12:52:39 2024

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.114 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1033|     1033|  10.330 us|  10.330 us|  1033|  1033|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- lp3_lp4  |     1031|     1031|         9|          1|          1|  1024|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      86|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    15|    1065|    1047|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      72|    -|
|Register         |        -|     -|     670|     160|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    15|    1735|    1365|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_4_full_dsp_1_U14  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U15  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U16  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U18   |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|  128|  135|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U19   |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|  128|  135|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U20   |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|  128|  135|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                |        0|  15| 1065| 1047|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln26_1_fu_269_p2   |         +|   0|  0|  18|          11|           1|
    |add_ln26_fu_281_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln27_fu_374_p2     |         +|   0|  0|  14|           7|           3|
    |icmp_ln26_fu_263_p2    |      icmp|   0|  0|  19|          11|          12|
    |or_ln28_fu_354_p2      |        or|   0|  0|   5|           5|           1|
    |select_ln26_fu_303_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln5_fu_295_p3   |    select|   0|  0|   7|           1|           1|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  86|          44|          28|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load                |   9|          2|    7|         14|
    |ap_sig_allocacmp_indvar_flatten7_load  |   9|          2|   11|         22|
    |ap_sig_allocacmp_j_1_load              |   9|          2|    7|         14|
    |i_fu_66                                |   9|          2|    7|         14|
    |indvar_flatten7_fu_70                  |   9|          2|   11|         22|
    |j_1_fu_62                              |   9|          2|    7|         14|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  72|         16|   52|        104|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg  |   1|   0|    1|          0|
    |buff_A_1_load_1_reg_480           |  32|   0|   32|          0|
    |buff_A_1_load_reg_470             |  32|   0|   32|          0|
    |buff_A_load_1_reg_475             |  32|   0|   32|          0|
    |buff_A_load_reg_465               |  32|   0|   32|          0|
    |buff_y_out_1_addr_reg_496         |   4|   0|    4|          0|
    |buff_y_out_2_addr_reg_502         |   4|   0|    4|          0|
    |buff_y_out_3_addr_reg_508         |   4|   0|    4|          0|
    |buff_y_out_addr_reg_485           |   4|   0|    4|          0|
    |empty_reg_457                     |  32|   0|   32|          0|
    |i_fu_66                           |   7|   0|    7|          0|
    |indvar_flatten7_fu_70             |  11|   0|   11|          0|
    |j_1_fu_62                         |   7|   0|    7|          0|
    |lshr_ln5_5_reg_442                |   4|   0|    4|          0|
    |mul1_reg_491                      |  32|   0|   32|          0|
    |mul57_1_reg_514                   |  32|   0|   32|          0|
    |mul57_2_reg_519                   |  32|   0|   32|          0|
    |mul57_3_reg_524                   |  32|   0|   32|          0|
    |buff_y_out_1_addr_reg_496         |  64|  32|    4|          0|
    |buff_y_out_2_addr_reg_502         |  64|  32|    4|          0|
    |buff_y_out_3_addr_reg_508         |  64|  32|    4|          0|
    |buff_y_out_addr_reg_485           |  64|  32|    4|          0|
    |lshr_ln5_5_reg_442                |  64|  32|    4|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 670| 160|  370|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-----------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+-----------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  atax_Pipeline_lp3_lp4|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  atax_Pipeline_lp3_lp4|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  atax_Pipeline_lp3_lp4|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  atax_Pipeline_lp3_lp4|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  atax_Pipeline_lp3_lp4|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  atax_Pipeline_lp3_lp4|  return value|
|grp_fu_386_p_din0      |  out|   32|  ap_ctrl_hs|  atax_Pipeline_lp3_lp4|  return value|
|grp_fu_386_p_din1      |  out|   32|  ap_ctrl_hs|  atax_Pipeline_lp3_lp4|  return value|
|grp_fu_386_p_opcode    |  out|    2|  ap_ctrl_hs|  atax_Pipeline_lp3_lp4|  return value|
|grp_fu_386_p_dout0     |   in|   32|  ap_ctrl_hs|  atax_Pipeline_lp3_lp4|  return value|
|grp_fu_386_p_ce        |  out|    1|  ap_ctrl_hs|  atax_Pipeline_lp3_lp4|  return value|
|grp_fu_390_p_din0      |  out|   32|  ap_ctrl_hs|  atax_Pipeline_lp3_lp4|  return value|
|grp_fu_390_p_din1      |  out|   32|  ap_ctrl_hs|  atax_Pipeline_lp3_lp4|  return value|
|grp_fu_390_p_dout0     |   in|   32|  ap_ctrl_hs|  atax_Pipeline_lp3_lp4|  return value|
|grp_fu_390_p_ce        |  out|    1|  ap_ctrl_hs|  atax_Pipeline_lp3_lp4|  return value|
|tmp1_address0          |  out|    6|   ap_memory|                   tmp1|         array|
|tmp1_ce0               |  out|    1|   ap_memory|                   tmp1|         array|
|tmp1_q0                |   in|   32|   ap_memory|                   tmp1|         array|
|buff_A_address0        |  out|   11|   ap_memory|                 buff_A|         array|
|buff_A_ce0             |  out|    1|   ap_memory|                 buff_A|         array|
|buff_A_q0              |   in|   32|   ap_memory|                 buff_A|         array|
|buff_A_address1        |  out|   11|   ap_memory|                 buff_A|         array|
|buff_A_ce1             |  out|    1|   ap_memory|                 buff_A|         array|
|buff_A_q1              |   in|   32|   ap_memory|                 buff_A|         array|
|buff_A_1_address0      |  out|   11|   ap_memory|               buff_A_1|         array|
|buff_A_1_ce0           |  out|    1|   ap_memory|               buff_A_1|         array|
|buff_A_1_q0            |   in|   32|   ap_memory|               buff_A_1|         array|
|buff_A_1_address1      |  out|   11|   ap_memory|               buff_A_1|         array|
|buff_A_1_ce1           |  out|    1|   ap_memory|               buff_A_1|         array|
|buff_A_1_q1            |   in|   32|   ap_memory|               buff_A_1|         array|
|buff_y_out_address0    |  out|    4|   ap_memory|             buff_y_out|         array|
|buff_y_out_ce0         |  out|    1|   ap_memory|             buff_y_out|         array|
|buff_y_out_we0         |  out|    1|   ap_memory|             buff_y_out|         array|
|buff_y_out_d0          |  out|   32|   ap_memory|             buff_y_out|         array|
|buff_y_out_address1    |  out|    4|   ap_memory|             buff_y_out|         array|
|buff_y_out_ce1         |  out|    1|   ap_memory|             buff_y_out|         array|
|buff_y_out_q1          |   in|   32|   ap_memory|             buff_y_out|         array|
|buff_y_out_1_address0  |  out|    4|   ap_memory|           buff_y_out_1|         array|
|buff_y_out_1_ce0       |  out|    1|   ap_memory|           buff_y_out_1|         array|
|buff_y_out_1_we0       |  out|    1|   ap_memory|           buff_y_out_1|         array|
|buff_y_out_1_d0        |  out|   32|   ap_memory|           buff_y_out_1|         array|
|buff_y_out_1_address1  |  out|    4|   ap_memory|           buff_y_out_1|         array|
|buff_y_out_1_ce1       |  out|    1|   ap_memory|           buff_y_out_1|         array|
|buff_y_out_1_q1        |   in|   32|   ap_memory|           buff_y_out_1|         array|
|buff_y_out_2_address0  |  out|    4|   ap_memory|           buff_y_out_2|         array|
|buff_y_out_2_ce0       |  out|    1|   ap_memory|           buff_y_out_2|         array|
|buff_y_out_2_we0       |  out|    1|   ap_memory|           buff_y_out_2|         array|
|buff_y_out_2_d0        |  out|   32|   ap_memory|           buff_y_out_2|         array|
|buff_y_out_2_address1  |  out|    4|   ap_memory|           buff_y_out_2|         array|
|buff_y_out_2_ce1       |  out|    1|   ap_memory|           buff_y_out_2|         array|
|buff_y_out_2_q1        |   in|   32|   ap_memory|           buff_y_out_2|         array|
|buff_y_out_3_address0  |  out|    4|   ap_memory|           buff_y_out_3|         array|
|buff_y_out_3_ce0       |  out|    1|   ap_memory|           buff_y_out_3|         array|
|buff_y_out_3_we0       |  out|    1|   ap_memory|           buff_y_out_3|         array|
|buff_y_out_3_d0        |  out|   32|   ap_memory|           buff_y_out_3|         array|
|buff_y_out_3_address1  |  out|    4|   ap_memory|           buff_y_out_3|         array|
|buff_y_out_3_ce1       |  out|    1|   ap_memory|           buff_y_out_3|         array|
|buff_y_out_3_q1        |   in|   32|   ap_memory|           buff_y_out_3|         array|
+-----------------------+-----+-----+------------+-----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.79>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%j_1 = alloca i32 1" [src/atax.c:5]   --->   Operation 12 'alloca' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [src/atax.c:5]   --->   Operation 13 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten7 = alloca i32 1"   --->   Operation 14 'alloca' 'indvar_flatten7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.42ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten7"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 16 [1/1] (0.42ns)   --->   "%store_ln5 = store i7 0, i7 %i" [src/atax.c:5]   --->   Operation 16 'store' 'store_ln5' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 17 [1/1] (0.42ns)   --->   "%store_ln5 = store i7 0, i7 %j_1" [src/atax.c:5]   --->   Operation 17 'store' 'store_ln5' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc61"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten7_load = load i11 %indvar_flatten7" [src/atax.c:26]   --->   Operation 19 'load' 'indvar_flatten7_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.79ns)   --->   "%icmp_ln26 = icmp_eq  i11 %indvar_flatten7_load, i11 1024" [src/atax.c:26]   --->   Operation 20 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.79ns)   --->   "%add_ln26_1 = add i11 %indvar_flatten7_load, i11 1" [src/atax.c:26]   --->   Operation 21 'add' 'add_ln26_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26, void %for.inc64, void %for.inc74.preheader.exitStub" [src/atax.c:26]   --->   Operation 22 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%j_1_load = load i7 %j_1" [src/atax.c:5]   --->   Operation 23 'load' 'j_1_load' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%i_load = load i7 %i" [src/atax.c:26]   --->   Operation 24 'load' 'i_load' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.77ns)   --->   "%add_ln26 = add i7 %i_load, i7 1" [src/atax.c:26]   --->   Operation 25 'add' 'add_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %j_1_load, i32 6" [src/atax.c:27]   --->   Operation 26 'bitselect' 'tmp' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.36ns)   --->   "%select_ln5 = select i1 %tmp, i7 0, i7 %j_1_load" [src/atax.c:5]   --->   Operation 27 'select' 'select_ln5' <Predicate = (!icmp_ln26)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.36ns)   --->   "%select_ln26 = select i1 %tmp, i7 %add_ln26, i7 %i_load" [src/atax.c:26]   --->   Operation 28 'select' 'select_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln26 = trunc i7 %select_ln26" [src/atax.c:26]   --->   Operation 29 'trunc' 'trunc_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i7 %select_ln26" [src/atax.c:26]   --->   Operation 30 'zext' 'zext_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp1_addr = getelementptr i32 %tmp1, i64 0, i64 %zext_ln26" [src/atax.c:26]   --->   Operation 31 'getelementptr' 'tmp1_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (1.23ns)   --->   "%empty = load i6 %tmp1_addr" [src/atax.c:26]   --->   Operation 32 'load' 'empty' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%lshr_ln5_4 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %select_ln5, i32 1, i32 5" [src/atax.c:5]   --->   Operation 33 'partselect' 'lshr_ln5_4' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln26, i5 %lshr_ln5_4" [src/atax.c:28]   --->   Operation 34 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i11 %tmp_5" [src/atax.c:28]   --->   Operation 35 'zext' 'zext_ln28' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%buff_A_addr = getelementptr i32 %buff_A, i64 0, i64 %zext_ln28" [src/atax.c:28]   --->   Operation 36 'getelementptr' 'buff_A_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%buff_A_1_addr = getelementptr i32 %buff_A_1, i64 0, i64 %zext_ln28" [src/atax.c:28]   --->   Operation 37 'getelementptr' 'buff_A_1_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%lshr_ln5_5 = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %select_ln5, i32 2, i32 5" [src/atax.c:5]   --->   Operation 38 'partselect' 'lshr_ln5_5' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 39 [2/2] (1.23ns)   --->   "%buff_A_load = load i11 %buff_A_addr" [src/atax.c:28]   --->   Operation 39 'load' 'buff_A_load' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%or_ln28 = or i5 %lshr_ln5_4, i5 1" [src/atax.c:28]   --->   Operation 40 'or' 'or_ln28' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln26, i5 %or_ln28" [src/atax.c:28]   --->   Operation 41 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln28_1 = zext i11 %tmp_6" [src/atax.c:28]   --->   Operation 42 'zext' 'zext_ln28_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%buff_A_addr_1 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln28_1" [src/atax.c:28]   --->   Operation 43 'getelementptr' 'buff_A_addr_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%buff_A_1_addr_1 = getelementptr i32 %buff_A_1, i64 0, i64 %zext_ln28_1" [src/atax.c:28]   --->   Operation 44 'getelementptr' 'buff_A_1_addr_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 45 [2/2] (1.23ns)   --->   "%buff_A_1_load = load i11 %buff_A_1_addr" [src/atax.c:28]   --->   Operation 45 'load' 'buff_A_1_load' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 46 [2/2] (1.23ns)   --->   "%buff_A_load_1 = load i11 %buff_A_addr_1" [src/atax.c:28]   --->   Operation 46 'load' 'buff_A_load_1' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 47 [2/2] (1.23ns)   --->   "%buff_A_1_load_1 = load i11 %buff_A_1_addr_1" [src/atax.c:28]   --->   Operation 47 'load' 'buff_A_1_load_1' <Predicate = (!icmp_ln26)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 48 [1/1] (0.77ns)   --->   "%add_ln27 = add i7 %select_ln5, i7 4" [src/atax.c:27]   --->   Operation 48 'add' 'add_ln27' <Predicate = (!icmp_ln26)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.42ns)   --->   "%store_ln26 = store i11 %add_ln26_1, i11 %indvar_flatten7" [src/atax.c:26]   --->   Operation 49 'store' 'store_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.42>
ST_1 : Operation 50 [1/1] (0.42ns)   --->   "%store_ln5 = store i7 %select_ln26, i7 %i" [src/atax.c:5]   --->   Operation 50 'store' 'store_ln5' <Predicate = (!icmp_ln26)> <Delay = 0.42>
ST_1 : Operation 51 [1/1] (0.42ns)   --->   "%store_ln5 = store i7 %add_ln27, i7 %j_1" [src/atax.c:5]   --->   Operation 51 'store' 'store_ln5' <Predicate = (!icmp_ln26)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 52 [1/2] (1.23ns)   --->   "%empty = load i6 %tmp1_addr" [src/atax.c:26]   --->   Operation 52 'load' 'empty' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 53 [1/2] (1.23ns)   --->   "%buff_A_load = load i11 %buff_A_addr" [src/atax.c:28]   --->   Operation 53 'load' 'buff_A_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 54 [1/2] (1.23ns)   --->   "%buff_A_1_load = load i11 %buff_A_1_addr" [src/atax.c:28]   --->   Operation 54 'load' 'buff_A_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 55 [1/2] (1.23ns)   --->   "%buff_A_load_1 = load i11 %buff_A_addr_1" [src/atax.c:28]   --->   Operation 55 'load' 'buff_A_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 56 [1/2] (1.23ns)   --->   "%buff_A_1_load_1 = load i11 %buff_A_1_addr_1" [src/atax.c:28]   --->   Operation 56 'load' 'buff_A_1_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>

State 3 <SV = 2> <Delay = 7.01>
ST_3 : Operation 57 [3/3] (7.01ns)   --->   "%mul1 = fmul i32 %buff_A_load, i32 %empty" [src/atax.c:28]   --->   Operation 57 'fmul' 'mul1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [3/3] (7.01ns)   --->   "%mul57_1 = fmul i32 %buff_A_1_load, i32 %empty" [src/atax.c:28]   --->   Operation 58 'fmul' 'mul57_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [3/3] (7.01ns)   --->   "%mul57_2 = fmul i32 %buff_A_load_1, i32 %empty" [src/atax.c:28]   --->   Operation 59 'fmul' 'mul57_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [3/3] (7.01ns)   --->   "%mul57_3 = fmul i32 %buff_A_1_load_1, i32 %empty" [src/atax.c:28]   --->   Operation 60 'fmul' 'mul57_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.01>
ST_4 : Operation 61 [2/3] (7.01ns)   --->   "%mul1 = fmul i32 %buff_A_load, i32 %empty" [src/atax.c:28]   --->   Operation 61 'fmul' 'mul1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [2/3] (7.01ns)   --->   "%mul57_1 = fmul i32 %buff_A_1_load, i32 %empty" [src/atax.c:28]   --->   Operation 62 'fmul' 'mul57_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [2/3] (7.01ns)   --->   "%mul57_2 = fmul i32 %buff_A_load_1, i32 %empty" [src/atax.c:28]   --->   Operation 63 'fmul' 'mul57_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [2/3] (7.01ns)   --->   "%mul57_3 = fmul i32 %buff_A_1_load_1, i32 %empty" [src/atax.c:28]   --->   Operation 64 'fmul' 'mul57_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.01>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln5 = zext i4 %lshr_ln5_5" [src/atax.c:5]   --->   Operation 65 'zext' 'zext_ln5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%buff_y_out_addr = getelementptr i32 %buff_y_out, i64 0, i64 %zext_ln5" [src/atax.c:28]   --->   Operation 66 'getelementptr' 'buff_y_out_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [2/2] (0.67ns)   --->   "%buff_y_out_load = load i4 %buff_y_out_addr" [src/atax.c:28]   --->   Operation 67 'load' 'buff_y_out_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 68 [1/3] (7.01ns)   --->   "%mul1 = fmul i32 %buff_A_load, i32 %empty" [src/atax.c:28]   --->   Operation 68 'fmul' 'mul1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%buff_y_out_1_addr = getelementptr i32 %buff_y_out_1, i64 0, i64 %zext_ln5" [src/atax.c:28]   --->   Operation 69 'getelementptr' 'buff_y_out_1_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%buff_y_out_2_addr = getelementptr i32 %buff_y_out_2, i64 0, i64 %zext_ln5" [src/atax.c:28]   --->   Operation 70 'getelementptr' 'buff_y_out_2_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%buff_y_out_3_addr = getelementptr i32 %buff_y_out_3, i64 0, i64 %zext_ln5" [src/atax.c:28]   --->   Operation 71 'getelementptr' 'buff_y_out_3_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/3] (7.01ns)   --->   "%mul57_1 = fmul i32 %buff_A_1_load, i32 %empty" [src/atax.c:28]   --->   Operation 72 'fmul' 'mul57_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/3] (7.01ns)   --->   "%mul57_2 = fmul i32 %buff_A_load_1, i32 %empty" [src/atax.c:28]   --->   Operation 73 'fmul' 'mul57_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/3] (7.01ns)   --->   "%mul57_3 = fmul i32 %buff_A_1_load_1, i32 %empty" [src/atax.c:28]   --->   Operation 74 'fmul' 'mul57_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [2/2] (0.67ns)   --->   "%buff_y_out_1_load = load i4 %buff_y_out_1_addr" [src/atax.c:28]   --->   Operation 75 'load' 'buff_y_out_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 76 [2/2] (0.67ns)   --->   "%buff_y_out_2_load = load i4 %buff_y_out_2_addr" [src/atax.c:28]   --->   Operation 76 'load' 'buff_y_out_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 77 [2/2] (0.67ns)   --->   "%buff_y_out_3_load = load i4 %buff_y_out_3_addr" [src/atax.c:28]   --->   Operation 77 'load' 'buff_y_out_3_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 6 <SV = 5> <Delay = 7.11>
ST_6 : Operation 78 [1/2] (0.67ns)   --->   "%buff_y_out_load = load i4 %buff_y_out_addr" [src/atax.c:28]   --->   Operation 78 'load' 'buff_y_out_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 79 [4/4] (6.43ns)   --->   "%add1 = fadd i32 %buff_y_out_load, i32 %mul1" [src/atax.c:28]   --->   Operation 79 'fadd' 'add1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [1/2] (0.67ns)   --->   "%buff_y_out_1_load = load i4 %buff_y_out_1_addr" [src/atax.c:28]   --->   Operation 80 'load' 'buff_y_out_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 81 [4/4] (6.43ns)   --->   "%add58_1 = fadd i32 %buff_y_out_1_load, i32 %mul57_1" [src/atax.c:28]   --->   Operation 81 'fadd' 'add58_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/2] (0.67ns)   --->   "%buff_y_out_2_load = load i4 %buff_y_out_2_addr" [src/atax.c:28]   --->   Operation 82 'load' 'buff_y_out_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 83 [4/4] (6.43ns)   --->   "%add58_2 = fadd i32 %buff_y_out_2_load, i32 %mul57_2" [src/atax.c:28]   --->   Operation 83 'fadd' 'add58_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/2] (0.67ns)   --->   "%buff_y_out_3_load = load i4 %buff_y_out_3_addr" [src/atax.c:28]   --->   Operation 84 'load' 'buff_y_out_3_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 85 [4/4] (6.43ns)   --->   "%add58_3 = fadd i32 %buff_y_out_3_load, i32 %mul57_3" [src/atax.c:28]   --->   Operation 85 'fadd' 'add58_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.43>
ST_7 : Operation 86 [3/4] (6.43ns)   --->   "%add1 = fadd i32 %buff_y_out_load, i32 %mul1" [src/atax.c:28]   --->   Operation 86 'fadd' 'add1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 87 [3/4] (6.43ns)   --->   "%add58_1 = fadd i32 %buff_y_out_1_load, i32 %mul57_1" [src/atax.c:28]   --->   Operation 87 'fadd' 'add58_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 88 [3/4] (6.43ns)   --->   "%add58_2 = fadd i32 %buff_y_out_2_load, i32 %mul57_2" [src/atax.c:28]   --->   Operation 88 'fadd' 'add58_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 89 [3/4] (6.43ns)   --->   "%add58_3 = fadd i32 %buff_y_out_3_load, i32 %mul57_3" [src/atax.c:28]   --->   Operation 89 'fadd' 'add58_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.43>
ST_8 : Operation 90 [2/4] (6.43ns)   --->   "%add1 = fadd i32 %buff_y_out_load, i32 %mul1" [src/atax.c:28]   --->   Operation 90 'fadd' 'add1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 91 [2/4] (6.43ns)   --->   "%add58_1 = fadd i32 %buff_y_out_1_load, i32 %mul57_1" [src/atax.c:28]   --->   Operation 91 'fadd' 'add58_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 92 [2/4] (6.43ns)   --->   "%add58_2 = fadd i32 %buff_y_out_2_load, i32 %mul57_2" [src/atax.c:28]   --->   Operation 92 'fadd' 'add58_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 93 [2/4] (6.43ns)   --->   "%add58_3 = fadd i32 %buff_y_out_3_load, i32 %mul57_3" [src/atax.c:28]   --->   Operation 93 'fadd' 'add58_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 106 'ret' 'ret_ln0' <Predicate = (icmp_ln26)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 7.11>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @lp3_lp4_str"   --->   Operation 94 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 95 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 95 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "%specpipeline_ln11 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [/nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/atax_opt_8df7f2f6bfcce5e6c5fbcbdfd0467640/opt.tcl:11]   --->   Operation 96 'specpipeline' 'specpipeline_ln11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 97 [1/4] (6.43ns)   --->   "%add1 = fadd i32 %buff_y_out_load, i32 %mul1" [src/atax.c:28]   --->   Operation 97 'fadd' 'add1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 98 [1/4] (6.43ns)   --->   "%add58_1 = fadd i32 %buff_y_out_1_load, i32 %mul57_1" [src/atax.c:28]   --->   Operation 98 'fadd' 'add58_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 99 [1/4] (6.43ns)   --->   "%add58_2 = fadd i32 %buff_y_out_2_load, i32 %mul57_2" [src/atax.c:28]   --->   Operation 99 'fadd' 'add58_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 100 [1/4] (6.43ns)   --->   "%add58_3 = fadd i32 %buff_y_out_3_load, i32 %mul57_3" [src/atax.c:28]   --->   Operation 100 'fadd' 'add58_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 101 [1/1] (0.67ns)   --->   "%store_ln28 = store i32 %add1, i4 %buff_y_out_addr" [src/atax.c:28]   --->   Operation 101 'store' 'store_ln28' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 102 [1/1] (0.67ns)   --->   "%store_ln28 = store i32 %add58_1, i4 %buff_y_out_1_addr" [src/atax.c:28]   --->   Operation 102 'store' 'store_ln28' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 103 [1/1] (0.67ns)   --->   "%store_ln28 = store i32 %add58_2, i4 %buff_y_out_2_addr" [src/atax.c:28]   --->   Operation 103 'store' 'store_ln28' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 104 [1/1] (0.67ns)   --->   "%store_ln28 = store i32 %add58_3, i4 %buff_y_out_3_addr" [src/atax.c:28]   --->   Operation 104 'store' 'store_ln28' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln27 = br void %for.inc61" [src/atax.c:27]   --->   Operation 105 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ tmp1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buff_A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ buff_A_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ buff_y_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ buff_y_out_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ buff_y_out_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ buff_y_out_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j_1                   (alloca           ) [ 0100000000]
i                     (alloca           ) [ 0100000000]
indvar_flatten7       (alloca           ) [ 0100000000]
store_ln0             (store            ) [ 0000000000]
store_ln5             (store            ) [ 0000000000]
store_ln5             (store            ) [ 0000000000]
br_ln0                (br               ) [ 0000000000]
indvar_flatten7_load  (load             ) [ 0000000000]
icmp_ln26             (icmp             ) [ 0111111110]
add_ln26_1            (add              ) [ 0000000000]
br_ln26               (br               ) [ 0000000000]
j_1_load              (load             ) [ 0000000000]
i_load                (load             ) [ 0000000000]
add_ln26              (add              ) [ 0000000000]
tmp                   (bitselect        ) [ 0000000000]
select_ln5            (select           ) [ 0000000000]
select_ln26           (select           ) [ 0000000000]
trunc_ln26            (trunc            ) [ 0000000000]
zext_ln26             (zext             ) [ 0000000000]
tmp1_addr             (getelementptr    ) [ 0110000000]
lshr_ln5_4            (partselect       ) [ 0000000000]
tmp_5                 (bitconcatenate   ) [ 0000000000]
zext_ln28             (zext             ) [ 0000000000]
buff_A_addr           (getelementptr    ) [ 0110000000]
buff_A_1_addr         (getelementptr    ) [ 0110000000]
lshr_ln5_5            (partselect       ) [ 0111110000]
or_ln28               (or               ) [ 0000000000]
tmp_6                 (bitconcatenate   ) [ 0000000000]
zext_ln28_1           (zext             ) [ 0000000000]
buff_A_addr_1         (getelementptr    ) [ 0110000000]
buff_A_1_addr_1       (getelementptr    ) [ 0110000000]
add_ln27              (add              ) [ 0000000000]
store_ln26            (store            ) [ 0000000000]
store_ln5             (store            ) [ 0000000000]
store_ln5             (store            ) [ 0000000000]
empty                 (load             ) [ 0101110000]
buff_A_load           (load             ) [ 0101110000]
buff_A_1_load         (load             ) [ 0101110000]
buff_A_load_1         (load             ) [ 0101110000]
buff_A_1_load_1       (load             ) [ 0101110000]
zext_ln5              (zext             ) [ 0000000000]
buff_y_out_addr       (getelementptr    ) [ 0100001111]
mul1                  (fmul             ) [ 0100001111]
buff_y_out_1_addr     (getelementptr    ) [ 0100001111]
buff_y_out_2_addr     (getelementptr    ) [ 0100001111]
buff_y_out_3_addr     (getelementptr    ) [ 0100001111]
mul57_1               (fmul             ) [ 0100001111]
mul57_2               (fmul             ) [ 0100001111]
mul57_3               (fmul             ) [ 0100001111]
buff_y_out_load       (load             ) [ 0100000111]
buff_y_out_1_load     (load             ) [ 0100000111]
buff_y_out_2_load     (load             ) [ 0100000111]
buff_y_out_3_load     (load             ) [ 0100000111]
specloopname_ln0      (specloopname     ) [ 0000000000]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000]
specpipeline_ln11     (specpipeline     ) [ 0000000000]
add1                  (fadd             ) [ 0000000000]
add58_1               (fadd             ) [ 0000000000]
add58_2               (fadd             ) [ 0000000000]
add58_3               (fadd             ) [ 0000000000]
store_ln28            (store            ) [ 0000000000]
store_ln28            (store            ) [ 0000000000]
store_ln28            (store            ) [ 0000000000]
store_ln28            (store            ) [ 0000000000]
br_ln27               (br               ) [ 0000000000]
ret_ln0               (ret              ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="tmp1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="buff_A">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_A"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="buff_A_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_A_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="buff_y_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_y_out"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="buff_y_out_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_y_out_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="buff_y_out_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_y_out_2"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="buff_y_out_3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_y_out_3"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i7.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i6.i5"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="lp3_lp4_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="j_1_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_1/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="i_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="indvar_flatten7_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten7/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="tmp1_addr_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="7" slack="0"/>
<pin id="78" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp1_addr/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="grp_access_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="6" slack="0"/>
<pin id="83" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="84" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="85" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="buff_A_addr_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="32" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="11" slack="0"/>
<pin id="91" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_A_addr/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="buff_A_1_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="11" slack="0"/>
<pin id="98" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_A_1_addr/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_access_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="11" slack="0"/>
<pin id="103" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="104" dir="0" index="2" bw="0" slack="0"/>
<pin id="106" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="107" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="108" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="3" bw="32" slack="1"/>
<pin id="109" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buff_A_load/1 buff_A_load_1/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="buff_A_addr_1_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="11" slack="0"/>
<pin id="115" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_A_addr_1/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="buff_A_1_addr_1_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="11" slack="0"/>
<pin id="122" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_A_1_addr_1/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_access_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="11" slack="0"/>
<pin id="127" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="128" dir="0" index="2" bw="0" slack="0"/>
<pin id="130" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="131" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="132" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="3" bw="32" slack="1"/>
<pin id="133" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buff_A_1_load/1 buff_A_1_load_1/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="buff_y_out_addr_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="4" slack="0"/>
<pin id="141" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_y_out_addr/5 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_access_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="4" slack="4"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="0" index="2" bw="0" slack="0"/>
<pin id="149" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="150" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="151" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="152" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buff_y_out_load/5 store_ln28/9 "/>
</bind>
</comp>

<comp id="154" class="1004" name="buff_y_out_1_addr_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="4" slack="0"/>
<pin id="158" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_y_out_1_addr/5 "/>
</bind>
</comp>

<comp id="161" class="1004" name="buff_y_out_2_addr_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="4" slack="0"/>
<pin id="165" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_y_out_2_addr/5 "/>
</bind>
</comp>

<comp id="168" class="1004" name="buff_y_out_3_addr_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="4" slack="0"/>
<pin id="172" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_y_out_3_addr/5 "/>
</bind>
</comp>

<comp id="175" class="1004" name="grp_access_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="4" slack="4"/>
<pin id="177" dir="0" index="1" bw="32" slack="0"/>
<pin id="178" dir="0" index="2" bw="0" slack="0"/>
<pin id="180" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="181" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="182" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="183" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buff_y_out_1_load/5 store_ln28/9 "/>
</bind>
</comp>

<comp id="185" class="1004" name="grp_access_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="4" slack="4"/>
<pin id="187" dir="0" index="1" bw="32" slack="0"/>
<pin id="188" dir="0" index="2" bw="0" slack="0"/>
<pin id="190" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="191" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="192" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="193" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buff_y_out_2_load/5 store_ln28/9 "/>
</bind>
</comp>

<comp id="195" class="1004" name="grp_access_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="4" slack="4"/>
<pin id="197" dir="0" index="1" bw="32" slack="0"/>
<pin id="198" dir="0" index="2" bw="0" slack="0"/>
<pin id="200" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="201" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="202" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="203" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buff_y_out_3_load/5 store_ln28/9 "/>
</bind>
</comp>

<comp id="205" class="1004" name="grp_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="0"/>
<pin id="207" dir="0" index="1" bw="32" slack="1"/>
<pin id="208" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add1/6 "/>
</bind>
</comp>

<comp id="211" class="1004" name="grp_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="0"/>
<pin id="213" dir="0" index="1" bw="32" slack="1"/>
<pin id="214" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add58_1/6 "/>
</bind>
</comp>

<comp id="217" class="1004" name="grp_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="0"/>
<pin id="219" dir="0" index="1" bw="32" slack="1"/>
<pin id="220" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add58_2/6 "/>
</bind>
</comp>

<comp id="223" class="1004" name="grp_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="0"/>
<pin id="225" dir="0" index="1" bw="32" slack="1"/>
<pin id="226" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add58_3/6 "/>
</bind>
</comp>

<comp id="229" class="1004" name="grp_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="1"/>
<pin id="231" dir="0" index="1" bw="32" slack="1"/>
<pin id="232" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul1/3 "/>
</bind>
</comp>

<comp id="233" class="1004" name="grp_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="1"/>
<pin id="235" dir="0" index="1" bw="32" slack="1"/>
<pin id="236" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul57_1/3 "/>
</bind>
</comp>

<comp id="237" class="1004" name="grp_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="1"/>
<pin id="239" dir="0" index="1" bw="32" slack="1"/>
<pin id="240" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul57_2/3 "/>
</bind>
</comp>

<comp id="241" class="1004" name="grp_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="1"/>
<pin id="243" dir="0" index="1" bw="32" slack="1"/>
<pin id="244" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul57_3/3 "/>
</bind>
</comp>

<comp id="245" class="1004" name="store_ln0_store_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="0"/>
<pin id="247" dir="0" index="1" bw="11" slack="0"/>
<pin id="248" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="store_ln5_store_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="7" slack="0"/>
<pin id="253" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln5/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="store_ln5_store_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="0"/>
<pin id="257" dir="0" index="1" bw="7" slack="0"/>
<pin id="258" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln5/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="indvar_flatten7_load_load_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="11" slack="0"/>
<pin id="262" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten7_load/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="icmp_ln26_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="11" slack="0"/>
<pin id="265" dir="0" index="1" bw="11" slack="0"/>
<pin id="266" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="add_ln26_1_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="11" slack="0"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_1/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="j_1_load_load_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="7" slack="0"/>
<pin id="277" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1_load/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="i_load_load_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="7" slack="0"/>
<pin id="280" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="add_ln26_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="7" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="tmp_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="0"/>
<pin id="289" dir="0" index="1" bw="7" slack="0"/>
<pin id="290" dir="0" index="2" bw="4" slack="0"/>
<pin id="291" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="select_ln5_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="0"/>
<pin id="297" dir="0" index="1" bw="7" slack="0"/>
<pin id="298" dir="0" index="2" bw="7" slack="0"/>
<pin id="299" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln5/1 "/>
</bind>
</comp>

<comp id="303" class="1004" name="select_ln26_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="0"/>
<pin id="305" dir="0" index="1" bw="7" slack="0"/>
<pin id="306" dir="0" index="2" bw="7" slack="0"/>
<pin id="307" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln26/1 "/>
</bind>
</comp>

<comp id="311" class="1004" name="trunc_ln26_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="7" slack="0"/>
<pin id="313" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln26/1 "/>
</bind>
</comp>

<comp id="315" class="1004" name="zext_ln26_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="7" slack="0"/>
<pin id="317" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="lshr_ln5_4_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="5" slack="0"/>
<pin id="322" dir="0" index="1" bw="7" slack="0"/>
<pin id="323" dir="0" index="2" bw="1" slack="0"/>
<pin id="324" dir="0" index="3" bw="4" slack="0"/>
<pin id="325" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln5_4/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="tmp_5_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="11" slack="0"/>
<pin id="332" dir="0" index="1" bw="6" slack="0"/>
<pin id="333" dir="0" index="2" bw="5" slack="0"/>
<pin id="334" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="zext_ln28_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="11" slack="0"/>
<pin id="340" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="lshr_ln5_5_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="4" slack="0"/>
<pin id="346" dir="0" index="1" bw="7" slack="0"/>
<pin id="347" dir="0" index="2" bw="3" slack="0"/>
<pin id="348" dir="0" index="3" bw="4" slack="0"/>
<pin id="349" dir="1" index="4" bw="4" slack="4"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln5_5/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="or_ln28_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="5" slack="0"/>
<pin id="356" dir="0" index="1" bw="5" slack="0"/>
<pin id="357" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="tmp_6_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="11" slack="0"/>
<pin id="362" dir="0" index="1" bw="6" slack="0"/>
<pin id="363" dir="0" index="2" bw="5" slack="0"/>
<pin id="364" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="zext_ln28_1_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="11" slack="0"/>
<pin id="370" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_1/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="add_ln27_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="7" slack="0"/>
<pin id="376" dir="0" index="1" bw="4" slack="0"/>
<pin id="377" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="store_ln26_store_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="11" slack="0"/>
<pin id="382" dir="0" index="1" bw="11" slack="0"/>
<pin id="383" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/1 "/>
</bind>
</comp>

<comp id="385" class="1004" name="store_ln5_store_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="7" slack="0"/>
<pin id="387" dir="0" index="1" bw="7" slack="0"/>
<pin id="388" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln5/1 "/>
</bind>
</comp>

<comp id="390" class="1004" name="store_ln5_store_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="7" slack="0"/>
<pin id="392" dir="0" index="1" bw="7" slack="0"/>
<pin id="393" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln5/1 "/>
</bind>
</comp>

<comp id="395" class="1004" name="zext_ln5_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="4" slack="4"/>
<pin id="397" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln5/5 "/>
</bind>
</comp>

<comp id="402" class="1005" name="j_1_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="7" slack="0"/>
<pin id="404" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="409" class="1005" name="i_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="7" slack="0"/>
<pin id="411" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="416" class="1005" name="indvar_flatten7_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="11" slack="0"/>
<pin id="418" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten7 "/>
</bind>
</comp>

<comp id="423" class="1005" name="icmp_ln26_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="1" slack="7"/>
<pin id="425" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln26 "/>
</bind>
</comp>

<comp id="427" class="1005" name="tmp1_addr_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="6" slack="1"/>
<pin id="429" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp1_addr "/>
</bind>
</comp>

<comp id="432" class="1005" name="buff_A_addr_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="11" slack="1"/>
<pin id="434" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="buff_A_addr "/>
</bind>
</comp>

<comp id="437" class="1005" name="buff_A_1_addr_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="11" slack="1"/>
<pin id="439" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="buff_A_1_addr "/>
</bind>
</comp>

<comp id="442" class="1005" name="lshr_ln5_5_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="4" slack="4"/>
<pin id="444" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opset="lshr_ln5_5 "/>
</bind>
</comp>

<comp id="447" class="1005" name="buff_A_addr_1_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="11" slack="1"/>
<pin id="449" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="buff_A_addr_1 "/>
</bind>
</comp>

<comp id="452" class="1005" name="buff_A_1_addr_1_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="11" slack="1"/>
<pin id="454" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="buff_A_1_addr_1 "/>
</bind>
</comp>

<comp id="457" class="1005" name="empty_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="32" slack="1"/>
<pin id="459" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="465" class="1005" name="buff_A_load_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="32" slack="1"/>
<pin id="467" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buff_A_load "/>
</bind>
</comp>

<comp id="470" class="1005" name="buff_A_1_load_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="32" slack="1"/>
<pin id="472" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buff_A_1_load "/>
</bind>
</comp>

<comp id="475" class="1005" name="buff_A_load_1_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="32" slack="1"/>
<pin id="477" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buff_A_load_1 "/>
</bind>
</comp>

<comp id="480" class="1005" name="buff_A_1_load_1_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="32" slack="1"/>
<pin id="482" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buff_A_1_load_1 "/>
</bind>
</comp>

<comp id="485" class="1005" name="buff_y_out_addr_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="4" slack="1"/>
<pin id="487" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="buff_y_out_addr "/>
</bind>
</comp>

<comp id="491" class="1005" name="mul1_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="32" slack="1"/>
<pin id="493" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul1 "/>
</bind>
</comp>

<comp id="496" class="1005" name="buff_y_out_1_addr_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="4" slack="1"/>
<pin id="498" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="buff_y_out_1_addr "/>
</bind>
</comp>

<comp id="502" class="1005" name="buff_y_out_2_addr_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="4" slack="1"/>
<pin id="504" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="buff_y_out_2_addr "/>
</bind>
</comp>

<comp id="508" class="1005" name="buff_y_out_3_addr_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="4" slack="1"/>
<pin id="510" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="buff_y_out_3_addr "/>
</bind>
</comp>

<comp id="514" class="1005" name="mul57_1_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="32" slack="1"/>
<pin id="516" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul57_1 "/>
</bind>
</comp>

<comp id="519" class="1005" name="mul57_2_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="32" slack="1"/>
<pin id="521" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul57_2 "/>
</bind>
</comp>

<comp id="524" class="1005" name="mul57_3_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="32" slack="1"/>
<pin id="526" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul57_3 "/>
</bind>
</comp>

<comp id="529" class="1005" name="buff_y_out_load_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="32" slack="1"/>
<pin id="531" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buff_y_out_load "/>
</bind>
</comp>

<comp id="534" class="1005" name="buff_y_out_1_load_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="32" slack="1"/>
<pin id="536" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buff_y_out_1_load "/>
</bind>
</comp>

<comp id="539" class="1005" name="buff_y_out_2_load_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="32" slack="1"/>
<pin id="541" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buff_y_out_2_load "/>
</bind>
</comp>

<comp id="544" class="1005" name="buff_y_out_3_load_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="32" slack="1"/>
<pin id="546" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buff_y_out_3_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="14" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="14" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="14" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="30" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="74" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="92"><net_src comp="2" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="30" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="99"><net_src comp="4" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="30" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="110"><net_src comp="87" pin="3"/><net_sink comp="101" pin=2"/></net>

<net id="116"><net_src comp="2" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="30" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="123"><net_src comp="4" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="30" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="134"><net_src comp="94" pin="3"/><net_sink comp="125" pin=2"/></net>

<net id="135"><net_src comp="111" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="136"><net_src comp="118" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="142"><net_src comp="6" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="30" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="153"><net_src comp="137" pin="3"/><net_sink comp="144" pin=2"/></net>

<net id="159"><net_src comp="8" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="30" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="166"><net_src comp="10" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="30" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="173"><net_src comp="12" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="30" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="184"><net_src comp="154" pin="3"/><net_sink comp="175" pin=2"/></net>

<net id="194"><net_src comp="161" pin="3"/><net_sink comp="185" pin=2"/></net>

<net id="204"><net_src comp="168" pin="3"/><net_sink comp="195" pin=2"/></net>

<net id="209"><net_src comp="205" pin="2"/><net_sink comp="144" pin=1"/></net>

<net id="210"><net_src comp="144" pin="7"/><net_sink comp="205" pin=0"/></net>

<net id="215"><net_src comp="211" pin="2"/><net_sink comp="175" pin=1"/></net>

<net id="216"><net_src comp="175" pin="7"/><net_sink comp="211" pin=0"/></net>

<net id="221"><net_src comp="217" pin="2"/><net_sink comp="185" pin=1"/></net>

<net id="222"><net_src comp="185" pin="7"/><net_sink comp="217" pin=0"/></net>

<net id="227"><net_src comp="223" pin="2"/><net_sink comp="195" pin=1"/></net>

<net id="228"><net_src comp="195" pin="7"/><net_sink comp="223" pin=0"/></net>

<net id="249"><net_src comp="16" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="254"><net_src comp="18" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="259"><net_src comp="18" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="267"><net_src comp="260" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="20" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="273"><net_src comp="260" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="22" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="285"><net_src comp="278" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="24" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="292"><net_src comp="26" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="293"><net_src comp="275" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="294"><net_src comp="28" pin="0"/><net_sink comp="287" pin=2"/></net>

<net id="300"><net_src comp="287" pin="3"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="18" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="302"><net_src comp="275" pin="1"/><net_sink comp="295" pin=2"/></net>

<net id="308"><net_src comp="287" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="309"><net_src comp="281" pin="2"/><net_sink comp="303" pin=1"/></net>

<net id="310"><net_src comp="278" pin="1"/><net_sink comp="303" pin=2"/></net>

<net id="314"><net_src comp="303" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="318"><net_src comp="303" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="326"><net_src comp="32" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="327"><net_src comp="295" pin="3"/><net_sink comp="320" pin=1"/></net>

<net id="328"><net_src comp="14" pin="0"/><net_sink comp="320" pin=2"/></net>

<net id="329"><net_src comp="34" pin="0"/><net_sink comp="320" pin=3"/></net>

<net id="335"><net_src comp="36" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="336"><net_src comp="311" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="337"><net_src comp="320" pin="4"/><net_sink comp="330" pin=2"/></net>

<net id="341"><net_src comp="330" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="343"><net_src comp="338" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="350"><net_src comp="38" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="295" pin="3"/><net_sink comp="344" pin=1"/></net>

<net id="352"><net_src comp="40" pin="0"/><net_sink comp="344" pin=2"/></net>

<net id="353"><net_src comp="34" pin="0"/><net_sink comp="344" pin=3"/></net>

<net id="358"><net_src comp="320" pin="4"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="42" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="365"><net_src comp="36" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="366"><net_src comp="311" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="367"><net_src comp="354" pin="2"/><net_sink comp="360" pin=2"/></net>

<net id="371"><net_src comp="360" pin="3"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="373"><net_src comp="368" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="378"><net_src comp="295" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="44" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="384"><net_src comp="269" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="389"><net_src comp="303" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="394"><net_src comp="374" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="398"><net_src comp="395" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="400"><net_src comp="395" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="401"><net_src comp="395" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="405"><net_src comp="62" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="407"><net_src comp="402" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="408"><net_src comp="402" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="412"><net_src comp="66" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="414"><net_src comp="409" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="415"><net_src comp="409" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="419"><net_src comp="70" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="421"><net_src comp="416" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="422"><net_src comp="416" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="426"><net_src comp="263" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="430"><net_src comp="74" pin="3"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="435"><net_src comp="87" pin="3"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="440"><net_src comp="94" pin="3"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="445"><net_src comp="344" pin="4"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="450"><net_src comp="111" pin="3"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="455"><net_src comp="118" pin="3"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="460"><net_src comp="81" pin="3"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="462"><net_src comp="457" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="463"><net_src comp="457" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="464"><net_src comp="457" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="468"><net_src comp="101" pin="7"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="473"><net_src comp="125" pin="7"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="478"><net_src comp="101" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="483"><net_src comp="125" pin="3"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="488"><net_src comp="137" pin="3"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="490"><net_src comp="485" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="494"><net_src comp="229" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="499"><net_src comp="154" pin="3"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="501"><net_src comp="496" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="505"><net_src comp="161" pin="3"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="507"><net_src comp="502" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="511"><net_src comp="168" pin="3"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="513"><net_src comp="508" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="517"><net_src comp="233" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="522"><net_src comp="237" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="527"><net_src comp="241" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="532"><net_src comp="144" pin="7"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="537"><net_src comp="175" pin="7"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="542"><net_src comp="185" pin="7"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="547"><net_src comp="195" pin="7"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="223" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: buff_y_out | {9 }
	Port: buff_y_out_1 | {9 }
	Port: buff_y_out_2 | {9 }
	Port: buff_y_out_3 | {9 }
 - Input state : 
	Port: atax_Pipeline_lp3_lp4 : tmp1 | {1 2 }
	Port: atax_Pipeline_lp3_lp4 : buff_A | {1 2 }
	Port: atax_Pipeline_lp3_lp4 : buff_A_1 | {1 2 }
	Port: atax_Pipeline_lp3_lp4 : buff_y_out | {5 6 }
	Port: atax_Pipeline_lp3_lp4 : buff_y_out_1 | {5 6 }
	Port: atax_Pipeline_lp3_lp4 : buff_y_out_2 | {5 6 }
	Port: atax_Pipeline_lp3_lp4 : buff_y_out_3 | {5 6 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln5 : 1
		store_ln5 : 1
		indvar_flatten7_load : 1
		icmp_ln26 : 2
		add_ln26_1 : 2
		br_ln26 : 3
		j_1_load : 1
		i_load : 1
		add_ln26 : 2
		tmp : 2
		select_ln5 : 3
		select_ln26 : 3
		trunc_ln26 : 4
		zext_ln26 : 4
		tmp1_addr : 5
		empty : 6
		lshr_ln5_4 : 4
		tmp_5 : 5
		zext_ln28 : 6
		buff_A_addr : 7
		buff_A_1_addr : 7
		lshr_ln5_5 : 4
		buff_A_load : 8
		or_ln28 : 5
		tmp_6 : 5
		zext_ln28_1 : 6
		buff_A_addr_1 : 7
		buff_A_1_addr_1 : 7
		buff_A_1_load : 8
		buff_A_load_1 : 8
		buff_A_1_load_1 : 8
		add_ln27 : 4
		store_ln26 : 3
		store_ln5 : 4
		store_ln5 : 5
	State 2
	State 3
	State 4
	State 5
		buff_y_out_addr : 1
		buff_y_out_load : 2
		buff_y_out_1_addr : 1
		buff_y_out_2_addr : 1
		buff_y_out_3_addr : 1
		buff_y_out_1_load : 2
		buff_y_out_2_load : 2
		buff_y_out_3_load : 2
	State 6
		add1 : 1
		add58_1 : 1
		add58_2 : 1
		add58_3 : 1
	State 7
	State 8
	State 9
		store_ln28 : 1
		store_ln28 : 1
		store_ln28 : 1
		store_ln28 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |   DSP   |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|          |     grp_fu_205     |    2    |   227   |   214   |
|   fadd   |     grp_fu_211     |    2    |   227   |   214   |
|          |     grp_fu_217     |    2    |   227   |   214   |
|          |     grp_fu_223     |    2    |   227   |   214   |
|----------|--------------------|---------|---------|---------|
|          |     grp_fu_229     |    3    |   128   |   135   |
|   fmul   |     grp_fu_233     |    3    |   128   |   135   |
|          |     grp_fu_237     |    3    |   128   |   135   |
|          |     grp_fu_241     |    3    |   128   |   135   |
|----------|--------------------|---------|---------|---------|
|          |  add_ln26_1_fu_269 |    0    |    0    |    18   |
|    add   |   add_ln26_fu_281  |    0    |    0    |    14   |
|          |   add_ln27_fu_374  |    0    |    0    |    14   |
|----------|--------------------|---------|---------|---------|
|   icmp   |  icmp_ln26_fu_263  |    0    |    0    |    18   |
|----------|--------------------|---------|---------|---------|
|  select  |  select_ln5_fu_295 |    0    |    0    |    7    |
|          | select_ln26_fu_303 |    0    |    0    |    7    |
|----------|--------------------|---------|---------|---------|
| bitselect|     tmp_fu_287     |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   trunc  |  trunc_ln26_fu_311 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |  zext_ln26_fu_315  |    0    |    0    |    0    |
|   zext   |  zext_ln28_fu_338  |    0    |    0    |    0    |
|          | zext_ln28_1_fu_368 |    0    |    0    |    0    |
|          |   zext_ln5_fu_395  |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|partselect|  lshr_ln5_4_fu_320 |    0    |    0    |    0    |
|          |  lshr_ln5_5_fu_344 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|bitconcatenate|    tmp_5_fu_330    |    0    |    0    |    0    |
|          |    tmp_6_fu_360    |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|    or    |   or_ln28_fu_354   |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    20   |   1420  |   1474  |
|----------|--------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
| buff_A_1_addr_1_reg_452 |   11   |
|  buff_A_1_addr_reg_437  |   11   |
| buff_A_1_load_1_reg_480 |   32   |
|  buff_A_1_load_reg_470  |   32   |
|  buff_A_addr_1_reg_447  |   11   |
|   buff_A_addr_reg_432   |   11   |
|  buff_A_load_1_reg_475  |   32   |
|   buff_A_load_reg_465   |   32   |
|buff_y_out_1_addr_reg_496|    4   |
|buff_y_out_1_load_reg_534|   32   |
|buff_y_out_2_addr_reg_502|    4   |
|buff_y_out_2_load_reg_539|   32   |
|buff_y_out_3_addr_reg_508|    4   |
|buff_y_out_3_load_reg_544|   32   |
| buff_y_out_addr_reg_485 |    4   |
| buff_y_out_load_reg_529 |   32   |
|      empty_reg_457      |   32   |
|        i_reg_409        |    7   |
|    icmp_ln26_reg_423    |    1   |
| indvar_flatten7_reg_416 |   11   |
|       j_1_reg_402       |    7   |
|    lshr_ln5_5_reg_442   |    4   |
|       mul1_reg_491      |   32   |
|     mul57_1_reg_514     |   32   |
|     mul57_2_reg_519     |   32   |
|     mul57_3_reg_524     |   32   |
|    tmp1_addr_reg_427    |    6   |
+-------------------------+--------+
|          Total          |   512  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_81 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_101 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_101 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_125 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_125 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_144 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_175 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_185 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_195 |  p2  |   2  |   0  |    0   ||    9    |
|     grp_fu_205    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_211    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_217    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_223    |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   312  ||  5.551  ||   117   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   20   |    -   |  1420  |  1474  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   117  |
|  Register |    -   |    -   |   512  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   20   |    5   |  1932  |  1591  |
+-----------+--------+--------+--------+--------+
