# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../1_Basic_Logic_Gates/AND_gate/AND_gate.v" \
"../../../../../1_Basic_Logic_Gates/AND_gate/AND_gate_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
