{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1427902225832 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1427902225832 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 01 23:30:25 2015 " "Processing started: Wed Apr 01 23:30:25 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1427902225832 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1427902225832 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA_EP2C -c FPGA_EP2C " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_EP2C -c FPGA_EP2C" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1427902225832 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1427902226183 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FPGA2MCU.v(59) " "Verilog HDL warning at FPGA2MCU.v(59): extended using \"x\" or \"z\"" {  } { { "FPGA2MCU.v" "" { Text "D:/study/fpga/quartusIIproject/FPGA2MCU_2/FPGA2MCU.v" 59 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1427902226241 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FPGA2MCU.v(83) " "Verilog HDL warning at FPGA2MCU.v(83): extended using \"x\" or \"z\"" {  } { { "FPGA2MCU.v" "" { Text "D:/study/fpga/quartusIIproject/FPGA2MCU_2/FPGA2MCU.v" 83 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1427902226241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga2mcu.v 4 4 " "Found 4 design units, including 4 entities, in source file fpga2mcu.v" { { "Info" "ISGN_ENTITY_NAME" "1 SAVE_ADDR " "Found entity 1: SAVE_ADDR" {  } { { "FPGA2MCU.v" "" { Text "D:/study/fpga/quartusIIproject/FPGA2MCU_2/FPGA2MCU.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427902226243 ""} { "Info" "ISGN_ENTITY_NAME" "2 SELECT_ADDR " "Found entity 2: SELECT_ADDR" {  } { { "FPGA2MCU.v" "" { Text "D:/study/fpga/quartusIIproject/FPGA2MCU_2/FPGA2MCU.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427902226243 ""} { "Info" "ISGN_ENTITY_NAME" "3 BUFF_SEND_DATA " "Found entity 3: BUFF_SEND_DATA" {  } { { "FPGA2MCU.v" "" { Text "D:/study/fpga/quartusIIproject/FPGA2MCU_2/FPGA2MCU.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427902226243 ""} { "Info" "ISGN_ENTITY_NAME" "4 BUFF " "Found entity 4: BUFF" {  } { { "FPGA2MCU.v" "" { Text "D:/study/fpga/quartusIIproject/FPGA2MCU_2/FPGA2MCU.v" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427902226243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427902226243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_ep2c.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fpga_ep2c.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FPGA_EP2C " "Found entity 1: FPGA_EP2C" {  } { { "FPGA_EP2C.bdf" "" { Schematic "D:/study/fpga/quartusIIproject/FPGA2MCU_2/FPGA_EP2C.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427902226245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427902226245 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "FPGA2AR9331.v " "Can't analyze file -- file FPGA2AR9331.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1427902226247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_2port.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_2port.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_2PORT " "Found entity 1: RAM_2PORT" {  } { { "RAM_2PORT.v" "" { Text "D:/study/fpga/quartusIIproject/FPGA2MCU_2/RAM_2PORT.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427902226249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427902226249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase_addr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file phase_addr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 phase_acc-one " "Found design unit 1: phase_acc-one" {  } { { "phase_addr.vhd" "" { Text "D:/study/fpga/quartusIIproject/FPGA2MCU_2/phase_addr.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427902226932 ""} { "Info" "ISGN_ENTITY_NAME" "1 phase_acc " "Found entity 1: phase_acc" {  } { { "phase_addr.vhd" "" { Text "D:/study/fpga/quartusIIproject/FPGA2MCU_2/phase_addr.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427902226932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427902226932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fre_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fre_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FrewSave_16-one " "Found design unit 1: FrewSave_16-one" {  } { { "Fre_buffer.vhd" "" { Text "D:/study/fpga/quartusIIproject/FPGA2MCU_2/Fre_buffer.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427902226935 ""} { "Info" "ISGN_ENTITY_NAME" "1 FrewSave_16 " "Found entity 1: FrewSave_16" {  } { { "Fre_buffer.vhd" "" { Text "D:/study/fpga/quartusIIproject/FPGA2MCU_2/Fre_buffer.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427902226935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427902226935 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGA_EP2C " "Elaborating entity \"FPGA_EP2C\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1427902226995 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "INT0 " "Pin \"INT0\" is missing source" {  } { { "FPGA_EP2C.bdf" "" { Schematic "D:/study/fpga/quartusIIproject/FPGA2MCU_2/FPGA_EP2C.bdf" { { 440 744 920 456 "INT0" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1427902226997 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "INT4 " "Pin \"INT4\" is missing source" {  } { { "FPGA_EP2C.bdf" "" { Schematic "D:/study/fpga/quartusIIproject/FPGA2MCU_2/FPGA_EP2C.bdf" { { 464 744 920 480 "INT4" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1427902226997 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "NOE " "Pin \"NOE\" not connected" {  } { { "FPGA_EP2C.bdf" "" { Schematic "D:/study/fpga/quartusIIproject/FPGA2MCU_2/FPGA_EP2C.bdf" { { 272 40 208 288 "NOE" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1427902226997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_2PORT RAM_2PORT:inst4 " "Elaborating entity \"RAM_2PORT\" for hierarchy \"RAM_2PORT:inst4\"" {  } { { "FPGA_EP2C.bdf" "inst4" { Schematic "D:/study/fpga/quartusIIproject/FPGA2MCU_2/FPGA_EP2C.bdf" { { 488 168 424 656 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427902227000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM_2PORT:inst4\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM_2PORT:inst4\|altsyncram:altsyncram_component\"" {  } { { "RAM_2PORT.v" "altsyncram_component" { Text "D:/study/fpga/quartusIIproject/FPGA2MCU_2/RAM_2PORT.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427902227041 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM_2PORT:inst4\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM_2PORT:inst4\|altsyncram:altsyncram_component\"" {  } { { "RAM_2PORT.v" "" { Text "D:/study/fpga/quartusIIproject/FPGA2MCU_2/RAM_2PORT.v" 93 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427902227045 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM_2PORT:inst4\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM_2PORT:inst4\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427902227046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427902227046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427902227046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427902227046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427902227046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427902227046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427902227046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427902227046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427902227046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427902227046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427902227046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427902227046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427902227046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427902227046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427902227046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427902227046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427902227046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427902227046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427902227046 ""}  } { { "RAM_2PORT.v" "" { Text "D:/study/fpga/quartusIIproject/FPGA2MCU_2/RAM_2PORT.v" 93 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1427902227046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l6n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l6n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l6n1 " "Found entity 1: altsyncram_l6n1" {  } { { "db/altsyncram_l6n1.tdf" "" { Text "D:/study/fpga/quartusIIproject/FPGA2MCU_2/db/altsyncram_l6n1.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427902227146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427902227146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l6n1 RAM_2PORT:inst4\|altsyncram:altsyncram_component\|altsyncram_l6n1:auto_generated " "Elaborating entity \"altsyncram_l6n1\" for hierarchy \"RAM_2PORT:inst4\|altsyncram:altsyncram_component\|altsyncram_l6n1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "s:/tools/dianzi sheji/quartus14/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427902227147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9us1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9us1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9us1 " "Found entity 1: altsyncram_9us1" {  } { { "db/altsyncram_9us1.tdf" "" { Text "D:/study/fpga/quartusIIproject/FPGA2MCU_2/db/altsyncram_9us1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427902227248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427902227248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9us1 RAM_2PORT:inst4\|altsyncram:altsyncram_component\|altsyncram_l6n1:auto_generated\|altsyncram_9us1:altsyncram1 " "Elaborating entity \"altsyncram_9us1\" for hierarchy \"RAM_2PORT:inst4\|altsyncram:altsyncram_component\|altsyncram_l6n1:auto_generated\|altsyncram_9us1:altsyncram1\"" {  } { { "db/altsyncram_l6n1.tdf" "altsyncram1" { Text "D:/study/fpga/quartusIIproject/FPGA2MCU_2/db/altsyncram_l6n1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427902227249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "phase_acc phase_acc:inst3 " "Elaborating entity \"phase_acc\" for hierarchy \"phase_acc:inst3\"" {  } { { "FPGA_EP2C.bdf" "inst3" { Schematic "D:/study/fpga/quartusIIproject/FPGA2MCU_2/FPGA_EP2C.bdf" { { 392 408 608 472 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427902227254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FrewSave_16 FrewSave_16:inst7 " "Elaborating entity \"FrewSave_16\" for hierarchy \"FrewSave_16:inst7\"" {  } { { "FPGA_EP2C.bdf" "inst7" { Schematic "D:/study/fpga/quartusIIproject/FPGA2MCU_2/FPGA_EP2C.bdf" { { 168 656 840 280 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427902227257 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "qint Fre_buffer.vhd(25) " "VHDL Process Statement warning at Fre_buffer.vhd(25): signal \"qint\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Fre_buffer.vhd" "" { Text "D:/study/fpga/quartusIIproject/FPGA2MCU_2/Fre_buffer.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1427902227257 "|FPGA_EP2C|FrewSave_16:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SELECT_ADDR SELECT_ADDR:inst9 " "Elaborating entity \"SELECT_ADDR\" for hierarchy \"SELECT_ADDR:inst9\"" {  } { { "FPGA_EP2C.bdf" "inst9" { Schematic "D:/study/fpga/quartusIIproject/FPGA2MCU_2/FPGA_EP2C.bdf" { { 40 600 792 152 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427902227259 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "read_en FPGA2MCU.v(20) " "Verilog HDL Always Construct warning at FPGA2MCU.v(20): inferring latch(es) for variable \"read_en\", which holds its previous value in one or more paths through the always construct" {  } { { "FPGA2MCU.v" "" { Text "D:/study/fpga/quartusIIproject/FPGA2MCU_2/FPGA2MCU.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1427902227260 "|FPGA_EP2C|SELECT_ADDR:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_en FPGA2MCU.v(20) " "Inferred latch for \"read_en\" at FPGA2MCU.v(20)" {  } { { "FPGA2MCU.v" "" { Text "D:/study/fpga/quartusIIproject/FPGA2MCU_2/FPGA2MCU.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427902227260 "|FPGA_EP2C|SELECT_ADDR:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SAVE_ADDR SAVE_ADDR:inst " "Elaborating entity \"SAVE_ADDR\" for hierarchy \"SAVE_ADDR:inst\"" {  } { { "FPGA_EP2C.bdf" "inst" { Schematic "D:/study/fpga/quartusIIproject/FPGA2MCU_2/FPGA_EP2C.bdf" { { 128 320 528 272 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427902227262 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port B, Read Enable/Write Enable ram_block2a0 " "WYSIWYG RAM primitive \"ram_block2a0\" must have the Port B, Read Enable/Write Enable port connected" {  } { { "db/altsyncram_9us1.tdf" "" { Text "D:/study/fpga/quartusIIproject/FPGA2MCU_2/db/altsyncram_9us1.tdf" 43 2 0 } } { "db/altsyncram_l6n1.tdf" "" { Text "D:/study/fpga/quartusIIproject/FPGA2MCU_2/db/altsyncram_l6n1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "s:/tools/dianzi sheji/quartus14/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM_2PORT.v" "" { Text "D:/study/fpga/quartusIIproject/FPGA2MCU_2/RAM_2PORT.v" 93 0 0 } } { "FPGA_EP2C.bdf" "" { Schematic "D:/study/fpga/quartusIIproject/FPGA2MCU_2/FPGA_EP2C.bdf" { { 488 168 424 656 "inst4" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Quartus II" 0 -1 1427902227332 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port B, Read Enable/Write Enable ram_block2a1 " "WYSIWYG RAM primitive \"ram_block2a1\" must have the Port B, Read Enable/Write Enable port connected" {  } { { "db/altsyncram_9us1.tdf" "" { Text "D:/study/fpga/quartusIIproject/FPGA2MCU_2/db/altsyncram_9us1.tdf" 75 2 0 } } { "db/altsyncram_l6n1.tdf" "" { Text "D:/study/fpga/quartusIIproject/FPGA2MCU_2/db/altsyncram_l6n1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "s:/tools/dianzi sheji/quartus14/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM_2PORT.v" "" { Text "D:/study/fpga/quartusIIproject/FPGA2MCU_2/RAM_2PORT.v" 93 0 0 } } { "FPGA_EP2C.bdf" "" { Schematic "D:/study/fpga/quartusIIproject/FPGA2MCU_2/FPGA_EP2C.bdf" { { 488 168 424 656 "inst4" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Quartus II" 0 -1 1427902227332 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port B, Read Enable/Write Enable ram_block2a2 " "WYSIWYG RAM primitive \"ram_block2a2\" must have the Port B, Read Enable/Write Enable port connected" {  } { { "db/altsyncram_9us1.tdf" "" { Text "D:/study/fpga/quartusIIproject/FPGA2MCU_2/db/altsyncram_9us1.tdf" 107 2 0 } } { "db/altsyncram_l6n1.tdf" "" { Text "D:/study/fpga/quartusIIproject/FPGA2MCU_2/db/altsyncram_l6n1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "s:/tools/dianzi sheji/quartus14/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM_2PORT.v" "" { Text "D:/study/fpga/quartusIIproject/FPGA2MCU_2/RAM_2PORT.v" 93 0 0 } } { "FPGA_EP2C.bdf" "" { Schematic "D:/study/fpga/quartusIIproject/FPGA2MCU_2/FPGA_EP2C.bdf" { { 488 168 424 656 "inst4" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Quartus II" 0 -1 1427902227332 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port B, Read Enable/Write Enable ram_block2a3 " "WYSIWYG RAM primitive \"ram_block2a3\" must have the Port B, Read Enable/Write Enable port connected" {  } { { "db/altsyncram_9us1.tdf" "" { Text "D:/study/fpga/quartusIIproject/FPGA2MCU_2/db/altsyncram_9us1.tdf" 139 2 0 } } { "db/altsyncram_l6n1.tdf" "" { Text "D:/study/fpga/quartusIIproject/FPGA2MCU_2/db/altsyncram_l6n1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "s:/tools/dianzi sheji/quartus14/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM_2PORT.v" "" { Text "D:/study/fpga/quartusIIproject/FPGA2MCU_2/RAM_2PORT.v" 93 0 0 } } { "FPGA_EP2C.bdf" "" { Schematic "D:/study/fpga/quartusIIproject/FPGA2MCU_2/FPGA_EP2C.bdf" { { 488 168 424 656 "inst4" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Quartus II" 0 -1 1427902227332 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port B, Read Enable/Write Enable ram_block2a4 " "WYSIWYG RAM primitive \"ram_block2a4\" must have the Port B, Read Enable/Write Enable port connected" {  } { { "db/altsyncram_9us1.tdf" "" { Text "D:/study/fpga/quartusIIproject/FPGA2MCU_2/db/altsyncram_9us1.tdf" 171 2 0 } } { "db/altsyncram_l6n1.tdf" "" { Text "D:/study/fpga/quartusIIproject/FPGA2MCU_2/db/altsyncram_l6n1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "s:/tools/dianzi sheji/quartus14/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM_2PORT.v" "" { Text "D:/study/fpga/quartusIIproject/FPGA2MCU_2/RAM_2PORT.v" 93 0 0 } } { "FPGA_EP2C.bdf" "" { Schematic "D:/study/fpga/quartusIIproject/FPGA2MCU_2/FPGA_EP2C.bdf" { { 488 168 424 656 "inst4" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Quartus II" 0 -1 1427902227332 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port B, Read Enable/Write Enable ram_block2a5 " "WYSIWYG RAM primitive \"ram_block2a5\" must have the Port B, Read Enable/Write Enable port connected" {  } { { "db/altsyncram_9us1.tdf" "" { Text "D:/study/fpga/quartusIIproject/FPGA2MCU_2/db/altsyncram_9us1.tdf" 203 2 0 } } { "db/altsyncram_l6n1.tdf" "" { Text "D:/study/fpga/quartusIIproject/FPGA2MCU_2/db/altsyncram_l6n1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "s:/tools/dianzi sheji/quartus14/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM_2PORT.v" "" { Text "D:/study/fpga/quartusIIproject/FPGA2MCU_2/RAM_2PORT.v" 93 0 0 } } { "FPGA_EP2C.bdf" "" { Schematic "D:/study/fpga/quartusIIproject/FPGA2MCU_2/FPGA_EP2C.bdf" { { 488 168 424 656 "inst4" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Quartus II" 0 -1 1427902227332 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port B, Read Enable/Write Enable ram_block2a6 " "WYSIWYG RAM primitive \"ram_block2a6\" must have the Port B, Read Enable/Write Enable port connected" {  } { { "db/altsyncram_9us1.tdf" "" { Text "D:/study/fpga/quartusIIproject/FPGA2MCU_2/db/altsyncram_9us1.tdf" 235 2 0 } } { "db/altsyncram_l6n1.tdf" "" { Text "D:/study/fpga/quartusIIproject/FPGA2MCU_2/db/altsyncram_l6n1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "s:/tools/dianzi sheji/quartus14/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM_2PORT.v" "" { Text "D:/study/fpga/quartusIIproject/FPGA2MCU_2/RAM_2PORT.v" 93 0 0 } } { "FPGA_EP2C.bdf" "" { Schematic "D:/study/fpga/quartusIIproject/FPGA2MCU_2/FPGA_EP2C.bdf" { { 488 168 424 656 "inst4" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Quartus II" 0 -1 1427902227333 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port B, Read Enable/Write Enable ram_block2a7 " "WYSIWYG RAM primitive \"ram_block2a7\" must have the Port B, Read Enable/Write Enable port connected" {  } { { "db/altsyncram_9us1.tdf" "" { Text "D:/study/fpga/quartusIIproject/FPGA2MCU_2/db/altsyncram_9us1.tdf" 267 2 0 } } { "db/altsyncram_l6n1.tdf" "" { Text "D:/study/fpga/quartusIIproject/FPGA2MCU_2/db/altsyncram_l6n1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "s:/tools/dianzi sheji/quartus14/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM_2PORT.v" "" { Text "D:/study/fpga/quartusIIproject/FPGA2MCU_2/RAM_2PORT.v" 93 0 0 } } { "FPGA_EP2C.bdf" "" { Schematic "D:/study/fpga/quartusIIproject/FPGA2MCU_2/FPGA_EP2C.bdf" { { 488 168 424 656 "inst4" "" } } } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Quartus II" 0 -1 1427902227333 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/study/fpga/quartusIIproject/FPGA2MCU_2/output_files/FPGA_EP2C.map.smsg " "Generated suppressed messages file D:/study/fpga/quartusIIproject/FPGA2MCU_2/output_files/FPGA_EP2C.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1427902227467 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 8 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 8 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "520 " "Peak virtual memory: 520 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1427902227551 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Apr 01 23:30:27 2015 " "Processing ended: Wed Apr 01 23:30:27 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1427902227551 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1427902227551 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1427902227551 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1427902227551 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 10 s 6 s " "Quartus II Full Compilation was unsuccessful. 10 errors, 6 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1427902228169 ""}
