<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.12.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<link rel="icon" href="logo.ico">
<title>HPM SDK: soc/HPM6800/ip/hpm_gpu_regs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="https://www.hpmicro.com/"
     target="_blank"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 1em;">
   <div id="projectname">HPM SDK
   </div>
   <div id="projectbrief">HPMicro Software Development Kit</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.12.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search',true);
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('hpm__gpu__regs_8h_source.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">hpm_gpu_regs.h</div></div>
</div><!--header-->
<div class="contents">
<a href="hpm__gpu__regs_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/*</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment"> * Copyright (c) 2021-2024 HPMicro</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment"> *</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment"> * SPDX-License-Identifier: BSD-3-Clause</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment"> *</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment"> */</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span> </div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span> </div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="preprocessor">#ifndef HPM_GPU_H</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="preprocessor">#define HPM_GPU_H</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span> </div>
<div class="foldopen" id="foldopen00012" data-start="{" data-end="};">
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno"><a class="line" href="structGPU__Type.html">   12</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno"><a class="line" href="structGPU__Type.html#a6bb0b1837178ec15840a8128c449e4a1">   13</a></span>    __RW uint32_t <a class="code hl_variable" href="structGPU__Type.html#a6bb0b1837178ec15840a8128c449e4a1">AQHICLOCKCONTROL</a>;            <span class="comment">/* 0x0: clock control register */</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno"><a class="line" href="structGPU__Type.html#afc1609d03d6202dbc0e6913d168ae484">   14</a></span>    __R  uint32_t <a class="code hl_variable" href="structGPU__Type.html#afc1609d03d6202dbc0e6913d168ae484">AQHILDLE</a>;                    <span class="comment">/* 0x4: idle status register */</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno"><a class="line" href="structGPU__Type.html#a84368cf008c0063af4c136f12b78cbdb">   15</a></span>    __R  uint8_t  RESERVED0[8];                <span class="comment">/* 0x8 - 0xF: Reserved */</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno"><a class="line" href="structGPU__Type.html#ad6b77766735387c07c417f6ce6e4263a">   16</a></span>    __R  uint32_t <a class="code hl_variable" href="structGPU__Type.html#ad6b77766735387c07c417f6ce6e4263a">AQINTRACKNOWLEDGE</a>;           <span class="comment">/* 0x10: interrupt acknoledge register */</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno"><a class="line" href="structGPU__Type.html#a609ecb80bd77e29f8638178c73bdc17e">   17</a></span>    __RW uint32_t <a class="code hl_variable" href="structGPU__Type.html#a609ecb80bd77e29f8638178c73bdc17e">AQINTRENBL</a>;                  <span class="comment">/* 0x14: interrupt enable register */</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno"><a class="line" href="structGPU__Type.html#a419c6d2864544c7ed8e6da0ee01e3708">   18</a></span>    __R  uint8_t  RESERVED1[12];               <span class="comment">/* 0x18 - 0x23: Reserved */</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno"><a class="line" href="structGPU__Type.html#a773f53a077f59fb5c0e2645b9156902c">   19</a></span>    __R  uint32_t <a class="code hl_variable" href="structGPU__Type.html#a773f53a077f59fb5c0e2645b9156902c">GCCHIPREV</a>;                   <span class="comment">/* 0x24: chip revison register */</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno"><a class="line" href="structGPU__Type.html#a17929d61ca00a5a3c2392c52c0506de2">   20</a></span>    __R  uint32_t <a class="code hl_variable" href="structGPU__Type.html#a17929d61ca00a5a3c2392c52c0506de2">GCCHIPDATE</a>;                  <span class="comment">/* 0x28: chip date register */</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno"><a class="line" href="structGPU__Type.html#aa861533e65b6418f8b3875e24d460c90">   21</a></span>    __R  uint8_t  RESERVED2[108];              <span class="comment">/* 0x2C - 0x97: Reserved */</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno"><a class="line" href="structGPU__Type.html#ad7186edb7be21e8f9656af232f9eac35">   22</a></span>    __R  uint32_t <a class="code hl_variable" href="structGPU__Type.html#ad7186edb7be21e8f9656af232f9eac35">GCREGHICHIPPATCHREV</a>;         <span class="comment">/* 0x98: chip patch revision register */</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno"><a class="line" href="structGPU__Type.html#a960a178020755b376210ef81a553854f">   23</a></span>    __R  uint8_t  RESERVED3[12];               <span class="comment">/* 0x9C - 0xA7: Reserved */</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno"><a class="line" href="structGPU__Type.html#a88aa7e4c176c19e1140d952b11c09b77">   24</a></span>    __R  uint32_t <a class="code hl_variable" href="structGPU__Type.html#a88aa7e4c176c19e1140d952b11c09b77">GCPRODUCTID</a>;                 <span class="comment">/* 0xA8: product identification register */</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno"><a class="line" href="structGPU__Type.html#ae4dae2b9ec4bfe540406128e318ba2b6">   25</a></span>    __R  uint8_t  RESERVED4[84];               <span class="comment">/* 0xAC - 0xFF: Reserved */</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno"><a class="line" href="structGPU__Type.html#a08ff62b7a94bf5eeb2b18241bb3b08e2">   26</a></span>    __RW uint32_t <a class="code hl_variable" href="structGPU__Type.html#a08ff62b7a94bf5eeb2b18241bb3b08e2">GCMODULEPOWERCONTROLS</a>;       <span class="comment">/* 0x100: module power control register */</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno"><a class="line" href="structGPU__Type.html#a6981fe3131d7297a5c6c1acc60610111">   27</a></span>    __RW uint32_t <a class="code hl_variable" href="structGPU__Type.html#a6981fe3131d7297a5c6c1acc60610111">GCMODULEPOWERMODULECONTROL</a>;  <span class="comment">/* 0x104: module power module control register */</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno"><a class="line" href="structGPU__Type.html#ae70e82dbbb7c61ebf48b37b395121b88">   28</a></span>    __R  uint32_t <a class="code hl_variable" href="structGPU__Type.html#ae70e82dbbb7c61ebf48b37b395121b88">GCMODULEPOWERMODULESTATUS</a>;   <span class="comment">/* 0x108: module power module status register */</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno"><a class="line" href="structGPU__Type.html#a99f20d2b7951cfd569fc94a1de8dee25">   29</a></span>    __R  uint8_t  RESERVED5[756];              <span class="comment">/* 0x10C - 0x3FF: Reserved */</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno"><a class="line" href="structGPU__Type.html#ac83198a5ad71eb778465a9d13c8d1c20">   30</a></span>    __RW uint32_t <a class="code hl_variable" href="structGPU__Type.html#ac83198a5ad71eb778465a9d13c8d1c20">AQMEMORYFEPAGETABLE</a>;         <span class="comment">/* 0x400: fetch engine page table base address register */</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno"><a class="line" href="structGPU__Type.html#a7419927b39d9875689671f80504e42e1">   31</a></span>    __R  uint8_t  RESERVED6[16];               <span class="comment">/* 0x404 - 0x413: Reserved */</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno"><a class="line" href="structGPU__Type.html#af603d9f275acbbd546217e182e457f66">   32</a></span>    __RW uint32_t <a class="code hl_variable" href="structGPU__Type.html#af603d9f275acbbd546217e182e457f66">AQMEMORYDEBUG</a>;               <span class="comment">/* 0x414: memory debug register */</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno"><a class="line" href="structGPU__Type.html#a66ac0a75277ce9c0695b257f11b35282">   33</a></span>    __R  uint8_t  RESERVED7[20];               <span class="comment">/* 0x418 - 0x42B: Reserved */</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno"><a class="line" href="structGPU__Type.html#a7c19ff52051d98696c69412404aeecb5">   34</a></span>    __RW uint32_t <a class="code hl_variable" href="structGPU__Type.html#a7c19ff52051d98696c69412404aeecb5">AQREGISTERTIMINGCONTROL</a>;     <span class="comment">/* 0x42C: timing control register */</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno"><a class="line" href="structGPU__Type.html#ad3a4e3369eaee6ac8f9b726c55e5c514">   35</a></span>    __R  uint8_t  RESERVED8[208];              <span class="comment">/* 0x430 - 0x4FF: Reserved */</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno"><a class="line" href="structGPU__Type.html#a01b128d79177eab40428258be9f0a9b8">   36</a></span>    __RW uint32_t <a class="code hl_variable" href="structGPU__Type.html#a01b128d79177eab40428258be9f0a9b8">GCREGFETCHADDRESS</a>;           <span class="comment">/* 0x500: fetch command buffer base address register */</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno"><a class="line" href="structGPU__Type.html#ae853e7d5e6a1096e14cd399d74b7bc74">   37</a></span>    __RW uint32_t <a class="code hl_variable" href="structGPU__Type.html#ae853e7d5e6a1096e14cd399d74b7bc74">GCREGFETCHCONTROL</a>;           <span class="comment">/* 0x504: fetch control register */</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno"><a class="line" href="structGPU__Type.html#a5f676c1d246537a989dd61828b6d2e37">   38</a></span>    __R  uint32_t <a class="code hl_variable" href="structGPU__Type.html#a5f676c1d246537a989dd61828b6d2e37">GCREGCURRENTFETCHADDRESS</a>;    <span class="comment">/* 0x508: current fetch command address register */</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span>} <a class="code hl_struct" href="structGPU__Type.html">GPU_Type</a>;</div>
</div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span> </div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span> </div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="comment">/* Bitfield definition for register: AQHICLOCKCONTROL */</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="comment">/*</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="comment"> * ISOLATE_GPU (RW)</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="comment"> *</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="comment"> * isolate GPU bit, used for power on/off</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="comment"> */</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a069dc11adcb768a339a32f42ebdd9f72">   48</a></span><span class="preprocessor">#define GPU_AQHICLOCKCONTROL_ISOLATE_GPU_MASK (0x80000UL)</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a6dcab512097c3c9b050d0bf90aaad069">   49</a></span><span class="preprocessor">#define GPU_AQHICLOCKCONTROL_ISOLATE_GPU_SHIFT (19U)</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a54f2c296f2382c6f25a0383e3d6f4d92">   50</a></span><span class="preprocessor">#define GPU_AQHICLOCKCONTROL_ISOLATE_GPU_SET(x) (((uint32_t)(x) &lt;&lt; GPU_AQHICLOCKCONTROL_ISOLATE_GPU_SHIFT) &amp; GPU_AQHICLOCKCONTROL_ISOLATE_GPU_MASK)</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#aef920e1d62aa2dbabdb5c05b6b1e15a1">   51</a></span><span class="preprocessor">#define GPU_AQHICLOCKCONTROL_ISOLATE_GPU_GET(x) (((uint32_t)(x) &amp; GPU_AQHICLOCKCONTROL_ISOLATE_GPU_MASK) &gt;&gt; GPU_AQHICLOCKCONTROL_ISOLATE_GPU_SHIFT)</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span> </div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="comment">/*</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="comment"> * IDLE_VG (R)</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="comment"> *</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="comment"> * vg pipe is idle</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="comment"> */</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a914b53de4ff23f89bb5ad9fe57ae7f6b">   58</a></span><span class="preprocessor">#define GPU_AQHICLOCKCONTROL_IDLE_VG_MASK (0x40000UL)</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#aaf2495e899a4256c10f5741520c80f24">   59</a></span><span class="preprocessor">#define GPU_AQHICLOCKCONTROL_IDLE_VG_SHIFT (18U)</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#af315417bcf800eff331ff7e8cb2b9554">   60</a></span><span class="preprocessor">#define GPU_AQHICLOCKCONTROL_IDLE_VG_GET(x) (((uint32_t)(x) &amp; GPU_AQHICLOCKCONTROL_IDLE_VG_MASK) &gt;&gt; GPU_AQHICLOCKCONTROL_IDLE_VG_SHIFT)</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span> </div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span><span class="comment">/*</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span><span class="comment"> * IDLE2_D (R)</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span><span class="comment"> *</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span><span class="comment"> * 2D pipe is idle or not present</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="comment"> */</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#aa5b5995dd2a2575f5ce49c0314a88375">   67</a></span><span class="preprocessor">#define GPU_AQHICLOCKCONTROL_IDLE2_D_MASK (0x20000UL)</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a6a43c99351f07ecff595e49ab7f6abda">   68</a></span><span class="preprocessor">#define GPU_AQHICLOCKCONTROL_IDLE2_D_SHIFT (17U)</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#aca47b098ebc6a4ca5994882d7d928379">   69</a></span><span class="preprocessor">#define GPU_AQHICLOCKCONTROL_IDLE2_D_GET(x) (((uint32_t)(x) &amp; GPU_AQHICLOCKCONTROL_IDLE2_D_MASK) &gt;&gt; GPU_AQHICLOCKCONTROL_IDLE2_D_SHIFT)</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span> </div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="comment">/*</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="comment"> * IDLE3_D (R)</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span><span class="comment"> *</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span><span class="comment"> * 3D pipe is idle or not present</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span><span class="comment"> */</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a8fe2f6b5385dcb9ebeee66ec8284b829">   76</a></span><span class="preprocessor">#define GPU_AQHICLOCKCONTROL_IDLE3_D_MASK (0x10000UL)</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#aede4f490cece1c9c1b199459f28a3f0d">   77</a></span><span class="preprocessor">#define GPU_AQHICLOCKCONTROL_IDLE3_D_SHIFT (16U)</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#aa04b2b4b0aaa07374e15a2f593b08c23">   78</a></span><span class="preprocessor">#define GPU_AQHICLOCKCONTROL_IDLE3_D_GET(x) (((uint32_t)(x) &amp; GPU_AQHICLOCKCONTROL_IDLE3_D_MASK) &gt;&gt; GPU_AQHICLOCKCONTROL_IDLE3_D_SHIFT)</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span> </div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span><span class="comment">/*</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span><span class="comment"> * DISABLE_RAM_POWER_OPTIMIZATION (RW)</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="comment"> *</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="comment"> * disables ram power optimization</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="comment"> */</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a33a3d3032899eafd72df89eb40d047a5">   85</a></span><span class="preprocessor">#define GPU_AQHICLOCKCONTROL_DISABLE_RAM_POWER_OPTIMIZATION_MASK (0x2000U)</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#ae687d1cefe06571378e4902275b24360">   86</a></span><span class="preprocessor">#define GPU_AQHICLOCKCONTROL_DISABLE_RAM_POWER_OPTIMIZATION_SHIFT (13U)</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a004cb84119e1133373a5ae60ff6e8a13">   87</a></span><span class="preprocessor">#define GPU_AQHICLOCKCONTROL_DISABLE_RAM_POWER_OPTIMIZATION_SET(x) (((uint32_t)(x) &lt;&lt; GPU_AQHICLOCKCONTROL_DISABLE_RAM_POWER_OPTIMIZATION_SHIFT) &amp; GPU_AQHICLOCKCONTROL_DISABLE_RAM_POWER_OPTIMIZATION_MASK)</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#adc4e257e0ff40c105cc6871d626a6184">   88</a></span><span class="preprocessor">#define GPU_AQHICLOCKCONTROL_DISABLE_RAM_POWER_OPTIMIZATION_GET(x) (((uint32_t)(x) &amp; GPU_AQHICLOCKCONTROL_DISABLE_RAM_POWER_OPTIMIZATION_MASK) &gt;&gt; GPU_AQHICLOCKCONTROL_DISABLE_RAM_POWER_OPTIMIZATION_SHIFT)</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span> </div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="comment">/*</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="comment"> * SOFT_RESET (RW)</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="comment"> *</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="comment"> * soft reset the IP</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="comment"> */</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a281c6670f3f40820646b4ce741876f07">   95</a></span><span class="preprocessor">#define GPU_AQHICLOCKCONTROL_SOFT_RESET_MASK (0x1000U)</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a317bcb91e7b3abdac6f7b8f8af878343">   96</a></span><span class="preprocessor">#define GPU_AQHICLOCKCONTROL_SOFT_RESET_SHIFT (12U)</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a8631cbe29648f07b8a10291ecbdf7c75">   97</a></span><span class="preprocessor">#define GPU_AQHICLOCKCONTROL_SOFT_RESET_SET(x) (((uint32_t)(x) &lt;&lt; GPU_AQHICLOCKCONTROL_SOFT_RESET_SHIFT) &amp; GPU_AQHICLOCKCONTROL_SOFT_RESET_MASK)</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#aa5528d5c763b4df90330d9f46baf49ff">   98</a></span><span class="preprocessor">#define GPU_AQHICLOCKCONTROL_SOFT_RESET_GET(x) (((uint32_t)(x) &amp; GPU_AQHICLOCKCONTROL_SOFT_RESET_MASK) &gt;&gt; GPU_AQHICLOCKCONTROL_SOFT_RESET_SHIFT)</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span> </div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span><span class="comment">/*</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><span class="comment"> * DISABLE_DEBUG_REGISTERS (RW)</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span><span class="comment"> *</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="comment"> * disable debug registers</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><span class="comment"> */</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#ad4aba2ae0b71efa393a1e23852240365">  105</a></span><span class="preprocessor">#define GPU_AQHICLOCKCONTROL_DISABLE_DEBUG_REGISTERS_MASK (0x800U)</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a2644fa3909ff75fc87ba4a747c77036f">  106</a></span><span class="preprocessor">#define GPU_AQHICLOCKCONTROL_DISABLE_DEBUG_REGISTERS_SHIFT (11U)</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a17d196576dfa1098f8ebb6e04378ee5e">  107</a></span><span class="preprocessor">#define GPU_AQHICLOCKCONTROL_DISABLE_DEBUG_REGISTERS_SET(x) (((uint32_t)(x) &lt;&lt; GPU_AQHICLOCKCONTROL_DISABLE_DEBUG_REGISTERS_SHIFT) &amp; GPU_AQHICLOCKCONTROL_DISABLE_DEBUG_REGISTERS_MASK)</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a229bd6f236787337fc2b8d23f8cb2549">  108</a></span><span class="preprocessor">#define GPU_AQHICLOCKCONTROL_DISABLE_DEBUG_REGISTERS_GET(x) (((uint32_t)(x) &amp; GPU_AQHICLOCKCONTROL_DISABLE_DEBUG_REGISTERS_MASK) &gt;&gt; GPU_AQHICLOCKCONTROL_DISABLE_DEBUG_REGISTERS_SHIFT)</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span> </div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="comment">/*</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="comment"> * DISABLE_RAM_CLOCK_GATING (RW)</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="comment"> *</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="comment"> * disables clock gating for rams</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span><span class="comment"> */</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a1a51658f6932bb37892cddf5162c6d39">  115</a></span><span class="preprocessor">#define GPU_AQHICLOCKCONTROL_DISABLE_RAM_CLOCK_GATING_MASK (0x400U)</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#aad251acdee15be5e9095c32913dc883e">  116</a></span><span class="preprocessor">#define GPU_AQHICLOCKCONTROL_DISABLE_RAM_CLOCK_GATING_SHIFT (10U)</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#af7bef4262a8fc7e38221d883187cbb99">  117</a></span><span class="preprocessor">#define GPU_AQHICLOCKCONTROL_DISABLE_RAM_CLOCK_GATING_SET(x) (((uint32_t)(x) &lt;&lt; GPU_AQHICLOCKCONTROL_DISABLE_RAM_CLOCK_GATING_SHIFT) &amp; GPU_AQHICLOCKCONTROL_DISABLE_RAM_CLOCK_GATING_MASK)</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a5932b0a8860c7f178c5f2e4d6dc33492">  118</a></span><span class="preprocessor">#define GPU_AQHICLOCKCONTROL_DISABLE_RAM_CLOCK_GATING_GET(x) (((uint32_t)(x) &amp; GPU_AQHICLOCKCONTROL_DISABLE_RAM_CLOCK_GATING_MASK) &gt;&gt; GPU_AQHICLOCKCONTROL_DISABLE_RAM_CLOCK_GATING_SHIFT)</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span> </div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="comment">/*</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="comment"> * FSCALE_CMD_LOAD (RW)</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="comment"> *</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="comment"> * core clock frequency scale value enable</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="comment"> */</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a5ee62d9c5b184bac462a5a33c7ce029f">  125</a></span><span class="preprocessor">#define GPU_AQHICLOCKCONTROL_FSCALE_CMD_LOAD_MASK (0x200U)</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#abddf5005e2327dcbced6dedf724934d2">  126</a></span><span class="preprocessor">#define GPU_AQHICLOCKCONTROL_FSCALE_CMD_LOAD_SHIFT (9U)</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a5eb48bad30a96e514449f58a6c4255b5">  127</a></span><span class="preprocessor">#define GPU_AQHICLOCKCONTROL_FSCALE_CMD_LOAD_SET(x) (((uint32_t)(x) &lt;&lt; GPU_AQHICLOCKCONTROL_FSCALE_CMD_LOAD_SHIFT) &amp; GPU_AQHICLOCKCONTROL_FSCALE_CMD_LOAD_MASK)</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a7fa87a4c34468658397a1f8564548bf1">  128</a></span><span class="preprocessor">#define GPU_AQHICLOCKCONTROL_FSCALE_CMD_LOAD_GET(x) (((uint32_t)(x) &amp; GPU_AQHICLOCKCONTROL_FSCALE_CMD_LOAD_MASK) &gt;&gt; GPU_AQHICLOCKCONTROL_FSCALE_CMD_LOAD_SHIFT)</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span> </div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span><span class="comment">/*</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="comment"> * FSCALE_VAL (RW)</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="comment"> *</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="comment"> * core clock frequency scale value</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="comment"> */</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a755d91551e9259148660bb187d6e8ae3">  135</a></span><span class="preprocessor">#define GPU_AQHICLOCKCONTROL_FSCALE_VAL_MASK (0x1FCU)</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a2ab8d43a17f3bb92e41b7359cc87a16c">  136</a></span><span class="preprocessor">#define GPU_AQHICLOCKCONTROL_FSCALE_VAL_SHIFT (2U)</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a7435588c50866a4ec3d85d752406b008">  137</a></span><span class="preprocessor">#define GPU_AQHICLOCKCONTROL_FSCALE_VAL_SET(x) (((uint32_t)(x) &lt;&lt; GPU_AQHICLOCKCONTROL_FSCALE_VAL_SHIFT) &amp; GPU_AQHICLOCKCONTROL_FSCALE_VAL_MASK)</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a35a8d4099e73d1fa1ef40395b8808bc3">  138</a></span><span class="preprocessor">#define GPU_AQHICLOCKCONTROL_FSCALE_VAL_GET(x) (((uint32_t)(x) &amp; GPU_AQHICLOCKCONTROL_FSCALE_VAL_MASK) &gt;&gt; GPU_AQHICLOCKCONTROL_FSCALE_VAL_SHIFT)</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span> </div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="comment">/*</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="comment"> * CLK2D_DIS (RW)</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="comment"> *</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="comment"> * disable 2D/VG clock</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="comment"> */</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a48e4abbeb7217651f77333cfc6020c5a">  145</a></span><span class="preprocessor">#define GPU_AQHICLOCKCONTROL_CLK2D_DIS_MASK (0x2U)</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a358dda0ad54b4c4888cc2df4bf9ed0db">  146</a></span><span class="preprocessor">#define GPU_AQHICLOCKCONTROL_CLK2D_DIS_SHIFT (1U)</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a63999d44ded9b5436a9c7263dbce2bb9">  147</a></span><span class="preprocessor">#define GPU_AQHICLOCKCONTROL_CLK2D_DIS_SET(x) (((uint32_t)(x) &lt;&lt; GPU_AQHICLOCKCONTROL_CLK2D_DIS_SHIFT) &amp; GPU_AQHICLOCKCONTROL_CLK2D_DIS_MASK)</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a2fdfa8f6770306bca003e6ede4c5e980">  148</a></span><span class="preprocessor">#define GPU_AQHICLOCKCONTROL_CLK2D_DIS_GET(x) (((uint32_t)(x) &amp; GPU_AQHICLOCKCONTROL_CLK2D_DIS_MASK) &gt;&gt; GPU_AQHICLOCKCONTROL_CLK2D_DIS_SHIFT)</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span> </div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="comment">/* Bitfield definition for register: AQHILDLE */</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="comment">/*</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="comment"> * AXI_LP (R)</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="comment"> *</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span><span class="comment"> * axi is in low power mode</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="comment"> */</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a4a4e12ec611a16a6b6d5973ac2062dda">  156</a></span><span class="preprocessor">#define GPU_AQHILDLE_AXI_LP_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a416fa574d8c7c7136200c6394527c180">  157</a></span><span class="preprocessor">#define GPU_AQHILDLE_AXI_LP_SHIFT (31U)</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a647877b17f8cf2052bc94daf8adbe4b8">  158</a></span><span class="preprocessor">#define GPU_AQHILDLE_AXI_LP_GET(x) (((uint32_t)(x) &amp; GPU_AQHILDLE_AXI_LP_MASK) &gt;&gt; GPU_AQHILDLE_AXI_LP_SHIFT)</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span> </div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span><span class="comment">/*</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><span class="comment"> * IDLE_BLT (R)</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span><span class="comment"> *</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span><span class="comment"> * BLT is idle or not present</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="comment"> */</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#aed0950b3d81d50ebbaabc19fb2d73ca6">  165</a></span><span class="preprocessor">#define GPU_AQHILDLE_IDLE_BLT_MASK (0x1000U)</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#afd2a8b86f802a780a19cbea9c9eb1bff">  166</a></span><span class="preprocessor">#define GPU_AQHILDLE_IDLE_BLT_SHIFT (12U)</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a2f09a3eff44969d7d41959c402e4a9f5">  167</a></span><span class="preprocessor">#define GPU_AQHILDLE_IDLE_BLT_GET(x) (((uint32_t)(x) &amp; GPU_AQHILDLE_IDLE_BLT_MASK) &gt;&gt; GPU_AQHILDLE_IDLE_BLT_SHIFT)</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span> </div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span><span class="comment">/*</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span><span class="comment"> * IDLE_TS (R)</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span><span class="comment"> *</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span><span class="comment"> * Tessellation Engine is idle</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span><span class="comment"> */</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a7f407a92adf8fb53db88955efbb672f4">  174</a></span><span class="preprocessor">#define GPU_AQHILDLE_IDLE_TS_MASK (0x800U)</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a2f997d19cadcc6aef3e2cfe10a4fa609">  175</a></span><span class="preprocessor">#define GPU_AQHILDLE_IDLE_TS_SHIFT (11U)</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a7b336f07c899b3a89e4668f3ebb00f60">  176</a></span><span class="preprocessor">#define GPU_AQHILDLE_IDLE_TS_GET(x) (((uint32_t)(x) &amp; GPU_AQHILDLE_IDLE_TS_MASK) &gt;&gt; GPU_AQHILDLE_IDLE_TS_SHIFT)</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span> </div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span><span class="comment">/*</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span><span class="comment"> * IDLE_FP (R)</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span><span class="comment"> *</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span><span class="comment"> * FP is idle or not present</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="comment"> */</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a8c90d3369f32405d3f6008c40deffc0d">  183</a></span><span class="preprocessor">#define GPU_AQHILDLE_IDLE_FP_MASK (0x400U)</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a44c16e21beb2d59f986206c3034bfd2e">  184</a></span><span class="preprocessor">#define GPU_AQHILDLE_IDLE_FP_SHIFT (10U)</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a2fa59e098595b058c119d40cbcdd4401">  185</a></span><span class="preprocessor">#define GPU_AQHILDLE_IDLE_FP_GET(x) (((uint32_t)(x) &amp; GPU_AQHILDLE_IDLE_FP_MASK) &gt;&gt; GPU_AQHILDLE_IDLE_FP_SHIFT)</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span> </div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span><span class="comment">/*</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span><span class="comment"> * IDLE_IM (R)</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span><span class="comment"> *</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span><span class="comment"> * Image Engine is idle</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span><span class="comment"> */</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a63a9f241f96f5839c31e25ce56587950">  192</a></span><span class="preprocessor">#define GPU_AQHILDLE_IDLE_IM_MASK (0x200U)</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#ac8fd45ab9706ace2f4b8f8b83244b0a9">  193</a></span><span class="preprocessor">#define GPU_AQHILDLE_IDLE_IM_SHIFT (9U)</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#aa4538509251b8e231ff0ec8bf7609dea">  194</a></span><span class="preprocessor">#define GPU_AQHILDLE_IDLE_IM_GET(x) (((uint32_t)(x) &amp; GPU_AQHILDLE_IDLE_IM_MASK) &gt;&gt; GPU_AQHILDLE_IDLE_IM_SHIFT)</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span> </div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span><span class="comment">/*</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span><span class="comment"> * IDLE_VG (R)</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span><span class="comment"> *</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span><span class="comment"> * Vector Graphics Engine is idle</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span><span class="comment"> */</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a7ddff588c3ead50c5ba2164ea4399be3">  201</a></span><span class="preprocessor">#define GPU_AQHILDLE_IDLE_VG_MASK (0x100U)</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#ae368a52b8ea233d6188a7b80b5a05aad">  202</a></span><span class="preprocessor">#define GPU_AQHILDLE_IDLE_VG_SHIFT (8U)</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a583b33ef00fdb7cf68b6a678e7d35414">  203</a></span><span class="preprocessor">#define GPU_AQHILDLE_IDLE_VG_GET(x) (((uint32_t)(x) &amp; GPU_AQHILDLE_IDLE_VG_MASK) &gt;&gt; GPU_AQHILDLE_IDLE_VG_SHIFT)</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span> </div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span><span class="comment">/*</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span><span class="comment"> * IDLE_TX (R)</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span><span class="comment"> *</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span><span class="comment"> * TX is idle or not present</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span><span class="comment"> */</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a9f153f688722a3b79094b06a4c2d4e45">  210</a></span><span class="preprocessor">#define GPU_AQHILDLE_IDLE_TX_MASK (0x80U)</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a3a5e25dff335bb810a79a9ba758b9b40">  211</a></span><span class="preprocessor">#define GPU_AQHILDLE_IDLE_TX_SHIFT (7U)</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#ad7bf707b960d164032bfa93d4cba70d4">  212</a></span><span class="preprocessor">#define GPU_AQHILDLE_IDLE_TX_GET(x) (((uint32_t)(x) &amp; GPU_AQHILDLE_IDLE_TX_MASK) &gt;&gt; GPU_AQHILDLE_IDLE_TX_SHIFT)</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span> </div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span><span class="comment">/*</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span><span class="comment"> * IDLE_RA (R)</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span><span class="comment"> *</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span><span class="comment"> * RA is idle or not present</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span><span class="comment"> */</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a17e782f99d2a1a5358b00c0c2e4796c8">  219</a></span><span class="preprocessor">#define GPU_AQHILDLE_IDLE_RA_MASK (0x40U)</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a0797372729675f3759794de538d9a944">  220</a></span><span class="preprocessor">#define GPU_AQHILDLE_IDLE_RA_SHIFT (6U)</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#ac517ac9be25a1e2f77f3c2634c335a2d">  221</a></span><span class="preprocessor">#define GPU_AQHILDLE_IDLE_RA_GET(x) (((uint32_t)(x) &amp; GPU_AQHILDLE_IDLE_RA_MASK) &gt;&gt; GPU_AQHILDLE_IDLE_RA_SHIFT)</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span> </div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span><span class="comment">/*</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span><span class="comment"> * IDLE_SE (R)</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span><span class="comment"> *</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span><span class="comment"> * SE is idle or not present</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span><span class="comment"> */</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a86b69354a7ccf80d1d99ea35dc870193">  228</a></span><span class="preprocessor">#define GPU_AQHILDLE_IDLE_SE_MASK (0x20U)</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a3957ae2eade22287cd7da51a402e1410">  229</a></span><span class="preprocessor">#define GPU_AQHILDLE_IDLE_SE_SHIFT (5U)</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a98487efcbc22aca0da9a96f3b47ea34e">  230</a></span><span class="preprocessor">#define GPU_AQHILDLE_IDLE_SE_GET(x) (((uint32_t)(x) &amp; GPU_AQHILDLE_IDLE_SE_MASK) &gt;&gt; GPU_AQHILDLE_IDLE_SE_SHIFT)</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span> </div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span><span class="comment">/*</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span><span class="comment"> * IDLE_PA (R)</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span><span class="comment"> *</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span><span class="comment"> * PA is idle or not present</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span><span class="comment"> */</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a309c4c32b4e6a2bef23af000c5ca5b1e">  237</a></span><span class="preprocessor">#define GPU_AQHILDLE_IDLE_PA_MASK (0x10U)</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a999609e382bcec7b05e7886e11f28079">  238</a></span><span class="preprocessor">#define GPU_AQHILDLE_IDLE_PA_SHIFT (4U)</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#afe883f62b1eb6b9ad3bb971b4a8fe0d0">  239</a></span><span class="preprocessor">#define GPU_AQHILDLE_IDLE_PA_GET(x) (((uint32_t)(x) &amp; GPU_AQHILDLE_IDLE_PA_MASK) &gt;&gt; GPU_AQHILDLE_IDLE_PA_SHIFT)</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span> </div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span><span class="comment">/*</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span><span class="comment"> * IDLE_SH (R)</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span><span class="comment"> *</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span><span class="comment"> * SH is idle or not present</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span><span class="comment"> */</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#af32ba928447b2364136e3e221a666ba9">  246</a></span><span class="preprocessor">#define GPU_AQHILDLE_IDLE_SH_MASK (0x8U)</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#adae8bc328b979e6490855cccdeb1143e">  247</a></span><span class="preprocessor">#define GPU_AQHILDLE_IDLE_SH_SHIFT (3U)</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#af40c830cfe0e1ebaba71ed200bd5ac40">  248</a></span><span class="preprocessor">#define GPU_AQHILDLE_IDLE_SH_GET(x) (((uint32_t)(x) &amp; GPU_AQHILDLE_IDLE_SH_MASK) &gt;&gt; GPU_AQHILDLE_IDLE_SH_SHIFT)</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span> </div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span><span class="comment">/*</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span><span class="comment"> * IDLE_PE (R)</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span><span class="comment"> *</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span><span class="comment"> * Pixel engine is idle</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span><span class="comment"> */</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#ac43a8d3b2b41718a5e9e0e0df71371e7">  255</a></span><span class="preprocessor">#define GPU_AQHILDLE_IDLE_PE_MASK (0x4U)</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a23202afce612f4d44492e0d267676a88">  256</a></span><span class="preprocessor">#define GPU_AQHILDLE_IDLE_PE_SHIFT (2U)</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a08072e6ed73c28bbede824bf4ea5c174">  257</a></span><span class="preprocessor">#define GPU_AQHILDLE_IDLE_PE_GET(x) (((uint32_t)(x) &amp; GPU_AQHILDLE_IDLE_PE_MASK) &gt;&gt; GPU_AQHILDLE_IDLE_PE_SHIFT)</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span> </div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span><span class="comment">/*</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span><span class="comment"> * IDLE_DE (R)</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span><span class="comment"> *</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span><span class="comment"> * DE is dile or not present</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span><span class="comment"> */</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#ab4e87257c10aeb4ed5b9b56ede06dfeb">  264</a></span><span class="preprocessor">#define GPU_AQHILDLE_IDLE_DE_MASK (0x2U)</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#ab938f6b5a82a83e6d9c8cc470ad4add5">  265</a></span><span class="preprocessor">#define GPU_AQHILDLE_IDLE_DE_SHIFT (1U)</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a43a2cb9e32f1ed69257fd037faa439ff">  266</a></span><span class="preprocessor">#define GPU_AQHILDLE_IDLE_DE_GET(x) (((uint32_t)(x) &amp; GPU_AQHILDLE_IDLE_DE_MASK) &gt;&gt; GPU_AQHILDLE_IDLE_DE_SHIFT)</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span> </div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span><span class="comment">/*</span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span><span class="comment"> * IDLE_FE (R)</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span><span class="comment"> *</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span><span class="comment"> * 0: fetch engine is busy  1:fetch engine is idle</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span><span class="comment"> */</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a049a399c0945cd012669161821373dc9">  273</a></span><span class="preprocessor">#define GPU_AQHILDLE_IDLE_FE_MASK (0x1U)</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a82b3b8a70e9c1889bd666916e58fa065">  274</a></span><span class="preprocessor">#define GPU_AQHILDLE_IDLE_FE_SHIFT (0U)</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a7278e3218a518074eb52fe9d7b793ace">  275</a></span><span class="preprocessor">#define GPU_AQHILDLE_IDLE_FE_GET(x) (((uint32_t)(x) &amp; GPU_AQHILDLE_IDLE_FE_MASK) &gt;&gt; GPU_AQHILDLE_IDLE_FE_SHIFT)</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span> </div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span><span class="comment">/* Bitfield definition for register: AQINTRACKNOWLEDGE */</span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span><span class="comment">/*</span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span><span class="comment"> * INTR_VEC (R)</span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span><span class="comment"> *</span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span><span class="comment"> * for each interrupt event, 0=clear,1=interrupt active</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span><span class="comment"> */</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#abc2186f057da6c56956b1b4fc532b842">  283</a></span><span class="preprocessor">#define GPU_AQINTRACKNOWLEDGE_INTR_VEC_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a10de976d998c8f259133b40fa766f0fb">  284</a></span><span class="preprocessor">#define GPU_AQINTRACKNOWLEDGE_INTR_VEC_SHIFT (0U)</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a7fbe78219a9060b850bc0135ca9653af">  285</a></span><span class="preprocessor">#define GPU_AQINTRACKNOWLEDGE_INTR_VEC_GET(x) (((uint32_t)(x) &amp; GPU_AQINTRACKNOWLEDGE_INTR_VEC_MASK) &gt;&gt; GPU_AQINTRACKNOWLEDGE_INTR_VEC_SHIFT)</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span> </div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span><span class="comment">/* Bitfield definition for register: AQINTRENBL */</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span><span class="comment">/*</span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span><span class="comment"> * INTR_ENBL_VEC (RW)</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span><span class="comment"> *</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span><span class="comment"> * 0=disable interrupt; 1=enable interrupt</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span><span class="comment"> */</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a2f5916ffab1f001baa2d5c9e148af77a">  293</a></span><span class="preprocessor">#define GPU_AQINTRENBL_INTR_ENBL_VEC_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#af1cf901c71b141396638c41f710c7673">  294</a></span><span class="preprocessor">#define GPU_AQINTRENBL_INTR_ENBL_VEC_SHIFT (0U)</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#aba63883ec6b2f9c05802edade851485a">  295</a></span><span class="preprocessor">#define GPU_AQINTRENBL_INTR_ENBL_VEC_SET(x) (((uint32_t)(x) &lt;&lt; GPU_AQINTRENBL_INTR_ENBL_VEC_SHIFT) &amp; GPU_AQINTRENBL_INTR_ENBL_VEC_MASK)</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a3bc593cce51753fe50dd11906c99fc3b">  296</a></span><span class="preprocessor">#define GPU_AQINTRENBL_INTR_ENBL_VEC_GET(x) (((uint32_t)(x) &amp; GPU_AQINTRENBL_INTR_ENBL_VEC_MASK) &gt;&gt; GPU_AQINTRENBL_INTR_ENBL_VEC_SHIFT)</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span> </div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span><span class="comment">/* Bitfield definition for register: GCCHIPREV */</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span><span class="comment">/*</span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span><span class="comment"> * REV (R)</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span><span class="comment"> *</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span><span class="comment"> * revision</span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span><span class="comment"> */</span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a20c1c808d3f5733b7bd7aa0a47ce2ef9">  304</a></span><span class="preprocessor">#define GPU_GCCHIPREV_REV_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a0bcc931ed242401067832617bc2926de">  305</a></span><span class="preprocessor">#define GPU_GCCHIPREV_REV_SHIFT (0U)</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#afb592f679eb538931368b6bc486376b0">  306</a></span><span class="preprocessor">#define GPU_GCCHIPREV_REV_GET(x) (((uint32_t)(x) &amp; GPU_GCCHIPREV_REV_MASK) &gt;&gt; GPU_GCCHIPREV_REV_SHIFT)</span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span> </div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span><span class="comment">/* Bitfield definition for register: GCCHIPDATE */</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span><span class="comment">/*</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span><span class="comment"> * DATE (R)</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span><span class="comment"> *</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span><span class="comment"> * date</span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span><span class="comment"> */</span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a2eb00419a4ca32f79cd198bfbd7e3072">  314</a></span><span class="preprocessor">#define GPU_GCCHIPDATE_DATE_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a880ba73c29b2db5c88da6441e9aa0d00">  315</a></span><span class="preprocessor">#define GPU_GCCHIPDATE_DATE_SHIFT (0U)</span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#aec9f6ffe44ed296066c6b6ef208ea248">  316</a></span><span class="preprocessor">#define GPU_GCCHIPDATE_DATE_GET(x) (((uint32_t)(x) &amp; GPU_GCCHIPDATE_DATE_MASK) &gt;&gt; GPU_GCCHIPDATE_DATE_SHIFT)</span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span> </div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span><span class="comment">/* Bitfield definition for register: GCREGHICHIPPATCHREV */</span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span><span class="comment">/*</span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span><span class="comment"> * PATCH_REV (R)</span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span><span class="comment"> *</span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span><span class="comment"> * patch revision</span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span><span class="comment"> */</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a3815ee5659ff8aa96d5f6e2be796efd9">  324</a></span><span class="preprocessor">#define GPU_GCREGHICHIPPATCHREV_PATCH_REV_MASK (0xFFU)</span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a174f957a01fe47f3235ec03048ef046f">  325</a></span><span class="preprocessor">#define GPU_GCREGHICHIPPATCHREV_PATCH_REV_SHIFT (0U)</span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a5210e7f99ed44efc777fa86ec091d290">  326</a></span><span class="preprocessor">#define GPU_GCREGHICHIPPATCHREV_PATCH_REV_GET(x) (((uint32_t)(x) &amp; GPU_GCREGHICHIPPATCHREV_PATCH_REV_MASK) &gt;&gt; GPU_GCREGHICHIPPATCHREV_PATCH_REV_SHIFT)</span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span> </div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span><span class="comment">/* Bitfield definition for register: GCPRODUCTID */</span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span><span class="comment">/*</span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span><span class="comment"> * TYPE (R)</span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span><span class="comment"> *</span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span><span class="comment"> * product type is 3:VG</span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span><span class="comment"> */</span></div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a602c76eef6951dd1095816c427445a97">  334</a></span><span class="preprocessor">#define GPU_GCPRODUCTID_TYPE_MASK (0xF000000UL)</span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a2786d321e9e51f32a8b9bbe14f3d2ae8">  335</a></span><span class="preprocessor">#define GPU_GCPRODUCTID_TYPE_SHIFT (24U)</span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#aa49036177cc7e3c54b0a1fc8262f5600">  336</a></span><span class="preprocessor">#define GPU_GCPRODUCTID_TYPE_GET(x) (((uint32_t)(x) &amp; GPU_GCPRODUCTID_TYPE_MASK) &gt;&gt; GPU_GCPRODUCTID_TYPE_SHIFT)</span></div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span> </div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span><span class="comment">/*</span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span><span class="comment"> * NUM (R)</span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span><span class="comment"> *</span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span><span class="comment"> * product number is 265</span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span><span class="comment"> */</span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a8dc100e051ade624edf1f1bcd1843ff7">  343</a></span><span class="preprocessor">#define GPU_GCPRODUCTID_NUM_MASK (0xFFFFF0UL)</span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a45cf11c61e0453460692cc91c9852b5b">  344</a></span><span class="preprocessor">#define GPU_GCPRODUCTID_NUM_SHIFT (4U)</span></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a4fc01ddd236d4df1dc12ab522da7bafa">  345</a></span><span class="preprocessor">#define GPU_GCPRODUCTID_NUM_GET(x) (((uint32_t)(x) &amp; GPU_GCPRODUCTID_NUM_MASK) &gt;&gt; GPU_GCPRODUCTID_NUM_SHIFT)</span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span> </div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span><span class="comment">/*</span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span><span class="comment"> * GRADE_LEVEL (R)</span></div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span><span class="comment"> *</span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span><span class="comment"> * 0:None_no extra letter on the product name for this core 1:nano 5:nano ultra</span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span><span class="comment"> */</span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a1e1000efceb1f1b2759a2d11eaf76d6e">  352</a></span><span class="preprocessor">#define GPU_GCPRODUCTID_GRADE_LEVEL_MASK (0xFU)</span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#acf76490aed6a3d28b7fab47b9df419bf">  353</a></span><span class="preprocessor">#define GPU_GCPRODUCTID_GRADE_LEVEL_SHIFT (0U)</span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#aa8eff0bf6ced0e3662503035d420fbb8">  354</a></span><span class="preprocessor">#define GPU_GCPRODUCTID_GRADE_LEVEL_GET(x) (((uint32_t)(x) &amp; GPU_GCPRODUCTID_GRADE_LEVEL_MASK) &gt;&gt; GPU_GCPRODUCTID_GRADE_LEVEL_SHIFT)</span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span> </div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span><span class="comment">/* Bitfield definition for register: GCMODULEPOWERCONTROLS */</span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span><span class="comment">/*</span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span><span class="comment"> * TURN_OFF_COUNTER (RW)</span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span><span class="comment"> *</span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span><span class="comment"> * counter value for clock gating the module if the module is idle for this amout of clock cycles</span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span><span class="comment"> */</span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a2e56d5527b35749fa308e0f937bf6326">  362</a></span><span class="preprocessor">#define GPU_GCMODULEPOWERCONTROLS_TURN_OFF_COUNTER_MASK (0xFFFF0000UL)</span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a5390cf590479a1c9aac5862374042eb1">  363</a></span><span class="preprocessor">#define GPU_GCMODULEPOWERCONTROLS_TURN_OFF_COUNTER_SHIFT (16U)</span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a98e4f62ceb2d6d79f9f38af7e119a8a8">  364</a></span><span class="preprocessor">#define GPU_GCMODULEPOWERCONTROLS_TURN_OFF_COUNTER_SET(x) (((uint32_t)(x) &lt;&lt; GPU_GCMODULEPOWERCONTROLS_TURN_OFF_COUNTER_SHIFT) &amp; GPU_GCMODULEPOWERCONTROLS_TURN_OFF_COUNTER_MASK)</span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a484c7106713b84d1018f10a3d7bd9fe7">  365</a></span><span class="preprocessor">#define GPU_GCMODULEPOWERCONTROLS_TURN_OFF_COUNTER_GET(x) (((uint32_t)(x) &amp; GPU_GCMODULEPOWERCONTROLS_TURN_OFF_COUNTER_MASK) &gt;&gt; GPU_GCMODULEPOWERCONTROLS_TURN_OFF_COUNTER_SHIFT)</span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span> </div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span><span class="comment">/*</span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span><span class="comment"> * TURN_ON_COUNTER (RW)</span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span><span class="comment"> *</span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span><span class="comment"> * number of clock cycle gating the module if the modules is idle for this amout of clockk cycles</span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span><span class="comment"> */</span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a14dfeb745ca9a4f593edb32bd77b7d02">  372</a></span><span class="preprocessor">#define GPU_GCMODULEPOWERCONTROLS_TURN_ON_COUNTER_MASK (0xF0U)</span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#af622460238753a41ac1c804f1ab69e6b">  373</a></span><span class="preprocessor">#define GPU_GCMODULEPOWERCONTROLS_TURN_ON_COUNTER_SHIFT (4U)</span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a495cd60514e3258958ae09f290806e77">  374</a></span><span class="preprocessor">#define GPU_GCMODULEPOWERCONTROLS_TURN_ON_COUNTER_SET(x) (((uint32_t)(x) &lt;&lt; GPU_GCMODULEPOWERCONTROLS_TURN_ON_COUNTER_SHIFT) &amp; GPU_GCMODULEPOWERCONTROLS_TURN_ON_COUNTER_MASK)</span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a7ef4a0d228dd12ddab379764a5363210">  375</a></span><span class="preprocessor">#define GPU_GCMODULEPOWERCONTROLS_TURN_ON_COUNTER_GET(x) (((uint32_t)(x) &amp; GPU_GCMODULEPOWERCONTROLS_TURN_ON_COUNTER_MASK) &gt;&gt; GPU_GCMODULEPOWERCONTROLS_TURN_ON_COUNTER_SHIFT)</span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span> </div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span><span class="comment">/*</span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span><span class="comment"> * DISABLE_STARVE_MODULE_CLOCK_GATING (RW)</span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span><span class="comment"> *</span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span><span class="comment"> * disable module level clock gating for starve/idle condition</span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span><span class="comment"> */</span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#ace10b17fa8ba232a3fff449dce1219f6">  382</a></span><span class="preprocessor">#define GPU_GCMODULEPOWERCONTROLS_DISABLE_STARVE_MODULE_CLOCK_GATING_MASK (0x4U)</span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a8f0f1fdc60014a22916472d68a19b09b">  383</a></span><span class="preprocessor">#define GPU_GCMODULEPOWERCONTROLS_DISABLE_STARVE_MODULE_CLOCK_GATING_SHIFT (2U)</span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a4cfc544510ec01d35c40e2ab8f6d2404">  384</a></span><span class="preprocessor">#define GPU_GCMODULEPOWERCONTROLS_DISABLE_STARVE_MODULE_CLOCK_GATING_SET(x) (((uint32_t)(x) &lt;&lt; GPU_GCMODULEPOWERCONTROLS_DISABLE_STARVE_MODULE_CLOCK_GATING_SHIFT) &amp; GPU_GCMODULEPOWERCONTROLS_DISABLE_STARVE_MODULE_CLOCK_GATING_MASK)</span></div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#aceb107b6c3e58b97acc38d6b260648ce">  385</a></span><span class="preprocessor">#define GPU_GCMODULEPOWERCONTROLS_DISABLE_STARVE_MODULE_CLOCK_GATING_GET(x) (((uint32_t)(x) &amp; GPU_GCMODULEPOWERCONTROLS_DISABLE_STARVE_MODULE_CLOCK_GATING_MASK) &gt;&gt; GPU_GCMODULEPOWERCONTROLS_DISABLE_STARVE_MODULE_CLOCK_GATING_SHIFT)</span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span> </div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span><span class="comment">/*</span></div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span><span class="comment"> * DISABLE_STALL_MODULE_CLOCK_GATING (RW)</span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span><span class="comment"> *</span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span><span class="comment"> * disable module level clock gating for stall condition</span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span><span class="comment"> */</span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a4cd100af96f83102bd27da20092eb3c4">  392</a></span><span class="preprocessor">#define GPU_GCMODULEPOWERCONTROLS_DISABLE_STALL_MODULE_CLOCK_GATING_MASK (0x2U)</span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#ae2a876eb74940fe3618671d48cf891e9">  393</a></span><span class="preprocessor">#define GPU_GCMODULEPOWERCONTROLS_DISABLE_STALL_MODULE_CLOCK_GATING_SHIFT (1U)</span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a398c66ca6d7d68656088877227b7077f">  394</a></span><span class="preprocessor">#define GPU_GCMODULEPOWERCONTROLS_DISABLE_STALL_MODULE_CLOCK_GATING_SET(x) (((uint32_t)(x) &lt;&lt; GPU_GCMODULEPOWERCONTROLS_DISABLE_STALL_MODULE_CLOCK_GATING_SHIFT) &amp; GPU_GCMODULEPOWERCONTROLS_DISABLE_STALL_MODULE_CLOCK_GATING_MASK)</span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#af244ef297662d876cb0d713a67611bba">  395</a></span><span class="preprocessor">#define GPU_GCMODULEPOWERCONTROLS_DISABLE_STALL_MODULE_CLOCK_GATING_GET(x) (((uint32_t)(x) &amp; GPU_GCMODULEPOWERCONTROLS_DISABLE_STALL_MODULE_CLOCK_GATING_MASK) &gt;&gt; GPU_GCMODULEPOWERCONTROLS_DISABLE_STALL_MODULE_CLOCK_GATING_SHIFT)</span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span> </div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span><span class="comment">/*</span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span><span class="comment"> * ENABLE_MODULE_CLOCK_GATING (RW)</span></div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span><span class="comment"> *</span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span><span class="comment"> * enable module level clock gating</span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span><span class="comment"> */</span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a5b114aa1526662029f6c9669f96e42af">  402</a></span><span class="preprocessor">#define GPU_GCMODULEPOWERCONTROLS_ENABLE_MODULE_CLOCK_GATING_MASK (0x1U)</span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#af2aca1ebba336a6497fb738e505670ec">  403</a></span><span class="preprocessor">#define GPU_GCMODULEPOWERCONTROLS_ENABLE_MODULE_CLOCK_GATING_SHIFT (0U)</span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#af171c7b87ec4ae6d5b8d790e91e8b1d8">  404</a></span><span class="preprocessor">#define GPU_GCMODULEPOWERCONTROLS_ENABLE_MODULE_CLOCK_GATING_SET(x) (((uint32_t)(x) &lt;&lt; GPU_GCMODULEPOWERCONTROLS_ENABLE_MODULE_CLOCK_GATING_SHIFT) &amp; GPU_GCMODULEPOWERCONTROLS_ENABLE_MODULE_CLOCK_GATING_MASK)</span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a3f85928160faf9f91ebb52df51f36d3f">  405</a></span><span class="preprocessor">#define GPU_GCMODULEPOWERCONTROLS_ENABLE_MODULE_CLOCK_GATING_GET(x) (((uint32_t)(x) &amp; GPU_GCMODULEPOWERCONTROLS_ENABLE_MODULE_CLOCK_GATING_MASK) &gt;&gt; GPU_GCMODULEPOWERCONTROLS_ENABLE_MODULE_CLOCK_GATING_SHIFT)</span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span> </div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span><span class="comment">/* Bitfield definition for register: GCMODULEPOWERMODULECONTROL */</span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span><span class="comment">/*</span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span><span class="comment"> * DISABLE_MODULE_CLOCKGATING_FLEXA (RW)</span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span><span class="comment"> *</span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span><span class="comment"> * disables module level clock gating for flexa, not supported for all variants</span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span><span class="comment"> */</span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a2ca4ec65ac2d05dcc43026173d93a94d">  413</a></span><span class="preprocessor">#define GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCKGATING_FLEXA_MASK (0x1000U)</span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a1ef9762e11658b6b92aaa733d4f25cd3">  414</a></span><span class="preprocessor">#define GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCKGATING_FLEXA_SHIFT (12U)</span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#aee76d1ece6976de8d5d8a42f13cc6ce2">  415</a></span><span class="preprocessor">#define GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCKGATING_FLEXA_SET(x) (((uint32_t)(x) &lt;&lt; GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCKGATING_FLEXA_SHIFT) &amp; GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCKGATING_FLEXA_MASK)</span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a5a2e39ddfd1529a7c880a53c97a74992">  416</a></span><span class="preprocessor">#define GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCKGATING_FLEXA_GET(x) (((uint32_t)(x) &amp; GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCKGATING_FLEXA_MASK) &gt;&gt; GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCKGATING_FLEXA_SHIFT)</span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span> </div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span><span class="comment">/*</span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span><span class="comment"> * DISABLE_MODULE_CLOCK_GATING_TS (RW)</span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span><span class="comment"> *</span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span><span class="comment"> * disables module level clock gating for TS</span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span><span class="comment"> */</span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a408f9df3e8681e37f4eb330fdf8d4feb">  423</a></span><span class="preprocessor">#define GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCK_GATING_TS_MASK (0x800U)</span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a5e99f3ca14555a6b46a3197b18a90de9">  424</a></span><span class="preprocessor">#define GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCK_GATING_TS_SHIFT (11U)</span></div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a881f765edf173adbeb3cd92c58025a22">  425</a></span><span class="preprocessor">#define GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCK_GATING_TS_SET(x) (((uint32_t)(x) &lt;&lt; GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCK_GATING_TS_SHIFT) &amp; GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCK_GATING_TS_MASK)</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#aed172010930ff5f47d0858abfd41a752">  426</a></span><span class="preprocessor">#define GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCK_GATING_TS_GET(x) (((uint32_t)(x) &amp; GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCK_GATING_TS_MASK) &gt;&gt; GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCK_GATING_TS_SHIFT)</span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span> </div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span><span class="comment">/*</span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span><span class="comment"> * DISABLE_MODULE_CLOCK_GATING_IM (RW)</span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span><span class="comment"> *</span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span><span class="comment"> * disables module level clock gating for IM</span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span><span class="comment"> */</span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#af4fb21a1f09e72682d8c152e46f1df25">  433</a></span><span class="preprocessor">#define GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCK_GATING_IM_MASK (0x200U)</span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a1fb98ab0cb6fd4aeb27c11c895f64e5f">  434</a></span><span class="preprocessor">#define GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCK_GATING_IM_SHIFT (9U)</span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#aa841de965b6bbe4242fd75140eed3bbd">  435</a></span><span class="preprocessor">#define GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCK_GATING_IM_SET(x) (((uint32_t)(x) &lt;&lt; GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCK_GATING_IM_SHIFT) &amp; GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCK_GATING_IM_MASK)</span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#ac1220526c69f6189de9a5b533d125e87">  436</a></span><span class="preprocessor">#define GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCK_GATING_IM_GET(x) (((uint32_t)(x) &amp; GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCK_GATING_IM_MASK) &gt;&gt; GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCK_GATING_IM_SHIFT)</span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span> </div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span><span class="comment">/*</span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span><span class="comment"> * DISABLE_MODULE_CLOCK_GATING_VG (RW)</span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span><span class="comment"> *</span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span><span class="comment"> * disables module lelvel clock gating for VG</span></div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span><span class="comment"> */</span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a5d626c684d2117d4a622debbce933aab">  443</a></span><span class="preprocessor">#define GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCK_GATING_VG_MASK (0x100U)</span></div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a6862e0516454ecd6844e6fc91845d408">  444</a></span><span class="preprocessor">#define GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCK_GATING_VG_SHIFT (8U)</span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a707bc5873d98cae14fbd3f244d3b199b">  445</a></span><span class="preprocessor">#define GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCK_GATING_VG_SET(x) (((uint32_t)(x) &lt;&lt; GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCK_GATING_VG_SHIFT) &amp; GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCK_GATING_VG_MASK)</span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a045aa0bb37a12648f253b1a204ff859e">  446</a></span><span class="preprocessor">#define GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCK_GATING_VG_GET(x) (((uint32_t)(x) &amp; GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCK_GATING_VG_MASK) &gt;&gt; GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCK_GATING_VG_SHIFT)</span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span> </div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span><span class="comment">/*</span></div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span><span class="comment"> * DISABLE_MODULE_CLOCK_GATING_PE (RW)</span></div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span><span class="comment"> *</span></div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span><span class="comment"> * disables module level clock gating for PE</span></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span><span class="comment"> */</span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a691e52495e8d3a05a6babed22c848b3d">  453</a></span><span class="preprocessor">#define GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCK_GATING_PE_MASK (0x4U)</span></div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a81e6a8c30594010f5aaca3bca5671aa7">  454</a></span><span class="preprocessor">#define GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCK_GATING_PE_SHIFT (2U)</span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#af31e045de0f41c7c9742f42d465ffd48">  455</a></span><span class="preprocessor">#define GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCK_GATING_PE_SET(x) (((uint32_t)(x) &lt;&lt; GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCK_GATING_PE_SHIFT) &amp; GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCK_GATING_PE_MASK)</span></div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#ab40bffb977c5ac000e097d9bbb8c0945">  456</a></span><span class="preprocessor">#define GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCK_GATING_PE_GET(x) (((uint32_t)(x) &amp; GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCK_GATING_PE_MASK) &gt;&gt; GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCK_GATING_PE_SHIFT)</span></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span> </div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span><span class="comment">/*</span></div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span><span class="comment"> * DISABLE_MODULE_CLOCK_GATING_FE (RW)</span></div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span><span class="comment"> *</span></div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span><span class="comment"> * disables module level clock gating for FE</span></div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span><span class="comment"> */</span></div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a22077e94bf570b76bc99602a75d1a494">  463</a></span><span class="preprocessor">#define GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCK_GATING_FE_MASK (0x1U)</span></div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#ac4880349804ff4b9dc1f481d888c9ed6">  464</a></span><span class="preprocessor">#define GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCK_GATING_FE_SHIFT (0U)</span></div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a9d19c406637c0ce74cdf0f1e37f3d869">  465</a></span><span class="preprocessor">#define GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCK_GATING_FE_SET(x) (((uint32_t)(x) &lt;&lt; GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCK_GATING_FE_SHIFT) &amp; GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCK_GATING_FE_MASK)</span></div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a99314f987fd75fedf702b4a3decc50f5">  466</a></span><span class="preprocessor">#define GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCK_GATING_FE_GET(x) (((uint32_t)(x) &amp; GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCK_GATING_FE_MASK) &gt;&gt; GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCK_GATING_FE_SHIFT)</span></div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span> </div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span><span class="comment">/* Bitfield definition for register: GCMODULEPOWERMODULESTATUS */</span></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span><span class="comment">/*</span></div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span><span class="comment"> * MODULE_CLOCK_GATED_FLEXA (R)</span></div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span><span class="comment"> *</span></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span><span class="comment"> * module level ckock gating is on for flexa</span></div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span><span class="comment"> */</span></div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a748181e1a32b14f894d800b92af32a35">  474</a></span><span class="preprocessor">#define GPU_GCMODULEPOWERMODULESTATUS_MODULE_CLOCK_GATED_FLEXA_MASK (0x1000U)</span></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a48fb7cb04ee44d2af1d2d55ae2e1bf8e">  475</a></span><span class="preprocessor">#define GPU_GCMODULEPOWERMODULESTATUS_MODULE_CLOCK_GATED_FLEXA_SHIFT (12U)</span></div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a41d6159abdde4b07f4e61cc2c1958fd2">  476</a></span><span class="preprocessor">#define GPU_GCMODULEPOWERMODULESTATUS_MODULE_CLOCK_GATED_FLEXA_GET(x) (((uint32_t)(x) &amp; GPU_GCMODULEPOWERMODULESTATUS_MODULE_CLOCK_GATED_FLEXA_MASK) &gt;&gt; GPU_GCMODULEPOWERMODULESTATUS_MODULE_CLOCK_GATED_FLEXA_SHIFT)</span></div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span> </div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span><span class="comment">/*</span></div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span><span class="comment"> * MODULE_CLOCK_GATED_TS (R)</span></div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span><span class="comment"> *</span></div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span><span class="comment"> * module level ckock gating is on for ts</span></div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span><span class="comment"> */</span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a973d04aa8b4645958329f28fdd0c1db9">  483</a></span><span class="preprocessor">#define GPU_GCMODULEPOWERMODULESTATUS_MODULE_CLOCK_GATED_TS_MASK (0x800U)</span></div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a8901b5c9b67a8e41cde4ac8d3c76fd33">  484</a></span><span class="preprocessor">#define GPU_GCMODULEPOWERMODULESTATUS_MODULE_CLOCK_GATED_TS_SHIFT (11U)</span></div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a7783bc88d3dccd06bc9e1b94acf780fb">  485</a></span><span class="preprocessor">#define GPU_GCMODULEPOWERMODULESTATUS_MODULE_CLOCK_GATED_TS_GET(x) (((uint32_t)(x) &amp; GPU_GCMODULEPOWERMODULESTATUS_MODULE_CLOCK_GATED_TS_MASK) &gt;&gt; GPU_GCMODULEPOWERMODULESTATUS_MODULE_CLOCK_GATED_TS_SHIFT)</span></div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span> </div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span><span class="comment">/*</span></div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span><span class="comment"> * MODULE_CLOCK_GATED_IM (R)</span></div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span><span class="comment"> *</span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span><span class="comment"> * module level clock gating is on for IM</span></div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span><span class="comment"> */</span></div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a7a9661d7529e0a4aa8440fe4ffdad15d">  492</a></span><span class="preprocessor">#define GPU_GCMODULEPOWERMODULESTATUS_MODULE_CLOCK_GATED_IM_MASK (0x200U)</span></div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#ab9c274c149c2d0eb10a351c6e4f4a210">  493</a></span><span class="preprocessor">#define GPU_GCMODULEPOWERMODULESTATUS_MODULE_CLOCK_GATED_IM_SHIFT (9U)</span></div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#af03aa6506f4832ed8a76ac3163cbaca7">  494</a></span><span class="preprocessor">#define GPU_GCMODULEPOWERMODULESTATUS_MODULE_CLOCK_GATED_IM_GET(x) (((uint32_t)(x) &amp; GPU_GCMODULEPOWERMODULESTATUS_MODULE_CLOCK_GATED_IM_MASK) &gt;&gt; GPU_GCMODULEPOWERMODULESTATUS_MODULE_CLOCK_GATED_IM_SHIFT)</span></div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span> </div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span><span class="comment">/*</span></div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span><span class="comment"> * MODULE_CLOCK_GATED_VG (R)</span></div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span><span class="comment"> *</span></div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span><span class="comment"> * module level clock gating is on for VG</span></div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span><span class="comment"> */</span></div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a1b1f08b4ee445ce1098a35956c4386e5">  501</a></span><span class="preprocessor">#define GPU_GCMODULEPOWERMODULESTATUS_MODULE_CLOCK_GATED_VG_MASK (0x100U)</span></div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#ad65ee2c209a4839a319266bb56f1c7a5">  502</a></span><span class="preprocessor">#define GPU_GCMODULEPOWERMODULESTATUS_MODULE_CLOCK_GATED_VG_SHIFT (8U)</span></div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#ad3d41c6d6c56fe5e5c904525651f06f2">  503</a></span><span class="preprocessor">#define GPU_GCMODULEPOWERMODULESTATUS_MODULE_CLOCK_GATED_VG_GET(x) (((uint32_t)(x) &amp; GPU_GCMODULEPOWERMODULESTATUS_MODULE_CLOCK_GATED_VG_MASK) &gt;&gt; GPU_GCMODULEPOWERMODULESTATUS_MODULE_CLOCK_GATED_VG_SHIFT)</span></div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span> </div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span><span class="comment">/*</span></div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span><span class="comment"> * MODULE_CLOCK_GATED_PE (R)</span></div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span><span class="comment"> *</span></div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span><span class="comment"> * module level clock gating is on for PE</span></div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span><span class="comment"> */</span></div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a5d76f6b6d787cae022cb413388385cc2">  510</a></span><span class="preprocessor">#define GPU_GCMODULEPOWERMODULESTATUS_MODULE_CLOCK_GATED_PE_MASK (0x4U)</span></div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a9df60de01fd67f8762637e81325217ea">  511</a></span><span class="preprocessor">#define GPU_GCMODULEPOWERMODULESTATUS_MODULE_CLOCK_GATED_PE_SHIFT (2U)</span></div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a97cf3931e45a6f969871d350ad82b219">  512</a></span><span class="preprocessor">#define GPU_GCMODULEPOWERMODULESTATUS_MODULE_CLOCK_GATED_PE_GET(x) (((uint32_t)(x) &amp; GPU_GCMODULEPOWERMODULESTATUS_MODULE_CLOCK_GATED_PE_MASK) &gt;&gt; GPU_GCMODULEPOWERMODULESTATUS_MODULE_CLOCK_GATED_PE_SHIFT)</span></div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span> </div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno">  514</span><span class="comment">/*</span></div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span><span class="comment"> * MODULE_CLOCK_GATED_FE (R)</span></div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span><span class="comment"> *</span></div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span><span class="comment"> * module level clock gating is on for FE</span></div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span><span class="comment"> */</span></div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a8d34cdd5a8f645c4b2512aa3e9577d6e">  519</a></span><span class="preprocessor">#define GPU_GCMODULEPOWERMODULESTATUS_MODULE_CLOCK_GATED_FE_MASK (0x1U)</span></div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a43bf0aab398da40fc5d7919eaf78e183">  520</a></span><span class="preprocessor">#define GPU_GCMODULEPOWERMODULESTATUS_MODULE_CLOCK_GATED_FE_SHIFT (0U)</span></div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a9ca286665aa66a9d4c20f5b1ac57ad3a">  521</a></span><span class="preprocessor">#define GPU_GCMODULEPOWERMODULESTATUS_MODULE_CLOCK_GATED_FE_GET(x) (((uint32_t)(x) &amp; GPU_GCMODULEPOWERMODULESTATUS_MODULE_CLOCK_GATED_FE_MASK) &gt;&gt; GPU_GCMODULEPOWERMODULESTATUS_MODULE_CLOCK_GATED_FE_SHIFT)</span></div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span> </div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span><span class="comment">/* Bitfield definition for register: AQMEMORYFEPAGETABLE */</span></div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span><span class="comment">/*</span></div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span><span class="comment"> * BASE_ADDRESS (RW)</span></div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span><span class="comment"> *</span></div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span><span class="comment"> * base address for the FE virtual address lookup table</span></div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span><span class="comment"> */</span></div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#af2190337f3026f5cd6d94c4d5e72ee43">  529</a></span><span class="preprocessor">#define GPU_AQMEMORYFEPAGETABLE_BASE_ADDRESS_MASK (0xFFFFF000UL)</span></div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#abc083267870de8912b95a01071128e7d">  530</a></span><span class="preprocessor">#define GPU_AQMEMORYFEPAGETABLE_BASE_ADDRESS_SHIFT (12U)</span></div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a6be7e70f8f801d22ee71e0981a137ad7">  531</a></span><span class="preprocessor">#define GPU_AQMEMORYFEPAGETABLE_BASE_ADDRESS_SET(x) (((uint32_t)(x) &lt;&lt; GPU_AQMEMORYFEPAGETABLE_BASE_ADDRESS_SHIFT) &amp; GPU_AQMEMORYFEPAGETABLE_BASE_ADDRESS_MASK)</span></div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#ae6ebceca5119486b65fc656d20ea55b4">  532</a></span><span class="preprocessor">#define GPU_AQMEMORYFEPAGETABLE_BASE_ADDRESS_GET(x) (((uint32_t)(x) &amp; GPU_AQMEMORYFEPAGETABLE_BASE_ADDRESS_MASK) &gt;&gt; GPU_AQMEMORYFEPAGETABLE_BASE_ADDRESS_SHIFT)</span></div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span> </div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span><span class="comment">/* Bitfield definition for register: AQMEMORYDEBUG */</span></div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span><span class="comment">/*</span></div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span><span class="comment"> * ZCOMP_LIMIT (RW)</span></div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span><span class="comment"> *</span></div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span><span class="comment"> * not relevant for vector graphics IP</span></div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span><span class="comment"> */</span></div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a1a02ed2293011d80c25df4fe20c0489a">  540</a></span><span class="preprocessor">#define GPU_AQMEMORYDEBUG_ZCOMP_LIMIT_MASK (0x3F000000UL)</span></div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#ac5fbbb34437ec9b128aa48e429c098d0">  541</a></span><span class="preprocessor">#define GPU_AQMEMORYDEBUG_ZCOMP_LIMIT_SHIFT (24U)</span></div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a2822d6ef75fc4d64a476eae9901be99c">  542</a></span><span class="preprocessor">#define GPU_AQMEMORYDEBUG_ZCOMP_LIMIT_SET(x) (((uint32_t)(x) &lt;&lt; GPU_AQMEMORYDEBUG_ZCOMP_LIMIT_SHIFT) &amp; GPU_AQMEMORYDEBUG_ZCOMP_LIMIT_MASK)</span></div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a7323db431f6ea0b6f634c8dd51ef9106">  543</a></span><span class="preprocessor">#define GPU_AQMEMORYDEBUG_ZCOMP_LIMIT_GET(x) (((uint32_t)(x) &amp; GPU_AQMEMORYDEBUG_ZCOMP_LIMIT_MASK) &gt;&gt; GPU_AQMEMORYDEBUG_ZCOMP_LIMIT_SHIFT)</span></div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span> </div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span><span class="comment">/*</span></div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span><span class="comment"> * MAX_OUTSTANDING_READS (RW)</span></div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno">  547</span><span class="comment"> *</span></div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno">  548</span><span class="comment"> * limits the total number of outstanding read requests</span></div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span><span class="comment"> */</span></div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a783665bda914af0d833bd3f675b2e4de">  550</a></span><span class="preprocessor">#define GPU_AQMEMORYDEBUG_MAX_OUTSTANDING_READS_MASK (0xFFU)</span></div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a99e9c4077eb5ff50984a8cb8546b025c">  551</a></span><span class="preprocessor">#define GPU_AQMEMORYDEBUG_MAX_OUTSTANDING_READS_SHIFT (0U)</span></div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a0efccbf658d5d910d64bb50e841764a1">  552</a></span><span class="preprocessor">#define GPU_AQMEMORYDEBUG_MAX_OUTSTANDING_READS_SET(x) (((uint32_t)(x) &lt;&lt; GPU_AQMEMORYDEBUG_MAX_OUTSTANDING_READS_SHIFT) &amp; GPU_AQMEMORYDEBUG_MAX_OUTSTANDING_READS_MASK)</span></div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a8db342dc079c2709cffe6a0e6beaf2ec">  553</a></span><span class="preprocessor">#define GPU_AQMEMORYDEBUG_MAX_OUTSTANDING_READS_GET(x) (((uint32_t)(x) &amp; GPU_AQMEMORYDEBUG_MAX_OUTSTANDING_READS_MASK) &gt;&gt; GPU_AQMEMORYDEBUG_MAX_OUTSTANDING_READS_SHIFT)</span></div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span> </div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span><span class="comment">/* Bitfield definition for register: AQREGISTERTIMINGCONTROL */</span></div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span><span class="comment">/*</span></div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span><span class="comment"> * POWER_DOWN (RW)</span></div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span><span class="comment"> *</span></div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span><span class="comment"> * powerdown memory</span></div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span><span class="comment"> */</span></div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#ad1bcfa7e6a0f4a51ceb05944002a3de3">  561</a></span><span class="preprocessor">#define GPU_AQREGISTERTIMINGCONTROL_POWER_DOWN_MASK (0x100000UL)</span></div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a291b6c57f3e4ae5e4a07a3b77e4b9bdc">  562</a></span><span class="preprocessor">#define GPU_AQREGISTERTIMINGCONTROL_POWER_DOWN_SHIFT (20U)</span></div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a8e84e8fb5a04ea383b2b43f80a979db5">  563</a></span><span class="preprocessor">#define GPU_AQREGISTERTIMINGCONTROL_POWER_DOWN_SET(x) (((uint32_t)(x) &lt;&lt; GPU_AQREGISTERTIMINGCONTROL_POWER_DOWN_SHIFT) &amp; GPU_AQREGISTERTIMINGCONTROL_POWER_DOWN_MASK)</span></div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a0a7d39131edbf0fa9543a3909f2f798f">  564</a></span><span class="preprocessor">#define GPU_AQREGISTERTIMINGCONTROL_POWER_DOWN_GET(x) (((uint32_t)(x) &amp; GPU_AQREGISTERTIMINGCONTROL_POWER_DOWN_MASK) &gt;&gt; GPU_AQREGISTERTIMINGCONTROL_POWER_DOWN_SHIFT)</span></div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span> </div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span><span class="comment">/*</span></div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span><span class="comment"> * FAST_WTC (RW)</span></div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span><span class="comment"> *</span></div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span><span class="comment"> * WTC for fast rams</span></div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span><span class="comment"> */</span></div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#aea287690e4f960c0397e03e3dac45289">  571</a></span><span class="preprocessor">#define GPU_AQREGISTERTIMINGCONTROL_FAST_WTC_MASK (0xC0000UL)</span></div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#ac586d9f1d4964097a86366c068039bf3">  572</a></span><span class="preprocessor">#define GPU_AQREGISTERTIMINGCONTROL_FAST_WTC_SHIFT (18U)</span></div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a660bae82aa268090fddec3552b20950e">  573</a></span><span class="preprocessor">#define GPU_AQREGISTERTIMINGCONTROL_FAST_WTC_SET(x) (((uint32_t)(x) &lt;&lt; GPU_AQREGISTERTIMINGCONTROL_FAST_WTC_SHIFT) &amp; GPU_AQREGISTERTIMINGCONTROL_FAST_WTC_MASK)</span></div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#aa92ff9e3f8aa40c0d7c5619298618af8">  574</a></span><span class="preprocessor">#define GPU_AQREGISTERTIMINGCONTROL_FAST_WTC_GET(x) (((uint32_t)(x) &amp; GPU_AQREGISTERTIMINGCONTROL_FAST_WTC_MASK) &gt;&gt; GPU_AQREGISTERTIMINGCONTROL_FAST_WTC_SHIFT)</span></div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span> </div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span><span class="comment">/*</span></div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno">  577</span><span class="comment"> * FAST_RTC (RW)</span></div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span><span class="comment"> *</span></div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span><span class="comment"> * RTC for fast rams</span></div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span><span class="comment"> */</span></div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#af3ab37ce519dfca50c376c8cf36db0a1">  581</a></span><span class="preprocessor">#define GPU_AQREGISTERTIMINGCONTROL_FAST_RTC_MASK (0x30000UL)</span></div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a62d9346003344b602f1c1a4d40a35d6b">  582</a></span><span class="preprocessor">#define GPU_AQREGISTERTIMINGCONTROL_FAST_RTC_SHIFT (16U)</span></div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a12bfbd10abac3b12522a85c5a8fa6a18">  583</a></span><span class="preprocessor">#define GPU_AQREGISTERTIMINGCONTROL_FAST_RTC_SET(x) (((uint32_t)(x) &lt;&lt; GPU_AQREGISTERTIMINGCONTROL_FAST_RTC_SHIFT) &amp; GPU_AQREGISTERTIMINGCONTROL_FAST_RTC_MASK)</span></div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a6e624565a3649acb60e5b76ebeadb748">  584</a></span><span class="preprocessor">#define GPU_AQREGISTERTIMINGCONTROL_FAST_RTC_GET(x) (((uint32_t)(x) &amp; GPU_AQREGISTERTIMINGCONTROL_FAST_RTC_MASK) &gt;&gt; GPU_AQREGISTERTIMINGCONTROL_FAST_RTC_SHIFT)</span></div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span> </div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span><span class="comment">/*</span></div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno">  587</span><span class="comment"> * FOR_RF2P (RW)</span></div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span><span class="comment"> *</span></div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span><span class="comment"> * for 2 port ram</span></div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno">  590</span><span class="comment"> */</span></div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a73d648f38de2383e90d72783f94bddd4">  591</a></span><span class="preprocessor">#define GPU_AQREGISTERTIMINGCONTROL_FOR_RF2P_MASK (0xFF00U)</span></div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a796bdab67387be73c49b02e17012844a">  592</a></span><span class="preprocessor">#define GPU_AQREGISTERTIMINGCONTROL_FOR_RF2P_SHIFT (8U)</span></div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a4e1d88477d6fba8305e7f5d9ea547c60">  593</a></span><span class="preprocessor">#define GPU_AQREGISTERTIMINGCONTROL_FOR_RF2P_SET(x) (((uint32_t)(x) &lt;&lt; GPU_AQREGISTERTIMINGCONTROL_FOR_RF2P_SHIFT) &amp; GPU_AQREGISTERTIMINGCONTROL_FOR_RF2P_MASK)</span></div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a3150ca7122039d9256784cdd6092c21e">  594</a></span><span class="preprocessor">#define GPU_AQREGISTERTIMINGCONTROL_FOR_RF2P_GET(x) (((uint32_t)(x) &amp; GPU_AQREGISTERTIMINGCONTROL_FOR_RF2P_MASK) &gt;&gt; GPU_AQREGISTERTIMINGCONTROL_FOR_RF2P_SHIFT)</span></div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno">  595</span> </div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span><span class="comment">/*</span></div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span><span class="comment"> * FOR_RF1P (RW)</span></div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span><span class="comment"> *</span></div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno">  599</span><span class="comment"> * for 1 port ram</span></div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span><span class="comment"> */</span></div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a7a2716944fcf77250d586d1126e68b07">  601</a></span><span class="preprocessor">#define GPU_AQREGISTERTIMINGCONTROL_FOR_RF1P_MASK (0xFFU)</span></div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a3eef0ba8e9f467881c55575b30c2f738">  602</a></span><span class="preprocessor">#define GPU_AQREGISTERTIMINGCONTROL_FOR_RF1P_SHIFT (0U)</span></div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a9cf42f09d0acc3a5e671905eaedf22a5">  603</a></span><span class="preprocessor">#define GPU_AQREGISTERTIMINGCONTROL_FOR_RF1P_SET(x) (((uint32_t)(x) &lt;&lt; GPU_AQREGISTERTIMINGCONTROL_FOR_RF1P_SHIFT) &amp; GPU_AQREGISTERTIMINGCONTROL_FOR_RF1P_MASK)</span></div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a6302f3a77abf78e70e26f93a71577855">  604</a></span><span class="preprocessor">#define GPU_AQREGISTERTIMINGCONTROL_FOR_RF1P_GET(x) (((uint32_t)(x) &amp; GPU_AQREGISTERTIMINGCONTROL_FOR_RF1P_MASK) &gt;&gt; GPU_AQREGISTERTIMINGCONTROL_FOR_RF1P_SHIFT)</span></div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno">  605</span> </div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span><span class="comment">/* Bitfield definition for register: GCREGFETCHADDRESS */</span></div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span><span class="comment">/*</span></div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span><span class="comment"> * ADDRESS (RW)</span></div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span><span class="comment"> *</span></div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span><span class="comment"> * address of command buffer</span></div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span><span class="comment"> */</span></div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#ab2afe29792331d655eeb2bc7efaaa0c2">  612</a></span><span class="preprocessor">#define GPU_GCREGFETCHADDRESS_ADDRESS_MASK (0xFFFFFFFCUL)</span></div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#afc23750428a7a6397bf2919a71d26980">  613</a></span><span class="preprocessor">#define GPU_GCREGFETCHADDRESS_ADDRESS_SHIFT (2U)</span></div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a5a2b45f35bc36da3920bc20a96f93705">  614</a></span><span class="preprocessor">#define GPU_GCREGFETCHADDRESS_ADDRESS_SET(x) (((uint32_t)(x) &lt;&lt; GPU_GCREGFETCHADDRESS_ADDRESS_SHIFT) &amp; GPU_GCREGFETCHADDRESS_ADDRESS_MASK)</span></div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a8c9d216e36d0f9064c460742a6a69a95">  615</a></span><span class="preprocessor">#define GPU_GCREGFETCHADDRESS_ADDRESS_GET(x) (((uint32_t)(x) &amp; GPU_GCREGFETCHADDRESS_ADDRESS_MASK) &gt;&gt; GPU_GCREGFETCHADDRESS_ADDRESS_SHIFT)</span></div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span> </div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span><span class="comment">/*</span></div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span><span class="comment"> * TYPE (RW)</span></div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span><span class="comment"> *</span></div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span><span class="comment"> * 0=system  2=vritual 1=local</span></div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span><span class="comment"> */</span></div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#ac0930955a7602c9f5405e930f5261297">  622</a></span><span class="preprocessor">#define GPU_GCREGFETCHADDRESS_TYPE_MASK (0x3U)</span></div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#ac3b2def6cd68e408c11c2dd07e072fb9">  623</a></span><span class="preprocessor">#define GPU_GCREGFETCHADDRESS_TYPE_SHIFT (0U)</span></div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a6b41bad989e33351c7e3defcacfcaf0c">  624</a></span><span class="preprocessor">#define GPU_GCREGFETCHADDRESS_TYPE_SET(x) (((uint32_t)(x) &lt;&lt; GPU_GCREGFETCHADDRESS_TYPE_SHIFT) &amp; GPU_GCREGFETCHADDRESS_TYPE_MASK)</span></div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a0819f8a5cb4faf6c29be97947211a620">  625</a></span><span class="preprocessor">#define GPU_GCREGFETCHADDRESS_TYPE_GET(x) (((uint32_t)(x) &amp; GPU_GCREGFETCHADDRESS_TYPE_MASK) &gt;&gt; GPU_GCREGFETCHADDRESS_TYPE_SHIFT)</span></div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span> </div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span><span class="comment">/* Bitfield definition for register: GCREGFETCHCONTROL */</span></div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span><span class="comment">/*</span></div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span><span class="comment"> * COUNT (RW)</span></div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span><span class="comment"> *</span></div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno">  631</span><span class="comment"> * number of 64bit words to fetch</span></div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span><span class="comment"> */</span></div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a87a038e81e57f731486dfcc908901f9c">  633</a></span><span class="preprocessor">#define GPU_GCREGFETCHCONTROL_COUNT_MASK (0x1FFFFFUL)</span></div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a6c03426bd2ac889ea29a97e88401355b">  634</a></span><span class="preprocessor">#define GPU_GCREGFETCHCONTROL_COUNT_SHIFT (0U)</span></div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a1df64aaf7aa19ca8e2fe8a0bcae87327">  635</a></span><span class="preprocessor">#define GPU_GCREGFETCHCONTROL_COUNT_SET(x) (((uint32_t)(x) &lt;&lt; GPU_GCREGFETCHCONTROL_COUNT_SHIFT) &amp; GPU_GCREGFETCHCONTROL_COUNT_MASK)</span></div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a5c248bc169526c438dcd063da2c6dc2c">  636</a></span><span class="preprocessor">#define GPU_GCREGFETCHCONTROL_COUNT_GET(x) (((uint32_t)(x) &amp; GPU_GCREGFETCHCONTROL_COUNT_MASK) &gt;&gt; GPU_GCREGFETCHCONTROL_COUNT_SHIFT)</span></div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span> </div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span><span class="comment">/* Bitfield definition for register: GCREGCURRENTFETCHADDRESS */</span></div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span><span class="comment">/*</span></div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span><span class="comment"> * ADDRESS (R)</span></div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span><span class="comment"> *</span></div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno">  642</span><span class="comment"> * address</span></div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span><span class="comment"> */</span></div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#aa1ef78cb7b7984e65df5ea17cc8731d3">  644</a></span><span class="preprocessor">#define GPU_GCREGCURRENTFETCHADDRESS_ADDRESS_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#ab95401773047e7ad158a161ae6c0ca22">  645</a></span><span class="preprocessor">#define GPU_GCREGCURRENTFETCHADDRESS_ADDRESS_SHIFT (0U)</span></div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno"><a class="line" href="hpm__gpu__regs_8h.html#a8a576dd79fd923776f788e344ebe5f1d">  646</a></span><span class="preprocessor">#define GPU_GCREGCURRENTFETCHADDRESS_ADDRESS_GET(x) (((uint32_t)(x) &amp; GPU_GCREGCURRENTFETCHADDRESS_ADDRESS_MASK) &gt;&gt; GPU_GCREGCURRENTFETCHADDRESS_ADDRESS_SHIFT)</span></div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno">  647</span> </div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span> </div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span> </div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span> </div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span><span class="preprocessor">#endif </span><span class="comment">/* HPM_GPU_H */</span><span class="preprocessor"></span></div>
<div class="ttc" id="astructGPU__Type_html"><div class="ttname"><a href="structGPU__Type.html">GPU_Type</a></div><div class="ttdef"><b>Definition</b> hpm_gpu_regs.h:12</div></div>
<div class="ttc" id="astructGPU__Type_html_a01b128d79177eab40428258be9f0a9b8"><div class="ttname"><a href="structGPU__Type.html#a01b128d79177eab40428258be9f0a9b8">GPU_Type::GCREGFETCHADDRESS</a></div><div class="ttdeci">__RW uint32_t GCREGFETCHADDRESS</div><div class="ttdef"><b>Definition</b> hpm_gpu_regs.h:36</div></div>
<div class="ttc" id="astructGPU__Type_html_a08ff62b7a94bf5eeb2b18241bb3b08e2"><div class="ttname"><a href="structGPU__Type.html#a08ff62b7a94bf5eeb2b18241bb3b08e2">GPU_Type::GCMODULEPOWERCONTROLS</a></div><div class="ttdeci">__RW uint32_t GCMODULEPOWERCONTROLS</div><div class="ttdef"><b>Definition</b> hpm_gpu_regs.h:26</div></div>
<div class="ttc" id="astructGPU__Type_html_a17929d61ca00a5a3c2392c52c0506de2"><div class="ttname"><a href="structGPU__Type.html#a17929d61ca00a5a3c2392c52c0506de2">GPU_Type::GCCHIPDATE</a></div><div class="ttdeci">__R uint32_t GCCHIPDATE</div><div class="ttdef"><b>Definition</b> hpm_gpu_regs.h:20</div></div>
<div class="ttc" id="astructGPU__Type_html_a5f676c1d246537a989dd61828b6d2e37"><div class="ttname"><a href="structGPU__Type.html#a5f676c1d246537a989dd61828b6d2e37">GPU_Type::GCREGCURRENTFETCHADDRESS</a></div><div class="ttdeci">__R uint32_t GCREGCURRENTFETCHADDRESS</div><div class="ttdef"><b>Definition</b> hpm_gpu_regs.h:38</div></div>
<div class="ttc" id="astructGPU__Type_html_a609ecb80bd77e29f8638178c73bdc17e"><div class="ttname"><a href="structGPU__Type.html#a609ecb80bd77e29f8638178c73bdc17e">GPU_Type::AQINTRENBL</a></div><div class="ttdeci">__RW uint32_t AQINTRENBL</div><div class="ttdef"><b>Definition</b> hpm_gpu_regs.h:17</div></div>
<div class="ttc" id="astructGPU__Type_html_a6981fe3131d7297a5c6c1acc60610111"><div class="ttname"><a href="structGPU__Type.html#a6981fe3131d7297a5c6c1acc60610111">GPU_Type::GCMODULEPOWERMODULECONTROL</a></div><div class="ttdeci">__RW uint32_t GCMODULEPOWERMODULECONTROL</div><div class="ttdef"><b>Definition</b> hpm_gpu_regs.h:27</div></div>
<div class="ttc" id="astructGPU__Type_html_a6bb0b1837178ec15840a8128c449e4a1"><div class="ttname"><a href="structGPU__Type.html#a6bb0b1837178ec15840a8128c449e4a1">GPU_Type::AQHICLOCKCONTROL</a></div><div class="ttdeci">__RW uint32_t AQHICLOCKCONTROL</div><div class="ttdef"><b>Definition</b> hpm_gpu_regs.h:13</div></div>
<div class="ttc" id="astructGPU__Type_html_a773f53a077f59fb5c0e2645b9156902c"><div class="ttname"><a href="structGPU__Type.html#a773f53a077f59fb5c0e2645b9156902c">GPU_Type::GCCHIPREV</a></div><div class="ttdeci">__R uint32_t GCCHIPREV</div><div class="ttdef"><b>Definition</b> hpm_gpu_regs.h:19</div></div>
<div class="ttc" id="astructGPU__Type_html_a7c19ff52051d98696c69412404aeecb5"><div class="ttname"><a href="structGPU__Type.html#a7c19ff52051d98696c69412404aeecb5">GPU_Type::AQREGISTERTIMINGCONTROL</a></div><div class="ttdeci">__RW uint32_t AQREGISTERTIMINGCONTROL</div><div class="ttdef"><b>Definition</b> hpm_gpu_regs.h:34</div></div>
<div class="ttc" id="astructGPU__Type_html_a88aa7e4c176c19e1140d952b11c09b77"><div class="ttname"><a href="structGPU__Type.html#a88aa7e4c176c19e1140d952b11c09b77">GPU_Type::GCPRODUCTID</a></div><div class="ttdeci">__R uint32_t GCPRODUCTID</div><div class="ttdef"><b>Definition</b> hpm_gpu_regs.h:24</div></div>
<div class="ttc" id="astructGPU__Type_html_ac83198a5ad71eb778465a9d13c8d1c20"><div class="ttname"><a href="structGPU__Type.html#ac83198a5ad71eb778465a9d13c8d1c20">GPU_Type::AQMEMORYFEPAGETABLE</a></div><div class="ttdeci">__RW uint32_t AQMEMORYFEPAGETABLE</div><div class="ttdef"><b>Definition</b> hpm_gpu_regs.h:30</div></div>
<div class="ttc" id="astructGPU__Type_html_ad6b77766735387c07c417f6ce6e4263a"><div class="ttname"><a href="structGPU__Type.html#ad6b77766735387c07c417f6ce6e4263a">GPU_Type::AQINTRACKNOWLEDGE</a></div><div class="ttdeci">__R uint32_t AQINTRACKNOWLEDGE</div><div class="ttdef"><b>Definition</b> hpm_gpu_regs.h:16</div></div>
<div class="ttc" id="astructGPU__Type_html_ad7186edb7be21e8f9656af232f9eac35"><div class="ttname"><a href="structGPU__Type.html#ad7186edb7be21e8f9656af232f9eac35">GPU_Type::GCREGHICHIPPATCHREV</a></div><div class="ttdeci">__R uint32_t GCREGHICHIPPATCHREV</div><div class="ttdef"><b>Definition</b> hpm_gpu_regs.h:22</div></div>
<div class="ttc" id="astructGPU__Type_html_ae70e82dbbb7c61ebf48b37b395121b88"><div class="ttname"><a href="structGPU__Type.html#ae70e82dbbb7c61ebf48b37b395121b88">GPU_Type::GCMODULEPOWERMODULESTATUS</a></div><div class="ttdeci">__R uint32_t GCMODULEPOWERMODULESTATUS</div><div class="ttdef"><b>Definition</b> hpm_gpu_regs.h:28</div></div>
<div class="ttc" id="astructGPU__Type_html_ae853e7d5e6a1096e14cd399d74b7bc74"><div class="ttname"><a href="structGPU__Type.html#ae853e7d5e6a1096e14cd399d74b7bc74">GPU_Type::GCREGFETCHCONTROL</a></div><div class="ttdeci">__RW uint32_t GCREGFETCHCONTROL</div><div class="ttdef"><b>Definition</b> hpm_gpu_regs.h:37</div></div>
<div class="ttc" id="astructGPU__Type_html_af603d9f275acbbd546217e182e457f66"><div class="ttname"><a href="structGPU__Type.html#af603d9f275acbbd546217e182e457f66">GPU_Type::AQMEMORYDEBUG</a></div><div class="ttdeci">__RW uint32_t AQMEMORYDEBUG</div><div class="ttdef"><b>Definition</b> hpm_gpu_regs.h:32</div></div>
<div class="ttc" id="astructGPU__Type_html_afc1609d03d6202dbc0e6913d168ae484"><div class="ttname"><a href="structGPU__Type.html#afc1609d03d6202dbc0e6913d168ae484">GPU_Type::AQHILDLE</a></div><div class="ttdeci">__R uint32_t AQHILDLE</div><div class="ttdef"><b>Definition</b> hpm_gpu_regs.h:14</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_19d806e154b23a5f4c4c08b2e30365a6.html">soc</a></li><li class="navelem"><a class="el" href="dir_167cfdde21eabf48398f9683f9505c8f.html">HPM6800</a></li><li class="navelem"><a class="el" href="dir_7e7cf4a74d6064280ca5f49b65fc101b.html">ip</a></li><li class="navelem"><a class="el" href="hpm__gpu__regs_8h.html">hpm_gpu_regs.h</a></li>
    <li class="footer">Generated on Mon Dec 30 2024 18:51:58 for HPM SDK by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.12.0 </li>
  </ul>
</div>
</body>
</html>
