 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MyDesign
Version: P-2019.03-SP1
Date   : Tue Nov  9 04:13:55 2021
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: row2_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_123 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  row2_reg[9]/CK (DFF_X1)                0.0000     0.0000 r
  row2_reg[9]/Q (DFF_X1)                 0.6062     0.6062 f
  U885/ZN (XNOR2_X1)                     0.4064     1.0126 r
  U893/ZN (XNOR2_X1)                     0.3727     1.3852 r
  U892/ZN (XNOR2_X1)                     0.3543     1.7395 r
  U897/ZN (INV_X1)                       0.0908     1.8303 f
  U991/ZN (NAND4_X1)                     0.2820     2.1123 r
  R_123/D (DFF_X1)                       0.0000     2.1123 r
  data arrival time                                 2.1123

  clock clk (rise edge)                  2.4200     2.4200
  clock network delay (ideal)            0.0000     2.4200
  clock uncertainty                     -0.0500     2.3700
  R_123/CK (DFF_X1)                      0.0000     2.3700 r
  library setup time                    -0.2532     2.1168
  data required time                                2.1168
  -----------------------------------------------------------
  data required time                                2.1168
  data arrival time                                -2.1123
  -----------------------------------------------------------
  slack (MET)                                       0.0045


1
