Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Apr 29 14:19:29 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    15 |
|    Minimum number of control sets                        |    15 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    47 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    15 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    11 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             478 |          133 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             187 |           52 |
| Yes          | No                    | No                     |             552 |          151 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+-------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
| Clock Signal |                                                            Enable Signal                                                            |                                                                  Set/Reset Signal                                                                  | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+-------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  ap_clk      | bd_0_i/hls_inst/inst/udiv_64ns_64ns_8_68_seq_1_U2/fn1_udiv_64ns_64ns_8_68_seq_1_div_U/fn1_udiv_64ns_64ns_8_68_seq_1_div_u_0/E[0]    |                                                                                                                                                    |                2 |              8 |         4.00 |
|  ap_clk      |                                                                                                                                     | bd_0_i/hls_inst/inst/sdiv_18ns_64ns_64_22_seq_1_U1/fn1_sdiv_18ns_64ns_64_22_seq_1_div_U/fn1_sdiv_18ns_64ns_64_22_seq_1_div_u_0/r_stage_reg_n_0_[0] |                3 |             10 |         3.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/sdiv_10s_64ns_10_14_seq_1_U6/fn1_sdiv_10s_64ns_10_14_seq_1_div_U/fn1_sdiv_10s_64ns_10_14_seq_1_div_u_0/E[0]    |                                                                                                                                                    |                2 |             10 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state92                                                                                              |                                                                                                                                                    |                5 |             11 |         2.20 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state88                                                                                              |                                                                                                                                                    |               12 |             16 |         1.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/sdiv_18ns_64ns_64_22_seq_1_U1/fn1_sdiv_18ns_64ns_64_22_seq_1_div_U/fn1_sdiv_18ns_64ns_64_22_seq_1_div_u_0/E[0] |                                                                                                                                                    |                5 |             20 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state23                                                                                              |                                                                                                                                                    |                6 |             20 |         3.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state1                                                                                               |                                                                                                                                                    |               16 |             64 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state24                                                                                              |                                                                                                                                                    |               16 |             64 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/sdiv_18ns_64ns_64_22_seq_1_U1/fn1_sdiv_18ns_64ns_64_22_seq_1_div_U/start0                                      |                                                                                                                                                    |               17 |             65 |         3.82 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state93                                                                                              |                                                                                                                                                    |               18 |             72 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/sdiv_10s_64ns_10_14_seq_1_U6/fn1_sdiv_10s_64ns_10_14_seq_1_div_U/start0                                        |                                                                                                                                                    |               14 |             74 |         5.29 |
|  ap_clk      | bd_0_i/hls_inst/inst/udiv_64ns_64ns_8_68_seq_1_U2/fn1_udiv_64ns_64ns_8_68_seq_1_div_U/start0                                        |                                                                                                                                                    |               38 |            128 |         3.37 |
|  ap_clk      |                                                                                                                                     | ap_rst                                                                                                                                             |               49 |            177 |         3.61 |
|  ap_clk      |                                                                                                                                     |                                                                                                                                                    |              133 |            482 |         3.62 |
+--------------+-------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


