#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Apr  4 16:58:00 2019
# Process ID: 8924
# Current directory: C:/Users/SET253-17U.HCCMAIN/Documents/GitHub/ENES247/lab6-ShiftRegisters/lab6_1_4/shiftLeft
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8020 C:\Users\SET253-17U.HCCMAIN\Documents\GitHub\ENES247\lab6-ShiftRegisters\lab6_1_4\shiftLeft\shiftLeft.xpr
# Log file: C:/Users/SET253-17U.HCCMAIN/Documents/GitHub/ENES247/lab6-ShiftRegisters/lab6_1_4/shiftLeft/vivado.log
# Journal file: C:/Users/SET253-17U.HCCMAIN/Documents/GitHub/ENES247/lab6-ShiftRegisters/lab6_1_4/shiftLeft\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/SET253-17U.HCCMAIN/Documents/GitHub/ENES247/lab6-ShiftRegisters/lab6_1_4/shiftLeft/shiftLeft.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/SET253-17U.HCCMAIN/Documents/GitHub/ENES247/lab6-ShiftRegisters/lab6_1_4/shiftLeft'
INFO: [Project 1-313] Project file moved from 'C:/Users/Scott Foerster/Documents/GitHub/ENES247/lab6/lab6_1_4/shiftLeft' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 730.449 ; gain = 134.543
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: Parallel_in_serial_out_load_enable_behavior
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 831.348 ; gain = 47.324
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Parallel_in_serial_out_load_enable_behavior' [C:/Users/SET253-17U.HCCMAIN/Documents/GitHub/ENES247/lab6-ShiftRegisters/lab6_1_4/shiftLeft/shiftLeft.srcs/sources_1/imports/lab6_1_4/Parallel_in_serial_out_load_enable_behavior.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Parallel_in_serial_out_load_enable_behavior' (1#1) [C:/Users/SET253-17U.HCCMAIN/Documents/GitHub/ENES247/lab6-ShiftRegisters/lab6_1_4/shiftLeft/shiftLeft.srcs/sources_1/imports/lab6_1_4/Parallel_in_serial_out_load_enable_behavior.v:6]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 872.730 ; gain = 88.707
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 872.730 ; gain = 88.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 872.730 ; gain = 88.707
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/SET253-17U.HCCMAIN/Documents/GitHub/ENES247/lab6-ShiftRegisters/lab6_1_4/shiftLeft/shiftLeft.srcs/constrs_1/imports/lab6_1_4/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/SET253-17U.HCCMAIN/Documents/GitHub/ENES247/lab6-ShiftRegisters/lab6_1_4/shiftLeft/shiftLeft.srcs/constrs_1/imports/lab6_1_4/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1143.406 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1235.887 ; gain = 451.863
6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1235.887 ; gain = 451.863
exit
INFO: [Common 17-206] Exiting Vivado at Thu Apr  4 17:21:58 2019...
