Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Mon Jul 11 21:26:31 2022
| Host         : goossens-Precision-5530 running 64-bit Ubuntu 22.04 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_8c_wrapper_timing_summary_routed.rpt -pb design_1_8c_wrapper_timing_summary_routed.pb -rpx design_1_8c_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_8c_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                  Violations  
---------  --------  -------------------------------------------  ----------  
TIMING-16  Warning   Large setup violation                        1000        
ULMTCS-1   Warning   Control Sets use limits recommend reduction  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.757   -63805.578                  33786               115790        0.016        0.000                      0               115790        4.020        0.000                       0                 46016  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -3.757   -63805.578                  33786               115790        0.016        0.000                      0               115790        4.020        0.000                       0                 46016  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :        33786  Failing Endpoints,  Worst Slack       -3.757ns,  Total Violation   -63805.579ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.757ns  (required time - arrival time)
  Source:                 design_1_8c_i/multicycle_pipeline_6/inst/m_to_w_has_no_dest_V_2_reg_19066_pp0_iter2_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_8c_i/multicycle_pipeline_6/inst/w_from_m_value_14_fu_394_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.343ns  (logic 2.959ns (22.177%)  route 10.384ns (77.823%))
  Logic Levels:           15  (CARRY4=4 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.753ns = ( 12.753 - 10.000 ) 
    Source Clock Delay      (SCD):    3.038ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_8c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_8c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_8c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46016, routed)       1.744     3.038    design_1_8c_i/multicycle_pipeline_6/inst/ap_clk
    SLICE_X9Y30          FDRE                                         r  design_1_8c_i/multicycle_pipeline_6/inst/m_to_w_has_no_dest_V_2_reg_19066_pp0_iter2_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.456     3.494 f  design_1_8c_i/multicycle_pipeline_6/inst/m_to_w_has_no_dest_V_2_reg_19066_pp0_iter2_reg_reg[0]/Q
                         net (fo=2, routed)           0.835     4.329    design_1_8c_i/multicycle_pipeline_6/inst/m_to_w_has_no_dest_V_2_reg_19066_pp0_iter2_reg_reg_n_0_[0]
    SLICE_X10Y29         LUT6 (Prop_lut6_I2_O)        0.124     4.453 f  design_1_8c_i/multicycle_pipeline_6/inst/w_from_m_value_30_fu_458[31]_i_8/O
                         net (fo=16, routed)          1.018     5.471    design_1_8c_i/multicycle_pipeline_6/inst/w_from_m_value_30_fu_458[31]_i_8_n_0
    SLICE_X12Y31         LUT5 (Prop_lut5_I0_O)        0.124     5.595 r  design_1_8c_i/multicycle_pipeline_6/inst/w_from_m_value_10_fu_378[31]_i_4/O
                         net (fo=68, routed)          0.737     6.332    design_1_8c_i/multicycle_pipeline_6/inst/w_from_m_value_10_fu_378[31]_i_4_n_0
    SLICE_X10Y34         LUT6 (Prop_lut6_I4_O)        0.124     6.456 r  design_1_8c_i/multicycle_pipeline_6/inst/e_from_i_rv1_fu_594[6]_i_16/O
                         net (fo=1, routed)           0.658     7.114    design_1_8c_i/multicycle_pipeline_6/inst/e_from_i_rv1_fu_594[6]_i_16_n_0
    SLICE_X10Y32         LUT6 (Prop_lut6_I3_O)        0.124     7.238 r  design_1_8c_i/multicycle_pipeline_6/inst/e_from_i_rv1_fu_594[6]_i_4/O
                         net (fo=1, routed)           1.424     8.662    design_1_8c_i/multicycle_pipeline_6/inst/e_from_i_rv1_fu_594[6]_i_4_n_0
    SLICE_X24Y29         LUT6 (Prop_lut6_I3_O)        0.124     8.786 r  design_1_8c_i/multicycle_pipeline_6/inst/e_from_i_rv1_fu_594[6]_i_1/O
                         net (fo=4, routed)           0.727     9.514    design_1_8c_i/multicycle_pipeline_6/inst/rv1_fu_16409_p34[6]
    SLICE_X28Y27         LUT4 (Prop_lut4_I2_O)        0.124     9.638 r  design_1_8c_i/multicycle_pipeline_6/inst/result2_reg_19253[7]_i_5/O
                         net (fo=1, routed)           0.000     9.638    design_1_8c_i/multicycle_pipeline_6/inst/result2_reg_19253[7]_i_5_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.036 r  design_1_8c_i/multicycle_pipeline_6/inst/result2_reg_19253_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.036    design_1_8c_i/multicycle_pipeline_6/inst/result2_reg_19253_reg[7]_i_2_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.150 r  design_1_8c_i/multicycle_pipeline_6/inst/result2_reg_19253_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.150    design_1_8c_i/multicycle_pipeline_6/inst/result2_reg_19253_reg[11]_i_2_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.264 r  design_1_8c_i/multicycle_pipeline_6/inst/result2_reg_19253_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.264    design_1_8c_i/multicycle_pipeline_6/inst/result2_reg_19253_reg[15]_i_3_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.598 f  design_1_8c_i/multicycle_pipeline_6/inst/result2_reg_19253_reg[19]_i_3/O[1]
                         net (fo=2, routed)           0.608    11.205    design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/O[1]
    SLICE_X28Y34         LUT6 (Prop_lut6_I3_O)        0.303    11.508 f  design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/ip_data_ram_EN_A_INST_0_i_5/O
                         net (fo=2, routed)           0.430    11.938    design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl_n_20
    SLICE_X28Y35         LUT6 (Prop_lut6_I2_O)        0.124    12.062 r  design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/fifo_rreq/ip_data_ram_EN_A_INST_0_i_1/O
                         net (fo=57, routed)          0.932    12.993    design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/fifo_rreq/ip_data_ram_EN_A_INST_0_i_1_n_0
    SLICE_X19Y36         LUT4 (Prop_lut4_I0_O)        0.124    13.117 f  design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/fifo_rreq/w_from_m_value_30_fu_458[31]_i_6/O
                         net (fo=16, routed)          1.167    14.284    design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/fifo_rreq/w_from_m_value_30_fu_458[31]_i_6_n_0
    SLICE_X6Y37          LUT5 (Prop_lut5_I4_O)        0.124    14.408 r  design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/fifo_rreq/w_from_m_value_14_fu_394[31]_i_3/O
                         net (fo=33, routed)          0.810    15.218    design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/fifo_rreq/w_from_m_value_14_fu_394[31]_i_3_n_0
    SLICE_X6Y38          LUT3 (Prop_lut3_I0_O)        0.124    15.342 r  design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/fifo_rreq/w_from_m_value_14_fu_394[31]_i_1/O
                         net (fo=32, routed)          1.039    16.381    design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U_n_141
    SLICE_X11Y33         FDRE                                         r  design_1_8c_i/multicycle_pipeline_6/inst/w_from_m_value_14_fu_394_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_8c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_8c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_8c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46016, routed)       1.574    12.753    design_1_8c_i/multicycle_pipeline_6/inst/ap_clk
    SLICE_X11Y33         FDRE                                         r  design_1_8c_i/multicycle_pipeline_6/inst/w_from_m_value_14_fu_394_reg[3]/C
                         clock pessimism              0.230    12.983    
                         clock uncertainty           -0.154    12.829    
    SLICE_X11Y33         FDRE (Setup_fdre_C_CE)      -0.205    12.624    design_1_8c_i/multicycle_pipeline_6/inst/w_from_m_value_14_fu_394_reg[3]
  -------------------------------------------------------------------
                         required time                         12.624    
                         arrival time                         -16.381    
  -------------------------------------------------------------------
                         slack                                 -3.757    

Slack (VIOLATED) :        -3.754ns  (required time - arrival time)
  Source:                 design_1_8c_i/multicycle_pipeline_3/inst/ap_enable_reg_pp0_iter3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_8c_i/multicycle_pipeline_3/inst/w_from_m_value_22_fu_426_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.330ns  (logic 2.922ns (21.920%)  route 10.408ns (78.080%))
  Logic Levels:           14  (CARRY4=3 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.951ns = ( 12.951 - 10.000 ) 
    Source Clock Delay      (SCD):    3.263ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_8c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_8c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_8c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46016, routed)       1.969     3.263    design_1_8c_i/multicycle_pipeline_3/inst/ap_clk
    SLICE_X98Y133        FDRE                                         r  design_1_8c_i/multicycle_pipeline_3/inst/ap_enable_reg_pp0_iter3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y133        FDRE (Prop_fdre_C_Q)         0.518     3.781 r  design_1_8c_i/multicycle_pipeline_3/inst/ap_enable_reg_pp0_iter3_reg/Q
                         net (fo=19, routed)          0.831     4.612    design_1_8c_i/multicycle_pipeline_3/inst/ap_enable_reg_pp0_iter3
    SLICE_X100Y134       LUT6 (Prop_lut6_I4_O)        0.124     4.736 f  design_1_8c_i/multicycle_pipeline_3/inst/w_from_m_value_30_fu_458[31]_i_8/O
                         net (fo=16, routed)          1.246     5.982    design_1_8c_i/multicycle_pipeline_3/inst/w_from_m_value_30_fu_458[31]_i_8_n_0
    SLICE_X94Y133        LUT5 (Prop_lut5_I0_O)        0.124     6.106 r  design_1_8c_i/multicycle_pipeline_3/inst/w_from_m_value_10_fu_378[31]_i_4/O
                         net (fo=68, routed)          1.040     7.146    design_1_8c_i/multicycle_pipeline_3/inst/w_from_m_value_10_fu_378[31]_i_4_n_0
    SLICE_X91Y136        LUT6 (Prop_lut6_I0_O)        0.124     7.270 f  design_1_8c_i/multicycle_pipeline_3/inst/e_from_i_rv1_fu_594[9]_i_16/O
                         net (fo=1, routed)           0.753     8.023    design_1_8c_i/multicycle_pipeline_3/inst/e_from_i_rv1_fu_594[9]_i_16_n_0
    SLICE_X94Y136        LUT6 (Prop_lut6_I3_O)        0.124     8.147 f  design_1_8c_i/multicycle_pipeline_3/inst/e_from_i_rv1_fu_594[9]_i_4/O
                         net (fo=1, routed)           0.583     8.731    design_1_8c_i/multicycle_pipeline_3/inst/e_from_i_rv1_fu_594[9]_i_4_n_0
    SLICE_X96Y136        LUT6 (Prop_lut6_I3_O)        0.124     8.855 r  design_1_8c_i/multicycle_pipeline_3/inst/e_from_i_rv1_fu_594[9]_i_1/O
                         net (fo=4, routed)           0.784     9.639    design_1_8c_i/multicycle_pipeline_3/inst/rv1_fu_16409_p34[9]
    SLICE_X92Y135        LUT4 (Prop_lut4_I2_O)        0.124     9.763 r  design_1_8c_i/multicycle_pipeline_3/inst/result2_reg_19253[11]_i_6/O
                         net (fo=1, routed)           0.000     9.763    design_1_8c_i/multicycle_pipeline_3/inst/result2_reg_19253[11]_i_6_n_0
    SLICE_X92Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.296 r  design_1_8c_i/multicycle_pipeline_3/inst/result2_reg_19253_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.296    design_1_8c_i/multicycle_pipeline_3/inst/result2_reg_19253_reg[11]_i_2_n_0
    SLICE_X92Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.413 r  design_1_8c_i/multicycle_pipeline_3/inst/result2_reg_19253_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.413    design_1_8c_i/multicycle_pipeline_3/inst/result2_reg_19253_reg[15]_i_3_n_0
    SLICE_X92Y137        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.632 f  design_1_8c_i/multicycle_pipeline_3/inst/result2_reg_19253_reg[19]_i_3/O[0]
                         net (fo=2, routed)           0.638    11.270    design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/O[0]
    SLICE_X90Y135        LUT6 (Prop_lut6_I3_O)        0.295    11.565 f  design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/ip_data_ram_EN_A_INST_0_i_3/O
                         net (fo=5, routed)           0.665    12.230    design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/fifo_rreq/address_V_fu_750_reg[16]
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.124    12.354 r  design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/fifo_rreq/ip_data_ram_EN_A_INST_0_i_1/O
                         net (fo=57, routed)          0.892    13.246    design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/fifo_rreq/ip_data_ram_EN_A_INST_0_i_1_n_0
    SLICE_X97Y135        LUT4 (Prop_lut4_I0_O)        0.124    13.370 f  design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/fifo_rreq/w_from_m_value_30_fu_458[31]_i_6/O
                         net (fo=16, routed)          1.118    14.488    design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/fifo_rreq/w_from_m_value_30_fu_458[31]_i_6_n_0
    SLICE_X107Y133       LUT5 (Prop_lut5_I4_O)        0.124    14.612 r  design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/fifo_rreq/w_from_m_value_22_fu_426[31]_i_3/O
                         net (fo=33, routed)          0.842    15.454    design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/fifo_rreq/w_from_m_value_22_fu_426[31]_i_3_n_0
    SLICE_X106Y132       LUT3 (Prop_lut3_I0_O)        0.124    15.578 r  design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/fifo_rreq/w_from_m_value_22_fu_426[31]_i_1/O
                         net (fo=32, routed)          1.015    16.593    design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U_n_149
    SLICE_X105Y130       FDRE                                         r  design_1_8c_i/multicycle_pipeline_3/inst/w_from_m_value_22_fu_426_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_8c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_8c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_8c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46016, routed)       1.772    12.951    design_1_8c_i/multicycle_pipeline_3/inst/ap_clk
    SLICE_X105Y130       FDRE                                         r  design_1_8c_i/multicycle_pipeline_3/inst/w_from_m_value_22_fu_426_reg[10]/C
                         clock pessimism              0.247    13.198    
                         clock uncertainty           -0.154    13.044    
    SLICE_X105Y130       FDRE (Setup_fdre_C_CE)      -0.205    12.839    design_1_8c_i/multicycle_pipeline_3/inst/w_from_m_value_22_fu_426_reg[10]
  -------------------------------------------------------------------
                         required time                         12.839    
                         arrival time                         -16.593    
  -------------------------------------------------------------------
                         slack                                 -3.754    

Slack (VIOLATED) :        -3.754ns  (required time - arrival time)
  Source:                 design_1_8c_i/multicycle_pipeline_3/inst/ap_enable_reg_pp0_iter3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_8c_i/multicycle_pipeline_3/inst/w_from_m_value_22_fu_426_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.330ns  (logic 2.922ns (21.920%)  route 10.408ns (78.080%))
  Logic Levels:           14  (CARRY4=3 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.951ns = ( 12.951 - 10.000 ) 
    Source Clock Delay      (SCD):    3.263ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_8c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_8c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_8c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46016, routed)       1.969     3.263    design_1_8c_i/multicycle_pipeline_3/inst/ap_clk
    SLICE_X98Y133        FDRE                                         r  design_1_8c_i/multicycle_pipeline_3/inst/ap_enable_reg_pp0_iter3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y133        FDRE (Prop_fdre_C_Q)         0.518     3.781 r  design_1_8c_i/multicycle_pipeline_3/inst/ap_enable_reg_pp0_iter3_reg/Q
                         net (fo=19, routed)          0.831     4.612    design_1_8c_i/multicycle_pipeline_3/inst/ap_enable_reg_pp0_iter3
    SLICE_X100Y134       LUT6 (Prop_lut6_I4_O)        0.124     4.736 f  design_1_8c_i/multicycle_pipeline_3/inst/w_from_m_value_30_fu_458[31]_i_8/O
                         net (fo=16, routed)          1.246     5.982    design_1_8c_i/multicycle_pipeline_3/inst/w_from_m_value_30_fu_458[31]_i_8_n_0
    SLICE_X94Y133        LUT5 (Prop_lut5_I0_O)        0.124     6.106 r  design_1_8c_i/multicycle_pipeline_3/inst/w_from_m_value_10_fu_378[31]_i_4/O
                         net (fo=68, routed)          1.040     7.146    design_1_8c_i/multicycle_pipeline_3/inst/w_from_m_value_10_fu_378[31]_i_4_n_0
    SLICE_X91Y136        LUT6 (Prop_lut6_I0_O)        0.124     7.270 f  design_1_8c_i/multicycle_pipeline_3/inst/e_from_i_rv1_fu_594[9]_i_16/O
                         net (fo=1, routed)           0.753     8.023    design_1_8c_i/multicycle_pipeline_3/inst/e_from_i_rv1_fu_594[9]_i_16_n_0
    SLICE_X94Y136        LUT6 (Prop_lut6_I3_O)        0.124     8.147 f  design_1_8c_i/multicycle_pipeline_3/inst/e_from_i_rv1_fu_594[9]_i_4/O
                         net (fo=1, routed)           0.583     8.731    design_1_8c_i/multicycle_pipeline_3/inst/e_from_i_rv1_fu_594[9]_i_4_n_0
    SLICE_X96Y136        LUT6 (Prop_lut6_I3_O)        0.124     8.855 r  design_1_8c_i/multicycle_pipeline_3/inst/e_from_i_rv1_fu_594[9]_i_1/O
                         net (fo=4, routed)           0.784     9.639    design_1_8c_i/multicycle_pipeline_3/inst/rv1_fu_16409_p34[9]
    SLICE_X92Y135        LUT4 (Prop_lut4_I2_O)        0.124     9.763 r  design_1_8c_i/multicycle_pipeline_3/inst/result2_reg_19253[11]_i_6/O
                         net (fo=1, routed)           0.000     9.763    design_1_8c_i/multicycle_pipeline_3/inst/result2_reg_19253[11]_i_6_n_0
    SLICE_X92Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.296 r  design_1_8c_i/multicycle_pipeline_3/inst/result2_reg_19253_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.296    design_1_8c_i/multicycle_pipeline_3/inst/result2_reg_19253_reg[11]_i_2_n_0
    SLICE_X92Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.413 r  design_1_8c_i/multicycle_pipeline_3/inst/result2_reg_19253_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.413    design_1_8c_i/multicycle_pipeline_3/inst/result2_reg_19253_reg[15]_i_3_n_0
    SLICE_X92Y137        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.632 f  design_1_8c_i/multicycle_pipeline_3/inst/result2_reg_19253_reg[19]_i_3/O[0]
                         net (fo=2, routed)           0.638    11.270    design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/O[0]
    SLICE_X90Y135        LUT6 (Prop_lut6_I3_O)        0.295    11.565 f  design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/ip_data_ram_EN_A_INST_0_i_3/O
                         net (fo=5, routed)           0.665    12.230    design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/fifo_rreq/address_V_fu_750_reg[16]
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.124    12.354 r  design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/fifo_rreq/ip_data_ram_EN_A_INST_0_i_1/O
                         net (fo=57, routed)          0.892    13.246    design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/fifo_rreq/ip_data_ram_EN_A_INST_0_i_1_n_0
    SLICE_X97Y135        LUT4 (Prop_lut4_I0_O)        0.124    13.370 f  design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/fifo_rreq/w_from_m_value_30_fu_458[31]_i_6/O
                         net (fo=16, routed)          1.118    14.488    design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/fifo_rreq/w_from_m_value_30_fu_458[31]_i_6_n_0
    SLICE_X107Y133       LUT5 (Prop_lut5_I4_O)        0.124    14.612 r  design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/fifo_rreq/w_from_m_value_22_fu_426[31]_i_3/O
                         net (fo=33, routed)          0.842    15.454    design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/fifo_rreq/w_from_m_value_22_fu_426[31]_i_3_n_0
    SLICE_X106Y132       LUT3 (Prop_lut3_I0_O)        0.124    15.578 r  design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/fifo_rreq/w_from_m_value_22_fu_426[31]_i_1/O
                         net (fo=32, routed)          1.015    16.593    design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U_n_149
    SLICE_X105Y130       FDRE                                         r  design_1_8c_i/multicycle_pipeline_3/inst/w_from_m_value_22_fu_426_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_8c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_8c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_8c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46016, routed)       1.772    12.951    design_1_8c_i/multicycle_pipeline_3/inst/ap_clk
    SLICE_X105Y130       FDRE                                         r  design_1_8c_i/multicycle_pipeline_3/inst/w_from_m_value_22_fu_426_reg[4]/C
                         clock pessimism              0.247    13.198    
                         clock uncertainty           -0.154    13.044    
    SLICE_X105Y130       FDRE (Setup_fdre_C_CE)      -0.205    12.839    design_1_8c_i/multicycle_pipeline_3/inst/w_from_m_value_22_fu_426_reg[4]
  -------------------------------------------------------------------
                         required time                         12.839    
                         arrival time                         -16.593    
  -------------------------------------------------------------------
                         slack                                 -3.754    

Slack (VIOLATED) :        -3.754ns  (required time - arrival time)
  Source:                 design_1_8c_i/multicycle_pipeline_3/inst/ap_enable_reg_pp0_iter3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_8c_i/multicycle_pipeline_3/inst/w_from_m_value_22_fu_426_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.330ns  (logic 2.922ns (21.920%)  route 10.408ns (78.080%))
  Logic Levels:           14  (CARRY4=3 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.951ns = ( 12.951 - 10.000 ) 
    Source Clock Delay      (SCD):    3.263ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_8c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_8c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_8c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46016, routed)       1.969     3.263    design_1_8c_i/multicycle_pipeline_3/inst/ap_clk
    SLICE_X98Y133        FDRE                                         r  design_1_8c_i/multicycle_pipeline_3/inst/ap_enable_reg_pp0_iter3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y133        FDRE (Prop_fdre_C_Q)         0.518     3.781 r  design_1_8c_i/multicycle_pipeline_3/inst/ap_enable_reg_pp0_iter3_reg/Q
                         net (fo=19, routed)          0.831     4.612    design_1_8c_i/multicycle_pipeline_3/inst/ap_enable_reg_pp0_iter3
    SLICE_X100Y134       LUT6 (Prop_lut6_I4_O)        0.124     4.736 f  design_1_8c_i/multicycle_pipeline_3/inst/w_from_m_value_30_fu_458[31]_i_8/O
                         net (fo=16, routed)          1.246     5.982    design_1_8c_i/multicycle_pipeline_3/inst/w_from_m_value_30_fu_458[31]_i_8_n_0
    SLICE_X94Y133        LUT5 (Prop_lut5_I0_O)        0.124     6.106 r  design_1_8c_i/multicycle_pipeline_3/inst/w_from_m_value_10_fu_378[31]_i_4/O
                         net (fo=68, routed)          1.040     7.146    design_1_8c_i/multicycle_pipeline_3/inst/w_from_m_value_10_fu_378[31]_i_4_n_0
    SLICE_X91Y136        LUT6 (Prop_lut6_I0_O)        0.124     7.270 f  design_1_8c_i/multicycle_pipeline_3/inst/e_from_i_rv1_fu_594[9]_i_16/O
                         net (fo=1, routed)           0.753     8.023    design_1_8c_i/multicycle_pipeline_3/inst/e_from_i_rv1_fu_594[9]_i_16_n_0
    SLICE_X94Y136        LUT6 (Prop_lut6_I3_O)        0.124     8.147 f  design_1_8c_i/multicycle_pipeline_3/inst/e_from_i_rv1_fu_594[9]_i_4/O
                         net (fo=1, routed)           0.583     8.731    design_1_8c_i/multicycle_pipeline_3/inst/e_from_i_rv1_fu_594[9]_i_4_n_0
    SLICE_X96Y136        LUT6 (Prop_lut6_I3_O)        0.124     8.855 r  design_1_8c_i/multicycle_pipeline_3/inst/e_from_i_rv1_fu_594[9]_i_1/O
                         net (fo=4, routed)           0.784     9.639    design_1_8c_i/multicycle_pipeline_3/inst/rv1_fu_16409_p34[9]
    SLICE_X92Y135        LUT4 (Prop_lut4_I2_O)        0.124     9.763 r  design_1_8c_i/multicycle_pipeline_3/inst/result2_reg_19253[11]_i_6/O
                         net (fo=1, routed)           0.000     9.763    design_1_8c_i/multicycle_pipeline_3/inst/result2_reg_19253[11]_i_6_n_0
    SLICE_X92Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.296 r  design_1_8c_i/multicycle_pipeline_3/inst/result2_reg_19253_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.296    design_1_8c_i/multicycle_pipeline_3/inst/result2_reg_19253_reg[11]_i_2_n_0
    SLICE_X92Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.413 r  design_1_8c_i/multicycle_pipeline_3/inst/result2_reg_19253_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.413    design_1_8c_i/multicycle_pipeline_3/inst/result2_reg_19253_reg[15]_i_3_n_0
    SLICE_X92Y137        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.632 f  design_1_8c_i/multicycle_pipeline_3/inst/result2_reg_19253_reg[19]_i_3/O[0]
                         net (fo=2, routed)           0.638    11.270    design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/O[0]
    SLICE_X90Y135        LUT6 (Prop_lut6_I3_O)        0.295    11.565 f  design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/ip_data_ram_EN_A_INST_0_i_3/O
                         net (fo=5, routed)           0.665    12.230    design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/fifo_rreq/address_V_fu_750_reg[16]
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.124    12.354 r  design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/fifo_rreq/ip_data_ram_EN_A_INST_0_i_1/O
                         net (fo=57, routed)          0.892    13.246    design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/fifo_rreq/ip_data_ram_EN_A_INST_0_i_1_n_0
    SLICE_X97Y135        LUT4 (Prop_lut4_I0_O)        0.124    13.370 f  design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/fifo_rreq/w_from_m_value_30_fu_458[31]_i_6/O
                         net (fo=16, routed)          1.118    14.488    design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/fifo_rreq/w_from_m_value_30_fu_458[31]_i_6_n_0
    SLICE_X107Y133       LUT5 (Prop_lut5_I4_O)        0.124    14.612 r  design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/fifo_rreq/w_from_m_value_22_fu_426[31]_i_3/O
                         net (fo=33, routed)          0.842    15.454    design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/fifo_rreq/w_from_m_value_22_fu_426[31]_i_3_n_0
    SLICE_X106Y132       LUT3 (Prop_lut3_I0_O)        0.124    15.578 r  design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/fifo_rreq/w_from_m_value_22_fu_426[31]_i_1/O
                         net (fo=32, routed)          1.015    16.593    design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U_n_149
    SLICE_X105Y130       FDRE                                         r  design_1_8c_i/multicycle_pipeline_3/inst/w_from_m_value_22_fu_426_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_8c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_8c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_8c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46016, routed)       1.772    12.951    design_1_8c_i/multicycle_pipeline_3/inst/ap_clk
    SLICE_X105Y130       FDRE                                         r  design_1_8c_i/multicycle_pipeline_3/inst/w_from_m_value_22_fu_426_reg[8]/C
                         clock pessimism              0.247    13.198    
                         clock uncertainty           -0.154    13.044    
    SLICE_X105Y130       FDRE (Setup_fdre_C_CE)      -0.205    12.839    design_1_8c_i/multicycle_pipeline_3/inst/w_from_m_value_22_fu_426_reg[8]
  -------------------------------------------------------------------
                         required time                         12.839    
                         arrival time                         -16.593    
  -------------------------------------------------------------------
                         slack                                 -3.754    

Slack (VIOLATED) :        -3.754ns  (required time - arrival time)
  Source:                 design_1_8c_i/multicycle_pipeline_3/inst/ap_enable_reg_pp0_iter3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_8c_i/multicycle_pipeline_3/inst/w_from_m_value_22_fu_426_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.330ns  (logic 2.922ns (21.920%)  route 10.408ns (78.080%))
  Logic Levels:           14  (CARRY4=3 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.951ns = ( 12.951 - 10.000 ) 
    Source Clock Delay      (SCD):    3.263ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_8c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_8c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_8c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46016, routed)       1.969     3.263    design_1_8c_i/multicycle_pipeline_3/inst/ap_clk
    SLICE_X98Y133        FDRE                                         r  design_1_8c_i/multicycle_pipeline_3/inst/ap_enable_reg_pp0_iter3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y133        FDRE (Prop_fdre_C_Q)         0.518     3.781 r  design_1_8c_i/multicycle_pipeline_3/inst/ap_enable_reg_pp0_iter3_reg/Q
                         net (fo=19, routed)          0.831     4.612    design_1_8c_i/multicycle_pipeline_3/inst/ap_enable_reg_pp0_iter3
    SLICE_X100Y134       LUT6 (Prop_lut6_I4_O)        0.124     4.736 f  design_1_8c_i/multicycle_pipeline_3/inst/w_from_m_value_30_fu_458[31]_i_8/O
                         net (fo=16, routed)          1.246     5.982    design_1_8c_i/multicycle_pipeline_3/inst/w_from_m_value_30_fu_458[31]_i_8_n_0
    SLICE_X94Y133        LUT5 (Prop_lut5_I0_O)        0.124     6.106 r  design_1_8c_i/multicycle_pipeline_3/inst/w_from_m_value_10_fu_378[31]_i_4/O
                         net (fo=68, routed)          1.040     7.146    design_1_8c_i/multicycle_pipeline_3/inst/w_from_m_value_10_fu_378[31]_i_4_n_0
    SLICE_X91Y136        LUT6 (Prop_lut6_I0_O)        0.124     7.270 f  design_1_8c_i/multicycle_pipeline_3/inst/e_from_i_rv1_fu_594[9]_i_16/O
                         net (fo=1, routed)           0.753     8.023    design_1_8c_i/multicycle_pipeline_3/inst/e_from_i_rv1_fu_594[9]_i_16_n_0
    SLICE_X94Y136        LUT6 (Prop_lut6_I3_O)        0.124     8.147 f  design_1_8c_i/multicycle_pipeline_3/inst/e_from_i_rv1_fu_594[9]_i_4/O
                         net (fo=1, routed)           0.583     8.731    design_1_8c_i/multicycle_pipeline_3/inst/e_from_i_rv1_fu_594[9]_i_4_n_0
    SLICE_X96Y136        LUT6 (Prop_lut6_I3_O)        0.124     8.855 r  design_1_8c_i/multicycle_pipeline_3/inst/e_from_i_rv1_fu_594[9]_i_1/O
                         net (fo=4, routed)           0.784     9.639    design_1_8c_i/multicycle_pipeline_3/inst/rv1_fu_16409_p34[9]
    SLICE_X92Y135        LUT4 (Prop_lut4_I2_O)        0.124     9.763 r  design_1_8c_i/multicycle_pipeline_3/inst/result2_reg_19253[11]_i_6/O
                         net (fo=1, routed)           0.000     9.763    design_1_8c_i/multicycle_pipeline_3/inst/result2_reg_19253[11]_i_6_n_0
    SLICE_X92Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.296 r  design_1_8c_i/multicycle_pipeline_3/inst/result2_reg_19253_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.296    design_1_8c_i/multicycle_pipeline_3/inst/result2_reg_19253_reg[11]_i_2_n_0
    SLICE_X92Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.413 r  design_1_8c_i/multicycle_pipeline_3/inst/result2_reg_19253_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.413    design_1_8c_i/multicycle_pipeline_3/inst/result2_reg_19253_reg[15]_i_3_n_0
    SLICE_X92Y137        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.632 f  design_1_8c_i/multicycle_pipeline_3/inst/result2_reg_19253_reg[19]_i_3/O[0]
                         net (fo=2, routed)           0.638    11.270    design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/O[0]
    SLICE_X90Y135        LUT6 (Prop_lut6_I3_O)        0.295    11.565 f  design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/ip_data_ram_EN_A_INST_0_i_3/O
                         net (fo=5, routed)           0.665    12.230    design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/fifo_rreq/address_V_fu_750_reg[16]
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.124    12.354 r  design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/fifo_rreq/ip_data_ram_EN_A_INST_0_i_1/O
                         net (fo=57, routed)          0.892    13.246    design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/fifo_rreq/ip_data_ram_EN_A_INST_0_i_1_n_0
    SLICE_X97Y135        LUT4 (Prop_lut4_I0_O)        0.124    13.370 f  design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/fifo_rreq/w_from_m_value_30_fu_458[31]_i_6/O
                         net (fo=16, routed)          1.118    14.488    design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/fifo_rreq/w_from_m_value_30_fu_458[31]_i_6_n_0
    SLICE_X107Y133       LUT5 (Prop_lut5_I4_O)        0.124    14.612 r  design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/fifo_rreq/w_from_m_value_22_fu_426[31]_i_3/O
                         net (fo=33, routed)          0.842    15.454    design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/fifo_rreq/w_from_m_value_22_fu_426[31]_i_3_n_0
    SLICE_X106Y132       LUT3 (Prop_lut3_I0_O)        0.124    15.578 r  design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U/load_unit/fifo_rreq/w_from_m_value_22_fu_426[31]_i_1/O
                         net (fo=32, routed)          1.015    16.593    design_1_8c_i/multicycle_pipeline_3/inst/gmem_m_axi_U_n_149
    SLICE_X105Y130       FDRE                                         r  design_1_8c_i/multicycle_pipeline_3/inst/w_from_m_value_22_fu_426_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_8c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_8c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_8c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46016, routed)       1.772    12.951    design_1_8c_i/multicycle_pipeline_3/inst/ap_clk
    SLICE_X105Y130       FDRE                                         r  design_1_8c_i/multicycle_pipeline_3/inst/w_from_m_value_22_fu_426_reg[9]/C
                         clock pessimism              0.247    13.198    
                         clock uncertainty           -0.154    13.044    
    SLICE_X105Y130       FDRE (Setup_fdre_C_CE)      -0.205    12.839    design_1_8c_i/multicycle_pipeline_3/inst/w_from_m_value_22_fu_426_reg[9]
  -------------------------------------------------------------------
                         required time                         12.839    
                         arrival time                         -16.593    
  -------------------------------------------------------------------
                         slack                                 -3.754    

Slack (VIOLATED) :        -3.716ns  (required time - arrival time)
  Source:                 design_1_8c_i/multicycle_pipeline_6/inst/m_to_w_has_no_dest_V_2_reg_19066_pp0_iter2_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_8c_i/multicycle_pipeline_6/inst/w_from_m_value_3_fu_350_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.289ns  (logic 2.988ns (22.485%)  route 10.301ns (77.515%))
  Logic Levels:           15  (CARRY4=4 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.823ns = ( 12.823 - 10.000 ) 
    Source Clock Delay      (SCD):    3.038ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_8c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_8c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_8c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46016, routed)       1.744     3.038    design_1_8c_i/multicycle_pipeline_6/inst/ap_clk
    SLICE_X9Y30          FDRE                                         r  design_1_8c_i/multicycle_pipeline_6/inst/m_to_w_has_no_dest_V_2_reg_19066_pp0_iter2_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.456     3.494 f  design_1_8c_i/multicycle_pipeline_6/inst/m_to_w_has_no_dest_V_2_reg_19066_pp0_iter2_reg_reg[0]/Q
                         net (fo=2, routed)           0.835     4.329    design_1_8c_i/multicycle_pipeline_6/inst/m_to_w_has_no_dest_V_2_reg_19066_pp0_iter2_reg_reg_n_0_[0]
    SLICE_X10Y29         LUT6 (Prop_lut6_I2_O)        0.124     4.453 f  design_1_8c_i/multicycle_pipeline_6/inst/w_from_m_value_30_fu_458[31]_i_8/O
                         net (fo=16, routed)          1.018     5.471    design_1_8c_i/multicycle_pipeline_6/inst/w_from_m_value_30_fu_458[31]_i_8_n_0
    SLICE_X12Y31         LUT5 (Prop_lut5_I0_O)        0.124     5.595 r  design_1_8c_i/multicycle_pipeline_6/inst/w_from_m_value_10_fu_378[31]_i_4/O
                         net (fo=68, routed)          0.737     6.332    design_1_8c_i/multicycle_pipeline_6/inst/w_from_m_value_10_fu_378[31]_i_4_n_0
    SLICE_X10Y34         LUT6 (Prop_lut6_I4_O)        0.124     6.456 r  design_1_8c_i/multicycle_pipeline_6/inst/e_from_i_rv1_fu_594[6]_i_16/O
                         net (fo=1, routed)           0.658     7.114    design_1_8c_i/multicycle_pipeline_6/inst/e_from_i_rv1_fu_594[6]_i_16_n_0
    SLICE_X10Y32         LUT6 (Prop_lut6_I3_O)        0.124     7.238 r  design_1_8c_i/multicycle_pipeline_6/inst/e_from_i_rv1_fu_594[6]_i_4/O
                         net (fo=1, routed)           1.424     8.662    design_1_8c_i/multicycle_pipeline_6/inst/e_from_i_rv1_fu_594[6]_i_4_n_0
    SLICE_X24Y29         LUT6 (Prop_lut6_I3_O)        0.124     8.786 r  design_1_8c_i/multicycle_pipeline_6/inst/e_from_i_rv1_fu_594[6]_i_1/O
                         net (fo=4, routed)           0.727     9.514    design_1_8c_i/multicycle_pipeline_6/inst/rv1_fu_16409_p34[6]
    SLICE_X28Y27         LUT4 (Prop_lut4_I2_O)        0.124     9.638 r  design_1_8c_i/multicycle_pipeline_6/inst/result2_reg_19253[7]_i_5/O
                         net (fo=1, routed)           0.000     9.638    design_1_8c_i/multicycle_pipeline_6/inst/result2_reg_19253[7]_i_5_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.036 r  design_1_8c_i/multicycle_pipeline_6/inst/result2_reg_19253_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.036    design_1_8c_i/multicycle_pipeline_6/inst/result2_reg_19253_reg[7]_i_2_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.150 r  design_1_8c_i/multicycle_pipeline_6/inst/result2_reg_19253_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.150    design_1_8c_i/multicycle_pipeline_6/inst/result2_reg_19253_reg[11]_i_2_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.264 r  design_1_8c_i/multicycle_pipeline_6/inst/result2_reg_19253_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.264    design_1_8c_i/multicycle_pipeline_6/inst/result2_reg_19253_reg[15]_i_3_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.598 f  design_1_8c_i/multicycle_pipeline_6/inst/result2_reg_19253_reg[19]_i_3/O[1]
                         net (fo=2, routed)           0.608    11.205    design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/O[1]
    SLICE_X28Y34         LUT6 (Prop_lut6_I3_O)        0.303    11.508 f  design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/ip_data_ram_EN_A_INST_0_i_5/O
                         net (fo=2, routed)           0.430    11.938    design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl_n_20
    SLICE_X28Y35         LUT6 (Prop_lut6_I2_O)        0.124    12.062 r  design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/fifo_rreq/ip_data_ram_EN_A_INST_0_i_1/O
                         net (fo=57, routed)          0.932    12.993    design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/fifo_rreq/ip_data_ram_EN_A_INST_0_i_1_n_0
    SLICE_X19Y36         LUT4 (Prop_lut4_I0_O)        0.124    13.117 f  design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/fifo_rreq/w_from_m_value_30_fu_458[31]_i_6/O
                         net (fo=16, routed)          1.191    14.309    design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/fifo_rreq/w_from_m_value_30_fu_458[31]_i_6_n_0
    SLICE_X5Y30          LUT5 (Prop_lut5_I4_O)        0.124    14.433 r  design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/fifo_rreq/w_from_m_value_3_fu_350[31]_i_3/O
                         net (fo=33, routed)          1.102    15.535    design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/fifo_rreq/w_from_m_value_3_fu_350[31]_i_3_n_0
    SLICE_X2Y26          LUT3 (Prop_lut3_I1_O)        0.153    15.688 r  design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/fifo_rreq/w_from_m_value_3_fu_350[18]_i_1/O
                         net (fo=1, routed)           0.639    16.327    design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U_n_716
    SLICE_X1Y26          FDRE                                         r  design_1_8c_i/multicycle_pipeline_6/inst/w_from_m_value_3_fu_350_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_8c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_8c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_8c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46016, routed)       1.644    12.823    design_1_8c_i/multicycle_pipeline_6/inst/ap_clk
    SLICE_X1Y26          FDRE                                         r  design_1_8c_i/multicycle_pipeline_6/inst/w_from_m_value_3_fu_350_reg[18]/C
                         clock pessimism              0.230    13.053    
                         clock uncertainty           -0.154    12.899    
    SLICE_X1Y26          FDRE (Setup_fdre_C_D)       -0.288    12.611    design_1_8c_i/multicycle_pipeline_6/inst/w_from_m_value_3_fu_350_reg[18]
  -------------------------------------------------------------------
                         required time                         12.611    
                         arrival time                         -16.327    
  -------------------------------------------------------------------
                         slack                                 -3.716    

Slack (VIOLATED) :        -3.711ns  (required time - arrival time)
  Source:                 design_1_8c_i/multicycle_pipeline_6/inst/m_to_w_has_no_dest_V_2_reg_19066_pp0_iter2_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_8c_i/blk_mem_gen_6/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.844ns  (logic 2.959ns (23.038%)  route 9.885ns (76.961%))
  Logic Levels:           15  (CARRY4=4 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 12.742 - 10.000 ) 
    Source Clock Delay      (SCD):    3.038ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_8c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_8c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_8c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46016, routed)       1.744     3.038    design_1_8c_i/multicycle_pipeline_6/inst/ap_clk
    SLICE_X9Y30          FDRE                                         r  design_1_8c_i/multicycle_pipeline_6/inst/m_to_w_has_no_dest_V_2_reg_19066_pp0_iter2_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.456     3.494 f  design_1_8c_i/multicycle_pipeline_6/inst/m_to_w_has_no_dest_V_2_reg_19066_pp0_iter2_reg_reg[0]/Q
                         net (fo=2, routed)           0.835     4.329    design_1_8c_i/multicycle_pipeline_6/inst/m_to_w_has_no_dest_V_2_reg_19066_pp0_iter2_reg_reg_n_0_[0]
    SLICE_X10Y29         LUT6 (Prop_lut6_I2_O)        0.124     4.453 f  design_1_8c_i/multicycle_pipeline_6/inst/w_from_m_value_30_fu_458[31]_i_8/O
                         net (fo=16, routed)          1.018     5.471    design_1_8c_i/multicycle_pipeline_6/inst/w_from_m_value_30_fu_458[31]_i_8_n_0
    SLICE_X12Y31         LUT5 (Prop_lut5_I0_O)        0.124     5.595 r  design_1_8c_i/multicycle_pipeline_6/inst/w_from_m_value_10_fu_378[31]_i_4/O
                         net (fo=68, routed)          0.737     6.332    design_1_8c_i/multicycle_pipeline_6/inst/w_from_m_value_10_fu_378[31]_i_4_n_0
    SLICE_X10Y34         LUT6 (Prop_lut6_I4_O)        0.124     6.456 r  design_1_8c_i/multicycle_pipeline_6/inst/e_from_i_rv1_fu_594[6]_i_16/O
                         net (fo=1, routed)           0.658     7.114    design_1_8c_i/multicycle_pipeline_6/inst/e_from_i_rv1_fu_594[6]_i_16_n_0
    SLICE_X10Y32         LUT6 (Prop_lut6_I3_O)        0.124     7.238 r  design_1_8c_i/multicycle_pipeline_6/inst/e_from_i_rv1_fu_594[6]_i_4/O
                         net (fo=1, routed)           1.424     8.662    design_1_8c_i/multicycle_pipeline_6/inst/e_from_i_rv1_fu_594[6]_i_4_n_0
    SLICE_X24Y29         LUT6 (Prop_lut6_I3_O)        0.124     8.786 r  design_1_8c_i/multicycle_pipeline_6/inst/e_from_i_rv1_fu_594[6]_i_1/O
                         net (fo=4, routed)           0.727     9.514    design_1_8c_i/multicycle_pipeline_6/inst/rv1_fu_16409_p34[6]
    SLICE_X28Y27         LUT4 (Prop_lut4_I2_O)        0.124     9.638 r  design_1_8c_i/multicycle_pipeline_6/inst/result2_reg_19253[7]_i_5/O
                         net (fo=1, routed)           0.000     9.638    design_1_8c_i/multicycle_pipeline_6/inst/result2_reg_19253[7]_i_5_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.036 r  design_1_8c_i/multicycle_pipeline_6/inst/result2_reg_19253_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.036    design_1_8c_i/multicycle_pipeline_6/inst/result2_reg_19253_reg[7]_i_2_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.150 r  design_1_8c_i/multicycle_pipeline_6/inst/result2_reg_19253_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.150    design_1_8c_i/multicycle_pipeline_6/inst/result2_reg_19253_reg[11]_i_2_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.264 r  design_1_8c_i/multicycle_pipeline_6/inst/result2_reg_19253_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.264    design_1_8c_i/multicycle_pipeline_6/inst/result2_reg_19253_reg[15]_i_3_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.598 f  design_1_8c_i/multicycle_pipeline_6/inst/result2_reg_19253_reg[19]_i_3/O[1]
                         net (fo=2, routed)           0.608    11.205    design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/O[1]
    SLICE_X28Y34         LUT6 (Prop_lut6_I3_O)        0.303    11.508 f  design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/ip_data_ram_EN_A_INST_0_i_5/O
                         net (fo=2, routed)           0.430    11.938    design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl_n_20
    SLICE_X28Y35         LUT6 (Prop_lut6_I2_O)        0.124    12.062 r  design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/fifo_rreq/ip_data_ram_EN_A_INST_0_i_1/O
                         net (fo=57, routed)          0.715    12.777    design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/fifo_rreq/ip_data_ram_EN_A_INST_0_i_1_n_0
    SLICE_X32Y35         LUT5 (Prop_lut5_I0_O)        0.124    12.901 r  design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/fifo_rreq/r_V_9_reg_19264[12]_i_1/O
                         net (fo=21, routed)          0.570    13.471    design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_is_load_V_reg_18866_reg[0]
    SLICE_X36Y39         LUT3 (Prop_lut3_I0_O)        0.124    13.595 r  design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/fifo_rreq/ip_data_ram_WEN_A[3]_INST_0_i_1/O
                         net (fo=4, routed)           0.504    14.099    design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/fifo_rreq/ip_data_ram_WEN_A[3]_INST_0_i_1_n_0
    SLICE_X45Y41         LUT5 (Prop_lut5_I0_O)        0.124    14.223 r  design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/fifo_rreq/ip_data_ram_WEN_A[1]_INST_0/O
                         net (fo=2, routed)           1.658    15.882    design_1_8c_i/blk_mem_gen_6/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X3Y14         RAMB36E1                                     r  design_1_8c_i/blk_mem_gen_6/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_8c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_8c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_8c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46016, routed)       1.563    12.742    design_1_8c_i/blk_mem_gen_6/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  design_1_8c_i/blk_mem_gen_6/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.115    12.857    
                         clock uncertainty           -0.154    12.703    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    12.171    design_1_8c_i/blk_mem_gen_6/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         12.171    
                         arrival time                         -15.882    
  -------------------------------------------------------------------
                         slack                                 -3.711    

Slack (VIOLATED) :        -3.678ns  (required time - arrival time)
  Source:                 design_1_8c_i/multicycle_pipeline_6/inst/m_to_w_has_no_dest_V_2_reg_19066_pp0_iter2_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_8c_i/multicycle_pipeline_6/inst/w_from_m_value_3_fu_350_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.267ns  (logic 2.985ns (22.500%)  route 10.282ns (77.500%))
  Logic Levels:           15  (CARRY4=4 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.822ns = ( 12.823 - 10.000 ) 
    Source Clock Delay      (SCD):    3.038ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_8c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_8c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_8c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46016, routed)       1.744     3.038    design_1_8c_i/multicycle_pipeline_6/inst/ap_clk
    SLICE_X9Y30          FDRE                                         r  design_1_8c_i/multicycle_pipeline_6/inst/m_to_w_has_no_dest_V_2_reg_19066_pp0_iter2_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.456     3.494 f  design_1_8c_i/multicycle_pipeline_6/inst/m_to_w_has_no_dest_V_2_reg_19066_pp0_iter2_reg_reg[0]/Q
                         net (fo=2, routed)           0.835     4.329    design_1_8c_i/multicycle_pipeline_6/inst/m_to_w_has_no_dest_V_2_reg_19066_pp0_iter2_reg_reg_n_0_[0]
    SLICE_X10Y29         LUT6 (Prop_lut6_I2_O)        0.124     4.453 f  design_1_8c_i/multicycle_pipeline_6/inst/w_from_m_value_30_fu_458[31]_i_8/O
                         net (fo=16, routed)          1.018     5.471    design_1_8c_i/multicycle_pipeline_6/inst/w_from_m_value_30_fu_458[31]_i_8_n_0
    SLICE_X12Y31         LUT5 (Prop_lut5_I0_O)        0.124     5.595 r  design_1_8c_i/multicycle_pipeline_6/inst/w_from_m_value_10_fu_378[31]_i_4/O
                         net (fo=68, routed)          0.737     6.332    design_1_8c_i/multicycle_pipeline_6/inst/w_from_m_value_10_fu_378[31]_i_4_n_0
    SLICE_X10Y34         LUT6 (Prop_lut6_I4_O)        0.124     6.456 r  design_1_8c_i/multicycle_pipeline_6/inst/e_from_i_rv1_fu_594[6]_i_16/O
                         net (fo=1, routed)           0.658     7.114    design_1_8c_i/multicycle_pipeline_6/inst/e_from_i_rv1_fu_594[6]_i_16_n_0
    SLICE_X10Y32         LUT6 (Prop_lut6_I3_O)        0.124     7.238 r  design_1_8c_i/multicycle_pipeline_6/inst/e_from_i_rv1_fu_594[6]_i_4/O
                         net (fo=1, routed)           1.424     8.662    design_1_8c_i/multicycle_pipeline_6/inst/e_from_i_rv1_fu_594[6]_i_4_n_0
    SLICE_X24Y29         LUT6 (Prop_lut6_I3_O)        0.124     8.786 r  design_1_8c_i/multicycle_pipeline_6/inst/e_from_i_rv1_fu_594[6]_i_1/O
                         net (fo=4, routed)           0.727     9.514    design_1_8c_i/multicycle_pipeline_6/inst/rv1_fu_16409_p34[6]
    SLICE_X28Y27         LUT4 (Prop_lut4_I2_O)        0.124     9.638 r  design_1_8c_i/multicycle_pipeline_6/inst/result2_reg_19253[7]_i_5/O
                         net (fo=1, routed)           0.000     9.638    design_1_8c_i/multicycle_pipeline_6/inst/result2_reg_19253[7]_i_5_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.036 r  design_1_8c_i/multicycle_pipeline_6/inst/result2_reg_19253_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.036    design_1_8c_i/multicycle_pipeline_6/inst/result2_reg_19253_reg[7]_i_2_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.150 r  design_1_8c_i/multicycle_pipeline_6/inst/result2_reg_19253_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.150    design_1_8c_i/multicycle_pipeline_6/inst/result2_reg_19253_reg[11]_i_2_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.264 r  design_1_8c_i/multicycle_pipeline_6/inst/result2_reg_19253_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.264    design_1_8c_i/multicycle_pipeline_6/inst/result2_reg_19253_reg[15]_i_3_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.598 f  design_1_8c_i/multicycle_pipeline_6/inst/result2_reg_19253_reg[19]_i_3/O[1]
                         net (fo=2, routed)           0.608    11.205    design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/O[1]
    SLICE_X28Y34         LUT6 (Prop_lut6_I3_O)        0.303    11.508 f  design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/ip_data_ram_EN_A_INST_0_i_5/O
                         net (fo=2, routed)           0.430    11.938    design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl_n_20
    SLICE_X28Y35         LUT6 (Prop_lut6_I2_O)        0.124    12.062 r  design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/fifo_rreq/ip_data_ram_EN_A_INST_0_i_1/O
                         net (fo=57, routed)          0.932    12.993    design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/fifo_rreq/ip_data_ram_EN_A_INST_0_i_1_n_0
    SLICE_X19Y36         LUT4 (Prop_lut4_I0_O)        0.124    13.117 f  design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/fifo_rreq/w_from_m_value_30_fu_458[31]_i_6/O
                         net (fo=16, routed)          1.191    14.309    design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/fifo_rreq/w_from_m_value_30_fu_458[31]_i_6_n_0
    SLICE_X5Y30          LUT5 (Prop_lut5_I4_O)        0.124    14.433 r  design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/fifo_rreq/w_from_m_value_3_fu_350[31]_i_3/O
                         net (fo=33, routed)          1.095    15.528    design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/fifo_rreq/w_from_m_value_3_fu_350[31]_i_3_n_0
    SLICE_X6Y22          LUT3 (Prop_lut3_I1_O)        0.150    15.678 r  design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/fifo_rreq/w_from_m_value_3_fu_350[20]_i_1/O
                         net (fo=1, routed)           0.626    16.305    design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U_n_714
    SLICE_X7Y23          FDRE                                         r  design_1_8c_i/multicycle_pipeline_6/inst/w_from_m_value_3_fu_350_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_8c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_8c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_8c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46016, routed)       1.643    12.823    design_1_8c_i/multicycle_pipeline_6/inst/ap_clk
    SLICE_X7Y23          FDRE                                         r  design_1_8c_i/multicycle_pipeline_6/inst/w_from_m_value_3_fu_350_reg[20]/C
                         clock pessimism              0.230    13.052    
                         clock uncertainty           -0.154    12.898    
    SLICE_X7Y23          FDRE (Setup_fdre_C_D)       -0.271    12.627    design_1_8c_i/multicycle_pipeline_6/inst/w_from_m_value_3_fu_350_reg[20]
  -------------------------------------------------------------------
                         required time                         12.627    
                         arrival time                         -16.305    
  -------------------------------------------------------------------
                         slack                                 -3.678    

Slack (VIOLATED) :        -3.668ns  (required time - arrival time)
  Source:                 design_1_8c_i/multicycle_pipeline_5/inst/m_to_w_has_no_dest_V_2_reg_19066_pp0_iter2_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_8c_i/blk_mem_gen_5/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.832ns  (logic 2.829ns (22.046%)  route 10.003ns (77.954%))
  Logic Levels:           13  (CARRY4=2 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns = ( 12.829 - 10.000 ) 
    Source Clock Delay      (SCD):    3.094ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_8c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_8c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_8c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46016, routed)       1.800     3.094    design_1_8c_i/multicycle_pipeline_5/inst/ap_clk
    SLICE_X96Y39         FDRE                                         r  design_1_8c_i/multicycle_pipeline_5/inst/m_to_w_has_no_dest_V_2_reg_19066_pp0_iter2_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y39         FDRE (Prop_fdre_C_Q)         0.518     3.612 f  design_1_8c_i/multicycle_pipeline_5/inst/m_to_w_has_no_dest_V_2_reg_19066_pp0_iter2_reg_reg[0]/Q
                         net (fo=2, routed)           0.673     4.285    design_1_8c_i/multicycle_pipeline_5/inst/m_to_w_has_no_dest_V_2_reg_19066_pp0_iter2_reg_reg_n_0_[0]
    SLICE_X96Y39         LUT6 (Prop_lut6_I2_O)        0.124     4.409 r  design_1_8c_i/multicycle_pipeline_5/inst/w_from_m_value_29_fu_454[31]_i_7/O
                         net (fo=16, routed)          0.926     5.335    design_1_8c_i/multicycle_pipeline_5/inst/w_from_m_value_29_fu_454[31]_i_7_n_0
    SLICE_X97Y40         LUT5 (Prop_lut5_I0_O)        0.124     5.459 r  design_1_8c_i/multicycle_pipeline_5/inst/w_from_m_value_7_fu_366[31]_i_3/O
                         net (fo=65, routed)          1.195     6.654    design_1_8c_i/multicycle_pipeline_5/inst/w_from_m_value_7_fu_366[31]_i_3_n_0
    SLICE_X98Y45         LUT6 (Prop_lut6_I0_O)        0.124     6.778 r  design_1_8c_i/multicycle_pipeline_5/inst/e_from_i_rv1_fu_594[13]_i_18/O
                         net (fo=1, routed)           0.963     7.740    design_1_8c_i/multicycle_pipeline_5/inst/e_from_i_rv1_fu_594[13]_i_18_n_0
    SLICE_X95Y44         LUT6 (Prop_lut6_I0_O)        0.124     7.864 r  design_1_8c_i/multicycle_pipeline_5/inst/e_from_i_rv1_fu_594[13]_i_5/O
                         net (fo=1, routed)           1.234     9.099    design_1_8c_i/multicycle_pipeline_5/inst/e_from_i_rv1_fu_594[13]_i_5_n_0
    SLICE_X85Y42         LUT6 (Prop_lut6_I5_O)        0.124     9.223 r  design_1_8c_i/multicycle_pipeline_5/inst/e_from_i_rv1_fu_594[13]_i_1/O
                         net (fo=4, routed)           0.558     9.780    design_1_8c_i/multicycle_pipeline_5/inst/rv1_fu_16409_p34[13]
    SLICE_X83Y41         LUT4 (Prop_lut4_I2_O)        0.124     9.904 r  design_1_8c_i/multicycle_pipeline_5/inst/result2_reg_19253[15]_i_6/O
                         net (fo=1, routed)           0.000     9.904    design_1_8c_i/multicycle_pipeline_5/inst/result2_reg_19253[15]_i_6_n_0
    SLICE_X83Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.454 r  design_1_8c_i/multicycle_pipeline_5/inst/result2_reg_19253_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.454    design_1_8c_i/multicycle_pipeline_5/inst/result2_reg_19253_reg[15]_i_3_n_0
    SLICE_X83Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.676 f  design_1_8c_i/multicycle_pipeline_5/inst/result2_reg_19253_reg[19]_i_3/O[0]
                         net (fo=2, routed)           0.326    11.003    design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/O[0]
    SLICE_X84Y41         LUT6 (Prop_lut6_I3_O)        0.299    11.302 f  design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/ip_data_ram_EN_A_INST_0_i_3/O
                         net (fo=5, routed)           0.620    11.921    design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/load_unit/fifo_rreq/address_V_fu_750_reg[16]
    SLICE_X86Y41         LUT6 (Prop_lut6_I0_O)        0.124    12.045 r  design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/load_unit/fifo_rreq/ip_data_ram_EN_A_INST_0_i_1/O
                         net (fo=57, routed)          0.742    12.788    design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/load_unit/fifo_rreq/ip_data_ram_EN_A_INST_0_i_1_n_0
    SLICE_X86Y39         LUT5 (Prop_lut5_I0_O)        0.124    12.912 r  design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/load_unit/fifo_rreq/r_V_9_reg_19264[12]_i_1/O
                         net (fo=21, routed)          0.468    13.379    design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_is_load_V_reg_18866_reg[0]
    SLICE_X86Y38         LUT3 (Prop_lut3_I0_O)        0.124    13.503 r  design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/load_unit/fifo_rreq/ip_data_ram_WEN_A[3]_INST_0_i_1/O
                         net (fo=4, routed)           0.901    14.404    design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/load_unit/fifo_rreq/ip_data_ram_WEN_A[3]_INST_0_i_1_n_0
    SLICE_X95Y41         LUT5 (Prop_lut5_I0_O)        0.124    14.528 r  design_1_8c_i/multicycle_pipeline_5/inst/gmem_m_axi_U/load_unit/fifo_rreq/ip_data_ram_WEN_A[1]_INST_0/O
                         net (fo=2, routed)           1.399    15.926    design_1_8c_i/blk_mem_gen_5/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X5Y11         RAMB36E1                                     r  design_1_8c_i/blk_mem_gen_5/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_8c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_8c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_8c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46016, routed)       1.650    12.829    design_1_8c_i/blk_mem_gen_5/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y11         RAMB36E1                                     r  design_1_8c_i/blk_mem_gen_5/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.115    12.944    
                         clock uncertainty           -0.154    12.790    
    RAMB36_X5Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    12.258    design_1_8c_i/blk_mem_gen_5/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         12.258    
                         arrival time                         -15.926    
  -------------------------------------------------------------------
                         slack                                 -3.668    

Slack (VIOLATED) :        -3.650ns  (required time - arrival time)
  Source:                 design_1_8c_i/multicycle_pipeline_6/inst/m_to_w_has_no_dest_V_2_reg_19066_pp0_iter2_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_8c_i/blk_mem_gen_6/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.793ns  (logic 2.959ns (23.129%)  route 9.834ns (76.871%))
  Logic Levels:           15  (CARRY4=4 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns = ( 12.752 - 10.000 ) 
    Source Clock Delay      (SCD):    3.038ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_8c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_8c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_8c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46016, routed)       1.744     3.038    design_1_8c_i/multicycle_pipeline_6/inst/ap_clk
    SLICE_X9Y30          FDRE                                         r  design_1_8c_i/multicycle_pipeline_6/inst/m_to_w_has_no_dest_V_2_reg_19066_pp0_iter2_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.456     3.494 f  design_1_8c_i/multicycle_pipeline_6/inst/m_to_w_has_no_dest_V_2_reg_19066_pp0_iter2_reg_reg[0]/Q
                         net (fo=2, routed)           0.835     4.329    design_1_8c_i/multicycle_pipeline_6/inst/m_to_w_has_no_dest_V_2_reg_19066_pp0_iter2_reg_reg_n_0_[0]
    SLICE_X10Y29         LUT6 (Prop_lut6_I2_O)        0.124     4.453 f  design_1_8c_i/multicycle_pipeline_6/inst/w_from_m_value_30_fu_458[31]_i_8/O
                         net (fo=16, routed)          1.018     5.471    design_1_8c_i/multicycle_pipeline_6/inst/w_from_m_value_30_fu_458[31]_i_8_n_0
    SLICE_X12Y31         LUT5 (Prop_lut5_I0_O)        0.124     5.595 r  design_1_8c_i/multicycle_pipeline_6/inst/w_from_m_value_10_fu_378[31]_i_4/O
                         net (fo=68, routed)          0.737     6.332    design_1_8c_i/multicycle_pipeline_6/inst/w_from_m_value_10_fu_378[31]_i_4_n_0
    SLICE_X10Y34         LUT6 (Prop_lut6_I4_O)        0.124     6.456 r  design_1_8c_i/multicycle_pipeline_6/inst/e_from_i_rv1_fu_594[6]_i_16/O
                         net (fo=1, routed)           0.658     7.114    design_1_8c_i/multicycle_pipeline_6/inst/e_from_i_rv1_fu_594[6]_i_16_n_0
    SLICE_X10Y32         LUT6 (Prop_lut6_I3_O)        0.124     7.238 r  design_1_8c_i/multicycle_pipeline_6/inst/e_from_i_rv1_fu_594[6]_i_4/O
                         net (fo=1, routed)           1.424     8.662    design_1_8c_i/multicycle_pipeline_6/inst/e_from_i_rv1_fu_594[6]_i_4_n_0
    SLICE_X24Y29         LUT6 (Prop_lut6_I3_O)        0.124     8.786 r  design_1_8c_i/multicycle_pipeline_6/inst/e_from_i_rv1_fu_594[6]_i_1/O
                         net (fo=4, routed)           0.727     9.514    design_1_8c_i/multicycle_pipeline_6/inst/rv1_fu_16409_p34[6]
    SLICE_X28Y27         LUT4 (Prop_lut4_I2_O)        0.124     9.638 r  design_1_8c_i/multicycle_pipeline_6/inst/result2_reg_19253[7]_i_5/O
                         net (fo=1, routed)           0.000     9.638    design_1_8c_i/multicycle_pipeline_6/inst/result2_reg_19253[7]_i_5_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.036 r  design_1_8c_i/multicycle_pipeline_6/inst/result2_reg_19253_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.036    design_1_8c_i/multicycle_pipeline_6/inst/result2_reg_19253_reg[7]_i_2_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.150 r  design_1_8c_i/multicycle_pipeline_6/inst/result2_reg_19253_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.150    design_1_8c_i/multicycle_pipeline_6/inst/result2_reg_19253_reg[11]_i_2_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.264 r  design_1_8c_i/multicycle_pipeline_6/inst/result2_reg_19253_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.264    design_1_8c_i/multicycle_pipeline_6/inst/result2_reg_19253_reg[15]_i_3_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.598 f  design_1_8c_i/multicycle_pipeline_6/inst/result2_reg_19253_reg[19]_i_3/O[1]
                         net (fo=2, routed)           0.608    11.205    design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/O[1]
    SLICE_X28Y34         LUT6 (Prop_lut6_I3_O)        0.303    11.508 f  design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/ip_data_ram_EN_A_INST_0_i_5/O
                         net (fo=2, routed)           0.430    11.938    design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl_n_20
    SLICE_X28Y35         LUT6 (Prop_lut6_I2_O)        0.124    12.062 r  design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/fifo_rreq/ip_data_ram_EN_A_INST_0_i_1/O
                         net (fo=57, routed)          0.715    12.777    design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/fifo_rreq/ip_data_ram_EN_A_INST_0_i_1_n_0
    SLICE_X32Y35         LUT5 (Prop_lut5_I0_O)        0.124    12.901 r  design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/fifo_rreq/r_V_9_reg_19264[12]_i_1/O
                         net (fo=21, routed)          0.570    13.471    design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_is_load_V_reg_18866_reg[0]
    SLICE_X36Y39         LUT3 (Prop_lut3_I0_O)        0.124    13.595 r  design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/fifo_rreq/ip_data_ram_WEN_A[3]_INST_0_i_1/O
                         net (fo=4, routed)           0.533    14.128    design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/fifo_rreq/ip_data_ram_WEN_A[3]_INST_0_i_1_n_0
    SLICE_X36Y38         LUT5 (Prop_lut5_I0_O)        0.124    14.252 r  design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/load_unit/fifo_rreq/ip_data_ram_WEN_A[2]_INST_0/O
                         net (fo=2, routed)           1.579    15.831    design_1_8c_i/blk_mem_gen_6/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X3Y12         RAMB36E1                                     r  design_1_8c_i/blk_mem_gen_6/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_8c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_8c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_8c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46016, routed)       1.573    12.752    design_1_8c_i/blk_mem_gen_6/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  design_1_8c_i/blk_mem_gen_6/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.115    12.867    
                         clock uncertainty           -0.154    12.713    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    12.181    design_1_8c_i/blk_mem_gen_6/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         12.181    
                         arrival time                         -15.831    
  -------------------------------------------------------------------
                         slack                                 -3.650    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 design_1_8c_i/multicycle_pipeline_6/inst/shl_ln90_2_reg_19274_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_8c_i/multicycle_pipeline_6/inst/shl_ln90_2_reg_19274_pp0_iter2_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.615%)  route 0.206ns (59.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_8c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_8c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_8c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46016, routed)       0.553     0.889    design_1_8c_i/multicycle_pipeline_6/inst/ap_clk
    SLICE_X51Y33         FDRE                                         r  design_1_8c_i/multicycle_pipeline_6/inst/shl_ln90_2_reg_19274_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y33         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_1_8c_i/multicycle_pipeline_6/inst/shl_ln90_2_reg_19274_reg[21]/Q
                         net (fo=1, routed)           0.206     1.236    design_1_8c_i/multicycle_pipeline_6/inst/shl_ln90_2_reg_19274[21]
    SLICE_X48Y30         FDRE                                         r  design_1_8c_i/multicycle_pipeline_6/inst/shl_ln90_2_reg_19274_pp0_iter2_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_8c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_8c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_8c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46016, routed)       0.819     1.185    design_1_8c_i/multicycle_pipeline_6/inst/ap_clk
    SLICE_X48Y30         FDRE                                         r  design_1_8c_i/multicycle_pipeline_6/inst/shl_ln90_2_reg_19274_pp0_iter2_reg_reg[21]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X48Y30         FDRE (Hold_fdre_C_D)         0.070     1.220    design_1_8c_i/multicycle_pipeline_6/inst/shl_ln90_2_reg_19274_pp0_iter2_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 design_1_8c_i/multicycle_pipeline_1/inst/gmem_addr_2_reg_19295_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][52]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.491%)  route 0.206ns (52.509%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_8c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_8c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_8c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46016, routed)       0.551     0.887    design_1_8c_i/multicycle_pipeline_1/inst/ap_clk
    SLICE_X48Y22         FDRE                                         r  design_1_8c_i/multicycle_pipeline_1/inst/gmem_addr_2_reg_19295_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y22         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_1_8c_i/multicycle_pipeline_1/inst/gmem_addr_2_reg_19295_reg[52]/Q
                         net (fo=1, routed)           0.053     1.080    design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/dout_reg[61]_2[52]
    SLICE_X49Y22         LUT5 (Prop_lut5_I4_O)        0.045     1.125 r  design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][52]_srl4_i_1/O
                         net (fo=1, routed)           0.153     1.278    design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][52]_srl4_i_1_n_0
    SLICE_X50Y21         SRL16E                                       r  design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][52]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_8c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_8c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_8c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46016, routed)       0.813     1.179    design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/ap_clk
    SLICE_X50Y21         SRL16E                                       r  design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][52]_srl4/CLK
                         clock pessimism             -0.035     1.144    
    SLICE_X50Y21         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.261    design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][52]_srl4
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_8c_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.444%)  route 0.199ns (58.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_8c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_8c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_8c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46016, routed)       0.583     0.919    design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_req/ap_clk
    SLICE_X81Y53         FDRE                                         r  design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y53         FDRE (Prop_fdre_C_Q)         0.141     1.060 r  design_1_8c_i/multicycle_pipeline_2/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[52]/Q
                         net (fo=2, routed)           0.199     1.259    design_1_8c_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awaddr[52]
    SLICE_X77Y49         FDRE                                         r  design_1_8c_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_8c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_8c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_8c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46016, routed)       0.858     1.224    design_1_8c_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X77Y49         FDRE                                         r  design_1_8c_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[52]/C
                         clock pessimism             -0.030     1.194    
    SLICE_X77Y49         FDRE (Hold_fdre_C_D)         0.047     1.241    design_1_8c_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[52]
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 design_1_8c_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_8c_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.148%)  route 0.200ns (51.852%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_8c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_8c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_8c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46016, routed)       0.553     0.889    design_1_8c_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X52Y50         FDRE                                         r  design_1_8c_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y50         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_1_8c_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[25]/Q
                         net (fo=1, routed)           0.200     1.230    design_1_8c_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg_n_0_[25]
    SLICE_X52Y48         LUT3 (Prop_lut3_I1_O)        0.045     1.275 r  design_1_8c_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[25]_i_1/O
                         net (fo=1, routed)           0.000     1.275    design_1_8c_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[25]
    SLICE_X52Y48         FDRE                                         r  design_1_8c_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_8c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_8c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_8c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46016, routed)       0.826     1.192    design_1_8c_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X52Y48         FDRE                                         r  design_1_8c_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/C
                         clock pessimism             -0.030     1.162    
    SLICE_X52Y48         FDRE (Hold_fdre_C_D)         0.092     1.254    design_1_8c_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_8c_i/multicycle_pipeline_7/inst/m_to_w_result_reg_19143_pp0_iter2_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_8c_i/multicycle_pipeline_7/inst/m_to_w_result_reg_19143_pp0_iter3_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.213%)  route 0.210ns (59.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_8c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_8c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_8c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46016, routed)       0.554     0.890    design_1_8c_i/multicycle_pipeline_7/inst/ap_clk
    SLICE_X49Y57         FDRE                                         r  design_1_8c_i/multicycle_pipeline_7/inst/m_to_w_result_reg_19143_pp0_iter2_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_8c_i/multicycle_pipeline_7/inst/m_to_w_result_reg_19143_pp0_iter2_reg_reg[5]/Q
                         net (fo=2, routed)           0.210     1.240    design_1_8c_i/multicycle_pipeline_7/inst/m_to_w_result_reg_19143_pp0_iter2_reg[5]
    SLICE_X52Y59         FDRE                                         r  design_1_8c_i/multicycle_pipeline_7/inst/m_to_w_result_reg_19143_pp0_iter3_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_8c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_8c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_8c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46016, routed)       0.819     1.185    design_1_8c_i/multicycle_pipeline_7/inst/ap_clk
    SLICE_X52Y59         FDRE                                         r  design_1_8c_i/multicycle_pipeline_7/inst/m_to_w_result_reg_19143_pp0_iter3_reg_reg[5]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X52Y59         FDRE (Hold_fdre_C_D)         0.066     1.216    design_1_8c_i/multicycle_pipeline_7/inst/m_to_w_result_reg_19143_pp0_iter3_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.240    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][58]_srl15/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.164ns (41.831%)  route 0.228ns (58.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_8c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_8c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_8c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46016, routed)       0.583     0.919    design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/bus_write/ap_clk
    SLICE_X54Y49         FDRE                                         r  design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDRE (Prop_fdre_C_Q)         0.164     1.083 r  design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[58]/Q
                         net (fo=2, routed)           0.228     1.311    design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/in[56]
    SLICE_X58Y52         SRL16E                                       r  design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][58]_srl15/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_8c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_8c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_8c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46016, routed)       0.848     1.214    design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/ap_clk
    SLICE_X58Y52         SRL16E                                       r  design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][58]_srl15/CLK
                         clock pessimism             -0.030     1.184    
    SLICE_X58Y52         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.286    design_1_8c_i/multicycle_pipeline_6/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][58]_srl15
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 design_1_8c_i/multicycle_pipeline_5/inst/ap_phi_reg_pp0_iter0_pc_V_reg_1728_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_8c_i/multicycle_pipeline_5/inst/pc_V_2_fu_646_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.153%)  route 0.208ns (52.847%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    0.945ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_8c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_8c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_8c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46016, routed)       0.609     0.945    design_1_8c_i/multicycle_pipeline_5/inst/ap_clk
    SLICE_X99Y50         FDRE                                         r  design_1_8c_i/multicycle_pipeline_5/inst/ap_phi_reg_pp0_iter0_pc_V_reg_1728_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y50         FDRE (Prop_fdre_C_Q)         0.141     1.086 r  design_1_8c_i/multicycle_pipeline_5/inst/ap_phi_reg_pp0_iter0_pc_V_reg_1728_reg[10]/Q
                         net (fo=2, routed)           0.208     1.294    design_1_8c_i/multicycle_pipeline_5/inst/ap_phi_reg_pp0_iter0_pc_V_reg_1728[10]
    SLICE_X99Y49         LUT4 (Prop_lut4_I0_O)        0.045     1.339 r  design_1_8c_i/multicycle_pipeline_5/inst/pc_V_2_fu_646[10]_i_1/O
                         net (fo=1, routed)           0.000     1.339    design_1_8c_i/multicycle_pipeline_5/inst/ap_phi_mux_pc_V_phi_fu_1731_p8[10]
    SLICE_X99Y49         FDRE                                         r  design_1_8c_i/multicycle_pipeline_5/inst/pc_V_2_fu_646_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_8c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_8c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_8c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46016, routed)       0.884     1.250    design_1_8c_i/multicycle_pipeline_5/inst/ap_clk
    SLICE_X99Y49         FDRE                                         r  design_1_8c_i/multicycle_pipeline_5/inst/pc_V_2_fu_646_reg[10]/C
                         clock pessimism             -0.030     1.220    
    SLICE_X99Y49         FDRE (Hold_fdre_C_D)         0.092     1.312    design_1_8c_i/multicycle_pipeline_5/inst/pc_V_2_fu_646_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.312    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/tmp_addr_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.164ns (47.726%)  route 0.180ns (52.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_8c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_8c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_8c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46016, routed)       0.552     0.888    design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/ap_clk
    SLICE_X46Y22         FDRE                                         r  design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y22         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[50]/Q
                         net (fo=1, routed)           0.180     1.231    design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq_n_1190
    SLICE_X50Y23         FDRE                                         r  design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/tmp_addr_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_8c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_8c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_8c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46016, routed)       0.810     1.176    design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/ap_clk
    SLICE_X50Y23         FDRE                                         r  design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/tmp_addr_reg[52]/C
                         clock pessimism             -0.035     1.141    
    SLICE_X50Y23         FDRE (Hold_fdre_C_D)         0.063     1.204    design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/tmp_addr_reg[52]
  -------------------------------------------------------------------
                         required time                         -1.204    
                         arrival time                           1.231    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/tmp_addr_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.405%)  route 0.217ns (60.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_8c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_8c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_8c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46016, routed)       0.556     0.891    design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/ap_clk
    SLICE_X49Y16         FDRE                                         r  design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/tmp_addr_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/tmp_addr_reg[29]/Q
                         net (fo=2, routed)           0.217     1.249    design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[67]_0[27]
    SLICE_X51Y14         FDRE                                         r  design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_8c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_8c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_8c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46016, routed)       0.820     1.186    design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_read/rs_rreq/ap_clk
    SLICE_X51Y14         FDRE                                         r  design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[29]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X51Y14         FDRE (Hold_fdre_C_D)         0.071     1.222    design_1_8c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_8c_i/multicycle_pipeline_5/inst/i_safe_pc_V_fu_538_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_8c_i/multicycle_pipeline_5/inst/pc_V_2_fu_646_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.186ns (46.513%)  route 0.214ns (53.487%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.945ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_8c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_8c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_8c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46016, routed)       0.609     0.945    design_1_8c_i/multicycle_pipeline_5/inst/ap_clk
    SLICE_X103Y51        FDRE                                         r  design_1_8c_i/multicycle_pipeline_5/inst/i_safe_pc_V_fu_538_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y51        FDRE (Prop_fdre_C_Q)         0.141     1.086 r  design_1_8c_i/multicycle_pipeline_5/inst/i_safe_pc_V_fu_538_reg[0]/Q
                         net (fo=2, routed)           0.214     1.299    design_1_8c_i/multicycle_pipeline_5/inst/i_safe_pc_V_fu_538[0]
    SLICE_X105Y48        LUT4 (Prop_lut4_I3_O)        0.045     1.344 r  design_1_8c_i/multicycle_pipeline_5/inst/pc_V_2_fu_646[0]_i_1/O
                         net (fo=1, routed)           0.000     1.344    design_1_8c_i/multicycle_pipeline_5/inst/ap_phi_mux_pc_V_phi_fu_1731_p8[0]
    SLICE_X105Y48        FDRE                                         r  design_1_8c_i/multicycle_pipeline_5/inst/pc_V_2_fu_646_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_8c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_8c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_8c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46016, routed)       0.885     1.251    design_1_8c_i/multicycle_pipeline_5/inst/ap_clk
    SLICE_X105Y48        FDRE                                         r  design_1_8c_i/multicycle_pipeline_5/inst/pc_V_2_fu_646_reg[0]/C
                         clock pessimism             -0.030     1.221    
    SLICE_X105Y48        FDRE (Hold_fdre_C_D)         0.092     1.313    design_1_8c_i/multicycle_pipeline_5/inst/pc_V_2_fu_646_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.313    
                         arrival time                           1.344    
  -------------------------------------------------------------------
                         slack                                  0.032    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_8c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y24   design_1_8c_i/multicycle_pipeline_0/inst/control_s_axi_U/int_ip_code_ram/mem_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y25   design_1_8c_i/multicycle_pipeline_0/inst/control_s_axi_U/int_ip_code_ram/mem_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y27   design_1_8c_i/multicycle_pipeline_0/inst/control_s_axi_U/int_ip_code_ram/mem_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y25   design_1_8c_i/multicycle_pipeline_0/inst/control_s_axi_U/int_ip_code_ram/mem_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y29   design_1_8c_i/multicycle_pipeline_0/inst/control_s_axi_U/int_ip_code_ram/mem_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y28   design_1_8c_i/multicycle_pipeline_0/inst/control_s_axi_U/int_ip_code_ram/mem_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y23   design_1_8c_i/multicycle_pipeline_0/inst/control_s_axi_U/int_ip_code_ram/mem_reg_3_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y23   design_1_8c_i/multicycle_pipeline_0/inst/control_s_axi_U/int_ip_code_ram/mem_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y58   design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y58   design_1_8c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg/CLKBWRCLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X54Y116  design_1_8c_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X54Y116  design_1_8c_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X58Y116  design_1_8c_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X58Y116  design_1_8c_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X50Y116  design_1_8c_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X50Y116  design_1_8c_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X50Y116  design_1_8c_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X50Y116  design_1_8c_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X50Y116  design_1_8c_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X50Y116  design_1_8c_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X54Y116  design_1_8c_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X54Y116  design_1_8c_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X58Y116  design_1_8c_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X58Y116  design_1_8c_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X50Y116  design_1_8c_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X50Y116  design_1_8c_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X50Y116  design_1_8c_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X50Y116  design_1_8c_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X50Y116  design_1_8c_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X50Y116  design_1_8c_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_8c_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_8c_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.739ns  (logic 0.124ns (7.130%)  route 1.615ns (92.869%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_8c_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.179     1.179    design_1_8c_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X27Y100        LUT1 (Prop_lut1_I0_O)        0.124     1.303 r  design_1_8c_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.436     1.739    design_1_8c_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X27Y102        FDRE                                         r  design_1_8c_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_8c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_8c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_8c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46016, routed)       1.696     2.875    design_1_8c_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X27Y102        FDRE                                         r  design_1_8c_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_8c_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_8c_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.626ns  (logic 0.045ns (7.188%)  route 0.581ns (92.812%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_8c_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.420     0.420    design_1_8c_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X27Y100        LUT1 (Prop_lut1_I0_O)        0.045     0.465 r  design_1_8c_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.161     0.626    design_1_8c_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X27Y102        FDRE                                         r  design_1_8c_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_8c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_8c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_8c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46016, routed)       0.930     1.296    design_1_8c_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X27Y102        FDRE                                         r  design_1_8c_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





