// Seed: 3678613559
module module_0 #(
    parameter id_2 = 32'd19,
    parameter id_4 = 32'd60,
    parameter id_5 = 32'd50
) (
    id_1,
    _id_2,
    id_3,
    _id_4
);
  input wire _id_4;
  output wire id_3;
  inout wire _id_2;
  output wire id_1;
  wire  _id_5;
  logic id_6 = id_6;
  assign id_6 = -1 << id_4;
  wire id_7;
  wire [id_4 : (  id_2  )  -  id_5] id_8;
endmodule
module module_0 #(
    parameter id_12 = 32'd77,
    parameter id_14 = 32'd85,
    parameter id_21 = 32'd36,
    parameter id_33 = 32'd4
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    _id_12,
    id_13,
    _id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    _id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    module_1,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32
);
  inout wire id_32;
  inout wire id_31;
  input wire id_30;
  output wire id_29;
  output wire id_28;
  output wire id_27;
  input wire id_26;
  output wire id_25;
  inout wire id_24;
  output wire id_23;
  inout wire id_22;
  input wire _id_21;
  input wire id_20;
  inout wire id_19;
  inout wire id_18;
  output wire id_17;
  input wire id_16;
  inout wire id_15;
  input wire _id_14;
  inout wire id_13;
  input wire _id_12;
  output wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  output logic [7:0] id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_2 = id_13;
  parameter id_33 = -1;
  wire [id_12  &&  -  id_21  +  1  &  -1 : -1  !=  1] id_34;
  assign id_23 = id_12;
  logic [-1  <=  id_14 : -1] id_35;
  ;
  module_0 modCall_1 (
      id_6,
      id_33,
      id_5,
      id_33
  );
  logic id_36;
  ;
  assign id_7[1] = 1;
  assign id_23   = 1;
  defparam id_33.id_33 = 1 == id_33; defparam id_33.id_33 = id_33;
endmodule
