Release 13.2 - par O.61xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Thu Nov 29 19:17:49 2012

All signals are completely routed.

WARNING:ParHelpers:361 - There are 8 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   Sw0_IBUF
   Sw1_IBUF
   Sw2_IBUF
   Sw3_IBUF
   Sw4_IBUF
   Sw5_IBUF
   Sw6_IBUF
   Sw7_IBUF


