INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'ubuntu' on host 'ubuntu2004.linuxvmimages.local' (Linux_x86_64 version 5.15.0-101-generic) on Mon Mar 25 12:39:47 EDT 2024
INFO: [HLS 200-10] On os Ubuntu 20.04.4 LTS
INFO: [HLS 200-10] In directory '/home/ubuntu/Desktop/Vic_PQC_Falcon'
Sourcing Tcl script '/home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/csynth.tcl'
INFO: [HLS 200-1510] Running: source /home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1/csynth.tcl
INFO: [HLS 200-1510] Running: open_project falcon_hls_clean 
INFO: [HLS 200-10] Opening project '/home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean'.
INFO: [HLS 200-1510] Running: set_top mq_iNTT 
INFO: [HLS 200-1510] Running: add_files hls_source/codec.c 
INFO: [HLS 200-10] Adding design file 'hls_source/codec.c' to the project
INFO: [HLS 200-1510] Running: add_files hls_source/common.c 
INFO: [HLS 200-10] Adding design file 'hls_source/common.c' to the project
INFO: [HLS 200-1510] Running: add_files hls_source/fft.c 
INFO: [HLS 200-10] Adding design file 'hls_source/fft.c' to the project
INFO: [HLS 200-1510] Running: add_files hls_source/fpr.c 
INFO: [HLS 200-10] Adding design file 'hls_source/fpr.c' to the project
INFO: [HLS 200-1510] Running: add_files hls_source/header.h 
INFO: [HLS 200-10] Adding design file 'hls_source/header.h' to the project
INFO: [HLS 200-1510] Running: add_files hls_source/keygen.c 
INFO: [HLS 200-10] Adding design file 'hls_source/keygen.c' to the project
INFO: [HLS 200-1510] Running: add_files hls_source/my_intt.c 
INFO: [HLS 200-10] Adding design file 'hls_source/my_intt.c' to the project
INFO: [HLS 200-1510] Running: add_files hls_source/my_ntt.c 
INFO: [HLS 200-10] Adding design file 'hls_source/my_ntt.c' to the project
INFO: [HLS 200-1510] Running: add_files hls_source/rng.c 
INFO: [HLS 200-10] Adding design file 'hls_source/rng.c' to the project
INFO: [HLS 200-1510] Running: add_files hls_source/shake.c 
INFO: [HLS 200-10] Adding design file 'hls_source/shake.c' to the project
INFO: [HLS 200-1510] Running: add_files hls_source/sign.c 
INFO: [HLS 200-10] Adding design file 'hls_source/sign.c' to the project
INFO: [HLS 200-1510] Running: add_files hls_source/vrfy.c 
INFO: [HLS 200-10] Adding design file 'hls_source/vrfy.c' to the project
INFO: [HLS 200-1510] Running: add_files -tb hls_source/tb.c 
INFO: [HLS 200-10] Adding test bench file 'hls_source/tb.c' to the project
INFO: [HLS 200-1510] Running: add_files -tb hls_source/tb_data.h 
INFO: [HLS 200-10] Adding test bench file 'hls_source/tb_data.h' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution '/home/ubuntu/Desktop/Vic_PQC_Falcon/falcon_hls_clean/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-10] Analyzing design file 'hls_source/vrfy.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hls_source/sign.c' ... 
WARNING: [HLS 207-4051] assigning to 'double *' from 'const fpr *' (aka 'const double *') discards qualifiers (hls_source/sign.c:317:11)
WARNING: [HLS 207-4051] initializing 'fpr *' (aka 'double *') with an expression of type 'const fpr *' (aka 'const double *') discards qualifiers (hls_source/sign.c:356:10)
WARNING: [HLS 207-4051] initializing 'double *' with an expression of type 'const fpr *' (aka 'const double *') discards qualifiers (hls_source/sign.c:512:12)
WARNING: [HLS 207-5176] sizeof on array function parameter will return size of 'uint8_t *' (aka 'unsigned char *') instead of 'uint8_t [50]' (hls_source/sign.c:1905:38)
INFO: [HLS 207-62] declared here (hls_source/sign.c:1889:87)
WARNING: [HLS 207-5292] unused parameter 'logn' (hls_source/sign.c:859:56)
WARNING: [HLS 207-5292] unused parameter 'logn' (hls_source/sign.c:994:72)
WARNING: [HLS 207-5292] unused parameter 'tmp2' (hls_source/sign.c:1956:46)
INFO: [HLS 200-10] Analyzing design file 'hls_source/shake.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hls_source/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hls_source/my_ntt.c' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (hls_source/my_ntt.c:144:9)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file hls_source/my_ntt.c
Resolution: For help on HLS 200-471 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-471.html
INFO: [HLS 200-10] Analyzing design file 'hls_source/my_intt.c' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (hls_source/my_intt.c:146:9)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 214-169] There are a total of 7 such instances of non-canonical statements in the dataflow region (hls_source/my_intt.c:146:9)
Resolution: For help on HLS 214-169 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-169.html
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file hls_source/my_intt.c
Resolution: For help on HLS 200-471 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-471.html
INFO: [HLS 200-10] Analyzing design file 'hls_source/keygen.c' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (hls_source/keygen.c:1006:9)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (hls_source/keygen.c:1288:9)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 214-169] There are a total of 8 such instances of non-canonical statements in the dataflow region (hls_source/keygen.c:1288:9)
Resolution: For help on HLS 214-169 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-169.html
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file hls_source/keygen.c
Resolution: For help on HLS 200-471 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-471.html
WARNING: [HLS 207-5292] unused parameter 'logn' (hls_source/keygen.c:1257:102)
INFO: [HLS 200-10] Analyzing design file 'hls_source/fpr.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hls_source/fft.c' ... 
WARNING: [HLS 207-5286] expression result unused (hls_source/fft.c:1046:8)
WARNING: [HLS 207-5286] expression result unused (hls_source/fft.c:1080:8)
WARNING: [HLS 207-5286] expression result unused (hls_source/fft.c:1114:8)
WARNING: [HLS 207-5286] expression result unused (hls_source/fft.c:1148:8)
WARNING: [HLS 207-5286] expression result unused (hls_source/fft.c:1182:8)
WARNING: [HLS 207-5286] expression result unused (hls_source/fft.c:1216:8)
WARNING: [HLS 207-5286] expression result unused (hls_source/fft.c:1250:8)
WARNING: [HLS 207-5286] expression result unused (hls_source/fft.c:1284:8)
WARNING: [HLS 207-5286] expression result unused (hls_source/fft.c:1318:8)
WARNING: [HLS 207-5286] expression result unused (hls_source/fft.c:1352:8)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (hls_source/fft.c:606:9)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (hls_source/fft.c:907:9)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 214-169] There are a total of 4 such instances of non-canonical statements in the dataflow region (hls_source/fft.c:907:9)
Resolution: For help on HLS 214-169 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-169.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (hls_source/fft.c:1029:9)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (hls_source/fft.c:1414:9)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 214-169] There are a total of 7 such instances of non-canonical statements in the dataflow region (hls_source/fft.c:1414:9)
Resolution: For help on HLS 214-169 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-169.html
WARNING: [HLS 200-471] Dataflow form checks found 6 issue(s) in file hls_source/fft.c
Resolution: For help on HLS 200-471 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-471.html
WARNING: [HLS 207-5286] expression result unused (hls_source/fft.c:1046:27)
WARNING: [HLS 207-5286] expression result unused (hls_source/fft.c:1080:27)
WARNING: [HLS 207-5286] expression result unused (hls_source/fft.c:1114:27)
WARNING: [HLS 207-5286] expression result unused (hls_source/fft.c:1148:27)
WARNING: [HLS 207-5286] expression result unused (hls_source/fft.c:1182:27)
WARNING: [HLS 207-5286] expression result unused (hls_source/fft.c:1216:28)
WARNING: [HLS 207-5286] expression result unused (hls_source/fft.c:1250:28)
WARNING: [HLS 207-5286] expression result unused (hls_source/fft.c:1284:28)
WARNING: [HLS 207-5286] expression result unused (hls_source/fft.c:1318:28)
WARNING: [HLS 207-5286] expression result unused (hls_source/fft.c:1352:28)
INFO: [HLS 200-10] Analyzing design file 'hls_source/common.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hls_source/codec.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.33 seconds. CPU system time: 2.83 seconds. Elapsed time: 11.22 seconds; current allocated memory: 466.762 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.03 seconds. CPU system time: 0.42 seconds. Elapsed time: 4.53 seconds; current allocated memory: 467.586 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 467.594 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 468.605 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 468.836 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_165_3' (hls_source/my_intt.c:160) in function 'mq_iNTT' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_194_4' (hls_source/my_intt.c:196) in function 'mq_iNTT' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_199_5' (hls_source/my_intt.c:201) in function 'mq_iNTT' automatically.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'mq_iNTT' (hls_source/my_intt.c:139)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
Resolution: For help on HLS 200-786 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-786.html
INFO: [XFORM 203-712] Applying dataflow to function 'mq_iNTT' (hls_source/my_intt.c:139), detected/extracted 3 process function(s): 
	 'entry_proc'
	 'Block_entry47_proc'
	 'Loop_VITIS_LOOP_154_1_proc'.
INFO: [XFORM 203-11] Balancing expressions in function 'Loop_VITIS_LOOP_154_1_proc' (hls_source/my_intt.c:148:21)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 491.883 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_159_2' (hls_source/my_intt.c:155:18) in function 'Loop_VITIS_LOOP_154_1_proc' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_154_1' (hls_source/my_intt.c:157:10) in function 'Loop_VITIS_LOOP_154_1_proc' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html
WARNING: [HLS 200-1449] Process Loop_VITIS_LOOP_154_1_proc has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 540.004 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mq_iNTT' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.09 seconds; current allocated memory: 540.316 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 540.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry47_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 540.547 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 540.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_165_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=tmp1_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln183) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp1_4) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_165_3'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_165_3' (loop 'VITIS_LOOP_165_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response operation ('gmem0_addr_resp', hls_source/my_intt.c:173) on port 'gmem0' (hls_source/my_intt.c:173) and bus request operation ('u_req', hls_source/my_intt.c:168) on port 'gmem0' (hls_source/my_intt.c:168).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_165_3' (loop 'VITIS_LOOP_165_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response operation ('gmem0_addr_resp', hls_source/my_intt.c:173) on port 'gmem0' (hls_source/my_intt.c:173) and bus request operation ('u_req', hls_source/my_intt.c:168) on port 'gmem0' (hls_source/my_intt.c:168).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_165_3' (loop 'VITIS_LOOP_165_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response operation ('gmem0_addr_resp', hls_source/my_intt.c:173) on port 'gmem0' (hls_source/my_intt.c:173) and bus request operation ('u_req', hls_source/my_intt.c:168) on port 'gmem0' (hls_source/my_intt.c:168).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_165_3' (loop 'VITIS_LOOP_165_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response operation ('gmem0_addr_resp', hls_source/my_intt.c:173) on port 'gmem0' (hls_source/my_intt.c:173) and bus request operation ('u_req', hls_source/my_intt.c:168) on port 'gmem0' (hls_source/my_intt.c:168).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_165_3' (loop 'VITIS_LOOP_165_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between bus response operation ('gmem0_addr_1_resp', hls_source/my_intt.c:187) on port 'gmem0' (hls_source/my_intt.c:187) and bus request operation ('u_req', hls_source/my_intt.c:168) on port 'gmem0' (hls_source/my_intt.c:168).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_165_3' (loop 'VITIS_LOOP_165_3'): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1) between bus response operation ('gmem0_addr_1_resp', hls_source/my_intt.c:187) on port 'gmem0' (hls_source/my_intt.c:187) and bus request operation ('u_req', hls_source/my_intt.c:168) on port 'gmem0' (hls_source/my_intt.c:168).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_165_3' (loop 'VITIS_LOOP_165_3'): Unable to enforce a carried dependence constraint (II = 24, distance = 1, offset = 1) between bus response operation ('gmem0_addr_1_resp', hls_source/my_intt.c:187) on port 'gmem0' (hls_source/my_intt.c:187) and bus request operation ('u_req', hls_source/my_intt.c:168) on port 'gmem0' (hls_source/my_intt.c:168).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 25, Depth = 27, loop 'VITIS_LOOP_165_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 542.004 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 542.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_194_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_194_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_194_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 542.371 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 542.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_199_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=tmp1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln202) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_199_5'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_199_5' (loop 'VITIS_LOOP_199_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response operation ('gmem0_addr_2_resp', hls_source/my_intt.c:206) on port 'gmem0' (hls_source/my_intt.c:206) and bus request operation ('gmem0_load_req', hls_source/my_intt.c:201) on port 'gmem0' (hls_source/my_intt.c:201).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_199_5' (loop 'VITIS_LOOP_199_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response operation ('gmem0_addr_2_resp', hls_source/my_intt.c:206) on port 'gmem0' (hls_source/my_intt.c:206) and bus request operation ('gmem0_load_req', hls_source/my_intt.c:201) on port 'gmem0' (hls_source/my_intt.c:201).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_199_5' (loop 'VITIS_LOOP_199_5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response operation ('gmem0_addr_2_resp', hls_source/my_intt.c:206) on port 'gmem0' (hls_source/my_intt.c:206) and bus request operation ('gmem0_load_req', hls_source/my_intt.c:201) on port 'gmem0' (hls_source/my_intt.c:201).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_199_5' (loop 'VITIS_LOOP_199_5'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response operation ('gmem0_addr_2_resp', hls_source/my_intt.c:206) on port 'gmem0' (hls_source/my_intt.c:206) and bus request operation ('gmem0_load_req', hls_source/my_intt.c:201) on port 'gmem0' (hls_source/my_intt.c:201).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_199_5' (loop 'VITIS_LOOP_199_5'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between bus response operation ('gmem0_addr_2_resp', hls_source/my_intt.c:206) on port 'gmem0' (hls_source/my_intt.c:206) and bus request operation ('gmem0_load_req', hls_source/my_intt.c:201) on port 'gmem0' (hls_source/my_intt.c:201).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_199_5' (loop 'VITIS_LOOP_199_5'): Unable to enforce a carried dependence constraint (II = 20, distance = 1, offset = 1) between bus response operation ('gmem0_addr_2_resp', hls_source/my_intt.c:206) on port 'gmem0' (hls_source/my_intt.c:206) and bus request operation ('gmem0_load_req', hls_source/my_intt.c:201) on port 'gmem0' (hls_source/my_intt.c:201).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 21, Depth = 23, loop 'VITIS_LOOP_199_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 542.902 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 542.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_VITIS_LOOP_154_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 543.312 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 543.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mq_iNTT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 543.695 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 543.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 543.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry47_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry47_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 543.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_165_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_165_3' pipeline 'VITIS_LOOP_165_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'am_addmul_15s_17s_14ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_14ns_32s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_14ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_165_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 545.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_194_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_194_4' pipeline 'VITIS_LOOP_194_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_194_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 546.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_199_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_199_5' pipeline 'VITIS_LOOP_199_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_14ns_32ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_14ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_199_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 548.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_VITIS_LOOP_154_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_VITIS_LOOP_154_1_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 550.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mq_iNTT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mq_iNTT/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mq_iNTT/a' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mq_iNTT/logn' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mq_iNTT' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'a', 'logn' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mq_iNTT'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 552.387 MB.
INFO: [RTMG 210-279] Implementing memory 'mq_iNTT_Loop_VITIS_LOOP_154_1_proc_iGMb_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'a_c_U(mq_iNTT_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'm_6_loc_channel_U(mq_iNTT_fifo_w64_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.89 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.98 seconds; current allocated memory: 556.312 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 566.539 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mq_iNTT.
INFO: [VLOG 209-307] Generating Verilog RTL for mq_iNTT.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 14.48 seconds. CPU system time: 3.45 seconds. Elapsed time: 19.77 seconds; current allocated memory: -929.730 MB.
INFO: [HLS 200-112] Total CPU user time: 17.09 seconds. Total CPU system time: 4.13 seconds. Total elapsed time: 22.18 seconds; peak allocated memory: 1.462 GB.
