-- Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, the Altera Quartus II License Agreement,
-- the Altera MegaCore Function License Agreement, or other 
-- applicable license agreement, including, without limitation, 
-- that your use is for the sole purpose of programming logic 
-- devices manufactured by Altera and sold by Altera or its 
-- authorized distributors.  Please refer to the applicable 
-- agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition"

-- DATE "11/24/2016 15:00:00"

-- 
-- Device: Altera 5CSEMA5F31C6 Package FBGA896
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY ALTERA_LNSIM;
LIBRARY CYCLONEV;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE ALTERA_LNSIM.ALTERA_LNSIM_COMPONENTS.ALL;
USE CYCLONEV.CYCLONEV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	g31_Breakout_Game IS
    PORT (
	altera_reserved_tms : IN std_logic := '0';
	altera_reserved_tck : IN std_logic := '0';
	altera_reserved_tdi : IN std_logic := '0';
	altera_reserved_tdo : OUT std_logic;
	clock : IN std_logic;
	rst_n : IN std_logic;
	paddle_right_n : IN std_logic;
	paddle_left_n : IN std_logic;
	r : OUT std_logic_vector(7 DOWNTO 0);
	g : OUT std_logic_vector(7 DOWNTO 0);
	b : OUT std_logic_vector(7 DOWNTO 0);
	hsync : OUT std_logic;
	vsync : OUT std_logic;
	clock_vga : OUT std_logic
	);
END g31_Breakout_Game;

-- Design Ports Information
-- r[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- r[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- r[2]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- r[3]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- r[4]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- r[5]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- r[6]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- r[7]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- g[0]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- g[1]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- g[2]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- g[3]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- g[4]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- g[5]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- g[6]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- g[7]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- b[0]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- b[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- b[2]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- b[3]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- b[4]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- b[5]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- b[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- b[7]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- hsync	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vsync	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clock_vga	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clock	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rst_n	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- paddle_right_n	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- paddle_left_n	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tms	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tck	=>  Location: PIN_AC5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tdi	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tdo	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF g31_Breakout_Game IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_altera_reserved_tms : std_logic;
SIGNAL ww_altera_reserved_tck : std_logic;
SIGNAL ww_altera_reserved_tdi : std_logic;
SIGNAL ww_altera_reserved_tdo : std_logic;
SIGNAL ww_clock : std_logic;
SIGNAL ww_rst_n : std_logic;
SIGNAL ww_paddle_right_n : std_logic;
SIGNAL ww_paddle_left_n : std_logic;
SIGNAL ww_r : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_g : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_b : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_hsync : std_logic;
SIGNAL ww_vsync : std_logic;
SIGNAL ww_clock_vga : std_logic;
SIGNAL \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \Mult2~mac_AX_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \Mult2~mac_AY_bus\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \Mult2~mac_BX_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \Mult2~mac_BY_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \Mult2~mac_RESULTA_bus\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \Mult3~mac_AX_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \Mult3~mac_AY_bus\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \Mult3~mac_BX_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \Mult3~mac_BY_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \Mult3~mac_RESULTA_bus\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \Mult0~mac_AX_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \Mult0~mac_AY_bus\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \Mult0~mac_BX_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \Mult0~mac_BY_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \Mult0~mac_RESULTA_bus\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \Mult1~mac_AX_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \Mult1~mac_AY_bus\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \Mult1~mac_BX_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \Mult1~mac_BY_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \Mult1~mac_RESULTA_bus\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5_PORTBDATAOUT_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10_PORTBDATAOUT_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15_PORTBDATAOUT_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20_PORTBDATAOUT_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25_PORTBDATAOUT_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \Mult2~8\ : std_logic;
SIGNAL \Mult2~9\ : std_logic;
SIGNAL \Mult2~10\ : std_logic;
SIGNAL \Mult2~11\ : std_logic;
SIGNAL \Mult2~12\ : std_logic;
SIGNAL \Mult2~13\ : std_logic;
SIGNAL \Mult2~14\ : std_logic;
SIGNAL \Mult2~15\ : std_logic;
SIGNAL \Mult2~16\ : std_logic;
SIGNAL \Mult2~17\ : std_logic;
SIGNAL \Mult2~18\ : std_logic;
SIGNAL \Mult2~19\ : std_logic;
SIGNAL \Mult2~20\ : std_logic;
SIGNAL \Mult2~21\ : std_logic;
SIGNAL \Mult2~22\ : std_logic;
SIGNAL \Mult2~23\ : std_logic;
SIGNAL \Mult2~24\ : std_logic;
SIGNAL \Mult2~25\ : std_logic;
SIGNAL \Mult2~26\ : std_logic;
SIGNAL \Mult2~27\ : std_logic;
SIGNAL \Mult2~28\ : std_logic;
SIGNAL \Mult2~29\ : std_logic;
SIGNAL \Mult2~30\ : std_logic;
SIGNAL \Mult2~31\ : std_logic;
SIGNAL \Mult2~32\ : std_logic;
SIGNAL \Mult2~33\ : std_logic;
SIGNAL \Mult2~34\ : std_logic;
SIGNAL \Mult2~35\ : std_logic;
SIGNAL \Mult2~36\ : std_logic;
SIGNAL \Mult2~37\ : std_logic;
SIGNAL \Mult2~38\ : std_logic;
SIGNAL \Mult2~39\ : std_logic;
SIGNAL \Mult2~40\ : std_logic;
SIGNAL \Mult2~41\ : std_logic;
SIGNAL \Mult2~42\ : std_logic;
SIGNAL \Mult2~43\ : std_logic;
SIGNAL \Mult2~44\ : std_logic;
SIGNAL \Mult2~45\ : std_logic;
SIGNAL \Mult2~46\ : std_logic;
SIGNAL \Mult2~47\ : std_logic;
SIGNAL \Mult2~48\ : std_logic;
SIGNAL \Mult2~49\ : std_logic;
SIGNAL \Mult2~50\ : std_logic;
SIGNAL \Mult2~51\ : std_logic;
SIGNAL \Mult2~52\ : std_logic;
SIGNAL \Mult2~53\ : std_logic;
SIGNAL \Mult2~54\ : std_logic;
SIGNAL \Mult2~55\ : std_logic;
SIGNAL \Mult3~8\ : std_logic;
SIGNAL \Mult3~9\ : std_logic;
SIGNAL \Mult3~10\ : std_logic;
SIGNAL \Mult3~11\ : std_logic;
SIGNAL \Mult3~12\ : std_logic;
SIGNAL \Mult3~13\ : std_logic;
SIGNAL \Mult3~14\ : std_logic;
SIGNAL \Mult3~15\ : std_logic;
SIGNAL \Mult3~16\ : std_logic;
SIGNAL \Mult3~17\ : std_logic;
SIGNAL \Mult3~18\ : std_logic;
SIGNAL \Mult3~19\ : std_logic;
SIGNAL \Mult3~20\ : std_logic;
SIGNAL \Mult3~21\ : std_logic;
SIGNAL \Mult3~22\ : std_logic;
SIGNAL \Mult3~23\ : std_logic;
SIGNAL \Mult3~24\ : std_logic;
SIGNAL \Mult3~25\ : std_logic;
SIGNAL \Mult3~26\ : std_logic;
SIGNAL \Mult3~27\ : std_logic;
SIGNAL \Mult3~28\ : std_logic;
SIGNAL \Mult3~29\ : std_logic;
SIGNAL \Mult3~30\ : std_logic;
SIGNAL \Mult3~31\ : std_logic;
SIGNAL \Mult3~32\ : std_logic;
SIGNAL \Mult3~33\ : std_logic;
SIGNAL \Mult3~34\ : std_logic;
SIGNAL \Mult3~35\ : std_logic;
SIGNAL \Mult3~36\ : std_logic;
SIGNAL \Mult3~37\ : std_logic;
SIGNAL \Mult3~38\ : std_logic;
SIGNAL \Mult3~39\ : std_logic;
SIGNAL \Mult3~40\ : std_logic;
SIGNAL \Mult3~41\ : std_logic;
SIGNAL \Mult3~42\ : std_logic;
SIGNAL \Mult3~43\ : std_logic;
SIGNAL \Mult3~44\ : std_logic;
SIGNAL \Mult3~45\ : std_logic;
SIGNAL \Mult3~46\ : std_logic;
SIGNAL \Mult3~47\ : std_logic;
SIGNAL \Mult3~48\ : std_logic;
SIGNAL \Mult3~49\ : std_logic;
SIGNAL \Mult3~50\ : std_logic;
SIGNAL \Mult3~51\ : std_logic;
SIGNAL \Mult3~52\ : std_logic;
SIGNAL \Mult3~53\ : std_logic;
SIGNAL \Mult3~54\ : std_logic;
SIGNAL \Mult3~55\ : std_logic;
SIGNAL \Mult0~8\ : std_logic;
SIGNAL \Mult0~9\ : std_logic;
SIGNAL \Mult0~10\ : std_logic;
SIGNAL \Mult0~11\ : std_logic;
SIGNAL \Mult0~12\ : std_logic;
SIGNAL \Mult0~13\ : std_logic;
SIGNAL \Mult0~14\ : std_logic;
SIGNAL \Mult0~15\ : std_logic;
SIGNAL \Mult0~16\ : std_logic;
SIGNAL \Mult0~17\ : std_logic;
SIGNAL \Mult0~18\ : std_logic;
SIGNAL \Mult0~19\ : std_logic;
SIGNAL \Mult0~20\ : std_logic;
SIGNAL \Mult0~21\ : std_logic;
SIGNAL \Mult0~22\ : std_logic;
SIGNAL \Mult0~23\ : std_logic;
SIGNAL \Mult0~24\ : std_logic;
SIGNAL \Mult0~25\ : std_logic;
SIGNAL \Mult0~26\ : std_logic;
SIGNAL \Mult0~27\ : std_logic;
SIGNAL \Mult0~28\ : std_logic;
SIGNAL \Mult0~29\ : std_logic;
SIGNAL \Mult0~30\ : std_logic;
SIGNAL \Mult0~31\ : std_logic;
SIGNAL \Mult0~32\ : std_logic;
SIGNAL \Mult0~33\ : std_logic;
SIGNAL \Mult0~34\ : std_logic;
SIGNAL \Mult0~35\ : std_logic;
SIGNAL \Mult0~36\ : std_logic;
SIGNAL \Mult0~37\ : std_logic;
SIGNAL \Mult0~38\ : std_logic;
SIGNAL \Mult0~39\ : std_logic;
SIGNAL \Mult0~40\ : std_logic;
SIGNAL \Mult0~41\ : std_logic;
SIGNAL \Mult0~42\ : std_logic;
SIGNAL \Mult0~43\ : std_logic;
SIGNAL \Mult0~44\ : std_logic;
SIGNAL \Mult0~45\ : std_logic;
SIGNAL \Mult0~46\ : std_logic;
SIGNAL \Mult0~47\ : std_logic;
SIGNAL \Mult0~48\ : std_logic;
SIGNAL \Mult0~49\ : std_logic;
SIGNAL \Mult0~50\ : std_logic;
SIGNAL \Mult0~51\ : std_logic;
SIGNAL \Mult0~52\ : std_logic;
SIGNAL \Mult0~53\ : std_logic;
SIGNAL \Mult0~54\ : std_logic;
SIGNAL \Mult0~55\ : std_logic;
SIGNAL \Mult1~8\ : std_logic;
SIGNAL \Mult1~9\ : std_logic;
SIGNAL \Mult1~10\ : std_logic;
SIGNAL \Mult1~11\ : std_logic;
SIGNAL \Mult1~12\ : std_logic;
SIGNAL \Mult1~13\ : std_logic;
SIGNAL \Mult1~14\ : std_logic;
SIGNAL \Mult1~15\ : std_logic;
SIGNAL \Mult1~16\ : std_logic;
SIGNAL \Mult1~17\ : std_logic;
SIGNAL \Mult1~18\ : std_logic;
SIGNAL \Mult1~19\ : std_logic;
SIGNAL \Mult1~20\ : std_logic;
SIGNAL \Mult1~21\ : std_logic;
SIGNAL \Mult1~22\ : std_logic;
SIGNAL \Mult1~23\ : std_logic;
SIGNAL \Mult1~24\ : std_logic;
SIGNAL \Mult1~25\ : std_logic;
SIGNAL \Mult1~26\ : std_logic;
SIGNAL \Mult1~27\ : std_logic;
SIGNAL \Mult1~28\ : std_logic;
SIGNAL \Mult1~29\ : std_logic;
SIGNAL \Mult1~30\ : std_logic;
SIGNAL \Mult1~31\ : std_logic;
SIGNAL \Mult1~32\ : std_logic;
SIGNAL \Mult1~33\ : std_logic;
SIGNAL \Mult1~34\ : std_logic;
SIGNAL \Mult1~35\ : std_logic;
SIGNAL \Mult1~36\ : std_logic;
SIGNAL \Mult1~37\ : std_logic;
SIGNAL \Mult1~38\ : std_logic;
SIGNAL \Mult1~39\ : std_logic;
SIGNAL \Mult1~40\ : std_logic;
SIGNAL \Mult1~41\ : std_logic;
SIGNAL \Mult1~42\ : std_logic;
SIGNAL \Mult1~43\ : std_logic;
SIGNAL \Mult1~44\ : std_logic;
SIGNAL \Mult1~45\ : std_logic;
SIGNAL \Mult1~46\ : std_logic;
SIGNAL \Mult1~47\ : std_logic;
SIGNAL \Mult1~48\ : std_logic;
SIGNAL \Mult1~49\ : std_logic;
SIGNAL \Mult1~50\ : std_logic;
SIGNAL \Mult1~51\ : std_logic;
SIGNAL \Mult1~52\ : std_logic;
SIGNAL \Mult1~53\ : std_logic;
SIGNAL \Mult1~54\ : std_logic;
SIGNAL \Mult1~55\ : std_logic;
SIGNAL \auto_hub|~GND~combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0_combout\ : std_logic;
SIGNAL \~QUARTUS_CREATED_GND~I_combout\ : std_logic;
SIGNAL \clock~input_o\ : std_logic;
SIGNAL \clock~inputCLKENA0_outclk\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita6~COUT\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita7~sumout\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[6]~DUPLICATE_q\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita6~COUT\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita7~sumout\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita7~COUT\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita8~sumout\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita8~COUT\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita9~sumout\ : std_logic;
SIGNAL \VGA_Generator|VGA|Equal0~0_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita9~COUT\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita10~sumout\ : std_logic;
SIGNAL \VGA_Generator|VGA|Equal0~1_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|Equal0~2_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_y|auto_generated|_~0_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita7~COUT\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita8~sumout\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita8~COUT\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita9~sumout\ : std_logic;
SIGNAL \VGA_Generator|VGA|Equal1~0_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit[8]~DUPLICATE_q\ : std_logic;
SIGNAL \VGA_Generator|VGA|Equal1~1_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|Equal1~2_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit[4]~DUPLICATE_q\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit[2]~DUPLICATE_q\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit[1]~DUPLICATE_q\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit[0]~DUPLICATE_q\ : std_logic;
SIGNAL \VGA_Generator|VGA|Add0~18\ : std_logic;
SIGNAL \VGA_Generator|VGA|Add0~14\ : std_logic;
SIGNAL \VGA_Generator|VGA|Add0~10\ : std_logic;
SIGNAL \VGA_Generator|VGA|Add0~6\ : std_logic;
SIGNAL \VGA_Generator|VGA|Add0~2\ : std_logic;
SIGNAL \VGA_Generator|VGA|Add0~30\ : std_logic;
SIGNAL \VGA_Generator|VGA|Add0~33_sumout\ : std_logic;
SIGNAL \VGA_Generator|VGA|Add0~1_sumout\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit[7]~DUPLICATE_q\ : std_logic;
SIGNAL \VGA_Generator|VGA|Add0~34\ : std_logic;
SIGNAL \VGA_Generator|VGA|Add0~22\ : std_logic;
SIGNAL \VGA_Generator|VGA|Add0~25_sumout\ : std_logic;
SIGNAL \VGA_Generator|VGA|Add0~29_sumout\ : std_logic;
SIGNAL \VGA_Generator|VGA|Add0~21_sumout\ : std_logic;
SIGNAL \VGA_Generator|VGA|LessThan1~0_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|LessThan1~1_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|LessThan1~2_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|LessThan9~0_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|LessThan0~0_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|blanking~0_combout\ : std_logic;
SIGNAL \VGA_Generator|LessThan9~0_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|Add0~26\ : std_logic;
SIGNAL \VGA_Generator|VGA|Add0~37_sumout\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[4]~DUPLICATE_q\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[5]~DUPLICATE_q\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[9]~DUPLICATE_q\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[7]~DUPLICATE_q\ : std_logic;
SIGNAL \VGA_Generator|VGA|column[4]~0_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|LessThan2~0_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|column[9]~6_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|column[4]~3_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|Add1~2_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|column[6]~8_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|column[8]~10_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|Add1~1_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|column[7]~7_combout\ : std_logic;
SIGNAL \rtl~48_combout\ : std_logic;
SIGNAL \VGA_Generator|Output_RGB~0_combout\ : std_logic;
SIGNAL \VGA_Generator|LessThan4~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Output_RGB~1_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|LessThan3~0_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|blanking~1_combout\ : std_logic;
SIGNAL \paddle_right_n~input_o\ : std_logic;
SIGNAL \Add32~25_sumout\ : std_logic;
SIGNAL \counter_paddle|auto_generated|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \counter_paddle|auto_generated|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \counter_paddle|auto_generated|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \counter_paddle|auto_generated|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \counter_paddle|auto_generated|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \counter_paddle|auto_generated|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \counter_paddle|auto_generated|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \counter_paddle|auto_generated|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \counter_paddle|auto_generated|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \counter_paddle|auto_generated|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \counter_paddle|auto_generated|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \counter_paddle|auto_generated|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \counter_paddle|auto_generated|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \counter_paddle|auto_generated|counter_comb_bita6~COUT\ : std_logic;
SIGNAL \counter_paddle|auto_generated|counter_comb_bita7~sumout\ : std_logic;
SIGNAL \counter_paddle|auto_generated|counter_comb_bita7~COUT\ : std_logic;
SIGNAL \counter_paddle|auto_generated|counter_comb_bita8~sumout\ : std_logic;
SIGNAL \counter_paddle|auto_generated|counter_comb_bita8~COUT\ : std_logic;
SIGNAL \counter_paddle|auto_generated|counter_comb_bita9~sumout\ : std_logic;
SIGNAL \counter_paddle|auto_generated|counter_comb_bita9~COUT\ : std_logic;
SIGNAL \counter_paddle|auto_generated|counter_comb_bita10~sumout\ : std_logic;
SIGNAL \counter_paddle|auto_generated|counter_comb_bita10~COUT\ : std_logic;
SIGNAL \counter_paddle|auto_generated|counter_comb_bita11~sumout\ : std_logic;
SIGNAL \counter_paddle|auto_generated|counter_comb_bita11~COUT\ : std_logic;
SIGNAL \counter_paddle|auto_generated|counter_comb_bita12~sumout\ : std_logic;
SIGNAL \counter_paddle|auto_generated|counter_comb_bita12~COUT\ : std_logic;
SIGNAL \counter_paddle|auto_generated|counter_comb_bita13~sumout\ : std_logic;
SIGNAL \Equal12~1_combout\ : std_logic;
SIGNAL \counter_paddle|auto_generated|counter_comb_bita13~COUT\ : std_logic;
SIGNAL \counter_paddle|auto_generated|counter_comb_bita14~sumout\ : std_logic;
SIGNAL \counter_paddle|auto_generated|counter_comb_bita14~COUT\ : std_logic;
SIGNAL \counter_paddle|auto_generated|counter_comb_bita15~sumout\ : std_logic;
SIGNAL \counter_paddle|auto_generated|counter_comb_bita15~COUT\ : std_logic;
SIGNAL \counter_paddle|auto_generated|counter_comb_bita16~sumout\ : std_logic;
SIGNAL \counter_paddle|auto_generated|counter_comb_bita16~COUT\ : std_logic;
SIGNAL \counter_paddle|auto_generated|counter_comb_bita17~sumout\ : std_logic;
SIGNAL \counter_paddle|auto_generated|counter_comb_bita17~COUT\ : std_logic;
SIGNAL \counter_paddle|auto_generated|counter_comb_bita18~sumout\ : std_logic;
SIGNAL \counter_paddle|auto_generated|counter_comb_bita18~COUT\ : std_logic;
SIGNAL \counter_paddle|auto_generated|counter_comb_bita19~sumout\ : std_logic;
SIGNAL \counter_paddle|auto_generated|counter_comb_bita19~COUT\ : std_logic;
SIGNAL \counter_paddle|auto_generated|counter_comb_bita20~sumout\ : std_logic;
SIGNAL \counter_paddle|auto_generated|counter_comb_bita20~COUT\ : std_logic;
SIGNAL \counter_paddle|auto_generated|counter_comb_bita21~sumout\ : std_logic;
SIGNAL \counter_paddle|auto_generated|counter_comb_bita21~COUT\ : std_logic;
SIGNAL \counter_paddle|auto_generated|counter_comb_bita22~sumout\ : std_logic;
SIGNAL \counter_paddle|auto_generated|counter_comb_bita22~COUT\ : std_logic;
SIGNAL \counter_paddle|auto_generated|counter_comb_bita23~sumout\ : std_logic;
SIGNAL \counter_paddle|auto_generated|counter_comb_bita23~COUT\ : std_logic;
SIGNAL \counter_paddle|auto_generated|counter_comb_bita24~sumout\ : std_logic;
SIGNAL \counter_paddle|auto_generated|counter_comb_bita24~COUT\ : std_logic;
SIGNAL \counter_paddle|auto_generated|counter_comb_bita25~sumout\ : std_logic;
SIGNAL \Equal12~2_combout\ : std_logic;
SIGNAL \Equal12~0_combout\ : std_logic;
SIGNAL \Equal12~3_combout\ : std_logic;
SIGNAL \Equal12~4_combout\ : std_logic;
SIGNAL \paddle_left_n~input_o\ : std_logic;
SIGNAL \Add32~22\ : std_logic;
SIGNAL \Add32~17_sumout\ : std_logic;
SIGNAL \Add32~18\ : std_logic;
SIGNAL \Add32~13_sumout\ : std_logic;
SIGNAL \paddle_col[3]~4_combout\ : std_logic;
SIGNAL \Add32~14\ : std_logic;
SIGNAL \Add32~9_sumout\ : std_logic;
SIGNAL \paddle_col[6]~1_combout\ : std_logic;
SIGNAL \paddle_col[6]~0_combout\ : std_logic;
SIGNAL \paddle_col[6]~2_combout\ : std_logic;
SIGNAL \Add32~26\ : std_logic;
SIGNAL \Add32~21_sumout\ : std_logic;
SIGNAL \paddle_col[1]~5_combout\ : std_logic;
SIGNAL \LessThan15~0_combout\ : std_logic;
SIGNAL \Add32~10\ : std_logic;
SIGNAL \Add32~6\ : std_logic;
SIGNAL \Add32~1_sumout\ : std_logic;
SIGNAL \Add32~5_sumout\ : std_logic;
SIGNAL \paddle_col[5]~3_combout\ : std_logic;
SIGNAL \VGA_Generator|Add4~0_combout\ : std_logic;
SIGNAL \VGA_Generator|r~1_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|Add1~0_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|column[5]~2_combout\ : std_logic;
SIGNAL \VGA_Generator|LessThan10~0_combout\ : std_logic;
SIGNAL \VGA_Generator|LessThan10~1_combout\ : std_logic;
SIGNAL \VGA_Generator|LessThan10~2_combout\ : std_logic;
SIGNAL \VGA_Generator|LessThan10~3_combout\ : std_logic;
SIGNAL \Add23~21_sumout\ : std_logic;
SIGNAL \Add23~21_wirecell_combout\ : std_logic;
SIGNAL \Add14~21_sumout\ : std_logic;
SIGNAL \Add14~21_wirecell_combout\ : std_logic;
SIGNAL \rst_n~input_o\ : std_logic;
SIGNAL \Add14~1_wirecell_combout\ : std_logic;
SIGNAL \LessThan8~0_combout\ : std_logic;
SIGNAL \Add14~22\ : std_logic;
SIGNAL \Add14~26\ : std_logic;
SIGNAL \Add14~14\ : std_logic;
SIGNAL \Add14~18\ : std_logic;
SIGNAL \Add14~6\ : std_logic;
SIGNAL \Add14~9_sumout\ : std_logic;
SIGNAL \Add14~5_sumout\ : std_logic;
SIGNAL \Add14~17_sumout\ : std_logic;
SIGNAL \Add14~13_sumout\ : std_logic;
SIGNAL \Add14~25_sumout\ : std_logic;
SIGNAL \Add15~22_cout\ : std_logic;
SIGNAL \Add15~10\ : std_logic;
SIGNAL \Add15~14\ : std_logic;
SIGNAL \Add15~18\ : std_logic;
SIGNAL \Add15~5_sumout\ : std_logic;
SIGNAL \Add15~13_sumout\ : std_logic;
SIGNAL \Add15~17_sumout\ : std_logic;
SIGNAL \Add15~9_sumout\ : std_logic;
SIGNAL \LessThan8~1_combout\ : std_logic;
SIGNAL \level~2_combout\ : std_logic;
SIGNAL \counter_frame|auto_generated|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \counter_frame|auto_generated|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \counter_frame|auto_generated|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \Equal0~0_combout\ : std_logic;
SIGNAL \counter_frame|auto_generated|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \counter_frame|auto_generated|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \counter_frame|auto_generated|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \counter_frame|auto_generated|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \counter_frame|auto_generated|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \counter_frame|auto_generated|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \counter_frame|auto_generated|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \counter_frame|auto_generated|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \counter_frame|auto_generated|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \counter_frame|auto_generated|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \counter_frame|auto_generated|counter_comb_bita6~COUT\ : std_logic;
SIGNAL \counter_frame|auto_generated|counter_comb_bita7~sumout\ : std_logic;
SIGNAL \counter_frame|auto_generated|counter_comb_bita7~COUT\ : std_logic;
SIGNAL \counter_frame|auto_generated|counter_comb_bita8~sumout\ : std_logic;
SIGNAL \counter_frame|auto_generated|counter_comb_bita8~COUT\ : std_logic;
SIGNAL \counter_frame|auto_generated|counter_comb_bita9~sumout\ : std_logic;
SIGNAL \counter_frame|auto_generated|counter_comb_bita9~COUT\ : std_logic;
SIGNAL \counter_frame|auto_generated|counter_comb_bita10~sumout\ : std_logic;
SIGNAL \counter_frame|auto_generated|counter_comb_bita10~COUT\ : std_logic;
SIGNAL \counter_frame|auto_generated|counter_comb_bita11~sumout\ : std_logic;
SIGNAL \counter_frame|auto_generated|counter_comb_bita11~COUT\ : std_logic;
SIGNAL \counter_frame|auto_generated|counter_comb_bita12~sumout\ : std_logic;
SIGNAL \counter_frame|auto_generated|counter_comb_bita12~COUT\ : std_logic;
SIGNAL \counter_frame|auto_generated|counter_comb_bita13~sumout\ : std_logic;
SIGNAL \counter_frame|auto_generated|counter_comb_bita13~COUT\ : std_logic;
SIGNAL \counter_frame|auto_generated|counter_comb_bita14~sumout\ : std_logic;
SIGNAL \counter_frame|auto_generated|counter_comb_bita14~COUT\ : std_logic;
SIGNAL \counter_frame|auto_generated|counter_comb_bita15~sumout\ : std_logic;
SIGNAL \counter_frame|auto_generated|counter_comb_bita15~COUT\ : std_logic;
SIGNAL \counter_frame|auto_generated|counter_comb_bita16~sumout\ : std_logic;
SIGNAL \counter_frame|auto_generated|counter_comb_bita16~COUT\ : std_logic;
SIGNAL \counter_frame|auto_generated|counter_comb_bita17~sumout\ : std_logic;
SIGNAL \counter_frame|auto_generated|counter_comb_bita17~COUT\ : std_logic;
SIGNAL \counter_frame|auto_generated|counter_comb_bita18~sumout\ : std_logic;
SIGNAL \counter_frame|auto_generated|counter_comb_bita18~COUT\ : std_logic;
SIGNAL \counter_frame|auto_generated|counter_comb_bita19~sumout\ : std_logic;
SIGNAL \counter_frame|auto_generated|counter_comb_bita19~COUT\ : std_logic;
SIGNAL \counter_frame|auto_generated|counter_comb_bita20~sumout\ : std_logic;
SIGNAL \counter_frame|auto_generated|counter_comb_bita20~COUT\ : std_logic;
SIGNAL \counter_frame|auto_generated|counter_comb_bita21~sumout\ : std_logic;
SIGNAL \counter_frame|auto_generated|counter_comb_bita21~COUT\ : std_logic;
SIGNAL \counter_frame|auto_generated|counter_comb_bita22~sumout\ : std_logic;
SIGNAL \counter_frame|auto_generated|counter_comb_bita22~COUT\ : std_logic;
SIGNAL \counter_frame|auto_generated|counter_comb_bita23~sumout\ : std_logic;
SIGNAL \counter_frame|auto_generated|counter_comb_bita23~COUT\ : std_logic;
SIGNAL \counter_frame|auto_generated|counter_comb_bita24~sumout\ : std_logic;
SIGNAL \counter_frame|auto_generated|counter_comb_bita24~COUT\ : std_logic;
SIGNAL \counter_frame|auto_generated|counter_comb_bita25~sumout\ : std_logic;
SIGNAL \Equal0~3_combout\ : std_logic;
SIGNAL \Equal0~4_combout\ : std_logic;
SIGNAL \Equal0~2_combout\ : std_logic;
SIGNAL \Equal0~1_combout\ : std_logic;
SIGNAL \Equal0~5_combout\ : std_logic;
SIGNAL \level~3_combout\ : std_logic;
SIGNAL \LessThan8~2_combout\ : std_logic;
SIGNAL \level[1]~1_combout\ : std_logic;
SIGNAL \level~0_combout\ : std_logic;
SIGNAL \Equal11~0_combout\ : std_logic;
SIGNAL \score[2]~0_combout\ : std_logic;
SIGNAL \life~3_combout\ : std_logic;
SIGNAL \life[2]~2_combout\ : std_logic;
SIGNAL \life~0_combout\ : std_logic;
SIGNAL \life~1_combout\ : std_logic;
SIGNAL \Equal6~0_combout\ : std_logic;
SIGNAL \blocks~4_combout\ : std_logic;
SIGNAL \ball_next_col~5_combout\ : std_logic;
SIGNAL \Add6~25_sumout\ : std_logic;
SIGNAL \ball_next_col~0_combout\ : std_logic;
SIGNAL \Add6~26\ : std_logic;
SIGNAL \Add6~9_sumout\ : std_logic;
SIGNAL \ball_next_col~3_combout\ : std_logic;
SIGNAL \ball_col[1]~DUPLICATE_q\ : std_logic;
SIGNAL \Add6~10\ : std_logic;
SIGNAL \Add6~14\ : std_logic;
SIGNAL \Add6~5_sumout\ : std_logic;
SIGNAL \ball_next_col~4_combout\ : std_logic;
SIGNAL \ball_col[3]~DUPLICATE_q\ : std_logic;
SIGNAL \Add6~6\ : std_logic;
SIGNAL \Add6~1_sumout\ : std_logic;
SIGNAL \ball_next_col~6_combout\ : std_logic;
SIGNAL \Add6~2\ : std_logic;
SIGNAL \Add6~17_sumout\ : std_logic;
SIGNAL \ball_next_col~1_combout\ : std_logic;
SIGNAL \Add6~18\ : std_logic;
SIGNAL \Add6~21_sumout\ : std_logic;
SIGNAL \ball_next_col~2_combout\ : std_logic;
SIGNAL \ball_col[6]~DUPLICATE_q\ : std_logic;
SIGNAL \Add7~22_cout\ : std_logic;
SIGNAL \Add7~18\ : std_logic;
SIGNAL \Add7~14\ : std_logic;
SIGNAL \Add7~10\ : std_logic;
SIGNAL \Add7~6\ : std_logic;
SIGNAL \Add7~1_sumout\ : std_logic;
SIGNAL \Add7~17_sumout\ : std_logic;
SIGNAL \Add7~13_sumout\ : std_logic;
SIGNAL \Add7~9_sumout\ : std_logic;
SIGNAL \LessThan4~0_combout\ : std_logic;
SIGNAL \Add7~5_sumout\ : std_logic;
SIGNAL \blocks~6_combout\ : std_logic;
SIGNAL \ball_col[0]~DUPLICATE_q\ : std_logic;
SIGNAL \Add0~26\ : std_logic;
SIGNAL \Add0~22\ : std_logic;
SIGNAL \Add0~2\ : std_logic;
SIGNAL \Add0~6\ : std_logic;
SIGNAL \Add0~10\ : std_logic;
SIGNAL \Add0~13_sumout\ : std_logic;
SIGNAL \Add0~9_sumout\ : std_logic;
SIGNAL \Add0~5_sumout\ : std_logic;
SIGNAL \Add0~1_sumout\ : std_logic;
SIGNAL \Add0~25_sumout\ : std_logic;
SIGNAL \Add0~21_sumout\ : std_logic;
SIGNAL \Add1~22_cout\ : std_logic;
SIGNAL \Add1~2\ : std_logic;
SIGNAL \Add1~6\ : std_logic;
SIGNAL \Add1~10\ : std_logic;
SIGNAL \Add1~13_sumout\ : std_logic;
SIGNAL \Add1~1_sumout\ : std_logic;
SIGNAL \Add0~14\ : std_logic;
SIGNAL \Add0~17_sumout\ : std_logic;
SIGNAL \Add1~14\ : std_logic;
SIGNAL \Add1~17_sumout\ : std_logic;
SIGNAL \Add1~5_sumout\ : std_logic;
SIGNAL \Add1~9_sumout\ : std_logic;
SIGNAL \LessThan1~0_combout\ : std_logic;
SIGNAL \score[2]~1_combout\ : std_logic;
SIGNAL \LessThan14~0_combout\ : std_logic;
SIGNAL \find_block_index~0_combout\ : std_logic;
SIGNAL \find_block_index~1_combout\ : std_logic;
SIGNAL \Add17~0_combout\ : std_logic;
SIGNAL \find_block_index~2_combout\ : std_logic;
SIGNAL \Add26~0_combout\ : std_logic;
SIGNAL \find_block_index~20_combout\ : std_logic;
SIGNAL \Add26~1_combout\ : std_logic;
SIGNAL \find_block_index~19_combout\ : std_logic;
SIGNAL \Add17~1_combout\ : std_logic;
SIGNAL \find_block_index~21_combout\ : std_logic;
SIGNAL \find_block_index~22_combout\ : std_logic;
SIGNAL \Decoder2~56_combout\ : std_logic;
SIGNAL \Add9~0_combout\ : std_logic;
SIGNAL \Update_Ball:ball_next_row[4]~feeder_combout\ : std_logic;
SIGNAL \Update_Ball:ball_next_row[1]~0_combout\ : std_logic;
SIGNAL \Update_Ball:ball_next_row[4]~q\ : std_logic;
SIGNAL \Update_Ball:ball_next_row[3]~feeder_combout\ : std_logic;
SIGNAL \Update_Ball:ball_next_row[3]~q\ : std_logic;
SIGNAL \Update_Ball:ball_next_row[1]~feeder_combout\ : std_logic;
SIGNAL \Update_Ball:ball_next_row[1]~q\ : std_logic;
SIGNAL \Update_Ball:ball_next_row[2]~feeder_combout\ : std_logic;
SIGNAL \Update_Ball:ball_next_row[2]~q\ : std_logic;
SIGNAL \find_block_index~6_combout\ : std_logic;
SIGNAL \Update_Ball:ball_next_row[6]~0_combout\ : std_logic;
SIGNAL \Update_Ball:ball_next_row[6]~1_combout\ : std_logic;
SIGNAL \Update_Ball:ball_next_row[6]~q\ : std_logic;
SIGNAL \Update_Ball:ball_next_row[5]~feeder_combout\ : std_logic;
SIGNAL \Update_Ball:ball_next_row[5]~q\ : std_logic;
SIGNAL \find_block_index~7_combout\ : std_logic;
SIGNAL \find_block_index~8_combout\ : std_logic;
SIGNAL \find_block_index~10_combout\ : std_logic;
SIGNAL \find_block_index~11_combout\ : std_logic;
SIGNAL \Add9~1_combout\ : std_logic;
SIGNAL \find_block_index~12_combout\ : std_logic;
SIGNAL \Add9~2_combout\ : std_logic;
SIGNAL \Add11~2\ : std_logic;
SIGNAL \Add11~5_sumout\ : std_logic;
SIGNAL \find_block_index~14_combout\ : std_logic;
SIGNAL \Add10~2_combout\ : std_logic;
SIGNAL \Add10~1_combout\ : std_logic;
SIGNAL \Add11~6\ : std_logic;
SIGNAL \Add11~10\ : std_logic;
SIGNAL \Add11~13_sumout\ : std_logic;
SIGNAL \find_block_index~18_combout\ : std_logic;
SIGNAL \Add11~1_sumout\ : std_logic;
SIGNAL \find_block_index~13_combout\ : std_logic;
SIGNAL \Decoder1~56_combout\ : std_logic;
SIGNAL \Add8~0_combout\ : std_logic;
SIGNAL \Add10~0_combout\ : std_logic;
SIGNAL \Add3~2_combout\ : std_logic;
SIGNAL \Add3~0_combout\ : std_logic;
SIGNAL \Add3~1_combout\ : std_logic;
SIGNAL \Decoder0~52_combout\ : std_logic;
SIGNAL \Add3~3_combout\ : std_logic;
SIGNAL \Decoder0~2_combout\ : std_logic;
SIGNAL \Decoder0~13_combout\ : std_logic;
SIGNAL \Decoder1~9_combout\ : std_logic;
SIGNAL \blocks~33_combout\ : std_logic;
SIGNAL \Decoder2~9_combout\ : std_logic;
SIGNAL \blocks~34_combout\ : std_logic;
SIGNAL \Add26~2_combout\ : std_logic;
SIGNAL \Add26~3_combout\ : std_logic;
SIGNAL \Add24~26_cout\ : std_logic;
SIGNAL \Add24~22_cout\ : std_logic;
SIGNAL \Add24~2\ : std_logic;
SIGNAL \Add24~6\ : std_logic;
SIGNAL \Add24~9_sumout\ : std_logic;
SIGNAL \Add24~5_sumout\ : std_logic;
SIGNAL \Add24~1_sumout\ : std_logic;
SIGNAL \Add28~2_combout\ : std_logic;
SIGNAL \Decoder2~43_combout\ : std_logic;
SIGNAL \Decoder1~43_combout\ : std_logic;
SIGNAL \Decoder0~5_combout\ : std_logic;
SIGNAL \Decoder0~44_combout\ : std_logic;
SIGNAL \blocks~135_combout\ : std_logic;
SIGNAL \blocks~136_combout\ : std_logic;
SIGNAL \Add28~1_combout\ : std_logic;
SIGNAL \Add24~10\ : std_logic;
SIGNAL \Add24~13_sumout\ : std_logic;
SIGNAL \Add24~14\ : std_logic;
SIGNAL \Add24~17_sumout\ : std_logic;
SIGNAL \find_block_index~23_combout\ : std_logic;
SIGNAL \find_block_index~24_combout\ : std_logic;
SIGNAL \find_block_index~28_combout\ : std_logic;
SIGNAL \Add28~5_combout\ : std_logic;
SIGNAL \Add28~3_combout\ : std_logic;
SIGNAL \find_block_index~30_combout\ : std_logic;
SIGNAL \Add26~4_combout\ : std_logic;
SIGNAL \Add28~0_combout\ : std_logic;
SIGNAL \find_block_index~27_combout\ : std_logic;
SIGNAL \Add25~1_combout\ : std_logic;
SIGNAL \Add28~4_combout\ : std_logic;
SIGNAL \Add25~2_combout\ : std_logic;
SIGNAL \Add25~0_combout\ : std_logic;
SIGNAL \find_block_index~29_combout\ : std_logic;
SIGNAL \find_block_index~26_combout\ : std_logic;
SIGNAL \Decoder3~43_combout\ : std_logic;
SIGNAL \LessThan11~0_combout\ : std_logic;
SIGNAL \blocks[48]~DUPLICATE_q\ : std_logic;
SIGNAL \blocks~221_combout\ : std_logic;
SIGNAL \blocks~221_wirecell_combout\ : std_logic;
SIGNAL \Decoder1~42_combout\ : std_logic;
SIGNAL \Decoder0~1_combout\ : std_logic;
SIGNAL \Decoder0~35_combout\ : std_logic;
SIGNAL \blocks~130_combout\ : std_logic;
SIGNAL \blocks~131_combout\ : std_logic;
SIGNAL \Decoder2~42_combout\ : std_logic;
SIGNAL \blocks~132_combout\ : std_logic;
SIGNAL \Decoder3~42_combout\ : std_logic;
SIGNAL \blocks~133_combout\ : std_logic;
SIGNAL \blocks~134_combout\ : std_logic;
SIGNAL \Decoder1~41_combout\ : std_logic;
SIGNAL \Decoder0~43_combout\ : std_logic;
SIGNAL \blocks~128_combout\ : std_logic;
SIGNAL \Decoder2~41_combout\ : std_logic;
SIGNAL \blocks~129_combout\ : std_logic;
SIGNAL \blocks[50]~DUPLICATE_q\ : std_logic;
SIGNAL \Decoder3~41_combout\ : std_logic;
SIGNAL \blocks~225_combout\ : std_logic;
SIGNAL \blocks~225_wirecell_combout\ : std_logic;
SIGNAL \Decoder1~40_combout\ : std_logic;
SIGNAL \blocks~123_combout\ : std_logic;
SIGNAL \blocks~124_combout\ : std_logic;
SIGNAL \Decoder2~40_combout\ : std_logic;
SIGNAL \blocks~125_combout\ : std_logic;
SIGNAL \Decoder3~40_combout\ : std_logic;
SIGNAL \blocks~126_combout\ : std_logic;
SIGNAL \blocks~127_combout\ : std_logic;
SIGNAL \rtl~27_combout\ : std_logic;
SIGNAL \Decoder2~51_combout\ : std_logic;
SIGNAL \Decoder1~51_combout\ : std_logic;
SIGNAL \Decoder0~51_combout\ : std_logic;
SIGNAL \Decoder3~51_combout\ : std_logic;
SIGNAL \blocks~197_combout\ : std_logic;
SIGNAL \blocks~197_wirecell_combout\ : std_logic;
SIGNAL \blocks~157_combout\ : std_logic;
SIGNAL \blocks~158_combout\ : std_logic;
SIGNAL \blocks[56]~DUPLICATE_q\ : std_logic;
SIGNAL \Decoder2~50_combout\ : std_logic;
SIGNAL \Decoder1~50_combout\ : std_logic;
SIGNAL \Decoder0~20_combout\ : std_logic;
SIGNAL \Decoder0~50_combout\ : std_logic;
SIGNAL \Decoder3~50_combout\ : std_logic;
SIGNAL \blocks~201_combout\ : std_logic;
SIGNAL \blocks~201_wirecell_combout\ : std_logic;
SIGNAL \blocks~155_combout\ : std_logic;
SIGNAL \blocks~156_combout\ : std_logic;
SIGNAL \blocks[57]~DUPLICATE_q\ : std_logic;
SIGNAL \Decoder1~49_combout\ : std_logic;
SIGNAL \Decoder0~49_combout\ : std_logic;
SIGNAL \blocks~150_combout\ : std_logic;
SIGNAL \blocks~151_combout\ : std_logic;
SIGNAL \Decoder3~49_combout\ : std_logic;
SIGNAL \blocks~153_combout\ : std_logic;
SIGNAL \blocks~154_combout\ : std_logic;
SIGNAL \Decoder2~49_combout\ : std_logic;
SIGNAL \blocks~152_combout\ : std_logic;
SIGNAL \blocks[58]~DUPLICATE_q\ : std_logic;
SIGNAL \Decoder2~48_combout\ : std_logic;
SIGNAL \Decoder0~48_combout\ : std_logic;
SIGNAL \Decoder1~48_combout\ : std_logic;
SIGNAL \blocks~148_combout\ : std_logic;
SIGNAL \blocks~149_combout\ : std_logic;
SIGNAL \Decoder3~48_combout\ : std_logic;
SIGNAL \blocks~205_combout\ : std_logic;
SIGNAL \blocks~205_wirecell_combout\ : std_logic;
SIGNAL \rtl~25_combout\ : std_logic;
SIGNAL \Decoder2~44_combout\ : std_logic;
SIGNAL \Decoder1~44_combout\ : std_logic;
SIGNAL \blocks~137_combout\ : std_logic;
SIGNAL \blocks~138_combout\ : std_logic;
SIGNAL \blocks~139_combout\ : std_logic;
SIGNAL \Decoder3~44_combout\ : std_logic;
SIGNAL \blocks~140_combout\ : std_logic;
SIGNAL \blocks~141_combout\ : std_logic;
SIGNAL \Decoder2~45_combout\ : std_logic;
SIGNAL \Decoder0~9_combout\ : std_logic;
SIGNAL \Decoder0~45_combout\ : std_logic;
SIGNAL \Decoder1~45_combout\ : std_logic;
SIGNAL \blocks~142_combout\ : std_logic;
SIGNAL \blocks~143_combout\ : std_logic;
SIGNAL \Decoder3~45_combout\ : std_logic;
SIGNAL \blocks~217_combout\ : std_logic;
SIGNAL \blocks~217_wirecell_combout\ : std_logic;
SIGNAL \Decoder2~46_combout\ : std_logic;
SIGNAL \Decoder1~46_combout\ : std_logic;
SIGNAL \Decoder0~11_combout\ : std_logic;
SIGNAL \Decoder0~46_combout\ : std_logic;
SIGNAL \blocks~144_combout\ : std_logic;
SIGNAL \blocks~145_combout\ : std_logic;
SIGNAL \Decoder3~46_combout\ : std_logic;
SIGNAL \blocks~213_combout\ : std_logic;
SIGNAL \blocks~213_wirecell_combout\ : std_logic;
SIGNAL \Decoder1~47_combout\ : std_logic;
SIGNAL \Decoder0~16_combout\ : std_logic;
SIGNAL \Decoder0~47_combout\ : std_logic;
SIGNAL \blocks~146_combout\ : std_logic;
SIGNAL \Decoder2~47_combout\ : std_logic;
SIGNAL \blocks~147_combout\ : std_logic;
SIGNAL \Decoder3~47_combout\ : std_logic;
SIGNAL \blocks~209_combout\ : std_logic;
SIGNAL \blocks~209_wirecell_combout\ : std_logic;
SIGNAL \rtl~26_combout\ : std_logic;
SIGNAL \Mux3~3_combout\ : std_logic;
SIGNAL \Decoder2~14_combout\ : std_logic;
SIGNAL \Decoder0~0_combout\ : std_logic;
SIGNAL \blocks~49_combout\ : std_logic;
SIGNAL \Decoder1~14_combout\ : std_logic;
SIGNAL \blocks~50_combout\ : std_logic;
SIGNAL \blocks~51_combout\ : std_logic;
SIGNAL \Decoder3~14_combout\ : std_logic;
SIGNAL \blocks~52_combout\ : std_logic;
SIGNAL \blocks~53_combout\ : std_logic;
SIGNAL \Decoder1~15_combout\ : std_logic;
SIGNAL \Decoder0~17_combout\ : std_logic;
SIGNAL \blocks~54_combout\ : std_logic;
SIGNAL \Decoder3~15_combout\ : std_logic;
SIGNAL \blocks~293_combout\ : std_logic;
SIGNAL \blocks~293_wirecell_combout\ : std_logic;
SIGNAL \Decoder2~15_combout\ : std_logic;
SIGNAL \blocks~55_combout\ : std_logic;
SIGNAL \blocks[36]~DUPLICATE_q\ : std_logic;
SIGNAL \Decoder2~12_combout\ : std_logic;
SIGNAL \Decoder1~12_combout\ : std_logic;
SIGNAL \blocks~42_combout\ : std_logic;
SIGNAL \Decoder3~12_combout\ : std_logic;
SIGNAL \blocks~45_combout\ : std_logic;
SIGNAL \blocks~46_combout\ : std_logic;
SIGNAL \blocks~43_combout\ : std_logic;
SIGNAL \blocks~44_combout\ : std_logic;
SIGNAL \blocks[39]~DUPLICATE_q\ : std_logic;
SIGNAL \Decoder2~13_combout\ : std_logic;
SIGNAL \Decoder1~13_combout\ : std_logic;
SIGNAL \Decoder0~15_combout\ : std_logic;
SIGNAL \Decoder3~13_combout\ : std_logic;
SIGNAL \blocks~297_combout\ : std_logic;
SIGNAL \blocks~297_wirecell_combout\ : std_logic;
SIGNAL \blocks~47_combout\ : std_logic;
SIGNAL \blocks~48_combout\ : std_logic;
SIGNAL \blocks[38]~DUPLICATE_q\ : std_logic;
SIGNAL \rtl~23_combout\ : std_logic;
SIGNAL \Decoder2~10_combout\ : std_logic;
SIGNAL \Decoder1~10_combout\ : std_logic;
SIGNAL \blocks~35_combout\ : std_logic;
SIGNAL \blocks~36_combout\ : std_logic;
SIGNAL \blocks~37_combout\ : std_logic;
SIGNAL \Decoder3~10_combout\ : std_logic;
SIGNAL \blocks~38_combout\ : std_logic;
SIGNAL \blocks~39_combout\ : std_logic;
SIGNAL \Decoder2~8_combout\ : std_logic;
SIGNAL \blocks~28_combout\ : std_logic;
SIGNAL \Decoder1~8_combout\ : std_logic;
SIGNAL \Decoder3~8_combout\ : std_logic;
SIGNAL \blocks~31_combout\ : std_logic;
SIGNAL \blocks~32_combout\ : std_logic;
SIGNAL \blocks~29_combout\ : std_logic;
SIGNAL \blocks~30_combout\ : std_logic;
SIGNAL \blocks[35]~DUPLICATE_q\ : std_logic;
SIGNAL \Decoder2~11_combout\ : std_logic;
SIGNAL \Decoder0~14_combout\ : std_logic;
SIGNAL \Decoder1~11_combout\ : std_logic;
SIGNAL \blocks~40_combout\ : std_logic;
SIGNAL \blocks~41_combout\ : std_logic;
SIGNAL \Decoder3~11_combout\ : std_logic;
SIGNAL \blocks~301_combout\ : std_logic;
SIGNAL \blocks~301_wirecell_combout\ : std_logic;
SIGNAL \rtl~24_combout\ : std_logic;
SIGNAL \Decoder2~31_combout\ : std_logic;
SIGNAL \Decoder1~31_combout\ : std_logic;
SIGNAL \Decoder0~34_combout\ : std_logic;
SIGNAL \blocks~102_combout\ : std_logic;
SIGNAL \blocks~103_combout\ : std_logic;
SIGNAL \blocks[44]~DUPLICATE_q\ : std_logic;
SIGNAL \Decoder3~31_combout\ : std_logic;
SIGNAL \blocks~257_combout\ : std_logic;
SIGNAL \blocks~257_wirecell_combout\ : std_logic;
SIGNAL \Decoder2~28_combout\ : std_logic;
SIGNAL \Decoder0~31_combout\ : std_logic;
SIGNAL \Decoder3~28_combout\ : std_logic;
SIGNAL \Decoder1~28_combout\ : std_logic;
SIGNAL \blocks~265_combout\ : std_logic;
SIGNAL \blocks~265_wirecell_combout\ : std_logic;
SIGNAL \blocks~94_combout\ : std_logic;
SIGNAL \blocks~95_combout\ : std_logic;
SIGNAL \blocks[47]~DUPLICATE_q\ : std_logic;
SIGNAL \Decoder0~33_combout\ : std_logic;
SIGNAL \Decoder1~30_combout\ : std_logic;
SIGNAL \blocks~100_combout\ : std_logic;
SIGNAL \Decoder2~30_combout\ : std_logic;
SIGNAL \blocks~101_combout\ : std_logic;
SIGNAL \Decoder3~30_combout\ : std_logic;
SIGNAL \blocks~261_combout\ : std_logic;
SIGNAL \blocks~261_wirecell_combout\ : std_logic;
SIGNAL \Decoder2~29_combout\ : std_logic;
SIGNAL \Decoder1~29_combout\ : std_logic;
SIGNAL \Decoder0~28_combout\ : std_logic;
SIGNAL \Decoder0~32_combout\ : std_logic;
SIGNAL \blocks~96_combout\ : std_logic;
SIGNAL \blocks~97_combout\ : std_logic;
SIGNAL \Decoder3~29_combout\ : std_logic;
SIGNAL \blocks~98_combout\ : std_logic;
SIGNAL \blocks~99_combout\ : std_logic;
SIGNAL \rtl~21_combout\ : std_logic;
SIGNAL \Decoder1~27_combout\ : std_logic;
SIGNAL \Decoder0~30_combout\ : std_logic;
SIGNAL \blocks~92_combout\ : std_logic;
SIGNAL \Decoder3~27_combout\ : std_logic;
SIGNAL \blocks~269_combout\ : std_logic;
SIGNAL \blocks~269_wirecell_combout\ : std_logic;
SIGNAL \Decoder2~27_combout\ : std_logic;
SIGNAL \blocks~93_combout\ : std_logic;
SIGNAL \blocks[40]~DUPLICATE_q\ : std_logic;
SIGNAL \Decoder2~24_combout\ : std_logic;
SIGNAL \Decoder3~24_combout\ : std_logic;
SIGNAL \Decoder0~27_combout\ : std_logic;
SIGNAL \Decoder1~24_combout\ : std_logic;
SIGNAL \blocks~277_combout\ : std_logic;
SIGNAL \blocks~277_wirecell_combout\ : std_logic;
SIGNAL \blocks~83_combout\ : std_logic;
SIGNAL \blocks~84_combout\ : std_logic;
SIGNAL \blocks[43]~DUPLICATE_q\ : std_logic;
SIGNAL \Decoder2~26_combout\ : std_logic;
SIGNAL \Decoder1~26_combout\ : std_logic;
SIGNAL \Decoder0~29_combout\ : std_logic;
SIGNAL \Decoder3~26_combout\ : std_logic;
SIGNAL \blocks~273_combout\ : std_logic;
SIGNAL \blocks~273_wirecell_combout\ : std_logic;
SIGNAL \blocks~90_combout\ : std_logic;
SIGNAL \blocks~91_combout\ : std_logic;
SIGNAL \blocks[41]~DUPLICATE_q\ : std_logic;
SIGNAL \rtl~22_combout\ : std_logic;
SIGNAL \Mux3~2_combout\ : std_logic;
SIGNAL \Decoder2~52_combout\ : std_logic;
SIGNAL \Decoder1~52_combout\ : std_logic;
SIGNAL \blocks~159_combout\ : std_logic;
SIGNAL \blocks~160_combout\ : std_logic;
SIGNAL \blocks~161_combout\ : std_logic;
SIGNAL \Decoder3~52_combout\ : std_logic;
SIGNAL \blocks~162_combout\ : std_logic;
SIGNAL \blocks[27]~DUPLICATE_q\ : std_logic;
SIGNAL \blocks~163_combout\ : std_logic;
SIGNAL \Decoder2~54_combout\ : std_logic;
SIGNAL \Decoder1~54_combout\ : std_logic;
SIGNAL \Decoder0~54_combout\ : std_logic;
SIGNAL \blocks~168_combout\ : std_logic;
SIGNAL \blocks~169_combout\ : std_logic;
SIGNAL \Decoder3~54_combout\ : std_logic;
SIGNAL \blocks~170_combout\ : std_logic;
SIGNAL \blocks~171_combout\ : std_logic;
SIGNAL \Decoder0~55_combout\ : std_logic;
SIGNAL \Decoder1~55_combout\ : std_logic;
SIGNAL \blocks~172_combout\ : std_logic;
SIGNAL \Decoder2~55_combout\ : std_logic;
SIGNAL \blocks~173_combout\ : std_logic;
SIGNAL \Decoder3~55_combout\ : std_logic;
SIGNAL \blocks~174_combout\ : std_logic;
SIGNAL \blocks~175_combout\ : std_logic;
SIGNAL \Decoder2~53_combout\ : std_logic;
SIGNAL \Decoder0~53_combout\ : std_logic;
SIGNAL \Decoder1~53_combout\ : std_logic;
SIGNAL \blocks~164_combout\ : std_logic;
SIGNAL \blocks~165_combout\ : std_logic;
SIGNAL \Decoder3~53_combout\ : std_logic;
SIGNAL \blocks~166_combout\ : std_logic;
SIGNAL \blocks[26]~DUPLICATE_q\ : std_logic;
SIGNAL \blocks~167_combout\ : std_logic;
SIGNAL \rtl~18_combout\ : std_logic;
SIGNAL \Decoder0~57_combout\ : std_logic;
SIGNAL \Decoder1~58_combout\ : std_logic;
SIGNAL \blocks~183_combout\ : std_logic;
SIGNAL \Decoder2~58_combout\ : std_logic;
SIGNAL \blocks~184_combout\ : std_logic;
SIGNAL \Decoder3~58_combout\ : std_logic;
SIGNAL \blocks~189_combout\ : std_logic;
SIGNAL \blocks~189_wirecell_combout\ : std_logic;
SIGNAL \Decoder2~57_combout\ : std_logic;
SIGNAL \blocks~178_combout\ : std_logic;
SIGNAL \Decoder1~57_combout\ : std_logic;
SIGNAL \Decoder3~57_combout\ : std_logic;
SIGNAL \blocks~181_combout\ : std_logic;
SIGNAL \blocks~182_combout\ : std_logic;
SIGNAL \blocks~179_combout\ : std_logic;
SIGNAL \blocks~180_combout\ : std_logic;
SIGNAL \blocks[30]~DUPLICATE_q\ : std_logic;
SIGNAL \Decoder1~59_combout\ : std_logic;
SIGNAL \Decoder0~58_combout\ : std_logic;
SIGNAL \blocks~185_combout\ : std_logic;
SIGNAL \Decoder2~59_combout\ : std_logic;
SIGNAL \blocks~186_combout\ : std_logic;
SIGNAL \Decoder3~59_combout\ : std_logic;
SIGNAL \blocks~187_combout\ : std_logic;
SIGNAL \blocks~188_combout\ : std_logic;
SIGNAL \rtl~17_combout\ : std_logic;
SIGNAL \Decoder2~39_combout\ : std_logic;
SIGNAL \Decoder0~42_combout\ : std_logic;
SIGNAL \Decoder1~39_combout\ : std_logic;
SIGNAL \blocks~121_combout\ : std_logic;
SIGNAL \blocks~122_combout\ : std_logic;
SIGNAL \Decoder3~39_combout\ : std_logic;
SIGNAL \blocks~229_combout\ : std_logic;
SIGNAL \blocks~229_wirecell_combout\ : std_logic;
SIGNAL \Decoder2~37_combout\ : std_logic;
SIGNAL \Decoder1~37_combout\ : std_logic;
SIGNAL \Decoder0~40_combout\ : std_logic;
SIGNAL \blocks~117_combout\ : std_logic;
SIGNAL \blocks~118_combout\ : std_logic;
SIGNAL \Decoder3~37_combout\ : std_logic;
SIGNAL \blocks~237_combout\ : std_logic;
SIGNAL \blocks~237_wirecell_combout\ : std_logic;
SIGNAL \Decoder1~38_combout\ : std_logic;
SIGNAL \Decoder0~41_combout\ : std_logic;
SIGNAL \blocks~119_combout\ : std_logic;
SIGNAL \Decoder2~38_combout\ : std_logic;
SIGNAL \blocks~120_combout\ : std_logic;
SIGNAL \Decoder3~38_combout\ : std_logic;
SIGNAL \blocks~233_combout\ : std_logic;
SIGNAL \blocks~233_wirecell_combout\ : std_logic;
SIGNAL \Decoder2~36_combout\ : std_logic;
SIGNAL \Decoder0~39_combout\ : std_logic;
SIGNAL \Decoder1~36_combout\ : std_logic;
SIGNAL \blocks~115_combout\ : std_logic;
SIGNAL \blocks~116_combout\ : std_logic;
SIGNAL \Decoder3~36_combout\ : std_logic;
SIGNAL \blocks~241_combout\ : std_logic;
SIGNAL \blocks~241_wirecell_combout\ : std_logic;
SIGNAL \rtl~19_combout\ : std_logic;
SIGNAL \Decoder2~33_combout\ : std_logic;
SIGNAL \Decoder1~33_combout\ : std_logic;
SIGNAL \Decoder0~36_combout\ : std_logic;
SIGNAL \blocks~109_combout\ : std_logic;
SIGNAL \blocks~110_combout\ : std_logic;
SIGNAL \Decoder3~33_combout\ : std_logic;
SIGNAL \blocks~253_combout\ : std_logic;
SIGNAL \blocks~253_wirecell_combout\ : std_logic;
SIGNAL \Decoder2~32_combout\ : std_logic;
SIGNAL \Decoder1~32_combout\ : std_logic;
SIGNAL \blocks~104_combout\ : std_logic;
SIGNAL \blocks~105_combout\ : std_logic;
SIGNAL \blocks~106_combout\ : std_logic;
SIGNAL \Decoder3~32_combout\ : std_logic;
SIGNAL \blocks~107_combout\ : std_logic;
SIGNAL \blocks~108_combout\ : std_logic;
SIGNAL \Decoder0~38_combout\ : std_logic;
SIGNAL \Decoder1~35_combout\ : std_logic;
SIGNAL \blocks~113_combout\ : std_logic;
SIGNAL \Decoder2~35_combout\ : std_logic;
SIGNAL \blocks~114_combout\ : std_logic;
SIGNAL \Decoder3~35_combout\ : std_logic;
SIGNAL \blocks~245_combout\ : std_logic;
SIGNAL \blocks~245_wirecell_combout\ : std_logic;
SIGNAL \Decoder2~34_combout\ : std_logic;
SIGNAL \Decoder0~37_combout\ : std_logic;
SIGNAL \Decoder1~34_combout\ : std_logic;
SIGNAL \blocks~111_combout\ : std_logic;
SIGNAL \blocks~112_combout\ : std_logic;
SIGNAL \Decoder3~34_combout\ : std_logic;
SIGNAL \blocks~249_combout\ : std_logic;
SIGNAL \blocks~249_wirecell_combout\ : std_logic;
SIGNAL \rtl~20_combout\ : std_logic;
SIGNAL \Mux3~1_combout\ : std_logic;
SIGNAL \Decoder2~7_combout\ : std_logic;
SIGNAL \Decoder0~12_combout\ : std_logic;
SIGNAL \Decoder1~7_combout\ : std_logic;
SIGNAL \blocks~26_combout\ : std_logic;
SIGNAL \blocks~27_combout\ : std_logic;
SIGNAL \blocks[4]~DUPLICATE_q\ : std_logic;
SIGNAL \Decoder3~7_combout\ : std_logic;
SIGNAL \blocks~309_combout\ : std_logic;
SIGNAL \blocks~309_wirecell_combout\ : std_logic;
SIGNAL \Decoder0~10_combout\ : std_logic;
SIGNAL \Decoder1~5_combout\ : std_logic;
SIGNAL \blocks~19_combout\ : std_logic;
SIGNAL \Decoder2~5_combout\ : std_logic;
SIGNAL \blocks~20_combout\ : std_logic;
SIGNAL \Decoder3~5_combout\ : std_logic;
SIGNAL \blocks~313_combout\ : std_logic;
SIGNAL \blocks~313_wirecell_combout\ : std_logic;
SIGNAL \Decoder2~4_combout\ : std_logic;
SIGNAL \Decoder0~8_combout\ : std_logic;
SIGNAL \Decoder1~4_combout\ : std_logic;
SIGNAL \blocks~17_combout\ : std_logic;
SIGNAL \blocks~18_combout\ : std_logic;
SIGNAL \Decoder3~4_combout\ : std_logic;
SIGNAL \blocks~317_combout\ : std_logic;
SIGNAL \blocks~317_wirecell_combout\ : std_logic;
SIGNAL \blocks~21_combout\ : std_logic;
SIGNAL \Decoder1~6_combout\ : std_logic;
SIGNAL \blocks~22_combout\ : std_logic;
SIGNAL \Decoder3~6_combout\ : std_logic;
SIGNAL \blocks~24_combout\ : std_logic;
SIGNAL \blocks~25_combout\ : std_logic;
SIGNAL \Decoder2~6_combout\ : std_logic;
SIGNAL \blocks~23_combout\ : std_logic;
SIGNAL \blocks[5]~DUPLICATE_q\ : std_logic;
SIGNAL \rtl~15_combout\ : std_logic;
SIGNAL \Decoder2~16_combout\ : std_logic;
SIGNAL \Decoder1~16_combout\ : std_logic;
SIGNAL \Decoder3~16_combout\ : std_logic;
SIGNAL \blocks~59_combout\ : std_logic;
SIGNAL \Decoder0~18_combout\ : std_logic;
SIGNAL \blocks~56_combout\ : std_logic;
SIGNAL \blocks~60_combout\ : std_logic;
SIGNAL \blocks~57_combout\ : std_logic;
SIGNAL \blocks~58_combout\ : std_logic;
SIGNAL \blocks[11]~DUPLICATE_q\ : std_logic;
SIGNAL \Decoder1~17_combout\ : std_logic;
SIGNAL \Decoder0~19_combout\ : std_logic;
SIGNAL \blocks~61_combout\ : std_logic;
SIGNAL \Decoder3~17_combout\ : std_logic;
SIGNAL \blocks~63_combout\ : std_logic;
SIGNAL \blocks~64_combout\ : std_logic;
SIGNAL \Decoder2~17_combout\ : std_logic;
SIGNAL \blocks~62_combout\ : std_logic;
SIGNAL \blocks[10]~DUPLICATE_q\ : std_logic;
SIGNAL \Decoder2~19_combout\ : std_logic;
SIGNAL \Decoder1~19_combout\ : std_logic;
SIGNAL \Decoder0~22_combout\ : std_logic;
SIGNAL \blocks~69_combout\ : std_logic;
SIGNAL \blocks~70_combout\ : std_logic;
SIGNAL \Decoder3~19_combout\ : std_logic;
SIGNAL \blocks~71_combout\ : std_logic;
SIGNAL \blocks~72_combout\ : std_logic;
SIGNAL \Decoder2~18_combout\ : std_logic;
SIGNAL \Decoder0~21_combout\ : std_logic;
SIGNAL \Decoder1~18_combout\ : std_logic;
SIGNAL \Decoder3~18_combout\ : std_logic;
SIGNAL \blocks~67_combout\ : std_logic;
SIGNAL \blocks~68_combout\ : std_logic;
SIGNAL \blocks~65_combout\ : std_logic;
SIGNAL \blocks~66_combout\ : std_logic;
SIGNAL \blocks[9]~DUPLICATE_q\ : std_logic;
SIGNAL \rtl~14_combout\ : std_logic;
SIGNAL \Decoder2~1_combout\ : std_logic;
SIGNAL \Decoder0~3_combout\ : std_logic;
SIGNAL \Decoder1~1_combout\ : std_logic;
SIGNAL \blocks~11_combout\ : std_logic;
SIGNAL \blocks~12_combout\ : std_logic;
SIGNAL \Decoder3~1_combout\ : std_logic;
SIGNAL \blocks~329_combout\ : std_logic;
SIGNAL \blocks~329_wirecell_combout\ : std_logic;
SIGNAL \Decoder2~0_combout\ : std_logic;
SIGNAL \blocks~5_combout\ : std_logic;
SIGNAL \Decoder1~0_combout\ : std_logic;
SIGNAL \blocks~7_combout\ : std_logic;
SIGNAL \blocks~8_combout\ : std_logic;
SIGNAL \Decoder3~0_combout\ : std_logic;
SIGNAL \blocks~9_combout\ : std_logic;
SIGNAL \blocks~10_combout\ : std_logic;
SIGNAL \Decoder0~6_combout\ : std_logic;
SIGNAL \Decoder1~3_combout\ : std_logic;
SIGNAL \blocks~15_combout\ : std_logic;
SIGNAL \Decoder2~3_combout\ : std_logic;
SIGNAL \blocks~16_combout\ : std_logic;
SIGNAL \Decoder3~3_combout\ : std_logic;
SIGNAL \blocks~321_combout\ : std_logic;
SIGNAL \blocks~321_wirecell_combout\ : std_logic;
SIGNAL \Decoder0~4_combout\ : std_logic;
SIGNAL \Decoder1~2_combout\ : std_logic;
SIGNAL \blocks~13_combout\ : std_logic;
SIGNAL \Decoder2~2_combout\ : std_logic;
SIGNAL \blocks~14_combout\ : std_logic;
SIGNAL \Decoder3~2_combout\ : std_logic;
SIGNAL \blocks[1]~DUPLICATE_q\ : std_logic;
SIGNAL \blocks~325_combout\ : std_logic;
SIGNAL \blocks~325_wirecell_combout\ : std_logic;
SIGNAL \rtl~16_combout\ : std_logic;
SIGNAL \Decoder2~20_combout\ : std_logic;
SIGNAL \Decoder0~23_combout\ : std_logic;
SIGNAL \Decoder1~20_combout\ : std_logic;
SIGNAL \blocks~73_combout\ : std_logic;
SIGNAL \blocks~74_combout\ : std_logic;
SIGNAL \Decoder3~20_combout\ : std_logic;
SIGNAL \blocks~289_combout\ : std_logic;
SIGNAL \blocks~289_wirecell_combout\ : std_logic;
SIGNAL \Decoder0~24_combout\ : std_logic;
SIGNAL \Decoder1~21_combout\ : std_logic;
SIGNAL \blocks~75_combout\ : std_logic;
SIGNAL \Decoder3~21_combout\ : std_logic;
SIGNAL \blocks~285_combout\ : std_logic;
SIGNAL \blocks~285_wirecell_combout\ : std_logic;
SIGNAL \Decoder2~21_combout\ : std_logic;
SIGNAL \blocks~76_combout\ : std_logic;
SIGNAL \blocks[14]~DUPLICATE_q\ : std_logic;
SIGNAL \Decoder1~23_combout\ : std_logic;
SIGNAL \Decoder0~26_combout\ : std_logic;
SIGNAL \blocks~79_combout\ : std_logic;
SIGNAL \Decoder2~23_combout\ : std_logic;
SIGNAL \blocks~80_combout\ : std_logic;
SIGNAL \Decoder3~23_combout\ : std_logic;
SIGNAL \blocks~81_combout\ : std_logic;
SIGNAL \blocks~82_combout\ : std_logic;
SIGNAL \Decoder2~22_combout\ : std_logic;
SIGNAL \Decoder0~25_combout\ : std_logic;
SIGNAL \Decoder1~22_combout\ : std_logic;
SIGNAL \blocks~77_combout\ : std_logic;
SIGNAL \blocks~78_combout\ : std_logic;
SIGNAL \Decoder3~22_combout\ : std_logic;
SIGNAL \blocks~281_combout\ : std_logic;
SIGNAL \blocks~281_wirecell_combout\ : std_logic;
SIGNAL \rtl~13_combout\ : std_logic;
SIGNAL \Mux3~0_combout\ : std_logic;
SIGNAL \Mux3~4_combout\ : std_logic;
SIGNAL \find_block_index~25_combout\ : std_logic;
SIGNAL \Decoder3~9_combout\ : std_logic;
SIGNAL \blocks~305_combout\ : std_logic;
SIGNAL \blocks~305_wirecell_combout\ : std_logic;
SIGNAL \blocks[32]~DUPLICATE_q\ : std_logic;
SIGNAL \Mux0~11_combout\ : std_logic;
SIGNAL \Mux0~12_combout\ : std_logic;
SIGNAL \Mux0~10_combout\ : std_logic;
SIGNAL \Mux0~13_combout\ : std_logic;
SIGNAL \Mux0~14_combout\ : std_logic;
SIGNAL \Mux0~5_combout\ : std_logic;
SIGNAL \Mux0~7_combout\ : std_logic;
SIGNAL \Mux0~8_combout\ : std_logic;
SIGNAL \blocks[18]~DUPLICATE_q\ : std_logic;
SIGNAL \Mux0~6_combout\ : std_logic;
SIGNAL \Mux0~9_combout\ : std_logic;
SIGNAL \Mux0~16_combout\ : std_logic;
SIGNAL \blocks[59]~DUPLICATE_q\ : std_logic;
SIGNAL \Mux0~15_combout\ : std_logic;
SIGNAL \blocks[49]~DUPLICATE_q\ : std_logic;
SIGNAL \Mux0~17_combout\ : std_logic;
SIGNAL \Mux0~18_combout\ : std_logic;
SIGNAL \Mux0~1_combout\ : std_logic;
SIGNAL \Mux0~3_combout\ : std_logic;
SIGNAL \Mux0~0_combout\ : std_logic;
SIGNAL \Mux0~2_combout\ : std_logic;
SIGNAL \Mux0~4_combout\ : std_logic;
SIGNAL \Mux0~19_combout\ : std_logic;
SIGNAL \LessThan0~0_combout\ : std_logic;
SIGNAL \find_block_index~9_combout\ : std_logic;
SIGNAL \Decoder0~7_combout\ : std_logic;
SIGNAL \Decoder0~56_combout\ : std_logic;
SIGNAL \blocks~176_combout\ : std_logic;
SIGNAL \blocks~177_combout\ : std_logic;
SIGNAL \Decoder3~56_combout\ : std_logic;
SIGNAL \blocks~193_combout\ : std_logic;
SIGNAL \blocks~193_wirecell_combout\ : std_logic;
SIGNAL \Mux1~8_combout\ : std_logic;
SIGNAL \Mux1~6_combout\ : std_logic;
SIGNAL \Mux1~7_combout\ : std_logic;
SIGNAL \Mux1~5_combout\ : std_logic;
SIGNAL \Mux1~9_combout\ : std_logic;
SIGNAL \Add11~9_sumout\ : std_logic;
SIGNAL \Mux1~0_combout\ : std_logic;
SIGNAL \blocks[8]~DUPLICATE_q\ : std_logic;
SIGNAL \Mux1~2_combout\ : std_logic;
SIGNAL \Mux1~1_combout\ : std_logic;
SIGNAL \Mux1~3_combout\ : std_logic;
SIGNAL \Mux1~4_combout\ : std_logic;
SIGNAL \Mux1~17_combout\ : std_logic;
SIGNAL \Mux1~15_combout\ : std_logic;
SIGNAL \Mux1~16_combout\ : std_logic;
SIGNAL \Mux1~18_combout\ : std_logic;
SIGNAL \Mux1~12_combout\ : std_logic;
SIGNAL \Mux1~11_combout\ : std_logic;
SIGNAL \Mux1~10_combout\ : std_logic;
SIGNAL \Mux1~13_combout\ : std_logic;
SIGNAL \Mux1~14_combout\ : std_logic;
SIGNAL \Mux1~19_combout\ : std_logic;
SIGNAL \find_block_index~15_combout\ : std_logic;
SIGNAL \find_block_index~16_combout\ : std_logic;
SIGNAL \find_block_index~17_combout\ : std_logic;
SIGNAL \score[2]~2_combout\ : std_logic;
SIGNAL \score[2]~3_combout\ : std_logic;
SIGNAL \score[2]~4_combout\ : std_logic;
SIGNAL \score[2]~5_combout\ : std_logic;
SIGNAL \ball_horizontal_speed[1]~1_combout\ : std_logic;
SIGNAL \ball_horizontal_speed[1]~DUPLICATE_q\ : std_logic;
SIGNAL \Add6~13_sumout\ : std_logic;
SIGNAL \LessThan14~1_combout\ : std_logic;
SIGNAL \Add17~2_combout\ : std_logic;
SIGNAL \Mux2~0_combout\ : std_logic;
SIGNAL \Mux2~1_combout\ : std_logic;
SIGNAL \Mux2~3_combout\ : std_logic;
SIGNAL \Add17~3_combout\ : std_logic;
SIGNAL \Mux2~2_combout\ : std_logic;
SIGNAL \Mux2~4_combout\ : std_logic;
SIGNAL \find_block_index~3_combout\ : std_logic;
SIGNAL \find_block_index~4_combout\ : std_logic;
SIGNAL \blocks~1_combout\ : std_logic;
SIGNAL \blocks~0_combout\ : std_logic;
SIGNAL \blocks~2_combout\ : std_logic;
SIGNAL \Decoder2~25_combout\ : std_logic;
SIGNAL \Decoder1~25_combout\ : std_logic;
SIGNAL \blocks~85_combout\ : std_logic;
SIGNAL \blocks~86_combout\ : std_logic;
SIGNAL \blocks~87_combout\ : std_logic;
SIGNAL \Decoder3~25_combout\ : std_logic;
SIGNAL \blocks~88_combout\ : std_logic;
SIGNAL \blocks~89_combout\ : std_logic;
SIGNAL \result~3_combout\ : std_logic;
SIGNAL \result~4_combout\ : std_logic;
SIGNAL \result~5_combout\ : std_logic;
SIGNAL \result~6_combout\ : std_logic;
SIGNAL \result~9_combout\ : std_logic;
SIGNAL \result~8_combout\ : std_logic;
SIGNAL \result~10_combout\ : std_logic;
SIGNAL \result~11_combout\ : std_logic;
SIGNAL \result~0_combout\ : std_logic;
SIGNAL \result~2_combout\ : std_logic;
SIGNAL \result~1_combout\ : std_logic;
SIGNAL \result~7_combout\ : std_logic;
SIGNAL \result~12_combout\ : std_logic;
SIGNAL \Equal10~1_combout\ : std_logic;
SIGNAL \ball_vertical_speed[1]~2_combout\ : std_logic;
SIGNAL \LessThan9~1_combout\ : std_logic;
SIGNAL \ball_vertical_speed[1]~3_combout\ : std_logic;
SIGNAL \find_block_index~31_combout\ : std_logic;
SIGNAL \LessThan9~0_combout\ : std_logic;
SIGNAL \LessThan9~2_combout\ : std_logic;
SIGNAL \LessThan10~0_combout\ : std_logic;
SIGNAL \LessThan10~1_combout\ : std_logic;
SIGNAL \ball_vertical_speed[1]~4_combout\ : std_logic;
SIGNAL \find_block_index~5_combout\ : std_logic;
SIGNAL \blocks~3_combout\ : std_logic;
SIGNAL \ball_vertical_speed[1]~5_combout\ : std_logic;
SIGNAL \Equal10~0_combout\ : std_logic;
SIGNAL \ball_vertical_speed[1]~0_combout\ : std_logic;
SIGNAL \ball_vertical_speed[1]~1_combout\ : std_logic;
SIGNAL \ball_vertical_speed[1]~6_combout\ : std_logic;
SIGNAL \ball_next_row~0_combout\ : std_logic;
SIGNAL \Add14~10\ : std_logic;
SIGNAL \Add14~1_sumout\ : std_logic;
SIGNAL \Add15~6\ : std_logic;
SIGNAL \Add15~1_sumout\ : std_logic;
SIGNAL \ball_horizontal_speed[1]~0_combout\ : std_logic;
SIGNAL \Add23~22\ : std_logic;
SIGNAL \Add23~25_sumout\ : std_logic;
SIGNAL \Add23~26\ : std_logic;
SIGNAL \Add23~13_sumout\ : std_logic;
SIGNAL \ball_row[2]~feeder_combout\ : std_logic;
SIGNAL \ball_row[2]~DUPLICATE_q\ : std_logic;
SIGNAL \Add23~14\ : std_logic;
SIGNAL \Add23~17_sumout\ : std_logic;
SIGNAL \Add23~18\ : std_logic;
SIGNAL \Add23~5_sumout\ : std_logic;
SIGNAL \Add23~6\ : std_logic;
SIGNAL \Add23~9_sumout\ : std_logic;
SIGNAL \Add23~10\ : std_logic;
SIGNAL \Add23~1_sumout\ : std_logic;
SIGNAL \Add23~1_wirecell_combout\ : std_logic;
SIGNAL \ball_row[6]~DUPLICATE_q\ : std_logic;
SIGNAL \VGA_Generator|Equal9~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Output_RGB~2_combout\ : std_logic;
SIGNAL \VGA_Generator|Output_RGB~3_combout\ : std_logic;
SIGNAL \VGA_Generator|Output_RGB~5_combout\ : std_logic;
SIGNAL \VGA_Generator|Equal8~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Output_RGB~4_combout\ : std_logic;
SIGNAL \VGA_Generator|Equal8~1_combout\ : std_logic;
SIGNAL \VGA_Generator|Output_RGB~6_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|row[4]~0_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|Add0~5_sumout\ : std_logic;
SIGNAL \VGA_Generator|VGA|row[3]~1_combout\ : std_logic;
SIGNAL \VGA_Generator|Output_RGB~7_combout\ : std_logic;
SIGNAL \VGA_Generator|Output_RGB~8_combout\ : std_logic;
SIGNAL \VGA_Generator|LessThan11~0_combout\ : std_logic;
SIGNAL \VGA_Generator|b[7]~0_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|Add0~13_sumout\ : std_logic;
SIGNAL \VGA_Generator|VGA|row[1]~2_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|Add0~9_sumout\ : std_logic;
SIGNAL \VGA_Generator|VGA|row[2]~3_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|Equal0~0_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|column[4]~1_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|Mux6~2_combout\ : std_logic;
SIGNAL \level[0]~DUPLICATE_q\ : std_logic;
SIGNAL \level[1]~DUPLICATE_q\ : std_logic;
SIGNAL \find_block_index~32_combout\ : std_logic;
SIGNAL \Add17~4_combout\ : std_logic;
SIGNAL \Add17~5_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_4~22_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_4~18\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_4~14\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_4~10\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_4~6\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_4~1_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_4~9_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_4~13_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_4~17_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_5~26_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_5~22\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_5~18\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_5~14\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_5~9_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_4~5_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_5~10\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_5~6_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_5~1_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[17]~0_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[17]~1_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[16]~2_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_5~13_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[15]~3_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_5~17_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_5~21_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_6~26_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_6~22_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_6~18_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_6~14_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_6~10_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_6~6_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_6~1_sumout\ : std_logic;
SIGNAL \Add20~0_combout\ : std_logic;
SIGNAL \Add20~1_combout\ : std_logic;
SIGNAL \score[2]~6_combout\ : std_logic;
SIGNAL \score[2]~27_combout\ : std_logic;
SIGNAL \Add3~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_4~22_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_4~18\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_4~14\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_4~10\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_4~6\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_4~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_4~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[17]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_4~5_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_4~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_4~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_5~26_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_5~22\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_5~18\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_5~14\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_5~10\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_5~6_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_5~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_5~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[17]~1_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[16]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_5~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[15]~3_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_5~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_5~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_6~26_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_6~22_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_6~18_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_6~14_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_6~10_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_6~6_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_6~1_sumout\ : std_logic;
SIGNAL \Add4~0_combout\ : std_logic;
SIGNAL \Add4~1_combout\ : std_logic;
SIGNAL \find_block_index~34_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_4~22_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_4~18\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_4~14\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_4~10\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_4~6\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_4~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_4~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_4~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_4~17_sumout\ : std_logic;
SIGNAL \LessThan4~1_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_5~26_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_5~22\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_5~18\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_5~14\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_5~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_4~5_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_5~10\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_5~6_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_5~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[17]~0_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[17]~1_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[16]~2_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_5~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[15]~3_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_5~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_5~21_sumout\ : std_logic;
SIGNAL \LessThan4~2_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_6~26_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_6~22_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_6~18_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_6~14_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_6~10_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_6~6_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_6~1_sumout\ : std_logic;
SIGNAL \Add12~0_combout\ : std_logic;
SIGNAL \Add12~1_combout\ : std_logic;
SIGNAL \score[2]~8_combout\ : std_logic;
SIGNAL \score[14]~9_combout\ : std_logic;
SIGNAL \score[14]~10_combout\ : std_logic;
SIGNAL \score[14]~11_combout\ : std_logic;
SIGNAL \score[11]~DUPLICATE_q\ : std_logic;
SIGNAL \Mult0~339\ : std_logic;
SIGNAL \Mult1~339\ : std_logic;
SIGNAL \Mult2~339\ : std_logic;
SIGNAL \find_block_index~33_combout\ : std_logic;
SIGNAL \Add27~0_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_4~22_cout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_4~18\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_4~14\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_4~9_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_4~10\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_4~6\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_4~1_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[17]~0_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_4~5_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_4~13_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_4~17_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_5~26_cout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_5~22\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_5~18\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_5~14\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_5~10\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_5~6_cout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_5~1_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_5~9_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[17]~1_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[16]~2_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_5~13_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[15]~3_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_5~17_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_5~21_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_6~26_cout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_6~22_cout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_6~18_cout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_6~14_cout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_6~10_cout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_6~6_cout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_6~1_sumout\ : std_logic;
SIGNAL \Add29~0_combout\ : std_logic;
SIGNAL \Add29~1_combout\ : std_logic;
SIGNAL \Mult3~339\ : std_logic;
SIGNAL \score~21_combout\ : std_logic;
SIGNAL \score[15]~DUPLICATE_q\ : std_logic;
SIGNAL \Mult0~338\ : std_logic;
SIGNAL \Mult1~338\ : std_logic;
SIGNAL \Mult2~338\ : std_logic;
SIGNAL \Mult3~338\ : std_logic;
SIGNAL \score~22_combout\ : std_logic;
SIGNAL \Mult1~337\ : std_logic;
SIGNAL \Mult3~337\ : std_logic;
SIGNAL \Mult0~337\ : std_logic;
SIGNAL \Mult2~337\ : std_logic;
SIGNAL \score~20_combout\ : std_logic;
SIGNAL \score[13]~DUPLICATE_q\ : std_logic;
SIGNAL \Mult2~336\ : std_logic;
SIGNAL \Mult1~336\ : std_logic;
SIGNAL \Mult3~336\ : std_logic;
SIGNAL \Mult0~336\ : std_logic;
SIGNAL \score~19_combout\ : std_logic;
SIGNAL \score[12]~DUPLICATE_q\ : std_logic;
SIGNAL \Mult0~335\ : std_logic;
SIGNAL \Mult2~335\ : std_logic;
SIGNAL \Mult3~335\ : std_logic;
SIGNAL \Mult1~335\ : std_logic;
SIGNAL \score~18_combout\ : std_logic;
SIGNAL \Mult1~334\ : std_logic;
SIGNAL \Mult2~334\ : std_logic;
SIGNAL \Mult0~334\ : std_logic;
SIGNAL \Mult3~334\ : std_logic;
SIGNAL \score~17_combout\ : std_logic;
SIGNAL \score[10]~DUPLICATE_q\ : std_logic;
SIGNAL \Mult0~333\ : std_logic;
SIGNAL \Mult2~333\ : std_logic;
SIGNAL \Mult1~333\ : std_logic;
SIGNAL \Mult3~333\ : std_logic;
SIGNAL \score~16_combout\ : std_logic;
SIGNAL \Mult1~332\ : std_logic;
SIGNAL \Mult2~332\ : std_logic;
SIGNAL \Mult3~332\ : std_logic;
SIGNAL \Mult0~332\ : std_logic;
SIGNAL \score~15_combout\ : std_logic;
SIGNAL \Mult2~331\ : std_logic;
SIGNAL \Mult1~331\ : std_logic;
SIGNAL \Mult0~331\ : std_logic;
SIGNAL \Mult3~331\ : std_logic;
SIGNAL \score~14_combout\ : std_logic;
SIGNAL \Mult2~330\ : std_logic;
SIGNAL \Mult3~330\ : std_logic;
SIGNAL \Mult1~330\ : std_logic;
SIGNAL \Mult0~330\ : std_logic;
SIGNAL \score~13_combout\ : std_logic;
SIGNAL \score[6]~DUPLICATE_q\ : std_logic;
SIGNAL \Mult0~328\ : std_logic;
SIGNAL \Mult1~328\ : std_logic;
SIGNAL \Mult2~328\ : std_logic;
SIGNAL \Mult3~328\ : std_logic;
SIGNAL \score~7_combout\ : std_logic;
SIGNAL \Mult2~327\ : std_logic;
SIGNAL \Mult0~327\ : std_logic;
SIGNAL \Mult3~327\ : std_logic;
SIGNAL \Mult1~327\ : std_logic;
SIGNAL \score~23_combout\ : std_logic;
SIGNAL \Mult2~326\ : std_logic;
SIGNAL \Mult1~326\ : std_logic;
SIGNAL \Mult3~326\ : std_logic;
SIGNAL \Mult0~326\ : std_logic;
SIGNAL \score~24_combout\ : std_logic;
SIGNAL \Mult2~325\ : std_logic;
SIGNAL \Mult0~325\ : std_logic;
SIGNAL \Mult1~325\ : std_logic;
SIGNAL \Mult3~325\ : std_logic;
SIGNAL \score~25_combout\ : std_logic;
SIGNAL \Mult2~mac_resulta\ : std_logic;
SIGNAL \Mult1~mac_resulta\ : std_logic;
SIGNAL \Mult3~mac_resulta\ : std_logic;
SIGNAL \Mult0~mac_resulta\ : std_logic;
SIGNAL \score~26_combout\ : std_logic;
SIGNAL \Mult2~329\ : std_logic;
SIGNAL \Mult0~329\ : std_logic;
SIGNAL \Mult1~329\ : std_logic;
SIGNAL \Mult3~329\ : std_logic;
SIGNAL \score~12_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~0_combout\ : std_logic;
SIGNAL \score[14]~DUPLICATE_q\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~1_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~2_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~4_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~5_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~3_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~42_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~40_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~41_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~46_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~6_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~8_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~7_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~10_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~13_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~12_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~11_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~14_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~9_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~16_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~17_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~15_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~37_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~43_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~39_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~38_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~53_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~54_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~20_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|LessThan5~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~21_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~23_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~24_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~22_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~27_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~26_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~25_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~36_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~34_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~19_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~35_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~44_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~18_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~52_combout\ : std_logic;
SIGNAL \rtl~56_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|LessThan1~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~28_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~32_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~30_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~29_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~31_combout\ : std_logic;
SIGNAL \rtl~54_combout\ : std_logic;
SIGNAL \rtl~55_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|Mux6~6_combout\ : std_logic;
SIGNAL \rtl~43_combout\ : std_logic;
SIGNAL \rtl~10_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|LessThan35~0_combout\ : std_logic;
SIGNAL \rtl~50_combout\ : std_logic;
SIGNAL \rtl~53_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|Mux6~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|Mux6~3_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|Mux6~5_combout\ : std_logic;
SIGNAL \rtl~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ascii[0]~0_combout\ : std_logic;
SIGNAL \rtl~51_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|Mux6~4_combout\ : std_logic;
SIGNAL \rtl~11_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~49_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~50_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~48_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~51_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~47_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~33_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|bcd~45_combout\ : std_logic;
SIGNAL \rtl~52_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ascii[1]~1_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ascii[1]~2_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ascii[1]~16_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|Mux4~6_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|Mux4~4_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|Mux4~5_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|Mux4~9_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|Mux4~3_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|Mux4~7_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|Mux4~1_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|Mux4~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|Mux4~2_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|Mux4~8_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ascii[2]~3_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ascii[3]~9_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ascii[3]~10_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ascii[3]~11_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ascii[3]~12_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ascii[3]~13_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ascii[3]~7_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ascii[3]~4_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ascii[3]~6_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ascii[3]~5_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ascii[3]~8_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ascii[3]~14_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|Mux2~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|Mux2~1_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|Mux1~1_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|Mux1~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|Mux1~2_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ascii[5]~15_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|Mux0~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|Mux0~1_combout\ : std_logic;
SIGNAL \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \VGA_Generator|VGA|column[3]~9_combout\ : std_logic;
SIGNAL \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \VGA_Generator|VGA|column[2]~4_combout\ : std_logic;
SIGNAL \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a4~portadataout\ : std_logic;
SIGNAL \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \VGA_Generator|VGA|column[1]~5_combout\ : std_logic;
SIGNAL \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \VGA_Generator|CharacterROM|Mux0~4_combout\ : std_logic;
SIGNAL \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \VGA_Generator|CharacterROM|Mux0~0_combout\ : std_logic;
SIGNAL \rtl~49_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|Mux6~1_combout\ : std_logic;
SIGNAL \rtl~28_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|rgb[16]~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|rgb[16]~1_combout\ : std_logic;
SIGNAL \VGA_Generator|Add2~1_combout\ : std_logic;
SIGNAL \VGA_Generator|Add0~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Add1~4_combout\ : std_logic;
SIGNAL \VGA_Generator|Add1~2_combout\ : std_logic;
SIGNAL \VGA_Generator|Add1~3_combout\ : std_logic;
SIGNAL \VGA_Generator|Add3~30_cout\ : std_logic;
SIGNAL \VGA_Generator|Add3~26_cout\ : std_logic;
SIGNAL \VGA_Generator|Add3~22_cout\ : std_logic;
SIGNAL \VGA_Generator|Add3~18_cout\ : std_logic;
SIGNAL \VGA_Generator|Add3~14\ : std_logic;
SIGNAL \VGA_Generator|Add3~6\ : std_logic;
SIGNAL \VGA_Generator|Add3~9_sumout\ : std_logic;
SIGNAL \VGA_Generator|Add3~5_sumout\ : std_logic;
SIGNAL \VGA_Generator|Add1~1_combout\ : std_logic;
SIGNAL \VGA_Generator|Add1~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Add3~13_sumout\ : std_logic;
SIGNAL \VGA_Generator|Equal10~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Output_RGB:block_index[4]~3_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|Add0~17_sumout\ : std_logic;
SIGNAL \VGA_Generator|Output_RGB:block_index[4]~4_combout\ : std_logic;
SIGNAL \VGA_Generator|LessThan2~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Output_RGB:block_index[4]~5_combout\ : std_logic;
SIGNAL \VGA_Generator|Output_RGB:block_index[4]~6_combout\ : std_logic;
SIGNAL \VGA_Generator|Output_RGB:block_index[4]~0_combout\ : std_logic;
SIGNAL \VGA_Generator|LessThan0~0_combout\ : std_logic;
SIGNAL \VGA_Generator|LessThan0~1_combout\ : std_logic;
SIGNAL \VGA_Generator|Output_RGB:block_index[4]~1_combout\ : std_logic;
SIGNAL \VGA_Generator|Output_RGB:block_index[4]~2_combout\ : std_logic;
SIGNAL \VGA_Generator|LessThan3~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Output_RGB:block_index[4]~7_combout\ : std_logic;
SIGNAL \VGA_Generator|Add2~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Add3~10\ : std_logic;
SIGNAL \VGA_Generator|Add3~1_sumout\ : std_logic;
SIGNAL \VGA_Generator|Mux0~3_combout\ : std_logic;
SIGNAL \VGA_Generator|Mux0~2_combout\ : std_logic;
SIGNAL \VGA_Generator|Mux0~1_combout\ : std_logic;
SIGNAL \VGA_Generator|Mux0~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Mux0~4_combout\ : std_logic;
SIGNAL \VGA_Generator|Mux0~7_combout\ : std_logic;
SIGNAL \VGA_Generator|Mux0~8_combout\ : std_logic;
SIGNAL \VGA_Generator|Mux0~5_combout\ : std_logic;
SIGNAL \VGA_Generator|Mux0~6_combout\ : std_logic;
SIGNAL \VGA_Generator|Mux0~9_combout\ : std_logic;
SIGNAL \VGA_Generator|Mux0~15_combout\ : std_logic;
SIGNAL \VGA_Generator|Mux0~16_combout\ : std_logic;
SIGNAL \VGA_Generator|Mux0~17_combout\ : std_logic;
SIGNAL \VGA_Generator|Mux0~18_combout\ : std_logic;
SIGNAL \VGA_Generator|Mux0~11_combout\ : std_logic;
SIGNAL \VGA_Generator|Mux0~12_combout\ : std_logic;
SIGNAL \VGA_Generator|Mux0~13_combout\ : std_logic;
SIGNAL \VGA_Generator|Mux0~10_combout\ : std_logic;
SIGNAL \VGA_Generator|Mux0~14_combout\ : std_logic;
SIGNAL \VGA_Generator|Mux0~19_combout\ : std_logic;
SIGNAL \VGA_Generator|r~0_combout\ : std_logic;
SIGNAL \VGA_Generator|r[0]~2_combout\ : std_logic;
SIGNAL \VGA_Generator|r[7]~3_combout\ : std_logic;
SIGNAL \VGA_Generator|r[7]~4_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|rgb[10]~2_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|rgb[10]~3_combout\ : std_logic;
SIGNAL \VGA_Generator|g~0_combout\ : std_logic;
SIGNAL \VGA_Generator|g[0]~1_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|Mux8~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|rgb[15]~4_combout\ : std_logic;
SIGNAL \VGA_Generator|g[7]~2_combout\ : std_logic;
SIGNAL \VGA_Generator|b[7]~3_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|rgb[0]~5_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|rgb[0]~6_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|rgb[0]~7_combout\ : std_logic;
SIGNAL \VGA_Generator|b[0]~1_combout\ : std_logic;
SIGNAL \VGA_Generator|b[7]~2_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|LessThan8~0_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|LessThan8~1_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|LessThan9~1_combout\ : std_logic;
SIGNAL \altera_reserved_tms~input_o\ : std_logic;
SIGNAL \altera_reserved_tck~input_o\ : std_logic;
SIGNAL \altera_reserved_tdi~input_o\ : std_logic;
SIGNAL \altera_internal_jtag~TCKUTAP\ : std_logic;
SIGNAL \altera_internal_jtag~TDIUTAP\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TMSUTAP\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal7~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|~GND~combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3]~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[83]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[80]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[78]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[75]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[74]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[73]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[71]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[70]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[69]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[69]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[68]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[67]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[66]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[66]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[65]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[63]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[63]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[60]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[59]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[58]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[57]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[56]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[55]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[54]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[53]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[52]~feeder_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|LessThan8~1_wirecell_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[61]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|regoutff~q\ : std_logic;
SIGNAL \QIC_SIGNALTAP_GND~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[47]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[46]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[45]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[45]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[42]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[35]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[32]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[31]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[28]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[27]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[23]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[22]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[19]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[7]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_trigger_in_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|acq_trigger_in_reg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_trigger_in_reg[8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_trigger_in_reg[10]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_trigger_in_reg[16]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_trigger_in_reg[14]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~3_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|LessThan9~1_wirecell_combout\ : std_logic;
SIGNAL \auto_signaltap_0|acq_trigger_in_reg[27]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[79]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~DUPLICATE_q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~25_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[9]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~26\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~30\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~34\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~38\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~42\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~14\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~18\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~22\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~2\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~5_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~6\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~9_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~1_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~13_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~21_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~17_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~37_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~9_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~33_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~41_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[9]~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~26\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~30\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~33_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~9_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~34\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~37_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~38\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~41_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~11_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~42\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~45_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~12_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~46\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~14\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~18\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~21_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~22\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~1_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~2\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~6\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~9_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~29_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~29_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~25_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[10]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~13_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~14\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~17_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~18\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~21_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~22\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~25_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~26\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~29_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~30\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~33_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~34\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~37_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~38\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~41_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[9]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~42\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_buf_read_reset~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~1_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|cout_actual~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~1_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|cout_actual~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[7]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[10]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[15]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[16]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[17]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[18]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[7]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[19]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[20]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[21]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[21]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[22]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~1_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~2\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~5_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~6\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~37_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~38\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~65_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~66\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~25_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~26\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~21_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~22\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~45_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~46\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~57_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~58\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~53_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~54\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~109_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~110\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~69_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~70\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~73_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~74\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~77_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~78\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~81_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~82\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~41_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~42\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~49_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~50\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~17_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~18\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~29_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~30\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~13_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~14\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~61_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~62\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~125_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~126\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~121_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~122\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~117_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~118\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~113_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~114\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~105_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~106\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~101_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~102\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~97_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~98\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~93_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~94\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~89_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~90\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~85_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~86\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~9_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~10\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~33_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|~VCC~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~13_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~9_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~1_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|cout_actual~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[7]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[9]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[10]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[7]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[9]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5~portbdataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[7]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[9]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[10]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[11]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[14]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10~portbdataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[10]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[11]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[12]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[13]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[14]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[16]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][16]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][16]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][17]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[18]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][18]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][18]~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[19]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][19]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][19]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][19]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][19]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15~portbdataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[15]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[16]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[17]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[18]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[19]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][20]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][20]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][20]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][21]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][21]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][21]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][21]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][22]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][22]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][22]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][22]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][22]~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[23]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][23]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][23]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][23]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][23]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][23]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][23]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][23]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][24]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][24]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][24]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][24]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20~portbdataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[20]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[21]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[22]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[23]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[24]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][25]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][25]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][25]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][25]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][25]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][26]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][26]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][26]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][26]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][26]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][26]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][26]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][27]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][27]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][27]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][27]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][27]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][27]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25~portbdataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[25]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[26]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[22]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[21]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[20]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[19]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[18]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[17]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[16]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[15]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[10]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[0]~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[11]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[7]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[9]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[10]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[11]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[12]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~_wirecell_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TDO\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \VGA_Generator|reg1|dffs\ : std_logic_vector(2 DOWNTO 0);
SIGNAL blocks : std_logic_vector(59 DOWNTO 0);
SIGNAL \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\ : std_logic_vector(10 DOWNTO 0);
SIGNAL paddle_col : std_logic_vector(6 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \counter_frame|auto_generated|counter_reg_bit\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA_Generator|reg3|dffs\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\ : std_logic_vector(15 DOWNTO 0);
SIGNAL ball_row : std_logic_vector(6 DOWNTO 0);
SIGNAL \counter_paddle|auto_generated|counter_reg_bit\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL score : std_logic_vector(15 DOWNTO 0);
SIGNAL ball_col : std_logic_vector(6 DOWNTO 0);
SIGNAL life : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL ball_horizontal_speed : std_logic_vector(1 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\ : std_logic_vector(11 DOWNTO 0);
SIGNAL ball_vertical_speed : std_logic_vector(1 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\ : std_logic_vector(11 DOWNTO 0);
SIGNAL level : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \VGA_Generator|reg2|dffs\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\ : std_logic_vector(27 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\ : std_logic_vector(22 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ : std_logic_vector(32 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\ : std_logic_vector(22 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\ : std_logic_vector(22 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \auto_signaltap_0|acq_data_in_reg\ : std_logic_vector(27 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|acq_trigger_in_reg\ : std_logic_vector(27 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\ : std_logic_vector(83 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \ALT_INV_Decoder2~28_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~94_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder1~28_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder0~31_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~27_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~27_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~92_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder1~27_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder0~30_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~26_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~26_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~90_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder1~26_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder0~29_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~88_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~25_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~25_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~86_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder1~25_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~85_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder0~28_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~24_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~24_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~83_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder1~24_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder0~27_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~81_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~23_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~23_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~79_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder1~23_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder0~26_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~22_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~22_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~77_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder1~22_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder0~25_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~21_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~21_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~75_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder1~21_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder0~24_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~20_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~20_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~73_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder1~20_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder0~23_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~71_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~19_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~19_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~69_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder1~19_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder0~22_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~67_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~18_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~18_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~65_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder1~18_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder0~21_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder0~20_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~63_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~17_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~17_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~61_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder1~17_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder0~19_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~59_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~16_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~16_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~57_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder1~16_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~56_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder0~18_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~15_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~15_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~54_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder1~15_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder0~17_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder0~16_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~52_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~14_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~14_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~50_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder1~14_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~49_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~13_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~13_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~47_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder1~13_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder0~15_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~45_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~12_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~12_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~43_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder1~12_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~42_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~11_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~11_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~40_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder1~11_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder0~14_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \ALT_INV_altera_internal_jtag~TDIUTAP\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TCKUTAP\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TMSUTAP\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_LessThan9~1_wirecell_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_column[8]~10_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_Add1~4_combout\ : std_logic;
SIGNAL \ALT_INV_Add28~5_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan4~2_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan4~1_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[15]~3_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[15]~3_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|ALT_INV_StageOut[15]~3_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|ALT_INV_StageOut[15]~3_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[16]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[16]~2_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|ALT_INV_StageOut[16]~2_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|ALT_INV_StageOut[16]~2_combout\ : std_logic;
SIGNAL \ALT_INV_Add17~5_combout\ : std_logic;
SIGNAL \ALT_INV_Add17~4_combout\ : std_logic;
SIGNAL \ALT_INV_find_block_index~34_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[17]~1_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[17]~0_combout\ : std_logic;
SIGNAL \ALT_INV_Add3~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[17]~1_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[17]~0_combout\ : std_logic;
SIGNAL \ALT_INV_find_block_index~33_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|ALT_INV_StageOut[17]~1_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|ALT_INV_StageOut[17]~0_combout\ : std_logic;
SIGNAL \ALT_INV_find_block_index~32_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|ALT_INV_StageOut[17]~1_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|ALT_INV_StageOut[17]~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~54_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~53_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~52_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_Mux6~6_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~55_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~54_combout\ : std_logic;
SIGNAL \ALT_INV_score[14]~10_combout\ : std_logic;
SIGNAL \ALT_INV_score[14]~9_combout\ : std_logic;
SIGNAL \ALT_INV_score[2]~6_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_Mux6~5_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~53_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg[2]~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg[2]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_minor_ver_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state~12_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state~10_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_node_ena~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_node_ena~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_node_ena~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_dr_scan_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_node_ena_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_bypass_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_Equal3~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][9]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][8]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][7]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][6]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][5]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][4]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][3]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][2]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\ : std_logic_vector(3 DOWNTO 3);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_tms_cnt\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\ : std_logic_vector(22 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\ : std_logic_vector(22 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_val_shift_reg\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|ALT_INV_dffs\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_identity_contrib_shift_reg\ : std_logic_vector(3 DOWNTO 1);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_sldfabric_ident_writedata\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~13_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_minor_ver_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~11_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~10_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg[2]~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_Equal7~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_minor_ver_reg~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[3]~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[3]~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[0]~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_reset_ena_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_reset_ena_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~1_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~41_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~37_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~33_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~29_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~25_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~21_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~17_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~13_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~9_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~5_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~1_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita1~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita3~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita4~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita0~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita4~1_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita2~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~125_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~121_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~117_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~113_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~109_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~105_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~101_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~97_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~93_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~89_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~85_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~81_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~77_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~73_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~69_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~65_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~61_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~57_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~53_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~49_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~45_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~41_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~37_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|ALT_INV_counter_comb_bita0~1_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|ALT_INV_counter_comb_bita0~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[9]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[8]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[7]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[6]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[5]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[4]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[3]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[2]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[1]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[0]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[10]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~45_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~41_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~41_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~37_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~37_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~33_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~29_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~25_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~21_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~17_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~13_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~9_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~5_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a0~portbdataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|ALT_INV_dffs\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:last_trigger_address_var[10]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:last_trigger_address_var[7]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:last_trigger_address_var[5]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:last_trigger_address_var[4]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:last_trigger_address_var[3]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a18\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a19\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a15~portbdataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a11\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a12\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a13\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a14\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a10~portbdataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a6\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a7\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a8\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a9\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a5~portbdataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_comb_bita10~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_comb_bita9~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_comb_bita8~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_comb_bita7~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_comb_bita6~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_comb_bita5~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_comb_bita4~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_comb_bita3~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_comb_bita1~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_comb_bita0~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita1~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita2~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita3~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita4~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita4~1_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita0~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a1\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a2\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a4\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a3\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_run~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_status_load_on~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:collecting_post_data_var~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_trigger_out_ff~q\ : std_logic;
SIGNAL \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\ : std_logic_vector(27 DOWNTO 0);
SIGNAL \auto_signaltap_0|ALT_INV_acq_data_in_reg\ : std_logic_vector(26 DOWNTO 8);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_bypass_reg_out~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_status_shift_enable~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a26\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a27\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a25~portbdataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a21\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a22\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a23\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a24\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a20~portbdataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a17\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a16\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|ALT_INV_run~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_is_buffer_wrapped~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_is_buffer_wrapped~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_is_buffer_wrapped~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|ALT_INV_dffs\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr[0]~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_offload_shift_ena~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xraddr\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][0]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_segment_shift_var~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_process_0~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_process_0~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:base_address[0]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[0]~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_collect_data~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_condition_delay_reg\ : std_logic_vector(3 DOWNTO 2);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_done~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_final_trigger_set~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_state_status[2]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_enable_delayed~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:done~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:is_buffer_wrapped~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_trigger_out_mode_ff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_cdr~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_ram_shift_load~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_Equal3~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_LessThan0~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_LessThan0~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_LessThan0~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_LessThan0~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_LessThan0~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_LessThan0~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_LessThan0~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_is_buffer_wrapped_once_sig~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR[0]~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR[0]~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\ : std_logic_vector(83 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][1]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:segment_shift_var~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_current_segment_delayed\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_segment_wrapped_delayed~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~9_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_process_0~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][2]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_last_trigger_address_delayed\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_crc_rom_sr_ena~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~13_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~12_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][12]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][11]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][10]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][9]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][8]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][7]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][6]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][5]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][4]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][3]~q\ : std_logic;
SIGNAL \ALT_INV_Decoder0~48_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~47_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~47_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~146_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder1~47_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder0~47_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~46_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~46_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~144_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder1~46_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder0~46_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~45_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~45_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~142_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder1~45_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder0~45_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~140_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~44_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~44_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~138_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder1~44_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~137_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~43_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~43_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~135_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder1~43_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder0~44_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~133_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~42_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~42_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~131_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder1~42_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~130_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~41_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~41_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~128_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder1~41_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder0~43_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~126_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~40_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~40_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~124_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder1~40_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~123_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~39_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~39_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~121_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder1~39_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder0~42_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~38_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~38_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~119_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder1~38_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder0~41_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~37_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~37_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~117_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder1~37_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder0~40_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~36_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~36_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~115_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder1~36_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder0~39_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~35_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~35_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~113_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder1~35_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder0~38_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~34_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~34_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~111_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder1~34_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder0~37_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~33_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~33_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~109_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder1~33_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder0~36_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~107_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~32_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~32_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~105_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder1~32_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~104_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder0~35_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~31_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~31_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~102_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder1~31_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder0~34_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~30_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~30_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~100_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder1~30_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder0~33_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~98_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~29_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~29_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~96_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder1~29_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder0~32_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~28_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan8~2_combout\ : std_logic;
SIGNAL \ALT_INV_score[2]~0_combout\ : std_logic;
SIGNAL \ALT_INV_Equal11~0_combout\ : std_logic;
SIGNAL ALT_INV_level : std_logic_vector(2 DOWNTO 0);
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_rgb[0]~6_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_rgb[0]~5_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_Mux6~3_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_Mux6~2_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_Mux8~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_rgb[10]~2_combout\ : std_logic;
SIGNAL \ALT_INV_ball_horizontal_speed[1]~0_combout\ : std_logic;
SIGNAL \ALT_INV_find_block_index~31_combout\ : std_logic;
SIGNAL \ALT_INV_Equal12~4_combout\ : std_logic;
SIGNAL \ALT_INV_Equal12~3_combout\ : std_logic;
SIGNAL \ALT_INV_Equal12~2_combout\ : std_logic;
SIGNAL \ALT_INV_Equal12~1_combout\ : std_logic;
SIGNAL \ALT_INV_Equal12~0_combout\ : std_logic;
SIGNAL \ALT_INV_paddle_col[6]~1_combout\ : std_logic;
SIGNAL \ALT_INV_paddle_col[6]~0_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_Equal1~2_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_Equal1~1_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~187_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~59_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~59_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~185_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder1~59_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder0~58_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~58_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~58_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~183_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder1~58_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder0~57_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~181_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~57_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~57_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~179_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder1~57_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~178_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~56_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~56_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~176_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder1~56_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder0~56_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~174_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~55_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~55_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~172_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder1~55_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder0~55_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~170_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~54_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~54_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~168_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder1~54_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder0~54_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~166_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~53_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~53_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~164_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder1~53_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder0~53_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~162_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~52_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~52_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~160_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder1~52_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~159_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder0~52_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~51_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~51_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~157_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder1~51_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder0~51_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~50_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~50_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~155_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder1~50_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder0~50_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~153_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~49_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~49_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~151_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder1~49_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~150_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder0~49_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~48_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~48_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~148_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder1~48_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan15~0_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_Add1~3_combout\ : std_logic;
SIGNAL \ALT_INV_ball_vertical_speed[1]~5_combout\ : std_logic;
SIGNAL \ALT_INV_ball_vertical_speed[1]~4_combout\ : std_logic;
SIGNAL \ALT_INV_ball_vertical_speed[1]~3_combout\ : std_logic;
SIGNAL \ALT_INV_ball_vertical_speed[1]~2_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan9~2_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan9~1_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan10~1_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan10~0_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan9~0_combout\ : std_logic;
SIGNAL \ALT_INV_Equal10~1_combout\ : std_logic;
SIGNAL \ALT_INV_Equal10~0_combout\ : std_logic;
SIGNAL \ALT_INV_ball_vertical_speed[1]~1_combout\ : std_logic;
SIGNAL \ALT_INV_ball_vertical_speed[1]~0_combout\ : std_logic;
SIGNAL \ALT_INV_Add9~2_combout\ : std_logic;
SIGNAL \ALT_INV_Update_Ball:ball_next_row[6]~0_combout\ : std_logic;
SIGNAL \ALT_INV_score[2]~5_combout\ : std_logic;
SIGNAL \ALT_INV_score[2]~4_combout\ : std_logic;
SIGNAL \ALT_INV_score[2]~3_combout\ : std_logic;
SIGNAL \ALT_INV_score[2]~2_combout\ : std_logic;
SIGNAL \ALT_INV_score[2]~1_combout\ : std_logic;
SIGNAL \VGA_Generator|reg1|ALT_INV_dffs\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_Mux1~1_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_Mux2~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_ascii[3]~13_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_ascii[3]~12_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_ascii[3]~11_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_ascii[3]~10_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_ascii[3]~9_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_ascii[3]~8_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_ascii[3]~7_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_ascii[3]~6_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_ascii[3]~5_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_ascii[3]~4_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_Mux4~8_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_Mux4~7_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_Mux4~6_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_Mux4~5_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_Mux4~4_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_Mux4~3_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_Mux4~2_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_Mux4~1_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_Mux4~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_ascii[1]~2_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_ascii[1]~1_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~52_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~51_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~50_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~49_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~48_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~47_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~46_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~45_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~44_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~43_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~42_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~41_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~40_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~39_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~38_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~37_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~36_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~35_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~34_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~33_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_LessThan1~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~32_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~31_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~30_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~29_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~28_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~27_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~26_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~25_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_LessThan5~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~24_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~23_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~22_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~21_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~20_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~19_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~18_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~17_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~16_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~15_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~14_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~13_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~12_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~11_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~10_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~9_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~8_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~7_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~6_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~5_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~4_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~3_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~2_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~1_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_bcd~0_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~11_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~10_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~51_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~50_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_Mux6~4_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~38_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~10_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~10_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~36_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder1~10_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~35_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~9_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~9_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~33_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder1~9_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder0~13_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~31_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~8_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~8_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~29_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder1~8_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~28_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~7_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~7_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~26_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder1~7_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder0~12_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~24_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~6_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~6_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~22_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder1~6_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~21_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder0~11_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~5_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~5_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~19_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder1~5_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder0~10_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder0~9_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~4_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~4_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~17_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder1~4_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder0~8_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder0~7_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~3_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~3_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~15_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder1~3_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder0~6_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder0~5_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~2_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~2_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~13_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder1~2_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder0~4_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~1_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~1_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~11_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder1~1_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder0~3_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder0~2_combout\ : std_logic;
SIGNAL \ALT_INV_Equal0~5_combout\ : std_logic;
SIGNAL \ALT_INV_Equal0~4_combout\ : std_logic;
SIGNAL \ALT_INV_Equal0~3_combout\ : std_logic;
SIGNAL \ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL ALT_INV_ball_vertical_speed : std_logic_vector(1 DOWNTO 1);
SIGNAL \ALT_INV_result~12_combout\ : std_logic;
SIGNAL \ALT_INV_result~11_combout\ : std_logic;
SIGNAL \ALT_INV_result~10_combout\ : std_logic;
SIGNAL \ALT_INV_result~9_combout\ : std_logic;
SIGNAL \ALT_INV_result~8_combout\ : std_logic;
SIGNAL \ALT_INV_result~7_combout\ : std_logic;
SIGNAL \ALT_INV_result~6_combout\ : std_logic;
SIGNAL \ALT_INV_result~5_combout\ : std_logic;
SIGNAL \ALT_INV_result~4_combout\ : std_logic;
SIGNAL \ALT_INV_result~3_combout\ : std_logic;
SIGNAL \ALT_INV_result~2_combout\ : std_logic;
SIGNAL \ALT_INV_result~1_combout\ : std_logic;
SIGNAL \ALT_INV_result~0_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~9_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan11~0_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder3~0_combout\ : std_logic;
SIGNAL \ALT_INV_find_block_index~30_combout\ : std_logic;
SIGNAL \ALT_INV_find_block_index~29_combout\ : std_logic;
SIGNAL \ALT_INV_Add28~4_combout\ : std_logic;
SIGNAL \ALT_INV_Add25~2_combout\ : std_logic;
SIGNAL \ALT_INV_find_block_index~28_combout\ : std_logic;
SIGNAL \ALT_INV_find_block_index~27_combout\ : std_logic;
SIGNAL \ALT_INV_find_block_index~26_combout\ : std_logic;
SIGNAL \ALT_INV_find_block_index~25_combout\ : std_logic;
SIGNAL \ALT_INV_find_block_index~24_combout\ : std_logic;
SIGNAL \ALT_INV_find_block_index~23_combout\ : std_logic;
SIGNAL \ALT_INV_Mux3~4_combout\ : std_logic;
SIGNAL \ALT_INV_Add28~3_combout\ : std_logic;
SIGNAL \ALT_INV_Add27~0_combout\ : std_logic;
SIGNAL \ALT_INV_Add25~1_combout\ : std_logic;
SIGNAL \ALT_INV_Add25~0_combout\ : std_logic;
SIGNAL \ALT_INV_Add28~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux3~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux3~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux3~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux3~0_combout\ : std_logic;
SIGNAL \ALT_INV_Add28~1_combout\ : std_logic;
SIGNAL \ALT_INV_Add28~0_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder2~0_combout\ : std_logic;
SIGNAL \ALT_INV_find_block_index~22_combout\ : std_logic;
SIGNAL \ALT_INV_find_block_index~21_combout\ : std_logic;
SIGNAL \ALT_INV_find_block_index~20_combout\ : std_logic;
SIGNAL \ALT_INV_find_block_index~19_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~7_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder1~0_combout\ : std_logic;
SIGNAL \ALT_INV_find_block_index~18_combout\ : std_logic;
SIGNAL \ALT_INV_find_block_index~17_combout\ : std_logic;
SIGNAL \ALT_INV_find_block_index~16_combout\ : std_logic;
SIGNAL \ALT_INV_find_block_index~15_combout\ : std_logic;
SIGNAL \ALT_INV_find_block_index~14_combout\ : std_logic;
SIGNAL \ALT_INV_find_block_index~13_combout\ : std_logic;
SIGNAL \ALT_INV_find_block_index~12_combout\ : std_logic;
SIGNAL \ALT_INV_find_block_index~11_combout\ : std_logic;
SIGNAL \ALT_INV_find_block_index~10_combout\ : std_logic;
SIGNAL \ALT_INV_Mux1~19_combout\ : std_logic;
SIGNAL \ALT_INV_Mux1~18_combout\ : std_logic;
SIGNAL \ALT_INV_Mux1~17_combout\ : std_logic;
SIGNAL \ALT_INV_Mux1~16_combout\ : std_logic;
SIGNAL \ALT_INV_Mux1~15_combout\ : std_logic;
SIGNAL \ALT_INV_Mux1~14_combout\ : std_logic;
SIGNAL \ALT_INV_Mux1~13_combout\ : std_logic;
SIGNAL \ALT_INV_Mux1~12_combout\ : std_logic;
SIGNAL \ALT_INV_Mux1~11_combout\ : std_logic;
SIGNAL \ALT_INV_Mux1~10_combout\ : std_logic;
SIGNAL \ALT_INV_Mux1~9_combout\ : std_logic;
SIGNAL \ALT_INV_Mux1~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux1~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux1~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux1~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux1~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux1~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux1~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux1~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \ALT_INV_Add9~1_combout\ : std_logic;
SIGNAL \ALT_INV_Add9~0_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~6_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan4~0_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~5_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder0~1_combout\ : std_logic;
SIGNAL \ALT_INV_find_block_index~9_combout\ : std_logic;
SIGNAL \ALT_INV_find_block_index~8_combout\ : std_logic;
SIGNAL \ALT_INV_find_block_index~7_combout\ : std_logic;
SIGNAL \ALT_INV_Update_Ball:ball_next_row[6]~q\ : std_logic;
SIGNAL \ALT_INV_find_block_index~6_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan0~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux0~19_combout\ : std_logic;
SIGNAL \ALT_INV_Mux0~18_combout\ : std_logic;
SIGNAL \ALT_INV_Mux0~17_combout\ : std_logic;
SIGNAL \ALT_INV_Mux0~16_combout\ : std_logic;
SIGNAL \ALT_INV_Mux0~15_combout\ : std_logic;
SIGNAL \ALT_INV_Mux0~14_combout\ : std_logic;
SIGNAL \ALT_INV_Mux0~13_combout\ : std_logic;
SIGNAL \ALT_INV_Mux0~12_combout\ : std_logic;
SIGNAL \ALT_INV_Mux0~11_combout\ : std_logic;
SIGNAL \ALT_INV_Mux0~10_combout\ : std_logic;
SIGNAL \ALT_INV_Mux0~9_combout\ : std_logic;
SIGNAL \ALT_INV_Mux0~8_combout\ : std_logic;
SIGNAL \ALT_INV_Mux0~7_combout\ : std_logic;
SIGNAL \ALT_INV_Mux0~6_combout\ : std_logic;
SIGNAL \ALT_INV_Mux0~5_combout\ : std_logic;
SIGNAL \ALT_INV_Mux0~4_combout\ : std_logic;
SIGNAL \ALT_INV_Mux0~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux0~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux0~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan1~0_combout\ : std_logic;
SIGNAL \ALT_INV_Add3~3_combout\ : std_logic;
SIGNAL \ALT_INV_Add3~2_combout\ : std_logic;
SIGNAL \ALT_INV_Add10~2_combout\ : std_logic;
SIGNAL \ALT_INV_Add10~1_combout\ : std_logic;
SIGNAL \ALT_INV_Add10~0_combout\ : std_logic;
SIGNAL \ALT_INV_Add8~0_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder0~0_combout\ : std_logic;
SIGNAL \ALT_INV_Add3~1_combout\ : std_logic;
SIGNAL \ALT_INV_Add3~0_combout\ : std_logic;
SIGNAL ALT_INV_ball_horizontal_speed : std_logic_vector(1 DOWNTO 1);
SIGNAL \ALT_INV_blocks~4_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~3_combout\ : std_logic;
SIGNAL \ALT_INV_find_block_index~5_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~2_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~1_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~0_combout\ : std_logic;
SIGNAL \ALT_INV_find_block_index~4_combout\ : std_logic;
SIGNAL \ALT_INV_Add26~4_combout\ : std_logic;
SIGNAL \ALT_INV_find_block_index~3_combout\ : std_logic;
SIGNAL \ALT_INV_find_block_index~2_combout\ : std_logic;
SIGNAL \ALT_INV_find_block_index~1_combout\ : std_logic;
SIGNAL \ALT_INV_find_block_index~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux2~4_combout\ : std_logic;
SIGNAL \ALT_INV_Add17~3_combout\ : std_logic;
SIGNAL \ALT_INV_Add26~3_combout\ : std_logic;
SIGNAL \ALT_INV_Add17~2_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan14~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux2~3_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~27_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~25_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~26_combout\ : std_logic;
SIGNAL \ALT_INV_Add26~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux2~2_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~24_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~23_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~22_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~21_combout\ : std_logic;
SIGNAL \ALT_INV_Mux2~1_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~20_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~19_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~18_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~17_combout\ : std_logic;
SIGNAL \ALT_INV_Mux2~0_combout\ : std_logic;
SIGNAL \ALT_INV_Add17~1_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~16_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~15_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~14_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~13_combout\ : std_logic;
SIGNAL \ALT_INV_Add26~1_combout\ : std_logic;
SIGNAL \ALT_INV_Add26~0_combout\ : std_logic;
SIGNAL \ALT_INV_Add17~0_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan14~0_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan8~1_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan8~0_combout\ : std_logic;
SIGNAL \ALT_INV_Equal6~0_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_Add2~1_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_Add1~2_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_Add0~0_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_Add2~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_rgb[16]~0_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~28_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~49_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_Mux6~1_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_LessThan35~0_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL ALT_INV_life : std_logic_vector(2 DOWNTO 0);
SIGNAL \VGA_Generator|VGA|ALT_INV_LessThan9~1_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_LessThan8~1_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_LessThan8~0_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_b[7]~2_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_b[0]~1_combout\ : std_logic;
SIGNAL \VGA_Generator|reg3|ALT_INV_dffs\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \VGA_Generator|ALT_INV_g[7]~2_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_g[0]~1_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_g~0_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_r[7]~3_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_r[0]~2_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_blanking~1_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_LessThan3~0_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_b[7]~0_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_r~1_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_Output_RGB~8_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_Output_RGB~7_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_row[3]~1_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_row[4]~0_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_Output_RGB~6_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_Output_RGB~5_combout\ : std_logic;
SIGNAL ALT_INV_ball_col : std_logic_vector(6 DOWNTO 0);
SIGNAL \VGA_Generator|ALT_INV_Output_RGB~4_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_Equal8~1_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_Equal8~0_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_Output_RGB~3_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_Output_RGB~2_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_Equal9~0_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_LessThan10~3_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_LessThan10~2_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_LessThan11~0_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_LessThan10~1_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_LessThan10~0_combout\ : std_logic;
SIGNAL ALT_INV_paddle_col : std_logic_vector(6 DOWNTO 0);
SIGNAL \VGA_Generator|ALT_INV_Add4~0_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_Output_RGB~1_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_Output_RGB~0_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_LessThan4~0_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_r~0_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_Equal10~0_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_Output_RGB:block_index[4]~7_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_Output_RGB:block_index[4]~6_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_Output_RGB:block_index[4]~5_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_LessThan2~0_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_Output_RGB:block_index[4]~4_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_Output_RGB:block_index[4]~3_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_LessThan0~1_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_LessThan0~0_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_LessThan3~0_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~48_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_column[6]~8_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_Add1~2_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_column[7]~7_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_Add1~1_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_column[9]~6_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_LessThan2~0_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_Output_RGB:block_index[4]~2_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_Output_RGB:block_index[4]~1_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_column[1]~5_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_column[2]~4_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_column[4]~3_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_column[5]~2_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_Add1~0_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_column[4]~1_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_LessThan9~0_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_Output_RGB:block_index[4]~0_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_blanking~0_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_LessThan1~2_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_LessThan1~1_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_LessThan0~0_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_LessThan9~0_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_LessThan1~0_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_Mux0~19_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_Mux0~18_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_Mux0~17_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_Mux0~16_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_Mux0~15_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_Mux0~14_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_Mux0~13_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_Mux0~12_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_Mux0~11_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_Mux0~10_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_Mux0~9_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_Mux0~8_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_Mux0~7_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_Mux0~6_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_Mux0~5_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_Mux0~4_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_Mux0~3_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_Mux0~2_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_Mux0~1_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_Add1~1_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_Add1~0_combout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_column[4]~0_combout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_b[7]~3_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~329_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~325_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~321_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~317_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~313_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~309_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~305_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~301_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~297_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~293_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~289_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~285_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~281_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~277_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~273_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~269_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~265_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~261_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~257_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~253_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~249_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~245_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~241_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~237_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~233_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~229_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~225_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~221_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~217_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~213_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~209_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~205_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~201_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~197_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~193_combout\ : std_logic;
SIGNAL \ALT_INV_blocks~189_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_Mux4~9_combout\ : std_logic;
SIGNAL \VGA_Generator|Text_Generator|ALT_INV_Mux1~2_combout\ : std_logic;
SIGNAL \ALT_INV_score[2]~27_combout\ : std_logic;
SIGNAL \ALT_INV_rtl~56_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ : std_logic;
SIGNAL ALT_INV_score : std_logic_vector(15 DOWNTO 0);
SIGNAL \ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \ALT_INV_Mult1~339\ : std_logic;
SIGNAL \ALT_INV_Mult1~338\ : std_logic;
SIGNAL \ALT_INV_Mult1~337\ : std_logic;
SIGNAL \ALT_INV_Mult1~336\ : std_logic;
SIGNAL \ALT_INV_Mult1~335\ : std_logic;
SIGNAL \ALT_INV_Mult1~334\ : std_logic;
SIGNAL \ALT_INV_Mult1~333\ : std_logic;
SIGNAL \ALT_INV_Mult1~332\ : std_logic;
SIGNAL \ALT_INV_Mult1~331\ : std_logic;
SIGNAL \ALT_INV_Mult1~330\ : std_logic;
SIGNAL \ALT_INV_Mult1~329\ : std_logic;
SIGNAL \ALT_INV_Mult1~328\ : std_logic;
SIGNAL \ALT_INV_Mult1~327\ : std_logic;
SIGNAL \ALT_INV_Mult1~326\ : std_logic;
SIGNAL \ALT_INV_Mult1~325\ : std_logic;
SIGNAL \ALT_INV_Mult1~mac_resulta\ : std_logic;
SIGNAL \ALT_INV_Mult0~339\ : std_logic;
SIGNAL \ALT_INV_Mult0~338\ : std_logic;
SIGNAL \ALT_INV_Mult0~337\ : std_logic;
SIGNAL \ALT_INV_Mult0~336\ : std_logic;
SIGNAL \ALT_INV_Mult0~335\ : std_logic;
SIGNAL \ALT_INV_Mult0~334\ : std_logic;
SIGNAL \ALT_INV_Mult0~333\ : std_logic;
SIGNAL \ALT_INV_Mult0~332\ : std_logic;
SIGNAL \ALT_INV_Mult0~331\ : std_logic;
SIGNAL \ALT_INV_Mult0~330\ : std_logic;
SIGNAL \ALT_INV_Mult0~329\ : std_logic;
SIGNAL \ALT_INV_Mult0~328\ : std_logic;
SIGNAL \ALT_INV_Mult0~327\ : std_logic;
SIGNAL \ALT_INV_Mult0~326\ : std_logic;
SIGNAL \ALT_INV_Mult0~325\ : std_logic;
SIGNAL \ALT_INV_Mult0~mac_resulta\ : std_logic;
SIGNAL \ALT_INV_Mult3~339\ : std_logic;
SIGNAL \ALT_INV_Mult3~338\ : std_logic;
SIGNAL \ALT_INV_Mult3~337\ : std_logic;
SIGNAL \ALT_INV_Mult3~336\ : std_logic;
SIGNAL \ALT_INV_Mult3~335\ : std_logic;
SIGNAL \ALT_INV_Mult3~334\ : std_logic;
SIGNAL \ALT_INV_Mult3~333\ : std_logic;
SIGNAL \ALT_INV_Mult3~332\ : std_logic;
SIGNAL \ALT_INV_Mult3~331\ : std_logic;
SIGNAL \ALT_INV_Mult3~330\ : std_logic;
SIGNAL \ALT_INV_Mult3~329\ : std_logic;
SIGNAL \ALT_INV_Mult3~328\ : std_logic;
SIGNAL \ALT_INV_Mult3~327\ : std_logic;
SIGNAL \ALT_INV_Mult3~326\ : std_logic;
SIGNAL \ALT_INV_Mult3~325\ : std_logic;
SIGNAL \ALT_INV_Mult3~mac_resulta\ : std_logic;
SIGNAL \ALT_INV_Mult2~339\ : std_logic;
SIGNAL \ALT_INV_Mult2~338\ : std_logic;
SIGNAL \ALT_INV_Mult2~337\ : std_logic;
SIGNAL \ALT_INV_Mult2~336\ : std_logic;
SIGNAL \ALT_INV_Mult2~335\ : std_logic;
SIGNAL \ALT_INV_Mult2~334\ : std_logic;
SIGNAL \ALT_INV_Mult2~333\ : std_logic;
SIGNAL \ALT_INV_Mult2~332\ : std_logic;
SIGNAL \ALT_INV_Mult2~331\ : std_logic;
SIGNAL \ALT_INV_Mult2~330\ : std_logic;
SIGNAL \ALT_INV_Mult2~329\ : std_logic;
SIGNAL \ALT_INV_Mult2~328\ : std_logic;
SIGNAL \ALT_INV_Mult2~327\ : std_logic;
SIGNAL \ALT_INV_Mult2~326\ : std_logic;
SIGNAL \ALT_INV_Mult2~325\ : std_logic;
SIGNAL \ALT_INV_Mult2~mac_resulta\ : std_logic;
SIGNAL \ALT_INV_rtl~43_combout\ : std_logic;
SIGNAL \ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ALT_INV_ram_block1a5\ : std_logic;
SIGNAL \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ALT_INV_ram_block1a7\ : std_logic;
SIGNAL \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ALT_INV_ram_block1a4~portadataout\ : std_logic;
SIGNAL \ALT_INV_rtl~0_combout\ : std_logic;
SIGNAL \ALT_INV_Add14~25_sumout\ : std_logic;
SIGNAL \ALT_INV_Add23~25_sumout\ : std_logic;
SIGNAL \ALT_INV_Add14~21_sumout\ : std_logic;
SIGNAL \ALT_INV_Add23~21_sumout\ : std_logic;
SIGNAL \ALT_INV_Add6~25_sumout\ : std_logic;
SIGNAL \ALT_INV_Add14~17_sumout\ : std_logic;
SIGNAL \ALT_INV_Add23~17_sumout\ : std_logic;
SIGNAL \ALT_INV_Add14~13_sumout\ : std_logic;
SIGNAL \ALT_INV_Add23~13_sumout\ : std_logic;
SIGNAL \ALT_INV_Add14~9_sumout\ : std_logic;
SIGNAL \ALT_INV_Add23~9_sumout\ : std_logic;
SIGNAL \ALT_INV_Add14~5_sumout\ : std_logic;
SIGNAL \ALT_INV_Add23~5_sumout\ : std_logic;
SIGNAL \ALT_INV_Add14~1_sumout\ : std_logic;
SIGNAL \ALT_INV_Add23~1_sumout\ : std_logic;
SIGNAL \ALT_INV_Add32~21_sumout\ : std_logic;
SIGNAL \ALT_INV_Add32~13_sumout\ : std_logic;
SIGNAL \ALT_INV_Add32~5_sumout\ : std_logic;
SIGNAL \counter_paddle|auto_generated|ALT_INV_counter_reg_bit\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \counter_frame|auto_generated|ALT_INV_counter_reg_bit\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \ALT_INV_Add24~17_sumout\ : std_logic;
SIGNAL \ALT_INV_Add24~13_sumout\ : std_logic;
SIGNAL \ALT_INV_Add24~9_sumout\ : std_logic;
SIGNAL \ALT_INV_Add24~5_sumout\ : std_logic;
SIGNAL \ALT_INV_Add24~1_sumout\ : std_logic;
SIGNAL \ALT_INV_Add11~13_sumout\ : std_logic;
SIGNAL \ALT_INV_Add11~9_sumout\ : std_logic;
SIGNAL \ALT_INV_Add11~5_sumout\ : std_logic;
SIGNAL \ALT_INV_Add11~1_sumout\ : std_logic;
SIGNAL \ALT_INV_Add7~17_sumout\ : std_logic;
SIGNAL \ALT_INV_Add7~13_sumout\ : std_logic;
SIGNAL \ALT_INV_Add7~9_sumout\ : std_logic;
SIGNAL \ALT_INV_Add7~5_sumout\ : std_logic;
SIGNAL \ALT_INV_Add7~1_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~17_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~13_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~9_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~5_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~1_sumout\ : std_logic;
SIGNAL \ALT_INV_Update_Ball:ball_next_row[5]~q\ : std_logic;
SIGNAL \ALT_INV_Update_Ball:ball_next_row[4]~q\ : std_logic;
SIGNAL \ALT_INV_Update_Ball:ball_next_row[2]~q\ : std_logic;
SIGNAL \ALT_INV_Update_Ball:ball_next_row[1]~q\ : std_logic;
SIGNAL \ALT_INV_Update_Ball:ball_next_row[3]~q\ : std_logic;
SIGNAL \ALT_INV_Add6~21_sumout\ : std_logic;
SIGNAL \ALT_INV_Add6~17_sumout\ : std_logic;
SIGNAL \ALT_INV_Add6~13_sumout\ : std_logic;
SIGNAL \ALT_INV_Add6~9_sumout\ : std_logic;
SIGNAL \ALT_INV_Add6~5_sumout\ : std_logic;
SIGNAL \ALT_INV_Add6~1_sumout\ : std_logic;
SIGNAL \ALT_INV_Add15~17_sumout\ : std_logic;
SIGNAL \ALT_INV_Add15~13_sumout\ : std_logic;
SIGNAL \ALT_INV_Add15~9_sumout\ : std_logic;
SIGNAL \ALT_INV_Add15~5_sumout\ : std_logic;
SIGNAL \ALT_INV_Add15~1_sumout\ : std_logic;
SIGNAL \VGA_Generator|CharacterROM|ALT_INV_Mux0~4_combout\ : std_logic;
SIGNAL \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ALT_INV_ram_block1a1\ : std_logic;
SIGNAL \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ALT_INV_ram_block1a2\ : std_logic;
SIGNAL \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ALT_INV_ram_block1a3\ : std_logic;
SIGNAL \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ALT_INV_ram_block1a6\ : std_logic;
SIGNAL \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ALT_INV_ram_block1a0~portadataout\ : std_logic;
SIGNAL ALT_INV_ball_row : std_logic_vector(6 DOWNTO 0);
SIGNAL \VGA_Generator|VGA|ALT_INV_Add0~37_sumout\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \VGA_Generator|VGA|ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \VGA_Generator|VGA|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\ : std_logic_vector(9 DOWNTO 0);
SIGNAL ALT_INV_blocks : std_logic_vector(59 DOWNTO 0);
SIGNAL \VGA_Generator|ALT_INV_Add3~13_sumout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_Add3~9_sumout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_Add3~5_sumout\ : std_logic;
SIGNAL \VGA_Generator|ALT_INV_Add3~1_sumout\ : std_logic;
SIGNAL \VGA_Generator|CharacterROM|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs[61]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs[66]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs[69]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs[79]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs[24]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~DUPLICATE_q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[1]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs[0]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[20]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[6]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal[4]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[3]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg[7]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_level[1]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_level[0]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_ball_horizontal_speed[1]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_ball_col[3]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_ball_col[1]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_ball_col[6]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_ball_col[0]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_score[14]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_score[15]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_score[13]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_score[12]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_score[11]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_score[10]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_score[6]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_ball_row[2]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_ball_row[6]~DUPLICATE_q\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit[8]~DUPLICATE_q\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit[7]~DUPLICATE_q\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit[0]~DUPLICATE_q\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit[1]~DUPLICATE_q\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit[2]~DUPLICATE_q\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit[4]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_blocks[30]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_blocks[26]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_blocks[27]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_blocks[56]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_blocks[57]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_blocks[58]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_blocks[59]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_blocks[48]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_blocks[49]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_blocks[50]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_blocks[18]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_blocks[44]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_blocks[47]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_blocks[40]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_blocks[41]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_blocks[43]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_blocks[14]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_blocks[8]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_blocks[9]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_blocks[10]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_blocks[11]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_blocks[36]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_blocks[38]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_blocks[39]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_blocks[32]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_blocks[35]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_blocks[4]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_blocks[5]~DUPLICATE_q\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit[7]~DUPLICATE_q\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit[9]~DUPLICATE_q\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit[4]~DUPLICATE_q\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit[5]~DUPLICATE_q\ : std_logic;
SIGNAL \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit[6]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_blocks[1]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_paddle_left_n~input_o\ : std_logic;
SIGNAL \ALT_INV_paddle_right_n~input_o\ : std_logic;
SIGNAL \ALT_INV_rst_n~input_o\ : std_logic;
SIGNAL \ALT_INV_QIC_SIGNALTAP_GND~combout\ : std_logic;
SIGNAL \auto_signaltap_0|ALT_INV_~VCC~combout\ : std_logic;
SIGNAL \auto_signaltap_0|ALT_INV_~GND~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][27]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][27]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][26]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][26]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][25]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][23]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][23]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][23]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][19]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][15]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][15]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][13]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][9]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][7]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][6]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][2]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][3]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][2]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][0]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][1]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_offload_shift_ena~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_address_delayed\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][22]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][21]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][20]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][19]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][18]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][17]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][16]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][15]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][14]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][13]~q\ : std_logic;

BEGIN

ww_altera_reserved_tms <= altera_reserved_tms;
ww_altera_reserved_tck <= altera_reserved_tck;
ww_altera_reserved_tdi <= altera_reserved_tdi;
altera_reserved_tdo <= ww_altera_reserved_tdo;
ww_clock <= clock;
ww_rst_n <= rst_n;
ww_paddle_right_n <= paddle_right_n;
ww_paddle_left_n <= paddle_left_n;
r <= ww_r;
g <= ww_g;
b <= ww_b;
hsync <= ww_hsync;
vsync <= ww_vsync;
clock_vga <= ww_clock_vga;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\VGA_Generator|Text_Generator|Mux0~1_combout\ & \VGA_Generator|Text_Generator|ascii[5]~15_combout\ & \VGA_Generator|Text_Generator|Mux2~1_combout\ & 
\VGA_Generator|Text_Generator|ascii[3]~14_combout\ & \VGA_Generator|Text_Generator|ascii[2]~3_combout\ & \VGA_Generator|Text_Generator|ascii[1]~16_combout\ & \VGA_Generator|Text_Generator|ascii[0]~0_combout\ & \VGA_Generator|reg2|dffs\(3) & 
\VGA_Generator|reg2|dffs\(2) & \VGA_Generator|reg2|dffs\(1) & \VGA_Generator|reg2|dffs\(0));

\VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a0~portadataout\ <= \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a1\ <= \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a2\ <= \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a3\ <= \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a6\ <= \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);

\VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\VGA_Generator|Text_Generator|Mux0~1_combout\ & \VGA_Generator|Text_Generator|ascii[5]~15_combout\ & \VGA_Generator|Text_Generator|Mux2~1_combout\ & 
\VGA_Generator|Text_Generator|ascii[3]~14_combout\ & \VGA_Generator|Text_Generator|ascii[2]~3_combout\ & \VGA_Generator|Text_Generator|ascii[1]~16_combout\ & \VGA_Generator|Text_Generator|ascii[0]~0_combout\ & \VGA_Generator|reg2|dffs\(3) & 
\VGA_Generator|reg2|dffs\(2) & \VGA_Generator|reg2|dffs\(1) & \VGA_Generator|reg2|dffs\(0));

\VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a4~portadataout\ <= \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);
\VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a5\ <= \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\(1);
\VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a7\ <= \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\(2);

\Mult2~mac_AX_bus\ <= (level(2) & \level[1]~DUPLICATE_q\ & NOT \level[0]~DUPLICATE_q\);

\Mult2~mac_AY_bus\ <= (\Add20~1_combout\ & \Add20~1_combout\ & \Add20~1_combout\ & \Add20~1_combout\ & \Add20~1_combout\ & \Add20~1_combout\ & \Add20~1_combout\ & \Add20~1_combout\ & \Add20~1_combout\ & \Add20~1_combout\ & \Add20~1_combout\ & 
\Add20~1_combout\ & \Add20~1_combout\ & \Add20~1_combout\ & \Add20~1_combout\ & \Add20~1_combout\ & \Add20~0_combout\ & NOT \Div2|auto_generated|divider|divider|op_5~1_sumout\ & \Div2|auto_generated|divider|divider|op_6~1_sumout\);

\Mult2~mac_BX_bus\ <= (\score[15]~DUPLICATE_q\ & \score[15]~DUPLICATE_q\ & \score[15]~DUPLICATE_q\ & \score[15]~DUPLICATE_q\ & \score[15]~DUPLICATE_q\ & \score[15]~DUPLICATE_q\ & \score[15]~DUPLICATE_q\ & \score[15]~DUPLICATE_q\ & \score[15]~DUPLICATE_q\
& \score[15]~DUPLICATE_q\ & \score[15]~DUPLICATE_q\ & \score[15]~DUPLICATE_q\ & \score[15]~DUPLICATE_q\ & \score[15]~DUPLICATE_q\ & \score[15]~DUPLICATE_q\ & \score[15]~DUPLICATE_q\ & \score[15]~DUPLICATE_q\ & \score[15]~DUPLICATE_q\);

\Mult2~mac_BY_bus\ <= (\score[15]~DUPLICATE_q\ & \score[15]~DUPLICATE_q\ & \score[15]~DUPLICATE_q\ & score(14) & \score[13]~DUPLICATE_q\ & \score[12]~DUPLICATE_q\ & \score[11]~DUPLICATE_q\ & \score[10]~DUPLICATE_q\ & score(9) & score(8) & score(7)
& \score[6]~DUPLICATE_q\ & score(5) & score(4) & score(3) & score(2) & score(1) & score(0));

\Mult2~mac_resulta\ <= \Mult2~mac_RESULTA_bus\(0);
\Mult2~325\ <= \Mult2~mac_RESULTA_bus\(1);
\Mult2~326\ <= \Mult2~mac_RESULTA_bus\(2);
\Mult2~327\ <= \Mult2~mac_RESULTA_bus\(3);
\Mult2~328\ <= \Mult2~mac_RESULTA_bus\(4);
\Mult2~329\ <= \Mult2~mac_RESULTA_bus\(5);
\Mult2~330\ <= \Mult2~mac_RESULTA_bus\(6);
\Mult2~331\ <= \Mult2~mac_RESULTA_bus\(7);
\Mult2~332\ <= \Mult2~mac_RESULTA_bus\(8);
\Mult2~333\ <= \Mult2~mac_RESULTA_bus\(9);
\Mult2~334\ <= \Mult2~mac_RESULTA_bus\(10);
\Mult2~335\ <= \Mult2~mac_RESULTA_bus\(11);
\Mult2~336\ <= \Mult2~mac_RESULTA_bus\(12);
\Mult2~337\ <= \Mult2~mac_RESULTA_bus\(13);
\Mult2~338\ <= \Mult2~mac_RESULTA_bus\(14);
\Mult2~339\ <= \Mult2~mac_RESULTA_bus\(15);
\Mult2~8\ <= \Mult2~mac_RESULTA_bus\(16);
\Mult2~9\ <= \Mult2~mac_RESULTA_bus\(17);
\Mult2~10\ <= \Mult2~mac_RESULTA_bus\(18);
\Mult2~11\ <= \Mult2~mac_RESULTA_bus\(19);
\Mult2~12\ <= \Mult2~mac_RESULTA_bus\(20);
\Mult2~13\ <= \Mult2~mac_RESULTA_bus\(21);
\Mult2~14\ <= \Mult2~mac_RESULTA_bus\(22);
\Mult2~15\ <= \Mult2~mac_RESULTA_bus\(23);
\Mult2~16\ <= \Mult2~mac_RESULTA_bus\(24);
\Mult2~17\ <= \Mult2~mac_RESULTA_bus\(25);
\Mult2~18\ <= \Mult2~mac_RESULTA_bus\(26);
\Mult2~19\ <= \Mult2~mac_RESULTA_bus\(27);
\Mult2~20\ <= \Mult2~mac_RESULTA_bus\(28);
\Mult2~21\ <= \Mult2~mac_RESULTA_bus\(29);
\Mult2~22\ <= \Mult2~mac_RESULTA_bus\(30);
\Mult2~23\ <= \Mult2~mac_RESULTA_bus\(31);
\Mult2~24\ <= \Mult2~mac_RESULTA_bus\(32);
\Mult2~25\ <= \Mult2~mac_RESULTA_bus\(33);
\Mult2~26\ <= \Mult2~mac_RESULTA_bus\(34);
\Mult2~27\ <= \Mult2~mac_RESULTA_bus\(35);
\Mult2~28\ <= \Mult2~mac_RESULTA_bus\(36);
\Mult2~29\ <= \Mult2~mac_RESULTA_bus\(37);
\Mult2~30\ <= \Mult2~mac_RESULTA_bus\(38);
\Mult2~31\ <= \Mult2~mac_RESULTA_bus\(39);
\Mult2~32\ <= \Mult2~mac_RESULTA_bus\(40);
\Mult2~33\ <= \Mult2~mac_RESULTA_bus\(41);
\Mult2~34\ <= \Mult2~mac_RESULTA_bus\(42);
\Mult2~35\ <= \Mult2~mac_RESULTA_bus\(43);
\Mult2~36\ <= \Mult2~mac_RESULTA_bus\(44);
\Mult2~37\ <= \Mult2~mac_RESULTA_bus\(45);
\Mult2~38\ <= \Mult2~mac_RESULTA_bus\(46);
\Mult2~39\ <= \Mult2~mac_RESULTA_bus\(47);
\Mult2~40\ <= \Mult2~mac_RESULTA_bus\(48);
\Mult2~41\ <= \Mult2~mac_RESULTA_bus\(49);
\Mult2~42\ <= \Mult2~mac_RESULTA_bus\(50);
\Mult2~43\ <= \Mult2~mac_RESULTA_bus\(51);
\Mult2~44\ <= \Mult2~mac_RESULTA_bus\(52);
\Mult2~45\ <= \Mult2~mac_RESULTA_bus\(53);
\Mult2~46\ <= \Mult2~mac_RESULTA_bus\(54);
\Mult2~47\ <= \Mult2~mac_RESULTA_bus\(55);
\Mult2~48\ <= \Mult2~mac_RESULTA_bus\(56);
\Mult2~49\ <= \Mult2~mac_RESULTA_bus\(57);
\Mult2~50\ <= \Mult2~mac_RESULTA_bus\(58);
\Mult2~51\ <= \Mult2~mac_RESULTA_bus\(59);
\Mult2~52\ <= \Mult2~mac_RESULTA_bus\(60);
\Mult2~53\ <= \Mult2~mac_RESULTA_bus\(61);
\Mult2~54\ <= \Mult2~mac_RESULTA_bus\(62);
\Mult2~55\ <= \Mult2~mac_RESULTA_bus\(63);

\Mult3~mac_AX_bus\ <= (level(2) & \level[1]~DUPLICATE_q\ & NOT \level[0]~DUPLICATE_q\);

\Mult3~mac_AY_bus\ <= (\Add29~1_combout\ & \Add29~1_combout\ & \Add29~1_combout\ & \Add29~1_combout\ & \Add29~1_combout\ & \Add29~1_combout\ & \Add29~1_combout\ & \Add29~1_combout\ & \Add29~1_combout\ & \Add29~1_combout\ & \Add29~1_combout\ & 
\Add29~1_combout\ & \Add29~1_combout\ & \Add29~1_combout\ & \Add29~1_combout\ & \Add29~1_combout\ & \Add29~0_combout\ & NOT \Div3|auto_generated|divider|divider|op_5~1_sumout\ & \Div3|auto_generated|divider|divider|op_6~1_sumout\);

\Mult3~mac_BX_bus\ <= (\score[15]~DUPLICATE_q\ & \score[15]~DUPLICATE_q\ & \score[15]~DUPLICATE_q\ & \score[15]~DUPLICATE_q\ & \score[15]~DUPLICATE_q\ & \score[15]~DUPLICATE_q\ & \score[15]~DUPLICATE_q\ & \score[15]~DUPLICATE_q\ & \score[15]~DUPLICATE_q\
& \score[15]~DUPLICATE_q\ & \score[15]~DUPLICATE_q\ & \score[15]~DUPLICATE_q\ & \score[15]~DUPLICATE_q\ & \score[15]~DUPLICATE_q\ & \score[15]~DUPLICATE_q\ & \score[15]~DUPLICATE_q\ & \score[15]~DUPLICATE_q\ & \score[15]~DUPLICATE_q\);

\Mult3~mac_BY_bus\ <= (\score[15]~DUPLICATE_q\ & \score[15]~DUPLICATE_q\ & \score[15]~DUPLICATE_q\ & score(14) & \score[13]~DUPLICATE_q\ & \score[12]~DUPLICATE_q\ & score(11) & \score[10]~DUPLICATE_q\ & score(9) & score(8) & score(7) & score(6)
& score(5) & score(4) & score(3) & score(2) & score(1) & score(0));

\Mult3~mac_resulta\ <= \Mult3~mac_RESULTA_bus\(0);
\Mult3~325\ <= \Mult3~mac_RESULTA_bus\(1);
\Mult3~326\ <= \Mult3~mac_RESULTA_bus\(2);
\Mult3~327\ <= \Mult3~mac_RESULTA_bus\(3);
\Mult3~328\ <= \Mult3~mac_RESULTA_bus\(4);
\Mult3~329\ <= \Mult3~mac_RESULTA_bus\(5);
\Mult3~330\ <= \Mult3~mac_RESULTA_bus\(6);
\Mult3~331\ <= \Mult3~mac_RESULTA_bus\(7);
\Mult3~332\ <= \Mult3~mac_RESULTA_bus\(8);
\Mult3~333\ <= \Mult3~mac_RESULTA_bus\(9);
\Mult3~334\ <= \Mult3~mac_RESULTA_bus\(10);
\Mult3~335\ <= \Mult3~mac_RESULTA_bus\(11);
\Mult3~336\ <= \Mult3~mac_RESULTA_bus\(12);
\Mult3~337\ <= \Mult3~mac_RESULTA_bus\(13);
\Mult3~338\ <= \Mult3~mac_RESULTA_bus\(14);
\Mult3~339\ <= \Mult3~mac_RESULTA_bus\(15);
\Mult3~8\ <= \Mult3~mac_RESULTA_bus\(16);
\Mult3~9\ <= \Mult3~mac_RESULTA_bus\(17);
\Mult3~10\ <= \Mult3~mac_RESULTA_bus\(18);
\Mult3~11\ <= \Mult3~mac_RESULTA_bus\(19);
\Mult3~12\ <= \Mult3~mac_RESULTA_bus\(20);
\Mult3~13\ <= \Mult3~mac_RESULTA_bus\(21);
\Mult3~14\ <= \Mult3~mac_RESULTA_bus\(22);
\Mult3~15\ <= \Mult3~mac_RESULTA_bus\(23);
\Mult3~16\ <= \Mult3~mac_RESULTA_bus\(24);
\Mult3~17\ <= \Mult3~mac_RESULTA_bus\(25);
\Mult3~18\ <= \Mult3~mac_RESULTA_bus\(26);
\Mult3~19\ <= \Mult3~mac_RESULTA_bus\(27);
\Mult3~20\ <= \Mult3~mac_RESULTA_bus\(28);
\Mult3~21\ <= \Mult3~mac_RESULTA_bus\(29);
\Mult3~22\ <= \Mult3~mac_RESULTA_bus\(30);
\Mult3~23\ <= \Mult3~mac_RESULTA_bus\(31);
\Mult3~24\ <= \Mult3~mac_RESULTA_bus\(32);
\Mult3~25\ <= \Mult3~mac_RESULTA_bus\(33);
\Mult3~26\ <= \Mult3~mac_RESULTA_bus\(34);
\Mult3~27\ <= \Mult3~mac_RESULTA_bus\(35);
\Mult3~28\ <= \Mult3~mac_RESULTA_bus\(36);
\Mult3~29\ <= \Mult3~mac_RESULTA_bus\(37);
\Mult3~30\ <= \Mult3~mac_RESULTA_bus\(38);
\Mult3~31\ <= \Mult3~mac_RESULTA_bus\(39);
\Mult3~32\ <= \Mult3~mac_RESULTA_bus\(40);
\Mult3~33\ <= \Mult3~mac_RESULTA_bus\(41);
\Mult3~34\ <= \Mult3~mac_RESULTA_bus\(42);
\Mult3~35\ <= \Mult3~mac_RESULTA_bus\(43);
\Mult3~36\ <= \Mult3~mac_RESULTA_bus\(44);
\Mult3~37\ <= \Mult3~mac_RESULTA_bus\(45);
\Mult3~38\ <= \Mult3~mac_RESULTA_bus\(46);
\Mult3~39\ <= \Mult3~mac_RESULTA_bus\(47);
\Mult3~40\ <= \Mult3~mac_RESULTA_bus\(48);
\Mult3~41\ <= \Mult3~mac_RESULTA_bus\(49);
\Mult3~42\ <= \Mult3~mac_RESULTA_bus\(50);
\Mult3~43\ <= \Mult3~mac_RESULTA_bus\(51);
\Mult3~44\ <= \Mult3~mac_RESULTA_bus\(52);
\Mult3~45\ <= \Mult3~mac_RESULTA_bus\(53);
\Mult3~46\ <= \Mult3~mac_RESULTA_bus\(54);
\Mult3~47\ <= \Mult3~mac_RESULTA_bus\(55);
\Mult3~48\ <= \Mult3~mac_RESULTA_bus\(56);
\Mult3~49\ <= \Mult3~mac_RESULTA_bus\(57);
\Mult3~50\ <= \Mult3~mac_RESULTA_bus\(58);
\Mult3~51\ <= \Mult3~mac_RESULTA_bus\(59);
\Mult3~52\ <= \Mult3~mac_RESULTA_bus\(60);
\Mult3~53\ <= \Mult3~mac_RESULTA_bus\(61);
\Mult3~54\ <= \Mult3~mac_RESULTA_bus\(62);
\Mult3~55\ <= \Mult3~mac_RESULTA_bus\(63);

\Mult0~mac_AX_bus\ <= (level(2) & \level[1]~DUPLICATE_q\ & NOT \level[0]~DUPLICATE_q\);

\Mult0~mac_AY_bus\ <= (\Add4~1_combout\ & \Add4~1_combout\ & \Add4~1_combout\ & \Add4~1_combout\ & \Add4~1_combout\ & \Add4~1_combout\ & \Add4~1_combout\ & \Add4~1_combout\ & \Add4~1_combout\ & \Add4~1_combout\ & \Add4~1_combout\ & \Add4~1_combout\ & 
\Add4~1_combout\ & \Add4~1_combout\ & \Add4~1_combout\ & \Add4~1_combout\ & \Add4~0_combout\ & NOT \Div0|auto_generated|divider|divider|op_5~1_sumout\ & \Div0|auto_generated|divider|divider|op_6~1_sumout\);

\Mult0~mac_BX_bus\ <= (\score[15]~DUPLICATE_q\ & \score[15]~DUPLICATE_q\ & \score[15]~DUPLICATE_q\ & \score[15]~DUPLICATE_q\ & \score[15]~DUPLICATE_q\ & \score[15]~DUPLICATE_q\ & \score[15]~DUPLICATE_q\ & \score[15]~DUPLICATE_q\ & \score[15]~DUPLICATE_q\
& \score[15]~DUPLICATE_q\ & \score[15]~DUPLICATE_q\ & \score[15]~DUPLICATE_q\ & \score[15]~DUPLICATE_q\ & \score[15]~DUPLICATE_q\ & \score[15]~DUPLICATE_q\ & \score[15]~DUPLICATE_q\ & \score[15]~DUPLICATE_q\ & \score[15]~DUPLICATE_q\);

\Mult0~mac_BY_bus\ <= (\score[15]~DUPLICATE_q\ & \score[15]~DUPLICATE_q\ & \score[15]~DUPLICATE_q\ & score(14) & \score[13]~DUPLICATE_q\ & \score[12]~DUPLICATE_q\ & \score[11]~DUPLICATE_q\ & \score[10]~DUPLICATE_q\ & score(9) & score(8) & score(7)
& \score[6]~DUPLICATE_q\ & score(5) & score(4) & score(3) & score(2) & score(1) & score(0));

\Mult0~mac_resulta\ <= \Mult0~mac_RESULTA_bus\(0);
\Mult0~325\ <= \Mult0~mac_RESULTA_bus\(1);
\Mult0~326\ <= \Mult0~mac_RESULTA_bus\(2);
\Mult0~327\ <= \Mult0~mac_RESULTA_bus\(3);
\Mult0~328\ <= \Mult0~mac_RESULTA_bus\(4);
\Mult0~329\ <= \Mult0~mac_RESULTA_bus\(5);
\Mult0~330\ <= \Mult0~mac_RESULTA_bus\(6);
\Mult0~331\ <= \Mult0~mac_RESULTA_bus\(7);
\Mult0~332\ <= \Mult0~mac_RESULTA_bus\(8);
\Mult0~333\ <= \Mult0~mac_RESULTA_bus\(9);
\Mult0~334\ <= \Mult0~mac_RESULTA_bus\(10);
\Mult0~335\ <= \Mult0~mac_RESULTA_bus\(11);
\Mult0~336\ <= \Mult0~mac_RESULTA_bus\(12);
\Mult0~337\ <= \Mult0~mac_RESULTA_bus\(13);
\Mult0~338\ <= \Mult0~mac_RESULTA_bus\(14);
\Mult0~339\ <= \Mult0~mac_RESULTA_bus\(15);
\Mult0~8\ <= \Mult0~mac_RESULTA_bus\(16);
\Mult0~9\ <= \Mult0~mac_RESULTA_bus\(17);
\Mult0~10\ <= \Mult0~mac_RESULTA_bus\(18);
\Mult0~11\ <= \Mult0~mac_RESULTA_bus\(19);
\Mult0~12\ <= \Mult0~mac_RESULTA_bus\(20);
\Mult0~13\ <= \Mult0~mac_RESULTA_bus\(21);
\Mult0~14\ <= \Mult0~mac_RESULTA_bus\(22);
\Mult0~15\ <= \Mult0~mac_RESULTA_bus\(23);
\Mult0~16\ <= \Mult0~mac_RESULTA_bus\(24);
\Mult0~17\ <= \Mult0~mac_RESULTA_bus\(25);
\Mult0~18\ <= \Mult0~mac_RESULTA_bus\(26);
\Mult0~19\ <= \Mult0~mac_RESULTA_bus\(27);
\Mult0~20\ <= \Mult0~mac_RESULTA_bus\(28);
\Mult0~21\ <= \Mult0~mac_RESULTA_bus\(29);
\Mult0~22\ <= \Mult0~mac_RESULTA_bus\(30);
\Mult0~23\ <= \Mult0~mac_RESULTA_bus\(31);
\Mult0~24\ <= \Mult0~mac_RESULTA_bus\(32);
\Mult0~25\ <= \Mult0~mac_RESULTA_bus\(33);
\Mult0~26\ <= \Mult0~mac_RESULTA_bus\(34);
\Mult0~27\ <= \Mult0~mac_RESULTA_bus\(35);
\Mult0~28\ <= \Mult0~mac_RESULTA_bus\(36);
\Mult0~29\ <= \Mult0~mac_RESULTA_bus\(37);
\Mult0~30\ <= \Mult0~mac_RESULTA_bus\(38);
\Mult0~31\ <= \Mult0~mac_RESULTA_bus\(39);
\Mult0~32\ <= \Mult0~mac_RESULTA_bus\(40);
\Mult0~33\ <= \Mult0~mac_RESULTA_bus\(41);
\Mult0~34\ <= \Mult0~mac_RESULTA_bus\(42);
\Mult0~35\ <= \Mult0~mac_RESULTA_bus\(43);
\Mult0~36\ <= \Mult0~mac_RESULTA_bus\(44);
\Mult0~37\ <= \Mult0~mac_RESULTA_bus\(45);
\Mult0~38\ <= \Mult0~mac_RESULTA_bus\(46);
\Mult0~39\ <= \Mult0~mac_RESULTA_bus\(47);
\Mult0~40\ <= \Mult0~mac_RESULTA_bus\(48);
\Mult0~41\ <= \Mult0~mac_RESULTA_bus\(49);
\Mult0~42\ <= \Mult0~mac_RESULTA_bus\(50);
\Mult0~43\ <= \Mult0~mac_RESULTA_bus\(51);
\Mult0~44\ <= \Mult0~mac_RESULTA_bus\(52);
\Mult0~45\ <= \Mult0~mac_RESULTA_bus\(53);
\Mult0~46\ <= \Mult0~mac_RESULTA_bus\(54);
\Mult0~47\ <= \Mult0~mac_RESULTA_bus\(55);
\Mult0~48\ <= \Mult0~mac_RESULTA_bus\(56);
\Mult0~49\ <= \Mult0~mac_RESULTA_bus\(57);
\Mult0~50\ <= \Mult0~mac_RESULTA_bus\(58);
\Mult0~51\ <= \Mult0~mac_RESULTA_bus\(59);
\Mult0~52\ <= \Mult0~mac_RESULTA_bus\(60);
\Mult0~53\ <= \Mult0~mac_RESULTA_bus\(61);
\Mult0~54\ <= \Mult0~mac_RESULTA_bus\(62);
\Mult0~55\ <= \Mult0~mac_RESULTA_bus\(63);

\Mult1~mac_AX_bus\ <= (level(2) & \level[1]~DUPLICATE_q\ & NOT \level[0]~DUPLICATE_q\);

\Mult1~mac_AY_bus\ <= (\Add12~1_combout\ & \Add12~1_combout\ & \Add12~1_combout\ & \Add12~1_combout\ & \Add12~1_combout\ & \Add12~1_combout\ & \Add12~1_combout\ & \Add12~1_combout\ & \Add12~1_combout\ & \Add12~1_combout\ & \Add12~1_combout\ & 
\Add12~1_combout\ & \Add12~1_combout\ & \Add12~1_combout\ & \Add12~1_combout\ & \Add12~1_combout\ & \Add12~0_combout\ & NOT \Div1|auto_generated|divider|divider|op_5~1_sumout\ & \Div1|auto_generated|divider|divider|op_6~1_sumout\);

\Mult1~mac_BX_bus\ <= (\score[15]~DUPLICATE_q\ & \score[15]~DUPLICATE_q\ & \score[15]~DUPLICATE_q\ & \score[15]~DUPLICATE_q\ & \score[15]~DUPLICATE_q\ & \score[15]~DUPLICATE_q\ & \score[15]~DUPLICATE_q\ & \score[15]~DUPLICATE_q\ & \score[15]~DUPLICATE_q\
& \score[15]~DUPLICATE_q\ & \score[15]~DUPLICATE_q\ & \score[15]~DUPLICATE_q\ & \score[15]~DUPLICATE_q\ & \score[15]~DUPLICATE_q\ & \score[15]~DUPLICATE_q\ & \score[15]~DUPLICATE_q\ & \score[15]~DUPLICATE_q\ & \score[15]~DUPLICATE_q\);

\Mult1~mac_BY_bus\ <= (\score[15]~DUPLICATE_q\ & \score[15]~DUPLICATE_q\ & \score[15]~DUPLICATE_q\ & score(14) & \score[13]~DUPLICATE_q\ & \score[12]~DUPLICATE_q\ & score(11) & \score[10]~DUPLICATE_q\ & score(9) & score(8) & score(7) & 
\score[6]~DUPLICATE_q\ & score(5) & score(4) & score(3) & score(2) & score(1) & score(0));

\Mult1~mac_resulta\ <= \Mult1~mac_RESULTA_bus\(0);
\Mult1~325\ <= \Mult1~mac_RESULTA_bus\(1);
\Mult1~326\ <= \Mult1~mac_RESULTA_bus\(2);
\Mult1~327\ <= \Mult1~mac_RESULTA_bus\(3);
\Mult1~328\ <= \Mult1~mac_RESULTA_bus\(4);
\Mult1~329\ <= \Mult1~mac_RESULTA_bus\(5);
\Mult1~330\ <= \Mult1~mac_RESULTA_bus\(6);
\Mult1~331\ <= \Mult1~mac_RESULTA_bus\(7);
\Mult1~332\ <= \Mult1~mac_RESULTA_bus\(8);
\Mult1~333\ <= \Mult1~mac_RESULTA_bus\(9);
\Mult1~334\ <= \Mult1~mac_RESULTA_bus\(10);
\Mult1~335\ <= \Mult1~mac_RESULTA_bus\(11);
\Mult1~336\ <= \Mult1~mac_RESULTA_bus\(12);
\Mult1~337\ <= \Mult1~mac_RESULTA_bus\(13);
\Mult1~338\ <= \Mult1~mac_RESULTA_bus\(14);
\Mult1~339\ <= \Mult1~mac_RESULTA_bus\(15);
\Mult1~8\ <= \Mult1~mac_RESULTA_bus\(16);
\Mult1~9\ <= \Mult1~mac_RESULTA_bus\(17);
\Mult1~10\ <= \Mult1~mac_RESULTA_bus\(18);
\Mult1~11\ <= \Mult1~mac_RESULTA_bus\(19);
\Mult1~12\ <= \Mult1~mac_RESULTA_bus\(20);
\Mult1~13\ <= \Mult1~mac_RESULTA_bus\(21);
\Mult1~14\ <= \Mult1~mac_RESULTA_bus\(22);
\Mult1~15\ <= \Mult1~mac_RESULTA_bus\(23);
\Mult1~16\ <= \Mult1~mac_RESULTA_bus\(24);
\Mult1~17\ <= \Mult1~mac_RESULTA_bus\(25);
\Mult1~18\ <= \Mult1~mac_RESULTA_bus\(26);
\Mult1~19\ <= \Mult1~mac_RESULTA_bus\(27);
\Mult1~20\ <= \Mult1~mac_RESULTA_bus\(28);
\Mult1~21\ <= \Mult1~mac_RESULTA_bus\(29);
\Mult1~22\ <= \Mult1~mac_RESULTA_bus\(30);
\Mult1~23\ <= \Mult1~mac_RESULTA_bus\(31);
\Mult1~24\ <= \Mult1~mac_RESULTA_bus\(32);
\Mult1~25\ <= \Mult1~mac_RESULTA_bus\(33);
\Mult1~26\ <= \Mult1~mac_RESULTA_bus\(34);
\Mult1~27\ <= \Mult1~mac_RESULTA_bus\(35);
\Mult1~28\ <= \Mult1~mac_RESULTA_bus\(36);
\Mult1~29\ <= \Mult1~mac_RESULTA_bus\(37);
\Mult1~30\ <= \Mult1~mac_RESULTA_bus\(38);
\Mult1~31\ <= \Mult1~mac_RESULTA_bus\(39);
\Mult1~32\ <= \Mult1~mac_RESULTA_bus\(40);
\Mult1~33\ <= \Mult1~mac_RESULTA_bus\(41);
\Mult1~34\ <= \Mult1~mac_RESULTA_bus\(42);
\Mult1~35\ <= \Mult1~mac_RESULTA_bus\(43);
\Mult1~36\ <= \Mult1~mac_RESULTA_bus\(44);
\Mult1~37\ <= \Mult1~mac_RESULTA_bus\(45);
\Mult1~38\ <= \Mult1~mac_RESULTA_bus\(46);
\Mult1~39\ <= \Mult1~mac_RESULTA_bus\(47);
\Mult1~40\ <= \Mult1~mac_RESULTA_bus\(48);
\Mult1~41\ <= \Mult1~mac_RESULTA_bus\(49);
\Mult1~42\ <= \Mult1~mac_RESULTA_bus\(50);
\Mult1~43\ <= \Mult1~mac_RESULTA_bus\(51);
\Mult1~44\ <= \Mult1~mac_RESULTA_bus\(52);
\Mult1~45\ <= \Mult1~mac_RESULTA_bus\(53);
\Mult1~46\ <= \Mult1~mac_RESULTA_bus\(54);
\Mult1~47\ <= \Mult1~mac_RESULTA_bus\(55);
\Mult1~48\ <= \Mult1~mac_RESULTA_bus\(56);
\Mult1~49\ <= \Mult1~mac_RESULTA_bus\(57);
\Mult1~50\ <= \Mult1~mac_RESULTA_bus\(58);
\Mult1~51\ <= \Mult1~mac_RESULTA_bus\(59);
\Mult1~52\ <= \Mult1~mac_RESULTA_bus\(60);
\Mult1~53\ <= \Mult1~mac_RESULTA_bus\(61);
\Mult1~54\ <= \Mult1~mac_RESULTA_bus\(62);
\Mult1~55\ <= \Mult1~mac_RESULTA_bus\(63);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~q\ & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~q\ & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~q\ & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~q\ & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(9) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(7) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0~portbdataout\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5_PORTADATAIN_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~q\ & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~q\ & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~q\ & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~q\ & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(9) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(7) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5_PORTBADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5~portbdataout\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(1);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(2);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(3);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(4);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10_PORTADATAIN_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~q\ & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~q\ & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~q\ & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~q\ & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(9) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(7) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10_PORTBADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10~portbdataout\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10_PORTBDATAOUT_bus\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10_PORTBDATAOUT_bus\(1);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10_PORTBDATAOUT_bus\(2);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10_PORTBDATAOUT_bus\(3);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10_PORTBDATAOUT_bus\(4);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15_PORTADATAIN_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][19]~q\ & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][18]~q\ & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~q\ & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][16]~q\ & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(9) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(7) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15_PORTBADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15~portbdataout\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15_PORTBDATAOUT_bus\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15_PORTBDATAOUT_bus\(1);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15_PORTBDATAOUT_bus\(2);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15_PORTBDATAOUT_bus\(3);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15_PORTBDATAOUT_bus\(4);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20_PORTADATAIN_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][24]~q\ & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][23]~q\ & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][22]~q\ & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][21]~q\ & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][20]~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(9) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(7) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20_PORTBADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20~portbdataout\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20_PORTBDATAOUT_bus\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20_PORTBDATAOUT_bus\(1);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20_PORTBDATAOUT_bus\(2);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20_PORTBDATAOUT_bus\(3);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20_PORTBDATAOUT_bus\(4);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25_PORTADATAIN_bus\ <= (gnd & gnd & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][27]~q\ & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][26]~q\ & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][25]~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(9) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(7) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25_PORTBADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(10) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(9) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(8) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(7) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25~portbdataout\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25_PORTBDATAOUT_bus\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25_PORTBDATAOUT_bus\(1);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25_PORTBDATAOUT_bus\(2);
\ALT_INV_Decoder2~28_combout\ <= NOT \Decoder2~28_combout\;
\ALT_INV_blocks~94_combout\ <= NOT \blocks~94_combout\;
\ALT_INV_Decoder1~28_combout\ <= NOT \Decoder1~28_combout\;
\ALT_INV_Decoder0~31_combout\ <= NOT \Decoder0~31_combout\;
\ALT_INV_Decoder3~27_combout\ <= NOT \Decoder3~27_combout\;
\ALT_INV_Decoder2~27_combout\ <= NOT \Decoder2~27_combout\;
\ALT_INV_blocks~92_combout\ <= NOT \blocks~92_combout\;
\ALT_INV_Decoder1~27_combout\ <= NOT \Decoder1~27_combout\;
\ALT_INV_Decoder0~30_combout\ <= NOT \Decoder0~30_combout\;
\ALT_INV_Decoder3~26_combout\ <= NOT \Decoder3~26_combout\;
\ALT_INV_Decoder2~26_combout\ <= NOT \Decoder2~26_combout\;
\ALT_INV_blocks~90_combout\ <= NOT \blocks~90_combout\;
\ALT_INV_Decoder1~26_combout\ <= NOT \Decoder1~26_combout\;
\ALT_INV_Decoder0~29_combout\ <= NOT \Decoder0~29_combout\;
\ALT_INV_blocks~88_combout\ <= NOT \blocks~88_combout\;
\ALT_INV_Decoder3~25_combout\ <= NOT \Decoder3~25_combout\;
\ALT_INV_Decoder2~25_combout\ <= NOT \Decoder2~25_combout\;
\ALT_INV_blocks~86_combout\ <= NOT \blocks~86_combout\;
\ALT_INV_Decoder1~25_combout\ <= NOT \Decoder1~25_combout\;
\ALT_INV_blocks~85_combout\ <= NOT \blocks~85_combout\;
\ALT_INV_Decoder0~28_combout\ <= NOT \Decoder0~28_combout\;
\ALT_INV_Decoder3~24_combout\ <= NOT \Decoder3~24_combout\;
\ALT_INV_Decoder2~24_combout\ <= NOT \Decoder2~24_combout\;
\ALT_INV_blocks~83_combout\ <= NOT \blocks~83_combout\;
\ALT_INV_Decoder1~24_combout\ <= NOT \Decoder1~24_combout\;
\ALT_INV_Decoder0~27_combout\ <= NOT \Decoder0~27_combout\;
\ALT_INV_blocks~81_combout\ <= NOT \blocks~81_combout\;
\ALT_INV_Decoder3~23_combout\ <= NOT \Decoder3~23_combout\;
\ALT_INV_Decoder2~23_combout\ <= NOT \Decoder2~23_combout\;
\ALT_INV_blocks~79_combout\ <= NOT \blocks~79_combout\;
\ALT_INV_Decoder1~23_combout\ <= NOT \Decoder1~23_combout\;
\ALT_INV_Decoder0~26_combout\ <= NOT \Decoder0~26_combout\;
\ALT_INV_Decoder3~22_combout\ <= NOT \Decoder3~22_combout\;
\ALT_INV_Decoder2~22_combout\ <= NOT \Decoder2~22_combout\;
\ALT_INV_blocks~77_combout\ <= NOT \blocks~77_combout\;
\ALT_INV_Decoder1~22_combout\ <= NOT \Decoder1~22_combout\;
\ALT_INV_Decoder0~25_combout\ <= NOT \Decoder0~25_combout\;
\ALT_INV_Decoder3~21_combout\ <= NOT \Decoder3~21_combout\;
\ALT_INV_Decoder2~21_combout\ <= NOT \Decoder2~21_combout\;
\ALT_INV_blocks~75_combout\ <= NOT \blocks~75_combout\;
\ALT_INV_Decoder1~21_combout\ <= NOT \Decoder1~21_combout\;
\ALT_INV_Decoder0~24_combout\ <= NOT \Decoder0~24_combout\;
\ALT_INV_Decoder3~20_combout\ <= NOT \Decoder3~20_combout\;
\ALT_INV_Decoder2~20_combout\ <= NOT \Decoder2~20_combout\;
\ALT_INV_blocks~73_combout\ <= NOT \blocks~73_combout\;
\ALT_INV_Decoder1~20_combout\ <= NOT \Decoder1~20_combout\;
\ALT_INV_Decoder0~23_combout\ <= NOT \Decoder0~23_combout\;
\ALT_INV_blocks~71_combout\ <= NOT \blocks~71_combout\;
\ALT_INV_Decoder3~19_combout\ <= NOT \Decoder3~19_combout\;
\ALT_INV_Decoder2~19_combout\ <= NOT \Decoder2~19_combout\;
\ALT_INV_blocks~69_combout\ <= NOT \blocks~69_combout\;
\ALT_INV_Decoder1~19_combout\ <= NOT \Decoder1~19_combout\;
\ALT_INV_Decoder0~22_combout\ <= NOT \Decoder0~22_combout\;
\ALT_INV_blocks~67_combout\ <= NOT \blocks~67_combout\;
\ALT_INV_Decoder3~18_combout\ <= NOT \Decoder3~18_combout\;
\ALT_INV_Decoder2~18_combout\ <= NOT \Decoder2~18_combout\;
\ALT_INV_blocks~65_combout\ <= NOT \blocks~65_combout\;
\ALT_INV_Decoder1~18_combout\ <= NOT \Decoder1~18_combout\;
\ALT_INV_Decoder0~21_combout\ <= NOT \Decoder0~21_combout\;
\ALT_INV_Decoder0~20_combout\ <= NOT \Decoder0~20_combout\;
\ALT_INV_blocks~63_combout\ <= NOT \blocks~63_combout\;
\ALT_INV_Decoder3~17_combout\ <= NOT \Decoder3~17_combout\;
\ALT_INV_Decoder2~17_combout\ <= NOT \Decoder2~17_combout\;
\ALT_INV_blocks~61_combout\ <= NOT \blocks~61_combout\;
\ALT_INV_Decoder1~17_combout\ <= NOT \Decoder1~17_combout\;
\ALT_INV_Decoder0~19_combout\ <= NOT \Decoder0~19_combout\;
\ALT_INV_blocks~59_combout\ <= NOT \blocks~59_combout\;
\ALT_INV_Decoder3~16_combout\ <= NOT \Decoder3~16_combout\;
\ALT_INV_Decoder2~16_combout\ <= NOT \Decoder2~16_combout\;
\ALT_INV_blocks~57_combout\ <= NOT \blocks~57_combout\;
\ALT_INV_Decoder1~16_combout\ <= NOT \Decoder1~16_combout\;
\ALT_INV_blocks~56_combout\ <= NOT \blocks~56_combout\;
\ALT_INV_Decoder0~18_combout\ <= NOT \Decoder0~18_combout\;
\ALT_INV_Decoder3~15_combout\ <= NOT \Decoder3~15_combout\;
\ALT_INV_Decoder2~15_combout\ <= NOT \Decoder2~15_combout\;
\ALT_INV_blocks~54_combout\ <= NOT \blocks~54_combout\;
\ALT_INV_Decoder1~15_combout\ <= NOT \Decoder1~15_combout\;
\ALT_INV_Decoder0~17_combout\ <= NOT \Decoder0~17_combout\;
\ALT_INV_Decoder0~16_combout\ <= NOT \Decoder0~16_combout\;
\ALT_INV_blocks~52_combout\ <= NOT \blocks~52_combout\;
\ALT_INV_Decoder3~14_combout\ <= NOT \Decoder3~14_combout\;
\ALT_INV_Decoder2~14_combout\ <= NOT \Decoder2~14_combout\;
\ALT_INV_blocks~50_combout\ <= NOT \blocks~50_combout\;
\ALT_INV_Decoder1~14_combout\ <= NOT \Decoder1~14_combout\;
\ALT_INV_blocks~49_combout\ <= NOT \blocks~49_combout\;
\ALT_INV_Decoder3~13_combout\ <= NOT \Decoder3~13_combout\;
\ALT_INV_Decoder2~13_combout\ <= NOT \Decoder2~13_combout\;
\ALT_INV_blocks~47_combout\ <= NOT \blocks~47_combout\;
\ALT_INV_Decoder1~13_combout\ <= NOT \Decoder1~13_combout\;
\ALT_INV_Decoder0~15_combout\ <= NOT \Decoder0~15_combout\;
\ALT_INV_blocks~45_combout\ <= NOT \blocks~45_combout\;
\ALT_INV_Decoder3~12_combout\ <= NOT \Decoder3~12_combout\;
\ALT_INV_Decoder2~12_combout\ <= NOT \Decoder2~12_combout\;
\ALT_INV_blocks~43_combout\ <= NOT \blocks~43_combout\;
\ALT_INV_Decoder1~12_combout\ <= NOT \Decoder1~12_combout\;
\ALT_INV_blocks~42_combout\ <= NOT \blocks~42_combout\;
\ALT_INV_Decoder3~11_combout\ <= NOT \Decoder3~11_combout\;
\ALT_INV_Decoder2~11_combout\ <= NOT \Decoder2~11_combout\;
\ALT_INV_blocks~40_combout\ <= NOT \blocks~40_combout\;
\ALT_INV_Decoder1~11_combout\ <= NOT \Decoder1~11_combout\;
\ALT_INV_Decoder0~14_combout\ <= NOT \Decoder0~14_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(2) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(0) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(13) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(13);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(11) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(6) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(6);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(1) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(1);
\ALT_INV_altera_internal_jtag~TDIUTAP\ <= NOT \altera_internal_jtag~TDIUTAP\;
\ALT_INV_altera_internal_jtag~TCKUTAP\ <= NOT \altera_internal_jtag~TCKUTAP\;
\ALT_INV_altera_internal_jtag~TMSUTAP\ <= NOT \altera_internal_jtag~TMSUTAP\;
\VGA_Generator|VGA|ALT_INV_LessThan9~1_wirecell_combout\ <= NOT \VGA_Generator|VGA|LessThan9~1_wirecell_combout\;
\VGA_Generator|VGA|ALT_INV_column[8]~10_combout\ <= NOT \VGA_Generator|VGA|column[8]~10_combout\;
\VGA_Generator|ALT_INV_Add1~4_combout\ <= NOT \VGA_Generator|Add1~4_combout\;
\ALT_INV_Add28~5_combout\ <= NOT \Add28~5_combout\;
\ALT_INV_LessThan4~2_combout\ <= NOT \LessThan4~2_combout\;
\ALT_INV_LessThan4~1_combout\ <= NOT \LessThan4~1_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[15]~3_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[15]~3_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[15]~3_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[15]~3_combout\;
\Div3|auto_generated|divider|divider|ALT_INV_StageOut[15]~3_combout\ <= NOT \Div3|auto_generated|divider|divider|StageOut[15]~3_combout\;
\Div2|auto_generated|divider|divider|ALT_INV_StageOut[15]~3_combout\ <= NOT \Div2|auto_generated|divider|divider|StageOut[15]~3_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[16]~2_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[16]~2_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[16]~2_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[16]~2_combout\;
\Div3|auto_generated|divider|divider|ALT_INV_StageOut[16]~2_combout\ <= NOT \Div3|auto_generated|divider|divider|StageOut[16]~2_combout\;
\Div2|auto_generated|divider|divider|ALT_INV_StageOut[16]~2_combout\ <= NOT \Div2|auto_generated|divider|divider|StageOut[16]~2_combout\;
\ALT_INV_Add17~5_combout\ <= NOT \Add17~5_combout\;
\ALT_INV_Add17~4_combout\ <= NOT \Add17~4_combout\;
\ALT_INV_find_block_index~34_combout\ <= NOT \find_block_index~34_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[17]~1_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[17]~1_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[17]~0_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[17]~0_combout\;
\ALT_INV_Add3~4_combout\ <= NOT \Add3~4_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[17]~1_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[17]~1_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[17]~0_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[17]~0_combout\;
\ALT_INV_find_block_index~33_combout\ <= NOT \find_block_index~33_combout\;
\Div3|auto_generated|divider|divider|ALT_INV_StageOut[17]~1_combout\ <= NOT \Div3|auto_generated|divider|divider|StageOut[17]~1_combout\;
\Div3|auto_generated|divider|divider|ALT_INV_StageOut[17]~0_combout\ <= NOT \Div3|auto_generated|divider|divider|StageOut[17]~0_combout\;
\ALT_INV_find_block_index~32_combout\ <= NOT \find_block_index~32_combout\;
\Div2|auto_generated|divider|divider|ALT_INV_StageOut[17]~1_combout\ <= NOT \Div2|auto_generated|divider|divider|StageOut[17]~1_combout\;
\Div2|auto_generated|divider|divider|ALT_INV_StageOut[17]~0_combout\ <= NOT \Div2|auto_generated|divider|divider|StageOut[17]~0_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~54_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~54_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~53_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~53_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~52_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~52_combout\;
\VGA_Generator|Text_Generator|ALT_INV_Mux6~6_combout\ <= NOT \VGA_Generator|Text_Generator|Mux6~6_combout\;
\ALT_INV_rtl~55_combout\ <= NOT \rtl~55_combout\;
\ALT_INV_rtl~54_combout\ <= NOT \rtl~54_combout\;
\ALT_INV_score[14]~10_combout\ <= NOT \score[14]~10_combout\;
\ALT_INV_score[14]~9_combout\ <= NOT \score[14]~9_combout\;
\ALT_INV_score[2]~6_combout\ <= NOT \score[2]~6_combout\;
\VGA_Generator|Text_Generator|ALT_INV_Mux6~5_combout\ <= NOT \VGA_Generator|Text_Generator|Mux6~5_combout\;
\ALT_INV_rtl~53_combout\ <= NOT \rtl~53_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg\(1) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(1);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~4_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~3_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~3_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg[2]~2_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg[2]~1_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~1_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(2) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(3) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_proc~0_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(4) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~0_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~0_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(1) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(0) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_minor_ver_reg\(1) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(1);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg~2_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~2_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(0) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(0);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR~0_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(0) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(1) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(1);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(2) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(3) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(3);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR\(1) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(1);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(3) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(3);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state~12_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state~10_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state~7_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state~6_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state~4_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state~1_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(2) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(2);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_Equal0~0_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(5) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(5);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(6) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(6);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(7) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(7);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(8) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(8);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(9) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(9);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(0) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(0);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(2) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(2);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(3) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(3);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(4) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(4);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(1) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(1);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_node_ena~2_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_node_ena~1_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(1) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_node_ena~0_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_dr_scan_reg~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_node_ena_proc~0_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo~2_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~2_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo~1_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~1_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_bypass_reg~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg\(0) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(0);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo~0_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~0_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_minor_ver_reg\(0) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(0);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_Equal3~0_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR\(0) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(0);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][9]~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][8]~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][7]~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][6]~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][5]~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][4]~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][3]~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][2]~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(15) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(15);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(14) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(14);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(12) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(12);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(10) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(10);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(9) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(9);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(7) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(7);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(5) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(5);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(2) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(2);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(0) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo~3_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~3_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_tms_cnt\(1) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(1);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(9) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(9);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(7) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(7);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(4) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_tms_cnt\(2) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(2);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(10) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(10);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(1) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(0) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(20) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(20);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(21) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(21);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(22) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(22);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(23) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(23);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(9) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(9);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(24) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(24);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(25) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(25);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(26) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(26);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(27) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(27);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(28) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(28);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(29) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(29);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(13) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(13);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(12) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(12);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(11) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(11);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(10) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(10);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(3) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(3);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(19) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(19);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(7) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(7);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(8) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(8);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(15) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(15);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(6) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(6);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(14) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(14);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(2) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(2);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(31) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(31);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(17) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(17);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(4) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(4);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(5) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(5);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(16) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(16);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(18) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(18);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(30) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(30);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(1) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(1);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~1_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~1_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(1) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(1);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_val_shift_reg\(0) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|ALT_INV_dffs\(0) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(0) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(0) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(0);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo~7_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~7_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_identity_contrib_shift_reg\(3) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(3);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_identity_contrib_shift_reg\(2) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(2);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_sldfabric_ident_writedata\(3) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(3);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~13_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_minor_ver_reg~3_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR~6_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_identity_contrib_shift_reg\(1) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(1);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~11_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_sldfabric_ident_writedata\(2) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(2);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg\(3) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(3);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~10_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~9_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_minor_ver_reg\(3) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(3);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR\(3) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(3);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg[2]~2_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_sldfabric_ident_writedata\(1) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(1);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg\(2) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(2);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~7_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal~5_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal~4_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_Equal7~0_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal7~0_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal~2_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal~0_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_minor_ver_reg~1_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_minor_ver_reg\(2) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(2);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR~3_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(4) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(4);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR\(2) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(2);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[3]~5_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~5_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[3]~4_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~4_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[0]~3_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~3_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_tms_cnt\(0) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(0);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_reset_ena_reg~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_reset_ena_reg_proc~0_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_sldfabric_ident_writedata\(0) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(0);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~5_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~1_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~1_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~1_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~1_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~41_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~41_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~37_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~37_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~33_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~33_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~29_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~29_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~25_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~25_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~21_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~21_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~17_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~17_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~13_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~13_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~9_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~5_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~1_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(1) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(1);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita1~sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita3~sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita4~sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita0~sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita4~1_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~1_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita2~sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(1) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(1);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~125_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~125_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~121_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~121_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~117_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~117_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~113_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~113_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~109_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~109_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~105_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~105_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~101_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~101_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~97_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~97_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~93_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~93_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~89_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~89_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~85_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~85_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~81_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~81_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~77_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~77_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~73_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~73_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~69_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~69_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~65_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~65_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~61_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~61_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~57_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~57_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~53_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~53_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~49_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~49_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~45_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~45_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~41_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~41_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~37_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~37_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~33_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~33_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~29_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~29_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~25_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~25_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~21_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~21_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~17_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~17_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~13_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~13_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~9_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~9_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~5_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~5_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(2) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(2);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(5) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(5);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(4) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(4);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(3) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(3);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(2) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(2);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(1) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(1);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(0) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(8) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(8);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(7) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(7);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(6) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(6);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(11) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(11);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(10) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(10);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(9) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(9);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(0) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(1) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(1);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(3) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(3);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(4) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(4);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(0) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(2) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(2);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(7) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(7);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(5) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(5);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(5) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(5);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(6) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(6);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(4) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(4);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(4) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(4);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(5) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(5);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(3) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(3);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(3) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(3);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|ALT_INV_counter_comb_bita0~1_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~1_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|ALT_INV_counter_comb_bita0~sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(4) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(4);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[9]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[9]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[8]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[7]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[6]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[5]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[4]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[3]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[2]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[1]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[0]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[10]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[10]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(2) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(2);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(2) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(2);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(0) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(3) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(3);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~45_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~45_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~41_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~41_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~41_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~41_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~37_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~37_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~37_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~37_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~33_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~33_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~33_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~33_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~29_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~29_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~29_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~29_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~25_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~25_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~25_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~25_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~21_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~21_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~21_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~21_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~17_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~17_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~17_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~13_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~13_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~13_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~9_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~9_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~9_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~9_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~5_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~5_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~5_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a0~portbdataout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0~portbdataout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(22) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(22);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|ALT_INV_dffs\(0) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(21) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(21);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(22) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(22);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(20) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(20);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(21) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(21);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(19) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(19);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(20) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(20);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(18) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(18);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(19) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(19);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(17) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(17);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(18) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(18);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(16) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(16);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(17) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(17);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(15) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(15);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(16) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(16);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(14) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(14);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:last_trigger_address_var[10]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(15) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(15);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(13) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(13);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(14) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(14);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(12) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(12);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(12) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(12);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(13) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(13);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(11) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(11);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(11) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(11);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:last_trigger_address_var[7]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(12) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(12);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(10) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(10);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(10) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(10);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(11) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(11);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(9) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(9);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(9) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(9);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:last_trigger_address_var[5]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(10) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(10);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(8) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(8);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(8) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(8);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:last_trigger_address_var[4]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(9) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(9);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(7) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(7);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(7) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(7);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:last_trigger_address_var[3]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(8) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(8);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(6) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(6);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(6) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(6);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a18\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a19\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a15~portbdataout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15~portbdataout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a11\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a12\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a13\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a14\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a10~portbdataout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10~portbdataout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a6\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a7\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a8\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a9\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a5~portbdataout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5~portbdataout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_comb_bita10~sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10~sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_comb_bita9~sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9~sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_comb_bita8~sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8~sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_comb_bita7~sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_comb_bita6~sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_comb_bita5~sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_comb_bita4~sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_comb_bita3~sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_comb_bita1~sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_comb_bita0~sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita1~sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita2~sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita3~sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita4~sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita4~1_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~1_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita0~sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(10) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(10);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(9) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(9);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(8) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(8);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(7) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(7);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(6) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(6);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(5) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(5);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(4) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(4);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(3) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(3);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(2) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(2);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(1) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(1);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(0) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(1) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(1);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(2) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(2);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(3) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(3);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(4) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(4);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(0) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a1\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a2\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a4\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a3\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(1) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(1);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_run~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_status_load_on~0_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:collecting_post_data_var~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_trigger_out_ff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~q\;
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(27) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(27);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(26) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(26);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(25) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(25);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(24) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(24);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(23) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(23);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(22) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(22);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(21) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(21);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(20) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(20);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(19) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(19);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(18) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(18);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(17) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(17);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(16) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(16);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(15) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(15);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(14) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(14);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(13) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(13);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(12) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(12);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(11) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(11);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(10) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(10);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(9) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(9);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(8) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(8);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(7) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(7);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(6) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(6);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(5) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(5);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(4) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(4);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(3) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(3);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(2) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(2);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(1) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(1);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(0) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(0);
\auto_signaltap_0|ALT_INV_acq_data_in_reg\(26) <= NOT \auto_signaltap_0|acq_data_in_reg\(26);
\auto_signaltap_0|ALT_INV_acq_data_in_reg\(22) <= NOT \auto_signaltap_0|acq_data_in_reg\(22);
\auto_signaltap_0|ALT_INV_acq_data_in_reg\(19) <= NOT \auto_signaltap_0|acq_data_in_reg\(19);
\auto_signaltap_0|ALT_INV_acq_data_in_reg\(18) <= NOT \auto_signaltap_0|acq_data_in_reg\(18);
\auto_signaltap_0|ALT_INV_acq_data_in_reg\(16) <= NOT \auto_signaltap_0|acq_data_in_reg\(16);
\auto_signaltap_0|ALT_INV_acq_data_in_reg\(9) <= NOT \auto_signaltap_0|acq_data_in_reg\(9);
\auto_signaltap_0|ALT_INV_acq_data_in_reg\(8) <= NOT \auto_signaltap_0|acq_data_in_reg\(8);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~5_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~5_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~4_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~4_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(0) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~3_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~3_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~2_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~2_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR\(0) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~1_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~1_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~0_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~0_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_bypass_reg_out~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_status_shift_enable~0_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(0) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a26\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a27\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a25~portbdataout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25~portbdataout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a21\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a22\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a23\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a24\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a20~portbdataout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20~portbdataout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a17\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a16\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|ALT_INV_run~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_is_buffer_wrapped~2_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_is_buffer_wrapped~1_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_is_buffer_wrapped~0_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|ALT_INV_dffs\(0) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr[0]~1_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[0]~1_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr~0_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~0_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~6_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~6_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_offload_shift_ena~combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena~combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xraddr\(0) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][0]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(2) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(2);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_segment_shift_var~0_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_process_0~1_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_process_0~0_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:base_address[0]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~7_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR\(2) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR\(2);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~6_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter~4_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~4_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter~3_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~3_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[0]~1_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~1_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(2) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(2);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_collect_data~combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_condition_delay_reg\(3) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg\(3);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~2_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~1_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~0_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_done~0_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~3_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\(5) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(5);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\(4) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(4);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\(3) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(3);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~2_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\(2) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(2);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\(1) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(1);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\(0) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~1_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\(8) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(8);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\(7) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(7);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\(6) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(6);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~0_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\(11) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(11);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\(10) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(10);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\(9) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(9);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_final_trigger_set~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\(0) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_state_status[2]~0_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_enable_delayed~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:done~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:is_buffer_wrapped~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_trigger_out_mode_ff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_cdr~0_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_ram_shift_load~combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_Equal3~0_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(1) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(1);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~0_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~0_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_LessThan0~6_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~6_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_LessThan0~5_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~5_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_LessThan0~4_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~4_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_LessThan0~3_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~3_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_LessThan0~2_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~2_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_LessThan0~1_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~1_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_LessThan0~0_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~0_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_is_buffer_wrapped_once_sig~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~3_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~3_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR\(1) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR\(1);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR[0]~2_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~2_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(3) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(3);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(2) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(2);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR[0]~1_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~1_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(1) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(1);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(0) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~0_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~0_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(22) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(22);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(26) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(26);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(24) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(24);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(25) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(25);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(29) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(29);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(27) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(27);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(28) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(28);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(32) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(32);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(30) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(30);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(31) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(31);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(2) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(2);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(0) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(1) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(1);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(5) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(5);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(3) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(3);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(4) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(4);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(8) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(8);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(6) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(6);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(7) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(7);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(11) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(11);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(9) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(9);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(10) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(10);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(14) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(14);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(12) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(12);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(13) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(13);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][1]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:segment_shift_var~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_current_segment_delayed\(0) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_segment_wrapped_delayed~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(3) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(3);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~4_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~10_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR\(3) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR\(3);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~9_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~9_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(3) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(3);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_condition_delay_reg\(2) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg\(2);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_process_0~2_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~2_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~5_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~5_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~4_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~4_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~3_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~3_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~2_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~2_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~1_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~0_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][2]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_last_trigger_address_delayed\(0) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_crc_rom_sr_ena~0_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~13_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~13_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~12_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(4) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(4);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(5) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(5);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(4) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(4);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(8) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(8);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(7) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(7);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(6) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(6);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(10) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(10);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(9) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(9);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(53) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(53);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(51) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(51);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(52) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(52);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(56) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(56);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(54) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(54);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(55) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(55);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(59) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(59);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(57) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(57);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(58) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(58);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(62) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(62);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(60) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(60);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(61) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(61);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(65) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(65);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(63) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(63);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(64) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(64);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(68) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(68);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(66) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(66);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(67) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(67);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(71) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(71);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(69) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(69);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(70) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(70);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(74) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(74);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(72) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(72);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(73) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(73);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(77) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(77);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(75) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(75);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(76) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(76);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(80) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(80);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(78) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(78);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(79) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(79);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(83) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(83);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(81) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(81);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(82) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(82);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(35) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(35);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(33) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(33);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(34) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(34);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(38) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(38);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(36) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(36);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(37) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(37);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(41) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(41);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(39) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(39);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(40) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(40);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(44) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(44);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(42) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(42);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(43) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(43);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(47) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(47);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(45) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(45);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(46) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(46);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(50) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(50);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(48) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(48);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(49) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(49);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(17) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(17);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(15) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(15);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(16) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(16);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(20) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(20);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(18) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(18);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(19) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(19);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(23) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(23);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(21) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(21);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][12]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_last_trigger_address_delayed\(10) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(10);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(14) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(14);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][11]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_last_trigger_address_delayed\(9) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(9);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(13) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(13);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][10]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_last_trigger_address_delayed\(8) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(8);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(12) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(12);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][9]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_last_trigger_address_delayed\(7) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(7);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(11) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(11);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][8]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(10) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(10);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][7]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_last_trigger_address_delayed\(5) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(5);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(9) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(9);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][6]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_last_trigger_address_delayed\(4) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(4);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(8) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(8);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\(6) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(6);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][5]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_last_trigger_address_delayed\(3) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(3);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(7) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(7);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][4]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_last_trigger_address_delayed\(2) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(2);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(6) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(6);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|ALT_INV_dffs\(3) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(3);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][3]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_last_trigger_address_delayed\(1) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(1);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(5) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(5);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\(3) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(3);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|ALT_INV_dffs\(2) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(2);
\ALT_INV_Decoder0~48_combout\ <= NOT \Decoder0~48_combout\;
\ALT_INV_Decoder3~47_combout\ <= NOT \Decoder3~47_combout\;
\ALT_INV_Decoder2~47_combout\ <= NOT \Decoder2~47_combout\;
\ALT_INV_blocks~146_combout\ <= NOT \blocks~146_combout\;
\ALT_INV_Decoder1~47_combout\ <= NOT \Decoder1~47_combout\;
\ALT_INV_Decoder0~47_combout\ <= NOT \Decoder0~47_combout\;
\ALT_INV_Decoder3~46_combout\ <= NOT \Decoder3~46_combout\;
\ALT_INV_Decoder2~46_combout\ <= NOT \Decoder2~46_combout\;
\ALT_INV_blocks~144_combout\ <= NOT \blocks~144_combout\;
\ALT_INV_Decoder1~46_combout\ <= NOT \Decoder1~46_combout\;
\ALT_INV_Decoder0~46_combout\ <= NOT \Decoder0~46_combout\;
\ALT_INV_Decoder3~45_combout\ <= NOT \Decoder3~45_combout\;
\ALT_INV_Decoder2~45_combout\ <= NOT \Decoder2~45_combout\;
\ALT_INV_blocks~142_combout\ <= NOT \blocks~142_combout\;
\ALT_INV_Decoder1~45_combout\ <= NOT \Decoder1~45_combout\;
\ALT_INV_Decoder0~45_combout\ <= NOT \Decoder0~45_combout\;
\ALT_INV_blocks~140_combout\ <= NOT \blocks~140_combout\;
\ALT_INV_Decoder3~44_combout\ <= NOT \Decoder3~44_combout\;
\ALT_INV_Decoder2~44_combout\ <= NOT \Decoder2~44_combout\;
\ALT_INV_blocks~138_combout\ <= NOT \blocks~138_combout\;
\ALT_INV_Decoder1~44_combout\ <= NOT \Decoder1~44_combout\;
\ALT_INV_blocks~137_combout\ <= NOT \blocks~137_combout\;
\ALT_INV_Decoder3~43_combout\ <= NOT \Decoder3~43_combout\;
\ALT_INV_Decoder2~43_combout\ <= NOT \Decoder2~43_combout\;
\ALT_INV_blocks~135_combout\ <= NOT \blocks~135_combout\;
\ALT_INV_Decoder1~43_combout\ <= NOT \Decoder1~43_combout\;
\ALT_INV_Decoder0~44_combout\ <= NOT \Decoder0~44_combout\;
\ALT_INV_blocks~133_combout\ <= NOT \blocks~133_combout\;
\ALT_INV_Decoder3~42_combout\ <= NOT \Decoder3~42_combout\;
\ALT_INV_Decoder2~42_combout\ <= NOT \Decoder2~42_combout\;
\ALT_INV_blocks~131_combout\ <= NOT \blocks~131_combout\;
\ALT_INV_Decoder1~42_combout\ <= NOT \Decoder1~42_combout\;
\ALT_INV_blocks~130_combout\ <= NOT \blocks~130_combout\;
\ALT_INV_Decoder3~41_combout\ <= NOT \Decoder3~41_combout\;
\ALT_INV_Decoder2~41_combout\ <= NOT \Decoder2~41_combout\;
\ALT_INV_blocks~128_combout\ <= NOT \blocks~128_combout\;
\ALT_INV_Decoder1~41_combout\ <= NOT \Decoder1~41_combout\;
\ALT_INV_Decoder0~43_combout\ <= NOT \Decoder0~43_combout\;
\ALT_INV_blocks~126_combout\ <= NOT \blocks~126_combout\;
\ALT_INV_Decoder3~40_combout\ <= NOT \Decoder3~40_combout\;
\ALT_INV_Decoder2~40_combout\ <= NOT \Decoder2~40_combout\;
\ALT_INV_blocks~124_combout\ <= NOT \blocks~124_combout\;
\ALT_INV_Decoder1~40_combout\ <= NOT \Decoder1~40_combout\;
\ALT_INV_blocks~123_combout\ <= NOT \blocks~123_combout\;
\ALT_INV_Decoder3~39_combout\ <= NOT \Decoder3~39_combout\;
\ALT_INV_Decoder2~39_combout\ <= NOT \Decoder2~39_combout\;
\ALT_INV_blocks~121_combout\ <= NOT \blocks~121_combout\;
\ALT_INV_Decoder1~39_combout\ <= NOT \Decoder1~39_combout\;
\ALT_INV_Decoder0~42_combout\ <= NOT \Decoder0~42_combout\;
\ALT_INV_Decoder3~38_combout\ <= NOT \Decoder3~38_combout\;
\ALT_INV_Decoder2~38_combout\ <= NOT \Decoder2~38_combout\;
\ALT_INV_blocks~119_combout\ <= NOT \blocks~119_combout\;
\ALT_INV_Decoder1~38_combout\ <= NOT \Decoder1~38_combout\;
\ALT_INV_Decoder0~41_combout\ <= NOT \Decoder0~41_combout\;
\ALT_INV_Decoder3~37_combout\ <= NOT \Decoder3~37_combout\;
\ALT_INV_Decoder2~37_combout\ <= NOT \Decoder2~37_combout\;
\ALT_INV_blocks~117_combout\ <= NOT \blocks~117_combout\;
\ALT_INV_Decoder1~37_combout\ <= NOT \Decoder1~37_combout\;
\ALT_INV_Decoder0~40_combout\ <= NOT \Decoder0~40_combout\;
\ALT_INV_Decoder3~36_combout\ <= NOT \Decoder3~36_combout\;
\ALT_INV_Decoder2~36_combout\ <= NOT \Decoder2~36_combout\;
\ALT_INV_blocks~115_combout\ <= NOT \blocks~115_combout\;
\ALT_INV_Decoder1~36_combout\ <= NOT \Decoder1~36_combout\;
\ALT_INV_Decoder0~39_combout\ <= NOT \Decoder0~39_combout\;
\ALT_INV_Decoder3~35_combout\ <= NOT \Decoder3~35_combout\;
\ALT_INV_Decoder2~35_combout\ <= NOT \Decoder2~35_combout\;
\ALT_INV_blocks~113_combout\ <= NOT \blocks~113_combout\;
\ALT_INV_Decoder1~35_combout\ <= NOT \Decoder1~35_combout\;
\ALT_INV_Decoder0~38_combout\ <= NOT \Decoder0~38_combout\;
\ALT_INV_Decoder3~34_combout\ <= NOT \Decoder3~34_combout\;
\ALT_INV_Decoder2~34_combout\ <= NOT \Decoder2~34_combout\;
\ALT_INV_blocks~111_combout\ <= NOT \blocks~111_combout\;
\ALT_INV_Decoder1~34_combout\ <= NOT \Decoder1~34_combout\;
\ALT_INV_Decoder0~37_combout\ <= NOT \Decoder0~37_combout\;
\ALT_INV_Decoder3~33_combout\ <= NOT \Decoder3~33_combout\;
\ALT_INV_Decoder2~33_combout\ <= NOT \Decoder2~33_combout\;
\ALT_INV_blocks~109_combout\ <= NOT \blocks~109_combout\;
\ALT_INV_Decoder1~33_combout\ <= NOT \Decoder1~33_combout\;
\ALT_INV_Decoder0~36_combout\ <= NOT \Decoder0~36_combout\;
\ALT_INV_blocks~107_combout\ <= NOT \blocks~107_combout\;
\ALT_INV_Decoder3~32_combout\ <= NOT \Decoder3~32_combout\;
\ALT_INV_Decoder2~32_combout\ <= NOT \Decoder2~32_combout\;
\ALT_INV_blocks~105_combout\ <= NOT \blocks~105_combout\;
\ALT_INV_Decoder1~32_combout\ <= NOT \Decoder1~32_combout\;
\ALT_INV_blocks~104_combout\ <= NOT \blocks~104_combout\;
\ALT_INV_Decoder0~35_combout\ <= NOT \Decoder0~35_combout\;
\ALT_INV_Decoder3~31_combout\ <= NOT \Decoder3~31_combout\;
\ALT_INV_Decoder2~31_combout\ <= NOT \Decoder2~31_combout\;
\ALT_INV_blocks~102_combout\ <= NOT \blocks~102_combout\;
\ALT_INV_Decoder1~31_combout\ <= NOT \Decoder1~31_combout\;
\ALT_INV_Decoder0~34_combout\ <= NOT \Decoder0~34_combout\;
\ALT_INV_Decoder3~30_combout\ <= NOT \Decoder3~30_combout\;
\ALT_INV_Decoder2~30_combout\ <= NOT \Decoder2~30_combout\;
\ALT_INV_blocks~100_combout\ <= NOT \blocks~100_combout\;
\ALT_INV_Decoder1~30_combout\ <= NOT \Decoder1~30_combout\;
\ALT_INV_Decoder0~33_combout\ <= NOT \Decoder0~33_combout\;
\ALT_INV_blocks~98_combout\ <= NOT \blocks~98_combout\;
\ALT_INV_Decoder3~29_combout\ <= NOT \Decoder3~29_combout\;
\ALT_INV_Decoder2~29_combout\ <= NOT \Decoder2~29_combout\;
\ALT_INV_blocks~96_combout\ <= NOT \blocks~96_combout\;
\ALT_INV_Decoder1~29_combout\ <= NOT \Decoder1~29_combout\;
\ALT_INV_Decoder0~32_combout\ <= NOT \Decoder0~32_combout\;
\ALT_INV_Decoder3~28_combout\ <= NOT \Decoder3~28_combout\;
\ALT_INV_LessThan8~2_combout\ <= NOT \LessThan8~2_combout\;
\ALT_INV_score[2]~0_combout\ <= NOT \score[2]~0_combout\;
\ALT_INV_Equal11~0_combout\ <= NOT \Equal11~0_combout\;
ALT_INV_level(1) <= NOT level(1);
ALT_INV_level(0) <= NOT level(0);
ALT_INV_level(2) <= NOT level(2);
\VGA_Generator|Text_Generator|ALT_INV_rgb[0]~6_combout\ <= NOT \VGA_Generator|Text_Generator|rgb[0]~6_combout\;
\VGA_Generator|Text_Generator|ALT_INV_rgb[0]~5_combout\ <= NOT \VGA_Generator|Text_Generator|rgb[0]~5_combout\;
\VGA_Generator|Text_Generator|ALT_INV_Mux6~3_combout\ <= NOT \VGA_Generator|Text_Generator|Mux6~3_combout\;
\VGA_Generator|Text_Generator|ALT_INV_Mux6~2_combout\ <= NOT \VGA_Generator|Text_Generator|Mux6~2_combout\;
\VGA_Generator|Text_Generator|ALT_INV_Mux8~0_combout\ <= NOT \VGA_Generator|Text_Generator|Mux8~0_combout\;
\VGA_Generator|Text_Generator|ALT_INV_rgb[10]~2_combout\ <= NOT \VGA_Generator|Text_Generator|rgb[10]~2_combout\;
\ALT_INV_ball_horizontal_speed[1]~0_combout\ <= NOT \ball_horizontal_speed[1]~0_combout\;
\ALT_INV_find_block_index~31_combout\ <= NOT \find_block_index~31_combout\;
\ALT_INV_Equal12~4_combout\ <= NOT \Equal12~4_combout\;
\ALT_INV_Equal12~3_combout\ <= NOT \Equal12~3_combout\;
\ALT_INV_Equal12~2_combout\ <= NOT \Equal12~2_combout\;
\ALT_INV_Equal12~1_combout\ <= NOT \Equal12~1_combout\;
\ALT_INV_Equal12~0_combout\ <= NOT \Equal12~0_combout\;
\ALT_INV_paddle_col[6]~1_combout\ <= NOT \paddle_col[6]~1_combout\;
\ALT_INV_paddle_col[6]~0_combout\ <= NOT \paddle_col[6]~0_combout\;
\VGA_Generator|VGA|ALT_INV_Equal1~2_combout\ <= NOT \VGA_Generator|VGA|Equal1~2_combout\;
\VGA_Generator|VGA|ALT_INV_Equal1~1_combout\ <= NOT \VGA_Generator|VGA|Equal1~1_combout\;
\VGA_Generator|VGA|ALT_INV_Equal1~0_combout\ <= NOT \VGA_Generator|VGA|Equal1~0_combout\;
\ALT_INV_blocks~187_combout\ <= NOT \blocks~187_combout\;
\ALT_INV_Decoder3~59_combout\ <= NOT \Decoder3~59_combout\;
\ALT_INV_Decoder2~59_combout\ <= NOT \Decoder2~59_combout\;
\ALT_INV_blocks~185_combout\ <= NOT \blocks~185_combout\;
\ALT_INV_Decoder1~59_combout\ <= NOT \Decoder1~59_combout\;
\ALT_INV_Decoder0~58_combout\ <= NOT \Decoder0~58_combout\;
\ALT_INV_Decoder3~58_combout\ <= NOT \Decoder3~58_combout\;
\ALT_INV_Decoder2~58_combout\ <= NOT \Decoder2~58_combout\;
\ALT_INV_blocks~183_combout\ <= NOT \blocks~183_combout\;
\ALT_INV_Decoder1~58_combout\ <= NOT \Decoder1~58_combout\;
\ALT_INV_Decoder0~57_combout\ <= NOT \Decoder0~57_combout\;
\ALT_INV_blocks~181_combout\ <= NOT \blocks~181_combout\;
\ALT_INV_Decoder3~57_combout\ <= NOT \Decoder3~57_combout\;
\ALT_INV_Decoder2~57_combout\ <= NOT \Decoder2~57_combout\;
\ALT_INV_blocks~179_combout\ <= NOT \blocks~179_combout\;
\ALT_INV_Decoder1~57_combout\ <= NOT \Decoder1~57_combout\;
\ALT_INV_blocks~178_combout\ <= NOT \blocks~178_combout\;
\ALT_INV_Decoder3~56_combout\ <= NOT \Decoder3~56_combout\;
\ALT_INV_Decoder2~56_combout\ <= NOT \Decoder2~56_combout\;
\ALT_INV_blocks~176_combout\ <= NOT \blocks~176_combout\;
\ALT_INV_Decoder1~56_combout\ <= NOT \Decoder1~56_combout\;
\ALT_INV_Decoder0~56_combout\ <= NOT \Decoder0~56_combout\;
\ALT_INV_blocks~174_combout\ <= NOT \blocks~174_combout\;
\ALT_INV_Decoder3~55_combout\ <= NOT \Decoder3~55_combout\;
\ALT_INV_Decoder2~55_combout\ <= NOT \Decoder2~55_combout\;
\ALT_INV_blocks~172_combout\ <= NOT \blocks~172_combout\;
\ALT_INV_Decoder1~55_combout\ <= NOT \Decoder1~55_combout\;
\ALT_INV_Decoder0~55_combout\ <= NOT \Decoder0~55_combout\;
\ALT_INV_blocks~170_combout\ <= NOT \blocks~170_combout\;
\ALT_INV_Decoder3~54_combout\ <= NOT \Decoder3~54_combout\;
\ALT_INV_Decoder2~54_combout\ <= NOT \Decoder2~54_combout\;
\ALT_INV_blocks~168_combout\ <= NOT \blocks~168_combout\;
\ALT_INV_Decoder1~54_combout\ <= NOT \Decoder1~54_combout\;
\ALT_INV_Decoder0~54_combout\ <= NOT \Decoder0~54_combout\;
\ALT_INV_blocks~166_combout\ <= NOT \blocks~166_combout\;
\ALT_INV_Decoder3~53_combout\ <= NOT \Decoder3~53_combout\;
\ALT_INV_Decoder2~53_combout\ <= NOT \Decoder2~53_combout\;
\ALT_INV_blocks~164_combout\ <= NOT \blocks~164_combout\;
\ALT_INV_Decoder1~53_combout\ <= NOT \Decoder1~53_combout\;
\ALT_INV_Decoder0~53_combout\ <= NOT \Decoder0~53_combout\;
\ALT_INV_blocks~162_combout\ <= NOT \blocks~162_combout\;
\ALT_INV_Decoder3~52_combout\ <= NOT \Decoder3~52_combout\;
\ALT_INV_Decoder2~52_combout\ <= NOT \Decoder2~52_combout\;
\ALT_INV_blocks~160_combout\ <= NOT \blocks~160_combout\;
\ALT_INV_Decoder1~52_combout\ <= NOT \Decoder1~52_combout\;
\ALT_INV_blocks~159_combout\ <= NOT \blocks~159_combout\;
\ALT_INV_Decoder0~52_combout\ <= NOT \Decoder0~52_combout\;
\ALT_INV_Decoder3~51_combout\ <= NOT \Decoder3~51_combout\;
\ALT_INV_Decoder2~51_combout\ <= NOT \Decoder2~51_combout\;
\ALT_INV_blocks~157_combout\ <= NOT \blocks~157_combout\;
\ALT_INV_Decoder1~51_combout\ <= NOT \Decoder1~51_combout\;
\ALT_INV_Decoder0~51_combout\ <= NOT \Decoder0~51_combout\;
\ALT_INV_Decoder3~50_combout\ <= NOT \Decoder3~50_combout\;
\ALT_INV_Decoder2~50_combout\ <= NOT \Decoder2~50_combout\;
\ALT_INV_blocks~155_combout\ <= NOT \blocks~155_combout\;
\ALT_INV_Decoder1~50_combout\ <= NOT \Decoder1~50_combout\;
\ALT_INV_Decoder0~50_combout\ <= NOT \Decoder0~50_combout\;
\ALT_INV_blocks~153_combout\ <= NOT \blocks~153_combout\;
\ALT_INV_Decoder3~49_combout\ <= NOT \Decoder3~49_combout\;
\ALT_INV_Decoder2~49_combout\ <= NOT \Decoder2~49_combout\;
\ALT_INV_blocks~151_combout\ <= NOT \blocks~151_combout\;
\ALT_INV_Decoder1~49_combout\ <= NOT \Decoder1~49_combout\;
\ALT_INV_blocks~150_combout\ <= NOT \blocks~150_combout\;
\ALT_INV_Decoder0~49_combout\ <= NOT \Decoder0~49_combout\;
\ALT_INV_Decoder3~48_combout\ <= NOT \Decoder3~48_combout\;
\ALT_INV_Decoder2~48_combout\ <= NOT \Decoder2~48_combout\;
\ALT_INV_blocks~148_combout\ <= NOT \blocks~148_combout\;
\ALT_INV_Decoder1~48_combout\ <= NOT \Decoder1~48_combout\;
\ALT_INV_LessThan15~0_combout\ <= NOT \LessThan15~0_combout\;
\VGA_Generator|ALT_INV_Add1~3_combout\ <= NOT \VGA_Generator|Add1~3_combout\;
\ALT_INV_ball_vertical_speed[1]~5_combout\ <= NOT \ball_vertical_speed[1]~5_combout\;
\ALT_INV_ball_vertical_speed[1]~4_combout\ <= NOT \ball_vertical_speed[1]~4_combout\;
\ALT_INV_ball_vertical_speed[1]~3_combout\ <= NOT \ball_vertical_speed[1]~3_combout\;
\ALT_INV_ball_vertical_speed[1]~2_combout\ <= NOT \ball_vertical_speed[1]~2_combout\;
\ALT_INV_LessThan9~2_combout\ <= NOT \LessThan9~2_combout\;
\ALT_INV_LessThan9~1_combout\ <= NOT \LessThan9~1_combout\;
\ALT_INV_LessThan10~1_combout\ <= NOT \LessThan10~1_combout\;
\ALT_INV_LessThan10~0_combout\ <= NOT \LessThan10~0_combout\;
\ALT_INV_LessThan9~0_combout\ <= NOT \LessThan9~0_combout\;
\ALT_INV_Equal10~1_combout\ <= NOT \Equal10~1_combout\;
\ALT_INV_Equal10~0_combout\ <= NOT \Equal10~0_combout\;
\ALT_INV_ball_vertical_speed[1]~1_combout\ <= NOT \ball_vertical_speed[1]~1_combout\;
\ALT_INV_ball_vertical_speed[1]~0_combout\ <= NOT \ball_vertical_speed[1]~0_combout\;
\ALT_INV_Add9~2_combout\ <= NOT \Add9~2_combout\;
\ALT_INV_Update_Ball:ball_next_row[6]~0_combout\ <= NOT \Update_Ball:ball_next_row[6]~0_combout\;
\ALT_INV_score[2]~5_combout\ <= NOT \score[2]~5_combout\;
\ALT_INV_score[2]~4_combout\ <= NOT \score[2]~4_combout\;
\ALT_INV_score[2]~3_combout\ <= NOT \score[2]~3_combout\;
\ALT_INV_score[2]~2_combout\ <= NOT \score[2]~2_combout\;
\ALT_INV_score[2]~1_combout\ <= NOT \score[2]~1_combout\;
\VGA_Generator|reg1|ALT_INV_dffs\(0) <= NOT \VGA_Generator|reg1|dffs\(0);
\VGA_Generator|Text_Generator|ALT_INV_Mux0~0_combout\ <= NOT \VGA_Generator|Text_Generator|Mux0~0_combout\;
\VGA_Generator|Text_Generator|ALT_INV_Mux1~1_combout\ <= NOT \VGA_Generator|Text_Generator|Mux1~1_combout\;
\VGA_Generator|Text_Generator|ALT_INV_Mux1~0_combout\ <= NOT \VGA_Generator|Text_Generator|Mux1~0_combout\;
\VGA_Generator|Text_Generator|ALT_INV_Mux2~0_combout\ <= NOT \VGA_Generator|Text_Generator|Mux2~0_combout\;
\VGA_Generator|Text_Generator|ALT_INV_ascii[3]~13_combout\ <= NOT \VGA_Generator|Text_Generator|ascii[3]~13_combout\;
\VGA_Generator|Text_Generator|ALT_INV_ascii[3]~12_combout\ <= NOT \VGA_Generator|Text_Generator|ascii[3]~12_combout\;
\VGA_Generator|Text_Generator|ALT_INV_ascii[3]~11_combout\ <= NOT \VGA_Generator|Text_Generator|ascii[3]~11_combout\;
\VGA_Generator|Text_Generator|ALT_INV_ascii[3]~10_combout\ <= NOT \VGA_Generator|Text_Generator|ascii[3]~10_combout\;
\VGA_Generator|Text_Generator|ALT_INV_ascii[3]~9_combout\ <= NOT \VGA_Generator|Text_Generator|ascii[3]~9_combout\;
\VGA_Generator|Text_Generator|ALT_INV_ascii[3]~8_combout\ <= NOT \VGA_Generator|Text_Generator|ascii[3]~8_combout\;
\VGA_Generator|Text_Generator|ALT_INV_ascii[3]~7_combout\ <= NOT \VGA_Generator|Text_Generator|ascii[3]~7_combout\;
\VGA_Generator|Text_Generator|ALT_INV_ascii[3]~6_combout\ <= NOT \VGA_Generator|Text_Generator|ascii[3]~6_combout\;
\VGA_Generator|Text_Generator|ALT_INV_ascii[3]~5_combout\ <= NOT \VGA_Generator|Text_Generator|ascii[3]~5_combout\;
\VGA_Generator|Text_Generator|ALT_INV_ascii[3]~4_combout\ <= NOT \VGA_Generator|Text_Generator|ascii[3]~4_combout\;
\VGA_Generator|Text_Generator|ALT_INV_Mux4~8_combout\ <= NOT \VGA_Generator|Text_Generator|Mux4~8_combout\;
\VGA_Generator|Text_Generator|ALT_INV_Mux4~7_combout\ <= NOT \VGA_Generator|Text_Generator|Mux4~7_combout\;
\VGA_Generator|Text_Generator|ALT_INV_Mux4~6_combout\ <= NOT \VGA_Generator|Text_Generator|Mux4~6_combout\;
\VGA_Generator|Text_Generator|ALT_INV_Mux4~5_combout\ <= NOT \VGA_Generator|Text_Generator|Mux4~5_combout\;
\VGA_Generator|Text_Generator|ALT_INV_Mux4~4_combout\ <= NOT \VGA_Generator|Text_Generator|Mux4~4_combout\;
\VGA_Generator|Text_Generator|ALT_INV_Mux4~3_combout\ <= NOT \VGA_Generator|Text_Generator|Mux4~3_combout\;
\VGA_Generator|Text_Generator|ALT_INV_Mux4~2_combout\ <= NOT \VGA_Generator|Text_Generator|Mux4~2_combout\;
\VGA_Generator|Text_Generator|ALT_INV_Mux4~1_combout\ <= NOT \VGA_Generator|Text_Generator|Mux4~1_combout\;
\VGA_Generator|Text_Generator|ALT_INV_Mux4~0_combout\ <= NOT \VGA_Generator|Text_Generator|Mux4~0_combout\;
\VGA_Generator|Text_Generator|ALT_INV_ascii[1]~2_combout\ <= NOT \VGA_Generator|Text_Generator|ascii[1]~2_combout\;
\VGA_Generator|Text_Generator|ALT_INV_ascii[1]~1_combout\ <= NOT \VGA_Generator|Text_Generator|ascii[1]~1_combout\;
\ALT_INV_rtl~52_combout\ <= NOT \rtl~52_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~51_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~51_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~50_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~50_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~49_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~49_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~48_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~48_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~47_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~47_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~46_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~46_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~45_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~45_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~44_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~44_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~43_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~43_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~42_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~42_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~41_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~41_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~40_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~40_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~39_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~39_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~38_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~38_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~37_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~37_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~36_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~36_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~35_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~35_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~34_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~34_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~33_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~33_combout\;
\VGA_Generator|Text_Generator|ALT_INV_LessThan1~0_combout\ <= NOT \VGA_Generator|Text_Generator|LessThan1~0_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~32_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~32_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~31_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~31_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~30_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~30_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~29_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~29_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~28_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~28_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~27_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~27_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~26_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~26_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~25_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~25_combout\;
\VGA_Generator|Text_Generator|ALT_INV_LessThan5~0_combout\ <= NOT \VGA_Generator|Text_Generator|LessThan5~0_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~24_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~24_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~23_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~23_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~22_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~22_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~21_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~21_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~20_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~20_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~19_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~19_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~18_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~18_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~17_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~17_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~16_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~16_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~15_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~15_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~14_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~14_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~13_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~13_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~12_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~12_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~11_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~11_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~10_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~10_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~9_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~9_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~8_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~8_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~7_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~7_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~6_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~6_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~5_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~5_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~4_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~4_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~3_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~3_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~2_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~2_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~1_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~1_combout\;
\VGA_Generator|Text_Generator|ALT_INV_bcd~0_combout\ <= NOT \VGA_Generator|Text_Generator|bcd~0_combout\;
\ALT_INV_rtl~11_combout\ <= NOT \rtl~11_combout\;
\ALT_INV_rtl~10_combout\ <= NOT \rtl~10_combout\;
\ALT_INV_rtl~51_combout\ <= NOT \rtl~51_combout\;
\ALT_INV_rtl~50_combout\ <= NOT \rtl~50_combout\;
\VGA_Generator|Text_Generator|ALT_INV_Mux6~4_combout\ <= NOT \VGA_Generator|Text_Generator|Mux6~4_combout\;
\ALT_INV_blocks~38_combout\ <= NOT \blocks~38_combout\;
\ALT_INV_Decoder3~10_combout\ <= NOT \Decoder3~10_combout\;
\ALT_INV_Decoder2~10_combout\ <= NOT \Decoder2~10_combout\;
\ALT_INV_blocks~36_combout\ <= NOT \blocks~36_combout\;
\ALT_INV_Decoder1~10_combout\ <= NOT \Decoder1~10_combout\;
\ALT_INV_blocks~35_combout\ <= NOT \blocks~35_combout\;
\ALT_INV_Decoder3~9_combout\ <= NOT \Decoder3~9_combout\;
\ALT_INV_Decoder2~9_combout\ <= NOT \Decoder2~9_combout\;
\ALT_INV_blocks~33_combout\ <= NOT \blocks~33_combout\;
\ALT_INV_Decoder1~9_combout\ <= NOT \Decoder1~9_combout\;
\ALT_INV_Decoder0~13_combout\ <= NOT \Decoder0~13_combout\;
\ALT_INV_blocks~31_combout\ <= NOT \blocks~31_combout\;
\ALT_INV_Decoder3~8_combout\ <= NOT \Decoder3~8_combout\;
\ALT_INV_Decoder2~8_combout\ <= NOT \Decoder2~8_combout\;
\ALT_INV_blocks~29_combout\ <= NOT \blocks~29_combout\;
\ALT_INV_Decoder1~8_combout\ <= NOT \Decoder1~8_combout\;
\ALT_INV_blocks~28_combout\ <= NOT \blocks~28_combout\;
\ALT_INV_Decoder3~7_combout\ <= NOT \Decoder3~7_combout\;
\ALT_INV_Decoder2~7_combout\ <= NOT \Decoder2~7_combout\;
\ALT_INV_blocks~26_combout\ <= NOT \blocks~26_combout\;
\ALT_INV_Decoder1~7_combout\ <= NOT \Decoder1~7_combout\;
\ALT_INV_Decoder0~12_combout\ <= NOT \Decoder0~12_combout\;
\ALT_INV_blocks~24_combout\ <= NOT \blocks~24_combout\;
\ALT_INV_Decoder3~6_combout\ <= NOT \Decoder3~6_combout\;
\ALT_INV_Decoder2~6_combout\ <= NOT \Decoder2~6_combout\;
\ALT_INV_blocks~22_combout\ <= NOT \blocks~22_combout\;
\ALT_INV_Decoder1~6_combout\ <= NOT \Decoder1~6_combout\;
\ALT_INV_blocks~21_combout\ <= NOT \blocks~21_combout\;
\ALT_INV_Decoder0~11_combout\ <= NOT \Decoder0~11_combout\;
\ALT_INV_Decoder3~5_combout\ <= NOT \Decoder3~5_combout\;
\ALT_INV_Decoder2~5_combout\ <= NOT \Decoder2~5_combout\;
\ALT_INV_blocks~19_combout\ <= NOT \blocks~19_combout\;
\ALT_INV_Decoder1~5_combout\ <= NOT \Decoder1~5_combout\;
\ALT_INV_Decoder0~10_combout\ <= NOT \Decoder0~10_combout\;
\ALT_INV_Decoder0~9_combout\ <= NOT \Decoder0~9_combout\;
\ALT_INV_Decoder3~4_combout\ <= NOT \Decoder3~4_combout\;
\ALT_INV_Decoder2~4_combout\ <= NOT \Decoder2~4_combout\;
\ALT_INV_blocks~17_combout\ <= NOT \blocks~17_combout\;
\ALT_INV_Decoder1~4_combout\ <= NOT \Decoder1~4_combout\;
\ALT_INV_Decoder0~8_combout\ <= NOT \Decoder0~8_combout\;
\ALT_INV_Decoder0~7_combout\ <= NOT \Decoder0~7_combout\;
\VGA_Generator|VGA|ALT_INV_Equal0~2_combout\ <= NOT \VGA_Generator|VGA|Equal0~2_combout\;
\VGA_Generator|VGA|ALT_INV_Equal0~1_combout\ <= NOT \VGA_Generator|VGA|Equal0~1_combout\;
\ALT_INV_Decoder3~3_combout\ <= NOT \Decoder3~3_combout\;
\ALT_INV_Decoder2~3_combout\ <= NOT \Decoder2~3_combout\;
\ALT_INV_blocks~15_combout\ <= NOT \blocks~15_combout\;
\ALT_INV_Decoder1~3_combout\ <= NOT \Decoder1~3_combout\;
\ALT_INV_Decoder0~6_combout\ <= NOT \Decoder0~6_combout\;
\ALT_INV_Decoder0~5_combout\ <= NOT \Decoder0~5_combout\;
\ALT_INV_Decoder3~2_combout\ <= NOT \Decoder3~2_combout\;
\ALT_INV_Decoder2~2_combout\ <= NOT \Decoder2~2_combout\;
\ALT_INV_blocks~13_combout\ <= NOT \blocks~13_combout\;
\ALT_INV_Decoder1~2_combout\ <= NOT \Decoder1~2_combout\;
\ALT_INV_Decoder0~4_combout\ <= NOT \Decoder0~4_combout\;
\ALT_INV_Decoder3~1_combout\ <= NOT \Decoder3~1_combout\;
\ALT_INV_Decoder2~1_combout\ <= NOT \Decoder2~1_combout\;
\ALT_INV_blocks~11_combout\ <= NOT \blocks~11_combout\;
\ALT_INV_Decoder1~1_combout\ <= NOT \Decoder1~1_combout\;
\ALT_INV_Decoder0~3_combout\ <= NOT \Decoder0~3_combout\;
\ALT_INV_Decoder0~2_combout\ <= NOT \Decoder0~2_combout\;
\ALT_INV_Equal0~5_combout\ <= NOT \Equal0~5_combout\;
\ALT_INV_Equal0~4_combout\ <= NOT \Equal0~4_combout\;
\ALT_INV_Equal0~3_combout\ <= NOT \Equal0~3_combout\;
\ALT_INV_Equal0~2_combout\ <= NOT \Equal0~2_combout\;
\ALT_INV_Equal0~1_combout\ <= NOT \Equal0~1_combout\;
\ALT_INV_Equal0~0_combout\ <= NOT \Equal0~0_combout\;
ALT_INV_ball_vertical_speed(1) <= NOT ball_vertical_speed(1);
\ALT_INV_result~12_combout\ <= NOT \result~12_combout\;
\ALT_INV_result~11_combout\ <= NOT \result~11_combout\;
\ALT_INV_result~10_combout\ <= NOT \result~10_combout\;
\ALT_INV_result~9_combout\ <= NOT \result~9_combout\;
\ALT_INV_result~8_combout\ <= NOT \result~8_combout\;
\ALT_INV_result~7_combout\ <= NOT \result~7_combout\;
\ALT_INV_result~6_combout\ <= NOT \result~6_combout\;
\ALT_INV_result~5_combout\ <= NOT \result~5_combout\;
\ALT_INV_result~4_combout\ <= NOT \result~4_combout\;
\ALT_INV_result~3_combout\ <= NOT \result~3_combout\;
\ALT_INV_result~2_combout\ <= NOT \result~2_combout\;
\ALT_INV_result~1_combout\ <= NOT \result~1_combout\;
\ALT_INV_result~0_combout\ <= NOT \result~0_combout\;
\ALT_INV_blocks~9_combout\ <= NOT \blocks~9_combout\;
\ALT_INV_LessThan11~0_combout\ <= NOT \LessThan11~0_combout\;
\ALT_INV_Decoder3~0_combout\ <= NOT \Decoder3~0_combout\;
\ALT_INV_find_block_index~30_combout\ <= NOT \find_block_index~30_combout\;
\ALT_INV_find_block_index~29_combout\ <= NOT \find_block_index~29_combout\;
\ALT_INV_Add28~4_combout\ <= NOT \Add28~4_combout\;
\ALT_INV_Add25~2_combout\ <= NOT \Add25~2_combout\;
\ALT_INV_find_block_index~28_combout\ <= NOT \find_block_index~28_combout\;
\ALT_INV_find_block_index~27_combout\ <= NOT \find_block_index~27_combout\;
\ALT_INV_find_block_index~26_combout\ <= NOT \find_block_index~26_combout\;
\ALT_INV_find_block_index~25_combout\ <= NOT \find_block_index~25_combout\;
\ALT_INV_find_block_index~24_combout\ <= NOT \find_block_index~24_combout\;
\ALT_INV_find_block_index~23_combout\ <= NOT \find_block_index~23_combout\;
\ALT_INV_Mux3~4_combout\ <= NOT \Mux3~4_combout\;
\ALT_INV_Add28~3_combout\ <= NOT \Add28~3_combout\;
\ALT_INV_Add27~0_combout\ <= NOT \Add27~0_combout\;
\ALT_INV_Add25~1_combout\ <= NOT \Add25~1_combout\;
\ALT_INV_Add25~0_combout\ <= NOT \Add25~0_combout\;
\ALT_INV_Add28~2_combout\ <= NOT \Add28~2_combout\;
\ALT_INV_Mux3~3_combout\ <= NOT \Mux3~3_combout\;
\ALT_INV_Mux3~2_combout\ <= NOT \Mux3~2_combout\;
\ALT_INV_Mux3~1_combout\ <= NOT \Mux3~1_combout\;
\ALT_INV_Mux3~0_combout\ <= NOT \Mux3~0_combout\;
\ALT_INV_Add28~1_combout\ <= NOT \Add28~1_combout\;
\ALT_INV_Add28~0_combout\ <= NOT \Add28~0_combout\;
\ALT_INV_Decoder2~0_combout\ <= NOT \Decoder2~0_combout\;
\ALT_INV_find_block_index~22_combout\ <= NOT \find_block_index~22_combout\;
\ALT_INV_find_block_index~21_combout\ <= NOT \find_block_index~21_combout\;
\ALT_INV_find_block_index~20_combout\ <= NOT \find_block_index~20_combout\;
\ALT_INV_find_block_index~19_combout\ <= NOT \find_block_index~19_combout\;
\ALT_INV_blocks~7_combout\ <= NOT \blocks~7_combout\;
\ALT_INV_Decoder1~0_combout\ <= NOT \Decoder1~0_combout\;
\ALT_INV_find_block_index~18_combout\ <= NOT \find_block_index~18_combout\;
\ALT_INV_find_block_index~17_combout\ <= NOT \find_block_index~17_combout\;
\ALT_INV_find_block_index~16_combout\ <= NOT \find_block_index~16_combout\;
\ALT_INV_find_block_index~15_combout\ <= NOT \find_block_index~15_combout\;
\ALT_INV_find_block_index~14_combout\ <= NOT \find_block_index~14_combout\;
\ALT_INV_find_block_index~13_combout\ <= NOT \find_block_index~13_combout\;
\ALT_INV_find_block_index~12_combout\ <= NOT \find_block_index~12_combout\;
\ALT_INV_find_block_index~11_combout\ <= NOT \find_block_index~11_combout\;
\ALT_INV_find_block_index~10_combout\ <= NOT \find_block_index~10_combout\;
\ALT_INV_Mux1~19_combout\ <= NOT \Mux1~19_combout\;
\ALT_INV_Mux1~18_combout\ <= NOT \Mux1~18_combout\;
\ALT_INV_Mux1~17_combout\ <= NOT \Mux1~17_combout\;
\ALT_INV_Mux1~16_combout\ <= NOT \Mux1~16_combout\;
\ALT_INV_Mux1~15_combout\ <= NOT \Mux1~15_combout\;
\ALT_INV_Mux1~14_combout\ <= NOT \Mux1~14_combout\;
\ALT_INV_Mux1~13_combout\ <= NOT \Mux1~13_combout\;
\ALT_INV_Mux1~12_combout\ <= NOT \Mux1~12_combout\;
\ALT_INV_Mux1~11_combout\ <= NOT \Mux1~11_combout\;
\ALT_INV_Mux1~10_combout\ <= NOT \Mux1~10_combout\;
\ALT_INV_Mux1~9_combout\ <= NOT \Mux1~9_combout\;
\ALT_INV_Mux1~8_combout\ <= NOT \Mux1~8_combout\;
\ALT_INV_Mux1~7_combout\ <= NOT \Mux1~7_combout\;
\ALT_INV_Mux1~6_combout\ <= NOT \Mux1~6_combout\;
\ALT_INV_Mux1~5_combout\ <= NOT \Mux1~5_combout\;
\ALT_INV_Mux1~4_combout\ <= NOT \Mux1~4_combout\;
\ALT_INV_Mux1~3_combout\ <= NOT \Mux1~3_combout\;
\ALT_INV_Mux1~2_combout\ <= NOT \Mux1~2_combout\;
\ALT_INV_Mux1~1_combout\ <= NOT \Mux1~1_combout\;
\ALT_INV_Mux1~0_combout\ <= NOT \Mux1~0_combout\;
\ALT_INV_Add9~1_combout\ <= NOT \Add9~1_combout\;
\ALT_INV_Add9~0_combout\ <= NOT \Add9~0_combout\;
\ALT_INV_blocks~6_combout\ <= NOT \blocks~6_combout\;
\ALT_INV_LessThan4~0_combout\ <= NOT \LessThan4~0_combout\;
\ALT_INV_blocks~5_combout\ <= NOT \blocks~5_combout\;
\ALT_INV_Decoder0~1_combout\ <= NOT \Decoder0~1_combout\;
\ALT_INV_find_block_index~9_combout\ <= NOT \find_block_index~9_combout\;
\ALT_INV_find_block_index~8_combout\ <= NOT \find_block_index~8_combout\;
\ALT_INV_find_block_index~7_combout\ <= NOT \find_block_index~7_combout\;
\ALT_INV_Update_Ball:ball_next_row[6]~q\ <= NOT \Update_Ball:ball_next_row[6]~q\;
\ALT_INV_find_block_index~6_combout\ <= NOT \find_block_index~6_combout\;
\ALT_INV_LessThan0~0_combout\ <= NOT \LessThan0~0_combout\;
\ALT_INV_Mux0~19_combout\ <= NOT \Mux0~19_combout\;
\ALT_INV_Mux0~18_combout\ <= NOT \Mux0~18_combout\;
\ALT_INV_Mux0~17_combout\ <= NOT \Mux0~17_combout\;
\ALT_INV_Mux0~16_combout\ <= NOT \Mux0~16_combout\;
\ALT_INV_Mux0~15_combout\ <= NOT \Mux0~15_combout\;
\ALT_INV_Mux0~14_combout\ <= NOT \Mux0~14_combout\;
\ALT_INV_Mux0~13_combout\ <= NOT \Mux0~13_combout\;
\ALT_INV_Mux0~12_combout\ <= NOT \Mux0~12_combout\;
\ALT_INV_Mux0~11_combout\ <= NOT \Mux0~11_combout\;
\ALT_INV_Mux0~10_combout\ <= NOT \Mux0~10_combout\;
\ALT_INV_Mux0~9_combout\ <= NOT \Mux0~9_combout\;
\ALT_INV_Mux0~8_combout\ <= NOT \Mux0~8_combout\;
\ALT_INV_Mux0~7_combout\ <= NOT \Mux0~7_combout\;
\ALT_INV_Mux0~6_combout\ <= NOT \Mux0~6_combout\;
\ALT_INV_Mux0~5_combout\ <= NOT \Mux0~5_combout\;
\ALT_INV_Mux0~4_combout\ <= NOT \Mux0~4_combout\;
\ALT_INV_Mux0~3_combout\ <= NOT \Mux0~3_combout\;
\ALT_INV_Mux0~2_combout\ <= NOT \Mux0~2_combout\;
\ALT_INV_Mux0~1_combout\ <= NOT \Mux0~1_combout\;
\ALT_INV_Mux0~0_combout\ <= NOT \Mux0~0_combout\;
\ALT_INV_LessThan1~0_combout\ <= NOT \LessThan1~0_combout\;
\ALT_INV_Add3~3_combout\ <= NOT \Add3~3_combout\;
\ALT_INV_Add3~2_combout\ <= NOT \Add3~2_combout\;
\ALT_INV_Add10~2_combout\ <= NOT \Add10~2_combout\;
\ALT_INV_Add10~1_combout\ <= NOT \Add10~1_combout\;
\ALT_INV_Add10~0_combout\ <= NOT \Add10~0_combout\;
\ALT_INV_Add8~0_combout\ <= NOT \Add8~0_combout\;
\ALT_INV_Decoder0~0_combout\ <= NOT \Decoder0~0_combout\;
\ALT_INV_Add3~1_combout\ <= NOT \Add3~1_combout\;
\ALT_INV_Add3~0_combout\ <= NOT \Add3~0_combout\;
ALT_INV_ball_horizontal_speed(1) <= NOT ball_horizontal_speed(1);
\ALT_INV_blocks~4_combout\ <= NOT \blocks~4_combout\;
\ALT_INV_blocks~3_combout\ <= NOT \blocks~3_combout\;
\ALT_INV_find_block_index~5_combout\ <= NOT \find_block_index~5_combout\;
\ALT_INV_blocks~2_combout\ <= NOT \blocks~2_combout\;
\ALT_INV_blocks~1_combout\ <= NOT \blocks~1_combout\;
\ALT_INV_blocks~0_combout\ <= NOT \blocks~0_combout\;
\ALT_INV_find_block_index~4_combout\ <= NOT \find_block_index~4_combout\;
\ALT_INV_Add26~4_combout\ <= NOT \Add26~4_combout\;
\ALT_INV_find_block_index~3_combout\ <= NOT \find_block_index~3_combout\;
\ALT_INV_find_block_index~2_combout\ <= NOT \find_block_index~2_combout\;
\ALT_INV_find_block_index~1_combout\ <= NOT \find_block_index~1_combout\;
\ALT_INV_find_block_index~0_combout\ <= NOT \find_block_index~0_combout\;
\ALT_INV_Mux2~4_combout\ <= NOT \Mux2~4_combout\;
\ALT_INV_Add17~3_combout\ <= NOT \Add17~3_combout\;
\ALT_INV_Add26~3_combout\ <= NOT \Add26~3_combout\;
\ALT_INV_Add17~2_combout\ <= NOT \Add17~2_combout\;
\ALT_INV_LessThan14~1_combout\ <= NOT \LessThan14~1_combout\;
\ALT_INV_Mux2~3_combout\ <= NOT \Mux2~3_combout\;
\ALT_INV_rtl~27_combout\ <= NOT \rtl~27_combout\;
\ALT_INV_rtl~25_combout\ <= NOT \rtl~25_combout\;
\ALT_INV_rtl~26_combout\ <= NOT \rtl~26_combout\;
\ALT_INV_Add26~2_combout\ <= NOT \Add26~2_combout\;
\ALT_INV_Mux2~2_combout\ <= NOT \Mux2~2_combout\;
\ALT_INV_rtl~24_combout\ <= NOT \rtl~24_combout\;
\ALT_INV_rtl~23_combout\ <= NOT \rtl~23_combout\;
\ALT_INV_rtl~22_combout\ <= NOT \rtl~22_combout\;
\ALT_INV_rtl~21_combout\ <= NOT \rtl~21_combout\;
\ALT_INV_Mux2~1_combout\ <= NOT \Mux2~1_combout\;
\ALT_INV_rtl~20_combout\ <= NOT \rtl~20_combout\;
\ALT_INV_rtl~19_combout\ <= NOT \rtl~19_combout\;
\ALT_INV_rtl~18_combout\ <= NOT \rtl~18_combout\;
\ALT_INV_rtl~17_combout\ <= NOT \rtl~17_combout\;
\ALT_INV_Mux2~0_combout\ <= NOT \Mux2~0_combout\;
\ALT_INV_Add17~1_combout\ <= NOT \Add17~1_combout\;
\ALT_INV_rtl~16_combout\ <= NOT \rtl~16_combout\;
\ALT_INV_rtl~15_combout\ <= NOT \rtl~15_combout\;
\ALT_INV_rtl~14_combout\ <= NOT \rtl~14_combout\;
\ALT_INV_rtl~13_combout\ <= NOT \rtl~13_combout\;
\ALT_INV_Add26~1_combout\ <= NOT \Add26~1_combout\;
\ALT_INV_Add26~0_combout\ <= NOT \Add26~0_combout\;
\ALT_INV_Add17~0_combout\ <= NOT \Add17~0_combout\;
\ALT_INV_LessThan14~0_combout\ <= NOT \LessThan14~0_combout\;
\ALT_INV_LessThan8~1_combout\ <= NOT \LessThan8~1_combout\;
\ALT_INV_LessThan8~0_combout\ <= NOT \LessThan8~0_combout\;
\ALT_INV_Equal6~0_combout\ <= NOT \Equal6~0_combout\;
\VGA_Generator|ALT_INV_Add2~1_combout\ <= NOT \VGA_Generator|Add2~1_combout\;
\VGA_Generator|ALT_INV_Add1~2_combout\ <= NOT \VGA_Generator|Add1~2_combout\;
\VGA_Generator|ALT_INV_Add0~0_combout\ <= NOT \VGA_Generator|Add0~0_combout\;
\VGA_Generator|ALT_INV_Add2~0_combout\ <= NOT \VGA_Generator|Add2~0_combout\;
\VGA_Generator|reg1|ALT_INV_dffs\(1) <= NOT \VGA_Generator|reg1|dffs\(1);
\VGA_Generator|reg1|ALT_INV_dffs\(2) <= NOT \VGA_Generator|reg1|dffs\(2);
\VGA_Generator|Text_Generator|ALT_INV_Equal0~0_combout\ <= NOT \VGA_Generator|Text_Generator|Equal0~0_combout\;
\VGA_Generator|Text_Generator|ALT_INV_rgb[16]~0_combout\ <= NOT \VGA_Generator|Text_Generator|rgb[16]~0_combout\;
\ALT_INV_rtl~28_combout\ <= NOT \rtl~28_combout\;
\ALT_INV_rtl~49_combout\ <= NOT \rtl~49_combout\;
\VGA_Generator|Text_Generator|ALT_INV_Mux6~1_combout\ <= NOT \VGA_Generator|Text_Generator|Mux6~1_combout\;
\VGA_Generator|Text_Generator|ALT_INV_LessThan35~0_combout\ <= NOT \VGA_Generator|Text_Generator|LessThan35~0_combout\;
\VGA_Generator|Text_Generator|ALT_INV_Mux6~0_combout\ <= NOT \VGA_Generator|Text_Generator|Mux6~0_combout\;
ALT_INV_life(0) <= NOT life(0);
ALT_INV_life(2) <= NOT life(2);
ALT_INV_life(1) <= NOT life(1);
\VGA_Generator|VGA|ALT_INV_LessThan9~1_combout\ <= NOT \VGA_Generator|VGA|LessThan9~1_combout\;
\VGA_Generator|VGA|ALT_INV_LessThan8~1_combout\ <= NOT \VGA_Generator|VGA|LessThan8~1_combout\;
\VGA_Generator|VGA|ALT_INV_LessThan8~0_combout\ <= NOT \VGA_Generator|VGA|LessThan8~0_combout\;
\VGA_Generator|ALT_INV_b[7]~2_combout\ <= NOT \VGA_Generator|b[7]~2_combout\;
\VGA_Generator|ALT_INV_b[0]~1_combout\ <= NOT \VGA_Generator|b[0]~1_combout\;
\VGA_Generator|reg3|ALT_INV_dffs\(0) <= NOT \VGA_Generator|reg3|dffs\(0);
\VGA_Generator|ALT_INV_g[7]~2_combout\ <= NOT \VGA_Generator|g[7]~2_combout\;
\VGA_Generator|reg3|ALT_INV_dffs\(15) <= NOT \VGA_Generator|reg3|dffs\(15);
\VGA_Generator|ALT_INV_g[0]~1_combout\ <= NOT \VGA_Generator|g[0]~1_combout\;
\VGA_Generator|ALT_INV_g~0_combout\ <= NOT \VGA_Generator|g~0_combout\;
\VGA_Generator|reg3|ALT_INV_dffs\(10) <= NOT \VGA_Generator|reg3|dffs\(10);
\VGA_Generator|ALT_INV_r[7]~3_combout\ <= NOT \VGA_Generator|r[7]~3_combout\;
\VGA_Generator|ALT_INV_r[0]~2_combout\ <= NOT \VGA_Generator|r[0]~2_combout\;
\VGA_Generator|VGA|ALT_INV_blanking~1_combout\ <= NOT \VGA_Generator|VGA|blanking~1_combout\;
\VGA_Generator|VGA|ALT_INV_LessThan3~0_combout\ <= NOT \VGA_Generator|VGA|LessThan3~0_combout\;
\VGA_Generator|ALT_INV_b[7]~0_combout\ <= NOT \VGA_Generator|b[7]~0_combout\;
\VGA_Generator|ALT_INV_r~1_combout\ <= NOT \VGA_Generator|r~1_combout\;
\VGA_Generator|ALT_INV_Output_RGB~8_combout\ <= NOT \VGA_Generator|Output_RGB~8_combout\;
\VGA_Generator|ALT_INV_Output_RGB~7_combout\ <= NOT \VGA_Generator|Output_RGB~7_combout\;
\VGA_Generator|VGA|ALT_INV_row[3]~1_combout\ <= NOT \VGA_Generator|VGA|row[3]~1_combout\;
\VGA_Generator|VGA|ALT_INV_row[4]~0_combout\ <= NOT \VGA_Generator|VGA|row[4]~0_combout\;
\VGA_Generator|ALT_INV_Output_RGB~6_combout\ <= NOT \VGA_Generator|Output_RGB~6_combout\;
\VGA_Generator|ALT_INV_Output_RGB~5_combout\ <= NOT \VGA_Generator|Output_RGB~5_combout\;
ALT_INV_ball_col(4) <= NOT ball_col(4);
ALT_INV_ball_col(2) <= NOT ball_col(2);
\VGA_Generator|ALT_INV_Output_RGB~4_combout\ <= NOT \VGA_Generator|Output_RGB~4_combout\;
ALT_INV_ball_col(3) <= NOT ball_col(3);
ALT_INV_ball_col(1) <= NOT ball_col(1);
\VGA_Generator|ALT_INV_Equal8~1_combout\ <= NOT \VGA_Generator|Equal8~1_combout\;
ALT_INV_ball_col(6) <= NOT ball_col(6);
ALT_INV_ball_col(5) <= NOT ball_col(5);
\VGA_Generator|ALT_INV_Equal8~0_combout\ <= NOT \VGA_Generator|Equal8~0_combout\;
ALT_INV_ball_col(0) <= NOT ball_col(0);
\VGA_Generator|ALT_INV_Output_RGB~3_combout\ <= NOT \VGA_Generator|Output_RGB~3_combout\;
\VGA_Generator|ALT_INV_Output_RGB~2_combout\ <= NOT \VGA_Generator|Output_RGB~2_combout\;
\VGA_Generator|ALT_INV_Equal9~0_combout\ <= NOT \VGA_Generator|Equal9~0_combout\;
\VGA_Generator|ALT_INV_LessThan10~3_combout\ <= NOT \VGA_Generator|LessThan10~3_combout\;
\VGA_Generator|ALT_INV_LessThan10~2_combout\ <= NOT \VGA_Generator|LessThan10~2_combout\;
\VGA_Generator|ALT_INV_LessThan11~0_combout\ <= NOT \VGA_Generator|LessThan11~0_combout\;
\VGA_Generator|ALT_INV_LessThan10~1_combout\ <= NOT \VGA_Generator|LessThan10~1_combout\;
\VGA_Generator|ALT_INV_LessThan10~0_combout\ <= NOT \VGA_Generator|LessThan10~0_combout\;
ALT_INV_paddle_col(0) <= NOT paddle_col(0);
ALT_INV_paddle_col(1) <= NOT paddle_col(1);
ALT_INV_paddle_col(2) <= NOT paddle_col(2);
ALT_INV_paddle_col(3) <= NOT paddle_col(3);
\VGA_Generator|ALT_INV_Add4~0_combout\ <= NOT \VGA_Generator|Add4~0_combout\;
ALT_INV_paddle_col(4) <= NOT paddle_col(4);
ALT_INV_paddle_col(5) <= NOT paddle_col(5);
ALT_INV_paddle_col(6) <= NOT paddle_col(6);
\VGA_Generator|ALT_INV_Output_RGB~1_combout\ <= NOT \VGA_Generator|Output_RGB~1_combout\;
\VGA_Generator|ALT_INV_Output_RGB~0_combout\ <= NOT \VGA_Generator|Output_RGB~0_combout\;
\VGA_Generator|ALT_INV_LessThan4~0_combout\ <= NOT \VGA_Generator|LessThan4~0_combout\;
\VGA_Generator|ALT_INV_r~0_combout\ <= NOT \VGA_Generator|r~0_combout\;
\VGA_Generator|ALT_INV_Equal10~0_combout\ <= NOT \VGA_Generator|Equal10~0_combout\;
\VGA_Generator|ALT_INV_Output_RGB:block_index[4]~7_combout\ <= NOT \VGA_Generator|Output_RGB:block_index[4]~7_combout\;
\VGA_Generator|ALT_INV_Output_RGB:block_index[4]~6_combout\ <= NOT \VGA_Generator|Output_RGB:block_index[4]~6_combout\;
\VGA_Generator|ALT_INV_Output_RGB:block_index[4]~5_combout\ <= NOT \VGA_Generator|Output_RGB:block_index[4]~5_combout\;
\VGA_Generator|ALT_INV_LessThan2~0_combout\ <= NOT \VGA_Generator|LessThan2~0_combout\;
\VGA_Generator|VGA|ALT_INV_Equal0~0_combout\ <= NOT \VGA_Generator|VGA|Equal0~0_combout\;
\VGA_Generator|ALT_INV_Output_RGB:block_index[4]~4_combout\ <= NOT \VGA_Generator|Output_RGB:block_index[4]~4_combout\;
\VGA_Generator|ALT_INV_Output_RGB:block_index[4]~3_combout\ <= NOT \VGA_Generator|Output_RGB:block_index[4]~3_combout\;
\VGA_Generator|ALT_INV_LessThan0~1_combout\ <= NOT \VGA_Generator|LessThan0~1_combout\;
\VGA_Generator|ALT_INV_LessThan0~0_combout\ <= NOT \VGA_Generator|LessThan0~0_combout\;
\VGA_Generator|ALT_INV_LessThan3~0_combout\ <= NOT \VGA_Generator|LessThan3~0_combout\;
\ALT_INV_rtl~48_combout\ <= NOT \rtl~48_combout\;
\VGA_Generator|VGA|ALT_INV_column[6]~8_combout\ <= NOT \VGA_Generator|VGA|column[6]~8_combout\;
\VGA_Generator|VGA|ALT_INV_Add1~2_combout\ <= NOT \VGA_Generator|VGA|Add1~2_combout\;
\VGA_Generator|VGA|ALT_INV_column[7]~7_combout\ <= NOT \VGA_Generator|VGA|column[7]~7_combout\;
\VGA_Generator|VGA|ALT_INV_Add1~1_combout\ <= NOT \VGA_Generator|VGA|Add1~1_combout\;
\VGA_Generator|VGA|ALT_INV_column[9]~6_combout\ <= NOT \VGA_Generator|VGA|column[9]~6_combout\;
\VGA_Generator|VGA|ALT_INV_LessThan2~0_combout\ <= NOT \VGA_Generator|VGA|LessThan2~0_combout\;
\VGA_Generator|ALT_INV_Output_RGB:block_index[4]~2_combout\ <= NOT \VGA_Generator|Output_RGB:block_index[4]~2_combout\;
\VGA_Generator|ALT_INV_Output_RGB:block_index[4]~1_combout\ <= NOT \VGA_Generator|Output_RGB:block_index[4]~1_combout\;
\VGA_Generator|VGA|ALT_INV_column[1]~5_combout\ <= NOT \VGA_Generator|VGA|column[1]~5_combout\;
\VGA_Generator|VGA|ALT_INV_column[2]~4_combout\ <= NOT \VGA_Generator|VGA|column[2]~4_combout\;
\VGA_Generator|VGA|ALT_INV_column[4]~3_combout\ <= NOT \VGA_Generator|VGA|column[4]~3_combout\;
\VGA_Generator|VGA|ALT_INV_column[5]~2_combout\ <= NOT \VGA_Generator|VGA|column[5]~2_combout\;
\VGA_Generator|VGA|ALT_INV_Add1~0_combout\ <= NOT \VGA_Generator|VGA|Add1~0_combout\;
\VGA_Generator|VGA|ALT_INV_column[4]~1_combout\ <= NOT \VGA_Generator|VGA|column[4]~1_combout\;
\VGA_Generator|ALT_INV_LessThan9~0_combout\ <= NOT \VGA_Generator|LessThan9~0_combout\;
\VGA_Generator|ALT_INV_Output_RGB:block_index[4]~0_combout\ <= NOT \VGA_Generator|Output_RGB:block_index[4]~0_combout\;
\VGA_Generator|VGA|ALT_INV_blanking~0_combout\ <= NOT \VGA_Generator|VGA|blanking~0_combout\;
\VGA_Generator|VGA|ALT_INV_LessThan1~2_combout\ <= NOT \VGA_Generator|VGA|LessThan1~2_combout\;
\VGA_Generator|VGA|ALT_INV_LessThan1~1_combout\ <= NOT \VGA_Generator|VGA|LessThan1~1_combout\;
\VGA_Generator|VGA|ALT_INV_LessThan0~0_combout\ <= NOT \VGA_Generator|VGA|LessThan0~0_combout\;
\VGA_Generator|VGA|ALT_INV_LessThan9~0_combout\ <= NOT \VGA_Generator|VGA|LessThan9~0_combout\;
\VGA_Generator|VGA|ALT_INV_LessThan1~0_combout\ <= NOT \VGA_Generator|VGA|LessThan1~0_combout\;
\VGA_Generator|ALT_INV_Mux0~19_combout\ <= NOT \VGA_Generator|Mux0~19_combout\;
\VGA_Generator|ALT_INV_Mux0~18_combout\ <= NOT \VGA_Generator|Mux0~18_combout\;
\VGA_Generator|ALT_INV_Mux0~17_combout\ <= NOT \VGA_Generator|Mux0~17_combout\;
\VGA_Generator|ALT_INV_Mux0~16_combout\ <= NOT \VGA_Generator|Mux0~16_combout\;
\VGA_Generator|ALT_INV_Mux0~15_combout\ <= NOT \VGA_Generator|Mux0~15_combout\;
\VGA_Generator|ALT_INV_Mux0~14_combout\ <= NOT \VGA_Generator|Mux0~14_combout\;
\VGA_Generator|ALT_INV_Mux0~13_combout\ <= NOT \VGA_Generator|Mux0~13_combout\;
\VGA_Generator|ALT_INV_Mux0~12_combout\ <= NOT \VGA_Generator|Mux0~12_combout\;
\VGA_Generator|ALT_INV_Mux0~11_combout\ <= NOT \VGA_Generator|Mux0~11_combout\;
\VGA_Generator|ALT_INV_Mux0~10_combout\ <= NOT \VGA_Generator|Mux0~10_combout\;
\VGA_Generator|ALT_INV_Mux0~9_combout\ <= NOT \VGA_Generator|Mux0~9_combout\;
\VGA_Generator|ALT_INV_Mux0~8_combout\ <= NOT \VGA_Generator|Mux0~8_combout\;
\VGA_Generator|ALT_INV_Mux0~7_combout\ <= NOT \VGA_Generator|Mux0~7_combout\;
\VGA_Generator|ALT_INV_Mux0~6_combout\ <= NOT \VGA_Generator|Mux0~6_combout\;
\VGA_Generator|ALT_INV_Mux0~5_combout\ <= NOT \VGA_Generator|Mux0~5_combout\;
\VGA_Generator|ALT_INV_Mux0~4_combout\ <= NOT \VGA_Generator|Mux0~4_combout\;
\VGA_Generator|ALT_INV_Mux0~3_combout\ <= NOT \VGA_Generator|Mux0~3_combout\;
\VGA_Generator|ALT_INV_Mux0~2_combout\ <= NOT \VGA_Generator|Mux0~2_combout\;
\VGA_Generator|ALT_INV_Mux0~1_combout\ <= NOT \VGA_Generator|Mux0~1_combout\;
\VGA_Generator|ALT_INV_Mux0~0_combout\ <= NOT \VGA_Generator|Mux0~0_combout\;
\VGA_Generator|ALT_INV_Add1~1_combout\ <= NOT \VGA_Generator|Add1~1_combout\;
\VGA_Generator|ALT_INV_Add1~0_combout\ <= NOT \VGA_Generator|Add1~0_combout\;
\VGA_Generator|VGA|ALT_INV_column[4]~0_combout\ <= NOT \VGA_Generator|VGA|column[4]~0_combout\;
\VGA_Generator|reg3|ALT_INV_dffs\(16) <= NOT \VGA_Generator|reg3|dffs\(16);
\VGA_Generator|ALT_INV_b[7]~3_combout\ <= NOT \VGA_Generator|b[7]~3_combout\;
\ALT_INV_blocks~329_combout\ <= NOT \blocks~329_combout\;
\ALT_INV_blocks~325_combout\ <= NOT \blocks~325_combout\;
\ALT_INV_blocks~321_combout\ <= NOT \blocks~321_combout\;
\ALT_INV_blocks~317_combout\ <= NOT \blocks~317_combout\;
\ALT_INV_blocks~313_combout\ <= NOT \blocks~313_combout\;
\ALT_INV_blocks~309_combout\ <= NOT \blocks~309_combout\;
\ALT_INV_blocks~305_combout\ <= NOT \blocks~305_combout\;
\ALT_INV_blocks~301_combout\ <= NOT \blocks~301_combout\;
\ALT_INV_blocks~297_combout\ <= NOT \blocks~297_combout\;
\ALT_INV_blocks~293_combout\ <= NOT \blocks~293_combout\;
\ALT_INV_blocks~289_combout\ <= NOT \blocks~289_combout\;
\ALT_INV_blocks~285_combout\ <= NOT \blocks~285_combout\;
\ALT_INV_blocks~281_combout\ <= NOT \blocks~281_combout\;
\ALT_INV_blocks~277_combout\ <= NOT \blocks~277_combout\;
\ALT_INV_blocks~273_combout\ <= NOT \blocks~273_combout\;
\ALT_INV_blocks~269_combout\ <= NOT \blocks~269_combout\;
\ALT_INV_blocks~265_combout\ <= NOT \blocks~265_combout\;
\ALT_INV_blocks~261_combout\ <= NOT \blocks~261_combout\;
\ALT_INV_blocks~257_combout\ <= NOT \blocks~257_combout\;
\ALT_INV_blocks~253_combout\ <= NOT \blocks~253_combout\;
\ALT_INV_blocks~249_combout\ <= NOT \blocks~249_combout\;
\ALT_INV_blocks~245_combout\ <= NOT \blocks~245_combout\;
\ALT_INV_blocks~241_combout\ <= NOT \blocks~241_combout\;
\ALT_INV_blocks~237_combout\ <= NOT \blocks~237_combout\;
\ALT_INV_blocks~233_combout\ <= NOT \blocks~233_combout\;
\ALT_INV_blocks~229_combout\ <= NOT \blocks~229_combout\;
\ALT_INV_blocks~225_combout\ <= NOT \blocks~225_combout\;
\ALT_INV_blocks~221_combout\ <= NOT \blocks~221_combout\;
\ALT_INV_blocks~217_combout\ <= NOT \blocks~217_combout\;
\ALT_INV_blocks~213_combout\ <= NOT \blocks~213_combout\;
\ALT_INV_blocks~209_combout\ <= NOT \blocks~209_combout\;
\ALT_INV_blocks~205_combout\ <= NOT \blocks~205_combout\;
\ALT_INV_blocks~201_combout\ <= NOT \blocks~201_combout\;
\ALT_INV_blocks~197_combout\ <= NOT \blocks~197_combout\;
\ALT_INV_blocks~193_combout\ <= NOT \blocks~193_combout\;
\ALT_INV_blocks~189_combout\ <= NOT \blocks~189_combout\;
\VGA_Generator|Text_Generator|ALT_INV_Mux4~9_combout\ <= NOT \VGA_Generator|Text_Generator|Mux4~9_combout\;
\VGA_Generator|Text_Generator|ALT_INV_Mux1~2_combout\ <= NOT \VGA_Generator|Text_Generator|Mux1~2_combout\;
\ALT_INV_score[2]~27_combout\ <= NOT \score[2]~27_combout\;
\ALT_INV_rtl~56_combout\ <= NOT \rtl~56_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_5~21_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_5~21_sumout\;
\Div3|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\ <= NOT \Div3|auto_generated|divider|divider|op_5~21_sumout\;
\Div2|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\ <= NOT \Div2|auto_generated|divider|divider|op_5~21_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_5~17_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_4~17_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_5~17_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_4~17_sumout\;
\Div3|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\ <= NOT \Div3|auto_generated|divider|divider|op_5~17_sumout\;
\Div3|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\ <= NOT \Div3|auto_generated|divider|divider|op_4~17_sumout\;
\Div2|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\ <= NOT \Div2|auto_generated|divider|divider|op_5~17_sumout\;
\Div2|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\ <= NOT \Div2|auto_generated|divider|divider|op_4~17_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_5~13_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_4~13_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_5~13_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_4~13_sumout\;
\Div3|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ <= NOT \Div3|auto_generated|divider|divider|op_5~13_sumout\;
\Div3|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\ <= NOT \Div3|auto_generated|divider|divider|op_4~13_sumout\;
\Div2|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ <= NOT \Div2|auto_generated|divider|divider|op_5~13_sumout\;
\Div2|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\ <= NOT \Div2|auto_generated|divider|divider|op_4~13_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_5~9_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_4~9_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_5~9_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_4~9_sumout\;
\Div3|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ <= NOT \Div3|auto_generated|divider|divider|op_5~9_sumout\;
\Div3|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\ <= NOT \Div3|auto_generated|divider|divider|op_4~9_sumout\;
\Div2|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ <= NOT \Div2|auto_generated|divider|divider|op_5~9_sumout\;
\Div2|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\ <= NOT \Div2|auto_generated|divider|divider|op_4~9_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_4~5_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_4~5_sumout\;
\Div3|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\ <= NOT \Div3|auto_generated|divider|divider|op_4~5_sumout\;
\Div2|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\ <= NOT \Div2|auto_generated|divider|divider|op_4~5_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_4~1_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_5~1_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_4~1_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_5~1_sumout\;
\Div3|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\ <= NOT \Div3|auto_generated|divider|divider|op_4~1_sumout\;
\Div3|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ <= NOT \Div3|auto_generated|divider|divider|op_5~1_sumout\;
\Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\ <= NOT \Div2|auto_generated|divider|divider|op_4~1_sumout\;
\Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ <= NOT \Div2|auto_generated|divider|divider|op_5~1_sumout\;
ALT_INV_score(0) <= NOT score(0);
\ALT_INV_Add0~25_sumout\ <= NOT \Add0~25_sumout\;
\ALT_INV_Add0~21_sumout\ <= NOT \Add0~21_sumout\;
\ALT_INV_Mult1~339\ <= NOT \Mult1~339\;
\ALT_INV_Mult1~338\ <= NOT \Mult1~338\;
\ALT_INV_Mult1~337\ <= NOT \Mult1~337\;
\ALT_INV_Mult1~336\ <= NOT \Mult1~336\;
\ALT_INV_Mult1~335\ <= NOT \Mult1~335\;
\ALT_INV_Mult1~334\ <= NOT \Mult1~334\;
\ALT_INV_Mult1~333\ <= NOT \Mult1~333\;
\ALT_INV_Mult1~332\ <= NOT \Mult1~332\;
\ALT_INV_Mult1~331\ <= NOT \Mult1~331\;
\ALT_INV_Mult1~330\ <= NOT \Mult1~330\;
\ALT_INV_Mult1~329\ <= NOT \Mult1~329\;
\ALT_INV_Mult1~328\ <= NOT \Mult1~328\;
\ALT_INV_Mult1~327\ <= NOT \Mult1~327\;
\ALT_INV_Mult1~326\ <= NOT \Mult1~326\;
\ALT_INV_Mult1~325\ <= NOT \Mult1~325\;
\ALT_INV_Mult1~mac_resulta\ <= NOT \Mult1~mac_resulta\;
\ALT_INV_Mult0~339\ <= NOT \Mult0~339\;
\ALT_INV_Mult0~338\ <= NOT \Mult0~338\;
\ALT_INV_Mult0~337\ <= NOT \Mult0~337\;
\ALT_INV_Mult0~336\ <= NOT \Mult0~336\;
\ALT_INV_Mult0~335\ <= NOT \Mult0~335\;
\ALT_INV_Mult0~334\ <= NOT \Mult0~334\;
\ALT_INV_Mult0~333\ <= NOT \Mult0~333\;
\ALT_INV_Mult0~332\ <= NOT \Mult0~332\;
\ALT_INV_Mult0~331\ <= NOT \Mult0~331\;
\ALT_INV_Mult0~330\ <= NOT \Mult0~330\;
\ALT_INV_Mult0~329\ <= NOT \Mult0~329\;
\ALT_INV_Mult0~328\ <= NOT \Mult0~328\;
\ALT_INV_Mult0~327\ <= NOT \Mult0~327\;
\ALT_INV_Mult0~326\ <= NOT \Mult0~326\;
\ALT_INV_Mult0~325\ <= NOT \Mult0~325\;
\ALT_INV_Mult0~mac_resulta\ <= NOT \Mult0~mac_resulta\;
\ALT_INV_Mult3~339\ <= NOT \Mult3~339\;
\ALT_INV_Mult3~338\ <= NOT \Mult3~338\;
\ALT_INV_Mult3~337\ <= NOT \Mult3~337\;
\ALT_INV_Mult3~336\ <= NOT \Mult3~336\;
\ALT_INV_Mult3~335\ <= NOT \Mult3~335\;
\ALT_INV_Mult3~334\ <= NOT \Mult3~334\;
\ALT_INV_Mult3~333\ <= NOT \Mult3~333\;
\ALT_INV_Mult3~332\ <= NOT \Mult3~332\;
\ALT_INV_Mult3~331\ <= NOT \Mult3~331\;
\ALT_INV_Mult3~330\ <= NOT \Mult3~330\;
\ALT_INV_Mult3~329\ <= NOT \Mult3~329\;
\ALT_INV_Mult3~328\ <= NOT \Mult3~328\;
\ALT_INV_Mult3~327\ <= NOT \Mult3~327\;
\ALT_INV_Mult3~326\ <= NOT \Mult3~326\;
\ALT_INV_Mult3~325\ <= NOT \Mult3~325\;
\ALT_INV_Mult3~mac_resulta\ <= NOT \Mult3~mac_resulta\;
\ALT_INV_Mult2~339\ <= NOT \Mult2~339\;
\ALT_INV_Mult2~338\ <= NOT \Mult2~338\;
\ALT_INV_Mult2~337\ <= NOT \Mult2~337\;
\ALT_INV_Mult2~336\ <= NOT \Mult2~336\;
\ALT_INV_Mult2~335\ <= NOT \Mult2~335\;
\ALT_INV_Mult2~334\ <= NOT \Mult2~334\;
\ALT_INV_Mult2~333\ <= NOT \Mult2~333\;
\ALT_INV_Mult2~332\ <= NOT \Mult2~332\;
\ALT_INV_Mult2~331\ <= NOT \Mult2~331\;
\ALT_INV_Mult2~330\ <= NOT \Mult2~330\;
\ALT_INV_Mult2~329\ <= NOT \Mult2~329\;
\ALT_INV_Mult2~328\ <= NOT \Mult2~328\;
\ALT_INV_Mult2~327\ <= NOT \Mult2~327\;
\ALT_INV_Mult2~326\ <= NOT \Mult2~326\;
\ALT_INV_Mult2~325\ <= NOT \Mult2~325\;
\ALT_INV_Mult2~mac_resulta\ <= NOT \Mult2~mac_resulta\;
\ALT_INV_rtl~43_combout\ <= NOT \rtl~43_combout\;
\ALT_INV_Add0~17_sumout\ <= NOT \Add0~17_sumout\;
\ALT_INV_Add0~13_sumout\ <= NOT \Add0~13_sumout\;
\ALT_INV_Add0~9_sumout\ <= NOT \Add0~9_sumout\;
\ALT_INV_Add0~5_sumout\ <= NOT \Add0~5_sumout\;
\ALT_INV_Add0~1_sumout\ <= NOT \Add0~1_sumout\;
\VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ALT_INV_ram_block1a5\ <= NOT \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a5\;
\VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ALT_INV_ram_block1a7\ <= NOT \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a7\;
\VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ALT_INV_ram_block1a4~portadataout\ <= NOT \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a4~portadataout\;
ALT_INV_score(1) <= NOT score(1);
ALT_INV_score(2) <= NOT score(2);
ALT_INV_score(3) <= NOT score(3);
ALT_INV_score(14) <= NOT score(14);
ALT_INV_score(15) <= NOT score(15);
ALT_INV_score(13) <= NOT score(13);
ALT_INV_score(12) <= NOT score(12);
ALT_INV_score(10) <= NOT score(10);
ALT_INV_score(9) <= NOT score(9);
ALT_INV_score(8) <= NOT score(8);
ALT_INV_score(7) <= NOT score(7);
ALT_INV_score(5) <= NOT score(5);
ALT_INV_score(4) <= NOT score(4);
\ALT_INV_rtl~0_combout\ <= NOT \rtl~0_combout\;
\ALT_INV_Add14~25_sumout\ <= NOT \Add14~25_sumout\;
\ALT_INV_Add23~25_sumout\ <= NOT \Add23~25_sumout\;
\ALT_INV_Add14~21_sumout\ <= NOT \Add14~21_sumout\;
\ALT_INV_Add23~21_sumout\ <= NOT \Add23~21_sumout\;
\ALT_INV_Add6~25_sumout\ <= NOT \Add6~25_sumout\;
\ALT_INV_Add14~17_sumout\ <= NOT \Add14~17_sumout\;
\ALT_INV_Add23~17_sumout\ <= NOT \Add23~17_sumout\;
\ALT_INV_Add14~13_sumout\ <= NOT \Add14~13_sumout\;
\ALT_INV_Add23~13_sumout\ <= NOT \Add23~13_sumout\;
\ALT_INV_Add14~9_sumout\ <= NOT \Add14~9_sumout\;
\ALT_INV_Add23~9_sumout\ <= NOT \Add23~9_sumout\;
\ALT_INV_Add14~5_sumout\ <= NOT \Add14~5_sumout\;
\ALT_INV_Add23~5_sumout\ <= NOT \Add23~5_sumout\;
\ALT_INV_Add14~1_sumout\ <= NOT \Add14~1_sumout\;
\ALT_INV_Add23~1_sumout\ <= NOT \Add23~1_sumout\;
\ALT_INV_Add32~21_sumout\ <= NOT \Add32~21_sumout\;
\ALT_INV_Add32~13_sumout\ <= NOT \Add32~13_sumout\;
\ALT_INV_Add32~5_sumout\ <= NOT \Add32~5_sumout\;
\counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(14) <= NOT \counter_paddle|auto_generated|counter_reg_bit\(14);
\counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(15) <= NOT \counter_paddle|auto_generated|counter_reg_bit\(15);
\counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(16) <= NOT \counter_paddle|auto_generated|counter_reg_bit\(16);
\counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(17) <= NOT \counter_paddle|auto_generated|counter_reg_bit\(17);
\counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(18) <= NOT \counter_paddle|auto_generated|counter_reg_bit\(18);
\counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(19) <= NOT \counter_paddle|auto_generated|counter_reg_bit\(19);
\counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(20) <= NOT \counter_paddle|auto_generated|counter_reg_bit\(20);
\counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(21) <= NOT \counter_paddle|auto_generated|counter_reg_bit\(21);
\counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(22) <= NOT \counter_paddle|auto_generated|counter_reg_bit\(22);
\counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(23) <= NOT \counter_paddle|auto_generated|counter_reg_bit\(23);
\counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(24) <= NOT \counter_paddle|auto_generated|counter_reg_bit\(24);
\counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(25) <= NOT \counter_paddle|auto_generated|counter_reg_bit\(25);
\counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(8) <= NOT \counter_paddle|auto_generated|counter_reg_bit\(8);
\counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(9) <= NOT \counter_paddle|auto_generated|counter_reg_bit\(9);
\counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(10) <= NOT \counter_paddle|auto_generated|counter_reg_bit\(10);
\counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(11) <= NOT \counter_paddle|auto_generated|counter_reg_bit\(11);
\counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(12) <= NOT \counter_paddle|auto_generated|counter_reg_bit\(12);
\counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(13) <= NOT \counter_paddle|auto_generated|counter_reg_bit\(13);
\counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(2) <= NOT \counter_paddle|auto_generated|counter_reg_bit\(2);
\counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(3) <= NOT \counter_paddle|auto_generated|counter_reg_bit\(3);
\counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(4) <= NOT \counter_paddle|auto_generated|counter_reg_bit\(4);
\counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(5) <= NOT \counter_paddle|auto_generated|counter_reg_bit\(5);
\counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(6) <= NOT \counter_paddle|auto_generated|counter_reg_bit\(6);
\counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(7) <= NOT \counter_paddle|auto_generated|counter_reg_bit\(7);
\counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(0) <= NOT \counter_paddle|auto_generated|counter_reg_bit\(0);
\counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(1) <= NOT \counter_paddle|auto_generated|counter_reg_bit\(1);
\counter_frame|auto_generated|ALT_INV_counter_reg_bit\(14) <= NOT \counter_frame|auto_generated|counter_reg_bit\(14);
\counter_frame|auto_generated|ALT_INV_counter_reg_bit\(15) <= NOT \counter_frame|auto_generated|counter_reg_bit\(15);
\counter_frame|auto_generated|ALT_INV_counter_reg_bit\(16) <= NOT \counter_frame|auto_generated|counter_reg_bit\(16);
\counter_frame|auto_generated|ALT_INV_counter_reg_bit\(17) <= NOT \counter_frame|auto_generated|counter_reg_bit\(17);
\counter_frame|auto_generated|ALT_INV_counter_reg_bit\(18) <= NOT \counter_frame|auto_generated|counter_reg_bit\(18);
\counter_frame|auto_generated|ALT_INV_counter_reg_bit\(19) <= NOT \counter_frame|auto_generated|counter_reg_bit\(19);
\counter_frame|auto_generated|ALT_INV_counter_reg_bit\(20) <= NOT \counter_frame|auto_generated|counter_reg_bit\(20);
\counter_frame|auto_generated|ALT_INV_counter_reg_bit\(21) <= NOT \counter_frame|auto_generated|counter_reg_bit\(21);
\counter_frame|auto_generated|ALT_INV_counter_reg_bit\(22) <= NOT \counter_frame|auto_generated|counter_reg_bit\(22);
\counter_frame|auto_generated|ALT_INV_counter_reg_bit\(23) <= NOT \counter_frame|auto_generated|counter_reg_bit\(23);
\counter_frame|auto_generated|ALT_INV_counter_reg_bit\(24) <= NOT \counter_frame|auto_generated|counter_reg_bit\(24);
\counter_frame|auto_generated|ALT_INV_counter_reg_bit\(25) <= NOT \counter_frame|auto_generated|counter_reg_bit\(25);
\counter_frame|auto_generated|ALT_INV_counter_reg_bit\(8) <= NOT \counter_frame|auto_generated|counter_reg_bit\(8);
\counter_frame|auto_generated|ALT_INV_counter_reg_bit\(9) <= NOT \counter_frame|auto_generated|counter_reg_bit\(9);
\counter_frame|auto_generated|ALT_INV_counter_reg_bit\(10) <= NOT \counter_frame|auto_generated|counter_reg_bit\(10);
\counter_frame|auto_generated|ALT_INV_counter_reg_bit\(11) <= NOT \counter_frame|auto_generated|counter_reg_bit\(11);
\counter_frame|auto_generated|ALT_INV_counter_reg_bit\(12) <= NOT \counter_frame|auto_generated|counter_reg_bit\(12);
\counter_frame|auto_generated|ALT_INV_counter_reg_bit\(13) <= NOT \counter_frame|auto_generated|counter_reg_bit\(13);
\counter_frame|auto_generated|ALT_INV_counter_reg_bit\(2) <= NOT \counter_frame|auto_generated|counter_reg_bit\(2);
\counter_frame|auto_generated|ALT_INV_counter_reg_bit\(3) <= NOT \counter_frame|auto_generated|counter_reg_bit\(3);
\counter_frame|auto_generated|ALT_INV_counter_reg_bit\(4) <= NOT \counter_frame|auto_generated|counter_reg_bit\(4);
\counter_frame|auto_generated|ALT_INV_counter_reg_bit\(5) <= NOT \counter_frame|auto_generated|counter_reg_bit\(5);
\counter_frame|auto_generated|ALT_INV_counter_reg_bit\(6) <= NOT \counter_frame|auto_generated|counter_reg_bit\(6);
\counter_frame|auto_generated|ALT_INV_counter_reg_bit\(7) <= NOT \counter_frame|auto_generated|counter_reg_bit\(7);
\counter_frame|auto_generated|ALT_INV_counter_reg_bit\(0) <= NOT \counter_frame|auto_generated|counter_reg_bit\(0);
\counter_frame|auto_generated|ALT_INV_counter_reg_bit\(1) <= NOT \counter_frame|auto_generated|counter_reg_bit\(1);
\ALT_INV_Add24~17_sumout\ <= NOT \Add24~17_sumout\;
\ALT_INV_Add24~13_sumout\ <= NOT \Add24~13_sumout\;
\ALT_INV_Add24~9_sumout\ <= NOT \Add24~9_sumout\;
\ALT_INV_Add24~5_sumout\ <= NOT \Add24~5_sumout\;
\ALT_INV_Add24~1_sumout\ <= NOT \Add24~1_sumout\;
\ALT_INV_Add11~13_sumout\ <= NOT \Add11~13_sumout\;
\ALT_INV_Add11~9_sumout\ <= NOT \Add11~9_sumout\;
\ALT_INV_Add11~5_sumout\ <= NOT \Add11~5_sumout\;
\ALT_INV_Add11~1_sumout\ <= NOT \Add11~1_sumout\;
\ALT_INV_Add7~17_sumout\ <= NOT \Add7~17_sumout\;
\ALT_INV_Add7~13_sumout\ <= NOT \Add7~13_sumout\;
\ALT_INV_Add7~9_sumout\ <= NOT \Add7~9_sumout\;
\ALT_INV_Add7~5_sumout\ <= NOT \Add7~5_sumout\;
\ALT_INV_Add7~1_sumout\ <= NOT \Add7~1_sumout\;
\ALT_INV_Add1~17_sumout\ <= NOT \Add1~17_sumout\;
\ALT_INV_Add1~13_sumout\ <= NOT \Add1~13_sumout\;
\ALT_INV_Add1~9_sumout\ <= NOT \Add1~9_sumout\;
\ALT_INV_Add1~5_sumout\ <= NOT \Add1~5_sumout\;
\ALT_INV_Add1~1_sumout\ <= NOT \Add1~1_sumout\;
\ALT_INV_Update_Ball:ball_next_row[5]~q\ <= NOT \Update_Ball:ball_next_row[5]~q\;
\ALT_INV_Update_Ball:ball_next_row[4]~q\ <= NOT \Update_Ball:ball_next_row[4]~q\;
\ALT_INV_Update_Ball:ball_next_row[2]~q\ <= NOT \Update_Ball:ball_next_row[2]~q\;
\ALT_INV_Update_Ball:ball_next_row[1]~q\ <= NOT \Update_Ball:ball_next_row[1]~q\;
\ALT_INV_Update_Ball:ball_next_row[3]~q\ <= NOT \Update_Ball:ball_next_row[3]~q\;
\ALT_INV_Add6~21_sumout\ <= NOT \Add6~21_sumout\;
\ALT_INV_Add6~17_sumout\ <= NOT \Add6~17_sumout\;
\ALT_INV_Add6~13_sumout\ <= NOT \Add6~13_sumout\;
\ALT_INV_Add6~9_sumout\ <= NOT \Add6~9_sumout\;
\ALT_INV_Add6~5_sumout\ <= NOT \Add6~5_sumout\;
\ALT_INV_Add6~1_sumout\ <= NOT \Add6~1_sumout\;
\ALT_INV_Add15~17_sumout\ <= NOT \Add15~17_sumout\;
\ALT_INV_Add15~13_sumout\ <= NOT \Add15~13_sumout\;
\ALT_INV_Add15~9_sumout\ <= NOT \Add15~9_sumout\;
\ALT_INV_Add15~5_sumout\ <= NOT \Add15~5_sumout\;
\ALT_INV_Add15~1_sumout\ <= NOT \Add15~1_sumout\;
\VGA_Generator|CharacterROM|ALT_INV_Mux0~4_combout\ <= NOT \VGA_Generator|CharacterROM|Mux0~4_combout\;
\VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ALT_INV_ram_block1a1\ <= NOT \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a1\;
\VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ALT_INV_ram_block1a2\ <= NOT \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a2\;
\VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ALT_INV_ram_block1a3\ <= NOT \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a3\;
\VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ALT_INV_ram_block1a6\ <= NOT \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a6\;
\VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ALT_INV_ram_block1a0~portadataout\ <= NOT \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a0~portadataout\;
ALT_INV_ball_row(1) <= NOT ball_row(1);
ALT_INV_ball_row(0) <= NOT ball_row(0);
ALT_INV_ball_row(3) <= NOT ball_row(3);
ALT_INV_ball_row(2) <= NOT ball_row(2);
ALT_INV_ball_row(5) <= NOT ball_row(5);
ALT_INV_ball_row(4) <= NOT ball_row(4);
ALT_INV_ball_row(6) <= NOT ball_row(6);
\VGA_Generator|VGA|ALT_INV_Add0~37_sumout\ <= NOT \VGA_Generator|VGA|Add0~37_sumout\;
\VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(0) <= NOT \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(0);
\VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(3) <= NOT \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(3);
\VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(1) <= NOT \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(1);
\VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(2) <= NOT \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(2);
\VGA_Generator|VGA|ALT_INV_Add0~33_sumout\ <= NOT \VGA_Generator|VGA|Add0~33_sumout\;
\VGA_Generator|VGA|ALT_INV_Add0~29_sumout\ <= NOT \VGA_Generator|VGA|Add0~29_sumout\;
\VGA_Generator|VGA|ALT_INV_Add0~25_sumout\ <= NOT \VGA_Generator|VGA|Add0~25_sumout\;
\VGA_Generator|VGA|ALT_INV_Add0~21_sumout\ <= NOT \VGA_Generator|VGA|Add0~21_sumout\;
\VGA_Generator|VGA|ALT_INV_Add0~17_sumout\ <= NOT \VGA_Generator|VGA|Add0~17_sumout\;
\VGA_Generator|VGA|ALT_INV_Add0~13_sumout\ <= NOT \VGA_Generator|VGA|Add0~13_sumout\;
\VGA_Generator|VGA|ALT_INV_Add0~9_sumout\ <= NOT \VGA_Generator|VGA|Add0~9_sumout\;
\VGA_Generator|VGA|ALT_INV_Add0~5_sumout\ <= NOT \VGA_Generator|VGA|Add0~5_sumout\;
\VGA_Generator|VGA|ALT_INV_Add0~1_sumout\ <= NOT \VGA_Generator|VGA|Add0~1_sumout\;
\VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(6) <= NOT \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(6);
\VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(8) <= NOT \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(8);
\VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(7) <= NOT \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(7);
\VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(9) <= NOT \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(9);
\VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(0) <= NOT \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(0);
\VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(1) <= NOT \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(1);
\VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(2) <= NOT \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(2);
\VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(3) <= NOT \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(3);
\VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(4) <= NOT \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(4);
\VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(5) <= NOT \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(5);
ALT_INV_blocks(28) <= NOT blocks(28);
ALT_INV_blocks(29) <= NOT blocks(29);
ALT_INV_blocks(30) <= NOT blocks(30);
ALT_INV_blocks(31) <= NOT blocks(31);
ALT_INV_blocks(24) <= NOT blocks(24);
ALT_INV_blocks(25) <= NOT blocks(25);
ALT_INV_blocks(26) <= NOT blocks(26);
ALT_INV_blocks(27) <= NOT blocks(27);
ALT_INV_blocks(56) <= NOT blocks(56);
ALT_INV_blocks(57) <= NOT blocks(57);
ALT_INV_blocks(58) <= NOT blocks(58);
ALT_INV_blocks(59) <= NOT blocks(59);
ALT_INV_blocks(52) <= NOT blocks(52);
ALT_INV_blocks(53) <= NOT blocks(53);
ALT_INV_blocks(54) <= NOT blocks(54);
ALT_INV_blocks(55) <= NOT blocks(55);
ALT_INV_blocks(48) <= NOT blocks(48);
ALT_INV_blocks(49) <= NOT blocks(49);
ALT_INV_blocks(50) <= NOT blocks(50);
ALT_INV_blocks(51) <= NOT blocks(51);
ALT_INV_blocks(20) <= NOT blocks(20);
ALT_INV_blocks(21) <= NOT blocks(21);
ALT_INV_blocks(22) <= NOT blocks(22);
ALT_INV_blocks(23) <= NOT blocks(23);
ALT_INV_blocks(16) <= NOT blocks(16);
ALT_INV_blocks(17) <= NOT blocks(17);
ALT_INV_blocks(18) <= NOT blocks(18);
ALT_INV_blocks(19) <= NOT blocks(19);
ALT_INV_blocks(44) <= NOT blocks(44);
ALT_INV_blocks(45) <= NOT blocks(45);
ALT_INV_blocks(46) <= NOT blocks(46);
ALT_INV_blocks(47) <= NOT blocks(47);
ALT_INV_blocks(40) <= NOT blocks(40);
ALT_INV_blocks(41) <= NOT blocks(41);
ALT_INV_blocks(42) <= NOT blocks(42);
ALT_INV_blocks(43) <= NOT blocks(43);
ALT_INV_blocks(12) <= NOT blocks(12);
ALT_INV_blocks(13) <= NOT blocks(13);
ALT_INV_blocks(14) <= NOT blocks(14);
ALT_INV_blocks(15) <= NOT blocks(15);
ALT_INV_blocks(8) <= NOT blocks(8);
ALT_INV_blocks(9) <= NOT blocks(9);
ALT_INV_blocks(10) <= NOT blocks(10);
ALT_INV_blocks(11) <= NOT blocks(11);
\VGA_Generator|ALT_INV_Add3~13_sumout\ <= NOT \VGA_Generator|Add3~13_sumout\;
ALT_INV_blocks(36) <= NOT blocks(36);
ALT_INV_blocks(37) <= NOT blocks(37);
ALT_INV_blocks(38) <= NOT blocks(38);
ALT_INV_blocks(39) <= NOT blocks(39);
ALT_INV_blocks(32) <= NOT blocks(32);
ALT_INV_blocks(33) <= NOT blocks(33);
ALT_INV_blocks(34) <= NOT blocks(34);
ALT_INV_blocks(35) <= NOT blocks(35);
ALT_INV_blocks(4) <= NOT blocks(4);
ALT_INV_blocks(5) <= NOT blocks(5);
ALT_INV_blocks(6) <= NOT blocks(6);
ALT_INV_blocks(7) <= NOT blocks(7);
\VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(7) <= NOT \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(7);
\VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(8) <= NOT \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(8);
\VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(9) <= NOT \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(9);
\VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(4) <= NOT \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(4);
\VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(5) <= NOT \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(5);
\VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(6) <= NOT \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(6);
\VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(10) <= NOT \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10);
ALT_INV_blocks(0) <= NOT blocks(0);
ALT_INV_blocks(1) <= NOT blocks(1);
ALT_INV_blocks(2) <= NOT blocks(2);
ALT_INV_blocks(3) <= NOT blocks(3);
\VGA_Generator|ALT_INV_Add3~9_sumout\ <= NOT \VGA_Generator|Add3~9_sumout\;
\VGA_Generator|ALT_INV_Add3~5_sumout\ <= NOT \VGA_Generator|Add3~5_sumout\;
\VGA_Generator|ALT_INV_Add3~1_sumout\ <= NOT \VGA_Generator|Add3~1_sumout\;
\VGA_Generator|CharacterROM|ALT_INV_Mux0~0_combout\ <= NOT \VGA_Generator|CharacterROM|Mux0~0_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs[61]~DUPLICATE_q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[61]~DUPLICATE_q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs[66]~DUPLICATE_q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[66]~DUPLICATE_q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs[69]~DUPLICATE_q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[69]~DUPLICATE_q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs[79]~DUPLICATE_q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[79]~DUPLICATE_q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs[24]~DUPLICATE_q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24]~DUPLICATE_q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~DUPLICATE_q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~DUPLICATE_q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[1]~DUPLICATE_q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~DUPLICATE_q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs[0]~DUPLICATE_q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0]~DUPLICATE_q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[20]~DUPLICATE_q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20]~DUPLICATE_q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[6]~DUPLICATE_q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6]~DUPLICATE_q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal[4]~DUPLICATE_q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~DUPLICATE_q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[3]~DUPLICATE_q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~DUPLICATE_q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg[7]~DUPLICATE_q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~DUPLICATE_q\;
\ALT_INV_level[1]~DUPLICATE_q\ <= NOT \level[1]~DUPLICATE_q\;
\ALT_INV_level[0]~DUPLICATE_q\ <= NOT \level[0]~DUPLICATE_q\;
\ALT_INV_ball_horizontal_speed[1]~DUPLICATE_q\ <= NOT \ball_horizontal_speed[1]~DUPLICATE_q\;
\ALT_INV_ball_col[3]~DUPLICATE_q\ <= NOT \ball_col[3]~DUPLICATE_q\;
\ALT_INV_ball_col[1]~DUPLICATE_q\ <= NOT \ball_col[1]~DUPLICATE_q\;
\ALT_INV_ball_col[6]~DUPLICATE_q\ <= NOT \ball_col[6]~DUPLICATE_q\;
\ALT_INV_ball_col[0]~DUPLICATE_q\ <= NOT \ball_col[0]~DUPLICATE_q\;
\ALT_INV_score[14]~DUPLICATE_q\ <= NOT \score[14]~DUPLICATE_q\;
\ALT_INV_score[15]~DUPLICATE_q\ <= NOT \score[15]~DUPLICATE_q\;
\ALT_INV_score[13]~DUPLICATE_q\ <= NOT \score[13]~DUPLICATE_q\;
\ALT_INV_score[12]~DUPLICATE_q\ <= NOT \score[12]~DUPLICATE_q\;
\ALT_INV_score[11]~DUPLICATE_q\ <= NOT \score[11]~DUPLICATE_q\;
\ALT_INV_score[10]~DUPLICATE_q\ <= NOT \score[10]~DUPLICATE_q\;
\ALT_INV_score[6]~DUPLICATE_q\ <= NOT \score[6]~DUPLICATE_q\;
\ALT_INV_ball_row[2]~DUPLICATE_q\ <= NOT \ball_row[2]~DUPLICATE_q\;
\ALT_INV_ball_row[6]~DUPLICATE_q\ <= NOT \ball_row[6]~DUPLICATE_q\;
\VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit[8]~DUPLICATE_q\ <= NOT \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit[8]~DUPLICATE_q\;
\VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit[7]~DUPLICATE_q\ <= NOT \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit[7]~DUPLICATE_q\;
\VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit[0]~DUPLICATE_q\ <= NOT \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit[0]~DUPLICATE_q\;
\VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit[1]~DUPLICATE_q\ <= NOT \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit[1]~DUPLICATE_q\;
\VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit[2]~DUPLICATE_q\ <= NOT \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit[2]~DUPLICATE_q\;
\VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit[4]~DUPLICATE_q\ <= NOT \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit[4]~DUPLICATE_q\;
\ALT_INV_blocks[30]~DUPLICATE_q\ <= NOT \blocks[30]~DUPLICATE_q\;
\ALT_INV_blocks[26]~DUPLICATE_q\ <= NOT \blocks[26]~DUPLICATE_q\;
\ALT_INV_blocks[27]~DUPLICATE_q\ <= NOT \blocks[27]~DUPLICATE_q\;
\ALT_INV_blocks[56]~DUPLICATE_q\ <= NOT \blocks[56]~DUPLICATE_q\;
\ALT_INV_blocks[57]~DUPLICATE_q\ <= NOT \blocks[57]~DUPLICATE_q\;
\ALT_INV_blocks[58]~DUPLICATE_q\ <= NOT \blocks[58]~DUPLICATE_q\;
\ALT_INV_blocks[59]~DUPLICATE_q\ <= NOT \blocks[59]~DUPLICATE_q\;
\ALT_INV_blocks[48]~DUPLICATE_q\ <= NOT \blocks[48]~DUPLICATE_q\;
\ALT_INV_blocks[49]~DUPLICATE_q\ <= NOT \blocks[49]~DUPLICATE_q\;
\ALT_INV_blocks[50]~DUPLICATE_q\ <= NOT \blocks[50]~DUPLICATE_q\;
\ALT_INV_blocks[18]~DUPLICATE_q\ <= NOT \blocks[18]~DUPLICATE_q\;
\ALT_INV_blocks[44]~DUPLICATE_q\ <= NOT \blocks[44]~DUPLICATE_q\;
\ALT_INV_blocks[47]~DUPLICATE_q\ <= NOT \blocks[47]~DUPLICATE_q\;
\ALT_INV_blocks[40]~DUPLICATE_q\ <= NOT \blocks[40]~DUPLICATE_q\;
\ALT_INV_blocks[41]~DUPLICATE_q\ <= NOT \blocks[41]~DUPLICATE_q\;
\ALT_INV_blocks[43]~DUPLICATE_q\ <= NOT \blocks[43]~DUPLICATE_q\;
\ALT_INV_blocks[14]~DUPLICATE_q\ <= NOT \blocks[14]~DUPLICATE_q\;
\ALT_INV_blocks[8]~DUPLICATE_q\ <= NOT \blocks[8]~DUPLICATE_q\;
\ALT_INV_blocks[9]~DUPLICATE_q\ <= NOT \blocks[9]~DUPLICATE_q\;
\ALT_INV_blocks[10]~DUPLICATE_q\ <= NOT \blocks[10]~DUPLICATE_q\;
\ALT_INV_blocks[11]~DUPLICATE_q\ <= NOT \blocks[11]~DUPLICATE_q\;
\ALT_INV_blocks[36]~DUPLICATE_q\ <= NOT \blocks[36]~DUPLICATE_q\;
\ALT_INV_blocks[38]~DUPLICATE_q\ <= NOT \blocks[38]~DUPLICATE_q\;
\ALT_INV_blocks[39]~DUPLICATE_q\ <= NOT \blocks[39]~DUPLICATE_q\;
\ALT_INV_blocks[32]~DUPLICATE_q\ <= NOT \blocks[32]~DUPLICATE_q\;
\ALT_INV_blocks[35]~DUPLICATE_q\ <= NOT \blocks[35]~DUPLICATE_q\;
\ALT_INV_blocks[4]~DUPLICATE_q\ <= NOT \blocks[4]~DUPLICATE_q\;
\ALT_INV_blocks[5]~DUPLICATE_q\ <= NOT \blocks[5]~DUPLICATE_q\;
\VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit[7]~DUPLICATE_q\ <= NOT \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[7]~DUPLICATE_q\;
\VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit[9]~DUPLICATE_q\ <= NOT \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[9]~DUPLICATE_q\;
\VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit[4]~DUPLICATE_q\ <= NOT \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[4]~DUPLICATE_q\;
\VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit[5]~DUPLICATE_q\ <= NOT \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[5]~DUPLICATE_q\;
\VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit[6]~DUPLICATE_q\ <= NOT \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[6]~DUPLICATE_q\;
\ALT_INV_blocks[1]~DUPLICATE_q\ <= NOT \blocks[1]~DUPLICATE_q\;
\ALT_INV_paddle_left_n~input_o\ <= NOT \paddle_left_n~input_o\;
\ALT_INV_paddle_right_n~input_o\ <= NOT \paddle_right_n~input_o\;
\ALT_INV_rst_n~input_o\ <= NOT \rst_n~input_o\;
\ALT_INV_QIC_SIGNALTAP_GND~combout\ <= NOT \QIC_SIGNALTAP_GND~combout\;
\auto_signaltap_0|ALT_INV_~VCC~combout\ <= NOT \auto_signaltap_0|~VCC~combout\;
\auto_signaltap_0|ALT_INV_~GND~combout\ <= NOT \auto_signaltap_0|~GND~combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][27]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][27]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][27]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][27]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][26]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][26]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][26]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][26]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][25]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][25]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][23]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][23]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][23]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][23]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][23]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][23]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][19]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][19]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][15]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][15]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][13]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][9]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][7]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][6]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][2]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][3]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][2]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][0]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][1]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_Equal0~0_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_offload_shift_ena~combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_address_delayed\(10) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(10);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][22]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_address_delayed\(9) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(9);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_Equal1~0_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][21]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_address_delayed\(8) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(8);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][20]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_address_delayed\(7) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(7);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][19]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_address_delayed\(6) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][18]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_address_delayed\(5) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][17]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][16]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_address_delayed\(3) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][15]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_address_delayed\(2) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(2);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][14]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_address_delayed\(1) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(16) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(16);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_val_shift_reg\(15) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(15);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][13]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_address_delayed\(0) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(15) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(15);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_val_shift_reg\(14) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(14);

-- Location: FF_X4_Y41_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~q\);

-- Location: FF_X4_Y41_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~q\);

-- Location: FF_X4_Y41_N38
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~6_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q\);

-- Location: LABCELL_X4_Y41_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001100110011001000110011001111001100110111001100110011011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_state_status[2]~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_trigger_out_ff~q\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_trigger_out_mode_ff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0_combout\);

-- Location: LABCELL_X4_Y41_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111100000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_trigger_out_mode_ff~q\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|ALT_INV_dffs\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0_combout\);

-- Location: IOOBUF_X40_Y81_N53
\r[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA_Generator|r[0]~2_combout\,
	devoe => ww_devoe,
	o => ww_r(0));

-- Location: IOOBUF_X38_Y81_N2
\r[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA_Generator|r[0]~2_combout\,
	devoe => ww_devoe,
	o => ww_r(1));

-- Location: IOOBUF_X26_Y81_N59
\r[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA_Generator|r[0]~2_combout\,
	devoe => ww_devoe,
	o => ww_r(2));

-- Location: IOOBUF_X38_Y81_N19
\r[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA_Generator|r[0]~2_combout\,
	devoe => ww_devoe,
	o => ww_r(3));

-- Location: IOOBUF_X36_Y81_N36
\r[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA_Generator|r[0]~2_combout\,
	devoe => ww_devoe,
	o => ww_r(4));

-- Location: IOOBUF_X22_Y81_N19
\r[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA_Generator|r[0]~2_combout\,
	devoe => ww_devoe,
	o => ww_r(5));

-- Location: IOOBUF_X22_Y81_N2
\r[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA_Generator|r[0]~2_combout\,
	devoe => ww_devoe,
	o => ww_r(6));

-- Location: IOOBUF_X26_Y81_N42
\r[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA_Generator|r[7]~4_combout\,
	devoe => ww_devoe,
	o => ww_r(7));

-- Location: IOOBUF_X4_Y81_N19
\g[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA_Generator|g[0]~1_combout\,
	devoe => ww_devoe,
	o => ww_g(0));

-- Location: IOOBUF_X4_Y81_N2
\g[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA_Generator|g[0]~1_combout\,
	devoe => ww_devoe,
	o => ww_g(1));

-- Location: IOOBUF_X20_Y81_N19
\g[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA_Generator|g[0]~1_combout\,
	devoe => ww_devoe,
	o => ww_g(2));

-- Location: IOOBUF_X6_Y81_N2
\g[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA_Generator|g[0]~1_combout\,
	devoe => ww_devoe,
	o => ww_g(3));

-- Location: IOOBUF_X10_Y81_N59
\g[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA_Generator|g[0]~1_combout\,
	devoe => ww_devoe,
	o => ww_g(4));

-- Location: IOOBUF_X10_Y81_N42
\g[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA_Generator|g[0]~1_combout\,
	devoe => ww_devoe,
	o => ww_g(5));

-- Location: IOOBUF_X18_Y81_N42
\g[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA_Generator|g[0]~1_combout\,
	devoe => ww_devoe,
	o => ww_g(6));

-- Location: IOOBUF_X18_Y81_N59
\g[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA_Generator|g[7]~2_combout\,
	devoe => ww_devoe,
	o => ww_g(7));

-- Location: IOOBUF_X40_Y81_N36
\b[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA_Generator|b[0]~1_combout\,
	devoe => ww_devoe,
	o => ww_b(0));

-- Location: IOOBUF_X28_Y81_N19
\b[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA_Generator|b[0]~1_combout\,
	devoe => ww_devoe,
	o => ww_b(1));

-- Location: IOOBUF_X20_Y81_N2
\b[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA_Generator|b[0]~1_combout\,
	devoe => ww_devoe,
	o => ww_b(2));

-- Location: IOOBUF_X36_Y81_N19
\b[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA_Generator|b[0]~1_combout\,
	devoe => ww_devoe,
	o => ww_b(3));

-- Location: IOOBUF_X28_Y81_N2
\b[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA_Generator|b[0]~1_combout\,
	devoe => ww_devoe,
	o => ww_b(4));

-- Location: IOOBUF_X36_Y81_N2
\b[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA_Generator|b[0]~1_combout\,
	devoe => ww_devoe,
	o => ww_b(5));

-- Location: IOOBUF_X40_Y81_N19
\b[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA_Generator|b[0]~1_combout\,
	devoe => ww_devoe,
	o => ww_b(6));

-- Location: IOOBUF_X32_Y81_N19
\b[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA_Generator|b[7]~2_combout\,
	devoe => ww_devoe,
	o => ww_b(7));

-- Location: IOOBUF_X36_Y81_N53
\hsync~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA_Generator|VGA|ALT_INV_LessThan8~1_combout\,
	devoe => ww_devoe,
	o => ww_hsync);

-- Location: IOOBUF_X34_Y81_N42
\vsync~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA_Generator|VGA|ALT_INV_LessThan9~1_combout\,
	devoe => ww_devoe,
	o => ww_vsync);

-- Location: IOOBUF_X38_Y81_N36
\clock_vga~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \clock~inputCLKENA0_outclk\,
	devoe => ww_devoe,
	o => ww_clock_vga);

-- Location: IOOBUF_X11_Y0_N2
\altera_reserved_tdo~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \altera_internal_jtag~TDO\,
	devoe => ww_devoe,
	o => ww_altera_reserved_tdo);

-- Location: IOIBUF_X32_Y0_N1
\clock~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clock,
	o => \clock~input_o\);

-- Location: CLKCTRL_G5
\clock~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \clock~input_o\,
	outclk => \clock~inputCLKENA0_outclk\);

-- Location: LABCELL_X9_Y38_N30
\VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita0~sumout\ = SUM(( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))
-- \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita0~COUT\ = CARRY(( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita0~sumout\,
	cout => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita0~COUT\);

-- Location: LABCELL_X9_Y38_N48
\VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita6\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita6~sumout\ = SUM(( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(6) ) + ( GND ) + ( \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita5~COUT\ ))
-- \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita6~COUT\ = CARRY(( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(6) ) + ( GND ) + ( \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita5~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(6),
	cin => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita5~COUT\,
	sumout => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita6~sumout\,
	cout => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita6~COUT\);

-- Location: LABCELL_X9_Y38_N51
\VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita7\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita7~sumout\ = SUM(( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(7) ) + ( GND ) + ( \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita6~COUT\ ))
-- \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita7~COUT\ = CARRY(( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(7) ) + ( GND ) + ( \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita6~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(7),
	cin => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita6~COUT\,
	sumout => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita7~sumout\,
	cout => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita7~COUT\);

-- Location: LABCELL_X9_Y37_N0
\VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita0~sumout\ = SUM(( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))
-- \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita0~COUT\ = CARRY(( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita0~sumout\,
	cout => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita0~COUT\);

-- Location: FF_X9_Y37_N1
\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita0~sumout\,
	sclr => \VGA_Generator|VGA|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(0));

-- Location: FF_X9_Y37_N20
\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita6~sumout\,
	sclr => \VGA_Generator|VGA|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(6));

-- Location: LABCELL_X9_Y37_N3
\VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita1~sumout\ = SUM(( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(1) ) + ( GND ) + ( \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita0~COUT\ ))
-- \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita1~COUT\ = CARRY(( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(1) ) + ( GND ) + ( \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(1),
	cin => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita0~COUT\,
	sumout => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita1~sumout\,
	cout => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita1~COUT\);

-- Location: FF_X9_Y37_N4
\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita1~sumout\,
	sclr => \VGA_Generator|VGA|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(1));

-- Location: LABCELL_X9_Y37_N6
\VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita2~sumout\ = SUM(( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(2) ) + ( GND ) + ( \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita1~COUT\ ))
-- \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita2~COUT\ = CARRY(( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(2) ) + ( GND ) + ( \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(2),
	cin => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita1~COUT\,
	sumout => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita2~sumout\,
	cout => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita2~COUT\);

-- Location: FF_X9_Y37_N7
\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita2~sumout\,
	sclr => \VGA_Generator|VGA|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(2));

-- Location: LABCELL_X9_Y37_N9
\VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita3~sumout\ = SUM(( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(3) ) + ( GND ) + ( \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita2~COUT\ ))
-- \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita3~COUT\ = CARRY(( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(3) ) + ( GND ) + ( \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(3),
	cin => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita2~COUT\,
	sumout => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita3~sumout\,
	cout => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita3~COUT\);

-- Location: FF_X9_Y37_N10
\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita3~sumout\,
	sclr => \VGA_Generator|VGA|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(3));

-- Location: LABCELL_X9_Y37_N12
\VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita4~sumout\ = SUM(( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(4) ) + ( GND ) + ( \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita3~COUT\ ))
-- \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita4~COUT\ = CARRY(( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(4) ) + ( GND ) + ( \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(4),
	cin => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita3~COUT\,
	sumout => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita4~sumout\,
	cout => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita4~COUT\);

-- Location: FF_X9_Y37_N14
\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita4~sumout\,
	sclr => \VGA_Generator|VGA|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(4));

-- Location: LABCELL_X9_Y37_N15
\VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita5~sumout\ = SUM(( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(5) ) + ( GND ) + ( \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita4~COUT\ ))
-- \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita5~COUT\ = CARRY(( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(5) ) + ( GND ) + ( \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(5),
	cin => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita4~COUT\,
	sumout => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita5~sumout\,
	cout => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita5~COUT\);

-- Location: FF_X9_Y37_N17
\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita5~sumout\,
	sclr => \VGA_Generator|VGA|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(5));

-- Location: LABCELL_X9_Y37_N18
\VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita6\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita6~sumout\ = SUM(( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(6) ) + ( GND ) + ( \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita5~COUT\ ))
-- \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita6~COUT\ = CARRY(( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(6) ) + ( GND ) + ( \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita5~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(6),
	cin => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita5~COUT\,
	sumout => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita6~sumout\,
	cout => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita6~COUT\);

-- Location: FF_X9_Y37_N19
\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[6]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita6~sumout\,
	sclr => \VGA_Generator|VGA|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[6]~DUPLICATE_q\);

-- Location: LABCELL_X9_Y37_N21
\VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita7\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita7~sumout\ = SUM(( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(7) ) + ( GND ) + ( \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita6~COUT\ ))
-- \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita7~COUT\ = CARRY(( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(7) ) + ( GND ) + ( \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita6~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(7),
	cin => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita6~COUT\,
	sumout => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita7~sumout\,
	cout => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita7~COUT\);

-- Location: FF_X9_Y37_N23
\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita7~sumout\,
	sclr => \VGA_Generator|VGA|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(7));

-- Location: LABCELL_X9_Y37_N24
\VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita8\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita8~sumout\ = SUM(( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(8) ) + ( GND ) + ( \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita7~COUT\ ))
-- \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita8~COUT\ = CARRY(( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(8) ) + ( GND ) + ( \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita7~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(8),
	cin => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita7~COUT\,
	sumout => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita8~sumout\,
	cout => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita8~COUT\);

-- Location: FF_X9_Y37_N25
\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita8~sumout\,
	sclr => \VGA_Generator|VGA|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(8));

-- Location: LABCELL_X9_Y37_N27
\VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita9\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita9~sumout\ = SUM(( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(9) ) + ( GND ) + ( \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita8~COUT\ ))
-- \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita9~COUT\ = CARRY(( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(9) ) + ( GND ) + ( \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita8~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(9),
	cin => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita8~COUT\,
	sumout => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita9~sumout\,
	cout => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita9~COUT\);

-- Location: FF_X9_Y37_N29
\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita9~sumout\,
	sclr => \VGA_Generator|VGA|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(9));

-- Location: LABCELL_X9_Y37_N45
\VGA_Generator|VGA|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|Equal0~0_combout\ = ( !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(8) & ( (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[6]~DUPLICATE_q\ & !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(9)) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit[6]~DUPLICATE_q\,
	datad => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(9),
	dataf => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(8),
	combout => \VGA_Generator|VGA|Equal0~0_combout\);

-- Location: LABCELL_X9_Y37_N30
\VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita10\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita10~sumout\ = SUM(( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10) ) + ( GND ) + ( \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita9~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(10),
	cin => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita9~COUT\,
	sumout => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita10~sumout\);

-- Location: FF_X9_Y37_N31
\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita10~sumout\,
	sclr => \VGA_Generator|VGA|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10));

-- Location: LABCELL_X9_Y37_N36
\VGA_Generator|VGA|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|Equal0~1_combout\ = ( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10) & ( (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(3) & (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(1) & 
-- (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(7) & \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(3),
	datab => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(1),
	datac => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(7),
	datad => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(2),
	dataf => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(10),
	combout => \VGA_Generator|VGA|Equal0~1_combout\);

-- Location: LABCELL_X9_Y37_N42
\VGA_Generator|VGA|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|Equal0~2_combout\ = ( !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(4) & ( (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(0) & (\VGA_Generator|VGA|Equal0~0_combout\ & 
-- (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(5) & \VGA_Generator|VGA|Equal0~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000000001000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(0),
	datab => \VGA_Generator|VGA|ALT_INV_Equal0~0_combout\,
	datac => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(5),
	datad => \VGA_Generator|VGA|ALT_INV_Equal0~1_combout\,
	dataf => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(4),
	combout => \VGA_Generator|VGA|Equal0~2_combout\);

-- Location: LABCELL_X9_Y38_N27
\VGA_Generator|VGA|counter_y|auto_generated|_~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|counter_y|auto_generated|_~0_combout\ = ( \VGA_Generator|VGA|Equal1~2_combout\ ) # ( !\VGA_Generator|VGA|Equal1~2_combout\ & ( \VGA_Generator|VGA|Equal0~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \VGA_Generator|VGA|ALT_INV_Equal0~2_combout\,
	dataf => \VGA_Generator|VGA|ALT_INV_Equal1~2_combout\,
	combout => \VGA_Generator|VGA|counter_y|auto_generated|_~0_combout\);

-- Location: FF_X9_Y38_N53
\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita7~sumout\,
	sclr => \VGA_Generator|VGA|Equal1~2_combout\,
	ena => \VGA_Generator|VGA|counter_y|auto_generated|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(7));

-- Location: LABCELL_X9_Y38_N54
\VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita8\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita8~sumout\ = SUM(( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(8) ) + ( GND ) + ( \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita7~COUT\ ))
-- \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita8~COUT\ = CARRY(( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(8) ) + ( GND ) + ( \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita7~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(8),
	cin => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita7~COUT\,
	sumout => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita8~sumout\,
	cout => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita8~COUT\);

-- Location: FF_X9_Y38_N55
\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita8~sumout\,
	sclr => \VGA_Generator|VGA|Equal1~2_combout\,
	ena => \VGA_Generator|VGA|counter_y|auto_generated|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(8));

-- Location: LABCELL_X9_Y38_N57
\VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita9\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita9~sumout\ = SUM(( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(9) ) + ( GND ) + ( \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita8~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(9),
	cin => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita8~COUT\,
	sumout => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita9~sumout\);

-- Location: FF_X9_Y38_N58
\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita9~sumout\,
	sclr => \VGA_Generator|VGA|Equal1~2_combout\,
	ena => \VGA_Generator|VGA|counter_y|auto_generated|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(9));

-- Location: LABCELL_X9_Y38_N6
\VGA_Generator|VGA|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|Equal1~0_combout\ = ( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(9) & ( (!\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(5) & (\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(4) & 
-- \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(7))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(5),
	datab => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(4),
	datac => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(7),
	dataf => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(9),
	combout => \VGA_Generator|VGA|Equal1~0_combout\);

-- Location: FF_X9_Y38_N56
\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit[8]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita8~sumout\,
	sclr => \VGA_Generator|VGA|Equal1~2_combout\,
	ena => \VGA_Generator|VGA|counter_y|auto_generated|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit[8]~DUPLICATE_q\);

-- Location: LABCELL_X9_Y38_N3
\VGA_Generator|VGA|Equal1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|Equal1~1_combout\ = ( !\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(1) & ( (!\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit[8]~DUPLICATE_q\ & (\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(0) 
-- & !\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(6))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000000000010100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit[8]~DUPLICATE_q\,
	datac => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(0),
	datad => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(6),
	dataf => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(1),
	combout => \VGA_Generator|VGA|Equal1~1_combout\);

-- Location: LABCELL_X9_Y38_N24
\VGA_Generator|VGA|Equal1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|Equal1~2_combout\ = (!\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(2) & (\VGA_Generator|VGA|Equal1~0_combout\ & (\VGA_Generator|VGA|Equal1~1_combout\ & \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(3))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000000000001000000000000000100000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(2),
	datab => \VGA_Generator|VGA|ALT_INV_Equal1~0_combout\,
	datac => \VGA_Generator|VGA|ALT_INV_Equal1~1_combout\,
	datad => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(3),
	combout => \VGA_Generator|VGA|Equal1~2_combout\);

-- Location: FF_X9_Y38_N32
\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita0~sumout\,
	sclr => \VGA_Generator|VGA|Equal1~2_combout\,
	ena => \VGA_Generator|VGA|counter_y|auto_generated|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(0));

-- Location: LABCELL_X9_Y38_N33
\VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita1~sumout\ = SUM(( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(1) ) + ( GND ) + ( \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita0~COUT\ ))
-- \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita1~COUT\ = CARRY(( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(1) ) + ( GND ) + ( \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(1),
	cin => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita0~COUT\,
	sumout => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita1~sumout\,
	cout => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita1~COUT\);

-- Location: FF_X9_Y38_N35
\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita1~sumout\,
	sclr => \VGA_Generator|VGA|Equal1~2_combout\,
	ena => \VGA_Generator|VGA|counter_y|auto_generated|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(1));

-- Location: LABCELL_X9_Y38_N36
\VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita2~sumout\ = SUM(( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(2) ) + ( GND ) + ( \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita1~COUT\ ))
-- \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita2~COUT\ = CARRY(( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(2) ) + ( GND ) + ( \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(2),
	cin => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita1~COUT\,
	sumout => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita2~sumout\,
	cout => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita2~COUT\);

-- Location: FF_X9_Y38_N38
\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita2~sumout\,
	sclr => \VGA_Generator|VGA|Equal1~2_combout\,
	ena => \VGA_Generator|VGA|counter_y|auto_generated|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(2));

-- Location: LABCELL_X9_Y38_N39
\VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita3~sumout\ = SUM(( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(3) ) + ( GND ) + ( \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita2~COUT\ ))
-- \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita3~COUT\ = CARRY(( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(3) ) + ( GND ) + ( \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(3),
	cin => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita2~COUT\,
	sumout => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita3~sumout\,
	cout => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita3~COUT\);

-- Location: FF_X9_Y38_N40
\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita3~sumout\,
	sclr => \VGA_Generator|VGA|Equal1~2_combout\,
	ena => \VGA_Generator|VGA|counter_y|auto_generated|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(3));

-- Location: LABCELL_X9_Y38_N42
\VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita4~sumout\ = SUM(( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(4) ) + ( GND ) + ( \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita3~COUT\ ))
-- \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita4~COUT\ = CARRY(( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(4) ) + ( GND ) + ( \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(4),
	cin => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita3~COUT\,
	sumout => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita4~sumout\,
	cout => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita4~COUT\);

-- Location: FF_X9_Y38_N44
\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita4~sumout\,
	sclr => \VGA_Generator|VGA|Equal1~2_combout\,
	ena => \VGA_Generator|VGA|counter_y|auto_generated|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(4));

-- Location: LABCELL_X9_Y38_N45
\VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita5~sumout\ = SUM(( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(5) ) + ( GND ) + ( \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita4~COUT\ ))
-- \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita5~COUT\ = CARRY(( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(5) ) + ( GND ) + ( \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(5),
	cin => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita4~COUT\,
	sumout => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita5~sumout\,
	cout => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita5~COUT\);

-- Location: FF_X9_Y38_N46
\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita5~sumout\,
	sclr => \VGA_Generator|VGA|Equal1~2_combout\,
	ena => \VGA_Generator|VGA|counter_y|auto_generated|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(5));

-- Location: FF_X9_Y38_N49
\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita6~sumout\,
	sclr => \VGA_Generator|VGA|Equal1~2_combout\,
	ena => \VGA_Generator|VGA|counter_y|auto_generated|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(6));

-- Location: FF_X9_Y38_N43
\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit[4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita4~sumout\,
	sclr => \VGA_Generator|VGA|Equal1~2_combout\,
	ena => \VGA_Generator|VGA|counter_y|auto_generated|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit[4]~DUPLICATE_q\);

-- Location: FF_X9_Y38_N37
\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita2~sumout\,
	sclr => \VGA_Generator|VGA|Equal1~2_combout\,
	ena => \VGA_Generator|VGA|counter_y|auto_generated|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit[2]~DUPLICATE_q\);

-- Location: FF_X9_Y38_N34
\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita1~sumout\,
	sclr => \VGA_Generator|VGA|Equal1~2_combout\,
	ena => \VGA_Generator|VGA|counter_y|auto_generated|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit[1]~DUPLICATE_q\);

-- Location: FF_X9_Y38_N31
\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita0~sumout\,
	sclr => \VGA_Generator|VGA|Equal1~2_combout\,
	ena => \VGA_Generator|VGA|counter_y|auto_generated|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit[0]~DUPLICATE_q\);

-- Location: LABCELL_X10_Y38_N0
\VGA_Generator|VGA|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|Add0~17_sumout\ = SUM(( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit[0]~DUPLICATE_q\ ) + ( VCC ) + ( !VCC ))
-- \VGA_Generator|VGA|Add0~18\ = CARRY(( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit[0]~DUPLICATE_q\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit[0]~DUPLICATE_q\,
	cin => GND,
	sumout => \VGA_Generator|VGA|Add0~17_sumout\,
	cout => \VGA_Generator|VGA|Add0~18\);

-- Location: LABCELL_X10_Y38_N3
\VGA_Generator|VGA|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|Add0~13_sumout\ = SUM(( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit[1]~DUPLICATE_q\ ) + ( GND ) + ( \VGA_Generator|VGA|Add0~18\ ))
-- \VGA_Generator|VGA|Add0~14\ = CARRY(( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit[1]~DUPLICATE_q\ ) + ( GND ) + ( \VGA_Generator|VGA|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit[1]~DUPLICATE_q\,
	cin => \VGA_Generator|VGA|Add0~18\,
	sumout => \VGA_Generator|VGA|Add0~13_sumout\,
	cout => \VGA_Generator|VGA|Add0~14\);

-- Location: LABCELL_X10_Y38_N6
\VGA_Generator|VGA|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|Add0~9_sumout\ = SUM(( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit[2]~DUPLICATE_q\ ) + ( VCC ) + ( \VGA_Generator|VGA|Add0~14\ ))
-- \VGA_Generator|VGA|Add0~10\ = CARRY(( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit[2]~DUPLICATE_q\ ) + ( VCC ) + ( \VGA_Generator|VGA|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit[2]~DUPLICATE_q\,
	cin => \VGA_Generator|VGA|Add0~14\,
	sumout => \VGA_Generator|VGA|Add0~9_sumout\,
	cout => \VGA_Generator|VGA|Add0~10\);

-- Location: LABCELL_X10_Y38_N9
\VGA_Generator|VGA|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|Add0~5_sumout\ = SUM(( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(3) ) + ( GND ) + ( \VGA_Generator|VGA|Add0~10\ ))
-- \VGA_Generator|VGA|Add0~6\ = CARRY(( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(3) ) + ( GND ) + ( \VGA_Generator|VGA|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(3),
	cin => \VGA_Generator|VGA|Add0~10\,
	sumout => \VGA_Generator|VGA|Add0~5_sumout\,
	cout => \VGA_Generator|VGA|Add0~6\);

-- Location: LABCELL_X10_Y38_N12
\VGA_Generator|VGA|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|Add0~1_sumout\ = SUM(( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit[4]~DUPLICATE_q\ ) + ( VCC ) + ( \VGA_Generator|VGA|Add0~6\ ))
-- \VGA_Generator|VGA|Add0~2\ = CARRY(( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit[4]~DUPLICATE_q\ ) + ( VCC ) + ( \VGA_Generator|VGA|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit[4]~DUPLICATE_q\,
	cin => \VGA_Generator|VGA|Add0~6\,
	sumout => \VGA_Generator|VGA|Add0~1_sumout\,
	cout => \VGA_Generator|VGA|Add0~2\);

-- Location: LABCELL_X10_Y38_N15
\VGA_Generator|VGA|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|Add0~29_sumout\ = SUM(( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(5) ) + ( GND ) + ( \VGA_Generator|VGA|Add0~2\ ))
-- \VGA_Generator|VGA|Add0~30\ = CARRY(( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(5) ) + ( GND ) + ( \VGA_Generator|VGA|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(5),
	cin => \VGA_Generator|VGA|Add0~2\,
	sumout => \VGA_Generator|VGA|Add0~29_sumout\,
	cout => \VGA_Generator|VGA|Add0~30\);

-- Location: LABCELL_X10_Y38_N18
\VGA_Generator|VGA|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|Add0~33_sumout\ = SUM(( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(6) ) + ( VCC ) + ( \VGA_Generator|VGA|Add0~30\ ))
-- \VGA_Generator|VGA|Add0~34\ = CARRY(( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(6) ) + ( VCC ) + ( \VGA_Generator|VGA|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(6),
	cin => \VGA_Generator|VGA|Add0~30\,
	sumout => \VGA_Generator|VGA|Add0~33_sumout\,
	cout => \VGA_Generator|VGA|Add0~34\);

-- Location: FF_X9_Y38_N52
\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit[7]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \VGA_Generator|VGA|counter_y|auto_generated|counter_comb_bita7~sumout\,
	sclr => \VGA_Generator|VGA|Equal1~2_combout\,
	ena => \VGA_Generator|VGA|counter_y|auto_generated|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit[7]~DUPLICATE_q\);

-- Location: LABCELL_X10_Y38_N21
\VGA_Generator|VGA|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|Add0~21_sumout\ = SUM(( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit[7]~DUPLICATE_q\ ) + ( VCC ) + ( \VGA_Generator|VGA|Add0~34\ ))
-- \VGA_Generator|VGA|Add0~22\ = CARRY(( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit[7]~DUPLICATE_q\ ) + ( VCC ) + ( \VGA_Generator|VGA|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit[7]~DUPLICATE_q\,
	cin => \VGA_Generator|VGA|Add0~34\,
	sumout => \VGA_Generator|VGA|Add0~21_sumout\,
	cout => \VGA_Generator|VGA|Add0~22\);

-- Location: LABCELL_X10_Y38_N24
\VGA_Generator|VGA|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|Add0~25_sumout\ = SUM(( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(8) ) + ( VCC ) + ( \VGA_Generator|VGA|Add0~22\ ))
-- \VGA_Generator|VGA|Add0~26\ = CARRY(( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(8) ) + ( VCC ) + ( \VGA_Generator|VGA|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(8),
	cin => \VGA_Generator|VGA|Add0~22\,
	sumout => \VGA_Generator|VGA|Add0~25_sumout\,
	cout => \VGA_Generator|VGA|Add0~26\);

-- Location: LABCELL_X9_Y38_N15
\VGA_Generator|VGA|LessThan1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|LessThan1~0_combout\ = ( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(1) & ( (!\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(2) & !\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(0)) ) ) # ( 
-- !\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(1) & ( !\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010100000101000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(2),
	datac => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(0),
	dataf => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(1),
	combout => \VGA_Generator|VGA|LessThan1~0_combout\);

-- Location: LABCELL_X10_Y38_N54
\VGA_Generator|VGA|LessThan1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|LessThan1~1_combout\ = ( !\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(5) & ( (!\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(6) & (!\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(3) & 
-- !\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit[4]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000101000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(6),
	datac => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(3),
	datad => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit[4]~DUPLICATE_q\,
	dataf => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(5),
	combout => \VGA_Generator|VGA|LessThan1~1_combout\);

-- Location: LABCELL_X9_Y38_N0
\VGA_Generator|VGA|LessThan1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|LessThan1~2_combout\ = ( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(7) & ( (\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(9) & (((!\VGA_Generator|VGA|LessThan1~0_combout\) # 
-- (!\VGA_Generator|VGA|LessThan1~1_combout\)) # (\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit[8]~DUPLICATE_q\))) ) ) # ( !\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(7) & ( 
-- (\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit[8]~DUPLICATE_q\ & \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(9)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100001111000011010000111100001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit[8]~DUPLICATE_q\,
	datab => \VGA_Generator|VGA|ALT_INV_LessThan1~0_combout\,
	datac => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(9),
	datad => \VGA_Generator|VGA|ALT_INV_LessThan1~1_combout\,
	dataf => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(7),
	combout => \VGA_Generator|VGA|LessThan1~2_combout\);

-- Location: LABCELL_X9_Y38_N12
\VGA_Generator|VGA|LessThan9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|LessThan9~0_combout\ = ( !\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(9) & ( (!\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(6) & (!\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(7) & 
-- !\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit[8]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(6),
	datac => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(7),
	datad => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit[8]~DUPLICATE_q\,
	dataf => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(9),
	combout => \VGA_Generator|VGA|LessThan9~0_combout\);

-- Location: LABCELL_X9_Y38_N9
\VGA_Generator|VGA|LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|LessThan0~0_combout\ = ( \VGA_Generator|VGA|LessThan9~0_combout\ & ( (!\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(5)) # ((!\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(4) & 
-- ((!\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(3)) # (\VGA_Generator|VGA|LessThan1~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011101110101011101110111010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(5),
	datab => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(4),
	datac => \VGA_Generator|VGA|ALT_INV_LessThan1~0_combout\,
	datad => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(3),
	dataf => \VGA_Generator|VGA|ALT_INV_LessThan9~0_combout\,
	combout => \VGA_Generator|VGA|LessThan0~0_combout\);

-- Location: LABCELL_X11_Y38_N24
\VGA_Generator|VGA|blanking~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|blanking~0_combout\ = ( !\VGA_Generator|VGA|LessThan1~2_combout\ & ( !\VGA_Generator|VGA|LessThan0~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \VGA_Generator|VGA|ALT_INV_LessThan1~2_combout\,
	dataf => \VGA_Generator|VGA|ALT_INV_LessThan0~0_combout\,
	combout => \VGA_Generator|VGA|blanking~0_combout\);

-- Location: LABCELL_X10_Y40_N48
\VGA_Generator|LessThan9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|LessThan9~0_combout\ = ( !\VGA_Generator|VGA|Add0~21_sumout\ & ( \VGA_Generator|VGA|blanking~0_combout\ & ( (!\VGA_Generator|VGA|Add0~33_sumout\ & (!\VGA_Generator|VGA|Add0~1_sumout\ & (!\VGA_Generator|VGA|Add0~25_sumout\ & 
-- !\VGA_Generator|VGA|Add0~29_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_Add0~33_sumout\,
	datab => \VGA_Generator|VGA|ALT_INV_Add0~1_sumout\,
	datac => \VGA_Generator|VGA|ALT_INV_Add0~25_sumout\,
	datad => \VGA_Generator|VGA|ALT_INV_Add0~29_sumout\,
	datae => \VGA_Generator|VGA|ALT_INV_Add0~21_sumout\,
	dataf => \VGA_Generator|VGA|ALT_INV_blanking~0_combout\,
	combout => \VGA_Generator|LessThan9~0_combout\);

-- Location: LABCELL_X10_Y38_N27
\VGA_Generator|VGA|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|Add0~37_sumout\ = SUM(( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(9) ) + ( VCC ) + ( \VGA_Generator|VGA|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(9),
	cin => \VGA_Generator|VGA|Add0~26\,
	sumout => \VGA_Generator|VGA|Add0~37_sumout\);

-- Location: FF_X9_Y37_N13
\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita4~sumout\,
	sclr => \VGA_Generator|VGA|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[4]~DUPLICATE_q\);

-- Location: FF_X9_Y37_N16
\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita5~sumout\,
	sclr => \VGA_Generator|VGA|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[5]~DUPLICATE_q\);

-- Location: FF_X9_Y37_N28
\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[9]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita9~sumout\,
	sclr => \VGA_Generator|VGA|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[9]~DUPLICATE_q\);

-- Location: FF_X9_Y37_N22
\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[7]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \VGA_Generator|VGA|counter_x|auto_generated|counter_comb_bita7~sumout\,
	sclr => \VGA_Generator|VGA|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[7]~DUPLICATE_q\);

-- Location: LABCELL_X10_Y37_N24
\VGA_Generator|VGA|column[4]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|column[4]~0_combout\ = ( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[7]~DUPLICATE_q\ & ( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(8) & ( 
-- (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[9]~DUPLICATE_q\) # ((!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[6]~DUPLICATE_q\) # ((!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[4]~DUPLICATE_q\ & 
-- !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[5]~DUPLICATE_q\))) ) ) ) # ( !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[7]~DUPLICATE_q\ & ( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(8) ) ) # ( 
-- \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[7]~DUPLICATE_q\ & ( !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(8) & ( (((\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[4]~DUPLICATE_q\ & 
-- \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[5]~DUPLICATE_q\)) # (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[6]~DUPLICATE_q\)) # (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[9]~DUPLICATE_q\) ) ) ) # ( 
-- !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[7]~DUPLICATE_q\ & ( !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(8) & ( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[9]~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000111111111111111111111111111111111111111111000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit[4]~DUPLICATE_q\,
	datab => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit[5]~DUPLICATE_q\,
	datac => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit[9]~DUPLICATE_q\,
	datad => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit[6]~DUPLICATE_q\,
	datae => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit[7]~DUPLICATE_q\,
	dataf => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(8),
	combout => \VGA_Generator|VGA|column[4]~0_combout\);

-- Location: LABCELL_X10_Y37_N3
\VGA_Generator|VGA|LessThan2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|LessThan2~0_combout\ = ( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[7]~DUPLICATE_q\ & ( !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(8) & ( 
-- (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[6]~DUPLICATE_q\ & ((!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[4]~DUPLICATE_q\) # (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[5]~DUPLICATE_q\))) ) ) ) # ( 
-- !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[7]~DUPLICATE_q\ & ( !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(8) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111110010001100100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit[4]~DUPLICATE_q\,
	datab => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit[6]~DUPLICATE_q\,
	datac => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit[5]~DUPLICATE_q\,
	datae => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit[7]~DUPLICATE_q\,
	dataf => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(8),
	combout => \VGA_Generator|VGA|LessThan2~0_combout\);

-- Location: LABCELL_X9_Y39_N57
\VGA_Generator|VGA|column[9]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|column[9]~6_combout\ = ( \VGA_Generator|VGA|LessThan2~0_combout\ & ( (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10) & (\VGA_Generator|VGA|column[4]~0_combout\ & 
-- \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[9]~DUPLICATE_q\)) ) ) # ( !\VGA_Generator|VGA|LessThan2~0_combout\ & ( (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10) & (\VGA_Generator|VGA|column[4]~0_combout\ & 
-- !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[9]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000000011000000000000000000000011000000000000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(10),
	datac => \VGA_Generator|VGA|ALT_INV_column[4]~0_combout\,
	datad => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit[9]~DUPLICATE_q\,
	dataf => \VGA_Generator|VGA|ALT_INV_LessThan2~0_combout\,
	combout => \VGA_Generator|VGA|column[9]~6_combout\);

-- Location: MLABCELL_X8_Y37_N9
\VGA_Generator|VGA|column[4]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|column[4]~3_combout\ = ( \VGA_Generator|VGA|column[4]~0_combout\ & ( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10) ) ) # ( !\VGA_Generator|VGA|column[4]~0_combout\ & ( 
-- \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10) ) ) # ( !\VGA_Generator|VGA|column[4]~0_combout\ & ( !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \VGA_Generator|VGA|ALT_INV_column[4]~0_combout\,
	dataf => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(10),
	combout => \VGA_Generator|VGA|column[4]~3_combout\);

-- Location: LABCELL_X9_Y37_N39
\VGA_Generator|VGA|Add1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|Add1~2_combout\ = ( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(4) & ( !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[6]~DUPLICATE_q\ $ (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(5)) ) 
-- ) # ( !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(4) & ( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[6]~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit[6]~DUPLICATE_q\,
	datad => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(5),
	dataf => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(4),
	combout => \VGA_Generator|VGA|Add1~2_combout\);

-- Location: MLABCELL_X8_Y36_N3
\VGA_Generator|VGA|column[6]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|column[6]~8_combout\ = ( !\VGA_Generator|VGA|Add1~2_combout\ & ( !\VGA_Generator|VGA|column[4]~3_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA_Generator|VGA|ALT_INV_column[4]~3_combout\,
	dataf => \VGA_Generator|VGA|ALT_INV_Add1~2_combout\,
	combout => \VGA_Generator|VGA|column[6]~8_combout\);

-- Location: LABCELL_X9_Y37_N57
\VGA_Generator|VGA|column[8]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|column[8]~10_combout\ = ( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(7) & ( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(8) & ( (((\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(4) & 
-- \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[5]~DUPLICATE_q\)) # (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(6))) # (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10)) ) ) ) # ( 
-- !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(7) & ( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(8) & ( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10) ) ) ) # ( 
-- \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(7) & ( !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(8) & ( ((!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(6) & 
-- ((!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(4)) # (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[5]~DUPLICATE_q\)))) # (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10)) ) ) ) # ( 
-- !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(7) & ( !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(8) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111010101010101010101010101010101011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(10),
	datab => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(4),
	datac => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit[5]~DUPLICATE_q\,
	datad => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(6),
	datae => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(7),
	dataf => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(8),
	combout => \VGA_Generator|VGA|column[8]~10_combout\);

-- Location: LABCELL_X10_Y37_N6
\VGA_Generator|VGA|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|Add1~1_combout\ = ( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[6]~DUPLICATE_q\ & ( !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[7]~DUPLICATE_q\ ) ) # ( 
-- !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[6]~DUPLICATE_q\ & ( !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[7]~DUPLICATE_q\ $ (((!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[4]~DUPLICATE_q\) # 
-- (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[5]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111000011110000111100001111011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit[4]~DUPLICATE_q\,
	datab => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit[5]~DUPLICATE_q\,
	datac => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit[7]~DUPLICATE_q\,
	dataf => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit[6]~DUPLICATE_q\,
	combout => \VGA_Generator|VGA|Add1~1_combout\);

-- Location: MLABCELL_X8_Y37_N51
\VGA_Generator|VGA|column[7]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|column[7]~7_combout\ = ( \VGA_Generator|VGA|Add1~1_combout\ & ( !\VGA_Generator|VGA|column[4]~3_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \VGA_Generator|VGA|ALT_INV_column[4]~3_combout\,
	dataf => \VGA_Generator|VGA|ALT_INV_Add1~1_combout\,
	combout => \VGA_Generator|VGA|column[7]~7_combout\);

-- Location: MLABCELL_X8_Y37_N18
\rtl~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~48_combout\ = ( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[4]~DUPLICATE_q\ & ( (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10) & (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(5) & 
-- \VGA_Generator|VGA|column[4]~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010100000000000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(10),
	datac => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(5),
	datad => \VGA_Generator|VGA|ALT_INV_column[4]~0_combout\,
	dataf => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit[4]~DUPLICATE_q\,
	combout => \rtl~48_combout\);

-- Location: LABCELL_X11_Y37_N33
\VGA_Generator|Output_RGB~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Output_RGB~0_combout\ = ( \rtl~48_combout\ & ( (!\VGA_Generator|VGA|column[9]~6_combout\ & (\VGA_Generator|VGA|column[8]~10_combout\ & ((\VGA_Generator|VGA|column[7]~7_combout\) # (\VGA_Generator|VGA|column[6]~8_combout\)))) # 
-- (\VGA_Generator|VGA|column[9]~6_combout\ & (!\VGA_Generator|VGA|column[6]~8_combout\ & (!\VGA_Generator|VGA|column[8]~10_combout\ & !\VGA_Generator|VGA|column[7]~7_combout\))) ) ) # ( !\rtl~48_combout\ & ( (!\VGA_Generator|VGA|column[9]~6_combout\ & 
-- \VGA_Generator|VGA|column[8]~10_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001000010000010100100001000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[9]~6_combout\,
	datab => \VGA_Generator|VGA|ALT_INV_column[6]~8_combout\,
	datac => \VGA_Generator|VGA|ALT_INV_column[8]~10_combout\,
	datad => \VGA_Generator|VGA|ALT_INV_column[7]~7_combout\,
	dataf => \ALT_INV_rtl~48_combout\,
	combout => \VGA_Generator|Output_RGB~0_combout\);

-- Location: LABCELL_X10_Y40_N12
\VGA_Generator|LessThan4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|LessThan4~0_combout\ = ( !\VGA_Generator|VGA|Add0~33_sumout\ & ( \VGA_Generator|VGA|Add0~37_sumout\ & ( (!\VGA_Generator|VGA|Add0~25_sumout\ & (!\VGA_Generator|VGA|Add0~29_sumout\ & (!\VGA_Generator|VGA|Add0~21_sumout\ & 
-- \VGA_Generator|VGA|blanking~0_combout\))) ) ) ) # ( \VGA_Generator|VGA|Add0~33_sumout\ & ( !\VGA_Generator|VGA|Add0~37_sumout\ & ( \VGA_Generator|VGA|blanking~0_combout\ ) ) ) # ( !\VGA_Generator|VGA|Add0~33_sumout\ & ( !\VGA_Generator|VGA|Add0~37_sumout\ 
-- & ( \VGA_Generator|VGA|blanking~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000100000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_Add0~25_sumout\,
	datab => \VGA_Generator|VGA|ALT_INV_Add0~29_sumout\,
	datac => \VGA_Generator|VGA|ALT_INV_Add0~21_sumout\,
	datad => \VGA_Generator|VGA|ALT_INV_blanking~0_combout\,
	datae => \VGA_Generator|VGA|ALT_INV_Add0~33_sumout\,
	dataf => \VGA_Generator|VGA|ALT_INV_Add0~37_sumout\,
	combout => \VGA_Generator|LessThan4~0_combout\);

-- Location: LABCELL_X9_Y39_N48
\VGA_Generator|Output_RGB~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Output_RGB~1_combout\ = ( \VGA_Generator|Output_RGB~0_combout\ & ( \VGA_Generator|LessThan4~0_combout\ ) ) # ( !\VGA_Generator|Output_RGB~0_combout\ & ( \VGA_Generator|LessThan4~0_combout\ & ( (\VGA_Generator|LessThan9~0_combout\ & 
-- (\VGA_Generator|VGA|blanking~0_combout\ & !\VGA_Generator|VGA|Add0~37_sumout\)) ) ) ) # ( \VGA_Generator|Output_RGB~0_combout\ & ( !\VGA_Generator|LessThan4~0_combout\ & ( (\VGA_Generator|LessThan9~0_combout\ & (\VGA_Generator|VGA|blanking~0_combout\ & 
-- !\VGA_Generator|VGA|Add0~37_sumout\)) ) ) ) # ( !\VGA_Generator|Output_RGB~0_combout\ & ( !\VGA_Generator|LessThan4~0_combout\ & ( (\VGA_Generator|LessThan9~0_combout\ & (\VGA_Generator|VGA|blanking~0_combout\ & !\VGA_Generator|VGA|Add0~37_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000000000110000000000000011000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \VGA_Generator|ALT_INV_LessThan9~0_combout\,
	datac => \VGA_Generator|VGA|ALT_INV_blanking~0_combout\,
	datad => \VGA_Generator|VGA|ALT_INV_Add0~37_sumout\,
	datae => \VGA_Generator|ALT_INV_Output_RGB~0_combout\,
	dataf => \VGA_Generator|ALT_INV_LessThan4~0_combout\,
	combout => \VGA_Generator|Output_RGB~1_combout\);

-- Location: LABCELL_X9_Y37_N48
\VGA_Generator|VGA|LessThan3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|LessThan3~0_combout\ = ( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(8) & ( (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(6) & (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(7) & 
-- ((\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(5)) # (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(4))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000001010000000100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(6),
	datab => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(4),
	datac => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(7),
	datad => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(5),
	dataf => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(8),
	combout => \VGA_Generator|VGA|LessThan3~0_combout\);

-- Location: LABCELL_X9_Y39_N42
\VGA_Generator|VGA|blanking~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|blanking~1_combout\ = ( !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10) & ( (\VGA_Generator|VGA|blanking~0_combout\ & ((!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[9]~DUPLICATE_q\ & 
-- (!\VGA_Generator|VGA|LessThan2~0_combout\)) # (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[9]~DUPLICATE_q\ & ((!\VGA_Generator|VGA|LessThan3~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010101000000010001010100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_blanking~0_combout\,
	datab => \VGA_Generator|VGA|ALT_INV_LessThan2~0_combout\,
	datac => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit[9]~DUPLICATE_q\,
	datad => \VGA_Generator|VGA|ALT_INV_LessThan3~0_combout\,
	dataf => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(10),
	combout => \VGA_Generator|VGA|blanking~1_combout\);

-- Location: IOIBUF_X40_Y0_N1
\paddle_right_n~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_paddle_right_n,
	o => \paddle_right_n~input_o\);

-- Location: LABCELL_X13_Y36_N0
\Add32~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add32~25_sumout\ = SUM(( paddle_col(0) ) + ( VCC ) + ( !VCC ))
-- \Add32~26\ = CARRY(( paddle_col(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_paddle_col(0),
	cin => GND,
	sumout => \Add32~25_sumout\,
	cout => \Add32~26\);

-- Location: LABCELL_X23_Y37_N30
\counter_paddle|auto_generated|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_paddle|auto_generated|counter_comb_bita0~sumout\ = SUM(( \counter_paddle|auto_generated|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))
-- \counter_paddle|auto_generated|counter_comb_bita0~COUT\ = CARRY(( \counter_paddle|auto_generated|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \counter_paddle|auto_generated|counter_comb_bita0~sumout\,
	cout => \counter_paddle|auto_generated|counter_comb_bita0~COUT\);

-- Location: FF_X23_Y37_N32
\counter_paddle|auto_generated|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_paddle|auto_generated|counter_comb_bita0~sumout\,
	sclr => \Equal12~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_paddle|auto_generated|counter_reg_bit\(0));

-- Location: LABCELL_X23_Y37_N33
\counter_paddle|auto_generated|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_paddle|auto_generated|counter_comb_bita1~sumout\ = SUM(( \counter_paddle|auto_generated|counter_reg_bit\(1) ) + ( GND ) + ( \counter_paddle|auto_generated|counter_comb_bita0~COUT\ ))
-- \counter_paddle|auto_generated|counter_comb_bita1~COUT\ = CARRY(( \counter_paddle|auto_generated|counter_reg_bit\(1) ) + ( GND ) + ( \counter_paddle|auto_generated|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(1),
	cin => \counter_paddle|auto_generated|counter_comb_bita0~COUT\,
	sumout => \counter_paddle|auto_generated|counter_comb_bita1~sumout\,
	cout => \counter_paddle|auto_generated|counter_comb_bita1~COUT\);

-- Location: FF_X23_Y37_N35
\counter_paddle|auto_generated|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_paddle|auto_generated|counter_comb_bita1~sumout\,
	sclr => \Equal12~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_paddle|auto_generated|counter_reg_bit\(1));

-- Location: LABCELL_X23_Y37_N36
\counter_paddle|auto_generated|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_paddle|auto_generated|counter_comb_bita2~sumout\ = SUM(( \counter_paddle|auto_generated|counter_reg_bit\(2) ) + ( GND ) + ( \counter_paddle|auto_generated|counter_comb_bita1~COUT\ ))
-- \counter_paddle|auto_generated|counter_comb_bita2~COUT\ = CARRY(( \counter_paddle|auto_generated|counter_reg_bit\(2) ) + ( GND ) + ( \counter_paddle|auto_generated|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(2),
	cin => \counter_paddle|auto_generated|counter_comb_bita1~COUT\,
	sumout => \counter_paddle|auto_generated|counter_comb_bita2~sumout\,
	cout => \counter_paddle|auto_generated|counter_comb_bita2~COUT\);

-- Location: FF_X23_Y37_N38
\counter_paddle|auto_generated|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_paddle|auto_generated|counter_comb_bita2~sumout\,
	sclr => \Equal12~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_paddle|auto_generated|counter_reg_bit\(2));

-- Location: LABCELL_X23_Y37_N39
\counter_paddle|auto_generated|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_paddle|auto_generated|counter_comb_bita3~sumout\ = SUM(( \counter_paddle|auto_generated|counter_reg_bit\(3) ) + ( GND ) + ( \counter_paddle|auto_generated|counter_comb_bita2~COUT\ ))
-- \counter_paddle|auto_generated|counter_comb_bita3~COUT\ = CARRY(( \counter_paddle|auto_generated|counter_reg_bit\(3) ) + ( GND ) + ( \counter_paddle|auto_generated|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(3),
	cin => \counter_paddle|auto_generated|counter_comb_bita2~COUT\,
	sumout => \counter_paddle|auto_generated|counter_comb_bita3~sumout\,
	cout => \counter_paddle|auto_generated|counter_comb_bita3~COUT\);

-- Location: FF_X23_Y37_N41
\counter_paddle|auto_generated|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_paddle|auto_generated|counter_comb_bita3~sumout\,
	sclr => \Equal12~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_paddle|auto_generated|counter_reg_bit\(3));

-- Location: LABCELL_X23_Y37_N42
\counter_paddle|auto_generated|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_paddle|auto_generated|counter_comb_bita4~sumout\ = SUM(( \counter_paddle|auto_generated|counter_reg_bit\(4) ) + ( GND ) + ( \counter_paddle|auto_generated|counter_comb_bita3~COUT\ ))
-- \counter_paddle|auto_generated|counter_comb_bita4~COUT\ = CARRY(( \counter_paddle|auto_generated|counter_reg_bit\(4) ) + ( GND ) + ( \counter_paddle|auto_generated|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(4),
	cin => \counter_paddle|auto_generated|counter_comb_bita3~COUT\,
	sumout => \counter_paddle|auto_generated|counter_comb_bita4~sumout\,
	cout => \counter_paddle|auto_generated|counter_comb_bita4~COUT\);

-- Location: FF_X23_Y37_N44
\counter_paddle|auto_generated|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_paddle|auto_generated|counter_comb_bita4~sumout\,
	sclr => \Equal12~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_paddle|auto_generated|counter_reg_bit\(4));

-- Location: LABCELL_X23_Y37_N45
\counter_paddle|auto_generated|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_paddle|auto_generated|counter_comb_bita5~sumout\ = SUM(( \counter_paddle|auto_generated|counter_reg_bit\(5) ) + ( GND ) + ( \counter_paddle|auto_generated|counter_comb_bita4~COUT\ ))
-- \counter_paddle|auto_generated|counter_comb_bita5~COUT\ = CARRY(( \counter_paddle|auto_generated|counter_reg_bit\(5) ) + ( GND ) + ( \counter_paddle|auto_generated|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(5),
	cin => \counter_paddle|auto_generated|counter_comb_bita4~COUT\,
	sumout => \counter_paddle|auto_generated|counter_comb_bita5~sumout\,
	cout => \counter_paddle|auto_generated|counter_comb_bita5~COUT\);

-- Location: FF_X23_Y37_N47
\counter_paddle|auto_generated|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_paddle|auto_generated|counter_comb_bita5~sumout\,
	sclr => \Equal12~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_paddle|auto_generated|counter_reg_bit\(5));

-- Location: LABCELL_X23_Y37_N48
\counter_paddle|auto_generated|counter_comb_bita6\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_paddle|auto_generated|counter_comb_bita6~sumout\ = SUM(( \counter_paddle|auto_generated|counter_reg_bit\(6) ) + ( GND ) + ( \counter_paddle|auto_generated|counter_comb_bita5~COUT\ ))
-- \counter_paddle|auto_generated|counter_comb_bita6~COUT\ = CARRY(( \counter_paddle|auto_generated|counter_reg_bit\(6) ) + ( GND ) + ( \counter_paddle|auto_generated|counter_comb_bita5~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(6),
	cin => \counter_paddle|auto_generated|counter_comb_bita5~COUT\,
	sumout => \counter_paddle|auto_generated|counter_comb_bita6~sumout\,
	cout => \counter_paddle|auto_generated|counter_comb_bita6~COUT\);

-- Location: FF_X23_Y37_N50
\counter_paddle|auto_generated|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_paddle|auto_generated|counter_comb_bita6~sumout\,
	sclr => \Equal12~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_paddle|auto_generated|counter_reg_bit\(6));

-- Location: LABCELL_X23_Y37_N51
\counter_paddle|auto_generated|counter_comb_bita7\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_paddle|auto_generated|counter_comb_bita7~sumout\ = SUM(( \counter_paddle|auto_generated|counter_reg_bit\(7) ) + ( GND ) + ( \counter_paddle|auto_generated|counter_comb_bita6~COUT\ ))
-- \counter_paddle|auto_generated|counter_comb_bita7~COUT\ = CARRY(( \counter_paddle|auto_generated|counter_reg_bit\(7) ) + ( GND ) + ( \counter_paddle|auto_generated|counter_comb_bita6~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(7),
	cin => \counter_paddle|auto_generated|counter_comb_bita6~COUT\,
	sumout => \counter_paddle|auto_generated|counter_comb_bita7~sumout\,
	cout => \counter_paddle|auto_generated|counter_comb_bita7~COUT\);

-- Location: FF_X23_Y37_N53
\counter_paddle|auto_generated|counter_reg_bit[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_paddle|auto_generated|counter_comb_bita7~sumout\,
	sclr => \Equal12~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_paddle|auto_generated|counter_reg_bit\(7));

-- Location: LABCELL_X23_Y37_N54
\counter_paddle|auto_generated|counter_comb_bita8\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_paddle|auto_generated|counter_comb_bita8~sumout\ = SUM(( \counter_paddle|auto_generated|counter_reg_bit\(8) ) + ( GND ) + ( \counter_paddle|auto_generated|counter_comb_bita7~COUT\ ))
-- \counter_paddle|auto_generated|counter_comb_bita8~COUT\ = CARRY(( \counter_paddle|auto_generated|counter_reg_bit\(8) ) + ( GND ) + ( \counter_paddle|auto_generated|counter_comb_bita7~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(8),
	cin => \counter_paddle|auto_generated|counter_comb_bita7~COUT\,
	sumout => \counter_paddle|auto_generated|counter_comb_bita8~sumout\,
	cout => \counter_paddle|auto_generated|counter_comb_bita8~COUT\);

-- Location: FF_X23_Y37_N56
\counter_paddle|auto_generated|counter_reg_bit[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_paddle|auto_generated|counter_comb_bita8~sumout\,
	sclr => \Equal12~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_paddle|auto_generated|counter_reg_bit\(8));

-- Location: LABCELL_X23_Y37_N57
\counter_paddle|auto_generated|counter_comb_bita9\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_paddle|auto_generated|counter_comb_bita9~sumout\ = SUM(( \counter_paddle|auto_generated|counter_reg_bit\(9) ) + ( GND ) + ( \counter_paddle|auto_generated|counter_comb_bita8~COUT\ ))
-- \counter_paddle|auto_generated|counter_comb_bita9~COUT\ = CARRY(( \counter_paddle|auto_generated|counter_reg_bit\(9) ) + ( GND ) + ( \counter_paddle|auto_generated|counter_comb_bita8~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(9),
	cin => \counter_paddle|auto_generated|counter_comb_bita8~COUT\,
	sumout => \counter_paddle|auto_generated|counter_comb_bita9~sumout\,
	cout => \counter_paddle|auto_generated|counter_comb_bita9~COUT\);

-- Location: FF_X23_Y37_N58
\counter_paddle|auto_generated|counter_reg_bit[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_paddle|auto_generated|counter_comb_bita9~sumout\,
	sclr => \Equal12~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_paddle|auto_generated|counter_reg_bit\(9));

-- Location: LABCELL_X23_Y36_N0
\counter_paddle|auto_generated|counter_comb_bita10\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_paddle|auto_generated|counter_comb_bita10~sumout\ = SUM(( \counter_paddle|auto_generated|counter_reg_bit\(10) ) + ( GND ) + ( \counter_paddle|auto_generated|counter_comb_bita9~COUT\ ))
-- \counter_paddle|auto_generated|counter_comb_bita10~COUT\ = CARRY(( \counter_paddle|auto_generated|counter_reg_bit\(10) ) + ( GND ) + ( \counter_paddle|auto_generated|counter_comb_bita9~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(10),
	cin => \counter_paddle|auto_generated|counter_comb_bita9~COUT\,
	sumout => \counter_paddle|auto_generated|counter_comb_bita10~sumout\,
	cout => \counter_paddle|auto_generated|counter_comb_bita10~COUT\);

-- Location: FF_X23_Y36_N1
\counter_paddle|auto_generated|counter_reg_bit[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_paddle|auto_generated|counter_comb_bita10~sumout\,
	sclr => \Equal12~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_paddle|auto_generated|counter_reg_bit\(10));

-- Location: LABCELL_X23_Y36_N3
\counter_paddle|auto_generated|counter_comb_bita11\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_paddle|auto_generated|counter_comb_bita11~sumout\ = SUM(( \counter_paddle|auto_generated|counter_reg_bit\(11) ) + ( GND ) + ( \counter_paddle|auto_generated|counter_comb_bita10~COUT\ ))
-- \counter_paddle|auto_generated|counter_comb_bita11~COUT\ = CARRY(( \counter_paddle|auto_generated|counter_reg_bit\(11) ) + ( GND ) + ( \counter_paddle|auto_generated|counter_comb_bita10~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(11),
	cin => \counter_paddle|auto_generated|counter_comb_bita10~COUT\,
	sumout => \counter_paddle|auto_generated|counter_comb_bita11~sumout\,
	cout => \counter_paddle|auto_generated|counter_comb_bita11~COUT\);

-- Location: FF_X23_Y36_N5
\counter_paddle|auto_generated|counter_reg_bit[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_paddle|auto_generated|counter_comb_bita11~sumout\,
	sclr => \Equal12~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_paddle|auto_generated|counter_reg_bit\(11));

-- Location: LABCELL_X23_Y36_N6
\counter_paddle|auto_generated|counter_comb_bita12\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_paddle|auto_generated|counter_comb_bita12~sumout\ = SUM(( \counter_paddle|auto_generated|counter_reg_bit\(12) ) + ( GND ) + ( \counter_paddle|auto_generated|counter_comb_bita11~COUT\ ))
-- \counter_paddle|auto_generated|counter_comb_bita12~COUT\ = CARRY(( \counter_paddle|auto_generated|counter_reg_bit\(12) ) + ( GND ) + ( \counter_paddle|auto_generated|counter_comb_bita11~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(12),
	cin => \counter_paddle|auto_generated|counter_comb_bita11~COUT\,
	sumout => \counter_paddle|auto_generated|counter_comb_bita12~sumout\,
	cout => \counter_paddle|auto_generated|counter_comb_bita12~COUT\);

-- Location: FF_X23_Y36_N8
\counter_paddle|auto_generated|counter_reg_bit[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_paddle|auto_generated|counter_comb_bita12~sumout\,
	sclr => \Equal12~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_paddle|auto_generated|counter_reg_bit\(12));

-- Location: LABCELL_X23_Y36_N9
\counter_paddle|auto_generated|counter_comb_bita13\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_paddle|auto_generated|counter_comb_bita13~sumout\ = SUM(( \counter_paddle|auto_generated|counter_reg_bit\(13) ) + ( GND ) + ( \counter_paddle|auto_generated|counter_comb_bita12~COUT\ ))
-- \counter_paddle|auto_generated|counter_comb_bita13~COUT\ = CARRY(( \counter_paddle|auto_generated|counter_reg_bit\(13) ) + ( GND ) + ( \counter_paddle|auto_generated|counter_comb_bita12~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(13),
	cin => \counter_paddle|auto_generated|counter_comb_bita12~COUT\,
	sumout => \counter_paddle|auto_generated|counter_comb_bita13~sumout\,
	cout => \counter_paddle|auto_generated|counter_comb_bita13~COUT\);

-- Location: FF_X23_Y36_N10
\counter_paddle|auto_generated|counter_reg_bit[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_paddle|auto_generated|counter_comb_bita13~sumout\,
	sclr => \Equal12~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_paddle|auto_generated|counter_reg_bit\(13));

-- Location: LABCELL_X23_Y37_N0
\Equal12~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal12~1_combout\ = ( \counter_paddle|auto_generated|counter_reg_bit\(8) & ( \counter_paddle|auto_generated|counter_reg_bit\(9) & ( (!\counter_paddle|auto_generated|counter_reg_bit\(10) & (\counter_paddle|auto_generated|counter_reg_bit\(11) & 
-- (\counter_paddle|auto_generated|counter_reg_bit\(13) & !\counter_paddle|auto_generated|counter_reg_bit\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(10),
	datab => \counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(11),
	datac => \counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(13),
	datad => \counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(12),
	datae => \counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(8),
	dataf => \counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(9),
	combout => \Equal12~1_combout\);

-- Location: LABCELL_X23_Y36_N12
\counter_paddle|auto_generated|counter_comb_bita14\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_paddle|auto_generated|counter_comb_bita14~sumout\ = SUM(( \counter_paddle|auto_generated|counter_reg_bit\(14) ) + ( GND ) + ( \counter_paddle|auto_generated|counter_comb_bita13~COUT\ ))
-- \counter_paddle|auto_generated|counter_comb_bita14~COUT\ = CARRY(( \counter_paddle|auto_generated|counter_reg_bit\(14) ) + ( GND ) + ( \counter_paddle|auto_generated|counter_comb_bita13~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(14),
	cin => \counter_paddle|auto_generated|counter_comb_bita13~COUT\,
	sumout => \counter_paddle|auto_generated|counter_comb_bita14~sumout\,
	cout => \counter_paddle|auto_generated|counter_comb_bita14~COUT\);

-- Location: FF_X23_Y36_N14
\counter_paddle|auto_generated|counter_reg_bit[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_paddle|auto_generated|counter_comb_bita14~sumout\,
	sclr => \Equal12~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_paddle|auto_generated|counter_reg_bit\(14));

-- Location: LABCELL_X23_Y36_N15
\counter_paddle|auto_generated|counter_comb_bita15\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_paddle|auto_generated|counter_comb_bita15~sumout\ = SUM(( \counter_paddle|auto_generated|counter_reg_bit\(15) ) + ( GND ) + ( \counter_paddle|auto_generated|counter_comb_bita14~COUT\ ))
-- \counter_paddle|auto_generated|counter_comb_bita15~COUT\ = CARRY(( \counter_paddle|auto_generated|counter_reg_bit\(15) ) + ( GND ) + ( \counter_paddle|auto_generated|counter_comb_bita14~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(15),
	cin => \counter_paddle|auto_generated|counter_comb_bita14~COUT\,
	sumout => \counter_paddle|auto_generated|counter_comb_bita15~sumout\,
	cout => \counter_paddle|auto_generated|counter_comb_bita15~COUT\);

-- Location: FF_X23_Y36_N17
\counter_paddle|auto_generated|counter_reg_bit[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_paddle|auto_generated|counter_comb_bita15~sumout\,
	sclr => \Equal12~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_paddle|auto_generated|counter_reg_bit\(15));

-- Location: LABCELL_X23_Y36_N18
\counter_paddle|auto_generated|counter_comb_bita16\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_paddle|auto_generated|counter_comb_bita16~sumout\ = SUM(( \counter_paddle|auto_generated|counter_reg_bit\(16) ) + ( GND ) + ( \counter_paddle|auto_generated|counter_comb_bita15~COUT\ ))
-- \counter_paddle|auto_generated|counter_comb_bita16~COUT\ = CARRY(( \counter_paddle|auto_generated|counter_reg_bit\(16) ) + ( GND ) + ( \counter_paddle|auto_generated|counter_comb_bita15~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(16),
	cin => \counter_paddle|auto_generated|counter_comb_bita15~COUT\,
	sumout => \counter_paddle|auto_generated|counter_comb_bita16~sumout\,
	cout => \counter_paddle|auto_generated|counter_comb_bita16~COUT\);

-- Location: FF_X23_Y36_N20
\counter_paddle|auto_generated|counter_reg_bit[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_paddle|auto_generated|counter_comb_bita16~sumout\,
	sclr => \Equal12~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_paddle|auto_generated|counter_reg_bit\(16));

-- Location: LABCELL_X23_Y36_N21
\counter_paddle|auto_generated|counter_comb_bita17\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_paddle|auto_generated|counter_comb_bita17~sumout\ = SUM(( \counter_paddle|auto_generated|counter_reg_bit\(17) ) + ( GND ) + ( \counter_paddle|auto_generated|counter_comb_bita16~COUT\ ))
-- \counter_paddle|auto_generated|counter_comb_bita17~COUT\ = CARRY(( \counter_paddle|auto_generated|counter_reg_bit\(17) ) + ( GND ) + ( \counter_paddle|auto_generated|counter_comb_bita16~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(17),
	cin => \counter_paddle|auto_generated|counter_comb_bita16~COUT\,
	sumout => \counter_paddle|auto_generated|counter_comb_bita17~sumout\,
	cout => \counter_paddle|auto_generated|counter_comb_bita17~COUT\);

-- Location: FF_X23_Y36_N23
\counter_paddle|auto_generated|counter_reg_bit[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_paddle|auto_generated|counter_comb_bita17~sumout\,
	sclr => \Equal12~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_paddle|auto_generated|counter_reg_bit\(17));

-- Location: LABCELL_X23_Y36_N24
\counter_paddle|auto_generated|counter_comb_bita18\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_paddle|auto_generated|counter_comb_bita18~sumout\ = SUM(( \counter_paddle|auto_generated|counter_reg_bit\(18) ) + ( GND ) + ( \counter_paddle|auto_generated|counter_comb_bita17~COUT\ ))
-- \counter_paddle|auto_generated|counter_comb_bita18~COUT\ = CARRY(( \counter_paddle|auto_generated|counter_reg_bit\(18) ) + ( GND ) + ( \counter_paddle|auto_generated|counter_comb_bita17~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(18),
	cin => \counter_paddle|auto_generated|counter_comb_bita17~COUT\,
	sumout => \counter_paddle|auto_generated|counter_comb_bita18~sumout\,
	cout => \counter_paddle|auto_generated|counter_comb_bita18~COUT\);

-- Location: FF_X23_Y36_N26
\counter_paddle|auto_generated|counter_reg_bit[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_paddle|auto_generated|counter_comb_bita18~sumout\,
	sclr => \Equal12~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_paddle|auto_generated|counter_reg_bit\(18));

-- Location: LABCELL_X23_Y36_N27
\counter_paddle|auto_generated|counter_comb_bita19\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_paddle|auto_generated|counter_comb_bita19~sumout\ = SUM(( \counter_paddle|auto_generated|counter_reg_bit\(19) ) + ( GND ) + ( \counter_paddle|auto_generated|counter_comb_bita18~COUT\ ))
-- \counter_paddle|auto_generated|counter_comb_bita19~COUT\ = CARRY(( \counter_paddle|auto_generated|counter_reg_bit\(19) ) + ( GND ) + ( \counter_paddle|auto_generated|counter_comb_bita18~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(19),
	cin => \counter_paddle|auto_generated|counter_comb_bita18~COUT\,
	sumout => \counter_paddle|auto_generated|counter_comb_bita19~sumout\,
	cout => \counter_paddle|auto_generated|counter_comb_bita19~COUT\);

-- Location: FF_X23_Y36_N28
\counter_paddle|auto_generated|counter_reg_bit[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_paddle|auto_generated|counter_comb_bita19~sumout\,
	sclr => \Equal12~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_paddle|auto_generated|counter_reg_bit\(19));

-- Location: LABCELL_X23_Y36_N30
\counter_paddle|auto_generated|counter_comb_bita20\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_paddle|auto_generated|counter_comb_bita20~sumout\ = SUM(( \counter_paddle|auto_generated|counter_reg_bit\(20) ) + ( GND ) + ( \counter_paddle|auto_generated|counter_comb_bita19~COUT\ ))
-- \counter_paddle|auto_generated|counter_comb_bita20~COUT\ = CARRY(( \counter_paddle|auto_generated|counter_reg_bit\(20) ) + ( GND ) + ( \counter_paddle|auto_generated|counter_comb_bita19~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(20),
	cin => \counter_paddle|auto_generated|counter_comb_bita19~COUT\,
	sumout => \counter_paddle|auto_generated|counter_comb_bita20~sumout\,
	cout => \counter_paddle|auto_generated|counter_comb_bita20~COUT\);

-- Location: FF_X23_Y36_N32
\counter_paddle|auto_generated|counter_reg_bit[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_paddle|auto_generated|counter_comb_bita20~sumout\,
	sclr => \Equal12~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_paddle|auto_generated|counter_reg_bit\(20));

-- Location: LABCELL_X23_Y36_N33
\counter_paddle|auto_generated|counter_comb_bita21\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_paddle|auto_generated|counter_comb_bita21~sumout\ = SUM(( \counter_paddle|auto_generated|counter_reg_bit\(21) ) + ( GND ) + ( \counter_paddle|auto_generated|counter_comb_bita20~COUT\ ))
-- \counter_paddle|auto_generated|counter_comb_bita21~COUT\ = CARRY(( \counter_paddle|auto_generated|counter_reg_bit\(21) ) + ( GND ) + ( \counter_paddle|auto_generated|counter_comb_bita20~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(21),
	cin => \counter_paddle|auto_generated|counter_comb_bita20~COUT\,
	sumout => \counter_paddle|auto_generated|counter_comb_bita21~sumout\,
	cout => \counter_paddle|auto_generated|counter_comb_bita21~COUT\);

-- Location: FF_X23_Y36_N35
\counter_paddle|auto_generated|counter_reg_bit[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_paddle|auto_generated|counter_comb_bita21~sumout\,
	sclr => \Equal12~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_paddle|auto_generated|counter_reg_bit\(21));

-- Location: LABCELL_X23_Y36_N36
\counter_paddle|auto_generated|counter_comb_bita22\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_paddle|auto_generated|counter_comb_bita22~sumout\ = SUM(( \counter_paddle|auto_generated|counter_reg_bit\(22) ) + ( GND ) + ( \counter_paddle|auto_generated|counter_comb_bita21~COUT\ ))
-- \counter_paddle|auto_generated|counter_comb_bita22~COUT\ = CARRY(( \counter_paddle|auto_generated|counter_reg_bit\(22) ) + ( GND ) + ( \counter_paddle|auto_generated|counter_comb_bita21~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(22),
	cin => \counter_paddle|auto_generated|counter_comb_bita21~COUT\,
	sumout => \counter_paddle|auto_generated|counter_comb_bita22~sumout\,
	cout => \counter_paddle|auto_generated|counter_comb_bita22~COUT\);

-- Location: FF_X23_Y36_N38
\counter_paddle|auto_generated|counter_reg_bit[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_paddle|auto_generated|counter_comb_bita22~sumout\,
	sclr => \Equal12~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_paddle|auto_generated|counter_reg_bit\(22));

-- Location: LABCELL_X23_Y36_N39
\counter_paddle|auto_generated|counter_comb_bita23\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_paddle|auto_generated|counter_comb_bita23~sumout\ = SUM(( \counter_paddle|auto_generated|counter_reg_bit\(23) ) + ( GND ) + ( \counter_paddle|auto_generated|counter_comb_bita22~COUT\ ))
-- \counter_paddle|auto_generated|counter_comb_bita23~COUT\ = CARRY(( \counter_paddle|auto_generated|counter_reg_bit\(23) ) + ( GND ) + ( \counter_paddle|auto_generated|counter_comb_bita22~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(23),
	cin => \counter_paddle|auto_generated|counter_comb_bita22~COUT\,
	sumout => \counter_paddle|auto_generated|counter_comb_bita23~sumout\,
	cout => \counter_paddle|auto_generated|counter_comb_bita23~COUT\);

-- Location: FF_X23_Y36_N41
\counter_paddle|auto_generated|counter_reg_bit[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_paddle|auto_generated|counter_comb_bita23~sumout\,
	sclr => \Equal12~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_paddle|auto_generated|counter_reg_bit\(23));

-- Location: LABCELL_X23_Y36_N42
\counter_paddle|auto_generated|counter_comb_bita24\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_paddle|auto_generated|counter_comb_bita24~sumout\ = SUM(( \counter_paddle|auto_generated|counter_reg_bit\(24) ) + ( GND ) + ( \counter_paddle|auto_generated|counter_comb_bita23~COUT\ ))
-- \counter_paddle|auto_generated|counter_comb_bita24~COUT\ = CARRY(( \counter_paddle|auto_generated|counter_reg_bit\(24) ) + ( GND ) + ( \counter_paddle|auto_generated|counter_comb_bita23~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(24),
	cin => \counter_paddle|auto_generated|counter_comb_bita23~COUT\,
	sumout => \counter_paddle|auto_generated|counter_comb_bita24~sumout\,
	cout => \counter_paddle|auto_generated|counter_comb_bita24~COUT\);

-- Location: FF_X23_Y36_N44
\counter_paddle|auto_generated|counter_reg_bit[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_paddle|auto_generated|counter_comb_bita24~sumout\,
	sclr => \Equal12~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_paddle|auto_generated|counter_reg_bit\(24));

-- Location: LABCELL_X23_Y36_N45
\counter_paddle|auto_generated|counter_comb_bita25\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_paddle|auto_generated|counter_comb_bita25~sumout\ = SUM(( \counter_paddle|auto_generated|counter_reg_bit\(25) ) + ( GND ) + ( \counter_paddle|auto_generated|counter_comb_bita24~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(25),
	cin => \counter_paddle|auto_generated|counter_comb_bita24~COUT\,
	sumout => \counter_paddle|auto_generated|counter_comb_bita25~sumout\);

-- Location: FF_X23_Y36_N47
\counter_paddle|auto_generated|counter_reg_bit[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_paddle|auto_generated|counter_comb_bita25~sumout\,
	sclr => \Equal12~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_paddle|auto_generated|counter_reg_bit\(25));

-- Location: LABCELL_X23_Y36_N48
\Equal12~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal12~2_combout\ = ( !\counter_paddle|auto_generated|counter_reg_bit\(25) & ( !\counter_paddle|auto_generated|counter_reg_bit\(24) & ( (!\counter_paddle|auto_generated|counter_reg_bit\(22) & (!\counter_paddle|auto_generated|counter_reg_bit\(20) & 
-- (!\counter_paddle|auto_generated|counter_reg_bit\(21) & !\counter_paddle|auto_generated|counter_reg_bit\(23)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(22),
	datab => \counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(20),
	datac => \counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(21),
	datad => \counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(23),
	datae => \counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(25),
	dataf => \counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(24),
	combout => \Equal12~2_combout\);

-- Location: LABCELL_X23_Y37_N6
\Equal12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal12~0_combout\ = ( !\counter_paddle|auto_generated|counter_reg_bit\(5) & ( \counter_paddle|auto_generated|counter_reg_bit\(7) & ( (\counter_paddle|auto_generated|counter_reg_bit\(6) & (!\counter_paddle|auto_generated|counter_reg_bit\(4) & 
-- (!\counter_paddle|auto_generated|counter_reg_bit\(2) & !\counter_paddle|auto_generated|counter_reg_bit\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(6),
	datab => \counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(4),
	datac => \counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(2),
	datad => \counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(3),
	datae => \counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(5),
	dataf => \counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(7),
	combout => \Equal12~0_combout\);

-- Location: LABCELL_X23_Y36_N54
\Equal12~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal12~3_combout\ = ( \counter_paddle|auto_generated|counter_reg_bit\(17) & ( \counter_paddle|auto_generated|counter_reg_bit\(19) & ( (!\counter_paddle|auto_generated|counter_reg_bit\(18) & (\counter_paddle|auto_generated|counter_reg_bit\(15) & 
-- (\counter_paddle|auto_generated|counter_reg_bit\(16) & \counter_paddle|auto_generated|counter_reg_bit\(14)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(18),
	datab => \counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(15),
	datac => \counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(16),
	datad => \counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(14),
	datae => \counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(17),
	dataf => \counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(19),
	combout => \Equal12~3_combout\);

-- Location: LABCELL_X23_Y37_N18
\Equal12~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal12~4_combout\ = ( \Equal12~3_combout\ & ( !\counter_paddle|auto_generated|counter_reg_bit\(1) & ( (\Equal12~1_combout\ & (\counter_paddle|auto_generated|counter_reg_bit\(0) & (\Equal12~2_combout\ & \Equal12~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Equal12~1_combout\,
	datab => \counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(0),
	datac => \ALT_INV_Equal12~2_combout\,
	datad => \ALT_INV_Equal12~0_combout\,
	datae => \ALT_INV_Equal12~3_combout\,
	dataf => \counter_paddle|auto_generated|ALT_INV_counter_reg_bit\(1),
	combout => \Equal12~4_combout\);

-- Location: IOIBUF_X40_Y0_N18
\paddle_left_n~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_paddle_left_n,
	o => \paddle_left_n~input_o\);

-- Location: LABCELL_X13_Y36_N3
\Add32~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add32~21_sumout\ = SUM(( !paddle_col(1) ) + ( ((paddle_col(6) & ((!paddle_col(5)) # (!\LessThan15~0_combout\)))) # (\paddle_right_n~input_o\) ) + ( \Add32~26\ ))
-- \Add32~22\ = CARRY(( !paddle_col(1) ) + ( ((paddle_col(6) & ((!paddle_col(5)) # (!\LessThan15~0_combout\)))) # (\paddle_right_n~input_o\) ) + ( \Add32~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100010001000110000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_paddle_col(6),
	datab => \ALT_INV_paddle_right_n~input_o\,
	datac => ALT_INV_paddle_col(5),
	datad => ALT_INV_paddle_col(1),
	dataf => \ALT_INV_LessThan15~0_combout\,
	cin => \Add32~26\,
	sumout => \Add32~21_sumout\,
	cout => \Add32~22\);

-- Location: LABCELL_X13_Y36_N6
\Add32~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add32~17_sumout\ = SUM(( paddle_col(2) ) + ( ((paddle_col(6) & ((!paddle_col(5)) # (!\LessThan15~0_combout\)))) # (\paddle_right_n~input_o\) ) + ( \Add32~22\ ))
-- \Add32~18\ = CARRY(( paddle_col(2) ) + ( ((paddle_col(6) & ((!paddle_col(5)) # (!\LessThan15~0_combout\)))) # (\paddle_right_n~input_o\) ) + ( \Add32~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100010001000110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_paddle_col(6),
	datab => \ALT_INV_paddle_right_n~input_o\,
	datac => ALT_INV_paddle_col(5),
	datad => ALT_INV_paddle_col(2),
	dataf => \ALT_INV_LessThan15~0_combout\,
	cin => \Add32~22\,
	sumout => \Add32~17_sumout\,
	cout => \Add32~18\);

-- Location: FF_X13_Y36_N8
\paddle_col[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Add32~17_sumout\,
	ena => \paddle_col[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => paddle_col(2));

-- Location: LABCELL_X13_Y36_N9
\Add32~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add32~13_sumout\ = SUM(( !paddle_col(3) ) + ( ((paddle_col(6) & ((!paddle_col(5)) # (!\LessThan15~0_combout\)))) # (\paddle_right_n~input_o\) ) + ( \Add32~18\ ))
-- \Add32~14\ = CARRY(( !paddle_col(3) ) + ( ((paddle_col(6) & ((!paddle_col(5)) # (!\LessThan15~0_combout\)))) # (\paddle_right_n~input_o\) ) + ( \Add32~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100010001000110000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_paddle_col(6),
	datab => \ALT_INV_paddle_right_n~input_o\,
	datac => ALT_INV_paddle_col(5),
	datad => ALT_INV_paddle_col(3),
	dataf => \ALT_INV_LessThan15~0_combout\,
	cin => \Add32~18\,
	sumout => \Add32~13_sumout\,
	cout => \Add32~14\);

-- Location: LABCELL_X13_Y36_N45
\paddle_col[3]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \paddle_col[3]~4_combout\ = ( !\Add32~13_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add32~13_sumout\,
	combout => \paddle_col[3]~4_combout\);

-- Location: FF_X13_Y36_N47
\paddle_col[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \paddle_col[3]~4_combout\,
	ena => \paddle_col[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => paddle_col(3));

-- Location: LABCELL_X13_Y36_N12
\Add32~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add32~9_sumout\ = SUM(( paddle_col(4) ) + ( ((paddle_col(6) & ((!paddle_col(5)) # (!\LessThan15~0_combout\)))) # (\paddle_right_n~input_o\) ) + ( \Add32~14\ ))
-- \Add32~10\ = CARRY(( paddle_col(4) ) + ( ((paddle_col(6) & ((!paddle_col(5)) # (!\LessThan15~0_combout\)))) # (\paddle_right_n~input_o\) ) + ( \Add32~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100010001000110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_paddle_col(6),
	datab => \ALT_INV_paddle_right_n~input_o\,
	datac => ALT_INV_paddle_col(5),
	datad => ALT_INV_paddle_col(4),
	dataf => \ALT_INV_LessThan15~0_combout\,
	cin => \Add32~14\,
	sumout => \Add32~9_sumout\,
	cout => \Add32~10\);

-- Location: FF_X13_Y36_N14
\paddle_col[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Add32~9_sumout\,
	ena => \paddle_col[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => paddle_col(4));

-- Location: LABCELL_X13_Y36_N48
\paddle_col[6]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \paddle_col[6]~1_combout\ = ( paddle_col(3) & ( paddle_col(5) & ( (!paddle_col(6) & (!paddle_col(4) & (paddle_col(1) & !paddle_col(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_paddle_col(6),
	datab => ALT_INV_paddle_col(4),
	datac => ALT_INV_paddle_col(1),
	datad => ALT_INV_paddle_col(2),
	datae => ALT_INV_paddle_col(3),
	dataf => ALT_INV_paddle_col(5),
	combout => \paddle_col[6]~1_combout\);

-- Location: LABCELL_X13_Y36_N54
\paddle_col[6]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \paddle_col[6]~0_combout\ = ( paddle_col(5) & ( (!paddle_col(4)) # ((paddle_col(1) & (!paddle_col(2) & paddle_col(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110111001100110011011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_paddle_col(1),
	datab => ALT_INV_paddle_col(4),
	datac => ALT_INV_paddle_col(2),
	datad => ALT_INV_paddle_col(3),
	dataf => ALT_INV_paddle_col(5),
	combout => \paddle_col[6]~0_combout\);

-- Location: LABCELL_X13_Y36_N30
\paddle_col[6]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \paddle_col[6]~2_combout\ = ( \paddle_col[6]~0_combout\ & ( paddle_col(6) & ( (\Equal12~4_combout\ & ((!\paddle_left_n~input_o\ & (!\paddle_col[6]~1_combout\ & \paddle_right_n~input_o\)) # (\paddle_left_n~input_o\ & ((!\paddle_right_n~input_o\))))) ) ) ) 
-- # ( !\paddle_col[6]~0_combout\ & ( paddle_col(6) & ( (\Equal12~4_combout\ & (!\paddle_left_n~input_o\ & (!\paddle_col[6]~1_combout\ & \paddle_right_n~input_o\))) ) ) ) # ( \paddle_col[6]~0_combout\ & ( !paddle_col(6) & ( (\Equal12~4_combout\ & 
-- ((!\paddle_left_n~input_o\ & (!\paddle_col[6]~1_combout\ & \paddle_right_n~input_o\)) # (\paddle_left_n~input_o\ & ((!\paddle_right_n~input_o\))))) ) ) ) # ( !\paddle_col[6]~0_combout\ & ( !paddle_col(6) & ( (\Equal12~4_combout\ & 
-- ((!\paddle_left_n~input_o\ & (!\paddle_col[6]~1_combout\ & \paddle_right_n~input_o\)) # (\paddle_left_n~input_o\ & ((!\paddle_right_n~input_o\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000101000000000100010100000000000000010000000001000101000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Equal12~4_combout\,
	datab => \ALT_INV_paddle_left_n~input_o\,
	datac => \ALT_INV_paddle_col[6]~1_combout\,
	datad => \ALT_INV_paddle_right_n~input_o\,
	datae => \ALT_INV_paddle_col[6]~0_combout\,
	dataf => ALT_INV_paddle_col(6),
	combout => \paddle_col[6]~2_combout\);

-- Location: FF_X13_Y36_N2
\paddle_col[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Add32~25_sumout\,
	ena => \paddle_col[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => paddle_col(0));

-- Location: LABCELL_X13_Y36_N36
\paddle_col[1]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \paddle_col[1]~5_combout\ = !\Add32~21_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add32~21_sumout\,
	combout => \paddle_col[1]~5_combout\);

-- Location: FF_X13_Y36_N38
\paddle_col[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \paddle_col[1]~5_combout\,
	ena => \paddle_col[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => paddle_col(1));

-- Location: LABCELL_X13_Y36_N57
\LessThan15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan15~0_combout\ = ( paddle_col(4) & ( (paddle_col(1) & (!paddle_col(2) & paddle_col(3))) ) ) # ( !paddle_col(4) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000010100000000000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_paddle_col(1),
	datac => ALT_INV_paddle_col(2),
	datad => ALT_INV_paddle_col(3),
	dataf => ALT_INV_paddle_col(4),
	combout => \LessThan15~0_combout\);

-- Location: LABCELL_X13_Y36_N15
\Add32~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add32~5_sumout\ = SUM(( !paddle_col(5) ) + ( ((paddle_col(6) & ((!paddle_col(5)) # (!\LessThan15~0_combout\)))) # (\paddle_right_n~input_o\) ) + ( \Add32~10\ ))
-- \Add32~6\ = CARRY(( !paddle_col(5) ) + ( ((paddle_col(6) & ((!paddle_col(5)) # (!\LessThan15~0_combout\)))) # (\paddle_right_n~input_o\) ) + ( \Add32~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100010001000110000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_paddle_col(6),
	datab => \ALT_INV_paddle_right_n~input_o\,
	datac => ALT_INV_paddle_col(5),
	dataf => \ALT_INV_LessThan15~0_combout\,
	cin => \Add32~10\,
	sumout => \Add32~5_sumout\,
	cout => \Add32~6\);

-- Location: LABCELL_X13_Y36_N18
\Add32~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add32~1_sumout\ = SUM(( paddle_col(6) ) + ( ((paddle_col(6) & ((!paddle_col(5)) # (!\LessThan15~0_combout\)))) # (\paddle_right_n~input_o\) ) + ( \Add32~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100010001000110000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_paddle_col(6),
	datab => \ALT_INV_paddle_right_n~input_o\,
	datac => ALT_INV_paddle_col(5),
	dataf => \ALT_INV_LessThan15~0_combout\,
	cin => \Add32~6\,
	sumout => \Add32~1_sumout\);

-- Location: FF_X13_Y36_N20
\paddle_col[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Add32~1_sumout\,
	ena => \paddle_col[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => paddle_col(6));

-- Location: LABCELL_X13_Y36_N39
\paddle_col[5]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \paddle_col[5]~3_combout\ = ( !\Add32~5_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add32~5_sumout\,
	combout => \paddle_col[5]~3_combout\);

-- Location: FF_X13_Y36_N41
\paddle_col[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \paddle_col[5]~3_combout\,
	ena => \paddle_col[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => paddle_col(5));

-- Location: LABCELL_X12_Y38_N3
\VGA_Generator|Add4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Add4~0_combout\ = ( paddle_col(4) & ( !paddle_col(5) $ (paddle_col(6)) ) ) # ( !paddle_col(4) & ( paddle_col(6) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111110000111100001100001111000011111100001111000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_paddle_col(5),
	datac => ALT_INV_paddle_col(6),
	datae => ALT_INV_paddle_col(4),
	combout => \VGA_Generator|Add4~0_combout\);

-- Location: LABCELL_X9_Y39_N30
\VGA_Generator|r~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|r~1_combout\ = ( !\VGA_Generator|LessThan9~0_combout\ & ( \VGA_Generator|VGA|Add0~37_sumout\ & ( (\VGA_Generator|LessThan4~0_combout\ & ((!paddle_col(6)) # (!\VGA_Generator|VGA|column[9]~6_combout\))) ) ) ) # ( 
-- !\VGA_Generator|LessThan9~0_combout\ & ( !\VGA_Generator|VGA|Add0~37_sumout\ & ( (!\VGA_Generator|VGA|blanking~0_combout\ & (\VGA_Generator|LessThan4~0_combout\ & ((!paddle_col(6)) # (!\VGA_Generator|VGA|column[9]~6_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100000000000000000000000110011001100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_blanking~0_combout\,
	datab => \VGA_Generator|ALT_INV_LessThan4~0_combout\,
	datac => ALT_INV_paddle_col(6),
	datad => \VGA_Generator|VGA|ALT_INV_column[9]~6_combout\,
	datae => \VGA_Generator|ALT_INV_LessThan9~0_combout\,
	dataf => \VGA_Generator|VGA|ALT_INV_Add0~37_sumout\,
	combout => \VGA_Generator|r~1_combout\);

-- Location: MLABCELL_X8_Y36_N21
\VGA_Generator|VGA|Add1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|Add1~0_combout\ = ( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[4]~DUPLICATE_q\ & ( !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(5) ) ) # ( 
-- !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[4]~DUPLICATE_q\ & ( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(5),
	dataf => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit[4]~DUPLICATE_q\,
	combout => \VGA_Generator|VGA|Add1~0_combout\);

-- Location: LABCELL_X11_Y38_N6
\VGA_Generator|VGA|column[5]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|column[5]~2_combout\ = ( !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10) & ( (\VGA_Generator|VGA|column[4]~0_combout\ & \VGA_Generator|VGA|Add1~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \VGA_Generator|VGA|ALT_INV_column[4]~0_combout\,
	datac => \VGA_Generator|VGA|ALT_INV_Add1~0_combout\,
	dataf => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(10),
	combout => \VGA_Generator|VGA|column[5]~2_combout\);

-- Location: LABCELL_X11_Y38_N12
\VGA_Generator|LessThan10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|LessThan10~0_combout\ = ( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[4]~DUPLICATE_q\ & ( paddle_col(0) & ( (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10) & (\VGA_Generator|VGA|column[4]~0_combout\ & 
-- ((!paddle_col(1)) # (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(3))))) ) ) ) # ( !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[4]~DUPLICATE_q\ & ( paddle_col(0) & ( 
-- (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10) & (!paddle_col(1) & (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(3) & \VGA_Generator|VGA|column[4]~0_combout\))) ) ) ) # ( 
-- \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[4]~DUPLICATE_q\ & ( !paddle_col(0) & ( (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10) & (!paddle_col(1) & \VGA_Generator|VGA|column[4]~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001000100000000000100000000000000010101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(10),
	datab => ALT_INV_paddle_col(1),
	datac => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(3),
	datad => \VGA_Generator|VGA|ALT_INV_column[4]~0_combout\,
	datae => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit[4]~DUPLICATE_q\,
	dataf => ALT_INV_paddle_col(0),
	combout => \VGA_Generator|LessThan10~0_combout\);

-- Location: LABCELL_X11_Y38_N42
\VGA_Generator|LessThan10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|LessThan10~1_combout\ = ( \VGA_Generator|VGA|Add1~2_combout\ & ( \VGA_Generator|VGA|column[4]~3_combout\ & ( (paddle_col(3) & ((!\VGA_Generator|VGA|column[5]~2_combout\ & (!paddle_col(2) & !\VGA_Generator|LessThan10~0_combout\)) # 
-- (\VGA_Generator|VGA|column[5]~2_combout\ & ((!paddle_col(2)) # (!\VGA_Generator|LessThan10~0_combout\))))) ) ) ) # ( !\VGA_Generator|VGA|Add1~2_combout\ & ( \VGA_Generator|VGA|column[4]~3_combout\ & ( (paddle_col(3) & 
-- ((!\VGA_Generator|VGA|column[5]~2_combout\ & (!paddle_col(2) & !\VGA_Generator|LessThan10~0_combout\)) # (\VGA_Generator|VGA|column[5]~2_combout\ & ((!paddle_col(2)) # (!\VGA_Generator|LessThan10~0_combout\))))) ) ) ) # ( 
-- \VGA_Generator|VGA|Add1~2_combout\ & ( !\VGA_Generator|VGA|column[4]~3_combout\ & ( (paddle_col(3) & ((!\VGA_Generator|VGA|column[5]~2_combout\ & (!paddle_col(2) & !\VGA_Generator|LessThan10~0_combout\)) # (\VGA_Generator|VGA|column[5]~2_combout\ & 
-- ((!paddle_col(2)) # (!\VGA_Generator|LessThan10~0_combout\))))) ) ) ) # ( !\VGA_Generator|VGA|Add1~2_combout\ & ( !\VGA_Generator|VGA|column[4]~3_combout\ & ( ((!\VGA_Generator|VGA|column[5]~2_combout\ & (!paddle_col(2) & 
-- !\VGA_Generator|LessThan10~0_combout\)) # (\VGA_Generator|VGA|column[5]~2_combout\ & ((!paddle_col(2)) # (!\VGA_Generator|LessThan10~0_combout\)))) # (paddle_col(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111011101110101010100010001000001010001000100000101000100010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_paddle_col(3),
	datab => \VGA_Generator|VGA|ALT_INV_column[5]~2_combout\,
	datac => ALT_INV_paddle_col(2),
	datad => \VGA_Generator|ALT_INV_LessThan10~0_combout\,
	datae => \VGA_Generator|VGA|ALT_INV_Add1~2_combout\,
	dataf => \VGA_Generator|VGA|ALT_INV_column[4]~3_combout\,
	combout => \VGA_Generator|LessThan10~1_combout\);

-- Location: LABCELL_X11_Y38_N3
\VGA_Generator|LessThan10~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|LessThan10~2_combout\ = ( \VGA_Generator|VGA|LessThan2~0_combout\ & ( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10) & ( !paddle_col(6) ) ) ) # ( !\VGA_Generator|VGA|LessThan2~0_combout\ & ( 
-- \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10) & ( !paddle_col(6) ) ) ) # ( \VGA_Generator|VGA|LessThan2~0_combout\ & ( !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10) & ( !paddle_col(6) $ 
-- (((\VGA_Generator|VGA|column[4]~0_combout\ & \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[9]~DUPLICATE_q\))) ) ) ) # ( !\VGA_Generator|VGA|LessThan2~0_combout\ & ( !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10) & ( 
-- !paddle_col(6) $ (((\VGA_Generator|VGA|column[4]~0_combout\ & !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[9]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001111001100110011001100001111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_paddle_col(6),
	datac => \VGA_Generator|VGA|ALT_INV_column[4]~0_combout\,
	datad => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit[9]~DUPLICATE_q\,
	datae => \VGA_Generator|VGA|ALT_INV_LessThan2~0_combout\,
	dataf => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(10),
	combout => \VGA_Generator|LessThan10~2_combout\);

-- Location: LABCELL_X12_Y38_N18
\VGA_Generator|LessThan10~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|LessThan10~3_combout\ = ( \VGA_Generator|LessThan10~1_combout\ & ( !\VGA_Generator|LessThan10~2_combout\ & ( (!\VGA_Generator|VGA|column[8]~10_combout\ & ((!paddle_col(5)) # ((paddle_col(4) & !\VGA_Generator|VGA|column[7]~7_combout\)))) # 
-- (\VGA_Generator|VGA|column[8]~10_combout\ & (!paddle_col(5) & (paddle_col(4) & !\VGA_Generator|VGA|column[7]~7_combout\))) ) ) ) # ( !\VGA_Generator|LessThan10~1_combout\ & ( !\VGA_Generator|LessThan10~2_combout\ & ( 
-- (!\VGA_Generator|VGA|column[8]~10_combout\ & ((!paddle_col(5)) # ((!\VGA_Generator|VGA|column[7]~7_combout\) # (paddle_col(4))))) # (\VGA_Generator|VGA|column[8]~10_combout\ & (!paddle_col(5) & ((!\VGA_Generator|VGA|column[7]~7_combout\) # 
-- (paddle_col(4))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111010001110100011101000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[8]~10_combout\,
	datab => ALT_INV_paddle_col(5),
	datac => ALT_INV_paddle_col(4),
	datad => \VGA_Generator|VGA|ALT_INV_column[7]~7_combout\,
	datae => \VGA_Generator|ALT_INV_LessThan10~1_combout\,
	dataf => \VGA_Generator|ALT_INV_LessThan10~2_combout\,
	combout => \VGA_Generator|LessThan10~3_combout\);

-- Location: LABCELL_X12_Y40_N0
\Add23~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add23~21_sumout\ = SUM(( !ball_row(0) ) + ( VCC ) + ( !VCC ))
-- \Add23~22\ = CARRY(( !ball_row(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_ball_row(0),
	cin => GND,
	sumout => \Add23~21_sumout\,
	cout => \Add23~22\);

-- Location: LABCELL_X13_Y41_N51
\Add23~21_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add23~21_wirecell_combout\ = ( !\Add23~21_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add23~21_sumout\,
	combout => \Add23~21_wirecell_combout\);

-- Location: LABCELL_X13_Y41_N0
\Add14~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add14~21_sumout\ = SUM(( !ball_row(0) ) + ( VCC ) + ( !VCC ))
-- \Add14~22\ = CARRY(( !ball_row(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_ball_row(0),
	cin => GND,
	sumout => \Add14~21_sumout\,
	cout => \Add14~22\);

-- Location: LABCELL_X13_Y41_N54
\Add14~21_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add14~21_wirecell_combout\ = !\Add14~21_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add14~21_sumout\,
	combout => \Add14~21_wirecell_combout\);

-- Location: IOIBUF_X36_Y0_N1
\rst_n~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rst_n,
	o => \rst_n~input_o\);

-- Location: LABCELL_X12_Y41_N0
\Add14~1_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add14~1_wirecell_combout\ = ( !\Add14~1_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add14~1_sumout\,
	combout => \Add14~1_wirecell_combout\);

-- Location: LABCELL_X11_Y41_N51
\LessThan8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan8~0_combout\ = ( !ball_row(0) & ( !ball_row(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => ALT_INV_ball_row(0),
	dataf => ALT_INV_ball_row(1),
	combout => \LessThan8~0_combout\);

-- Location: LABCELL_X13_Y41_N3
\Add14~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add14~25_sumout\ = SUM(( ball_row(1) ) + ( GND ) + ( \Add14~22\ ))
-- \Add14~26\ = CARRY(( ball_row(1) ) + ( GND ) + ( \Add14~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_ball_row(1),
	cin => \Add14~22\,
	sumout => \Add14~25_sumout\,
	cout => \Add14~26\);

-- Location: LABCELL_X13_Y41_N6
\Add14~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add14~13_sumout\ = SUM(( \ball_row[2]~DUPLICATE_q\ ) + ( GND ) + ( \Add14~26\ ))
-- \Add14~14\ = CARRY(( \ball_row[2]~DUPLICATE_q\ ) + ( GND ) + ( \Add14~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_ball_row[2]~DUPLICATE_q\,
	cin => \Add14~26\,
	sumout => \Add14~13_sumout\,
	cout => \Add14~14\);

-- Location: LABCELL_X13_Y41_N9
\Add14~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add14~17_sumout\ = SUM(( ball_row(3) ) + ( GND ) + ( \Add14~14\ ))
-- \Add14~18\ = CARRY(( ball_row(3) ) + ( GND ) + ( \Add14~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_ball_row(3),
	cin => \Add14~14\,
	sumout => \Add14~17_sumout\,
	cout => \Add14~18\);

-- Location: LABCELL_X13_Y41_N12
\Add14~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add14~5_sumout\ = SUM(( ball_row(4) ) + ( GND ) + ( \Add14~18\ ))
-- \Add14~6\ = CARRY(( ball_row(4) ) + ( GND ) + ( \Add14~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_ball_row(4),
	cin => \Add14~18\,
	sumout => \Add14~5_sumout\,
	cout => \Add14~6\);

-- Location: LABCELL_X13_Y41_N15
\Add14~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add14~9_sumout\ = SUM(( ball_row(5) ) + ( GND ) + ( \Add14~6\ ))
-- \Add14~10\ = CARRY(( ball_row(5) ) + ( GND ) + ( \Add14~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_ball_row(5),
	cin => \Add14~6\,
	sumout => \Add14~9_sumout\,
	cout => \Add14~10\);

-- Location: LABCELL_X13_Y41_N30
\Add15~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add15~22_cout\ = CARRY(( \Add14~21_sumout\ ) + ( \Add14~25_sumout\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add14~25_sumout\,
	datad => \ALT_INV_Add14~21_sumout\,
	cin => GND,
	cout => \Add15~22_cout\);

-- Location: LABCELL_X13_Y41_N33
\Add15~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add15~9_sumout\ = SUM(( \Add14~13_sumout\ ) + ( GND ) + ( \Add15~22_cout\ ))
-- \Add15~10\ = CARRY(( \Add14~13_sumout\ ) + ( GND ) + ( \Add15~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add14~13_sumout\,
	cin => \Add15~22_cout\,
	sumout => \Add15~9_sumout\,
	cout => \Add15~10\);

-- Location: LABCELL_X13_Y41_N36
\Add15~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add15~13_sumout\ = SUM(( \Add14~17_sumout\ ) + ( GND ) + ( \Add15~10\ ))
-- \Add15~14\ = CARRY(( \Add14~17_sumout\ ) + ( GND ) + ( \Add15~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add14~17_sumout\,
	cin => \Add15~10\,
	sumout => \Add15~13_sumout\,
	cout => \Add15~14\);

-- Location: LABCELL_X13_Y41_N39
\Add15~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add15~17_sumout\ = SUM(( \Add14~5_sumout\ ) + ( GND ) + ( \Add15~14\ ))
-- \Add15~18\ = CARRY(( \Add14~5_sumout\ ) + ( GND ) + ( \Add15~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add14~5_sumout\,
	cin => \Add15~14\,
	sumout => \Add15~17_sumout\,
	cout => \Add15~18\);

-- Location: LABCELL_X13_Y41_N42
\Add15~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add15~5_sumout\ = SUM(( \Add14~9_sumout\ ) + ( GND ) + ( \Add15~18\ ))
-- \Add15~6\ = CARRY(( \Add14~9_sumout\ ) + ( GND ) + ( \Add15~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add14~9_sumout\,
	cin => \Add15~18\,
	sumout => \Add15~5_sumout\,
	cout => \Add15~6\);

-- Location: LABCELL_X11_Y41_N18
\LessThan8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan8~1_combout\ = ( \Add15~17_sumout\ & ( \Add15~9_sumout\ & ( \Add15~1_sumout\ ) ) ) # ( !\Add15~17_sumout\ & ( \Add15~9_sumout\ & ( \Add15~1_sumout\ ) ) ) # ( \Add15~17_sumout\ & ( !\Add15~9_sumout\ & ( \Add15~1_sumout\ ) ) ) # ( 
-- !\Add15~17_sumout\ & ( !\Add15~9_sumout\ & ( (\Add15~1_sumout\ & (((\Add15~13_sumout\) # (\Add15~5_sumout\)) # (\LessThan8~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LessThan8~0_combout\,
	datab => \ALT_INV_Add15~5_sumout\,
	datac => \ALT_INV_Add15~13_sumout\,
	datad => \ALT_INV_Add15~1_sumout\,
	datae => \ALT_INV_Add15~17_sumout\,
	dataf => \ALT_INV_Add15~9_sumout\,
	combout => \LessThan8~1_combout\);

-- Location: LABCELL_X12_Y37_N48
\level~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \level~2_combout\ = ( level(0) & ( \Equal6~0_combout\ & ( (!\result~12_combout\ & ((!ball_vertical_speed(1)) # (!\LessThan8~1_combout\))) ) ) ) # ( !level(0) & ( \Equal6~0_combout\ & ( (!\Equal11~0_combout\ & \result~12_combout\) ) ) ) # ( level(0) & ( 
-- !\Equal6~0_combout\ & ( !\result~12_combout\ ) ) ) # ( !level(0) & ( !\Equal6~0_combout\ & ( (!\Equal11~0_combout\ & \result~12_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100111100001111000000001100000011001111000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_ball_vertical_speed(1),
	datab => \ALT_INV_Equal11~0_combout\,
	datac => \ALT_INV_result~12_combout\,
	datad => \ALT_INV_LessThan8~1_combout\,
	datae => ALT_INV_level(0),
	dataf => \ALT_INV_Equal6~0_combout\,
	combout => \level~2_combout\);

-- Location: LABCELL_X24_Y38_N30
\counter_frame|auto_generated|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_frame|auto_generated|counter_comb_bita0~sumout\ = SUM(( \counter_frame|auto_generated|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))
-- \counter_frame|auto_generated|counter_comb_bita0~COUT\ = CARRY(( \counter_frame|auto_generated|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_frame|auto_generated|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \counter_frame|auto_generated|counter_comb_bita0~sumout\,
	cout => \counter_frame|auto_generated|counter_comb_bita0~COUT\);

-- Location: FF_X24_Y38_N31
\counter_frame|auto_generated|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_frame|auto_generated|counter_comb_bita0~sumout\,
	sclr => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_frame|auto_generated|counter_reg_bit\(0));

-- Location: LABCELL_X24_Y38_N33
\counter_frame|auto_generated|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_frame|auto_generated|counter_comb_bita1~sumout\ = SUM(( \counter_frame|auto_generated|counter_reg_bit\(1) ) + ( GND ) + ( \counter_frame|auto_generated|counter_comb_bita0~COUT\ ))
-- \counter_frame|auto_generated|counter_comb_bita1~COUT\ = CARRY(( \counter_frame|auto_generated|counter_reg_bit\(1) ) + ( GND ) + ( \counter_frame|auto_generated|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_frame|auto_generated|ALT_INV_counter_reg_bit\(1),
	cin => \counter_frame|auto_generated|counter_comb_bita0~COUT\,
	sumout => \counter_frame|auto_generated|counter_comb_bita1~sumout\,
	cout => \counter_frame|auto_generated|counter_comb_bita1~COUT\);

-- Location: FF_X24_Y38_N34
\counter_frame|auto_generated|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_frame|auto_generated|counter_comb_bita1~sumout\,
	sclr => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_frame|auto_generated|counter_reg_bit\(1));

-- Location: LABCELL_X23_Y37_N24
\Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal0~0_combout\ = ( \counter_frame|auto_generated|counter_reg_bit\(0) & ( \counter_frame|auto_generated|counter_reg_bit\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \counter_frame|auto_generated|ALT_INV_counter_reg_bit\(1),
	dataf => \counter_frame|auto_generated|ALT_INV_counter_reg_bit\(0),
	combout => \Equal0~0_combout\);

-- Location: LABCELL_X24_Y38_N36
\counter_frame|auto_generated|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_frame|auto_generated|counter_comb_bita2~sumout\ = SUM(( \counter_frame|auto_generated|counter_reg_bit\(2) ) + ( GND ) + ( \counter_frame|auto_generated|counter_comb_bita1~COUT\ ))
-- \counter_frame|auto_generated|counter_comb_bita2~COUT\ = CARRY(( \counter_frame|auto_generated|counter_reg_bit\(2) ) + ( GND ) + ( \counter_frame|auto_generated|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_frame|auto_generated|ALT_INV_counter_reg_bit\(2),
	cin => \counter_frame|auto_generated|counter_comb_bita1~COUT\,
	sumout => \counter_frame|auto_generated|counter_comb_bita2~sumout\,
	cout => \counter_frame|auto_generated|counter_comb_bita2~COUT\);

-- Location: FF_X24_Y38_N38
\counter_frame|auto_generated|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_frame|auto_generated|counter_comb_bita2~sumout\,
	sclr => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_frame|auto_generated|counter_reg_bit\(2));

-- Location: LABCELL_X24_Y38_N39
\counter_frame|auto_generated|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_frame|auto_generated|counter_comb_bita3~sumout\ = SUM(( \counter_frame|auto_generated|counter_reg_bit\(3) ) + ( GND ) + ( \counter_frame|auto_generated|counter_comb_bita2~COUT\ ))
-- \counter_frame|auto_generated|counter_comb_bita3~COUT\ = CARRY(( \counter_frame|auto_generated|counter_reg_bit\(3) ) + ( GND ) + ( \counter_frame|auto_generated|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_frame|auto_generated|ALT_INV_counter_reg_bit\(3),
	cin => \counter_frame|auto_generated|counter_comb_bita2~COUT\,
	sumout => \counter_frame|auto_generated|counter_comb_bita3~sumout\,
	cout => \counter_frame|auto_generated|counter_comb_bita3~COUT\);

-- Location: FF_X24_Y38_N41
\counter_frame|auto_generated|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_frame|auto_generated|counter_comb_bita3~sumout\,
	sclr => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_frame|auto_generated|counter_reg_bit\(3));

-- Location: LABCELL_X24_Y38_N42
\counter_frame|auto_generated|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_frame|auto_generated|counter_comb_bita4~sumout\ = SUM(( \counter_frame|auto_generated|counter_reg_bit\(4) ) + ( GND ) + ( \counter_frame|auto_generated|counter_comb_bita3~COUT\ ))
-- \counter_frame|auto_generated|counter_comb_bita4~COUT\ = CARRY(( \counter_frame|auto_generated|counter_reg_bit\(4) ) + ( GND ) + ( \counter_frame|auto_generated|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_frame|auto_generated|ALT_INV_counter_reg_bit\(4),
	cin => \counter_frame|auto_generated|counter_comb_bita3~COUT\,
	sumout => \counter_frame|auto_generated|counter_comb_bita4~sumout\,
	cout => \counter_frame|auto_generated|counter_comb_bita4~COUT\);

-- Location: FF_X24_Y38_N44
\counter_frame|auto_generated|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_frame|auto_generated|counter_comb_bita4~sumout\,
	sclr => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_frame|auto_generated|counter_reg_bit\(4));

-- Location: LABCELL_X24_Y38_N45
\counter_frame|auto_generated|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_frame|auto_generated|counter_comb_bita5~sumout\ = SUM(( \counter_frame|auto_generated|counter_reg_bit\(5) ) + ( GND ) + ( \counter_frame|auto_generated|counter_comb_bita4~COUT\ ))
-- \counter_frame|auto_generated|counter_comb_bita5~COUT\ = CARRY(( \counter_frame|auto_generated|counter_reg_bit\(5) ) + ( GND ) + ( \counter_frame|auto_generated|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_frame|auto_generated|ALT_INV_counter_reg_bit\(5),
	cin => \counter_frame|auto_generated|counter_comb_bita4~COUT\,
	sumout => \counter_frame|auto_generated|counter_comb_bita5~sumout\,
	cout => \counter_frame|auto_generated|counter_comb_bita5~COUT\);

-- Location: FF_X24_Y38_N47
\counter_frame|auto_generated|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_frame|auto_generated|counter_comb_bita5~sumout\,
	sclr => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_frame|auto_generated|counter_reg_bit\(5));

-- Location: LABCELL_X24_Y38_N48
\counter_frame|auto_generated|counter_comb_bita6\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_frame|auto_generated|counter_comb_bita6~sumout\ = SUM(( \counter_frame|auto_generated|counter_reg_bit\(6) ) + ( GND ) + ( \counter_frame|auto_generated|counter_comb_bita5~COUT\ ))
-- \counter_frame|auto_generated|counter_comb_bita6~COUT\ = CARRY(( \counter_frame|auto_generated|counter_reg_bit\(6) ) + ( GND ) + ( \counter_frame|auto_generated|counter_comb_bita5~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_frame|auto_generated|ALT_INV_counter_reg_bit\(6),
	cin => \counter_frame|auto_generated|counter_comb_bita5~COUT\,
	sumout => \counter_frame|auto_generated|counter_comb_bita6~sumout\,
	cout => \counter_frame|auto_generated|counter_comb_bita6~COUT\);

-- Location: FF_X24_Y38_N50
\counter_frame|auto_generated|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_frame|auto_generated|counter_comb_bita6~sumout\,
	sclr => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_frame|auto_generated|counter_reg_bit\(6));

-- Location: LABCELL_X24_Y38_N51
\counter_frame|auto_generated|counter_comb_bita7\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_frame|auto_generated|counter_comb_bita7~sumout\ = SUM(( \counter_frame|auto_generated|counter_reg_bit\(7) ) + ( GND ) + ( \counter_frame|auto_generated|counter_comb_bita6~COUT\ ))
-- \counter_frame|auto_generated|counter_comb_bita7~COUT\ = CARRY(( \counter_frame|auto_generated|counter_reg_bit\(7) ) + ( GND ) + ( \counter_frame|auto_generated|counter_comb_bita6~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_frame|auto_generated|ALT_INV_counter_reg_bit\(7),
	cin => \counter_frame|auto_generated|counter_comb_bita6~COUT\,
	sumout => \counter_frame|auto_generated|counter_comb_bita7~sumout\,
	cout => \counter_frame|auto_generated|counter_comb_bita7~COUT\);

-- Location: FF_X24_Y38_N53
\counter_frame|auto_generated|counter_reg_bit[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_frame|auto_generated|counter_comb_bita7~sumout\,
	sclr => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_frame|auto_generated|counter_reg_bit\(7));

-- Location: LABCELL_X24_Y38_N54
\counter_frame|auto_generated|counter_comb_bita8\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_frame|auto_generated|counter_comb_bita8~sumout\ = SUM(( \counter_frame|auto_generated|counter_reg_bit\(8) ) + ( GND ) + ( \counter_frame|auto_generated|counter_comb_bita7~COUT\ ))
-- \counter_frame|auto_generated|counter_comb_bita8~COUT\ = CARRY(( \counter_frame|auto_generated|counter_reg_bit\(8) ) + ( GND ) + ( \counter_frame|auto_generated|counter_comb_bita7~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_frame|auto_generated|ALT_INV_counter_reg_bit\(8),
	cin => \counter_frame|auto_generated|counter_comb_bita7~COUT\,
	sumout => \counter_frame|auto_generated|counter_comb_bita8~sumout\,
	cout => \counter_frame|auto_generated|counter_comb_bita8~COUT\);

-- Location: FF_X24_Y38_N56
\counter_frame|auto_generated|counter_reg_bit[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_frame|auto_generated|counter_comb_bita8~sumout\,
	sclr => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_frame|auto_generated|counter_reg_bit\(8));

-- Location: LABCELL_X24_Y38_N57
\counter_frame|auto_generated|counter_comb_bita9\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_frame|auto_generated|counter_comb_bita9~sumout\ = SUM(( \counter_frame|auto_generated|counter_reg_bit\(9) ) + ( GND ) + ( \counter_frame|auto_generated|counter_comb_bita8~COUT\ ))
-- \counter_frame|auto_generated|counter_comb_bita9~COUT\ = CARRY(( \counter_frame|auto_generated|counter_reg_bit\(9) ) + ( GND ) + ( \counter_frame|auto_generated|counter_comb_bita8~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_frame|auto_generated|ALT_INV_counter_reg_bit\(9),
	cin => \counter_frame|auto_generated|counter_comb_bita8~COUT\,
	sumout => \counter_frame|auto_generated|counter_comb_bita9~sumout\,
	cout => \counter_frame|auto_generated|counter_comb_bita9~COUT\);

-- Location: FF_X24_Y38_N59
\counter_frame|auto_generated|counter_reg_bit[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_frame|auto_generated|counter_comb_bita9~sumout\,
	sclr => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_frame|auto_generated|counter_reg_bit\(9));

-- Location: LABCELL_X24_Y37_N0
\counter_frame|auto_generated|counter_comb_bita10\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_frame|auto_generated|counter_comb_bita10~sumout\ = SUM(( \counter_frame|auto_generated|counter_reg_bit\(10) ) + ( GND ) + ( \counter_frame|auto_generated|counter_comb_bita9~COUT\ ))
-- \counter_frame|auto_generated|counter_comb_bita10~COUT\ = CARRY(( \counter_frame|auto_generated|counter_reg_bit\(10) ) + ( GND ) + ( \counter_frame|auto_generated|counter_comb_bita9~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_frame|auto_generated|ALT_INV_counter_reg_bit\(10),
	cin => \counter_frame|auto_generated|counter_comb_bita9~COUT\,
	sumout => \counter_frame|auto_generated|counter_comb_bita10~sumout\,
	cout => \counter_frame|auto_generated|counter_comb_bita10~COUT\);

-- Location: FF_X24_Y37_N1
\counter_frame|auto_generated|counter_reg_bit[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_frame|auto_generated|counter_comb_bita10~sumout\,
	sclr => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_frame|auto_generated|counter_reg_bit\(10));

-- Location: LABCELL_X24_Y37_N3
\counter_frame|auto_generated|counter_comb_bita11\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_frame|auto_generated|counter_comb_bita11~sumout\ = SUM(( \counter_frame|auto_generated|counter_reg_bit\(11) ) + ( GND ) + ( \counter_frame|auto_generated|counter_comb_bita10~COUT\ ))
-- \counter_frame|auto_generated|counter_comb_bita11~COUT\ = CARRY(( \counter_frame|auto_generated|counter_reg_bit\(11) ) + ( GND ) + ( \counter_frame|auto_generated|counter_comb_bita10~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_frame|auto_generated|ALT_INV_counter_reg_bit\(11),
	cin => \counter_frame|auto_generated|counter_comb_bita10~COUT\,
	sumout => \counter_frame|auto_generated|counter_comb_bita11~sumout\,
	cout => \counter_frame|auto_generated|counter_comb_bita11~COUT\);

-- Location: FF_X24_Y37_N5
\counter_frame|auto_generated|counter_reg_bit[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_frame|auto_generated|counter_comb_bita11~sumout\,
	sclr => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_frame|auto_generated|counter_reg_bit\(11));

-- Location: LABCELL_X24_Y37_N6
\counter_frame|auto_generated|counter_comb_bita12\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_frame|auto_generated|counter_comb_bita12~sumout\ = SUM(( \counter_frame|auto_generated|counter_reg_bit\(12) ) + ( GND ) + ( \counter_frame|auto_generated|counter_comb_bita11~COUT\ ))
-- \counter_frame|auto_generated|counter_comb_bita12~COUT\ = CARRY(( \counter_frame|auto_generated|counter_reg_bit\(12) ) + ( GND ) + ( \counter_frame|auto_generated|counter_comb_bita11~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_frame|auto_generated|ALT_INV_counter_reg_bit\(12),
	cin => \counter_frame|auto_generated|counter_comb_bita11~COUT\,
	sumout => \counter_frame|auto_generated|counter_comb_bita12~sumout\,
	cout => \counter_frame|auto_generated|counter_comb_bita12~COUT\);

-- Location: FF_X24_Y37_N7
\counter_frame|auto_generated|counter_reg_bit[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_frame|auto_generated|counter_comb_bita12~sumout\,
	sclr => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_frame|auto_generated|counter_reg_bit\(12));

-- Location: LABCELL_X24_Y37_N9
\counter_frame|auto_generated|counter_comb_bita13\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_frame|auto_generated|counter_comb_bita13~sumout\ = SUM(( \counter_frame|auto_generated|counter_reg_bit\(13) ) + ( GND ) + ( \counter_frame|auto_generated|counter_comb_bita12~COUT\ ))
-- \counter_frame|auto_generated|counter_comb_bita13~COUT\ = CARRY(( \counter_frame|auto_generated|counter_reg_bit\(13) ) + ( GND ) + ( \counter_frame|auto_generated|counter_comb_bita12~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_frame|auto_generated|ALT_INV_counter_reg_bit\(13),
	cin => \counter_frame|auto_generated|counter_comb_bita12~COUT\,
	sumout => \counter_frame|auto_generated|counter_comb_bita13~sumout\,
	cout => \counter_frame|auto_generated|counter_comb_bita13~COUT\);

-- Location: FF_X24_Y37_N10
\counter_frame|auto_generated|counter_reg_bit[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_frame|auto_generated|counter_comb_bita13~sumout\,
	sclr => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_frame|auto_generated|counter_reg_bit\(13));

-- Location: LABCELL_X24_Y37_N12
\counter_frame|auto_generated|counter_comb_bita14\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_frame|auto_generated|counter_comb_bita14~sumout\ = SUM(( \counter_frame|auto_generated|counter_reg_bit\(14) ) + ( GND ) + ( \counter_frame|auto_generated|counter_comb_bita13~COUT\ ))
-- \counter_frame|auto_generated|counter_comb_bita14~COUT\ = CARRY(( \counter_frame|auto_generated|counter_reg_bit\(14) ) + ( GND ) + ( \counter_frame|auto_generated|counter_comb_bita13~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_frame|auto_generated|ALT_INV_counter_reg_bit\(14),
	cin => \counter_frame|auto_generated|counter_comb_bita13~COUT\,
	sumout => \counter_frame|auto_generated|counter_comb_bita14~sumout\,
	cout => \counter_frame|auto_generated|counter_comb_bita14~COUT\);

-- Location: FF_X24_Y37_N14
\counter_frame|auto_generated|counter_reg_bit[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_frame|auto_generated|counter_comb_bita14~sumout\,
	sclr => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_frame|auto_generated|counter_reg_bit\(14));

-- Location: LABCELL_X24_Y37_N15
\counter_frame|auto_generated|counter_comb_bita15\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_frame|auto_generated|counter_comb_bita15~sumout\ = SUM(( \counter_frame|auto_generated|counter_reg_bit\(15) ) + ( GND ) + ( \counter_frame|auto_generated|counter_comb_bita14~COUT\ ))
-- \counter_frame|auto_generated|counter_comb_bita15~COUT\ = CARRY(( \counter_frame|auto_generated|counter_reg_bit\(15) ) + ( GND ) + ( \counter_frame|auto_generated|counter_comb_bita14~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_frame|auto_generated|ALT_INV_counter_reg_bit\(15),
	cin => \counter_frame|auto_generated|counter_comb_bita14~COUT\,
	sumout => \counter_frame|auto_generated|counter_comb_bita15~sumout\,
	cout => \counter_frame|auto_generated|counter_comb_bita15~COUT\);

-- Location: FF_X24_Y37_N17
\counter_frame|auto_generated|counter_reg_bit[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_frame|auto_generated|counter_comb_bita15~sumout\,
	sclr => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_frame|auto_generated|counter_reg_bit\(15));

-- Location: LABCELL_X24_Y37_N18
\counter_frame|auto_generated|counter_comb_bita16\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_frame|auto_generated|counter_comb_bita16~sumout\ = SUM(( \counter_frame|auto_generated|counter_reg_bit\(16) ) + ( GND ) + ( \counter_frame|auto_generated|counter_comb_bita15~COUT\ ))
-- \counter_frame|auto_generated|counter_comb_bita16~COUT\ = CARRY(( \counter_frame|auto_generated|counter_reg_bit\(16) ) + ( GND ) + ( \counter_frame|auto_generated|counter_comb_bita15~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_frame|auto_generated|ALT_INV_counter_reg_bit\(16),
	cin => \counter_frame|auto_generated|counter_comb_bita15~COUT\,
	sumout => \counter_frame|auto_generated|counter_comb_bita16~sumout\,
	cout => \counter_frame|auto_generated|counter_comb_bita16~COUT\);

-- Location: FF_X24_Y37_N20
\counter_frame|auto_generated|counter_reg_bit[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_frame|auto_generated|counter_comb_bita16~sumout\,
	sclr => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_frame|auto_generated|counter_reg_bit\(16));

-- Location: LABCELL_X24_Y37_N21
\counter_frame|auto_generated|counter_comb_bita17\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_frame|auto_generated|counter_comb_bita17~sumout\ = SUM(( \counter_frame|auto_generated|counter_reg_bit\(17) ) + ( GND ) + ( \counter_frame|auto_generated|counter_comb_bita16~COUT\ ))
-- \counter_frame|auto_generated|counter_comb_bita17~COUT\ = CARRY(( \counter_frame|auto_generated|counter_reg_bit\(17) ) + ( GND ) + ( \counter_frame|auto_generated|counter_comb_bita16~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_frame|auto_generated|ALT_INV_counter_reg_bit\(17),
	cin => \counter_frame|auto_generated|counter_comb_bita16~COUT\,
	sumout => \counter_frame|auto_generated|counter_comb_bita17~sumout\,
	cout => \counter_frame|auto_generated|counter_comb_bita17~COUT\);

-- Location: FF_X24_Y37_N23
\counter_frame|auto_generated|counter_reg_bit[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_frame|auto_generated|counter_comb_bita17~sumout\,
	sclr => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_frame|auto_generated|counter_reg_bit\(17));

-- Location: LABCELL_X24_Y37_N24
\counter_frame|auto_generated|counter_comb_bita18\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_frame|auto_generated|counter_comb_bita18~sumout\ = SUM(( \counter_frame|auto_generated|counter_reg_bit\(18) ) + ( GND ) + ( \counter_frame|auto_generated|counter_comb_bita17~COUT\ ))
-- \counter_frame|auto_generated|counter_comb_bita18~COUT\ = CARRY(( \counter_frame|auto_generated|counter_reg_bit\(18) ) + ( GND ) + ( \counter_frame|auto_generated|counter_comb_bita17~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_frame|auto_generated|ALT_INV_counter_reg_bit\(18),
	cin => \counter_frame|auto_generated|counter_comb_bita17~COUT\,
	sumout => \counter_frame|auto_generated|counter_comb_bita18~sumout\,
	cout => \counter_frame|auto_generated|counter_comb_bita18~COUT\);

-- Location: FF_X24_Y37_N26
\counter_frame|auto_generated|counter_reg_bit[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_frame|auto_generated|counter_comb_bita18~sumout\,
	sclr => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_frame|auto_generated|counter_reg_bit\(18));

-- Location: LABCELL_X24_Y37_N27
\counter_frame|auto_generated|counter_comb_bita19\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_frame|auto_generated|counter_comb_bita19~sumout\ = SUM(( \counter_frame|auto_generated|counter_reg_bit\(19) ) + ( GND ) + ( \counter_frame|auto_generated|counter_comb_bita18~COUT\ ))
-- \counter_frame|auto_generated|counter_comb_bita19~COUT\ = CARRY(( \counter_frame|auto_generated|counter_reg_bit\(19) ) + ( GND ) + ( \counter_frame|auto_generated|counter_comb_bita18~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_frame|auto_generated|ALT_INV_counter_reg_bit\(19),
	cin => \counter_frame|auto_generated|counter_comb_bita18~COUT\,
	sumout => \counter_frame|auto_generated|counter_comb_bita19~sumout\,
	cout => \counter_frame|auto_generated|counter_comb_bita19~COUT\);

-- Location: FF_X24_Y37_N28
\counter_frame|auto_generated|counter_reg_bit[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_frame|auto_generated|counter_comb_bita19~sumout\,
	sclr => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_frame|auto_generated|counter_reg_bit\(19));

-- Location: LABCELL_X24_Y37_N30
\counter_frame|auto_generated|counter_comb_bita20\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_frame|auto_generated|counter_comb_bita20~sumout\ = SUM(( \counter_frame|auto_generated|counter_reg_bit\(20) ) + ( GND ) + ( \counter_frame|auto_generated|counter_comb_bita19~COUT\ ))
-- \counter_frame|auto_generated|counter_comb_bita20~COUT\ = CARRY(( \counter_frame|auto_generated|counter_reg_bit\(20) ) + ( GND ) + ( \counter_frame|auto_generated|counter_comb_bita19~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_frame|auto_generated|ALT_INV_counter_reg_bit\(20),
	cin => \counter_frame|auto_generated|counter_comb_bita19~COUT\,
	sumout => \counter_frame|auto_generated|counter_comb_bita20~sumout\,
	cout => \counter_frame|auto_generated|counter_comb_bita20~COUT\);

-- Location: FF_X24_Y37_N32
\counter_frame|auto_generated|counter_reg_bit[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_frame|auto_generated|counter_comb_bita20~sumout\,
	sclr => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_frame|auto_generated|counter_reg_bit\(20));

-- Location: LABCELL_X24_Y37_N33
\counter_frame|auto_generated|counter_comb_bita21\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_frame|auto_generated|counter_comb_bita21~sumout\ = SUM(( \counter_frame|auto_generated|counter_reg_bit\(21) ) + ( GND ) + ( \counter_frame|auto_generated|counter_comb_bita20~COUT\ ))
-- \counter_frame|auto_generated|counter_comb_bita21~COUT\ = CARRY(( \counter_frame|auto_generated|counter_reg_bit\(21) ) + ( GND ) + ( \counter_frame|auto_generated|counter_comb_bita20~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_frame|auto_generated|ALT_INV_counter_reg_bit\(21),
	cin => \counter_frame|auto_generated|counter_comb_bita20~COUT\,
	sumout => \counter_frame|auto_generated|counter_comb_bita21~sumout\,
	cout => \counter_frame|auto_generated|counter_comb_bita21~COUT\);

-- Location: FF_X24_Y37_N35
\counter_frame|auto_generated|counter_reg_bit[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_frame|auto_generated|counter_comb_bita21~sumout\,
	sclr => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_frame|auto_generated|counter_reg_bit\(21));

-- Location: LABCELL_X24_Y37_N36
\counter_frame|auto_generated|counter_comb_bita22\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_frame|auto_generated|counter_comb_bita22~sumout\ = SUM(( \counter_frame|auto_generated|counter_reg_bit\(22) ) + ( GND ) + ( \counter_frame|auto_generated|counter_comb_bita21~COUT\ ))
-- \counter_frame|auto_generated|counter_comb_bita22~COUT\ = CARRY(( \counter_frame|auto_generated|counter_reg_bit\(22) ) + ( GND ) + ( \counter_frame|auto_generated|counter_comb_bita21~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_frame|auto_generated|ALT_INV_counter_reg_bit\(22),
	cin => \counter_frame|auto_generated|counter_comb_bita21~COUT\,
	sumout => \counter_frame|auto_generated|counter_comb_bita22~sumout\,
	cout => \counter_frame|auto_generated|counter_comb_bita22~COUT\);

-- Location: FF_X24_Y37_N38
\counter_frame|auto_generated|counter_reg_bit[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_frame|auto_generated|counter_comb_bita22~sumout\,
	sclr => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_frame|auto_generated|counter_reg_bit\(22));

-- Location: LABCELL_X24_Y37_N39
\counter_frame|auto_generated|counter_comb_bita23\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_frame|auto_generated|counter_comb_bita23~sumout\ = SUM(( \counter_frame|auto_generated|counter_reg_bit\(23) ) + ( GND ) + ( \counter_frame|auto_generated|counter_comb_bita22~COUT\ ))
-- \counter_frame|auto_generated|counter_comb_bita23~COUT\ = CARRY(( \counter_frame|auto_generated|counter_reg_bit\(23) ) + ( GND ) + ( \counter_frame|auto_generated|counter_comb_bita22~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_frame|auto_generated|ALT_INV_counter_reg_bit\(23),
	cin => \counter_frame|auto_generated|counter_comb_bita22~COUT\,
	sumout => \counter_frame|auto_generated|counter_comb_bita23~sumout\,
	cout => \counter_frame|auto_generated|counter_comb_bita23~COUT\);

-- Location: FF_X24_Y37_N41
\counter_frame|auto_generated|counter_reg_bit[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_frame|auto_generated|counter_comb_bita23~sumout\,
	sclr => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_frame|auto_generated|counter_reg_bit\(23));

-- Location: LABCELL_X24_Y37_N42
\counter_frame|auto_generated|counter_comb_bita24\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_frame|auto_generated|counter_comb_bita24~sumout\ = SUM(( \counter_frame|auto_generated|counter_reg_bit\(24) ) + ( GND ) + ( \counter_frame|auto_generated|counter_comb_bita23~COUT\ ))
-- \counter_frame|auto_generated|counter_comb_bita24~COUT\ = CARRY(( \counter_frame|auto_generated|counter_reg_bit\(24) ) + ( GND ) + ( \counter_frame|auto_generated|counter_comb_bita23~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_frame|auto_generated|ALT_INV_counter_reg_bit\(24),
	cin => \counter_frame|auto_generated|counter_comb_bita23~COUT\,
	sumout => \counter_frame|auto_generated|counter_comb_bita24~sumout\,
	cout => \counter_frame|auto_generated|counter_comb_bita24~COUT\);

-- Location: FF_X24_Y37_N44
\counter_frame|auto_generated|counter_reg_bit[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_frame|auto_generated|counter_comb_bita24~sumout\,
	sclr => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_frame|auto_generated|counter_reg_bit\(24));

-- Location: LABCELL_X24_Y37_N45
\counter_frame|auto_generated|counter_comb_bita25\ : cyclonev_lcell_comb
-- Equation(s):
-- \counter_frame|auto_generated|counter_comb_bita25~sumout\ = SUM(( \counter_frame|auto_generated|counter_reg_bit\(25) ) + ( GND ) + ( \counter_frame|auto_generated|counter_comb_bita24~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \counter_frame|auto_generated|ALT_INV_counter_reg_bit\(25),
	cin => \counter_frame|auto_generated|counter_comb_bita24~COUT\,
	sumout => \counter_frame|auto_generated|counter_comb_bita25~sumout\);

-- Location: FF_X24_Y37_N47
\counter_frame|auto_generated|counter_reg_bit[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \counter_frame|auto_generated|counter_comb_bita25~sumout\,
	sclr => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counter_frame|auto_generated|counter_reg_bit\(25));

-- Location: LABCELL_X24_Y37_N48
\Equal0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal0~3_combout\ = ( !\counter_frame|auto_generated|counter_reg_bit\(25) & ( !\counter_frame|auto_generated|counter_reg_bit\(24) & ( (!\counter_frame|auto_generated|counter_reg_bit\(22) & (\counter_frame|auto_generated|counter_reg_bit\(20) & 
-- (!\counter_frame|auto_generated|counter_reg_bit\(21) & !\counter_frame|auto_generated|counter_reg_bit\(23)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \counter_frame|auto_generated|ALT_INV_counter_reg_bit\(22),
	datab => \counter_frame|auto_generated|ALT_INV_counter_reg_bit\(20),
	datac => \counter_frame|auto_generated|ALT_INV_counter_reg_bit\(21),
	datad => \counter_frame|auto_generated|ALT_INV_counter_reg_bit\(23),
	datae => \counter_frame|auto_generated|ALT_INV_counter_reg_bit\(25),
	dataf => \counter_frame|auto_generated|ALT_INV_counter_reg_bit\(24),
	combout => \Equal0~3_combout\);

-- Location: LABCELL_X24_Y37_N54
\Equal0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal0~4_combout\ = ( \counter_frame|auto_generated|counter_reg_bit\(17) & ( !\counter_frame|auto_generated|counter_reg_bit\(19) & ( (\counter_frame|auto_generated|counter_reg_bit\(18) & (\counter_frame|auto_generated|counter_reg_bit\(15) & 
-- (\counter_frame|auto_generated|counter_reg_bit\(16) & \counter_frame|auto_generated|counter_reg_bit\(14)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \counter_frame|auto_generated|ALT_INV_counter_reg_bit\(18),
	datab => \counter_frame|auto_generated|ALT_INV_counter_reg_bit\(15),
	datac => \counter_frame|auto_generated|ALT_INV_counter_reg_bit\(16),
	datad => \counter_frame|auto_generated|ALT_INV_counter_reg_bit\(14),
	datae => \counter_frame|auto_generated|ALT_INV_counter_reg_bit\(17),
	dataf => \counter_frame|auto_generated|ALT_INV_counter_reg_bit\(19),
	combout => \Equal0~4_combout\);

-- Location: LABCELL_X24_Y38_N18
\Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal0~2_combout\ = ( \counter_frame|auto_generated|counter_reg_bit\(9) & ( \counter_frame|auto_generated|counter_reg_bit\(10) & ( (\counter_frame|auto_generated|counter_reg_bit\(8) & (!\counter_frame|auto_generated|counter_reg_bit\(13) & 
-- (!\counter_frame|auto_generated|counter_reg_bit\(11) & \counter_frame|auto_generated|counter_reg_bit\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \counter_frame|auto_generated|ALT_INV_counter_reg_bit\(8),
	datab => \counter_frame|auto_generated|ALT_INV_counter_reg_bit\(13),
	datac => \counter_frame|auto_generated|ALT_INV_counter_reg_bit\(11),
	datad => \counter_frame|auto_generated|ALT_INV_counter_reg_bit\(12),
	datae => \counter_frame|auto_generated|ALT_INV_counter_reg_bit\(9),
	dataf => \counter_frame|auto_generated|ALT_INV_counter_reg_bit\(10),
	combout => \Equal0~2_combout\);

-- Location: LABCELL_X24_Y38_N24
\Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal0~1_combout\ = ( !\counter_frame|auto_generated|counter_reg_bit\(5) & ( \counter_frame|auto_generated|counter_reg_bit\(7) & ( (!\counter_frame|auto_generated|counter_reg_bit\(6) & (!\counter_frame|auto_generated|counter_reg_bit\(3) & 
-- (!\counter_frame|auto_generated|counter_reg_bit\(2) & !\counter_frame|auto_generated|counter_reg_bit\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \counter_frame|auto_generated|ALT_INV_counter_reg_bit\(6),
	datab => \counter_frame|auto_generated|ALT_INV_counter_reg_bit\(3),
	datac => \counter_frame|auto_generated|ALT_INV_counter_reg_bit\(2),
	datad => \counter_frame|auto_generated|ALT_INV_counter_reg_bit\(4),
	datae => \counter_frame|auto_generated|ALT_INV_counter_reg_bit\(5),
	dataf => \counter_frame|auto_generated|ALT_INV_counter_reg_bit\(7),
	combout => \Equal0~1_combout\);

-- Location: LABCELL_X23_Y37_N27
\Equal0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal0~5_combout\ = ( \Equal0~1_combout\ & ( (\Equal0~0_combout\ & (\Equal0~3_combout\ & (\Equal0~4_combout\ & \Equal0~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Equal0~0_combout\,
	datab => \ALT_INV_Equal0~3_combout\,
	datac => \ALT_INV_Equal0~4_combout\,
	datad => \ALT_INV_Equal0~2_combout\,
	dataf => \ALT_INV_Equal0~1_combout\,
	combout => \Equal0~5_combout\);

-- Location: FF_X12_Y37_N50
\level[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \level~2_combout\,
	clrn => \rst_n~input_o\,
	ena => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => level(0));

-- Location: LABCELL_X12_Y37_N33
\level~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \level~3_combout\ = ( level(0) & ( (\result~12_combout\ & level(1)) ) ) # ( !level(0) & ( (\result~12_combout\ & !level(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000000000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_result~12_combout\,
	datad => ALT_INV_level(1),
	dataf => ALT_INV_level(0),
	combout => \level~3_combout\);

-- Location: LABCELL_X11_Y41_N6
\LessThan8~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan8~2_combout\ = ( !\Add15~17_sumout\ & ( !\Add15~9_sumout\ & ( (!\LessThan8~0_combout\ & (!\Add15~5_sumout\ & !\Add15~13_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LessThan8~0_combout\,
	datab => \ALT_INV_Add15~5_sumout\,
	datac => \ALT_INV_Add15~13_sumout\,
	datae => \ALT_INV_Add15~17_sumout\,
	dataf => \ALT_INV_Add15~9_sumout\,
	combout => \LessThan8~2_combout\);

-- Location: LABCELL_X12_Y37_N54
\level[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \level[1]~1_combout\ = ( \Equal6~0_combout\ & ( \Equal0~5_combout\ & ( ((\Add15~1_sumout\ & (ball_vertical_speed(1) & !\LessThan8~2_combout\))) # (\result~12_combout\) ) ) ) # ( !\Equal6~0_combout\ & ( \Equal0~5_combout\ & ( \result~12_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110001111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add15~1_sumout\,
	datab => ALT_INV_ball_vertical_speed(1),
	datac => \ALT_INV_result~12_combout\,
	datad => \ALT_INV_LessThan8~2_combout\,
	datae => \ALT_INV_Equal6~0_combout\,
	dataf => \ALT_INV_Equal0~5_combout\,
	combout => \level[1]~1_combout\);

-- Location: FF_X12_Y37_N35
\level[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \level~3_combout\,
	clrn => \rst_n~input_o\,
	ena => \level[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => level(1));

-- Location: LABCELL_X12_Y37_N30
\level~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \level~0_combout\ = ( level(0) & ( (\result~12_combout\ & level(2)) ) ) # ( !level(0) & ( (\result~12_combout\ & (!level(1) $ (!level(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101010000000001010101000000000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_result~12_combout\,
	datac => ALT_INV_level(1),
	datad => ALT_INV_level(2),
	dataf => ALT_INV_level(0),
	combout => \level~0_combout\);

-- Location: FF_X12_Y37_N31
\level[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \level~0_combout\,
	clrn => \rst_n~input_o\,
	ena => \level[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => level(2));

-- Location: LABCELL_X12_Y37_N9
\Equal11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal11~0_combout\ = ( level(2) & ( (level(1) & !level(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_level(1),
	datac => ALT_INV_level(0),
	dataf => ALT_INV_level(2),
	combout => \Equal11~0_combout\);

-- Location: LABCELL_X12_Y37_N12
\score[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \score[2]~0_combout\ = ( \Equal11~0_combout\ & ( \result~12_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_result~12_combout\,
	dataf => \ALT_INV_Equal11~0_combout\,
	combout => \score[2]~0_combout\);

-- Location: MLABCELL_X15_Y36_N18
\life~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \life~3_combout\ = ( !life(0) & ( !\score[2]~0_combout\ & ( !\Equal6~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Equal6~0_combout\,
	datae => ALT_INV_life(0),
	dataf => \ALT_INV_score[2]~0_combout\,
	combout => \life~3_combout\);

-- Location: LABCELL_X12_Y37_N36
\life[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \life[2]~2_combout\ = ( \result~12_combout\ & ( \Equal11~0_combout\ & ( \Equal0~5_combout\ ) ) ) # ( !\result~12_combout\ & ( \Equal11~0_combout\ & ( (ball_vertical_speed(1) & (\Equal0~5_combout\ & (\Add15~1_sumout\ & !\LessThan8~2_combout\))) ) ) ) # ( 
-- \result~12_combout\ & ( !\Equal11~0_combout\ & ( (ball_vertical_speed(1) & (\Equal0~5_combout\ & (\Add15~1_sumout\ & !\LessThan8~2_combout\))) ) ) ) # ( !\result~12_combout\ & ( !\Equal11~0_combout\ & ( (ball_vertical_speed(1) & (\Equal0~5_combout\ & 
-- (\Add15~1_sumout\ & !\LessThan8~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000000010000000000000001000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_ball_vertical_speed(1),
	datab => \ALT_INV_Equal0~5_combout\,
	datac => \ALT_INV_Add15~1_sumout\,
	datad => \ALT_INV_LessThan8~2_combout\,
	datae => \ALT_INV_result~12_combout\,
	dataf => \ALT_INV_Equal11~0_combout\,
	combout => \life[2]~2_combout\);

-- Location: FF_X15_Y36_N19
\life[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \life~3_combout\,
	clrn => \rst_n~input_o\,
	ena => \life[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => life(0));

-- Location: LABCELL_X12_Y37_N24
\life~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \life~0_combout\ = ( \LessThan8~1_combout\ & ( (!\score[2]~0_combout\ & (!life(1) $ (((!life(0)) # (!ball_vertical_speed(1)))))) ) ) # ( !\LessThan8~1_combout\ & ( (!\score[2]~0_combout\ & life(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000000100110010000000010011001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_life(0),
	datab => \ALT_INV_score[2]~0_combout\,
	datac => ALT_INV_ball_vertical_speed(1),
	datad => ALT_INV_life(1),
	dataf => \ALT_INV_LessThan8~1_combout\,
	combout => \life~0_combout\);

-- Location: FF_X12_Y37_N26
\life[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \life~0_combout\,
	clrn => \rst_n~input_o\,
	ena => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => life(1));

-- Location: MLABCELL_X15_Y36_N36
\life~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \life~1_combout\ = ( life(2) & ( life(0) & ( (!\score[2]~0_combout\ & life(1)) ) ) ) # ( !life(2) & ( life(0) & ( (!\score[2]~0_combout\ & !life(1)) ) ) ) # ( life(2) & ( !life(0) & ( (!\score[2]~0_combout\ & life(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011000000110011000000110000000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_score[2]~0_combout\,
	datac => ALT_INV_life(1),
	datae => ALT_INV_life(2),
	dataf => ALT_INV_life(0),
	combout => \life~1_combout\);

-- Location: FF_X15_Y36_N37
\life[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \life~1_combout\,
	clrn => \rst_n~input_o\,
	ena => \life[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => life(2));

-- Location: LABCELL_X12_Y37_N27
\Equal6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal6~0_combout\ = ( !life(1) & ( (!life(0) & life(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_life(0),
	datac => ALT_INV_life(2),
	dataf => ALT_INV_life(1),
	combout => \Equal6~0_combout\);

-- Location: LABCELL_X12_Y37_N15
\blocks~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~4_combout\ = ( \LessThan8~1_combout\ & ( \Equal6~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Equal6~0_combout\,
	dataf => \ALT_INV_LessThan8~1_combout\,
	combout => \blocks~4_combout\);

-- Location: FF_X17_Y39_N55
\ball_horizontal_speed[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ball_horizontal_speed[1]~1_combout\,
	clrn => \rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ball_horizontal_speed(1));

-- Location: LABCELL_X17_Y39_N27
\ball_next_col~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ball_next_col~5_combout\ = (!\ball_horizontal_speed[1]~0_combout\ & \Add6~13_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_ball_horizontal_speed[1]~0_combout\,
	datac => \ALT_INV_Add6~13_sumout\,
	combout => \ball_next_col~5_combout\);

-- Location: FF_X17_Y39_N29
\ball_col[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ball_next_col~5_combout\,
	clrn => \rst_n~input_o\,
	ena => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ball_col(2));

-- Location: LABCELL_X17_Y39_N30
\Add6~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add6~25_sumout\ = SUM(( !ball_col(0) ) + ( VCC ) + ( !VCC ))
-- \Add6~26\ = CARRY(( !ball_col(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_ball_col(0),
	cin => GND,
	sumout => \Add6~25_sumout\,
	cout => \Add6~26\);

-- Location: LABCELL_X17_Y39_N21
\ball_next_col~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ball_next_col~0_combout\ = ( !\ball_horizontal_speed[1]~0_combout\ & ( !\Add6~25_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add6~25_sumout\,
	dataf => \ALT_INV_ball_horizontal_speed[1]~0_combout\,
	combout => \ball_next_col~0_combout\);

-- Location: FF_X17_Y39_N23
\ball_col[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ball_next_col~0_combout\,
	clrn => \rst_n~input_o\,
	ena => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ball_col(0));

-- Location: LABCELL_X17_Y39_N33
\Add6~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add6~9_sumout\ = SUM(( !\ball_horizontal_speed[1]~DUPLICATE_q\ ) + ( \ball_col[1]~DUPLICATE_q\ ) + ( \Add6~26\ ))
-- \Add6~10\ = CARRY(( !\ball_horizontal_speed[1]~DUPLICATE_q\ ) + ( \ball_col[1]~DUPLICATE_q\ ) + ( \Add6~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_ball_col[1]~DUPLICATE_q\,
	datad => \ALT_INV_ball_horizontal_speed[1]~DUPLICATE_q\,
	cin => \Add6~26\,
	sumout => \Add6~9_sumout\,
	cout => \Add6~10\);

-- Location: LABCELL_X16_Y39_N57
\ball_next_col~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ball_next_col~3_combout\ = ( \Add6~9_sumout\ & ( !\ball_horizontal_speed[1]~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_ball_horizontal_speed[1]~0_combout\,
	dataf => \ALT_INV_Add6~9_sumout\,
	combout => \ball_next_col~3_combout\);

-- Location: FF_X16_Y39_N58
\ball_col[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ball_next_col~3_combout\,
	clrn => \rst_n~input_o\,
	ena => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ball_col[1]~DUPLICATE_q\);

-- Location: LABCELL_X17_Y39_N36
\Add6~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add6~13_sumout\ = SUM(( ball_col(2) ) + ( !\ball_horizontal_speed[1]~DUPLICATE_q\ ) + ( \Add6~10\ ))
-- \Add6~14\ = CARRY(( ball_col(2) ) + ( !\ball_horizontal_speed[1]~DUPLICATE_q\ ) + ( \Add6~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_ball_horizontal_speed[1]~DUPLICATE_q\,
	datad => ALT_INV_ball_col(2),
	cin => \Add6~10\,
	sumout => \Add6~13_sumout\,
	cout => \Add6~14\);

-- Location: LABCELL_X17_Y39_N39
\Add6~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add6~5_sumout\ = SUM(( !\ball_horizontal_speed[1]~DUPLICATE_q\ ) + ( \ball_col[3]~DUPLICATE_q\ ) + ( \Add6~14\ ))
-- \Add6~6\ = CARRY(( !\ball_horizontal_speed[1]~DUPLICATE_q\ ) + ( \ball_col[3]~DUPLICATE_q\ ) + ( \Add6~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_ball_col[3]~DUPLICATE_q\,
	datad => \ALT_INV_ball_horizontal_speed[1]~DUPLICATE_q\,
	cin => \Add6~14\,
	sumout => \Add6~5_sumout\,
	cout => \Add6~6\);

-- Location: LABCELL_X17_Y39_N24
\ball_next_col~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ball_next_col~4_combout\ = ( \Add6~5_sumout\ & ( !\ball_horizontal_speed[1]~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_ball_horizontal_speed[1]~0_combout\,
	dataf => \ALT_INV_Add6~5_sumout\,
	combout => \ball_next_col~4_combout\);

-- Location: FF_X17_Y39_N25
\ball_col[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ball_next_col~4_combout\,
	clrn => \rst_n~input_o\,
	ena => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ball_col[3]~DUPLICATE_q\);

-- Location: LABCELL_X17_Y39_N42
\Add6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add6~1_sumout\ = SUM(( !\ball_horizontal_speed[1]~DUPLICATE_q\ ) + ( !ball_col(4) ) + ( \Add6~6\ ))
-- \Add6~2\ = CARRY(( !\ball_horizontal_speed[1]~DUPLICATE_q\ ) + ( !ball_col(4) ) + ( \Add6~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_ball_col(4),
	datad => \ALT_INV_ball_horizontal_speed[1]~DUPLICATE_q\,
	cin => \Add6~6\,
	sumout => \Add6~1_sumout\,
	cout => \Add6~2\);

-- Location: LABCELL_X16_Y39_N51
\ball_next_col~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ball_next_col~6_combout\ = ( !\Add6~1_sumout\ & ( !\ball_horizontal_speed[1]~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_ball_horizontal_speed[1]~0_combout\,
	dataf => \ALT_INV_Add6~1_sumout\,
	combout => \ball_next_col~6_combout\);

-- Location: FF_X16_Y39_N52
\ball_col[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ball_next_col~6_combout\,
	clrn => \rst_n~input_o\,
	ena => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ball_col(4));

-- Location: LABCELL_X17_Y39_N45
\Add6~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add6~17_sumout\ = SUM(( !ball_col(5) ) + ( !\ball_horizontal_speed[1]~DUPLICATE_q\ ) + ( \Add6~2\ ))
-- \Add6~18\ = CARRY(( !ball_col(5) ) + ( !\ball_horizontal_speed[1]~DUPLICATE_q\ ) + ( \Add6~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ball_horizontal_speed[1]~DUPLICATE_q\,
	datad => ALT_INV_ball_col(5),
	cin => \Add6~2\,
	sumout => \Add6~17_sumout\,
	cout => \Add6~18\);

-- Location: LABCELL_X18_Y38_N24
\ball_next_col~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ball_next_col~1_combout\ = ( !\ball_horizontal_speed[1]~0_combout\ & ( !\Add6~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add6~17_sumout\,
	dataf => \ALT_INV_ball_horizontal_speed[1]~0_combout\,
	combout => \ball_next_col~1_combout\);

-- Location: FF_X18_Y38_N26
\ball_col[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ball_next_col~1_combout\,
	clrn => \rst_n~input_o\,
	ena => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ball_col(5));

-- Location: LABCELL_X17_Y39_N48
\Add6~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add6~21_sumout\ = SUM(( \ball_col[6]~DUPLICATE_q\ ) + ( !\ball_horizontal_speed[1]~DUPLICATE_q\ ) + ( \Add6~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_ball_horizontal_speed[1]~DUPLICATE_q\,
	datad => \ALT_INV_ball_col[6]~DUPLICATE_q\,
	cin => \Add6~18\,
	sumout => \Add6~21_sumout\);

-- Location: LABCELL_X18_Y38_N57
\ball_next_col~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ball_next_col~2_combout\ = ( !\ball_horizontal_speed[1]~0_combout\ & ( \Add6~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add6~21_sumout\,
	dataf => \ALT_INV_ball_horizontal_speed[1]~0_combout\,
	combout => \ball_next_col~2_combout\);

-- Location: FF_X18_Y38_N58
\ball_col[6]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ball_next_col~2_combout\,
	clrn => \rst_n~input_o\,
	ena => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ball_col[6]~DUPLICATE_q\);

-- Location: FF_X17_Y39_N26
\ball_col[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ball_next_col~4_combout\,
	clrn => \rst_n~input_o\,
	ena => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ball_col(3));

-- Location: LABCELL_X17_Y39_N0
\Add7~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add7~22_cout\ = CARRY(( \ball_col[1]~DUPLICATE_q\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_ball_col[1]~DUPLICATE_q\,
	cin => GND,
	cout => \Add7~22_cout\);

-- Location: LABCELL_X17_Y39_N3
\Add7~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add7~17_sumout\ = SUM(( ball_col(2) ) + ( VCC ) + ( \Add7~22_cout\ ))
-- \Add7~18\ = CARRY(( ball_col(2) ) + ( VCC ) + ( \Add7~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_ball_col(2),
	cin => \Add7~22_cout\,
	sumout => \Add7~17_sumout\,
	cout => \Add7~18\);

-- Location: LABCELL_X17_Y39_N6
\Add7~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add7~13_sumout\ = SUM(( ball_col(3) ) + ( VCC ) + ( \Add7~18\ ))
-- \Add7~14\ = CARRY(( ball_col(3) ) + ( VCC ) + ( \Add7~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_ball_col(3),
	cin => \Add7~18\,
	sumout => \Add7~13_sumout\,
	cout => \Add7~14\);

-- Location: LABCELL_X17_Y39_N9
\Add7~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add7~9_sumout\ = SUM(( !ball_col(4) ) + ( VCC ) + ( \Add7~14\ ))
-- \Add7~10\ = CARRY(( !ball_col(4) ) + ( VCC ) + ( \Add7~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_ball_col(4),
	cin => \Add7~14\,
	sumout => \Add7~9_sumout\,
	cout => \Add7~10\);

-- Location: LABCELL_X17_Y39_N12
\Add7~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add7~5_sumout\ = SUM(( !ball_col(5) ) + ( VCC ) + ( \Add7~10\ ))
-- \Add7~6\ = CARRY(( !ball_col(5) ) + ( VCC ) + ( \Add7~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_ball_col(5),
	cin => \Add7~10\,
	sumout => \Add7~5_sumout\,
	cout => \Add7~6\);

-- Location: LABCELL_X17_Y39_N15
\Add7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add7~1_sumout\ = SUM(( \ball_col[6]~DUPLICATE_q\ ) + ( VCC ) + ( \Add7~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_ball_col[6]~DUPLICATE_q\,
	cin => \Add7~6\,
	sumout => \Add7~1_sumout\);

-- Location: LABCELL_X18_Y39_N18
\LessThan4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan4~0_combout\ = ( !\Add7~13_sumout\ & ( !\Add7~9_sumout\ & ( (\ball_col[1]~DUPLICATE_q\ & !\Add7~17_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_ball_col[1]~DUPLICATE_q\,
	datad => \ALT_INV_Add7~17_sumout\,
	datae => \ALT_INV_Add7~13_sumout\,
	dataf => \ALT_INV_Add7~9_sumout\,
	combout => \LessThan4~0_combout\);

-- Location: LABCELL_X18_Y37_N57
\blocks~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~6_combout\ = ( \Add7~5_sumout\ ) # ( !\Add7~5_sumout\ & ( (!\LessThan4~0_combout\) # (\Add7~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010111110101111101011111010111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add7~1_sumout\,
	datac => \ALT_INV_LessThan4~0_combout\,
	dataf => \ALT_INV_Add7~5_sumout\,
	combout => \blocks~6_combout\);

-- Location: FF_X17_Y39_N22
\ball_col[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ball_next_col~0_combout\,
	clrn => \rst_n~input_o\,
	ena => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ball_col[0]~DUPLICATE_q\);

-- Location: LABCELL_X17_Y38_N0
\Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~25_sumout\ = SUM(( !\ball_col[0]~DUPLICATE_q\ ) + ( VCC ) + ( !VCC ))
-- \Add0~26\ = CARRY(( !\ball_col[0]~DUPLICATE_q\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_ball_col[0]~DUPLICATE_q\,
	cin => GND,
	sumout => \Add0~25_sumout\,
	cout => \Add0~26\);

-- Location: LABCELL_X17_Y38_N3
\Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~21_sumout\ = SUM(( \ball_col[1]~DUPLICATE_q\ ) + ( GND ) + ( \Add0~26\ ))
-- \Add0~22\ = CARRY(( \ball_col[1]~DUPLICATE_q\ ) + ( GND ) + ( \Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_ball_col[1]~DUPLICATE_q\,
	cin => \Add0~26\,
	sumout => \Add0~21_sumout\,
	cout => \Add0~22\);

-- Location: LABCELL_X17_Y38_N6
\Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~1_sumout\ = SUM(( ball_col(2) ) + ( GND ) + ( \Add0~22\ ))
-- \Add0~2\ = CARRY(( ball_col(2) ) + ( GND ) + ( \Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_ball_col(2),
	cin => \Add0~22\,
	sumout => \Add0~1_sumout\,
	cout => \Add0~2\);

-- Location: LABCELL_X17_Y38_N9
\Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~5_sumout\ = SUM(( ball_col(3) ) + ( GND ) + ( \Add0~2\ ))
-- \Add0~6\ = CARRY(( ball_col(3) ) + ( GND ) + ( \Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_ball_col(3),
	cin => \Add0~2\,
	sumout => \Add0~5_sumout\,
	cout => \Add0~6\);

-- Location: LABCELL_X17_Y38_N12
\Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~9_sumout\ = SUM(( !ball_col(4) ) + ( GND ) + ( \Add0~6\ ))
-- \Add0~10\ = CARRY(( !ball_col(4) ) + ( GND ) + ( \Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_ball_col(4),
	cin => \Add0~6\,
	sumout => \Add0~9_sumout\,
	cout => \Add0~10\);

-- Location: LABCELL_X17_Y38_N15
\Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~13_sumout\ = SUM(( !ball_col(5) ) + ( GND ) + ( \Add0~10\ ))
-- \Add0~14\ = CARRY(( !ball_col(5) ) + ( GND ) + ( \Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_ball_col(5),
	cin => \Add0~10\,
	sumout => \Add0~13_sumout\,
	cout => \Add0~14\);

-- Location: LABCELL_X17_Y38_N30
\Add1~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~22_cout\ = CARRY(( \Add0~21_sumout\ ) + ( \Add0~25_sumout\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~25_sumout\,
	datad => \ALT_INV_Add0~21_sumout\,
	cin => GND,
	cout => \Add1~22_cout\);

-- Location: LABCELL_X17_Y38_N33
\Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~1_sumout\ = SUM(( \Add0~1_sumout\ ) + ( GND ) + ( \Add1~22_cout\ ))
-- \Add1~2\ = CARRY(( \Add0~1_sumout\ ) + ( GND ) + ( \Add1~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~1_sumout\,
	cin => \Add1~22_cout\,
	sumout => \Add1~1_sumout\,
	cout => \Add1~2\);

-- Location: LABCELL_X17_Y38_N36
\Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~5_sumout\ = SUM(( \Add0~5_sumout\ ) + ( GND ) + ( \Add1~2\ ))
-- \Add1~6\ = CARRY(( \Add0~5_sumout\ ) + ( GND ) + ( \Add1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Add0~5_sumout\,
	cin => \Add1~2\,
	sumout => \Add1~5_sumout\,
	cout => \Add1~6\);

-- Location: LABCELL_X17_Y38_N39
\Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~9_sumout\ = SUM(( \Add0~9_sumout\ ) + ( GND ) + ( \Add1~6\ ))
-- \Add1~10\ = CARRY(( \Add0~9_sumout\ ) + ( GND ) + ( \Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~9_sumout\,
	cin => \Add1~6\,
	sumout => \Add1~9_sumout\,
	cout => \Add1~10\);

-- Location: LABCELL_X17_Y38_N42
\Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~13_sumout\ = SUM(( \Add0~13_sumout\ ) + ( GND ) + ( \Add1~10\ ))
-- \Add1~14\ = CARRY(( \Add0~13_sumout\ ) + ( GND ) + ( \Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add0~13_sumout\,
	cin => \Add1~10\,
	sumout => \Add1~13_sumout\,
	cout => \Add1~14\);

-- Location: FF_X18_Y38_N59
\ball_col[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ball_next_col~2_combout\,
	clrn => \rst_n~input_o\,
	ena => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ball_col(6));

-- Location: LABCELL_X17_Y38_N18
\Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~17_sumout\ = SUM(( ball_col(6) ) + ( GND ) + ( \Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_ball_col(6),
	cin => \Add0~14\,
	sumout => \Add0~17_sumout\);

-- Location: LABCELL_X17_Y38_N45
\Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~17_sumout\ = SUM(( \Add0~17_sumout\ ) + ( GND ) + ( \Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add0~17_sumout\,
	cin => \Add1~14\,
	sumout => \Add1~17_sumout\);

-- Location: LABCELL_X17_Y38_N48
\LessThan1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan1~0_combout\ = ( \Add1~5_sumout\ & ( \Add1~9_sumout\ & ( (\Add1~13_sumout\ & \Add1~17_sumout\) ) ) ) # ( !\Add1~5_sumout\ & ( \Add1~9_sumout\ & ( (\Add1~13_sumout\ & \Add1~17_sumout\) ) ) ) # ( \Add1~5_sumout\ & ( !\Add1~9_sumout\ & ( 
-- (\Add1~13_sumout\ & \Add1~17_sumout\) ) ) ) # ( !\Add1~5_sumout\ & ( !\Add1~9_sumout\ & ( (\Add1~13_sumout\ & (\Add1~17_sumout\ & ((!\ball_col[1]~DUPLICATE_q\) # (\Add1~1_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100011000000000011001100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ball_col[1]~DUPLICATE_q\,
	datab => \ALT_INV_Add1~13_sumout\,
	datac => \ALT_INV_Add1~1_sumout\,
	datad => \ALT_INV_Add1~17_sumout\,
	datae => \ALT_INV_Add1~5_sumout\,
	dataf => \ALT_INV_Add1~9_sumout\,
	combout => \LessThan1~0_combout\);

-- Location: LABCELL_X19_Y38_N21
\score[2]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \score[2]~1_combout\ = ( \LessThan1~0_combout\ & ( (!ball_horizontal_speed(1) & \blocks~6_combout\) ) ) # ( !\LessThan1~0_combout\ & ( (\blocks~6_combout\) # (ball_horizontal_speed(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010111111111010101011111111100000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_ball_horizontal_speed(1),
	datad => \ALT_INV_blocks~6_combout\,
	dataf => \ALT_INV_LessThan1~0_combout\,
	combout => \score[2]~1_combout\);

-- Location: LABCELL_X18_Y41_N48
\LessThan14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan14~0_combout\ = ( !\Add6~9_sumout\ & ( !\Add6~5_sumout\ & ( !\Add6~13_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add6~13_sumout\,
	datae => \ALT_INV_Add6~9_sumout\,
	dataf => \ALT_INV_Add6~5_sumout\,
	combout => \LessThan14~0_combout\);

-- Location: LABCELL_X18_Y41_N15
\find_block_index~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \find_block_index~0_combout\ = ( \LessThan14~0_combout\ & ( (!\Add6~1_sumout\ & (!\Add6~21_sumout\ & !\Add6~17_sumout\)) # (\Add6~1_sumout\ & (\Add6~21_sumout\ & \Add6~17_sumout\)) ) ) # ( !\LessThan14~0_combout\ & ( (\Add6~21_sumout\ & \Add6~17_sumout\) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111110100000000001011010000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add6~1_sumout\,
	datac => \ALT_INV_Add6~21_sumout\,
	datad => \ALT_INV_Add6~17_sumout\,
	dataf => \ALT_INV_LessThan14~0_combout\,
	combout => \find_block_index~0_combout\);

-- Location: LABCELL_X13_Y41_N57
\find_block_index~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \find_block_index~1_combout\ = ( \Add15~9_sumout\ & ( (\Add15~17_sumout\ & ((!ball_row(1)) # (\Add15~13_sumout\))) ) ) # ( !\Add15~9_sumout\ & ( (!\Add15~17_sumout\ & (ball_row(1) & !\Add15~13_sumout\)) # (\Add15~17_sumout\ & ((\Add15~13_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000001111010100000000111100001010000011110000101000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_ball_row(1),
	datac => \ALT_INV_Add15~17_sumout\,
	datad => \ALT_INV_Add15~13_sumout\,
	dataf => \ALT_INV_Add15~9_sumout\,
	combout => \find_block_index~1_combout\);

-- Location: LABCELL_X16_Y41_N48
\Add17~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add17~0_combout\ = ( \Add6~21_sumout\ & ( \ball_row[2]~DUPLICATE_q\ & ( !ball_row(3) $ (((\Add6~17_sumout\ & ((!\LessThan14~0_combout\) # (\Add6~1_sumout\))))) ) ) ) # ( !\Add6~21_sumout\ & ( \ball_row[2]~DUPLICATE_q\ & ( !ball_row(3) $ 
-- (((!\Add6~17_sumout\) # ((\LessThan14~0_combout\ & !\Add6~1_sumout\)))) ) ) ) # ( \Add6~21_sumout\ & ( !\ball_row[2]~DUPLICATE_q\ & ( !ball_row(3) $ (((!\LessThan14~0_combout\) # ((\Add6~17_sumout\) # (\Add6~1_sumout\)))) ) ) ) # ( !\Add6~21_sumout\ & ( 
-- !\ball_row[2]~DUPLICATE_q\ & ( !ball_row(3) $ (((\LessThan14~0_combout\ & (!\Add6~1_sumout\ & !\Add6~17_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001101010101010011001010101010101010101100110101010101001100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_ball_row(3),
	datab => \ALT_INV_LessThan14~0_combout\,
	datac => \ALT_INV_Add6~1_sumout\,
	datad => \ALT_INV_Add6~17_sumout\,
	datae => \ALT_INV_Add6~21_sumout\,
	dataf => \ALT_INV_ball_row[2]~DUPLICATE_q\,
	combout => \Add17~0_combout\);

-- Location: MLABCELL_X15_Y41_N57
\find_block_index~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \find_block_index~2_combout\ = ( \Mux2~4_combout\ & ( \Add17~0_combout\ & ( (!\Add15~5_sumout\ & (!\find_block_index~0_combout\ & (!\find_block_index~1_combout\ & !\Add15~1_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add15~5_sumout\,
	datab => \ALT_INV_find_block_index~0_combout\,
	datac => \ALT_INV_find_block_index~1_combout\,
	datad => \ALT_INV_Add15~1_sumout\,
	datae => \ALT_INV_Mux2~4_combout\,
	dataf => \ALT_INV_Add17~0_combout\,
	combout => \find_block_index~2_combout\);

-- Location: LABCELL_X17_Y39_N18
\Add26~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add26~0_combout\ = ( \Add6~1_sumout\ & ( (!\Add6~5_sumout\ & (!\Add6~9_sumout\ & !\Add6~13_sumout\)) ) ) # ( !\Add6~1_sumout\ & ( ((\Add6~13_sumout\) # (\Add6~9_sumout\)) # (\Add6~5_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111111111111001111111111111111000000000000001100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add6~5_sumout\,
	datac => \ALT_INV_Add6~9_sumout\,
	datad => \ALT_INV_Add6~13_sumout\,
	dataf => \ALT_INV_Add6~1_sumout\,
	combout => \Add26~0_combout\);

-- Location: MLABCELL_X15_Y41_N51
\find_block_index~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \find_block_index~20_combout\ = ( \Mux2~4_combout\ & ( \Add26~0_combout\ & ( (!\Add15~5_sumout\ & (!\find_block_index~1_combout\ & (!\find_block_index~0_combout\ & !\Add15~1_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add15~5_sumout\,
	datab => \ALT_INV_find_block_index~1_combout\,
	datac => \ALT_INV_find_block_index~0_combout\,
	datad => \ALT_INV_Add15~1_sumout\,
	datae => \ALT_INV_Mux2~4_combout\,
	dataf => \ALT_INV_Add26~0_combout\,
	combout => \find_block_index~20_combout\);

-- Location: LABCELL_X17_Y39_N57
\Add26~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add26~1_combout\ = ( \Add6~9_sumout\ & ( !\Add6~5_sumout\ ) ) # ( !\Add6~9_sumout\ & ( !\Add6~5_sumout\ $ (!\Add6~13_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add6~5_sumout\,
	datad => \ALT_INV_Add6~13_sumout\,
	dataf => \ALT_INV_Add6~9_sumout\,
	combout => \Add26~1_combout\);

-- Location: MLABCELL_X15_Y41_N54
\find_block_index~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \find_block_index~19_combout\ = ( \Mux2~4_combout\ & ( \Add26~1_combout\ & ( (!\Add15~5_sumout\ & (!\find_block_index~0_combout\ & (!\Add15~1_sumout\ & !\find_block_index~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add15~5_sumout\,
	datab => \ALT_INV_find_block_index~0_combout\,
	datac => \ALT_INV_Add15~1_sumout\,
	datad => \ALT_INV_find_block_index~1_combout\,
	datae => \ALT_INV_Mux2~4_combout\,
	dataf => \ALT_INV_Add26~1_combout\,
	combout => \find_block_index~19_combout\);

-- Location: FF_X12_Y40_N25
\ball_row[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ball_row[2]~feeder_combout\,
	asdata => \Add14~13_sumout\,
	clrn => \rst_n~input_o\,
	sclr => \ball_horizontal_speed[1]~0_combout\,
	sload => \ball_next_row~0_combout\,
	ena => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ball_row(2));

-- Location: LABCELL_X18_Y41_N42
\Add17~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add17~1_combout\ = ( \Add6~17_sumout\ & ( \Add6~5_sumout\ & ( ball_row(2) ) ) ) # ( !\Add6~17_sumout\ & ( \Add6~5_sumout\ & ( !ball_row(2) ) ) ) # ( \Add6~17_sumout\ & ( !\Add6~5_sumout\ & ( !ball_row(2) $ ((((\Add6~1_sumout\) # (\Add6~9_sumout\)) # 
-- (\Add6~13_sumout\))) ) ) ) # ( !\Add6~17_sumout\ & ( !\Add6~5_sumout\ & ( !ball_row(2) $ (((!\Add6~13_sumout\ & (!\Add6~9_sumout\ & !\Add6~1_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111111110000000100000000111111111111111000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add6~13_sumout\,
	datab => \ALT_INV_Add6~9_sumout\,
	datac => \ALT_INV_Add6~1_sumout\,
	datad => ALT_INV_ball_row(2),
	datae => \ALT_INV_Add6~17_sumout\,
	dataf => \ALT_INV_Add6~5_sumout\,
	combout => \Add17~1_combout\);

-- Location: MLABCELL_X15_Y41_N48
\find_block_index~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \find_block_index~21_combout\ = ( \Mux2~4_combout\ & ( \Add17~1_combout\ & ( (!\Add15~5_sumout\ & (!\find_block_index~1_combout\ & (!\Add15~1_sumout\ & !\find_block_index~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add15~5_sumout\,
	datab => \ALT_INV_find_block_index~1_combout\,
	datac => \ALT_INV_Add15~1_sumout\,
	datad => \ALT_INV_find_block_index~0_combout\,
	datae => \ALT_INV_Mux2~4_combout\,
	dataf => \ALT_INV_Add17~1_combout\,
	combout => \find_block_index~21_combout\);

-- Location: LABCELL_X17_Y41_N18
\find_block_index~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \find_block_index~22_combout\ = ( !\Add17~2_combout\ & ( !\find_block_index~1_combout\ & ( (!\Add15~5_sumout\ & (\Mux2~4_combout\ & (!\find_block_index~0_combout\ & !\Add15~1_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add15~5_sumout\,
	datab => \ALT_INV_Mux2~4_combout\,
	datac => \ALT_INV_find_block_index~0_combout\,
	datad => \ALT_INV_Add15~1_sumout\,
	datae => \ALT_INV_Add17~2_combout\,
	dataf => \ALT_INV_find_block_index~1_combout\,
	combout => \find_block_index~22_combout\);

-- Location: LABCELL_X19_Y40_N33
\Decoder2~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~56_combout\ = ( \find_block_index~3_combout\ & ( !\find_block_index~22_combout\ & ( (!\find_block_index~2_combout\ & (!\find_block_index~20_combout\ & (!\find_block_index~19_combout\ & !\find_block_index~21_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~2_combout\,
	datab => \ALT_INV_find_block_index~20_combout\,
	datac => \ALT_INV_find_block_index~19_combout\,
	datad => \ALT_INV_find_block_index~21_combout\,
	datae => \ALT_INV_find_block_index~3_combout\,
	dataf => \ALT_INV_find_block_index~22_combout\,
	combout => \Decoder2~56_combout\);

-- Location: FF_X16_Y39_N59
\ball_col[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ball_next_col~3_combout\,
	clrn => \rst_n~input_o\,
	ena => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ball_col(1));

-- Location: LABCELL_X16_Y39_N9
\Add9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add9~0_combout\ = ( \Add7~13_sumout\ & ( (ball_col(1) & !\Add7~17_sumout\) ) ) # ( !\Add7~13_sumout\ & ( (!ball_col(1)) # (\Add7~17_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011111111111100001111111100001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_ball_col(1),
	datad => \ALT_INV_Add7~17_sumout\,
	dataf => \ALT_INV_Add7~13_sumout\,
	combout => \Add9~0_combout\);

-- Location: LABCELL_X18_Y37_N6
\Update_Ball:ball_next_row[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Ball:ball_next_row[4]~feeder_combout\ = \Add23~5_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add23~5_sumout\,
	combout => \Update_Ball:ball_next_row[4]~feeder_combout\);

-- Location: LABCELL_X23_Y37_N12
\Update_Ball:ball_next_row[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Ball:ball_next_row[1]~0_combout\ = ( \Equal0~3_combout\ & ( \Equal0~1_combout\ & ( (\rst_n~input_o\ & (\Equal0~2_combout\ & (\Equal0~0_combout\ & \Equal0~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rst_n~input_o\,
	datab => \ALT_INV_Equal0~2_combout\,
	datac => \ALT_INV_Equal0~0_combout\,
	datad => \ALT_INV_Equal0~4_combout\,
	datae => \ALT_INV_Equal0~3_combout\,
	dataf => \ALT_INV_Equal0~1_combout\,
	combout => \Update_Ball:ball_next_row[1]~0_combout\);

-- Location: FF_X18_Y37_N8
\Update_Ball:ball_next_row[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Ball:ball_next_row[4]~feeder_combout\,
	asdata => \Add14~5_sumout\,
	sclr => \ball_horizontal_speed[1]~0_combout\,
	sload => \ball_next_row~0_combout\,
	ena => \Update_Ball:ball_next_row[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Ball:ball_next_row[4]~q\);

-- Location: LABCELL_X18_Y37_N12
\Update_Ball:ball_next_row[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Ball:ball_next_row[3]~feeder_combout\ = ( \Add23~17_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add23~17_sumout\,
	combout => \Update_Ball:ball_next_row[3]~feeder_combout\);

-- Location: FF_X18_Y37_N14
\Update_Ball:ball_next_row[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Ball:ball_next_row[3]~feeder_combout\,
	asdata => \Add14~17_sumout\,
	sclr => \ball_horizontal_speed[1]~0_combout\,
	sload => \ball_next_row~0_combout\,
	ena => \Update_Ball:ball_next_row[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Ball:ball_next_row[3]~q\);

-- Location: LABCELL_X18_Y37_N9
\Update_Ball:ball_next_row[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Ball:ball_next_row[1]~feeder_combout\ = \Add23~25_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add23~25_sumout\,
	combout => \Update_Ball:ball_next_row[1]~feeder_combout\);

-- Location: FF_X18_Y37_N11
\Update_Ball:ball_next_row[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Ball:ball_next_row[1]~feeder_combout\,
	asdata => \Add14~25_sumout\,
	sclr => \ball_horizontal_speed[1]~0_combout\,
	sload => \ball_next_row~0_combout\,
	ena => \Update_Ball:ball_next_row[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Ball:ball_next_row[1]~q\);

-- Location: LABCELL_X18_Y39_N39
\Update_Ball:ball_next_row[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Ball:ball_next_row[2]~feeder_combout\ = \Add23~13_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add23~13_sumout\,
	combout => \Update_Ball:ball_next_row[2]~feeder_combout\);

-- Location: FF_X18_Y39_N41
\Update_Ball:ball_next_row[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Ball:ball_next_row[2]~feeder_combout\,
	asdata => \Add14~13_sumout\,
	sclr => \ball_horizontal_speed[1]~0_combout\,
	sload => \ball_next_row~0_combout\,
	ena => \Update_Ball:ball_next_row[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Ball:ball_next_row[2]~q\);

-- Location: LABCELL_X18_Y37_N54
\find_block_index~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \find_block_index~6_combout\ = ( !\Update_Ball:ball_next_row[2]~q\ & ( !\Update_Ball:ball_next_row[1]~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Update_Ball:ball_next_row[1]~q\,
	dataf => \ALT_INV_Update_Ball:ball_next_row[2]~q\,
	combout => \find_block_index~6_combout\);

-- Location: LABCELL_X12_Y37_N18
\Update_Ball:ball_next_row[6]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Ball:ball_next_row[6]~0_combout\ = ( \LessThan8~1_combout\ & ( (!ball_vertical_speed(1) & (!\result~12_combout\ & !\Add23~1_sumout\)) ) ) # ( !\LessThan8~1_combout\ & ( (!\result~12_combout\ & ((!ball_vertical_speed(1) & ((!\Add23~1_sumout\))) # 
-- (ball_vertical_speed(1) & (!\Add14~1_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110000001000000111000000100000010100000000000001010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_ball_vertical_speed(1),
	datab => \ALT_INV_Add14~1_sumout\,
	datac => \ALT_INV_result~12_combout\,
	datad => \ALT_INV_Add23~1_sumout\,
	dataf => \ALT_INV_LessThan8~1_combout\,
	combout => \Update_Ball:ball_next_row[6]~0_combout\);

-- Location: LABCELL_X18_Y37_N51
\Update_Ball:ball_next_row[6]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Ball:ball_next_row[6]~1_combout\ = ( \Update_Ball:ball_next_row[6]~0_combout\ & ( (\Update_Ball:ball_next_row[6]~q\ & ((!\Equal0~5_combout\) # (!\rst_n~input_o\))) ) ) # ( !\Update_Ball:ball_next_row[6]~0_combout\ & ( ((\Equal0~5_combout\ & 
-- \rst_n~input_o\)) # (\Update_Ball:ball_next_row[6]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111111111000001011111111100000000111110100000000011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Equal0~5_combout\,
	datac => \ALT_INV_rst_n~input_o\,
	datad => \ALT_INV_Update_Ball:ball_next_row[6]~q\,
	dataf => \ALT_INV_Update_Ball:ball_next_row[6]~0_combout\,
	combout => \Update_Ball:ball_next_row[6]~1_combout\);

-- Location: FF_X18_Y37_N53
\Update_Ball:ball_next_row[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Ball:ball_next_row[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Ball:ball_next_row[6]~q\);

-- Location: LABCELL_X18_Y37_N27
\Update_Ball:ball_next_row[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \Update_Ball:ball_next_row[5]~feeder_combout\ = \Add23~9_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add23~9_sumout\,
	combout => \Update_Ball:ball_next_row[5]~feeder_combout\);

-- Location: FF_X18_Y37_N29
\Update_Ball:ball_next_row[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Update_Ball:ball_next_row[5]~feeder_combout\,
	asdata => \Add14~9_sumout\,
	sclr => \ball_horizontal_speed[1]~0_combout\,
	sload => \ball_next_row~0_combout\,
	ena => \Update_Ball:ball_next_row[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Update_Ball:ball_next_row[5]~q\);

-- Location: LABCELL_X18_Y37_N30
\find_block_index~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \find_block_index~7_combout\ = ( !\Update_Ball:ball_next_row[5]~q\ & ( \Update_Ball:ball_next_row[1]~q\ & ( (!\Update_Ball:ball_next_row[6]~q\ & ((!\Update_Ball:ball_next_row[4]~q\) # ((!\Update_Ball:ball_next_row[2]~q\ & 
-- !\Update_Ball:ball_next_row[3]~q\)))) ) ) ) # ( !\Update_Ball:ball_next_row[5]~q\ & ( !\Update_Ball:ball_next_row[1]~q\ & ( (!\Update_Ball:ball_next_row[6]~q\ & ((!\Update_Ball:ball_next_row[3]~q\) # (!\Update_Ball:ball_next_row[4]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011000000000000000000000011110000100000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Update_Ball:ball_next_row[2]~q\,
	datab => \ALT_INV_Update_Ball:ball_next_row[3]~q\,
	datac => \ALT_INV_Update_Ball:ball_next_row[6]~q\,
	datad => \ALT_INV_Update_Ball:ball_next_row[4]~q\,
	datae => \ALT_INV_Update_Ball:ball_next_row[5]~q\,
	dataf => \ALT_INV_Update_Ball:ball_next_row[1]~q\,
	combout => \find_block_index~7_combout\);

-- Location: LABCELL_X18_Y37_N36
\find_block_index~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \find_block_index~8_combout\ = ( \find_block_index~7_combout\ & ( ((!\find_block_index~6_combout\) # (\Update_Ball:ball_next_row[3]~q\)) # (\Update_Ball:ball_next_row[4]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111011101111111111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Update_Ball:ball_next_row[4]~q\,
	datab => \ALT_INV_Update_Ball:ball_next_row[3]~q\,
	datad => \ALT_INV_find_block_index~6_combout\,
	dataf => \ALT_INV_find_block_index~7_combout\,
	combout => \find_block_index~8_combout\);

-- Location: LABCELL_X18_Y37_N21
\find_block_index~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \find_block_index~10_combout\ = ( \LessThan4~0_combout\ & ( (\find_block_index~8_combout\ & ((\Add7~5_sumout\) # (\Add7~1_sumout\))) ) ) # ( !\LessThan4~0_combout\ & ( (\find_block_index~8_combout\ & ((!\Add7~1_sumout\) # (!\Add7~5_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111010000000001111101000000000010111110000000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add7~1_sumout\,
	datac => \ALT_INV_Add7~5_sumout\,
	datad => \ALT_INV_find_block_index~8_combout\,
	dataf => \ALT_INV_LessThan4~0_combout\,
	combout => \find_block_index~10_combout\);

-- Location: MLABCELL_X21_Y37_N24
\find_block_index~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \find_block_index~11_combout\ = ( \find_block_index~10_combout\ & ( \Mux1~19_combout\ & ( \Add9~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add9~0_combout\,
	datae => \ALT_INV_find_block_index~10_combout\,
	dataf => \ALT_INV_Mux1~19_combout\,
	combout => \find_block_index~11_combout\);

-- Location: LABCELL_X16_Y39_N12
\Add9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add9~1_combout\ = ( \Add7~17_sumout\ & ( \Add7~13_sumout\ & ( !\Add7~9_sumout\ ) ) ) # ( !\Add7~17_sumout\ & ( \Add7~13_sumout\ & ( !\Add7~9_sumout\ ) ) ) # ( \Add7~17_sumout\ & ( !\Add7~13_sumout\ & ( !\Add7~9_sumout\ ) ) ) # ( !\Add7~17_sumout\ & ( 
-- !\Add7~13_sumout\ & ( !\ball_col[1]~DUPLICATE_q\ $ (\Add7~9_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010110100101111100001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ball_col[1]~DUPLICATE_q\,
	datac => \ALT_INV_Add7~9_sumout\,
	datae => \ALT_INV_Add7~17_sumout\,
	dataf => \ALT_INV_Add7~13_sumout\,
	combout => \Add9~1_combout\);

-- Location: MLABCELL_X21_Y37_N18
\find_block_index~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \find_block_index~12_combout\ = ( \find_block_index~10_combout\ & ( \Mux1~19_combout\ & ( \Add9~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add9~1_combout\,
	datae => \ALT_INV_find_block_index~10_combout\,
	dataf => \ALT_INV_Mux1~19_combout\,
	combout => \find_block_index~12_combout\);

-- Location: LABCELL_X18_Y39_N12
\Add9~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add9~2_combout\ = ( !\Add7~5_sumout\ & ( \Add7~1_sumout\ & ( (\ball_col[1]~DUPLICATE_q\ & (!\Add7~9_sumout\ & (!\Add7~13_sumout\ & !\Add7~17_sumout\))) ) ) ) # ( \Add7~5_sumout\ & ( !\Add7~1_sumout\ ) ) # ( !\Add7~5_sumout\ & ( !\Add7~1_sumout\ & ( 
-- (!\ball_col[1]~DUPLICATE_q\) # (((\Add7~17_sumout\) # (\Add7~13_sumout\)) # (\Add7~9_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011111111111111111111111111111101000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ball_col[1]~DUPLICATE_q\,
	datab => \ALT_INV_Add7~9_sumout\,
	datac => \ALT_INV_Add7~13_sumout\,
	datad => \ALT_INV_Add7~17_sumout\,
	datae => \ALT_INV_Add7~5_sumout\,
	dataf => \ALT_INV_Add7~1_sumout\,
	combout => \Add9~2_combout\);

-- Location: LABCELL_X18_Y39_N0
\Add11~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add11~1_sumout\ = SUM(( !\Update_Ball:ball_next_row[1]~q\ $ (\Update_Ball:ball_next_row[2]~q\) ) + ( !\Add7~5_sumout\ $ (!\LessThan4~0_combout\) ) + ( !VCC ))
-- \Add11~2\ = CARRY(( !\Update_Ball:ball_next_row[1]~q\ $ (\Update_Ball:ball_next_row[2]~q\) ) + ( !\Add7~5_sumout\ $ (!\LessThan4~0_combout\) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100000000111100000000000000001001100110011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Update_Ball:ball_next_row[1]~q\,
	datab => \ALT_INV_Update_Ball:ball_next_row[2]~q\,
	datac => \ALT_INV_Add7~5_sumout\,
	dataf => \ALT_INV_LessThan4~0_combout\,
	cin => GND,
	sumout => \Add11~1_sumout\,
	cout => \Add11~2\);

-- Location: LABCELL_X18_Y39_N3
\Add11~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add11~5_sumout\ = SUM(( !\Update_Ball:ball_next_row[1]~q\ $ (!\Update_Ball:ball_next_row[2]~q\ $ (!\Update_Ball:ball_next_row[3]~q\ $ (\find_block_index~6_combout\))) ) + ( !\Add9~2_combout\ ) + ( \Add11~2\ ))
-- \Add11~6\ = CARRY(( !\Update_Ball:ball_next_row[1]~q\ $ (!\Update_Ball:ball_next_row[2]~q\ $ (!\Update_Ball:ball_next_row[3]~q\ $ (\find_block_index~6_combout\))) ) + ( !\Add9~2_combout\ ) + ( \Add11~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000001001011001101001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Update_Ball:ball_next_row[1]~q\,
	datab => \ALT_INV_Update_Ball:ball_next_row[2]~q\,
	datac => \ALT_INV_Update_Ball:ball_next_row[3]~q\,
	datad => \ALT_INV_find_block_index~6_combout\,
	dataf => \ALT_INV_Add9~2_combout\,
	cin => \Add11~2\,
	sumout => \Add11~5_sumout\,
	cout => \Add11~6\);

-- Location: LABCELL_X18_Y37_N48
\find_block_index~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \find_block_index~14_combout\ = ( \Mux1~19_combout\ & ( (\find_block_index~10_combout\ & !\Add11~5_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_find_block_index~10_combout\,
	datad => \ALT_INV_Add11~5_sumout\,
	dataf => \ALT_INV_Mux1~19_combout\,
	combout => \find_block_index~14_combout\);

-- Location: LABCELL_X18_Y37_N24
\Add10~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add10~2_combout\ = ( \Update_Ball:ball_next_row[1]~q\ & ( !\Update_Ball:ball_next_row[5]~q\ $ (((!\Update_Ball:ball_next_row[4]~q\ & ((!\Update_Ball:ball_next_row[3]~q\) # (!\Update_Ball:ball_next_row[2]~q\))) # (\Update_Ball:ball_next_row[4]~q\ & 
-- (\Update_Ball:ball_next_row[3]~q\)))) ) ) # ( !\Update_Ball:ball_next_row[1]~q\ & ( !\Update_Ball:ball_next_row[5]~q\ $ (((!\Update_Ball:ball_next_row[4]~q\ & ((\Update_Ball:ball_next_row[2]~q\) # (\Update_Ball:ball_next_row[3]~q\))) # 
-- (\Update_Ball:ball_next_row[4]~q\ & (\Update_Ball:ball_next_row[3]~q\ & \Update_Ball:ball_next_row[2]~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101010000101011110101000010101101000110101110010100011010111001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Update_Ball:ball_next_row[4]~q\,
	datab => \ALT_INV_Update_Ball:ball_next_row[3]~q\,
	datac => \ALT_INV_Update_Ball:ball_next_row[2]~q\,
	datad => \ALT_INV_Update_Ball:ball_next_row[5]~q\,
	dataf => \ALT_INV_Update_Ball:ball_next_row[1]~q\,
	combout => \Add10~2_combout\);

-- Location: LABCELL_X18_Y39_N33
\Add10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add10~1_combout\ = ( \Update_Ball:ball_next_row[3]~q\ & ( !\Update_Ball:ball_next_row[1]~q\ $ (!\Update_Ball:ball_next_row[2]~q\ $ (!\Update_Ball:ball_next_row[4]~q\)) ) ) # ( !\Update_Ball:ball_next_row[3]~q\ & ( !\Update_Ball:ball_next_row[4]~q\ $ 
-- (((!\Update_Ball:ball_next_row[1]~q\ & !\Update_Ball:ball_next_row[2]~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111110100000010111111010000010100101010110101010010101011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Update_Ball:ball_next_row[1]~q\,
	datac => \ALT_INV_Update_Ball:ball_next_row[2]~q\,
	datad => \ALT_INV_Update_Ball:ball_next_row[4]~q\,
	dataf => \ALT_INV_Update_Ball:ball_next_row[3]~q\,
	combout => \Add10~1_combout\);

-- Location: LABCELL_X18_Y39_N6
\Add11~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add11~9_sumout\ = SUM(( !\Add10~1_combout\ ) + ( GND ) + ( \Add11~6\ ))
-- \Add11~10\ = CARRY(( !\Add10~1_combout\ ) + ( GND ) + ( \Add11~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add10~1_combout\,
	cin => \Add11~6\,
	sumout => \Add11~9_sumout\,
	cout => \Add11~10\);

-- Location: LABCELL_X18_Y39_N9
\Add11~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add11~13_sumout\ = SUM(( \Add10~2_combout\ ) + ( GND ) + ( \Add11~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Add10~2_combout\,
	cin => \Add11~10\,
	sumout => \Add11~13_sumout\);

-- Location: LABCELL_X19_Y37_N30
\find_block_index~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \find_block_index~18_combout\ = ( \Mux1~19_combout\ & ( (!\Add11~13_sumout\ & \find_block_index~10_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add11~13_sumout\,
	datad => \ALT_INV_find_block_index~10_combout\,
	dataf => \ALT_INV_Mux1~19_combout\,
	combout => \find_block_index~18_combout\);

-- Location: LABCELL_X19_Y37_N24
\find_block_index~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \find_block_index~13_combout\ = ( \find_block_index~10_combout\ & ( \Mux1~19_combout\ & ( !\Add11~1_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add11~1_sumout\,
	datae => \ALT_INV_find_block_index~10_combout\,
	dataf => \ALT_INV_Mux1~19_combout\,
	combout => \find_block_index~13_combout\);

-- Location: MLABCELL_X21_Y37_N9
\Decoder1~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder1~56_combout\ = ( \find_block_index~18_combout\ & ( !\find_block_index~13_combout\ & ( (!\find_block_index~11_combout\ & (!\find_block_index~12_combout\ & (!\find_block_index~14_combout\ & !\find_block_index~17_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~11_combout\,
	datab => \ALT_INV_find_block_index~12_combout\,
	datac => \ALT_INV_find_block_index~14_combout\,
	datad => \ALT_INV_find_block_index~17_combout\,
	datae => \ALT_INV_find_block_index~18_combout\,
	dataf => \ALT_INV_find_block_index~13_combout\,
	combout => \Decoder1~56_combout\);

-- Location: LABCELL_X18_Y38_N6
\Add8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add8~0_combout\ = ( \Update_Ball:ball_next_row[2]~q\ & ( !\Update_Ball:ball_next_row[1]~q\ ) ) # ( !\Update_Ball:ball_next_row[2]~q\ & ( \Update_Ball:ball_next_row[1]~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Update_Ball:ball_next_row[1]~q\,
	dataf => \ALT_INV_Update_Ball:ball_next_row[2]~q\,
	combout => \Add8~0_combout\);

-- Location: LABCELL_X18_Y37_N15
\Add10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add10~0_combout\ = ( \Update_Ball:ball_next_row[2]~q\ & ( !\Update_Ball:ball_next_row[1]~q\ $ (!\Update_Ball:ball_next_row[3]~q\) ) ) # ( !\Update_Ball:ball_next_row[2]~q\ & ( \Update_Ball:ball_next_row[3]~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100111100001111000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Update_Ball:ball_next_row[1]~q\,
	datac => \ALT_INV_Update_Ball:ball_next_row[3]~q\,
	dataf => \ALT_INV_Update_Ball:ball_next_row[2]~q\,
	combout => \Add10~0_combout\);

-- Location: LABCELL_X18_Y38_N12
\Add3~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add3~2_combout\ = ( \Add10~0_combout\ & ( \Add10~1_combout\ & ( \Add10~2_combout\ ) ) ) # ( !\Add10~0_combout\ & ( \Add10~1_combout\ & ( \Add10~2_combout\ ) ) ) # ( \Add10~0_combout\ & ( !\Add10~1_combout\ & ( !\Add10~2_combout\ $ (((!ball_col(6) & 
-- ((\Add8~0_combout\) # (ball_col(5)))))) ) ) ) # ( !\Add10~0_combout\ & ( !\Add10~1_combout\ & ( !\Add10~2_combout\ $ ((((!ball_col(6)) # (\Add8~0_combout\)) # (ball_col(5)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010110100001111101101000011110000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_ball_col(5),
	datab => ALT_INV_ball_col(6),
	datac => \ALT_INV_Add10~2_combout\,
	datad => \ALT_INV_Add8~0_combout\,
	datae => \ALT_INV_Add10~0_combout\,
	dataf => \ALT_INV_Add10~1_combout\,
	combout => \Add3~2_combout\);

-- Location: LABCELL_X18_Y38_N48
\Add3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add3~0_combout\ = ( \Update_Ball:ball_next_row[1]~q\ & ( \Update_Ball:ball_next_row[4]~q\ & ( (!\Update_Ball:ball_next_row[2]~q\ & (!ball_col(6) & ((\Update_Ball:ball_next_row[3]~q\)))) # (\Update_Ball:ball_next_row[2]~q\ & ((!ball_col(6) & (!ball_col(5) 
-- & !\Update_Ball:ball_next_row[3]~q\)) # (ball_col(6) & ((!ball_col(5)) # (!\Update_Ball:ball_next_row[3]~q\))))) ) ) ) # ( !\Update_Ball:ball_next_row[1]~q\ & ( \Update_Ball:ball_next_row[4]~q\ & ( (!\Update_Ball:ball_next_row[2]~q\ & ((!ball_col(6) & 
-- ((!ball_col(5)) # (!\Update_Ball:ball_next_row[3]~q\))) # (ball_col(6) & ((\Update_Ball:ball_next_row[3]~q\) # (ball_col(5)))))) # (\Update_Ball:ball_next_row[2]~q\ & (!ball_col(6) & ((\Update_Ball:ball_next_row[3]~q\)))) ) ) ) # ( 
-- \Update_Ball:ball_next_row[1]~q\ & ( !\Update_Ball:ball_next_row[4]~q\ & ( (!\Update_Ball:ball_next_row[2]~q\ & (((!\Update_Ball:ball_next_row[3]~q\)) # (ball_col(6)))) # (\Update_Ball:ball_next_row[2]~q\ & ((!ball_col(6) & 
-- ((\Update_Ball:ball_next_row[3]~q\) # (ball_col(5)))) # (ball_col(6) & (ball_col(5) & \Update_Ball:ball_next_row[3]~q\)))) ) ) ) # ( !\Update_Ball:ball_next_row[1]~q\ & ( !\Update_Ball:ball_next_row[4]~q\ & ( (!\Update_Ball:ball_next_row[2]~q\ & 
-- ((!ball_col(6) & (ball_col(5) & \Update_Ball:ball_next_row[3]~q\)) # (ball_col(6) & (!ball_col(5) & !\Update_Ball:ball_next_row[3]~q\)))) # (\Update_Ball:ball_next_row[2]~q\ & (((!\Update_Ball:ball_next_row[3]~q\)) # (ball_col(6)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111010100011001101011100110011110001010111001100101000110011000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Update_Ball:ball_next_row[2]~q\,
	datab => ALT_INV_ball_col(6),
	datac => ALT_INV_ball_col(5),
	datad => \ALT_INV_Update_Ball:ball_next_row[3]~q\,
	datae => \ALT_INV_Update_Ball:ball_next_row[1]~q\,
	dataf => \ALT_INV_Update_Ball:ball_next_row[4]~q\,
	combout => \Add3~0_combout\);

-- Location: LABCELL_X18_Y38_N54
\Add3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add3~1_combout\ = ( \Update_Ball:ball_next_row[2]~q\ & ( !ball_col(6) $ (!\Update_Ball:ball_next_row[3]~q\ $ (((!ball_col(5)) # (!\Update_Ball:ball_next_row[1]~q\)))) ) ) # ( !\Update_Ball:ball_next_row[2]~q\ & ( !ball_col(6) $ 
-- (!\Update_Ball:ball_next_row[3]~q\ $ (((\Update_Ball:ball_next_row[1]~q\) # (ball_col(5))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100111000011011010011100001111000011100101101100001110010110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_ball_col(5),
	datab => ALT_INV_ball_col(6),
	datac => \ALT_INV_Update_Ball:ball_next_row[3]~q\,
	datad => \ALT_INV_Update_Ball:ball_next_row[1]~q\,
	dataf => \ALT_INV_Update_Ball:ball_next_row[2]~q\,
	combout => \Add3~1_combout\);

-- Location: LABCELL_X27_Y38_N36
\Decoder0~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder0~52_combout\ = ( !\Add3~1_combout\ & ( (!\Add3~2_combout\ & !\Add3~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000100010001000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add3~2_combout\,
	datab => \ALT_INV_Add3~0_combout\,
	dataf => \ALT_INV_Add3~1_combout\,
	combout => \Decoder0~52_combout\);

-- Location: LABCELL_X18_Y38_N27
\Add3~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add3~3_combout\ = ( \Update_Ball:ball_next_row[2]~q\ & ( !ball_col(5) $ (\Update_Ball:ball_next_row[1]~q\) ) ) # ( !\Update_Ball:ball_next_row[2]~q\ & ( !ball_col(5) $ (!\Update_Ball:ball_next_row[1]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010110101010010101011010101010101010010101011010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_ball_col(5),
	datad => \ALT_INV_Update_Ball:ball_next_row[1]~q\,
	dataf => \ALT_INV_Update_Ball:ball_next_row[2]~q\,
	combout => \Add3~3_combout\);

-- Location: LABCELL_X19_Y36_N39
\Decoder0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder0~2_combout\ = ( !\find_block_index~9_combout\ & ( !\LessThan1~0_combout\ & ( (!ball_col(4) & (!\Add3~3_combout\ & !ball_col(3))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_ball_col(4),
	datac => \ALT_INV_Add3~3_combout\,
	datad => ALT_INV_ball_col(3),
	datae => \ALT_INV_find_block_index~9_combout\,
	dataf => \ALT_INV_LessThan1~0_combout\,
	combout => \Decoder0~2_combout\);

-- Location: LABCELL_X24_Y39_N0
\Decoder0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder0~13_combout\ = ( \Decoder0~2_combout\ & ( (\Add3~2_combout\ & (\Add3~0_combout\ & \Add3~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add3~2_combout\,
	datac => \ALT_INV_Add3~0_combout\,
	datad => \ALT_INV_Add3~1_combout\,
	dataf => \ALT_INV_Decoder0~2_combout\,
	combout => \Decoder0~13_combout\);

-- Location: LABCELL_X23_Y39_N18
\Decoder1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder1~9_combout\ = ( !\find_block_index~12_combout\ & ( \find_block_index~13_combout\ & ( (\find_block_index~14_combout\ & (\find_block_index~11_combout\ & (!\find_block_index~18_combout\ & \find_block_index~17_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~14_combout\,
	datab => \ALT_INV_find_block_index~11_combout\,
	datac => \ALT_INV_find_block_index~18_combout\,
	datad => \ALT_INV_find_block_index~17_combout\,
	datae => \ALT_INV_find_block_index~12_combout\,
	dataf => \ALT_INV_find_block_index~13_combout\,
	combout => \Decoder1~9_combout\);

-- Location: LABCELL_X23_Y39_N36
\blocks~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~33_combout\ = ( \Decoder1~9_combout\ & ( (!ball_horizontal_speed(1) & ((\blocks~6_combout\))) # (ball_horizontal_speed(1) & (\Decoder0~13_combout\)) ) ) # ( !\Decoder1~9_combout\ & ( (\Decoder0~13_combout\ & ball_horizontal_speed(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100110101001101010011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Decoder0~13_combout\,
	datab => \ALT_INV_blocks~6_combout\,
	datac => ALT_INV_ball_horizontal_speed(1),
	dataf => \ALT_INV_Decoder1~9_combout\,
	combout => \blocks~33_combout\);

-- Location: LABCELL_X18_Y42_N51
\Decoder2~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~9_combout\ = ( !\find_block_index~20_combout\ & ( \find_block_index~19_combout\ & ( (\find_block_index~21_combout\ & (\find_block_index~2_combout\ & (!\find_block_index~3_combout\ & \find_block_index~22_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~21_combout\,
	datab => \ALT_INV_find_block_index~2_combout\,
	datac => \ALT_INV_find_block_index~3_combout\,
	datad => \ALT_INV_find_block_index~22_combout\,
	datae => \ALT_INV_find_block_index~20_combout\,
	dataf => \ALT_INV_find_block_index~19_combout\,
	combout => \Decoder2~9_combout\);

-- Location: LABCELL_X22_Y39_N0
\blocks~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~34_combout\ = ( \Decoder2~9_combout\ & ( (!\blocks~4_combout\ & (((!\blocks~2_combout\) # (blocks(34))) # (\blocks~33_combout\))) ) ) # ( !\Decoder2~9_combout\ & ( (!\blocks~4_combout\ & ((blocks(34)) # (\blocks~33_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000011110000010100001111000011010000111100001101000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks~33_combout\,
	datab => \ALT_INV_blocks~2_combout\,
	datac => \ALT_INV_blocks~4_combout\,
	datad => ALT_INV_blocks(34),
	dataf => \ALT_INV_Decoder2~9_combout\,
	combout => \blocks~34_combout\);

-- Location: LABCELL_X12_Y41_N33
\Add26~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add26~2_combout\ = ( !\Add6~1_sumout\ & ( \Add6~17_sumout\ & ( (!\Add6~9_sumout\ & (!\Add6~5_sumout\ & !\Add6~13_sumout\)) ) ) ) # ( \Add6~1_sumout\ & ( !\Add6~17_sumout\ ) ) # ( !\Add6~1_sumout\ & ( !\Add6~17_sumout\ & ( ((\Add6~13_sumout\) # 
-- (\Add6~5_sumout\)) # (\Add6~9_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111111101111111111111111111111110000000100000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add6~9_sumout\,
	datab => \ALT_INV_Add6~5_sumout\,
	datac => \ALT_INV_Add6~13_sumout\,
	datae => \ALT_INV_Add6~1_sumout\,
	dataf => \ALT_INV_Add6~17_sumout\,
	combout => \Add26~2_combout\);

-- Location: LABCELL_X12_Y41_N24
\Add26~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add26~3_combout\ = ( !\Add6~21_sumout\ & ( \Add6~17_sumout\ ) ) # ( \Add6~21_sumout\ & ( !\Add6~17_sumout\ & ( (!\Add6~9_sumout\ & (!\Add6~5_sumout\ & (!\Add6~1_sumout\ & !\Add6~13_sumout\))) ) ) ) # ( !\Add6~21_sumout\ & ( !\Add6~17_sumout\ & ( 
-- (((\Add6~13_sumout\) # (\Add6~1_sumout\)) # (\Add6~5_sumout\)) # (\Add6~9_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111111111111111100000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add6~9_sumout\,
	datab => \ALT_INV_Add6~5_sumout\,
	datac => \ALT_INV_Add6~1_sumout\,
	datad => \ALT_INV_Add6~13_sumout\,
	datae => \ALT_INV_Add6~21_sumout\,
	dataf => \ALT_INV_Add6~17_sumout\,
	combout => \Add26~3_combout\);

-- Location: LABCELL_X12_Y40_N30
\Add24~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add24~26_cout\ = CARRY(( \Add23~21_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Add23~21_sumout\,
	cin => GND,
	cout => \Add24~26_cout\);

-- Location: LABCELL_X12_Y40_N33
\Add24~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add24~22_cout\ = CARRY(( \Add23~25_sumout\ ) + ( VCC ) + ( \Add24~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Add23~25_sumout\,
	cin => \Add24~26_cout\,
	cout => \Add24~22_cout\);

-- Location: LABCELL_X12_Y40_N36
\Add24~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add24~1_sumout\ = SUM(( \Add23~13_sumout\ ) + ( VCC ) + ( \Add24~22_cout\ ))
-- \Add24~2\ = CARRY(( \Add23~13_sumout\ ) + ( VCC ) + ( \Add24~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add23~13_sumout\,
	cin => \Add24~22_cout\,
	sumout => \Add24~1_sumout\,
	cout => \Add24~2\);

-- Location: LABCELL_X12_Y40_N39
\Add24~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add24~5_sumout\ = SUM(( \Add23~17_sumout\ ) + ( VCC ) + ( \Add24~2\ ))
-- \Add24~6\ = CARRY(( \Add23~17_sumout\ ) + ( VCC ) + ( \Add24~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add23~17_sumout\,
	cin => \Add24~2\,
	sumout => \Add24~5_sumout\,
	cout => \Add24~6\);

-- Location: LABCELL_X12_Y40_N42
\Add24~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add24~9_sumout\ = SUM(( \Add23~5_sumout\ ) + ( VCC ) + ( \Add24~6\ ))
-- \Add24~10\ = CARRY(( \Add23~5_sumout\ ) + ( VCC ) + ( \Add24~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add23~5_sumout\,
	cin => \Add24~6\,
	sumout => \Add24~9_sumout\,
	cout => \Add24~10\);

-- Location: LABCELL_X12_Y41_N36
\Add28~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add28~2_combout\ = ( \Add24~5_sumout\ & ( \Add24~1_sumout\ & ( !\Add24~9_sumout\ $ (((!ball_row(1) & ((\Add26~3_combout\) # (\Add26~2_combout\))) # (ball_row(1) & ((!\Add26~3_combout\))))) ) ) ) # ( !\Add24~5_sumout\ & ( \Add24~1_sumout\ & ( 
-- !\Add24~9_sumout\ $ ((((\Add26~2_combout\ & \Add26~3_combout\)) # (ball_row(1)))) ) ) ) # ( \Add24~5_sumout\ & ( !\Add24~1_sumout\ & ( !\Add24~9_sumout\ $ (((!ball_row(1) & ((!\Add26~3_combout\))) # (ball_row(1) & (\Add26~2_combout\ & 
-- \Add26~3_combout\)))) ) ) ) # ( !\Add24~5_sumout\ & ( !\Add24~1_sumout\ & ( !\Add24~9_sumout\ $ (((!ball_row(1)) # ((!\Add26~2_combout\ & !\Add26~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001111101100001111101100000111001000001101111000001101111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add26~2_combout\,
	datab => ALT_INV_ball_row(1),
	datac => \ALT_INV_Add26~3_combout\,
	datad => \ALT_INV_Add24~9_sumout\,
	datae => \ALT_INV_Add24~5_sumout\,
	dataf => \ALT_INV_Add24~1_sumout\,
	combout => \Add28~2_combout\);

-- Location: MLABCELL_X21_Y41_N9
\Decoder2~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~43_combout\ = ( \find_block_index~20_combout\ & ( !\find_block_index~3_combout\ & ( (\find_block_index~2_combout\ & (!\find_block_index~22_combout\ & (\find_block_index~21_combout\ & \find_block_index~19_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~2_combout\,
	datab => \ALT_INV_find_block_index~22_combout\,
	datac => \ALT_INV_find_block_index~21_combout\,
	datad => \ALT_INV_find_block_index~19_combout\,
	datae => \ALT_INV_find_block_index~20_combout\,
	dataf => \ALT_INV_find_block_index~3_combout\,
	combout => \Decoder2~43_combout\);

-- Location: LABCELL_X19_Y37_N12
\Decoder1~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder1~43_combout\ = ( \find_block_index~14_combout\ & ( !\find_block_index~17_combout\ & ( (\find_block_index~12_combout\ & (!\find_block_index~18_combout\ & (\find_block_index~13_combout\ & \find_block_index~11_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~12_combout\,
	datab => \ALT_INV_find_block_index~18_combout\,
	datac => \ALT_INV_find_block_index~13_combout\,
	datad => \ALT_INV_find_block_index~11_combout\,
	datae => \ALT_INV_find_block_index~14_combout\,
	dataf => \ALT_INV_find_block_index~17_combout\,
	combout => \Decoder1~43_combout\);

-- Location: LABCELL_X19_Y36_N0
\Decoder0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder0~5_combout\ = ( !\find_block_index~9_combout\ & ( !\LessThan1~0_combout\ & ( (!ball_col(3) & (!\Add3~3_combout\ & ball_col(4))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_ball_col(3),
	datab => \ALT_INV_Add3~3_combout\,
	datad => ALT_INV_ball_col(4),
	datae => \ALT_INV_find_block_index~9_combout\,
	dataf => \ALT_INV_LessThan1~0_combout\,
	combout => \Decoder0~5_combout\);

-- Location: MLABCELL_X25_Y37_N0
\Decoder0~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder0~44_combout\ = ( \Add3~2_combout\ & ( \Decoder0~5_combout\ & ( (\Add3~1_combout\ & !\Add3~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add3~1_combout\,
	datac => \ALT_INV_Add3~0_combout\,
	datae => \ALT_INV_Add3~2_combout\,
	dataf => \ALT_INV_Decoder0~5_combout\,
	combout => \Decoder0~44_combout\);

-- Location: LABCELL_X13_Y37_N33
\blocks~135\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~135_combout\ = ( \Decoder0~44_combout\ & ( ((\Decoder1~43_combout\ & \blocks~6_combout\)) # (ball_horizontal_speed(1)) ) ) # ( !\Decoder0~44_combout\ & ( (\Decoder1~43_combout\ & (!ball_horizontal_speed(1) & \blocks~6_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000000000101000000001111010111110000111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Decoder1~43_combout\,
	datac => ALT_INV_ball_horizontal_speed(1),
	datad => \ALT_INV_blocks~6_combout\,
	dataf => \ALT_INV_Decoder0~44_combout\,
	combout => \blocks~135_combout\);

-- Location: LABCELL_X16_Y39_N48
\blocks~136\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~136_combout\ = ( \blocks~2_combout\ & ( (!\blocks~4_combout\ & ((blocks(48)) # (\blocks~135_combout\))) ) ) # ( !\blocks~2_combout\ & ( (!\blocks~4_combout\ & (((blocks(48)) # (\blocks~135_combout\)) # (\Decoder2~43_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010101010101010001010101010101000001010101010100000101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks~4_combout\,
	datab => \ALT_INV_Decoder2~43_combout\,
	datac => \ALT_INV_blocks~135_combout\,
	datad => ALT_INV_blocks(48),
	dataf => \ALT_INV_blocks~2_combout\,
	combout => \blocks~136_combout\);

-- Location: LABCELL_X12_Y40_N54
\Add28~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add28~1_combout\ = ( \LessThan14~1_combout\ & ( \Add24~5_sumout\ & ( !\Add6~21_sumout\ $ (((!ball_row(1) & ((!\Add6~17_sumout\) # (\Add24~1_sumout\))) # (ball_row(1) & (!\Add6~17_sumout\ & \Add24~1_sumout\)))) ) ) ) # ( !\LessThan14~1_combout\ & ( 
-- \Add24~5_sumout\ & ( !\Add6~21_sumout\ $ (((!ball_row(1) & (!\Add6~17_sumout\ & \Add24~1_sumout\)) # (ball_row(1) & (\Add6~17_sumout\ & !\Add24~1_sumout\)))) ) ) ) # ( \LessThan14~1_combout\ & ( !\Add24~5_sumout\ & ( !\Add6~21_sumout\ $ (((!ball_row(1) & 
-- (\Add6~17_sumout\ & !\Add24~1_sumout\)) # (ball_row(1) & ((!\Add24~1_sumout\) # (\Add6~17_sumout\))))) ) ) ) # ( !\LessThan14~1_combout\ & ( !\Add24~5_sumout\ & ( !\Add6~21_sumout\ $ (((!ball_row(1) & ((!\Add24~1_sumout\) # (\Add6~17_sumout\))) # 
-- (ball_row(1) & ((!\Add6~17_sumout\) # (\Add24~1_sumout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001100011100111100011100111000111100111000110000111000110001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_ball_row(1),
	datab => \ALT_INV_Add6~17_sumout\,
	datac => \ALT_INV_Add24~1_sumout\,
	datad => \ALT_INV_Add6~21_sumout\,
	datae => \ALT_INV_LessThan14~1_combout\,
	dataf => \ALT_INV_Add24~5_sumout\,
	combout => \Add28~1_combout\);

-- Location: LABCELL_X12_Y40_N45
\Add24~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add24~13_sumout\ = SUM(( \Add23~9_sumout\ ) + ( VCC ) + ( \Add24~10\ ))
-- \Add24~14\ = CARRY(( \Add23~9_sumout\ ) + ( VCC ) + ( \Add24~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add23~9_sumout\,
	cin => \Add24~10\,
	sumout => \Add24~13_sumout\,
	cout => \Add24~14\);

-- Location: LABCELL_X12_Y40_N48
\Add24~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add24~17_sumout\ = SUM(( \Add23~1_sumout\ ) + ( VCC ) + ( \Add24~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add23~1_sumout\,
	cin => \Add24~14\,
	sumout => \Add24~17_sumout\);

-- Location: LABCELL_X11_Y39_N9
\find_block_index~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \find_block_index~23_combout\ = ( \Add24~9_sumout\ & ( \Add24~5_sumout\ ) ) # ( \Add24~9_sumout\ & ( !\Add24~5_sumout\ & ( (!ball_row(1) & \Add24~1_sumout\) ) ) ) # ( !\Add24~9_sumout\ & ( !\Add24~5_sumout\ & ( (ball_row(1) & !\Add24~1_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000000011000000110000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_ball_row(1),
	datac => \ALT_INV_Add24~1_sumout\,
	datae => \ALT_INV_Add24~9_sumout\,
	dataf => \ALT_INV_Add24~5_sumout\,
	combout => \find_block_index~23_combout\);

-- Location: LABCELL_X11_Y39_N0
\find_block_index~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \find_block_index~24_combout\ = ( !\Add24~17_sumout\ & ( !\find_block_index~23_combout\ & ( (!\Add24~13_sumout\ & ((!\LessThan14~1_combout\ & ((!\Add6~21_sumout\) # (!\Add6~17_sumout\))) # (\LessThan14~1_combout\ & ((\Add6~17_sumout\) # 
-- (\Add6~21_sumout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110011000100000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LessThan14~1_combout\,
	datab => \ALT_INV_Add24~13_sumout\,
	datac => \ALT_INV_Add6~21_sumout\,
	datad => \ALT_INV_Add6~17_sumout\,
	datae => \ALT_INV_Add24~17_sumout\,
	dataf => \ALT_INV_find_block_index~23_combout\,
	combout => \find_block_index~24_combout\);

-- Location: LABCELL_X12_Y39_N33
\find_block_index~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \find_block_index~28_combout\ = ( \find_block_index~24_combout\ & ( (!\Add28~1_combout\ & \Mux3~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add28~1_combout\,
	datad => \ALT_INV_Mux3~4_combout\,
	dataf => \ALT_INV_find_block_index~24_combout\,
	combout => \find_block_index~28_combout\);

-- Location: LABCELL_X12_Y41_N42
\Add28~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add28~5_combout\ = ( \Add24~5_sumout\ & ( \Add24~9_sumout\ & ( (!\Add26~3_combout\ & (!ball_row(1) & (!\Add26~2_combout\ & \Add24~1_sumout\))) # (\Add26~3_combout\ & (ball_row(1) & (\Add26~2_combout\ & !\Add24~1_sumout\))) ) ) ) # ( !\Add24~5_sumout\ & ( 
-- \Add24~9_sumout\ & ( ((!\Add24~1_sumout\) # ((\Add26~3_combout\ & \Add26~2_combout\))) # (ball_row(1)) ) ) ) # ( \Add24~5_sumout\ & ( !\Add24~9_sumout\ & ( (!\Add26~3_combout\ & ((!ball_row(1)) # (\Add24~1_sumout\))) # (\Add26~3_combout\ & (!ball_row(1) & 
-- \Add24~1_sumout\)) ) ) ) # ( !\Add24~5_sumout\ & ( !\Add24~9_sumout\ & ( (ball_row(1) & (!\Add24~1_sumout\ & ((\Add26~2_combout\) # (\Add26~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001100000000100010001110111011111111001101110000000110000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add26~3_combout\,
	datab => ALT_INV_ball_row(1),
	datac => \ALT_INV_Add26~2_combout\,
	datad => \ALT_INV_Add24~1_sumout\,
	datae => \ALT_INV_Add24~5_sumout\,
	dataf => \ALT_INV_Add24~9_sumout\,
	combout => \Add28~5_combout\);

-- Location: LABCELL_X13_Y39_N0
\Add28~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add28~3_combout\ = ( \Add28~5_combout\ & ( !\Add24~13_sumout\ ) ) # ( !\Add28~5_combout\ & ( \Add24~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add24~13_sumout\,
	dataf => \ALT_INV_Add28~5_combout\,
	combout => \Add28~3_combout\);

-- Location: LABCELL_X24_Y39_N42
\find_block_index~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \find_block_index~30_combout\ = ( \Mux3~4_combout\ & ( (\find_block_index~24_combout\ & !\Add28~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_find_block_index~24_combout\,
	datad => \ALT_INV_Add28~3_combout\,
	dataf => \ALT_INV_Mux3~4_combout\,
	combout => \find_block_index~30_combout\);

-- Location: LABCELL_X16_Y39_N42
\Add26~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add26~4_combout\ = ( !\Add6~9_sumout\ & ( !\Add6~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Add6~13_sumout\,
	dataf => \ALT_INV_Add6~9_sumout\,
	combout => \Add26~4_combout\);

-- Location: MLABCELL_X15_Y39_N48
\Add28~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add28~0_combout\ = ( \Add26~4_combout\ & ( \Add24~1_sumout\ & ( !\Add6~17_sumout\ $ (!ball_row(1) $ (((!\Add6~5_sumout\ & !\Add6~1_sumout\)))) ) ) ) # ( !\Add26~4_combout\ & ( \Add24~1_sumout\ & ( !\Add6~17_sumout\ $ (!ball_row(1)) ) ) ) # ( 
-- \Add26~4_combout\ & ( !\Add24~1_sumout\ & ( !\Add6~17_sumout\ $ (!ball_row(1) $ (((\Add6~1_sumout\) # (\Add6~5_sumout\)))) ) ) ) # ( !\Add26~4_combout\ & ( !\Add24~1_sumout\ & ( !\Add6~17_sumout\ $ (ball_row(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000110011011011001001001100110011110011001001001101101100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add6~5_sumout\,
	datab => \ALT_INV_Add6~17_sumout\,
	datac => \ALT_INV_Add6~1_sumout\,
	datad => ALT_INV_ball_row(1),
	datae => \ALT_INV_Add26~4_combout\,
	dataf => \ALT_INV_Add24~1_sumout\,
	combout => \Add28~0_combout\);

-- Location: LABCELL_X12_Y39_N36
\find_block_index~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \find_block_index~27_combout\ = ( \find_block_index~24_combout\ & ( (\Add28~0_combout\ & \Mux3~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add28~0_combout\,
	datad => \ALT_INV_Mux3~4_combout\,
	dataf => \ALT_INV_find_block_index~24_combout\,
	combout => \find_block_index~27_combout\);

-- Location: LABCELL_X12_Y39_N3
\Add25~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add25~1_combout\ = ( \Add24~5_sumout\ & ( (!\Add24~1_sumout\ & ball_row(1)) ) ) # ( !\Add24~5_sumout\ & ( (!ball_row(1)) # (\Add24~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111111111110000111100000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add24~1_sumout\,
	datad => ALT_INV_ball_row(1),
	dataf => \ALT_INV_Add24~5_sumout\,
	combout => \Add25~1_combout\);

-- Location: LABCELL_X11_Y39_N48
\Add28~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add28~4_combout\ = ( \Add6~21_sumout\ & ( \Add24~5_sumout\ & ( (!\Add6~17_sumout\ & ((!ball_row(1) & (!\LessThan14~1_combout\ & !\Add24~1_sumout\)) # (ball_row(1) & ((!\LessThan14~1_combout\) # (!\Add24~1_sumout\))))) # (\Add6~17_sumout\ & 
-- (((!\LessThan14~1_combout\) # (!\Add24~1_sumout\)) # (ball_row(1)))) ) ) ) # ( !\Add6~21_sumout\ & ( \Add24~5_sumout\ & ( (!\Add6~17_sumout\ & (((\LessThan14~1_combout\)))) # (\Add6~17_sumout\ & (ball_row(1) & (!\LessThan14~1_combout\ & 
-- !\Add24~1_sumout\))) ) ) ) # ( \Add6~21_sumout\ & ( !\Add24~5_sumout\ & ( (!ball_row(1) & (((\Add24~1_sumout\)))) # (ball_row(1) & (\Add6~17_sumout\ & (!\LessThan14~1_combout\ & !\Add24~1_sumout\))) ) ) ) # ( !\Add6~21_sumout\ & ( !\Add24~5_sumout\ & ( 
-- (!\Add6~17_sumout\ & (\LessThan14~1_combout\ & (!ball_row(1) $ (!\Add24~1_sumout\)))) # (\Add6~17_sumout\ & (!ball_row(1) & (!\LessThan14~1_combout\ & \Add24~1_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001001000000100001100110000011010000010101111011101110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add6~17_sumout\,
	datab => ALT_INV_ball_row(1),
	datac => \ALT_INV_LessThan14~1_combout\,
	datad => \ALT_INV_Add24~1_sumout\,
	datae => \ALT_INV_Add6~21_sumout\,
	dataf => \ALT_INV_Add24~5_sumout\,
	combout => \Add28~4_combout\);

-- Location: LABCELL_X11_Y39_N42
\Add25~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add25~2_combout\ = ( !\Add24~9_sumout\ & ( \Add24~5_sumout\ ) ) # ( \Add24~9_sumout\ & ( !\Add24~5_sumout\ & ( (ball_row(1) & !\Add24~1_sumout\) ) ) ) # ( !\Add24~9_sumout\ & ( !\Add24~5_sumout\ & ( (!ball_row(1)) # (\Add24~1_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011111111001100110000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_ball_row(1),
	datad => \ALT_INV_Add24~1_sumout\,
	datae => \ALT_INV_Add24~9_sumout\,
	dataf => \ALT_INV_Add24~5_sumout\,
	combout => \Add25~2_combout\);

-- Location: LABCELL_X12_Y40_N27
\Add25~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add25~0_combout\ = !ball_row(1) $ (!\Add24~1_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010110101010010101011010101001010101101010100101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_ball_row(1),
	datad => \ALT_INV_Add24~1_sumout\,
	combout => \Add25~0_combout\);

-- Location: LABCELL_X12_Y39_N48
\find_block_index~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \find_block_index~29_combout\ = ( \Mux3~4_combout\ & ( \Add25~0_combout\ & ( (\find_block_index~24_combout\ & (!\Add28~4_combout\ $ (!\Add25~2_combout\))) ) ) ) # ( \Mux3~4_combout\ & ( !\Add25~0_combout\ & ( (\find_block_index~24_combout\ & 
-- (!\Add25~1_combout\ $ (!\Add28~4_combout\ $ (!\Add25~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000010001001000000000000000000000001100110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add25~1_combout\,
	datab => \ALT_INV_find_block_index~24_combout\,
	datac => \ALT_INV_Add28~4_combout\,
	datad => \ALT_INV_Add25~2_combout\,
	datae => \ALT_INV_Mux3~4_combout\,
	dataf => \ALT_INV_Add25~0_combout\,
	combout => \find_block_index~29_combout\);

-- Location: LABCELL_X24_Y39_N27
\find_block_index~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \find_block_index~26_combout\ = (\find_block_index~24_combout\ & (\Mux3~4_combout\ & \Add26~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_find_block_index~24_combout\,
	datac => \ALT_INV_Mux3~4_combout\,
	datad => \ALT_INV_Add26~0_combout\,
	combout => \find_block_index~26_combout\);

-- Location: LABCELL_X13_Y37_N24
\Decoder3~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~43_combout\ = ( \find_block_index~26_combout\ & ( \find_block_index~25_combout\ & ( (\find_block_index~28_combout\ & (!\find_block_index~30_combout\ & (\find_block_index~27_combout\ & !\find_block_index~29_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~28_combout\,
	datab => \ALT_INV_find_block_index~30_combout\,
	datac => \ALT_INV_find_block_index~27_combout\,
	datad => \ALT_INV_find_block_index~29_combout\,
	datae => \ALT_INV_find_block_index~26_combout\,
	dataf => \ALT_INV_find_block_index~25_combout\,
	combout => \Decoder3~43_combout\);

-- Location: LABCELL_X13_Y40_N12
\LessThan11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan11~0_combout\ = ( !\Add24~9_sumout\ & ( !\Add24~5_sumout\ & ( (!\Add24~13_sumout\ & (ball_row(1) & !\Add24~1_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add24~13_sumout\,
	datab => ALT_INV_ball_row(1),
	datac => \ALT_INV_Add24~1_sumout\,
	datae => \ALT_INV_Add24~9_sumout\,
	dataf => \ALT_INV_Add24~5_sumout\,
	combout => \LessThan11~0_combout\);

-- Location: FF_X16_Y39_N49
\blocks[48]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks~136_combout\,
	asdata => \blocks~221_wirecell_combout\,
	clrn => \rst_n~input_o\,
	sclr => \result~12_combout\,
	sload => ALT_INV_ball_vertical_speed(1),
	ena => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \blocks[48]~DUPLICATE_q\);

-- Location: LABCELL_X13_Y37_N48
\blocks~221\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~221_combout\ = ( !ball_horizontal_speed(1) & ( (!\blocks[48]~DUPLICATE_q\ & ((!\Decoder1~43_combout\ & ((!\Decoder3~43_combout\) # ((\LessThan11~0_combout\)))) # (\Decoder1~43_combout\ & (!\blocks~6_combout\ & ((!\Decoder3~43_combout\) # 
-- (\LessThan11~0_combout\)))))) ) ) # ( ball_horizontal_speed(1) & ( ((!\Decoder0~44_combout\ & (!\blocks[48]~DUPLICATE_q\ & ((!\Decoder3~43_combout\) # (\LessThan11~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "1100100011111010110000001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Decoder1~43_combout\,
	datab => \ALT_INV_Decoder3~43_combout\,
	datac => \ALT_INV_Decoder0~44_combout\,
	datad => \ALT_INV_LessThan11~0_combout\,
	datae => ALT_INV_ball_horizontal_speed(1),
	dataf => \ALT_INV_blocks[48]~DUPLICATE_q\,
	datag => \ALT_INV_blocks~6_combout\,
	combout => \blocks~221_combout\);

-- Location: LABCELL_X13_Y37_N57
\blocks~221_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~221_wirecell_combout\ = ( !\blocks~221_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_blocks~221_combout\,
	combout => \blocks~221_wirecell_combout\);

-- Location: FF_X16_Y39_N50
\blocks[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks~136_combout\,
	asdata => \blocks~221_wirecell_combout\,
	clrn => \rst_n~input_o\,
	sclr => \result~12_combout\,
	sload => ALT_INV_ball_vertical_speed(1),
	ena => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => blocks(48));

-- Location: LABCELL_X16_Y42_N0
\Decoder1~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder1~42_combout\ = ( \find_block_index~12_combout\ & ( !\find_block_index~18_combout\ & ( (\find_block_index~14_combout\ & (!\find_block_index~17_combout\ & (!\find_block_index~11_combout\ & \find_block_index~13_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~14_combout\,
	datab => \ALT_INV_find_block_index~17_combout\,
	datac => \ALT_INV_find_block_index~11_combout\,
	datad => \ALT_INV_find_block_index~13_combout\,
	datae => \ALT_INV_find_block_index~12_combout\,
	dataf => \ALT_INV_find_block_index~18_combout\,
	combout => \Decoder1~42_combout\);

-- Location: LABCELL_X19_Y36_N15
\Decoder0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder0~1_combout\ = ( !\find_block_index~9_combout\ & ( !\LessThan1~0_combout\ & ( !\Add3~3_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add3~3_combout\,
	datae => \ALT_INV_find_block_index~9_combout\,
	dataf => \ALT_INV_LessThan1~0_combout\,
	combout => \Decoder0~1_combout\);

-- Location: LABCELL_X22_Y36_N36
\Decoder0~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder0~35_combout\ = ( !\Add3~0_combout\ & ( (ball_col(3) & \Add3~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_ball_col(3),
	datac => \ALT_INV_Add3~1_combout\,
	dataf => \ALT_INV_Add3~0_combout\,
	combout => \Decoder0~35_combout\);

-- Location: LABCELL_X16_Y42_N27
\blocks~130\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~130_combout\ = ( \Decoder0~35_combout\ & ( (ball_horizontal_speed(1) & ((!\Decoder0~1_combout\) # ((!\Add3~2_combout\) # (!ball_col(4))))) ) ) # ( !\Decoder0~35_combout\ & ( ball_horizontal_speed(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100100011001100110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Decoder0~1_combout\,
	datab => ALT_INV_ball_horizontal_speed(1),
	datac => \ALT_INV_Add3~2_combout\,
	datad => ALT_INV_ball_col(4),
	dataf => \ALT_INV_Decoder0~35_combout\,
	combout => \blocks~130_combout\);

-- Location: LABCELL_X16_Y42_N24
\blocks~131\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~131_combout\ = ( \blocks~6_combout\ & ( (!\blocks~130_combout\ & ((\Decoder1~42_combout\) # (ball_horizontal_speed(1)))) ) ) # ( !\blocks~6_combout\ & ( (ball_horizontal_speed(1) & !\blocks~130_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000000111111000000000011111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_ball_horizontal_speed(1),
	datac => \ALT_INV_Decoder1~42_combout\,
	datad => \ALT_INV_blocks~130_combout\,
	dataf => \ALT_INV_blocks~6_combout\,
	combout => \blocks~131_combout\);

-- Location: LABCELL_X22_Y41_N39
\Decoder2~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~42_combout\ = ( !\find_block_index~3_combout\ & ( \find_block_index~20_combout\ & ( (\find_block_index~2_combout\ & (\find_block_index~21_combout\ & (!\find_block_index~19_combout\ & !\find_block_index~22_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~2_combout\,
	datab => \ALT_INV_find_block_index~21_combout\,
	datac => \ALT_INV_find_block_index~19_combout\,
	datad => \ALT_INV_find_block_index~22_combout\,
	datae => \ALT_INV_find_block_index~3_combout\,
	dataf => \ALT_INV_find_block_index~20_combout\,
	combout => \Decoder2~42_combout\);

-- Location: LABCELL_X16_Y39_N6
\blocks~132\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~132_combout\ = ( \Decoder2~42_combout\ & ( (!\blocks~4_combout\ & (((!\blocks~2_combout\) # (blocks(49))) # (\blocks~131_combout\))) ) ) # ( !\Decoder2~42_combout\ & ( (!\blocks~4_combout\ & ((blocks(49)) # (\blocks~131_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000011110000010100001111000011010000111100001101000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks~131_combout\,
	datab => \ALT_INV_blocks~2_combout\,
	datac => \ALT_INV_blocks~4_combout\,
	datad => ALT_INV_blocks(49),
	dataf => \ALT_INV_Decoder2~42_combout\,
	combout => \blocks~132_combout\);

-- Location: MLABCELL_X25_Y40_N36
\Decoder3~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~42_combout\ = ( \find_block_index~28_combout\ & ( !\find_block_index~29_combout\ & ( (!\find_block_index~30_combout\ & (\find_block_index~26_combout\ & (!\find_block_index~25_combout\ & \find_block_index~27_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~30_combout\,
	datab => \ALT_INV_find_block_index~26_combout\,
	datac => \ALT_INV_find_block_index~25_combout\,
	datad => \ALT_INV_find_block_index~27_combout\,
	datae => \ALT_INV_find_block_index~28_combout\,
	dataf => \ALT_INV_find_block_index~29_combout\,
	combout => \Decoder3~42_combout\);

-- Location: MLABCELL_X25_Y40_N30
\blocks~133\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~133_combout\ = ( \Decoder3~42_combout\ & ( !\LessThan11~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_LessThan11~0_combout\,
	datae => \ALT_INV_Decoder3~42_combout\,
	combout => \blocks~133_combout\);

-- Location: LABCELL_X16_Y42_N54
\blocks~134\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~134_combout\ = ( \blocks~130_combout\ & ( \blocks~133_combout\ ) ) # ( !\blocks~130_combout\ & ( \blocks~133_combout\ ) ) # ( \blocks~130_combout\ & ( !\blocks~133_combout\ & ( blocks(49) ) ) ) # ( !\blocks~130_combout\ & ( !\blocks~133_combout\ & 
-- ( (((\blocks~6_combout\ & \Decoder1~42_combout\)) # (blocks(49))) # (ball_horizontal_speed(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011111111111000000001111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks~6_combout\,
	datab => ALT_INV_ball_horizontal_speed(1),
	datac => \ALT_INV_Decoder1~42_combout\,
	datad => ALT_INV_blocks(49),
	datae => \ALT_INV_blocks~130_combout\,
	dataf => \ALT_INV_blocks~133_combout\,
	combout => \blocks~134_combout\);

-- Location: FF_X16_Y39_N8
\blocks[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks~132_combout\,
	asdata => \blocks~134_combout\,
	clrn => \rst_n~input_o\,
	sclr => \result~12_combout\,
	sload => ALT_INV_ball_vertical_speed(1),
	ena => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => blocks(49));

-- Location: LABCELL_X24_Y40_N15
\Decoder1~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder1~41_combout\ = ( !\find_block_index~18_combout\ & ( \find_block_index~13_combout\ & ( (\find_block_index~11_combout\ & (!\find_block_index~12_combout\ & (!\find_block_index~17_combout\ & \find_block_index~14_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~11_combout\,
	datab => \ALT_INV_find_block_index~12_combout\,
	datac => \ALT_INV_find_block_index~17_combout\,
	datad => \ALT_INV_find_block_index~14_combout\,
	datae => \ALT_INV_find_block_index~18_combout\,
	dataf => \ALT_INV_find_block_index~13_combout\,
	combout => \Decoder1~41_combout\);

-- Location: MLABCELL_X25_Y38_N24
\Decoder0~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder0~43_combout\ = ( \Decoder0~2_combout\ & ( (\Add3~1_combout\ & (\Add3~2_combout\ & !\Add3~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000000100000001000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add3~1_combout\,
	datab => \ALT_INV_Add3~2_combout\,
	datac => \ALT_INV_Add3~0_combout\,
	dataf => \ALT_INV_Decoder0~2_combout\,
	combout => \Decoder0~43_combout\);

-- Location: LABCELL_X24_Y40_N45
\blocks~128\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~128_combout\ = ( \Decoder0~43_combout\ & ( ((\Decoder1~41_combout\ & \blocks~6_combout\)) # (ball_horizontal_speed(1)) ) ) # ( !\Decoder0~43_combout\ & ( (!ball_horizontal_speed(1) & (\Decoder1~41_combout\ & \blocks~6_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100010000000000010001001010101011101110101010101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_ball_horizontal_speed(1),
	datab => \ALT_INV_Decoder1~41_combout\,
	datad => \ALT_INV_blocks~6_combout\,
	dataf => \ALT_INV_Decoder0~43_combout\,
	combout => \blocks~128_combout\);

-- Location: MLABCELL_X21_Y41_N21
\Decoder2~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~41_combout\ = ( !\find_block_index~3_combout\ & ( \find_block_index~21_combout\ & ( (!\find_block_index~22_combout\ & (!\find_block_index~20_combout\ & (\find_block_index~2_combout\ & \find_block_index~19_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~22_combout\,
	datab => \ALT_INV_find_block_index~20_combout\,
	datac => \ALT_INV_find_block_index~2_combout\,
	datad => \ALT_INV_find_block_index~19_combout\,
	datae => \ALT_INV_find_block_index~3_combout\,
	dataf => \ALT_INV_find_block_index~21_combout\,
	combout => \Decoder2~41_combout\);

-- Location: LABCELL_X16_Y39_N3
\blocks~129\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~129_combout\ = ( \Decoder2~41_combout\ & ( (!\blocks~4_combout\ & ((!\blocks~2_combout\) # ((blocks(50)) # (\blocks~128_combout\)))) ) ) # ( !\Decoder2~41_combout\ & ( (!\blocks~4_combout\ & ((blocks(50)) # (\blocks~128_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101010101010000010101010101010001010101010101000101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks~4_combout\,
	datab => \ALT_INV_blocks~2_combout\,
	datac => \ALT_INV_blocks~128_combout\,
	datad => ALT_INV_blocks(50),
	dataf => \ALT_INV_Decoder2~41_combout\,
	combout => \blocks~129_combout\);

-- Location: FF_X16_Y39_N4
\blocks[50]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks~129_combout\,
	asdata => \blocks~225_wirecell_combout\,
	clrn => \rst_n~input_o\,
	sclr => \result~12_combout\,
	sload => ALT_INV_ball_vertical_speed(1),
	ena => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \blocks[50]~DUPLICATE_q\);

-- Location: MLABCELL_X25_Y40_N51
\Decoder3~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~41_combout\ = ( !\find_block_index~29_combout\ & ( \find_block_index~28_combout\ & ( (\find_block_index~25_combout\ & (\find_block_index~27_combout\ & (!\find_block_index~26_combout\ & !\find_block_index~30_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~25_combout\,
	datab => \ALT_INV_find_block_index~27_combout\,
	datac => \ALT_INV_find_block_index~26_combout\,
	datad => \ALT_INV_find_block_index~30_combout\,
	datae => \ALT_INV_find_block_index~29_combout\,
	dataf => \ALT_INV_find_block_index~28_combout\,
	combout => \Decoder3~41_combout\);

-- Location: LABCELL_X24_Y40_N24
\blocks~225\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~225_combout\ = ( !ball_horizontal_speed(1) & ( (!\blocks[50]~DUPLICATE_q\ & ((!\LessThan11~0_combout\ & (!\Decoder3~41_combout\ & ((!\blocks~6_combout\) # (!\Decoder1~41_combout\)))) # (\LessThan11~0_combout\ & ((!\blocks~6_combout\) # 
-- ((!\Decoder1~41_combout\)))))) ) ) # ( ball_horizontal_speed(1) & ( (!\blocks[50]~DUPLICATE_q\ & (!\Decoder0~43_combout\ & (((!\Decoder3~41_combout\)) # (\LessThan11~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "1100110011000000110000001100000001000100010000000100000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LessThan11~0_combout\,
	datab => \ALT_INV_blocks[50]~DUPLICATE_q\,
	datac => \ALT_INV_Decoder0~43_combout\,
	datad => \ALT_INV_Decoder1~41_combout\,
	datae => ALT_INV_ball_horizontal_speed(1),
	dataf => \ALT_INV_Decoder3~41_combout\,
	datag => \ALT_INV_blocks~6_combout\,
	combout => \blocks~225_combout\);

-- Location: LABCELL_X24_Y40_N42
\blocks~225_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~225_wirecell_combout\ = ( !\blocks~225_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_blocks~225_combout\,
	combout => \blocks~225_wirecell_combout\);

-- Location: FF_X16_Y39_N5
\blocks[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks~129_combout\,
	asdata => \blocks~225_wirecell_combout\,
	clrn => \rst_n~input_o\,
	sclr => \result~12_combout\,
	sload => ALT_INV_ball_vertical_speed(1),
	ena => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => blocks(50));

-- Location: LABCELL_X22_Y37_N51
\Decoder1~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder1~40_combout\ = ( \find_block_index~13_combout\ & ( !\find_block_index~11_combout\ & ( (\find_block_index~14_combout\ & (!\find_block_index~12_combout\ & (!\find_block_index~17_combout\ & !\find_block_index~18_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~14_combout\,
	datab => \ALT_INV_find_block_index~12_combout\,
	datac => \ALT_INV_find_block_index~17_combout\,
	datad => \ALT_INV_find_block_index~18_combout\,
	datae => \ALT_INV_find_block_index~13_combout\,
	dataf => \ALT_INV_find_block_index~11_combout\,
	combout => \Decoder1~40_combout\);

-- Location: LABCELL_X17_Y36_N27
\blocks~123\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~123_combout\ = ( \Decoder0~35_combout\ & ( (ball_horizontal_speed(1) & (((!\Decoder0~1_combout\) # (!\Add3~2_combout\)) # (ball_col(4)))) ) ) # ( !\Decoder0~35_combout\ & ( ball_horizontal_speed(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100010011001100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_ball_col(4),
	datab => ALT_INV_ball_horizontal_speed(1),
	datac => \ALT_INV_Decoder0~1_combout\,
	datad => \ALT_INV_Add3~2_combout\,
	dataf => \ALT_INV_Decoder0~35_combout\,
	combout => \blocks~123_combout\);

-- Location: LABCELL_X17_Y36_N24
\blocks~124\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~124_combout\ = ( !\blocks~123_combout\ & ( ((\blocks~6_combout\ & \Decoder1~40_combout\)) # (ball_horizontal_speed(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100111111001100110011111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_ball_horizontal_speed(1),
	datac => \ALT_INV_blocks~6_combout\,
	datad => \ALT_INV_Decoder1~40_combout\,
	dataf => \ALT_INV_blocks~123_combout\,
	combout => \blocks~124_combout\);

-- Location: LABCELL_X22_Y41_N45
\Decoder2~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~40_combout\ = ( !\find_block_index~22_combout\ & ( \find_block_index~21_combout\ & ( (\find_block_index~2_combout\ & (!\find_block_index~19_combout\ & (!\find_block_index~3_combout\ & !\find_block_index~20_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~2_combout\,
	datab => \ALT_INV_find_block_index~19_combout\,
	datac => \ALT_INV_find_block_index~3_combout\,
	datad => \ALT_INV_find_block_index~20_combout\,
	datae => \ALT_INV_find_block_index~22_combout\,
	dataf => \ALT_INV_find_block_index~21_combout\,
	combout => \Decoder2~40_combout\);

-- Location: LABCELL_X17_Y36_N12
\blocks~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~125_combout\ = ( blocks(51) & ( \Decoder2~40_combout\ & ( !\blocks~4_combout\ ) ) ) # ( !blocks(51) & ( \Decoder2~40_combout\ & ( (!\blocks~4_combout\ & ((!\blocks~2_combout\) # (\blocks~124_combout\))) ) ) ) # ( blocks(51) & ( 
-- !\Decoder2~40_combout\ & ( !\blocks~4_combout\ ) ) ) # ( !blocks(51) & ( !\Decoder2~40_combout\ & ( (\blocks~124_combout\ & !\blocks~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100110011001100110011000100110001001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks~124_combout\,
	datab => \ALT_INV_blocks~4_combout\,
	datac => \ALT_INV_blocks~2_combout\,
	datae => ALT_INV_blocks(51),
	dataf => \ALT_INV_Decoder2~40_combout\,
	combout => \blocks~125_combout\);

-- Location: MLABCELL_X25_Y39_N18
\Decoder3~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~40_combout\ = ( \find_block_index~27_combout\ & ( !\find_block_index~29_combout\ & ( (\find_block_index~28_combout\ & (!\find_block_index~30_combout\ & (!\find_block_index~26_combout\ & !\find_block_index~25_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~28_combout\,
	datab => \ALT_INV_find_block_index~30_combout\,
	datac => \ALT_INV_find_block_index~26_combout\,
	datad => \ALT_INV_find_block_index~25_combout\,
	datae => \ALT_INV_find_block_index~27_combout\,
	dataf => \ALT_INV_find_block_index~29_combout\,
	combout => \Decoder3~40_combout\);

-- Location: MLABCELL_X25_Y39_N12
\blocks~126\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~126_combout\ = ( \Decoder3~40_combout\ & ( !\LessThan11~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_LessThan11~0_combout\,
	dataf => \ALT_INV_Decoder3~40_combout\,
	combout => \blocks~126_combout\);

-- Location: LABCELL_X17_Y36_N42
\blocks~127\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~127_combout\ = ( ball_horizontal_speed(1) & ( \blocks~126_combout\ ) ) # ( !ball_horizontal_speed(1) & ( \blocks~126_combout\ ) ) # ( ball_horizontal_speed(1) & ( !\blocks~126_combout\ & ( (!\blocks~123_combout\) # (blocks(51)) ) ) ) # ( 
-- !ball_horizontal_speed(1) & ( !\blocks~126_combout\ & ( ((\blocks~6_combout\ & (!\blocks~123_combout\ & \Decoder1~40_combout\))) # (blocks(51)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101110011111100111111001111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks~6_combout\,
	datab => ALT_INV_blocks(51),
	datac => \ALT_INV_blocks~123_combout\,
	datad => \ALT_INV_Decoder1~40_combout\,
	datae => ALT_INV_ball_horizontal_speed(1),
	dataf => \ALT_INV_blocks~126_combout\,
	combout => \blocks~127_combout\);

-- Location: FF_X17_Y36_N14
\blocks[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks~125_combout\,
	asdata => \blocks~127_combout\,
	clrn => \rst_n~input_o\,
	sclr => \result~12_combout\,
	sload => ALT_INV_ball_vertical_speed(1),
	ena => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => blocks(51));

-- Location: LABCELL_X16_Y39_N36
\rtl~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~27_combout\ = ( \Add26~1_combout\ & ( \Add26~0_combout\ & ( !blocks(48) ) ) ) # ( !\Add26~1_combout\ & ( \Add26~0_combout\ & ( !blocks(49) ) ) ) # ( \Add26~1_combout\ & ( !\Add26~0_combout\ & ( !blocks(50) ) ) ) # ( !\Add26~1_combout\ & ( 
-- !\Add26~0_combout\ & ( !blocks(51) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111100001111000011001100110011001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(48),
	datab => ALT_INV_blocks(49),
	datac => ALT_INV_blocks(50),
	datad => ALT_INV_blocks(51),
	datae => \ALT_INV_Add26~1_combout\,
	dataf => \ALT_INV_Add26~0_combout\,
	combout => \rtl~27_combout\);

-- Location: LABCELL_X22_Y41_N33
\Decoder2~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~51_combout\ = ( !\find_block_index~22_combout\ & ( \find_block_index~19_combout\ & ( (!\find_block_index~2_combout\ & (\find_block_index~21_combout\ & (!\find_block_index~3_combout\ & \find_block_index~20_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~2_combout\,
	datab => \ALT_INV_find_block_index~21_combout\,
	datac => \ALT_INV_find_block_index~3_combout\,
	datad => \ALT_INV_find_block_index~20_combout\,
	datae => \ALT_INV_find_block_index~22_combout\,
	dataf => \ALT_INV_find_block_index~19_combout\,
	combout => \Decoder2~51_combout\);

-- Location: LABCELL_X22_Y38_N51
\Decoder1~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder1~51_combout\ = ( !\find_block_index~17_combout\ & ( \find_block_index~12_combout\ & ( (\find_block_index~11_combout\ & (\find_block_index~13_combout\ & (!\find_block_index~14_combout\ & !\find_block_index~18_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~11_combout\,
	datab => \ALT_INV_find_block_index~13_combout\,
	datac => \ALT_INV_find_block_index~14_combout\,
	datad => \ALT_INV_find_block_index~18_combout\,
	datae => \ALT_INV_find_block_index~17_combout\,
	dataf => \ALT_INV_find_block_index~12_combout\,
	combout => \Decoder1~51_combout\);

-- Location: LABCELL_X27_Y38_N0
\Decoder0~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder0~51_combout\ = ( \Decoder0~5_combout\ & ( (!\Add3~1_combout\ & (!\Add3~0_combout\ & \Add3~2_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001000000010000000100000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add3~1_combout\,
	datab => \ALT_INV_Add3~0_combout\,
	datac => \ALT_INV_Add3~2_combout\,
	dataf => \ALT_INV_Decoder0~5_combout\,
	combout => \Decoder0~51_combout\);

-- Location: LABCELL_X13_Y37_N45
\Decoder3~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~51_combout\ = ( !\find_block_index~30_combout\ & ( \find_block_index~27_combout\ & ( (!\find_block_index~29_combout\ & (\find_block_index~26_combout\ & (\find_block_index~25_combout\ & !\find_block_index~28_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~29_combout\,
	datab => \ALT_INV_find_block_index~26_combout\,
	datac => \ALT_INV_find_block_index~25_combout\,
	datad => \ALT_INV_find_block_index~28_combout\,
	datae => \ALT_INV_find_block_index~30_combout\,
	dataf => \ALT_INV_find_block_index~27_combout\,
	combout => \Decoder3~51_combout\);

-- Location: LABCELL_X22_Y38_N36
\blocks~197\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~197_combout\ = ( !ball_horizontal_speed(1) & ( (!\blocks[56]~DUPLICATE_q\ & ((!\Decoder1~51_combout\ & (((!\Decoder3~51_combout\)) # (\LessThan11~0_combout\))) # (\Decoder1~51_combout\ & (!\blocks~6_combout\ & ((!\Decoder3~51_combout\) # 
-- (\LessThan11~0_combout\)))))) ) ) # ( ball_horizontal_speed(1) & ( ((!\Decoder0~51_combout\ & (!\blocks[56]~DUPLICATE_q\ & ((!\Decoder3~51_combout\) # (\LessThan11~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "1111101000000000111100000000000000110010000000000011000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Decoder1~51_combout\,
	datab => \ALT_INV_LessThan11~0_combout\,
	datac => \ALT_INV_Decoder0~51_combout\,
	datad => \ALT_INV_blocks[56]~DUPLICATE_q\,
	datae => ALT_INV_ball_horizontal_speed(1),
	dataf => \ALT_INV_Decoder3~51_combout\,
	datag => \ALT_INV_blocks~6_combout\,
	combout => \blocks~197_combout\);

-- Location: LABCELL_X16_Y38_N33
\blocks~197_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~197_wirecell_combout\ = ( !\blocks~197_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_blocks~197_combout\,
	combout => \blocks~197_wirecell_combout\);

-- Location: FF_X16_Y38_N20
\blocks[56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks~158_combout\,
	asdata => \blocks~197_wirecell_combout\,
	clrn => \rst_n~input_o\,
	sclr => \result~12_combout\,
	sload => ALT_INV_ball_vertical_speed(1),
	ena => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => blocks(56));

-- Location: LABCELL_X22_Y38_N9
\blocks~157\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~157_combout\ = ( \Decoder1~51_combout\ & ( (!ball_horizontal_speed(1) & (\blocks~6_combout\)) # (ball_horizontal_speed(1) & ((\Decoder0~51_combout\))) ) ) # ( !\Decoder1~51_combout\ & ( (ball_horizontal_speed(1) & \Decoder0~51_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100001010010111110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_ball_horizontal_speed(1),
	datac => \ALT_INV_blocks~6_combout\,
	datad => \ALT_INV_Decoder0~51_combout\,
	dataf => \ALT_INV_Decoder1~51_combout\,
	combout => \blocks~157_combout\);

-- Location: LABCELL_X16_Y38_N18
\blocks~158\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~158_combout\ = ( \blocks~157_combout\ & ( !\blocks~4_combout\ ) ) # ( !\blocks~157_combout\ & ( (!\blocks~4_combout\ & (((!\blocks~2_combout\ & \Decoder2~51_combout\)) # (blocks(56)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100010101010000010001010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks~4_combout\,
	datab => \ALT_INV_blocks~2_combout\,
	datac => \ALT_INV_Decoder2~51_combout\,
	datad => ALT_INV_blocks(56),
	dataf => \ALT_INV_blocks~157_combout\,
	combout => \blocks~158_combout\);

-- Location: FF_X16_Y38_N19
\blocks[56]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks~158_combout\,
	asdata => \blocks~197_wirecell_combout\,
	clrn => \rst_n~input_o\,
	sclr => \result~12_combout\,
	sload => ALT_INV_ball_vertical_speed(1),
	ena => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \blocks[56]~DUPLICATE_q\);

-- Location: LABCELL_X22_Y41_N9
\Decoder2~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~50_combout\ = ( \find_block_index~20_combout\ & ( !\find_block_index~19_combout\ & ( (!\find_block_index~22_combout\ & (\find_block_index~21_combout\ & (!\find_block_index~3_combout\ & !\find_block_index~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~22_combout\,
	datab => \ALT_INV_find_block_index~21_combout\,
	datac => \ALT_INV_find_block_index~3_combout\,
	datad => \ALT_INV_find_block_index~2_combout\,
	datae => \ALT_INV_find_block_index~20_combout\,
	dataf => \ALT_INV_find_block_index~19_combout\,
	combout => \Decoder2~50_combout\);

-- Location: MLABCELL_X21_Y37_N48
\Decoder1~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder1~50_combout\ = ( \find_block_index~12_combout\ & ( !\find_block_index~18_combout\ & ( (!\find_block_index~17_combout\ & (!\find_block_index~14_combout\ & (!\find_block_index~11_combout\ & \find_block_index~13_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~17_combout\,
	datab => \ALT_INV_find_block_index~14_combout\,
	datac => \ALT_INV_find_block_index~11_combout\,
	datad => \ALT_INV_find_block_index~13_combout\,
	datae => \ALT_INV_find_block_index~12_combout\,
	dataf => \ALT_INV_find_block_index~18_combout\,
	combout => \Decoder1~50_combout\);

-- Location: LABCELL_X19_Y38_N54
\Decoder0~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder0~20_combout\ = ( !\find_block_index~9_combout\ & ( (!\LessThan1~0_combout\ & (ball_col(3) & (ball_col(4) & !\Add3~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000000000100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LessThan1~0_combout\,
	datab => ALT_INV_ball_col(3),
	datac => ALT_INV_ball_col(4),
	datad => \ALT_INV_Add3~3_combout\,
	dataf => \ALT_INV_find_block_index~9_combout\,
	combout => \Decoder0~20_combout\);

-- Location: LABCELL_X19_Y38_N18
\Decoder0~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder0~50_combout\ = ( \Add3~2_combout\ & ( (!\Add3~0_combout\ & (\Decoder0~20_combout\ & !\Add3~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001100000000000000110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add3~0_combout\,
	datac => \ALT_INV_Decoder0~20_combout\,
	datad => \ALT_INV_Add3~1_combout\,
	dataf => \ALT_INV_Add3~2_combout\,
	combout => \Decoder0~50_combout\);

-- Location: LABCELL_X24_Y39_N30
\Decoder3~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~50_combout\ = ( \find_block_index~27_combout\ & ( !\find_block_index~28_combout\ & ( (!\find_block_index~29_combout\ & (!\find_block_index~25_combout\ & (\find_block_index~26_combout\ & !\find_block_index~30_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~29_combout\,
	datab => \ALT_INV_find_block_index~25_combout\,
	datac => \ALT_INV_find_block_index~26_combout\,
	datad => \ALT_INV_find_block_index~30_combout\,
	datae => \ALT_INV_find_block_index~27_combout\,
	dataf => \ALT_INV_find_block_index~28_combout\,
	combout => \Decoder3~50_combout\);

-- Location: LABCELL_X16_Y38_N48
\blocks~201\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~201_combout\ = ( !ball_horizontal_speed(1) & ( (!\blocks[57]~DUPLICATE_q\ & ((!\Decoder1~50_combout\ & (((!\Decoder3~50_combout\) # (\LessThan11~0_combout\)))) # (\Decoder1~50_combout\ & (!\blocks~6_combout\ & ((!\Decoder3~50_combout\) # 
-- (\LessThan11~0_combout\)))))) ) ) # ( ball_horizontal_speed(1) & ( (!\blocks[57]~DUPLICATE_q\ & (((!\Decoder0~50_combout\ & ((!\Decoder3~50_combout\) # (\LessThan11~0_combout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "1010100010101000101000001010000000000000101010000000000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks[57]~DUPLICATE_q\,
	datab => \ALT_INV_Decoder1~50_combout\,
	datac => \ALT_INV_Decoder0~50_combout\,
	datad => \ALT_INV_LessThan11~0_combout\,
	datae => ALT_INV_ball_horizontal_speed(1),
	dataf => \ALT_INV_Decoder3~50_combout\,
	datag => \ALT_INV_blocks~6_combout\,
	combout => \blocks~201_combout\);

-- Location: LABCELL_X16_Y38_N27
\blocks~201_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~201_wirecell_combout\ = ( !\blocks~201_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_blocks~201_combout\,
	combout => \blocks~201_wirecell_combout\);

-- Location: FF_X16_Y38_N22
\blocks[57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks~156_combout\,
	asdata => \blocks~201_wirecell_combout\,
	clrn => \rst_n~input_o\,
	sclr => \result~12_combout\,
	sload => ALT_INV_ball_vertical_speed(1),
	ena => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => blocks(57));

-- Location: LABCELL_X16_Y38_N30
\blocks~155\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~155_combout\ = (!ball_horizontal_speed(1) & (((\Decoder1~50_combout\ & \blocks~6_combout\)))) # (ball_horizontal_speed(1) & (\Decoder0~50_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010101000000110101010100000011010101010000001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Decoder0~50_combout\,
	datab => \ALT_INV_Decoder1~50_combout\,
	datac => \ALT_INV_blocks~6_combout\,
	datad => ALT_INV_ball_horizontal_speed(1),
	combout => \blocks~155_combout\);

-- Location: LABCELL_X16_Y38_N21
\blocks~156\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~156_combout\ = ( \blocks~155_combout\ & ( !\blocks~4_combout\ ) ) # ( !\blocks~155_combout\ & ( (!\blocks~4_combout\ & (((!\blocks~2_combout\ & \Decoder2~50_combout\)) # (blocks(57)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100010101010000010001010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks~4_combout\,
	datab => \ALT_INV_blocks~2_combout\,
	datac => \ALT_INV_Decoder2~50_combout\,
	datad => ALT_INV_blocks(57),
	dataf => \ALT_INV_blocks~155_combout\,
	combout => \blocks~156_combout\);

-- Location: FF_X16_Y38_N23
\blocks[57]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks~156_combout\,
	asdata => \blocks~201_wirecell_combout\,
	clrn => \rst_n~input_o\,
	sclr => \result~12_combout\,
	sload => ALT_INV_ball_vertical_speed(1),
	ena => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \blocks[57]~DUPLICATE_q\);

-- Location: MLABCELL_X25_Y38_N45
\Decoder1~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder1~49_combout\ = ( \find_block_index~13_combout\ & ( \find_block_index~11_combout\ & ( (!\find_block_index~12_combout\ & (!\find_block_index~17_combout\ & (!\find_block_index~14_combout\ & !\find_block_index~18_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~12_combout\,
	datab => \ALT_INV_find_block_index~17_combout\,
	datac => \ALT_INV_find_block_index~14_combout\,
	datad => \ALT_INV_find_block_index~18_combout\,
	datae => \ALT_INV_find_block_index~13_combout\,
	dataf => \ALT_INV_find_block_index~11_combout\,
	combout => \Decoder1~49_combout\);

-- Location: LABCELL_X19_Y38_N51
\Decoder0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder0~49_combout\ = ( !ball_col(4) & ( (!\Add3~1_combout\ & (!\Add3~0_combout\ & \Add3~2_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000000000000001100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add3~1_combout\,
	datac => \ALT_INV_Add3~0_combout\,
	datad => \ALT_INV_Add3~2_combout\,
	dataf => ALT_INV_ball_col(4),
	combout => \Decoder0~49_combout\);

-- Location: LABCELL_X19_Y38_N48
\blocks~150\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~150_combout\ = ( ball_col(3) & ( ball_horizontal_speed(1) ) ) # ( !ball_col(3) & ( (ball_horizontal_speed(1) & ((!\Decoder0~49_combout\) # (!\Decoder0~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001010000011110000101000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Decoder0~49_combout\,
	datac => ALT_INV_ball_horizontal_speed(1),
	datad => \ALT_INV_Decoder0~1_combout\,
	dataf => ALT_INV_ball_col(3),
	combout => \blocks~150_combout\);

-- Location: LABCELL_X16_Y38_N54
\blocks~151\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~151_combout\ = ( !\blocks~150_combout\ & ( ((\blocks~6_combout\ & \Decoder1~49_combout\)) # (ball_horizontal_speed(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111100011111000111110001111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks~6_combout\,
	datab => \ALT_INV_Decoder1~49_combout\,
	datac => ALT_INV_ball_horizontal_speed(1),
	dataf => \ALT_INV_blocks~150_combout\,
	combout => \blocks~151_combout\);

-- Location: LABCELL_X23_Y39_N6
\Decoder3~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~49_combout\ = ( \find_block_index~27_combout\ & ( !\find_block_index~29_combout\ & ( (!\find_block_index~26_combout\ & (!\find_block_index~28_combout\ & (\find_block_index~25_combout\ & !\find_block_index~30_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~26_combout\,
	datab => \ALT_INV_find_block_index~28_combout\,
	datac => \ALT_INV_find_block_index~25_combout\,
	datad => \ALT_INV_find_block_index~30_combout\,
	datae => \ALT_INV_find_block_index~27_combout\,
	dataf => \ALT_INV_find_block_index~29_combout\,
	combout => \Decoder3~49_combout\);

-- Location: LABCELL_X23_Y39_N54
\blocks~153\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~153_combout\ = ( \Decoder3~49_combout\ & ( !\LessThan11~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_LessThan11~0_combout\,
	dataf => \ALT_INV_Decoder3~49_combout\,
	combout => \blocks~153_combout\);

-- Location: LABCELL_X16_Y38_N0
\blocks~154\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~154_combout\ = ( blocks(58) & ( \blocks~153_combout\ ) ) # ( !blocks(58) & ( \blocks~153_combout\ ) ) # ( blocks(58) & ( !\blocks~153_combout\ ) ) # ( !blocks(58) & ( !\blocks~153_combout\ & ( (!\blocks~150_combout\ & (((\blocks~6_combout\ & 
-- \Decoder1~49_combout\)) # (ball_horizontal_speed(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011110000111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks~6_combout\,
	datab => \ALT_INV_Decoder1~49_combout\,
	datac => \ALT_INV_blocks~150_combout\,
	datad => ALT_INV_ball_horizontal_speed(1),
	datae => ALT_INV_blocks(58),
	dataf => \ALT_INV_blocks~153_combout\,
	combout => \blocks~154_combout\);

-- Location: FF_X16_Y38_N38
\blocks[58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks~152_combout\,
	asdata => \blocks~154_combout\,
	clrn => \rst_n~input_o\,
	sclr => \result~12_combout\,
	sload => ALT_INV_ball_vertical_speed(1),
	ena => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => blocks(58));

-- Location: LABCELL_X22_Y41_N6
\Decoder2~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~49_combout\ = ( \find_block_index~19_combout\ & ( !\find_block_index~20_combout\ & ( (!\find_block_index~22_combout\ & (\find_block_index~21_combout\ & (!\find_block_index~2_combout\ & !\find_block_index~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~22_combout\,
	datab => \ALT_INV_find_block_index~21_combout\,
	datac => \ALT_INV_find_block_index~2_combout\,
	datad => \ALT_INV_find_block_index~3_combout\,
	datae => \ALT_INV_find_block_index~19_combout\,
	dataf => \ALT_INV_find_block_index~20_combout\,
	combout => \Decoder2~49_combout\);

-- Location: LABCELL_X16_Y38_N36
\blocks~152\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~152_combout\ = ( \Decoder2~49_combout\ & ( (!\blocks~4_combout\ & ((!\blocks~2_combout\) # ((blocks(58)) # (\blocks~151_combout\)))) ) ) # ( !\Decoder2~49_combout\ & ( (!\blocks~4_combout\ & ((blocks(58)) # (\blocks~151_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101010101010000010101010101010001010101010101000101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks~4_combout\,
	datab => \ALT_INV_blocks~2_combout\,
	datac => \ALT_INV_blocks~151_combout\,
	datad => ALT_INV_blocks(58),
	dataf => \ALT_INV_Decoder2~49_combout\,
	combout => \blocks~152_combout\);

-- Location: FF_X16_Y38_N37
\blocks[58]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks~152_combout\,
	asdata => \blocks~154_combout\,
	clrn => \rst_n~input_o\,
	sclr => \result~12_combout\,
	sload => ALT_INV_ball_vertical_speed(1),
	ena => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \blocks[58]~DUPLICATE_q\);

-- Location: LABCELL_X22_Y41_N21
\Decoder2~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~48_combout\ = ( !\find_block_index~2_combout\ & ( \find_block_index~21_combout\ & ( (!\find_block_index~3_combout\ & (!\find_block_index~19_combout\ & (!\find_block_index~22_combout\ & !\find_block_index~20_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~3_combout\,
	datab => \ALT_INV_find_block_index~19_combout\,
	datac => \ALT_INV_find_block_index~22_combout\,
	datad => \ALT_INV_find_block_index~20_combout\,
	datae => \ALT_INV_find_block_index~2_combout\,
	dataf => \ALT_INV_find_block_index~21_combout\,
	combout => \Decoder2~48_combout\);

-- Location: LABCELL_X19_Y38_N30
\Decoder0~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder0~48_combout\ = ( !\Add3~0_combout\ & ( \Add3~2_combout\ & ( (!ball_col(4) & (!\Add3~1_combout\ & (\Decoder0~1_combout\ & ball_col(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_ball_col(4),
	datab => \ALT_INV_Add3~1_combout\,
	datac => \ALT_INV_Decoder0~1_combout\,
	datad => ALT_INV_ball_col(3),
	datae => \ALT_INV_Add3~0_combout\,
	dataf => \ALT_INV_Add3~2_combout\,
	combout => \Decoder0~48_combout\);

-- Location: MLABCELL_X21_Y37_N6
\Decoder1~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder1~48_combout\ = ( \find_block_index~13_combout\ & ( !\find_block_index~18_combout\ & ( (!\find_block_index~11_combout\ & (!\find_block_index~12_combout\ & (!\find_block_index~17_combout\ & !\find_block_index~14_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~11_combout\,
	datab => \ALT_INV_find_block_index~12_combout\,
	datac => \ALT_INV_find_block_index~17_combout\,
	datad => \ALT_INV_find_block_index~14_combout\,
	datae => \ALT_INV_find_block_index~13_combout\,
	dataf => \ALT_INV_find_block_index~18_combout\,
	combout => \Decoder1~48_combout\);

-- Location: LABCELL_X16_Y38_N24
\blocks~148\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~148_combout\ = ( \Decoder1~48_combout\ & ( (!ball_horizontal_speed(1) & ((\blocks~6_combout\))) # (ball_horizontal_speed(1) & (\Decoder0~48_combout\)) ) ) # ( !\Decoder1~48_combout\ & ( (ball_horizontal_speed(1) & \Decoder0~48_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_ball_horizontal_speed(1),
	datac => \ALT_INV_Decoder0~48_combout\,
	datad => \ALT_INV_blocks~6_combout\,
	dataf => \ALT_INV_Decoder1~48_combout\,
	combout => \blocks~148_combout\);

-- Location: LABCELL_X16_Y38_N39
\blocks~149\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~149_combout\ = ( \blocks~148_combout\ & ( !\blocks~4_combout\ ) ) # ( !\blocks~148_combout\ & ( (!\blocks~4_combout\ & (((!\blocks~2_combout\ & \Decoder2~48_combout\)) # (blocks(59)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100010101010000010001010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks~4_combout\,
	datab => \ALT_INV_blocks~2_combout\,
	datac => \ALT_INV_Decoder2~48_combout\,
	datad => ALT_INV_blocks(59),
	dataf => \ALT_INV_blocks~148_combout\,
	combout => \blocks~149_combout\);

-- Location: LABCELL_X22_Y39_N33
\Decoder3~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~48_combout\ = ( !\find_block_index~28_combout\ & ( \find_block_index~27_combout\ & ( (!\find_block_index~25_combout\ & (!\find_block_index~29_combout\ & (!\find_block_index~30_combout\ & !\find_block_index~26_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~25_combout\,
	datab => \ALT_INV_find_block_index~29_combout\,
	datac => \ALT_INV_find_block_index~30_combout\,
	datad => \ALT_INV_find_block_index~26_combout\,
	datae => \ALT_INV_find_block_index~28_combout\,
	dataf => \ALT_INV_find_block_index~27_combout\,
	combout => \Decoder3~48_combout\);

-- Location: LABCELL_X16_Y38_N6
\blocks~205\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~205_combout\ = ( !ball_horizontal_speed(1) & ( (!blocks(59) & ((!\Decoder1~48_combout\ & (((!\Decoder3~48_combout\) # (\LessThan11~0_combout\)))) # (\Decoder1~48_combout\ & (!\blocks~6_combout\ & ((!\Decoder3~48_combout\) # 
-- (\LessThan11~0_combout\)))))) ) ) # ( ball_horizontal_speed(1) & ( ((!blocks(59) & (!\Decoder0~48_combout\ & ((!\Decoder3~48_combout\) # (\LessThan11~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "1100100011001000110000001100000000000000110010000000000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Decoder1~48_combout\,
	datab => ALT_INV_blocks(59),
	datac => \ALT_INV_Decoder0~48_combout\,
	datad => \ALT_INV_LessThan11~0_combout\,
	datae => ALT_INV_ball_horizontal_speed(1),
	dataf => \ALT_INV_Decoder3~48_combout\,
	datag => \ALT_INV_blocks~6_combout\,
	combout => \blocks~205_combout\);

-- Location: LABCELL_X16_Y38_N57
\blocks~205_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~205_wirecell_combout\ = ( !\blocks~205_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_blocks~205_combout\,
	combout => \blocks~205_wirecell_combout\);

-- Location: FF_X16_Y38_N41
\blocks[59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks~149_combout\,
	asdata => \blocks~205_wirecell_combout\,
	clrn => \rst_n~input_o\,
	sclr => \result~12_combout\,
	sload => ALT_INV_ball_vertical_speed(1),
	ena => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => blocks(59));

-- Location: LABCELL_X16_Y39_N21
\rtl~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~25_combout\ = ( \Add26~1_combout\ & ( \Add26~0_combout\ & ( !\blocks[56]~DUPLICATE_q\ ) ) ) # ( !\Add26~1_combout\ & ( \Add26~0_combout\ & ( !\blocks[57]~DUPLICATE_q\ ) ) ) # ( \Add26~1_combout\ & ( !\Add26~0_combout\ & ( !\blocks[58]~DUPLICATE_q\ ) 
-- ) ) # ( !\Add26~1_combout\ & ( !\Add26~0_combout\ & ( !blocks(59) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111100001111000011001100110011001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks[56]~DUPLICATE_q\,
	datab => \ALT_INV_blocks[57]~DUPLICATE_q\,
	datac => \ALT_INV_blocks[58]~DUPLICATE_q\,
	datad => ALT_INV_blocks(59),
	datae => \ALT_INV_Add26~1_combout\,
	dataf => \ALT_INV_Add26~0_combout\,
	combout => \rtl~25_combout\);

-- Location: LABCELL_X22_Y41_N18
\Decoder2~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~44_combout\ = ( !\find_block_index~21_combout\ & ( \find_block_index~2_combout\ & ( (!\find_block_index~3_combout\ & (!\find_block_index~19_combout\ & (!\find_block_index~20_combout\ & !\find_block_index~22_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~3_combout\,
	datab => \ALT_INV_find_block_index~19_combout\,
	datac => \ALT_INV_find_block_index~20_combout\,
	datad => \ALT_INV_find_block_index~22_combout\,
	datae => \ALT_INV_find_block_index~21_combout\,
	dataf => \ALT_INV_find_block_index~2_combout\,
	combout => \Decoder2~44_combout\);

-- Location: LABCELL_X16_Y42_N36
\Decoder1~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder1~44_combout\ = ( \find_block_index~14_combout\ & ( !\find_block_index~17_combout\ & ( (!\find_block_index~11_combout\ & (!\find_block_index~13_combout\ & (!\find_block_index~12_combout\ & !\find_block_index~18_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~11_combout\,
	datab => \ALT_INV_find_block_index~13_combout\,
	datac => \ALT_INV_find_block_index~12_combout\,
	datad => \ALT_INV_find_block_index~18_combout\,
	datae => \ALT_INV_find_block_index~14_combout\,
	dataf => \ALT_INV_find_block_index~17_combout\,
	combout => \Decoder1~44_combout\);

-- Location: LABCELL_X19_Y38_N36
\blocks~137\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~137_combout\ = ( \Decoder0~35_combout\ & ( (ball_horizontal_speed(1) & (((!\Decoder0~7_combout\) # (!\Add3~2_combout\)) # (ball_col(4)))) ) ) # ( !\Decoder0~35_combout\ & ( ball_horizontal_speed(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011010000111100001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_ball_col(4),
	datab => \ALT_INV_Decoder0~7_combout\,
	datac => ALT_INV_ball_horizontal_speed(1),
	datad => \ALT_INV_Add3~2_combout\,
	dataf => \ALT_INV_Decoder0~35_combout\,
	combout => \blocks~137_combout\);

-- Location: MLABCELL_X15_Y40_N24
\blocks~138\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~138_combout\ = ( \blocks~6_combout\ & ( (!\blocks~137_combout\ & ((ball_horizontal_speed(1)) # (\Decoder1~44_combout\))) ) ) # ( !\blocks~6_combout\ & ( (ball_horizontal_speed(1) & !\blocks~137_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000001011111000000000101111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Decoder1~44_combout\,
	datac => ALT_INV_ball_horizontal_speed(1),
	datad => \ALT_INV_blocks~137_combout\,
	dataf => \ALT_INV_blocks~6_combout\,
	combout => \blocks~138_combout\);

-- Location: MLABCELL_X15_Y40_N3
\blocks~139\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~139_combout\ = ( \blocks~138_combout\ & ( !\blocks~4_combout\ ) ) # ( !\blocks~138_combout\ & ( (!\blocks~4_combout\ & (((!\blocks~2_combout\ & \Decoder2~44_combout\)) # (blocks(55)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100010101010000010001010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks~4_combout\,
	datab => \ALT_INV_blocks~2_combout\,
	datac => \ALT_INV_Decoder2~44_combout\,
	datad => ALT_INV_blocks(55),
	dataf => \ALT_INV_blocks~138_combout\,
	combout => \blocks~139_combout\);

-- Location: LABCELL_X22_Y39_N30
\Decoder3~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~44_combout\ = ( !\find_block_index~27_combout\ & ( \find_block_index~28_combout\ & ( (!\find_block_index~25_combout\ & (!\find_block_index~29_combout\ & (!\find_block_index~26_combout\ & !\find_block_index~30_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~25_combout\,
	datab => \ALT_INV_find_block_index~29_combout\,
	datac => \ALT_INV_find_block_index~26_combout\,
	datad => \ALT_INV_find_block_index~30_combout\,
	datae => \ALT_INV_find_block_index~27_combout\,
	dataf => \ALT_INV_find_block_index~28_combout\,
	combout => \Decoder3~44_combout\);

-- Location: LABCELL_X16_Y40_N18
\blocks~140\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~140_combout\ = ( \Decoder3~44_combout\ & ( !\LessThan11~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_LessThan11~0_combout\,
	dataf => \ALT_INV_Decoder3~44_combout\,
	combout => \blocks~140_combout\);

-- Location: MLABCELL_X15_Y40_N54
\blocks~141\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~141_combout\ = ( blocks(55) & ( \blocks~140_combout\ ) ) # ( !blocks(55) & ( \blocks~140_combout\ ) ) # ( blocks(55) & ( !\blocks~140_combout\ ) ) # ( !blocks(55) & ( !\blocks~140_combout\ & ( (!\blocks~137_combout\ & (((\blocks~6_combout\ & 
-- \Decoder1~44_combout\)) # (ball_horizontal_speed(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011100000000111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks~6_combout\,
	datab => ALT_INV_ball_horizontal_speed(1),
	datac => \ALT_INV_Decoder1~44_combout\,
	datad => \ALT_INV_blocks~137_combout\,
	datae => ALT_INV_blocks(55),
	dataf => \ALT_INV_blocks~140_combout\,
	combout => \blocks~141_combout\);

-- Location: FF_X15_Y40_N5
\blocks[55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks~139_combout\,
	asdata => \blocks~141_combout\,
	clrn => \rst_n~input_o\,
	sclr => \result~12_combout\,
	sload => ALT_INV_ball_vertical_speed(1),
	ena => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => blocks(55));

-- Location: LABCELL_X19_Y42_N24
\Decoder2~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~45_combout\ = ( \find_block_index~19_combout\ & ( !\find_block_index~20_combout\ & ( (!\find_block_index~3_combout\ & (!\find_block_index~22_combout\ & (!\find_block_index~21_combout\ & \find_block_index~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~3_combout\,
	datab => \ALT_INV_find_block_index~22_combout\,
	datac => \ALT_INV_find_block_index~21_combout\,
	datad => \ALT_INV_find_block_index~2_combout\,
	datae => \ALT_INV_find_block_index~19_combout\,
	dataf => \ALT_INV_find_block_index~20_combout\,
	combout => \Decoder2~45_combout\);

-- Location: LABCELL_X19_Y36_N57
\Decoder0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder0~9_combout\ = ( !\find_block_index~9_combout\ & ( !\LessThan1~0_combout\ & ( (!ball_col(3) & \Add3~3_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_ball_col(3),
	datac => \ALT_INV_Add3~3_combout\,
	datae => \ALT_INV_find_block_index~9_combout\,
	dataf => \ALT_INV_LessThan1~0_combout\,
	combout => \Decoder0~9_combout\);

-- Location: LABCELL_X24_Y39_N54
\Decoder0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder0~45_combout\ = ( \Decoder0~9_combout\ & ( (!ball_col(4) & (\Add3~2_combout\ & (!\Add3~0_combout\ & \Add3~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001000000000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_ball_col(4),
	datab => \ALT_INV_Add3~2_combout\,
	datac => \ALT_INV_Add3~0_combout\,
	datad => \ALT_INV_Add3~1_combout\,
	dataf => \ALT_INV_Decoder0~9_combout\,
	combout => \Decoder0~45_combout\);

-- Location: LABCELL_X24_Y39_N9
\Decoder1~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder1~45_combout\ = ( !\find_block_index~18_combout\ & ( \find_block_index~11_combout\ & ( (!\find_block_index~12_combout\ & (\find_block_index~14_combout\ & (!\find_block_index~17_combout\ & !\find_block_index~13_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~12_combout\,
	datab => \ALT_INV_find_block_index~14_combout\,
	datac => \ALT_INV_find_block_index~17_combout\,
	datad => \ALT_INV_find_block_index~13_combout\,
	datae => \ALT_INV_find_block_index~18_combout\,
	dataf => \ALT_INV_find_block_index~11_combout\,
	combout => \Decoder1~45_combout\);

-- Location: LABCELL_X24_Y39_N45
\blocks~142\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~142_combout\ = ( \Decoder1~45_combout\ & ( (!ball_horizontal_speed(1) & (\blocks~6_combout\)) # (ball_horizontal_speed(1) & ((\Decoder0~45_combout\))) ) ) # ( !\Decoder1~45_combout\ & ( (ball_horizontal_speed(1) & \Decoder0~45_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100001010010111110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_ball_horizontal_speed(1),
	datac => \ALT_INV_blocks~6_combout\,
	datad => \ALT_INV_Decoder0~45_combout\,
	dataf => \ALT_INV_Decoder1~45_combout\,
	combout => \blocks~142_combout\);

-- Location: MLABCELL_X15_Y40_N18
\blocks~143\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~143_combout\ = ( \blocks~142_combout\ & ( !\blocks~4_combout\ ) ) # ( !\blocks~142_combout\ & ( (!\blocks~4_combout\ & (((\Decoder2~45_combout\ & !\blocks~2_combout\)) # (blocks(54)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000011110000010000001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Decoder2~45_combout\,
	datab => \ALT_INV_blocks~2_combout\,
	datac => \ALT_INV_blocks~4_combout\,
	datad => ALT_INV_blocks(54),
	dataf => \ALT_INV_blocks~142_combout\,
	combout => \blocks~143_combout\);

-- Location: LABCELL_X24_Y39_N12
\Decoder3~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~45_combout\ = ( \find_block_index~25_combout\ & ( !\find_block_index~30_combout\ & ( (!\find_block_index~29_combout\ & (\find_block_index~28_combout\ & (!\find_block_index~26_combout\ & !\find_block_index~27_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~29_combout\,
	datab => \ALT_INV_find_block_index~28_combout\,
	datac => \ALT_INV_find_block_index~26_combout\,
	datad => \ALT_INV_find_block_index~27_combout\,
	datae => \ALT_INV_find_block_index~25_combout\,
	dataf => \ALT_INV_find_block_index~30_combout\,
	combout => \Decoder3~45_combout\);

-- Location: LABCELL_X24_Y39_N36
\blocks~217\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~217_combout\ = ( !ball_horizontal_speed(1) & ( (!blocks(54) & ((!\LessThan11~0_combout\ & (!\Decoder3~45_combout\ & ((!\blocks~6_combout\) # (!\Decoder1~45_combout\)))) # (\LessThan11~0_combout\ & ((!\blocks~6_combout\) # 
-- ((!\Decoder1~45_combout\)))))) ) ) # ( ball_horizontal_speed(1) & ( (!blocks(54) & (!\Decoder0~45_combout\ & (((!\Decoder3~45_combout\)) # (\LessThan11~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "1010101010100000101000001010000000100010001000000010000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(54),
	datab => \ALT_INV_LessThan11~0_combout\,
	datac => \ALT_INV_Decoder0~45_combout\,
	datad => \ALT_INV_Decoder1~45_combout\,
	datae => ALT_INV_ball_horizontal_speed(1),
	dataf => \ALT_INV_Decoder3~45_combout\,
	datag => \ALT_INV_blocks~6_combout\,
	combout => \blocks~217_combout\);

-- Location: MLABCELL_X15_Y40_N21
\blocks~217_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~217_wirecell_combout\ = ( !\blocks~217_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_blocks~217_combout\,
	combout => \blocks~217_wirecell_combout\);

-- Location: FF_X15_Y40_N19
\blocks[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks~143_combout\,
	asdata => \blocks~217_wirecell_combout\,
	clrn => \rst_n~input_o\,
	sclr => \result~12_combout\,
	sload => ALT_INV_ball_vertical_speed(1),
	ena => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => blocks(54));

-- Location: LABCELL_X22_Y41_N3
\Decoder2~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~46_combout\ = ( !\find_block_index~22_combout\ & ( !\find_block_index~19_combout\ & ( (\find_block_index~2_combout\ & (\find_block_index~20_combout\ & (!\find_block_index~21_combout\ & !\find_block_index~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~2_combout\,
	datab => \ALT_INV_find_block_index~20_combout\,
	datac => \ALT_INV_find_block_index~21_combout\,
	datad => \ALT_INV_find_block_index~3_combout\,
	datae => \ALT_INV_find_block_index~22_combout\,
	dataf => \ALT_INV_find_block_index~19_combout\,
	combout => \Decoder2~46_combout\);

-- Location: LABCELL_X22_Y38_N33
\Decoder1~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder1~46_combout\ = ( !\find_block_index~17_combout\ & ( \find_block_index~12_combout\ & ( (!\find_block_index~18_combout\ & (!\find_block_index~13_combout\ & (\find_block_index~14_combout\ & !\find_block_index~11_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~18_combout\,
	datab => \ALT_INV_find_block_index~13_combout\,
	datac => \ALT_INV_find_block_index~14_combout\,
	datad => \ALT_INV_find_block_index~11_combout\,
	datae => \ALT_INV_find_block_index~17_combout\,
	dataf => \ALT_INV_find_block_index~12_combout\,
	combout => \Decoder1~46_combout\);

-- Location: LABCELL_X19_Y36_N18
\Decoder0~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder0~11_combout\ = ( \Add3~3_combout\ & ( (ball_col(4) & (!\LessThan1~0_combout\ & !\find_block_index~9_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110000000000000011000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_ball_col(4),
	datac => \ALT_INV_LessThan1~0_combout\,
	datad => \ALT_INV_find_block_index~9_combout\,
	dataf => \ALT_INV_Add3~3_combout\,
	combout => \Decoder0~11_combout\);

-- Location: LABCELL_X27_Y38_N42
\Decoder0~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder0~46_combout\ = ( \Decoder0~11_combout\ & ( (\Add3~1_combout\ & (!\Add3~0_combout\ & (\Add3~2_combout\ & ball_col(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add3~1_combout\,
	datab => \ALT_INV_Add3~0_combout\,
	datac => \ALT_INV_Add3~2_combout\,
	datad => ALT_INV_ball_col(3),
	dataf => \ALT_INV_Decoder0~11_combout\,
	combout => \Decoder0~46_combout\);

-- Location: LABCELL_X23_Y38_N30
\blocks~144\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~144_combout\ = ( \Decoder0~46_combout\ & ( ((\Decoder1~46_combout\ & \blocks~6_combout\)) # (ball_horizontal_speed(1)) ) ) # ( !\Decoder0~46_combout\ & ( (\Decoder1~46_combout\ & (!ball_horizontal_speed(1) & \blocks~6_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000000000011000000001111001111110000111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Decoder1~46_combout\,
	datac => ALT_INV_ball_horizontal_speed(1),
	datad => \ALT_INV_blocks~6_combout\,
	dataf => \ALT_INV_Decoder0~46_combout\,
	combout => \blocks~144_combout\);

-- Location: LABCELL_X13_Y38_N12
\blocks~145\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~145_combout\ = ( blocks(53) & ( \blocks~144_combout\ & ( !\blocks~4_combout\ ) ) ) # ( !blocks(53) & ( \blocks~144_combout\ & ( !\blocks~4_combout\ ) ) ) # ( blocks(53) & ( !\blocks~144_combout\ & ( !\blocks~4_combout\ ) ) ) # ( !blocks(53) & ( 
-- !\blocks~144_combout\ & ( (!\blocks~2_combout\ & (\Decoder2~46_combout\ & !\blocks~4_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000000111111110000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks~2_combout\,
	datac => \ALT_INV_Decoder2~46_combout\,
	datad => \ALT_INV_blocks~4_combout\,
	datae => ALT_INV_blocks(53),
	dataf => \ALT_INV_blocks~144_combout\,
	combout => \blocks~145_combout\);

-- Location: LABCELL_X24_Y39_N33
\Decoder3~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~46_combout\ = ( \find_block_index~28_combout\ & ( !\find_block_index~27_combout\ & ( (!\find_block_index~29_combout\ & (!\find_block_index~25_combout\ & (!\find_block_index~30_combout\ & \find_block_index~26_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~29_combout\,
	datab => \ALT_INV_find_block_index~25_combout\,
	datac => \ALT_INV_find_block_index~30_combout\,
	datad => \ALT_INV_find_block_index~26_combout\,
	datae => \ALT_INV_find_block_index~28_combout\,
	dataf => \ALT_INV_find_block_index~27_combout\,
	combout => \Decoder3~46_combout\);

-- Location: LABCELL_X22_Y38_N42
\blocks~213\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~213_combout\ = ( !ball_horizontal_speed(1) & ( (!blocks(53) & ((!\LessThan11~0_combout\ & (!\Decoder3~46_combout\ & ((!\blocks~6_combout\) # (!\Decoder1~46_combout\)))) # (\LessThan11~0_combout\ & ((!\blocks~6_combout\) # 
-- ((!\Decoder1~46_combout\)))))) ) ) # ( ball_horizontal_speed(1) & ( (!blocks(53) & (!\Decoder0~46_combout\ & (((!\Decoder3~46_combout\)) # (\LessThan11~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "1010101000100010101000000010000010100000001000001010000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(53),
	datab => \ALT_INV_LessThan11~0_combout\,
	datac => \ALT_INV_Decoder0~46_combout\,
	datad => \ALT_INV_Decoder3~46_combout\,
	datae => ALT_INV_ball_horizontal_speed(1),
	dataf => \ALT_INV_Decoder1~46_combout\,
	datag => \ALT_INV_blocks~6_combout\,
	combout => \blocks~213_combout\);

-- Location: LABCELL_X22_Y38_N6
\blocks~213_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~213_wirecell_combout\ = ( !\blocks~213_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_blocks~213_combout\,
	combout => \blocks~213_wirecell_combout\);

-- Location: FF_X13_Y38_N13
\blocks[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks~145_combout\,
	asdata => \blocks~213_wirecell_combout\,
	clrn => \rst_n~input_o\,
	sclr => \result~12_combout\,
	sload => ALT_INV_ball_vertical_speed(1),
	ena => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => blocks(53));

-- Location: LABCELL_X23_Y38_N24
\Decoder1~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder1~47_combout\ = ( \find_block_index~11_combout\ & ( !\find_block_index~18_combout\ & ( (!\find_block_index~17_combout\ & (!\find_block_index~13_combout\ & (\find_block_index~14_combout\ & \find_block_index~12_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~17_combout\,
	datab => \ALT_INV_find_block_index~13_combout\,
	datac => \ALT_INV_find_block_index~14_combout\,
	datad => \ALT_INV_find_block_index~12_combout\,
	datae => \ALT_INV_find_block_index~11_combout\,
	dataf => \ALT_INV_find_block_index~18_combout\,
	combout => \Decoder1~47_combout\);

-- Location: LABCELL_X19_Y36_N48
\Decoder0~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder0~16_combout\ = ( !\find_block_index~9_combout\ & ( !\LessThan1~0_combout\ & ( (!ball_col(3) & (\Add3~3_combout\ & ball_col(4))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_ball_col(3),
	datac => \ALT_INV_Add3~3_combout\,
	datad => ALT_INV_ball_col(4),
	datae => \ALT_INV_find_block_index~9_combout\,
	dataf => \ALT_INV_LessThan1~0_combout\,
	combout => \Decoder0~16_combout\);

-- Location: LABCELL_X23_Y38_N33
\Decoder0~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder0~47_combout\ = ( \Decoder0~16_combout\ & ( (\Add3~1_combout\ & (!\Add3~0_combout\ & \Add3~2_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010100000000000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add3~1_combout\,
	datac => \ALT_INV_Add3~0_combout\,
	datad => \ALT_INV_Add3~2_combout\,
	dataf => \ALT_INV_Decoder0~16_combout\,
	combout => \Decoder0~47_combout\);

-- Location: LABCELL_X23_Y38_N18
\blocks~146\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~146_combout\ = ( \Decoder0~47_combout\ & ( ((\blocks~6_combout\ & \Decoder1~47_combout\)) # (ball_horizontal_speed(1)) ) ) # ( !\Decoder0~47_combout\ & ( (\blocks~6_combout\ & (\Decoder1~47_combout\ & !ball_horizontal_speed(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000000000110000000000000011111111110000001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_blocks~6_combout\,
	datac => \ALT_INV_Decoder1~47_combout\,
	datad => ALT_INV_ball_horizontal_speed(1),
	dataf => \ALT_INV_Decoder0~47_combout\,
	combout => \blocks~146_combout\);

-- Location: MLABCELL_X21_Y41_N48
\Decoder2~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~47_combout\ = ( \find_block_index~19_combout\ & ( !\find_block_index~3_combout\ & ( (!\find_block_index~22_combout\ & (\find_block_index~2_combout\ & (!\find_block_index~21_combout\ & \find_block_index~20_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~22_combout\,
	datab => \ALT_INV_find_block_index~2_combout\,
	datac => \ALT_INV_find_block_index~21_combout\,
	datad => \ALT_INV_find_block_index~20_combout\,
	datae => \ALT_INV_find_block_index~19_combout\,
	dataf => \ALT_INV_find_block_index~3_combout\,
	combout => \Decoder2~47_combout\);

-- Location: MLABCELL_X15_Y40_N36
\blocks~147\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~147_combout\ = ( \Decoder2~47_combout\ & ( (!\blocks~4_combout\ & ((!\blocks~2_combout\) # ((blocks(52)) # (\blocks~146_combout\)))) ) ) # ( !\Decoder2~47_combout\ & ( (!\blocks~4_combout\ & ((blocks(52)) # (\blocks~146_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101010101010000010101010101010001010101010101000101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks~4_combout\,
	datab => \ALT_INV_blocks~2_combout\,
	datac => \ALT_INV_blocks~146_combout\,
	datad => ALT_INV_blocks(52),
	dataf => \ALT_INV_Decoder2~47_combout\,
	combout => \blocks~147_combout\);

-- Location: LABCELL_X22_Y39_N39
\Decoder3~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~47_combout\ = ( !\find_block_index~30_combout\ & ( \find_block_index~26_combout\ & ( (\find_block_index~25_combout\ & (!\find_block_index~29_combout\ & (\find_block_index~28_combout\ & !\find_block_index~27_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~25_combout\,
	datab => \ALT_INV_find_block_index~29_combout\,
	datac => \ALT_INV_find_block_index~28_combout\,
	datad => \ALT_INV_find_block_index~27_combout\,
	datae => \ALT_INV_find_block_index~30_combout\,
	dataf => \ALT_INV_find_block_index~26_combout\,
	combout => \Decoder3~47_combout\);

-- Location: LABCELL_X23_Y38_N12
\blocks~209\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~209_combout\ = ( !ball_horizontal_speed(1) & ( (!blocks(52) & ((!\LessThan11~0_combout\ & (!\Decoder3~47_combout\ & ((!\blocks~6_combout\) # (!\Decoder1~47_combout\)))) # (\LessThan11~0_combout\ & (((!\blocks~6_combout\) # 
-- (!\Decoder1~47_combout\)))))) ) ) # ( ball_horizontal_speed(1) & ( (!\Decoder0~47_combout\ & (!blocks(52) & (((!\Decoder3~47_combout\)) # (\LessThan11~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "1101110100000000110100000000000011010000000000001101000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LessThan11~0_combout\,
	datab => \ALT_INV_Decoder3~47_combout\,
	datac => \ALT_INV_Decoder0~47_combout\,
	datad => ALT_INV_blocks(52),
	datae => ALT_INV_ball_horizontal_speed(1),
	dataf => \ALT_INV_Decoder1~47_combout\,
	datag => \ALT_INV_blocks~6_combout\,
	combout => \blocks~209_combout\);

-- Location: MLABCELL_X15_Y40_N27
\blocks~209_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~209_wirecell_combout\ = ( !\blocks~209_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_blocks~209_combout\,
	combout => \blocks~209_wirecell_combout\);

-- Location: FF_X15_Y40_N38
\blocks[52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks~147_combout\,
	asdata => \blocks~209_wirecell_combout\,
	clrn => \rst_n~input_o\,
	sclr => \result~12_combout\,
	sload => ALT_INV_ball_vertical_speed(1),
	ena => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => blocks(52));

-- Location: LABCELL_X16_Y39_N27
\rtl~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~26_combout\ = ( \Add26~1_combout\ & ( \Add26~0_combout\ & ( !blocks(52) ) ) ) # ( !\Add26~1_combout\ & ( \Add26~0_combout\ & ( !blocks(53) ) ) ) # ( \Add26~1_combout\ & ( !\Add26~0_combout\ & ( !blocks(54) ) ) ) # ( !\Add26~1_combout\ & ( 
-- !\Add26~0_combout\ & ( !blocks(55) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010110011001100110011110000111100001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(55),
	datab => ALT_INV_blocks(54),
	datac => ALT_INV_blocks(53),
	datad => ALT_INV_blocks(52),
	datae => \ALT_INV_Add26~1_combout\,
	dataf => \ALT_INV_Add26~0_combout\,
	combout => \rtl~26_combout\);

-- Location: LABCELL_X12_Y39_N0
\Mux3~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux3~3_combout\ = ( \Add28~0_combout\ & ( (!\Add28~1_combout\ & (\rtl~27_combout\)) # (\Add28~1_combout\ & ((\rtl~25_combout\))) ) ) # ( !\Add28~0_combout\ & ( (!\Add28~1_combout\ & \rtl~26_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110001000111010001110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~27_combout\,
	datab => \ALT_INV_Add28~1_combout\,
	datac => \ALT_INV_rtl~25_combout\,
	datad => \ALT_INV_rtl~26_combout\,
	dataf => \ALT_INV_Add28~0_combout\,
	combout => \Mux3~3_combout\);

-- Location: MLABCELL_X21_Y41_N15
\Decoder2~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~14_combout\ = ( \find_block_index~20_combout\ & ( !\find_block_index~19_combout\ & ( (\find_block_index~22_combout\ & (\find_block_index~2_combout\ & (!\find_block_index~3_combout\ & !\find_block_index~21_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~22_combout\,
	datab => \ALT_INV_find_block_index~2_combout\,
	datac => \ALT_INV_find_block_index~3_combout\,
	datad => \ALT_INV_find_block_index~21_combout\,
	datae => \ALT_INV_find_block_index~20_combout\,
	dataf => \ALT_INV_find_block_index~19_combout\,
	combout => \Decoder2~14_combout\);

-- Location: LABCELL_X22_Y40_N54
\Decoder0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder0~0_combout\ = ( \ball_col[3]~DUPLICATE_q\ & ( \Add3~0_combout\ & ( \Add3~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add3~1_combout\,
	datae => \ALT_INV_ball_col[3]~DUPLICATE_q\,
	dataf => \ALT_INV_Add3~0_combout\,
	combout => \Decoder0~0_combout\);

-- Location: LABCELL_X22_Y40_N3
\blocks~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~49_combout\ = ( \Decoder0~11_combout\ & ( (ball_horizontal_speed(1) & ((!\Add3~2_combout\) # (!\Decoder0~0_combout\))) ) ) # ( !\Decoder0~11_combout\ & ( ball_horizontal_speed(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001000100011001100100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add3~2_combout\,
	datab => ALT_INV_ball_horizontal_speed(1),
	datad => \ALT_INV_Decoder0~0_combout\,
	dataf => \ALT_INV_Decoder0~11_combout\,
	combout => \blocks~49_combout\);

-- Location: MLABCELL_X21_Y40_N18
\Decoder1~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder1~14_combout\ = ( \find_block_index~12_combout\ & ( !\find_block_index~11_combout\ & ( (\find_block_index~17_combout\ & (\find_block_index~14_combout\ & (!\find_block_index~13_combout\ & !\find_block_index~18_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~17_combout\,
	datab => \ALT_INV_find_block_index~14_combout\,
	datac => \ALT_INV_find_block_index~13_combout\,
	datad => \ALT_INV_find_block_index~18_combout\,
	datae => \ALT_INV_find_block_index~12_combout\,
	dataf => \ALT_INV_find_block_index~11_combout\,
	combout => \Decoder1~14_combout\);

-- Location: LABCELL_X22_Y40_N0
\blocks~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~50_combout\ = ( \Decoder1~14_combout\ & ( (!\blocks~49_combout\ & ((\blocks~6_combout\) # (ball_horizontal_speed(1)))) ) ) # ( !\Decoder1~14_combout\ & ( (ball_horizontal_speed(1) & !\blocks~49_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000110000111100000011000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_ball_horizontal_speed(1),
	datac => \ALT_INV_blocks~49_combout\,
	datad => \ALT_INV_blocks~6_combout\,
	dataf => \ALT_INV_Decoder1~14_combout\,
	combout => \blocks~50_combout\);

-- Location: LABCELL_X17_Y40_N36
\blocks~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~51_combout\ = ( \blocks~50_combout\ & ( !\blocks~4_combout\ ) ) # ( !\blocks~50_combout\ & ( (!\blocks~4_combout\ & (((!\blocks~2_combout\ & \Decoder2~14_combout\)) # (blocks(37)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100010101010000010001010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks~4_combout\,
	datab => \ALT_INV_blocks~2_combout\,
	datac => \ALT_INV_Decoder2~14_combout\,
	datad => ALT_INV_blocks(37),
	dataf => \ALT_INV_blocks~50_combout\,
	combout => \blocks~51_combout\);

-- Location: MLABCELL_X25_Y39_N54
\Decoder3~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~14_combout\ = ( !\find_block_index~25_combout\ & ( \find_block_index~26_combout\ & ( (\find_block_index~29_combout\ & (!\find_block_index~27_combout\ & (\find_block_index~28_combout\ & !\find_block_index~30_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~29_combout\,
	datab => \ALT_INV_find_block_index~27_combout\,
	datac => \ALT_INV_find_block_index~28_combout\,
	datad => \ALT_INV_find_block_index~30_combout\,
	datae => \ALT_INV_find_block_index~25_combout\,
	dataf => \ALT_INV_find_block_index~26_combout\,
	combout => \Decoder3~14_combout\);

-- Location: MLABCELL_X25_Y39_N51
\blocks~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~52_combout\ = (!\LessThan11~0_combout\ & \Decoder3~14_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_LessThan11~0_combout\,
	datad => \ALT_INV_Decoder3~14_combout\,
	combout => \blocks~52_combout\);

-- Location: LABCELL_X22_Y40_N18
\blocks~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~53_combout\ = ( \blocks~52_combout\ & ( ball_horizontal_speed(1) ) ) # ( !\blocks~52_combout\ & ( ball_horizontal_speed(1) & ( (!\blocks~49_combout\) # (blocks(37)) ) ) ) # ( \blocks~52_combout\ & ( !ball_horizontal_speed(1) ) ) # ( 
-- !\blocks~52_combout\ & ( !ball_horizontal_speed(1) & ( ((\blocks~6_combout\ & (\Decoder1~14_combout\ & !\blocks~49_combout\))) # (blocks(37)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011111111111111111111111111110000111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks~6_combout\,
	datab => \ALT_INV_Decoder1~14_combout\,
	datac => \ALT_INV_blocks~49_combout\,
	datad => ALT_INV_blocks(37),
	datae => \ALT_INV_blocks~52_combout\,
	dataf => ALT_INV_ball_horizontal_speed(1),
	combout => \blocks~53_combout\);

-- Location: FF_X17_Y40_N38
\blocks[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks~51_combout\,
	asdata => \blocks~53_combout\,
	clrn => \rst_n~input_o\,
	sclr => \result~12_combout\,
	sload => ALT_INV_ball_vertical_speed(1),
	ena => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => blocks(37));

-- Location: LABCELL_X23_Y39_N21
\Decoder1~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder1~15_combout\ = ( !\find_block_index~13_combout\ & ( \find_block_index~12_combout\ & ( (\find_block_index~14_combout\ & (\find_block_index~11_combout\ & (\find_block_index~17_combout\ & !\find_block_index~18_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~14_combout\,
	datab => \ALT_INV_find_block_index~11_combout\,
	datac => \ALT_INV_find_block_index~17_combout\,
	datad => \ALT_INV_find_block_index~18_combout\,
	datae => \ALT_INV_find_block_index~13_combout\,
	dataf => \ALT_INV_find_block_index~12_combout\,
	combout => \Decoder1~15_combout\);

-- Location: MLABCELL_X25_Y38_N21
\Decoder0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder0~17_combout\ = ( \Decoder0~16_combout\ & ( (\Add3~0_combout\ & (\Add3~2_combout\ & \Add3~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add3~0_combout\,
	datac => \ALT_INV_Add3~2_combout\,
	datad => \ALT_INV_Add3~1_combout\,
	dataf => \ALT_INV_Decoder0~16_combout\,
	combout => \Decoder0~17_combout\);

-- Location: MLABCELL_X25_Y40_N12
\blocks~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~54_combout\ = ( \Decoder1~15_combout\ & ( \Decoder0~17_combout\ & ( (ball_horizontal_speed(1)) # (\blocks~6_combout\) ) ) ) # ( !\Decoder1~15_combout\ & ( \Decoder0~17_combout\ & ( ball_horizontal_speed(1) ) ) ) # ( \Decoder1~15_combout\ & ( 
-- !\Decoder0~17_combout\ & ( (\blocks~6_combout\ & !ball_horizontal_speed(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010100000101000000001111000011110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks~6_combout\,
	datac => ALT_INV_ball_horizontal_speed(1),
	datae => \ALT_INV_Decoder1~15_combout\,
	dataf => \ALT_INV_Decoder0~17_combout\,
	combout => \blocks~54_combout\);

-- Location: MLABCELL_X25_Y39_N9
\Decoder3~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~15_combout\ = ( !\find_block_index~27_combout\ & ( \find_block_index~25_combout\ & ( (\find_block_index~26_combout\ & (\find_block_index~28_combout\ & (!\find_block_index~30_combout\ & \find_block_index~29_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~26_combout\,
	datab => \ALT_INV_find_block_index~28_combout\,
	datac => \ALT_INV_find_block_index~30_combout\,
	datad => \ALT_INV_find_block_index~29_combout\,
	datae => \ALT_INV_find_block_index~27_combout\,
	dataf => \ALT_INV_find_block_index~25_combout\,
	combout => \Decoder3~15_combout\);

-- Location: MLABCELL_X25_Y39_N24
\blocks~293\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~293_combout\ = ( !ball_horizontal_speed(1) & ( (!blocks(36) & ((!\Decoder1~15_combout\ & (((!\Decoder3~15_combout\) # (\LessThan11~0_combout\)))) # (\Decoder1~15_combout\ & (!\blocks~6_combout\ & ((!\Decoder3~15_combout\) # 
-- (\LessThan11~0_combout\)))))) ) ) # ( ball_horizontal_speed(1) & ( ((!blocks(36) & (!\Decoder0~17_combout\ & ((!\Decoder3~15_combout\) # (\LessThan11~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "1100100011001000110000001100000000000000110010000000000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Decoder1~15_combout\,
	datab => ALT_INV_blocks(36),
	datac => \ALT_INV_Decoder0~17_combout\,
	datad => \ALT_INV_LessThan11~0_combout\,
	datae => ALT_INV_ball_horizontal_speed(1),
	dataf => \ALT_INV_Decoder3~15_combout\,
	datag => \ALT_INV_blocks~6_combout\,
	combout => \blocks~293_combout\);

-- Location: MLABCELL_X25_Y39_N39
\blocks~293_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~293_wirecell_combout\ = ( !\blocks~293_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_blocks~293_combout\,
	combout => \blocks~293_wirecell_combout\);

-- Location: FF_X17_Y40_N40
\blocks[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks~55_combout\,
	asdata => \blocks~293_wirecell_combout\,
	clrn => \rst_n~input_o\,
	sclr => \result~12_combout\,
	sload => ALT_INV_ball_vertical_speed(1),
	ena => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => blocks(36));

-- Location: LABCELL_X19_Y42_N36
\Decoder2~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~15_combout\ = ( \find_block_index~19_combout\ & ( !\find_block_index~3_combout\ & ( (\find_block_index~20_combout\ & (\find_block_index~22_combout\ & (!\find_block_index~21_combout\ & \find_block_index~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000001000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~20_combout\,
	datab => \ALT_INV_find_block_index~22_combout\,
	datac => \ALT_INV_find_block_index~21_combout\,
	datad => \ALT_INV_find_block_index~2_combout\,
	datae => \ALT_INV_find_block_index~19_combout\,
	dataf => \ALT_INV_find_block_index~3_combout\,
	combout => \Decoder2~15_combout\);

-- Location: LABCELL_X17_Y40_N39
\blocks~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~55_combout\ = ( \Decoder2~15_combout\ & ( (!\blocks~4_combout\ & ((!\blocks~2_combout\) # ((blocks(36)) # (\blocks~54_combout\)))) ) ) # ( !\Decoder2~15_combout\ & ( (!\blocks~4_combout\ & ((blocks(36)) # (\blocks~54_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101010101010000010101010101010001010101010101000101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks~4_combout\,
	datab => \ALT_INV_blocks~2_combout\,
	datac => \ALT_INV_blocks~54_combout\,
	datad => ALT_INV_blocks(36),
	dataf => \ALT_INV_Decoder2~15_combout\,
	combout => \blocks~55_combout\);

-- Location: FF_X17_Y40_N41
\blocks[36]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks~55_combout\,
	asdata => \blocks~293_wirecell_combout\,
	clrn => \rst_n~input_o\,
	sclr => \result~12_combout\,
	sload => ALT_INV_ball_vertical_speed(1),
	ena => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \blocks[36]~DUPLICATE_q\);

-- Location: LABCELL_X22_Y41_N42
\Decoder2~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~12_combout\ = ( !\find_block_index~21_combout\ & ( \find_block_index~22_combout\ & ( (\find_block_index~2_combout\ & (!\find_block_index~19_combout\ & (!\find_block_index~20_combout\ & !\find_block_index~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~2_combout\,
	datab => \ALT_INV_find_block_index~19_combout\,
	datac => \ALT_INV_find_block_index~20_combout\,
	datad => \ALT_INV_find_block_index~3_combout\,
	datae => \ALT_INV_find_block_index~21_combout\,
	dataf => \ALT_INV_find_block_index~22_combout\,
	combout => \Decoder2~12_combout\);

-- Location: LABCELL_X22_Y38_N30
\Decoder1~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder1~12_combout\ = ( !\find_block_index~12_combout\ & ( \find_block_index~17_combout\ & ( (!\find_block_index~18_combout\ & (!\find_block_index~13_combout\ & (!\find_block_index~11_combout\ & \find_block_index~14_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000100000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~18_combout\,
	datab => \ALT_INV_find_block_index~13_combout\,
	datac => \ALT_INV_find_block_index~11_combout\,
	datad => \ALT_INV_find_block_index~14_combout\,
	datae => \ALT_INV_find_block_index~12_combout\,
	dataf => \ALT_INV_find_block_index~17_combout\,
	combout => \Decoder1~12_combout\);

-- Location: LABCELL_X24_Y39_N57
\blocks~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~42_combout\ = ( \Decoder0~7_combout\ & ( (ball_horizontal_speed(1) & (((!\Add3~2_combout\) # (!\Decoder0~0_combout\)) # (ball_col(4)))) ) ) # ( !\Decoder0~7_combout\ & ( ball_horizontal_speed(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111010000000011111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_ball_col(4),
	datab => \ALT_INV_Add3~2_combout\,
	datac => \ALT_INV_Decoder0~0_combout\,
	datad => ALT_INV_ball_horizontal_speed(1),
	dataf => \ALT_INV_Decoder0~7_combout\,
	combout => \blocks~42_combout\);

-- Location: MLABCELL_X25_Y39_N21
\Decoder3~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~12_combout\ = ( \find_block_index~29_combout\ & ( !\find_block_index~27_combout\ & ( (\find_block_index~28_combout\ & (!\find_block_index~30_combout\ & (!\find_block_index~25_combout\ & !\find_block_index~26_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~28_combout\,
	datab => \ALT_INV_find_block_index~30_combout\,
	datac => \ALT_INV_find_block_index~25_combout\,
	datad => \ALT_INV_find_block_index~26_combout\,
	datae => \ALT_INV_find_block_index~29_combout\,
	dataf => \ALT_INV_find_block_index~27_combout\,
	combout => \Decoder3~12_combout\);

-- Location: MLABCELL_X25_Y39_N36
\blocks~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~45_combout\ = (!\LessThan11~0_combout\ & \Decoder3~12_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_LessThan11~0_combout\,
	datac => \ALT_INV_Decoder3~12_combout\,
	combout => \blocks~45_combout\);

-- Location: LABCELL_X22_Y38_N24
\blocks~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~46_combout\ = ( \blocks~42_combout\ & ( \blocks~45_combout\ ) ) # ( !\blocks~42_combout\ & ( \blocks~45_combout\ ) ) # ( \blocks~42_combout\ & ( !\blocks~45_combout\ & ( blocks(39) ) ) ) # ( !\blocks~42_combout\ & ( !\blocks~45_combout\ & ( 
-- (((\Decoder1~12_combout\ & \blocks~6_combout\)) # (ball_horizontal_speed(1))) # (blocks(39)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101111111010101010101010111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(39),
	datab => \ALT_INV_Decoder1~12_combout\,
	datac => ALT_INV_ball_horizontal_speed(1),
	datad => \ALT_INV_blocks~6_combout\,
	datae => \ALT_INV_blocks~42_combout\,
	dataf => \ALT_INV_blocks~45_combout\,
	combout => \blocks~46_combout\);

-- Location: FF_X17_Y40_N34
\blocks[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks~44_combout\,
	asdata => \blocks~46_combout\,
	clrn => \rst_n~input_o\,
	sclr => \result~12_combout\,
	sload => ALT_INV_ball_vertical_speed(1),
	ena => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => blocks(39));

-- Location: LABCELL_X22_Y38_N12
\blocks~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~43_combout\ = ( \Decoder1~12_combout\ & ( (!\blocks~42_combout\ & ((\blocks~6_combout\) # (ball_horizontal_speed(1)))) ) ) # ( !\Decoder1~12_combout\ & ( (ball_horizontal_speed(1) & !\blocks~42_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001110000011100000111000001110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_ball_horizontal_speed(1),
	datab => \ALT_INV_blocks~6_combout\,
	datac => \ALT_INV_blocks~42_combout\,
	dataf => \ALT_INV_Decoder1~12_combout\,
	combout => \blocks~43_combout\);

-- Location: LABCELL_X17_Y40_N33
\blocks~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~44_combout\ = ( \blocks~43_combout\ & ( !\blocks~4_combout\ ) ) # ( !\blocks~43_combout\ & ( (!\blocks~4_combout\ & (((!\blocks~2_combout\ & \Decoder2~12_combout\)) # (blocks(39)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100010101010000010001010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks~4_combout\,
	datab => \ALT_INV_blocks~2_combout\,
	datac => \ALT_INV_Decoder2~12_combout\,
	datad => ALT_INV_blocks(39),
	dataf => \ALT_INV_blocks~43_combout\,
	combout => \blocks~44_combout\);

-- Location: FF_X17_Y40_N35
\blocks[39]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks~44_combout\,
	asdata => \blocks~46_combout\,
	clrn => \rst_n~input_o\,
	sclr => \result~12_combout\,
	sload => ALT_INV_ball_vertical_speed(1),
	ena => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \blocks[39]~DUPLICATE_q\);

-- Location: MLABCELL_X21_Y41_N12
\Decoder2~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~13_combout\ = ( \find_block_index~19_combout\ & ( !\find_block_index~20_combout\ & ( (\find_block_index~22_combout\ & (\find_block_index~2_combout\ & (!\find_block_index~21_combout\ & !\find_block_index~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~22_combout\,
	datab => \ALT_INV_find_block_index~2_combout\,
	datac => \ALT_INV_find_block_index~21_combout\,
	datad => \ALT_INV_find_block_index~3_combout\,
	datae => \ALT_INV_find_block_index~19_combout\,
	dataf => \ALT_INV_find_block_index~20_combout\,
	combout => \Decoder2~13_combout\);

-- Location: MLABCELL_X25_Y38_N0
\Decoder1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder1~13_combout\ = ( !\find_block_index~12_combout\ & ( \find_block_index~14_combout\ & ( (!\find_block_index~18_combout\ & (\find_block_index~17_combout\ & (\find_block_index~11_combout\ & !\find_block_index~13_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~18_combout\,
	datab => \ALT_INV_find_block_index~17_combout\,
	datac => \ALT_INV_find_block_index~11_combout\,
	datad => \ALT_INV_find_block_index~13_combout\,
	datae => \ALT_INV_find_block_index~12_combout\,
	dataf => \ALT_INV_find_block_index~14_combout\,
	combout => \Decoder1~13_combout\);

-- Location: LABCELL_X24_Y40_N3
\Decoder0~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder0~15_combout\ = ( !ball_col(4) & ( \Decoder0~9_combout\ & ( (\Add3~0_combout\ & (\Add3~1_combout\ & \Add3~2_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add3~0_combout\,
	datab => \ALT_INV_Add3~1_combout\,
	datac => \ALT_INV_Add3~2_combout\,
	datae => ALT_INV_ball_col(4),
	dataf => \ALT_INV_Decoder0~9_combout\,
	combout => \Decoder0~15_combout\);

-- Location: MLABCELL_X25_Y39_N57
\Decoder3~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~13_combout\ = ( !\find_block_index~26_combout\ & ( \find_block_index~25_combout\ & ( (\find_block_index~29_combout\ & (!\find_block_index~27_combout\ & (!\find_block_index~30_combout\ & \find_block_index~28_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~29_combout\,
	datab => \ALT_INV_find_block_index~27_combout\,
	datac => \ALT_INV_find_block_index~30_combout\,
	datad => \ALT_INV_find_block_index~28_combout\,
	datae => \ALT_INV_find_block_index~26_combout\,
	dataf => \ALT_INV_find_block_index~25_combout\,
	combout => \Decoder3~13_combout\);

-- Location: LABCELL_X24_Y40_N18
\blocks~297\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~297_combout\ = ( !ball_horizontal_speed(1) & ( (!blocks(38) & ((!\LessThan11~0_combout\ & (!\Decoder3~13_combout\ & ((!\Decoder1~13_combout\) # (!\blocks~6_combout\)))) # (\LessThan11~0_combout\ & ((!\Decoder1~13_combout\) # 
-- ((!\blocks~6_combout\)))))) ) ) # ( ball_horizontal_speed(1) & ( ((!\Decoder0~15_combout\ & (!blocks(38) & ((!\Decoder3~13_combout\) # (\LessThan11~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "1111110000000000111100000000000001010100000000000101000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LessThan11~0_combout\,
	datab => \ALT_INV_Decoder1~13_combout\,
	datac => \ALT_INV_Decoder0~15_combout\,
	datad => ALT_INV_blocks(38),
	datae => ALT_INV_ball_horizontal_speed(1),
	dataf => \ALT_INV_Decoder3~13_combout\,
	datag => \ALT_INV_blocks~6_combout\,
	combout => \blocks~297_combout\);

-- Location: LABCELL_X23_Y40_N15
\blocks~297_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~297_wirecell_combout\ = ( !\blocks~297_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_blocks~297_combout\,
	combout => \blocks~297_wirecell_combout\);

-- Location: FF_X17_Y40_N31
\blocks[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks~48_combout\,
	asdata => \blocks~297_wirecell_combout\,
	clrn => \rst_n~input_o\,
	sclr => \result~12_combout\,
	sload => ALT_INV_ball_vertical_speed(1),
	ena => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => blocks(38));

-- Location: LABCELL_X22_Y40_N45
\blocks~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~47_combout\ = ( \Decoder0~15_combout\ & ( ((\Decoder1~13_combout\ & \blocks~6_combout\)) # (ball_horizontal_speed(1)) ) ) # ( !\Decoder0~15_combout\ & ( (\Decoder1~13_combout\ & (!ball_horizontal_speed(1) & \blocks~6_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000000000101000000001111010111110000111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Decoder1~13_combout\,
	datac => ALT_INV_ball_horizontal_speed(1),
	datad => \ALT_INV_blocks~6_combout\,
	dataf => \ALT_INV_Decoder0~15_combout\,
	combout => \blocks~47_combout\);

-- Location: LABCELL_X17_Y40_N30
\blocks~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~48_combout\ = ( \blocks~47_combout\ & ( !\blocks~4_combout\ ) ) # ( !\blocks~47_combout\ & ( (!\blocks~4_combout\ & (((!\blocks~2_combout\ & \Decoder2~13_combout\)) # (blocks(38)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100010101010000010001010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks~4_combout\,
	datab => \ALT_INV_blocks~2_combout\,
	datac => \ALT_INV_Decoder2~13_combout\,
	datad => ALT_INV_blocks(38),
	dataf => \ALT_INV_blocks~47_combout\,
	combout => \blocks~48_combout\);

-- Location: FF_X17_Y40_N32
\blocks[38]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks~48_combout\,
	asdata => \blocks~297_wirecell_combout\,
	clrn => \rst_n~input_o\,
	sclr => \result~12_combout\,
	sload => ALT_INV_ball_vertical_speed(1),
	ena => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \blocks[38]~DUPLICATE_q\);

-- Location: LABCELL_X17_Y40_N12
\rtl~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~23_combout\ = ( \Add26~0_combout\ & ( \Add26~1_combout\ & ( !\blocks[36]~DUPLICATE_q\ ) ) ) # ( !\Add26~0_combout\ & ( \Add26~1_combout\ & ( !\blocks[38]~DUPLICATE_q\ ) ) ) # ( \Add26~0_combout\ & ( !\Add26~1_combout\ & ( !blocks(37) ) ) ) # ( 
-- !\Add26~0_combout\ & ( !\Add26~1_combout\ & ( !\blocks[39]~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000101010101010101011111111000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(37),
	datab => \ALT_INV_blocks[36]~DUPLICATE_q\,
	datac => \ALT_INV_blocks[39]~DUPLICATE_q\,
	datad => \ALT_INV_blocks[38]~DUPLICATE_q\,
	datae => \ALT_INV_Add26~0_combout\,
	dataf => \ALT_INV_Add26~1_combout\,
	combout => \rtl~23_combout\);

-- Location: LABCELL_X18_Y42_N48
\Decoder2~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~10_combout\ = ( !\find_block_index~19_combout\ & ( \find_block_index~20_combout\ & ( (\find_block_index~21_combout\ & (\find_block_index~2_combout\ & (\find_block_index~22_combout\ & !\find_block_index~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~21_combout\,
	datab => \ALT_INV_find_block_index~2_combout\,
	datac => \ALT_INV_find_block_index~22_combout\,
	datad => \ALT_INV_find_block_index~3_combout\,
	datae => \ALT_INV_find_block_index~19_combout\,
	dataf => \ALT_INV_find_block_index~20_combout\,
	combout => \Decoder2~10_combout\);

-- Location: LABCELL_X16_Y42_N9
\Decoder1~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder1~10_combout\ = ( !\find_block_index~18_combout\ & ( \find_block_index~17_combout\ & ( (\find_block_index~12_combout\ & (\find_block_index~14_combout\ & (\find_block_index~13_combout\ & !\find_block_index~11_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~12_combout\,
	datab => \ALT_INV_find_block_index~14_combout\,
	datac => \ALT_INV_find_block_index~13_combout\,
	datad => \ALT_INV_find_block_index~11_combout\,
	datae => \ALT_INV_find_block_index~18_combout\,
	dataf => \ALT_INV_find_block_index~17_combout\,
	combout => \Decoder1~10_combout\);

-- Location: LABCELL_X16_Y42_N51
\blocks~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~35_combout\ = ( \Add3~2_combout\ & ( (ball_horizontal_speed(1) & ((!ball_col(4)) # ((!\Decoder0~0_combout\) # (!\Decoder0~1_combout\)))) ) ) # ( !\Add3~2_combout\ & ( ball_horizontal_speed(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100100011001100110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_ball_col(4),
	datab => ALT_INV_ball_horizontal_speed(1),
	datac => \ALT_INV_Decoder0~0_combout\,
	datad => \ALT_INV_Decoder0~1_combout\,
	dataf => \ALT_INV_Add3~2_combout\,
	combout => \blocks~35_combout\);

-- Location: LABCELL_X18_Y42_N42
\blocks~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~36_combout\ = ( ball_horizontal_speed(1) & ( !\blocks~35_combout\ ) ) # ( !ball_horizontal_speed(1) & ( (\Decoder1~10_combout\ & (\blocks~6_combout\ & !\blocks~35_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000000000001010000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Decoder1~10_combout\,
	datac => \ALT_INV_blocks~6_combout\,
	datad => \ALT_INV_blocks~35_combout\,
	dataf => ALT_INV_ball_horizontal_speed(1),
	combout => \blocks~36_combout\);

-- Location: LABCELL_X18_Y42_N36
\blocks~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~37_combout\ = ( \blocks~36_combout\ & ( !\blocks~4_combout\ ) ) # ( !\blocks~36_combout\ & ( (!\blocks~4_combout\ & (((!\blocks~2_combout\ & \Decoder2~10_combout\)) # (blocks(33)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100011001100000010001100110011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks~2_combout\,
	datab => \ALT_INV_blocks~4_combout\,
	datac => \ALT_INV_Decoder2~10_combout\,
	datad => ALT_INV_blocks(33),
	dataf => \ALT_INV_blocks~36_combout\,
	combout => \blocks~37_combout\);

-- Location: MLABCELL_X25_Y39_N6
\Decoder3~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~10_combout\ = ( !\find_block_index~25_combout\ & ( \find_block_index~27_combout\ & ( (\find_block_index~26_combout\ & (\find_block_index~28_combout\ & (\find_block_index~29_combout\ & !\find_block_index~30_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~26_combout\,
	datab => \ALT_INV_find_block_index~28_combout\,
	datac => \ALT_INV_find_block_index~29_combout\,
	datad => \ALT_INV_find_block_index~30_combout\,
	datae => \ALT_INV_find_block_index~25_combout\,
	dataf => \ALT_INV_find_block_index~27_combout\,
	combout => \Decoder3~10_combout\);

-- Location: MLABCELL_X25_Y39_N15
\blocks~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~38_combout\ = ( \Decoder3~10_combout\ & ( !\LessThan11~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_LessThan11~0_combout\,
	dataf => \ALT_INV_Decoder3~10_combout\,
	combout => \blocks~38_combout\);

-- Location: LABCELL_X18_Y42_N0
\blocks~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~39_combout\ = ( \blocks~6_combout\ & ( \blocks~38_combout\ ) ) # ( !\blocks~6_combout\ & ( \blocks~38_combout\ ) ) # ( \blocks~6_combout\ & ( !\blocks~38_combout\ & ( ((!\blocks~35_combout\ & ((\Decoder1~10_combout\) # 
-- (ball_horizontal_speed(1))))) # (blocks(33)) ) ) ) # ( !\blocks~6_combout\ & ( !\blocks~38_combout\ & ( ((ball_horizontal_speed(1) & !\blocks~35_combout\)) # (blocks(33)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011100110011011111110011001111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_ball_horizontal_speed(1),
	datab => ALT_INV_blocks(33),
	datac => \ALT_INV_Decoder1~10_combout\,
	datad => \ALT_INV_blocks~35_combout\,
	datae => \ALT_INV_blocks~6_combout\,
	dataf => \ALT_INV_blocks~38_combout\,
	combout => \blocks~39_combout\);

-- Location: FF_X18_Y42_N37
\blocks[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks~37_combout\,
	asdata => \blocks~39_combout\,
	clrn => \rst_n~input_o\,
	sclr => \result~12_combout\,
	sload => ALT_INV_ball_vertical_speed(1),
	ena => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => blocks(33));

-- Location: MLABCELL_X21_Y41_N42
\Decoder2~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~8_combout\ = ( !\find_block_index~19_combout\ & ( \find_block_index~2_combout\ & ( (!\find_block_index~3_combout\ & (\find_block_index~21_combout\ & (\find_block_index~22_combout\ & !\find_block_index~20_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~3_combout\,
	datab => \ALT_INV_find_block_index~21_combout\,
	datac => \ALT_INV_find_block_index~22_combout\,
	datad => \ALT_INV_find_block_index~20_combout\,
	datae => \ALT_INV_find_block_index~19_combout\,
	dataf => \ALT_INV_find_block_index~2_combout\,
	combout => \Decoder2~8_combout\);

-- Location: LABCELL_X22_Y40_N12
\blocks~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~28_combout\ = ( ball_horizontal_speed(1) & ( \Decoder0~1_combout\ & ( (!\Decoder0~0_combout\) # ((!\Add3~2_combout\) # (ball_col(4))) ) ) ) # ( ball_horizontal_speed(1) & ( !\Decoder0~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Decoder0~0_combout\,
	datab => ALT_INV_ball_col(4),
	datac => \ALT_INV_Add3~2_combout\,
	datae => ALT_INV_ball_horizontal_speed(1),
	dataf => \ALT_INV_Decoder0~1_combout\,
	combout => \blocks~28_combout\);

-- Location: MLABCELL_X21_Y37_N45
\Decoder1~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder1~8_combout\ = ( \find_block_index~14_combout\ & ( !\find_block_index~12_combout\ & ( (!\find_block_index~11_combout\ & (\find_block_index~13_combout\ & (!\find_block_index~18_combout\ & \find_block_index~17_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~11_combout\,
	datab => \ALT_INV_find_block_index~13_combout\,
	datac => \ALT_INV_find_block_index~18_combout\,
	datad => \ALT_INV_find_block_index~17_combout\,
	datae => \ALT_INV_find_block_index~14_combout\,
	dataf => \ALT_INV_find_block_index~12_combout\,
	combout => \Decoder1~8_combout\);

-- Location: LABCELL_X24_Y38_N15
\Decoder3~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~8_combout\ = ( !\find_block_index~30_combout\ & ( \find_block_index~29_combout\ & ( (\find_block_index~28_combout\ & (\find_block_index~27_combout\ & (!\find_block_index~25_combout\ & !\find_block_index~26_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~28_combout\,
	datab => \ALT_INV_find_block_index~27_combout\,
	datac => \ALT_INV_find_block_index~25_combout\,
	datad => \ALT_INV_find_block_index~26_combout\,
	datae => \ALT_INV_find_block_index~30_combout\,
	dataf => \ALT_INV_find_block_index~29_combout\,
	combout => \Decoder3~8_combout\);

-- Location: LABCELL_X22_Y40_N33
\blocks~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~31_combout\ = ( \Decoder3~8_combout\ & ( !\LessThan11~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LessThan11~0_combout\,
	dataf => \ALT_INV_Decoder3~8_combout\,
	combout => \blocks~31_combout\);

-- Location: LABCELL_X22_Y40_N24
\blocks~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~32_combout\ = ( \blocks~6_combout\ & ( \blocks~31_combout\ ) ) # ( !\blocks~6_combout\ & ( \blocks~31_combout\ ) ) # ( \blocks~6_combout\ & ( !\blocks~31_combout\ & ( ((!\blocks~28_combout\ & ((\Decoder1~8_combout\) # (ball_horizontal_speed(1))))) 
-- # (blocks(35)) ) ) ) # ( !\blocks~6_combout\ & ( !\blocks~31_combout\ & ( ((!\blocks~28_combout\ & ball_horizontal_speed(1))) # (blocks(35)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101110101011101010111011101110111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(35),
	datab => \ALT_INV_blocks~28_combout\,
	datac => ALT_INV_ball_horizontal_speed(1),
	datad => \ALT_INV_Decoder1~8_combout\,
	datae => \ALT_INV_blocks~6_combout\,
	dataf => \ALT_INV_blocks~31_combout\,
	combout => \blocks~32_combout\);

-- Location: FF_X17_Y40_N1
\blocks[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks~30_combout\,
	asdata => \blocks~32_combout\,
	clrn => \rst_n~input_o\,
	sclr => \result~12_combout\,
	sload => ALT_INV_ball_vertical_speed(1),
	ena => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => blocks(35));

-- Location: LABCELL_X22_Y40_N30
\blocks~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~29_combout\ = ( !\blocks~28_combout\ & ( ((\blocks~6_combout\ & \Decoder1~8_combout\)) # (ball_horizontal_speed(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100111111001100110011111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_ball_horizontal_speed(1),
	datac => \ALT_INV_blocks~6_combout\,
	datad => \ALT_INV_Decoder1~8_combout\,
	dataf => \ALT_INV_blocks~28_combout\,
	combout => \blocks~29_combout\);

-- Location: LABCELL_X17_Y40_N0
\blocks~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~30_combout\ = ( \blocks~29_combout\ & ( !\blocks~4_combout\ ) ) # ( !\blocks~29_combout\ & ( (!\blocks~4_combout\ & (((!\blocks~2_combout\ & \Decoder2~8_combout\)) # (blocks(35)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100010101010000010001010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks~4_combout\,
	datab => \ALT_INV_blocks~2_combout\,
	datac => \ALT_INV_Decoder2~8_combout\,
	datad => ALT_INV_blocks(35),
	dataf => \ALT_INV_blocks~29_combout\,
	combout => \blocks~30_combout\);

-- Location: FF_X17_Y40_N2
\blocks[35]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks~30_combout\,
	asdata => \blocks~32_combout\,
	clrn => \rst_n~input_o\,
	sclr => \result~12_combout\,
	sload => ALT_INV_ball_vertical_speed(1),
	ena => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \blocks[35]~DUPLICATE_q\);

-- Location: LABCELL_X18_Y42_N12
\Decoder2~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~11_combout\ = ( \find_block_index~22_combout\ & ( !\find_block_index~3_combout\ & ( (\find_block_index~21_combout\ & (\find_block_index~19_combout\ & (\find_block_index~20_combout\ & \find_block_index~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~21_combout\,
	datab => \ALT_INV_find_block_index~19_combout\,
	datac => \ALT_INV_find_block_index~20_combout\,
	datad => \ALT_INV_find_block_index~2_combout\,
	datae => \ALT_INV_find_block_index~22_combout\,
	dataf => \ALT_INV_find_block_index~3_combout\,
	combout => \Decoder2~11_combout\);

-- Location: LABCELL_X18_Y42_N9
\Decoder0~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder0~14_combout\ = ( \Add3~2_combout\ & ( (\Add3~1_combout\ & (\Add3~0_combout\ & \Decoder0~5_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add3~1_combout\,
	datac => \ALT_INV_Add3~0_combout\,
	datad => \ALT_INV_Decoder0~5_combout\,
	dataf => \ALT_INV_Add3~2_combout\,
	combout => \Decoder0~14_combout\);

-- Location: MLABCELL_X21_Y40_N36
\Decoder1~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder1~11_combout\ = ( \find_block_index~17_combout\ & ( !\find_block_index~18_combout\ & ( (\find_block_index~13_combout\ & (\find_block_index~12_combout\ & (\find_block_index~11_combout\ & \find_block_index~14_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~13_combout\,
	datab => \ALT_INV_find_block_index~12_combout\,
	datac => \ALT_INV_find_block_index~11_combout\,
	datad => \ALT_INV_find_block_index~14_combout\,
	datae => \ALT_INV_find_block_index~17_combout\,
	dataf => \ALT_INV_find_block_index~18_combout\,
	combout => \Decoder1~11_combout\);

-- Location: LABCELL_X18_Y42_N6
\blocks~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~40_combout\ = ( \Decoder1~11_combout\ & ( (!ball_horizontal_speed(1) & (\blocks~6_combout\)) # (ball_horizontal_speed(1) & ((\Decoder0~14_combout\))) ) ) # ( !\Decoder1~11_combout\ & ( (ball_horizontal_speed(1) & \Decoder0~14_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_ball_horizontal_speed(1),
	datac => \ALT_INV_blocks~6_combout\,
	datad => \ALT_INV_Decoder0~14_combout\,
	dataf => \ALT_INV_Decoder1~11_combout\,
	combout => \blocks~40_combout\);

-- Location: LABCELL_X18_Y42_N39
\blocks~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~41_combout\ = ( \blocks~40_combout\ & ( !\blocks~4_combout\ ) ) # ( !\blocks~40_combout\ & ( (!\blocks~4_combout\ & (((!\blocks~2_combout\ & \Decoder2~11_combout\)) # (blocks(32)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100011001100000010001100110011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks~2_combout\,
	datab => \ALT_INV_blocks~4_combout\,
	datac => \ALT_INV_Decoder2~11_combout\,
	datad => ALT_INV_blocks(32),
	dataf => \ALT_INV_blocks~40_combout\,
	combout => \blocks~41_combout\);

-- Location: LABCELL_X23_Y39_N3
\Decoder3~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~11_combout\ = ( !\find_block_index~30_combout\ & ( \find_block_index~27_combout\ & ( (\find_block_index~25_combout\ & (\find_block_index~28_combout\ & (\find_block_index~29_combout\ & \find_block_index~26_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~25_combout\,
	datab => \ALT_INV_find_block_index~28_combout\,
	datac => \ALT_INV_find_block_index~29_combout\,
	datad => \ALT_INV_find_block_index~26_combout\,
	datae => \ALT_INV_find_block_index~30_combout\,
	dataf => \ALT_INV_find_block_index~27_combout\,
	combout => \Decoder3~11_combout\);

-- Location: LABCELL_X18_Y42_N30
\blocks~301\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~301_combout\ = ( !ball_horizontal_speed(1) & ( (!blocks(32) & ((!\Decoder1~11_combout\ & (((!\Decoder3~11_combout\) # (\LessThan11~0_combout\)))) # (\Decoder1~11_combout\ & (!\blocks~6_combout\ & ((!\Decoder3~11_combout\) # 
-- (\LessThan11~0_combout\)))))) ) ) # ( ball_horizontal_speed(1) & ( ((!blocks(32) & (!\Decoder0~14_combout\ & ((!\Decoder3~11_combout\) # (\LessThan11~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "1100100011001000110000001100000000000000110010000000000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Decoder1~11_combout\,
	datab => ALT_INV_blocks(32),
	datac => \ALT_INV_Decoder0~14_combout\,
	datad => \ALT_INV_LessThan11~0_combout\,
	datae => ALT_INV_ball_horizontal_speed(1),
	dataf => \ALT_INV_Decoder3~11_combout\,
	datag => \ALT_INV_blocks~6_combout\,
	combout => \blocks~301_combout\);

-- Location: LABCELL_X18_Y42_N45
\blocks~301_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~301_wirecell_combout\ = ( !\blocks~301_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_blocks~301_combout\,
	combout => \blocks~301_wirecell_combout\);

-- Location: FF_X18_Y42_N41
\blocks[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks~41_combout\,
	asdata => \blocks~301_wirecell_combout\,
	clrn => \rst_n~input_o\,
	sclr => \result~12_combout\,
	sload => ALT_INV_ball_vertical_speed(1),
	ena => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => blocks(32));

-- Location: LABCELL_X17_Y40_N54
\rtl~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~24_combout\ = ( \Add26~0_combout\ & ( \Add26~1_combout\ & ( !blocks(32) ) ) ) # ( !\Add26~0_combout\ & ( \Add26~1_combout\ & ( !blocks(34) ) ) ) # ( \Add26~0_combout\ & ( !\Add26~1_combout\ & ( !blocks(33) ) ) ) # ( !\Add26~0_combout\ & ( 
-- !\Add26~1_combout\ & ( !\blocks[35]~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000110011001100110010101010101010101111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(34),
	datab => ALT_INV_blocks(33),
	datac => \ALT_INV_blocks[35]~DUPLICATE_q\,
	datad => ALT_INV_blocks(32),
	datae => \ALT_INV_Add26~0_combout\,
	dataf => \ALT_INV_Add26~1_combout\,
	combout => \rtl~24_combout\);

-- Location: LABCELL_X22_Y41_N51
\Decoder2~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~31_combout\ = ( !\find_block_index~3_combout\ & ( \find_block_index~20_combout\ & ( (\find_block_index~22_combout\ & (\find_block_index~19_combout\ & (!\find_block_index~21_combout\ & !\find_block_index~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~22_combout\,
	datab => \ALT_INV_find_block_index~19_combout\,
	datac => \ALT_INV_find_block_index~21_combout\,
	datad => \ALT_INV_find_block_index~2_combout\,
	datae => \ALT_INV_find_block_index~3_combout\,
	dataf => \ALT_INV_find_block_index~20_combout\,
	combout => \Decoder2~31_combout\);

-- Location: MLABCELL_X25_Y38_N3
\Decoder1~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder1~31_combout\ = ( !\find_block_index~14_combout\ & ( \find_block_index~12_combout\ & ( (!\find_block_index~18_combout\ & (\find_block_index~17_combout\ & (!\find_block_index~13_combout\ & \find_block_index~11_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~18_combout\,
	datab => \ALT_INV_find_block_index~17_combout\,
	datac => \ALT_INV_find_block_index~13_combout\,
	datad => \ALT_INV_find_block_index~11_combout\,
	datae => \ALT_INV_find_block_index~14_combout\,
	dataf => \ALT_INV_find_block_index~12_combout\,
	combout => \Decoder1~31_combout\);

-- Location: MLABCELL_X25_Y38_N33
\Decoder0~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder0~34_combout\ = ( \Decoder0~16_combout\ & ( (\Add3~0_combout\ & (!\Add3~1_combout\ & \Add3~2_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010100000000000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add3~0_combout\,
	datac => \ALT_INV_Add3~1_combout\,
	datad => \ALT_INV_Add3~2_combout\,
	dataf => \ALT_INV_Decoder0~16_combout\,
	combout => \Decoder0~34_combout\);

-- Location: MLABCELL_X25_Y38_N30
\blocks~102\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~102_combout\ = ( \Decoder0~34_combout\ & ( ((\blocks~6_combout\ & \Decoder1~31_combout\)) # (ball_horizontal_speed(1)) ) ) # ( !\Decoder0~34_combout\ & ( (\blocks~6_combout\ & (!ball_horizontal_speed(1) & \Decoder1~31_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000000000011000000001111001111110000111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_blocks~6_combout\,
	datac => ALT_INV_ball_horizontal_speed(1),
	datad => \ALT_INV_Decoder1~31_combout\,
	dataf => \ALT_INV_Decoder0~34_combout\,
	combout => \blocks~102_combout\);

-- Location: LABCELL_X17_Y40_N3
\blocks~103\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~103_combout\ = ( \blocks~102_combout\ & ( !\blocks~4_combout\ ) ) # ( !\blocks~102_combout\ & ( (!\blocks~4_combout\ & (((!\blocks~2_combout\ & \Decoder2~31_combout\)) # (blocks(44)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100010101010000010001010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks~4_combout\,
	datab => \ALT_INV_blocks~2_combout\,
	datac => \ALT_INV_Decoder2~31_combout\,
	datad => ALT_INV_blocks(44),
	dataf => \ALT_INV_blocks~102_combout\,
	combout => \blocks~103_combout\);

-- Location: FF_X17_Y40_N4
\blocks[44]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks~103_combout\,
	asdata => \blocks~257_wirecell_combout\,
	clrn => \rst_n~input_o\,
	sclr => \result~12_combout\,
	sload => ALT_INV_ball_vertical_speed(1),
	ena => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \blocks[44]~DUPLICATE_q\);

-- Location: MLABCELL_X25_Y40_N21
\Decoder3~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~31_combout\ = ( !\find_block_index~28_combout\ & ( \find_block_index~26_combout\ & ( (\find_block_index~25_combout\ & (\find_block_index~29_combout\ & (!\find_block_index~27_combout\ & !\find_block_index~30_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~25_combout\,
	datab => \ALT_INV_find_block_index~29_combout\,
	datac => \ALT_INV_find_block_index~27_combout\,
	datad => \ALT_INV_find_block_index~30_combout\,
	datae => \ALT_INV_find_block_index~28_combout\,
	dataf => \ALT_INV_find_block_index~26_combout\,
	combout => \Decoder3~31_combout\);

-- Location: MLABCELL_X25_Y38_N12
\blocks~257\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~257_combout\ = ( !ball_horizontal_speed(1) & ( (!\blocks[44]~DUPLICATE_q\ & ((!\Decoder1~31_combout\ & (((!\Decoder3~31_combout\)) # (\LessThan11~0_combout\))) # (\Decoder1~31_combout\ & (!\blocks~6_combout\ & ((!\Decoder3~31_combout\) # 
-- (\LessThan11~0_combout\)))))) ) ) # ( ball_horizontal_speed(1) & ( ((!\Decoder0~34_combout\ & (!\blocks[44]~DUPLICATE_q\ & ((!\Decoder3~31_combout\) # (\LessThan11~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "1111101000000000111100000000000000110010000000000011000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Decoder1~31_combout\,
	datab => \ALT_INV_LessThan11~0_combout\,
	datac => \ALT_INV_Decoder0~34_combout\,
	datad => \ALT_INV_blocks[44]~DUPLICATE_q\,
	datae => ALT_INV_ball_horizontal_speed(1),
	dataf => \ALT_INV_Decoder3~31_combout\,
	datag => \ALT_INV_blocks~6_combout\,
	combout => \blocks~257_combout\);

-- Location: MLABCELL_X25_Y38_N27
\blocks~257_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~257_wirecell_combout\ = ( !\blocks~257_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_blocks~257_combout\,
	combout => \blocks~257_wirecell_combout\);

-- Location: FF_X17_Y40_N5
\blocks[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks~103_combout\,
	asdata => \blocks~257_wirecell_combout\,
	clrn => \rst_n~input_o\,
	sclr => \result~12_combout\,
	sload => ALT_INV_ball_vertical_speed(1),
	ena => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => blocks(44));

-- Location: LABCELL_X19_Y40_N30
\Decoder2~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~28_combout\ = ( \find_block_index~22_combout\ & ( !\find_block_index~3_combout\ & ( (!\find_block_index~2_combout\ & (!\find_block_index~20_combout\ & (!\find_block_index~21_combout\ & !\find_block_index~19_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~2_combout\,
	datab => \ALT_INV_find_block_index~20_combout\,
	datac => \ALT_INV_find_block_index~21_combout\,
	datad => \ALT_INV_find_block_index~19_combout\,
	datae => \ALT_INV_find_block_index~22_combout\,
	dataf => \ALT_INV_find_block_index~3_combout\,
	combout => \Decoder2~28_combout\);

-- Location: LABCELL_X19_Y38_N15
\Decoder0~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder0~31_combout\ = ( \Add3~2_combout\ & ( !\Add3~1_combout\ & ( (!ball_col(4) & (\Add3~0_combout\ & (ball_col(3) & \Decoder0~7_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_ball_col(4),
	datab => \ALT_INV_Add3~0_combout\,
	datac => ALT_INV_ball_col(3),
	datad => \ALT_INV_Decoder0~7_combout\,
	datae => \ALT_INV_Add3~2_combout\,
	dataf => \ALT_INV_Add3~1_combout\,
	combout => \Decoder0~31_combout\);

-- Location: MLABCELL_X15_Y40_N6
\Decoder3~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~28_combout\ = ( \find_block_index~29_combout\ & ( !\find_block_index~30_combout\ & ( (!\find_block_index~28_combout\ & (!\find_block_index~26_combout\ & (!\find_block_index~25_combout\ & !\find_block_index~27_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~28_combout\,
	datab => \ALT_INV_find_block_index~26_combout\,
	datac => \ALT_INV_find_block_index~25_combout\,
	datad => \ALT_INV_find_block_index~27_combout\,
	datae => \ALT_INV_find_block_index~29_combout\,
	dataf => \ALT_INV_find_block_index~30_combout\,
	combout => \Decoder3~28_combout\);

-- Location: LABCELL_X16_Y42_N39
\Decoder1~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder1~28_combout\ = ( \find_block_index~17_combout\ & ( !\find_block_index~14_combout\ & ( (!\find_block_index~11_combout\ & (!\find_block_index~13_combout\ & (!\find_block_index~18_combout\ & !\find_block_index~12_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~11_combout\,
	datab => \ALT_INV_find_block_index~13_combout\,
	datac => \ALT_INV_find_block_index~18_combout\,
	datad => \ALT_INV_find_block_index~12_combout\,
	datae => \ALT_INV_find_block_index~17_combout\,
	dataf => \ALT_INV_find_block_index~14_combout\,
	combout => \Decoder1~28_combout\);

-- Location: LABCELL_X19_Y40_N42
\blocks~265\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~265_combout\ = ( !ball_horizontal_speed(1) & ( (!blocks(47) & ((!\LessThan11~0_combout\ & (!\Decoder3~28_combout\ & ((!\blocks~6_combout\) # (!\Decoder1~28_combout\)))) # (\LessThan11~0_combout\ & ((!\blocks~6_combout\) # 
-- ((!\Decoder1~28_combout\)))))) ) ) # ( ball_horizontal_speed(1) & ( (!blocks(47) & (!\Decoder0~31_combout\ & (((!\Decoder3~28_combout\)) # (\LessThan11~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "1100110001000100110000000100000011000000010000001100000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LessThan11~0_combout\,
	datab => ALT_INV_blocks(47),
	datac => \ALT_INV_Decoder0~31_combout\,
	datad => \ALT_INV_Decoder3~28_combout\,
	datae => ALT_INV_ball_horizontal_speed(1),
	dataf => \ALT_INV_Decoder1~28_combout\,
	datag => \ALT_INV_blocks~6_combout\,
	combout => \blocks~265_combout\);

-- Location: LABCELL_X19_Y40_N21
\blocks~265_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~265_wirecell_combout\ = ( !\blocks~265_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_blocks~265_combout\,
	combout => \blocks~265_wirecell_combout\);

-- Location: FF_X19_Y40_N17
\blocks[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks~95_combout\,
	asdata => \blocks~265_wirecell_combout\,
	clrn => \rst_n~input_o\,
	sclr => \result~12_combout\,
	sload => ALT_INV_ball_vertical_speed(1),
	ena => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => blocks(47));

-- Location: LABCELL_X19_Y40_N24
\blocks~94\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~94_combout\ = ( \Decoder1~28_combout\ & ( (!ball_horizontal_speed(1) & ((\blocks~6_combout\))) # (ball_horizontal_speed(1) & (\Decoder0~31_combout\)) ) ) # ( !\Decoder1~28_combout\ & ( (ball_horizontal_speed(1) & \Decoder0~31_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_ball_horizontal_speed(1),
	datac => \ALT_INV_Decoder0~31_combout\,
	datad => \ALT_INV_blocks~6_combout\,
	dataf => \ALT_INV_Decoder1~28_combout\,
	combout => \blocks~94_combout\);

-- Location: LABCELL_X19_Y40_N15
\blocks~95\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~95_combout\ = ( \blocks~94_combout\ & ( !\blocks~4_combout\ ) ) # ( !\blocks~94_combout\ & ( (!\blocks~4_combout\ & (((!\blocks~2_combout\ & \Decoder2~28_combout\)) # (blocks(47)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100010101010000010001010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks~4_combout\,
	datab => \ALT_INV_blocks~2_combout\,
	datac => \ALT_INV_Decoder2~28_combout\,
	datad => ALT_INV_blocks(47),
	dataf => \ALT_INV_blocks~94_combout\,
	combout => \blocks~95_combout\);

-- Location: FF_X19_Y40_N16
\blocks[47]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks~95_combout\,
	asdata => \blocks~265_wirecell_combout\,
	clrn => \rst_n~input_o\,
	sclr => \result~12_combout\,
	sload => ALT_INV_ball_vertical_speed(1),
	ena => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \blocks[47]~DUPLICATE_q\);

-- Location: LABCELL_X27_Y38_N48
\Decoder0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder0~33_combout\ = ( \Decoder0~11_combout\ & ( (\Add3~2_combout\ & (\Add3~0_combout\ & (!\Add3~1_combout\ & ball_col(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add3~2_combout\,
	datab => \ALT_INV_Add3~0_combout\,
	datac => \ALT_INV_Add3~1_combout\,
	datad => ALT_INV_ball_col(3),
	dataf => \ALT_INV_Decoder0~11_combout\,
	combout => \Decoder0~33_combout\);

-- Location: LABCELL_X19_Y40_N48
\Decoder1~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder1~30_combout\ = ( !\find_block_index~11_combout\ & ( \find_block_index~12_combout\ & ( (!\find_block_index~13_combout\ & (\find_block_index~17_combout\ & (!\find_block_index~14_combout\ & !\find_block_index~18_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~13_combout\,
	datab => \ALT_INV_find_block_index~17_combout\,
	datac => \ALT_INV_find_block_index~14_combout\,
	datad => \ALT_INV_find_block_index~18_combout\,
	datae => \ALT_INV_find_block_index~11_combout\,
	dataf => \ALT_INV_find_block_index~12_combout\,
	combout => \Decoder1~30_combout\);

-- Location: LABCELL_X19_Y40_N27
\blocks~100\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~100_combout\ = ( \Decoder1~30_combout\ & ( (!ball_horizontal_speed(1) & ((\blocks~6_combout\))) # (ball_horizontal_speed(1) & (\Decoder0~33_combout\)) ) ) # ( !\Decoder1~30_combout\ & ( (\Decoder0~33_combout\ & ball_horizontal_speed(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Decoder0~33_combout\,
	datab => ALT_INV_ball_horizontal_speed(1),
	datac => \ALT_INV_blocks~6_combout\,
	dataf => \ALT_INV_Decoder1~30_combout\,
	combout => \blocks~100_combout\);

-- Location: LABCELL_X19_Y40_N39
\Decoder2~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~30_combout\ = ( \find_block_index~20_combout\ & ( !\find_block_index~19_combout\ & ( (!\find_block_index~21_combout\ & (!\find_block_index~3_combout\ & (!\find_block_index~2_combout\ & \find_block_index~22_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~21_combout\,
	datab => \ALT_INV_find_block_index~3_combout\,
	datac => \ALT_INV_find_block_index~2_combout\,
	datad => \ALT_INV_find_block_index~22_combout\,
	datae => \ALT_INV_find_block_index~20_combout\,
	dataf => \ALT_INV_find_block_index~19_combout\,
	combout => \Decoder2~30_combout\);

-- Location: LABCELL_X19_Y40_N54
\blocks~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~101_combout\ = ( \Decoder2~30_combout\ & ( (!\blocks~4_combout\ & ((!\blocks~2_combout\) # ((blocks(45)) # (\blocks~100_combout\)))) ) ) # ( !\Decoder2~30_combout\ & ( (!\blocks~4_combout\ & ((blocks(45)) # (\blocks~100_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101010101010000010101010101010001010101010101000101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks~4_combout\,
	datab => \ALT_INV_blocks~2_combout\,
	datac => \ALT_INV_blocks~100_combout\,
	datad => ALT_INV_blocks(45),
	dataf => \ALT_INV_Decoder2~30_combout\,
	combout => \blocks~101_combout\);

-- Location: LABCELL_X13_Y37_N36
\Decoder3~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~30_combout\ = ( \find_block_index~26_combout\ & ( !\find_block_index~27_combout\ & ( (\find_block_index~29_combout\ & (!\find_block_index~30_combout\ & (!\find_block_index~28_combout\ & !\find_block_index~25_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~29_combout\,
	datab => \ALT_INV_find_block_index~30_combout\,
	datac => \ALT_INV_find_block_index~28_combout\,
	datad => \ALT_INV_find_block_index~25_combout\,
	datae => \ALT_INV_find_block_index~26_combout\,
	dataf => \ALT_INV_find_block_index~27_combout\,
	combout => \Decoder3~30_combout\);

-- Location: LABCELL_X19_Y40_N0
\blocks~261\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~261_combout\ = ( !ball_horizontal_speed(1) & ( (!blocks(45) & ((!\LessThan11~0_combout\ & (!\Decoder3~30_combout\ & ((!\blocks~6_combout\) # (!\Decoder1~30_combout\)))) # (\LessThan11~0_combout\ & ((!\blocks~6_combout\) # 
-- ((!\Decoder1~30_combout\)))))) ) ) # ( ball_horizontal_speed(1) & ( (!blocks(45) & (!\Decoder0~33_combout\ & (((!\Decoder3~30_combout\)) # (\LessThan11~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "1100110001000100110000000100000011000000010000001100000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LessThan11~0_combout\,
	datab => ALT_INV_blocks(45),
	datac => \ALT_INV_Decoder0~33_combout\,
	datad => \ALT_INV_Decoder3~30_combout\,
	datae => ALT_INV_ball_horizontal_speed(1),
	dataf => \ALT_INV_Decoder1~30_combout\,
	datag => \ALT_INV_blocks~6_combout\,
	combout => \blocks~261_combout\);

-- Location: LABCELL_X19_Y40_N57
\blocks~261_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~261_wirecell_combout\ = !\blocks~261_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_blocks~261_combout\,
	combout => \blocks~261_wirecell_combout\);

-- Location: FF_X19_Y40_N55
\blocks[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks~101_combout\,
	asdata => \blocks~261_wirecell_combout\,
	clrn => \rst_n~input_o\,
	sclr => \result~12_combout\,
	sload => ALT_INV_ball_vertical_speed(1),
	ena => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => blocks(45));

-- Location: LABCELL_X19_Y40_N36
\Decoder2~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~29_combout\ = ( \find_block_index~19_combout\ & ( !\find_block_index~20_combout\ & ( (!\find_block_index~21_combout\ & (!\find_block_index~3_combout\ & (\find_block_index~22_combout\ & !\find_block_index~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~21_combout\,
	datab => \ALT_INV_find_block_index~3_combout\,
	datac => \ALT_INV_find_block_index~22_combout\,
	datad => \ALT_INV_find_block_index~2_combout\,
	datae => \ALT_INV_find_block_index~19_combout\,
	dataf => \ALT_INV_find_block_index~20_combout\,
	combout => \Decoder2~29_combout\);

-- Location: LABCELL_X19_Y40_N51
\Decoder1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder1~29_combout\ = ( !\find_block_index~12_combout\ & ( \find_block_index~11_combout\ & ( (!\find_block_index~13_combout\ & (\find_block_index~17_combout\ & (!\find_block_index~18_combout\ & !\find_block_index~14_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~13_combout\,
	datab => \ALT_INV_find_block_index~17_combout\,
	datac => \ALT_INV_find_block_index~18_combout\,
	datad => \ALT_INV_find_block_index~14_combout\,
	datae => \ALT_INV_find_block_index~12_combout\,
	dataf => \ALT_INV_find_block_index~11_combout\,
	combout => \Decoder1~29_combout\);

-- Location: LABCELL_X27_Y38_N39
\Decoder0~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder0~28_combout\ = ( !\Add3~1_combout\ & ( (\Add3~2_combout\ & (\Add3~0_combout\ & !ball_col(4))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000000100000001000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add3~2_combout\,
	datab => \ALT_INV_Add3~0_combout\,
	datac => ALT_INV_ball_col(4),
	dataf => \ALT_INV_Add3~1_combout\,
	combout => \Decoder0~28_combout\);

-- Location: LABCELL_X27_Y38_N15
\Decoder0~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder0~32_combout\ = ( \Decoder0~28_combout\ & ( \Decoder0~9_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Decoder0~9_combout\,
	dataf => \ALT_INV_Decoder0~28_combout\,
	combout => \Decoder0~32_combout\);

-- Location: LABCELL_X19_Y40_N18
\blocks~96\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~96_combout\ = ( \Decoder0~32_combout\ & ( ((\Decoder1~29_combout\ & \blocks~6_combout\)) # (ball_horizontal_speed(1)) ) ) # ( !\Decoder0~32_combout\ & ( (\Decoder1~29_combout\ & (!ball_horizontal_speed(1) & \blocks~6_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000100000000000100010000110011011101110011001101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Decoder1~29_combout\,
	datab => ALT_INV_ball_horizontal_speed(1),
	datad => \ALT_INV_blocks~6_combout\,
	dataf => \ALT_INV_Decoder0~32_combout\,
	combout => \blocks~96_combout\);

-- Location: LABCELL_X18_Y40_N57
\blocks~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~97_combout\ = ( \blocks~96_combout\ & ( !\blocks~4_combout\ ) ) # ( !\blocks~96_combout\ & ( (!\blocks~4_combout\ & (((!\blocks~2_combout\ & \Decoder2~29_combout\)) # (blocks(46)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100010101010000010001010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks~4_combout\,
	datab => \ALT_INV_blocks~2_combout\,
	datac => \ALT_INV_Decoder2~29_combout\,
	datad => ALT_INV_blocks(46),
	dataf => \ALT_INV_blocks~96_combout\,
	combout => \blocks~97_combout\);

-- Location: LABCELL_X23_Y39_N9
\Decoder3~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~29_combout\ = ( \find_block_index~29_combout\ & ( !\find_block_index~27_combout\ & ( (!\find_block_index~26_combout\ & (!\find_block_index~28_combout\ & (!\find_block_index~30_combout\ & \find_block_index~25_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~26_combout\,
	datab => \ALT_INV_find_block_index~28_combout\,
	datac => \ALT_INV_find_block_index~30_combout\,
	datad => \ALT_INV_find_block_index~25_combout\,
	datae => \ALT_INV_find_block_index~29_combout\,
	dataf => \ALT_INV_find_block_index~27_combout\,
	combout => \Decoder3~29_combout\);

-- Location: LABCELL_X23_Y39_N27
\blocks~98\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~98_combout\ = ( \Decoder3~29_combout\ & ( !\LessThan11~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_LessThan11~0_combout\,
	dataf => \ALT_INV_Decoder3~29_combout\,
	combout => \blocks~98_combout\);

-- Location: LABCELL_X19_Y40_N6
\blocks~99\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~99_combout\ = ( \blocks~98_combout\ & ( \Decoder0~32_combout\ ) ) # ( !\blocks~98_combout\ & ( \Decoder0~32_combout\ & ( (((\Decoder1~29_combout\ & \blocks~6_combout\)) # (blocks(46))) # (ball_horizontal_speed(1)) ) ) ) # ( \blocks~98_combout\ & ( 
-- !\Decoder0~32_combout\ ) ) # ( !\blocks~98_combout\ & ( !\Decoder0~32_combout\ & ( ((\Decoder1~29_combout\ & (\blocks~6_combout\ & !ball_horizontal_speed(1)))) # (blocks(46)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011111111111111111111111100011111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Decoder1~29_combout\,
	datab => \ALT_INV_blocks~6_combout\,
	datac => ALT_INV_ball_horizontal_speed(1),
	datad => ALT_INV_blocks(46),
	datae => \ALT_INV_blocks~98_combout\,
	dataf => \ALT_INV_Decoder0~32_combout\,
	combout => \blocks~99_combout\);

-- Location: FF_X18_Y40_N58
\blocks[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks~97_combout\,
	asdata => \blocks~99_combout\,
	clrn => \rst_n~input_o\,
	sclr => \result~12_combout\,
	sload => ALT_INV_ball_vertical_speed(1),
	ena => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => blocks(46));

-- Location: LABCELL_X17_Y40_N6
\rtl~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~21_combout\ = ( \Add26~0_combout\ & ( \Add26~1_combout\ & ( !blocks(44) ) ) ) # ( !\Add26~0_combout\ & ( \Add26~1_combout\ & ( !blocks(46) ) ) ) # ( \Add26~0_combout\ & ( !\Add26~1_combout\ & ( !blocks(45) ) ) ) # ( !\Add26~0_combout\ & ( 
-- !\Add26~1_combout\ & ( !\blocks[47]~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100111100001111000011111111000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(44),
	datab => \ALT_INV_blocks[47]~DUPLICATE_q\,
	datac => ALT_INV_blocks(45),
	datad => ALT_INV_blocks(46),
	datae => \ALT_INV_Add26~0_combout\,
	dataf => \ALT_INV_Add26~1_combout\,
	combout => \rtl~21_combout\);

-- Location: LABCELL_X19_Y37_N15
\Decoder1~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder1~27_combout\ = ( \find_block_index~17_combout\ & ( !\find_block_index~14_combout\ & ( (\find_block_index~12_combout\ & (!\find_block_index~18_combout\ & (\find_block_index~11_combout\ & \find_block_index~13_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~12_combout\,
	datab => \ALT_INV_find_block_index~18_combout\,
	datac => \ALT_INV_find_block_index~11_combout\,
	datad => \ALT_INV_find_block_index~13_combout\,
	datae => \ALT_INV_find_block_index~17_combout\,
	dataf => \ALT_INV_find_block_index~14_combout\,
	combout => \Decoder1~27_combout\);

-- Location: LABCELL_X22_Y40_N36
\Decoder0~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder0~30_combout\ = ( \Add3~0_combout\ & ( (\Add3~2_combout\ & (!\Add3~1_combout\ & \Decoder0~5_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010100000000000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add3~2_combout\,
	datac => \ALT_INV_Add3~1_combout\,
	datad => \ALT_INV_Decoder0~5_combout\,
	dataf => \ALT_INV_Add3~0_combout\,
	combout => \Decoder0~30_combout\);

-- Location: LABCELL_X18_Y40_N27
\blocks~92\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~92_combout\ = ( \Decoder0~30_combout\ & ( ((\blocks~6_combout\ & \Decoder1~27_combout\)) # (ball_horizontal_speed(1)) ) ) # ( !\Decoder0~30_combout\ & ( (!ball_horizontal_speed(1) & (\blocks~6_combout\ & \Decoder1~27_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100000000000000110000110011001111110011001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_ball_horizontal_speed(1),
	datac => \ALT_INV_blocks~6_combout\,
	datad => \ALT_INV_Decoder1~27_combout\,
	dataf => \ALT_INV_Decoder0~30_combout\,
	combout => \blocks~92_combout\);

-- Location: MLABCELL_X21_Y40_N51
\Decoder3~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~27_combout\ = ( !\find_block_index~30_combout\ & ( \find_block_index~27_combout\ & ( (\find_block_index~25_combout\ & (!\find_block_index~28_combout\ & (\find_block_index~29_combout\ & \find_block_index~26_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~25_combout\,
	datab => \ALT_INV_find_block_index~28_combout\,
	datac => \ALT_INV_find_block_index~29_combout\,
	datad => \ALT_INV_find_block_index~26_combout\,
	datae => \ALT_INV_find_block_index~30_combout\,
	dataf => \ALT_INV_find_block_index~27_combout\,
	combout => \Decoder3~27_combout\);

-- Location: LABCELL_X18_Y40_N42
\blocks~269\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~269_combout\ = ( !ball_horizontal_speed(1) & ( (!\blocks[40]~DUPLICATE_q\ & ((!\Decoder1~27_combout\ & (((!\Decoder3~27_combout\) # (\LessThan11~0_combout\)))) # (\Decoder1~27_combout\ & (!\blocks~6_combout\ & ((!\Decoder3~27_combout\) # 
-- (\LessThan11~0_combout\)))))) ) ) # ( ball_horizontal_speed(1) & ( (!\blocks[40]~DUPLICATE_q\ & (((!\Decoder0~30_combout\ & ((!\Decoder3~27_combout\) # (\LessThan11~0_combout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "1010100010101000101000001010000000000000101010000000000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks[40]~DUPLICATE_q\,
	datab => \ALT_INV_Decoder1~27_combout\,
	datac => \ALT_INV_Decoder0~30_combout\,
	datad => \ALT_INV_LessThan11~0_combout\,
	datae => ALT_INV_ball_horizontal_speed(1),
	dataf => \ALT_INV_Decoder3~27_combout\,
	datag => \ALT_INV_blocks~6_combout\,
	combout => \blocks~269_combout\);

-- Location: LABCELL_X18_Y40_N15
\blocks~269_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~269_wirecell_combout\ = !\blocks~269_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_blocks~269_combout\,
	combout => \blocks~269_wirecell_combout\);

-- Location: FF_X18_Y40_N4
\blocks[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks~93_combout\,
	asdata => \blocks~269_wirecell_combout\,
	clrn => \rst_n~input_o\,
	sclr => \result~12_combout\,
	sload => ALT_INV_ball_vertical_speed(1),
	ena => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => blocks(40));

-- Location: LABCELL_X19_Y42_N18
\Decoder2~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~27_combout\ = ( \find_block_index~19_combout\ & ( !\find_block_index~3_combout\ & ( (\find_block_index~20_combout\ & (\find_block_index~22_combout\ & (\find_block_index~21_combout\ & !\find_block_index~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~20_combout\,
	datab => \ALT_INV_find_block_index~22_combout\,
	datac => \ALT_INV_find_block_index~21_combout\,
	datad => \ALT_INV_find_block_index~2_combout\,
	datae => \ALT_INV_find_block_index~19_combout\,
	dataf => \ALT_INV_find_block_index~3_combout\,
	combout => \Decoder2~27_combout\);

-- Location: LABCELL_X18_Y40_N3
\blocks~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~93_combout\ = ( \Decoder2~27_combout\ & ( (!\blocks~4_combout\ & (((!\blocks~2_combout\) # (blocks(40))) # (\blocks~92_combout\))) ) ) # ( !\Decoder2~27_combout\ & ( (!\blocks~4_combout\ & ((blocks(40)) # (\blocks~92_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010011001100010001001100110011000100110011001100010011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks~92_combout\,
	datab => \ALT_INV_blocks~4_combout\,
	datac => \ALT_INV_blocks~2_combout\,
	datad => ALT_INV_blocks(40),
	dataf => \ALT_INV_Decoder2~27_combout\,
	combout => \blocks~93_combout\);

-- Location: FF_X18_Y40_N5
\blocks[40]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks~93_combout\,
	asdata => \blocks~269_wirecell_combout\,
	clrn => \rst_n~input_o\,
	sclr => \result~12_combout\,
	sload => ALT_INV_ball_vertical_speed(1),
	ena => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \blocks[40]~DUPLICATE_q\);

-- Location: LABCELL_X19_Y42_N3
\Decoder2~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~24_combout\ = ( !\find_block_index~19_combout\ & ( !\find_block_index~3_combout\ & ( (\find_block_index~21_combout\ & (\find_block_index~22_combout\ & (!\find_block_index~20_combout\ & !\find_block_index~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~21_combout\,
	datab => \ALT_INV_find_block_index~22_combout\,
	datac => \ALT_INV_find_block_index~20_combout\,
	datad => \ALT_INV_find_block_index~2_combout\,
	datae => \ALT_INV_find_block_index~19_combout\,
	dataf => \ALT_INV_find_block_index~3_combout\,
	combout => \Decoder2~24_combout\);

-- Location: LABCELL_X13_Y37_N39
\Decoder3~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~24_combout\ = ( \find_block_index~27_combout\ & ( !\find_block_index~26_combout\ & ( (\find_block_index~29_combout\ & (!\find_block_index~30_combout\ & (!\find_block_index~25_combout\ & !\find_block_index~28_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~29_combout\,
	datab => \ALT_INV_find_block_index~30_combout\,
	datac => \ALT_INV_find_block_index~25_combout\,
	datad => \ALT_INV_find_block_index~28_combout\,
	datae => \ALT_INV_find_block_index~27_combout\,
	dataf => \ALT_INV_find_block_index~26_combout\,
	combout => \Decoder3~24_combout\);

-- Location: LABCELL_X27_Y38_N18
\Decoder0~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder0~27_combout\ = ( !ball_col(4) & ( \Decoder0~1_combout\ & ( (\Add3~2_combout\ & (\Add3~0_combout\ & (ball_col(3) & !\Add3~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add3~2_combout\,
	datab => \ALT_INV_Add3~0_combout\,
	datac => ALT_INV_ball_col(3),
	datad => \ALT_INV_Add3~1_combout\,
	datae => ALT_INV_ball_col(4),
	dataf => \ALT_INV_Decoder0~1_combout\,
	combout => \Decoder0~27_combout\);

-- Location: MLABCELL_X21_Y37_N39
\Decoder1~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder1~24_combout\ = ( !\find_block_index~18_combout\ & ( \find_block_index~13_combout\ & ( (!\find_block_index~11_combout\ & (!\find_block_index~12_combout\ & (!\find_block_index~14_combout\ & \find_block_index~17_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000100000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~11_combout\,
	datab => \ALT_INV_find_block_index~12_combout\,
	datac => \ALT_INV_find_block_index~14_combout\,
	datad => \ALT_INV_find_block_index~17_combout\,
	datae => \ALT_INV_find_block_index~18_combout\,
	dataf => \ALT_INV_find_block_index~13_combout\,
	combout => \Decoder1~24_combout\);

-- Location: LABCELL_X18_Y40_N18
\blocks~277\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~277_combout\ = ( !ball_horizontal_speed(1) & ( (!\blocks[43]~DUPLICATE_q\ & ((!\Decoder3~24_combout\ & ((!\blocks~6_combout\) # ((!\Decoder1~24_combout\)))) # (\Decoder3~24_combout\ & (\LessThan11~0_combout\ & ((!\blocks~6_combout\) # 
-- (!\Decoder1~24_combout\)))))) ) ) # ( ball_horizontal_speed(1) & ( (!\blocks[43]~DUPLICATE_q\ & (!\Decoder0~27_combout\ & ((!\Decoder3~24_combout\) # ((\LessThan11~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "1000100011001100100000001100000010000000110000001000000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Decoder3~24_combout\,
	datab => \ALT_INV_blocks[43]~DUPLICATE_q\,
	datac => \ALT_INV_Decoder0~27_combout\,
	datad => \ALT_INV_LessThan11~0_combout\,
	datae => ALT_INV_ball_horizontal_speed(1),
	dataf => \ALT_INV_Decoder1~24_combout\,
	datag => \ALT_INV_blocks~6_combout\,
	combout => \blocks~277_combout\);

-- Location: LABCELL_X18_Y40_N33
\blocks~277_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~277_wirecell_combout\ = ( !\blocks~277_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_blocks~277_combout\,
	combout => \blocks~277_wirecell_combout\);

-- Location: FF_X18_Y40_N13
\blocks[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks~84_combout\,
	asdata => \blocks~277_wirecell_combout\,
	clrn => \rst_n~input_o\,
	sclr => \result~12_combout\,
	sload => ALT_INV_ball_vertical_speed(1),
	ena => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => blocks(43));

-- Location: LABCELL_X18_Y40_N24
\blocks~83\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~83_combout\ = ( \Decoder1~24_combout\ & ( (!ball_horizontal_speed(1) & ((\blocks~6_combout\))) # (ball_horizontal_speed(1) & (\Decoder0~27_combout\)) ) ) # ( !\Decoder1~24_combout\ & ( (ball_horizontal_speed(1) & \Decoder0~27_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_ball_horizontal_speed(1),
	datac => \ALT_INV_Decoder0~27_combout\,
	datad => \ALT_INV_blocks~6_combout\,
	dataf => \ALT_INV_Decoder1~24_combout\,
	combout => \blocks~83_combout\);

-- Location: LABCELL_X18_Y40_N12
\blocks~84\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~84_combout\ = ( \blocks~83_combout\ & ( !\blocks~4_combout\ ) ) # ( !\blocks~83_combout\ & ( (!\blocks~4_combout\ & (((\Decoder2~24_combout\ & !\blocks~2_combout\)) # (blocks(43)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000011110000010000001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Decoder2~24_combout\,
	datab => \ALT_INV_blocks~2_combout\,
	datac => \ALT_INV_blocks~4_combout\,
	datad => ALT_INV_blocks(43),
	dataf => \ALT_INV_blocks~83_combout\,
	combout => \blocks~84_combout\);

-- Location: FF_X18_Y40_N14
\blocks[43]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks~84_combout\,
	asdata => \blocks~277_wirecell_combout\,
	clrn => \rst_n~input_o\,
	sclr => \result~12_combout\,
	sload => ALT_INV_ball_vertical_speed(1),
	ena => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \blocks[43]~DUPLICATE_q\);

-- Location: LABCELL_X22_Y41_N30
\Decoder2~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~26_combout\ = ( !\find_block_index~19_combout\ & ( \find_block_index~22_combout\ & ( (!\find_block_index~2_combout\ & (\find_block_index~21_combout\ & (\find_block_index~20_combout\ & !\find_block_index~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~2_combout\,
	datab => \ALT_INV_find_block_index~21_combout\,
	datac => \ALT_INV_find_block_index~20_combout\,
	datad => \ALT_INV_find_block_index~3_combout\,
	datae => \ALT_INV_find_block_index~19_combout\,
	dataf => \ALT_INV_find_block_index~22_combout\,
	combout => \Decoder2~26_combout\);

-- Location: MLABCELL_X21_Y37_N42
\Decoder1~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder1~26_combout\ = ( \find_block_index~12_combout\ & ( !\find_block_index~14_combout\ & ( (!\find_block_index~11_combout\ & (\find_block_index~13_combout\ & (\find_block_index~17_combout\ & !\find_block_index~18_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~11_combout\,
	datab => \ALT_INV_find_block_index~13_combout\,
	datac => \ALT_INV_find_block_index~17_combout\,
	datad => \ALT_INV_find_block_index~18_combout\,
	datae => \ALT_INV_find_block_index~12_combout\,
	dataf => \ALT_INV_find_block_index~14_combout\,
	combout => \Decoder1~26_combout\);

-- Location: LABCELL_X27_Y38_N45
\Decoder0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder0~29_combout\ = ( \Decoder0~20_combout\ & ( (\Add3~0_combout\ & (!\Add3~1_combout\ & \Add3~2_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001100000000000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add3~0_combout\,
	datac => \ALT_INV_Add3~1_combout\,
	datad => \ALT_INV_Add3~2_combout\,
	dataf => \ALT_INV_Decoder0~20_combout\,
	combout => \Decoder0~29_combout\);

-- Location: MLABCELL_X25_Y40_N39
\Decoder3~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~26_combout\ = ( \find_block_index~29_combout\ & ( !\find_block_index~28_combout\ & ( (!\find_block_index~30_combout\ & (\find_block_index~26_combout\ & (\find_block_index~27_combout\ & !\find_block_index~25_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~30_combout\,
	datab => \ALT_INV_find_block_index~26_combout\,
	datac => \ALT_INV_find_block_index~27_combout\,
	datad => \ALT_INV_find_block_index~25_combout\,
	datae => \ALT_INV_find_block_index~29_combout\,
	dataf => \ALT_INV_find_block_index~28_combout\,
	combout => \Decoder3~26_combout\);

-- Location: LABCELL_X18_Y40_N36
\blocks~273\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~273_combout\ = ( !ball_horizontal_speed(1) & ( (!blocks(41) & ((!\Decoder1~26_combout\ & (((!\Decoder3~26_combout\)) # (\LessThan11~0_combout\))) # (\Decoder1~26_combout\ & (!\blocks~6_combout\ & ((!\Decoder3~26_combout\) # 
-- (\LessThan11~0_combout\)))))) ) ) # ( ball_horizontal_speed(1) & ( ((!\Decoder0~29_combout\ & (!blocks(41) & ((!\Decoder3~26_combout\) # (\LessThan11~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "1111101000000000111100000000000000110010000000000011000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Decoder1~26_combout\,
	datab => \ALT_INV_LessThan11~0_combout\,
	datac => \ALT_INV_Decoder0~29_combout\,
	datad => ALT_INV_blocks(41),
	datae => ALT_INV_ball_horizontal_speed(1),
	dataf => \ALT_INV_Decoder3~26_combout\,
	datag => \ALT_INV_blocks~6_combout\,
	combout => \blocks~273_combout\);

-- Location: LABCELL_X18_Y40_N0
\blocks~273_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~273_wirecell_combout\ = !\blocks~273_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_blocks~273_combout\,
	combout => \blocks~273_wirecell_combout\);

-- Location: FF_X18_Y40_N55
\blocks[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks~91_combout\,
	asdata => \blocks~273_wirecell_combout\,
	clrn => \rst_n~input_o\,
	sclr => \result~12_combout\,
	sload => ALT_INV_ball_vertical_speed(1),
	ena => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => blocks(41));

-- Location: LABCELL_X18_Y40_N30
\blocks~90\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~90_combout\ = ( \Decoder1~26_combout\ & ( (!ball_horizontal_speed(1) & ((\blocks~6_combout\))) # (ball_horizontal_speed(1) & (\Decoder0~29_combout\)) ) ) # ( !\Decoder1~26_combout\ & ( (ball_horizontal_speed(1) & \Decoder0~29_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_ball_horizontal_speed(1),
	datac => \ALT_INV_Decoder0~29_combout\,
	datad => \ALT_INV_blocks~6_combout\,
	dataf => \ALT_INV_Decoder1~26_combout\,
	combout => \blocks~90_combout\);

-- Location: LABCELL_X18_Y40_N54
\blocks~91\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~91_combout\ = ( \blocks~90_combout\ & ( !\blocks~4_combout\ ) ) # ( !\blocks~90_combout\ & ( (!\blocks~4_combout\ & (((!\blocks~2_combout\ & \Decoder2~26_combout\)) # (blocks(41)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100010101010000010001010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks~4_combout\,
	datab => \ALT_INV_blocks~2_combout\,
	datac => \ALT_INV_Decoder2~26_combout\,
	datad => ALT_INV_blocks(41),
	dataf => \ALT_INV_blocks~90_combout\,
	combout => \blocks~91_combout\);

-- Location: FF_X18_Y40_N56
\blocks[41]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks~91_combout\,
	asdata => \blocks~273_wirecell_combout\,
	clrn => \rst_n~input_o\,
	sclr => \result~12_combout\,
	sload => ALT_INV_ball_vertical_speed(1),
	ena => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \blocks[41]~DUPLICATE_q\);

-- Location: LABCELL_X18_Y40_N48
\rtl~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~22_combout\ = ( \Add26~0_combout\ & ( \Add26~1_combout\ & ( !\blocks[40]~DUPLICATE_q\ ) ) ) # ( !\Add26~0_combout\ & ( \Add26~1_combout\ & ( !blocks(42) ) ) ) # ( \Add26~0_combout\ & ( !\Add26~1_combout\ & ( !\blocks[41]~DUPLICATE_q\ ) ) ) # ( 
-- !\Add26~0_combout\ & ( !\Add26~1_combout\ & ( !\blocks[43]~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100111100001111000011111111000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks[40]~DUPLICATE_q\,
	datab => \ALT_INV_blocks[43]~DUPLICATE_q\,
	datac => \ALT_INV_blocks[41]~DUPLICATE_q\,
	datad => ALT_INV_blocks(42),
	datae => \ALT_INV_Add26~0_combout\,
	dataf => \ALT_INV_Add26~1_combout\,
	combout => \rtl~22_combout\);

-- Location: LABCELL_X13_Y40_N42
\Mux3~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux3~2_combout\ = ( \rtl~22_combout\ & ( \Add28~0_combout\ & ( (\rtl~24_combout\) # (\Add28~1_combout\) ) ) ) # ( !\rtl~22_combout\ & ( \Add28~0_combout\ & ( (!\Add28~1_combout\ & \rtl~24_combout\) ) ) ) # ( \rtl~22_combout\ & ( !\Add28~0_combout\ & ( 
-- (!\Add28~1_combout\ & (\rtl~23_combout\)) # (\Add28~1_combout\ & ((\rtl~21_combout\))) ) ) ) # ( !\rtl~22_combout\ & ( !\Add28~0_combout\ & ( (!\Add28~1_combout\ & (\rtl~23_combout\)) # (\Add28~1_combout\ & ((\rtl~21_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001110111001000100111011100001010000010100101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add28~1_combout\,
	datab => \ALT_INV_rtl~23_combout\,
	datac => \ALT_INV_rtl~24_combout\,
	datad => \ALT_INV_rtl~21_combout\,
	datae => \ALT_INV_rtl~22_combout\,
	dataf => \ALT_INV_Add28~0_combout\,
	combout => \Mux3~2_combout\);

-- Location: LABCELL_X19_Y42_N57
\Decoder2~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~52_combout\ = ( !\find_block_index~22_combout\ & ( !\find_block_index~20_combout\ & ( (\find_block_index~21_combout\ & (!\find_block_index~19_combout\ & (\find_block_index~3_combout\ & !\find_block_index~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~21_combout\,
	datab => \ALT_INV_find_block_index~19_combout\,
	datac => \ALT_INV_find_block_index~3_combout\,
	datad => \ALT_INV_find_block_index~2_combout\,
	datae => \ALT_INV_find_block_index~22_combout\,
	dataf => \ALT_INV_find_block_index~20_combout\,
	combout => \Decoder2~52_combout\);

-- Location: MLABCELL_X21_Y37_N51
\Decoder1~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder1~52_combout\ = ( \find_block_index~18_combout\ & ( !\find_block_index~12_combout\ & ( (!\find_block_index~17_combout\ & (!\find_block_index~14_combout\ & (\find_block_index~13_combout\ & !\find_block_index~11_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~17_combout\,
	datab => \ALT_INV_find_block_index~14_combout\,
	datac => \ALT_INV_find_block_index~13_combout\,
	datad => \ALT_INV_find_block_index~11_combout\,
	datae => \ALT_INV_find_block_index~18_combout\,
	dataf => \ALT_INV_find_block_index~12_combout\,
	combout => \Decoder1~52_combout\);

-- Location: LABCELL_X19_Y38_N0
\blocks~159\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~159_combout\ = ( ball_col(3) & ( (ball_horizontal_speed(1) & (((!\Decoder0~52_combout\) # (!\Decoder0~1_combout\)) # (ball_col(4)))) ) ) # ( !ball_col(3) & ( ball_horizontal_speed(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111010000000011111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_ball_col(4),
	datab => \ALT_INV_Decoder0~52_combout\,
	datac => \ALT_INV_Decoder0~1_combout\,
	datad => ALT_INV_ball_horizontal_speed(1),
	dataf => ALT_INV_ball_col(3),
	combout => \blocks~159_combout\);

-- Location: LABCELL_X13_Y38_N48
\blocks~160\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~160_combout\ = ( !\blocks~159_combout\ & ( ((\blocks~6_combout\ & \Decoder1~52_combout\)) # (ball_horizontal_speed(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100111111001100110011111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_ball_horizontal_speed(1),
	datac => \ALT_INV_blocks~6_combout\,
	datad => \ALT_INV_Decoder1~52_combout\,
	dataf => \ALT_INV_blocks~159_combout\,
	combout => \blocks~160_combout\);

-- Location: LABCELL_X13_Y38_N45
\blocks~161\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~161_combout\ = ( \blocks~160_combout\ & ( !\blocks~4_combout\ ) ) # ( !\blocks~160_combout\ & ( (!\blocks~4_combout\ & (((!\blocks~2_combout\ & \Decoder2~52_combout\)) # (blocks(27)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100011001100000010001100110011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks~2_combout\,
	datab => \ALT_INV_blocks~4_combout\,
	datac => \ALT_INV_Decoder2~52_combout\,
	datad => ALT_INV_blocks(27),
	dataf => \ALT_INV_blocks~160_combout\,
	combout => \blocks~161_combout\);

-- Location: LABCELL_X13_Y37_N12
\Decoder3~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~52_combout\ = ( !\find_block_index~25_combout\ & ( \find_block_index~27_combout\ & ( (!\find_block_index~28_combout\ & (\find_block_index~30_combout\ & (!\find_block_index~26_combout\ & !\find_block_index~29_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~28_combout\,
	datab => \ALT_INV_find_block_index~30_combout\,
	datac => \ALT_INV_find_block_index~26_combout\,
	datad => \ALT_INV_find_block_index~29_combout\,
	datae => \ALT_INV_find_block_index~25_combout\,
	dataf => \ALT_INV_find_block_index~27_combout\,
	combout => \Decoder3~52_combout\);

-- Location: LABCELL_X13_Y37_N18
\blocks~162\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~162_combout\ = ( \Decoder3~52_combout\ & ( !\LessThan11~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_LessThan11~0_combout\,
	dataf => \ALT_INV_Decoder3~52_combout\,
	combout => \blocks~162_combout\);

-- Location: FF_X13_Y38_N47
\blocks[27]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks~161_combout\,
	asdata => \blocks~163_combout\,
	clrn => \rst_n~input_o\,
	sclr => \result~12_combout\,
	sload => ALT_INV_ball_vertical_speed(1),
	ena => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \blocks[27]~DUPLICATE_q\);

-- Location: LABCELL_X13_Y38_N6
\blocks~163\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~163_combout\ = ( \Decoder1~52_combout\ & ( \blocks~159_combout\ & ( (\blocks[27]~DUPLICATE_q\) # (\blocks~162_combout\) ) ) ) # ( !\Decoder1~52_combout\ & ( \blocks~159_combout\ & ( (\blocks[27]~DUPLICATE_q\) # (\blocks~162_combout\) ) ) ) # ( 
-- \Decoder1~52_combout\ & ( !\blocks~159_combout\ & ( (((\blocks[27]~DUPLICATE_q\) # (\blocks~162_combout\)) # (ball_horizontal_speed(1))) # (\blocks~6_combout\) ) ) ) # ( !\Decoder1~52_combout\ & ( !\blocks~159_combout\ & ( ((\blocks[27]~DUPLICATE_q\) # 
-- (\blocks~162_combout\)) # (ball_horizontal_speed(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111111111111011111111111111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks~6_combout\,
	datab => ALT_INV_ball_horizontal_speed(1),
	datac => \ALT_INV_blocks~162_combout\,
	datad => \ALT_INV_blocks[27]~DUPLICATE_q\,
	datae => \ALT_INV_Decoder1~52_combout\,
	dataf => \ALT_INV_blocks~159_combout\,
	combout => \blocks~163_combout\);

-- Location: FF_X13_Y38_N46
\blocks[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks~161_combout\,
	asdata => \blocks~163_combout\,
	clrn => \rst_n~input_o\,
	sclr => \result~12_combout\,
	sload => ALT_INV_ball_vertical_speed(1),
	ena => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => blocks(27));

-- Location: LABCELL_X19_Y38_N45
\Decoder2~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~54_combout\ = ( \find_block_index~20_combout\ & ( !\find_block_index~19_combout\ & ( (!\find_block_index~2_combout\ & (\find_block_index~3_combout\ & (!\find_block_index~22_combout\ & \find_block_index~21_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~2_combout\,
	datab => \ALT_INV_find_block_index~3_combout\,
	datac => \ALT_INV_find_block_index~22_combout\,
	datad => \ALT_INV_find_block_index~21_combout\,
	datae => \ALT_INV_find_block_index~20_combout\,
	dataf => \ALT_INV_find_block_index~19_combout\,
	combout => \Decoder2~54_combout\);

-- Location: LABCELL_X19_Y37_N18
\Decoder1~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder1~54_combout\ = ( !\find_block_index~11_combout\ & ( \find_block_index~12_combout\ & ( (\find_block_index~13_combout\ & (\find_block_index~18_combout\ & (!\find_block_index~17_combout\ & !\find_block_index~14_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~13_combout\,
	datab => \ALT_INV_find_block_index~18_combout\,
	datac => \ALT_INV_find_block_index~17_combout\,
	datad => \ALT_INV_find_block_index~14_combout\,
	datae => \ALT_INV_find_block_index~11_combout\,
	dataf => \ALT_INV_find_block_index~12_combout\,
	combout => \Decoder1~54_combout\);

-- Location: LABCELL_X19_Y38_N57
\Decoder0~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder0~54_combout\ = (\Decoder0~52_combout\ & \Decoder0~20_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Decoder0~52_combout\,
	datad => \ALT_INV_Decoder0~20_combout\,
	combout => \Decoder0~54_combout\);

-- Location: LABCELL_X13_Y38_N18
\blocks~168\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~168_combout\ = ( \Decoder0~54_combout\ & ( ((\blocks~6_combout\ & \Decoder1~54_combout\)) # (ball_horizontal_speed(1)) ) ) # ( !\Decoder0~54_combout\ & ( (\blocks~6_combout\ & (\Decoder1~54_combout\ & !ball_horizontal_speed(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000000000001010000000000000101111111110000010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks~6_combout\,
	datac => \ALT_INV_Decoder1~54_combout\,
	datad => ALT_INV_ball_horizontal_speed(1),
	dataf => \ALT_INV_Decoder0~54_combout\,
	combout => \blocks~168_combout\);

-- Location: LABCELL_X13_Y38_N42
\blocks~169\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~169_combout\ = ( \blocks~168_combout\ & ( !\blocks~4_combout\ ) ) # ( !\blocks~168_combout\ & ( (!\blocks~4_combout\ & (((!\blocks~2_combout\ & \Decoder2~54_combout\)) # (blocks(25)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100011001100000010001100110011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks~2_combout\,
	datab => \ALT_INV_blocks~4_combout\,
	datac => \ALT_INV_Decoder2~54_combout\,
	datad => ALT_INV_blocks(25),
	dataf => \ALT_INV_blocks~168_combout\,
	combout => \blocks~169_combout\);

-- Location: LABCELL_X13_Y37_N3
\Decoder3~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~54_combout\ = ( \find_block_index~26_combout\ & ( !\find_block_index~25_combout\ & ( (!\find_block_index~28_combout\ & (!\find_block_index~29_combout\ & (\find_block_index~30_combout\ & \find_block_index~27_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~28_combout\,
	datab => \ALT_INV_find_block_index~29_combout\,
	datac => \ALT_INV_find_block_index~30_combout\,
	datad => \ALT_INV_find_block_index~27_combout\,
	datae => \ALT_INV_find_block_index~26_combout\,
	dataf => \ALT_INV_find_block_index~25_combout\,
	combout => \Decoder3~54_combout\);

-- Location: LABCELL_X13_Y37_N6
\blocks~170\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~170_combout\ = (!\LessThan11~0_combout\ & \Decoder3~54_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_LessThan11~0_combout\,
	datac => \ALT_INV_Decoder3~54_combout\,
	combout => \blocks~170_combout\);

-- Location: LABCELL_X13_Y38_N0
\blocks~171\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~171_combout\ = ( \blocks~6_combout\ & ( blocks(25) ) ) # ( !\blocks~6_combout\ & ( blocks(25) ) ) # ( \blocks~6_combout\ & ( !blocks(25) & ( ((!ball_horizontal_speed(1) & (\Decoder1~54_combout\)) # (ball_horizontal_speed(1) & 
-- ((\Decoder0~54_combout\)))) # (\blocks~170_combout\) ) ) ) # ( !\blocks~6_combout\ & ( !blocks(25) & ( ((\Decoder0~54_combout\ & ball_horizontal_speed(1))) # (\blocks~170_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100111111011101110011111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Decoder1~54_combout\,
	datab => \ALT_INV_blocks~170_combout\,
	datac => \ALT_INV_Decoder0~54_combout\,
	datad => ALT_INV_ball_horizontal_speed(1),
	datae => \ALT_INV_blocks~6_combout\,
	dataf => ALT_INV_blocks(25),
	combout => \blocks~171_combout\);

-- Location: FF_X13_Y38_N44
\blocks[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks~169_combout\,
	asdata => \blocks~171_combout\,
	clrn => \rst_n~input_o\,
	sclr => \result~12_combout\,
	sload => ALT_INV_ball_vertical_speed(1),
	ena => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => blocks(25));

-- Location: LABCELL_X27_Y38_N9
\Decoder0~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder0~55_combout\ = ( \Decoder0~5_combout\ & ( \Decoder0~52_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Decoder0~52_combout\,
	dataf => \ALT_INV_Decoder0~5_combout\,
	combout => \Decoder0~55_combout\);

-- Location: LABCELL_X22_Y38_N57
\Decoder1~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder1~55_combout\ = ( !\find_block_index~17_combout\ & ( \find_block_index~11_combout\ & ( (\find_block_index~12_combout\ & (\find_block_index~13_combout\ & (!\find_block_index~14_combout\ & \find_block_index~18_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~12_combout\,
	datab => \ALT_INV_find_block_index~13_combout\,
	datac => \ALT_INV_find_block_index~14_combout\,
	datad => \ALT_INV_find_block_index~18_combout\,
	datae => \ALT_INV_find_block_index~17_combout\,
	dataf => \ALT_INV_find_block_index~11_combout\,
	combout => \Decoder1~55_combout\);

-- Location: LABCELL_X13_Y38_N21
\blocks~172\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~172_combout\ = ( \Decoder1~55_combout\ & ( (!ball_horizontal_speed(1) & (\blocks~6_combout\)) # (ball_horizontal_speed(1) & ((\Decoder0~55_combout\))) ) ) # ( !\Decoder1~55_combout\ & ( (ball_horizontal_speed(1) & \Decoder0~55_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111101010000010111110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks~6_combout\,
	datac => ALT_INV_ball_horizontal_speed(1),
	datad => \ALT_INV_Decoder0~55_combout\,
	dataf => \ALT_INV_Decoder1~55_combout\,
	combout => \blocks~172_combout\);

-- Location: LABCELL_X19_Y42_N48
\Decoder2~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~55_combout\ = ( \find_block_index~19_combout\ & ( \find_block_index~20_combout\ & ( (\find_block_index~3_combout\ & (!\find_block_index~22_combout\ & (\find_block_index~21_combout\ & !\find_block_index~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~3_combout\,
	datab => \ALT_INV_find_block_index~22_combout\,
	datac => \ALT_INV_find_block_index~21_combout\,
	datad => \ALT_INV_find_block_index~2_combout\,
	datae => \ALT_INV_find_block_index~19_combout\,
	dataf => \ALT_INV_find_block_index~20_combout\,
	combout => \Decoder2~55_combout\);

-- Location: LABCELL_X13_Y38_N27
\blocks~173\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~173_combout\ = ( \Decoder2~55_combout\ & ( (!\blocks~4_combout\ & ((!\blocks~2_combout\) # ((blocks(24)) # (\blocks~172_combout\)))) ) ) # ( !\Decoder2~55_combout\ & ( (!\blocks~4_combout\ & ((blocks(24)) # (\blocks~172_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110011001100000011001100110010001100110011001000110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks~2_combout\,
	datab => \ALT_INV_blocks~4_combout\,
	datac => \ALT_INV_blocks~172_combout\,
	datad => ALT_INV_blocks(24),
	dataf => \ALT_INV_Decoder2~55_combout\,
	combout => \blocks~173_combout\);

-- Location: LABCELL_X22_Y39_N9
\Decoder3~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~55_combout\ = ( !\find_block_index~28_combout\ & ( \find_block_index~26_combout\ & ( (\find_block_index~27_combout\ & (\find_block_index~30_combout\ & (!\find_block_index~29_combout\ & \find_block_index~25_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~27_combout\,
	datab => \ALT_INV_find_block_index~30_combout\,
	datac => \ALT_INV_find_block_index~29_combout\,
	datad => \ALT_INV_find_block_index~25_combout\,
	datae => \ALT_INV_find_block_index~28_combout\,
	dataf => \ALT_INV_find_block_index~26_combout\,
	combout => \Decoder3~55_combout\);

-- Location: LABCELL_X22_Y39_N57
\blocks~174\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~174_combout\ = ( \Decoder3~55_combout\ & ( !\LessThan11~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_LessThan11~0_combout\,
	dataf => \ALT_INV_Decoder3~55_combout\,
	combout => \blocks~174_combout\);

-- Location: LABCELL_X13_Y38_N54
\blocks~175\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~175_combout\ = ( \Decoder0~55_combout\ & ( \blocks~174_combout\ ) ) # ( !\Decoder0~55_combout\ & ( \blocks~174_combout\ ) ) # ( \Decoder0~55_combout\ & ( !\blocks~174_combout\ & ( (((\blocks~6_combout\ & \Decoder1~55_combout\)) # 
-- (ball_horizontal_speed(1))) # (blocks(24)) ) ) ) # ( !\Decoder0~55_combout\ & ( !\blocks~174_combout\ & ( ((\blocks~6_combout\ & (\Decoder1~55_combout\ & !ball_horizontal_speed(1)))) # (blocks(24)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111100001111000111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks~6_combout\,
	datab => \ALT_INV_Decoder1~55_combout\,
	datac => ALT_INV_blocks(24),
	datad => ALT_INV_ball_horizontal_speed(1),
	datae => \ALT_INV_Decoder0~55_combout\,
	dataf => \ALT_INV_blocks~174_combout\,
	combout => \blocks~175_combout\);

-- Location: FF_X13_Y38_N29
\blocks[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks~173_combout\,
	asdata => \blocks~175_combout\,
	clrn => \rst_n~input_o\,
	sclr => \result~12_combout\,
	sload => ALT_INV_ball_vertical_speed(1),
	ena => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => blocks(24));

-- Location: LABCELL_X19_Y38_N42
\Decoder2~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~53_combout\ = ( \find_block_index~19_combout\ & ( !\find_block_index~20_combout\ & ( (!\find_block_index~2_combout\ & (\find_block_index~3_combout\ & (\find_block_index~21_combout\ & !\find_block_index~22_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~2_combout\,
	datab => \ALT_INV_find_block_index~3_combout\,
	datac => \ALT_INV_find_block_index~21_combout\,
	datad => \ALT_INV_find_block_index~22_combout\,
	datae => \ALT_INV_find_block_index~19_combout\,
	dataf => \ALT_INV_find_block_index~20_combout\,
	combout => \Decoder2~53_combout\);

-- Location: LABCELL_X19_Y38_N3
\Decoder0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder0~53_combout\ = ( \Decoder0~2_combout\ & ( \Decoder0~52_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Decoder0~52_combout\,
	dataf => \ALT_INV_Decoder0~2_combout\,
	combout => \Decoder0~53_combout\);

-- Location: LABCELL_X19_Y37_N21
\Decoder1~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder1~53_combout\ = ( !\find_block_index~12_combout\ & ( \find_block_index~11_combout\ & ( (\find_block_index~13_combout\ & (\find_block_index~18_combout\ & (!\find_block_index~14_combout\ & !\find_block_index~17_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~13_combout\,
	datab => \ALT_INV_find_block_index~18_combout\,
	datac => \ALT_INV_find_block_index~14_combout\,
	datad => \ALT_INV_find_block_index~17_combout\,
	datae => \ALT_INV_find_block_index~12_combout\,
	dataf => \ALT_INV_find_block_index~11_combout\,
	combout => \Decoder1~53_combout\);

-- Location: LABCELL_X13_Y38_N51
\blocks~164\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~164_combout\ = ( \Decoder1~53_combout\ & ( (!ball_horizontal_speed(1) & (\blocks~6_combout\)) # (ball_horizontal_speed(1) & ((\Decoder0~53_combout\))) ) ) # ( !\Decoder1~53_combout\ & ( (ball_horizontal_speed(1) & \Decoder0~53_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111101010000010111110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks~6_combout\,
	datac => ALT_INV_ball_horizontal_speed(1),
	datad => \ALT_INV_Decoder0~53_combout\,
	dataf => \ALT_INV_Decoder1~53_combout\,
	combout => \blocks~164_combout\);

-- Location: LABCELL_X13_Y38_N24
\blocks~165\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~165_combout\ = ( \blocks~164_combout\ & ( !\blocks~4_combout\ ) ) # ( !\blocks~164_combout\ & ( (!\blocks~4_combout\ & (((!\blocks~2_combout\ & \Decoder2~53_combout\)) # (blocks(26)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100011001100000010001100110011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks~2_combout\,
	datab => \ALT_INV_blocks~4_combout\,
	datac => \ALT_INV_Decoder2~53_combout\,
	datad => ALT_INV_blocks(26),
	dataf => \ALT_INV_blocks~164_combout\,
	combout => \blocks~165_combout\);

-- Location: LABCELL_X13_Y37_N0
\Decoder3~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~53_combout\ = ( \find_block_index~25_combout\ & ( !\find_block_index~26_combout\ & ( (!\find_block_index~28_combout\ & (!\find_block_index~29_combout\ & (\find_block_index~27_combout\ & \find_block_index~30_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~28_combout\,
	datab => \ALT_INV_find_block_index~29_combout\,
	datac => \ALT_INV_find_block_index~27_combout\,
	datad => \ALT_INV_find_block_index~30_combout\,
	datae => \ALT_INV_find_block_index~25_combout\,
	dataf => \ALT_INV_find_block_index~26_combout\,
	combout => \Decoder3~53_combout\);

-- Location: LABCELL_X13_Y37_N21
\blocks~166\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~166_combout\ = (!\LessThan11~0_combout\ & \Decoder3~53_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_LessThan11~0_combout\,
	datad => \ALT_INV_Decoder3~53_combout\,
	combout => \blocks~166_combout\);

-- Location: FF_X13_Y38_N26
\blocks[26]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks~165_combout\,
	asdata => \blocks~167_combout\,
	clrn => \rst_n~input_o\,
	sclr => \result~12_combout\,
	sload => ALT_INV_ball_vertical_speed(1),
	ena => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \blocks[26]~DUPLICATE_q\);

-- Location: LABCELL_X13_Y38_N36
\blocks~167\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~167_combout\ = ( \Decoder0~53_combout\ & ( \Decoder1~53_combout\ & ( (((ball_horizontal_speed(1)) # (\blocks[26]~DUPLICATE_q\)) # (\blocks~166_combout\)) # (\blocks~6_combout\) ) ) ) # ( !\Decoder0~53_combout\ & ( \Decoder1~53_combout\ & ( 
-- (((\blocks~6_combout\ & !ball_horizontal_speed(1))) # (\blocks[26]~DUPLICATE_q\)) # (\blocks~166_combout\) ) ) ) # ( \Decoder0~53_combout\ & ( !\Decoder1~53_combout\ & ( ((ball_horizontal_speed(1)) # (\blocks[26]~DUPLICATE_q\)) # (\blocks~166_combout\) ) 
-- ) ) # ( !\Decoder0~53_combout\ & ( !\Decoder1~53_combout\ & ( (\blocks[26]~DUPLICATE_q\) # (\blocks~166_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100111111001111111111111101111111001111110111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks~6_combout\,
	datab => \ALT_INV_blocks~166_combout\,
	datac => \ALT_INV_blocks[26]~DUPLICATE_q\,
	datad => ALT_INV_ball_horizontal_speed(1),
	datae => \ALT_INV_Decoder0~53_combout\,
	dataf => \ALT_INV_Decoder1~53_combout\,
	combout => \blocks~167_combout\);

-- Location: FF_X13_Y38_N25
\blocks[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks~165_combout\,
	asdata => \blocks~167_combout\,
	clrn => \rst_n~input_o\,
	sclr => \result~12_combout\,
	sload => ALT_INV_ball_vertical_speed(1),
	ena => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => blocks(26));

-- Location: MLABCELL_X15_Y39_N12
\rtl~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~18_combout\ = ( \Add26~0_combout\ & ( \Add26~1_combout\ & ( !blocks(24) ) ) ) # ( !\Add26~0_combout\ & ( \Add26~1_combout\ & ( !blocks(26) ) ) ) # ( \Add26~0_combout\ & ( !\Add26~1_combout\ & ( !blocks(25) ) ) ) # ( !\Add26~0_combout\ & ( 
-- !\Add26~1_combout\ & ( !blocks(27) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010110011001100110011111111000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(27),
	datab => ALT_INV_blocks(25),
	datac => ALT_INV_blocks(24),
	datad => ALT_INV_blocks(26),
	datae => \ALT_INV_Add26~0_combout\,
	dataf => \ALT_INV_Add26~1_combout\,
	combout => \rtl~18_combout\);

-- Location: LABCELL_X22_Y40_N6
\Decoder0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder0~57_combout\ = ( \Decoder0~11_combout\ & ( (\ball_col[3]~DUPLICATE_q\ & \Decoder0~52_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_ball_col[3]~DUPLICATE_q\,
	datad => \ALT_INV_Decoder0~52_combout\,
	dataf => \ALT_INV_Decoder0~11_combout\,
	combout => \Decoder0~57_combout\);

-- Location: LABCELL_X22_Y39_N12
\Decoder1~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder1~58_combout\ = ( !\find_block_index~11_combout\ & ( \find_block_index~12_combout\ & ( (\find_block_index~18_combout\ & (!\find_block_index~17_combout\ & (!\find_block_index~14_combout\ & !\find_block_index~13_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~18_combout\,
	datab => \ALT_INV_find_block_index~17_combout\,
	datac => \ALT_INV_find_block_index~14_combout\,
	datad => \ALT_INV_find_block_index~13_combout\,
	datae => \ALT_INV_find_block_index~11_combout\,
	dataf => \ALT_INV_find_block_index~12_combout\,
	combout => \Decoder1~58_combout\);

-- Location: LABCELL_X22_Y40_N9
\blocks~183\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~183_combout\ = ( \Decoder1~58_combout\ & ( (!ball_horizontal_speed(1) & ((\blocks~6_combout\))) # (ball_horizontal_speed(1) & (\Decoder0~57_combout\)) ) ) # ( !\Decoder1~58_combout\ & ( (ball_horizontal_speed(1) & \Decoder0~57_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_ball_horizontal_speed(1),
	datac => \ALT_INV_Decoder0~57_combout\,
	datad => \ALT_INV_blocks~6_combout\,
	dataf => \ALT_INV_Decoder1~58_combout\,
	combout => \blocks~183_combout\);

-- Location: MLABCELL_X21_Y41_N24
\Decoder2~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~58_combout\ = ( \find_block_index~20_combout\ & ( !\find_block_index~2_combout\ & ( (!\find_block_index~19_combout\ & (!\find_block_index~22_combout\ & (!\find_block_index~21_combout\ & \find_block_index~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~19_combout\,
	datab => \ALT_INV_find_block_index~22_combout\,
	datac => \ALT_INV_find_block_index~21_combout\,
	datad => \ALT_INV_find_block_index~3_combout\,
	datae => \ALT_INV_find_block_index~20_combout\,
	dataf => \ALT_INV_find_block_index~2_combout\,
	combout => \Decoder2~58_combout\);

-- Location: LABCELL_X16_Y40_N9
\blocks~184\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~184_combout\ = ( \Decoder2~58_combout\ & ( (!\blocks~4_combout\ & ((!\blocks~2_combout\) # ((blocks(29)) # (\blocks~183_combout\)))) ) ) # ( !\Decoder2~58_combout\ & ( (!\blocks~4_combout\ & ((blocks(29)) # (\blocks~183_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101010101010000010101010101010001010101010101000101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks~4_combout\,
	datab => \ALT_INV_blocks~2_combout\,
	datac => \ALT_INV_blocks~183_combout\,
	datad => ALT_INV_blocks(29),
	dataf => \ALT_INV_Decoder2~58_combout\,
	combout => \blocks~184_combout\);

-- Location: LABCELL_X22_Y39_N51
\Decoder3~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~58_combout\ = ( !\find_block_index~29_combout\ & ( \find_block_index~26_combout\ & ( (!\find_block_index~25_combout\ & (!\find_block_index~28_combout\ & (!\find_block_index~27_combout\ & \find_block_index~30_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000100000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~25_combout\,
	datab => \ALT_INV_find_block_index~28_combout\,
	datac => \ALT_INV_find_block_index~27_combout\,
	datad => \ALT_INV_find_block_index~30_combout\,
	datae => \ALT_INV_find_block_index~29_combout\,
	dataf => \ALT_INV_find_block_index~26_combout\,
	combout => \Decoder3~58_combout\);

-- Location: LABCELL_X22_Y39_N24
\blocks~189\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~189_combout\ = ( !ball_horizontal_speed(1) & ( (!blocks(29) & ((!\LessThan11~0_combout\ & (!\Decoder3~58_combout\ & ((!\blocks~6_combout\) # (!\Decoder1~58_combout\)))) # (\LessThan11~0_combout\ & ((!\blocks~6_combout\) # 
-- ((!\Decoder1~58_combout\)))))) ) ) # ( ball_horizontal_speed(1) & ( (!blocks(29) & (!\Decoder0~57_combout\ & (((!\Decoder3~58_combout\)) # (\LessThan11~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "1010101010100000101000001010000000100010001000000010000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(29),
	datab => \ALT_INV_LessThan11~0_combout\,
	datac => \ALT_INV_Decoder0~57_combout\,
	datad => \ALT_INV_Decoder1~58_combout\,
	datae => ALT_INV_ball_horizontal_speed(1),
	dataf => \ALT_INV_Decoder3~58_combout\,
	datag => \ALT_INV_blocks~6_combout\,
	combout => \blocks~189_combout\);

-- Location: LABCELL_X22_Y39_N18
\blocks~189_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~189_wirecell_combout\ = ( !\blocks~189_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_blocks~189_combout\,
	combout => \blocks~189_wirecell_combout\);

-- Location: FF_X16_Y40_N10
\blocks[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks~184_combout\,
	asdata => \blocks~189_wirecell_combout\,
	clrn => \rst_n~input_o\,
	sclr => \result~12_combout\,
	sload => ALT_INV_ball_vertical_speed(1),
	ena => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => blocks(29));

-- Location: LABCELL_X19_Y42_N30
\Decoder2~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~57_combout\ = ( \find_block_index~19_combout\ & ( !\find_block_index~20_combout\ & ( (\find_block_index~3_combout\ & (!\find_block_index~22_combout\ & (!\find_block_index~21_combout\ & !\find_block_index~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~3_combout\,
	datab => \ALT_INV_find_block_index~22_combout\,
	datac => \ALT_INV_find_block_index~21_combout\,
	datad => \ALT_INV_find_block_index~2_combout\,
	datae => \ALT_INV_find_block_index~19_combout\,
	dataf => \ALT_INV_find_block_index~20_combout\,
	combout => \Decoder2~57_combout\);

-- Location: LABCELL_X27_Y38_N30
\blocks~178\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~178_combout\ = ( \Decoder0~9_combout\ & ( (ball_horizontal_speed(1) & ((!\Decoder0~52_combout\) # (ball_col(4)))) ) ) # ( !\Decoder0~9_combout\ & ( ball_horizontal_speed(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000101110110000000010111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Decoder0~52_combout\,
	datab => ALT_INV_ball_col(4),
	datad => ALT_INV_ball_horizontal_speed(1),
	dataf => \ALT_INV_Decoder0~9_combout\,
	combout => \blocks~178_combout\);

-- Location: LABCELL_X22_Y39_N15
\Decoder1~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder1~57_combout\ = ( !\find_block_index~12_combout\ & ( \find_block_index~11_combout\ & ( (\find_block_index~18_combout\ & (!\find_block_index~17_combout\ & (!\find_block_index~13_combout\ & !\find_block_index~14_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~18_combout\,
	datab => \ALT_INV_find_block_index~17_combout\,
	datac => \ALT_INV_find_block_index~13_combout\,
	datad => \ALT_INV_find_block_index~14_combout\,
	datae => \ALT_INV_find_block_index~12_combout\,
	dataf => \ALT_INV_find_block_index~11_combout\,
	combout => \Decoder1~57_combout\);

-- Location: LABCELL_X13_Y37_N15
\Decoder3~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~57_combout\ = ( !\find_block_index~27_combout\ & ( \find_block_index~25_combout\ & ( (!\find_block_index~28_combout\ & (\find_block_index~30_combout\ & (!\find_block_index~29_combout\ & !\find_block_index~26_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~28_combout\,
	datab => \ALT_INV_find_block_index~30_combout\,
	datac => \ALT_INV_find_block_index~29_combout\,
	datad => \ALT_INV_find_block_index~26_combout\,
	datae => \ALT_INV_find_block_index~27_combout\,
	dataf => \ALT_INV_find_block_index~25_combout\,
	combout => \Decoder3~57_combout\);

-- Location: LABCELL_X13_Y37_N9
\blocks~181\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~181_combout\ = ( \Decoder3~57_combout\ & ( !\LessThan11~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_LessThan11~0_combout\,
	dataf => \ALT_INV_Decoder3~57_combout\,
	combout => \blocks~181_combout\);

-- Location: LABCELL_X16_Y40_N0
\blocks~182\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~182_combout\ = ( ball_horizontal_speed(1) & ( \blocks~181_combout\ ) ) # ( !ball_horizontal_speed(1) & ( \blocks~181_combout\ ) ) # ( ball_horizontal_speed(1) & ( !\blocks~181_combout\ & ( (!\blocks~178_combout\) # (\blocks[30]~DUPLICATE_q\) ) ) ) 
-- # ( !ball_horizontal_speed(1) & ( !\blocks~181_combout\ & ( ((!\blocks~178_combout\ & (\Decoder1~57_combout\ & \blocks~6_combout\))) # (\blocks[30]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100111011101110111011101111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks~178_combout\,
	datab => \ALT_INV_blocks[30]~DUPLICATE_q\,
	datac => \ALT_INV_Decoder1~57_combout\,
	datad => \ALT_INV_blocks~6_combout\,
	datae => ALT_INV_ball_horizontal_speed(1),
	dataf => \ALT_INV_blocks~181_combout\,
	combout => \blocks~182_combout\);

-- Location: FF_X16_Y40_N7
\blocks[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks~180_combout\,
	asdata => \blocks~182_combout\,
	clrn => \rst_n~input_o\,
	sclr => \result~12_combout\,
	sload => ALT_INV_ball_vertical_speed(1),
	ena => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => blocks(30));

-- Location: LABCELL_X16_Y40_N30
\blocks~179\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~179_combout\ = ( !\blocks~178_combout\ & ( ((\blocks~6_combout\ & \Decoder1~57_combout\)) # (ball_horizontal_speed(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111111111000000111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_blocks~6_combout\,
	datac => \ALT_INV_Decoder1~57_combout\,
	datad => ALT_INV_ball_horizontal_speed(1),
	dataf => \ALT_INV_blocks~178_combout\,
	combout => \blocks~179_combout\);

-- Location: LABCELL_X16_Y40_N6
\blocks~180\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~180_combout\ = ( \blocks~179_combout\ & ( !\blocks~4_combout\ ) ) # ( !\blocks~179_combout\ & ( (!\blocks~4_combout\ & (((!\blocks~2_combout\ & \Decoder2~57_combout\)) # (blocks(30)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100010101010000010001010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks~4_combout\,
	datab => \ALT_INV_blocks~2_combout\,
	datac => \ALT_INV_Decoder2~57_combout\,
	datad => ALT_INV_blocks(30),
	dataf => \ALT_INV_blocks~179_combout\,
	combout => \blocks~180_combout\);

-- Location: FF_X16_Y40_N8
\blocks[30]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks~180_combout\,
	asdata => \blocks~182_combout\,
	clrn => \rst_n~input_o\,
	sclr => \result~12_combout\,
	sload => ALT_INV_ball_vertical_speed(1),
	ena => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \blocks[30]~DUPLICATE_q\);

-- Location: MLABCELL_X21_Y40_N12
\Decoder1~59\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder1~59_combout\ = ( \find_block_index~12_combout\ & ( !\find_block_index~17_combout\ & ( (!\find_block_index~13_combout\ & (\find_block_index~11_combout\ & (\find_block_index~18_combout\ & !\find_block_index~14_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~13_combout\,
	datab => \ALT_INV_find_block_index~11_combout\,
	datac => \ALT_INV_find_block_index~18_combout\,
	datad => \ALT_INV_find_block_index~14_combout\,
	datae => \ALT_INV_find_block_index~12_combout\,
	dataf => \ALT_INV_find_block_index~17_combout\,
	combout => \Decoder1~59_combout\);

-- Location: LABCELL_X27_Y38_N33
\Decoder0~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder0~58_combout\ = ( \Decoder0~16_combout\ & ( \Decoder0~52_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Decoder0~52_combout\,
	dataf => \ALT_INV_Decoder0~16_combout\,
	combout => \Decoder0~58_combout\);

-- Location: LABCELL_X16_Y40_N51
\blocks~185\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~185_combout\ = ( \Decoder0~58_combout\ & ( ((\blocks~6_combout\ & \Decoder1~59_combout\)) # (ball_horizontal_speed(1)) ) ) # ( !\Decoder0~58_combout\ & ( (\blocks~6_combout\ & (!ball_horizontal_speed(1) & \Decoder1~59_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000000000011000000001111001111110000111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_blocks~6_combout\,
	datac => ALT_INV_ball_horizontal_speed(1),
	datad => \ALT_INV_Decoder1~59_combout\,
	dataf => \ALT_INV_Decoder0~58_combout\,
	combout => \blocks~185_combout\);

-- Location: MLABCELL_X21_Y41_N33
\Decoder2~59\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~59_combout\ = ( !\find_block_index~22_combout\ & ( \find_block_index~19_combout\ & ( (!\find_block_index~21_combout\ & (\find_block_index~20_combout\ & (\find_block_index~3_combout\ & !\find_block_index~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~21_combout\,
	datab => \ALT_INV_find_block_index~20_combout\,
	datac => \ALT_INV_find_block_index~3_combout\,
	datad => \ALT_INV_find_block_index~2_combout\,
	datae => \ALT_INV_find_block_index~22_combout\,
	dataf => \ALT_INV_find_block_index~19_combout\,
	combout => \Decoder2~59_combout\);

-- Location: LABCELL_X16_Y40_N15
\blocks~186\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~186_combout\ = ( \Decoder2~59_combout\ & ( (!\blocks~4_combout\ & ((!\blocks~2_combout\) # ((blocks(28)) # (\blocks~185_combout\)))) ) ) # ( !\Decoder2~59_combout\ & ( (!\blocks~4_combout\ & ((blocks(28)) # (\blocks~185_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101010101010000010101010101010001010101010101000101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks~4_combout\,
	datab => \ALT_INV_blocks~2_combout\,
	datac => \ALT_INV_blocks~185_combout\,
	datad => ALT_INV_blocks(28),
	dataf => \ALT_INV_Decoder2~59_combout\,
	combout => \blocks~186_combout\);

-- Location: LABCELL_X13_Y37_N42
\Decoder3~59\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~59_combout\ = ( !\find_block_index~27_combout\ & ( \find_block_index~30_combout\ & ( (!\find_block_index~29_combout\ & (\find_block_index~26_combout\ & (!\find_block_index~28_combout\ & \find_block_index~25_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~29_combout\,
	datab => \ALT_INV_find_block_index~26_combout\,
	datac => \ALT_INV_find_block_index~28_combout\,
	datad => \ALT_INV_find_block_index~25_combout\,
	datae => \ALT_INV_find_block_index~27_combout\,
	dataf => \ALT_INV_find_block_index~30_combout\,
	combout => \Decoder3~59_combout\);

-- Location: LABCELL_X13_Y37_N30
\blocks~187\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~187_combout\ = ( \Decoder3~59_combout\ & ( !\LessThan11~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_LessThan11~0_combout\,
	dataf => \ALT_INV_Decoder3~59_combout\,
	combout => \blocks~187_combout\);

-- Location: LABCELL_X16_Y40_N54
\blocks~188\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~188_combout\ = ( \blocks~6_combout\ & ( \blocks~187_combout\ ) ) # ( !\blocks~6_combout\ & ( \blocks~187_combout\ ) ) # ( \blocks~6_combout\ & ( !\blocks~187_combout\ & ( ((!ball_horizontal_speed(1) & (\Decoder1~59_combout\)) # 
-- (ball_horizontal_speed(1) & ((\Decoder0~58_combout\)))) # (blocks(28)) ) ) ) # ( !\blocks~6_combout\ & ( !\blocks~187_combout\ & ( ((ball_horizontal_speed(1) & \Decoder0~58_combout\)) # (blocks(28)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100111111011100110111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Decoder1~59_combout\,
	datab => ALT_INV_blocks(28),
	datac => ALT_INV_ball_horizontal_speed(1),
	datad => \ALT_INV_Decoder0~58_combout\,
	datae => \ALT_INV_blocks~6_combout\,
	dataf => \ALT_INV_blocks~187_combout\,
	combout => \blocks~188_combout\);

-- Location: FF_X16_Y40_N17
\blocks[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks~186_combout\,
	asdata => \blocks~188_combout\,
	clrn => \rst_n~input_o\,
	sclr => \result~12_combout\,
	sload => ALT_INV_ball_vertical_speed(1),
	ena => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => blocks(28));

-- Location: LABCELL_X16_Y40_N42
\rtl~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~17_combout\ = ( \Add26~0_combout\ & ( \Add26~1_combout\ & ( !blocks(28) ) ) ) # ( !\Add26~0_combout\ & ( \Add26~1_combout\ & ( !\blocks[30]~DUPLICATE_q\ ) ) ) # ( \Add26~0_combout\ & ( !\Add26~1_combout\ & ( !blocks(29) ) ) ) # ( !\Add26~0_combout\ & 
-- ( !\Add26~1_combout\ & ( !blocks(31) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000101010101010101011001100110011001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(29),
	datab => \ALT_INV_blocks[30]~DUPLICATE_q\,
	datac => ALT_INV_blocks(31),
	datad => ALT_INV_blocks(28),
	datae => \ALT_INV_Add26~0_combout\,
	dataf => \ALT_INV_Add26~1_combout\,
	combout => \rtl~17_combout\);

-- Location: MLABCELL_X15_Y38_N36
\Decoder2~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~39_combout\ = ( \find_block_index~20_combout\ & ( !\find_block_index~21_combout\ & ( (\find_block_index~3_combout\ & (\find_block_index~19_combout\ & (\find_block_index~2_combout\ & !\find_block_index~22_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~3_combout\,
	datab => \ALT_INV_find_block_index~19_combout\,
	datac => \ALT_INV_find_block_index~2_combout\,
	datad => \ALT_INV_find_block_index~22_combout\,
	datae => \ALT_INV_find_block_index~20_combout\,
	dataf => \ALT_INV_find_block_index~21_combout\,
	combout => \Decoder2~39_combout\);

-- Location: LABCELL_X19_Y36_N33
\Decoder0~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder0~42_combout\ = ( \Decoder0~16_combout\ & ( (!\Add3~2_combout\ & (!\Add3~0_combout\ & \Add3~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000101000000000000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add3~2_combout\,
	datac => \ALT_INV_Add3~0_combout\,
	datad => \ALT_INV_Add3~1_combout\,
	dataf => \ALT_INV_Decoder0~16_combout\,
	combout => \Decoder0~42_combout\);

-- Location: MLABCELL_X21_Y40_N33
\Decoder1~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder1~39_combout\ = ( !\find_block_index~17_combout\ & ( \find_block_index~14_combout\ & ( (!\find_block_index~13_combout\ & (\find_block_index~11_combout\ & (\find_block_index~12_combout\ & \find_block_index~18_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~13_combout\,
	datab => \ALT_INV_find_block_index~11_combout\,
	datac => \ALT_INV_find_block_index~12_combout\,
	datad => \ALT_INV_find_block_index~18_combout\,
	datae => \ALT_INV_find_block_index~17_combout\,
	dataf => \ALT_INV_find_block_index~14_combout\,
	combout => \Decoder1~39_combout\);

-- Location: MLABCELL_X15_Y38_N57
\blocks~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~121_combout\ = ( \Decoder1~39_combout\ & ( (!ball_horizontal_speed(1) & ((\blocks~6_combout\))) # (ball_horizontal_speed(1) & (\Decoder0~42_combout\)) ) ) # ( !\Decoder1~39_combout\ & ( (\Decoder0~42_combout\ & ball_horizontal_speed(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101111101010000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Decoder0~42_combout\,
	datac => ALT_INV_ball_horizontal_speed(1),
	datad => \ALT_INV_blocks~6_combout\,
	dataf => \ALT_INV_Decoder1~39_combout\,
	combout => \blocks~121_combout\);

-- Location: MLABCELL_X15_Y38_N42
\blocks~122\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~122_combout\ = ( \blocks~121_combout\ & ( !\blocks~4_combout\ ) ) # ( !\blocks~121_combout\ & ( (!\blocks~4_combout\ & (((!\blocks~2_combout\ & \Decoder2~39_combout\)) # (blocks(20)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100010101010000010001010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks~4_combout\,
	datab => \ALT_INV_blocks~2_combout\,
	datac => \ALT_INV_Decoder2~39_combout\,
	datad => ALT_INV_blocks(20),
	dataf => \ALT_INV_blocks~121_combout\,
	combout => \blocks~122_combout\);

-- Location: MLABCELL_X15_Y38_N30
\Decoder3~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~39_combout\ = ( \find_block_index~25_combout\ & ( !\find_block_index~27_combout\ & ( (\find_block_index~30_combout\ & (\find_block_index~26_combout\ & (!\find_block_index~29_combout\ & \find_block_index~28_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000001000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~30_combout\,
	datab => \ALT_INV_find_block_index~26_combout\,
	datac => \ALT_INV_find_block_index~29_combout\,
	datad => \ALT_INV_find_block_index~28_combout\,
	datae => \ALT_INV_find_block_index~25_combout\,
	dataf => \ALT_INV_find_block_index~27_combout\,
	combout => \Decoder3~39_combout\);

-- Location: MLABCELL_X15_Y38_N24
\blocks~229\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~229_combout\ = ( !ball_horizontal_speed(1) & ( (!blocks(20) & ((!\LessThan11~0_combout\ & (!\Decoder3~39_combout\ & ((!\blocks~6_combout\) # (!\Decoder1~39_combout\)))) # (\LessThan11~0_combout\ & ((!\blocks~6_combout\) # 
-- ((!\Decoder1~39_combout\)))))) ) ) # ( ball_horizontal_speed(1) & ( (!blocks(20) & (!\Decoder0~42_combout\ & (((!\Decoder3~39_combout\)) # (\LessThan11~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "1100110001000100110000000100000011000000010000001100000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LessThan11~0_combout\,
	datab => ALT_INV_blocks(20),
	datac => \ALT_INV_Decoder0~42_combout\,
	datad => \ALT_INV_Decoder3~39_combout\,
	datae => ALT_INV_ball_horizontal_speed(1),
	dataf => \ALT_INV_Decoder1~39_combout\,
	datag => \ALT_INV_blocks~6_combout\,
	combout => \blocks~229_combout\);

-- Location: MLABCELL_X15_Y38_N54
\blocks~229_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~229_wirecell_combout\ = ( !\blocks~229_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_blocks~229_combout\,
	combout => \blocks~229_wirecell_combout\);

-- Location: FF_X15_Y38_N44
\blocks[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks~122_combout\,
	asdata => \blocks~229_wirecell_combout\,
	clrn => \rst_n~input_o\,
	sclr => \result~12_combout\,
	sload => ALT_INV_ball_vertical_speed(1),
	ena => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => blocks(20));

-- Location: MLABCELL_X21_Y41_N18
\Decoder2~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~37_combout\ = ( !\find_block_index~21_combout\ & ( \find_block_index~3_combout\ & ( (!\find_block_index~22_combout\ & (!\find_block_index~20_combout\ & (\find_block_index~19_combout\ & \find_block_index~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~22_combout\,
	datab => \ALT_INV_find_block_index~20_combout\,
	datac => \ALT_INV_find_block_index~19_combout\,
	datad => \ALT_INV_find_block_index~2_combout\,
	datae => \ALT_INV_find_block_index~21_combout\,
	dataf => \ALT_INV_find_block_index~3_combout\,
	combout => \Decoder2~37_combout\);

-- Location: LABCELL_X24_Y40_N12
\Decoder1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder1~37_combout\ = ( !\find_block_index~13_combout\ & ( \find_block_index~18_combout\ & ( (\find_block_index~11_combout\ & (!\find_block_index~12_combout\ & (\find_block_index~14_combout\ & !\find_block_index~17_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~11_combout\,
	datab => \ALT_INV_find_block_index~12_combout\,
	datac => \ALT_INV_find_block_index~14_combout\,
	datad => \ALT_INV_find_block_index~17_combout\,
	datae => \ALT_INV_find_block_index~13_combout\,
	dataf => \ALT_INV_find_block_index~18_combout\,
	combout => \Decoder1~37_combout\);

-- Location: LABCELL_X24_Y40_N30
\Decoder0~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder0~40_combout\ = ( \Add3~1_combout\ & ( \Decoder0~9_combout\ & ( (!ball_col(4) & (!\Add3~2_combout\ & !\Add3~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_ball_col(4),
	datab => \ALT_INV_Add3~2_combout\,
	datac => \ALT_INV_Add3~0_combout\,
	datae => \ALT_INV_Add3~1_combout\,
	dataf => \ALT_INV_Decoder0~9_combout\,
	combout => \Decoder0~40_combout\);

-- Location: LABCELL_X24_Y40_N9
\blocks~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~117_combout\ = ( \Decoder0~40_combout\ & ( ((\blocks~6_combout\ & \Decoder1~37_combout\)) # (ball_horizontal_speed(1)) ) ) # ( !\Decoder0~40_combout\ & ( (\blocks~6_combout\ & (\Decoder1~37_combout\ & !ball_horizontal_speed(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000000000001010000000000000101111111110000010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks~6_combout\,
	datac => \ALT_INV_Decoder1~37_combout\,
	datad => ALT_INV_ball_horizontal_speed(1),
	dataf => \ALT_INV_Decoder0~40_combout\,
	combout => \blocks~117_combout\);

-- Location: MLABCELL_X15_Y40_N0
\blocks~118\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~118_combout\ = ( \blocks~117_combout\ & ( !\blocks~4_combout\ ) ) # ( !\blocks~117_combout\ & ( (!\blocks~4_combout\ & (((!\blocks~2_combout\ & \Decoder2~37_combout\)) # (blocks(22)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100010101010000010001010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks~4_combout\,
	datab => \ALT_INV_blocks~2_combout\,
	datac => \ALT_INV_Decoder2~37_combout\,
	datad => ALT_INV_blocks(22),
	dataf => \ALT_INV_blocks~117_combout\,
	combout => \blocks~118_combout\);

-- Location: LABCELL_X22_Y39_N36
\Decoder3~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~37_combout\ = ( !\find_block_index~26_combout\ & ( \find_block_index~30_combout\ & ( (\find_block_index~25_combout\ & (!\find_block_index~29_combout\ & (!\find_block_index~27_combout\ & \find_block_index~28_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~25_combout\,
	datab => \ALT_INV_find_block_index~29_combout\,
	datac => \ALT_INV_find_block_index~27_combout\,
	datad => \ALT_INV_find_block_index~28_combout\,
	datae => \ALT_INV_find_block_index~26_combout\,
	dataf => \ALT_INV_find_block_index~30_combout\,
	combout => \Decoder3~37_combout\);

-- Location: LABCELL_X22_Y40_N48
\blocks~237\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~237_combout\ = ( !ball_horizontal_speed(1) & ( (!blocks(22) & ((!\LessThan11~0_combout\ & (!\Decoder3~37_combout\ & ((!\blocks~6_combout\) # (!\Decoder1~37_combout\)))) # (\LessThan11~0_combout\ & ((!\blocks~6_combout\) # 
-- ((!\Decoder1~37_combout\)))))) ) ) # ( ball_horizontal_speed(1) & ( (!blocks(22) & (!\Decoder0~40_combout\ & (((!\Decoder3~37_combout\)) # (\LessThan11~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "1100110001000100110000000100000011000000010000001100000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LessThan11~0_combout\,
	datab => ALT_INV_blocks(22),
	datac => \ALT_INV_Decoder0~40_combout\,
	datad => \ALT_INV_Decoder3~37_combout\,
	datae => ALT_INV_ball_horizontal_speed(1),
	dataf => \ALT_INV_Decoder1~37_combout\,
	datag => \ALT_INV_blocks~6_combout\,
	combout => \blocks~237_combout\);

-- Location: MLABCELL_X21_Y38_N0
\blocks~237_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~237_wirecell_combout\ = ( !\blocks~237_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_blocks~237_combout\,
	combout => \blocks~237_wirecell_combout\);

-- Location: FF_X15_Y40_N1
\blocks[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks~118_combout\,
	asdata => \blocks~237_wirecell_combout\,
	clrn => \rst_n~input_o\,
	sclr => \result~12_combout\,
	sload => ALT_INV_ball_vertical_speed(1),
	ena => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => blocks(22));

-- Location: LABCELL_X23_Y38_N27
\Decoder1~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder1~38_combout\ = ( \find_block_index~18_combout\ & ( !\find_block_index~11_combout\ & ( (!\find_block_index~17_combout\ & (!\find_block_index~13_combout\ & (\find_block_index~12_combout\ & \find_block_index~14_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~17_combout\,
	datab => \ALT_INV_find_block_index~13_combout\,
	datac => \ALT_INV_find_block_index~12_combout\,
	datad => \ALT_INV_find_block_index~14_combout\,
	datae => \ALT_INV_find_block_index~18_combout\,
	dataf => \ALT_INV_find_block_index~11_combout\,
	combout => \Decoder1~38_combout\);

-- Location: LABCELL_X27_Y38_N51
\Decoder0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder0~41_combout\ = ( \Decoder0~11_combout\ & ( (!\Add3~2_combout\ & (!\Add3~0_combout\ & (\Add3~1_combout\ & ball_col(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add3~2_combout\,
	datab => \ALT_INV_Add3~0_combout\,
	datac => \ALT_INV_Add3~1_combout\,
	datad => ALT_INV_ball_col(3),
	dataf => \ALT_INV_Decoder0~11_combout\,
	combout => \Decoder0~41_combout\);

-- Location: MLABCELL_X15_Y38_N3
\blocks~119\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~119_combout\ = ( \Decoder0~41_combout\ & ( ((\Decoder1~38_combout\ & \blocks~6_combout\)) # (ball_horizontal_speed(1)) ) ) # ( !\Decoder0~41_combout\ & ( (!ball_horizontal_speed(1) & (\Decoder1~38_combout\ & \blocks~6_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100000000000000110000110011001111110011001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_ball_horizontal_speed(1),
	datac => \ALT_INV_Decoder1~38_combout\,
	datad => \ALT_INV_blocks~6_combout\,
	dataf => \ALT_INV_Decoder0~41_combout\,
	combout => \blocks~119_combout\);

-- Location: MLABCELL_X21_Y41_N51
\Decoder2~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~38_combout\ = ( \find_block_index~3_combout\ & ( !\find_block_index~19_combout\ & ( (!\find_block_index~22_combout\ & (\find_block_index~2_combout\ & (\find_block_index~20_combout\ & !\find_block_index~21_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~22_combout\,
	datab => \ALT_INV_find_block_index~2_combout\,
	datac => \ALT_INV_find_block_index~20_combout\,
	datad => \ALT_INV_find_block_index~21_combout\,
	datae => \ALT_INV_find_block_index~3_combout\,
	dataf => \ALT_INV_find_block_index~19_combout\,
	combout => \Decoder2~38_combout\);

-- Location: MLABCELL_X15_Y38_N12
\blocks~120\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~120_combout\ = ( \Decoder2~38_combout\ & ( (!\blocks~4_combout\ & ((!\blocks~2_combout\) # ((blocks(21)) # (\blocks~119_combout\)))) ) ) # ( !\Decoder2~38_combout\ & ( (!\blocks~4_combout\ & ((blocks(21)) # (\blocks~119_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101010101010000010101010101010001010101010101000101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks~4_combout\,
	datab => \ALT_INV_blocks~2_combout\,
	datac => \ALT_INV_blocks~119_combout\,
	datad => ALT_INV_blocks(21),
	dataf => \ALT_INV_Decoder2~38_combout\,
	combout => \blocks~120_combout\);

-- Location: MLABCELL_X15_Y38_N6
\Decoder3~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~38_combout\ = ( \find_block_index~26_combout\ & ( !\find_block_index~29_combout\ & ( (\find_block_index~30_combout\ & (!\find_block_index~27_combout\ & (!\find_block_index~25_combout\ & \find_block_index~28_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~30_combout\,
	datab => \ALT_INV_find_block_index~27_combout\,
	datac => \ALT_INV_find_block_index~25_combout\,
	datad => \ALT_INV_find_block_index~28_combout\,
	datae => \ALT_INV_find_block_index~26_combout\,
	dataf => \ALT_INV_find_block_index~29_combout\,
	combout => \Decoder3~38_combout\);

-- Location: MLABCELL_X15_Y38_N18
\blocks~233\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~233_combout\ = ( !ball_horizontal_speed(1) & ( (!blocks(21) & ((!\LessThan11~0_combout\ & (!\Decoder3~38_combout\ & ((!\blocks~6_combout\) # (!\Decoder1~38_combout\)))) # (\LessThan11~0_combout\ & ((!\blocks~6_combout\) # 
-- ((!\Decoder1~38_combout\)))))) ) ) # ( ball_horizontal_speed(1) & ( (!blocks(21) & (!\Decoder0~41_combout\ & (((!\Decoder3~38_combout\)) # (\LessThan11~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "1100110011000000110000001100000001000100010000000100000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LessThan11~0_combout\,
	datab => ALT_INV_blocks(21),
	datac => \ALT_INV_Decoder0~41_combout\,
	datad => \ALT_INV_Decoder1~38_combout\,
	datae => ALT_INV_ball_horizontal_speed(1),
	dataf => \ALT_INV_Decoder3~38_combout\,
	datag => \ALT_INV_blocks~6_combout\,
	combout => \blocks~233_combout\);

-- Location: MLABCELL_X15_Y38_N0
\blocks~233_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~233_wirecell_combout\ = ( !\blocks~233_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_blocks~233_combout\,
	combout => \blocks~233_wirecell_combout\);

-- Location: FF_X15_Y38_N14
\blocks[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks~120_combout\,
	asdata => \blocks~233_wirecell_combout\,
	clrn => \rst_n~input_o\,
	sclr => \result~12_combout\,
	sload => ALT_INV_ball_vertical_speed(1),
	ena => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => blocks(21));

-- Location: MLABCELL_X21_Y41_N27
\Decoder2~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~36_combout\ = ( \find_block_index~2_combout\ & ( !\find_block_index~20_combout\ & ( (!\find_block_index~19_combout\ & (!\find_block_index~22_combout\ & (\find_block_index~3_combout\ & !\find_block_index~21_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~19_combout\,
	datab => \ALT_INV_find_block_index~22_combout\,
	datac => \ALT_INV_find_block_index~3_combout\,
	datad => \ALT_INV_find_block_index~21_combout\,
	datae => \ALT_INV_find_block_index~2_combout\,
	dataf => \ALT_INV_find_block_index~20_combout\,
	combout => \Decoder2~36_combout\);

-- Location: LABCELL_X24_Y39_N48
\Decoder0~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder0~39_combout\ = ( \Add3~1_combout\ & ( \Decoder0~7_combout\ & ( (!\Add3~0_combout\ & (!\Add3~2_combout\ & (!ball_col(4) & \ball_col[3]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add3~0_combout\,
	datab => \ALT_INV_Add3~2_combout\,
	datac => ALT_INV_ball_col(4),
	datad => \ALT_INV_ball_col[3]~DUPLICATE_q\,
	datae => \ALT_INV_Add3~1_combout\,
	dataf => \ALT_INV_Decoder0~7_combout\,
	combout => \Decoder0~39_combout\);

-- Location: LABCELL_X24_Y39_N6
\Decoder1~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder1~36_combout\ = ( !\find_block_index~11_combout\ & ( \find_block_index~18_combout\ & ( (!\find_block_index~12_combout\ & (\find_block_index~14_combout\ & (!\find_block_index~13_combout\ & !\find_block_index~17_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~12_combout\,
	datab => \ALT_INV_find_block_index~14_combout\,
	datac => \ALT_INV_find_block_index~13_combout\,
	datad => \ALT_INV_find_block_index~17_combout\,
	datae => \ALT_INV_find_block_index~11_combout\,
	dataf => \ALT_INV_find_block_index~18_combout\,
	combout => \Decoder1~36_combout\);

-- Location: LABCELL_X24_Y39_N3
\blocks~115\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~115_combout\ = ( ball_horizontal_speed(1) & ( \Decoder0~39_combout\ ) ) # ( !ball_horizontal_speed(1) & ( (\Decoder1~36_combout\ & \blocks~6_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Decoder0~39_combout\,
	datac => \ALT_INV_Decoder1~36_combout\,
	datad => \ALT_INV_blocks~6_combout\,
	dataf => ALT_INV_ball_horizontal_speed(1),
	combout => \blocks~115_combout\);

-- Location: MLABCELL_X15_Y38_N45
\blocks~116\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~116_combout\ = ( \blocks~115_combout\ & ( !\blocks~4_combout\ ) ) # ( !\blocks~115_combout\ & ( (!\blocks~4_combout\ & (((!\blocks~2_combout\ & \Decoder2~36_combout\)) # (blocks(23)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100010101010000010001010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks~4_combout\,
	datab => \ALT_INV_blocks~2_combout\,
	datac => \ALT_INV_Decoder2~36_combout\,
	datad => ALT_INV_blocks(23),
	dataf => \ALT_INV_blocks~115_combout\,
	combout => \blocks~116_combout\);

-- Location: LABCELL_X24_Y39_N15
\Decoder3~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~36_combout\ = ( \find_block_index~30_combout\ & ( !\find_block_index~25_combout\ & ( (!\find_block_index~29_combout\ & (\find_block_index~28_combout\ & (!\find_block_index~27_combout\ & !\find_block_index~26_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~29_combout\,
	datab => \ALT_INV_find_block_index~28_combout\,
	datac => \ALT_INV_find_block_index~27_combout\,
	datad => \ALT_INV_find_block_index~26_combout\,
	datae => \ALT_INV_find_block_index~30_combout\,
	dataf => \ALT_INV_find_block_index~25_combout\,
	combout => \Decoder3~36_combout\);

-- Location: LABCELL_X24_Y39_N18
\blocks~241\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~241_combout\ = ( !ball_horizontal_speed(1) & ( (!blocks(23) & ((!\LessThan11~0_combout\ & (!\Decoder3~36_combout\ & ((!\blocks~6_combout\) # (!\Decoder1~36_combout\)))) # (\LessThan11~0_combout\ & ((!\blocks~6_combout\) # 
-- ((!\Decoder1~36_combout\)))))) ) ) # ( ball_horizontal_speed(1) & ( (!blocks(23) & (!\Decoder0~39_combout\ & (((!\Decoder3~36_combout\)) # (\LessThan11~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "1100110011000000110000001100000001000100010000000100000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LessThan11~0_combout\,
	datab => ALT_INV_blocks(23),
	datac => \ALT_INV_Decoder0~39_combout\,
	datad => \ALT_INV_Decoder1~36_combout\,
	datae => ALT_INV_ball_horizontal_speed(1),
	dataf => \ALT_INV_Decoder3~36_combout\,
	datag => \ALT_INV_blocks~6_combout\,
	combout => \blocks~241_combout\);

-- Location: LABCELL_X23_Y39_N39
\blocks~241_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~241_wirecell_combout\ = ( !\blocks~241_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_blocks~241_combout\,
	combout => \blocks~241_wirecell_combout\);

-- Location: FF_X15_Y38_N47
\blocks[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks~116_combout\,
	asdata => \blocks~241_wirecell_combout\,
	clrn => \rst_n~input_o\,
	sclr => \result~12_combout\,
	sload => ALT_INV_ball_vertical_speed(1),
	ena => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => blocks(23));

-- Location: MLABCELL_X15_Y39_N30
\rtl~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~19_combout\ = ( \Add26~0_combout\ & ( \Add26~1_combout\ & ( !blocks(20) ) ) ) # ( !\Add26~0_combout\ & ( \Add26~1_combout\ & ( !blocks(22) ) ) ) # ( \Add26~0_combout\ & ( !\Add26~1_combout\ & ( !blocks(21) ) ) ) # ( !\Add26~0_combout\ & ( 
-- !\Add26~1_combout\ & ( !blocks(23) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111100001111000011001100110011001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(20),
	datab => ALT_INV_blocks(22),
	datac => ALT_INV_blocks(21),
	datad => ALT_INV_blocks(23),
	datae => \ALT_INV_Add26~0_combout\,
	dataf => \ALT_INV_Add26~1_combout\,
	combout => \rtl~19_combout\);

-- Location: MLABCELL_X15_Y38_N39
\Decoder2~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~33_combout\ = ( \find_block_index~21_combout\ & ( !\find_block_index~20_combout\ & ( (\find_block_index~3_combout\ & (\find_block_index~19_combout\ & (!\find_block_index~22_combout\ & \find_block_index~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000001000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~3_combout\,
	datab => \ALT_INV_find_block_index~19_combout\,
	datac => \ALT_INV_find_block_index~22_combout\,
	datad => \ALT_INV_find_block_index~2_combout\,
	datae => \ALT_INV_find_block_index~21_combout\,
	dataf => \ALT_INV_find_block_index~20_combout\,
	combout => \Decoder2~33_combout\);

-- Location: MLABCELL_X21_Y40_N6
\Decoder1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder1~33_combout\ = ( !\find_block_index~12_combout\ & ( \find_block_index~11_combout\ & ( (\find_block_index~14_combout\ & (!\find_block_index~17_combout\ & (\find_block_index~13_combout\ & \find_block_index~18_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~14_combout\,
	datab => \ALT_INV_find_block_index~17_combout\,
	datac => \ALT_INV_find_block_index~13_combout\,
	datad => \ALT_INV_find_block_index~18_combout\,
	datae => \ALT_INV_find_block_index~12_combout\,
	dataf => \ALT_INV_find_block_index~11_combout\,
	combout => \Decoder1~33_combout\);

-- Location: LABCELL_X24_Y39_N24
\Decoder0~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder0~36_combout\ = ( \Decoder0~2_combout\ & ( (\Add3~1_combout\ & (!\Add3~0_combout\ & !\Add3~2_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010000000000000101000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add3~1_combout\,
	datac => \ALT_INV_Add3~0_combout\,
	datad => \ALT_INV_Add3~2_combout\,
	dataf => \ALT_INV_Decoder0~2_combout\,
	combout => \Decoder0~36_combout\);

-- Location: LABCELL_X23_Y39_N24
\blocks~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~109_combout\ = ( \Decoder0~36_combout\ & ( ((\Decoder1~33_combout\ & \blocks~6_combout\)) # (ball_horizontal_speed(1)) ) ) # ( !\Decoder0~36_combout\ & ( (\Decoder1~33_combout\ & (!ball_horizontal_speed(1) & \blocks~6_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000000000011000000001111001111110000111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Decoder1~33_combout\,
	datac => ALT_INV_ball_horizontal_speed(1),
	datad => \ALT_INV_blocks~6_combout\,
	dataf => \ALT_INV_Decoder0~36_combout\,
	combout => \blocks~109_combout\);

-- Location: LABCELL_X22_Y39_N54
\blocks~110\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~110_combout\ = ( \blocks~109_combout\ & ( !\blocks~4_combout\ ) ) # ( !\blocks~109_combout\ & ( (!\blocks~4_combout\ & (((\Decoder2~33_combout\ & !\blocks~2_combout\)) # (blocks(18)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000011110000010000001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Decoder2~33_combout\,
	datab => \ALT_INV_blocks~2_combout\,
	datac => \ALT_INV_blocks~4_combout\,
	datad => ALT_INV_blocks(18),
	dataf => \ALT_INV_blocks~109_combout\,
	combout => \blocks~110_combout\);

-- Location: LABCELL_X22_Y39_N6
\Decoder3~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~33_combout\ = ( !\find_block_index~26_combout\ & ( \find_block_index~28_combout\ & ( (\find_block_index~27_combout\ & (\find_block_index~30_combout\ & (\find_block_index~25_combout\ & !\find_block_index~29_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~27_combout\,
	datab => \ALT_INV_find_block_index~30_combout\,
	datac => \ALT_INV_find_block_index~25_combout\,
	datad => \ALT_INV_find_block_index~29_combout\,
	datae => \ALT_INV_find_block_index~26_combout\,
	dataf => \ALT_INV_find_block_index~28_combout\,
	combout => \Decoder3~33_combout\);

-- Location: LABCELL_X22_Y39_N42
\blocks~253\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~253_combout\ = ( !ball_horizontal_speed(1) & ( (!blocks(18) & ((!\LessThan11~0_combout\ & (!\Decoder3~33_combout\ & ((!\blocks~6_combout\) # (!\Decoder1~33_combout\)))) # (\LessThan11~0_combout\ & ((!\blocks~6_combout\) # 
-- ((!\Decoder1~33_combout\)))))) ) ) # ( ball_horizontal_speed(1) & ( (!blocks(18) & (!\Decoder0~36_combout\ & (((!\Decoder3~33_combout\)) # (\LessThan11~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "1010101010100000101000001010000000100010001000000010000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(18),
	datab => \ALT_INV_LessThan11~0_combout\,
	datac => \ALT_INV_Decoder0~36_combout\,
	datad => \ALT_INV_Decoder1~33_combout\,
	datae => ALT_INV_ball_horizontal_speed(1),
	dataf => \ALT_INV_Decoder3~33_combout\,
	datag => \ALT_INV_blocks~6_combout\,
	combout => \blocks~253_combout\);

-- Location: LABCELL_X22_Y39_N21
\blocks~253_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~253_wirecell_combout\ = ( !\blocks~253_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_blocks~253_combout\,
	combout => \blocks~253_wirecell_combout\);

-- Location: FF_X22_Y39_N56
\blocks[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks~110_combout\,
	asdata => \blocks~253_wirecell_combout\,
	clrn => \rst_n~input_o\,
	sclr => \result~12_combout\,
	sload => ALT_INV_ball_vertical_speed(1),
	ena => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => blocks(18));

-- Location: LABCELL_X22_Y41_N36
\Decoder2~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~32_combout\ = ( !\find_block_index~20_combout\ & ( \find_block_index~3_combout\ & ( (\find_block_index~2_combout\ & (\find_block_index~21_combout\ & (!\find_block_index~22_combout\ & !\find_block_index~19_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~2_combout\,
	datab => \ALT_INV_find_block_index~21_combout\,
	datac => \ALT_INV_find_block_index~22_combout\,
	datad => \ALT_INV_find_block_index~19_combout\,
	datae => \ALT_INV_find_block_index~20_combout\,
	dataf => \ALT_INV_find_block_index~3_combout\,
	combout => \Decoder2~32_combout\);

-- Location: LABCELL_X16_Y42_N3
\Decoder1~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder1~32_combout\ = ( \find_block_index~18_combout\ & ( !\find_block_index~12_combout\ & ( (\find_block_index~14_combout\ & (!\find_block_index~17_combout\ & (\find_block_index~13_combout\ & !\find_block_index~11_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~14_combout\,
	datab => \ALT_INV_find_block_index~17_combout\,
	datac => \ALT_INV_find_block_index~13_combout\,
	datad => \ALT_INV_find_block_index~11_combout\,
	datae => \ALT_INV_find_block_index~18_combout\,
	dataf => \ALT_INV_find_block_index~12_combout\,
	combout => \Decoder1~32_combout\);

-- Location: LABCELL_X16_Y42_N18
\blocks~104\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~104_combout\ = ( \Decoder0~35_combout\ & ( (ball_horizontal_speed(1) & (((!\Decoder0~1_combout\) # (ball_col(4))) # (\Add3~2_combout\))) ) ) # ( !\Decoder0~35_combout\ & ( ball_horizontal_speed(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110001001100110011000100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add3~2_combout\,
	datab => ALT_INV_ball_horizontal_speed(1),
	datac => \ALT_INV_Decoder0~1_combout\,
	datad => ALT_INV_ball_col(4),
	dataf => \ALT_INV_Decoder0~35_combout\,
	combout => \blocks~104_combout\);

-- Location: LABCELL_X16_Y42_N21
\blocks~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~105_combout\ = ( !\blocks~104_combout\ & ( ((\blocks~6_combout\ & \Decoder1~32_combout\)) # (ball_horizontal_speed(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100111111001100110011111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_ball_horizontal_speed(1),
	datac => \ALT_INV_blocks~6_combout\,
	datad => \ALT_INV_Decoder1~32_combout\,
	dataf => \ALT_INV_blocks~104_combout\,
	combout => \blocks~105_combout\);

-- Location: LABCELL_X16_Y42_N15
\blocks~106\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~106_combout\ = ( blocks(19) & ( !\blocks~4_combout\ ) ) # ( !blocks(19) & ( (!\blocks~4_combout\ & (((!\blocks~2_combout\ & \Decoder2~32_combout\)) # (\blocks~105_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100011001100110011001100110000001000110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks~2_combout\,
	datab => \ALT_INV_blocks~4_combout\,
	datac => \ALT_INV_Decoder2~32_combout\,
	datad => \ALT_INV_blocks~105_combout\,
	datae => ALT_INV_blocks(19),
	combout => \blocks~106_combout\);

-- Location: LABCELL_X24_Y38_N12
\Decoder3~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~32_combout\ = ( !\find_block_index~29_combout\ & ( \find_block_index~30_combout\ & ( (\find_block_index~28_combout\ & (\find_block_index~27_combout\ & (!\find_block_index~26_combout\ & !\find_block_index~25_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~28_combout\,
	datab => \ALT_INV_find_block_index~27_combout\,
	datac => \ALT_INV_find_block_index~26_combout\,
	datad => \ALT_INV_find_block_index~25_combout\,
	datae => \ALT_INV_find_block_index~29_combout\,
	dataf => \ALT_INV_find_block_index~30_combout\,
	combout => \Decoder3~32_combout\);

-- Location: LABCELL_X24_Y38_N9
\blocks~107\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~107_combout\ = ( \Decoder3~32_combout\ & ( !\LessThan11~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_LessThan11~0_combout\,
	dataf => \ALT_INV_Decoder3~32_combout\,
	combout => \blocks~107_combout\);

-- Location: LABCELL_X16_Y42_N30
\blocks~108\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~108_combout\ = ( \blocks~6_combout\ & ( \blocks~107_combout\ ) ) # ( !\blocks~6_combout\ & ( \blocks~107_combout\ ) ) # ( \blocks~6_combout\ & ( !\blocks~107_combout\ & ( ((!\blocks~104_combout\ & ((ball_horizontal_speed(1)) # 
-- (\Decoder1~32_combout\)))) # (blocks(19)) ) ) ) # ( !\blocks~6_combout\ & ( !\blocks~107_combout\ & ( ((!\blocks~104_combout\ & ball_horizontal_speed(1))) # (blocks(19)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111110011011100111111001111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Decoder1~32_combout\,
	datab => ALT_INV_blocks(19),
	datac => \ALT_INV_blocks~104_combout\,
	datad => ALT_INV_ball_horizontal_speed(1),
	datae => \ALT_INV_blocks~6_combout\,
	dataf => \ALT_INV_blocks~107_combout\,
	combout => \blocks~108_combout\);

-- Location: FF_X16_Y42_N16
\blocks[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks~106_combout\,
	asdata => \blocks~108_combout\,
	clrn => \rst_n~input_o\,
	sclr => \result~12_combout\,
	sload => ALT_INV_ball_vertical_speed(1),
	ena => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => blocks(19));

-- Location: LABCELL_X18_Y42_N18
\Decoder0~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder0~38_combout\ = ( !\Add3~2_combout\ & ( (!\Add3~0_combout\ & (\Add3~1_combout\ & \Decoder0~5_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100000000000000110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add3~0_combout\,
	datac => \ALT_INV_Add3~1_combout\,
	datad => \ALT_INV_Decoder0~5_combout\,
	dataf => \ALT_INV_Add3~2_combout\,
	combout => \Decoder0~38_combout\);

-- Location: MLABCELL_X21_Y40_N39
\Decoder1~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder1~35_combout\ = ( \find_block_index~18_combout\ & ( !\find_block_index~17_combout\ & ( (\find_block_index~13_combout\ & (\find_block_index~12_combout\ & (\find_block_index~14_combout\ & \find_block_index~11_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~13_combout\,
	datab => \ALT_INV_find_block_index~12_combout\,
	datac => \ALT_INV_find_block_index~14_combout\,
	datad => \ALT_INV_find_block_index~11_combout\,
	datae => \ALT_INV_find_block_index~18_combout\,
	dataf => \ALT_INV_find_block_index~17_combout\,
	combout => \Decoder1~35_combout\);

-- Location: LABCELL_X18_Y42_N21
\blocks~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~113_combout\ = ( \Decoder1~35_combout\ & ( (!ball_horizontal_speed(1) & ((\blocks~6_combout\))) # (ball_horizontal_speed(1) & (\Decoder0~38_combout\)) ) ) # ( !\Decoder1~35_combout\ & ( (\Decoder0~38_combout\ & ball_horizontal_speed(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101111101010000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Decoder0~38_combout\,
	datac => ALT_INV_ball_horizontal_speed(1),
	datad => \ALT_INV_blocks~6_combout\,
	dataf => \ALT_INV_Decoder1~35_combout\,
	combout => \blocks~113_combout\);

-- Location: LABCELL_X18_Y42_N15
\Decoder2~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~35_combout\ = ( \find_block_index~3_combout\ & ( !\find_block_index~22_combout\ & ( (\find_block_index~21_combout\ & (\find_block_index~19_combout\ & (\find_block_index~2_combout\ & \find_block_index~20_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~21_combout\,
	datab => \ALT_INV_find_block_index~19_combout\,
	datac => \ALT_INV_find_block_index~2_combout\,
	datad => \ALT_INV_find_block_index~20_combout\,
	datae => \ALT_INV_find_block_index~3_combout\,
	dataf => \ALT_INV_find_block_index~22_combout\,
	combout => \Decoder2~35_combout\);

-- Location: LABCELL_X18_Y42_N54
\blocks~114\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~114_combout\ = ( !\blocks~4_combout\ & ( (((\Decoder2~35_combout\ & !\blocks~2_combout\)) # (blocks(16))) # (\blocks~113_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111010111111111011101011111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks~113_combout\,
	datab => \ALT_INV_Decoder2~35_combout\,
	datac => \ALT_INV_blocks~2_combout\,
	datad => ALT_INV_blocks(16),
	dataf => \ALT_INV_blocks~4_combout\,
	combout => \blocks~114_combout\);

-- Location: MLABCELL_X25_Y40_N3
\Decoder3~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~35_combout\ = ( \find_block_index~28_combout\ & ( \find_block_index~26_combout\ & ( (\find_block_index~25_combout\ & (\find_block_index~27_combout\ & (!\find_block_index~29_combout\ & \find_block_index~30_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~25_combout\,
	datab => \ALT_INV_find_block_index~27_combout\,
	datac => \ALT_INV_find_block_index~29_combout\,
	datad => \ALT_INV_find_block_index~30_combout\,
	datae => \ALT_INV_find_block_index~28_combout\,
	dataf => \ALT_INV_find_block_index~26_combout\,
	combout => \Decoder3~35_combout\);

-- Location: LABCELL_X18_Y42_N24
\blocks~245\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~245_combout\ = ( !ball_horizontal_speed(1) & ( (!blocks(16) & ((!\Decoder3~35_combout\ & ((!\blocks~6_combout\) # ((!\Decoder1~35_combout\)))) # (\Decoder3~35_combout\ & (\LessThan11~0_combout\ & ((!\blocks~6_combout\) # 
-- (!\Decoder1~35_combout\)))))) ) ) # ( ball_horizontal_speed(1) & ( (!blocks(16) & (!\Decoder0~38_combout\ & ((!\Decoder3~35_combout\) # ((\LessThan11~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "1000100011001100100000001100000010000000110000001000000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Decoder3~35_combout\,
	datab => ALT_INV_blocks(16),
	datac => \ALT_INV_Decoder0~38_combout\,
	datad => \ALT_INV_LessThan11~0_combout\,
	datae => ALT_INV_ball_horizontal_speed(1),
	dataf => \ALT_INV_Decoder1~35_combout\,
	datag => \ALT_INV_blocks~6_combout\,
	combout => \blocks~245_combout\);

-- Location: LABCELL_X18_Y42_N57
\blocks~245_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~245_wirecell_combout\ = ( !\blocks~245_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_blocks~245_combout\,
	combout => \blocks~245_wirecell_combout\);

-- Location: FF_X18_Y42_N55
\blocks[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks~114_combout\,
	asdata => \blocks~245_wirecell_combout\,
	clrn => \rst_n~input_o\,
	sclr => \result~12_combout\,
	sload => ALT_INV_ball_vertical_speed(1),
	ena => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => blocks(16));

-- Location: MLABCELL_X21_Y41_N3
\Decoder2~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~34_combout\ = ( !\find_block_index~22_combout\ & ( \find_block_index~20_combout\ & ( (!\find_block_index~19_combout\ & (\find_block_index~2_combout\ & (\find_block_index~3_combout\ & \find_block_index~21_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~19_combout\,
	datab => \ALT_INV_find_block_index~2_combout\,
	datac => \ALT_INV_find_block_index~3_combout\,
	datad => \ALT_INV_find_block_index~21_combout\,
	datae => \ALT_INV_find_block_index~22_combout\,
	dataf => \ALT_INV_find_block_index~20_combout\,
	combout => \Decoder2~34_combout\);

-- Location: LABCELL_X22_Y40_N39
\Decoder0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder0~37_combout\ = ( \Decoder0~1_combout\ & ( (!\Add3~2_combout\ & (\Decoder0~35_combout\ & ball_col(4))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010100000000000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add3~2_combout\,
	datac => \ALT_INV_Decoder0~35_combout\,
	datad => ALT_INV_ball_col(4),
	dataf => \ALT_INV_Decoder0~1_combout\,
	combout => \Decoder0~37_combout\);

-- Location: LABCELL_X16_Y42_N6
\Decoder1~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder1~34_combout\ = ( !\find_block_index~17_combout\ & ( \find_block_index~18_combout\ & ( (\find_block_index~12_combout\ & (\find_block_index~14_combout\ & (!\find_block_index~11_combout\ & \find_block_index~13_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~12_combout\,
	datab => \ALT_INV_find_block_index~14_combout\,
	datac => \ALT_INV_find_block_index~11_combout\,
	datad => \ALT_INV_find_block_index~13_combout\,
	datae => \ALT_INV_find_block_index~17_combout\,
	dataf => \ALT_INV_find_block_index~18_combout\,
	combout => \Decoder1~34_combout\);

-- Location: LABCELL_X16_Y42_N48
\blocks~111\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~111_combout\ = ( \Decoder1~34_combout\ & ( (!ball_horizontal_speed(1) & ((\blocks~6_combout\))) # (ball_horizontal_speed(1) & (\Decoder0~37_combout\)) ) ) # ( !\Decoder1~34_combout\ & ( (ball_horizontal_speed(1) & \Decoder0~37_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_ball_horizontal_speed(1),
	datac => \ALT_INV_Decoder0~37_combout\,
	datad => \ALT_INV_blocks~6_combout\,
	dataf => \ALT_INV_Decoder1~34_combout\,
	combout => \blocks~111_combout\);

-- Location: LABCELL_X13_Y40_N0
\blocks~112\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~112_combout\ = ( blocks(17) & ( \blocks~111_combout\ & ( !\blocks~4_combout\ ) ) ) # ( !blocks(17) & ( \blocks~111_combout\ & ( !\blocks~4_combout\ ) ) ) # ( blocks(17) & ( !\blocks~111_combout\ & ( !\blocks~4_combout\ ) ) ) # ( !blocks(17) & ( 
-- !\blocks~111_combout\ & ( (\Decoder2~34_combout\ & (!\blocks~2_combout\ & !\blocks~4_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000000111111110000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Decoder2~34_combout\,
	datac => \ALT_INV_blocks~2_combout\,
	datad => \ALT_INV_blocks~4_combout\,
	datae => ALT_INV_blocks(17),
	dataf => \ALT_INV_blocks~111_combout\,
	combout => \blocks~112_combout\);

-- Location: MLABCELL_X15_Y38_N33
\Decoder3~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~34_combout\ = ( \find_block_index~27_combout\ & ( !\find_block_index~25_combout\ & ( (\find_block_index~30_combout\ & (\find_block_index~26_combout\ & (\find_block_index~28_combout\ & !\find_block_index~29_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~30_combout\,
	datab => \ALT_INV_find_block_index~26_combout\,
	datac => \ALT_INV_find_block_index~28_combout\,
	datad => \ALT_INV_find_block_index~29_combout\,
	datae => \ALT_INV_find_block_index~27_combout\,
	dataf => \ALT_INV_find_block_index~25_combout\,
	combout => \Decoder3~34_combout\);

-- Location: LABCELL_X16_Y42_N42
\blocks~249\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~249_combout\ = ( !ball_horizontal_speed(1) & ( (!blocks(17) & ((!\LessThan11~0_combout\ & (!\Decoder3~34_combout\ & ((!\blocks~6_combout\) # (!\Decoder1~34_combout\)))) # (\LessThan11~0_combout\ & ((!\blocks~6_combout\) # 
-- ((!\Decoder1~34_combout\)))))) ) ) # ( ball_horizontal_speed(1) & ( (!blocks(17) & (!\Decoder0~37_combout\ & (((!\Decoder3~34_combout\)) # (\LessThan11~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "1100110011000000110000001100000001000100010000000100000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LessThan11~0_combout\,
	datab => ALT_INV_blocks(17),
	datac => \ALT_INV_Decoder0~37_combout\,
	datad => \ALT_INV_Decoder1~34_combout\,
	datae => ALT_INV_ball_horizontal_speed(1),
	dataf => \ALT_INV_Decoder3~34_combout\,
	datag => \ALT_INV_blocks~6_combout\,
	combout => \blocks~249_combout\);

-- Location: LABCELL_X13_Y40_N9
\blocks~249_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~249_wirecell_combout\ = ( !\blocks~249_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_blocks~249_combout\,
	combout => \blocks~249_wirecell_combout\);

-- Location: FF_X13_Y40_N1
\blocks[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks~112_combout\,
	asdata => \blocks~249_wirecell_combout\,
	clrn => \rst_n~input_o\,
	sclr => \result~12_combout\,
	sload => ALT_INV_ball_vertical_speed(1),
	ena => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => blocks(17));

-- Location: MLABCELL_X15_Y39_N0
\rtl~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~20_combout\ = ( \Add26~0_combout\ & ( \Add26~1_combout\ & ( !blocks(16) ) ) ) # ( !\Add26~0_combout\ & ( \Add26~1_combout\ & ( !blocks(18) ) ) ) # ( \Add26~0_combout\ & ( !\Add26~1_combout\ & ( !blocks(17) ) ) ) # ( !\Add26~0_combout\ & ( 
-- !\Add26~1_combout\ & ( !blocks(19) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100111111110000000010101010101010101111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(18),
	datab => ALT_INV_blocks(19),
	datac => ALT_INV_blocks(16),
	datad => ALT_INV_blocks(17),
	datae => \ALT_INV_Add26~0_combout\,
	dataf => \ALT_INV_Add26~1_combout\,
	combout => \rtl~20_combout\);

-- Location: MLABCELL_X15_Y39_N42
\Mux3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux3~1_combout\ = ( \rtl~20_combout\ & ( \Add28~1_combout\ & ( (!\Add28~0_combout\ & ((\rtl~17_combout\))) # (\Add28~0_combout\ & (\rtl~18_combout\)) ) ) ) # ( !\rtl~20_combout\ & ( \Add28~1_combout\ & ( (!\Add28~0_combout\ & ((\rtl~17_combout\))) # 
-- (\Add28~0_combout\ & (\rtl~18_combout\)) ) ) ) # ( \rtl~20_combout\ & ( !\Add28~1_combout\ & ( (\rtl~19_combout\) # (\Add28~0_combout\) ) ) ) # ( !\rtl~20_combout\ & ( !\Add28~1_combout\ & ( (!\Add28~0_combout\ & \rtl~19_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010010101011111111100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add28~0_combout\,
	datab => \ALT_INV_rtl~18_combout\,
	datac => \ALT_INV_rtl~17_combout\,
	datad => \ALT_INV_rtl~19_combout\,
	datae => \ALT_INV_rtl~20_combout\,
	dataf => \ALT_INV_Add28~1_combout\,
	combout => \Mux3~1_combout\);

-- Location: MLABCELL_X15_Y40_N12
\Decoder2~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~7_combout\ = ( !\find_block_index~21_combout\ & ( \find_block_index~20_combout\ & ( (\find_block_index~19_combout\ & (\find_block_index~3_combout\ & (\find_block_index~22_combout\ & \find_block_index~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~19_combout\,
	datab => \ALT_INV_find_block_index~3_combout\,
	datac => \ALT_INV_find_block_index~22_combout\,
	datad => \ALT_INV_find_block_index~2_combout\,
	datae => \ALT_INV_find_block_index~21_combout\,
	dataf => \ALT_INV_find_block_index~20_combout\,
	combout => \Decoder2~7_combout\);

-- Location: LABCELL_X27_Y38_N3
\Decoder0~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder0~12_combout\ = ( \Decoder0~9_combout\ & ( (\Add3~1_combout\ & (\Add3~0_combout\ & (ball_col(4) & !\Add3~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add3~1_combout\,
	datab => \ALT_INV_Add3~0_combout\,
	datac => ALT_INV_ball_col(4),
	datad => \ALT_INV_Add3~2_combout\,
	dataf => \ALT_INV_Decoder0~9_combout\,
	combout => \Decoder0~12_combout\);

-- Location: LABCELL_X23_Y38_N48
\Decoder1~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder1~7_combout\ = ( \find_block_index~18_combout\ & ( \find_block_index~17_combout\ & ( (\find_block_index~12_combout\ & (!\find_block_index~13_combout\ & (\find_block_index~14_combout\ & \find_block_index~11_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~12_combout\,
	datab => \ALT_INV_find_block_index~13_combout\,
	datac => \ALT_INV_find_block_index~14_combout\,
	datad => \ALT_INV_find_block_index~11_combout\,
	datae => \ALT_INV_find_block_index~18_combout\,
	dataf => \ALT_INV_find_block_index~17_combout\,
	combout => \Decoder1~7_combout\);

-- Location: LABCELL_X23_Y38_N36
\blocks~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~26_combout\ = ( \Decoder1~7_combout\ & ( (!ball_horizontal_speed(1) & (\blocks~6_combout\)) # (ball_horizontal_speed(1) & ((\Decoder0~12_combout\))) ) ) # ( !\Decoder1~7_combout\ & ( (ball_horizontal_speed(1) & \Decoder0~12_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_ball_horizontal_speed(1),
	datab => \ALT_INV_blocks~6_combout\,
	datac => \ALT_INV_Decoder0~12_combout\,
	dataf => \ALT_INV_Decoder1~7_combout\,
	combout => \blocks~26_combout\);

-- Location: MLABCELL_X15_Y40_N45
\blocks~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~27_combout\ = ( \blocks~26_combout\ & ( !\blocks~4_combout\ ) ) # ( !\blocks~26_combout\ & ( (!\blocks~4_combout\ & (((!\blocks~2_combout\ & \Decoder2~7_combout\)) # (blocks(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100010101010000010001010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks~4_combout\,
	datab => \ALT_INV_blocks~2_combout\,
	datac => \ALT_INV_Decoder2~7_combout\,
	datad => ALT_INV_blocks(4),
	dataf => \ALT_INV_blocks~26_combout\,
	combout => \blocks~27_combout\);

-- Location: FF_X15_Y40_N46
\blocks[4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks~27_combout\,
	asdata => \blocks~309_wirecell_combout\,
	clrn => \rst_n~input_o\,
	sclr => \result~12_combout\,
	sload => ALT_INV_ball_vertical_speed(1),
	ena => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \blocks[4]~DUPLICATE_q\);

-- Location: LABCELL_X23_Y39_N0
\Decoder3~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~7_combout\ = ( !\find_block_index~27_combout\ & ( \find_block_index~30_combout\ & ( (\find_block_index~25_combout\ & (\find_block_index~28_combout\ & (\find_block_index~26_combout\ & \find_block_index~29_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~25_combout\,
	datab => \ALT_INV_find_block_index~28_combout\,
	datac => \ALT_INV_find_block_index~26_combout\,
	datad => \ALT_INV_find_block_index~29_combout\,
	datae => \ALT_INV_find_block_index~27_combout\,
	dataf => \ALT_INV_find_block_index~30_combout\,
	combout => \Decoder3~7_combout\);

-- Location: LABCELL_X23_Y38_N42
\blocks~309\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~309_combout\ = ( !ball_horizontal_speed(1) & ( (!\blocks[4]~DUPLICATE_q\ & ((!\Decoder3~7_combout\ & ((!\blocks~6_combout\) # ((!\Decoder1~7_combout\)))) # (\Decoder3~7_combout\ & (\LessThan11~0_combout\ & ((!\blocks~6_combout\) # 
-- (!\Decoder1~7_combout\)))))) ) ) # ( ball_horizontal_speed(1) & ( (!\blocks[4]~DUPLICATE_q\ & (!\Decoder0~12_combout\ & ((!\Decoder3~7_combout\) # ((\LessThan11~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "1000100010101010100000001010000010000000101000001000000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks[4]~DUPLICATE_q\,
	datab => \ALT_INV_Decoder3~7_combout\,
	datac => \ALT_INV_Decoder0~12_combout\,
	datad => \ALT_INV_LessThan11~0_combout\,
	datae => ALT_INV_ball_horizontal_speed(1),
	dataf => \ALT_INV_Decoder1~7_combout\,
	datag => \ALT_INV_blocks~6_combout\,
	combout => \blocks~309_combout\);

-- Location: LABCELL_X22_Y36_N9
\blocks~309_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~309_wirecell_combout\ = ( !\blocks~309_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_blocks~309_combout\,
	combout => \blocks~309_wirecell_combout\);

-- Location: FF_X15_Y40_N47
\blocks[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks~27_combout\,
	asdata => \blocks~309_wirecell_combout\,
	clrn => \rst_n~input_o\,
	sclr => \result~12_combout\,
	sload => ALT_INV_ball_vertical_speed(1),
	ena => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => blocks(4));

-- Location: LABCELL_X24_Y40_N54
\Decoder0~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder0~10_combout\ = ( !\Add3~2_combout\ & ( (\Add3~0_combout\ & (\Decoder0~9_combout\ & (!ball_col(4) & \Add3~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000000001000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add3~0_combout\,
	datab => \ALT_INV_Decoder0~9_combout\,
	datac => ALT_INV_ball_col(4),
	datad => \ALT_INV_Add3~1_combout\,
	dataf => \ALT_INV_Add3~2_combout\,
	combout => \Decoder0~10_combout\);

-- Location: LABCELL_X24_Y40_N39
\Decoder1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder1~5_combout\ = ( \find_block_index~14_combout\ & ( !\find_block_index~12_combout\ & ( (!\find_block_index~13_combout\ & (\find_block_index~18_combout\ & (\find_block_index~17_combout\ & \find_block_index~11_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~13_combout\,
	datab => \ALT_INV_find_block_index~18_combout\,
	datac => \ALT_INV_find_block_index~17_combout\,
	datad => \ALT_INV_find_block_index~11_combout\,
	datae => \ALT_INV_find_block_index~14_combout\,
	dataf => \ALT_INV_find_block_index~12_combout\,
	combout => \Decoder1~5_combout\);

-- Location: LABCELL_X24_Y40_N6
\blocks~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~19_combout\ = ( \Decoder1~5_combout\ & ( (!ball_horizontal_speed(1) & (\blocks~6_combout\)) # (ball_horizontal_speed(1) & ((\Decoder0~10_combout\))) ) ) # ( !\Decoder1~5_combout\ & ( (\Decoder0~10_combout\ & ball_horizontal_speed(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111101010101000011110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks~6_combout\,
	datac => \ALT_INV_Decoder0~10_combout\,
	datad => ALT_INV_ball_horizontal_speed(1),
	dataf => \ALT_INV_Decoder1~5_combout\,
	combout => \blocks~19_combout\);

-- Location: MLABCELL_X15_Y40_N33
\Decoder2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~5_combout\ = ( !\find_block_index~20_combout\ & ( \find_block_index~19_combout\ & ( (\find_block_index~22_combout\ & (!\find_block_index~21_combout\ & (\find_block_index~3_combout\ & \find_block_index~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~22_combout\,
	datab => \ALT_INV_find_block_index~21_combout\,
	datac => \ALT_INV_find_block_index~3_combout\,
	datad => \ALT_INV_find_block_index~2_combout\,
	datae => \ALT_INV_find_block_index~20_combout\,
	dataf => \ALT_INV_find_block_index~19_combout\,
	combout => \Decoder2~5_combout\);

-- Location: MLABCELL_X15_Y40_N39
\blocks~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~20_combout\ = ( \Decoder2~5_combout\ & ( (!\blocks~4_combout\ & ((!\blocks~2_combout\) # ((blocks(6)) # (\blocks~19_combout\)))) ) ) # ( !\Decoder2~5_combout\ & ( (!\blocks~4_combout\ & ((blocks(6)) # (\blocks~19_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101010101010000010101010101010001010101010101000101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks~4_combout\,
	datab => \ALT_INV_blocks~2_combout\,
	datac => \ALT_INV_blocks~19_combout\,
	datad => ALT_INV_blocks(6),
	dataf => \ALT_INV_Decoder2~5_combout\,
	combout => \blocks~20_combout\);

-- Location: LABCELL_X23_Y39_N33
\Decoder3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~5_combout\ = ( \find_block_index~30_combout\ & ( !\find_block_index~27_combout\ & ( (\find_block_index~25_combout\ & (\find_block_index~29_combout\ & (\find_block_index~28_combout\ & !\find_block_index~26_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~25_combout\,
	datab => \ALT_INV_find_block_index~29_combout\,
	datac => \ALT_INV_find_block_index~28_combout\,
	datad => \ALT_INV_find_block_index~26_combout\,
	datae => \ALT_INV_find_block_index~30_combout\,
	dataf => \ALT_INV_find_block_index~27_combout\,
	combout => \Decoder3~5_combout\);

-- Location: LABCELL_X24_Y40_N48
\blocks~313\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~313_combout\ = ( !ball_horizontal_speed(1) & ( (!blocks(6) & ((!\LessThan11~0_combout\ & (!\Decoder3~5_combout\ & ((!\Decoder1~5_combout\) # (!\blocks~6_combout\)))) # (\LessThan11~0_combout\ & ((!\Decoder1~5_combout\) # 
-- ((!\blocks~6_combout\)))))) ) ) # ( ball_horizontal_speed(1) & ( ((!\Decoder0~10_combout\ & (!blocks(6) & ((!\Decoder3~5_combout\) # (\LessThan11~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "1111110000000000111100000000000001010100000000000101000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LessThan11~0_combout\,
	datab => \ALT_INV_Decoder1~5_combout\,
	datac => \ALT_INV_Decoder0~10_combout\,
	datad => ALT_INV_blocks(6),
	datae => ALT_INV_ball_horizontal_speed(1),
	dataf => \ALT_INV_Decoder3~5_combout\,
	datag => \ALT_INV_blocks~6_combout\,
	combout => \blocks~313_combout\);

-- Location: LABCELL_X24_Y40_N57
\blocks~313_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~313_wirecell_combout\ = ( !\blocks~313_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_blocks~313_combout\,
	combout => \blocks~313_wirecell_combout\);

-- Location: FF_X15_Y40_N40
\blocks[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks~20_combout\,
	asdata => \blocks~313_wirecell_combout\,
	clrn => \rst_n~input_o\,
	sclr => \result~12_combout\,
	sload => ALT_INV_ball_vertical_speed(1),
	ena => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => blocks(6));

-- Location: LABCELL_X22_Y41_N12
\Decoder2~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~4_combout\ = ( !\find_block_index~21_combout\ & ( \find_block_index~2_combout\ & ( (!\find_block_index~20_combout\ & (\find_block_index~22_combout\ & (\find_block_index~3_combout\ & !\find_block_index~19_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~20_combout\,
	datab => \ALT_INV_find_block_index~22_combout\,
	datac => \ALT_INV_find_block_index~3_combout\,
	datad => \ALT_INV_find_block_index~19_combout\,
	datae => \ALT_INV_find_block_index~21_combout\,
	dataf => \ALT_INV_find_block_index~2_combout\,
	combout => \Decoder2~4_combout\);

-- Location: LABCELL_X19_Y38_N12
\Decoder0~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder0~8_combout\ = ( \Add3~1_combout\ & ( !\Add3~2_combout\ & ( (!ball_col(4) & (\Add3~0_combout\ & (\Decoder0~7_combout\ & ball_col(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_ball_col(4),
	datab => \ALT_INV_Add3~0_combout\,
	datac => \ALT_INV_Decoder0~7_combout\,
	datad => ALT_INV_ball_col(3),
	datae => \ALT_INV_Add3~1_combout\,
	dataf => \ALT_INV_Add3~2_combout\,
	combout => \Decoder0~8_combout\);

-- Location: LABCELL_X22_Y38_N18
\Decoder1~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder1~4_combout\ = ( \find_block_index~17_combout\ & ( \find_block_index~18_combout\ & ( (!\find_block_index~12_combout\ & (\find_block_index~14_combout\ & (!\find_block_index~11_combout\ & !\find_block_index~13_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~12_combout\,
	datab => \ALT_INV_find_block_index~14_combout\,
	datac => \ALT_INV_find_block_index~11_combout\,
	datad => \ALT_INV_find_block_index~13_combout\,
	datae => \ALT_INV_find_block_index~17_combout\,
	dataf => \ALT_INV_find_block_index~18_combout\,
	combout => \Decoder1~4_combout\);

-- Location: LABCELL_X22_Y38_N15
\blocks~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~17_combout\ = ( \Decoder1~4_combout\ & ( (!ball_horizontal_speed(1) & (\blocks~6_combout\)) # (ball_horizontal_speed(1) & ((\Decoder0~8_combout\))) ) ) # ( !\Decoder1~4_combout\ & ( (ball_horizontal_speed(1) & \Decoder0~8_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100100010011101110010001001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_ball_horizontal_speed(1),
	datab => \ALT_INV_blocks~6_combout\,
	datad => \ALT_INV_Decoder0~8_combout\,
	dataf => \ALT_INV_Decoder1~4_combout\,
	combout => \blocks~17_combout\);

-- Location: MLABCELL_X15_Y38_N15
\blocks~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~18_combout\ = ( \blocks~17_combout\ & ( !\blocks~4_combout\ ) ) # ( !\blocks~17_combout\ & ( (!\blocks~4_combout\ & (((!\blocks~2_combout\ & \Decoder2~4_combout\)) # (blocks(7)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100010101010000010001010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks~4_combout\,
	datab => \ALT_INV_blocks~2_combout\,
	datac => \ALT_INV_Decoder2~4_combout\,
	datad => ALT_INV_blocks(7),
	dataf => \ALT_INV_blocks~17_combout\,
	combout => \blocks~18_combout\);

-- Location: MLABCELL_X15_Y38_N9
\Decoder3~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~4_combout\ = ( \find_block_index~29_combout\ & ( !\find_block_index~26_combout\ & ( (\find_block_index~30_combout\ & (!\find_block_index~27_combout\ & (\find_block_index~28_combout\ & !\find_block_index~25_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~30_combout\,
	datab => \ALT_INV_find_block_index~27_combout\,
	datac => \ALT_INV_find_block_index~28_combout\,
	datad => \ALT_INV_find_block_index~25_combout\,
	datae => \ALT_INV_find_block_index~29_combout\,
	dataf => \ALT_INV_find_block_index~26_combout\,
	combout => \Decoder3~4_combout\);

-- Location: LABCELL_X22_Y38_N0
\blocks~317\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~317_combout\ = ( !ball_horizontal_speed(1) & ( (!blocks(7) & ((!\LessThan11~0_combout\ & (!\Decoder3~4_combout\ & ((!\blocks~6_combout\) # (!\Decoder1~4_combout\)))) # (\LessThan11~0_combout\ & ((!\blocks~6_combout\) # 
-- ((!\Decoder1~4_combout\)))))) ) ) # ( ball_horizontal_speed(1) & ( (!blocks(7) & (!\Decoder0~8_combout\ & (((!\Decoder3~4_combout\)) # (\LessThan11~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "1100110001000100110000000100000011000000010000001100000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LessThan11~0_combout\,
	datab => ALT_INV_blocks(7),
	datac => \ALT_INV_Decoder0~8_combout\,
	datad => \ALT_INV_Decoder3~4_combout\,
	datae => ALT_INV_ball_horizontal_speed(1),
	dataf => \ALT_INV_Decoder1~4_combout\,
	datag => \ALT_INV_blocks~6_combout\,
	combout => \blocks~317_combout\);

-- Location: LABCELL_X18_Y38_N9
\blocks~317_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~317_wirecell_combout\ = ( !\blocks~317_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_blocks~317_combout\,
	combout => \blocks~317_wirecell_combout\);

-- Location: FF_X15_Y38_N16
\blocks[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks~18_combout\,
	asdata => \blocks~317_wirecell_combout\,
	clrn => \rst_n~input_o\,
	sclr => \result~12_combout\,
	sload => ALT_INV_ball_vertical_speed(1),
	ena => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => blocks(7));

-- Location: LABCELL_X23_Y38_N3
\blocks~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~21_combout\ = ( \Decoder0~0_combout\ & ( (ball_horizontal_speed(1) & ((!\Decoder0~11_combout\) # (\Add3~2_combout\))) ) ) # ( !\Decoder0~0_combout\ & ( ball_horizontal_speed(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101000001010101010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_ball_horizontal_speed(1),
	datac => \ALT_INV_Add3~2_combout\,
	datad => \ALT_INV_Decoder0~11_combout\,
	dataf => \ALT_INV_Decoder0~0_combout\,
	combout => \blocks~21_combout\);

-- Location: LABCELL_X23_Y38_N54
\Decoder1~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder1~6_combout\ = ( \find_block_index~18_combout\ & ( \find_block_index~17_combout\ & ( (\find_block_index~12_combout\ & (!\find_block_index~13_combout\ & (\find_block_index~14_combout\ & !\find_block_index~11_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~12_combout\,
	datab => \ALT_INV_find_block_index~13_combout\,
	datac => \ALT_INV_find_block_index~14_combout\,
	datad => \ALT_INV_find_block_index~11_combout\,
	datae => \ALT_INV_find_block_index~18_combout\,
	dataf => \ALT_INV_find_block_index~17_combout\,
	combout => \Decoder1~6_combout\);

-- Location: LABCELL_X23_Y38_N0
\blocks~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~22_combout\ = (!\blocks~21_combout\ & (((\blocks~6_combout\ & \Decoder1~6_combout\)) # (ball_horizontal_speed(1))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001110000010100000111000001010000011100000101000001110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_ball_horizontal_speed(1),
	datab => \ALT_INV_blocks~6_combout\,
	datac => \ALT_INV_blocks~21_combout\,
	datad => \ALT_INV_Decoder1~6_combout\,
	combout => \blocks~22_combout\);

-- Location: LABCELL_X24_Y38_N3
\Decoder3~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~6_combout\ = ( !\find_block_index~27_combout\ & ( \find_block_index~26_combout\ & ( (\find_block_index~28_combout\ & (\find_block_index~30_combout\ & (!\find_block_index~25_combout\ & \find_block_index~29_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~28_combout\,
	datab => \ALT_INV_find_block_index~30_combout\,
	datac => \ALT_INV_find_block_index~25_combout\,
	datad => \ALT_INV_find_block_index~29_combout\,
	datae => \ALT_INV_find_block_index~27_combout\,
	dataf => \ALT_INV_find_block_index~26_combout\,
	combout => \Decoder3~6_combout\);

-- Location: LABCELL_X23_Y38_N39
\blocks~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~24_combout\ = ( !\LessThan11~0_combout\ & ( \Decoder3~6_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Decoder3~6_combout\,
	dataf => \ALT_INV_LessThan11~0_combout\,
	combout => \blocks~24_combout\);

-- Location: LABCELL_X23_Y38_N6
\blocks~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~25_combout\ = ( \blocks~21_combout\ & ( \blocks~24_combout\ ) ) # ( !\blocks~21_combout\ & ( \blocks~24_combout\ ) ) # ( \blocks~21_combout\ & ( !\blocks~24_combout\ & ( blocks(5) ) ) ) # ( !\blocks~21_combout\ & ( !\blocks~24_combout\ & ( 
-- (((\Decoder1~6_combout\ & \blocks~6_combout\)) # (ball_horizontal_speed(1))) # (blocks(5)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011101111111010101010101010111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(5),
	datab => ALT_INV_ball_horizontal_speed(1),
	datac => \ALT_INV_Decoder1~6_combout\,
	datad => \ALT_INV_blocks~6_combout\,
	datae => \ALT_INV_blocks~21_combout\,
	dataf => \ALT_INV_blocks~24_combout\,
	combout => \blocks~25_combout\);

-- Location: FF_X15_Y40_N44
\blocks[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks~23_combout\,
	asdata => \blocks~25_combout\,
	clrn => \rst_n~input_o\,
	sclr => \result~12_combout\,
	sload => ALT_INV_ball_vertical_speed(1),
	ena => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => blocks(5));

-- Location: MLABCELL_X15_Y40_N30
\Decoder2~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~6_combout\ = ( !\find_block_index~19_combout\ & ( \find_block_index~20_combout\ & ( (\find_block_index~22_combout\ & (!\find_block_index~21_combout\ & (\find_block_index~2_combout\ & \find_block_index~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~22_combout\,
	datab => \ALT_INV_find_block_index~21_combout\,
	datac => \ALT_INV_find_block_index~2_combout\,
	datad => \ALT_INV_find_block_index~3_combout\,
	datae => \ALT_INV_find_block_index~19_combout\,
	dataf => \ALT_INV_find_block_index~20_combout\,
	combout => \Decoder2~6_combout\);

-- Location: MLABCELL_X15_Y40_N42
\blocks~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~23_combout\ = ( \Decoder2~6_combout\ & ( (!\blocks~4_combout\ & ((!\blocks~2_combout\) # ((blocks(5)) # (\blocks~22_combout\)))) ) ) # ( !\Decoder2~6_combout\ & ( (!\blocks~4_combout\ & ((blocks(5)) # (\blocks~22_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101010101010000010101010101010001010101010101000101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks~4_combout\,
	datab => \ALT_INV_blocks~2_combout\,
	datac => \ALT_INV_blocks~22_combout\,
	datad => ALT_INV_blocks(5),
	dataf => \ALT_INV_Decoder2~6_combout\,
	combout => \blocks~23_combout\);

-- Location: FF_X15_Y40_N43
\blocks[5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks~23_combout\,
	asdata => \blocks~25_combout\,
	clrn => \rst_n~input_o\,
	sclr => \result~12_combout\,
	sload => ALT_INV_ball_vertical_speed(1),
	ena => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \blocks[5]~DUPLICATE_q\);

-- Location: LABCELL_X16_Y41_N54
\rtl~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~15_combout\ = ( \Add26~0_combout\ & ( \blocks[5]~DUPLICATE_q\ & ( (!blocks(4) & \Add26~1_combout\) ) ) ) # ( !\Add26~0_combout\ & ( \blocks[5]~DUPLICATE_q\ & ( (!\Add26~1_combout\ & ((!blocks(7)))) # (\Add26~1_combout\ & (!blocks(6))) ) ) ) # ( 
-- \Add26~0_combout\ & ( !\blocks[5]~DUPLICATE_q\ & ( (!blocks(4)) # (!\Add26~1_combout\) ) ) ) # ( !\Add26~0_combout\ & ( !\blocks[5]~DUPLICATE_q\ & ( (!\Add26~1_combout\ & ((!blocks(7)))) # (\Add26~1_combout\ & (!blocks(6))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011001100111111111010101011110000110011000000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(4),
	datab => ALT_INV_blocks(6),
	datac => ALT_INV_blocks(7),
	datad => \ALT_INV_Add26~1_combout\,
	datae => \ALT_INV_Add26~0_combout\,
	dataf => \ALT_INV_blocks[5]~DUPLICATE_q\,
	combout => \rtl~15_combout\);

-- Location: LABCELL_X22_Y41_N15
\Decoder2~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~16_combout\ = ( !\find_block_index~2_combout\ & ( \find_block_index~21_combout\ & ( (!\find_block_index~20_combout\ & (\find_block_index~22_combout\ & (!\find_block_index~19_combout\ & \find_block_index~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~20_combout\,
	datab => \ALT_INV_find_block_index~22_combout\,
	datac => \ALT_INV_find_block_index~19_combout\,
	datad => \ALT_INV_find_block_index~3_combout\,
	datae => \ALT_INV_find_block_index~2_combout\,
	dataf => \ALT_INV_find_block_index~21_combout\,
	combout => \Decoder2~16_combout\);

-- Location: LABCELL_X22_Y37_N24
\Decoder1~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder1~16_combout\ = ( \find_block_index~13_combout\ & ( !\find_block_index~12_combout\ & ( (\find_block_index~18_combout\ & (!\find_block_index~11_combout\ & (!\find_block_index~14_combout\ & \find_block_index~17_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~18_combout\,
	datab => \ALT_INV_find_block_index~11_combout\,
	datac => \ALT_INV_find_block_index~14_combout\,
	datad => \ALT_INV_find_block_index~17_combout\,
	datae => \ALT_INV_find_block_index~13_combout\,
	dataf => \ALT_INV_find_block_index~12_combout\,
	combout => \Decoder1~16_combout\);

-- Location: MLABCELL_X25_Y39_N30
\Decoder3~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~16_combout\ = ( !\find_block_index~25_combout\ & ( \find_block_index~27_combout\ & ( (!\find_block_index~26_combout\ & (\find_block_index~30_combout\ & (\find_block_index~29_combout\ & !\find_block_index~28_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~26_combout\,
	datab => \ALT_INV_find_block_index~30_combout\,
	datac => \ALT_INV_find_block_index~29_combout\,
	datad => \ALT_INV_find_block_index~28_combout\,
	datae => \ALT_INV_find_block_index~25_combout\,
	dataf => \ALT_INV_find_block_index~27_combout\,
	combout => \Decoder3~16_combout\);

-- Location: MLABCELL_X25_Y39_N0
\blocks~59\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~59_combout\ = ( \Decoder3~16_combout\ & ( !\LessThan11~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_LessThan11~0_combout\,
	dataf => \ALT_INV_Decoder3~16_combout\,
	combout => \blocks~59_combout\);

-- Location: LABCELL_X27_Y38_N57
\Decoder0~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder0~18_combout\ = (!\Add3~1_combout\ & (\Add3~0_combout\ & !\Add3~2_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000000000010100000000000001010000000000000101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add3~1_combout\,
	datac => \ALT_INV_Add3~0_combout\,
	datad => \ALT_INV_Add3~2_combout\,
	combout => \Decoder0~18_combout\);

-- Location: LABCELL_X27_Y38_N27
\blocks~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~56_combout\ = ( \Decoder0~1_combout\ & ( (ball_horizontal_speed(1) & ((!ball_col(3)) # ((!\Decoder0~18_combout\) # (ball_col(4))))) ) ) # ( !\Decoder0~1_combout\ & ( ball_horizontal_speed(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111011110000000011101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_ball_col(3),
	datab => \ALT_INV_Decoder0~18_combout\,
	datac => ALT_INV_ball_col(4),
	datad => ALT_INV_ball_horizontal_speed(1),
	dataf => \ALT_INV_Decoder0~1_combout\,
	combout => \blocks~56_combout\);

-- Location: LABCELL_X22_Y37_N12
\blocks~60\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~60_combout\ = ( \blocks~59_combout\ & ( \blocks~56_combout\ ) ) # ( !\blocks~59_combout\ & ( \blocks~56_combout\ & ( \blocks[11]~DUPLICATE_q\ ) ) ) # ( \blocks~59_combout\ & ( !\blocks~56_combout\ ) ) # ( !\blocks~59_combout\ & ( 
-- !\blocks~56_combout\ & ( (((\Decoder1~16_combout\ & \blocks~6_combout\)) # (ball_horizontal_speed(1))) # (\blocks[11]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011111111111111111111111111100110011001100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Decoder1~16_combout\,
	datab => \ALT_INV_blocks[11]~DUPLICATE_q\,
	datac => \ALT_INV_blocks~6_combout\,
	datad => ALT_INV_ball_horizontal_speed(1),
	datae => \ALT_INV_blocks~59_combout\,
	dataf => \ALT_INV_blocks~56_combout\,
	combout => \blocks~60_combout\);

-- Location: FF_X16_Y37_N41
\blocks[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks~58_combout\,
	asdata => \blocks~60_combout\,
	clrn => \rst_n~input_o\,
	sclr => \result~12_combout\,
	sload => ALT_INV_ball_vertical_speed(1),
	ena => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => blocks(11));

-- Location: LABCELL_X22_Y37_N6
\blocks~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~57_combout\ = ( !\blocks~56_combout\ & ( ((\Decoder1~16_combout\ & \blocks~6_combout\)) # (ball_horizontal_speed(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011100110111001101110011011100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Decoder1~16_combout\,
	datab => ALT_INV_ball_horizontal_speed(1),
	datac => \ALT_INV_blocks~6_combout\,
	dataf => \ALT_INV_blocks~56_combout\,
	combout => \blocks~57_combout\);

-- Location: LABCELL_X16_Y37_N39
\blocks~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~58_combout\ = ( \blocks~57_combout\ & ( !\blocks~4_combout\ ) ) # ( !\blocks~57_combout\ & ( (!\blocks~4_combout\ & (((!\blocks~2_combout\ & \Decoder2~16_combout\)) # (blocks(11)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100011001100000010001100110011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks~2_combout\,
	datab => \ALT_INV_blocks~4_combout\,
	datac => \ALT_INV_Decoder2~16_combout\,
	datad => ALT_INV_blocks(11),
	dataf => \ALT_INV_blocks~57_combout\,
	combout => \blocks~58_combout\);

-- Location: FF_X16_Y37_N40
\blocks[11]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks~58_combout\,
	asdata => \blocks~60_combout\,
	clrn => \rst_n~input_o\,
	sclr => \result~12_combout\,
	sload => ALT_INV_ball_vertical_speed(1),
	ena => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \blocks[11]~DUPLICATE_q\);

-- Location: MLABCELL_X21_Y37_N12
\Decoder1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder1~17_combout\ = ( \find_block_index~11_combout\ & ( !\find_block_index~14_combout\ & ( (!\find_block_index~12_combout\ & (\find_block_index~13_combout\ & (\find_block_index~17_combout\ & \find_block_index~18_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~12_combout\,
	datab => \ALT_INV_find_block_index~13_combout\,
	datac => \ALT_INV_find_block_index~17_combout\,
	datad => \ALT_INV_find_block_index~18_combout\,
	datae => \ALT_INV_find_block_index~11_combout\,
	dataf => \ALT_INV_find_block_index~14_combout\,
	combout => \Decoder1~17_combout\);

-- Location: LABCELL_X16_Y36_N36
\Decoder0~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder0~19_combout\ = ( \Decoder0~2_combout\ & ( \Decoder0~18_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_Decoder0~2_combout\,
	dataf => \ALT_INV_Decoder0~18_combout\,
	combout => \Decoder0~19_combout\);

-- Location: LABCELL_X16_Y37_N21
\blocks~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~61_combout\ = ( \Decoder0~19_combout\ & ( ((\blocks~6_combout\ & \Decoder1~17_combout\)) # (ball_horizontal_speed(1)) ) ) # ( !\Decoder0~19_combout\ & ( (!ball_horizontal_speed(1) & (\blocks~6_combout\ & \Decoder1~17_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101001010101010111110101010101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_ball_horizontal_speed(1),
	datac => \ALT_INV_blocks~6_combout\,
	datad => \ALT_INV_Decoder1~17_combout\,
	dataf => \ALT_INV_Decoder0~19_combout\,
	combout => \blocks~61_combout\);

-- Location: MLABCELL_X25_Y39_N42
\Decoder3~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~17_combout\ = ( \find_block_index~25_combout\ & ( !\find_block_index~26_combout\ & ( (\find_block_index~29_combout\ & (\find_block_index~27_combout\ & (!\find_block_index~28_combout\ & \find_block_index~30_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000001000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~29_combout\,
	datab => \ALT_INV_find_block_index~27_combout\,
	datac => \ALT_INV_find_block_index~28_combout\,
	datad => \ALT_INV_find_block_index~30_combout\,
	datae => \ALT_INV_find_block_index~25_combout\,
	dataf => \ALT_INV_find_block_index~26_combout\,
	combout => \Decoder3~17_combout\);

-- Location: MLABCELL_X25_Y39_N3
\blocks~63\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~63_combout\ = ( \Decoder3~17_combout\ & ( !\LessThan11~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_LessThan11~0_combout\,
	dataf => \ALT_INV_Decoder3~17_combout\,
	combout => \blocks~63_combout\);

-- Location: LABCELL_X16_Y37_N0
\blocks~64\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~64_combout\ = ( ball_horizontal_speed(1) & ( \blocks~63_combout\ ) ) # ( !ball_horizontal_speed(1) & ( \blocks~63_combout\ ) ) # ( ball_horizontal_speed(1) & ( !\blocks~63_combout\ & ( (\Decoder0~19_combout\) # (blocks(10)) ) ) ) # ( 
-- !ball_horizontal_speed(1) & ( !\blocks~63_combout\ & ( ((\Decoder1~17_combout\ & \blocks~6_combout\)) # (blocks(10)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101110111001111110011111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Decoder1~17_combout\,
	datab => ALT_INV_blocks(10),
	datac => \ALT_INV_Decoder0~19_combout\,
	datad => \ALT_INV_blocks~6_combout\,
	datae => ALT_INV_ball_horizontal_speed(1),
	dataf => \ALT_INV_blocks~63_combout\,
	combout => \blocks~64_combout\);

-- Location: FF_X16_Y37_N32
\blocks[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks~62_combout\,
	asdata => \blocks~64_combout\,
	clrn => \rst_n~input_o\,
	sclr => \result~12_combout\,
	sload => ALT_INV_ball_vertical_speed(1),
	ena => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => blocks(10));

-- Location: LABCELL_X22_Y41_N24
\Decoder2~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~17_combout\ = ( \find_block_index~19_combout\ & ( !\find_block_index~20_combout\ & ( (\find_block_index~22_combout\ & (\find_block_index~21_combout\ & (!\find_block_index~2_combout\ & \find_block_index~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000001000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~22_combout\,
	datab => \ALT_INV_find_block_index~21_combout\,
	datac => \ALT_INV_find_block_index~2_combout\,
	datad => \ALT_INV_find_block_index~3_combout\,
	datae => \ALT_INV_find_block_index~19_combout\,
	dataf => \ALT_INV_find_block_index~20_combout\,
	combout => \Decoder2~17_combout\);

-- Location: LABCELL_X16_Y37_N30
\blocks~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~62_combout\ = ( \Decoder2~17_combout\ & ( (!\blocks~4_combout\ & ((!\blocks~2_combout\) # ((blocks(10)) # (\blocks~61_combout\)))) ) ) # ( !\Decoder2~17_combout\ & ( (!\blocks~4_combout\ & ((blocks(10)) # (\blocks~61_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110011001100000011001100110010001100110011001000110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks~2_combout\,
	datab => \ALT_INV_blocks~4_combout\,
	datac => \ALT_INV_blocks~61_combout\,
	datad => ALT_INV_blocks(10),
	dataf => \ALT_INV_Decoder2~17_combout\,
	combout => \blocks~62_combout\);

-- Location: FF_X16_Y37_N31
\blocks[10]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks~62_combout\,
	asdata => \blocks~64_combout\,
	clrn => \rst_n~input_o\,
	sclr => \result~12_combout\,
	sload => ALT_INV_ball_vertical_speed(1),
	ena => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \blocks[10]~DUPLICATE_q\);

-- Location: MLABCELL_X21_Y41_N57
\Decoder2~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~19_combout\ = ( !\find_block_index~2_combout\ & ( \find_block_index~19_combout\ & ( (\find_block_index~22_combout\ & (\find_block_index~20_combout\ & (\find_block_index~3_combout\ & \find_block_index~21_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~22_combout\,
	datab => \ALT_INV_find_block_index~20_combout\,
	datac => \ALT_INV_find_block_index~3_combout\,
	datad => \ALT_INV_find_block_index~21_combout\,
	datae => \ALT_INV_find_block_index~2_combout\,
	dataf => \ALT_INV_find_block_index~19_combout\,
	combout => \Decoder2~19_combout\);

-- Location: MLABCELL_X25_Y38_N36
\Decoder1~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder1~19_combout\ = ( \find_block_index~13_combout\ & ( \find_block_index~11_combout\ & ( (\find_block_index~12_combout\ & (\find_block_index~17_combout\ & (!\find_block_index~14_combout\ & \find_block_index~18_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~12_combout\,
	datab => \ALT_INV_find_block_index~17_combout\,
	datac => \ALT_INV_find_block_index~14_combout\,
	datad => \ALT_INV_find_block_index~18_combout\,
	datae => \ALT_INV_find_block_index~13_combout\,
	dataf => \ALT_INV_find_block_index~11_combout\,
	combout => \Decoder1~19_combout\);

-- Location: LABCELL_X27_Y38_N6
\Decoder0~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder0~22_combout\ = ( \Decoder0~5_combout\ & ( \Decoder0~18_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Decoder0~18_combout\,
	dataf => \ALT_INV_Decoder0~5_combout\,
	combout => \Decoder0~22_combout\);

-- Location: MLABCELL_X25_Y38_N9
\blocks~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~69_combout\ = ( \Decoder0~22_combout\ & ( ((\Decoder1~19_combout\ & \blocks~6_combout\)) # (ball_horizontal_speed(1)) ) ) # ( !\Decoder0~22_combout\ & ( (\Decoder1~19_combout\ & (\blocks~6_combout\ & !ball_horizontal_speed(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000000000001010000000000000101111111110000010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Decoder1~19_combout\,
	datac => \ALT_INV_blocks~6_combout\,
	datad => ALT_INV_ball_horizontal_speed(1),
	dataf => \ALT_INV_Decoder0~22_combout\,
	combout => \blocks~69_combout\);

-- Location: LABCELL_X16_Y37_N33
\blocks~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~70_combout\ = ( \blocks~69_combout\ & ( !\blocks~4_combout\ ) ) # ( !\blocks~69_combout\ & ( (!\blocks~4_combout\ & (((!\blocks~2_combout\ & \Decoder2~19_combout\)) # (blocks(8)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100011001100000010001100110011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks~2_combout\,
	datab => \ALT_INV_blocks~4_combout\,
	datac => \ALT_INV_Decoder2~19_combout\,
	datad => ALT_INV_blocks(8),
	dataf => \ALT_INV_blocks~69_combout\,
	combout => \blocks~70_combout\);

-- Location: MLABCELL_X25_Y40_N6
\Decoder3~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~19_combout\ = ( !\find_block_index~28_combout\ & ( \find_block_index~26_combout\ & ( (\find_block_index~30_combout\ & (\find_block_index~27_combout\ & (\find_block_index~25_combout\ & \find_block_index~29_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~30_combout\,
	datab => \ALT_INV_find_block_index~27_combout\,
	datac => \ALT_INV_find_block_index~25_combout\,
	datad => \ALT_INV_find_block_index~29_combout\,
	datae => \ALT_INV_find_block_index~28_combout\,
	dataf => \ALT_INV_find_block_index~26_combout\,
	combout => \Decoder3~19_combout\);

-- Location: MLABCELL_X25_Y38_N6
\blocks~71\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~71_combout\ = ( \Decoder3~19_combout\ & ( !\LessThan11~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_LessThan11~0_combout\,
	dataf => \ALT_INV_Decoder3~19_combout\,
	combout => \blocks~71_combout\);

-- Location: MLABCELL_X25_Y38_N48
\blocks~72\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~72_combout\ = ( \Decoder1~19_combout\ & ( blocks(8) ) ) # ( !\Decoder1~19_combout\ & ( blocks(8) ) ) # ( \Decoder1~19_combout\ & ( !blocks(8) & ( ((!ball_horizontal_speed(1) & ((\blocks~6_combout\))) # (ball_horizontal_speed(1) & 
-- (\Decoder0~22_combout\))) # (\blocks~71_combout\) ) ) ) # ( !\Decoder1~19_combout\ & ( !blocks(8) & ( ((\Decoder0~22_combout\ & ball_horizontal_speed(1))) # (\blocks~71_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111111111001101011111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Decoder0~22_combout\,
	datab => \ALT_INV_blocks~6_combout\,
	datac => ALT_INV_ball_horizontal_speed(1),
	datad => \ALT_INV_blocks~71_combout\,
	datae => \ALT_INV_Decoder1~19_combout\,
	dataf => ALT_INV_blocks(8),
	combout => \blocks~72_combout\);

-- Location: FF_X16_Y37_N34
\blocks[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks~70_combout\,
	asdata => \blocks~72_combout\,
	clrn => \rst_n~input_o\,
	sclr => \result~12_combout\,
	sload => ALT_INV_ball_vertical_speed(1),
	ena => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => blocks(8));

-- Location: LABCELL_X22_Y41_N27
\Decoder2~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~18_combout\ = ( \find_block_index~20_combout\ & ( !\find_block_index~19_combout\ & ( (\find_block_index~22_combout\ & (\find_block_index~21_combout\ & (\find_block_index~3_combout\ & !\find_block_index~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~22_combout\,
	datab => \ALT_INV_find_block_index~21_combout\,
	datac => \ALT_INV_find_block_index~3_combout\,
	datad => \ALT_INV_find_block_index~2_combout\,
	datae => \ALT_INV_find_block_index~20_combout\,
	dataf => \ALT_INV_find_block_index~19_combout\,
	combout => \Decoder2~18_combout\);

-- Location: LABCELL_X16_Y36_N54
\Decoder0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder0~21_combout\ = ( \Decoder0~20_combout\ & ( \Decoder0~18_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_Decoder0~20_combout\,
	dataf => \ALT_INV_Decoder0~18_combout\,
	combout => \Decoder0~21_combout\);

-- Location: LABCELL_X22_Y38_N54
\Decoder1~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder1~18_combout\ = ( !\find_block_index~11_combout\ & ( \find_block_index~17_combout\ & ( (\find_block_index~12_combout\ & (\find_block_index~13_combout\ & (\find_block_index~18_combout\ & !\find_block_index~14_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~12_combout\,
	datab => \ALT_INV_find_block_index~13_combout\,
	datac => \ALT_INV_find_block_index~18_combout\,
	datad => \ALT_INV_find_block_index~14_combout\,
	datae => \ALT_INV_find_block_index~11_combout\,
	dataf => \ALT_INV_find_block_index~17_combout\,
	combout => \Decoder1~18_combout\);

-- Location: MLABCELL_X25_Y39_N45
\Decoder3~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~18_combout\ = ( \find_block_index~26_combout\ & ( !\find_block_index~25_combout\ & ( (\find_block_index~29_combout\ & (\find_block_index~27_combout\ & (\find_block_index~30_combout\ & !\find_block_index~28_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~29_combout\,
	datab => \ALT_INV_find_block_index~27_combout\,
	datac => \ALT_INV_find_block_index~30_combout\,
	datad => \ALT_INV_find_block_index~28_combout\,
	datae => \ALT_INV_find_block_index~26_combout\,
	dataf => \ALT_INV_find_block_index~25_combout\,
	combout => \Decoder3~18_combout\);

-- Location: MLABCELL_X25_Y39_N48
\blocks~67\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~67_combout\ = (!\LessThan11~0_combout\ & \Decoder3~18_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_LessThan11~0_combout\,
	datad => \ALT_INV_Decoder3~18_combout\,
	combout => \blocks~67_combout\);

-- Location: LABCELL_X16_Y37_N54
\blocks~68\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~68_combout\ = ( blocks(9) & ( \blocks~67_combout\ ) ) # ( !blocks(9) & ( \blocks~67_combout\ ) ) # ( blocks(9) & ( !\blocks~67_combout\ ) ) # ( !blocks(9) & ( !\blocks~67_combout\ & ( (!ball_horizontal_speed(1) & (((\Decoder1~18_combout\ & 
-- \blocks~6_combout\)))) # (ball_horizontal_speed(1) & (\Decoder0~21_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100011101111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Decoder0~21_combout\,
	datab => ALT_INV_ball_horizontal_speed(1),
	datac => \ALT_INV_Decoder1~18_combout\,
	datad => \ALT_INV_blocks~6_combout\,
	datae => ALT_INV_blocks(9),
	dataf => \ALT_INV_blocks~67_combout\,
	combout => \blocks~68_combout\);

-- Location: FF_X16_Y37_N38
\blocks[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks~66_combout\,
	asdata => \blocks~68_combout\,
	clrn => \rst_n~input_o\,
	sclr => \result~12_combout\,
	sload => ALT_INV_ball_vertical_speed(1),
	ena => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => blocks(9));

-- Location: LABCELL_X16_Y37_N18
\blocks~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~65_combout\ = (!ball_horizontal_speed(1) & (\blocks~6_combout\ & ((\Decoder1~18_combout\)))) # (ball_horizontal_speed(1) & (((\Decoder0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111000001010010011100000101001001110000010100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_ball_horizontal_speed(1),
	datab => \ALT_INV_blocks~6_combout\,
	datac => \ALT_INV_Decoder0~21_combout\,
	datad => \ALT_INV_Decoder1~18_combout\,
	combout => \blocks~65_combout\);

-- Location: LABCELL_X16_Y37_N36
\blocks~66\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~66_combout\ = ( \blocks~65_combout\ & ( !\blocks~4_combout\ ) ) # ( !\blocks~65_combout\ & ( (!\blocks~4_combout\ & (((!\blocks~2_combout\ & \Decoder2~18_combout\)) # (blocks(9)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100011001100000010001100110011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks~2_combout\,
	datab => \ALT_INV_blocks~4_combout\,
	datac => \ALT_INV_Decoder2~18_combout\,
	datad => ALT_INV_blocks(9),
	dataf => \ALT_INV_blocks~65_combout\,
	combout => \blocks~66_combout\);

-- Location: FF_X16_Y37_N37
\blocks[9]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks~66_combout\,
	asdata => \blocks~68_combout\,
	clrn => \rst_n~input_o\,
	sclr => \result~12_combout\,
	sload => ALT_INV_ball_vertical_speed(1),
	ena => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \blocks[9]~DUPLICATE_q\);

-- Location: LABCELL_X16_Y41_N12
\rtl~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~14_combout\ = ( \Add26~0_combout\ & ( \blocks[9]~DUPLICATE_q\ & ( (\Add26~1_combout\ & !blocks(8)) ) ) ) # ( !\Add26~0_combout\ & ( \blocks[9]~DUPLICATE_q\ & ( (!\Add26~1_combout\ & (!\blocks[11]~DUPLICATE_q\)) # (\Add26~1_combout\ & 
-- ((!\blocks[10]~DUPLICATE_q\))) ) ) ) # ( \Add26~0_combout\ & ( !\blocks[9]~DUPLICATE_q\ & ( (!\Add26~1_combout\) # (!blocks(8)) ) ) ) # ( !\Add26~0_combout\ & ( !\blocks[9]~DUPLICATE_q\ & ( (!\Add26~1_combout\ & (!\blocks[11]~DUPLICATE_q\)) # 
-- (\Add26~1_combout\ & ((!\blocks[10]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011100010111000111111111100110010111000101110000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks[11]~DUPLICATE_q\,
	datab => \ALT_INV_Add26~1_combout\,
	datac => \ALT_INV_blocks[10]~DUPLICATE_q\,
	datad => ALT_INV_blocks(8),
	datae => \ALT_INV_Add26~0_combout\,
	dataf => \ALT_INV_blocks[9]~DUPLICATE_q\,
	combout => \rtl~14_combout\);

-- Location: MLABCELL_X15_Y40_N51
\Decoder2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~1_combout\ = ( \find_block_index~21_combout\ & ( \find_block_index~2_combout\ & ( (\find_block_index~22_combout\ & (\find_block_index~3_combout\ & (!\find_block_index~20_combout\ & \find_block_index~19_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~22_combout\,
	datab => \ALT_INV_find_block_index~3_combout\,
	datac => \ALT_INV_find_block_index~20_combout\,
	datad => \ALT_INV_find_block_index~19_combout\,
	datae => \ALT_INV_find_block_index~21_combout\,
	dataf => \ALT_INV_find_block_index~2_combout\,
	combout => \Decoder2~1_combout\);

-- Location: MLABCELL_X25_Y38_N54
\Decoder0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder0~3_combout\ = ( \Decoder0~2_combout\ & ( (\Add3~0_combout\ & (!\Add3~2_combout\ & \Add3~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000001000000010000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add3~0_combout\,
	datab => \ALT_INV_Add3~2_combout\,
	datac => \ALT_INV_Add3~1_combout\,
	dataf => \ALT_INV_Decoder0~2_combout\,
	combout => \Decoder0~3_combout\);

-- Location: MLABCELL_X21_Y40_N42
\Decoder1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder1~1_combout\ = ( \find_block_index~11_combout\ & ( !\find_block_index~12_combout\ & ( (\find_block_index~13_combout\ & (\find_block_index~14_combout\ & (\find_block_index~18_combout\ & \find_block_index~17_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~13_combout\,
	datab => \ALT_INV_find_block_index~14_combout\,
	datac => \ALT_INV_find_block_index~18_combout\,
	datad => \ALT_INV_find_block_index~17_combout\,
	datae => \ALT_INV_find_block_index~11_combout\,
	dataf => \ALT_INV_find_block_index~12_combout\,
	combout => \Decoder1~1_combout\);

-- Location: MLABCELL_X21_Y40_N24
\blocks~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~11_combout\ = ( \Decoder1~1_combout\ & ( (!ball_horizontal_speed(1) & (\blocks~6_combout\)) # (ball_horizontal_speed(1) & ((\Decoder0~3_combout\))) ) ) # ( !\Decoder1~1_combout\ & ( (ball_horizontal_speed(1) & \Decoder0~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001101000111010001110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks~6_combout\,
	datab => ALT_INV_ball_horizontal_speed(1),
	datac => \ALT_INV_Decoder0~3_combout\,
	dataf => \ALT_INV_Decoder1~1_combout\,
	combout => \blocks~11_combout\);

-- Location: MLABCELL_X15_Y37_N9
\blocks~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~12_combout\ = ( \blocks~11_combout\ & ( !\blocks~4_combout\ ) ) # ( !\blocks~11_combout\ & ( (!\blocks~4_combout\ & (((!\blocks~2_combout\ & \Decoder2~1_combout\)) # (blocks(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100011001100000010001100110011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks~2_combout\,
	datab => \ALT_INV_blocks~4_combout\,
	datac => \ALT_INV_Decoder2~1_combout\,
	datad => ALT_INV_blocks(2),
	dataf => \ALT_INV_blocks~11_combout\,
	combout => \blocks~12_combout\);

-- Location: LABCELL_X23_Y39_N42
\Decoder3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~1_combout\ = ( \find_block_index~25_combout\ & ( !\find_block_index~26_combout\ & ( (\find_block_index~27_combout\ & (\find_block_index~28_combout\ & (\find_block_index~29_combout\ & \find_block_index~30_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~27_combout\,
	datab => \ALT_INV_find_block_index~28_combout\,
	datac => \ALT_INV_find_block_index~29_combout\,
	datad => \ALT_INV_find_block_index~30_combout\,
	datae => \ALT_INV_find_block_index~25_combout\,
	dataf => \ALT_INV_find_block_index~26_combout\,
	combout => \Decoder3~1_combout\);

-- Location: MLABCELL_X21_Y40_N0
\blocks~329\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~329_combout\ = ( !ball_horizontal_speed(1) & ( (!blocks(2) & ((!\Decoder3~1_combout\ & ((!\blocks~6_combout\) # ((!\Decoder1~1_combout\)))) # (\Decoder3~1_combout\ & (\LessThan11~0_combout\ & ((!\blocks~6_combout\) # (!\Decoder1~1_combout\)))))) ) 
-- ) # ( ball_horizontal_speed(1) & ( (!blocks(2) & (!\Decoder0~3_combout\ & ((!\Decoder3~1_combout\) # ((\LessThan11~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "1000100010000000100000001000000010101010101000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(2),
	datab => \ALT_INV_Decoder3~1_combout\,
	datac => \ALT_INV_Decoder0~3_combout\,
	datad => \ALT_INV_Decoder1~1_combout\,
	datae => ALT_INV_ball_horizontal_speed(1),
	dataf => \ALT_INV_LessThan11~0_combout\,
	datag => \ALT_INV_blocks~6_combout\,
	combout => \blocks~329_combout\);

-- Location: LABCELL_X16_Y37_N51
\blocks~329_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~329_wirecell_combout\ = ( !\blocks~329_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_blocks~329_combout\,
	combout => \blocks~329_wirecell_combout\);

-- Location: FF_X15_Y37_N11
\blocks[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks~12_combout\,
	asdata => \blocks~329_wirecell_combout\,
	clrn => \rst_n~input_o\,
	sclr => \result~12_combout\,
	sload => ALT_INV_ball_vertical_speed(1),
	ena => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => blocks(2));

-- Location: MLABCELL_X21_Y41_N0
\Decoder2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~0_combout\ = ( !\find_block_index~20_combout\ & ( \find_block_index~22_combout\ & ( (!\find_block_index~19_combout\ & (\find_block_index~2_combout\ & (\find_block_index~21_combout\ & \find_block_index~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~19_combout\,
	datab => \ALT_INV_find_block_index~2_combout\,
	datac => \ALT_INV_find_block_index~21_combout\,
	datad => \ALT_INV_find_block_index~3_combout\,
	datae => \ALT_INV_find_block_index~20_combout\,
	dataf => \ALT_INV_find_block_index~22_combout\,
	combout => \Decoder2~0_combout\);

-- Location: LABCELL_X19_Y36_N21
\blocks~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~5_combout\ = ( \Decoder0~1_combout\ & ( (ball_horizontal_speed(1) & (((!\Decoder0~0_combout\) # (\Add3~2_combout\)) # (ball_col(4)))) ) ) # ( !\Decoder0~1_combout\ & ( ball_horizontal_speed(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010001010101010101000101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_ball_horizontal_speed(1),
	datab => ALT_INV_ball_col(4),
	datac => \ALT_INV_Decoder0~0_combout\,
	datad => \ALT_INV_Add3~2_combout\,
	dataf => \ALT_INV_Decoder0~1_combout\,
	combout => \blocks~5_combout\);

-- Location: MLABCELL_X21_Y37_N15
\Decoder1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder1~0_combout\ = ( \find_block_index~14_combout\ & ( !\find_block_index~11_combout\ & ( (!\find_block_index~12_combout\ & (\find_block_index~13_combout\ & (\find_block_index~18_combout\ & \find_block_index~17_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~12_combout\,
	datab => \ALT_INV_find_block_index~13_combout\,
	datac => \ALT_INV_find_block_index~18_combout\,
	datad => \ALT_INV_find_block_index~17_combout\,
	datae => \ALT_INV_find_block_index~14_combout\,
	dataf => \ALT_INV_find_block_index~11_combout\,
	combout => \Decoder1~0_combout\);

-- Location: LABCELL_X13_Y37_N54
\blocks~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~7_combout\ = ( \Decoder1~0_combout\ & ( (!\blocks~5_combout\ & ((\blocks~6_combout\) # (ball_horizontal_speed(1)))) ) ) # ( !\Decoder1~0_combout\ & ( (!\blocks~5_combout\ & ball_horizontal_speed(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000101010001010100010101000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks~5_combout\,
	datab => ALT_INV_ball_horizontal_speed(1),
	datac => \ALT_INV_blocks~6_combout\,
	dataf => \ALT_INV_Decoder1~0_combout\,
	combout => \blocks~7_combout\);

-- Location: MLABCELL_X15_Y37_N48
\blocks~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~8_combout\ = ( \blocks~7_combout\ & ( !\blocks~4_combout\ ) ) # ( !\blocks~7_combout\ & ( (!\blocks~4_combout\ & (((\Decoder2~0_combout\ & !\blocks~2_combout\)) # (blocks(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000011001100010000001100110011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Decoder2~0_combout\,
	datab => \ALT_INV_blocks~4_combout\,
	datac => \ALT_INV_blocks~2_combout\,
	datad => ALT_INV_blocks(3),
	dataf => \ALT_INV_blocks~7_combout\,
	combout => \blocks~8_combout\);

-- Location: LABCELL_X24_Y38_N0
\Decoder3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~0_combout\ = ( !\find_block_index~26_combout\ & ( \find_block_index~27_combout\ & ( (\find_block_index~28_combout\ & (\find_block_index~30_combout\ & (\find_block_index~29_combout\ & !\find_block_index~25_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~28_combout\,
	datab => \ALT_INV_find_block_index~30_combout\,
	datac => \ALT_INV_find_block_index~29_combout\,
	datad => \ALT_INV_find_block_index~25_combout\,
	datae => \ALT_INV_find_block_index~26_combout\,
	dataf => \ALT_INV_find_block_index~27_combout\,
	combout => \Decoder3~0_combout\);

-- Location: LABCELL_X24_Y38_N6
\blocks~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~9_combout\ = (!\LessThan11~0_combout\ & \Decoder3~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_LessThan11~0_combout\,
	datac => \ALT_INV_Decoder3~0_combout\,
	combout => \blocks~9_combout\);

-- Location: MLABCELL_X15_Y37_N24
\blocks~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~10_combout\ = ( \Decoder1~0_combout\ & ( \blocks~9_combout\ ) ) # ( !\Decoder1~0_combout\ & ( \blocks~9_combout\ ) ) # ( \Decoder1~0_combout\ & ( !\blocks~9_combout\ & ( ((!\blocks~5_combout\ & ((\blocks~6_combout\) # (ball_horizontal_speed(1))))) 
-- # (blocks(3)) ) ) ) # ( !\Decoder1~0_combout\ & ( !\blocks~9_combout\ & ( ((ball_horizontal_speed(1) & !\blocks~5_combout\)) # (blocks(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011101010101011111110101010111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(3),
	datab => ALT_INV_ball_horizontal_speed(1),
	datac => \ALT_INV_blocks~6_combout\,
	datad => \ALT_INV_blocks~5_combout\,
	datae => \ALT_INV_Decoder1~0_combout\,
	dataf => \ALT_INV_blocks~9_combout\,
	combout => \blocks~10_combout\);

-- Location: FF_X15_Y37_N50
\blocks[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks~8_combout\,
	asdata => \blocks~10_combout\,
	clrn => \rst_n~input_o\,
	sclr => \result~12_combout\,
	sload => ALT_INV_ball_vertical_speed(1),
	ena => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => blocks(3));

-- Location: LABCELL_X18_Y37_N42
\Decoder0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder0~6_combout\ = ( \Add3~1_combout\ & ( (\Add3~0_combout\ & (\Decoder0~5_combout\ & !\Add3~2_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101000000000000010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add3~0_combout\,
	datac => \ALT_INV_Decoder0~5_combout\,
	datad => \ALT_INV_Add3~2_combout\,
	dataf => \ALT_INV_Add3~1_combout\,
	combout => \Decoder0~6_combout\);

-- Location: MLABCELL_X21_Y40_N54
\Decoder1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder1~3_combout\ = ( \find_block_index~11_combout\ & ( \find_block_index~18_combout\ & ( (\find_block_index~17_combout\ & (\find_block_index~14_combout\ & (\find_block_index~13_combout\ & \find_block_index~12_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~17_combout\,
	datab => \ALT_INV_find_block_index~14_combout\,
	datac => \ALT_INV_find_block_index~13_combout\,
	datad => \ALT_INV_find_block_index~12_combout\,
	datae => \ALT_INV_find_block_index~11_combout\,
	dataf => \ALT_INV_find_block_index~18_combout\,
	combout => \Decoder1~3_combout\);

-- Location: MLABCELL_X15_Y37_N54
\blocks~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~15_combout\ = ( \Decoder1~3_combout\ & ( (!ball_horizontal_speed(1) & (\blocks~6_combout\)) # (ball_horizontal_speed(1) & ((\Decoder0~6_combout\))) ) ) # ( !\Decoder1~3_combout\ & ( (ball_horizontal_speed(1) & \Decoder0~6_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001101000111010001110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks~6_combout\,
	datab => ALT_INV_ball_horizontal_speed(1),
	datac => \ALT_INV_Decoder0~6_combout\,
	dataf => \ALT_INV_Decoder1~3_combout\,
	combout => \blocks~15_combout\);

-- Location: MLABCELL_X21_Y41_N36
\Decoder2~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~3_combout\ = ( \find_block_index~20_combout\ & ( \find_block_index~22_combout\ & ( (\find_block_index~19_combout\ & (\find_block_index~2_combout\ & (\find_block_index~21_combout\ & \find_block_index~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~19_combout\,
	datab => \ALT_INV_find_block_index~2_combout\,
	datac => \ALT_INV_find_block_index~21_combout\,
	datad => \ALT_INV_find_block_index~3_combout\,
	datae => \ALT_INV_find_block_index~20_combout\,
	dataf => \ALT_INV_find_block_index~22_combout\,
	combout => \Decoder2~3_combout\);

-- Location: MLABCELL_X15_Y37_N21
\blocks~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~16_combout\ = ( blocks(0) & ( \Decoder2~3_combout\ & ( !\blocks~4_combout\ ) ) ) # ( !blocks(0) & ( \Decoder2~3_combout\ & ( (!\blocks~4_combout\ & ((!\blocks~2_combout\) # (\blocks~15_combout\))) ) ) ) # ( blocks(0) & ( !\Decoder2~3_combout\ & ( 
-- !\blocks~4_combout\ ) ) ) # ( !blocks(0) & ( !\Decoder2~3_combout\ & ( (\blocks~15_combout\ & !\blocks~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000111100001111000011110000010100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks~15_combout\,
	datac => \ALT_INV_blocks~4_combout\,
	datad => \ALT_INV_blocks~2_combout\,
	datae => ALT_INV_blocks(0),
	dataf => \ALT_INV_Decoder2~3_combout\,
	combout => \blocks~16_combout\);

-- Location: LABCELL_X23_Y39_N48
\Decoder3~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~3_combout\ = ( \find_block_index~25_combout\ & ( \find_block_index~27_combout\ & ( (\find_block_index~30_combout\ & (\find_block_index~29_combout\ & (\find_block_index~26_combout\ & \find_block_index~28_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~30_combout\,
	datab => \ALT_INV_find_block_index~29_combout\,
	datac => \ALT_INV_find_block_index~26_combout\,
	datad => \ALT_INV_find_block_index~28_combout\,
	datae => \ALT_INV_find_block_index~25_combout\,
	dataf => \ALT_INV_find_block_index~27_combout\,
	combout => \Decoder3~3_combout\);

-- Location: MLABCELL_X15_Y37_N0
\blocks~321\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~321_combout\ = ( !ball_horizontal_speed(1) & ( (!blocks(0) & ((!\LessThan11~0_combout\ & (!\Decoder3~3_combout\ & ((!\blocks~6_combout\) # (!\Decoder1~3_combout\)))) # (\LessThan11~0_combout\ & ((!\blocks~6_combout\) # 
-- ((!\Decoder1~3_combout\)))))) ) ) # ( ball_horizontal_speed(1) & ( (!blocks(0) & (!\Decoder0~6_combout\ & (((!\Decoder3~3_combout\)) # (\LessThan11~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "1010101010100000101000001010000000100010001000000010000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(0),
	datab => \ALT_INV_LessThan11~0_combout\,
	datac => \ALT_INV_Decoder0~6_combout\,
	datad => \ALT_INV_Decoder1~3_combout\,
	datae => ALT_INV_ball_horizontal_speed(1),
	dataf => \ALT_INV_Decoder3~3_combout\,
	datag => \ALT_INV_blocks~6_combout\,
	combout => \blocks~321_combout\);

-- Location: MLABCELL_X15_Y37_N51
\blocks~321_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~321_wirecell_combout\ = !\blocks~321_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_blocks~321_combout\,
	combout => \blocks~321_wirecell_combout\);

-- Location: FF_X15_Y37_N23
\blocks[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks~16_combout\,
	asdata => \blocks~321_wirecell_combout\,
	clrn => \rst_n~input_o\,
	sclr => \result~12_combout\,
	sload => ALT_INV_ball_vertical_speed(1),
	ena => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => blocks(0));

-- Location: LABCELL_X19_Y36_N30
\Decoder0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder0~4_combout\ = ( \Decoder0~1_combout\ & ( (!\Add3~2_combout\ & (ball_col(4) & \Decoder0~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001000100000000000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add3~2_combout\,
	datab => ALT_INV_ball_col(4),
	datad => \ALT_INV_Decoder0~0_combout\,
	dataf => \ALT_INV_Decoder0~1_combout\,
	combout => \Decoder0~4_combout\);

-- Location: MLABCELL_X21_Y40_N45
\Decoder1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder1~2_combout\ = ( \find_block_index~12_combout\ & ( !\find_block_index~11_combout\ & ( (\find_block_index~13_combout\ & (\find_block_index~14_combout\ & (\find_block_index~17_combout\ & \find_block_index~18_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~13_combout\,
	datab => \ALT_INV_find_block_index~14_combout\,
	datac => \ALT_INV_find_block_index~17_combout\,
	datad => \ALT_INV_find_block_index~18_combout\,
	datae => \ALT_INV_find_block_index~12_combout\,
	dataf => \ALT_INV_find_block_index~11_combout\,
	combout => \Decoder1~2_combout\);

-- Location: MLABCELL_X15_Y37_N57
\blocks~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~13_combout\ = ( \Decoder1~2_combout\ & ( (!ball_horizontal_speed(1) & (\blocks~6_combout\)) # (ball_horizontal_speed(1) & ((\Decoder0~4_combout\))) ) ) # ( !\Decoder1~2_combout\ & ( (ball_horizontal_speed(1) & \Decoder0~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001101000100011101110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks~6_combout\,
	datab => ALT_INV_ball_horizontal_speed(1),
	datad => \ALT_INV_Decoder0~4_combout\,
	dataf => \ALT_INV_Decoder1~2_combout\,
	combout => \blocks~13_combout\);

-- Location: MLABCELL_X21_Y41_N54
\Decoder2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~2_combout\ = ( !\find_block_index~19_combout\ & ( \find_block_index~2_combout\ & ( (\find_block_index~22_combout\ & (\find_block_index~20_combout\ & (\find_block_index~21_combout\ & \find_block_index~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~22_combout\,
	datab => \ALT_INV_find_block_index~20_combout\,
	datac => \ALT_INV_find_block_index~21_combout\,
	datad => \ALT_INV_find_block_index~3_combout\,
	datae => \ALT_INV_find_block_index~19_combout\,
	dataf => \ALT_INV_find_block_index~2_combout\,
	combout => \Decoder2~2_combout\);

-- Location: MLABCELL_X15_Y37_N12
\blocks~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~14_combout\ = ( blocks(1) & ( \Decoder2~2_combout\ & ( !\blocks~4_combout\ ) ) ) # ( !blocks(1) & ( \Decoder2~2_combout\ & ( (!\blocks~4_combout\ & ((!\blocks~2_combout\) # (\blocks~13_combout\))) ) ) ) # ( blocks(1) & ( !\Decoder2~2_combout\ & ( 
-- !\blocks~4_combout\ ) ) ) # ( !blocks(1) & ( !\Decoder2~2_combout\ & ( (\blocks~13_combout\ & !\blocks~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000111111110000000011110011000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_blocks~13_combout\,
	datac => \ALT_INV_blocks~2_combout\,
	datad => \ALT_INV_blocks~4_combout\,
	datae => ALT_INV_blocks(1),
	dataf => \ALT_INV_Decoder2~2_combout\,
	combout => \blocks~14_combout\);

-- Location: LABCELL_X23_Y39_N45
\Decoder3~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~2_combout\ = ( \find_block_index~26_combout\ & ( !\find_block_index~25_combout\ & ( (\find_block_index~27_combout\ & (\find_block_index~28_combout\ & (\find_block_index~30_combout\ & \find_block_index~29_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~27_combout\,
	datab => \ALT_INV_find_block_index~28_combout\,
	datac => \ALT_INV_find_block_index~30_combout\,
	datad => \ALT_INV_find_block_index~29_combout\,
	datae => \ALT_INV_find_block_index~26_combout\,
	dataf => \ALT_INV_find_block_index~25_combout\,
	combout => \Decoder3~2_combout\);

-- Location: FF_X15_Y37_N14
\blocks[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks~14_combout\,
	asdata => \blocks~325_wirecell_combout\,
	clrn => \rst_n~input_o\,
	sclr => \result~12_combout\,
	sload => ALT_INV_ball_vertical_speed(1),
	ena => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \blocks[1]~DUPLICATE_q\);

-- Location: MLABCELL_X15_Y37_N42
\blocks~325\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~325_combout\ = ( !ball_horizontal_speed(1) & ( (!\blocks[1]~DUPLICATE_q\ & ((!\Decoder3~2_combout\ & ((!\blocks~6_combout\) # ((!\Decoder1~2_combout\)))) # (\Decoder3~2_combout\ & (\LessThan11~0_combout\ & ((!\blocks~6_combout\) # 
-- (!\Decoder1~2_combout\)))))) ) ) # ( ball_horizontal_speed(1) & ( (!\blocks[1]~DUPLICATE_q\ & (!\Decoder0~4_combout\ & ((!\Decoder3~2_combout\) # ((\LessThan11~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "1000100011001100100000001100000010000000110000001000000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Decoder3~2_combout\,
	datab => \ALT_INV_blocks[1]~DUPLICATE_q\,
	datac => \ALT_INV_Decoder0~4_combout\,
	datad => \ALT_INV_LessThan11~0_combout\,
	datae => ALT_INV_ball_horizontal_speed(1),
	dataf => \ALT_INV_Decoder1~2_combout\,
	datag => \ALT_INV_blocks~6_combout\,
	combout => \blocks~325_combout\);

-- Location: MLABCELL_X15_Y37_N6
\blocks~325_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~325_wirecell_combout\ = ( !\blocks~325_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_blocks~325_combout\,
	combout => \blocks~325_wirecell_combout\);

-- Location: FF_X15_Y37_N13
\blocks[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks~14_combout\,
	asdata => \blocks~325_wirecell_combout\,
	clrn => \rst_n~input_o\,
	sclr => \result~12_combout\,
	sload => ALT_INV_ball_vertical_speed(1),
	ena => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => blocks(1));

-- Location: LABCELL_X16_Y41_N0
\rtl~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~16_combout\ = ( blocks(1) & ( \Add26~0_combout\ & ( (!blocks(0) & \Add26~1_combout\) ) ) ) # ( !blocks(1) & ( \Add26~0_combout\ & ( (!blocks(0)) # (!\Add26~1_combout\) ) ) ) # ( blocks(1) & ( !\Add26~0_combout\ & ( (!\Add26~1_combout\ & 
-- ((!blocks(3)))) # (\Add26~1_combout\ & (!blocks(2))) ) ) ) # ( !blocks(1) & ( !\Add26~0_combout\ & ( (!\Add26~1_combout\ & ((!blocks(3)))) # (\Add26~1_combout\ & (!blocks(2))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110010101010110011001010101011111111111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(2),
	datab => ALT_INV_blocks(3),
	datac => ALT_INV_blocks(0),
	datad => \ALT_INV_Add26~1_combout\,
	datae => ALT_INV_blocks(1),
	dataf => \ALT_INV_Add26~0_combout\,
	combout => \rtl~16_combout\);

-- Location: LABCELL_X22_Y41_N54
\Decoder2~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~20_combout\ = ( !\find_block_index~19_combout\ & ( \find_block_index~3_combout\ & ( (\find_block_index~22_combout\ & (!\find_block_index~20_combout\ & (!\find_block_index~21_combout\ & !\find_block_index~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~22_combout\,
	datab => \ALT_INV_find_block_index~20_combout\,
	datac => \ALT_INV_find_block_index~21_combout\,
	datad => \ALT_INV_find_block_index~2_combout\,
	datae => \ALT_INV_find_block_index~19_combout\,
	dataf => \ALT_INV_find_block_index~3_combout\,
	combout => \Decoder2~20_combout\);

-- Location: LABCELL_X19_Y38_N39
\Decoder0~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder0~23_combout\ = (!ball_col(4) & (\Decoder0~7_combout\ & (ball_col(3) & \Decoder0~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000000000001000000000000000100000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_ball_col(4),
	datab => \ALT_INV_Decoder0~7_combout\,
	datac => ALT_INV_ball_col(3),
	datad => \ALT_INV_Decoder0~18_combout\,
	combout => \Decoder0~23_combout\);

-- Location: MLABCELL_X21_Y37_N36
\Decoder1~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder1~20_combout\ = ( !\find_block_index~13_combout\ & ( \find_block_index~18_combout\ & ( (!\find_block_index~11_combout\ & (!\find_block_index~12_combout\ & (\find_block_index~17_combout\ & !\find_block_index~14_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~11_combout\,
	datab => \ALT_INV_find_block_index~12_combout\,
	datac => \ALT_INV_find_block_index~17_combout\,
	datad => \ALT_INV_find_block_index~14_combout\,
	datae => \ALT_INV_find_block_index~13_combout\,
	dataf => \ALT_INV_find_block_index~18_combout\,
	combout => \Decoder1~20_combout\);

-- Location: LABCELL_X19_Y41_N9
\blocks~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~73_combout\ = ( ball_horizontal_speed(1) & ( \Decoder0~23_combout\ ) ) # ( !ball_horizontal_speed(1) & ( (\Decoder1~20_combout\ & \blocks~6_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Decoder0~23_combout\,
	datab => \ALT_INV_Decoder1~20_combout\,
	datac => \ALT_INV_blocks~6_combout\,
	dataf => ALT_INV_ball_horizontal_speed(1),
	combout => \blocks~73_combout\);

-- Location: LABCELL_X19_Y41_N3
\blocks~74\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~74_combout\ = ( \blocks~73_combout\ & ( !\blocks~4_combout\ ) ) # ( !\blocks~73_combout\ & ( (!\blocks~4_combout\ & (((\Decoder2~20_combout\ & !\blocks~2_combout\)) # (blocks(15)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000010101010001000001010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks~4_combout\,
	datab => \ALT_INV_Decoder2~20_combout\,
	datac => \ALT_INV_blocks~2_combout\,
	datad => ALT_INV_blocks(15),
	dataf => \ALT_INV_blocks~73_combout\,
	combout => \blocks~74_combout\);

-- Location: LABCELL_X22_Y39_N48
\Decoder3~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~20_combout\ = ( !\find_block_index~26_combout\ & ( \find_block_index~29_combout\ & ( (!\find_block_index~25_combout\ & (!\find_block_index~28_combout\ & (\find_block_index~30_combout\ & !\find_block_index~27_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~25_combout\,
	datab => \ALT_INV_find_block_index~28_combout\,
	datac => \ALT_INV_find_block_index~30_combout\,
	datad => \ALT_INV_find_block_index~27_combout\,
	datae => \ALT_INV_find_block_index~26_combout\,
	dataf => \ALT_INV_find_block_index~29_combout\,
	combout => \Decoder3~20_combout\);

-- Location: LABCELL_X19_Y41_N18
\blocks~289\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~289_combout\ = ( !ball_horizontal_speed(1) & ( (!blocks(15) & ((!\LessThan11~0_combout\ & (!\Decoder3~20_combout\ & ((!\blocks~6_combout\) # (!\Decoder1~20_combout\)))) # (\LessThan11~0_combout\ & ((!\blocks~6_combout\) # 
-- ((!\Decoder1~20_combout\)))))) ) ) # ( ball_horizontal_speed(1) & ( (!blocks(15) & (!\Decoder0~23_combout\ & (((!\Decoder3~20_combout\)) # (\LessThan11~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "1010101010100000101000001010000000100010001000000010000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(15),
	datab => \ALT_INV_LessThan11~0_combout\,
	datac => \ALT_INV_Decoder0~23_combout\,
	datad => \ALT_INV_Decoder1~20_combout\,
	datae => ALT_INV_ball_horizontal_speed(1),
	dataf => \ALT_INV_Decoder3~20_combout\,
	datag => \ALT_INV_blocks~6_combout\,
	combout => \blocks~289_combout\);

-- Location: LABCELL_X19_Y41_N6
\blocks~289_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~289_wirecell_combout\ = ( !\blocks~289_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_blocks~289_combout\,
	combout => \blocks~289_wirecell_combout\);

-- Location: FF_X19_Y41_N5
\blocks[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks~74_combout\,
	asdata => \blocks~289_wirecell_combout\,
	clrn => \rst_n~input_o\,
	sclr => \result~12_combout\,
	sload => ALT_INV_ball_vertical_speed(1),
	ena => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => blocks(15));

-- Location: LABCELL_X19_Y38_N9
\Decoder0~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder0~24_combout\ = ( \Decoder0~9_combout\ & ( (\Decoder0~18_combout\ & !ball_col(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Decoder0~18_combout\,
	datac => ALT_INV_ball_col(4),
	dataf => \ALT_INV_Decoder0~9_combout\,
	combout => \Decoder0~24_combout\);

-- Location: MLABCELL_X21_Y40_N15
\Decoder1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder1~21_combout\ = ( \find_block_index~17_combout\ & ( !\find_block_index~12_combout\ & ( (!\find_block_index~13_combout\ & (\find_block_index~11_combout\ & (!\find_block_index~14_combout\ & \find_block_index~18_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~13_combout\,
	datab => \ALT_INV_find_block_index~11_combout\,
	datac => \ALT_INV_find_block_index~14_combout\,
	datad => \ALT_INV_find_block_index~18_combout\,
	datae => \ALT_INV_find_block_index~17_combout\,
	dataf => \ALT_INV_find_block_index~12_combout\,
	combout => \Decoder1~21_combout\);

-- Location: MLABCELL_X25_Y40_N24
\blocks~75\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~75_combout\ = ( \Decoder1~21_combout\ & ( (!ball_horizontal_speed(1) & (\blocks~6_combout\)) # (ball_horizontal_speed(1) & ((\Decoder0~24_combout\))) ) ) # ( !\Decoder1~21_combout\ & ( (\Decoder0~24_combout\ & ball_horizontal_speed(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001101010011010100110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks~6_combout\,
	datab => \ALT_INV_Decoder0~24_combout\,
	datac => ALT_INV_ball_horizontal_speed(1),
	dataf => \ALT_INV_Decoder1~21_combout\,
	combout => \blocks~75_combout\);

-- Location: MLABCELL_X25_Y39_N33
\Decoder3~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~21_combout\ = ( !\find_block_index~27_combout\ & ( \find_block_index~25_combout\ & ( (!\find_block_index~26_combout\ & (\find_block_index~30_combout\ & (!\find_block_index~28_combout\ & \find_block_index~29_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~26_combout\,
	datab => \ALT_INV_find_block_index~30_combout\,
	datac => \ALT_INV_find_block_index~28_combout\,
	datad => \ALT_INV_find_block_index~29_combout\,
	datae => \ALT_INV_find_block_index~27_combout\,
	dataf => \ALT_INV_find_block_index~25_combout\,
	combout => \Decoder3~21_combout\);

-- Location: LABCELL_X19_Y41_N48
\blocks~285\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~285_combout\ = ( !ball_horizontal_speed(1) & ( (!\blocks[14]~DUPLICATE_q\ & ((!\LessThan11~0_combout\ & (!\Decoder3~21_combout\ & ((!\blocks~6_combout\) # (!\Decoder1~21_combout\)))) # (\LessThan11~0_combout\ & ((!\blocks~6_combout\) # 
-- ((!\Decoder1~21_combout\)))))) ) ) # ( ball_horizontal_speed(1) & ( (!\blocks[14]~DUPLICATE_q\ & (!\Decoder0~24_combout\ & (((!\Decoder3~21_combout\)) # (\LessThan11~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "1010101010100000101000001010000000100010001000000010000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks[14]~DUPLICATE_q\,
	datab => \ALT_INV_LessThan11~0_combout\,
	datac => \ALT_INV_Decoder0~24_combout\,
	datad => \ALT_INV_Decoder1~21_combout\,
	datae => ALT_INV_ball_horizontal_speed(1),
	dataf => \ALT_INV_Decoder3~21_combout\,
	datag => \ALT_INV_blocks~6_combout\,
	combout => \blocks~285_combout\);

-- Location: LABCELL_X19_Y41_N0
\blocks~285_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~285_wirecell_combout\ = !\blocks~285_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_blocks~285_combout\,
	combout => \blocks~285_wirecell_combout\);

-- Location: FF_X19_Y41_N44
\blocks[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks~76_combout\,
	asdata => \blocks~285_wirecell_combout\,
	clrn => \rst_n~input_o\,
	sclr => \result~12_combout\,
	sload => ALT_INV_ball_vertical_speed(1),
	ena => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => blocks(14));

-- Location: LABCELL_X22_Y41_N48
\Decoder2~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~21_combout\ = ( !\find_block_index~20_combout\ & ( \find_block_index~3_combout\ & ( (\find_block_index~22_combout\ & (\find_block_index~19_combout\ & (!\find_block_index~2_combout\ & !\find_block_index~21_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~22_combout\,
	datab => \ALT_INV_find_block_index~19_combout\,
	datac => \ALT_INV_find_block_index~2_combout\,
	datad => \ALT_INV_find_block_index~21_combout\,
	datae => \ALT_INV_find_block_index~20_combout\,
	dataf => \ALT_INV_find_block_index~3_combout\,
	combout => \Decoder2~21_combout\);

-- Location: LABCELL_X19_Y41_N42
\blocks~76\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~76_combout\ = ( \Decoder2~21_combout\ & ( (!\blocks~4_combout\ & ((!\blocks~2_combout\) # ((blocks(14)) # (\blocks~75_combout\)))) ) ) # ( !\Decoder2~21_combout\ & ( (!\blocks~4_combout\ & ((blocks(14)) # (\blocks~75_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101010101010000010101010101010001010101010101000101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks~4_combout\,
	datab => \ALT_INV_blocks~2_combout\,
	datac => \ALT_INV_blocks~75_combout\,
	datad => ALT_INV_blocks(14),
	dataf => \ALT_INV_Decoder2~21_combout\,
	combout => \blocks~76_combout\);

-- Location: FF_X19_Y41_N43
\blocks[14]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks~76_combout\,
	asdata => \blocks~285_wirecell_combout\,
	clrn => \rst_n~input_o\,
	sclr => \result~12_combout\,
	sload => ALT_INV_ball_vertical_speed(1),
	ena => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \blocks[14]~DUPLICATE_q\);

-- Location: MLABCELL_X21_Y40_N30
\Decoder1~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder1~23_combout\ = ( !\find_block_index~14_combout\ & ( \find_block_index~17_combout\ & ( (!\find_block_index~13_combout\ & (\find_block_index~11_combout\ & (\find_block_index~18_combout\ & \find_block_index~12_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~13_combout\,
	datab => \ALT_INV_find_block_index~11_combout\,
	datac => \ALT_INV_find_block_index~18_combout\,
	datad => \ALT_INV_find_block_index~12_combout\,
	datae => \ALT_INV_find_block_index~14_combout\,
	dataf => \ALT_INV_find_block_index~17_combout\,
	combout => \Decoder1~23_combout\);

-- Location: LABCELL_X27_Y38_N24
\Decoder0~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder0~26_combout\ = ( \Decoder0~16_combout\ & ( \Decoder0~18_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Decoder0~18_combout\,
	dataf => \ALT_INV_Decoder0~16_combout\,
	combout => \Decoder0~26_combout\);

-- Location: LABCELL_X19_Y41_N36
\blocks~79\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~79_combout\ = ( \Decoder0~26_combout\ & ( ((\blocks~6_combout\ & \Decoder1~23_combout\)) # (ball_horizontal_speed(1)) ) ) # ( !\Decoder0~26_combout\ & ( (\blocks~6_combout\ & (\Decoder1~23_combout\ & !ball_horizontal_speed(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000000000110000000000000011111111110000001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_blocks~6_combout\,
	datac => \ALT_INV_Decoder1~23_combout\,
	datad => ALT_INV_ball_horizontal_speed(1),
	dataf => \ALT_INV_Decoder0~26_combout\,
	combout => \blocks~79_combout\);

-- Location: LABCELL_X19_Y42_N9
\Decoder2~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~23_combout\ = ( \find_block_index~19_combout\ & ( \find_block_index~3_combout\ & ( (!\find_block_index~21_combout\ & (\find_block_index~22_combout\ & (\find_block_index~20_combout\ & !\find_block_index~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~21_combout\,
	datab => \ALT_INV_find_block_index~22_combout\,
	datac => \ALT_INV_find_block_index~20_combout\,
	datad => \ALT_INV_find_block_index~2_combout\,
	datae => \ALT_INV_find_block_index~19_combout\,
	dataf => \ALT_INV_find_block_index~3_combout\,
	combout => \Decoder2~23_combout\);

-- Location: LABCELL_X19_Y41_N12
\blocks~80\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~80_combout\ = ( \Decoder2~23_combout\ & ( (!\blocks~4_combout\ & ((!\blocks~2_combout\) # ((blocks(12)) # (\blocks~79_combout\)))) ) ) # ( !\Decoder2~23_combout\ & ( (!\blocks~4_combout\ & ((blocks(12)) # (\blocks~79_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101010101010000010101010101010001010101010101000101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks~4_combout\,
	datab => \ALT_INV_blocks~2_combout\,
	datac => \ALT_INV_blocks~79_combout\,
	datad => ALT_INV_blocks(12),
	dataf => \ALT_INV_Decoder2~23_combout\,
	combout => \blocks~80_combout\);

-- Location: MLABCELL_X21_Y40_N48
\Decoder3~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~23_combout\ = ( !\find_block_index~27_combout\ & ( \find_block_index~30_combout\ & ( (\find_block_index~25_combout\ & (!\find_block_index~28_combout\ & (\find_block_index~26_combout\ & \find_block_index~29_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~25_combout\,
	datab => \ALT_INV_find_block_index~28_combout\,
	datac => \ALT_INV_find_block_index~26_combout\,
	datad => \ALT_INV_find_block_index~29_combout\,
	datae => \ALT_INV_find_block_index~27_combout\,
	dataf => \ALT_INV_find_block_index~30_combout\,
	combout => \Decoder3~23_combout\);

-- Location: MLABCELL_X21_Y40_N27
\blocks~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~81_combout\ = ( \Decoder3~23_combout\ & ( !\LessThan11~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_LessThan11~0_combout\,
	dataf => \ALT_INV_Decoder3~23_combout\,
	combout => \blocks~81_combout\);

-- Location: LABCELL_X19_Y41_N54
\blocks~82\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~82_combout\ = ( ball_horizontal_speed(1) & ( \Decoder0~26_combout\ ) ) # ( !ball_horizontal_speed(1) & ( \Decoder0~26_combout\ & ( (((\blocks~6_combout\ & \Decoder1~23_combout\)) # (\blocks~81_combout\)) # (blocks(12)) ) ) ) # ( 
-- ball_horizontal_speed(1) & ( !\Decoder0~26_combout\ & ( (\blocks~81_combout\) # (blocks(12)) ) ) ) # ( !ball_horizontal_speed(1) & ( !\Decoder0~26_combout\ & ( (((\blocks~6_combout\ & \Decoder1~23_combout\)) # (\blocks~81_combout\)) # (blocks(12)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011111111111001100111111111100110111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks~6_combout\,
	datab => ALT_INV_blocks(12),
	datac => \ALT_INV_Decoder1~23_combout\,
	datad => \ALT_INV_blocks~81_combout\,
	datae => ALT_INV_ball_horizontal_speed(1),
	dataf => \ALT_INV_Decoder0~26_combout\,
	combout => \blocks~82_combout\);

-- Location: FF_X19_Y41_N14
\blocks[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks~80_combout\,
	asdata => \blocks~82_combout\,
	clrn => \rst_n~input_o\,
	sclr => \result~12_combout\,
	sload => ALT_INV_ball_vertical_speed(1),
	ena => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => blocks(12));

-- Location: MLABCELL_X21_Y41_N30
\Decoder2~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~22_combout\ = ( !\find_block_index~19_combout\ & ( \find_block_index~22_combout\ & ( (!\find_block_index~21_combout\ & (\find_block_index~20_combout\ & (!\find_block_index~2_combout\ & \find_block_index~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~21_combout\,
	datab => \ALT_INV_find_block_index~20_combout\,
	datac => \ALT_INV_find_block_index~2_combout\,
	datad => \ALT_INV_find_block_index~3_combout\,
	datae => \ALT_INV_find_block_index~19_combout\,
	dataf => \ALT_INV_find_block_index~22_combout\,
	combout => \Decoder2~22_combout\);

-- Location: LABCELL_X27_Y38_N12
\Decoder0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder0~25_combout\ = ( \Decoder0~11_combout\ & ( (\Decoder0~18_combout\ & ball_col(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Decoder0~18_combout\,
	datac => ALT_INV_ball_col(3),
	dataf => \ALT_INV_Decoder0~11_combout\,
	combout => \Decoder0~25_combout\);

-- Location: LABCELL_X22_Y37_N42
\Decoder1~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder1~22_combout\ = ( !\find_block_index~13_combout\ & ( \find_block_index~12_combout\ & ( (\find_block_index~18_combout\ & (!\find_block_index~11_combout\ & (!\find_block_index~14_combout\ & \find_block_index~17_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~18_combout\,
	datab => \ALT_INV_find_block_index~11_combout\,
	datac => \ALT_INV_find_block_index~14_combout\,
	datad => \ALT_INV_find_block_index~17_combout\,
	datae => \ALT_INV_find_block_index~13_combout\,
	dataf => \ALT_INV_find_block_index~12_combout\,
	combout => \Decoder1~22_combout\);

-- Location: LABCELL_X19_Y41_N39
\blocks~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~77_combout\ = ( \Decoder1~22_combout\ & ( (!ball_horizontal_speed(1) & (\blocks~6_combout\)) # (ball_horizontal_speed(1) & ((\Decoder0~25_combout\))) ) ) # ( !\Decoder1~22_combout\ & ( (\Decoder0~25_combout\ & ball_horizontal_speed(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100110011000011110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_blocks~6_combout\,
	datac => \ALT_INV_Decoder0~25_combout\,
	datad => ALT_INV_ball_horizontal_speed(1),
	dataf => \ALT_INV_Decoder1~22_combout\,
	combout => \blocks~77_combout\);

-- Location: LABCELL_X19_Y41_N15
\blocks~78\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~78_combout\ = ( \blocks~77_combout\ & ( !\blocks~4_combout\ ) ) # ( !\blocks~77_combout\ & ( (!\blocks~4_combout\ & (((!\blocks~2_combout\ & \Decoder2~22_combout\)) # (blocks(13)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100010101010000010001010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks~4_combout\,
	datab => \ALT_INV_blocks~2_combout\,
	datac => \ALT_INV_Decoder2~22_combout\,
	datad => ALT_INV_blocks(13),
	dataf => \ALT_INV_blocks~77_combout\,
	combout => \blocks~78_combout\);

-- Location: MLABCELL_X25_Y40_N42
\Decoder3~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~22_combout\ = ( !\find_block_index~28_combout\ & ( !\find_block_index~25_combout\ & ( (\find_block_index~26_combout\ & (\find_block_index~29_combout\ & (\find_block_index~30_combout\ & !\find_block_index~27_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~26_combout\,
	datab => \ALT_INV_find_block_index~29_combout\,
	datac => \ALT_INV_find_block_index~30_combout\,
	datad => \ALT_INV_find_block_index~27_combout\,
	datae => \ALT_INV_find_block_index~28_combout\,
	dataf => \ALT_INV_find_block_index~25_combout\,
	combout => \Decoder3~22_combout\);

-- Location: LABCELL_X19_Y41_N30
\blocks~281\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~281_combout\ = ( !ball_horizontal_speed(1) & ( (!blocks(13) & ((!\Decoder1~22_combout\ & (((!\Decoder3~22_combout\) # (\LessThan11~0_combout\)))) # (\Decoder1~22_combout\ & (!\blocks~6_combout\ & ((!\Decoder3~22_combout\) # 
-- (\LessThan11~0_combout\)))))) ) ) # ( ball_horizontal_speed(1) & ( ((!blocks(13) & (!\Decoder0~25_combout\ & ((!\Decoder3~22_combout\) # (\LessThan11~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "1100100011001000110000001100000000000000110010000000000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Decoder1~22_combout\,
	datab => ALT_INV_blocks(13),
	datac => \ALT_INV_Decoder0~25_combout\,
	datad => \ALT_INV_LessThan11~0_combout\,
	datae => ALT_INV_ball_horizontal_speed(1),
	dataf => \ALT_INV_Decoder3~22_combout\,
	datag => \ALT_INV_blocks~6_combout\,
	combout => \blocks~281_combout\);

-- Location: LABCELL_X19_Y41_N45
\blocks~281_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~281_wirecell_combout\ = !\blocks~281_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_blocks~281_combout\,
	combout => \blocks~281_wirecell_combout\);

-- Location: FF_X19_Y41_N17
\blocks[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks~78_combout\,
	asdata => \blocks~281_wirecell_combout\,
	clrn => \rst_n~input_o\,
	sclr => \result~12_combout\,
	sload => ALT_INV_ball_vertical_speed(1),
	ena => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => blocks(13));

-- Location: LABCELL_X16_Y41_N30
\rtl~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~13_combout\ = ( blocks(13) & ( \Add26~0_combout\ & ( (\Add26~1_combout\ & !blocks(12)) ) ) ) # ( !blocks(13) & ( \Add26~0_combout\ & ( (!\Add26~1_combout\) # (!blocks(12)) ) ) ) # ( blocks(13) & ( !\Add26~0_combout\ & ( (!\Add26~1_combout\ & 
-- (!blocks(15))) # (\Add26~1_combout\ & ((!\blocks[14]~DUPLICATE_q\))) ) ) ) # ( !blocks(13) & ( !\Add26~0_combout\ & ( (!\Add26~1_combout\ & (!blocks(15))) # (\Add26~1_combout\ & ((!\blocks[14]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011100010111000101110001011100011111111110011000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(15),
	datab => \ALT_INV_Add26~1_combout\,
	datac => \ALT_INV_blocks[14]~DUPLICATE_q\,
	datad => ALT_INV_blocks(12),
	datae => ALT_INV_blocks(13),
	dataf => \ALT_INV_Add26~0_combout\,
	combout => \rtl~13_combout\);

-- Location: LABCELL_X16_Y41_N24
\Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux3~0_combout\ = ( \Add28~0_combout\ & ( \Add28~1_combout\ & ( \rtl~14_combout\ ) ) ) # ( !\Add28~0_combout\ & ( \Add28~1_combout\ & ( \rtl~13_combout\ ) ) ) # ( \Add28~0_combout\ & ( !\Add28~1_combout\ & ( \rtl~16_combout\ ) ) ) # ( !\Add28~0_combout\ 
-- & ( !\Add28~1_combout\ & ( \rtl~15_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~15_combout\,
	datab => \ALT_INV_rtl~14_combout\,
	datac => \ALT_INV_rtl~16_combout\,
	datad => \ALT_INV_rtl~13_combout\,
	datae => \ALT_INV_Add28~0_combout\,
	dataf => \ALT_INV_Add28~1_combout\,
	combout => \Mux3~0_combout\);

-- Location: LABCELL_X13_Y39_N6
\Mux3~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux3~4_combout\ = ( \Add28~3_combout\ & ( \Mux3~0_combout\ & ( (!\Add28~2_combout\ & ((\Mux3~2_combout\))) # (\Add28~2_combout\ & (\Mux3~3_combout\)) ) ) ) # ( !\Add28~3_combout\ & ( \Mux3~0_combout\ & ( (!\Add28~2_combout\) # (\Mux3~1_combout\) ) ) ) # 
-- ( \Add28~3_combout\ & ( !\Mux3~0_combout\ & ( (!\Add28~2_combout\ & ((\Mux3~2_combout\))) # (\Add28~2_combout\ & (\Mux3~3_combout\)) ) ) ) # ( !\Add28~3_combout\ & ( !\Mux3~0_combout\ & ( (\Add28~2_combout\ & \Mux3~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000110110001101110101010111111110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add28~2_combout\,
	datab => \ALT_INV_Mux3~3_combout\,
	datac => \ALT_INV_Mux3~2_combout\,
	datad => \ALT_INV_Mux3~1_combout\,
	datae => \ALT_INV_Add28~3_combout\,
	dataf => \ALT_INV_Mux3~0_combout\,
	combout => \Mux3~4_combout\);

-- Location: LABCELL_X22_Y39_N3
\find_block_index~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \find_block_index~25_combout\ = ( \Add26~1_combout\ & ( (\Mux3~4_combout\ & \find_block_index~24_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Mux3~4_combout\,
	datad => \ALT_INV_find_block_index~24_combout\,
	dataf => \ALT_INV_Add26~1_combout\,
	combout => \find_block_index~25_combout\);

-- Location: LABCELL_X23_Y39_N30
\Decoder3~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~9_combout\ = ( \find_block_index~27_combout\ & ( !\find_block_index~30_combout\ & ( (\find_block_index~25_combout\ & (\find_block_index~29_combout\ & (!\find_block_index~26_combout\ & \find_block_index~28_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000001000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~25_combout\,
	datab => \ALT_INV_find_block_index~29_combout\,
	datac => \ALT_INV_find_block_index~26_combout\,
	datad => \ALT_INV_find_block_index~28_combout\,
	datae => \ALT_INV_find_block_index~27_combout\,
	dataf => \ALT_INV_find_block_index~30_combout\,
	combout => \Decoder3~9_combout\);

-- Location: LABCELL_X23_Y39_N12
\blocks~305\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~305_combout\ = ( !ball_horizontal_speed(1) & ( (!blocks(34) & ((!\Decoder1~9_combout\ & (((!\Decoder3~9_combout\) # (\LessThan11~0_combout\)))) # (\Decoder1~9_combout\ & (!\blocks~6_combout\ & ((!\Decoder3~9_combout\) # 
-- (\LessThan11~0_combout\)))))) ) ) # ( ball_horizontal_speed(1) & ( ((!blocks(34) & (!\Decoder0~13_combout\ & ((!\Decoder3~9_combout\) # (\LessThan11~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "1100100000000000110000000000000011001000110010001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Decoder1~9_combout\,
	datab => ALT_INV_blocks(34),
	datac => \ALT_INV_Decoder0~13_combout\,
	datad => \ALT_INV_Decoder3~9_combout\,
	datae => ALT_INV_ball_horizontal_speed(1),
	dataf => \ALT_INV_LessThan11~0_combout\,
	datag => \ALT_INV_blocks~6_combout\,
	combout => \blocks~305_combout\);

-- Location: LABCELL_X23_Y39_N57
\blocks~305_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~305_wirecell_combout\ = ( !\blocks~305_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_blocks~305_combout\,
	combout => \blocks~305_wirecell_combout\);

-- Location: FF_X22_Y39_N1
\blocks[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks~34_combout\,
	asdata => \blocks~305_wirecell_combout\,
	clrn => \rst_n~input_o\,
	sclr => \result~12_combout\,
	sload => ALT_INV_ball_vertical_speed(1),
	ena => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => blocks(34));

-- Location: FF_X18_Y42_N40
\blocks[32]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks~41_combout\,
	asdata => \blocks~301_wirecell_combout\,
	clrn => \rst_n~input_o\,
	sclr => \result~12_combout\,
	sload => ALT_INV_ball_vertical_speed(1),
	ena => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \blocks[32]~DUPLICATE_q\);

-- Location: LABCELL_X17_Y40_N48
\Mux0~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux0~11_combout\ = ( \blocks[35]~DUPLICATE_q\ & ( \blocks[32]~DUPLICATE_q\ & ( (!ball_col(4) & (!blocks(34) & (!\ball_col[3]~DUPLICATE_q\))) # (ball_col(4) & (((\ball_col[3]~DUPLICATE_q\ & !blocks(33))))) ) ) ) # ( !\blocks[35]~DUPLICATE_q\ & ( 
-- \blocks[32]~DUPLICATE_q\ & ( (!ball_col(4) & ((!blocks(34)) # ((\ball_col[3]~DUPLICATE_q\)))) # (ball_col(4) & (((\ball_col[3]~DUPLICATE_q\ & !blocks(33))))) ) ) ) # ( \blocks[35]~DUPLICATE_q\ & ( !\blocks[32]~DUPLICATE_q\ & ( (!ball_col(4) & (!blocks(34) 
-- & (!\ball_col[3]~DUPLICATE_q\))) # (ball_col(4) & (((!\ball_col[3]~DUPLICATE_q\) # (!blocks(33))))) ) ) ) # ( !\blocks[35]~DUPLICATE_q\ & ( !\blocks[32]~DUPLICATE_q\ & ( (!ball_col(4) & ((!blocks(34)) # ((\ball_col[3]~DUPLICATE_q\)))) # (ball_col(4) & 
-- (((!\ball_col[3]~DUPLICATE_q\) # (!blocks(33))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011111110111100101100111011000010001111100011001000001110000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(34),
	datab => ALT_INV_ball_col(4),
	datac => \ALT_INV_ball_col[3]~DUPLICATE_q\,
	datad => ALT_INV_blocks(33),
	datae => \ALT_INV_blocks[35]~DUPLICATE_q\,
	dataf => \ALT_INV_blocks[32]~DUPLICATE_q\,
	combout => \Mux0~11_combout\);

-- Location: LABCELL_X17_Y40_N42
\Mux0~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux0~12_combout\ = ( blocks(45) & ( ball_col(4) & ( (!\ball_col[3]~DUPLICATE_q\ & !blocks(44)) ) ) ) # ( !blocks(45) & ( ball_col(4) & ( (!blocks(44)) # (\ball_col[3]~DUPLICATE_q\) ) ) ) # ( blocks(45) & ( !ball_col(4) & ( (!\ball_col[3]~DUPLICATE_q\ & 
-- ((!blocks(46)))) # (\ball_col[3]~DUPLICATE_q\ & (!\blocks[47]~DUPLICATE_q\)) ) ) ) # ( !blocks(45) & ( !ball_col(4) & ( (!\ball_col[3]~DUPLICATE_q\ & ((!blocks(46)))) # (\ball_col[3]~DUPLICATE_q\ & (!\blocks[47]~DUPLICATE_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111001000100111011100100010011110101111101011010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ball_col[3]~DUPLICATE_q\,
	datab => \ALT_INV_blocks[47]~DUPLICATE_q\,
	datac => ALT_INV_blocks(44),
	datad => ALT_INV_blocks(46),
	datae => ALT_INV_blocks(45),
	dataf => ALT_INV_ball_col(4),
	combout => \Mux0~12_combout\);

-- Location: LABCELL_X17_Y40_N18
\Mux0~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux0~10_combout\ = ( blocks(37) & ( ball_col(4) & ( (!\ball_col[3]~DUPLICATE_q\ & !\blocks[36]~DUPLICATE_q\) ) ) ) # ( !blocks(37) & ( ball_col(4) & ( (!\blocks[36]~DUPLICATE_q\) # (\ball_col[3]~DUPLICATE_q\) ) ) ) # ( blocks(37) & ( !ball_col(4) & ( 
-- (!\ball_col[3]~DUPLICATE_q\ & ((!\blocks[38]~DUPLICATE_q\))) # (\ball_col[3]~DUPLICATE_q\ & (!\blocks[39]~DUPLICATE_q\)) ) ) ) # ( !blocks(37) & ( !ball_col(4) & ( (!\ball_col[3]~DUPLICATE_q\ & ((!\blocks[38]~DUPLICATE_q\))) # (\ball_col[3]~DUPLICATE_q\ & 
-- (!\blocks[39]~DUPLICATE_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101001010000111110100101000011011101110111011000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ball_col[3]~DUPLICATE_q\,
	datab => \ALT_INV_blocks[36]~DUPLICATE_q\,
	datac => \ALT_INV_blocks[39]~DUPLICATE_q\,
	datad => \ALT_INV_blocks[38]~DUPLICATE_q\,
	datae => ALT_INV_blocks(37),
	dataf => ALT_INV_ball_col(4),
	combout => \Mux0~10_combout\);

-- Location: LABCELL_X18_Y40_N6
\Mux0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux0~13_combout\ = ( ball_col(4) & ( blocks(42) & ( (!\ball_col[3]~DUPLICATE_q\ & ((!\blocks[40]~DUPLICATE_q\))) # (\ball_col[3]~DUPLICATE_q\ & (!\blocks[41]~DUPLICATE_q\)) ) ) ) # ( !ball_col(4) & ( blocks(42) & ( (\ball_col[3]~DUPLICATE_q\ & 
-- !\blocks[43]~DUPLICATE_q\) ) ) ) # ( ball_col(4) & ( !blocks(42) & ( (!\ball_col[3]~DUPLICATE_q\ & ((!\blocks[40]~DUPLICATE_q\))) # (\ball_col[3]~DUPLICATE_q\ & (!\blocks[41]~DUPLICATE_q\)) ) ) ) # ( !ball_col(4) & ( !blocks(42) & ( 
-- (!\ball_col[3]~DUPLICATE_q\) # (!\blocks[43]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111001100111000101110001000110011000000001110001011100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks[41]~DUPLICATE_q\,
	datab => \ALT_INV_ball_col[3]~DUPLICATE_q\,
	datac => \ALT_INV_blocks[40]~DUPLICATE_q\,
	datad => \ALT_INV_blocks[43]~DUPLICATE_q\,
	datae => ALT_INV_ball_col(4),
	dataf => ALT_INV_blocks(42),
	combout => \Mux0~13_combout\);

-- Location: LABCELL_X18_Y38_N42
\Mux0~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux0~14_combout\ = ( \Add3~3_combout\ & ( \Mux0~13_combout\ & ( (!\Add3~1_combout\ & (\Mux0~12_combout\)) # (\Add3~1_combout\ & ((\Mux0~10_combout\))) ) ) ) # ( !\Add3~3_combout\ & ( \Mux0~13_combout\ & ( (!\Add3~1_combout\) # (\Mux0~11_combout\) ) ) ) # 
-- ( \Add3~3_combout\ & ( !\Mux0~13_combout\ & ( (!\Add3~1_combout\ & (\Mux0~12_combout\)) # (\Add3~1_combout\ & ((\Mux0~10_combout\))) ) ) ) # ( !\Add3~3_combout\ & ( !\Mux0~13_combout\ & ( (\Add3~1_combout\ & \Mux0~11_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000010100101111110111011101110110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add3~1_combout\,
	datab => \ALT_INV_Mux0~11_combout\,
	datac => \ALT_INV_Mux0~12_combout\,
	datad => \ALT_INV_Mux0~10_combout\,
	datae => \ALT_INV_Add3~3_combout\,
	dataf => \ALT_INV_Mux0~13_combout\,
	combout => \Mux0~14_combout\);

-- Location: MLABCELL_X15_Y38_N48
\Mux0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux0~5_combout\ = ( blocks(23) & ( ball_col(3) & ( (ball_col(4) & !blocks(21)) ) ) ) # ( !blocks(23) & ( ball_col(3) & ( (!ball_col(4)) # (!blocks(21)) ) ) ) # ( blocks(23) & ( !ball_col(3) & ( (!ball_col(4) & ((!blocks(22)))) # (ball_col(4) & 
-- (!blocks(20))) ) ) ) # ( !blocks(23) & ( !ball_col(3) & ( (!ball_col(4) & ((!blocks(22)))) # (ball_col(4) & (!blocks(20))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110010011100100111001001110010011111111101010100101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_ball_col(4),
	datab => ALT_INV_blocks(20),
	datac => ALT_INV_blocks(22),
	datad => ALT_INV_blocks(21),
	datae => ALT_INV_blocks(23),
	dataf => ALT_INV_ball_col(3),
	combout => \Mux0~5_combout\);

-- Location: LABCELL_X16_Y40_N36
\Mux0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux0~7_combout\ = ( \ball_col[3]~DUPLICATE_q\ & ( \blocks[30]~DUPLICATE_q\ & ( (!ball_col(4) & (!blocks(31))) # (ball_col(4) & ((!blocks(29)))) ) ) ) # ( !\ball_col[3]~DUPLICATE_q\ & ( \blocks[30]~DUPLICATE_q\ & ( (!blocks(28) & ball_col(4)) ) ) ) # ( 
-- \ball_col[3]~DUPLICATE_q\ & ( !\blocks[30]~DUPLICATE_q\ & ( (!ball_col(4) & (!blocks(31))) # (ball_col(4) & ((!blocks(29)))) ) ) ) # ( !\ball_col[3]~DUPLICATE_q\ & ( !\blocks[30]~DUPLICATE_q\ & ( (!blocks(28)) # (!ball_col(4)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111001100101010101111000000000000110011001010101011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(31),
	datab => ALT_INV_blocks(28),
	datac => ALT_INV_blocks(29),
	datad => ALT_INV_ball_col(4),
	datae => \ALT_INV_ball_col[3]~DUPLICATE_q\,
	dataf => \ALT_INV_blocks[30]~DUPLICATE_q\,
	combout => \Mux0~7_combout\);

-- Location: LABCELL_X13_Y38_N30
\Mux0~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux0~8_combout\ = ( ball_col(3) & ( ball_col(4) & ( !blocks(25) ) ) ) # ( !ball_col(3) & ( ball_col(4) & ( !blocks(24) ) ) ) # ( ball_col(3) & ( !ball_col(4) & ( !\blocks[27]~DUPLICATE_q\ ) ) ) # ( !ball_col(3) & ( !ball_col(4) & ( 
-- !\blocks[26]~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010111111110000000011110000111100001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks[26]~DUPLICATE_q\,
	datab => ALT_INV_blocks(25),
	datac => ALT_INV_blocks(24),
	datad => \ALT_INV_blocks[27]~DUPLICATE_q\,
	datae => ALT_INV_ball_col(3),
	dataf => ALT_INV_ball_col(4),
	combout => \Mux0~8_combout\);

-- Location: FF_X22_Y39_N55
\blocks[18]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks~110_combout\,
	asdata => \blocks~253_wirecell_combout\,
	clrn => \rst_n~input_o\,
	sclr => \result~12_combout\,
	sload => ALT_INV_ball_vertical_speed(1),
	ena => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \blocks[18]~DUPLICATE_q\);

-- Location: LABCELL_X17_Y36_N36
\Mux0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux0~6_combout\ = ( blocks(16) & ( blocks(17) & ( (!ball_col(4) & ((!ball_col(3) & (!\blocks[18]~DUPLICATE_q\)) # (ball_col(3) & ((!blocks(19)))))) ) ) ) # ( !blocks(16) & ( blocks(17) & ( (!ball_col(4) & ((!ball_col(3) & (!\blocks[18]~DUPLICATE_q\)) # 
-- (ball_col(3) & ((!blocks(19)))))) # (ball_col(4) & (((!ball_col(3))))) ) ) ) # ( blocks(16) & ( !blocks(17) & ( (!ball_col(4) & ((!ball_col(3) & (!\blocks[18]~DUPLICATE_q\)) # (ball_col(3) & ((!blocks(19)))))) # (ball_col(4) & (((ball_col(3))))) ) ) ) # ( 
-- !blocks(16) & ( !blocks(17) & ( ((!ball_col(3) & (!\blocks[18]~DUPLICATE_q\)) # (ball_col(3) & ((!blocks(19))))) # (ball_col(4)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111111001111101000001100111110101111110000001010000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks[18]~DUPLICATE_q\,
	datab => ALT_INV_blocks(19),
	datac => ALT_INV_ball_col(4),
	datad => ALT_INV_ball_col(3),
	datae => ALT_INV_blocks(16),
	dataf => ALT_INV_blocks(17),
	combout => \Mux0~6_combout\);

-- Location: LABCELL_X18_Y38_N0
\Mux0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux0~9_combout\ = ( \Add3~1_combout\ & ( \Mux0~6_combout\ & ( (!\Add3~3_combout\) # (\Mux0~5_combout\) ) ) ) # ( !\Add3~1_combout\ & ( \Mux0~6_combout\ & ( (!\Add3~3_combout\ & ((\Mux0~8_combout\))) # (\Add3~3_combout\ & (\Mux0~7_combout\)) ) ) ) # ( 
-- \Add3~1_combout\ & ( !\Mux0~6_combout\ & ( (\Mux0~5_combout\ & \Add3~3_combout\) ) ) ) # ( !\Add3~1_combout\ & ( !\Mux0~6_combout\ & ( (!\Add3~3_combout\ & ((\Mux0~8_combout\))) # (\Add3~3_combout\ & (\Mux0~7_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000001010000010100000011111100111111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux0~5_combout\,
	datab => \ALT_INV_Mux0~7_combout\,
	datac => \ALT_INV_Add3~3_combout\,
	datad => \ALT_INV_Mux0~8_combout\,
	datae => \ALT_INV_Add3~1_combout\,
	dataf => \ALT_INV_Mux0~6_combout\,
	combout => \Mux0~9_combout\);

-- Location: MLABCELL_X15_Y39_N54
\Mux0~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux0~16_combout\ = ( blocks(54) & ( blocks(52) & ( (ball_col(3) & ((!ball_col(4) & (!blocks(55))) # (ball_col(4) & ((!blocks(53)))))) ) ) ) # ( !blocks(54) & ( blocks(52) & ( (!ball_col(4) & ((!blocks(55)) # ((!ball_col(3))))) # (ball_col(4) & 
-- (((ball_col(3) & !blocks(53))))) ) ) ) # ( blocks(54) & ( !blocks(52) & ( (!ball_col(4) & (!blocks(55) & (ball_col(3)))) # (ball_col(4) & (((!ball_col(3)) # (!blocks(53))))) ) ) ) # ( !blocks(54) & ( !blocks(52) & ( (!ball_col(3)) # ((!ball_col(4) & 
-- (!blocks(55))) # (ball_col(4) & ((!blocks(53))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110111111000010111010101100010101101101010000000110100001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_ball_col(4),
	datab => ALT_INV_blocks(55),
	datac => ALT_INV_ball_col(3),
	datad => ALT_INV_blocks(53),
	datae => ALT_INV_blocks(54),
	dataf => ALT_INV_blocks(52),
	combout => \Mux0~16_combout\);

-- Location: FF_X16_Y38_N40
\blocks[59]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks~149_combout\,
	asdata => \blocks~205_wirecell_combout\,
	clrn => \rst_n~input_o\,
	sclr => \result~12_combout\,
	sload => ALT_INV_ball_vertical_speed(1),
	ena => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \blocks[59]~DUPLICATE_q\);

-- Location: LABCELL_X17_Y38_N24
\Mux0~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux0~15_combout\ = ( ball_col(4) & ( \blocks[59]~DUPLICATE_q\ & ( (!ball_col(3) & ((!\blocks[56]~DUPLICATE_q\))) # (ball_col(3) & (!blocks(57))) ) ) ) # ( !ball_col(4) & ( \blocks[59]~DUPLICATE_q\ & ( (!ball_col(3) & !\blocks[58]~DUPLICATE_q\) ) ) ) # ( 
-- ball_col(4) & ( !\blocks[59]~DUPLICATE_q\ & ( (!ball_col(3) & ((!\blocks[56]~DUPLICATE_q\))) # (ball_col(3) & (!blocks(57))) ) ) ) # ( !ball_col(4) & ( !\blocks[59]~DUPLICATE_q\ & ( (!\blocks[58]~DUPLICATE_q\) # (ball_col(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001111110011111011100010001011000000110000001110111000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(57),
	datab => ALT_INV_ball_col(3),
	datac => \ALT_INV_blocks[58]~DUPLICATE_q\,
	datad => \ALT_INV_blocks[56]~DUPLICATE_q\,
	datae => ALT_INV_ball_col(4),
	dataf => \ALT_INV_blocks[59]~DUPLICATE_q\,
	combout => \Mux0~15_combout\);

-- Location: FF_X16_Y39_N7
\blocks[49]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks~132_combout\,
	asdata => \blocks~134_combout\,
	clrn => \rst_n~input_o\,
	sclr => \result~12_combout\,
	sload => ALT_INV_ball_vertical_speed(1),
	ena => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \blocks[49]~DUPLICATE_q\);

-- Location: LABCELL_X17_Y36_N6
\Mux0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux0~17_combout\ = ( \blocks[50]~DUPLICATE_q\ & ( ball_col(3) & ( (!ball_col(4) & (!blocks(51))) # (ball_col(4) & ((!\blocks[49]~DUPLICATE_q\))) ) ) ) # ( !\blocks[50]~DUPLICATE_q\ & ( ball_col(3) & ( (!ball_col(4) & (!blocks(51))) # (ball_col(4) & 
-- ((!\blocks[49]~DUPLICATE_q\))) ) ) ) # ( \blocks[50]~DUPLICATE_q\ & ( !ball_col(3) & ( (!\blocks[48]~DUPLICATE_q\ & ball_col(4)) ) ) ) # ( !\blocks[50]~DUPLICATE_q\ & ( !ball_col(3) & ( (!\blocks[48]~DUPLICATE_q\) # (!ball_col(4)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111110101010000000001010101011001100111100001100110011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks[48]~DUPLICATE_q\,
	datab => ALT_INV_blocks(51),
	datac => \ALT_INV_blocks[49]~DUPLICATE_q\,
	datad => ALT_INV_ball_col(4),
	datae => \ALT_INV_blocks[50]~DUPLICATE_q\,
	dataf => ALT_INV_ball_col(3),
	combout => \Mux0~17_combout\);

-- Location: LABCELL_X18_Y38_N36
\Mux0~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux0~18_combout\ = ( \Mux0~17_combout\ & ( \Add8~0_combout\ & ( (!ball_col(5) & (\Mux0~16_combout\ & ((\Add3~1_combout\)))) # (ball_col(5) & (((\Add3~1_combout\) # (\Mux0~15_combout\)))) ) ) ) # ( !\Mux0~17_combout\ & ( \Add8~0_combout\ & ( (!ball_col(5) 
-- & (\Mux0~16_combout\ & ((\Add3~1_combout\)))) # (ball_col(5) & (((\Mux0~15_combout\ & !\Add3~1_combout\)))) ) ) ) # ( \Mux0~17_combout\ & ( !\Add8~0_combout\ & ( (!ball_col(5) & (((\Add3~1_combout\) # (\Mux0~15_combout\)))) # (ball_col(5) & 
-- (\Mux0~16_combout\ & ((\Add3~1_combout\)))) ) ) ) # ( !\Mux0~17_combout\ & ( !\Add8~0_combout\ & ( (!ball_col(5) & (((\Mux0~15_combout\ & !\Add3~1_combout\)))) # (ball_col(5) & (\Mux0~16_combout\ & ((\Add3~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000101001100001111010100000011010100000000001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux0~16_combout\,
	datab => \ALT_INV_Mux0~15_combout\,
	datac => ALT_INV_ball_col(5),
	datad => \ALT_INV_Add3~1_combout\,
	datae => \ALT_INV_Mux0~17_combout\,
	dataf => \ALT_INV_Add8~0_combout\,
	combout => \Mux0~18_combout\);

-- Location: MLABCELL_X15_Y37_N36
\Mux0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux0~1_combout\ = ( ball_col(3) & ( blocks(2) & ( (!ball_col(4) & ((!blocks(3)))) # (ball_col(4) & (!\blocks[1]~DUPLICATE_q\)) ) ) ) # ( !ball_col(3) & ( blocks(2) & ( (!blocks(0) & ball_col(4)) ) ) ) # ( ball_col(3) & ( !blocks(2) & ( (!ball_col(4) & 
-- ((!blocks(3)))) # (ball_col(4) & (!\blocks[1]~DUPLICATE_q\)) ) ) ) # ( !ball_col(3) & ( !blocks(2) & ( (!blocks(0)) # (!ball_col(4)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111110101010111100001100110000000000101010101111000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(0),
	datab => \ALT_INV_blocks[1]~DUPLICATE_q\,
	datac => ALT_INV_blocks(3),
	datad => ALT_INV_ball_col(4),
	datae => ALT_INV_ball_col(3),
	dataf => ALT_INV_blocks(2),
	combout => \Mux0~1_combout\);

-- Location: LABCELL_X16_Y38_N42
\Mux0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux0~3_combout\ = ( ball_col(4) & ( blocks(8) & ( (!\blocks[9]~DUPLICATE_q\ & ball_col(3)) ) ) ) # ( !ball_col(4) & ( blocks(8) & ( (!ball_col(3) & (!\blocks[10]~DUPLICATE_q\)) # (ball_col(3) & ((!\blocks[11]~DUPLICATE_q\))) ) ) ) # ( ball_col(4) & ( 
-- !blocks(8) & ( (!\blocks[9]~DUPLICATE_q\) # (!ball_col(3)) ) ) ) # ( !ball_col(4) & ( !blocks(8) & ( (!ball_col(3) & (!\blocks[10]~DUPLICATE_q\)) # (ball_col(3) & ((!\blocks[11]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111110100000111111001111110010101111101000000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks[10]~DUPLICATE_q\,
	datab => \ALT_INV_blocks[9]~DUPLICATE_q\,
	datac => ALT_INV_ball_col(3),
	datad => \ALT_INV_blocks[11]~DUPLICATE_q\,
	datae => ALT_INV_ball_col(4),
	dataf => ALT_INV_blocks(8),
	combout => \Mux0~3_combout\);

-- Location: LABCELL_X19_Y38_N27
\Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux0~0_combout\ = ( blocks(6) & ( ball_col(4) & ( (!ball_col(3) & (!\blocks[4]~DUPLICATE_q\)) # (ball_col(3) & ((!blocks(5)))) ) ) ) # ( !blocks(6) & ( ball_col(4) & ( (!ball_col(3) & (!\blocks[4]~DUPLICATE_q\)) # (ball_col(3) & ((!blocks(5)))) ) ) ) # ( 
-- blocks(6) & ( !ball_col(4) & ( (ball_col(3) & !blocks(7)) ) ) ) # ( !blocks(6) & ( !ball_col(4) & ( (!ball_col(3)) # (!blocks(7)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111001100001100110000000010111000101110001011100010111000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks[4]~DUPLICATE_q\,
	datab => ALT_INV_ball_col(3),
	datac => ALT_INV_blocks(5),
	datad => ALT_INV_blocks(7),
	datae => ALT_INV_blocks(6),
	dataf => ALT_INV_ball_col(4),
	combout => \Mux0~0_combout\);

-- Location: LABCELL_X19_Y41_N24
\Mux0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux0~2_combout\ = ( \ball_col[3]~DUPLICATE_q\ & ( blocks(13) & ( (!blocks(15) & !ball_col(4)) ) ) ) # ( !\ball_col[3]~DUPLICATE_q\ & ( blocks(13) & ( (!ball_col(4) & ((!blocks(14)))) # (ball_col(4) & (!blocks(12))) ) ) ) # ( \ball_col[3]~DUPLICATE_q\ & ( 
-- !blocks(13) & ( (!blocks(15)) # (ball_col(4)) ) ) ) # ( !\ball_col[3]~DUPLICATE_q\ & ( !blocks(13) & ( (!ball_col(4) & ((!blocks(14)))) # (ball_col(4) & (!blocks(12))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110000001100101011111010111111111100000011001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(15),
	datab => ALT_INV_blocks(12),
	datac => ALT_INV_ball_col(4),
	datad => ALT_INV_blocks(14),
	datae => \ALT_INV_ball_col[3]~DUPLICATE_q\,
	dataf => ALT_INV_blocks(13),
	combout => \Mux0~2_combout\);

-- Location: LABCELL_X18_Y38_N18
\Mux0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux0~4_combout\ = ( \Add3~1_combout\ & ( \Mux0~2_combout\ & ( (!\Add3~3_combout\ & (\Mux0~1_combout\)) # (\Add3~3_combout\ & ((\Mux0~0_combout\))) ) ) ) # ( !\Add3~1_combout\ & ( \Mux0~2_combout\ & ( (\Add3~3_combout\) # (\Mux0~3_combout\) ) ) ) # ( 
-- \Add3~1_combout\ & ( !\Mux0~2_combout\ & ( (!\Add3~3_combout\ & (\Mux0~1_combout\)) # (\Add3~3_combout\ & ((\Mux0~0_combout\))) ) ) ) # ( !\Add3~1_combout\ & ( !\Mux0~2_combout\ & ( (\Mux0~3_combout\ & !\Add3~3_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000010100000101111100111111001111110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux0~1_combout\,
	datab => \ALT_INV_Mux0~3_combout\,
	datac => \ALT_INV_Add3~3_combout\,
	datad => \ALT_INV_Mux0~0_combout\,
	datae => \ALT_INV_Add3~1_combout\,
	dataf => \ALT_INV_Mux0~2_combout\,
	combout => \Mux0~4_combout\);

-- Location: LABCELL_X18_Y38_N30
\Mux0~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux0~19_combout\ = ( \Mux0~18_combout\ & ( \Mux0~4_combout\ & ( (!\Add3~0_combout\ & (((\Add3~2_combout\) # (\Mux0~9_combout\)))) # (\Add3~0_combout\ & (((!\Add3~2_combout\)) # (\Mux0~14_combout\))) ) ) ) # ( !\Mux0~18_combout\ & ( \Mux0~4_combout\ & ( 
-- (!\Add3~0_combout\ & (((\Mux0~9_combout\ & !\Add3~2_combout\)))) # (\Add3~0_combout\ & (((!\Add3~2_combout\)) # (\Mux0~14_combout\))) ) ) ) # ( \Mux0~18_combout\ & ( !\Mux0~4_combout\ & ( (!\Add3~0_combout\ & (((\Add3~2_combout\) # (\Mux0~9_combout\)))) # 
-- (\Add3~0_combout\ & (\Mux0~14_combout\ & ((\Add3~2_combout\)))) ) ) ) # ( !\Mux0~18_combout\ & ( !\Mux0~4_combout\ & ( (!\Add3~0_combout\ & (((\Mux0~9_combout\ & !\Add3~2_combout\)))) # (\Add3~0_combout\ & (\Mux0~14_combout\ & ((\Add3~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000010001000010101011101101011111000100010101111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add3~0_combout\,
	datab => \ALT_INV_Mux0~14_combout\,
	datac => \ALT_INV_Mux0~9_combout\,
	datad => \ALT_INV_Add3~2_combout\,
	datae => \ALT_INV_Mux0~18_combout\,
	dataf => \ALT_INV_Mux0~4_combout\,
	combout => \Mux0~19_combout\);

-- Location: LABCELL_X17_Y38_N57
\LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan0~0_combout\ = ( !\Add1~1_sumout\ & ( (\ball_col[1]~DUPLICATE_q\ & !\Add1~5_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_ball_col[1]~DUPLICATE_q\,
	datad => \ALT_INV_Add1~5_sumout\,
	dataf => \ALT_INV_Add1~1_sumout\,
	combout => \LessThan0~0_combout\);

-- Location: LABCELL_X18_Y39_N24
\find_block_index~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \find_block_index~9_combout\ = ( \LessThan0~0_combout\ & ( \Add1~17_sumout\ & ( (!\find_block_index~8_combout\) # ((!\Mux0~19_combout\) # ((\Add1~13_sumout\ & \Add1~9_sumout\))) ) ) ) # ( !\LessThan0~0_combout\ & ( \Add1~17_sumout\ & ( 
-- (!\find_block_index~8_combout\) # ((!\Mux0~19_combout\) # (\Add1~13_sumout\)) ) ) ) # ( \LessThan0~0_combout\ & ( !\Add1~17_sumout\ & ( (!\find_block_index~8_combout\) # ((!\Mux0~19_combout\) # ((!\Add1~13_sumout\ & !\Add1~9_sumout\))) ) ) ) # ( 
-- !\LessThan0~0_combout\ & ( !\Add1~17_sumout\ & ( (!\find_block_index~8_combout\) # (!\Mux0~19_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101011111010111111101111101011111011111110111111101011111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~8_combout\,
	datab => \ALT_INV_Add1~13_sumout\,
	datac => \ALT_INV_Mux0~19_combout\,
	datad => \ALT_INV_Add1~9_sumout\,
	datae => \ALT_INV_LessThan0~0_combout\,
	dataf => \ALT_INV_Add1~17_sumout\,
	combout => \find_block_index~9_combout\);

-- Location: LABCELL_X19_Y38_N6
\Decoder0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder0~7_combout\ = ( !\find_block_index~9_combout\ & ( (!\LessThan1~0_combout\ & \Add3~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_LessThan1~0_combout\,
	datad => \ALT_INV_Add3~3_combout\,
	dataf => \ALT_INV_find_block_index~9_combout\,
	combout => \Decoder0~7_combout\);

-- Location: LABCELL_X16_Y40_N21
\Decoder0~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder0~56_combout\ = ( !ball_col(4) & ( (\Decoder0~52_combout\ & (\ball_col[3]~DUPLICATE_q\ & \Decoder0~7_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Decoder0~52_combout\,
	datac => \ALT_INV_ball_col[3]~DUPLICATE_q\,
	datad => \ALT_INV_Decoder0~7_combout\,
	dataf => ALT_INV_ball_col(4),
	combout => \Decoder0~56_combout\);

-- Location: LABCELL_X16_Y40_N48
\blocks~176\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~176_combout\ = (!ball_horizontal_speed(1) & (\blocks~6_combout\ & (\Decoder1~56_combout\))) # (ball_horizontal_speed(1) & (((\Decoder0~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010111000000100101011100000010010101110000001001010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_ball_horizontal_speed(1),
	datab => \ALT_INV_blocks~6_combout\,
	datac => \ALT_INV_Decoder1~56_combout\,
	datad => \ALT_INV_Decoder0~56_combout\,
	combout => \blocks~176_combout\);

-- Location: LABCELL_X16_Y40_N12
\blocks~177\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~177_combout\ = ( \blocks~176_combout\ & ( !\blocks~4_combout\ ) ) # ( !\blocks~176_combout\ & ( (!\blocks~4_combout\ & (((!\blocks~2_combout\ & \Decoder2~56_combout\)) # (blocks(31)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100010101010000010001010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks~4_combout\,
	datab => \ALT_INV_blocks~2_combout\,
	datac => \ALT_INV_Decoder2~56_combout\,
	datad => ALT_INV_blocks(31),
	dataf => \ALT_INV_blocks~176_combout\,
	combout => \blocks~177_combout\);

-- Location: MLABCELL_X15_Y40_N9
\Decoder3~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~56_combout\ = ( \find_block_index~30_combout\ & ( !\find_block_index~29_combout\ & ( (!\find_block_index~28_combout\ & (!\find_block_index~26_combout\ & (!\find_block_index~27_combout\ & !\find_block_index~25_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~28_combout\,
	datab => \ALT_INV_find_block_index~26_combout\,
	datac => \ALT_INV_find_block_index~27_combout\,
	datad => \ALT_INV_find_block_index~25_combout\,
	datae => \ALT_INV_find_block_index~30_combout\,
	dataf => \ALT_INV_find_block_index~29_combout\,
	combout => \Decoder3~56_combout\);

-- Location: LABCELL_X16_Y40_N24
\blocks~193\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~193_combout\ = ( !ball_horizontal_speed(1) & ( (!blocks(31) & ((!\Decoder1~56_combout\ & (((!\Decoder3~56_combout\) # (\LessThan11~0_combout\)))) # (\Decoder1~56_combout\ & (!\blocks~6_combout\ & ((!\Decoder3~56_combout\) # 
-- (\LessThan11~0_combout\)))))) ) ) # ( ball_horizontal_speed(1) & ( ((!blocks(31) & (!\Decoder0~56_combout\ & ((!\Decoder3~56_combout\) # (\LessThan11~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "1100100011001000110000001100000000000000110010000000000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Decoder1~56_combout\,
	datab => ALT_INV_blocks(31),
	datac => \ALT_INV_Decoder0~56_combout\,
	datad => \ALT_INV_LessThan11~0_combout\,
	datae => ALT_INV_ball_horizontal_speed(1),
	dataf => \ALT_INV_Decoder3~56_combout\,
	datag => \ALT_INV_blocks~6_combout\,
	combout => \blocks~193_combout\);

-- Location: LABCELL_X16_Y40_N33
\blocks~193_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~193_wirecell_combout\ = ( !\blocks~193_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_blocks~193_combout\,
	combout => \blocks~193_wirecell_combout\);

-- Location: FF_X16_Y40_N14
\blocks[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks~177_combout\,
	asdata => \blocks~193_wirecell_combout\,
	clrn => \rst_n~input_o\,
	sclr => \result~12_combout\,
	sload => ALT_INV_ball_vertical_speed(1),
	ena => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => blocks(31));

-- Location: MLABCELL_X15_Y39_N6
\Mux1~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux1~8_combout\ = ( \Add9~1_combout\ & ( blocks(28) & ( (!\Add9~0_combout\ & !blocks(29)) ) ) ) # ( !\Add9~1_combout\ & ( blocks(28) & ( (!\Add9~0_combout\ & (!blocks(31))) # (\Add9~0_combout\ & ((!blocks(30)))) ) ) ) # ( \Add9~1_combout\ & ( !blocks(28) 
-- & ( (!blocks(29)) # (\Add9~0_combout\) ) ) ) # ( !\Add9~1_combout\ & ( !blocks(28) & ( (!\Add9~0_combout\ & (!blocks(31))) # (\Add9~0_combout\ & ((!blocks(30)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101110001000111100111111001110111011100010001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(31),
	datab => \ALT_INV_Add9~0_combout\,
	datac => ALT_INV_blocks(29),
	datad => ALT_INV_blocks(30),
	datae => \ALT_INV_Add9~1_combout\,
	dataf => ALT_INV_blocks(28),
	combout => \Mux1~8_combout\);

-- Location: MLABCELL_X15_Y39_N33
\Mux1~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux1~6_combout\ = ( \Add9~1_combout\ & ( \Add9~0_combout\ & ( !blocks(20) ) ) ) # ( !\Add9~1_combout\ & ( \Add9~0_combout\ & ( !blocks(22) ) ) ) # ( \Add9~1_combout\ & ( !\Add9~0_combout\ & ( !blocks(21) ) ) ) # ( !\Add9~1_combout\ & ( !\Add9~0_combout\ 
-- & ( !blocks(23) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111111110000000011001100110011001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(20),
	datab => ALT_INV_blocks(22),
	datac => ALT_INV_blocks(23),
	datad => ALT_INV_blocks(21),
	datae => \ALT_INV_Add9~1_combout\,
	dataf => \ALT_INV_Add9~0_combout\,
	combout => \Mux1~6_combout\);

-- Location: MLABCELL_X15_Y39_N24
\Mux1~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux1~7_combout\ = ( \Add9~1_combout\ & ( \Add9~0_combout\ & ( !blocks(24) ) ) ) # ( !\Add9~1_combout\ & ( \Add9~0_combout\ & ( !blocks(26) ) ) ) # ( \Add9~1_combout\ & ( !\Add9~0_combout\ & ( !blocks(25) ) ) ) # ( !\Add9~1_combout\ & ( !\Add9~0_combout\ 
-- & ( !blocks(27) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010110011001100110011111111000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(27),
	datab => ALT_INV_blocks(25),
	datac => ALT_INV_blocks(24),
	datad => ALT_INV_blocks(26),
	datae => \ALT_INV_Add9~1_combout\,
	dataf => \ALT_INV_Add9~0_combout\,
	combout => \Mux1~7_combout\);

-- Location: MLABCELL_X15_Y39_N3
\Mux1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux1~5_combout\ = ( \Add9~1_combout\ & ( \Add9~0_combout\ & ( !blocks(16) ) ) ) # ( !\Add9~1_combout\ & ( \Add9~0_combout\ & ( !blocks(18) ) ) ) # ( \Add9~1_combout\ & ( !\Add9~0_combout\ & ( !blocks(17) ) ) ) # ( !\Add9~1_combout\ & ( !\Add9~0_combout\ 
-- & ( !blocks(19) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100111100001111000010101010101010101111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(18),
	datab => ALT_INV_blocks(19),
	datac => ALT_INV_blocks(17),
	datad => ALT_INV_blocks(16),
	datae => \ALT_INV_Add9~1_combout\,
	dataf => \ALT_INV_Add9~0_combout\,
	combout => \Mux1~5_combout\);

-- Location: LABCELL_X16_Y39_N30
\Mux1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux1~9_combout\ = ( \Add11~5_sumout\ & ( \Mux1~5_combout\ & ( (!\Add11~1_sumout\ & ((\Mux1~7_combout\))) # (\Add11~1_sumout\ & (\Mux1~8_combout\)) ) ) ) # ( !\Add11~5_sumout\ & ( \Mux1~5_combout\ & ( (!\Add11~1_sumout\) # (\Mux1~6_combout\) ) ) ) # ( 
-- \Add11~5_sumout\ & ( !\Mux1~5_combout\ & ( (!\Add11~1_sumout\ & ((\Mux1~7_combout\))) # (\Add11~1_sumout\ & (\Mux1~8_combout\)) ) ) ) # ( !\Add11~5_sumout\ & ( !\Mux1~5_combout\ & ( (\Mux1~6_combout\ & \Add11~1_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000001011111010111110011111100110000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux1~8_combout\,
	datab => \ALT_INV_Mux1~6_combout\,
	datac => \ALT_INV_Add11~1_sumout\,
	datad => \ALT_INV_Mux1~7_combout\,
	datae => \ALT_INV_Add11~5_sumout\,
	dataf => \ALT_INV_Mux1~5_combout\,
	combout => \Mux1~9_combout\);

-- Location: MLABCELL_X15_Y37_N30
\Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux1~0_combout\ = ( \Add9~1_combout\ & ( \Add9~0_combout\ & ( !blocks(0) ) ) ) # ( !\Add9~1_combout\ & ( \Add9~0_combout\ & ( !blocks(2) ) ) ) # ( \Add9~1_combout\ & ( !\Add9~0_combout\ & ( !\blocks[1]~DUPLICATE_q\ ) ) ) # ( !\Add9~1_combout\ & ( 
-- !\Add9~0_combout\ & ( !blocks(3) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111111110000000011001100110011001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(0),
	datab => ALT_INV_blocks(2),
	datac => ALT_INV_blocks(3),
	datad => \ALT_INV_blocks[1]~DUPLICATE_q\,
	datae => \ALT_INV_Add9~1_combout\,
	dataf => \ALT_INV_Add9~0_combout\,
	combout => \Mux1~0_combout\);

-- Location: FF_X16_Y37_N35
\blocks[8]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks~70_combout\,
	asdata => \blocks~72_combout\,
	clrn => \rst_n~input_o\,
	sclr => \result~12_combout\,
	sload => ALT_INV_ball_vertical_speed(1),
	ena => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \blocks[8]~DUPLICATE_q\);

-- Location: LABCELL_X16_Y37_N42
\Mux1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux1~2_combout\ = ( \Add9~1_combout\ & ( \Add9~0_combout\ & ( !\blocks[8]~DUPLICATE_q\ ) ) ) # ( !\Add9~1_combout\ & ( \Add9~0_combout\ & ( !blocks(10) ) ) ) # ( \Add9~1_combout\ & ( !\Add9~0_combout\ & ( !blocks(9) ) ) ) # ( !\Add9~1_combout\ & ( 
-- !\Add9~0_combout\ & ( !blocks(11) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000101010101010101011001100110011001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(9),
	datab => ALT_INV_blocks(10),
	datac => \ALT_INV_blocks[8]~DUPLICATE_q\,
	datad => ALT_INV_blocks(11),
	datae => \ALT_INV_Add9~1_combout\,
	dataf => \ALT_INV_Add9~0_combout\,
	combout => \Mux1~2_combout\);

-- Location: LABCELL_X16_Y37_N24
\Mux1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux1~1_combout\ = ( \Add9~1_combout\ & ( blocks(7) & ( (!\Add9~0_combout\ & (!blocks(5))) # (\Add9~0_combout\ & ((!\blocks[4]~DUPLICATE_q\))) ) ) ) # ( !\Add9~1_combout\ & ( blocks(7) & ( (!blocks(6) & \Add9~0_combout\) ) ) ) # ( \Add9~1_combout\ & ( 
-- !blocks(7) & ( (!\Add9~0_combout\ & (!blocks(5))) # (\Add9~0_combout\ & ((!\blocks[4]~DUPLICATE_q\))) ) ) ) # ( !\Add9~1_combout\ & ( !blocks(7) & ( (!blocks(6)) # (!\Add9~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111110101010110011001111000000000000101010101100110011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(6),
	datab => ALT_INV_blocks(5),
	datac => \ALT_INV_blocks[4]~DUPLICATE_q\,
	datad => \ALT_INV_Add9~0_combout\,
	datae => \ALT_INV_Add9~1_combout\,
	dataf => ALT_INV_blocks(7),
	combout => \Mux1~1_combout\);

-- Location: LABCELL_X16_Y37_N12
\Mux1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux1~3_combout\ = ( \blocks[14]~DUPLICATE_q\ & ( \Add9~0_combout\ & ( (!blocks(12) & \Add9~1_combout\) ) ) ) # ( !\blocks[14]~DUPLICATE_q\ & ( \Add9~0_combout\ & ( (!blocks(12)) # (!\Add9~1_combout\) ) ) ) # ( \blocks[14]~DUPLICATE_q\ & ( 
-- !\Add9~0_combout\ & ( (!\Add9~1_combout\ & ((!blocks(15)))) # (\Add9~1_combout\ & (!blocks(13))) ) ) ) # ( !\blocks[14]~DUPLICATE_q\ & ( !\Add9~0_combout\ & ( (!\Add9~1_combout\ & ((!blocks(15)))) # (\Add9~1_combout\ & (!blocks(13))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110000001100111111000000110011111010111110100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(12),
	datab => ALT_INV_blocks(13),
	datac => \ALT_INV_Add9~1_combout\,
	datad => ALT_INV_blocks(15),
	datae => \ALT_INV_blocks[14]~DUPLICATE_q\,
	dataf => \ALT_INV_Add9~0_combout\,
	combout => \Mux1~3_combout\);

-- Location: LABCELL_X16_Y37_N6
\Mux1~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux1~4_combout\ = ( \Add11~5_sumout\ & ( \Add11~1_sumout\ & ( \Mux1~3_combout\ ) ) ) # ( !\Add11~5_sumout\ & ( \Add11~1_sumout\ & ( \Mux1~1_combout\ ) ) ) # ( \Add11~5_sumout\ & ( !\Add11~1_sumout\ & ( \Mux1~2_combout\ ) ) ) # ( !\Add11~5_sumout\ & ( 
-- !\Add11~1_sumout\ & ( \Mux1~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux1~0_combout\,
	datab => \ALT_INV_Mux1~2_combout\,
	datac => \ALT_INV_Mux1~1_combout\,
	datad => \ALT_INV_Mux1~3_combout\,
	datae => \ALT_INV_Add11~5_sumout\,
	dataf => \ALT_INV_Add11~1_sumout\,
	combout => \Mux1~4_combout\);

-- Location: LABCELL_X16_Y39_N24
\Mux1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux1~17_combout\ = ( \Add9~0_combout\ & ( \Add9~1_combout\ & ( !blocks(52) ) ) ) # ( !\Add9~0_combout\ & ( \Add9~1_combout\ & ( !blocks(53) ) ) ) # ( \Add9~0_combout\ & ( !\Add9~1_combout\ & ( !blocks(54) ) ) ) # ( !\Add9~0_combout\ & ( !\Add9~1_combout\ 
-- & ( !blocks(55) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010110011001100110011111111000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(55),
	datab => ALT_INV_blocks(54),
	datac => ALT_INV_blocks(52),
	datad => ALT_INV_blocks(53),
	datae => \ALT_INV_Add9~0_combout\,
	dataf => \ALT_INV_Add9~1_combout\,
	combout => \Mux1~17_combout\);

-- Location: LABCELL_X16_Y39_N18
\Mux1~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux1~15_combout\ = ( \Add9~0_combout\ & ( \Add9~1_combout\ & ( !\blocks[56]~DUPLICATE_q\ ) ) ) # ( !\Add9~0_combout\ & ( \Add9~1_combout\ & ( !\blocks[57]~DUPLICATE_q\ ) ) ) # ( \Add9~0_combout\ & ( !\Add9~1_combout\ & ( !\blocks[58]~DUPLICATE_q\ ) ) ) # 
-- ( !\Add9~0_combout\ & ( !\Add9~1_combout\ & ( !blocks(59) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111111110000000011001100110011001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks[56]~DUPLICATE_q\,
	datab => \ALT_INV_blocks[57]~DUPLICATE_q\,
	datac => ALT_INV_blocks(59),
	datad => \ALT_INV_blocks[58]~DUPLICATE_q\,
	datae => \ALT_INV_Add9~0_combout\,
	dataf => \ALT_INV_Add9~1_combout\,
	combout => \Mux1~15_combout\);

-- Location: LABCELL_X16_Y39_N39
\Mux1~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux1~16_combout\ = ( \Add9~0_combout\ & ( \Add9~1_combout\ & ( !blocks(48) ) ) ) # ( !\Add9~0_combout\ & ( \Add9~1_combout\ & ( !blocks(49) ) ) ) # ( \Add9~0_combout\ & ( !\Add9~1_combout\ & ( !blocks(50) ) ) ) # ( !\Add9~0_combout\ & ( !\Add9~1_combout\ 
-- & ( !blocks(51) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111111110000000011001100110011001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(48),
	datab => ALT_INV_blocks(49),
	datac => ALT_INV_blocks(51),
	datad => ALT_INV_blocks(50),
	datae => \ALT_INV_Add9~0_combout\,
	dataf => \ALT_INV_Add9~1_combout\,
	combout => \Mux1~16_combout\);

-- Location: LABCELL_X16_Y37_N48
\Mux1~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux1~18_combout\ = ( \Add11~1_sumout\ & ( (\Mux1~17_combout\ & !\Add11~5_sumout\) ) ) # ( !\Add11~1_sumout\ & ( (!\Add11~5_sumout\ & ((\Mux1~16_combout\))) # (\Add11~5_sumout\ & (\Mux1~15_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001101010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux1~17_combout\,
	datab => \ALT_INV_Mux1~15_combout\,
	datac => \ALT_INV_Add11~5_sumout\,
	datad => \ALT_INV_Mux1~16_combout\,
	dataf => \ALT_INV_Add11~1_sumout\,
	combout => \Mux1~18_combout\);

-- Location: LABCELL_X18_Y40_N51
\Mux1~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux1~12_combout\ = ( \Add9~1_combout\ & ( \Add9~0_combout\ & ( !\blocks[40]~DUPLICATE_q\ ) ) ) # ( !\Add9~1_combout\ & ( \Add9~0_combout\ & ( !blocks(42) ) ) ) # ( \Add9~1_combout\ & ( !\Add9~0_combout\ & ( !\blocks[41]~DUPLICATE_q\ ) ) ) # ( 
-- !\Add9~1_combout\ & ( !\Add9~0_combout\ & ( !\blocks[43]~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100111111110000000011110000111100001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks[40]~DUPLICATE_q\,
	datab => \ALT_INV_blocks[43]~DUPLICATE_q\,
	datac => ALT_INV_blocks(42),
	datad => \ALT_INV_blocks[41]~DUPLICATE_q\,
	datae => \ALT_INV_Add9~1_combout\,
	dataf => \ALT_INV_Add9~0_combout\,
	combout => \Mux1~12_combout\);

-- Location: LABCELL_X17_Y40_N15
\Mux1~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux1~11_combout\ = ( \Add9~1_combout\ & ( \Add9~0_combout\ & ( !\blocks[36]~DUPLICATE_q\ ) ) ) # ( !\Add9~1_combout\ & ( \Add9~0_combout\ & ( !\blocks[38]~DUPLICATE_q\ ) ) ) # ( \Add9~1_combout\ & ( !\Add9~0_combout\ & ( !blocks(37) ) ) ) # ( 
-- !\Add9~1_combout\ & ( !\Add9~0_combout\ & ( !\blocks[39]~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000101010101010101011110000111100001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(37),
	datab => \ALT_INV_blocks[36]~DUPLICATE_q\,
	datac => \ALT_INV_blocks[38]~DUPLICATE_q\,
	datad => \ALT_INV_blocks[39]~DUPLICATE_q\,
	datae => \ALT_INV_Add9~1_combout\,
	dataf => \ALT_INV_Add9~0_combout\,
	combout => \Mux1~11_combout\);

-- Location: LABCELL_X17_Y40_N57
\Mux1~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux1~10_combout\ = ( \Add9~1_combout\ & ( \Add9~0_combout\ & ( !blocks(32) ) ) ) # ( !\Add9~1_combout\ & ( \Add9~0_combout\ & ( !blocks(34) ) ) ) # ( \Add9~1_combout\ & ( !\Add9~0_combout\ & ( !blocks(33) ) ) ) # ( !\Add9~1_combout\ & ( !\Add9~0_combout\ 
-- & ( !\blocks[35]~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000110011001100110010101010101010101111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(34),
	datab => ALT_INV_blocks(33),
	datac => ALT_INV_blocks(32),
	datad => \ALT_INV_blocks[35]~DUPLICATE_q\,
	datae => \ALT_INV_Add9~1_combout\,
	dataf => \ALT_INV_Add9~0_combout\,
	combout => \Mux1~10_combout\);

-- Location: LABCELL_X17_Y40_N9
\Mux1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux1~13_combout\ = ( \Add9~1_combout\ & ( \Add9~0_combout\ & ( !blocks(44) ) ) ) # ( !\Add9~1_combout\ & ( \Add9~0_combout\ & ( !blocks(46) ) ) ) # ( \Add9~1_combout\ & ( !\Add9~0_combout\ & ( !blocks(45) ) ) ) # ( !\Add9~1_combout\ & ( !\Add9~0_combout\ 
-- & ( !\blocks[47]~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100111111110000000011110000111100001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(44),
	datab => \ALT_INV_blocks[47]~DUPLICATE_q\,
	datac => ALT_INV_blocks(46),
	datad => ALT_INV_blocks(45),
	datae => \ALT_INV_Add9~1_combout\,
	dataf => \ALT_INV_Add9~0_combout\,
	combout => \Mux1~13_combout\);

-- Location: LABCELL_X17_Y37_N12
\Mux1~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux1~14_combout\ = ( \Mux1~10_combout\ & ( \Mux1~13_combout\ & ( (!\Add11~1_sumout\ & ((!\Add11~5_sumout\) # ((\Mux1~12_combout\)))) # (\Add11~1_sumout\ & (((\Mux1~11_combout\)) # (\Add11~5_sumout\))) ) ) ) # ( !\Mux1~10_combout\ & ( \Mux1~13_combout\ & 
-- ( (!\Add11~1_sumout\ & (\Add11~5_sumout\ & (\Mux1~12_combout\))) # (\Add11~1_sumout\ & (((\Mux1~11_combout\)) # (\Add11~5_sumout\))) ) ) ) # ( \Mux1~10_combout\ & ( !\Mux1~13_combout\ & ( (!\Add11~1_sumout\ & ((!\Add11~5_sumout\) # ((\Mux1~12_combout\)))) 
-- # (\Add11~1_sumout\ & (!\Add11~5_sumout\ & ((\Mux1~11_combout\)))) ) ) ) # ( !\Mux1~10_combout\ & ( !\Mux1~13_combout\ & ( (!\Add11~1_sumout\ & (\Add11~5_sumout\ & (\Mux1~12_combout\))) # (\Add11~1_sumout\ & (!\Add11~5_sumout\ & ((\Mux1~11_combout\)))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110100010101100111000010011010101111001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add11~1_sumout\,
	datab => \ALT_INV_Add11~5_sumout\,
	datac => \ALT_INV_Mux1~12_combout\,
	datad => \ALT_INV_Mux1~11_combout\,
	datae => \ALT_INV_Mux1~10_combout\,
	dataf => \ALT_INV_Mux1~13_combout\,
	combout => \Mux1~14_combout\);

-- Location: LABCELL_X17_Y37_N6
\Mux1~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux1~19_combout\ = ( \Mux1~18_combout\ & ( \Mux1~14_combout\ & ( ((!\Add11~9_sumout\ & ((\Mux1~4_combout\))) # (\Add11~9_sumout\ & (\Mux1~9_combout\))) # (\Add11~13_sumout\) ) ) ) # ( !\Mux1~18_combout\ & ( \Mux1~14_combout\ & ( (!\Add11~9_sumout\ & 
-- (((\Add11~13_sumout\) # (\Mux1~4_combout\)))) # (\Add11~9_sumout\ & (\Mux1~9_combout\ & ((!\Add11~13_sumout\)))) ) ) ) # ( \Mux1~18_combout\ & ( !\Mux1~14_combout\ & ( (!\Add11~9_sumout\ & (((\Mux1~4_combout\ & !\Add11~13_sumout\)))) # (\Add11~9_sumout\ & 
-- (((\Add11~13_sumout\)) # (\Mux1~9_combout\))) ) ) ) # ( !\Mux1~18_combout\ & ( !\Mux1~14_combout\ & ( (!\Add11~13_sumout\ & ((!\Add11~9_sumout\ & ((\Mux1~4_combout\))) # (\Add11~9_sumout\ & (\Mux1~9_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100000000000111010011001100011101110011000001110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux1~9_combout\,
	datab => \ALT_INV_Add11~9_sumout\,
	datac => \ALT_INV_Mux1~4_combout\,
	datad => \ALT_INV_Add11~13_sumout\,
	datae => \ALT_INV_Mux1~18_combout\,
	dataf => \ALT_INV_Mux1~14_combout\,
	combout => \Mux1~19_combout\);

-- Location: LABCELL_X18_Y37_N39
\find_block_index~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \find_block_index~15_combout\ = ( !\Update_Ball:ball_next_row[4]~q\ & ( (!\Update_Ball:ball_next_row[3]~q\ & \find_block_index~6_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Update_Ball:ball_next_row[3]~q\,
	datac => \ALT_INV_find_block_index~6_combout\,
	dataf => \ALT_INV_Update_Ball:ball_next_row[4]~q\,
	combout => \find_block_index~15_combout\);

-- Location: LABCELL_X18_Y37_N18
\find_block_index~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \find_block_index~16_combout\ = ( \Add7~5_sumout\ & ( (\Add7~1_sumout\ & !\LessThan4~0_combout\) ) ) # ( !\Add7~5_sumout\ & ( (!\Add7~1_sumout\ & \LessThan4~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add7~1_sumout\,
	datab => \ALT_INV_LessThan4~0_combout\,
	dataf => \ALT_INV_Add7~5_sumout\,
	combout => \find_block_index~16_combout\);

-- Location: LABCELL_X18_Y37_N0
\find_block_index~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \find_block_index~17_combout\ = ( \find_block_index~7_combout\ & ( (\Mux1~19_combout\ & (!\find_block_index~15_combout\ & (!\find_block_index~16_combout\ & !\Add11~9_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000000000000000100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux1~19_combout\,
	datab => \ALT_INV_find_block_index~15_combout\,
	datac => \ALT_INV_find_block_index~16_combout\,
	datad => \ALT_INV_Add11~9_sumout\,
	dataf => \ALT_INV_find_block_index~7_combout\,
	combout => \find_block_index~17_combout\);

-- Location: MLABCELL_X21_Y37_N30
\score[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \score[2]~2_combout\ = ( \find_block_index~10_combout\ & ( \Add11~1_sumout\ & ( (!ball_horizontal_speed(1) & ((!\Mux1~19_combout\) # ((!\Add9~0_combout\ & !\Add9~1_combout\)))) ) ) ) # ( !\find_block_index~10_combout\ & ( \Add11~1_sumout\ & ( 
-- !ball_horizontal_speed(1) ) ) ) # ( \find_block_index~10_combout\ & ( !\Add11~1_sumout\ & ( (!ball_horizontal_speed(1) & !\Mux1~19_combout\) ) ) ) # ( !\find_block_index~10_combout\ & ( !\Add11~1_sumout\ & ( !ball_horizontal_speed(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100000000000011110000111100001111000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add9~0_combout\,
	datab => \ALT_INV_Add9~1_combout\,
	datac => ALT_INV_ball_horizontal_speed(1),
	datad => \ALT_INV_Mux1~19_combout\,
	datae => \ALT_INV_find_block_index~10_combout\,
	dataf => \ALT_INV_Add11~1_sumout\,
	combout => \score[2]~2_combout\);

-- Location: LABCELL_X19_Y36_N9
\score[2]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \score[2]~3_combout\ = ( \Add3~2_combout\ & ( ball_col(3) & ( !ball_col(4) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_ball_col(4),
	datae => \ALT_INV_Add3~2_combout\,
	dataf => ALT_INV_ball_col(3),
	combout => \score[2]~3_combout\);

-- Location: LABCELL_X19_Y36_N24
\score[2]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \score[2]~4_combout\ = ( \find_block_index~9_combout\ & ( \score[2]~3_combout\ & ( ball_horizontal_speed(1) ) ) ) # ( !\find_block_index~9_combout\ & ( \score[2]~3_combout\ & ( (!\Add3~1_combout\ & (!\Add3~0_combout\ & (ball_horizontal_speed(1) & 
-- \Add3~3_combout\))) ) ) ) # ( \find_block_index~9_combout\ & ( !\score[2]~3_combout\ & ( ball_horizontal_speed(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000010000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add3~1_combout\,
	datab => \ALT_INV_Add3~0_combout\,
	datac => ALT_INV_ball_horizontal_speed(1),
	datad => \ALT_INV_Add3~3_combout\,
	datae => \ALT_INV_find_block_index~9_combout\,
	dataf => \ALT_INV_score[2]~3_combout\,
	combout => \score[2]~4_combout\);

-- Location: MLABCELL_X21_Y37_N3
\score[2]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \score[2]~5_combout\ = ( \find_block_index~18_combout\ & ( !\score[2]~4_combout\ ) ) # ( !\find_block_index~18_combout\ & ( !\score[2]~4_combout\ & ( ((!\score[2]~2_combout\) # (\find_block_index~14_combout\)) # (\find_block_index~17_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101111111011111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~17_combout\,
	datab => \ALT_INV_score[2]~2_combout\,
	datac => \ALT_INV_find_block_index~14_combout\,
	datae => \ALT_INV_find_block_index~18_combout\,
	dataf => \ALT_INV_score[2]~4_combout\,
	combout => \score[2]~5_combout\);

-- Location: LABCELL_X17_Y39_N54
\ball_horizontal_speed[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ball_horizontal_speed[1]~1_combout\ = ( \score[2]~5_combout\ & ( (!\Equal0~5_combout\ & ((ball_horizontal_speed(1)))) # (\Equal0~5_combout\ & (!\ball_horizontal_speed[1]~0_combout\ & !ball_horizontal_speed(1))) ) ) # ( !\score[2]~5_combout\ & ( 
-- (!\Equal0~5_combout\ & (((ball_horizontal_speed(1))))) # (\Equal0~5_combout\ & (!\ball_horizontal_speed[1]~0_combout\ & (!\score[2]~1_combout\ $ (ball_horizontal_speed(1))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100011110100000010001111010000001100111100000000110011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_score[2]~1_combout\,
	datab => \ALT_INV_ball_horizontal_speed[1]~0_combout\,
	datac => \ALT_INV_Equal0~5_combout\,
	datad => ALT_INV_ball_horizontal_speed(1),
	dataf => \ALT_INV_score[2]~5_combout\,
	combout => \ball_horizontal_speed[1]~1_combout\);

-- Location: FF_X17_Y39_N56
\ball_horizontal_speed[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ball_horizontal_speed[1]~1_combout\,
	clrn => \rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ball_horizontal_speed[1]~DUPLICATE_q\);

-- Location: LABCELL_X11_Y39_N18
\LessThan14~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan14~1_combout\ = ( !\Add6~1_sumout\ & ( (!\Add6~13_sumout\ & (!\Add6~9_sumout\ & !\Add6~5_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000101000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add6~13_sumout\,
	datac => \ALT_INV_Add6~9_sumout\,
	datad => \ALT_INV_Add6~5_sumout\,
	dataf => \ALT_INV_Add6~1_sumout\,
	combout => \LessThan14~1_combout\);

-- Location: LABCELL_X11_Y39_N24
\Add17~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add17~2_combout\ = ( \Add6~21_sumout\ & ( \Add6~17_sumout\ & ( !ball_row(4) $ (((!\ball_row[2]~DUPLICATE_q\) # ((ball_row(3) & \LessThan14~1_combout\)))) ) ) ) # ( !\Add6~21_sumout\ & ( \Add6~17_sumout\ & ( !ball_row(4) $ (((!ball_row(3) & 
-- ((!\ball_row[2]~DUPLICATE_q\) # (\LessThan14~1_combout\))) # (ball_row(3) & ((\ball_row[2]~DUPLICATE_q\))))) ) ) ) # ( \Add6~21_sumout\ & ( !\Add6~17_sumout\ & ( !ball_row(4) $ (((!ball_row(3) & ((!\ball_row[2]~DUPLICATE_q\))) # (ball_row(3) & 
-- ((!\LessThan14~1_combout\) # (\ball_row[2]~DUPLICATE_q\))))) ) ) ) # ( !\Add6~21_sumout\ & ( !\Add6~17_sumout\ & ( !ball_row(4) $ (((!\LessThan14~1_combout\ & ((!ball_row(3)) # (\ball_row[2]~DUPLICATE_q\))) # (\LessThan14~1_combout\ & 
-- ((!\ball_row[2]~DUPLICATE_q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110010101011010010101101001100101100110100101010101010110101001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_ball_row(4),
	datab => ALT_INV_ball_row(3),
	datac => \ALT_INV_LessThan14~1_combout\,
	datad => \ALT_INV_ball_row[2]~DUPLICATE_q\,
	datae => \ALT_INV_Add6~21_sumout\,
	dataf => \ALT_INV_Add6~17_sumout\,
	combout => \Add17~2_combout\);

-- Location: LABCELL_X16_Y41_N6
\Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux2~0_combout\ = ( \rtl~15_combout\ & ( \rtl~13_combout\ & ( (!\Add17~1_combout\) # ((!\Add17~0_combout\ & ((\rtl~14_combout\))) # (\Add17~0_combout\ & (\rtl~16_combout\))) ) ) ) # ( !\rtl~15_combout\ & ( \rtl~13_combout\ & ( (!\Add17~0_combout\ & 
-- (((!\Add17~1_combout\) # (\rtl~14_combout\)))) # (\Add17~0_combout\ & (\rtl~16_combout\ & ((\Add17~1_combout\)))) ) ) ) # ( \rtl~15_combout\ & ( !\rtl~13_combout\ & ( (!\Add17~0_combout\ & (((\rtl~14_combout\ & \Add17~1_combout\)))) # (\Add17~0_combout\ & 
-- (((!\Add17~1_combout\)) # (\rtl~16_combout\))) ) ) ) # ( !\rtl~15_combout\ & ( !\rtl~13_combout\ & ( (\Add17~1_combout\ & ((!\Add17~0_combout\ & ((\rtl~14_combout\))) # (\Add17~0_combout\ & (\rtl~16_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110101000011110011010111110000001101011111111100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~16_combout\,
	datab => \ALT_INV_rtl~14_combout\,
	datac => \ALT_INV_Add17~0_combout\,
	datad => \ALT_INV_Add17~1_combout\,
	datae => \ALT_INV_rtl~15_combout\,
	dataf => \ALT_INV_rtl~13_combout\,
	combout => \Mux2~0_combout\);

-- Location: LABCELL_X16_Y41_N36
\Mux2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux2~1_combout\ = ( \rtl~20_combout\ & ( \rtl~19_combout\ & ( ((!\Add17~1_combout\ & (\rtl~17_combout\)) # (\Add17~1_combout\ & ((\rtl~18_combout\)))) # (\Add17~0_combout\) ) ) ) # ( !\rtl~20_combout\ & ( \rtl~19_combout\ & ( (!\Add17~0_combout\ & 
-- ((!\Add17~1_combout\ & (\rtl~17_combout\)) # (\Add17~1_combout\ & ((\rtl~18_combout\))))) # (\Add17~0_combout\ & (!\Add17~1_combout\)) ) ) ) # ( \rtl~20_combout\ & ( !\rtl~19_combout\ & ( (!\Add17~0_combout\ & ((!\Add17~1_combout\ & (\rtl~17_combout\)) # 
-- (\Add17~1_combout\ & ((\rtl~18_combout\))))) # (\Add17~0_combout\ & (\Add17~1_combout\)) ) ) ) # ( !\rtl~20_combout\ & ( !\rtl~19_combout\ & ( (!\Add17~0_combout\ & ((!\Add17~1_combout\ & (\rtl~17_combout\)) # (\Add17~1_combout\ & ((\rtl~18_combout\))))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000110010011101101001100011011100101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add17~0_combout\,
	datab => \ALT_INV_Add17~1_combout\,
	datac => \ALT_INV_rtl~17_combout\,
	datad => \ALT_INV_rtl~18_combout\,
	datae => \ALT_INV_rtl~20_combout\,
	dataf => \ALT_INV_rtl~19_combout\,
	combout => \Mux2~1_combout\);

-- Location: MLABCELL_X15_Y41_N0
\Mux2~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux2~3_combout\ = ( \rtl~27_combout\ & ( \Add17~0_combout\ & ( (!\ball_row[2]~DUPLICATE_q\ $ (!\Add26~2_combout\)) # (\rtl~26_combout\) ) ) ) # ( !\rtl~27_combout\ & ( \Add17~0_combout\ & ( (\rtl~26_combout\ & (!\ball_row[2]~DUPLICATE_q\ $ 
-- (\Add26~2_combout\))) ) ) ) # ( \rtl~27_combout\ & ( !\Add17~0_combout\ & ( (\rtl~25_combout\ & (!\ball_row[2]~DUPLICATE_q\ $ (!\Add26~2_combout\))) ) ) ) # ( !\rtl~27_combout\ & ( !\Add17~0_combout\ & ( (\rtl~25_combout\ & (!\ball_row[2]~DUPLICATE_q\ $ 
-- (!\Add26~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100001010000001010000101000100010000100010111011110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ball_row[2]~DUPLICATE_q\,
	datab => \ALT_INV_rtl~26_combout\,
	datac => \ALT_INV_rtl~25_combout\,
	datad => \ALT_INV_Add26~2_combout\,
	datae => \ALT_INV_rtl~27_combout\,
	dataf => \ALT_INV_Add17~0_combout\,
	combout => \Mux2~3_combout\);

-- Location: LABCELL_X12_Y41_N54
\Add17~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add17~3_combout\ = ( \ball_row[2]~DUPLICATE_q\ & ( \Add26~3_combout\ & ( !ball_row(5) $ (((!ball_row(3) & ((!\Add26~2_combout\) # (!ball_row(4)))) # (ball_row(3) & ((ball_row(4)))))) ) ) ) # ( !\ball_row[2]~DUPLICATE_q\ & ( \Add26~3_combout\ & ( 
-- !ball_row(5) $ (((!ball_row(4)) # (ball_row(3)))) ) ) ) # ( \ball_row[2]~DUPLICATE_q\ & ( !\Add26~3_combout\ & ( !ball_row(5) $ (((!ball_row(3)) # ((\Add26~2_combout\ & ball_row(4))))) ) ) ) # ( !\ball_row[2]~DUPLICATE_q\ & ( !\Add26~3_combout\ & ( 
-- !ball_row(3) $ (!ball_row(5) $ (ball_row(4))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011010011001011001100110001100110011100110010110011000111001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_ball_row(3),
	datab => ALT_INV_ball_row(5),
	datac => \ALT_INV_Add26~2_combout\,
	datad => ALT_INV_ball_row(4),
	datae => \ALT_INV_ball_row[2]~DUPLICATE_q\,
	dataf => \ALT_INV_Add26~3_combout\,
	combout => \Add17~3_combout\);

-- Location: LABCELL_X17_Y40_N24
\Mux2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux2~2_combout\ = ( \rtl~22_combout\ & ( \rtl~23_combout\ & ( (!\Add17~0_combout\ & (((\Add17~1_combout\) # (\rtl~21_combout\)))) # (\Add17~0_combout\ & (((!\Add17~1_combout\)) # (\rtl~24_combout\))) ) ) ) # ( !\rtl~22_combout\ & ( \rtl~23_combout\ & ( 
-- (!\Add17~0_combout\ & (((\rtl~21_combout\ & !\Add17~1_combout\)))) # (\Add17~0_combout\ & (((!\Add17~1_combout\)) # (\rtl~24_combout\))) ) ) ) # ( \rtl~22_combout\ & ( !\rtl~23_combout\ & ( (!\Add17~0_combout\ & (((\Add17~1_combout\) # 
-- (\rtl~21_combout\)))) # (\Add17~0_combout\ & (\rtl~24_combout\ & ((\Add17~1_combout\)))) ) ) ) # ( !\rtl~22_combout\ & ( !\rtl~23_combout\ & ( (!\Add17~0_combout\ & (((\rtl~21_combout\ & !\Add17~1_combout\)))) # (\Add17~0_combout\ & (\rtl~24_combout\ & 
-- ((\Add17~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000101001100001111010100111111000001010011111111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~24_combout\,
	datab => \ALT_INV_rtl~21_combout\,
	datac => \ALT_INV_Add17~0_combout\,
	datad => \ALT_INV_Add17~1_combout\,
	datae => \ALT_INV_rtl~22_combout\,
	dataf => \ALT_INV_rtl~23_combout\,
	combout => \Mux2~2_combout\);

-- Location: LABCELL_X16_Y41_N42
\Mux2~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux2~4_combout\ = ( \Add17~3_combout\ & ( \Mux2~2_combout\ & ( (!\Add17~2_combout\) # (\Mux2~3_combout\) ) ) ) # ( !\Add17~3_combout\ & ( \Mux2~2_combout\ & ( (!\Add17~2_combout\ & (\Mux2~0_combout\)) # (\Add17~2_combout\ & ((\Mux2~1_combout\))) ) ) ) # 
-- ( \Add17~3_combout\ & ( !\Mux2~2_combout\ & ( (\Add17~2_combout\ & \Mux2~3_combout\) ) ) ) # ( !\Add17~3_combout\ & ( !\Mux2~2_combout\ & ( (!\Add17~2_combout\ & (\Mux2~0_combout\)) # (\Add17~2_combout\ & ((\Mux2~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111000000000101010100100111001001111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add17~2_combout\,
	datab => \ALT_INV_Mux2~0_combout\,
	datac => \ALT_INV_Mux2~1_combout\,
	datad => \ALT_INV_Mux2~3_combout\,
	datae => \ALT_INV_Add17~3_combout\,
	dataf => \ALT_INV_Mux2~2_combout\,
	combout => \Mux2~4_combout\);

-- Location: LABCELL_X17_Y41_N21
\find_block_index~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \find_block_index~3_combout\ = ( !\Add17~3_combout\ & ( !\find_block_index~1_combout\ & ( (!\Add15~5_sumout\ & (\Mux2~4_combout\ & (!\Add15~1_sumout\ & !\find_block_index~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add15~5_sumout\,
	datab => \ALT_INV_Mux2~4_combout\,
	datac => \ALT_INV_Add15~1_sumout\,
	datad => \ALT_INV_find_block_index~0_combout\,
	datae => \ALT_INV_Add17~3_combout\,
	dataf => \ALT_INV_find_block_index~1_combout\,
	combout => \find_block_index~3_combout\);

-- Location: MLABCELL_X15_Y41_N12
\find_block_index~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \find_block_index~4_combout\ = ( \Add6~5_sumout\ & ( !\Add15~5_sumout\ & ( (!\Add6~17_sumout\) # (!\Add6~21_sumout\) ) ) ) # ( !\Add6~5_sumout\ & ( !\Add15~5_sumout\ & ( (!\Add6~17_sumout\ & (((!\Add26~4_combout\) # (\Add6~21_sumout\)) # 
-- (\Add6~1_sumout\))) # (\Add6~17_sumout\ & ((!\Add6~21_sumout\) # ((!\Add6~1_sumout\ & \Add26~4_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101001111110111110101111101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add6~17_sumout\,
	datab => \ALT_INV_Add6~1_sumout\,
	datac => \ALT_INV_Add6~21_sumout\,
	datad => \ALT_INV_Add26~4_combout\,
	datae => \ALT_INV_Add6~5_sumout\,
	dataf => \ALT_INV_Add15~5_sumout\,
	combout => \find_block_index~4_combout\);

-- Location: MLABCELL_X15_Y41_N36
\blocks~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~1_combout\ = ( !\find_block_index~1_combout\ & ( !\Add15~1_sumout\ & ( (\Mux2~4_combout\ & (\find_block_index~4_combout\ & ((\Add26~0_combout\) # (\Add17~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010011000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add17~1_combout\,
	datab => \ALT_INV_Mux2~4_combout\,
	datac => \ALT_INV_Add26~0_combout\,
	datad => \ALT_INV_find_block_index~4_combout\,
	datae => \ALT_INV_find_block_index~1_combout\,
	dataf => \ALT_INV_Add15~1_sumout\,
	combout => \blocks~1_combout\);

-- Location: MLABCELL_X15_Y41_N30
\blocks~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~0_combout\ = ( !\find_block_index~1_combout\ & ( \find_block_index~4_combout\ & ( (\Mux2~4_combout\ & (!\Add15~1_sumout\ & ((!\Add17~2_combout\) # (\Add26~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100000001100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add17~2_combout\,
	datab => \ALT_INV_Mux2~4_combout\,
	datac => \ALT_INV_Add15~1_sumout\,
	datad => \ALT_INV_Add26~1_combout\,
	datae => \ALT_INV_find_block_index~1_combout\,
	dataf => \ALT_INV_find_block_index~4_combout\,
	combout => \blocks~0_combout\);

-- Location: MLABCELL_X15_Y41_N42
\blocks~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~2_combout\ = ( \blocks~1_combout\ & ( \blocks~0_combout\ & ( (\LessThan8~1_combout\ & !\Equal6~0_combout\) ) ) ) # ( !\blocks~1_combout\ & ( \blocks~0_combout\ & ( (\LessThan8~1_combout\ & !\Equal6~0_combout\) ) ) ) # ( \blocks~1_combout\ & ( 
-- !\blocks~0_combout\ & ( (\LessThan8~1_combout\ & !\Equal6~0_combout\) ) ) ) # ( !\blocks~1_combout\ & ( !\blocks~0_combout\ & ( (!\LessThan8~1_combout\ & (!\find_block_index~3_combout\ & ((!\find_block_index~2_combout\)))) # (\LessThan8~1_combout\ & 
-- (((!\Equal6~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101100001010000010100000101000001010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_LessThan8~1_combout\,
	datab => \ALT_INV_find_block_index~3_combout\,
	datac => \ALT_INV_Equal6~0_combout\,
	datad => \ALT_INV_find_block_index~2_combout\,
	datae => \ALT_INV_blocks~1_combout\,
	dataf => \ALT_INV_blocks~0_combout\,
	combout => \blocks~2_combout\);

-- Location: MLABCELL_X21_Y41_N45
\Decoder2~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder2~25_combout\ = ( !\find_block_index~2_combout\ & ( \find_block_index~19_combout\ & ( (!\find_block_index~3_combout\ & (\find_block_index~21_combout\ & (!\find_block_index~20_combout\ & \find_block_index~22_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~3_combout\,
	datab => \ALT_INV_find_block_index~21_combout\,
	datac => \ALT_INV_find_block_index~20_combout\,
	datad => \ALT_INV_find_block_index~22_combout\,
	datae => \ALT_INV_find_block_index~2_combout\,
	dataf => \ALT_INV_find_block_index~19_combout\,
	combout => \Decoder2~25_combout\);

-- Location: LABCELL_X22_Y38_N48
\Decoder1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder1~25_combout\ = ( !\find_block_index~12_combout\ & ( \find_block_index~17_combout\ & ( (\find_block_index~11_combout\ & (\find_block_index~13_combout\ & (!\find_block_index~18_combout\ & !\find_block_index~14_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~11_combout\,
	datab => \ALT_INV_find_block_index~13_combout\,
	datac => \ALT_INV_find_block_index~18_combout\,
	datad => \ALT_INV_find_block_index~14_combout\,
	datae => \ALT_INV_find_block_index~12_combout\,
	dataf => \ALT_INV_find_block_index~17_combout\,
	combout => \Decoder1~25_combout\);

-- Location: LABCELL_X27_Y38_N54
\blocks~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~85_combout\ = ( \Decoder0~1_combout\ & ( (ball_horizontal_speed(1) & ((!\Decoder0~28_combout\) # (ball_col(3)))) ) ) # ( !\Decoder0~1_combout\ & ( ball_horizontal_speed(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001100000011110000110000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Decoder0~28_combout\,
	datac => ALT_INV_ball_horizontal_speed(1),
	datad => ALT_INV_ball_col(3),
	dataf => \ALT_INV_Decoder0~1_combout\,
	combout => \blocks~85_combout\);

-- Location: LABCELL_X23_Y38_N21
\blocks~86\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~86_combout\ = ( !\blocks~85_combout\ & ( ((\blocks~6_combout\ & \Decoder1~25_combout\)) # (ball_horizontal_speed(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111111111000000111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_blocks~6_combout\,
	datac => \ALT_INV_Decoder1~25_combout\,
	datad => ALT_INV_ball_horizontal_speed(1),
	dataf => \ALT_INV_blocks~85_combout\,
	combout => \blocks~86_combout\);

-- Location: LABCELL_X19_Y40_N12
\blocks~87\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~87_combout\ = ( \blocks~86_combout\ & ( !\blocks~4_combout\ ) ) # ( !\blocks~86_combout\ & ( (!\blocks~4_combout\ & (((!\blocks~2_combout\ & \Decoder2~25_combout\)) # (blocks(42)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100010101010000010001010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks~4_combout\,
	datab => \ALT_INV_blocks~2_combout\,
	datac => \ALT_INV_Decoder2~25_combout\,
	datad => ALT_INV_blocks(42),
	dataf => \ALT_INV_blocks~86_combout\,
	combout => \blocks~87_combout\);

-- Location: MLABCELL_X25_Y40_N48
\Decoder3~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder3~25_combout\ = ( !\find_block_index~28_combout\ & ( \find_block_index~29_combout\ & ( (\find_block_index~25_combout\ & (\find_block_index~27_combout\ & (!\find_block_index~30_combout\ & !\find_block_index~26_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~25_combout\,
	datab => \ALT_INV_find_block_index~27_combout\,
	datac => \ALT_INV_find_block_index~30_combout\,
	datad => \ALT_INV_find_block_index~26_combout\,
	datae => \ALT_INV_find_block_index~28_combout\,
	dataf => \ALT_INV_find_block_index~29_combout\,
	combout => \Decoder3~25_combout\);

-- Location: MLABCELL_X25_Y40_N57
\blocks~88\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~88_combout\ = ( !\LessThan11~0_combout\ & ( \Decoder3~25_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_LessThan11~0_combout\,
	dataf => \ALT_INV_Decoder3~25_combout\,
	combout => \blocks~88_combout\);

-- Location: LABCELL_X23_Y40_N54
\blocks~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~89_combout\ = ( \blocks~6_combout\ & ( \blocks~88_combout\ ) ) # ( !\blocks~6_combout\ & ( \blocks~88_combout\ ) ) # ( \blocks~6_combout\ & ( !\blocks~88_combout\ & ( ((!\blocks~85_combout\ & ((\Decoder1~25_combout\) # 
-- (ball_horizontal_speed(1))))) # (blocks(42)) ) ) ) # ( !\blocks~6_combout\ & ( !\blocks~88_combout\ & ( ((!\blocks~85_combout\ & ball_horizontal_speed(1))) # (blocks(42)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101110101011101010111011101110111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(42),
	datab => \ALT_INV_blocks~85_combout\,
	datac => ALT_INV_ball_horizontal_speed(1),
	datad => \ALT_INV_Decoder1~25_combout\,
	datae => \ALT_INV_blocks~6_combout\,
	dataf => \ALT_INV_blocks~88_combout\,
	combout => \blocks~89_combout\);

-- Location: FF_X19_Y40_N14
\blocks[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \blocks~87_combout\,
	asdata => \blocks~89_combout\,
	clrn => \rst_n~input_o\,
	sclr => \result~12_combout\,
	sload => ALT_INV_ball_vertical_speed(1),
	ena => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => blocks(42));

-- Location: LABCELL_X23_Y40_N12
\result~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \result~3_combout\ = ( \blocks[47]~DUPLICATE_q\ & ( (blocks(45) & (\blocks[44]~DUPLICATE_q\ & (blocks(46) & blocks(43)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(45),
	datab => \ALT_INV_blocks[44]~DUPLICATE_q\,
	datac => ALT_INV_blocks(46),
	datad => ALT_INV_blocks(43),
	dataf => \ALT_INV_blocks[47]~DUPLICATE_q\,
	combout => \result~3_combout\);

-- Location: LABCELL_X16_Y39_N54
\result~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \result~4_combout\ = ( \blocks[58]~DUPLICATE_q\ & ( (blocks(59) & (\blocks[57]~DUPLICATE_q\ & (\blocks[56]~DUPLICATE_q\ & blocks(55)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(59),
	datab => \ALT_INV_blocks[57]~DUPLICATE_q\,
	datac => \ALT_INV_blocks[56]~DUPLICATE_q\,
	datad => ALT_INV_blocks(55),
	dataf => \ALT_INV_blocks[58]~DUPLICATE_q\,
	combout => \result~4_combout\);

-- Location: LABCELL_X23_Y40_N6
\result~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \result~5_combout\ = ( \blocks[49]~DUPLICATE_q\ & ( blocks(51) & ( (\blocks[50]~DUPLICATE_q\ & (blocks(52) & blocks(53))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks[50]~DUPLICATE_q\,
	datab => ALT_INV_blocks(52),
	datac => ALT_INV_blocks(53),
	datae => \ALT_INV_blocks[49]~DUPLICATE_q\,
	dataf => ALT_INV_blocks(51),
	combout => \result~5_combout\);

-- Location: LABCELL_X23_Y40_N36
\result~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \result~6_combout\ = ( blocks(54) & ( \result~5_combout\ & ( (blocks(42) & (\result~3_combout\ & (\blocks[48]~DUPLICATE_q\ & \result~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(42),
	datab => \ALT_INV_result~3_combout\,
	datac => \ALT_INV_blocks[48]~DUPLICATE_q\,
	datad => \ALT_INV_result~4_combout\,
	datae => ALT_INV_blocks(54),
	dataf => \ALT_INV_result~5_combout\,
	combout => \result~6_combout\);

-- Location: MLABCELL_X15_Y39_N18
\result~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \result~9_combout\ = ( blocks(23) & ( (blocks(21) & (blocks(22) & (blocks(20) & blocks(19)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(21),
	datab => ALT_INV_blocks(22),
	datac => ALT_INV_blocks(20),
	datad => ALT_INV_blocks(19),
	dataf => ALT_INV_blocks(23),
	combout => \result~9_combout\);

-- Location: LABCELL_X17_Y38_N54
\result~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \result~8_combout\ = ( \blocks[10]~DUPLICATE_q\ & ( (blocks(7) & (blocks(8) & (\blocks[9]~DUPLICATE_q\ & \blocks[11]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(7),
	datab => ALT_INV_blocks(8),
	datac => \ALT_INV_blocks[9]~DUPLICATE_q\,
	datad => \ALT_INV_blocks[11]~DUPLICATE_q\,
	dataf => \ALT_INV_blocks[10]~DUPLICATE_q\,
	combout => \result~8_combout\);

-- Location: MLABCELL_X21_Y38_N51
\result~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \result~10_combout\ = ( \blocks[14]~DUPLICATE_q\ & ( blocks(17) & ( (blocks(13) & (blocks(16) & blocks(15))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(13),
	datab => ALT_INV_blocks(16),
	datac => ALT_INV_blocks(15),
	datae => \ALT_INV_blocks[14]~DUPLICATE_q\,
	dataf => ALT_INV_blocks(17),
	combout => \result~10_combout\);

-- Location: MLABCELL_X21_Y38_N30
\result~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \result~11_combout\ = ( blocks(12) & ( \result~10_combout\ & ( (blocks(6) & (\result~9_combout\ & (\result~8_combout\ & \blocks[18]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(6),
	datab => \ALT_INV_result~9_combout\,
	datac => \ALT_INV_result~8_combout\,
	datad => \ALT_INV_blocks[18]~DUPLICATE_q\,
	datae => ALT_INV_blocks(12),
	dataf => \ALT_INV_result~10_combout\,
	combout => \result~11_combout\);

-- Location: MLABCELL_X15_Y39_N36
\result~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \result~0_combout\ = ( blocks(27) & ( blocks(28) & ( (blocks(29) & (blocks(25) & (blocks(24) & blocks(26)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(29),
	datab => ALT_INV_blocks(25),
	datac => ALT_INV_blocks(24),
	datad => ALT_INV_blocks(26),
	datae => ALT_INV_blocks(27),
	dataf => ALT_INV_blocks(28),
	combout => \result~0_combout\);

-- Location: LABCELL_X23_Y41_N42
\result~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \result~2_combout\ = ( blocks(40) & ( blocks(38) & ( (blocks(41) & (blocks(37) & (blocks(36) & blocks(39)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(41),
	datab => ALT_INV_blocks(37),
	datac => ALT_INV_blocks(36),
	datad => ALT_INV_blocks(39),
	datae => ALT_INV_blocks(40),
	dataf => ALT_INV_blocks(38),
	combout => \result~2_combout\);

-- Location: LABCELL_X23_Y41_N0
\result~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \result~1_combout\ = ( blocks(31) & ( blocks(34) & ( (blocks(35) & (\blocks[32]~DUPLICATE_q\ & (blocks(33) & blocks(30)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(35),
	datab => \ALT_INV_blocks[32]~DUPLICATE_q\,
	datac => ALT_INV_blocks(33),
	datad => ALT_INV_blocks(30),
	datae => ALT_INV_blocks(31),
	dataf => ALT_INV_blocks(34),
	combout => \result~1_combout\);

-- Location: LABCELL_X23_Y41_N12
\result~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \result~7_combout\ = ( blocks(0) & ( \blocks[5]~DUPLICATE_q\ & ( (blocks(3) & (blocks(2) & (blocks(1) & blocks(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(3),
	datab => ALT_INV_blocks(2),
	datac => ALT_INV_blocks(1),
	datad => ALT_INV_blocks(4),
	datae => ALT_INV_blocks(0),
	dataf => \ALT_INV_blocks[5]~DUPLICATE_q\,
	combout => \result~7_combout\);

-- Location: LABCELL_X23_Y41_N6
\result~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \result~12_combout\ = ( \result~1_combout\ & ( \result~7_combout\ & ( (\result~6_combout\ & (\result~11_combout\ & (\result~0_combout\ & \result~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_result~6_combout\,
	datab => \ALT_INV_result~11_combout\,
	datac => \ALT_INV_result~0_combout\,
	datad => \ALT_INV_result~2_combout\,
	datae => \ALT_INV_result~1_combout\,
	dataf => \ALT_INV_result~7_combout\,
	combout => \result~12_combout\);

-- Location: LABCELL_X11_Y39_N21
\Equal10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal10~1_combout\ = ( \Add28~0_combout\ & ( (!\Mux3~4_combout\) # (!\find_block_index~24_combout\) ) ) # ( !\Add28~0_combout\ & ( (!\Add26~0_combout\) # ((!\Mux3~4_combout\) # (!\find_block_index~24_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111100111111111111110011111111111100001111111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add26~0_combout\,
	datac => \ALT_INV_Mux3~4_combout\,
	datad => \ALT_INV_find_block_index~24_combout\,
	dataf => \ALT_INV_Add28~0_combout\,
	combout => \Equal10~1_combout\);

-- Location: LABCELL_X12_Y38_N24
\ball_vertical_speed[1]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ball_vertical_speed[1]~2_combout\ = ( \Add6~21_sumout\ & ( \Add6~17_sumout\ & ( (!ball_row(1) & ball_row(0)) ) ) ) # ( !\Add6~21_sumout\ & ( \Add6~17_sumout\ & ( (!ball_row(1) & (ball_row(0) & !paddle_col(6))) ) ) ) # ( \Add6~21_sumout\ & ( 
-- !\Add6~17_sumout\ & ( (!ball_row(1) & (ball_row(0) & ((!paddle_col(6)) # (paddle_col(5))))) ) ) ) # ( !\Add6~21_sumout\ & ( !\Add6~17_sumout\ & ( (paddle_col(5) & (!ball_row(1) & (ball_row(0) & !paddle_col(6)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000000000011000000010000001100000000000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_paddle_col(5),
	datab => ALT_INV_ball_row(1),
	datac => ALT_INV_ball_row(0),
	datad => ALT_INV_paddle_col(6),
	datae => \ALT_INV_Add6~21_sumout\,
	dataf => \ALT_INV_Add6~17_sumout\,
	combout => \ball_vertical_speed[1]~2_combout\);

-- Location: LABCELL_X12_Y38_N39
\LessThan9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan9~1_combout\ = ( \Add6~17_sumout\ & ( (!paddle_col(5) & (!paddle_col(6) $ (\Add6~21_sumout\))) ) ) # ( !\Add6~17_sumout\ & ( (paddle_col(5) & (!paddle_col(6) $ (\Add6~21_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000011001100000000001111000000000011001100000000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_paddle_col(5),
	datac => ALT_INV_paddle_col(6),
	datad => \ALT_INV_Add6~21_sumout\,
	dataf => \ALT_INV_Add6~17_sumout\,
	combout => \LessThan9~1_combout\);

-- Location: LABCELL_X12_Y38_N36
\ball_vertical_speed[1]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ball_vertical_speed[1]~3_combout\ = ( \LessThan9~1_combout\ & ( (\ball_vertical_speed[1]~2_combout\ & ((!paddle_col(4)) # (\Add6~1_sumout\))) ) ) # ( !\LessThan9~1_combout\ & ( \ball_vertical_speed[1]~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000001010000111100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add6~1_sumout\,
	datac => \ALT_INV_ball_vertical_speed[1]~2_combout\,
	datad => ALT_INV_paddle_col(4),
	dataf => \ALT_INV_LessThan9~1_combout\,
	combout => \ball_vertical_speed[1]~3_combout\);

-- Location: LABCELL_X11_Y41_N24
\find_block_index~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \find_block_index~31_combout\ = ( !\Add15~17_sumout\ & ( !\Add15~9_sumout\ & ( !\Add15~13_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add15~13_sumout\,
	datae => \ALT_INV_Add15~17_sumout\,
	dataf => \ALT_INV_Add15~9_sumout\,
	combout => \find_block_index~31_combout\);

-- Location: LABCELL_X11_Y38_N18
\LessThan9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan9~0_combout\ = ( \Add6~13_sumout\ & ( \Add6~9_sumout\ & ( (!\Add6~25_sumout\ & (paddle_col(0) & (paddle_col(2) & !paddle_col(1)))) ) ) ) # ( !\Add6~13_sumout\ & ( \Add6~9_sumout\ & ( ((!\Add6~25_sumout\ & (paddle_col(0) & !paddle_col(1)))) # 
-- (paddle_col(2)) ) ) ) # ( \Add6~13_sumout\ & ( !\Add6~9_sumout\ & ( (paddle_col(2) & ((!paddle_col(1)) # ((!\Add6~25_sumout\ & paddle_col(0))))) ) ) ) # ( !\Add6~13_sumout\ & ( !\Add6~9_sumout\ & ( ((!paddle_col(1)) # ((!\Add6~25_sumout\ & 
-- paddle_col(0)))) # (paddle_col(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100101111000011110000001000101111000011110000001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add6~25_sumout\,
	datab => ALT_INV_paddle_col(0),
	datac => ALT_INV_paddle_col(2),
	datad => ALT_INV_paddle_col(1),
	datae => \ALT_INV_Add6~13_sumout\,
	dataf => \ALT_INV_Add6~9_sumout\,
	combout => \LessThan9~0_combout\);

-- Location: LABCELL_X12_Y38_N42
\LessThan9~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan9~2_combout\ = ( \Add6~5_sumout\ & ( \LessThan9~0_combout\ & ( (!paddle_col(3) & (\LessThan9~1_combout\ & (!\Add6~1_sumout\ $ (paddle_col(4))))) ) ) ) # ( !\Add6~5_sumout\ & ( \LessThan9~0_combout\ & ( (\LessThan9~1_combout\ & (!\Add6~1_sumout\ $ 
-- (paddle_col(4)))) ) ) ) # ( !\Add6~5_sumout\ & ( !\LessThan9~0_combout\ & ( (!paddle_col(3) & (\LessThan9~1_combout\ & (!\Add6~1_sumout\ $ (paddle_col(4))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000100000000000000000000000000101001010000000010000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add6~1_sumout\,
	datab => ALT_INV_paddle_col(3),
	datac => ALT_INV_paddle_col(4),
	datad => \ALT_INV_LessThan9~1_combout\,
	datae => \ALT_INV_Add6~5_sumout\,
	dataf => \ALT_INV_LessThan9~0_combout\,
	combout => \LessThan9~2_combout\);

-- Location: LABCELL_X12_Y38_N48
\LessThan10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan10~0_combout\ = ( \Add6~5_sumout\ & ( \LessThan9~0_combout\ & ( (!\Add6~1_sumout\ & ((!paddle_col(3)) # (!paddle_col(4)))) # (\Add6~1_sumout\ & (!paddle_col(3) & !paddle_col(4))) ) ) ) # ( !\Add6~5_sumout\ & ( \LessThan9~0_combout\ & ( 
-- (!\Add6~1_sumout\) # (!paddle_col(4)) ) ) ) # ( \Add6~5_sumout\ & ( !\LessThan9~0_combout\ & ( (!\Add6~1_sumout\ & !paddle_col(4)) ) ) ) # ( !\Add6~5_sumout\ & ( !\LessThan9~0_combout\ & ( (!\Add6~1_sumout\ & ((!paddle_col(3)) # (!paddle_col(4)))) # 
-- (\Add6~1_sumout\ & (!paddle_col(3) & !paddle_col(4))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110100011101000101000001010000011111010111110101110100011101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add6~1_sumout\,
	datab => ALT_INV_paddle_col(3),
	datac => ALT_INV_paddle_col(4),
	datae => \ALT_INV_Add6~5_sumout\,
	dataf => \ALT_INV_LessThan9~0_combout\,
	combout => \LessThan10~0_combout\);

-- Location: LABCELL_X12_Y38_N30
\LessThan10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan10~1_combout\ = ( \Add6~21_sumout\ & ( \LessThan10~0_combout\ & ( (!\Add6~17_sumout\ & (!paddle_col(6) $ (((!paddle_col(4)) # (paddle_col(5)))))) # (\Add6~17_sumout\ & (paddle_col(6) & (!paddle_col(4) $ (paddle_col(5))))) ) ) ) # ( 
-- !\Add6~21_sumout\ & ( \LessThan10~0_combout\ & ( (!\Add6~17_sumout\) # ((!paddle_col(4) & ((!paddle_col(5)) # (paddle_col(6)))) # (paddle_col(4) & ((!paddle_col(6)) # (paddle_col(5))))) ) ) ) # ( \Add6~21_sumout\ & ( !\LessThan10~0_combout\ & ( 
-- (paddle_col(6) & (!\Add6~17_sumout\ & (!paddle_col(4) $ (paddle_col(5))))) ) ) ) # ( !\Add6~21_sumout\ & ( !\LessThan10~0_combout\ & ( (!paddle_col(4) & (((!\Add6~17_sumout\ & !paddle_col(5))) # (paddle_col(6)))) # (paddle_col(4) & ((!paddle_col(6) & 
-- ((!\Add6~17_sumout\) # (!paddle_col(5)))) # (paddle_col(6) & ((paddle_col(5)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110011001110011001000000001000011111110111101110110001000110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_paddle_col(4),
	datab => ALT_INV_paddle_col(6),
	datac => \ALT_INV_Add6~17_sumout\,
	datad => ALT_INV_paddle_col(5),
	datae => \ALT_INV_Add6~21_sumout\,
	dataf => \ALT_INV_LessThan10~0_combout\,
	combout => \LessThan10~1_combout\);

-- Location: LABCELL_X11_Y41_N36
\ball_vertical_speed[1]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ball_vertical_speed[1]~4_combout\ = ( !\Add15~5_sumout\ & ( \LessThan10~1_combout\ & ( (\Add15~1_sumout\ & (\ball_vertical_speed[1]~3_combout\ & (\find_block_index~31_combout\ & !\LessThan9~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add15~1_sumout\,
	datab => \ALT_INV_ball_vertical_speed[1]~3_combout\,
	datac => \ALT_INV_find_block_index~31_combout\,
	datad => \ALT_INV_LessThan9~2_combout\,
	datae => \ALT_INV_Add15~5_sumout\,
	dataf => \ALT_INV_LessThan10~1_combout\,
	combout => \ball_vertical_speed[1]~4_combout\);

-- Location: MLABCELL_X15_Y41_N24
\find_block_index~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \find_block_index~5_combout\ = ( \LessThan14~0_combout\ & ( !\Add15~5_sumout\ & ( (!\Add15~1_sumout\ & ((!\Add6~1_sumout\ & ((\Add6~17_sumout\) # (\Add6~21_sumout\))) # (\Add6~1_sumout\ & ((!\Add6~21_sumout\) # (!\Add6~17_sumout\))))) ) ) ) # ( 
-- !\LessThan14~0_combout\ & ( !\Add15~5_sumout\ & ( (!\Add15~1_sumout\ & ((!\Add6~21_sumout\) # (!\Add6~17_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010100000001010101010100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add15~1_sumout\,
	datab => \ALT_INV_Add6~1_sumout\,
	datac => \ALT_INV_Add6~21_sumout\,
	datad => \ALT_INV_Add6~17_sumout\,
	datae => \ALT_INV_LessThan14~0_combout\,
	dataf => \ALT_INV_Add15~5_sumout\,
	combout => \find_block_index~5_combout\);

-- Location: MLABCELL_X15_Y41_N6
\blocks~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \blocks~3_combout\ = ( \Add17~2_combout\ & ( \Add26~1_combout\ & ( (\find_block_index~5_combout\ & (\Mux2~4_combout\ & !\find_block_index~1_combout\)) ) ) ) # ( !\Add17~2_combout\ & ( \Add26~1_combout\ & ( (\find_block_index~5_combout\ & (\Mux2~4_combout\ 
-- & !\find_block_index~1_combout\)) ) ) ) # ( \Add17~2_combout\ & ( !\Add26~1_combout\ & ( (\find_block_index~5_combout\ & (\Mux2~4_combout\ & (\Add17~0_combout\ & !\find_block_index~1_combout\))) ) ) ) # ( !\Add17~2_combout\ & ( !\Add26~1_combout\ & ( 
-- (\find_block_index~5_combout\ & (\Mux2~4_combout\ & !\find_block_index~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000000000000010000000000010001000000000001000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~5_combout\,
	datab => \ALT_INV_Mux2~4_combout\,
	datac => \ALT_INV_Add17~0_combout\,
	datad => \ALT_INV_find_block_index~1_combout\,
	datae => \ALT_INV_Add17~2_combout\,
	dataf => \ALT_INV_Add26~1_combout\,
	combout => \blocks~3_combout\);

-- Location: MLABCELL_X15_Y41_N18
\ball_vertical_speed[1]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ball_vertical_speed[1]~5_combout\ = ( ball_vertical_speed(1) & ( \blocks~3_combout\ ) ) # ( ball_vertical_speed(1) & ( !\blocks~3_combout\ & ( (((\find_block_index~3_combout\) # (\LessThan8~1_combout\)) # (\ball_vertical_speed[1]~4_combout\)) # 
-- (\blocks~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000011111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks~1_combout\,
	datab => \ALT_INV_ball_vertical_speed[1]~4_combout\,
	datac => \ALT_INV_LessThan8~1_combout\,
	datad => \ALT_INV_find_block_index~3_combout\,
	datae => ALT_INV_ball_vertical_speed(1),
	dataf => \ALT_INV_blocks~3_combout\,
	combout => \ball_vertical_speed[1]~5_combout\);

-- Location: LABCELL_X11_Y40_N48
\Equal10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal10~0_combout\ = ( \Mux3~4_combout\ & ( \Add28~3_combout\ & ( (!\find_block_index~24_combout\) # ((!\Add26~1_combout\ & (\Add28~2_combout\ & \Add28~1_combout\))) ) ) ) # ( !\Mux3~4_combout\ & ( \Add28~3_combout\ ) ) # ( \Mux3~4_combout\ & ( 
-- !\Add28~3_combout\ & ( !\find_block_index~24_combout\ ) ) ) # ( !\Mux3~4_combout\ & ( !\Add28~3_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111100001111000011111111111111111111000011110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add26~1_combout\,
	datab => \ALT_INV_Add28~2_combout\,
	datac => \ALT_INV_find_block_index~24_combout\,
	datad => \ALT_INV_Add28~1_combout\,
	datae => \ALT_INV_Mux3~4_combout\,
	dataf => \ALT_INV_Add28~3_combout\,
	combout => \Equal10~0_combout\);

-- Location: LABCELL_X11_Y39_N30
\ball_vertical_speed[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ball_vertical_speed[1]~0_combout\ = ( \Add24~9_sumout\ & ( \Add24~5_sumout\ ) ) # ( !\Add24~9_sumout\ & ( \Add24~5_sumout\ ) ) # ( \Add24~9_sumout\ & ( !\Add24~5_sumout\ ) ) # ( !\Add24~9_sumout\ & ( !\Add24~5_sumout\ & ( ((!ball_row(1)) # 
-- ((\Add24~1_sumout\) # (\Add24~13_sumout\))) # (\Add24~17_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101111111111111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add24~17_sumout\,
	datab => ALT_INV_ball_row(1),
	datac => \ALT_INV_Add24~13_sumout\,
	datad => \ALT_INV_Add24~1_sumout\,
	datae => \ALT_INV_Add24~9_sumout\,
	dataf => \ALT_INV_Add24~5_sumout\,
	combout => \ball_vertical_speed[1]~0_combout\);

-- Location: LABCELL_X12_Y38_N57
\ball_vertical_speed[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ball_vertical_speed[1]~1_combout\ = (\ball_vertical_speed[1]~0_combout\ & !ball_vertical_speed(1))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ball_vertical_speed[1]~0_combout\,
	datac => ALT_INV_ball_vertical_speed(1),
	combout => \ball_vertical_speed[1]~1_combout\);

-- Location: LABCELL_X12_Y38_N15
\ball_vertical_speed[1]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ball_vertical_speed[1]~6_combout\ = ( \Equal10~0_combout\ & ( \ball_vertical_speed[1]~1_combout\ & ( (!\result~12_combout\ & (!\Equal10~1_combout\ & !\ball_vertical_speed[1]~5_combout\)) ) ) ) # ( !\Equal10~0_combout\ & ( 
-- \ball_vertical_speed[1]~1_combout\ & ( (!\result~12_combout\ & !\ball_vertical_speed[1]~5_combout\) ) ) ) # ( \Equal10~0_combout\ & ( !\ball_vertical_speed[1]~1_combout\ & ( (!\result~12_combout\ & !\ball_vertical_speed[1]~5_combout\) ) ) ) # ( 
-- !\Equal10~0_combout\ & ( !\ball_vertical_speed[1]~1_combout\ & ( (!\result~12_combout\ & !\ball_vertical_speed[1]~5_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000000101010100000000010101010000000001000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_result~12_combout\,
	datab => \ALT_INV_Equal10~1_combout\,
	datad => \ALT_INV_ball_vertical_speed[1]~5_combout\,
	datae => \ALT_INV_Equal10~0_combout\,
	dataf => \ALT_INV_ball_vertical_speed[1]~1_combout\,
	combout => \ball_vertical_speed[1]~6_combout\);

-- Location: FF_X12_Y38_N17
\ball_vertical_speed[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ball_vertical_speed[1]~6_combout\,
	clrn => \rst_n~input_o\,
	ena => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ball_vertical_speed(1));

-- Location: LABCELL_X11_Y41_N3
\ball_next_row~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ball_next_row~0_combout\ = ( !\result~12_combout\ & ( !\LessThan8~1_combout\ & ( ball_vertical_speed(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_ball_vertical_speed(1),
	datae => \ALT_INV_result~12_combout\,
	dataf => \ALT_INV_LessThan8~1_combout\,
	combout => \ball_next_row~0_combout\);

-- Location: FF_X12_Y41_N4
\ball_row[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Add23~1_wirecell_combout\,
	asdata => \Add14~1_wirecell_combout\,
	clrn => \rst_n~input_o\,
	sclr => \ball_horizontal_speed[1]~0_combout\,
	sload => \ball_next_row~0_combout\,
	ena => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ball_row(6));

-- Location: LABCELL_X13_Y41_N18
\Add14~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add14~1_sumout\ = SUM(( !ball_row(6) ) + ( GND ) + ( \Add14~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_ball_row(6),
	cin => \Add14~10\,
	sumout => \Add14~1_sumout\);

-- Location: LABCELL_X13_Y41_N45
\Add15~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add15~1_sumout\ = SUM(( \Add14~1_sumout\ ) + ( GND ) + ( \Add15~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add14~1_sumout\,
	cin => \Add15~6\,
	sumout => \Add15~1_sumout\);

-- Location: LABCELL_X11_Y41_N54
\ball_horizontal_speed[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ball_horizontal_speed[1]~0_combout\ = ( \result~12_combout\ & ( \find_block_index~31_combout\ ) ) # ( !\result~12_combout\ & ( \find_block_index~31_combout\ & ( (\Add15~1_sumout\ & (ball_vertical_speed(1) & ((\Add15~5_sumout\) # 
-- (\LessThan8~0_combout\)))) ) ) ) # ( \result~12_combout\ & ( !\find_block_index~31_combout\ ) ) # ( !\result~12_combout\ & ( !\find_block_index~31_combout\ & ( (\Add15~1_sumout\ & ball_vertical_speed(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001111111111111111100000001000100011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add15~1_sumout\,
	datab => ALT_INV_ball_vertical_speed(1),
	datac => \ALT_INV_LessThan8~0_combout\,
	datad => \ALT_INV_Add15~5_sumout\,
	datae => \ALT_INV_result~12_combout\,
	dataf => \ALT_INV_find_block_index~31_combout\,
	combout => \ball_horizontal_speed[1]~0_combout\);

-- Location: FF_X13_Y41_N52
\ball_row[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Add23~21_wirecell_combout\,
	asdata => \Add14~21_wirecell_combout\,
	clrn => \rst_n~input_o\,
	sclr => \ball_horizontal_speed[1]~0_combout\,
	sload => \ball_next_row~0_combout\,
	ena => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ball_row(0));

-- Location: LABCELL_X12_Y40_N3
\Add23~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add23~25_sumout\ = SUM(( ball_row(1) ) + ( VCC ) + ( \Add23~22\ ))
-- \Add23~26\ = CARRY(( ball_row(1) ) + ( VCC ) + ( \Add23~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_ball_row(1),
	cin => \Add23~22\,
	sumout => \Add23~25_sumout\,
	cout => \Add23~26\);

-- Location: FF_X12_Y40_N5
\ball_row[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Add23~25_sumout\,
	asdata => \Add14~25_sumout\,
	clrn => \rst_n~input_o\,
	sclr => \ball_horizontal_speed[1]~0_combout\,
	sload => \ball_next_row~0_combout\,
	ena => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ball_row(1));

-- Location: LABCELL_X12_Y40_N6
\Add23~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add23~13_sumout\ = SUM(( \ball_row[2]~DUPLICATE_q\ ) + ( VCC ) + ( \Add23~26\ ))
-- \Add23~14\ = CARRY(( \ball_row[2]~DUPLICATE_q\ ) + ( VCC ) + ( \Add23~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_ball_row[2]~DUPLICATE_q\,
	cin => \Add23~26\,
	sumout => \Add23~13_sumout\,
	cout => \Add23~14\);

-- Location: LABCELL_X12_Y40_N24
\ball_row[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ball_row[2]~feeder_combout\ = ( \Add23~13_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add23~13_sumout\,
	combout => \ball_row[2]~feeder_combout\);

-- Location: FF_X12_Y40_N26
\ball_row[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ball_row[2]~feeder_combout\,
	asdata => \Add14~13_sumout\,
	clrn => \rst_n~input_o\,
	sclr => \ball_horizontal_speed[1]~0_combout\,
	sload => \ball_next_row~0_combout\,
	ena => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ball_row[2]~DUPLICATE_q\);

-- Location: LABCELL_X12_Y40_N9
\Add23~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add23~17_sumout\ = SUM(( ball_row(3) ) + ( VCC ) + ( \Add23~14\ ))
-- \Add23~18\ = CARRY(( ball_row(3) ) + ( VCC ) + ( \Add23~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_ball_row(3),
	cin => \Add23~14\,
	sumout => \Add23~17_sumout\,
	cout => \Add23~18\);

-- Location: FF_X12_Y40_N11
\ball_row[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Add23~17_sumout\,
	asdata => \Add14~17_sumout\,
	clrn => \rst_n~input_o\,
	sclr => \ball_horizontal_speed[1]~0_combout\,
	sload => \ball_next_row~0_combout\,
	ena => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ball_row(3));

-- Location: LABCELL_X12_Y40_N12
\Add23~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add23~5_sumout\ = SUM(( ball_row(4) ) + ( VCC ) + ( \Add23~18\ ))
-- \Add23~6\ = CARRY(( ball_row(4) ) + ( VCC ) + ( \Add23~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_ball_row(4),
	cin => \Add23~18\,
	sumout => \Add23~5_sumout\,
	cout => \Add23~6\);

-- Location: FF_X12_Y40_N14
\ball_row[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Add23~5_sumout\,
	asdata => \Add14~5_sumout\,
	clrn => \rst_n~input_o\,
	sclr => \ball_horizontal_speed[1]~0_combout\,
	sload => \ball_next_row~0_combout\,
	ena => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ball_row(4));

-- Location: LABCELL_X12_Y40_N15
\Add23~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add23~9_sumout\ = SUM(( ball_row(5) ) + ( VCC ) + ( \Add23~6\ ))
-- \Add23~10\ = CARRY(( ball_row(5) ) + ( VCC ) + ( \Add23~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_ball_row(5),
	cin => \Add23~6\,
	sumout => \Add23~9_sumout\,
	cout => \Add23~10\);

-- Location: FF_X12_Y40_N17
\ball_row[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Add23~9_sumout\,
	asdata => \Add14~9_sumout\,
	clrn => \rst_n~input_o\,
	sclr => \ball_horizontal_speed[1]~0_combout\,
	sload => \ball_next_row~0_combout\,
	ena => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ball_row(5));

-- Location: LABCELL_X12_Y40_N18
\Add23~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add23~1_sumout\ = SUM(( !\ball_row[6]~DUPLICATE_q\ ) + ( VCC ) + ( \Add23~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_ball_row[6]~DUPLICATE_q\,
	cin => \Add23~10\,
	sumout => \Add23~1_sumout\);

-- Location: LABCELL_X12_Y41_N3
\Add23~1_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add23~1_wirecell_combout\ = !\Add23~1_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add23~1_sumout\,
	combout => \Add23~1_wirecell_combout\);

-- Location: FF_X12_Y41_N5
\ball_row[6]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \Add23~1_wirecell_combout\,
	asdata => \Add14~1_wirecell_combout\,
	clrn => \rst_n~input_o\,
	sclr => \ball_horizontal_speed[1]~0_combout\,
	sload => \ball_next_row~0_combout\,
	ena => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ball_row[6]~DUPLICATE_q\);

-- Location: LABCELL_X10_Y40_N21
\VGA_Generator|Equal9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Equal9~0_combout\ = ( \VGA_Generator|VGA|Add0~37_sumout\ & ( !\ball_row[6]~DUPLICATE_q\ ) ) # ( !\VGA_Generator|VGA|Add0~37_sumout\ & ( !\VGA_Generator|VGA|blanking~0_combout\ $ (\ball_row[6]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001111000011110000111100001111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \VGA_Generator|VGA|ALT_INV_blanking~0_combout\,
	datac => \ALT_INV_ball_row[6]~DUPLICATE_q\,
	dataf => \VGA_Generator|VGA|ALT_INV_Add0~37_sumout\,
	combout => \VGA_Generator|Equal9~0_combout\);

-- Location: LABCELL_X10_Y40_N39
\VGA_Generator|Output_RGB~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Output_RGB~2_combout\ = ( \VGA_Generator|VGA|blanking~0_combout\ & ( (!\VGA_Generator|VGA|Add0~21_sumout\ & (!ball_row(4) & (!\VGA_Generator|VGA|Add0~25_sumout\ $ (ball_row(5))))) # (\VGA_Generator|VGA|Add0~21_sumout\ & (ball_row(4) & 
-- (!\VGA_Generator|VGA|Add0~25_sumout\ $ (ball_row(5))))) ) ) # ( !\VGA_Generator|VGA|blanking~0_combout\ & ( (!ball_row(4) & !ball_row(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000010000100001000011000010000100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_Add0~21_sumout\,
	datab => \VGA_Generator|VGA|ALT_INV_Add0~25_sumout\,
	datac => ALT_INV_ball_row(4),
	datad => ALT_INV_ball_row(5),
	dataf => \VGA_Generator|VGA|ALT_INV_blanking~0_combout\,
	combout => \VGA_Generator|Output_RGB~2_combout\);

-- Location: LABCELL_X10_Y40_N18
\VGA_Generator|Output_RGB~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Output_RGB~3_combout\ = ( \VGA_Generator|VGA|Add0~29_sumout\ & ( (!\VGA_Generator|VGA|blanking~0_combout\ & (ball_row(3) & ((!ball_row(2))))) # (\VGA_Generator|VGA|blanking~0_combout\ & (ball_row(2) & (!ball_row(3) $ 
-- (\VGA_Generator|VGA|Add0~33_sumout\)))) ) ) # ( !\VGA_Generator|VGA|Add0~29_sumout\ & ( (!ball_row(2) & (!ball_row(3) $ (((!\VGA_Generator|VGA|blanking~0_combout\) # (\VGA_Generator|VGA|Add0~33_sumout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110010100000000011001010000000001000100001000010100010000100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_ball_row(3),
	datab => \VGA_Generator|VGA|ALT_INV_blanking~0_combout\,
	datac => \VGA_Generator|VGA|ALT_INV_Add0~33_sumout\,
	datad => ALT_INV_ball_row(2),
	dataf => \VGA_Generator|VGA|ALT_INV_Add0~29_sumout\,
	combout => \VGA_Generator|Output_RGB~3_combout\);

-- Location: LABCELL_X11_Y38_N54
\VGA_Generator|Output_RGB~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Output_RGB~5_combout\ = ( ball_col(2) & ( ball_col(4) & ( (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10) & (\VGA_Generator|VGA|column[4]~0_combout\ & (\VGA_Generator|VGA|Add1~0_combout\ & 
-- !\VGA_Generator|VGA|Add1~1_combout\))) ) ) ) # ( !ball_col(2) & ( ball_col(4) & ( ((!\VGA_Generator|VGA|column[4]~0_combout\) # ((!\VGA_Generator|VGA|Add1~0_combout\ & !\VGA_Generator|VGA|Add1~1_combout\))) # 
-- (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10)) ) ) ) # ( ball_col(2) & ( !ball_col(4) & ( (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10) & (\VGA_Generator|VGA|column[4]~0_combout\ & 
-- (\VGA_Generator|VGA|Add1~0_combout\ & \VGA_Generator|VGA|Add1~1_combout\))) ) ) ) # ( !ball_col(2) & ( !ball_col(4) & ( (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10) & (\VGA_Generator|VGA|column[4]~0_combout\ & 
-- (!\VGA_Generator|VGA|Add1~0_combout\ & \VGA_Generator|VGA|Add1~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100000000000000000001011111101110111010000001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(10),
	datab => \VGA_Generator|VGA|ALT_INV_column[4]~0_combout\,
	datac => \VGA_Generator|VGA|ALT_INV_Add1~0_combout\,
	datad => \VGA_Generator|VGA|ALT_INV_Add1~1_combout\,
	datae => ALT_INV_ball_col(2),
	dataf => ALT_INV_ball_col(4),
	combout => \VGA_Generator|Output_RGB~5_combout\);

-- Location: LABCELL_X11_Y38_N30
\VGA_Generator|Equal8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Equal8~0_combout\ = ( \ball_col[0]~DUPLICATE_q\ & ( (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10) & (\VGA_Generator|VGA|column[4]~0_combout\ & !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(3))) ) ) # ( 
-- !\ball_col[0]~DUPLICATE_q\ & ( ((!\VGA_Generator|VGA|column[4]~0_combout\) # (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(3))) # (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101111111011111110111111101111100100000001000000010000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(10),
	datab => \VGA_Generator|VGA|ALT_INV_column[4]~0_combout\,
	datac => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(3),
	dataf => \ALT_INV_ball_col[0]~DUPLICATE_q\,
	combout => \VGA_Generator|Equal8~0_combout\);

-- Location: LABCELL_X11_Y38_N36
\VGA_Generator|Output_RGB~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Output_RGB~4_combout\ = ( \ball_col[1]~DUPLICATE_q\ & ( ball_col(3) & ( (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10) & (\VGA_Generator|VGA|column[4]~0_combout\ & 
-- (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[4]~DUPLICATE_q\ & !\VGA_Generator|VGA|Add1~2_combout\))) ) ) ) # ( !\ball_col[1]~DUPLICATE_q\ & ( ball_col(3) & ( (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10) & 
-- (\VGA_Generator|VGA|column[4]~0_combout\ & (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[4]~DUPLICATE_q\ & !\VGA_Generator|VGA|Add1~2_combout\))) ) ) ) # ( \ball_col[1]~DUPLICATE_q\ & ( !ball_col(3) & ( 
-- ((!\VGA_Generator|VGA|column[4]~0_combout\) # ((!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[4]~DUPLICATE_q\ & \VGA_Generator|VGA|Add1~2_combout\))) # (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10)) ) ) ) # ( 
-- !\ball_col[1]~DUPLICATE_q\ & ( !ball_col(3) & ( (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10) & (\VGA_Generator|VGA|column[4]~0_combout\ & (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[4]~DUPLICATE_q\ & 
-- \VGA_Generator|VGA|Add1~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010110111011111110100000010000000000010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(10),
	datab => \VGA_Generator|VGA|ALT_INV_column[4]~0_combout\,
	datac => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit[4]~DUPLICATE_q\,
	datad => \VGA_Generator|VGA|ALT_INV_Add1~2_combout\,
	datae => \ALT_INV_ball_col[1]~DUPLICATE_q\,
	dataf => ALT_INV_ball_col(3),
	combout => \VGA_Generator|Output_RGB~4_combout\);

-- Location: LABCELL_X11_Y38_N33
\VGA_Generator|Equal8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Equal8~1_combout\ = ( ball_col(6) & ( (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10) & (\VGA_Generator|VGA|column[4]~0_combout\ & (!\VGA_Generator|VGA|LessThan2~0_combout\ $ 
-- (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[9]~DUPLICATE_q\)))) ) ) # ( !ball_col(6) & ( ((!\VGA_Generator|VGA|column[4]~0_combout\) # (!\VGA_Generator|VGA|LessThan2~0_combout\ $ 
-- (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[9]~DUPLICATE_q\))) # (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101111111111101110111111111110100100000000000100010000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(10),
	datab => \VGA_Generator|VGA|ALT_INV_column[4]~0_combout\,
	datac => \VGA_Generator|VGA|ALT_INV_LessThan2~0_combout\,
	datad => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit[9]~DUPLICATE_q\,
	dataf => ALT_INV_ball_col(6),
	combout => \VGA_Generator|Equal8~1_combout\);

-- Location: LABCELL_X11_Y38_N48
\VGA_Generator|Output_RGB~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Output_RGB~6_combout\ = ( \VGA_Generator|Output_RGB~4_combout\ & ( !\VGA_Generator|Equal8~1_combout\ & ( (\VGA_Generator|Output_RGB~5_combout\ & (\VGA_Generator|Equal8~0_combout\ & (!\VGA_Generator|VGA|column[8]~10_combout\ $ 
-- (!ball_col(5))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000010001000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|ALT_INV_Output_RGB~5_combout\,
	datab => \VGA_Generator|ALT_INV_Equal8~0_combout\,
	datac => \VGA_Generator|VGA|ALT_INV_column[8]~10_combout\,
	datad => ALT_INV_ball_col(5),
	datae => \VGA_Generator|ALT_INV_Output_RGB~4_combout\,
	dataf => \VGA_Generator|ALT_INV_Equal8~1_combout\,
	combout => \VGA_Generator|Output_RGB~6_combout\);

-- Location: LABCELL_X10_Y38_N57
\VGA_Generator|VGA|row[4]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|row[4]~0_combout\ = ( \VGA_Generator|VGA|LessThan0~0_combout\ ) # ( !\VGA_Generator|VGA|LessThan0~0_combout\ & ( (\VGA_Generator|VGA|LessThan1~2_combout\) # (\VGA_Generator|VGA|Add0~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100111111001111110011111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \VGA_Generator|VGA|ALT_INV_Add0~1_sumout\,
	datac => \VGA_Generator|VGA|ALT_INV_LessThan1~2_combout\,
	dataf => \VGA_Generator|VGA|ALT_INV_LessThan0~0_combout\,
	combout => \VGA_Generator|VGA|row[4]~0_combout\);

-- Location: LABCELL_X10_Y38_N51
\VGA_Generator|VGA|row[3]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|row[3]~1_combout\ = ( !\VGA_Generator|VGA|LessThan1~2_combout\ & ( (\VGA_Generator|VGA|Add0~5_sumout\ & !\VGA_Generator|VGA|LessThan0~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \VGA_Generator|VGA|ALT_INV_Add0~5_sumout\,
	datac => \VGA_Generator|VGA|ALT_INV_LessThan0~0_combout\,
	dataf => \VGA_Generator|VGA|ALT_INV_LessThan1~2_combout\,
	combout => \VGA_Generator|VGA|row[3]~1_combout\);

-- Location: LABCELL_X10_Y38_N48
\VGA_Generator|Output_RGB~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Output_RGB~7_combout\ = ( \VGA_Generator|VGA|row[3]~1_combout\ & ( (!ball_row(0) & (!ball_row(1) $ (\VGA_Generator|VGA|row[4]~0_combout\))) ) ) # ( !\VGA_Generator|VGA|row[3]~1_combout\ & ( (ball_row(0) & (!ball_row(1) $ 
-- (\VGA_Generator|VGA|row[4]~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000101010100000000010110100000000010101010000000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_ball_row(0),
	datac => ALT_INV_ball_row(1),
	datad => \VGA_Generator|VGA|ALT_INV_row[4]~0_combout\,
	dataf => \VGA_Generator|VGA|ALT_INV_row[3]~1_combout\,
	combout => \VGA_Generator|Output_RGB~7_combout\);

-- Location: LABCELL_X10_Y40_N24
\VGA_Generator|Output_RGB~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Output_RGB~8_combout\ = ( \VGA_Generator|Output_RGB~6_combout\ & ( \VGA_Generator|Output_RGB~7_combout\ & ( (\VGA_Generator|Equal9~0_combout\ & (\VGA_Generator|Output_RGB~2_combout\ & \VGA_Generator|Output_RGB~3_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|ALT_INV_Equal9~0_combout\,
	datab => \VGA_Generator|ALT_INV_Output_RGB~2_combout\,
	datac => \VGA_Generator|ALT_INV_Output_RGB~3_combout\,
	datae => \VGA_Generator|ALT_INV_Output_RGB~6_combout\,
	dataf => \VGA_Generator|ALT_INV_Output_RGB~7_combout\,
	combout => \VGA_Generator|Output_RGB~8_combout\);

-- Location: LABCELL_X13_Y36_N24
\VGA_Generator|LessThan11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|LessThan11~0_combout\ = ( \VGA_Generator|VGA|column[8]~10_combout\ & ( paddle_col(5) & ( (!\VGA_Generator|LessThan10~1_combout\ & (!\VGA_Generator|VGA|column[7]~7_combout\ & paddle_col(4))) ) ) ) # ( 
-- !\VGA_Generator|VGA|column[8]~10_combout\ & ( paddle_col(5) & ( (!\VGA_Generator|LessThan10~1_combout\) # ((!\VGA_Generator|VGA|column[7]~7_combout\) # (paddle_col(4))) ) ) ) # ( \VGA_Generator|VGA|column[8]~10_combout\ & ( !paddle_col(5) & ( 
-- (!paddle_col(4) & ((!\VGA_Generator|LessThan10~1_combout\) # (!\VGA_Generator|VGA|column[7]~7_combout\))) ) ) ) # ( !\VGA_Generator|VGA|column[8]~10_combout\ & ( !paddle_col(5) & ( (!paddle_col(4)) # ((!\VGA_Generator|LessThan10~1_combout\ & 
-- !\VGA_Generator|VGA|column[7]~7_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111000000111111000000000011111100111111110000000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \VGA_Generator|ALT_INV_LessThan10~1_combout\,
	datac => \VGA_Generator|VGA|ALT_INV_column[7]~7_combout\,
	datad => ALT_INV_paddle_col(4),
	datae => \VGA_Generator|VGA|ALT_INV_column[8]~10_combout\,
	dataf => ALT_INV_paddle_col(5),
	combout => \VGA_Generator|LessThan11~0_combout\);

-- Location: LABCELL_X9_Y39_N12
\VGA_Generator|b[7]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|b[7]~0_combout\ = ( !\VGA_Generator|Output_RGB~8_combout\ & ( \VGA_Generator|LessThan11~0_combout\ & ( (!\VGA_Generator|r~1_combout\) # (((!\VGA_Generator|Add4~0_combout\ & !\VGA_Generator|VGA|column[9]~6_combout\)) # 
-- (\VGA_Generator|LessThan10~3_combout\)) ) ) ) # ( !\VGA_Generator|Output_RGB~8_combout\ & ( !\VGA_Generator|LessThan11~0_combout\ & ( (!\VGA_Generator|Add4~0_combout\) # ((!\VGA_Generator|r~1_combout\) # ((!\VGA_Generator|VGA|column[9]~6_combout\) # 
-- (\VGA_Generator|LessThan10~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111101111000000000000000011101111110011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|ALT_INV_Add4~0_combout\,
	datab => \VGA_Generator|ALT_INV_r~1_combout\,
	datac => \VGA_Generator|ALT_INV_LessThan10~3_combout\,
	datad => \VGA_Generator|VGA|ALT_INV_column[9]~6_combout\,
	datae => \VGA_Generator|ALT_INV_Output_RGB~8_combout\,
	dataf => \VGA_Generator|ALT_INV_LessThan11~0_combout\,
	combout => \VGA_Generator|b[7]~0_combout\);

-- Location: LABCELL_X10_Y38_N30
\VGA_Generator|VGA|row[1]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|row[1]~2_combout\ = ( \VGA_Generator|VGA|LessThan0~0_combout\ ) # ( !\VGA_Generator|VGA|LessThan0~0_combout\ & ( (\VGA_Generator|VGA|Add0~13_sumout\) # (\VGA_Generator|VGA|LessThan1~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100111111001111110011111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \VGA_Generator|VGA|ALT_INV_LessThan1~2_combout\,
	datac => \VGA_Generator|VGA|ALT_INV_Add0~13_sumout\,
	dataf => \VGA_Generator|VGA|ALT_INV_LessThan0~0_combout\,
	combout => \VGA_Generator|VGA|row[1]~2_combout\);

-- Location: FF_X10_Y38_N31
\VGA_Generator|reg2|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \VGA_Generator|VGA|row[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_Generator|reg2|dffs\(0));

-- Location: LABCELL_X10_Y38_N33
\VGA_Generator|VGA|row[2]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|row[2]~3_combout\ = ( \VGA_Generator|VGA|LessThan0~0_combout\ ) # ( !\VGA_Generator|VGA|LessThan0~0_combout\ & ( (\VGA_Generator|VGA|Add0~9_sumout\) # (\VGA_Generator|VGA|LessThan1~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111111111001100111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \VGA_Generator|VGA|ALT_INV_LessThan1~2_combout\,
	datad => \VGA_Generator|VGA|ALT_INV_Add0~9_sumout\,
	dataf => \VGA_Generator|VGA|ALT_INV_LessThan0~0_combout\,
	combout => \VGA_Generator|VGA|row[2]~3_combout\);

-- Location: FF_X10_Y38_N34
\VGA_Generator|reg2|dffs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \VGA_Generator|VGA|row[2]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_Generator|reg2|dffs\(1));

-- Location: FF_X10_Y38_N53
\VGA_Generator|reg2|dffs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \VGA_Generator|VGA|row[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_Generator|reg2|dffs\(2));

-- Location: FF_X10_Y38_N59
\VGA_Generator|reg2|dffs[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \VGA_Generator|VGA|row[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_Generator|reg2|dffs\(3));

-- Location: LABCELL_X10_Y40_N6
\VGA_Generator|Text_Generator|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|Equal0~0_combout\ = ( !\VGA_Generator|VGA|Add0~33_sumout\ & ( \VGA_Generator|VGA|Add0~37_sumout\ & ( (!\VGA_Generator|VGA|Add0~25_sumout\ & (\VGA_Generator|VGA|Add0~29_sumout\ & (!\VGA_Generator|VGA|Add0~21_sumout\ & 
-- \VGA_Generator|VGA|blanking~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_Add0~25_sumout\,
	datab => \VGA_Generator|VGA|ALT_INV_Add0~29_sumout\,
	datac => \VGA_Generator|VGA|ALT_INV_Add0~21_sumout\,
	datad => \VGA_Generator|VGA|ALT_INV_blanking~0_combout\,
	datae => \VGA_Generator|VGA|ALT_INV_Add0~33_sumout\,
	dataf => \VGA_Generator|VGA|ALT_INV_Add0~37_sumout\,
	combout => \VGA_Generator|Text_Generator|Equal0~0_combout\);

-- Location: MLABCELL_X8_Y37_N12
\VGA_Generator|VGA|column[4]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|column[4]~1_combout\ = ( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[4]~DUPLICATE_q\ & ( (!\VGA_Generator|VGA|column[4]~0_combout\) # (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10)) ) ) # ( 
-- !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[4]~DUPLICATE_q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111011101110111011101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(10),
	datab => \VGA_Generator|VGA|ALT_INV_column[4]~0_combout\,
	dataf => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit[4]~DUPLICATE_q\,
	combout => \VGA_Generator|VGA|column[4]~1_combout\);

-- Location: LABCELL_X9_Y36_N0
\VGA_Generator|Text_Generator|Mux6~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|Mux6~2_combout\ = ( \VGA_Generator|VGA|column[9]~6_combout\ & ( (\VGA_Generator|VGA|column[4]~1_combout\ & \VGA_Generator|VGA|column[5]~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[4]~1_combout\,
	datab => \VGA_Generator|VGA|ALT_INV_column[5]~2_combout\,
	dataf => \VGA_Generator|VGA|ALT_INV_column[9]~6_combout\,
	combout => \VGA_Generator|Text_Generator|Mux6~2_combout\);

-- Location: FF_X12_Y37_N49
\level[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \level~2_combout\,
	clrn => \rst_n~input_o\,
	ena => \Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \level[0]~DUPLICATE_q\);

-- Location: FF_X12_Y37_N34
\level[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \level~3_combout\,
	clrn => \rst_n~input_o\,
	ena => \level[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \level[1]~DUPLICATE_q\);

-- Location: LABCELL_X17_Y41_N57
\find_block_index~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \find_block_index~32_combout\ = ( \find_block_index~1_combout\ ) # ( !\find_block_index~1_combout\ & ( (((!\Mux2~4_combout\) # (\find_block_index~0_combout\)) # (\Add15~1_sumout\)) # (\Add15~5_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111011111111111111101111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add15~5_sumout\,
	datab => \ALT_INV_Add15~1_sumout\,
	datac => \ALT_INV_Mux2~4_combout\,
	datad => \ALT_INV_find_block_index~0_combout\,
	dataf => \ALT_INV_find_block_index~1_combout\,
	combout => \find_block_index~32_combout\);

-- Location: LABCELL_X16_Y41_N18
\Add17~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add17~4_combout\ = ( \LessThan14~0_combout\ & ( \ball_row[2]~DUPLICATE_q\ & ( (!\Add6~21_sumout\ & ((!\Add6~1_sumout\ & (!\Add6~17_sumout\)) # (\Add6~1_sumout\ & (\Add6~17_sumout\ & !ball_row(3))))) # (\Add6~21_sumout\ & ((!ball_row(3)) # 
-- ((\Add6~1_sumout\ & \Add6~17_sumout\)))) ) ) ) # ( !\LessThan14~0_combout\ & ( \ball_row[2]~DUPLICATE_q\ & ( (!\Add6~17_sumout\ & (!ball_row(3) & \Add6~21_sumout\)) # (\Add6~17_sumout\ & ((!ball_row(3)) # (\Add6~21_sumout\))) ) ) ) # ( 
-- \LessThan14~0_combout\ & ( !\ball_row[2]~DUPLICATE_q\ & ( (ball_row(3) & (!\Add6~21_sumout\ $ (((\Add6~17_sumout\) # (\Add6~1_sumout\))))) ) ) ) # ( !\LessThan14~0_combout\ & ( !\ball_row[2]~DUPLICATE_q\ & ( (ball_row(3) & \Add6~21_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000010000000011100110000111100111001100011110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add6~1_sumout\,
	datab => \ALT_INV_Add6~17_sumout\,
	datac => ALT_INV_ball_row(3),
	datad => \ALT_INV_Add6~21_sumout\,
	datae => \ALT_INV_LessThan14~0_combout\,
	dataf => \ALT_INV_ball_row[2]~DUPLICATE_q\,
	combout => \Add17~4_combout\);

-- Location: LABCELL_X18_Y41_N12
\Add17~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add17~5_combout\ = ( ball_row(4) & ( (!ball_row(3)) # (\ball_row[2]~DUPLICATE_q\) ) ) # ( !ball_row(4) & ( (!\ball_row[2]~DUPLICATE_q\ & ball_row(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000011111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_ball_row[2]~DUPLICATE_q\,
	datad => ALT_INV_ball_row(3),
	dataf => ALT_INV_ball_row(4),
	combout => \Add17~5_combout\);

-- Location: LABCELL_X17_Y41_N0
\Div2|auto_generated|divider|divider|op_4~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_4~22_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div2|auto_generated|divider|divider|op_4~22_cout\);

-- Location: LABCELL_X17_Y41_N3
\Div2|auto_generated|divider|divider|op_4~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_4~17_sumout\ = SUM(( (!\Add6~17_sumout\ $ (!\ball_row[2]~DUPLICATE_q\ $ (\LessThan14~1_combout\))) # (\find_block_index~32_combout\) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_4~22_cout\ ))
-- \Div2|auto_generated|divider|divider|op_4~18\ = CARRY(( (!\Add6~17_sumout\ $ (!\ball_row[2]~DUPLICATE_q\ $ (\LessThan14~1_combout\))) # (\find_block_index~32_combout\) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_4~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000110111110011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add6~17_sumout\,
	datab => \ALT_INV_ball_row[2]~DUPLICATE_q\,
	datac => \ALT_INV_find_block_index~32_combout\,
	datad => \ALT_INV_LessThan14~1_combout\,
	cin => \Div2|auto_generated|divider|divider|op_4~22_cout\,
	sumout => \Div2|auto_generated|divider|divider|op_4~17_sumout\,
	cout => \Div2|auto_generated|divider|divider|op_4~18\);

-- Location: LABCELL_X17_Y41_N6
\Div2|auto_generated|divider|divider|op_4~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_4~13_sumout\ = SUM(( (!\Add17~0_combout\) # (\find_block_index~32_combout\) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_4~18\ ))
-- \Div2|auto_generated|divider|divider|op_4~14\ = CARRY(( (!\Add17~0_combout\) # (\find_block_index~32_combout\) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_4~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_find_block_index~32_combout\,
	datad => \ALT_INV_Add17~0_combout\,
	cin => \Div2|auto_generated|divider|divider|op_4~18\,
	sumout => \Div2|auto_generated|divider|divider|op_4~13_sumout\,
	cout => \Div2|auto_generated|divider|divider|op_4~14\);

-- Location: LABCELL_X17_Y41_N9
\Div2|auto_generated|divider|divider|op_4~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_4~9_sumout\ = SUM(( GND ) + ( (!\Add17~4_combout\ $ (!\Add17~5_combout\)) # (\find_block_index~32_combout\) ) + ( \Div2|auto_generated|divider|divider|op_4~14\ ))
-- \Div2|auto_generated|divider|divider|op_4~10\ = CARRY(( GND ) + ( (!\Add17~4_combout\ $ (!\Add17~5_combout\)) # (\find_block_index~32_combout\) ) + ( \Div2|auto_generated|divider|divider|op_4~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110000000000110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_find_block_index~32_combout\,
	datac => \ALT_INV_Add17~4_combout\,
	dataf => \ALT_INV_Add17~5_combout\,
	cin => \Div2|auto_generated|divider|divider|op_4~14\,
	sumout => \Div2|auto_generated|divider|divider|op_4~9_sumout\,
	cout => \Div2|auto_generated|divider|divider|op_4~10\);

-- Location: LABCELL_X17_Y41_N12
\Div2|auto_generated|divider|divider|op_4~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_4~5_sumout\ = SUM(( (\Add17~3_combout\) # (\find_block_index~32_combout\) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_4~10\ ))
-- \Div2|auto_generated|divider|divider|op_4~6\ = CARRY(( (\Add17~3_combout\) # (\find_block_index~32_combout\) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_4~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_find_block_index~32_combout\,
	datad => \ALT_INV_Add17~3_combout\,
	cin => \Div2|auto_generated|divider|divider|op_4~10\,
	sumout => \Div2|auto_generated|divider|divider|op_4~5_sumout\,
	cout => \Div2|auto_generated|divider|divider|op_4~6\);

-- Location: LABCELL_X17_Y41_N15
\Div2|auto_generated|divider|divider|op_4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_4~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_4~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div2|auto_generated|divider|divider|op_4~6\,
	sumout => \Div2|auto_generated|divider|divider|op_4~1_sumout\);

-- Location: LABCELL_X17_Y41_N30
\Div2|auto_generated|divider|divider|op_5~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_5~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div2|auto_generated|divider|divider|op_5~26_cout\);

-- Location: LABCELL_X17_Y41_N33
\Div2|auto_generated|divider|divider|op_5~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_5~21_sumout\ = SUM(( (!\Add6~1_sumout\ $ (!\LessThan14~0_combout\)) # (\find_block_index~32_combout\) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_5~26_cout\ ))
-- \Div2|auto_generated|divider|divider|op_5~22\ = CARRY(( (!\Add6~1_sumout\ $ (!\LessThan14~0_combout\)) # (\find_block_index~32_combout\) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_5~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add6~1_sumout\,
	datac => \ALT_INV_find_block_index~32_combout\,
	datad => \ALT_INV_LessThan14~0_combout\,
	cin => \Div2|auto_generated|divider|divider|op_5~26_cout\,
	sumout => \Div2|auto_generated|divider|divider|op_5~21_sumout\,
	cout => \Div2|auto_generated|divider|divider|op_5~22\);

-- Location: LABCELL_X17_Y41_N36
\Div2|auto_generated|divider|divider|op_5~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_5~17_sumout\ = SUM(( (!\Div2|auto_generated|divider|divider|op_4~1_sumout\ & (((\Div2|auto_generated|divider|divider|op_4~17_sumout\)))) # (\Div2|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((!\Add17~1_combout\)) # (\find_block_index~32_combout\))) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_5~22\ ))
-- \Div2|auto_generated|divider|divider|op_5~18\ = CARRY(( (!\Div2|auto_generated|divider|divider|op_4~1_sumout\ & (((\Div2|auto_generated|divider|divider|op_4~17_sumout\)))) # (\Div2|auto_generated|divider|divider|op_4~1_sumout\ & (((!\Add17~1_combout\)) # 
-- (\find_block_index~32_combout\))) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_5~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~32_combout\,
	datab => \Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \ALT_INV_Add17~1_combout\,
	datad => \Div2|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\,
	cin => \Div2|auto_generated|divider|divider|op_5~22\,
	sumout => \Div2|auto_generated|divider|divider|op_5~17_sumout\,
	cout => \Div2|auto_generated|divider|divider|op_5~18\);

-- Location: LABCELL_X17_Y41_N39
\Div2|auto_generated|divider|divider|op_5~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_5~13_sumout\ = SUM(( GND ) + ( (!\Div2|auto_generated|divider|divider|op_4~1_sumout\ & (((\Div2|auto_generated|divider|divider|op_4~13_sumout\)))) # (\Div2|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((!\Add17~0_combout\)) # (\find_block_index~32_combout\))) ) + ( \Div2|auto_generated|divider|divider|op_5~18\ ))
-- \Div2|auto_generated|divider|divider|op_5~14\ = CARRY(( GND ) + ( (!\Div2|auto_generated|divider|divider|op_4~1_sumout\ & (((\Div2|auto_generated|divider|divider|op_4~13_sumout\)))) # (\Div2|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((!\Add17~0_combout\)) # (\find_block_index~32_combout\))) ) + ( \Div2|auto_generated|divider|divider|op_5~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011100000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~32_combout\,
	datab => \Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \ALT_INV_Add17~0_combout\,
	dataf => \Div2|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\,
	cin => \Div2|auto_generated|divider|divider|op_5~18\,
	sumout => \Div2|auto_generated|divider|divider|op_5~13_sumout\,
	cout => \Div2|auto_generated|divider|divider|op_5~14\);

-- Location: LABCELL_X17_Y41_N42
\Div2|auto_generated|divider|divider|op_5~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_5~9_sumout\ = SUM(( (!\Div2|auto_generated|divider|divider|op_4~1_sumout\ & (((\Div2|auto_generated|divider|divider|op_4~9_sumout\)))) # (\Div2|auto_generated|divider|divider|op_4~1_sumout\ & (((\Add17~2_combout\)) 
-- # (\find_block_index~32_combout\))) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_5~14\ ))
-- \Div2|auto_generated|divider|divider|op_5~10\ = CARRY(( (!\Div2|auto_generated|divider|divider|op_4~1_sumout\ & (((\Div2|auto_generated|divider|divider|op_4~9_sumout\)))) # (\Div2|auto_generated|divider|divider|op_4~1_sumout\ & (((\Add17~2_combout\)) # 
-- (\find_block_index~32_combout\))) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_5~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~32_combout\,
	datab => \Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \ALT_INV_Add17~2_combout\,
	datad => \Div2|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\,
	cin => \Div2|auto_generated|divider|divider|op_5~14\,
	sumout => \Div2|auto_generated|divider|divider|op_5~9_sumout\,
	cout => \Div2|auto_generated|divider|divider|op_5~10\);

-- Location: LABCELL_X17_Y41_N45
\Div2|auto_generated|divider|divider|op_5~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_5~6_cout\ = CARRY(( VCC ) + ( (!\Div2|auto_generated|divider|divider|op_4~1_sumout\ & (((\Div2|auto_generated|divider|divider|op_4~5_sumout\)))) # (\Div2|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((\Add17~3_combout\)) # (\find_block_index~32_combout\))) ) + ( \Div2|auto_generated|divider|divider|op_5~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111011000010000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~32_combout\,
	datab => \Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \ALT_INV_Add17~3_combout\,
	dataf => \Div2|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	cin => \Div2|auto_generated|divider|divider|op_5~10\,
	cout => \Div2|auto_generated|divider|divider|op_5~6_cout\);

-- Location: LABCELL_X17_Y41_N48
\Div2|auto_generated|divider|divider|op_5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_5~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_5~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div2|auto_generated|divider|divider|op_5~6_cout\,
	sumout => \Div2|auto_generated|divider|divider|op_5~1_sumout\);

-- Location: LABCELL_X18_Y41_N57
\Div2|auto_generated|divider|divider|StageOut[17]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[17]~0_combout\ = ( !\Div2|auto_generated|divider|divider|op_4~1_sumout\ & ( \Div2|auto_generated|divider|divider|op_4~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\,
	dataf => \Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[17]~0_combout\);

-- Location: LABCELL_X17_Y41_N24
\Div2|auto_generated|divider|divider|StageOut[17]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[17]~1_combout\ = ( !\find_block_index~22_combout\ & ( \Div2|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \ALT_INV_find_block_index~22_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[17]~1_combout\);

-- Location: LABCELL_X18_Y41_N3
\Div2|auto_generated|divider|divider|StageOut[16]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[16]~2_combout\ = ( \Div2|auto_generated|divider|divider|op_4~13_sumout\ & ( \Div2|auto_generated|divider|divider|op_4~1_sumout\ & ( !\find_block_index~2_combout\ ) ) ) # ( 
-- !\Div2|auto_generated|divider|divider|op_4~13_sumout\ & ( \Div2|auto_generated|divider|divider|op_4~1_sumout\ & ( !\find_block_index~2_combout\ ) ) ) # ( \Div2|auto_generated|divider|divider|op_4~13_sumout\ & ( 
-- !\Div2|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~2_combout\,
	datae => \Div2|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\,
	dataf => \Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[16]~2_combout\);

-- Location: LABCELL_X18_Y41_N6
\Div2|auto_generated|divider|divider|StageOut[15]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[15]~3_combout\ = ( !\find_block_index~21_combout\ & ( \Div2|auto_generated|divider|divider|op_4~1_sumout\ ) ) # ( \find_block_index~21_combout\ & ( !\Div2|auto_generated|divider|divider|op_4~1_sumout\ & ( 
-- \Div2|auto_generated|divider|divider|op_4~17_sumout\ ) ) ) # ( !\find_block_index~21_combout\ & ( !\Div2|auto_generated|divider|divider|op_4~1_sumout\ & ( \Div2|auto_generated|divider|divider|op_4~17_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\,
	datae => \ALT_INV_find_block_index~21_combout\,
	dataf => \Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[15]~3_combout\);

-- Location: LABCELL_X18_Y41_N18
\Div2|auto_generated|divider|divider|op_6~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_6~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div2|auto_generated|divider|divider|op_6~26_cout\);

-- Location: LABCELL_X18_Y41_N21
\Div2|auto_generated|divider|divider|op_6~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_6~22_cout\ = CARRY(( (!\Add26~4_combout\ $ (!\Add6~5_sumout\)) # (\find_block_index~32_combout\) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_6~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000111110101111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~32_combout\,
	datab => \ALT_INV_Add26~4_combout\,
	datac => \ALT_INV_Add6~5_sumout\,
	cin => \Div2|auto_generated|divider|divider|op_6~26_cout\,
	cout => \Div2|auto_generated|divider|divider|op_6~22_cout\);

-- Location: LABCELL_X18_Y41_N24
\Div2|auto_generated|divider|divider|op_6~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_6~18_cout\ = CARRY(( (!\Div2|auto_generated|divider|divider|op_5~1_sumout\ & (((\Div2|auto_generated|divider|divider|op_5~21_sumout\)))) # (\Div2|auto_generated|divider|divider|op_5~1_sumout\ & ((!\Add26~0_combout\) 
-- # ((\find_block_index~32_combout\)))) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_6~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010001111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add26~0_combout\,
	datab => \Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \ALT_INV_find_block_index~32_combout\,
	datad => \Div2|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\,
	cin => \Div2|auto_generated|divider|divider|op_6~22_cout\,
	cout => \Div2|auto_generated|divider|divider|op_6~18_cout\);

-- Location: LABCELL_X18_Y41_N27
\Div2|auto_generated|divider|divider|op_6~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_6~14_cout\ = CARRY(( (!\Div2|auto_generated|divider|divider|op_5~1_sumout\ & ((\Div2|auto_generated|divider|divider|op_5~17_sumout\))) # (\Div2|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\Div2|auto_generated|divider|divider|StageOut[15]~3_combout\)) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_6~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \Div2|auto_generated|divider|divider|ALT_INV_StageOut[15]~3_combout\,
	datad => \Div2|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\,
	cin => \Div2|auto_generated|divider|divider|op_6~18_cout\,
	cout => \Div2|auto_generated|divider|divider|op_6~14_cout\);

-- Location: LABCELL_X18_Y41_N30
\Div2|auto_generated|divider|divider|op_6~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_6~10_cout\ = CARRY(( GND ) + ( (!\Div2|auto_generated|divider|divider|op_5~1_sumout\ & ((\Div2|auto_generated|divider|divider|op_5~13_sumout\))) # (\Div2|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\Div2|auto_generated|divider|divider|StageOut[16]~2_combout\)) ) + ( \Div2|auto_generated|divider|divider|op_6~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \Div2|auto_generated|divider|divider|ALT_INV_StageOut[16]~2_combout\,
	dataf => \Div2|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\,
	cin => \Div2|auto_generated|divider|divider|op_6~14_cout\,
	cout => \Div2|auto_generated|divider|divider|op_6~10_cout\);

-- Location: LABCELL_X18_Y41_N33
\Div2|auto_generated|divider|divider|op_6~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_6~6_cout\ = CARRY(( (!\Div2|auto_generated|divider|divider|op_5~1_sumout\ & (\Div2|auto_generated|divider|divider|op_5~9_sumout\)) # (\Div2|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (((\Div2|auto_generated|divider|divider|StageOut[17]~1_combout\) # (\Div2|auto_generated|divider|divider|StageOut[17]~0_combout\)))) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_6~10_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\,
	datab => \Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \Div2|auto_generated|divider|divider|ALT_INV_StageOut[17]~0_combout\,
	datad => \Div2|auto_generated|divider|divider|ALT_INV_StageOut[17]~1_combout\,
	cin => \Div2|auto_generated|divider|divider|op_6~10_cout\,
	cout => \Div2|auto_generated|divider|divider|op_6~6_cout\);

-- Location: LABCELL_X18_Y41_N36
\Div2|auto_generated|divider|divider|op_6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_6~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_6~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div2|auto_generated|divider|divider|op_6~6_cout\,
	sumout => \Div2|auto_generated|divider|divider|op_6~1_sumout\);

-- Location: LABCELL_X17_Y41_N27
\Add20~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add20~0_combout\ = ( \Div2|auto_generated|divider|divider|op_5~1_sumout\ & ( \Div2|auto_generated|divider|divider|op_4~1_sumout\ ) ) # ( !\Div2|auto_generated|divider|divider|op_5~1_sumout\ & ( !\Div2|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \Add20~0_combout\);

-- Location: LABCELL_X17_Y41_N54
\Add20~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add20~1_combout\ = ( !\Div2|auto_generated|divider|divider|op_4~1_sumout\ & ( !\Div2|auto_generated|divider|divider|op_5~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \Add20~1_combout\);

-- Location: LABCELL_X11_Y39_N12
\score[2]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \score[2]~6_combout\ = ( \Equal10~1_combout\ & ( \blocks~2_combout\ & ( (!\score[2]~0_combout\ & ((!\ball_vertical_speed[1]~0_combout\) # ((\Equal10~0_combout\) # (ball_vertical_speed(1))))) ) ) ) # ( !\Equal10~1_combout\ & ( \blocks~2_combout\ & ( 
-- (!\score[2]~0_combout\ & ((!\ball_vertical_speed[1]~0_combout\) # (ball_vertical_speed(1)))) ) ) ) # ( \Equal10~1_combout\ & ( !\blocks~2_combout\ & ( (!\score[2]~0_combout\ & (!ball_vertical_speed(1) & ((!\ball_vertical_speed[1]~0_combout\) # 
-- (\Equal10~0_combout\)))) ) ) ) # ( !\Equal10~1_combout\ & ( !\blocks~2_combout\ & ( (!\score[2]~0_combout\ & (!\ball_vertical_speed[1]~0_combout\ & !ball_vertical_speed(1))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000100000001010000010001010100010101000101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_score[2]~0_combout\,
	datab => \ALT_INV_ball_vertical_speed[1]~0_combout\,
	datac => ALT_INV_ball_vertical_speed(1),
	datad => \ALT_INV_Equal10~0_combout\,
	datae => \ALT_INV_Equal10~1_combout\,
	dataf => \ALT_INV_blocks~2_combout\,
	combout => \score[2]~6_combout\);

-- Location: LABCELL_X11_Y39_N36
\score[2]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \score[2]~27_combout\ = ( !ball_vertical_speed(1) & ( (ball_horizontal_speed(1) & (!\score[2]~0_combout\ & ((!\ball_vertical_speed[1]~0_combout\) # ((\Equal10~1_combout\ & \Equal10~0_combout\))))) ) ) # ( ball_vertical_speed(1) & ( (((!\blocks~2_combout\) 
-- # ((\score[2]~0_combout\) # (ball_horizontal_speed(1))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000011110001111100001111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Equal10~1_combout\,
	datab => \ALT_INV_Equal10~0_combout\,
	datac => \ALT_INV_blocks~2_combout\,
	datad => ALT_INV_ball_horizontal_speed(1),
	datae => ALT_INV_ball_vertical_speed(1),
	dataf => \ALT_INV_score[2]~0_combout\,
	datag => \ALT_INV_ball_vertical_speed[1]~0_combout\,
	combout => \score[2]~27_combout\);

-- Location: LABCELL_X18_Y39_N30
\Add3~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add3~4_combout\ = ( \Add8~0_combout\ & ( (\Add10~0_combout\ & \ball_col[6]~DUPLICATE_q\) ) ) # ( !\Add8~0_combout\ & ( (!\Add10~0_combout\ & (\ball_col[6]~DUPLICATE_q\ & !ball_col(5))) # (\Add10~0_combout\ & ((!ball_col(5)) # 
-- (\ball_col[6]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100000011001111110000001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add10~0_combout\,
	datac => \ALT_INV_ball_col[6]~DUPLICATE_q\,
	datad => ALT_INV_ball_col(5),
	dataf => \ALT_INV_Add8~0_combout\,
	combout => \Add3~4_combout\);

-- Location: LABCELL_X18_Y39_N42
\Div0|auto_generated|divider|divider|op_4~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_4~22_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div0|auto_generated|divider|divider|op_4~22_cout\);

-- Location: LABCELL_X18_Y39_N45
\Div0|auto_generated|divider|divider|op_4~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_4~17_sumout\ = SUM(( (!\Update_Ball:ball_next_row[2]~q\ $ (!ball_col(5) $ (\Update_Ball:ball_next_row[1]~q\))) # (\find_block_index~9_combout\) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_4~22_cout\ ))
-- \Div0|auto_generated|divider|divider|op_4~18\ = CARRY(( (!\Update_Ball:ball_next_row[2]~q\ $ (!ball_col(5) $ (\Update_Ball:ball_next_row[1]~q\))) # (\find_block_index~9_combout\) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_4~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000111110111010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~9_combout\,
	datab => \ALT_INV_Update_Ball:ball_next_row[2]~q\,
	datac => ALT_INV_ball_col(5),
	datad => \ALT_INV_Update_Ball:ball_next_row[1]~q\,
	cin => \Div0|auto_generated|divider|divider|op_4~22_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_4~17_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_4~18\);

-- Location: LABCELL_X18_Y39_N48
\Div0|auto_generated|divider|divider|op_4~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_4~13_sumout\ = SUM(( (!\Add3~1_combout\) # (\find_block_index~9_combout\) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_4~18\ ))
-- \Div0|auto_generated|divider|divider|op_4~14\ = CARRY(( (!\Add3~1_combout\) # (\find_block_index~9_combout\) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_4~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_find_block_index~9_combout\,
	datad => \ALT_INV_Add3~1_combout\,
	cin => \Div0|auto_generated|divider|divider|op_4~18\,
	sumout => \Div0|auto_generated|divider|divider|op_4~13_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_4~14\);

-- Location: LABCELL_X18_Y39_N51
\Div0|auto_generated|divider|divider|op_4~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_4~9_sumout\ = SUM(( (!\Add3~4_combout\ $ (\Add10~1_combout\)) # (\find_block_index~9_combout\) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_4~14\ ))
-- \Div0|auto_generated|divider|divider|op_4~10\ = CARRY(( (!\Add3~4_combout\ $ (\Add10~1_combout\)) # (\find_block_index~9_combout\) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_4~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001101011111010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~9_combout\,
	datab => \ALT_INV_Add3~4_combout\,
	datac => \ALT_INV_Add10~1_combout\,
	cin => \Div0|auto_generated|divider|divider|op_4~14\,
	sumout => \Div0|auto_generated|divider|divider|op_4~9_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_4~10\);

-- Location: LABCELL_X18_Y39_N54
\Div0|auto_generated|divider|divider|op_4~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_4~5_sumout\ = SUM(( (!\Add10~2_combout\ $ (((!\Add3~4_combout\) # (\Add10~1_combout\)))) # (\find_block_index~9_combout\) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_4~10\ ))
-- \Div0|auto_generated|divider|divider|op_4~6\ = CARRY(( (!\Add10~2_combout\ $ (((!\Add3~4_combout\) # (\Add10~1_combout\)))) # (\find_block_index~9_combout\) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_4~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000010111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add10~1_combout\,
	datab => \ALT_INV_Add3~4_combout\,
	datac => \ALT_INV_find_block_index~9_combout\,
	datad => \ALT_INV_Add10~2_combout\,
	cin => \Div0|auto_generated|divider|divider|op_4~10\,
	sumout => \Div0|auto_generated|divider|divider|op_4~5_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_4~6\);

-- Location: LABCELL_X18_Y39_N57
\Div0|auto_generated|divider|divider|op_4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_4~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_4~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|op_4~6\,
	sumout => \Div0|auto_generated|divider|divider|op_4~1_sumout\);

-- Location: LABCELL_X19_Y35_N0
\Div0|auto_generated|divider|divider|StageOut[17]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[17]~0_combout\ = ( \Div0|auto_generated|divider|divider|op_4~9_sumout\ & ( !\Div0|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[17]~0_combout\);

-- Location: LABCELL_X19_Y35_N12
\Div0|auto_generated|divider|divider|op_5~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_5~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div0|auto_generated|divider|divider|op_5~26_cout\);

-- Location: LABCELL_X19_Y35_N15
\Div0|auto_generated|divider|divider|op_5~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_5~21_sumout\ = SUM(( (!ball_col(4)) # (\find_block_index~9_combout\) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_5~26_cout\ ))
-- \Div0|auto_generated|divider|divider|op_5~22\ = CARRY(( (!ball_col(4)) # (\find_block_index~9_combout\) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_5~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_ball_col(4),
	datad => \ALT_INV_find_block_index~9_combout\,
	cin => \Div0|auto_generated|divider|divider|op_5~26_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_5~21_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_5~22\);

-- Location: LABCELL_X19_Y35_N18
\Div0|auto_generated|divider|divider|op_5~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_5~17_sumout\ = SUM(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_4~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_4~17_sumout\)))) # (\Div0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((\Add3~3_combout\)) # (\find_block_index~9_combout\))) ) + ( \Div0|auto_generated|divider|divider|op_5~22\ ))
-- \Div0|auto_generated|divider|divider|op_5~18\ = CARRY(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_4~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_4~17_sumout\)))) # (\Div0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((\Add3~3_combout\)) # (\find_block_index~9_combout\))) ) + ( \Div0|auto_generated|divider|divider|op_5~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111010100100000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \ALT_INV_find_block_index~9_combout\,
	datac => \ALT_INV_Add3~3_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_5~22\,
	sumout => \Div0|auto_generated|divider|divider|op_5~17_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_5~18\);

-- Location: LABCELL_X19_Y35_N21
\Div0|auto_generated|divider|divider|op_5~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_5~13_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_4~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_4~13_sumout\)))) # (\Div0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((!\Add3~1_combout\)) # (\find_block_index~9_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_5~18\ ))
-- \Div0|auto_generated|divider|divider|op_5~14\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_4~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_4~13_sumout\)))) # (\Div0|auto_generated|divider|divider|op_4~1_sumout\ & (((!\Add3~1_combout\)) # 
-- (\find_block_index~9_combout\))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_5~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101000111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \ALT_INV_find_block_index~9_combout\,
	datac => \ALT_INV_Add3~1_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_5~18\,
	sumout => \Div0|auto_generated|divider|divider|op_5~13_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_5~14\);

-- Location: LABCELL_X19_Y35_N24
\Div0|auto_generated|divider|divider|op_5~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_5~9_sumout\ = SUM(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_4~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_4~9_sumout\)))) # (\Div0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((!\Add3~0_combout\)) # (\find_block_index~9_combout\))) ) + ( \Div0|auto_generated|divider|divider|op_5~14\ ))
-- \Div0|auto_generated|divider|divider|op_5~10\ = CARRY(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_4~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_4~9_sumout\)))) # (\Div0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((!\Add3~0_combout\)) # (\find_block_index~9_combout\))) ) + ( \Div0|auto_generated|divider|divider|op_5~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101011100000010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \ALT_INV_find_block_index~9_combout\,
	datac => \ALT_INV_Add3~0_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_5~14\,
	sumout => \Div0|auto_generated|divider|divider|op_5~9_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_5~10\);

-- Location: LABCELL_X19_Y35_N27
\Div0|auto_generated|divider|divider|op_5~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_5~6_cout\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_4~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_4~5_sumout\)))) # (\Div0|auto_generated|divider|divider|op_4~1_sumout\ & (((\Add3~2_combout\)) # 
-- (\find_block_index~9_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_5~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \ALT_INV_find_block_index~9_combout\,
	datac => \ALT_INV_Add3~2_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_5~10\,
	cout => \Div0|auto_generated|divider|divider|op_5~6_cout\);

-- Location: LABCELL_X19_Y35_N30
\Div0|auto_generated|divider|divider|op_5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_5~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_5~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|op_5~6_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_5~1_sumout\);

-- Location: LABCELL_X19_Y35_N9
\Div0|auto_generated|divider|divider|StageOut[17]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[17]~1_combout\ = (\Div0|auto_generated|divider|divider|op_4~1_sumout\ & ((!\Add3~0_combout\) # (\find_block_index~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010101010100000101010101010000010101010101000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \ALT_INV_Add3~0_combout\,
	datad => \ALT_INV_find_block_index~9_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[17]~1_combout\);

-- Location: LABCELL_X18_Y39_N36
\Div0|auto_generated|divider|divider|StageOut[16]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[16]~2_combout\ = ( \Div0|auto_generated|divider|divider|op_4~13_sumout\ & ( ((!\Add3~1_combout\) # (!\Div0|auto_generated|divider|divider|op_4~1_sumout\)) # (\find_block_index~9_combout\) ) ) # ( 
-- !\Div0|auto_generated|divider|divider|op_4~13_sumout\ & ( (\Div0|auto_generated|divider|divider|op_4~1_sumout\ & ((!\Add3~1_combout\) # (\find_block_index~9_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110101000000001111010111111111111101011111111111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~9_combout\,
	datac => \ALT_INV_Add3~1_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[16]~2_combout\);

-- Location: LABCELL_X18_Y35_N48
\Div0|auto_generated|divider|divider|StageOut[15]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[15]~3_combout\ = ( \Div0|auto_generated|divider|divider|op_4~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_4~17_sumout\ & ( (\Add3~3_combout\) # (\find_block_index~9_combout\) ) ) ) # ( 
-- !\Div0|auto_generated|divider|divider|op_4~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_4~17_sumout\ ) ) # ( \Div0|auto_generated|divider|divider|op_4~1_sumout\ & ( !\Div0|auto_generated|divider|divider|op_4~17_sumout\ & ( (\Add3~3_combout\) # 
-- (\find_block_index~9_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001111110011111111111111111111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_find_block_index~9_combout\,
	datac => \ALT_INV_Add3~3_combout\,
	datae => \Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[15]~3_combout\);

-- Location: LABCELL_X19_Y35_N36
\Div0|auto_generated|divider|divider|op_6~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_6~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div0|auto_generated|divider|divider|op_6~26_cout\);

-- Location: LABCELL_X19_Y35_N39
\Div0|auto_generated|divider|divider|op_6~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_6~22_cout\ = CARRY(( (\find_block_index~9_combout\) # (ball_col(3)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_6~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_ball_col(3),
	datad => \ALT_INV_find_block_index~9_combout\,
	cin => \Div0|auto_generated|divider|divider|op_6~26_cout\,
	cout => \Div0|auto_generated|divider|divider|op_6~22_cout\);

-- Location: LABCELL_X19_Y35_N42
\Div0|auto_generated|divider|divider|op_6~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_6~18_cout\ = CARRY(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_5~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_5~21_sumout\)))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- ((!ball_col(4)) # ((\find_block_index~9_combout\)))) ) + ( \Div0|auto_generated|divider|divider|op_6~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110111000001000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_ball_col(4),
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \ALT_INV_find_block_index~9_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_6~22_cout\,
	cout => \Div0|auto_generated|divider|divider|op_6~18_cout\);

-- Location: LABCELL_X19_Y35_N45
\Div0|auto_generated|divider|divider|op_6~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_6~14_cout\ = CARRY(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_5~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_5~17_sumout\))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[15]~3_combout\)) ) + ( \Div0|auto_generated|divider|divider|op_6~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[15]~3_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_6~18_cout\,
	cout => \Div0|auto_generated|divider|divider|op_6~14_cout\);

-- Location: LABCELL_X19_Y35_N48
\Div0|auto_generated|divider|divider|op_6~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_6~10_cout\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_5~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_5~13_sumout\))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[16]~2_combout\)) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_6~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[16]~2_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_6~14_cout\,
	cout => \Div0|auto_generated|divider|divider|op_6~10_cout\);

-- Location: LABCELL_X19_Y35_N51
\Div0|auto_generated|divider|divider|op_6~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_6~6_cout\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_5~1_sumout\ & (((\Div0|auto_generated|divider|divider|op_5~9_sumout\)))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[17]~1_combout\)) # (\Div0|auto_generated|divider|divider|StageOut[17]~0_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_6~10_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[17]~0_combout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[17]~1_combout\,
	cin => \Div0|auto_generated|divider|divider|op_6~10_cout\,
	cout => \Div0|auto_generated|divider|divider|op_6~6_cout\);

-- Location: LABCELL_X19_Y35_N54
\Div0|auto_generated|divider|divider|op_6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_6~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_6~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|op_6~6_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_6~1_sumout\);

-- Location: LABCELL_X19_Y35_N3
\Add4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add4~0_combout\ = ( \Div0|auto_generated|divider|divider|op_5~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_4~1_sumout\ ) ) # ( !\Div0|auto_generated|divider|divider|op_5~1_sumout\ & ( !\Div0|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \Add4~0_combout\);

-- Location: LABCELL_X19_Y35_N6
\Add4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add4~1_combout\ = ( !\Div0|auto_generated|divider|divider|op_5~1_sumout\ & ( !\Div0|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \Add4~1_combout\);

-- Location: LABCELL_X17_Y37_N3
\find_block_index~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \find_block_index~34_combout\ = ( \Mux1~19_combout\ & ( !\find_block_index~10_combout\ ) ) # ( !\Mux1~19_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_find_block_index~10_combout\,
	dataf => \ALT_INV_Mux1~19_combout\,
	combout => \find_block_index~34_combout\);

-- Location: LABCELL_X17_Y37_N42
\Div1|auto_generated|divider|divider|op_4~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_4~22_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div1|auto_generated|divider|divider|op_4~22_cout\);

-- Location: LABCELL_X17_Y37_N45
\Div1|auto_generated|divider|divider|op_4~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_4~17_sumout\ = SUM(( (\find_block_index~34_combout\) # (\Add11~1_sumout\) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_4~22_cout\ ))
-- \Div1|auto_generated|divider|divider|op_4~18\ = CARRY(( (\find_block_index~34_combout\) # (\Add11~1_sumout\) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_4~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add11~1_sumout\,
	datad => \ALT_INV_find_block_index~34_combout\,
	cin => \Div1|auto_generated|divider|divider|op_4~22_cout\,
	sumout => \Div1|auto_generated|divider|divider|op_4~17_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_4~18\);

-- Location: LABCELL_X17_Y37_N48
\Div1|auto_generated|divider|divider|op_4~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_4~13_sumout\ = SUM(( (\find_block_index~34_combout\) # (\Add11~5_sumout\) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_4~18\ ))
-- \Div1|auto_generated|divider|divider|op_4~14\ = CARRY(( (\find_block_index~34_combout\) # (\Add11~5_sumout\) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_4~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add11~5_sumout\,
	datac => \ALT_INV_find_block_index~34_combout\,
	cin => \Div1|auto_generated|divider|divider|op_4~18\,
	sumout => \Div1|auto_generated|divider|divider|op_4~13_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_4~14\);

-- Location: LABCELL_X17_Y37_N51
\Div1|auto_generated|divider|divider|op_4~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_4~9_sumout\ = SUM(( (\Add11~9_sumout\) # (\find_block_index~34_combout\) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_4~14\ ))
-- \Div1|auto_generated|divider|divider|op_4~10\ = CARRY(( (\Add11~9_sumout\) # (\find_block_index~34_combout\) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_4~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~34_combout\,
	datac => \ALT_INV_Add11~9_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_4~14\,
	sumout => \Div1|auto_generated|divider|divider|op_4~9_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_4~10\);

-- Location: LABCELL_X17_Y37_N54
\Div1|auto_generated|divider|divider|op_4~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_4~5_sumout\ = SUM(( (\Add11~13_sumout\) # (\find_block_index~34_combout\) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_4~10\ ))
-- \Div1|auto_generated|divider|divider|op_4~6\ = CARRY(( (\Add11~13_sumout\) # (\find_block_index~34_combout\) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_4~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_find_block_index~34_combout\,
	datad => \ALT_INV_Add11~13_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_4~10\,
	sumout => \Div1|auto_generated|divider|divider|op_4~5_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_4~6\);

-- Location: LABCELL_X17_Y37_N57
\Div1|auto_generated|divider|divider|op_4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_4~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_4~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|op_4~6\,
	sumout => \Div1|auto_generated|divider|divider|op_4~1_sumout\);

-- Location: LABCELL_X16_Y39_N45
\LessThan4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan4~1_combout\ = ( !\Add7~13_sumout\ & ( (\ball_col[1]~DUPLICATE_q\ & !\Add7~17_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ball_col[1]~DUPLICATE_q\,
	datad => \ALT_INV_Add7~17_sumout\,
	dataf => \ALT_INV_Add7~13_sumout\,
	combout => \LessThan4~1_combout\);

-- Location: LABCELL_X17_Y37_N18
\Div1|auto_generated|divider|divider|op_5~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_5~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div1|auto_generated|divider|divider|op_5~26_cout\);

-- Location: LABCELL_X17_Y37_N21
\Div1|auto_generated|divider|divider|op_5~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_5~21_sumout\ = SUM(( (!\Add7~9_sumout\ $ (!\LessThan4~1_combout\)) # (\find_block_index~34_combout\) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_5~26_cout\ ))
-- \Div1|auto_generated|divider|divider|op_5~22\ = CARRY(( (!\Add7~9_sumout\ $ (!\LessThan4~1_combout\)) # (\find_block_index~34_combout\) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_5~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101111111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~34_combout\,
	datac => \ALT_INV_Add7~9_sumout\,
	datad => \ALT_INV_LessThan4~1_combout\,
	cin => \Div1|auto_generated|divider|divider|op_5~26_cout\,
	sumout => \Div1|auto_generated|divider|divider|op_5~21_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_5~22\);

-- Location: LABCELL_X17_Y37_N24
\Div1|auto_generated|divider|divider|op_5~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_5~17_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_4~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_4~17_sumout\)))) # (\Div1|auto_generated|divider|divider|op_4~1_sumout\ & (((\Add11~1_sumout\)) 
-- # (\find_block_index~34_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_5~22\ ))
-- \Div1|auto_generated|divider|divider|op_5~18\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_4~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_4~17_sumout\)))) # (\Div1|auto_generated|divider|divider|op_4~1_sumout\ & (((\Add11~1_sumout\)) # 
-- (\find_block_index~34_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_5~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~34_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \ALT_INV_Add11~1_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_5~22\,
	sumout => \Div1|auto_generated|divider|divider|op_5~17_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_5~18\);

-- Location: LABCELL_X17_Y37_N27
\Div1|auto_generated|divider|divider|op_5~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_5~13_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_4~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_4~13_sumout\)))) # (\Div1|auto_generated|divider|divider|op_4~1_sumout\ & (((\Add11~5_sumout\)) 
-- # (\find_block_index~34_combout\))) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_5~18\ ))
-- \Div1|auto_generated|divider|divider|op_5~14\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_4~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_4~13_sumout\)))) # (\Div1|auto_generated|divider|divider|op_4~1_sumout\ & (((\Add11~5_sumout\)) # 
-- (\find_block_index~34_combout\))) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_5~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~34_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \ALT_INV_Add11~5_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_5~18\,
	sumout => \Div1|auto_generated|divider|divider|op_5~13_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_5~14\);

-- Location: LABCELL_X17_Y37_N30
\Div1|auto_generated|divider|divider|op_5~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_5~9_sumout\ = SUM(( GND ) + ( (!\Div1|auto_generated|divider|divider|op_4~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_4~9_sumout\)))) # (\Div1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((\Add11~9_sumout\)) # (\find_block_index~34_combout\))) ) + ( \Div1|auto_generated|divider|divider|op_5~14\ ))
-- \Div1|auto_generated|divider|divider|op_5~10\ = CARRY(( GND ) + ( (!\Div1|auto_generated|divider|divider|op_4~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_4~9_sumout\)))) # (\Div1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((\Add11~9_sumout\)) # (\find_block_index~34_combout\))) ) + ( \Div1|auto_generated|divider|divider|op_5~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111011000010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~34_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \ALT_INV_Add11~9_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_5~14\,
	sumout => \Div1|auto_generated|divider|divider|op_5~9_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_5~10\);

-- Location: LABCELL_X17_Y37_N33
\Div1|auto_generated|divider|divider|op_5~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_5~6_cout\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_4~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_4~5_sumout\)))) # (\Div1|auto_generated|divider|divider|op_4~1_sumout\ & (((\Add11~13_sumout\)) 
-- # (\find_block_index~34_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_5~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~34_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \ALT_INV_Add11~13_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_5~10\,
	cout => \Div1|auto_generated|divider|divider|op_5~6_cout\);

-- Location: LABCELL_X17_Y37_N36
\Div1|auto_generated|divider|divider|op_5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_5~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_5~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|op_5~6_cout\,
	sumout => \Div1|auto_generated|divider|divider|op_5~1_sumout\);

-- Location: LABCELL_X18_Y37_N3
\Div1|auto_generated|divider|divider|StageOut[17]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[17]~0_combout\ = ( \Div1|auto_generated|divider|divider|op_4~9_sumout\ & ( !\Div1|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[17]~0_combout\);

-- Location: LABCELL_X19_Y37_N0
\Div1|auto_generated|divider|divider|StageOut[17]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[17]~1_combout\ = ( \Div1|auto_generated|divider|divider|op_4~1_sumout\ & ( !\find_block_index~17_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \ALT_INV_find_block_index~17_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[17]~1_combout\);

-- Location: LABCELL_X18_Y37_N45
\Div1|auto_generated|divider|divider|StageOut[16]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[16]~2_combout\ = ( \find_block_index~14_combout\ & ( (\Div1|auto_generated|divider|divider|op_4~13_sumout\ & !\Div1|auto_generated|divider|divider|op_4~1_sumout\) ) ) # ( !\find_block_index~14_combout\ & ( 
-- (\Div1|auto_generated|divider|divider|op_4~1_sumout\) # (\Div1|auto_generated|divider|divider|op_4~13_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111100001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \ALT_INV_find_block_index~14_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[16]~2_combout\);

-- Location: LABCELL_X19_Y37_N9
\Div1|auto_generated|divider|divider|StageOut[15]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[15]~3_combout\ = ( \Div1|auto_generated|divider|divider|op_4~1_sumout\ & ( \Div1|auto_generated|divider|divider|op_4~17_sumout\ & ( !\find_block_index~13_combout\ ) ) ) # ( 
-- !\Div1|auto_generated|divider|divider|op_4~1_sumout\ & ( \Div1|auto_generated|divider|divider|op_4~17_sumout\ ) ) # ( \Div1|auto_generated|divider|divider|op_4~1_sumout\ & ( !\Div1|auto_generated|divider|divider|op_4~17_sumout\ & ( 
-- !\find_block_index~13_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101011111111111111111010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~13_combout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[15]~3_combout\);

-- Location: LABCELL_X16_Y39_N0
\LessThan4~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan4~2_combout\ = (\ball_col[1]~DUPLICATE_q\ & !\Add7~17_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_ball_col[1]~DUPLICATE_q\,
	datad => \ALT_INV_Add7~17_sumout\,
	combout => \LessThan4~2_combout\);

-- Location: LABCELL_X19_Y37_N36
\Div1|auto_generated|divider|divider|op_6~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_6~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div1|auto_generated|divider|divider|op_6~26_cout\);

-- Location: LABCELL_X19_Y37_N39
\Div1|auto_generated|divider|divider|op_6~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_6~22_cout\ = CARRY(( (!\Add7~13_sumout\ $ (!\LessThan4~2_combout\)) # (\find_block_index~34_combout\) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_6~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101111111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~34_combout\,
	datac => \ALT_INV_Add7~13_sumout\,
	datad => \ALT_INV_LessThan4~2_combout\,
	cin => \Div1|auto_generated|divider|divider|op_6~26_cout\,
	cout => \Div1|auto_generated|divider|divider|op_6~22_cout\);

-- Location: LABCELL_X19_Y37_N42
\Div1|auto_generated|divider|divider|op_6~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_6~18_cout\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_5~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_5~21_sumout\)))) # (\Div1|auto_generated|divider|divider|op_5~1_sumout\ & ((!\Add9~1_combout\) 
-- # ((\find_block_index~34_combout\)))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_6~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010001111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add9~1_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \ALT_INV_find_block_index~34_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_6~22_cout\,
	cout => \Div1|auto_generated|divider|divider|op_6~18_cout\);

-- Location: LABCELL_X19_Y37_N45
\Div1|auto_generated|divider|divider|op_6~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_6~14_cout\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_5~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_5~17_sumout\))) # (\Div1|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[15]~3_combout\)) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_6~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[15]~3_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_6~18_cout\,
	cout => \Div1|auto_generated|divider|divider|op_6~14_cout\);

-- Location: LABCELL_X19_Y37_N48
\Div1|auto_generated|divider|divider|op_6~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_6~10_cout\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_5~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_5~13_sumout\))) # (\Div1|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[16]~2_combout\)) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_6~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[16]~2_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_6~14_cout\,
	cout => \Div1|auto_generated|divider|divider|op_6~10_cout\);

-- Location: LABCELL_X19_Y37_N51
\Div1|auto_generated|divider|divider|op_6~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_6~6_cout\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_5~1_sumout\ & (\Div1|auto_generated|divider|divider|op_5~9_sumout\)) # (\Div1|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[17]~1_combout\) # (\Div1|auto_generated|divider|divider|StageOut[17]~0_combout\)))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_6~10_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[17]~0_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[17]~1_combout\,
	cin => \Div1|auto_generated|divider|divider|op_6~10_cout\,
	cout => \Div1|auto_generated|divider|divider|op_6~6_cout\);

-- Location: LABCELL_X19_Y37_N54
\Div1|auto_generated|divider|divider|op_6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_6~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_6~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|op_6~6_cout\,
	sumout => \Div1|auto_generated|divider|divider|op_6~1_sumout\);

-- Location: LABCELL_X19_Y37_N33
\Add12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add12~0_combout\ = !\Div1|auto_generated|divider|divider|op_4~1_sumout\ $ (\Div1|auto_generated|divider|divider|op_5~1_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101001010101101010100101010110101010010101011010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \Add12~0_combout\);

-- Location: LABCELL_X17_Y37_N0
\Add12~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add12~1_combout\ = (!\Div1|auto_generated|divider|divider|op_4~1_sumout\ & !\Div1|auto_generated|divider|divider|op_5~1_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000000000110011000000000011001100000000001100110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \Add12~1_combout\);

-- Location: LABCELL_X12_Y39_N39
\score[2]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \score[2]~8_combout\ = ( \blocks~2_combout\ & ( \score[2]~0_combout\ ) ) # ( !\blocks~2_combout\ & ( ((\LessThan8~1_combout\ & ball_vertical_speed(1))) # (\score[2]~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111111111000000111111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_LessThan8~1_combout\,
	datac => ALT_INV_ball_vertical_speed(1),
	datad => \ALT_INV_score[2]~0_combout\,
	dataf => \ALT_INV_blocks~2_combout\,
	combout => \score[2]~8_combout\);

-- Location: MLABCELL_X21_Y37_N54
\score[14]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \score[14]~9_combout\ = ( \find_block_index~17_combout\ & ( !\score[2]~4_combout\ & ( \score[2]~1_combout\ ) ) ) # ( !\find_block_index~17_combout\ & ( !\score[2]~4_combout\ & ( (\score[2]~1_combout\ & ((!\score[2]~2_combout\) # 
-- ((\find_block_index~14_combout\) # (\find_block_index~18_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_score[2]~1_combout\,
	datab => \ALT_INV_score[2]~2_combout\,
	datac => \ALT_INV_find_block_index~18_combout\,
	datad => \ALT_INV_find_block_index~14_combout\,
	datae => \ALT_INV_find_block_index~17_combout\,
	dataf => \ALT_INV_score[2]~4_combout\,
	combout => \score[14]~9_combout\);

-- Location: LABCELL_X12_Y38_N54
\score[14]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \score[14]~10_combout\ = ( \ball_vertical_speed[1]~1_combout\ & ( (!\Equal10~1_combout\) # (!\Equal10~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111110011001111111111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Equal10~1_combout\,
	datad => \ALT_INV_Equal10~0_combout\,
	dataf => \ALT_INV_ball_vertical_speed[1]~1_combout\,
	combout => \score[14]~10_combout\);

-- Location: LABCELL_X11_Y39_N54
\score[14]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \score[14]~11_combout\ = ( \score[14]~10_combout\ & ( \score[2]~0_combout\ & ( \Equal0~5_combout\ ) ) ) # ( !\score[14]~10_combout\ & ( \score[2]~0_combout\ & ( \Equal0~5_combout\ ) ) ) # ( \score[14]~10_combout\ & ( !\score[2]~0_combout\ & ( 
-- \Equal0~5_combout\ ) ) ) # ( !\score[14]~10_combout\ & ( !\score[2]~0_combout\ & ( (\Equal0~5_combout\ & (((ball_vertical_speed(1) & !\blocks~2_combout\)) # (\score[14]~9_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001110011000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_ball_vertical_speed(1),
	datab => \ALT_INV_score[14]~9_combout\,
	datac => \ALT_INV_blocks~2_combout\,
	datad => \ALT_INV_Equal0~5_combout\,
	datae => \ALT_INV_score[14]~10_combout\,
	dataf => \ALT_INV_score[2]~0_combout\,
	combout => \score[14]~11_combout\);

-- Location: FF_X19_Y39_N44
\score[11]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \score~18_combout\,
	clrn => \rst_n~input_o\,
	sclr => \score[2]~8_combout\,
	ena => \score[14]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \score[11]~DUPLICATE_q\);

-- Location: DSP_X20_Y35_N0
\Mult0~mac\ : cyclonev_mac
-- pragma translate_off
GENERIC MAP (
	accumulate_clock => "none",
	ax_clock => "none",
	ax_width => 3,
	ay_scan_in_clock => "none",
	ay_scan_in_width => 19,
	ay_use_scan_in => "false",
	az_clock => "none",
	bx_clock => "none",
	bx_width => 18,
	by_clock => "none",
	by_use_scan_in => "false",
	by_width => 18,
	bz_clock => "none",
	coef_a_0 => 0,
	coef_a_1 => 0,
	coef_a_2 => 0,
	coef_a_3 => 0,
	coef_a_4 => 0,
	coef_a_5 => 0,
	coef_a_6 => 0,
	coef_a_7 => 0,
	coef_b_0 => 0,
	coef_b_1 => 0,
	coef_b_2 => 0,
	coef_b_3 => 0,
	coef_b_4 => 0,
	coef_b_5 => 0,
	coef_b_6 => 0,
	coef_b_7 => 0,
	coef_sel_a_clock => "none",
	coef_sel_b_clock => "none",
	delay_scan_out_ay => "false",
	delay_scan_out_by => "false",
	enable_double_accum => "false",
	load_const_clock => "none",
	load_const_value => 0,
	mode_sub_location => 0,
	negate_clock => "none",
	operand_source_max => "input",
	operand_source_may => "input",
	operand_source_mbx => "input",
	operand_source_mby => "input",
	operation_mode => "m18x18_plus36",
	output_clock => "none",
	preadder_subtract_a => "false",
	preadder_subtract_b => "false",
	result_a_width => 64,
	signed_max => "false",
	signed_may => "true",
	signed_mbx => "true",
	signed_mby => "false",
	sub_clock => "none",
	use_chainadder => "false")
-- pragma translate_on
PORT MAP (
	sub => GND,
	negate => GND,
	ax => \Mult0~mac_AX_bus\,
	ay => \Mult0~mac_AY_bus\,
	bx => \Mult0~mac_BX_bus\,
	by => \Mult0~mac_BY_bus\,
	resulta => \Mult0~mac_RESULTA_bus\);

-- Location: DSP_X20_Y37_N0
\Mult1~mac\ : cyclonev_mac
-- pragma translate_off
GENERIC MAP (
	accumulate_clock => "none",
	ax_clock => "none",
	ax_width => 3,
	ay_scan_in_clock => "none",
	ay_scan_in_width => 19,
	ay_use_scan_in => "false",
	az_clock => "none",
	bx_clock => "none",
	bx_width => 18,
	by_clock => "none",
	by_use_scan_in => "false",
	by_width => 18,
	bz_clock => "none",
	coef_a_0 => 0,
	coef_a_1 => 0,
	coef_a_2 => 0,
	coef_a_3 => 0,
	coef_a_4 => 0,
	coef_a_5 => 0,
	coef_a_6 => 0,
	coef_a_7 => 0,
	coef_b_0 => 0,
	coef_b_1 => 0,
	coef_b_2 => 0,
	coef_b_3 => 0,
	coef_b_4 => 0,
	coef_b_5 => 0,
	coef_b_6 => 0,
	coef_b_7 => 0,
	coef_sel_a_clock => "none",
	coef_sel_b_clock => "none",
	delay_scan_out_ay => "false",
	delay_scan_out_by => "false",
	enable_double_accum => "false",
	load_const_clock => "none",
	load_const_value => 0,
	mode_sub_location => 0,
	negate_clock => "none",
	operand_source_max => "input",
	operand_source_may => "input",
	operand_source_mbx => "input",
	operand_source_mby => "input",
	operation_mode => "m18x18_plus36",
	output_clock => "none",
	preadder_subtract_a => "false",
	preadder_subtract_b => "false",
	result_a_width => 64,
	signed_max => "false",
	signed_may => "true",
	signed_mbx => "true",
	signed_mby => "false",
	sub_clock => "none",
	use_chainadder => "false")
-- pragma translate_on
PORT MAP (
	sub => GND,
	negate => GND,
	ax => \Mult1~mac_AX_bus\,
	ay => \Mult1~mac_AY_bus\,
	bx => \Mult1~mac_BX_bus\,
	by => \Mult1~mac_BY_bus\,
	resulta => \Mult1~mac_RESULTA_bus\);

-- Location: DSP_X20_Y41_N0
\Mult2~mac\ : cyclonev_mac
-- pragma translate_off
GENERIC MAP (
	accumulate_clock => "none",
	ax_clock => "none",
	ax_width => 3,
	ay_scan_in_clock => "none",
	ay_scan_in_width => 19,
	ay_use_scan_in => "false",
	az_clock => "none",
	bx_clock => "none",
	bx_width => 18,
	by_clock => "none",
	by_use_scan_in => "false",
	by_width => 18,
	bz_clock => "none",
	coef_a_0 => 0,
	coef_a_1 => 0,
	coef_a_2 => 0,
	coef_a_3 => 0,
	coef_a_4 => 0,
	coef_a_5 => 0,
	coef_a_6 => 0,
	coef_a_7 => 0,
	coef_b_0 => 0,
	coef_b_1 => 0,
	coef_b_2 => 0,
	coef_b_3 => 0,
	coef_b_4 => 0,
	coef_b_5 => 0,
	coef_b_6 => 0,
	coef_b_7 => 0,
	coef_sel_a_clock => "none",
	coef_sel_b_clock => "none",
	delay_scan_out_ay => "false",
	delay_scan_out_by => "false",
	enable_double_accum => "false",
	load_const_clock => "none",
	load_const_value => 0,
	mode_sub_location => 0,
	negate_clock => "none",
	operand_source_max => "input",
	operand_source_may => "input",
	operand_source_mbx => "input",
	operand_source_mby => "input",
	operation_mode => "m18x18_plus36",
	output_clock => "none",
	preadder_subtract_a => "false",
	preadder_subtract_b => "false",
	result_a_width => 64,
	signed_max => "false",
	signed_may => "true",
	signed_mbx => "true",
	signed_mby => "false",
	sub_clock => "none",
	use_chainadder => "false")
-- pragma translate_on
PORT MAP (
	sub => GND,
	negate => GND,
	ax => \Mult2~mac_AX_bus\,
	ay => \Mult2~mac_AY_bus\,
	bx => \Mult2~mac_BX_bus\,
	by => \Mult2~mac_BY_bus\,
	resulta => \Mult2~mac_RESULTA_bus\);

-- Location: LABCELL_X13_Y39_N15
\find_block_index~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \find_block_index~33_combout\ = ( \Mux3~4_combout\ & ( !\find_block_index~24_combout\ ) ) # ( !\Mux3~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_find_block_index~24_combout\,
	dataf => \ALT_INV_Mux3~4_combout\,
	combout => \find_block_index~33_combout\);

-- Location: LABCELL_X12_Y39_N42
\Add27~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add27~0_combout\ = ( \Add24~5_sumout\ & ( !\Add24~1_sumout\ $ (!ball_row(1) $ (!\Add24~9_sumout\)) ) ) # ( !\Add24~5_sumout\ & ( !\Add24~9_sumout\ $ (((!ball_row(1)) # (\Add24~1_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110011110011000011001111001111000011001111001100001100111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add24~1_sumout\,
	datac => ALT_INV_ball_row(1),
	datad => \ALT_INV_Add24~9_sumout\,
	dataf => \ALT_INV_Add24~5_sumout\,
	combout => \Add27~0_combout\);

-- Location: LABCELL_X13_Y39_N18
\Div3|auto_generated|divider|divider|op_4~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_4~22_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div3|auto_generated|divider|divider|op_4~22_cout\);

-- Location: LABCELL_X13_Y39_N21
\Div3|auto_generated|divider|divider|op_4~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_4~17_sumout\ = SUM(( (!\Add6~17_sumout\ $ (!\Add25~0_combout\ $ (\LessThan14~1_combout\))) # (\find_block_index~33_combout\) ) + ( VCC ) + ( \Div3|auto_generated|divider|divider|op_4~22_cout\ ))
-- \Div3|auto_generated|divider|divider|op_4~18\ = CARRY(( (!\Add6~17_sumout\ $ (!\Add25~0_combout\ $ (\LessThan14~1_combout\))) # (\find_block_index~33_combout\) ) + ( VCC ) + ( \Div3|auto_generated|divider|divider|op_4~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000110111110011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add6~17_sumout\,
	datab => \ALT_INV_Add25~0_combout\,
	datac => \ALT_INV_find_block_index~33_combout\,
	datad => \ALT_INV_LessThan14~1_combout\,
	cin => \Div3|auto_generated|divider|divider|op_4~22_cout\,
	sumout => \Div3|auto_generated|divider|divider|op_4~17_sumout\,
	cout => \Div3|auto_generated|divider|divider|op_4~18\);

-- Location: LABCELL_X13_Y39_N24
\Div3|auto_generated|divider|divider|op_4~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_4~13_sumout\ = SUM(( (\Add28~1_combout\) # (\find_block_index~33_combout\) ) + ( VCC ) + ( \Div3|auto_generated|divider|divider|op_4~18\ ))
-- \Div3|auto_generated|divider|divider|op_4~14\ = CARRY(( (\Add28~1_combout\) # (\find_block_index~33_combout\) ) + ( VCC ) + ( \Div3|auto_generated|divider|divider|op_4~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_find_block_index~33_combout\,
	datac => \ALT_INV_Add28~1_combout\,
	cin => \Div3|auto_generated|divider|divider|op_4~18\,
	sumout => \Div3|auto_generated|divider|divider|op_4~13_sumout\,
	cout => \Div3|auto_generated|divider|divider|op_4~14\);

-- Location: LABCELL_X13_Y39_N27
\Div3|auto_generated|divider|divider|op_4~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_4~9_sumout\ = SUM(( (!\Add28~4_combout\ $ (!\Add27~0_combout\)) # (\find_block_index~33_combout\) ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_4~14\ ))
-- \Div3|auto_generated|divider|divider|op_4~10\ = CARRY(( (!\Add28~4_combout\ $ (!\Add27~0_combout\)) # (\find_block_index~33_combout\) ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_4~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011111111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_find_block_index~33_combout\,
	datac => \ALT_INV_Add28~4_combout\,
	datad => \ALT_INV_Add27~0_combout\,
	cin => \Div3|auto_generated|divider|divider|op_4~14\,
	sumout => \Div3|auto_generated|divider|divider|op_4~9_sumout\,
	cout => \Div3|auto_generated|divider|divider|op_4~10\);

-- Location: LABCELL_X13_Y39_N30
\Div3|auto_generated|divider|divider|op_4~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_4~5_sumout\ = SUM(( (\Add28~3_combout\) # (\find_block_index~33_combout\) ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_4~10\ ))
-- \Div3|auto_generated|divider|divider|op_4~6\ = CARRY(( (\Add28~3_combout\) # (\find_block_index~33_combout\) ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_4~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_find_block_index~33_combout\,
	datac => \ALT_INV_Add28~3_combout\,
	cin => \Div3|auto_generated|divider|divider|op_4~10\,
	sumout => \Div3|auto_generated|divider|divider|op_4~5_sumout\,
	cout => \Div3|auto_generated|divider|divider|op_4~6\);

-- Location: LABCELL_X13_Y39_N33
\Div3|auto_generated|divider|divider|op_4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_4~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_4~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div3|auto_generated|divider|divider|op_4~6\,
	sumout => \Div3|auto_generated|divider|divider|op_4~1_sumout\);

-- Location: LABCELL_X12_Y39_N57
\Div3|auto_generated|divider|divider|StageOut[17]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[17]~0_combout\ = ( !\Div3|auto_generated|divider|divider|op_4~1_sumout\ & ( \Div3|auto_generated|divider|divider|op_4~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div3|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\,
	dataf => \Div3|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[17]~0_combout\);

-- Location: LABCELL_X13_Y39_N36
\Div3|auto_generated|divider|divider|op_5~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_5~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div3|auto_generated|divider|divider|op_5~26_cout\);

-- Location: LABCELL_X13_Y39_N39
\Div3|auto_generated|divider|divider|op_5~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_5~21_sumout\ = SUM(( (!\Add6~1_sumout\ $ (!\LessThan14~0_combout\)) # (\find_block_index~33_combout\) ) + ( VCC ) + ( \Div3|auto_generated|divider|divider|op_5~26_cout\ ))
-- \Div3|auto_generated|divider|divider|op_5~22\ = CARRY(( (!\Add6~1_sumout\ $ (!\LessThan14~0_combout\)) # (\find_block_index~33_combout\) ) + ( VCC ) + ( \Div3|auto_generated|divider|divider|op_5~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add6~1_sumout\,
	datac => \ALT_INV_find_block_index~33_combout\,
	datad => \ALT_INV_LessThan14~0_combout\,
	cin => \Div3|auto_generated|divider|divider|op_5~26_cout\,
	sumout => \Div3|auto_generated|divider|divider|op_5~21_sumout\,
	cout => \Div3|auto_generated|divider|divider|op_5~22\);

-- Location: LABCELL_X13_Y39_N42
\Div3|auto_generated|divider|divider|op_5~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_5~17_sumout\ = SUM(( (!\Div3|auto_generated|divider|divider|op_4~1_sumout\ & (((\Div3|auto_generated|divider|divider|op_4~17_sumout\)))) # (\Div3|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((!\Add28~0_combout\)) # (\find_block_index~33_combout\))) ) + ( VCC ) + ( \Div3|auto_generated|divider|divider|op_5~22\ ))
-- \Div3|auto_generated|divider|divider|op_5~18\ = CARRY(( (!\Div3|auto_generated|divider|divider|op_4~1_sumout\ & (((\Div3|auto_generated|divider|divider|op_4~17_sumout\)))) # (\Div3|auto_generated|divider|divider|op_4~1_sumout\ & (((!\Add28~0_combout\)) # 
-- (\find_block_index~33_combout\))) ) + ( VCC ) + ( \Div3|auto_generated|divider|divider|op_5~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101000111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \ALT_INV_find_block_index~33_combout\,
	datac => \ALT_INV_Add28~0_combout\,
	datad => \Div3|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\,
	cin => \Div3|auto_generated|divider|divider|op_5~22\,
	sumout => \Div3|auto_generated|divider|divider|op_5~17_sumout\,
	cout => \Div3|auto_generated|divider|divider|op_5~18\);

-- Location: LABCELL_X13_Y39_N45
\Div3|auto_generated|divider|divider|op_5~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_5~13_sumout\ = SUM(( GND ) + ( (!\Div3|auto_generated|divider|divider|op_4~1_sumout\ & (((\Div3|auto_generated|divider|divider|op_4~13_sumout\)))) # (\Div3|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((\Add28~1_combout\)) # (\find_block_index~33_combout\))) ) + ( \Div3|auto_generated|divider|divider|op_5~18\ ))
-- \Div3|auto_generated|divider|divider|op_5~14\ = CARRY(( GND ) + ( (!\Div3|auto_generated|divider|divider|op_4~1_sumout\ & (((\Div3|auto_generated|divider|divider|op_4~13_sumout\)))) # (\Div3|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((\Add28~1_combout\)) # (\find_block_index~33_combout\))) ) + ( \Div3|auto_generated|divider|divider|op_5~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111010100100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \ALT_INV_find_block_index~33_combout\,
	datac => \ALT_INV_Add28~1_combout\,
	dataf => \Div3|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\,
	cin => \Div3|auto_generated|divider|divider|op_5~18\,
	sumout => \Div3|auto_generated|divider|divider|op_5~13_sumout\,
	cout => \Div3|auto_generated|divider|divider|op_5~14\);

-- Location: LABCELL_X13_Y39_N48
\Div3|auto_generated|divider|divider|op_5~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_5~9_sumout\ = SUM(( (!\Div3|auto_generated|divider|divider|op_4~1_sumout\ & (((\Div3|auto_generated|divider|divider|op_4~9_sumout\)))) # (\Div3|auto_generated|divider|divider|op_4~1_sumout\ & (((\Add28~2_combout\)) 
-- # (\find_block_index~33_combout\))) ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_5~14\ ))
-- \Div3|auto_generated|divider|divider|op_5~10\ = CARRY(( (!\Div3|auto_generated|divider|divider|op_4~1_sumout\ & (((\Div3|auto_generated|divider|divider|op_4~9_sumout\)))) # (\Div3|auto_generated|divider|divider|op_4~1_sumout\ & (((\Add28~2_combout\)) # 
-- (\find_block_index~33_combout\))) ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_5~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \ALT_INV_find_block_index~33_combout\,
	datac => \ALT_INV_Add28~2_combout\,
	datad => \Div3|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\,
	cin => \Div3|auto_generated|divider|divider|op_5~14\,
	sumout => \Div3|auto_generated|divider|divider|op_5~9_sumout\,
	cout => \Div3|auto_generated|divider|divider|op_5~10\);

-- Location: LABCELL_X13_Y39_N51
\Div3|auto_generated|divider|divider|op_5~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_5~6_cout\ = CARRY(( VCC ) + ( (!\Div3|auto_generated|divider|divider|op_4~1_sumout\ & (((\Div3|auto_generated|divider|divider|op_4~5_sumout\)))) # (\Div3|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((\Add28~3_combout\)) # (\find_block_index~33_combout\))) ) + ( \Div3|auto_generated|divider|divider|op_5~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111010100100000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \ALT_INV_find_block_index~33_combout\,
	datac => \ALT_INV_Add28~3_combout\,
	dataf => \Div3|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	cin => \Div3|auto_generated|divider|divider|op_5~10\,
	cout => \Div3|auto_generated|divider|divider|op_5~6_cout\);

-- Location: LABCELL_X13_Y39_N54
\Div3|auto_generated|divider|divider|op_5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_5~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_5~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div3|auto_generated|divider|divider|op_5~6_cout\,
	sumout => \Div3|auto_generated|divider|divider|op_5~1_sumout\);

-- Location: LABCELL_X12_Y39_N54
\Div3|auto_generated|divider|divider|StageOut[17]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[17]~1_combout\ = ( !\find_block_index~29_combout\ & ( \Div3|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \ALT_INV_find_block_index~29_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[17]~1_combout\);

-- Location: LABCELL_X12_Y39_N30
\Div3|auto_generated|divider|divider|StageOut[16]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[16]~2_combout\ = ( \Div3|auto_generated|divider|divider|op_4~13_sumout\ & ( (!\find_block_index~28_combout\) # (!\Div3|auto_generated|divider|divider|op_4~1_sumout\) ) ) # ( 
-- !\Div3|auto_generated|divider|divider|op_4~13_sumout\ & ( (!\find_block_index~28_combout\ & \Div3|auto_generated|divider|divider|op_4~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101011111010111110101111101011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~28_combout\,
	datac => \Div3|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \Div3|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[16]~2_combout\);

-- Location: LABCELL_X12_Y39_N45
\Div3|auto_generated|divider|divider|StageOut[15]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[15]~3_combout\ = ( \Div3|auto_generated|divider|divider|op_4~1_sumout\ & ( !\find_block_index~27_combout\ ) ) # ( !\Div3|auto_generated|divider|divider|op_4~1_sumout\ & ( 
-- \Div3|auto_generated|divider|divider|op_4~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~27_combout\,
	datad => \Div3|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\,
	dataf => \Div3|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[15]~3_combout\);

-- Location: LABCELL_X12_Y39_N6
\Div3|auto_generated|divider|divider|op_6~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_6~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div3|auto_generated|divider|divider|op_6~26_cout\);

-- Location: LABCELL_X12_Y39_N9
\Div3|auto_generated|divider|divider|op_6~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_6~22_cout\ = CARRY(( VCC ) + ( (!\Add6~5_sumout\ $ (!\Add26~4_combout\)) # (\find_block_index~33_combout\) ) + ( \Div3|auto_generated|divider|divider|op_6~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101000000000101000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~33_combout\,
	datac => \ALT_INV_Add6~5_sumout\,
	dataf => \ALT_INV_Add26~4_combout\,
	cin => \Div3|auto_generated|divider|divider|op_6~26_cout\,
	cout => \Div3|auto_generated|divider|divider|op_6~22_cout\);

-- Location: LABCELL_X12_Y39_N12
\Div3|auto_generated|divider|divider|op_6~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_6~18_cout\ = CARRY(( (!\Div3|auto_generated|divider|divider|op_5~1_sumout\ & (((\Div3|auto_generated|divider|divider|op_5~21_sumout\)))) # (\Div3|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (((!\Add26~0_combout\)) # (\find_block_index~33_combout\))) ) + ( VCC ) + ( \Div3|auto_generated|divider|divider|op_6~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_find_block_index~33_combout\,
	datab => \Div3|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \ALT_INV_Add26~0_combout\,
	datad => \Div3|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\,
	cin => \Div3|auto_generated|divider|divider|op_6~22_cout\,
	cout => \Div3|auto_generated|divider|divider|op_6~18_cout\);

-- Location: LABCELL_X12_Y39_N15
\Div3|auto_generated|divider|divider|op_6~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_6~14_cout\ = CARRY(( (!\Div3|auto_generated|divider|divider|op_5~1_sumout\ & ((\Div3|auto_generated|divider|divider|op_5~17_sumout\))) # (\Div3|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\Div3|auto_generated|divider|divider|StageOut[15]~3_combout\)) ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_6~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div3|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \Div3|auto_generated|divider|divider|ALT_INV_StageOut[15]~3_combout\,
	datad => \Div3|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\,
	cin => \Div3|auto_generated|divider|divider|op_6~18_cout\,
	cout => \Div3|auto_generated|divider|divider|op_6~14_cout\);

-- Location: LABCELL_X12_Y39_N18
\Div3|auto_generated|divider|divider|op_6~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_6~10_cout\ = CARRY(( (!\Div3|auto_generated|divider|divider|op_5~1_sumout\ & ((\Div3|auto_generated|divider|divider|op_5~13_sumout\))) # (\Div3|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\Div3|auto_generated|divider|divider|StageOut[16]~2_combout\)) ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_6~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div3|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \Div3|auto_generated|divider|divider|ALT_INV_StageOut[16]~2_combout\,
	datad => \Div3|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\,
	cin => \Div3|auto_generated|divider|divider|op_6~14_cout\,
	cout => \Div3|auto_generated|divider|divider|op_6~10_cout\);

-- Location: LABCELL_X12_Y39_N21
\Div3|auto_generated|divider|divider|op_6~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_6~6_cout\ = CARRY(( (!\Div3|auto_generated|divider|divider|op_5~1_sumout\ & (((\Div3|auto_generated|divider|divider|op_5~9_sumout\)))) # (\Div3|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (((\Div3|auto_generated|divider|divider|StageOut[17]~1_combout\)) # (\Div3|auto_generated|divider|divider|StageOut[17]~0_combout\))) ) + ( VCC ) + ( \Div3|auto_generated|divider|divider|op_6~10_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|ALT_INV_StageOut[17]~0_combout\,
	datab => \Div3|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \Div3|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\,
	datad => \Div3|auto_generated|divider|divider|ALT_INV_StageOut[17]~1_combout\,
	cin => \Div3|auto_generated|divider|divider|op_6~10_cout\,
	cout => \Div3|auto_generated|divider|divider|op_6~6_cout\);

-- Location: LABCELL_X12_Y39_N24
\Div3|auto_generated|divider|divider|op_6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_6~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_6~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div3|auto_generated|divider|divider|op_6~6_cout\,
	sumout => \Div3|auto_generated|divider|divider|op_6~1_sumout\);

-- Location: LABCELL_X13_Y39_N3
\Add29~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add29~0_combout\ = ( \Div3|auto_generated|divider|divider|op_4~1_sumout\ & ( \Div3|auto_generated|divider|divider|op_5~1_sumout\ ) ) # ( !\Div3|auto_generated|divider|divider|op_4~1_sumout\ & ( !\Div3|auto_generated|divider|divider|op_5~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div3|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \Div3|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \Add29~0_combout\);

-- Location: LABCELL_X13_Y39_N12
\Add29~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add29~1_combout\ = ( !\Div3|auto_generated|divider|divider|op_4~1_sumout\ & ( !\Div3|auto_generated|divider|divider|op_5~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div3|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \Div3|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \Add29~1_combout\);

-- Location: FF_X19_Y39_N38
\score[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \score~13_combout\,
	clrn => \rst_n~input_o\,
	sclr => \score[2]~8_combout\,
	ena => \score[14]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => score(6));

-- Location: DSP_X20_Y39_N0
\Mult3~mac\ : cyclonev_mac
-- pragma translate_off
GENERIC MAP (
	accumulate_clock => "none",
	ax_clock => "none",
	ax_width => 3,
	ay_scan_in_clock => "none",
	ay_scan_in_width => 19,
	ay_use_scan_in => "false",
	az_clock => "none",
	bx_clock => "none",
	bx_width => 18,
	by_clock => "none",
	by_use_scan_in => "false",
	by_width => 18,
	bz_clock => "none",
	coef_a_0 => 0,
	coef_a_1 => 0,
	coef_a_2 => 0,
	coef_a_3 => 0,
	coef_a_4 => 0,
	coef_a_5 => 0,
	coef_a_6 => 0,
	coef_a_7 => 0,
	coef_b_0 => 0,
	coef_b_1 => 0,
	coef_b_2 => 0,
	coef_b_3 => 0,
	coef_b_4 => 0,
	coef_b_5 => 0,
	coef_b_6 => 0,
	coef_b_7 => 0,
	coef_sel_a_clock => "none",
	coef_sel_b_clock => "none",
	delay_scan_out_ay => "false",
	delay_scan_out_by => "false",
	enable_double_accum => "false",
	load_const_clock => "none",
	load_const_value => 0,
	mode_sub_location => 0,
	negate_clock => "none",
	operand_source_max => "input",
	operand_source_may => "input",
	operand_source_mbx => "input",
	operand_source_mby => "input",
	operation_mode => "m18x18_plus36",
	output_clock => "none",
	preadder_subtract_a => "false",
	preadder_subtract_b => "false",
	result_a_width => 64,
	signed_max => "false",
	signed_may => "true",
	signed_mbx => "true",
	signed_mby => "false",
	sub_clock => "none",
	use_chainadder => "false")
-- pragma translate_on
PORT MAP (
	sub => GND,
	negate => GND,
	ax => \Mult3~mac_AX_bus\,
	ay => \Mult3~mac_AY_bus\,
	bx => \Mult3~mac_BX_bus\,
	by => \Mult3~mac_BY_bus\,
	resulta => \Mult3~mac_RESULTA_bus\);

-- Location: LABCELL_X19_Y39_N48
\score~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \score~21_combout\ = ( \Mult2~339\ & ( \Mult3~339\ & ( (!\score[2]~6_combout\) # ((!\score[2]~27_combout\ & ((\Mult1~339\))) # (\score[2]~27_combout\ & (\Mult0~339\))) ) ) ) # ( !\Mult2~339\ & ( \Mult3~339\ & ( (!\score[2]~6_combout\ & 
-- (((!\score[2]~27_combout\)))) # (\score[2]~6_combout\ & ((!\score[2]~27_combout\ & ((\Mult1~339\))) # (\score[2]~27_combout\ & (\Mult0~339\)))) ) ) ) # ( \Mult2~339\ & ( !\Mult3~339\ & ( (!\score[2]~6_combout\ & (((\score[2]~27_combout\)))) # 
-- (\score[2]~6_combout\ & ((!\score[2]~27_combout\ & ((\Mult1~339\))) # (\score[2]~27_combout\ & (\Mult0~339\)))) ) ) ) # ( !\Mult2~339\ & ( !\Mult3~339\ & ( (\score[2]~6_combout\ & ((!\score[2]~27_combout\ & ((\Mult1~339\))) # (\score[2]~27_combout\ & 
-- (\Mult0~339\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001000011010011110111000001111100011100110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mult0~339\,
	datab => \ALT_INV_score[2]~6_combout\,
	datac => \ALT_INV_score[2]~27_combout\,
	datad => \ALT_INV_Mult1~339\,
	datae => \ALT_INV_Mult2~339\,
	dataf => \ALT_INV_Mult3~339\,
	combout => \score~21_combout\);

-- Location: FF_X19_Y39_N49
\score[15]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \score~21_combout\,
	clrn => \rst_n~input_o\,
	sclr => \score[2]~8_combout\,
	ena => \score[14]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \score[15]~DUPLICATE_q\);

-- Location: LABCELL_X19_Y39_N30
\score~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \score~22_combout\ = ( \Mult2~338\ & ( \Mult3~338\ & ( (!\score[2]~6_combout\) # ((!\score[2]~27_combout\ & ((\Mult1~338\))) # (\score[2]~27_combout\ & (\Mult0~338\))) ) ) ) # ( !\Mult2~338\ & ( \Mult3~338\ & ( (!\score[2]~27_combout\ & 
-- (((!\score[2]~6_combout\) # (\Mult1~338\)))) # (\score[2]~27_combout\ & (\Mult0~338\ & (\score[2]~6_combout\))) ) ) ) # ( \Mult2~338\ & ( !\Mult3~338\ & ( (!\score[2]~27_combout\ & (((\score[2]~6_combout\ & \Mult1~338\)))) # (\score[2]~27_combout\ & 
-- (((!\score[2]~6_combout\)) # (\Mult0~338\))) ) ) ) # ( !\Mult2~338\ & ( !\Mult3~338\ & ( (\score[2]~6_combout\ & ((!\score[2]~27_combout\ & ((\Mult1~338\))) # (\score[2]~27_combout\ & (\Mult0~338\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001011010100010101101110100001101010111111000111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_score[2]~27_combout\,
	datab => \ALT_INV_Mult0~338\,
	datac => \ALT_INV_score[2]~6_combout\,
	datad => \ALT_INV_Mult1~338\,
	datae => \ALT_INV_Mult2~338\,
	dataf => \ALT_INV_Mult3~338\,
	combout => \score~22_combout\);

-- Location: FF_X19_Y39_N31
\score[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \score~22_combout\,
	clrn => \rst_n~input_o\,
	sclr => \score[2]~8_combout\,
	ena => \score[14]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => score(14));

-- Location: LABCELL_X19_Y39_N18
\score~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \score~20_combout\ = ( \Mult0~337\ & ( \Mult2~337\ & ( ((!\score[2]~6_combout\ & ((\Mult3~337\))) # (\score[2]~6_combout\ & (\Mult1~337\))) # (\score[2]~27_combout\) ) ) ) # ( !\Mult0~337\ & ( \Mult2~337\ & ( (!\score[2]~27_combout\ & 
-- ((!\score[2]~6_combout\ & ((\Mult3~337\))) # (\score[2]~6_combout\ & (\Mult1~337\)))) # (\score[2]~27_combout\ & (!\score[2]~6_combout\)) ) ) ) # ( \Mult0~337\ & ( !\Mult2~337\ & ( (!\score[2]~27_combout\ & ((!\score[2]~6_combout\ & ((\Mult3~337\))) # 
-- (\score[2]~6_combout\ & (\Mult1~337\)))) # (\score[2]~27_combout\ & (\score[2]~6_combout\)) ) ) ) # ( !\Mult0~337\ & ( !\Mult2~337\ & ( (!\score[2]~27_combout\ & ((!\score[2]~6_combout\ & ((\Mult3~337\))) # (\score[2]~6_combout\ & (\Mult1~337\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000100111001101101000110110011100101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_score[2]~27_combout\,
	datab => \ALT_INV_score[2]~6_combout\,
	datac => \ALT_INV_Mult1~337\,
	datad => \ALT_INV_Mult3~337\,
	datae => \ALT_INV_Mult0~337\,
	dataf => \ALT_INV_Mult2~337\,
	combout => \score~20_combout\);

-- Location: FF_X19_Y39_N19
\score[13]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \score~20_combout\,
	clrn => \rst_n~input_o\,
	sclr => \score[2]~8_combout\,
	ena => \score[14]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \score[13]~DUPLICATE_q\);

-- Location: LABCELL_X19_Y39_N12
\score~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \score~19_combout\ = ( \Mult3~336\ & ( \Mult0~336\ & ( (!\score[2]~27_combout\ & (((!\score[2]~6_combout\) # (\Mult1~336\)))) # (\score[2]~27_combout\ & (((\score[2]~6_combout\)) # (\Mult2~336\))) ) ) ) # ( !\Mult3~336\ & ( \Mult0~336\ & ( 
-- (!\score[2]~27_combout\ & (((\Mult1~336\ & \score[2]~6_combout\)))) # (\score[2]~27_combout\ & (((\score[2]~6_combout\)) # (\Mult2~336\))) ) ) ) # ( \Mult3~336\ & ( !\Mult0~336\ & ( (!\score[2]~27_combout\ & (((!\score[2]~6_combout\) # (\Mult1~336\)))) # 
-- (\score[2]~27_combout\ & (\Mult2~336\ & ((!\score[2]~6_combout\)))) ) ) ) # ( !\Mult3~336\ & ( !\Mult0~336\ & ( (!\score[2]~27_combout\ & (((\Mult1~336\ & \score[2]~6_combout\)))) # (\score[2]~27_combout\ & (\Mult2~336\ & ((!\score[2]~6_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110000111101010011000000000101001111111111010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mult2~336\,
	datab => \ALT_INV_Mult1~336\,
	datac => \ALT_INV_score[2]~27_combout\,
	datad => \ALT_INV_score[2]~6_combout\,
	datae => \ALT_INV_Mult3~336\,
	dataf => \ALT_INV_Mult0~336\,
	combout => \score~19_combout\);

-- Location: FF_X19_Y39_N13
\score[12]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \score~19_combout\,
	clrn => \rst_n~input_o\,
	sclr => \score[2]~8_combout\,
	ena => \score[14]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \score[12]~DUPLICATE_q\);

-- Location: LABCELL_X19_Y39_N42
\score~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \score~18_combout\ = ( \Mult3~335\ & ( \Mult1~335\ & ( (!\score[2]~27_combout\) # ((!\score[2]~6_combout\ & ((\Mult2~335\))) # (\score[2]~6_combout\ & (\Mult0~335\))) ) ) ) # ( !\Mult3~335\ & ( \Mult1~335\ & ( (!\score[2]~6_combout\ & 
-- (((\score[2]~27_combout\ & \Mult2~335\)))) # (\score[2]~6_combout\ & (((!\score[2]~27_combout\)) # (\Mult0~335\))) ) ) ) # ( \Mult3~335\ & ( !\Mult1~335\ & ( (!\score[2]~6_combout\ & (((!\score[2]~27_combout\) # (\Mult2~335\)))) # (\score[2]~6_combout\ & 
-- (\Mult0~335\ & (\score[2]~27_combout\))) ) ) ) # ( !\Mult3~335\ & ( !\Mult1~335\ & ( (\score[2]~27_combout\ & ((!\score[2]~6_combout\ & ((\Mult2~335\))) # (\score[2]~6_combout\ & (\Mult0~335\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101110000011100110100110001001111011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mult0~335\,
	datab => \ALT_INV_score[2]~6_combout\,
	datac => \ALT_INV_score[2]~27_combout\,
	datad => \ALT_INV_Mult2~335\,
	datae => \ALT_INV_Mult3~335\,
	dataf => \ALT_INV_Mult1~335\,
	combout => \score~18_combout\);

-- Location: FF_X19_Y39_N43
\score[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \score~18_combout\,
	clrn => \rst_n~input_o\,
	sclr => \score[2]~8_combout\,
	ena => \score[14]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => score(11));

-- Location: LABCELL_X19_Y39_N0
\score~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \score~17_combout\ = ( \Mult3~334\ & ( \score[2]~27_combout\ & ( (!\score[2]~6_combout\ & (\Mult2~334\)) # (\score[2]~6_combout\ & ((\Mult0~334\))) ) ) ) # ( !\Mult3~334\ & ( \score[2]~27_combout\ & ( (!\score[2]~6_combout\ & (\Mult2~334\)) # 
-- (\score[2]~6_combout\ & ((\Mult0~334\))) ) ) ) # ( \Mult3~334\ & ( !\score[2]~27_combout\ & ( (!\score[2]~6_combout\) # (\Mult1~334\) ) ) ) # ( !\Mult3~334\ & ( !\score[2]~27_combout\ & ( (\score[2]~6_combout\ & \Mult1~334\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001101110111011101100001010010111110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_score[2]~6_combout\,
	datab => \ALT_INV_Mult1~334\,
	datac => \ALT_INV_Mult2~334\,
	datad => \ALT_INV_Mult0~334\,
	datae => \ALT_INV_Mult3~334\,
	dataf => \ALT_INV_score[2]~27_combout\,
	combout => \score~17_combout\);

-- Location: FF_X19_Y39_N1
\score[10]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \score~17_combout\,
	clrn => \rst_n~input_o\,
	sclr => \score[2]~8_combout\,
	ena => \score[14]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \score[10]~DUPLICATE_q\);

-- Location: LABCELL_X19_Y39_N54
\score~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \score~16_combout\ = ( \Mult1~333\ & ( \Mult3~333\ & ( (!\score[2]~27_combout\) # ((!\score[2]~6_combout\ & ((\Mult2~333\))) # (\score[2]~6_combout\ & (\Mult0~333\))) ) ) ) # ( !\Mult1~333\ & ( \Mult3~333\ & ( (!\score[2]~6_combout\ & 
-- ((!\score[2]~27_combout\) # ((\Mult2~333\)))) # (\score[2]~6_combout\ & (\score[2]~27_combout\ & (\Mult0~333\))) ) ) ) # ( \Mult1~333\ & ( !\Mult3~333\ & ( (!\score[2]~6_combout\ & (\score[2]~27_combout\ & ((\Mult2~333\)))) # (\score[2]~6_combout\ & 
-- ((!\score[2]~27_combout\) # ((\Mult0~333\)))) ) ) ) # ( !\Mult1~333\ & ( !\Mult3~333\ & ( (\score[2]~27_combout\ & ((!\score[2]~6_combout\ & ((\Mult2~333\))) # (\score[2]~6_combout\ & (\Mult0~333\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011010001010110011110001001101010111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_score[2]~6_combout\,
	datab => \ALT_INV_score[2]~27_combout\,
	datac => \ALT_INV_Mult0~333\,
	datad => \ALT_INV_Mult2~333\,
	datae => \ALT_INV_Mult1~333\,
	dataf => \ALT_INV_Mult3~333\,
	combout => \score~16_combout\);

-- Location: FF_X19_Y39_N55
\score[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \score~16_combout\,
	clrn => \rst_n~input_o\,
	sclr => \score[2]~8_combout\,
	ena => \score[14]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => score(9));

-- Location: MLABCELL_X21_Y39_N54
\score~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \score~15_combout\ = ( \Mult3~332\ & ( \Mult0~332\ & ( (!\score[2]~6_combout\ & (((!\score[2]~27_combout\) # (\Mult2~332\)))) # (\score[2]~6_combout\ & (((\score[2]~27_combout\)) # (\Mult1~332\))) ) ) ) # ( !\Mult3~332\ & ( \Mult0~332\ & ( 
-- (!\score[2]~6_combout\ & (((\Mult2~332\ & \score[2]~27_combout\)))) # (\score[2]~6_combout\ & (((\score[2]~27_combout\)) # (\Mult1~332\))) ) ) ) # ( \Mult3~332\ & ( !\Mult0~332\ & ( (!\score[2]~6_combout\ & (((!\score[2]~27_combout\) # (\Mult2~332\)))) # 
-- (\score[2]~6_combout\ & (\Mult1~332\ & ((!\score[2]~27_combout\)))) ) ) ) # ( !\Mult3~332\ & ( !\Mult0~332\ & ( (!\score[2]~6_combout\ & (((\Mult2~332\ & \score[2]~27_combout\)))) # (\score[2]~6_combout\ & (\Mult1~332\ & ((!\score[2]~27_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001100110111010000110000010001001111111101110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mult1~332\,
	datab => \ALT_INV_score[2]~6_combout\,
	datac => \ALT_INV_Mult2~332\,
	datad => \ALT_INV_score[2]~27_combout\,
	datae => \ALT_INV_Mult3~332\,
	dataf => \ALT_INV_Mult0~332\,
	combout => \score~15_combout\);

-- Location: FF_X21_Y39_N55
\score[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \score~15_combout\,
	clrn => \rst_n~input_o\,
	sclr => \score[2]~8_combout\,
	ena => \score[14]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => score(8));

-- Location: MLABCELL_X21_Y39_N3
\score~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \score~14_combout\ = ( \Mult0~331\ & ( \Mult3~331\ & ( (!\score[2]~27_combout\ & (((!\score[2]~6_combout\) # (\Mult1~331\)))) # (\score[2]~27_combout\ & (((\score[2]~6_combout\)) # (\Mult2~331\))) ) ) ) # ( !\Mult0~331\ & ( \Mult3~331\ & ( 
-- (!\score[2]~27_combout\ & (((!\score[2]~6_combout\) # (\Mult1~331\)))) # (\score[2]~27_combout\ & (\Mult2~331\ & (!\score[2]~6_combout\))) ) ) ) # ( \Mult0~331\ & ( !\Mult3~331\ & ( (!\score[2]~27_combout\ & (((\score[2]~6_combout\ & \Mult1~331\)))) # 
-- (\score[2]~27_combout\ & (((\score[2]~6_combout\)) # (\Mult2~331\))) ) ) ) # ( !\Mult0~331\ & ( !\Mult3~331\ & ( (!\score[2]~27_combout\ & (((\score[2]~6_combout\ & \Mult1~331\)))) # (\score[2]~27_combout\ & (\Mult2~331\ & (!\score[2]~6_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100000100110001111111010000110111001101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mult2~331\,
	datab => \ALT_INV_score[2]~27_combout\,
	datac => \ALT_INV_score[2]~6_combout\,
	datad => \ALT_INV_Mult1~331\,
	datae => \ALT_INV_Mult0~331\,
	dataf => \ALT_INV_Mult3~331\,
	combout => \score~14_combout\);

-- Location: FF_X21_Y39_N4
\score[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \score~14_combout\,
	clrn => \rst_n~input_o\,
	sclr => \score[2]~8_combout\,
	ena => \score[14]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => score(7));

-- Location: LABCELL_X19_Y39_N36
\score~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \score~13_combout\ = ( \Mult1~330\ & ( \Mult0~330\ & ( ((!\score[2]~27_combout\ & ((\Mult3~330\))) # (\score[2]~27_combout\ & (\Mult2~330\))) # (\score[2]~6_combout\) ) ) ) # ( !\Mult1~330\ & ( \Mult0~330\ & ( (!\score[2]~27_combout\ & 
-- (((!\score[2]~6_combout\ & \Mult3~330\)))) # (\score[2]~27_combout\ & (((\score[2]~6_combout\)) # (\Mult2~330\))) ) ) ) # ( \Mult1~330\ & ( !\Mult0~330\ & ( (!\score[2]~27_combout\ & (((\Mult3~330\) # (\score[2]~6_combout\)))) # (\score[2]~27_combout\ & 
-- (\Mult2~330\ & (!\score[2]~6_combout\))) ) ) ) # ( !\Mult1~330\ & ( !\Mult0~330\ & ( (!\score[2]~6_combout\ & ((!\score[2]~27_combout\ & ((\Mult3~330\))) # (\score[2]~27_combout\ & (\Mult2~330\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010110000000110101011101000010101101101010001111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_score[2]~27_combout\,
	datab => \ALT_INV_Mult2~330\,
	datac => \ALT_INV_score[2]~6_combout\,
	datad => \ALT_INV_Mult3~330\,
	datae => \ALT_INV_Mult1~330\,
	dataf => \ALT_INV_Mult0~330\,
	combout => \score~13_combout\);

-- Location: FF_X19_Y39_N37
\score[6]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \score~13_combout\,
	clrn => \rst_n~input_o\,
	sclr => \score[2]~8_combout\,
	ena => \score[14]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \score[6]~DUPLICATE_q\);

-- Location: MLABCELL_X21_Y39_N48
\score~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \score~7_combout\ = ( \Mult2~328\ & ( \Mult3~328\ & ( (!\score[2]~6_combout\) # ((!\score[2]~27_combout\ & ((\Mult1~328\))) # (\score[2]~27_combout\ & (\Mult0~328\))) ) ) ) # ( !\Mult2~328\ & ( \Mult3~328\ & ( (!\score[2]~27_combout\ & 
-- (((!\score[2]~6_combout\) # (\Mult1~328\)))) # (\score[2]~27_combout\ & (\Mult0~328\ & ((\score[2]~6_combout\)))) ) ) ) # ( \Mult2~328\ & ( !\Mult3~328\ & ( (!\score[2]~27_combout\ & (((\Mult1~328\ & \score[2]~6_combout\)))) # (\score[2]~27_combout\ & 
-- (((!\score[2]~6_combout\)) # (\Mult0~328\))) ) ) ) # ( !\Mult2~328\ & ( !\Mult3~328\ & ( (\score[2]~6_combout\ & ((!\score[2]~27_combout\ & ((\Mult1~328\))) # (\score[2]~27_combout\ & (\Mult0~328\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101001100110001110111001100000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mult0~328\,
	datab => \ALT_INV_score[2]~27_combout\,
	datac => \ALT_INV_Mult1~328\,
	datad => \ALT_INV_score[2]~6_combout\,
	datae => \ALT_INV_Mult2~328\,
	dataf => \ALT_INV_Mult3~328\,
	combout => \score~7_combout\);

-- Location: FF_X21_Y39_N49
\score[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \score~7_combout\,
	clrn => \rst_n~input_o\,
	sclr => \score[2]~8_combout\,
	ena => \score[14]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => score(4));

-- Location: MLABCELL_X21_Y39_N24
\score~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \score~23_combout\ = ( \Mult3~327\ & ( \Mult1~327\ & ( (!\score[2]~27_combout\) # ((!\score[2]~6_combout\ & (\Mult2~327\)) # (\score[2]~6_combout\ & ((\Mult0~327\)))) ) ) ) # ( !\Mult3~327\ & ( \Mult1~327\ & ( (!\score[2]~6_combout\ & (\Mult2~327\ & 
-- ((\score[2]~27_combout\)))) # (\score[2]~6_combout\ & (((!\score[2]~27_combout\) # (\Mult0~327\)))) ) ) ) # ( \Mult3~327\ & ( !\Mult1~327\ & ( (!\score[2]~6_combout\ & (((!\score[2]~27_combout\)) # (\Mult2~327\))) # (\score[2]~6_combout\ & (((\Mult0~327\ 
-- & \score[2]~27_combout\)))) ) ) ) # ( !\Mult3~327\ & ( !\Mult1~327\ & ( (\score[2]~27_combout\ & ((!\score[2]~6_combout\ & (\Mult2~327\)) # (\score[2]~6_combout\ & ((\Mult0~327\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010011111100000101001100001111010100111111111101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mult2~327\,
	datab => \ALT_INV_Mult0~327\,
	datac => \ALT_INV_score[2]~6_combout\,
	datad => \ALT_INV_score[2]~27_combout\,
	datae => \ALT_INV_Mult3~327\,
	dataf => \ALT_INV_Mult1~327\,
	combout => \score~23_combout\);

-- Location: FF_X21_Y39_N25
\score[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \score~23_combout\,
	clrn => \rst_n~input_o\,
	sclr => \score[2]~8_combout\,
	ena => \score[14]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => score(3));

-- Location: MLABCELL_X21_Y39_N6
\score~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \score~24_combout\ = ( \Mult3~326\ & ( \Mult0~326\ & ( (!\score[2]~27_combout\ & (((!\score[2]~6_combout\) # (\Mult1~326\)))) # (\score[2]~27_combout\ & (((\score[2]~6_combout\)) # (\Mult2~326\))) ) ) ) # ( !\Mult3~326\ & ( \Mult0~326\ & ( 
-- (!\score[2]~27_combout\ & (((\score[2]~6_combout\ & \Mult1~326\)))) # (\score[2]~27_combout\ & (((\score[2]~6_combout\)) # (\Mult2~326\))) ) ) ) # ( \Mult3~326\ & ( !\Mult0~326\ & ( (!\score[2]~27_combout\ & (((!\score[2]~6_combout\) # (\Mult1~326\)))) # 
-- (\score[2]~27_combout\ & (\Mult2~326\ & (!\score[2]~6_combout\))) ) ) ) # ( !\Mult3~326\ & ( !\Mult0~326\ & ( (!\score[2]~27_combout\ & (((\score[2]~6_combout\ & \Mult1~326\)))) # (\score[2]~27_combout\ & (\Mult2~326\ & (!\score[2]~6_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010101100001011101000010101000111111011010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_score[2]~27_combout\,
	datab => \ALT_INV_Mult2~326\,
	datac => \ALT_INV_score[2]~6_combout\,
	datad => \ALT_INV_Mult1~326\,
	datae => \ALT_INV_Mult3~326\,
	dataf => \ALT_INV_Mult0~326\,
	combout => \score~24_combout\);

-- Location: FF_X21_Y39_N8
\score[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \score~24_combout\,
	clrn => \rst_n~input_o\,
	sclr => \score[2]~8_combout\,
	ena => \score[14]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => score(2));

-- Location: MLABCELL_X21_Y39_N12
\score~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \score~25_combout\ = ( \Mult1~325\ & ( \Mult3~325\ & ( (!\score[2]~27_combout\) # ((!\score[2]~6_combout\ & (\Mult2~325\)) # (\score[2]~6_combout\ & ((\Mult0~325\)))) ) ) ) # ( !\Mult1~325\ & ( \Mult3~325\ & ( (!\score[2]~6_combout\ & 
-- (((!\score[2]~27_combout\)) # (\Mult2~325\))) # (\score[2]~6_combout\ & (((\Mult0~325\ & \score[2]~27_combout\)))) ) ) ) # ( \Mult1~325\ & ( !\Mult3~325\ & ( (!\score[2]~6_combout\ & (\Mult2~325\ & ((\score[2]~27_combout\)))) # (\score[2]~6_combout\ & 
-- (((!\score[2]~27_combout\) # (\Mult0~325\)))) ) ) ) # ( !\Mult1~325\ & ( !\Mult3~325\ & ( (\score[2]~27_combout\ & ((!\score[2]~6_combout\ & (\Mult2~325\)) # (\score[2]~6_combout\ & ((\Mult0~325\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100111010101010010011110101010001001111111111100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_score[2]~6_combout\,
	datab => \ALT_INV_Mult2~325\,
	datac => \ALT_INV_Mult0~325\,
	datad => \ALT_INV_score[2]~27_combout\,
	datae => \ALT_INV_Mult1~325\,
	dataf => \ALT_INV_Mult3~325\,
	combout => \score~25_combout\);

-- Location: FF_X21_Y39_N13
\score[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \score~25_combout\,
	clrn => \rst_n~input_o\,
	sclr => \score[2]~8_combout\,
	ena => \score[14]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => score(1));

-- Location: MLABCELL_X21_Y39_N18
\score~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \score~26_combout\ = ( \Mult3~mac_resulta\ & ( \Mult0~mac_resulta\ & ( (!\score[2]~6_combout\ & ((!\score[2]~27_combout\) # ((\Mult2~mac_resulta\)))) # (\score[2]~6_combout\ & (((\Mult1~mac_resulta\)) # (\score[2]~27_combout\))) ) ) ) # ( 
-- !\Mult3~mac_resulta\ & ( \Mult0~mac_resulta\ & ( (!\score[2]~6_combout\ & (\score[2]~27_combout\ & (\Mult2~mac_resulta\))) # (\score[2]~6_combout\ & (((\Mult1~mac_resulta\)) # (\score[2]~27_combout\))) ) ) ) # ( \Mult3~mac_resulta\ & ( 
-- !\Mult0~mac_resulta\ & ( (!\score[2]~6_combout\ & ((!\score[2]~27_combout\) # ((\Mult2~mac_resulta\)))) # (\score[2]~6_combout\ & (!\score[2]~27_combout\ & ((\Mult1~mac_resulta\)))) ) ) ) # ( !\Mult3~mac_resulta\ & ( !\Mult0~mac_resulta\ & ( 
-- (!\score[2]~6_combout\ & (\score[2]~27_combout\ & (\Mult2~mac_resulta\))) # (\score[2]~6_combout\ & (!\score[2]~27_combout\ & ((\Mult1~mac_resulta\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110100010101100111000010011010101111001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_score[2]~6_combout\,
	datab => \ALT_INV_score[2]~27_combout\,
	datac => \ALT_INV_Mult2~mac_resulta\,
	datad => \ALT_INV_Mult1~mac_resulta\,
	datae => \ALT_INV_Mult3~mac_resulta\,
	dataf => \ALT_INV_Mult0~mac_resulta\,
	combout => \score~26_combout\);

-- Location: FF_X21_Y39_N19
\score[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \score~26_combout\,
	clrn => \rst_n~input_o\,
	sclr => \score[2]~8_combout\,
	ena => \score[14]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => score(0));

-- Location: MLABCELL_X21_Y39_N42
\score~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \score~12_combout\ = ( \Mult1~329\ & ( \Mult3~329\ & ( (!\score[2]~27_combout\) # ((!\score[2]~6_combout\ & (\Mult2~329\)) # (\score[2]~6_combout\ & ((\Mult0~329\)))) ) ) ) # ( !\Mult1~329\ & ( \Mult3~329\ & ( (!\score[2]~6_combout\ & 
-- (((!\score[2]~27_combout\)) # (\Mult2~329\))) # (\score[2]~6_combout\ & (((\Mult0~329\ & \score[2]~27_combout\)))) ) ) ) # ( \Mult1~329\ & ( !\Mult3~329\ & ( (!\score[2]~6_combout\ & (\Mult2~329\ & ((\score[2]~27_combout\)))) # (\score[2]~6_combout\ & 
-- (((!\score[2]~27_combout\) # (\Mult0~329\)))) ) ) ) # ( !\Mult1~329\ & ( !\Mult3~329\ & ( (\score[2]~27_combout\ & ((!\score[2]~6_combout\ & (\Mult2~329\)) # (\score[2]~6_combout\ & ((\Mult0~329\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010011000011110101001111110000010100111111111101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mult2~329\,
	datab => \ALT_INV_Mult0~329\,
	datac => \ALT_INV_score[2]~6_combout\,
	datad => \ALT_INV_score[2]~27_combout\,
	datae => \ALT_INV_Mult1~329\,
	dataf => \ALT_INV_Mult3~329\,
	combout => \score~12_combout\);

-- Location: FF_X21_Y39_N43
\score[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \score~12_combout\,
	clrn => \rst_n~input_o\,
	sclr => \score[2]~8_combout\,
	ena => \score[14]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => score(5));

-- Location: LABCELL_X13_Y35_N24
\VGA_Generator|Text_Generator|bcd~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~0_combout\ = ( \score[10]~DUPLICATE_q\ & ( \score[11]~DUPLICATE_q\ & ( (!score(14) & (!\score[12]~DUPLICATE_q\ & ((!\score[15]~DUPLICATE_q\) # (\score[13]~DUPLICATE_q\)))) # (score(14) & (!\score[12]~DUPLICATE_q\ $ 
-- (((!\score[15]~DUPLICATE_q\) # (\score[13]~DUPLICATE_q\))))) ) ) ) # ( !\score[10]~DUPLICATE_q\ & ( \score[11]~DUPLICATE_q\ & ( (!score(14) & (\score[12]~DUPLICATE_q\ & ((!\score[13]~DUPLICATE_q\) # (\score[15]~DUPLICATE_q\)))) # (score(14) & 
-- (!\score[12]~DUPLICATE_q\ & ((!\score[15]~DUPLICATE_q\) # (\score[13]~DUPLICATE_q\)))) ) ) ) # ( \score[10]~DUPLICATE_q\ & ( !\score[11]~DUPLICATE_q\ & ( (!score(14) & (!\score[12]~DUPLICATE_q\ $ (((\score[13]~DUPLICATE_q\ & !\score[15]~DUPLICATE_q\))))) 
-- # (score(14) & (\score[12]~DUPLICATE_q\ & ((!\score[13]~DUPLICATE_q\) # (\score[15]~DUPLICATE_q\)))) ) ) ) # ( !\score[10]~DUPLICATE_q\ & ( !\score[11]~DUPLICATE_q\ & ( (!score(14) & ((!\score[13]~DUPLICATE_q\ & (\score[12]~DUPLICATE_q\ & 
-- \score[15]~DUPLICATE_q\)) # (\score[13]~DUPLICATE_q\ & (!\score[12]~DUPLICATE_q\ & !\score[15]~DUPLICATE_q\)))) # (score(14) & (!\score[12]~DUPLICATE_q\ $ (((\score[13]~DUPLICATE_q\ & !\score[15]~DUPLICATE_q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110000101011000100001101010010101011000000110101010010101100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_score(14),
	datab => \ALT_INV_score[13]~DUPLICATE_q\,
	datac => \ALT_INV_score[12]~DUPLICATE_q\,
	datad => \ALT_INV_score[15]~DUPLICATE_q\,
	datae => \ALT_INV_score[10]~DUPLICATE_q\,
	dataf => \ALT_INV_score[11]~DUPLICATE_q\,
	combout => \VGA_Generator|Text_Generator|bcd~0_combout\);

-- Location: FF_X19_Y39_N50
\score[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \score~21_combout\,
	clrn => \rst_n~input_o\,
	sclr => \score[2]~8_combout\,
	ena => \score[14]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => score(15));

-- Location: FF_X19_Y39_N14
\score[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \score~19_combout\,
	clrn => \rst_n~input_o\,
	sclr => \score[2]~8_combout\,
	ena => \score[14]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => score(12));

-- Location: FF_X19_Y39_N20
\score[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \score~20_combout\,
	clrn => \rst_n~input_o\,
	sclr => \score[2]~8_combout\,
	ena => \score[14]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => score(13));

-- Location: FF_X19_Y39_N32
\score[14]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \score~22_combout\,
	clrn => \rst_n~input_o\,
	sclr => \score[2]~8_combout\,
	ena => \score[14]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \score[14]~DUPLICATE_q\);

-- Location: FF_X19_Y39_N2
\score[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \score~17_combout\,
	clrn => \rst_n~input_o\,
	sclr => \score[2]~8_combout\,
	ena => \score[14]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => score(10));

-- Location: LABCELL_X19_Y39_N24
\VGA_Generator|Text_Generator|bcd~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~1_combout\ = ( score(10) & ( \score[11]~DUPLICATE_q\ & ( (!score(15) & (!score(13) $ (((!score(12) & \score[14]~DUPLICATE_q\))))) # (score(15) & (score(13) & ((!\score[14]~DUPLICATE_q\) # (score(12))))) ) ) ) # ( 
-- !score(10) & ( \score[11]~DUPLICATE_q\ & ( (!score(15) & (!score(13) & ((!score(12)) # (\score[14]~DUPLICATE_q\)))) # (score(15) & (!score(13) $ (((!score(12)) # (\score[14]~DUPLICATE_q\))))) ) ) ) # ( score(10) & ( !\score[11]~DUPLICATE_q\ & ( 
-- (!score(15) & ((!score(12) & (!score(13) & \score[14]~DUPLICATE_q\)) # (score(12) & (score(13) & !\score[14]~DUPLICATE_q\)))) # (score(15) & (!score(13) $ (((!score(12) & \score[14]~DUPLICATE_q\))))) ) ) ) # ( !score(10) & ( !\score[11]~DUPLICATE_q\ & ( 
-- (!score(15) & (score(13) & ((!\score[14]~DUPLICATE_q\) # (score(12))))) # (score(15) & (!score(13) & ((!score(12)) # (\score[14]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100101001010010010100101001010010010100101001011010010100101001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_score(15),
	datab => ALT_INV_score(12),
	datac => ALT_INV_score(13),
	datad => \ALT_INV_score[14]~DUPLICATE_q\,
	datae => ALT_INV_score(10),
	dataf => \ALT_INV_score[11]~DUPLICATE_q\,
	combout => \VGA_Generator|Text_Generator|bcd~1_combout\);

-- Location: LABCELL_X13_Y35_N54
\VGA_Generator|Text_Generator|bcd~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~2_combout\ = ( \score[10]~DUPLICATE_q\ & ( \score[11]~DUPLICATE_q\ & ( (!score(14) & (!\score[13]~DUPLICATE_q\ & (\score[12]~DUPLICATE_q\ & \score[15]~DUPLICATE_q\))) # (score(14) & (!\score[12]~DUPLICATE_q\ & 
-- (!\score[13]~DUPLICATE_q\ $ (\score[15]~DUPLICATE_q\)))) ) ) ) # ( !\score[10]~DUPLICATE_q\ & ( \score[11]~DUPLICATE_q\ & ( (!\score[13]~DUPLICATE_q\ & (\score[15]~DUPLICATE_q\ & (!score(14) $ (\score[12]~DUPLICATE_q\)))) # (\score[13]~DUPLICATE_q\ & 
-- (!score(14) & (\score[12]~DUPLICATE_q\ & !\score[15]~DUPLICATE_q\))) ) ) ) # ( \score[10]~DUPLICATE_q\ & ( !\score[11]~DUPLICATE_q\ & ( (!\score[13]~DUPLICATE_q\ & (score(14) & (!\score[12]~DUPLICATE_q\ & \score[15]~DUPLICATE_q\))) # 
-- (\score[13]~DUPLICATE_q\ & (!\score[15]~DUPLICATE_q\ & (!score(14) $ (\score[12]~DUPLICATE_q\)))) ) ) ) # ( !\score[10]~DUPLICATE_q\ & ( !\score[11]~DUPLICATE_q\ & ( (!score(14) & (\score[12]~DUPLICATE_q\ & (!\score[13]~DUPLICATE_q\ $ 
-- (\score[15]~DUPLICATE_q\)))) # (score(14) & (\score[13]~DUPLICATE_q\ & (!\score[12]~DUPLICATE_q\ & !\score[15]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001100000000010001000010100000000000010100001000100000000011000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_score(14),
	datab => \ALT_INV_score[13]~DUPLICATE_q\,
	datac => \ALT_INV_score[12]~DUPLICATE_q\,
	datad => \ALT_INV_score[15]~DUPLICATE_q\,
	datae => \ALT_INV_score[10]~DUPLICATE_q\,
	dataf => \ALT_INV_score[11]~DUPLICATE_q\,
	combout => \VGA_Generator|Text_Generator|bcd~2_combout\);

-- Location: LABCELL_X13_Y35_N42
\VGA_Generator|Text_Generator|bcd~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~4_combout\ = ( score(7) & ( score(8) & ( (!\VGA_Generator|Text_Generator|bcd~1_combout\ & (!\VGA_Generator|Text_Generator|bcd~0_combout\ & (!\VGA_Generator|Text_Generator|bcd~2_combout\))) # 
-- (\VGA_Generator|Text_Generator|bcd~1_combout\ & (!\VGA_Generator|Text_Generator|bcd~0_combout\ $ (((!score(9)))))) ) ) ) # ( !score(7) & ( score(8) & ( (!\VGA_Generator|Text_Generator|bcd~0_combout\ & ((!\VGA_Generator|Text_Generator|bcd~2_combout\ & 
-- ((!score(9)) # (\VGA_Generator|Text_Generator|bcd~1_combout\))) # (\VGA_Generator|Text_Generator|bcd~2_combout\ & ((score(9)))))) # (\VGA_Generator|Text_Generator|bcd~0_combout\ & (!\VGA_Generator|Text_Generator|bcd~1_combout\ & 
-- (\VGA_Generator|Text_Generator|bcd~2_combout\ & !score(9)))) ) ) ) # ( score(7) & ( !score(8) & ( (!\VGA_Generator|Text_Generator|bcd~1_combout\ & (((\VGA_Generator|Text_Generator|bcd~0_combout\ & score(9))) # 
-- (\VGA_Generator|Text_Generator|bcd~2_combout\))) # (\VGA_Generator|Text_Generator|bcd~1_combout\ & (!\VGA_Generator|Text_Generator|bcd~0_combout\ & ((!score(9))))) ) ) ) # ( !score(7) & ( !score(8) & ( (!\VGA_Generator|Text_Generator|bcd~0_combout\ & 
-- (((\VGA_Generator|Text_Generator|bcd~2_combout\ & !score(9))))) # (\VGA_Generator|Text_Generator|bcd~0_combout\ & ((!\VGA_Generator|Text_Generator|bcd~1_combout\ & (!\VGA_Generator|Text_Generator|bcd~2_combout\)) # 
-- (\VGA_Generator|Text_Generator|bcd~1_combout\ & ((score(9)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100101001010001001011100100110010100100001010101001000110100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_bcd~0_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~1_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~2_combout\,
	datad => ALT_INV_score(9),
	datae => ALT_INV_score(7),
	dataf => ALT_INV_score(8),
	combout => \VGA_Generator|Text_Generator|bcd~4_combout\);

-- Location: LABCELL_X13_Y35_N0
\VGA_Generator|Text_Generator|bcd~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~5_combout\ = ( score(7) & ( score(8) & ( (!\VGA_Generator|Text_Generator|bcd~0_combout\ & ((!\VGA_Generator|Text_Generator|bcd~1_combout\ & (\VGA_Generator|Text_Generator|bcd~2_combout\ & score(9))) # 
-- (\VGA_Generator|Text_Generator|bcd~1_combout\ & (!\VGA_Generator|Text_Generator|bcd~2_combout\ & !score(9))))) ) ) ) # ( !score(7) & ( score(8) & ( (!\VGA_Generator|Text_Generator|bcd~0_combout\ & (((\VGA_Generator|Text_Generator|bcd~2_combout\ & 
-- !score(9))))) # (\VGA_Generator|Text_Generator|bcd~0_combout\ & (!\VGA_Generator|Text_Generator|bcd~1_combout\ & (!\VGA_Generator|Text_Generator|bcd~2_combout\ $ (!score(9))))) ) ) ) # ( score(7) & ( !score(8) & ( 
-- (\VGA_Generator|Text_Generator|bcd~0_combout\ & (!\VGA_Generator|Text_Generator|bcd~1_combout\ $ (score(9)))) ) ) ) # ( !score(7) & ( !score(8) & ( (!\VGA_Generator|Text_Generator|bcd~0_combout\ & (!\VGA_Generator|Text_Generator|bcd~1_combout\ & 
-- (!\VGA_Generator|Text_Generator|bcd~2_combout\ & score(9)))) # (\VGA_Generator|Text_Generator|bcd~0_combout\ & (!score(9) & ((\VGA_Generator|Text_Generator|bcd~2_combout\) # (\VGA_Generator|Text_Generator|bcd~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010110000000010001000001000100001110010000000010000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_bcd~0_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~1_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~2_combout\,
	datad => ALT_INV_score(9),
	datae => ALT_INV_score(7),
	dataf => ALT_INV_score(8),
	combout => \VGA_Generator|Text_Generator|bcd~5_combout\);

-- Location: LABCELL_X13_Y35_N12
\VGA_Generator|Text_Generator|bcd~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~3_combout\ = ( score(7) & ( score(8) & ( (!\VGA_Generator|Text_Generator|bcd~1_combout\ & ((!\VGA_Generator|Text_Generator|bcd~2_combout\ & ((!score(9)))) # (\VGA_Generator|Text_Generator|bcd~2_combout\ & 
-- (\VGA_Generator|Text_Generator|bcd~0_combout\ & score(9))))) # (\VGA_Generator|Text_Generator|bcd~1_combout\ & (((score(9))))) ) ) ) # ( !score(7) & ( score(8) & ( (!score(9) & ((!\VGA_Generator|Text_Generator|bcd~2_combout\ & 
-- ((\VGA_Generator|Text_Generator|bcd~1_combout\))) # (\VGA_Generator|Text_Generator|bcd~2_combout\ & (\VGA_Generator|Text_Generator|bcd~0_combout\)))) # (score(9) & (!\VGA_Generator|Text_Generator|bcd~0_combout\ & 
-- (!\VGA_Generator|Text_Generator|bcd~1_combout\))) ) ) ) # ( score(7) & ( !score(8) & ( (!\VGA_Generator|Text_Generator|bcd~0_combout\ & ((!\VGA_Generator|Text_Generator|bcd~1_combout\ & ((!score(9)))) # (\VGA_Generator|Text_Generator|bcd~1_combout\ & 
-- ((score(9)) # (\VGA_Generator|Text_Generator|bcd~2_combout\))))) # (\VGA_Generator|Text_Generator|bcd~0_combout\ & (!\VGA_Generator|Text_Generator|bcd~1_combout\ & (!\VGA_Generator|Text_Generator|bcd~2_combout\ & score(9)))) ) ) ) # ( !score(7) & ( 
-- !score(8) & ( (!\VGA_Generator|Text_Generator|bcd~1_combout\ & ((!score(9) & (\VGA_Generator|Text_Generator|bcd~0_combout\)) # (score(9) & ((\VGA_Generator|Text_Generator|bcd~2_combout\))))) # (\VGA_Generator|Text_Generator|bcd~1_combout\ & 
-- ((!\VGA_Generator|Text_Generator|bcd~0_combout\ & (!\VGA_Generator|Text_Generator|bcd~2_combout\ & !score(9))) # (\VGA_Generator|Text_Generator|bcd~0_combout\ & ((score(9)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110010000011101100010100110001000110101100010001100000000110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_bcd~0_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~1_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~2_combout\,
	datad => ALT_INV_score(9),
	datae => ALT_INV_score(7),
	dataf => ALT_INV_score(8),
	combout => \VGA_Generator|Text_Generator|bcd~3_combout\);

-- Location: LABCELL_X12_Y36_N18
\VGA_Generator|Text_Generator|bcd~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~42_combout\ = ( \VGA_Generator|Text_Generator|bcd~3_combout\ & ( score(4) & ( (!score(5) & (!\score[6]~DUPLICATE_q\ $ (\VGA_Generator|Text_Generator|bcd~4_combout\))) ) ) ) # ( 
-- !\VGA_Generator|Text_Generator|bcd~3_combout\ & ( score(4) & ( (score(5) & ((!\score[6]~DUPLICATE_q\ & (\VGA_Generator|Text_Generator|bcd~4_combout\ & !\VGA_Generator|Text_Generator|bcd~5_combout\)) # (\score[6]~DUPLICATE_q\ & 
-- (!\VGA_Generator|Text_Generator|bcd~4_combout\ & \VGA_Generator|Text_Generator|bcd~5_combout\)))) ) ) ) # ( \VGA_Generator|Text_Generator|bcd~3_combout\ & ( !score(4) & ( (!score(5) & (!\score[6]~DUPLICATE_q\ & 
-- ((\VGA_Generator|Text_Generator|bcd~5_combout\) # (\VGA_Generator|Text_Generator|bcd~4_combout\)))) # (score(5) & (!\VGA_Generator|Text_Generator|bcd~4_combout\ & (!\score[6]~DUPLICATE_q\ $ (!\VGA_Generator|Text_Generator|bcd~5_combout\)))) ) ) ) # ( 
-- !\VGA_Generator|Text_Generator|bcd~3_combout\ & ( !score(4) & ( (!score(5) & (\score[6]~DUPLICATE_q\ & (!\VGA_Generator|Text_Generator|bcd~4_combout\ & !\VGA_Generator|Text_Generator|bcd~5_combout\))) # (score(5) & (!\score[6]~DUPLICATE_q\ & 
-- ((\VGA_Generator|Text_Generator|bcd~5_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001000100000110001100100000000100000100001000001010000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_score(5),
	datab => \ALT_INV_score[6]~DUPLICATE_q\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~4_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~5_combout\,
	datae => \VGA_Generator|Text_Generator|ALT_INV_bcd~3_combout\,
	dataf => ALT_INV_score(4),
	combout => \VGA_Generator|Text_Generator|bcd~42_combout\);

-- Location: LABCELL_X12_Y36_N6
\VGA_Generator|Text_Generator|bcd~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~40_combout\ = ( \VGA_Generator|Text_Generator|bcd~3_combout\ & ( score(4) & ( (!score(5) & (\score[6]~DUPLICATE_q\ & (!\VGA_Generator|Text_Generator|bcd~4_combout\ & !\VGA_Generator|Text_Generator|bcd~5_combout\))) # 
-- (score(5) & (!\score[6]~DUPLICATE_q\ $ (((\VGA_Generator|Text_Generator|bcd~5_combout\) # (\VGA_Generator|Text_Generator|bcd~4_combout\))))) ) ) ) # ( !\VGA_Generator|Text_Generator|bcd~3_combout\ & ( score(4) & ( (!\score[6]~DUPLICATE_q\ & 
-- ((!\VGA_Generator|Text_Generator|bcd~5_combout\ & ((!\VGA_Generator|Text_Generator|bcd~4_combout\))) # (\VGA_Generator|Text_Generator|bcd~5_combout\ & (!score(5))))) # (\score[6]~DUPLICATE_q\ & (((\VGA_Generator|Text_Generator|bcd~4_combout\)))) ) ) ) # ( 
-- \VGA_Generator|Text_Generator|bcd~3_combout\ & ( !score(4) & ( (!score(5) & ((!\score[6]~DUPLICATE_q\ & (!\VGA_Generator|Text_Generator|bcd~4_combout\)) # (\score[6]~DUPLICATE_q\ & ((\VGA_Generator|Text_Generator|bcd~5_combout\) # 
-- (\VGA_Generator|Text_Generator|bcd~4_combout\))))) # (score(5) & (!\score[6]~DUPLICATE_q\ & ((\VGA_Generator|Text_Generator|bcd~5_combout\) # (\VGA_Generator|Text_Generator|bcd~4_combout\)))) ) ) ) # ( !\VGA_Generator|Text_Generator|bcd~3_combout\ & ( 
-- !score(4) & ( (!\score[6]~DUPLICATE_q\ & (((\VGA_Generator|Text_Generator|bcd~4_combout\ & !\VGA_Generator|Text_Generator|bcd~5_combout\)))) # (\score[6]~DUPLICATE_q\ & (!\VGA_Generator|Text_Generator|bcd~4_combout\ & 
-- ((\VGA_Generator|Text_Generator|bcd~5_combout\) # (score(5))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110000110000100001101110011011000011100010110110000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_score(5),
	datab => \ALT_INV_score[6]~DUPLICATE_q\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~4_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~5_combout\,
	datae => \VGA_Generator|Text_Generator|ALT_INV_bcd~3_combout\,
	dataf => ALT_INV_score(4),
	combout => \VGA_Generator|Text_Generator|bcd~40_combout\);

-- Location: LABCELL_X12_Y36_N24
\VGA_Generator|Text_Generator|bcd~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~41_combout\ = ( \VGA_Generator|Text_Generator|bcd~3_combout\ & ( score(4) & ( (!score(5) & (!\VGA_Generator|Text_Generator|bcd~4_combout\ & ((\VGA_Generator|Text_Generator|bcd~5_combout\) # (\score[6]~DUPLICATE_q\)))) # 
-- (score(5) & (!\score[6]~DUPLICATE_q\ & (\VGA_Generator|Text_Generator|bcd~4_combout\))) ) ) ) # ( !\VGA_Generator|Text_Generator|bcd~3_combout\ & ( score(4) & ( !score(5) $ (((!\VGA_Generator|Text_Generator|bcd~4_combout\ & 
-- ((!\VGA_Generator|Text_Generator|bcd~5_combout\))) # (\VGA_Generator|Text_Generator|bcd~4_combout\ & (\score[6]~DUPLICATE_q\)))) ) ) ) # ( \VGA_Generator|Text_Generator|bcd~3_combout\ & ( !score(4) & ( (!score(5) & 
-- ((!\VGA_Generator|Text_Generator|bcd~4_combout\ & ((!\VGA_Generator|Text_Generator|bcd~5_combout\))) # (\VGA_Generator|Text_Generator|bcd~4_combout\ & (\score[6]~DUPLICATE_q\)))) # (score(5) & (!\score[6]~DUPLICATE_q\ & 
-- (!\VGA_Generator|Text_Generator|bcd~4_combout\ & \VGA_Generator|Text_Generator|bcd~5_combout\))) ) ) ) # ( !\VGA_Generator|Text_Generator|bcd~3_combout\ & ( !score(4) & ( (!\score[6]~DUPLICATE_q\ & (!score(5) $ 
-- (((!\VGA_Generator|Text_Generator|bcd~5_combout\))))) # (\score[6]~DUPLICATE_q\ & (score(5) & ((\VGA_Generator|Text_Generator|bcd~5_combout\) # (\VGA_Generator|Text_Generator|bcd~4_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010110011001101000100100001001011001101010010010010010100100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_score(5),
	datab => \ALT_INV_score[6]~DUPLICATE_q\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~4_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~5_combout\,
	datae => \VGA_Generator|Text_Generator|ALT_INV_bcd~3_combout\,
	dataf => ALT_INV_score(4),
	combout => \VGA_Generator|Text_Generator|bcd~41_combout\);

-- Location: LABCELL_X12_Y36_N51
\VGA_Generator|Text_Generator|bcd~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~46_combout\ = ( \VGA_Generator|Text_Generator|bcd~41_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~40_combout\ & (!\VGA_Generator|Text_Generator|bcd~42_combout\ & ((!score(3))))) # 
-- (\VGA_Generator|Text_Generator|bcd~40_combout\ & (((score(2) & score(3))))) ) ) # ( !\VGA_Generator|Text_Generator|bcd~41_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~42_combout\ & (\VGA_Generator|Text_Generator|bcd~40_combout\ & ((score(3)) # 
-- (score(2))))) # (\VGA_Generator|Text_Generator|bcd~42_combout\ & ((!\VGA_Generator|Text_Generator|bcd~40_combout\) # ((!score(2)) # (!score(3))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011101110110010101110111011010001000000000111000100000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_bcd~42_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~40_combout\,
	datac => ALT_INV_score(2),
	datad => ALT_INV_score(3),
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~41_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~46_combout\);

-- Location: MLABCELL_X15_Y36_N15
\VGA_Generator|Text_Generator|bcd~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~6_combout\ = ( \VGA_Generator|Text_Generator|bcd~4_combout\ & ( score(4) & ( (!score(5) & (((!\VGA_Generator|Text_Generator|bcd~5_combout\ & !\score[6]~DUPLICATE_q\)) # (\VGA_Generator|Text_Generator|bcd~3_combout\))) # 
-- (score(5) & (((!\score[6]~DUPLICATE_q\)))) ) ) ) # ( !\VGA_Generator|Text_Generator|bcd~4_combout\ & ( score(4) & ( (!score(5) & ((!\VGA_Generator|Text_Generator|bcd~3_combout\ $ (!\score[6]~DUPLICATE_q\)))) # (score(5) & 
-- ((!\VGA_Generator|Text_Generator|bcd~5_combout\ & ((\score[6]~DUPLICATE_q\))) # (\VGA_Generator|Text_Generator|bcd~5_combout\ & (!\VGA_Generator|Text_Generator|bcd~3_combout\)))) ) ) ) # ( \VGA_Generator|Text_Generator|bcd~4_combout\ & ( !score(4) & ( 
-- (!\VGA_Generator|Text_Generator|bcd~3_combout\ & (((!\VGA_Generator|Text_Generator|bcd~5_combout\ & !\score[6]~DUPLICATE_q\)))) # (\VGA_Generator|Text_Generator|bcd~3_combout\ & (!score(5) $ (((!\score[6]~DUPLICATE_q\))))) ) ) ) # ( 
-- !\VGA_Generator|Text_Generator|bcd~4_combout\ & ( !score(4) & ( (!\VGA_Generator|Text_Generator|bcd~3_combout\ & (\score[6]~DUPLICATE_q\ & ((\VGA_Generator|Text_Generator|bcd~5_combout\) # (score(5))))) # (\VGA_Generator|Text_Generator|bcd~3_combout\ & 
-- (!\score[6]~DUPLICATE_q\ & ((!score(5)) # (\VGA_Generator|Text_Generator|bcd~5_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101101110000110001010000101000011010111101001101111100001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_score(5),
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~5_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~3_combout\,
	datad => \ALT_INV_score[6]~DUPLICATE_q\,
	datae => \VGA_Generator|Text_Generator|ALT_INV_bcd~4_combout\,
	dataf => ALT_INV_score(4),
	combout => \VGA_Generator|Text_Generator|bcd~6_combout\);

-- Location: LABCELL_X12_Y36_N39
\VGA_Generator|Text_Generator|bcd~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~8_combout\ = ( \VGA_Generator|Text_Generator|bcd~4_combout\ & ( !\VGA_Generator|Text_Generator|bcd~5_combout\ $ (((\score[6]~DUPLICATE_q\) # (\VGA_Generator|Text_Generator|bcd~3_combout\))) ) ) # ( 
-- !\VGA_Generator|Text_Generator|bcd~4_combout\ & ( !\VGA_Generator|Text_Generator|bcd~5_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000010000111100001111000011110000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_bcd~3_combout\,
	datab => \ALT_INV_score[6]~DUPLICATE_q\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~5_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~4_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~8_combout\);

-- Location: LABCELL_X12_Y36_N36
\VGA_Generator|Text_Generator|bcd~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~7_combout\ = ( \VGA_Generator|Text_Generator|bcd~4_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~3_combout\ & (!\score[6]~DUPLICATE_q\ & ((!\VGA_Generator|Text_Generator|bcd~5_combout\)))) # 
-- (\VGA_Generator|Text_Generator|bcd~3_combout\ & (\score[6]~DUPLICATE_q\ & (score(5)))) ) ) # ( !\VGA_Generator|Text_Generator|bcd~4_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~3_combout\ & (((\VGA_Generator|Text_Generator|bcd~5_combout\)))) # 
-- (\VGA_Generator|Text_Generator|bcd~3_combout\ & ((!\score[6]~DUPLICATE_q\ & ((\VGA_Generator|Text_Generator|bcd~5_combout\) # (score(5)))) # (\score[6]~DUPLICATE_q\ & ((!score(5)) # (!\VGA_Generator|Text_Generator|bcd~5_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010111111110000101011111111010001001000000011000100100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_bcd~3_combout\,
	datab => \ALT_INV_score[6]~DUPLICATE_q\,
	datac => ALT_INV_score(5),
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~5_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~4_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~7_combout\);

-- Location: LABCELL_X13_Y35_N51
\VGA_Generator|Text_Generator|bcd~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~10_combout\ = ( score(8) & ( (!score(9) & (!\VGA_Generator|Text_Generator|bcd~1_combout\ $ (((!\VGA_Generator|Text_Generator|bcd~0_combout\ & !\VGA_Generator|Text_Generator|bcd~2_combout\))))) # (score(9) & 
-- (!\VGA_Generator|Text_Generator|bcd~0_combout\ $ (((!\VGA_Generator|Text_Generator|bcd~2_combout\) # (\VGA_Generator|Text_Generator|bcd~1_combout\))))) ) ) # ( !score(8) & ( (!\VGA_Generator|Text_Generator|bcd~1_combout\ & 
-- (((\VGA_Generator|Text_Generator|bcd~0_combout\ & score(9))) # (\VGA_Generator|Text_Generator|bcd~2_combout\))) # (\VGA_Generator|Text_Generator|bcd~1_combout\ & (!\VGA_Generator|Text_Generator|bcd~0_combout\ & (!score(9) & 
-- !\VGA_Generator|Text_Generator|bcd~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001100011110000000110001111000001011001111000010101100111100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_bcd~0_combout\,
	datab => ALT_INV_score(9),
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~1_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~2_combout\,
	dataf => ALT_INV_score(8),
	combout => \VGA_Generator|Text_Generator|bcd~10_combout\);

-- Location: LABCELL_X13_Y35_N36
\VGA_Generator|Text_Generator|bcd~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~13_combout\ = ( \score[10]~DUPLICATE_q\ & ( \score[11]~DUPLICATE_q\ & ( (!\score[13]~DUPLICATE_q\ & ((!score(14) & ((\score[15]~DUPLICATE_q\))) # (score(14) & (!\score[12]~DUPLICATE_q\ & !\score[15]~DUPLICATE_q\)))) # 
-- (\score[13]~DUPLICATE_q\ & (!score(14) $ (((\score[12]~DUPLICATE_q\ & \score[15]~DUPLICATE_q\))))) ) ) ) # ( !\score[10]~DUPLICATE_q\ & ( \score[11]~DUPLICATE_q\ & ( (!score(14) & (!\score[13]~DUPLICATE_q\ $ (((!\score[12]~DUPLICATE_q\) # 
-- (!\score[15]~DUPLICATE_q\))))) # (score(14) & ((!\score[13]~DUPLICATE_q\ & (!\score[12]~DUPLICATE_q\ & !\score[15]~DUPLICATE_q\)) # (\score[13]~DUPLICATE_q\ & (\score[12]~DUPLICATE_q\ & \score[15]~DUPLICATE_q\)))) ) ) ) # ( \score[10]~DUPLICATE_q\ & ( 
-- !\score[11]~DUPLICATE_q\ & ( (!score(14) & ((!\score[13]~DUPLICATE_q\ & (\score[12]~DUPLICATE_q\ & \score[15]~DUPLICATE_q\)) # (\score[13]~DUPLICATE_q\ & (!\score[12]~DUPLICATE_q\ $ (!\score[15]~DUPLICATE_q\))))) # (score(14) & ((!\score[13]~DUPLICATE_q\ 
-- & (!\score[12]~DUPLICATE_q\ & !\score[15]~DUPLICATE_q\)) # (\score[13]~DUPLICATE_q\ & (\score[12]~DUPLICATE_q\ & \score[15]~DUPLICATE_q\)))) ) ) ) # ( !\score[10]~DUPLICATE_q\ & ( !\score[11]~DUPLICATE_q\ & ( (!score(14) & ((!\score[13]~DUPLICATE_q\ & 
-- (\score[12]~DUPLICATE_q\ & \score[15]~DUPLICATE_q\)) # (\score[13]~DUPLICATE_q\ & ((\score[15]~DUPLICATE_q\) # (\score[12]~DUPLICATE_q\))))) # (score(14) & ((!\score[13]~DUPLICATE_q\ & (!\score[12]~DUPLICATE_q\ & !\score[15]~DUPLICATE_q\)) # 
-- (\score[13]~DUPLICATE_q\ & (\score[12]~DUPLICATE_q\ & \score[15]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100001000101011010000100010100101100010001010010110001010101001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_score(14),
	datab => \ALT_INV_score[13]~DUPLICATE_q\,
	datac => \ALT_INV_score[12]~DUPLICATE_q\,
	datad => \ALT_INV_score[15]~DUPLICATE_q\,
	datae => \ALT_INV_score[10]~DUPLICATE_q\,
	dataf => \ALT_INV_score[11]~DUPLICATE_q\,
	combout => \VGA_Generator|Text_Generator|bcd~13_combout\);

-- Location: LABCELL_X13_Y35_N30
\VGA_Generator|Text_Generator|bcd~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~12_combout\ = ( \score[10]~DUPLICATE_q\ & ( \score[11]~DUPLICATE_q\ & ( (!score(14) & ((!\score[12]~DUPLICATE_q\ & (\score[13]~DUPLICATE_q\ & \score[15]~DUPLICATE_q\)) # (\score[12]~DUPLICATE_q\ & 
-- ((!\score[15]~DUPLICATE_q\))))) # (score(14) & (!\score[13]~DUPLICATE_q\ $ (!\score[12]~DUPLICATE_q\ $ (!\score[15]~DUPLICATE_q\)))) ) ) ) # ( !\score[10]~DUPLICATE_q\ & ( \score[11]~DUPLICATE_q\ & ( (!\score[12]~DUPLICATE_q\ & (!\score[15]~DUPLICATE_q\ $ 
-- (((!score(14)) # (\score[13]~DUPLICATE_q\))))) # (\score[12]~DUPLICATE_q\ & (!\score[15]~DUPLICATE_q\ & (!score(14) $ (\score[13]~DUPLICATE_q\)))) ) ) ) # ( \score[10]~DUPLICATE_q\ & ( !\score[11]~DUPLICATE_q\ & ( (!score(14) & (!\score[12]~DUPLICATE_q\ $ 
-- (((!\score[13]~DUPLICATE_q\ & !\score[15]~DUPLICATE_q\))))) # (score(14) & (!\score[12]~DUPLICATE_q\ & (!\score[13]~DUPLICATE_q\ $ (\score[15]~DUPLICATE_q\)))) ) ) ) # ( !\score[10]~DUPLICATE_q\ & ( !\score[11]~DUPLICATE_q\ & ( (!score(14) & 
-- ((!\score[13]~DUPLICATE_q\ & (!\score[12]~DUPLICATE_q\ & \score[15]~DUPLICATE_q\)) # (\score[13]~DUPLICATE_q\ & ((!\score[12]~DUPLICATE_q\) # (\score[15]~DUPLICATE_q\))))) # (score(14) & (!\score[12]~DUPLICATE_q\ & (!\score[13]~DUPLICATE_q\ $ 
-- (\score[15]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110000010110010011010001011000001001001101100000100101100110100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_score(14),
	datab => \ALT_INV_score[13]~DUPLICATE_q\,
	datac => \ALT_INV_score[12]~DUPLICATE_q\,
	datad => \ALT_INV_score[15]~DUPLICATE_q\,
	datae => \ALT_INV_score[10]~DUPLICATE_q\,
	dataf => \ALT_INV_score[11]~DUPLICATE_q\,
	combout => \VGA_Generator|Text_Generator|bcd~12_combout\);

-- Location: LABCELL_X13_Y35_N48
\VGA_Generator|Text_Generator|bcd~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~11_combout\ = ( \VGA_Generator|Text_Generator|bcd~0_combout\ & ( !\VGA_Generator|Text_Generator|bcd~2_combout\ $ (\VGA_Generator|Text_Generator|bcd~1_combout\) ) ) # ( !\VGA_Generator|Text_Generator|bcd~0_combout\ & ( 
-- !\VGA_Generator|Text_Generator|bcd~2_combout\ $ (((score(9) & \VGA_Generator|Text_Generator|bcd~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011000011111100001100001111110000000011111111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_score(9),
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~2_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~1_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~0_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~11_combout\);

-- Location: MLABCELL_X15_Y36_N6
\VGA_Generator|Text_Generator|bcd~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~14_combout\ = ( \score[10]~DUPLICATE_q\ & ( \score[12]~DUPLICATE_q\ & ( (!\score[15]~DUPLICATE_q\ & (score(14) & !\score[13]~DUPLICATE_q\)) # (\score[15]~DUPLICATE_q\ & (!score(14) & \score[13]~DUPLICATE_q\)) ) ) ) # ( 
-- !\score[10]~DUPLICATE_q\ & ( \score[12]~DUPLICATE_q\ & ( (!\score[15]~DUPLICATE_q\ & (((score(14) & !\score[13]~DUPLICATE_q\)))) # (\score[15]~DUPLICATE_q\ & (\score[11]~DUPLICATE_q\ & (!score(14) & \score[13]~DUPLICATE_q\))) ) ) ) # ( 
-- \score[10]~DUPLICATE_q\ & ( !\score[12]~DUPLICATE_q\ & ( (\score[15]~DUPLICATE_q\ & (!\score[11]~DUPLICATE_q\ & (score(14) & !\score[13]~DUPLICATE_q\))) ) ) ) # ( !\score[10]~DUPLICATE_q\ & ( !\score[12]~DUPLICATE_q\ & ( (!\score[11]~DUPLICATE_q\ & 
-- (score(14) & (!\score[15]~DUPLICATE_q\ $ (!\score[13]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000001000000001000000000000001010000100000000101001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_score[15]~DUPLICATE_q\,
	datab => \ALT_INV_score[11]~DUPLICATE_q\,
	datac => ALT_INV_score(14),
	datad => \ALT_INV_score[13]~DUPLICATE_q\,
	datae => \ALT_INV_score[10]~DUPLICATE_q\,
	dataf => \ALT_INV_score[12]~DUPLICATE_q\,
	combout => \VGA_Generator|Text_Generator|bcd~14_combout\);

-- Location: LABCELL_X13_Y35_N18
\VGA_Generator|Text_Generator|bcd~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~9_combout\ = ( score(7) & ( score(8) & ( (!\VGA_Generator|Text_Generator|bcd~1_combout\ & ((!\VGA_Generator|Text_Generator|bcd~2_combout\ & ((score(9)))) # (\VGA_Generator|Text_Generator|bcd~2_combout\ & 
-- (!\VGA_Generator|Text_Generator|bcd~0_combout\)))) # (\VGA_Generator|Text_Generator|bcd~1_combout\ & (((!score(9))))) ) ) ) # ( !score(7) & ( score(8) & ( (!score(9) & ((!\VGA_Generator|Text_Generator|bcd~2_combout\ & 
-- ((\VGA_Generator|Text_Generator|bcd~1_combout\))) # (\VGA_Generator|Text_Generator|bcd~2_combout\ & (\VGA_Generator|Text_Generator|bcd~0_combout\)))) # (score(9) & (!\VGA_Generator|Text_Generator|bcd~0_combout\ & 
-- (!\VGA_Generator|Text_Generator|bcd~1_combout\))) ) ) ) # ( score(7) & ( !score(8) & ( (!\VGA_Generator|Text_Generator|bcd~1_combout\ & (!\VGA_Generator|Text_Generator|bcd~0_combout\ $ (((!score(9)))))) # (\VGA_Generator|Text_Generator|bcd~1_combout\ & 
-- (((!\VGA_Generator|Text_Generator|bcd~2_combout\ & !score(9))) # (\VGA_Generator|Text_Generator|bcd~0_combout\))) ) ) ) # ( !score(7) & ( !score(8) & ( (!\VGA_Generator|Text_Generator|bcd~0_combout\ & ((!\VGA_Generator|Text_Generator|bcd~1_combout\ & 
-- (\VGA_Generator|Text_Generator|bcd~2_combout\ & score(9))) # (\VGA_Generator|Text_Generator|bcd~1_combout\ & (!\VGA_Generator|Text_Generator|bcd~2_combout\ & !score(9))))) # (\VGA_Generator|Text_Generator|bcd~0_combout\ & 
-- (!\VGA_Generator|Text_Generator|bcd~1_combout\ $ (((score(9)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110010000011001011101011001100100110101100010000011101111001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_bcd~0_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~1_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~2_combout\,
	datad => ALT_INV_score(9),
	datae => ALT_INV_score(7),
	dataf => ALT_INV_score(8),
	combout => \VGA_Generator|Text_Generator|bcd~9_combout\);

-- Location: LABCELL_X12_Y35_N30
\VGA_Generator|Text_Generator|bcd~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~16_combout\ = ( \VGA_Generator|Text_Generator|bcd~14_combout\ & ( \VGA_Generator|Text_Generator|bcd~9_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~10_combout\ & ((!\VGA_Generator|Text_Generator|bcd~13_combout\) # 
-- ((!\VGA_Generator|Text_Generator|bcd~12_combout\ & \VGA_Generator|Text_Generator|bcd~11_combout\)))) # (\VGA_Generator|Text_Generator|bcd~10_combout\ & (\VGA_Generator|Text_Generator|bcd~13_combout\ & (!\VGA_Generator|Text_Generator|bcd~12_combout\ $ 
-- (\VGA_Generator|Text_Generator|bcd~11_combout\)))) ) ) ) # ( !\VGA_Generator|Text_Generator|bcd~14_combout\ & ( \VGA_Generator|Text_Generator|bcd~9_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~10_combout\ & 
-- ((!\VGA_Generator|Text_Generator|bcd~13_combout\ & (\VGA_Generator|Text_Generator|bcd~12_combout\ & !\VGA_Generator|Text_Generator|bcd~11_combout\)) # (\VGA_Generator|Text_Generator|bcd~13_combout\ & (!\VGA_Generator|Text_Generator|bcd~12_combout\ & 
-- \VGA_Generator|Text_Generator|bcd~11_combout\)))) # (\VGA_Generator|Text_Generator|bcd~10_combout\ & (!\VGA_Generator|Text_Generator|bcd~12_combout\ $ (((\VGA_Generator|Text_Generator|bcd~13_combout\ & \VGA_Generator|Text_Generator|bcd~11_combout\))))) ) 
-- ) ) # ( \VGA_Generator|Text_Generator|bcd~14_combout\ & ( !\VGA_Generator|Text_Generator|bcd~9_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~12_combout\ & (!\VGA_Generator|Text_Generator|bcd~10_combout\ $ 
-- (((!\VGA_Generator|Text_Generator|bcd~11_combout\))))) # (\VGA_Generator|Text_Generator|bcd~12_combout\ & ((!\VGA_Generator|Text_Generator|bcd~10_combout\ & (\VGA_Generator|Text_Generator|bcd~13_combout\ & !\VGA_Generator|Text_Generator|bcd~11_combout\)) 
-- # (\VGA_Generator|Text_Generator|bcd~10_combout\ & (!\VGA_Generator|Text_Generator|bcd~13_combout\ & \VGA_Generator|Text_Generator|bcd~11_combout\)))) ) ) ) # ( !\VGA_Generator|Text_Generator|bcd~14_combout\ & ( 
-- !\VGA_Generator|Text_Generator|bcd~9_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~10_combout\ & (\VGA_Generator|Text_Generator|bcd~12_combout\ & ((!\VGA_Generator|Text_Generator|bcd~13_combout\) # (!\VGA_Generator|Text_Generator|bcd~11_combout\)))) # 
-- (\VGA_Generator|Text_Generator|bcd~10_combout\ & (!\VGA_Generator|Text_Generator|bcd~12_combout\ & ((\VGA_Generator|Text_Generator|bcd~11_combout\) # (\VGA_Generator|Text_Generator|bcd~13_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101001011000010100101010010001011000011000011001100010101001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_bcd~10_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~13_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~12_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~11_combout\,
	datae => \VGA_Generator|Text_Generator|ALT_INV_bcd~14_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~9_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~16_combout\);

-- Location: LABCELL_X12_Y35_N36
\VGA_Generator|Text_Generator|bcd~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~17_combout\ = ( \VGA_Generator|Text_Generator|bcd~14_combout\ & ( \VGA_Generator|Text_Generator|bcd~9_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~10_combout\ & (\VGA_Generator|Text_Generator|bcd~12_combout\ & 
-- (!\VGA_Generator|Text_Generator|bcd~13_combout\ $ (!\VGA_Generator|Text_Generator|bcd~11_combout\)))) # (\VGA_Generator|Text_Generator|bcd~10_combout\ & (!\VGA_Generator|Text_Generator|bcd~13_combout\ & (!\VGA_Generator|Text_Generator|bcd~12_combout\ & 
-- !\VGA_Generator|Text_Generator|bcd~11_combout\))) ) ) ) # ( !\VGA_Generator|Text_Generator|bcd~14_combout\ & ( \VGA_Generator|Text_Generator|bcd~9_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~10_combout\ & 
-- (\VGA_Generator|Text_Generator|bcd~12_combout\ & (!\VGA_Generator|Text_Generator|bcd~13_combout\ $ (!\VGA_Generator|Text_Generator|bcd~11_combout\)))) # (\VGA_Generator|Text_Generator|bcd~10_combout\ & (\VGA_Generator|Text_Generator|bcd~13_combout\ & 
-- (!\VGA_Generator|Text_Generator|bcd~12_combout\ & \VGA_Generator|Text_Generator|bcd~11_combout\))) ) ) ) # ( \VGA_Generator|Text_Generator|bcd~14_combout\ & ( !\VGA_Generator|Text_Generator|bcd~9_combout\ & ( (\VGA_Generator|Text_Generator|bcd~11_combout\ 
-- & ((!\VGA_Generator|Text_Generator|bcd~10_combout\ & ((\VGA_Generator|Text_Generator|bcd~12_combout\))) # (\VGA_Generator|Text_Generator|bcd~10_combout\ & ((!\VGA_Generator|Text_Generator|bcd~13_combout\) # 
-- (!\VGA_Generator|Text_Generator|bcd~12_combout\))))) ) ) ) # ( !\VGA_Generator|Text_Generator|bcd~14_combout\ & ( !\VGA_Generator|Text_Generator|bcd~9_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~13_combout\ & 
-- (!\VGA_Generator|Text_Generator|bcd~11_combout\ & (!\VGA_Generator|Text_Generator|bcd~10_combout\ $ (\VGA_Generator|Text_Generator|bcd~12_combout\)))) # (\VGA_Generator|Text_Generator|bcd~13_combout\ & (!\VGA_Generator|Text_Generator|bcd~10_combout\ & 
-- (\VGA_Generator|Text_Generator|bcd~12_combout\ & \VGA_Generator|Text_Generator|bcd~11_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000010000000010000000000101111000000010000110000100001000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_bcd~10_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~13_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~12_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~11_combout\,
	datae => \VGA_Generator|Text_Generator|ALT_INV_bcd~14_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~9_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~17_combout\);

-- Location: LABCELL_X12_Y35_N0
\VGA_Generator|Text_Generator|bcd~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~15_combout\ = ( \VGA_Generator|Text_Generator|bcd~14_combout\ & ( \VGA_Generator|Text_Generator|bcd~9_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~12_combout\ & ((!\VGA_Generator|Text_Generator|bcd~11_combout\ & 
-- ((\VGA_Generator|Text_Generator|bcd~13_combout\))) # (\VGA_Generator|Text_Generator|bcd~11_combout\ & (!\VGA_Generator|Text_Generator|bcd~10_combout\)))) # (\VGA_Generator|Text_Generator|bcd~12_combout\ & (\VGA_Generator|Text_Generator|bcd~10_combout\ & 
-- ((!\VGA_Generator|Text_Generator|bcd~11_combout\)))) ) ) ) # ( !\VGA_Generator|Text_Generator|bcd~14_combout\ & ( \VGA_Generator|Text_Generator|bcd~9_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~13_combout\ & 
-- (!\VGA_Generator|Text_Generator|bcd~11_combout\ $ (((!\VGA_Generator|Text_Generator|bcd~12_combout\) # (\VGA_Generator|Text_Generator|bcd~10_combout\))))) # (\VGA_Generator|Text_Generator|bcd~13_combout\ & (!\VGA_Generator|Text_Generator|bcd~11_combout\ & 
-- ((!\VGA_Generator|Text_Generator|bcd~12_combout\) # (\VGA_Generator|Text_Generator|bcd~10_combout\)))) ) ) ) # ( \VGA_Generator|Text_Generator|bcd~14_combout\ & ( !\VGA_Generator|Text_Generator|bcd~9_combout\ & ( 
-- (!\VGA_Generator|Text_Generator|bcd~12_combout\ & (((!\VGA_Generator|Text_Generator|bcd~13_combout\ & !\VGA_Generator|Text_Generator|bcd~11_combout\)))) # (\VGA_Generator|Text_Generator|bcd~12_combout\ & ((!\VGA_Generator|Text_Generator|bcd~10_combout\ & 
-- ((!\VGA_Generator|Text_Generator|bcd~13_combout\) # (!\VGA_Generator|Text_Generator|bcd~11_combout\))) # (\VGA_Generator|Text_Generator|bcd~10_combout\ & ((\VGA_Generator|Text_Generator|bcd~11_combout\))))) ) ) ) # ( 
-- !\VGA_Generator|Text_Generator|bcd~14_combout\ & ( !\VGA_Generator|Text_Generator|bcd~9_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~13_combout\ & ((!\VGA_Generator|Text_Generator|bcd~10_combout\ & (\VGA_Generator|Text_Generator|bcd~12_combout\ & 
-- \VGA_Generator|Text_Generator|bcd~11_combout\)) # (\VGA_Generator|Text_Generator|bcd~10_combout\ & (!\VGA_Generator|Text_Generator|bcd~12_combout\ & !\VGA_Generator|Text_Generator|bcd~11_combout\)))) # (\VGA_Generator|Text_Generator|bcd~13_combout\ & 
-- (!\VGA_Generator|Text_Generator|bcd~11_combout\ $ (((!\VGA_Generator|Text_Generator|bcd~12_combout\) # (\VGA_Generator|Text_Generator|bcd~10_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100001000111001110010100000110100111001110001000011010110100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_bcd~10_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~13_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~12_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~11_combout\,
	datae => \VGA_Generator|Text_Generator|ALT_INV_bcd~14_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~9_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~15_combout\);

-- Location: LABCELL_X11_Y36_N36
\VGA_Generator|Text_Generator|bcd~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~37_combout\ = ( \VGA_Generator|Text_Generator|bcd~15_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~7_combout\ & (!\VGA_Generator|Text_Generator|bcd~16_combout\ & ((!\VGA_Generator|Text_Generator|bcd~8_combout\) # 
-- (\VGA_Generator|Text_Generator|bcd~17_combout\)))) # (\VGA_Generator|Text_Generator|bcd~7_combout\ & (\VGA_Generator|Text_Generator|bcd~8_combout\ & (\VGA_Generator|Text_Generator|bcd~16_combout\))) ) ) # ( !\VGA_Generator|Text_Generator|bcd~15_combout\ & 
-- ( !\VGA_Generator|Text_Generator|bcd~7_combout\ $ (((!\VGA_Generator|Text_Generator|bcd~16_combout\ & ((!\VGA_Generator|Text_Generator|bcd~17_combout\))) # (\VGA_Generator|Text_Generator|bcd~16_combout\ & (!\VGA_Generator|Text_Generator|bcd~8_combout\)))) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011011000110001101101100011010000001110000011000000111000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_bcd~8_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~7_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~16_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~17_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~15_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~37_combout\);

-- Location: LABCELL_X12_Y36_N48
\VGA_Generator|Text_Generator|bcd~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~43_combout\ = ( \VGA_Generator|Text_Generator|bcd~42_combout\ & ( (\VGA_Generator|Text_Generator|bcd~41_combout\ & ((score(3)) # (\VGA_Generator|Text_Generator|bcd~40_combout\))) ) ) # ( 
-- !\VGA_Generator|Text_Generator|bcd~42_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~41_combout\) # ((!\VGA_Generator|Text_Generator|bcd~40_combout\ & !score(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110011110000111111001111000000000011000011110000001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~40_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~41_combout\,
	datad => ALT_INV_score(3),
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~42_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~43_combout\);

-- Location: LABCELL_X11_Y36_N54
\VGA_Generator|Text_Generator|bcd~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~39_combout\ = ( \VGA_Generator|Text_Generator|bcd~7_combout\ & ( \VGA_Generator|Text_Generator|bcd~16_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~8_combout\) # ((!\VGA_Generator|Text_Generator|bcd~15_combout\ & 
-- (\VGA_Generator|Text_Generator|bcd~17_combout\ & !\VGA_Generator|Text_Generator|bcd~6_combout\))) ) ) ) # ( !\VGA_Generator|Text_Generator|bcd~7_combout\ & ( \VGA_Generator|Text_Generator|bcd~16_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~15_combout\ 
-- & (((!\VGA_Generator|Text_Generator|bcd~8_combout\)) # (\VGA_Generator|Text_Generator|bcd~17_combout\))) # (\VGA_Generator|Text_Generator|bcd~15_combout\ & (((\VGA_Generator|Text_Generator|bcd~8_combout\ & !\VGA_Generator|Text_Generator|bcd~6_combout\)))) 
-- ) ) ) # ( \VGA_Generator|Text_Generator|bcd~7_combout\ & ( !\VGA_Generator|Text_Generator|bcd~16_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~8_combout\ & (\VGA_Generator|Text_Generator|bcd~15_combout\ & 
-- ((!\VGA_Generator|Text_Generator|bcd~6_combout\) # (\VGA_Generator|Text_Generator|bcd~17_combout\)))) # (\VGA_Generator|Text_Generator|bcd~8_combout\ & ((!\VGA_Generator|Text_Generator|bcd~17_combout\) # ((!\VGA_Generator|Text_Generator|bcd~15_combout\ & 
-- !\VGA_Generator|Text_Generator|bcd~6_combout\)))) ) ) ) # ( !\VGA_Generator|Text_Generator|bcd~7_combout\ & ( !\VGA_Generator|Text_Generator|bcd~16_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~8_combout\ & 
-- (!\VGA_Generator|Text_Generator|bcd~17_combout\ & ((!\VGA_Generator|Text_Generator|bcd~6_combout\) # (\VGA_Generator|Text_Generator|bcd~15_combout\)))) # (\VGA_Generator|Text_Generator|bcd~8_combout\ & (!\VGA_Generator|Text_Generator|bcd~15_combout\)) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100101001001010010111100001110010100111101000101111001011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_bcd~15_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~17_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~8_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~6_combout\,
	datae => \VGA_Generator|Text_Generator|ALT_INV_bcd~7_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~16_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~39_combout\);

-- Location: LABCELL_X11_Y36_N39
\VGA_Generator|Text_Generator|bcd~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~38_combout\ = ( \VGA_Generator|Text_Generator|bcd~16_combout\ & ( (\VGA_Generator|Text_Generator|bcd~8_combout\ & ((!\VGA_Generator|Text_Generator|bcd~7_combout\ $ (\VGA_Generator|Text_Generator|bcd~17_combout\)) # 
-- (\VGA_Generator|Text_Generator|bcd~15_combout\))) ) ) # ( !\VGA_Generator|Text_Generator|bcd~16_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~7_combout\ & (!\VGA_Generator|Text_Generator|bcd~8_combout\ & 
-- ((!\VGA_Generator|Text_Generator|bcd~15_combout\) # (\VGA_Generator|Text_Generator|bcd~17_combout\)))) # (\VGA_Generator|Text_Generator|bcd~7_combout\ & (!\VGA_Generator|Text_Generator|bcd~8_combout\ $ (((\VGA_Generator|Text_Generator|bcd~17_combout\))))) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010001010011001101000101001100101000101000101010100010100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_bcd~8_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~7_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~15_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~17_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~16_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~38_combout\);

-- Location: LABCELL_X11_Y36_N30
\VGA_Generator|Text_Generator|bcd~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~53_combout\ = ( \VGA_Generator|Text_Generator|bcd~39_combout\ & ( \VGA_Generator|Text_Generator|bcd~38_combout\ & ( !\VGA_Generator|Text_Generator|bcd~37_combout\ $ (((!\VGA_Generator|Text_Generator|bcd~46_combout\) # 
-- ((!\VGA_Generator|Text_Generator|bcd~6_combout\) # (\VGA_Generator|Text_Generator|bcd~43_combout\)))) ) ) ) # ( !\VGA_Generator|Text_Generator|bcd~39_combout\ & ( \VGA_Generator|Text_Generator|bcd~38_combout\ & ( 
-- (!\VGA_Generator|Text_Generator|bcd~46_combout\ & ((!\VGA_Generator|Text_Generator|bcd~37_combout\) # (!\VGA_Generator|Text_Generator|bcd~6_combout\ $ (!\VGA_Generator|Text_Generator|bcd~43_combout\)))) # (\VGA_Generator|Text_Generator|bcd~46_combout\ & 
-- ((!\VGA_Generator|Text_Generator|bcd~43_combout\ & (\VGA_Generator|Text_Generator|bcd~6_combout\)) # (\VGA_Generator|Text_Generator|bcd~43_combout\ & ((!\VGA_Generator|Text_Generator|bcd~37_combout\))))) ) ) ) # ( 
-- \VGA_Generator|Text_Generator|bcd~39_combout\ & ( !\VGA_Generator|Text_Generator|bcd~38_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~6_combout\ & (((!\VGA_Generator|Text_Generator|bcd~37_combout\) # (!\VGA_Generator|Text_Generator|bcd~43_combout\)))) 
-- # (\VGA_Generator|Text_Generator|bcd~6_combout\ & ((!\VGA_Generator|Text_Generator|bcd~46_combout\ & ((\VGA_Generator|Text_Generator|bcd~43_combout\) # (\VGA_Generator|Text_Generator|bcd~37_combout\))) # (\VGA_Generator|Text_Generator|bcd~46_combout\ & 
-- (\VGA_Generator|Text_Generator|bcd~37_combout\ & \VGA_Generator|Text_Generator|bcd~43_combout\)))) ) ) ) # ( !\VGA_Generator|Text_Generator|bcd~39_combout\ & ( !\VGA_Generator|Text_Generator|bcd~38_combout\ & ( 
-- !\VGA_Generator|Text_Generator|bcd~37_combout\ $ ((((\VGA_Generator|Text_Generator|bcd~46_combout\ & !\VGA_Generator|Text_Generator|bcd~43_combout\)) # (\VGA_Generator|Text_Generator|bcd~6_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000011111000011110011101110001110110011111110000001111000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_bcd~46_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~6_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~37_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~43_combout\,
	datae => \VGA_Generator|Text_Generator|ALT_INV_bcd~39_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~38_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~53_combout\);

-- Location: LABCELL_X12_Y36_N42
\VGA_Generator|Text_Generator|bcd~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~54_combout\ = ( score(1) & ( \VGA_Generator|Text_Generator|bcd~41_combout\ & ( (!score(2) & (!\VGA_Generator|Text_Generator|bcd~40_combout\ & ((\VGA_Generator|Text_Generator|bcd~42_combout\) # (score(3))))) # (score(2) & 
-- (score(3))) ) ) ) # ( !score(1) & ( \VGA_Generator|Text_Generator|bcd~41_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~40_combout\ & (((\VGA_Generator|Text_Generator|bcd~42_combout\)) # (score(3)))) # (\VGA_Generator|Text_Generator|bcd~40_combout\ & 
-- (!score(3) $ (((score(2)))))) ) ) ) # ( score(1) & ( !\VGA_Generator|Text_Generator|bcd~41_combout\ & ( (!score(2) & (!score(3) $ ((\VGA_Generator|Text_Generator|bcd~40_combout\)))) # (score(2) & ((!\VGA_Generator|Text_Generator|bcd~42_combout\ & 
-- (!score(3))) # (\VGA_Generator|Text_Generator|bcd~42_combout\ & ((\VGA_Generator|Text_Generator|bcd~40_combout\))))) ) ) ) # ( !score(1) & ( !\VGA_Generator|Text_Generator|bcd~41_combout\ & ( (!score(3) & ((!\VGA_Generator|Text_Generator|bcd~40_combout\) 
-- # ((!\VGA_Generator|Text_Generator|bcd~42_combout\ & score(2))))) # (score(3) & (((!\VGA_Generator|Text_Generator|bcd~42_combout\ & !score(2))) # (\VGA_Generator|Text_Generator|bcd~40_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101100110111001100110011010001101101110010111010100110001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_score(3),
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~40_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~42_combout\,
	datad => ALT_INV_score(2),
	datae => ALT_INV_score(1),
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~41_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~54_combout\);

-- Location: LABCELL_X11_Y36_N6
\VGA_Generator|Text_Generator|bcd~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~20_combout\ = ( \VGA_Generator|Text_Generator|bcd~8_combout\ & ( !\VGA_Generator|Text_Generator|bcd~17_combout\ $ (((\VGA_Generator|Text_Generator|bcd~15_combout\ & \VGA_Generator|Text_Generator|bcd~16_combout\))) ) ) # ( 
-- !\VGA_Generator|Text_Generator|bcd~8_combout\ & ( !\VGA_Generator|Text_Generator|bcd~16_combout\ $ (\VGA_Generator|Text_Generator|bcd~17_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000001111111100000000111111111100000000111111110000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~15_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~16_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~17_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~8_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~20_combout\);

-- Location: MLABCELL_X15_Y36_N0
\VGA_Generator|Text_Generator|LessThan5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|LessThan5~0_combout\ = ( \score[15]~DUPLICATE_q\ & ( \score[11]~DUPLICATE_q\ & ( score(14) ) ) ) # ( \score[15]~DUPLICATE_q\ & ( !\score[11]~DUPLICATE_q\ & ( (score(14) & ((\score[12]~DUPLICATE_q\) # 
-- (\score[13]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110000111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_score[13]~DUPLICATE_q\,
	datac => ALT_INV_score(14),
	datad => \ALT_INV_score[12]~DUPLICATE_q\,
	datae => \ALT_INV_score[15]~DUPLICATE_q\,
	dataf => \ALT_INV_score[11]~DUPLICATE_q\,
	combout => \VGA_Generator|Text_Generator|LessThan5~0_combout\);

-- Location: LABCELL_X12_Y35_N6
\VGA_Generator|Text_Generator|bcd~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~21_combout\ = ( \VGA_Generator|Text_Generator|bcd~14_combout\ & ( \VGA_Generator|Text_Generator|bcd~9_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~10_combout\ & (!\VGA_Generator|Text_Generator|bcd~12_combout\ $ 
-- (((\VGA_Generator|Text_Generator|bcd~11_combout\) # (\VGA_Generator|Text_Generator|bcd~13_combout\))))) # (\VGA_Generator|Text_Generator|bcd~10_combout\ & ((!\VGA_Generator|Text_Generator|bcd~13_combout\ & (!\VGA_Generator|Text_Generator|bcd~12_combout\)) 
-- # (\VGA_Generator|Text_Generator|bcd~13_combout\ & ((\VGA_Generator|Text_Generator|bcd~11_combout\))))) ) ) ) # ( !\VGA_Generator|Text_Generator|bcd~14_combout\ & ( \VGA_Generator|Text_Generator|bcd~9_combout\ & ( 
-- (!\VGA_Generator|Text_Generator|bcd~13_combout\ & (!\VGA_Generator|Text_Generator|bcd~11_combout\ $ (((!\VGA_Generator|Text_Generator|bcd~10_combout\ & \VGA_Generator|Text_Generator|bcd~12_combout\))))) # (\VGA_Generator|Text_Generator|bcd~13_combout\ & 
-- (((!\VGA_Generator|Text_Generator|bcd~10_combout\ & \VGA_Generator|Text_Generator|bcd~12_combout\)) # (\VGA_Generator|Text_Generator|bcd~11_combout\))) ) ) ) # ( \VGA_Generator|Text_Generator|bcd~14_combout\ & ( 
-- !\VGA_Generator|Text_Generator|bcd~9_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~13_combout\ & ((!\VGA_Generator|Text_Generator|bcd~12_combout\ $ (\VGA_Generator|Text_Generator|bcd~11_combout\)))) # (\VGA_Generator|Text_Generator|bcd~13_combout\ & 
-- (\VGA_Generator|Text_Generator|bcd~12_combout\ & (!\VGA_Generator|Text_Generator|bcd~10_combout\ $ (\VGA_Generator|Text_Generator|bcd~11_combout\)))) ) ) ) # ( !\VGA_Generator|Text_Generator|bcd~14_combout\ & ( 
-- !\VGA_Generator|Text_Generator|bcd~9_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~13_combout\ & ((!\VGA_Generator|Text_Generator|bcd~10_combout\ & (\VGA_Generator|Text_Generator|bcd~12_combout\ & \VGA_Generator|Text_Generator|bcd~11_combout\)) # 
-- (\VGA_Generator|Text_Generator|bcd~10_combout\ & (!\VGA_Generator|Text_Generator|bcd~12_combout\ & !\VGA_Generator|Text_Generator|bcd~11_combout\)))) # (\VGA_Generator|Text_Generator|bcd~13_combout\ & (!\VGA_Generator|Text_Generator|bcd~11_combout\ $ 
-- (((!\VGA_Generator|Text_Generator|bcd~12_combout\) # (\VGA_Generator|Text_Generator|bcd~10_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100001000111001110000100000110111000110001110111100001001011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_bcd~10_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~13_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~12_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~11_combout\,
	datae => \VGA_Generator|Text_Generator|ALT_INV_bcd~14_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~9_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~21_combout\);

-- Location: LABCELL_X12_Y35_N15
\VGA_Generator|Text_Generator|bcd~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~23_combout\ = ( \VGA_Generator|Text_Generator|bcd~12_combout\ & ( !\VGA_Generator|Text_Generator|bcd~14_combout\ $ (\VGA_Generator|Text_Generator|bcd~13_combout\) ) ) # ( !\VGA_Generator|Text_Generator|bcd~12_combout\ & ( 
-- !\VGA_Generator|Text_Generator|bcd~14_combout\ $ (((!\VGA_Generator|Text_Generator|bcd~11_combout\ & \VGA_Generator|Text_Generator|bcd~13_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010011010100110101001101010011010100101101001011010010110100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_bcd~14_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~11_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~13_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~12_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~23_combout\);

-- Location: LABCELL_X13_Y35_N6
\VGA_Generator|Text_Generator|bcd~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~24_combout\ = ( \score[10]~DUPLICATE_q\ & ( \score[11]~DUPLICATE_q\ & ( (!score(14) & ((\score[15]~DUPLICATE_q\))) # (score(14) & (\score[13]~DUPLICATE_q\ & !\score[15]~DUPLICATE_q\)) ) ) ) # ( !\score[10]~DUPLICATE_q\ & 
-- ( \score[11]~DUPLICATE_q\ & ( (!score(14) & ((\score[15]~DUPLICATE_q\))) # (score(14) & (\score[13]~DUPLICATE_q\ & !\score[15]~DUPLICATE_q\)) ) ) ) # ( \score[10]~DUPLICATE_q\ & ( !\score[11]~DUPLICATE_q\ & ( (!score(14) & (((\score[15]~DUPLICATE_q\)))) # 
-- (score(14) & ((!\score[13]~DUPLICATE_q\ & (!\score[12]~DUPLICATE_q\ & \score[15]~DUPLICATE_q\)) # (\score[13]~DUPLICATE_q\ & ((!\score[15]~DUPLICATE_q\))))) ) ) ) # ( !\score[10]~DUPLICATE_q\ & ( !\score[11]~DUPLICATE_q\ & ( (!score(14) & 
-- (((\score[15]~DUPLICATE_q\)))) # (score(14) & ((!\score[13]~DUPLICATE_q\ & (!\score[12]~DUPLICATE_q\ & \score[15]~DUPLICATE_q\)) # (\score[13]~DUPLICATE_q\ & (\score[12]~DUPLICATE_q\ & !\score[15]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111101010000100011110101000010001101010100001000110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_score(14),
	datab => \ALT_INV_score[13]~DUPLICATE_q\,
	datac => \ALT_INV_score[12]~DUPLICATE_q\,
	datad => \ALT_INV_score[15]~DUPLICATE_q\,
	datae => \ALT_INV_score[10]~DUPLICATE_q\,
	dataf => \ALT_INV_score[11]~DUPLICATE_q\,
	combout => \VGA_Generator|Text_Generator|bcd~24_combout\);

-- Location: LABCELL_X12_Y35_N12
\VGA_Generator|Text_Generator|bcd~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~22_combout\ = ( \VGA_Generator|Text_Generator|bcd~10_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~14_combout\ & (!\VGA_Generator|Text_Generator|bcd~12_combout\ $ (((!\VGA_Generator|Text_Generator|bcd~11_combout\) # 
-- (!\VGA_Generator|Text_Generator|bcd~13_combout\))))) # (\VGA_Generator|Text_Generator|bcd~14_combout\ & (!\VGA_Generator|Text_Generator|bcd~13_combout\ $ (((!\VGA_Generator|Text_Generator|bcd~11_combout\ & 
-- \VGA_Generator|Text_Generator|bcd~12_combout\))))) ) ) # ( !\VGA_Generator|Text_Generator|bcd~10_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~14_combout\ & ((!\VGA_Generator|Text_Generator|bcd~11_combout\ & 
-- (\VGA_Generator|Text_Generator|bcd~12_combout\ & !\VGA_Generator|Text_Generator|bcd~13_combout\)) # (\VGA_Generator|Text_Generator|bcd~11_combout\ & (!\VGA_Generator|Text_Generator|bcd~12_combout\ & \VGA_Generator|Text_Generator|bcd~13_combout\)))) # 
-- (\VGA_Generator|Text_Generator|bcd~14_combout\ & (((!\VGA_Generator|Text_Generator|bcd~13_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101110100100000010111010010000001011011001011000101101100101100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_bcd~14_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~11_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~12_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~13_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~10_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~22_combout\);

-- Location: LABCELL_X12_Y35_N27
\VGA_Generator|Text_Generator|bcd~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~27_combout\ = ( \VGA_Generator|Text_Generator|bcd~22_combout\ & ( (!\VGA_Generator|Text_Generator|LessThan5~0_combout\ & (!\VGA_Generator|Text_Generator|bcd~21_combout\ & (!\VGA_Generator|Text_Generator|bcd~23_combout\ & 
-- \VGA_Generator|Text_Generator|bcd~24_combout\))) # (\VGA_Generator|Text_Generator|LessThan5~0_combout\ & (\VGA_Generator|Text_Generator|bcd~21_combout\ & (\VGA_Generator|Text_Generator|bcd~23_combout\ & !\VGA_Generator|Text_Generator|bcd~24_combout\))) ) 
-- ) # ( !\VGA_Generator|Text_Generator|bcd~22_combout\ & ( (!\VGA_Generator|Text_Generator|LessThan5~0_combout\ & ((!\VGA_Generator|Text_Generator|bcd~21_combout\ & (!\VGA_Generator|Text_Generator|bcd~23_combout\ & 
-- !\VGA_Generator|Text_Generator|bcd~24_combout\)) # (\VGA_Generator|Text_Generator|bcd~21_combout\ & (\VGA_Generator|Text_Generator|bcd~23_combout\ & \VGA_Generator|Text_Generator|bcd~24_combout\)))) # (\VGA_Generator|Text_Generator|LessThan5~0_combout\ & 
-- (\VGA_Generator|Text_Generator|bcd~24_combout\ & (!\VGA_Generator|Text_Generator|bcd~21_combout\ $ (!\VGA_Generator|Text_Generator|bcd~23_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000010110100000000001011000000001100000000000000110000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_LessThan5~0_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~21_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~23_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~24_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~22_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~27_combout\);

-- Location: LABCELL_X12_Y35_N24
\VGA_Generator|Text_Generator|bcd~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~26_combout\ = ( \VGA_Generator|Text_Generator|bcd~22_combout\ & ( (!\VGA_Generator|Text_Generator|LessThan5~0_combout\ & (!\VGA_Generator|Text_Generator|bcd~24_combout\ & ((\VGA_Generator|Text_Generator|bcd~23_combout\) # 
-- (\VGA_Generator|Text_Generator|bcd~21_combout\)))) # (\VGA_Generator|Text_Generator|LessThan5~0_combout\ & (!\VGA_Generator|Text_Generator|bcd~24_combout\ $ (((\VGA_Generator|Text_Generator|bcd~21_combout\ & 
-- \VGA_Generator|Text_Generator|bcd~23_combout\))))) ) ) # ( !\VGA_Generator|Text_Generator|bcd~22_combout\ & ( (!\VGA_Generator|Text_Generator|LessThan5~0_combout\ & (\VGA_Generator|Text_Generator|bcd~24_combout\ & 
-- ((!\VGA_Generator|Text_Generator|bcd~21_combout\) # (!\VGA_Generator|Text_Generator|bcd~23_combout\)))) # (\VGA_Generator|Text_Generator|LessThan5~0_combout\ & ((!\VGA_Generator|Text_Generator|bcd~21_combout\ & 
-- (\VGA_Generator|Text_Generator|bcd~24_combout\ & !\VGA_Generator|Text_Generator|bcd~23_combout\)) # (\VGA_Generator|Text_Generator|bcd~21_combout\ & (!\VGA_Generator|Text_Generator|bcd~24_combout\ & \VGA_Generator|Text_Generator|bcd~23_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111000011000000011100001100001110000111000010111000011100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_LessThan5~0_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~21_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~24_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~23_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~22_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~26_combout\);

-- Location: LABCELL_X12_Y35_N57
\VGA_Generator|Text_Generator|bcd~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~25_combout\ = ( \VGA_Generator|Text_Generator|bcd~24_combout\ & ( \VGA_Generator|Text_Generator|bcd~21_combout\ & ( (!\VGA_Generator|Text_Generator|LessThan5~0_combout\ & (!\VGA_Generator|Text_Generator|bcd~22_combout\ $ 
-- (\VGA_Generator|Text_Generator|bcd~23_combout\))) # (\VGA_Generator|Text_Generator|LessThan5~0_combout\ & (\VGA_Generator|Text_Generator|bcd~22_combout\ & !\VGA_Generator|Text_Generator|bcd~23_combout\)) ) ) ) # ( 
-- !\VGA_Generator|Text_Generator|bcd~24_combout\ & ( \VGA_Generator|Text_Generator|bcd~21_combout\ & ( !\VGA_Generator|Text_Generator|LessThan5~0_combout\ $ (!\VGA_Generator|Text_Generator|bcd~23_combout\) ) ) ) # ( 
-- \VGA_Generator|Text_Generator|bcd~24_combout\ & ( !\VGA_Generator|Text_Generator|bcd~21_combout\ & ( (!\VGA_Generator|Text_Generator|LessThan5~0_combout\ & (!\VGA_Generator|Text_Generator|bcd~22_combout\ & \VGA_Generator|Text_Generator|bcd~23_combout\)) # 
-- (\VGA_Generator|Text_Generator|LessThan5~0_combout\ & (!\VGA_Generator|Text_Generator|bcd~22_combout\ $ (\VGA_Generator|Text_Generator|bcd~23_combout\))) ) ) ) # ( !\VGA_Generator|Text_Generator|bcd~24_combout\ & ( 
-- !\VGA_Generator|Text_Generator|bcd~21_combout\ & ( (!\VGA_Generator|Text_Generator|LessThan5~0_combout\ & (\VGA_Generator|Text_Generator|bcd~22_combout\ & !\VGA_Generator|Text_Generator|bcd~23_combout\)) # 
-- (\VGA_Generator|Text_Generator|LessThan5~0_combout\ & ((\VGA_Generator|Text_Generator|bcd~23_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010010100100101010010010100100101011010010110101001001010010010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_LessThan5~0_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~22_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~23_combout\,
	datae => \VGA_Generator|Text_Generator|ALT_INV_bcd~24_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~21_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~25_combout\);

-- Location: LABCELL_X10_Y36_N24
\VGA_Generator|Text_Generator|bcd~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~36_combout\ = ( \VGA_Generator|Text_Generator|bcd~25_combout\ & ( (\VGA_Generator|Text_Generator|bcd~27_combout\ & !\VGA_Generator|Text_Generator|bcd~26_combout\) ) ) # ( !\VGA_Generator|Text_Generator|bcd~25_combout\ & ( 
-- (!\VGA_Generator|Text_Generator|bcd~20_combout\ & (\VGA_Generator|Text_Generator|bcd~27_combout\ & !\VGA_Generator|Text_Generator|bcd~26_combout\)) # (\VGA_Generator|Text_Generator|bcd~20_combout\ & ((\VGA_Generator|Text_Generator|bcd~26_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010010100100101001001010010010100110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_bcd~20_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~27_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~26_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~25_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~36_combout\);

-- Location: LABCELL_X10_Y36_N6
\VGA_Generator|Text_Generator|bcd~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~34_combout\ = ( \VGA_Generator|Text_Generator|bcd~26_combout\ & ( (\VGA_Generator|Text_Generator|bcd~20_combout\ & ((\VGA_Generator|Text_Generator|bcd~27_combout\) # (\VGA_Generator|Text_Generator|bcd~25_combout\))) ) ) # 
-- ( !\VGA_Generator|Text_Generator|bcd~26_combout\ & ( !\VGA_Generator|Text_Generator|bcd~20_combout\ $ (\VGA_Generator|Text_Generator|bcd~27_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101001010101101010100101010100010001010101010001000101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_bcd~20_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~25_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~27_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~26_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~34_combout\);

-- Location: LABCELL_X11_Y36_N9
\VGA_Generator|Text_Generator|bcd~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~19_combout\ = ( \VGA_Generator|Text_Generator|bcd~16_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~8_combout\ & (\VGA_Generator|Text_Generator|bcd~15_combout\ & (\VGA_Generator|Text_Generator|bcd~7_combout\))) # 
-- (\VGA_Generator|Text_Generator|bcd~8_combout\ & (!\VGA_Generator|Text_Generator|bcd~15_combout\ & ((!\VGA_Generator|Text_Generator|bcd~17_combout\)))) ) ) # ( !\VGA_Generator|Text_Generator|bcd~16_combout\ & ( 
-- (!\VGA_Generator|Text_Generator|bcd~15_combout\ & (((\VGA_Generator|Text_Generator|bcd~17_combout\)))) # (\VGA_Generator|Text_Generator|bcd~15_combout\ & ((!\VGA_Generator|Text_Generator|bcd~8_combout\ & ((!\VGA_Generator|Text_Generator|bcd~7_combout\) # 
-- (!\VGA_Generator|Text_Generator|bcd~17_combout\))) # (\VGA_Generator|Text_Generator|bcd~8_combout\ & ((\VGA_Generator|Text_Generator|bcd~17_combout\) # (\VGA_Generator|Text_Generator|bcd~7_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001111111101001000111111110101000110000000100100011000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_bcd~8_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~15_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~7_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~17_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~16_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~19_combout\);

-- Location: LABCELL_X10_Y36_N9
\VGA_Generator|Text_Generator|bcd~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~35_combout\ = ( \VGA_Generator|Text_Generator|bcd~26_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~20_combout\ & (\VGA_Generator|Text_Generator|bcd~25_combout\)) # (\VGA_Generator|Text_Generator|bcd~20_combout\ & 
-- (!\VGA_Generator|Text_Generator|bcd~25_combout\ & \VGA_Generator|Text_Generator|bcd~27_combout\)) ) ) # ( !\VGA_Generator|Text_Generator|bcd~26_combout\ & ( !\VGA_Generator|Text_Generator|bcd~25_combout\ $ 
-- (((!\VGA_Generator|Text_Generator|bcd~20_combout\) # (!\VGA_Generator|Text_Generator|bcd~27_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011000110110001101100011011000100110001001100010011000100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_bcd~20_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~25_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~27_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~26_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~35_combout\);

-- Location: LABCELL_X11_Y36_N48
\VGA_Generator|Text_Generator|bcd~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~44_combout\ = ( \VGA_Generator|Text_Generator|bcd~38_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~39_combout\ & ((!\VGA_Generator|Text_Generator|bcd~6_combout\) # ((!\VGA_Generator|Text_Generator|bcd~37_combout\) # 
-- (\VGA_Generator|Text_Generator|bcd~43_combout\)))) # (\VGA_Generator|Text_Generator|bcd~39_combout\ & (\VGA_Generator|Text_Generator|bcd~37_combout\ & ((!\VGA_Generator|Text_Generator|bcd~43_combout\) # (\VGA_Generator|Text_Generator|bcd~6_combout\)))) ) 
-- ) # ( !\VGA_Generator|Text_Generator|bcd~38_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~39_combout\ & (\VGA_Generator|Text_Generator|bcd~6_combout\ & (\VGA_Generator|Text_Generator|bcd~37_combout\ & !\VGA_Generator|Text_Generator|bcd~43_combout\))) # 
-- (\VGA_Generator|Text_Generator|bcd~39_combout\ & ((!\VGA_Generator|Text_Generator|bcd~37_combout\) # ((!\VGA_Generator|Text_Generator|bcd~6_combout\ & \VGA_Generator|Text_Generator|bcd~43_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001001010100010100100101010010101101101010111010110110101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_bcd~39_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~6_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~37_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~43_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~38_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~44_combout\);

-- Location: LABCELL_X11_Y36_N24
\VGA_Generator|Text_Generator|bcd~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~18_combout\ = ( \VGA_Generator|Text_Generator|bcd~7_combout\ & ( \VGA_Generator|Text_Generator|bcd~16_combout\ & ( (\VGA_Generator|Text_Generator|bcd~8_combout\ & (((!\VGA_Generator|Text_Generator|bcd~17_combout\) # 
-- (\VGA_Generator|Text_Generator|bcd~6_combout\)) # (\VGA_Generator|Text_Generator|bcd~15_combout\))) ) ) ) # ( !\VGA_Generator|Text_Generator|bcd~7_combout\ & ( \VGA_Generator|Text_Generator|bcd~16_combout\ & ( 
-- (!\VGA_Generator|Text_Generator|bcd~15_combout\ & (!\VGA_Generator|Text_Generator|bcd~17_combout\ & (\VGA_Generator|Text_Generator|bcd~8_combout\))) # (\VGA_Generator|Text_Generator|bcd~15_combout\ & (((!\VGA_Generator|Text_Generator|bcd~8_combout\) # 
-- (\VGA_Generator|Text_Generator|bcd~6_combout\)))) ) ) ) # ( \VGA_Generator|Text_Generator|bcd~7_combout\ & ( !\VGA_Generator|Text_Generator|bcd~16_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~17_combout\ & 
-- (!\VGA_Generator|Text_Generator|bcd~8_combout\ & ((!\VGA_Generator|Text_Generator|bcd~15_combout\) # (\VGA_Generator|Text_Generator|bcd~6_combout\)))) # (\VGA_Generator|Text_Generator|bcd~17_combout\ & (!\VGA_Generator|Text_Generator|bcd~15_combout\ $ 
-- (((\VGA_Generator|Text_Generator|bcd~8_combout\ & !\VGA_Generator|Text_Generator|bcd~6_combout\))))) ) ) ) # ( !\VGA_Generator|Text_Generator|bcd~7_combout\ & ( !\VGA_Generator|Text_Generator|bcd~16_combout\ & ( 
-- (!\VGA_Generator|Text_Generator|bcd~15_combout\ & (!\VGA_Generator|Text_Generator|bcd~8_combout\ & ((\VGA_Generator|Text_Generator|bcd~6_combout\) # (\VGA_Generator|Text_Generator|bcd~17_combout\)))) # (\VGA_Generator|Text_Generator|bcd~15_combout\ & 
-- (((\VGA_Generator|Text_Generator|bcd~8_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010010110100101101000011110001001011000010111010000110100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_bcd~15_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~17_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~8_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~6_combout\,
	datae => \VGA_Generator|Text_Generator|ALT_INV_bcd~7_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~16_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~18_combout\);

-- Location: LABCELL_X10_Y36_N54
\VGA_Generator|Text_Generator|bcd~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~52_combout\ = ( \VGA_Generator|Text_Generator|bcd~44_combout\ & ( \VGA_Generator|Text_Generator|bcd~18_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~19_combout\ & ((!\VGA_Generator|Text_Generator|bcd~36_combout\ & 
-- ((!\VGA_Generator|Text_Generator|bcd~35_combout\))) # (\VGA_Generator|Text_Generator|bcd~36_combout\ & (!\VGA_Generator|Text_Generator|bcd~34_combout\)))) # (\VGA_Generator|Text_Generator|bcd~19_combout\ & (((\VGA_Generator|Text_Generator|bcd~35_combout\) 
-- # (\VGA_Generator|Text_Generator|bcd~34_combout\)))) ) ) ) # ( !\VGA_Generator|Text_Generator|bcd~44_combout\ & ( \VGA_Generator|Text_Generator|bcd~18_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~35_combout\ & 
-- ((!\VGA_Generator|Text_Generator|bcd~36_combout\ & ((!\VGA_Generator|Text_Generator|bcd~19_combout\))) # (\VGA_Generator|Text_Generator|bcd~36_combout\ & (\VGA_Generator|Text_Generator|bcd~34_combout\)))) # (\VGA_Generator|Text_Generator|bcd~35_combout\ & 
-- (((\VGA_Generator|Text_Generator|bcd~19_combout\)))) ) ) ) # ( \VGA_Generator|Text_Generator|bcd~44_combout\ & ( !\VGA_Generator|Text_Generator|bcd~18_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~34_combout\ & 
-- ((!\VGA_Generator|Text_Generator|bcd~36_combout\ & ((!\VGA_Generator|Text_Generator|bcd~35_combout\) # (\VGA_Generator|Text_Generator|bcd~19_combout\))) # (\VGA_Generator|Text_Generator|bcd~36_combout\ & ((!\VGA_Generator|Text_Generator|bcd~19_combout\) # 
-- (\VGA_Generator|Text_Generator|bcd~35_combout\))))) # (\VGA_Generator|Text_Generator|bcd~34_combout\ & ((!\VGA_Generator|Text_Generator|bcd~19_combout\ $ (!\VGA_Generator|Text_Generator|bcd~35_combout\)))) ) ) ) # ( 
-- !\VGA_Generator|Text_Generator|bcd~44_combout\ & ( !\VGA_Generator|Text_Generator|bcd~18_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~19_combout\ & (!\VGA_Generator|Text_Generator|bcd~34_combout\ & ((!\VGA_Generator|Text_Generator|bcd~35_combout\) # 
-- (\VGA_Generator|Text_Generator|bcd~36_combout\)))) # (\VGA_Generator|Text_Generator|bcd~19_combout\ & ((!\VGA_Generator|Text_Generator|bcd~34_combout\ $ (!\VGA_Generator|Text_Generator|bcd~35_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001101001100110010110111110010110001000011111110001101001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_bcd~36_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~34_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~19_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~35_combout\,
	datae => \VGA_Generator|Text_Generator|ALT_INV_bcd~44_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~18_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~52_combout\);

-- Location: LABCELL_X10_Y36_N0
\rtl~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~56_combout\ = ( !\VGA_Generator|VGA|column[5]~2_combout\ & ( (\VGA_Generator|VGA|column[9]~6_combout\ & (((!\VGA_Generator|VGA|column[4]~1_combout\ & ((!\VGA_Generator|Text_Generator|bcd~52_combout\))) # (\VGA_Generator|VGA|column[4]~1_combout\ & 
-- (!\VGA_Generator|Text_Generator|bcd~53_combout\))))) ) ) # ( \VGA_Generator|VGA|column[5]~2_combout\ & ( ((\VGA_Generator|VGA|column[9]~6_combout\ & ((!\VGA_Generator|VGA|column[4]~1_combout\ & (!\VGA_Generator|Text_Generator|bcd~54_combout\)) # 
-- (\VGA_Generator|VGA|column[4]~1_combout\ & ((score(0))))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0011000000110000001100000011000000100010001000100000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_bcd~53_combout\,
	datab => \VGA_Generator|VGA|ALT_INV_column[9]~6_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~54_combout\,
	datad => ALT_INV_score(0),
	datae => \VGA_Generator|VGA|ALT_INV_column[5]~2_combout\,
	dataf => \VGA_Generator|VGA|ALT_INV_column[4]~1_combout\,
	datag => \VGA_Generator|Text_Generator|ALT_INV_bcd~52_combout\,
	combout => \rtl~56_combout\);

-- Location: LABCELL_X12_Y35_N18
\VGA_Generator|Text_Generator|LessThan1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|LessThan1~0_combout\ = ( \VGA_Generator|Text_Generator|bcd~24_combout\ & ( \VGA_Generator|Text_Generator|LessThan5~0_combout\ ) ) # ( !\VGA_Generator|Text_Generator|bcd~24_combout\ & ( 
-- \VGA_Generator|Text_Generator|LessThan5~0_combout\ & ( !\VGA_Generator|Text_Generator|bcd~14_combout\ $ (((!\VGA_Generator|Text_Generator|bcd~13_combout\) # ((!\VGA_Generator|Text_Generator|bcd~12_combout\ & 
-- \VGA_Generator|Text_Generator|bcd~11_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001100110010101101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_bcd~14_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~13_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~12_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~11_combout\,
	datae => \VGA_Generator|Text_Generator|ALT_INV_bcd~24_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_LessThan5~0_combout\,
	combout => \VGA_Generator|Text_Generator|LessThan1~0_combout\);

-- Location: LABCELL_X10_Y36_N18
\VGA_Generator|Text_Generator|bcd~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~28_combout\ = ( \VGA_Generator|Text_Generator|bcd~20_combout\ & ( \VGA_Generator|Text_Generator|bcd~18_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~25_combout\ & ((!\VGA_Generator|Text_Generator|bcd~27_combout\ & 
-- ((\VGA_Generator|Text_Generator|bcd~26_combout\))) # (\VGA_Generator|Text_Generator|bcd~27_combout\ & (\VGA_Generator|Text_Generator|bcd~19_combout\)))) # (\VGA_Generator|Text_Generator|bcd~25_combout\ & ((!\VGA_Generator|Text_Generator|bcd~19_combout\) # 
-- ((\VGA_Generator|Text_Generator|bcd~26_combout\)))) ) ) ) # ( !\VGA_Generator|Text_Generator|bcd~20_combout\ & ( \VGA_Generator|Text_Generator|bcd~18_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~19_combout\ & 
-- (!\VGA_Generator|Text_Generator|bcd~25_combout\ $ ((\VGA_Generator|Text_Generator|bcd~26_combout\)))) # (\VGA_Generator|Text_Generator|bcd~19_combout\ & (!\VGA_Generator|Text_Generator|bcd~26_combout\ & ((!\VGA_Generator|Text_Generator|bcd~25_combout\) # 
-- (!\VGA_Generator|Text_Generator|bcd~27_combout\)))) ) ) ) # ( \VGA_Generator|Text_Generator|bcd~20_combout\ & ( !\VGA_Generator|Text_Generator|bcd~18_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~25_combout\ & 
-- (((\VGA_Generator|Text_Generator|bcd~26_combout\ & !\VGA_Generator|Text_Generator|bcd~27_combout\)))) # (\VGA_Generator|Text_Generator|bcd~25_combout\ & ((!\VGA_Generator|Text_Generator|bcd~19_combout\ & (!\VGA_Generator|Text_Generator|bcd~26_combout\)) # 
-- (\VGA_Generator|Text_Generator|bcd~19_combout\ & ((\VGA_Generator|Text_Generator|bcd~27_combout\) # (\VGA_Generator|Text_Generator|bcd~26_combout\))))) ) ) ) # ( !\VGA_Generator|Text_Generator|bcd~20_combout\ & ( 
-- !\VGA_Generator|Text_Generator|bcd~18_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~25_combout\ & (!\VGA_Generator|Text_Generator|bcd~26_combout\ & ((\VGA_Generator|Text_Generator|bcd~27_combout\) # (\VGA_Generator|Text_Generator|bcd~19_combout\)))) # 
-- (\VGA_Generator|Text_Generator|bcd~25_combout\ & (!\VGA_Generator|Text_Generator|bcd~19_combout\ & (\VGA_Generator|Text_Generator|bcd~26_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100001011000010001011010011000111010010110000100010111101100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_bcd~19_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~25_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~26_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~27_combout\,
	datae => \VGA_Generator|Text_Generator|ALT_INV_bcd~20_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~18_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~28_combout\);

-- Location: LABCELL_X12_Y35_N51
\VGA_Generator|Text_Generator|bcd~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~32_combout\ = ( \VGA_Generator|Text_Generator|bcd~24_combout\ & ( \VGA_Generator|Text_Generator|LessThan5~0_combout\ & ( (\VGA_Generator|Text_Generator|bcd~22_combout\ & !\VGA_Generator|Text_Generator|bcd~23_combout\) ) ) 
-- ) # ( !\VGA_Generator|Text_Generator|bcd~24_combout\ & ( \VGA_Generator|Text_Generator|LessThan5~0_combout\ & ( \VGA_Generator|Text_Generator|bcd~23_combout\ ) ) ) # ( \VGA_Generator|Text_Generator|bcd~24_combout\ & ( 
-- !\VGA_Generator|Text_Generator|LessThan5~0_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~23_combout\) # (\VGA_Generator|Text_Generator|bcd~22_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100111111001100001111000011110011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~22_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~23_combout\,
	datae => \VGA_Generator|Text_Generator|ALT_INV_bcd~24_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_LessThan5~0_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~32_combout\);

-- Location: LABCELL_X10_Y36_N39
\VGA_Generator|Text_Generator|bcd~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~30_combout\ = ( \VGA_Generator|Text_Generator|bcd~26_combout\ & ( !\VGA_Generator|Text_Generator|bcd~27_combout\ $ (((!\VGA_Generator|Text_Generator|bcd~20_combout\) # (\VGA_Generator|Text_Generator|bcd~25_combout\))) ) ) 
-- # ( !\VGA_Generator|Text_Generator|bcd~26_combout\ & ( !\VGA_Generator|Text_Generator|bcd~27_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000001001011010010110100101101001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_bcd~20_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~25_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~27_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~26_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~30_combout\);

-- Location: LABCELL_X10_Y36_N36
\VGA_Generator|Text_Generator|bcd~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~29_combout\ = ( \VGA_Generator|Text_Generator|bcd~26_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~20_combout\ & (\VGA_Generator|Text_Generator|bcd~25_combout\ & (\VGA_Generator|Text_Generator|bcd~19_combout\))) # 
-- (\VGA_Generator|Text_Generator|bcd~20_combout\ & (!\VGA_Generator|Text_Generator|bcd~25_combout\ & ((!\VGA_Generator|Text_Generator|bcd~27_combout\)))) ) ) # ( !\VGA_Generator|Text_Generator|bcd~26_combout\ & ( 
-- (!\VGA_Generator|Text_Generator|bcd~25_combout\ & (((\VGA_Generator|Text_Generator|bcd~27_combout\)))) # (\VGA_Generator|Text_Generator|bcd~25_combout\ & ((!\VGA_Generator|Text_Generator|bcd~20_combout\ & ((!\VGA_Generator|Text_Generator|bcd~19_combout\) 
-- # (!\VGA_Generator|Text_Generator|bcd~27_combout\))) # (\VGA_Generator|Text_Generator|bcd~20_combout\ & ((\VGA_Generator|Text_Generator|bcd~27_combout\) # (\VGA_Generator|Text_Generator|bcd~19_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001111111101001000111111110101000110000000100100011000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_bcd~20_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~25_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~19_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~27_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~26_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~29_combout\);

-- Location: LABCELL_X12_Y35_N42
\VGA_Generator|Text_Generator|bcd~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~31_combout\ = ( \VGA_Generator|Text_Generator|bcd~24_combout\ & ( \VGA_Generator|Text_Generator|bcd~21_combout\ & ( (!\VGA_Generator|Text_Generator|LessThan5~0_combout\ & (!\VGA_Generator|Text_Generator|bcd~23_combout\ $ 
-- (!\VGA_Generator|Text_Generator|bcd~22_combout\))) # (\VGA_Generator|Text_Generator|LessThan5~0_combout\ & ((!\VGA_Generator|Text_Generator|bcd~22_combout\) # (\VGA_Generator|Text_Generator|bcd~23_combout\))) ) ) ) # ( 
-- !\VGA_Generator|Text_Generator|bcd~24_combout\ & ( \VGA_Generator|Text_Generator|bcd~21_combout\ & ( !\VGA_Generator|Text_Generator|LessThan5~0_combout\ $ (\VGA_Generator|Text_Generator|bcd~23_combout\) ) ) ) # ( 
-- \VGA_Generator|Text_Generator|bcd~24_combout\ & ( !\VGA_Generator|Text_Generator|bcd~21_combout\ & ( (!\VGA_Generator|Text_Generator|LessThan5~0_combout\ & (\VGA_Generator|Text_Generator|bcd~23_combout\ & !\VGA_Generator|Text_Generator|bcd~22_combout\)) # 
-- (\VGA_Generator|Text_Generator|LessThan5~0_combout\ & (!\VGA_Generator|Text_Generator|bcd~23_combout\ $ (\VGA_Generator|Text_Generator|bcd~22_combout\))) ) ) ) # ( !\VGA_Generator|Text_Generator|bcd~24_combout\ & ( 
-- !\VGA_Generator|Text_Generator|bcd~21_combout\ & ( (!\VGA_Generator|Text_Generator|LessThan5~0_combout\ & (!\VGA_Generator|Text_Generator|bcd~23_combout\ & \VGA_Generator|Text_Generator|bcd~22_combout\)) # 
-- (\VGA_Generator|Text_Generator|LessThan5~0_combout\ & (\VGA_Generator|Text_Generator|bcd~23_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110011001011001100001000110011001100110010111011110011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_LessThan5~0_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~23_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~22_combout\,
	datae => \VGA_Generator|Text_Generator|ALT_INV_bcd~24_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~21_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~31_combout\);

-- Location: LABCELL_X9_Y36_N54
\rtl~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~54_combout\ = ( \VGA_Generator|Text_Generator|bcd~29_combout\ & ( \VGA_Generator|Text_Generator|bcd~31_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~32_combout\ & (!\VGA_Generator|Text_Generator|bcd~30_combout\ & 
-- ((\VGA_Generator|Text_Generator|bcd~28_combout\) # (\VGA_Generator|Text_Generator|LessThan1~0_combout\)))) # (\VGA_Generator|Text_Generator|bcd~32_combout\ & (((\VGA_Generator|Text_Generator|bcd~30_combout\)))) ) ) ) # ( 
-- !\VGA_Generator|Text_Generator|bcd~29_combout\ & ( \VGA_Generator|Text_Generator|bcd~31_combout\ & ( (!\VGA_Generator|Text_Generator|LessThan1~0_combout\ & ((!\VGA_Generator|Text_Generator|bcd~32_combout\ & 
-- ((\VGA_Generator|Text_Generator|bcd~30_combout\))) # (\VGA_Generator|Text_Generator|bcd~32_combout\ & ((!\VGA_Generator|Text_Generator|bcd~30_combout\) # (\VGA_Generator|Text_Generator|bcd~28_combout\))))) # 
-- (\VGA_Generator|Text_Generator|LessThan1~0_combout\ & ((!\VGA_Generator|Text_Generator|bcd~32_combout\ & (\VGA_Generator|Text_Generator|bcd~28_combout\ & !\VGA_Generator|Text_Generator|bcd~30_combout\)) # (\VGA_Generator|Text_Generator|bcd~32_combout\ & 
-- ((\VGA_Generator|Text_Generator|bcd~30_combout\))))) ) ) ) # ( \VGA_Generator|Text_Generator|bcd~29_combout\ & ( !\VGA_Generator|Text_Generator|bcd~31_combout\ & ( (!\VGA_Generator|Text_Generator|LessThan1~0_combout\ & 
-- ((!\VGA_Generator|Text_Generator|bcd~32_combout\ $ (\VGA_Generator|Text_Generator|bcd~30_combout\)))) # (\VGA_Generator|Text_Generator|LessThan1~0_combout\ & ((!\VGA_Generator|Text_Generator|bcd~28_combout\ & 
-- (!\VGA_Generator|Text_Generator|bcd~32_combout\ & !\VGA_Generator|Text_Generator|bcd~30_combout\)) # (\VGA_Generator|Text_Generator|bcd~28_combout\ & ((!\VGA_Generator|Text_Generator|bcd~32_combout\) # (!\VGA_Generator|Text_Generator|bcd~30_combout\))))) 
-- ) ) ) # ( !\VGA_Generator|Text_Generator|bcd~29_combout\ & ( !\VGA_Generator|Text_Generator|bcd~31_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~32_combout\ & (!\VGA_Generator|Text_Generator|bcd~30_combout\ & 
-- ((\VGA_Generator|Text_Generator|bcd~28_combout\) # (\VGA_Generator|Text_Generator|LessThan1~0_combout\)))) # (\VGA_Generator|Text_Generator|bcd~32_combout\ & (((\VGA_Generator|Text_Generator|bcd~30_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111000000001111111100010001101000011010101001110111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_LessThan1~0_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~28_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~32_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~30_combout\,
	datae => \VGA_Generator|Text_Generator|ALT_INV_bcd~29_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~31_combout\,
	combout => \rtl~54_combout\);

-- Location: LABCELL_X9_Y36_N24
\rtl~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~55_combout\ = ( \VGA_Generator|VGA|column[4]~1_combout\ & ( (\VGA_Generator|VGA|column[5]~2_combout\ & (\VGA_Generator|VGA|column[9]~6_combout\ & \rtl~54_combout\)) ) ) # ( !\VGA_Generator|VGA|column[4]~1_combout\ & ( 
-- (!\VGA_Generator|VGA|column[5]~2_combout\ & \VGA_Generator|VGA|column[9]~6_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \VGA_Generator|VGA|ALT_INV_column[5]~2_combout\,
	datac => \VGA_Generator|VGA|ALT_INV_column[9]~6_combout\,
	datad => \ALT_INV_rtl~54_combout\,
	dataf => \VGA_Generator|VGA|ALT_INV_column[4]~1_combout\,
	combout => \rtl~55_combout\);

-- Location: LABCELL_X10_Y36_N27
\VGA_Generator|Text_Generator|Mux6~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|Mux6~6_combout\ = ( \VGA_Generator|VGA|column[4]~1_combout\ & ( (\VGA_Generator|VGA|column[9]~6_combout\ & !\VGA_Generator|VGA|column[5]~2_combout\) ) ) # ( !\VGA_Generator|VGA|column[4]~1_combout\ & ( 
-- \VGA_Generator|VGA|column[9]~6_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \VGA_Generator|VGA|ALT_INV_column[9]~6_combout\,
	datad => \VGA_Generator|VGA|ALT_INV_column[5]~2_combout\,
	dataf => \VGA_Generator|VGA|ALT_INV_column[4]~1_combout\,
	combout => \VGA_Generator|Text_Generator|Mux6~6_combout\);

-- Location: LABCELL_X9_Y36_N36
\rtl~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~43_combout\ = ( !\VGA_Generator|VGA|column[7]~7_combout\ & ( ((!\VGA_Generator|VGA|column[8]~10_combout\ & ((!\VGA_Generator|VGA|column[6]~8_combout\ & (\VGA_Generator|Text_Generator|Mux6~6_combout\)) # (\VGA_Generator|VGA|column[6]~8_combout\ & 
-- ((\rtl~55_combout\))))) # (\VGA_Generator|VGA|column[8]~10_combout\ & (((\VGA_Generator|VGA|column[6]~8_combout\))))) ) ) # ( \VGA_Generator|VGA|column[7]~7_combout\ & ( (!\VGA_Generator|VGA|column[8]~10_combout\ & 
-- ((!\VGA_Generator|VGA|column[6]~8_combout\ & (((\rtl~56_combout\)))) # (\VGA_Generator|VGA|column[6]~8_combout\ & (\VGA_Generator|Text_Generator|Mux6~2_combout\)))) # (\VGA_Generator|VGA|column[8]~10_combout\ & 
-- ((((\VGA_Generator|VGA|column[6]~8_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110000110011000011000111011100001100111111110000110001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_Mux6~2_combout\,
	datab => \VGA_Generator|VGA|ALT_INV_column[8]~10_combout\,
	datac => \ALT_INV_rtl~56_combout\,
	datad => \VGA_Generator|VGA|ALT_INV_column[6]~8_combout\,
	datae => \VGA_Generator|VGA|ALT_INV_column[7]~7_combout\,
	dataf => \ALT_INV_rtl~55_combout\,
	datag => \VGA_Generator|Text_Generator|ALT_INV_Mux6~6_combout\,
	combout => \rtl~43_combout\);

-- Location: LABCELL_X12_Y37_N0
\rtl~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~10_combout\ = ( life(0) & ( life(1) & ( (!life(2) & \VGA_Generator|VGA|column[9]~6_combout\) ) ) ) # ( !life(0) & ( life(1) & ( (\VGA_Generator|VGA|column[9]~6_combout\ & ((!life(2)) # ((\VGA_Generator|VGA|column[4]~1_combout\ & 
-- \VGA_Generator|VGA|column[5]~2_combout\)))) ) ) ) # ( life(0) & ( !life(1) & ( (!life(2) & (\VGA_Generator|VGA|column[9]~6_combout\ & \VGA_Generator|VGA|column[5]~2_combout\)) ) ) ) # ( !life(0) & ( !life(1) & ( (!life(2) & 
-- (\VGA_Generator|VGA|column[9]~6_combout\ & ((\VGA_Generator|VGA|column[5]~2_combout\) # (\VGA_Generator|VGA|column[4]~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000001100000000000000110000001100000011010000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[4]~1_combout\,
	datab => ALT_INV_life(2),
	datac => \VGA_Generator|VGA|ALT_INV_column[9]~6_combout\,
	datad => \VGA_Generator|VGA|ALT_INV_column[5]~2_combout\,
	datae => ALT_INV_life(0),
	dataf => ALT_INV_life(1),
	combout => \rtl~10_combout\);

-- Location: LABCELL_X10_Y37_N48
\VGA_Generator|Text_Generator|LessThan35~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|LessThan35~0_combout\ = ( !life(2) & ( (life(1) & !life(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_life(1),
	datad => ALT_INV_life(0),
	dataf => ALT_INV_life(2),
	combout => \VGA_Generator|Text_Generator|LessThan35~0_combout\);

-- Location: LABCELL_X12_Y37_N21
\rtl~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~50_combout\ = ( \VGA_Generator|Text_Generator|LessThan35~0_combout\ & ( (\VGA_Generator|VGA|column[5]~2_combout\ & \VGA_Generator|VGA|column[4]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \VGA_Generator|VGA|ALT_INV_column[5]~2_combout\,
	datad => \VGA_Generator|VGA|ALT_INV_column[4]~1_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_LessThan35~0_combout\,
	combout => \rtl~50_combout\);

-- Location: LABCELL_X11_Y37_N6
\rtl~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~53_combout\ = ( \rtl~48_combout\ & ( (\VGA_Generator|VGA|column[9]~6_combout\ & ((!\level[0]~DUPLICATE_q\) # (\rtl~50_combout\))) ) ) # ( !\rtl~48_combout\ & ( (\rtl~50_combout\ & \VGA_Generator|VGA|column[9]~6_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100001111000001010000111100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~50_combout\,
	datac => \VGA_Generator|VGA|ALT_INV_column[9]~6_combout\,
	datad => \ALT_INV_level[0]~DUPLICATE_q\,
	dataf => \ALT_INV_rtl~48_combout\,
	combout => \rtl~53_combout\);

-- Location: LABCELL_X12_Y37_N42
\VGA_Generator|Text_Generator|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|Mux6~0_combout\ = ( life(1) & ( !\VGA_Generator|VGA|column[5]~2_combout\ ) ) # ( !life(1) & ( (!\VGA_Generator|VGA|column[5]~2_combout\ & ((!life(2)) # ((!life(0) & \VGA_Generator|VGA|column[4]~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111000000000110011100000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_life(0),
	datab => ALT_INV_life(2),
	datac => \VGA_Generator|VGA|ALT_INV_column[4]~1_combout\,
	datad => \VGA_Generator|VGA|ALT_INV_column[5]~2_combout\,
	dataf => ALT_INV_life(1),
	combout => \VGA_Generator|Text_Generator|Mux6~0_combout\);

-- Location: LABCELL_X11_Y37_N48
\VGA_Generator|Text_Generator|Mux6~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|Mux6~3_combout\ = ( \VGA_Generator|VGA|column[9]~6_combout\ & ( \VGA_Generator|Text_Generator|Mux6~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA_Generator|Text_Generator|ALT_INV_Mux6~0_combout\,
	dataf => \VGA_Generator|VGA|ALT_INV_column[9]~6_combout\,
	combout => \VGA_Generator|Text_Generator|Mux6~3_combout\);

-- Location: LABCELL_X11_Y36_N51
\VGA_Generator|Text_Generator|Mux6~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|Mux6~5_combout\ = ( \VGA_Generator|VGA|column[9]~6_combout\ & ( (\VGA_Generator|VGA|column[4]~1_combout\ & !\VGA_Generator|VGA|column[5]~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \VGA_Generator|VGA|ALT_INV_column[4]~1_combout\,
	datad => \VGA_Generator|VGA|ALT_INV_column[5]~2_combout\,
	dataf => \VGA_Generator|VGA|ALT_INV_column[9]~6_combout\,
	combout => \VGA_Generator|Text_Generator|Mux6~5_combout\);

-- Location: LABCELL_X11_Y37_N24
\rtl~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~0_combout\ = ( !\VGA_Generator|VGA|column[7]~7_combout\ & ( (!\rtl~43_combout\ & (\VGA_Generator|VGA|column[8]~10_combout\ & (\VGA_Generator|Text_Generator|Mux6~5_combout\))) # (\rtl~43_combout\ & ((!\VGA_Generator|VGA|column[8]~10_combout\) # 
-- (((\rtl~53_combout\))))) ) ) # ( \VGA_Generator|VGA|column[7]~7_combout\ & ( (!\rtl~43_combout\ & (\VGA_Generator|VGA|column[8]~10_combout\ & (\rtl~10_combout\))) # (\rtl~43_combout\ & ((!\VGA_Generator|VGA|column[8]~10_combout\) # 
-- (((\VGA_Generator|Text_Generator|Mux6~3_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0100011001010111010001100100011001000110010101110101011101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~43_combout\,
	datab => \VGA_Generator|VGA|ALT_INV_column[8]~10_combout\,
	datac => \ALT_INV_rtl~10_combout\,
	datad => \ALT_INV_rtl~53_combout\,
	datae => \VGA_Generator|VGA|ALT_INV_column[7]~7_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_Mux6~3_combout\,
	datag => \VGA_Generator|Text_Generator|ALT_INV_Mux6~5_combout\,
	combout => \rtl~0_combout\);

-- Location: LABCELL_X10_Y37_N42
\VGA_Generator|Text_Generator|ascii[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|ascii[0]~0_combout\ = ( \rtl~0_combout\ & ( \VGA_Generator|Text_Generator|Equal0~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \VGA_Generator|Text_Generator|ALT_INV_Equal0~0_combout\,
	dataf => \ALT_INV_rtl~0_combout\,
	combout => \VGA_Generator|Text_Generator|ascii[0]~0_combout\);

-- Location: LABCELL_X11_Y37_N57
\rtl~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~51_combout\ = ( \rtl~48_combout\ & ( (\VGA_Generator|VGA|column[9]~6_combout\ & ((\rtl~50_combout\) # (\level[1]~DUPLICATE_q\))) ) ) # ( !\rtl~48_combout\ & ( (\VGA_Generator|VGA|column[9]~6_combout\ & \rtl~50_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100000101010101010000010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[9]~6_combout\,
	datac => \ALT_INV_level[1]~DUPLICATE_q\,
	datad => \ALT_INV_rtl~50_combout\,
	dataf => \ALT_INV_rtl~48_combout\,
	combout => \rtl~51_combout\);

-- Location: LABCELL_X11_Y37_N30
\VGA_Generator|Text_Generator|Mux6~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|Mux6~4_combout\ = ( \VGA_Generator|VGA|column[4]~1_combout\ & ( (\VGA_Generator|VGA|column[9]~6_combout\ & \VGA_Generator|VGA|column[5]~2_combout\) ) ) # ( !\VGA_Generator|VGA|column[4]~1_combout\ & ( 
-- (\VGA_Generator|VGA|column[9]~6_combout\ & !\VGA_Generator|VGA|column[5]~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000000000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[9]~6_combout\,
	datac => \VGA_Generator|VGA|ALT_INV_column[5]~2_combout\,
	dataf => \VGA_Generator|VGA|ALT_INV_column[4]~1_combout\,
	combout => \VGA_Generator|Text_Generator|Mux6~4_combout\);

-- Location: LABCELL_X11_Y37_N36
\rtl~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~11_combout\ = ( \VGA_Generator|VGA|column[6]~8_combout\ & ( \VGA_Generator|Text_Generator|Mux6~4_combout\ & ( (!\VGA_Generator|VGA|column[7]~7_combout\ & ((\rtl~51_combout\))) # (\VGA_Generator|VGA|column[7]~7_combout\ & 
-- (\VGA_Generator|Text_Generator|Mux6~3_combout\)) ) ) ) # ( !\VGA_Generator|VGA|column[6]~8_combout\ & ( \VGA_Generator|Text_Generator|Mux6~4_combout\ & ( (!\VGA_Generator|VGA|column[7]~7_combout\) # (\rtl~10_combout\) ) ) ) # ( 
-- \VGA_Generator|VGA|column[6]~8_combout\ & ( !\VGA_Generator|Text_Generator|Mux6~4_combout\ & ( (!\VGA_Generator|VGA|column[7]~7_combout\ & ((\rtl~51_combout\))) # (\VGA_Generator|VGA|column[7]~7_combout\ & (\VGA_Generator|Text_Generator|Mux6~3_combout\)) 
-- ) ) ) # ( !\VGA_Generator|VGA|column[6]~8_combout\ & ( !\VGA_Generator|Text_Generator|Mux6~4_combout\ & ( (\rtl~10_combout\ & \VGA_Generator|VGA|column[7]~7_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111001100110101010111111111000011110011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_Mux6~3_combout\,
	datab => \ALT_INV_rtl~51_combout\,
	datac => \ALT_INV_rtl~10_combout\,
	datad => \VGA_Generator|VGA|ALT_INV_column[7]~7_combout\,
	datae => \VGA_Generator|VGA|ALT_INV_column[6]~8_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_Mux6~4_combout\,
	combout => \rtl~11_combout\);

-- Location: LABCELL_X12_Y36_N33
\VGA_Generator|Text_Generator|bcd~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~49_combout\ = ( \VGA_Generator|Text_Generator|bcd~42_combout\ & ( !\VGA_Generator|Text_Generator|bcd~40_combout\ $ (score(3)) ) ) # ( !\VGA_Generator|Text_Generator|bcd~42_combout\ & ( 
-- (\VGA_Generator|Text_Generator|bcd~40_combout\ & ((!\VGA_Generator|Text_Generator|bcd~41_combout\) # (score(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000110011001000100011001111001100001100111100110000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_bcd~41_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~40_combout\,
	datad => ALT_INV_score(3),
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~42_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~49_combout\);

-- Location: LABCELL_X12_Y36_N12
\VGA_Generator|Text_Generator|bcd~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~50_combout\ = ( score(2) & ( \VGA_Generator|Text_Generator|bcd~41_combout\ & ( !score(3) $ (!\VGA_Generator|Text_Generator|bcd~40_combout\) ) ) ) # ( !score(2) & ( \VGA_Generator|Text_Generator|bcd~41_combout\ & ( 
-- (\VGA_Generator|Text_Generator|bcd~40_combout\) # (score(3)) ) ) ) # ( score(2) & ( !\VGA_Generator|Text_Generator|bcd~41_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~40_combout\ & !\VGA_Generator|Text_Generator|bcd~42_combout\) ) ) ) # ( !score(2) & 
-- ( !\VGA_Generator|Text_Generator|bcd~41_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~42_combout\ & ((!score(3)) # (!\VGA_Generator|Text_Generator|bcd~40_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110000011100000110000001100000001110111011101110110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_score(3),
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~40_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~42_combout\,
	datae => ALT_INV_score(2),
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~41_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~50_combout\);

-- Location: LABCELL_X12_Y36_N30
\VGA_Generator|Text_Generator|bcd~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~48_combout\ = (!\VGA_Generator|Text_Generator|bcd~41_combout\ & ((!\VGA_Generator|Text_Generator|bcd~42_combout\ $ (!score(3))))) # (\VGA_Generator|Text_Generator|bcd~41_combout\ & (!score(3) & 
-- ((\VGA_Generator|Text_Generator|bcd~42_combout\) # (\VGA_Generator|Text_Generator|bcd~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111110100000000111111010000000011111101000000001111110100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_bcd~41_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~40_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~42_combout\,
	datad => ALT_INV_score(3),
	combout => \VGA_Generator|Text_Generator|bcd~48_combout\);

-- Location: LABCELL_X12_Y36_N54
\VGA_Generator|Text_Generator|bcd~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~51_combout\ = ( \VGA_Generator|Text_Generator|bcd~48_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~49_combout\ & (!score(1) & ((!\VGA_Generator|Text_Generator|bcd~50_combout\) # (score(2))))) # 
-- (\VGA_Generator|Text_Generator|bcd~49_combout\ & ((!\VGA_Generator|Text_Generator|bcd~50_combout\ & (score(1) & !score(2))) # (\VGA_Generator|Text_Generator|bcd~50_combout\ & (!score(1))))) ) ) # ( !\VGA_Generator|Text_Generator|bcd~48_combout\ & ( 
-- !score(1) $ (((!\VGA_Generator|Text_Generator|bcd~49_combout\ & (\VGA_Generator|Text_Generator|bcd~50_combout\)) # (\VGA_Generator|Text_Generator|bcd~49_combout\ & (!\VGA_Generator|Text_Generator|bcd~50_combout\ & score(2))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101001010010110110100101001011010010100101100001001010010110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_bcd~49_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~50_combout\,
	datac => ALT_INV_score(1),
	datad => ALT_INV_score(2),
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~48_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~51_combout\);

-- Location: LABCELL_X11_Y36_N18
\VGA_Generator|Text_Generator|bcd~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~47_combout\ = ( \VGA_Generator|Text_Generator|bcd~39_combout\ & ( \VGA_Generator|Text_Generator|bcd~6_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~37_combout\ & (!\VGA_Generator|Text_Generator|bcd~46_combout\ & 
-- ((!\VGA_Generator|Text_Generator|bcd~43_combout\) # (\VGA_Generator|Text_Generator|bcd~38_combout\)))) # (\VGA_Generator|Text_Generator|bcd~37_combout\ & (((\VGA_Generator|Text_Generator|bcd~46_combout\ & \VGA_Generator|Text_Generator|bcd~43_combout\)))) 
-- ) ) ) # ( !\VGA_Generator|Text_Generator|bcd~39_combout\ & ( \VGA_Generator|Text_Generator|bcd~6_combout\ & ( !\VGA_Generator|Text_Generator|bcd~46_combout\ $ (((!\VGA_Generator|Text_Generator|bcd~37_combout\ & 
-- (\VGA_Generator|Text_Generator|bcd~38_combout\)) # (\VGA_Generator|Text_Generator|bcd~37_combout\ & ((!\VGA_Generator|Text_Generator|bcd~43_combout\))))) ) ) ) # ( \VGA_Generator|Text_Generator|bcd~39_combout\ & ( 
-- !\VGA_Generator|Text_Generator|bcd~6_combout\ & ( !\VGA_Generator|Text_Generator|bcd~46_combout\ $ (((!\VGA_Generator|Text_Generator|bcd~37_combout\ & (!\VGA_Generator|Text_Generator|bcd~38_combout\)) # (\VGA_Generator|Text_Generator|bcd~37_combout\ & 
-- ((!\VGA_Generator|Text_Generator|bcd~43_combout\))))) ) ) ) # ( !\VGA_Generator|Text_Generator|bcd~39_combout\ & ( !\VGA_Generator|Text_Generator|bcd~6_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~37_combout\ & 
-- (((\VGA_Generator|Text_Generator|bcd~46_combout\ & \VGA_Generator|Text_Generator|bcd~43_combout\)))) # (\VGA_Generator|Text_Generator|bcd~37_combout\ & (!\VGA_Generator|Text_Generator|bcd~46_combout\ & ((!\VGA_Generator|Text_Generator|bcd~38_combout\) # 
-- (!\VGA_Generator|Text_Generator|bcd~43_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001001010001011010111100010000111110100101010000000100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_bcd~37_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~38_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~46_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~43_combout\,
	datae => \VGA_Generator|Text_Generator|ALT_INV_bcd~39_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~6_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~47_combout\);

-- Location: LABCELL_X9_Y36_N42
\VGA_Generator|Text_Generator|bcd~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~33_combout\ = ( \VGA_Generator|Text_Generator|bcd~32_combout\ & ( \VGA_Generator|Text_Generator|bcd~28_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~31_combout\ & (!\VGA_Generator|Text_Generator|bcd~30_combout\ $ 
-- (((\VGA_Generator|Text_Generator|bcd~29_combout\ & \VGA_Generator|Text_Generator|LessThan1~0_combout\))))) # (\VGA_Generator|Text_Generator|bcd~31_combout\ & (!\VGA_Generator|Text_Generator|bcd~30_combout\ & 
-- ((\VGA_Generator|Text_Generator|LessThan1~0_combout\) # (\VGA_Generator|Text_Generator|bcd~29_combout\)))) ) ) ) # ( !\VGA_Generator|Text_Generator|bcd~32_combout\ & ( \VGA_Generator|Text_Generator|bcd~28_combout\ & ( 
-- (!\VGA_Generator|Text_Generator|bcd~31_combout\ & (\VGA_Generator|Text_Generator|bcd~30_combout\ & ((!\VGA_Generator|Text_Generator|bcd~29_combout\) # (!\VGA_Generator|Text_Generator|LessThan1~0_combout\)))) # 
-- (\VGA_Generator|Text_Generator|bcd~31_combout\ & (!\VGA_Generator|Text_Generator|bcd~30_combout\ $ (((\VGA_Generator|Text_Generator|LessThan1~0_combout\) # (\VGA_Generator|Text_Generator|bcd~29_combout\))))) ) ) ) # ( 
-- \VGA_Generator|Text_Generator|bcd~32_combout\ & ( !\VGA_Generator|Text_Generator|bcd~28_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~31_combout\ & (\VGA_Generator|Text_Generator|bcd~30_combout\ & ((!\VGA_Generator|Text_Generator|bcd~29_combout\) # 
-- (!\VGA_Generator|Text_Generator|LessThan1~0_combout\)))) # (\VGA_Generator|Text_Generator|bcd~31_combout\ & (!\VGA_Generator|Text_Generator|bcd~30_combout\ $ (((\VGA_Generator|Text_Generator|LessThan1~0_combout\) # 
-- (\VGA_Generator|Text_Generator|bcd~29_combout\))))) ) ) ) # ( !\VGA_Generator|Text_Generator|bcd~32_combout\ & ( !\VGA_Generator|Text_Generator|bcd~28_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~31_combout\ & 
-- (!\VGA_Generator|Text_Generator|bcd~30_combout\ & ((\VGA_Generator|Text_Generator|LessThan1~0_combout\) # (\VGA_Generator|Text_Generator|bcd~29_combout\)))) # (\VGA_Generator|Text_Generator|bcd~31_combout\ & 
-- ((!\VGA_Generator|Text_Generator|bcd~29_combout\ & (!\VGA_Generator|Text_Generator|LessThan1~0_combout\ & \VGA_Generator|Text_Generator|bcd~30_combout\)) # (\VGA_Generator|Text_Generator|bcd~29_combout\ & 
-- (\VGA_Generator|Text_Generator|LessThan1~0_combout\ & !\VGA_Generator|Text_Generator|bcd~30_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010101101000000010000001011110101000000101111011011110100000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_bcd~31_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~29_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_LessThan1~0_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~30_combout\,
	datae => \VGA_Generator|Text_Generator|ALT_INV_bcd~32_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~28_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~33_combout\);

-- Location: LABCELL_X10_Y36_N30
\VGA_Generator|Text_Generator|bcd~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|bcd~45_combout\ = ( \VGA_Generator|Text_Generator|bcd~44_combout\ & ( \VGA_Generator|Text_Generator|bcd~18_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~19_combout\ & ((!\VGA_Generator|Text_Generator|bcd~36_combout\ & 
-- ((\VGA_Generator|Text_Generator|bcd~35_combout\))) # (\VGA_Generator|Text_Generator|bcd~36_combout\ & (\VGA_Generator|Text_Generator|bcd~34_combout\)))) # (\VGA_Generator|Text_Generator|bcd~19_combout\ & (((!\VGA_Generator|Text_Generator|bcd~34_combout\ & 
-- !\VGA_Generator|Text_Generator|bcd~35_combout\)))) ) ) ) # ( !\VGA_Generator|Text_Generator|bcd~44_combout\ & ( \VGA_Generator|Text_Generator|bcd~18_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~36_combout\ & 
-- ((!\VGA_Generator|Text_Generator|bcd~19_combout\ $ (\VGA_Generator|Text_Generator|bcd~35_combout\)))) # (\VGA_Generator|Text_Generator|bcd~36_combout\ & (\VGA_Generator|Text_Generator|bcd~19_combout\ & ((\VGA_Generator|Text_Generator|bcd~35_combout\) # 
-- (\VGA_Generator|Text_Generator|bcd~34_combout\)))) ) ) ) # ( \VGA_Generator|Text_Generator|bcd~44_combout\ & ( !\VGA_Generator|Text_Generator|bcd~18_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~19_combout\ & 
-- ((!\VGA_Generator|Text_Generator|bcd~34_combout\ & (!\VGA_Generator|Text_Generator|bcd~36_combout\ & \VGA_Generator|Text_Generator|bcd~35_combout\)) # (\VGA_Generator|Text_Generator|bcd~34_combout\ & ((!\VGA_Generator|Text_Generator|bcd~35_combout\))))) # 
-- (\VGA_Generator|Text_Generator|bcd~19_combout\ & ((!\VGA_Generator|Text_Generator|bcd~35_combout\ & (\VGA_Generator|Text_Generator|bcd~36_combout\)) # (\VGA_Generator|Text_Generator|bcd~35_combout\ & ((\VGA_Generator|Text_Generator|bcd~34_combout\))))) ) 
-- ) ) # ( !\VGA_Generator|Text_Generator|bcd~44_combout\ & ( !\VGA_Generator|Text_Generator|bcd~18_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~34_combout\ & ((!\VGA_Generator|Text_Generator|bcd~19_combout\ & 
-- ((!\VGA_Generator|Text_Generator|bcd~35_combout\) # (\VGA_Generator|Text_Generator|bcd~36_combout\))) # (\VGA_Generator|Text_Generator|bcd~19_combout\ & ((\VGA_Generator|Text_Generator|bcd~35_combout\))))) # (\VGA_Generator|Text_Generator|bcd~34_combout\ 
-- & (!\VGA_Generator|Text_Generator|bcd~36_combout\ & (\VGA_Generator|Text_Generator|bcd~19_combout\ & !\VGA_Generator|Text_Generator|bcd~35_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001001001100001101011000001110100001000011110001110010110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_bcd~36_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~34_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~19_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~35_combout\,
	datae => \VGA_Generator|Text_Generator|ALT_INV_bcd~44_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~18_combout\,
	combout => \VGA_Generator|Text_Generator|bcd~45_combout\);

-- Location: LABCELL_X10_Y36_N12
\rtl~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~52_combout\ = ( \VGA_Generator|Text_Generator|bcd~33_combout\ & ( \VGA_Generator|Text_Generator|bcd~45_combout\ & ( (!\VGA_Generator|VGA|column[5]~2_combout\) # ((!\VGA_Generator|VGA|column[4]~1_combout\ & 
-- ((\VGA_Generator|Text_Generator|bcd~47_combout\))) # (\VGA_Generator|VGA|column[4]~1_combout\ & (\VGA_Generator|Text_Generator|bcd~51_combout\))) ) ) ) # ( !\VGA_Generator|Text_Generator|bcd~33_combout\ & ( \VGA_Generator|Text_Generator|bcd~45_combout\ & 
-- ( (!\VGA_Generator|VGA|column[5]~2_combout\ & (((\VGA_Generator|VGA|column[4]~1_combout\)))) # (\VGA_Generator|VGA|column[5]~2_combout\ & ((!\VGA_Generator|VGA|column[4]~1_combout\ & ((\VGA_Generator|Text_Generator|bcd~47_combout\))) # 
-- (\VGA_Generator|VGA|column[4]~1_combout\ & (\VGA_Generator|Text_Generator|bcd~51_combout\)))) ) ) ) # ( \VGA_Generator|Text_Generator|bcd~33_combout\ & ( !\VGA_Generator|Text_Generator|bcd~45_combout\ & ( (!\VGA_Generator|VGA|column[5]~2_combout\ & 
-- (((!\VGA_Generator|VGA|column[4]~1_combout\)))) # (\VGA_Generator|VGA|column[5]~2_combout\ & ((!\VGA_Generator|VGA|column[4]~1_combout\ & ((\VGA_Generator|Text_Generator|bcd~47_combout\))) # (\VGA_Generator|VGA|column[4]~1_combout\ & 
-- (\VGA_Generator|Text_Generator|bcd~51_combout\)))) ) ) ) # ( !\VGA_Generator|Text_Generator|bcd~33_combout\ & ( !\VGA_Generator|Text_Generator|bcd~45_combout\ & ( (\VGA_Generator|VGA|column[5]~2_combout\ & ((!\VGA_Generator|VGA|column[4]~1_combout\ & 
-- ((\VGA_Generator|Text_Generator|bcd~47_combout\))) # (\VGA_Generator|VGA|column[4]~1_combout\ & (\VGA_Generator|Text_Generator|bcd~51_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101010001101000011111000100001011010110111010101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[5]~2_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~51_combout\,
	datac => \VGA_Generator|VGA|ALT_INV_column[4]~1_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~47_combout\,
	datae => \VGA_Generator|Text_Generator|ALT_INV_bcd~33_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~45_combout\,
	combout => \rtl~52_combout\);

-- Location: LABCELL_X9_Y36_N12
\VGA_Generator|Text_Generator|ascii[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|ascii[1]~1_combout\ = ( \VGA_Generator|Text_Generator|bcd~30_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~31_combout\ & ((!\VGA_Generator|Text_Generator|bcd~32_combout\ $ 
-- (!\VGA_Generator|Text_Generator|LessThan1~0_combout\)))) # (\VGA_Generator|Text_Generator|bcd~31_combout\ & (\VGA_Generator|Text_Generator|bcd~29_combout\ & (!\VGA_Generator|Text_Generator|bcd~32_combout\ & 
-- !\VGA_Generator|Text_Generator|LessThan1~0_combout\))) ) ) # ( !\VGA_Generator|Text_Generator|bcd~30_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~32_combout\ & (!\VGA_Generator|Text_Generator|bcd~31_combout\ $ 
-- (((!\VGA_Generator|Text_Generator|LessThan1~0_combout\))))) # (\VGA_Generator|Text_Generator|bcd~32_combout\ & (\VGA_Generator|Text_Generator|bcd~31_combout\ & ((\VGA_Generator|Text_Generator|LessThan1~0_combout\) # 
-- (\VGA_Generator|Text_Generator|bcd~29_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000110100101010100011010010100011010101000000001101010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_bcd~31_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~29_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~32_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_LessThan1~0_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~30_combout\,
	combout => \VGA_Generator|Text_Generator|ascii[1]~1_combout\);

-- Location: LABCELL_X9_Y36_N3
\VGA_Generator|Text_Generator|ascii[1]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|ascii[1]~2_combout\ = ( \VGA_Generator|Text_Generator|ascii[1]~1_combout\ & ( (!\VGA_Generator|VGA|column[7]~7_combout\ & ((!\VGA_Generator|VGA|column[6]~8_combout\) # (\VGA_Generator|VGA|column[4]~1_combout\))) ) ) # ( 
-- !\VGA_Generator|Text_Generator|ascii[1]~1_combout\ & ( (!\VGA_Generator|VGA|column[7]~7_combout\ & ((!\VGA_Generator|VGA|column[6]~8_combout\) # ((\VGA_Generator|VGA|column[4]~1_combout\ & !\VGA_Generator|VGA|column[5]~2_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010000000000111101000000000011110101000000001111010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[4]~1_combout\,
	datab => \VGA_Generator|VGA|ALT_INV_column[5]~2_combout\,
	datac => \VGA_Generator|VGA|ALT_INV_column[6]~8_combout\,
	datad => \VGA_Generator|VGA|ALT_INV_column[7]~7_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_ascii[1]~1_combout\,
	combout => \VGA_Generator|Text_Generator|ascii[1]~2_combout\);

-- Location: LABCELL_X9_Y36_N30
\VGA_Generator|Text_Generator|ascii[1]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|ascii[1]~16_combout\ = ( !\VGA_Generator|VGA|column[8]~10_combout\ & ( (\VGA_Generator|VGA|column[9]~6_combout\ & (\VGA_Generator|Text_Generator|Equal0~0_combout\ & (((!\VGA_Generator|VGA|column[6]~8_combout\ & 
-- \rtl~52_combout\)) # (\VGA_Generator|Text_Generator|ascii[1]~2_combout\)))) ) ) # ( \VGA_Generator|VGA|column[8]~10_combout\ & ( ((\VGA_Generator|Text_Generator|Equal0~0_combout\ & (\rtl~11_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000100000001000000110000001100010001000000010000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[9]~6_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_Equal0~0_combout\,
	datac => \ALT_INV_rtl~11_combout\,
	datad => \VGA_Generator|VGA|ALT_INV_column[6]~8_combout\,
	datae => \VGA_Generator|VGA|ALT_INV_column[8]~10_combout\,
	dataf => \ALT_INV_rtl~52_combout\,
	datag => \VGA_Generator|Text_Generator|ALT_INV_ascii[1]~2_combout\,
	combout => \VGA_Generator|Text_Generator|ascii[1]~16_combout\);

-- Location: LABCELL_X12_Y36_N0
\VGA_Generator|Text_Generator|Mux4~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|Mux4~6_combout\ = ( score(1) & ( \VGA_Generator|Text_Generator|bcd~41_combout\ & ( (!score(2) & (!score(3) & !\VGA_Generator|Text_Generator|bcd~40_combout\)) # (score(2) & (!score(3) $ 
-- (!\VGA_Generator|Text_Generator|bcd~40_combout\))) ) ) ) # ( !score(1) & ( \VGA_Generator|Text_Generator|bcd~41_combout\ & ( (!score(3) & (!\VGA_Generator|Text_Generator|bcd~40_combout\ & (!\VGA_Generator|Text_Generator|bcd~42_combout\ $ (!score(2))))) # 
-- (score(3) & ((!score(2) $ (!\VGA_Generator|Text_Generator|bcd~40_combout\)))) ) ) ) # ( score(1) & ( !\VGA_Generator|Text_Generator|bcd~41_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~42_combout\ & ((!score(2) & (score(3) & 
-- \VGA_Generator|Text_Generator|bcd~40_combout\)) # (score(2) & ((!\VGA_Generator|Text_Generator|bcd~40_combout\))))) # (\VGA_Generator|Text_Generator|bcd~42_combout\ & (!score(2))) ) ) ) # ( !score(1) & ( !\VGA_Generator|Text_Generator|bcd~41_combout\ & ( 
-- (!score(3) & (!\VGA_Generator|Text_Generator|bcd~42_combout\ $ (!score(2) $ (\VGA_Generator|Text_Generator|bcd~40_combout\)))) # (score(3) & ((!\VGA_Generator|Text_Generator|bcd~42_combout\ & (!score(2) & \VGA_Generator|Text_Generator|bcd~40_combout\)) # 
-- (\VGA_Generator|Text_Generator|bcd~42_combout\ & (score(2) & !\VGA_Generator|Text_Generator|bcd~40_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110000110011000011001100100110001100011000011001100001100110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_bcd~42_combout\,
	datab => ALT_INV_score(2),
	datac => ALT_INV_score(3),
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~40_combout\,
	datae => ALT_INV_score(1),
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~41_combout\,
	combout => \VGA_Generator|Text_Generator|Mux4~6_combout\);

-- Location: LABCELL_X10_Y36_N42
\VGA_Generator|Text_Generator|Mux4~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|Mux4~4_combout\ = ( \VGA_Generator|Text_Generator|bcd~44_combout\ & ( \VGA_Generator|Text_Generator|bcd~18_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~36_combout\ & (!\VGA_Generator|Text_Generator|bcd~34_combout\ & 
-- ((!\VGA_Generator|Text_Generator|bcd~19_combout\) # (\VGA_Generator|Text_Generator|bcd~35_combout\)))) # (\VGA_Generator|Text_Generator|bcd~36_combout\ & ((!\VGA_Generator|Text_Generator|bcd~34_combout\ & (\VGA_Generator|Text_Generator|bcd~19_combout\)) # 
-- (\VGA_Generator|Text_Generator|bcd~34_combout\ & (!\VGA_Generator|Text_Generator|bcd~19_combout\ & !\VGA_Generator|Text_Generator|bcd~35_combout\)))) ) ) ) # ( !\VGA_Generator|Text_Generator|bcd~44_combout\ & ( 
-- \VGA_Generator|Text_Generator|bcd~18_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~35_combout\ & (!\VGA_Generator|Text_Generator|bcd~36_combout\ & (!\VGA_Generator|Text_Generator|bcd~34_combout\))) # (\VGA_Generator|Text_Generator|bcd~35_combout\ & 
-- ((!\VGA_Generator|Text_Generator|bcd~34_combout\ $ (!\VGA_Generator|Text_Generator|bcd~19_combout\)))) ) ) ) # ( \VGA_Generator|Text_Generator|bcd~44_combout\ & ( !\VGA_Generator|Text_Generator|bcd~18_combout\ & ( 
-- (!\VGA_Generator|Text_Generator|bcd~34_combout\ & (\VGA_Generator|Text_Generator|bcd~36_combout\ & (!\VGA_Generator|Text_Generator|bcd~19_combout\))) # (\VGA_Generator|Text_Generator|bcd~34_combout\ & ((!\VGA_Generator|Text_Generator|bcd~35_combout\ & 
-- (!\VGA_Generator|Text_Generator|bcd~36_combout\)) # (\VGA_Generator|Text_Generator|bcd~35_combout\ & ((\VGA_Generator|Text_Generator|bcd~19_combout\))))) ) ) ) # ( !\VGA_Generator|Text_Generator|bcd~44_combout\ & ( 
-- !\VGA_Generator|Text_Generator|bcd~18_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~35_combout\ & (((\VGA_Generator|Text_Generator|bcd~34_combout\ & \VGA_Generator|Text_Generator|bcd~19_combout\)) # (\VGA_Generator|Text_Generator|bcd~36_combout\))) # 
-- (\VGA_Generator|Text_Generator|bcd~35_combout\ & (((!\VGA_Generator|Text_Generator|bcd~34_combout\ & !\VGA_Generator|Text_Generator|bcd~19_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011111000000011000100100001110001000001111001001010010001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_bcd~36_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~34_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~19_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~35_combout\,
	datae => \VGA_Generator|Text_Generator|ALT_INV_bcd~44_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~18_combout\,
	combout => \VGA_Generator|Text_Generator|Mux4~4_combout\);

-- Location: LABCELL_X9_Y36_N27
\VGA_Generator|Text_Generator|Mux4~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|Mux4~5_combout\ = ( \VGA_Generator|Text_Generator|bcd~31_combout\ & ( (!\VGA_Generator|Text_Generator|LessThan1~0_combout\ & \VGA_Generator|Text_Generator|bcd~32_combout\) ) ) # ( 
-- !\VGA_Generator|Text_Generator|bcd~31_combout\ & ( (!\VGA_Generator|Text_Generator|LessThan1~0_combout\ & (!\VGA_Generator|Text_Generator|bcd~30_combout\ & \VGA_Generator|Text_Generator|bcd~32_combout\)) # 
-- (\VGA_Generator|Text_Generator|LessThan1~0_combout\ & ((!\VGA_Generator|Text_Generator|bcd~32_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010110100000010101011010000000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_LessThan1~0_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~30_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~32_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~31_combout\,
	combout => \VGA_Generator|Text_Generator|Mux4~5_combout\);

-- Location: MLABCELL_X8_Y36_N48
\VGA_Generator|Text_Generator|Mux4~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|Mux4~9_combout\ = ( !\VGA_Generator|VGA|Add1~2_combout\ & ( (!\VGA_Generator|VGA|column[4]~3_combout\ & (\VGA_Generator|VGA|column[5]~2_combout\ & (((\VGA_Generator|Text_Generator|Mux4~5_combout\)) # 
-- (\VGA_Generator|VGA|Add1~1_combout\)))) ) ) # ( \VGA_Generator|VGA|Add1~2_combout\ & ( (!\VGA_Generator|VGA|column[4]~3_combout\ & (\VGA_Generator|VGA|Add1~1_combout\ & ((!\VGA_Generator|VGA|column[5]~2_combout\ & 
-- ((\VGA_Generator|Text_Generator|Mux4~4_combout\))) # (\VGA_Generator|VGA|column[5]~2_combout\ & (\VGA_Generator|Text_Generator|Mux4~6_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000101010000000000000001000000000001010100010001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[4]~3_combout\,
	datab => \VGA_Generator|VGA|ALT_INV_Add1~1_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_Mux4~6_combout\,
	datad => \VGA_Generator|VGA|ALT_INV_column[5]~2_combout\,
	datae => \VGA_Generator|VGA|ALT_INV_Add1~2_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_Mux4~4_combout\,
	datag => \VGA_Generator|Text_Generator|ALT_INV_Mux4~5_combout\,
	combout => \VGA_Generator|Text_Generator|Mux4~9_combout\);

-- Location: MLABCELL_X8_Y36_N39
\VGA_Generator|Text_Generator|Mux4~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|Mux4~3_combout\ = (!\VGA_Generator|VGA|column[7]~7_combout\ & ((!\VGA_Generator|VGA|column[6]~8_combout\) # ((!\VGA_Generator|VGA|column[5]~2_combout\ & level(2)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000001000101010100000100010101010000010001010101000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[7]~7_combout\,
	datab => \VGA_Generator|VGA|ALT_INV_column[5]~2_combout\,
	datac => ALT_INV_level(2),
	datad => \VGA_Generator|VGA|ALT_INV_column[6]~8_combout\,
	combout => \VGA_Generator|Text_Generator|Mux4~3_combout\);

-- Location: MLABCELL_X8_Y36_N57
\VGA_Generator|Text_Generator|Mux4~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|Mux4~7_combout\ = ( !\VGA_Generator|VGA|column[7]~7_combout\ & ( !\VGA_Generator|VGA|column[5]~2_combout\ & ( !\VGA_Generator|VGA|column[6]~8_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[6]~8_combout\,
	datae => \VGA_Generator|VGA|ALT_INV_column[7]~7_combout\,
	dataf => \VGA_Generator|VGA|ALT_INV_column[5]~2_combout\,
	combout => \VGA_Generator|Text_Generator|Mux4~7_combout\);

-- Location: LABCELL_X11_Y36_N0
\VGA_Generator|Text_Generator|Mux4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|Mux4~1_combout\ = ( \VGA_Generator|Text_Generator|bcd~39_combout\ & ( \VGA_Generator|Text_Generator|bcd~6_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~37_combout\ & ((!\VGA_Generator|Text_Generator|bcd~38_combout\ & 
-- (\VGA_Generator|Text_Generator|bcd~46_combout\ & !\VGA_Generator|Text_Generator|bcd~43_combout\)) # (\VGA_Generator|Text_Generator|bcd~38_combout\ & (!\VGA_Generator|Text_Generator|bcd~46_combout\ $ (\VGA_Generator|Text_Generator|bcd~43_combout\))))) # 
-- (\VGA_Generator|Text_Generator|bcd~37_combout\ & (((\VGA_Generator|Text_Generator|bcd~43_combout\)))) ) ) ) # ( !\VGA_Generator|Text_Generator|bcd~39_combout\ & ( \VGA_Generator|Text_Generator|bcd~6_combout\ & ( 
-- (!\VGA_Generator|Text_Generator|bcd~37_combout\ & (!\VGA_Generator|Text_Generator|bcd~43_combout\ $ (((!\VGA_Generator|Text_Generator|bcd~38_combout\ & \VGA_Generator|Text_Generator|bcd~46_combout\))))) # (\VGA_Generator|Text_Generator|bcd~37_combout\ & 
-- (\VGA_Generator|Text_Generator|bcd~43_combout\ & (!\VGA_Generator|Text_Generator|bcd~38_combout\ $ (!\VGA_Generator|Text_Generator|bcd~46_combout\)))) ) ) ) # ( \VGA_Generator|Text_Generator|bcd~39_combout\ & ( 
-- !\VGA_Generator|Text_Generator|bcd~6_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~37_combout\ & (!\VGA_Generator|Text_Generator|bcd~43_combout\ $ (((\VGA_Generator|Text_Generator|bcd~38_combout\ & \VGA_Generator|Text_Generator|bcd~46_combout\))))) # 
-- (\VGA_Generator|Text_Generator|bcd~37_combout\ & (\VGA_Generator|Text_Generator|bcd~43_combout\ & (!\VGA_Generator|Text_Generator|bcd~38_combout\ $ (\VGA_Generator|Text_Generator|bcd~46_combout\)))) ) ) ) # ( !\VGA_Generator|Text_Generator|bcd~39_combout\ 
-- & ( !\VGA_Generator|Text_Generator|bcd~6_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~37_combout\ & (((\VGA_Generator|Text_Generator|bcd~43_combout\)))) # (\VGA_Generator|Text_Generator|bcd~37_combout\ & 
-- ((!\VGA_Generator|Text_Generator|bcd~38_combout\ & (!\VGA_Generator|Text_Generator|bcd~46_combout\ $ (\VGA_Generator|Text_Generator|bcd~43_combout\))) # (\VGA_Generator|Text_Generator|bcd~38_combout\ & (\VGA_Generator|Text_Generator|bcd~46_combout\ & 
-- !\VGA_Generator|Text_Generator|bcd~43_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000110101110101010000100001110100010000111000010100001010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_bcd~37_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~38_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~46_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~43_combout\,
	datae => \VGA_Generator|Text_Generator|ALT_INV_bcd~39_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~6_combout\,
	combout => \VGA_Generator|Text_Generator|Mux4~1_combout\);

-- Location: LABCELL_X9_Y36_N18
\VGA_Generator|Text_Generator|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|Mux4~0_combout\ = ( \VGA_Generator|Text_Generator|bcd~32_combout\ & ( \VGA_Generator|Text_Generator|bcd~28_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~31_combout\ & ((!\VGA_Generator|Text_Generator|bcd~29_combout\ & 
-- (!\VGA_Generator|Text_Generator|LessThan1~0_combout\ $ (!\VGA_Generator|Text_Generator|bcd~30_combout\))) # (\VGA_Generator|Text_Generator|bcd~29_combout\ & (!\VGA_Generator|Text_Generator|LessThan1~0_combout\ & 
-- !\VGA_Generator|Text_Generator|bcd~30_combout\)))) # (\VGA_Generator|Text_Generator|bcd~31_combout\ & ((!\VGA_Generator|Text_Generator|bcd~29_combout\ & (\VGA_Generator|Text_Generator|LessThan1~0_combout\ & \VGA_Generator|Text_Generator|bcd~30_combout\)) 
-- # (\VGA_Generator|Text_Generator|bcd~29_combout\ & (!\VGA_Generator|Text_Generator|LessThan1~0_combout\ $ (!\VGA_Generator|Text_Generator|bcd~30_combout\))))) ) ) ) # ( !\VGA_Generator|Text_Generator|bcd~32_combout\ & ( 
-- \VGA_Generator|Text_Generator|bcd~28_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~31_combout\ & (!\VGA_Generator|Text_Generator|bcd~29_combout\ $ ((!\VGA_Generator|Text_Generator|LessThan1~0_combout\)))) # 
-- (\VGA_Generator|Text_Generator|bcd~31_combout\ & ((!\VGA_Generator|Text_Generator|bcd~29_combout\ & (!\VGA_Generator|Text_Generator|LessThan1~0_combout\ & !\VGA_Generator|Text_Generator|bcd~30_combout\)) # (\VGA_Generator|Text_Generator|bcd~29_combout\ & 
-- (\VGA_Generator|Text_Generator|LessThan1~0_combout\)))) ) ) ) # ( \VGA_Generator|Text_Generator|bcd~32_combout\ & ( !\VGA_Generator|Text_Generator|bcd~28_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~31_combout\ & 
-- (!\VGA_Generator|Text_Generator|bcd~29_combout\ $ ((!\VGA_Generator|Text_Generator|LessThan1~0_combout\)))) # (\VGA_Generator|Text_Generator|bcd~31_combout\ & ((!\VGA_Generator|Text_Generator|bcd~29_combout\ & 
-- (!\VGA_Generator|Text_Generator|LessThan1~0_combout\ & !\VGA_Generator|Text_Generator|bcd~30_combout\)) # (\VGA_Generator|Text_Generator|bcd~29_combout\ & (\VGA_Generator|Text_Generator|LessThan1~0_combout\)))) ) ) ) # ( 
-- !\VGA_Generator|Text_Generator|bcd~32_combout\ & ( !\VGA_Generator|Text_Generator|bcd~28_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~30_combout\ & ((!\VGA_Generator|Text_Generator|bcd~31_combout\ & (\VGA_Generator|Text_Generator|bcd~29_combout\ & 
-- \VGA_Generator|Text_Generator|LessThan1~0_combout\)) # (\VGA_Generator|Text_Generator|bcd~31_combout\ & (!\VGA_Generator|Text_Generator|bcd~29_combout\ & !\VGA_Generator|Text_Generator|LessThan1~0_combout\)))) # 
-- (\VGA_Generator|Text_Generator|bcd~30_combout\ & (!\VGA_Generator|Text_Generator|bcd~31_combout\ $ (!\VGA_Generator|Text_Generator|bcd~29_combout\ $ (\VGA_Generator|Text_Generator|LessThan1~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100001001101001011010010010100101101001001010010010100110010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_bcd~31_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~29_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_LessThan1~0_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~30_combout\,
	datae => \VGA_Generator|Text_Generator|ALT_INV_bcd~32_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~28_combout\,
	combout => \VGA_Generator|Text_Generator|Mux4~0_combout\);

-- Location: MLABCELL_X8_Y36_N6
\VGA_Generator|Text_Generator|Mux4~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|Mux4~2_combout\ = ( !\VGA_Generator|VGA|column[4]~3_combout\ & ( \VGA_Generator|Text_Generator|Mux4~0_combout\ & ( (!\VGA_Generator|VGA|Add1~1_combout\ & ((!\VGA_Generator|VGA|Add1~2_combout\ $ 
-- (\VGA_Generator|VGA|Add1~0_combout\)))) # (\VGA_Generator|VGA|Add1~1_combout\ & ((!\VGA_Generator|VGA|Add1~2_combout\ & ((\VGA_Generator|VGA|Add1~0_combout\))) # (\VGA_Generator|VGA|Add1~2_combout\ & ((!\VGA_Generator|VGA|Add1~0_combout\) # 
-- (\VGA_Generator|Text_Generator|Mux4~1_combout\))))) ) ) ) # ( !\VGA_Generator|VGA|column[4]~3_combout\ & ( !\VGA_Generator|Text_Generator|Mux4~0_combout\ & ( (!\VGA_Generator|VGA|Add1~1_combout\ & ((!\VGA_Generator|VGA|Add1~2_combout\ $ 
-- (\VGA_Generator|VGA|Add1~0_combout\)))) # (\VGA_Generator|VGA|Add1~1_combout\ & (\VGA_Generator|VGA|Add1~0_combout\ & ((!\VGA_Generator|VGA|Add1~2_combout\) # (\VGA_Generator|Text_Generator|Mux4~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000001011011000000000000000010100101010110110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_Add1~1_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_Mux4~1_combout\,
	datac => \VGA_Generator|VGA|ALT_INV_Add1~2_combout\,
	datad => \VGA_Generator|VGA|ALT_INV_Add1~0_combout\,
	datae => \VGA_Generator|VGA|ALT_INV_column[4]~3_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_Mux4~0_combout\,
	combout => \VGA_Generator|Text_Generator|Mux4~2_combout\);

-- Location: MLABCELL_X8_Y36_N24
\VGA_Generator|Text_Generator|Mux4~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|Mux4~8_combout\ = ( \VGA_Generator|Text_Generator|Mux4~7_combout\ & ( \VGA_Generator|Text_Generator|Mux4~2_combout\ & ( (!\VGA_Generator|VGA|column[4]~1_combout\ & ((!\VGA_Generator|VGA|column[8]~10_combout\) # 
-- ((\VGA_Generator|Text_Generator|Mux4~3_combout\)))) # (\VGA_Generator|VGA|column[4]~1_combout\ & (((\VGA_Generator|Text_Generator|Mux4~9_combout\)) # (\VGA_Generator|VGA|column[8]~10_combout\))) ) ) ) # ( !\VGA_Generator|Text_Generator|Mux4~7_combout\ & ( 
-- \VGA_Generator|Text_Generator|Mux4~2_combout\ & ( (!\VGA_Generator|VGA|column[4]~1_combout\ & ((!\VGA_Generator|VGA|column[8]~10_combout\) # ((\VGA_Generator|Text_Generator|Mux4~3_combout\)))) # (\VGA_Generator|VGA|column[4]~1_combout\ & 
-- (!\VGA_Generator|VGA|column[8]~10_combout\ & (\VGA_Generator|Text_Generator|Mux4~9_combout\))) ) ) ) # ( \VGA_Generator|Text_Generator|Mux4~7_combout\ & ( !\VGA_Generator|Text_Generator|Mux4~2_combout\ & ( (!\VGA_Generator|VGA|column[4]~1_combout\ & 
-- (\VGA_Generator|VGA|column[8]~10_combout\ & ((\VGA_Generator|Text_Generator|Mux4~3_combout\)))) # (\VGA_Generator|VGA|column[4]~1_combout\ & (((\VGA_Generator|Text_Generator|Mux4~9_combout\)) # (\VGA_Generator|VGA|column[8]~10_combout\))) ) ) ) # ( 
-- !\VGA_Generator|Text_Generator|Mux4~7_combout\ & ( !\VGA_Generator|Text_Generator|Mux4~2_combout\ & ( (!\VGA_Generator|VGA|column[4]~1_combout\ & (\VGA_Generator|VGA|column[8]~10_combout\ & ((\VGA_Generator|Text_Generator|Mux4~3_combout\)))) # 
-- (\VGA_Generator|VGA|column[4]~1_combout\ & (!\VGA_Generator|VGA|column[8]~10_combout\ & (\VGA_Generator|Text_Generator|Mux4~9_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000101010011011110001100101011101001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[4]~1_combout\,
	datab => \VGA_Generator|VGA|ALT_INV_column[8]~10_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_Mux4~9_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_Mux4~3_combout\,
	datae => \VGA_Generator|Text_Generator|ALT_INV_Mux4~7_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_Mux4~2_combout\,
	combout => \VGA_Generator|Text_Generator|Mux4~8_combout\);

-- Location: LABCELL_X9_Y36_N9
\VGA_Generator|Text_Generator|ascii[2]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|ascii[2]~3_combout\ = ( \VGA_Generator|Text_Generator|Mux4~8_combout\ & ( (\VGA_Generator|VGA|column[9]~6_combout\ & \VGA_Generator|Text_Generator|Equal0~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[9]~6_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_Equal0~0_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_Mux4~8_combout\,
	combout => \VGA_Generator|Text_Generator|ascii[2]~3_combout\);

-- Location: MLABCELL_X8_Y36_N0
\VGA_Generator|Text_Generator|ascii[3]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|ascii[3]~9_combout\ = ( !\VGA_Generator|VGA|column[8]~10_combout\ & ( (\VGA_Generator|VGA|column[7]~7_combout\ & !\VGA_Generator|VGA|column[6]~8_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[7]~7_combout\,
	datad => \VGA_Generator|VGA|ALT_INV_column[6]~8_combout\,
	dataf => \VGA_Generator|VGA|ALT_INV_column[8]~10_combout\,
	combout => \VGA_Generator|Text_Generator|ascii[3]~9_combout\);

-- Location: LABCELL_X9_Y36_N15
\VGA_Generator|Text_Generator|ascii[3]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|ascii[3]~10_combout\ = ( \VGA_Generator|Text_Generator|bcd~30_combout\ & ( (\VGA_Generator|Text_Generator|LessThan1~0_combout\ & ((!\VGA_Generator|Text_Generator|bcd~31_combout\ & 
-- (!\VGA_Generator|Text_Generator|bcd~29_combout\ & \VGA_Generator|Text_Generator|bcd~32_combout\)) # (\VGA_Generator|Text_Generator|bcd~31_combout\ & ((!\VGA_Generator|Text_Generator|bcd~32_combout\))))) ) ) # ( 
-- !\VGA_Generator|Text_Generator|bcd~30_combout\ & ( (\VGA_Generator|Text_Generator|bcd~31_combout\ & (\VGA_Generator|Text_Generator|LessThan1~0_combout\ & !\VGA_Generator|Text_Generator|bcd~32_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000000000001010000000000000101000010000000010100001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_bcd~31_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~29_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_LessThan1~0_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~32_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~30_combout\,
	combout => \VGA_Generator|Text_Generator|ascii[3]~10_combout\);

-- Location: MLABCELL_X8_Y36_N45
\VGA_Generator|Text_Generator|ascii[3]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|ascii[3]~11_combout\ = ( \VGA_Generator|VGA|Add1~1_combout\ & ( (!\VGA_Generator|VGA|column[8]~10_combout\ & (!\VGA_Generator|VGA|Add1~2_combout\ & (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[4]~DUPLICATE_q\ 
-- & !\VGA_Generator|VGA|column[4]~3_combout\))) # (\VGA_Generator|VGA|column[8]~10_combout\ & (((\VGA_Generator|VGA|column[4]~3_combout\)))) ) ) # ( !\VGA_Generator|VGA|Add1~1_combout\ & ( (!\VGA_Generator|VGA|column[4]~3_combout\ & 
-- (\VGA_Generator|VGA|Add1~2_combout\ & ((\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[4]~DUPLICATE_q\) # (\VGA_Generator|VGA|column[8]~10_combout\)))) # (\VGA_Generator|VGA|column[4]~3_combout\ & 
-- (((\VGA_Generator|VGA|column[8]~10_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010100110011000101010011001100001000001100110000100000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_Add1~2_combout\,
	datab => \VGA_Generator|VGA|ALT_INV_column[8]~10_combout\,
	datac => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit[4]~DUPLICATE_q\,
	datad => \VGA_Generator|VGA|ALT_INV_column[4]~3_combout\,
	dataf => \VGA_Generator|VGA|ALT_INV_Add1~1_combout\,
	combout => \VGA_Generator|Text_Generator|ascii[3]~11_combout\);

-- Location: MLABCELL_X8_Y36_N42
\VGA_Generator|Text_Generator|ascii[3]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|ascii[3]~12_combout\ = ( \VGA_Generator|VGA|column[4]~1_combout\ & ( (!\VGA_Generator|VGA|column[8]~10_combout\ & (!\VGA_Generator|VGA|column[7]~7_combout\ & \VGA_Generator|VGA|column[6]~8_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000110000000000000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \VGA_Generator|VGA|ALT_INV_column[8]~10_combout\,
	datac => \VGA_Generator|VGA|ALT_INV_column[7]~7_combout\,
	datad => \VGA_Generator|VGA|ALT_INV_column[6]~8_combout\,
	dataf => \VGA_Generator|VGA|ALT_INV_column[4]~1_combout\,
	combout => \VGA_Generator|Text_Generator|ascii[3]~12_combout\);

-- Location: MLABCELL_X8_Y36_N36
\VGA_Generator|Text_Generator|ascii[3]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|ascii[3]~13_combout\ = ( \VGA_Generator|Text_Generator|ascii[3]~12_combout\ & ( (\VGA_Generator|VGA|column[5]~2_combout\ & (!\VGA_Generator|Text_Generator|ascii[3]~10_combout\ & 
-- !\VGA_Generator|Text_Generator|ascii[3]~11_combout\)) ) ) # ( !\VGA_Generator|Text_Generator|ascii[3]~12_combout\ & ( (!\VGA_Generator|VGA|column[5]~2_combout\) # (!\VGA_Generator|Text_Generator|ascii[3]~11_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111001100111111111100110000110000000000000011000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \VGA_Generator|VGA|ALT_INV_column[5]~2_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_ascii[3]~10_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_ascii[3]~11_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_ascii[3]~12_combout\,
	combout => \VGA_Generator|Text_Generator|ascii[3]~13_combout\);

-- Location: LABCELL_X12_Y36_N57
\VGA_Generator|Text_Generator|ascii[3]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|ascii[3]~7_combout\ = ( \VGA_Generator|Text_Generator|bcd~48_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~50_combout\ & ((!score(2) & (!\VGA_Generator|Text_Generator|bcd~49_combout\)) # (score(2) & ((!score(1)))))) # 
-- (\VGA_Generator|Text_Generator|bcd~50_combout\ & (((!score(2) & !score(1))))) ) ) # ( !\VGA_Generator|Text_Generator|bcd~48_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~49_combout\ & (!\VGA_Generator|Text_Generator|bcd~50_combout\ & (score(2) & 
-- score(1)))) # (\VGA_Generator|Text_Generator|bcd~49_combout\ & (\VGA_Generator|Text_Generator|bcd~50_combout\ & ((score(1)) # (score(2))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100011001000000010001100110111100100000001011110010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_bcd~49_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~50_combout\,
	datac => ALT_INV_score(2),
	datad => ALT_INV_score(1),
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~48_combout\,
	combout => \VGA_Generator|Text_Generator|ascii[3]~7_combout\);

-- Location: LABCELL_X9_Y36_N48
\VGA_Generator|Text_Generator|ascii[3]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|ascii[3]~4_combout\ = ( \VGA_Generator|Text_Generator|bcd~32_combout\ & ( \VGA_Generator|Text_Generator|bcd~28_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~31_combout\ & (\VGA_Generator|Text_Generator|bcd~30_combout\ & 
-- (!\VGA_Generator|Text_Generator|bcd~29_combout\ $ (!\VGA_Generator|Text_Generator|LessThan1~0_combout\)))) # (\VGA_Generator|Text_Generator|bcd~31_combout\ & ((!\VGA_Generator|Text_Generator|bcd~29_combout\ & 
-- (!\VGA_Generator|Text_Generator|LessThan1~0_combout\ & !\VGA_Generator|Text_Generator|bcd~30_combout\)) # (\VGA_Generator|Text_Generator|bcd~29_combout\ & (\VGA_Generator|Text_Generator|LessThan1~0_combout\ & 
-- \VGA_Generator|Text_Generator|bcd~30_combout\)))) ) ) ) # ( !\VGA_Generator|Text_Generator|bcd~32_combout\ & ( \VGA_Generator|Text_Generator|bcd~28_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~31_combout\ & 
-- (\VGA_Generator|Text_Generator|bcd~29_combout\ & (\VGA_Generator|Text_Generator|LessThan1~0_combout\ & !\VGA_Generator|Text_Generator|bcd~30_combout\))) # (\VGA_Generator|Text_Generator|bcd~31_combout\ & (!\VGA_Generator|Text_Generator|bcd~29_combout\ & 
-- (!\VGA_Generator|Text_Generator|LessThan1~0_combout\ & \VGA_Generator|Text_Generator|bcd~30_combout\))) ) ) ) # ( \VGA_Generator|Text_Generator|bcd~32_combout\ & ( !\VGA_Generator|Text_Generator|bcd~28_combout\ & ( 
-- (!\VGA_Generator|Text_Generator|bcd~31_combout\ & (\VGA_Generator|Text_Generator|bcd~29_combout\ & (\VGA_Generator|Text_Generator|LessThan1~0_combout\ & !\VGA_Generator|Text_Generator|bcd~30_combout\))) # (\VGA_Generator|Text_Generator|bcd~31_combout\ & 
-- (!\VGA_Generator|Text_Generator|bcd~29_combout\ & (!\VGA_Generator|Text_Generator|LessThan1~0_combout\ & \VGA_Generator|Text_Generator|bcd~30_combout\))) ) ) ) # ( !\VGA_Generator|Text_Generator|bcd~32_combout\ & ( 
-- !\VGA_Generator|Text_Generator|bcd~28_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~31_combout\ & ((!\VGA_Generator|Text_Generator|bcd~29_combout\ & (!\VGA_Generator|Text_Generator|LessThan1~0_combout\ & !\VGA_Generator|Text_Generator|bcd~30_combout\)) 
-- # (\VGA_Generator|Text_Generator|bcd~29_combout\ & (\VGA_Generator|Text_Generator|LessThan1~0_combout\ & \VGA_Generator|Text_Generator|bcd~30_combout\)))) # (\VGA_Generator|Text_Generator|bcd~31_combout\ & (!\VGA_Generator|Text_Generator|bcd~30_combout\ & 
-- (!\VGA_Generator|Text_Generator|bcd~29_combout\ $ (!\VGA_Generator|Text_Generator|LessThan1~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001010000000010000000100100000000000010010000000100000000101001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_bcd~31_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~29_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_LessThan1~0_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~30_combout\,
	datae => \VGA_Generator|Text_Generator|ALT_INV_bcd~32_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~28_combout\,
	combout => \VGA_Generator|Text_Generator|ascii[3]~4_combout\);

-- Location: LABCELL_X10_Y36_N48
\VGA_Generator|Text_Generator|ascii[3]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|ascii[3]~6_combout\ = ( \VGA_Generator|Text_Generator|bcd~44_combout\ & ( \VGA_Generator|Text_Generator|bcd~18_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~34_combout\ & (\VGA_Generator|Text_Generator|bcd~36_combout\ & 
-- (!\VGA_Generator|Text_Generator|bcd~19_combout\))) # (\VGA_Generator|Text_Generator|bcd~34_combout\ & (!\VGA_Generator|Text_Generator|bcd~35_combout\ & (!\VGA_Generator|Text_Generator|bcd~36_combout\ $ (!\VGA_Generator|Text_Generator|bcd~19_combout\)))) ) 
-- ) ) # ( !\VGA_Generator|Text_Generator|bcd~44_combout\ & ( \VGA_Generator|Text_Generator|bcd~18_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~34_combout\ & ((!\VGA_Generator|Text_Generator|bcd~36_combout\ & 
-- (!\VGA_Generator|Text_Generator|bcd~19_combout\ & \VGA_Generator|Text_Generator|bcd~35_combout\)) # (\VGA_Generator|Text_Generator|bcd~36_combout\ & (\VGA_Generator|Text_Generator|bcd~19_combout\ & !\VGA_Generator|Text_Generator|bcd~35_combout\)))) ) ) ) 
-- # ( \VGA_Generator|Text_Generator|bcd~44_combout\ & ( !\VGA_Generator|Text_Generator|bcd~18_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~34_combout\ & (!\VGA_Generator|Text_Generator|bcd~36_combout\ & (\VGA_Generator|Text_Generator|bcd~19_combout\ & 
-- !\VGA_Generator|Text_Generator|bcd~35_combout\))) # (\VGA_Generator|Text_Generator|bcd~34_combout\ & (!\VGA_Generator|Text_Generator|bcd~19_combout\ & ((\VGA_Generator|Text_Generator|bcd~35_combout\) # (\VGA_Generator|Text_Generator|bcd~36_combout\)))) ) 
-- ) ) # ( !\VGA_Generator|Text_Generator|bcd~44_combout\ & ( !\VGA_Generator|Text_Generator|bcd~18_combout\ & ( (\VGA_Generator|Text_Generator|bcd~34_combout\ & (!\VGA_Generator|Text_Generator|bcd~19_combout\ $ 
-- (\VGA_Generator|Text_Generator|bcd~35_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000011000110000011000000000100100000000101001001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_bcd~36_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~34_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~19_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~35_combout\,
	datae => \VGA_Generator|Text_Generator|ALT_INV_bcd~44_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~18_combout\,
	combout => \VGA_Generator|Text_Generator|ascii[3]~6_combout\);

-- Location: LABCELL_X11_Y36_N42
\VGA_Generator|Text_Generator|ascii[3]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|ascii[3]~5_combout\ = ( \VGA_Generator|Text_Generator|bcd~39_combout\ & ( \VGA_Generator|Text_Generator|bcd~6_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~38_combout\ & (!\VGA_Generator|Text_Generator|bcd~46_combout\ & 
-- (!\VGA_Generator|Text_Generator|bcd~37_combout\ $ (!\VGA_Generator|Text_Generator|bcd~43_combout\)))) # (\VGA_Generator|Text_Generator|bcd~38_combout\ & ((!\VGA_Generator|Text_Generator|bcd~43_combout\ & ((!\VGA_Generator|Text_Generator|bcd~46_combout\))) 
-- # (\VGA_Generator|Text_Generator|bcd~43_combout\ & (!\VGA_Generator|Text_Generator|bcd~37_combout\)))) ) ) ) # ( !\VGA_Generator|Text_Generator|bcd~39_combout\ & ( \VGA_Generator|Text_Generator|bcd~6_combout\ & ( 
-- (\VGA_Generator|Text_Generator|bcd~46_combout\ & ((!\VGA_Generator|Text_Generator|bcd~37_combout\ & (!\VGA_Generator|Text_Generator|bcd~38_combout\ & !\VGA_Generator|Text_Generator|bcd~43_combout\)) # (\VGA_Generator|Text_Generator|bcd~37_combout\ & 
-- (\VGA_Generator|Text_Generator|bcd~38_combout\ & \VGA_Generator|Text_Generator|bcd~43_combout\)))) ) ) ) # ( \VGA_Generator|Text_Generator|bcd~39_combout\ & ( !\VGA_Generator|Text_Generator|bcd~6_combout\ & ( (\VGA_Generator|Text_Generator|bcd~46_combout\ 
-- & ((!\VGA_Generator|Text_Generator|bcd~37_combout\ & (\VGA_Generator|Text_Generator|bcd~38_combout\ & !\VGA_Generator|Text_Generator|bcd~43_combout\)) # (\VGA_Generator|Text_Generator|bcd~37_combout\ & (!\VGA_Generator|Text_Generator|bcd~38_combout\ & 
-- \VGA_Generator|Text_Generator|bcd~43_combout\)))) ) ) ) # ( !\VGA_Generator|Text_Generator|bcd~39_combout\ & ( !\VGA_Generator|Text_Generator|bcd~6_combout\ & ( (!\VGA_Generator|Text_Generator|bcd~38_combout\ & 
-- ((!\VGA_Generator|Text_Generator|bcd~43_combout\ & ((!\VGA_Generator|Text_Generator|bcd~46_combout\))) # (\VGA_Generator|Text_Generator|bcd~43_combout\ & (\VGA_Generator|Text_Generator|bcd~37_combout\)))) # (\VGA_Generator|Text_Generator|bcd~38_combout\ & 
-- (!\VGA_Generator|Text_Generator|bcd~46_combout\ & (!\VGA_Generator|Text_Generator|bcd~37_combout\ $ (\VGA_Generator|Text_Generator|bcd~43_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110000001010100000000100000010000001000000000010111000010100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_bcd~37_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_bcd~38_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_bcd~46_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_bcd~43_combout\,
	datae => \VGA_Generator|Text_Generator|ALT_INV_bcd~39_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_bcd~6_combout\,
	combout => \VGA_Generator|Text_Generator|ascii[3]~5_combout\);

-- Location: LABCELL_X11_Y36_N12
\VGA_Generator|Text_Generator|ascii[3]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|ascii[3]~8_combout\ = ( \VGA_Generator|Text_Generator|ascii[3]~6_combout\ & ( \VGA_Generator|Text_Generator|ascii[3]~5_combout\ & ( (!\VGA_Generator|VGA|column[5]~2_combout\ & 
-- (((\VGA_Generator|Text_Generator|ascii[3]~4_combout\) # (\VGA_Generator|VGA|column[4]~1_combout\)))) # (\VGA_Generator|VGA|column[5]~2_combout\ & (((!\VGA_Generator|VGA|column[4]~1_combout\)) # (\VGA_Generator|Text_Generator|ascii[3]~7_combout\))) ) ) ) # 
-- ( !\VGA_Generator|Text_Generator|ascii[3]~6_combout\ & ( \VGA_Generator|Text_Generator|ascii[3]~5_combout\ & ( (!\VGA_Generator|VGA|column[5]~2_combout\ & (((!\VGA_Generator|VGA|column[4]~1_combout\ & \VGA_Generator|Text_Generator|ascii[3]~4_combout\)))) 
-- # (\VGA_Generator|VGA|column[5]~2_combout\ & (((!\VGA_Generator|VGA|column[4]~1_combout\)) # (\VGA_Generator|Text_Generator|ascii[3]~7_combout\))) ) ) ) # ( \VGA_Generator|Text_Generator|ascii[3]~6_combout\ & ( 
-- !\VGA_Generator|Text_Generator|ascii[3]~5_combout\ & ( (!\VGA_Generator|VGA|column[5]~2_combout\ & (((\VGA_Generator|Text_Generator|ascii[3]~4_combout\) # (\VGA_Generator|VGA|column[4]~1_combout\)))) # (\VGA_Generator|VGA|column[5]~2_combout\ & 
-- (\VGA_Generator|Text_Generator|ascii[3]~7_combout\ & (\VGA_Generator|VGA|column[4]~1_combout\))) ) ) ) # ( !\VGA_Generator|Text_Generator|ascii[3]~6_combout\ & ( !\VGA_Generator|Text_Generator|ascii[3]~5_combout\ & ( 
-- (!\VGA_Generator|VGA|column[5]~2_combout\ & (((!\VGA_Generator|VGA|column[4]~1_combout\ & \VGA_Generator|Text_Generator|ascii[3]~4_combout\)))) # (\VGA_Generator|VGA|column[5]~2_combout\ & (\VGA_Generator|Text_Generator|ascii[3]~7_combout\ & 
-- (\VGA_Generator|VGA|column[4]~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110100001000010111010101101010001111100010101101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[5]~2_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_ascii[3]~7_combout\,
	datac => \VGA_Generator|VGA|ALT_INV_column[4]~1_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_ascii[3]~4_combout\,
	datae => \VGA_Generator|Text_Generator|ALT_INV_ascii[3]~6_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_ascii[3]~5_combout\,
	combout => \VGA_Generator|Text_Generator|ascii[3]~8_combout\);

-- Location: MLABCELL_X8_Y36_N18
\VGA_Generator|Text_Generator|ascii[3]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|ascii[3]~14_combout\ = ( \VGA_Generator|Text_Generator|ascii[3]~8_combout\ & ( (\VGA_Generator|Text_Generator|Equal0~0_combout\ & (\VGA_Generator|VGA|column[9]~6_combout\ & 
-- ((!\VGA_Generator|Text_Generator|ascii[3]~13_combout\) # (\VGA_Generator|Text_Generator|ascii[3]~9_combout\)))) ) ) # ( !\VGA_Generator|Text_Generator|ascii[3]~8_combout\ & ( (\VGA_Generator|Text_Generator|Equal0~0_combout\ & 
-- (\VGA_Generator|VGA|column[9]~6_combout\ & !\VGA_Generator|Text_Generator|ascii[3]~13_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000000000110000000000000011000000010000001100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_ascii[3]~9_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_Equal0~0_combout\,
	datac => \VGA_Generator|VGA|ALT_INV_column[9]~6_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_ascii[3]~13_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_ascii[3]~8_combout\,
	combout => \VGA_Generator|Text_Generator|ascii[3]~14_combout\);

-- Location: LABCELL_X10_Y37_N18
\VGA_Generator|Text_Generator|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|Mux2~0_combout\ = ( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[7]~DUPLICATE_q\ & ( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(8) & ( (!\VGA_Generator|VGA|column[4]~3_combout\ & 
-- (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[5]~DUPLICATE_q\ & ((\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[4]~DUPLICATE_q\) # (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[6]~DUPLICATE_q\)))) ) ) ) # ( 
-- !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[7]~DUPLICATE_q\ & ( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(8) & ( (!\VGA_Generator|VGA|column[4]~3_combout\ & 
-- ((!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[4]~DUPLICATE_q\) # (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[6]~DUPLICATE_q\ $ (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[5]~DUPLICATE_q\)))) ) ) ) # ( 
-- \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[7]~DUPLICATE_q\ & ( !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(8) & ( (!\VGA_Generator|VGA|column[4]~3_combout\ & 
-- (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[5]~DUPLICATE_q\ & (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[6]~DUPLICATE_q\ $ (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[4]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000010100010100010101010000000000000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[4]~3_combout\,
	datab => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit[6]~DUPLICATE_q\,
	datac => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit[4]~DUPLICATE_q\,
	datad => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit[5]~DUPLICATE_q\,
	datae => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit[7]~DUPLICATE_q\,
	dataf => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(8),
	combout => \VGA_Generator|Text_Generator|Mux2~0_combout\);

-- Location: LABCELL_X11_Y37_N12
\VGA_Generator|Text_Generator|Mux2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|Mux2~1_combout\ = ( \VGA_Generator|Text_Generator|Mux2~0_combout\ & ( (\VGA_Generator|VGA|column[9]~6_combout\ & \VGA_Generator|Text_Generator|Equal0~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[9]~6_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_Equal0~0_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_Mux2~0_combout\,
	combout => \VGA_Generator|Text_Generator|Mux2~1_combout\);

-- Location: LABCELL_X11_Y37_N9
\VGA_Generator|Text_Generator|Mux1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|Mux1~1_combout\ = (!\VGA_Generator|VGA|column[7]~7_combout\ & (!\rtl~50_combout\)) # (\VGA_Generator|VGA|column[7]~7_combout\ & ((!\VGA_Generator|Text_Generator|Mux6~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111110100000101011111010000010101111101000001010111110100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~50_combout\,
	datac => \VGA_Generator|VGA|ALT_INV_column[7]~7_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_Mux6~0_combout\,
	combout => \VGA_Generator|Text_Generator|Mux1~1_combout\);

-- Location: LABCELL_X10_Y37_N12
\VGA_Generator|Text_Generator|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|Mux1~0_combout\ = ( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[4]~DUPLICATE_q\ & ( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[5]~DUPLICATE_q\ & ( ((!life(1) & 
-- ((!\VGA_Generator|VGA|column[4]~3_combout\) # (life(0))))) # (life(2)) ) ) ) # ( !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[4]~DUPLICATE_q\ & ( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[5]~DUPLICATE_q\ & ( (!life(2) & 
-- (\VGA_Generator|VGA|column[4]~3_combout\ & (life(0) & !life(1)))) # (life(2) & (((!life(1)) # (life(0))) # (\VGA_Generator|VGA|column[4]~3_combout\))) ) ) ) # ( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[4]~DUPLICATE_q\ & ( 
-- !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[5]~DUPLICATE_q\ & ( ((\VGA_Generator|VGA|column[4]~3_combout\ & (life(0) & !life(1)))) # (life(2)) ) ) ) # ( !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[4]~DUPLICATE_q\ & ( 
-- !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[5]~DUPLICATE_q\ & ( ((life(0) & !life(1))) # (life(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101010101010101110101010101010111000101011101111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_life(2),
	datab => \VGA_Generator|VGA|ALT_INV_column[4]~3_combout\,
	datac => ALT_INV_life(0),
	datad => ALT_INV_life(1),
	datae => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit[4]~DUPLICATE_q\,
	dataf => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit[5]~DUPLICATE_q\,
	combout => \VGA_Generator|Text_Generator|Mux1~0_combout\);

-- Location: LABCELL_X11_Y37_N42
\VGA_Generator|Text_Generator|Mux1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|Mux1~2_combout\ = ( !\VGA_Generator|VGA|column[6]~8_combout\ & ( (!\VGA_Generator|VGA|column[8]~10_combout\ & (\VGA_Generator|VGA|column[7]~7_combout\)) # (\VGA_Generator|VGA|column[8]~10_combout\ & 
-- ((!\VGA_Generator|VGA|column[7]~7_combout\ & (((\VGA_Generator|VGA|column[4]~1_combout\ & \VGA_Generator|VGA|column[5]~2_combout\)))) # (\VGA_Generator|VGA|column[7]~7_combout\ & (\VGA_Generator|Text_Generator|Mux1~0_combout\)))) ) ) # ( 
-- \VGA_Generator|VGA|column[6]~8_combout\ & ( (!\VGA_Generator|VGA|column[8]~10_combout\ & ((!\VGA_Generator|VGA|column[7]~7_combout\ & (((\VGA_Generator|VGA|column[5]~2_combout\) # (\VGA_Generator|VGA|column[4]~1_combout\)))) # 
-- (\VGA_Generator|VGA|column[7]~7_combout\ & (((!\VGA_Generator|VGA|column[5]~2_combout\)))))) # (\VGA_Generator|VGA|column[8]~10_combout\ & (((\VGA_Generator|Text_Generator|Mux1~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0010001100100011001001111010111100100011011001111000110110001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[8]~10_combout\,
	datab => \VGA_Generator|VGA|ALT_INV_column[7]~7_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_Mux1~1_combout\,
	datad => \VGA_Generator|VGA|ALT_INV_column[4]~1_combout\,
	datae => \VGA_Generator|VGA|ALT_INV_column[6]~8_combout\,
	dataf => \VGA_Generator|VGA|ALT_INV_column[5]~2_combout\,
	datag => \VGA_Generator|Text_Generator|ALT_INV_Mux1~0_combout\,
	combout => \VGA_Generator|Text_Generator|Mux1~2_combout\);

-- Location: LABCELL_X11_Y37_N54
\VGA_Generator|Text_Generator|ascii[5]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|ascii[5]~15_combout\ = ( \VGA_Generator|Text_Generator|Mux1~2_combout\ ) # ( !\VGA_Generator|Text_Generator|Mux1~2_combout\ & ( (!\VGA_Generator|VGA|column[9]~6_combout\) # (!\VGA_Generator|Text_Generator|Equal0~0_combout\) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101011111010111110101111101011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[9]~6_combout\,
	datac => \VGA_Generator|Text_Generator|ALT_INV_Equal0~0_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_Mux1~2_combout\,
	combout => \VGA_Generator|Text_Generator|ascii[5]~15_combout\);

-- Location: LABCELL_X10_Y37_N54
\VGA_Generator|Text_Generator|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|Mux0~0_combout\ = ( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[7]~DUPLICATE_q\ & ( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(8) & ( (!\VGA_Generator|VGA|column[4]~3_combout\ & 
-- ((!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[6]~DUPLICATE_q\ & (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[4]~DUPLICATE_q\ & !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[5]~DUPLICATE_q\)) # 
-- (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[6]~DUPLICATE_q\ & ((\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[5]~DUPLICATE_q\))))) ) ) ) # ( !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[7]~DUPLICATE_q\ & ( 
-- \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(8) & ( !\VGA_Generator|VGA|column[4]~3_combout\ ) ) ) # ( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[7]~DUPLICATE_q\ & ( 
-- !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(8) & ( (!\VGA_Generator|VGA|column[4]~3_combout\ & (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[6]~DUPLICATE_q\ & 
-- ((!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[4]~DUPLICATE_q\) # (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[5]~DUPLICATE_q\)))) ) ) ) # ( !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[7]~DUPLICATE_q\ & ( 
-- !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(8) & ( !\VGA_Generator|VGA|column[4]~3_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010100010001000000010101010101010101000000000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[4]~3_combout\,
	datab => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit[6]~DUPLICATE_q\,
	datac => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit[4]~DUPLICATE_q\,
	datad => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit[5]~DUPLICATE_q\,
	datae => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit[7]~DUPLICATE_q\,
	dataf => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(8),
	combout => \VGA_Generator|Text_Generator|Mux0~0_combout\);

-- Location: LABCELL_X9_Y36_N6
\VGA_Generator|Text_Generator|Mux0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|Mux0~1_combout\ = (\VGA_Generator|VGA|column[9]~6_combout\ & (\VGA_Generator|Text_Generator|Equal0~0_combout\ & !\VGA_Generator|Text_Generator|Mux0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000000000100010000000000010001000000000001000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[9]~6_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_Equal0~0_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_Mux0~0_combout\,
	combout => \VGA_Generator|Text_Generator|Mux0~1_combout\);

-- Location: M10K_X14_Y37_N0
\VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => "0000007AD6B710000000000000000000000E580000000821084390844000000004210840108420000000072108441084380000000F5A00473C00000006186F5AD6B5AC000000000009D98865A600000000000B7F7B9CE600000000000432D39CE600000000000B739CE7380000000000061800003800000000000E598885B80000000000084210B5B80000000398CE739CE72C00000004210E5AD6B5B800000000000E5AD6B5B800000000000B5AD6B5B800000000000DEF7BDFEC0000000000062108421084200000000B5B98C72D084000032D6318C6319C0318000000062108421004200000000B5AD6B5B90840000638CE739CE72C000000000008421084",
	mem_init3 => "214E200000000E5A10F5B800000000000B739CE718C6300000000E5A1085B800000000000E5AD6B73108400000000B739CE33000000000000000000000002000003E0000000000000000000000000000000B7100000006318C6318C6300000000119CC44210000000000060000000000300000000FCE30021869FC000000062108432D39CC00000009CECC421969CC0000000B5BFBDCE739CC0000000432D39CE739CC0000000E5AD6B5AD6B5800000006210842109DFC0000000E5AC662216B700000000B5AD6E72D6B7000001CCE7AD6B5AD6B70000000084210872D6B700000000E5AD6B5AD6B700000000B5AD6F7BD6B5800000009CE739EFFFBCC000000",
	mem_init2 => "0F5A50842108400000000B5ADCC6396B580000000C739C6318C638000000062108421084300000000B5AD6B7AD6B58000000055AD6F4212B30000000084210C6312B780000000F5A50C6312B780000000C72D6B5AD6E60000000065A5084212B300000000E5AD6B72D6B700000000B5AD6F5ADC4000000000E439EF7AD6B7000000004200842196B7000000008010C3310080000000000001E003C00000000000331008010C30000000000210000108000000000002100001080000000000C30C637AD6B700000000E5AD6B72D6B70000000000000430C6B780000000E5AD6B72108200000000E58C63721087800000007318CF738C6300000000E58C6330C6B",
	mem_init1 => "700000000F5A1002186B700000000F2108421184200000000E5AD6B7BD6B70000000004200430C200000000004200000000000000000000000F000000000000004210000000000000000000108F21000000000000002CCFB2C000000000000218C6318C40000000006200000000430000000000000000100000000000B739CE591CE20000000035A00432D20000000108E58C637212B710800000E73DCE73DCE0000000000000000004B5AC000000420084218C62000000000000000000000000000000108E73DE000000000007BDCE2100000000000000096FD8800000000000003D084000000000000000010F400000000000000010CF31000000000000433",
	mem_init0 => "C8421084200000000421084211E6200000000F219E4211E6200000000F7BDE00000000000001CB311CB5B8885B80000005AD6B5EF7BDFC0000000B5816B5AD6B5800000000219E4211E6200000000119CE779CE718400000004210C7B1084000000004236CBB3684000000010B5EF39CE7F9FC0000000842000000F1BC0000000423C865AD6B300000000C739CE604A73800FFFFFFCD2D6A67FFFFFF00000032D29598000000FFFFFFFEF39DFFFFFFFF000000010C6200000000000006211EFFFCC400000000062117BDD8C40000000000011CF710000000000000239EF7BDC0000000000F7FF79FFFBFF80000000F0429684250F80000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/g31_BlockerGame.ram0_fontROM_16852496.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "g31_VGA_Generator:VGA_Generator|fontROM:CharacterROM|altsyncram:ROM_rtl_0|altsyncram_5qd1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 5,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 11,
	port_b_data_width => 5,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	portaaddr => \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: MLABCELL_X8_Y37_N30
\VGA_Generator|VGA|column[3]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|column[3]~9_combout\ = ( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(3) & ( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10) ) ) # ( !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(3) & ( 
-- \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10) ) ) # ( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(3) & ( !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10) ) ) # ( 
-- !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(3) & ( !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10) & ( !\VGA_Generator|VGA|column[4]~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \VGA_Generator|VGA|ALT_INV_column[4]~0_combout\,
	datae => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(3),
	dataf => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(10),
	combout => \VGA_Generator|VGA|column[3]~9_combout\);

-- Location: FF_X8_Y37_N32
\VGA_Generator|reg1|dffs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \VGA_Generator|VGA|column[3]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_Generator|reg1|dffs\(2));

-- Location: MLABCELL_X8_Y37_N48
\VGA_Generator|VGA|column[2]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|column[2]~4_combout\ = ( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(2) ) # ( !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(2) & ( \VGA_Generator|VGA|column[4]~3_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \VGA_Generator|VGA|ALT_INV_column[4]~3_combout\,
	dataf => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(2),
	combout => \VGA_Generator|VGA|column[2]~4_combout\);

-- Location: FF_X8_Y37_N2
\VGA_Generator|reg1|dffs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \VGA_Generator|VGA|column[2]~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_Generator|reg1|dffs\(1));

-- Location: M10K_X14_Y36_N0
\VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a4\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => "0000001C84208610000000000000000000028C0000000184210802108C0000000084210802108400000000042108C21080000000039043090E00000001C00190842108000000000002086118880000000000011CA521080000000000008C442108000000000001908421080000000000008C6318CE31840000000190031106000000000003884210CA0000000040019084210600000001C4218842108A000000000001908421060000000000010842108A00000000000294A529CC00000000000184210842108C000000030843188421180000C4200000000000000000000184210846008400000003084210C421180000C80190842106000000000003884211",
	mem_init3 => "C4210C00000001908439060000000000019084208600040000000190842106000000000001884210862118000000019084180600000000000000000000000463000E00000000000000000000000000000002086100000180000000000C00000000000118CC4200000000018C6318C6318C0000000390821840421C00000001842108C44210000000021043084622100000000108E529084210000000008C4421084210000000019084210842100000000184210842529C00000001908000C4420C00000003084210C4211C0000000194A42108420C00000003884210C4211C0000000190842108420C000000021084214E7310000000021084214E7310000000",
	mem_init2 => "0388421084211C00000003084218C42118000000019084000000040000000184210842108C00000002108421C842100000000188842908410C00000003884210C4211C00000003884210C4211C0000000388421084211C0000000188842108410C00000003884210C4211C000000021084390821840000000190A52948420C0000000084010840420C000000010C20000231000000000000030006000000000000002310C20000000000018420000210000000000004200002100000000001800000C8420C00000001908420C8420C000000018C630800021C00000001908421C8410C00000001900001C8421C0000000080003904308000000001900000C002",
	mem_init1 => "0C0000000390821840020C000000018421084231840000000190863948420C000000021043080000000000000084000000000000000000000018000000000000308420000000000000000000211842000000000000004338C400000000000184000000008C00000000046318C630800000000000000000218C60000001908428C6210C0000000210430808400000000211908000C8420C2100000108E2108E210000000000000000002108400000008401084631840000000000000000000000000000046318CE7000000000001CE318C61000000000000042388400000000000000E4210000000000000000623886000000000000002038020000000000008C",
	mem_init0 => "61084210840000000084210842318400000031846308423184000000039CE7000000000000003200622104311060000000842108CA528C000000010802108421080000000004630842318400000000000119C610000000000210C739CE73108000000084A330CA10800000004318421084310C000000031C6318C6318C0000000084611884210C00000001908420C610040039CE7390A73948739CE70000000C40008600000039CE739CC4218E739CE700000000231840000000000001842339C630800000000184263186308000000000046338C61000000000008C6739CE2000000000019CE621CE538C0000000190853908620C0000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/g31_BlockerGame.ram0_fontROM_16852496.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "g31_VGA_Generator:VGA_Generator|fontROM:CharacterROM|altsyncram:ROM_rtl_0|altsyncram_5qd1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 5,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 11,
	port_b_data_width => 5,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	portaaddr => \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: MLABCELL_X8_Y37_N21
\VGA_Generator|VGA|column[1]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|column[1]~5_combout\ = ( \VGA_Generator|VGA|column[4]~3_combout\ ) # ( !\VGA_Generator|VGA|column[4]~3_combout\ & ( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(1),
	dataf => \VGA_Generator|VGA|ALT_INV_column[4]~3_combout\,
	combout => \VGA_Generator|VGA|column[1]~5_combout\);

-- Location: FF_X8_Y37_N35
\VGA_Generator|reg1|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \VGA_Generator|VGA|column[1]~5_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_Generator|reg1|dffs\(0));

-- Location: MLABCELL_X8_Y37_N42
\VGA_Generator|CharacterROM|Mux0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|CharacterROM|Mux0~4_combout\ = ( !\VGA_Generator|reg1|dffs\(1) & ( ((!\VGA_Generator|reg1|dffs\(2) & ((!\VGA_Generator|reg1|dffs\(0) & ((\VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a7\))) # (\VGA_Generator|reg1|dffs\(0) & 
-- (\VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a6\)))) # (\VGA_Generator|reg1|dffs\(2) & (((\VGA_Generator|reg1|dffs\(0)))))) ) ) # ( \VGA_Generator|reg1|dffs\(1) & ( ((!\VGA_Generator|reg1|dffs\(2) & ((!\VGA_Generator|reg1|dffs\(0) & 
-- ((\VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a5\))) # (\VGA_Generator|reg1|dffs\(0) & (\VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a4~portadataout\)))) # (\VGA_Generator|reg1|dffs\(2) & 
-- (((\VGA_Generator|reg1|dffs\(0)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100000000000011110000000001010101111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ALT_INV_ram_block1a6\,
	datab => \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ALT_INV_ram_block1a4~portadataout\,
	datac => \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ALT_INV_ram_block1a5\,
	datad => \VGA_Generator|reg1|ALT_INV_dffs\(2),
	datae => \VGA_Generator|reg1|ALT_INV_dffs\(1),
	dataf => \VGA_Generator|reg1|ALT_INV_dffs\(0),
	datag => \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ALT_INV_ram_block1a7\,
	combout => \VGA_Generator|CharacterROM|Mux0~4_combout\);

-- Location: MLABCELL_X8_Y37_N0
\VGA_Generator|CharacterROM|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|CharacterROM|Mux0~0_combout\ = ( !\VGA_Generator|reg1|dffs\(1) & ( (!\VGA_Generator|reg1|dffs\(2) & ((((\VGA_Generator|CharacterROM|Mux0~4_combout\))))) # (\VGA_Generator|reg1|dffs\(2) & (((!\VGA_Generator|CharacterROM|Mux0~4_combout\ & 
-- ((\VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a3\))) # (\VGA_Generator|CharacterROM|Mux0~4_combout\ & (\VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a2\))))) ) ) # ( \VGA_Generator|reg1|dffs\(1) & ( 
-- ((!\VGA_Generator|reg1|dffs\(2) & (((\VGA_Generator|CharacterROM|Mux0~4_combout\)))) # (\VGA_Generator|reg1|dffs\(2) & ((!\VGA_Generator|CharacterROM|Mux0~4_combout\ & (\VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a1\)) # 
-- (\VGA_Generator|CharacterROM|Mux0~4_combout\ & ((\VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ram_block1a0~portadataout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011000000110000001111011101110111011100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ALT_INV_ram_block1a2\,
	datab => \VGA_Generator|reg1|ALT_INV_dffs\(2),
	datac => \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ALT_INV_ram_block1a1\,
	datad => \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ALT_INV_ram_block1a0~portadataout\,
	datae => \VGA_Generator|reg1|ALT_INV_dffs\(1),
	dataf => \VGA_Generator|CharacterROM|ALT_INV_Mux0~4_combout\,
	datag => \VGA_Generator|CharacterROM|ROM_rtl_0|auto_generated|ALT_INV_ram_block1a3\,
	combout => \VGA_Generator|CharacterROM|Mux0~0_combout\);

-- Location: LABCELL_X12_Y37_N45
\rtl~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~49_combout\ = ( life(1) & ( (!life(2)) # ((!life(0) & (\VGA_Generator|VGA|column[5]~2_combout\ & \VGA_Generator|VGA|column[4]~1_combout\))) ) ) # ( !life(1) & ( (!life(2) & (((!life(0) & \VGA_Generator|VGA|column[4]~1_combout\)) # 
-- (\VGA_Generator|VGA|column[5]~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110010001100000011001000110011001100110011101100110011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_life(0),
	datab => ALT_INV_life(2),
	datac => \VGA_Generator|VGA|ALT_INV_column[5]~2_combout\,
	datad => \VGA_Generator|VGA|ALT_INV_column[4]~1_combout\,
	dataf => ALT_INV_life(1),
	combout => \rtl~49_combout\);

-- Location: LABCELL_X10_Y37_N9
\VGA_Generator|Text_Generator|Mux6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|Mux6~1_combout\ = ( \VGA_Generator|Text_Generator|LessThan35~0_combout\ & ( (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[5]~DUPLICATE_q\ & (!\VGA_Generator|VGA|column[4]~3_combout\ & 
-- \VGA_Generator|VGA|column[9]~6_combout\)) ) ) # ( !\VGA_Generator|Text_Generator|LessThan35~0_combout\ & ( (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[4]~DUPLICATE_q\ & 
-- (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[5]~DUPLICATE_q\ & (!\VGA_Generator|VGA|column[4]~3_combout\ & \VGA_Generator|VGA|column[9]~6_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000000001000000000000001100000000000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit[4]~DUPLICATE_q\,
	datab => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit[5]~DUPLICATE_q\,
	datac => \VGA_Generator|VGA|ALT_INV_column[4]~3_combout\,
	datad => \VGA_Generator|VGA|ALT_INV_column[9]~6_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_LessThan35~0_combout\,
	combout => \VGA_Generator|Text_Generator|Mux6~1_combout\);

-- Location: LABCELL_X11_Y37_N18
\rtl~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \rtl~28_combout\ = ( \VGA_Generator|VGA|column[7]~7_combout\ & ( \VGA_Generator|Text_Generator|Mux6~1_combout\ & ( (\VGA_Generator|VGA|column[9]~6_combout\ & ((!\VGA_Generator|VGA|column[6]~8_combout\ & (\rtl~49_combout\)) # 
-- (\VGA_Generator|VGA|column[6]~8_combout\ & ((\VGA_Generator|Text_Generator|Mux6~0_combout\))))) ) ) ) # ( !\VGA_Generator|VGA|column[7]~7_combout\ & ( \VGA_Generator|Text_Generator|Mux6~1_combout\ & ( (\VGA_Generator|VGA|column[6]~8_combout\) # 
-- (\VGA_Generator|VGA|column[9]~6_combout\) ) ) ) # ( \VGA_Generator|VGA|column[7]~7_combout\ & ( !\VGA_Generator|Text_Generator|Mux6~1_combout\ & ( (\VGA_Generator|VGA|column[9]~6_combout\ & ((!\VGA_Generator|VGA|column[6]~8_combout\ & (\rtl~49_combout\)) 
-- # (\VGA_Generator|VGA|column[6]~8_combout\ & ((\VGA_Generator|Text_Generator|Mux6~0_combout\))))) ) ) ) # ( !\VGA_Generator|VGA|column[7]~7_combout\ & ( !\VGA_Generator|Text_Generator|Mux6~1_combout\ & ( (\VGA_Generator|VGA|column[9]~6_combout\ & 
-- !\VGA_Generator|VGA|column[6]~8_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000001010000001100001111111111110000010100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~49_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_Mux6~0_combout\,
	datac => \VGA_Generator|VGA|ALT_INV_column[9]~6_combout\,
	datad => \VGA_Generator|VGA|ALT_INV_column[6]~8_combout\,
	datae => \VGA_Generator|VGA|ALT_INV_column[7]~7_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_Mux6~1_combout\,
	combout => \rtl~28_combout\);

-- Location: MLABCELL_X8_Y36_N30
\VGA_Generator|Text_Generator|rgb[16]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|rgb[16]~0_combout\ = ( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[4]~DUPLICATE_q\ & ( (\VGA_Generator|VGA|column[9]~6_combout\ & ((!\VGA_Generator|VGA|column[6]~8_combout\) # 
-- (!\VGA_Generator|VGA|column[5]~2_combout\ $ (\VGA_Generator|VGA|column[7]~7_combout\)))) ) ) # ( !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[4]~DUPLICATE_q\ & ( (\VGA_Generator|VGA|column[9]~6_combout\ & 
-- (((!\VGA_Generator|VGA|column[7]~7_combout\) # (!\VGA_Generator|VGA|column[6]~8_combout\)) # (\VGA_Generator|VGA|column[5]~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010001010101010101000101010101010000010101010101000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[9]~6_combout\,
	datab => \VGA_Generator|VGA|ALT_INV_column[5]~2_combout\,
	datac => \VGA_Generator|VGA|ALT_INV_column[7]~7_combout\,
	datad => \VGA_Generator|VGA|ALT_INV_column[6]~8_combout\,
	dataf => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit[4]~DUPLICATE_q\,
	combout => \VGA_Generator|Text_Generator|rgb[16]~0_combout\);

-- Location: LABCELL_X9_Y39_N27
\VGA_Generator|Text_Generator|rgb[16]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|rgb[16]~1_combout\ = ( \VGA_Generator|Text_Generator|Equal0~0_combout\ & ( \VGA_Generator|VGA|column[8]~10_combout\ & ( \rtl~28_combout\ ) ) ) # ( \VGA_Generator|Text_Generator|Equal0~0_combout\ & ( 
-- !\VGA_Generator|VGA|column[8]~10_combout\ & ( \VGA_Generator|Text_Generator|rgb[16]~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rtl~28_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_rgb[16]~0_combout\,
	datae => \VGA_Generator|Text_Generator|ALT_INV_Equal0~0_combout\,
	dataf => \VGA_Generator|VGA|ALT_INV_column[8]~10_combout\,
	combout => \VGA_Generator|Text_Generator|rgb[16]~1_combout\);

-- Location: FF_X9_Y39_N29
\VGA_Generator|reg3|dffs[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \VGA_Generator|Text_Generator|rgb[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_Generator|reg3|dffs\(16));

-- Location: LABCELL_X10_Y40_N42
\VGA_Generator|Add2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Add2~1_combout\ = ( \VGA_Generator|VGA|Add0~21_sumout\ & ( \VGA_Generator|VGA|Add0~1_sumout\ & ( (!\VGA_Generator|VGA|LessThan0~0_combout\ & (!\VGA_Generator|VGA|Add0~29_sumout\ & (!\VGA_Generator|VGA|LessThan1~2_combout\ & 
-- \VGA_Generator|VGA|Add0~33_sumout\))) ) ) ) # ( !\VGA_Generator|VGA|Add0~21_sumout\ & ( \VGA_Generator|VGA|Add0~1_sumout\ & ( (!\VGA_Generator|VGA|LessThan0~0_combout\ & (!\VGA_Generator|VGA|LessThan1~2_combout\ & ((!\VGA_Generator|VGA|Add0~33_sumout\) # 
-- (\VGA_Generator|VGA|Add0~29_sumout\)))) ) ) ) # ( \VGA_Generator|VGA|Add0~21_sumout\ & ( !\VGA_Generator|VGA|Add0~1_sumout\ & ( (!\VGA_Generator|VGA|LessThan0~0_combout\ & (!\VGA_Generator|VGA|LessThan1~2_combout\ & (!\VGA_Generator|VGA|Add0~29_sumout\ $ 
-- (\VGA_Generator|VGA|Add0~33_sumout\)))) ) ) ) # ( !\VGA_Generator|VGA|Add0~21_sumout\ & ( !\VGA_Generator|VGA|Add0~1_sumout\ & ( (!\VGA_Generator|VGA|LessThan0~0_combout\ & (!\VGA_Generator|VGA|LessThan1~2_combout\ & (!\VGA_Generator|VGA|Add0~29_sumout\ $ 
-- (!\VGA_Generator|VGA|Add0~33_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000010000000100000000010000010100000001000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_LessThan0~0_combout\,
	datab => \VGA_Generator|VGA|ALT_INV_Add0~29_sumout\,
	datac => \VGA_Generator|VGA|ALT_INV_LessThan1~2_combout\,
	datad => \VGA_Generator|VGA|ALT_INV_Add0~33_sumout\,
	datae => \VGA_Generator|VGA|ALT_INV_Add0~21_sumout\,
	dataf => \VGA_Generator|VGA|ALT_INV_Add0~1_sumout\,
	combout => \VGA_Generator|Add2~1_combout\);

-- Location: LABCELL_X10_Y40_N30
\VGA_Generator|Add0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Add0~0_combout\ = ( \VGA_Generator|VGA|Add0~1_sumout\ & ( (!\VGA_Generator|VGA|LessThan1~2_combout\ & (!\VGA_Generator|VGA|Add0~33_sumout\ & !\VGA_Generator|VGA|LessThan0~0_combout\)) ) ) # ( !\VGA_Generator|VGA|Add0~1_sumout\ & ( 
-- (!\VGA_Generator|VGA|LessThan1~2_combout\ & (!\VGA_Generator|VGA|LessThan0~0_combout\ & (!\VGA_Generator|VGA|Add0~29_sumout\ $ (!\VGA_Generator|VGA|Add0~33_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010100000000000001010000000000010100000000000001010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_LessThan1~2_combout\,
	datab => \VGA_Generator|VGA|ALT_INV_Add0~29_sumout\,
	datac => \VGA_Generator|VGA|ALT_INV_Add0~33_sumout\,
	datad => \VGA_Generator|VGA|ALT_INV_LessThan0~0_combout\,
	dataf => \VGA_Generator|VGA|ALT_INV_Add0~1_sumout\,
	combout => \VGA_Generator|Add0~0_combout\);

-- Location: LABCELL_X10_Y37_N39
\VGA_Generator|Add1~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Add1~4_combout\ = ( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[6]~DUPLICATE_q\ ) # ( !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[6]~DUPLICATE_q\ & ( 
-- (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[7]~DUPLICATE_q\) # (((!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[5]~DUPLICATE_q\) # (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[4]~DUPLICATE_q\)) # 
-- (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111011111111111111101111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit[7]~DUPLICATE_q\,
	datab => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(10),
	datac => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit[5]~DUPLICATE_q\,
	datad => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit[4]~DUPLICATE_q\,
	dataf => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit[6]~DUPLICATE_q\,
	combout => \VGA_Generator|Add1~4_combout\);

-- Location: LABCELL_X10_Y37_N30
\VGA_Generator|Add1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Add1~2_combout\ = ( \VGA_Generator|Add1~4_combout\ & ( \VGA_Generator|VGA|column[9]~6_combout\ ) ) # ( !\VGA_Generator|Add1~4_combout\ & ( !\VGA_Generator|VGA|column[8]~10_combout\ $ (\VGA_Generator|VGA|column[9]~6_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000110011110011000011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \VGA_Generator|VGA|ALT_INV_column[8]~10_combout\,
	datad => \VGA_Generator|VGA|ALT_INV_column[9]~6_combout\,
	dataf => \VGA_Generator|ALT_INV_Add1~4_combout\,
	combout => \VGA_Generator|Add1~2_combout\);

-- Location: LABCELL_X10_Y37_N51
\VGA_Generator|Add1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Add1~3_combout\ = ( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[5]~DUPLICATE_q\ & ( (!\VGA_Generator|VGA|column[4]~0_combout\) # (((!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[4]~DUPLICATE_q\) # 
-- (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10))) # (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[6]~DUPLICATE_q\)) ) ) # ( !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[5]~DUPLICATE_q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111101111111111111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[4]~0_combout\,
	datab => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit[6]~DUPLICATE_q\,
	datac => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(10),
	datad => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit[4]~DUPLICATE_q\,
	dataf => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit[5]~DUPLICATE_q\,
	combout => \VGA_Generator|Add1~3_combout\);

-- Location: LABCELL_X10_Y39_N0
\VGA_Generator|Add3~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Add3~30_cout\ = CARRY(( GND ) + ( GND ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \VGA_Generator|Add3~30_cout\);

-- Location: LABCELL_X10_Y39_N3
\VGA_Generator|Add3~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Add3~26_cout\ = CARRY(( (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10) & (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(5) & \VGA_Generator|VGA|column[4]~0_combout\)) ) + ( GND ) + ( 
-- \VGA_Generator|Add3~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(10),
	datac => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(5),
	datad => \VGA_Generator|VGA|ALT_INV_column[4]~0_combout\,
	cin => \VGA_Generator|Add3~30_cout\,
	cout => \VGA_Generator|Add3~26_cout\);

-- Location: LABCELL_X10_Y39_N6
\VGA_Generator|Add3~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Add3~22_cout\ = CARRY(( !\rtl~48_combout\ $ (((!\VGA_Generator|VGA|column[4]~0_combout\) # ((\VGA_Generator|VGA|Add1~2_combout\) # (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10))))) ) + ( GND ) + ( 
-- \VGA_Generator|Add3~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000100000010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[4]~0_combout\,
	datab => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(10),
	datac => \VGA_Generator|VGA|ALT_INV_Add1~2_combout\,
	datad => \ALT_INV_rtl~48_combout\,
	cin => \VGA_Generator|Add3~26_cout\,
	cout => \VGA_Generator|Add3~22_cout\);

-- Location: LABCELL_X10_Y39_N9
\VGA_Generator|Add3~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Add3~18_cout\ = CARRY(( GND ) + ( !\VGA_Generator|Add1~3_combout\ $ (((\VGA_Generator|VGA|column[4]~0_combout\ & (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10) & \VGA_Generator|VGA|Add1~1_combout\)))) ) + ( 
-- \VGA_Generator|Add3~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001001111101100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[4]~0_combout\,
	datab => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(10),
	datac => \VGA_Generator|VGA|ALT_INV_Add1~1_combout\,
	dataf => \VGA_Generator|ALT_INV_Add1~3_combout\,
	cin => \VGA_Generator|Add3~22_cout\,
	cout => \VGA_Generator|Add3~18_cout\);

-- Location: LABCELL_X10_Y39_N12
\VGA_Generator|Add3~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Add3~13_sumout\ = SUM(( !\VGA_Generator|VGA|column[8]~10_combout\ $ (\VGA_Generator|Add1~4_combout\) ) + ( (\VGA_Generator|VGA|blanking~0_combout\ & (!\VGA_Generator|VGA|Add0~29_sumout\ $ (\VGA_Generator|VGA|Add0~1_sumout\))) ) + ( 
-- \VGA_Generator|Add3~18_cout\ ))
-- \VGA_Generator|Add3~14\ = CARRY(( !\VGA_Generator|VGA|column[8]~10_combout\ $ (\VGA_Generator|Add1~4_combout\) ) + ( (\VGA_Generator|VGA|blanking~0_combout\ & (!\VGA_Generator|VGA|Add0~29_sumout\ $ (\VGA_Generator|VGA|Add0~1_sumout\))) ) + ( 
-- \VGA_Generator|Add3~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101110111110111000000000000000001111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_blanking~0_combout\,
	datab => \VGA_Generator|VGA|ALT_INV_Add0~29_sumout\,
	datac => \VGA_Generator|VGA|ALT_INV_column[8]~10_combout\,
	datad => \VGA_Generator|ALT_INV_Add1~4_combout\,
	dataf => \VGA_Generator|VGA|ALT_INV_Add0~1_sumout\,
	cin => \VGA_Generator|Add3~18_cout\,
	sumout => \VGA_Generator|Add3~13_sumout\,
	cout => \VGA_Generator|Add3~14\);

-- Location: LABCELL_X10_Y39_N15
\VGA_Generator|Add3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Add3~5_sumout\ = SUM(( !\VGA_Generator|Add1~2_combout\ ) + ( !\VGA_Generator|Add0~0_combout\ $ (((\VGA_Generator|VGA|blanking~0_combout\ & (!\VGA_Generator|VGA|Add0~29_sumout\ $ (\VGA_Generator|VGA|Add0~1_sumout\))))) ) + ( 
-- \VGA_Generator|Add3~14\ ))
-- \VGA_Generator|Add3~6\ = CARRY(( !\VGA_Generator|Add1~2_combout\ ) + ( !\VGA_Generator|Add0~0_combout\ $ (((\VGA_Generator|VGA|blanking~0_combout\ & (!\VGA_Generator|VGA|Add0~29_sumout\ $ (\VGA_Generator|VGA|Add0~1_sumout\))))) ) + ( 
-- \VGA_Generator|Add3~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010010110001111000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_blanking~0_combout\,
	datab => \VGA_Generator|VGA|ALT_INV_Add0~29_sumout\,
	datac => \VGA_Generator|ALT_INV_Add0~0_combout\,
	datad => \VGA_Generator|ALT_INV_Add1~2_combout\,
	dataf => \VGA_Generator|VGA|ALT_INV_Add0~1_sumout\,
	cin => \VGA_Generator|Add3~14\,
	sumout => \VGA_Generator|Add3~5_sumout\,
	cout => \VGA_Generator|Add3~6\);

-- Location: LABCELL_X10_Y39_N18
\VGA_Generator|Add3~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Add3~9_sumout\ = SUM(( !\VGA_Generator|Add2~1_combout\ ) + ( GND ) + ( \VGA_Generator|Add3~6\ ))
-- \VGA_Generator|Add3~10\ = CARRY(( !\VGA_Generator|Add2~1_combout\ ) + ( GND ) + ( \VGA_Generator|Add3~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \VGA_Generator|ALT_INV_Add2~1_combout\,
	cin => \VGA_Generator|Add3~6\,
	sumout => \VGA_Generator|Add3~9_sumout\,
	cout => \VGA_Generator|Add3~10\);

-- Location: LABCELL_X10_Y37_N33
\VGA_Generator|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Add1~1_combout\ = ( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[6]~DUPLICATE_q\ & ( (\VGA_Generator|VGA|column[4]~0_combout\ & (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10) & 
-- !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[7]~DUPLICATE_q\)) ) ) # ( !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[6]~DUPLICATE_q\ & ( (\VGA_Generator|VGA|column[4]~0_combout\ & 
-- (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10) & \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[7]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000000000101000001010000000000000101000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[4]~0_combout\,
	datac => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(10),
	datad => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit[7]~DUPLICATE_q\,
	dataf => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit[6]~DUPLICATE_q\,
	combout => \VGA_Generator|Add1~1_combout\);

-- Location: MLABCELL_X8_Y37_N15
\VGA_Generator|Add1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Add1~0_combout\ = ( !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[6]~DUPLICATE_q\ & ( (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10) & \VGA_Generator|VGA|column[4]~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(10),
	datab => \VGA_Generator|VGA|ALT_INV_column[4]~0_combout\,
	dataf => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit[6]~DUPLICATE_q\,
	combout => \VGA_Generator|Add1~0_combout\);

-- Location: LABCELL_X10_Y39_N54
\VGA_Generator|Equal10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Equal10~0_combout\ = ( \VGA_Generator|Add3~13_sumout\ & ( (\VGA_Generator|Add3~5_sumout\ & (\VGA_Generator|Add1~1_combout\ & \VGA_Generator|Add1~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \VGA_Generator|ALT_INV_Add3~5_sumout\,
	datac => \VGA_Generator|ALT_INV_Add1~1_combout\,
	datad => \VGA_Generator|ALT_INV_Add1~0_combout\,
	dataf => \VGA_Generator|ALT_INV_Add3~13_sumout\,
	combout => \VGA_Generator|Equal10~0_combout\);

-- Location: LABCELL_X10_Y40_N33
\VGA_Generator|Output_RGB:block_index[4]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Output_RGB:block_index[4]~3_combout\ = (\VGA_Generator|VGA|Add0~29_sumout\ & \VGA_Generator|VGA|Add0~21_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \VGA_Generator|VGA|ALT_INV_Add0~29_sumout\,
	datad => \VGA_Generator|VGA|ALT_INV_Add0~21_sumout\,
	combout => \VGA_Generator|Output_RGB:block_index[4]~3_combout\);

-- Location: LABCELL_X10_Y38_N42
\VGA_Generator|Output_RGB:block_index[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Output_RGB:block_index[4]~4_combout\ = ( !\VGA_Generator|VGA|Add0~13_sumout\ & ( !\VGA_Generator|VGA|Add0~5_sumout\ & ( (!\VGA_Generator|VGA|Add0~9_sumout\ & (!\VGA_Generator|VGA|LessThan1~2_combout\ & (!\VGA_Generator|VGA|Add0~17_sumout\ & 
-- !\VGA_Generator|VGA|LessThan0~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_Add0~9_sumout\,
	datab => \VGA_Generator|VGA|ALT_INV_LessThan1~2_combout\,
	datac => \VGA_Generator|VGA|ALT_INV_Add0~17_sumout\,
	datad => \VGA_Generator|VGA|ALT_INV_LessThan0~0_combout\,
	datae => \VGA_Generator|VGA|ALT_INV_Add0~13_sumout\,
	dataf => \VGA_Generator|VGA|ALT_INV_Add0~5_sumout\,
	combout => \VGA_Generator|Output_RGB:block_index[4]~4_combout\);

-- Location: LABCELL_X10_Y37_N36
\VGA_Generator|LessThan2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|LessThan2~0_combout\ = ( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[5]~DUPLICATE_q\ & ( (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[7]~DUPLICATE_q\ & 
-- (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10) & \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[4]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000001000000010000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit[7]~DUPLICATE_q\,
	datab => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(10),
	datac => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit[4]~DUPLICATE_q\,
	dataf => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit[5]~DUPLICATE_q\,
	combout => \VGA_Generator|LessThan2~0_combout\);

-- Location: LABCELL_X10_Y40_N36
\VGA_Generator|Output_RGB:block_index[4]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Output_RGB:block_index[4]~5_combout\ = ( \VGA_Generator|LessThan2~0_combout\ & ( (!\VGA_Generator|VGA|Add0~25_sumout\ & (!\VGA_Generator|VGA|Equal0~0_combout\ & ((!\VGA_Generator|VGA|Add0~21_sumout\) # 
-- (!\VGA_Generator|VGA|Add0~33_sumout\)))) ) ) # ( !\VGA_Generator|LessThan2~0_combout\ & ( (!\VGA_Generator|VGA|Add0~25_sumout\ & ((!\VGA_Generator|VGA|Add0~21_sumout\) # (!\VGA_Generator|VGA|Add0~33_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100100011001000110010001100100011001000000000001100100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_Add0~21_sumout\,
	datab => \VGA_Generator|VGA|ALT_INV_Add0~25_sumout\,
	datac => \VGA_Generator|VGA|ALT_INV_Add0~33_sumout\,
	datad => \VGA_Generator|VGA|ALT_INV_Equal0~0_combout\,
	dataf => \VGA_Generator|ALT_INV_LessThan2~0_combout\,
	combout => \VGA_Generator|Output_RGB:block_index[4]~5_combout\);

-- Location: LABCELL_X10_Y40_N54
\VGA_Generator|Output_RGB:block_index[4]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Output_RGB:block_index[4]~6_combout\ = ( \VGA_Generator|Output_RGB:block_index[4]~5_combout\ & ( \VGA_Generator|VGA|blanking~0_combout\ & ( (!\VGA_Generator|VGA|Add0~37_sumout\ & ((!\VGA_Generator|VGA|Add0~1_sumout\) # 
-- ((!\VGA_Generator|Output_RGB:block_index[4]~3_combout\ & !\VGA_Generator|Output_RGB:block_index[4]~4_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001110000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|ALT_INV_Output_RGB:block_index[4]~3_combout\,
	datab => \VGA_Generator|VGA|ALT_INV_Add0~1_sumout\,
	datac => \VGA_Generator|VGA|ALT_INV_Add0~37_sumout\,
	datad => \VGA_Generator|ALT_INV_Output_RGB:block_index[4]~4_combout\,
	datae => \VGA_Generator|ALT_INV_Output_RGB:block_index[4]~5_combout\,
	dataf => \VGA_Generator|VGA|ALT_INV_blanking~0_combout\,
	combout => \VGA_Generator|Output_RGB:block_index[4]~6_combout\);

-- Location: LABCELL_X10_Y38_N36
\VGA_Generator|Output_RGB:block_index[4]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Output_RGB:block_index[4]~0_combout\ = ( \VGA_Generator|VGA|Add0~13_sumout\ & ( \VGA_Generator|VGA|Add0~5_sumout\ & ( (\VGA_Generator|VGA|blanking~0_combout\ & (!\VGA_Generator|VGA|Add0~1_sumout\ & (\VGA_Generator|VGA|Add0~17_sumout\ & 
-- \VGA_Generator|VGA|Add0~9_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_blanking~0_combout\,
	datab => \VGA_Generator|VGA|ALT_INV_Add0~1_sumout\,
	datac => \VGA_Generator|VGA|ALT_INV_Add0~17_sumout\,
	datad => \VGA_Generator|VGA|ALT_INV_Add0~9_sumout\,
	datae => \VGA_Generator|VGA|ALT_INV_Add0~13_sumout\,
	dataf => \VGA_Generator|VGA|ALT_INV_Add0~5_sumout\,
	combout => \VGA_Generator|Output_RGB:block_index[4]~0_combout\);

-- Location: MLABCELL_X8_Y37_N27
\VGA_Generator|LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|LessThan0~0_combout\ = ( !\VGA_Generator|VGA|column[4]~3_combout\ & ( (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(3) & !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000100010001000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(3),
	datab => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(0),
	dataf => \VGA_Generator|VGA|ALT_INV_column[4]~3_combout\,
	combout => \VGA_Generator|LessThan0~0_combout\);

-- Location: MLABCELL_X8_Y37_N57
\VGA_Generator|LessThan0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|LessThan0~1_combout\ = ( !\VGA_Generator|VGA|column[2]~4_combout\ & ( (!\VGA_Generator|VGA|column[5]~2_combout\ & (\VGA_Generator|VGA|column[4]~1_combout\ & (\VGA_Generator|LessThan0~0_combout\ & !\VGA_Generator|VGA|column[1]~5_combout\))) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000000000100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[5]~2_combout\,
	datab => \VGA_Generator|VGA|ALT_INV_column[4]~1_combout\,
	datac => \VGA_Generator|ALT_INV_LessThan0~0_combout\,
	datad => \VGA_Generator|VGA|ALT_INV_column[1]~5_combout\,
	dataf => \VGA_Generator|VGA|ALT_INV_column[2]~4_combout\,
	combout => \VGA_Generator|LessThan0~1_combout\);

-- Location: MLABCELL_X8_Y37_N24
\VGA_Generator|Output_RGB:block_index[4]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Output_RGB:block_index[4]~1_combout\ = ( !\VGA_Generator|VGA|column[4]~3_combout\ & ( (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(3)) # (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011101110111011101110111000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(3),
	datab => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(0),
	dataf => \VGA_Generator|VGA|ALT_INV_column[4]~3_combout\,
	combout => \VGA_Generator|Output_RGB:block_index[4]~1_combout\);

-- Location: MLABCELL_X8_Y37_N54
\VGA_Generator|Output_RGB:block_index[4]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Output_RGB:block_index[4]~2_combout\ = ( \VGA_Generator|VGA|column[2]~4_combout\ & ( (!\VGA_Generator|VGA|column[5]~2_combout\ & (!\VGA_Generator|VGA|column[4]~1_combout\ & (!\VGA_Generator|Output_RGB:block_index[4]~1_combout\ & 
-- \VGA_Generator|VGA|column[1]~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000100000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[5]~2_combout\,
	datab => \VGA_Generator|VGA|ALT_INV_column[4]~1_combout\,
	datac => \VGA_Generator|ALT_INV_Output_RGB:block_index[4]~1_combout\,
	datad => \VGA_Generator|VGA|ALT_INV_column[1]~5_combout\,
	dataf => \VGA_Generator|VGA|ALT_INV_column[2]~4_combout\,
	combout => \VGA_Generator|Output_RGB:block_index[4]~2_combout\);

-- Location: LABCELL_X11_Y37_N15
\VGA_Generator|LessThan3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|LessThan3~0_combout\ = ( \rtl~48_combout\ & ( (!\VGA_Generator|VGA|column[9]~6_combout\ & (\VGA_Generator|VGA|column[8]~10_combout\ & ((\VGA_Generator|VGA|column[7]~7_combout\) # (\VGA_Generator|VGA|column[6]~8_combout\)))) ) ) # ( 
-- !\rtl~48_combout\ & ( (!\VGA_Generator|VGA|column[9]~6_combout\ & \VGA_Generator|VGA|column[8]~10_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000000010000010100000001000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[9]~6_combout\,
	datab => \VGA_Generator|VGA|ALT_INV_column[6]~8_combout\,
	datac => \VGA_Generator|VGA|ALT_INV_column[8]~10_combout\,
	datad => \VGA_Generator|VGA|ALT_INV_column[7]~7_combout\,
	dataf => \ALT_INV_rtl~48_combout\,
	combout => \VGA_Generator|LessThan3~0_combout\);

-- Location: MLABCELL_X8_Y37_N36
\VGA_Generator|Output_RGB:block_index[4]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Output_RGB:block_index[4]~7_combout\ = ( \VGA_Generator|Output_RGB:block_index[4]~2_combout\ & ( \VGA_Generator|LessThan3~0_combout\ ) ) # ( !\VGA_Generator|Output_RGB:block_index[4]~2_combout\ & ( \VGA_Generator|LessThan3~0_combout\ ) ) # 
-- ( \VGA_Generator|Output_RGB:block_index[4]~2_combout\ & ( !\VGA_Generator|LessThan3~0_combout\ ) ) # ( !\VGA_Generator|Output_RGB:block_index[4]~2_combout\ & ( !\VGA_Generator|LessThan3~0_combout\ & ( (!\VGA_Generator|Output_RGB:block_index[4]~6_combout\) 
-- # (((\VGA_Generator|LessThan0~1_combout\) # (\VGA_Generator|LessThan9~0_combout\)) # (\VGA_Generator|Output_RGB:block_index[4]~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011111111111111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|ALT_INV_Output_RGB:block_index[4]~6_combout\,
	datab => \VGA_Generator|ALT_INV_Output_RGB:block_index[4]~0_combout\,
	datac => \VGA_Generator|ALT_INV_LessThan9~0_combout\,
	datad => \VGA_Generator|ALT_INV_LessThan0~1_combout\,
	datae => \VGA_Generator|ALT_INV_Output_RGB:block_index[4]~2_combout\,
	dataf => \VGA_Generator|ALT_INV_LessThan3~0_combout\,
	combout => \VGA_Generator|Output_RGB:block_index[4]~7_combout\);

-- Location: LABCELL_X10_Y40_N0
\VGA_Generator|Add2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Add2~0_combout\ = ( \VGA_Generator|VGA|Add0~33_sumout\ & ( \VGA_Generator|VGA|blanking~0_combout\ & ( !\VGA_Generator|VGA|Add0~25_sumout\ $ (((!\VGA_Generator|VGA|Add0~21_sumout\ & ((!\VGA_Generator|VGA|Add0~1_sumout\) # 
-- (!\VGA_Generator|VGA|Add0~29_sumout\))) # (\VGA_Generator|VGA|Add0~21_sumout\ & ((\VGA_Generator|VGA|Add0~29_sumout\) # (\VGA_Generator|VGA|Add0~1_sumout\))))) ) ) ) # ( !\VGA_Generator|VGA|Add0~33_sumout\ & ( \VGA_Generator|VGA|blanking~0_combout\ & ( 
-- !\VGA_Generator|VGA|Add0~25_sumout\ $ (((!\VGA_Generator|VGA|Add0~21_sumout\ & ((\VGA_Generator|VGA|Add0~29_sumout\) # (\VGA_Generator|VGA|Add0~1_sumout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011010010010110100100101100101101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_Add0~21_sumout\,
	datab => \VGA_Generator|VGA|ALT_INV_Add0~1_sumout\,
	datac => \VGA_Generator|VGA|ALT_INV_Add0~25_sumout\,
	datad => \VGA_Generator|VGA|ALT_INV_Add0~29_sumout\,
	datae => \VGA_Generator|VGA|ALT_INV_Add0~33_sumout\,
	dataf => \VGA_Generator|VGA|ALT_INV_blanking~0_combout\,
	combout => \VGA_Generator|Add2~0_combout\);

-- Location: LABCELL_X10_Y39_N21
\VGA_Generator|Add3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Add3~1_sumout\ = SUM(( \VGA_Generator|Add2~0_combout\ ) + ( GND ) + ( \VGA_Generator|Add3~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|ALT_INV_Add2~0_combout\,
	cin => \VGA_Generator|Add3~10\,
	sumout => \VGA_Generator|Add3~1_sumout\);

-- Location: LABCELL_X23_Y41_N18
\VGA_Generator|Mux0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Mux0~3_combout\ = ( blocks(37) & ( blocks(39) & ( (!\VGA_Generator|Add1~0_combout\ & ((!\VGA_Generator|Add1~1_combout\ & (!blocks(36))) # (\VGA_Generator|Add1~1_combout\ & ((!blocks(38)))))) ) ) ) # ( !blocks(37) & ( blocks(39) & ( 
-- (!\VGA_Generator|Add1~1_combout\ & ((!blocks(36)) # ((\VGA_Generator|Add1~0_combout\)))) # (\VGA_Generator|Add1~1_combout\ & (((!\VGA_Generator|Add1~0_combout\ & !blocks(38))))) ) ) ) # ( blocks(37) & ( !blocks(39) & ( (!\VGA_Generator|Add1~1_combout\ & 
-- (!blocks(36) & (!\VGA_Generator|Add1~0_combout\))) # (\VGA_Generator|Add1~1_combout\ & (((!blocks(38)) # (\VGA_Generator|Add1~0_combout\)))) ) ) ) # ( !blocks(37) & ( !blocks(39) & ( ((!\VGA_Generator|Add1~1_combout\ & (!blocks(36))) # 
-- (\VGA_Generator|Add1~1_combout\ & ((!blocks(38))))) # (\VGA_Generator|Add1~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011111110001111101100111000001110111100100011001011000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(36),
	datab => \VGA_Generator|ALT_INV_Add1~1_combout\,
	datac => \VGA_Generator|ALT_INV_Add1~0_combout\,
	datad => ALT_INV_blocks(38),
	datae => ALT_INV_blocks(37),
	dataf => ALT_INV_blocks(39),
	combout => \VGA_Generator|Mux0~3_combout\);

-- Location: LABCELL_X23_Y41_N48
\VGA_Generator|Mux0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Mux0~2_combout\ = ( \VGA_Generator|Add1~1_combout\ & ( \blocks[32]~DUPLICATE_q\ & ( (!\VGA_Generator|Add1~0_combout\ & (!blocks(34))) # (\VGA_Generator|Add1~0_combout\ & ((!blocks(35)))) ) ) ) # ( !\VGA_Generator|Add1~1_combout\ & ( 
-- \blocks[32]~DUPLICATE_q\ & ( (!blocks(33) & \VGA_Generator|Add1~0_combout\) ) ) ) # ( \VGA_Generator|Add1~1_combout\ & ( !\blocks[32]~DUPLICATE_q\ & ( (!\VGA_Generator|Add1~0_combout\ & (!blocks(34))) # (\VGA_Generator|Add1~0_combout\ & ((!blocks(35)))) ) 
-- ) ) # ( !\VGA_Generator|Add1~1_combout\ & ( !\blocks[32]~DUPLICATE_q\ & ( (!blocks(33)) # (!\VGA_Generator|Add1~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111110101010110011001111000000000000101010101100110011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(33),
	datab => ALT_INV_blocks(34),
	datac => ALT_INV_blocks(35),
	datad => \VGA_Generator|ALT_INV_Add1~0_combout\,
	datae => \VGA_Generator|ALT_INV_Add1~1_combout\,
	dataf => \ALT_INV_blocks[32]~DUPLICATE_q\,
	combout => \VGA_Generator|Mux0~2_combout\);

-- Location: LABCELL_X23_Y41_N54
\VGA_Generator|Mux0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Mux0~1_combout\ = ( \VGA_Generator|Add1~1_combout\ & ( \VGA_Generator|Add1~0_combout\ & ( !blocks(7) ) ) ) # ( !\VGA_Generator|Add1~1_combout\ & ( \VGA_Generator|Add1~0_combout\ & ( !\blocks[5]~DUPLICATE_q\ ) ) ) # ( 
-- \VGA_Generator|Add1~1_combout\ & ( !\VGA_Generator|Add1~0_combout\ & ( !blocks(6) ) ) ) # ( !\VGA_Generator|Add1~1_combout\ & ( !\VGA_Generator|Add1~0_combout\ & ( !blocks(4) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111100001111000011001100110011001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(7),
	datab => \ALT_INV_blocks[5]~DUPLICATE_q\,
	datac => ALT_INV_blocks(6),
	datad => ALT_INV_blocks(4),
	datae => \VGA_Generator|ALT_INV_Add1~1_combout\,
	dataf => \VGA_Generator|ALT_INV_Add1~0_combout\,
	combout => \VGA_Generator|Mux0~1_combout\);

-- Location: LABCELL_X23_Y41_N24
\VGA_Generator|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Mux0~0_combout\ = ( blocks(0) & ( \VGA_Generator|Add1~0_combout\ & ( (!\VGA_Generator|Add1~1_combout\ & (!blocks(1))) # (\VGA_Generator|Add1~1_combout\ & ((!blocks(3)))) ) ) ) # ( !blocks(0) & ( \VGA_Generator|Add1~0_combout\ & ( 
-- (!\VGA_Generator|Add1~1_combout\ & (!blocks(1))) # (\VGA_Generator|Add1~1_combout\ & ((!blocks(3)))) ) ) ) # ( blocks(0) & ( !\VGA_Generator|Add1~0_combout\ & ( (!blocks(2) & \VGA_Generator|Add1~1_combout\) ) ) ) # ( !blocks(0) & ( 
-- !\VGA_Generator|Add1~0_combout\ & ( (!blocks(2)) # (!\VGA_Generator|Add1~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111001100000000001100110010101010111100001010101011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(1),
	datab => ALT_INV_blocks(2),
	datac => ALT_INV_blocks(3),
	datad => \VGA_Generator|ALT_INV_Add1~1_combout\,
	datae => ALT_INV_blocks(0),
	dataf => \VGA_Generator|ALT_INV_Add1~0_combout\,
	combout => \VGA_Generator|Mux0~0_combout\);

-- Location: LABCELL_X23_Y41_N36
\VGA_Generator|Mux0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Mux0~4_combout\ = ( \VGA_Generator|Mux0~1_combout\ & ( \VGA_Generator|Mux0~0_combout\ & ( (!\VGA_Generator|Add3~1_sumout\) # ((!\VGA_Generator|Add3~13_sumout\ & ((\VGA_Generator|Mux0~2_combout\))) # (\VGA_Generator|Add3~13_sumout\ & 
-- (\VGA_Generator|Mux0~3_combout\))) ) ) ) # ( !\VGA_Generator|Mux0~1_combout\ & ( \VGA_Generator|Mux0~0_combout\ & ( (!\VGA_Generator|Add3~1_sumout\ & (((!\VGA_Generator|Add3~13_sumout\)))) # (\VGA_Generator|Add3~1_sumout\ & 
-- ((!\VGA_Generator|Add3~13_sumout\ & ((\VGA_Generator|Mux0~2_combout\))) # (\VGA_Generator|Add3~13_sumout\ & (\VGA_Generator|Mux0~3_combout\)))) ) ) ) # ( \VGA_Generator|Mux0~1_combout\ & ( !\VGA_Generator|Mux0~0_combout\ & ( 
-- (!\VGA_Generator|Add3~1_sumout\ & (((\VGA_Generator|Add3~13_sumout\)))) # (\VGA_Generator|Add3~1_sumout\ & ((!\VGA_Generator|Add3~13_sumout\ & ((\VGA_Generator|Mux0~2_combout\))) # (\VGA_Generator|Add3~13_sumout\ & (\VGA_Generator|Mux0~3_combout\)))) ) ) 
-- ) # ( !\VGA_Generator|Mux0~1_combout\ & ( !\VGA_Generator|Mux0~0_combout\ & ( (\VGA_Generator|Add3~1_sumout\ & ((!\VGA_Generator|Add3~13_sumout\ & ((\VGA_Generator|Mux0~2_combout\))) # (\VGA_Generator|Add3~13_sumout\ & (\VGA_Generator|Mux0~3_combout\)))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100010001000000111101110111001111000100011100111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|ALT_INV_Mux0~3_combout\,
	datab => \VGA_Generator|ALT_INV_Add3~1_sumout\,
	datac => \VGA_Generator|ALT_INV_Mux0~2_combout\,
	datad => \VGA_Generator|ALT_INV_Add3~13_sumout\,
	datae => \VGA_Generator|ALT_INV_Mux0~1_combout\,
	dataf => \VGA_Generator|ALT_INV_Mux0~0_combout\,
	combout => \VGA_Generator|Mux0~4_combout\);

-- Location: LABCELL_X23_Y40_N24
\VGA_Generator|Mux0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Mux0~7_combout\ = ( blocks(43) & ( blocks(40) & ( (!\VGA_Generator|Add1~0_combout\ & (!blocks(42) & ((\VGA_Generator|Add1~1_combout\)))) # (\VGA_Generator|Add1~0_combout\ & (((!blocks(41) & !\VGA_Generator|Add1~1_combout\)))) ) ) ) # ( 
-- !blocks(43) & ( blocks(40) & ( (!\VGA_Generator|Add1~0_combout\ & (!blocks(42) & ((\VGA_Generator|Add1~1_combout\)))) # (\VGA_Generator|Add1~0_combout\ & (((!blocks(41)) # (\VGA_Generator|Add1~1_combout\)))) ) ) ) # ( blocks(43) & ( !blocks(40) & ( 
-- (!\VGA_Generator|Add1~0_combout\ & ((!blocks(42)) # ((!\VGA_Generator|Add1~1_combout\)))) # (\VGA_Generator|Add1~0_combout\ & (((!blocks(41) & !\VGA_Generator|Add1~1_combout\)))) ) ) ) # ( !blocks(43) & ( !blocks(40) & ( (!\VGA_Generator|Add1~0_combout\ & 
-- ((!blocks(42)) # ((!\VGA_Generator|Add1~1_combout\)))) # (\VGA_Generator|Add1~0_combout\ & (((!blocks(41)) # (\VGA_Generator|Add1~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110010101111111111001010000000001100101011110000110010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(42),
	datab => ALT_INV_blocks(41),
	datac => \VGA_Generator|ALT_INV_Add1~0_combout\,
	datad => \VGA_Generator|ALT_INV_Add1~1_combout\,
	datae => ALT_INV_blocks(43),
	dataf => ALT_INV_blocks(40),
	combout => \VGA_Generator|Mux0~7_combout\);

-- Location: LABCELL_X23_Y40_N18
\VGA_Generator|Mux0~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Mux0~8_combout\ = ( \VGA_Generator|Add1~0_combout\ & ( \blocks[47]~DUPLICATE_q\ & ( (!blocks(45) & !\VGA_Generator|Add1~1_combout\) ) ) ) # ( !\VGA_Generator|Add1~0_combout\ & ( \blocks[47]~DUPLICATE_q\ & ( (!\VGA_Generator|Add1~1_combout\ 
-- & (!\blocks[44]~DUPLICATE_q\)) # (\VGA_Generator|Add1~1_combout\ & ((!blocks(46)))) ) ) ) # ( \VGA_Generator|Add1~0_combout\ & ( !\blocks[47]~DUPLICATE_q\ & ( (!blocks(45)) # (\VGA_Generator|Add1~1_combout\) ) ) ) # ( !\VGA_Generator|Add1~0_combout\ & ( 
-- !\blocks[47]~DUPLICATE_q\ & ( (!\VGA_Generator|Add1~1_combout\ & (!\blocks[44]~DUPLICATE_q\)) # (\VGA_Generator|Add1~1_combout\ & ((!blocks(46)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011110000101010101111111111001100111100001010101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(45),
	datab => \ALT_INV_blocks[44]~DUPLICATE_q\,
	datac => ALT_INV_blocks(46),
	datad => \VGA_Generator|ALT_INV_Add1~1_combout\,
	datae => \VGA_Generator|ALT_INV_Add1~0_combout\,
	dataf => \ALT_INV_blocks[47]~DUPLICATE_q\,
	combout => \VGA_Generator|Mux0~8_combout\);

-- Location: LABCELL_X23_Y40_N0
\VGA_Generator|Mux0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Mux0~5_combout\ = ( \VGA_Generator|Add1~1_combout\ & ( \blocks[11]~DUPLICATE_q\ & ( (!\blocks[10]~DUPLICATE_q\ & !\VGA_Generator|Add1~0_combout\) ) ) ) # ( !\VGA_Generator|Add1~1_combout\ & ( \blocks[11]~DUPLICATE_q\ & ( 
-- (!\VGA_Generator|Add1~0_combout\ & (!blocks(8))) # (\VGA_Generator|Add1~0_combout\ & ((!\blocks[9]~DUPLICATE_q\))) ) ) ) # ( \VGA_Generator|Add1~1_combout\ & ( !\blocks[11]~DUPLICATE_q\ & ( (!\blocks[10]~DUPLICATE_q\) # (\VGA_Generator|Add1~0_combout\) ) 
-- ) ) # ( !\VGA_Generator|Add1~1_combout\ & ( !\blocks[11]~DUPLICATE_q\ & ( (!\VGA_Generator|Add1~0_combout\ & (!blocks(8))) # (\VGA_Generator|Add1~0_combout\ & ((!\blocks[9]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111110100000110011111100111110101111101000001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(8),
	datab => \ALT_INV_blocks[10]~DUPLICATE_q\,
	datac => \VGA_Generator|ALT_INV_Add1~0_combout\,
	datad => \ALT_INV_blocks[9]~DUPLICATE_q\,
	datae => \VGA_Generator|ALT_INV_Add1~1_combout\,
	dataf => \ALT_INV_blocks[11]~DUPLICATE_q\,
	combout => \VGA_Generator|Mux0~5_combout\);

-- Location: LABCELL_X23_Y40_N42
\VGA_Generator|Mux0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Mux0~6_combout\ = ( \VGA_Generator|Add1~0_combout\ & ( blocks(15) & ( (!blocks(13) & !\VGA_Generator|Add1~1_combout\) ) ) ) # ( !\VGA_Generator|Add1~0_combout\ & ( blocks(15) & ( (!\VGA_Generator|Add1~1_combout\ & (!blocks(12))) # 
-- (\VGA_Generator|Add1~1_combout\ & ((!\blocks[14]~DUPLICATE_q\))) ) ) ) # ( \VGA_Generator|Add1~0_combout\ & ( !blocks(15) & ( (!blocks(13)) # (\VGA_Generator|Add1~1_combout\) ) ) ) # ( !\VGA_Generator|Add1~0_combout\ & ( !blocks(15) & ( 
-- (!\VGA_Generator|Add1~1_combout\ & (!blocks(12))) # (\VGA_Generator|Add1~1_combout\ & ((!\blocks[14]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101011110000110011001111111110101010111100001100110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(12),
	datab => ALT_INV_blocks(13),
	datac => \ALT_INV_blocks[14]~DUPLICATE_q\,
	datad => \VGA_Generator|ALT_INV_Add1~1_combout\,
	datae => \VGA_Generator|ALT_INV_Add1~0_combout\,
	dataf => ALT_INV_blocks(15),
	combout => \VGA_Generator|Mux0~6_combout\);

-- Location: LABCELL_X23_Y40_N48
\VGA_Generator|Mux0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Mux0~9_combout\ = ( \VGA_Generator|Mux0~5_combout\ & ( \VGA_Generator|Mux0~6_combout\ & ( (!\VGA_Generator|Add3~1_sumout\) # ((!\VGA_Generator|Add3~13_sumout\ & (\VGA_Generator|Mux0~7_combout\)) # (\VGA_Generator|Add3~13_sumout\ & 
-- ((\VGA_Generator|Mux0~8_combout\)))) ) ) ) # ( !\VGA_Generator|Mux0~5_combout\ & ( \VGA_Generator|Mux0~6_combout\ & ( (!\VGA_Generator|Add3~1_sumout\ & (((\VGA_Generator|Add3~13_sumout\)))) # (\VGA_Generator|Add3~1_sumout\ & 
-- ((!\VGA_Generator|Add3~13_sumout\ & (\VGA_Generator|Mux0~7_combout\)) # (\VGA_Generator|Add3~13_sumout\ & ((\VGA_Generator|Mux0~8_combout\))))) ) ) ) # ( \VGA_Generator|Mux0~5_combout\ & ( !\VGA_Generator|Mux0~6_combout\ & ( 
-- (!\VGA_Generator|Add3~1_sumout\ & (((!\VGA_Generator|Add3~13_sumout\)))) # (\VGA_Generator|Add3~1_sumout\ & ((!\VGA_Generator|Add3~13_sumout\ & (\VGA_Generator|Mux0~7_combout\)) # (\VGA_Generator|Add3~13_sumout\ & ((\VGA_Generator|Mux0~8_combout\))))) ) ) 
-- ) # ( !\VGA_Generator|Mux0~5_combout\ & ( !\VGA_Generator|Mux0~6_combout\ & ( (\VGA_Generator|Add3~1_sumout\ & ((!\VGA_Generator|Add3~13_sumout\ & (\VGA_Generator|Mux0~7_combout\)) # (\VGA_Generator|Add3~13_sumout\ & ((\VGA_Generator|Mux0~8_combout\))))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000011110111010000001100010001110011111101110111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|ALT_INV_Mux0~7_combout\,
	datab => \VGA_Generator|ALT_INV_Add3~1_sumout\,
	datac => \VGA_Generator|ALT_INV_Mux0~8_combout\,
	datad => \VGA_Generator|ALT_INV_Add3~13_sumout\,
	datae => \VGA_Generator|ALT_INV_Mux0~5_combout\,
	dataf => \VGA_Generator|ALT_INV_Mux0~6_combout\,
	combout => \VGA_Generator|Mux0~9_combout\);

-- Location: LABCELL_X16_Y38_N12
\VGA_Generator|Mux0~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Mux0~15_combout\ = ( \blocks[57]~DUPLICATE_q\ & ( \VGA_Generator|Add1~1_combout\ & ( (!\VGA_Generator|Add1~0_combout\ & ((!blocks(58)))) # (\VGA_Generator|Add1~0_combout\ & (!blocks(59))) ) ) ) # ( !\blocks[57]~DUPLICATE_q\ & ( 
-- \VGA_Generator|Add1~1_combout\ & ( (!\VGA_Generator|Add1~0_combout\ & ((!blocks(58)))) # (\VGA_Generator|Add1~0_combout\ & (!blocks(59))) ) ) ) # ( \blocks[57]~DUPLICATE_q\ & ( !\VGA_Generator|Add1~1_combout\ & ( (!blocks(56) & 
-- !\VGA_Generator|Add1~0_combout\) ) ) ) # ( !\blocks[57]~DUPLICATE_q\ & ( !\VGA_Generator|Add1~1_combout\ & ( (!blocks(56)) # (\VGA_Generator|Add1~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101011111111101010100000000011110000110011001111000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(56),
	datab => ALT_INV_blocks(59),
	datac => ALT_INV_blocks(58),
	datad => \VGA_Generator|ALT_INV_Add1~0_combout\,
	datae => \ALT_INV_blocks[57]~DUPLICATE_q\,
	dataf => \VGA_Generator|ALT_INV_Add1~1_combout\,
	combout => \VGA_Generator|Mux0~15_combout\);

-- Location: LABCELL_X13_Y41_N24
\VGA_Generator|Mux0~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Mux0~16_combout\ = ( blocks(27) & ( blocks(24) & ( (!\VGA_Generator|Add1~1_combout\ & (((!blocks(25) & \VGA_Generator|Add1~0_combout\)))) # (\VGA_Generator|Add1~1_combout\ & (!blocks(26) & ((!\VGA_Generator|Add1~0_combout\)))) ) ) ) # ( 
-- !blocks(27) & ( blocks(24) & ( (!\VGA_Generator|Add1~1_combout\ & (((!blocks(25) & \VGA_Generator|Add1~0_combout\)))) # (\VGA_Generator|Add1~1_combout\ & ((!blocks(26)) # ((\VGA_Generator|Add1~0_combout\)))) ) ) ) # ( blocks(27) & ( !blocks(24) & ( 
-- (!\VGA_Generator|Add1~1_combout\ & (((!blocks(25)) # (!\VGA_Generator|Add1~0_combout\)))) # (\VGA_Generator|Add1~1_combout\ & (!blocks(26) & ((!\VGA_Generator|Add1~0_combout\)))) ) ) ) # ( !blocks(27) & ( !blocks(24) & ( (!\VGA_Generator|Add1~1_combout\ & 
-- (((!blocks(25)) # (!\VGA_Generator|Add1~0_combout\)))) # (\VGA_Generator|Add1~1_combout\ & ((!blocks(26)) # ((\VGA_Generator|Add1~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101011001111111110101100000000001010110011110000101011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(26),
	datab => ALT_INV_blocks(25),
	datac => \VGA_Generator|ALT_INV_Add1~1_combout\,
	datad => \VGA_Generator|ALT_INV_Add1~0_combout\,
	datae => ALT_INV_blocks(27),
	dataf => ALT_INV_blocks(24),
	combout => \VGA_Generator|Mux0~16_combout\);

-- Location: LABCELL_X23_Y41_N30
\VGA_Generator|Mux0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Mux0~17_combout\ = ( \VGA_Generator|Add1~1_combout\ & ( blocks(31) & ( (!blocks(30) & !\VGA_Generator|Add1~0_combout\) ) ) ) # ( !\VGA_Generator|Add1~1_combout\ & ( blocks(31) & ( (!\VGA_Generator|Add1~0_combout\ & (!blocks(28))) # 
-- (\VGA_Generator|Add1~0_combout\ & ((!blocks(29)))) ) ) ) # ( \VGA_Generator|Add1~1_combout\ & ( !blocks(31) & ( (!blocks(30)) # (\VGA_Generator|Add1~0_combout\) ) ) ) # ( !\VGA_Generator|Add1~1_combout\ & ( !blocks(31) & ( (!\VGA_Generator|Add1~0_combout\ 
-- & (!blocks(28))) # (\VGA_Generator|Add1~0_combout\ & ((!blocks(29)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101011110000110011001111111110101010111100001100110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(28),
	datab => ALT_INV_blocks(30),
	datac => ALT_INV_blocks(29),
	datad => \VGA_Generator|ALT_INV_Add1~0_combout\,
	datae => \VGA_Generator|ALT_INV_Add1~1_combout\,
	dataf => ALT_INV_blocks(31),
	combout => \VGA_Generator|Mux0~17_combout\);

-- Location: LABCELL_X13_Y41_N48
\VGA_Generator|Mux0~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Mux0~18_combout\ = ( \VGA_Generator|Mux0~17_combout\ & ( (!\VGA_Generator|Add3~1_sumout\ & (((\VGA_Generator|Add3~13_sumout\) # (\VGA_Generator|Mux0~16_combout\)))) # (\VGA_Generator|Add3~1_sumout\ & (\VGA_Generator|Mux0~15_combout\ & 
-- ((!\VGA_Generator|Add3~13_sumout\)))) ) ) # ( !\VGA_Generator|Mux0~17_combout\ & ( (!\VGA_Generator|Add3~13_sumout\ & ((!\VGA_Generator|Add3~1_sumout\ & ((\VGA_Generator|Mux0~16_combout\))) # (\VGA_Generator|Add3~1_sumout\ & 
-- (\VGA_Generator|Mux0~15_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100000000000111010000000000011101110011000001110111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|ALT_INV_Mux0~15_combout\,
	datab => \VGA_Generator|ALT_INV_Add3~1_sumout\,
	datac => \VGA_Generator|ALT_INV_Mux0~16_combout\,
	datad => \VGA_Generator|ALT_INV_Add3~13_sumout\,
	dataf => \VGA_Generator|ALT_INV_Mux0~17_combout\,
	combout => \VGA_Generator|Mux0~18_combout\);

-- Location: LABCELL_X17_Y36_N48
\VGA_Generator|Mux0~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Mux0~11_combout\ = ( \VGA_Generator|Add1~0_combout\ & ( \VGA_Generator|Add1~1_combout\ & ( !blocks(23) ) ) ) # ( !\VGA_Generator|Add1~0_combout\ & ( \VGA_Generator|Add1~1_combout\ & ( !blocks(22) ) ) ) # ( \VGA_Generator|Add1~0_combout\ & ( 
-- !\VGA_Generator|Add1~1_combout\ & ( !blocks(21) ) ) ) # ( !\VGA_Generator|Add1~0_combout\ & ( !\VGA_Generator|Add1~1_combout\ & ( !blocks(20) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100111100001111000011111111000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(23),
	datab => ALT_INV_blocks(20),
	datac => ALT_INV_blocks(21),
	datad => ALT_INV_blocks(22),
	datae => \VGA_Generator|ALT_INV_Add1~0_combout\,
	dataf => \VGA_Generator|ALT_INV_Add1~1_combout\,
	combout => \VGA_Generator|Mux0~11_combout\);

-- Location: LABCELL_X17_Y36_N30
\VGA_Generator|Mux0~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Mux0~12_combout\ = ( \VGA_Generator|Add1~0_combout\ & ( \blocks[49]~DUPLICATE_q\ & ( (\VGA_Generator|Add1~1_combout\ & !blocks(51)) ) ) ) # ( !\VGA_Generator|Add1~0_combout\ & ( \blocks[49]~DUPLICATE_q\ & ( (!\VGA_Generator|Add1~1_combout\ 
-- & (!\blocks[48]~DUPLICATE_q\)) # (\VGA_Generator|Add1~1_combout\ & ((!\blocks[50]~DUPLICATE_q\))) ) ) ) # ( \VGA_Generator|Add1~0_combout\ & ( !\blocks[49]~DUPLICATE_q\ & ( (!\VGA_Generator|Add1~1_combout\) # (!blocks(51)) ) ) ) # ( 
-- !\VGA_Generator|Add1~0_combout\ & ( !\blocks[49]~DUPLICATE_q\ & ( (!\VGA_Generator|Add1~1_combout\ & (!\blocks[48]~DUPLICATE_q\)) # (\VGA_Generator|Add1~1_combout\ & ((!\blocks[50]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010110010101100111111111111000010101100101011000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks[48]~DUPLICATE_q\,
	datab => \ALT_INV_blocks[50]~DUPLICATE_q\,
	datac => \VGA_Generator|ALT_INV_Add1~1_combout\,
	datad => ALT_INV_blocks(51),
	datae => \VGA_Generator|ALT_INV_Add1~0_combout\,
	dataf => \ALT_INV_blocks[49]~DUPLICATE_q\,
	combout => \VGA_Generator|Mux0~12_combout\);

-- Location: LABCELL_X23_Y40_N30
\VGA_Generator|Mux0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Mux0~13_combout\ = ( \VGA_Generator|Add1~0_combout\ & ( blocks(55) & ( (!blocks(53) & !\VGA_Generator|Add1~1_combout\) ) ) ) # ( !\VGA_Generator|Add1~0_combout\ & ( blocks(55) & ( (!\VGA_Generator|Add1~1_combout\ & ((!blocks(52)))) # 
-- (\VGA_Generator|Add1~1_combout\ & (!blocks(54))) ) ) ) # ( \VGA_Generator|Add1~0_combout\ & ( !blocks(55) & ( (!blocks(53)) # (\VGA_Generator|Add1~1_combout\) ) ) ) # ( !\VGA_Generator|Add1~0_combout\ & ( !blocks(55) & ( (!\VGA_Generator|Add1~1_combout\ & 
-- ((!blocks(52)))) # (\VGA_Generator|Add1~1_combout\ & (!blocks(54))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110000110000101110111011101111111100001100001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_blocks(53),
	datab => \VGA_Generator|ALT_INV_Add1~1_combout\,
	datac => ALT_INV_blocks(54),
	datad => ALT_INV_blocks(52),
	datae => \VGA_Generator|ALT_INV_Add1~0_combout\,
	dataf => ALT_INV_blocks(55),
	combout => \VGA_Generator|Mux0~13_combout\);

-- Location: LABCELL_X17_Y36_N18
\VGA_Generator|Mux0~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Mux0~10_combout\ = ( blocks(16) & ( \VGA_Generator|Add1~1_combout\ & ( (!\VGA_Generator|Add1~0_combout\ & (!\blocks[18]~DUPLICATE_q\)) # (\VGA_Generator|Add1~0_combout\ & ((!blocks(19)))) ) ) ) # ( !blocks(16) & ( 
-- \VGA_Generator|Add1~1_combout\ & ( (!\VGA_Generator|Add1~0_combout\ & (!\blocks[18]~DUPLICATE_q\)) # (\VGA_Generator|Add1~0_combout\ & ((!blocks(19)))) ) ) ) # ( blocks(16) & ( !\VGA_Generator|Add1~1_combout\ & ( (!blocks(17) & 
-- \VGA_Generator|Add1~0_combout\) ) ) ) # ( !blocks(16) & ( !\VGA_Generator|Add1~1_combout\ & ( (!blocks(17)) # (!\VGA_Generator|Add1~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110011111100000011000000110010101111101000001010111110100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_blocks[18]~DUPLICATE_q\,
	datab => ALT_INV_blocks(17),
	datac => \VGA_Generator|ALT_INV_Add1~0_combout\,
	datad => ALT_INV_blocks(19),
	datae => ALT_INV_blocks(16),
	dataf => \VGA_Generator|ALT_INV_Add1~1_combout\,
	combout => \VGA_Generator|Mux0~10_combout\);

-- Location: LABCELL_X10_Y39_N42
\VGA_Generator|Mux0~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Mux0~14_combout\ = ( \VGA_Generator|Mux0~13_combout\ & ( \VGA_Generator|Mux0~10_combout\ & ( (!\VGA_Generator|Add3~13_sumout\ & (((!\VGA_Generator|Add3~1_sumout\) # (\VGA_Generator|Mux0~12_combout\)))) # (\VGA_Generator|Add3~13_sumout\ & 
-- (((\VGA_Generator|Add3~1_sumout\)) # (\VGA_Generator|Mux0~11_combout\))) ) ) ) # ( !\VGA_Generator|Mux0~13_combout\ & ( \VGA_Generator|Mux0~10_combout\ & ( (!\VGA_Generator|Add3~13_sumout\ & (((!\VGA_Generator|Add3~1_sumout\) # 
-- (\VGA_Generator|Mux0~12_combout\)))) # (\VGA_Generator|Add3~13_sumout\ & (\VGA_Generator|Mux0~11_combout\ & (!\VGA_Generator|Add3~1_sumout\))) ) ) ) # ( \VGA_Generator|Mux0~13_combout\ & ( !\VGA_Generator|Mux0~10_combout\ & ( 
-- (!\VGA_Generator|Add3~13_sumout\ & (((\VGA_Generator|Add3~1_sumout\ & \VGA_Generator|Mux0~12_combout\)))) # (\VGA_Generator|Add3~13_sumout\ & (((\VGA_Generator|Add3~1_sumout\)) # (\VGA_Generator|Mux0~11_combout\))) ) ) ) # ( 
-- !\VGA_Generator|Mux0~13_combout\ & ( !\VGA_Generator|Mux0~10_combout\ & ( (!\VGA_Generator|Add3~13_sumout\ & (((\VGA_Generator|Add3~1_sumout\ & \VGA_Generator|Mux0~12_combout\)))) # (\VGA_Generator|Add3~13_sumout\ & (\VGA_Generator|Mux0~11_combout\ & 
-- (!\VGA_Generator|Add3~1_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100000100110001111111010000110111001101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|ALT_INV_Mux0~11_combout\,
	datab => \VGA_Generator|ALT_INV_Add3~13_sumout\,
	datac => \VGA_Generator|ALT_INV_Add3~1_sumout\,
	datad => \VGA_Generator|ALT_INV_Mux0~12_combout\,
	datae => \VGA_Generator|ALT_INV_Mux0~13_combout\,
	dataf => \VGA_Generator|ALT_INV_Mux0~10_combout\,
	combout => \VGA_Generator|Mux0~14_combout\);

-- Location: LABCELL_X10_Y39_N48
\VGA_Generator|Mux0~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Mux0~19_combout\ = ( \VGA_Generator|Mux0~18_combout\ & ( \VGA_Generator|Mux0~14_combout\ & ( ((!\VGA_Generator|Add3~5_sumout\ & (\VGA_Generator|Mux0~4_combout\)) # (\VGA_Generator|Add3~5_sumout\ & ((\VGA_Generator|Mux0~9_combout\)))) # 
-- (\VGA_Generator|Add3~9_sumout\) ) ) ) # ( !\VGA_Generator|Mux0~18_combout\ & ( \VGA_Generator|Mux0~14_combout\ & ( (!\VGA_Generator|Add3~9_sumout\ & ((!\VGA_Generator|Add3~5_sumout\ & (\VGA_Generator|Mux0~4_combout\)) # (\VGA_Generator|Add3~5_sumout\ & 
-- ((\VGA_Generator|Mux0~9_combout\))))) # (\VGA_Generator|Add3~9_sumout\ & (!\VGA_Generator|Add3~5_sumout\)) ) ) ) # ( \VGA_Generator|Mux0~18_combout\ & ( !\VGA_Generator|Mux0~14_combout\ & ( (!\VGA_Generator|Add3~9_sumout\ & 
-- ((!\VGA_Generator|Add3~5_sumout\ & (\VGA_Generator|Mux0~4_combout\)) # (\VGA_Generator|Add3~5_sumout\ & ((\VGA_Generator|Mux0~9_combout\))))) # (\VGA_Generator|Add3~9_sumout\ & (\VGA_Generator|Add3~5_sumout\)) ) ) ) # ( !\VGA_Generator|Mux0~18_combout\ & 
-- ( !\VGA_Generator|Mux0~14_combout\ & ( (!\VGA_Generator|Add3~9_sumout\ & ((!\VGA_Generator|Add3~5_sumout\ & (\VGA_Generator|Mux0~4_combout\)) # (\VGA_Generator|Add3~5_sumout\ & ((\VGA_Generator|Mux0~9_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000110010011101101001100011011100101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|ALT_INV_Add3~9_sumout\,
	datab => \VGA_Generator|ALT_INV_Add3~5_sumout\,
	datac => \VGA_Generator|ALT_INV_Mux0~4_combout\,
	datad => \VGA_Generator|ALT_INV_Mux0~9_combout\,
	datae => \VGA_Generator|ALT_INV_Mux0~18_combout\,
	dataf => \VGA_Generator|ALT_INV_Mux0~14_combout\,
	combout => \VGA_Generator|Mux0~19_combout\);

-- Location: LABCELL_X10_Y39_N24
\VGA_Generator|r~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|r~0_combout\ = ( \VGA_Generator|Add3~1_sumout\ & ( \VGA_Generator|Mux0~19_combout\ & ( (\VGA_Generator|Add3~9_sumout\ & (!\VGA_Generator|Equal10~0_combout\ & !\VGA_Generator|Output_RGB:block_index[4]~7_combout\)) ) ) ) # ( 
-- !\VGA_Generator|Add3~1_sumout\ & ( \VGA_Generator|Mux0~19_combout\ & ( (!\VGA_Generator|Output_RGB:block_index[4]~7_combout\ & ((!\VGA_Generator|Add3~9_sumout\) # (!\VGA_Generator|Add3~5_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011101110000000000101000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|ALT_INV_Add3~9_sumout\,
	datab => \VGA_Generator|ALT_INV_Add3~5_sumout\,
	datac => \VGA_Generator|ALT_INV_Equal10~0_combout\,
	datad => \VGA_Generator|ALT_INV_Output_RGB:block_index[4]~7_combout\,
	datae => \VGA_Generator|ALT_INV_Add3~1_sumout\,
	dataf => \VGA_Generator|ALT_INV_Mux0~19_combout\,
	combout => \VGA_Generator|r~0_combout\);

-- Location: LABCELL_X9_Y39_N39
\VGA_Generator|r[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|r[0]~2_combout\ = ( \VGA_Generator|reg3|dffs\(16) & ( \VGA_Generator|r~0_combout\ & ( \VGA_Generator|VGA|blanking~1_combout\ ) ) ) # ( !\VGA_Generator|reg3|dffs\(16) & ( \VGA_Generator|r~0_combout\ & ( 
-- (\VGA_Generator|VGA|blanking~1_combout\ & !\VGA_Generator|CharacterROM|Mux0~0_combout\) ) ) ) # ( \VGA_Generator|reg3|dffs\(16) & ( !\VGA_Generator|r~0_combout\ & ( (\VGA_Generator|VGA|blanking~1_combout\ & (((!\VGA_Generator|b[7]~0_combout\) # 
-- (\VGA_Generator|CharacterROM|Mux0~0_combout\)) # (\VGA_Generator|Output_RGB~1_combout\))) ) ) ) # ( !\VGA_Generator|reg3|dffs\(16) & ( !\VGA_Generator|r~0_combout\ & ( (\VGA_Generator|VGA|blanking~1_combout\ & (!\VGA_Generator|CharacterROM|Mux0~0_combout\ 
-- & ((!\VGA_Generator|b[7]~0_combout\) # (\VGA_Generator|Output_RGB~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000100000000001100010011001100110011000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|ALT_INV_Output_RGB~1_combout\,
	datab => \VGA_Generator|VGA|ALT_INV_blanking~1_combout\,
	datac => \VGA_Generator|ALT_INV_b[7]~0_combout\,
	datad => \VGA_Generator|CharacterROM|ALT_INV_Mux0~0_combout\,
	datae => \VGA_Generator|reg3|ALT_INV_dffs\(16),
	dataf => \VGA_Generator|ALT_INV_r~0_combout\,
	combout => \VGA_Generator|r[0]~2_combout\);

-- Location: LABCELL_X10_Y39_N57
\VGA_Generator|r[7]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|r[7]~3_combout\ = ( \VGA_Generator|Mux0~19_combout\ & ( (!\VGA_Generator|Output_RGB:block_index[4]~7_combout\ & (!\VGA_Generator|Add3~1_sumout\ & ((!\VGA_Generator|Add3~9_sumout\) # (!\VGA_Generator|Add3~5_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011100000000000001110000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|ALT_INV_Add3~9_sumout\,
	datab => \VGA_Generator|ALT_INV_Add3~5_sumout\,
	datac => \VGA_Generator|ALT_INV_Output_RGB:block_index[4]~7_combout\,
	datad => \VGA_Generator|ALT_INV_Add3~1_sumout\,
	dataf => \VGA_Generator|ALT_INV_Mux0~19_combout\,
	combout => \VGA_Generator|r[7]~3_combout\);

-- Location: LABCELL_X9_Y39_N21
\VGA_Generator|r[7]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|r[7]~4_combout\ = ( \VGA_Generator|reg3|dffs\(16) & ( \VGA_Generator|r[7]~3_combout\ & ( (\VGA_Generator|VGA|blanking~1_combout\ & ((!\VGA_Generator|Output_RGB~1_combout\) # (\VGA_Generator|CharacterROM|Mux0~0_combout\))) ) ) ) # ( 
-- !\VGA_Generator|reg3|dffs\(16) & ( \VGA_Generator|r[7]~3_combout\ & ( (!\VGA_Generator|Output_RGB~1_combout\ & (\VGA_Generator|VGA|blanking~1_combout\ & !\VGA_Generator|CharacterROM|Mux0~0_combout\)) ) ) ) # ( \VGA_Generator|reg3|dffs\(16) & ( 
-- !\VGA_Generator|r[7]~3_combout\ & ( (\VGA_Generator|VGA|blanking~1_combout\ & (((!\VGA_Generator|Output_RGB~1_combout\ & \VGA_Generator|Output_RGB~8_combout\)) # (\VGA_Generator|CharacterROM|Mux0~0_combout\))) ) ) ) # ( !\VGA_Generator|reg3|dffs\(16) & ( 
-- !\VGA_Generator|r[7]~3_combout\ & ( (!\VGA_Generator|Output_RGB~1_combout\ & (\VGA_Generator|VGA|blanking~1_combout\ & (\VGA_Generator|Output_RGB~8_combout\ & !\VGA_Generator|CharacterROM|Mux0~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000000000100011001100100010000000000010001000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|ALT_INV_Output_RGB~1_combout\,
	datab => \VGA_Generator|VGA|ALT_INV_blanking~1_combout\,
	datac => \VGA_Generator|ALT_INV_Output_RGB~8_combout\,
	datad => \VGA_Generator|CharacterROM|ALT_INV_Mux0~0_combout\,
	datae => \VGA_Generator|reg3|ALT_INV_dffs\(16),
	dataf => \VGA_Generator|ALT_INV_r[7]~3_combout\,
	combout => \VGA_Generator|r[7]~4_combout\);

-- Location: MLABCELL_X8_Y36_N33
\VGA_Generator|Text_Generator|rgb[10]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|rgb[10]~2_combout\ = ( \VGA_Generator|VGA|column[4]~1_combout\ & ( (\VGA_Generator|VGA|column[9]~6_combout\ & ((!\VGA_Generator|VGA|column[6]~8_combout\ & ((\VGA_Generator|VGA|column[7]~7_combout\))) # 
-- (\VGA_Generator|VGA|column[6]~8_combout\ & (\VGA_Generator|VGA|column[5]~2_combout\)))) ) ) # ( !\VGA_Generator|VGA|column[4]~1_combout\ & ( (\VGA_Generator|VGA|column[9]~6_combout\ & (\VGA_Generator|VGA|column[7]~7_combout\ & 
-- ((!\VGA_Generator|VGA|column[6]~8_combout\) # (\VGA_Generator|VGA|column[5]~2_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000001000001010000000100000101000100010000010100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|ALT_INV_column[9]~6_combout\,
	datab => \VGA_Generator|VGA|ALT_INV_column[5]~2_combout\,
	datac => \VGA_Generator|VGA|ALT_INV_column[7]~7_combout\,
	datad => \VGA_Generator|VGA|ALT_INV_column[6]~8_combout\,
	dataf => \VGA_Generator|VGA|ALT_INV_column[4]~1_combout\,
	combout => \VGA_Generator|Text_Generator|rgb[10]~2_combout\);

-- Location: LABCELL_X9_Y39_N54
\VGA_Generator|Text_Generator|rgb[10]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|rgb[10]~3_combout\ = ( \VGA_Generator|VGA|column[8]~10_combout\ & ( (\VGA_Generator|Text_Generator|Equal0~0_combout\ & \rtl~28_combout\) ) ) # ( !\VGA_Generator|VGA|column[8]~10_combout\ & ( 
-- (\VGA_Generator|Text_Generator|Equal0~0_combout\ & \VGA_Generator|Text_Generator|rgb[10]~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_Equal0~0_combout\,
	datac => \ALT_INV_rtl~28_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_rgb[10]~2_combout\,
	dataf => \VGA_Generator|VGA|ALT_INV_column[8]~10_combout\,
	combout => \VGA_Generator|Text_Generator|rgb[10]~3_combout\);

-- Location: FF_X9_Y39_N56
\VGA_Generator|reg3|dffs[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \VGA_Generator|Text_Generator|rgb[10]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_Generator|reg3|dffs\(10));

-- Location: LABCELL_X10_Y39_N30
\VGA_Generator|g~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|g~0_combout\ = ( \VGA_Generator|Add3~1_sumout\ & ( \VGA_Generator|Mux0~19_combout\ & ( (!\VGA_Generator|Add3~9_sumout\ & !\VGA_Generator|Output_RGB:block_index[4]~7_combout\) ) ) ) # ( !\VGA_Generator|Add3~1_sumout\ & ( 
-- \VGA_Generator|Mux0~19_combout\ & ( (!\VGA_Generator|Output_RGB:block_index[4]~7_combout\ & (((\VGA_Generator|Add3~13_sumout\ & \VGA_Generator|Add3~5_sumout\)) # (\VGA_Generator|Add3~9_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010000011100001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|ALT_INV_Add3~9_sumout\,
	datab => \VGA_Generator|ALT_INV_Add3~13_sumout\,
	datac => \VGA_Generator|ALT_INV_Output_RGB:block_index[4]~7_combout\,
	datad => \VGA_Generator|ALT_INV_Add3~5_sumout\,
	datae => \VGA_Generator|ALT_INV_Add3~1_sumout\,
	dataf => \VGA_Generator|ALT_INV_Mux0~19_combout\,
	combout => \VGA_Generator|g~0_combout\);

-- Location: LABCELL_X9_Y39_N36
\VGA_Generator|g[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|g[0]~1_combout\ = ( \VGA_Generator|reg3|dffs\(10) & ( \VGA_Generator|g~0_combout\ & ( \VGA_Generator|VGA|blanking~1_combout\ ) ) ) # ( !\VGA_Generator|reg3|dffs\(10) & ( \VGA_Generator|g~0_combout\ & ( 
-- (\VGA_Generator|VGA|blanking~1_combout\ & !\VGA_Generator|CharacterROM|Mux0~0_combout\) ) ) ) # ( \VGA_Generator|reg3|dffs\(10) & ( !\VGA_Generator|g~0_combout\ & ( (\VGA_Generator|VGA|blanking~1_combout\ & (((!\VGA_Generator|b[7]~0_combout\) # 
-- (\VGA_Generator|CharacterROM|Mux0~0_combout\)) # (\VGA_Generator|Output_RGB~1_combout\))) ) ) ) # ( !\VGA_Generator|reg3|dffs\(10) & ( !\VGA_Generator|g~0_combout\ & ( (\VGA_Generator|VGA|blanking~1_combout\ & (!\VGA_Generator|CharacterROM|Mux0~0_combout\ 
-- & ((!\VGA_Generator|b[7]~0_combout\) # (\VGA_Generator|Output_RGB~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000010000001100110001001100110000001100000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|ALT_INV_Output_RGB~1_combout\,
	datab => \VGA_Generator|VGA|ALT_INV_blanking~1_combout\,
	datac => \VGA_Generator|CharacterROM|ALT_INV_Mux0~0_combout\,
	datad => \VGA_Generator|ALT_INV_b[7]~0_combout\,
	datae => \VGA_Generator|reg3|ALT_INV_dffs\(10),
	dataf => \VGA_Generator|ALT_INV_g~0_combout\,
	combout => \VGA_Generator|g[0]~1_combout\);

-- Location: MLABCELL_X8_Y36_N12
\VGA_Generator|Text_Generator|Mux8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|Mux8~0_combout\ = ( \VGA_Generator|VGA|column[6]~8_combout\ & ( \VGA_Generator|VGA|column[5]~2_combout\ & ( (!\VGA_Generator|VGA|column[8]~10_combout\ & ((\VGA_Generator|VGA|column[7]~7_combout\) # 
-- (\VGA_Generator|VGA|column[4]~1_combout\))) ) ) ) # ( !\VGA_Generator|VGA|column[6]~8_combout\ & ( \VGA_Generator|VGA|column[5]~2_combout\ & ( !\VGA_Generator|VGA|column[7]~7_combout\ $ (!\VGA_Generator|VGA|column[8]~10_combout\) ) ) ) # ( 
-- \VGA_Generator|VGA|column[6]~8_combout\ & ( !\VGA_Generator|VGA|column[5]~2_combout\ & ( (!\VGA_Generator|VGA|column[4]~1_combout\ & (!\VGA_Generator|VGA|column[7]~7_combout\ & \VGA_Generator|VGA|column[8]~10_combout\)) ) ) ) # ( 
-- !\VGA_Generator|VGA|column[6]~8_combout\ & ( !\VGA_Generator|VGA|column[5]~2_combout\ & ( !\VGA_Generator|VGA|column[7]~7_combout\ $ (!\VGA_Generator|VGA|column[8]~10_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000000001100000000001111111100000011111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \VGA_Generator|VGA|ALT_INV_column[4]~1_combout\,
	datac => \VGA_Generator|VGA|ALT_INV_column[7]~7_combout\,
	datad => \VGA_Generator|VGA|ALT_INV_column[8]~10_combout\,
	datae => \VGA_Generator|VGA|ALT_INV_column[6]~8_combout\,
	dataf => \VGA_Generator|VGA|ALT_INV_column[5]~2_combout\,
	combout => \VGA_Generator|Text_Generator|Mux8~0_combout\);

-- Location: LABCELL_X9_Y39_N45
\VGA_Generator|Text_Generator|rgb[15]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|rgb[15]~4_combout\ = ( \VGA_Generator|Text_Generator|Mux8~0_combout\ & ( (\VGA_Generator|VGA|column[9]~6_combout\ & \VGA_Generator|Text_Generator|Equal0~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \VGA_Generator|VGA|ALT_INV_column[9]~6_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_Equal0~0_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_Mux8~0_combout\,
	combout => \VGA_Generator|Text_Generator|rgb[15]~4_combout\);

-- Location: FF_X9_Y39_N47
\VGA_Generator|reg3|dffs[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \VGA_Generator|Text_Generator|rgb[15]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_Generator|reg3|dffs\(15));

-- Location: LABCELL_X9_Y39_N18
\VGA_Generator|g[7]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|g[7]~2_combout\ = ( \VGA_Generator|reg3|dffs\(15) & ( \VGA_Generator|g~0_combout\ & ( (\VGA_Generator|VGA|blanking~1_combout\ & ((!\VGA_Generator|Output_RGB~1_combout\) # (\VGA_Generator|CharacterROM|Mux0~0_combout\))) ) ) ) # ( 
-- !\VGA_Generator|reg3|dffs\(15) & ( \VGA_Generator|g~0_combout\ & ( (!\VGA_Generator|Output_RGB~1_combout\ & (\VGA_Generator|VGA|blanking~1_combout\ & !\VGA_Generator|CharacterROM|Mux0~0_combout\)) ) ) ) # ( \VGA_Generator|reg3|dffs\(15) & ( 
-- !\VGA_Generator|g~0_combout\ & ( (\VGA_Generator|VGA|blanking~1_combout\ & (((!\VGA_Generator|Output_RGB~1_combout\ & \VGA_Generator|Output_RGB~8_combout\)) # (\VGA_Generator|CharacterROM|Mux0~0_combout\))) ) ) ) # ( !\VGA_Generator|reg3|dffs\(15) & ( 
-- !\VGA_Generator|g~0_combout\ & ( (!\VGA_Generator|Output_RGB~1_combout\ & (\VGA_Generator|VGA|blanking~1_combout\ & (!\VGA_Generator|CharacterROM|Mux0~0_combout\ & \VGA_Generator|Output_RGB~8_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100000000000110010001100100000001000000010001100100011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|ALT_INV_Output_RGB~1_combout\,
	datab => \VGA_Generator|VGA|ALT_INV_blanking~1_combout\,
	datac => \VGA_Generator|CharacterROM|ALT_INV_Mux0~0_combout\,
	datad => \VGA_Generator|ALT_INV_Output_RGB~8_combout\,
	datae => \VGA_Generator|reg3|ALT_INV_dffs\(15),
	dataf => \VGA_Generator|ALT_INV_g~0_combout\,
	combout => \VGA_Generator|g[7]~2_combout\);

-- Location: LABCELL_X10_Y39_N36
\VGA_Generator|b[7]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|b[7]~3_combout\ = ( !\VGA_Generator|Add3~9_sumout\ & ( (!\VGA_Generator|Output_RGB:block_index[4]~7_combout\ & (!\VGA_Generator|Add3~5_sumout\ & (!\VGA_Generator|Add3~13_sumout\ & (\VGA_Generator|Add3~1_sumout\ & 
-- \VGA_Generator|Mux0~19_combout\)))) ) ) # ( \VGA_Generator|Add3~9_sumout\ & ( (!\VGA_Generator|Output_RGB:block_index[4]~7_combout\ & (\VGA_Generator|Mux0~19_combout\ & ((!\VGA_Generator|Add3~1_sumout\ & (\VGA_Generator|Add3~5_sumout\)) # 
-- (\VGA_Generator|Add3~1_sumout\ & ((!\VGA_Generator|Equal10~0_combout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000000000000000000000000000000000100000000010001010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|ALT_INV_Output_RGB:block_index[4]~7_combout\,
	datab => \VGA_Generator|ALT_INV_Add3~5_sumout\,
	datac => \VGA_Generator|ALT_INV_Equal10~0_combout\,
	datad => \VGA_Generator|ALT_INV_Add3~1_sumout\,
	datae => \VGA_Generator|ALT_INV_Add3~9_sumout\,
	dataf => \VGA_Generator|ALT_INV_Mux0~19_combout\,
	datag => \VGA_Generator|ALT_INV_Add3~13_sumout\,
	combout => \VGA_Generator|b[7]~3_combout\);

-- Location: LABCELL_X11_Y37_N51
\VGA_Generator|Text_Generator|rgb[0]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|rgb[0]~5_combout\ = ( \VGA_Generator|Text_Generator|Mux6~1_combout\ & ( (!\VGA_Generator|VGA|column[8]~10_combout\ & (((\VGA_Generator|Text_Generator|Mux6~2_combout\ & !\VGA_Generator|VGA|column[7]~7_combout\)))) # 
-- (\VGA_Generator|VGA|column[8]~10_combout\ & (((!\VGA_Generator|VGA|column[7]~7_combout\)) # (\VGA_Generator|Text_Generator|Mux6~3_combout\))) ) ) # ( !\VGA_Generator|Text_Generator|Mux6~1_combout\ & ( (!\VGA_Generator|VGA|column[8]~10_combout\ & 
-- (((\VGA_Generator|Text_Generator|Mux6~2_combout\ & !\VGA_Generator|VGA|column[7]~7_combout\)))) # (\VGA_Generator|VGA|column[8]~10_combout\ & (\VGA_Generator|Text_Generator|Mux6~3_combout\ & ((\VGA_Generator|VGA|column[7]~7_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000101001100000000010100111111000001010011111100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_Mux6~3_combout\,
	datab => \VGA_Generator|Text_Generator|ALT_INV_Mux6~2_combout\,
	datac => \VGA_Generator|VGA|ALT_INV_column[8]~10_combout\,
	datad => \VGA_Generator|VGA|ALT_INV_column[7]~7_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_Mux6~1_combout\,
	combout => \VGA_Generator|Text_Generator|rgb[0]~5_combout\);

-- Location: LABCELL_X11_Y37_N0
\VGA_Generator|Text_Generator|rgb[0]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|rgb[0]~6_combout\ = ( \rtl~49_combout\ & ( \VGA_Generator|VGA|column[9]~6_combout\ ) ) # ( !\rtl~49_combout\ & ( (!\VGA_Generator|VGA|column[8]~10_combout\ & \VGA_Generator|VGA|column[9]~6_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \VGA_Generator|VGA|ALT_INV_column[8]~10_combout\,
	datad => \VGA_Generator|VGA|ALT_INV_column[9]~6_combout\,
	dataf => \ALT_INV_rtl~49_combout\,
	combout => \VGA_Generator|Text_Generator|rgb[0]~6_combout\);

-- Location: LABCELL_X11_Y37_N3
\VGA_Generator|Text_Generator|rgb[0]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|Text_Generator|rgb[0]~7_combout\ = ( \VGA_Generator|Text_Generator|Equal0~0_combout\ & ( (!\VGA_Generator|VGA|column[6]~8_combout\ & (((\VGA_Generator|VGA|column[7]~7_combout\ & \VGA_Generator|Text_Generator|rgb[0]~6_combout\)))) # 
-- (\VGA_Generator|VGA|column[6]~8_combout\ & (\VGA_Generator|Text_Generator|rgb[0]~5_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010001000111010001000100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|Text_Generator|ALT_INV_rgb[0]~5_combout\,
	datab => \VGA_Generator|VGA|ALT_INV_column[6]~8_combout\,
	datac => \VGA_Generator|VGA|ALT_INV_column[7]~7_combout\,
	datad => \VGA_Generator|Text_Generator|ALT_INV_rgb[0]~6_combout\,
	dataf => \VGA_Generator|Text_Generator|ALT_INV_Equal0~0_combout\,
	combout => \VGA_Generator|Text_Generator|rgb[0]~7_combout\);

-- Location: FF_X11_Y37_N4
\VGA_Generator|reg3|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \VGA_Generator|Text_Generator|rgb[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA_Generator|reg3|dffs\(0));

-- Location: LABCELL_X9_Y39_N0
\VGA_Generator|b[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|b[0]~1_combout\ = ( \VGA_Generator|reg3|dffs\(0) & ( \VGA_Generator|VGA|blanking~1_combout\ & ( ((!\VGA_Generator|b[7]~0_combout\) # ((\VGA_Generator|b[7]~3_combout\) # (\VGA_Generator|CharacterROM|Mux0~0_combout\))) # 
-- (\VGA_Generator|Output_RGB~1_combout\) ) ) ) # ( !\VGA_Generator|reg3|dffs\(0) & ( \VGA_Generator|VGA|blanking~1_combout\ & ( (!\VGA_Generator|CharacterROM|Mux0~0_combout\ & (((!\VGA_Generator|b[7]~0_combout\) # (\VGA_Generator|b[7]~3_combout\)) # 
-- (\VGA_Generator|Output_RGB~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011010000111100001101111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|ALT_INV_Output_RGB~1_combout\,
	datab => \VGA_Generator|ALT_INV_b[7]~0_combout\,
	datac => \VGA_Generator|CharacterROM|ALT_INV_Mux0~0_combout\,
	datad => \VGA_Generator|ALT_INV_b[7]~3_combout\,
	datae => \VGA_Generator|reg3|ALT_INV_dffs\(0),
	dataf => \VGA_Generator|VGA|ALT_INV_blanking~1_combout\,
	combout => \VGA_Generator|b[0]~1_combout\);

-- Location: LABCELL_X9_Y39_N6
\VGA_Generator|b[7]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|b[7]~2_combout\ = ( \VGA_Generator|CharacterROM|Mux0~0_combout\ & ( \VGA_Generator|b[7]~0_combout\ & ( (\VGA_Generator|reg3|dffs\(0) & \VGA_Generator|VGA|blanking~1_combout\) ) ) ) # ( !\VGA_Generator|CharacterROM|Mux0~0_combout\ & ( 
-- \VGA_Generator|b[7]~0_combout\ & ( (\VGA_Generator|VGA|blanking~1_combout\ & (!\VGA_Generator|Output_RGB~1_combout\ & \VGA_Generator|b[7]~3_combout\)) ) ) ) # ( \VGA_Generator|CharacterROM|Mux0~0_combout\ & ( !\VGA_Generator|b[7]~0_combout\ & ( 
-- (\VGA_Generator|reg3|dffs\(0) & \VGA_Generator|VGA|blanking~1_combout\) ) ) ) # ( !\VGA_Generator|CharacterROM|Mux0~0_combout\ & ( !\VGA_Generator|b[7]~0_combout\ & ( (\VGA_Generator|VGA|blanking~1_combout\ & !\VGA_Generator|Output_RGB~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000000100010001000100000000001100000001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|reg3|ALT_INV_dffs\(0),
	datab => \VGA_Generator|VGA|ALT_INV_blanking~1_combout\,
	datac => \VGA_Generator|ALT_INV_Output_RGB~1_combout\,
	datad => \VGA_Generator|ALT_INV_b[7]~3_combout\,
	datae => \VGA_Generator|CharacterROM|ALT_INV_Mux0~0_combout\,
	dataf => \VGA_Generator|ALT_INV_b[7]~0_combout\,
	combout => \VGA_Generator|b[7]~2_combout\);

-- Location: LABCELL_X9_Y37_N51
\VGA_Generator|VGA|LessThan8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|LessThan8~0_combout\ = ( \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[5]~DUPLICATE_q\ & ( (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(6) & (\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(4) 
-- & \VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100010000000000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(6),
	datab => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(4),
	datad => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(3),
	dataf => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit[5]~DUPLICATE_q\,
	combout => \VGA_Generator|VGA|LessThan8~0_combout\);

-- Location: LABCELL_X10_Y37_N45
\VGA_Generator|VGA|LessThan8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|LessThan8~1_combout\ = ( !\VGA_Generator|VGA|LessThan8~0_combout\ & ( (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[9]~DUPLICATE_q\ & (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(10) & 
-- (!\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit\(8) & !\VGA_Generator|VGA|counter_x|auto_generated|counter_reg_bit[7]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit[9]~DUPLICATE_q\,
	datab => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(10),
	datac => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit\(8),
	datad => \VGA_Generator|VGA|counter_x|auto_generated|ALT_INV_counter_reg_bit[7]~DUPLICATE_q\,
	dataf => \VGA_Generator|VGA|ALT_INV_LessThan8~0_combout\,
	combout => \VGA_Generator|VGA|LessThan8~1_combout\);

-- Location: LABCELL_X9_Y38_N18
\VGA_Generator|VGA|LessThan9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|LessThan9~1_combout\ = ( \VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(2) & ( \VGA_Generator|VGA|LessThan9~0_combout\ & ( (!\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(1) & 
-- (!\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(4) & (!\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(5) & !\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(3)))) ) ) ) # ( 
-- !\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(2) & ( \VGA_Generator|VGA|LessThan9~0_combout\ & ( (!\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(4) & (!\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(5) & 
-- !\VGA_Generator|VGA|counter_y|auto_generated|counter_reg_bit\(3))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(1),
	datab => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(4),
	datac => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(5),
	datad => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(3),
	datae => \VGA_Generator|VGA|counter_y|auto_generated|ALT_INV_counter_reg_bit\(2),
	dataf => \VGA_Generator|VGA|ALT_INV_LessThan9~0_combout\,
	combout => \VGA_Generator|VGA|LessThan9~1_combout\);

-- Location: IOIBUF_X11_Y0_N7
\altera_reserved_tms~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tms,
	o => \altera_reserved_tms~input_o\);

-- Location: IOIBUF_X13_Y0_N1
\altera_reserved_tck~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tck,
	o => \altera_reserved_tck~input_o\);

-- Location: IOIBUF_X13_Y0_N7
\altera_reserved_tdi~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tdi,
	o => \altera_reserved_tdi~input_o\);

-- Location: JTAG_X0_Y2_N3
altera_internal_jtag : cyclonev_jtag
PORT MAP (
	tms => \altera_reserved_tms~input_o\,
	tck => \altera_reserved_tck~input_o\,
	tdi => \altera_reserved_tdi~input_o\,
	tdouser => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~_wirecell_combout\,
	tdo => \altera_internal_jtag~TDO\,
	tmsutap => \altera_internal_jtag~TMSUTAP\,
	tckutap => \altera_internal_jtag~TCKUTAP\,
	tdiutap => \altera_internal_jtag~TDIUTAP\);

-- Location: MLABCELL_X3_Y2_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder_combout\);

-- Location: LABCELL_X1_Y2_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(9),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout\);

-- Location: FF_X1_Y2_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(10));

-- Location: LABCELL_X1_Y35_N48
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(14),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(10),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(11),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout\);

-- Location: LABCELL_X1_Y35_N15
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state~10_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11]~feeder_combout\);

-- Location: FF_X1_Y35_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11]~feeder_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11));

-- Location: LABCELL_X1_Y2_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(11),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(10),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout\);

-- Location: FF_X1_Y2_N32
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(12));

-- Location: LABCELL_X4_Y5_N48
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111111111111111111100001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(12),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(13),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout\);

-- Location: LABCELL_X1_Y5_N48
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state~12_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13]~feeder_combout\);

-- Location: FF_X1_Y5_N50
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13]~feeder_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(13));

-- Location: LABCELL_X1_Y5_N57
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(13),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout\);

-- Location: FF_X1_Y2_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(14));

-- Location: LABCELL_X10_Y2_N36
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(14),
	datac => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(12),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\);

-- Location: FF_X1_Y2_N38
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(15));

-- Location: LABCELL_X10_Y34_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout\);

-- Location: FF_X2_Y34_N56
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3));

-- Location: MLABCELL_X3_Y3_N42
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(5),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(6),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout\);

-- Location: MLABCELL_X3_Y3_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state~6_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6]~feeder_combout\);

-- Location: FF_X3_Y3_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6]~feeder_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(6));

-- Location: LABCELL_X4_Y3_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(6),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout\);

-- Location: LABCELL_X1_Y2_N3
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state~7_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7]~feeder_combout\);

-- Location: FF_X1_Y2_N5
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(7));

-- Location: LABCELL_X2_Y35_N57
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101011111111111111111111101011111010111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(7),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout\);

-- Location: LABCELL_X2_Y32_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state~4_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4]~feeder_combout\);

-- Location: FF_X2_Y32_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4]~feeder_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4));

-- Location: LABCELL_X2_Y35_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011001100110011001100000011000000110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout\);

-- Location: FF_X2_Y2_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(5));

-- Location: LABCELL_X1_Y2_N42
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(5),
	datad => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(7),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout\);

-- Location: FF_X1_Y2_N44
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8));

-- Location: LABCELL_X10_Y3_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100111111001111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(1),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(15),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout\);

-- Location: LABCELL_X1_Y1_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state~1_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1]~feeder_combout\);

-- Location: FF_X1_Y1_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1]~feeder_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(1));

-- Location: LABCELL_X1_Y2_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011100001111000001110000111100000111000011110000011100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(15),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	datac => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout\);

-- Location: FF_X1_Y2_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(2));

-- Location: LABCELL_X10_Y34_N48
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout\);

-- Location: FF_X1_Y2_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(9));

-- Location: LABCELL_X4_Y2_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_tms_cnt\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout\);

-- Location: FF_X1_Y2_N47
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(0));

-- Location: LABCELL_X4_Y2_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_tms_cnt\(1),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_tms_cnt\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout\);

-- Location: FF_X4_Y2_N23
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(1));

-- Location: LABCELL_X4_Y2_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010111111111111111111010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_tms_cnt\(0),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_tms_cnt\(1),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_tms_cnt\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout\);

-- Location: FF_X4_Y2_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(2));

-- Location: LABCELL_X4_Y2_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011111100110011001111110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(9),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_tms_cnt\(2),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout\);

-- Location: FF_X4_Y2_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0));

-- Location: FF_X3_Y2_N23
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(9));

-- Location: FF_X3_Y2_N49
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(9),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE_q\);

-- Location: FF_X3_Y2_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE_q\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~DUPLICATE_q\);

-- Location: MLABCELL_X3_Y2_N45
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg[7]~DUPLICATE_q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout\);

-- Location: FF_X3_Y2_N46
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(6));

-- Location: FF_X3_Y2_N53
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(6),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(5));

-- Location: MLABCELL_X3_Y2_N54
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(5),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder_combout\);

-- Location: FF_X3_Y2_N55
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(4));

-- Location: FF_X3_Y2_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(4),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(3));

-- Location: MLABCELL_X3_Y2_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout\);

-- Location: FF_X3_Y2_N7
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(2));

-- Location: MLABCELL_X3_Y2_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout\);

-- Location: FF_X3_Y2_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(1));

-- Location: MLABCELL_X3_Y2_N3
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout\);

-- Location: FF_X3_Y2_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(0));

-- Location: FF_X3_Y2_N50
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(9),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(8));

-- Location: FF_X3_Y2_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE_q\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(7));

-- Location: MLABCELL_X3_Y2_N51
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(9),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(6),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(5),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(8),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(7),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout\);

-- Location: LABCELL_X2_Y35_N36
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(1),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(0),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_Equal0~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout\);

-- Location: FF_X2_Y35_N38
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\);

-- Location: LABCELL_X1_Y33_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\);

-- Location: LABCELL_X7_Y32_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(0),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout\);

-- Location: LABCELL_X1_Y32_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~feeder_combout\);

-- Location: LABCELL_X2_Y35_N48
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(1),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(2),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_Equal0~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout\);

-- Location: FF_X2_Y35_N50
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\);

-- Location: LABCELL_X1_Y36_N57
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101000001011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_dr_scan_reg~q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~1_combout\);

-- Location: FF_X1_Y32_N19
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~feeder_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0));

-- Location: LABCELL_X10_Y32_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001111000011111111111111111111000011110000111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(1),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout\);

-- Location: MLABCELL_X6_Y2_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal~2_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~feeder_combout\);

-- Location: FF_X6_Y2_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~feeder_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1));

-- Location: LABCELL_X2_Y32_N45
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal7~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(1),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal7~0_combout\);

-- Location: LABCELL_X7_Y32_N57
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101011111010111110101111111110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(2),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_Equal7~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout\);

-- Location: LABCELL_X10_Y2_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal~5_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~feeder_combout\);

-- Location: FF_X10_Y2_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~feeder_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2));

-- Location: LABCELL_X10_Y32_N57
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011111111111111111111000011110000111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(2),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_Equal7~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout\);

-- Location: MLABCELL_X6_Y2_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal~4_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~feeder_combout\);

-- Location: FF_X6_Y2_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~feeder_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3));

-- Location: LABCELL_X1_Y32_N54
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111110000111000011111000011111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(2),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal[4]~DUPLICATE_q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_Equal7~0_combout\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout\);

-- Location: FF_X1_Y32_N34
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout\,
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~DUPLICATE_q\);

-- Location: LABCELL_X1_Y32_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal[4]~DUPLICATE_q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(1),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(2),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~1_combout\);

-- Location: LABCELL_X2_Y34_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_dr_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\);

-- Location: LABCELL_X1_Y32_N36
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg[2]~1_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_proc~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout\);

-- Location: FF_X1_Y32_N35
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout\,
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4));

-- Location: LABCELL_X1_Y32_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100000000001100110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(2),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~3_combout\);

-- Location: LABCELL_X1_Y32_N15
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(1),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~0_combout\);

-- Location: LABCELL_X1_Y3_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout\);

-- Location: LABCELL_X1_Y34_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder_combout\);

-- Location: LABCELL_X1_Y35_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datac => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(10),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~2_combout\);

-- Location: LABCELL_X1_Y36_N48
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg~2_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]~feeder_combout\);

-- Location: LABCELL_X11_Y32_N27
\auto_signaltap_0|~GND\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \auto_signaltap_0|~GND~combout\);

-- Location: FF_X1_Y36_N50
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]~feeder_combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(10));

-- Location: LABCELL_X2_Y35_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000001000100000000000000000001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datab => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(7),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(10),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(5),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\);

-- Location: FF_X1_Y34_N59
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\);

-- Location: LABCELL_X2_Y34_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~feeder_combout\);

-- Location: LABCELL_X1_Y34_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder_combout\);

-- Location: FF_X1_Y34_N29
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\);

-- Location: LABCELL_X2_Y34_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder_combout\);

-- Location: LABCELL_X2_Y35_N3
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110000001100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(7),
	datac => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(5),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\);

-- Location: MLABCELL_X3_Y34_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000001000100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(2),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(0),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(10),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_reset_ena_reg_proc~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~1_combout\);

-- Location: FF_X2_Y34_N53
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~1_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(0));

-- Location: FF_X2_Y34_N44
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(3));

-- Location: LABCELL_X2_Y34_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000000000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(10),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~4_combout\);

-- Location: FF_X1_Y34_N50
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~DUPLICATE_q\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q\);

-- Location: LABCELL_X1_Y34_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder_combout\);

-- Location: FF_X1_Y34_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q\);

-- Location: LABCELL_X2_Y34_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][4]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~feeder_combout\);

-- Location: FF_X1_Y34_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q\);

-- Location: LABCELL_X2_Y34_N36
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][5]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~feeder_combout\);

-- Location: FF_X1_Y34_N44
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q\);

-- Location: LABCELL_X2_Y34_N39
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][6]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~feeder_combout\);

-- Location: LABCELL_X1_Y34_N36
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(7),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder_combout\);

-- Location: FF_X1_Y34_N38
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\);

-- Location: LABCELL_X2_Y34_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][7]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~feeder_combout\);

-- Location: FF_X1_Y34_N35
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(8),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~q\);

-- Location: LABCELL_X2_Y34_N33
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][8]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder_combout\);

-- Location: LABCELL_X1_Y34_N39
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(9),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~feeder_combout\);

-- Location: FF_X1_Y34_N41
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~q\);

-- Location: LABCELL_X2_Y34_N3
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][9]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~feeder_combout\);

-- Location: FF_X2_Y34_N5
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~feeder_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(10),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(9));

-- Location: FF_X2_Y34_N35
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(9),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(8));

-- Location: FF_X2_Y34_N32
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~feeder_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(8),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(7));

-- Location: FF_X2_Y34_N41
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~feeder_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(7),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6));

-- Location: FF_X2_Y34_N38
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~feeder_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5));

-- Location: FF_X2_Y34_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~feeder_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4));

-- Location: LABCELL_X2_Y34_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001000110000001100100011000000110010001110100011001000111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~5_combout\);

-- Location: LABCELL_X2_Y34_N57
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000001000100000000000000000011001100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[3]~DUPLICATE_q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(0),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(10),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~3_combout\);

-- Location: LABCELL_X2_Y34_N42
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010111111111010101011111111101011111111111110101111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[3]~4_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][3]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[3]~5_combout\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[0]~3_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6_combout\);

-- Location: FF_X2_Y34_N43
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~DUPLICATE_q\);

-- Location: LABCELL_X2_Y34_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010001100000011001000000001000000110011000100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(10),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[3]~DUPLICATE_q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~1_combout\);

-- Location: FF_X2_Y34_N29
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1));

-- Location: FF_X2_Y34_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~feeder_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0));

-- Location: LABCELL_X2_Y34_N48
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011101100001000001111110100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_reset_ena_reg_proc~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(1),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(0),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(10),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout\);

-- Location: FF_X2_Y34_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1));

-- Location: FF_X1_Y2_N58
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q\);

-- Location: LABCELL_X1_Y34_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100001111000000000000000000001111000011110000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(10),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_reset_ena_reg~q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(2),
	datag => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3_combout\);

-- Location: FF_X1_Y34_N1
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(2));

-- Location: MLABCELL_X6_Y33_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(1),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout\);

-- Location: FF_X1_Y33_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q\);

-- Location: FF_X1_Y34_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q\);

-- Location: LABCELL_X2_Y34_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][2]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~feeder_combout\);

-- Location: FF_X2_Y34_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~feeder_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~DUPLICATE_q\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2));

-- Location: MLABCELL_X3_Y34_N3
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(2),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(10),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_dr_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout\);

-- Location: FF_X1_Y3_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(3));

-- Location: LABCELL_X4_Y2_N36
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_identity_contrib_shift_reg\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout\);

-- Location: FF_X4_Y2_N37
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(2));

-- Location: FF_X4_Y2_N46
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(2),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(1));

-- Location: LABCELL_X1_Y35_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(1),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(2),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(10),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout\);

-- Location: LABCELL_X1_Y36_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001000000010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg[2]~2_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_dr_scan_reg~q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\);

-- Location: FF_X1_Y5_N55
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(1),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(1));

-- Location: LABCELL_X1_Y3_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_identity_contrib_shift_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout\);

-- Location: FF_X1_Y3_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(2));

-- Location: LABCELL_X1_Y5_N42
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_identity_contrib_shift_reg\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout\);

-- Location: FF_X1_Y5_N44
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(3));

-- Location: LABCELL_X1_Y32_N51
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111110101000000011111010100000010001100000000001000110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(2),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout\);

-- Location: LABCELL_X1_Y32_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110101011000000011010101101000101111011110100010111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_proc~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg[2]~1_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_sldfabric_ident_writedata\(3),
	datad => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~13_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout\);

-- Location: LABCELL_X2_Y34_N45
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_dr_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout\);

-- Location: FF_X1_Y32_N29
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(3));

-- Location: LABCELL_X1_Y32_N42
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000101111101010000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_sldfabric_ident_writedata\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg\(3),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_dr_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout\);

-- Location: LABCELL_X1_Y32_N57
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000111010001110100011101000111001000001010000010100000101000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(2),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(0),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout\);

-- Location: LABCELL_X2_Y32_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(1),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout\);

-- Location: LABCELL_X1_Y32_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001011101110000000001100110000100011111011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal[4]~DUPLICATE_q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg[2]~2_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~3_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~11_combout\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~10_combout\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~9_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout\);

-- Location: FF_X1_Y32_N7
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(2));

-- Location: LABCELL_X1_Y32_N48
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111101000000101011110100000010010101010000001001010101000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal[4]~DUPLICATE_q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout\);

-- Location: LABCELL_X1_Y32_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110101011000000011010101101000101111011110100010111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_proc~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg[2]~1_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_sldfabric_ident_writedata\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg\(2),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~7_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout\);

-- Location: FF_X1_Y32_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(1));

-- Location: LABCELL_X4_Y2_N57
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_identity_contrib_shift_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout\);

-- Location: FF_X4_Y2_N58
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(0));

-- Location: FF_X1_Y32_N41
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(0),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(0));

-- Location: LABCELL_X1_Y32_N39
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001010010111110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_sldfabric_ident_writedata\(0),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_dr_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout\);

-- Location: LABCELL_X1_Y32_N45
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110011000011001111001100001111001100111100001100110011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(2),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout\);

-- Location: LABCELL_X1_Y32_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000110011111100110000100011001000101110111111101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal[4]~DUPLICATE_q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg[2]~2_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~3_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~0_combout\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~5_combout\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~4_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout\);

-- Location: FF_X1_Y32_N1
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(0));

-- Location: LABCELL_X1_Y35_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_bypass_reg~q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout\);

-- Location: FF_X1_Y35_N37
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q\);

-- Location: LABCELL_X1_Y35_N36
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111110001000000011111000100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_bypass_reg~q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~1_combout\);

-- Location: LABCELL_X10_Y33_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000000000000010101010101010100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(1),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout\);

-- Location: LABCELL_X1_Y36_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100001100000011000101110101011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_dr_scan_reg~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout\);

-- Location: FF_X3_Y2_N37
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout\,
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(1));

-- Location: LABCELL_X1_Y33_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000100010001010101010101010101000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(0),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(1),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout\);

-- Location: FF_X1_Y33_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout\,
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2));

-- Location: LABCELL_X1_Y33_N33
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110110001100110011011000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(1),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout\);

-- Location: FF_X4_Y2_N49
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout\,
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(3));

-- Location: LABCELL_X1_Y33_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010100000000010101010000000001010101000000000101011000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(1),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout\);

-- Location: FF_X1_Y7_N5
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout\,
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(4));

-- Location: LABCELL_X1_Y33_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010001010101010101010101010101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(2),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(1),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout\);

-- Location: FF_X3_Y2_N34
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout\,
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0));

-- Location: LABCELL_X1_Y33_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011111111100000001111111100000000000100010000000000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(1),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout\);

-- Location: LABCELL_X1_Y33_N48
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000000011000000000011111111001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(1),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout\);

-- Location: LABCELL_X1_Y33_N36
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010001110100011000000110000001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR~6_combout\,
	datab => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(0),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout\);

-- Location: LABCELL_X1_Y36_N33
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3]~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000111110001111100010001000100011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_dr_scan_reg~q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3]~2_combout\);

-- Location: FF_X1_Y33_N38
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(3));

-- Location: LABCELL_X1_Y33_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110000001000000000001111000010101100111110001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(1),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout\);

-- Location: FF_X1_Y33_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(2));

-- Location: LABCELL_X1_Y33_N51
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000000010100000000000001011111000000000101111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR~3_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout\);

-- Location: FF_X1_Y33_N52
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(1));

-- Location: LABCELL_X1_Y33_N54
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(1),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout\);

-- Location: LABCELL_X1_Y33_N57
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000000000001010000000010101111000000001010111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1_combout\);

-- Location: FF_X1_Y33_N58
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(0));

-- Location: MLABCELL_X3_Y35_N15
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(2),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(1),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout\);

-- Location: LABCELL_X2_Y39_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[83]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[83]~feeder_combout\);

-- Location: MLABCELL_X3_Y34_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011101110111011101110111011101110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0_combout\);

-- Location: FF_X3_Y34_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q\);

-- Location: LABCELL_X2_Y35_N42
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001100010011000100110001001100010011000100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_dr_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(15),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	dataf => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout\);

-- Location: LABCELL_X1_Y35_N54
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010000010111111111111111111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datac => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	datae => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(10),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout\);

-- Location: LABCELL_X2_Y35_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010100010101000101000000000000000001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_node_ena_proc~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_node_ena~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_node_ena~1_combout\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout\);

-- Location: MLABCELL_X3_Y34_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_node_ena~2_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3]~feeder_combout\);

-- Location: FF_X3_Y34_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3));

-- Location: LABCELL_X1_Y36_N39
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000001000000010000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][3]~q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\);

-- Location: FF_X2_Y39_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[83]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[83]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(83));

-- Location: FF_X4_Y40_N46
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[82]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(83),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(82));

-- Location: FF_X2_Y33_N34
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[81]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(82),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(81));

-- Location: MLABCELL_X3_Y41_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[80]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(81),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[80]~feeder_combout\);

-- Location: FF_X3_Y41_N43
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[80]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[80]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(80));

-- Location: FF_X3_Y41_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[79]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(80),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(79));

-- Location: MLABCELL_X3_Y41_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[78]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(79),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[78]~feeder_combout\);

-- Location: FF_X3_Y41_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[78]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[78]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(78));

-- Location: FF_X2_Y33_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[77]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(78),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(77));

-- Location: FF_X10_Y28_N44
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[76]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(77),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(76));

-- Location: MLABCELL_X3_Y41_N39
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[75]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(76),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[75]~feeder_combout\);

-- Location: FF_X3_Y41_N40
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[75]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[75]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(75));

-- Location: MLABCELL_X3_Y41_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[74]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(75),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[74]~feeder_combout\);

-- Location: FF_X3_Y41_N55
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[74]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[74]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(74));

-- Location: MLABCELL_X6_Y39_N45
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[73]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(74),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[73]~feeder_combout\);

-- Location: FF_X6_Y39_N46
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[73]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[73]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(73));

-- Location: FF_X3_Y41_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[72]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(73),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(72));

-- Location: MLABCELL_X6_Y39_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[71]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(72),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[71]~feeder_combout\);

-- Location: FF_X6_Y39_N44
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[71]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[71]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(71));

-- Location: MLABCELL_X6_Y39_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[70]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(71),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[70]~feeder_combout\);

-- Location: FF_X6_Y39_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[70]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[70]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(70));

-- Location: MLABCELL_X6_Y39_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[69]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(70),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[69]~feeder_combout\);

-- Location: FF_X6_Y39_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[69]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[69]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[69]~DUPLICATE_q\);

-- Location: MLABCELL_X3_Y32_N51
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[68]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs[69]~DUPLICATE_q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[68]~feeder_combout\);

-- Location: FF_X3_Y32_N52
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[68]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[68]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(68));

-- Location: LABCELL_X10_Y28_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[67]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(68),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[67]~feeder_combout\);

-- Location: FF_X10_Y28_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[67]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[67]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(67));

-- Location: MLABCELL_X6_Y39_N57
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[66]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(67),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[66]~feeder_combout\);

-- Location: FF_X6_Y39_N58
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[66]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[66]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[66]~DUPLICATE_q\);

-- Location: LABCELL_X4_Y37_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[65]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs[66]~DUPLICATE_q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[65]~feeder_combout\);

-- Location: FF_X4_Y37_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[65]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[65]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(65));

-- Location: FF_X1_Y37_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[64]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(65),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(64));

-- Location: LABCELL_X4_Y37_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[63]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(64),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[63]~feeder_combout\);

-- Location: FF_X4_Y37_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[63]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[63]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[63]~DUPLICATE_q\);

-- Location: FF_X10_Y27_N55
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[62]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[63]~DUPLICATE_q\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(62));

-- Location: FF_X4_Y37_N53
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(62),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(61));

-- Location: LABCELL_X4_Y37_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[60]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(61),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[60]~feeder_combout\);

-- Location: FF_X4_Y37_N50
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[60]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[60]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(60));

-- Location: MLABCELL_X6_Y39_N51
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[59]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(60),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[59]~feeder_combout\);

-- Location: FF_X6_Y39_N52
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[59]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(59));

-- Location: MLABCELL_X6_Y39_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[58]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(59),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[58]~feeder_combout\);

-- Location: FF_X6_Y39_N50
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[58]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(58));

-- Location: MLABCELL_X6_Y39_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[57]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(58),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[57]~feeder_combout\);

-- Location: FF_X6_Y39_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[57]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(57));

-- Location: LABCELL_X2_Y39_N33
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[56]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(57),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[56]~feeder_combout\);

-- Location: FF_X2_Y39_N34
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[56]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(56));

-- Location: LABCELL_X2_Y39_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[55]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(56),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[55]~feeder_combout\);

-- Location: FF_X2_Y39_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[55]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(55));

-- Location: LABCELL_X2_Y39_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[54]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(55),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[54]~feeder_combout\);

-- Location: FF_X2_Y39_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[54]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(54));

-- Location: LABCELL_X2_Y39_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[53]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(54),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[53]~feeder_combout\);

-- Location: FF_X2_Y39_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[53]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(53));

-- Location: LABCELL_X2_Y39_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[52]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(53),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[52]~feeder_combout\);

-- Location: FF_X2_Y39_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[52]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(52));

-- Location: FF_X2_Y39_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(52),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(51));

-- Location: MLABCELL_X8_Y38_N48
\VGA_Generator|VGA|LessThan8~1_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|LessThan8~1_wirecell_combout\ = ( !\VGA_Generator|VGA|LessThan8~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \VGA_Generator|VGA|ALT_INV_LessThan8~1_combout\,
	combout => \VGA_Generator|VGA|LessThan8~1_wirecell_combout\);

-- Location: FF_X2_Y39_N38
\auto_signaltap_0|acq_trigger_in_reg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \VGA_Generator|VGA|LessThan8~1_wirecell_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(17));

-- Location: FF_X2_Y39_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(17),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff~q\);

-- Location: LABCELL_X2_Y39_N39
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000010100000010100001111111111110101101000000101010111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(51),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(53),
	datad => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(17),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(52),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|ALT_INV_holdff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~0_combout\);

-- Location: FF_X2_Y39_N40
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|regoutff~q\);

-- Location: FF_X6_Y39_N59
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[66]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[66]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(66));

-- Location: FF_X6_Y39_N35
\auto_signaltap_0|acq_trigger_in_reg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \VGA_Generator|r[0]~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(22));

-- Location: FF_X6_Y39_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(22),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|holdff~q\);

-- Location: MLABCELL_X6_Y39_N39
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010001000001000101111111110111011100010000011001110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(68),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(66),
	datad => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(22),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(67),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|ALT_INV_holdff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~0_combout\);

-- Location: FF_X6_Y39_N41
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|regoutff~q\);

-- Location: FF_X4_Y37_N52
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[61]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(62),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[61]~DUPLICATE_q\);

-- Location: FF_X4_Y37_N44
\auto_signaltap_0|acq_trigger_in_reg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \VGA_Generator|r[0]~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(20));

-- Location: FF_X4_Y37_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(20),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff~q\);

-- Location: LABCELL_X4_Y37_N45
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101101100000011110110110000001111011011010100001101101101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(60),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs[61]~DUPLICATE_q\,
	datac => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(20),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(62),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|ALT_INV_holdff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~0_combout\);

-- Location: FF_X4_Y37_N46
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|regoutff~q\);

-- Location: FF_X4_Y37_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[63]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[63]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(63));

-- Location: FF_X6_Y39_N29
\auto_signaltap_0|acq_trigger_in_reg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \VGA_Generator|r[0]~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(21));

-- Location: FF_X4_Y37_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(21),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff~q\);

-- Location: LABCELL_X4_Y37_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000001010000101000001111111111110101010101011010000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(63),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(65),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(64),
	datae => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(21),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|ALT_INV_holdff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~0_combout\);

-- Location: FF_X4_Y37_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|regoutff~q\);

-- Location: MLABCELL_X8_Y38_N42
QIC_SIGNALTAP_GND : cyclonev_lcell_comb
-- Equation(s):
-- \QIC_SIGNALTAP_GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \QIC_SIGNALTAP_GND~combout\);

-- Location: FF_X6_Y38_N38
\auto_signaltap_0|acq_trigger_in_reg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \QIC_SIGNALTAP_GND~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(18));

-- Location: FF_X2_Y39_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(18),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff~q\);

-- Location: LABCELL_X2_Y39_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011001100110000001111111111001111000011111100110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(56),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(55),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(54),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|ALT_INV_holdff~q\,
	dataf => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(18),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~0_combout\);

-- Location: FF_X2_Y39_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff~q\);

-- Location: FF_X6_Y39_N26
\auto_signaltap_0|acq_trigger_in_reg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \VGA_Generator|r[0]~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(19));

-- Location: FF_X6_Y39_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(19),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff~q\);

-- Location: MLABCELL_X6_Y39_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011000000000011111100111111001100111100000000110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(59),
	datac => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(19),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(57),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(58),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|ALT_INV_holdff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~0_combout\);

-- Location: FF_X6_Y39_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|regoutff~q\);

-- Location: MLABCELL_X6_Y39_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|ALT_INV_regoutff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|ALT_INV_regoutff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|ALT_INV_regoutff~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|ALT_INV_regoutff~q\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|ALT_INV_regoutff~q\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|ALT_INV_regoutff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~5_combout\);

-- Location: FF_X2_Y39_N49
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(51),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(50));

-- Location: FF_X10_Y27_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(50),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(49));

-- Location: FF_X2_Y39_N53
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(49),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(48));

-- Location: LABCELL_X10_Y27_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[47]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(48),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[47]~feeder_combout\);

-- Location: FF_X10_Y27_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[47]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(47));

-- Location: LABCELL_X10_Y27_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[46]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(47),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[46]~feeder_combout\);

-- Location: FF_X10_Y27_N50
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[46]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(46));

-- Location: MLABCELL_X3_Y37_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[45]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(46),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[45]~feeder_combout\);

-- Location: FF_X3_Y37_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[45]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[45]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[45]~DUPLICATE_q\);

-- Location: FF_X1_Y37_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[45]~DUPLICATE_q\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(44));

-- Location: FF_X4_Y37_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(44),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(43));

-- Location: LABCELL_X4_Y37_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[42]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(43),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[42]~feeder_combout\);

-- Location: FF_X4_Y37_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[42]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(42));

-- Location: FF_X4_Y37_N40
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(42),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(41));

-- Location: FF_X4_Y37_N49
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(41),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(40));

-- Location: FF_X1_Y37_N40
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(40),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(39));

-- Location: FF_X4_Y37_N38
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(39),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(38));

-- Location: FF_X4_Y37_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(38),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(37));

-- Location: FF_X3_Y32_N43
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(37),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(36));

-- Location: MLABCELL_X3_Y37_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[35]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(36),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[35]~feeder_combout\);

-- Location: FF_X3_Y37_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[35]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(35));

-- Location: FF_X10_Y27_N41
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(35),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(34));

-- Location: FF_X3_Y37_N52
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(34),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(33));

-- Location: MLABCELL_X3_Y37_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[32]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(33),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[32]~feeder_combout\);

-- Location: FF_X3_Y37_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[32]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(32));

-- Location: FF_X3_Y37_N43
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[31]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(32),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[31]~DUPLICATE_q\);

-- Location: FF_X10_Y27_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[31]~DUPLICATE_q\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(30));

-- Location: FF_X10_Y27_N32
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(30),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(29));

-- Location: MLABCELL_X3_Y39_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[28]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(29),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[28]~feeder_combout\);

-- Location: FF_X3_Y39_N37
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[28]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(28));

-- Location: MLABCELL_X3_Y39_N51
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[27]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(28),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[27]~feeder_combout\);

-- Location: FF_X3_Y39_N53
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[27]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(27));

-- Location: FF_X3_Y39_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(27),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(26));

-- Location: FF_X3_Y39_N49
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(26),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(25));

-- Location: MLABCELL_X3_Y39_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(25),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24]~feeder_combout\);

-- Location: FF_X3_Y39_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24]~DUPLICATE_q\);

-- Location: LABCELL_X2_Y39_N57
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[23]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs[24]~DUPLICATE_q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[23]~feeder_combout\);

-- Location: FF_X2_Y39_N58
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[23]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(23));

-- Location: LABCELL_X2_Y39_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[22]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(23),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[22]~feeder_combout\);

-- Location: FF_X2_Y39_N55
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[22]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(22));

-- Location: FF_X2_Y39_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(22),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(21));

-- Location: MLABCELL_X3_Y39_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(21),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20]~feeder_combout\);

-- Location: FF_X3_Y39_N50
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(20));

-- Location: LABCELL_X10_Y27_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[19]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(20),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[19]~feeder_combout\);

-- Location: FF_X10_Y27_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[19]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(19));

-- Location: FF_X3_Y39_N52
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(19),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(18));

-- Location: FF_X3_Y39_N38
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(18),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(17));

-- Location: FF_X3_Y39_N41
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(17),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(16));

-- Location: MLABCELL_X3_Y39_N33
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(16),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15]~feeder_combout\);

-- Location: FF_X3_Y39_N34
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15]~DUPLICATE_q\);

-- Location: FF_X7_Y39_N58
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15]~DUPLICATE_q\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(14));

-- Location: FF_X7_Y39_N56
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(14),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(13));

-- Location: LABCELL_X7_Y39_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(13),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12]~feeder_combout\);

-- Location: FF_X7_Y39_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(12));

-- Location: LABCELL_X7_Y39_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(12),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11]~feeder_combout\);

-- Location: FF_X7_Y39_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(11));

-- Location: LABCELL_X7_Y39_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(11),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10]~feeder_combout\);

-- Location: FF_X7_Y39_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(10));

-- Location: LABCELL_X7_Y39_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(10),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9]~feeder_combout\);

-- Location: FF_X7_Y39_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(9));

-- Location: FF_X7_Y39_N23
\auto_signaltap_0|acq_trigger_in_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \VGA_Generator|b[0]~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(3));

-- Location: FF_X7_Y39_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~q\);

-- Location: LABCELL_X7_Y39_N51
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101111011101000000000101010110111011110111010011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(10),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(9),
	datad => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(3),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(11),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|ALT_INV_holdff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0_combout\);

-- Location: FF_X7_Y39_N53
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff~q\);

-- Location: LABCELL_X7_Y39_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(9),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8]~feeder_combout\);

-- Location: FF_X7_Y39_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(8));

-- Location: LABCELL_X7_Y39_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[7]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[7]~feeder_combout\);

-- Location: FF_X7_Y39_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[7]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(7));

-- Location: LABCELL_X7_Y39_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(7),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6]~feeder_combout\);

-- Location: FF_X7_Y39_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(6));

-- Location: FF_X7_Y39_N41
\auto_signaltap_0|acq_trigger_in_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \VGA_Generator|b[0]~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(2));

-- Location: FF_X7_Y39_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~q\);

-- Location: LABCELL_X7_Y39_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000001010000111101010101010110100000111111111010000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(6),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(8),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(7),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|ALT_INV_holdff~q\,
	dataf => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0_combout\);

-- Location: FF_X7_Y39_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff~q\);

-- Location: MLABCELL_X8_Y41_N36
\auto_signaltap_0|acq_trigger_in_reg[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_trigger_in_reg[1]~feeder_combout\ = ( \VGA_Generator|b[0]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \VGA_Generator|ALT_INV_b[0]~1_combout\,
	combout => \auto_signaltap_0|acq_trigger_in_reg[1]~feeder_combout\);

-- Location: FF_X8_Y41_N38
\auto_signaltap_0|acq_trigger_in_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|acq_trigger_in_reg[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(1));

-- Location: LABCELL_X7_Y39_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5]~feeder_combout\);

-- Location: FF_X7_Y39_N55
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(5));

-- Location: LABCELL_X2_Y39_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(5),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4]~feeder_combout\);

-- Location: FF_X2_Y39_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(4));

-- Location: MLABCELL_X3_Y39_N39
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]~feeder_combout\);

-- Location: FF_X3_Y39_N40
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(3));

-- Location: FF_X8_Y41_N40
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~q\);

-- Location: LABCELL_X7_Y39_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110010001000010101011101110111001100101010100100010011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(1),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(5),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(3),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(4),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|ALT_INV_holdff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0_combout\);

-- Location: FF_X7_Y39_N38
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff~q\);

-- Location: FF_X7_Y39_N50
\auto_signaltap_0|acq_trigger_in_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \VGA_Generator|b[0]~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(4));

-- Location: FF_X7_Y39_N47
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~q\);

-- Location: LABCELL_X7_Y39_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101000011010000110101011101010110110011101100111011000010110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(12),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(13),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(14),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|ALT_INV_holdff~q\,
	dataf => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0_combout\);

-- Location: FF_X7_Y39_N44
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff~q\);

-- Location: FF_X3_Y39_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(3),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(2));

-- Location: LABCELL_X10_Y27_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]~feeder_combout\);

-- Location: FF_X10_Y27_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(1));

-- Location: FF_X10_Y27_N46
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(1),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(0));

-- Location: MLABCELL_X8_Y41_N24
\auto_signaltap_0|acq_trigger_in_reg[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_trigger_in_reg[0]~feeder_combout\ = ( \VGA_Generator|b[0]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \VGA_Generator|ALT_INV_b[0]~1_combout\,
	combout => \auto_signaltap_0|acq_trigger_in_reg[0]~feeder_combout\);

-- Location: FF_X8_Y41_N26
\auto_signaltap_0|acq_trigger_in_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|acq_trigger_in_reg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(0));

-- Location: FF_X7_Y37_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~q\);

-- Location: LABCELL_X7_Y37_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100010011000100100011111000111111010101110101011000110010001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(2),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(1),
	datae => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(0),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|ALT_INV_holdff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0_combout\);

-- Location: FF_X7_Y37_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff~q\);

-- Location: LABCELL_X7_Y39_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|ALT_INV_regoutff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|ALT_INV_regoutff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|ALT_INV_regoutff~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|ALT_INV_regoutff~q\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|ALT_INV_regoutff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1_combout\);

-- Location: FF_X3_Y39_N5
\auto_signaltap_0|acq_trigger_in_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \VGA_Generator|g[0]~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(9));

-- Location: FF_X3_Y39_N59
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(9),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff~q\);

-- Location: MLABCELL_X3_Y39_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101101100000011110110110101000011011011000000111101101101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(27),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(28),
	datac => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(9),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(29),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|ALT_INV_holdff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~0_combout\);

-- Location: FF_X3_Y39_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff~q\);

-- Location: FF_X3_Y39_N35
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(15));

-- Location: FF_X3_Y39_N17
\auto_signaltap_0|acq_trigger_in_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \VGA_Generator|b[0]~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(5));

-- Location: FF_X3_Y39_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~q\);

-- Location: MLABCELL_X3_Y39_N45
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101101111011011000000110000001111011011110110110101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(15),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(16),
	datac => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(5),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(17),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|ALT_INV_holdff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0_combout\);

-- Location: FF_X3_Y39_N47
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff~q\);

-- Location: FF_X1_Y39_N53
\auto_signaltap_0|acq_trigger_in_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \VGA_Generator|b[7]~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(7));

-- Location: FF_X2_Y39_N47
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff~q\);

-- Location: LABCELL_X2_Y39_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000101010110011100011111010001010001010101100111000111110100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(23),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(22),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(21),
	datad => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(7),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|ALT_INV_holdff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0_combout\);

-- Location: FF_X2_Y39_N43
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff~q\);

-- Location: FF_X3_Y39_N44
\auto_signaltap_0|acq_trigger_in_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \VGA_Generator|b[0]~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(6));

-- Location: FF_X3_Y39_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~q\);

-- Location: MLABCELL_X3_Y39_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011000010110000101100111011001111010101110101011101000011010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(19),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(18),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(20),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|ALT_INV_holdff~q\,
	dataf => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0_combout\);

-- Location: FF_X3_Y39_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff~q\);

-- Location: MLABCELL_X8_Y38_N36
\auto_signaltap_0|acq_trigger_in_reg[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_trigger_in_reg[8]~feeder_combout\ = ( \QIC_SIGNALTAP_GND~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_QIC_SIGNALTAP_GND~combout\,
	combout => \auto_signaltap_0|acq_trigger_in_reg[8]~feeder_combout\);

-- Location: FF_X8_Y38_N38
\auto_signaltap_0|acq_trigger_in_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|acq_trigger_in_reg[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(8));

-- Location: FF_X3_Y39_N32
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(24));

-- Location: FF_X3_Y39_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff~q\);

-- Location: MLABCELL_X3_Y39_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101111011101000100010001000110111011110111010000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(25),
	datab => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(8),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(24),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(26),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|ALT_INV_holdff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~0_combout\);

-- Location: FF_X3_Y39_N56
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff~q\);

-- Location: MLABCELL_X6_Y37_N21
\auto_signaltap_0|acq_trigger_in_reg[10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_trigger_in_reg[10]~feeder_combout\ = ( \VGA_Generator|g[0]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \VGA_Generator|ALT_INV_g[0]~1_combout\,
	combout => \auto_signaltap_0|acq_trigger_in_reg[10]~feeder_combout\);

-- Location: FF_X6_Y37_N23
\auto_signaltap_0|acq_trigger_in_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|acq_trigger_in_reg[10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(10));

-- Location: FF_X3_Y37_N44
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(32),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(31));

-- Location: FF_X2_Y37_N37
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(10),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff~q\);

-- Location: MLABCELL_X3_Y37_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110000001110011111000000111001111100100011101001110010001110100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(30),
	datab => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(10),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(32),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(31),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|ALT_INV_holdff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~0_combout\);

-- Location: FF_X3_Y37_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff~q\);

-- Location: MLABCELL_X3_Y39_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|ALT_INV_regoutff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|ALT_INV_regoutff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|ALT_INV_regoutff~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|ALT_INV_regoutff~q\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|ALT_INV_regoutff~q\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|ALT_INV_regoutff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~2_combout\);

-- Location: FF_X3_Y37_N17
\auto_signaltap_0|acq_trigger_in_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \VGA_Generator|g[0]~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(13));

-- Location: FF_X4_Y37_N58
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff~q\);

-- Location: LABCELL_X4_Y37_N33
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010001110001011101000111000101110100010110011101010001011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(41),
	datab => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(13),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(40),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(39),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|ALT_INV_holdff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~0_combout\);

-- Location: FF_X4_Y37_N34
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff~q\);

-- Location: FF_X3_Y37_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[45]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(45));

-- Location: FF_X3_Y37_N59
\auto_signaltap_0|acq_trigger_in_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \VGA_Generator|g[0]~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(15));

-- Location: MLABCELL_X3_Y37_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(15),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff~feeder_combout\);

-- Location: FF_X3_Y37_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff~q\);

-- Location: MLABCELL_X3_Y37_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110010001100100011111000111111010101110101011100010011000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(46),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(47),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(45),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|ALT_INV_holdff~q\,
	dataf => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(15),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~0_combout\);

-- Location: FF_X3_Y37_N55
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff~q\);

-- Location: FF_X3_Y37_N38
\auto_signaltap_0|acq_trigger_in_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \VGA_Generator|g[0]~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(11));

-- Location: FF_X3_Y37_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(11),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff~q\);

-- Location: MLABCELL_X3_Y37_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011000010110000101100111011001111010101110101011101000011010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(34),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(33),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(35),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|ALT_INV_holdff~q\,
	dataf => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(11),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~0_combout\);

-- Location: FF_X3_Y37_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff~q\);

-- Location: MLABCELL_X8_Y39_N42
\auto_signaltap_0|acq_trigger_in_reg[16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_trigger_in_reg[16]~feeder_combout\ = ( \VGA_Generator|g[7]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \VGA_Generator|ALT_INV_g[7]~2_combout\,
	combout => \auto_signaltap_0|acq_trigger_in_reg[16]~feeder_combout\);

-- Location: FF_X8_Y39_N44
\auto_signaltap_0|acq_trigger_in_reg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|acq_trigger_in_reg[16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(16));

-- Location: MLABCELL_X8_Y39_N45
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(16),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff~feeder_combout\);

-- Location: FF_X8_Y39_N46
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff~q\);

-- Location: LABCELL_X2_Y39_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111111110101000001000011010010101111111101010000010000110100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(49),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|ALT_INV_holdff~q\,
	datac => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(16),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(48),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(50),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~0_combout\);

-- Location: FF_X2_Y39_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|regoutff~q\);

-- Location: LABCELL_X7_Y41_N15
\auto_signaltap_0|acq_trigger_in_reg[14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_trigger_in_reg[14]~feeder_combout\ = ( \VGA_Generator|g[0]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \VGA_Generator|ALT_INV_g[0]~1_combout\,
	combout => \auto_signaltap_0|acq_trigger_in_reg[14]~feeder_combout\);

-- Location: FF_X7_Y41_N17
\auto_signaltap_0|acq_trigger_in_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|acq_trigger_in_reg[14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(14));

-- Location: FF_X4_Y37_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff~q\);

-- Location: LABCELL_X4_Y37_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110001000100110111010101010110001000111111111000100011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(42),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(44),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(43),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|ALT_INV_holdff~q\,
	dataf => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(14),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~0_combout\);

-- Location: FF_X4_Y37_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff~q\);

-- Location: FF_X3_Y37_N35
\auto_signaltap_0|acq_trigger_in_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \VGA_Generator|g[0]~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(12));

-- Location: MLABCELL_X3_Y37_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(12),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff~feeder_combout\);

-- Location: FF_X3_Y37_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff~q\);

-- Location: MLABCELL_X3_Y37_N39
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111111110011000000000011001111001111111100110000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(37),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(36),
	datad => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(12),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(38),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|ALT_INV_holdff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~0_combout\);

-- Location: FF_X3_Y37_N41
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff~q\);

-- Location: MLABCELL_X3_Y37_N45
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|ALT_INV_regoutff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|ALT_INV_regoutff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|ALT_INV_regoutff~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|ALT_INV_regoutff~q\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|ALT_INV_regoutff~q\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|ALT_INV_regoutff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~3_combout\);

-- Location: MLABCELL_X8_Y38_N57
\VGA_Generator|VGA|LessThan9~1_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA_Generator|VGA|LessThan9~1_wirecell_combout\ = ( !\VGA_Generator|VGA|LessThan9~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \VGA_Generator|VGA|ALT_INV_LessThan9~1_combout\,
	combout => \VGA_Generator|VGA|LessThan9~1_wirecell_combout\);

-- Location: MLABCELL_X6_Y38_N51
\auto_signaltap_0|acq_trigger_in_reg[27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_trigger_in_reg[27]~feeder_combout\ = \VGA_Generator|VGA|LessThan9~1_wirecell_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \VGA_Generator|VGA|ALT_INV_LessThan9~1_wirecell_combout\,
	combout => \auto_signaltap_0|acq_trigger_in_reg[27]~feeder_combout\);

-- Location: FF_X6_Y38_N52
\auto_signaltap_0|acq_trigger_in_reg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|acq_trigger_in_reg[27]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(27));

-- Location: FF_X6_Y38_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(27),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|holdff~q\);

-- Location: MLABCELL_X3_Y41_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100011011101110011000101010110001000110011001111111101000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(82),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(83),
	datad => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(27),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(81),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|ALT_INV_holdff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|p_match_out~0_combout\);

-- Location: FF_X3_Y41_N50
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|regoutff~q\);

-- Location: FF_X3_Y41_N35
\auto_signaltap_0|acq_trigger_in_reg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \VGA_Generator|r[0]~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(25));

-- Location: FF_X3_Y41_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(25),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|holdff~q\);

-- Location: MLABCELL_X3_Y41_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101111011101000000000101010110111011110111010011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(76),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(75),
	datad => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(25),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(77),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|ALT_INV_holdff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~0_combout\);

-- Location: FF_X3_Y41_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|regoutff~q\);

-- Location: LABCELL_X4_Y41_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder_combout\);

-- Location: FF_X4_Y41_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg\(0));

-- Location: FF_X4_Y41_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg\(1));

-- Location: FF_X2_Y41_N58
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg\(2));

-- Location: LABCELL_X4_Y41_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_condition_delay_reg\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3]~feeder_combout\);

-- Location: FF_X4_Y41_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg\(3));

-- Location: LABCELL_X4_Y41_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:is_buffer_wrapped~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_condition_delay_reg\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0_combout\);

-- Location: FF_X4_Y41_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~q\);

-- Location: FF_X3_Y41_N53
\auto_signaltap_0|acq_trigger_in_reg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \VGA_Generator|r[0]~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(24));

-- Location: FF_X3_Y41_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(24),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|holdff~q\);

-- Location: MLABCELL_X3_Y41_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100010011000100110101011101010110001111100011111000110010001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(72),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(74),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(73),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|ALT_INV_holdff~q\,
	dataf => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(24),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~0_combout\);

-- Location: FF_X3_Y41_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|regoutff~q\);

-- Location: FF_X6_Y39_N38
\auto_signaltap_0|acq_trigger_in_reg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \VGA_Generator|r[0]~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(23));

-- Location: FF_X6_Y39_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[69]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[69]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(69));

-- Location: FF_X6_Y39_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(23),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff~q\);

-- Location: MLABCELL_X6_Y39_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110110001101110001011100010110001100100011001111010011110100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(70),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(71),
	datac => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(23),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(69),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|ALT_INV_holdff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~0_combout\);

-- Location: FF_X6_Y39_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|regoutff~q\);

-- Location: FF_X3_Y41_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[79]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(80),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[79]~DUPLICATE_q\);

-- Location: FF_X3_Y41_N14
\auto_signaltap_0|acq_trigger_in_reg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \VGA_Generator|r[7]~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(26));

-- Location: FF_X3_Y41_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(26),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|holdff~q\);

-- Location: MLABCELL_X3_Y41_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101111011101000000000101010110111011110111010011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs[79]~DUPLICATE_q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(78),
	datad => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(26),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(80),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|ALT_INV_holdff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|p_match_out~0_combout\);

-- Location: FF_X3_Y41_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|regoutff~q\);

-- Location: MLABCELL_X3_Y41_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|ALT_INV_regoutff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|ALT_INV_regoutff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|ALT_INV_run~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|ALT_INV_regoutff~q\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|ALT_INV_regoutff~q\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|ALT_INV_regoutff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~4_combout\);

-- Location: LABCELL_X4_Y41_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~DUPLICATE_q\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|ALT_INV_run~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0_combout\);

-- Location: LABCELL_X4_Y41_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~5_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~2_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~3_combout\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~4_combout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~6_combout\);

-- Location: FF_X4_Y41_N37
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~6_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~DUPLICATE_q\);

-- Location: MLABCELL_X3_Y36_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder_combout\);

-- Location: FF_X3_Y36_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(9));

-- Location: FF_X1_Y37_N46
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(9),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(8));

-- Location: FF_X4_Y40_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(8),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(7));

-- Location: FF_X6_Y36_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(7),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(6));

-- Location: LABCELL_X2_Y33_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder_combout\);

-- Location: FF_X2_Y33_N43
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(5));

-- Location: FF_X10_Y28_N37
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(5),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(4));

-- Location: FF_X2_Y41_N53
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(4),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(3));

-- Location: LABCELL_X2_Y41_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder_combout\);

-- Location: FF_X2_Y41_N49
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(2));

-- Location: FF_X2_Y41_N37
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(2),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(1));

-- Location: FF_X2_Y41_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(1),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(0));

-- Location: MLABCELL_X6_Y43_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder_combout\);

-- Location: FF_X4_Y41_N47
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~q\);

-- Location: MLABCELL_X3_Y43_N33
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010001000100000001000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_condition_delay_reg\(3),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_run~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~DUPLICATE_q\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_final_trigger_set~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\);

-- Location: FF_X6_Y43_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\);

-- Location: LABCELL_X2_Y41_N33
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~0_combout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout\);

-- Location: LABCELL_X4_Y43_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~25\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(0),
	cin => GND,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~25_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~26\);

-- Location: MLABCELL_X3_Y43_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~7\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101110111011101110101011101010101010101110111010101010111010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~25_sumout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_final_trigger_set~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~DUPLICATE_q\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~1_combout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~7_combout\);

-- Location: FF_X10_Y27_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(0),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(3));

-- Location: LABCELL_X10_Y28_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|ALT_INV_dffs\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder_combout\);

-- Location: FF_X10_Y28_N38
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(2));

-- Location: MLABCELL_X6_Y36_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|ALT_INV_dffs\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder_combout\);

-- Location: FF_X6_Y36_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(1));

-- Location: FF_X1_Y41_N37
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(1),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(0));

-- Location: FF_X2_Y41_N46
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(0),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(10));

-- Location: LABCELL_X1_Y41_N57
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[9]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(10),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[9]~feeder_combout\);

-- Location: FF_X1_Y41_N58
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[9]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(9));

-- Location: LABCELL_X1_Y41_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[8]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(9),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[8]~feeder_combout\);

-- Location: FF_X1_Y41_N55
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[8]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(8));

-- Location: FF_X6_Y39_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(8),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(7));

-- Location: FF_X4_Y40_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(7),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(6));

-- Location: LABCELL_X1_Y41_N39
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder_combout\);

-- Location: FF_X1_Y41_N40
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(5));

-- Location: LABCELL_X10_Y28_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(5),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4]~feeder_combout\);

-- Location: FF_X10_Y28_N32
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(4));

-- Location: LABCELL_X1_Y41_N45
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3]~feeder_combout\);

-- Location: FF_X1_Y41_N46
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(3));

-- Location: LABCELL_X1_Y41_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[2]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[2]~feeder_combout\);

-- Location: FF_X1_Y41_N43
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[2]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(2));

-- Location: FF_X1_Y41_N35
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(2),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(1));

-- Location: LABCELL_X1_Y41_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0]~feeder_combout\);

-- Location: FF_X1_Y41_N50
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(0));

-- Location: LABCELL_X1_Y41_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~25\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(1),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(0),
	cin => GND,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~25_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~26\);

-- Location: LABCELL_X1_Y41_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~29\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(2),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~26\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~29_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~30\);

-- Location: LABCELL_X1_Y41_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~33\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(3),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~30\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~33_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~34\);

-- Location: LABCELL_X1_Y41_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~37\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(4),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~34\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~37_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~38\);

-- Location: LABCELL_X1_Y41_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~41\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(5),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~38\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~41_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~42\);

-- Location: LABCELL_X1_Y41_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~13\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(6),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~42\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~13_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~14\);

-- Location: LABCELL_X1_Y41_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~17\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(7),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~14\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~17_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~18\);

-- Location: LABCELL_X1_Y41_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~21\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(8),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~18\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~21_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~22\);

-- Location: LABCELL_X1_Y41_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(9),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~22\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~1_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~2\);

-- Location: LABCELL_X1_Y41_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(10),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~2\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~5_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~6\);

-- Location: MLABCELL_X6_Y43_N33
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~5_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~1_combout\);

-- Location: FF_X6_Y43_N35
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~1_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(10));

-- Location: LABCELL_X1_Y41_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~9\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~6\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~9_sumout\);

-- Location: MLABCELL_X6_Y43_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~9_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~2_combout\);

-- Location: FF_X6_Y43_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~2_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(11));

-- Location: MLABCELL_X6_Y43_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~1_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~0_combout\);

-- Location: FF_X6_Y43_N32
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~0_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(9));

-- Location: MLABCELL_X6_Y43_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010010000100100000000000000000010010000100100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\(10),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\(11),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(10),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\(9),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(9),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(11),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0_combout\);

-- Location: MLABCELL_X6_Y43_N39
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~13_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~3_combout\);

-- Location: FF_X6_Y43_N41
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~3_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(6));

-- Location: MLABCELL_X6_Y43_N45
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~21_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~5_combout\);

-- Location: FF_X6_Y43_N47
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~5_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(8));

-- Location: MLABCELL_X6_Y43_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~17_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~4_combout\);

-- Location: FF_X6_Y43_N44
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~4_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(7));

-- Location: MLABCELL_X6_Y43_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010100000000000010100000010100000000000010100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(8),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\(6),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(6),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(7),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\(8),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\(7),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1_combout\);

-- Location: LABCELL_X4_Y43_N39
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~9\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~37_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~9_combout\);

-- Location: FF_X4_Y43_N41
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~9_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(4));

-- Location: LABCELL_X4_Y43_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~8\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~33_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~8_combout\);

-- Location: FF_X4_Y43_N37
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~8_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(3));

-- Location: LABCELL_X4_Y43_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~10\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~41_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~10_combout\);

-- Location: FF_X4_Y43_N44
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~10_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(5));

-- Location: LABCELL_X4_Y43_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000101000010100000010100001010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(3),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\(4),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(4),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\(3),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(5),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\(5),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3_combout\);

-- Location: LABCELL_X2_Y41_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111000000000000000011111111000011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~DUPLICATE_q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\(0),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_final_trigger_set~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~2_combout\);

-- Location: LABCELL_X2_Y41_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[9]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~2_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~3_combout\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_process_0~2_combout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~2_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[9]~1_combout\);

-- Location: MLABCELL_X3_Y43_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_condition_delay_reg\(3),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_run~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\);

-- Location: FF_X3_Y43_N56
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~7_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[9]~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(0));

-- Location: LABCELL_X4_Y43_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~29\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(1),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~26\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~29_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~30\);

-- Location: LABCELL_X4_Y43_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~33\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(2),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~30\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~33_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~34\);

-- Location: MLABCELL_X3_Y43_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~9\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100010111111110010111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~DUPLICATE_q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_final_trigger_set~q\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~1_combout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~33_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~9_combout\);

-- Location: FF_X3_Y43_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~9_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[9]~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(2));

-- Location: LABCELL_X4_Y43_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~37\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(3),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~34\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~37_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~38\);

-- Location: MLABCELL_X3_Y43_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~10\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110000111111110111010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~DUPLICATE_q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_final_trigger_set~q\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~1_combout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~37_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~10_combout\);

-- Location: FF_X3_Y43_N44
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~10_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[9]~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(3));

-- Location: LABCELL_X4_Y43_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~41\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(4),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~38\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~41_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~42\);

-- Location: MLABCELL_X3_Y43_N45
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~11\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000111111000011110111111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_final_trigger_set~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~DUPLICATE_q\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~1_combout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~41_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~11_combout\);

-- Location: FF_X3_Y43_N47
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~11_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[9]~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(4));

-- Location: LABCELL_X4_Y43_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~45\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(5),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~42\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~45_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~46\);

-- Location: MLABCELL_X3_Y43_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~12\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000101010001010101010101000100010101010100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~45_sumout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_final_trigger_set~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~DUPLICATE_q\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~1_combout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~12_combout\);

-- Location: FF_X3_Y43_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~12_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[9]~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(5));

-- Location: LABCELL_X4_Y43_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(6),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~46\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~14\);

-- Location: LABCELL_X4_Y43_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(7),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~14\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~18\);

-- Location: MLABCELL_X3_Y43_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100010111111110010111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~DUPLICATE_q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_final_trigger_set~q\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~1_combout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~17_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~5_combout\);

-- Location: FF_X3_Y43_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~5_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[9]~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(7));

-- Location: LABCELL_X4_Y43_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~21\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(8),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~18\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~21_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~22\);

-- Location: MLABCELL_X3_Y43_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000101111001011110010111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~DUPLICATE_q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_final_trigger_set~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~0_combout\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~1_combout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~21_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~6_combout\);

-- Location: FF_X3_Y43_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~6_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[9]~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(8));

-- Location: LABCELL_X4_Y43_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(9),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~22\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~1_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~2\);

-- Location: MLABCELL_X3_Y43_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110000111111110111010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~DUPLICATE_q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_final_trigger_set~q\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~1_combout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~1_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0_combout\);

-- Location: FF_X3_Y43_N38
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[9]~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(9));

-- Location: LABCELL_X4_Y43_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(10),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~2\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~6\);

-- Location: MLABCELL_X3_Y43_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000001111000000100000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~DUPLICATE_q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~5_sumout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~2_combout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_final_trigger_set~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~2_combout\);

-- Location: FF_X3_Y43_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~2_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[9]~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(10));

-- Location: LABCELL_X4_Y43_N33
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~9\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(11),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~6\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~9_sumout\);

-- Location: MLABCELL_X3_Y43_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000101111111111110010111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~DUPLICATE_q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_final_trigger_set~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~2_combout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~9_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~3_combout\);

-- Location: FF_X3_Y43_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~3_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[9]~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(11));

-- Location: LABCELL_X4_Y43_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(11),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(1),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(10),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(3),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(2),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout\);

-- Location: MLABCELL_X3_Y43_N39
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000111111000011110111111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_final_trigger_set~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~DUPLICATE_q\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~1_combout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~13_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~4_combout\);

-- Location: FF_X3_Y43_N41
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~4_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[9]~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(6));

-- Location: MLABCELL_X6_Y43_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(6),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(4),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(5),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(9),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(8),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(7),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout\);

-- Location: MLABCELL_X3_Y43_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~8\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000101111001011110010111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~DUPLICATE_q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_final_trigger_set~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~0_combout\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~1_combout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~29_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~8_combout\);

-- Location: FF_X3_Y43_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~8_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[9]~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(1));

-- Location: MLABCELL_X3_Y43_N51
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~7\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~29_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~7_combout\);

-- Location: FF_X3_Y43_N52
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~7_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(2));

-- Location: MLABCELL_X3_Y43_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~25_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~6_combout\);

-- Location: FF_X3_Y43_N50
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~6_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(1));

-- Location: FF_X1_Y41_N49
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0]~DUPLICATE_q\);

-- Location: FF_X3_Y43_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0]~DUPLICATE_q\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(0));

-- Location: MLABCELL_X3_Y43_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010010000100100000000000000000010010000100100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(1),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\(2),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\(1),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(0),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\(0),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2_combout\);

-- Location: LABCELL_X2_Y41_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101110111011000000000000000010110000101100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~DUPLICATE_q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~0_combout\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_final_trigger_set~q\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout\);

-- Location: LABCELL_X2_Y41_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101011100000000000000000000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_process_0~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~2_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~3_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~1_combout\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~0_combout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_final_trigger_set~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\);

-- Location: FF_X4_Y42_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5_sumout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~q\);

-- Location: LABCELL_X4_Y42_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[0]~q\,
	cin => GND,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6\);

-- Location: LABCELL_X4_Y42_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~2_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~5_sumout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~3_combout\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~0_combout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_final_trigger_set~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0_combout\);

-- Location: FF_X4_Y42_N53
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1_sumout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[10]~q\);

-- Location: LABCELL_X4_Y42_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[1]~q\,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10\);

-- Location: FF_X4_Y42_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9_sumout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~q\);

-- Location: LABCELL_X4_Y42_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~13\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[2]~q\,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~13_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~14\);

-- Location: FF_X4_Y42_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~13_sumout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~q\);

-- Location: LABCELL_X4_Y42_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~17\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[3]~q\,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~14\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~17_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~18\);

-- Location: FF_X4_Y42_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~17_sumout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~q\);

-- Location: LABCELL_X4_Y42_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~21\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[4]~q\,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~18\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~21_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~22\);

-- Location: FF_X4_Y42_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~21_sumout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~q\);

-- Location: LABCELL_X4_Y42_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~25\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[5]~q\,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~22\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~25_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~26\);

-- Location: FF_X4_Y42_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~25_sumout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~q\);

-- Location: LABCELL_X4_Y42_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~29\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[6]~q\,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~26\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~29_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~30\);

-- Location: FF_X4_Y42_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~29_sumout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~q\);

-- Location: LABCELL_X4_Y42_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~33\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[7]~q\,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~30\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~33_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~34\);

-- Location: FF_X4_Y42_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~33_sumout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7]~q\);

-- Location: LABCELL_X4_Y42_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~37\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[8]~q\,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~34\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~37_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~38\);

-- Location: FF_X4_Y42_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~37_sumout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8]~q\);

-- Location: LABCELL_X4_Y42_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~41\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[9]~q\,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~38\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~41_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~42\);

-- Location: FF_X4_Y42_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~41_sumout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[9]~q\);

-- Location: LABCELL_X4_Y42_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[10]~q\,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~42\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1_sumout\);

-- Location: LABCELL_X2_Y41_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~3_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~2_combout\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_final_trigger_set~q\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_process_0~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout\);

-- Location: LABCELL_X4_Y42_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~41_sumout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~33_sumout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~37_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2_combout\);

-- Location: LABCELL_X4_Y42_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~21_sumout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~25_sumout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~29_sumout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~17_sumout\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~9_sumout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~13_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1_combout\);

-- Location: LABCELL_X4_Y42_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_is_buffer_wrapped~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~1_sumout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_process_0~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_is_buffer_wrapped~2_combout\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:is_buffer_wrapped~q\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_is_buffer_wrapped~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3_combout\);

-- Location: FF_X4_Y42_N56
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q\);

-- Location: FF_X4_Y39_N58
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~q\);

-- Location: FF_X1_Y42_N35
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~q\);

-- Location: LABCELL_X1_Y42_N51
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~3_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_final_trigger_set~q\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~2_combout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:done~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout\);

-- Location: FF_X1_Y42_N49
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q\);

-- Location: LABCELL_X1_Y42_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:done~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0_combout\);

-- Location: FF_X1_Y42_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q\);

-- Location: LABCELL_X2_Y41_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000010000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~3_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~2_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~0_combout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout\);

-- Location: LABCELL_X2_Y41_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011000011110000010011110000111100110000001100001100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~4_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_final_trigger_set~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~DUPLICATE_q\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:base_address[0]~q\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~2_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0_combout\);

-- Location: FF_X2_Y41_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~q\);

-- Location: FF_X1_Y42_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed\(0));

-- Location: LABCELL_X1_Y42_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000111000001110000011100000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:segment_shift_var~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][2]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_enable_delayed~q\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_current_segment_delayed\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\);

-- Location: FF_X1_Y40_N32
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~q\);

-- Location: LABCELL_X1_Y40_N39
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][0]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]~feeder_combout\);

-- Location: LABCELL_X7_Y40_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_segment_wrapped_delayed~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder_combout\);

-- Location: LABCELL_X1_Y42_N33
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000100000000000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_enable_delayed~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_current_segment_delayed\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:segment_shift_var~q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][2]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\);

-- Location: FF_X7_Y40_N49
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~q\);

-- Location: LABCELL_X1_Y4_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~COUT\);

-- Location: LABCELL_X1_Y4_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|ALT_INV_counter_comb_bita0~sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~feeder_combout\);

-- Location: LABCELL_X1_Y36_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000000000000000001010101010101010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout\);

-- Location: MLABCELL_X3_Y36_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_buf_read_reset\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111110011111100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][7]~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_crc_rom_sr_ena~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_buf_read_reset~combout\);

-- Location: LABCELL_X1_Y4_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~COUT\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~1_sumout\);

-- Location: LABCELL_X1_Y4_N51
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|cout_actual\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|ALT_INV_counter_comb_bita0~1_sumout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|cout_actual~combout\);

-- Location: LABCELL_X2_Y5_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~COUT\);

-- Location: LABCELL_X2_Y5_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita0~sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0]~feeder_combout\);

-- Location: MLABCELL_X3_Y36_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000000000000000000001000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][7]~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena~combout\);

-- Location: LABCELL_X2_Y5_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(2),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~COUT\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~COUT\);

-- Location: LABCELL_X2_Y5_N39
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(3),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~COUT\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~COUT\);

-- Location: LABCELL_X2_Y5_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita3~sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3]~feeder_combout\);

-- Location: FF_X2_Y5_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3]~feeder_combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_offload_shift_ena~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|cout_actual~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(3));

-- Location: LABCELL_X2_Y5_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(4),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~COUT\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~COUT\);

-- Location: LABCELL_X2_Y5_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita4~sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]~feeder_combout\);

-- Location: FF_X2_Y5_N49
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]~feeder_combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_offload_shift_ena~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|cout_actual~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(4));

-- Location: LABCELL_X2_Y5_N45
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~COUT\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~1_sumout\);

-- Location: LABCELL_X2_Y5_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000000010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(2),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(1),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(4),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout\);

-- Location: LABCELL_X2_Y5_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|cout_actual\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita4~1_sumout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_Equal3~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|cout_actual~combout\);

-- Location: FF_X2_Y5_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0]~feeder_combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_offload_shift_ena~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|cout_actual~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(0));

-- Location: LABCELL_X2_Y5_N33
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(1),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~COUT\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~COUT\);

-- Location: LABCELL_X2_Y5_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita1~sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1]~feeder_combout\);

-- Location: FF_X2_Y5_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1]~feeder_combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_offload_shift_ena~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|cout_actual~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(1));

-- Location: LABCELL_X2_Y5_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[2]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita2~sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[2]~feeder_combout\);

-- Location: FF_X2_Y5_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[2]~feeder_combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_offload_shift_ena~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|cout_actual~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(2));

-- Location: LABCELL_X2_Y5_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000000000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(2),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(1),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(4),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0_combout\);

-- Location: FF_X1_Y4_N44
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~feeder_combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_buf_read_reset~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|cout_actual~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit\(0));

-- Location: LABCELL_X1_Y40_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~feeder_combout\);

-- Location: FF_X1_Y40_N38
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]~feeder_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0));

-- Location: FF_X1_Y40_N40
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xraddr\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(0));

-- Location: LABCELL_X2_Y40_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0]~feeder_combout\);

-- Location: FF_X4_Y42_N35
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5_sumout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~q\);

-- Location: FF_X4_Y40_N53
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(0));

-- Location: FF_X1_Y40_N35
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(0),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~q\);

-- Location: LABCELL_X1_Y40_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][1]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]~feeder_combout\);

-- Location: LABCELL_X7_Y40_N51
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_last_trigger_address_delayed\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder_combout\);

-- Location: FF_X7_Y40_N52
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~q\);

-- Location: FF_X1_Y40_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xraddr\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(1));

-- Location: LABCELL_X2_Y40_N51
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1]~feeder_combout\);

-- Location: FF_X6_Y43_N59
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9_sumout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~q\);

-- Location: FF_X4_Y40_N50
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(1));

-- Location: FF_X1_Y40_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(1),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~q\);

-- Location: LABCELL_X1_Y40_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][2]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]~feeder_combout\);

-- Location: LABCELL_X7_Y40_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_last_trigger_address_delayed\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder_combout\);

-- Location: FF_X7_Y40_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~q\);

-- Location: FF_X1_Y40_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xraddr\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(2));

-- Location: LABCELL_X2_Y40_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2]~feeder_combout\);

-- Location: MLABCELL_X3_Y42_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~13_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~feeder_combout\);

-- Location: FF_X3_Y42_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~q\);

-- Location: FF_X3_Y42_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(2));

-- Location: LABCELL_X1_Y40_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_last_trigger_address_delayed\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder_combout\);

-- Location: FF_X1_Y40_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~q\);

-- Location: LABCELL_X1_Y40_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][3]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]~feeder_combout\);

-- Location: LABCELL_X7_Y40_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_last_trigger_address_delayed\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder_combout\);

-- Location: FF_X7_Y40_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~q\);

-- Location: FF_X1_Y40_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xraddr\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(3));

-- Location: LABCELL_X2_Y40_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3]~feeder_combout\);

-- Location: FF_X3_Y42_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~17_sumout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~q\);

-- Location: LABCELL_X1_Y42_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:last_trigger_address_var[3]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3]~feeder_combout\);

-- Location: FF_X1_Y42_N43
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(3));

-- Location: LABCELL_X1_Y40_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_last_trigger_address_delayed\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~feeder_combout\);

-- Location: FF_X1_Y40_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~q\);

-- Location: LABCELL_X1_Y40_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][4]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]~feeder_combout\);

-- Location: LABCELL_X7_Y40_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_last_trigger_address_delayed\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~feeder_combout\);

-- Location: FF_X7_Y40_N37
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~q\);

-- Location: FF_X1_Y40_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xraddr\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(4));

-- Location: LABCELL_X2_Y40_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4]~feeder_combout\);

-- Location: MLABCELL_X3_Y42_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~21_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~feeder_combout\);

-- Location: FF_X3_Y42_N38
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~q\);

-- Location: LABCELL_X1_Y42_N45
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:last_trigger_address_var[4]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4]~feeder_combout\);

-- Location: FF_X1_Y42_N46
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(4));

-- Location: LABCELL_X1_Y40_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_last_trigger_address_delayed\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder_combout\);

-- Location: FF_X1_Y40_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~q\);

-- Location: LABCELL_X1_Y40_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][5]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]~feeder_combout\);

-- Location: FF_X7_Y40_N40
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(4),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~q\);

-- Location: FF_X1_Y40_N55
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xraddr\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(5));

-- Location: LABCELL_X2_Y33_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(5),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5]~feeder_combout\);

-- Location: FF_X3_Y42_N41
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~25_sumout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~q\);

-- Location: LABCELL_X2_Y42_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:last_trigger_address_var[5]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5]~feeder_combout\);

-- Location: FF_X2_Y42_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(5));

-- Location: LABCELL_X1_Y40_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_last_trigger_address_delayed\(5),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~feeder_combout\);

-- Location: FF_X1_Y40_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~q\);

-- Location: LABCELL_X1_Y40_N57
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][6]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]~feeder_combout\);

-- Location: FF_X7_Y40_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(5),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~q\);

-- Location: FF_X1_Y40_N58
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xraddr\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(6));

-- Location: LABCELL_X2_Y40_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6]~feeder_combout\);

-- Location: FF_X3_Y42_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~29_sumout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~q\);

-- Location: FF_X2_Y42_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(6));

-- Location: FF_X1_Y40_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(6),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~q\);

-- Location: LABCELL_X1_Y40_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][7]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]~feeder_combout\);

-- Location: FF_X7_Y40_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(6),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~q\);

-- Location: FF_X1_Y40_N49
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xraddr\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(7));

-- Location: LABCELL_X2_Y40_N57
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(7),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7]~feeder_combout\);

-- Location: FF_X3_Y42_N50
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~33_sumout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~q\);

-- Location: LABCELL_X2_Y42_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[7]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:last_trigger_address_var[7]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[7]~feeder_combout\);

-- Location: FF_X2_Y42_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(7));

-- Location: FF_X1_Y40_N44
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(7),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~q\);

-- Location: LABCELL_X1_Y40_N51
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][8]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]~feeder_combout\);

-- Location: LABCELL_X7_Y40_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_last_trigger_address_delayed\(7),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder_combout\);

-- Location: FF_X7_Y40_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~q\);

-- Location: FF_X1_Y40_N52
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xraddr\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(8));

-- Location: LABCELL_X2_Y40_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8]~feeder_combout\);

-- Location: FF_X4_Y42_N47
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~37_sumout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]~q\);

-- Location: FF_X4_Y40_N32
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(8));

-- Location: FF_X4_Y40_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(8),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~q\);

-- Location: MLABCELL_X6_Y40_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][9]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]~feeder_combout\);

-- Location: LABCELL_X7_Y40_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_last_trigger_address_delayed\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~feeder_combout\);

-- Location: FF_X7_Y40_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~q\);

-- Location: FF_X6_Y40_N37
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xraddr\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(9));

-- Location: LABCELL_X2_Y40_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(9),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9]~feeder_combout\);

-- Location: LABCELL_X4_Y42_N45
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~41_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9]~feeder_combout\);

-- Location: FF_X4_Y42_N46
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9]~q\);

-- Location: FF_X8_Y42_N40
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(9));

-- Location: MLABCELL_X8_Y40_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_last_trigger_address_delayed\(9),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~feeder_combout\);

-- Location: FF_X8_Y40_N37
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~q\);

-- Location: MLABCELL_X6_Y40_N39
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][10]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]~feeder_combout\);

-- Location: FF_X7_Y40_N43
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(9),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~q\);

-- Location: FF_X6_Y40_N40
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xraddr\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(10));

-- Location: LABCELL_X2_Y40_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(10),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10]~feeder_combout\);

-- Location: FF_X4_Y42_N41
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1_sumout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10]~q\);

-- Location: LABCELL_X7_Y42_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[10]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:last_trigger_address_var[10]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[10]~feeder_combout\);

-- Location: FF_X7_Y42_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(10));

-- Location: MLABCELL_X6_Y40_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_last_trigger_address_delayed\(10),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~feeder_combout\);

-- Location: FF_X6_Y40_N56
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~q\);

-- Location: MLABCELL_X6_Y40_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][11]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]~feeder_combout\);

-- Location: FF_X7_Y40_N47
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(10),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~q\);

-- Location: FF_X6_Y40_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xraddr\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(11));

-- Location: LABCELL_X2_Y40_N33
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(11),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11]~feeder_combout\);

-- Location: FF_X4_Y38_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0));

-- Location: MLABCELL_X6_Y40_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_address_delayed\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~feeder_combout\);

-- Location: FF_X6_Y40_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~q\);

-- Location: MLABCELL_X6_Y40_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][12]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]~feeder_combout\);

-- Location: FF_X7_Y40_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~q\);

-- Location: FF_X6_Y40_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xraddr\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(12));

-- Location: LABCELL_X2_Y40_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(12),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12]~feeder_combout\);

-- Location: FF_X6_Y42_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1));

-- Location: MLABCELL_X8_Y40_N45
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_address_delayed\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~feeder_combout\);

-- Location: FF_X8_Y40_N46
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~q\);

-- Location: MLABCELL_X6_Y40_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][13]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]~feeder_combout\);

-- Location: MLABCELL_X8_Y40_N51
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_address_delayed\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~feeder_combout\);

-- Location: FF_X8_Y40_N52
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~q\);

-- Location: FF_X6_Y40_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xraddr\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(13));

-- Location: LABCELL_X2_Y40_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(13),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13]~feeder_combout\);

-- Location: FF_X6_Y42_N55
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(2));

-- Location: MLABCELL_X8_Y40_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_address_delayed\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~feeder_combout\);

-- Location: FF_X8_Y40_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~q\);

-- Location: MLABCELL_X6_Y40_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][14]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]~feeder_combout\);

-- Location: LABCELL_X7_Y40_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_address_delayed\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~feeder_combout\);

-- Location: FF_X7_Y40_N32
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~q\);

-- Location: FF_X6_Y40_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xraddr\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(14));

-- Location: LABCELL_X2_Y40_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(14),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14]~feeder_combout\);

-- Location: FF_X3_Y40_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3));

-- Location: MLABCELL_X6_Y40_N33
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_address_delayed\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~feeder_combout\);

-- Location: FF_X6_Y40_N35
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~q\);

-- Location: MLABCELL_X6_Y40_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][15]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15]~feeder_combout\);

-- Location: LABCELL_X7_Y40_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_address_delayed\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~feeder_combout\);

-- Location: FF_X7_Y40_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~q\);

-- Location: FF_X6_Y40_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xraddr\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(15));

-- Location: LABCELL_X2_Y40_N45
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[15]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(15),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[15]~feeder_combout\);

-- Location: FF_X4_Y40_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4));

-- Location: FF_X6_Y40_N32
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]~q\);

-- Location: MLABCELL_X6_Y40_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][16]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]~feeder_combout\);

-- Location: FF_X7_Y40_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~q\);

-- Location: FF_X6_Y40_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xraddr\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(16));

-- Location: LABCELL_X2_Y40_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[16]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(16),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[16]~feeder_combout\);

-- Location: FF_X3_Y40_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5));

-- Location: MLABCELL_X8_Y40_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_address_delayed\(5),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~feeder_combout\);

-- Location: FF_X8_Y40_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~q\);

-- Location: MLABCELL_X6_Y40_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][17]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17]~feeder_combout\);

-- Location: FF_X7_Y40_N56
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~q\);

-- Location: FF_X6_Y40_N49
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xraddr\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(17));

-- Location: LABCELL_X2_Y40_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[17]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(17),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[17]~feeder_combout\);

-- Location: FF_X6_Y37_N40
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6));

-- Location: MLABCELL_X6_Y40_N57
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_address_delayed\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~feeder_combout\);

-- Location: FF_X6_Y40_N59
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~q\);

-- Location: MLABCELL_X6_Y40_N51
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][18]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18]~feeder_combout\);

-- Location: FF_X7_Y40_N58
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~q\);

-- Location: FF_X6_Y40_N53
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xraddr\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(18));

-- Location: LABCELL_X2_Y40_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[18]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(18),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[18]~feeder_combout\);

-- Location: LABCELL_X9_Y40_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[7]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[7]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[7]~feeder_combout\);

-- Location: FF_X9_Y40_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(7));

-- Location: MLABCELL_X6_Y40_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_address_delayed\(7),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]~feeder_combout\);

-- Location: FF_X6_Y40_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]~q\);

-- Location: MLABCELL_X6_Y40_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][19]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19]~feeder_combout\);

-- Location: FF_X7_Y40_N35
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(7),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]~q\);

-- Location: FF_X6_Y40_N43
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xraddr\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(19));

-- Location: LABCELL_X2_Y40_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[19]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(19),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[19]~feeder_combout\);

-- Location: LABCELL_X9_Y40_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[8]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[8]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[8]~feeder_combout\);

-- Location: FF_X9_Y40_N49
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(8));

-- Location: MLABCELL_X8_Y40_N33
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_address_delayed\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~feeder_combout\);

-- Location: FF_X8_Y40_N34
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~q\);

-- Location: MLABCELL_X6_Y40_N45
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][20]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20]~feeder_combout\);

-- Location: MLABCELL_X8_Y40_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_address_delayed\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~feeder_combout\);

-- Location: FF_X8_Y40_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~q\);

-- Location: FF_X6_Y40_N46
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xraddr\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(20));

-- Location: LABCELL_X10_Y28_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[20]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(20),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[20]~feeder_combout\);

-- Location: FF_X9_Y40_N32
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[9]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(9));

-- Location: MLABCELL_X8_Y40_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_address_delayed\(9),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]~feeder_combout\);

-- Location: FF_X8_Y40_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]~q\);

-- Location: MLABCELL_X6_Y40_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[21]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][21]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[21]~feeder_combout\);

-- Location: MLABCELL_X8_Y40_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_address_delayed\(9),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]~feeder_combout\);

-- Location: FF_X8_Y40_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]~q\);

-- Location: FF_X6_Y40_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[21]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xraddr\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(21));

-- Location: MLABCELL_X3_Y36_N39
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[21]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(21),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[21]~feeder_combout\);

-- Location: FF_X9_Y40_N34
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[10]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(10));

-- Location: MLABCELL_X8_Y40_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_address_delayed\(10),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~feeder_combout\);

-- Location: FF_X8_Y40_N55
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~q\);

-- Location: MLABCELL_X6_Y40_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[22]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][22]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[22]~feeder_combout\);

-- Location: LABCELL_X7_Y40_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_address_delayed\(10),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]~feeder_combout\);

-- Location: FF_X7_Y40_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]~q\);

-- Location: FF_X6_Y40_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[22]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xraddr\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(22));

-- Location: MLABCELL_X3_Y36_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100010000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][7]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_Equal3~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(22),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0_combout\);

-- Location: FF_X3_Y36_N55
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(22));

-- Location: MLABCELL_X3_Y36_N45
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111011111111111111111111111111111110111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][7]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_Equal3~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~combout\);

-- Location: FF_X3_Y36_N40
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[21]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(22),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(21));

-- Location: FF_X10_Y28_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[20]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(21),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(20));

-- Location: FF_X2_Y40_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[19]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(20),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(19));

-- Location: FF_X2_Y40_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[18]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(19),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(18));

-- Location: FF_X2_Y40_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[17]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(18),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(17));

-- Location: FF_X2_Y40_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[16]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(17),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(16));

-- Location: FF_X2_Y40_N46
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[15]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(16),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(15));

-- Location: FF_X2_Y40_N44
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(15),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(14));

-- Location: FF_X2_Y40_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(14),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(13));

-- Location: FF_X2_Y40_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(13),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(12));

-- Location: FF_X2_Y40_N34
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(12),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(11));

-- Location: FF_X2_Y40_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(11),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(10));

-- Location: FF_X2_Y40_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(10),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(9));

-- Location: FF_X2_Y40_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(9),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(8));

-- Location: FF_X2_Y40_N58
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(8),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(7));

-- Location: FF_X2_Y40_N56
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(7),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(6));

-- Location: FF_X2_Y33_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(6),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(5));

-- Location: FF_X2_Y40_N37
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(5),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(4));

-- Location: FF_X2_Y40_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(4),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(3));

-- Location: FF_X2_Y40_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(3),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(2));

-- Location: FF_X2_Y40_N52
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(2),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(1));

-- Location: FF_X2_Y40_N49
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(1),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(0));

-- Location: LABCELL_X4_Y40_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(0),
	cin => GND,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~1_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~2\);

-- Location: MLABCELL_X3_Y40_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~1_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~feeder_combout\);

-- Location: LABCELL_X4_Y40_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(1),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~2\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~5_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~6\);

-- Location: MLABCELL_X3_Y40_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~5_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1]~feeder_combout\);

-- Location: LABCELL_X4_Y40_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~37\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(2),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~6\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~37_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~38\);

-- Location: MLABCELL_X3_Y40_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~37_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~feeder_combout\);

-- Location: LABCELL_X4_Y40_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~65\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(3),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~38\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~65_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~66\);

-- Location: MLABCELL_X3_Y40_N33
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~65_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~feeder_combout\);

-- Location: LABCELL_X4_Y40_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~25\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(4),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~66\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~25_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~26\);

-- Location: MLABCELL_X3_Y40_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~25_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4]~feeder_combout\);

-- Location: LABCELL_X4_Y40_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~21\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(5),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~26\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~21_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~22\);

-- Location: MLABCELL_X3_Y40_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~21_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~feeder_combout\);

-- Location: LABCELL_X4_Y40_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~45\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[6]~DUPLICATE_q\,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~22\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~45_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~46\);

-- Location: MLABCELL_X3_Y40_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~45_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6]~feeder_combout\);

-- Location: LABCELL_X4_Y40_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~57\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(7),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~46\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~57_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~58\);

-- Location: MLABCELL_X3_Y40_N45
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~57_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7]~feeder_combout\);

-- Location: LABCELL_X4_Y40_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~53\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(8),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~58\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~53_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~54\);

-- Location: MLABCELL_X3_Y40_N39
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~53_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8]~feeder_combout\);

-- Location: LABCELL_X4_Y40_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~109\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(9),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~54\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~109_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~110\);

-- Location: LABCELL_X1_Y39_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~109_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~feeder_combout\);

-- Location: LABCELL_X4_Y40_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~69\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(10),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~110\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~69_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~70\);

-- Location: LABCELL_X1_Y39_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~69_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10]~feeder_combout\);

-- Location: LABCELL_X4_Y40_N33
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~73\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(11),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~70\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~73_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~74\);

-- Location: LABCELL_X1_Y39_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~73_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11]~feeder_combout\);

-- Location: LABCELL_X4_Y40_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~77\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(12),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~74\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~77_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~78\);

-- Location: MLABCELL_X3_Y40_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~77_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12]~feeder_combout\);

-- Location: LABCELL_X4_Y40_N39
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~81\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(13),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~78\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~81_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~82\);

-- Location: MLABCELL_X3_Y40_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~81_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13]~feeder_combout\);

-- Location: LABCELL_X4_Y40_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~41\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(14),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~82\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~41_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~42\);

-- Location: MLABCELL_X3_Y40_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~41_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14]~feeder_combout\);

-- Location: LABCELL_X4_Y40_N45
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~49\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(15),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~42\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~49_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~50\);

-- Location: MLABCELL_X3_Y40_N51
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~49_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~feeder_combout\);

-- Location: LABCELL_X4_Y40_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~17\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(16),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~50\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~17_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~18\);

-- Location: MLABCELL_X3_Y40_N57
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~17_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16]~feeder_combout\);

-- Location: LABCELL_X4_Y40_N51
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~29\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(17),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~18\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~29_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~30\);

-- Location: LABCELL_X1_Y39_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~29_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17]~feeder_combout\);

-- Location: LABCELL_X4_Y40_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~13\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(18),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~30\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~13_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~14\);

-- Location: LABCELL_X1_Y39_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~13_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18]~feeder_combout\);

-- Location: LABCELL_X4_Y40_N57
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~61\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(19),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~14\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~61_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~62\);

-- Location: LABCELL_X1_Y39_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~61_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19]~feeder_combout\);

-- Location: LABCELL_X4_Y39_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~125\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[20]~DUPLICATE_q\,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~62\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~125_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~126\);

-- Location: LABCELL_X1_Y39_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~125_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20]~feeder_combout\);

-- Location: LABCELL_X4_Y39_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~121\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(21),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~126\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~121_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~122\);

-- Location: LABCELL_X1_Y39_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~121_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21]~feeder_combout\);

-- Location: LABCELL_X4_Y39_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~117\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(22),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~122\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~117_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~118\);

-- Location: LABCELL_X1_Y39_N45
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~117_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22]~feeder_combout\);

-- Location: LABCELL_X4_Y39_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~113\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(23),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~118\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~113_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~114\);

-- Location: LABCELL_X4_Y39_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~113_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23]~feeder_combout\);

-- Location: LABCELL_X4_Y39_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~105\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(24),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~114\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~105_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~106\);

-- Location: LABCELL_X4_Y39_N39
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~105_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~feeder_combout\);

-- Location: LABCELL_X4_Y39_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~101\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(25),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~106\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~101_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~102\);

-- Location: LABCELL_X4_Y39_N45
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~101_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~feeder_combout\);

-- Location: LABCELL_X4_Y39_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~97\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(26),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~102\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~97_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~98\);

-- Location: LABCELL_X4_Y39_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~97_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26]~feeder_combout\);

-- Location: LABCELL_X4_Y39_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~93\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(27),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~98\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~93_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~94\);

-- Location: LABCELL_X4_Y39_N51
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~93_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~feeder_combout\);

-- Location: LABCELL_X4_Y39_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~89\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(28),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~94\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~89_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~90\);

-- Location: LABCELL_X4_Y39_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~89_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28]~feeder_combout\);

-- Location: LABCELL_X4_Y39_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~85\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(29),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~90\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~85_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~86\);

-- Location: LABCELL_X1_Y39_N39
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~85_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29]~feeder_combout\);

-- Location: LABCELL_X4_Y39_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~9\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(30),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~86\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~9_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~10\);

-- Location: LABCELL_X1_Y39_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~9_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30]~feeder_combout\);

-- Location: LABCELL_X4_Y39_N33
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~33\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(31),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~10\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~33_sumout\);

-- Location: MLABCELL_X3_Y40_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~33_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31]~feeder_combout\);

-- Location: LABCELL_X1_Y36_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][8]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\);

-- Location: LABCELL_X1_Y36_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010001000000000001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][8]~q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\);

-- Location: LABCELL_X1_Y39_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100000000000000000011001100110011000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(18),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(30),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~0_combout\);

-- Location: MLABCELL_X3_Y40_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(31),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(17),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(1),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(5),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(16),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~1_combout\);

-- Location: LABCELL_X4_Y39_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(25),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(26),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(29),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(27),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(28),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~4_combout\);

-- Location: FF_X1_Y39_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(21),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(20));

-- Location: LABCELL_X1_Y39_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(22),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(9),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(23),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(20),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(21),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(24),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~5_combout\);

-- Location: FF_X3_Y40_N44
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(7),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(6));

-- Location: MLABCELL_X3_Y40_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(15),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(2),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(7),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(14),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(8),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~2_combout\);

-- Location: LABCELL_X1_Y39_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(11),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(10),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(13),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(3),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(19),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(12),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~3_combout\);

-- Location: LABCELL_X1_Y39_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_LessThan0~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_LessThan0~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_LessThan0~4_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_LessThan0~5_combout\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_LessThan0~2_combout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_LessThan0~3_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~6_combout\);

-- Location: LABCELL_X1_Y36_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111110111111111111111011101111111111101111111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_LessThan0~6_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][8]~q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~0_combout\);

-- Location: FF_X3_Y40_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31]~feeder_combout\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(31));

-- Location: FF_X1_Y39_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(31),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(30));

-- Location: FF_X1_Y39_N40
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(30),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(29));

-- Location: FF_X4_Y39_N49
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(29),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(28));

-- Location: FF_X4_Y39_N52
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(28),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(27));

-- Location: FF_X4_Y39_N43
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(27),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(26));

-- Location: FF_X4_Y39_N46
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(26),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(25));

-- Location: FF_X4_Y39_N40
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(25),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(24));

-- Location: FF_X4_Y39_N37
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(24),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(23));

-- Location: FF_X1_Y39_N46
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(23),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(22));

-- Location: FF_X1_Y39_N43
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(22),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(21));

-- Location: FF_X1_Y39_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(21),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20]~DUPLICATE_q\);

-- Location: FF_X1_Y39_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20]~DUPLICATE_q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(19));

-- Location: FF_X1_Y39_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(19),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(18));

-- Location: FF_X1_Y39_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(18),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(17));

-- Location: FF_X3_Y40_N58
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(17),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(16));

-- Location: FF_X3_Y40_N52
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(16),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(15));

-- Location: FF_X3_Y40_N37
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(15),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(14));

-- Location: FF_X3_Y40_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(14),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(13));

-- Location: FF_X3_Y40_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(13),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(12));

-- Location: FF_X1_Y39_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(12),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(11));

-- Location: FF_X1_Y39_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(11),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(10));

-- Location: FF_X1_Y39_N37
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(10),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(9));

-- Location: FF_X3_Y40_N40
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(9),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(8));

-- Location: FF_X3_Y40_N46
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(8),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(7));

-- Location: FF_X3_Y40_N43
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(7),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6]~DUPLICATE_q\);

-- Location: FF_X3_Y40_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6]~DUPLICATE_q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(5));

-- Location: FF_X3_Y40_N55
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(5),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(4));

-- Location: FF_X3_Y40_N34
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(4),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(3));

-- Location: FF_X3_Y40_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(3),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(2));

-- Location: FF_X3_Y40_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(2),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(1));

-- Location: FF_X3_Y40_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(1),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(0));

-- Location: LABCELL_X4_Y37_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000100001100110111011100001100000011000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|ALT_INV_dffs\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][8]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs[0]~DUPLICATE_q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][7]~q\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(0),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][3]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~4_combout\);

-- Location: LABCELL_X1_Y37_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111111111001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_bypass_reg_out~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0_combout\);

-- Location: FF_X1_Y37_N53
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~q\);

-- Location: LABCELL_X1_Y37_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][7]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][8]~q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][3]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~3_combout\);

-- Location: LABCELL_X1_Y37_N33
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][5]~q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][4]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~0_combout\);

-- Location: LABCELL_X2_Y37_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100010001000001110111011100001110111011100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[1]~DUPLICATE_q\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~4_combout\);

-- Location: MLABCELL_X3_Y3_N39
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter~4_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~feeder_combout\);

-- Location: LABCELL_X1_Y37_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111110111011111111111011101111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~1_combout\);

-- Location: FF_X3_Y3_N41
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(3));

-- Location: LABCELL_X2_Y37_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010001010100010101010101010101010100010000000001010101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(2),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[1]~DUPLICATE_q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~0_combout\);

-- Location: FF_X2_Y37_N50
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~0_combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(0));

-- Location: LABCELL_X2_Y37_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111010000000001111101011111010000000001111101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[1]~DUPLICATE_q\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~2_combout\);

-- Location: FF_X2_Y37_N59
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~2_combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~DUPLICATE_q\);

-- Location: LABCELL_X2_Y37_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100100010001100110010001000111100001010000011110000101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(2),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[1]~DUPLICATE_q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~3_combout\);

-- Location: MLABCELL_X6_Y2_N39
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter~3_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2]~feeder_combout\);

-- Location: FF_X6_Y2_N41
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(2));

-- Location: LABCELL_X2_Y37_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100101010001111110010101000001111000010100000111100001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~1_combout\);

-- Location: LABCELL_X2_Y37_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110000011101110111000001110111000000000111011100000000011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~2_combout\);

-- Location: LABCELL_X4_Y37_N54
\auto_signaltap_0|~VCC\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|~VCC~combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \auto_signaltap_0|~VCC~combout\);

-- Location: FF_X2_Y37_N58
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~2_combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(1));

-- Location: LABCELL_X2_Y37_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010010111110101111100010001101110110001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(0),
	datab => \auto_signaltap_0|ALT_INV_~VCC~combout\,
	datac => \auto_signaltap_0|ALT_INV_~GND~combout\,
	datad => \auto_signaltap_0|ALT_INV_~VCC~combout\,
	datae => \auto_signaltap_0|ALT_INV_~VCC~combout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7_combout\);

-- Location: LABCELL_X2_Y37_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~13\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100111111111100001111010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|ALT_INV_~GND~combout\,
	datab => \auto_signaltap_0|ALT_INV_~VCC~combout\,
	datac => \auto_signaltap_0|ALT_INV_~VCC~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(1),
	datae => \auto_signaltap_0|ALT_INV_~VCC~combout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~13_combout\);

-- Location: LABCELL_X2_Y37_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|ALT_INV_~GND~combout\,
	datab => \auto_signaltap_0|ALT_INV_~VCC~combout\,
	datac => \auto_signaltap_0|ALT_INV_~GND~combout\,
	datad => \auto_signaltap_0|ALT_INV_~GND~combout\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[1]~DUPLICATE_q\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12_combout\);

-- Location: LABCELL_X1_Y37_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101000001000001010100100110001101110010011000110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR[0]~1_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR[0]~2_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~13_combout\,
	datad => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~12_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14_combout\);

-- Location: LABCELL_X1_Y37_N57
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001110111000000000111011100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~5_combout\);

-- Location: FF_X1_Y37_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR\(3));

-- Location: LABCELL_X4_Y38_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111000000000011001101000111010001111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|ALT_INV_~VCC~combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(0),
	datac => \auto_signaltap_0|ALT_INV_~VCC~combout\,
	datad => \auto_signaltap_0|ALT_INV_~GND~combout\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(1),
	dataf => \auto_signaltap_0|ALT_INV_~GND~combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10_combout\);

-- Location: LABCELL_X2_Y37_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~9\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100000000010101011010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(0),
	datab => \auto_signaltap_0|ALT_INV_~VCC~combout\,
	datac => \auto_signaltap_0|ALT_INV_~GND~combout\,
	datad => \auto_signaltap_0|ALT_INV_~VCC~combout\,
	datae => \auto_signaltap_0|ALT_INV_~VCC~combout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~9_combout\);

-- Location: LABCELL_X1_Y37_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101000000010100010100100011011001110010001101100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR[0]~1_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR[0]~2_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR\(3),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~10_combout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~9_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11_combout\);

-- Location: FF_X1_Y37_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR\(2));

-- Location: LABCELL_X2_Y37_N39
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011000000000000111101010101001100111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|ALT_INV_~GND~combout\,
	datab => \auto_signaltap_0|ALT_INV_~GND~combout\,
	datac => \auto_signaltap_0|ALT_INV_~VCC~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(0),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[1]~DUPLICATE_q\,
	dataf => \auto_signaltap_0|ALT_INV_~GND~combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6_combout\);

-- Location: LABCELL_X1_Y37_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~8\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101000001000001010100100110001101110010011000110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR[0]~1_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR[0]~2_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~7_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR\(2),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~6_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~8_combout\);

-- Location: FF_X1_Y37_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~8_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR\(1));

-- Location: LABCELL_X4_Y38_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111000000001100110001000111010001110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|ALT_INV_~VCC~combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(0),
	datac => \auto_signaltap_0|ALT_INV_~VCC~combout\,
	datad => \auto_signaltap_0|ALT_INV_~GND~combout\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(1),
	dataf => \auto_signaltap_0|ALT_INV_~VCC~combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~3_combout\);

-- Location: LABCELL_X2_Y37_N51
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011000000000000111101010101001100111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|ALT_INV_~GND~combout\,
	datab => \auto_signaltap_0|ALT_INV_~VCC~combout\,
	datac => \auto_signaltap_0|ALT_INV_~VCC~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(0),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[1]~DUPLICATE_q\,
	dataf => \auto_signaltap_0|ALT_INV_~GND~combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~0_combout\);

-- Location: LABCELL_X1_Y37_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101000000010100010100100011011001110010001101100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR[0]~1_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR[0]~2_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR\(1),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~3_combout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4_combout\);

-- Location: FF_X1_Y37_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR\(0));

-- Location: MLABCELL_X8_Y41_N15
\auto_signaltap_0|acq_data_in_reg[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[0]~feeder_combout\ = ( \VGA_Generator|b[0]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \VGA_Generator|ALT_INV_b[0]~1_combout\,
	combout => \auto_signaltap_0|acq_data_in_reg[0]~feeder_combout\);

-- Location: FF_X8_Y41_N16
\auto_signaltap_0|acq_data_in_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|acq_data_in_reg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(0));

-- Location: FF_X8_Y41_N32
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_data_in_reg\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~q\);

-- Location: MLABCELL_X8_Y41_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][0]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder_combout\);

-- Location: FF_X8_Y41_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~q\);

-- Location: FF_X8_Y41_N35
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~q\);

-- Location: FF_X8_Y41_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~q\);

-- Location: LABCELL_X11_Y9_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~COUT\);

-- Location: LABCELL_X2_Y2_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[0]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_comb_bita0~sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[0]~feeder_combout\);

-- Location: MLABCELL_X3_Y36_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][4]~q\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_crc_rom_sr_ena~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\);

-- Location: LABCELL_X2_Y36_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~COUT\);

-- Location: LABCELL_X2_Y36_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[0]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita0~sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[0]~feeder_combout\);

-- Location: MLABCELL_X3_Y36_N33
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][4]~q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout\);

-- Location: LABCELL_X2_Y36_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(4),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~COUT\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~COUT\);

-- Location: LABCELL_X2_Y36_N45
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~COUT\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~1_sumout\);

-- Location: LABCELL_X2_Y36_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(4),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(3),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(2),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(1),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout\);

-- Location: LABCELL_X2_Y36_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|cout_actual\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita4~1_sumout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_Equal1~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|cout_actual~combout\);

-- Location: FF_X2_Y36_N49
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[0]~feeder_combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_offload_shift_ena~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|cout_actual~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(0));

-- Location: LABCELL_X2_Y36_N33
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(1),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~COUT\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~COUT\);

-- Location: LABCELL_X2_Y36_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[1]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita1~sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[1]~feeder_combout\);

-- Location: FF_X2_Y36_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[1]~feeder_combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_offload_shift_ena~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|cout_actual~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(1));

-- Location: LABCELL_X2_Y36_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(2),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~COUT\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~COUT\);

-- Location: LABCELL_X2_Y36_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita2~sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2]~feeder_combout\);

-- Location: FF_X2_Y36_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2]~feeder_combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_offload_shift_ena~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|cout_actual~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(2));

-- Location: LABCELL_X2_Y36_N39
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(3),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~COUT\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~COUT\);

-- Location: LABCELL_X2_Y36_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[3]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita3~sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[3]~feeder_combout\);

-- Location: FF_X2_Y36_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[3]~feeder_combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_offload_shift_ena~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|cout_actual~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(3));

-- Location: LABCELL_X2_Y36_N57
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[4]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita4~sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[4]~feeder_combout\);

-- Location: FF_X2_Y36_N58
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[4]~feeder_combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_offload_shift_ena~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|cout_actual~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(4));

-- Location: LABCELL_X2_Y36_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000000000000001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(4),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(3),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(2),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0_combout\);

-- Location: LABCELL_X2_Y36_N51
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110111111111111111011111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_Equal0~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][4]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_crc_rom_sr_ena~0_combout\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\);

-- Location: FF_X2_Y2_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[0]~feeder_combout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(0));

-- Location: LABCELL_X11_Y9_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(1),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~COUT\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~COUT\);

-- Location: MLABCELL_X3_Y7_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[1]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_comb_bita1~sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[1]~feeder_combout\);

-- Location: FF_X3_Y7_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[1]~feeder_combout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(1));

-- Location: LABCELL_X11_Y9_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(2),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~COUT\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~COUT\);

-- Location: FF_X2_Y2_N37
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~sumout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(2));

-- Location: LABCELL_X11_Y9_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(3),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~COUT\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~COUT\);

-- Location: LABCELL_X2_Y9_N39
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_comb_bita3~sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3]~feeder_combout\);

-- Location: FF_X2_Y9_N40
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3]~feeder_combout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(3));

-- Location: LABCELL_X11_Y9_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(4),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~COUT\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~COUT\);

-- Location: LABCELL_X2_Y2_N57
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[4]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_comb_bita4~sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[4]~feeder_combout\);

-- Location: FF_X2_Y2_N58
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[4]~feeder_combout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(4));

-- Location: LABCELL_X11_Y9_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(5),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~COUT\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~COUT\);

-- Location: LABCELL_X2_Y2_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[5]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_comb_bita5~sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[5]~feeder_combout\);

-- Location: FF_X2_Y2_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[5]~feeder_combout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(5));

-- Location: LABCELL_X11_Y9_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(6),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~COUT\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~COUT\);

-- Location: LABCELL_X2_Y9_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[6]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_comb_bita6~sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[6]~feeder_combout\);

-- Location: FF_X2_Y9_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[6]~feeder_combout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(6));

-- Location: LABCELL_X11_Y9_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(7),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~COUT\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~COUT\);

-- Location: LABCELL_X2_Y9_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[7]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_comb_bita7~sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[7]~feeder_combout\);

-- Location: FF_X2_Y9_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[7]~feeder_combout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(7));

-- Location: LABCELL_X11_Y9_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(8),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~COUT\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8~sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8~COUT\);

-- Location: LABCELL_X2_Y9_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[8]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_comb_bita8~sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[8]~feeder_combout\);

-- Location: FF_X2_Y9_N43
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[8]~feeder_combout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(8));

-- Location: LABCELL_X11_Y9_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(9),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8~COUT\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9~sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9~COUT\);

-- Location: MLABCELL_X3_Y7_N57
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[9]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_comb_bita9~sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[9]~feeder_combout\);

-- Location: FF_X3_Y7_N58
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[9]~feeder_combout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(9));

-- Location: LABCELL_X11_Y9_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(10),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9~COUT\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10~sumout\);

-- Location: LABCELL_X2_Y2_N39
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[10]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_comb_bita10~sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[10]~feeder_combout\);

-- Location: FF_X2_Y2_N40
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[10]~feeder_combout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(10));

-- Location: MLABCELL_X8_Y41_N18
\auto_signaltap_0|acq_data_in_reg[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[1]~feeder_combout\ = ( \VGA_Generator|b[0]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \VGA_Generator|ALT_INV_b[0]~1_combout\,
	combout => \auto_signaltap_0|acq_data_in_reg[1]~feeder_combout\);

-- Location: FF_X8_Y41_N20
\auto_signaltap_0|acq_data_in_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|acq_data_in_reg[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(1));

-- Location: FF_X8_Y41_N47
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_data_in_reg\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~q\);

-- Location: FF_X8_Y41_N44
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~q\);

-- Location: FF_X8_Y41_N52
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~q\);

-- Location: LABCELL_X7_Y37_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][1]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder_combout\);

-- Location: FF_X7_Y37_N32
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~q\);

-- Location: MLABCELL_X8_Y41_N27
\auto_signaltap_0|acq_data_in_reg[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[2]~feeder_combout\ = ( \VGA_Generator|b[0]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \VGA_Generator|ALT_INV_b[0]~1_combout\,
	combout => \auto_signaltap_0|acq_data_in_reg[2]~feeder_combout\);

-- Location: FF_X8_Y41_N29
\auto_signaltap_0|acq_data_in_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|acq_data_in_reg[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(2));

-- Location: FF_X8_Y41_N56
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_data_in_reg\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~q\);

-- Location: MLABCELL_X8_Y39_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][2]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder_combout\);

-- Location: FF_X8_Y39_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~q\);

-- Location: MLABCELL_X8_Y39_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][2]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder_combout\);

-- Location: FF_X8_Y39_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~q\);

-- Location: FF_X8_Y39_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~q\);

-- Location: LABCELL_X7_Y38_N27
\auto_signaltap_0|acq_data_in_reg[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[3]~feeder_combout\ = ( \VGA_Generator|b[0]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \VGA_Generator|ALT_INV_b[0]~1_combout\,
	combout => \auto_signaltap_0|acq_data_in_reg[3]~feeder_combout\);

-- Location: FF_X7_Y38_N29
\auto_signaltap_0|acq_data_in_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|acq_data_in_reg[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(3));

-- Location: FF_X7_Y38_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_data_in_reg\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~q\);

-- Location: FF_X7_Y38_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~q\);

-- Location: FF_X7_Y38_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~q\);

-- Location: LABCELL_X7_Y38_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][3]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~feeder_combout\);

-- Location: FF_X7_Y38_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~q\);

-- Location: MLABCELL_X8_Y41_N57
\auto_signaltap_0|acq_data_in_reg[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[4]~feeder_combout\ = ( \VGA_Generator|b[0]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \VGA_Generator|ALT_INV_b[0]~1_combout\,
	combout => \auto_signaltap_0|acq_data_in_reg[4]~feeder_combout\);

-- Location: FF_X8_Y41_N59
\auto_signaltap_0|acq_data_in_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|acq_data_in_reg[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(4));

-- Location: FF_X8_Y41_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_data_in_reg\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~q\);

-- Location: FF_X8_Y41_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~q\);

-- Location: FF_X7_Y38_N32
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~q\);

-- Location: FF_X7_Y38_N35
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~q\);

-- Location: M10K_X5_Y37_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q784:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 5,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 28,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 11,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 5,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 2048,
	port_b_logical_ram_width => 28,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q\,
	portbre => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAP\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q\,
	ena1 => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q\,
	portadatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X3_Y32_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a0~portbdataout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0]~feeder_combout\);

-- Location: LABCELL_X4_Y35_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a1\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1]~feeder_combout\);

-- Location: LABCELL_X4_Y35_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a2\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2]~feeder_combout\);

-- Location: MLABCELL_X3_Y32_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a3\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3]~feeder_combout\);

-- Location: MLABCELL_X6_Y32_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a4\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4]~feeder_combout\);

-- Location: LABCELL_X7_Y38_N57
\auto_signaltap_0|acq_data_in_reg[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[5]~feeder_combout\ = ( \VGA_Generator|b[0]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \VGA_Generator|ALT_INV_b[0]~1_combout\,
	combout => \auto_signaltap_0|acq_data_in_reg[5]~feeder_combout\);

-- Location: FF_X7_Y38_N59
\auto_signaltap_0|acq_data_in_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|acq_data_in_reg[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(5));

-- Location: FF_X7_Y38_N47
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_data_in_reg\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~q\);

-- Location: FF_X7_Y38_N56
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~q\);

-- Location: FF_X7_Y38_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~q\);

-- Location: FF_X7_Y38_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~q\);

-- Location: LABCELL_X7_Y38_N12
\auto_signaltap_0|acq_data_in_reg[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[6]~feeder_combout\ = ( \VGA_Generator|b[0]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \VGA_Generator|ALT_INV_b[0]~1_combout\,
	combout => \auto_signaltap_0|acq_data_in_reg[6]~feeder_combout\);

-- Location: FF_X7_Y38_N14
\auto_signaltap_0|acq_data_in_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|acq_data_in_reg[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(6));

-- Location: FF_X7_Y38_N53
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_data_in_reg\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~q\);

-- Location: FF_X7_Y38_N38
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~q\);

-- Location: FF_X7_Y38_N41
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~q\);

-- Location: LABCELL_X7_Y38_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][6]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~feeder_combout\);

-- Location: FF_X7_Y38_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~q\);

-- Location: MLABCELL_X8_Y39_N27
\auto_signaltap_0|acq_data_in_reg[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[7]~feeder_combout\ = ( \VGA_Generator|b[7]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \VGA_Generator|ALT_INV_b[7]~2_combout\,
	combout => \auto_signaltap_0|acq_data_in_reg[7]~feeder_combout\);

-- Location: FF_X8_Y39_N29
\auto_signaltap_0|acq_data_in_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|acq_data_in_reg[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(7));

-- Location: FF_X8_Y39_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_data_in_reg\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~q\);

-- Location: FF_X8_Y39_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~q\);

-- Location: FF_X8_Y39_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~q\);

-- Location: MLABCELL_X8_Y39_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][7]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~feeder_combout\);

-- Location: FF_X8_Y39_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~q\);

-- Location: MLABCELL_X6_Y38_N39
\auto_signaltap_0|acq_data_in_reg[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[8]~feeder_combout\ = \QIC_SIGNALTAP_GND~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_QIC_SIGNALTAP_GND~combout\,
	combout => \auto_signaltap_0|acq_data_in_reg[8]~feeder_combout\);

-- Location: FF_X6_Y38_N41
\auto_signaltap_0|acq_data_in_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|acq_data_in_reg[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(8));

-- Location: MLABCELL_X6_Y38_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|ALT_INV_acq_data_in_reg\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~feeder_combout\);

-- Location: FF_X6_Y38_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~q\);

-- Location: FF_X6_Y38_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~q\);

-- Location: FF_X6_Y38_N40
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~q\);

-- Location: FF_X6_Y38_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~q\);

-- Location: MLABCELL_X6_Y37_N12
\auto_signaltap_0|acq_data_in_reg[9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[9]~feeder_combout\ = ( \VGA_Generator|g[0]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \VGA_Generator|ALT_INV_g[0]~1_combout\,
	combout => \auto_signaltap_0|acq_data_in_reg[9]~feeder_combout\);

-- Location: FF_X6_Y37_N13
\auto_signaltap_0|acq_data_in_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|acq_data_in_reg[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(9));

-- Location: MLABCELL_X6_Y37_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|ALT_INV_acq_data_in_reg\(9),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~feeder_combout\);

-- Location: FF_X6_Y37_N32
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~q\);

-- Location: FF_X6_Y37_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~q\);

-- Location: FF_X6_Y37_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~q\);

-- Location: MLABCELL_X6_Y37_N33
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][9]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~feeder_combout\);

-- Location: FF_X6_Y37_N35
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~q\);

-- Location: M10K_X5_Y35_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q784:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 5,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 28,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 11,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 5,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 2048,
	port_b_logical_ram_width => 28,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q\,
	portbre => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAP\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q\,
	ena1 => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q\,
	portadatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5_PORTBDATAOUT_bus\);

-- Location: LABCELL_X4_Y35_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[5]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a5~portbdataout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[5]~feeder_combout\);

-- Location: LABCELL_X4_Y35_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[6]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a6\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[6]~feeder_combout\);

-- Location: LABCELL_X4_Y35_N39
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[7]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a7\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[7]~feeder_combout\);

-- Location: MLABCELL_X3_Y32_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[8]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a8\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[8]~feeder_combout\);

-- Location: MLABCELL_X3_Y32_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[9]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a9\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[9]~feeder_combout\);

-- Location: MLABCELL_X6_Y37_N57
\auto_signaltap_0|acq_data_in_reg[10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[10]~feeder_combout\ = ( \VGA_Generator|g[0]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \VGA_Generator|ALT_INV_g[0]~1_combout\,
	combout => \auto_signaltap_0|acq_data_in_reg[10]~feeder_combout\);

-- Location: FF_X6_Y37_N59
\auto_signaltap_0|acq_data_in_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|acq_data_in_reg[10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(10));

-- Location: FF_X6_Y37_N50
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_data_in_reg\(10),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~q\);

-- Location: FF_X6_Y37_N53
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~q\);

-- Location: FF_X6_Y37_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~q\);

-- Location: FF_X6_Y37_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~q\);

-- Location: MLABCELL_X3_Y38_N45
\auto_signaltap_0|acq_data_in_reg[11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[11]~feeder_combout\ = ( \VGA_Generator|g[0]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \VGA_Generator|ALT_INV_g[0]~1_combout\,
	combout => \auto_signaltap_0|acq_data_in_reg[11]~feeder_combout\);

-- Location: FF_X3_Y38_N47
\auto_signaltap_0|acq_data_in_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|acq_data_in_reg[11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(11));

-- Location: FF_X3_Y38_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_data_in_reg\(11),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~q\);

-- Location: FF_X3_Y38_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~q\);

-- Location: FF_X3_Y38_N53
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~q\);

-- Location: FF_X3_Y38_N50
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~q\);

-- Location: FF_X9_Y40_N26
\auto_signaltap_0|acq_data_in_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \VGA_Generator|g[0]~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(12));

-- Location: FF_X9_Y40_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_data_in_reg\(12),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~q\);

-- Location: FF_X9_Y40_N44
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~q\);

-- Location: FF_X9_Y40_N47
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~q\);

-- Location: FF_X9_Y40_N38
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~q\);

-- Location: FF_X9_Y40_N8
\auto_signaltap_0|acq_data_in_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \VGA_Generator|g[0]~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(13));

-- Location: FF_X9_Y40_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_data_in_reg\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~q\);

-- Location: LABCELL_X9_Y40_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][13]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~feeder_combout\);

-- Location: FF_X9_Y40_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~q\);

-- Location: FF_X9_Y40_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~q\);

-- Location: FF_X9_Y40_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~q\);

-- Location: MLABCELL_X6_Y37_N0
\auto_signaltap_0|acq_data_in_reg[14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[14]~feeder_combout\ = ( \VGA_Generator|g[0]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \VGA_Generator|ALT_INV_g[0]~1_combout\,
	combout => \auto_signaltap_0|acq_data_in_reg[14]~feeder_combout\);

-- Location: FF_X6_Y37_N2
\auto_signaltap_0|acq_data_in_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|acq_data_in_reg[14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(14));

-- Location: FF_X6_Y37_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_data_in_reg\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~q\);

-- Location: FF_X6_Y37_N44
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~q\);

-- Location: FF_X6_Y37_N47
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~q\);

-- Location: FF_X6_Y37_N38
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~q\);

-- Location: M10K_X5_Y36_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q784:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 5,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 28,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 11,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 5,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 2048,
	port_b_logical_ram_width => 28,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q\,
	portbre => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAP\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q\,
	ena1 => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q\,
	portadatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10_PORTBDATAOUT_bus\);

-- Location: LABCELL_X4_Y36_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[10]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a10~portbdataout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[10]~feeder_combout\);

-- Location: LABCELL_X4_Y36_N45
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[11]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a11\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[11]~feeder_combout\);

-- Location: LABCELL_X4_Y36_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[12]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a12\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[12]~feeder_combout\);

-- Location: LABCELL_X4_Y36_N57
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[13]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a13\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[13]~feeder_combout\);

-- Location: LABCELL_X4_Y36_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[14]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a14\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[14]~feeder_combout\);

-- Location: FF_X9_Y40_N17
\auto_signaltap_0|acq_data_in_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \VGA_Generator|g[0]~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(15));

-- Location: FF_X9_Y40_N56
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_data_in_reg\(15),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~q\);

-- Location: FF_X9_Y40_N59
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~q\);

-- Location: LABCELL_X9_Y40_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][15]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~feeder_combout\);

-- Location: FF_X9_Y40_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~q\);

-- Location: LABCELL_X9_Y40_N51
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][15]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~feeder_combout\);

-- Location: FF_X9_Y40_N52
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~q\);

-- Location: MLABCELL_X8_Y39_N18
\auto_signaltap_0|acq_data_in_reg[16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[16]~feeder_combout\ = ( \VGA_Generator|g[7]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \VGA_Generator|ALT_INV_g[7]~2_combout\,
	combout => \auto_signaltap_0|acq_data_in_reg[16]~feeder_combout\);

-- Location: FF_X8_Y39_N20
\auto_signaltap_0|acq_data_in_reg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|acq_data_in_reg[16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(16));

-- Location: MLABCELL_X8_Y39_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|ALT_INV_acq_data_in_reg\(16),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~feeder_combout\);

-- Location: FF_X8_Y39_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~q\);

-- Location: FF_X8_Y39_N32
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~q\);

-- Location: FF_X8_Y39_N35
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][16]~q\);

-- Location: FF_X8_Y39_N38
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][16]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][16]~q\);

-- Location: FF_X8_Y39_N41
\auto_signaltap_0|acq_data_in_reg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \VGA_Generator|VGA|LessThan8~1_wirecell_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(17));

-- Location: FF_X8_Y39_N56
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_data_in_reg\(17),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~q\);

-- Location: FF_X8_Y39_N59
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~q\);

-- Location: FF_X8_Y39_N50
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][17]~q\);

-- Location: FF_X8_Y39_N53
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][17]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~q\);

-- Location: MLABCELL_X6_Y38_N18
\auto_signaltap_0|acq_data_in_reg[18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[18]~feeder_combout\ = \QIC_SIGNALTAP_GND~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_QIC_SIGNALTAP_GND~combout\,
	combout => \auto_signaltap_0|acq_data_in_reg[18]~feeder_combout\);

-- Location: FF_X6_Y38_N19
\auto_signaltap_0|acq_data_in_reg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|acq_data_in_reg[18]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(18));

-- Location: MLABCELL_X6_Y38_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|ALT_INV_acq_data_in_reg\(18),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~feeder_combout\);

-- Location: FF_X6_Y38_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~q\);

-- Location: FF_X6_Y38_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~q\);

-- Location: FF_X6_Y38_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][18]~q\);

-- Location: FF_X6_Y38_N55
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][18]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][18]~q\);

-- Location: MLABCELL_X6_Y38_N48
\auto_signaltap_0|acq_data_in_reg[19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[19]~feeder_combout\ = ( \VGA_Generator|r[0]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \VGA_Generator|ALT_INV_r[0]~2_combout\,
	combout => \auto_signaltap_0|acq_data_in_reg[19]~feeder_combout\);

-- Location: FF_X6_Y38_N49
\auto_signaltap_0|acq_data_in_reg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|acq_data_in_reg[19]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(19));

-- Location: MLABCELL_X6_Y38_N57
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|ALT_INV_acq_data_in_reg\(19),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~feeder_combout\);

-- Location: FF_X6_Y38_N59
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~q\);

-- Location: FF_X6_Y38_N53
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][19]~q\);

-- Location: MLABCELL_X6_Y38_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][19]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][19]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][19]~feeder_combout\);

-- Location: FF_X6_Y38_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][19]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][19]~q\);

-- Location: FF_X6_Y38_N43
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][19]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][19]~q\);

-- Location: M10K_X5_Y39_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q784:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 5,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 28,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 11,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 5,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 2048,
	port_b_logical_ram_width => 28,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q\,
	portbre => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAP\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q\,
	ena1 => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q\,
	portadatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15_PORTBDATAOUT_bus\);

-- Location: LABCELL_X4_Y36_N51
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[15]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a15~portbdataout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[15]~feeder_combout\);

-- Location: LABCELL_X4_Y36_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[16]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a16\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[16]~feeder_combout\);

-- Location: LABCELL_X4_Y36_N33
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[17]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a17\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[17]~feeder_combout\);

-- Location: LABCELL_X4_Y36_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[18]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a18\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[18]~feeder_combout\);

-- Location: MLABCELL_X3_Y32_N39
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[19]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a19\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[19]~feeder_combout\);

-- Location: FF_X6_Y41_N17
\auto_signaltap_0|acq_data_in_reg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \VGA_Generator|r[0]~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(20));

-- Location: FF_X6_Y41_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_data_in_reg\(20),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][20]~q\);

-- Location: FF_X6_Y41_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][20]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][20]~q\);

-- Location: FF_X6_Y41_N38
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][20]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~q\);

-- Location: FF_X6_Y41_N41
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][20]~q\);

-- Location: FF_X6_Y41_N32
\auto_signaltap_0|acq_data_in_reg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \VGA_Generator|r[0]~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(21));

-- Location: FF_X6_Y41_N35
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_data_in_reg\(21),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][21]~q\);

-- Location: FF_X6_Y41_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][21]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][21]~q\);

-- Location: FF_X6_Y41_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][21]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][21]~q\);

-- Location: FF_X6_Y41_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][21]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][21]~q\);

-- Location: FF_X6_Y41_N26
\auto_signaltap_0|acq_data_in_reg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \VGA_Generator|r[0]~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(22));

-- Location: MLABCELL_X6_Y41_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][22]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|ALT_INV_acq_data_in_reg\(22),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][22]~feeder_combout\);

-- Location: FF_X6_Y41_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][22]~q\);

-- Location: FF_X6_Y41_N44
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][22]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][22]~q\);

-- Location: FF_X6_Y41_N47
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][22]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][22]~q\);

-- Location: FF_X6_Y41_N56
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][22]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][22]~q\);

-- Location: MLABCELL_X6_Y38_N45
\auto_signaltap_0|acq_data_in_reg[23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[23]~feeder_combout\ = ( \VGA_Generator|r[0]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \VGA_Generator|ALT_INV_r[0]~2_combout\,
	combout => \auto_signaltap_0|acq_data_in_reg[23]~feeder_combout\);

-- Location: FF_X6_Y38_N47
\auto_signaltap_0|acq_data_in_reg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|acq_data_in_reg[23]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(23));

-- Location: FF_X6_Y38_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_data_in_reg\(23),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][23]~q\);

-- Location: MLABCELL_X6_Y38_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][23]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][23]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][23]~feeder_combout\);

-- Location: FF_X6_Y38_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][23]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][23]~q\);

-- Location: LABCELL_X9_Y40_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][23]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][23]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][23]~feeder_combout\);

-- Location: FF_X9_Y40_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][23]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][23]~q\);

-- Location: LABCELL_X9_Y40_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][23]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][23]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][23]~feeder_combout\);

-- Location: FF_X9_Y40_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][23]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][23]~q\);

-- Location: FF_X6_Y41_N59
\auto_signaltap_0|acq_data_in_reg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \VGA_Generator|r[0]~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(24));

-- Location: FF_X6_Y41_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_data_in_reg\(24),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][24]~q\);

-- Location: FF_X6_Y41_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][24]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][24]~q\);

-- Location: FF_X6_Y41_N50
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][24]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][24]~q\);

-- Location: FF_X6_Y41_N53
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][24]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][24]~q\);

-- Location: M10K_X5_Y40_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q784:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 5,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 28,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 11,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 5,
	port_b_first_address => 0,
	port_b_first_bit_number => 20,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 2048,
	port_b_logical_ram_width => 28,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q\,
	portbre => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAP\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q\,
	ena1 => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q\,
	portadatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20_PORTBDATAOUT_bus\);

-- Location: LABCELL_X4_Y36_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[20]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a20~portbdataout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[20]~feeder_combout\);

-- Location: LABCELL_X4_Y36_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[21]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a21\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[21]~feeder_combout\);

-- Location: LABCELL_X4_Y36_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[22]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a22\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[22]~feeder_combout\);

-- Location: LABCELL_X4_Y36_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[23]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a23\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[23]~feeder_combout\);

-- Location: LABCELL_X4_Y36_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[24]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a24\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[24]~feeder_combout\);

-- Location: FF_X6_Y38_N5
\auto_signaltap_0|acq_data_in_reg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \VGA_Generator|r[0]~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(25));

-- Location: FF_X6_Y38_N35
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_data_in_reg\(25),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][25]~q\);

-- Location: FF_X6_Y38_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][25]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][25]~q\);

-- Location: FF_X6_Y38_N32
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][25]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][25]~q\);

-- Location: MLABCELL_X6_Y38_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][25]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][25]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][25]~feeder_combout\);

-- Location: FF_X6_Y38_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][25]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][25]~q\);

-- Location: FF_X4_Y40_N4
\auto_signaltap_0|acq_data_in_reg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \VGA_Generator|r[7]~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(26));

-- Location: MLABCELL_X6_Y38_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][26]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|ALT_INV_acq_data_in_reg\(26),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][26]~feeder_combout\);

-- Location: FF_X6_Y38_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][26]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][26]~q\);

-- Location: MLABCELL_X6_Y38_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][26]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][26]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][26]~feeder_combout\);

-- Location: FF_X6_Y38_N44
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][26]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][26]~q\);

-- Location: MLABCELL_X6_Y38_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][26]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][26]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][26]~feeder_combout\);

-- Location: FF_X6_Y38_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][26]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][26]~q\);

-- Location: FF_X6_Y38_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][26]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][26]~q\);

-- Location: FF_X6_Y38_N50
\auto_signaltap_0|acq_data_in_reg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \VGA_Generator|VGA|LessThan9~1_wirecell_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(27));

-- Location: FF_X6_Y38_N58
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|acq_data_in_reg\(27),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][27]~q\);

-- Location: MLABCELL_X6_Y38_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][27]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][27]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][27]~feeder_combout\);

-- Location: FF_X6_Y38_N56
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][27]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][27]~q\);

-- Location: MLABCELL_X6_Y38_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][27]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][27]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][27]~feeder_combout\);

-- Location: FF_X6_Y38_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][27]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][27]~q\);

-- Location: FF_X6_Y38_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][27]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][27]~q\);

-- Location: M10K_X5_Y38_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q784:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 5,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 28,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 11,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 5,
	port_b_first_address => 0,
	port_b_first_bit_number => 25,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 2048,
	port_b_logical_ram_width => 28,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q\,
	portbre => VCC,
	clk0 => \clock~inputCLKENA0_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAP\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q\,
	ena1 => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q\,
	portadatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25_PORTADATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25_PORTBDATAOUT_bus\);

-- Location: LABCELL_X4_Y36_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[25]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a25~portbdataout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[25]~feeder_combout\);

-- Location: LABCELL_X4_Y36_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[26]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a26\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[26]~feeder_combout\);

-- Location: MLABCELL_X3_Y36_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100010000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][4]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a27\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_Equal1~0_combout\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0_combout\);

-- Location: FF_X3_Y36_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(27));

-- Location: MLABCELL_X3_Y36_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111011111111111111111111111111111110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_Equal1~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][4]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout\);

-- Location: FF_X4_Y36_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[26]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(27),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(26));

-- Location: FF_X4_Y36_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[25]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(26),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(25));

-- Location: FF_X4_Y36_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[24]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(25),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(24));

-- Location: FF_X4_Y36_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[23]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(24),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(23));

-- Location: FF_X4_Y36_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[22]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(23),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(22));

-- Location: FF_X4_Y36_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[21]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(22),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(21));

-- Location: FF_X4_Y36_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[20]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(21),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(20));

-- Location: FF_X3_Y32_N41
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[19]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(20),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(19));

-- Location: FF_X4_Y36_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[18]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(19),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(18));

-- Location: FF_X4_Y36_N34
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[17]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(18),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(17));

-- Location: FF_X4_Y36_N49
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[16]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(17),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(16));

-- Location: FF_X4_Y36_N52
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[15]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(16),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(15));

-- Location: FF_X4_Y36_N55
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[14]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(15),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(14));

-- Location: FF_X4_Y36_N58
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[13]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(14),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(13));

-- Location: FF_X4_Y36_N37
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[12]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(13),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(12));

-- Location: FF_X4_Y36_N46
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[11]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(12),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(11));

-- Location: FF_X4_Y36_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[10]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(11),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(10));

-- Location: FF_X3_Y32_N55
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[9]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(10),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(9));

-- Location: FF_X3_Y32_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[8]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(9),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(8));

-- Location: FF_X4_Y35_N40
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[7]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(8),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(7));

-- Location: FF_X4_Y35_N55
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[6]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(7),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(6));

-- Location: FF_X4_Y35_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[5]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(6),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(5));

-- Location: FF_X6_Y32_N49
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(5),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(4));

-- Location: FF_X3_Y32_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(4),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(3));

-- Location: FF_X4_Y35_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(3),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(2));

-- Location: FF_X4_Y35_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(2),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(1));

-- Location: FF_X3_Y32_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(1),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(0));

-- Location: LABCELL_X1_Y42_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[22]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|ALT_INV_dffs\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[22]~feeder_combout\);

-- Location: LABCELL_X2_Y38_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\);

-- Location: FF_X1_Y42_N37
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[22]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10]~q\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(22));

-- Location: LABCELL_X1_Y42_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[21]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(22),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[21]~feeder_combout\);

-- Location: FF_X1_Y42_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[21]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9]~q\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(21));

-- Location: LABCELL_X1_Y42_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[20]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(21),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[20]~feeder_combout\);

-- Location: FF_X1_Y42_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[20]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]~q\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(20));

-- Location: LABCELL_X1_Y42_N57
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[19]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(20),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[19]~feeder_combout\);

-- Location: FF_X1_Y42_N58
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[19]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~q\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(19));

-- Location: LABCELL_X2_Y42_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[18]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(19),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[18]~feeder_combout\);

-- Location: FF_X2_Y42_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[18]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~q\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(18));

-- Location: LABCELL_X1_Y42_N39
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[17]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(18),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[17]~feeder_combout\);

-- Location: FF_X1_Y42_N40
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[17]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~q\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(17));

-- Location: LABCELL_X2_Y42_N45
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[16]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(17),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[16]~feeder_combout\);

-- Location: FF_X2_Y42_N47
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[16]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~q\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(16));

-- Location: LABCELL_X2_Y42_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[15]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(16),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[15]~feeder_combout\);

-- Location: FF_X2_Y42_N43
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[15]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~q\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(15));

-- Location: LABCELL_X2_Y42_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(15),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14]~feeder_combout\);

-- Location: FF_X2_Y42_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~q\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(14));

-- Location: LABCELL_X2_Y42_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(14),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13]~feeder_combout\);

-- Location: FF_X2_Y42_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~q\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(13));

-- Location: LABCELL_X2_Y42_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(13),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12]~feeder_combout\);

-- Location: FF_X2_Y42_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~q\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(12));

-- Location: LABCELL_X2_Y42_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(12),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11]~feeder_combout\);

-- Location: LABCELL_X7_Y42_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[10]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~1_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[10]~feeder_combout\);

-- Location: MLABCELL_X3_Y42_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000000000000000000000101000001010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_condition_delay_reg\(3),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_run~q\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:done~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\);

-- Location: FF_X7_Y42_N49
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[10]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(10));

-- Location: FF_X2_Y42_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(10),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(11));

-- Location: LABCELL_X2_Y42_N51
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(11),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10]~feeder_combout\);

-- Location: FF_X3_Y42_N34
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~41_sumout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(9));

-- Location: FF_X2_Y42_N53
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(9),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(10));

-- Location: LABCELL_X2_Y42_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(10),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9]~feeder_combout\);

-- Location: MLABCELL_X3_Y42_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~37_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8]~feeder_combout\);

-- Location: FF_X3_Y42_N56
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(8));

-- Location: FF_X2_Y42_N49
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(8),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(9));

-- Location: LABCELL_X1_Y42_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(9),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8]~feeder_combout\);

-- Location: FF_X3_Y42_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~33_sumout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(7));

-- Location: FF_X1_Y42_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(7),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(8));

-- Location: LABCELL_X2_Y42_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7]~feeder_combout\);

-- Location: MLABCELL_X3_Y42_N45
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~29_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]~feeder_combout\);

-- Location: FF_X3_Y42_N46
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(6));

-- Location: FF_X2_Y42_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(6),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(7));

-- Location: LABCELL_X2_Y42_N39
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(7),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6]~feeder_combout\);

-- Location: FF_X3_Y42_N44
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~25_sumout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(5));

-- Location: FF_X2_Y42_N40
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(5),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(6));

-- Location: LABCELL_X2_Y42_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5]~feeder_combout\);

-- Location: MLABCELL_X3_Y42_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~21_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4]~feeder_combout\);

-- Location: FF_X3_Y42_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(4));

-- Location: FF_X2_Y42_N37
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(4),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(5));

-- Location: LABCELL_X1_Y42_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(5),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4]~feeder_combout\);

-- Location: FF_X3_Y42_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~17_sumout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(3));

-- Location: FF_X1_Y42_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(3),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(4));

-- Location: LABCELL_X2_Y42_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3]~feeder_combout\);

-- Location: MLABCELL_X3_Y42_N57
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~13_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2]~feeder_combout\);

-- Location: FF_X3_Y42_N58
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(2));

-- Location: FF_X2_Y42_N55
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(2),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(3));

-- Location: LABCELL_X2_Y42_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2]~feeder_combout\);

-- Location: FF_X6_Y43_N52
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9_sumout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(1));

-- Location: FF_X2_Y42_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(1),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(2));

-- Location: LABCELL_X2_Y42_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1]~feeder_combout\);

-- Location: FF_X3_Y42_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5_sumout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(0));

-- Location: FF_X2_Y42_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(0),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(1));

-- Location: LABCELL_X1_Y42_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0]~feeder_combout\);

-- Location: LABCELL_X1_Y42_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001011110000111100001111000011110000111100101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_done~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_collect_data~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_is_buffer_wrapped_once_sig~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:base_address[0]~q\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_segment_shift_var~0_combout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_process_0~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0_combout\);

-- Location: FF_X1_Y42_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~q\);

-- Location: FF_X1_Y42_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~q\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(0));

-- Location: LABCELL_X1_Y37_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000000000011000000001111001111110000111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][5]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][4]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR\(0),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~2_combout\);

-- Location: LABCELL_X1_Y42_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_done~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~2_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0_combout\);

-- Location: FF_X1_Y42_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~q\);

-- Location: LABCELL_X1_Y38_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000000010000000100000001000000010000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][6]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout\);

-- Location: LABCELL_X1_Y38_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010101010101000101010101010100010101000101010001010100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_run~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:collecting_post_data_var~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:is_buffer_wrapped~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:done~q\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_enable_delayed~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0_combout\);

-- Location: LABCELL_X1_Y38_N39
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111110111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][6]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	dataf => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16_combout\);

-- Location: LABCELL_X1_Y38_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001000100010000000000000000000000110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][6]~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\);

-- Location: FF_X1_Y38_N40
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(16));

-- Location: LABCELL_X1_Y38_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][6]~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(16),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15_combout\);

-- Location: FF_X1_Y38_N43
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(15));

-- Location: LABCELL_X1_Y38_N45
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][6]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(15),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14_combout\);

-- Location: FF_X1_Y38_N46
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(14));

-- Location: LABCELL_X1_Y38_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111110101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][6]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(14),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13_combout\);

-- Location: FF_X1_Y38_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(13));

-- Location: LABCELL_X1_Y38_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111110111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][6]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(13),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12_combout\);

-- Location: FF_X1_Y38_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(12));

-- Location: LABCELL_X1_Y38_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][6]~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(12),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11_combout\);

-- Location: FF_X1_Y38_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(11));

-- Location: LABCELL_X1_Y38_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][6]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(11),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10_combout\);

-- Location: FF_X1_Y38_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(10));

-- Location: LABCELL_X1_Y38_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111110101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][6]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(10),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9_combout\);

-- Location: FF_X1_Y38_N37
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(9));

-- Location: LABCELL_X1_Y38_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111110111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][6]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(9),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8_combout\);

-- Location: FF_X1_Y38_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(8));

-- Location: LABCELL_X1_Y38_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][6]~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7_combout\);

-- Location: FF_X1_Y38_N55
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(7));

-- Location: LABCELL_X1_Y38_N57
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][6]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(7),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6_combout\);

-- Location: FF_X1_Y38_N58
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(6));

-- Location: LABCELL_X2_Y38_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010100010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(6),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][6]~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5_combout\);

-- Location: FF_X2_Y38_N43
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(5));

-- Location: LABCELL_X1_Y38_N51
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_status_load_on~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_current_segment_delayed\(0),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(5),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4_combout\);

-- Location: FF_X1_Y38_N52
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(4));

-- Location: LABCELL_X1_Y38_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111110101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][6]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][1]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3_combout\);

-- Location: FF_X1_Y38_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(3));

-- Location: LABCELL_X1_Y38_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_status_load_on~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_state_status[2]~0_combout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2_combout\);

-- Location: FF_X1_Y38_N32
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(2));

-- Location: LABCELL_X1_Y38_N33
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001110010001000100111001000100010011101110010001001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_status_load_on~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(2),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:done~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_run~q\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_enable_delayed~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1_combout\);

-- Location: FF_X1_Y38_N34
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(1));

-- Location: LABCELL_X1_Y38_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001111110000111100111111000011110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:collecting_post_data_var~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_status_load_on~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_run~q\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0_combout\);

-- Location: FF_X1_Y38_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(0));

-- Location: LABCELL_X1_Y37_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110011000000010011001100000000001100110000001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_bypass_reg_out~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~3_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~2_combout\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(0),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_status_shift_enable~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~6_combout\);

-- Location: MLABCELL_X3_Y38_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010101011010101011111111000000000101010110101010111111110000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][9]~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~6_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~4_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(0),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_val_shift_reg\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~3_combout\);

-- Location: LABCELL_X2_Y38_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000000000001010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][9]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0_combout\);

-- Location: LABCELL_X1_Y36_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[0]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111111101111111111111111111110101010111011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_LessThan0~6_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][9]~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[0]~1_combout\);

-- Location: FF_X3_Y38_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~3_combout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(12));

-- Location: MLABCELL_X3_Y38_N57
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[11]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(12),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[11]~feeder_combout\);

-- Location: FF_X3_Y38_N58
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[11]~feeder_combout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(11));

-- Location: FF_X3_Y38_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(11),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0_combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(10));

-- Location: FF_X3_Y38_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(10),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0_combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(9));

-- Location: MLABCELL_X3_Y38_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[8]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(9),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[8]~feeder_combout\);

-- Location: FF_X3_Y38_N37
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[8]~feeder_combout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(8));

-- Location: FF_X3_Y38_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(8),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0_combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(7));

-- Location: FF_X1_Y38_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(7),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0_combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(6));

-- Location: MLABCELL_X3_Y38_N33
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111000001111111100011111000000010001111100000000111000001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~4_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~6_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][9]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_val_shift_reg\(0),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(0),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~2_combout\);

-- Location: FF_X3_Y38_N34
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~2_combout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(5));

-- Location: FF_X3_Y38_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(5),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0_combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(4));

-- Location: FF_X3_Y38_N55
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(4),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0_combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(3));

-- Location: FF_X3_Y38_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(3),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0_combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(2));

-- Location: FF_X3_Y38_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(2),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0_combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(1));

-- Location: MLABCELL_X3_Y38_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011100001111100010001111000010001000111100000111011100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~4_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~6_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_val_shift_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][9]~q\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(1),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~0_combout\);

-- Location: MLABCELL_X3_Y38_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[0]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[0]~feeder_combout\);

-- Location: FF_X3_Y38_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[0]~feeder_combout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(0));

-- Location: LABCELL_X2_Y38_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~feeder_combout\);

-- Location: LABCELL_X2_Y38_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[1]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[1]~feeder_combout\);

-- Location: LABCELL_X2_Y38_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[2]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[2]~feeder_combout\);

-- Location: LABCELL_X2_Y38_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[3]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[3]~feeder_combout\);

-- Location: LABCELL_X2_Y38_N39
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[4]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[4]~feeder_combout\);

-- Location: LABCELL_X2_Y38_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[5]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(5),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[5]~feeder_combout\);

-- Location: LABCELL_X2_Y38_N57
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[6]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[6]~feeder_combout\);

-- Location: LABCELL_X2_Y38_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[7]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(7),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[7]~feeder_combout\);

-- Location: LABCELL_X2_Y38_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[8]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[8]~feeder_combout\);

-- Location: LABCELL_X2_Y38_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[9]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(9),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[9]~feeder_combout\);

-- Location: LABCELL_X2_Y38_N33
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[10]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(10),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[10]~feeder_combout\);

-- Location: LABCELL_X2_Y38_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[11]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(11),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[11]~feeder_combout\);

-- Location: LABCELL_X2_Y38_N51
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[12]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(12),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[12]~feeder_combout\);

-- Location: LABCELL_X1_Y37_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datac => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~3_combout\);

-- Location: LABCELL_X1_Y37_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010011000000000001001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][9]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout\);

-- Location: FF_X2_Y38_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~3_combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(15));

-- Location: LABCELL_X2_Y38_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000110011110000000011001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_val_shift_reg\(15),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~2_combout\);

-- Location: FF_X2_Y38_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~2_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(14));

-- Location: LABCELL_X2_Y38_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110001001100110011000100110011001100010011001100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_val_shift_reg\(14),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~1_combout\);

-- Location: FF_X2_Y38_N49
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(13));

-- Location: LABCELL_X2_Y38_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|ALT_INV_splitter_nodes_receive_0\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout\);

-- Location: FF_X2_Y38_N52
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[12]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(13),
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_cdr~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(12));

-- Location: FF_X2_Y38_N32
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[11]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(12),
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_cdr~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(11));

-- Location: FF_X2_Y38_N34
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[10]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(11),
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_cdr~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(10));

-- Location: FF_X2_Y38_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[9]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(10),
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_cdr~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(9));

-- Location: FF_X2_Y38_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[8]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(9),
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_cdr~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(8));

-- Location: FF_X2_Y38_N55
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[7]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(8),
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_cdr~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(7));

-- Location: FF_X2_Y38_N58
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[6]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(7),
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_cdr~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(6));

-- Location: FF_X2_Y38_N37
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[5]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(6),
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_cdr~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(5));

-- Location: FF_X2_Y38_N40
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[4]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(5),
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_cdr~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(4));

-- Location: FF_X2_Y38_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[3]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(4),
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_cdr~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(3));

-- Location: FF_X2_Y38_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[2]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(3),
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_cdr~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(2));

-- Location: FF_X2_Y38_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[1]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(2),
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_cdr~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(1));

-- Location: FF_X2_Y38_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(1),
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_cdr~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(0));

-- Location: LABCELL_X1_Y37_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_bypass_reg_out~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~0_combout\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(0),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_status_shift_enable~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~1_combout\);

-- Location: LABCELL_X1_Y37_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110101111101011111010100110101001101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_val_shift_reg\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~3_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][9]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~2_combout\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~4_combout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~5_combout\);

-- Location: LABCELL_X1_Y35_N39
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100001111001100110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(10),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~5_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~2_combout\);

-- Location: LABCELL_X9_Y13_N3
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datae => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout\);

-- Location: LABCELL_X1_Y13_N15
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_minor_ver_reg~3_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]~feeder_combout\);

-- Location: LABCELL_X2_Y35_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101111111111111111101010101010101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~0_combout\);

-- Location: FF_X1_Y13_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]~feeder_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(3));

-- Location: MLABCELL_X8_Y13_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_minor_ver_reg\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout\);

-- Location: FF_X1_Y5_N40
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout\,
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(2));

-- Location: MLABCELL_X8_Y13_N15
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_minor_ver_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout\);

-- Location: LABCELL_X10_Y2_N42
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_minor_ver_reg~1_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]~feeder_combout\);

-- Location: FF_X10_Y2_N44
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]~feeder_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(1));

-- Location: LABCELL_X9_Y34_N39
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101111111111111111101010101010101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_minor_ver_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout\);

-- Location: FF_X9_Y34_N40
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(0));

-- Location: MLABCELL_X3_Y35_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(0),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(1),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_minor_ver_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~0_combout\);

-- Location: LABCELL_X1_Y35_N42
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0100110000000000000011000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo~1_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(10),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_Equal3~0_combout\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo~2_combout\,
	datag => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~3_combout\);

-- Location: LABCELL_X1_Y10_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~7\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo~3_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~7_combout\);

-- Location: LABCELL_X1_Y2_N51
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo~7_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~feeder_combout\);

-- Location: FF_X1_Y2_N53
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q\);

-- Location: LABCELL_X1_Y2_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~_wirecell\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~_wirecell_combout\);

-- Location: MLABCELL_X21_Y43_N0
\auto_hub|~GND\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
;

-- Location: LABCELL_X1_Y34_N54
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout\);

-- Location: LABCELL_X10_Y3_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout\);

-- Location: LABCELL_X53_Y16_N3
\~QUARTUS_CREATED_GND~I\ : cyclonev_lcell_comb
-- Equation(s):

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
;
END structure;


