###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       283446   # Number of WRITE/WRITEP commands
num_reads_done                 =       566638   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       478642   # Number of read row buffer hits
num_read_cmds                  =       566636   # Number of READ/READP commands
num_writes_done                =       283447   # Number of read requests issued
num_write_row_hits             =       216435   # Number of write row buffer hits
num_act_cmds                   =       155636   # Number of ACT commands
num_pre_cmds                   =       155612   # Number of PRE commands
num_ondemand_pres              =       134881   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9449833   # Cyles of rank active rank.0
rank_active_cycles.1           =      9198572   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       550167   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       801428   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       794259   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         7364   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         2522   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1643   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1700   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2514   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         3460   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         5213   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =        11492   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1821   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        18099   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           80   # Write cmd latency (cycles)
write_latency[20-39]           =         1373   # Write cmd latency (cycles)
write_latency[40-59]           =         2275   # Write cmd latency (cycles)
write_latency[60-79]           =         5531   # Write cmd latency (cycles)
write_latency[80-99]           =        10616   # Write cmd latency (cycles)
write_latency[100-119]         =        14212   # Write cmd latency (cycles)
write_latency[120-139]         =        18337   # Write cmd latency (cycles)
write_latency[140-159]         =        19263   # Write cmd latency (cycles)
write_latency[160-179]         =        20237   # Write cmd latency (cycles)
write_latency[180-199]         =        19685   # Write cmd latency (cycles)
write_latency[200-]            =       171837   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            2   # Read request latency (cycles)
read_latency[20-39]            =       246787   # Read request latency (cycles)
read_latency[40-59]            =        78294   # Read request latency (cycles)
read_latency[60-79]            =        65604   # Read request latency (cycles)
read_latency[80-99]            =        24226   # Read request latency (cycles)
read_latency[100-119]          =        17275   # Read request latency (cycles)
read_latency[120-139]          =        14237   # Read request latency (cycles)
read_latency[140-159]          =        11531   # Read request latency (cycles)
read_latency[160-179]          =         9345   # Read request latency (cycles)
read_latency[180-199]          =         7549   # Read request latency (cycles)
read_latency[200-]             =        91788   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.41496e+09   # Write energy
read_energy                    =  2.28468e+09   # Read energy
act_energy                     =   4.2582e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   2.6408e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.84685e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   5.8967e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.73991e+09   # Active standby energy rank.1
average_read_latency           =      125.939   # Average read request latency (cycles)
average_interarrival           =      11.7634   # Average request interarrival latency (cycles)
total_energy                   =  1.71155e+10   # Total energy (pJ)
average_power                  =      1711.55   # Average power (mW)
average_bandwidth              =      7.25406   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       289827   # Number of WRITE/WRITEP commands
num_reads_done                 =       572447   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       482508   # Number of read row buffer hits
num_read_cmds                  =       572447   # Number of READ/READP commands
num_writes_done                =       289835   # Number of read requests issued
num_write_row_hits             =       219926   # Number of write row buffer hits
num_act_cmds                   =       160467   # Number of ACT commands
num_pre_cmds                   =       160445   # Number of PRE commands
num_ondemand_pres              =       139283   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9346847   # Cyles of rank active rank.0
rank_active_cycles.1           =      9284673   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       653153   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       715327   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       805724   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         8357   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         2338   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1619   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1622   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2402   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         3415   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         5130   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =        11302   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2243   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        18130   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           63   # Write cmd latency (cycles)
write_latency[20-39]           =         1564   # Write cmd latency (cycles)
write_latency[40-59]           =         2639   # Write cmd latency (cycles)
write_latency[60-79]           =         6560   # Write cmd latency (cycles)
write_latency[80-99]           =        12095   # Write cmd latency (cycles)
write_latency[100-119]         =        15845   # Write cmd latency (cycles)
write_latency[120-139]         =        19655   # Write cmd latency (cycles)
write_latency[140-159]         =        20364   # Write cmd latency (cycles)
write_latency[160-179]         =        20555   # Write cmd latency (cycles)
write_latency[180-199]         =        19927   # Write cmd latency (cycles)
write_latency[200-]            =       170560   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       235104   # Read request latency (cycles)
read_latency[40-59]            =        83129   # Read request latency (cycles)
read_latency[60-79]            =        71951   # Read request latency (cycles)
read_latency[80-99]            =        25035   # Read request latency (cycles)
read_latency[100-119]          =        17147   # Read request latency (cycles)
read_latency[120-139]          =        14467   # Read request latency (cycles)
read_latency[140-159]          =        11560   # Read request latency (cycles)
read_latency[160-179]          =         9582   # Read request latency (cycles)
read_latency[180-199]          =         7831   # Read request latency (cycles)
read_latency[200-]             =        96641   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.44682e+09   # Write energy
read_energy                    =  2.30811e+09   # Read energy
act_energy                     =  4.39038e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.13513e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.43357e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.83243e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.79364e+09   # Active standby energy rank.1
average_read_latency           =      133.252   # Average read request latency (cycles)
average_interarrival           =      11.5971   # Average request interarrival latency (cycles)
total_energy                   =  1.71815e+10   # Total energy (pJ)
average_power                  =      1718.15   # Average power (mW)
average_bandwidth              =      7.35814   # Average bandwidth
