/*
* Autogenerated by i_csrs.pl on Tue Sep 16 12:30:31 2014
* 
* i_csrs.pl Version 1.5 last modified on Wednesday 8/20/14 13:22:12.
*/

#ifndef DEF_FXR_SW_SW_STRUCT_DEFS
#define DEF_FXR_SW_SW_STRUCT_DEFS

#define OPCODE_LOW_REQUEST_OP_MSB                     4
#define OPCODE_LOW_REQUEST_OP_LSB                     0
#define OPCODE_LOW_REQUEST_OP_WIDTH                   5
#define OPCODE_LOW_REQUEST_OP_MASK                    0x000000000000001F
#define OPCODE_LOW_FETCH_REQUEST_OP_MSB               4
#define OPCODE_LOW_FETCH_REQUEST_OP_LSB               0
#define OPCODE_LOW_FETCH_REQUEST_OP_WIDTH             5
#define OPCODE_LOW_FETCH_REQUEST_OP_MASK              0x000000000000001F
#define OPCODE_LOW_RESPONSE_OP_MSB                    4
#define OPCODE_LOW_RESPONSE_OP_LSB                    0
#define OPCODE_LOW_RESPONSE_OP_WIDTH                  5
#define OPCODE_LOW_RESPONSE_OP_MASK                   0x000000000000001F
#define OPCODE_LOW_E2E_CTRL_OP_MSB                    4
#define OPCODE_LOW_E2E_CTRL_OP_LSB                    0
#define OPCODE_LOW_E2E_CTRL_OP_WIDTH                  5
#define OPCODE_LOW_E2E_CTRL_OP_MASK                   0x000000000000001F
#define OPCODE_OPCODE_LOW_MSB                     4
#define OPCODE_OPCODE_LOW_LSB                     0
#define OPCODE_OPCODE_LOW_WIDTH                   5
#define OPCODE_OPCODE_LOW_MASK                    0x000000000000001F
#define OPCODE_RESERVED_6_5_MSB                   6
#define OPCODE_RESERVED_6_5_LSB                   5
#define OPCODE_RESERVED_6_5_WIDTH                 2
#define OPCODE_RESERVED_6_5_MASK                  0x0000000000000060
#define PTL_L4_A1_SLID_LOW_MSB                       19
#define PTL_L4_A1_SLID_LOW_LSB                       0
#define PTL_L4_A1_SLID_LOW_WIDTH                     20
#define PTL_L4_A1_SLID_LOW_MASK                      0x00000000000FFFFF
#define PTL_L4_A1_LENGTH_MSB                         26
#define PTL_L4_A1_LENGTH_LSB                         20
#define PTL_L4_A1_LENGTH_WIDTH                       7
#define PTL_L4_A1_LENGTH_MASK                        0x0000000007F00000
#define PTL_L4_A1_L4_MSB                             30
#define PTL_L4_A1_L4_LSB                             27
#define PTL_L4_A1_L4_WIDTH                           4
#define PTL_L4_A1_L4_MASK                            0x0000000078000000
#define PTL_L4_A1_B_MSB                              31
#define PTL_L4_A1_B_LSB                              31
#define PTL_L4_A1_B_WIDTH                            1
#define PTL_L4_A1_B_MASK                             0x0000000080000000
#define PTL_L4_A1_DLID_LOW_MSB                       51
#define PTL_L4_A1_DLID_LOW_LSB                       32
#define PTL_L4_A1_DLID_LOW_WIDTH                     20
#define PTL_L4_A1_DLID_LOW_MASK                      0x000FFFFF00000000
#define PTL_L4_A1_SC_MSB                             56
#define PTL_L4_A1_SC_LSB                             52
#define PTL_L4_A1_SC_WIDTH                           5
#define PTL_L4_A1_SC_MASK                            0x01F0000000000000
#define PTL_L4_A1_RC_MSB                             59
#define PTL_L4_A1_RC_LSB                             57
#define PTL_L4_A1_RC_WIDTH                           3
#define PTL_L4_A1_RC_MASK                            0x0E00000000000000
#define PTL_L4_A1_F_MSB                              60
#define PTL_L4_A1_F_LSB                              60
#define PTL_L4_A1_F_WIDTH                            1
#define PTL_L4_A1_F_MASK                             0x1000000000000000
#define PTL_L4_A1_L2_MSB                             62
#define PTL_L4_A1_L2_LSB                             61
#define PTL_L4_A1_L2_WIDTH                           2
#define PTL_L4_A1_L2_MASK                            0x6000000000000000
#define PTL_L4_A1_LT_MSB                             63
#define PTL_L4_A1_LT_LSB                             63
#define PTL_L4_A1_LT_WIDTH                           1
#define PTL_L4_A1_LT_MASK                            0x8000000000000000
#define PTL_L4_A2_SLID_LOW_MSB                       19
#define PTL_L4_A2_SLID_LOW_LSB                       0
#define PTL_L4_A2_SLID_LOW_WIDTH                     20
#define PTL_L4_A2_SLID_LOW_MASK                      0x00000000000FFFFF
#define PTL_L4_A2_LENGTH_MSB                         30
#define PTL_L4_A2_LENGTH_LSB                         20
#define PTL_L4_A2_LENGTH_WIDTH                       11
#define PTL_L4_A2_LENGTH_MASK                        0x000000007FF00000
#define PTL_L4_A2_B_MSB                              31
#define PTL_L4_A2_B_LSB                              31
#define PTL_L4_A2_B_WIDTH                            1
#define PTL_L4_A2_B_MASK                             0x0000000080000000
#define PTL_L4_A2_DLID_LOW_MSB                       51
#define PTL_L4_A2_DLID_LOW_LSB                       32
#define PTL_L4_A2_DLID_LOW_WIDTH                     20
#define PTL_L4_A2_DLID_LOW_MASK                      0x000FFFFF00000000
#define PTL_L4_A2_SC_MSB                             56
#define PTL_L4_A2_SC_LSB                             52
#define PTL_L4_A2_SC_WIDTH                           5
#define PTL_L4_A2_SC_MASK                            0x01F0000000000000
#define PTL_L4_A2_RC_MSB                             59
#define PTL_L4_A2_RC_LSB                             57
#define PTL_L4_A2_RC_WIDTH                           3
#define PTL_L4_A2_RC_MASK                            0x0E00000000000000
#define PTL_L4_A2_F_MSB                              60
#define PTL_L4_A2_F_LSB                              60
#define PTL_L4_A2_F_WIDTH                            1
#define PTL_L4_A2_F_MASK                             0x1000000000000000
#define PTL_L4_A2_L2_MSB                             62
#define PTL_L4_A2_L2_LSB                             61
#define PTL_L4_A2_L2_WIDTH                           2
#define PTL_L4_A2_L2_MASK                            0x6000000000000000
#define PTL_L4_A2_LT_MSB                             63
#define PTL_L4_A2_LT_LSB                             63
#define PTL_L4_A2_LT_WIDTH                           1
#define PTL_L4_A2_LT_MASK                            0x8000000000000000
#define PTL_L4_B_L4_MSB                             7
#define PTL_L4_B_L4_LSB                             0
#define PTL_L4_B_L4_WIDTH                           8
#define PTL_L4_B_L4_MASK                            0x00000000000000FF
#define PTL_L4_B_SLID_HIGH_MSB                      11
#define PTL_L4_B_SLID_HIGH_LSB                      8
#define PTL_L4_B_SLID_HIGH_WIDTH                    4
#define PTL_L4_B_SLID_HIGH_MASK                     0x0000000000000F00
#define PTL_L4_B_DLID_HIGH_MSB                      15
#define PTL_L4_B_DLID_HIGH_LSB                      12
#define PTL_L4_B_DLID_HIGH_WIDTH                    4
#define PTL_L4_B_DLID_HIGH_MASK                     0x000000000000F000
#define PTL_L4_B_PKEY_MSB                           31
#define PTL_L4_B_PKEY_LSB                           16
#define PTL_L4_B_PKEY_WIDTH                         16
#define PTL_L4_B_PKEY_MASK                          0x00000000FFFF0000
#define PTL_L4_B_ENTROPY_MSB                        47
#define PTL_L4_B_ENTROPY_LSB                        32
#define PTL_L4_B_ENTROPY_WIDTH                      16
#define PTL_L4_B_ENTROPY_MASK                       0x0000FFFF00000000
#define PTL_L4_B_AGE_MSB                            55
#define PTL_L4_B_AGE_LSB                            48
#define PTL_L4_B_AGE_WIDTH                          8
#define PTL_L4_B_AGE_MASK                           0x00FF000000000000
#define PTL_L4_B_RESERVED_63_56_MSB                 63
#define PTL_L4_B_RESERVED_63_56_LSB                 56
#define PTL_L4_B_RESERVED_63_56_WIDTH               8
#define PTL_L4_B_RESERVED_63_56_MASK                0xFF00000000000000
#define PTL_L4_C1_PSN_MSB                            15
#define PTL_L4_C1_PSN_LSB                            0
#define PTL_L4_C1_PSN_WIDTH                          16
#define PTL_L4_C1_PSN_MASK                           0x000000000000FFFF
#define PTL_L4_C1_PKT_ID_MSB                         31
#define PTL_L4_C1_PKT_ID_LSB                         16
#define PTL_L4_C1_PKT_ID_WIDTH                       16
#define PTL_L4_C1_PKT_ID_MASK                        0x00000000FFFF0000
#define PTL_L4_C1_MSG_ID_MSB                         47
#define PTL_L4_C1_MSG_ID_LSB                         32
#define PTL_L4_C1_MSG_ID_WIDTH                       16
#define PTL_L4_C1_MSG_ID_MASK                        0x0000FFFF00000000
#define PTL_L4_C1_PTL_IDX_MSB                        55
#define PTL_L4_C1_PTL_IDX_LSB                        48
#define PTL_L4_C1_PTL_IDX_WIDTH                      8
#define PTL_L4_C1_PTL_IDX_MASK                       0x00FF000000000000
#define PTL_L4_C1_OPCODE_MSB                         62
#define PTL_L4_C1_OPCODE_LSB                         56
#define PTL_L4_C1_OPCODE_WIDTH                       7
#define PTL_L4_C1_OPCODE_MASK                        0x7F00000000000000
#define PTL_L4_C1_HD_MSB                             63
#define PTL_L4_C1_HD_LSB                             63
#define PTL_L4_C1_HD_WIDTH                           1
#define PTL_L4_C1_HD_MASK                            0x8000000000000000
#define PTL_L4_C2_ORDERED_PSN_MSB                    15
#define PTL_L4_C2_ORDERED_PSN_LSB                    0
#define PTL_L4_C2_ORDERED_PSN_WIDTH                  16
#define PTL_L4_C2_ORDERED_PSN_MASK                   0x000000000000FFFF
#define PTL_L4_C2_PKT_ID_MSB                         31
#define PTL_L4_C2_PKT_ID_LSB                         16
#define PTL_L4_C2_PKT_ID_WIDTH                       16
#define PTL_L4_C2_PKT_ID_MASK                        0x00000000FFFF0000
#define PTL_L4_C2_UNORDERED_PSN_MSB                  47
#define PTL_L4_C2_UNORDERED_PSN_LSB                  32
#define PTL_L4_C2_UNORDERED_PSN_WIDTH                16
#define PTL_L4_C2_UNORDERED_PSN_MASK                 0x0000FFFF00000000
#define PTL_L4_C2_RESERVED_55_48_MSB                 55
#define PTL_L4_C2_RESERVED_55_48_LSB                 48
#define PTL_L4_C2_RESERVED_55_48_WIDTH               8
#define PTL_L4_C2_RESERVED_55_48_MASK                0x00FF000000000000
#define PTL_L4_C2_OPCODE_MSB                         62
#define PTL_L4_C2_OPCODE_LSB                         56
#define PTL_L4_C2_OPCODE_WIDTH                       7
#define PTL_L4_C2_OPCODE_MASK                        0x7F00000000000000
#define PTL_L4_C2_RESERVED_63_63_MSB                 63
#define PTL_L4_C2_RESERVED_63_63_LSB                 63
#define PTL_L4_C2_RESERVED_63_63_WIDTH               1
#define PTL_L4_C2_RESERVED_63_63_MASK                0x8000000000000000
#define PTL_L4_C3_ACK_PSN_MSB                        15
#define PTL_L4_C3_ACK_PSN_LSB                        0
#define PTL_L4_C3_ACK_PSN_WIDTH                      16
#define PTL_L4_C3_ACK_PSN_MASK                       0x000000000000FFFF
#define PTL_L4_C3_ACK_PKT_ID_MSB                     31
#define PTL_L4_C3_ACK_PKT_ID_LSB                     16
#define PTL_L4_C3_ACK_PKT_ID_WIDTH                   16
#define PTL_L4_C3_ACK_PKT_ID_MASK                    0x00000000FFFF0000
#define PTL_L4_C3_ACK_MSG_ID_MSB                     47
#define PTL_L4_C3_ACK_MSG_ID_LSB                     32
#define PTL_L4_C3_ACK_MSG_ID_WIDTH                   16
#define PTL_L4_C3_ACK_MSG_ID_MASK                    0x0000FFFF00000000
#define PTL_L4_C3_ACK_OPCODE_MSB                     51
#define PTL_L4_C3_ACK_OPCODE_LSB                     48
#define PTL_L4_C3_ACK_OPCODE_WIDTH                   4
#define PTL_L4_C3_ACK_OPCODE_MASK                    0x000F000000000000
#define PTL_L4_C3_RESERVED_55_52_MSB                 55
#define PTL_L4_C3_RESERVED_55_52_LSB                 52
#define PTL_L4_C3_RESERVED_55_52_WIDTH               4
#define PTL_L4_C3_RESERVED_55_52_MASK                0x00F0000000000000
#define PTL_L4_C3_OPCODE_MSB                         62
#define PTL_L4_C3_OPCODE_LSB                         56
#define PTL_L4_C3_OPCODE_WIDTH                       7
#define PTL_L4_C3_OPCODE_MASK                        0x7F00000000000000
#define PTL_L4_C3_RESERVED_63_63_MSB                 63
#define PTL_L4_C3_RESERVED_63_63_LSB                 63
#define PTL_L4_C3_RESERVED_63_63_WIDTH               1
#define PTL_L4_C3_RESERVED_63_63_MASK                0x8000000000000000
#define PTL_L4_D1_ACK_PSN_MSB                        15
#define PTL_L4_D1_ACK_PSN_LSB                        0
#define PTL_L4_D1_ACK_PSN_WIDTH                      16
#define PTL_L4_D1_ACK_PSN_MASK                       0x000000000000FFFF
#define PTL_L4_D1_ACK_PKT_ID_MSB                     31
#define PTL_L4_D1_ACK_PKT_ID_LSB                     16
#define PTL_L4_D1_ACK_PKT_ID_WIDTH                   16
#define PTL_L4_D1_ACK_PKT_ID_MASK                    0x00000000FFFF0000
#define PTL_L4_D1_ACK_MSG_ID_MSB                     47
#define PTL_L4_D1_ACK_MSG_ID_LSB                     32
#define PTL_L4_D1_ACK_MSG_ID_WIDTH                   16
#define PTL_L4_D1_ACK_MSG_ID_MASK                    0x0000FFFF00000000
#define PTL_L4_D1_ACK_OPCODE_MSB                     51
#define PTL_L4_D1_ACK_OPCODE_LSB                     48
#define PTL_L4_D1_ACK_OPCODE_WIDTH                   4
#define PTL_L4_D1_ACK_OPCODE_MASK                    0x000F000000000000
#define PTL_L4_D1_PAD_COUNT_MSB                      54
#define PTL_L4_D1_PAD_COUNT_LSB                      52
#define PTL_L4_D1_PAD_COUNT_WIDTH                    3
#define PTL_L4_D1_PAD_COUNT_MASK                     0x0070000000000000
#define PTL_L4_D1_LS_MSB                             55
#define PTL_L4_D1_LS_LSB                             55
#define PTL_L4_D1_LS_WIDTH                           1
#define PTL_L4_D1_LS_MASK                            0x0080000000000000
#define PTL_L4_D1_RESERVED_63_56_MSB                 63
#define PTL_L4_D1_RESERVED_63_56_LSB                 56
#define PTL_L4_D1_RESERVED_63_56_WIDTH               8
#define PTL_L4_D1_RESERVED_63_56_MASK                0xFF00000000000000
#define PTL_L4_D2_ACK_PSN_MSB                        15
#define PTL_L4_D2_ACK_PSN_LSB                        0
#define PTL_L4_D2_ACK_PSN_WIDTH                      16
#define PTL_L4_D2_ACK_PSN_MASK                       0x000000000000FFFF
#define PTL_L4_D2_ACK_PKT_ID_MSB                     31
#define PTL_L4_D2_ACK_PKT_ID_LSB                     16
#define PTL_L4_D2_ACK_PKT_ID_WIDTH                   16
#define PTL_L4_D2_ACK_PKT_ID_MASK                    0x00000000FFFF0000
#define PTL_L4_D2_ACK_MSG_ID_MSB                     47
#define PTL_L4_D2_ACK_MSG_ID_LSB                     32
#define PTL_L4_D2_ACK_MSG_ID_WIDTH                   16
#define PTL_L4_D2_ACK_MSG_ID_MASK                    0x0000FFFF00000000
#define PTL_L4_D2_ACK_OPCODE_MSB                     51
#define PTL_L4_D2_ACK_OPCODE_LSB                     48
#define PTL_L4_D2_ACK_OPCODE_WIDTH                   4
#define PTL_L4_D2_ACK_OPCODE_MASK                    0x000F000000000000
#define PTL_L4_D2_RESERVED_54_52_MSB                 54
#define PTL_L4_D2_RESERVED_54_52_LSB                 52
#define PTL_L4_D2_RESERVED_54_52_WIDTH               3
#define PTL_L4_D2_RESERVED_54_52_MASK                0x0070000000000000
#define PTL_L4_D2_LS_MSB                             55
#define PTL_L4_D2_LS_LSB                             55
#define PTL_L4_D2_LS_WIDTH                           1
#define PTL_L4_D2_LS_MASK                            0x0080000000000000
#define PTL_L4_D2_RESERVED_63_56_MSB                 63
#define PTL_L4_D2_RESERVED_63_56_LSB                 56
#define PTL_L4_D2_RESERVED_63_56_WIDTH               8
#define PTL_L4_D2_RESERVED_63_56_MASK                0xFF00000000000000
#define PTL_L4_E_USER_ID_MSB                        31
#define PTL_L4_E_USER_ID_LSB                        0
#define PTL_L4_E_USER_ID_WIDTH                      32
#define PTL_L4_E_USER_ID_MASK                       0x00000000FFFFFFFF
#define PTL_L4_E_SRANK_MSB                          63
#define PTL_L4_E_SRANK_LSB                          32
#define PTL_L4_E_SRANK_WIDTH                        32
#define PTL_L4_E_SRANK_MASK                         0xFFFFFFFF00000000
#define PTL_L4_F_OFFSET_MSB                         56
#define PTL_L4_F_OFFSET_LSB                         0
#define PTL_L4_F_OFFSET_WIDTH                       57
#define PTL_L4_F_OFFSET_MASK                        0x01FFFFFFFFFFFFFF
#define PTL_L4_F_PAD_COUNT_MSB                      59
#define PTL_L4_F_PAD_COUNT_LSB                      57
#define PTL_L4_F_PAD_COUNT_WIDTH                    3
#define PTL_L4_F_PAD_COUNT_MASK                     0x0E00000000000000
#define PTL_L4_F_ACK_REQ_MSB                        61
#define PTL_L4_F_ACK_REQ_LSB                        60
#define PTL_L4_F_ACK_REQ_WIDTH                      2
#define PTL_L4_F_ACK_REQ_MASK                       0x3000000000000000
#define PTL_L4_F_NI_MSB                             63
#define PTL_L4_F_NI_LSB                             62
#define PTL_L4_F_NI_WIDTH                           2
#define PTL_L4_F_NI_MASK                            0xC000000000000000
#define PTL_L4_G1_TPID_MSB                           11
#define PTL_L4_G1_TPID_LSB                           0
#define PTL_L4_G1_TPID_WIDTH                         12
#define PTL_L4_G1_TPID_MASK                          0x0000000000000FFF
#define PTL_L4_G1_IPID_MSB                           23
#define PTL_L4_G1_IPID_LSB                           12
#define PTL_L4_G1_IPID_WIDTH                         12
#define PTL_L4_G1_IPID_MASK                          0x0000000000FFF000
#define PTL_L4_G1_RESERVED_31_24_MSB                 31
#define PTL_L4_G1_RESERVED_31_24_LSB                 24
#define PTL_L4_G1_RESERVED_31_24_WIDTH               8
#define PTL_L4_G1_RESERVED_31_24_MASK                0x00000000FF000000
#define PTL_L4_G1_MSG_LEN_MSB                        63
#define PTL_L4_G1_MSG_LEN_LSB                        32
#define PTL_L4_G1_MSG_LEN_WIDTH                      32
#define PTL_L4_G1_MSG_LEN_MASK                       0xFFFFFFFF00000000
#define PTL_L4_G2_TPID_MSB                           11
#define PTL_L4_G2_TPID_LSB                           0
#define PTL_L4_G2_TPID_WIDTH                         12
#define PTL_L4_G2_TPID_MASK                          0x0000000000000FFF
#define PTL_L4_G2_IPID_MSB                           23
#define PTL_L4_G2_IPID_LSB                           12
#define PTL_L4_G2_IPID_WIDTH                         12
#define PTL_L4_G2_IPID_MASK                          0x0000000000FFF000
#define PTL_L4_G2_PAYLOAD_MSB                        63
#define PTL_L4_G2_PAYLOAD_LSB                        24
#define PTL_L4_G2_PAYLOAD_WIDTH                      40
#define PTL_L4_G2_PAYLOAD_MASK                       0xFFFFFFFFFF000000
#define PTL_L4_G3_TPID_MSB                           11
#define PTL_L4_G3_TPID_LSB                           0
#define PTL_L4_G3_TPID_WIDTH                         12
#define PTL_L4_G3_TPID_MASK                          0x0000000000000FFF
#define PTL_L4_G3_IPID_MSB                           23
#define PTL_L4_G3_IPID_LSB                           12
#define PTL_L4_G3_IPID_WIDTH                         12
#define PTL_L4_G3_IPID_MASK                          0x0000000000FFF000
#define PTL_L4_G3_OPERAND_MSB                        63
#define PTL_L4_G3_OPERAND_LSB                        24
#define PTL_L4_G3_OPERAND_WIDTH                      40
#define PTL_L4_G3_OPERAND_MASK                       0xFFFFFFFFFF000000
#define PTL_L4_G4_TPID_MSB                           11
#define PTL_L4_G4_TPID_LSB                           0
#define PTL_L4_G4_TPID_WIDTH                         12
#define PTL_L4_G4_TPID_MASK                          0x0000000000000FFF
#define PTL_L4_G4_IPID_MSB                           23
#define PTL_L4_G4_IPID_LSB                           12
#define PTL_L4_G4_IPID_WIDTH                         12
#define PTL_L4_G4_IPID_MASK                          0x0000000000FFF000
#define PTL_L4_G4_HDR_DATA_LOW_MSB                   63
#define PTL_L4_G4_HDR_DATA_LOW_LSB                   24
#define PTL_L4_G4_HDR_DATA_LOW_WIDTH                 40
#define PTL_L4_G4_HDR_DATA_LOW_MASK                  0xFFFFFFFFFF000000
#define PTL_L4_G6_TPID_MSB                           11
#define PTL_L4_G6_TPID_LSB                           0
#define PTL_L4_G6_TPID_WIDTH                         12
#define PTL_L4_G6_TPID_MASK                          0x0000000000000FFF
#define PTL_L4_G6_IPID_MSB                           23
#define PTL_L4_G6_IPID_LSB                           12
#define PTL_L4_G6_IPID_WIDTH                         12
#define PTL_L4_G6_IPID_MASK                          0x0000000000FFF000
#define PTL_L4_G6_MAX_DIST_HIGH_MSB                  31
#define PTL_L4_G6_MAX_DIST_HIGH_LSB                  24
#define PTL_L4_G6_MAX_DIST_HIGH_WIDTH                8
#define PTL_L4_G6_MAX_DIST_HIGH_MASK                 0x00000000FF000000
#define PTL_L4_G6_MMSG_LEN_MSB                       63
#define PTL_L4_G6_MMSG_LEN_LSB                       32
#define PTL_L4_G6_MMSG_LEN_WIDTH                     32
#define PTL_L4_G6_MMSG_LEN_MASK                      0xFFFFFFFF00000000
#define PTL_L4_G7_TPID_MSB                           11
#define PTL_L4_G7_TPID_LSB                           0
#define PTL_L4_G7_TPID_WIDTH                         12
#define PTL_L4_G7_TPID_MASK                          0x0000000000000FFF
#define PTL_L4_G7_IPID_MSB                           23
#define PTL_L4_G7_IPID_LSB                           12
#define PTL_L4_G7_IPID_WIDTH                         12
#define PTL_L4_G7_IPID_MASK                          0x0000000000FFF000
#define PTL_L4_G7_MAX_DIST_HIGH_MSB                  31
#define PTL_L4_G7_MAX_DIST_HIGH_LSB                  24
#define PTL_L4_G7_MAX_DIST_HIGH_WIDTH                8
#define PTL_L4_G7_MAX_DIST_HIGH_MASK                 0x00000000FF000000
#define PTL_L4_G7_TRANSMIT_DELAY_MSB                 55
#define PTL_L4_G7_TRANSMIT_DELAY_LSB                 32
#define PTL_L4_G7_TRANSMIT_DELAY_WIDTH               24
#define PTL_L4_G7_TRANSMIT_DELAY_MASK                0x00FFFFFF00000000
#define PTL_L4_G7_RESERVED_63_56_MSB                 63
#define PTL_L4_G7_RESERVED_63_56_LSB                 56
#define PTL_L4_G7_RESERVED_63_56_WIDTH               8
#define PTL_L4_G7_RESERVED_63_56_MASK                0xFF00000000000000
#define PTL_L4_G8_RESERVED_23_0_MSB                  23
#define PTL_L4_G8_RESERVED_23_0_LSB                  0
#define PTL_L4_G8_RESERVED_23_0_WIDTH                24
#define PTL_L4_G8_RESERVED_23_0_MASK                 0x0000000000FFFFFF
#define PTL_L4_G8_MAX_DIST_HIGH_MSB                  31
#define PTL_L4_G8_MAX_DIST_HIGH_LSB                  24
#define PTL_L4_G8_MAX_DIST_HIGH_WIDTH                8
#define PTL_L4_G8_MAX_DIST_HIGH_MASK                 0x00000000FF000000
#define PTL_L4_G8_TRANSMIT_DELAY_MSB                 55
#define PTL_L4_G8_TRANSMIT_DELAY_LSB                 32
#define PTL_L4_G8_TRANSMIT_DELAY_WIDTH               24
#define PTL_L4_G8_TRANSMIT_DELAY_MASK                0x00FFFFFF00000000
#define PTL_L4_G8_RESERVED_63_56_MSB                 63
#define PTL_L4_G8_RESERVED_63_56_LSB                 56
#define PTL_L4_G8_RESERVED_63_56_WIDTH               8
#define PTL_L4_G8_RESERVED_63_56_MASK                0xFF00000000000000
#define PTL_L4_I2_HDR_DATA_HIGH_MSB                  23
#define PTL_L4_I2_HDR_DATA_HIGH_LSB                  0
#define PTL_L4_I2_HDR_DATA_HIGH_WIDTH                24
#define PTL_L4_I2_HDR_DATA_HIGH_MASK                 0x0000000000FFFFFF
#define PTL_L4_I2_PAYLOAD_MSB                        63
#define PTL_L4_I2_PAYLOAD_LSB                        24
#define PTL_L4_I2_PAYLOAD_WIDTH                      40
#define PTL_L4_I2_PAYLOAD_MASK                       0xFFFFFFFFFF000000
#define PTL_L4_I3_HDR_DATA_HIGH_MSB                  23
#define PTL_L4_I3_HDR_DATA_HIGH_LSB                  0
#define PTL_L4_I3_HDR_DATA_HIGH_WIDTH                24
#define PTL_L4_I3_HDR_DATA_HIGH_MASK                 0x0000000000FFFFFF
#define PTL_L4_I3_OPERAND_MSB                        63
#define PTL_L4_I3_OPERAND_LSB                        24
#define PTL_L4_I3_OPERAND_WIDTH                      40
#define PTL_L4_I3_OPERAND_MASK                       0xFFFFFFFFFF000000
#define PTL_L4_J1_MMSG_LEN_MSB                       31
#define PTL_L4_J1_MMSG_LEN_LSB                       0
#define PTL_L4_J1_MMSG_LEN_WIDTH                     32
#define PTL_L4_J1_MMSG_LEN_MASK                      0x00000000FFFFFFFF
#define PTL_L4_J1_TARGET_REF_MSB                     63
#define PTL_L4_J1_TARGET_REF_LSB                     32
#define PTL_L4_J1_TARGET_REF_WIDTH                   32
#define PTL_L4_J1_TARGET_REF_MASK                    0xFFFFFFFF00000000
#define PTL_L4_J2_RESERVED_31_0_MSB                  31
#define PTL_L4_J2_RESERVED_31_0_LSB                  0
#define PTL_L4_J2_RESERVED_31_0_WIDTH                32
#define PTL_L4_J2_RESERVED_31_0_MASK                 0x00000000FFFFFFFF
#define PTL_L4_J2_TARGET_REF_MSB                     63
#define PTL_L4_J2_TARGET_REF_LSB                     32
#define PTL_L4_J2_TARGET_REF_WIDTH                   32
#define PTL_L4_J2_TARGET_REF_MASK                    0xFFFFFFFF00000000
#define PTL_L4_M_OPERAND_MSB                        23
#define PTL_L4_M_OPERAND_LSB                        0
#define PTL_L4_M_OPERAND_WIDTH                      24
#define PTL_L4_M_OPERAND_MASK                       0x0000000000FFFFFF
#define PTL_L4_M_PAYLOAD_MSB                        63
#define PTL_L4_M_PAYLOAD_LSB                        24
#define PTL_L4_M_PAYLOAD_WIDTH                      40
#define PTL_L4_M_PAYLOAD_MASK                       0xFFFFFFFFFF000000
#define PTL_L4_N2_EXPECTED_PSN_MSB                   15
#define PTL_L4_N2_EXPECTED_PSN_LSB                   0
#define PTL_L4_N2_EXPECTED_PSN_WIDTH                 16
#define PTL_L4_N2_EXPECTED_PSN_MASK                  0x000000000000FFFF
#define PTL_L4_N2_MAX_DIST_LOW_MSB                   23
#define PTL_L4_N2_MAX_DIST_LOW_LSB                   16
#define PTL_L4_N2_MAX_DIST_LOW_WIDTH                 8
#define PTL_L4_N2_MAX_DIST_LOW_MASK                  0x0000000000FF0000
#define PTL_L4_N2_PAYLOAD_MSB                        63
#define PTL_L4_N2_PAYLOAD_LSB                        24
#define PTL_L4_N2_PAYLOAD_WIDTH                      40
#define PTL_L4_N2_PAYLOAD_MASK                       0xFFFFFFFFFF000000
#define PTL_L4_P1_PAYLOAD_MSB                        23
#define PTL_L4_P1_PAYLOAD_LSB                        0
#define PTL_L4_P1_PAYLOAD_WIDTH                      24
#define PTL_L4_P1_PAYLOAD_MASK                       0x0000000000FFFFFF
#define PTL_L4_P1_ICRC_MSB                           55
#define PTL_L4_P1_ICRC_LSB                           24
#define PTL_L4_P1_ICRC_WIDTH                         32
#define PTL_L4_P1_ICRC_MASK                          0x00FFFFFFFF000000
#define PTL_L4_P1_ATOMIC_DTYPE_MSB                   61
#define PTL_L4_P1_ATOMIC_DTYPE_LSB                   56
#define PTL_L4_P1_ATOMIC_DTYPE_WIDTH                 6
#define PTL_L4_P1_ATOMIC_DTYPE_MASK                  0x3F00000000000000
#define PTL_L4_P1_L2_TAIL_MSB                        63
#define PTL_L4_P1_L2_TAIL_LSB                        62
#define PTL_L4_P1_L2_TAIL_WIDTH                      2
#define PTL_L4_P1_L2_TAIL_MASK                       0xC000000000000000
#define PTL_L4_P2_TPID_MSB                           11
#define PTL_L4_P2_TPID_LSB                           0
#define PTL_L4_P2_TPID_WIDTH                         12
#define PTL_L4_P2_TPID_MASK                          0x0000000000000FFF
#define PTL_L4_P2_IPID_MSB                           23
#define PTL_L4_P2_IPID_LSB                           12
#define PTL_L4_P2_IPID_WIDTH                         12
#define PTL_L4_P2_IPID_MASK                          0x0000000000FFF000
#define PTL_L4_P2_ICRC_MSB                           55
#define PTL_L4_P2_ICRC_LSB                           24
#define PTL_L4_P2_ICRC_WIDTH                         32
#define PTL_L4_P2_ICRC_MASK                          0x00FFFFFFFF000000
#define PTL_L4_P2_ATOMIC_DTYPE_MSB                   61
#define PTL_L4_P2_ATOMIC_DTYPE_LSB                   56
#define PTL_L4_P2_ATOMIC_DTYPE_WIDTH                 6
#define PTL_L4_P2_ATOMIC_DTYPE_MASK                  0x3F00000000000000
#define PTL_L4_P2_L2_TAIL_MSB                        63
#define PTL_L4_P2_L2_TAIL_LSB                        62
#define PTL_L4_P2_L2_TAIL_WIDTH                      2
#define PTL_L4_P2_L2_TAIL_MASK                       0xC000000000000000
#define PTL_L4_P3_ACK_PSN_MSB                        15
#define PTL_L4_P3_ACK_PSN_LSB                        0
#define PTL_L4_P3_ACK_PSN_WIDTH                      16
#define PTL_L4_P3_ACK_PSN_MASK                       0x000000000000FFFF
#define PTL_L4_P3_ACK_PKT_ID_LOW_MSB                 23
#define PTL_L4_P3_ACK_PKT_ID_LOW_LSB                 16
#define PTL_L4_P3_ACK_PKT_ID_LOW_WIDTH               8
#define PTL_L4_P3_ACK_PKT_ID_LOW_MASK                0x0000000000FF0000
#define PTL_L4_P3_ICRC_MSB                           55
#define PTL_L4_P3_ICRC_LSB                           24
#define PTL_L4_P3_ICRC_WIDTH                         32
#define PTL_L4_P3_ICRC_MASK                          0x00FFFFFFFF000000
#define PTL_L4_P3_ACK_PKT_ID_HIGH_MSB                61
#define PTL_L4_P3_ACK_PKT_ID_HIGH_LSB                56
#define PTL_L4_P3_ACK_PKT_ID_HIGH_WIDTH              6
#define PTL_L4_P3_ACK_PKT_ID_HIGH_MASK               0x3F00000000000000
#define PTL_L4_P3_L2_TAIL_MSB                        63
#define PTL_L4_P3_L2_TAIL_LSB                        62
#define PTL_L4_P3_L2_TAIL_WIDTH                      2
#define PTL_L4_P3_L2_TAIL_MASK                       0xC000000000000000
#define PTL_L4_P4_RESERVED_23_0_MSB                  23
#define PTL_L4_P4_RESERVED_23_0_LSB                  0
#define PTL_L4_P4_RESERVED_23_0_WIDTH                24
#define PTL_L4_P4_RESERVED_23_0_MASK                 0x0000000000FFFFFF
#define PTL_L4_P4_ICRC_MSB                           55
#define PTL_L4_P4_ICRC_LSB                           24
#define PTL_L4_P4_ICRC_WIDTH                         32
#define PTL_L4_P4_ICRC_MASK                          0x00FFFFFFFF000000
#define PTL_L4_P4_ATOMIC_DTYPE_MSB                   61
#define PTL_L4_P4_ATOMIC_DTYPE_LSB                   56
#define PTL_L4_P4_ATOMIC_DTYPE_WIDTH                 6
#define PTL_L4_P4_ATOMIC_DTYPE_MASK                  0x3F00000000000000
#define PTL_L4_P4_L2_TAIL_MSB                        63
#define PTL_L4_P4_L2_TAIL_LSB                        62
#define PTL_L4_P4_L2_TAIL_WIDTH                      2
#define PTL_L4_P4_L2_TAIL_MASK                       0xC000000000000000
#define PTL_L4_P5_EXPECTED_PSN_MSB                   15
#define PTL_L4_P5_EXPECTED_PSN_LSB                   0
#define PTL_L4_P5_EXPECTED_PSN_WIDTH                 16
#define PTL_L4_P5_EXPECTED_PSN_MASK                  0x000000000000FFFF
#define PTL_L4_P5_MAX_DIST_LOW_MSB                   23
#define PTL_L4_P5_MAX_DIST_LOW_LSB                   16
#define PTL_L4_P5_MAX_DIST_LOW_WIDTH                 8
#define PTL_L4_P5_MAX_DIST_LOW_MASK                  0x0000000000FF0000
#define PTL_L4_P5_ICRC_MSB                           55
#define PTL_L4_P5_ICRC_LSB                           24
#define PTL_L4_P5_ICRC_WIDTH                         32
#define PTL_L4_P5_ICRC_MASK                          0x00FFFFFFFF000000
#define PTL_L4_P5_ATOMIC_DTYPE_MSB                   61
#define PTL_L4_P5_ATOMIC_DTYPE_LSB                   56
#define PTL_L4_P5_ATOMIC_DTYPE_WIDTH                 6
#define PTL_L4_P5_ATOMIC_DTYPE_MASK                  0x3F00000000000000
#define PTL_L4_P5_L2_TAIL_MSB                        63
#define PTL_L4_P5_L2_TAIL_LSB                        62
#define PTL_L4_P5_L2_TAIL_WIDTH                      2
#define PTL_L4_P5_L2_TAIL_MASK                       0xC000000000000000
#define PTL_L4_P6_MTU_MSB                            2
#define PTL_L4_P6_MTU_LSB                            0
#define PTL_L4_P6_MTU_WIDTH                          3
#define PTL_L4_P6_MTU_MASK                           0x0000000000000007
#define PTL_L4_P6_RESERVED_23_3_MSB                  23
#define PTL_L4_P6_RESERVED_23_3_LSB                  3
#define PTL_L4_P6_RESERVED_23_3_WIDTH                21
#define PTL_L4_P6_RESERVED_23_3_MASK                 0x0000000000FFFFF8
#define PTL_L4_P6_ICRC_MSB                           55
#define PTL_L4_P6_ICRC_LSB                           24
#define PTL_L4_P6_ICRC_WIDTH                         32
#define PTL_L4_P6_ICRC_MASK                          0x00FFFFFFFF000000
#define PTL_L4_P6_ATOMIC_DTYPE_MSB                   61
#define PTL_L4_P6_ATOMIC_DTYPE_LSB                   56
#define PTL_L4_P6_ATOMIC_DTYPE_WIDTH                 6
#define PTL_L4_P6_ATOMIC_DTYPE_MASK                  0x3F00000000000000
#define PTL_L4_P6_L2_TAIL_MSB                        63
#define PTL_L4_P6_L2_TAIL_LSB                        62
#define PTL_L4_P6_L2_TAIL_WIDTH                      2
#define PTL_L4_P6_L2_TAIL_MASK                       0xC000000000000000
#define PHYS_PROCESS_SLID_MSB                           23
#define PHYS_PROCESS_SLID_LSB                           0
#define PHYS_PROCESS_SLID_WIDTH                         24
#define PHYS_PROCESS_SLID_MASK                          0x0000000000FFFFFF
#define PHYS_PROCESS_SPID_MSB                           35
#define PHYS_PROCESS_SPID_LSB                           24
#define PHYS_PROCESS_SPID_WIDTH                         12
#define PHYS_PROCESS_SPID_MASK                          0x0000000FFF000000
#define LOGICAL_PROCESS_SRANK_MSB                          31
#define LOGICAL_PROCESS_SRANK_LSB                          0
#define LOGICAL_PROCESS_SRANK_WIDTH                        32
#define LOGICAL_PROCESS_SRANK_MASK                         0x00000000FFFFFFFF
#define LOGICAL_PROCESS_RESERVED_35_32_MSB                 35
#define LOGICAL_PROCESS_RESERVED_35_32_LSB                 32
#define LOGICAL_PROCESS_RESERVED_35_32_WIDTH               4
#define LOGICAL_PROCESS_RESERVED_35_32_MASK                0x0000000F00000000
#define PTL_PROCESS_PHYS_SRC_MSB                       35
#define PTL_PROCESS_PHYS_SRC_LSB                       0
#define PTL_PROCESS_PHYS_SRC_WIDTH                     36
#define PTL_PROCESS_PHYS_SRC_MASK                      0x0000000FFFFFFFFF
#define PTL_PROCESS_LOGICAL_SRC_MSB                    35
#define PTL_PROCESS_LOGICAL_SRC_LSB                    0
#define PTL_PROCESS_LOGICAL_SRC_WIDTH                  36
#define PTL_PROCESS_LOGICAL_SRC_MASK                   0x0000000FFFFFFFFF
#define PTL_CMD_PTL_OPCODE_LOW_MSB                 4
#define PTL_CMD_PTL_OPCODE_LOW_LSB                 0
#define PTL_CMD_PTL_OPCODE_LOW_WIDTH               5
#define PTL_CMD_PTL_OPCODE_LOW_MASK                0x000000000000001F
#define PTL_CMD_TTYPE_MSB                          6
#define PTL_CMD_TTYPE_LSB                          5
#define PTL_CMD_TTYPE_WIDTH                        2
#define PTL_CMD_TTYPE_MASK                         0x0000000000000060
#define TX_CQ_CMD_PTL_CMD_MSB                        6
#define TX_CQ_CMD_PTL_CMD_LSB                        0
#define TX_CQ_CMD_PTL_CMD_WIDTH                      7
#define TX_CQ_CMD_PTL_CMD_MASK                       0x000000000000007F
#define TX_CQ_CMD_NONPTL_CMD_MSB                     6
#define TX_CQ_CMD_NONPTL_CMD_LSB                     0
#define TX_CQ_CMD_NONPTL_CMD_WIDTH                   7
#define TX_CQ_CMD_NONPTL_CMD_MASK                    0x000000000000007F
#define MD_OPTIONS_SUCCESS_DISABLE_MSB                0
#define MD_OPTIONS_SUCCESS_DISABLE_LSB                0
#define MD_OPTIONS_SUCCESS_DISABLE_WIDTH              1
#define MD_OPTIONS_SUCCESS_DISABLE_MASK               0x0000000000000001
#define MD_OPTIONS_CT_SEND_MSB                        1
#define MD_OPTIONS_CT_SEND_LSB                        1
#define MD_OPTIONS_CT_SEND_WIDTH                      1
#define MD_OPTIONS_CT_SEND_MASK                       0x0000000000000002
#define MD_OPTIONS_CT_REPLY_MSB                       2
#define MD_OPTIONS_CT_REPLY_LSB                       2
#define MD_OPTIONS_CT_REPLY_WIDTH                     1
#define MD_OPTIONS_CT_REPLY_MASK                      0x0000000000000004
#define MD_OPTIONS_CT_ACK_MSB                         3
#define MD_OPTIONS_CT_ACK_LSB                         3
#define MD_OPTIONS_CT_ACK_WIDTH                       1
#define MD_OPTIONS_CT_ACK_MASK                        0x0000000000000008
#define MD_OPTIONS_CT_BYTES_MSB                       4
#define MD_OPTIONS_CT_BYTES_LSB                       4
#define MD_OPTIONS_CT_BYTES_WIDTH                     1
#define MD_OPTIONS_CT_BYTES_MASK                      0x0000000000000010
#define MD_OPTIONS_SEND_DISABLE_MSB                   5
#define MD_OPTIONS_SEND_DISABLE_LSB                   5
#define MD_OPTIONS_SEND_DISABLE_WIDTH                 1
#define MD_OPTIONS_SEND_DISABLE_MASK                  0x0000000000000020
#define MD_OPTIONS_IOVEC_MSB                          6
#define MD_OPTIONS_IOVEC_LSB                          6
#define MD_OPTIONS_IOVEC_WIDTH                        1
#define MD_OPTIONS_IOVEC_MASK                         0x0000000000000040
#define MD_OPTIONS_RESERVED_7_7_MSB                   7
#define MD_OPTIONS_RESERVED_7_7_LSB                   7
#define MD_OPTIONS_RESERVED_7_7_WIDTH                 1
#define MD_OPTIONS_RESERVED_7_7_MASK                  0x0000000000000080
#define TX_CQ_A1_DLID_MSB                           23
#define TX_CQ_A1_DLID_LSB                           0
#define TX_CQ_A1_DLID_WIDTH                         24
#define TX_CQ_A1_DLID_MASK                          0x0000000000FFFFFF
#define TX_CQ_A1_CMD_LENGTH_MSB                     33
#define TX_CQ_A1_CMD_LENGTH_LSB                     24
#define TX_CQ_A1_CMD_LENGTH_WIDTH                   10
#define TX_CQ_A1_CMD_LENGTH_MASK                    0x00000003FF000000
#define TX_CQ_A1_CTYPE_MSB                          37
#define TX_CQ_A1_CTYPE_LSB                          34
#define TX_CQ_A1_CTYPE_WIDTH                        4
#define TX_CQ_A1_CTYPE_MASK                         0x0000003C00000000
#define TX_CQ_A1_SH_MSB                             38
#define TX_CQ_A1_SH_LSB                             38
#define TX_CQ_A1_SH_WIDTH                           1
#define TX_CQ_A1_SH_MASK                            0x0000004000000000
#define TX_CQ_A1_B_MSB                              39
#define TX_CQ_A1_B_LSB                              39
#define TX_CQ_A1_B_WIDTH                            1
#define TX_CQ_A1_B_MASK                             0x0000008000000000
#define TX_CQ_A1_SL_MSB                             44
#define TX_CQ_A1_SL_LSB                             40
#define TX_CQ_A1_SL_WIDTH                           5
#define TX_CQ_A1_SL_MASK                            0x00001F0000000000
#define TX_CQ_A1_RC_MSB                             47
#define TX_CQ_A1_RC_LSB                             45
#define TX_CQ_A1_RC_WIDTH                           3
#define TX_CQ_A1_RC_MASK                            0x0000E00000000000
#define TX_CQ_A1_PTL_IDX_MSB                        55
#define TX_CQ_A1_PTL_IDX_LSB                        48
#define TX_CQ_A1_PTL_IDX_WIDTH                      8
#define TX_CQ_A1_PTL_IDX_MASK                       0x00FF000000000000
#define TX_CQ_A1_CMD_MSB                            62
#define TX_CQ_A1_CMD_LSB                            56
#define TX_CQ_A1_CMD_WIDTH                          7
#define TX_CQ_A1_CMD_MASK                           0x7F00000000000000
#define TX_CQ_A1_PT_MSB                             63
#define TX_CQ_A1_PT_LSB                             63
#define TX_CQ_A1_PT_WIDTH                           1
#define TX_CQ_A1_PT_MASK                            0x8000000000000000
#define TX_CQ_A2_DLID_MSB                           23
#define TX_CQ_A2_DLID_LSB                           0
#define TX_CQ_A2_DLID_WIDTH                         24
#define TX_CQ_A2_DLID_MASK                          0x0000000000FFFFFF
#define TX_CQ_A2_TPID_MSB                           35
#define TX_CQ_A2_TPID_LSB                           24
#define TX_CQ_A2_TPID_WIDTH                         12
#define TX_CQ_A2_TPID_MASK                          0x0000000FFF000000
#define TX_CQ_A2_RESERVED_39_36_MSB                 39
#define TX_CQ_A2_RESERVED_39_36_LSB                 36
#define TX_CQ_A2_RESERVED_39_36_WIDTH               4
#define TX_CQ_A2_RESERVED_39_36_MASK                0x000000F000000000
#define TX_CQ_A2_SL_MSB                             44
#define TX_CQ_A2_SL_LSB                             40
#define TX_CQ_A2_SL_WIDTH                           5
#define TX_CQ_A2_SL_MASK                            0x00001F0000000000
#define TX_CQ_A2_RC_MSB                             47
#define TX_CQ_A2_RC_LSB                             45
#define TX_CQ_A2_RC_WIDTH                           3
#define TX_CQ_A2_RC_MASK                            0x0000E00000000000
#define TX_CQ_A2_PTL_IDX_MSB                        55
#define TX_CQ_A2_PTL_IDX_LSB                        48
#define TX_CQ_A2_PTL_IDX_WIDTH                      8
#define TX_CQ_A2_PTL_IDX_MASK                       0x00FF000000000000
#define TX_CQ_A2_CMD_MSB                            62
#define TX_CQ_A2_CMD_LSB                            56
#define TX_CQ_A2_CMD_WIDTH                          7
#define TX_CQ_A2_CMD_MASK                           0x7F00000000000000
#define TX_CQ_A2_PT_MSB                             63
#define TX_CQ_A2_PT_LSB                             63
#define TX_CQ_A2_PT_WIDTH                           1
#define TX_CQ_A2_PT_MASK                            0x8000000000000000
#define TX_CQ_A3_DLID_MSB                           23
#define TX_CQ_A3_DLID_LSB                           0
#define TX_CQ_A3_DLID_WIDTH                         24
#define TX_CQ_A3_DLID_MASK                          0x0000000000FFFFFF
#define TX_CQ_A3_CTYPE_MSB                          27
#define TX_CQ_A3_CTYPE_LSB                          24
#define TX_CQ_A3_CTYPE_WIDTH                        4
#define TX_CQ_A3_CTYPE_MASK                         0x000000000F000000
#define TX_CQ_A3_SH_MSB                             28
#define TX_CQ_A3_SH_LSB                             28
#define TX_CQ_A3_SH_WIDTH                           1
#define TX_CQ_A3_SH_MASK                            0x0000000010000000
#define TX_CQ_A3_B_MSB                              29
#define TX_CQ_A3_B_LSB                              29
#define TX_CQ_A3_B_WIDTH                            1
#define TX_CQ_A3_B_MASK                             0x0000000020000000
#define TX_CQ_A3_RESERVED_31_30_MSB                 31
#define TX_CQ_A3_RESERVED_31_30_LSB                 30
#define TX_CQ_A3_RESERVED_31_30_WIDTH               2
#define TX_CQ_A3_RESERVED_31_30_MASK                0x00000000C0000000
#define TX_CQ_A3_SL_MSB                             36
#define TX_CQ_A3_SL_LSB                             32
#define TX_CQ_A3_SL_WIDTH                           5
#define TX_CQ_A3_SL_MASK                            0x0000001F00000000
#define TX_CQ_A3_RC_MSB                             39
#define TX_CQ_A3_RC_LSB                             37
#define TX_CQ_A3_RC_WIDTH                           3
#define TX_CQ_A3_RC_MASK                            0x000000E000000000
#define TX_CQ_A3_CMD_MSB                            46
#define TX_CQ_A3_CMD_LSB                            40
#define TX_CQ_A3_CMD_WIDTH                          7
#define TX_CQ_A3_CMD_MASK                           0x00007F0000000000
#define TX_CQ_A3_PT_MSB                             47
#define TX_CQ_A3_PT_LSB                             47
#define TX_CQ_A3_PT_WIDTH                           1
#define TX_CQ_A3_PT_MASK                            0x0000800000000000
#define TX_CQ_A3_PKEY_MSB                           63
#define TX_CQ_A3_PKEY_LSB                           48
#define TX_CQ_A3_PKEY_WIDTH                         16
#define TX_CQ_A3_PKEY_MASK                          0xFFFF000000000000
#define TX_CQ_A4_HDR_RATE_MSB                       7
#define TX_CQ_A4_HDR_RATE_LSB                       0
#define TX_CQ_A4_HDR_RATE_WIDTH                     8
#define TX_CQ_A4_HDR_RATE_MASK                      0x00000000000000FF
#define TX_CQ_A4_PER_PKT_DELAY_MSB                  15
#define TX_CQ_A4_PER_PKT_DELAY_LSB                  8
#define TX_CQ_A4_PER_PKT_DELAY_WIDTH                8
#define TX_CQ_A4_PER_PKT_DELAY_MASK                 0x000000000000FF00
#define TX_CQ_A4_NONPORTALS_PID_MSB                 23
#define TX_CQ_A4_NONPORTALS_PID_LSB                 16
#define TX_CQ_A4_NONPORTALS_PID_WIDTH               8
#define TX_CQ_A4_NONPORTALS_PID_MASK                0x0000000000FF0000
#define TX_CQ_A4_CMD_LENGTH_MSB                     33
#define TX_CQ_A4_CMD_LENGTH_LSB                     24
#define TX_CQ_A4_CMD_LENGTH_WIDTH                   10
#define TX_CQ_A4_CMD_LENGTH_MASK                    0x00000003FF000000
#define TX_CQ_A4_CTYPE_MSB                          37
#define TX_CQ_A4_CTYPE_LSB                          34
#define TX_CQ_A4_CTYPE_WIDTH                        4
#define TX_CQ_A4_CTYPE_MASK                         0x0000003C00000000
#define TX_CQ_A4_L2_MSB                             39
#define TX_CQ_A4_L2_LSB                             38
#define TX_CQ_A4_L2_WIDTH                           2
#define TX_CQ_A4_L2_MASK                            0x000000C000000000
#define TX_CQ_A4_SL_MSB                             44
#define TX_CQ_A4_SL_LSB                             40
#define TX_CQ_A4_SL_WIDTH                           5
#define TX_CQ_A4_SL_MASK                            0x00001F0000000000
#define TX_CQ_A4_RESERVED_47_45_MSB                 47
#define TX_CQ_A4_RESERVED_47_45_LSB                 45
#define TX_CQ_A4_RESERVED_47_45_WIDTH               3
#define TX_CQ_A4_RESERVED_47_45_MASK                0x0000E00000000000
#define TX_CQ_A4_AUTH_IDX_MSB                       50
#define TX_CQ_A4_AUTH_IDX_LSB                       48
#define TX_CQ_A4_AUTH_IDX_WIDTH                     3
#define TX_CQ_A4_AUTH_IDX_MASK                      0x0007000000000000
#define TX_CQ_A4_SLID_LOW_MSB                       53
#define TX_CQ_A4_SLID_LOW_LSB                       51
#define TX_CQ_A4_SLID_LOW_WIDTH                     3
#define TX_CQ_A4_SLID_LOW_MASK                      0x0038000000000000
#define TX_CQ_A4_RESERVED_55_54_MSB                 55
#define TX_CQ_A4_RESERVED_55_54_LSB                 54
#define TX_CQ_A4_RESERVED_55_54_WIDTH               2
#define TX_CQ_A4_RESERVED_55_54_MASK                0x00C0000000000000
#define TX_CQ_A4_CMD_MSB                            62
#define TX_CQ_A4_CMD_LSB                            56
#define TX_CQ_A4_CMD_WIDTH                          7
#define TX_CQ_A4_CMD_MASK                           0x7F00000000000000
#define TX_CQ_A4_PT_MSB                             63
#define TX_CQ_A4_PT_LSB                             63
#define TX_CQ_A4_PT_WIDTH                           1
#define TX_CQ_A4_PT_MASK                            0x8000000000000000
#define TX_CQ_B1_MD_HANDLE_MSB                      10
#define TX_CQ_B1_MD_HANDLE_LSB                      0
#define TX_CQ_B1_MD_HANDLE_WIDTH                    11
#define TX_CQ_B1_MD_HANDLE_MASK                     0x00000000000007FF
#define TX_CQ_B1_AUTH_IDX_MSB                       13
#define TX_CQ_B1_AUTH_IDX_LSB                       11
#define TX_CQ_B1_AUTH_IDX_WIDTH                     3
#define TX_CQ_B1_AUTH_IDX_MASK                      0x0000000000003800
#define TX_CQ_B1_SLID_LOW_MSB                       15
#define TX_CQ_B1_SLID_LOW_LSB                       14
#define TX_CQ_B1_SLID_LOW_WIDTH                     2
#define TX_CQ_B1_SLID_LOW_MASK                      0x000000000000C000
#define TX_CQ_B1_PKEY_MSB                           31
#define TX_CQ_B1_PKEY_LSB                           16
#define TX_CQ_B1_PKEY_WIDTH                         16
#define TX_CQ_B1_PKEY_MASK                          0x00000000FFFF0000
#define TX_CQ_B1_EQ_HANDLE_MSB                      42
#define TX_CQ_B1_EQ_HANDLE_LSB                      32
#define TX_CQ_B1_EQ_HANDLE_WIDTH                    11
#define TX_CQ_B1_EQ_HANDLE_MASK                     0x000007FF00000000
#define TX_CQ_B1_CT_HANDLE_MSB                      53
#define TX_CQ_B1_CT_HANDLE_LSB                      43
#define TX_CQ_B1_CT_HANDLE_WIDTH                    11
#define TX_CQ_B1_CT_HANDLE_MASK                     0x003FF80000000000
#define TX_CQ_B1_HD_MSB                             54
#define TX_CQ_B1_HD_LSB                             54
#define TX_CQ_B1_HD_WIDTH                           1
#define TX_CQ_B1_HD_MASK                            0x0040000000000000
#define TX_CQ_B1_PD_MSB                             55
#define TX_CQ_B1_PD_LSB                             55
#define TX_CQ_B1_PD_WIDTH                           1
#define TX_CQ_B1_PD_MASK                            0x0080000000000000
#define TX_CQ_B1_MD_OPTIONS_MSB                     63
#define TX_CQ_B1_MD_OPTIONS_LSB                     56
#define TX_CQ_B1_MD_OPTIONS_WIDTH                   8
#define TX_CQ_B1_MD_OPTIONS_MASK                    0xFF00000000000000
#define TX_CQ_D_REMOTE_OFFSET_MSB                  56
#define TX_CQ_D_REMOTE_OFFSET_LSB                  0
#define TX_CQ_D_REMOTE_OFFSET_WIDTH                57
#define TX_CQ_D_REMOTE_OFFSET_MASK                 0x01FFFFFFFFFFFFFF
#define TX_CQ_D_RESERVED_59_57_MSB                 59
#define TX_CQ_D_RESERVED_59_57_LSB                 57
#define TX_CQ_D_RESERVED_59_57_WIDTH               3
#define TX_CQ_D_RESERVED_59_57_MASK                0x0E00000000000000
#define TX_CQ_D_ACK_REQ_MSB                        61
#define TX_CQ_D_ACK_REQ_LSB                        60
#define TX_CQ_D_ACK_REQ_WIDTH                      2
#define TX_CQ_D_ACK_REQ_MASK                       0x3000000000000000
#define TX_CQ_D_NI_MSB                             63
#define TX_CQ_D_NI_LSB                             62
#define TX_CQ_D_NI_WIDTH                           2
#define TX_CQ_D_NI_MASK                            0xC000000000000000
#define TX_CQ_E1_TPID_MSB                           11
#define TX_CQ_E1_TPID_LSB                           0
#define TX_CQ_E1_TPID_WIDTH                         12
#define TX_CQ_E1_TPID_MASK                          0x0000000000000FFF
#define TX_CQ_E1_IPID_MSB                           23
#define TX_CQ_E1_IPID_LSB                           12
#define TX_CQ_E1_IPID_WIDTH                         12
#define TX_CQ_E1_IPID_MASK                          0x0000000000FFF000
#define TX_CQ_E1_ATOMIC_DTYPE_MSB                   29
#define TX_CQ_E1_ATOMIC_DTYPE_LSB                   24
#define TX_CQ_E1_ATOMIC_DTYPE_WIDTH                 6
#define TX_CQ_E1_ATOMIC_DTYPE_MASK                  0x000000003F000000
#define TX_CQ_E1_RESERVED_31_30_MSB                 31
#define TX_CQ_E1_RESERVED_31_30_LSB                 30
#define TX_CQ_E1_RESERVED_31_30_WIDTH               2
#define TX_CQ_E1_RESERVED_31_30_MASK                0x00000000C0000000
#define TX_CQ_E1_MESSAGE_LENGTH_MSB                 63
#define TX_CQ_E1_MESSAGE_LENGTH_LSB                 32
#define TX_CQ_E1_MESSAGE_LENGTH_WIDTH               32
#define TX_CQ_E1_MESSAGE_LENGTH_MASK                0xFFFFFFFF00000000
#define TX_CQ_E2_TPID_MSB                           11
#define TX_CQ_E2_TPID_LSB                           0
#define TX_CQ_E2_TPID_WIDTH                         12
#define TX_CQ_E2_TPID_MASK                          0x0000000000000FFF
#define TX_CQ_E2_IPID_MSB                           23
#define TX_CQ_E2_IPID_LSB                           12
#define TX_CQ_E2_IPID_WIDTH                         12
#define TX_CQ_E2_IPID_MASK                          0x0000000000FFF000
#define TX_CQ_E2_ATOMIC_DTYPE_MSB                   29
#define TX_CQ_E2_ATOMIC_DTYPE_LSB                   24
#define TX_CQ_E2_ATOMIC_DTYPE_WIDTH                 6
#define TX_CQ_E2_ATOMIC_DTYPE_MASK                  0x000000003F000000
#define TX_CQ_E2_RESERVED_31_30_MSB                 31
#define TX_CQ_E2_RESERVED_31_30_LSB                 30
#define TX_CQ_E2_RESERVED_31_30_WIDTH               2
#define TX_CQ_E2_RESERVED_31_30_MASK                0x00000000C0000000
#define TX_CQ_E2_RESP_EQ_HANDLE_MSB                 42
#define TX_CQ_E2_RESP_EQ_HANDLE_LSB                 32
#define TX_CQ_E2_RESP_EQ_HANDLE_WIDTH               11
#define TX_CQ_E2_RESP_EQ_HANDLE_MASK                0x000007FF00000000
#define TX_CQ_E2_RESP_CT_HANDLE_MSB                 53
#define TX_CQ_E2_RESP_CT_HANDLE_LSB                 43
#define TX_CQ_E2_RESP_CT_HANDLE_WIDTH               11
#define TX_CQ_E2_RESP_CT_HANDLE_MASK                0x003FF80000000000
#define TX_CQ_E2_MESSAGE_LENGTH_MSB                 59
#define TX_CQ_E2_MESSAGE_LENGTH_LSB                 54
#define TX_CQ_E2_MESSAGE_LENGTH_WIDTH               6
#define TX_CQ_E2_MESSAGE_LENGTH_MASK                0x0FC0000000000000
#define TX_CQ_E2_RESP_MD_OPTS_MSB                   63
#define TX_CQ_E2_RESP_MD_OPTS_LSB                   60
#define TX_CQ_E2_RESP_MD_OPTS_WIDTH                 4
#define TX_CQ_E2_RESP_MD_OPTS_MASK                  0xF000000000000000
#define TX_CQ_E3_TPID_MSB                           11
#define TX_CQ_E3_TPID_LSB                           0
#define TX_CQ_E3_TPID_WIDTH                         12
#define TX_CQ_E3_TPID_MASK                          0x0000000000000FFF
#define TX_CQ_E3_IPID_MSB                           23
#define TX_CQ_E3_IPID_LSB                           12
#define TX_CQ_E3_IPID_WIDTH                         12
#define TX_CQ_E3_IPID_MASK                          0x0000000000FFF000
#define TX_CQ_E3_RESERVED_63_24_MSB                 63
#define TX_CQ_E3_RESERVED_63_24_LSB                 24
#define TX_CQ_E3_RESERVED_63_24_WIDTH               40
#define TX_CQ_E3_RESERVED_63_24_MASK                0xFFFFFFFFFF000000
#define TX_CQ_E4_TID_ENTRIES_MSB                    11
#define TX_CQ_E4_TID_ENTRIES_LSB                    0
#define TX_CQ_E4_TID_ENTRIES_WIDTH                  12
#define TX_CQ_E4_TID_ENTRIES_MASK                   0x0000000000000FFF
#define TX_CQ_E4_EQ_HANDLE_MSB                      22
#define TX_CQ_E4_EQ_HANDLE_LSB                      12
#define TX_CQ_E4_EQ_HANDLE_WIDTH                    11
#define TX_CQ_E4_EQ_HANDLE_MASK                     0x00000000007FF000
#define TX_CQ_E4_RESERVED_23_23_MSB                 23
#define TX_CQ_E4_RESERVED_23_23_LSB                 23
#define TX_CQ_E4_RESERVED_23_23_WIDTH               1
#define TX_CQ_E4_RESERVED_23_23_MASK                0x0000000000800000
#define TX_CQ_E4_MD_OPTIONS_MSB                     31
#define TX_CQ_E4_MD_OPTIONS_LSB                     24
#define TX_CQ_E4_MD_OPTIONS_WIDTH                   8
#define TX_CQ_E4_MD_OPTIONS_MASK                    0x00000000FF000000
#define TX_CQ_E4_MESSAGE_LENGTH_MSB                 63
#define TX_CQ_E4_MESSAGE_LENGTH_LSB                 32
#define TX_CQ_E4_MESSAGE_LENGTH_WIDTH               32
#define TX_CQ_E4_MESSAGE_LENGTH_MASK                0xFFFFFFFF00000000
#define TX_CQ_F_LOCAL_START_MSB                    56
#define TX_CQ_F_LOCAL_START_LSB                    0
#define TX_CQ_F_LOCAL_START_WIDTH                  57
#define TX_CQ_F_LOCAL_START_MASK                   0x01FFFFFFFFFFFFFF
#define TX_CQ_F_PA_MSB                             57
#define TX_CQ_F_PA_LSB                             57
#define TX_CQ_F_PA_WIDTH                           1
#define TX_CQ_F_PA_MASK                            0x0200000000000000
#define TX_CQ_F_RESERVED_63_58_MSB                 63
#define TX_CQ_F_RESERVED_63_58_LSB                 58
#define TX_CQ_F_RESERVED_63_58_WIDTH               6
#define TX_CQ_F_RESERVED_63_58_MASK                0xFC00000000000000
#define TX_CQ_I_MESSAGE_LENGTH_MSB                 31
#define TX_CQ_I_MESSAGE_LENGTH_LSB                 0
#define TX_CQ_I_MESSAGE_LENGTH_WIDTH               32
#define TX_CQ_I_MESSAGE_LENGTH_MASK                0x00000000FFFFFFFF
#define TX_CQ_I_TARGET_REFERENCE_MSB               63
#define TX_CQ_I_TARGET_REFERENCE_LSB               32
#define TX_CQ_I_TARGET_REFERENCE_WIDTH             32
#define TX_CQ_I_TARGET_REFERENCE_MASK              0xFFFFFFFF00000000
#define TX_CQ_J1_ACK_PSN_MSB                        15
#define TX_CQ_J1_ACK_PSN_LSB                        0
#define TX_CQ_J1_ACK_PSN_WIDTH                      16
#define TX_CQ_J1_ACK_PSN_MASK                       0x000000000000FFFF
#define TX_CQ_J1_ACK_PKT_ID_MSB                     31
#define TX_CQ_J1_ACK_PKT_ID_LSB                     16
#define TX_CQ_J1_ACK_PKT_ID_WIDTH                   16
#define TX_CQ_J1_ACK_PKT_ID_MASK                    0x00000000FFFF0000
#define TX_CQ_J1_ACK_MSG_ID_MSB                     47
#define TX_CQ_J1_ACK_MSG_ID_LSB                     32
#define TX_CQ_J1_ACK_MSG_ID_WIDTH                   16
#define TX_CQ_J1_ACK_MSG_ID_MASK                    0x0000FFFF00000000
#define TX_CQ_J1_ACK_OP_MSB                         51
#define TX_CQ_J1_ACK_OP_LSB                         48
#define TX_CQ_J1_ACK_OP_WIDTH                       4
#define TX_CQ_J1_ACK_OP_MASK                        0x000F000000000000
#define TX_CQ_J1_RESERVED_54_52_MSB                 54
#define TX_CQ_J1_RESERVED_54_52_LSB                 52
#define TX_CQ_J1_RESERVED_54_52_WIDTH               3
#define TX_CQ_J1_RESERVED_54_52_MASK                0x0070000000000000
#define TX_CQ_J1_LS_MSB                             55
#define TX_CQ_J1_LS_LSB                             55
#define TX_CQ_J1_LS_WIDTH                           1
#define TX_CQ_J1_LS_MASK                            0x0080000000000000
#define TX_CQ_J1_RESERVED_63_56_MSB                 63
#define TX_CQ_J1_RESERVED_63_56_LSB                 56
#define TX_CQ_J1_RESERVED_63_56_WIDTH               8
#define TX_CQ_J1_RESERVED_63_56_MASK                0xFF00000000000000
#define TX_CQ_J2_RESERVED_15_0_MSB                  15
#define TX_CQ_J2_RESERVED_15_0_LSB                  0
#define TX_CQ_J2_RESERVED_15_0_WIDTH                16
#define TX_CQ_J2_RESERVED_15_0_MASK                 0x000000000000FFFF
#define TX_CQ_J2_PKT_ID_MSB                         31
#define TX_CQ_J2_PKT_ID_LSB                         16
#define TX_CQ_J2_PKT_ID_WIDTH                       16
#define TX_CQ_J2_PKT_ID_MASK                        0x00000000FFFF0000
#define TX_CQ_J2_MSG_ID_MSB                         47
#define TX_CQ_J2_MSG_ID_LSB                         32
#define TX_CQ_J2_MSG_ID_WIDTH                       16
#define TX_CQ_J2_MSG_ID_MASK                        0x0000FFFF00000000
#define TX_CQ_J2_RESERVED_63_48_MSB                 63
#define TX_CQ_J2_RESERVED_63_48_LSB                 48
#define TX_CQ_J2_RESERVED_63_48_WIDTH               16
#define TX_CQ_J2_RESERVED_63_48_MASK                0xFFFF000000000000
#define TX_CQ_K_EXPECTED_PSN_MSB                   15
#define TX_CQ_K_EXPECTED_PSN_LSB                   0
#define TX_CQ_K_EXPECTED_PSN_WIDTH                 16
#define TX_CQ_K_EXPECTED_PSN_MASK                  0x000000000000FFFF
#define TX_CQ_K_MAX_DIST_MSB                       31
#define TX_CQ_K_MAX_DIST_LSB                       16
#define TX_CQ_K_MAX_DIST_WIDTH                     16
#define TX_CQ_K_MAX_DIST_MASK                      0x00000000FFFF0000
#define TX_CQ_K_TRANSMIT_DELAY_MSB                 55
#define TX_CQ_K_TRANSMIT_DELAY_LSB                 32
#define TX_CQ_K_TRANSMIT_DELAY_WIDTH               24
#define TX_CQ_K_TRANSMIT_DELAY_MASK                0x00FFFFFF00000000
#define TX_CQ_K_RESERVED_63_56_MSB                 63
#define TX_CQ_K_RESERVED_63_56_LSB                 56
#define TX_CQ_K_RESERVED_63_56_WIDTH               8
#define TX_CQ_K_RESERVED_63_56_MASK                0xFF00000000000000
#define TX_CQ_L_IOV_OFFSET_MSB                     31
#define TX_CQ_L_IOV_OFFSET_LSB                     0
#define TX_CQ_L_IOV_OFFSET_WIDTH                   32
#define TX_CQ_L_IOV_OFFSET_MASK                    0x00000000FFFFFFFF
#define TX_CQ_L_IOV_ENTRIES_MSB                    63
#define TX_CQ_L_IOV_ENTRIES_LSB                    32
#define TX_CQ_L_IOV_ENTRIES_WIDTH                  32
#define TX_CQ_L_IOV_ENTRIES_MASK                   0xFFFFFFFF00000000
#define TX_CQ_P_USER_MTU_MSB                       15
#define TX_CQ_P_USER_MTU_LSB                       0
#define TX_CQ_P_USER_MTU_WIDTH                     16
#define TX_CQ_P_USER_MTU_MASK                      0x000000000000FFFF
#define TX_CQ_P_RESERVED_31_16_MSB                 31
#define TX_CQ_P_RESERVED_31_16_LSB                 16
#define TX_CQ_P_RESERVED_31_16_WIDTH               16
#define TX_CQ_P_RESERVED_31_16_MASK                0x00000000FFFF0000
#define TX_CQ_P_FIRST_PKT_SIZE_MSB                 47
#define TX_CQ_P_FIRST_PKT_SIZE_LSB                 32
#define TX_CQ_P_FIRST_PKT_SIZE_WIDTH               16
#define TX_CQ_P_FIRST_PKT_SIZE_MASK                0x0000FFFF00000000
#define TX_CQ_P_RESERVED_63_48_MSB                 63
#define TX_CQ_P_RESERVED_63_48_LSB                 48
#define TX_CQ_P_RESERVED_63_48_WIDTH               16
#define TX_CQ_P_RESERVED_63_48_MASK                0xFFFF000000000000
#define TX_CQ_LRH_LVER_MSB                           3
#define TX_CQ_LRH_LVER_LSB                           0
#define TX_CQ_LRH_LVER_WIDTH                         4
#define TX_CQ_LRH_LVER_MASK                          0x000000000000000F
#define TX_CQ_LRH_SC_LOW_MSB                         7
#define TX_CQ_LRH_SC_LOW_LSB                         4
#define TX_CQ_LRH_SC_LOW_WIDTH                       4
#define TX_CQ_LRH_SC_LOW_MASK                        0x00000000000000F0
#define TX_CQ_LRH_LNH_MSB                            9
#define TX_CQ_LRH_LNH_LSB                            8
#define TX_CQ_LRH_LNH_WIDTH                          2
#define TX_CQ_LRH_LNH_MASK                           0x0000000000000300
#define TX_CQ_LRH_RESERVED_11_10_MSB                 11
#define TX_CQ_LRH_RESERVED_11_10_LSB                 10
#define TX_CQ_LRH_RESERVED_11_10_WIDTH               2
#define TX_CQ_LRH_RESERVED_11_10_MASK                0x0000000000000C00
#define TX_CQ_LRH_SL_MSB                             15
#define TX_CQ_LRH_SL_LSB                             12
#define TX_CQ_LRH_SL_WIDTH                           4
#define TX_CQ_LRH_SL_MASK                            0x000000000000F000
#define TX_CQ_LRH_DLID_HI_MSB                        23
#define TX_CQ_LRH_DLID_HI_LSB                        16
#define TX_CQ_LRH_DLID_HI_WIDTH                      8
#define TX_CQ_LRH_DLID_HI_MASK                       0x0000000000FF0000
#define TX_CQ_LRH_DLID_LO_MSB                        31
#define TX_CQ_LRH_DLID_LO_LSB                        24
#define TX_CQ_LRH_DLID_LO_WIDTH                      8
#define TX_CQ_LRH_DLID_LO_MASK                       0x00000000FF000000
#define TX_CQ_LRH_PKT_LEN_HI_MSB                     35
#define TX_CQ_LRH_PKT_LEN_HI_LSB                     32
#define TX_CQ_LRH_PKT_LEN_HI_WIDTH                   4
#define TX_CQ_LRH_PKT_LEN_HI_MASK                    0x0000000F00000000
#define TX_CQ_LRH_RESERVED_39_36_MSB                 39
#define TX_CQ_LRH_RESERVED_39_36_LSB                 36
#define TX_CQ_LRH_RESERVED_39_36_WIDTH               4
#define TX_CQ_LRH_RESERVED_39_36_MASK                0x000000F000000000
#define TX_CQ_LRH_PKT_LEN_LO_MSB                     47
#define TX_CQ_LRH_PKT_LEN_LO_LSB                     40
#define TX_CQ_LRH_PKT_LEN_LO_WIDTH                   8
#define TX_CQ_LRH_PKT_LEN_LO_MASK                    0x0000FF0000000000
#define TX_CQ_LRH_SLID_HI_MSB                        55
#define TX_CQ_LRH_SLID_HI_LSB                        48
#define TX_CQ_LRH_SLID_HI_WIDTH                      8
#define TX_CQ_LRH_SLID_HI_MASK                       0x00FF000000000000
#define TX_CQ_LRH_SLID_LO_MSB                        63
#define TX_CQ_LRH_SLID_LO_LSB                        56
#define TX_CQ_LRH_SLID_LO_WIDTH                      8
#define TX_CQ_LRH_SLID_LO_MASK                       0xFF00000000000000
#define TX_CQ_BTH0_OPCODE_MSB                         7
#define TX_CQ_BTH0_OPCODE_LSB                         0
#define TX_CQ_BTH0_OPCODE_WIDTH                       8
#define TX_CQ_BTH0_OPCODE_MASK                        0x00000000000000FF
#define TX_CQ_BTH0_TVER_MSB                           11
#define TX_CQ_BTH0_TVER_LSB                           8
#define TX_CQ_BTH0_TVER_WIDTH                         4
#define TX_CQ_BTH0_TVER_MASK                          0x0000000000000F00
#define TX_CQ_BTH0_PAD_CNT_MSB                        13
#define TX_CQ_BTH0_PAD_CNT_LSB                        12
#define TX_CQ_BTH0_PAD_CNT_WIDTH                      2
#define TX_CQ_BTH0_PAD_CNT_MASK                       0x0000000000003000
#define TX_CQ_BTH0_M_MSB                              14
#define TX_CQ_BTH0_M_LSB                              14
#define TX_CQ_BTH0_M_WIDTH                            1
#define TX_CQ_BTH0_M_MASK                             0x0000000000004000
#define TX_CQ_BTH0_SE_MSB                             15
#define TX_CQ_BTH0_SE_LSB                             15
#define TX_CQ_BTH0_SE_WIDTH                           1
#define TX_CQ_BTH0_SE_MASK                            0x0000000000008000
#define TX_CQ_BTH0_PKEY_HI_MSB                        23
#define TX_CQ_BTH0_PKEY_HI_LSB                        16
#define TX_CQ_BTH0_PKEY_HI_WIDTH                      8
#define TX_CQ_BTH0_PKEY_HI_MASK                       0x0000000000FF0000
#define TX_CQ_BTH0_PKEY_LO_MSB                        31
#define TX_CQ_BTH0_PKEY_LO_LSB                        24
#define TX_CQ_BTH0_PKEY_LO_WIDTH                      8
#define TX_CQ_BTH0_PKEY_LO_MASK                       0x00000000FF000000
#define TX_CQ_BTH0_RESERVED_37_32_MSB                 37
#define TX_CQ_BTH0_RESERVED_37_32_LSB                 32
#define TX_CQ_BTH0_RESERVED_37_32_WIDTH               6
#define TX_CQ_BTH0_RESERVED_37_32_MASK                0x0000003F00000000
#define TX_CQ_BTH0_B_MSB                              38
#define TX_CQ_BTH0_B_LSB                              38
#define TX_CQ_BTH0_B_WIDTH                            1
#define TX_CQ_BTH0_B_MASK                             0x0000004000000000
#define TX_CQ_BTH0_F_MSB                              39
#define TX_CQ_BTH0_F_LSB                              39
#define TX_CQ_BTH0_F_WIDTH                            1
#define TX_CQ_BTH0_F_MASK                             0x0000008000000000
#define TX_CQ_BTH0_DEST_QP_HI_MSB                     47
#define TX_CQ_BTH0_DEST_QP_HI_LSB                     40
#define TX_CQ_BTH0_DEST_QP_HI_WIDTH                   8
#define TX_CQ_BTH0_DEST_QP_HI_MASK                    0x0000FF0000000000
#define TX_CQ_BTH0_DEST_QP_MID_MSB                    55
#define TX_CQ_BTH0_DEST_QP_MID_LSB                    48
#define TX_CQ_BTH0_DEST_QP_MID_WIDTH                  8
#define TX_CQ_BTH0_DEST_QP_MID_MASK                   0x00FF000000000000
#define TX_CQ_BTH0_DEST_QP_LOW_MSB                    63
#define TX_CQ_BTH0_DEST_QP_LOW_LSB                    56
#define TX_CQ_BTH0_DEST_QP_LOW_WIDTH                  8
#define TX_CQ_BTH0_DEST_QP_LOW_MASK                   0xFF00000000000000
#define TX_CQ_BTH1_PSN_HI_MSB                         6
#define TX_CQ_BTH1_PSN_HI_LSB                         0
#define TX_CQ_BTH1_PSN_HI_WIDTH                       7
#define TX_CQ_BTH1_PSN_HI_MASK                        0x000000000000007F
#define TX_CQ_BTH1_A_MSB                              7
#define TX_CQ_BTH1_A_LSB                              7
#define TX_CQ_BTH1_A_WIDTH                            1
#define TX_CQ_BTH1_A_MASK                             0x0000000000000080
#define TX_CQ_BTH1_PSN_MID_HI_MSB                     15
#define TX_CQ_BTH1_PSN_MID_HI_LSB                     8
#define TX_CQ_BTH1_PSN_MID_HI_WIDTH                   8
#define TX_CQ_BTH1_PSN_MID_HI_MASK                    0x000000000000FF00
#define TX_CQ_BTH1_PSN_MID_LOW_MSB                    23
#define TX_CQ_BTH1_PSN_MID_LOW_LSB                    16
#define TX_CQ_BTH1_PSN_MID_LOW_WIDTH                  8
#define TX_CQ_BTH1_PSN_MID_LOW_MASK                   0x0000000000FF0000
#define TX_CQ_BTH1_PSN_LOW_MSB                        31
#define TX_CQ_BTH1_PSN_LOW_LSB                        24
#define TX_CQ_BTH1_PSN_LOW_WIDTH                      8
#define TX_CQ_BTH1_PSN_LOW_MASK                       0x00000000FF000000
#define TX_CQ_BTH1_TID_OFFSET_MSB                     46
#define TX_CQ_BTH1_TID_OFFSET_LSB                     32
#define TX_CQ_BTH1_TID_OFFSET_WIDTH                   15
#define TX_CQ_BTH1_TID_OFFSET_MASK                    0x00007FFF00000000
#define TX_CQ_BTH1_OM_MSB                             47
#define TX_CQ_BTH1_OM_LSB                             47
#define TX_CQ_BTH1_OM_WIDTH                           1
#define TX_CQ_BTH1_OM_MASK                            0x0000800000000000
#define TX_CQ_BTH1_TID_MSB                            57
#define TX_CQ_BTH1_TID_LSB                            48
#define TX_CQ_BTH1_TID_WIDTH                          10
#define TX_CQ_BTH1_TID_MASK                           0x03FF000000000000
#define TX_CQ_BTH1_TID_CTRL_MSB                       59
#define TX_CQ_BTH1_TID_CTRL_LSB                       58
#define TX_CQ_BTH1_TID_CTRL_WIDTH                     2
#define TX_CQ_BTH1_TID_CTRL_MASK                      0x0C00000000000000
#define TX_CQ_BTH1_INTERRUPT_MSB                      60
#define TX_CQ_BTH1_INTERRUPT_LSB                      60
#define TX_CQ_BTH1_INTERRUPT_WIDTH                    1
#define TX_CQ_BTH1_INTERRUPT_MASK                     0x1000000000000000
#define TX_CQ_BTH1_SH_MSB                             61
#define TX_CQ_BTH1_SH_LSB                             61
#define TX_CQ_BTH1_SH_WIDTH                           1
#define TX_CQ_BTH1_SH_MASK                            0x2000000000000000
#define TX_CQ_BTH1_KVER_MSB                           63
#define TX_CQ_BTH1_KVER_LSB                           62
#define TX_CQ_BTH1_KVER_WIDTH                         2
#define TX_CQ_BTH1_KVER_MASK                          0xC000000000000000
#define TX_CQ_BTH2_PSN_HI_MSB                         6
#define TX_CQ_BTH2_PSN_HI_LSB                         0
#define TX_CQ_BTH2_PSN_HI_WIDTH                       7
#define TX_CQ_BTH2_PSN_HI_MASK                        0x000000000000007F
#define TX_CQ_BTH2_A_MSB                              7
#define TX_CQ_BTH2_A_LSB                              7
#define TX_CQ_BTH2_A_WIDTH                            1
#define TX_CQ_BTH2_A_MASK                             0x0000000000000080
#define TX_CQ_BTH2_PSN_MID_HI_MSB                     15
#define TX_CQ_BTH2_PSN_MID_HI_LSB                     8
#define TX_CQ_BTH2_PSN_MID_HI_WIDTH                   8
#define TX_CQ_BTH2_PSN_MID_HI_MASK                    0x000000000000FF00
#define TX_CQ_BTH2_PSN_MID_LOW_MSB                    23
#define TX_CQ_BTH2_PSN_MID_LOW_LSB                    16
#define TX_CQ_BTH2_PSN_MID_LOW_WIDTH                  8
#define TX_CQ_BTH2_PSN_MID_LOW_MASK                   0x0000000000FF0000
#define TX_CQ_BTH2_PSN_LOW_MSB                        31
#define TX_CQ_BTH2_PSN_LOW_LSB                        24
#define TX_CQ_BTH2_PSN_LOW_WIDTH                      8
#define TX_CQ_BTH2_PSN_LOW_MASK                       0x00000000FF000000
#define TX_CQ_BTH2_OFH_MSB                            63
#define TX_CQ_BTH2_OFH_LSB                            32
#define TX_CQ_BTH2_OFH_WIDTH                          32
#define TX_CQ_BTH2_OFH_MASK                           0xFFFFFFFF00000000
#define TX_CQ_BTH3_PSN_HI_MSB                         6
#define TX_CQ_BTH3_PSN_HI_LSB                         0
#define TX_CQ_BTH3_PSN_HI_WIDTH                       7
#define TX_CQ_BTH3_PSN_HI_MASK                        0x000000000000007F
#define TX_CQ_BTH3_A_MSB                              7
#define TX_CQ_BTH3_A_LSB                              7
#define TX_CQ_BTH3_A_WIDTH                            1
#define TX_CQ_BTH3_A_MASK                             0x0000000000000080
#define TX_CQ_BTH3_PSN_MID_HI_MSB                     15
#define TX_CQ_BTH3_PSN_MID_HI_LSB                     8
#define TX_CQ_BTH3_PSN_MID_HI_WIDTH                   8
#define TX_CQ_BTH3_PSN_MID_HI_MASK                    0x000000000000FF00
#define TX_CQ_BTH3_PSN_MID_LOW_MSB                    23
#define TX_CQ_BTH3_PSN_MID_LOW_LSB                    16
#define TX_CQ_BTH3_PSN_MID_LOW_WIDTH                  8
#define TX_CQ_BTH3_PSN_MID_LOW_MASK                   0x0000000000FF0000
#define TX_CQ_BTH3_PSN_LOW_MSB                        31
#define TX_CQ_BTH3_PSN_LOW_LSB                        24
#define TX_CQ_BTH3_PSN_LOW_WIDTH                      8
#define TX_CQ_BTH3_PSN_LOW_MASK                       0x00000000FF000000
#define TX_CQ_BTH3_KDETH_MSB                          63
#define TX_CQ_BTH3_KDETH_LSB                          32
#define TX_CQ_BTH3_KDETH_WIDTH                        32
#define TX_CQ_BTH3_KDETH_MASK                         0xFFFFFFFF00000000
#define TX_CQ_KDETH0_J_KEY_MSB                          15
#define TX_CQ_KDETH0_J_KEY_LSB                          0
#define TX_CQ_KDETH0_J_KEY_WIDTH                        16
#define TX_CQ_KDETH0_J_KEY_MASK                         0x000000000000FFFF
#define TX_CQ_KDETH0_HCRC_HI_MSB                        23
#define TX_CQ_KDETH0_HCRC_HI_LSB                        16
#define TX_CQ_KDETH0_HCRC_HI_WIDTH                      8
#define TX_CQ_KDETH0_HCRC_HI_MASK                       0x0000000000FF0000
#define TX_CQ_KDETH0_HCRC_LO_MSB                        31
#define TX_CQ_KDETH0_HCRC_LO_LSB                        24
#define TX_CQ_KDETH0_HCRC_LO_WIDTH                      8
#define TX_CQ_KDETH0_HCRC_LO_MASK                       0x00000000FF000000
#define TX_CQ_KDETH0_KDETH_MSB                          63
#define TX_CQ_KDETH0_KDETH_LSB                          32
#define TX_CQ_KDETH0_KDETH_WIDTH                        32
#define TX_CQ_KDETH0_KDETH_MASK                         0xFFFFFFFF00000000
#define TX_CQ_KDETH1_KDETH_MSB                          31
#define TX_CQ_KDETH1_KDETH_LSB                          0
#define TX_CQ_KDETH1_KDETH_WIDTH                        32
#define TX_CQ_KDETH1_KDETH_MASK                         0x00000000FFFFFFFF
#define TX_CQ_KDETH1_KDETH_LOCAL_OFFSET_MSB             63
#define TX_CQ_KDETH1_KDETH_LOCAL_OFFSET_LSB             32
#define TX_CQ_KDETH1_KDETH_LOCAL_OFFSET_WIDTH           32
#define TX_CQ_KDETH1_KDETH_LOCAL_OFFSET_MASK            0xFFFFFFFF00000000
#define TX_CQ_BASE_PUT_FLIT0_A_MSB                              63
#define TX_CQ_BASE_PUT_FLIT0_A_LSB                              0
#define TX_CQ_BASE_PUT_FLIT0_A_WIDTH                            64
#define TX_CQ_BASE_PUT_FLIT0_A_MASK                             0xFFFFFFFFFFFFFFFF
#define TX_CQ_BASE_PUT_FLIT0_B_MSB                              127
#define TX_CQ_BASE_PUT_FLIT0_B_LSB                              64
#define TX_CQ_BASE_PUT_FLIT0_B_WIDTH                            64
#define TX_CQ_BASE_PUT_FLIT0_B_MASK                             0xFFFFFFFFFFFFFFFF
#define TX_CQ_BASE_PUT_FLIT0_C_MSB                              191
#define TX_CQ_BASE_PUT_FLIT0_C_LSB                              128
#define TX_CQ_BASE_PUT_FLIT0_C_WIDTH                            64
#define TX_CQ_BASE_PUT_FLIT0_C_MASK                             0xFFFFFFFFFFFFFFFF
#define TX_CQ_BASE_PUT_FLIT0_D_MSB                              255
#define TX_CQ_BASE_PUT_FLIT0_D_LSB                              192
#define TX_CQ_BASE_PUT_FLIT0_D_WIDTH                            64
#define TX_CQ_BASE_PUT_FLIT0_D_MASK                             0xFFFFFFFFFFFFFFFF
#define TX_CQ_BUFF_PUT_FLIT1_E_MSB                              63
#define TX_CQ_BUFF_PUT_FLIT1_E_LSB                              0
#define TX_CQ_BUFF_PUT_FLIT1_E_WIDTH                            64
#define TX_CQ_BUFF_PUT_FLIT1_E_MASK                             0xFFFFFFFFFFFFFFFF
#define TX_CQ_BUFF_PUT_FLIT1_P0_MSB                             127
#define TX_CQ_BUFF_PUT_FLIT1_P0_LSB                             64
#define TX_CQ_BUFF_PUT_FLIT1_P0_WIDTH                           64
#define TX_CQ_BUFF_PUT_FLIT1_P0_MASK                            0xFFFFFFFFFFFFFFFF
#define TX_CQ_BUFF_PUT_FLIT1_P1_MSB                             191
#define TX_CQ_BUFF_PUT_FLIT1_P1_LSB                             128
#define TX_CQ_BUFF_PUT_FLIT1_P1_WIDTH                           64
#define TX_CQ_BUFF_PUT_FLIT1_P1_MASK                            0xFFFFFFFFFFFFFFFF
#define TX_CQ_BUFF_PUT_FLIT1_P2_MSB                             255
#define TX_CQ_BUFF_PUT_FLIT1_P2_LSB                             192
#define TX_CQ_BUFF_PUT_FLIT1_P2_WIDTH                           64
#define TX_CQ_BUFF_PUT_FLIT1_P2_MASK                            0xFFFFFFFFFFFFFFFF
#define TX_CQ_BUFF_PUT_HD_FLIT1_E_MSB                              63
#define TX_CQ_BUFF_PUT_HD_FLIT1_E_LSB                              0
#define TX_CQ_BUFF_PUT_HD_FLIT1_E_WIDTH                            64
#define TX_CQ_BUFF_PUT_HD_FLIT1_E_MASK                             0xFFFFFFFFFFFFFFFF
#define TX_CQ_BUFF_PUT_HD_FLIT1_HD_MSB                             127
#define TX_CQ_BUFF_PUT_HD_FLIT1_HD_LSB                             64
#define TX_CQ_BUFF_PUT_HD_FLIT1_HD_WIDTH                           64
#define TX_CQ_BUFF_PUT_HD_FLIT1_HD_MASK                            0xFFFFFFFFFFFFFFFF
#define TX_CQ_BUFF_PUT_HD_FLIT1_P0_MSB                             191
#define TX_CQ_BUFF_PUT_HD_FLIT1_P0_LSB                             128
#define TX_CQ_BUFF_PUT_HD_FLIT1_P0_WIDTH                           64
#define TX_CQ_BUFF_PUT_HD_FLIT1_P0_MASK                            0xFFFFFFFFFFFFFFFF
#define TX_CQ_BUFF_PUT_HD_FLIT1_P1_MSB                             255
#define TX_CQ_BUFF_PUT_HD_FLIT1_P1_LSB                             192
#define TX_CQ_BUFF_PUT_HD_FLIT1_P1_WIDTH                           64
#define TX_CQ_BUFF_PUT_HD_FLIT1_P1_MASK                            0xFFFFFFFFFFFFFFFF
#define TX_CQ_BUFF_PUT_MATCH_FLIT1_E_MSB                              63
#define TX_CQ_BUFF_PUT_MATCH_FLIT1_E_LSB                              0
#define TX_CQ_BUFF_PUT_MATCH_FLIT1_E_WIDTH                            64
#define TX_CQ_BUFF_PUT_MATCH_FLIT1_E_MASK                             0xFFFFFFFFFFFFFFFF
#define TX_CQ_BUFF_PUT_MATCH_FLIT1_MB_MSB                             127
#define TX_CQ_BUFF_PUT_MATCH_FLIT1_MB_LSB                             64
#define TX_CQ_BUFF_PUT_MATCH_FLIT1_MB_WIDTH                           64
#define TX_CQ_BUFF_PUT_MATCH_FLIT1_MB_MASK                            0xFFFFFFFFFFFFFFFF
#define TX_CQ_BUFF_PUT_MATCH_FLIT1_HD_MSB                             191
#define TX_CQ_BUFF_PUT_MATCH_FLIT1_HD_LSB                             128
#define TX_CQ_BUFF_PUT_MATCH_FLIT1_HD_WIDTH                           64
#define TX_CQ_BUFF_PUT_MATCH_FLIT1_HD_MASK                            0xFFFFFFFFFFFFFFFF
#define TX_CQ_BUFF_PUT_MATCH_FLIT1_P0_MSB                             255
#define TX_CQ_BUFF_PUT_MATCH_FLIT1_P0_LSB                             192
#define TX_CQ_BUFF_PUT_MATCH_FLIT1_P0_WIDTH                           64
#define TX_CQ_BUFF_PUT_MATCH_FLIT1_P0_MASK                            0xFFFFFFFFFFFFFFFF
#define TX_CQ_BUFF_TWO_OP_PUT_FLIT1_E_MSB                              63
#define TX_CQ_BUFF_TWO_OP_PUT_FLIT1_E_LSB                              0
#define TX_CQ_BUFF_TWO_OP_PUT_FLIT1_E_WIDTH                            64
#define TX_CQ_BUFF_TWO_OP_PUT_FLIT1_E_MASK                             0xFFFFFFFFFFFFFFFF
#define TX_CQ_BUFF_TWO_OP_PUT_FLIT1_F_MSB                              127
#define TX_CQ_BUFF_TWO_OP_PUT_FLIT1_F_LSB                              64
#define TX_CQ_BUFF_TWO_OP_PUT_FLIT1_F_WIDTH                            64
#define TX_CQ_BUFF_TWO_OP_PUT_FLIT1_F_MASK                             0xFFFFFFFFFFFFFFFF
#define TX_CQ_BUFF_TWO_OP_PUT_FLIT1_P0_MSB                             191
#define TX_CQ_BUFF_TWO_OP_PUT_FLIT1_P0_LSB                             128
#define TX_CQ_BUFF_TWO_OP_PUT_FLIT1_P0_WIDTH                           64
#define TX_CQ_BUFF_TWO_OP_PUT_FLIT1_P0_MASK                            0xFFFFFFFFFFFFFFFF
#define TX_CQ_BUFF_TWO_OP_PUT_FLIT1_P1_MSB                             255
#define TX_CQ_BUFF_TWO_OP_PUT_FLIT1_P1_LSB                             192
#define TX_CQ_BUFF_TWO_OP_PUT_FLIT1_P1_WIDTH                           64
#define TX_CQ_BUFF_TWO_OP_PUT_FLIT1_P1_MASK                            0xFFFFFFFFFFFFFFFF
#define TX_CQ_BUFF_TWO_OP_PUT_HD_FLIT1_E_MSB                              63
#define TX_CQ_BUFF_TWO_OP_PUT_HD_FLIT1_E_LSB                              0
#define TX_CQ_BUFF_TWO_OP_PUT_HD_FLIT1_E_WIDTH                            64
#define TX_CQ_BUFF_TWO_OP_PUT_HD_FLIT1_E_MASK                             0xFFFFFFFFFFFFFFFF
#define TX_CQ_BUFF_TWO_OP_PUT_HD_FLIT1_F_MSB                              127
#define TX_CQ_BUFF_TWO_OP_PUT_HD_FLIT1_F_LSB                              64
#define TX_CQ_BUFF_TWO_OP_PUT_HD_FLIT1_F_WIDTH                            64
#define TX_CQ_BUFF_TWO_OP_PUT_HD_FLIT1_F_MASK                             0xFFFFFFFFFFFFFFFF
#define TX_CQ_BUFF_TWO_OP_PUT_HD_FLIT1_HD_MSB                             191
#define TX_CQ_BUFF_TWO_OP_PUT_HD_FLIT1_HD_LSB                             128
#define TX_CQ_BUFF_TWO_OP_PUT_HD_FLIT1_HD_WIDTH                           64
#define TX_CQ_BUFF_TWO_OP_PUT_HD_FLIT1_HD_MASK                            0xFFFFFFFFFFFFFFFF
#define TX_CQ_BUFF_TWO_OP_PUT_HD_FLIT1_P0_MSB                             255
#define TX_CQ_BUFF_TWO_OP_PUT_HD_FLIT1_P0_LSB                             192
#define TX_CQ_BUFF_TWO_OP_PUT_HD_FLIT1_P0_WIDTH                           64
#define TX_CQ_BUFF_TWO_OP_PUT_HD_FLIT1_P0_MASK                            0xFFFFFFFFFFFFFFFF
#define TX_CQ_BUFF_TWO_OP_PUT_MATCH_FLIT1_E_MSB                              63
#define TX_CQ_BUFF_TWO_OP_PUT_MATCH_FLIT1_E_LSB                              0
#define TX_CQ_BUFF_TWO_OP_PUT_MATCH_FLIT1_E_WIDTH                            64
#define TX_CQ_BUFF_TWO_OP_PUT_MATCH_FLIT1_E_MASK                             0xFFFFFFFFFFFFFFFF
#define TX_CQ_BUFF_TWO_OP_PUT_MATCH_FLIT1_F_MSB                              127
#define TX_CQ_BUFF_TWO_OP_PUT_MATCH_FLIT1_F_LSB                              64
#define TX_CQ_BUFF_TWO_OP_PUT_MATCH_FLIT1_F_WIDTH                            64
#define TX_CQ_BUFF_TWO_OP_PUT_MATCH_FLIT1_F_MASK                             0xFFFFFFFFFFFFFFFF
#define TX_CQ_BUFF_TWO_OP_PUT_MATCH_FLIT1_MB_MSB                             191
#define TX_CQ_BUFF_TWO_OP_PUT_MATCH_FLIT1_MB_LSB                             128
#define TX_CQ_BUFF_TWO_OP_PUT_MATCH_FLIT1_MB_WIDTH                           64
#define TX_CQ_BUFF_TWO_OP_PUT_MATCH_FLIT1_MB_MASK                            0xFFFFFFFFFFFFFFFF
#define TX_CQ_BUFF_TWO_OP_PUT_MATCH_FLIT1_HD_MSB                             255
#define TX_CQ_BUFF_TWO_OP_PUT_MATCH_FLIT1_HD_LSB                             192
#define TX_CQ_BUFF_TWO_OP_PUT_MATCH_FLIT1_HD_WIDTH                           64
#define TX_CQ_BUFF_TWO_OP_PUT_MATCH_FLIT1_HD_MASK                            0xFFFFFFFFFFFFFFFF
#define TX_CQ_SMALL_OP_FLIT0_A_MSB                              63
#define TX_CQ_SMALL_OP_FLIT0_A_LSB                              0
#define TX_CQ_SMALL_OP_FLIT0_A_WIDTH                            64
#define TX_CQ_SMALL_OP_FLIT0_A_MASK                             0xFFFFFFFFFFFFFFFF
#define TX_CQ_SMALL_OP_FLIT0_B_MSB                              127
#define TX_CQ_SMALL_OP_FLIT0_B_LSB                              64
#define TX_CQ_SMALL_OP_FLIT0_B_WIDTH                            64
#define TX_CQ_SMALL_OP_FLIT0_B_MASK                             0xFFFFFFFFFFFFFFFF
#define TX_CQ_SMALL_OP_FLIT0_D_MSB                              191
#define TX_CQ_SMALL_OP_FLIT0_D_LSB                              128
#define TX_CQ_SMALL_OP_FLIT0_D_WIDTH                            64
#define TX_CQ_SMALL_OP_FLIT0_D_MASK                             0xFFFFFFFFFFFFFFFF
#define TX_CQ_SMALL_OP_FLIT0_E_MSB                              255
#define TX_CQ_SMALL_OP_FLIT0_E_LSB                              192
#define TX_CQ_SMALL_OP_FLIT0_E_WIDTH                            64
#define TX_CQ_SMALL_OP_FLIT0_E_MASK                             0xFFFFFFFFFFFFFFFF
#define TX_CQ_SMALL_PUT_FLIT1_P0_MSB                             63
#define TX_CQ_SMALL_PUT_FLIT1_P0_LSB                             0
#define TX_CQ_SMALL_PUT_FLIT1_P0_WIDTH                           64
#define TX_CQ_SMALL_PUT_FLIT1_P0_MASK                            0xFFFFFFFFFFFFFFFF
#define TX_CQ_SMALL_PUT_FLIT1_A_MSB                              127
#define TX_CQ_SMALL_PUT_FLIT1_A_LSB                              64
#define TX_CQ_SMALL_PUT_FLIT1_A_WIDTH                            64
#define TX_CQ_SMALL_PUT_FLIT1_A_MASK                             0xFFFFFFFFFFFFFFFF
#define TX_CQ_SMALL_PUT_FLIT1_D_MSB                              191
#define TX_CQ_SMALL_PUT_FLIT1_D_LSB                              128
#define TX_CQ_SMALL_PUT_FLIT1_D_WIDTH                            64
#define TX_CQ_SMALL_PUT_FLIT1_D_MASK                             0xFFFFFFFFFFFFFFFF
#define TX_CQ_SMALL_PUT_FLIT1_P1_MSB                             255
#define TX_CQ_SMALL_PUT_FLIT1_P1_LSB                             192
#define TX_CQ_SMALL_PUT_FLIT1_P1_WIDTH                           64
#define TX_CQ_SMALL_PUT_FLIT1_P1_MASK                            0xFFFFFFFFFFFFFFFF
#define TX_CQ_SMALL_GET_FLIT1_F0_MSB                             63
#define TX_CQ_SMALL_GET_FLIT1_F0_LSB                             0
#define TX_CQ_SMALL_GET_FLIT1_F0_WIDTH                           64
#define TX_CQ_SMALL_GET_FLIT1_F0_MASK                            0xFFFFFFFFFFFFFFFF
#define TX_CQ_SMALL_GET_FLIT1_A_MSB                              127
#define TX_CQ_SMALL_GET_FLIT1_A_LSB                              64
#define TX_CQ_SMALL_GET_FLIT1_A_WIDTH                            64
#define TX_CQ_SMALL_GET_FLIT1_A_MASK                             0xFFFFFFFFFFFFFFFF
#define TX_CQ_SMALL_GET_FLIT1_D_MSB                              191
#define TX_CQ_SMALL_GET_FLIT1_D_LSB                              128
#define TX_CQ_SMALL_GET_FLIT1_D_WIDTH                            64
#define TX_CQ_SMALL_GET_FLIT1_D_MASK                             0xFFFFFFFFFFFFFFFF
#define TX_CQ_SMALL_GET_FLIT1_F1_MSB                             255
#define TX_CQ_SMALL_GET_FLIT1_F1_LSB                             192
#define TX_CQ_SMALL_GET_FLIT1_F1_WIDTH                           64
#define TX_CQ_SMALL_GET_FLIT1_F1_MASK                            0xFFFFFFFFFFFFFFFF
#define TX_CQ_PAYLOAD_FLIT_P0_MSB                             63
#define TX_CQ_PAYLOAD_FLIT_P0_LSB                             0
#define TX_CQ_PAYLOAD_FLIT_P0_WIDTH                           64
#define TX_CQ_PAYLOAD_FLIT_P0_MASK                            0xFFFFFFFFFFFFFFFF
#define TX_CQ_PAYLOAD_FLIT_P1_MSB                             127
#define TX_CQ_PAYLOAD_FLIT_P1_LSB                             64
#define TX_CQ_PAYLOAD_FLIT_P1_WIDTH                           64
#define TX_CQ_PAYLOAD_FLIT_P1_MASK                            0xFFFFFFFFFFFFFFFF
#define TX_CQ_PAYLOAD_FLIT_P2_MSB                             191
#define TX_CQ_PAYLOAD_FLIT_P2_LSB                             128
#define TX_CQ_PAYLOAD_FLIT_P2_WIDTH                           64
#define TX_CQ_PAYLOAD_FLIT_P2_MASK                            0xFFFFFFFFFFFFFFFF
#define TX_CQ_PAYLOAD_FLIT_P3_MSB                             255
#define TX_CQ_PAYLOAD_FLIT_P3_LSB                             192
#define TX_CQ_PAYLOAD_FLIT_P3_WIDTH                           64
#define TX_CQ_PAYLOAD_FLIT_P3_MASK                            0xFFFFFFFFFFFFFFFF
#define TX_CQ_PIO_PUT_FLIT1_E_MSB                              63
#define TX_CQ_PIO_PUT_FLIT1_E_LSB                              0
#define TX_CQ_PIO_PUT_FLIT1_E_WIDTH                            64
#define TX_CQ_PIO_PUT_FLIT1_E_MASK                             0xFFFFFFFFFFFFFFFF
#define TX_CQ_PIO_PUT_FLIT1_F_MSB                              127
#define TX_CQ_PIO_PUT_FLIT1_F_LSB                              64
#define TX_CQ_PIO_PUT_FLIT1_F_WIDTH                            64
#define TX_CQ_PIO_PUT_FLIT1_F_MASK                             0xFFFFFFFFFFFFFFFF
#define TX_CQ_PIO_PUT_FLIT1_P0_MSB                             191
#define TX_CQ_PIO_PUT_FLIT1_P0_LSB                             128
#define TX_CQ_PIO_PUT_FLIT1_P0_WIDTH                           64
#define TX_CQ_PIO_PUT_FLIT1_P0_MASK                            0xFFFFFFFFFFFFFFFF
#define TX_CQ_PIO_PUT_FLIT1_P1_MSB                             255
#define TX_CQ_PIO_PUT_FLIT1_P1_LSB                             192
#define TX_CQ_PIO_PUT_FLIT1_P1_WIDTH                           64
#define TX_CQ_PIO_PUT_FLIT1_P1_MASK                            0xFFFFFFFFFFFFFFFF
#define TX_CQ_PIO_PUT_HD_FLIT1_E_MSB                              63
#define TX_CQ_PIO_PUT_HD_FLIT1_E_LSB                              0
#define TX_CQ_PIO_PUT_HD_FLIT1_E_WIDTH                            64
#define TX_CQ_PIO_PUT_HD_FLIT1_E_MASK                             0xFFFFFFFFFFFFFFFF
#define TX_CQ_PIO_PUT_HD_FLIT1_F_MSB                              127
#define TX_CQ_PIO_PUT_HD_FLIT1_F_LSB                              64
#define TX_CQ_PIO_PUT_HD_FLIT1_F_WIDTH                            64
#define TX_CQ_PIO_PUT_HD_FLIT1_F_MASK                             0xFFFFFFFFFFFFFFFF
#define TX_CQ_PIO_PUT_HD_FLIT1_HD_MSB                             191
#define TX_CQ_PIO_PUT_HD_FLIT1_HD_LSB                             128
#define TX_CQ_PIO_PUT_HD_FLIT1_HD_WIDTH                           64
#define TX_CQ_PIO_PUT_HD_FLIT1_HD_MASK                            0xFFFFFFFFFFFFFFFF
#define TX_CQ_PIO_PUT_HD_FLIT1_P0_MSB                             255
#define TX_CQ_PIO_PUT_HD_FLIT1_P0_LSB                             192
#define TX_CQ_PIO_PUT_HD_FLIT1_P0_WIDTH                           64
#define TX_CQ_PIO_PUT_HD_FLIT1_P0_MASK                            0xFFFFFFFFFFFFFFFF
#define TX_CQ_PUT_MATCH_FLIT1_E_MSB                              63
#define TX_CQ_PUT_MATCH_FLIT1_E_LSB                              0
#define TX_CQ_PUT_MATCH_FLIT1_E_WIDTH                            64
#define TX_CQ_PUT_MATCH_FLIT1_E_MASK                             0xFFFFFFFFFFFFFFFF
#define TX_CQ_PUT_MATCH_FLIT1_F_MSB                              127
#define TX_CQ_PUT_MATCH_FLIT1_F_LSB                              64
#define TX_CQ_PUT_MATCH_FLIT1_F_WIDTH                            64
#define TX_CQ_PUT_MATCH_FLIT1_F_MASK                             0xFFFFFFFFFFFFFFFF
#define TX_CQ_PUT_MATCH_FLIT1_MB_MSB                             191
#define TX_CQ_PUT_MATCH_FLIT1_MB_LSB                             128
#define TX_CQ_PUT_MATCH_FLIT1_MB_WIDTH                           64
#define TX_CQ_PUT_MATCH_FLIT1_MB_MASK                            0xFFFFFFFFFFFFFFFF
#define TX_CQ_PUT_MATCH_FLIT1_HD_MSB                             255
#define TX_CQ_PUT_MATCH_FLIT1_HD_LSB                             192
#define TX_CQ_PUT_MATCH_FLIT1_HD_WIDTH                           64
#define TX_CQ_PUT_MATCH_FLIT1_HD_MASK                            0xFFFFFFFFFFFFFFFF
#define TX_CQ_IOVEC_FLIT1_E_MSB                              63
#define TX_CQ_IOVEC_FLIT1_E_LSB                              0
#define TX_CQ_IOVEC_FLIT1_E_WIDTH                            64
#define TX_CQ_IOVEC_FLIT1_E_MASK                             0xFFFFFFFFFFFFFFFF
#define TX_CQ_IOVEC_FLIT1_F_MSB                              127
#define TX_CQ_IOVEC_FLIT1_F_LSB                              64
#define TX_CQ_IOVEC_FLIT1_F_WIDTH                            64
#define TX_CQ_IOVEC_FLIT1_F_MASK                             0xFFFFFFFFFFFFFFFF
#define TX_CQ_IOVEC_FLIT1_MB_MSB                             191
#define TX_CQ_IOVEC_FLIT1_MB_LSB                             128
#define TX_CQ_IOVEC_FLIT1_MB_WIDTH                           64
#define TX_CQ_IOVEC_FLIT1_MB_MASK                            0xFFFFFFFFFFFFFFFF
#define TX_CQ_IOVEC_FLIT1_HD_MSB                             255
#define TX_CQ_IOVEC_FLIT1_HD_LSB                             192
#define TX_CQ_IOVEC_FLIT1_HD_WIDTH                           64
#define TX_CQ_IOVEC_FLIT1_HD_MASK                            0xFFFFFFFFFFFFFFFF
#define TX_CQ_IOVEC_FLIT2_L_MSB                              63
#define TX_CQ_IOVEC_FLIT2_L_LSB                              0
#define TX_CQ_IOVEC_FLIT2_L_WIDTH                            64
#define TX_CQ_IOVEC_FLIT2_L_MASK                             0xFFFFFFFFFFFFFFFF
#define TX_CQ_IOVEC_FLIT2_RESERVED_255_64_MSB                255
#define TX_CQ_IOVEC_FLIT2_RESERVED_255_64_LSB                64
#define TX_CQ_IOVEC_FLIT2_RESERVED_255_64_WIDTH              192
#define TX_CQ_IOVEC_FLIT2_RESERVED_255_64_MASK               0xFFFFFFFFFFFFFFFF
#define BASE_IOVEC_LENGTH_MSB                         31
#define BASE_IOVEC_LENGTH_LSB                         0
#define BASE_IOVEC_LENGTH_WIDTH                       32
#define BASE_IOVEC_LENGTH_MASK                        0x00000000FFFFFFFF
#define BASE_IOVEC_RESERVED_60_32_MSB                 60
#define BASE_IOVEC_RESERVED_60_32_LSB                 32
#define BASE_IOVEC_RESERVED_60_32_WIDTH               29
#define BASE_IOVEC_RESERVED_60_32_MASK                0x1FFFFFFF00000000
#define BASE_IOVEC_EP_MSB                             61
#define BASE_IOVEC_EP_LSB                             61
#define BASE_IOVEC_EP_WIDTH                           1
#define BASE_IOVEC_EP_MASK                            0x2000000000000000
#define BASE_IOVEC_SP_MSB                             62
#define BASE_IOVEC_SP_LSB                             62
#define BASE_IOVEC_SP_WIDTH                           1
#define BASE_IOVEC_SP_MASK                            0x4000000000000000
#define BASE_IOVEC_V_MSB                              63
#define BASE_IOVEC_V_LSB                              63
#define BASE_IOVEC_V_WIDTH                            1
#define BASE_IOVEC_V_MASK                             0x8000000000000000
#define BASE_IOVEC_START_MSB                          120
#define BASE_IOVEC_START_LSB                          64
#define BASE_IOVEC_START_WIDTH                        57
#define BASE_IOVEC_START_MASK                         0x01FFFFFFFFFFFFFF
#define BASE_IOVEC_PA_MSB                             121
#define BASE_IOVEC_PA_LSB                             121
#define BASE_IOVEC_PA_WIDTH                           1
#define BASE_IOVEC_PA_MASK                            0x0200000000000000
#define BASE_IOVEC_RESERVED_127_122_MSB               127
#define BASE_IOVEC_RESERVED_127_122_LSB               122
#define BASE_IOVEC_RESERVED_127_122_WIDTH             6
#define BASE_IOVEC_RESERVED_127_122_MASK              0xFC00000000000000
#define TX_CQ_SHORT_ACK_FLIT0_A_MSB                              63
#define TX_CQ_SHORT_ACK_FLIT0_A_LSB                              0
#define TX_CQ_SHORT_ACK_FLIT0_A_WIDTH                            64
#define TX_CQ_SHORT_ACK_FLIT0_A_MASK                             0xFFFFFFFFFFFFFFFF
#define TX_CQ_SHORT_ACK_FLIT0_J_MSB                              127
#define TX_CQ_SHORT_ACK_FLIT0_J_LSB                              64
#define TX_CQ_SHORT_ACK_FLIT0_J_WIDTH                            64
#define TX_CQ_SHORT_ACK_FLIT0_J_MASK                             0xFFFFFFFFFFFFFFFF
#define TX_CQ_SHORT_ACK_FLIT0_E_MSB                              191
#define TX_CQ_SHORT_ACK_FLIT0_E_LSB                              128
#define TX_CQ_SHORT_ACK_FLIT0_E_WIDTH                            64
#define TX_CQ_SHORT_ACK_FLIT0_E_MASK                             0xFFFFFFFFFFFFFFFF
#define TX_CQ_SHORT_ACK_FLIT0_J2_MSB                             255
#define TX_CQ_SHORT_ACK_FLIT0_J2_LSB                             192
#define TX_CQ_SHORT_ACK_FLIT0_J2_WIDTH                           64
#define TX_CQ_SHORT_ACK_FLIT0_J2_MASK                            0xFFFFFFFFFFFFFFFF
#define TX_CQ_RESPONSE_FLIT0_A_MSB                              63
#define TX_CQ_RESPONSE_FLIT0_A_LSB                              0
#define TX_CQ_RESPONSE_FLIT0_A_WIDTH                            64
#define TX_CQ_RESPONSE_FLIT0_A_MASK                             0xFFFFFFFFFFFFFFFF
#define TX_CQ_RESPONSE_FLIT0_B_MSB                              127
#define TX_CQ_RESPONSE_FLIT0_B_LSB                              64
#define TX_CQ_RESPONSE_FLIT0_B_WIDTH                            64
#define TX_CQ_RESPONSE_FLIT0_B_MASK                             0xFFFFFFFFFFFFFFFF
#define TX_CQ_RESPONSE_FLIT0_J_MSB                              191
#define TX_CQ_RESPONSE_FLIT0_J_LSB                              128
#define TX_CQ_RESPONSE_FLIT0_J_WIDTH                            64
#define TX_CQ_RESPONSE_FLIT0_J_MASK                             0xFFFFFFFFFFFFFFFF
#define TX_CQ_RESPONSE_FLIT0_D_MSB                              255
#define TX_CQ_RESPONSE_FLIT0_D_LSB                              192
#define TX_CQ_RESPONSE_FLIT0_D_WIDTH                            64
#define TX_CQ_RESPONSE_FLIT0_D_MASK                             0xFFFFFFFFFFFFFFFF
#define TX_CQ_FULL_ACK_FLIT1_E_MSB                              63
#define TX_CQ_FULL_ACK_FLIT1_E_LSB                              0
#define TX_CQ_FULL_ACK_FLIT1_E_WIDTH                            64
#define TX_CQ_FULL_ACK_FLIT1_E_MASK                             0xFFFFFFFFFFFFFFFF
#define TX_CQ_FULL_ACK_FLIT1_J2_MSB                             127
#define TX_CQ_FULL_ACK_FLIT1_J2_LSB                             64
#define TX_CQ_FULL_ACK_FLIT1_J2_WIDTH                           64
#define TX_CQ_FULL_ACK_FLIT1_J2_MASK                            0xFFFFFFFFFFFFFFFF
#define TX_CQ_FULL_ACK_FLIT1_K_MSB                              191
#define TX_CQ_FULL_ACK_FLIT1_K_LSB                              128
#define TX_CQ_FULL_ACK_FLIT1_K_WIDTH                            64
#define TX_CQ_FULL_ACK_FLIT1_K_MASK                             0xFFFFFFFFFFFFFFFF
#define TX_CQ_FULL_ACK_FLIT1_RESERVED_255_192_MSB               255
#define TX_CQ_FULL_ACK_FLIT1_RESERVED_255_192_LSB               192
#define TX_CQ_FULL_ACK_FLIT1_RESERVED_255_192_WIDTH             64
#define TX_CQ_FULL_ACK_FLIT1_RESERVED_255_192_MASK              0xFFFFFFFFFFFFFFFF
#define TX_CQ_REPLY_FLIT0_A_MSB                              63
#define TX_CQ_REPLY_FLIT0_A_LSB                              0
#define TX_CQ_REPLY_FLIT0_A_WIDTH                            64
#define TX_CQ_REPLY_FLIT0_A_MASK                             0xFFFFFFFFFFFFFFFF
#define TX_CQ_REPLY_FLIT0_B_MSB                              127
#define TX_CQ_REPLY_FLIT0_B_LSB                              64
#define TX_CQ_REPLY_FLIT0_B_WIDTH                            64
#define TX_CQ_REPLY_FLIT0_B_MASK                             0xFFFFFFFFFFFFFFFF
#define TX_CQ_REPLY_FLIT0_C_MSB                              191
#define TX_CQ_REPLY_FLIT0_C_LSB                              128
#define TX_CQ_REPLY_FLIT0_C_WIDTH                            64
#define TX_CQ_REPLY_FLIT0_C_MASK                             0xFFFFFFFFFFFFFFFF
#define TX_CQ_REPLY_FLIT0_J_MSB                              255
#define TX_CQ_REPLY_FLIT0_J_LSB                              192
#define TX_CQ_REPLY_FLIT0_J_WIDTH                            64
#define TX_CQ_REPLY_FLIT0_J_MASK                             0xFFFFFFFFFFFFFFFF
#define TX_CQ_BUFF_REPLY_FLIT1_D_MSB                              63
#define TX_CQ_BUFF_REPLY_FLIT1_D_LSB                              0
#define TX_CQ_BUFF_REPLY_FLIT1_D_WIDTH                            64
#define TX_CQ_BUFF_REPLY_FLIT1_D_MASK                             0xFFFFFFFFFFFFFFFF
#define TX_CQ_BUFF_REPLY_FLIT1_E_MSB                              127
#define TX_CQ_BUFF_REPLY_FLIT1_E_LSB                              64
#define TX_CQ_BUFF_REPLY_FLIT1_E_WIDTH                            64
#define TX_CQ_BUFF_REPLY_FLIT1_E_MASK                             0xFFFFFFFFFFFFFFFF
#define TX_CQ_BUFF_REPLY_FLIT1_K_MSB                              191
#define TX_CQ_BUFF_REPLY_FLIT1_K_LSB                              128
#define TX_CQ_BUFF_REPLY_FLIT1_K_WIDTH                            64
#define TX_CQ_BUFF_REPLY_FLIT1_K_MASK                             0xFFFFFFFFFFFFFFFF
#define TX_CQ_BUFF_REPLY_FLIT1_P0_MSB                             255
#define TX_CQ_BUFF_REPLY_FLIT1_P0_LSB                             192
#define TX_CQ_BUFF_REPLY_FLIT1_P0_WIDTH                           64
#define TX_CQ_BUFF_REPLY_FLIT1_P0_MASK                            0xFFFFFFFFFFFFFFFF
#define TX_CQ_REPLY_FLIT1_D_MSB                              63
#define TX_CQ_REPLY_FLIT1_D_LSB                              0
#define TX_CQ_REPLY_FLIT1_D_WIDTH                            64
#define TX_CQ_REPLY_FLIT1_D_MASK                             0xFFFFFFFFFFFFFFFF
#define TX_CQ_REPLY_FLIT1_E_MSB                              127
#define TX_CQ_REPLY_FLIT1_E_LSB                              64
#define TX_CQ_REPLY_FLIT1_E_WIDTH                            64
#define TX_CQ_REPLY_FLIT1_E_MASK                             0xFFFFFFFFFFFFFFFF
#define TX_CQ_REPLY_FLIT1_K_MSB                              191
#define TX_CQ_REPLY_FLIT1_K_LSB                              128
#define TX_CQ_REPLY_FLIT1_K_WIDTH                            64
#define TX_CQ_REPLY_FLIT1_K_MASK                             0xFFFFFFFFFFFFFFFF
#define TX_CQ_REPLY_FLIT1_F_MSB                              255
#define TX_CQ_REPLY_FLIT1_F_LSB                              192
#define TX_CQ_REPLY_FLIT1_F_WIDTH                            64
#define TX_CQ_REPLY_FLIT1_F_MASK                             0xFFFFFFFFFFFFFFFF
#define TX_CQ_REPLY_FLIT2_L_MSB                              63
#define TX_CQ_REPLY_FLIT2_L_LSB                              0
#define TX_CQ_REPLY_FLIT2_L_WIDTH                            64
#define TX_CQ_REPLY_FLIT2_L_MASK                             0xFFFFFFFFFFFFFFFF
#define TX_CQ_REPLY_FLIT2_RESERVED_255_64_MSB                255
#define TX_CQ_REPLY_FLIT2_RESERVED_255_64_LSB                64
#define TX_CQ_REPLY_FLIT2_RESERVED_255_64_WIDTH              192
#define TX_CQ_REPLY_FLIT2_RESERVED_255_64_MASK               0xFFFFFFFFFFFFFFFF
#define TX_CQ_CTS_FLIT1_E_MSB                              63
#define TX_CQ_CTS_FLIT1_E_LSB                              0
#define TX_CQ_CTS_FLIT1_E_WIDTH                            64
#define TX_CQ_CTS_FLIT1_E_MASK                             0xFFFFFFFFFFFFFFFF
#define TX_CQ_CTS_FLIT1_I_MSB                              127
#define TX_CQ_CTS_FLIT1_I_LSB                              64
#define TX_CQ_CTS_FLIT1_I_WIDTH                            64
#define TX_CQ_CTS_FLIT1_I_MASK                             0xFFFFFFFFFFFFFFFF
#define TX_CQ_CTS_FLIT1_K_MSB                              191
#define TX_CQ_CTS_FLIT1_K_LSB                              128
#define TX_CQ_CTS_FLIT1_K_WIDTH                            64
#define TX_CQ_CTS_FLIT1_K_MASK                             0xFFFFFFFFFFFFFFFF
#define TX_CQ_CTS_FLIT1_RESERVED_255_192_MSB               255
#define TX_CQ_CTS_FLIT1_RESERVED_255_192_LSB               192
#define TX_CQ_CTS_FLIT1_RESERVED_255_192_WIDTH             64
#define TX_CQ_CTS_FLIT1_RESERVED_255_192_MASK              0xFFFFFFFFFFFFFFFF
#define TX_CQ_TWO_OP_DMA_FLIT1_E_MSB                              63
#define TX_CQ_TWO_OP_DMA_FLIT1_E_LSB                              0
#define TX_CQ_TWO_OP_DMA_FLIT1_E_WIDTH                            64
#define TX_CQ_TWO_OP_DMA_FLIT1_E_MASK                             0xFFFFFFFFFFFFFFFF
#define TX_CQ_TWO_OP_DMA_FLIT1_F1_MSB                             127
#define TX_CQ_TWO_OP_DMA_FLIT1_F1_LSB                             64
#define TX_CQ_TWO_OP_DMA_FLIT1_F1_WIDTH                           64
#define TX_CQ_TWO_OP_DMA_FLIT1_F1_MASK                            0xFFFFFFFFFFFFFFFF
#define TX_CQ_TWO_OP_DMA_FLIT1_F2_MSB                             191
#define TX_CQ_TWO_OP_DMA_FLIT1_F2_LSB                             128
#define TX_CQ_TWO_OP_DMA_FLIT1_F2_WIDTH                           64
#define TX_CQ_TWO_OP_DMA_FLIT1_F2_MASK                            0xFFFFFFFFFFFFFFFF
#define TX_CQ_TWO_OP_DMA_FLIT1_MB_MSB                             255
#define TX_CQ_TWO_OP_DMA_FLIT1_MB_LSB                             192
#define TX_CQ_TWO_OP_DMA_FLIT1_MB_WIDTH                           64
#define TX_CQ_TWO_OP_DMA_FLIT1_MB_MASK                            0xFFFFFFFFFFFFFFFF
#define TX_CQ_TWO_OP_DMA_FLIT2_HD_MSB                             63
#define TX_CQ_TWO_OP_DMA_FLIT2_HD_LSB                             0
#define TX_CQ_TWO_OP_DMA_FLIT2_HD_WIDTH                           64
#define TX_CQ_TWO_OP_DMA_FLIT2_HD_MASK                            0xFFFFFFFFFFFFFFFF
#define TX_CQ_TWO_OP_DMA_FLIT2_P0_MSB                             127
#define TX_CQ_TWO_OP_DMA_FLIT2_P0_LSB                             64
#define TX_CQ_TWO_OP_DMA_FLIT2_P0_WIDTH                           64
#define TX_CQ_TWO_OP_DMA_FLIT2_P0_MASK                            0xFFFFFFFFFFFFFFFF
#define TX_CQ_TWO_OP_DMA_FLIT2_P1_MSB                             191
#define TX_CQ_TWO_OP_DMA_FLIT2_P1_LSB                             128
#define TX_CQ_TWO_OP_DMA_FLIT2_P1_WIDTH                           64
#define TX_CQ_TWO_OP_DMA_FLIT2_P1_MASK                            0xFFFFFFFFFFFFFFFF
#define TX_CQ_TWO_OP_DMA_FLIT2_P2_MSB                             255
#define TX_CQ_TWO_OP_DMA_FLIT2_P2_LSB                             192
#define TX_CQ_TWO_OP_DMA_FLIT2_P2_WIDTH                           64
#define TX_CQ_TWO_OP_DMA_FLIT2_P2_MASK                            0xFFFFFFFFFFFFFFFF
#define TX_CQ_TWO_OP_DMA_FLIT3_P0_MSB                             63
#define TX_CQ_TWO_OP_DMA_FLIT3_P0_LSB                             0
#define TX_CQ_TWO_OP_DMA_FLIT3_P0_WIDTH                           64
#define TX_CQ_TWO_OP_DMA_FLIT3_P0_MASK                            0xFFFFFFFFFFFFFFFF
#define TX_CQ_TWO_OP_DMA_FLIT3_RESERVED_255_64_MSB                255
#define TX_CQ_TWO_OP_DMA_FLIT3_RESERVED_255_64_LSB                64
#define TX_CQ_TWO_OP_DMA_FLIT3_RESERVED_255_64_WIDTH              192
#define TX_CQ_TWO_OP_DMA_FLIT3_RESERVED_255_64_MASK               0xFFFFFFFFFFFFFFFF
#define TX_CQ_GENERAL_DMA_FLIT0_A_MSB                              63
#define TX_CQ_GENERAL_DMA_FLIT0_A_LSB                              0
#define TX_CQ_GENERAL_DMA_FLIT0_A_WIDTH                            64
#define TX_CQ_GENERAL_DMA_FLIT0_A_MASK                             0xFFFFFFFFFFFFFFFF
#define TX_CQ_GENERAL_DMA_FLIT0_B_MSB                              127
#define TX_CQ_GENERAL_DMA_FLIT0_B_LSB                              64
#define TX_CQ_GENERAL_DMA_FLIT0_B_WIDTH                            64
#define TX_CQ_GENERAL_DMA_FLIT0_B_MASK                             0xFFFFFFFFFFFFFFFF
#define TX_CQ_GENERAL_DMA_FLIT0_C_MSB                              191
#define TX_CQ_GENERAL_DMA_FLIT0_C_LSB                              128
#define TX_CQ_GENERAL_DMA_FLIT0_C_WIDTH                            64
#define TX_CQ_GENERAL_DMA_FLIT0_C_MASK                             0xFFFFFFFFFFFFFFFF
#define TX_CQ_GENERAL_DMA_FLIT0_E_MSB                              255
#define TX_CQ_GENERAL_DMA_FLIT0_E_LSB                              192
#define TX_CQ_GENERAL_DMA_FLIT0_E_WIDTH                            64
#define TX_CQ_GENERAL_DMA_FLIT0_E_MASK                             0xFFFFFFFFFFFFFFFF
#define TX_CQ_GENERAL_DMA_FLIT1_F_MSB                              63
#define TX_CQ_GENERAL_DMA_FLIT1_F_LSB                              0
#define TX_CQ_GENERAL_DMA_FLIT1_F_WIDTH                            64
#define TX_CQ_GENERAL_DMA_FLIT1_F_MASK                             0xFFFFFFFFFFFFFFFF
#define TX_CQ_GENERAL_DMA_FLIT1_RESERVED_255_64_MSB                255
#define TX_CQ_GENERAL_DMA_FLIT1_RESERVED_255_64_LSB                64
#define TX_CQ_GENERAL_DMA_FLIT1_RESERVED_255_64_WIDTH              192
#define TX_CQ_GENERAL_DMA_FLIT1_RESERVED_255_64_MASK               0xFFFFFFFFFFFFFFFF
#define TX_CQ_OFED_DMA_FLIT0_A_MSB                              63
#define TX_CQ_OFED_DMA_FLIT0_A_LSB                              0
#define TX_CQ_OFED_DMA_FLIT0_A_WIDTH                            64
#define TX_CQ_OFED_DMA_FLIT0_A_MASK                             0xFFFFFFFFFFFFFFFF
#define TX_CQ_OFED_DMA_FLIT0_LRH_MSB                            127
#define TX_CQ_OFED_DMA_FLIT0_LRH_LSB                            64
#define TX_CQ_OFED_DMA_FLIT0_LRH_WIDTH                          64
#define TX_CQ_OFED_DMA_FLIT0_LRH_MASK                           0xFFFFFFFFFFFFFFFF
#define TX_CQ_OFED_DMA_FLIT0_BTH0_MSB                           191
#define TX_CQ_OFED_DMA_FLIT0_BTH0_LSB                           128
#define TX_CQ_OFED_DMA_FLIT0_BTH0_WIDTH                         64
#define TX_CQ_OFED_DMA_FLIT0_BTH0_MASK                          0xFFFFFFFFFFFFFFFF
#define TX_CQ_OFED_DMA_FLIT0_BTH2_MSB                           255
#define TX_CQ_OFED_DMA_FLIT0_BTH2_LSB                           192
#define TX_CQ_OFED_DMA_FLIT0_BTH2_WIDTH                         64
#define TX_CQ_OFED_DMA_FLIT0_BTH2_MASK                          0xFFFFFFFFFFFFFFFF
#define TX_CQ_OFED_DMA_FLIT3_OFED_N_MSB                         63
#define TX_CQ_OFED_DMA_FLIT3_OFED_N_LSB                         0
#define TX_CQ_OFED_DMA_FLIT3_OFED_N_WIDTH                       64
#define TX_CQ_OFED_DMA_FLIT3_OFED_N_MASK                        0xFFFFFFFFFFFFFFFF
#define TX_CQ_OFED_DMA_FLIT3_F_MSB                              127
#define TX_CQ_OFED_DMA_FLIT3_F_LSB                              64
#define TX_CQ_OFED_DMA_FLIT3_F_WIDTH                            64
#define TX_CQ_OFED_DMA_FLIT3_F_MASK                             0xFFFFFFFFFFFFFFFF
#define TX_CQ_OFED_DMA_FLIT3_E_MSB                              191
#define TX_CQ_OFED_DMA_FLIT3_E_LSB                              128
#define TX_CQ_OFED_DMA_FLIT3_E_WIDTH                            64
#define TX_CQ_OFED_DMA_FLIT3_E_MASK                             0xFFFFFFFFFFFFFFFF
#define TX_CQ_OFED_DMA_FLIT3_USER_PTR_MSB                       255
#define TX_CQ_OFED_DMA_FLIT3_USER_PTR_LSB                       192
#define TX_CQ_OFED_DMA_FLIT3_USER_PTR_WIDTH                     64
#define TX_CQ_OFED_DMA_FLIT3_USER_PTR_MASK                      0xFFFFFFFFFFFFFFFF
#define TX_CQ_PSM_FLIT0_A_MSB                              63
#define TX_CQ_PSM_FLIT0_A_LSB                              0
#define TX_CQ_PSM_FLIT0_A_WIDTH                            64
#define TX_CQ_PSM_FLIT0_A_MASK                             0xFFFFFFFFFFFFFFFF
#define TX_CQ_PSM_FLIT0_LRH_MSB                            127
#define TX_CQ_PSM_FLIT0_LRH_LSB                            64
#define TX_CQ_PSM_FLIT0_LRH_WIDTH                          64
#define TX_CQ_PSM_FLIT0_LRH_MASK                           0xFFFFFFFFFFFFFFFF
#define TX_CQ_PSM_FLIT0_BTH0_MSB                           191
#define TX_CQ_PSM_FLIT0_BTH0_LSB                           128
#define TX_CQ_PSM_FLIT0_BTH0_WIDTH                         64
#define TX_CQ_PSM_FLIT0_BTH0_MASK                          0xFFFFFFFFFFFFFFFF
#define TX_CQ_PSM_FLIT0_BTH1_MSB                           255
#define TX_CQ_PSM_FLIT0_BTH1_LSB                           192
#define TX_CQ_PSM_FLIT0_BTH1_WIDTH                         64
#define TX_CQ_PSM_FLIT0_BTH1_MASK                          0xFFFFFFFFFFFFFFFF
#define TX_CQ_PSM_PIO_FLIT1_KDETH_MSB                          63
#define TX_CQ_PSM_PIO_FLIT1_KDETH_LSB                          0
#define TX_CQ_PSM_PIO_FLIT1_KDETH_WIDTH                        64
#define TX_CQ_PSM_PIO_FLIT1_KDETH_MASK                         0xFFFFFFFFFFFFFFFF
#define TX_CQ_PSM_PIO_FLIT1_SW_DEF_MSB                         255
#define TX_CQ_PSM_PIO_FLIT1_SW_DEF_LSB                         64
#define TX_CQ_PSM_PIO_FLIT1_SW_DEF_WIDTH                       192
#define TX_CQ_PSM_PIO_FLIT1_SW_DEF_MASK                        0xFFFFFFFFFFFFFFFF
#define TX_CQ_PSM_DMA_FLIT1_KDETH0_MSB                         63
#define TX_CQ_PSM_DMA_FLIT1_KDETH0_LSB                         0
#define TX_CQ_PSM_DMA_FLIT1_KDETH0_WIDTH                       64
#define TX_CQ_PSM_DMA_FLIT1_KDETH0_MASK                        0xFFFFFFFFFFFFFFFF
#define TX_CQ_PSM_DMA_FLIT1_KDETH2_MSB                         191
#define TX_CQ_PSM_DMA_FLIT1_KDETH2_LSB                         64
#define TX_CQ_PSM_DMA_FLIT1_KDETH2_WIDTH                       128
#define TX_CQ_PSM_DMA_FLIT1_KDETH2_MASK                        0xFFFFFFFFFFFFFFFF
#define TX_CQ_PSM_DMA_FLIT1_KDETH1_MSB                         255
#define TX_CQ_PSM_DMA_FLIT1_KDETH1_LSB                         192
#define TX_CQ_PSM_DMA_FLIT1_KDETH1_WIDTH                       64
#define TX_CQ_PSM_DMA_FLIT1_KDETH1_MASK                        0xFFFFFFFFFFFFFFFF
#define TX_CQ_PSM_DMA_FLIT2_KDETH2_MSB                         191
#define TX_CQ_PSM_DMA_FLIT2_KDETH2_LSB                         0
#define TX_CQ_PSM_DMA_FLIT2_KDETH2_WIDTH                       192
#define TX_CQ_PSM_DMA_FLIT2_KDETH2_MASK                        0xFFFFFFFFFFFFFFFF
#define TX_CQ_PSM_DMA_FLIT2_P_MSB                              255
#define TX_CQ_PSM_DMA_FLIT2_P_LSB                              192
#define TX_CQ_PSM_DMA_FLIT2_P_WIDTH                            64
#define TX_CQ_PSM_DMA_FLIT2_P_MASK                             0xFFFFFFFFFFFFFFFF
#define TX_CQ_PSM_DMA_FLIT3_F0_MSB                             63
#define TX_CQ_PSM_DMA_FLIT3_F0_LSB                             0
#define TX_CQ_PSM_DMA_FLIT3_F0_WIDTH                           64
#define TX_CQ_PSM_DMA_FLIT3_F0_MASK                            0xFFFFFFFFFFFFFFFF
#define TX_CQ_PSM_DMA_FLIT3_F1_MSB                             127
#define TX_CQ_PSM_DMA_FLIT3_F1_LSB                             64
#define TX_CQ_PSM_DMA_FLIT3_F1_WIDTH                           64
#define TX_CQ_PSM_DMA_FLIT3_F1_MASK                            0xFFFFFFFFFFFFFFFF
#define TX_CQ_PSM_DMA_FLIT3_E_MSB                              191
#define TX_CQ_PSM_DMA_FLIT3_E_LSB                              128
#define TX_CQ_PSM_DMA_FLIT3_E_WIDTH                            64
#define TX_CQ_PSM_DMA_FLIT3_E_MASK                             0xFFFFFFFFFFFFFFFF
#define TX_CQ_PSM_DMA_FLIT3_USER_PTR_MSB                       255
#define TX_CQ_PSM_DMA_FLIT3_USER_PTR_LSB                       192
#define TX_CQ_PSM_DMA_FLIT3_USER_PTR_WIDTH                     64
#define TX_CQ_PSM_DMA_FLIT3_USER_PTR_MASK                      0xFFFFFFFFFFFFFFFF
#define TX_PSM_TID_ARRAY_TID0_LENGTH_MSB                    10
#define TX_PSM_TID_ARRAY_TID0_LENGTH_LSB                    0
#define TX_PSM_TID_ARRAY_TID0_LENGTH_WIDTH                  11
#define TX_PSM_TID_ARRAY_TID0_LENGTH_MASK                   0x00000000000007FF
#define TX_PSM_TID_ARRAY_RESERVED_19_11_MSB                 19
#define TX_PSM_TID_ARRAY_RESERVED_19_11_LSB                 11
#define TX_PSM_TID_ARRAY_RESERVED_19_11_WIDTH               9
#define TX_PSM_TID_ARRAY_RESERVED_19_11_MASK                0x00000000000FF800
#define TX_PSM_TID_ARRAY_TID0_CTRL_MSB                      21
#define TX_PSM_TID_ARRAY_TID0_CTRL_LSB                      20
#define TX_PSM_TID_ARRAY_TID0_CTRL_WIDTH                    2
#define TX_PSM_TID_ARRAY_TID0_CTRL_MASK                     0x0000000000300000
#define TX_PSM_TID_ARRAY_TID0_MSB                           31
#define TX_PSM_TID_ARRAY_TID0_LSB                           22
#define TX_PSM_TID_ARRAY_TID0_WIDTH                         10
#define TX_PSM_TID_ARRAY_TID0_MASK                          0x00000000FFC00000
#define TX_PSM_TID_ARRAY_TID1_LENGTH_MSB                    42
#define TX_PSM_TID_ARRAY_TID1_LENGTH_LSB                    32
#define TX_PSM_TID_ARRAY_TID1_LENGTH_WIDTH                  11
#define TX_PSM_TID_ARRAY_TID1_LENGTH_MASK                   0x000007FF00000000
#define TX_PSM_TID_ARRAY_RESERVED_51_43_MSB                 51
#define TX_PSM_TID_ARRAY_RESERVED_51_43_LSB                 43
#define TX_PSM_TID_ARRAY_RESERVED_51_43_WIDTH               9
#define TX_PSM_TID_ARRAY_RESERVED_51_43_MASK                0x000FF80000000000
#define TX_PSM_TID_ARRAY_TID1_CTRL_MSB                      53
#define TX_PSM_TID_ARRAY_TID1_CTRL_LSB                      52
#define TX_PSM_TID_ARRAY_TID1_CTRL_WIDTH                    2
#define TX_PSM_TID_ARRAY_TID1_CTRL_MASK                     0x0030000000000000
#define TX_PSM_TID_ARRAY_TID1_MSB                           63
#define TX_PSM_TID_ARRAY_TID1_LSB                           54
#define TX_PSM_TID_ARRAY_TID1_WIDTH                         10
#define TX_PSM_TID_ARRAY_TID1_MASK                          0xFFC0000000000000
#define RX_IOV_LENGTH_LENGTH_MSB                         40
#define RX_IOV_LENGTH_LENGTH_LSB                         0
#define RX_IOV_LENGTH_LENGTH_WIDTH                       41
#define RX_IOV_LENGTH_LENGTH_MASK                        0x000001FFFFFFFFFF
#define RX_IOV_LENGTH_IOV_ENTRIES_MSB                    56
#define RX_IOV_LENGTH_IOV_ENTRIES_LSB                    41
#define RX_IOV_LENGTH_IOV_ENTRIES_WIDTH                  16
#define RX_IOV_LENGTH_IOV_ENTRIES_MASK                   0x01FFFE0000000000
#define RX_IOV_LENGTH48_LENGTH_MSB                         31
#define RX_IOV_LENGTH48_LENGTH_LSB                         0
#define RX_IOV_LENGTH48_LENGTH_WIDTH                       32
#define RX_IOV_LENGTH48_LENGTH_MASK                        0x00000000FFFFFFFF
#define RX_IOV_LENGTH48_IOV_ENTRIES_MSB                    47
#define RX_IOV_LENGTH48_IOV_ENTRIES_LSB                    32
#define RX_IOV_LENGTH48_IOV_ENTRIES_WIDTH                  16
#define RX_IOV_LENGTH48_IOV_ENTRIES_MASK                   0x0000FFFF00000000
#define RX_LENGTH_LENGTH_MSB                         56
#define RX_LENGTH_LENGTH_LSB                         0
#define RX_LENGTH_LENGTH_WIDTH                       57
#define RX_LENGTH_LENGTH_MASK                        0x01FFFFFFFFFFFFFF
#define RX_LENGTH_IOV_LENGTH_MSB                     56
#define RX_LENGTH_IOV_LENGTH_LSB                     0
#define RX_LENGTH_IOV_LENGTH_WIDTH                   57
#define RX_LENGTH_IOV_LENGTH_MASK                    0x01FFFFFFFFFFFFFF
#define RX_LENGTH48_LENGTH_MSB                         47
#define RX_LENGTH48_LENGTH_LSB                         0
#define RX_LENGTH48_LENGTH_WIDTH                       48
#define RX_LENGTH48_LENGTH_MASK                        0x0000FFFFFFFFFFFF
#define RX_LENGTH48_IOV_LENGTH_MSB                     47
#define RX_LENGTH48_IOV_LENGTH_LSB                     0
#define RX_LENGTH48_IOV_LENGTH_WIDTH                   48
#define RX_LENGTH48_IOV_LENGTH_MASK                    0x0000FFFFFFFFFFFF
#define RX_C1_USER_ID_MSB                        31
#define RX_C1_USER_ID_LSB                        0
#define RX_C1_USER_ID_WIDTH                      32
#define RX_C1_USER_ID_MASK                       0x00000000FFFFFFFF
#define RX_C1_ME_OPTIONS_MSB                     51
#define RX_C1_ME_OPTIONS_LSB                     32
#define RX_C1_ME_OPTIONS_WIDTH                   20
#define RX_C1_ME_OPTIONS_MASK                    0x000FFFFF00000000
#define RX_C1_RESERVED_55_52_MSB                 55
#define RX_C1_RESERVED_55_52_LSB                 52
#define RX_C1_RESERVED_55_52_WIDTH               4
#define RX_C1_RESERVED_55_52_MASK                0x00F0000000000000
#define RX_C1_PTL_IDX_MSB                        63
#define RX_C1_PTL_IDX_LSB                        56
#define RX_C1_PTL_IDX_WIDTH                      8
#define RX_C1_PTL_IDX_MASK                       0xFF00000000000000
#define RX_C2_USER_ID_MSB                        31
#define RX_C2_USER_ID_LSB                        0
#define RX_C2_USER_ID_WIDTH                      32
#define RX_C2_USER_ID_MASK                       0x00000000FFFFFFFF
#define RX_C2_MATCHED_ME_MSB                     47
#define RX_C2_MATCHED_ME_LSB                     32
#define RX_C2_MATCHED_ME_WIDTH                   16
#define RX_C2_MATCHED_ME_MASK                    0x0000FFFF00000000
#define RX_C2_RESERVED_49_48_MSB                 49
#define RX_C2_RESERVED_49_48_LSB                 48
#define RX_C2_RESERVED_49_48_WIDTH               2
#define RX_C2_RESERVED_49_48_MASK                0x0003000000000000
#define RX_C2_M_MSB                              50
#define RX_C2_M_LSB                              50
#define RX_C2_M_WIDTH                            1
#define RX_C2_M_MASK                             0x0004000000000000
#define RX_C2_P_MSB                              51
#define RX_C2_P_LSB                              51
#define RX_C2_P_WIDTH                            1
#define RX_C2_P_MASK                             0x0008000000000000
#define RX_C2_NE_MSB                             52
#define RX_C2_NE_LSB                             52
#define RX_C2_NE_WIDTH                           1
#define RX_C2_NE_MASK                            0x0010000000000000
#define RX_C2_OE_MSB                             53
#define RX_C2_OE_LSB                             53
#define RX_C2_OE_WIDTH                           1
#define RX_C2_OE_MASK                            0x0020000000000000
#define RX_C2_ACK_REQ_MSB                        55
#define RX_C2_ACK_REQ_LSB                        54
#define RX_C2_ACK_REQ_WIDTH                      2
#define RX_C2_ACK_REQ_MASK                       0x00C0000000000000
#define RX_C2_PTL_IDX_MSB                        63
#define RX_C2_PTL_IDX_LSB                        56
#define RX_C2_PTL_IDX_WIDTH                      8
#define RX_C2_PTL_IDX_MASK                       0xFF00000000000000
#define RX_C3_RESERVED_31_0_MSB                  31
#define RX_C3_RESERVED_31_0_LSB                  0
#define RX_C3_RESERVED_31_0_WIDTH                32
#define RX_C3_RESERVED_31_0_MASK                 0x00000000FFFFFFFF
#define RX_C3_TRIG_HANDLE_MSB                    47
#define RX_C3_TRIG_HANDLE_LSB                    32
#define RX_C3_TRIG_HANDLE_WIDTH                  16
#define RX_C3_TRIG_HANDLE_MASK                   0x0000FFFF00000000
#define RX_C3_RESERVED_55_48_MSB                 55
#define RX_C3_RESERVED_55_48_LSB                 48
#define RX_C3_RESERVED_55_48_WIDTH               8
#define RX_C3_RESERVED_55_48_MASK                0x00FF000000000000
#define RX_C3_PTL_IDX_MSB                        63
#define RX_C3_PTL_IDX_LSB                        56
#define RX_C3_PTL_IDX_WIDTH                      8
#define RX_C3_PTL_IDX_MASK                       0xFF00000000000000
#define RX_C4_TRIG_PREVIOUS_MSB                  15
#define RX_C4_TRIG_PREVIOUS_LSB                  0
#define RX_C4_TRIG_PREVIOUS_WIDTH                16
#define RX_C4_TRIG_PREVIOUS_MASK                 0x000000000000FFFF
#define RX_C4_TRIG_NEXT_MSB                      31
#define RX_C4_TRIG_NEXT_LSB                      16
#define RX_C4_TRIG_NEXT_WIDTH                    16
#define RX_C4_TRIG_NEXT_MASK                     0x00000000FFFF0000
#define RX_C4_TRIG_HANDLE_MSB                    47
#define RX_C4_TRIG_HANDLE_LSB                    32
#define RX_C4_TRIG_HANDLE_WIDTH                  16
#define RX_C4_TRIG_HANDLE_MASK                   0x0000FFFF00000000
#define RX_C4_CQ_SOURCE_MSB                      55
#define RX_C4_CQ_SOURCE_LSB                      48
#define RX_C4_CQ_SOURCE_WIDTH                    8
#define RX_C4_CQ_SOURCE_MASK                     0x00FF000000000000
#define RX_C4_PTL_IDX_MSB                        63
#define RX_C4_PTL_IDX_LSB                        56
#define RX_C4_PTL_IDX_WIDTH                      8
#define RX_C4_PTL_IDX_MASK                       0xFF00000000000000
#define RX_D1_SOURCE_ID_MSB                      35
#define RX_D1_SOURCE_ID_LSB                      0
#define RX_D1_SOURCE_ID_WIDTH                    36
#define RX_D1_SOURCE_ID_MASK                     0x0000000FFFFFFFFF
#define RX_D1_CT_HANDLE_MSB                      46
#define RX_D1_CT_HANDLE_LSB                      36
#define RX_D1_CT_HANDLE_WIDTH                    11
#define RX_D1_CT_HANDLE_MASK                     0x00007FF000000000
#define RX_D1_RESERVED_47_47_MSB                 47
#define RX_D1_RESERVED_47_47_LSB                 47
#define RX_D1_RESERVED_47_47_WIDTH               1
#define RX_D1_RESERVED_47_47_MASK                0x0000800000000000
#define RX_D1_REF_COUNT_MSB                      63
#define RX_D1_REF_COUNT_LSB                      48
#define RX_D1_REF_COUNT_WIDTH                    16
#define RX_D1_REF_COUNT_MASK                     0xFFFF000000000000
#define RX_D2_SLID_MSB                           23
#define RX_D2_SLID_LSB                           0
#define RX_D2_SLID_WIDTH                         24
#define RX_D2_SLID_MASK                          0x0000000000FFFFFF
#define RX_D2_IPID_MSB                           35
#define RX_D2_IPID_LSB                           24
#define RX_D2_IPID_WIDTH                         12
#define RX_D2_IPID_MASK                          0x0000000FFF000000
#define RX_D2_RESERVED_39_36_MSB                 39
#define RX_D2_RESERVED_39_36_LSB                 36
#define RX_D2_RESERVED_39_36_WIDTH               4
#define RX_D2_RESERVED_39_36_MASK                0x000000F000000000
#define RX_D2_PARENT_ME_MSB                      55
#define RX_D2_PARENT_ME_LSB                      40
#define RX_D2_PARENT_ME_WIDTH                    16
#define RX_D2_PARENT_ME_MASK                     0x00FFFF0000000000
#define RX_D2_OPCODE_MSB                         62
#define RX_D2_OPCODE_LSB                         56
#define RX_D2_OPCODE_WIDTH                       7
#define RX_D2_OPCODE_MASK                        0x7F00000000000000
#define RX_D2_RESERVED_63_63_MSB                 63
#define RX_D2_RESERVED_63_63_LSB                 63
#define RX_D2_RESERVED_63_63_WIDTH               1
#define RX_D2_RESERVED_63_63_MASK                0x8000000000000000
#define RX_D3_SOURCE_ID_MSB                      35
#define RX_D3_SOURCE_ID_LSB                      0
#define RX_D3_SOURCE_ID_WIDTH                    36
#define RX_D3_SOURCE_ID_MASK                     0x0000000FFFFFFFFF
#define RX_D3_CT_HANDLE_MSB                      46
#define RX_D3_CT_HANDLE_LSB                      36
#define RX_D3_CT_HANDLE_WIDTH                    11
#define RX_D3_CT_HANDLE_MASK                     0x00007FF000000000
#define RX_D3_PT_MSB                             47
#define RX_D3_PT_LSB                             47
#define RX_D3_PT_WIDTH                           1
#define RX_D3_PT_MASK                            0x0000800000000000
#define RX_D3_COMMAND_MSB                        59
#define RX_D3_COMMAND_LSB                        48
#define RX_D3_COMMAND_WIDTH                      12
#define RX_D3_COMMAND_MASK                       0x0FFF000000000000
#define RX_D3_TQ_MSB                             60
#define RX_D3_TQ_LSB                             60
#define RX_D3_TQ_WIDTH                           1
#define RX_D3_TQ_MASK                            0x1000000000000000
#define RX_D3_RESERVED_61_61_MSB                 61
#define RX_D3_RESERVED_61_61_LSB                 61
#define RX_D3_RESERVED_61_61_WIDTH               1
#define RX_D3_RESERVED_61_61_MASK                0x2000000000000000
#define RX_D3_CMD_LEN_MSB                        63
#define RX_D3_CMD_LEN_LSB                        62
#define RX_D3_CMD_LEN_WIDTH                      2
#define RX_D3_CMD_LEN_MASK                       0xC000000000000000
#define RX_E1_LOCAL_OFFSET_MSB                   39
#define RX_E1_LOCAL_OFFSET_LSB                   0
#define RX_E1_LOCAL_OFFSET_WIDTH                 40
#define RX_E1_LOCAL_OFFSET_MASK                  0x000000FFFFFFFFFF
#define RX_E1_MIN_FREE_MSB                       63
#define RX_E1_MIN_FREE_LSB                       40
#define RX_E1_MIN_FREE_WIDTH                     24
#define RX_E1_MIN_FREE_MASK                      0xFFFFFF0000000000
#define RX_E2_RLENGTH_MSB                        31
#define RX_E2_RLENGTH_LSB                        0
#define RX_E2_RLENGTH_WIDTH                      32
#define RX_E2_RLENGTH_MASK                       0x00000000FFFFFFFF
#define RX_E2_MLENGTH_MSB                        63
#define RX_E2_MLENGTH_LSB                        32
#define RX_E2_MLENGTH_WIDTH                      32
#define RX_E2_MLENGTH_MASK                       0xFFFFFFFF00000000
#define RX_E3_RESERVED_11_0_MSB                  11
#define RX_E3_RESERVED_11_0_LSB                  0
#define RX_E3_RESERVED_11_0_WIDTH                12
#define RX_E3_RESERVED_11_0_MASK                 0x0000000000000FFF
#define RX_E3_IPID_MSB                           23
#define RX_E3_IPID_LSB                           12
#define RX_E3_IPID_WIDTH                         12
#define RX_E3_IPID_MASK                          0x0000000000FFF000
#define RX_E3_LIST_HANDLE_MSB                    39
#define RX_E3_LIST_HANDLE_LSB                    24
#define RX_E3_LIST_HANDLE_WIDTH                  16
#define RX_E3_LIST_HANDLE_MASK                   0x000000FFFF000000
#define RX_E3_MIN_FREE_MSB                       63
#define RX_E3_MIN_FREE_LSB                       40
#define RX_E3_MIN_FREE_WIDTH                     24
#define RX_E3_MIN_FREE_MASK                      0xFFFFFF0000000000
#define RX_F1_LENGTH_MSB                         56
#define RX_F1_LENGTH_LSB                         0
#define RX_F1_LENGTH_WIDTH                       57
#define RX_F1_LENGTH_MASK                        0x01FFFFFFFFFFFFFF
#define RX_F1_RESERVED_63_57_MSB                 63
#define RX_F1_RESERVED_63_57_LSB                 57
#define RX_F1_RESERVED_63_57_WIDTH               7
#define RX_F1_RESERVED_63_57_MASK                0xFE00000000000000
#define RX_F2_LENGTH_MSB                         47
#define RX_F2_LENGTH_LSB                         0
#define RX_F2_LENGTH_WIDTH                       48
#define RX_F2_LENGTH_MASK                        0x0000FFFFFFFFFFFF
#define RX_F2_UNEX_REF_COUNT_MSB                 63
#define RX_F2_UNEX_REF_COUNT_LSB                 48
#define RX_F2_UNEX_REF_COUNT_WIDTH               16
#define RX_F2_UNEX_REF_COUNT_MASK                0xFFFF000000000000
#define RX_F3_LENGTH_MSB                         56
#define RX_F3_LENGTH_LSB                         0
#define RX_F3_LENGTH_WIDTH                       57
#define RX_F3_LENGTH_MASK                        0x01FFFFFFFFFFFFFF
#define RX_F3_DTYPE_MSB                          62
#define RX_F3_DTYPE_LSB                          57
#define RX_F3_DTYPE_WIDTH                        6
#define RX_F3_DTYPE_MASK                         0x7E00000000000000
#define RX_F3_RESERVED_63_63_MSB                 63
#define RX_F3_RESERVED_63_63_LSB                 63
#define RX_F3_RESERVED_63_63_WIDTH               1
#define RX_F3_RESERVED_63_63_MASK                0x8000000000000000
#define RX_H_SRANK_MSB                          31
#define RX_H_SRANK_LSB                          0
#define RX_H_SRANK_WIDTH                        32
#define RX_H_SRANK_MASK                         0x00000000FFFFFFFF
#define RX_H_DLID_MSB                           38
#define RX_H_DLID_LSB                           32
#define RX_H_DLID_WIDTH                         7
#define RX_H_DLID_MASK                          0x0000007F00000000
#define RX_H_PT_MSB                             39
#define RX_H_PT_LSB                             39
#define RX_H_PT_WIDTH                           1
#define RX_H_PT_MASK                            0x0000008000000000
#define RX_H_PACKETS_MSB                        63
#define RX_H_PACKETS_LSB                        40
#define RX_H_PACKETS_WIDTH                      24
#define RX_H_PACKETS_MASK                       0xFFFFFF0000000000
#define RX_J_START_MSB                          56
#define RX_J_START_LSB                          0
#define RX_J_START_WIDTH                        57
#define RX_J_START_MASK                         0x01FFFFFFFFFFFFFF
#define RX_J_RESERVED_58_57_MSB                 58
#define RX_J_RESERVED_58_57_LSB                 57
#define RX_J_RESERVED_58_57_WIDTH               2
#define RX_J_RESERVED_58_57_MASK                0x0600000000000000
#define RX_J_O_MSB                              59
#define RX_J_O_LSB                              59
#define RX_J_O_WIDTH                            1
#define RX_J_O_MASK                             0x0800000000000000
#define RX_J_F_MSB                              60
#define RX_J_F_LSB                              60
#define RX_J_F_WIDTH                            1
#define RX_J_F_MASK                             0x1000000000000000
#define RX_J_NI_MSB                             62
#define RX_J_NI_LSB                             61
#define RX_J_NI_WIDTH                           2
#define RX_J_NI_MASK                            0x6000000000000000
#define RX_J_V_MSB                              63
#define RX_J_V_LSB                              63
#define RX_J_V_WIDTH                            1
#define RX_J_V_MASK                             0x8000000000000000
#define RX_K_PREVIOUS_MSB                       15
#define RX_K_PREVIOUS_LSB                       0
#define RX_K_PREVIOUS_WIDTH                     16
#define RX_K_PREVIOUS_MASK                      0x000000000000FFFF
#define RX_K_RESERVED_31_16_MSB                 31
#define RX_K_RESERVED_31_16_LSB                 16
#define RX_K_RESERVED_31_16_WIDTH               16
#define RX_K_RESERVED_31_16_MASK                0x00000000FFFF0000
#define RX_K_NEXT_MSB                           47
#define RX_K_NEXT_LSB                           32
#define RX_K_NEXT_WIDTH                         16
#define RX_K_NEXT_MASK                          0x0000FFFF00000000
#define RX_K_RESERVED_63_48_MSB                 63
#define RX_K_RESERVED_63_48_LSB                 48
#define RX_K_RESERVED_63_48_WIDTH               16
#define RX_K_RESERVED_63_48_MASK                0xFFFF000000000000
#define RX_CQ_LIST_FLIT0_A_MSB                              63
#define RX_CQ_LIST_FLIT0_A_LSB                              0
#define RX_CQ_LIST_FLIT0_A_WIDTH                            64
#define RX_CQ_LIST_FLIT0_A_MASK                             0xFFFFFFFFFFFFFFFF
#define RX_CQ_LIST_FLIT0_B_MSB                              127
#define RX_CQ_LIST_FLIT0_B_LSB                              64
#define RX_CQ_LIST_FLIT0_B_WIDTH                            64
#define RX_CQ_LIST_FLIT0_B_MASK                             0xFFFFFFFFFFFFFFFF
#define RX_CQ_LIST_FLIT0_C_MSB                              191
#define RX_CQ_LIST_FLIT0_C_LSB                              128
#define RX_CQ_LIST_FLIT0_C_WIDTH                            64
#define RX_CQ_LIST_FLIT0_C_MASK                             0xFFFFFFFFFFFFFFFF
#define RX_CQ_LIST_FLIT0_D_MSB                              255
#define RX_CQ_LIST_FLIT0_D_LSB                              192
#define RX_CQ_LIST_FLIT0_D_WIDTH                            64
#define RX_CQ_LIST_FLIT0_D_MASK                             0xFFFFFFFFFFFFFFFF
#define RX_CQ_LIST_FLIT1_E_MSB                              63
#define RX_CQ_LIST_FLIT1_E_LSB                              0
#define RX_CQ_LIST_FLIT1_E_WIDTH                            64
#define RX_CQ_LIST_FLIT1_E_MASK                             0xFFFFFFFFFFFFFFFF
#define RX_CQ_LIST_FLIT1_F_MSB                              127
#define RX_CQ_LIST_FLIT1_F_LSB                              64
#define RX_CQ_LIST_FLIT1_F_WIDTH                            64
#define RX_CQ_LIST_FLIT1_F_MASK                             0xFFFFFFFFFFFFFFFF
#define RX_CQ_LIST_FLIT1_G_MSB                              191
#define RX_CQ_LIST_FLIT1_G_LSB                              128
#define RX_CQ_LIST_FLIT1_G_WIDTH                            64
#define RX_CQ_LIST_FLIT1_G_MASK                             0xFFFFFFFFFFFFFFFF
#define RX_CQ_LIST_FLIT1_J_MSB                              255
#define RX_CQ_LIST_FLIT1_J_LSB                              192
#define RX_CQ_LIST_FLIT1_J_WIDTH                            64
#define RX_CQ_LIST_FLIT1_J_MASK                             0xFFFFFFFFFFFFFFFF
#define PCB_PORTALS_BASE_MSB                   44
#define PCB_PORTALS_BASE_LSB                   0
#define PCB_PORTALS_BASE_WIDTH                 45
#define PCB_PORTALS_BASE_MASK                  0x00001FFFFFFFFFFF
#define PCB_RESERVED_46_45_MSB                 46
#define PCB_RESERVED_46_45_LSB                 45
#define PCB_RESERVED_46_45_WIDTH               2
#define PCB_RESERVED_46_45_MASK                0x0000600000000000
#define PCB_BASE_PA_MSB                        47
#define PCB_BASE_PA_LSB                        47
#define PCB_BASE_PA_WIDTH                      1
#define PCB_BASE_PA_MASK                       0x0000800000000000
#define PCB_RESERVED_62_48_MSB                 62
#define PCB_RESERVED_62_48_LSB                 48
#define PCB_RESERVED_62_48_WIDTH               15
#define PCB_RESERVED_62_48_MASK                0x7FFF000000000000
#define PCB_V_MSB                              63
#define PCB_V_LSB                              63
#define PCB_V_WIDTH                            1
#define PCB_V_MASK                             0x8000000000000000
#define PCB_LE_ME_BASE_MSB                     108
#define PCB_LE_ME_BASE_LSB                     64
#define PCB_LE_ME_BASE_WIDTH                   45
#define PCB_LE_ME_BASE_MASK                    0x00001FFFFFFFFFFF
#define PCB_RESERVED_110_109_MSB               110
#define PCB_RESERVED_110_109_LSB               109
#define PCB_RESERVED_110_109_WIDTH             2
#define PCB_RESERVED_110_109_MASK              0x0000600000000000
#define PCB_LE_ME_PA_MSB                       111
#define PCB_LE_ME_PA_LSB                       111
#define PCB_LE_ME_PA_WIDTH                     1
#define PCB_LE_ME_PA_MASK                      0x0000800000000000
#define PCB_LE_ME_SIZE_MSB                     127
#define PCB_LE_ME_SIZE_LSB                     112
#define PCB_LE_ME_SIZE_WIDTH                   16
#define PCB_LE_ME_SIZE_MASK                    0xFFFF000000000000
#define PCB_UNEX_BASE_MSB                      172
#define PCB_UNEX_BASE_LSB                      128
#define PCB_UNEX_BASE_WIDTH                    45
#define PCB_UNEX_BASE_MASK                     0x00001FFFFFFFFFFF
#define PCB_RESERVED_174_173_MSB               174
#define PCB_RESERVED_174_173_LSB               173
#define PCB_RESERVED_174_173_WIDTH             2
#define PCB_RESERVED_174_173_MASK              0x0000600000000000
#define PCB_UNEX_PA_MSB                        175
#define PCB_UNEX_PA_LSB                        175
#define PCB_UNEX_PA_WIDTH                      1
#define PCB_UNEX_PA_MASK                       0x0000800000000000
#define PCB_UNEX_SIZE_MSB                      191
#define PCB_UNEX_SIZE_LSB                      176
#define PCB_UNEX_SIZE_WIDTH                    16
#define PCB_UNEX_SIZE_MASK                     0xFFFF000000000000
#define PCB_UNEX_FREE_HEAD_MSB                 207
#define PCB_UNEX_FREE_HEAD_LSB                 192
#define PCB_UNEX_FREE_HEAD_WIDTH               16
#define PCB_UNEX_FREE_HEAD_MASK                0x000000000000FFFF
#define PCB_TRIG_OP_SIZE_MSB                   223
#define PCB_TRIG_OP_SIZE_LSB                   208
#define PCB_TRIG_OP_SIZE_WIDTH                 16
#define PCB_TRIG_OP_SIZE_MASK                  0x00000000FFFF0000
#define PCB_RESERVED_255_224_MSB               255
#define PCB_RESERVED_255_224_LSB               224
#define PCB_RESERVED_255_224_WIDTH             32
#define PCB_RESERVED_255_224_MASK              0xFFFFFFFF00000000
#define PTENTRY_FP0_PRIORITY_HEAD_MSB                  15
#define PTENTRY_FP0_PRIORITY_HEAD_LSB                  0
#define PTENTRY_FP0_PRIORITY_HEAD_WIDTH                16
#define PTENTRY_FP0_PRIORITY_HEAD_MASK                 0x000000000000FFFF
#define PTENTRY_FP0_PRIORITY_TAIL_MSB                  31
#define PTENTRY_FP0_PRIORITY_TAIL_LSB                  16
#define PTENTRY_FP0_PRIORITY_TAIL_WIDTH                16
#define PTENTRY_FP0_PRIORITY_TAIL_MASK                 0x00000000FFFF0000
#define PTENTRY_FP0_OVERFLOW_HEAD_MSB                  47
#define PTENTRY_FP0_OVERFLOW_HEAD_LSB                  32
#define PTENTRY_FP0_OVERFLOW_HEAD_WIDTH                16
#define PTENTRY_FP0_OVERFLOW_HEAD_MASK                 0x0000FFFF00000000
#define PTENTRY_FP0_RESERVED_54_48_MSB                 54
#define PTENTRY_FP0_RESERVED_54_48_LSB                 48
#define PTENTRY_FP0_RESERVED_54_48_WIDTH               7
#define PTENTRY_FP0_RESERVED_54_48_MASK                0x007F000000000000
#define PTENTRY_FP0_BC_MSB                             55
#define PTENTRY_FP0_BC_LSB                             55
#define PTENTRY_FP0_BC_WIDTH                           1
#define PTENTRY_FP0_BC_MASK                            0x0080000000000000
#define PTENTRY_FP0_OT_MSB                             56
#define PTENTRY_FP0_OT_LSB                             56
#define PTENTRY_FP0_OT_WIDTH                           1
#define PTENTRY_FP0_OT_MASK                            0x0100000000000000
#define PTENTRY_FP0_UO_MSB                             57
#define PTENTRY_FP0_UO_LSB                             57
#define PTENTRY_FP0_UO_WIDTH                           1
#define PTENTRY_FP0_UO_MASK                            0x0200000000000000
#define PTENTRY_FP0_FC_MSB                             58
#define PTENTRY_FP0_FC_LSB                             58
#define PTENTRY_FP0_FC_WIDTH                           1
#define PTENTRY_FP0_FC_MASK                            0x0400000000000000
#define PTENTRY_FP0_ENABLE_MSB                         59
#define PTENTRY_FP0_ENABLE_LSB                         59
#define PTENTRY_FP0_ENABLE_WIDTH                       1
#define PTENTRY_FP0_ENABLE_MASK                        0x0800000000000000
#define PTENTRY_FP0_NI_MSB                             61
#define PTENTRY_FP0_NI_LSB                             60
#define PTENTRY_FP0_NI_WIDTH                           2
#define PTENTRY_FP0_NI_MASK                            0x3000000000000000
#define PTENTRY_FP0_FP_MSB                             62
#define PTENTRY_FP0_FP_LSB                             62
#define PTENTRY_FP0_FP_WIDTH                           1
#define PTENTRY_FP0_FP_MASK                            0x4000000000000000
#define PTENTRY_FP0_V_MSB                              63
#define PTENTRY_FP0_V_LSB                              63
#define PTENTRY_FP0_V_WIDTH                            1
#define PTENTRY_FP0_V_MASK                             0x8000000000000000
#define PTENTRY_FP0_OVERFLOW_TAIL_MSB                  79
#define PTENTRY_FP0_OVERFLOW_TAIL_LSB                  64
#define PTENTRY_FP0_OVERFLOW_TAIL_WIDTH                16
#define PTENTRY_FP0_OVERFLOW_TAIL_MASK                 0x000000000000FFFF
#define PTENTRY_FP0_UNEXPECTED_HEAD_MSB                95
#define PTENTRY_FP0_UNEXPECTED_HEAD_LSB                80
#define PTENTRY_FP0_UNEXPECTED_HEAD_WIDTH              16
#define PTENTRY_FP0_UNEXPECTED_HEAD_MASK               0x00000000FFFF0000
#define PTENTRY_FP0_UNEXPECTED_TAIL_MSB                111
#define PTENTRY_FP0_UNEXPECTED_TAIL_LSB                96
#define PTENTRY_FP0_UNEXPECTED_TAIL_WIDTH              16
#define PTENTRY_FP0_UNEXPECTED_TAIL_MASK               0x0000FFFF00000000
#define PTENTRY_FP0_EQ_HANDLE_MSB                      122
#define PTENTRY_FP0_EQ_HANDLE_LSB                      112
#define PTENTRY_FP0_EQ_HANDLE_WIDTH                    11
#define PTENTRY_FP0_EQ_HANDLE_MASK                     0x07FF000000000000
#define PTENTRY_FP0_RESERVED_255_123_MSB               255
#define PTENTRY_FP0_RESERVED_255_123_LSB               123
#define PTENTRY_FP0_RESERVED_255_123_WIDTH             133
#define PTENTRY_FP0_RESERVED_255_123_MASK              0xF800000000000000
#define PTENTRY_FP1_START_MSB                          56
#define PTENTRY_FP1_START_LSB                          0
#define PTENTRY_FP1_START_WIDTH                        57
#define PTENTRY_FP1_START_MASK                         0x01FFFFFFFFFFFFFF
#define PTENTRY_FP1_RESERVED_57_57_MSB                 57
#define PTENTRY_FP1_RESERVED_57_57_LSB                 57
#define PTENTRY_FP1_RESERVED_57_57_WIDTH               1
#define PTENTRY_FP1_RESERVED_57_57_MASK                0x0200000000000000
#define PTENTRY_FP1_G_MSB                              58
#define PTENTRY_FP1_G_LSB                              58
#define PTENTRY_FP1_G_WIDTH                            1
#define PTENTRY_FP1_G_MASK                             0x0400000000000000
#define PTENTRY_FP1_P_MSB                              59
#define PTENTRY_FP1_P_LSB                              59
#define PTENTRY_FP1_P_WIDTH                            1
#define PTENTRY_FP1_P_MASK                             0x0800000000000000
#define PTENTRY_FP1_NI_MSB                             61
#define PTENTRY_FP1_NI_LSB                             60
#define PTENTRY_FP1_NI_WIDTH                           2
#define PTENTRY_FP1_NI_MASK                            0x3000000000000000
#define PTENTRY_FP1_FP_MSB                             62
#define PTENTRY_FP1_FP_LSB                             62
#define PTENTRY_FP1_FP_WIDTH                           1
#define PTENTRY_FP1_FP_MASK                            0x4000000000000000
#define PTENTRY_FP1_V_MSB                              63
#define PTENTRY_FP1_V_LSB                              63
#define PTENTRY_FP1_V_WIDTH                            1
#define PTENTRY_FP1_V_MASK                             0x8000000000000000
#define PTENTRY_FP1_LENGTH_MSB                         120
#define PTENTRY_FP1_LENGTH_LSB                         64
#define PTENTRY_FP1_LENGTH_WIDTH                       57
#define PTENTRY_FP1_LENGTH_MASK                        0x01FFFFFFFFFFFFFF
#define PTENTRY_FP1_RESERVED_127_121_MSB               127
#define PTENTRY_FP1_RESERVED_127_121_LSB               121
#define PTENTRY_FP1_RESERVED_127_121_WIDTH             7
#define PTENTRY_FP1_RESERVED_127_121_MASK              0xFE00000000000000
#define PTENTRY_FP1_USER_ID_MSB                        159
#define PTENTRY_FP1_USER_ID_LSB                        128
#define PTENTRY_FP1_USER_ID_WIDTH                      32
#define PTENTRY_FP1_USER_ID_MASK                       0x00000000FFFFFFFF
#define PTENTRY_FP1_CT_HANDLE_MSB                      170
#define PTENTRY_FP1_CT_HANDLE_LSB                      160
#define PTENTRY_FP1_CT_HANDLE_WIDTH                    11
#define PTENTRY_FP1_CT_HANDLE_MASK                     0x000007FF00000000
#define PTENTRY_FP1_RESERVED_175_171_MSB               175
#define PTENTRY_FP1_RESERVED_175_171_LSB               171
#define PTENTRY_FP1_RESERVED_175_171_WIDTH             5
#define PTENTRY_FP1_RESERVED_175_171_MASK              0x0000F80000000000
#define PTENTRY_FP1_EQ_HANDLE_MSB                      186
#define PTENTRY_FP1_EQ_HANDLE_LSB                      176
#define PTENTRY_FP1_EQ_HANDLE_WIDTH                    11
#define PTENTRY_FP1_EQ_HANDLE_MASK                     0x07FF000000000000
#define PTENTRY_FP1_RESERVED_191_187_MSB               191
#define PTENTRY_FP1_RESERVED_191_187_LSB               187
#define PTENTRY_FP1_RESERVED_191_187_WIDTH             5
#define PTENTRY_FP1_RESERVED_191_187_MASK              0xF800000000000000
#define PTENTRY_FP1_REF_COUNT_MSB                      207
#define PTENTRY_FP1_REF_COUNT_LSB                      192
#define PTENTRY_FP1_REF_COUNT_WIDTH                    16
#define PTENTRY_FP1_REF_COUNT_MASK                     0x000000000000FFFF
#define PTENTRY_FP1_LE_OPTIONS_MSB                     217
#define PTENTRY_FP1_LE_OPTIONS_LSB                     208
#define PTENTRY_FP1_LE_OPTIONS_WIDTH                   10
#define PTENTRY_FP1_LE_OPTIONS_MASK                    0x0000000003FF0000
#define PTENTRY_FP1_RESERVED_255_218_MSB               255
#define PTENTRY_FP1_RESERVED_255_218_LSB               218
#define PTENTRY_FP1_RESERVED_255_218_WIDTH             38
#define PTENTRY_FP1_RESERVED_255_218_MASK              0xFFFFFFFFFC000000
#define PSM_SEQUENCE_SEQ_NUM_MSB                        10
#define PSM_SEQUENCE_SEQ_NUM_LSB                        0
#define PSM_SEQUENCE_SEQ_NUM_WIDTH                      11
#define PSM_SEQUENCE_SEQ_NUM_MASK                       0x00000000000007FF
#define PSM_SEQUENCE_GEN_VAL_MSB                        30
#define PSM_SEQUENCE_GEN_VAL_LSB                        11
#define PSM_SEQUENCE_GEN_VAL_WIDTH                      20
#define PSM_SEQUENCE_GEN_VAL_MASK                       0x000000007FFFF800
#define PSM_SEQUENCE_RESERVED_31_31_MSB                 31
#define PSM_SEQUENCE_RESERVED_31_31_LSB                 31
#define PSM_SEQUENCE_RESERVED_31_31_WIDTH               1
#define PSM_SEQUENCE_RESERVED_31_31_MASK                0x0000000080000000
#define PSM_SEQUENCE_FLOW_VALID_MSB                     32
#define PSM_SEQUENCE_FLOW_VALID_LSB                     32
#define PSM_SEQUENCE_FLOW_VALID_WIDTH                   1
#define PSM_SEQUENCE_FLOW_VALID_MASK                    0x0000000100000000
#define PSM_SEQUENCE_HDR_SUPP_ENABLED_MSB               33
#define PSM_SEQUENCE_HDR_SUPP_ENABLED_LSB               33
#define PSM_SEQUENCE_HDR_SUPP_ENABLED_WIDTH             1
#define PSM_SEQUENCE_HDR_SUPP_ENABLED_MASK              0x0000000200000000
#define PSM_SEQUENCE_KEEP_AFTER_SEQ_ERR_MSB             34
#define PSM_SEQUENCE_KEEP_AFTER_SEQ_ERR_LSB             34
#define PSM_SEQUENCE_KEEP_AFTER_SEQ_ERR_WIDTH           1
#define PSM_SEQUENCE_KEEP_AFTER_SEQ_ERR_MASK            0x0000000400000000
#define PSM_SEQUENCE_KEEP_ON_GEN_ERROR_MSB              35
#define PSM_SEQUENCE_KEEP_ON_GEN_ERROR_LSB              35
#define PSM_SEQUENCE_KEEP_ON_GEN_ERROR_WIDTH            1
#define PSM_SEQUENCE_KEEP_ON_GEN_ERROR_MASK             0x0000000800000000
#define PSM_SEQUENCE_KEEP_PAYLOAD_ON_GEN_ERR_MSB        36
#define PSM_SEQUENCE_KEEP_PAYLOAD_ON_GEN_ERR_LSB        36
#define PSM_SEQUENCE_KEEP_PAYLOAD_ON_GEN_ERR_WIDTH      1
#define PSM_SEQUENCE_KEEP_PAYLOAD_ON_GEN_ERR_MASK       0x0000001000000000
#define PSM_SEQUENCE_SEQ_MISMATCH_MSB                   37
#define PSM_SEQUENCE_SEQ_MISMATCH_LSB                   37
#define PSM_SEQUENCE_SEQ_MISMATCH_WIDTH                 1
#define PSM_SEQUENCE_SEQ_MISMATCH_MASK                  0x0000002000000000
#define PSM_SEQUENCE_GEN_MISMATCH_MSB                   38
#define PSM_SEQUENCE_GEN_MISMATCH_LSB                   38
#define PSM_SEQUENCE_GEN_MISMATCH_WIDTH                 1
#define PSM_SEQUENCE_GEN_MISMATCH_MASK                  0x0000004000000000
#define PSM_SEQUENCE_EXT_PSN_ENABLE_MSB                 39
#define PSM_SEQUENCE_EXT_PSN_ENABLE_LSB                 39
#define PSM_SEQUENCE_EXT_PSN_ENABLE_WIDTH               1
#define PSM_SEQUENCE_EXT_PSN_ENABLE_MASK                0x0000008000000000
#define PTENTRY_FP0__BC1_PSM_SEQUENCE_MSB                   39
#define PTENTRY_FP0__BC1_PSM_SEQUENCE_LSB                   0
#define PTENTRY_FP0__BC1_PSM_SEQUENCE_WIDTH                 40
#define PTENTRY_FP0__BC1_PSM_SEQUENCE_MASK                  0x000000FFFFFFFFFF
#define PTENTRY_FP0__BC1_RESERVED_53_40_MSB                 53
#define PTENTRY_FP0__BC1_RESERVED_53_40_LSB                 40
#define PTENTRY_FP0__BC1_RESERVED_53_40_WIDTH               14
#define PTENTRY_FP0__BC1_RESERVED_53_40_MASK                0x003FFF0000000000
#define PTENTRY_FP0__BC1_JK_MSB                             54
#define PTENTRY_FP0__BC1_JK_LSB                             54
#define PTENTRY_FP0__BC1_JK_WIDTH                           1
#define PTENTRY_FP0__BC1_JK_MASK                            0x0040000000000000
#define PTENTRY_FP0__BC1_BC_MSB                             55
#define PTENTRY_FP0__BC1_BC_LSB                             55
#define PTENTRY_FP0__BC1_BC_WIDTH                           1
#define PTENTRY_FP0__BC1_BC_MASK                            0x0080000000000000
#define PTENTRY_FP0__BC1_RESERVED_61_56_MSB                 61
#define PTENTRY_FP0__BC1_RESERVED_61_56_LSB                 56
#define PTENTRY_FP0__BC1_RESERVED_61_56_WIDTH               6
#define PTENTRY_FP0__BC1_RESERVED_61_56_MASK                0x3F00000000000000
#define PTENTRY_FP0__BC1_FP_MSB                             62
#define PTENTRY_FP0__BC1_FP_LSB                             62
#define PTENTRY_FP0__BC1_FP_WIDTH                           1
#define PTENTRY_FP0__BC1_FP_MASK                            0x4000000000000000
#define PTENTRY_FP0__BC1_V_MSB                              63
#define PTENTRY_FP0__BC1_V_LSB                              63
#define PTENTRY_FP0__BC1_V_WIDTH                            1
#define PTENTRY_FP0__BC1_V_MASK                             0x8000000000000000
#define PTENTRY_FP0__BC1_EAGER_HEAD_MSB                     79
#define PTENTRY_FP0__BC1_EAGER_HEAD_LSB                     64
#define PTENTRY_FP0__BC1_EAGER_HEAD_WIDTH                   16
#define PTENTRY_FP0__BC1_EAGER_HEAD_MASK                    0x000000000000FFFF
#define PTENTRY_FP0__BC1_EAGER_TAIL_MSB                     95
#define PTENTRY_FP0__BC1_EAGER_TAIL_LSB                     80
#define PTENTRY_FP0__BC1_EAGER_TAIL_WIDTH                   16
#define PTENTRY_FP0__BC1_EAGER_TAIL_MASK                    0x00000000FFFF0000
#define PTENTRY_FP0__BC1_RESERVED_111_96_MSB                111
#define PTENTRY_FP0__BC1_RESERVED_111_96_LSB                96
#define PTENTRY_FP0__BC1_RESERVED_111_96_WIDTH              16
#define PTENTRY_FP0__BC1_RESERVED_111_96_MASK               0x0000FFFF00000000
#define PTENTRY_FP0__BC1_EQ_HANDLE_MSB                      122
#define PTENTRY_FP0__BC1_EQ_HANDLE_LSB                      112
#define PTENTRY_FP0__BC1_EQ_HANDLE_WIDTH                    11
#define PTENTRY_FP0__BC1_EQ_HANDLE_MASK                     0x07FF000000000000
#define PTENTRY_FP0__BC1_RESERVED_255_123_MSB               255
#define PTENTRY_FP0__BC1_RESERVED_255_123_LSB               123
#define PTENTRY_FP0__BC1_RESERVED_255_123_WIDTH             133
#define PTENTRY_FP0__BC1_RESERVED_255_123_MASK              0xF800000000000000
#define PTL_CT_EVENT_SUCCESS_MSB                        63
#define PTL_CT_EVENT_SUCCESS_LSB                        0
#define PTL_CT_EVENT_SUCCESS_WIDTH                      64
#define PTL_CT_EVENT_SUCCESS_MASK                       0xFFFFFFFFFFFFFFFF
#define PTL_CT_EVENT_FAILURE_MSB                        127
#define PTL_CT_EVENT_FAILURE_LSB                        64
#define PTL_CT_EVENT_FAILURE_WIDTH                      64
#define PTL_CT_EVENT_FAILURE_MASK                       0xFFFFFFFFFFFFFFFF
#define PTL_CT_EVENT_THRESHOLD_MSB                      191
#define PTL_CT_EVENT_THRESHOLD_LSB                      128
#define PTL_CT_EVENT_THRESHOLD_WIDTH                    64
#define PTL_CT_EVENT_THRESHOLD_MASK                     0xFFFFFFFFFFFFFFFF
#define PTL_CT_EVENT_TRIGGERED_HEAD_MSB                 207
#define PTL_CT_EVENT_TRIGGERED_HEAD_LSB                 192
#define PTL_CT_EVENT_TRIGGERED_HEAD_WIDTH               16
#define PTL_CT_EVENT_TRIGGERED_HEAD_MASK                0x000000000000FFFF
#define PTL_CT_EVENT_TRIGGERED_TAIL_MSB                 223
#define PTL_CT_EVENT_TRIGGERED_TAIL_LSB                 208
#define PTL_CT_EVENT_TRIGGERED_TAIL_WIDTH               16
#define PTL_CT_EVENT_TRIGGERED_TAIL_MASK                0x00000000FFFF0000
#define PTL_CT_EVENT_RESERVED_251_224_MSB               251
#define PTL_CT_EVENT_RESERVED_251_224_LSB               224
#define PTL_CT_EVENT_RESERVED_251_224_WIDTH             28
#define PTL_CT_EVENT_RESERVED_251_224_MASK              0x0FFFFFFF00000000
#define PTL_CT_EVENT_NI_MSB                             253
#define PTL_CT_EVENT_NI_LSB                             252
#define PTL_CT_EVENT_NI_WIDTH                           2
#define PTL_CT_EVENT_NI_MASK                            0x3000000000000000
#define PTL_CT_EVENT_PT_MSB                             254
#define PTL_CT_EVENT_PT_LSB                             254
#define PTL_CT_EVENT_PT_WIDTH                           1
#define PTL_CT_EVENT_PT_MASK                            0x4000000000000000
#define PTL_CT_EVENT_V_MSB                              255
#define PTL_CT_EVENT_V_LSB                              255
#define PTL_CT_EVENT_V_WIDTH                            1
#define PTL_CT_EVENT_V_MASK                             0x8000000000000000
#define EQD_START_MSB                          50
#define EQD_START_LSB                          0
#define EQD_START_WIDTH                        51
#define EQD_START_MASK                         0x0007FFFFFFFFFFFF
#define EQD_IRQ_MSB                            59
#define EQD_IRQ_LSB                            51
#define EQD_IRQ_WIDTH                          9
#define EQD_IRQ_MASK                           0x0FF8000000000000
#define EQD_NI_MSB                             61
#define EQD_NI_LSB                             60
#define EQD_NI_WIDTH                           2
#define EQD_NI_MASK                            0x3000000000000000
#define EQD_I_MSB                              62
#define EQD_I_LSB                              62
#define EQD_I_WIDTH                            1
#define EQD_I_MASK                             0x4000000000000000
#define EQD_V_MSB                              63
#define EQD_V_LSB                              63
#define EQD_V_WIDTH                            1
#define EQD_V_MASK                             0x8000000000000000
#define EQD_TAIL_MSB                           85
#define EQD_TAIL_LSB                           64
#define EQD_TAIL_WIDTH                         22
#define EQD_TAIL_MASK                          0x00000000003FFFFF
#define EQD_PENDING_EVENTS_MSB                 100
#define EQD_PENDING_EVENTS_LSB                 86
#define EQD_PENDING_EVENTS_WIDTH               15
#define EQD_PENDING_EVENTS_MASK                0x0000001FFFC00000
#define EQD_ORDER_MSB                          105
#define EQD_ORDER_LSB                          101
#define EQD_ORDER_WIDTH                        5
#define EQD_ORDER_MASK                         0x000003E000000000
#define EQD_HEAD_MSB                           127
#define EQD_HEAD_LSB                           106
#define EQD_HEAD_WIDTH                         22
#define EQD_HEAD_MASK                          0xFFFFFC0000000000
#define INITIATOR_EQENTRY_RESERVED_40_0_MSB                  40
#define INITIATOR_EQENTRY_RESERVED_40_0_LSB                  0
#define INITIATOR_EQENTRY_RESERVED_40_0_WIDTH                41
#define INITIATOR_EQENTRY_RESERVED_40_0_MASK                 0x000001FFFFFFFFFF
#define INITIATOR_EQENTRY_LS_MSB                             41
#define INITIATOR_EQENTRY_LS_LSB                             41
#define INITIATOR_EQENTRY_LS_WIDTH                           1
#define INITIATOR_EQENTRY_LS_MASK                            0x0000020000000000
#define INITIATOR_EQENTRY_FAIL_TYPE_MSB                      47
#define INITIATOR_EQENTRY_FAIL_TYPE_LSB                      42
#define INITIATOR_EQENTRY_FAIL_TYPE_WIDTH                    6
#define INITIATOR_EQENTRY_FAIL_TYPE_MASK                     0x0000FC0000000000
#define INITIATOR_EQENTRY_PTL_IDX_MSB                        55
#define INITIATOR_EQENTRY_PTL_IDX_LSB                        48
#define INITIATOR_EQENTRY_PTL_IDX_WIDTH                      8
#define INITIATOR_EQENTRY_PTL_IDX_MASK                       0x00FF000000000000
#define INITIATOR_EQENTRY_EVENT_KIND_MSB                     61
#define INITIATOR_EQENTRY_EVENT_KIND_LSB                     56
#define INITIATOR_EQENTRY_EVENT_KIND_WIDTH                   6
#define INITIATOR_EQENTRY_EVENT_KIND_MASK                    0x3F00000000000000
#define INITIATOR_EQENTRY_D_MSB                              62
#define INITIATOR_EQENTRY_D_LSB                              62
#define INITIATOR_EQENTRY_D_WIDTH                            1
#define INITIATOR_EQENTRY_D_MASK                             0x4000000000000000
#define INITIATOR_EQENTRY_V_MSB                              63
#define INITIATOR_EQENTRY_V_LSB                              63
#define INITIATOR_EQENTRY_V_WIDTH                            1
#define INITIATOR_EQENTRY_V_MASK                             0x8000000000000000
#define INITIATOR_EQENTRY_ROFFSET_MSB                        120
#define INITIATOR_EQENTRY_ROFFSET_LSB                        64
#define INITIATOR_EQENTRY_ROFFSET_WIDTH                      57
#define INITIATOR_EQENTRY_ROFFSET_MASK                       0x01FFFFFFFFFFFFFF
#define INITIATOR_EQENTRY_RESERVED_126_121_MSB               126
#define INITIATOR_EQENTRY_RESERVED_126_121_LSB               121
#define INITIATOR_EQENTRY_RESERVED_126_121_WIDTH             6
#define INITIATOR_EQENTRY_RESERVED_126_121_MASK              0x7E00000000000000
#define INITIATOR_EQENTRY_BN_MSB                             127
#define INITIATOR_EQENTRY_BN_LSB                             127
#define INITIATOR_EQENTRY_BN_WIDTH                           1
#define INITIATOR_EQENTRY_BN_MASK                            0x8000000000000000
#define INITIATOR_EQENTRY_RLENGTH_MSB                        159
#define INITIATOR_EQENTRY_RLENGTH_LSB                        128
#define INITIATOR_EQENTRY_RLENGTH_WIDTH                      32
#define INITIATOR_EQENTRY_RLENGTH_MASK                       0x00000000FFFFFFFF
#define INITIATOR_EQENTRY_MLENGTH_MSB                        191
#define INITIATOR_EQENTRY_MLENGTH_LSB                        160
#define INITIATOR_EQENTRY_MLENGTH_WIDTH                      32
#define INITIATOR_EQENTRY_MLENGTH_MASK                       0xFFFFFFFF00000000
#define INITIATOR_EQENTRY_USER_PTR_MSB                       255
#define INITIATOR_EQENTRY_USER_PTR_LSB                       192
#define INITIATOR_EQENTRY_USER_PTR_WIDTH                     64
#define INITIATOR_EQENTRY_USER_PTR_MASK                      0xFFFFFFFFFFFFFFFF
#define INITIATOR_EQENTRY_MATCH_BITS_MSB                     319
#define INITIATOR_EQENTRY_MATCH_BITS_LSB                     256
#define INITIATOR_EQENTRY_MATCH_BITS_WIDTH                   64
#define INITIATOR_EQENTRY_MATCH_BITS_MASK                    0xFFFFFFFFFFFFFFFF
#define INITIATOR_EQENTRY_HDR_DATA_MSB                       383
#define INITIATOR_EQENTRY_HDR_DATA_LSB                       320
#define INITIATOR_EQENTRY_HDR_DATA_WIDTH                     64
#define INITIATOR_EQENTRY_HDR_DATA_MASK                      0xFFFFFFFFFFFFFFFF
#define INITIATOR_EQENTRY_RESERVED_511_384_MSB               511
#define INITIATOR_EQENTRY_RESERVED_511_384_LSB               384
#define INITIATOR_EQENTRY_RESERVED_511_384_WIDTH             128
#define INITIATOR_EQENTRY_RESERVED_511_384_MASK              0xFFFFFFFFFFFFFFFF
#define TARGET_EQENTRY_SOURCE_ID_MSB                      35
#define TARGET_EQENTRY_SOURCE_ID_LSB                      0
#define TARGET_EQENTRY_SOURCE_ID_WIDTH                    36
#define TARGET_EQENTRY_SOURCE_ID_MASK                     0x0000000FFFFFFFFF
#define TARGET_EQENTRY_ATOMIC_OP_MSB                      40
#define TARGET_EQENTRY_ATOMIC_OP_LSB                      36
#define TARGET_EQENTRY_ATOMIC_OP_WIDTH                    5
#define TARGET_EQENTRY_ATOMIC_OP_MASK                     0x000001F000000000
#define TARGET_EQENTRY_PT_MSB                             41
#define TARGET_EQENTRY_PT_LSB                             41
#define TARGET_EQENTRY_PT_WIDTH                           1
#define TARGET_EQENTRY_PT_MASK                            0x0000020000000000
#define TARGET_EQENTRY_FAIL_TYPE_MSB                      47
#define TARGET_EQENTRY_FAIL_TYPE_LSB                      42
#define TARGET_EQENTRY_FAIL_TYPE_WIDTH                    6
#define TARGET_EQENTRY_FAIL_TYPE_MASK                     0x0000FC0000000000
#define TARGET_EQENTRY_PTL_IDX_MSB                        55
#define TARGET_EQENTRY_PTL_IDX_LSB                        48
#define TARGET_EQENTRY_PTL_IDX_WIDTH                      8
#define TARGET_EQENTRY_PTL_IDX_MASK                       0x00FF000000000000
#define TARGET_EQENTRY_EVENT_KIND_MSB                     61
#define TARGET_EQENTRY_EVENT_KIND_LSB                     56
#define TARGET_EQENTRY_EVENT_KIND_WIDTH                   6
#define TARGET_EQENTRY_EVENT_KIND_MASK                    0x3F00000000000000
#define TARGET_EQENTRY_D_MSB                              62
#define TARGET_EQENTRY_D_LSB                              62
#define TARGET_EQENTRY_D_WIDTH                            1
#define TARGET_EQENTRY_D_MASK                             0x4000000000000000
#define TARGET_EQENTRY_V_MSB                              63
#define TARGET_EQENTRY_V_LSB                              63
#define TARGET_EQENTRY_V_WIDTH                            1
#define TARGET_EQENTRY_V_MASK                             0x8000000000000000
#define TARGET_EQENTRY_ROFFSET_MSB                        120
#define TARGET_EQENTRY_ROFFSET_LSB                        64
#define TARGET_EQENTRY_ROFFSET_WIDTH                      57
#define TARGET_EQENTRY_ROFFSET_MASK                       0x01FFFFFFFFFFFFFF
#define TARGET_EQENTRY_ATOMIC_DTYPE_MSB                   126
#define TARGET_EQENTRY_ATOMIC_DTYPE_LSB                   121
#define TARGET_EQENTRY_ATOMIC_DTYPE_WIDTH                 6
#define TARGET_EQENTRY_ATOMIC_DTYPE_MASK                  0x7E00000000000000
#define TARGET_EQENTRY_F_MSB                              127
#define TARGET_EQENTRY_F_LSB                              127
#define TARGET_EQENTRY_F_WIDTH                            1
#define TARGET_EQENTRY_F_MASK                             0x8000000000000000
#define TARGET_EQENTRY_RLENGTH_MSB                        159
#define TARGET_EQENTRY_RLENGTH_LSB                        128
#define TARGET_EQENTRY_RLENGTH_WIDTH                      32
#define TARGET_EQENTRY_RLENGTH_MASK                       0x00000000FFFFFFFF
#define TARGET_EQENTRY_MLENGTH_MSB                        191
#define TARGET_EQENTRY_MLENGTH_LSB                        160
#define TARGET_EQENTRY_MLENGTH_WIDTH                      32
#define TARGET_EQENTRY_MLENGTH_MASK                       0xFFFFFFFF00000000
#define TARGET_EQENTRY_USER_PTR_MSB                       255
#define TARGET_EQENTRY_USER_PTR_LSB                       192
#define TARGET_EQENTRY_USER_PTR_WIDTH                     64
#define TARGET_EQENTRY_USER_PTR_MASK                      0xFFFFFFFFFFFFFFFF
#define TARGET_EQENTRY_MATCH_BITS_MSB                     319
#define TARGET_EQENTRY_MATCH_BITS_LSB                     256
#define TARGET_EQENTRY_MATCH_BITS_WIDTH                   64
#define TARGET_EQENTRY_MATCH_BITS_MASK                    0xFFFFFFFFFFFFFFFF
#define TARGET_EQENTRY_HDR_DATA_MSB                       383
#define TARGET_EQENTRY_HDR_DATA_LSB                       320
#define TARGET_EQENTRY_HDR_DATA_WIDTH                     64
#define TARGET_EQENTRY_HDR_DATA_MASK                      0xFFFFFFFFFFFFFFFF
#define TARGET_EQENTRY_START_MSB                          440
#define TARGET_EQENTRY_START_LSB                          384
#define TARGET_EQENTRY_START_WIDTH                        57
#define TARGET_EQENTRY_START_MASK                         0x01FFFFFFFFFFFFFF
#define TARGET_EQENTRY_RESERVED_446_441_MSB               446
#define TARGET_EQENTRY_RESERVED_446_441_LSB               441
#define TARGET_EQENTRY_RESERVED_446_441_WIDTH             6
#define TARGET_EQENTRY_RESERVED_446_441_MASK              0x7E00000000000000
#define TARGET_EQENTRY_FN_MSB                             447
#define TARGET_EQENTRY_FN_LSB                             447
#define TARGET_EQENTRY_FN_WIDTH                           1
#define TARGET_EQENTRY_FN_MASK                            0x8000000000000000
#define TARGET_EQENTRY_USER_ID_MSB                        479
#define TARGET_EQENTRY_USER_ID_LSB                        448
#define TARGET_EQENTRY_USER_ID_WIDTH                      32
#define TARGET_EQENTRY_USER_ID_MASK                       0x00000000FFFFFFFF
#define TARGET_EQENTRY_RESERVED_511_480_MSB               511
#define TARGET_EQENTRY_RESERVED_511_480_LSB               480
#define TARGET_EQENTRY_RESERVED_511_480_WIDTH             32
#define TARGET_EQENTRY_RESERVED_511_480_MASK              0xFFFFFFFF00000000
#define RX_LE_RESERVED_63_0_MSB                  63
#define RX_LE_RESERVED_63_0_LSB                  0
#define RX_LE_RESERVED_63_0_WIDTH                64
#define RX_LE_RESERVED_63_0_MASK                 0xFFFFFFFFFFFFFFFF
#define RX_LE_RESERVED_127_64_MSB                127
#define RX_LE_RESERVED_127_64_LSB                64
#define RX_LE_RESERVED_127_64_WIDTH              64
#define RX_LE_RESERVED_127_64_MASK               0xFFFFFFFFFFFFFFFF
#define RX_LE_C_MSB                              191
#define RX_LE_C_LSB                              128
#define RX_LE_C_WIDTH                            64
#define RX_LE_C_MASK                             0xFFFFFFFFFFFFFFFF
#define RX_LE_D_MSB                              255
#define RX_LE_D_LSB                              192
#define RX_LE_D_WIDTH                            64
#define RX_LE_D_MASK                             0xFFFFFFFFFFFFFFFF
#define RX_LE_RESERVED_319_256_MSB               319
#define RX_LE_RESERVED_319_256_LSB               256
#define RX_LE_RESERVED_319_256_WIDTH             64
#define RX_LE_RESERVED_319_256_MASK              0xFFFFFFFFFFFFFFFF
#define RX_LE_F_MSB                              383
#define RX_LE_F_LSB                              320
#define RX_LE_F_WIDTH                            64
#define RX_LE_F_MASK                             0xFFFFFFFFFFFFFFFF
#define RX_LE_G_MSB                              447
#define RX_LE_G_LSB                              384
#define RX_LE_G_WIDTH                            64
#define RX_LE_G_MASK                             0xFFFFFFFFFFFFFFFF
#define RX_LE_J_MSB                              511
#define RX_LE_J_LSB                              448
#define RX_LE_J_WIDTH                            64
#define RX_LE_J_MASK                             0xFFFFFFFFFFFFFFFF
#define RX_LE_K_MSB                              575
#define RX_LE_K_LSB                              512
#define RX_LE_K_WIDTH                            64
#define RX_LE_K_MASK                             0xFFFFFFFFFFFFFFFF
#define RX_LE_RESERVED_1023_576_MSB              1023
#define RX_LE_RESERVED_1023_576_LSB              576
#define RX_LE_RESERVED_1023_576_WIDTH            448
#define RX_LE_RESERVED_1023_576_MASK             0xFFFFFFFFFFFFFFFF
#define RX_PRIORITY_ME_MATCH_BITS_MSB                     63
#define RX_PRIORITY_ME_MATCH_BITS_LSB                     0
#define RX_PRIORITY_ME_MATCH_BITS_WIDTH                   64
#define RX_PRIORITY_ME_MATCH_BITS_MASK                    0xFFFFFFFFFFFFFFFF
#define RX_PRIORITY_ME_MASK_BITS_MSB                      127
#define RX_PRIORITY_ME_MASK_BITS_LSB                      64
#define RX_PRIORITY_ME_MASK_BITS_WIDTH                    64
#define RX_PRIORITY_ME_MASK_BITS_MASK                     0xFFFFFFFFFFFFFFFF
#define RX_PRIORITY_ME_C_MSB                              191
#define RX_PRIORITY_ME_C_LSB                              128
#define RX_PRIORITY_ME_C_WIDTH                            64
#define RX_PRIORITY_ME_C_MASK                             0xFFFFFFFFFFFFFFFF
#define RX_PRIORITY_ME_D_MSB                              255
#define RX_PRIORITY_ME_D_LSB                              192
#define RX_PRIORITY_ME_D_WIDTH                            64
#define RX_PRIORITY_ME_D_MASK                             0xFFFFFFFFFFFFFFFF
#define RX_PRIORITY_ME_E_MSB                              319
#define RX_PRIORITY_ME_E_LSB                              256
#define RX_PRIORITY_ME_E_WIDTH                            64
#define RX_PRIORITY_ME_E_MASK                             0xFFFFFFFFFFFFFFFF
#define RX_PRIORITY_ME_F_MSB                              383
#define RX_PRIORITY_ME_F_LSB                              320
#define RX_PRIORITY_ME_F_WIDTH                            64
#define RX_PRIORITY_ME_F_MASK                             0xFFFFFFFFFFFFFFFF
#define RX_PRIORITY_ME_G_MSB                              447
#define RX_PRIORITY_ME_G_LSB                              384
#define RX_PRIORITY_ME_G_WIDTH                            64
#define RX_PRIORITY_ME_G_MASK                             0xFFFFFFFFFFFFFFFF
#define RX_PRIORITY_ME_J_MSB                              511
#define RX_PRIORITY_ME_J_LSB                              448
#define RX_PRIORITY_ME_J_WIDTH                            64
#define RX_PRIORITY_ME_J_MASK                             0xFFFFFFFFFFFFFFFF
#define RX_PRIORITY_ME_K_MSB                              575
#define RX_PRIORITY_ME_K_LSB                              512
#define RX_PRIORITY_ME_K_WIDTH                            64
#define RX_PRIORITY_ME_K_MASK                             0xFFFFFFFFFFFFFFFF
#define RX_PRIORITY_ME_RESERVED_1023_576_MSB              1023
#define RX_PRIORITY_ME_RESERVED_1023_576_LSB              576
#define RX_PRIORITY_ME_RESERVED_1023_576_WIDTH            448
#define RX_PRIORITY_ME_RESERVED_1023_576_MASK             0xFFFFFFFFFFFFFFFF
#define RX_OVERFLOW_ME_MATCH_BITS_MSB                     63
#define RX_OVERFLOW_ME_MATCH_BITS_LSB                     0
#define RX_OVERFLOW_ME_MATCH_BITS_WIDTH                   64
#define RX_OVERFLOW_ME_MATCH_BITS_MASK                    0xFFFFFFFFFFFFFFFF
#define RX_OVERFLOW_ME_MASK_BITS_MSB                      127
#define RX_OVERFLOW_ME_MASK_BITS_LSB                      64
#define RX_OVERFLOW_ME_MASK_BITS_WIDTH                    64
#define RX_OVERFLOW_ME_MASK_BITS_MASK                     0xFFFFFFFFFFFFFFFF
#define RX_OVERFLOW_ME_C_MSB                              191
#define RX_OVERFLOW_ME_C_LSB                              128
#define RX_OVERFLOW_ME_C_WIDTH                            64
#define RX_OVERFLOW_ME_C_MASK                             0xFFFFFFFFFFFFFFFF
#define RX_OVERFLOW_ME_D_MSB                              255
#define RX_OVERFLOW_ME_D_LSB                              192
#define RX_OVERFLOW_ME_D_WIDTH                            64
#define RX_OVERFLOW_ME_D_MASK                             0xFFFFFFFFFFFFFFFF
#define RX_OVERFLOW_ME_E_MSB                              319
#define RX_OVERFLOW_ME_E_LSB                              256
#define RX_OVERFLOW_ME_E_WIDTH                            64
#define RX_OVERFLOW_ME_E_MASK                             0xFFFFFFFFFFFFFFFF
#define RX_OVERFLOW_ME_F_MSB                              383
#define RX_OVERFLOW_ME_F_LSB                              320
#define RX_OVERFLOW_ME_F_WIDTH                            64
#define RX_OVERFLOW_ME_F_MASK                             0xFFFFFFFFFFFFFFFF
#define RX_OVERFLOW_ME_G_MSB                              447
#define RX_OVERFLOW_ME_G_LSB                              384
#define RX_OVERFLOW_ME_G_WIDTH                            64
#define RX_OVERFLOW_ME_G_MASK                             0xFFFFFFFFFFFFFFFF
#define RX_OVERFLOW_ME_J_MSB                              511
#define RX_OVERFLOW_ME_J_LSB                              448
#define RX_OVERFLOW_ME_J_WIDTH                            64
#define RX_OVERFLOW_ME_J_MASK                             0xFFFFFFFFFFFFFFFF
#define RX_OVERFLOW_ME_K_MSB                              575
#define RX_OVERFLOW_ME_K_LSB                              512
#define RX_OVERFLOW_ME_K_WIDTH                            64
#define RX_OVERFLOW_ME_K_MASK                             0xFFFFFFFFFFFFFFFF
#define RX_OVERFLOW_ME_RESERVED_1023_576_MSB              1023
#define RX_OVERFLOW_ME_RESERVED_1023_576_LSB              576
#define RX_OVERFLOW_ME_RESERVED_1023_576_WIDTH            448
#define RX_OVERFLOW_ME_RESERVED_1023_576_MASK             0xFFFFFFFFFFFFFFFF
#define RX_UH_RTS_GET_LE_MATCH_BITS_MSB                     63
#define RX_UH_RTS_GET_LE_MATCH_BITS_LSB                     0
#define RX_UH_RTS_GET_LE_MATCH_BITS_WIDTH                   64
#define RX_UH_RTS_GET_LE_MATCH_BITS_MASK                    0xFFFFFFFFFFFFFFFF
#define RX_UH_RTS_GET_LE_HDR_DATA_MSB                       127
#define RX_UH_RTS_GET_LE_HDR_DATA_LSB                       64
#define RX_UH_RTS_GET_LE_HDR_DATA_WIDTH                     64
#define RX_UH_RTS_GET_LE_HDR_DATA_MASK                      0xFFFFFFFFFFFFFFFF
#define RX_UH_RTS_GET_LE_C_MSB                              191
#define RX_UH_RTS_GET_LE_C_LSB                              128
#define RX_UH_RTS_GET_LE_C_WIDTH                            64
#define RX_UH_RTS_GET_LE_C_MASK                             0xFFFFFFFFFFFFFFFF
#define RX_UH_RTS_GET_LE_D_MSB                              255
#define RX_UH_RTS_GET_LE_D_LSB                              192
#define RX_UH_RTS_GET_LE_D_WIDTH                            64
#define RX_UH_RTS_GET_LE_D_MASK                             0xFFFFFFFFFFFFFFFF
#define RX_UH_RTS_GET_LE_E_MSB                              319
#define RX_UH_RTS_GET_LE_E_LSB                              256
#define RX_UH_RTS_GET_LE_E_WIDTH                            64
#define RX_UH_RTS_GET_LE_E_MASK                             0xFFFFFFFFFFFFFFFF
#define RX_UH_RTS_GET_LE_F_MSB                              383
#define RX_UH_RTS_GET_LE_F_LSB                              320
#define RX_UH_RTS_GET_LE_F_WIDTH                            64
#define RX_UH_RTS_GET_LE_F_MASK                             0xFFFFFFFFFFFFFFFF
#define RX_UH_RTS_GET_LE_H_MSB                              447
#define RX_UH_RTS_GET_LE_H_LSB                              384
#define RX_UH_RTS_GET_LE_H_WIDTH                            64
#define RX_UH_RTS_GET_LE_H_MASK                             0xFFFFFFFFFFFFFFFF
#define RX_UH_RTS_GET_LE_J_MSB                              511
#define RX_UH_RTS_GET_LE_J_LSB                              448
#define RX_UH_RTS_GET_LE_J_WIDTH                            64
#define RX_UH_RTS_GET_LE_J_MASK                             0xFFFFFFFFFFFFFFFF
#define RX_UH_RTS_GET_LE_K_MSB                              575
#define RX_UH_RTS_GET_LE_K_LSB                              512
#define RX_UH_RTS_GET_LE_K_WIDTH                            64
#define RX_UH_RTS_GET_LE_K_MASK                             0xFFFFFFFFFFFFFFFF
#define RX_UH_RTS_GET_LE_RESERVED_1023_576_MSB              1023
#define RX_UH_RTS_GET_LE_RESERVED_1023_576_LSB              576
#define RX_UH_RTS_GET_LE_RESERVED_1023_576_WIDTH            448
#define RX_UH_RTS_GET_LE_RESERVED_1023_576_MASK             0xFFFFFFFFFFFFFFFF
#define TX_CQ_B1_OMB_MCTC_MSB                           3
#define TX_CQ_B1_OMB_MCTC_LSB                           0
#define TX_CQ_B1_OMB_MCTC_WIDTH                         4
#define TX_CQ_B1_OMB_MCTC_MASK                          0x000000000000000F
#define TX_CQ_B1_OMB_RESERVED_10_4_MSB                  10
#define TX_CQ_B1_OMB_RESERVED_10_4_LSB                  4
#define TX_CQ_B1_OMB_RESERVED_10_4_WIDTH                7
#define TX_CQ_B1_OMB_RESERVED_10_4_MASK                 0x00000000000007F0
#define TX_CQ_B1_OMB_AUTH_IDX_MSB                       13
#define TX_CQ_B1_OMB_AUTH_IDX_LSB                       11
#define TX_CQ_B1_OMB_AUTH_IDX_WIDTH                     3
#define TX_CQ_B1_OMB_AUTH_IDX_MASK                      0x0000000000003800
#define TX_CQ_B1_OMB_SLID_LOW_MSB                       15
#define TX_CQ_B1_OMB_SLID_LOW_LSB                       14
#define TX_CQ_B1_OMB_SLID_LOW_WIDTH                     2
#define TX_CQ_B1_OMB_SLID_LOW_MASK                      0x000000000000C000
#define TX_CQ_B1_OMB_PKEY_MSB                           31
#define TX_CQ_B1_OMB_PKEY_LSB                           16
#define TX_CQ_B1_OMB_PKEY_WIDTH                         16
#define TX_CQ_B1_OMB_PKEY_MASK                          0x00000000FFFF0000
#define TX_CQ_B1_OMB_MSG_ID_MSB                         47
#define TX_CQ_B1_OMB_MSG_ID_LSB                         32
#define TX_CQ_B1_OMB_MSG_ID_WIDTH                       16
#define TX_CQ_B1_OMB_MSG_ID_MASK                        0x0000FFFF00000000
#define TX_CQ_B1_OMB_RETRANSMIT_DISABLE_MSB             48
#define TX_CQ_B1_OMB_RETRANSMIT_DISABLE_LSB             48
#define TX_CQ_B1_OMB_RETRANSMIT_DISABLE_WIDTH           1
#define TX_CQ_B1_OMB_RETRANSMIT_DISABLE_MASK            0x0001000000000000
#define TX_CQ_B1_OMB_RESERVED_53_49_MSB                 53
#define TX_CQ_B1_OMB_RESERVED_53_49_LSB                 49
#define TX_CQ_B1_OMB_RESERVED_53_49_WIDTH               5
#define TX_CQ_B1_OMB_RESERVED_53_49_MASK                0x003E000000000000
#define TX_CQ_B1_OMB_HD_MSB                             54
#define TX_CQ_B1_OMB_HD_LSB                             54
#define TX_CQ_B1_OMB_HD_WIDTH                           1
#define TX_CQ_B1_OMB_HD_MASK                            0x0040000000000000
#define TX_CQ_B1_OMB_PR_MSB                             55
#define TX_CQ_B1_OMB_PR_LSB                             55
#define TX_CQ_B1_OMB_PR_WIDTH                           1
#define TX_CQ_B1_OMB_PR_MASK                            0x0080000000000000
#define TX_CQ_B1_OMB_MD_OPTIONS_MSB                     63
#define TX_CQ_B1_OMB_MD_OPTIONS_LSB                     56
#define TX_CQ_B1_OMB_MD_OPTIONS_WIDTH                   8
#define TX_CQ_B1_OMB_MD_OPTIONS_MASK                    0xFF00000000000000
#define TX_CQ_C_OMB_SRANK_MSB                          31
#define TX_CQ_C_OMB_SRANK_LSB                          0
#define TX_CQ_C_OMB_SRANK_WIDTH                        32
#define TX_CQ_C_OMB_SRANK_MASK                         0x00000000FFFFFFFF
#define TX_CQ_C_OMB_USER_ID_MSB                        63
#define TX_CQ_C_OMB_USER_ID_LSB                        32
#define TX_CQ_C_OMB_USER_ID_WIDTH                      32
#define TX_CQ_C_OMB_USER_ID_MASK                       0xFFFFFFFF00000000
#define PEND_REND_HEAD_TIME_MSB                      31
#define PEND_REND_HEAD_TIME_LSB                      0
#define PEND_REND_HEAD_TIME_WIDTH                    32
#define PEND_REND_HEAD_TIME_MASK                     0x00000000FFFFFFFF
#define PEND_REND_TAIL_TIME_MSB                      63
#define PEND_REND_TAIL_TIME_LSB                      32
#define PEND_REND_TAIL_TIME_WIDTH                    32
#define PEND_REND_TAIL_TIME_MASK                     0xFFFFFFFF00000000
#define PEND_REND_HEAD_P_MSB                         79
#define PEND_REND_HEAD_P_LSB                         64
#define PEND_REND_HEAD_P_WIDTH                       16
#define PEND_REND_HEAD_P_MASK                        0x000000000000FFFF
#define PEND_REND_TAIL_P_MSB                         95
#define PEND_REND_TAIL_P_LSB                         80
#define PEND_REND_TAIL_P_WIDTH                       16
#define PEND_REND_TAIL_P_MASK                        0x00000000FFFF0000
#define OMB_A_DLID_MSB                           23
#define OMB_A_DLID_LSB                           0
#define OMB_A_DLID_WIDTH                         24
#define OMB_A_DLID_MASK                          0x0000000000FFFFFF
#define OMB_A_CLENGTH_MSB                        28
#define OMB_A_CLENGTH_LSB                        24
#define OMB_A_CLENGTH_WIDTH                      5
#define OMB_A_CLENGTH_MASK                       0x000000001F000000
#define OMB_A_RESERVED_31_29_MSB                 31
#define OMB_A_RESERVED_31_29_LSB                 29
#define OMB_A_RESERVED_31_29_WIDTH               3
#define OMB_A_RESERVED_31_29_MASK                0x00000000E0000000
#define OMB_A_SLID_LOW_MSB                       33
#define OMB_A_SLID_LOW_LSB                       32
#define OMB_A_SLID_LOW_WIDTH                     2
#define OMB_A_SLID_LOW_MASK                      0x0000000300000000
#define OMB_A_CTYPE_MSB                          37
#define OMB_A_CTYPE_LSB                          34
#define OMB_A_CTYPE_WIDTH                        4
#define OMB_A_CTYPE_MASK                         0x0000003C00000000
#define OMB_A_SH_MSB                             38
#define OMB_A_SH_LSB                             38
#define OMB_A_SH_WIDTH                           1
#define OMB_A_SH_MASK                            0x0000004000000000
#define OMB_A_BECN_MSB                           39
#define OMB_A_BECN_LSB                           39
#define OMB_A_BECN_WIDTH                         1
#define OMB_A_BECN_MASK                          0x0000008000000000
#define OMB_A_SL_MSB                             44
#define OMB_A_SL_LSB                             40
#define OMB_A_SL_WIDTH                           5
#define OMB_A_SL_MASK                            0x00001F0000000000
#define OMB_A_RC_MSB                             47
#define OMB_A_RC_LSB                             45
#define OMB_A_RC_WIDTH                           3
#define OMB_A_RC_MASK                            0x0000E00000000000
#define OMB_A_PTL_IDX_MSB                        55
#define OMB_A_PTL_IDX_LSB                        48
#define OMB_A_PTL_IDX_WIDTH                      8
#define OMB_A_PTL_IDX_MASK                       0x00FF000000000000
#define OMB_A_OPCODE_MSB                         62
#define OMB_A_OPCODE_LSB                         56
#define OMB_A_OPCODE_WIDTH                       7
#define OMB_A_OPCODE_MASK                        0x7F00000000000000
#define OMB_A_PT_MSB                             63
#define OMB_A_PT_LSB                             63
#define OMB_A_PT_WIDTH                           1
#define OMB_A_PT_MASK                            0x8000000000000000
#define OMB_B_MDHANDLE_MSB                       10
#define OMB_B_MDHANDLE_LSB                       0
#define OMB_B_MDHANDLE_WIDTH                     11
#define OMB_B_MDHANDLE_MASK                      0x00000000000007FF
#define OMB_B_MCTC_MSB                           14
#define OMB_B_MCTC_LSB                           11
#define OMB_B_MCTC_WIDTH                         4
#define OMB_B_MCTC_MASK                          0x0000000000007800
#define OMB_B_RESERVED_15_15_MSB                 15
#define OMB_B_RESERVED_15_15_LSB                 15
#define OMB_B_RESERVED_15_15_WIDTH               1
#define OMB_B_RESERVED_15_15_MASK                0x0000000000008000
#define OMB_B_PKEY_MSB                           31
#define OMB_B_PKEY_LSB                           16
#define OMB_B_PKEY_WIDTH                         16
#define OMB_B_PKEY_MASK                          0x00000000FFFF0000
#define OMB_B_EQHANDLE_MSB                       42
#define OMB_B_EQHANDLE_LSB                       32
#define OMB_B_EQHANDLE_WIDTH                     11
#define OMB_B_EQHANDLE_MASK                      0x000007FF00000000
#define OMB_B_CTHANDLE_MSB                       53
#define OMB_B_CTHANDLE_LSB                       43
#define OMB_B_CTHANDLE_WIDTH                     11
#define OMB_B_CTHANDLE_MASK                      0x003FF80000000000
#define OMB_B_HD_MSB                             54
#define OMB_B_HD_LSB                             54
#define OMB_B_HD_WIDTH                           1
#define OMB_B_HD_MASK                            0x0040000000000000
#define OMB_B_PR_MSB                             55
#define OMB_B_PR_LSB                             55
#define OMB_B_PR_WIDTH                           1
#define OMB_B_PR_MASK                            0x0080000000000000
#define OMB_B_MDOPTIONS_MSB                      63
#define OMB_B_MDOPTIONS_LSB                      56
#define OMB_B_MDOPTIONS_WIDTH                    8
#define OMB_B_MDOPTIONS_MASK                     0xFF00000000000000
#define OMB_D_USER_ID_MSB                        31
#define OMB_D_USER_ID_LSB                        0
#define OMB_D_USER_ID_WIDTH                      32
#define OMB_D_USER_ID_MASK                       0x00000000FFFFFFFF
#define OMB_D_SRANK_MSB                          63
#define OMB_D_SRANK_LSB                          32
#define OMB_D_SRANK_WIDTH                        32
#define OMB_D_SRANK_MASK                         0xFFFFFFFF00000000
#define OMB_H1_PAYLOAD_MSB                        31
#define OMB_H1_PAYLOAD_LSB                        0
#define OMB_H1_PAYLOAD_WIDTH                      32
#define OMB_H1_PAYLOAD_MASK                       0x00000000FFFFFFFF
#define OMB_H1_DATA_PTR_MSB                       47
#define OMB_H1_DATA_PTR_LSB                       32
#define OMB_H1_DATA_PTR_WIDTH                     16
#define OMB_H1_DATA_PTR_MASK                      0x0000FFFF00000000
#define OMB_H1_STATUS_MSB                         55
#define OMB_H1_STATUS_LSB                         48
#define OMB_H1_STATUS_WIDTH                       8
#define OMB_H1_STATUS_MASK                        0x00FF000000000000
#define OMB_H1_V_MSB                              56
#define OMB_H1_V_LSB                              56
#define OMB_H1_V_WIDTH                            1
#define OMB_H1_V_MASK                             0x0100000000000000
#define OMB_H1_T_MSB                              57
#define OMB_H1_T_LSB                              57
#define OMB_H1_T_WIDTH                            1
#define OMB_H1_T_MASK                             0x0200000000000000
#define OMB_H1_C_MSB                              58
#define OMB_H1_C_LSB                              58
#define OMB_H1_C_WIDTH                            1
#define OMB_H1_C_MASK                             0x0400000000000000
#define OMB_H1_RESERVED_60_59_MSB                 60
#define OMB_H1_RESERVED_60_59_LSB                 59
#define OMB_H1_RESERVED_60_59_WIDTH               2
#define OMB_H1_RESERVED_60_59_MASK                0x1800000000000000
#define OMB_H1_BUFF_STATE_MSB                     63
#define OMB_H1_BUFF_STATE_LSB                     61
#define OMB_H1_BUFF_STATE_WIDTH                   3
#define OMB_H1_BUFF_STATE_MASK                    0xE000000000000000
#define OMB_H2_COMPLETION_COUNT_MSB               23
#define OMB_H2_COMPLETION_COUNT_LSB               0
#define OMB_H2_COMPLETION_COUNT_WIDTH             24
#define OMB_H2_COMPLETION_COUNT_MASK              0x0000000000FFFFFF
#define OMB_H2_SEND_STATUS_MSB                    31
#define OMB_H2_SEND_STATUS_LSB                    24
#define OMB_H2_SEND_STATUS_WIDTH                  8
#define OMB_H2_SEND_STATUS_MASK                   0x00000000FF000000
#define OMB_H2_DATA_PTR_MSB                       47
#define OMB_H2_DATA_PTR_LSB                       32
#define OMB_H2_DATA_PTR_WIDTH                     16
#define OMB_H2_DATA_PTR_MASK                      0x0000FFFF00000000
#define OMB_H2_STATUS_MSB                         55
#define OMB_H2_STATUS_LSB                         48
#define OMB_H2_STATUS_WIDTH                       8
#define OMB_H2_STATUS_MASK                        0x00FF000000000000
#define OMB_H2_V_MSB                              56
#define OMB_H2_V_LSB                              56
#define OMB_H2_V_WIDTH                            1
#define OMB_H2_V_MASK                             0x0100000000000000
#define OMB_H2_T_MSB                              57
#define OMB_H2_T_LSB                              57
#define OMB_H2_T_WIDTH                            1
#define OMB_H2_T_MASK                             0x0200000000000000
#define OMB_H2_C_MSB                              58
#define OMB_H2_C_LSB                              58
#define OMB_H2_C_WIDTH                            1
#define OMB_H2_C_MASK                             0x0400000000000000
#define OMB_H2_RESERVED_60_59_MSB                 60
#define OMB_H2_RESERVED_60_59_LSB                 59
#define OMB_H2_RESERVED_60_59_WIDTH               2
#define OMB_H2_RESERVED_60_59_MASK                0x1800000000000000
#define OMB_H2_BUFF_STATE_MSB                     63
#define OMB_H2_BUFF_STATE_LSB                     61
#define OMB_H2_BUFF_STATE_WIDTH                   3
#define OMB_H2_BUFF_STATE_MASK                    0xE000000000000000
#define OMB_H3_RESERVED_31_0_MSB                  31
#define OMB_H3_RESERVED_31_0_LSB                  0
#define OMB_H3_RESERVED_31_0_WIDTH                32
#define OMB_H3_RESERVED_31_0_MASK                 0x00000000FFFFFFFF
#define OMB_H3_NEXT_PTR_MSB                       47
#define OMB_H3_NEXT_PTR_LSB                       32
#define OMB_H3_NEXT_PTR_WIDTH                     16
#define OMB_H3_NEXT_PTR_MASK                      0x0000FFFF00000000
#define OMB_H3_RESERVED_63_48_MSB                 63
#define OMB_H3_RESERVED_63_48_LSB                 48
#define OMB_H3_RESERVED_63_48_WIDTH               16
#define OMB_H3_RESERVED_63_48_MASK                0xFFFF000000000000
#define OMB_N_OFFSET_MSB                         56
#define OMB_N_OFFSET_LSB                         0
#define OMB_N_OFFSET_WIDTH                       57
#define OMB_N_OFFSET_MASK                        0x01FFFFFFFFFFFFFF
#define OMB_N_RESERVED_59_57_MSB                 59
#define OMB_N_RESERVED_59_57_LSB                 57
#define OMB_N_RESERVED_59_57_WIDTH               3
#define OMB_N_RESERVED_59_57_MASK                0x0E00000000000000
#define OMB_N_ACK_REQ_MSB                        61
#define OMB_N_ACK_REQ_LSB                        60
#define OMB_N_ACK_REQ_WIDTH                      2
#define OMB_N_ACK_REQ_MASK                       0x3000000000000000
#define OMB_N_NI_MSB                             63
#define OMB_N_NI_LSB                             62
#define OMB_N_NI_WIDTH                           2
#define OMB_N_NI_MASK                            0xC000000000000000
#define OMB_O_START_MSB                          56
#define OMB_O_START_LSB                          0
#define OMB_O_START_WIDTH                        57
#define OMB_O_START_MASK                         0x01FFFFFFFFFFFFFF
#define OMB_O_PA_MSB                             57
#define OMB_O_PA_LSB                             57
#define OMB_O_PA_WIDTH                           1
#define OMB_O_PA_MASK                            0x0200000000000000
#define OMB_O_RESERVED_63_58_MSB                 63
#define OMB_O_RESERVED_63_58_LSB                 58
#define OMB_O_RESERVED_63_58_WIDTH               6
#define OMB_O_RESERVED_63_58_MASK                0xFC00000000000000
#define OMB_P_SCHED_TIME_MSB                     31
#define OMB_P_SCHED_TIME_LSB                     0
#define OMB_P_SCHED_TIME_WIDTH                   32
#define OMB_P_SCHED_TIME_MASK                    0x00000000FFFFFFFF
#define OMB_P_RESERVED_63_32_MSB                 63
#define OMB_P_RESERVED_63_32_LSB                 32
#define OMB_P_RESERVED_63_32_WIDTH               32
#define OMB_P_RESERVED_63_32_MASK                0xFFFFFFFF00000000
#define OMB_GENERIC_BUFFERED_A_MSB                              63
#define OMB_GENERIC_BUFFERED_A_LSB                              0
#define OMB_GENERIC_BUFFERED_A_WIDTH                            64
#define OMB_GENERIC_BUFFERED_A_MASK                             0xFFFFFFFFFFFFFFFF
#define OMB_GENERIC_BUFFERED_B_MSB                              127
#define OMB_GENERIC_BUFFERED_B_LSB                              64
#define OMB_GENERIC_BUFFERED_B_WIDTH                            64
#define OMB_GENERIC_BUFFERED_B_MASK                             0xFFFFFFFFFFFFFFFF
#define OMB_GENERIC_BUFFERED_C_MSB                              191
#define OMB_GENERIC_BUFFERED_C_LSB                              128
#define OMB_GENERIC_BUFFERED_C_WIDTH                            64
#define OMB_GENERIC_BUFFERED_C_MASK                             0xFFFFFFFFFFFFFFFF
#define OMB_GENERIC_BUFFERED_D_MSB                              255
#define OMB_GENERIC_BUFFERED_D_LSB                              192
#define OMB_GENERIC_BUFFERED_D_WIDTH                            64
#define OMB_GENERIC_BUFFERED_D_MASK                             0xFFFFFFFFFFFFFFFF
#define OMB_GENERIC_BUFFERED_E_MSB                              319
#define OMB_GENERIC_BUFFERED_E_LSB                              256
#define OMB_GENERIC_BUFFERED_E_WIDTH                            64
#define OMB_GENERIC_BUFFERED_E_MASK                             0xFFFFFFFFFFFFFFFF
#define OMB_GENERIC_BUFFERED_P0_MSB                             383
#define OMB_GENERIC_BUFFERED_P0_LSB                             320
#define OMB_GENERIC_BUFFERED_P0_WIDTH                           64
#define OMB_GENERIC_BUFFERED_P0_MASK                            0xFFFFFFFFFFFFFFFF
#define OMB_GENERIC_BUFFERED_P1_MSB                             447
#define OMB_GENERIC_BUFFERED_P1_LSB                             384
#define OMB_GENERIC_BUFFERED_P1_WIDTH                           64
#define OMB_GENERIC_BUFFERED_P1_MASK                            0xFFFFFFFFFFFFFFFF
#define OMB_GENERIC_BUFFERED_H_MSB                              511
#define OMB_GENERIC_BUFFERED_H_LSB                              448
#define OMB_GENERIC_BUFFERED_H_WIDTH                            64
#define OMB_GENERIC_BUFFERED_H_MASK                             0xFFFFFFFFFFFFFFFF
#define OMB_BUFFERED_REPLY_A_MSB                              63
#define OMB_BUFFERED_REPLY_A_LSB                              0
#define OMB_BUFFERED_REPLY_A_WIDTH                            64
#define OMB_BUFFERED_REPLY_A_MASK                             0xFFFFFFFFFFFFFFFF
#define OMB_BUFFERED_REPLY_B_MSB                              127
#define OMB_BUFFERED_REPLY_B_LSB                              64
#define OMB_BUFFERED_REPLY_B_WIDTH                            64
#define OMB_BUFFERED_REPLY_B_MASK                             0xFFFFFFFFFFFFFFFF
#define OMB_BUFFERED_REPLY_C_MSB                              191
#define OMB_BUFFERED_REPLY_C_LSB                              128
#define OMB_BUFFERED_REPLY_C_WIDTH                            64
#define OMB_BUFFERED_REPLY_C_MASK                             0xFFFFFFFFFFFFFFFF
#define OMB_BUFFERED_REPLY_M_MSB                              255
#define OMB_BUFFERED_REPLY_M_LSB                              192
#define OMB_BUFFERED_REPLY_M_WIDTH                            64
#define OMB_BUFFERED_REPLY_M_MASK                             0xFFFFFFFFFFFFFFFF
#define OMB_BUFFERED_REPLY_E_MSB                              319
#define OMB_BUFFERED_REPLY_E_LSB                              256
#define OMB_BUFFERED_REPLY_E_WIDTH                            64
#define OMB_BUFFERED_REPLY_E_MASK                             0xFFFFFFFFFFFFFFFF
#define OMB_BUFFERED_REPLY_P0_MSB                             383
#define OMB_BUFFERED_REPLY_P0_LSB                             320
#define OMB_BUFFERED_REPLY_P0_WIDTH                           64
#define OMB_BUFFERED_REPLY_P0_MASK                            0xFFFFFFFFFFFFFFFF
#define OMB_BUFFERED_REPLY_P1_MSB                             447
#define OMB_BUFFERED_REPLY_P1_LSB                             384
#define OMB_BUFFERED_REPLY_P1_WIDTH                           64
#define OMB_BUFFERED_REPLY_P1_MASK                            0xFFFFFFFFFFFFFFFF
#define OMB_BUFFERED_REPLY_H_MSB                              511
#define OMB_BUFFERED_REPLY_H_LSB                              448
#define OMB_BUFFERED_REPLY_H_WIDTH                            64
#define OMB_BUFFERED_REPLY_H_MASK                             0xFFFFFFFFFFFFFFFF
#define OMB_GENERIC_TWO_OP_BUFFERED_A_MSB                              63
#define OMB_GENERIC_TWO_OP_BUFFERED_A_LSB                              0
#define OMB_GENERIC_TWO_OP_BUFFERED_A_WIDTH                            64
#define OMB_GENERIC_TWO_OP_BUFFERED_A_MASK                             0xFFFFFFFFFFFFFFFF
#define OMB_GENERIC_TWO_OP_BUFFERED_B_MSB                              127
#define OMB_GENERIC_TWO_OP_BUFFERED_B_LSB                              64
#define OMB_GENERIC_TWO_OP_BUFFERED_B_WIDTH                            64
#define OMB_GENERIC_TWO_OP_BUFFERED_B_MASK                             0xFFFFFFFFFFFFFFFF
#define OMB_GENERIC_TWO_OP_BUFFERED_C_MSB                              191
#define OMB_GENERIC_TWO_OP_BUFFERED_C_LSB                              128
#define OMB_GENERIC_TWO_OP_BUFFERED_C_WIDTH                            64
#define OMB_GENERIC_TWO_OP_BUFFERED_C_MASK                             0xFFFFFFFFFFFFFFFF
#define OMB_GENERIC_TWO_OP_BUFFERED_D_MSB                              255
#define OMB_GENERIC_TWO_OP_BUFFERED_D_LSB                              192
#define OMB_GENERIC_TWO_OP_BUFFERED_D_WIDTH                            64
#define OMB_GENERIC_TWO_OP_BUFFERED_D_MASK                             0xFFFFFFFFFFFFFFFF
#define OMB_GENERIC_TWO_OP_BUFFERED_E_MSB                              319
#define OMB_GENERIC_TWO_OP_BUFFERED_E_LSB                              256
#define OMB_GENERIC_TWO_OP_BUFFERED_E_WIDTH                            64
#define OMB_GENERIC_TWO_OP_BUFFERED_E_MASK                             0xFFFFFFFFFFFFFFFF
#define OMB_GENERIC_TWO_OP_BUFFERED_P0_MSB                             383
#define OMB_GENERIC_TWO_OP_BUFFERED_P0_LSB                             320
#define OMB_GENERIC_TWO_OP_BUFFERED_P0_WIDTH                           64
#define OMB_GENERIC_TWO_OP_BUFFERED_P0_MASK                            0xFFFFFFFFFFFFFFFF
#define OMB_GENERIC_TWO_OP_BUFFERED_P1_MSB                             447
#define OMB_GENERIC_TWO_OP_BUFFERED_P1_LSB                             384
#define OMB_GENERIC_TWO_OP_BUFFERED_P1_WIDTH                           64
#define OMB_GENERIC_TWO_OP_BUFFERED_P1_MASK                            0xFFFFFFFFFFFFFFFF
#define OMB_GENERIC_TWO_OP_BUFFERED_H_MSB                              511
#define OMB_GENERIC_TWO_OP_BUFFERED_H_LSB                              448
#define OMB_GENERIC_TWO_OP_BUFFERED_H_WIDTH                            64
#define OMB_GENERIC_TWO_OP_BUFFERED_H_MASK                             0xFFFFFFFFFFFFFFFF
#define OMB_GENERIC_UNBUFFERED_A_MSB                              63
#define OMB_GENERIC_UNBUFFERED_A_LSB                              0
#define OMB_GENERIC_UNBUFFERED_A_WIDTH                            64
#define OMB_GENERIC_UNBUFFERED_A_MASK                             0xFFFFFFFFFFFFFFFF
#define OMB_GENERIC_UNBUFFERED_B_MSB                              127
#define OMB_GENERIC_UNBUFFERED_B_LSB                              64
#define OMB_GENERIC_UNBUFFERED_B_WIDTH                            64
#define OMB_GENERIC_UNBUFFERED_B_MASK                             0xFFFFFFFFFFFFFFFF
#define OMB_GENERIC_UNBUFFERED_C_MSB                              191
#define OMB_GENERIC_UNBUFFERED_C_LSB                              128
#define OMB_GENERIC_UNBUFFERED_C_WIDTH                            64
#define OMB_GENERIC_UNBUFFERED_C_MASK                             0xFFFFFFFFFFFFFFFF
#define OMB_GENERIC_UNBUFFERED_D_MSB                              255
#define OMB_GENERIC_UNBUFFERED_D_LSB                              192
#define OMB_GENERIC_UNBUFFERED_D_WIDTH                            64
#define OMB_GENERIC_UNBUFFERED_D_MASK                             0xFFFFFFFFFFFFFFFF
#define OMB_GENERIC_UNBUFFERED_E_MSB                              319
#define OMB_GENERIC_UNBUFFERED_E_LSB                              256
#define OMB_GENERIC_UNBUFFERED_E_WIDTH                            64
#define OMB_GENERIC_UNBUFFERED_E_MASK                             0xFFFFFFFFFFFFFFFF
#define OMB_GENERIC_UNBUFFERED_F_MSB                              383
#define OMB_GENERIC_UNBUFFERED_F_LSB                              320
#define OMB_GENERIC_UNBUFFERED_F_WIDTH                            64
#define OMB_GENERIC_UNBUFFERED_F_MASK                             0xFFFFFFFFFFFFFFFF
#define OMB_GENERIC_UNBUFFERED_G_MSB                              447
#define OMB_GENERIC_UNBUFFERED_G_LSB                              384
#define OMB_GENERIC_UNBUFFERED_G_WIDTH                            64
#define OMB_GENERIC_UNBUFFERED_G_MASK                             0xFFFFFFFFFFFFFFFF
#define OMB_GENERIC_UNBUFFERED_H_MSB                              511
#define OMB_GENERIC_UNBUFFERED_H_LSB                              448
#define OMB_GENERIC_UNBUFFERED_H_WIDTH                            64
#define OMB_GENERIC_UNBUFFERED_H_MASK                             0xFFFFFFFFFFFFFFFF
#define OMB_GENERIC_REPLY_A_MSB                              63
#define OMB_GENERIC_REPLY_A_LSB                              0
#define OMB_GENERIC_REPLY_A_WIDTH                            64
#define OMB_GENERIC_REPLY_A_MASK                             0xFFFFFFFFFFFFFFFF
#define OMB_GENERIC_REPLY_B_MSB                              127
#define OMB_GENERIC_REPLY_B_LSB                              64
#define OMB_GENERIC_REPLY_B_WIDTH                            64
#define OMB_GENERIC_REPLY_B_MASK                             0xFFFFFFFFFFFFFFFF
#define OMB_GENERIC_REPLY_C_MSB                              191
#define OMB_GENERIC_REPLY_C_LSB                              128
#define OMB_GENERIC_REPLY_C_WIDTH                            64
#define OMB_GENERIC_REPLY_C_MASK                             0xFFFFFFFFFFFFFFFF
#define OMB_GENERIC_REPLY_M_MSB                              255
#define OMB_GENERIC_REPLY_M_LSB                              192
#define OMB_GENERIC_REPLY_M_WIDTH                            64
#define OMB_GENERIC_REPLY_M_MASK                             0xFFFFFFFFFFFFFFFF
#define OMB_GENERIC_REPLY_E_MSB                              319
#define OMB_GENERIC_REPLY_E_LSB                              256
#define OMB_GENERIC_REPLY_E_WIDTH                            64
#define OMB_GENERIC_REPLY_E_MASK                             0xFFFFFFFFFFFFFFFF
#define OMB_GENERIC_REPLY_I_MSB                              383
#define OMB_GENERIC_REPLY_I_LSB                              320
#define OMB_GENERIC_REPLY_I_WIDTH                            64
#define OMB_GENERIC_REPLY_I_MASK                             0xFFFFFFFFFFFFFFFF
#define OMB_GENERIC_REPLY_RESERVED_447_384_MSB               447
#define OMB_GENERIC_REPLY_RESERVED_447_384_LSB               384
#define OMB_GENERIC_REPLY_RESERVED_447_384_WIDTH             64
#define OMB_GENERIC_REPLY_RESERVED_447_384_MASK              0xFFFFFFFFFFFFFFFF
#define OMB_GENERIC_REPLY_H_MSB                              511
#define OMB_GENERIC_REPLY_H_LSB                              448
#define OMB_GENERIC_REPLY_H_WIDTH                            64
#define OMB_GENERIC_REPLY_H_MASK                             0xFFFFFFFFFFFFFFFF
#define OMB_RENDEZVOUS2_N0_MSB                             63
#define OMB_RENDEZVOUS2_N0_LSB                             0
#define OMB_RENDEZVOUS2_N0_WIDTH                           64
#define OMB_RENDEZVOUS2_N0_MASK                            0xFFFFFFFFFFFFFFFF
#define OMB_RENDEZVOUS2_I_MSB                              127
#define OMB_RENDEZVOUS2_I_LSB                              64
#define OMB_RENDEZVOUS2_I_WIDTH                            64
#define OMB_RENDEZVOUS2_I_MASK                             0xFFFFFFFFFFFFFFFF
#define OMB_RENDEZVOUS2_O_MSB                              191
#define OMB_RENDEZVOUS2_O_LSB                              128
#define OMB_RENDEZVOUS2_O_WIDTH                            64
#define OMB_RENDEZVOUS2_O_MASK                             0xFFFFFFFFFFFFFFFF
#define OMB_RENDEZVOUS2_RESERVED_255_192_MSB               255
#define OMB_RENDEZVOUS2_RESERVED_255_192_LSB               192
#define OMB_RENDEZVOUS2_RESERVED_255_192_WIDTH             64
#define OMB_RENDEZVOUS2_RESERVED_255_192_MASK              0xFFFFFFFFFFFFFFFF
#define OMB_RENDEZVOUS2_N1_MSB                             319
#define OMB_RENDEZVOUS2_N1_LSB                             256
#define OMB_RENDEZVOUS2_N1_WIDTH                           64
#define OMB_RENDEZVOUS2_N1_MASK                            0xFFFFFFFFFFFFFFFF
#define OMB_RENDEZVOUS2_P_MSB                              383
#define OMB_RENDEZVOUS2_P_LSB                              320
#define OMB_RENDEZVOUS2_P_WIDTH                            64
#define OMB_RENDEZVOUS2_P_MASK                             0xFFFFFFFFFFFFFFFF
#define OMB_RENDEZVOUS2_H3_MSB                             447
#define OMB_RENDEZVOUS2_H3_LSB                             384
#define OMB_RENDEZVOUS2_H3_WIDTH                           64
#define OMB_RENDEZVOUS2_H3_MASK                            0xFFFFFFFFFFFFFFFF
#define OMB_RENDEZVOUS2_H2_MSB                             511
#define OMB_RENDEZVOUS2_H2_LSB                             448
#define OMB_RENDEZVOUS2_H2_WIDTH                           64
#define OMB_RENDEZVOUS2_H2_MASK                            0xFFFFFFFFFFFFFFFF
#define IOVEC_RETRANS_FLIT_INITIATOR_START_MSB                56
#define IOVEC_RETRANS_FLIT_INITIATOR_START_LSB                0
#define IOVEC_RETRANS_FLIT_INITIATOR_START_WIDTH              57
#define IOVEC_RETRANS_FLIT_INITIATOR_START_MASK               0x01FFFFFFFFFFFFFF
#define IOVEC_RETRANS_FLIT_RESERVED_60_57_MSB                 60
#define IOVEC_RETRANS_FLIT_RESERVED_60_57_LSB                 57
#define IOVEC_RETRANS_FLIT_RESERVED_60_57_WIDTH               4
#define IOVEC_RETRANS_FLIT_RESERVED_60_57_MASK                0x1E00000000000000
#define IOVEC_RETRANS_FLIT_IOVEC_INDICATOR_MSB                61
#define IOVEC_RETRANS_FLIT_IOVEC_INDICATOR_LSB                61
#define IOVEC_RETRANS_FLIT_IOVEC_INDICATOR_WIDTH              1
#define IOVEC_RETRANS_FLIT_IOVEC_INDICATOR_MASK               0x2000000000000000
#define IOVEC_RETRANS_FLIT_RESERVED_63_62_MSB                 63
#define IOVEC_RETRANS_FLIT_RESERVED_63_62_LSB                 62
#define IOVEC_RETRANS_FLIT_RESERVED_63_62_WIDTH               2
#define IOVEC_RETRANS_FLIT_RESERVED_63_62_MASK                0xC000000000000000
#define IOVEC_RETRANS_FLIT_IOVEC_OFFSET_MSB                   95
#define IOVEC_RETRANS_FLIT_IOVEC_OFFSET_LSB                   64
#define IOVEC_RETRANS_FLIT_IOVEC_OFFSET_WIDTH                 32
#define IOVEC_RETRANS_FLIT_IOVEC_OFFSET_MASK                  0x00000000FFFFFFFF
#define IOVEC_RETRANS_FLIT_RESERVED_255_96_MSB                255
#define IOVEC_RETRANS_FLIT_RESERVED_255_96_LSB                96
#define IOVEC_RETRANS_FLIT_RESERVED_255_96_WIDTH              160
#define IOVEC_RETRANS_FLIT_RESERVED_255_96_MASK               0xFFFFFFFF00000000
#define PEND_PKT_HEAD_TIME_MSB                      11
#define PEND_PKT_HEAD_TIME_LSB                      0
#define PEND_PKT_HEAD_TIME_WIDTH                    12
#define PEND_PKT_HEAD_TIME_MASK                     0x0000000000000FFF
#define PEND_PKT_CURRENT_SEQ_MSB                    27
#define PEND_PKT_CURRENT_SEQ_LSB                    12
#define PEND_PKT_CURRENT_SEQ_WIDTH                  16
#define PEND_PKT_CURRENT_SEQ_MASK                   0x000000000FFFF000
#define PEND_PKT_OLDEST_SEQ_MSB                     43
#define PEND_PKT_OLDEST_SEQ_LSB                     28
#define PEND_PKT_OLDEST_SEQ_WIDTH                   16
#define PEND_PKT_OLDEST_SEQ_MASK                    0x00000FFFF0000000
#define PEND_PKT_HEAD_P_MSB                         59
#define PEND_PKT_HEAD_P_LSB                         44
#define PEND_PKT_HEAD_P_WIDTH                       16
#define PEND_PKT_HEAD_P_MASK                        0x0FFFF00000000000
#define PEND_PKT_TAIL_P_MSB                         75
#define PEND_PKT_TAIL_P_LSB                         60
#define PEND_PKT_TAIL_P_WIDTH                       16
#define PEND_PKT_TAIL_P_MASK                        0xF000000000000000
#define OPB_OFFSET_MSB                         56
#define OPB_OFFSET_LSB                         0
#define OPB_OFFSET_WIDTH                       57
#define OPB_OFFSET_MASK                        0x01FFFFFFFFFFFFFF
#define OPB_PAD_COUNT_MSB                      59
#define OPB_PAD_COUNT_LSB                      57
#define OPB_PAD_COUNT_WIDTH                    3
#define OPB_PAD_COUNT_MASK                     0x0E00000000000000
#define OPB_ACK_REQ_MSB                        61
#define OPB_ACK_REQ_LSB                        60
#define OPB_ACK_REQ_WIDTH                      2
#define OPB_ACK_REQ_MASK                       0x3000000000000000
#define OPB_NI_MSB                             63
#define OPB_NI_LSB                             62
#define OPB_NI_WIDTH                           2
#define OPB_NI_MASK                            0xC000000000000000
#define OPB_START_MSB                          120
#define OPB_START_LSB                          64
#define OPB_START_WIDTH                        57
#define OPB_START_MASK                         0x01FFFFFFFFFFFFFF
#define OPB_PA_MSB                             121
#define OPB_PA_LSB                             121
#define OPB_PA_WIDTH                           1
#define OPB_PA_MASK                            0x0200000000000000
#define OPB_MCTC_MSB                           125
#define OPB_MCTC_LSB                           122
#define OPB_MCTC_WIDTH                         4
#define OPB_MCTC_MASK                          0x3C00000000000000
#define OPB_RESERVED_126_126_MSB               126
#define OPB_RESERVED_126_126_LSB               126
#define OPB_RESERVED_126_126_WIDTH             1
#define OPB_RESERVED_126_126_MASK              0x4000000000000000
#define OPB_V_MSB                              127
#define OPB_V_LSB                              127
#define OPB_V_WIDTH                            1
#define OPB_V_MASK                             0x8000000000000000
#define OPB_PSN_MSB                            143
#define OPB_PSN_LSB                            128
#define OPB_PSN_WIDTH                          16
#define OPB_PSN_MASK                           0x000000000000FFFF
#define OPB_MSG_ID_MSB                         159
#define OPB_MSG_ID_LSB                         144
#define OPB_MSG_ID_WIDTH                       16
#define OPB_MSG_ID_MASK                        0x00000000FFFF0000
#define OPB_BUFF_STATE_MSB                     162
#define OPB_BUFF_STATE_LSB                     160
#define OPB_BUFF_STATE_WIDTH                   3
#define OPB_BUFF_STATE_MASK                    0x0000000700000000
#define OPB_RESERVED_163_163_MSB               163
#define OPB_RESERVED_163_163_LSB               163
#define OPB_RESERVED_163_163_WIDTH             1
#define OPB_RESERVED_163_163_MASK              0x0000000800000000
#define OPB_RETRANS_CNT_MSB                    167
#define OPB_RETRANS_CNT_LSB                    164
#define OPB_RETRANS_CNT_WIDTH                  4
#define OPB_RETRANS_CNT_MASK                   0x000000F000000000
#define OPB_LENGTH_MSB                         178
#define OPB_LENGTH_LSB                         168
#define OPB_LENGTH_WIDTH                       11
#define OPB_LENGTH_MASK                        0x0007FF0000000000
#define OPB_PT_MSB                             179
#define OPB_PT_LSB                             179
#define OPB_PT_WIDTH                           1
#define OPB_PT_MASK                            0x0008000000000000
#define OPB_TIMESTAMP_MSB                      191
#define OPB_TIMESTAMP_LSB                      180
#define OPB_TIMESTAMP_WIDTH                    12
#define OPB_TIMESTAMP_MASK                     0xFFF0000000000000
#define OPB_IOVEC_OFFSET_MSB                   223
#define OPB_IOVEC_OFFSET_LSB                   192
#define OPB_IOVEC_OFFSET_WIDTH                 32
#define OPB_IOVEC_OFFSET_MASK                  0x00000000FFFFFFFF
#define OPB_LOCAL_SEQ_MSB                      239
#define OPB_LOCAL_SEQ_LSB                      224
#define OPB_LOCAL_SEQ_WIDTH                    16
#define OPB_LOCAL_SEQ_MASK                     0x0000FFFF00000000
#define OPB_EXPECTED_PSN_MSB                   255
#define OPB_EXPECTED_PSN_LSB                   240
#define OPB_EXPECTED_PSN_WIDTH                 16
#define OPB_EXPECTED_PSN_MASK                  0xFFFF000000000000
#define OPB_DLID_MSB                           279
#define OPB_DLID_LSB                           256
#define OPB_DLID_WIDTH                         24
#define OPB_DLID_MASK                          0x0000000000FFFFFF
#define OPB_PENDING_ACK_DLID_MSB                           23
#define OPB_PENDING_ACK_DLID_LSB                           0
#define OPB_PENDING_ACK_DLID_WIDTH                         24
#define OPB_PENDING_ACK_DLID_MASK                          0x0000000000FFFFFF
#define OPB_PENDING_ACK_CTYPE_MSB                          27
#define OPB_PENDING_ACK_CTYPE_LSB                          24
#define OPB_PENDING_ACK_CTYPE_WIDTH                        4
#define OPB_PENDING_ACK_CTYPE_MASK                         0x000000000F000000
#define OPB_PENDING_ACK_SH_MSB                             28
#define OPB_PENDING_ACK_SH_LSB                             28
#define OPB_PENDING_ACK_SH_WIDTH                           1
#define OPB_PENDING_ACK_SH_MASK                            0x0000000010000000
#define OPB_PENDING_ACK_BECN_MSB                           29
#define OPB_PENDING_ACK_BECN_LSB                           29
#define OPB_PENDING_ACK_BECN_WIDTH                         1
#define OPB_PENDING_ACK_BECN_MASK                          0x0000000020000000
#define OPB_PENDING_ACK_RESERVED_31_30_MSB                 31
#define OPB_PENDING_ACK_RESERVED_31_30_LSB                 30
#define OPB_PENDING_ACK_RESERVED_31_30_WIDTH               2
#define OPB_PENDING_ACK_RESERVED_31_30_MASK                0x00000000C0000000
#define OPB_PENDING_ACK_SL_MSB                             36
#define OPB_PENDING_ACK_SL_LSB                             32
#define OPB_PENDING_ACK_SL_WIDTH                           5
#define OPB_PENDING_ACK_SL_MASK                            0x0000001F00000000
#define OPB_PENDING_ACK_RC_MSB                             39
#define OPB_PENDING_ACK_RC_LSB                             37
#define OPB_PENDING_ACK_RC_WIDTH                           3
#define OPB_PENDING_ACK_RC_MASK                            0x000000E000000000
#define OPB_PENDING_ACK_CMD_MSB                            46
#define OPB_PENDING_ACK_CMD_LSB                            40
#define OPB_PENDING_ACK_CMD_WIDTH                          7
#define OPB_PENDING_ACK_CMD_MASK                           0x00007F0000000000
#define OPB_PENDING_ACK_RESERVED_47_47_MSB                 47
#define OPB_PENDING_ACK_RESERVED_47_47_LSB                 47
#define OPB_PENDING_ACK_RESERVED_47_47_WIDTH               1
#define OPB_PENDING_ACK_RESERVED_47_47_MASK                0x0000800000000000
#define OPB_PENDING_ACK_PKEY_MSB                           63
#define OPB_PENDING_ACK_PKEY_LSB                           48
#define OPB_PENDING_ACK_PKEY_WIDTH                         16
#define OPB_PENDING_ACK_PKEY_MASK                          0xFFFF000000000000
#define OPB_PENDING_ACK_ACK_PSN_MSB                        79
#define OPB_PENDING_ACK_ACK_PSN_LSB                        64
#define OPB_PENDING_ACK_ACK_PSN_WIDTH                      16
#define OPB_PENDING_ACK_ACK_PSN_MASK                       0x000000000000FFFF
#define OPB_PENDING_ACK_ACK_PKT_ID_MSB                     95
#define OPB_PENDING_ACK_ACK_PKT_ID_LSB                     80
#define OPB_PENDING_ACK_ACK_PKT_ID_WIDTH                   16
#define OPB_PENDING_ACK_ACK_PKT_ID_MASK                    0x00000000FFFF0000
#define OPB_PENDING_ACK_ACK_MSG_ID_MSB                     111
#define OPB_PENDING_ACK_ACK_MSG_ID_LSB                     96
#define OPB_PENDING_ACK_ACK_MSG_ID_WIDTH                   16
#define OPB_PENDING_ACK_ACK_MSG_ID_MASK                    0x0000FFFF00000000
#define OPB_PENDING_ACK_ACK_OP_MSB                         115
#define OPB_PENDING_ACK_ACK_OP_LSB                         112
#define OPB_PENDING_ACK_ACK_OP_WIDTH                       4
#define OPB_PENDING_ACK_ACK_OP_MASK                        0x000F000000000000
#define OPB_PENDING_ACK_RESERVED_118_116_MSB               118
#define OPB_PENDING_ACK_RESERVED_118_116_LSB               116
#define OPB_PENDING_ACK_RESERVED_118_116_WIDTH             3
#define OPB_PENDING_ACK_RESERVED_118_116_MASK              0x0070000000000000
#define OPB_PENDING_ACK_LS_MSB                             119
#define OPB_PENDING_ACK_LS_LSB                             119
#define OPB_PENDING_ACK_LS_WIDTH                           1
#define OPB_PENDING_ACK_LS_MASK                            0x0080000000000000
#define OPB_PENDING_ACK_RESERVED_121_120_MSB               121
#define OPB_PENDING_ACK_RESERVED_121_120_LSB               120
#define OPB_PENDING_ACK_RESERVED_121_120_WIDTH             2
#define OPB_PENDING_ACK_RESERVED_121_120_MASK              0x0300000000000000
#define OPB_PENDING_ACK_MCTC_MSB                           125
#define OPB_PENDING_ACK_MCTC_LSB                           122
#define OPB_PENDING_ACK_MCTC_WIDTH                         4
#define OPB_PENDING_ACK_MCTC_MASK                          0x3C00000000000000
#define OPB_PENDING_ACK_RESERVED_127_126_MSB               127
#define OPB_PENDING_ACK_RESERVED_127_126_LSB               126
#define OPB_PENDING_ACK_RESERVED_127_126_WIDTH             2
#define OPB_PENDING_ACK_RESERVED_127_126_MASK              0xC000000000000000
#define OPB_PENDING_ACK_PSN_MSB                            143
#define OPB_PENDING_ACK_PSN_LSB                            128
#define OPB_PENDING_ACK_PSN_WIDTH                          16
#define OPB_PENDING_ACK_PSN_MASK                           0x000000000000FFFF
#define OPB_PENDING_ACK_MSG_ID_MSB                         159
#define OPB_PENDING_ACK_MSG_ID_LSB                         144
#define OPB_PENDING_ACK_MSG_ID_WIDTH                       16
#define OPB_PENDING_ACK_MSG_ID_MASK                        0x00000000FFFF0000
#define OPB_PENDING_ACK_BUFF_STATE_MSB                     162
#define OPB_PENDING_ACK_BUFF_STATE_LSB                     160
#define OPB_PENDING_ACK_BUFF_STATE_WIDTH                   3
#define OPB_PENDING_ACK_BUFF_STATE_MASK                    0x0000000700000000
#define OPB_PENDING_ACK_RESERVED_167_163_MSB               167
#define OPB_PENDING_ACK_RESERVED_167_163_LSB               163
#define OPB_PENDING_ACK_RESERVED_167_163_WIDTH             5
#define OPB_PENDING_ACK_RESERVED_167_163_MASK              0x000000F800000000
#define OPB_PENDING_ACK_LENGTH_MSB                         178
#define OPB_PENDING_ACK_LENGTH_LSB                         168
#define OPB_PENDING_ACK_LENGTH_WIDTH                       11
#define OPB_PENDING_ACK_LENGTH_MASK                        0x0007FF0000000000
#define OPB_PENDING_ACK_PT_MSB                             179
#define OPB_PENDING_ACK_PT_LSB                             179
#define OPB_PENDING_ACK_PT_WIDTH                           1
#define OPB_PENDING_ACK_PT_MASK                            0x0008000000000000
#define OPB_PENDING_ACK_RESERVED_191_180_MSB               191
#define OPB_PENDING_ACK_RESERVED_191_180_LSB               180
#define OPB_PENDING_ACK_RESERVED_191_180_WIDTH             12
#define OPB_PENDING_ACK_RESERVED_191_180_MASK              0xFFF0000000000000
#define OPB_PENDING_ACK_TPID_MSB                           203
#define OPB_PENDING_ACK_TPID_LSB                           192
#define OPB_PENDING_ACK_TPID_WIDTH                         12
#define OPB_PENDING_ACK_TPID_MASK                          0x0000000000000FFF
#define OPB_PENDING_ACK_IPID_MSB                           215
#define OPB_PENDING_ACK_IPID_LSB                           204
#define OPB_PENDING_ACK_IPID_WIDTH                         12
#define OPB_PENDING_ACK_IPID_MASK                          0x0000000000FFF000
#define OPB_PENDING_ACK_RESERVED_279_216_MSB               279
#define OPB_PENDING_ACK_RESERVED_279_216_LSB               216
#define OPB_PENDING_ACK_RESERVED_279_216_WIDTH             64
#define OPB_PENDING_ACK_RESERVED_279_216_MASK              0x0000000000000000
#define RMESSAGE_FLIT0_A_MSB                              63
#define RMESSAGE_FLIT0_A_LSB                              0
#define RMESSAGE_FLIT0_A_WIDTH                            64
#define RMESSAGE_FLIT0_A_MASK                             0xFFFFFFFFFFFFFFFF
#define RMESSAGE_FLIT0_B_MSB                              127
#define RMESSAGE_FLIT0_B_LSB                              64
#define RMESSAGE_FLIT0_B_WIDTH                            64
#define RMESSAGE_FLIT0_B_MASK                             0xFFFFFFFFFFFFFFFF
#define RMESSAGE_FLIT0_C_MSB                              191
#define RMESSAGE_FLIT0_C_LSB                              128
#define RMESSAGE_FLIT0_C_WIDTH                            64
#define RMESSAGE_FLIT0_C_MASK                             0xFFFFFFFFFFFFFFFF
#define RMESSAGE_FLIT0_D_MSB                              255
#define RMESSAGE_FLIT0_D_LSB                              192
#define RMESSAGE_FLIT0_D_WIDTH                            64
#define RMESSAGE_FLIT0_D_MASK                             0xFFFFFFFFFFFFFFFF
#define RMESSAGE_FLIT1_E_MSB                              63
#define RMESSAGE_FLIT1_E_LSB                              0
#define RMESSAGE_FLIT1_E_WIDTH                            64
#define RMESSAGE_FLIT1_E_MASK                             0xFFFFFFFFFFFFFFFF
#define RMESSAGE_FLIT1_F_MSB                              127
#define RMESSAGE_FLIT1_F_LSB                              64
#define RMESSAGE_FLIT1_F_WIDTH                            64
#define RMESSAGE_FLIT1_F_MASK                             0xFFFFFFFFFFFFFFFF
#define RMESSAGE_FLIT1_MB_MSB                             191
#define RMESSAGE_FLIT1_MB_LSB                             128
#define RMESSAGE_FLIT1_MB_WIDTH                           64
#define RMESSAGE_FLIT1_MB_MASK                            0xFFFFFFFFFFFFFFFF
#define RMESSAGE_FLIT1_HD_MSB                             255
#define RMESSAGE_FLIT1_HD_LSB                             192
#define RMESSAGE_FLIT1_HD_WIDTH                           64
#define RMESSAGE_FLIT1_HD_MASK                            0xFFFFFFFFFFFFFFFF
#define RMESSAGE_FLIT2_I_MSB                              63
#define RMESSAGE_FLIT2_I_LSB                              0
#define RMESSAGE_FLIT2_I_WIDTH                            64
#define RMESSAGE_FLIT2_I_MASK                             0xFFFFFFFFFFFFFFFF
#define RMESSAGE_FLIT2_L_MSB                              127
#define RMESSAGE_FLIT2_L_LSB                              64
#define RMESSAGE_FLIT2_L_WIDTH                            64
#define RMESSAGE_FLIT2_L_MASK                             0xFFFFFFFFFFFFFFFF
#define RMESSAGE_FLIT2_RESERVED_255_128_MSB               255
#define RMESSAGE_FLIT2_RESERVED_255_128_LSB               128
#define RMESSAGE_FLIT2_RESERVED_255_128_WIDTH             128
#define RMESSAGE_FLIT2_RESERVED_255_128_MASK              0xFFFFFFFFFFFFFFFF
#define TX_PROTO_STATE_NEXT_SEQ_ORDERED_MSB               15
#define TX_PROTO_STATE_NEXT_SEQ_ORDERED_LSB               0
#define TX_PROTO_STATE_NEXT_SEQ_ORDERED_WIDTH             16
#define TX_PROTO_STATE_NEXT_SEQ_ORDERED_MASK              0x000000000000FFFF
#define TX_PROTO_STATE_NEXT_SEQ_UNORDERED_MSB             31
#define TX_PROTO_STATE_NEXT_SEQ_UNORDERED_LSB             16
#define TX_PROTO_STATE_NEXT_SEQ_UNORDERED_WIDTH           16
#define TX_PROTO_STATE_NEXT_SEQ_UNORDERED_MASK            0x00000000FFFF0000
#define TX_PROTO_STATE_OLDEST_UNORDERED_MSB               47
#define TX_PROTO_STATE_OLDEST_UNORDERED_LSB               32
#define TX_PROTO_STATE_OLDEST_UNORDERED_WIDTH             16
#define TX_PROTO_STATE_OLDEST_UNORDERED_MASK              0x0000FFFF00000000
#define TX_PROTO_STATE_MAX_SEQ_DIST_MSB                   59
#define TX_PROTO_STATE_MAX_SEQ_DIST_LSB                   48
#define TX_PROTO_STATE_MAX_SEQ_DIST_WIDTH                 12
#define TX_PROTO_STATE_MAX_SEQ_DIST_MASK                  0x0FFF000000000000
#define TX_PROTO_STATE_CTRL_MSB                           63
#define TX_PROTO_STATE_CTRL_LSB                           60
#define TX_PROTO_STATE_CTRL_WIDTH                         4
#define TX_PROTO_STATE_CTRL_MASK                          0xF000000000000000


#endif                 /* DEF_FXR_SW_SW_STRUCT_DEFS */
