<dec f='llvm/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h' l='736' type='llvm::MachineInstrBuilder llvm::MachineIRBuilder::buildUnmerge(llvm::LLT Res, const llvm::SrcOp &amp; Op)'/>
<doc f='llvm/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h' l='735'>/// Build and insert an unmerge of \p Res sized pieces to cover \p Op</doc>
<def f='llvm/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp' l='561' ll='568' type='llvm::MachineInstrBuilder llvm::MachineIRBuilder::buildUnmerge(llvm::LLT Res, const llvm::SrcOp &amp; Op)'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='595' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo22executeInWaterfallLoopERNS_12MachineInstrERNS_19MachineRegisterInfoENS_8ArrayRefIjEE'/>
<use f='llvm/llvm/unittests/CodeGen/GlobalISel/MachineIRBuilderTest.cpp' l='105' u='c' c='_ZN29GISelMITest_BuildUnmerge_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/CodeGen/GlobalISel/MachineIRBuilderTest.cpp' l='106' u='c' c='_ZN29GISelMITest_BuildUnmerge_Test8TestBodyEv'/>
