0.6
2019.1
May 24 2019
15:06:07
E:/University/4course/SystemOnTheChip/Labs/3/SoC_Lab3/integration/lab_1.ip_user_files/bd/design_1/ip/design_1_axi_gpio_0_0/sim/design_1_axi_gpio_0_0.vhd,1607249813,vhdl,,,,design_1_axi_gpio_0_0,,,,,,,,
E:/University/4course/SystemOnTheChip/Labs/3/SoC_Lab3/integration/lab_1.ip_user_files/bd/design_1/ip/design_1_axi_uartlite_0_0/sim/design_1_axi_uartlite_0_0.vhd,1607249813,vhdl,,,,design_1_axi_uartlite_0_0,,,,,,,,
E:/University/4course/SystemOnTheChip/Labs/3/SoC_Lab3/integration/lab_1.ip_user_files/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.v,1607249813,verilog,,E:/University/4course/SystemOnTheChip/Labs/3/SoC_Lab3/integration/lab_1.ip_user_files/bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v,,design_1_clk_wiz_1_0,,,../../../../lab_1.srcs/sources_1/bd/design_1/ipshared/c923;../../../../lab_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl,,,,,
E:/University/4course/SystemOnTheChip/Labs/3/SoC_Lab3/integration/lab_1.ip_user_files/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_clk_wiz.v,1607249813,verilog,,E:/University/4course/SystemOnTheChip/Labs/3/SoC_Lab3/integration/lab_1.ip_user_files/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.v,,design_1_clk_wiz_1_0_clk_wiz,,,../../../../lab_1.srcs/sources_1/bd/design_1/ipshared/c923;../../../../lab_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl,,,,,
E:/University/4course/SystemOnTheChip/Labs/3/SoC_Lab3/integration/lab_1.ip_user_files/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/sim/design_1_dlmb_bram_if_cntlr_0.vhd,1607249813,vhdl,,,,design_1_dlmb_bram_if_cntlr_0,,,,,,,,
E:/University/4course/SystemOnTheChip/Labs/3/SoC_Lab3/integration/lab_1.ip_user_files/bd/design_1/ip/design_1_dlmb_v10_0/sim/design_1_dlmb_v10_0.vhd,1607249813,vhdl,,,,design_1_dlmb_v10_0,,,,,,,,
E:/University/4course/SystemOnTheChip/Labs/3/SoC_Lab3/integration/lab_1.ip_user_files/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/sim/design_1_ilmb_bram_if_cntlr_0.vhd,1607249813,vhdl,,,,design_1_ilmb_bram_if_cntlr_0,,,,,,,,
E:/University/4course/SystemOnTheChip/Labs/3/SoC_Lab3/integration/lab_1.ip_user_files/bd/design_1/ip/design_1_ilmb_v10_0/sim/design_1_ilmb_v10_0.vhd,1607249813,vhdl,,,,design_1_ilmb_v10_0,,,,,,,,
E:/University/4course/SystemOnTheChip/Labs/3/SoC_Lab3/integration/lab_1.ip_user_files/bd/design_1/ip/design_1_lmb_bram_0/sim/design_1_lmb_bram_0.v,1607249813,verilog,,E:/University/4course/SystemOnTheChip/Labs/3/SoC_Lab3/integration/lab_1.ip_user_files/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_clk_wiz.v,,design_1_lmb_bram_0,,,../../../../lab_1.srcs/sources_1/bd/design_1/ipshared/c923;../../../../lab_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl,,,,,
E:/University/4course/SystemOnTheChip/Labs/3/SoC_Lab3/integration/lab_1.ip_user_files/bd/design_1/ip/design_1_log2_0_0/sim/design_1_log2_0_0.vhd,1607378703,vhdl,,,,design_1_log2_0_0,,,,,,,,
E:/University/4course/SystemOnTheChip/Labs/3/SoC_Lab3/integration/lab_1.ip_user_files/bd/design_1/ip/design_1_mdm_1_0/sim/design_1_mdm_1_0.vhd,1607249813,vhdl,,,,design_1_mdm_1_0,,,,,,,,
E:/University/4course/SystemOnTheChip/Labs/3/SoC_Lab3/integration/lab_1.ip_user_files/bd/design_1/ip/design_1_microblaze_0_0/sim/design_1_microblaze_0_0.vhd,1607249813,vhdl,,,,design_1_microblaze_0_0,,,,,,,,
E:/University/4course/SystemOnTheChip/Labs/3/SoC_Lab3/integration/lab_1.ip_user_files/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/sim/design_1_rst_clk_wiz_1_100M_0.vhd,1607249813,vhdl,,,,design_1_rst_clk_wiz_1_100m_0,,,,,,,,
E:/University/4course/SystemOnTheChip/Labs/3/SoC_Lab3/integration/lab_1.ip_user_files/bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v,1607378703,verilog,,E:/University/4course/SystemOnTheChip/Labs/3/SoC_Lab3/integration/lab_1.ip_user_files/bd/design_1/sim/design_1.v,,design_1_xbar_0,,,../../../../lab_1.srcs/sources_1/bd/design_1/ipshared/c923;../../../../lab_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl,,,,,
E:/University/4course/SystemOnTheChip/Labs/3/SoC_Lab3/integration/lab_1.ip_user_files/bd/design_1/sim/design_1.v,1607378701,verilog,,E:/University/4course/SystemOnTheChip/Labs/3/SoC_Lab3/integration/lab_1.srcs/sources_1/bd/design_1/ipshared/919b/hdl/verilog/log2_AXILiteS_s_axi.v,,design_1;design_1_axi_interconnect_0_0;m00_couplers_imp_1CA5Z32;m01_couplers_imp_I4GRPB;m02_couplers_imp_1BOGR4T;microblaze_0_local_memory_imp_1K0VQXK;s00_couplers_imp_O7FAN0,,,../../../../lab_1.srcs/sources_1/bd/design_1/ipshared/c923;../../../../lab_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl,,,,,
E:/University/4course/SystemOnTheChip/Labs/3/SoC_Lab3/integration/lab_1.sim/sim_1/behav/xsim/glbl.v,1607249813,verilog,,,,glbl,,,,,,,,
E:/University/4course/SystemOnTheChip/Labs/3/SoC_Lab3/integration/lab_1.srcs/sim_1/new/all_dev_tb.v,1607249813,verilog,,,,all_dev_tb,,,../../../../lab_1.srcs/sources_1/bd/design_1/ipshared/c923;../../../../lab_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl,,,,,
E:/University/4course/SystemOnTheChip/Labs/3/SoC_Lab3/integration/lab_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v,1607378701,verilog,,E:/University/4course/SystemOnTheChip/Labs/3/SoC_Lab3/integration/lab_1.srcs/sim_1/new/all_dev_tb.v,,design_1_wrapper,,,../../../../lab_1.srcs/sources_1/bd/design_1/ipshared/c923;../../../../lab_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl,,,,,
E:/University/4course/SystemOnTheChip/Labs/3/SoC_Lab3/integration/lab_1.srcs/sources_1/bd/design_1/ipshared/919b/hdl/ip/log2_ap_fadd_3_full_dsp_32.vhd,1607378703,vhdl,,,,log2_ap_fadd_3_full_dsp_32,,,,,,,,
E:/University/4course/SystemOnTheChip/Labs/3/SoC_Lab3/integration/lab_1.srcs/sources_1/bd/design_1/ipshared/919b/hdl/ip/log2_ap_fdiv_14_no_dsp_32.vhd,1607378703,vhdl,,,,log2_ap_fdiv_14_no_dsp_32,,,,,,,,
E:/University/4course/SystemOnTheChip/Labs/3/SoC_Lab3/integration/lab_1.srcs/sources_1/bd/design_1/ipshared/919b/hdl/ip/log2_ap_fmul_2_max_dsp_32.vhd,1607378703,vhdl,,,,log2_ap_fmul_2_max_dsp_32,,,,,,,,
E:/University/4course/SystemOnTheChip/Labs/3/SoC_Lab3/integration/lab_1.srcs/sources_1/bd/design_1/ipshared/919b/hdl/ip/log2_ap_sitofp_4_no_dsp_32.vhd,1607378703,vhdl,,,,log2_ap_sitofp_4_no_dsp_32,,,,,,,,
E:/University/4course/SystemOnTheChip/Labs/3/SoC_Lab3/integration/lab_1.srcs/sources_1/bd/design_1/ipshared/919b/hdl/verilog/log2.v,1607378703,verilog,,E:/University/4course/SystemOnTheChip/Labs/3/SoC_Lab3/integration/lab_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v,,log2,,,../../../../lab_1.srcs/sources_1/bd/design_1/ipshared/c923;../../../../lab_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl,,,,,
E:/University/4course/SystemOnTheChip/Labs/3/SoC_Lab3/integration/lab_1.srcs/sources_1/bd/design_1/ipshared/919b/hdl/verilog/log2_AXILiteS_s_axi.v,1607378703,verilog,,E:/University/4course/SystemOnTheChip/Labs/3/SoC_Lab3/integration/lab_1.srcs/sources_1/bd/design_1/ipshared/919b/hdl/verilog/log2_fadd_32ns_32bkb.v,,log2_AXILiteS_s_axi,,,../../../../lab_1.srcs/sources_1/bd/design_1/ipshared/c923;../../../../lab_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl,,,,,
E:/University/4course/SystemOnTheChip/Labs/3/SoC_Lab3/integration/lab_1.srcs/sources_1/bd/design_1/ipshared/919b/hdl/verilog/log2_fadd_32ns_32bkb.v,1607378703,verilog,,E:/University/4course/SystemOnTheChip/Labs/3/SoC_Lab3/integration/lab_1.srcs/sources_1/bd/design_1/ipshared/919b/hdl/verilog/log2_fdiv_32ns_32dEe.v,,log2_fadd_32ns_32bkb,,,../../../../lab_1.srcs/sources_1/bd/design_1/ipshared/c923;../../../../lab_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl,,,,,
E:/University/4course/SystemOnTheChip/Labs/3/SoC_Lab3/integration/lab_1.srcs/sources_1/bd/design_1/ipshared/919b/hdl/verilog/log2_fdiv_32ns_32dEe.v,1607378703,verilog,,E:/University/4course/SystemOnTheChip/Labs/3/SoC_Lab3/integration/lab_1.srcs/sources_1/bd/design_1/ipshared/919b/hdl/verilog/log2_fmul_32ns_32cud.v,,log2_fdiv_32ns_32dEe,,,../../../../lab_1.srcs/sources_1/bd/design_1/ipshared/c923;../../../../lab_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl,,,,,
E:/University/4course/SystemOnTheChip/Labs/3/SoC_Lab3/integration/lab_1.srcs/sources_1/bd/design_1/ipshared/919b/hdl/verilog/log2_fmul_32ns_32cud.v,1607378703,verilog,,E:/University/4course/SystemOnTheChip/Labs/3/SoC_Lab3/integration/lab_1.srcs/sources_1/bd/design_1/ipshared/919b/hdl/verilog/log2_sitofp_32ns_eOg.v,,log2_fmul_32ns_32cud,,,../../../../lab_1.srcs/sources_1/bd/design_1/ipshared/c923;../../../../lab_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl,,,,,
E:/University/4course/SystemOnTheChip/Labs/3/SoC_Lab3/integration/lab_1.srcs/sources_1/bd/design_1/ipshared/919b/hdl/verilog/log2_sitofp_32ns_eOg.v,1607378703,verilog,,E:/University/4course/SystemOnTheChip/Labs/3/SoC_Lab3/integration/lab_1.srcs/sources_1/bd/design_1/ipshared/919b/hdl/verilog/log2.v,,log2_sitofp_32ns_eOg,,,../../../../lab_1.srcs/sources_1/bd/design_1/ipshared/c923;../../../../lab_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl,,,,,
