<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>ARMTargetMachine.cpp source code [llvm/llvm/lib/Target/ARM/ARMTargetMachine.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/ARM/ARMTargetMachine.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>ARM</a>/<a href='ARMTargetMachine.cpp.html'>ARMTargetMachine.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- ARMTargetMachine.cpp - Define TargetMachine for ARM ---------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>//</i></td></tr>
<tr><th id="10">10</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="11">11</th><td></td></tr>
<tr><th id="12">12</th><td><u>#include <a href="ARMTargetMachine.h.html">"ARMTargetMachine.h"</a></u></td></tr>
<tr><th id="13">13</th><td><u>#include <a href="ARM.h.html">"ARM.h"</a></u></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="ARMMacroFusion.h.html">"ARMMacroFusion.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="ARMSubtarget.h.html">"ARMSubtarget.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="ARMTargetObjectFile.h.html">"ARMTargetObjectFile.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="ARMTargetTransformInfo.h.html">"ARMTargetTransformInfo.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="MCTargetDesc/ARMMCTargetDesc.h.html">"MCTargetDesc/ARMMCTargetDesc.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="TargetInfo/ARMTargetInfo.h.html">"TargetInfo/ARMTargetInfo.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../include/llvm/ADT/Optional.h.html">"llvm/ADT/Optional.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/ADT/STLExtras.h.html">"llvm/ADT/STLExtras.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/ADT/StringRef.h.html">"llvm/ADT/StringRef.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/ADT/Triple.h.html">"llvm/ADT/Triple.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/Analysis/TargetTransformInfo.h.html">"llvm/Analysis/TargetTransformInfo.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/CodeGen/ExecutionDomainFix.h.html">"llvm/CodeGen/ExecutionDomainFix.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../include/llvm/CodeGen/GlobalISel/CallLowering.h.html">"llvm/CodeGen/GlobalISel/CallLowering.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../include/llvm/CodeGen/GlobalISel/IRTranslator.h.html">"llvm/CodeGen/GlobalISel/IRTranslator.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelect.h.html">"llvm/CodeGen/GlobalISel/InstructionSelect.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html">"llvm/CodeGen/GlobalISel/InstructionSelector.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../include/llvm/CodeGen/GlobalISel/Legalizer.h.html">"llvm/CodeGen/GlobalISel/Legalizer.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html">"llvm/CodeGen/GlobalISel/LegalizerInfo.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../../include/llvm/CodeGen/GlobalISel/RegBankSelect.h.html">"llvm/CodeGen/GlobalISel/RegBankSelect.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html">"llvm/CodeGen/GlobalISel/RegisterBankInfo.h"</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineScheduler.h.html">"llvm/CodeGen/MachineScheduler.h"</a></u></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="../../../include/llvm/CodeGen/Passes.h.html">"llvm/CodeGen/Passes.h"</a></u></td></tr>
<tr><th id="37">37</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetPassConfig.h.html">"llvm/CodeGen/TargetPassConfig.h"</a></u></td></tr>
<tr><th id="38">38</th><td><u>#include <a href="../../../include/llvm/IR/Attributes.h.html">"llvm/IR/Attributes.h"</a></u></td></tr>
<tr><th id="39">39</th><td><u>#include <a href="../../../include/llvm/IR/DataLayout.h.html">"llvm/IR/DataLayout.h"</a></u></td></tr>
<tr><th id="40">40</th><td><u>#include <a href="../../../include/llvm/IR/Function.h.html">"llvm/IR/Function.h"</a></u></td></tr>
<tr><th id="41">41</th><td><u>#include <a href="../../../include/llvm/Pass.h.html">"llvm/Pass.h"</a></u></td></tr>
<tr><th id="42">42</th><td><u>#include <a href="../../../include/llvm/Support/CodeGen.h.html">"llvm/Support/CodeGen.h"</a></u></td></tr>
<tr><th id="43">43</th><td><u>#include <a href="../../../include/llvm/Support/CommandLine.h.html">"llvm/Support/CommandLine.h"</a></u></td></tr>
<tr><th id="44">44</th><td><u>#include <a href="../../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="45">45</th><td><u>#include <a href="../../../include/llvm/Support/TargetParser.h.html">"llvm/Support/TargetParser.h"</a></u></td></tr>
<tr><th id="46">46</th><td><u>#include <a href="../../../include/llvm/Support/TargetRegistry.h.html">"llvm/Support/TargetRegistry.h"</a></u></td></tr>
<tr><th id="47">47</th><td><u>#include <a href="../../../include/llvm/Target/TargetLoweringObjectFile.h.html">"llvm/Target/TargetLoweringObjectFile.h"</a></u></td></tr>
<tr><th id="48">48</th><td><u>#include <a href="../../../include/llvm/Target/TargetOptions.h.html">"llvm/Target/TargetOptions.h"</a></u></td></tr>
<tr><th id="49">49</th><td><u>#include <a href="../../../include/llvm/Transforms/Scalar.h.html">"llvm/Transforms/Scalar.h"</a></u></td></tr>
<tr><th id="50">50</th><td><u>#include <a href="../../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="51">51</th><td><u>#include <a href="../../../../../include/c++/7/memory.html">&lt;memory&gt;</a></u></td></tr>
<tr><th id="52">52</th><td><u>#include <a href="../../../../../include/c++/7/string.html">&lt;string&gt;</a></u></td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="55">55</th><td></td></tr>
<tr><th id="56">56</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt;</td></tr>
<tr><th id="57">57</th><td><dfn class="tu decl def" id="DisableA15SDOptimization" title='DisableA15SDOptimization' data-type='cl::opt&lt;bool&gt;' data-ref="DisableA15SDOptimization">DisableA15SDOptimization</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"disable-a15-sd-optimization"</q>, <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>,</td></tr>
<tr><th id="58">58</th><td>                   <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Inhibit optimization of S-&gt;D register accesses on A15"</q>),</td></tr>
<tr><th id="59">59</th><td>                   <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>false</b>));</td></tr>
<tr><th id="60">60</th><td></td></tr>
<tr><th id="61">61</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt;</td></tr>
<tr><th id="62">62</th><td><dfn class="tu decl def" id="EnableAtomicTidy" title='EnableAtomicTidy' data-type='cl::opt&lt;bool&gt;' data-ref="EnableAtomicTidy">EnableAtomicTidy</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"arm-atomic-cfg-tidy"</q>, <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>,</td></tr>
<tr><th id="63">63</th><td>                 <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Run SimplifyCFG after expanding atomic operations"</q></td></tr>
<tr><th id="64">64</th><td>                          <q>" to make use of cmpxchg flow-based information"</q>),</td></tr>
<tr><th id="65">65</th><td>                 <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>true</b>));</td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt;</td></tr>
<tr><th id="68">68</th><td><dfn class="tu decl def" id="EnableARMLoadStoreOpt" title='EnableARMLoadStoreOpt' data-type='cl::opt&lt;bool&gt;' data-ref="EnableARMLoadStoreOpt">EnableARMLoadStoreOpt</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"arm-load-store-opt"</q>, <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>,</td></tr>
<tr><th id="69">69</th><td>                      <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Enable ARM load/store optimization pass"</q>),</td></tr>
<tr><th id="70">70</th><td>                      <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>true</b>));</td></tr>
<tr><th id="71">71</th><td></td></tr>
<tr><th id="72">72</th><td><i  data-doc="EnableGlobalMerge">// FIXME: Unify control over GlobalMerge.</i></td></tr>
<tr><th id="73">73</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::boolOrDefault" title='llvm::cl::boolOrDefault' data-ref="llvm::cl::boolOrDefault">boolOrDefault</a>&gt;</td></tr>
<tr><th id="74">74</th><td><dfn class="tu decl def" id="EnableGlobalMerge" title='EnableGlobalMerge' data-type='cl::opt&lt;cl::boolOrDefault&gt;' data-ref="EnableGlobalMerge">EnableGlobalMerge</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"arm-global-merge"</q>, <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>,</td></tr>
<tr><th id="75">75</th><td>                  <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Enable the global merge pass"</q>));</td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="78">78</th><td>  <em>void</em> <a class="decl" href="#384" title='llvm::initializeARMExecutionDomainFixPass' data-ref="_ZN4llvm35initializeARMExecutionDomainFixPassERNS_12PassRegistryE">initializeARMExecutionDomainFixPass</a>(<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a>&amp;);</td></tr>
<tr><th id="79">79</th><td>}</td></tr>
<tr><th id="80">80</th><td></td></tr>
<tr><th id="81">81</th><td><b>extern</b> <q>"C"</q> <em>void</em> <dfn class="decl def" id="LLVMInitializeARMTarget" title='LLVMInitializeARMTarget' data-ref="LLVMInitializeARMTarget">LLVMInitializeARMTarget</dfn>() {</td></tr>
<tr><th id="82">82</th><td>  <i>// Register the target.</i></td></tr>
<tr><th id="83">83</th><td>  <a class="type" href="../../../include/llvm/Support/TargetRegistry.h.html#llvm::RegisterTargetMachine" title='llvm::RegisterTargetMachine' data-ref="llvm::RegisterTargetMachine">RegisterTargetMachine</a>&lt;<a class="type" href="ARMTargetMachine.h.html#llvm::ARMLETargetMachine" title='llvm::ARMLETargetMachine' data-ref="llvm::ARMLETargetMachine">ARMLETargetMachine</a>&gt; <dfn class="local col8 decl" id="68X" title='X' data-type='RegisterTargetMachine&lt;llvm::ARMLETargetMachine&gt;' data-ref="68X">X</dfn><a class="ref" href="../../../include/llvm/Support/TargetRegistry.h.html#_ZN4llvm21RegisterTargetMachineC1ERNS_6TargetE" title='llvm::RegisterTargetMachine::RegisterTargetMachine&lt;TargetMachineImpl&gt;' data-ref="_ZN4llvm21RegisterTargetMachineC1ERNS_6TargetE">(</a><a class="ref" href="TargetInfo/ARMTargetInfo.h.html#_ZN4llvm17getTheARMLETargetEv" title='llvm::getTheARMLETarget' data-ref="_ZN4llvm17getTheARMLETargetEv">getTheARMLETarget</a>());</td></tr>
<tr><th id="84">84</th><td>  <a class="type" href="../../../include/llvm/Support/TargetRegistry.h.html#llvm::RegisterTargetMachine" title='llvm::RegisterTargetMachine' data-ref="llvm::RegisterTargetMachine">RegisterTargetMachine</a>&lt;<a class="type" href="ARMTargetMachine.h.html#llvm::ARMLETargetMachine" title='llvm::ARMLETargetMachine' data-ref="llvm::ARMLETargetMachine">ARMLETargetMachine</a>&gt; <dfn class="local col9 decl" id="69A" title='A' data-type='RegisterTargetMachine&lt;llvm::ARMLETargetMachine&gt;' data-ref="69A">A</dfn><a class="ref" href="../../../include/llvm/Support/TargetRegistry.h.html#_ZN4llvm21RegisterTargetMachineC1ERNS_6TargetE" title='llvm::RegisterTargetMachine::RegisterTargetMachine&lt;TargetMachineImpl&gt;' data-ref="_ZN4llvm21RegisterTargetMachineC1ERNS_6TargetE">(</a><a class="ref" href="TargetInfo/ARMTargetInfo.h.html#_ZN4llvm19getTheThumbLETargetEv" title='llvm::getTheThumbLETarget' data-ref="_ZN4llvm19getTheThumbLETargetEv">getTheThumbLETarget</a>());</td></tr>
<tr><th id="85">85</th><td>  <a class="type" href="../../../include/llvm/Support/TargetRegistry.h.html#llvm::RegisterTargetMachine" title='llvm::RegisterTargetMachine' data-ref="llvm::RegisterTargetMachine">RegisterTargetMachine</a>&lt;<a class="type" href="ARMTargetMachine.h.html#llvm::ARMBETargetMachine" title='llvm::ARMBETargetMachine' data-ref="llvm::ARMBETargetMachine">ARMBETargetMachine</a>&gt; <dfn class="local col0 decl" id="70Y" title='Y' data-type='RegisterTargetMachine&lt;llvm::ARMBETargetMachine&gt;' data-ref="70Y">Y</dfn><a class="ref" href="../../../include/llvm/Support/TargetRegistry.h.html#_ZN4llvm21RegisterTargetMachineC1ERNS_6TargetE" title='llvm::RegisterTargetMachine::RegisterTargetMachine&lt;TargetMachineImpl&gt;' data-ref="_ZN4llvm21RegisterTargetMachineC1ERNS_6TargetE">(</a><a class="ref" href="TargetInfo/ARMTargetInfo.h.html#_ZN4llvm17getTheARMBETargetEv" title='llvm::getTheARMBETarget' data-ref="_ZN4llvm17getTheARMBETargetEv">getTheARMBETarget</a>());</td></tr>
<tr><th id="86">86</th><td>  <a class="type" href="../../../include/llvm/Support/TargetRegistry.h.html#llvm::RegisterTargetMachine" title='llvm::RegisterTargetMachine' data-ref="llvm::RegisterTargetMachine">RegisterTargetMachine</a>&lt;<a class="type" href="ARMTargetMachine.h.html#llvm::ARMBETargetMachine" title='llvm::ARMBETargetMachine' data-ref="llvm::ARMBETargetMachine">ARMBETargetMachine</a>&gt; <dfn class="local col1 decl" id="71B" title='B' data-type='RegisterTargetMachine&lt;llvm::ARMBETargetMachine&gt;' data-ref="71B">B</dfn><a class="ref" href="../../../include/llvm/Support/TargetRegistry.h.html#_ZN4llvm21RegisterTargetMachineC1ERNS_6TargetE" title='llvm::RegisterTargetMachine::RegisterTargetMachine&lt;TargetMachineImpl&gt;' data-ref="_ZN4llvm21RegisterTargetMachineC1ERNS_6TargetE">(</a><a class="ref" href="TargetInfo/ARMTargetInfo.h.html#_ZN4llvm19getTheThumbBETargetEv" title='llvm::getTheThumbBETarget' data-ref="_ZN4llvm19getTheThumbBETargetEv">getTheThumbBETarget</a>());</td></tr>
<tr><th id="87">87</th><td></td></tr>
<tr><th id="88">88</th><td>  <a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a> &amp;<dfn class="local col2 decl" id="72Registry" title='Registry' data-type='llvm::PassRegistry &amp;' data-ref="72Registry">Registry</dfn> = *<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a>::<a class="ref" href="../../../include/llvm/PassRegistry.h.html#_ZN4llvm12PassRegistry15getPassRegistryEv" title='llvm::PassRegistry::getPassRegistry' data-ref="_ZN4llvm12PassRegistry15getPassRegistryEv">getPassRegistry</a>();</td></tr>
<tr><th id="89">89</th><td>  <a class="ref" href="../../../include/llvm/InitializePasses.h.html#_ZN4llvm20initializeGlobalISelERNS_12PassRegistryE" title='llvm::initializeGlobalISel' data-ref="_ZN4llvm20initializeGlobalISelERNS_12PassRegistryE">initializeGlobalISel</a>(<span class='refarg'><a class="local col2 ref" href="#72Registry" title='Registry' data-ref="72Registry">Registry</a></span>);</td></tr>
<tr><th id="90">90</th><td>  <a class="ref" href="ARM.h.html#_ZN4llvm29initializeARMLoadStoreOptPassERNS_12PassRegistryE" title='llvm::initializeARMLoadStoreOptPass' data-ref="_ZN4llvm29initializeARMLoadStoreOptPassERNS_12PassRegistryE">initializeARMLoadStoreOptPass</a>(<span class='refarg'><a class="local col2 ref" href="#72Registry" title='Registry' data-ref="72Registry">Registry</a></span>);</td></tr>
<tr><th id="91">91</th><td>  <a class="ref" href="ARM.h.html#_ZN4llvm37initializeARMPreAllocLoadStoreOptPassERNS_12PassRegistryE" title='llvm::initializeARMPreAllocLoadStoreOptPass' data-ref="_ZN4llvm37initializeARMPreAllocLoadStoreOptPassERNS_12PassRegistryE">initializeARMPreAllocLoadStoreOptPass</a>(<span class='refarg'><a class="local col2 ref" href="#72Registry" title='Registry' data-ref="72Registry">Registry</a></span>);</td></tr>
<tr><th id="92">92</th><td>  <a class="ref" href="ARM.h.html#_ZN4llvm28initializeARMParallelDSPPassERNS_12PassRegistryE" title='llvm::initializeARMParallelDSPPass' data-ref="_ZN4llvm28initializeARMParallelDSPPassERNS_12PassRegistryE">initializeARMParallelDSPPass</a>(<span class='refarg'><a class="local col2 ref" href="#72Registry" title='Registry' data-ref="72Registry">Registry</a></span>);</td></tr>
<tr><th id="93">93</th><td>  <a class="ref" href="ARM.h.html#_ZN4llvm31initializeARMCodeGenPreparePassERNS_12PassRegistryE" title='llvm::initializeARMCodeGenPreparePass' data-ref="_ZN4llvm31initializeARMCodeGenPreparePassERNS_12PassRegistryE">initializeARMCodeGenPreparePass</a>(<span class='refarg'><a class="local col2 ref" href="#72Registry" title='Registry' data-ref="72Registry">Registry</a></span>);</td></tr>
<tr><th id="94">94</th><td>  <a class="ref" href="ARM.h.html#_ZN4llvm32initializeARMConstantIslandsPassERNS_12PassRegistryE" title='llvm::initializeARMConstantIslandsPass' data-ref="_ZN4llvm32initializeARMConstantIslandsPassERNS_12PassRegistryE">initializeARMConstantIslandsPass</a>(<span class='refarg'><a class="local col2 ref" href="#72Registry" title='Registry' data-ref="72Registry">Registry</a></span>);</td></tr>
<tr><th id="95">95</th><td>  <a class="ref" href="#384" title='llvm::initializeARMExecutionDomainFixPass' data-ref="_ZN4llvm35initializeARMExecutionDomainFixPassERNS_12PassRegistryE">initializeARMExecutionDomainFixPass</a>(<span class='refarg'><a class="local col2 ref" href="#72Registry" title='Registry' data-ref="72Registry">Registry</a></span>);</td></tr>
<tr><th id="96">96</th><td>  <a class="ref" href="ARM.h.html#_ZN4llvm29initializeARMExpandPseudoPassERNS_12PassRegistryE" title='llvm::initializeARMExpandPseudoPass' data-ref="_ZN4llvm29initializeARMExpandPseudoPassERNS_12PassRegistryE">initializeARMExpandPseudoPass</a>(<span class='refarg'><a class="local col2 ref" href="#72Registry" title='Registry' data-ref="72Registry">Registry</a></span>);</td></tr>
<tr><th id="97">97</th><td>  <a class="ref" href="ARM.h.html#_ZN4llvm30initializeThumb2SizeReducePassERNS_12PassRegistryE" title='llvm::initializeThumb2SizeReducePass' data-ref="_ZN4llvm30initializeThumb2SizeReducePassERNS_12PassRegistryE">initializeThumb2SizeReducePass</a>(<span class='refarg'><a class="local col2 ref" href="#72Registry" title='Registry' data-ref="72Registry">Registry</a></span>);</td></tr>
<tr><th id="98">98</th><td>}</td></tr>
<tr><th id="99">99</th><td></td></tr>
<tr><th id="100">100</th><td><em>static</em> <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/unique_ptr.h.html#std::unique_ptr" title='std::unique_ptr' data-ref="std::unique_ptr">unique_ptr</a>&lt;<a class="type" href="../../../include/llvm/Target/TargetLoweringObjectFile.h.html#llvm::TargetLoweringObjectFile" title='llvm::TargetLoweringObjectFile' data-ref="llvm::TargetLoweringObjectFile">TargetLoweringObjectFile</a>&gt; <dfn class="tu decl def" id="_ZL10createTLOFRKN4llvm6TripleE" title='createTLOF' data-type='std::unique_ptr&lt;TargetLoweringObjectFile&gt; createTLOF(const llvm::Triple &amp; TT)' data-ref="_ZL10createTLOFRKN4llvm6TripleE">createTLOF</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple">Triple</a> &amp;<dfn class="local col3 decl" id="73TT" title='TT' data-type='const llvm::Triple &amp;' data-ref="73TT">TT</dfn>) {</td></tr>
<tr><th id="101">101</th><td>  <b>if</b> (<a class="local col3 ref" href="#73TT" title='TT' data-ref="73TT">TT</a>.<a class="ref" href="../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple18isOSBinFormatMachOEv" title='llvm::Triple::isOSBinFormatMachO' data-ref="_ZNK4llvm6Triple18isOSBinFormatMachOEv">isOSBinFormatMachO</a>())</td></tr>
<tr><th id="102">102</th><td>    <b>return</b> <a class="ref fake" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNSt10unique_ptrC1EOSt10unique_ptrIT_T0_E" title='std::unique_ptr::unique_ptr&lt;_Tp, _Dp&gt;' data-ref="_ZNSt10unique_ptrC1EOSt10unique_ptrIT_T0_E"></a><span class="namespace">llvm::</span><a class="ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm11make_uniqueEDpOT0_" title='llvm::make_unique' data-ref="_ZN4llvm11make_uniqueEDpOT0_">make_unique</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/TargetLoweringObjectFileImpl.h.html#llvm::TargetLoweringObjectFileMachO" title='llvm::TargetLoweringObjectFileMachO' data-ref="llvm::TargetLoweringObjectFileMachO">TargetLoweringObjectFileMachO</a>&gt;();</td></tr>
<tr><th id="103">103</th><td>  <b>if</b> (<a class="local col3 ref" href="#73TT" title='TT' data-ref="73TT">TT</a>.<a class="ref" href="../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple11isOSWindowsEv" title='llvm::Triple::isOSWindows' data-ref="_ZNK4llvm6Triple11isOSWindowsEv">isOSWindows</a>())</td></tr>
<tr><th id="104">104</th><td>    <b>return</b> <a class="ref fake" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNSt10unique_ptrC1EOSt10unique_ptrIT_T0_E" title='std::unique_ptr::unique_ptr&lt;_Tp, _Dp&gt;' data-ref="_ZNSt10unique_ptrC1EOSt10unique_ptrIT_T0_E"></a><span class="namespace">llvm::</span><a class="ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm11make_uniqueEDpOT0_" title='llvm::make_unique' data-ref="_ZN4llvm11make_uniqueEDpOT0_">make_unique</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/TargetLoweringObjectFileImpl.h.html#llvm::TargetLoweringObjectFileCOFF" title='llvm::TargetLoweringObjectFileCOFF' data-ref="llvm::TargetLoweringObjectFileCOFF">TargetLoweringObjectFileCOFF</a>&gt;();</td></tr>
<tr><th id="105">105</th><td>  <b>return</b> <a class="ref fake" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNSt10unique_ptrC1EOSt10unique_ptrIT_T0_E" title='std::unique_ptr::unique_ptr&lt;_Tp, _Dp&gt;' data-ref="_ZNSt10unique_ptrC1EOSt10unique_ptrIT_T0_E"></a><span class="namespace">llvm::</span><a class="ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm11make_uniqueEDpOT0_" title='llvm::make_unique' data-ref="_ZN4llvm11make_uniqueEDpOT0_">make_unique</a>&lt;<a class="type" href="ARMTargetObjectFile.h.html#llvm::ARMElfTargetObjectFile" title='llvm::ARMElfTargetObjectFile' data-ref="llvm::ARMElfTargetObjectFile">ARMElfTargetObjectFile</a>&gt;();</td></tr>
<tr><th id="106">106</th><td>}</td></tr>
<tr><th id="107">107</th><td></td></tr>
<tr><th id="108">108</th><td><em>static</em> <a class="type" href="ARMTargetMachine.h.html#llvm::ARMBaseTargetMachine" title='llvm::ARMBaseTargetMachine' data-ref="llvm::ARMBaseTargetMachine">ARMBaseTargetMachine</a>::<a class="type" href="ARMTargetMachine.h.html#llvm::ARMBaseTargetMachine::ARMABI" title='llvm::ARMBaseTargetMachine::ARMABI' data-ref="llvm::ARMBaseTargetMachine::ARMABI">ARMABI</a></td></tr>
<tr><th id="109">109</th><td><dfn class="tu decl def" id="_ZL16computeTargetABIRKN4llvm6TripleENS_9StringRefERKNS_13TargetOptionsE" title='computeTargetABI' data-type='ARMBaseTargetMachine::ARMABI computeTargetABI(const llvm::Triple &amp; TT, llvm::StringRef CPU, const llvm::TargetOptions &amp; Options)' data-ref="_ZL16computeTargetABIRKN4llvm6TripleENS_9StringRefERKNS_13TargetOptionsE">computeTargetABI</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple">Triple</a> &amp;<dfn class="local col4 decl" id="74TT" title='TT' data-type='const llvm::Triple &amp;' data-ref="74TT">TT</dfn>, <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col5 decl" id="75CPU" title='CPU' data-type='llvm::StringRef' data-ref="75CPU">CPU</dfn>,</td></tr>
<tr><th id="110">110</th><td>                 <em>const</em> <a class="type" href="../../../include/llvm/Target/TargetOptions.h.html#llvm::TargetOptions" title='llvm::TargetOptions' data-ref="llvm::TargetOptions">TargetOptions</a> &amp;<dfn class="local col6 decl" id="76Options" title='Options' data-type='const llvm::TargetOptions &amp;' data-ref="76Options">Options</dfn>) {</td></tr>
<tr><th id="111">111</th><td>  <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col7 decl" id="77ABIName" title='ABIName' data-type='llvm::StringRef' data-ref="77ABIName">ABIName</dfn> = <a class="local col6 ref" href="#76Options" title='Options' data-ref="76Options">Options</a>.<a class="ref" href="../../../include/llvm/Target/TargetOptions.h.html#llvm::TargetOptions::MCOptions" title='llvm::TargetOptions::MCOptions' data-ref="llvm::TargetOptions::MCOptions">MCOptions</a>.<a class="ref" href="../../../include/llvm/MC/MCTargetOptions.h.html#_ZNK4llvm15MCTargetOptions10getABINameEv" title='llvm::MCTargetOptions::getABIName' data-ref="_ZNK4llvm15MCTargetOptions10getABINameEv">getABIName</a>();</td></tr>
<tr><th id="112">112</th><td></td></tr>
<tr><th id="113">113</th><td>  <b>if</b> (<a class="local col7 ref" href="#77ABIName" title='ABIName' data-ref="77ABIName">ABIName</a>.<a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef5emptyEv" title='llvm::StringRef::empty' data-ref="_ZNK4llvm9StringRef5emptyEv">empty</a>())</td></tr>
<tr><th id="114">114</th><td>    <a class="local col7 ref" href="#77ABIName" title='ABIName' data-ref="77ABIName">ABIName</a> <a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_">=</a> <span class="namespace">ARM::</span><a class="ref" href="../../../include/llvm/Support/ARMTargetParser.h.html#_ZN4llvm3ARM23computeDefaultTargetABIERKNS_6TripleENS_9StringRefE" title='llvm::ARM::computeDefaultTargetABI' data-ref="_ZN4llvm3ARM23computeDefaultTargetABIERKNS_6TripleENS_9StringRefE">computeDefaultTargetABI</a>(<a class="local col4 ref" href="#74TT" title='TT' data-ref="74TT">TT</a>, <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col5 ref" href="#75CPU" title='CPU' data-ref="75CPU">CPU</a>);</td></tr>
<tr><th id="115">115</th><td></td></tr>
<tr><th id="116">116</th><td>  <b>if</b> (<a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col7 ref" href="#77ABIName" title='ABIName' data-ref="77ABIName">ABIName</a> <a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvmeqENS_9StringRefES0_" title='llvm::operator==' data-ref="_ZN4llvmeqENS_9StringRefES0_">==</a> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"aapcs16"</q>)</td></tr>
<tr><th id="117">117</th><td>    <b>return</b> <a class="type" href="ARMTargetMachine.h.html#llvm::ARMBaseTargetMachine" title='llvm::ARMBaseTargetMachine' data-ref="llvm::ARMBaseTargetMachine">ARMBaseTargetMachine</a>::<a class="enum" href="ARMTargetMachine.h.html#llvm::ARMBaseTargetMachine::ARMABI::ARM_ABI_AAPCS16" title='llvm::ARMBaseTargetMachine::ARMABI::ARM_ABI_AAPCS16' data-ref="llvm::ARMBaseTargetMachine::ARMABI::ARM_ABI_AAPCS16">ARM_ABI_AAPCS16</a>;</td></tr>
<tr><th id="118">118</th><td>  <b>else</b> <b>if</b> (<a class="local col7 ref" href="#77ABIName" title='ABIName' data-ref="77ABIName">ABIName</a>.<a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef10startswithES0_" title='llvm::StringRef::startswith' data-ref="_ZNK4llvm9StringRef10startswithES0_">startswith</a>(<a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"aapcs"</q>))</td></tr>
<tr><th id="119">119</th><td>    <b>return</b> <a class="type" href="ARMTargetMachine.h.html#llvm::ARMBaseTargetMachine" title='llvm::ARMBaseTargetMachine' data-ref="llvm::ARMBaseTargetMachine">ARMBaseTargetMachine</a>::<a class="enum" href="ARMTargetMachine.h.html#llvm::ARMBaseTargetMachine::ARMABI::ARM_ABI_AAPCS" title='llvm::ARMBaseTargetMachine::ARMABI::ARM_ABI_AAPCS' data-ref="llvm::ARMBaseTargetMachine::ARMABI::ARM_ABI_AAPCS">ARM_ABI_AAPCS</a>;</td></tr>
<tr><th id="120">120</th><td>  <b>else</b> <b>if</b> (<a class="local col7 ref" href="#77ABIName" title='ABIName' data-ref="77ABIName">ABIName</a>.<a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef10startswithES0_" title='llvm::StringRef::startswith' data-ref="_ZNK4llvm9StringRef10startswithES0_">startswith</a>(<a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"apcs"</q>))</td></tr>
<tr><th id="121">121</th><td>    <b>return</b> <a class="type" href="ARMTargetMachine.h.html#llvm::ARMBaseTargetMachine" title='llvm::ARMBaseTargetMachine' data-ref="llvm::ARMBaseTargetMachine">ARMBaseTargetMachine</a>::<a class="enum" href="ARMTargetMachine.h.html#llvm::ARMBaseTargetMachine::ARMABI::ARM_ABI_APCS" title='llvm::ARMBaseTargetMachine::ARMABI::ARM_ABI_APCS' data-ref="llvm::ARMBaseTargetMachine::ARMABI::ARM_ABI_APCS">ARM_ABI_APCS</a>;</td></tr>
<tr><th id="122">122</th><td></td></tr>
<tr><th id="123">123</th><td>  <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unhandled/unknown ABI Name!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMTargetMachine.cpp&quot;, 123)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unhandled/unknown ABI Name!"</q>);</td></tr>
<tr><th id="124">124</th><td>  <b>return</b> <a class="type" href="ARMTargetMachine.h.html#llvm::ARMBaseTargetMachine" title='llvm::ARMBaseTargetMachine' data-ref="llvm::ARMBaseTargetMachine">ARMBaseTargetMachine</a>::<a class="enum" href="ARMTargetMachine.h.html#llvm::ARMBaseTargetMachine::ARMABI::ARM_ABI_UNKNOWN" title='llvm::ARMBaseTargetMachine::ARMABI::ARM_ABI_UNKNOWN' data-ref="llvm::ARMBaseTargetMachine::ARMABI::ARM_ABI_UNKNOWN">ARM_ABI_UNKNOWN</a>;</td></tr>
<tr><th id="125">125</th><td>}</td></tr>
<tr><th id="126">126</th><td></td></tr>
<tr><th id="127">127</th><td><em>static</em> <span class="namespace">std::</span><a class="typedef" href="../../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> <dfn class="tu decl def" id="_ZL17computeDataLayoutRKN4llvm6TripleENS_9StringRefERKNS_13TargetOptionsEb" title='computeDataLayout' data-type='std::string computeDataLayout(const llvm::Triple &amp; TT, llvm::StringRef CPU, const llvm::TargetOptions &amp; Options, bool isLittle)' data-ref="_ZL17computeDataLayoutRKN4llvm6TripleENS_9StringRefERKNS_13TargetOptionsEb">computeDataLayout</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple">Triple</a> &amp;<dfn class="local col8 decl" id="78TT" title='TT' data-type='const llvm::Triple &amp;' data-ref="78TT">TT</dfn>, <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col9 decl" id="79CPU" title='CPU' data-type='llvm::StringRef' data-ref="79CPU">CPU</dfn>,</td></tr>
<tr><th id="128">128</th><td>                                     <em>const</em> <a class="type" href="../../../include/llvm/Target/TargetOptions.h.html#llvm::TargetOptions" title='llvm::TargetOptions' data-ref="llvm::TargetOptions">TargetOptions</a> &amp;<dfn class="local col0 decl" id="80Options" title='Options' data-type='const llvm::TargetOptions &amp;' data-ref="80Options">Options</dfn>,</td></tr>
<tr><th id="129">129</th><td>                                     <em>bool</em> <dfn class="local col1 decl" id="81isLittle" title='isLittle' data-type='bool' data-ref="81isLittle">isLittle</dfn>) {</td></tr>
<tr><th id="130">130</th><td>  <em>auto</em> <dfn class="local col2 decl" id="82ABI" title='ABI' data-type='llvm::ARMBaseTargetMachine::ARMABI' data-ref="82ABI">ABI</dfn> = <a class="tu ref" href="#_ZL16computeTargetABIRKN4llvm6TripleENS_9StringRefERKNS_13TargetOptionsE" title='computeTargetABI' data-use='c' data-ref="_ZL16computeTargetABIRKN4llvm6TripleENS_9StringRefERKNS_13TargetOptionsE">computeTargetABI</a>(<a class="local col8 ref" href="#78TT" title='TT' data-ref="78TT">TT</a>, <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col9 ref" href="#79CPU" title='CPU' data-ref="79CPU">CPU</a>, <a class="local col0 ref" href="#80Options" title='Options' data-ref="80Options">Options</a>);</td></tr>
<tr><th id="131">131</th><td>  <span class="namespace">std::</span><a class="typedef" href="../../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> <a class="ref fake" href="../../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx1112basic_stringC1Ev" title='std::__cxx11::basic_string::basic_string&lt;_CharT, _Traits, _Alloc&gt;' data-ref="_ZNSt7__cxx1112basic_stringC1Ev"></a><dfn class="local col3 decl" id="83Ret" title='Ret' data-type='std::string' data-ref="83Ret">Ret</dfn>;</td></tr>
<tr><th id="132">132</th><td></td></tr>
<tr><th id="133">133</th><td>  <b>if</b> (<a class="local col1 ref" href="#81isLittle" title='isLittle' data-ref="81isLittle">isLittle</a>)</td></tr>
<tr><th id="134">134</th><td>    <i>// Little endian.</i></td></tr>
<tr><th id="135">135</th><td>    <a class="local col3 ref" href="#83Ret" title='Ret' data-ref="83Ret">Ret</a> <a class="ref" href="../../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx1112basic_stringpLEPKT_" title='std::__cxx11::basic_string::operator+=' data-ref="_ZNSt7__cxx1112basic_stringpLEPKT_">+=</a> <q>"e"</q>;</td></tr>
<tr><th id="136">136</th><td>  <b>else</b></td></tr>
<tr><th id="137">137</th><td>    <i>// Big endian.</i></td></tr>
<tr><th id="138">138</th><td>    <a class="local col3 ref" href="#83Ret" title='Ret' data-ref="83Ret">Ret</a> <a class="ref" href="../../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx1112basic_stringpLEPKT_" title='std::__cxx11::basic_string::operator+=' data-ref="_ZNSt7__cxx1112basic_stringpLEPKT_">+=</a> <q>"E"</q>;</td></tr>
<tr><th id="139">139</th><td></td></tr>
<tr><th id="140">140</th><td>  <a class="local col3 ref" href="#83Ret" title='Ret' data-ref="83Ret">Ret</a> <a class="ref" href="../../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx1112basic_stringpLEPKT_" title='std::__cxx11::basic_string::operator+=' data-ref="_ZNSt7__cxx1112basic_stringpLEPKT_">+=</a> <a class="type" href="../../../include/llvm/IR/DataLayout.h.html#llvm::DataLayout" title='llvm::DataLayout' data-ref="llvm::DataLayout">DataLayout</a>::<a class="ref" href="../../../include/llvm/IR/DataLayout.h.html#_ZN4llvm10DataLayout20getManglingComponentERKNS_6TripleE" title='llvm::DataLayout::getManglingComponent' data-ref="_ZN4llvm10DataLayout20getManglingComponentERKNS_6TripleE">getManglingComponent</a>(<a class="local col8 ref" href="#78TT" title='TT' data-ref="78TT">TT</a>);</td></tr>
<tr><th id="141">141</th><td></td></tr>
<tr><th id="142">142</th><td>  <i>// Pointers are 32 bits and aligned to 32 bits.</i></td></tr>
<tr><th id="143">143</th><td>  <a class="local col3 ref" href="#83Ret" title='Ret' data-ref="83Ret">Ret</a> <a class="ref" href="../../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx1112basic_stringpLEPKT_" title='std::__cxx11::basic_string::operator+=' data-ref="_ZNSt7__cxx1112basic_stringpLEPKT_">+=</a> <q>"-p:32:32"</q>;</td></tr>
<tr><th id="144">144</th><td></td></tr>
<tr><th id="145">145</th><td>  <i>// Function pointers are aligned to 8 bits (because the LSB stores the</i></td></tr>
<tr><th id="146">146</th><td><i>  // ARM/Thumb state).</i></td></tr>
<tr><th id="147">147</th><td>  <a class="local col3 ref" href="#83Ret" title='Ret' data-ref="83Ret">Ret</a> <a class="ref" href="../../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx1112basic_stringpLEPKT_" title='std::__cxx11::basic_string::operator+=' data-ref="_ZNSt7__cxx1112basic_stringpLEPKT_">+=</a> <q>"-Fi8"</q>;</td></tr>
<tr><th id="148">148</th><td></td></tr>
<tr><th id="149">149</th><td>  <i>// ABIs other than APCS have 64 bit integers with natural alignment.</i></td></tr>
<tr><th id="150">150</th><td>  <b>if</b> (<a class="local col2 ref" href="#82ABI" title='ABI' data-ref="82ABI">ABI</a> != <a class="type" href="ARMTargetMachine.h.html#llvm::ARMBaseTargetMachine" title='llvm::ARMBaseTargetMachine' data-ref="llvm::ARMBaseTargetMachine">ARMBaseTargetMachine</a>::<a class="enum" href="ARMTargetMachine.h.html#llvm::ARMBaseTargetMachine::ARMABI::ARM_ABI_APCS" title='llvm::ARMBaseTargetMachine::ARMABI::ARM_ABI_APCS' data-ref="llvm::ARMBaseTargetMachine::ARMABI::ARM_ABI_APCS">ARM_ABI_APCS</a>)</td></tr>
<tr><th id="151">151</th><td>    <a class="local col3 ref" href="#83Ret" title='Ret' data-ref="83Ret">Ret</a> <a class="ref" href="../../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx1112basic_stringpLEPKT_" title='std::__cxx11::basic_string::operator+=' data-ref="_ZNSt7__cxx1112basic_stringpLEPKT_">+=</a> <q>"-i64:64"</q>;</td></tr>
<tr><th id="152">152</th><td></td></tr>
<tr><th id="153">153</th><td>  <i>// We have 64 bits floats. The APCS ABI requires them to be aligned to 32</i></td></tr>
<tr><th id="154">154</th><td><i>  // bits, others to 64 bits. We always try to align to 64 bits.</i></td></tr>
<tr><th id="155">155</th><td>  <b>if</b> (<a class="local col2 ref" href="#82ABI" title='ABI' data-ref="82ABI">ABI</a> == <a class="type" href="ARMTargetMachine.h.html#llvm::ARMBaseTargetMachine" title='llvm::ARMBaseTargetMachine' data-ref="llvm::ARMBaseTargetMachine">ARMBaseTargetMachine</a>::<a class="enum" href="ARMTargetMachine.h.html#llvm::ARMBaseTargetMachine::ARMABI::ARM_ABI_APCS" title='llvm::ARMBaseTargetMachine::ARMABI::ARM_ABI_APCS' data-ref="llvm::ARMBaseTargetMachine::ARMABI::ARM_ABI_APCS">ARM_ABI_APCS</a>)</td></tr>
<tr><th id="156">156</th><td>    <a class="local col3 ref" href="#83Ret" title='Ret' data-ref="83Ret">Ret</a> <a class="ref" href="../../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx1112basic_stringpLEPKT_" title='std::__cxx11::basic_string::operator+=' data-ref="_ZNSt7__cxx1112basic_stringpLEPKT_">+=</a> <q>"-f64:32:64"</q>;</td></tr>
<tr><th id="157">157</th><td></td></tr>
<tr><th id="158">158</th><td>  <i>// We have 128 and 64 bit vectors. The APCS ABI aligns them to 32 bits, others</i></td></tr>
<tr><th id="159">159</th><td><i>  // to 64. We always ty to give them natural alignment.</i></td></tr>
<tr><th id="160">160</th><td>  <b>if</b> (<a class="local col2 ref" href="#82ABI" title='ABI' data-ref="82ABI">ABI</a> == <a class="type" href="ARMTargetMachine.h.html#llvm::ARMBaseTargetMachine" title='llvm::ARMBaseTargetMachine' data-ref="llvm::ARMBaseTargetMachine">ARMBaseTargetMachine</a>::<a class="enum" href="ARMTargetMachine.h.html#llvm::ARMBaseTargetMachine::ARMABI::ARM_ABI_APCS" title='llvm::ARMBaseTargetMachine::ARMABI::ARM_ABI_APCS' data-ref="llvm::ARMBaseTargetMachine::ARMABI::ARM_ABI_APCS">ARM_ABI_APCS</a>)</td></tr>
<tr><th id="161">161</th><td>    <a class="local col3 ref" href="#83Ret" title='Ret' data-ref="83Ret">Ret</a> <a class="ref" href="../../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx1112basic_stringpLEPKT_" title='std::__cxx11::basic_string::operator+=' data-ref="_ZNSt7__cxx1112basic_stringpLEPKT_">+=</a> <q>"-v64:32:64-v128:32:128"</q>;</td></tr>
<tr><th id="162">162</th><td>  <b>else</b> <b>if</b> (<a class="local col2 ref" href="#82ABI" title='ABI' data-ref="82ABI">ABI</a> != <a class="type" href="ARMTargetMachine.h.html#llvm::ARMBaseTargetMachine" title='llvm::ARMBaseTargetMachine' data-ref="llvm::ARMBaseTargetMachine">ARMBaseTargetMachine</a>::<a class="enum" href="ARMTargetMachine.h.html#llvm::ARMBaseTargetMachine::ARMABI::ARM_ABI_AAPCS16" title='llvm::ARMBaseTargetMachine::ARMABI::ARM_ABI_AAPCS16' data-ref="llvm::ARMBaseTargetMachine::ARMABI::ARM_ABI_AAPCS16">ARM_ABI_AAPCS16</a>)</td></tr>
<tr><th id="163">163</th><td>    <a class="local col3 ref" href="#83Ret" title='Ret' data-ref="83Ret">Ret</a> <a class="ref" href="../../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx1112basic_stringpLEPKT_" title='std::__cxx11::basic_string::operator+=' data-ref="_ZNSt7__cxx1112basic_stringpLEPKT_">+=</a> <q>"-v128:64:128"</q>;</td></tr>
<tr><th id="164">164</th><td></td></tr>
<tr><th id="165">165</th><td>  <i>// Try to align aggregates to 32 bits (the default is 64 bits, which has no</i></td></tr>
<tr><th id="166">166</th><td><i>  // particular hardware support on 32-bit ARM).</i></td></tr>
<tr><th id="167">167</th><td>  <a class="local col3 ref" href="#83Ret" title='Ret' data-ref="83Ret">Ret</a> <a class="ref" href="../../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx1112basic_stringpLEPKT_" title='std::__cxx11::basic_string::operator+=' data-ref="_ZNSt7__cxx1112basic_stringpLEPKT_">+=</a> <q>"-a:0:32"</q>;</td></tr>
<tr><th id="168">168</th><td></td></tr>
<tr><th id="169">169</th><td>  <i>// Integer registers are 32 bits.</i></td></tr>
<tr><th id="170">170</th><td>  <a class="local col3 ref" href="#83Ret" title='Ret' data-ref="83Ret">Ret</a> <a class="ref" href="../../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx1112basic_stringpLEPKT_" title='std::__cxx11::basic_string::operator+=' data-ref="_ZNSt7__cxx1112basic_stringpLEPKT_">+=</a> <q>"-n32"</q>;</td></tr>
<tr><th id="171">171</th><td></td></tr>
<tr><th id="172">172</th><td>  <i>// The stack is 128 bit aligned on NaCl, 64 bit aligned on AAPCS and 32 bit</i></td></tr>
<tr><th id="173">173</th><td><i>  // aligned everywhere else.</i></td></tr>
<tr><th id="174">174</th><td>  <b>if</b> (<a class="local col8 ref" href="#78TT" title='TT' data-ref="78TT">TT</a>.<a class="ref" href="../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple8isOSNaClEv" title='llvm::Triple::isOSNaCl' data-ref="_ZNK4llvm6Triple8isOSNaClEv">isOSNaCl</a>() || <a class="local col2 ref" href="#82ABI" title='ABI' data-ref="82ABI">ABI</a> == <a class="type" href="ARMTargetMachine.h.html#llvm::ARMBaseTargetMachine" title='llvm::ARMBaseTargetMachine' data-ref="llvm::ARMBaseTargetMachine">ARMBaseTargetMachine</a>::<a class="enum" href="ARMTargetMachine.h.html#llvm::ARMBaseTargetMachine::ARMABI::ARM_ABI_AAPCS16" title='llvm::ARMBaseTargetMachine::ARMABI::ARM_ABI_AAPCS16' data-ref="llvm::ARMBaseTargetMachine::ARMABI::ARM_ABI_AAPCS16">ARM_ABI_AAPCS16</a>)</td></tr>
<tr><th id="175">175</th><td>    <a class="local col3 ref" href="#83Ret" title='Ret' data-ref="83Ret">Ret</a> <a class="ref" href="../../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx1112basic_stringpLEPKT_" title='std::__cxx11::basic_string::operator+=' data-ref="_ZNSt7__cxx1112basic_stringpLEPKT_">+=</a> <q>"-S128"</q>;</td></tr>
<tr><th id="176">176</th><td>  <b>else</b> <b>if</b> (<a class="local col2 ref" href="#82ABI" title='ABI' data-ref="82ABI">ABI</a> == <a class="type" href="ARMTargetMachine.h.html#llvm::ARMBaseTargetMachine" title='llvm::ARMBaseTargetMachine' data-ref="llvm::ARMBaseTargetMachine">ARMBaseTargetMachine</a>::<a class="enum" href="ARMTargetMachine.h.html#llvm::ARMBaseTargetMachine::ARMABI::ARM_ABI_AAPCS" title='llvm::ARMBaseTargetMachine::ARMABI::ARM_ABI_AAPCS' data-ref="llvm::ARMBaseTargetMachine::ARMABI::ARM_ABI_AAPCS">ARM_ABI_AAPCS</a>)</td></tr>
<tr><th id="177">177</th><td>    <a class="local col3 ref" href="#83Ret" title='Ret' data-ref="83Ret">Ret</a> <a class="ref" href="../../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx1112basic_stringpLEPKT_" title='std::__cxx11::basic_string::operator+=' data-ref="_ZNSt7__cxx1112basic_stringpLEPKT_">+=</a> <q>"-S64"</q>;</td></tr>
<tr><th id="178">178</th><td>  <b>else</b></td></tr>
<tr><th id="179">179</th><td>    <a class="local col3 ref" href="#83Ret" title='Ret' data-ref="83Ret">Ret</a> <a class="ref" href="../../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx1112basic_stringpLEPKT_" title='std::__cxx11::basic_string::operator+=' data-ref="_ZNSt7__cxx1112basic_stringpLEPKT_">+=</a> <q>"-S32"</q>;</td></tr>
<tr><th id="180">180</th><td></td></tr>
<tr><th id="181">181</th><td>  <b>return</b> <a class="local col3 ref" href="#83Ret" title='Ret' data-ref="83Ret">Ret</a>;</td></tr>
<tr><th id="182">182</th><td>}</td></tr>
<tr><th id="183">183</th><td></td></tr>
<tr><th id="184">184</th><td><em>static</em> <span class="namespace">Reloc::</span><a class="type" href="../../../include/llvm/Support/CodeGen.h.html#llvm::Reloc::Model" title='llvm::Reloc::Model' data-ref="llvm::Reloc::Model">Model</a> <dfn class="tu decl def" id="_ZL22getEffectiveRelocModelRKN4llvm6TripleENS_8OptionalINS_5Reloc5ModelEEE" title='getEffectiveRelocModel' data-type='Reloc::Model getEffectiveRelocModel(const llvm::Triple &amp; TT, Optional&lt;Reloc::Model&gt; RM)' data-ref="_ZL22getEffectiveRelocModelRKN4llvm6TripleENS_8OptionalINS_5Reloc5ModelEEE">getEffectiveRelocModel</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple">Triple</a> &amp;<dfn class="local col4 decl" id="84TT" title='TT' data-type='const llvm::Triple &amp;' data-ref="84TT">TT</dfn>,</td></tr>
<tr><th id="185">185</th><td>                                           <a class="type" href="../../../include/llvm/ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional">Optional</a>&lt;<span class="namespace">Reloc::</span><a class="type" href="../../../include/llvm/Support/CodeGen.h.html#llvm::Reloc::Model" title='llvm::Reloc::Model' data-ref="llvm::Reloc::Model">Model</a>&gt; <dfn class="local col5 decl" id="85RM" title='RM' data-type='Optional&lt;Reloc::Model&gt;' data-ref="85RM">RM</dfn>) {</td></tr>
<tr><th id="186">186</th><td>  <b>if</b> (!<a class="local col5 ref" href="#85RM" title='RM' data-ref="85RM">RM</a>.<a class="ref" href="../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8Optional8hasValueEv" title='llvm::Optional::hasValue' data-ref="_ZNK4llvm8Optional8hasValueEv">hasValue</a>())</td></tr>
<tr><th id="187">187</th><td>    <i>// Default relocation model on Darwin is PIC.</i></td></tr>
<tr><th id="188">188</th><td>    <b>return</b> <a class="local col4 ref" href="#84TT" title='TT' data-ref="84TT">TT</a>.<a class="ref" href="../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple18isOSBinFormatMachOEv" title='llvm::Triple::isOSBinFormatMachO' data-ref="_ZNK4llvm6Triple18isOSBinFormatMachOEv">isOSBinFormatMachO</a>() ? <span class="namespace">Reloc::</span><a class="enum" href="../../../include/llvm/Support/CodeGen.h.html#llvm::Reloc::Model::PIC_" title='llvm::Reloc::Model::PIC_' data-ref="llvm::Reloc::Model::PIC_">PIC_</a> : <span class="namespace">Reloc::</span><a class="enum" href="../../../include/llvm/Support/CodeGen.h.html#llvm::Reloc::Model::Static" title='llvm::Reloc::Model::Static' data-ref="llvm::Reloc::Model::Static">Static</a>;</td></tr>
<tr><th id="189">189</th><td></td></tr>
<tr><th id="190">190</th><td>  <b>if</b> (<a class="ref" href="../../../include/llvm/ADT/Optional.h.html#_ZNR4llvm8OptionaldeEv" title='llvm::Optional::operator*' data-ref="_ZNR4llvm8OptionaldeEv">*</a><a class="local col5 ref" href="#85RM" title='RM' data-ref="85RM">RM</a> == <span class="namespace">Reloc::</span><a class="enum" href="../../../include/llvm/Support/CodeGen.h.html#llvm::Reloc::Model::ROPI" title='llvm::Reloc::Model::ROPI' data-ref="llvm::Reloc::Model::ROPI">ROPI</a> || <a class="ref" href="../../../include/llvm/ADT/Optional.h.html#_ZNR4llvm8OptionaldeEv" title='llvm::Optional::operator*' data-ref="_ZNR4llvm8OptionaldeEv">*</a><a class="local col5 ref" href="#85RM" title='RM' data-ref="85RM">RM</a> == <span class="namespace">Reloc::</span><a class="enum" href="../../../include/llvm/Support/CodeGen.h.html#llvm::Reloc::Model::RWPI" title='llvm::Reloc::Model::RWPI' data-ref="llvm::Reloc::Model::RWPI">RWPI</a> || <a class="ref" href="../../../include/llvm/ADT/Optional.h.html#_ZNR4llvm8OptionaldeEv" title='llvm::Optional::operator*' data-ref="_ZNR4llvm8OptionaldeEv">*</a><a class="local col5 ref" href="#85RM" title='RM' data-ref="85RM">RM</a> == <span class="namespace">Reloc::</span><a class="enum" href="../../../include/llvm/Support/CodeGen.h.html#llvm::Reloc::Model::ROPI_RWPI" title='llvm::Reloc::Model::ROPI_RWPI' data-ref="llvm::Reloc::Model::ROPI_RWPI">ROPI_RWPI</a>)</td></tr>
<tr><th id="191">191</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TT.isOSBinFormatELF() &amp;&amp; &quot;ROPI/RWPI currently only supported for ELF&quot;) ? void (0) : __assert_fail (&quot;TT.isOSBinFormatELF() &amp;&amp; \&quot;ROPI/RWPI currently only supported for ELF\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/ARMTargetMachine.cpp&quot;, 192, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#84TT" title='TT' data-ref="84TT">TT</a>.<a class="ref" href="../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple16isOSBinFormatELFEv" title='llvm::Triple::isOSBinFormatELF' data-ref="_ZNK4llvm6Triple16isOSBinFormatELFEv">isOSBinFormatELF</a>() &amp;&amp;</td></tr>
<tr><th id="192">192</th><td>           <q>"ROPI/RWPI currently only supported for ELF"</q>);</td></tr>
<tr><th id="193">193</th><td></td></tr>
<tr><th id="194">194</th><td>  <i>// DynamicNoPIC is only used on darwin.</i></td></tr>
<tr><th id="195">195</th><td>  <b>if</b> (<a class="ref" href="../../../include/llvm/ADT/Optional.h.html#_ZNR4llvm8OptionaldeEv" title='llvm::Optional::operator*' data-ref="_ZNR4llvm8OptionaldeEv">*</a><a class="local col5 ref" href="#85RM" title='RM' data-ref="85RM">RM</a> == <span class="namespace">Reloc::</span><a class="enum" href="../../../include/llvm/Support/CodeGen.h.html#llvm::Reloc::Model::DynamicNoPIC" title='llvm::Reloc::Model::DynamicNoPIC' data-ref="llvm::Reloc::Model::DynamicNoPIC">DynamicNoPIC</a> &amp;&amp; !<a class="local col4 ref" href="#84TT" title='TT' data-ref="84TT">TT</a>.<a class="ref" href="../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple10isOSDarwinEv" title='llvm::Triple::isOSDarwin' data-ref="_ZNK4llvm6Triple10isOSDarwinEv">isOSDarwin</a>())</td></tr>
<tr><th id="196">196</th><td>    <b>return</b> <span class="namespace">Reloc::</span><a class="enum" href="../../../include/llvm/Support/CodeGen.h.html#llvm::Reloc::Model::Static" title='llvm::Reloc::Model::Static' data-ref="llvm::Reloc::Model::Static">Static</a>;</td></tr>
<tr><th id="197">197</th><td></td></tr>
<tr><th id="198">198</th><td>  <b>return</b> <a class="ref" href="../../../include/llvm/ADT/Optional.h.html#_ZNR4llvm8OptionaldeEv" title='llvm::Optional::operator*' data-ref="_ZNR4llvm8OptionaldeEv">*</a><a class="local col5 ref" href="#85RM" title='RM' data-ref="85RM">RM</a>;</td></tr>
<tr><th id="199">199</th><td>}</td></tr>
<tr><th id="200">200</th><td></td></tr>
<tr><th id="201">201</th><td><i class="doc">/// Create an ARM architecture model.</i></td></tr>
<tr><th id="202">202</th><td><i class="doc">///</i></td></tr>
<tr><th id="203">203</th><td><a class="type" href="ARMTargetMachine.h.html#llvm::ARMBaseTargetMachine" title='llvm::ARMBaseTargetMachine' data-ref="llvm::ARMBaseTargetMachine">ARMBaseTargetMachine</a>::<dfn class="decl def" id="_ZN4llvm20ARMBaseTargetMachineC1ERKNS_6TargetERKNS_6TripleENS_9StringRefES7_RKNS_13TargetOptionsENS_8OptionalINS_5Reloc5ModelEEENSB_INS_9CodeModel5Mod16510081" title='llvm::ARMBaseTargetMachine::ARMBaseTargetMachine' data-ref="_ZN4llvm20ARMBaseTargetMachineC1ERKNS_6TargetERKNS_6TripleENS_9StringRefES7_RKNS_13TargetOptionsENS_8OptionalINS_5Reloc5ModelEEENSB_INS_9CodeModel5Mod16510081">ARMBaseTargetMachine</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/Support/TargetRegistry.h.html#llvm::Target" title='llvm::Target' data-ref="llvm::Target">Target</a> &amp;<dfn class="local col6 decl" id="86T" title='T' data-type='const llvm::Target &amp;' data-ref="86T">T</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple">Triple</a> &amp;<dfn class="local col7 decl" id="87TT" title='TT' data-type='const llvm::Triple &amp;' data-ref="87TT">TT</dfn>,</td></tr>
<tr><th id="204">204</th><td>                                           <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col8 decl" id="88CPU" title='CPU' data-type='llvm::StringRef' data-ref="88CPU">CPU</dfn>, <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col9 decl" id="89FS" title='FS' data-type='llvm::StringRef' data-ref="89FS">FS</dfn>,</td></tr>
<tr><th id="205">205</th><td>                                           <em>const</em> <a class="type" href="../../../include/llvm/Target/TargetOptions.h.html#llvm::TargetOptions" title='llvm::TargetOptions' data-ref="llvm::TargetOptions">TargetOptions</a> &amp;<dfn class="local col0 decl" id="90Options" title='Options' data-type='const llvm::TargetOptions &amp;' data-ref="90Options">Options</dfn>,</td></tr>
<tr><th id="206">206</th><td>                                           <a class="type" href="../../../include/llvm/ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional">Optional</a>&lt;<span class="namespace">Reloc::</span><a class="type" href="../../../include/llvm/Support/CodeGen.h.html#llvm::Reloc::Model" title='llvm::Reloc::Model' data-ref="llvm::Reloc::Model">Model</a>&gt; <dfn class="local col1 decl" id="91RM" title='RM' data-type='Optional&lt;Reloc::Model&gt;' data-ref="91RM">RM</dfn>,</td></tr>
<tr><th id="207">207</th><td>                                           <a class="type" href="../../../include/llvm/ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional">Optional</a>&lt;<span class="namespace">CodeModel::</span><a class="type" href="../../../include/llvm/Support/CodeGen.h.html#llvm::CodeModel::Model" title='llvm::CodeModel::Model' data-ref="llvm::CodeModel::Model">Model</a>&gt; <dfn class="local col2 decl" id="92CM" title='CM' data-type='Optional&lt;CodeModel::Model&gt;' data-ref="92CM">CM</dfn>,</td></tr>
<tr><th id="208">208</th><td>                                           <span class="namespace">CodeGenOpt::</span><a class="type" href="../../../include/llvm/Support/CodeGen.h.html#llvm::CodeGenOpt::Level" title='llvm::CodeGenOpt::Level' data-ref="llvm::CodeGenOpt::Level">Level</a> <dfn class="local col3 decl" id="93OL" title='OL' data-type='CodeGenOpt::Level' data-ref="93OL">OL</dfn>, <em>bool</em> <dfn class="local col4 decl" id="94isLittle" title='isLittle' data-type='bool' data-ref="94isLittle">isLittle</dfn>)</td></tr>
<tr><th id="209">209</th><td>    : <a class="type" href="../../../include/llvm/Target/TargetMachine.h.html#llvm::LLVMTargetMachine" title='llvm::LLVMTargetMachine' data-ref="llvm::LLVMTargetMachine">LLVMTargetMachine</a><a class="ref" href="../../../include/llvm/Target/TargetMachine.h.html#_ZN4llvm17LLVMTargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsENS_5Reloc5ModelENS_9CodeModel5ModelENS_10CodeGenOpt5LevelE" title='llvm::LLVMTargetMachine::LLVMTargetMachine' data-ref="_ZN4llvm17LLVMTargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsENS_5Reloc5ModelENS_9CodeModel5ModelENS_10CodeGenOpt5LevelE">(</a><a class="local col6 ref" href="#86T" title='T' data-ref="86T">T</a>, <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE"></a><a class="tu ref" href="#_ZL17computeDataLayoutRKN4llvm6TripleENS_9StringRefERKNS_13TargetOptionsEb" title='computeDataLayout' data-use='c' data-ref="_ZL17computeDataLayoutRKN4llvm6TripleENS_9StringRefERKNS_13TargetOptionsEb">computeDataLayout</a>(<a class="local col7 ref" href="#87TT" title='TT' data-ref="87TT">TT</a>, <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col8 ref" href="#88CPU" title='CPU' data-ref="88CPU">CPU</a>, <a class="local col0 ref" href="#90Options" title='Options' data-ref="90Options">Options</a>, <a class="local col4 ref" href="#94isLittle" title='isLittle' data-ref="94isLittle">isLittle</a>), <a class="local col7 ref" href="#87TT" title='TT' data-ref="87TT">TT</a>,</td></tr>
<tr><th id="210">210</th><td>                        <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col8 ref" href="#88CPU" title='CPU' data-ref="88CPU">CPU</a>, <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col9 ref" href="#89FS" title='FS' data-ref="89FS">FS</a>, <a class="local col0 ref" href="#90Options" title='Options' data-ref="90Options">Options</a>, <a class="tu ref" href="#_ZL22getEffectiveRelocModelRKN4llvm6TripleENS_8OptionalINS_5Reloc5ModelEEE" title='getEffectiveRelocModel' data-use='c' data-ref="_ZL22getEffectiveRelocModelRKN4llvm6TripleENS_8OptionalINS_5Reloc5ModelEEE">getEffectiveRelocModel</a>(<a class="local col7 ref" href="#87TT" title='TT' data-ref="87TT">TT</a>, <a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE"></a><a class="local col1 ref" href="#91RM" title='RM' data-ref="91RM">RM</a>),</td></tr>
<tr><th id="211">211</th><td>                        <a class="ref" href="../../../include/llvm/Target/TargetMachine.h.html#_ZN4llvm21getEffectiveCodeModelENS_8OptionalINS_9CodeModel5ModelEEES2_" title='llvm::getEffectiveCodeModel' data-ref="_ZN4llvm21getEffectiveCodeModelENS_8OptionalINS_9CodeModel5ModelEEES2_">getEffectiveCodeModel</a>(<a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE"></a><a class="local col2 ref" href="#92CM" title='CM' data-ref="92CM">CM</a>, <span class="namespace">CodeModel::</span><a class="enum" href="../../../include/llvm/Support/CodeGen.h.html#llvm::CodeModel::Model::Small" title='llvm::CodeModel::Model::Small' data-ref="llvm::CodeModel::Model::Small">Small</a>), <a class="local col3 ref" href="#93OL" title='OL' data-ref="93OL">OL</a>),</td></tr>
<tr><th id="212">212</th><td>      <a class="member" href="ARMTargetMachine.h.html#llvm::ARMBaseTargetMachine::TargetABI" title='llvm::ARMBaseTargetMachine::TargetABI' data-ref="llvm::ARMBaseTargetMachine::TargetABI">TargetABI</a>(<a class="tu ref" href="#_ZL16computeTargetABIRKN4llvm6TripleENS_9StringRefERKNS_13TargetOptionsE" title='computeTargetABI' data-use='c' data-ref="_ZL16computeTargetABIRKN4llvm6TripleENS_9StringRefERKNS_13TargetOptionsE">computeTargetABI</a>(<a class="local col7 ref" href="#87TT" title='TT' data-ref="87TT">TT</a>, <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col8 ref" href="#88CPU" title='CPU' data-ref="88CPU">CPU</a>, <a class="local col0 ref" href="#90Options" title='Options' data-ref="90Options">Options</a>)),</td></tr>
<tr><th id="213">213</th><td>      <a class="member" href="ARMTargetMachine.h.html#llvm::ARMBaseTargetMachine::TLOF" title='llvm::ARMBaseTargetMachine::TLOF' data-ref="llvm::ARMBaseTargetMachine::TLOF">TLOF</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNSt10unique_ptrC1EOSt10unique_ptrIT_T0_E" title='std::unique_ptr::unique_ptr&lt;_Tp, _Dp&gt;' data-ref="_ZNSt10unique_ptrC1EOSt10unique_ptrIT_T0_E">(</a><a class="tu ref" href="#_ZL10createTLOFRKN4llvm6TripleE" title='createTLOF' data-use='c' data-ref="_ZL10createTLOFRKN4llvm6TripleE">createTLOF</a>(<a class="member" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine15getTargetTripleEv" title='llvm::TargetMachine::getTargetTriple' data-ref="_ZNK4llvm13TargetMachine15getTargetTripleEv">getTargetTriple</a>())), <a class="member" href="ARMTargetMachine.h.html#llvm::ARMBaseTargetMachine::isLittle" title='llvm::ARMBaseTargetMachine::isLittle' data-ref="llvm::ARMBaseTargetMachine::isLittle">isLittle</a>(<a class="local col4 ref" href="#94isLittle" title='isLittle' data-ref="94isLittle">isLittle</a>) {</td></tr>
<tr><th id="214">214</th><td></td></tr>
<tr><th id="215">215</th><td>  <i>// Default to triple-appropriate float ABI</i></td></tr>
<tr><th id="216">216</th><td>  <b>if</b> (<a class="local col0 ref" href="#90Options" title='Options' data-ref="90Options">Options</a>.<a class="ref" href="../../../include/llvm/Target/TargetOptions.h.html#llvm::TargetOptions::FloatABIType" title='llvm::TargetOptions::FloatABIType' data-ref="llvm::TargetOptions::FloatABIType">FloatABIType</a> == <span class="namespace">FloatABI::</span><a class="enum" href="../../../include/llvm/Target/TargetOptions.h.html#llvm::FloatABI::ABIType::Default" title='llvm::FloatABI::ABIType::Default' data-ref="llvm::FloatABI::ABIType::Default">Default</a>) {</td></tr>
<tr><th id="217">217</th><td>    <b>if</b> (<a class="member" href="ARMTargetMachine.h.html#_ZNK4llvm20ARMBaseTargetMachine17isTargetHardFloatEv" title='llvm::ARMBaseTargetMachine::isTargetHardFloat' data-ref="_ZNK4llvm20ARMBaseTargetMachine17isTargetHardFloatEv">isTargetHardFloat</a>())</td></tr>
<tr><th id="218">218</th><td>      <b>this</b>-&gt;<a class="member" href="../../../include/llvm/Target/TargetMachine.h.html#llvm::TargetMachine::Options" title='llvm::TargetMachine::Options' data-ref="llvm::TargetMachine::Options">Options</a>.<a class="ref" href="../../../include/llvm/Target/TargetOptions.h.html#llvm::TargetOptions::FloatABIType" title='llvm::TargetOptions::FloatABIType' data-ref="llvm::TargetOptions::FloatABIType">FloatABIType</a> = <span class="namespace">FloatABI::</span><a class="enum" href="../../../include/llvm/Target/TargetOptions.h.html#llvm::FloatABI::ABIType::Hard" title='llvm::FloatABI::ABIType::Hard' data-ref="llvm::FloatABI::ABIType::Hard">Hard</a>;</td></tr>
<tr><th id="219">219</th><td>    <b>else</b></td></tr>
<tr><th id="220">220</th><td>      <b>this</b>-&gt;<a class="member" href="../../../include/llvm/Target/TargetMachine.h.html#llvm::TargetMachine::Options" title='llvm::TargetMachine::Options' data-ref="llvm::TargetMachine::Options">Options</a>.<a class="ref" href="../../../include/llvm/Target/TargetOptions.h.html#llvm::TargetOptions::FloatABIType" title='llvm::TargetOptions::FloatABIType' data-ref="llvm::TargetOptions::FloatABIType">FloatABIType</a> = <span class="namespace">FloatABI::</span><a class="enum" href="../../../include/llvm/Target/TargetOptions.h.html#llvm::FloatABI::ABIType::Soft" title='llvm::FloatABI::ABIType::Soft' data-ref="llvm::FloatABI::ABIType::Soft">Soft</a>;</td></tr>
<tr><th id="221">221</th><td>  }</td></tr>
<tr><th id="222">222</th><td></td></tr>
<tr><th id="223">223</th><td>  <i>// Default to triple-appropriate EABI</i></td></tr>
<tr><th id="224">224</th><td>  <b>if</b> (<a class="local col0 ref" href="#90Options" title='Options' data-ref="90Options">Options</a>.<a class="ref" href="../../../include/llvm/Target/TargetOptions.h.html#llvm::TargetOptions::EABIVersion" title='llvm::TargetOptions::EABIVersion' data-ref="llvm::TargetOptions::EABIVersion">EABIVersion</a> == <a class="type" href="../../../include/llvm/Target/TargetOptions.h.html#llvm::EABI" title='llvm::EABI' data-ref="llvm::EABI">EABI</a>::<a class="enum" href="../../../include/llvm/Target/TargetOptions.h.html#llvm::EABI::Default" title='llvm::EABI::Default' data-ref="llvm::EABI::Default">Default</a> ||</td></tr>
<tr><th id="225">225</th><td>      <a class="local col0 ref" href="#90Options" title='Options' data-ref="90Options">Options</a>.<a class="ref" href="../../../include/llvm/Target/TargetOptions.h.html#llvm::TargetOptions::EABIVersion" title='llvm::TargetOptions::EABIVersion' data-ref="llvm::TargetOptions::EABIVersion">EABIVersion</a> == <a class="type" href="../../../include/llvm/Target/TargetOptions.h.html#llvm::EABI" title='llvm::EABI' data-ref="llvm::EABI">EABI</a>::<a class="enum" href="../../../include/llvm/Target/TargetOptions.h.html#llvm::EABI::Unknown" title='llvm::EABI::Unknown' data-ref="llvm::EABI::Unknown">Unknown</a>) {</td></tr>
<tr><th id="226">226</th><td>    <i>// musl is compatible with glibc with regard to EABI version</i></td></tr>
<tr><th id="227">227</th><td>    <b>if</b> ((<a class="member" href="../../../include/llvm/Target/TargetMachine.h.html#llvm::TargetMachine::TargetTriple" title='llvm::TargetMachine::TargetTriple' data-ref="llvm::TargetMachine::TargetTriple">TargetTriple</a>.<a class="ref" href="../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple14getEnvironmentEv" title='llvm::Triple::getEnvironment' data-ref="_ZNK4llvm6Triple14getEnvironmentEv">getEnvironment</a>() == <a class="type" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple">Triple</a>::<a class="enum" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple::EnvironmentType::GNUEABI" title='llvm::Triple::EnvironmentType::GNUEABI' data-ref="llvm::Triple::EnvironmentType::GNUEABI">GNUEABI</a> ||</td></tr>
<tr><th id="228">228</th><td>         <a class="member" href="../../../include/llvm/Target/TargetMachine.h.html#llvm::TargetMachine::TargetTriple" title='llvm::TargetMachine::TargetTriple' data-ref="llvm::TargetMachine::TargetTriple">TargetTriple</a>.<a class="ref" href="../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple14getEnvironmentEv" title='llvm::Triple::getEnvironment' data-ref="_ZNK4llvm6Triple14getEnvironmentEv">getEnvironment</a>() == <a class="type" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple">Triple</a>::<a class="enum" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple::EnvironmentType::GNUEABIHF" title='llvm::Triple::EnvironmentType::GNUEABIHF' data-ref="llvm::Triple::EnvironmentType::GNUEABIHF">GNUEABIHF</a> ||</td></tr>
<tr><th id="229">229</th><td>         <a class="member" href="../../../include/llvm/Target/TargetMachine.h.html#llvm::TargetMachine::TargetTriple" title='llvm::TargetMachine::TargetTriple' data-ref="llvm::TargetMachine::TargetTriple">TargetTriple</a>.<a class="ref" href="../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple14getEnvironmentEv" title='llvm::Triple::getEnvironment' data-ref="_ZNK4llvm6Triple14getEnvironmentEv">getEnvironment</a>() == <a class="type" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple">Triple</a>::<a class="enum" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple::EnvironmentType::MuslEABI" title='llvm::Triple::EnvironmentType::MuslEABI' data-ref="llvm::Triple::EnvironmentType::MuslEABI">MuslEABI</a> ||</td></tr>
<tr><th id="230">230</th><td>         <a class="member" href="../../../include/llvm/Target/TargetMachine.h.html#llvm::TargetMachine::TargetTriple" title='llvm::TargetMachine::TargetTriple' data-ref="llvm::TargetMachine::TargetTriple">TargetTriple</a>.<a class="ref" href="../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple14getEnvironmentEv" title='llvm::Triple::getEnvironment' data-ref="_ZNK4llvm6Triple14getEnvironmentEv">getEnvironment</a>() == <a class="type" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple">Triple</a>::<a class="enum" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple::EnvironmentType::MuslEABIHF" title='llvm::Triple::EnvironmentType::MuslEABIHF' data-ref="llvm::Triple::EnvironmentType::MuslEABIHF">MuslEABIHF</a>) &amp;&amp;</td></tr>
<tr><th id="231">231</th><td>        !(<a class="member" href="../../../include/llvm/Target/TargetMachine.h.html#llvm::TargetMachine::TargetTriple" title='llvm::TargetMachine::TargetTriple' data-ref="llvm::TargetMachine::TargetTriple">TargetTriple</a>.<a class="ref" href="../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple11isOSWindowsEv" title='llvm::Triple::isOSWindows' data-ref="_ZNK4llvm6Triple11isOSWindowsEv">isOSWindows</a>() || <a class="member" href="../../../include/llvm/Target/TargetMachine.h.html#llvm::TargetMachine::TargetTriple" title='llvm::TargetMachine::TargetTriple' data-ref="llvm::TargetMachine::TargetTriple">TargetTriple</a>.<a class="ref" href="../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple10isOSDarwinEv" title='llvm::Triple::isOSDarwin' data-ref="_ZNK4llvm6Triple10isOSDarwinEv">isOSDarwin</a>()))</td></tr>
<tr><th id="232">232</th><td>      <b>this</b>-&gt;<a class="member" href="../../../include/llvm/Target/TargetMachine.h.html#llvm::TargetMachine::Options" title='llvm::TargetMachine::Options' data-ref="llvm::TargetMachine::Options">Options</a>.<a class="ref" href="../../../include/llvm/Target/TargetOptions.h.html#llvm::TargetOptions::EABIVersion" title='llvm::TargetOptions::EABIVersion' data-ref="llvm::TargetOptions::EABIVersion">EABIVersion</a> = <a class="type" href="../../../include/llvm/Target/TargetOptions.h.html#llvm::EABI" title='llvm::EABI' data-ref="llvm::EABI">EABI</a>::<a class="enum" href="../../../include/llvm/Target/TargetOptions.h.html#llvm::EABI::GNU" title='llvm::EABI::GNU' data-ref="llvm::EABI::GNU">GNU</a>;</td></tr>
<tr><th id="233">233</th><td>    <b>else</b></td></tr>
<tr><th id="234">234</th><td>      <b>this</b>-&gt;<a class="member" href="../../../include/llvm/Target/TargetMachine.h.html#llvm::TargetMachine::Options" title='llvm::TargetMachine::Options' data-ref="llvm::TargetMachine::Options">Options</a>.<a class="ref" href="../../../include/llvm/Target/TargetOptions.h.html#llvm::TargetOptions::EABIVersion" title='llvm::TargetOptions::EABIVersion' data-ref="llvm::TargetOptions::EABIVersion">EABIVersion</a> = <a class="type" href="../../../include/llvm/Target/TargetOptions.h.html#llvm::EABI" title='llvm::EABI' data-ref="llvm::EABI">EABI</a>::<a class="enum" href="../../../include/llvm/Target/TargetOptions.h.html#llvm::EABI::EABI5" title='llvm::EABI::EABI5' data-ref="llvm::EABI::EABI5">EABI5</a>;</td></tr>
<tr><th id="235">235</th><td>  }</td></tr>
<tr><th id="236">236</th><td></td></tr>
<tr><th id="237">237</th><td>  <b>if</b> (<a class="local col7 ref" href="#87TT" title='TT' data-ref="87TT">TT</a>.<a class="ref" href="../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple18isOSBinFormatMachOEv" title='llvm::Triple::isOSBinFormatMachO' data-ref="_ZNK4llvm6Triple18isOSBinFormatMachOEv">isOSBinFormatMachO</a>()) {</td></tr>
<tr><th id="238">238</th><td>    <b>this</b>-&gt;<a class="member" href="../../../include/llvm/Target/TargetMachine.h.html#llvm::TargetMachine::Options" title='llvm::TargetMachine::Options' data-ref="llvm::TargetMachine::Options">Options</a>.<a class="ref" href="../../../include/llvm/Target/TargetOptions.h.html#llvm::TargetOptions::TrapUnreachable" title='llvm::TargetOptions::TrapUnreachable' data-ref="llvm::TargetOptions::TrapUnreachable">TrapUnreachable</a> = <b>true</b>;</td></tr>
<tr><th id="239">239</th><td>    <b>this</b>-&gt;<a class="member" href="../../../include/llvm/Target/TargetMachine.h.html#llvm::TargetMachine::Options" title='llvm::TargetMachine::Options' data-ref="llvm::TargetMachine::Options">Options</a>.<a class="ref" href="../../../include/llvm/Target/TargetOptions.h.html#llvm::TargetOptions::NoTrapAfterNoreturn" title='llvm::TargetOptions::NoTrapAfterNoreturn' data-ref="llvm::TargetOptions::NoTrapAfterNoreturn">NoTrapAfterNoreturn</a> = <b>true</b>;</td></tr>
<tr><th id="240">240</th><td>  }</td></tr>
<tr><th id="241">241</th><td></td></tr>
<tr><th id="242">242</th><td>  <a class="member" href="../../../include/llvm/Target/TargetMachine.h.html#_ZN4llvm17LLVMTargetMachine11initAsmInfoEv" title='llvm::LLVMTargetMachine::initAsmInfo' data-ref="_ZN4llvm17LLVMTargetMachine11initAsmInfoEv">initAsmInfo</a>();</td></tr>
<tr><th id="243">243</th><td>}</td></tr>
<tr><th id="244">244</th><td></td></tr>
<tr><th id="245">245</th><td><a class="type" href="ARMTargetMachine.h.html#llvm::ARMBaseTargetMachine" title='llvm::ARMBaseTargetMachine' data-ref="llvm::ARMBaseTargetMachine">ARMBaseTargetMachine</a>::<dfn class="virtual decl def" id="_ZN4llvm20ARMBaseTargetMachineD1Ev" title='llvm::ARMBaseTargetMachine::~ARMBaseTargetMachine' data-ref="_ZN4llvm20ARMBaseTargetMachineD1Ev">~ARMBaseTargetMachine</dfn>() = <b>default</b>;</td></tr>
<tr><th id="246">246</th><td></td></tr>
<tr><th id="247">247</th><td><em>const</em> <a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget">ARMSubtarget</a> *</td></tr>
<tr><th id="248">248</th><td><a class="type" href="ARMTargetMachine.h.html#llvm::ARMBaseTargetMachine" title='llvm::ARMBaseTargetMachine' data-ref="llvm::ARMBaseTargetMachine">ARMBaseTargetMachine</a>::<dfn class="virtual decl def" id="_ZNK4llvm20ARMBaseTargetMachine16getSubtargetImplERKNS_8FunctionE" title='llvm::ARMBaseTargetMachine::getSubtargetImpl' data-ref="_ZNK4llvm20ARMBaseTargetMachine16getSubtargetImplERKNS_8FunctionE">getSubtargetImpl</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function">Function</a> &amp;<dfn class="local col5 decl" id="95F" title='F' data-type='const llvm::Function &amp;' data-ref="95F">F</dfn>) <em>const</em> {</td></tr>
<tr><th id="249">249</th><td>  <a class="type" href="../../../include/llvm/IR/Attributes.h.html#llvm::Attribute" title='llvm::Attribute' data-ref="llvm::Attribute">Attribute</a> <dfn class="local col6 decl" id="96CPUAttr" title='CPUAttr' data-type='llvm::Attribute' data-ref="96CPUAttr">CPUAttr</dfn> = <a class="local col5 ref" href="#95F" title='F' data-ref="95F">F</a>.<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getFnAttributeENS_9StringRefE" title='llvm::Function::getFnAttribute' data-ref="_ZNK4llvm8Function14getFnAttributeENS_9StringRefE">getFnAttribute</a>(<a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"target-cpu"</q>);</td></tr>
<tr><th id="250">250</th><td>  <a class="type" href="../../../include/llvm/IR/Attributes.h.html#llvm::Attribute" title='llvm::Attribute' data-ref="llvm::Attribute">Attribute</a> <dfn class="local col7 decl" id="97FSAttr" title='FSAttr' data-type='llvm::Attribute' data-ref="97FSAttr">FSAttr</dfn> = <a class="local col5 ref" href="#95F" title='F' data-ref="95F">F</a>.<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getFnAttributeENS_9StringRefE" title='llvm::Function::getFnAttribute' data-ref="_ZNK4llvm8Function14getFnAttributeENS_9StringRefE">getFnAttribute</a>(<a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"target-features"</q>);</td></tr>
<tr><th id="251">251</th><td></td></tr>
<tr><th id="252">252</th><td>  <span class="namespace">std::</span><a class="typedef" href="../../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> <dfn class="local col8 decl" id="98CPU" title='CPU' data-type='std::string' data-ref="98CPU">CPU</dfn> = !<a class="local col6 ref" href="#96CPUAttr" title='CPUAttr' data-ref="96CPUAttr">CPUAttr</a>.<a class="ref" href="../../../include/llvm/IR/Attributes.h.html#_ZNK4llvm9Attribute12hasAttributeENS0_8AttrKindE" title='llvm::Attribute::hasAttribute' data-ref="_ZNK4llvm9Attribute12hasAttributeENS0_8AttrKindE">hasAttribute</a>(<a class="type" href="../../../include/llvm/IR/Attributes.h.html#llvm::Attribute" title='llvm::Attribute' data-ref="llvm::Attribute">Attribute</a>::<a class="enum" href="../../../include/llvm/IR/Attributes.h.html#llvm::Attribute::AttrKind::None" title='llvm::Attribute::AttrKind::None' data-ref="llvm::Attribute::AttrKind::None">None</a>)</td></tr>
<tr><th id="253">253</th><td>                        ? <a class="local col6 ref" href="#96CPUAttr" title='CPUAttr' data-ref="96CPUAttr">CPUAttr</a>.<a class="ref" href="../../../include/llvm/IR/Attributes.h.html#_ZNK4llvm9Attribute16getValueAsStringEv" title='llvm::Attribute::getValueAsString' data-ref="_ZNK4llvm9Attribute16getValueAsStringEv">getValueAsString</a>().<a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef3strEv" title='llvm::StringRef::str' data-ref="_ZNK4llvm9StringRef3strEv">str</a>()</td></tr>
<tr><th id="254">254</th><td>                        : <a class="ref fake" href="../../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx1112basic_stringC1ERKNS_12basic_stringIT_T0_T1_EE" title='std::__cxx11::basic_string::basic_string&lt;_CharT, _Traits, _Alloc&gt;' data-ref="_ZNSt7__cxx1112basic_stringC1ERKNS_12basic_stringIT_T0_T1_EE"></a><a class="member" href="../../../include/llvm/Target/TargetMachine.h.html#llvm::TargetMachine::TargetCPU" title='llvm::TargetMachine::TargetCPU' data-ref="llvm::TargetMachine::TargetCPU">TargetCPU</a>;</td></tr>
<tr><th id="255">255</th><td>  <span class="namespace">std::</span><a class="typedef" href="../../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> <dfn class="local col9 decl" id="99FS" title='FS' data-type='std::string' data-ref="99FS">FS</dfn> = !<a class="local col7 ref" href="#97FSAttr" title='FSAttr' data-ref="97FSAttr">FSAttr</a>.<a class="ref" href="../../../include/llvm/IR/Attributes.h.html#_ZNK4llvm9Attribute12hasAttributeENS0_8AttrKindE" title='llvm::Attribute::hasAttribute' data-ref="_ZNK4llvm9Attribute12hasAttributeENS0_8AttrKindE">hasAttribute</a>(<a class="type" href="../../../include/llvm/IR/Attributes.h.html#llvm::Attribute" title='llvm::Attribute' data-ref="llvm::Attribute">Attribute</a>::<a class="enum" href="../../../include/llvm/IR/Attributes.h.html#llvm::Attribute::AttrKind::None" title='llvm::Attribute::AttrKind::None' data-ref="llvm::Attribute::AttrKind::None">None</a>)</td></tr>
<tr><th id="256">256</th><td>                       ? <a class="local col7 ref" href="#97FSAttr" title='FSAttr' data-ref="97FSAttr">FSAttr</a>.<a class="ref" href="../../../include/llvm/IR/Attributes.h.html#_ZNK4llvm9Attribute16getValueAsStringEv" title='llvm::Attribute::getValueAsString' data-ref="_ZNK4llvm9Attribute16getValueAsStringEv">getValueAsString</a>().<a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef3strEv" title='llvm::StringRef::str' data-ref="_ZNK4llvm9StringRef3strEv">str</a>()</td></tr>
<tr><th id="257">257</th><td>                       : <a class="ref fake" href="../../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx1112basic_stringC1ERKNS_12basic_stringIT_T0_T1_EE" title='std::__cxx11::basic_string::basic_string&lt;_CharT, _Traits, _Alloc&gt;' data-ref="_ZNSt7__cxx1112basic_stringC1ERKNS_12basic_stringIT_T0_T1_EE"></a><a class="member" href="../../../include/llvm/Target/TargetMachine.h.html#llvm::TargetMachine::TargetFS" title='llvm::TargetMachine::TargetFS' data-ref="llvm::TargetMachine::TargetFS">TargetFS</a>;</td></tr>
<tr><th id="258">258</th><td></td></tr>
<tr><th id="259">259</th><td>  <i>// FIXME: This is related to the code below to reset the target options,</i></td></tr>
<tr><th id="260">260</th><td><i>  // we need to know whether or not the soft float flag is set on the</i></td></tr>
<tr><th id="261">261</th><td><i>  // function before we can generate a subtarget. We also need to use</i></td></tr>
<tr><th id="262">262</th><td><i>  // it as a key for the subtarget since that can be the only difference</i></td></tr>
<tr><th id="263">263</th><td><i>  // between two functions.</i></td></tr>
<tr><th id="264">264</th><td>  <em>bool</em> <dfn class="local col0 decl" id="100SoftFloat" title='SoftFloat' data-type='bool' data-ref="100SoftFloat">SoftFloat</dfn> =</td></tr>
<tr><th id="265">265</th><td>      <a class="local col5 ref" href="#95F" title='F' data-ref="95F">F</a>.<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getFnAttributeENS_9StringRefE" title='llvm::Function::getFnAttribute' data-ref="_ZNK4llvm8Function14getFnAttributeENS_9StringRefE">getFnAttribute</a>(<a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"use-soft-float"</q>).<a class="ref" href="../../../include/llvm/IR/Attributes.h.html#_ZNK4llvm9Attribute16getValueAsStringEv" title='llvm::Attribute::getValueAsString' data-ref="_ZNK4llvm9Attribute16getValueAsStringEv">getValueAsString</a>() <a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvmeqENS_9StringRefES0_" title='llvm::operator==' data-ref="_ZN4llvmeqENS_9StringRefES0_">==</a> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"true"</q>;</td></tr>
<tr><th id="266">266</th><td>  <i>// If the soft float attribute is set on the function turn on the soft float</i></td></tr>
<tr><th id="267">267</th><td><i>  // subtarget feature.</i></td></tr>
<tr><th id="268">268</th><td>  <b>if</b> (<a class="local col0 ref" href="#100SoftFloat" title='SoftFloat' data-ref="100SoftFloat">SoftFloat</a>)</td></tr>
<tr><th id="269">269</th><td>    <a class="local col9 ref" href="#99FS" title='FS' data-ref="99FS">FS</a> <a class="ref" href="../../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx1112basic_stringpLEPKT_" title='std::__cxx11::basic_string::operator+=' data-ref="_ZNSt7__cxx1112basic_stringpLEPKT_">+=</a> <a class="local col9 ref" href="#99FS" title='FS' data-ref="99FS">FS</a>.<a class="ref" href="../../../../../include/c++/7/bits/basic_string.h.html#_ZNKSt7__cxx1112basic_string5emptyEv" title='std::__cxx11::basic_string::empty' data-ref="_ZNKSt7__cxx1112basic_string5emptyEv">empty</a>() ? <q>"+soft-float"</q> : <q>",+soft-float"</q>;</td></tr>
<tr><th id="270">270</th><td></td></tr>
<tr><th id="271">271</th><td>  <i>// Use the optminsize to identify the subtarget, but don't use it in the</i></td></tr>
<tr><th id="272">272</th><td><i>  // feature string.</i></td></tr>
<tr><th id="273">273</th><td>  <span class="namespace">std::</span><a class="typedef" href="../../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> <dfn class="local col1 decl" id="101Key" title='Key' data-type='std::string' data-ref="101Key">Key</dfn> = <a class="local col8 ref" href="#98CPU" title='CPU' data-ref="98CPU">CPU</a> <a class="ref" href="../../../../../include/c++/7/bits/basic_string.h.html#_ZStplRKNSt7__cxx1112basic_stringIT_T0_T1_EES6_" title='std::operator+' data-ref="_ZStplRKNSt7__cxx1112basic_stringIT_T0_T1_EES6_">+</a> <a class="local col9 ref" href="#99FS" title='FS' data-ref="99FS">FS</a>;</td></tr>
<tr><th id="274">274</th><td>  <b>if</b> (<a class="local col5 ref" href="#95F" title='F' data-ref="95F">F</a>.<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function10hasMinSizeEv" title='llvm::Function::hasMinSize' data-ref="_ZNK4llvm8Function10hasMinSizeEv">hasMinSize</a>())</td></tr>
<tr><th id="275">275</th><td>    <a class="local col1 ref" href="#101Key" title='Key' data-ref="101Key">Key</a> <a class="ref" href="../../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx1112basic_stringpLEPKT_" title='std::__cxx11::basic_string::operator+=' data-ref="_ZNSt7__cxx1112basic_stringpLEPKT_">+=</a> <q>"+minsize"</q>;</td></tr>
<tr><th id="276">276</th><td></td></tr>
<tr><th id="277">277</th><td>  <em>auto</em> &amp;<dfn class="local col2 decl" id="102I" title='I' data-type='std::unique_ptr&lt;llvm::ARMSubtarget, std::default_delete&lt;llvm::ARMSubtarget&gt; &gt; &amp;' data-ref="102I">I</dfn> = <a class="member" href="ARMTargetMachine.h.html#llvm::ARMBaseTargetMachine::SubtargetMap" title='llvm::ARMBaseTargetMachine::SubtargetMap' data-ref="llvm::ARMBaseTargetMachine::SubtargetMap">SubtargetMap</a><a class="ref" href="../../../include/llvm/ADT/StringMap.h.html#_ZN4llvm9StringMapixENS_9StringRefE" title='llvm::StringMap::operator[]' data-ref="_ZN4llvm9StringMapixENS_9StringRefE">[<a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE"></a><a class="local col1 ref" href="#101Key" title='Key' data-ref="101Key">Key</a>]</a>;</td></tr>
<tr><th id="278">278</th><td>  <b>if</b> (!<a class="ref fake" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrcvbEv" title='std::unique_ptr::operator bool' data-ref="_ZNKSt10unique_ptrcvbEv"></a><a class="local col2 ref" href="#102I" title='I' data-ref="102I">I</a>) {</td></tr>
<tr><th id="279">279</th><td>    <i>// This needs to be done before we create a new subtarget since any</i></td></tr>
<tr><th id="280">280</th><td><i>    // creation will depend on the TM and the code generation flags on the</i></td></tr>
<tr><th id="281">281</th><td><i>    // function that reside in TargetOptions.</i></td></tr>
<tr><th id="282">282</th><td>    <a class="member" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine18resetTargetOptionsERKNS_8FunctionE" title='llvm::TargetMachine::resetTargetOptions' data-ref="_ZNK4llvm13TargetMachine18resetTargetOptionsERKNS_8FunctionE">resetTargetOptions</a>(<a class="local col5 ref" href="#95F" title='F' data-ref="95F">F</a>);</td></tr>
<tr><th id="283">283</th><td>    <a class="local col2 ref" href="#102I" title='I' data-ref="102I">I</a> <a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNSt10unique_ptraSEOSt10unique_ptrIT_T0_E" title='std::unique_ptr::operator=' data-ref="_ZNSt10unique_ptraSEOSt10unique_ptrIT_T0_E">=</a> <span class="namespace">llvm::</span><a class="ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm11make_uniqueEDpOT0_" title='llvm::make_unique' data-ref="_ZN4llvm11make_uniqueEDpOT0_">make_unique</a>&lt;<a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget">ARMSubtarget</a>&gt;(<a class="member" href="../../../include/llvm/Target/TargetMachine.h.html#llvm::TargetMachine::TargetTriple" title='llvm::TargetMachine::TargetTriple' data-ref="llvm::TargetMachine::TargetTriple">TargetTriple</a>, <span class='refarg'><a class="local col8 ref" href="#98CPU" title='CPU' data-ref="98CPU">CPU</a></span>, <span class='refarg'><a class="local col9 ref" href="#99FS" title='FS' data-ref="99FS">FS</a></span>, *<b>this</b>, <a class="member" href="ARMTargetMachine.h.html#llvm::ARMBaseTargetMachine::isLittle" title='llvm::ARMBaseTargetMachine::isLittle' data-ref="llvm::ARMBaseTargetMachine::isLittle">isLittle</a>,</td></tr>
<tr><th id="284">284</th><td>                                        <a class="local col5 ref" href="#95F" title='F' data-ref="95F">F</a>.<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function10hasMinSizeEv" title='llvm::Function::hasMinSize' data-ref="_ZNK4llvm8Function10hasMinSizeEv">hasMinSize</a>());</td></tr>
<tr><th id="285">285</th><td></td></tr>
<tr><th id="286">286</th><td>    <b>if</b> (!<a class="local col2 ref" href="#102I" title='I' data-ref="102I">I</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget7isThumbEv" title='llvm::ARMSubtarget::isThumb' data-ref="_ZNK4llvm12ARMSubtarget7isThumbEv">isThumb</a>() &amp;&amp; !<a class="local col2 ref" href="#102I" title='I' data-ref="102I">I</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget9hasARMOpsEv" title='llvm::ARMSubtarget::hasARMOps' data-ref="_ZNK4llvm12ARMSubtarget9hasARMOpsEv">hasARMOps</a>())</td></tr>
<tr><th id="287">287</th><td>      <a class="local col5 ref" href="#95F" title='F' data-ref="95F">F</a>.<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function10getContextEv" title='llvm::Function::getContext' data-ref="_ZNK4llvm8Function10getContextEv">getContext</a>().<a class="ref" href="../../../include/llvm/IR/LLVMContext.h.html#_ZN4llvm11LLVMContext9emitErrorERKNS_5TwineE" title='llvm::LLVMContext::emitError' data-ref="_ZN4llvm11LLVMContext9emitErrorERKNS_5TwineE">emitError</a>(<q>"Function '"</q> <a class="ref" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvmplEPKcRKNS_9StringRefE" title='llvm::operator+' data-ref="_ZN4llvmplEPKcRKNS_9StringRefE">+</a> <a class="local col5 ref" href="#95F" title='F' data-ref="95F">F</a>.<a class="ref" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getNameEv" title='llvm::Value::getName' data-ref="_ZNK4llvm5Value7getNameEv">getName</a>() <a class="ref" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvmplERKNS_5TwineES2_" title='llvm::operator+' data-ref="_ZN4llvmplERKNS_5TwineES2_">+</a> <a class="ref fake" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc"></a><q>"' uses ARM "</q></td></tr>
<tr><th id="288">288</th><td>          <q>"instructions, but the target does not support ARM mode execution."</q>);</td></tr>
<tr><th id="289">289</th><td>  }</td></tr>
<tr><th id="290">290</th><td></td></tr>
<tr><th id="291">291</th><td>  <b>return</b> <a class="local col2 ref" href="#102I" title='I' data-ref="102I">I</a>.<a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptr3getEv" title='std::unique_ptr::get' data-ref="_ZNKSt10unique_ptr3getEv">get</a>();</td></tr>
<tr><th id="292">292</th><td>}</td></tr>
<tr><th id="293">293</th><td></td></tr>
<tr><th id="294">294</th><td><a class="type" href="../../../include/llvm/Analysis/TargetTransformInfo.h.html#llvm::TargetTransformInfo" title='llvm::TargetTransformInfo' data-ref="llvm::TargetTransformInfo">TargetTransformInfo</a></td></tr>
<tr><th id="295">295</th><td><a class="type" href="ARMTargetMachine.h.html#llvm::ARMBaseTargetMachine" title='llvm::ARMBaseTargetMachine' data-ref="llvm::ARMBaseTargetMachine">ARMBaseTargetMachine</a>::<dfn class="virtual decl def" id="_ZN4llvm20ARMBaseTargetMachine22getTargetTransformInfoERKNS_8FunctionE" title='llvm::ARMBaseTargetMachine::getTargetTransformInfo' data-ref="_ZN4llvm20ARMBaseTargetMachine22getTargetTransformInfoERKNS_8FunctionE">getTargetTransformInfo</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function">Function</a> &amp;<dfn class="local col3 decl" id="103F" title='F' data-type='const llvm::Function &amp;' data-ref="103F">F</dfn>) {</td></tr>
<tr><th id="296">296</th><td>  <b>return</b> <a class="type" href="../../../include/llvm/Analysis/TargetTransformInfo.h.html#llvm::TargetTransformInfo" title='llvm::TargetTransformInfo' data-ref="llvm::TargetTransformInfo">TargetTransformInfo</a><a class="ref" href="../../../include/llvm/Analysis/TargetTransformInfo.h.html#_ZN4llvm19TargetTransformInfoC1ET_" title='llvm::TargetTransformInfo::TargetTransformInfo' data-ref="_ZN4llvm19TargetTransformInfoC1ET_">(</a><a class="type" href="ARMTargetTransformInfo.h.html#llvm::ARMTTIImpl" title='llvm::ARMTTIImpl' data-ref="llvm::ARMTTIImpl">ARMTTIImpl</a><a class="ref" href="ARMTargetTransformInfo.h.html#_ZN4llvm10ARMTTIImplC1EPKNS_20ARMBaseTargetMachineERKNS_8FunctionE" title='llvm::ARMTTIImpl::ARMTTIImpl' data-ref="_ZN4llvm10ARMTTIImplC1EPKNS_20ARMBaseTargetMachineERKNS_8FunctionE">(</a><b>this</b>, <a class="local col3 ref" href="#103F" title='F' data-ref="103F">F</a>));</td></tr>
<tr><th id="297">297</th><td>}</td></tr>
<tr><th id="298">298</th><td></td></tr>
<tr><th id="299">299</th><td><a class="type" href="ARMTargetMachine.h.html#llvm::ARMLETargetMachine" title='llvm::ARMLETargetMachine' data-ref="llvm::ARMLETargetMachine">ARMLETargetMachine</a>::<dfn class="decl def" id="_ZN4llvm18ARMLETargetMachineC1ERKNS_6TargetERKNS_6TripleENS_9StringRefES7_RKNS_13TargetOptionsENS_8OptionalINS_5Reloc5ModelEEENSB_INS_9CodeModel5Model4553264" title='llvm::ARMLETargetMachine::ARMLETargetMachine' data-ref="_ZN4llvm18ARMLETargetMachineC1ERKNS_6TargetERKNS_6TripleENS_9StringRefES7_RKNS_13TargetOptionsENS_8OptionalINS_5Reloc5ModelEEENSB_INS_9CodeModel5Model4553264">ARMLETargetMachine</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/Support/TargetRegistry.h.html#llvm::Target" title='llvm::Target' data-ref="llvm::Target">Target</a> &amp;<dfn class="local col4 decl" id="104T" title='T' data-type='const llvm::Target &amp;' data-ref="104T">T</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple">Triple</a> &amp;<dfn class="local col5 decl" id="105TT" title='TT' data-type='const llvm::Triple &amp;' data-ref="105TT">TT</dfn>,</td></tr>
<tr><th id="300">300</th><td>                                       <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col6 decl" id="106CPU" title='CPU' data-type='llvm::StringRef' data-ref="106CPU">CPU</dfn>, <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col7 decl" id="107FS" title='FS' data-type='llvm::StringRef' data-ref="107FS">FS</dfn>,</td></tr>
<tr><th id="301">301</th><td>                                       <em>const</em> <a class="type" href="../../../include/llvm/Target/TargetOptions.h.html#llvm::TargetOptions" title='llvm::TargetOptions' data-ref="llvm::TargetOptions">TargetOptions</a> &amp;<dfn class="local col8 decl" id="108Options" title='Options' data-type='const llvm::TargetOptions &amp;' data-ref="108Options">Options</dfn>,</td></tr>
<tr><th id="302">302</th><td>                                       <a class="type" href="../../../include/llvm/ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional">Optional</a>&lt;<span class="namespace">Reloc::</span><a class="type" href="../../../include/llvm/Support/CodeGen.h.html#llvm::Reloc::Model" title='llvm::Reloc::Model' data-ref="llvm::Reloc::Model">Model</a>&gt; <dfn class="local col9 decl" id="109RM" title='RM' data-type='Optional&lt;Reloc::Model&gt;' data-ref="109RM">RM</dfn>,</td></tr>
<tr><th id="303">303</th><td>                                       <a class="type" href="../../../include/llvm/ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional">Optional</a>&lt;<span class="namespace">CodeModel::</span><a class="type" href="../../../include/llvm/Support/CodeGen.h.html#llvm::CodeModel::Model" title='llvm::CodeModel::Model' data-ref="llvm::CodeModel::Model">Model</a>&gt; <dfn class="local col0 decl" id="110CM" title='CM' data-type='Optional&lt;CodeModel::Model&gt;' data-ref="110CM">CM</dfn>,</td></tr>
<tr><th id="304">304</th><td>                                       <span class="namespace">CodeGenOpt::</span><a class="type" href="../../../include/llvm/Support/CodeGen.h.html#llvm::CodeGenOpt::Level" title='llvm::CodeGenOpt::Level' data-ref="llvm::CodeGenOpt::Level">Level</a> <dfn class="local col1 decl" id="111OL" title='OL' data-type='CodeGenOpt::Level' data-ref="111OL">OL</dfn>, <em>bool</em> <dfn class="local col2 decl" id="112JIT" title='JIT' data-type='bool' data-ref="112JIT">JIT</dfn>)</td></tr>
<tr><th id="305">305</th><td>    : <a class="type" href="ARMTargetMachine.h.html#llvm::ARMBaseTargetMachine" title='llvm::ARMBaseTargetMachine' data-ref="llvm::ARMBaseTargetMachine">ARMBaseTargetMachine</a><a class="ref" href="#_ZN4llvm20ARMBaseTargetMachineC1ERKNS_6TargetERKNS_6TripleENS_9StringRefES7_RKNS_13TargetOptionsENS_8OptionalINS_5Reloc5ModelEEENSB_INS_9CodeModel5Mod16510081" title='llvm::ARMBaseTargetMachine::ARMBaseTargetMachine' data-ref="_ZN4llvm20ARMBaseTargetMachineC1ERKNS_6TargetERKNS_6TripleENS_9StringRefES7_RKNS_13TargetOptionsENS_8OptionalINS_5Reloc5ModelEEENSB_INS_9CodeModel5Mod16510081">(</a><a class="local col4 ref" href="#104T" title='T' data-ref="104T">T</a>, <a class="local col5 ref" href="#105TT" title='TT' data-ref="105TT">TT</a>, <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col6 ref" href="#106CPU" title='CPU' data-ref="106CPU">CPU</a>, <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col7 ref" href="#107FS" title='FS' data-ref="107FS">FS</a>, <a class="local col8 ref" href="#108Options" title='Options' data-ref="108Options">Options</a>, <a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE"></a><a class="local col9 ref" href="#109RM" title='RM' data-ref="109RM">RM</a>, <a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE"></a><a class="local col0 ref" href="#110CM" title='CM' data-ref="110CM">CM</a>, <a class="local col1 ref" href="#111OL" title='OL' data-ref="111OL">OL</a>, <b>true</b>) {}</td></tr>
<tr><th id="306">306</th><td></td></tr>
<tr><th id="307">307</th><td><a class="type" href="ARMTargetMachine.h.html#llvm::ARMBETargetMachine" title='llvm::ARMBETargetMachine' data-ref="llvm::ARMBETargetMachine">ARMBETargetMachine</a>::<dfn class="decl def" id="_ZN4llvm18ARMBETargetMachineC1ERKNS_6TargetERKNS_6TripleENS_9StringRefES7_RKNS_13TargetOptionsENS_8OptionalINS_5Reloc5ModelEEENSB_INS_9CodeModel5Model3607793" title='llvm::ARMBETargetMachine::ARMBETargetMachine' data-ref="_ZN4llvm18ARMBETargetMachineC1ERKNS_6TargetERKNS_6TripleENS_9StringRefES7_RKNS_13TargetOptionsENS_8OptionalINS_5Reloc5ModelEEENSB_INS_9CodeModel5Model3607793">ARMBETargetMachine</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/Support/TargetRegistry.h.html#llvm::Target" title='llvm::Target' data-ref="llvm::Target">Target</a> &amp;<dfn class="local col3 decl" id="113T" title='T' data-type='const llvm::Target &amp;' data-ref="113T">T</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple">Triple</a> &amp;<dfn class="local col4 decl" id="114TT" title='TT' data-type='const llvm::Triple &amp;' data-ref="114TT">TT</dfn>,</td></tr>
<tr><th id="308">308</th><td>                                       <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col5 decl" id="115CPU" title='CPU' data-type='llvm::StringRef' data-ref="115CPU">CPU</dfn>, <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col6 decl" id="116FS" title='FS' data-type='llvm::StringRef' data-ref="116FS">FS</dfn>,</td></tr>
<tr><th id="309">309</th><td>                                       <em>const</em> <a class="type" href="../../../include/llvm/Target/TargetOptions.h.html#llvm::TargetOptions" title='llvm::TargetOptions' data-ref="llvm::TargetOptions">TargetOptions</a> &amp;<dfn class="local col7 decl" id="117Options" title='Options' data-type='const llvm::TargetOptions &amp;' data-ref="117Options">Options</dfn>,</td></tr>
<tr><th id="310">310</th><td>                                       <a class="type" href="../../../include/llvm/ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional">Optional</a>&lt;<span class="namespace">Reloc::</span><a class="type" href="../../../include/llvm/Support/CodeGen.h.html#llvm::Reloc::Model" title='llvm::Reloc::Model' data-ref="llvm::Reloc::Model">Model</a>&gt; <dfn class="local col8 decl" id="118RM" title='RM' data-type='Optional&lt;Reloc::Model&gt;' data-ref="118RM">RM</dfn>,</td></tr>
<tr><th id="311">311</th><td>                                       <a class="type" href="../../../include/llvm/ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional">Optional</a>&lt;<span class="namespace">CodeModel::</span><a class="type" href="../../../include/llvm/Support/CodeGen.h.html#llvm::CodeModel::Model" title='llvm::CodeModel::Model' data-ref="llvm::CodeModel::Model">Model</a>&gt; <dfn class="local col9 decl" id="119CM" title='CM' data-type='Optional&lt;CodeModel::Model&gt;' data-ref="119CM">CM</dfn>,</td></tr>
<tr><th id="312">312</th><td>                                       <span class="namespace">CodeGenOpt::</span><a class="type" href="../../../include/llvm/Support/CodeGen.h.html#llvm::CodeGenOpt::Level" title='llvm::CodeGenOpt::Level' data-ref="llvm::CodeGenOpt::Level">Level</a> <dfn class="local col0 decl" id="120OL" title='OL' data-type='CodeGenOpt::Level' data-ref="120OL">OL</dfn>, <em>bool</em> <dfn class="local col1 decl" id="121JIT" title='JIT' data-type='bool' data-ref="121JIT">JIT</dfn>)</td></tr>
<tr><th id="313">313</th><td>    : <a class="type" href="ARMTargetMachine.h.html#llvm::ARMBaseTargetMachine" title='llvm::ARMBaseTargetMachine' data-ref="llvm::ARMBaseTargetMachine">ARMBaseTargetMachine</a><a class="ref" href="#_ZN4llvm20ARMBaseTargetMachineC1ERKNS_6TargetERKNS_6TripleENS_9StringRefES7_RKNS_13TargetOptionsENS_8OptionalINS_5Reloc5ModelEEENSB_INS_9CodeModel5Mod16510081" title='llvm::ARMBaseTargetMachine::ARMBaseTargetMachine' data-ref="_ZN4llvm20ARMBaseTargetMachineC1ERKNS_6TargetERKNS_6TripleENS_9StringRefES7_RKNS_13TargetOptionsENS_8OptionalINS_5Reloc5ModelEEENSB_INS_9CodeModel5Mod16510081">(</a><a class="local col3 ref" href="#113T" title='T' data-ref="113T">T</a>, <a class="local col4 ref" href="#114TT" title='TT' data-ref="114TT">TT</a>, <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col5 ref" href="#115CPU" title='CPU' data-ref="115CPU">CPU</a>, <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col6 ref" href="#116FS" title='FS' data-ref="116FS">FS</a>, <a class="local col7 ref" href="#117Options" title='Options' data-ref="117Options">Options</a>, <a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE"></a><a class="local col8 ref" href="#118RM" title='RM' data-ref="118RM">RM</a>, <a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ERKNS_8OptionalIT_EE"></a><a class="local col9 ref" href="#119CM" title='CM' data-ref="119CM">CM</a>, <a class="local col0 ref" href="#120OL" title='OL' data-ref="120OL">OL</a>, <b>false</b>) {}</td></tr>
<tr><th id="314">314</th><td></td></tr>
<tr><th id="315">315</th><td><b>namespace</b> {</td></tr>
<tr><th id="316">316</th><td></td></tr>
<tr><th id="317">317</th><td><i class="doc" data-doc="(anonymousnamespace)::ARMPassConfig">/// ARM Code Generator Pass Configuration Options.</i></td></tr>
<tr><th id="318">318</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::ARMPassConfig" title='(anonymous namespace)::ARMPassConfig' data-ref="(anonymousnamespace)::ARMPassConfig">ARMPassConfig</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#llvm::TargetPassConfig" title='llvm::TargetPassConfig' data-ref="llvm::TargetPassConfig">TargetPassConfig</a> {</td></tr>
<tr><th id="319">319</th><td><b>public</b>:</td></tr>
<tr><th id="320">320</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_113ARMPassConfigC1ERN4llvm20ARMBaseTargetMachineERNS1_6legacy15PassManagerBaseE" title='(anonymous namespace)::ARMPassConfig::ARMPassConfig' data-type='void (anonymous namespace)::ARMPassConfig::ARMPassConfig(llvm::ARMBaseTargetMachine &amp; TM, llvm::legacy::PassManagerBase &amp; PM)' data-ref="_ZN12_GLOBAL__N_113ARMPassConfigC1ERN4llvm20ARMBaseTargetMachineERNS1_6legacy15PassManagerBaseE">ARMPassConfig</dfn>(<a class="type" href="ARMTargetMachine.h.html#llvm::ARMBaseTargetMachine" title='llvm::ARMBaseTargetMachine' data-ref="llvm::ARMBaseTargetMachine">ARMBaseTargetMachine</a> &amp;<dfn class="local col2 decl" id="122TM" title='TM' data-type='llvm::ARMBaseTargetMachine &amp;' data-ref="122TM">TM</dfn>, <a class="type" href="../../../include/llvm/IR/LegacyPassManager.h.html#llvm::legacy::PassManagerBase" title='llvm::legacy::PassManagerBase' data-ref="llvm::legacy::PassManagerBase">PassManagerBase</a> &amp;<dfn class="local col3 decl" id="123PM" title='PM' data-type='llvm::legacy::PassManagerBase &amp;' data-ref="123PM">PM</dfn>)</td></tr>
<tr><th id="321">321</th><td>      : <a class="type" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#llvm::TargetPassConfig" title='llvm::TargetPassConfig' data-ref="llvm::TargetPassConfig">TargetPassConfig</a><a class="ref" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfigC1ERNS_17LLVMTargetMachineERNS_6legacy15PassManagerBaseE" title='llvm::TargetPassConfig::TargetPassConfig' data-ref="_ZN4llvm16TargetPassConfigC1ERNS_17LLVMTargetMachineERNS_6legacy15PassManagerBaseE">(</a><a class="local col2 ref" href="#122TM" title='TM' data-ref="122TM">TM</a>, <a class="local col3 ref" href="#123PM" title='PM' data-ref="123PM">PM</a>) {</td></tr>
<tr><th id="322">322</th><td>    <b>if</b> (<a class="local col2 ref" href="#122TM" title='TM' data-ref="122TM">TM</a>.<a class="ref" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine11getOptLevelEv" title='llvm::TargetMachine::getOptLevel' data-ref="_ZNK4llvm13TargetMachine11getOptLevelEv">getOptLevel</a>() != <span class="namespace">CodeGenOpt::</span><a class="enum" href="../../../include/llvm/Support/CodeGen.h.html#llvm::CodeGenOpt::Level::None" title='llvm::CodeGenOpt::Level::None' data-ref="llvm::CodeGenOpt::Level::None">None</a>) {</td></tr>
<tr><th id="323">323</th><td>      <span class='error' title="unknown type name &apos;ARMGenSubtargetInfo&apos;">ARMGenSubtargetInfo</span> <dfn class="local col4 decl" id="124STI" title='STI' data-type='int' data-ref="124STI">STI</dfn>(TM.getTargetTriple(), TM.getTargetCPU(),</td></tr>
<tr><th id="324">324</th><td>                              TM.getTargetFeatureString());</td></tr>
<tr><th id="325">325</th><td>      <b>if</b> (STI.hasFeature(ARM::<span class='error' title="no member named &apos;FeatureUseMISched&apos; in namespace &apos;llvm::ARM&apos;">FeatureUseMISched</span>))</td></tr>
<tr><th id="326">326</th><td>        <a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig14substitutePassEPKvNS_18IdentifyingPassPtrE" title='llvm::TargetPassConfig::substitutePass' data-ref="_ZN4llvm16TargetPassConfig14substitutePassEPKvNS_18IdentifyingPassPtrE">substitutePass</a>(&amp;<a class="ref" href="../../../include/llvm/CodeGen/Passes.h.html#llvm::PostRASchedulerID" title='llvm::PostRASchedulerID' data-ref="llvm::PostRASchedulerID">PostRASchedulerID</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm18IdentifyingPassPtrC1EPKv" title='llvm::IdentifyingPassPtr::IdentifyingPassPtr' data-ref="_ZN4llvm18IdentifyingPassPtrC1EPKv"></a>&amp;<a class="ref" href="../../../include/llvm/CodeGen/Passes.h.html#llvm::PostMachineSchedulerID" title='llvm::PostMachineSchedulerID' data-ref="llvm::PostMachineSchedulerID">PostMachineSchedulerID</a>);</td></tr>
<tr><th id="327">327</th><td>    }</td></tr>
<tr><th id="328">328</th><td>  }</td></tr>
<tr><th id="329">329</th><td></td></tr>
<tr><th id="330">330</th><td>  <a class="type" href="ARMTargetMachine.h.html#llvm::ARMBaseTargetMachine" title='llvm::ARMBaseTargetMachine' data-ref="llvm::ARMBaseTargetMachine">ARMBaseTargetMachine</a> &amp;<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_113ARMPassConfig19getARMTargetMachineEv" title='(anonymous namespace)::ARMPassConfig::getARMTargetMachine' data-type='llvm::ARMBaseTargetMachine &amp; (anonymous namespace)::ARMPassConfig::getARMTargetMachine() const' data-ref="_ZNK12_GLOBAL__N_113ARMPassConfig19getARMTargetMachineEv">getARMTargetMachine</dfn>() <em>const</em> {</td></tr>
<tr><th id="331">331</th><td>    <b>return</b> <a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZNK4llvm16TargetPassConfig5getTMEv" title='llvm::TargetPassConfig::getTM' data-ref="_ZNK4llvm16TargetPassConfig5getTMEv">getTM</a>&lt;<a class="type" href="ARMTargetMachine.h.html#llvm::ARMBaseTargetMachine" title='llvm::ARMBaseTargetMachine' data-ref="llvm::ARMBaseTargetMachine">ARMBaseTargetMachine</a>&gt;();</td></tr>
<tr><th id="332">332</th><td>  }</td></tr>
<tr><th id="333">333</th><td></td></tr>
<tr><th id="334">334</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs" title='llvm::ScheduleDAGInstrs' data-ref="llvm::ScheduleDAGInstrs">ScheduleDAGInstrs</a> *</td></tr>
<tr><th id="335">335</th><td>  <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_113ARMPassConfig22createMachineSchedulerEPN4llvm19MachineSchedContextE" title='(anonymous namespace)::ARMPassConfig::createMachineScheduler' data-type='llvm::ScheduleDAGInstrs * (anonymous namespace)::ARMPassConfig::createMachineScheduler(llvm::MachineSchedContext * C) const' data-ref="_ZNK12_GLOBAL__N_113ARMPassConfig22createMachineSchedulerEPN4llvm19MachineSchedContextE">createMachineScheduler</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedContext" title='llvm::MachineSchedContext' data-ref="llvm::MachineSchedContext">MachineSchedContext</a> *<dfn class="local col5 decl" id="125C" title='C' data-type='llvm::MachineSchedContext *' data-ref="125C">C</dfn>) <em>const</em> override {</td></tr>
<tr><th id="336">336</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive" title='llvm::ScheduleDAGMILive' data-ref="llvm::ScheduleDAGMILive">ScheduleDAGMILive</a> *<dfn class="local col6 decl" id="126DAG" title='DAG' data-type='llvm::ScheduleDAGMILive *' data-ref="126DAG">DAG</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm22createGenericSchedLiveEPNS_19MachineSchedContextE" title='llvm::createGenericSchedLive' data-ref="_ZN4llvm22createGenericSchedLiveEPNS_19MachineSchedContextE">createGenericSchedLive</a>(<a class="local col5 ref" href="#125C" title='C' data-ref="125C">C</a>);</td></tr>
<tr><th id="337">337</th><td>    <i>// add DAG Mutations here.</i></td></tr>
<tr><th id="338">338</th><td>    <em>const</em> <a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget">ARMSubtarget</a> &amp;<dfn class="local col7 decl" id="127ST" title='ST' data-type='const llvm::ARMSubtarget &amp;' data-ref="127ST">ST</dfn> = <a class="local col5 ref" href="#125C" title='C' data-ref="125C">C</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedContext::MF" title='llvm::MachineSchedContext::MF' data-ref="llvm::MachineSchedContext::MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget">ARMSubtarget</a>&gt;();</td></tr>
<tr><th id="339">339</th><td>    <b>if</b> (<a class="local col7 ref" href="#127ST" title='ST' data-ref="127ST">ST</a>.<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget9hasFusionEv" title='llvm::ARMSubtarget::hasFusion' data-ref="_ZNK4llvm12ARMSubtarget9hasFusionEv">hasFusion</a>())</td></tr>
<tr><th id="340">340</th><td>      <a class="local col6 ref" href="#126DAG" title='DAG' data-ref="126DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm13ScheduleDAGMI11addMutationESt10unique_ptrINS_19ScheduleDAGMutationESt14default_deleteIS2_EE" title='llvm::ScheduleDAGMI::addMutation' data-ref="_ZN4llvm13ScheduleDAGMI11addMutationESt10unique_ptrINS_19ScheduleDAGMutationESt14default_deleteIS2_EE">addMutation</a>(<a class="ref" href="ARMMacroFusion.h.html#_ZN4llvm31createARMMacroFusionDAGMutationEv" title='llvm::createARMMacroFusionDAGMutation' data-ref="_ZN4llvm31createARMMacroFusionDAGMutationEv">createARMMacroFusionDAGMutation</a>());</td></tr>
<tr><th id="341">341</th><td>    <b>return</b> <a class="local col6 ref" href="#126DAG" title='DAG' data-ref="126DAG">DAG</a>;</td></tr>
<tr><th id="342">342</th><td>  }</td></tr>
<tr><th id="343">343</th><td></td></tr>
<tr><th id="344">344</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs" title='llvm::ScheduleDAGInstrs' data-ref="llvm::ScheduleDAGInstrs">ScheduleDAGInstrs</a> *</td></tr>
<tr><th id="345">345</th><td>  <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_113ARMPassConfig26createPostMachineSchedulerEPN4llvm19MachineSchedContextE" title='(anonymous namespace)::ARMPassConfig::createPostMachineScheduler' data-type='llvm::ScheduleDAGInstrs * (anonymous namespace)::ARMPassConfig::createPostMachineScheduler(llvm::MachineSchedContext * C) const' data-ref="_ZNK12_GLOBAL__N_113ARMPassConfig26createPostMachineSchedulerEPN4llvm19MachineSchedContextE">createPostMachineScheduler</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedContext" title='llvm::MachineSchedContext' data-ref="llvm::MachineSchedContext">MachineSchedContext</a> *<dfn class="local col8 decl" id="128C" title='C' data-type='llvm::MachineSchedContext *' data-ref="128C">C</dfn>) <em>const</em> override {</td></tr>
<tr><th id="346">346</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI" title='llvm::ScheduleDAGMI' data-ref="llvm::ScheduleDAGMI">ScheduleDAGMI</a> *<dfn class="local col9 decl" id="129DAG" title='DAG' data-type='llvm::ScheduleDAGMI *' data-ref="129DAG">DAG</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm24createGenericSchedPostRAEPNS_19MachineSchedContextE" title='llvm::createGenericSchedPostRA' data-ref="_ZN4llvm24createGenericSchedPostRAEPNS_19MachineSchedContextE">createGenericSchedPostRA</a>(<a class="local col8 ref" href="#128C" title='C' data-ref="128C">C</a>);</td></tr>
<tr><th id="347">347</th><td>    <i>// add DAG Mutations here.</i></td></tr>
<tr><th id="348">348</th><td>    <em>const</em> <a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget">ARMSubtarget</a> &amp;<dfn class="local col0 decl" id="130ST" title='ST' data-type='const llvm::ARMSubtarget &amp;' data-ref="130ST">ST</dfn> = <a class="local col8 ref" href="#128C" title='C' data-ref="128C">C</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedContext::MF" title='llvm::MachineSchedContext::MF' data-ref="llvm::MachineSchedContext::MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget">ARMSubtarget</a>&gt;();</td></tr>
<tr><th id="349">349</th><td>    <b>if</b> (<a class="local col0 ref" href="#130ST" title='ST' data-ref="130ST">ST</a>.<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget9hasFusionEv" title='llvm::ARMSubtarget::hasFusion' data-ref="_ZNK4llvm12ARMSubtarget9hasFusionEv">hasFusion</a>())</td></tr>
<tr><th id="350">350</th><td>      <a class="local col9 ref" href="#129DAG" title='DAG' data-ref="129DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm13ScheduleDAGMI11addMutationESt10unique_ptrINS_19ScheduleDAGMutationESt14default_deleteIS2_EE" title='llvm::ScheduleDAGMI::addMutation' data-ref="_ZN4llvm13ScheduleDAGMI11addMutationESt10unique_ptrINS_19ScheduleDAGMutationESt14default_deleteIS2_EE">addMutation</a>(<a class="ref" href="ARMMacroFusion.h.html#_ZN4llvm31createARMMacroFusionDAGMutationEv" title='llvm::createARMMacroFusionDAGMutation' data-ref="_ZN4llvm31createARMMacroFusionDAGMutationEv">createARMMacroFusionDAGMutation</a>());</td></tr>
<tr><th id="351">351</th><td>    <b>return</b> <a class="local col9 ref" href="#129DAG" title='DAG' data-ref="129DAG">DAG</a>;</td></tr>
<tr><th id="352">352</th><td>  }</td></tr>
<tr><th id="353">353</th><td></td></tr>
<tr><th id="354">354</th><td>  <em>void</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_113ARMPassConfig11addIRPassesEv" title='(anonymous namespace)::ARMPassConfig::addIRPasses' data-type='void (anonymous namespace)::ARMPassConfig::addIRPasses()' data-ref="_ZN12_GLOBAL__N_113ARMPassConfig11addIRPassesEv">addIRPasses</a>() override;</td></tr>
<tr><th id="355">355</th><td>  <em>void</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_113ARMPassConfig17addCodeGenPrepareEv" title='(anonymous namespace)::ARMPassConfig::addCodeGenPrepare' data-type='void (anonymous namespace)::ARMPassConfig::addCodeGenPrepare()' data-ref="_ZN12_GLOBAL__N_113ARMPassConfig17addCodeGenPrepareEv">addCodeGenPrepare</a>() override;</td></tr>
<tr><th id="356">356</th><td>  <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_113ARMPassConfig10addPreISelEv" title='(anonymous namespace)::ARMPassConfig::addPreISel' data-type='bool (anonymous namespace)::ARMPassConfig::addPreISel()' data-ref="_ZN12_GLOBAL__N_113ARMPassConfig10addPreISelEv">addPreISel</a>() override;</td></tr>
<tr><th id="357">357</th><td>  <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_113ARMPassConfig15addInstSelectorEv" title='(anonymous namespace)::ARMPassConfig::addInstSelector' data-type='bool (anonymous namespace)::ARMPassConfig::addInstSelector()' data-ref="_ZN12_GLOBAL__N_113ARMPassConfig15addInstSelectorEv">addInstSelector</a>() override;</td></tr>
<tr><th id="358">358</th><td>  <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_113ARMPassConfig15addIRTranslatorEv" title='(anonymous namespace)::ARMPassConfig::addIRTranslator' data-type='bool (anonymous namespace)::ARMPassConfig::addIRTranslator()' data-ref="_ZN12_GLOBAL__N_113ARMPassConfig15addIRTranslatorEv">addIRTranslator</a>() override;</td></tr>
<tr><th id="359">359</th><td>  <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_113ARMPassConfig20addLegalizeMachineIREv" title='(anonymous namespace)::ARMPassConfig::addLegalizeMachineIR' data-type='bool (anonymous namespace)::ARMPassConfig::addLegalizeMachineIR()' data-ref="_ZN12_GLOBAL__N_113ARMPassConfig20addLegalizeMachineIREv">addLegalizeMachineIR</a>() override;</td></tr>
<tr><th id="360">360</th><td>  <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_113ARMPassConfig16addRegBankSelectEv" title='(anonymous namespace)::ARMPassConfig::addRegBankSelect' data-type='bool (anonymous namespace)::ARMPassConfig::addRegBankSelect()' data-ref="_ZN12_GLOBAL__N_113ARMPassConfig16addRegBankSelectEv">addRegBankSelect</a>() override;</td></tr>
<tr><th id="361">361</th><td>  <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_113ARMPassConfig26addGlobalInstructionSelectEv" title='(anonymous namespace)::ARMPassConfig::addGlobalInstructionSelect' data-type='bool (anonymous namespace)::ARMPassConfig::addGlobalInstructionSelect()' data-ref="_ZN12_GLOBAL__N_113ARMPassConfig26addGlobalInstructionSelectEv">addGlobalInstructionSelect</a>() override;</td></tr>
<tr><th id="362">362</th><td>  <em>void</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_113ARMPassConfig14addPreRegAllocEv" title='(anonymous namespace)::ARMPassConfig::addPreRegAlloc' data-type='void (anonymous namespace)::ARMPassConfig::addPreRegAlloc()' data-ref="_ZN12_GLOBAL__N_113ARMPassConfig14addPreRegAllocEv">addPreRegAlloc</a>() override;</td></tr>
<tr><th id="363">363</th><td>  <em>void</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_113ARMPassConfig12addPreSched2Ev" title='(anonymous namespace)::ARMPassConfig::addPreSched2' data-type='void (anonymous namespace)::ARMPassConfig::addPreSched2()' data-ref="_ZN12_GLOBAL__N_113ARMPassConfig12addPreSched2Ev">addPreSched2</a>() override;</td></tr>
<tr><th id="364">364</th><td>  <em>void</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_113ARMPassConfig14addPreEmitPassEv" title='(anonymous namespace)::ARMPassConfig::addPreEmitPass' data-type='void (anonymous namespace)::ARMPassConfig::addPreEmitPass()' data-ref="_ZN12_GLOBAL__N_113ARMPassConfig14addPreEmitPassEv">addPreEmitPass</a>() override;</td></tr>
<tr><th id="365">365</th><td></td></tr>
<tr><th id="366">366</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/unique_ptr.h.html#std::unique_ptr" title='std::unique_ptr' data-ref="std::unique_ptr">unique_ptr</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/CSEConfigBase.h.html#llvm::CSEConfigBase" title='llvm::CSEConfigBase' data-ref="llvm::CSEConfigBase">CSEConfigBase</a>&gt; <a class="virtual tu decl" href="#_ZNK12_GLOBAL__N_113ARMPassConfig12getCSEConfigEv" title='(anonymous namespace)::ARMPassConfig::getCSEConfig' data-type='std::unique_ptr&lt;CSEConfigBase&gt; (anonymous namespace)::ARMPassConfig::getCSEConfig() const' data-ref="_ZNK12_GLOBAL__N_113ARMPassConfig12getCSEConfigEv">getCSEConfig</a>() <em>const</em> override;</td></tr>
<tr><th id="367">367</th><td>};</td></tr>
<tr><th id="368">368</th><td></td></tr>
<tr><th id="369">369</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::ARMExecutionDomainFix" title='(anonymous namespace)::ARMExecutionDomainFix' data-ref="(anonymousnamespace)::ARMExecutionDomainFix">ARMExecutionDomainFix</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/ExecutionDomainFix.h.html#llvm::ExecutionDomainFix" title='llvm::ExecutionDomainFix' data-ref="llvm::ExecutionDomainFix">ExecutionDomainFix</a> {</td></tr>
<tr><th id="370">370</th><td><b>public</b>:</td></tr>
<tr><th id="371">371</th><td>  <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::ARMExecutionDomainFix::ID" title='(anonymous namespace)::ARMExecutionDomainFix::ID' data-type='char' data-ref="(anonymousnamespace)::ARMExecutionDomainFix::ID">ID</dfn>;</td></tr>
<tr><th id="372">372</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_121ARMExecutionDomainFixC1Ev" title='(anonymous namespace)::ARMExecutionDomainFix::ARMExecutionDomainFix' data-type='void (anonymous namespace)::ARMExecutionDomainFix::ARMExecutionDomainFix()' data-ref="_ZN12_GLOBAL__N_121ARMExecutionDomainFixC1Ev">ARMExecutionDomainFix</dfn>() : ExecutionDomainFix(ID, ARM::<span class='error' title="no member named &apos;DPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">DPRRegClass</span>) {}</td></tr>
<tr><th id="373">373</th><td>  <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_121ARMExecutionDomainFix11getPassNameEv" title='(anonymous namespace)::ARMExecutionDomainFix::getPassName' data-type='llvm::StringRef (anonymous namespace)::ARMExecutionDomainFix::getPassName() const' data-ref="_ZNK12_GLOBAL__N_121ARMExecutionDomainFix11getPassNameEv">getPassName</dfn>() <em>const</em> override {</td></tr>
<tr><th id="374">374</th><td>    <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"ARM Execution Domain Fix"</q>;</td></tr>
<tr><th id="375">375</th><td>  }</td></tr>
<tr><th id="376">376</th><td>};</td></tr>
<tr><th id="377">377</th><td><em>char</em> <a class="tu type" href="#(anonymousnamespace)::ARMExecutionDomainFix" title='(anonymous namespace)::ARMExecutionDomainFix' data-ref="(anonymousnamespace)::ARMExecutionDomainFix">ARMExecutionDomainFix</a>::<dfn class="tu decl def" id="(anonymousnamespace)::ARMExecutionDomainFix::ID" title='(anonymous namespace)::ARMExecutionDomainFix::ID' data-type='char' data-ref="(anonymousnamespace)::ARMExecutionDomainFix::ID">ID</dfn>;</td></tr>
<tr><th id="378">378</th><td></td></tr>
<tr><th id="379">379</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="380">380</th><td></td></tr>
<tr><th id="381">381</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#47" title="static void *initializeARMExecutionDomainFixPassOnce(PassRegistry &amp;Registry) {" data-ref="_M/INITIALIZE_PASS_BEGIN">INITIALIZE_PASS_BEGIN</a>(ARMExecutionDomainFix, <q>"arm-execution-domain-fix"</q>,</td></tr>
<tr><th id="382">382</th><td>  <q>"ARM Execution Domain Fix"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="383">383</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#50" title="initializeReachingDefAnalysisPass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(ReachingDefAnalysis)</td></tr>
<tr><th id="384">384</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#54" title="PassInfo *PI = new PassInfo( &quot;ARM Execution Domain Fix&quot;, &quot;arm-execution-domain-fix&quot;, &amp;ARMExecutionDomainFix::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;ARMExecutionDomainFix&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializeARMExecutionDomainFixPassFlag; void llvm::initializeARMExecutionDomainFixPass(PassRegistry &amp;Registry) { llvm::call_once(InitializeARMExecutionDomainFixPassFlag, initializeARMExecutionDomainFixPassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS_END">INITIALIZE_PASS_END</a>(<a class="tu type" href="#(anonymousnamespace)::ARMExecutionDomainFix" title='(anonymous namespace)::ARMExecutionDomainFix' data-ref="(anonymousnamespace)::ARMExecutionDomainFix">ARMExecutionDomainFix</a>, <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"arm-execution-domain-fix"</q>,</td></tr>
<tr><th id="385">385</th><td>  <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"ARM Execution Domain Fix"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="386">386</th><td></td></tr>
<tr><th id="387">387</th><td><a class="type" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#llvm::TargetPassConfig" title='llvm::TargetPassConfig' data-ref="llvm::TargetPassConfig">TargetPassConfig</a> *<a class="type" href="ARMTargetMachine.h.html#llvm::ARMBaseTargetMachine" title='llvm::ARMBaseTargetMachine' data-ref="llvm::ARMBaseTargetMachine">ARMBaseTargetMachine</a>::<dfn class="virtual decl def" id="_ZN4llvm20ARMBaseTargetMachine16createPassConfigERNS_6legacy15PassManagerBaseE" title='llvm::ARMBaseTargetMachine::createPassConfig' data-ref="_ZN4llvm20ARMBaseTargetMachine16createPassConfigERNS_6legacy15PassManagerBaseE">createPassConfig</dfn>(<a class="type" href="../../../include/llvm/IR/LegacyPassManager.h.html#llvm::legacy::PassManagerBase" title='llvm::legacy::PassManagerBase' data-ref="llvm::legacy::PassManagerBase">PassManagerBase</a> &amp;<dfn class="local col1 decl" id="131PM" title='PM' data-type='llvm::legacy::PassManagerBase &amp;' data-ref="131PM">PM</dfn>) {</td></tr>
<tr><th id="388">388</th><td>  <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::ARMPassConfig" title='(anonymous namespace)::ARMPassConfig' data-ref="(anonymousnamespace)::ARMPassConfig">ARMPassConfig</a><a class="tu ref" href="#_ZN12_GLOBAL__N_113ARMPassConfigC1ERN4llvm20ARMBaseTargetMachineERNS1_6legacy15PassManagerBaseE" title='(anonymous namespace)::ARMPassConfig::ARMPassConfig' data-use='c' data-ref="_ZN12_GLOBAL__N_113ARMPassConfigC1ERN4llvm20ARMBaseTargetMachineERNS1_6legacy15PassManagerBaseE">(</a>*<b>this</b>, <a class="local col1 ref" href="#131PM" title='PM' data-ref="131PM">PM</a>);</td></tr>
<tr><th id="389">389</th><td>}</td></tr>
<tr><th id="390">390</th><td></td></tr>
<tr><th id="391">391</th><td><span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/unique_ptr.h.html#std::unique_ptr" title='std::unique_ptr' data-ref="std::unique_ptr">unique_ptr</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/CSEConfigBase.h.html#llvm::CSEConfigBase" title='llvm::CSEConfigBase' data-ref="llvm::CSEConfigBase">CSEConfigBase</a>&gt; <a class="tu type" href="#(anonymousnamespace)::ARMPassConfig" title='(anonymous namespace)::ARMPassConfig' data-ref="(anonymousnamespace)::ARMPassConfig">ARMPassConfig</a>::<dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_113ARMPassConfig12getCSEConfigEv" title='(anonymous namespace)::ARMPassConfig::getCSEConfig' data-type='std::unique_ptr&lt;CSEConfigBase&gt; (anonymous namespace)::ARMPassConfig::getCSEConfig() const' data-ref="_ZNK12_GLOBAL__N_113ARMPassConfig12getCSEConfigEv">getCSEConfig</dfn>() <em>const</em> {</td></tr>
<tr><th id="392">392</th><td>  <b>return</b> <a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/CSEInfo.h.html#_ZN4llvm26getStandardCSEConfigForOptENS_10CodeGenOpt5LevelE" title='llvm::getStandardCSEConfigForOpt' data-ref="_ZN4llvm26getStandardCSEConfigForOptENS_10CodeGenOpt5LevelE">getStandardCSEConfigForOpt</a>(<a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#llvm::TargetPassConfig::TM" title='llvm::TargetPassConfig::TM' data-ref="llvm::TargetPassConfig::TM">TM</a>-&gt;<a class="ref" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine11getOptLevelEv" title='llvm::TargetMachine::getOptLevel' data-ref="_ZNK4llvm13TargetMachine11getOptLevelEv">getOptLevel</a>());</td></tr>
<tr><th id="393">393</th><td>}</td></tr>
<tr><th id="394">394</th><td></td></tr>
<tr><th id="395">395</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::ARMPassConfig" title='(anonymous namespace)::ARMPassConfig' data-ref="(anonymousnamespace)::ARMPassConfig">ARMPassConfig</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_113ARMPassConfig11addIRPassesEv" title='(anonymous namespace)::ARMPassConfig::addIRPasses' data-type='void (anonymous namespace)::ARMPassConfig::addIRPasses()' data-ref="_ZN12_GLOBAL__N_113ARMPassConfig11addIRPassesEv">addIRPasses</dfn>() {</td></tr>
<tr><th id="396">396</th><td>  <b>if</b> (<a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#llvm::TargetPassConfig::TM" title='llvm::TargetPassConfig::TM' data-ref="llvm::TargetPassConfig::TM">TM</a>-&gt;<a class="ref" href="../../../include/llvm/Target/TargetMachine.h.html#llvm::TargetMachine::Options" title='llvm::TargetMachine::Options' data-ref="llvm::TargetMachine::Options">Options</a>.<a class="ref" href="../../../include/llvm/Target/TargetOptions.h.html#llvm::TargetOptions::ThreadModel" title='llvm::TargetOptions::ThreadModel' data-ref="llvm::TargetOptions::ThreadModel">ThreadModel</a> == <span class="namespace">ThreadModel::</span><a class="enum" href="../../../include/llvm/Target/TargetOptions.h.html#llvm::ThreadModel::Model::Single" title='llvm::ThreadModel::Model::Single' data-ref="llvm::ThreadModel::Model::Single">Single</a>)</td></tr>
<tr><th id="397">397</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb" title='llvm::TargetPassConfig::addPass' data-ref="_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb">addPass</a>(<a class="ref" href="../../../include/llvm/Transforms/Scalar.h.html#_ZN4llvm21createLowerAtomicPassEv" title='llvm::createLowerAtomicPass' data-ref="_ZN4llvm21createLowerAtomicPassEv">createLowerAtomicPass</a>());</td></tr>
<tr><th id="398">398</th><td>  <b>else</b></td></tr>
<tr><th id="399">399</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb" title='llvm::TargetPassConfig::addPass' data-ref="_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb">addPass</a>(<a class="ref" href="../../../include/llvm/CodeGen/Passes.h.html#_ZN4llvm22createAtomicExpandPassEv" title='llvm::createAtomicExpandPass' data-ref="_ZN4llvm22createAtomicExpandPassEv">createAtomicExpandPass</a>());</td></tr>
<tr><th id="400">400</th><td></td></tr>
<tr><th id="401">401</th><td>  <i>// Cmpxchg instructions are often used with a subsequent comparison to</i></td></tr>
<tr><th id="402">402</th><td><i>  // determine whether it succeeded. We can exploit existing control-flow in</i></td></tr>
<tr><th id="403">403</th><td><i>  // ldrex/strex loops to simplify this, but it needs tidying up.</i></td></tr>
<tr><th id="404">404</th><td>  <b>if</b> (<a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#llvm::TargetPassConfig::TM" title='llvm::TargetPassConfig::TM' data-ref="llvm::TargetPassConfig::TM">TM</a>-&gt;<a class="ref" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine11getOptLevelEv" title='llvm::TargetMachine::getOptLevel' data-ref="_ZNK4llvm13TargetMachine11getOptLevelEv">getOptLevel</a>() != <span class="namespace">CodeGenOpt::</span><a class="enum" href="../../../include/llvm/Support/CodeGen.h.html#llvm::CodeGenOpt::Level::None" title='llvm::CodeGenOpt::Level::None' data-ref="llvm::CodeGenOpt::Level::None">None</a> &amp;&amp; <a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#EnableAtomicTidy" title='EnableAtomicTidy' data-use='m' data-ref="EnableAtomicTidy">EnableAtomicTidy</a>)</td></tr>
<tr><th id="405">405</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb" title='llvm::TargetPassConfig::addPass' data-ref="_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb">addPass</a>(<a class="ref" href="../../../include/llvm/Transforms/Scalar.h.html#_ZN4llvm27createCFGSimplificationPassEjbbbbSt8functionIFbRKNS_8FunctionEEE" title='llvm::createCFGSimplificationPass' data-ref="_ZN4llvm27createCFGSimplificationPassEjbbbbSt8functionIFbRKNS_8FunctionEEE">createCFGSimplificationPass</a>(</td></tr>
<tr><th id="406">406</th><td>        <var>1</var>, <b>false</b>, <b>false</b>, <b>true</b>, <b>true</b>, <a class="ref fake" href="../../../../../include/c++/7/bits/std_function.h.html#_ZNSt8functionIFT_DpT0_EEC1ET_" title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-ref="_ZNSt8functionIFT_DpT0_EEC1ET_"></a>[<b>this</b>](<em>const</em> <a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function">Function</a> &amp;<dfn class="local col2 decl" id="132F" title='F' data-type='const llvm::Function &amp;' data-ref="132F">F</dfn>) {</td></tr>
<tr><th id="407">407</th><td>          <em>const</em> <em>auto</em> &amp;<dfn class="local col3 decl" id="133ST" title='ST' data-type='const llvm::ARMSubtarget &amp;' data-ref="133ST">ST</dfn> = <b>this</b>-&gt;<a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#llvm::TargetPassConfig::TM" title='llvm::TargetPassConfig::TM' data-ref="llvm::TargetPassConfig::TM">TM</a>-&gt;<a class="ref" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine12getSubtargetERKNS_8FunctionE" title='llvm::TargetMachine::getSubtarget' data-ref="_ZNK4llvm13TargetMachine12getSubtargetERKNS_8FunctionE">getSubtarget</a>&lt;<a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget">ARMSubtarget</a>&gt;(<a class="local col2 ref" href="#132F" title='F' data-ref="132F">F</a>);</td></tr>
<tr><th id="408">408</th><td>          <b>return</b> <a class="local col3 ref" href="#133ST" title='ST' data-ref="133ST">ST</a>.<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget17hasAnyDataBarrierEv" title='llvm::ARMSubtarget::hasAnyDataBarrier' data-ref="_ZNK4llvm12ARMSubtarget17hasAnyDataBarrierEv">hasAnyDataBarrier</a>() &amp;&amp; !<a class="local col3 ref" href="#133ST" title='ST' data-ref="133ST">ST</a>.<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget12isThumb1OnlyEv" title='llvm::ARMSubtarget::isThumb1Only' data-ref="_ZNK4llvm12ARMSubtarget12isThumb1OnlyEv">isThumb1Only</a>();</td></tr>
<tr><th id="409">409</th><td>        }));</td></tr>
<tr><th id="410">410</th><td></td></tr>
<tr><th id="411">411</th><td>  <a class="type" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#llvm::TargetPassConfig" title='llvm::TargetPassConfig' data-ref="llvm::TargetPassConfig">TargetPassConfig</a>::<a class="virtual member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig11addIRPassesEv" title='llvm::TargetPassConfig::addIRPasses' data-ref="_ZN4llvm16TargetPassConfig11addIRPassesEv">addIRPasses</a>();</td></tr>
<tr><th id="412">412</th><td></td></tr>
<tr><th id="413">413</th><td>  <i>// Run the parallel DSP pass.</i></td></tr>
<tr><th id="414">414</th><td>  <b>if</b> (<a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZNK4llvm16TargetPassConfig11getOptLevelEv" title='llvm::TargetPassConfig::getOptLevel' data-ref="_ZNK4llvm16TargetPassConfig11getOptLevelEv">getOptLevel</a>() == <span class="namespace">CodeGenOpt::</span><a class="enum" href="../../../include/llvm/Support/CodeGen.h.html#llvm::CodeGenOpt::Level::Aggressive" title='llvm::CodeGenOpt::Level::Aggressive' data-ref="llvm::CodeGenOpt::Level::Aggressive">Aggressive</a>) </td></tr>
<tr><th id="415">415</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb" title='llvm::TargetPassConfig::addPass' data-ref="_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb">addPass</a>(<a class="ref" href="ARM.h.html#_ZN4llvm24createARMParallelDSPPassEv" title='llvm::createARMParallelDSPPass' data-ref="_ZN4llvm24createARMParallelDSPPassEv">createARMParallelDSPPass</a>());</td></tr>
<tr><th id="416">416</th><td></td></tr>
<tr><th id="417">417</th><td>  <i>// Match interleaved memory accesses to ldN/stN intrinsics.</i></td></tr>
<tr><th id="418">418</th><td>  <b>if</b> (<a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#llvm::TargetPassConfig::TM" title='llvm::TargetPassConfig::TM' data-ref="llvm::TargetPassConfig::TM">TM</a>-&gt;<a class="ref" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine11getOptLevelEv" title='llvm::TargetMachine::getOptLevel' data-ref="_ZNK4llvm13TargetMachine11getOptLevelEv">getOptLevel</a>() != <span class="namespace">CodeGenOpt::</span><a class="enum" href="../../../include/llvm/Support/CodeGen.h.html#llvm::CodeGenOpt::Level::None" title='llvm::CodeGenOpt::Level::None' data-ref="llvm::CodeGenOpt::Level::None">None</a>)</td></tr>
<tr><th id="419">419</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb" title='llvm::TargetPassConfig::addPass' data-ref="_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb">addPass</a>(<a class="ref" href="../../../include/llvm/CodeGen/Passes.h.html#_ZN4llvm27createInterleavedAccessPassEv" title='llvm::createInterleavedAccessPass' data-ref="_ZN4llvm27createInterleavedAccessPassEv">createInterleavedAccessPass</a>());</td></tr>
<tr><th id="420">420</th><td>}</td></tr>
<tr><th id="421">421</th><td></td></tr>
<tr><th id="422">422</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::ARMPassConfig" title='(anonymous namespace)::ARMPassConfig' data-ref="(anonymousnamespace)::ARMPassConfig">ARMPassConfig</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_113ARMPassConfig17addCodeGenPrepareEv" title='(anonymous namespace)::ARMPassConfig::addCodeGenPrepare' data-type='void (anonymous namespace)::ARMPassConfig::addCodeGenPrepare()' data-ref="_ZN12_GLOBAL__N_113ARMPassConfig17addCodeGenPrepareEv">addCodeGenPrepare</dfn>() {</td></tr>
<tr><th id="423">423</th><td>  <b>if</b> (<a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZNK4llvm16TargetPassConfig11getOptLevelEv" title='llvm::TargetPassConfig::getOptLevel' data-ref="_ZNK4llvm16TargetPassConfig11getOptLevelEv">getOptLevel</a>() != <span class="namespace">CodeGenOpt::</span><a class="enum" href="../../../include/llvm/Support/CodeGen.h.html#llvm::CodeGenOpt::Level::None" title='llvm::CodeGenOpt::Level::None' data-ref="llvm::CodeGenOpt::Level::None">None</a>)</td></tr>
<tr><th id="424">424</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb" title='llvm::TargetPassConfig::addPass' data-ref="_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb">addPass</a>(<a class="ref" href="ARM.h.html#_ZN4llvm27createARMCodeGenPreparePassEv" title='llvm::createARMCodeGenPreparePass' data-ref="_ZN4llvm27createARMCodeGenPreparePassEv">createARMCodeGenPreparePass</a>());</td></tr>
<tr><th id="425">425</th><td>  <a class="type" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#llvm::TargetPassConfig" title='llvm::TargetPassConfig' data-ref="llvm::TargetPassConfig">TargetPassConfig</a>::<a class="virtual member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig17addCodeGenPrepareEv" title='llvm::TargetPassConfig::addCodeGenPrepare' data-ref="_ZN4llvm16TargetPassConfig17addCodeGenPrepareEv">addCodeGenPrepare</a>();</td></tr>
<tr><th id="426">426</th><td>}</td></tr>
<tr><th id="427">427</th><td></td></tr>
<tr><th id="428">428</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::ARMPassConfig" title='(anonymous namespace)::ARMPassConfig' data-ref="(anonymousnamespace)::ARMPassConfig">ARMPassConfig</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_113ARMPassConfig10addPreISelEv" title='(anonymous namespace)::ARMPassConfig::addPreISel' data-type='bool (anonymous namespace)::ARMPassConfig::addPreISel()' data-ref="_ZN12_GLOBAL__N_113ARMPassConfig10addPreISelEv">addPreISel</dfn>() {</td></tr>
<tr><th id="429">429</th><td>  <b>if</b> ((<a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#llvm::TargetPassConfig::TM" title='llvm::TargetPassConfig::TM' data-ref="llvm::TargetPassConfig::TM">TM</a>-&gt;<a class="ref" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine11getOptLevelEv" title='llvm::TargetMachine::getOptLevel' data-ref="_ZNK4llvm13TargetMachine11getOptLevelEv">getOptLevel</a>() != <span class="namespace">CodeGenOpt::</span><a class="enum" href="../../../include/llvm/Support/CodeGen.h.html#llvm::CodeGenOpt::Level::None" title='llvm::CodeGenOpt::Level::None' data-ref="llvm::CodeGenOpt::Level::None">None</a> &amp;&amp;</td></tr>
<tr><th id="430">430</th><td>       <a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#EnableGlobalMerge" title='EnableGlobalMerge' data-use='m' data-ref="EnableGlobalMerge">EnableGlobalMerge</a> == <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::boolOrDefault::BOU_UNSET" title='llvm::cl::boolOrDefault::BOU_UNSET' data-ref="llvm::cl::boolOrDefault::BOU_UNSET">BOU_UNSET</a>) ||</td></tr>
<tr><th id="431">431</th><td>      <a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#EnableGlobalMerge" title='EnableGlobalMerge' data-use='m' data-ref="EnableGlobalMerge">EnableGlobalMerge</a> == <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::boolOrDefault::BOU_TRUE" title='llvm::cl::boolOrDefault::BOU_TRUE' data-ref="llvm::cl::boolOrDefault::BOU_TRUE">BOU_TRUE</a>) {</td></tr>
<tr><th id="432">432</th><td>    <i>// FIXME: This is using the thumb1 only constant value for</i></td></tr>
<tr><th id="433">433</th><td><i>    // maximal global offset for merging globals. We may want</i></td></tr>
<tr><th id="434">434</th><td><i>    // to look into using the old value for non-thumb1 code of</i></td></tr>
<tr><th id="435">435</th><td><i>    // 4095 based on the TargetMachine, but this starts to become</i></td></tr>
<tr><th id="436">436</th><td><i>    // tricky when doing code gen per function.</i></td></tr>
<tr><th id="437">437</th><td>    <em>bool</em> <dfn class="local col4 decl" id="134OnlyOptimizeForSize" title='OnlyOptimizeForSize' data-type='bool' data-ref="134OnlyOptimizeForSize">OnlyOptimizeForSize</dfn> = (<a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#llvm::TargetPassConfig::TM" title='llvm::TargetPassConfig::TM' data-ref="llvm::TargetPassConfig::TM">TM</a>-&gt;<a class="ref" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine11getOptLevelEv" title='llvm::TargetMachine::getOptLevel' data-ref="_ZNK4llvm13TargetMachine11getOptLevelEv">getOptLevel</a>() &lt; <span class="namespace">CodeGenOpt::</span><a class="enum" href="../../../include/llvm/Support/CodeGen.h.html#llvm::CodeGenOpt::Level::Aggressive" title='llvm::CodeGenOpt::Level::Aggressive' data-ref="llvm::CodeGenOpt::Level::Aggressive">Aggressive</a>) &amp;&amp;</td></tr>
<tr><th id="438">438</th><td>                               (<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#EnableGlobalMerge" title='EnableGlobalMerge' data-use='m' data-ref="EnableGlobalMerge">EnableGlobalMerge</a> == <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::boolOrDefault::BOU_UNSET" title='llvm::cl::boolOrDefault::BOU_UNSET' data-ref="llvm::cl::boolOrDefault::BOU_UNSET">BOU_UNSET</a>);</td></tr>
<tr><th id="439">439</th><td>    <i>// Merging of extern globals is enabled by default on non-Mach-O as we</i></td></tr>
<tr><th id="440">440</th><td><i>    // expect it to be generally either beneficial or harmless. On Mach-O it</i></td></tr>
<tr><th id="441">441</th><td><i>    // is disabled as we emit the .subsections_via_symbols directive which</i></td></tr>
<tr><th id="442">442</th><td><i>    // means that merging extern globals is not safe.</i></td></tr>
<tr><th id="443">443</th><td>    <em>bool</em> <dfn class="local col5 decl" id="135MergeExternalByDefault" title='MergeExternalByDefault' data-type='bool' data-ref="135MergeExternalByDefault">MergeExternalByDefault</dfn> = !<a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#llvm::TargetPassConfig::TM" title='llvm::TargetPassConfig::TM' data-ref="llvm::TargetPassConfig::TM">TM</a>-&gt;<a class="ref" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine15getTargetTripleEv" title='llvm::TargetMachine::getTargetTriple' data-ref="_ZNK4llvm13TargetMachine15getTargetTripleEv">getTargetTriple</a>().<a class="ref" href="../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple18isOSBinFormatMachOEv" title='llvm::Triple::isOSBinFormatMachO' data-ref="_ZNK4llvm6Triple18isOSBinFormatMachOEv">isOSBinFormatMachO</a>();</td></tr>
<tr><th id="444">444</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb" title='llvm::TargetPassConfig::addPass' data-ref="_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb">addPass</a>(<a class="ref" href="../../../include/llvm/CodeGen/Passes.h.html#_ZN4llvm21createGlobalMergePassEPKNS_13TargetMachineEjbb" title='llvm::createGlobalMergePass' data-ref="_ZN4llvm21createGlobalMergePassEPKNS_13TargetMachineEjbb">createGlobalMergePass</a>(<a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#llvm::TargetPassConfig::TM" title='llvm::TargetPassConfig::TM' data-ref="llvm::TargetPassConfig::TM">TM</a>, <var>127</var>, <a class="local col4 ref" href="#134OnlyOptimizeForSize" title='OnlyOptimizeForSize' data-ref="134OnlyOptimizeForSize">OnlyOptimizeForSize</a>,</td></tr>
<tr><th id="445">445</th><td>                                  <a class="local col5 ref" href="#135MergeExternalByDefault" title='MergeExternalByDefault' data-ref="135MergeExternalByDefault">MergeExternalByDefault</a>));</td></tr>
<tr><th id="446">446</th><td>  }</td></tr>
<tr><th id="447">447</th><td></td></tr>
<tr><th id="448">448</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="449">449</th><td>}</td></tr>
<tr><th id="450">450</th><td></td></tr>
<tr><th id="451">451</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::ARMPassConfig" title='(anonymous namespace)::ARMPassConfig' data-ref="(anonymousnamespace)::ARMPassConfig">ARMPassConfig</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_113ARMPassConfig15addInstSelectorEv" title='(anonymous namespace)::ARMPassConfig::addInstSelector' data-type='bool (anonymous namespace)::ARMPassConfig::addInstSelector()' data-ref="_ZN12_GLOBAL__N_113ARMPassConfig15addInstSelectorEv">addInstSelector</dfn>() {</td></tr>
<tr><th id="452">452</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb" title='llvm::TargetPassConfig::addPass' data-ref="_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb">addPass</a>(<a class="ref" href="ARM.h.html#_ZN4llvm16createARMISelDagERNS_20ARMBaseTargetMachineENS_10CodeGenOpt5LevelE" title='llvm::createARMISelDag' data-ref="_ZN4llvm16createARMISelDagERNS_20ARMBaseTargetMachineENS_10CodeGenOpt5LevelE">createARMISelDag</a>(<span class='refarg'><a class="tu member" href="#_ZNK12_GLOBAL__N_113ARMPassConfig19getARMTargetMachineEv" title='(anonymous namespace)::ARMPassConfig::getARMTargetMachine' data-use='c' data-ref="_ZNK12_GLOBAL__N_113ARMPassConfig19getARMTargetMachineEv">getARMTargetMachine</a>()</span>, <a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZNK4llvm16TargetPassConfig11getOptLevelEv" title='llvm::TargetPassConfig::getOptLevel' data-ref="_ZNK4llvm16TargetPassConfig11getOptLevelEv">getOptLevel</a>()));</td></tr>
<tr><th id="453">453</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="454">454</th><td>}</td></tr>
<tr><th id="455">455</th><td></td></tr>
<tr><th id="456">456</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::ARMPassConfig" title='(anonymous namespace)::ARMPassConfig' data-ref="(anonymousnamespace)::ARMPassConfig">ARMPassConfig</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_113ARMPassConfig15addIRTranslatorEv" title='(anonymous namespace)::ARMPassConfig::addIRTranslator' data-type='bool (anonymous namespace)::ARMPassConfig::addIRTranslator()' data-ref="_ZN12_GLOBAL__N_113ARMPassConfig15addIRTranslatorEv">addIRTranslator</dfn>() {</td></tr>
<tr><th id="457">457</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb" title='llvm::TargetPassConfig::addPass' data-ref="_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb">addPass</a>(<b>new</b> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/IRTranslator.h.html#llvm::IRTranslator" title='llvm::IRTranslator' data-ref="llvm::IRTranslator">IRTranslator</a><a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/IRTranslator.h.html#_ZN4llvm12IRTranslatorC1Ev" title='llvm::IRTranslator::IRTranslator' data-ref="_ZN4llvm12IRTranslatorC1Ev">(</a>));</td></tr>
<tr><th id="458">458</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="459">459</th><td>}</td></tr>
<tr><th id="460">460</th><td></td></tr>
<tr><th id="461">461</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::ARMPassConfig" title='(anonymous namespace)::ARMPassConfig' data-ref="(anonymousnamespace)::ARMPassConfig">ARMPassConfig</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_113ARMPassConfig20addLegalizeMachineIREv" title='(anonymous namespace)::ARMPassConfig::addLegalizeMachineIR' data-type='bool (anonymous namespace)::ARMPassConfig::addLegalizeMachineIR()' data-ref="_ZN12_GLOBAL__N_113ARMPassConfig20addLegalizeMachineIREv">addLegalizeMachineIR</dfn>() {</td></tr>
<tr><th id="462">462</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb" title='llvm::TargetPassConfig::addPass' data-ref="_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb">addPass</a>(<b>new</b> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/Legalizer.h.html#llvm::Legalizer" title='llvm::Legalizer' data-ref="llvm::Legalizer">Legalizer</a><a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/Legalizer.h.html#_ZN4llvm9LegalizerC1Ev" title='llvm::Legalizer::Legalizer' data-ref="_ZN4llvm9LegalizerC1Ev">(</a>));</td></tr>
<tr><th id="463">463</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="464">464</th><td>}</td></tr>
<tr><th id="465">465</th><td></td></tr>
<tr><th id="466">466</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::ARMPassConfig" title='(anonymous namespace)::ARMPassConfig' data-ref="(anonymousnamespace)::ARMPassConfig">ARMPassConfig</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_113ARMPassConfig16addRegBankSelectEv" title='(anonymous namespace)::ARMPassConfig::addRegBankSelect' data-type='bool (anonymous namespace)::ARMPassConfig::addRegBankSelect()' data-ref="_ZN12_GLOBAL__N_113ARMPassConfig16addRegBankSelectEv">addRegBankSelect</dfn>() {</td></tr>
<tr><th id="467">467</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb" title='llvm::TargetPassConfig::addPass' data-ref="_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb">addPass</a>(<b>new</b> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegBankSelect.h.html#llvm::RegBankSelect" title='llvm::RegBankSelect' data-ref="llvm::RegBankSelect">RegBankSelect</a><a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegBankSelect.h.html#_ZN4llvm13RegBankSelectC1ENS0_4ModeE" title='llvm::RegBankSelect::RegBankSelect' data-ref="_ZN4llvm13RegBankSelectC1ENS0_4ModeE">(</a>));</td></tr>
<tr><th id="468">468</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="469">469</th><td>}</td></tr>
<tr><th id="470">470</th><td></td></tr>
<tr><th id="471">471</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::ARMPassConfig" title='(anonymous namespace)::ARMPassConfig' data-ref="(anonymousnamespace)::ARMPassConfig">ARMPassConfig</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_113ARMPassConfig26addGlobalInstructionSelectEv" title='(anonymous namespace)::ARMPassConfig::addGlobalInstructionSelect' data-type='bool (anonymous namespace)::ARMPassConfig::addGlobalInstructionSelect()' data-ref="_ZN12_GLOBAL__N_113ARMPassConfig26addGlobalInstructionSelectEv">addGlobalInstructionSelect</dfn>() {</td></tr>
<tr><th id="472">472</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb" title='llvm::TargetPassConfig::addPass' data-ref="_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb">addPass</a>(<b>new</b> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelect.h.html#llvm::InstructionSelect" title='llvm::InstructionSelect' data-ref="llvm::InstructionSelect">InstructionSelect</a><a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelect.h.html#_ZN4llvm17InstructionSelectC1Ev" title='llvm::InstructionSelect::InstructionSelect' data-ref="_ZN4llvm17InstructionSelectC1Ev">(</a>));</td></tr>
<tr><th id="473">473</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="474">474</th><td>}</td></tr>
<tr><th id="475">475</th><td></td></tr>
<tr><th id="476">476</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::ARMPassConfig" title='(anonymous namespace)::ARMPassConfig' data-ref="(anonymousnamespace)::ARMPassConfig">ARMPassConfig</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_113ARMPassConfig14addPreRegAllocEv" title='(anonymous namespace)::ARMPassConfig::addPreRegAlloc' data-type='void (anonymous namespace)::ARMPassConfig::addPreRegAlloc()' data-ref="_ZN12_GLOBAL__N_113ARMPassConfig14addPreRegAllocEv">addPreRegAlloc</dfn>() {</td></tr>
<tr><th id="477">477</th><td>  <b>if</b> (<a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZNK4llvm16TargetPassConfig11getOptLevelEv" title='llvm::TargetPassConfig::getOptLevel' data-ref="_ZNK4llvm16TargetPassConfig11getOptLevelEv">getOptLevel</a>() != <span class="namespace">CodeGenOpt::</span><a class="enum" href="../../../include/llvm/Support/CodeGen.h.html#llvm::CodeGenOpt::Level::None" title='llvm::CodeGenOpt::Level::None' data-ref="llvm::CodeGenOpt::Level::None">None</a>) {</td></tr>
<tr><th id="478">478</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb" title='llvm::TargetPassConfig::addPass' data-ref="_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb">addPass</a>(<a class="ref" href="ARM.h.html#_ZN4llvm22createMLxExpansionPassEv" title='llvm::createMLxExpansionPass' data-ref="_ZN4llvm22createMLxExpansionPassEv">createMLxExpansionPass</a>());</td></tr>
<tr><th id="479">479</th><td></td></tr>
<tr><th id="480">480</th><td>    <b>if</b> (<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#EnableARMLoadStoreOpt" title='EnableARMLoadStoreOpt' data-use='m' data-ref="EnableARMLoadStoreOpt">EnableARMLoadStoreOpt</a>)</td></tr>
<tr><th id="481">481</th><td>      <a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb" title='llvm::TargetPassConfig::addPass' data-ref="_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb">addPass</a>(<a class="ref" href="ARM.h.html#_ZN4llvm34createARMLoadStoreOptimizationPassEb" title='llvm::createARMLoadStoreOptimizationPass' data-ref="_ZN4llvm34createARMLoadStoreOptimizationPassEb">createARMLoadStoreOptimizationPass</a>(<i>/* pre-register alloc */</i> <b>true</b>));</td></tr>
<tr><th id="482">482</th><td></td></tr>
<tr><th id="483">483</th><td>    <b>if</b> (!<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#DisableA15SDOptimization" title='DisableA15SDOptimization' data-use='m' data-ref="DisableA15SDOptimization">DisableA15SDOptimization</a>)</td></tr>
<tr><th id="484">484</th><td>      <a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb" title='llvm::TargetPassConfig::addPass' data-ref="_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb">addPass</a>(<a class="ref" href="ARM.h.html#_ZN4llvm24createA15SDOptimizerPassEv" title='llvm::createA15SDOptimizerPass' data-ref="_ZN4llvm24createA15SDOptimizerPassEv">createA15SDOptimizerPass</a>());</td></tr>
<tr><th id="485">485</th><td>  }</td></tr>
<tr><th id="486">486</th><td>}</td></tr>
<tr><th id="487">487</th><td></td></tr>
<tr><th id="488">488</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::ARMPassConfig" title='(anonymous namespace)::ARMPassConfig' data-ref="(anonymousnamespace)::ARMPassConfig">ARMPassConfig</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_113ARMPassConfig12addPreSched2Ev" title='(anonymous namespace)::ARMPassConfig::addPreSched2' data-type='void (anonymous namespace)::ARMPassConfig::addPreSched2()' data-ref="_ZN12_GLOBAL__N_113ARMPassConfig12addPreSched2Ev">addPreSched2</dfn>() {</td></tr>
<tr><th id="489">489</th><td>  <b>if</b> (<a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZNK4llvm16TargetPassConfig11getOptLevelEv" title='llvm::TargetPassConfig::getOptLevel' data-ref="_ZNK4llvm16TargetPassConfig11getOptLevelEv">getOptLevel</a>() != <span class="namespace">CodeGenOpt::</span><a class="enum" href="../../../include/llvm/Support/CodeGen.h.html#llvm::CodeGenOpt::Level::None" title='llvm::CodeGenOpt::Level::None' data-ref="llvm::CodeGenOpt::Level::None">None</a>) {</td></tr>
<tr><th id="490">490</th><td>    <b>if</b> (<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#EnableARMLoadStoreOpt" title='EnableARMLoadStoreOpt' data-use='m' data-ref="EnableARMLoadStoreOpt">EnableARMLoadStoreOpt</a>)</td></tr>
<tr><th id="491">491</th><td>      <a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb" title='llvm::TargetPassConfig::addPass' data-ref="_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb">addPass</a>(<a class="ref" href="ARM.h.html#_ZN4llvm34createARMLoadStoreOptimizationPassEb" title='llvm::createARMLoadStoreOptimizationPass' data-ref="_ZN4llvm34createARMLoadStoreOptimizationPassEb">createARMLoadStoreOptimizationPass</a>());</td></tr>
<tr><th id="492">492</th><td></td></tr>
<tr><th id="493">493</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb" title='llvm::TargetPassConfig::addPass' data-ref="_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb">addPass</a>(<b>new</b> <a class="tu type" href="#(anonymousnamespace)::ARMExecutionDomainFix" title='(anonymous namespace)::ARMExecutionDomainFix' data-ref="(anonymousnamespace)::ARMExecutionDomainFix">ARMExecutionDomainFix</a><a class="tu ref" href="#_ZN12_GLOBAL__N_121ARMExecutionDomainFixC1Ev" title='(anonymous namespace)::ARMExecutionDomainFix::ARMExecutionDomainFix' data-use='c' data-ref="_ZN12_GLOBAL__N_121ARMExecutionDomainFixC1Ev">(</a>));</td></tr>
<tr><th id="494">494</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb" title='llvm::TargetPassConfig::addPass' data-ref="_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb">addPass</a>(<a class="ref" href="../../../include/llvm/CodeGen/Passes.h.html#_ZN4llvm20createBreakFalseDepsEv" title='llvm::createBreakFalseDeps' data-ref="_ZN4llvm20createBreakFalseDepsEv">createBreakFalseDeps</a>());</td></tr>
<tr><th id="495">495</th><td>  }</td></tr>
<tr><th id="496">496</th><td></td></tr>
<tr><th id="497">497</th><td>  <i>// Expand some pseudo instructions into multiple instructions to allow</i></td></tr>
<tr><th id="498">498</th><td><i>  // proper scheduling.</i></td></tr>
<tr><th id="499">499</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb" title='llvm::TargetPassConfig::addPass' data-ref="_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb">addPass</a>(<a class="ref" href="ARM.h.html#_ZN4llvm25createARMExpandPseudoPassEv" title='llvm::createARMExpandPseudoPass' data-ref="_ZN4llvm25createARMExpandPseudoPassEv">createARMExpandPseudoPass</a>());</td></tr>
<tr><th id="500">500</th><td></td></tr>
<tr><th id="501">501</th><td>  <b>if</b> (<a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZNK4llvm16TargetPassConfig11getOptLevelEv" title='llvm::TargetPassConfig::getOptLevel' data-ref="_ZNK4llvm16TargetPassConfig11getOptLevelEv">getOptLevel</a>() != <span class="namespace">CodeGenOpt::</span><a class="enum" href="../../../include/llvm/Support/CodeGen.h.html#llvm::CodeGenOpt::Level::None" title='llvm::CodeGenOpt::Level::None' data-ref="llvm::CodeGenOpt::Level::None">None</a>) {</td></tr>
<tr><th id="502">502</th><td>    <i>// in v8, IfConversion depends on Thumb instruction widths</i></td></tr>
<tr><th id="503">503</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb" title='llvm::TargetPassConfig::addPass' data-ref="_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb">addPass</a>(<a class="ref" href="ARM.h.html#_ZN4llvm29createThumb2SizeReductionPassESt8functionIFbRKNS_8FunctionEEE" title='llvm::createThumb2SizeReductionPass' data-ref="_ZN4llvm29createThumb2SizeReductionPassESt8functionIFbRKNS_8FunctionEEE">createThumb2SizeReductionPass</a>(<a class="ref fake" href="../../../../../include/c++/7/bits/std_function.h.html#_ZNSt8functionIFT_DpT0_EEC1ET_" title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-ref="_ZNSt8functionIFT_DpT0_EEC1ET_"></a>[<b>this</b>](<em>const</em> <a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function">Function</a> &amp;<dfn class="local col6 decl" id="136F" title='F' data-type='const llvm::Function &amp;' data-ref="136F">F</dfn>) {</td></tr>
<tr><th id="504">504</th><td>      <b>return</b> <b>this</b>-&gt;<a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#llvm::TargetPassConfig::TM" title='llvm::TargetPassConfig::TM' data-ref="llvm::TargetPassConfig::TM">TM</a>-&gt;<a class="ref" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine12getSubtargetERKNS_8FunctionE" title='llvm::TargetMachine::getSubtarget' data-ref="_ZNK4llvm13TargetMachine12getSubtargetERKNS_8FunctionE">getSubtarget</a>&lt;<a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget">ARMSubtarget</a>&gt;(<a class="local col6 ref" href="#136F" title='F' data-ref="136F">F</a>).<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget10restrictITEv" title='llvm::ARMSubtarget::restrictIT' data-ref="_ZNK4llvm12ARMSubtarget10restrictITEv">restrictIT</a>();</td></tr>
<tr><th id="505">505</th><td>    }));</td></tr>
<tr><th id="506">506</th><td></td></tr>
<tr><th id="507">507</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb" title='llvm::TargetPassConfig::addPass' data-ref="_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb">addPass</a>(<a class="ref" href="../../../include/llvm/CodeGen/Passes.h.html#_ZN4llvm17createIfConverterESt8functionIFbRKNS_15MachineFunctionEEE" title='llvm::createIfConverter' data-ref="_ZN4llvm17createIfConverterESt8functionIFbRKNS_15MachineFunctionEEE">createIfConverter</a>(<a class="ref fake" href="../../../../../include/c++/7/bits/std_function.h.html#_ZNSt8functionIFT_DpT0_EEC1ET_" title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-ref="_ZNSt8functionIFT_DpT0_EEC1ET_"></a>[](<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="137MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="137MF">MF</dfn>) {</td></tr>
<tr><th id="508">508</th><td>      <b>return</b> !<a class="local col7 ref" href="#137MF" title='MF' data-ref="137MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget">ARMSubtarget</a>&gt;().<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget12isThumb1OnlyEv" title='llvm::ARMSubtarget::isThumb1Only' data-ref="_ZNK4llvm12ARMSubtarget12isThumb1OnlyEv">isThumb1Only</a>();</td></tr>
<tr><th id="509">509</th><td>    }));</td></tr>
<tr><th id="510">510</th><td>  }</td></tr>
<tr><th id="511">511</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb" title='llvm::TargetPassConfig::addPass' data-ref="_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb">addPass</a>(<a class="ref" href="ARM.h.html#_ZN4llvm23createThumb2ITBlockPassEv" title='llvm::createThumb2ITBlockPass' data-ref="_ZN4llvm23createThumb2ITBlockPassEv">createThumb2ITBlockPass</a>());</td></tr>
<tr><th id="512">512</th><td>}</td></tr>
<tr><th id="513">513</th><td></td></tr>
<tr><th id="514">514</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::ARMPassConfig" title='(anonymous namespace)::ARMPassConfig' data-ref="(anonymousnamespace)::ARMPassConfig">ARMPassConfig</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_113ARMPassConfig14addPreEmitPassEv" title='(anonymous namespace)::ARMPassConfig::addPreEmitPass' data-type='void (anonymous namespace)::ARMPassConfig::addPreEmitPass()' data-ref="_ZN12_GLOBAL__N_113ARMPassConfig14addPreEmitPassEv">addPreEmitPass</dfn>() {</td></tr>
<tr><th id="515">515</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb" title='llvm::TargetPassConfig::addPass' data-ref="_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb">addPass</a>(<a class="ref" href="ARM.h.html#_ZN4llvm29createThumb2SizeReductionPassESt8functionIFbRKNS_8FunctionEEE" title='llvm::createThumb2SizeReductionPass' data-ref="_ZN4llvm29createThumb2SizeReductionPassESt8functionIFbRKNS_8FunctionEEE">createThumb2SizeReductionPass</a>());</td></tr>
<tr><th id="516">516</th><td></td></tr>
<tr><th id="517">517</th><td>  <i>// Constant island pass work on unbundled instructions.</i></td></tr>
<tr><th id="518">518</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb" title='llvm::TargetPassConfig::addPass' data-ref="_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb">addPass</a>(<a class="ref" href="../../../include/llvm/CodeGen/Passes.h.html#_ZN4llvm26createUnpackMachineBundlesESt8functionIFbRKNS_15MachineFunctionEEE" title='llvm::createUnpackMachineBundles' data-ref="_ZN4llvm26createUnpackMachineBundlesESt8functionIFbRKNS_15MachineFunctionEEE">createUnpackMachineBundles</a>(<a class="ref fake" href="../../../../../include/c++/7/bits/std_function.h.html#_ZNSt8functionIFT_DpT0_EEC1ET_" title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-ref="_ZNSt8functionIFT_DpT0_EEC1ET_"></a>[](<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="138MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="138MF">MF</dfn>) {</td></tr>
<tr><th id="519">519</th><td>    <b>return</b> <a class="local col8 ref" href="#138MF" title='MF' data-ref="138MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget">ARMSubtarget</a>&gt;().<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget8isThumb2Ev" title='llvm::ARMSubtarget::isThumb2' data-ref="_ZNK4llvm12ARMSubtarget8isThumb2Ev">isThumb2</a>();</td></tr>
<tr><th id="520">520</th><td>  }));</td></tr>
<tr><th id="521">521</th><td></td></tr>
<tr><th id="522">522</th><td>  <i>// Don't optimize barriers at -O0.</i></td></tr>
<tr><th id="523">523</th><td>  <b>if</b> (<a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZNK4llvm16TargetPassConfig11getOptLevelEv" title='llvm::TargetPassConfig::getOptLevel' data-ref="_ZNK4llvm16TargetPassConfig11getOptLevelEv">getOptLevel</a>() != <span class="namespace">CodeGenOpt::</span><a class="enum" href="../../../include/llvm/Support/CodeGen.h.html#llvm::CodeGenOpt::Level::None" title='llvm::CodeGenOpt::Level::None' data-ref="llvm::CodeGenOpt::Level::None">None</a>)</td></tr>
<tr><th id="524">524</th><td>    <a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb" title='llvm::TargetPassConfig::addPass' data-ref="_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb">addPass</a>(<a class="ref" href="ARM.h.html#_ZN4llvm29createARMOptimizeBarriersPassEv" title='llvm::createARMOptimizeBarriersPass' data-ref="_ZN4llvm29createARMOptimizeBarriersPassEv">createARMOptimizeBarriersPass</a>());</td></tr>
<tr><th id="525">525</th><td></td></tr>
<tr><th id="526">526</th><td>  <a class="member" href="../../../include/llvm/CodeGen/TargetPassConfig.h.html#_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb" title='llvm::TargetPassConfig::addPass' data-ref="_ZN4llvm16TargetPassConfig7addPassEPNS_4PassEbb">addPass</a>(<a class="ref" href="ARM.h.html#_ZN4llvm27createARMConstantIslandPassEv" title='llvm::createARMConstantIslandPass' data-ref="_ZN4llvm27createARMConstantIslandPassEv">createARMConstantIslandPass</a>());</td></tr>
<tr><th id="527">527</th><td>}</td></tr>
<tr><th id="528">528</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
