Vivado Simulator v2023.1.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: W:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_6 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot system_tb_behav xil_defaultlib.system_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "W:/dsd-project/ProcessorSystem/ProcessorSystem.srcs/sources_1/new/controller_system.v" Line 1. Module controller_system(AXI_STRB_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/dsd-project/ProcessorSystem/ProcessorSystem.srcs/sources_1/new/master_controller.sv" Line 1. Module master_controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/dsd-project/ProcessorSystem/ProcessorSystem.srcs/sources_1/new/read_controller.sv" Line 1. Module read_controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/dsd-project/ProcessorSystem/ProcessorSystem.srcs/sources_1/new/cpu_controller.sv" Line 1. Module cpu_controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/dsd-project/ProcessorSystem/ProcessorSystem.srcs/sources_1/new/uart_controller.sv" Line 1. Module uart_controller_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/dsd-project/ProcessorSystem/ProcessorSystem.srcs/sources_1/new/uart_rx_ctrl.sv" Line 1. Module uart_rx_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/dsd-project/ProcessorSystem/ProcessorSystem.srcs/sources_1/new/uart_tx_ctrl.sv" Line 1. Module uart_tx_ctrl_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/dsd-project/ProcessorSystem/ProcessorSystem.srcs/sources_1/new/address_selector.sv" Line 1. Module address_selector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/dsd-project/ProcessorSystem/ProcessorSystem.srcs/sources_1/new/controller_system.v" Line 1. Module controller_system(AXI_STRB_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/dsd-project/ProcessorSystem/ProcessorSystem.srcs/sources_1/new/master_controller.sv" Line 1. Module master_controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/dsd-project/ProcessorSystem/ProcessorSystem.srcs/sources_1/new/read_controller.sv" Line 1. Module read_controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/dsd-project/ProcessorSystem/ProcessorSystem.srcs/sources_1/new/cpu_controller.sv" Line 1. Module cpu_controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/dsd-project/ProcessorSystem/ProcessorSystem.srcs/sources_1/new/uart_controller.sv" Line 1. Module uart_controller_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/dsd-project/ProcessorSystem/ProcessorSystem.srcs/sources_1/new/uart_rx_ctrl.sv" Line 1. Module uart_rx_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/dsd-project/ProcessorSystem/ProcessorSystem.srcs/sources_1/new/uart_tx_ctrl.sv" Line 1. Module uart_tx_ctrl_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "W:/dsd-project/ProcessorSystem/ProcessorSystem.srcs/sources_1/new/address_selector.sv" Line 1. Module address_selector doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.GND
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT5
Compiling module xil_defaultlib.system_test_axi_uartlite_0_0_pse...
Compiling module xil_defaultlib.system_test_axi_uartlite_0_0_pse...
Compiling module xil_defaultlib.system_test_axi_uartlite_0_0_add...
Compiling module xil_defaultlib.system_test_axi_uartlite_0_0_sla...
Compiling module xil_defaultlib.system_test_axi_uartlite_0_0_axi...
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module xil_defaultlib.system_test_axi_uartlite_0_0_bau...
Compiling module xil_defaultlib.system_test_axi_uartlite_0_0_cdc...
Compiling module xil_defaultlib.system_test_axi_uartlite_0_0_cnt...
Compiling module unisims_ver.SRL16E_default
Compiling module xil_defaultlib.system_test_axi_uartlite_0_0_dyn...
Compiling module xil_defaultlib.system_test_axi_uartlite_0_0_srl...
Compiling module xil_defaultlib.system_test_axi_uartlite_0_0_srl...
Compiling module xil_defaultlib.system_test_axi_uartlite_0_0_uar...
Compiling module xil_defaultlib.system_test_axi_uartlite_0_0_cnt...
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.system_test_axi_uartlite_0_0_dyn...
Compiling module xil_defaultlib.system_test_axi_uartlite_0_0_srl...
Compiling module xil_defaultlib.system_test_axi_uartlite_0_0_srl...
Compiling module xil_defaultlib.system_test_axi_uartlite_0_0_uar...
Compiling module xil_defaultlib.system_test_axi_uartlite_0_0_uar...
Compiling module xil_defaultlib.system_test_axi_uartlite_0_0_axi...
Compiling module xil_defaultlib.system_test_axi_uartlite_0_0
Compiling module xil_defaultlib.master_controller
Compiling module xil_defaultlib.read_controller
Compiling module xil_defaultlib.cpu_controller
Compiling module xil_defaultlib.uart_rx_ctrl
Compiling module xil_defaultlib.uart_tx_ctrl_default
Compiling module xil_defaultlib.uart_controller_default
Compiling module xil_defaultlib.address_selector
Compiling module xil_defaultlib.controller_system(AXI_STRB_WIDTH...
Compiling module xil_defaultlib.system_test_controller_system_0_...
Compiling module xil_defaultlib.register_file_unit
Compiling module xil_defaultlib.dependency_unit
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.read_unit
Compiling module xil_defaultlib.execute_unit
Compiling module xil_defaultlib.write_back_unit
Compiling module xil_defaultlib.core
Compiling module xil_defaultlib.system_test_cpu_core_0
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_output_stage(...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_output_stage(...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_softecc_outpu...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_mem_module(C_...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6(C_FAMILY="art...
Compiling module xil_defaultlib.system_test_data_memory_0
Compiling module xil_defaultlib.memory_select
Compiling module xil_defaultlib.system_test_memory_selector_0
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_output_stage(...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_softecc_outpu...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_mem_module(C_...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6(C_FAMILY="art...
Compiling module xil_defaultlib.system_test_program_memory_0
Compiling module xil_defaultlib.system_test
Compiling module xil_defaultlib.system_test_wrapper
Compiling module xil_defaultlib.system_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot system_tb_behav
