# do ALU_full.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:03:31 on Sep 30,2022
# vlog -work work ALU_full.vo 
# -- Compiling module CSA_32
# -- Compiling module hard_block
# 
# Top level modules:
# 	CSA_32
# End time: 15:03:31 on Sep 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:03:31 on Sep 30,2022
# vlog -work work Waveform1.vwf.vt 
# -- Compiling module CSA_32_vlg_vec_tst
# 
# Top level modules:
# 	CSA_32_vlg_vec_tst
# End time: 15:03:31 on Sep 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.CSA_32_vlg_vec_tst 
# Start time: 15:03:31 on Sep 30,2022
# Loading work.CSA_32_vlg_vec_tst
# Loading work.CSA_32
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_lcell_comb
# after#26
# ** Note: $finish    : Waveform1.vwf.vt(51)
#    Time: 1 us  Iteration: 0  Instance: /CSA_32_vlg_vec_tst
# End time: 15:03:31 on Sep 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
