// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.1
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="Conv,hls_ip_2018_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7z010clg400-1,HLS_INPUT_CLOCK=1000.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=875.000000,HLS_SYN_LAT=10007,HLS_SYN_TPT=none,HLS_SYN_MEM=8,HLS_SYN_DSP=41,HLS_SYN_FF=3951,HLS_SYN_LUT=6675}" *)

module Conv (
        ap_clk,
        ap_rst_n,
        m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY,
        m_axi_gmem_AWADDR,
        m_axi_gmem_AWID,
        m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID,
        m_axi_gmem_WREADY,
        m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST,
        m_axi_gmem_WID,
        m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY,
        m_axi_gmem_ARADDR,
        m_axi_gmem_ARID,
        m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID,
        m_axi_gmem_RREADY,
        m_axi_gmem_RDATA,
        m_axi_gmem_RLAST,
        m_axi_gmem_RID,
        m_axi_gmem_RUSER,
        m_axi_gmem_RRESP,
        m_axi_gmem_BVALID,
        m_axi_gmem_BREADY,
        m_axi_gmem_BRESP,
        m_axi_gmem_BID,
        m_axi_gmem_BUSER,
        s_axi_AXILiteS_AWVALID,
        s_axi_AXILiteS_AWREADY,
        s_axi_AXILiteS_AWADDR,
        s_axi_AXILiteS_WVALID,
        s_axi_AXILiteS_WREADY,
        s_axi_AXILiteS_WDATA,
        s_axi_AXILiteS_WSTRB,
        s_axi_AXILiteS_ARVALID,
        s_axi_AXILiteS_ARREADY,
        s_axi_AXILiteS_ARADDR,
        s_axi_AXILiteS_RVALID,
        s_axi_AXILiteS_RREADY,
        s_axi_AXILiteS_RDATA,
        s_axi_AXILiteS_RRESP,
        s_axi_AXILiteS_BVALID,
        s_axi_AXILiteS_BREADY,
        s_axi_AXILiteS_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 43'd1;
parameter    ap_ST_fsm_state2 = 43'd2;
parameter    ap_ST_fsm_state3 = 43'd4;
parameter    ap_ST_fsm_state4 = 43'd8;
parameter    ap_ST_fsm_state5 = 43'd16;
parameter    ap_ST_fsm_state6 = 43'd32;
parameter    ap_ST_fsm_state7 = 43'd64;
parameter    ap_ST_fsm_state8 = 43'd128;
parameter    ap_ST_fsm_state9 = 43'd256;
parameter    ap_ST_fsm_state10 = 43'd512;
parameter    ap_ST_fsm_state11 = 43'd1024;
parameter    ap_ST_fsm_state12 = 43'd2048;
parameter    ap_ST_fsm_state13 = 43'd4096;
parameter    ap_ST_fsm_state14 = 43'd8192;
parameter    ap_ST_fsm_state15 = 43'd16384;
parameter    ap_ST_fsm_state16 = 43'd32768;
parameter    ap_ST_fsm_state17 = 43'd65536;
parameter    ap_ST_fsm_state18 = 43'd131072;
parameter    ap_ST_fsm_state19 = 43'd262144;
parameter    ap_ST_fsm_state20 = 43'd524288;
parameter    ap_ST_fsm_state21 = 43'd1048576;
parameter    ap_ST_fsm_state22 = 43'd2097152;
parameter    ap_ST_fsm_state23 = 43'd4194304;
parameter    ap_ST_fsm_state24 = 43'd8388608;
parameter    ap_ST_fsm_state25 = 43'd16777216;
parameter    ap_ST_fsm_pp0_stage0 = 43'd33554432;
parameter    ap_ST_fsm_pp0_stage1 = 43'd67108864;
parameter    ap_ST_fsm_state38 = 43'd134217728;
parameter    ap_ST_fsm_state39 = 43'd268435456;
parameter    ap_ST_fsm_state40 = 43'd536870912;
parameter    ap_ST_fsm_state41 = 43'd1073741824;
parameter    ap_ST_fsm_state42 = 43'd2147483648;
parameter    ap_ST_fsm_state43 = 43'd4294967296;
parameter    ap_ST_fsm_state44 = 43'd8589934592;
parameter    ap_ST_fsm_state45 = 43'd17179869184;
parameter    ap_ST_fsm_state46 = 43'd34359738368;
parameter    ap_ST_fsm_state47 = 43'd68719476736;
parameter    ap_ST_fsm_state48 = 43'd137438953472;
parameter    ap_ST_fsm_state49 = 43'd274877906944;
parameter    ap_ST_fsm_state50 = 43'd549755813888;
parameter    ap_ST_fsm_state51 = 43'd1099511627776;
parameter    ap_ST_fsm_state52 = 43'd2199023255552;
parameter    ap_ST_fsm_state53 = 43'd4398046511104;
parameter    C_S_AXI_AXILITES_DATA_WIDTH = 32;
parameter    C_S_AXI_AXILITES_ADDR_WIDTH = 8;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM_ADDR_WIDTH = 32;
parameter    C_M_AXI_GMEM_DATA_WIDTH = 128;
parameter    C_M_AXI_GMEM_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_USER_VALUE = 0;
parameter    C_M_AXI_GMEM_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_AXILITES_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM_WSTRB_WIDTH = (128 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_gmem_AWVALID;
input   m_axi_gmem_AWREADY;
output  [C_M_AXI_GMEM_ADDR_WIDTH - 1:0] m_axi_gmem_AWADDR;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_AWID;
output  [7:0] m_axi_gmem_AWLEN;
output  [2:0] m_axi_gmem_AWSIZE;
output  [1:0] m_axi_gmem_AWBURST;
output  [1:0] m_axi_gmem_AWLOCK;
output  [3:0] m_axi_gmem_AWCACHE;
output  [2:0] m_axi_gmem_AWPROT;
output  [3:0] m_axi_gmem_AWQOS;
output  [3:0] m_axi_gmem_AWREGION;
output  [C_M_AXI_GMEM_AWUSER_WIDTH - 1:0] m_axi_gmem_AWUSER;
output   m_axi_gmem_WVALID;
input   m_axi_gmem_WREADY;
output  [C_M_AXI_GMEM_DATA_WIDTH - 1:0] m_axi_gmem_WDATA;
output  [C_M_AXI_GMEM_WSTRB_WIDTH - 1:0] m_axi_gmem_WSTRB;
output   m_axi_gmem_WLAST;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_WID;
output  [C_M_AXI_GMEM_WUSER_WIDTH - 1:0] m_axi_gmem_WUSER;
output   m_axi_gmem_ARVALID;
input   m_axi_gmem_ARREADY;
output  [C_M_AXI_GMEM_ADDR_WIDTH - 1:0] m_axi_gmem_ARADDR;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_ARID;
output  [7:0] m_axi_gmem_ARLEN;
output  [2:0] m_axi_gmem_ARSIZE;
output  [1:0] m_axi_gmem_ARBURST;
output  [1:0] m_axi_gmem_ARLOCK;
output  [3:0] m_axi_gmem_ARCACHE;
output  [2:0] m_axi_gmem_ARPROT;
output  [3:0] m_axi_gmem_ARQOS;
output  [3:0] m_axi_gmem_ARREGION;
output  [C_M_AXI_GMEM_ARUSER_WIDTH - 1:0] m_axi_gmem_ARUSER;
input   m_axi_gmem_RVALID;
output   m_axi_gmem_RREADY;
input  [C_M_AXI_GMEM_DATA_WIDTH - 1:0] m_axi_gmem_RDATA;
input   m_axi_gmem_RLAST;
input  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_RID;
input  [C_M_AXI_GMEM_RUSER_WIDTH - 1:0] m_axi_gmem_RUSER;
input  [1:0] m_axi_gmem_RRESP;
input   m_axi_gmem_BVALID;
output   m_axi_gmem_BREADY;
input  [1:0] m_axi_gmem_BRESP;
input  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_BID;
input  [C_M_AXI_GMEM_BUSER_WIDTH - 1:0] m_axi_gmem_BUSER;
input   s_axi_AXILiteS_AWVALID;
output   s_axi_AXILiteS_AWREADY;
input  [C_S_AXI_AXILITES_ADDR_WIDTH - 1:0] s_axi_AXILiteS_AWADDR;
input   s_axi_AXILiteS_WVALID;
output   s_axi_AXILiteS_WREADY;
input  [C_S_AXI_AXILITES_DATA_WIDTH - 1:0] s_axi_AXILiteS_WDATA;
input  [C_S_AXI_AXILITES_WSTRB_WIDTH - 1:0] s_axi_AXILiteS_WSTRB;
input   s_axi_AXILiteS_ARVALID;
output   s_axi_AXILiteS_ARREADY;
input  [C_S_AXI_AXILITES_ADDR_WIDTH - 1:0] s_axi_AXILiteS_ARADDR;
output   s_axi_AXILiteS_RVALID;
input   s_axi_AXILiteS_RREADY;
output  [C_S_AXI_AXILITES_DATA_WIDTH - 1:0] s_axi_AXILiteS_RDATA;
output  [1:0] s_axi_AXILiteS_RRESP;
output   s_axi_AXILiteS_BVALID;
input   s_axi_AXILiteS_BREADY;
output  [1:0] s_axi_AXILiteS_BRESP;
output   interrupt;

reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [42:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [15:0] CHin_V;
wire   [15:0] Hin_V;
wire   [15:0] Win_V;
wire   [15:0] CHout_V;
wire   [7:0] Kx_V;
wire   [7:0] Ky_V;
wire   [7:0] Sx_V;
wire   [7:0] Sy_V;
wire   [0:0] mode_V;
wire   [0:0] relu_en_V;
wire   [31:0] feature_in_V;
wire   [3:0] feature_in_precision_V;
wire   [31:0] W_V;
wire   [3:0] W_precision_V;
wire   [31:0] feature_out_V;
wire   [3:0] feature_out_precision_V;
reg    gmem_blk_n_AR;
wire    ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage1;
reg   [0:0] exitcond_flatten3_reg_2631;
reg   [0:0] brmerge1_mid2_reg_2650;
reg    gmem_blk_n_R;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter4;
wire    ap_block_pp0_stage0;
reg   [0:0] exitcond_flatten3_reg_2631_pp0_iter3_reg;
reg   [0:0] brmerge1_mid2_reg_2650_pp0_iter3_reg;
reg    ap_enable_reg_pp0_iter1;
reg   [0:0] exitcond_flatten3_reg_2631_pp0_iter4_reg;
reg   [0:0] brmerge1_mid2_reg_2650_pp0_iter4_reg;
wire    ap_CS_fsm_state39;
wire    ap_CS_fsm_state46;
reg    gmem_blk_n_AW;
wire    ap_CS_fsm_state47;
reg    gmem_blk_n_W;
wire    ap_CS_fsm_state48;
reg    gmem_blk_n_B;
wire    ap_CS_fsm_state53;
reg    gmem_AWVALID;
wire    gmem_AWREADY;
reg    gmem_WVALID;
wire    gmem_WREADY;
reg    gmem_ARVALID;
wire    gmem_ARREADY;
reg   [31:0] gmem_ARADDR;
wire    gmem_RVALID;
reg    gmem_RREADY;
wire   [127:0] gmem_RDATA;
wire    gmem_RLAST;
wire   [0:0] gmem_RID;
wire   [0:0] gmem_RUSER;
wire   [1:0] gmem_RRESP;
wire    gmem_BVALID;
reg    gmem_BREADY;
wire   [1:0] gmem_BRESP;
wire   [0:0] gmem_BID;
wire   [0:0] gmem_BUSER;
reg   [29:0] indvar_flatten3_reg_423;
reg   [7:0] i_op_assign_7_reg_434;
reg   [21:0] indvar_flatten_reg_445;
reg   [7:0] i_op_assign_9_reg_456;
reg   [39:0] p_0807_2_reg_467;
reg   [13:0] i_op_assign_reg_479;
reg   [0:0] relu_en_V_read_reg_2270;
reg   [7:0] Sy_V_read_reg_2275;
reg   [7:0] Sx_V_read_reg_2280;
reg   [7:0] Ky_V_read_reg_2285;
reg   [7:0] Kx_V_read_reg_2291;
reg   [15:0] CHout_V_read_reg_2298;
reg   [15:0] Win_V_read_reg_2303;
reg   [15:0] Hin_V_read_reg_2309;
reg   [27:0] tmp_reg_2314;
reg   [27:0] tmp_1_reg_2319;
reg   [27:0] tmp_2_reg_2324;
reg   [13:0] CHin_div_K_V_reg_2329;
wire   [4:0] out_truncate_V_fu_580_p2;
reg   [4:0] out_truncate_V_reg_2338;
wire   [7:0] p_1_fu_702_p3;
reg   [7:0] p_1_reg_2343;
wire   [7:0] p_2_fu_710_p3;
reg   [7:0] p_2_reg_2348;
wire   [16:0] lhs_V_5_cast_fu_730_p1;
reg   [16:0] lhs_V_5_cast_reg_2353;
wire   [16:0] lhs_V_7_cast_fu_780_p1;
reg   [16:0] lhs_V_7_cast_reg_2370;
wire   [45:0] tmp_cast_fu_818_p1;
reg   [45:0] tmp_cast_reg_2386;
wire    ap_CS_fsm_state23;
wire   [45:0] tmp_6_cast_fu_821_p1;
reg   [45:0] tmp_6_cast_reg_2391;
wire   [46:0] tmp_11_cast_fu_824_p1;
reg   [46:0] tmp_11_cast_reg_2396;
wire   [15:0] Wout_V_fu_831_p2;
reg   [15:0] Wout_V_reg_2401;
wire   [15:0] tmp_s_fu_847_p1;
reg   [15:0] tmp_s_reg_2406;
wire   [15:0] tmp_7_fu_850_p1;
reg   [15:0] tmp_7_reg_2411;
wire   [21:0] rhs_V_12_cast1_cast_fu_853_p1;
reg   [21:0] rhs_V_12_cast1_cast_reg_2416;
wire   [29:0] rhs_V_12_cast_cast_fu_856_p1;
reg   [29:0] rhs_V_12_cast_cast_reg_2421;
wire   [39:0] tmp_10_fu_859_p1;
reg   [39:0] tmp_10_reg_2426;
wire   [31:0] rhs_V_2_cast1_fu_862_p1;
reg   [31:0] rhs_V_2_cast1_reg_2431;
wire   [28:0] rhs_V_2_cast_cast_fu_866_p1;
reg   [28:0] rhs_V_2_cast_cast_reg_2437;
wire   [44:0] rhs_V_5_cast_fu_870_p1;
reg   [44:0] rhs_V_5_cast_reg_2442;
wire   [15:0] tmp_18_fu_874_p1;
reg   [15:0] tmp_18_reg_2447;
wire   [15:0] tmp_19_fu_877_p1;
reg   [15:0] tmp_19_reg_2453;
wire   [31:0] rhs_V_1_fu_880_p1;
reg   [31:0] rhs_V_1_reg_2458;
wire   [29:0] rhs_V_8_cast_fu_883_p1;
reg   [29:0] rhs_V_8_cast_reg_2464;
wire   [44:0] rhs_V_9_cast_fu_886_p1;
reg   [44:0] rhs_V_9_cast_reg_2469;
wire   [29:0] rhs_V_10_cast1_cast_fu_889_p1;
reg   [29:0] rhs_V_10_cast1_cast_reg_2474;
wire   [37:0] rhs_V_10_cast_cast_fu_892_p1;
reg   [37:0] rhs_V_10_cast_cast_reg_2479;
wire   [44:0] rhs_V_11_cast_fu_895_p1;
reg   [44:0] rhs_V_11_cast_reg_2484;
wire   [20:0] tmp_20_fu_898_p1;
reg   [20:0] tmp_20_reg_2489;
wire   [21:0] bound_fu_2101_p2;
reg   [21:0] bound_reg_2495;
wire   [29:0] bound4_fu_2108_p2;
reg   [29:0] bound4_reg_2500;
wire   [31:0] bound1_fu_2114_p2;
reg   [31:0] bound1_reg_2505;
wire   [47:0] bound2_fu_920_p2;
reg   [47:0] bound2_reg_2510;
wire   [0:0] exitcond2_mid_fu_926_p2;
reg   [0:0] exitcond2_mid_reg_2515;
wire   [0:0] exitcond3_mid_fu_932_p2;
reg   [0:0] exitcond3_mid_reg_2520;
wire   [31:0] r_V_8_fu_2121_p2;
reg   [31:0] r_V_8_reg_2525;
wire    ap_CS_fsm_state24;
wire   [47:0] indvar_flatten_next2_fu_946_p2;
reg   [47:0] indvar_flatten_next2_reg_2533;
wire   [0:0] exitcond_flatten_fu_952_p2;
reg   [0:0] exitcond_flatten_reg_2538;
wire   [0:0] exitcond_flatten2_fu_941_p2;
wire   [15:0] r_V_4_mid2_v_v_v_v_v_fu_963_p3;
reg   [15:0] r_V_4_mid2_v_v_v_v_v_reg_2546;
wire   [44:0] r_V_4_mid2_fu_988_p2;
reg   [44:0] r_V_4_mid2_reg_2551;
wire   [2:0] tmp_24_fu_993_p1;
reg   [2:0] tmp_24_reg_2556;
wire   [44:0] r_V_13_mid2_fu_1013_p2;
reg   [44:0] r_V_13_mid2_reg_2561;
wire   [0:0] exitcond2_mid1_fu_1023_p3;
reg   [0:0] exitcond2_mid1_reg_2566;
wire  signed [15:0] i_op_assign_8_mid2_fu_1036_p3;
reg  signed [15:0] i_op_assign_8_mid2_reg_2573;
wire  signed [15:0] grp_fu_2138_p3;
reg  signed [15:0] tmp_29_reg_2579;
wire   [6:0] Lo_assign_cast_mid2_s_fu_1051_p3;
reg   [6:0] Lo_assign_cast_mid2_s_reg_2588;
wire    ap_CS_fsm_state25;
wire   [6:0] Hi_assign_cast_mid2_s_fu_1058_p2;
reg   [6:0] Hi_assign_cast_mid2_s_reg_2594;
wire   [31:0] r_V_8_mid2_fu_1086_p3;
reg   [31:0] r_V_8_mid2_reg_2600;
wire   [15:0] tmp_28_mid2_fu_1098_p2;
reg   [15:0] tmp_28_mid2_reg_2605;
wire   [15:0] i_op_assign_6_mid2_fu_1103_p3;
reg   [15:0] i_op_assign_6_mid2_reg_2611;
wire   [31:0] i_op_assign_10_cast_fu_1110_p1;
reg   [31:0] i_op_assign_10_cast_reg_2616;
wire  signed [31:0] tmp_37_cast_mid_fu_1116_p1;
reg  signed [31:0] tmp_37_cast_mid_reg_2621;
wire   [0:0] rev_fu_1124_p2;
reg   [0:0] rev_reg_2626;
wire   [0:0] exitcond_flatten3_fu_1221_p2;
wire    ap_block_state26_pp0_stage0_iter0;
wire    ap_block_state28_pp0_stage0_iter1;
reg    ap_sig_ioackin_gmem_ARREADY;
reg    ap_predicate_op394_readreq_state28;
reg    ap_block_state28_io;
wire    ap_block_state30_pp0_stage0_iter2;
wire    ap_block_state32_pp0_stage0_iter3;
reg    ap_predicate_op405_read_state34;
reg    ap_block_state34_pp0_stage0_iter4;
wire    ap_block_state36_pp0_stage0_iter5;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] exitcond_flatten3_reg_2631_pp0_iter1_reg;
reg   [0:0] exitcond_flatten3_reg_2631_pp0_iter2_reg;
reg   [0:0] exitcond_flatten3_reg_2631_pp0_iter5_reg;
wire   [29:0] indvar_flatten_next3_fu_1226_p2;
reg   [29:0] indvar_flatten_next3_reg_2635;
wire   [7:0] tmp4_mid2_v_v_v_v_v_s_fu_1301_p3;
reg   [7:0] tmp4_mid2_v_v_v_v_v_s_reg_2640;
wire   [13:0] i_op_assign_mid2_fu_1391_p3;
reg   [13:0] i_op_assign_mid2_reg_2645;
wire   [0:0] brmerge1_mid2_fu_1464_p3;
reg   [0:0] brmerge1_mid2_reg_2650_pp0_iter1_reg;
reg   [0:0] brmerge1_mid2_reg_2650_pp0_iter2_reg;
wire   [7:0] i_op_assign_9_mid2_fu_1490_p3;
reg   [7:0] i_op_assign_9_mid2_reg_2654;
wire   [46:0] feature_in_V2_sum_fu_1524_p2;
reg   [46:0] feature_in_V2_sum_reg_2659;
wire   [45:0] W_V4_sum_fu_1552_p2;
reg   [45:0] W_V4_sum_reg_2664;
wire   [21:0] indvar_flatten_next_fu_1563_p3;
reg   [21:0] indvar_flatten_next_reg_2669;
wire    ap_block_state27_pp0_stage1_iter0;
reg    ap_predicate_op389_readreq_state27;
reg    ap_block_state27_io;
wire    ap_block_state29_pp0_stage1_iter1;
wire    ap_block_state31_pp0_stage1_iter2;
wire    ap_block_state33_pp0_stage1_iter3;
reg    ap_predicate_op407_read_state35;
reg    ap_block_state35_pp0_stage1_iter4;
wire    ap_block_state37_pp0_stage1_iter5;
reg    ap_block_pp0_stage1_11001;
wire   [13:0] cin_fu_1581_p2;
reg   [13:0] cin_reg_2680;
reg   [127:0] dat_V_reg_2691;
reg   [127:0] wt_V_reg_2696;
wire   [15:0] tmp_65_fu_1596_p1;
reg  signed [15:0] tmp_65_reg_2701;
wire   [15:0] tmp_66_fu_1600_p1;
reg  signed [15:0] tmp_66_reg_2706;
wire  signed [31:0] r_V_29_1_fu_2207_p2;
reg  signed [31:0] r_V_29_1_reg_2711;
reg  signed [15:0] p_Result_5_2_reg_2716;
reg  signed [15:0] p_Result_6_2_reg_2721;
reg  signed [15:0] p_Result_5_3_reg_2726;
reg  signed [15:0] p_Result_6_3_reg_2731;
reg  signed [15:0] p_Result_5_4_reg_2736;
reg  signed [15:0] p_Result_6_4_reg_2741;
reg  signed [15:0] p_Result_5_5_reg_2746;
reg  signed [15:0] p_Result_6_5_reg_2751;
reg  signed [15:0] p_Result_5_6_reg_2756;
reg  signed [15:0] p_Result_6_6_reg_2761;
reg  signed [15:0] p_Result_5_7_reg_2766;
reg  signed [15:0] p_Result_6_7_reg_2771;
wire   [39:0] sum_V_7_fu_1848_p2;
reg    ap_enable_reg_pp0_iter5;
wire   [45:0] feature_out_V6_sum_fu_1871_p2;
reg   [45:0] feature_out_V6_sum_reg_2781;
wire    ap_CS_fsm_state38;
wire   [15:0] j_fu_1876_p2;
reg   [15:0] j_reg_2786;
wire   [31:0] indvar_flatten_next1_fu_1887_p3;
reg   [31:0] indvar_flatten_next1_reg_2791;
reg   [31:0] gmem_addr_reg_2796;
reg   [127:0] p_Val2_s_reg_2803;
wire   [127:0] p_Result_s_fu_2095_p2;
reg   [127:0] p_Result_s_reg_2808;
reg    ap_sig_ioackin_gmem_AWREADY;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state26;
reg    ap_block_pp0_stage1_subdone;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg   [47:0] indvar_flatten1_reg_366;
reg   [15:0] i_op_assign_s_reg_377;
reg   [31:0] indvar_flatten2_reg_388;
reg  signed [15:0] i_op_assign_6_reg_400;
reg   [15:0] i_op_assign_8_reg_412;
reg   [29:0] ap_phi_mux_indvar_flatten3_phi_fu_427_p4;
reg   [7:0] ap_phi_mux_i_op_assign_7_phi_fu_438_p4;
reg   [21:0] ap_phi_mux_indvar_flatten_phi_fu_449_p4;
reg   [7:0] ap_phi_mux_i_op_assign_9_phi_fu_460_p4;
reg   [13:0] ap_phi_mux_i_op_assign_phi_fu_483_p4;
reg   [127:0] ap_phi_mux_p_Val2_2_phi_fu_494_p4;
reg   [127:0] ap_phi_mux_p_Val2_1_phi_fu_505_p4;
wire  signed [63:0] feature_in_V2_sum_ca_fu_1571_p1;
wire   [63:0] W_V4_sum_cast_fu_1586_p1;
wire   [63:0] feature_out_V6_sum_c_fu_1894_p1;
reg    ap_reg_ioackin_gmem_ARREADY;
reg    ap_block_pp0_stage1_01001;
reg    ap_block_pp0_stage0_01001;
reg    ap_reg_ioackin_gmem_AWREADY;
reg    ap_reg_ioackin_gmem_WREADY;
reg    ap_sig_ioackin_gmem_WREADY;
wire   [16:0] lhs_V_cast_fu_542_p1;
wire   [16:0] r_V_1_tr_fu_546_p2;
wire   [4:0] rhs_V_fu_566_p1;
wire   [4:0] lhs_V_fu_562_p1;
wire   [4:0] r_V_fu_574_p2;
wire   [4:0] tmp_3_fu_570_p1;
wire   [8:0] tmp_13_cast_fu_586_p1;
wire   [8:0] r_V_3_tr_fu_590_p2;
wire   [8:0] p_neg1_fu_604_p2;
wire   [7:0] tmp_4_fu_610_p4;
wire   [0:0] tmp_5_fu_596_p3;
wire   [7:0] tmp_9_fu_630_p2;
wire   [7:0] tmp_8_fu_620_p4;
wire   [8:0] tmp_24_cast_fu_644_p1;
wire   [8:0] r_V_4_tr_fu_648_p2;
wire   [8:0] p_neg2_fu_662_p2;
wire   [7:0] tmp_11_fu_668_p4;
wire   [0:0] tmp_6_fu_654_p3;
wire   [7:0] tmp_13_fu_688_p2;
wire   [7:0] tmp_12_fu_678_p4;
wire   [7:0] pad_x_V_fu_636_p3;
wire   [7:0] pad_y_V_fu_694_p3;
wire   [8:0] r_V_5_fu_718_p3;
wire   [16:0] r_V_5_cast_fu_726_p1;
wire   [16:0] r_V_6_fu_734_p2;
wire   [17:0] r_V_6_cast_fu_740_p1;
wire   [17:0] rhs_V_3_cast_fu_744_p1;
wire   [17:0] r_V_7_fu_748_p2;
wire  signed [18:0] grp_fu_762_p0;
wire   [8:0] grp_fu_762_p1;
wire   [8:0] r_V_9_fu_768_p3;
wire   [16:0] r_V_9_cast_fu_776_p1;
wire   [16:0] r_V_s_fu_784_p2;
wire   [17:0] r_V_cast_fu_790_p1;
wire   [17:0] rhs_V_6_cast_fu_794_p1;
wire   [17:0] r_V_1_fu_798_p2;
wire  signed [18:0] grp_fu_812_p0;
wire   [8:0] grp_fu_812_p1;
wire   [15:0] grp_fu_762_p2;
wire   [15:0] tmp_15_fu_827_p1;
wire   [15:0] grp_fu_812_p2;
wire   [15:0] tmp_17_fu_837_p1;
wire   [15:0] Hout_V_fu_841_p2;
wire   [15:0] bound2_fu_920_p0;
wire   [31:0] bound2_fu_920_p1;
wire   [15:0] cout_fu_957_p2;
wire   [12:0] tmp_22_fu_971_p4;
wire   [28:0] r_V_4_mid2_v_v_fu_2126_p2;
wire   [15:0] r_V_4_mid2_fu_988_p0;
wire   [28:0] r_V_4_mid2_fu_988_p1;
wire   [29:0] r_V_13_mid2_v_v_v_v_fu_2132_p2;
wire   [7:0] r_V_13_mid2_v_v_fu_1004_p0;
wire   [29:0] r_V_13_mid2_v_v_fu_1004_p1;
wire   [37:0] r_V_13_mid2_v_v_fu_1004_p2;
wire   [7:0] r_V_13_mid2_fu_1013_p0;
wire   [37:0] r_V_13_mid2_fu_1013_p1;
wire   [0:0] exitcond_fu_1018_p2;
wire   [0:0] tmp_26_fu_1030_p2;
wire  signed [15:0] tmp_25_fu_2144_p2;
wire   [15:0] i_op_assign_6_mid_fu_1044_p3;
(* use_dsp48 = "no" *) wire  signed [15:0] i_fu_1076_p2;
wire   [31:0] r_V_8_mid1_fu_2150_p2;
wire   [31:0] r_V_8_mid_fu_1064_p3;
wire  signed [15:0] tmp_27_mid1_fu_2156_p2;
wire   [15:0] tmp_28_mid264_v_fu_1070_p3;
wire   [15:0] tmp_28_mid2_v_fu_1092_p3;
wire  signed [16:0] tmp_36_cast_mid_fu_1113_p1;
wire   [0:0] slt1_fu_1119_p2;
wire   [15:0] tmp_21_fu_1130_p1;
wire  signed [15:0] h_V_fu_1134_p2;
wire  signed [16:0] lhs_V_10_cast_fu_1143_p1;
wire   [0:0] slt_fu_1147_p2;
wire   [15:0] tmp_30_fu_1158_p1;
(* use_dsp48 = "no" *) wire  signed [15:0] w_V_fu_1162_p2;
wire   [15:0] tmp_31_fu_1167_p2;
wire  signed [16:0] tmp_36_cast_fu_1173_p1;
wire   [0:0] slt2_fu_1193_p2;
wire   [0:0] rev1_fu_1152_p2;
wire   [0:0] rev2_fu_1198_p2;
wire   [0:0] tmp2_fu_1204_p2;
wire   [0:0] tmp_34_fu_1185_p3;
wire  signed [31:0] r_V_2_fu_2162_p2;
wire  signed [31:0] tmp_37_cast_fu_1177_p1;
wire   [0:0] exitcond_flatten1_fu_1232_p2;
wire   [7:0] ii8_fu_1245_p2;
wire   [15:0] tmp_21_mid1_fu_1251_p1;
wire  signed [15:0] h_V_mid1_fu_1255_p2;
wire  signed [31:0] r_V_16_mid1_fu_2175_p2;
wire  signed [16:0] lhs_V_10_cast_mid1_fu_1272_p1;
wire   [0:0] slt3_fu_1282_p2;
wire   [0:0] rev3_fu_1287_p2;
wire   [21:0] tmp4_mid2_v_v_v_v_fu_2182_p2;
wire   [20:0] tmp_38_cast_fu_2169_p2;
wire   [15:0] tmp_34_mid_fu_1316_p2;
wire   [0:0] tmp2_mid_fu_1336_p2;
wire   [0:0] tmp_63_fu_1328_p3;
wire   [0:0] brmerge1_mid_fu_1341_p2;
wire   [0:0] brmerge1_fu_1210_p2;
(* use_dsp48 = "no" *) wire   [31:0] tmp3_mid_fu_1355_p2;
(* use_dsp48 = "no" *) wire   [31:0] tmp3_fu_1216_p2;
wire   [0:0] exitcond1_fu_1367_p2;
wire   [7:0] i_op_assign_9_mid_fu_1237_p3;
wire   [0:0] exitcond3_mid1_fu_1372_p3;
wire   [0:0] tmp_36_fu_1385_p2;
wire   [7:0] jj_fu_1379_p2;
wire   [15:0] tmp_33_mid1_fu_1399_p1;
(* use_dsp48 = "no" *) wire  signed [15:0] w_V_mid1_fu_1403_p2;
wire   [15:0] h_V_mid2_fu_1260_p3;
wire   [20:0] tmp_38_cast_mid1_fu_2195_p2;
wire   [20:0] tmp_38_cast_mid_fu_1321_p3;
wire   [15:0] tmp_34_mid1_fu_1408_p2;
wire  signed [16:0] tmp_36_cast_mid1_fu_1414_p1;
wire   [0:0] slt4_fu_1441_p2;
wire   [0:0] tmp_42_not_mid2_fu_1293_p3;
wire   [0:0] rev4_fu_1446_p2;
wire   [0:0] tmp2_mid1_fu_1452_p2;
wire   [0:0] tmp_64_fu_1433_p3;
wire   [0:0] brmerge1_mid1_fu_1458_p2;
wire   [0:0] brmerge1_mid3_fu_1347_p3;
wire   [31:0] r_V_16_mid2_fu_1276_p3;
wire  signed [31:0] tmp_37_cast_mid1_fu_1418_p1;
wire   [31:0] tmp3_mid1_fu_1472_p2;
wire   [31:0] tmp3_cast_mid236_v_fu_1359_p3;
wire   [31:0] tmp3_cast_mid2_v_fu_1478_p3;
wire   [29:0] r_V_10_fu_2201_p2;
wire   [15:0] r_V_11_fu_1505_p0;
wire   [29:0] r_V_11_fu_1505_p1;
wire   [44:0] r_V_11_fu_1505_p2;
wire   [45:0] r_V_15_cast_fu_1510_p1;
wire  signed [45:0] tmp3_cast_mid2_fu_1486_p1;
wire   [45:0] tmp_38_fu_1514_p2;
wire  signed [46:0] tmp_46_cast_cast_fu_1520_p1;
wire   [20:0] tmp_48_cast_fu_1529_p1;
wire   [20:0] tmp_38_cast_mid2_fu_1426_p3;
wire   [20:0] tmp5_fu_1533_p2;
wire   [44:0] grp_fu_2188_p3;
wire   [44:0] tmp5_cast_fu_1539_p1;
(* use_dsp48 = "no" *) wire   [44:0] tmp_39_fu_1543_p2;
wire   [45:0] tmp_51_cast_cast_fu_1548_p1;
wire   [21:0] indvar_flatten_op_fu_1557_p2;
wire  signed [15:0] p_Result_5_1_fu_1604_p4;
wire  signed [15:0] p_Result_6_1_fu_1614_p4;
wire  signed [31:0] r_V_29_3_fu_2231_p2;
wire  signed [31:0] r_V_29_5_fu_2247_p2;
wire  signed [31:0] r_V_29_7_fu_2263_p2;
wire  signed [32:0] grp_fu_2213_p3;
wire  signed [32:0] grp_fu_2222_p3;
wire  signed [33:0] tmp7_cast_fu_1806_p1;
wire  signed [33:0] tmp8_cast_fu_1809_p1;
wire   [33:0] tmp6_fu_1812_p2;
wire  signed [32:0] grp_fu_2238_p3;
wire  signed [32:0] grp_fu_2254_p3;
wire  signed [33:0] tmp10_cast_fu_1822_p1;
wire  signed [33:0] tmp11_cast_fu_1825_p1;
wire   [33:0] tmp9_fu_1828_p2;
wire  signed [34:0] tmp6_cast_fu_1818_p1;
wire  signed [34:0] tmp9_cast_fu_1834_p1;
wire   [34:0] tmp_40_fu_1838_p2;
wire  signed [39:0] p_cast_fu_1844_p1;
wire   [31:0] tmp12_fu_1854_p2;
wire   [44:0] tmp12_cast_fu_1858_p1;
wire   [44:0] tmp_35_fu_1862_p2;
wire   [45:0] tmp_40_cast_cast_fu_1867_p1;
wire   [31:0] indvar_flatten47_op_fu_1881_p2;
wire   [0:0] tmp_41_fu_1904_p3;
wire   [0:0] r_V_3_fu_1912_p2;
wire   [39:0] p_s_fu_1917_p3;
wire   [39:0] r_V_13_fu_1925_p2;
wire   [24:0] tmp_42_fu_1930_p4;
wire   [0:0] icmp_fu_1940_p2;
wire   [0:0] tmp_23_fu_1946_p2;
wire   [0:0] tmp_32_fu_1960_p2;
wire   [39:0] p_cast_35_fu_1952_p3;
wire   [39:0] p_0247_1_fu_1966_p3;
wire   [7:0] tmp_44_fu_1982_p1;
wire   [0:0] tmp_43_fu_1978_p2;
wire   [7:0] tmp_45_fu_1985_p1;
wire   [7:0] tmp_46_fu_1988_p2;
wire   [7:0] tmp_47_fu_1994_p3;
wire   [7:0] tmp_49_fu_2010_p3;
wire   [7:0] tmp_48_fu_2002_p3;
wire   [7:0] tmp_50_fu_2018_p2;
wire  signed [127:0] loc_V_fu_1974_p1;
wire   [127:0] tmp_51_fu_2024_p1;
wire   [127:0] tmp_54_fu_2036_p2;
reg   [127:0] tmp_55_fu_2042_p4;
wire   [127:0] tmp_52_fu_2028_p1;
wire   [127:0] tmp_53_fu_2032_p1;
wire   [127:0] tmp_57_fu_2060_p2;
wire   [127:0] tmp_58_fu_2066_p2;
wire   [127:0] p_demorgan_fu_2072_p2;
wire   [127:0] tmp_59_fu_2078_p2;
wire   [127:0] tmp_56_fu_2052_p3;
wire   [127:0] tmp_60_fu_2084_p2;
wire   [127:0] tmp_61_fu_2089_p2;
wire   [7:0] bound_fu_2101_p0;
wire   [13:0] bound_fu_2101_p1;
wire   [7:0] bound4_fu_2108_p0;
wire   [21:0] bound4_fu_2108_p1;
wire   [15:0] bound1_fu_2114_p0;
wire   [15:0] bound1_fu_2114_p1;
wire   [15:0] r_V_8_fu_2121_p0;
wire   [15:0] r_V_8_fu_2121_p1;
wire   [15:0] r_V_4_mid2_v_v_fu_2126_p0;
wire   [12:0] r_V_4_mid2_v_v_fu_2126_p1;
wire   [13:0] r_V_13_mid2_v_v_v_v_fu_2132_p0;
wire   [15:0] r_V_13_mid2_v_v_v_v_fu_2132_p1;
wire   [7:0] grp_fu_2138_p0;
wire  signed [15:0] grp_fu_2138_p1;
wire   [7:0] grp_fu_2138_p2;
wire   [7:0] tmp_25_fu_2144_p1;
wire   [15:0] r_V_8_mid1_fu_2150_p0;
wire   [15:0] r_V_8_mid1_fu_2150_p1;
wire   [7:0] tmp_27_mid1_fu_2156_p0;
wire   [15:0] r_V_2_fu_2162_p1;
wire   [7:0] tmp_38_cast_fu_2169_p0;
wire   [13:0] tmp_38_cast_fu_2169_p1;
wire   [15:0] r_V_16_mid1_fu_2175_p1;
wire   [7:0] tmp4_mid2_v_v_v_v_fu_2182_p0;
wire   [13:0] tmp4_mid2_v_v_v_v_fu_2182_p1;
wire   [21:0] grp_fu_2188_p0;
wire   [7:0] grp_fu_2188_p1;
wire   [7:0] tmp_38_cast_mid1_fu_2195_p0;
wire   [13:0] tmp_38_cast_mid1_fu_2195_p1;
wire   [15:0] r_V_10_fu_2201_p0;
wire   [13:0] r_V_10_fu_2201_p1;
reg    grp_fu_762_ap_start;
wire    grp_fu_762_ap_done;
reg    grp_fu_812_ap_start;
wire    grp_fu_812_ap_done;
reg   [42:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [31:0] bound1_fu_2114_p00;
wire   [31:0] bound1_fu_2114_p10;
wire   [47:0] bound2_fu_920_p00;
wire   [47:0] bound2_fu_920_p10;
wire   [29:0] bound4_fu_2108_p00;
wire   [29:0] bound4_fu_2108_p10;
wire   [21:0] bound_fu_2101_p00;
wire   [21:0] bound_fu_2101_p10;
wire   [29:0] grp_fu_2188_p00;
wire   [18:0] grp_fu_762_p10;
wire   [18:0] grp_fu_812_p10;
wire   [29:0] r_V_10_fu_2201_p10;
wire   [44:0] r_V_11_fu_1505_p10;
wire   [44:0] r_V_13_mid2_fu_1013_p10;
wire   [37:0] r_V_13_mid2_v_v_fu_1004_p10;
wire   [29:0] r_V_13_mid2_v_v_v_v_fu_2132_p10;
wire   [44:0] r_V_4_mid2_fu_988_p10;
wire   [28:0] r_V_4_mid2_v_v_fu_2126_p10;
wire   [31:0] r_V_8_fu_2121_p00;
wire   [31:0] r_V_8_mid1_fu_2150_p10;
wire   [21:0] tmp4_mid2_v_v_v_v_fu_2182_p00;
wire   [20:0] tmp_38_cast_fu_2169_p00;
wire   [20:0] tmp_38_cast_mid1_fu_2195_p00;
reg    ap_condition_752;
reg    ap_condition_766;

// power-on initialization
initial begin
#0 ap_CS_fsm = 43'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_reg_ioackin_gmem_ARREADY = 1'b0;
#0 ap_reg_ioackin_gmem_AWREADY = 1'b0;
#0 ap_reg_ioackin_gmem_WREADY = 1'b0;
end

Conv_AXILiteS_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_AXILITES_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_AXILITES_DATA_WIDTH ))
Conv_AXILiteS_s_axi_U(
    .AWVALID(s_axi_AXILiteS_AWVALID),
    .AWREADY(s_axi_AXILiteS_AWREADY),
    .AWADDR(s_axi_AXILiteS_AWADDR),
    .WVALID(s_axi_AXILiteS_WVALID),
    .WREADY(s_axi_AXILiteS_WREADY),
    .WDATA(s_axi_AXILiteS_WDATA),
    .WSTRB(s_axi_AXILiteS_WSTRB),
    .ARVALID(s_axi_AXILiteS_ARVALID),
    .ARREADY(s_axi_AXILiteS_ARREADY),
    .ARADDR(s_axi_AXILiteS_ARADDR),
    .RVALID(s_axi_AXILiteS_RVALID),
    .RREADY(s_axi_AXILiteS_RREADY),
    .RDATA(s_axi_AXILiteS_RDATA),
    .RRESP(s_axi_AXILiteS_RRESP),
    .BVALID(s_axi_AXILiteS_BVALID),
    .BREADY(s_axi_AXILiteS_BREADY),
    .BRESP(s_axi_AXILiteS_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle),
    .CHin_V(CHin_V),
    .Hin_V(Hin_V),
    .Win_V(Win_V),
    .CHout_V(CHout_V),
    .Kx_V(Kx_V),
    .Ky_V(Ky_V),
    .Sx_V(Sx_V),
    .Sy_V(Sy_V),
    .mode_V(mode_V),
    .relu_en_V(relu_en_V),
    .feature_in_V(feature_in_V),
    .feature_in_precision_V(feature_in_precision_V),
    .W_V(W_V),
    .W_precision_V(W_precision_V),
    .feature_out_V(feature_out_V),
    .feature_out_precision_V(feature_out_precision_V)
);

Conv_gmem_m_axi #(
    .CONSERVATIVE( 0 ),
    .USER_DW( 128 ),
    .USER_AW( 32 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM_CACHE_VALUE ))
Conv_gmem_m_axi_U(
    .AWVALID(m_axi_gmem_AWVALID),
    .AWREADY(m_axi_gmem_AWREADY),
    .AWADDR(m_axi_gmem_AWADDR),
    .AWID(m_axi_gmem_AWID),
    .AWLEN(m_axi_gmem_AWLEN),
    .AWSIZE(m_axi_gmem_AWSIZE),
    .AWBURST(m_axi_gmem_AWBURST),
    .AWLOCK(m_axi_gmem_AWLOCK),
    .AWCACHE(m_axi_gmem_AWCACHE),
    .AWPROT(m_axi_gmem_AWPROT),
    .AWQOS(m_axi_gmem_AWQOS),
    .AWREGION(m_axi_gmem_AWREGION),
    .AWUSER(m_axi_gmem_AWUSER),
    .WVALID(m_axi_gmem_WVALID),
    .WREADY(m_axi_gmem_WREADY),
    .WDATA(m_axi_gmem_WDATA),
    .WSTRB(m_axi_gmem_WSTRB),
    .WLAST(m_axi_gmem_WLAST),
    .WID(m_axi_gmem_WID),
    .WUSER(m_axi_gmem_WUSER),
    .ARVALID(m_axi_gmem_ARVALID),
    .ARREADY(m_axi_gmem_ARREADY),
    .ARADDR(m_axi_gmem_ARADDR),
    .ARID(m_axi_gmem_ARID),
    .ARLEN(m_axi_gmem_ARLEN),
    .ARSIZE(m_axi_gmem_ARSIZE),
    .ARBURST(m_axi_gmem_ARBURST),
    .ARLOCK(m_axi_gmem_ARLOCK),
    .ARCACHE(m_axi_gmem_ARCACHE),
    .ARPROT(m_axi_gmem_ARPROT),
    .ARQOS(m_axi_gmem_ARQOS),
    .ARREGION(m_axi_gmem_ARREGION),
    .ARUSER(m_axi_gmem_ARUSER),
    .RVALID(m_axi_gmem_RVALID),
    .RREADY(m_axi_gmem_RREADY),
    .RDATA(m_axi_gmem_RDATA),
    .RLAST(m_axi_gmem_RLAST),
    .RID(m_axi_gmem_RID),
    .RUSER(m_axi_gmem_RUSER),
    .RRESP(m_axi_gmem_RRESP),
    .BVALID(m_axi_gmem_BVALID),
    .BREADY(m_axi_gmem_BREADY),
    .BRESP(m_axi_gmem_BRESP),
    .BID(m_axi_gmem_BID),
    .BUSER(m_axi_gmem_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(gmem_ARVALID),
    .I_ARREADY(gmem_ARREADY),
    .I_ARADDR(gmem_ARADDR),
    .I_ARID(1'd0),
    .I_ARLEN(32'd1),
    .I_ARSIZE(3'd0),
    .I_ARLOCK(2'd0),
    .I_ARCACHE(4'd0),
    .I_ARQOS(4'd0),
    .I_ARPROT(3'd0),
    .I_ARUSER(1'd0),
    .I_ARBURST(2'd0),
    .I_ARREGION(4'd0),
    .I_RVALID(gmem_RVALID),
    .I_RREADY(gmem_RREADY),
    .I_RDATA(gmem_RDATA),
    .I_RID(gmem_RID),
    .I_RUSER(gmem_RUSER),
    .I_RRESP(gmem_RRESP),
    .I_RLAST(gmem_RLAST),
    .I_AWVALID(gmem_AWVALID),
    .I_AWREADY(gmem_AWREADY),
    .I_AWADDR(gmem_addr_reg_2796),
    .I_AWID(1'd0),
    .I_AWLEN(32'd1),
    .I_AWSIZE(3'd0),
    .I_AWLOCK(2'd0),
    .I_AWCACHE(4'd0),
    .I_AWQOS(4'd0),
    .I_AWPROT(3'd0),
    .I_AWUSER(1'd0),
    .I_AWBURST(2'd0),
    .I_AWREGION(4'd0),
    .I_WVALID(gmem_WVALID),
    .I_WREADY(gmem_WREADY),
    .I_WDATA(p_Result_s_reg_2808),
    .I_WID(1'd0),
    .I_WUSER(1'd0),
    .I_WLAST(1'b0),
    .I_WSTRB(16'd65535),
    .I_BVALID(gmem_BVALID),
    .I_BREADY(gmem_BREADY),
    .I_BRESP(gmem_BRESP),
    .I_BID(gmem_BID),
    .I_BUSER(gmem_BUSER)
);

Conv_sdiv_19s_9nsbkb #(
    .ID( 1 ),
    .NUM_STAGE( 23 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 16 ))
Conv_sdiv_19s_9nsbkb_U1(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .start(grp_fu_762_ap_start),
    .done(grp_fu_762_ap_done),
    .din0(grp_fu_762_p0),
    .din1(grp_fu_762_p1),
    .ce(1'b1),
    .dout(grp_fu_762_p2)
);

Conv_sdiv_19s_9nsbkb #(
    .ID( 1 ),
    .NUM_STAGE( 23 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 16 ))
Conv_sdiv_19s_9nsbkb_U2(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .start(grp_fu_812_ap_start),
    .done(grp_fu_812_ap_done),
    .din0(grp_fu_812_p0),
    .din1(grp_fu_812_p1),
    .ce(1'b1),
    .dout(grp_fu_812_p2)
);

Conv_mul_mul_8ns_cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 22 ))
Conv_mul_mul_8ns_cud_U3(
    .din0(bound_fu_2101_p0),
    .din1(bound_fu_2101_p1),
    .dout(bound_fu_2101_p2)
);

Conv_mul_mul_8ns_dEe #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 22 ),
    .dout_WIDTH( 30 ))
Conv_mul_mul_8ns_dEe_U4(
    .din0(bound4_fu_2108_p0),
    .din1(bound4_fu_2108_p1),
    .dout(bound4_fu_2108_p2)
);

Conv_mul_mul_16nseOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
Conv_mul_mul_16nseOg_U5(
    .din0(bound1_fu_2114_p0),
    .din1(bound1_fu_2114_p1),
    .dout(bound1_fu_2114_p2)
);

Conv_mul_mul_16nseOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
Conv_mul_mul_16nseOg_U6(
    .din0(r_V_8_fu_2121_p0),
    .din1(r_V_8_fu_2121_p1),
    .dout(r_V_8_fu_2121_p2)
);

Conv_mul_mul_16nsfYi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 29 ))
Conv_mul_mul_16nsfYi_U7(
    .din0(r_V_4_mid2_v_v_fu_2126_p0),
    .din1(r_V_4_mid2_v_v_fu_2126_p1),
    .dout(r_V_4_mid2_v_v_fu_2126_p2)
);

Conv_mul_mul_14nsg8j #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 30 ))
Conv_mul_mul_14nsg8j_U8(
    .din0(r_V_13_mid2_v_v_v_v_fu_2132_p0),
    .din1(r_V_13_mid2_v_v_v_v_fu_2132_p1),
    .dout(r_V_13_mid2_v_v_v_v_fu_2132_p2)
);

Conv_mac_mul_sub_hbi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
Conv_mac_mul_sub_hbi_U9(
    .din0(grp_fu_2138_p0),
    .din1(grp_fu_2138_p1),
    .din2(grp_fu_2138_p2),
    .dout(grp_fu_2138_p3)
);

Conv_mul_mul_16s_ibs #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
Conv_mul_mul_16s_ibs_U10(
    .din0(i_op_assign_6_reg_400),
    .din1(tmp_25_fu_2144_p1),
    .dout(tmp_25_fu_2144_p2)
);

Conv_mul_mul_16nseOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
Conv_mul_mul_16nseOg_U11(
    .din0(r_V_8_mid1_fu_2150_p0),
    .din1(r_V_8_mid1_fu_2150_p1),
    .dout(r_V_8_mid1_fu_2150_p2)
);

Conv_mul_mul_8ns_jbC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
Conv_mul_mul_8ns_jbC_U12(
    .din0(tmp_27_mid1_fu_2156_p0),
    .din1(i_fu_1076_p2),
    .dout(tmp_27_mid1_fu_2156_p2)
);

Conv_mul_mul_16s_kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
Conv_mul_mul_16s_kbM_U13(
    .din0(h_V_fu_1134_p2),
    .din1(r_V_2_fu_2162_p1),
    .dout(r_V_2_fu_2162_p2)
);

Conv_mul_mul_8ns_lbW #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 21 ))
Conv_mul_mul_8ns_lbW_U14(
    .din0(tmp_38_cast_fu_2169_p0),
    .din1(tmp_38_cast_fu_2169_p1),
    .dout(tmp_38_cast_fu_2169_p2)
);

Conv_mul_mul_16s_kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
Conv_mul_mul_16s_kbM_U15(
    .din0(h_V_mid1_fu_1255_p2),
    .din1(r_V_16_mid1_fu_2175_p1),
    .dout(r_V_16_mid1_fu_2175_p2)
);

Conv_mul_mul_8ns_cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 22 ))
Conv_mul_mul_8ns_cud_U16(
    .din0(tmp4_mid2_v_v_v_v_fu_2182_p0),
    .din1(tmp4_mid2_v_v_v_v_fu_2182_p1),
    .dout(tmp4_mid2_v_v_v_v_fu_2182_p2)
);

Conv_mac_muladd_2mb6 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 22 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 45 ),
    .dout_WIDTH( 45 ))
Conv_mac_muladd_2mb6_U17(
    .din0(grp_fu_2188_p0),
    .din1(grp_fu_2188_p1),
    .din2(r_V_13_mid2_reg_2561),
    .dout(grp_fu_2188_p3)
);

Conv_mul_mul_8ns_lbW #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 21 ))
Conv_mul_mul_8ns_lbW_U18(
    .din0(tmp_38_cast_mid1_fu_2195_p0),
    .din1(tmp_38_cast_mid1_fu_2195_p1),
    .dout(tmp_38_cast_mid1_fu_2195_p2)
);

Conv_mul_mul_16nsncg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 30 ))
Conv_mul_mul_16nsncg_U19(
    .din0(r_V_10_fu_2201_p0),
    .din1(r_V_10_fu_2201_p1),
    .dout(r_V_10_fu_2201_p2)
);

Conv_mul_mul_16s_ocq #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
Conv_mul_mul_16s_ocq_U20(
    .din0(p_Result_5_1_fu_1604_p4),
    .din1(p_Result_6_1_fu_1614_p4),
    .dout(r_V_29_1_fu_2207_p2)
);

Conv_mac_muladd_1pcA #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 33 ))
Conv_mac_muladd_1pcA_U21(
    .din0(tmp_65_reg_2701),
    .din1(tmp_66_reg_2706),
    .din2(r_V_29_1_reg_2711),
    .dout(grp_fu_2213_p3)
);

Conv_mac_muladd_1pcA #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 33 ))
Conv_mac_muladd_1pcA_U22(
    .din0(p_Result_5_2_reg_2716),
    .din1(p_Result_6_2_reg_2721),
    .din2(r_V_29_3_fu_2231_p2),
    .dout(grp_fu_2222_p3)
);

Conv_mul_mul_16s_ocq #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
Conv_mul_mul_16s_ocq_U23(
    .din0(p_Result_5_3_reg_2726),
    .din1(p_Result_6_3_reg_2731),
    .dout(r_V_29_3_fu_2231_p2)
);

Conv_mac_muladd_1pcA #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 33 ))
Conv_mac_muladd_1pcA_U24(
    .din0(p_Result_5_4_reg_2736),
    .din1(p_Result_6_4_reg_2741),
    .din2(r_V_29_5_fu_2247_p2),
    .dout(grp_fu_2238_p3)
);

Conv_mul_mul_16s_ocq #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
Conv_mul_mul_16s_ocq_U25(
    .din0(p_Result_5_5_reg_2746),
    .din1(p_Result_6_5_reg_2751),
    .dout(r_V_29_5_fu_2247_p2)
);

Conv_mac_muladd_1pcA #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 33 ))
Conv_mac_muladd_1pcA_U26(
    .din0(p_Result_5_6_reg_2756),
    .din1(p_Result_6_6_reg_2761),
    .din2(r_V_29_7_fu_2263_p2),
    .dout(grp_fu_2254_p3)
);

Conv_mul_mul_16s_ocq #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
Conv_mul_mul_16s_ocq_U27(
    .din0(p_Result_5_7_reg_2766),
    .din1(p_Result_6_7_reg_2771),
    .dout(r_V_29_7_fu_2263_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state26) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state25)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state26)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state26);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end else if ((1'b1 == ap_CS_fsm_state25)) begin
            ap_enable_reg_pp0_iter5 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ioackin_gmem_ARREADY <= 1'b0;
    end else begin
        if ((((ap_sig_ioackin_gmem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state39)) | ((ap_predicate_op394_readreq_state28 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_predicate_op389_readreq_state27 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
            ap_reg_ioackin_gmem_ARREADY <= 1'b0;
        end else if ((((gmem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state39)) | ((1'b0 == ap_block_pp0_stage0_01001) & (ap_predicate_op394_readreq_state28 == 1'b1) & (gmem_ARREADY == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_01001) & (ap_predicate_op389_readreq_state27 == 1'b1) & (gmem_ARREADY == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
            ap_reg_ioackin_gmem_ARREADY <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ioackin_gmem_AWREADY <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state47)) begin
            if ((ap_sig_ioackin_gmem_AWREADY == 1'b1)) begin
                ap_reg_ioackin_gmem_AWREADY <= 1'b0;
            end else if ((gmem_AWREADY == 1'b1)) begin
                ap_reg_ioackin_gmem_AWREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ioackin_gmem_WREADY <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state48)) begin
            if ((ap_sig_ioackin_gmem_WREADY == 1'b1)) begin
                ap_reg_ioackin_gmem_WREADY <= 1'b0;
            end else if ((gmem_WREADY == 1'b1)) begin
                ap_reg_ioackin_gmem_WREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (((gmem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state53))) begin
        i_op_assign_6_reg_400 <= i_op_assign_6_mid2_reg_2611;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        i_op_assign_6_reg_400 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten3_reg_2631 == 1'd0))) begin
        i_op_assign_7_reg_434 <= tmp4_mid2_v_v_v_v_v_s_reg_2640;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        i_op_assign_7_reg_434 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((gmem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state53))) begin
        i_op_assign_8_reg_412 <= j_reg_2786;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        i_op_assign_8_reg_412 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten3_reg_2631 == 1'd0))) begin
        i_op_assign_9_reg_456 <= i_op_assign_9_mid2_reg_2654;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        i_op_assign_9_reg_456 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten3_reg_2631 == 1'd0))) begin
        i_op_assign_reg_479 <= cin_reg_2680;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        i_op_assign_reg_479 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((gmem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state53))) begin
        i_op_assign_s_reg_377 <= r_V_4_mid2_v_v_v_v_v_reg_2546;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        i_op_assign_s_reg_377 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((gmem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state53))) begin
        indvar_flatten1_reg_366 <= indvar_flatten_next2_reg_2533;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        indvar_flatten1_reg_366 <= 48'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((gmem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state53))) begin
        indvar_flatten2_reg_388 <= indvar_flatten_next1_reg_2791;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        indvar_flatten2_reg_388 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten3_reg_2631 == 1'd0))) begin
        indvar_flatten3_reg_423 <= indvar_flatten_next3_reg_2635;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        indvar_flatten3_reg_423 <= 30'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten3_reg_2631 == 1'd0))) begin
        indvar_flatten_reg_445 <= indvar_flatten_next_reg_2669;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        indvar_flatten_reg_445 <= 22'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (exitcond_flatten3_reg_2631_pp0_iter5_reg == 1'd0))) begin
        p_0807_2_reg_467 <= sum_V_7_fu_1848_p2;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        p_0807_2_reg_467 <= 40'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        CHin_div_K_V_reg_2329 <= {{r_V_1_tr_fu_546_p2[16:3]}};
        CHout_V_read_reg_2298 <= CHout_V;
        Hin_V_read_reg_2309 <= Hin_V;
        Kx_V_read_reg_2291 <= Kx_V;
        Ky_V_read_reg_2285 <= Ky_V;
        Sx_V_read_reg_2280 <= Sx_V;
        Sy_V_read_reg_2275 <= Sy_V;
        Win_V_read_reg_2303 <= Win_V;
        lhs_V_5_cast_reg_2353[15 : 0] <= lhs_V_5_cast_fu_730_p1[15 : 0];
        lhs_V_7_cast_reg_2370[15 : 0] <= lhs_V_7_cast_fu_780_p1[15 : 0];
        out_truncate_V_reg_2338 <= out_truncate_V_fu_580_p2;
        p_1_reg_2343 <= p_1_fu_702_p3;
        p_2_reg_2348 <= p_2_fu_710_p3;
        relu_en_V_read_reg_2270 <= relu_en_V;
        tmp_1_reg_2319 <= {{W_V[31:4]}};
        tmp_2_reg_2324 <= {{feature_in_V[31:4]}};
        tmp_reg_2314 <= {{feature_out_V[31:4]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        Hi_assign_cast_mid2_s_reg_2594[6 : 4] <= Hi_assign_cast_mid2_s_fu_1058_p2[6 : 4];
        Lo_assign_cast_mid2_s_reg_2588[6 : 4] <= Lo_assign_cast_mid2_s_fu_1051_p3[6 : 4];
        i_op_assign_10_cast_reg_2616[15 : 0] <= i_op_assign_10_cast_fu_1110_p1[15 : 0];
        i_op_assign_6_mid2_reg_2611 <= i_op_assign_6_mid2_fu_1103_p3;
        r_V_8_mid2_reg_2600 <= r_V_8_mid2_fu_1086_p3;
        rev_reg_2626 <= rev_fu_1124_p2;
        tmp_28_mid2_reg_2605 <= tmp_28_mid2_fu_1098_p2;
        tmp_37_cast_mid_reg_2621 <= tmp_37_cast_mid_fu_1116_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (brmerge1_mid2_fu_1464_p3 == 1'd0) & (exitcond_flatten3_fu_1221_p2 == 1'd0))) begin
        W_V4_sum_reg_2664 <= W_V4_sum_fu_1552_p2;
        feature_in_V2_sum_reg_2659 <= feature_in_V2_sum_fu_1524_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        Wout_V_reg_2401 <= Wout_V_fu_831_p2;
        bound1_reg_2505 <= bound1_fu_2114_p2;
        bound2_reg_2510 <= bound2_fu_920_p2;
        bound4_reg_2500 <= bound4_fu_2108_p2;
        bound_reg_2495 <= bound_fu_2101_p2;
        exitcond2_mid_reg_2515 <= exitcond2_mid_fu_926_p2;
        exitcond3_mid_reg_2520 <= exitcond3_mid_fu_932_p2;
        rhs_V_10_cast1_cast_reg_2474[7 : 0] <= rhs_V_10_cast1_cast_fu_889_p1[7 : 0];
        rhs_V_10_cast_cast_reg_2479[7 : 0] <= rhs_V_10_cast_cast_fu_892_p1[7 : 0];
        rhs_V_11_cast_reg_2484[7 : 0] <= rhs_V_11_cast_fu_895_p1[7 : 0];
        rhs_V_12_cast1_cast_reg_2416[13 : 0] <= rhs_V_12_cast1_cast_fu_853_p1[13 : 0];
        rhs_V_12_cast_cast_reg_2421[13 : 0] <= rhs_V_12_cast_cast_fu_856_p1[13 : 0];
        rhs_V_1_reg_2458[15 : 0] <= rhs_V_1_fu_880_p1[15 : 0];
        rhs_V_2_cast1_reg_2431[15 : 0] <= rhs_V_2_cast1_fu_862_p1[15 : 0];
        rhs_V_2_cast_cast_reg_2437[15 : 0] <= rhs_V_2_cast_cast_fu_866_p1[15 : 0];
        rhs_V_5_cast_reg_2442[15 : 0] <= rhs_V_5_cast_fu_870_p1[15 : 0];
        rhs_V_8_cast_reg_2464[15 : 0] <= rhs_V_8_cast_fu_883_p1[15 : 0];
        rhs_V_9_cast_reg_2469[15 : 0] <= rhs_V_9_cast_fu_886_p1[15 : 0];
        tmp_10_reg_2426[4 : 0] <= tmp_10_fu_859_p1[4 : 0];
        tmp_11_cast_reg_2396[27 : 0] <= tmp_11_cast_fu_824_p1[27 : 0];
        tmp_18_reg_2447[7 : 0] <= tmp_18_fu_874_p1[7 : 0];
        tmp_19_reg_2453[7 : 0] <= tmp_19_fu_877_p1[7 : 0];
        tmp_20_reg_2489[13 : 0] <= tmp_20_fu_898_p1[13 : 0];
        tmp_6_cast_reg_2391[27 : 0] <= tmp_6_cast_fu_821_p1[27 : 0];
        tmp_7_reg_2411[7 : 0] <= tmp_7_fu_850_p1[7 : 0];
        tmp_cast_reg_2386[27 : 0] <= tmp_cast_fu_818_p1[27 : 0];
        tmp_s_reg_2406[7 : 0] <= tmp_s_fu_847_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten3_fu_1221_p2 == 1'd0))) begin
        brmerge1_mid2_reg_2650 <= brmerge1_mid2_fu_1464_p3;
        i_op_assign_mid2_reg_2645 <= i_op_assign_mid2_fu_1391_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        brmerge1_mid2_reg_2650_pp0_iter1_reg <= brmerge1_mid2_reg_2650;
        brmerge1_mid2_reg_2650_pp0_iter2_reg <= brmerge1_mid2_reg_2650_pp0_iter1_reg;
        brmerge1_mid2_reg_2650_pp0_iter3_reg <= brmerge1_mid2_reg_2650_pp0_iter2_reg;
        brmerge1_mid2_reg_2650_pp0_iter4_reg <= brmerge1_mid2_reg_2650_pp0_iter3_reg;
        exitcond_flatten3_reg_2631 <= exitcond_flatten3_fu_1221_p2;
        exitcond_flatten3_reg_2631_pp0_iter1_reg <= exitcond_flatten3_reg_2631;
        exitcond_flatten3_reg_2631_pp0_iter2_reg <= exitcond_flatten3_reg_2631_pp0_iter1_reg;
        exitcond_flatten3_reg_2631_pp0_iter3_reg <= exitcond_flatten3_reg_2631_pp0_iter2_reg;
        exitcond_flatten3_reg_2631_pp0_iter4_reg <= exitcond_flatten3_reg_2631_pp0_iter3_reg;
        exitcond_flatten3_reg_2631_pp0_iter5_reg <= exitcond_flatten3_reg_2631_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (exitcond_flatten3_reg_2631 == 1'd0))) begin
        cin_reg_2680 <= cin_fu_1581_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_op405_read_state34 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        dat_V_reg_2691 <= gmem_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state24) & (exitcond_flatten2_fu_941_p2 == 1'd0))) begin
        exitcond2_mid1_reg_2566 <= exitcond2_mid1_fu_1023_p3;
        exitcond_flatten_reg_2538 <= exitcond_flatten_fu_952_p2;
        i_op_assign_8_mid2_reg_2573 <= i_op_assign_8_mid2_fu_1036_p3;
        r_V_13_mid2_reg_2561 <= r_V_13_mid2_fu_1013_p2;
        r_V_4_mid2_reg_2551 <= r_V_4_mid2_fu_988_p2;
        r_V_4_mid2_v_v_v_v_v_reg_2546 <= r_V_4_mid2_v_v_v_v_v_fu_963_p3;
        tmp_24_reg_2556 <= tmp_24_fu_993_p1;
        tmp_29_reg_2579 <= grp_fu_2138_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        feature_out_V6_sum_reg_2781 <= feature_out_V6_sum_fu_1871_p2;
        indvar_flatten_next1_reg_2791 <= indvar_flatten_next1_fu_1887_p3;
        j_reg_2786 <= j_fu_1876_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_sig_ioackin_gmem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state39))) begin
        gmem_addr_reg_2796 <= feature_out_V6_sum_c_fu_1894_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (exitcond_flatten3_fu_1221_p2 == 1'd0))) begin
        i_op_assign_9_mid2_reg_2654 <= i_op_assign_9_mid2_fu_1490_p3;
        indvar_flatten_next_reg_2669 <= indvar_flatten_next_fu_1563_p3;
        tmp4_mid2_v_v_v_v_v_s_reg_2640 <= tmp4_mid2_v_v_v_v_v_s_fu_1301_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        indvar_flatten_next2_reg_2533 <= indvar_flatten_next2_fu_946_p2;
        r_V_8_reg_2525 <= r_V_8_fu_2121_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        indvar_flatten_next3_reg_2635 <= indvar_flatten_next3_fu_1226_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten3_reg_2631_pp0_iter4_reg == 1'd0))) begin
        p_Result_5_2_reg_2716 <= {{ap_phi_mux_p_Val2_1_phi_fu_505_p4[47:32]}};
        p_Result_5_3_reg_2726 <= {{ap_phi_mux_p_Val2_1_phi_fu_505_p4[63:48]}};
        p_Result_5_4_reg_2736 <= {{ap_phi_mux_p_Val2_1_phi_fu_505_p4[79:64]}};
        p_Result_5_5_reg_2746 <= {{ap_phi_mux_p_Val2_1_phi_fu_505_p4[95:80]}};
        p_Result_5_6_reg_2756 <= {{ap_phi_mux_p_Val2_1_phi_fu_505_p4[111:96]}};
        p_Result_5_7_reg_2766 <= {{ap_phi_mux_p_Val2_1_phi_fu_505_p4[127:112]}};
        p_Result_6_2_reg_2721 <= {{ap_phi_mux_p_Val2_2_phi_fu_494_p4[47:32]}};
        p_Result_6_3_reg_2731 <= {{ap_phi_mux_p_Val2_2_phi_fu_494_p4[63:48]}};
        p_Result_6_4_reg_2741 <= {{ap_phi_mux_p_Val2_2_phi_fu_494_p4[79:64]}};
        p_Result_6_5_reg_2751 <= {{ap_phi_mux_p_Val2_2_phi_fu_494_p4[95:80]}};
        p_Result_6_6_reg_2761 <= {{ap_phi_mux_p_Val2_2_phi_fu_494_p4[111:96]}};
        p_Result_6_7_reg_2771 <= {{ap_phi_mux_p_Val2_2_phi_fu_494_p4[127:112]}};
        r_V_29_1_reg_2711 <= r_V_29_1_fu_2207_p2;
        tmp_65_reg_2701 <= tmp_65_fu_1596_p1;
        tmp_66_reg_2706 <= tmp_66_fu_1600_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_sig_ioackin_gmem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state47))) begin
        p_Result_s_reg_2808 <= p_Result_s_fu_2095_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((gmem_RVALID == 1'b1) & (1'b1 == ap_CS_fsm_state46))) begin
        p_Val2_s_reg_2803 <= gmem_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_op407_read_state35 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        wt_V_reg_2696 <= gmem_RDATA;
    end
end

always @ (*) begin
    if ((exitcond_flatten3_fu_1221_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state26 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state26 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_flatten2_fu_941_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state24))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (exitcond_flatten3_reg_2631 == 1'd0))) begin
        ap_phi_mux_i_op_assign_7_phi_fu_438_p4 = tmp4_mid2_v_v_v_v_v_s_reg_2640;
    end else begin
        ap_phi_mux_i_op_assign_7_phi_fu_438_p4 = i_op_assign_7_reg_434;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (exitcond_flatten3_reg_2631 == 1'd0))) begin
        ap_phi_mux_i_op_assign_9_phi_fu_460_p4 = i_op_assign_9_mid2_reg_2654;
    end else begin
        ap_phi_mux_i_op_assign_9_phi_fu_460_p4 = i_op_assign_9_reg_456;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (exitcond_flatten3_reg_2631 == 1'd0))) begin
        ap_phi_mux_i_op_assign_phi_fu_483_p4 = cin_reg_2680;
    end else begin
        ap_phi_mux_i_op_assign_phi_fu_483_p4 = i_op_assign_reg_479;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (exitcond_flatten3_reg_2631 == 1'd0))) begin
        ap_phi_mux_indvar_flatten3_phi_fu_427_p4 = indvar_flatten_next3_reg_2635;
    end else begin
        ap_phi_mux_indvar_flatten3_phi_fu_427_p4 = indvar_flatten3_reg_423;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (exitcond_flatten3_reg_2631 == 1'd0))) begin
        ap_phi_mux_indvar_flatten_phi_fu_449_p4 = indvar_flatten_next_reg_2669;
    end else begin
        ap_phi_mux_indvar_flatten_phi_fu_449_p4 = indvar_flatten_reg_445;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (brmerge1_mid2_reg_2650_pp0_iter4_reg == 1'd0) & (exitcond_flatten3_reg_2631_pp0_iter4_reg == 1'd0))) begin
        ap_phi_mux_p_Val2_1_phi_fu_505_p4 = dat_V_reg_2691;
    end else begin
        ap_phi_mux_p_Val2_1_phi_fu_505_p4 = 128'd0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (brmerge1_mid2_reg_2650_pp0_iter4_reg == 1'd0) & (exitcond_flatten3_reg_2631_pp0_iter4_reg == 1'd0))) begin
        ap_phi_mux_p_Val2_2_phi_fu_494_p4 = wt_V_reg_2696;
    end else begin
        ap_phi_mux_p_Val2_2_phi_fu_494_p4 = 128'd0;
    end
end

always @ (*) begin
    if (((exitcond_flatten2_fu_941_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state24))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((ap_reg_ioackin_gmem_ARREADY == 1'b0)) begin
        ap_sig_ioackin_gmem_ARREADY = gmem_ARREADY;
    end else begin
        ap_sig_ioackin_gmem_ARREADY = 1'b1;
    end
end

always @ (*) begin
    if ((ap_reg_ioackin_gmem_AWREADY == 1'b0)) begin
        ap_sig_ioackin_gmem_AWREADY = gmem_AWREADY;
    end else begin
        ap_sig_ioackin_gmem_AWREADY = 1'b1;
    end
end

always @ (*) begin
    if ((ap_reg_ioackin_gmem_WREADY == 1'b0)) begin
        ap_sig_ioackin_gmem_WREADY = gmem_WREADY;
    end else begin
        ap_sig_ioackin_gmem_WREADY = 1'b1;
    end
end

always @ (*) begin
    if ((ap_reg_ioackin_gmem_ARREADY == 1'b0)) begin
        if ((1'b1 == ap_CS_fsm_state39)) begin
            gmem_ARADDR = feature_out_V6_sum_c_fu_1894_p1;
        end else if ((1'b1 == ap_condition_766)) begin
            gmem_ARADDR = W_V4_sum_cast_fu_1586_p1;
        end else if ((1'b1 == ap_condition_752)) begin
            gmem_ARADDR = feature_in_V2_sum_ca_fu_1571_p1;
        end else begin
            gmem_ARADDR = 'bx;
        end
    end else begin
        gmem_ARADDR = 'bx;
    end
end

always @ (*) begin
    if ((((ap_reg_ioackin_gmem_ARREADY == 1'b0) & (1'b1 == ap_CS_fsm_state39)) | ((1'b0 == ap_block_pp0_stage0_01001) & (ap_predicate_op394_readreq_state28 == 1'b1) & (ap_reg_ioackin_gmem_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_01001) & (ap_predicate_op389_readreq_state27 == 1'b1) & (ap_reg_ioackin_gmem_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        gmem_ARVALID = 1'b1;
    end else begin
        gmem_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_ioackin_gmem_AWREADY == 1'b0) & (1'b1 == ap_CS_fsm_state47))) begin
        gmem_AWVALID = 1'b1;
    end else begin
        gmem_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((gmem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state53))) begin
        gmem_BREADY = 1'b1;
    end else begin
        gmem_BREADY = 1'b0;
    end
end

always @ (*) begin
    if ((((gmem_RVALID == 1'b1) & (1'b1 == ap_CS_fsm_state46)) | ((ap_predicate_op405_read_state34 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_predicate_op407_read_state35 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        gmem_RREADY = 1'b1;
    end else begin
        gmem_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_ioackin_gmem_WREADY == 1'b0) & (1'b1 == ap_CS_fsm_state48))) begin
        gmem_WVALID = 1'b1;
    end else begin
        gmem_WVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state39) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (brmerge1_mid2_reg_2650 == 1'd0) & (exitcond_flatten3_reg_2631 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (brmerge1_mid2_reg_2650 == 1'd0) & (exitcond_flatten3_reg_2631 == 1'd0) & (1'b0 == ap_block_pp0_stage1)))) begin
        gmem_blk_n_AR = m_axi_gmem_ARREADY;
    end else begin
        gmem_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        gmem_blk_n_AW = m_axi_gmem_AWREADY;
    end else begin
        gmem_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        gmem_blk_n_B = m_axi_gmem_BVALID;
    end else begin
        gmem_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state46) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (brmerge1_mid2_reg_2650_pp0_iter3_reg == 1'd0) & (exitcond_flatten3_reg_2631_pp0_iter3_reg == 1'd0)) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (brmerge1_mid2_reg_2650_pp0_iter4_reg == 1'd0) & (exitcond_flatten3_reg_2631_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1)))) begin
        gmem_blk_n_R = m_axi_gmem_RVALID;
    end else begin
        gmem_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        gmem_blk_n_W = m_axi_gmem_WREADY;
    end else begin
        gmem_blk_n_W = 1'b1;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        grp_fu_762_ap_start = 1'b1;
    end else begin
        grp_fu_762_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        grp_fu_812_ap_start = 1'b1;
    end else begin
        grp_fu_812_ap_start = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            if (((exitcond_flatten2_fu_941_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state24))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b0 == ap_block_pp0_stage0_subdone) & (exitcond_flatten3_fu_1221_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (exitcond_flatten3_fu_1221_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((~((1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b0)) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            if (((ap_sig_ioackin_gmem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state39))) begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            if (((gmem_RVALID == 1'b1) & (1'b1 == ap_CS_fsm_state46))) begin
                ap_NS_fsm = ap_ST_fsm_state47;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state46;
            end
        end
        ap_ST_fsm_state47 : begin
            if (((ap_sig_ioackin_gmem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state47))) begin
                ap_NS_fsm = ap_ST_fsm_state48;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state47;
            end
        end
        ap_ST_fsm_state48 : begin
            if (((ap_sig_ioackin_gmem_WREADY == 1'b1) & (1'b1 == ap_CS_fsm_state48))) begin
                ap_NS_fsm = ap_ST_fsm_state49;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state48;
            end
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            if (((gmem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state53))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state53;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Hi_assign_cast_mid2_s_fu_1058_p2 = (7'd15 | Lo_assign_cast_mid2_s_fu_1051_p3);

assign Hout_V_fu_841_p2 = (16'd1 + tmp_17_fu_837_p1);

assign Lo_assign_cast_mid2_s_fu_1051_p3 = {{tmp_24_reg_2556}, {4'd0}};

assign W_V4_sum_cast_fu_1586_p1 = W_V4_sum_reg_2664;

assign W_V4_sum_fu_1552_p2 = (tmp_51_cast_cast_fu_1548_p1 + tmp_6_cast_reg_2391);

assign Wout_V_fu_831_p2 = (16'd1 + tmp_15_fu_827_p1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state53 = ap_CS_fsm[32'd42];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_predicate_op405_read_state34 == 1'b1) & (gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((1'b1 == ap_block_state28_io) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_predicate_op405_read_state34 == 1'b1) & (gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((1'b1 == ap_block_state28_io) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_predicate_op405_read_state34 == 1'b1) & (gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1)));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_01001 = ((ap_predicate_op407_read_state35 == 1'b1) & (gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage1_11001 = (((ap_predicate_op407_read_state35 == 1'b1) & (gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b1 == ap_block_state27_io) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = (((ap_predicate_op407_read_state35 == 1'b1) & (gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b1 == ap_block_state27_io) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

assign ap_block_state26_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state27_io = ((ap_predicate_op389_readreq_state27 == 1'b1) & (ap_sig_ioackin_gmem_ARREADY == 1'b0));
end

assign ap_block_state27_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state28_io = ((ap_predicate_op394_readreq_state28 == 1'b1) & (ap_sig_ioackin_gmem_ARREADY == 1'b0));
end

assign ap_block_state28_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state34_pp0_stage0_iter4 = ((ap_predicate_op405_read_state34 == 1'b1) & (gmem_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_state35_pp0_stage1_iter4 = ((ap_predicate_op407_read_state35 == 1'b1) & (gmem_RVALID == 1'b0));
end

assign ap_block_state36_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage1_iter5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_752 = ((1'b0 == ap_block_pp0_stage1_01001) & (ap_predicate_op389_readreq_state27 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_766 = ((1'b0 == ap_block_pp0_stage0_01001) & (ap_predicate_op394_readreq_state28 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

always @ (*) begin
    ap_predicate_op389_readreq_state27 = ((brmerge1_mid2_reg_2650 == 1'd0) & (exitcond_flatten3_reg_2631 == 1'd0));
end

always @ (*) begin
    ap_predicate_op394_readreq_state28 = ((brmerge1_mid2_reg_2650 == 1'd0) & (exitcond_flatten3_reg_2631 == 1'd0));
end

always @ (*) begin
    ap_predicate_op405_read_state34 = ((brmerge1_mid2_reg_2650_pp0_iter3_reg == 1'd0) & (exitcond_flatten3_reg_2631_pp0_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op407_read_state35 = ((brmerge1_mid2_reg_2650_pp0_iter4_reg == 1'd0) & (exitcond_flatten3_reg_2631_pp0_iter4_reg == 1'd0));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign bound1_fu_2114_p0 = bound1_fu_2114_p00;

assign bound1_fu_2114_p00 = Hout_V_fu_841_p2;

assign bound1_fu_2114_p1 = bound1_fu_2114_p10;

assign bound1_fu_2114_p10 = Wout_V_fu_831_p2;

assign bound2_fu_920_p0 = bound2_fu_920_p00;

assign bound2_fu_920_p00 = CHout_V_read_reg_2298;

assign bound2_fu_920_p1 = bound2_fu_920_p10;

assign bound2_fu_920_p10 = bound1_fu_2114_p2;

assign bound2_fu_920_p2 = (bound2_fu_920_p0 * bound2_fu_920_p1);

assign bound4_fu_2108_p0 = bound4_fu_2108_p00;

assign bound4_fu_2108_p00 = Ky_V_read_reg_2285;

assign bound4_fu_2108_p1 = bound4_fu_2108_p10;

assign bound4_fu_2108_p10 = bound_fu_2101_p2;

assign bound_fu_2101_p0 = bound_fu_2101_p00;

assign bound_fu_2101_p00 = Kx_V_read_reg_2291;

assign bound_fu_2101_p1 = bound_fu_2101_p10;

assign bound_fu_2101_p10 = CHin_div_K_V_reg_2329;

assign brmerge1_fu_1210_p2 = (tmp_34_fu_1185_p3 | tmp2_fu_1204_p2);

assign brmerge1_mid1_fu_1458_p2 = (tmp_64_fu_1433_p3 | tmp2_mid1_fu_1452_p2);

assign brmerge1_mid2_fu_1464_p3 = ((exitcond3_mid1_fu_1372_p3[0:0] === 1'b1) ? brmerge1_mid1_fu_1458_p2 : brmerge1_mid3_fu_1347_p3);

assign brmerge1_mid3_fu_1347_p3 = ((exitcond_flatten1_fu_1232_p2[0:0] === 1'b1) ? brmerge1_mid_fu_1341_p2 : brmerge1_fu_1210_p2);

assign brmerge1_mid_fu_1341_p2 = (tmp_63_fu_1328_p3 | tmp2_mid_fu_1336_p2);

assign cin_fu_1581_p2 = (14'd1 + i_op_assign_mid2_reg_2645);

assign cout_fu_957_p2 = (16'd1 + i_op_assign_s_reg_377);

assign exitcond1_fu_1367_p2 = ((ap_phi_mux_i_op_assign_phi_fu_483_p4 == CHin_div_K_V_reg_2329) ? 1'b1 : 1'b0);

assign exitcond2_mid1_fu_1023_p3 = ((exitcond_flatten_fu_952_p2[0:0] === 1'b1) ? exitcond2_mid_reg_2515 : exitcond_fu_1018_p2);

assign exitcond2_mid_fu_926_p2 = ((Wout_V_fu_831_p2 == 16'd0) ? 1'b1 : 1'b0);

assign exitcond3_mid1_fu_1372_p3 = ((exitcond_flatten1_fu_1232_p2[0:0] === 1'b1) ? exitcond3_mid_reg_2520 : exitcond1_fu_1367_p2);

assign exitcond3_mid_fu_932_p2 = ((CHin_div_K_V_reg_2329 == 14'd0) ? 1'b1 : 1'b0);

assign exitcond_flatten1_fu_1232_p2 = ((ap_phi_mux_indvar_flatten_phi_fu_449_p4 == bound_reg_2495) ? 1'b1 : 1'b0);

assign exitcond_flatten2_fu_941_p2 = ((indvar_flatten1_reg_366 == bound2_reg_2510) ? 1'b1 : 1'b0);

assign exitcond_flatten3_fu_1221_p2 = ((ap_phi_mux_indvar_flatten3_phi_fu_427_p4 == bound4_reg_2500) ? 1'b1 : 1'b0);

assign exitcond_flatten_fu_952_p2 = ((indvar_flatten2_reg_388 == bound1_reg_2505) ? 1'b1 : 1'b0);

assign exitcond_fu_1018_p2 = ((i_op_assign_8_reg_412 == Wout_V_reg_2401) ? 1'b1 : 1'b0);

assign feature_in_V2_sum_ca_fu_1571_p1 = $signed(feature_in_V2_sum_reg_2659);

assign feature_in_V2_sum_fu_1524_p2 = ($signed(tmp_46_cast_cast_fu_1520_p1) + $signed(tmp_11_cast_reg_2396));

assign feature_out_V6_sum_c_fu_1894_p1 = feature_out_V6_sum_reg_2781;

assign feature_out_V6_sum_fu_1871_p2 = (tmp_40_cast_cast_fu_1867_p1 + tmp_cast_reg_2386);

assign grp_fu_2138_p0 = tmp_19_reg_2453;

assign grp_fu_2138_p1 = ((tmp_26_fu_1030_p2[0:0] === 1'b1) ? 16'd0 : i_op_assign_8_reg_412);

assign grp_fu_2138_p2 = tmp_7_reg_2411;

assign grp_fu_2188_p0 = grp_fu_2188_p00;

assign grp_fu_2188_p00 = tmp4_mid2_v_v_v_v_fu_2182_p2;

assign grp_fu_2188_p1 = rhs_V_10_cast1_cast_reg_2474;

assign grp_fu_762_p0 = $signed(r_V_7_fu_748_p2);

assign grp_fu_762_p1 = grp_fu_762_p10;

assign grp_fu_762_p10 = Sx_V;

assign grp_fu_812_p0 = $signed(r_V_1_fu_798_p2);

assign grp_fu_812_p1 = grp_fu_812_p10;

assign grp_fu_812_p10 = Sy_V;

assign h_V_fu_1134_p2 = (tmp_21_fu_1130_p1 + tmp_28_mid2_reg_2605);

assign h_V_mid1_fu_1255_p2 = (tmp_21_mid1_fu_1251_p1 + tmp_28_mid2_reg_2605);

assign h_V_mid2_fu_1260_p3 = ((exitcond_flatten1_fu_1232_p2[0:0] === 1'b1) ? h_V_mid1_fu_1255_p2 : h_V_fu_1134_p2);

assign i_fu_1076_p2 = (16'd1 + i_op_assign_6_mid_fu_1044_p3);

assign i_op_assign_10_cast_fu_1110_p1 = $unsigned(i_op_assign_8_mid2_reg_2573);

assign i_op_assign_6_mid2_fu_1103_p3 = ((exitcond2_mid1_reg_2566[0:0] === 1'b1) ? i_fu_1076_p2 : i_op_assign_6_mid_fu_1044_p3);

assign i_op_assign_6_mid_fu_1044_p3 = ((exitcond_flatten_reg_2538[0:0] === 1'b1) ? 16'd0 : i_op_assign_6_reg_400);

assign i_op_assign_8_mid2_fu_1036_p3 = ((tmp_26_fu_1030_p2[0:0] === 1'b1) ? 16'd0 : i_op_assign_8_reg_412);

assign i_op_assign_9_mid2_fu_1490_p3 = ((exitcond3_mid1_fu_1372_p3[0:0] === 1'b1) ? jj_fu_1379_p2 : i_op_assign_9_mid_fu_1237_p3);

assign i_op_assign_9_mid_fu_1237_p3 = ((exitcond_flatten1_fu_1232_p2[0:0] === 1'b1) ? 8'd0 : ap_phi_mux_i_op_assign_9_phi_fu_460_p4);

assign i_op_assign_mid2_fu_1391_p3 = ((tmp_36_fu_1385_p2[0:0] === 1'b1) ? 14'd0 : ap_phi_mux_i_op_assign_phi_fu_483_p4);

assign icmp_fu_1940_p2 = (($signed(tmp_42_fu_1930_p4) > $signed(25'd0)) ? 1'b1 : 1'b0);

assign ii8_fu_1245_p2 = (ap_phi_mux_i_op_assign_7_phi_fu_438_p4 + 8'd1);

assign indvar_flatten47_op_fu_1881_p2 = (indvar_flatten2_reg_388 + 32'd1);

assign indvar_flatten_next1_fu_1887_p3 = ((exitcond_flatten_reg_2538[0:0] === 1'b1) ? 32'd1 : indvar_flatten47_op_fu_1881_p2);

assign indvar_flatten_next2_fu_946_p2 = (indvar_flatten1_reg_366 + 48'd1);

assign indvar_flatten_next3_fu_1226_p2 = (ap_phi_mux_indvar_flatten3_phi_fu_427_p4 + 30'd1);

assign indvar_flatten_next_fu_1563_p3 = ((exitcond_flatten1_fu_1232_p2[0:0] === 1'b1) ? 22'd1 : indvar_flatten_op_fu_1557_p2);

assign indvar_flatten_op_fu_1557_p2 = (22'd1 + ap_phi_mux_indvar_flatten_phi_fu_449_p4);

assign j_fu_1876_p2 = ($signed(i_op_assign_8_mid2_reg_2573) + $signed(16'd1));

assign jj_fu_1379_p2 = (i_op_assign_9_mid_fu_1237_p3 + 8'd1);

assign lhs_V_10_cast_fu_1143_p1 = h_V_fu_1134_p2;

assign lhs_V_10_cast_mid1_fu_1272_p1 = h_V_mid1_fu_1255_p2;

assign lhs_V_5_cast_fu_730_p1 = Win_V;

assign lhs_V_7_cast_fu_780_p1 = Hin_V;

assign lhs_V_cast_fu_542_p1 = CHin_V;

assign lhs_V_fu_562_p1 = feature_in_precision_V;

assign loc_V_fu_1974_p1 = $signed(p_0247_1_fu_1966_p3);

assign out_truncate_V_fu_580_p2 = (r_V_fu_574_p2 - tmp_3_fu_570_p1);

assign p_0247_1_fu_1966_p3 = ((tmp_32_fu_1960_p2[0:0] === 1'b1) ? p_cast_35_fu_1952_p3 : r_V_13_fu_1925_p2);

assign p_1_fu_702_p3 = ((mode_V[0:0] === 1'b1) ? pad_x_V_fu_636_p3 : 8'd0);

assign p_2_fu_710_p3 = ((mode_V[0:0] === 1'b1) ? pad_y_V_fu_694_p3 : 8'd0);

assign p_Result_5_1_fu_1604_p4 = {{ap_phi_mux_p_Val2_1_phi_fu_505_p4[31:16]}};

assign p_Result_6_1_fu_1614_p4 = {{ap_phi_mux_p_Val2_2_phi_fu_494_p4[31:16]}};

assign p_Result_s_fu_2095_p2 = (tmp_61_fu_2089_p2 | tmp_60_fu_2084_p2);

assign p_cast_35_fu_1952_p3 = ((icmp_fu_1940_p2[0:0] === 1'b1) ? 40'd32767 : 40'd1099511595008);

assign p_cast_fu_1844_p1 = $signed(tmp_40_fu_1838_p2);

assign p_demorgan_fu_2072_p2 = (tmp_58_fu_2066_p2 & tmp_57_fu_2060_p2);

assign p_neg1_fu_604_p2 = (9'd1 - tmp_13_cast_fu_586_p1);

assign p_neg2_fu_662_p2 = (9'd1 - tmp_24_cast_fu_644_p1);

assign p_s_fu_1917_p3 = ((r_V_3_fu_1912_p2[0:0] === 1'b1) ? 40'd0 : p_0807_2_reg_467);

assign pad_x_V_fu_636_p3 = ((tmp_5_fu_596_p3[0:0] === 1'b1) ? tmp_9_fu_630_p2 : tmp_8_fu_620_p4);

assign pad_y_V_fu_694_p3 = ((tmp_6_fu_654_p3[0:0] === 1'b1) ? tmp_13_fu_688_p2 : tmp_12_fu_678_p4);

assign r_V_10_fu_2201_p0 = rhs_V_8_cast_reg_2464;

assign r_V_10_fu_2201_p1 = r_V_10_fu_2201_p10;

assign r_V_10_fu_2201_p10 = i_op_assign_mid2_fu_1391_p3;

assign r_V_11_fu_1505_p0 = rhs_V_9_cast_reg_2469;

assign r_V_11_fu_1505_p1 = r_V_11_fu_1505_p10;

assign r_V_11_fu_1505_p10 = r_V_10_fu_2201_p2;

assign r_V_11_fu_1505_p2 = (r_V_11_fu_1505_p0 * r_V_11_fu_1505_p1);

assign r_V_13_fu_1925_p2 = $signed(p_s_fu_1917_p3) >>> tmp_10_reg_2426;

assign r_V_13_mid2_fu_1013_p0 = rhs_V_11_cast_reg_2484;

assign r_V_13_mid2_fu_1013_p1 = r_V_13_mid2_fu_1013_p10;

assign r_V_13_mid2_fu_1013_p10 = r_V_13_mid2_v_v_fu_1004_p2;

assign r_V_13_mid2_fu_1013_p2 = (r_V_13_mid2_fu_1013_p0 * r_V_13_mid2_fu_1013_p1);

assign r_V_13_mid2_v_v_fu_1004_p0 = rhs_V_10_cast_cast_reg_2479;

assign r_V_13_mid2_v_v_fu_1004_p1 = r_V_13_mid2_v_v_fu_1004_p10;

assign r_V_13_mid2_v_v_fu_1004_p10 = r_V_13_mid2_v_v_v_v_fu_2132_p2;

assign r_V_13_mid2_v_v_fu_1004_p2 = (r_V_13_mid2_v_v_fu_1004_p0 * r_V_13_mid2_v_v_fu_1004_p1);

assign r_V_13_mid2_v_v_v_v_fu_2132_p0 = rhs_V_12_cast_cast_reg_2421;

assign r_V_13_mid2_v_v_v_v_fu_2132_p1 = r_V_13_mid2_v_v_v_v_fu_2132_p10;

assign r_V_13_mid2_v_v_v_v_fu_2132_p10 = r_V_4_mid2_v_v_v_v_v_fu_963_p3;

assign r_V_15_cast_fu_1510_p1 = r_V_11_fu_1505_p2;

assign r_V_16_mid1_fu_2175_p1 = rhs_V_1_reg_2458;

assign r_V_16_mid2_fu_1276_p3 = ((exitcond_flatten1_fu_1232_p2[0:0] === 1'b1) ? r_V_16_mid1_fu_2175_p2 : r_V_2_fu_2162_p2);

assign r_V_1_fu_798_p2 = (r_V_cast_fu_790_p1 - rhs_V_6_cast_fu_794_p1);

assign r_V_1_tr_fu_546_p2 = (17'd7 + lhs_V_cast_fu_542_p1);

assign r_V_2_fu_2162_p1 = rhs_V_1_reg_2458;

assign r_V_3_fu_1912_p2 = (tmp_41_fu_1904_p3 & relu_en_V_read_reg_2270);

assign r_V_3_tr_fu_590_p2 = ($signed(9'd511) + $signed(tmp_13_cast_fu_586_p1));

assign r_V_4_mid2_fu_988_p0 = rhs_V_5_cast_reg_2442;

assign r_V_4_mid2_fu_988_p1 = r_V_4_mid2_fu_988_p10;

assign r_V_4_mid2_fu_988_p10 = r_V_4_mid2_v_v_fu_2126_p2;

assign r_V_4_mid2_fu_988_p2 = (r_V_4_mid2_fu_988_p0 * r_V_4_mid2_fu_988_p1);

assign r_V_4_mid2_v_v_fu_2126_p0 = rhs_V_2_cast_cast_reg_2437;

assign r_V_4_mid2_v_v_fu_2126_p1 = r_V_4_mid2_v_v_fu_2126_p10;

assign r_V_4_mid2_v_v_fu_2126_p10 = tmp_22_fu_971_p4;

assign r_V_4_mid2_v_v_v_v_v_fu_963_p3 = ((exitcond_flatten_fu_952_p2[0:0] === 1'b1) ? cout_fu_957_p2 : i_op_assign_s_reg_377);

assign r_V_4_tr_fu_648_p2 = ($signed(9'd511) + $signed(tmp_24_cast_fu_644_p1));

assign r_V_5_cast_fu_726_p1 = r_V_5_fu_718_p3;

assign r_V_5_fu_718_p3 = {{p_1_fu_702_p3}, {1'd0}};

assign r_V_6_cast_fu_740_p1 = r_V_6_fu_734_p2;

assign r_V_6_fu_734_p2 = (lhs_V_5_cast_fu_730_p1 + r_V_5_cast_fu_726_p1);

assign r_V_7_fu_748_p2 = (r_V_6_cast_fu_740_p1 - rhs_V_3_cast_fu_744_p1);

assign r_V_8_fu_2121_p0 = r_V_8_fu_2121_p00;

assign r_V_8_fu_2121_p00 = $unsigned(i_op_assign_6_reg_400);

assign r_V_8_fu_2121_p1 = rhs_V_2_cast1_reg_2431;

assign r_V_8_mid1_fu_2150_p0 = rhs_V_2_cast1_reg_2431;

assign r_V_8_mid1_fu_2150_p1 = r_V_8_mid1_fu_2150_p10;

assign r_V_8_mid1_fu_2150_p10 = $unsigned(i_fu_1076_p2);

assign r_V_8_mid2_fu_1086_p3 = ((exitcond2_mid1_reg_2566[0:0] === 1'b1) ? r_V_8_mid1_fu_2150_p2 : r_V_8_mid_fu_1064_p3);

assign r_V_8_mid_fu_1064_p3 = ((exitcond_flatten_reg_2538[0:0] === 1'b1) ? 32'd0 : r_V_8_reg_2525);

assign r_V_9_cast_fu_776_p1 = r_V_9_fu_768_p3;

assign r_V_9_fu_768_p3 = {{p_2_fu_710_p3}, {1'd0}};

assign r_V_cast_fu_790_p1 = r_V_s_fu_784_p2;

assign r_V_fu_574_p2 = (rhs_V_fu_566_p1 + lhs_V_fu_562_p1);

assign r_V_s_fu_784_p2 = (lhs_V_7_cast_fu_780_p1 + r_V_9_cast_fu_776_p1);

assign rev1_fu_1152_p2 = (slt_fu_1147_p2 ^ 1'd1);

assign rev2_fu_1198_p2 = (slt2_fu_1193_p2 ^ 1'd1);

assign rev3_fu_1287_p2 = (slt3_fu_1282_p2 ^ 1'd1);

assign rev4_fu_1446_p2 = (slt4_fu_1441_p2 ^ 1'd1);

assign rev_fu_1124_p2 = (slt1_fu_1119_p2 ^ 1'd1);

assign rhs_V_10_cast1_cast_fu_889_p1 = Kx_V_read_reg_2291;

assign rhs_V_10_cast_cast_fu_892_p1 = Kx_V_read_reg_2291;

assign rhs_V_11_cast_fu_895_p1 = Ky_V_read_reg_2285;

assign rhs_V_12_cast1_cast_fu_853_p1 = CHin_div_K_V_reg_2329;

assign rhs_V_12_cast_cast_fu_856_p1 = CHin_div_K_V_reg_2329;

assign rhs_V_1_fu_880_p1 = Win_V_read_reg_2303;

assign rhs_V_2_cast1_fu_862_p1 = Wout_V_fu_831_p2;

assign rhs_V_2_cast_cast_fu_866_p1 = Wout_V_fu_831_p2;

assign rhs_V_3_cast_fu_744_p1 = Kx_V;

assign rhs_V_5_cast_fu_870_p1 = Hout_V_fu_841_p2;

assign rhs_V_6_cast_fu_794_p1 = Ky_V;

assign rhs_V_8_cast_fu_883_p1 = Hin_V_read_reg_2309;

assign rhs_V_9_cast_fu_886_p1 = Win_V_read_reg_2303;

assign rhs_V_fu_566_p1 = W_precision_V;

assign slt1_fu_1119_p2 = (($signed(tmp_36_cast_mid_fu_1113_p1) < $signed(lhs_V_5_cast_reg_2353)) ? 1'b1 : 1'b0);

assign slt2_fu_1193_p2 = (($signed(tmp_36_cast_fu_1173_p1) < $signed(lhs_V_5_cast_reg_2353)) ? 1'b1 : 1'b0);

assign slt3_fu_1282_p2 = (($signed(lhs_V_10_cast_mid1_fu_1272_p1) < $signed(lhs_V_7_cast_reg_2370)) ? 1'b1 : 1'b0);

assign slt4_fu_1441_p2 = (($signed(tmp_36_cast_mid1_fu_1414_p1) < $signed(lhs_V_5_cast_reg_2353)) ? 1'b1 : 1'b0);

assign slt_fu_1147_p2 = (($signed(lhs_V_10_cast_fu_1143_p1) < $signed(lhs_V_7_cast_reg_2370)) ? 1'b1 : 1'b0);

assign sum_V_7_fu_1848_p2 = ($signed(p_cast_fu_1844_p1) + $signed(p_0807_2_reg_467));

assign tmp10_cast_fu_1822_p1 = grp_fu_2238_p3;

assign tmp11_cast_fu_1825_p1 = grp_fu_2254_p3;

assign tmp12_cast_fu_1858_p1 = tmp12_fu_1854_p2;

assign tmp12_fu_1854_p2 = (r_V_8_mid2_reg_2600 + i_op_assign_10_cast_reg_2616);

assign tmp2_fu_1204_p2 = (rev2_fu_1198_p2 | rev1_fu_1152_p2);

assign tmp2_mid1_fu_1452_p2 = (tmp_42_not_mid2_fu_1293_p3 | rev4_fu_1446_p2);

assign tmp2_mid_fu_1336_p2 = (rev_reg_2626 | rev3_fu_1287_p2);

assign tmp3_cast_mid236_v_fu_1359_p3 = ((exitcond_flatten1_fu_1232_p2[0:0] === 1'b1) ? tmp3_mid_fu_1355_p2 : tmp3_fu_1216_p2);

assign tmp3_cast_mid2_fu_1486_p1 = $signed(tmp3_cast_mid2_v_fu_1478_p3);

assign tmp3_cast_mid2_v_fu_1478_p3 = ((exitcond3_mid1_fu_1372_p3[0:0] === 1'b1) ? tmp3_mid1_fu_1472_p2 : tmp3_cast_mid236_v_fu_1359_p3);

assign tmp3_fu_1216_p2 = ($signed(r_V_2_fu_2162_p2) + $signed(tmp_37_cast_fu_1177_p1));

assign tmp3_mid1_fu_1472_p2 = ($signed(r_V_16_mid2_fu_1276_p3) + $signed(tmp_37_cast_mid1_fu_1418_p1));

assign tmp3_mid_fu_1355_p2 = ($signed(r_V_16_mid1_fu_2175_p2) + $signed(tmp_37_cast_mid_reg_2621));

assign tmp4_mid2_v_v_v_v_fu_2182_p0 = tmp4_mid2_v_v_v_v_fu_2182_p00;

assign tmp4_mid2_v_v_v_v_fu_2182_p00 = tmp4_mid2_v_v_v_v_v_s_fu_1301_p3;

assign tmp4_mid2_v_v_v_v_fu_2182_p1 = rhs_V_12_cast1_cast_reg_2416;

assign tmp4_mid2_v_v_v_v_v_s_fu_1301_p3 = ((exitcond_flatten1_fu_1232_p2[0:0] === 1'b1) ? ii8_fu_1245_p2 : ap_phi_mux_i_op_assign_7_phi_fu_438_p4);

assign tmp5_cast_fu_1539_p1 = tmp5_fu_1533_p2;

assign tmp5_fu_1533_p2 = (tmp_48_cast_fu_1529_p1 + tmp_38_cast_mid2_fu_1426_p3);

assign tmp6_cast_fu_1818_p1 = $signed(tmp6_fu_1812_p2);

assign tmp6_fu_1812_p2 = ($signed(tmp7_cast_fu_1806_p1) + $signed(tmp8_cast_fu_1809_p1));

assign tmp7_cast_fu_1806_p1 = grp_fu_2213_p3;

assign tmp8_cast_fu_1809_p1 = grp_fu_2222_p3;

assign tmp9_cast_fu_1834_p1 = $signed(tmp9_fu_1828_p2);

assign tmp9_fu_1828_p2 = ($signed(tmp10_cast_fu_1822_p1) + $signed(tmp11_cast_fu_1825_p1));

assign tmp_10_fu_859_p1 = out_truncate_V_reg_2338;

assign tmp_11_cast_fu_824_p1 = tmp_2_reg_2324;

assign tmp_11_fu_668_p4 = {{p_neg2_fu_662_p2[8:1]}};

assign tmp_12_fu_678_p4 = {{r_V_4_tr_fu_648_p2[8:1]}};

assign tmp_13_cast_fu_586_p1 = Kx_V;

assign tmp_13_fu_688_p2 = (8'd0 - tmp_11_fu_668_p4);

assign tmp_15_fu_827_p1 = grp_fu_762_p2[15:0];

assign tmp_17_fu_837_p1 = grp_fu_812_p2[15:0];

assign tmp_18_fu_874_p1 = Sy_V_read_reg_2275;

assign tmp_19_fu_877_p1 = Sx_V_read_reg_2280;

assign tmp_20_fu_898_p1 = CHin_div_K_V_reg_2329;

assign tmp_21_fu_1130_p1 = ap_phi_mux_i_op_assign_7_phi_fu_438_p4;

assign tmp_21_mid1_fu_1251_p1 = ii8_fu_1245_p2;

assign tmp_22_fu_971_p4 = {{r_V_4_mid2_v_v_v_v_v_fu_963_p3[15:3]}};

assign tmp_23_fu_1946_p2 = (($signed(r_V_13_fu_1925_p2) < $signed(40'd1099511595008)) ? 1'b1 : 1'b0);

assign tmp_24_cast_fu_644_p1 = Ky_V;

assign tmp_24_fu_993_p1 = r_V_4_mid2_v_v_v_v_v_fu_963_p3[2:0];

assign tmp_25_fu_2144_p1 = tmp_18_reg_2447;

assign tmp_26_fu_1030_p2 = (exitcond_flatten_fu_952_p2 | exitcond2_mid1_fu_1023_p3);

assign tmp_27_mid1_fu_2156_p0 = tmp_18_reg_2447;

assign tmp_28_mid264_v_fu_1070_p3 = ((exitcond_flatten_reg_2538[0:0] === 1'b1) ? 16'd0 : tmp_25_fu_2144_p2);

assign tmp_28_mid2_fu_1098_p2 = (tmp_28_mid2_v_fu_1092_p3 - tmp_s_reg_2406);

assign tmp_28_mid2_v_fu_1092_p3 = ((exitcond2_mid1_reg_2566[0:0] === 1'b1) ? tmp_27_mid1_fu_2156_p2 : tmp_28_mid264_v_fu_1070_p3);

assign tmp_30_fu_1158_p1 = ap_phi_mux_i_op_assign_9_phi_fu_460_p4;

assign tmp_31_fu_1167_p2 = (w_V_fu_1162_p2 | h_V_fu_1134_p2);

assign tmp_32_fu_1960_p2 = (tmp_23_fu_1946_p2 | icmp_fu_1940_p2);

assign tmp_33_mid1_fu_1399_p1 = jj_fu_1379_p2;

assign tmp_34_fu_1185_p3 = tmp_31_fu_1167_p2[32'd15];

assign tmp_34_mid1_fu_1408_p2 = (w_V_mid1_fu_1403_p2 | h_V_mid2_fu_1260_p3);

assign tmp_34_mid_fu_1316_p2 = (tmp_29_reg_2579 | h_V_mid1_fu_1255_p2);

assign tmp_35_fu_1862_p2 = (tmp12_cast_fu_1858_p1 + r_V_4_mid2_reg_2551);

assign tmp_36_cast_fu_1173_p1 = w_V_fu_1162_p2;

assign tmp_36_cast_mid1_fu_1414_p1 = w_V_mid1_fu_1403_p2;

assign tmp_36_cast_mid_fu_1113_p1 = tmp_29_reg_2579;

assign tmp_36_fu_1385_p2 = (exitcond_flatten1_fu_1232_p2 | exitcond3_mid1_fu_1372_p3);

assign tmp_37_cast_fu_1177_p1 = w_V_fu_1162_p2;

assign tmp_37_cast_mid1_fu_1418_p1 = w_V_mid1_fu_1403_p2;

assign tmp_37_cast_mid_fu_1116_p1 = tmp_29_reg_2579;

assign tmp_38_cast_fu_2169_p0 = tmp_38_cast_fu_2169_p00;

assign tmp_38_cast_fu_2169_p00 = ap_phi_mux_i_op_assign_9_phi_fu_460_p4;

assign tmp_38_cast_fu_2169_p1 = tmp_20_reg_2489;

assign tmp_38_cast_mid1_fu_2195_p0 = tmp_38_cast_mid1_fu_2195_p00;

assign tmp_38_cast_mid1_fu_2195_p00 = jj_fu_1379_p2;

assign tmp_38_cast_mid1_fu_2195_p1 = tmp_20_reg_2489;

assign tmp_38_cast_mid2_fu_1426_p3 = ((exitcond3_mid1_fu_1372_p3[0:0] === 1'b1) ? tmp_38_cast_mid1_fu_2195_p2 : tmp_38_cast_mid_fu_1321_p3);

assign tmp_38_cast_mid_fu_1321_p3 = ((exitcond_flatten1_fu_1232_p2[0:0] === 1'b1) ? 21'd0 : tmp_38_cast_fu_2169_p2);

assign tmp_38_fu_1514_p2 = ($signed(r_V_15_cast_fu_1510_p1) + $signed(tmp3_cast_mid2_fu_1486_p1));

assign tmp_39_fu_1543_p2 = (grp_fu_2188_p3 + tmp5_cast_fu_1539_p1);

assign tmp_3_fu_570_p1 = feature_out_precision_V;

assign tmp_40_cast_cast_fu_1867_p1 = tmp_35_fu_1862_p2;

assign tmp_40_fu_1838_p2 = ($signed(tmp6_cast_fu_1818_p1) + $signed(tmp9_cast_fu_1834_p1));

assign tmp_41_fu_1904_p3 = p_0807_2_reg_467[32'd39];

assign tmp_42_fu_1930_p4 = {{r_V_13_fu_1925_p2[39:15]}};

assign tmp_42_not_mid2_fu_1293_p3 = ((exitcond_flatten1_fu_1232_p2[0:0] === 1'b1) ? rev3_fu_1287_p2 : rev1_fu_1152_p2);

assign tmp_43_fu_1978_p2 = ((Lo_assign_cast_mid2_s_reg_2588 > Hi_assign_cast_mid2_s_reg_2594) ? 1'b1 : 1'b0);

assign tmp_44_fu_1982_p1 = Lo_assign_cast_mid2_s_reg_2588;

assign tmp_45_fu_1985_p1 = Hi_assign_cast_mid2_s_reg_2594;

assign tmp_46_cast_cast_fu_1520_p1 = $signed(tmp_38_fu_1514_p2);

assign tmp_46_fu_1988_p2 = (tmp_44_fu_1982_p1 ^ 8'd127);

assign tmp_47_fu_1994_p3 = ((tmp_43_fu_1978_p2[0:0] === 1'b1) ? tmp_44_fu_1982_p1 : tmp_45_fu_1985_p1);

assign tmp_48_cast_fu_1529_p1 = i_op_assign_mid2_fu_1391_p3;

assign tmp_48_fu_2002_p3 = ((tmp_43_fu_1978_p2[0:0] === 1'b1) ? tmp_45_fu_1985_p1 : tmp_44_fu_1982_p1);

assign tmp_49_fu_2010_p3 = ((tmp_43_fu_1978_p2[0:0] === 1'b1) ? tmp_46_fu_1988_p2 : tmp_44_fu_1982_p1);

assign tmp_4_fu_610_p4 = {{p_neg1_fu_604_p2[8:1]}};

assign tmp_50_fu_2018_p2 = (tmp_47_fu_1994_p3 ^ 8'd127);

assign tmp_51_cast_cast_fu_1548_p1 = tmp_39_fu_1543_p2;

assign tmp_51_fu_2024_p1 = tmp_49_fu_2010_p3;

assign tmp_52_fu_2028_p1 = tmp_48_fu_2002_p3;

assign tmp_53_fu_2032_p1 = tmp_50_fu_2018_p2;

assign tmp_54_fu_2036_p2 = loc_V_fu_1974_p1 << tmp_51_fu_2024_p1;

integer ap_tvar_int_0;

always @ (tmp_54_fu_2036_p2) begin
    for (ap_tvar_int_0 = 128 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 127 - 0) begin
            tmp_55_fu_2042_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            tmp_55_fu_2042_p4[ap_tvar_int_0] = tmp_54_fu_2036_p2[127 - ap_tvar_int_0];
        end
    end
end

assign tmp_56_fu_2052_p3 = ((tmp_43_fu_1978_p2[0:0] === 1'b1) ? tmp_55_fu_2042_p4 : tmp_54_fu_2036_p2);

assign tmp_57_fu_2060_p2 = 128'd340282366920938463463374607431768211455 << tmp_52_fu_2028_p1;

assign tmp_58_fu_2066_p2 = 128'd340282366920938463463374607431768211455 >> tmp_53_fu_2032_p1;

assign tmp_59_fu_2078_p2 = (p_demorgan_fu_2072_p2 ^ 128'd340282366920938463463374607431768211455);

assign tmp_5_fu_596_p3 = r_V_3_tr_fu_590_p2[32'd8];

assign tmp_60_fu_2084_p2 = (tmp_59_fu_2078_p2 & p_Val2_s_reg_2803);

assign tmp_61_fu_2089_p2 = (tmp_56_fu_2052_p3 & p_demorgan_fu_2072_p2);

assign tmp_63_fu_1328_p3 = tmp_34_mid_fu_1316_p2[32'd15];

assign tmp_64_fu_1433_p3 = tmp_34_mid1_fu_1408_p2[32'd15];

assign tmp_65_fu_1596_p1 = ap_phi_mux_p_Val2_1_phi_fu_505_p4[15:0];

assign tmp_66_fu_1600_p1 = ap_phi_mux_p_Val2_2_phi_fu_494_p4[15:0];

assign tmp_6_cast_fu_821_p1 = tmp_1_reg_2319;

assign tmp_6_fu_654_p3 = r_V_4_tr_fu_648_p2[32'd8];

assign tmp_7_fu_850_p1 = p_1_reg_2343;

assign tmp_8_fu_620_p4 = {{r_V_3_tr_fu_590_p2[8:1]}};

assign tmp_9_fu_630_p2 = (8'd0 - tmp_4_fu_610_p4);

assign tmp_cast_fu_818_p1 = tmp_reg_2314;

assign tmp_s_fu_847_p1 = p_2_reg_2348;

assign w_V_fu_1162_p2 = ($signed(tmp_30_fu_1158_p1) + $signed(tmp_29_reg_2579));

assign w_V_mid1_fu_1403_p2 = ($signed(tmp_33_mid1_fu_1399_p1) + $signed(tmp_29_reg_2579));

always @ (posedge ap_clk) begin
    lhs_V_5_cast_reg_2353[16] <= 1'b0;
    lhs_V_7_cast_reg_2370[16] <= 1'b0;
    tmp_cast_reg_2386[45:28] <= 18'b000000000000000000;
    tmp_6_cast_reg_2391[45:28] <= 18'b000000000000000000;
    tmp_11_cast_reg_2396[46:28] <= 19'b0000000000000000000;
    tmp_s_reg_2406[15:8] <= 8'b00000000;
    tmp_7_reg_2411[15:8] <= 8'b00000000;
    rhs_V_12_cast1_cast_reg_2416[21:14] <= 8'b00000000;
    rhs_V_12_cast_cast_reg_2421[29:14] <= 16'b0000000000000000;
    tmp_10_reg_2426[39:5] <= 35'b00000000000000000000000000000000000;
    rhs_V_2_cast1_reg_2431[31:16] <= 16'b0000000000000000;
    rhs_V_2_cast_cast_reg_2437[28:16] <= 13'b0000000000000;
    rhs_V_5_cast_reg_2442[44:16] <= 29'b00000000000000000000000000000;
    tmp_18_reg_2447[15:8] <= 8'b00000000;
    tmp_19_reg_2453[15:8] <= 8'b00000000;
    rhs_V_1_reg_2458[31:16] <= 16'b0000000000000000;
    rhs_V_8_cast_reg_2464[29:16] <= 14'b00000000000000;
    rhs_V_9_cast_reg_2469[44:16] <= 29'b00000000000000000000000000000;
    rhs_V_10_cast1_cast_reg_2474[29:8] <= 22'b0000000000000000000000;
    rhs_V_10_cast_cast_reg_2479[37:8] <= 30'b000000000000000000000000000000;
    rhs_V_11_cast_reg_2484[44:8] <= 37'b0000000000000000000000000000000000000;
    tmp_20_reg_2489[20:14] <= 7'b0000000;
    Lo_assign_cast_mid2_s_reg_2588[3:0] <= 4'b0000;
    Hi_assign_cast_mid2_s_reg_2594[3:0] <= 4'b1111;
    i_op_assign_10_cast_reg_2616[31:16] <= 16'b0000000000000000;
end

endmodule //Conv
