/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az502-93
+ date
Wed Jul 26 16:39:05 UTC 2023
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=1
+ CACTUS_NUM_PROCS=1
+ export CACTUS_NUM_THREADS=2
+ CACTUS_NUM_THREADS=2
+ export GMON_OUT_PREFIX=gmon.out
+ GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=2
+ OMP_NUM_THREADS=2
+ env
+ sort
+ echo Starting:
Starting:
++ date +%s
+ export CACTUS_STARTTIME=1690389545
+ CACTUS_STARTTIME=1690389545
+ '[' 1 = 1 ']'
+ '[' 0 -eq 0 ']'
+ /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.14.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.14.0
Compile date:      Jul 26 2023 (16:31:00)
Run date:          Jul 26 2023 (16:39:05+0000)
Run host:          fv-az502-93.rnf0fj0ddyxuxntxdrihjbsf4h.dx.internal.cloudapp.net (pid=101057)
Working directory: /home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.7.0, API version 0x20500
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 1
MPI hosts:
  0: fv-az502-93
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 1
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=7098320KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=ddc247e5-a2c6-424e-bcdc-c3fc04247c1a, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/system.slice/runner-provisioner.service, OSName=Linux, OSRelease=5.15.0-1041-azure, OSVersion="#48-Ubuntu SMP Tue Jun 20 20:34:08 UTC 2023", HostName=fv-az502-93, Architecture=x86_64, hwlocVersion=2.7.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=7098320KB, CPUVendor=GenuineIntel, CPUFamilyNumber=6, CPUModelNumber=79, CPUModel="Intel(R) Xeon(R) CPU E5-2673 v4 @ 2.30GHz", CPUStepping=1)
    L3Cache L#0: (P#0, size=51200KB, linesize=64, ways=20, Inclusive=1)
      L2Cache L#0: (P#0, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#0: (P#0, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
      L2Cache L#1: (P#1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#1: (P#1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#1: (P#1)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0-1} P#{0-1}
    OpenMP thread 1: PU set L#{0-1} P#{0-1}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
    OpenMP thread 1: PU set L#{1} P#{1}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 1 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 1 PUs
  Cache (unknown name) has type "unified" depth 2
    size 262144 linesize 64 associativity 8 stride 32768, for 1 PUs
  Cache (unknown name) has type "unified" depth 3
    size 52428800 linesize 64 associativity 20 stride 2621440, for 2 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00349736 sec
      iterations=10000000... time=0.0315353 sec
      iterations=100000000... time=0.333697 sec
      iterations=300000000... time=0.90678 sec
      iterations=600000000... time=1.83475 sec
      iterations=600000000... time=1.38646 sec
      result: 2.67681 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00320766 sec
      iterations=10000000... time=0.0306609 sec
      iterations=100000000... time=0.328058 sec
      iterations=300000000... time=0.963087 sec
      iterations=600000000... time=1.97939 sec
      result: 9.69994 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00205704 sec
      iterations=10000000... time=0.01907 sec
      iterations=100000000... time=0.205215 sec
      iterations=500000000... time=0.997801 sec
      iterations=1000000000... time=1.96936 sec
      result: 8.12446 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000146903 sec
      iterations=10000... time=0.00136622 sec
      iterations=100000... time=0.0144857 sec
      iterations=1000000... time=0.149464 sec
      iterations=7000000... time=1.06881 sec
      result: 1.52687 nsec
    Read latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=0.000478108 sec
      iterations=10000... time=0.00444338 sec
      iterations=100000... time=0.0521735 sec
      iterations=1000000... time=0.510846 sec
      iterations=2000000... time=1.01105 sec
      result: 5.05523 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=1.1e-06 sec
      iterations=10... time=2.9e-06 sec
      iterations=100... time=2.61e-05 sec
      iterations=1000... time=0.000306306 sec
      iterations=10000... time=0.00281965 sec
      iterations=100000... time=0.0291307 sec
      iterations=1000000... time=0.298121 sec
      iterations=4000000... time=1.22803 sec
      result: 80.0502 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=2.19e-05 sec
      iterations=10... time=3.9301e-05 sec
      iterations=100... time=0.00055671 sec
      iterations=1000... time=0.00915486 sec
      iterations=10000... time=0.0432833 sec
      iterations=100000... time=0.4303 sec
      iterations=300000... time=1.36014 sec
      result: 43.3649 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=3.5e-06 sec
      iterations=10000... time=2.68e-05 sec
      iterations=100000... time=0.000341606 sec
      iterations=1000000... time=0.00278025 sec
      iterations=10000000... time=0.0292408 sec
      iterations=100000000... time=0.301514 sec
      iterations=400000000... time=1.26017 sec
      result: 0.393804 nsec
    Write latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=3.7001e-05 sec
      iterations=10000... time=0.000174803 sec
      iterations=100000... time=0.00214954 sec
      iterations=1000000... time=0.0184602 sec
      iterations=10000000... time=0.193513 sec
      iterations=60000000... time=1.16544 sec
      result: 2.42799 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=7e-07 sec
      iterations=10... time=5.5e-06 sec
      iterations=100... time=5.4301e-05 sec
      iterations=1000... time=0.00060361 sec
      iterations=10000... time=0.00615131 sec
      iterations=100000... time=0.0609229 sec
      iterations=1000000... time=0.630002 sec
      iterations=2000000... time=1.19714 sec
      result: 41.0578 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=8.2e-06 sec
      iterations=10... time=8.0802e-05 sec
      iterations=100... time=0.000939816 sec
      iterations=1000... time=0.00900596 sec
      iterations=10000... time=0.10017 sec
      iterations=100000... time=0.944063 sec
      iterations=200000... time=1.99206 sec
      result: 19.7392 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=1.54e-05 sec
      iterations=10... time=0.000276105 sec
      iterations=100... time=0.00246884 sec
      iterations=1000... time=0.0263402 sec
      iterations=10000... time=0.253877 sec
      iterations=40000... time=1.07419 sec
      result: 0.0643459 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 1*23^3 grid points, 1*194672 bytes):
      iterations=1... time=2.86e-05 sec
      iterations=10... time=0.000448707 sec
      iterations=100... time=0.00386507 sec
      iterations=1000... time=0.0409142 sec
      iterations=10000... time=0.439657 sec
      iterations=30000... time=1.31764 sec
      result: 0.277017 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*135^3 grid points, 1*39366000 bytes):
      iterations=1... time=0.00627081 sec
      iterations=10... time=0.0625218 sec
      iterations=100... time=0.642381 sec
      iterations=200... time=1.38489 sec
      result: 0.355317 Gupdates/sec
  Single-node measurements (using 1 MPI processes with 2 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00344356 sec
      iterations=10000000... time=0.0343022 sec
      iterations=100000000... time=0.341809 sec
      iterations=300000000... time=1.01508 sec
      iterations=300000000... time=0.735081 sec
      result: 2.1429 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00350196 sec
      iterations=10000000... time=0.0326255 sec
      iterations=100000000... time=0.355029 sec
      iterations=300000000... time=1.0441 sec
      result: 9.19452 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00211064 sec
      iterations=10000000... time=0.0219414 sec
      iterations=100000000... time=0.214907 sec
      iterations=500000000... time=1.09695 sec
      result: 7.29296 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000156053 sec
      iterations=10000... time=0.00149423 sec
      iterations=100000... time=0.0160571 sec
      iterations=1000000... time=0.172439 sec
      iterations=6000000... time=1.02105 sec
      result: 1.70174 nsec
    Read latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=0.000533659 sec
      iterations=10000... time=0.00525884 sec
      iterations=100000... time=0.0554799 sec
      iterations=1000000... time=0.560068 sec
      iterations=2000000... time=1.11947 sec
      result: 5.59734 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=8e-07 sec
      iterations=10... time=3.3e-06 sec
      iterations=100... time=3.0851e-05 sec
      iterations=1000... time=0.000306355 sec
      iterations=10000... time=0.00317131 sec
      iterations=100000... time=0.0334979 sec
      iterations=1000000... time=0.332514 sec
      iterations=3000000... time=0.962723 sec
      iterations=6000000... time=1.90177 sec
      result: 77.5361 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=5.701e-06 sec
      iterations=10... time=4.54505e-05 sec
      iterations=100... time=0.000478008 sec
      iterations=1000... time=0.00517469 sec
      iterations=10000... time=0.0528619 sec
      iterations=100000... time=0.541763 sec
      iterations=200000... time=1.13544 sec
      result: 34.6311 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=3.65e-06 sec
      iterations=10000... time=2.91e-05 sec
      iterations=100000... time=0.000334006 sec
      iterations=1000000... time=0.00321386 sec
      iterations=10000000... time=0.0306215 sec
      iterations=100000000... time=0.309199 sec
      iterations=400000000... time=1.32784 sec
      result: 0.41495 nsec
    Write latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=2.255e-05 sec
      iterations=10000... time=0.000371157 sec
      iterations=100000... time=0.00195258 sec
      iterations=1000000... time=0.0197911 sec
      iterations=10000000... time=0.208719 sec
      iterations=50000000... time=1.03251 sec
      result: 2.58127 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=7e-07 sec
      iterations=10... time=4.9e-06 sec
      iterations=100... time=5.39515e-05 sec
      iterations=1000... time=0.000485808 sec
      iterations=10000... time=0.00472763 sec
      iterations=100000... time=0.0498711 sec
      iterations=1000000... time=0.512997 sec
      iterations=2000000... time=0.971965 sec
      iterations=4000000... time=1.92998 sec
      result: 50.9351 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=8.95e-06 sec
      iterations=10... time=8.8152e-05 sec
      iterations=100... time=0.000881465 sec
      iterations=1000... time=0.00944966 sec
      iterations=10000... time=0.100029 sec
      iterations=100000... time=0.990063 sec
      iterations=200000... time=1.98498 sec
      result: 19.8096 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 2*9^3 grid points, 2*11664 bytes):
      iterations=1... time=2.9e-06 sec
      iterations=10... time=2.65505e-05 sec
      iterations=100... time=0.000267505 sec
      iterations=1000... time=0.0028342 sec
      iterations=10000... time=0.0301684 sec
      iterations=100000... time=0.297056 sec
      iterations=400000... time=1.23346 sec
      result: 0.236409 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 2*18^3 grid points, 2*93312 bytes):
      iterations=1... time=1.25505e-05 sec
      iterations=10... time=0.000128652 sec
      iterations=100... time=0.00134327 sec
      iterations=1000... time=0.0136553 sec
      iterations=10000... time=0.150447 sec
      iterations=70000... time=1.0325 sec
      result: 0.395391 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*135^3 grid points, 1*39366000 bytes):
      iterations=1... time=0.00166068 sec
      iterations=10... time=0.0177092 sec
      iterations=100... time=0.180301 sec
      iterations=600... time=1.07555 sec
      result: 1.37254 Gupdates/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 1 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 1 x 1 x 1
INFO (PUGH):   Local load: 1000   [10 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Wed Jul 26 16:40:08 UTC 2023
+ echo Done.
Done.
  Elapsed time: 63.1 s
