# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do DE1_SoC_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/suhey/OneDrive/Desktop/College\ Knowledge/2022\ WI/EE\ 371/Labs/Lab2 {C:/Users/suhey/OneDrive/Desktop/College Knowledge/2022 WI/EE 371/Labs/Lab2/ram32x4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:14:55 on Jan 30,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/suhey/OneDrive/Desktop/College Knowledge/2022 WI/EE 371/Labs/Lab2" C:/Users/suhey/OneDrive/Desktop/College Knowledge/2022 WI/EE 371/Labs/Lab2/ram32x4.v 
# -- Compiling module ram32x4
# 
# Top level modules:
# 	ram32x4
# End time: 05:14:55 on Jan 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/suhey/OneDrive/Desktop/College\ Knowledge/2022\ WI/EE\ 371/Labs/Lab2 {C:/Users/suhey/OneDrive/Desktop/College Knowledge/2022 WI/EE 371/Labs/Lab2/display_hex_value.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:14:56 on Jan 30,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/suhey/OneDrive/Desktop/College Knowledge/2022 WI/EE 371/Labs/Lab2" C:/Users/suhey/OneDrive/Desktop/College Knowledge/2022 WI/EE 371/Labs/Lab2/display_hex_value.sv 
# -- Compiling module display_hex_value
# 
# Top level modules:
# 	display_hex_value
# End time: 05:14:56 on Jan 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/suhey/OneDrive/Desktop/College\ Knowledge/2022\ WI/EE\ 371/Labs/Lab2 {C:/Users/suhey/OneDrive/Desktop/College Knowledge/2022 WI/EE 371/Labs/Lab2/ram_implementation.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:14:56 on Jan 30,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/suhey/OneDrive/Desktop/College Knowledge/2022 WI/EE 371/Labs/Lab2" C:/Users/suhey/OneDrive/Desktop/College Knowledge/2022 WI/EE 371/Labs/Lab2/ram_implementation.sv 
# -- Compiling module ram_implementation
# -- Compiling module ram_implementation_testbench
# 
# Top level modules:
# 	ram_implementation_testbench
# End time: 05:14:56 on Jan 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim -gui -l msim_transcript work.ram_implementation_testbench -Lf altera_mf_ver
# vsim -gui -l msim_transcript work.ram_implementation_testbench -Lf altera_mf_ver 
# Start time: 05:15:21 on Jan 30,2022
# Loading sv_std.std
# Loading work.ram_implementation_testbench
# Loading work.ram_implementation
# Loading work.ram32x4
# Loading altera_mf_ver.altsyncram
# Loading work.display_hex_value
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
add wave -position end  sim:/ram_implementation_testbench/clk
add wave -position end  sim:/ram_implementation_testbench/KEY
add wave -position end  sim:/ram_implementation_testbench/SW
add wave -position end  sim:/ram_implementation_testbench/HEX0
add wave -position end  sim:/ram_implementation_testbench/HEX1
add wave -position end  sim:/ram_implementation_testbench/HEX2
add wave -position end  sim:/ram_implementation_testbench/HEX3
add wave -position end  sim:/ram_implementation_testbench/HEX4
add wave -position end  sim:/ram_implementation_testbench/HEX5
run -all
# ** Note: $stop    : C:/Users/suhey/OneDrive/Desktop/College Knowledge/2022 WI/EE 371/Labs/Lab2/ram_implementation.sv(87)
#    Time: 450 ps  Iteration: 1  Instance: /ram_implementation_testbench
# Break in Module ram_implementation_testbench at C:/Users/suhey/OneDrive/Desktop/College Knowledge/2022 WI/EE 371/Labs/Lab2/ram_implementation.sv line 87
add wave -position end  sim:/ram_implementation_testbench/dut/read_address
add wave -position end  sim:/ram_implementation_testbench/dut/read_data
add wave -position end  sim:/ram_implementation_testbench/dut/write_data
add wave -position end  sim:/ram_implementation_testbench/dut/write_address
run -all
restart -f
run -all
# ** Note: $stop    : C:/Users/suhey/OneDrive/Desktop/College Knowledge/2022 WI/EE 371/Labs/Lab2/ram_implementation.sv(87)
#    Time: 450 ps  Iteration: 1  Instance: /ram_implementation_testbench
# Break in Module ram_implementation_testbench at C:/Users/suhey/OneDrive/Desktop/College Knowledge/2022 WI/EE 371/Labs/Lab2/ram_implementation.sv line 87
# End time: 05:22:04 on Jan 30,2022, Elapsed time: 0:06:43
# Errors: 0, Warnings: 0
