# AXI4_lite_slave
This project implements a basic AXI4-Lite slave module in Verilog. The slave exposes an 8-word, 32-bit register file that an AXI master can write to and read from. This design is a synthesizable RTL model and is fully verified with a SystemVerilog testbench.
