//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-31294372
// Cuda compilation tools, release 11.7, V11.7.64
// Based on NVVM 7.0.1
//

.version 7.7
.target sm_75
.address_size 64

	// .globl	__raygen__rg0
.const .align 1 .b8 __nv_static_34__cb4a08d4_12_kernels_0_cu_e869029f_PermutationTable[76] = {0, 10, 2, 7, 3, 5, 6, 4, 8, 1, 9, 5, 11, 6, 8, 1, 10, 12, 9, 3, 7, 0, 4, 2, 13, 10, 11, 5, 6, 9, 4, 3, 8, 7, 14, 2, 0, 1, 15, 12, 1, 13, 5, 14, 12, 3, 6, 16, 0, 8, 9, 2, 11, 4, 15, 7, 10, 10, 6, 5, 8, 15, 0, 17, 7, 14, 18, 13, 16, 2, 9, 12, 1, 11, 4, 3};
.extern .const .align 8 .b8 plp[8];

.visible .entry __raygen__rg0()
{
	.reg .f32 	%f<10>;
	.reg .b32 	%r<103>;
	.reg .b64 	%rd<2>;


	ld.const.u64 	%rd1, [plp];
	mov.f32 	%f6, 0f3F800000;
	mov.f32 	%f8, 0f7F800000;
	mov.f32 	%f9, 0f00000000;
	mov.u32 	%r34, 255;
	mov.u32 	%r39, 1;
	mov.u32 	%r40, 0;
	// begin inline asm
	call(%r1,%r2,%r3,%r4,%r5,%r6,%r7,%r8,%r9,%r10,%r11,%r12,%r13,%r14,%r15,%r16,%r17,%r18,%r19,%r20,%r21,%r22,%r23,%r24,%r25,%r26,%r27,%r28,%r29,%r30,%r31,%r32),_optix_trace_typed_32,(%r40,%rd1,%f9,%f9,%f9,%f9,%f9,%f6,%f9,%f8,%f9,%r34,%r40,%r40,%r39,%r40,%r39,%r40,%r72,%r73,%r74,%r75,%r76,%r77,%r78,%r79,%r80,%r81,%r82,%r83,%r84,%r85,%r86,%r87,%r88,%r89,%r90,%r91,%r92,%r93,%r94,%r95,%r96,%r97,%r98,%r99,%r100,%r101,%r102);
	// end inline asm
	ret;

}
	// .globl	__exception__ex0
.visible .entry __exception__ex0()
{



	ret;

}
	// .globl	__miss__ms0
.visible .entry __miss__ms0()
{



	ret;

}
	// .globl	__closesthit__ch0
.visible .entry __closesthit__ch0()
{
	.reg .b32 	%r<5>;


	mov.u32 	%r3, 0;
	// begin inline asm
	call (%r1), _optix_get_payload, (%r3);
	// end inline asm
	add.s32 	%r4, %r1, 1;
	// begin inline asm
	call _optix_set_payload, (%r3, %r4);
	// end inline asm
	ret;

}
	// .globl	__closesthit__ch1
.visible .entry __closesthit__ch1()
{
	.reg .b32 	%r<5>;


	mov.u32 	%r3, 0;
	// begin inline asm
	call (%r1), _optix_get_payload, (%r3);
	// end inline asm
	add.s32 	%r4, %r1, 2;
	// begin inline asm
	call _optix_set_payload, (%r3, %r4);
	// end inline asm
	ret;

}
	// .globl	__anyhit__ah0
.visible .entry __anyhit__ah0()
{



	ret;

}
	// .globl	__intersection__is0
.visible .entry __intersection__is0()
{



	ret;

}
	// .globl	__direct_callable__dc0
.visible .entry __direct_callable__dc0()
{



	ret;

}
	// .globl	__continuation_callable__cc0
.visible .entry __continuation_callable__cc0()
{



	ret;

}

