
out/program.elf:     file format elf32-littlearm
out/program.elf
architecture: arm, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x1a001005

Program Header:
0x70000001 off    0x00011b98 vaddr 0x1a001b98 paddr 0x1a001b98 align 2**2
         filesz 0x00000008 memsz 0x00000008 flags r--
    LOAD off    0x00010050 vaddr 0x10000050 paddr 0x10000050 align 2**16
         filesz 0x00000000 memsz 0x00000020 flags rw-
    LOAD off    0x00010000 vaddr 0x1a000000 paddr 0x1a000000 align 2**16
         filesz 0x00001ba0 memsz 0x00001ba0 flags r-x
    LOAD off    0x00020000 vaddr 0x10000000 paddr 0x1a001ba0 align 2**16
         filesz 0x0000004c memsz 0x0000004c flags rw-
private flags = 5000400: [Version5 EABI] [hard-float ABI]

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001b98  1a000000  1a000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000004c  10000000  1a001ba0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .data_RAM2    00000000  10080000  10080000  0002004c  2**2
                  CONTENTS
  3 .data_RAM3    00000000  20000000  20000000  0002004c  2**2
                  CONTENTS
  4 .data_RAM4    00000000  20008000  20008000  0002004c  2**2
                  CONTENTS
  5 .data_RAM5    00000000  2000c000  2000c000  0002004c  2**2
                  CONTENTS
  6 .bss          00000020  10000050  10000050  00010050  2**3
                  ALLOC
  7 .bss_RAM2     00000000  10080000  10080000  0002004c  2**2
                  CONTENTS
  8 .bss_RAM3     00000000  20000000  20000000  0002004c  2**2
                  CONTENTS
  9 .bss_RAM4     00000000  20008000  20008000  0002004c  2**2
                  CONTENTS
 10 .bss_RAM5     00000000  2000c000  2000c000  0002004c  2**2
                  CONTENTS
 11 .ARM.exidx    00000008  1a001b98  1a001b98  00011b98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 12 .uninit_RESERVED 00000000  10000000  10000000  0002004c  2**2
                  CONTENTS
 13 .noinit_RAM2  00000000  10080000  10080000  0002004c  2**2
                  CONTENTS
 14 .noinit_RAM3  00000000  20000000  20000000  0002004c  2**2
                  CONTENTS
 15 .noinit_RAM4  00000000  20008000  20008000  0002004c  2**2
                  CONTENTS
 16 .noinit_RAM5  00000000  2000c000  2000c000  0002004c  2**2
                  CONTENTS
 17 .noinit       00000000  10000070  10000070  0002004c  2**2
                  CONTENTS
 18 .debug_info   0000d74a  00000000  00000000  0002004c  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_abbrev 0000249f  00000000  00000000  0002d796  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_loc    0000413b  00000000  00000000  0002fc35  2**0
                  CONTENTS, READONLY, DEBUGGING
 21 .debug_aranges 000005f0  00000000  00000000  00033d70  2**0
                  CONTENTS, READONLY, DEBUGGING
 22 .debug_ranges 000004e0  00000000  00000000  00034360  2**0
                  CONTENTS, READONLY, DEBUGGING
 23 .debug_macro  00008db3  00000000  00000000  00034840  2**0
                  CONTENTS, READONLY, DEBUGGING
 24 .debug_line   000081a3  00000000  00000000  0003d5f3  2**0
                  CONTENTS, READONLY, DEBUGGING
 25 .debug_str    0001d2cf  00000000  00000000  00045796  2**0
                  CONTENTS, READONLY, DEBUGGING
 26 .comment      000000ef  00000000  00000000  00062a65  2**0
                  CONTENTS, READONLY
 27 .ARM.attributes 00000039  00000000  00000000  00062b54  2**0
                  CONTENTS, READONLY
 28 .debug_frame  00000db4  00000000  00000000  00062b90  2**2
                  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
1a000000 l    d  .text	00000000 .text
10000000 l    d  .data	00000000 .data
10080000 l    d  .data_RAM2	00000000 .data_RAM2
20000000 l    d  .data_RAM3	00000000 .data_RAM3
20008000 l    d  .data_RAM4	00000000 .data_RAM4
2000c000 l    d  .data_RAM5	00000000 .data_RAM5
10000050 l    d  .bss	00000000 .bss
10080000 l    d  .bss_RAM2	00000000 .bss_RAM2
20000000 l    d  .bss_RAM3	00000000 .bss_RAM3
20008000 l    d  .bss_RAM4	00000000 .bss_RAM4
2000c000 l    d  .bss_RAM5	00000000 .bss_RAM5
1a001b98 l    d  .ARM.exidx	00000000 .ARM.exidx
10000000 l    d  .uninit_RESERVED	00000000 .uninit_RESERVED
10080000 l    d  .noinit_RAM2	00000000 .noinit_RAM2
20000000 l    d  .noinit_RAM3	00000000 .noinit_RAM3
20008000 l    d  .noinit_RAM4	00000000 .noinit_RAM4
2000c000 l    d  .noinit_RAM5	00000000 .noinit_RAM5
10000070 l    d  .noinit	00000000 .noinit
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_macro	00000000 .debug_macro
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    df *ABS*	00000000 cr_startup_lpc43xx.c
00000000 l    df *ABS*	00000000 sapi_uart.c
00000000 l    df *ABS*	00000000 crp.c
00000000 l    df *ABS*	00000000 gpioInterrupt.c
00000000 l    df *ABS*	00000000 chip_18xx_43xx.c
00000000 l    df *ABS*	00000000 clock_18xx_43xx.c
1a00060c l     F .text	000000a8 pll_calc_divs
1a0006b4 l     F .text	000000fa pll_get_frac
1a0007b0 l     F .text	00000048 Chip_Clock_FindBaseClock
1a000a1c l     F .text	00000022 Chip_Clock_GetDivRate
10000050 l     O .bss	00000008 audio_usb_pll_freq
1a00191c l     O .text	0000006c periph_to_base
00000000 l    df *ABS*	00000000 fpu_init.c
00000000 l    df *ABS*	00000000 gpio_18xx_43xx.c
00000000 l    df *ABS*	00000000 sysinit_18xx_43xx.c
1a001988 l     O .text	00000048 InitClkStates
00000000 l    df *ABS*	00000000 uart_18xx_43xx.c
1a000d14 l     F .text	0000002c Chip_UART_GetIndex
1a0019d0 l     O .text	00000008 UART_BClock
1a0019d8 l     O .text	00000008 UART_PClock
00000000 l    df *ABS*	00000000 board.c
1a000eb4 l     F .text	00000040 Board_LED_Init
1a0019e8 l     O .text	0000000c gpioLEDBits
00000000 l    df *ABS*	00000000 board_sysinit.c
1a0019f4 l     O .text	0000000c InitClkStates
1a001a00 l     O .text	00000060 pinmuxing
00000000 l    df *ABS*	00000000 sysinit.c
00000000 l    df *ABS*	00000000 sapi_board.c
00000000 l    df *ABS*	00000000 sapi_datatypes.c
00000000 l    df *ABS*	00000000 sapi_gpio.c
1a001180 l     F .text	0000002c gpioObtainPinConfig
00000000 l    df *ABS*	00000000 sapi_tick.c
00000000 l    df *ABS*	00000000 sapi_timer.c
1a001484 l     F .text	00000002 errorOcurred
1a001488 l     F .text	00000002 doNothing
1000000c l     O .data	00000040 timer_dd
00000000 l    df *ABS*	00000000 _aeabi_uldivmod.o
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 _dvmd_tls.o
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 
1a000300 l       .text	00000000 __CRP_WORD_END__
1a0002fc l       .text	00000000 __CRP_WORD_START__
1a000844 g     F .text	0000001c Chip_Clock_GetDividerSource
1a001504 g     F .text	00000040 TIMER2_IRQHandler
1a000190  w    F .text	00000002 DebugMon_Handler
1a00019c  w    F .text	00000002 RIT_IRQHandler
1a080000 g       *ABS*	00000000 __top_MFlashA512
1a00019c  w    F .text	00000002 ADCHS_IRQHandler
1a000114 g       .text	00000000 __section_table_start
1a00019c  w    F .text	00000002 FLASH_EEPROM_IRQHandler
1a00019c  w    F .text	00000002 I2C0_IRQHandler
1a000b98 g     F .text	00000024 Chip_GPIO_SetDir
10000000 g     O .data	00000001 LEDCONTROL
1a00017c  w    F .text	00000002 HardFault_Handler
1a000000 g       *ABS*	00000000 __vectors_start__
1a0003b0 g     F .text	000001dc STATE_MACHINE
1a001460 g     F .text	00000024 SysTick_Handler
1a000d90 g     F .text	00000040 Chip_UART_SetBaud
1a00019c  w    F .text	00000002 SDIO_IRQHandler
1a00019c  w    F .text	00000002 ATIMER_IRQHandler
1a000194  w    F .text	00000002 PendSV_Handler
1a000178  w    F .text	00000002 NMI_Handler
1a001ba0 g       .ARM.exidx	00000000 __exidx_end
1a000150 g       .text	00000000 __data_section_table_end
1a00019c  w    F .text	00000002 I2C1_IRQHandler
1a00019c  w    F .text	00000002 UART1_IRQHandler
1a00019c  w    F .text	00000002 GPIO5_IRQHandler
1a00019c  w    F .text	00000002 CAN1_IRQHandler
53ff6876 g       *ABS*	00000000 __valid_user_code_checksum
1a001ba0 g       .ARM.exidx	00000000 _etext
1a00019c  w    F .text	00000002 USB1_IRQHandler
1a00019c  w    F .text	00000002 I2S0_IRQHandler
1a001544 g     F .text	00000040 TIMER3_IRQHandler
1a000aa8 g     F .text	0000000c Chip_Clock_GetBaseClocktHz
1a0001d0 g     F .text	00000002 UART0_IRQHandler
1a0001bc g     F .text	00000012 bss_init
1a00019c  w    F .text	00000002 SGPIO_IRQHandler
1a0015f0 g     F .text	00000000 .hidden __aeabi_uldivmod
10000070 g       .noinit	00000000 _noinit
10000058 g     O .bss	00000004 SystemCoreClock
1a000d40 g     F .text	00000050 Chip_UART_Init
1a00019c  w    F .text	00000002 ADC0_IRQHandler
1a000188  w    F .text	00000002 UsageFault_Handler
1a000af0 g     F .text	0000004c Chip_Clock_GetRate
1a00019c  w    F .text	00000002 GPIO6_IRQHandler
10000060 g     O .bss	00000008 tickCounter
1a000f8c g     F .text	0000006c Board_SetupClocking
20008000 g       *ABS*	00000000 __top_RamAHB32
1a001620 g     F .text	000002dc .hidden __udivmoddi4
1a0019e4 g     O .text	00000004 ExtRateIn
1a00019c  w    F .text	00000002 IntDefaultHandler
1a00019c  w    F .text	00000002 GPIO1_IRQHandler
1a0013e8 g     F .text	00000078 tickConfig
1a00019c  w    F .text	00000002 SSP0_IRQHandler
1a0011ac g     F .text	00000174 gpioConfig
1a001b98 g       .text	00000000 __exidx_start
1a0002fc g     O .text	00000004 CRP_WORD
1a00019c  w    F .text	00000002 ADC1_IRQHandler
1a000f30 g     F .text	00000028 Board_Init
1a000114 g       .text	00000000 __data_section_table
1a00019c  w    F .text	00000002 RTC_IRQHandler
10000070 g       .bss	00000000 _ebss
1a00148c g     F .text	0000003c TIMER0_IRQHandler
20010000 g       *ABS*	00000000 __top_RamAHB_ETB16
1a00019c  w    F .text	00000002 SPI_IRQHandler
1a00019c  w    F .text	00000002 LCD_IRQHandler
1a0007f8 g     F .text	0000004c Chip_Clock_EnableCrystal
1a00108c g     F .text	000000ee boardConfig
10008000 g       *ABS*	00000000 __top_RamLoc32
1a0001a0 g     F .text	0000001a data_init
1a0014c8 g     F .text	0000003c TIMER1_IRQHandler
1a0015e8 g     F .text	00000002 UART2_IRQHandler
1a0009b4 g     F .text	00000068 Chip_Clock_GetMainPLLHz
1a00117c g     F .text	00000004 sAPI_NullFuncPtr
1a0013d0 g     F .text	00000016 gpioToggle
1a00019c  w    F .text	00000002 GPIO2_IRQHandler
1a000a84 g     F .text	00000024 Chip_Clock_GetBaseClock
10000050 g       .bss	00000000 _bss
10000004 g     O .data	00000004 STATE
1a00019c  w    F .text	00000002 I2S1_IRQHandler
1a000b94 g     F .text	00000002 Chip_GPIO_Init
1a0019e0 g     O .text	00000004 OscRateIn
10000070 g       .noinit	00000000 _end_noinit
10008000 g       *ABS*	00000000 _vStackTop
1a00019c  w    F .text	00000002 SSP1_IRQHandler
1a000178 g       .text	00000000 __bss_section_table_end
1a0018fc  w    F .text	00000002 .hidden __aeabi_ldiv0
1a00019c  w    F .text	00000002 USB0_IRQHandler
1a00019c  w    F .text	00000002 GPIO3_IRQHandler
1a00019c  w    F .text	00000002 SCT_IRQHandler
1a000860 g     F .text	0000001c Chip_Clock_GetDividerDivisor
1a001900 g     F .text	00000010 memset
1a000180  w    F .text	00000002 MemManage_Handler
1a000300 g     F .text	00000070 main
1a00019c  w    F .text	00000002 WDT_IRQHandler
2000c000 g       *ABS*	00000000 __top_RamAHB16
1008a000 g       *ABS*	00000000 __top_RamLoc40
1a00018c  w    F .text	00000002 SVC_Handler
1a00019c  w    F .text	00000002 GPIO7_IRQHandler
1a000ab4 g     F .text	0000003c Chip_Clock_EnableOpts
1a001a60 g     O .text	00000136 gpioPinsConfig
1a00087c g     F .text	000000b8 Chip_Clock_GetClockInputHz
1a000b3c g     F .text	00000058 fpuInit
1a000934 g     F .text	00000080 Chip_Clock_CalcMainPLLValue
1a001080 g     F .text	0000000c SystemInit
1a00019c  w    F .text	00000002 SPIFI_IRQHandler
1a000370 g     F .text	00000040 check_state
1a00019c  w    F .text	00000002 QEI_IRQHandler
1a000150 g       .text	00000000 __bss_section_table
1a001320 g     F .text	00000058 gpioWrite
1a000f58 g     F .text	00000034 Board_SetupMuxing
1a000dd0 g     F .text	000000e4 Chip_UART_SetBaudFDR
10000068 g     O .bss	00000008 tickRateMS
1a00019c  w    F .text	00000002 ETH_IRQHandler
10000008 g     O .data	00000004 tickHookFunction
10000000 g       .uninit_RESERVED	00000000 _end_uninit_RESERVED
1a00019c  w    F .text	00000002 CAN0_IRQHandler
10000000 g       .data	00000000 _data
10000070 g       .bss	00000000 _pvHeapStart
1a000178 g       .text	00000000 __section_table_end
1a001584 g     F .text	00000064 uartConfig
1a00019c  w    F .text	00000002 GINT0_IRQHandler
1a00019c  w    F .text	00000002 DAC_IRQHandler
1a000f08 g     F .text	00000028 Board_Debug_Init
1000004c g       .data	00000000 _edata
1a00019c  w    F .text	00000002 M0SUB_IRQHandler
1a000bbc g     F .text	00000158 Chip_SetupCoreClock
1a00058c g     F .text	0000006c GPIO0_IRQHandler
1a000000 g     O .text	00000114 g_pfnVectors
1a001004 g     F .text	0000007c ResetISR
1a0005f8 g     F .text	00000014 SystemCoreClockUpdate
1a00019c  w    F .text	00000002 DMA_IRQHandler
1a00019c  w    F .text	00000002 EVRT_IRQHandler
1b080000 g       *ABS*	00000000 __top_MFlashB512
1a0018fc  w    F .text	00000002 .hidden __aeabi_idiv0
1a000184  w    F .text	00000002 BusFault_Handler
1a0015ec g     F .text	00000002 UART3_IRQHandler
1a00019c  w    F .text	00000002 MCPWM_IRQHandler
1a00019c  w    F .text	00000002 M0APP_IRQHandler
1a001378 g     F .text	00000058 gpioRead
1a00019c  w    F .text	00000002 GINT1_IRQHandler
1a000ef4 g     F .text	00000014 Board_UART_Init
1a000a40 g     F .text	00000044 Chip_Clock_SetBaseClock
1a00019c  w    F .text	00000002 GPIO4_IRQHandler
1a000ff8 g     F .text	0000000c Board_SystemInit



Disassembly of section .text:

1a000000 <g_pfnVectors>:
1a000000:	00 80 00 10 05 10 00 1a 79 01 00 1a 7d 01 00 1a     ........y...}...
1a000010:	81 01 00 1a 85 01 00 1a 89 01 00 1a 76 68 ff 53     ............vh.S
	...
1a00002c:	8d 01 00 1a 91 01 00 1a 00 00 00 00 95 01 00 1a     ................
1a00003c:	61 14 00 1a 9d 01 00 1a 9d 01 00 1a 9d 01 00 1a     a...............
1a00004c:	00 00 00 00 9d 01 00 1a 9d 01 00 1a 9d 01 00 1a     ................
1a00005c:	9d 01 00 1a 9d 01 00 1a 9d 01 00 1a 9d 01 00 1a     ................
1a00006c:	9d 01 00 1a 8d 14 00 1a c9 14 00 1a 05 15 00 1a     ................
1a00007c:	45 15 00 1a 9d 01 00 1a 9d 01 00 1a 9d 01 00 1a     E...............
1a00008c:	9d 01 00 1a 9d 01 00 1a 9d 01 00 1a 9d 01 00 1a     ................
1a00009c:	9d 01 00 1a d1 01 00 1a 9d 01 00 1a e9 15 00 1a     ................
1a0000ac:	ed 15 00 1a 9d 01 00 1a 9d 01 00 1a 9d 01 00 1a     ................
1a0000bc:	9d 01 00 1a 8d 05 00 1a 9d 01 00 1a 9d 01 00 1a     ................
1a0000cc:	9d 01 00 1a 9d 01 00 1a 9d 01 00 1a 9d 01 00 1a     ................
1a0000dc:	9d 01 00 1a 9d 01 00 1a 9d 01 00 1a 9d 01 00 1a     ................
1a0000ec:	9d 01 00 1a 00 00 00 00 9d 01 00 1a 9d 01 00 1a     ................
1a0000fc:	9d 01 00 1a 00 00 00 00 9d 01 00 1a 9d 01 00 1a     ................
1a00010c:	9d 01 00 1a 9d 01 00 1a                             ........

1a000114 <__data_section_table>:
1a000114:	1a001ba0 	.word	0x1a001ba0
1a000118:	10000000 	.word	0x10000000
1a00011c:	0000004c 	.word	0x0000004c
1a000120:	1a001ba0 	.word	0x1a001ba0
1a000124:	10080000 	.word	0x10080000
1a000128:	00000000 	.word	0x00000000
1a00012c:	1a001ba0 	.word	0x1a001ba0
1a000130:	20000000 	.word	0x20000000
1a000134:	00000000 	.word	0x00000000
1a000138:	1a001ba0 	.word	0x1a001ba0
1a00013c:	20008000 	.word	0x20008000
1a000140:	00000000 	.word	0x00000000
1a000144:	1a001ba0 	.word	0x1a001ba0
1a000148:	2000c000 	.word	0x2000c000
1a00014c:	00000000 	.word	0x00000000

1a000150 <__bss_section_table>:
1a000150:	10000050 	.word	0x10000050
1a000154:	00000020 	.word	0x00000020
1a000158:	10080000 	.word	0x10080000
1a00015c:	00000000 	.word	0x00000000
1a000160:	20000000 	.word	0x20000000
1a000164:	00000000 	.word	0x00000000
1a000168:	20008000 	.word	0x20008000
1a00016c:	00000000 	.word	0x00000000
1a000170:	2000c000 	.word	0x2000c000
1a000174:	00000000 	.word	0x00000000

1a000178 <NMI_Handler>:
1a000178:	e7fe      	b.n	1a000178 <NMI_Handler>
1a00017a:	bf00      	nop

1a00017c <HardFault_Handler>:
1a00017c:	e7fe      	b.n	1a00017c <HardFault_Handler>
1a00017e:	bf00      	nop

1a000180 <MemManage_Handler>:
1a000180:	e7fe      	b.n	1a000180 <MemManage_Handler>
1a000182:	bf00      	nop

1a000184 <BusFault_Handler>:
1a000184:	e7fe      	b.n	1a000184 <BusFault_Handler>
1a000186:	bf00      	nop

1a000188 <UsageFault_Handler>:
1a000188:	e7fe      	b.n	1a000188 <UsageFault_Handler>
1a00018a:	bf00      	nop

1a00018c <SVC_Handler>:
1a00018c:	e7fe      	b.n	1a00018c <SVC_Handler>
1a00018e:	bf00      	nop

1a000190 <DebugMon_Handler>:
1a000190:	e7fe      	b.n	1a000190 <DebugMon_Handler>
1a000192:	bf00      	nop

1a000194 <PendSV_Handler>:
1a000194:	e7fe      	b.n	1a000194 <PendSV_Handler>
1a000196:	bf00      	nop
1a000198:	e7fe      	b.n	1a000198 <PendSV_Handler+0x4>
1a00019a:	bf00      	nop

1a00019c <ADC0_IRQHandler>:
1a00019c:	e7fe      	b.n	1a00019c <ADC0_IRQHandler>
1a00019e:	bf00      	nop

1a0001a0 <data_init>:
1a0001a0:	b410      	push	{r4}
1a0001a2:	2300      	movs	r3, #0
1a0001a4:	e004      	b.n	1a0001b0 <data_init+0x10>
1a0001a6:	6804      	ldr	r4, [r0, #0]
1a0001a8:	600c      	str	r4, [r1, #0]
1a0001aa:	3304      	adds	r3, #4
1a0001ac:	3004      	adds	r0, #4
1a0001ae:	3104      	adds	r1, #4
1a0001b0:	4293      	cmp	r3, r2
1a0001b2:	d3f8      	bcc.n	1a0001a6 <data_init+0x6>
1a0001b4:	f85d 4b04 	ldr.w	r4, [sp], #4
1a0001b8:	4770      	bx	lr
1a0001ba:	bf00      	nop

1a0001bc <bss_init>:
1a0001bc:	2300      	movs	r3, #0
1a0001be:	e003      	b.n	1a0001c8 <bss_init+0xc>
1a0001c0:	2200      	movs	r2, #0
1a0001c2:	6002      	str	r2, [r0, #0]
1a0001c4:	3304      	adds	r3, #4
1a0001c6:	3004      	adds	r0, #4
1a0001c8:	428b      	cmp	r3, r1
1a0001ca:	d3f9      	bcc.n	1a0001c0 <bss_init+0x4>
1a0001cc:	4770      	bx	lr
1a0001ce:	bf00      	nop

1a0001d0 <UART0_IRQHandler>:
1a0001d0:	4770      	bx	lr
1a0001d2:	bf00      	nop
1a0001d4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001dc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001ec:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001fc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000200:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000204:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000208:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00020c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000210:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000214:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000218:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00021c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000220:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000224:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000228:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00022c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000230:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000234:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000238:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00023c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000240:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000244:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000248:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00024c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000250:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000254:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000258:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00025c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000260:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000264:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000268:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00026c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000270:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000274:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000278:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00027c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000280:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000284:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000288:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00028c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000290:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000294:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000298:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00029c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ac:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002bc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002cc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002dc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ec:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff

1a0002fc <CRP_WORD>:
1a0002fc:	ffff ffff                                   ....

1a000300 <main>:
    
   
}

// FUNCION PRINCIPAL, PUNTO DE ENTRADA AL PROGRAMA LUEGO DE ENCENDIDO O RESET.
int main( void ){
1a000300:	b508      	push	{r3, lr}
    
    
   // ---------- CONFIGURACIONES ------------------------------
   // Inicializar y configurar la plataforma
   boardConfig();   
1a000302:	f000 fec3 	bl	1a00108c <boardConfig>
   
   /* Configuraci√≥n de GPIO0 de la EDU-CIAA-NXP como entrada con pull-up */
   gpioConfig( GPIO0, GPIO_INPUT_PULLUP );
1a000306:	2102      	movs	r1, #2
1a000308:	2020      	movs	r0, #32
1a00030a:	f000 ff4f 	bl	1a0011ac <gpioConfig>
    
    /*CONFIGURAR GPIO 1,2,3*/

    gpioConfig( PIN_2, GPIO_INPUT);
1a00030e:	2100      	movs	r1, #0
1a000310:	201f      	movs	r0, #31
1a000312:	f000 ff4b 	bl	1a0011ac <gpioConfig>
    gpioConfig( PIN_3, GPIO_INPUT);
1a000316:	2100      	movs	r1, #0
1a000318:	201e      	movs	r0, #30
1a00031a:	f000 ff47 	bl	1a0011ac <gpioConfig>
    uartConfig( UART_USB, 115200 );
1a00031e:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
1a000322:	2000      	movs	r0, #0
1a000324:	f001 f92e 	bl	1a001584 <uartConfig>
    
    gpioWrite(LEDB,gpioRead(PIN_1));
1a000328:	2020      	movs	r0, #32
1a00032a:	f001 f825 	bl	1a001378 <gpioRead>
1a00032e:	4601      	mov	r1, r0
1a000330:	202a      	movs	r0, #42	; 0x2a
1a000332:	f000 fff5 	bl	1a001320 <gpioWrite>
 */
STATIC INLINE void Chip_SCU_GPIOIntPinSel(uint8_t PortSel, uint8_t PortNum, uint8_t PinNum)
{
   int32_t of = (PortSel & 3) << 3;
   uint32_t val = (((PortNum & 0x7) << 5) | (PinNum & 0x1F)) << of;
   LPC_SCU->PINTSEL[PortSel >> 2] = (LPC_SCU->PINTSEL[PortSel >> 2] & ~(0xFF << of)) | val;
1a000336:	4a0c      	ldr	r2, [pc, #48]	; (1a000368 <main+0x68>)
1a000338:	f8d2 3e00 	ldr.w	r3, [r2, #3584]	; 0xe00
1a00033c:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
1a000340:	f043 0360 	orr.w	r3, r3, #96	; 0x60
1a000344:	f8c2 3e00 	str.w	r3, [r2, #3584]	; 0xe00
 * @param  pins    : Pin interrupts to clear (ORed value of PININTCH*)
 * @return Nothing
 */
STATIC INLINE void Chip_PININT_ClearIntStatus(LPC_PIN_INT_T *pPININT, uint32_t pins)
{
   pPININT->IST = pins;
1a000348:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
1a00034c:	2301      	movs	r3, #1
1a00034e:	6253      	str	r3, [r2, #36]	; 0x24
   pPININT->ISEL &= ~pins;
1a000350:	6811      	ldr	r1, [r2, #0]
1a000352:	f021 0101 	bic.w	r1, r1, #1
1a000356:	6011      	str	r1, [r2, #0]
   pPININT->SIENF = pins;
1a000358:	6153      	str	r3, [r2, #20]
   pPININT->SIENR = pins;
1a00035a:	6093      	str	r3, [r2, #8]

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
1a00035c:	4a03      	ldr	r2, [pc, #12]	; (1a00036c <main+0x6c>)
1a00035e:	f8c2 3184 	str.w	r3, [r2, #388]	; 0x184
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
1a000362:	6053      	str	r3, [r2, #4]
1a000364:	e7fe      	b.n	1a000364 <main+0x64>
1a000366:	bf00      	nop
1a000368:	40086000 	.word	0x40086000
1a00036c:	e000e100 	.word	0xe000e100

1a000370 <check_state>:
   return 0;
}

/*==================[definiciones de funciones internas]=====================*/
int check_state(int p1,int p2, int p3)
{
1a000370:	b570      	push	{r4, r5, r6, lr}
1a000372:	4604      	mov	r4, r0
1a000374:	460e      	mov	r6, r1
1a000376:	4615      	mov	r5, r2
    
    if(gpioRead(PIN_1) == p1 & gpioRead(PIN_2) == p2 & gpioRead(PIN_3) == p3)
1a000378:	2020      	movs	r0, #32
1a00037a:	f000 fffd 	bl	1a001378 <gpioRead>
1a00037e:	42a0      	cmp	r0, r4
1a000380:	bf14      	ite	ne
1a000382:	2400      	movne	r4, #0
1a000384:	2401      	moveq	r4, #1
1a000386:	201f      	movs	r0, #31
1a000388:	f000 fff6 	bl	1a001378 <gpioRead>
1a00038c:	42b0      	cmp	r0, r6
1a00038e:	bf14      	ite	ne
1a000390:	2400      	movne	r4, #0
1a000392:	f004 0401 	andeq.w	r4, r4, #1
1a000396:	201e      	movs	r0, #30
1a000398:	f000 ffee 	bl	1a001378 <gpioRead>
1a00039c:	42a8      	cmp	r0, r5
1a00039e:	bf14      	ite	ne
1a0003a0:	2000      	movne	r0, #0
1a0003a2:	2001      	moveq	r0, #1
1a0003a4:	b114      	cbz	r4, 1a0003ac <check_state+0x3c>
1a0003a6:	b108      	cbz	r0, 1a0003ac <check_state+0x3c>
    {
        return 1;
1a0003a8:	2001      	movs	r0, #1
1a0003aa:	bd70      	pop	{r4, r5, r6, pc}
    }
    else
    {
        return 0;
1a0003ac:	2000      	movs	r0, #0
    }
}
1a0003ae:	bd70      	pop	{r4, r5, r6, pc}

1a0003b0 <STATE_MACHINE>:
{
1a0003b0:	b508      	push	{r3, lr}
  switch (STATE)
1a0003b2:	4b74      	ldr	r3, [pc, #464]	; (1a000584 <STATE_MACHINE+0x1d4>)
1a0003b4:	681b      	ldr	r3, [r3, #0]
1a0003b6:	2b0d      	cmp	r3, #13
1a0003b8:	f200 80e2 	bhi.w	1a000580 <STATE_MACHINE+0x1d0>
1a0003bc:	e8df f013 	tbh	[pc, r3, lsl #1]
1a0003c0:	001c000e 	.word	0x001c000e
1a0003c4:	0038002a 	.word	0x0038002a
1a0003c8:	00540046 	.word	0x00540046
1a0003cc:	00700062 	.word	0x00700062
1a0003d0:	008c007e 	.word	0x008c007e
1a0003d4:	00a8009a 	.word	0x00a8009a
1a0003d8:	00d000b6 	.word	0x00d000b6
  			if(check_state(1,0,0)){
1a0003dc:	2200      	movs	r2, #0
1a0003de:	4611      	mov	r1, r2
1a0003e0:	2001      	movs	r0, #1
1a0003e2:	f7ff ffc5 	bl	1a000370 <check_state>
1a0003e6:	b118      	cbz	r0, 1a0003f0 <STATE_MACHINE+0x40>
  				STATE = 1;
1a0003e8:	2201      	movs	r2, #1
1a0003ea:	4b66      	ldr	r3, [pc, #408]	; (1a000584 <STATE_MACHINE+0x1d4>)
1a0003ec:	601a      	str	r2, [r3, #0]
1a0003ee:	bd08      	pop	{r3, pc}
            STATE = 13;
1a0003f0:	220d      	movs	r2, #13
1a0003f2:	4b64      	ldr	r3, [pc, #400]	; (1a000584 <STATE_MACHINE+0x1d4>)
1a0003f4:	601a      	str	r2, [r3, #0]
1a0003f6:	bd08      	pop	{r3, pc}
  			if(check_state (0,0,0)){
1a0003f8:	2200      	movs	r2, #0
1a0003fa:	4611      	mov	r1, r2
1a0003fc:	4610      	mov	r0, r2
1a0003fe:	f7ff ffb7 	bl	1a000370 <check_state>
1a000402:	b118      	cbz	r0, 1a00040c <STATE_MACHINE+0x5c>
  				STATE = 2;
1a000404:	2202      	movs	r2, #2
1a000406:	4b5f      	ldr	r3, [pc, #380]	; (1a000584 <STATE_MACHINE+0x1d4>)
1a000408:	601a      	str	r2, [r3, #0]
1a00040a:	bd08      	pop	{r3, pc}
            STATE = 13;
1a00040c:	220d      	movs	r2, #13
1a00040e:	4b5d      	ldr	r3, [pc, #372]	; (1a000584 <STATE_MACHINE+0x1d4>)
1a000410:	601a      	str	r2, [r3, #0]
1a000412:	bd08      	pop	{r3, pc}
  			if(check_state(1,1,0)){
1a000414:	2200      	movs	r2, #0
1a000416:	2101      	movs	r1, #1
1a000418:	4608      	mov	r0, r1
1a00041a:	f7ff ffa9 	bl	1a000370 <check_state>
1a00041e:	b118      	cbz	r0, 1a000428 <STATE_MACHINE+0x78>
  				STATE = 3;
1a000420:	2203      	movs	r2, #3
1a000422:	4b58      	ldr	r3, [pc, #352]	; (1a000584 <STATE_MACHINE+0x1d4>)
1a000424:	601a      	str	r2, [r3, #0]
1a000426:	bd08      	pop	{r3, pc}
            STATE = 13;
1a000428:	220d      	movs	r2, #13
1a00042a:	4b56      	ldr	r3, [pc, #344]	; (1a000584 <STATE_MACHINE+0x1d4>)
1a00042c:	601a      	str	r2, [r3, #0]
1a00042e:	bd08      	pop	{r3, pc}
  			if(check_state(0,1,0)){
1a000430:	2200      	movs	r2, #0
1a000432:	2101      	movs	r1, #1
1a000434:	4610      	mov	r0, r2
1a000436:	f7ff ff9b 	bl	1a000370 <check_state>
1a00043a:	b118      	cbz	r0, 1a000444 <STATE_MACHINE+0x94>
  				STATE = 4;
1a00043c:	2204      	movs	r2, #4
1a00043e:	4b51      	ldr	r3, [pc, #324]	; (1a000584 <STATE_MACHINE+0x1d4>)
1a000440:	601a      	str	r2, [r3, #0]
1a000442:	bd08      	pop	{r3, pc}
            STATE = 13;
1a000444:	220d      	movs	r2, #13
1a000446:	4b4f      	ldr	r3, [pc, #316]	; (1a000584 <STATE_MACHINE+0x1d4>)
1a000448:	601a      	str	r2, [r3, #0]
1a00044a:	bd08      	pop	{r3, pc}
  			if(check_state(1,0,0)){
1a00044c:	2200      	movs	r2, #0
1a00044e:	4611      	mov	r1, r2
1a000450:	2001      	movs	r0, #1
1a000452:	f7ff ff8d 	bl	1a000370 <check_state>
1a000456:	b118      	cbz	r0, 1a000460 <STATE_MACHINE+0xb0>
  				STATE = 5;
1a000458:	2205      	movs	r2, #5
1a00045a:	4b4a      	ldr	r3, [pc, #296]	; (1a000584 <STATE_MACHINE+0x1d4>)
1a00045c:	601a      	str	r2, [r3, #0]
1a00045e:	bd08      	pop	{r3, pc}
            STATE = 13;
1a000460:	220d      	movs	r2, #13
1a000462:	4b48      	ldr	r3, [pc, #288]	; (1a000584 <STATE_MACHINE+0x1d4>)
1a000464:	601a      	str	r2, [r3, #0]
1a000466:	bd08      	pop	{r3, pc}
  			if(check_state(0,0,0)){
1a000468:	2200      	movs	r2, #0
1a00046a:	4611      	mov	r1, r2
1a00046c:	4610      	mov	r0, r2
1a00046e:	f7ff ff7f 	bl	1a000370 <check_state>
1a000472:	b118      	cbz	r0, 1a00047c <STATE_MACHINE+0xcc>
  				STATE = 6;
1a000474:	2206      	movs	r2, #6
1a000476:	4b43      	ldr	r3, [pc, #268]	; (1a000584 <STATE_MACHINE+0x1d4>)
1a000478:	601a      	str	r2, [r3, #0]
1a00047a:	bd08      	pop	{r3, pc}
            STATE = 13;
1a00047c:	220d      	movs	r2, #13
1a00047e:	4b41      	ldr	r3, [pc, #260]	; (1a000584 <STATE_MACHINE+0x1d4>)
1a000480:	601a      	str	r2, [r3, #0]
1a000482:	bd08      	pop	{r3, pc}
  			if(check_state(1,0,0)){
1a000484:	2200      	movs	r2, #0
1a000486:	4611      	mov	r1, r2
1a000488:	2001      	movs	r0, #1
1a00048a:	f7ff ff71 	bl	1a000370 <check_state>
1a00048e:	b118      	cbz	r0, 1a000498 <STATE_MACHINE+0xe8>
  				STATE = 7;
1a000490:	2207      	movs	r2, #7
1a000492:	4b3c      	ldr	r3, [pc, #240]	; (1a000584 <STATE_MACHINE+0x1d4>)
1a000494:	601a      	str	r2, [r3, #0]
1a000496:	bd08      	pop	{r3, pc}
            STATE = 13;
1a000498:	220d      	movs	r2, #13
1a00049a:	4b3a      	ldr	r3, [pc, #232]	; (1a000584 <STATE_MACHINE+0x1d4>)
1a00049c:	601a      	str	r2, [r3, #0]
1a00049e:	bd08      	pop	{r3, pc}
  			if(check_state(0,0,0)){
1a0004a0:	2200      	movs	r2, #0
1a0004a2:	4611      	mov	r1, r2
1a0004a4:	4610      	mov	r0, r2
1a0004a6:	f7ff ff63 	bl	1a000370 <check_state>
1a0004aa:	b118      	cbz	r0, 1a0004b4 <STATE_MACHINE+0x104>
  				STATE = 8;
1a0004ac:	2208      	movs	r2, #8
1a0004ae:	4b35      	ldr	r3, [pc, #212]	; (1a000584 <STATE_MACHINE+0x1d4>)
1a0004b0:	601a      	str	r2, [r3, #0]
1a0004b2:	bd08      	pop	{r3, pc}
            STATE = 13;
1a0004b4:	220d      	movs	r2, #13
1a0004b6:	4b33      	ldr	r3, [pc, #204]	; (1a000584 <STATE_MACHINE+0x1d4>)
1a0004b8:	601a      	str	r2, [r3, #0]
1a0004ba:	bd08      	pop	{r3, pc}
  			if(check_state(1,0,0)){
1a0004bc:	2200      	movs	r2, #0
1a0004be:	4611      	mov	r1, r2
1a0004c0:	2001      	movs	r0, #1
1a0004c2:	f7ff ff55 	bl	1a000370 <check_state>
1a0004c6:	b118      	cbz	r0, 1a0004d0 <STATE_MACHINE+0x120>
  				STATE = 9;
1a0004c8:	2209      	movs	r2, #9
1a0004ca:	4b2e      	ldr	r3, [pc, #184]	; (1a000584 <STATE_MACHINE+0x1d4>)
1a0004cc:	601a      	str	r2, [r3, #0]
1a0004ce:	bd08      	pop	{r3, pc}
            STATE = 13;
1a0004d0:	220d      	movs	r2, #13
1a0004d2:	4b2c      	ldr	r3, [pc, #176]	; (1a000584 <STATE_MACHINE+0x1d4>)
1a0004d4:	601a      	str	r2, [r3, #0]
1a0004d6:	bd08      	pop	{r3, pc}
  			if(check_state(0,0,0)){
1a0004d8:	2200      	movs	r2, #0
1a0004da:	4611      	mov	r1, r2
1a0004dc:	4610      	mov	r0, r2
1a0004de:	f7ff ff47 	bl	1a000370 <check_state>
1a0004e2:	b118      	cbz	r0, 1a0004ec <STATE_MACHINE+0x13c>
  				STATE = 10;
1a0004e4:	220a      	movs	r2, #10
1a0004e6:	4b27      	ldr	r3, [pc, #156]	; (1a000584 <STATE_MACHINE+0x1d4>)
1a0004e8:	601a      	str	r2, [r3, #0]
1a0004ea:	bd08      	pop	{r3, pc}
            STATE = 13;
1a0004ec:	220d      	movs	r2, #13
1a0004ee:	4b25      	ldr	r3, [pc, #148]	; (1a000584 <STATE_MACHINE+0x1d4>)
1a0004f0:	601a      	str	r2, [r3, #0]
1a0004f2:	bd08      	pop	{r3, pc}
  			if(check_state(1,0,1)){
1a0004f4:	2201      	movs	r2, #1
1a0004f6:	2100      	movs	r1, #0
1a0004f8:	4610      	mov	r0, r2
1a0004fa:	f7ff ff39 	bl	1a000370 <check_state>
1a0004fe:	b118      	cbz	r0, 1a000508 <STATE_MACHINE+0x158>
  				STATE = 11;
1a000500:	220b      	movs	r2, #11
1a000502:	4b20      	ldr	r3, [pc, #128]	; (1a000584 <STATE_MACHINE+0x1d4>)
1a000504:	601a      	str	r2, [r3, #0]
1a000506:	bd08      	pop	{r3, pc}
            STATE = 13;
1a000508:	220d      	movs	r2, #13
1a00050a:	4b1e      	ldr	r3, [pc, #120]	; (1a000584 <STATE_MACHINE+0x1d4>)
1a00050c:	601a      	str	r2, [r3, #0]
1a00050e:	bd08      	pop	{r3, pc}
  			if(check_state(0,0,1)){
1a000510:	2201      	movs	r2, #1
1a000512:	2100      	movs	r1, #0
1a000514:	4608      	mov	r0, r1
1a000516:	f7ff ff2b 	bl	1a000370 <check_state>
1a00051a:	b118      	cbz	r0, 1a000524 <STATE_MACHINE+0x174>
  				STATE = 0;
1a00051c:	2200      	movs	r2, #0
1a00051e:	4b19      	ldr	r3, [pc, #100]	; (1a000584 <STATE_MACHINE+0x1d4>)
1a000520:	601a      	str	r2, [r3, #0]
1a000522:	bd08      	pop	{r3, pc}
            STATE = 13;
1a000524:	220d      	movs	r2, #13
1a000526:	4b17      	ldr	r3, [pc, #92]	; (1a000584 <STATE_MACHINE+0x1d4>)
1a000528:	601a      	str	r2, [r3, #0]
1a00052a:	bd08      	pop	{r3, pc}
          if(check_state(0,0,1))
1a00052c:	2201      	movs	r2, #1
1a00052e:	2100      	movs	r1, #0
1a000530:	4608      	mov	r0, r1
1a000532:	f7ff ff1d 	bl	1a000370 <check_state>
1a000536:	b318      	cbz	r0, 1a000580 <STATE_MACHINE+0x1d0>
              gpioWrite(LEDB,OFF);
1a000538:	2100      	movs	r1, #0
1a00053a:	202a      	movs	r0, #42	; 0x2a
1a00053c:	f000 fef0 	bl	1a001320 <gpioWrite>
              gpioWrite(LEDG,!gpioRead(PIN_1));
1a000540:	2020      	movs	r0, #32
1a000542:	f000 ff19 	bl	1a001378 <gpioRead>
1a000546:	fab0 f180 	clz	r1, r0
1a00054a:	0949      	lsrs	r1, r1, #5
1a00054c:	2029      	movs	r0, #41	; 0x29
1a00054e:	f000 fee7 	bl	1a001320 <gpioWrite>
              LEDCONTROL = LEDG;
1a000552:	2229      	movs	r2, #41	; 0x29
1a000554:	4b0c      	ldr	r3, [pc, #48]	; (1a000588 <STATE_MACHINE+0x1d8>)
1a000556:	701a      	strb	r2, [r3, #0]
              STATE = 0;
1a000558:	2200      	movs	r2, #0
1a00055a:	4b0a      	ldr	r3, [pc, #40]	; (1a000584 <STATE_MACHINE+0x1d4>)
1a00055c:	601a      	str	r2, [r3, #0]
1a00055e:	bd08      	pop	{r3, pc}
              gpioWrite(LEDG,OFF);
1a000560:	2100      	movs	r1, #0
1a000562:	2029      	movs	r0, #41	; 0x29
1a000564:	f000 fedc 	bl	1a001320 <gpioWrite>
              gpioWrite(LEDR,!gpioRead(PIN_1));
1a000568:	2020      	movs	r0, #32
1a00056a:	f000 ff05 	bl	1a001378 <gpioRead>
1a00056e:	fab0 f180 	clz	r1, r0
1a000572:	0949      	lsrs	r1, r1, #5
1a000574:	2028      	movs	r0, #40	; 0x28
1a000576:	f000 fed3 	bl	1a001320 <gpioWrite>
              LEDCONTROL = LEDR;
1a00057a:	2228      	movs	r2, #40	; 0x28
1a00057c:	4b02      	ldr	r3, [pc, #8]	; (1a000588 <STATE_MACHINE+0x1d8>)
1a00057e:	701a      	strb	r2, [r3, #0]
1a000580:	bd08      	pop	{r3, pc}
1a000582:	bf00      	nop
1a000584:	10000004 	.word	0x10000004
1a000588:	10000000 	.word	0x10000000

1a00058c <GPIO0_IRQHandler>:
{
1a00058c:	b508      	push	{r3, lr}
   pPININT->IST = pins;
1a00058e:	2201      	movs	r2, #1
1a000590:	4b17      	ldr	r3, [pc, #92]	; (1a0005f0 <GPIO0_IRQHandler+0x64>)
1a000592:	625a      	str	r2, [r3, #36]	; 0x24
    STATE_MACHINE();
1a000594:	f7ff ff0c 	bl	1a0003b0 <STATE_MACHINE>
   gpioToggle(LEDCONTROL);//LEd de conntrol de interrupciones
1a000598:	4b16      	ldr	r3, [pc, #88]	; (1a0005f4 <GPIO0_IRQHandler+0x68>)
1a00059a:	7818      	ldrb	r0, [r3, #0]
1a00059c:	f000 ff18 	bl	1a0013d0 <gpioToggle>
    if(gpioRead(PIN_1)){gpioWrite(LED1,ON);}
1a0005a0:	2020      	movs	r0, #32
1a0005a2:	f000 fee9 	bl	1a001378 <gpioRead>
1a0005a6:	b1a0      	cbz	r0, 1a0005d2 <GPIO0_IRQHandler+0x46>
1a0005a8:	2101      	movs	r1, #1
1a0005aa:	202b      	movs	r0, #43	; 0x2b
1a0005ac:	f000 feb8 	bl	1a001320 <gpioWrite>
      if(gpioRead(PIN_2)){gpioWrite(LED2,ON);}
1a0005b0:	201f      	movs	r0, #31
1a0005b2:	f000 fee1 	bl	1a001378 <gpioRead>
1a0005b6:	b188      	cbz	r0, 1a0005dc <GPIO0_IRQHandler+0x50>
1a0005b8:	2101      	movs	r1, #1
1a0005ba:	202c      	movs	r0, #44	; 0x2c
1a0005bc:	f000 feb0 	bl	1a001320 <gpioWrite>
      if(gpioRead(PIN_3)){gpioWrite(LED3,ON);}
1a0005c0:	201e      	movs	r0, #30
1a0005c2:	f000 fed9 	bl	1a001378 <gpioRead>
1a0005c6:	b970      	cbnz	r0, 1a0005e6 <GPIO0_IRQHandler+0x5a>
      else{gpioWrite(LED3,OFF);}
1a0005c8:	2100      	movs	r1, #0
1a0005ca:	202d      	movs	r0, #45	; 0x2d
1a0005cc:	f000 fea8 	bl	1a001320 <gpioWrite>
1a0005d0:	bd08      	pop	{r3, pc}
    else{gpioWrite(LED1,OFF);}
1a0005d2:	2100      	movs	r1, #0
1a0005d4:	202b      	movs	r0, #43	; 0x2b
1a0005d6:	f000 fea3 	bl	1a001320 <gpioWrite>
1a0005da:	e7e9      	b.n	1a0005b0 <GPIO0_IRQHandler+0x24>
      else{gpioWrite(LED2,OFF);}
1a0005dc:	2100      	movs	r1, #0
1a0005de:	202c      	movs	r0, #44	; 0x2c
1a0005e0:	f000 fe9e 	bl	1a001320 <gpioWrite>
1a0005e4:	e7ec      	b.n	1a0005c0 <GPIO0_IRQHandler+0x34>
      if(gpioRead(PIN_3)){gpioWrite(LED3,ON);}
1a0005e6:	2101      	movs	r1, #1
1a0005e8:	202d      	movs	r0, #45	; 0x2d
1a0005ea:	f000 fe99 	bl	1a001320 <gpioWrite>
1a0005ee:	bd08      	pop	{r3, pc}
1a0005f0:	40087000 	.word	0x40087000
1a0005f4:	10000000 	.word	0x10000000

1a0005f8 <SystemCoreClockUpdate>:
1a0005f8:	b508      	push	{r3, lr}
1a0005fa:	2069      	movs	r0, #105	; 0x69
1a0005fc:	f000 fa78 	bl	1a000af0 <Chip_Clock_GetRate>
1a000600:	4b01      	ldr	r3, [pc, #4]	; (1a000608 <SystemCoreClockUpdate+0x10>)
1a000602:	6018      	str	r0, [r3, #0]
1a000604:	bd08      	pop	{r3, pc}
1a000606:	bf00      	nop
1a000608:	10000058 	.word	0x10000058

1a00060c <pll_calc_divs>:
1a00060c:	b5f0      	push	{r4, r5, r6, r7, lr}
1a00060e:	680b      	ldr	r3, [r1, #0]
1a000610:	f013 0f80 	tst.w	r3, #128	; 0x80
1a000614:	d002      	beq.n	1a00061c <pll_calc_divs+0x10>
1a000616:	f023 0340 	bic.w	r3, r3, #64	; 0x40
1a00061a:	600b      	str	r3, [r1, #0]
1a00061c:	4686      	mov	lr, r0
1a00061e:	2601      	movs	r6, #1
1a000620:	e041      	b.n	1a0006a6 <pll_calc_divs+0x9a>
1a000622:	680d      	ldr	r5, [r1, #0]
1a000624:	f015 0f40 	tst.w	r5, #64	; 0x40
1a000628:	d008      	beq.n	1a00063c <pll_calc_divs+0x30>
1a00062a:	1c7b      	adds	r3, r7, #1
1a00062c:	fa04 f203 	lsl.w	r2, r4, r3
1a000630:	694b      	ldr	r3, [r1, #20]
1a000632:	fb03 f302 	mul.w	r3, r3, r2
1a000636:	fbb3 f3f6 	udiv	r3, r3, r6
1a00063a:	e004      	b.n	1a000646 <pll_calc_divs+0x3a>
1a00063c:	694b      	ldr	r3, [r1, #20]
1a00063e:	fb04 f303 	mul.w	r3, r4, r3
1a000642:	fbb3 f3f6 	udiv	r3, r3, r6
1a000646:	4a19      	ldr	r2, [pc, #100]	; (1a0006ac <pll_calc_divs+0xa0>)
1a000648:	4293      	cmp	r3, r2
1a00064a:	d920      	bls.n	1a00068e <pll_calc_divs+0x82>
1a00064c:	4a18      	ldr	r2, [pc, #96]	; (1a0006b0 <pll_calc_divs+0xa4>)
1a00064e:	4293      	cmp	r3, r2
1a000650:	d823      	bhi.n	1a00069a <pll_calc_divs+0x8e>
1a000652:	f015 0f80 	tst.w	r5, #128	; 0x80
1a000656:	d103      	bne.n	1a000660 <pll_calc_divs+0x54>
1a000658:	1c7a      	adds	r2, r7, #1
1a00065a:	fa23 f202 	lsr.w	r2, r3, r2
1a00065e:	e000      	b.n	1a000662 <pll_calc_divs+0x56>
1a000660:	461a      	mov	r2, r3
1a000662:	1a85      	subs	r5, r0, r2
1a000664:	d502      	bpl.n	1a00066c <pll_calc_divs+0x60>
1a000666:	f1c5 0c00 	rsb	ip, r5, #0
1a00066a:	e000      	b.n	1a00066e <pll_calc_divs+0x62>
1a00066c:	46ac      	mov	ip, r5
1a00066e:	45e6      	cmp	lr, ip
1a000670:	d90d      	bls.n	1a00068e <pll_calc_divs+0x82>
1a000672:	608e      	str	r6, [r1, #8]
1a000674:	f107 0e01 	add.w	lr, r7, #1
1a000678:	f8c1 e00c 	str.w	lr, [r1, #12]
1a00067c:	610c      	str	r4, [r1, #16]
1a00067e:	618a      	str	r2, [r1, #24]
1a000680:	61cb      	str	r3, [r1, #28]
1a000682:	2d00      	cmp	r5, #0
1a000684:	da02      	bge.n	1a00068c <pll_calc_divs+0x80>
1a000686:	f1c5 0e00 	rsb	lr, r5, #0
1a00068a:	e000      	b.n	1a00068e <pll_calc_divs+0x82>
1a00068c:	46ae      	mov	lr, r5
1a00068e:	3401      	adds	r4, #1
1a000690:	e000      	b.n	1a000694 <pll_calc_divs+0x88>
1a000692:	2401      	movs	r4, #1
1a000694:	f5b4 7f80 	cmp.w	r4, #256	; 0x100
1a000698:	ddc3      	ble.n	1a000622 <pll_calc_divs+0x16>
1a00069a:	3701      	adds	r7, #1
1a00069c:	e000      	b.n	1a0006a0 <pll_calc_divs+0x94>
1a00069e:	2700      	movs	r7, #0
1a0006a0:	2f03      	cmp	r7, #3
1a0006a2:	ddf6      	ble.n	1a000692 <pll_calc_divs+0x86>
1a0006a4:	3601      	adds	r6, #1
1a0006a6:	2e04      	cmp	r6, #4
1a0006a8:	ddf9      	ble.n	1a00069e <pll_calc_divs+0x92>
1a0006aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
1a0006ac:	094c5eff 	.word	0x094c5eff
1a0006b0:	1312d000 	.word	0x1312d000

1a0006b4 <pll_get_frac>:
1a0006b4:	b5f0      	push	{r4, r5, r6, r7, lr}
1a0006b6:	b099      	sub	sp, #100	; 0x64
1a0006b8:	4605      	mov	r5, r0
1a0006ba:	460c      	mov	r4, r1
1a0006bc:	4668      	mov	r0, sp
1a0006be:	2100      	movs	r1, #0
1a0006c0:	2260      	movs	r2, #96	; 0x60
1a0006c2:	f001 f91d 	bl	1a001900 <memset>
1a0006c6:	2380      	movs	r3, #128	; 0x80
1a0006c8:	9300      	str	r3, [sp, #0]
1a0006ca:	6963      	ldr	r3, [r4, #20]
1a0006cc:	9305      	str	r3, [sp, #20]
1a0006ce:	7923      	ldrb	r3, [r4, #4]
1a0006d0:	f88d 3004 	strb.w	r3, [sp, #4]
1a0006d4:	4628      	mov	r0, r5
1a0006d6:	4669      	mov	r1, sp
1a0006d8:	f7ff ff98 	bl	1a00060c <pll_calc_divs>
1a0006dc:	9b06      	ldr	r3, [sp, #24]
1a0006de:	42ab      	cmp	r3, r5
1a0006e0:	d107      	bne.n	1a0006f2 <pll_get_frac+0x3e>
1a0006e2:	466d      	mov	r5, sp
1a0006e4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a0006e6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a0006e8:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a0006ec:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a0006f0:	e05b      	b.n	1a0007aa <pll_get_frac+0xf6>
1a0006f2:	1aeb      	subs	r3, r5, r3
1a0006f4:	d500      	bpl.n	1a0006f8 <pll_get_frac+0x44>
1a0006f6:	425b      	negs	r3, r3
1a0006f8:	461e      	mov	r6, r3
1a0006fa:	2340      	movs	r3, #64	; 0x40
1a0006fc:	9310      	str	r3, [sp, #64]	; 0x40
1a0006fe:	6963      	ldr	r3, [r4, #20]
1a000700:	9315      	str	r3, [sp, #84]	; 0x54
1a000702:	7923      	ldrb	r3, [r4, #4]
1a000704:	f88d 3044 	strb.w	r3, [sp, #68]	; 0x44
1a000708:	4628      	mov	r0, r5
1a00070a:	a910      	add	r1, sp, #64	; 0x40
1a00070c:	f7ff ff7e 	bl	1a00060c <pll_calc_divs>
1a000710:	9b16      	ldr	r3, [sp, #88]	; 0x58
1a000712:	42ab      	cmp	r3, r5
1a000714:	d107      	bne.n	1a000726 <pll_get_frac+0x72>
1a000716:	ad10      	add	r5, sp, #64	; 0x40
1a000718:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a00071a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a00071c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a000720:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a000724:	e041      	b.n	1a0007aa <pll_get_frac+0xf6>
1a000726:	1aeb      	subs	r3, r5, r3
1a000728:	d500      	bpl.n	1a00072c <pll_get_frac+0x78>
1a00072a:	425b      	negs	r3, r3
1a00072c:	461f      	mov	r7, r3
1a00072e:	2340      	movs	r3, #64	; 0x40
1a000730:	9308      	str	r3, [sp, #32]
1a000732:	6963      	ldr	r3, [r4, #20]
1a000734:	930d      	str	r3, [sp, #52]	; 0x34
1a000736:	7923      	ldrb	r3, [r4, #4]
1a000738:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
1a00073c:	4628      	mov	r0, r5
1a00073e:	a908      	add	r1, sp, #32
1a000740:	f7ff ff64 	bl	1a00060c <pll_calc_divs>
1a000744:	9b0e      	ldr	r3, [sp, #56]	; 0x38
1a000746:	42ab      	cmp	r3, r5
1a000748:	d107      	bne.n	1a00075a <pll_get_frac+0xa6>
1a00074a:	ad08      	add	r5, sp, #32
1a00074c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a00074e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a000750:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a000754:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a000758:	e027      	b.n	1a0007aa <pll_get_frac+0xf6>
1a00075a:	1aed      	subs	r5, r5, r3
1a00075c:	d500      	bpl.n	1a000760 <pll_get_frac+0xac>
1a00075e:	426d      	negs	r5, r5
1a000760:	42ae      	cmp	r6, r5
1a000762:	dc11      	bgt.n	1a000788 <pll_get_frac+0xd4>
1a000764:	42be      	cmp	r6, r7
1a000766:	dc07      	bgt.n	1a000778 <pll_get_frac+0xc4>
1a000768:	466d      	mov	r5, sp
1a00076a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a00076c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a00076e:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a000772:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a000776:	e018      	b.n	1a0007aa <pll_get_frac+0xf6>
1a000778:	ad10      	add	r5, sp, #64	; 0x40
1a00077a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a00077c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a00077e:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a000782:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a000786:	e010      	b.n	1a0007aa <pll_get_frac+0xf6>
1a000788:	42af      	cmp	r7, r5
1a00078a:	db07      	blt.n	1a00079c <pll_get_frac+0xe8>
1a00078c:	ad08      	add	r5, sp, #32
1a00078e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a000790:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a000792:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a000796:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a00079a:	e006      	b.n	1a0007aa <pll_get_frac+0xf6>
1a00079c:	ad10      	add	r5, sp, #64	; 0x40
1a00079e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a0007a0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a0007a2:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a0007a6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a0007aa:	b019      	add	sp, #100	; 0x64
1a0007ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
1a0007ae:	bf00      	nop

1a0007b0 <Chip_Clock_FindBaseClock>:
1a0007b0:	b430      	push	{r4, r5}
1a0007b2:	2300      	movs	r3, #0
1a0007b4:	211c      	movs	r1, #28
1a0007b6:	e010      	b.n	1a0007da <Chip_Clock_FindBaseClock+0x2a>
1a0007b8:	eb03 0243 	add.w	r2, r3, r3, lsl #1
1a0007bc:	0052      	lsls	r2, r2, #1
1a0007be:	4d0d      	ldr	r5, [pc, #52]	; (1a0007f4 <Chip_Clock_FindBaseClock+0x44>)
1a0007c0:	5aaa      	ldrh	r2, [r5, r2]
1a0007c2:	4282      	cmp	r2, r0
1a0007c4:	d806      	bhi.n	1a0007d4 <Chip_Clock_FindBaseClock+0x24>
1a0007c6:	eb03 0243 	add.w	r2, r3, r3, lsl #1
1a0007ca:	0052      	lsls	r2, r2, #1
1a0007cc:	442a      	add	r2, r5
1a0007ce:	8852      	ldrh	r2, [r2, #2]
1a0007d0:	4282      	cmp	r2, r0
1a0007d2:	d201      	bcs.n	1a0007d8 <Chip_Clock_FindBaseClock+0x28>
1a0007d4:	3301      	adds	r3, #1
1a0007d6:	e000      	b.n	1a0007da <Chip_Clock_FindBaseClock+0x2a>
1a0007d8:	4621      	mov	r1, r4
1a0007da:	291c      	cmp	r1, #28
1a0007dc:	d107      	bne.n	1a0007ee <Chip_Clock_FindBaseClock+0x3e>
1a0007de:	eb03 0243 	add.w	r2, r3, r3, lsl #1
1a0007e2:	0052      	lsls	r2, r2, #1
1a0007e4:	4c03      	ldr	r4, [pc, #12]	; (1a0007f4 <Chip_Clock_FindBaseClock+0x44>)
1a0007e6:	4422      	add	r2, r4
1a0007e8:	7914      	ldrb	r4, [r2, #4]
1a0007ea:	428c      	cmp	r4, r1
1a0007ec:	d1e4      	bne.n	1a0007b8 <Chip_Clock_FindBaseClock+0x8>
1a0007ee:	4608      	mov	r0, r1
1a0007f0:	bc30      	pop	{r4, r5}
1a0007f2:	4770      	bx	lr
1a0007f4:	1a00191c 	.word	0x1a00191c

1a0007f8 <Chip_Clock_EnableCrystal>:
1a0007f8:	b082      	sub	sp, #8
1a0007fa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
1a0007fe:	9301      	str	r3, [sp, #4]
1a000800:	4a0d      	ldr	r2, [pc, #52]	; (1a000838 <Chip_Clock_EnableCrystal+0x40>)
1a000802:	6993      	ldr	r3, [r2, #24]
1a000804:	f023 0102 	bic.w	r1, r3, #2
1a000808:	6992      	ldr	r2, [r2, #24]
1a00080a:	428a      	cmp	r2, r1
1a00080c:	d001      	beq.n	1a000812 <Chip_Clock_EnableCrystal+0x1a>
1a00080e:	4a0a      	ldr	r2, [pc, #40]	; (1a000838 <Chip_Clock_EnableCrystal+0x40>)
1a000810:	6191      	str	r1, [r2, #24]
1a000812:	f023 0303 	bic.w	r3, r3, #3
1a000816:	4a09      	ldr	r2, [pc, #36]	; (1a00083c <Chip_Clock_EnableCrystal+0x44>)
1a000818:	6811      	ldr	r1, [r2, #0]
1a00081a:	4a09      	ldr	r2, [pc, #36]	; (1a000840 <Chip_Clock_EnableCrystal+0x48>)
1a00081c:	4291      	cmp	r1, r2
1a00081e:	d901      	bls.n	1a000824 <Chip_Clock_EnableCrystal+0x2c>
1a000820:	f043 0304 	orr.w	r3, r3, #4
1a000824:	4a04      	ldr	r2, [pc, #16]	; (1a000838 <Chip_Clock_EnableCrystal+0x40>)
1a000826:	6193      	str	r3, [r2, #24]
1a000828:	9b01      	ldr	r3, [sp, #4]
1a00082a:	1e5a      	subs	r2, r3, #1
1a00082c:	9201      	str	r2, [sp, #4]
1a00082e:	2b00      	cmp	r3, #0
1a000830:	d1fa      	bne.n	1a000828 <Chip_Clock_EnableCrystal+0x30>
1a000832:	b002      	add	sp, #8
1a000834:	4770      	bx	lr
1a000836:	bf00      	nop
1a000838:	40050000 	.word	0x40050000
1a00083c:	1a0019e0 	.word	0x1a0019e0
1a000840:	01312cff 	.word	0x01312cff

1a000844 <Chip_Clock_GetDividerSource>:
1a000844:	3012      	adds	r0, #18
1a000846:	4b05      	ldr	r3, [pc, #20]	; (1a00085c <Chip_Clock_GetDividerSource+0x18>)
1a000848:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
1a00084c:	f010 0f01 	tst.w	r0, #1
1a000850:	d102      	bne.n	1a000858 <Chip_Clock_GetDividerSource+0x14>
1a000852:	f3c0 6004 	ubfx	r0, r0, #24, #5
1a000856:	4770      	bx	lr
1a000858:	2011      	movs	r0, #17
1a00085a:	4770      	bx	lr
1a00085c:	40050000 	.word	0x40050000

1a000860 <Chip_Clock_GetDividerDivisor>:
1a000860:	f100 0212 	add.w	r2, r0, #18
1a000864:	4b03      	ldr	r3, [pc, #12]	; (1a000874 <Chip_Clock_GetDividerDivisor+0x14>)
1a000866:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
1a00086a:	4b03      	ldr	r3, [pc, #12]	; (1a000878 <Chip_Clock_GetDividerDivisor+0x18>)
1a00086c:	5c18      	ldrb	r0, [r3, r0]
1a00086e:	ea00 0092 	and.w	r0, r0, r2, lsr #2
1a000872:	4770      	bx	lr
1a000874:	40050000 	.word	0x40050000
1a000878:	1a001914 	.word	0x1a001914

1a00087c <Chip_Clock_GetClockInputHz>:
1a00087c:	b508      	push	{r3, lr}
1a00087e:	2810      	cmp	r0, #16
1a000880:	d80a      	bhi.n	1a000898 <Chip_Clock_GetClockInputHz+0x1c>
1a000882:	e8df f000 	tbb	[pc, r0]
1a000886:	0b42      	.short	0x0b42
1a000888:	091f160d 	.word	0x091f160d
1a00088c:	2b282522 	.word	0x2b282522
1a000890:	322e0909 	.word	0x322e0909
1a000894:	3a36      	.short	0x3a36
1a000896:	3e          	.byte	0x3e
1a000897:	00          	.byte	0x00
1a000898:	2000      	movs	r0, #0
1a00089a:	bd08      	pop	{r3, pc}
1a00089c:	481e      	ldr	r0, [pc, #120]	; (1a000918 <Chip_Clock_GetClockInputHz+0x9c>)
1a00089e:	bd08      	pop	{r3, pc}
1a0008a0:	4b1e      	ldr	r3, [pc, #120]	; (1a00091c <Chip_Clock_GetClockInputHz+0xa0>)
1a0008a2:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
1a0008a6:	f003 0307 	and.w	r3, r3, #7
1a0008aa:	2b04      	cmp	r3, #4
1a0008ac:	d130      	bne.n	1a000910 <Chip_Clock_GetClockInputHz+0x94>
1a0008ae:	2000      	movs	r0, #0
1a0008b0:	bd08      	pop	{r3, pc}
1a0008b2:	4b1a      	ldr	r3, [pc, #104]	; (1a00091c <Chip_Clock_GetClockInputHz+0xa0>)
1a0008b4:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
1a0008b8:	f003 0307 	and.w	r3, r3, #7
1a0008bc:	2b04      	cmp	r3, #4
1a0008be:	d029      	beq.n	1a000914 <Chip_Clock_GetClockInputHz+0x98>
1a0008c0:	4817      	ldr	r0, [pc, #92]	; (1a000920 <Chip_Clock_GetClockInputHz+0xa4>)
1a0008c2:	bd08      	pop	{r3, pc}
1a0008c4:	4b17      	ldr	r3, [pc, #92]	; (1a000924 <Chip_Clock_GetClockInputHz+0xa8>)
1a0008c6:	6818      	ldr	r0, [r3, #0]
1a0008c8:	bd08      	pop	{r3, pc}
1a0008ca:	4b17      	ldr	r3, [pc, #92]	; (1a000928 <Chip_Clock_GetClockInputHz+0xac>)
1a0008cc:	6818      	ldr	r0, [r3, #0]
1a0008ce:	bd08      	pop	{r3, pc}
1a0008d0:	4b16      	ldr	r3, [pc, #88]	; (1a00092c <Chip_Clock_GetClockInputHz+0xb0>)
1a0008d2:	6818      	ldr	r0, [r3, #0]
1a0008d4:	bd08      	pop	{r3, pc}
1a0008d6:	4b15      	ldr	r3, [pc, #84]	; (1a00092c <Chip_Clock_GetClockInputHz+0xb0>)
1a0008d8:	6858      	ldr	r0, [r3, #4]
1a0008da:	bd08      	pop	{r3, pc}
1a0008dc:	f000 f86a 	bl	1a0009b4 <Chip_Clock_GetMainPLLHz>
1a0008e0:	bd08      	pop	{r3, pc}
1a0008e2:	2100      	movs	r1, #0
1a0008e4:	f000 f89a 	bl	1a000a1c <Chip_Clock_GetDivRate>
1a0008e8:	bd08      	pop	{r3, pc}
1a0008ea:	2101      	movs	r1, #1
1a0008ec:	f000 f896 	bl	1a000a1c <Chip_Clock_GetDivRate>
1a0008f0:	bd08      	pop	{r3, pc}
1a0008f2:	2102      	movs	r1, #2
1a0008f4:	f000 f892 	bl	1a000a1c <Chip_Clock_GetDivRate>
1a0008f8:	bd08      	pop	{r3, pc}
1a0008fa:	2103      	movs	r1, #3
1a0008fc:	f000 f88e 	bl	1a000a1c <Chip_Clock_GetDivRate>
1a000900:	bd08      	pop	{r3, pc}
1a000902:	2104      	movs	r1, #4
1a000904:	f000 f88a 	bl	1a000a1c <Chip_Clock_GetDivRate>
1a000908:	bd08      	pop	{r3, pc}
1a00090a:	f44f 4000 	mov.w	r0, #32768	; 0x8000
1a00090e:	bd08      	pop	{r3, pc}
1a000910:	4803      	ldr	r0, [pc, #12]	; (1a000920 <Chip_Clock_GetClockInputHz+0xa4>)
1a000912:	bd08      	pop	{r3, pc}
1a000914:	4806      	ldr	r0, [pc, #24]	; (1a000930 <Chip_Clock_GetClockInputHz+0xb4>)
1a000916:	bd08      	pop	{r3, pc}
1a000918:	00b71b00 	.word	0x00b71b00
1a00091c:	40043000 	.word	0x40043000
1a000920:	017d7840 	.word	0x017d7840
1a000924:	1a0019e4 	.word	0x1a0019e4
1a000928:	1a0019e0 	.word	0x1a0019e0
1a00092c:	10000050 	.word	0x10000050
1a000930:	02faf080 	.word	0x02faf080

1a000934 <Chip_Clock_CalcMainPLLValue>:
1a000934:	b538      	push	{r3, r4, r5, lr}
1a000936:	4605      	mov	r5, r0
1a000938:	460c      	mov	r4, r1
1a00093a:	7908      	ldrb	r0, [r1, #4]
1a00093c:	f7ff ff9e 	bl	1a00087c <Chip_Clock_GetClockInputHz>
1a000940:	6160      	str	r0, [r4, #20]
1a000942:	4b19      	ldr	r3, [pc, #100]	; (1a0009a8 <Chip_Clock_CalcMainPLLValue+0x74>)
1a000944:	442b      	add	r3, r5
1a000946:	4a19      	ldr	r2, [pc, #100]	; (1a0009ac <Chip_Clock_CalcMainPLLValue+0x78>)
1a000948:	4293      	cmp	r3, r2
1a00094a:	d821      	bhi.n	1a000990 <Chip_Clock_CalcMainPLLValue+0x5c>
1a00094c:	b318      	cbz	r0, 1a000996 <Chip_Clock_CalcMainPLLValue+0x62>
1a00094e:	2380      	movs	r3, #128	; 0x80
1a000950:	6023      	str	r3, [r4, #0]
1a000952:	2300      	movs	r3, #0
1a000954:	60a3      	str	r3, [r4, #8]
1a000956:	60e3      	str	r3, [r4, #12]
1a000958:	fbb5 f3f0 	udiv	r3, r5, r0
1a00095c:	6123      	str	r3, [r4, #16]
1a00095e:	4a14      	ldr	r2, [pc, #80]	; (1a0009b0 <Chip_Clock_CalcMainPLLValue+0x7c>)
1a000960:	4295      	cmp	r5, r2
1a000962:	d903      	bls.n	1a00096c <Chip_Clock_CalcMainPLLValue+0x38>
1a000964:	fb03 f000 	mul.w	r0, r3, r0
1a000968:	42a8      	cmp	r0, r5
1a00096a:	d007      	beq.n	1a00097c <Chip_Clock_CalcMainPLLValue+0x48>
1a00096c:	4628      	mov	r0, r5
1a00096e:	4621      	mov	r1, r4
1a000970:	f7ff fea0 	bl	1a0006b4 <pll_get_frac>
1a000974:	68a3      	ldr	r3, [r4, #8]
1a000976:	b18b      	cbz	r3, 1a00099c <Chip_Clock_CalcMainPLLValue+0x68>
1a000978:	3b01      	subs	r3, #1
1a00097a:	60a3      	str	r3, [r4, #8]
1a00097c:	6923      	ldr	r3, [r4, #16]
1a00097e:	b183      	cbz	r3, 1a0009a2 <Chip_Clock_CalcMainPLLValue+0x6e>
1a000980:	68e2      	ldr	r2, [r4, #12]
1a000982:	b10a      	cbz	r2, 1a000988 <Chip_Clock_CalcMainPLLValue+0x54>
1a000984:	3a01      	subs	r2, #1
1a000986:	60e2      	str	r2, [r4, #12]
1a000988:	3b01      	subs	r3, #1
1a00098a:	6123      	str	r3, [r4, #16]
1a00098c:	2000      	movs	r0, #0
1a00098e:	bd38      	pop	{r3, r4, r5, pc}
1a000990:	f04f 30ff 	mov.w	r0, #4294967295
1a000994:	bd38      	pop	{r3, r4, r5, pc}
1a000996:	f04f 30ff 	mov.w	r0, #4294967295
1a00099a:	bd38      	pop	{r3, r4, r5, pc}
1a00099c:	f04f 30ff 	mov.w	r0, #4294967295
1a0009a0:	bd38      	pop	{r3, r4, r5, pc}
1a0009a2:	f04f 30ff 	mov.w	r0, #4294967295
1a0009a6:	bd38      	pop	{r3, r4, r5, pc}
1a0009a8:	ff6b3a10 	.word	0xff6b3a10
1a0009ac:	0b940510 	.word	0x0b940510
1a0009b0:	094c5eff 	.word	0x094c5eff

1a0009b4 <Chip_Clock_GetMainPLLHz>:
1a0009b4:	b570      	push	{r4, r5, r6, lr}
1a0009b6:	b082      	sub	sp, #8
1a0009b8:	4d16      	ldr	r5, [pc, #88]	; (1a000a14 <Chip_Clock_GetMainPLLHz+0x60>)
1a0009ba:	6c6c      	ldr	r4, [r5, #68]	; 0x44
1a0009bc:	f3c4 6003 	ubfx	r0, r4, #24, #4
1a0009c0:	f7ff ff5c 	bl	1a00087c <Chip_Clock_GetClockInputHz>
1a0009c4:	4606      	mov	r6, r0
1a0009c6:	4b14      	ldr	r3, [pc, #80]	; (1a000a18 <Chip_Clock_GetMainPLLHz+0x64>)
1a0009c8:	6818      	ldr	r0, [r3, #0]
1a0009ca:	9001      	str	r0, [sp, #4]
1a0009cc:	6c28      	ldr	r0, [r5, #64]	; 0x40
1a0009ce:	f010 0001 	ands.w	r0, r0, #1
1a0009d2:	d01d      	beq.n	1a000a10 <Chip_Clock_GetMainPLLHz+0x5c>
1a0009d4:	f3c4 4007 	ubfx	r0, r4, #16, #8
1a0009d8:	f3c4 3201 	ubfx	r2, r4, #12, #2
1a0009dc:	f3c4 2101 	ubfx	r1, r4, #8, #2
1a0009e0:	f3c4 1580 	ubfx	r5, r4, #6, #1
1a0009e4:	1c43      	adds	r3, r0, #1
1a0009e6:	3201      	adds	r2, #1
1a0009e8:	a802      	add	r0, sp, #8
1a0009ea:	4401      	add	r1, r0
1a0009ec:	f811 0c04 	ldrb.w	r0, [r1, #-4]
1a0009f0:	f014 0f80 	tst.w	r4, #128	; 0x80
1a0009f4:	d100      	bne.n	1a0009f8 <Chip_Clock_GetMainPLLHz+0x44>
1a0009f6:	b125      	cbz	r5, 1a000a02 <Chip_Clock_GetMainPLLHz+0x4e>
1a0009f8:	fbb6 f0f2 	udiv	r0, r6, r2
1a0009fc:	fb03 f000 	mul.w	r0, r3, r0
1a000a00:	e006      	b.n	1a000a10 <Chip_Clock_GetMainPLLHz+0x5c>
1a000a02:	0040      	lsls	r0, r0, #1
1a000a04:	fbb3 f3f0 	udiv	r3, r3, r0
1a000a08:	fbb6 f0f2 	udiv	r0, r6, r2
1a000a0c:	fb00 f003 	mul.w	r0, r0, r3
1a000a10:	b002      	add	sp, #8
1a000a12:	bd70      	pop	{r4, r5, r6, pc}
1a000a14:	40050000 	.word	0x40050000
1a000a18:	1a001910 	.word	0x1a001910

1a000a1c <Chip_Clock_GetDivRate>:
1a000a1c:	b538      	push	{r3, r4, r5, lr}
1a000a1e:	460c      	mov	r4, r1
1a000a20:	4608      	mov	r0, r1
1a000a22:	f7ff ff0f 	bl	1a000844 <Chip_Clock_GetDividerSource>
1a000a26:	4605      	mov	r5, r0
1a000a28:	4620      	mov	r0, r4
1a000a2a:	f7ff ff19 	bl	1a000860 <Chip_Clock_GetDividerDivisor>
1a000a2e:	4604      	mov	r4, r0
1a000a30:	4628      	mov	r0, r5
1a000a32:	f7ff ff23 	bl	1a00087c <Chip_Clock_GetClockInputHz>
1a000a36:	3401      	adds	r4, #1
1a000a38:	fbb0 f0f4 	udiv	r0, r0, r4
1a000a3c:	bd38      	pop	{r3, r4, r5, pc}
1a000a3e:	bf00      	nop

1a000a40 <Chip_Clock_SetBaseClock>:
1a000a40:	b430      	push	{r4, r5}
1a000a42:	0085      	lsls	r5, r0, #2
1a000a44:	4c0d      	ldr	r4, [pc, #52]	; (1a000a7c <Chip_Clock_SetBaseClock+0x3c>)
1a000a46:	5965      	ldr	r5, [r4, r5]
1a000a48:	281b      	cmp	r0, #27
1a000a4a:	d80f      	bhi.n	1a000a6c <Chip_Clock_SetBaseClock+0x2c>
1a000a4c:	2911      	cmp	r1, #17
1a000a4e:	d012      	beq.n	1a000a76 <Chip_Clock_SetBaseClock+0x36>
1a000a50:	4c0b      	ldr	r4, [pc, #44]	; (1a000a80 <Chip_Clock_SetBaseClock+0x40>)
1a000a52:	402c      	ands	r4, r5
1a000a54:	b10a      	cbz	r2, 1a000a5a <Chip_Clock_SetBaseClock+0x1a>
1a000a56:	f444 6400 	orr.w	r4, r4, #2048	; 0x800
1a000a5a:	b10b      	cbz	r3, 1a000a60 <Chip_Clock_SetBaseClock+0x20>
1a000a5c:	f044 0401 	orr.w	r4, r4, #1
1a000a60:	ea44 6401 	orr.w	r4, r4, r1, lsl #24
1a000a64:	0080      	lsls	r0, r0, #2
1a000a66:	4b05      	ldr	r3, [pc, #20]	; (1a000a7c <Chip_Clock_SetBaseClock+0x3c>)
1a000a68:	501c      	str	r4, [r3, r0]
1a000a6a:	e004      	b.n	1a000a76 <Chip_Clock_SetBaseClock+0x36>
1a000a6c:	f045 0501 	orr.w	r5, r5, #1
1a000a70:	0080      	lsls	r0, r0, #2
1a000a72:	4b02      	ldr	r3, [pc, #8]	; (1a000a7c <Chip_Clock_SetBaseClock+0x3c>)
1a000a74:	501d      	str	r5, [r3, r0]
1a000a76:	bc30      	pop	{r4, r5}
1a000a78:	4770      	bx	lr
1a000a7a:	bf00      	nop
1a000a7c:	4005005c 	.word	0x4005005c
1a000a80:	e0fff7fe 	.word	0xe0fff7fe

1a000a84 <Chip_Clock_GetBaseClock>:
1a000a84:	281b      	cmp	r0, #27
1a000a86:	d808      	bhi.n	1a000a9a <Chip_Clock_GetBaseClock+0x16>
1a000a88:	0080      	lsls	r0, r0, #2
1a000a8a:	4b06      	ldr	r3, [pc, #24]	; (1a000aa4 <Chip_Clock_GetBaseClock+0x20>)
1a000a8c:	5818      	ldr	r0, [r3, r0]
1a000a8e:	f010 0f01 	tst.w	r0, #1
1a000a92:	d104      	bne.n	1a000a9e <Chip_Clock_GetBaseClock+0x1a>
1a000a94:	f3c0 6004 	ubfx	r0, r0, #24, #5
1a000a98:	4770      	bx	lr
1a000a9a:	2011      	movs	r0, #17
1a000a9c:	4770      	bx	lr
1a000a9e:	2011      	movs	r0, #17
1a000aa0:	4770      	bx	lr
1a000aa2:	bf00      	nop
1a000aa4:	4005005c 	.word	0x4005005c

1a000aa8 <Chip_Clock_GetBaseClocktHz>:
1a000aa8:	b508      	push	{r3, lr}
1a000aaa:	f7ff ffeb 	bl	1a000a84 <Chip_Clock_GetBaseClock>
1a000aae:	f7ff fee5 	bl	1a00087c <Chip_Clock_GetClockInputHz>
1a000ab2:	bd08      	pop	{r3, pc}

1a000ab4 <Chip_Clock_EnableOpts>:
1a000ab4:	b909      	cbnz	r1, 1a000aba <Chip_Clock_EnableOpts+0x6>
1a000ab6:	2101      	movs	r1, #1
1a000ab8:	e000      	b.n	1a000abc <Chip_Clock_EnableOpts+0x8>
1a000aba:	2103      	movs	r1, #3
1a000abc:	b10a      	cbz	r2, 1a000ac2 <Chip_Clock_EnableOpts+0xe>
1a000abe:	f041 0104 	orr.w	r1, r1, #4
1a000ac2:	2b02      	cmp	r3, #2
1a000ac4:	d101      	bne.n	1a000aca <Chip_Clock_EnableOpts+0x16>
1a000ac6:	f041 0120 	orr.w	r1, r1, #32
1a000aca:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a000ace:	d305      	bcc.n	1a000adc <Chip_Clock_EnableOpts+0x28>
1a000ad0:	f5a0 7091 	sub.w	r0, r0, #290	; 0x122
1a000ad4:	4b04      	ldr	r3, [pc, #16]	; (1a000ae8 <Chip_Clock_EnableOpts+0x34>)
1a000ad6:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
1a000ada:	4770      	bx	lr
1a000adc:	3020      	adds	r0, #32
1a000ade:	4b03      	ldr	r3, [pc, #12]	; (1a000aec <Chip_Clock_EnableOpts+0x38>)
1a000ae0:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
1a000ae4:	4770      	bx	lr
1a000ae6:	bf00      	nop
1a000ae8:	40052000 	.word	0x40052000
1a000aec:	40051000 	.word	0x40051000

1a000af0 <Chip_Clock_GetRate>:
1a000af0:	b510      	push	{r4, lr}
1a000af2:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a000af6:	d305      	bcc.n	1a000b04 <Chip_Clock_GetRate+0x14>
1a000af8:	f5a0 7391 	sub.w	r3, r0, #290	; 0x122
1a000afc:	4a0d      	ldr	r2, [pc, #52]	; (1a000b34 <Chip_Clock_GetRate+0x44>)
1a000afe:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
1a000b02:	e004      	b.n	1a000b0e <Chip_Clock_GetRate+0x1e>
1a000b04:	f100 0320 	add.w	r3, r0, #32
1a000b08:	4a0b      	ldr	r2, [pc, #44]	; (1a000b38 <Chip_Clock_GetRate+0x48>)
1a000b0a:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
1a000b0e:	f014 0f01 	tst.w	r4, #1
1a000b12:	d00c      	beq.n	1a000b2e <Chip_Clock_GetRate+0x3e>
1a000b14:	f7ff fe4c 	bl	1a0007b0 <Chip_Clock_FindBaseClock>
1a000b18:	f7ff ffc6 	bl	1a000aa8 <Chip_Clock_GetBaseClocktHz>
1a000b1c:	f014 0fe0 	tst.w	r4, #224	; 0xe0
1a000b20:	d101      	bne.n	1a000b26 <Chip_Clock_GetRate+0x36>
1a000b22:	2301      	movs	r3, #1
1a000b24:	e000      	b.n	1a000b28 <Chip_Clock_GetRate+0x38>
1a000b26:	2302      	movs	r3, #2
1a000b28:	fbb0 f0f3 	udiv	r0, r0, r3
1a000b2c:	bd10      	pop	{r4, pc}
1a000b2e:	2000      	movs	r0, #0
1a000b30:	bd10      	pop	{r4, pc}
1a000b32:	bf00      	nop
1a000b34:	40052000 	.word	0x40052000
1a000b38:	40051000 	.word	0x40051000

1a000b3c <fpuInit>:
1a000b3c:	b084      	sub	sp, #16
1a000b3e:	4b10      	ldr	r3, [pc, #64]	; (1a000b80 <fpuInit+0x44>)
1a000b40:	681b      	ldr	r3, [r3, #0]
1a000b42:	9302      	str	r3, [sp, #8]
1a000b44:	4b0f      	ldr	r3, [pc, #60]	; (1a000b84 <fpuInit+0x48>)
1a000b46:	681b      	ldr	r3, [r3, #0]
1a000b48:	9301      	str	r3, [sp, #4]
1a000b4a:	9a02      	ldr	r2, [sp, #8]
1a000b4c:	4b0e      	ldr	r3, [pc, #56]	; (1a000b88 <fpuInit+0x4c>)
1a000b4e:	429a      	cmp	r2, r3
1a000b50:	d105      	bne.n	1a000b5e <fpuInit+0x22>
1a000b52:	9a01      	ldr	r2, [sp, #4]
1a000b54:	4b0d      	ldr	r3, [pc, #52]	; (1a000b8c <fpuInit+0x50>)
1a000b56:	429a      	cmp	r2, r3
1a000b58:	d003      	beq.n	1a000b62 <fpuInit+0x26>
1a000b5a:	2300      	movs	r3, #0
1a000b5c:	e002      	b.n	1a000b64 <fpuInit+0x28>
1a000b5e:	2300      	movs	r3, #0
1a000b60:	e000      	b.n	1a000b64 <fpuInit+0x28>
1a000b62:	2301      	movs	r3, #1
1a000b64:	f013 0fff 	tst.w	r3, #255	; 0xff
1a000b68:	d008      	beq.n	1a000b7c <fpuInit+0x40>
1a000b6a:	4a09      	ldr	r2, [pc, #36]	; (1a000b90 <fpuInit+0x54>)
1a000b6c:	6813      	ldr	r3, [r2, #0]
1a000b6e:	9303      	str	r3, [sp, #12]
1a000b70:	9b03      	ldr	r3, [sp, #12]
1a000b72:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
1a000b76:	9303      	str	r3, [sp, #12]
1a000b78:	9b03      	ldr	r3, [sp, #12]
1a000b7a:	6013      	str	r3, [r2, #0]
1a000b7c:	b004      	add	sp, #16
1a000b7e:	4770      	bx	lr
1a000b80:	e000ef40 	.word	0xe000ef40
1a000b84:	e000ef44 	.word	0xe000ef44
1a000b88:	10110021 	.word	0x10110021
1a000b8c:	11000011 	.word	0x11000011
1a000b90:	e000ed88 	.word	0xe000ed88

1a000b94 <Chip_GPIO_Init>:
1a000b94:	4770      	bx	lr
1a000b96:	bf00      	nop

1a000b98 <Chip_GPIO_SetDir>:
1a000b98:	b13b      	cbz	r3, 1a000baa <Chip_GPIO_SetDir+0x12>
1a000b9a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
1a000b9e:	f850 3021 	ldr.w	r3, [r0, r1, lsl #2]
1a000ba2:	431a      	orrs	r2, r3
1a000ba4:	f840 2021 	str.w	r2, [r0, r1, lsl #2]
1a000ba8:	4770      	bx	lr
1a000baa:	f501 6100 	add.w	r1, r1, #2048	; 0x800
1a000bae:	f850 3021 	ldr.w	r3, [r0, r1, lsl #2]
1a000bb2:	ea23 0202 	bic.w	r2, r3, r2
1a000bb6:	f840 2021 	str.w	r2, [r0, r1, lsl #2]
1a000bba:	4770      	bx	lr

1a000bbc <Chip_SetupCoreClock>:
1a000bbc:	b570      	push	{r4, r5, r6, lr}
1a000bbe:	b092      	sub	sp, #72	; 0x48
1a000bc0:	4605      	mov	r5, r0
1a000bc2:	460e      	mov	r6, r1
1a000bc4:	4614      	mov	r4, r2
1a000bc6:	f241 537c 	movw	r3, #5500	; 0x157c
1a000bca:	9311      	str	r3, [sp, #68]	; 0x44
1a000bcc:	2806      	cmp	r0, #6
1a000bce:	d101      	bne.n	1a000bd4 <Chip_SetupCoreClock+0x18>
1a000bd0:	f7ff fe12 	bl	1a0007f8 <Chip_Clock_EnableCrystal>
1a000bd4:	2004      	movs	r0, #4
1a000bd6:	4629      	mov	r1, r5
1a000bd8:	2201      	movs	r2, #1
1a000bda:	2300      	movs	r3, #0
1a000bdc:	f7ff ff30 	bl	1a000a40 <Chip_Clock_SetBaseClock>
1a000be0:	4a49      	ldr	r2, [pc, #292]	; (1a000d08 <Chip_SetupCoreClock+0x14c>)
1a000be2:	6c53      	ldr	r3, [r2, #68]	; 0x44
1a000be4:	f043 0301 	orr.w	r3, r3, #1
1a000be8:	6453      	str	r3, [r2, #68]	; 0x44
1a000bea:	f88d 5028 	strb.w	r5, [sp, #40]	; 0x28
1a000bee:	4630      	mov	r0, r6
1a000bf0:	a909      	add	r1, sp, #36	; 0x24
1a000bf2:	f7ff fe9f 	bl	1a000934 <Chip_Clock_CalcMainPLLValue>
1a000bf6:	4b45      	ldr	r3, [pc, #276]	; (1a000d0c <Chip_SetupCoreClock+0x150>)
1a000bf8:	429e      	cmp	r6, r3
1a000bfa:	d935      	bls.n	1a000c68 <Chip_SetupCoreClock+0xac>
1a000bfc:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a000bfe:	f013 0f80 	tst.w	r3, #128	; 0x80
1a000c02:	d001      	beq.n	1a000c08 <Chip_SetupCoreClock+0x4c>
1a000c04:	9a0c      	ldr	r2, [sp, #48]	; 0x30
1a000c06:	b352      	cbz	r2, 1a000c5e <Chip_SetupCoreClock+0xa2>
1a000c08:	f88d 5008 	strb.w	r5, [sp, #8]
1a000c0c:	483f      	ldr	r0, [pc, #252]	; (1a000d0c <Chip_SetupCoreClock+0x150>)
1a000c0e:	a901      	add	r1, sp, #4
1a000c10:	f7ff fe90 	bl	1a000934 <Chip_Clock_CalcMainPLLValue>
1a000c14:	f89d 2008 	ldrb.w	r2, [sp, #8]
1a000c18:	9b01      	ldr	r3, [sp, #4]
1a000c1a:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
1a000c1e:	9a05      	ldr	r2, [sp, #20]
1a000c20:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1a000c24:	9a03      	ldr	r2, [sp, #12]
1a000c26:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
1a000c2a:	9a04      	ldr	r2, [sp, #16]
1a000c2c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a000c30:	4a35      	ldr	r2, [pc, #212]	; (1a000d08 <Chip_SetupCoreClock+0x14c>)
1a000c32:	6453      	str	r3, [r2, #68]	; 0x44
1a000c34:	4b34      	ldr	r3, [pc, #208]	; (1a000d08 <Chip_SetupCoreClock+0x14c>)
1a000c36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
1a000c38:	f013 0f01 	tst.w	r3, #1
1a000c3c:	d0fa      	beq.n	1a000c34 <Chip_SetupCoreClock+0x78>
1a000c3e:	2004      	movs	r0, #4
1a000c40:	2109      	movs	r1, #9
1a000c42:	2201      	movs	r2, #1
1a000c44:	2300      	movs	r3, #0
1a000c46:	f7ff fefb 	bl	1a000a40 <Chip_Clock_SetBaseClock>
1a000c4a:	9b11      	ldr	r3, [sp, #68]	; 0x44
1a000c4c:	1e5a      	subs	r2, r3, #1
1a000c4e:	9211      	str	r2, [sp, #68]	; 0x44
1a000c50:	2b00      	cmp	r3, #0
1a000c52:	d1fa      	bne.n	1a000c4a <Chip_SetupCoreClock+0x8e>
1a000c54:	f241 537c 	movw	r3, #5500	; 0x157c
1a000c58:	9311      	str	r3, [sp, #68]	; 0x44
1a000c5a:	2500      	movs	r5, #0
1a000c5c:	e005      	b.n	1a000c6a <Chip_SetupCoreClock+0xae>
1a000c5e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
1a000c62:	9309      	str	r3, [sp, #36]	; 0x24
1a000c64:	2501      	movs	r5, #1
1a000c66:	e000      	b.n	1a000c6a <Chip_SetupCoreClock+0xae>
1a000c68:	2500      	movs	r5, #0
1a000c6a:	f89d 2028 	ldrb.w	r2, [sp, #40]	; 0x28
1a000c6e:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a000c70:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
1a000c74:	9a0d      	ldr	r2, [sp, #52]	; 0x34
1a000c76:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1a000c7a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
1a000c7c:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
1a000c80:	9a0c      	ldr	r2, [sp, #48]	; 0x30
1a000c82:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a000c86:	4a20      	ldr	r2, [pc, #128]	; (1a000d08 <Chip_SetupCoreClock+0x14c>)
1a000c88:	6453      	str	r3, [r2, #68]	; 0x44
1a000c8a:	4b1f      	ldr	r3, [pc, #124]	; (1a000d08 <Chip_SetupCoreClock+0x14c>)
1a000c8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
1a000c8e:	f013 0f01 	tst.w	r3, #1
1a000c92:	d0fa      	beq.n	1a000c8a <Chip_SetupCoreClock+0xce>
1a000c94:	2004      	movs	r0, #4
1a000c96:	2109      	movs	r1, #9
1a000c98:	2201      	movs	r2, #1
1a000c9a:	2300      	movs	r3, #0
1a000c9c:	f7ff fed0 	bl	1a000a40 <Chip_Clock_SetBaseClock>
1a000ca0:	9b11      	ldr	r3, [sp, #68]	; 0x44
1a000ca2:	1e5a      	subs	r2, r3, #1
1a000ca4:	9211      	str	r2, [sp, #68]	; 0x44
1a000ca6:	2b00      	cmp	r3, #0
1a000ca8:	d1fa      	bne.n	1a000ca0 <Chip_SetupCoreClock+0xe4>
1a000caa:	b1d5      	cbz	r5, 1a000ce2 <Chip_SetupCoreClock+0x126>
1a000cac:	f241 537c 	movw	r3, #5500	; 0x157c
1a000cb0:	9311      	str	r3, [sp, #68]	; 0x44
1a000cb2:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a000cb4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a000cb8:	9309      	str	r3, [sp, #36]	; 0x24
1a000cba:	f89d 2028 	ldrb.w	r2, [sp, #40]	; 0x28
1a000cbe:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
1a000cc2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
1a000cc4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1a000cc8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
1a000cca:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
1a000cce:	9a0c      	ldr	r2, [sp, #48]	; 0x30
1a000cd0:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a000cd4:	4a0c      	ldr	r2, [pc, #48]	; (1a000d08 <Chip_SetupCoreClock+0x14c>)
1a000cd6:	6453      	str	r3, [r2, #68]	; 0x44
1a000cd8:	9b11      	ldr	r3, [sp, #68]	; 0x44
1a000cda:	1e5a      	subs	r2, r3, #1
1a000cdc:	9211      	str	r2, [sp, #68]	; 0x44
1a000cde:	2b00      	cmp	r3, #0
1a000ce0:	d1fa      	bne.n	1a000cd8 <Chip_SetupCoreClock+0x11c>
1a000ce2:	b964      	cbnz	r4, 1a000cfe <Chip_SetupCoreClock+0x142>
1a000ce4:	e00e      	b.n	1a000d04 <Chip_SetupCoreClock+0x148>
1a000ce6:	4a0a      	ldr	r2, [pc, #40]	; (1a000d10 <Chip_SetupCoreClock+0x154>)
1a000ce8:	eb02 0384 	add.w	r3, r2, r4, lsl #2
1a000cec:	f812 0024 	ldrb.w	r0, [r2, r4, lsl #2]
1a000cf0:	7859      	ldrb	r1, [r3, #1]
1a000cf2:	789a      	ldrb	r2, [r3, #2]
1a000cf4:	78db      	ldrb	r3, [r3, #3]
1a000cf6:	f7ff fea3 	bl	1a000a40 <Chip_Clock_SetBaseClock>
1a000cfa:	3401      	adds	r4, #1
1a000cfc:	e000      	b.n	1a000d00 <Chip_SetupCoreClock+0x144>
1a000cfe:	2400      	movs	r4, #0
1a000d00:	2c11      	cmp	r4, #17
1a000d02:	d9f0      	bls.n	1a000ce6 <Chip_SetupCoreClock+0x12a>
1a000d04:	b012      	add	sp, #72	; 0x48
1a000d06:	bd70      	pop	{r4, r5, r6, pc}
1a000d08:	40050000 	.word	0x40050000
1a000d0c:	068e7780 	.word	0x068e7780
1a000d10:	1a001988 	.word	0x1a001988

1a000d14 <Chip_UART_GetIndex>:
1a000d14:	4b09      	ldr	r3, [pc, #36]	; (1a000d3c <Chip_UART_GetIndex+0x28>)
1a000d16:	4298      	cmp	r0, r3
1a000d18:	d009      	beq.n	1a000d2e <Chip_UART_GetIndex+0x1a>
1a000d1a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
1a000d1e:	4298      	cmp	r0, r3
1a000d20:	d007      	beq.n	1a000d32 <Chip_UART_GetIndex+0x1e>
1a000d22:	f5a3 2380 	sub.w	r3, r3, #262144	; 0x40000
1a000d26:	4298      	cmp	r0, r3
1a000d28:	d005      	beq.n	1a000d36 <Chip_UART_GetIndex+0x22>
1a000d2a:	2000      	movs	r0, #0
1a000d2c:	4770      	bx	lr
1a000d2e:	2002      	movs	r0, #2
1a000d30:	4770      	bx	lr
1a000d32:	2003      	movs	r0, #3
1a000d34:	4770      	bx	lr
1a000d36:	2001      	movs	r0, #1
1a000d38:	4770      	bx	lr
1a000d3a:	bf00      	nop
1a000d3c:	400c1000 	.word	0x400c1000

1a000d40 <Chip_UART_Init>:
1a000d40:	b510      	push	{r4, lr}
1a000d42:	b082      	sub	sp, #8
1a000d44:	4604      	mov	r4, r0
1a000d46:	f7ff ffe5 	bl	1a000d14 <Chip_UART_GetIndex>
1a000d4a:	4b0f      	ldr	r3, [pc, #60]	; (1a000d88 <Chip_UART_Init+0x48>)
1a000d4c:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
1a000d50:	2101      	movs	r1, #1
1a000d52:	460a      	mov	r2, r1
1a000d54:	460b      	mov	r3, r1
1a000d56:	f7ff fead 	bl	1a000ab4 <Chip_Clock_EnableOpts>
1a000d5a:	2307      	movs	r3, #7
1a000d5c:	60a3      	str	r3, [r4, #8]
1a000d5e:	2300      	movs	r3, #0
1a000d60:	65e3      	str	r3, [r4, #92]	; 0x5c
1a000d62:	6063      	str	r3, [r4, #4]
1a000d64:	60e3      	str	r3, [r4, #12]
1a000d66:	6223      	str	r3, [r4, #32]
1a000d68:	64e3      	str	r3, [r4, #76]	; 0x4c
1a000d6a:	6563      	str	r3, [r4, #84]	; 0x54
1a000d6c:	6523      	str	r3, [r4, #80]	; 0x50
1a000d6e:	4b07      	ldr	r3, [pc, #28]	; (1a000d8c <Chip_UART_Init+0x4c>)
1a000d70:	429c      	cmp	r4, r3
1a000d72:	d103      	bne.n	1a000d7c <Chip_UART_Init+0x3c>
1a000d74:	2300      	movs	r3, #0
1a000d76:	6123      	str	r3, [r4, #16]
1a000d78:	69a3      	ldr	r3, [r4, #24]
1a000d7a:	9301      	str	r3, [sp, #4]
1a000d7c:	2303      	movs	r3, #3
1a000d7e:	60e3      	str	r3, [r4, #12]
1a000d80:	2310      	movs	r3, #16
1a000d82:	62a3      	str	r3, [r4, #40]	; 0x28
1a000d84:	b002      	add	sp, #8
1a000d86:	bd10      	pop	{r4, pc}
1a000d88:	1a0019d8 	.word	0x1a0019d8
1a000d8c:	40082000 	.word	0x40082000

1a000d90 <Chip_UART_SetBaud>:
1a000d90:	b538      	push	{r3, r4, r5, lr}
1a000d92:	4605      	mov	r5, r0
1a000d94:	460c      	mov	r4, r1
1a000d96:	f7ff ffbd 	bl	1a000d14 <Chip_UART_GetIndex>
1a000d9a:	4b0c      	ldr	r3, [pc, #48]	; (1a000dcc <Chip_UART_SetBaud+0x3c>)
1a000d9c:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
1a000da0:	f7ff fea6 	bl	1a000af0 <Chip_Clock_GetRate>
1a000da4:	0123      	lsls	r3, r4, #4
1a000da6:	fbb0 f3f3 	udiv	r3, r0, r3
1a000daa:	68ea      	ldr	r2, [r5, #12]
1a000dac:	f042 0280 	orr.w	r2, r2, #128	; 0x80
1a000db0:	60ea      	str	r2, [r5, #12]
1a000db2:	b2da      	uxtb	r2, r3
1a000db4:	602a      	str	r2, [r5, #0]
1a000db6:	f3c3 2207 	ubfx	r2, r3, #8, #8
1a000dba:	606a      	str	r2, [r5, #4]
1a000dbc:	68ea      	ldr	r2, [r5, #12]
1a000dbe:	f022 0280 	bic.w	r2, r2, #128	; 0x80
1a000dc2:	60ea      	str	r2, [r5, #12]
1a000dc4:	fbb0 f0f3 	udiv	r0, r0, r3
1a000dc8:	bd38      	pop	{r3, r4, r5, pc}
1a000dca:	bf00      	nop
1a000dcc:	1a0019d0 	.word	0x1a0019d0

1a000dd0 <Chip_UART_SetBaudFDR>:
1a000dd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a000dd4:	b083      	sub	sp, #12
1a000dd6:	4683      	mov	fp, r0
1a000dd8:	4688      	mov	r8, r1
1a000dda:	f7ff ff9b 	bl	1a000d14 <Chip_UART_GetIndex>
1a000dde:	4b34      	ldr	r3, [pc, #208]	; (1a000eb0 <Chip_UART_SetBaudFDR+0xe0>)
1a000de0:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
1a000de4:	f7ff fe84 	bl	1a000af0 <Chip_Clock_GetRate>
1a000de8:	4606      	mov	r6, r0
1a000dea:	f04f 37ff 	mov.w	r7, #4294967295
1a000dee:	2401      	movs	r4, #1
1a000df0:	2300      	movs	r3, #0
1a000df2:	9301      	str	r3, [sp, #4]
1a000df4:	46a2      	mov	sl, r4
1a000df6:	4699      	mov	r9, r3
1a000df8:	e029      	b.n	1a000e4e <Chip_UART_SetBaudFDR+0x7e>
1a000dfa:	2300      	movs	r3, #0
1a000dfc:	0932      	lsrs	r2, r6, #4
1a000dfe:	0730      	lsls	r0, r6, #28
1a000e00:	fba0 0104 	umull	r0, r1, r0, r4
1a000e04:	fb04 1102 	mla	r1, r4, r2, r1
1a000e08:	1962      	adds	r2, r4, r5
1a000e0a:	fb08 f202 	mul.w	r2, r8, r2
1a000e0e:	f000 fbef 	bl	1a0015f0 <__aeabi_uldivmod>
1a000e12:	4603      	mov	r3, r0
1a000e14:	460a      	mov	r2, r1
1a000e16:	2800      	cmp	r0, #0
1a000e18:	da01      	bge.n	1a000e1e <Chip_UART_SetBaudFDR+0x4e>
1a000e1a:	4243      	negs	r3, r0
1a000e1c:	1c4a      	adds	r2, r1, #1
1a000e1e:	429f      	cmp	r7, r3
1a000e20:	d30a      	bcc.n	1a000e38 <Chip_UART_SetBaudFDR+0x68>
1a000e22:	b14a      	cbz	r2, 1a000e38 <Chip_UART_SetBaudFDR+0x68>
1a000e24:	0c11      	lsrs	r1, r2, #16
1a000e26:	d107      	bne.n	1a000e38 <Chip_UART_SetBaudFDR+0x68>
1a000e28:	2a02      	cmp	r2, #2
1a000e2a:	d800      	bhi.n	1a000e2e <Chip_UART_SetBaudFDR+0x5e>
1a000e2c:	b925      	cbnz	r5, 1a000e38 <Chip_UART_SetBaudFDR+0x68>
1a000e2e:	b14b      	cbz	r3, 1a000e44 <Chip_UART_SetBaudFDR+0x74>
1a000e30:	461f      	mov	r7, r3
1a000e32:	9501      	str	r5, [sp, #4]
1a000e34:	46a2      	mov	sl, r4
1a000e36:	4691      	mov	r9, r2
1a000e38:	3501      	adds	r5, #1
1a000e3a:	e000      	b.n	1a000e3e <Chip_UART_SetBaudFDR+0x6e>
1a000e3c:	2500      	movs	r5, #0
1a000e3e:	42a5      	cmp	r5, r4
1a000e40:	d3db      	bcc.n	1a000dfa <Chip_UART_SetBaudFDR+0x2a>
1a000e42:	e003      	b.n	1a000e4c <Chip_UART_SetBaudFDR+0x7c>
1a000e44:	461f      	mov	r7, r3
1a000e46:	9501      	str	r5, [sp, #4]
1a000e48:	46a2      	mov	sl, r4
1a000e4a:	4691      	mov	r9, r2
1a000e4c:	3401      	adds	r4, #1
1a000e4e:	b10f      	cbz	r7, 1a000e54 <Chip_UART_SetBaudFDR+0x84>
1a000e50:	2c0f      	cmp	r4, #15
1a000e52:	d9f3      	bls.n	1a000e3c <Chip_UART_SetBaudFDR+0x6c>
1a000e54:	f1b9 0f00 	cmp.w	r9, #0
1a000e58:	d026      	beq.n	1a000ea8 <Chip_UART_SetBaudFDR+0xd8>
1a000e5a:	f8db 300c 	ldr.w	r3, [fp, #12]
1a000e5e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a000e62:	f8cb 300c 	str.w	r3, [fp, #12]
1a000e66:	fa5f f389 	uxtb.w	r3, r9
1a000e6a:	f8cb 3000 	str.w	r3, [fp]
1a000e6e:	f3c9 2307 	ubfx	r3, r9, #8, #8
1a000e72:	f8cb 3004 	str.w	r3, [fp, #4]
1a000e76:	f8db 300c 	ldr.w	r3, [fp, #12]
1a000e7a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
1a000e7e:	f8cb 300c 	str.w	r3, [fp, #12]
1a000e82:	ea4f 130a 	mov.w	r3, sl, lsl #4
1a000e86:	b2da      	uxtb	r2, r3
1a000e88:	9901      	ldr	r1, [sp, #4]
1a000e8a:	f001 030f 	and.w	r3, r1, #15
1a000e8e:	4313      	orrs	r3, r2
1a000e90:	f8cb 3028 	str.w	r3, [fp, #40]	; 0x28
1a000e94:	0933      	lsrs	r3, r6, #4
1a000e96:	fb0a f303 	mul.w	r3, sl, r3
1a000e9a:	eb0a 0001 	add.w	r0, sl, r1
1a000e9e:	fb09 f000 	mul.w	r0, r9, r0
1a000ea2:	fbb3 f0f0 	udiv	r0, r3, r0
1a000ea6:	e000      	b.n	1a000eaa <Chip_UART_SetBaudFDR+0xda>
1a000ea8:	2000      	movs	r0, #0
1a000eaa:	b003      	add	sp, #12
1a000eac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a000eb0:	1a0019d0 	.word	0x1a0019d0

1a000eb4 <Board_LED_Init>:
1a000eb4:	b470      	push	{r4, r5, r6}
1a000eb6:	2200      	movs	r2, #0
1a000eb8:	e014      	b.n	1a000ee4 <Board_LED_Init+0x30>
1a000eba:	4b0c      	ldr	r3, [pc, #48]	; (1a000eec <Board_LED_Init+0x38>)
1a000ebc:	f813 4012 	ldrb.w	r4, [r3, r2, lsl #1]
1a000ec0:	eb03 0342 	add.w	r3, r3, r2, lsl #1
1a000ec4:	7859      	ldrb	r1, [r3, #1]
1a000ec6:	480a      	ldr	r0, [pc, #40]	; (1a000ef0 <Board_LED_Init+0x3c>)
1a000ec8:	f504 6500 	add.w	r5, r4, #2048	; 0x800
1a000ecc:	f850 6025 	ldr.w	r6, [r0, r5, lsl #2]
1a000ed0:	2301      	movs	r3, #1
1a000ed2:	408b      	lsls	r3, r1
1a000ed4:	4333      	orrs	r3, r6
1a000ed6:	f840 3025 	str.w	r3, [r0, r5, lsl #2]
1a000eda:	eb01 1144 	add.w	r1, r1, r4, lsl #5
1a000ede:	2300      	movs	r3, #0
1a000ee0:	5443      	strb	r3, [r0, r1]
1a000ee2:	3201      	adds	r2, #1
1a000ee4:	2a05      	cmp	r2, #5
1a000ee6:	d9e8      	bls.n	1a000eba <Board_LED_Init+0x6>
1a000ee8:	bc70      	pop	{r4, r5, r6}
1a000eea:	4770      	bx	lr
1a000eec:	1a0019e8 	.word	0x1a0019e8
1a000ef0:	400f4000 	.word	0x400f4000

1a000ef4 <Board_UART_Init>:
1a000ef4:	4b03      	ldr	r3, [pc, #12]	; (1a000f04 <Board_UART_Init+0x10>)
1a000ef6:	2212      	movs	r2, #18
1a000ef8:	f8c3 2310 	str.w	r2, [r3, #784]	; 0x310
1a000efc:	22d1      	movs	r2, #209	; 0xd1
1a000efe:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
1a000f02:	4770      	bx	lr
1a000f04:	40086000 	.word	0x40086000

1a000f08 <Board_Debug_Init>:
1a000f08:	b510      	push	{r4, lr}
1a000f0a:	4c08      	ldr	r4, [pc, #32]	; (1a000f2c <Board_Debug_Init+0x24>)
1a000f0c:	4620      	mov	r0, r4
1a000f0e:	f7ff fff1 	bl	1a000ef4 <Board_UART_Init>
1a000f12:	4620      	mov	r0, r4
1a000f14:	f7ff ff14 	bl	1a000d40 <Chip_UART_Init>
1a000f18:	4620      	mov	r0, r4
1a000f1a:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
1a000f1e:	f7ff ff57 	bl	1a000dd0 <Chip_UART_SetBaudFDR>
1a000f22:	2303      	movs	r3, #3
1a000f24:	60e3      	str	r3, [r4, #12]
1a000f26:	2301      	movs	r3, #1
1a000f28:	65e3      	str	r3, [r4, #92]	; 0x5c
1a000f2a:	bd10      	pop	{r4, pc}
1a000f2c:	400c1000 	.word	0x400c1000

1a000f30 <Board_Init>:
1a000f30:	b508      	push	{r3, lr}
1a000f32:	f7ff ffe9 	bl	1a000f08 <Board_Debug_Init>
1a000f36:	4806      	ldr	r0, [pc, #24]	; (1a000f50 <Board_Init+0x20>)
1a000f38:	f7ff fe2c 	bl	1a000b94 <Chip_GPIO_Init>
1a000f3c:	f7ff ffba 	bl	1a000eb4 <Board_LED_Init>
1a000f40:	4a04      	ldr	r2, [pc, #16]	; (1a000f54 <Board_Init+0x24>)
1a000f42:	f8d2 312c 	ldr.w	r3, [r2, #300]	; 0x12c
1a000f46:	f043 0304 	orr.w	r3, r3, #4
1a000f4a:	f8c2 312c 	str.w	r3, [r2, #300]	; 0x12c
1a000f4e:	bd08      	pop	{r3, pc}
1a000f50:	400f4000 	.word	0x400f4000
1a000f54:	40043000 	.word	0x40043000

1a000f58 <Board_SetupMuxing>:
1a000f58:	b410      	push	{r4}
1a000f5a:	2300      	movs	r3, #0
1a000f5c:	e00c      	b.n	1a000f78 <Board_SetupMuxing+0x20>
1a000f5e:	4a09      	ldr	r2, [pc, #36]	; (1a000f84 <Board_SetupMuxing+0x2c>)
1a000f60:	eb02 0183 	add.w	r1, r2, r3, lsl #2
1a000f64:	f812 4023 	ldrb.w	r4, [r2, r3, lsl #2]
1a000f68:	784a      	ldrb	r2, [r1, #1]
1a000f6a:	8848      	ldrh	r0, [r1, #2]
1a000f6c:	eb02 1244 	add.w	r2, r2, r4, lsl #5
1a000f70:	4905      	ldr	r1, [pc, #20]	; (1a000f88 <Board_SetupMuxing+0x30>)
1a000f72:	f841 0022 	str.w	r0, [r1, r2, lsl #2]
1a000f76:	3301      	adds	r3, #1
1a000f78:	2b17      	cmp	r3, #23
1a000f7a:	d9f0      	bls.n	1a000f5e <Board_SetupMuxing+0x6>
1a000f7c:	f85d 4b04 	ldr.w	r4, [sp], #4
1a000f80:	4770      	bx	lr
1a000f82:	bf00      	nop
1a000f84:	1a001a00 	.word	0x1a001a00
1a000f88:	40086000 	.word	0x40086000

1a000f8c <Board_SetupClocking>:
1a000f8c:	b510      	push	{r4, lr}
1a000f8e:	4a17      	ldr	r2, [pc, #92]	; (1a000fec <Board_SetupClocking+0x60>)
1a000f90:	f8d2 3120 	ldr.w	r3, [r2, #288]	; 0x120
1a000f94:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
1a000f98:	f443 4310 	orr.w	r3, r3, #36864	; 0x9000
1a000f9c:	f8c2 3120 	str.w	r3, [r2, #288]	; 0x120
1a000fa0:	f8d2 3124 	ldr.w	r3, [r2, #292]	; 0x124
1a000fa4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
1a000fa8:	f443 4310 	orr.w	r3, r3, #36864	; 0x9000
1a000fac:	f8c2 3124 	str.w	r3, [r2, #292]	; 0x124
1a000fb0:	2006      	movs	r0, #6
1a000fb2:	490f      	ldr	r1, [pc, #60]	; (1a000ff0 <Board_SetupClocking+0x64>)
1a000fb4:	2201      	movs	r2, #1
1a000fb6:	f7ff fe01 	bl	1a000bbc <Chip_SetupCoreClock>
1a000fba:	2400      	movs	r4, #0
1a000fbc:	e00a      	b.n	1a000fd4 <Board_SetupClocking+0x48>
1a000fbe:	4a0d      	ldr	r2, [pc, #52]	; (1a000ff4 <Board_SetupClocking+0x68>)
1a000fc0:	eb02 0384 	add.w	r3, r2, r4, lsl #2
1a000fc4:	f812 0024 	ldrb.w	r0, [r2, r4, lsl #2]
1a000fc8:	7859      	ldrb	r1, [r3, #1]
1a000fca:	789a      	ldrb	r2, [r3, #2]
1a000fcc:	78db      	ldrb	r3, [r3, #3]
1a000fce:	f7ff fd37 	bl	1a000a40 <Chip_Clock_SetBaseClock>
1a000fd2:	3401      	adds	r4, #1
1a000fd4:	2c02      	cmp	r4, #2
1a000fd6:	d9f2      	bls.n	1a000fbe <Board_SetupClocking+0x32>
1a000fd8:	4b04      	ldr	r3, [pc, #16]	; (1a000fec <Board_SetupClocking+0x60>)
1a000fda:	685a      	ldr	r2, [r3, #4]
1a000fdc:	f022 020c 	bic.w	r2, r2, #12
1a000fe0:	605a      	str	r2, [r3, #4]
1a000fe2:	685a      	ldr	r2, [r3, #4]
1a000fe4:	f042 0203 	orr.w	r2, r2, #3
1a000fe8:	605a      	str	r2, [r3, #4]
1a000fea:	bd10      	pop	{r4, pc}
1a000fec:	40043000 	.word	0x40043000
1a000ff0:	0c28cb00 	.word	0x0c28cb00
1a000ff4:	1a0019f4 	.word	0x1a0019f4

1a000ff8 <Board_SystemInit>:
1a000ff8:	b508      	push	{r3, lr}
1a000ffa:	f7ff ffad 	bl	1a000f58 <Board_SetupMuxing>
1a000ffe:	f7ff ffc5 	bl	1a000f8c <Board_SetupClocking>
1a001002:	bd08      	pop	{r3, pc}

1a001004 <ResetISR>:
1a001004:	b672      	cpsid	i
1a001006:	4a17      	ldr	r2, [pc, #92]	; (1a001064 <ResetISR+0x60>)
1a001008:	4b17      	ldr	r3, [pc, #92]	; (1a001068 <ResetISR+0x64>)
1a00100a:	601a      	str	r2, [r3, #0]
1a00100c:	4a17      	ldr	r2, [pc, #92]	; (1a00106c <ResetISR+0x68>)
1a00100e:	3304      	adds	r3, #4
1a001010:	601a      	str	r2, [r3, #0]
1a001012:	2300      	movs	r3, #0
1a001014:	e005      	b.n	1a001022 <ResetISR+0x1e>
1a001016:	f04f 31ff 	mov.w	r1, #4294967295
1a00101a:	4a15      	ldr	r2, [pc, #84]	; (1a001070 <ResetISR+0x6c>)
1a00101c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
1a001020:	3301      	adds	r3, #1
1a001022:	2b07      	cmp	r3, #7
1a001024:	d9f7      	bls.n	1a001016 <ResetISR+0x12>
1a001026:	b510      	push	{r4, lr}
1a001028:	b662      	cpsie	i
1a00102a:	f000 f829 	bl	1a001080 <SystemInit>
1a00102e:	4b11      	ldr	r3, [pc, #68]	; (1a001074 <ResetISR+0x70>)
1a001030:	e007      	b.n	1a001042 <ResetISR+0x3e>
1a001032:	f103 040c 	add.w	r4, r3, #12
1a001036:	6818      	ldr	r0, [r3, #0]
1a001038:	6859      	ldr	r1, [r3, #4]
1a00103a:	689a      	ldr	r2, [r3, #8]
1a00103c:	f7ff f8b0 	bl	1a0001a0 <data_init>
1a001040:	4623      	mov	r3, r4
1a001042:	4a0d      	ldr	r2, [pc, #52]	; (1a001078 <ResetISR+0x74>)
1a001044:	4293      	cmp	r3, r2
1a001046:	d3f4      	bcc.n	1a001032 <ResetISR+0x2e>
1a001048:	e006      	b.n	1a001058 <ResetISR+0x54>
1a00104a:	461c      	mov	r4, r3
1a00104c:	f854 0b08 	ldr.w	r0, [r4], #8
1a001050:	6859      	ldr	r1, [r3, #4]
1a001052:	f7ff f8b3 	bl	1a0001bc <bss_init>
1a001056:	4623      	mov	r3, r4
1a001058:	4a08      	ldr	r2, [pc, #32]	; (1a00107c <ResetISR+0x78>)
1a00105a:	4293      	cmp	r3, r2
1a00105c:	d3f5      	bcc.n	1a00104a <ResetISR+0x46>
1a00105e:	f7ff f94f 	bl	1a000300 <main>
1a001062:	e7fe      	b.n	1a001062 <ResetISR+0x5e>
1a001064:	10df1000 	.word	0x10df1000
1a001068:	40053100 	.word	0x40053100
1a00106c:	01dff7ff 	.word	0x01dff7ff
1a001070:	e000e280 	.word	0xe000e280
1a001074:	1a000114 	.word	0x1a000114
1a001078:	1a000150 	.word	0x1a000150
1a00107c:	1a000178 	.word	0x1a000178

1a001080 <SystemInit>:
1a001080:	b508      	push	{r3, lr}
1a001082:	f7ff fd5b 	bl	1a000b3c <fpuInit>
1a001086:	f7ff ffb7 	bl	1a000ff8 <Board_SystemInit>
1a00108a:	bd08      	pop	{r3, pc}

1a00108c <boardConfig>:
1a00108c:	b508      	push	{r3, lr}
1a00108e:	f7ff fab3 	bl	1a0005f8 <SystemCoreClockUpdate>
1a001092:	f7ff ff4d 	bl	1a000f30 <Board_Init>
1a001096:	2001      	movs	r0, #1
1a001098:	2100      	movs	r1, #0
1a00109a:	2200      	movs	r2, #0
1a00109c:	f000 f9a4 	bl	1a0013e8 <tickConfig>
1a0010a0:	2000      	movs	r0, #0
1a0010a2:	2105      	movs	r1, #5
1a0010a4:	f000 f882 	bl	1a0011ac <gpioConfig>
1a0010a8:	2024      	movs	r0, #36	; 0x24
1a0010aa:	2100      	movs	r1, #0
1a0010ac:	f000 f87e 	bl	1a0011ac <gpioConfig>
1a0010b0:	2025      	movs	r0, #37	; 0x25
1a0010b2:	2100      	movs	r1, #0
1a0010b4:	f000 f87a 	bl	1a0011ac <gpioConfig>
1a0010b8:	2026      	movs	r0, #38	; 0x26
1a0010ba:	2100      	movs	r1, #0
1a0010bc:	f000 f876 	bl	1a0011ac <gpioConfig>
1a0010c0:	2027      	movs	r0, #39	; 0x27
1a0010c2:	2100      	movs	r1, #0
1a0010c4:	f000 f872 	bl	1a0011ac <gpioConfig>
1a0010c8:	2028      	movs	r0, #40	; 0x28
1a0010ca:	2101      	movs	r1, #1
1a0010cc:	f000 f86e 	bl	1a0011ac <gpioConfig>
1a0010d0:	2029      	movs	r0, #41	; 0x29
1a0010d2:	2101      	movs	r1, #1
1a0010d4:	f000 f86a 	bl	1a0011ac <gpioConfig>
1a0010d8:	202a      	movs	r0, #42	; 0x2a
1a0010da:	2101      	movs	r1, #1
1a0010dc:	f000 f866 	bl	1a0011ac <gpioConfig>
1a0010e0:	202b      	movs	r0, #43	; 0x2b
1a0010e2:	2101      	movs	r1, #1
1a0010e4:	f000 f862 	bl	1a0011ac <gpioConfig>
1a0010e8:	202c      	movs	r0, #44	; 0x2c
1a0010ea:	2101      	movs	r1, #1
1a0010ec:	f000 f85e 	bl	1a0011ac <gpioConfig>
1a0010f0:	202d      	movs	r0, #45	; 0x2d
1a0010f2:	2101      	movs	r1, #1
1a0010f4:	f000 f85a 	bl	1a0011ac <gpioConfig>
1a0010f8:	202e      	movs	r0, #46	; 0x2e
1a0010fa:	2100      	movs	r1, #0
1a0010fc:	f000 f856 	bl	1a0011ac <gpioConfig>
1a001100:	202f      	movs	r0, #47	; 0x2f
1a001102:	2100      	movs	r1, #0
1a001104:	f000 f852 	bl	1a0011ac <gpioConfig>
1a001108:	2030      	movs	r0, #48	; 0x30
1a00110a:	2100      	movs	r1, #0
1a00110c:	f000 f84e 	bl	1a0011ac <gpioConfig>
1a001110:	2031      	movs	r0, #49	; 0x31
1a001112:	2100      	movs	r1, #0
1a001114:	f000 f84a 	bl	1a0011ac <gpioConfig>
1a001118:	2032      	movs	r0, #50	; 0x32
1a00111a:	2100      	movs	r1, #0
1a00111c:	f000 f846 	bl	1a0011ac <gpioConfig>
1a001120:	2033      	movs	r0, #51	; 0x33
1a001122:	2100      	movs	r1, #0
1a001124:	f000 f842 	bl	1a0011ac <gpioConfig>
1a001128:	2034      	movs	r0, #52	; 0x34
1a00112a:	2100      	movs	r1, #0
1a00112c:	f000 f83e 	bl	1a0011ac <gpioConfig>
1a001130:	2035      	movs	r0, #53	; 0x35
1a001132:	2100      	movs	r1, #0
1a001134:	f000 f83a 	bl	1a0011ac <gpioConfig>
1a001138:	2036      	movs	r0, #54	; 0x36
1a00113a:	2101      	movs	r1, #1
1a00113c:	f000 f836 	bl	1a0011ac <gpioConfig>
1a001140:	2037      	movs	r0, #55	; 0x37
1a001142:	2101      	movs	r1, #1
1a001144:	f000 f832 	bl	1a0011ac <gpioConfig>
1a001148:	2038      	movs	r0, #56	; 0x38
1a00114a:	2101      	movs	r1, #1
1a00114c:	f000 f82e 	bl	1a0011ac <gpioConfig>
1a001150:	2039      	movs	r0, #57	; 0x39
1a001152:	2101      	movs	r1, #1
1a001154:	f000 f82a 	bl	1a0011ac <gpioConfig>
1a001158:	203a      	movs	r0, #58	; 0x3a
1a00115a:	2101      	movs	r1, #1
1a00115c:	f000 f826 	bl	1a0011ac <gpioConfig>
1a001160:	203b      	movs	r0, #59	; 0x3b
1a001162:	2101      	movs	r1, #1
1a001164:	f000 f822 	bl	1a0011ac <gpioConfig>
1a001168:	203c      	movs	r0, #60	; 0x3c
1a00116a:	2101      	movs	r1, #1
1a00116c:	f000 f81e 	bl	1a0011ac <gpioConfig>
1a001170:	203d      	movs	r0, #61	; 0x3d
1a001172:	2101      	movs	r1, #1
1a001174:	f000 f81a 	bl	1a0011ac <gpioConfig>
1a001178:	bd08      	pop	{r3, pc}
1a00117a:	bf00      	nop

1a00117c <sAPI_NullFuncPtr>:
1a00117c:	2001      	movs	r0, #1
1a00117e:	4770      	bx	lr

1a001180 <gpioObtainPinConfig>:
1a001180:	b430      	push	{r4, r5}
1a001182:	4d09      	ldr	r5, [pc, #36]	; (1a0011a8 <gpioObtainPinConfig+0x28>)
1a001184:	eb00 0080 	add.w	r0, r0, r0, lsl #2
1a001188:	182c      	adds	r4, r5, r0
1a00118a:	5c28      	ldrb	r0, [r5, r0]
1a00118c:	7008      	strb	r0, [r1, #0]
1a00118e:	7861      	ldrb	r1, [r4, #1]
1a001190:	7011      	strb	r1, [r2, #0]
1a001192:	78a2      	ldrb	r2, [r4, #2]
1a001194:	701a      	strb	r2, [r3, #0]
1a001196:	78e2      	ldrb	r2, [r4, #3]
1a001198:	9b02      	ldr	r3, [sp, #8]
1a00119a:	701a      	strb	r2, [r3, #0]
1a00119c:	7922      	ldrb	r2, [r4, #4]
1a00119e:	9b03      	ldr	r3, [sp, #12]
1a0011a0:	701a      	strb	r2, [r3, #0]
1a0011a2:	bc30      	pop	{r4, r5}
1a0011a4:	4770      	bx	lr
1a0011a6:	bf00      	nop
1a0011a8:	1a001a60 	.word	0x1a001a60

1a0011ac <gpioConfig>:
1a0011ac:	b530      	push	{r4, r5, lr}
1a0011ae:	b085      	sub	sp, #20
1a0011b0:	460c      	mov	r4, r1
1a0011b2:	2300      	movs	r3, #0
1a0011b4:	f88d 300f 	strb.w	r3, [sp, #15]
1a0011b8:	f88d 300e 	strb.w	r3, [sp, #14]
1a0011bc:	f88d 300d 	strb.w	r3, [sp, #13]
1a0011c0:	f88d 300c 	strb.w	r3, [sp, #12]
1a0011c4:	f88d 300b 	strb.w	r3, [sp, #11]
1a0011c8:	ab03      	add	r3, sp, #12
1a0011ca:	9300      	str	r3, [sp, #0]
1a0011cc:	f10d 030b 	add.w	r3, sp, #11
1a0011d0:	9301      	str	r3, [sp, #4]
1a0011d2:	f10d 010f 	add.w	r1, sp, #15
1a0011d6:	f10d 020e 	add.w	r2, sp, #14
1a0011da:	f10d 030d 	add.w	r3, sp, #13
1a0011de:	f7ff ffcf 	bl	1a001180 <gpioObtainPinConfig>
1a0011e2:	2c05      	cmp	r4, #5
1a0011e4:	f200 8095 	bhi.w	1a001312 <gpioConfig+0x166>
1a0011e8:	e8df f004 	tbb	[pc, r4]
1a0011ec:	3c227008 	.word	0x3c227008
1a0011f0:	0356      	.short	0x0356
1a0011f2:	4849      	ldr	r0, [pc, #292]	; (1a001318 <gpioConfig+0x16c>)
1a0011f4:	f7ff fcce 	bl	1a000b94 <Chip_GPIO_Init>
1a0011f8:	2001      	movs	r0, #1
1a0011fa:	e08b      	b.n	1a001314 <gpioConfig+0x168>
1a0011fc:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a001200:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a001204:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a001208:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
1a00120c:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a001210:	4942      	ldr	r1, [pc, #264]	; (1a00131c <gpioConfig+0x170>)
1a001212:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
1a001216:	f99d 300b 	ldrsb.w	r3, [sp, #11]
1a00121a:	2401      	movs	r4, #1
1a00121c:	483e      	ldr	r0, [pc, #248]	; (1a001318 <gpioConfig+0x16c>)
1a00121e:	f89d 100c 	ldrb.w	r1, [sp, #12]
1a001222:	fa04 f203 	lsl.w	r2, r4, r3
1a001226:	2300      	movs	r3, #0
1a001228:	f7ff fcb6 	bl	1a000b98 <Chip_GPIO_SetDir>
1a00122c:	4620      	mov	r0, r4
1a00122e:	e071      	b.n	1a001314 <gpioConfig+0x168>
1a001230:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a001234:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a001238:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a00123c:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
1a001240:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a001244:	4935      	ldr	r1, [pc, #212]	; (1a00131c <gpioConfig+0x170>)
1a001246:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
1a00124a:	f99d 300b 	ldrsb.w	r3, [sp, #11]
1a00124e:	2401      	movs	r4, #1
1a001250:	4831      	ldr	r0, [pc, #196]	; (1a001318 <gpioConfig+0x16c>)
1a001252:	f89d 100c 	ldrb.w	r1, [sp, #12]
1a001256:	fa04 f203 	lsl.w	r2, r4, r3
1a00125a:	2300      	movs	r3, #0
1a00125c:	f7ff fc9c 	bl	1a000b98 <Chip_GPIO_SetDir>
1a001260:	4620      	mov	r0, r4
1a001262:	e057      	b.n	1a001314 <gpioConfig+0x168>
1a001264:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a001268:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a00126c:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a001270:	f042 02d8 	orr.w	r2, r2, #216	; 0xd8
1a001274:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a001278:	4928      	ldr	r1, [pc, #160]	; (1a00131c <gpioConfig+0x170>)
1a00127a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
1a00127e:	f99d 300b 	ldrsb.w	r3, [sp, #11]
1a001282:	2401      	movs	r4, #1
1a001284:	4824      	ldr	r0, [pc, #144]	; (1a001318 <gpioConfig+0x16c>)
1a001286:	f89d 100c 	ldrb.w	r1, [sp, #12]
1a00128a:	fa04 f203 	lsl.w	r2, r4, r3
1a00128e:	2300      	movs	r3, #0
1a001290:	f7ff fc82 	bl	1a000b98 <Chip_GPIO_SetDir>
1a001294:	4620      	mov	r0, r4
1a001296:	e03d      	b.n	1a001314 <gpioConfig+0x168>
1a001298:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a00129c:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a0012a0:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a0012a4:	f042 02c8 	orr.w	r2, r2, #200	; 0xc8
1a0012a8:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a0012ac:	491b      	ldr	r1, [pc, #108]	; (1a00131c <gpioConfig+0x170>)
1a0012ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
1a0012b2:	f99d 300b 	ldrsb.w	r3, [sp, #11]
1a0012b6:	2401      	movs	r4, #1
1a0012b8:	4817      	ldr	r0, [pc, #92]	; (1a001318 <gpioConfig+0x16c>)
1a0012ba:	f89d 100c 	ldrb.w	r1, [sp, #12]
1a0012be:	fa04 f203 	lsl.w	r2, r4, r3
1a0012c2:	2300      	movs	r3, #0
1a0012c4:	f7ff fc68 	bl	1a000b98 <Chip_GPIO_SetDir>
1a0012c8:	4620      	mov	r0, r4
1a0012ca:	e023      	b.n	1a001314 <gpioConfig+0x168>
1a0012cc:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a0012d0:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a0012d4:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a0012d8:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
1a0012dc:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a0012e0:	490e      	ldr	r1, [pc, #56]	; (1a00131c <gpioConfig+0x170>)
1a0012e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
1a0012e6:	f99d 300b 	ldrsb.w	r3, [sp, #11]
1a0012ea:	2401      	movs	r4, #1
1a0012ec:	4d0a      	ldr	r5, [pc, #40]	; (1a001318 <gpioConfig+0x16c>)
1a0012ee:	4628      	mov	r0, r5
1a0012f0:	f89d 100c 	ldrb.w	r1, [sp, #12]
1a0012f4:	fa04 f203 	lsl.w	r2, r4, r3
1a0012f8:	4623      	mov	r3, r4
1a0012fa:	f7ff fc4d 	bl	1a000b98 <Chip_GPIO_SetDir>
1a0012fe:	f89d 200c 	ldrb.w	r2, [sp, #12]
1a001302:	f89d 300b 	ldrb.w	r3, [sp, #11]
1a001306:	eb03 1342 	add.w	r3, r3, r2, lsl #5
1a00130a:	2200      	movs	r2, #0
1a00130c:	54ea      	strb	r2, [r5, r3]
1a00130e:	4620      	mov	r0, r4
1a001310:	e000      	b.n	1a001314 <gpioConfig+0x168>
1a001312:	2000      	movs	r0, #0
1a001314:	b005      	add	sp, #20
1a001316:	bd30      	pop	{r4, r5, pc}
1a001318:	400f4000 	.word	0x400f4000
1a00131c:	40086000 	.word	0x40086000

1a001320 <gpioWrite>:
1a001320:	b510      	push	{r4, lr}
1a001322:	b084      	sub	sp, #16
1a001324:	460c      	mov	r4, r1
1a001326:	2300      	movs	r3, #0
1a001328:	f88d 300f 	strb.w	r3, [sp, #15]
1a00132c:	f88d 300e 	strb.w	r3, [sp, #14]
1a001330:	f88d 300d 	strb.w	r3, [sp, #13]
1a001334:	f88d 300c 	strb.w	r3, [sp, #12]
1a001338:	f88d 300b 	strb.w	r3, [sp, #11]
1a00133c:	ab03      	add	r3, sp, #12
1a00133e:	9300      	str	r3, [sp, #0]
1a001340:	f10d 030b 	add.w	r3, sp, #11
1a001344:	9301      	str	r3, [sp, #4]
1a001346:	f10d 010f 	add.w	r1, sp, #15
1a00134a:	f10d 020e 	add.w	r2, sp, #14
1a00134e:	f10d 030d 	add.w	r3, sp, #13
1a001352:	f7ff ff15 	bl	1a001180 <gpioObtainPinConfig>
1a001356:	f89d 200c 	ldrb.w	r2, [sp, #12]
1a00135a:	f89d 300b 	ldrb.w	r3, [sp, #11]
1a00135e:	3400      	adds	r4, #0
1a001360:	bf18      	it	ne
1a001362:	2401      	movne	r4, #1
1a001364:	eb03 1342 	add.w	r3, r3, r2, lsl #5
1a001368:	4a02      	ldr	r2, [pc, #8]	; (1a001374 <gpioWrite+0x54>)
1a00136a:	54d4      	strb	r4, [r2, r3]
1a00136c:	2001      	movs	r0, #1
1a00136e:	b004      	add	sp, #16
1a001370:	bd10      	pop	{r4, pc}
1a001372:	bf00      	nop
1a001374:	400f4000 	.word	0x400f4000

1a001378 <gpioRead>:
1a001378:	b500      	push	{lr}
1a00137a:	b085      	sub	sp, #20
1a00137c:	2300      	movs	r3, #0
1a00137e:	f88d 300f 	strb.w	r3, [sp, #15]
1a001382:	f88d 300e 	strb.w	r3, [sp, #14]
1a001386:	f88d 300d 	strb.w	r3, [sp, #13]
1a00138a:	f88d 300c 	strb.w	r3, [sp, #12]
1a00138e:	f88d 300b 	strb.w	r3, [sp, #11]
1a001392:	ab03      	add	r3, sp, #12
1a001394:	9300      	str	r3, [sp, #0]
1a001396:	f10d 030b 	add.w	r3, sp, #11
1a00139a:	9301      	str	r3, [sp, #4]
1a00139c:	f10d 010f 	add.w	r1, sp, #15
1a0013a0:	f10d 020e 	add.w	r2, sp, #14
1a0013a4:	f10d 030d 	add.w	r3, sp, #13
1a0013a8:	f7ff feea 	bl	1a001180 <gpioObtainPinConfig>
1a0013ac:	f99d 200c 	ldrsb.w	r2, [sp, #12]
1a0013b0:	f89d 300b 	ldrb.w	r3, [sp, #11]
1a0013b4:	eb03 1342 	add.w	r3, r3, r2, lsl #5
1a0013b8:	4a04      	ldr	r2, [pc, #16]	; (1a0013cc <gpioRead+0x54>)
1a0013ba:	5cd3      	ldrb	r3, [r2, r3]
1a0013bc:	f013 0fff 	tst.w	r3, #255	; 0xff
1a0013c0:	bf14      	ite	ne
1a0013c2:	2001      	movne	r0, #1
1a0013c4:	2000      	moveq	r0, #0
1a0013c6:	b005      	add	sp, #20
1a0013c8:	f85d fb04 	ldr.w	pc, [sp], #4
1a0013cc:	400f4000 	.word	0x400f4000

1a0013d0 <gpioToggle>:
1a0013d0:	b510      	push	{r4, lr}
1a0013d2:	4604      	mov	r4, r0
1a0013d4:	f7ff ffd0 	bl	1a001378 <gpioRead>
1a0013d8:	fab0 f180 	clz	r1, r0
1a0013dc:	0949      	lsrs	r1, r1, #5
1a0013de:	4620      	mov	r0, r4
1a0013e0:	f7ff ff9e 	bl	1a001320 <gpioWrite>
1a0013e4:	bd10      	pop	{r4, pc}
1a0013e6:	bf00      	nop

1a0013e8 <tickConfig>:
1a0013e8:	b508      	push	{r3, lr}
1a0013ea:	b112      	cbz	r2, 1a0013f2 <tickConfig+0xa>
1a0013ec:	4613      	mov	r3, r2
1a0013ee:	4a17      	ldr	r2, [pc, #92]	; (1a00144c <tickConfig+0x64>)
1a0013f0:	6013      	str	r3, [r2, #0]
1a0013f2:	f110 32ff 	adds.w	r2, r0, #4294967295
1a0013f6:	f141 33ff 	adc.w	r3, r1, #4294967295
1a0013fa:	2b00      	cmp	r3, #0
1a0013fc:	bf08      	it	eq
1a0013fe:	2a32      	cmpeq	r2, #50	; 0x32
1a001400:	d220      	bcs.n	1a001444 <tickConfig+0x5c>
1a001402:	4602      	mov	r2, r0
1a001404:	460b      	mov	r3, r1
1a001406:	4912      	ldr	r1, [pc, #72]	; (1a001450 <tickConfig+0x68>)
1a001408:	e9c1 2300 	strd	r2, r3, [r1]
1a00140c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
1a001410:	2100      	movs	r1, #0
1a001412:	f000 f8ed 	bl	1a0015f0 <__aeabi_uldivmod>
1a001416:	4602      	mov	r2, r0
1a001418:	460b      	mov	r3, r1
1a00141a:	490e      	ldr	r1, [pc, #56]	; (1a001454 <tickConfig+0x6c>)
1a00141c:	6808      	ldr	r0, [r1, #0]
1a00141e:	2100      	movs	r1, #0
1a001420:	f000 f8e6 	bl	1a0015f0 <__aeabi_uldivmod>
1a001424:	3801      	subs	r0, #1
1a001426:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
1a00142a:	d20d      	bcs.n	1a001448 <tickConfig+0x60>
1a00142c:	4b0a      	ldr	r3, [pc, #40]	; (1a001458 <tickConfig+0x70>)
1a00142e:	6058      	str	r0, [r3, #4]
1a001430:	21e0      	movs	r1, #224	; 0xe0
1a001432:	4a0a      	ldr	r2, [pc, #40]	; (1a00145c <tickConfig+0x74>)
1a001434:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
1a001438:	2200      	movs	r2, #0
1a00143a:	609a      	str	r2, [r3, #8]
1a00143c:	2207      	movs	r2, #7
1a00143e:	601a      	str	r2, [r3, #0]
1a001440:	2001      	movs	r0, #1
1a001442:	bd08      	pop	{r3, pc}
1a001444:	2000      	movs	r0, #0
1a001446:	bd08      	pop	{r3, pc}
1a001448:	2001      	movs	r0, #1
1a00144a:	bd08      	pop	{r3, pc}
1a00144c:	10000008 	.word	0x10000008
1a001450:	10000068 	.word	0x10000068
1a001454:	10000058 	.word	0x10000058
1a001458:	e000e010 	.word	0xe000e010
1a00145c:	e000ed00 	.word	0xe000ed00

1a001460 <SysTick_Handler>:
1a001460:	b508      	push	{r3, lr}
1a001462:	4906      	ldr	r1, [pc, #24]	; (1a00147c <SysTick_Handler+0x1c>)
1a001464:	e9d1 2300 	ldrd	r2, r3, [r1]
1a001468:	3201      	adds	r2, #1
1a00146a:	f143 0300 	adc.w	r3, r3, #0
1a00146e:	e9c1 2300 	strd	r2, r3, [r1]
1a001472:	4b03      	ldr	r3, [pc, #12]	; (1a001480 <SysTick_Handler+0x20>)
1a001474:	681b      	ldr	r3, [r3, #0]
1a001476:	2000      	movs	r0, #0
1a001478:	4798      	blx	r3
1a00147a:	bd08      	pop	{r3, pc}
1a00147c:	10000060 	.word	0x10000060
1a001480:	10000008 	.word	0x10000008

1a001484 <errorOcurred>:
1a001484:	e7fe      	b.n	1a001484 <errorOcurred>
1a001486:	bf00      	nop

1a001488 <doNothing>:
1a001488:	4770      	bx	lr
1a00148a:	bf00      	nop

1a00148c <TIMER0_IRQHandler>:
1a00148c:	b510      	push	{r4, lr}
1a00148e:	2400      	movs	r4, #0
1a001490:	e012      	b.n	1a0014b8 <TIMER0_IRQHandler+0x2c>
1a001492:	4b0b      	ldr	r3, [pc, #44]	; (1a0014c0 <TIMER0_IRQHandler+0x34>)
1a001494:	681a      	ldr	r2, [r3, #0]
1a001496:	f004 010f 	and.w	r1, r4, #15
1a00149a:	2301      	movs	r3, #1
1a00149c:	408b      	lsls	r3, r1
1a00149e:	421a      	tst	r2, r3
1a0014a0:	d008      	beq.n	1a0014b4 <TIMER0_IRQHandler+0x28>
1a0014a2:	4b08      	ldr	r3, [pc, #32]	; (1a0014c4 <TIMER0_IRQHandler+0x38>)
1a0014a4:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
1a0014a8:	4798      	blx	r3
1a0014aa:	b262      	sxtb	r2, r4
1a0014ac:	2301      	movs	r3, #1
1a0014ae:	4093      	lsls	r3, r2
1a0014b0:	4a03      	ldr	r2, [pc, #12]	; (1a0014c0 <TIMER0_IRQHandler+0x34>)
1a0014b2:	6013      	str	r3, [r2, #0]
1a0014b4:	3401      	adds	r4, #1
1a0014b6:	b2e4      	uxtb	r4, r4
1a0014b8:	2c03      	cmp	r4, #3
1a0014ba:	d9ea      	bls.n	1a001492 <TIMER0_IRQHandler+0x6>
1a0014bc:	bd10      	pop	{r4, pc}
1a0014be:	bf00      	nop
1a0014c0:	40084000 	.word	0x40084000
1a0014c4:	1000000c 	.word	0x1000000c

1a0014c8 <TIMER1_IRQHandler>:
1a0014c8:	b510      	push	{r4, lr}
1a0014ca:	2400      	movs	r4, #0
1a0014cc:	e013      	b.n	1a0014f6 <TIMER1_IRQHandler+0x2e>
1a0014ce:	4b0b      	ldr	r3, [pc, #44]	; (1a0014fc <TIMER1_IRQHandler+0x34>)
1a0014d0:	681a      	ldr	r2, [r3, #0]
1a0014d2:	f004 010f 	and.w	r1, r4, #15
1a0014d6:	2301      	movs	r3, #1
1a0014d8:	408b      	lsls	r3, r1
1a0014da:	421a      	tst	r2, r3
1a0014dc:	d009      	beq.n	1a0014f2 <TIMER1_IRQHandler+0x2a>
1a0014de:	1d23      	adds	r3, r4, #4
1a0014e0:	4a07      	ldr	r2, [pc, #28]	; (1a001500 <TIMER1_IRQHandler+0x38>)
1a0014e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
1a0014e6:	4798      	blx	r3
1a0014e8:	b262      	sxtb	r2, r4
1a0014ea:	2301      	movs	r3, #1
1a0014ec:	4093      	lsls	r3, r2
1a0014ee:	4a03      	ldr	r2, [pc, #12]	; (1a0014fc <TIMER1_IRQHandler+0x34>)
1a0014f0:	6013      	str	r3, [r2, #0]
1a0014f2:	3401      	adds	r4, #1
1a0014f4:	b2e4      	uxtb	r4, r4
1a0014f6:	2c03      	cmp	r4, #3
1a0014f8:	d9e9      	bls.n	1a0014ce <TIMER1_IRQHandler+0x6>
1a0014fa:	bd10      	pop	{r4, pc}
1a0014fc:	40085000 	.word	0x40085000
1a001500:	1000000c 	.word	0x1000000c

1a001504 <TIMER2_IRQHandler>:
1a001504:	b510      	push	{r4, lr}
1a001506:	2400      	movs	r4, #0
1a001508:	e014      	b.n	1a001534 <TIMER2_IRQHandler+0x30>
1a00150a:	4b0c      	ldr	r3, [pc, #48]	; (1a00153c <TIMER2_IRQHandler+0x38>)
1a00150c:	681a      	ldr	r2, [r3, #0]
1a00150e:	f004 010f 	and.w	r1, r4, #15
1a001512:	2301      	movs	r3, #1
1a001514:	408b      	lsls	r3, r1
1a001516:	421a      	tst	r2, r3
1a001518:	d00a      	beq.n	1a001530 <TIMER2_IRQHandler+0x2c>
1a00151a:	f104 0308 	add.w	r3, r4, #8
1a00151e:	4a08      	ldr	r2, [pc, #32]	; (1a001540 <TIMER2_IRQHandler+0x3c>)
1a001520:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
1a001524:	4798      	blx	r3
1a001526:	b262      	sxtb	r2, r4
1a001528:	2301      	movs	r3, #1
1a00152a:	4093      	lsls	r3, r2
1a00152c:	4a03      	ldr	r2, [pc, #12]	; (1a00153c <TIMER2_IRQHandler+0x38>)
1a00152e:	6013      	str	r3, [r2, #0]
1a001530:	3401      	adds	r4, #1
1a001532:	b2e4      	uxtb	r4, r4
1a001534:	2c03      	cmp	r4, #3
1a001536:	d9e8      	bls.n	1a00150a <TIMER2_IRQHandler+0x6>
1a001538:	bd10      	pop	{r4, pc}
1a00153a:	bf00      	nop
1a00153c:	400c3000 	.word	0x400c3000
1a001540:	1000000c 	.word	0x1000000c

1a001544 <TIMER3_IRQHandler>:
1a001544:	b510      	push	{r4, lr}
1a001546:	2400      	movs	r4, #0
1a001548:	e014      	b.n	1a001574 <TIMER3_IRQHandler+0x30>
1a00154a:	4b0c      	ldr	r3, [pc, #48]	; (1a00157c <TIMER3_IRQHandler+0x38>)
1a00154c:	681a      	ldr	r2, [r3, #0]
1a00154e:	f004 010f 	and.w	r1, r4, #15
1a001552:	2301      	movs	r3, #1
1a001554:	408b      	lsls	r3, r1
1a001556:	421a      	tst	r2, r3
1a001558:	d00a      	beq.n	1a001570 <TIMER3_IRQHandler+0x2c>
1a00155a:	f104 030c 	add.w	r3, r4, #12
1a00155e:	4a08      	ldr	r2, [pc, #32]	; (1a001580 <TIMER3_IRQHandler+0x3c>)
1a001560:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
1a001564:	4798      	blx	r3
1a001566:	b262      	sxtb	r2, r4
1a001568:	2301      	movs	r3, #1
1a00156a:	4093      	lsls	r3, r2
1a00156c:	4a03      	ldr	r2, [pc, #12]	; (1a00157c <TIMER3_IRQHandler+0x38>)
1a00156e:	6013      	str	r3, [r2, #0]
1a001570:	3401      	adds	r4, #1
1a001572:	b2e4      	uxtb	r4, r4
1a001574:	2c03      	cmp	r4, #3
1a001576:	d9e8      	bls.n	1a00154a <TIMER3_IRQHandler+0x6>
1a001578:	bd10      	pop	{r4, pc}
1a00157a:	bf00      	nop
1a00157c:	400c4000 	.word	0x400c4000
1a001580:	1000000c 	.word	0x1000000c

1a001584 <uartConfig>:
1a001584:	b538      	push	{r3, r4, r5, lr}
1a001586:	460c      	mov	r4, r1
1a001588:	b110      	cbz	r0, 1a001590 <uartConfig+0xc>
1a00158a:	2801      	cmp	r0, #1
1a00158c:	d013      	beq.n	1a0015b6 <uartConfig+0x32>
1a00158e:	bd38      	pop	{r3, r4, r5, pc}
1a001590:	4d12      	ldr	r5, [pc, #72]	; (1a0015dc <uartConfig+0x58>)
1a001592:	4628      	mov	r0, r5
1a001594:	f7ff fbd4 	bl	1a000d40 <Chip_UART_Init>
1a001598:	4628      	mov	r0, r5
1a00159a:	4621      	mov	r1, r4
1a00159c:	f7ff fbf8 	bl	1a000d90 <Chip_UART_SetBaud>
1a0015a0:	2301      	movs	r3, #1
1a0015a2:	60ab      	str	r3, [r5, #8]
1a0015a4:	65eb      	str	r3, [r5, #92]	; 0x5c
1a0015a6:	4b0e      	ldr	r3, [pc, #56]	; (1a0015e0 <uartConfig+0x5c>)
1a0015a8:	221e      	movs	r2, #30
1a0015aa:	f8c3 2384 	str.w	r2, [r3, #900]	; 0x384
1a0015ae:	22d6      	movs	r2, #214	; 0xd6
1a0015b0:	f8c3 2388 	str.w	r2, [r3, #904]	; 0x388
1a0015b4:	bd38      	pop	{r3, r4, r5, pc}
1a0015b6:	4d0b      	ldr	r5, [pc, #44]	; (1a0015e4 <uartConfig+0x60>)
1a0015b8:	4628      	mov	r0, r5
1a0015ba:	f7ff fbc1 	bl	1a000d40 <Chip_UART_Init>
1a0015be:	4628      	mov	r0, r5
1a0015c0:	4621      	mov	r1, r4
1a0015c2:	f7ff fbe5 	bl	1a000d90 <Chip_UART_SetBaud>
1a0015c6:	2301      	movs	r3, #1
1a0015c8:	60ab      	str	r3, [r5, #8]
1a0015ca:	65eb      	str	r3, [r5, #92]	; 0x5c
1a0015cc:	4b04      	ldr	r3, [pc, #16]	; (1a0015e0 <uartConfig+0x5c>)
1a0015ce:	221a      	movs	r2, #26
1a0015d0:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
1a0015d4:	22d2      	movs	r2, #210	; 0xd2
1a0015d6:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
1a0015da:	bd38      	pop	{r3, r4, r5, pc}
1a0015dc:	400c1000 	.word	0x400c1000
1a0015e0:	40086000 	.word	0x40086000
1a0015e4:	400c2000 	.word	0x400c2000

1a0015e8 <UART2_IRQHandler>:
1a0015e8:	4770      	bx	lr
1a0015ea:	bf00      	nop

1a0015ec <UART3_IRQHandler>:
1a0015ec:	4770      	bx	lr
1a0015ee:	bf00      	nop

1a0015f0 <__aeabi_uldivmod>:
1a0015f0:	b953      	cbnz	r3, 1a001608 <__aeabi_uldivmod+0x18>
1a0015f2:	b94a      	cbnz	r2, 1a001608 <__aeabi_uldivmod+0x18>
1a0015f4:	2900      	cmp	r1, #0
1a0015f6:	bf08      	it	eq
1a0015f8:	2800      	cmpeq	r0, #0
1a0015fa:	bf1c      	itt	ne
1a0015fc:	f04f 31ff 	movne.w	r1, #4294967295
1a001600:	f04f 30ff 	movne.w	r0, #4294967295
1a001604:	f000 b97a 	b.w	1a0018fc <__aeabi_idiv0>
1a001608:	f1ad 0c08 	sub.w	ip, sp, #8
1a00160c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
1a001610:	f000 f806 	bl	1a001620 <__udivmoddi4>
1a001614:	f8dd e004 	ldr.w	lr, [sp, #4]
1a001618:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
1a00161c:	b004      	add	sp, #16
1a00161e:	4770      	bx	lr

1a001620 <__udivmoddi4>:
1a001620:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
1a001624:	468c      	mov	ip, r1
1a001626:	460d      	mov	r5, r1
1a001628:	4604      	mov	r4, r0
1a00162a:	9e08      	ldr	r6, [sp, #32]
1a00162c:	2b00      	cmp	r3, #0
1a00162e:	d151      	bne.n	1a0016d4 <__udivmoddi4+0xb4>
1a001630:	428a      	cmp	r2, r1
1a001632:	4617      	mov	r7, r2
1a001634:	d96d      	bls.n	1a001712 <__udivmoddi4+0xf2>
1a001636:	fab2 fe82 	clz	lr, r2
1a00163a:	f1be 0f00 	cmp.w	lr, #0
1a00163e:	d00b      	beq.n	1a001658 <__udivmoddi4+0x38>
1a001640:	f1ce 0c20 	rsb	ip, lr, #32
1a001644:	fa01 f50e 	lsl.w	r5, r1, lr
1a001648:	fa20 fc0c 	lsr.w	ip, r0, ip
1a00164c:	fa02 f70e 	lsl.w	r7, r2, lr
1a001650:	ea4c 0c05 	orr.w	ip, ip, r5
1a001654:	fa00 f40e 	lsl.w	r4, r0, lr
1a001658:	ea4f 4a17 	mov.w	sl, r7, lsr #16
1a00165c:	0c25      	lsrs	r5, r4, #16
1a00165e:	fbbc f8fa 	udiv	r8, ip, sl
1a001662:	fa1f f987 	uxth.w	r9, r7
1a001666:	fb0a cc18 	mls	ip, sl, r8, ip
1a00166a:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
1a00166e:	fb08 f309 	mul.w	r3, r8, r9
1a001672:	42ab      	cmp	r3, r5
1a001674:	d90a      	bls.n	1a00168c <__udivmoddi4+0x6c>
1a001676:	19ed      	adds	r5, r5, r7
1a001678:	f108 32ff 	add.w	r2, r8, #4294967295
1a00167c:	f080 8123 	bcs.w	1a0018c6 <__udivmoddi4+0x2a6>
1a001680:	42ab      	cmp	r3, r5
1a001682:	f240 8120 	bls.w	1a0018c6 <__udivmoddi4+0x2a6>
1a001686:	f1a8 0802 	sub.w	r8, r8, #2
1a00168a:	443d      	add	r5, r7
1a00168c:	1aed      	subs	r5, r5, r3
1a00168e:	b2a4      	uxth	r4, r4
1a001690:	fbb5 f0fa 	udiv	r0, r5, sl
1a001694:	fb0a 5510 	mls	r5, sl, r0, r5
1a001698:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
1a00169c:	fb00 f909 	mul.w	r9, r0, r9
1a0016a0:	45a1      	cmp	r9, r4
1a0016a2:	d909      	bls.n	1a0016b8 <__udivmoddi4+0x98>
1a0016a4:	19e4      	adds	r4, r4, r7
1a0016a6:	f100 33ff 	add.w	r3, r0, #4294967295
1a0016aa:	f080 810a 	bcs.w	1a0018c2 <__udivmoddi4+0x2a2>
1a0016ae:	45a1      	cmp	r9, r4
1a0016b0:	f240 8107 	bls.w	1a0018c2 <__udivmoddi4+0x2a2>
1a0016b4:	3802      	subs	r0, #2
1a0016b6:	443c      	add	r4, r7
1a0016b8:	eba4 0409 	sub.w	r4, r4, r9
1a0016bc:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
1a0016c0:	2100      	movs	r1, #0
1a0016c2:	2e00      	cmp	r6, #0
1a0016c4:	d061      	beq.n	1a00178a <__udivmoddi4+0x16a>
1a0016c6:	fa24 f40e 	lsr.w	r4, r4, lr
1a0016ca:	2300      	movs	r3, #0
1a0016cc:	6034      	str	r4, [r6, #0]
1a0016ce:	6073      	str	r3, [r6, #4]
1a0016d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a0016d4:	428b      	cmp	r3, r1
1a0016d6:	d907      	bls.n	1a0016e8 <__udivmoddi4+0xc8>
1a0016d8:	2e00      	cmp	r6, #0
1a0016da:	d054      	beq.n	1a001786 <__udivmoddi4+0x166>
1a0016dc:	2100      	movs	r1, #0
1a0016de:	e886 0021 	stmia.w	r6, {r0, r5}
1a0016e2:	4608      	mov	r0, r1
1a0016e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a0016e8:	fab3 f183 	clz	r1, r3
1a0016ec:	2900      	cmp	r1, #0
1a0016ee:	f040 808e 	bne.w	1a00180e <__udivmoddi4+0x1ee>
1a0016f2:	42ab      	cmp	r3, r5
1a0016f4:	d302      	bcc.n	1a0016fc <__udivmoddi4+0xdc>
1a0016f6:	4282      	cmp	r2, r0
1a0016f8:	f200 80fa 	bhi.w	1a0018f0 <__udivmoddi4+0x2d0>
1a0016fc:	1a84      	subs	r4, r0, r2
1a0016fe:	eb65 0503 	sbc.w	r5, r5, r3
1a001702:	2001      	movs	r0, #1
1a001704:	46ac      	mov	ip, r5
1a001706:	2e00      	cmp	r6, #0
1a001708:	d03f      	beq.n	1a00178a <__udivmoddi4+0x16a>
1a00170a:	e886 1010 	stmia.w	r6, {r4, ip}
1a00170e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a001712:	b912      	cbnz	r2, 1a00171a <__udivmoddi4+0xfa>
1a001714:	2701      	movs	r7, #1
1a001716:	fbb7 f7f2 	udiv	r7, r7, r2
1a00171a:	fab7 fe87 	clz	lr, r7
1a00171e:	f1be 0f00 	cmp.w	lr, #0
1a001722:	d134      	bne.n	1a00178e <__udivmoddi4+0x16e>
1a001724:	1beb      	subs	r3, r5, r7
1a001726:	0c3a      	lsrs	r2, r7, #16
1a001728:	fa1f fc87 	uxth.w	ip, r7
1a00172c:	2101      	movs	r1, #1
1a00172e:	fbb3 f8f2 	udiv	r8, r3, r2
1a001732:	0c25      	lsrs	r5, r4, #16
1a001734:	fb02 3318 	mls	r3, r2, r8, r3
1a001738:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
1a00173c:	fb0c f308 	mul.w	r3, ip, r8
1a001740:	42ab      	cmp	r3, r5
1a001742:	d907      	bls.n	1a001754 <__udivmoddi4+0x134>
1a001744:	19ed      	adds	r5, r5, r7
1a001746:	f108 30ff 	add.w	r0, r8, #4294967295
1a00174a:	d202      	bcs.n	1a001752 <__udivmoddi4+0x132>
1a00174c:	42ab      	cmp	r3, r5
1a00174e:	f200 80d1 	bhi.w	1a0018f4 <__udivmoddi4+0x2d4>
1a001752:	4680      	mov	r8, r0
1a001754:	1aed      	subs	r5, r5, r3
1a001756:	b2a3      	uxth	r3, r4
1a001758:	fbb5 f0f2 	udiv	r0, r5, r2
1a00175c:	fb02 5510 	mls	r5, r2, r0, r5
1a001760:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
1a001764:	fb0c fc00 	mul.w	ip, ip, r0
1a001768:	45a4      	cmp	ip, r4
1a00176a:	d907      	bls.n	1a00177c <__udivmoddi4+0x15c>
1a00176c:	19e4      	adds	r4, r4, r7
1a00176e:	f100 33ff 	add.w	r3, r0, #4294967295
1a001772:	d202      	bcs.n	1a00177a <__udivmoddi4+0x15a>
1a001774:	45a4      	cmp	ip, r4
1a001776:	f200 80b8 	bhi.w	1a0018ea <__udivmoddi4+0x2ca>
1a00177a:	4618      	mov	r0, r3
1a00177c:	eba4 040c 	sub.w	r4, r4, ip
1a001780:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
1a001784:	e79d      	b.n	1a0016c2 <__udivmoddi4+0xa2>
1a001786:	4631      	mov	r1, r6
1a001788:	4630      	mov	r0, r6
1a00178a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a00178e:	f1ce 0420 	rsb	r4, lr, #32
1a001792:	fa05 f30e 	lsl.w	r3, r5, lr
1a001796:	fa07 f70e 	lsl.w	r7, r7, lr
1a00179a:	fa20 f804 	lsr.w	r8, r0, r4
1a00179e:	0c3a      	lsrs	r2, r7, #16
1a0017a0:	fa25 f404 	lsr.w	r4, r5, r4
1a0017a4:	ea48 0803 	orr.w	r8, r8, r3
1a0017a8:	fbb4 f1f2 	udiv	r1, r4, r2
1a0017ac:	ea4f 4518 	mov.w	r5, r8, lsr #16
1a0017b0:	fb02 4411 	mls	r4, r2, r1, r4
1a0017b4:	fa1f fc87 	uxth.w	ip, r7
1a0017b8:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
1a0017bc:	fb01 f30c 	mul.w	r3, r1, ip
1a0017c0:	42ab      	cmp	r3, r5
1a0017c2:	fa00 f40e 	lsl.w	r4, r0, lr
1a0017c6:	d909      	bls.n	1a0017dc <__udivmoddi4+0x1bc>
1a0017c8:	19ed      	adds	r5, r5, r7
1a0017ca:	f101 30ff 	add.w	r0, r1, #4294967295
1a0017ce:	f080 808a 	bcs.w	1a0018e6 <__udivmoddi4+0x2c6>
1a0017d2:	42ab      	cmp	r3, r5
1a0017d4:	f240 8087 	bls.w	1a0018e6 <__udivmoddi4+0x2c6>
1a0017d8:	3902      	subs	r1, #2
1a0017da:	443d      	add	r5, r7
1a0017dc:	1aeb      	subs	r3, r5, r3
1a0017de:	fa1f f588 	uxth.w	r5, r8
1a0017e2:	fbb3 f0f2 	udiv	r0, r3, r2
1a0017e6:	fb02 3310 	mls	r3, r2, r0, r3
1a0017ea:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
1a0017ee:	fb00 f30c 	mul.w	r3, r0, ip
1a0017f2:	42ab      	cmp	r3, r5
1a0017f4:	d907      	bls.n	1a001806 <__udivmoddi4+0x1e6>
1a0017f6:	19ed      	adds	r5, r5, r7
1a0017f8:	f100 38ff 	add.w	r8, r0, #4294967295
1a0017fc:	d26f      	bcs.n	1a0018de <__udivmoddi4+0x2be>
1a0017fe:	42ab      	cmp	r3, r5
1a001800:	d96d      	bls.n	1a0018de <__udivmoddi4+0x2be>
1a001802:	3802      	subs	r0, #2
1a001804:	443d      	add	r5, r7
1a001806:	1aeb      	subs	r3, r5, r3
1a001808:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
1a00180c:	e78f      	b.n	1a00172e <__udivmoddi4+0x10e>
1a00180e:	f1c1 0720 	rsb	r7, r1, #32
1a001812:	fa22 f807 	lsr.w	r8, r2, r7
1a001816:	408b      	lsls	r3, r1
1a001818:	fa05 f401 	lsl.w	r4, r5, r1
1a00181c:	ea48 0303 	orr.w	r3, r8, r3
1a001820:	fa20 fe07 	lsr.w	lr, r0, r7
1a001824:	ea4f 4c13 	mov.w	ip, r3, lsr #16
1a001828:	40fd      	lsrs	r5, r7
1a00182a:	ea4e 0e04 	orr.w	lr, lr, r4
1a00182e:	fbb5 f9fc 	udiv	r9, r5, ip
1a001832:	ea4f 441e 	mov.w	r4, lr, lsr #16
1a001836:	fb0c 5519 	mls	r5, ip, r9, r5
1a00183a:	fa1f f883 	uxth.w	r8, r3
1a00183e:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
1a001842:	fb09 f408 	mul.w	r4, r9, r8
1a001846:	42ac      	cmp	r4, r5
1a001848:	fa02 f201 	lsl.w	r2, r2, r1
1a00184c:	fa00 fa01 	lsl.w	sl, r0, r1
1a001850:	d908      	bls.n	1a001864 <__udivmoddi4+0x244>
1a001852:	18ed      	adds	r5, r5, r3
1a001854:	f109 30ff 	add.w	r0, r9, #4294967295
1a001858:	d243      	bcs.n	1a0018e2 <__udivmoddi4+0x2c2>
1a00185a:	42ac      	cmp	r4, r5
1a00185c:	d941      	bls.n	1a0018e2 <__udivmoddi4+0x2c2>
1a00185e:	f1a9 0902 	sub.w	r9, r9, #2
1a001862:	441d      	add	r5, r3
1a001864:	1b2d      	subs	r5, r5, r4
1a001866:	fa1f fe8e 	uxth.w	lr, lr
1a00186a:	fbb5 f0fc 	udiv	r0, r5, ip
1a00186e:	fb0c 5510 	mls	r5, ip, r0, r5
1a001872:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
1a001876:	fb00 f808 	mul.w	r8, r0, r8
1a00187a:	45a0      	cmp	r8, r4
1a00187c:	d907      	bls.n	1a00188e <__udivmoddi4+0x26e>
1a00187e:	18e4      	adds	r4, r4, r3
1a001880:	f100 35ff 	add.w	r5, r0, #4294967295
1a001884:	d229      	bcs.n	1a0018da <__udivmoddi4+0x2ba>
1a001886:	45a0      	cmp	r8, r4
1a001888:	d927      	bls.n	1a0018da <__udivmoddi4+0x2ba>
1a00188a:	3802      	subs	r0, #2
1a00188c:	441c      	add	r4, r3
1a00188e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
1a001892:	eba4 0408 	sub.w	r4, r4, r8
1a001896:	fba0 8902 	umull	r8, r9, r0, r2
1a00189a:	454c      	cmp	r4, r9
1a00189c:	46c6      	mov	lr, r8
1a00189e:	464d      	mov	r5, r9
1a0018a0:	d315      	bcc.n	1a0018ce <__udivmoddi4+0x2ae>
1a0018a2:	d012      	beq.n	1a0018ca <__udivmoddi4+0x2aa>
1a0018a4:	b156      	cbz	r6, 1a0018bc <__udivmoddi4+0x29c>
1a0018a6:	ebba 030e 	subs.w	r3, sl, lr
1a0018aa:	eb64 0405 	sbc.w	r4, r4, r5
1a0018ae:	fa04 f707 	lsl.w	r7, r4, r7
1a0018b2:	40cb      	lsrs	r3, r1
1a0018b4:	431f      	orrs	r7, r3
1a0018b6:	40cc      	lsrs	r4, r1
1a0018b8:	6037      	str	r7, [r6, #0]
1a0018ba:	6074      	str	r4, [r6, #4]
1a0018bc:	2100      	movs	r1, #0
1a0018be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a0018c2:	4618      	mov	r0, r3
1a0018c4:	e6f8      	b.n	1a0016b8 <__udivmoddi4+0x98>
1a0018c6:	4690      	mov	r8, r2
1a0018c8:	e6e0      	b.n	1a00168c <__udivmoddi4+0x6c>
1a0018ca:	45c2      	cmp	sl, r8
1a0018cc:	d2ea      	bcs.n	1a0018a4 <__udivmoddi4+0x284>
1a0018ce:	ebb8 0e02 	subs.w	lr, r8, r2
1a0018d2:	eb69 0503 	sbc.w	r5, r9, r3
1a0018d6:	3801      	subs	r0, #1
1a0018d8:	e7e4      	b.n	1a0018a4 <__udivmoddi4+0x284>
1a0018da:	4628      	mov	r0, r5
1a0018dc:	e7d7      	b.n	1a00188e <__udivmoddi4+0x26e>
1a0018de:	4640      	mov	r0, r8
1a0018e0:	e791      	b.n	1a001806 <__udivmoddi4+0x1e6>
1a0018e2:	4681      	mov	r9, r0
1a0018e4:	e7be      	b.n	1a001864 <__udivmoddi4+0x244>
1a0018e6:	4601      	mov	r1, r0
1a0018e8:	e778      	b.n	1a0017dc <__udivmoddi4+0x1bc>
1a0018ea:	3802      	subs	r0, #2
1a0018ec:	443c      	add	r4, r7
1a0018ee:	e745      	b.n	1a00177c <__udivmoddi4+0x15c>
1a0018f0:	4608      	mov	r0, r1
1a0018f2:	e708      	b.n	1a001706 <__udivmoddi4+0xe6>
1a0018f4:	f1a8 0802 	sub.w	r8, r8, #2
1a0018f8:	443d      	add	r5, r7
1a0018fa:	e72b      	b.n	1a001754 <__udivmoddi4+0x134>

1a0018fc <__aeabi_idiv0>:
1a0018fc:	4770      	bx	lr
1a0018fe:	bf00      	nop

1a001900 <memset>:
1a001900:	4402      	add	r2, r0
1a001902:	4603      	mov	r3, r0
1a001904:	4293      	cmp	r3, r2
1a001906:	d100      	bne.n	1a00190a <memset+0xa>
1a001908:	4770      	bx	lr
1a00190a:	f803 1b01 	strb.w	r1, [r3], #1
1a00190e:	e7f9      	b.n	1a001904 <memset+0x4>
1a001910:	08040201 	.word	0x08040201
1a001914:	0f0f0f03 	.word	0x0f0f0f03
1a001918:	000000ff 	.word	0x000000ff

1a00191c <periph_to_base>:
1a00191c:	00050000 0020000a 00090024 00400040     ...... .$...@.@.
1a00192c:	00600005 000400a6 00c300c0 00e00002     ..`.............
1a00193c:	000100e0 01000100 01200003 00060120     .......... . ...
1a00194c:	01400140 0142000c 00190142 01620162     @.@...B.B...b.b.
1a00195c:	01820013 00120182 01a201a2 01c20011     ................
1a00196c:	001001c2 01e201e2 0202000f 000e0202     ................
1a00197c:	02220222 0223000d 001c0223              "."...#.#...

1a001988 <InitClkStates>:
1a001988:	00010100 00010909 0001090a 01010701     ................
1a001998:	00010902 00010906 0101090c 0001090d     ................
1a0019a8:	0001090e 0001090f 00010910 00010911     ................
1a0019b8:	00010912 00010913 00011114 00011119     ................
1a0019c8:	0001111a 0001111b                       ........

1a0019d0 <UART_BClock>:
1a0019d0:	01a201c2 01620182                       ......b.

1a0019d8 <UART_PClock>:
1a0019d8:	00820081 00a200a1                       ........

1a0019e0 <OscRateIn>:
1a0019e0:	00b71b00                                ....

1a0019e4 <ExtRateIn>:
1a0019e4:	00000000                                ....

1a0019e8 <gpioLEDBits>:
1a0019e8:	0b010e00 00050c01 02050105              ............

1a0019f4 <InitClkStates>:
1a0019f4:	00010308 00010307 01010f01              ............

1a001a00 <pinmuxing>:
1a001a00:	00400a02 00400b02 00400c02 00440002     ..@...@...@...D.
1a001a10:	00440102 00440202 00520302 00520402     ..D...D...R...R.
1a001a20:	00520509 00570609 00570206 00500001     ..R...W...W...P.
1a001a30:	00500101 00500201 00500601 00f30f01     ..P...P...P.....
1a001a40:	00f71001 00f31101 00b31201 00f01301     ................
1a001a50:	00b31401 00b60707 00f20000 00b60100     ................

1a001a60 <gpioPinsConfig>:
1a001a60:	02000104 00050701 05010d03 04080100     ................
1a001a70:	02020002 02000304 00000403 04070002     ................
1a001a80:	030c0300 09050402 05040103 04030208     ................
1a001a90:	04020305 06040504 0802000c 03000b06     ................
1a001aa0:	00090607 07060503 060f0504 03030004     ................
1a001ab0:	02000404 00050404 06040502 04060200     ................
1a001ac0:	0c050408 05040a04 0003010e 14010a00     ................
1a001ad0:	010f0000 0d000012 00001101 0010010c     ................
1a001ae0:	07070300 000f0300 01000001 00000000     ................
1a001af0:	000a0600 08060603 06100504 04030005     ................
1a001b00:	03000106 04090400 04010d05 010b0000     ................
1a001b10:	0200000f 00000001 00010104 02010800     ................
1a001b20:	01090000 09010006 05040002 04010200     ................
1a001b30:	02020105 02020504 0e00000a 01000b02     ................
1a001b40:	000c020b 00040c01 04000200 01020001     ................
1a001b50:	02000204 00030402 03070302 070b0300     ................
1a001b60:	0c030004 03000507 0006070d 01020e03     ................
1a001b70:	04010504 06020006 02000504 00040405     ................
1a001b80:	08040402 040c0504 0d050409 05040a04     ................
1a001b90:	0005010e 00000801                       ........
