### Hi there ğŸ‘‹, I am Sudhee
#### RTL Design enthusiastic learner

Skills: Verilog / SystemVerilog / Makefile / C

- ğŸ”­ Iâ€™m currently working on SystemVerilog for Design and Synthesis. 
- ğŸŒ± Iâ€™m currently learning SystemVerilog for RTL 
- ğŸ‘¯ Iâ€™m looking to collaborate on ASIC/FPGA/SOC Design or anything related to digital design. 
- ğŸ’¬ Ask me about Verilog, SystemVerilog 
- ğŸ“« How to reach me: snbkademane01@gmail.com 
- ğŸ˜„ Pronouns: He/Him 

<!---
- ğŸ‘‹ Hi, Iâ€™m @snbk001 (Sudhee)
- ğŸ‘€ Iâ€™m interested in RTL/ASIC/FPGA/SOC Design.
- ğŸŒ± Iâ€™m currently learning SystemVerilog for Design and Synthesis.
- ğŸ’ï¸ Iâ€™m looking to collaborate on ASIC/FPGA/SOC Design or anything related to digital design.
- ğŸ“« Reach me at snbkademane01@gmail.com
--->

<!---
snbk001/snbk001 is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
