// Seed: 3126708494
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout id_6;
  output id_5;
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  logic id_6;
  logic id_7, id_8 = id_3;
  logic id_9;
  logic id_10;
  type_15(
      1'b0, 1'd0, ~1, 1, 1'b0
  );
endmodule
`timescale 1 ps / 1 ps `timescale 1ps / 1ps
`define pp_6 0
`timescale 1ps / 1ps
`define pp_7 0
`define pp_8 0
`define pp_9 0
`define pp_10 0
`timescale 1ps / 1ps
`define pp_11 0
`define pp_12 0
`timescale 1ps / 1ps `timescale 1 ps / 1ps
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout id_6;
  output id_5;
  inout id_4;
  output id_3;
  inout id_2;
  input id_1;
  assign id_5 = ((id_4));
  assign id_2 = id_4;
  logic id_6;
  assign id_5 = id_1;
  type_13(
      1'h0, id_3
  );
  logic id_7;
  logic id_8;
  type_16(
      1, 1, "", 1, 1
  );
  logic id_9;
  type_18(
      id_4, 1
  );
  logic id_10;
  logic id_11;
  assign id_11 = 1;
endmodule
