# Hi there, I'm Adnan! ğŸ‘‹ 

<p align="left">
  <img src="https://komarev.com/ghpvc/?username=AdnanSamiAnirban&label=Profile%20views&color=0e75b6&style=flat" alt="AdnanSamiAnirban" />
</p>

### âš¡ RTL Design & Design Verification Intern @ ADN Semiconductor

I am a hardware enthusiast currently gaining industry experience. I specialize in the front-end VLSI flow, focusing on writing clean RTL and building robust verification environments using OOP principles.

---

### ğŸ› ï¸ My Technical Toolkit

**Hardware Description & Verification**
<p align="left">
  <img src="https://img.shields.io/badge/SystemVerilog-005B96?style=for-the-badge&logo=micro-chip&logoColor=white" />
  <img src="https://img.shields.io/badge/Verilog-F1502F?style=for-the-badge&logo=cpu&logoColor=white" />
  <img src="https://img.shields.io/badge/OOP-FF6600?style=for-the-badge&logo=concept&logoColor=white" />
</p>

**EDA Tools & Simulators**
<p align="left">
  <img src="https://img.shields.io/badge/Vivado-FF6600?style=for-the-badge&logo=xilinx&logoColor=white" />
  <img src="https://img.shields.io/badge/QuestaSim-0055A4?style=for-the-badge&logo=siemens&logoColor=white" />
  <img src="https://img.shields.io/badge/ModelSim-0055A4?style=for-the-badge&logo=siemens&logoColor=white" />
</p>

**Programming & Scripting**
<p align="left">
  <img src="https://img.shields.io/badge/C++-00599C?style=for-the-badge&logo=c%2B%2B&logoColor=white" />
  <img src="https://img.shields.io/badge/C-A8B9CC?style=for-the-badge&logo=c&logoColor=black" />
  <img src="https://img.shields.io/badge/Python-3776AB?style=for-the-badge&logo=python&logoColor=white" />
</p>

---

### ğŸ“Š GitHub Stats
<p align="center">
  <img width="48%" src="https://github-readme-stats.vercel.app/api?username=AdnanSamiAnirban&show_icons=true&theme=radical&hide_border=false" />
  <img width="48%" src="https://github-readme-streak-stats.herokuapp.com/?user=AdnanSamiAnirban&theme=radical&hide_border=false" />
</p>

---

### ğŸ¤ Connect with Me
<p align="left">
<a href="mailto:adnananirban259@gmail.com" target="blank"><img align="center" src="https://raw.githubusercontent.com/rahuldkjain/github-profile-readme-generator/master/src/images/icons/Social/gmail.svg" alt="adnananirban259@gmail.com" height="30" width="40" /></a>
</p>

---

*"Turning logic gates into functional silicon, one clock cycle at a time."*
