INFO-FLOW: Workspace /home/bspanu/repo/conifer/my_prj/solution1 opened at Fri Sep 19 13:37:55 UTC 2025
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
Execute       create_platform xc7z020clg400-1 -board  
DBG:HLSDevice: Trying to load device library: /opt/tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 1.36 sec.
Execute       source /opt/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.48 sec.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     config_interface -m_axi_addr64=false 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=false 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 257.098 MB.
Execute         set_directive_top my_prj -name=my_prj 
Execute         source /opt/tools/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/tools/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /opt/tools/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'firmware/my_prj.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling firmware/my_prj.cpp as C++
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /opt/tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang firmware/my_prj.cpp -foptimization-record-file=/home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/my_prj.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/all.directive.json -E -std=c++0x -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=5 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I /opt/tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/my_prj.pp.0.cpp -hls-platform-db-name=/opt/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/my_prj.cpp.clang.out.log 2> /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/my_prj.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /opt/tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/my_prj.pp.0.cpp -hls-platform-db-name=/opt/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/clang.out.log 2> /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/clang.err.log
WARNING: [HLS 207-5583] '#pragma HLS unroll' can only be applied inside loop body (firmware/my_prj.cpp:9:9)
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/my_prj.pp.0.cpp std=c++0x -target fpga  -directive=/home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/.systemc_flag -fix-errors /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/my_prj.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.7 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/my_prj.pp.0.cpp std=c++0x -target fpga  -directive=/home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/all.directive.json -fix-errors /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/my_prj.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.12 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/my_prj.pp.0.cpp std=c++0x -target fpga  
INFO-FLOW: run_clang exec: /opt/tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/my_prj.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/my_prj.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0 > /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/my_prj.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/my_prj.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source /opt/tools/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 1.4 sec.
INFO-FLOW: run_clang exec: /opt/tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/my_prj.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/my_prj.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/my_prj.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/my_prj.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /opt/tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/my_prj.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/my_prj.pp.0.cpp -std=c++0x -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=5 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I /opt/tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/my_prj.bc -hls-platform-db-name=/opt/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/my_prj.pp.0.cpp.clang.out.log 2> /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/my_prj.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'firmware/BDT.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling firmware/BDT.cpp as C++
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /opt/tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang firmware/BDT.cpp -foptimization-record-file=/home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/BDT.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/all.directive.json -E -std=c++0x -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=5 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I /opt/tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/BDT.pp.0.cpp -hls-platform-db-name=/opt/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/BDT.cpp.clang.out.log 2> /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/BDT.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /opt/tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/BDT.pp.0.cpp -hls-platform-db-name=/opt/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/clang.out.log 2> /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/BDT.pp.0.cpp std=c++0x -target fpga  -directive=/home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/.systemc_flag -fix-errors /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/BDT.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.69 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/BDT.pp.0.cpp std=c++0x -target fpga  -directive=/home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/all.directive.json -fix-errors /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/BDT.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.65 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.6 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/BDT.pp.0.cpp std=c++0x -target fpga  
INFO-FLOW: run_clang exec: /opt/tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/BDT.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/BDT.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0 > /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/BDT.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/BDT.pp.0.cpp.clang-tidy.loop-label.err.log
Command         clang_tidy done; 1.34 sec.
INFO-FLOW: run_clang exec: /opt/tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/BDT.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/BDT.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/BDT.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/BDT.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /opt/tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/BDT.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/BDT.pp.0.cpp -std=c++0x -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=5 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I /opt/tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/BDT.bc -hls-platform-db-name=/opt/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/BDT.pp.0.cpp.clang.out.log 2> /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/BDT.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 8.74 seconds. CPU system time: 2.07 seconds. Elapsed time: 11.43 seconds; current allocated memory: 259.527 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/my_prj.g.bc" "/home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/BDT.g.bc"  
INFO-FLOW: run_clang exec: /opt/tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/my_prj.g.bc /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/BDT.g.bc -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/a.g.ld.0.bc > /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Command         run_link_or_opt done; 0.11 sec.
Execute         run_link_or_opt -opt -out /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /opt/tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.18 sec.
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsm_39.bc /opt/tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /opt/tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsm_39.bc /opt/tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsmc++_39.bc -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command         run_link_or_opt done; 1.98 sec.
Execute         run_link_or_opt -opt -out /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=my_prj -reflow-float-conversion 
INFO-FLOW: run_clang exec: /opt/tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=my_prj -reflow-float-conversion -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 1.04 sec.
Execute         run_link_or_opt -out /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /opt/tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libfloatconversion_39.bc -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=my_prj 
INFO-FLOW: run_clang exec: /opt/tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=my_prj -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.14 sec.
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /opt/tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=my_prj -mllvm -hls-db-dir -mllvm /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -reflow-enable-maxi-addr-32bits -mllvm -default-clock-period=5 -x ir /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/opt/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 2> /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute         send_msg_by_id INFO @200-1995@%s%s%s 9,394 Compile/Link /home/bspanu/repo/conifer/my_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 9,394 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/bspanu/repo/conifer/my_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 30,303 Unroll/Inline (step 1) /home/bspanu/repo/conifer/my_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 30,303 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/bspanu/repo/conifer/my_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 6,997 Unroll/Inline (step 2) /home/bspanu/repo/conifer/my_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 6,997 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/bspanu/repo/conifer/my_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 6,026 Unroll/Inline (step 3) /home/bspanu/repo/conifer/my_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 6,026 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/bspanu/repo/conifer/my_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 5,458 Unroll/Inline (step 4) /home/bspanu/repo/conifer/my_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 5,458 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/bspanu/repo/conifer/my_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 3,070 Array/Struct (step 1) /home/bspanu/repo/conifer/my_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,070 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/bspanu/repo/conifer/my_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,971 Array/Struct (step 2) /home/bspanu/repo/conifer/my_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,971 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/bspanu/repo/conifer/my_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,971 Array/Struct (step 3) /home/bspanu/repo/conifer/my_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,971 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/bspanu/repo/conifer/my_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,971 Array/Struct (step 4) /home/bspanu/repo/conifer/my_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,971 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/bspanu/repo/conifer/my_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,971 Array/Struct (step 5) /home/bspanu/repo/conifer/my_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,971 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/bspanu/repo/conifer/my_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,786 Performance (step 1) /home/bspanu/repo/conifer/my_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,786 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/bspanu/repo/conifer/my_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,786 Performance (step 2) /home/bspanu/repo/conifer/my_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,786 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/bspanu/repo/conifer/my_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,786 Performance (step 3) /home/bspanu/repo/conifer/my_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,786 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/bspanu/repo/conifer/my_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,786 Performance (step 4) /home/bspanu/repo/conifer/my_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,786 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/bspanu/repo/conifer/my_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,810 HW Transforms (step 1) /home/bspanu/repo/conifer/my_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,810 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/bspanu/repo/conifer/my_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,759 HW Transforms (step 2) /home/bspanu/repo/conifer/my_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,759 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/bspanu/repo/conifer/my_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-377] Adding 'tree_0_18 (.41)' into disaggregation list because there's array-partition pragma applied on the struct field (firmware/BDT.cpp:26:29)
INFO: [HLS 214-377] Adding 'tree_0_17 (.42)' into disaggregation list because there's array-partition pragma applied on the struct field (firmware/BDT.cpp:25:29)
INFO: [HLS 214-377] Adding 'tree_0_16 (.43)' into disaggregation list because there's array-partition pragma applied on the struct field (firmware/BDT.cpp:24:29)
INFO: [HLS 214-377] Adding 'tree_0_15 (.44)' into disaggregation list because there's array-partition pragma applied on the struct field (firmware/BDT.cpp:23:29)
INFO: [HLS 214-377] Adding 'tree_0_14 (.45)' into disaggregation list because there's array-partition pragma applied on the struct field (firmware/BDT.cpp:22:29)
INFO: [HLS 214-377] Adding 'tree_0_13 (.46)' into disaggregation list because there's array-partition pragma applied on the struct field (firmware/BDT.cpp:21:29)
INFO: [HLS 214-377] Adding 'tree_0_12 (.47)' into disaggregation list because there's array-partition pragma applied on the struct field (firmware/BDT.cpp:20:29)
INFO: [HLS 214-377] Adding 'tree_0_11 (.48)' into disaggregation list because there's array-partition pragma applied on the struct field (firmware/BDT.cpp:19:29)
INFO: [HLS 214-377] Adding 'tree_0_10 (.49)' into disaggregation list because there's array-partition pragma applied on the struct field (firmware/BDT.cpp:18:29)
INFO: [HLS 214-377] Adding 'tree_0_9 (.50)' into disaggregation list because there's array-partition pragma applied on the struct field (firmware/BDT.cpp:17:27)
INFO: [HLS 214-377] Adding 'tree_0_8 (.51)' into disaggregation list because there's array-partition pragma applied on the struct field (firmware/BDT.cpp:16:27)
INFO: [HLS 214-377] Adding 'tree_0_7 (.52)' into disaggregation list because there's array-partition pragma applied on the struct field (firmware/BDT.cpp:15:27)
INFO: [HLS 214-377] Adding 'tree_0_6 (.53)' into disaggregation list because there's array-partition pragma applied on the struct field (firmware/BDT.cpp:14:27)
INFO: [HLS 214-377] Adding 'tree_0_5 (.54)' into disaggregation list because there's array-partition pragma applied on the struct field (firmware/BDT.cpp:13:27)
INFO: [HLS 214-377] Adding 'tree_0_4 (.55)' into disaggregation list because there's array-partition pragma applied on the struct field (firmware/BDT.cpp:12:27)
INFO: [HLS 214-377] Adding 'tree_0_3 (.56)' into disaggregation list because there's array-partition pragma applied on the struct field (firmware/BDT.cpp:11:27)
INFO: [HLS 214-377] Adding 'tree_0_2 (.57)' into disaggregation list because there's array-partition pragma applied on the struct field (firmware/BDT.cpp:10:27)
INFO: [HLS 214-377] Adding 'tree_0_1 (.58)' into disaggregation list because there's array-partition pragma applied on the struct field (firmware/BDT.cpp:9:27)
INFO: [HLS 214-377] Adding 'tree_0_0 (.59)' into disaggregation list because there's array-partition pragma applied on the struct field (firmware/BDT.cpp:8:27)
INFO: [HLS 214-210] Disaggregating variable 'tree_0_0 (.59)' (firmware/parameters.h:26:0)
INFO: [HLS 214-210] Disaggregating variable 'tree_0_1 (.58)' (firmware/parameters.h:34:0)
INFO: [HLS 214-210] Disaggregating variable 'tree_0_2 (.57)' (firmware/parameters.h:42:0)
INFO: [HLS 214-210] Disaggregating variable 'tree_0_3 (.56)' (firmware/parameters.h:50:0)
INFO: [HLS 214-210] Disaggregating variable 'tree_0_4 (.55)' (firmware/parameters.h:58:0)
INFO: [HLS 214-210] Disaggregating variable 'tree_0_5 (.54)' (firmware/parameters.h:66:0)
INFO: [HLS 214-210] Disaggregating variable 'tree_0_6 (.53)' (firmware/parameters.h:74:0)
INFO: [HLS 214-210] Disaggregating variable 'tree_0_7 (.52)' (firmware/parameters.h:82:0)
INFO: [HLS 214-210] Disaggregating variable 'tree_0_8 (.51)' (firmware/parameters.h:90:0)
INFO: [HLS 214-210] Disaggregating variable 'tree_0_9 (.50)' (firmware/parameters.h:98:0)
INFO: [HLS 214-210] Disaggregating variable 'tree_0_10 (.49)' (firmware/parameters.h:106:0)
INFO: [HLS 214-210] Disaggregating variable 'tree_0_11 (.48)' (firmware/parameters.h:114:0)
INFO: [HLS 214-210] Disaggregating variable 'tree_0_12 (.47)' (firmware/parameters.h:122:0)
INFO: [HLS 214-210] Disaggregating variable 'tree_0_13 (.46)' (firmware/parameters.h:130:0)
INFO: [HLS 214-210] Disaggregating variable 'tree_0_14 (.45)' (firmware/parameters.h:138:0)
INFO: [HLS 214-210] Disaggregating variable 'tree_0_15 (.44)' (firmware/parameters.h:146:0)
INFO: [HLS 214-210] Disaggregating variable 'tree_0_16 (.43)' (firmware/parameters.h:154:0)
INFO: [HLS 214-210] Disaggregating variable 'tree_0_17 (.42)' (firmware/parameters.h:162:0)
INFO: [HLS 214-210] Disaggregating variable 'tree_0_18 (.41)' (firmware/parameters.h:170:0)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_152_1' is marked as complete unroll implied by the pipeline pragma (firmware/BDT.h:152:23)
INFO: [HLS 214-291] Loop 'Reduce' is marked as complete unroll implied by the pipeline pragma (firmware/BDT.h:145:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_119_1' is marked as complete unroll implied by the pipeline pragma (firmware/BDT.h:119:23)
INFO: [HLS 214-291] Loop 'Activate' is marked as complete unroll implied by the pipeline pragma (firmware/BDT.h:97:15)
INFO: [HLS 214-291] Loop 'Compare' is marked as complete unroll implied by the pipeline pragma (firmware/BDT.h:84:11)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_152_1' (firmware/BDT.h:152:23) in function 'BDT::BDT<19, 2, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 1 (firmware/BDT.h:138:0)
INFO: [HLS 214-186] Unrolling loop 'Reduce' (firmware/BDT.h:145:5) in function 'BDT::BDT<19, 2, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely with a factor of 1 (firmware/BDT.h:138:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_119_1' (firmware/BDT.h:119:23) in function 'BDT::Tree<18, 17, 9, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely with a factor of 9 (firmware/BDT.h:56:0)
INFO: [HLS 214-186] Unrolling loop 'Activate' (firmware/BDT.h:97:15) in function 'BDT::Tree<18, 17, 9, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely with a factor of 17 (firmware/BDT.h:56:0)
INFO: [HLS 214-186] Unrolling loop 'Compare' (firmware/BDT.h:84:11) in function 'BDT::Tree<18, 17, 9, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely with a factor of 17 (firmware/BDT.h:56:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_119_1' (firmware/BDT.h:119:23) in function 'BDT::Tree<17, 23, 12, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely with a factor of 12 (firmware/BDT.h:56:0)
INFO: [HLS 214-186] Unrolling loop 'Activate' (firmware/BDT.h:97:15) in function 'BDT::Tree<17, 23, 12, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely with a factor of 23 (firmware/BDT.h:56:0)
INFO: [HLS 214-186] Unrolling loop 'Compare' (firmware/BDT.h:84:11) in function 'BDT::Tree<17, 23, 12, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely with a factor of 23 (firmware/BDT.h:56:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_119_1' (firmware/BDT.h:119:23) in function 'BDT::Tree<16, 29, 15, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely with a factor of 15 (firmware/BDT.h:56:0)
INFO: [HLS 214-186] Unrolling loop 'Activate' (firmware/BDT.h:97:15) in function 'BDT::Tree<16, 29, 15, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely with a factor of 29 (firmware/BDT.h:56:0)
INFO: [HLS 214-186] Unrolling loop 'Compare' (firmware/BDT.h:84:11) in function 'BDT::Tree<16, 29, 15, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely with a factor of 29 (firmware/BDT.h:56:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_119_1' (firmware/BDT.h:119:23) in function 'BDT::Tree<15, 17, 9, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely with a factor of 9 (firmware/BDT.h:56:0)
INFO: [HLS 214-186] Unrolling loop 'Activate' (firmware/BDT.h:97:15) in function 'BDT::Tree<15, 17, 9, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely with a factor of 17 (firmware/BDT.h:56:0)
INFO: [HLS 214-186] Unrolling loop 'Compare' (firmware/BDT.h:84:11) in function 'BDT::Tree<15, 17, 9, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely with a factor of 17 (firmware/BDT.h:56:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_119_1' (firmware/BDT.h:119:23) in function 'BDT::Tree<14, 29, 15, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely with a factor of 15 (firmware/BDT.h:56:0)
INFO: [HLS 214-186] Unrolling loop 'Activate' (firmware/BDT.h:97:15) in function 'BDT::Tree<14, 29, 15, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely with a factor of 29 (firmware/BDT.h:56:0)
INFO: [HLS 214-186] Unrolling loop 'Compare' (firmware/BDT.h:84:11) in function 'BDT::Tree<14, 29, 15, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely with a factor of 29 (firmware/BDT.h:56:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_119_1' (firmware/BDT.h:119:23) in function 'BDT::Tree<13, 31, 16, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely with a factor of 16 (firmware/BDT.h:56:0)
INFO: [HLS 214-186] Unrolling loop 'Activate' (firmware/BDT.h:97:15) in function 'BDT::Tree<13, 31, 16, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely with a factor of 31 (firmware/BDT.h:56:0)
INFO: [HLS 214-186] Unrolling loop 'Compare' (firmware/BDT.h:84:11) in function 'BDT::Tree<13, 31, 16, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely with a factor of 31 (firmware/BDT.h:56:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_119_1' (firmware/BDT.h:119:23) in function 'BDT::Tree<12, 27, 14, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely with a factor of 14 (firmware/BDT.h:56:0)
INFO: [HLS 214-186] Unrolling loop 'Activate' (firmware/BDT.h:97:15) in function 'BDT::Tree<12, 27, 14, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely with a factor of 27 (firmware/BDT.h:56:0)
INFO: [HLS 214-186] Unrolling loop 'Compare' (firmware/BDT.h:84:11) in function 'BDT::Tree<12, 27, 14, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely with a factor of 27 (firmware/BDT.h:56:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_119_1' (firmware/BDT.h:119:23) in function 'BDT::Tree<11, 31, 16, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely with a factor of 16 (firmware/BDT.h:56:0)
INFO: [HLS 214-186] Unrolling loop 'Activate' (firmware/BDT.h:97:15) in function 'BDT::Tree<11, 31, 16, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely with a factor of 31 (firmware/BDT.h:56:0)
INFO: [HLS 214-186] Unrolling loop 'Compare' (firmware/BDT.h:84:11) in function 'BDT::Tree<11, 31, 16, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely with a factor of 31 (firmware/BDT.h:56:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_119_1' (firmware/BDT.h:119:23) in function 'BDT::Tree<10, 23, 12, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely with a factor of 12 (firmware/BDT.h:56:0)
INFO: [HLS 214-186] Unrolling loop 'Activate' (firmware/BDT.h:97:15) in function 'BDT::Tree<10, 23, 12, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely with a factor of 23 (firmware/BDT.h:56:0)
INFO: [HLS 214-186] Unrolling loop 'Compare' (firmware/BDT.h:84:11) in function 'BDT::Tree<10, 23, 12, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely with a factor of 23 (firmware/BDT.h:56:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_119_1' (firmware/BDT.h:119:23) in function 'BDT::Tree<9, 25, 13, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely with a factor of 13 (firmware/BDT.h:56:0)
INFO: [HLS 214-186] Unrolling loop 'Activate' (firmware/BDT.h:97:15) in function 'BDT::Tree<9, 25, 13, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely with a factor of 25 (firmware/BDT.h:56:0)
INFO: [HLS 214-186] Unrolling loop 'Compare' (firmware/BDT.h:84:11) in function 'BDT::Tree<9, 25, 13, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely with a factor of 25 (firmware/BDT.h:56:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_119_1' (firmware/BDT.h:119:23) in function 'BDT::Tree<8, 29, 15, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely with a factor of 15 (firmware/BDT.h:56:0)
INFO: [HLS 214-186] Unrolling loop 'Activate' (firmware/BDT.h:97:15) in function 'BDT::Tree<8, 29, 15, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely with a factor of 29 (firmware/BDT.h:56:0)
INFO: [HLS 214-186] Unrolling loop 'Compare' (firmware/BDT.h:84:11) in function 'BDT::Tree<8, 29, 15, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely with a factor of 29 (firmware/BDT.h:56:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_119_1' (firmware/BDT.h:119:23) in function 'BDT::Tree<7, 29, 15, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely with a factor of 15 (firmware/BDT.h:56:0)
INFO: [HLS 214-186] Unrolling loop 'Activate' (firmware/BDT.h:97:15) in function 'BDT::Tree<7, 29, 15, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely with a factor of 29 (firmware/BDT.h:56:0)
INFO: [HLS 214-186] Unrolling loop 'Compare' (firmware/BDT.h:84:11) in function 'BDT::Tree<7, 29, 15, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely with a factor of 29 (firmware/BDT.h:56:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_119_1' (firmware/BDT.h:119:23) in function 'BDT::Tree<6, 31, 16, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely with a factor of 16 (firmware/BDT.h:56:0)
INFO: [HLS 214-186] Unrolling loop 'Activate' (firmware/BDT.h:97:15) in function 'BDT::Tree<6, 31, 16, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely with a factor of 31 (firmware/BDT.h:56:0)
INFO: [HLS 214-186] Unrolling loop 'Compare' (firmware/BDT.h:84:11) in function 'BDT::Tree<6, 31, 16, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely with a factor of 31 (firmware/BDT.h:56:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_119_1' (firmware/BDT.h:119:23) in function 'BDT::Tree<5, 31, 16, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely with a factor of 16 (firmware/BDT.h:56:0)
INFO: [HLS 214-186] Unrolling loop 'Activate' (firmware/BDT.h:97:15) in function 'BDT::Tree<5, 31, 16, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely with a factor of 31 (firmware/BDT.h:56:0)
INFO: [HLS 214-186] Unrolling loop 'Compare' (firmware/BDT.h:84:11) in function 'BDT::Tree<5, 31, 16, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely with a factor of 31 (firmware/BDT.h:56:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_119_1' (firmware/BDT.h:119:23) in function 'BDT::Tree<4, 29, 15, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely with a factor of 15 (firmware/BDT.h:56:0)
INFO: [HLS 214-186] Unrolling loop 'Activate' (firmware/BDT.h:97:15) in function 'BDT::Tree<4, 29, 15, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely with a factor of 29 (firmware/BDT.h:56:0)
INFO: [HLS 214-186] Unrolling loop 'Compare' (firmware/BDT.h:84:11) in function 'BDT::Tree<4, 29, 15, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely with a factor of 29 (firmware/BDT.h:56:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_119_1' (firmware/BDT.h:119:23) in function 'BDT::Tree<3, 31, 16, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely with a factor of 16 (firmware/BDT.h:56:0)
INFO: [HLS 214-186] Unrolling loop 'Activate' (firmware/BDT.h:97:15) in function 'BDT::Tree<3, 31, 16, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely with a factor of 31 (firmware/BDT.h:56:0)
INFO: [HLS 214-186] Unrolling loop 'Compare' (firmware/BDT.h:84:11) in function 'BDT::Tree<3, 31, 16, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely with a factor of 31 (firmware/BDT.h:56:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_119_1' (firmware/BDT.h:119:23) in function 'BDT::Tree<2, 31, 16, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely with a factor of 16 (firmware/BDT.h:56:0)
INFO: [HLS 214-186] Unrolling loop 'Activate' (firmware/BDT.h:97:15) in function 'BDT::Tree<2, 31, 16, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely with a factor of 31 (firmware/BDT.h:56:0)
INFO: [HLS 214-186] Unrolling loop 'Compare' (firmware/BDT.h:84:11) in function 'BDT::Tree<2, 31, 16, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely with a factor of 31 (firmware/BDT.h:56:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_119_1' (firmware/BDT.h:119:23) in function 'BDT::Tree<1, 31, 16, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely with a factor of 16 (firmware/BDT.h:56:0)
INFO: [HLS 214-186] Unrolling loop 'Activate' (firmware/BDT.h:97:15) in function 'BDT::Tree<1, 31, 16, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely with a factor of 31 (firmware/BDT.h:56:0)
INFO: [HLS 214-186] Unrolling loop 'Compare' (firmware/BDT.h:84:11) in function 'BDT::Tree<1, 31, 16, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely with a factor of 31 (firmware/BDT.h:56:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_119_1' (firmware/BDT.h:119:23) in function 'BDT::Tree<0, 31, 16, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely with a factor of 16 (firmware/BDT.h:56:0)
INFO: [HLS 214-186] Unrolling loop 'Activate' (firmware/BDT.h:97:15) in function 'BDT::Tree<0, 31, 16, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely with a factor of 31 (firmware/BDT.h:56:0)
INFO: [HLS 214-186] Unrolling loop 'Compare' (firmware/BDT.h:84:11) in function 'BDT::Tree<0, 31, 16, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely with a factor of 31 (firmware/BDT.h:56:0)
INFO: [HLS 214-178] Inlining function '$_0::operator()(ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*) const' into '$_0::__invoke(ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*) (.193)' (firmware/BDT.cpp:4:0)
INFO: [HLS 214-178] Inlining function '$_0::operator()(ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*) const (.120.225)' into '$_0::__invoke(ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*)' (firmware/BDT.cpp:4:0)
INFO: [HLS 214-178] Inlining function '$_0::__invoke(ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*)' into 'ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> BDT::Tree<0, 31, 16, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >(ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, bool (*)(ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*)) const' (firmware/BDT.h:56:0)
INFO: [HLS 214-178] Inlining function '$_0::__invoke(ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*)' into 'ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> BDT::Tree<1, 31, 16, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >(ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, bool (*)(ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*)) const' (firmware/BDT.h:56:0)
INFO: [HLS 214-178] Inlining function '$_0::__invoke(ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*)' into 'ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> BDT::Tree<2, 31, 16, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >(ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, bool (*)(ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*)) const' (firmware/BDT.h:56:0)
INFO: [HLS 214-178] Inlining function '$_0::__invoke(ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*)' into 'ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> BDT::Tree<3, 31, 16, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >(ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, bool (*)(ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*)) const' (firmware/BDT.h:56:0)
INFO: [HLS 214-178] Inlining function '$_0::__invoke(ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*)' into 'ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> BDT::Tree<4, 29, 15, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >(ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, bool (*)(ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*)) const' (firmware/BDT.h:56:0)
INFO: [HLS 214-178] Inlining function '$_0::__invoke(ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*)' into 'ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> BDT::Tree<5, 31, 16, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >(ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, bool (*)(ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*)) const' (firmware/BDT.h:56:0)
INFO: [HLS 214-178] Inlining function '$_0::__invoke(ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*)' into 'ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> BDT::Tree<6, 31, 16, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >(ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, bool (*)(ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*)) const' (firmware/BDT.h:56:0)
INFO: [HLS 214-178] Inlining function '$_0::__invoke(ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*)' into 'ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> BDT::Tree<7, 29, 15, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >(ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, bool (*)(ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*)) const' (firmware/BDT.h:56:0)
INFO: [HLS 214-178] Inlining function '$_0::__invoke(ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*)' into 'ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> BDT::Tree<8, 29, 15, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >(ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, bool (*)(ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*)) const' (firmware/BDT.h:56:0)
INFO: [HLS 214-178] Inlining function '$_0::__invoke(ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*)' into 'ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> BDT::Tree<9, 25, 13, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >(ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, bool (*)(ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*)) const' (firmware/BDT.h:56:0)
INFO: [HLS 214-178] Inlining function '$_0::__invoke(ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*)' into 'ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> BDT::Tree<10, 23, 12, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >(ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, bool (*)(ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*)) const' (firmware/BDT.h:56:0)
INFO: [HLS 214-178] Inlining function '$_0::__invoke(ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*)' into 'ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> BDT::Tree<11, 31, 16, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >(ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, bool (*)(ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*)) const' (firmware/BDT.h:56:0)
INFO: [HLS 214-178] Inlining function '$_0::__invoke(ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*)' into 'ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> BDT::Tree<12, 27, 14, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >(ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, bool (*)(ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*)) const' (firmware/BDT.h:56:0)
INFO: [HLS 214-178] Inlining function '$_0::__invoke(ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*)' into 'ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> BDT::Tree<13, 31, 16, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >(ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, bool (*)(ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*)) const' (firmware/BDT.h:56:0)
INFO: [HLS 214-178] Inlining function '$_0::__invoke(ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*)' into 'ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> BDT::Tree<14, 29, 15, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >(ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, bool (*)(ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*)) const' (firmware/BDT.h:56:0)
INFO: [HLS 214-178] Inlining function '$_0::__invoke(ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*)' into 'ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> BDT::Tree<15, 17, 9, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >(ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, bool (*)(ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*)) const' (firmware/BDT.h:56:0)
INFO: [HLS 214-178] Inlining function '$_0::__invoke(ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*)' into 'ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> BDT::Tree<16, 29, 15, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >(ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, bool (*)(ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*)) const' (firmware/BDT.h:56:0)
INFO: [HLS 214-178] Inlining function '$_0::__invoke(ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*)' into 'ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> BDT::Tree<17, 23, 12, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >(ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, bool (*)(ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*)) const' (firmware/BDT.h:56:0)
INFO: [HLS 214-178] Inlining function '$_0::__invoke(ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*)' into 'ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> BDT::Tree<18, 17, 9, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >(ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, bool (*)(ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*)) const' (firmware/BDT.h:56:0)
INFO: [HLS 214-178] Inlining function 'BDT::OpAdd<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()(ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>) (.41.50)' into 'ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> BDT::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, BDT::OpAdd<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, BDT::OpAdd<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >) (.75)' (firmware/BDT.h:22:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> BDT::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, BDT::OpAdd<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, BDT::OpAdd<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >) (.75)' into 'ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> BDT::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, BDT::OpAdd<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, BDT::OpAdd<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >) (.82)' (firmware/BDT.h:22:0)
INFO: [HLS 214-178] Inlining function 'BDT::OpAdd<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()(ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>) (.41.50)' into 'ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> BDT::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, BDT::OpAdd<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, BDT::OpAdd<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >) (.82)' (firmware/BDT.h:22:0)
INFO: [HLS 214-178] Inlining function 'BDT::OpAdd<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()(ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>) (.41.50)' into 'ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> BDT::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, BDT::OpAdd<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, BDT::OpAdd<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >)' (firmware/BDT.h:22:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> BDT::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, BDT::OpAdd<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, BDT::OpAdd<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >)' into 'ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> BDT::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, BDT::OpAdd<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, BDT::OpAdd<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >)' (firmware/BDT.h:22:0)
INFO: [HLS 214-178] Inlining function 'BDT::OpAdd<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()(ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>) (.41.50)' into 'ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> BDT::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, BDT::OpAdd<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, BDT::OpAdd<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >)' (firmware/BDT.h:22:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> BDT::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, BDT::OpAdd<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, BDT::OpAdd<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >) (.75)' into 'ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> BDT::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3, BDT::OpAdd<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, BDT::OpAdd<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >)' (firmware/BDT.h:22:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> BDT::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 1, BDT::OpAdd<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, BDT::OpAdd<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >)' into 'ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> BDT::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3, BDT::OpAdd<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, BDT::OpAdd<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >)' (firmware/BDT.h:22:0)
INFO: [HLS 214-178] Inlining function 'BDT::OpAdd<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()(ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>) (.41.50)' into 'ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> BDT::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3, BDT::OpAdd<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, BDT::OpAdd<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >)' (firmware/BDT.h:22:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> BDT::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, BDT::OpAdd<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, BDT::OpAdd<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >)' into 'ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> BDT::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 19, BDT::OpAdd<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, BDT::OpAdd<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >)' (firmware/BDT.h:22:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> BDT::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 3, BDT::OpAdd<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, BDT::OpAdd<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >)' into 'ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> BDT::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 19, BDT::OpAdd<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, BDT::OpAdd<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >)' (firmware/BDT.h:22:0)
INFO: [HLS 214-178] Inlining function 'BDT::OpAdd<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()(ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>) (.41.50)' into 'ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> BDT::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 19, BDT::OpAdd<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, BDT::OpAdd<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >)' (firmware/BDT.h:22:0)
INFO: [HLS 214-178] Inlining function 'BDT::BDT<19, 2, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function(ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*) const' into 'my_prj(ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/my_prj.cpp:5:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL9tree_0_18.41.parent': Complete partitioning on dimension 1. (firmware/parameters.h:170:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL9tree_0_18.41.children_right': Complete partitioning on dimension 1. (firmware/parameters.h:170:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL9tree_0_18.41.children_left': Complete partitioning on dimension 1. (firmware/parameters.h:170:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL9tree_0_18.41.value': Complete partitioning on dimension 1. (firmware/parameters.h:170:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL9tree_0_18.41.threshold': Complete partitioning on dimension 1. (firmware/parameters.h:170:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL9tree_0_18.41.feature': Complete partitioning on dimension 1. (firmware/parameters.h:170:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL9tree_0_17.42.parent': Complete partitioning on dimension 1. (firmware/parameters.h:162:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL9tree_0_17.42.children_right': Complete partitioning on dimension 1. (firmware/parameters.h:162:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL9tree_0_17.42.children_left': Complete partitioning on dimension 1. (firmware/parameters.h:162:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL9tree_0_17.42.value': Complete partitioning on dimension 1. (firmware/parameters.h:162:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL9tree_0_17.42.threshold': Complete partitioning on dimension 1. (firmware/parameters.h:162:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL9tree_0_17.42.feature': Complete partitioning on dimension 1. (firmware/parameters.h:162:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL9tree_0_16.43.parent': Complete partitioning on dimension 1. (firmware/parameters.h:154:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL9tree_0_16.43.children_right': Complete partitioning on dimension 1. (firmware/parameters.h:154:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL9tree_0_16.43.children_left': Complete partitioning on dimension 1. (firmware/parameters.h:154:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL9tree_0_16.43.value': Complete partitioning on dimension 1. (firmware/parameters.h:154:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL9tree_0_16.43.threshold': Complete partitioning on dimension 1. (firmware/parameters.h:154:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL9tree_0_16.43.feature': Complete partitioning on dimension 1. (firmware/parameters.h:154:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL9tree_0_15.44.parent': Complete partitioning on dimension 1. (firmware/parameters.h:146:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL9tree_0_15.44.children_right': Complete partitioning on dimension 1. (firmware/parameters.h:146:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL9tree_0_15.44.children_left': Complete partitioning on dimension 1. (firmware/parameters.h:146:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL9tree_0_15.44.value': Complete partitioning on dimension 1. (firmware/parameters.h:146:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL9tree_0_15.44.threshold': Complete partitioning on dimension 1. (firmware/parameters.h:146:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL9tree_0_15.44.feature': Complete partitioning on dimension 1. (firmware/parameters.h:146:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL9tree_0_14.45.parent': Complete partitioning on dimension 1. (firmware/parameters.h:138:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL9tree_0_14.45.children_right': Complete partitioning on dimension 1. (firmware/parameters.h:138:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL9tree_0_14.45.children_left': Complete partitioning on dimension 1. (firmware/parameters.h:138:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL9tree_0_14.45.value': Complete partitioning on dimension 1. (firmware/parameters.h:138:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL9tree_0_14.45.threshold': Complete partitioning on dimension 1. (firmware/parameters.h:138:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL9tree_0_14.45.feature': Complete partitioning on dimension 1. (firmware/parameters.h:138:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL9tree_0_13.46.parent': Complete partitioning on dimension 1. (firmware/parameters.h:130:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL9tree_0_13.46.children_right': Complete partitioning on dimension 1. (firmware/parameters.h:130:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL9tree_0_13.46.children_left': Complete partitioning on dimension 1. (firmware/parameters.h:130:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL9tree_0_13.46.value': Complete partitioning on dimension 1. (firmware/parameters.h:130:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL9tree_0_13.46.threshold': Complete partitioning on dimension 1. (firmware/parameters.h:130:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL9tree_0_13.46.feature': Complete partitioning on dimension 1. (firmware/parameters.h:130:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL9tree_0_12.47.parent': Complete partitioning on dimension 1. (firmware/parameters.h:122:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL9tree_0_12.47.children_right': Complete partitioning on dimension 1. (firmware/parameters.h:122:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL9tree_0_12.47.children_left': Complete partitioning on dimension 1. (firmware/parameters.h:122:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL9tree_0_12.47.value': Complete partitioning on dimension 1. (firmware/parameters.h:122:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL9tree_0_12.47.threshold': Complete partitioning on dimension 1. (firmware/parameters.h:122:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL9tree_0_12.47.feature': Complete partitioning on dimension 1. (firmware/parameters.h:122:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL9tree_0_11.48.parent': Complete partitioning on dimension 1. (firmware/parameters.h:114:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL9tree_0_11.48.children_right': Complete partitioning on dimension 1. (firmware/parameters.h:114:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL9tree_0_11.48.children_left': Complete partitioning on dimension 1. (firmware/parameters.h:114:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL9tree_0_11.48.value': Complete partitioning on dimension 1. (firmware/parameters.h:114:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL9tree_0_11.48.threshold': Complete partitioning on dimension 1. (firmware/parameters.h:114:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL9tree_0_11.48.feature': Complete partitioning on dimension 1. (firmware/parameters.h:114:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL9tree_0_10.49.parent': Complete partitioning on dimension 1. (firmware/parameters.h:106:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL9tree_0_10.49.children_right': Complete partitioning on dimension 1. (firmware/parameters.h:106:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL9tree_0_10.49.children_left': Complete partitioning on dimension 1. (firmware/parameters.h:106:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL9tree_0_10.49.value': Complete partitioning on dimension 1. (firmware/parameters.h:106:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL9tree_0_10.49.threshold': Complete partitioning on dimension 1. (firmware/parameters.h:106:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL9tree_0_10.49.feature': Complete partitioning on dimension 1. (firmware/parameters.h:106:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL8tree_0_9.50.parent': Complete partitioning on dimension 1. (firmware/parameters.h:98:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL8tree_0_9.50.children_right': Complete partitioning on dimension 1. (firmware/parameters.h:98:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL8tree_0_9.50.children_left': Complete partitioning on dimension 1. (firmware/parameters.h:98:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL8tree_0_9.50.value': Complete partitioning on dimension 1. (firmware/parameters.h:98:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL8tree_0_9.50.threshold': Complete partitioning on dimension 1. (firmware/parameters.h:98:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL8tree_0_9.50.feature': Complete partitioning on dimension 1. (firmware/parameters.h:98:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL8tree_0_8.51.parent': Complete partitioning on dimension 1. (firmware/parameters.h:90:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL8tree_0_8.51.children_right': Complete partitioning on dimension 1. (firmware/parameters.h:90:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL8tree_0_8.51.children_left': Complete partitioning on dimension 1. (firmware/parameters.h:90:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL8tree_0_8.51.value': Complete partitioning on dimension 1. (firmware/parameters.h:90:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL8tree_0_8.51.threshold': Complete partitioning on dimension 1. (firmware/parameters.h:90:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL8tree_0_8.51.feature': Complete partitioning on dimension 1. (firmware/parameters.h:90:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL8tree_0_7.52.parent': Complete partitioning on dimension 1. (firmware/parameters.h:82:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL8tree_0_7.52.children_right': Complete partitioning on dimension 1. (firmware/parameters.h:82:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL8tree_0_7.52.children_left': Complete partitioning on dimension 1. (firmware/parameters.h:82:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL8tree_0_7.52.value': Complete partitioning on dimension 1. (firmware/parameters.h:82:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL8tree_0_7.52.threshold': Complete partitioning on dimension 1. (firmware/parameters.h:82:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL8tree_0_7.52.feature': Complete partitioning on dimension 1. (firmware/parameters.h:82:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL8tree_0_6.53.parent': Complete partitioning on dimension 1. (firmware/parameters.h:74:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL8tree_0_6.53.children_right': Complete partitioning on dimension 1. (firmware/parameters.h:74:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL8tree_0_6.53.children_left': Complete partitioning on dimension 1. (firmware/parameters.h:74:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL8tree_0_6.53.value': Complete partitioning on dimension 1. (firmware/parameters.h:74:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL8tree_0_6.53.threshold': Complete partitioning on dimension 1. (firmware/parameters.h:74:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL8tree_0_6.53.feature': Complete partitioning on dimension 1. (firmware/parameters.h:74:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL8tree_0_5.54.parent': Complete partitioning on dimension 1. (firmware/parameters.h:66:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL8tree_0_5.54.children_right': Complete partitioning on dimension 1. (firmware/parameters.h:66:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL8tree_0_5.54.children_left': Complete partitioning on dimension 1. (firmware/parameters.h:66:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL8tree_0_5.54.value': Complete partitioning on dimension 1. (firmware/parameters.h:66:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL8tree_0_5.54.threshold': Complete partitioning on dimension 1. (firmware/parameters.h:66:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL8tree_0_5.54.feature': Complete partitioning on dimension 1. (firmware/parameters.h:66:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL8tree_0_4.55.parent': Complete partitioning on dimension 1. (firmware/parameters.h:58:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL8tree_0_4.55.children_right': Complete partitioning on dimension 1. (firmware/parameters.h:58:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL8tree_0_4.55.children_left': Complete partitioning on dimension 1. (firmware/parameters.h:58:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL8tree_0_4.55.value': Complete partitioning on dimension 1. (firmware/parameters.h:58:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL8tree_0_4.55.threshold': Complete partitioning on dimension 1. (firmware/parameters.h:58:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL8tree_0_4.55.feature': Complete partitioning on dimension 1. (firmware/parameters.h:58:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL8tree_0_3.56.parent': Complete partitioning on dimension 1. (firmware/parameters.h:50:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL8tree_0_3.56.children_right': Complete partitioning on dimension 1. (firmware/parameters.h:50:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL8tree_0_3.56.children_left': Complete partitioning on dimension 1. (firmware/parameters.h:50:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL8tree_0_3.56.value': Complete partitioning on dimension 1. (firmware/parameters.h:50:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL8tree_0_3.56.threshold': Complete partitioning on dimension 1. (firmware/parameters.h:50:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL8tree_0_3.56.feature': Complete partitioning on dimension 1. (firmware/parameters.h:50:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL8tree_0_2.57.parent': Complete partitioning on dimension 1. (firmware/parameters.h:42:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL8tree_0_2.57.children_right': Complete partitioning on dimension 1. (firmware/parameters.h:42:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL8tree_0_2.57.children_left': Complete partitioning on dimension 1. (firmware/parameters.h:42:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL8tree_0_2.57.value': Complete partitioning on dimension 1. (firmware/parameters.h:42:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL8tree_0_2.57.threshold': Complete partitioning on dimension 1. (firmware/parameters.h:42:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL8tree_0_2.57.feature': Complete partitioning on dimension 1. (firmware/parameters.h:42:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL8tree_0_1.58.parent': Complete partitioning on dimension 1. (firmware/parameters.h:34:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL8tree_0_1.58.children_right': Complete partitioning on dimension 1. (firmware/parameters.h:34:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL8tree_0_1.58.children_left': Complete partitioning on dimension 1. (firmware/parameters.h:34:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL8tree_0_1.58.value': Complete partitioning on dimension 1. (firmware/parameters.h:34:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL8tree_0_1.58.threshold': Complete partitioning on dimension 1. (firmware/parameters.h:34:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL8tree_0_1.58.feature': Complete partitioning on dimension 1. (firmware/parameters.h:34:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL8tree_0_0.59.parent': Complete partitioning on dimension 1. (firmware/parameters.h:26:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL8tree_0_0.59.children_right': Complete partitioning on dimension 1. (firmware/parameters.h:26:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL8tree_0_0.59.children_left': Complete partitioning on dimension 1. (firmware/parameters.h:26:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL8tree_0_0.59.value': Complete partitioning on dimension 1. (firmware/parameters.h:26:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL8tree_0_0.59.threshold': Complete partitioning on dimension 1. (firmware/parameters.h:26:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL8tree_0_0.59.feature': Complete partitioning on dimension 1. (firmware/parameters.h:26:0)
INFO: [HLS 214-248] Applying array_partition to 'value_leaf': Complete partitioning on dimension 1. (firmware/BDT.h:76:13)
INFO: [HLS 214-248] Applying array_partition to 'scores.i': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (firmware/BDT.h:139:13)
INFO: [HLS 214-248] Applying array_partition to 'x': Complete partitioning on dimension 1. (firmware/my_prj.cpp:5:0)
INFO: [HLS 214-248] Applying array_partition to 'score': Complete partitioning on dimension 1. (firmware/my_prj.cpp:5:0)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7.22 seconds. CPU system time: 1.22 seconds. Elapsed time: 11.18 seconds; current allocated memory: 266.891 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 266.891 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top my_prj -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/a.g.0.bc -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 269.293 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/a.g.1.bc -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'BDT::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, BDT::OpAdd<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'BDT::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 19, BDT::OpAdd<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/BDT.h:31->firmware/BDT.h:31->firmware/BDT.h:31) automatically.
INFO: [XFORM 203-602] Inlining function 'BDT::BDT<19, 2, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::tree_scores' into 'my_prj' (firmware/BDT.h:142->firmware/my_prj.cpp:10) automatically.
INFO: [XFORM 203-602] Inlining function 'BDT::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 19, BDT::OpAdd<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'my_prj' (firmware/BDT.h:149->firmware/my_prj.cpp:10) automatically.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 271.992 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/a.g.1.bc to /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/a.o.1.bc -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-602] Inlining function 'BDT::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, BDT::OpAdd<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'BDT::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 19, BDT::OpAdd<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/BDT.h:31->firmware/BDT.h:31->firmware/BDT.h:31) automatically.
INFO: [XFORM 203-602] Inlining function 'BDT::BDT<19, 2, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::tree_scores' into 'my_prj' (firmware/BDT.h:142->firmware/my_prj.cpp:10) automatically.
INFO: [XFORM 203-602] Inlining function 'BDT::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 19, BDT::OpAdd<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'my_prj' (firmware/BDT.h:149->firmware/my_prj.cpp:10) automatically.
Command           transform done; 0.25 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/BDT.cpp:4:214) to (firmware/BDT.h:125:3) in function 'BDT::Tree<9, 25, 13, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/BDT.cpp:4:214) to (firmware/BDT.h:125:3) in function 'BDT::Tree<4, 29, 15, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/BDT.cpp:4:214) to (firmware/BDT.h:125:3) in function 'BDT::Tree<3, 31, 16, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/BDT.cpp:4:214) to (firmware/BDT.h:125:3) in function 'BDT::Tree<15, 17, 9, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/BDT.cpp:4:214) to (firmware/BDT.h:125:3) in function 'BDT::Tree<12, 27, 14, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/BDT.cpp:4:214) to (firmware/BDT.h:125:3) in function 'BDT::Tree<10, 23, 12, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> [10], ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'my_prj' (firmware/my_prj.cpp:5:1)...18 expression(s) balanced.
Command           transform done; 0.16 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 300.730 MB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/a.o.2.bc -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Execute             auto_get_db
Command           transform done; 0.23 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.17 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.23 seconds; current allocated memory: 482.551 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 0.81 sec.
Command       elaborate done; 23.43 sec.
Execute       ap_eval exec zip -j /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command       ap_eval done; error code: 1; 
INFO-FLOW: exec zip -j /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app
INFO-FLOW: couldn't execute "zip": no such file or directory
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'my_prj' ...
Execute         ap_set_top_model my_prj 
WARNING: [SYN 201-103] Legalizing function name 'decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.18' to 'decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_18'.
WARNING: [SYN 201-103] Legalizing function name 'decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.17' to 'decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_17'.
WARNING: [SYN 201-103] Legalizing function name 'decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.7' to 'decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_7'.
WARNING: [SYN 201-103] Legalizing function name 'decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.6' to 'decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_6'.
WARNING: [SYN 201-103] Legalizing function name 'decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.5' to 'decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_5'.
WARNING: [SYN 201-103] Legalizing function name 'decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.4' to 'decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_4'.
WARNING: [SYN 201-103] Legalizing function name 'decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.3' to 'decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_3'.
WARNING: [SYN 201-103] Legalizing function name 'decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.2' to 'decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_2'.
WARNING: [SYN 201-103] Legalizing function name 'decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.1' to 'decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_1'.
WARNING: [SYN 201-103] Legalizing function name 'decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >' to 'decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.16' to 'decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_16'.
WARNING: [SYN 201-103] Legalizing function name 'decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.15' to 'decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_15'.
WARNING: [SYN 201-103] Legalizing function name 'decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.14' to 'decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_14'.
WARNING: [SYN 201-103] Legalizing function name 'decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.13' to 'decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_13'.
WARNING: [SYN 201-103] Legalizing function name 'decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.12' to 'decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_12'.
WARNING: [SYN 201-103] Legalizing function name 'decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.11' to 'decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_11'.
WARNING: [SYN 201-103] Legalizing function name 'decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.10' to 'decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_10'.
WARNING: [SYN 201-103] Legalizing function name 'decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.9' to 'decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_9'.
WARNING: [SYN 201-103] Legalizing function name 'decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.8' to 'decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_8'.
Execute         get_model_list my_prj -filter all-wo-channel -topdown 
Execute         preproc_iomode -model my_prj 
Execute         preproc_iomode -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.8 
Execute         preproc_iomode -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.9 
Execute         preproc_iomode -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.10 
Execute         preproc_iomode -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.11 
Execute         preproc_iomode -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.12 
Execute         preproc_iomode -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.13 
Execute         preproc_iomode -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.14 
Execute         preproc_iomode -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.15 
Execute         preproc_iomode -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.16 
Execute         preproc_iomode -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> > 
Execute         preproc_iomode -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.1 
Execute         preproc_iomode -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.2 
Execute         preproc_iomode -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.3 
Execute         preproc_iomode -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.4 
Execute         preproc_iomode -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.5 
Execute         preproc_iomode -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.6 
Execute         preproc_iomode -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.7 
Execute         preproc_iomode -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.17 
Execute         preproc_iomode -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.18 
Execute         get_model_list my_prj -filter all-wo-channel 
INFO-FLOW: Model list for configure: {decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.18} {decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.17} {decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.7} {decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.6} {decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.5} {decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.4} {decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.3} {decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.2} {decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.1} {decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >} {decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.16} {decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.15} {decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.14} {decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.13} {decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.12} {decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.11} {decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.10} {decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.9} {decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.8} my_prj
INFO-FLOW: Configuring Module : decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.18 ...
Execute         set_default_model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.18 
Execute         apply_spec_resource_limit decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.18 
INFO-FLOW: Configuring Module : decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.17 ...
Execute         set_default_model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.17 
Execute         apply_spec_resource_limit decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.17 
INFO-FLOW: Configuring Module : decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.7 ...
Execute         set_default_model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.7 
Execute         apply_spec_resource_limit decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.7 
INFO-FLOW: Configuring Module : decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.6 ...
Execute         set_default_model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.6 
Execute         apply_spec_resource_limit decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.6 
INFO-FLOW: Configuring Module : decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.5 ...
Execute         set_default_model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.5 
Execute         apply_spec_resource_limit decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.5 
INFO-FLOW: Configuring Module : decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.4 ...
Execute         set_default_model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.4 
Execute         apply_spec_resource_limit decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.4 
INFO-FLOW: Configuring Module : decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.3 ...
Execute         set_default_model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.3 
Execute         apply_spec_resource_limit decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.3 
INFO-FLOW: Configuring Module : decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.2 ...
Execute         set_default_model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.2 
Execute         apply_spec_resource_limit decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.2 
INFO-FLOW: Configuring Module : decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.1 ...
Execute         set_default_model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.1 
Execute         apply_spec_resource_limit decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.1 
INFO-FLOW: Configuring Module : decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> > ...
Execute         set_default_model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> > 
Execute         apply_spec_resource_limit decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> > 
INFO-FLOW: Configuring Module : decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.16 ...
Execute         set_default_model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.16 
Execute         apply_spec_resource_limit decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.16 
INFO-FLOW: Configuring Module : decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.15 ...
Execute         set_default_model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.15 
Execute         apply_spec_resource_limit decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.15 
INFO-FLOW: Configuring Module : decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.14 ...
Execute         set_default_model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.14 
Execute         apply_spec_resource_limit decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.14 
INFO-FLOW: Configuring Module : decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.13 ...
Execute         set_default_model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.13 
Execute         apply_spec_resource_limit decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.13 
INFO-FLOW: Configuring Module : decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.12 ...
Execute         set_default_model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.12 
Execute         apply_spec_resource_limit decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.12 
INFO-FLOW: Configuring Module : decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.11 ...
Execute         set_default_model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.11 
Execute         apply_spec_resource_limit decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.11 
INFO-FLOW: Configuring Module : decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.10 ...
Execute         set_default_model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.10 
Execute         apply_spec_resource_limit decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.10 
INFO-FLOW: Configuring Module : decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.9 ...
Execute         set_default_model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.9 
Execute         apply_spec_resource_limit decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.9 
INFO-FLOW: Configuring Module : decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.8 ...
Execute         set_default_model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.8 
Execute         apply_spec_resource_limit decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.8 
INFO-FLOW: Configuring Module : my_prj ...
Execute         set_default_model my_prj 
Execute         apply_spec_resource_limit my_prj 
INFO-FLOW: Model list for preprocess: {decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.18} {decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.17} {decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.7} {decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.6} {decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.5} {decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.4} {decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.3} {decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.2} {decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.1} {decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >} {decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.16} {decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.15} {decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.14} {decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.13} {decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.12} {decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.11} {decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.10} {decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.9} {decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.8} my_prj
INFO-FLOW: Preprocessing Module: decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.18 ...
Execute         set_default_model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.18 
Execute         cdfg_preprocess -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.18 
Execute         rtl_gen_preprocess decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.18 
INFO-FLOW: Preprocessing Module: decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.17 ...
Execute         set_default_model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.17 
Execute         cdfg_preprocess -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.17 
Execute         rtl_gen_preprocess decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.17 
INFO-FLOW: Preprocessing Module: decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.7 ...
Execute         set_default_model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.7 
Execute         cdfg_preprocess -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.7 
Execute         rtl_gen_preprocess decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.7 
INFO-FLOW: Preprocessing Module: decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.6 ...
Execute         set_default_model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.6 
Execute         cdfg_preprocess -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.6 
Execute         rtl_gen_preprocess decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.6 
INFO-FLOW: Preprocessing Module: decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.5 ...
Execute         set_default_model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.5 
Execute         cdfg_preprocess -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.5 
Execute         rtl_gen_preprocess decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.5 
INFO-FLOW: Preprocessing Module: decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.4 ...
Execute         set_default_model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.4 
Execute         cdfg_preprocess -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.4 
Execute         rtl_gen_preprocess decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.4 
INFO-FLOW: Preprocessing Module: decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.3 ...
Execute         set_default_model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.3 
Execute         cdfg_preprocess -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.3 
Execute         rtl_gen_preprocess decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.3 
INFO-FLOW: Preprocessing Module: decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.2 ...
Execute         set_default_model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.2 
Execute         cdfg_preprocess -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.2 
Execute         rtl_gen_preprocess decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.2 
INFO-FLOW: Preprocessing Module: decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.1 ...
Execute         set_default_model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.1 
Execute         cdfg_preprocess -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.1 
Execute         rtl_gen_preprocess decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.1 
INFO-FLOW: Preprocessing Module: decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> > ...
Execute         set_default_model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> > 
Execute         cdfg_preprocess -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> > 
Execute         rtl_gen_preprocess decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> > 
INFO-FLOW: Preprocessing Module: decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.16 ...
Execute         set_default_model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.16 
Execute         cdfg_preprocess -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.16 
Execute         rtl_gen_preprocess decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.16 
INFO-FLOW: Preprocessing Module: decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.15 ...
Execute         set_default_model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.15 
Execute         cdfg_preprocess -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.15 
Execute         rtl_gen_preprocess decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.15 
INFO-FLOW: Preprocessing Module: decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.14 ...
Execute         set_default_model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.14 
Execute         cdfg_preprocess -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.14 
Execute         rtl_gen_preprocess decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.14 
INFO-FLOW: Preprocessing Module: decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.13 ...
Execute         set_default_model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.13 
Execute         cdfg_preprocess -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.13 
Execute         rtl_gen_preprocess decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.13 
INFO-FLOW: Preprocessing Module: decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.12 ...
Execute         set_default_model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.12 
Execute         cdfg_preprocess -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.12 
Execute         rtl_gen_preprocess decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.12 
INFO-FLOW: Preprocessing Module: decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.11 ...
Execute         set_default_model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.11 
Execute         cdfg_preprocess -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.11 
Execute         rtl_gen_preprocess decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.11 
INFO-FLOW: Preprocessing Module: decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.10 ...
Execute         set_default_model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.10 
Execute         cdfg_preprocess -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.10 
Execute         rtl_gen_preprocess decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.10 
INFO-FLOW: Preprocessing Module: decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.9 ...
Execute         set_default_model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.9 
Execute         cdfg_preprocess -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.9 
Execute         rtl_gen_preprocess decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.9 
INFO-FLOW: Preprocessing Module: decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.8 ...
Execute         set_default_model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.8 
Execute         cdfg_preprocess -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.8 
Execute         rtl_gen_preprocess decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.8 
INFO-FLOW: Preprocessing Module: my_prj ...
Execute         set_default_model my_prj 
Execute         cdfg_preprocess -model my_prj 
Execute         rtl_gen_preprocess my_prj 
INFO-FLOW: Model list for synthesis: {decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.18} {decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.17} {decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.7} {decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.6} {decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.5} {decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.4} {decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.3} {decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.2} {decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.1} {decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >} {decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.16} {decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.15} {decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.14} {decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.13} {decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.12} {decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.11} {decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.10} {decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.9} {decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.8} my_prj
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.18 
Execute         schedule -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.18 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.18'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, function 'decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.18'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.18 seconds; current allocated memory: 484.941 MB.
Execute         syn_report -verbosereport -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_18.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_18.sched.adb -f 
INFO-FLOW: Finish scheduling decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.18.
Execute         set_default_model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.18 
Execute         bind -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.18 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 484.941 MB.
Execute         syn_report -verbosereport -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_18.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_18.bind.adb -f 
INFO-FLOW: Finish binding decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.18.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.17 
Execute         schedule -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.17 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.17'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, function 'decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.17'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 486.160 MB.
Execute         syn_report -verbosereport -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_17.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_17.sched.adb -f 
INFO-FLOW: Finish scheduling decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.17.
Execute         set_default_model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.17 
Execute         bind -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.17 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 486.160 MB.
Execute         syn_report -verbosereport -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_17.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_17.bind.adb -f 
INFO-FLOW: Finish binding decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.17.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.7 
Execute         schedule -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, function 'decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 487.422 MB.
Execute         syn_report -verbosereport -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_7.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_7.sched.adb -f 
INFO-FLOW: Finish scheduling decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.7.
Execute         set_default_model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.7 
Execute         bind -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 487.422 MB.
Execute         syn_report -verbosereport -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_7.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_7.bind.adb -f 
INFO-FLOW: Finish binding decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.6 
Execute         schedule -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, function 'decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 488.691 MB.
Execute         syn_report -verbosereport -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_6.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_6.sched.adb -f 
INFO-FLOW: Finish scheduling decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.6.
Execute         set_default_model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.6 
Execute         bind -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 488.691 MB.
Execute         syn_report -verbosereport -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_6.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_6.bind.adb -f 
INFO-FLOW: Finish binding decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.5 
Execute         schedule -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, function 'decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 489.746 MB.
Execute         syn_report -verbosereport -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_5.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_5.sched.adb -f 
INFO-FLOW: Finish scheduling decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.5.
Execute         set_default_model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.5 
Execute         bind -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 489.891 MB.
Execute         syn_report -verbosereport -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_5.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_5.bind.adb -f 
INFO-FLOW: Finish binding decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.4 
Execute         schedule -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, function 'decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 490.965 MB.
Execute         syn_report -verbosereport -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_4.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_4.sched.adb -f 
INFO-FLOW: Finish scheduling decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.4.
Execute         set_default_model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.4 
Execute         bind -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 491.023 MB.
Execute         syn_report -verbosereport -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_4.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_4.bind.adb -f 
INFO-FLOW: Finish binding decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.3 
Execute         schedule -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, function 'decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 492.273 MB.
Execute         syn_report -verbosereport -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_3.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_3.sched.adb -f 
INFO-FLOW: Finish scheduling decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.3.
Execute         set_default_model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.3 
Execute         bind -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 492.297 MB.
Execute         syn_report -verbosereport -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_3.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_3.bind.adb -f 
INFO-FLOW: Finish binding decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.2 
Execute         schedule -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 493.246 MB.
Execute         syn_report -verbosereport -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_2.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_2.sched.adb -f 
INFO-FLOW: Finish scheduling decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.2.
Execute         set_default_model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.2 
Execute         bind -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 493.461 MB.
Execute         syn_report -verbosereport -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_2.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_2.bind.adb -f 
INFO-FLOW: Finish binding decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.1 
Execute         schedule -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, function 'decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 494.406 MB.
Execute         syn_report -verbosereport -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_1.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_1.sched.adb -f 
INFO-FLOW: Finish scheduling decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.1.
Execute         set_default_model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.1 
Execute         bind -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 494.613 MB.
Execute         syn_report -verbosereport -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_1.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_1.bind.adb -f 
INFO-FLOW: Finish binding decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> > 
Execute         schedule -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> > 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, function 'decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 495.480 MB.
Execute         syn_report -verbosereport -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_s.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_s.sched.adb -f 
INFO-FLOW: Finish scheduling decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.
Execute         set_default_model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> > 
Execute         bind -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> > 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 495.637 MB.
Execute         syn_report -verbosereport -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_s.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_s.bind.adb -f 
INFO-FLOW: Finish binding decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.16 
Execute         schedule -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.16 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.16'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.16'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 496.645 MB.
Execute         syn_report -verbosereport -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_16.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_16.sched.adb -f 
INFO-FLOW: Finish scheduling decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.16.
Execute         set_default_model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.16 
Execute         bind -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.16 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 496.656 MB.
Execute         syn_report -verbosereport -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_16.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_16.bind.adb -f 
INFO-FLOW: Finish binding decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.16.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.15 
Execute         schedule -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.15 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.15'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, function 'decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.15'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.586 MB.
Execute         syn_report -verbosereport -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_15.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_15.sched.adb -f 
INFO-FLOW: Finish scheduling decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.15.
Execute         set_default_model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.15 
Execute         bind -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.15 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.797 MB.
Execute         syn_report -verbosereport -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_15.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_15.bind.adb -f 
INFO-FLOW: Finish binding decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.15.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.14 
Execute         schedule -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.14 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.14'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, function 'decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.14'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 498.711 MB.
Execute         syn_report -verbosereport -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_14.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_14.sched.adb -f 
INFO-FLOW: Finish scheduling decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.14.
Execute         set_default_model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.14 
Execute         bind -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.14 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 498.969 MB.
Execute         syn_report -verbosereport -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_14.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_14.bind.adb -f 
INFO-FLOW: Finish binding decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.14.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.13 
Execute         schedule -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.13 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.13'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, function 'decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 499.855 MB.
Execute         syn_report -verbosereport -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_13.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_13.sched.adb -f 
INFO-FLOW: Finish scheduling decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.13.
Execute         set_default_model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.13 
Execute         bind -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.13 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 500.211 MB.
Execute         syn_report -verbosereport -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_13.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_13.bind.adb -f 
INFO-FLOW: Finish binding decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.13.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.12 
Execute         schedule -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.12 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.12'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, function 'decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.12'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 501.145 MB.
Execute         syn_report -verbosereport -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_12.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_12.sched.adb -f 
INFO-FLOW: Finish scheduling decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.12.
Execute         set_default_model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.12 
Execute         bind -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.12 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 501.336 MB.
Execute         syn_report -verbosereport -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_12.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_12.bind.adb -f 
INFO-FLOW: Finish binding decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.12.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.11 
Execute         schedule -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.11 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.11'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 502.082 MB.
Execute         syn_report -verbosereport -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_11.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_11.sched.adb -f 
INFO-FLOW: Finish scheduling decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.11.
Execute         set_default_model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.11 
Execute         bind -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.11 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 502.230 MB.
Execute         syn_report -verbosereport -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_11.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_11.bind.adb -f 
INFO-FLOW: Finish binding decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.11.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.10 
Execute         schedule -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.10 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 503.168 MB.
Execute         syn_report -verbosereport -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_10.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_10.sched.adb -f 
INFO-FLOW: Finish scheduling decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.10.
Execute         set_default_model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.10 
Execute         bind -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.10 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 503.402 MB.
Execute         syn_report -verbosereport -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_10.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_10.bind.adb -f 
INFO-FLOW: Finish binding decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.10.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.9 
Execute         schedule -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.9'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 504.145 MB.
Execute         syn_report -verbosereport -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_9.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_9.sched.adb -f 
INFO-FLOW: Finish scheduling decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.9.
Execute         set_default_model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.9 
Execute         bind -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.9 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 504.406 MB.
Execute         syn_report -verbosereport -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_9.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_9.bind.adb -f 
INFO-FLOW: Finish binding decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.8 
Execute         schedule -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.8 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.8'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 505.055 MB.
Execute         syn_report -verbosereport -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_8.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_8.sched.adb -f 
INFO-FLOW: Finish scheduling decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.8.
Execute         set_default_model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.8 
Execute         bind -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.8 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 505.098 MB.
Execute         syn_report -verbosereport -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_8.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_8.bind.adb -f 
INFO-FLOW: Finish binding decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.8.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'my_prj' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model my_prj 
Execute         schedule -model my_prj 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'my_prj'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 9, function 'my_prj'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 506.426 MB.
Execute         syn_report -verbosereport -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/my_prj.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/my_prj.sched.adb -f 
INFO-FLOW: Finish scheduling my_prj.
Execute         set_default_model my_prj 
Execute         bind -model my_prj 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 506.582 MB.
Execute         syn_report -verbosereport -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/my_prj.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/my_prj.bind.adb -f 
INFO-FLOW: Finish binding my_prj.
Execute         get_model_list my_prj -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.18 
Execute         rtl_gen_preprocess decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.17 
Execute         rtl_gen_preprocess decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.7 
Execute         rtl_gen_preprocess decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.6 
Execute         rtl_gen_preprocess decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.5 
Execute         rtl_gen_preprocess decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.4 
Execute         rtl_gen_preprocess decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.3 
Execute         rtl_gen_preprocess decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.2 
Execute         rtl_gen_preprocess decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.1 
Execute         rtl_gen_preprocess decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> > 
Execute         rtl_gen_preprocess decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.16 
Execute         rtl_gen_preprocess decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.15 
Execute         rtl_gen_preprocess decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.14 
Execute         rtl_gen_preprocess decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.13 
Execute         rtl_gen_preprocess decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.12 
Execute         rtl_gen_preprocess decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.11 
Execute         rtl_gen_preprocess decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.10 
Execute         rtl_gen_preprocess decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.9 
Execute         rtl_gen_preprocess decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.8 
Execute         rtl_gen_preprocess my_prj 
INFO-FLOW: Model list for RTL generation: {decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.18} {decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.17} {decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.7} {decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.6} {decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.5} {decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.4} {decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.3} {decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.2} {decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.1} {decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >} {decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.16} {decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.15} {decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.14} {decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.13} {decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.12} {decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.11} {decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.10} {decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.9} {decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.8} my_prj
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.18 -top_prefix my_prj_ -sub_prefix my_prj_ -mg_file /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_18.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_12_1_0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 507.492 MB.
Execute         source /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/my_prj.rtl_wrap.cfg.tcl 
Execute         gen_rtl decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.18 -style xilinx -f -lang vhdl -o /home/bspanu/repo/conifer/my_prj/solution1/syn/vhdl/my_prj_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_18 
Execute         gen_rtl decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.18 -style xilinx -f -lang vlog -o /home/bspanu/repo/conifer/my_prj/solution1/syn/verilog/my_prj_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_18 
Execute         syn_report -csynth -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.18 -o /home/bspanu/repo/conifer/my_prj/solution1/syn/report/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_18_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.18 -o /home/bspanu/repo/conifer/my_prj/solution1/syn/report/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_18_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.18 -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_18.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.18 -f -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_18.adb 
Execute         db_write -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.18 -bindview -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.18 -p /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_18 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.17 -top_prefix my_prj_ -sub_prefix my_prj_ -mg_file /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_17.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'sparsemux_33_4_12_1_0' is changed to 'sparsemux_33_4_12_1_0_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_12_1_0_x': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 510.336 MB.
Execute         source /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/my_prj.rtl_wrap.cfg.tcl 
Execute         gen_rtl decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.17 -style xilinx -f -lang vhdl -o /home/bspanu/repo/conifer/my_prj/solution1/syn/vhdl/my_prj_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_17 
Execute         gen_rtl decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.17 -style xilinx -f -lang vlog -o /home/bspanu/repo/conifer/my_prj/solution1/syn/verilog/my_prj_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_17 
Execute         syn_report -csynth -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.17 -o /home/bspanu/repo/conifer/my_prj/solution1/syn/report/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_17_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.17 -o /home/bspanu/repo/conifer/my_prj/solution1/syn/report/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_17_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.17 -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_17.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.17 -f -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_17.adb 
Execute         db_write -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.17 -bindview -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.17 -p /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_17 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.7 -top_prefix my_prj_ -sub_prefix my_prj_ -mg_file /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_7.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_11_1_0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 513.102 MB.
Execute         source /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/my_prj.rtl_wrap.cfg.tcl 
Execute         gen_rtl decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.7 -style xilinx -f -lang vhdl -o /home/bspanu/repo/conifer/my_prj/solution1/syn/vhdl/my_prj_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_7 
Execute         gen_rtl decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.7 -style xilinx -f -lang vlog -o /home/bspanu/repo/conifer/my_prj/solution1/syn/verilog/my_prj_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_7 
Execute         syn_report -csynth -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.7 -o /home/bspanu/repo/conifer/my_prj/solution1/syn/report/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_7_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.7 -o /home/bspanu/repo/conifer/my_prj/solution1/syn/report/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_7_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.7 -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_7.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.7 -f -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_7.adb 
Execute         db_write -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.7 -bindview -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.7 -p /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.6 -top_prefix my_prj_ -sub_prefix my_prj_ -mg_file /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_6.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'sparsemux_33_4_11_1_0' is changed to 'sparsemux_33_4_11_1_0_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_11_1_0_x': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 515.867 MB.
Execute         source /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/my_prj.rtl_wrap.cfg.tcl 
Execute         gen_rtl decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.6 -style xilinx -f -lang vhdl -o /home/bspanu/repo/conifer/my_prj/solution1/syn/vhdl/my_prj_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_6 
Execute         gen_rtl decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.6 -style xilinx -f -lang vlog -o /home/bspanu/repo/conifer/my_prj/solution1/syn/verilog/my_prj_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_6 
Execute         syn_report -csynth -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.6 -o /home/bspanu/repo/conifer/my_prj/solution1/syn/report/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_6_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.6 -o /home/bspanu/repo/conifer/my_prj/solution1/syn/report/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_6_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.6 -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_6.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.6 -f -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_6.adb 
Execute         db_write -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.6 -bindview -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.6 -p /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.5 -top_prefix my_prj_ -sub_prefix my_prj_ -mg_file /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_5.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'sparsemux_31_4_12_1_0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 518.648 MB.
Execute         source /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/my_prj.rtl_wrap.cfg.tcl 
Execute         gen_rtl decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.5 -style xilinx -f -lang vhdl -o /home/bspanu/repo/conifer/my_prj/solution1/syn/vhdl/my_prj_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_5 
Execute         gen_rtl decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.5 -style xilinx -f -lang vlog -o /home/bspanu/repo/conifer/my_prj/solution1/syn/verilog/my_prj_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_5 
Execute         syn_report -csynth -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.5 -o /home/bspanu/repo/conifer/my_prj/solution1/syn/report/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_5_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.5 -o /home/bspanu/repo/conifer/my_prj/solution1/syn/report/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_5_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.5 -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_5.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.5 -f -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_5.adb 
Execute         db_write -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.5 -bindview -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.5 -p /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.4 -top_prefix my_prj_ -sub_prefix my_prj_ -mg_file /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_4.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'sparsemux_33_4_11_1_0' is changed to 'sparsemux_33_4_11_1_0_x0' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_11_1_0_x0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 521.461 MB.
Execute         source /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/my_prj.rtl_wrap.cfg.tcl 
Execute         gen_rtl decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.4 -style xilinx -f -lang vhdl -o /home/bspanu/repo/conifer/my_prj/solution1/syn/vhdl/my_prj_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_4 
Execute         gen_rtl decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.4 -style xilinx -f -lang vlog -o /home/bspanu/repo/conifer/my_prj/solution1/syn/verilog/my_prj_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_4 
Execute         syn_report -csynth -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.4 -o /home/bspanu/repo/conifer/my_prj/solution1/syn/report/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_4_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.4 -o /home/bspanu/repo/conifer/my_prj/solution1/syn/report/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_4_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.4 -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_4.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.4 -f -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_4.adb 
Execute         db_write -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.4 -bindview -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.4 -p /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.3 -top_prefix my_prj_ -sub_prefix my_prj_ -mg_file /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_3.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'sparsemux_33_4_11_1_0' is changed to 'sparsemux_33_4_11_1_0_x1' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_11_1_0_x1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 524.207 MB.
Execute         source /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/my_prj.rtl_wrap.cfg.tcl 
Execute         gen_rtl decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.3 -style xilinx -f -lang vhdl -o /home/bspanu/repo/conifer/my_prj/solution1/syn/vhdl/my_prj_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_3 
Execute         gen_rtl decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.3 -style xilinx -f -lang vlog -o /home/bspanu/repo/conifer/my_prj/solution1/syn/verilog/my_prj_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_3 
Execute         syn_report -csynth -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.3 -o /home/bspanu/repo/conifer/my_prj/solution1/syn/report/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_3_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.3 -o /home/bspanu/repo/conifer/my_prj/solution1/syn/report/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_3_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.3 -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_3.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.3 -f -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_3.adb 
Execute         db_write -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.3 -bindview -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.3 -p /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.2 -top_prefix my_prj_ -sub_prefix my_prj_ -mg_file /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_2.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'sparsemux_31_4_11_1_0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 526.938 MB.
Execute         source /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/my_prj.rtl_wrap.cfg.tcl 
Execute         gen_rtl decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.2 -style xilinx -f -lang vhdl -o /home/bspanu/repo/conifer/my_prj/solution1/syn/vhdl/my_prj_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_2 
Execute         gen_rtl decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.2 -style xilinx -f -lang vlog -o /home/bspanu/repo/conifer/my_prj/solution1/syn/verilog/my_prj_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_2 
Execute         syn_report -csynth -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.2 -o /home/bspanu/repo/conifer/my_prj/solution1/syn/report/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_2_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.2 -o /home/bspanu/repo/conifer/my_prj/solution1/syn/report/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_2_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.2 -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_2.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.2 -f -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_2.adb 
Execute         db_write -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.2 -bindview -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.2 -p /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.1 -top_prefix my_prj_ -sub_prefix my_prj_ -mg_file /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_1.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'sparsemux_31_4_11_1_0' is changed to 'sparsemux_31_4_11_1_0_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_31_4_11_1_0_x': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 529.621 MB.
Execute         source /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/my_prj.rtl_wrap.cfg.tcl 
Execute         gen_rtl decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.1 -style xilinx -f -lang vhdl -o /home/bspanu/repo/conifer/my_prj/solution1/syn/vhdl/my_prj_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_1 
Execute         gen_rtl decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.1 -style xilinx -f -lang vlog -o /home/bspanu/repo/conifer/my_prj/solution1/syn/verilog/my_prj_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_1 
Execute         syn_report -csynth -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.1 -o /home/bspanu/repo/conifer/my_prj/solution1/syn/report/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_1_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.1 -o /home/bspanu/repo/conifer/my_prj/solution1/syn/report/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_1_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.1 -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_1.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.1 -f -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_1.adb 
Execute         db_write -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.1 -bindview -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.1 -p /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> > -top_prefix my_prj_ -sub_prefix my_prj_ -mg_file /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'sparsemux_27_4_11_1_0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 532.219 MB.
Execute         source /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/my_prj.rtl_wrap.cfg.tcl 
Execute         gen_rtl decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> > -style xilinx -f -lang vhdl -o /home/bspanu/repo/conifer/my_prj/solution1/syn/vhdl/my_prj_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_s 
Execute         gen_rtl decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> > -style xilinx -f -lang vlog -o /home/bspanu/repo/conifer/my_prj/solution1/syn/verilog/my_prj_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_s 
Execute         syn_report -csynth -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> > -o /home/bspanu/repo/conifer/my_prj/solution1/syn/report/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_s_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> > -o /home/bspanu/repo/conifer/my_prj/solution1/syn/report/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_s_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> > -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_s.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> > -f -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_s.adb 
Execute         db_write -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> > -bindview -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> > -p /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.16 -top_prefix my_prj_ -sub_prefix my_prj_ -mg_file /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_16.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'sparsemux_25_4_11_1_0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 534.980 MB.
Execute         source /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/my_prj.rtl_wrap.cfg.tcl 
Execute         gen_rtl decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.16 -style xilinx -f -lang vhdl -o /home/bspanu/repo/conifer/my_prj/solution1/syn/vhdl/my_prj_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_16 
Execute         gen_rtl decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.16 -style xilinx -f -lang vlog -o /home/bspanu/repo/conifer/my_prj/solution1/syn/verilog/my_prj_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_16 
Execute         syn_report -csynth -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.16 -o /home/bspanu/repo/conifer/my_prj/solution1/syn/report/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_16_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.16 -o /home/bspanu/repo/conifer/my_prj/solution1/syn/report/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_16_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.16 -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_16.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.16 -f -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_16.adb 
Execute         db_write -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.16 -bindview -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.16 -p /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_16 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.15 -top_prefix my_prj_ -sub_prefix my_prj_ -mg_file /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_15.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'sparsemux_33_4_11_1_0' is changed to 'sparsemux_33_4_11_1_0_x2' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_11_1_0_x2': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 537.789 MB.
Execute         source /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/my_prj.rtl_wrap.cfg.tcl 
Execute         gen_rtl decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.15 -style xilinx -f -lang vhdl -o /home/bspanu/repo/conifer/my_prj/solution1/syn/vhdl/my_prj_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_15 
Execute         gen_rtl decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.15 -style xilinx -f -lang vlog -o /home/bspanu/repo/conifer/my_prj/solution1/syn/verilog/my_prj_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_15 
Execute         syn_report -csynth -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.15 -o /home/bspanu/repo/conifer/my_prj/solution1/syn/report/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_15_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.15 -o /home/bspanu/repo/conifer/my_prj/solution1/syn/report/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_15_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.15 -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_15.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.15 -f -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_15.adb 
Execute         db_write -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.15 -bindview -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.15 -p /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_15 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.14 -top_prefix my_prj_ -sub_prefix my_prj_ -mg_file /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_14.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'sparsemux_29_4_11_1_0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 540.559 MB.
Execute         source /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/my_prj.rtl_wrap.cfg.tcl 
Execute         gen_rtl decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.14 -style xilinx -f -lang vhdl -o /home/bspanu/repo/conifer/my_prj/solution1/syn/vhdl/my_prj_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_14 
Execute         gen_rtl decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.14 -style xilinx -f -lang vlog -o /home/bspanu/repo/conifer/my_prj/solution1/syn/verilog/my_prj_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_14 
Execute         syn_report -csynth -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.14 -o /home/bspanu/repo/conifer/my_prj/solution1/syn/report/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_14_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.14 -o /home/bspanu/repo/conifer/my_prj/solution1/syn/report/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_14_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.14 -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_14.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.14 -f -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_14.adb 
Execute         db_write -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.14 -bindview -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.14 -p /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_14 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.13 -top_prefix my_prj_ -sub_prefix my_prj_ -mg_file /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_13.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'sparsemux_33_4_11_1_0' is changed to 'sparsemux_33_4_11_1_0_x3' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_11_1_0_x3': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 544.062 MB.
Execute         source /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/my_prj.rtl_wrap.cfg.tcl 
Execute         gen_rtl decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.13 -style xilinx -f -lang vhdl -o /home/bspanu/repo/conifer/my_prj/solution1/syn/vhdl/my_prj_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_13 
Execute         gen_rtl decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.13 -style xilinx -f -lang vlog -o /home/bspanu/repo/conifer/my_prj/solution1/syn/verilog/my_prj_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_13 
Execute         syn_report -csynth -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.13 -o /home/bspanu/repo/conifer/my_prj/solution1/syn/report/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_13_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.13 -o /home/bspanu/repo/conifer/my_prj/solution1/syn/report/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_13_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.13 -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_13.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.13 -f -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_13.adb 
Execute         db_write -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.13 -bindview -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.13 -p /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_13 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.12 -top_prefix my_prj_ -sub_prefix my_prj_ -mg_file /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_12.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'sparsemux_31_4_11_1_0' is changed to 'sparsemux_31_4_11_1_0_x0' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_31_4_11_1_0_x0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 547.246 MB.
Execute         source /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/my_prj.rtl_wrap.cfg.tcl 
Execute         gen_rtl decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.12 -style xilinx -f -lang vhdl -o /home/bspanu/repo/conifer/my_prj/solution1/syn/vhdl/my_prj_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_12 
Execute         gen_rtl decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.12 -style xilinx -f -lang vlog -o /home/bspanu/repo/conifer/my_prj/solution1/syn/verilog/my_prj_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_12 
Execute         syn_report -csynth -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.12 -o /home/bspanu/repo/conifer/my_prj/solution1/syn/report/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_12_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.12 -o /home/bspanu/repo/conifer/my_prj/solution1/syn/report/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_12_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.12 -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_12.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.12 -f -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_12.adb 
Execute         db_write -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.12 -bindview -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.12 -p /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_12 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.11 -top_prefix my_prj_ -sub_prefix my_prj_ -mg_file /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_11.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'sparsemux_19_4_11_1_0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 550.547 MB.
Execute         source /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/my_prj.rtl_wrap.cfg.tcl 
Execute         gen_rtl decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.11 -style xilinx -f -lang vhdl -o /home/bspanu/repo/conifer/my_prj/solution1/syn/vhdl/my_prj_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_11 
Execute         gen_rtl decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.11 -style xilinx -f -lang vlog -o /home/bspanu/repo/conifer/my_prj/solution1/syn/verilog/my_prj_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_11 
Execute         syn_report -csynth -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.11 -o /home/bspanu/repo/conifer/my_prj/solution1/syn/report/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_11_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.11 -o /home/bspanu/repo/conifer/my_prj/solution1/syn/report/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_11_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.11 -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_11.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.11 -f -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_11.adb 
Execute         db_write -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.11 -bindview -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.11 -p /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_11 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.10 -top_prefix my_prj_ -sub_prefix my_prj_ -mg_file /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_10.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'sparsemux_31_4_11_1_0' is changed to 'sparsemux_31_4_11_1_0_x1' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_31_4_11_1_0_x1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 553.449 MB.
Execute         source /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/my_prj.rtl_wrap.cfg.tcl 
Execute         gen_rtl decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.10 -style xilinx -f -lang vhdl -o /home/bspanu/repo/conifer/my_prj/solution1/syn/vhdl/my_prj_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_10 
Execute         gen_rtl decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.10 -style xilinx -f -lang vlog -o /home/bspanu/repo/conifer/my_prj/solution1/syn/verilog/my_prj_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_10 
Execute         syn_report -csynth -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.10 -o /home/bspanu/repo/conifer/my_prj/solution1/syn/report/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_10_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.10 -o /home/bspanu/repo/conifer/my_prj/solution1/syn/report/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_10_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.10 -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_10.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.10 -f -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_10.adb 
Execute         db_write -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.10 -bindview -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.10 -p /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_10 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.9 -top_prefix my_prj_ -sub_prefix my_prj_ -mg_file /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_9.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'sparsemux_25_4_11_1_0' is changed to 'sparsemux_25_4_11_1_0_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_25_4_11_1_0_x': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 555.957 MB.
Execute         source /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/my_prj.rtl_wrap.cfg.tcl 
Execute         gen_rtl decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.9 -style xilinx -f -lang vhdl -o /home/bspanu/repo/conifer/my_prj/solution1/syn/vhdl/my_prj_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_9 
Execute         gen_rtl decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.9 -style xilinx -f -lang vlog -o /home/bspanu/repo/conifer/my_prj/solution1/syn/verilog/my_prj_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_9 
Execute         syn_report -csynth -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.9 -o /home/bspanu/repo/conifer/my_prj/solution1/syn/report/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_9_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.9 -o /home/bspanu/repo/conifer/my_prj/solution1/syn/report/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_9_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.9 -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_9.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.9 -f -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_9.adb 
Execute         db_write -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.9 -bindview -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.9 -p /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_9 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.8 -top_prefix my_prj_ -sub_prefix my_prj_ -mg_file /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_8.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'sparsemux_19_4_11_1_0' is changed to 'sparsemux_19_4_11_1_0_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_19_4_11_1_0_x': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 558.980 MB.
Execute         source /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/my_prj.rtl_wrap.cfg.tcl 
Execute         gen_rtl decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.8 -style xilinx -f -lang vhdl -o /home/bspanu/repo/conifer/my_prj/solution1/syn/vhdl/my_prj_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_8 
Execute         gen_rtl decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.8 -style xilinx -f -lang vlog -o /home/bspanu/repo/conifer/my_prj/solution1/syn/verilog/my_prj_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_8 
Execute         syn_report -csynth -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.8 -o /home/bspanu/repo/conifer/my_prj/solution1/syn/report/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_8_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.8 -o /home/bspanu/repo/conifer/my_prj/solution1/syn/report/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_8_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.8 -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_8.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.8 -f -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_8.adb 
Execute         db_write -model decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.8 -bindview -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.8 -p /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_8 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'my_prj' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model my_prj -top_prefix  -sub_prefix my_prj_ -mg_file /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/my_prj.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'my_prj/x_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'my_prj/x_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'my_prj/x_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'my_prj/x_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'my_prj/x_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'my_prj/x_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'my_prj/x_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'my_prj/x_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'my_prj/x_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'my_prj/x_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'my_prj/score_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'my_prj/score_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'my_prj' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'my_prj' pipeline 'my_prj' pipeline type 'function pipeline'
WARNING: [RTGEN 206-101] Port 'my_prj/score_1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'my_prj'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 561.422 MB.
Execute         source /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/my_prj.rtl_wrap.cfg.tcl 
Execute         gen_rtl my_prj -istop -style xilinx -f -lang vhdl -o /home/bspanu/repo/conifer/my_prj/solution1/syn/vhdl/my_prj 
Execute         gen_rtl my_prj -istop -style xilinx -f -lang vlog -o /home/bspanu/repo/conifer/my_prj/solution1/syn/verilog/my_prj 
Execute         syn_report -csynth -model my_prj -o /home/bspanu/repo/conifer/my_prj/solution1/syn/report/my_prj_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model my_prj -o /home/bspanu/repo/conifer/my_prj/solution1/syn/report/my_prj_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model my_prj -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/my_prj.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model my_prj -f -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/my_prj.adb 
Execute         db_write -model my_prj -bindview -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info my_prj -p /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/my_prj 
Execute         export_constraint_db -f -tool general -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/my_prj.constraint.tcl 
Execute         syn_report -designview -model my_prj -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/my_prj.design.xml 
Execute         syn_report -csynthDesign -model my_prj -o /home/bspanu/repo/conifer/my_prj/solution1/syn/report/csynth.rpt -MHOut /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -wcfg -model my_prj -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/my_prj_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model my_prj -o /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/my_prj.protoinst 
Execute         sc_get_clocks my_prj 
Execute         sc_get_portdomain my_prj 
INFO-FLOW: Model list for RTL component generation: {decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.18} {decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.17} {decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.7} {decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.6} {decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.5} {decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.4} {decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.3} {decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.2} {decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.1} {decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >} {decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.16} {decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.15} {decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.14} {decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.13} {decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.12} {decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.11} {decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.10} {decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.9} {decision_function<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0> >.8} my_prj
INFO-FLOW: Handling components in module [decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_18] ... 
Execute         source /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_18.compgen.tcl 
INFO-FLOW: Found component my_prj_sparsemux_33_4_12_1_0.
INFO-FLOW: Append model my_prj_sparsemux_33_4_12_1_0
INFO-FLOW: Handling components in module [decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_17] ... 
Execute         source /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_17.compgen.tcl 
INFO-FLOW: Found component my_prj_sparsemux_33_4_12_1_0_x.
INFO-FLOW: Append model my_prj_sparsemux_33_4_12_1_0_x
INFO-FLOW: Handling components in module [decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_7] ... 
Execute         source /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_7.compgen.tcl 
INFO-FLOW: Found component my_prj_sparsemux_33_4_11_1_0.
INFO-FLOW: Append model my_prj_sparsemux_33_4_11_1_0
INFO-FLOW: Handling components in module [decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_6] ... 
Execute         source /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_6.compgen.tcl 
INFO-FLOW: Found component my_prj_sparsemux_33_4_11_1_0_x.
INFO-FLOW: Append model my_prj_sparsemux_33_4_11_1_0_x
INFO-FLOW: Handling components in module [decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_5] ... 
Execute         source /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_5.compgen.tcl 
INFO-FLOW: Found component my_prj_sparsemux_31_4_12_1_0.
INFO-FLOW: Append model my_prj_sparsemux_31_4_12_1_0
INFO-FLOW: Handling components in module [decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_4] ... 
Execute         source /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_4.compgen.tcl 
INFO-FLOW: Found component my_prj_sparsemux_33_4_11_1_0_x0.
INFO-FLOW: Append model my_prj_sparsemux_33_4_11_1_0_x0
INFO-FLOW: Handling components in module [decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_3] ... 
Execute         source /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_3.compgen.tcl 
INFO-FLOW: Found component my_prj_sparsemux_33_4_11_1_0_x1.
INFO-FLOW: Append model my_prj_sparsemux_33_4_11_1_0_x1
INFO-FLOW: Handling components in module [decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_2] ... 
Execute         source /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_2.compgen.tcl 
INFO-FLOW: Found component my_prj_sparsemux_31_4_11_1_0.
INFO-FLOW: Append model my_prj_sparsemux_31_4_11_1_0
INFO-FLOW: Handling components in module [decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_1] ... 
Execute         source /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_1.compgen.tcl 
INFO-FLOW: Found component my_prj_sparsemux_31_4_11_1_0_x.
INFO-FLOW: Append model my_prj_sparsemux_31_4_11_1_0_x
INFO-FLOW: Handling components in module [decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_s] ... 
Execute         source /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_s.compgen.tcl 
INFO-FLOW: Found component my_prj_sparsemux_27_4_11_1_0.
INFO-FLOW: Append model my_prj_sparsemux_27_4_11_1_0
INFO-FLOW: Handling components in module [decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_16] ... 
Execute         source /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_16.compgen.tcl 
INFO-FLOW: Found component my_prj_sparsemux_25_4_11_1_0.
INFO-FLOW: Append model my_prj_sparsemux_25_4_11_1_0
INFO-FLOW: Handling components in module [decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_15] ... 
Execute         source /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_15.compgen.tcl 
INFO-FLOW: Found component my_prj_sparsemux_33_4_11_1_0_x2.
INFO-FLOW: Append model my_prj_sparsemux_33_4_11_1_0_x2
INFO-FLOW: Handling components in module [decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_14] ... 
Execute         source /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_14.compgen.tcl 
INFO-FLOW: Found component my_prj_sparsemux_29_4_11_1_0.
INFO-FLOW: Append model my_prj_sparsemux_29_4_11_1_0
INFO-FLOW: Handling components in module [decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_13] ... 
Execute         source /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_13.compgen.tcl 
INFO-FLOW: Found component my_prj_sparsemux_33_4_11_1_0_x3.
INFO-FLOW: Append model my_prj_sparsemux_33_4_11_1_0_x3
INFO-FLOW: Handling components in module [decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_12] ... 
Execute         source /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_12.compgen.tcl 
INFO-FLOW: Found component my_prj_sparsemux_31_4_11_1_0_x0.
INFO-FLOW: Append model my_prj_sparsemux_31_4_11_1_0_x0
INFO-FLOW: Handling components in module [decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_11] ... 
Execute         source /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_11.compgen.tcl 
INFO-FLOW: Found component my_prj_sparsemux_19_4_11_1_0.
INFO-FLOW: Append model my_prj_sparsemux_19_4_11_1_0
INFO-FLOW: Handling components in module [decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_10] ... 
Execute         source /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_10.compgen.tcl 
INFO-FLOW: Found component my_prj_sparsemux_31_4_11_1_0_x1.
INFO-FLOW: Append model my_prj_sparsemux_31_4_11_1_0_x1
INFO-FLOW: Handling components in module [decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_9] ... 
Execute         source /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_9.compgen.tcl 
INFO-FLOW: Found component my_prj_sparsemux_25_4_11_1_0_x.
INFO-FLOW: Append model my_prj_sparsemux_25_4_11_1_0_x
INFO-FLOW: Handling components in module [decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_8] ... 
Execute         source /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_8.compgen.tcl 
INFO-FLOW: Found component my_prj_sparsemux_19_4_11_1_0_x.
INFO-FLOW: Append model my_prj_sparsemux_19_4_11_1_0_x
INFO-FLOW: Handling components in module [my_prj] ... 
Execute         source /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/my_prj.compgen.tcl 
INFO-FLOW: Append model decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_18
INFO-FLOW: Append model decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_17
INFO-FLOW: Append model decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_7
INFO-FLOW: Append model decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_6
INFO-FLOW: Append model decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_5
INFO-FLOW: Append model decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_4
INFO-FLOW: Append model decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_3
INFO-FLOW: Append model decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_2
INFO-FLOW: Append model decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_1
INFO-FLOW: Append model decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_s
INFO-FLOW: Append model decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_16
INFO-FLOW: Append model decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_15
INFO-FLOW: Append model decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_14
INFO-FLOW: Append model decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_13
INFO-FLOW: Append model decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_12
INFO-FLOW: Append model decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_11
INFO-FLOW: Append model decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_10
INFO-FLOW: Append model decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_9
INFO-FLOW: Append model decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_8
INFO-FLOW: Append model my_prj
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: my_prj_sparsemux_33_4_12_1_0 my_prj_sparsemux_33_4_12_1_0_x my_prj_sparsemux_33_4_11_1_0 my_prj_sparsemux_33_4_11_1_0_x my_prj_sparsemux_31_4_12_1_0 my_prj_sparsemux_33_4_11_1_0_x0 my_prj_sparsemux_33_4_11_1_0_x1 my_prj_sparsemux_31_4_11_1_0 my_prj_sparsemux_31_4_11_1_0_x my_prj_sparsemux_27_4_11_1_0 my_prj_sparsemux_25_4_11_1_0 my_prj_sparsemux_33_4_11_1_0_x2 my_prj_sparsemux_29_4_11_1_0 my_prj_sparsemux_33_4_11_1_0_x3 my_prj_sparsemux_31_4_11_1_0_x0 my_prj_sparsemux_19_4_11_1_0 my_prj_sparsemux_31_4_11_1_0_x1 my_prj_sparsemux_25_4_11_1_0_x my_prj_sparsemux_19_4_11_1_0_x decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_18 decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_17 decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_7 decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_6 decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_5 decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_4 decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_3 decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_2 decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_1 decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_s decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_16 decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_15 decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_14 decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_13 decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_12 decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_11 decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_10 decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_9 decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_8 my_prj
INFO-FLOW: Generating /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model my_prj_sparsemux_33_4_12_1_0
INFO-FLOW: To file: write model my_prj_sparsemux_33_4_12_1_0_x
INFO-FLOW: To file: write model my_prj_sparsemux_33_4_11_1_0
INFO-FLOW: To file: write model my_prj_sparsemux_33_4_11_1_0_x
INFO-FLOW: To file: write model my_prj_sparsemux_31_4_12_1_0
INFO-FLOW: To file: write model my_prj_sparsemux_33_4_11_1_0_x0
INFO-FLOW: To file: write model my_prj_sparsemux_33_4_11_1_0_x1
INFO-FLOW: To file: write model my_prj_sparsemux_31_4_11_1_0
INFO-FLOW: To file: write model my_prj_sparsemux_31_4_11_1_0_x
INFO-FLOW: To file: write model my_prj_sparsemux_27_4_11_1_0
INFO-FLOW: To file: write model my_prj_sparsemux_25_4_11_1_0
INFO-FLOW: To file: write model my_prj_sparsemux_33_4_11_1_0_x2
INFO-FLOW: To file: write model my_prj_sparsemux_29_4_11_1_0
INFO-FLOW: To file: write model my_prj_sparsemux_33_4_11_1_0_x3
INFO-FLOW: To file: write model my_prj_sparsemux_31_4_11_1_0_x0
INFO-FLOW: To file: write model my_prj_sparsemux_19_4_11_1_0
INFO-FLOW: To file: write model my_prj_sparsemux_31_4_11_1_0_x1
INFO-FLOW: To file: write model my_prj_sparsemux_25_4_11_1_0_x
INFO-FLOW: To file: write model my_prj_sparsemux_19_4_11_1_0_x
INFO-FLOW: To file: write model decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_18
INFO-FLOW: To file: write model decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_17
INFO-FLOW: To file: write model decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_7
INFO-FLOW: To file: write model decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_6
INFO-FLOW: To file: write model decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_5
INFO-FLOW: To file: write model decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_4
INFO-FLOW: To file: write model decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_3
INFO-FLOW: To file: write model decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_2
INFO-FLOW: To file: write model decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_1
INFO-FLOW: To file: write model decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_s
INFO-FLOW: To file: write model decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_16
INFO-FLOW: To file: write model decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_15
INFO-FLOW: To file: write model decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_14
INFO-FLOW: To file: write model decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_13
INFO-FLOW: To file: write model decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_12
INFO-FLOW: To file: write model decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_11
INFO-FLOW: To file: write model decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_10
INFO-FLOW: To file: write model decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_9
INFO-FLOW: To file: write model decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_8
INFO-FLOW: To file: write model my_prj
INFO-FLOW: Generating /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /opt/tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /opt/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/vhdl' dstVlogDir='/home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/vlog' tclDir='/home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db' modelList='my_prj_sparsemux_33_4_12_1_0
my_prj_sparsemux_33_4_12_1_0_x
my_prj_sparsemux_33_4_11_1_0
my_prj_sparsemux_33_4_11_1_0_x
my_prj_sparsemux_31_4_12_1_0
my_prj_sparsemux_33_4_11_1_0_x0
my_prj_sparsemux_33_4_11_1_0_x1
my_prj_sparsemux_31_4_11_1_0
my_prj_sparsemux_31_4_11_1_0_x
my_prj_sparsemux_27_4_11_1_0
my_prj_sparsemux_25_4_11_1_0
my_prj_sparsemux_33_4_11_1_0_x2
my_prj_sparsemux_29_4_11_1_0
my_prj_sparsemux_33_4_11_1_0_x3
my_prj_sparsemux_31_4_11_1_0_x0
my_prj_sparsemux_19_4_11_1_0
my_prj_sparsemux_31_4_11_1_0_x1
my_prj_sparsemux_25_4_11_1_0_x
my_prj_sparsemux_19_4_11_1_0_x
decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_18
decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_17
decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_7
decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_6
decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_5
decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_4
decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_3
decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_2
decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_1
decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_s
decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_16
decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_15
decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_14
decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_13
decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_12
decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_11
decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_10
decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_9
decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_8
my_prj
' expOnly='0'
Execute         source /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_18.compgen.tcl 
Execute         source /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_17.compgen.tcl 
Execute         source /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_7.compgen.tcl 
Execute         source /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_6.compgen.tcl 
Execute         source /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_5.compgen.tcl 
Execute         source /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_4.compgen.tcl 
Execute         source /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_3.compgen.tcl 
Execute         source /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_2.compgen.tcl 
Execute         source /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_1.compgen.tcl 
Execute         source /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_s.compgen.tcl 
Execute         source /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_16.compgen.tcl 
Execute         source /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_15.compgen.tcl 
Execute         source /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_14.compgen.tcl 
Execute         source /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_13.compgen.tcl 
Execute         source /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_12.compgen.tcl 
Execute         source /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_11.compgen.tcl 
Execute         source /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_10.compgen.tcl 
Execute         source /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_9.compgen.tcl 
Execute         source /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_8.compgen.tcl 
Execute         source /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/my_prj.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 562.301 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='my_prj_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_18
INFO-FLOW: No bind nodes found for module_name decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_17
INFO-FLOW: No bind nodes found for module_name decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_7
INFO-FLOW: No bind nodes found for module_name decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_6
INFO-FLOW: No bind nodes found for module_name decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_5
INFO-FLOW: No bind nodes found for module_name decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_4
INFO-FLOW: No bind nodes found for module_name decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_3
INFO-FLOW: No bind nodes found for module_name decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_2
INFO-FLOW: No bind nodes found for module_name decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_1
INFO-FLOW: No bind nodes found for module_name decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_s
INFO-FLOW: No bind nodes found for module_name decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_16
INFO-FLOW: No bind nodes found for module_name decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_15
INFO-FLOW: No bind nodes found for module_name decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_14
INFO-FLOW: No bind nodes found for module_name decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_13
INFO-FLOW: No bind nodes found for module_name decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_12
INFO-FLOW: No bind nodes found for module_name decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_11
INFO-FLOW: No bind nodes found for module_name decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_10
INFO-FLOW: No bind nodes found for module_name decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_9
INFO-FLOW: No bind nodes found for module_name decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_8
INFO-FLOW: Done: create_csynth_xml bind info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/bspanu/repo/conifer/my_prj/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='my_prj_sparsemux_33_4_12_1_0
my_prj_sparsemux_33_4_12_1_0_x
my_prj_sparsemux_33_4_11_1_0
my_prj_sparsemux_33_4_11_1_0_x
my_prj_sparsemux_31_4_12_1_0
my_prj_sparsemux_33_4_11_1_0_x0
my_prj_sparsemux_33_4_11_1_0_x1
my_prj_sparsemux_31_4_11_1_0
my_prj_sparsemux_31_4_11_1_0_x
my_prj_sparsemux_27_4_11_1_0
my_prj_sparsemux_25_4_11_1_0
my_prj_sparsemux_33_4_11_1_0_x2
my_prj_sparsemux_29_4_11_1_0
my_prj_sparsemux_33_4_11_1_0_x3
my_prj_sparsemux_31_4_11_1_0_x0
my_prj_sparsemux_19_4_11_1_0
my_prj_sparsemux_31_4_11_1_0_x1
my_prj_sparsemux_25_4_11_1_0_x
my_prj_sparsemux_19_4_11_1_0_x
decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_18
decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_17
decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_7
decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_6
decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_5
decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_4
decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_3
decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_2
decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_1
decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_s
decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_16
decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_15
decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_14
decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_13
decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_12
decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_11
decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_10
decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_9
decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_8
my_prj
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/top-io-be.tcl 
Execute         source /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/my_prj.tbgen.tcl 
Execute         source /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/my_prj.rtl_wrap.cfg.tcl 
Execute         source /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/my_prj.compgen.dataonly.tcl 
Execute         source /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_18.tbgen.tcl 
Execute         source /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_17.tbgen.tcl 
Execute         source /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_7.tbgen.tcl 
Execute         source /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_6.tbgen.tcl 
Execute         source /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_5.tbgen.tcl 
Execute         source /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_4.tbgen.tcl 
Execute         source /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_3.tbgen.tcl 
Execute         source /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_2.tbgen.tcl 
Execute         source /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_1.tbgen.tcl 
Execute         source /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_s.tbgen.tcl 
Execute         source /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_16.tbgen.tcl 
Execute         source /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_15.tbgen.tcl 
Execute         source /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_14.tbgen.tcl 
Execute         source /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_13.tbgen.tcl 
Execute         source /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_12.tbgen.tcl 
Execute         source /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_11.tbgen.tcl 
Execute         source /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_10.tbgen.tcl 
Execute         source /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_9.tbgen.tcl 
Execute         source /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_8.tbgen.tcl 
Execute         source /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/my_prj.tbgen.tcl 
Execute         source /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/my_prj.constraint.tcl 
Execute         sc_get_clocks my_prj 
Execute         source /home/bspanu/repo/conifer/my_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST my_prj MODULE2INSTS {my_prj my_prj decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_18 grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_18_fu_151 decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_17 grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_17_fu_169 decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_7 grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_7_fu_189 decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_6 grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_6_fu_207 decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_5 grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_5_fu_223 decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_4 grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_4_fu_243 decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_3 grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_3_fu_261 decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_2 grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_2_fu_279 decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_1 grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_1_fu_295 decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_s grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_s_fu_315 decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_16 grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_16_fu_333 decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_15 grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_15_fu_351 decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_14 grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_14_fu_373 decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_13 grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_13_fu_391 decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_12 grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_12_fu_411 decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_11 grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_11_fu_427 decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_10 grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_10_fu_443 decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_9 grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_9_fu_463 decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_8 grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_8_fu_481} INST2MODULE {my_prj my_prj grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_18_fu_151 decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_18 grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_17_fu_169 decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_17 grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_7_fu_189 decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_7 grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_6_fu_207 decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_6 grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_5_fu_223 decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_5 grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_4_fu_243 decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_4 grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_3_fu_261 decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_3 grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_2_fu_279 decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_2 grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_1_fu_295 decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_1 grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_s_fu_315 decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_s grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_16_fu_333 decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_16 grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_15_fu_351 decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_15 grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_14_fu_373 decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_14 grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_13_fu_391 decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_13 grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_12_fu_411 decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_12 grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_11_fu_427 decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_11 grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_10_fu_443 decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_10 grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_9_fu_463 decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_9 grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_8_fu_481 decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_8} INSTDATA {my_prj {DEPTH 1 CHILDREN {grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_18_fu_151 grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_17_fu_169 grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_7_fu_189 grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_6_fu_207 grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_5_fu_223 grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_4_fu_243 grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_3_fu_261 grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_2_fu_279 grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_1_fu_295 grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_s_fu_315 grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_16_fu_333 grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_15_fu_351 grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_14_fu_373 grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_13_fu_391 grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_12_fu_411 grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_11_fu_427 grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_10_fu_443 grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_9_fu_463 grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_8_fu_481}} grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_18_fu_151 {DEPTH 2 CHILDREN {}} grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_17_fu_169 {DEPTH 2 CHILDREN {}} grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_7_fu_189 {DEPTH 2 CHILDREN {}} grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_6_fu_207 {DEPTH 2 CHILDREN {}} grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_5_fu_223 {DEPTH 2 CHILDREN {}} grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_4_fu_243 {DEPTH 2 CHILDREN {}} grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_3_fu_261 {DEPTH 2 CHILDREN {}} grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_2_fu_279 {DEPTH 2 CHILDREN {}} grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_1_fu_295 {DEPTH 2 CHILDREN {}} grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_s_fu_315 {DEPTH 2 CHILDREN {}} grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_16_fu_333 {DEPTH 2 CHILDREN {}} grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_15_fu_351 {DEPTH 2 CHILDREN {}} grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_14_fu_373 {DEPTH 2 CHILDREN {}} grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_13_fu_391 {DEPTH 2 CHILDREN {}} grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_12_fu_411 {DEPTH 2 CHILDREN {}} grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_11_fu_427 {DEPTH 2 CHILDREN {}} grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_10_fu_443 {DEPTH 2 CHILDREN {}} grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_9_fu_463 {DEPTH 2 CHILDREN {}} grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_8_fu_481 {DEPTH 2 CHILDREN {}}} MODULEDATA {my_prj {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_fu_517_p2 SOURCE firmware/BDT.h:36 VARIABLE add_ln36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_1_fu_527_p2 SOURCE firmware/BDT.h:36 VARIABLE add_ln36_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_2_fu_537_p2 SOURCE firmware/BDT.h:36 VARIABLE add_ln36_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_3_fu_588_p2 SOURCE firmware/BDT.h:36 VARIABLE add_ln36_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_4_fu_594_p2 SOURCE firmware/BDT.h:36 VARIABLE add_ln36_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_5_fu_604_p2 SOURCE firmware/BDT.h:36 VARIABLE add_ln36_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_6_fu_657_p2 SOURCE firmware/BDT.h:36 VARIABLE add_ln36_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_7_fu_667_p2 SOURCE firmware/BDT.h:36 VARIABLE add_ln36_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_8_fu_543_p2 SOURCE firmware/BDT.h:36 VARIABLE add_ln36_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_9_fu_610_p2 SOURCE firmware/BDT.h:36 VARIABLE add_ln36_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_10_fu_620_p2 SOURCE firmware/BDT.h:36 VARIABLE add_ln36_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_11_fu_679_p2 SOURCE firmware/BDT.h:36 VARIABLE add_ln36_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_12_fu_626_p2 SOURCE firmware/BDT.h:36 VARIABLE add_ln36_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_13_fu_632_p2 SOURCE firmware/BDT.h:36 VARIABLE add_ln36_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_14_fu_642_p2 SOURCE firmware/BDT.h:36 VARIABLE add_ln36_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_15_fu_695_p2 SOURCE firmware/BDT.h:36 VARIABLE add_ln36_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_16_fu_705_p2 SOURCE firmware/BDT.h:36 VARIABLE add_ln36_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_17_fu_717_p2 SOURCE firmware/BDT.h:36 VARIABLE add_ln36_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_18 {AREA {DSP 0 BRAM 0 URAM 0}} decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_17 {AREA {DSP 0 BRAM 0 URAM 0}} decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_7 {AREA {DSP 0 BRAM 0 URAM 0}} decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_6 {AREA {DSP 0 BRAM 0 URAM 0}} decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_5 {AREA {DSP 0 BRAM 0 URAM 0}} decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_4 {AREA {DSP 0 BRAM 0 URAM 0}} decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_3 {AREA {DSP 0 BRAM 0 URAM 0}} decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_2 {AREA {DSP 0 BRAM 0 URAM 0}} decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_1 {AREA {DSP 0 BRAM 0 URAM 0}} decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_s {AREA {DSP 0 BRAM 0 URAM 0}} decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_16 {AREA {DSP 0 BRAM 0 URAM 0}} decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_15 {AREA {DSP 0 BRAM 0 URAM 0}} decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_14 {AREA {DSP 0 BRAM 0 URAM 0}} decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_13 {AREA {DSP 0 BRAM 0 URAM 0}} decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_12 {AREA {DSP 0 BRAM 0 URAM 0}} decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_11 {AREA {DSP 0 BRAM 0 URAM 0}} decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_10 {AREA {DSP 0 BRAM 0 URAM 0}} decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_9 {AREA {DSP 0 BRAM 0 URAM 0}} decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_8 {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.58 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.61 seconds; current allocated memory: 565.559 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for my_prj.
INFO: [VLOG 209-307] Generating Verilog RTL for my_prj.
Execute         syn_report -model my_prj -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 276.93 MHz
Command       autosyn done; 5.83 sec.
Command     csynth_design done; 29.36 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 22.13 seconds. CPU system time: 3.81 seconds. Elapsed time: 29.36 seconds; current allocated memory: 310.613 MB.
Execute     cleanup_all 
