{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1640101190033 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1640101190033 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 21 15:39:49 2021 " "Processing started: Tue Dec 21 15:39:49 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1640101190033 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640101190033 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off teste -c teste " "Command: quartus_map --read_settings_files=on --write_settings_files=off teste -c teste" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640101190033 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1640101190246 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1640101190246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teste1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file teste1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 teste1 " "Found entity 1: teste1" {  } { { "teste1.bdf" "" { Schematic "C:/Faculdade/ISD/testep/teste1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640101195039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640101195039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teste3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file teste3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 teste3 " "Found entity 1: teste3" {  } { { "teste3.bdf" "" { Schematic "C:/Faculdade/ISD/testep/teste3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640101195040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640101195040 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "teste3 " "Elaborating entity \"teste3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1640101195057 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "i0 teste1 inst \"D\[1..0\]\" " "Width mismatch in port \"i0\" of instance \"inst\" and type teste1 -- source is \"\"D\[1..0\]\"\"" {  } { { "teste3.bdf" "" { Schematic "C:/Faculdade/ISD/testep/teste3.bdf" { { 128 144 224 128 "" "" } { 80 224 320 272 "inst" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640101195058 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "i1 teste1 inst \"D\[3..2\]\" " "Width mismatch in port \"i1\" of instance \"inst\" and type teste1 -- source is \"\"D\[3..2\]\"\"" {  } { { "teste3.bdf" "" { Schematic "C:/Faculdade/ISD/testep/teste3.bdf" { { 152 144 176 152 "" "" } { 144 176 176 152 "" "" } { 144 176 224 144 "" "" } { 80 224 320 272 "inst" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640101195058 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "i2 teste1 inst \"D\[5..4\]\" " "Width mismatch in port \"i2\" of instance \"inst\" and type teste1 -- source is \"\"D\[5..4\]\"\"" {  } { { "teste3.bdf" "" { Schematic "C:/Faculdade/ISD/testep/teste3.bdf" { { 168 144 192 168 "" "" } { 160 192 192 168 "" "" } { 160 192 224 160 "" "" } { 80 224 320 272 "inst" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640101195058 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "i3 teste1 inst \"D\[7..6\]\" " "Width mismatch in port \"i3\" of instance \"inst\" and type teste1 -- source is \"\"D\[7..6\]\"\"" {  } { { "teste3.bdf" "" { Schematic "C:/Faculdade/ISD/testep/teste3.bdf" { { 192 144 200 192 "" "" } { 176 200 200 192 "" "" } { 176 200 224 176 "" "" } { 80 224 320 272 "inst" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640101195058 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "i4 teste1 inst \"D\[9..8\]\" " "Width mismatch in port \"i4\" of instance \"inst\" and type teste1 -- source is \"\"D\[9..8\]\"\"" {  } { { "teste3.bdf" "" { Schematic "C:/Faculdade/ISD/testep/teste3.bdf" { { 208 144 208 208 "" "" } { 192 208 208 208 "" "" } { 192 208 224 192 "" "" } { 80 224 320 272 "inst" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640101195058 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "i5 teste1 inst \"D\[11..10\]\" " "Width mismatch in port \"i5\" of instance \"inst\" and type teste1 -- source is \"\"D\[11..10\]\"\"" {  } { { "teste3.bdf" "" { Schematic "C:/Faculdade/ISD/testep/teste3.bdf" { { 232 144 216 232 "" "" } { 208 216 216 232 "" "" } { 208 216 224 208 "" "" } { 80 224 320 272 "inst" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640101195058 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "i6 teste1 inst \"D\[13..12\]\" " "Width mismatch in port \"i6\" of instance \"inst\" and type teste1 -- source is \"\"D\[13..12\]\"\"" {  } { { "teste3.bdf" "" { Schematic "C:/Faculdade/ISD/testep/teste3.bdf" { { 256 136 192 256 "" "" } { 224 192 192 256 "" "" } { 224 192 224 224 "" "" } { 80 224 320 272 "inst" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640101195058 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "i7 teste1 inst \"D\[15..14\]\" " "Width mismatch in port \"i7\" of instance \"inst\" and type teste1 -- source is \"\"D\[15..14\]\"\"" {  } { { "teste3.bdf" "" { Schematic "C:/Faculdade/ISD/testep/teste3.bdf" { { 280 144 208 280 "" "" } { 240 208 208 280 "" "" } { 240 208 224 240 "" "" } { 80 224 320 272 "inst" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640101195058 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1640101195058 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 9 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 9 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4700 " "Peak virtual memory: 4700 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1640101195098 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Dec 21 15:39:55 2021 " "Processing ended: Tue Dec 21 15:39:55 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1640101195098 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1640101195098 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1640101195098 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1640101195098 ""}
