{
  "name": "ostd::task::scheduler::info::AtomicCpuId::set_if_is_none",
  "span": "ostd/src/task/scheduler/info.rs:39:5: 39:83",
  "mir": "fn ostd::task::scheduler::info::AtomicCpuId::set_if_is_none(_1: &task::scheduler::info::AtomicCpuId, _2: cpu::id::CpuId) -> core::result::Result<(), cpu::id::CpuId> {\n    let mut _0: core::result::Result<(), cpu::id::CpuId>;\n    let mut _3: core::result::Result<(), u32>;\n    let mut _4: core::result::Result<u32, u32>;\n    let mut _5: &core::sync::atomic::AtomicU32;\n    let mut _6: u32;\n    let mut _7: core::sync::atomic::Ordering;\n    let mut _8: core::sync::atomic::Ordering;\n    debug self => _1;\n    debug cpu_id => _2;\n    bb0: {\n        StorageLive(_3);\n        StorageLive(_4);\n        StorageLive(_5);\n        _5 = &((*_1).0: core::sync::atomic::AtomicU32);\n        StorageLive(_6);\n        _6 = <cpu::id::CpuId as core::convert::Into<u32>>::into(_2) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageLive(_7);\n        _7 = core::sync::atomic::Ordering::Relaxed;\n        StorageLive(_8);\n        _8 = core::sync::atomic::Ordering::Relaxed;\n        _4 = core::sync::atomic::AtomicU32::compare_exchange(move _5, task::scheduler::info::AtomicCpuId::NONE, move _6, move _7, move _8) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        StorageDead(_8);\n        StorageDead(_7);\n        StorageDead(_6);\n        StorageDead(_5);\n        _3 = core::result::Result::<u32, u32>::map::<(), {closure@ostd/src/task/scheduler/info.rs:47:18: 47:21}>(move _4, ZeroSized: {closure@ostd/src/task/scheduler/info.rs:47:18: 47:21}) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        StorageDead(_4);\n        _0 = core::result::Result::<(), u32>::map_err::<cpu::id::CpuId, {closure@ostd/src/task/scheduler/info.rs:48:22: 48:28}>(move _3, ZeroSized: {closure@ostd/src/task/scheduler/info.rs:48:22: 48:28}) -> [return: bb4, unwind unreachable];\n    }\n    bb4: {\n        StorageDead(_3);\n        return;\n    }\n}\n"
}