m255
K3
13
cModel Technology
Z0 dC:\Users\User\Desktop\GitHub\integer_divider_LOGICFINAL\simulation\modelsim
Eadder
Z1 w1746888739
Z2 DPx3 std 6 textio 0 22 5>J:;AW>W0[[dW0I6EN1Q0
Z3 DPx4 ieee 14 std_logic_1164 0 22 5=aWaoGZSMWIcH0i^f`XF1
Z4 dC:\Users\User\Desktop\GitHub\integer_divider_LOGICFINAL\simulation\modelsim
Z5 8C:/Users/User/Desktop/GitHub/integer_divider_LOGICFINAL/components/adder.vhd
Z6 FC:/Users/User/Desktop/GitHub/integer_divider_LOGICFINAL/components/adder.vhd
l0
L15
V4DYCEem8@GiL9T]dbhlmb0
Z7 OV;C;10.1d;51
31
Z8 !s108 1746892506.853000
Z9 !s90 -reportprogress|300|-93|-work|work|C:/Users/User/Desktop/GitHub/integer_divider_LOGICFINAL/components/adder.vhd|
Z10 !s107 C:/Users/User/Desktop/GitHub/integer_divider_LOGICFINAL/components/adder.vhd|
Z11 o-93 -work work -O0
Z12 tExplicit 1
!s100 7D6ik_h8<:d?O51bYVnSE0
!i10b 1
Abehavior
R2
R3
DEx4 work 5 adder 0 22 4DYCEem8@GiL9T]dbhlmb0
l42
L26
VL`g?6dmOofE:8QO4ESPzh0
R7
31
R8
R9
R10
R11
R12
!s100 9GM`;=g;6U001S^`:feIc0
!i10b 1
Efull_adder
Z13 w1746888771
Z14 DPx4 ieee 12 vital_timing 0 22 7h8zz2S4HVg:a;2TBMI[j1
Z15 DPx8 synopsys 10 attributes 0 22 J^T`lPA_8_J<l8kQiVE]>2
Z16 DPx4 ieee 14 std_logic_misc 0 22 >dU:RInm^_6_mBJ^<6QGY2
R2
R3
R4
Z17 8C:/Users/User/Desktop/GitHub/integer_divider_LOGICFINAL/components/full_adder.vhd
Z18 FC:/Users/User/Desktop/GitHub/integer_divider_LOGICFINAL/components/full_adder.vhd
l0
L22
V4AM>7Z5nV=MMA9>h1zZYY2
R7
31
Z19 !s108 1746892507.838000
Z20 !s90 -reportprogress|300|-93|-work|work|C:/Users/User/Desktop/GitHub/integer_divider_LOGICFINAL/components/full_adder.vhd|
Z21 !s107 C:/Users/User/Desktop/GitHub/integer_divider_LOGICFINAL/components/full_adder.vhd|
R11
R12
!s100 V9;`PZ7KaSZUYQOAUQUnM1
!i10b 1
Alogicfunc
R14
R15
R16
R2
R3
DEx4 work 10 full_adder 0 22 4AM>7Z5nV=MMA9>h1zZYY2
l55
L54
V8oGH@klOX5@fCYCmnGHL@1
R7
31
R19
R20
R21
R11
R12
!s100 n2anXW0HMi^4bJI;N6cFf1
!i10b 1
Einteger_divider
Z22 w1746889568
Z23 DPx4 work 18 project_components 0 22 5a<M^@zi?449iQLXEKcRi1
R2
R3
R4
Z24 8C:/Users/User/Desktop/GitHub/integer_divider_LOGICFINAL/integer_divider.vhd
Z25 FC:/Users/User/Desktop/GitHub/integer_divider_LOGICFINAL/integer_divider.vhd
l0
L16
VGm=3fmJoV4>R6lBC@g63Y2
R7
31
Z26 !s108 1746892507.891000
Z27 !s90 -reportprogress|300|-93|-work|work|C:/Users/User/Desktop/GitHub/integer_divider_LOGICFINAL/integer_divider.vhd|
Z28 !s107 C:/Users/User/Desktop/GitHub/integer_divider_LOGICFINAL/integer_divider.vhd|
R11
R12
!s100 lM=S=005LAOODUmBUYS2V1
!i10b 1
Abehavior
R23
R2
R3
Z29 DEx4 work 15 integer_divider 0 22 Gm=3fmJoV4>R6lBC@g63Y2
l41
L32
VeKbNc8EI7I>O7nb2I=A3k2
R7
31
R26
R27
R28
R11
R12
!s100 g??6C<CA5jX`o5iaf7BBe2
!i10b 1
Einteger_divider_tb
Z30 w1746892487
Z31 DPx4 ieee 11 numeric_std 0 22 O3PF8EB`?j9=z7KT`fn941
R2
R3
R4
Z32 8C:/Users/User/Desktop/GitHub/integer_divider_LOGICFINAL/integer_divider_tb.vhd
Z33 FC:/Users/User/Desktop/GitHub/integer_divider_LOGICFINAL/integer_divider_tb.vhd
l0
L17
VHR0@[6oD38bYOoA_W>2>A0
!s100 X<PJ7g@fkJKmPdZV1<iZW1
R7
32
!i10b 1
Z34 !s108 1746892511.132000
Z35 !s90 -reportprogress|300|-work|work|C:/Users/User/Desktop/GitHub/integer_divider_LOGICFINAL/integer_divider_tb.vhd|
Z36 !s107 C:/Users/User/Desktop/GitHub/integer_divider_LOGICFINAL/integer_divider_tb.vhd|
Z37 o-work work -O0
R12
Abehavior
R23
R29
R31
R2
R3
DEx4 work 18 integer_divider_tb 0 22 HR0@[6oD38bYOoA_W>2>A0
l44
L21
VXU3TUP;?aPWmin4OIE8Lb2
!s100 FU4:[^Xbo4TJ_[=GOS:Lh0
R7
32
!i10b 1
R34
R35
R36
R37
R12
Einverter
Z38 w1746888746
R2
R3
R4
Z39 8C:/Users/User/Desktop/GitHub/integer_divider_LOGICFINAL/components/inverter.vhd
Z40 FC:/Users/User/Desktop/GitHub/integer_divider_LOGICFINAL/components/inverter.vhd
l0
L17
VhEF=2>cgPQJPGWh:JEY6E0
R7
31
Z41 !s108 1746892507.634000
Z42 !s90 -reportprogress|300|-93|-work|work|C:/Users/User/Desktop/GitHub/integer_divider_LOGICFINAL/components/inverter.vhd|
Z43 !s107 C:/Users/User/Desktop/GitHub/integer_divider_LOGICFINAL/components/inverter.vhd|
R11
R12
!s100 Z]Ta_53<bAnzk1QnZU`oN3
!i10b 1
Abehavior
R2
R3
DEx4 work 8 inverter 0 22 hEF=2>cgPQJPGWh:JEY6E0
l29
L28
VRfE]RQ7K6c:N<SFS]GTDc3
R7
31
R41
R42
R43
R11
R12
!s100 @h=j>NIfA;hkdXiS11l:43
!i10b 1
Eis_zero
Z44 w1746888753
R15
R16
R2
R3
R4
Z45 8C:/Users/User/Desktop/GitHub/integer_divider_LOGICFINAL/components/is_zero.vhd
Z46 FC:/Users/User/Desktop/GitHub/integer_divider_LOGICFINAL/components/is_zero.vhd
l0
L18
V2IRR6lWW3dW2lhM6kCTV<0
R7
31
Z47 !s108 1746892507.685000
Z48 !s90 -reportprogress|300|-93|-work|work|C:/Users/User/Desktop/GitHub/integer_divider_LOGICFINAL/components/is_zero.vhd|
Z49 !s107 C:/Users/User/Desktop/GitHub/integer_divider_LOGICFINAL/components/is_zero.vhd|
R11
R12
!s100 ml@BbMCkSg@mP<z_4[hgl3
!i10b 1
Abehavior
R15
R16
R2
R3
DEx4 work 7 is_zero 0 22 2IRR6lWW3dW2lhM6kCTV<0
l31
L30
VL<7o^^XS2Y<DXlDK1d^On1
R7
31
R47
R48
R49
R11
R12
!s100 NMO:=Ld?[^=YDlYWhIhJ]1
!i10b 1
Emux
Z50 w1746888759
R2
R3
R4
Z51 8C:/Users/User/Desktop/GitHub/integer_divider_LOGICFINAL/components/mux.vhd
Z52 FC:/Users/User/Desktop/GitHub/integer_divider_LOGICFINAL/components/mux.vhd
l0
L17
VjE5J=:@8_C2>SE3akOdIK0
R7
31
Z53 !s108 1746892507.741000
Z54 !s90 -reportprogress|300|-93|-work|work|C:/Users/User/Desktop/GitHub/integer_divider_LOGICFINAL/components/mux.vhd|
Z55 !s107 C:/Users/User/Desktop/GitHub/integer_divider_LOGICFINAL/components/mux.vhd|
R11
R12
!s100 O=>j<?QPVT57iT4dYV^J`2
!i10b 1
Abehavior
R2
R3
DEx4 work 3 mux 0 22 jE5J=:@8_C2>SE3akOdIK0
l31
L30
VJDl^H0[82VGmD^BCG]i;n0
R7
31
R53
R54
R55
R11
R12
!s100 IS8e2il03EZalE2OgXJP>2
!i10b 1
Pproject_components
R2
R3
w1746888719
R4
8C:/Users/User/Desktop/GitHub/integer_divider_LOGICFINAL/project_components.vhd
FC:/Users/User/Desktop/GitHub/integer_divider_LOGICFINAL/project_components.vhd
l0
L14
V5a<M^@zi?449iQLXEKcRi1
R7
31
R11
R12
!s100 Y4>QJUUzmUP4o>:;AnTVb1
!i10b 1
!s108 1746892506.811000
!s90 -reportprogress|300|-93|-work|work|C:/Users/User/Desktop/GitHub/integer_divider_LOGICFINAL/project_components.vhd|
!s107 C:/Users/User/Desktop/GitHub/integer_divider_LOGICFINAL/project_components.vhd|
Eregn
Z56 w1746888766
R2
R3
R4
Z57 8C:/Users/User/Desktop/GitHub/integer_divider_LOGICFINAL/components/register.vhd
Z58 FC:/Users/User/Desktop/GitHub/integer_divider_LOGICFINAL/components/register.vhd
l0
L16
VIAJSoHL7J9>a]jm11edHz3
R7
31
Z59 !s108 1746892507.792000
Z60 !s90 -reportprogress|300|-93|-work|work|C:/Users/User/Desktop/GitHub/integer_divider_LOGICFINAL/components/register.vhd|
Z61 !s107 C:/Users/User/Desktop/GitHub/integer_divider_LOGICFINAL/components/register.vhd|
R11
R12
!s100 6OjG2JTgzMQ^ZB?lS5WYA3
!i10b 1
Abehavior
R2
R3
DEx4 work 4 regn 0 22 IAJSoHL7J9>a]jm11edHz3
l31
L30
V36Jf@W92gR=S5[a=X:I5e1
R7
31
R59
R60
R61
R11
R12
!s100 g;D]M0a=QZUjgM_O_FP[L1
!i10b 1
