
N64_controller_iter_4_MSS_MSS_CM3_0_app:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .init         00000470  00000000  60000000  00008000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .text         00008680  00000470  60000470  00008470  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .ARM.exidx    00000008  20000000  60008af0  00018000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .data         00000520  20000008  60008af8  00018008  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .bss          00000098  20000528  60009018  00018528  2**2
                  ALLOC
  5 .comment      000000ac  00000000  00000000  00018528  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 000000d0  00000000  00000000  000185d4  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_pubnames 00000510  00000000  00000000  000186a4  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   00003d32  00000000  00000000  00018bb4  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 000008a2  00000000  00000000  0001c8e6  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   000012f6  00000000  00000000  0001d188  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  00001144  00000000  00000000  0001e480  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    00001a29  00000000  00000000  0001f5c4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00000ec9  00000000  00000000  00020fed  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macinfo 0001fb67  00000000  00000000  00021eb6  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .ARM.attributes 00000025  00000000  00000000  00041a1d  2**0
                  CONTENTS, READONLY
 16 .debug_ranges 00000080  00000000  00000000  00041a42  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .init:

00000000 <__vector_table_vma_base_address>:
   0:	20010000 	.word	0x20010000
   4:	00000299 	.word	0x00000299
   8:	00000309 	.word	0x00000309
   c:	0000030b 	.word	0x0000030b
  10:	0000030d 	.word	0x0000030d
  14:	0000030f 	.word	0x0000030f
  18:	00000311 	.word	0x00000311
	...
  2c:	00000313 	.word	0x00000313
  30:	00000315 	.word	0x00000315
  34:	00000000 	.word	0x00000000
  38:	00000317 	.word	0x00000317
  3c:	00000319 	.word	0x00000319
  40:	0000031b 	.word	0x0000031b
  44:	0000031d 	.word	0x0000031d
  48:	0000031f 	.word	0x0000031f
  4c:	00000321 	.word	0x00000321
  50:	00000323 	.word	0x00000323
  54:	00000325 	.word	0x00000325
  58:	00000327 	.word	0x00000327
  5c:	00000329 	.word	0x00000329
  60:	0000032b 	.word	0x0000032b
  64:	0000032d 	.word	0x0000032d
  68:	00001719 	.word	0x00001719
  6c:	00001749 	.word	0x00001749
  70:	00000333 	.word	0x00000333
  74:	00000335 	.word	0x00000335
  78:	00000337 	.word	0x00000337
  7c:	00000339 	.word	0x00000339
  80:	0000033b 	.word	0x0000033b
  84:	0000033d 	.word	0x0000033d
  88:	0000033f 	.word	0x0000033f
  8c:	00000341 	.word	0x00000341
  90:	00000343 	.word	0x00000343
  94:	00000345 	.word	0x00000345
  98:	00000347 	.word	0x00000347
  9c:	00000349 	.word	0x00000349
  a0:	0000034b 	.word	0x0000034b
	...
  bc:	0000034d 	.word	0x0000034d
  c0:	0000034f 	.word	0x0000034f
  c4:	00000351 	.word	0x00000351
  c8:	00000353 	.word	0x00000353
  cc:	00000355 	.word	0x00000355
  d0:	00000357 	.word	0x00000357
  d4:	00000359 	.word	0x00000359
  d8:	0000035b 	.word	0x0000035b
  dc:	0000035d 	.word	0x0000035d
  e0:	0000035f 	.word	0x0000035f
  e4:	00000361 	.word	0x00000361
  e8:	00000363 	.word	0x00000363
  ec:	00000365 	.word	0x00000365
  f0:	00000367 	.word	0x00000367
  f4:	00000369 	.word	0x00000369
  f8:	0000036b 	.word	0x0000036b
  fc:	0000036d 	.word	0x0000036d
 100:	0000036f 	.word	0x0000036f
 104:	00000371 	.word	0x00000371
 108:	00000373 	.word	0x00000373
 10c:	00000375 	.word	0x00000375
 110:	00000377 	.word	0x00000377
 114:	00000379 	.word	0x00000379
 118:	0000037b 	.word	0x0000037b
 11c:	0000037d 	.word	0x0000037d
 120:	0000037f 	.word	0x0000037f
 124:	00000381 	.word	0x00000381
 128:	00000383 	.word	0x00000383
 12c:	00000385 	.word	0x00000385
 130:	00000387 	.word	0x00000387
 134:	00000389 	.word	0x00000389
 138:	0000038b 	.word	0x0000038b
 13c:	0000038d 	.word	0x0000038d
 140:	0000038f 	.word	0x0000038f
 144:	00000391 	.word	0x00000391
 148:	00000393 	.word	0x00000393
 14c:	00000395 	.word	0x00000395
 150:	00000397 	.word	0x00000397
 154:	00000399 	.word	0x00000399
 158:	0000039b 	.word	0x0000039b
 15c:	0000039d 	.word	0x0000039d
 160:	0000039f 	.word	0x0000039f
 164:	000003a1 	.word	0x000003a1
 168:	000003a3 	.word	0x000003a3
 16c:	000003a5 	.word	0x000003a5
 170:	000003a7 	.word	0x000003a7
 174:	000003a9 	.word	0x000003a9
 178:	000003ab 	.word	0x000003ab
 17c:	000003ad 	.word	0x000003ad
 180:	000003af 	.word	0x000003af
 184:	000003b1 	.word	0x000003b1
 188:	000003b3 	.word	0x000003b3
 18c:	000003b5 	.word	0x000003b5
 190:	000003b7 	.word	0x000003b7
 194:	000003b9 	.word	0x000003b9
 198:	000003bb 	.word	0x000003bb
 19c:	000003bd 	.word	0x000003bd
 1a0:	000003bf 	.word	0x000003bf
 1a4:	000003c1 	.word	0x000003c1
 1a8:	000003c3 	.word	0x000003c3
 1ac:	000003c5 	.word	0x000003c5
 1b0:	000003c7 	.word	0x000003c7
 1b4:	000003c9 	.word	0x000003c9
 1b8:	000003cb 	.word	0x000003cb
 1bc:	000003cd 	.word	0x000003cd
 1c0:	000003cf 	.word	0x000003cf
 1c4:	000003d1 	.word	0x000003d1
 1c8:	000003d3 	.word	0x000003d3
 1cc:	000003d5 	.word	0x000003d5
 1d0:	000003d7 	.word	0x000003d7
 1d4:	000003d9 	.word	0x000003d9
 1d8:	000003db 	.word	0x000003db
 1dc:	000003dd 	.word	0x000003dd
 1e0:	000003df 	.word	0x000003df
 1e4:	000003e1 	.word	0x000003e1
 1e8:	000003e3 	.word	0x000003e3
 1ec:	000003e5 	.word	0x000003e5
 1f0:	000003e7 	.word	0x000003e7
 1f4:	000003e9 	.word	0x000003e9
 1f8:	000003eb 	.word	0x000003eb
 1fc:	000003ed 	.word	0x000003ed
 200:	000003ef 	.word	0x000003ef
 204:	000003f1 	.word	0x000003f1
 208:	000003f3 	.word	0x000003f3
 20c:	000003f5 	.word	0x000003f5
 210:	000003f7 	.word	0x000003f7
 214:	000003f9 	.word	0x000003f9
 218:	000003fb 	.word	0x000003fb
 21c:	000003fd 	.word	0x000003fd
 220:	000003ff 	.word	0x000003ff
 224:	00000401 	.word	0x00000401
 228:	00000403 	.word	0x00000403
 22c:	00000405 	.word	0x00000405
 230:	00000407 	.word	0x00000407
 234:	00000409 	.word	0x00000409
 238:	0000040b 	.word	0x0000040b
 23c:	0000040d 	.word	0x0000040d
 240:	0000040f 	.word	0x0000040f
 244:	00000411 	.word	0x00000411
 248:	00000413 	.word	0x00000413
 24c:	00000415 	.word	0x00000415
 250:	00000417 	.word	0x00000417
 254:	00000419 	.word	0x00000419
 258:	0000041b 	.word	0x0000041b
 25c:	0000041d 	.word	0x0000041d
 260:	0000041f 	.word	0x0000041f
 264:	00000421 	.word	0x00000421
 268:	00000423 	.word	0x00000423
 26c:	00000425 	.word	0x00000425
 270:	00000427 	.word	0x00000427
 274:	00000429 	.word	0x00000429
 278:	0000042b 	.word	0x0000042b
 27c:	0000042d 	.word	0x0000042d
 280:	0000042f 	.word	0x0000042f
 284:	00000431 	.word	0x00000431
 288:	00000433 	.word	0x00000433
 28c:	00000435 	.word	0x00000435
 290:	00000437 	.word	0x00000437
 294:	00000439 	.word	0x00000439

00000298 <Reset_Handler>:
 298:	4868      	ldr	r0, [pc, #416]	; (43c <ACE_PPE_Flag31_IRQHandler+0x4>)
 29a:	4780      	blx	r0
 29c:	4868      	ldr	r0, [pc, #416]	; (440 <ACE_PPE_Flag31_IRQHandler+0x8>)
 29e:	2800      	cmp	r0, #0
 2a0:	d10b      	bne.n	2ba <copy_data>
 2a2:	4868      	ldr	r0, [pc, #416]	; (444 <ACE_PPE_Flag31_IRQHandler+0xc>)
 2a4:	4968      	ldr	r1, [pc, #416]	; (448 <ACE_PPE_Flag31_IRQHandler+0x10>)
 2a6:	4a69      	ldr	r2, [pc, #420]	; (44c <ACE_PPE_Flag31_IRQHandler+0x14>)
 2a8:	4288      	cmp	r0, r1
 2aa:	d006      	beq.n	2ba <copy_data>

000002ac <copy_code_loop>:
 2ac:	4291      	cmp	r1, r2
 2ae:	bf1c      	itt	ne
 2b0:	f850 3b04 	ldrne.w	r3, [r0], #4
 2b4:	f841 3b04 	strne.w	r3, [r1], #4
 2b8:	d1f8      	bne.n	2ac <copy_code_loop>

000002ba <copy_data>:
 2ba:	4865      	ldr	r0, [pc, #404]	; (450 <ACE_PPE_Flag31_IRQHandler+0x18>)
 2bc:	4965      	ldr	r1, [pc, #404]	; (454 <ACE_PPE_Flag31_IRQHandler+0x1c>)
 2be:	4a66      	ldr	r2, [pc, #408]	; (458 <ACE_PPE_Flag31_IRQHandler+0x20>)
 2c0:	4288      	cmp	r0, r1
 2c2:	d006      	beq.n	2d2 <clear_bss>

000002c4 <copy_data_loop>:
 2c4:	4291      	cmp	r1, r2
 2c6:	bf1c      	itt	ne
 2c8:	f850 3b04 	ldrne.w	r3, [r0], #4
 2cc:	f841 3b04 	strne.w	r3, [r1], #4
 2d0:	d1f8      	bne.n	2c4 <copy_data_loop>

000002d2 <clear_bss>:
 2d2:	4862      	ldr	r0, [pc, #392]	; (45c <ACE_PPE_Flag31_IRQHandler+0x24>)
 2d4:	4962      	ldr	r1, [pc, #392]	; (460 <ACE_PPE_Flag31_IRQHandler+0x28>)
 2d6:	4a63      	ldr	r2, [pc, #396]	; (464 <ACE_PPE_Flag31_IRQHandler+0x2c>)

000002d8 <clear_bss_loop>:
 2d8:	4291      	cmp	r1, r2
 2da:	bf18      	it	ne
 2dc:	f841 0b04 	strne.w	r0, [r1], #4
 2e0:	d1fa      	bne.n	2d8 <clear_bss_loop>
	...

000002f0 <call_glob_ctor>:
 2f0:	f8df 0174 	ldr.w	r0, [pc, #372]	; 468 <ACE_PPE_Flag31_IRQHandler+0x30>
 2f4:	f20f 0e03 	addw	lr, pc, #3
 2f8:	4700      	bx	r0

000002fa <branch_to_main>:
 2fa:	f04f 0000 	mov.w	r0, #0
 2fe:	f04f 0100 	mov.w	r1, #0
 302:	f8df f168 	ldr.w	pc, [pc, #360]	; 46c <ACE_PPE_Flag31_IRQHandler+0x34>

00000306 <ExitLoop>:
 306:	e7fe      	b.n	306 <ExitLoop>

00000308 <NMI_Handler>:
 308:	e7fe      	b.n	308 <NMI_Handler>

0000030a <HardFault_Handler>:
 30a:	e7fe      	b.n	30a <HardFault_Handler>

0000030c <MemManage_Handler>:
 30c:	e7fe      	b.n	30c <MemManage_Handler>

0000030e <BusFault_Handler>:
 30e:	e7fe      	b.n	30e <BusFault_Handler>

00000310 <UsageFault_Handler>:
 310:	e7fe      	b.n	310 <UsageFault_Handler>

00000312 <SVC_Handler>:
 312:	e7fe      	b.n	312 <SVC_Handler>

00000314 <DebugMon_Handler>:
 314:	e7fe      	b.n	314 <DebugMon_Handler>

00000316 <PendSV_Handler>:
 316:	e7fe      	b.n	316 <PendSV_Handler>

00000318 <SysTick_Handler>:
 318:	e7fe      	b.n	318 <SysTick_Handler>

0000031a <WdogWakeup_IRQHandler>:
 31a:	e7fe      	b.n	31a <WdogWakeup_IRQHandler>

0000031c <BrownOut_1_5V_IRQHandler>:
 31c:	e7fe      	b.n	31c <BrownOut_1_5V_IRQHandler>

0000031e <BrownOut_3_3V_IRQHandler>:
 31e:	e7fe      	b.n	31e <BrownOut_3_3V_IRQHandler>

00000320 <RTC_Match_IRQHandler>:
 320:	e7fe      	b.n	320 <RTC_Match_IRQHandler>

00000322 <RTCIF_Pub_IRQHandler>:
 322:	e7fe      	b.n	322 <RTCIF_Pub_IRQHandler>

00000324 <EthernetMAC_IRQHandler>:
 324:	e7fe      	b.n	324 <EthernetMAC_IRQHandler>

00000326 <IAP_IRQHandler>:
 326:	e7fe      	b.n	326 <IAP_IRQHandler>

00000328 <ENVM0_IRQHandler>:
 328:	e7fe      	b.n	328 <ENVM0_IRQHandler>

0000032a <ENVM1_IRQHandler>:
 32a:	e7fe      	b.n	32a <ENVM1_IRQHandler>

0000032c <DMA_IRQHandler>:
 32c:	e7fe      	b.n	32c <DMA_IRQHandler>
 32e:	e7fe      	b.n	32e <DMA_IRQHandler+0x2>
 330:	e7fe      	b.n	330 <DMA_IRQHandler+0x4>

00000332 <SPI0_IRQHandler>:
 332:	e7fe      	b.n	332 <SPI0_IRQHandler>

00000334 <SPI1_IRQHandler>:
 334:	e7fe      	b.n	334 <SPI1_IRQHandler>

00000336 <I2C0_IRQHandler>:
 336:	e7fe      	b.n	336 <I2C0_IRQHandler>

00000338 <I2C0_SMBAlert_IRQHandler>:
 338:	e7fe      	b.n	338 <I2C0_SMBAlert_IRQHandler>

0000033a <I2C0_SMBus_IRQHandler>:
 33a:	e7fe      	b.n	33a <I2C0_SMBus_IRQHandler>

0000033c <I2C1_IRQHandler>:
 33c:	e7fe      	b.n	33c <I2C1_IRQHandler>

0000033e <I2C1_SMBAlert_IRQHandler>:
 33e:	e7fe      	b.n	33e <I2C1_SMBAlert_IRQHandler>

00000340 <I2C1_SMBus_IRQHandler>:
 340:	e7fe      	b.n	340 <I2C1_SMBus_IRQHandler>

00000342 <Timer1_IRQHandler>:
 342:	e7fe      	b.n	342 <Timer1_IRQHandler>

00000344 <Timer2_IRQHandler>:
 344:	e7fe      	b.n	344 <Timer2_IRQHandler>

00000346 <PLL_Lock_IRQHandler>:
 346:	e7fe      	b.n	346 <PLL_Lock_IRQHandler>

00000348 <PLL_LockLost_IRQHandler>:
 348:	e7fe      	b.n	348 <PLL_LockLost_IRQHandler>

0000034a <CommError_IRQHandler>:
 34a:	e7fe      	b.n	34a <CommError_IRQHandler>

0000034c <Fabric_IRQHandler>:
 34c:	e7fe      	b.n	34c <Fabric_IRQHandler>

0000034e <GPIO0_IRQHandler>:
 34e:	e7fe      	b.n	34e <GPIO0_IRQHandler>

00000350 <GPIO1_IRQHandler>:
 350:	e7fe      	b.n	350 <GPIO1_IRQHandler>

00000352 <GPIO2_IRQHandler>:
 352:	e7fe      	b.n	352 <GPIO2_IRQHandler>

00000354 <GPIO3_IRQHandler>:
 354:	e7fe      	b.n	354 <GPIO3_IRQHandler>

00000356 <GPIO4_IRQHandler>:
 356:	e7fe      	b.n	356 <GPIO4_IRQHandler>

00000358 <GPIO5_IRQHandler>:
 358:	e7fe      	b.n	358 <GPIO5_IRQHandler>

0000035a <GPIO6_IRQHandler>:
 35a:	e7fe      	b.n	35a <GPIO6_IRQHandler>

0000035c <GPIO7_IRQHandler>:
 35c:	e7fe      	b.n	35c <GPIO7_IRQHandler>

0000035e <GPIO8_IRQHandler>:
 35e:	e7fe      	b.n	35e <GPIO8_IRQHandler>

00000360 <GPIO9_IRQHandler>:
 360:	e7fe      	b.n	360 <GPIO9_IRQHandler>

00000362 <GPIO10_IRQHandler>:
 362:	e7fe      	b.n	362 <GPIO10_IRQHandler>

00000364 <GPIO11_IRQHandler>:
 364:	e7fe      	b.n	364 <GPIO11_IRQHandler>

00000366 <GPIO12_IRQHandler>:
 366:	e7fe      	b.n	366 <GPIO12_IRQHandler>

00000368 <GPIO13_IRQHandler>:
 368:	e7fe      	b.n	368 <GPIO13_IRQHandler>

0000036a <GPIO14_IRQHandler>:
 36a:	e7fe      	b.n	36a <GPIO14_IRQHandler>

0000036c <GPIO15_IRQHandler>:
 36c:	e7fe      	b.n	36c <GPIO15_IRQHandler>

0000036e <GPIO16_IRQHandler>:
 36e:	e7fe      	b.n	36e <GPIO16_IRQHandler>

00000370 <GPIO17_IRQHandler>:
 370:	e7fe      	b.n	370 <GPIO17_IRQHandler>

00000372 <GPIO18_IRQHandler>:
 372:	e7fe      	b.n	372 <GPIO18_IRQHandler>

00000374 <GPIO19_IRQHandler>:
 374:	e7fe      	b.n	374 <GPIO19_IRQHandler>

00000376 <GPIO20_IRQHandler>:
 376:	e7fe      	b.n	376 <GPIO20_IRQHandler>

00000378 <GPIO21_IRQHandler>:
 378:	e7fe      	b.n	378 <GPIO21_IRQHandler>

0000037a <GPIO22_IRQHandler>:
 37a:	e7fe      	b.n	37a <GPIO22_IRQHandler>

0000037c <GPIO23_IRQHandler>:
 37c:	e7fe      	b.n	37c <GPIO23_IRQHandler>

0000037e <GPIO24_IRQHandler>:
 37e:	e7fe      	b.n	37e <GPIO24_IRQHandler>

00000380 <GPIO25_IRQHandler>:
 380:	e7fe      	b.n	380 <GPIO25_IRQHandler>

00000382 <GPIO26_IRQHandler>:
 382:	e7fe      	b.n	382 <GPIO26_IRQHandler>

00000384 <GPIO27_IRQHandler>:
 384:	e7fe      	b.n	384 <GPIO27_IRQHandler>

00000386 <GPIO28_IRQHandler>:
 386:	e7fe      	b.n	386 <GPIO28_IRQHandler>

00000388 <GPIO29_IRQHandler>:
 388:	e7fe      	b.n	388 <GPIO29_IRQHandler>

0000038a <GPIO30_IRQHandler>:
 38a:	e7fe      	b.n	38a <GPIO30_IRQHandler>

0000038c <GPIO31_IRQHandler>:
 38c:	e7fe      	b.n	38c <GPIO31_IRQHandler>

0000038e <ACE_PC0_Flag0_IRQHandler>:
 38e:	e7fe      	b.n	38e <ACE_PC0_Flag0_IRQHandler>

00000390 <ACE_PC0_Flag1_IRQHandler>:
 390:	e7fe      	b.n	390 <ACE_PC0_Flag1_IRQHandler>

00000392 <ACE_PC0_Flag2_IRQHandler>:
 392:	e7fe      	b.n	392 <ACE_PC0_Flag2_IRQHandler>

00000394 <ACE_PC0_Flag3_IRQHandler>:
 394:	e7fe      	b.n	394 <ACE_PC0_Flag3_IRQHandler>

00000396 <ACE_PC1_Flag0_IRQHandler>:
 396:	e7fe      	b.n	396 <ACE_PC1_Flag0_IRQHandler>

00000398 <ACE_PC1_Flag1_IRQHandler>:
 398:	e7fe      	b.n	398 <ACE_PC1_Flag1_IRQHandler>

0000039a <ACE_PC1_Flag2_IRQHandler>:
 39a:	e7fe      	b.n	39a <ACE_PC1_Flag2_IRQHandler>

0000039c <ACE_PC1_Flag3_IRQHandler>:
 39c:	e7fe      	b.n	39c <ACE_PC1_Flag3_IRQHandler>

0000039e <ACE_PC2_Flag0_IRQHandler>:
 39e:	e7fe      	b.n	39e <ACE_PC2_Flag0_IRQHandler>

000003a0 <ACE_PC2_Flag1_IRQHandler>:
 3a0:	e7fe      	b.n	3a0 <ACE_PC2_Flag1_IRQHandler>

000003a2 <ACE_PC2_Flag2_IRQHandler>:
 3a2:	e7fe      	b.n	3a2 <ACE_PC2_Flag2_IRQHandler>

000003a4 <ACE_PC2_Flag3_IRQHandler>:
 3a4:	e7fe      	b.n	3a4 <ACE_PC2_Flag3_IRQHandler>

000003a6 <ACE_ADC0_DataValid_IRQHandler>:
 3a6:	e7fe      	b.n	3a6 <ACE_ADC0_DataValid_IRQHandler>

000003a8 <ACE_ADC1_DataValid_IRQHandler>:
 3a8:	e7fe      	b.n	3a8 <ACE_ADC1_DataValid_IRQHandler>

000003aa <ACE_ADC2_DataValid_IRQHandler>:
 3aa:	e7fe      	b.n	3aa <ACE_ADC2_DataValid_IRQHandler>

000003ac <ACE_ADC0_CalDone_IRQHandler>:
 3ac:	e7fe      	b.n	3ac <ACE_ADC0_CalDone_IRQHandler>

000003ae <ACE_ADC1_CalDone_IRQHandler>:
 3ae:	e7fe      	b.n	3ae <ACE_ADC1_CalDone_IRQHandler>

000003b0 <ACE_ADC2_CalDone_IRQHandler>:
 3b0:	e7fe      	b.n	3b0 <ACE_ADC2_CalDone_IRQHandler>

000003b2 <ACE_ADC0_CalStart_IRQHandler>:
 3b2:	e7fe      	b.n	3b2 <ACE_ADC0_CalStart_IRQHandler>

000003b4 <ACE_ADC1_CalStart_IRQHandler>:
 3b4:	e7fe      	b.n	3b4 <ACE_ADC1_CalStart_IRQHandler>

000003b6 <ACE_ADC2_CalStart_IRQHandler>:
 3b6:	e7fe      	b.n	3b6 <ACE_ADC2_CalStart_IRQHandler>

000003b8 <ACE_Comp0_Fall_IRQHandler>:
 3b8:	e7fe      	b.n	3b8 <ACE_Comp0_Fall_IRQHandler>

000003ba <ACE_Comp1_Fall_IRQHandler>:
 3ba:	e7fe      	b.n	3ba <ACE_Comp1_Fall_IRQHandler>

000003bc <ACE_Comp2_Fall_IRQHandler>:
 3bc:	e7fe      	b.n	3bc <ACE_Comp2_Fall_IRQHandler>

000003be <ACE_Comp3_Fall_IRQHandler>:
 3be:	e7fe      	b.n	3be <ACE_Comp3_Fall_IRQHandler>

000003c0 <ACE_Comp4_Fall_IRQHandler>:
 3c0:	e7fe      	b.n	3c0 <ACE_Comp4_Fall_IRQHandler>

000003c2 <ACE_Comp5_Fall_IRQHandler>:
 3c2:	e7fe      	b.n	3c2 <ACE_Comp5_Fall_IRQHandler>

000003c4 <ACE_Comp6_Fall_IRQHandler>:
 3c4:	e7fe      	b.n	3c4 <ACE_Comp6_Fall_IRQHandler>

000003c6 <ACE_Comp7_Fall_IRQHandler>:
 3c6:	e7fe      	b.n	3c6 <ACE_Comp7_Fall_IRQHandler>

000003c8 <ACE_Comp8_Fall_IRQHandler>:
 3c8:	e7fe      	b.n	3c8 <ACE_Comp8_Fall_IRQHandler>

000003ca <ACE_Comp9_Fall_IRQHandler>:
 3ca:	e7fe      	b.n	3ca <ACE_Comp9_Fall_IRQHandler>

000003cc <ACE_Comp10_Fall_IRQHandler>:
 3cc:	e7fe      	b.n	3cc <ACE_Comp10_Fall_IRQHandler>

000003ce <ACE_Comp11_Fall_IRQHandler>:
 3ce:	e7fe      	b.n	3ce <ACE_Comp11_Fall_IRQHandler>

000003d0 <ACE_Comp0_Rise_IRQHandler>:
 3d0:	e7fe      	b.n	3d0 <ACE_Comp0_Rise_IRQHandler>

000003d2 <ACE_Comp1_Rise_IRQHandler>:
 3d2:	e7fe      	b.n	3d2 <ACE_Comp1_Rise_IRQHandler>

000003d4 <ACE_Comp2_Rise_IRQHandler>:
 3d4:	e7fe      	b.n	3d4 <ACE_Comp2_Rise_IRQHandler>

000003d6 <ACE_Comp3_Rise_IRQHandler>:
 3d6:	e7fe      	b.n	3d6 <ACE_Comp3_Rise_IRQHandler>

000003d8 <ACE_Comp4_Rise_IRQHandler>:
 3d8:	e7fe      	b.n	3d8 <ACE_Comp4_Rise_IRQHandler>

000003da <ACE_Comp5_Rise_IRQHandler>:
 3da:	e7fe      	b.n	3da <ACE_Comp5_Rise_IRQHandler>

000003dc <ACE_Comp6_Rise_IRQHandler>:
 3dc:	e7fe      	b.n	3dc <ACE_Comp6_Rise_IRQHandler>

000003de <ACE_Comp7_Rise_IRQHandler>:
 3de:	e7fe      	b.n	3de <ACE_Comp7_Rise_IRQHandler>

000003e0 <ACE_Comp8_Rise_IRQHandler>:
 3e0:	e7fe      	b.n	3e0 <ACE_Comp8_Rise_IRQHandler>

000003e2 <ACE_Comp9_Rise_IRQHandler>:
 3e2:	e7fe      	b.n	3e2 <ACE_Comp9_Rise_IRQHandler>

000003e4 <ACE_Comp10_Rise_IRQHandler>:
 3e4:	e7fe      	b.n	3e4 <ACE_Comp10_Rise_IRQHandler>

000003e6 <ACE_Comp11_Rise_IRQHandler>:
 3e6:	e7fe      	b.n	3e6 <ACE_Comp11_Rise_IRQHandler>

000003e8 <ACE_ADC0_FifoFull_IRQHandler>:
 3e8:	e7fe      	b.n	3e8 <ACE_ADC0_FifoFull_IRQHandler>

000003ea <ACE_ADC0_FifoAFull_IRQHandler>:
 3ea:	e7fe      	b.n	3ea <ACE_ADC0_FifoAFull_IRQHandler>

000003ec <ACE_ADC0_FifoEmpty_IRQHandler>:
 3ec:	e7fe      	b.n	3ec <ACE_ADC0_FifoEmpty_IRQHandler>

000003ee <ACE_ADC1_FifoFull_IRQHandler>:
 3ee:	e7fe      	b.n	3ee <ACE_ADC1_FifoFull_IRQHandler>

000003f0 <ACE_ADC1_FifoAFull_IRQHandler>:
 3f0:	e7fe      	b.n	3f0 <ACE_ADC1_FifoAFull_IRQHandler>

000003f2 <ACE_ADC1_FifoEmpty_IRQHandler>:
 3f2:	e7fe      	b.n	3f2 <ACE_ADC1_FifoEmpty_IRQHandler>

000003f4 <ACE_ADC2_FifoFull_IRQHandler>:
 3f4:	e7fe      	b.n	3f4 <ACE_ADC2_FifoFull_IRQHandler>

000003f6 <ACE_ADC2_FifoAFull_IRQHandler>:
 3f6:	e7fe      	b.n	3f6 <ACE_ADC2_FifoAFull_IRQHandler>

000003f8 <ACE_ADC2_FifoEmpty_IRQHandler>:
 3f8:	e7fe      	b.n	3f8 <ACE_ADC2_FifoEmpty_IRQHandler>

000003fa <ACE_PPE_Flag0_IRQHandler>:
 3fa:	e7fe      	b.n	3fa <ACE_PPE_Flag0_IRQHandler>

000003fc <ACE_PPE_Flag1_IRQHandler>:
 3fc:	e7fe      	b.n	3fc <ACE_PPE_Flag1_IRQHandler>

000003fe <ACE_PPE_Flag2_IRQHandler>:
 3fe:	e7fe      	b.n	3fe <ACE_PPE_Flag2_IRQHandler>

00000400 <ACE_PPE_Flag3_IRQHandler>:
 400:	e7fe      	b.n	400 <ACE_PPE_Flag3_IRQHandler>

00000402 <ACE_PPE_Flag4_IRQHandler>:
 402:	e7fe      	b.n	402 <ACE_PPE_Flag4_IRQHandler>

00000404 <ACE_PPE_Flag5_IRQHandler>:
 404:	e7fe      	b.n	404 <ACE_PPE_Flag5_IRQHandler>

00000406 <ACE_PPE_Flag6_IRQHandler>:
 406:	e7fe      	b.n	406 <ACE_PPE_Flag6_IRQHandler>

00000408 <ACE_PPE_Flag7_IRQHandler>:
 408:	e7fe      	b.n	408 <ACE_PPE_Flag7_IRQHandler>

0000040a <ACE_PPE_Flag8_IRQHandler>:
 40a:	e7fe      	b.n	40a <ACE_PPE_Flag8_IRQHandler>

0000040c <ACE_PPE_Flag9_IRQHandler>:
 40c:	e7fe      	b.n	40c <ACE_PPE_Flag9_IRQHandler>

0000040e <ACE_PPE_Flag10_IRQHandler>:
 40e:	e7fe      	b.n	40e <ACE_PPE_Flag10_IRQHandler>

00000410 <ACE_PPE_Flag11_IRQHandler>:
 410:	e7fe      	b.n	410 <ACE_PPE_Flag11_IRQHandler>

00000412 <ACE_PPE_Flag12_IRQHandler>:
 412:	e7fe      	b.n	412 <ACE_PPE_Flag12_IRQHandler>

00000414 <ACE_PPE_Flag13_IRQHandler>:
 414:	e7fe      	b.n	414 <ACE_PPE_Flag13_IRQHandler>

00000416 <ACE_PPE_Flag14_IRQHandler>:
 416:	e7fe      	b.n	416 <ACE_PPE_Flag14_IRQHandler>

00000418 <ACE_PPE_Flag15_IRQHandler>:
 418:	e7fe      	b.n	418 <ACE_PPE_Flag15_IRQHandler>

0000041a <ACE_PPE_Flag16_IRQHandler>:
 41a:	e7fe      	b.n	41a <ACE_PPE_Flag16_IRQHandler>

0000041c <ACE_PPE_Flag17_IRQHandler>:
 41c:	e7fe      	b.n	41c <ACE_PPE_Flag17_IRQHandler>

0000041e <ACE_PPE_Flag18_IRQHandler>:
 41e:	e7fe      	b.n	41e <ACE_PPE_Flag18_IRQHandler>

00000420 <ACE_PPE_Flag19_IRQHandler>:
 420:	e7fe      	b.n	420 <ACE_PPE_Flag19_IRQHandler>

00000422 <ACE_PPE_Flag20_IRQHandler>:
 422:	e7fe      	b.n	422 <ACE_PPE_Flag20_IRQHandler>

00000424 <ACE_PPE_Flag21_IRQHandler>:
 424:	e7fe      	b.n	424 <ACE_PPE_Flag21_IRQHandler>

00000426 <ACE_PPE_Flag22_IRQHandler>:
 426:	e7fe      	b.n	426 <ACE_PPE_Flag22_IRQHandler>

00000428 <ACE_PPE_Flag23_IRQHandler>:
 428:	e7fe      	b.n	428 <ACE_PPE_Flag23_IRQHandler>

0000042a <ACE_PPE_Flag24_IRQHandler>:
 42a:	e7fe      	b.n	42a <ACE_PPE_Flag24_IRQHandler>

0000042c <ACE_PPE_Flag25_IRQHandler>:
 42c:	e7fe      	b.n	42c <ACE_PPE_Flag25_IRQHandler>

0000042e <ACE_PPE_Flag26_IRQHandler>:
 42e:	e7fe      	b.n	42e <ACE_PPE_Flag26_IRQHandler>

00000430 <ACE_PPE_Flag27_IRQHandler>:
 430:	e7fe      	b.n	430 <ACE_PPE_Flag27_IRQHandler>

00000432 <ACE_PPE_Flag28_IRQHandler>:
 432:	e7fe      	b.n	432 <ACE_PPE_Flag28_IRQHandler>

00000434 <ACE_PPE_Flag29_IRQHandler>:
 434:	e7fe      	b.n	434 <ACE_PPE_Flag29_IRQHandler>

00000436 <ACE_PPE_Flag30_IRQHandler>:
 436:	e7fe      	b.n	436 <ACE_PPE_Flag30_IRQHandler>

00000438 <ACE_PPE_Flag31_IRQHandler>:
 438:	e7fe      	b.n	438 <ACE_PPE_Flag31_IRQHandler>
 43a:	0000      	.short	0x0000
 43c:	00001b79 	.word	0x00001b79
 440:	00000001 	.word	0x00000001
 444:	60000470 	.word	0x60000470
 448:	00000470 	.word	0x00000470
 44c:	20000008 	.word	0x20000008
 450:	60008af8 	.word	0x60008af8
 454:	20000008 	.word	0x20000008
 458:	20000528 	.word	0x20000528
 45c:	00000000 	.word	0x00000000
 460:	20000528 	.word	0x20000528
 464:	200005c0 	.word	0x200005c0
 468:	00002bbd 	.word	0x00002bbd
 46c:	000004a1 	.word	0x000004a1

Disassembly of section .text:

00000470 <__do_global_dtors_aux>:
     470:	f240 5328 	movw	r3, #1320	; 0x528
     474:	f2c2 0300 	movt	r3, #8192	; 0x2000
     478:	781a      	ldrb	r2, [r3, #0]
     47a:	b90a      	cbnz	r2, 480 <__do_global_dtors_aux+0x10>
     47c:	2001      	movs	r0, #1
     47e:	7018      	strb	r0, [r3, #0]
     480:	4770      	bx	lr
     482:	bf00      	nop

00000484 <frame_dummy>:
     484:	f240 0008 	movw	r0, #8
     488:	f2c2 0000 	movt	r0, #8192	; 0x2000
     48c:	b508      	push	{r3, lr}
     48e:	6803      	ldr	r3, [r0, #0]
     490:	b12b      	cbz	r3, 49e <frame_dummy+0x1a>
     492:	f240 0300 	movw	r3, #0
     496:	f2c0 0300 	movt	r3, #0
     49a:	b103      	cbz	r3, 49e <frame_dummy+0x1a>
     49c:	4798      	blx	r3
     49e:	bd08      	pop	{r3, pc}

000004a0 <main>:
uint8_t calc_right_wheel_duty_cycle_dpad(uint8_t up, uint8_t down, uint8_t left, uint8_t right);
uint8_t calc_wheel_direction_stick(int8_t y_axis, int8_t x_axis);
uint8_t calc_wheel_direction_dpad(uint8_t up, uint8_t down, uint8_t left, uint8_t right);

int main(void)
{
     4a0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
     4a4:	b08d      	sub	sp, #52	; 0x34
     4a6:	af00      	add	r7, sp, #0
	uint8_t left_wheel_duty_cycle;

	uint8_t right_wheel_direction; //0 -> stopped, 1 -> forward, 2 -> backward
	uint8_t left_wheel_direction; //0 -> stopped, 1 -> forward, 2 -> backward

	int relevant_data_bytes = 8;
     4a8:	f04f 0c08 	mov.w	ip, #8
     4ac:	f8c7 c020 	str.w	ip, [r7, #32]
	uint8_t dpad_buff[4];
	int8_t axis_buff[2];
	uint8_t mode = 1; //1 = N64 control
     4b0:	f04f 0c01 	mov.w	ip, #1
     4b4:	f887 c026 	strb.w	ip, [r7, #38]	; 0x26

	uint8_t sync_byte = 0xef;
     4b8:	f06f 0c10 	mvn.w	ip, #16
     4bc:	f887 c027 	strb.w	ip, [r7, #39]	; 0x27

	uint8_t tx_buff[relevant_data_bytes];
     4c0:	6a3e      	ldr	r6, [r7, #32]
     4c2:	f106 3cff 	add.w	ip, r6, #4294967295
     4c6:	f8c7 c00c 	str.w	ip, [r7, #12]
     4ca:	46b4      	mov	ip, r6
     4cc:	4664      	mov	r4, ip
     4ce:	f04f 0500 	mov.w	r5, #0
     4d2:	f04f 38ff 	mov.w	r8, #4294967295
     4d6:	f04f 090f 	mov.w	r9, #15
     4da:	ea04 0408 	and.w	r4, r4, r8
     4de:	ea05 0509 	and.w	r5, r5, r9
     4e2:	ea4f 7c54 	mov.w	ip, r4, lsr #29
     4e6:	ea4f 01c5 	mov.w	r1, r5, lsl #3
     4ea:	ea4c 0101 	orr.w	r1, ip, r1
     4ee:	ea4f 00c4 	mov.w	r0, r4, lsl #3
     4f2:	f04f 34ff 	mov.w	r4, #4294967295
     4f6:	f04f 050f 	mov.w	r5, #15
     4fa:	ea00 0004 	and.w	r0, r0, r4
     4fe:	ea01 0105 	and.w	r1, r1, r5
     502:	4631      	mov	r1, r6
     504:	4608      	mov	r0, r1
     506:	f04f 0100 	mov.w	r1, #0
     50a:	f04f 34ff 	mov.w	r4, #4294967295
     50e:	f04f 050f 	mov.w	r5, #15
     512:	ea00 0004 	and.w	r0, r0, r4
     516:	ea01 0105 	and.w	r1, r1, r5
     51a:	ea4f 7c50 	mov.w	ip, r0, lsr #29
     51e:	ea4f 03c1 	mov.w	r3, r1, lsl #3
     522:	ea4c 0303 	orr.w	r3, ip, r3
     526:	ea4f 02c0 	mov.w	r2, r0, lsl #3
     52a:	f04f 30ff 	mov.w	r0, #4294967295
     52e:	f04f 010f 	mov.w	r1, #15
     532:	ea02 0200 	and.w	r2, r2, r0
     536:	ea03 0301 	and.w	r3, r3, r1
     53a:	4633      	mov	r3, r6
     53c:	f103 0307 	add.w	r3, r3, #7
     540:	f103 0307 	add.w	r3, r3, #7
     544:	ea4f 03d3 	mov.w	r3, r3, lsr #3
     548:	ea4f 03c3 	mov.w	r3, r3, lsl #3
     54c:	ebad 0d03 	sub.w	sp, sp, r3
     550:	466b      	mov	r3, sp
     552:	f103 0307 	add.w	r3, r3, #7
     556:	ea4f 03d3 	mov.w	r3, r3, lsr #3
     55a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
     55e:	613b      	str	r3, [r7, #16]
	int i = 0;
     560:	f04f 0300 	mov.w	r3, #0
     564:	62bb      	str	r3, [r7, #40]	; 0x28

	MSS_UART_init(
     566:	f240 506c 	movw	r0, #1388	; 0x56c
     56a:	f2c2 0000 	movt	r0, #8192	; 0x2000
     56e:	f44f 5116 	mov.w	r1, #9600	; 0x2580
     572:	f04f 0203 	mov.w	r2, #3
     576:	f001 fa57 	bl	1a28 <MSS_UART_init>
			MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY | MSS_UART_ONE_STOP_BIT
	);

	while( 1 )
	{
		controller_data = *CONTROLLER_DATA_REG;
     57a:	f240 0300 	movw	r3, #0
     57e:	f2c4 0305 	movt	r3, #16389	; 0x4005
     582:	681b      	ldr	r3, [r3, #0]
     584:	617b      	str	r3, [r7, #20]
		//printf("Controller Data: %" PRIu32 "\n\r",controller_data);

		parse_controller_data(controller_data, dpad_buff, axis_buff); //fills in controller_buff with data from buttons/stick
     586:	f107 0208 	add.w	r2, r7, #8
     58a:	f107 0304 	add.w	r3, r7, #4
     58e:	6978      	ldr	r0, [r7, #20]
     590:	4611      	mov	r1, r2
     592:	461a      	mov	r2, r3
     594:	f000 f9ce 	bl	934 <parse_controller_data>

		uint8_t use_stick = !dpad_buff[0] && !dpad_buff[1] && !dpad_buff[2] && !dpad_buff[3];
     598:	7a3b      	ldrb	r3, [r7, #8]
     59a:	2b00      	cmp	r3, #0
     59c:	d10b      	bne.n	5b6 <main+0x116>
     59e:	7a7b      	ldrb	r3, [r7, #9]
     5a0:	2b00      	cmp	r3, #0
     5a2:	d108      	bne.n	5b6 <main+0x116>
     5a4:	7abb      	ldrb	r3, [r7, #10]
     5a6:	2b00      	cmp	r3, #0
     5a8:	d105      	bne.n	5b6 <main+0x116>
     5aa:	7afb      	ldrb	r3, [r7, #11]
     5ac:	2b00      	cmp	r3, #0
     5ae:	d102      	bne.n	5b6 <main+0x116>
     5b0:	f04f 0301 	mov.w	r3, #1
     5b4:	e001      	b.n	5ba <main+0x11a>
     5b6:	f04f 0300 	mov.w	r3, #0
     5ba:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

		//calc speed percentage
		//check if Dpad is pressed -> if no, use analog stick coordinates, otherwise 100% for dPad
		speed_percent = (use_stick) ?
     5be:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
     5c2:	2b00      	cmp	r3, #0
     5c4:	d011      	beq.n	5ea <main+0x14a>
				calc_speed_percent_stick(abs(axis_buff[1]), abs(axis_buff[0])) :
     5c6:	797b      	ldrb	r3, [r7, #5]
     5c8:	b25b      	sxtb	r3, r3
     5ca:	2b00      	cmp	r3, #0
     5cc:	bfb8      	it	lt
     5ce:	425b      	neglt	r3, r3
     5d0:	b2da      	uxtb	r2, r3
     5d2:	793b      	ldrb	r3, [r7, #4]
     5d4:	b25b      	sxtb	r3, r3
     5d6:	2b00      	cmp	r3, #0
     5d8:	bfb8      	it	lt
     5da:	425b      	neglt	r3, r3
     5dc:	b2db      	uxtb	r3, r3
     5de:	4610      	mov	r0, r2
     5e0:	4619      	mov	r1, r3
     5e2:	f000 f8ff 	bl	7e4 <calc_speed_percent_stick>
     5e6:	4603      	mov	r3, r0
     5e8:	e006      	b.n	5f8 <main+0x158>
				calc_speed_percent_dpad(dpad_buff[0], dpad_buff[1], dpad_buff[2], dpad_buff[3]);
     5ea:	7a38      	ldrb	r0, [r7, #8]
     5ec:	7a79      	ldrb	r1, [r7, #9]
     5ee:	7aba      	ldrb	r2, [r7, #10]
     5f0:	7afb      	ldrb	r3, [r7, #11]
     5f2:	f000 f96f 	bl	8d4 <calc_speed_percent_dpad>
     5f6:	4603      	mov	r3, r0

		uint8_t use_stick = !dpad_buff[0] && !dpad_buff[1] && !dpad_buff[2] && !dpad_buff[3];

		//calc speed percentage
		//check if Dpad is pressed -> if no, use analog stick coordinates, otherwise 100% for dPad
		speed_percent = (use_stick) ?
     5f8:	61bb      	str	r3, [r7, #24]
				calc_speed_percent_stick(abs(axis_buff[1]), abs(axis_buff[0])) :
				calc_speed_percent_dpad(dpad_buff[0], dpad_buff[1], dpad_buff[2], dpad_buff[3]);

		right_wheel_duty_cycle = (use_stick) ?
     5fa:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
     5fe:	2b00      	cmp	r3, #0
     600:	d00a      	beq.n	618 <main+0x178>
				calc_right_wheel_duty_cycle_stick(axis_buff[1], axis_buff[0], speed_percent) :
     602:	797a      	ldrb	r2, [r7, #5]
     604:	793b      	ldrb	r3, [r7, #4]
     606:	b252      	sxtb	r2, r2
     608:	b25b      	sxtb	r3, r3
     60a:	4610      	mov	r0, r2
     60c:	4619      	mov	r1, r3
     60e:	69ba      	ldr	r2, [r7, #24]
     610:	f000 fa92 	bl	b38 <calc_right_wheel_duty_cycle_stick>
     614:	4603      	mov	r3, r0
     616:	e006      	b.n	626 <main+0x186>
				calc_right_wheel_duty_cycle_dpad(dpad_buff[0], dpad_buff[1], dpad_buff[2], dpad_buff[3]);
     618:	7a38      	ldrb	r0, [r7, #8]
     61a:	7a79      	ldrb	r1, [r7, #9]
     61c:	7aba      	ldrb	r2, [r7, #10]
     61e:	7afb      	ldrb	r3, [r7, #11]
     620:	f000 fbf4 	bl	e0c <calc_right_wheel_duty_cycle_dpad>
     624:	4603      	mov	r3, r0
		//check if Dpad is pressed -> if no, use analog stick coordinates, otherwise 100% for dPad
		speed_percent = (use_stick) ?
				calc_speed_percent_stick(abs(axis_buff[1]), abs(axis_buff[0])) :
				calc_speed_percent_dpad(dpad_buff[0], dpad_buff[1], dpad_buff[2], dpad_buff[3]);

		right_wheel_duty_cycle = (use_stick) ?
     626:	773b      	strb	r3, [r7, #28]
				calc_right_wheel_duty_cycle_stick(axis_buff[1], axis_buff[0], speed_percent) :
				calc_right_wheel_duty_cycle_dpad(dpad_buff[0], dpad_buff[1], dpad_buff[2], dpad_buff[3]);
		left_wheel_duty_cycle = (use_stick) ?
     628:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
     62c:	2b00      	cmp	r3, #0
     62e:	d00a      	beq.n	646 <main+0x1a6>
						calc_left_wheel_duty_cycle_stick(axis_buff[1], axis_buff[0], speed_percent) :
     630:	797a      	ldrb	r2, [r7, #5]
     632:	793b      	ldrb	r3, [r7, #4]
     634:	b252      	sxtb	r2, r2
     636:	b25b      	sxtb	r3, r3
     638:	4610      	mov	r0, r2
     63a:	4619      	mov	r1, r3
     63c:	69ba      	ldr	r2, [r7, #24]
     63e:	f000 f9cf 	bl	9e0 <calc_left_wheel_duty_cycle_stick>
     642:	4603      	mov	r3, r0
     644:	e006      	b.n	654 <main+0x1b4>
						calc_left_wheel_duty_cycle_dpad(dpad_buff[0], dpad_buff[1], dpad_buff[2], dpad_buff[3]);
     646:	7a38      	ldrb	r0, [r7, #8]
     648:	7a79      	ldrb	r1, [r7, #9]
     64a:	7aba      	ldrb	r2, [r7, #10]
     64c:	7afb      	ldrb	r3, [r7, #11]
     64e:	f000 fb1f 	bl	c90 <calc_left_wheel_duty_cycle_dpad>
     652:	4603      	mov	r3, r0
				calc_speed_percent_dpad(dpad_buff[0], dpad_buff[1], dpad_buff[2], dpad_buff[3]);

		right_wheel_duty_cycle = (use_stick) ?
				calc_right_wheel_duty_cycle_stick(axis_buff[1], axis_buff[0], speed_percent) :
				calc_right_wheel_duty_cycle_dpad(dpad_buff[0], dpad_buff[1], dpad_buff[2], dpad_buff[3]);
		left_wheel_duty_cycle = (use_stick) ?
     654:	777b      	strb	r3, [r7, #29]
						calc_left_wheel_duty_cycle_stick(axis_buff[1], axis_buff[0], speed_percent) :
						calc_left_wheel_duty_cycle_dpad(dpad_buff[0], dpad_buff[1], dpad_buff[2], dpad_buff[3]);

		right_wheel_direction = (use_stick) ?
     656:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
     65a:	2b00      	cmp	r3, #0
     65c:	d009      	beq.n	672 <main+0x1d2>
				calc_wheel_direction_stick(axis_buff[0], axis_buff[1]) :
     65e:	793a      	ldrb	r2, [r7, #4]
     660:	797b      	ldrb	r3, [r7, #5]
     662:	b252      	sxtb	r2, r2
     664:	b25b      	sxtb	r3, r3
     666:	4610      	mov	r0, r2
     668:	4619      	mov	r1, r3
     66a:	f000 fc8d 	bl	f88 <calc_wheel_direction_stick>
     66e:	4603      	mov	r3, r0
     670:	e006      	b.n	680 <main+0x1e0>
				calc_wheel_direction_dpad(dpad_buff[0], dpad_buff[1], dpad_buff[2], dpad_buff[3]);
     672:	7a38      	ldrb	r0, [r7, #8]
     674:	7a79      	ldrb	r1, [r7, #9]
     676:	7aba      	ldrb	r2, [r7, #10]
     678:	7afb      	ldrb	r3, [r7, #11]
     67a:	f000 fcad 	bl	fd8 <calc_wheel_direction_dpad>
     67e:	4603      	mov	r3, r0
				calc_right_wheel_duty_cycle_dpad(dpad_buff[0], dpad_buff[1], dpad_buff[2], dpad_buff[3]);
		left_wheel_duty_cycle = (use_stick) ?
						calc_left_wheel_duty_cycle_stick(axis_buff[1], axis_buff[0], speed_percent) :
						calc_left_wheel_duty_cycle_dpad(dpad_buff[0], dpad_buff[1], dpad_buff[2], dpad_buff[3]);

		right_wheel_direction = (use_stick) ?
     680:	77bb      	strb	r3, [r7, #30]
				calc_wheel_direction_stick(axis_buff[0], axis_buff[1]) :
				calc_wheel_direction_dpad(dpad_buff[0], dpad_buff[1], dpad_buff[2], dpad_buff[3]);
		left_wheel_direction = (use_stick) ?
     682:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
     686:	2b00      	cmp	r3, #0
     688:	d009      	beq.n	69e <main+0x1fe>
				calc_wheel_direction_stick(axis_buff[0], axis_buff[1]) :
     68a:	793a      	ldrb	r2, [r7, #4]
     68c:	797b      	ldrb	r3, [r7, #5]
     68e:	b252      	sxtb	r2, r2
     690:	b25b      	sxtb	r3, r3
     692:	4610      	mov	r0, r2
     694:	4619      	mov	r1, r3
     696:	f000 fc77 	bl	f88 <calc_wheel_direction_stick>
     69a:	4603      	mov	r3, r0
     69c:	e006      	b.n	6ac <main+0x20c>
				calc_wheel_direction_dpad(dpad_buff[0], dpad_buff[1], dpad_buff[2], dpad_buff[3]);
     69e:	7a38      	ldrb	r0, [r7, #8]
     6a0:	7a79      	ldrb	r1, [r7, #9]
     6a2:	7aba      	ldrb	r2, [r7, #10]
     6a4:	7afb      	ldrb	r3, [r7, #11]
     6a6:	f000 fc97 	bl	fd8 <calc_wheel_direction_dpad>
     6aa:	4603      	mov	r3, r0
						calc_left_wheel_duty_cycle_dpad(dpad_buff[0], dpad_buff[1], dpad_buff[2], dpad_buff[3]);

		right_wheel_direction = (use_stick) ?
				calc_wheel_direction_stick(axis_buff[0], axis_buff[1]) :
				calc_wheel_direction_dpad(dpad_buff[0], dpad_buff[1], dpad_buff[2], dpad_buff[3]);
		left_wheel_direction = (use_stick) ?
     6ac:	77fb      	strb	r3, [r7, #31]
				calc_wheel_direction_stick(axis_buff[0], axis_buff[1]) :
				calc_wheel_direction_dpad(dpad_buff[0], dpad_buff[1], dpad_buff[2], dpad_buff[3]);


		tx_buff[0] = sync_byte;
     6ae:	693b      	ldr	r3, [r7, #16]
     6b0:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
     6b4:	701a      	strb	r2, [r3, #0]
		tx_buff[1] = right_wheel_duty_cycle;
     6b6:	693b      	ldr	r3, [r7, #16]
     6b8:	7f3a      	ldrb	r2, [r7, #28]
     6ba:	705a      	strb	r2, [r3, #1]
		tx_buff[2] = right_wheel_direction;
     6bc:	693b      	ldr	r3, [r7, #16]
     6be:	7fba      	ldrb	r2, [r7, #30]
     6c0:	709a      	strb	r2, [r3, #2]
		tx_buff[3] = left_wheel_duty_cycle;
     6c2:	693b      	ldr	r3, [r7, #16]
     6c4:	7f7a      	ldrb	r2, [r7, #29]
     6c6:	70da      	strb	r2, [r3, #3]
		tx_buff[4] = left_wheel_direction;
     6c8:	693b      	ldr	r3, [r7, #16]
     6ca:	7ffa      	ldrb	r2, [r7, #31]
     6cc:	711a      	strb	r2, [r3, #4]
		tx_buff[5] = mode;
     6ce:	693b      	ldr	r3, [r7, #16]
     6d0:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
     6d4:	715a      	strb	r2, [r3, #5]
		tx_buff[6] = 128; //garbage
     6d6:	693b      	ldr	r3, [r7, #16]
     6d8:	f06f 027f 	mvn.w	r2, #127	; 0x7f
     6dc:	719a      	strb	r2, [r3, #6]
		tx_buff[7] = 99; //garbage
     6de:	693b      	ldr	r3, [r7, #16]
     6e0:	f04f 0263 	mov.w	r2, #99	; 0x63
     6e4:	71da      	strb	r2, [r3, #7]


		MSS_UART_polled_tx(&g_mss_uart1, tx_buff, sizeof(tx_buff));
     6e6:	693a      	ldr	r2, [r7, #16]
     6e8:	4633      	mov	r3, r6
     6ea:	f240 506c 	movw	r0, #1388	; 0x56c
     6ee:	f2c2 0000 	movt	r0, #8192	; 0x2000
     6f2:	4611      	mov	r1, r2
     6f4:	461a      	mov	r2, r3
     6f6:	f000 fd5b 	bl	11b0 <MSS_UART_polled_tx>

		printf("tx_buff 0 = %d\r\n" , tx_buff[0]);
     6fa:	693b      	ldr	r3, [r7, #16]
     6fc:	781b      	ldrb	r3, [r3, #0]
     6fe:	f248 70b8 	movw	r0, #34744	; 0x87b8
     702:	f2c0 0000 	movt	r0, #0
     706:	4619      	mov	r1, r3
     708:	f002 fa80 	bl	2c0c <printf>
		printf("tx_buff 1 = %d\r\n" , tx_buff[1]);
     70c:	693b      	ldr	r3, [r7, #16]
     70e:	785b      	ldrb	r3, [r3, #1]
     710:	f248 70cc 	movw	r0, #34764	; 0x87cc
     714:	f2c0 0000 	movt	r0, #0
     718:	4619      	mov	r1, r3
     71a:	f002 fa77 	bl	2c0c <printf>
		printf("tx_buff 2 = %d\r\n" , tx_buff[2]);
     71e:	693b      	ldr	r3, [r7, #16]
     720:	789b      	ldrb	r3, [r3, #2]
     722:	f248 70e0 	movw	r0, #34784	; 0x87e0
     726:	f2c0 0000 	movt	r0, #0
     72a:	4619      	mov	r1, r3
     72c:	f002 fa6e 	bl	2c0c <printf>
		printf("tx_buff 3 = %d\r\n" , tx_buff[3]);
     730:	693b      	ldr	r3, [r7, #16]
     732:	78db      	ldrb	r3, [r3, #3]
     734:	f248 70f4 	movw	r0, #34804	; 0x87f4
     738:	f2c0 0000 	movt	r0, #0
     73c:	4619      	mov	r1, r3
     73e:	f002 fa65 	bl	2c0c <printf>
		printf("tx_buff 4 = %d\r\n" , tx_buff[4]);
     742:	693b      	ldr	r3, [r7, #16]
     744:	791b      	ldrb	r3, [r3, #4]
     746:	f648 0008 	movw	r0, #34824	; 0x8808
     74a:	f2c0 0000 	movt	r0, #0
     74e:	4619      	mov	r1, r3
     750:	f002 fa5c 	bl	2c0c <printf>
		printf("tx_buff 5 = %d\r\n" , tx_buff[5]);
     754:	693b      	ldr	r3, [r7, #16]
     756:	795b      	ldrb	r3, [r3, #5]
     758:	f648 001c 	movw	r0, #34844	; 0x881c
     75c:	f2c0 0000 	movt	r0, #0
     760:	4619      	mov	r1, r3
     762:	f002 fa53 	bl	2c0c <printf>
		printf("tx_buff 6 = %d\r\n" , tx_buff[6]);
     766:	693b      	ldr	r3, [r7, #16]
     768:	799b      	ldrb	r3, [r3, #6]
     76a:	f648 0030 	movw	r0, #34864	; 0x8830
     76e:	f2c0 0000 	movt	r0, #0
     772:	4619      	mov	r1, r3
     774:	f002 fa4a 	bl	2c0c <printf>
		printf("tx_buff 7 = %d\r\n\n\n" , tx_buff[7]);
     778:	693b      	ldr	r3, [r7, #16]
     77a:	79db      	ldrb	r3, [r3, #7]
     77c:	f648 0044 	movw	r0, #34884	; 0x8844
     780:	f2c0 0000 	movt	r0, #0
     784:	4619      	mov	r1, r3
     786:	f002 fa41 	bl	2c0c <printf>
	}
     78a:	e6f6      	b.n	57a <main+0xda>

0000078c <change_endianness>:

	return 0;
}


int8_t change_endianness(int8_t old) {
     78c:	b480      	push	{r7}
     78e:	b085      	sub	sp, #20
     790:	af00      	add	r7, sp, #0
     792:	4603      	mov	r3, r0
     794:	71fb      	strb	r3, [r7, #7]
	int8_t new = 0;
     796:	f04f 0300 	mov.w	r3, #0
     79a:	72fb      	strb	r3, [r7, #11]
	int i;
	for(i = 0; i < 8; i++) {
     79c:	f04f 0300 	mov.w	r3, #0
     7a0:	60fb      	str	r3, [r7, #12]
     7a2:	e014      	b.n	7ce <change_endianness+0x42>
		new = new + ((0b00000001 &(old>>(7-i)))<< i);
     7a4:	f997 2007 	ldrsb.w	r2, [r7, #7]
     7a8:	68fb      	ldr	r3, [r7, #12]
     7aa:	f1c3 0307 	rsb	r3, r3, #7
     7ae:	fa42 f303 	asr.w	r3, r2, r3
     7b2:	f003 0201 	and.w	r2, r3, #1
     7b6:	68fb      	ldr	r3, [r7, #12]
     7b8:	fa02 f303 	lsl.w	r3, r2, r3
     7bc:	b2da      	uxtb	r2, r3
     7be:	7afb      	ldrb	r3, [r7, #11]
     7c0:	4413      	add	r3, r2
     7c2:	b2db      	uxtb	r3, r3
     7c4:	72fb      	strb	r3, [r7, #11]


int8_t change_endianness(int8_t old) {
	int8_t new = 0;
	int i;
	for(i = 0; i < 8; i++) {
     7c6:	68fb      	ldr	r3, [r7, #12]
     7c8:	f103 0301 	add.w	r3, r3, #1
     7cc:	60fb      	str	r3, [r7, #12]
     7ce:	68fb      	ldr	r3, [r7, #12]
     7d0:	2b07      	cmp	r3, #7
     7d2:	dde7      	ble.n	7a4 <change_endianness+0x18>
		new = new + ((0b00000001 &(old>>(7-i)))<< i);
	}
	return new;
     7d4:	7afb      	ldrb	r3, [r7, #11]
     7d6:	b25b      	sxtb	r3, r3
}
     7d8:	4618      	mov	r0, r3
     7da:	f107 0714 	add.w	r7, r7, #20
     7de:	46bd      	mov	sp, r7
     7e0:	bc80      	pop	{r7}
     7e2:	4770      	bx	lr

000007e4 <calc_speed_percent_stick>:

float calc_speed_percent_stick(uint8_t abs_x, uint8_t abs_y) {
     7e4:	b590      	push	{r4, r7, lr}
     7e6:	b085      	sub	sp, #20
     7e8:	af00      	add	r7, sp, #0
     7ea:	4602      	mov	r2, r0
     7ec:	460b      	mov	r3, r1
     7ee:	71fa      	strb	r2, [r7, #7]
     7f0:	71bb      	strb	r3, [r7, #6]
	float speed_percentage;
	if(abs_x >= max_axis_thres && abs_y >= max_axis_thres) {
     7f2:	79fb      	ldrb	r3, [r7, #7]
     7f4:	2b7e      	cmp	r3, #126	; 0x7e
     7f6:	d905      	bls.n	804 <calc_speed_percent_stick+0x20>
     7f8:	79bb      	ldrb	r3, [r7, #6]
     7fa:	2b7e      	cmp	r3, #126	; 0x7e
     7fc:	d902      	bls.n	804 <calc_speed_percent_stick+0x20>
		speed_percentage =  max_speed_percent;
     7fe:	4b31      	ldr	r3, [pc, #196]	; (8c4 <calc_speed_percent_stick+0xe0>)
     800:	60fb      	str	r3, [r7, #12]
	return new;
}

float calc_speed_percent_stick(uint8_t abs_x, uint8_t abs_y) {
	float speed_percentage;
	if(abs_x >= max_axis_thres && abs_y >= max_axis_thres) {
     802:	e058      	b.n	8b6 <calc_speed_percent_stick+0xd2>
		speed_percentage =  max_speed_percent;
	}
	else{
		if(abs_x >= max_axis_thres && abs_y < zero_thres) {
     804:	79fb      	ldrb	r3, [r7, #7]
     806:	2b7e      	cmp	r3, #126	; 0x7e
     808:	d922      	bls.n	850 <calc_speed_percent_stick+0x6c>
     80a:	79bb      	ldrb	r3, [r7, #6]
     80c:	2b13      	cmp	r3, #19
     80e:	d81f      	bhi.n	850 <calc_speed_percent_stick+0x6c>

			speed_percentage = (float)abs_y/max_axis_thres;
     810:	79bb      	ldrb	r3, [r7, #6]
     812:	4618      	mov	r0, r3
     814:	f001 ffae 	bl	2774 <__aeabi_ui2f>
     818:	4603      	mov	r3, r0
     81a:	4618      	mov	r0, r3
     81c:	492a      	ldr	r1, [pc, #168]	; (8c8 <calc_speed_percent_stick+0xe4>)
     81e:	f002 f8b5 	bl	298c <__aeabi_fdiv>
     822:	4603      	mov	r3, r0
     824:	60fb      	str	r3, [r7, #12]
			speed_percentage = (speed_percentage > 0) ? speed_percentage : max_speed_percent;
     826:	f04f 0300 	mov.w	r3, #0
     82a:	461c      	mov	r4, r3
     82c:	68f8      	ldr	r0, [r7, #12]
     82e:	4927      	ldr	r1, [pc, #156]	; (8cc <calc_speed_percent_stick+0xe8>)
     830:	f002 f9b4 	bl	2b9c <__aeabi_fcmpgt>
     834:	4603      	mov	r3, r0
     836:	2b00      	cmp	r3, #0
     838:	d002      	beq.n	840 <calc_speed_percent_stick+0x5c>
     83a:	f04f 0301 	mov.w	r3, #1
     83e:	461c      	mov	r4, r3
     840:	b2e3      	uxtb	r3, r4
     842:	2b00      	cmp	r3, #0
     844:	d001      	beq.n	84a <calc_speed_percent_stick+0x66>
     846:	68fb      	ldr	r3, [r7, #12]
     848:	e000      	b.n	84c <calc_speed_percent_stick+0x68>
     84a:	4b1e      	ldr	r3, [pc, #120]	; (8c4 <calc_speed_percent_stick+0xe0>)
     84c:	60fb      	str	r3, [r7, #12]
	float speed_percentage;
	if(abs_x >= max_axis_thres && abs_y >= max_axis_thres) {
		speed_percentage =  max_speed_percent;
	}
	else{
		if(abs_x >= max_axis_thres && abs_y < zero_thres) {
     84e:	e032      	b.n	8b6 <calc_speed_percent_stick+0xd2>

			speed_percentage = (float)abs_y/max_axis_thres;
			speed_percentage = (speed_percentage > 0) ? speed_percentage : max_speed_percent;
		}
		else if(abs_y >= max_axis_thres && abs_x < zero_thres) {
     850:	79bb      	ldrb	r3, [r7, #6]
     852:	2b7e      	cmp	r3, #126	; 0x7e
     854:	d922      	bls.n	89c <calc_speed_percent_stick+0xb8>
     856:	79fb      	ldrb	r3, [r7, #7]
     858:	2b13      	cmp	r3, #19
     85a:	d81f      	bhi.n	89c <calc_speed_percent_stick+0xb8>
			speed_percentage = (float)abs_x/max_axis_thres;
     85c:	79fb      	ldrb	r3, [r7, #7]
     85e:	4618      	mov	r0, r3
     860:	f001 ff88 	bl	2774 <__aeabi_ui2f>
     864:	4603      	mov	r3, r0
     866:	4618      	mov	r0, r3
     868:	4917      	ldr	r1, [pc, #92]	; (8c8 <calc_speed_percent_stick+0xe4>)
     86a:	f002 f88f 	bl	298c <__aeabi_fdiv>
     86e:	4603      	mov	r3, r0
     870:	60fb      	str	r3, [r7, #12]
			speed_percentage = (speed_percentage > 0) ? speed_percentage : max_speed_percent;
     872:	f04f 0300 	mov.w	r3, #0
     876:	461c      	mov	r4, r3
     878:	68f8      	ldr	r0, [r7, #12]
     87a:	4914      	ldr	r1, [pc, #80]	; (8cc <calc_speed_percent_stick+0xe8>)
     87c:	f002 f98e 	bl	2b9c <__aeabi_fcmpgt>
     880:	4603      	mov	r3, r0
     882:	2b00      	cmp	r3, #0
     884:	d002      	beq.n	88c <calc_speed_percent_stick+0xa8>
     886:	f04f 0301 	mov.w	r3, #1
     88a:	461c      	mov	r4, r3
     88c:	b2e3      	uxtb	r3, r4
     88e:	2b00      	cmp	r3, #0
     890:	d001      	beq.n	896 <calc_speed_percent_stick+0xb2>
     892:	68fb      	ldr	r3, [r7, #12]
     894:	e000      	b.n	898 <calc_speed_percent_stick+0xb4>
     896:	4b0b      	ldr	r3, [pc, #44]	; (8c4 <calc_speed_percent_stick+0xe0>)
     898:	60fb      	str	r3, [r7, #12]
		if(abs_x >= max_axis_thres && abs_y < zero_thres) {

			speed_percentage = (float)abs_y/max_axis_thres;
			speed_percentage = (speed_percentage > 0) ? speed_percentage : max_speed_percent;
		}
		else if(abs_y >= max_axis_thres && abs_x < zero_thres) {
     89a:	e00c      	b.n	8b6 <calc_speed_percent_stick+0xd2>
			speed_percentage = (float)abs_x/max_axis_thres;
			speed_percentage = (speed_percentage > 0) ? speed_percentage : max_speed_percent;
		}
		else {
			speed_percentage = (float)(abs_x + abs_y)/(2*max_axis_thres);
     89c:	79fa      	ldrb	r2, [r7, #7]
     89e:	79bb      	ldrb	r3, [r7, #6]
     8a0:	4413      	add	r3, r2
     8a2:	4618      	mov	r0, r3
     8a4:	f001 ff6a 	bl	277c <__aeabi_i2f>
     8a8:	4603      	mov	r3, r0
     8aa:	4618      	mov	r0, r3
     8ac:	4908      	ldr	r1, [pc, #32]	; (8d0 <calc_speed_percent_stick+0xec>)
     8ae:	f002 f86d 	bl	298c <__aeabi_fdiv>
     8b2:	4603      	mov	r3, r0
     8b4:	60fb      	str	r3, [r7, #12]
		}
	}
	return speed_percentage;
     8b6:	68fb      	ldr	r3, [r7, #12]
}
     8b8:	4618      	mov	r0, r3
     8ba:	f107 0714 	add.w	r7, r7, #20
     8be:	46bd      	mov	sp, r7
     8c0:	bd90      	pop	{r4, r7, pc}
     8c2:	bf00      	nop
     8c4:	3f800000 	.word	0x3f800000
     8c8:	42fe0000 	.word	0x42fe0000
     8cc:	00000000 	.word	0x00000000
     8d0:	437e0000 	.word	0x437e0000

000008d4 <calc_speed_percent_dpad>:

float calc_speed_percent_dpad(uint8_t up, uint8_t down, uint8_t left, uint8_t right) {
     8d4:	b480      	push	{r7}
     8d6:	b085      	sub	sp, #20
     8d8:	af00      	add	r7, sp, #0
     8da:	71f8      	strb	r0, [r7, #7]
     8dc:	71b9      	strb	r1, [r7, #6]
     8de:	717a      	strb	r2, [r7, #5]
     8e0:	713b      	strb	r3, [r7, #4]
	float speed_percentage;
	if((up && !down) || (!up && down) || (right && !left) || (!right && left)) {
     8e2:	79fb      	ldrb	r3, [r7, #7]
     8e4:	2b00      	cmp	r3, #0
     8e6:	d002      	beq.n	8ee <calc_speed_percent_dpad+0x1a>
     8e8:	79bb      	ldrb	r3, [r7, #6]
     8ea:	2b00      	cmp	r3, #0
     8ec:	d011      	beq.n	912 <calc_speed_percent_dpad+0x3e>
     8ee:	79fb      	ldrb	r3, [r7, #7]
     8f0:	2b00      	cmp	r3, #0
     8f2:	d102      	bne.n	8fa <calc_speed_percent_dpad+0x26>
     8f4:	79bb      	ldrb	r3, [r7, #6]
     8f6:	2b00      	cmp	r3, #0
     8f8:	d10b      	bne.n	912 <calc_speed_percent_dpad+0x3e>
     8fa:	793b      	ldrb	r3, [r7, #4]
     8fc:	2b00      	cmp	r3, #0
     8fe:	d002      	beq.n	906 <calc_speed_percent_dpad+0x32>
     900:	797b      	ldrb	r3, [r7, #5]
     902:	2b00      	cmp	r3, #0
     904:	d005      	beq.n	912 <calc_speed_percent_dpad+0x3e>
     906:	793b      	ldrb	r3, [r7, #4]
     908:	2b00      	cmp	r3, #0
     90a:	d105      	bne.n	918 <calc_speed_percent_dpad+0x44>
     90c:	797b      	ldrb	r3, [r7, #5]
     90e:	2b00      	cmp	r3, #0
     910:	d002      	beq.n	918 <calc_speed_percent_dpad+0x44>
		 speed_percentage = max_speed_percent;
     912:	4b06      	ldr	r3, [pc, #24]	; (92c <calc_speed_percent_dpad+0x58>)
     914:	60fb      	str	r3, [r7, #12]
	return speed_percentage;
}

float calc_speed_percent_dpad(uint8_t up, uint8_t down, uint8_t left, uint8_t right) {
	float speed_percentage;
	if((up && !down) || (!up && down) || (right && !left) || (!right && left)) {
     916:	e001      	b.n	91c <calc_speed_percent_dpad+0x48>
		 speed_percentage = max_speed_percent;
	}
	else {
		speed_percentage = 0.0;
     918:	4b05      	ldr	r3, [pc, #20]	; (930 <calc_speed_percent_dpad+0x5c>)
     91a:	60fb      	str	r3, [r7, #12]
	}
	return speed_percentage;
     91c:	68fb      	ldr	r3, [r7, #12]
}
     91e:	4618      	mov	r0, r3
     920:	f107 0714 	add.w	r7, r7, #20
     924:	46bd      	mov	sp, r7
     926:	bc80      	pop	{r7}
     928:	4770      	bx	lr
     92a:	bf00      	nop
     92c:	3f800000 	.word	0x3f800000
     930:	00000000 	.word	0x00000000

00000934 <parse_controller_data>:

void parse_controller_data(uint32_t controller_data_local, uint8_t dpad_buff[4], int8_t axis_buff[2]) {
     934:	b580      	push	{r7, lr}
     936:	b086      	sub	sp, #24
     938:	af00      	add	r7, sp, #0
     93a:	60f8      	str	r0, [r7, #12]
     93c:	60b9      	str	r1, [r7, #8]
     93e:	607a      	str	r2, [r7, #4]
	uint8_t up; //1 or 0
	uint8_t down; //1 or 0
	uint8_t left; //1 or 0
	uint8_t right; //1 or 0

	y_axis = (int8_t)((controller_data_local & y_mask) >> 24);
     940:	68fb      	ldr	r3, [r7, #12]
     942:	ea4f 6313 	mov.w	r3, r3, lsr #24
     946:	74bb      	strb	r3, [r7, #18]
	y_axis = change_endianness(y_axis);
     948:	f997 3012 	ldrsb.w	r3, [r7, #18]
     94c:	4618      	mov	r0, r3
     94e:	f7ff ff1d 	bl	78c <change_endianness>
     952:	4603      	mov	r3, r0
     954:	b2db      	uxtb	r3, r3
     956:	74bb      	strb	r3, [r7, #18]

	x_axis = (int8_t)((controller_data_local & x_mask) >> 16);
     958:	68fb      	ldr	r3, [r7, #12]
     95a:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
     95e:	ea4f 4313 	mov.w	r3, r3, lsr #16
     962:	74fb      	strb	r3, [r7, #19]
	x_axis = change_endianness(x_axis);
     964:	f997 3013 	ldrsb.w	r3, [r7, #19]
     968:	4618      	mov	r0, r3
     96a:	f7ff ff0f 	bl	78c <change_endianness>
     96e:	4603      	mov	r3, r0
     970:	b2db      	uxtb	r3, r3
     972:	74fb      	strb	r3, [r7, #19]

	up = (uint8_t)((controller_data_local & up_mask) >> 4);
     974:	68fb      	ldr	r3, [r7, #12]
     976:	f003 0310 	and.w	r3, r3, #16
     97a:	ea4f 1313 	mov.w	r3, r3, lsr #4
     97e:	753b      	strb	r3, [r7, #20]
	down = (uint8_t)((controller_data_local & down_mask) >> 5);
     980:	68fb      	ldr	r3, [r7, #12]
     982:	f003 0320 	and.w	r3, r3, #32
     986:	ea4f 1353 	mov.w	r3, r3, lsr #5
     98a:	757b      	strb	r3, [r7, #21]
	left = (uint8_t)((controller_data_local & left_mask) >> 6);
     98c:	68fb      	ldr	r3, [r7, #12]
     98e:	f003 0340 	and.w	r3, r3, #64	; 0x40
     992:	ea4f 1393 	mov.w	r3, r3, lsr #6
     996:	75bb      	strb	r3, [r7, #22]
	right =(uint8_t)((controller_data_local & right_mask) >> 7);
     998:	68fb      	ldr	r3, [r7, #12]
     99a:	f003 0380 	and.w	r3, r3, #128	; 0x80
     99e:	ea4f 13d3 	mov.w	r3, r3, lsr #7
     9a2:	75fb      	strb	r3, [r7, #23]

	axis_buff[0] = y_axis;
     9a4:	687b      	ldr	r3, [r7, #4]
     9a6:	7cba      	ldrb	r2, [r7, #18]
     9a8:	701a      	strb	r2, [r3, #0]
	axis_buff[1] = x_axis;
     9aa:	687b      	ldr	r3, [r7, #4]
     9ac:	f103 0301 	add.w	r3, r3, #1
     9b0:	7cfa      	ldrb	r2, [r7, #19]
     9b2:	701a      	strb	r2, [r3, #0]
	dpad_buff[0] = up;
     9b4:	68bb      	ldr	r3, [r7, #8]
     9b6:	7d3a      	ldrb	r2, [r7, #20]
     9b8:	701a      	strb	r2, [r3, #0]
	dpad_buff[1] = down;
     9ba:	68bb      	ldr	r3, [r7, #8]
     9bc:	f103 0301 	add.w	r3, r3, #1
     9c0:	7d7a      	ldrb	r2, [r7, #21]
     9c2:	701a      	strb	r2, [r3, #0]
	dpad_buff[2] = left;
     9c4:	68bb      	ldr	r3, [r7, #8]
     9c6:	f103 0302 	add.w	r3, r3, #2
     9ca:	7dba      	ldrb	r2, [r7, #22]
     9cc:	701a      	strb	r2, [r3, #0]
	dpad_buff[3] = right;
     9ce:	68bb      	ldr	r3, [r7, #8]
     9d0:	f103 0303 	add.w	r3, r3, #3
     9d4:	7dfa      	ldrb	r2, [r7, #23]
     9d6:	701a      	strb	r2, [r3, #0]

}
     9d8:	f107 0718 	add.w	r7, r7, #24
     9dc:	46bd      	mov	sp, r7
     9de:	bd80      	pop	{r7, pc}

000009e0 <calc_left_wheel_duty_cycle_stick>:

uint8_t calc_left_wheel_duty_cycle_stick(int8_t x_axis, int8_t y_axis, float speed_percentage) {
     9e0:	b590      	push	{r4, r7, lr}
     9e2:	b085      	sub	sp, #20
     9e4:	af00      	add	r7, sp, #0
     9e6:	460b      	mov	r3, r1
     9e8:	603a      	str	r2, [r7, #0]
     9ea:	4602      	mov	r2, r0
     9ec:	71fa      	strb	r2, [r7, #7]
     9ee:	71bb      	strb	r3, [r7, #6]
	float duty_cycle;
	if(x_axis > 0) {
     9f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
     9f4:	2b00      	cmp	r3, #0
     9f6:	dd30      	ble.n	a5a <calc_left_wheel_duty_cycle_stick+0x7a>
		duty_cycle = speed_percentage * abs(x_axis)/max_axis_thres;
     9f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
     9fc:	2b00      	cmp	r3, #0
     9fe:	bfb8      	it	lt
     a00:	425b      	neglt	r3, r3
     a02:	4618      	mov	r0, r3
     a04:	f001 feba 	bl	277c <__aeabi_i2f>
     a08:	4603      	mov	r3, r0
     a0a:	4618      	mov	r0, r3
     a0c:	6839      	ldr	r1, [r7, #0]
     a0e:	f001 ff09 	bl	2824 <__aeabi_fmul>
     a12:	4603      	mov	r3, r0
     a14:	4618      	mov	r0, r3
     a16:	4942      	ldr	r1, [pc, #264]	; (b20 <calc_left_wheel_duty_cycle_stick+0x140>)
     a18:	f001 ffb8 	bl	298c <__aeabi_fdiv>
     a1c:	4603      	mov	r3, r0
     a1e:	60bb      	str	r3, [r7, #8]
		duty_cycle = (duty_cycle > min_duty_cycle) ? duty_cycle : min_duty_cycle;
     a20:	68b8      	ldr	r0, [r7, #8]
     a22:	f001 fa93 	bl	1f4c <__aeabi_f2d>
     a26:	4602      	mov	r2, r0
     a28:	460b      	mov	r3, r1
     a2a:	f04f 0100 	mov.w	r1, #0
     a2e:	460c      	mov	r4, r1
     a30:	4610      	mov	r0, r2
     a32:	4619      	mov	r1, r3
     a34:	a336      	add	r3, pc, #216	; (adr r3, b10 <calc_left_wheel_duty_cycle_stick+0x130>)
     a36:	e9d3 2300 	ldrd	r2, r3, [r3]
     a3a:	f001 fd6b 	bl	2514 <__aeabi_dcmpgt>
     a3e:	4603      	mov	r3, r0
     a40:	2b00      	cmp	r3, #0
     a42:	d002      	beq.n	a4a <calc_left_wheel_duty_cycle_stick+0x6a>
     a44:	f04f 0301 	mov.w	r3, #1
     a48:	461c      	mov	r4, r3
     a4a:	b2e3      	uxtb	r3, r4
     a4c:	2b00      	cmp	r3, #0
     a4e:	d001      	beq.n	a54 <calc_left_wheel_duty_cycle_stick+0x74>
     a50:	68bb      	ldr	r3, [r7, #8]
     a52:	e000      	b.n	a56 <calc_left_wheel_duty_cycle_stick+0x76>
     a54:	4b33      	ldr	r3, [pc, #204]	; (b24 <calc_left_wheel_duty_cycle_stick+0x144>)
     a56:	60bb      	str	r3, [r7, #8]
     a58:	e027      	b.n	aaa <calc_left_wheel_duty_cycle_stick+0xca>
	}
	else if(x_axis <0) {
     a5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
     a5e:	2b00      	cmp	r3, #0
     a60:	da09      	bge.n	a76 <calc_left_wheel_duty_cycle_stick+0x96>
		if(y_axis > 0) {
     a62:	f997 3006 	ldrsb.w	r3, [r7, #6]
     a66:	2b00      	cmp	r3, #0
     a68:	dd02      	ble.n	a70 <calc_left_wheel_duty_cycle_stick+0x90>
			duty_cycle = mid_duty_cycle;
     a6a:	4b2f      	ldr	r3, [pc, #188]	; (b28 <calc_left_wheel_duty_cycle_stick+0x148>)
     a6c:	60bb      	str	r3, [r7, #8]
		}else {
			duty_cycle = min_duty_cycle;
     a6e:	e01c      	b.n	aaa <calc_left_wheel_duty_cycle_stick+0xca>
     a70:	4b2c      	ldr	r3, [pc, #176]	; (b24 <calc_left_wheel_duty_cycle_stick+0x144>)
     a72:	60bb      	str	r3, [r7, #8]
     a74:	e019      	b.n	aaa <calc_left_wheel_duty_cycle_stick+0xca>
		}
	}
	else {
		duty_cycle = (y_axis == 0) ? 0 : speed_percentage * max_duty_cycle;
     a76:	f997 3006 	ldrsb.w	r3, [r7, #6]
     a7a:	2b00      	cmp	r3, #0
     a7c:	d013      	beq.n	aa6 <calc_left_wheel_duty_cycle_stick+0xc6>
     a7e:	6838      	ldr	r0, [r7, #0]
     a80:	f001 fa64 	bl	1f4c <__aeabi_f2d>
     a84:	4602      	mov	r2, r0
     a86:	460b      	mov	r3, r1
     a88:	4610      	mov	r0, r2
     a8a:	4619      	mov	r1, r3
     a8c:	a322      	add	r3, pc, #136	; (adr r3, b18 <calc_left_wheel_duty_cycle_stick+0x138>)
     a8e:	e9d3 2300 	ldrd	r2, r3, [r3]
     a92:	f001 faaf 	bl	1ff4 <__aeabi_dmul>
     a96:	4602      	mov	r2, r0
     a98:	460b      	mov	r3, r1
     a9a:	4610      	mov	r0, r2
     a9c:	4619      	mov	r1, r3
     a9e:	f001 fd63 	bl	2568 <__aeabi_d2f>
     aa2:	4603      	mov	r3, r0
     aa4:	e000      	b.n	aa8 <calc_left_wheel_duty_cycle_stick+0xc8>
     aa6:	4b21      	ldr	r3, [pc, #132]	; (b2c <calc_left_wheel_duty_cycle_stick+0x14c>)
     aa8:	60bb      	str	r3, [r7, #8]
	}
	uint8_t temp = (uint8_t) floor(duty_cycle *100);
     aaa:	68b8      	ldr	r0, [r7, #8]
     aac:	4920      	ldr	r1, [pc, #128]	; (b30 <calc_left_wheel_duty_cycle_stick+0x150>)
     aae:	f001 feb9 	bl	2824 <__aeabi_fmul>
     ab2:	4603      	mov	r3, r0
     ab4:	4618      	mov	r0, r3
     ab6:	f001 fa49 	bl	1f4c <__aeabi_f2d>
     aba:	4602      	mov	r2, r0
     abc:	460b      	mov	r3, r1
     abe:	4610      	mov	r0, r2
     ac0:	4619      	mov	r1, r3
     ac2:	f007 fde5 	bl	8690 <floor>
     ac6:	4602      	mov	r2, r0
     ac8:	460b      	mov	r3, r1
     aca:	4610      	mov	r0, r2
     acc:	4619      	mov	r1, r3
     ace:	f001 fd2b 	bl	2528 <__aeabi_d2uiz>
     ad2:	4603      	mov	r3, r0
     ad4:	73fb      	strb	r3, [r7, #15]

	return (uint8_t) floor(duty_cycle*100);
     ad6:	68b8      	ldr	r0, [r7, #8]
     ad8:	4915      	ldr	r1, [pc, #84]	; (b30 <calc_left_wheel_duty_cycle_stick+0x150>)
     ada:	f001 fea3 	bl	2824 <__aeabi_fmul>
     ade:	4603      	mov	r3, r0
     ae0:	4618      	mov	r0, r3
     ae2:	f001 fa33 	bl	1f4c <__aeabi_f2d>
     ae6:	4602      	mov	r2, r0
     ae8:	460b      	mov	r3, r1
     aea:	4610      	mov	r0, r2
     aec:	4619      	mov	r1, r3
     aee:	f007 fdcf 	bl	8690 <floor>
     af2:	4602      	mov	r2, r0
     af4:	460b      	mov	r3, r1
     af6:	4610      	mov	r0, r2
     af8:	4619      	mov	r1, r3
     afa:	f001 fd15 	bl	2528 <__aeabi_d2uiz>
     afe:	4603      	mov	r3, r0
     b00:	b2db      	uxtb	r3, r3
}
     b02:	4618      	mov	r0, r3
     b04:	f107 0714 	add.w	r7, r7, #20
     b08:	46bd      	mov	sp, r7
     b0a:	bd90      	pop	{r4, r7, pc}
     b0c:	f3af 8000 	nop.w
     b10:	33333333 	.word	0x33333333
     b14:	3fd33333 	.word	0x3fd33333
     b18:	cccccccd 	.word	0xcccccccd
     b1c:	3feccccc 	.word	0x3feccccc
     b20:	42fe0000 	.word	0x42fe0000
     b24:	3e99999a 	.word	0x3e99999a
     b28:	3f19999a 	.word	0x3f19999a
     b2c:	00000000 	.word	0x00000000
     b30:	42c80000 	.word	0x42c80000
     b34:	f3af 8000 	nop.w

00000b38 <calc_right_wheel_duty_cycle_stick>:

uint8_t calc_right_wheel_duty_cycle_stick(int8_t x_axis, int8_t y_axis, float speed_percentage) {
     b38:	b590      	push	{r4, r7, lr}
     b3a:	b085      	sub	sp, #20
     b3c:	af00      	add	r7, sp, #0
     b3e:	460b      	mov	r3, r1
     b40:	603a      	str	r2, [r7, #0]
     b42:	4602      	mov	r2, r0
     b44:	71fa      	strb	r2, [r7, #7]
     b46:	71bb      	strb	r3, [r7, #6]
	float duty_cycle;
	if(x_axis < 0) {
     b48:	f997 3007 	ldrsb.w	r3, [r7, #7]
     b4c:	2b00      	cmp	r3, #0
     b4e:	da30      	bge.n	bb2 <calc_right_wheel_duty_cycle_stick+0x7a>
		duty_cycle = speed_percentage * abs(x_axis)/max_axis_thres;
     b50:	f997 3007 	ldrsb.w	r3, [r7, #7]
     b54:	2b00      	cmp	r3, #0
     b56:	bfb8      	it	lt
     b58:	425b      	neglt	r3, r3
     b5a:	4618      	mov	r0, r3
     b5c:	f001 fe0e 	bl	277c <__aeabi_i2f>
     b60:	4603      	mov	r3, r0
     b62:	4618      	mov	r0, r3
     b64:	6839      	ldr	r1, [r7, #0]
     b66:	f001 fe5d 	bl	2824 <__aeabi_fmul>
     b6a:	4603      	mov	r3, r0
     b6c:	4618      	mov	r0, r3
     b6e:	4942      	ldr	r1, [pc, #264]	; (c78 <calc_right_wheel_duty_cycle_stick+0x140>)
     b70:	f001 ff0c 	bl	298c <__aeabi_fdiv>
     b74:	4603      	mov	r3, r0
     b76:	60bb      	str	r3, [r7, #8]
		duty_cycle = (duty_cycle > min_duty_cycle) ? duty_cycle : min_duty_cycle;
     b78:	68b8      	ldr	r0, [r7, #8]
     b7a:	f001 f9e7 	bl	1f4c <__aeabi_f2d>
     b7e:	4602      	mov	r2, r0
     b80:	460b      	mov	r3, r1
     b82:	f04f 0100 	mov.w	r1, #0
     b86:	460c      	mov	r4, r1
     b88:	4610      	mov	r0, r2
     b8a:	4619      	mov	r1, r3
     b8c:	a336      	add	r3, pc, #216	; (adr r3, c68 <calc_right_wheel_duty_cycle_stick+0x130>)
     b8e:	e9d3 2300 	ldrd	r2, r3, [r3]
     b92:	f001 fcbf 	bl	2514 <__aeabi_dcmpgt>
     b96:	4603      	mov	r3, r0
     b98:	2b00      	cmp	r3, #0
     b9a:	d002      	beq.n	ba2 <calc_right_wheel_duty_cycle_stick+0x6a>
     b9c:	f04f 0301 	mov.w	r3, #1
     ba0:	461c      	mov	r4, r3
     ba2:	b2e3      	uxtb	r3, r4
     ba4:	2b00      	cmp	r3, #0
     ba6:	d001      	beq.n	bac <calc_right_wheel_duty_cycle_stick+0x74>
     ba8:	68bb      	ldr	r3, [r7, #8]
     baa:	e000      	b.n	bae <calc_right_wheel_duty_cycle_stick+0x76>
     bac:	4b33      	ldr	r3, [pc, #204]	; (c7c <calc_right_wheel_duty_cycle_stick+0x144>)
     bae:	60bb      	str	r3, [r7, #8]
     bb0:	e027      	b.n	c02 <calc_right_wheel_duty_cycle_stick+0xca>
	}
	else if(x_axis > 0) {
     bb2:	f997 3007 	ldrsb.w	r3, [r7, #7]
     bb6:	2b00      	cmp	r3, #0
     bb8:	dd09      	ble.n	bce <calc_right_wheel_duty_cycle_stick+0x96>
		if(y_axis > 0) {
     bba:	f997 3006 	ldrsb.w	r3, [r7, #6]
     bbe:	2b00      	cmp	r3, #0
     bc0:	dd02      	ble.n	bc8 <calc_right_wheel_duty_cycle_stick+0x90>
			duty_cycle = mid_duty_cycle;
     bc2:	4b2f      	ldr	r3, [pc, #188]	; (c80 <calc_right_wheel_duty_cycle_stick+0x148>)
     bc4:	60bb      	str	r3, [r7, #8]
		}else {
			duty_cycle = min_duty_cycle;
     bc6:	e01c      	b.n	c02 <calc_right_wheel_duty_cycle_stick+0xca>
     bc8:	4b2c      	ldr	r3, [pc, #176]	; (c7c <calc_right_wheel_duty_cycle_stick+0x144>)
     bca:	60bb      	str	r3, [r7, #8]
     bcc:	e019      	b.n	c02 <calc_right_wheel_duty_cycle_stick+0xca>
		}
	}
	else {
		duty_cycle = (y_axis == 0) ? 0 : speed_percentage * max_duty_cycle;
     bce:	f997 3006 	ldrsb.w	r3, [r7, #6]
     bd2:	2b00      	cmp	r3, #0
     bd4:	d013      	beq.n	bfe <calc_right_wheel_duty_cycle_stick+0xc6>
     bd6:	6838      	ldr	r0, [r7, #0]
     bd8:	f001 f9b8 	bl	1f4c <__aeabi_f2d>
     bdc:	4602      	mov	r2, r0
     bde:	460b      	mov	r3, r1
     be0:	4610      	mov	r0, r2
     be2:	4619      	mov	r1, r3
     be4:	a322      	add	r3, pc, #136	; (adr r3, c70 <calc_right_wheel_duty_cycle_stick+0x138>)
     be6:	e9d3 2300 	ldrd	r2, r3, [r3]
     bea:	f001 fa03 	bl	1ff4 <__aeabi_dmul>
     bee:	4602      	mov	r2, r0
     bf0:	460b      	mov	r3, r1
     bf2:	4610      	mov	r0, r2
     bf4:	4619      	mov	r1, r3
     bf6:	f001 fcb7 	bl	2568 <__aeabi_d2f>
     bfa:	4603      	mov	r3, r0
     bfc:	e000      	b.n	c00 <calc_right_wheel_duty_cycle_stick+0xc8>
     bfe:	4b21      	ldr	r3, [pc, #132]	; (c84 <calc_right_wheel_duty_cycle_stick+0x14c>)
     c00:	60bb      	str	r3, [r7, #8]
	}
	uint8_t temp = (uint8_t) floor(duty_cycle *100);
     c02:	68b8      	ldr	r0, [r7, #8]
     c04:	4920      	ldr	r1, [pc, #128]	; (c88 <calc_right_wheel_duty_cycle_stick+0x150>)
     c06:	f001 fe0d 	bl	2824 <__aeabi_fmul>
     c0a:	4603      	mov	r3, r0
     c0c:	4618      	mov	r0, r3
     c0e:	f001 f99d 	bl	1f4c <__aeabi_f2d>
     c12:	4602      	mov	r2, r0
     c14:	460b      	mov	r3, r1
     c16:	4610      	mov	r0, r2
     c18:	4619      	mov	r1, r3
     c1a:	f007 fd39 	bl	8690 <floor>
     c1e:	4602      	mov	r2, r0
     c20:	460b      	mov	r3, r1
     c22:	4610      	mov	r0, r2
     c24:	4619      	mov	r1, r3
     c26:	f001 fc7f 	bl	2528 <__aeabi_d2uiz>
     c2a:	4603      	mov	r3, r0
     c2c:	73fb      	strb	r3, [r7, #15]
	return (uint8_t) floor(duty_cycle*100);
     c2e:	68b8      	ldr	r0, [r7, #8]
     c30:	4915      	ldr	r1, [pc, #84]	; (c88 <calc_right_wheel_duty_cycle_stick+0x150>)
     c32:	f001 fdf7 	bl	2824 <__aeabi_fmul>
     c36:	4603      	mov	r3, r0
     c38:	4618      	mov	r0, r3
     c3a:	f001 f987 	bl	1f4c <__aeabi_f2d>
     c3e:	4602      	mov	r2, r0
     c40:	460b      	mov	r3, r1
     c42:	4610      	mov	r0, r2
     c44:	4619      	mov	r1, r3
     c46:	f007 fd23 	bl	8690 <floor>
     c4a:	4602      	mov	r2, r0
     c4c:	460b      	mov	r3, r1
     c4e:	4610      	mov	r0, r2
     c50:	4619      	mov	r1, r3
     c52:	f001 fc69 	bl	2528 <__aeabi_d2uiz>
     c56:	4603      	mov	r3, r0
     c58:	b2db      	uxtb	r3, r3
}
     c5a:	4618      	mov	r0, r3
     c5c:	f107 0714 	add.w	r7, r7, #20
     c60:	46bd      	mov	sp, r7
     c62:	bd90      	pop	{r4, r7, pc}
     c64:	f3af 8000 	nop.w
     c68:	33333333 	.word	0x33333333
     c6c:	3fd33333 	.word	0x3fd33333
     c70:	cccccccd 	.word	0xcccccccd
     c74:	3feccccc 	.word	0x3feccccc
     c78:	42fe0000 	.word	0x42fe0000
     c7c:	3e99999a 	.word	0x3e99999a
     c80:	3f19999a 	.word	0x3f19999a
     c84:	00000000 	.word	0x00000000
     c88:	42c80000 	.word	0x42c80000
     c8c:	f3af 8000 	nop.w

00000c90 <calc_left_wheel_duty_cycle_dpad>:

uint8_t calc_left_wheel_duty_cycle_dpad(uint8_t up, uint8_t down, uint8_t left, uint8_t right){
     c90:	b580      	push	{r7, lr}
     c92:	b084      	sub	sp, #16
     c94:	af00      	add	r7, sp, #0
     c96:	71f8      	strb	r0, [r7, #7]
     c98:	71b9      	strb	r1, [r7, #6]
     c9a:	717a      	strb	r2, [r7, #5]
     c9c:	713b      	strb	r3, [r7, #4]
	float duty_cycle;
	if((right && !left && !up && !down) || (right && !left && up && down)) { //net of right only
     c9e:	793b      	ldrb	r3, [r7, #4]
     ca0:	2b00      	cmp	r3, #0
     ca2:	d008      	beq.n	cb6 <calc_left_wheel_duty_cycle_dpad+0x26>
     ca4:	797b      	ldrb	r3, [r7, #5]
     ca6:	2b00      	cmp	r3, #0
     ca8:	d105      	bne.n	cb6 <calc_left_wheel_duty_cycle_dpad+0x26>
     caa:	79fb      	ldrb	r3, [r7, #7]
     cac:	2b00      	cmp	r3, #0
     cae:	d102      	bne.n	cb6 <calc_left_wheel_duty_cycle_dpad+0x26>
     cb0:	79bb      	ldrb	r3, [r7, #6]
     cb2:	2b00      	cmp	r3, #0
     cb4:	d00b      	beq.n	cce <calc_left_wheel_duty_cycle_dpad+0x3e>
     cb6:	793b      	ldrb	r3, [r7, #4]
     cb8:	2b00      	cmp	r3, #0
     cba:	d00b      	beq.n	cd4 <calc_left_wheel_duty_cycle_dpad+0x44>
     cbc:	797b      	ldrb	r3, [r7, #5]
     cbe:	2b00      	cmp	r3, #0
     cc0:	d108      	bne.n	cd4 <calc_left_wheel_duty_cycle_dpad+0x44>
     cc2:	79fb      	ldrb	r3, [r7, #7]
     cc4:	2b00      	cmp	r3, #0
     cc6:	d005      	beq.n	cd4 <calc_left_wheel_duty_cycle_dpad+0x44>
     cc8:	79bb      	ldrb	r3, [r7, #6]
     cca:	2b00      	cmp	r3, #0
     ccc:	d002      	beq.n	cd4 <calc_left_wheel_duty_cycle_dpad+0x44>
		duty_cycle = max_duty_cycle;
     cce:	4b4a      	ldr	r3, [pc, #296]	; (df8 <calc_left_wheel_duty_cycle_dpad+0x168>)
     cd0:	60fb      	str	r3, [r7, #12]
	return (uint8_t) floor(duty_cycle*100);
}

uint8_t calc_left_wheel_duty_cycle_dpad(uint8_t up, uint8_t down, uint8_t left, uint8_t right){
	float duty_cycle;
	if((right && !left && !up && !down) || (right && !left && up && down)) { //net of right only
     cd2:	e076      	b.n	dc2 <calc_left_wheel_duty_cycle_dpad+0x132>
		duty_cycle = max_duty_cycle;
	}
	else if((!right && left && !up && !down) || (!right && left && up && down)){ //net left only
     cd4:	793b      	ldrb	r3, [r7, #4]
     cd6:	2b00      	cmp	r3, #0
     cd8:	d108      	bne.n	cec <calc_left_wheel_duty_cycle_dpad+0x5c>
     cda:	797b      	ldrb	r3, [r7, #5]
     cdc:	2b00      	cmp	r3, #0
     cde:	d005      	beq.n	cec <calc_left_wheel_duty_cycle_dpad+0x5c>
     ce0:	79fb      	ldrb	r3, [r7, #7]
     ce2:	2b00      	cmp	r3, #0
     ce4:	d102      	bne.n	cec <calc_left_wheel_duty_cycle_dpad+0x5c>
     ce6:	79bb      	ldrb	r3, [r7, #6]
     ce8:	2b00      	cmp	r3, #0
     cea:	d00b      	beq.n	d04 <calc_left_wheel_duty_cycle_dpad+0x74>
     cec:	793b      	ldrb	r3, [r7, #4]
     cee:	2b00      	cmp	r3, #0
     cf0:	d10b      	bne.n	d0a <calc_left_wheel_duty_cycle_dpad+0x7a>
     cf2:	797b      	ldrb	r3, [r7, #5]
     cf4:	2b00      	cmp	r3, #0
     cf6:	d008      	beq.n	d0a <calc_left_wheel_duty_cycle_dpad+0x7a>
     cf8:	79fb      	ldrb	r3, [r7, #7]
     cfa:	2b00      	cmp	r3, #0
     cfc:	d005      	beq.n	d0a <calc_left_wheel_duty_cycle_dpad+0x7a>
     cfe:	79bb      	ldrb	r3, [r7, #6]
     d00:	2b00      	cmp	r3, #0
     d02:	d002      	beq.n	d0a <calc_left_wheel_duty_cycle_dpad+0x7a>
		duty_cycle = min_duty_cycle;
     d04:	4b3d      	ldr	r3, [pc, #244]	; (dfc <calc_left_wheel_duty_cycle_dpad+0x16c>)
     d06:	60fb      	str	r3, [r7, #12]
uint8_t calc_left_wheel_duty_cycle_dpad(uint8_t up, uint8_t down, uint8_t left, uint8_t right){
	float duty_cycle;
	if((right && !left && !up && !down) || (right && !left && up && down)) { //net of right only
		duty_cycle = max_duty_cycle;
	}
	else if((!right && left && !up && !down) || (!right && left && up && down)){ //net left only
     d08:	e05b      	b.n	dc2 <calc_left_wheel_duty_cycle_dpad+0x132>
		duty_cycle = min_duty_cycle;
	}
	else if((!right && !left && up && !down) || (right && left && up && !down)){ //net up only
     d0a:	793b      	ldrb	r3, [r7, #4]
     d0c:	2b00      	cmp	r3, #0
     d0e:	d108      	bne.n	d22 <calc_left_wheel_duty_cycle_dpad+0x92>
     d10:	797b      	ldrb	r3, [r7, #5]
     d12:	2b00      	cmp	r3, #0
     d14:	d105      	bne.n	d22 <calc_left_wheel_duty_cycle_dpad+0x92>
     d16:	79fb      	ldrb	r3, [r7, #7]
     d18:	2b00      	cmp	r3, #0
     d1a:	d002      	beq.n	d22 <calc_left_wheel_duty_cycle_dpad+0x92>
     d1c:	79bb      	ldrb	r3, [r7, #6]
     d1e:	2b00      	cmp	r3, #0
     d20:	d00b      	beq.n	d3a <calc_left_wheel_duty_cycle_dpad+0xaa>
     d22:	793b      	ldrb	r3, [r7, #4]
     d24:	2b00      	cmp	r3, #0
     d26:	d00b      	beq.n	d40 <calc_left_wheel_duty_cycle_dpad+0xb0>
     d28:	797b      	ldrb	r3, [r7, #5]
     d2a:	2b00      	cmp	r3, #0
     d2c:	d008      	beq.n	d40 <calc_left_wheel_duty_cycle_dpad+0xb0>
     d2e:	79fb      	ldrb	r3, [r7, #7]
     d30:	2b00      	cmp	r3, #0
     d32:	d005      	beq.n	d40 <calc_left_wheel_duty_cycle_dpad+0xb0>
     d34:	79bb      	ldrb	r3, [r7, #6]
     d36:	2b00      	cmp	r3, #0
     d38:	d102      	bne.n	d40 <calc_left_wheel_duty_cycle_dpad+0xb0>
		duty_cycle = max_duty_cycle;
     d3a:	4b2f      	ldr	r3, [pc, #188]	; (df8 <calc_left_wheel_duty_cycle_dpad+0x168>)
     d3c:	60fb      	str	r3, [r7, #12]
		duty_cycle = max_duty_cycle;
	}
	else if((!right && left && !up && !down) || (!right && left && up && down)){ //net left only
		duty_cycle = min_duty_cycle;
	}
	else if((!right && !left && up && !down) || (right && left && up && !down)){ //net up only
     d3e:	e040      	b.n	dc2 <calc_left_wheel_duty_cycle_dpad+0x132>
		duty_cycle = max_duty_cycle;
	}
	else if((!right && !left && !up && down) || (right && left && !up && down)){ //net down only
     d40:	793b      	ldrb	r3, [r7, #4]
     d42:	2b00      	cmp	r3, #0
     d44:	d108      	bne.n	d58 <calc_left_wheel_duty_cycle_dpad+0xc8>
     d46:	797b      	ldrb	r3, [r7, #5]
     d48:	2b00      	cmp	r3, #0
     d4a:	d105      	bne.n	d58 <calc_left_wheel_duty_cycle_dpad+0xc8>
     d4c:	79fb      	ldrb	r3, [r7, #7]
     d4e:	2b00      	cmp	r3, #0
     d50:	d102      	bne.n	d58 <calc_left_wheel_duty_cycle_dpad+0xc8>
     d52:	79bb      	ldrb	r3, [r7, #6]
     d54:	2b00      	cmp	r3, #0
     d56:	d10b      	bne.n	d70 <calc_left_wheel_duty_cycle_dpad+0xe0>
     d58:	793b      	ldrb	r3, [r7, #4]
     d5a:	2b00      	cmp	r3, #0
     d5c:	d00b      	beq.n	d76 <calc_left_wheel_duty_cycle_dpad+0xe6>
     d5e:	797b      	ldrb	r3, [r7, #5]
     d60:	2b00      	cmp	r3, #0
     d62:	d008      	beq.n	d76 <calc_left_wheel_duty_cycle_dpad+0xe6>
     d64:	79fb      	ldrb	r3, [r7, #7]
     d66:	2b00      	cmp	r3, #0
     d68:	d105      	bne.n	d76 <calc_left_wheel_duty_cycle_dpad+0xe6>
     d6a:	79bb      	ldrb	r3, [r7, #6]
     d6c:	2b00      	cmp	r3, #0
     d6e:	d002      	beq.n	d76 <calc_left_wheel_duty_cycle_dpad+0xe6>
		duty_cycle = max_duty_cycle;
     d70:	4b21      	ldr	r3, [pc, #132]	; (df8 <calc_left_wheel_duty_cycle_dpad+0x168>)
     d72:	60fb      	str	r3, [r7, #12]
		duty_cycle = min_duty_cycle;
	}
	else if((!right && !left && up && !down) || (right && left && up && !down)){ //net up only
		duty_cycle = max_duty_cycle;
	}
	else if((!right && !left && !up && down) || (right && left && !up && down)){ //net down only
     d74:	e025      	b.n	dc2 <calc_left_wheel_duty_cycle_dpad+0x132>
		duty_cycle = max_duty_cycle;
	}
	else if(down && right) { //down right
     d76:	79bb      	ldrb	r3, [r7, #6]
     d78:	2b00      	cmp	r3, #0
     d7a:	d005      	beq.n	d88 <calc_left_wheel_duty_cycle_dpad+0xf8>
     d7c:	793b      	ldrb	r3, [r7, #4]
     d7e:	2b00      	cmp	r3, #0
     d80:	d002      	beq.n	d88 <calc_left_wheel_duty_cycle_dpad+0xf8>
		duty_cycle = mid_duty_cycle;
     d82:	4b1f      	ldr	r3, [pc, #124]	; (e00 <calc_left_wheel_duty_cycle_dpad+0x170>)
     d84:	60fb      	str	r3, [r7, #12]
		duty_cycle = max_duty_cycle;
	}
	else if((!right && !left && !up && down) || (right && left && !up && down)){ //net down only
		duty_cycle = max_duty_cycle;
	}
	else if(down && right) { //down right
     d86:	e01c      	b.n	dc2 <calc_left_wheel_duty_cycle_dpad+0x132>
		duty_cycle = mid_duty_cycle;
	}
	else if(down && left) { //down left
     d88:	79bb      	ldrb	r3, [r7, #6]
     d8a:	2b00      	cmp	r3, #0
     d8c:	d005      	beq.n	d9a <calc_left_wheel_duty_cycle_dpad+0x10a>
     d8e:	797b      	ldrb	r3, [r7, #5]
     d90:	2b00      	cmp	r3, #0
     d92:	d002      	beq.n	d9a <calc_left_wheel_duty_cycle_dpad+0x10a>
		duty_cycle = min_duty_cycle;
     d94:	4b19      	ldr	r3, [pc, #100]	; (dfc <calc_left_wheel_duty_cycle_dpad+0x16c>)
     d96:	60fb      	str	r3, [r7, #12]
		duty_cycle = max_duty_cycle;
	}
	else if(down && right) { //down right
		duty_cycle = mid_duty_cycle;
	}
	else if(down && left) { //down left
     d98:	e013      	b.n	dc2 <calc_left_wheel_duty_cycle_dpad+0x132>
		duty_cycle = min_duty_cycle;
	}
	else if(up && left) { //up left
     d9a:	79fb      	ldrb	r3, [r7, #7]
     d9c:	2b00      	cmp	r3, #0
     d9e:	d005      	beq.n	dac <calc_left_wheel_duty_cycle_dpad+0x11c>
     da0:	797b      	ldrb	r3, [r7, #5]
     da2:	2b00      	cmp	r3, #0
     da4:	d002      	beq.n	dac <calc_left_wheel_duty_cycle_dpad+0x11c>
		duty_cycle = min_duty_cycle;
     da6:	4b15      	ldr	r3, [pc, #84]	; (dfc <calc_left_wheel_duty_cycle_dpad+0x16c>)
     da8:	60fb      	str	r3, [r7, #12]
		duty_cycle = mid_duty_cycle;
	}
	else if(down && left) { //down left
		duty_cycle = min_duty_cycle;
	}
	else if(up && left) { //up left
     daa:	e00a      	b.n	dc2 <calc_left_wheel_duty_cycle_dpad+0x132>
		duty_cycle = min_duty_cycle;
	}
	else if(up && right) { //up right
     dac:	79fb      	ldrb	r3, [r7, #7]
     dae:	2b00      	cmp	r3, #0
     db0:	d005      	beq.n	dbe <calc_left_wheel_duty_cycle_dpad+0x12e>
     db2:	793b      	ldrb	r3, [r7, #4]
     db4:	2b00      	cmp	r3, #0
     db6:	d002      	beq.n	dbe <calc_left_wheel_duty_cycle_dpad+0x12e>
		duty_cycle = mid_duty_cycle;
     db8:	4b11      	ldr	r3, [pc, #68]	; (e00 <calc_left_wheel_duty_cycle_dpad+0x170>)
     dba:	60fb      	str	r3, [r7, #12]
		duty_cycle = min_duty_cycle;
	}
	else if(up && left) { //up left
		duty_cycle = min_duty_cycle;
	}
	else if(up && right) { //up right
     dbc:	e001      	b.n	dc2 <calc_left_wheel_duty_cycle_dpad+0x132>
		duty_cycle = mid_duty_cycle;
	}
	else {
		duty_cycle = 0;
     dbe:	4b11      	ldr	r3, [pc, #68]	; (e04 <calc_left_wheel_duty_cycle_dpad+0x174>)
     dc0:	60fb      	str	r3, [r7, #12]
	}
	return (uint8_t) floor(duty_cycle*100);
     dc2:	68f8      	ldr	r0, [r7, #12]
     dc4:	4910      	ldr	r1, [pc, #64]	; (e08 <calc_left_wheel_duty_cycle_dpad+0x178>)
     dc6:	f001 fd2d 	bl	2824 <__aeabi_fmul>
     dca:	4603      	mov	r3, r0
     dcc:	4618      	mov	r0, r3
     dce:	f001 f8bd 	bl	1f4c <__aeabi_f2d>
     dd2:	4602      	mov	r2, r0
     dd4:	460b      	mov	r3, r1
     dd6:	4610      	mov	r0, r2
     dd8:	4619      	mov	r1, r3
     dda:	f007 fc59 	bl	8690 <floor>
     dde:	4602      	mov	r2, r0
     de0:	460b      	mov	r3, r1
     de2:	4610      	mov	r0, r2
     de4:	4619      	mov	r1, r3
     de6:	f001 fb9f 	bl	2528 <__aeabi_d2uiz>
     dea:	4603      	mov	r3, r0
     dec:	b2db      	uxtb	r3, r3
}
     dee:	4618      	mov	r0, r3
     df0:	f107 0710 	add.w	r7, r7, #16
     df4:	46bd      	mov	sp, r7
     df6:	bd80      	pop	{r7, pc}
     df8:	3f666666 	.word	0x3f666666
     dfc:	3e99999a 	.word	0x3e99999a
     e00:	3f19999a 	.word	0x3f19999a
     e04:	00000000 	.word	0x00000000
     e08:	42c80000 	.word	0x42c80000

00000e0c <calc_right_wheel_duty_cycle_dpad>:

uint8_t calc_right_wheel_duty_cycle_dpad(uint8_t up, uint8_t down, uint8_t left, uint8_t right) {
     e0c:	b580      	push	{r7, lr}
     e0e:	b084      	sub	sp, #16
     e10:	af00      	add	r7, sp, #0
     e12:	71f8      	strb	r0, [r7, #7]
     e14:	71b9      	strb	r1, [r7, #6]
     e16:	717a      	strb	r2, [r7, #5]
     e18:	713b      	strb	r3, [r7, #4]
	float duty_cycle;
	if((right && !left && !up && !down) || (right && !left && up && down)) { //net of right only
     e1a:	793b      	ldrb	r3, [r7, #4]
     e1c:	2b00      	cmp	r3, #0
     e1e:	d008      	beq.n	e32 <calc_right_wheel_duty_cycle_dpad+0x26>
     e20:	797b      	ldrb	r3, [r7, #5]
     e22:	2b00      	cmp	r3, #0
     e24:	d105      	bne.n	e32 <calc_right_wheel_duty_cycle_dpad+0x26>
     e26:	79fb      	ldrb	r3, [r7, #7]
     e28:	2b00      	cmp	r3, #0
     e2a:	d102      	bne.n	e32 <calc_right_wheel_duty_cycle_dpad+0x26>
     e2c:	79bb      	ldrb	r3, [r7, #6]
     e2e:	2b00      	cmp	r3, #0
     e30:	d00b      	beq.n	e4a <calc_right_wheel_duty_cycle_dpad+0x3e>
     e32:	793b      	ldrb	r3, [r7, #4]
     e34:	2b00      	cmp	r3, #0
     e36:	d00b      	beq.n	e50 <calc_right_wheel_duty_cycle_dpad+0x44>
     e38:	797b      	ldrb	r3, [r7, #5]
     e3a:	2b00      	cmp	r3, #0
     e3c:	d108      	bne.n	e50 <calc_right_wheel_duty_cycle_dpad+0x44>
     e3e:	79fb      	ldrb	r3, [r7, #7]
     e40:	2b00      	cmp	r3, #0
     e42:	d005      	beq.n	e50 <calc_right_wheel_duty_cycle_dpad+0x44>
     e44:	79bb      	ldrb	r3, [r7, #6]
     e46:	2b00      	cmp	r3, #0
     e48:	d002      	beq.n	e50 <calc_right_wheel_duty_cycle_dpad+0x44>
		duty_cycle = min_duty_cycle;
     e4a:	4b4a      	ldr	r3, [pc, #296]	; (f74 <calc_right_wheel_duty_cycle_dpad+0x168>)
     e4c:	60fb      	str	r3, [r7, #12]
	return (uint8_t) floor(duty_cycle*100);
}

uint8_t calc_right_wheel_duty_cycle_dpad(uint8_t up, uint8_t down, uint8_t left, uint8_t right) {
	float duty_cycle;
	if((right && !left && !up && !down) || (right && !left && up && down)) { //net of right only
     e4e:	e076      	b.n	f3e <calc_right_wheel_duty_cycle_dpad+0x132>
		duty_cycle = min_duty_cycle;
	}
	else if((!right && left && !up && !down) || (!right && left && up && down)){ //net left only
     e50:	793b      	ldrb	r3, [r7, #4]
     e52:	2b00      	cmp	r3, #0
     e54:	d108      	bne.n	e68 <calc_right_wheel_duty_cycle_dpad+0x5c>
     e56:	797b      	ldrb	r3, [r7, #5]
     e58:	2b00      	cmp	r3, #0
     e5a:	d005      	beq.n	e68 <calc_right_wheel_duty_cycle_dpad+0x5c>
     e5c:	79fb      	ldrb	r3, [r7, #7]
     e5e:	2b00      	cmp	r3, #0
     e60:	d102      	bne.n	e68 <calc_right_wheel_duty_cycle_dpad+0x5c>
     e62:	79bb      	ldrb	r3, [r7, #6]
     e64:	2b00      	cmp	r3, #0
     e66:	d00b      	beq.n	e80 <calc_right_wheel_duty_cycle_dpad+0x74>
     e68:	793b      	ldrb	r3, [r7, #4]
     e6a:	2b00      	cmp	r3, #0
     e6c:	d10b      	bne.n	e86 <calc_right_wheel_duty_cycle_dpad+0x7a>
     e6e:	797b      	ldrb	r3, [r7, #5]
     e70:	2b00      	cmp	r3, #0
     e72:	d008      	beq.n	e86 <calc_right_wheel_duty_cycle_dpad+0x7a>
     e74:	79fb      	ldrb	r3, [r7, #7]
     e76:	2b00      	cmp	r3, #0
     e78:	d005      	beq.n	e86 <calc_right_wheel_duty_cycle_dpad+0x7a>
     e7a:	79bb      	ldrb	r3, [r7, #6]
     e7c:	2b00      	cmp	r3, #0
     e7e:	d002      	beq.n	e86 <calc_right_wheel_duty_cycle_dpad+0x7a>
		duty_cycle = max_duty_cycle;
     e80:	4b3d      	ldr	r3, [pc, #244]	; (f78 <calc_right_wheel_duty_cycle_dpad+0x16c>)
     e82:	60fb      	str	r3, [r7, #12]
uint8_t calc_right_wheel_duty_cycle_dpad(uint8_t up, uint8_t down, uint8_t left, uint8_t right) {
	float duty_cycle;
	if((right && !left && !up && !down) || (right && !left && up && down)) { //net of right only
		duty_cycle = min_duty_cycle;
	}
	else if((!right && left && !up && !down) || (!right && left && up && down)){ //net left only
     e84:	e05b      	b.n	f3e <calc_right_wheel_duty_cycle_dpad+0x132>
		duty_cycle = max_duty_cycle;
	}
	else if((!right && !left && up && !down) || (right && left && up && !down)){ //net up only
     e86:	793b      	ldrb	r3, [r7, #4]
     e88:	2b00      	cmp	r3, #0
     e8a:	d108      	bne.n	e9e <calc_right_wheel_duty_cycle_dpad+0x92>
     e8c:	797b      	ldrb	r3, [r7, #5]
     e8e:	2b00      	cmp	r3, #0
     e90:	d105      	bne.n	e9e <calc_right_wheel_duty_cycle_dpad+0x92>
     e92:	79fb      	ldrb	r3, [r7, #7]
     e94:	2b00      	cmp	r3, #0
     e96:	d002      	beq.n	e9e <calc_right_wheel_duty_cycle_dpad+0x92>
     e98:	79bb      	ldrb	r3, [r7, #6]
     e9a:	2b00      	cmp	r3, #0
     e9c:	d00b      	beq.n	eb6 <calc_right_wheel_duty_cycle_dpad+0xaa>
     e9e:	793b      	ldrb	r3, [r7, #4]
     ea0:	2b00      	cmp	r3, #0
     ea2:	d00b      	beq.n	ebc <calc_right_wheel_duty_cycle_dpad+0xb0>
     ea4:	797b      	ldrb	r3, [r7, #5]
     ea6:	2b00      	cmp	r3, #0
     ea8:	d008      	beq.n	ebc <calc_right_wheel_duty_cycle_dpad+0xb0>
     eaa:	79fb      	ldrb	r3, [r7, #7]
     eac:	2b00      	cmp	r3, #0
     eae:	d005      	beq.n	ebc <calc_right_wheel_duty_cycle_dpad+0xb0>
     eb0:	79bb      	ldrb	r3, [r7, #6]
     eb2:	2b00      	cmp	r3, #0
     eb4:	d102      	bne.n	ebc <calc_right_wheel_duty_cycle_dpad+0xb0>
		duty_cycle = max_duty_cycle;
     eb6:	4b30      	ldr	r3, [pc, #192]	; (f78 <calc_right_wheel_duty_cycle_dpad+0x16c>)
     eb8:	60fb      	str	r3, [r7, #12]
		duty_cycle = min_duty_cycle;
	}
	else if((!right && left && !up && !down) || (!right && left && up && down)){ //net left only
		duty_cycle = max_duty_cycle;
	}
	else if((!right && !left && up && !down) || (right && left && up && !down)){ //net up only
     eba:	e040      	b.n	f3e <calc_right_wheel_duty_cycle_dpad+0x132>
		duty_cycle = max_duty_cycle;
	}
	else if((!right && !left && !up && down) || (right && left && !up && down)){ //net down only
     ebc:	793b      	ldrb	r3, [r7, #4]
     ebe:	2b00      	cmp	r3, #0
     ec0:	d108      	bne.n	ed4 <calc_right_wheel_duty_cycle_dpad+0xc8>
     ec2:	797b      	ldrb	r3, [r7, #5]
     ec4:	2b00      	cmp	r3, #0
     ec6:	d105      	bne.n	ed4 <calc_right_wheel_duty_cycle_dpad+0xc8>
     ec8:	79fb      	ldrb	r3, [r7, #7]
     eca:	2b00      	cmp	r3, #0
     ecc:	d102      	bne.n	ed4 <calc_right_wheel_duty_cycle_dpad+0xc8>
     ece:	79bb      	ldrb	r3, [r7, #6]
     ed0:	2b00      	cmp	r3, #0
     ed2:	d10b      	bne.n	eec <calc_right_wheel_duty_cycle_dpad+0xe0>
     ed4:	793b      	ldrb	r3, [r7, #4]
     ed6:	2b00      	cmp	r3, #0
     ed8:	d00b      	beq.n	ef2 <calc_right_wheel_duty_cycle_dpad+0xe6>
     eda:	797b      	ldrb	r3, [r7, #5]
     edc:	2b00      	cmp	r3, #0
     ede:	d008      	beq.n	ef2 <calc_right_wheel_duty_cycle_dpad+0xe6>
     ee0:	79fb      	ldrb	r3, [r7, #7]
     ee2:	2b00      	cmp	r3, #0
     ee4:	d105      	bne.n	ef2 <calc_right_wheel_duty_cycle_dpad+0xe6>
     ee6:	79bb      	ldrb	r3, [r7, #6]
     ee8:	2b00      	cmp	r3, #0
     eea:	d002      	beq.n	ef2 <calc_right_wheel_duty_cycle_dpad+0xe6>
		duty_cycle = max_duty_cycle;
     eec:	4b22      	ldr	r3, [pc, #136]	; (f78 <calc_right_wheel_duty_cycle_dpad+0x16c>)
     eee:	60fb      	str	r3, [r7, #12]
		duty_cycle = max_duty_cycle;
	}
	else if((!right && !left && up && !down) || (right && left && up && !down)){ //net up only
		duty_cycle = max_duty_cycle;
	}
	else if((!right && !left && !up && down) || (right && left && !up && down)){ //net down only
     ef0:	e025      	b.n	f3e <calc_right_wheel_duty_cycle_dpad+0x132>
		duty_cycle = max_duty_cycle;
	}
	else if(down && right) { //down right
     ef2:	79bb      	ldrb	r3, [r7, #6]
     ef4:	2b00      	cmp	r3, #0
     ef6:	d005      	beq.n	f04 <calc_right_wheel_duty_cycle_dpad+0xf8>
     ef8:	793b      	ldrb	r3, [r7, #4]
     efa:	2b00      	cmp	r3, #0
     efc:	d002      	beq.n	f04 <calc_right_wheel_duty_cycle_dpad+0xf8>
		duty_cycle = min_duty_cycle;
     efe:	4b1d      	ldr	r3, [pc, #116]	; (f74 <calc_right_wheel_duty_cycle_dpad+0x168>)
     f00:	60fb      	str	r3, [r7, #12]
		duty_cycle = max_duty_cycle;
	}
	else if((!right && !left && !up && down) || (right && left && !up && down)){ //net down only
		duty_cycle = max_duty_cycle;
	}
	else if(down && right) { //down right
     f02:	e01c      	b.n	f3e <calc_right_wheel_duty_cycle_dpad+0x132>
		duty_cycle = min_duty_cycle;
	}
	else if(down && left) { //down left
     f04:	79bb      	ldrb	r3, [r7, #6]
     f06:	2b00      	cmp	r3, #0
     f08:	d005      	beq.n	f16 <calc_right_wheel_duty_cycle_dpad+0x10a>
     f0a:	797b      	ldrb	r3, [r7, #5]
     f0c:	2b00      	cmp	r3, #0
     f0e:	d002      	beq.n	f16 <calc_right_wheel_duty_cycle_dpad+0x10a>
		duty_cycle = mid_duty_cycle;
     f10:	4b1a      	ldr	r3, [pc, #104]	; (f7c <calc_right_wheel_duty_cycle_dpad+0x170>)
     f12:	60fb      	str	r3, [r7, #12]
		duty_cycle = max_duty_cycle;
	}
	else if(down && right) { //down right
		duty_cycle = min_duty_cycle;
	}
	else if(down && left) { //down left
     f14:	e013      	b.n	f3e <calc_right_wheel_duty_cycle_dpad+0x132>
		duty_cycle = mid_duty_cycle;
	}
	else if(up && left) { //up left
     f16:	79fb      	ldrb	r3, [r7, #7]
     f18:	2b00      	cmp	r3, #0
     f1a:	d005      	beq.n	f28 <calc_right_wheel_duty_cycle_dpad+0x11c>
     f1c:	797b      	ldrb	r3, [r7, #5]
     f1e:	2b00      	cmp	r3, #0
     f20:	d002      	beq.n	f28 <calc_right_wheel_duty_cycle_dpad+0x11c>
		duty_cycle = mid_duty_cycle;
     f22:	4b16      	ldr	r3, [pc, #88]	; (f7c <calc_right_wheel_duty_cycle_dpad+0x170>)
     f24:	60fb      	str	r3, [r7, #12]
		duty_cycle = min_duty_cycle;
	}
	else if(down && left) { //down left
		duty_cycle = mid_duty_cycle;
	}
	else if(up && left) { //up left
     f26:	e00a      	b.n	f3e <calc_right_wheel_duty_cycle_dpad+0x132>
		duty_cycle = mid_duty_cycle;
	}
	else if(up && right) { //up right
     f28:	79fb      	ldrb	r3, [r7, #7]
     f2a:	2b00      	cmp	r3, #0
     f2c:	d005      	beq.n	f3a <calc_right_wheel_duty_cycle_dpad+0x12e>
     f2e:	793b      	ldrb	r3, [r7, #4]
     f30:	2b00      	cmp	r3, #0
     f32:	d002      	beq.n	f3a <calc_right_wheel_duty_cycle_dpad+0x12e>
		duty_cycle = min_duty_cycle;
     f34:	4b0f      	ldr	r3, [pc, #60]	; (f74 <calc_right_wheel_duty_cycle_dpad+0x168>)
     f36:	60fb      	str	r3, [r7, #12]
		duty_cycle = mid_duty_cycle;
	}
	else if(up && left) { //up left
		duty_cycle = mid_duty_cycle;
	}
	else if(up && right) { //up right
     f38:	e001      	b.n	f3e <calc_right_wheel_duty_cycle_dpad+0x132>
		duty_cycle = min_duty_cycle;
	}
	else {
		duty_cycle = 0;
     f3a:	4b11      	ldr	r3, [pc, #68]	; (f80 <calc_right_wheel_duty_cycle_dpad+0x174>)
     f3c:	60fb      	str	r3, [r7, #12]
	}
	return (uint8_t) floor(duty_cycle*100);
     f3e:	68f8      	ldr	r0, [r7, #12]
     f40:	4910      	ldr	r1, [pc, #64]	; (f84 <calc_right_wheel_duty_cycle_dpad+0x178>)
     f42:	f001 fc6f 	bl	2824 <__aeabi_fmul>
     f46:	4603      	mov	r3, r0
     f48:	4618      	mov	r0, r3
     f4a:	f000 ffff 	bl	1f4c <__aeabi_f2d>
     f4e:	4602      	mov	r2, r0
     f50:	460b      	mov	r3, r1
     f52:	4610      	mov	r0, r2
     f54:	4619      	mov	r1, r3
     f56:	f007 fb9b 	bl	8690 <floor>
     f5a:	4602      	mov	r2, r0
     f5c:	460b      	mov	r3, r1
     f5e:	4610      	mov	r0, r2
     f60:	4619      	mov	r1, r3
     f62:	f001 fae1 	bl	2528 <__aeabi_d2uiz>
     f66:	4603      	mov	r3, r0
     f68:	b2db      	uxtb	r3, r3
}
     f6a:	4618      	mov	r0, r3
     f6c:	f107 0710 	add.w	r7, r7, #16
     f70:	46bd      	mov	sp, r7
     f72:	bd80      	pop	{r7, pc}
     f74:	3e99999a 	.word	0x3e99999a
     f78:	3f666666 	.word	0x3f666666
     f7c:	3f19999a 	.word	0x3f19999a
     f80:	00000000 	.word	0x00000000
     f84:	42c80000 	.word	0x42c80000

00000f88 <calc_wheel_direction_stick>:

uint8_t calc_wheel_direction_stick(int8_t y_axis, int8_t x_axis) {
     f88:	b480      	push	{r7}
     f8a:	b083      	sub	sp, #12
     f8c:	af00      	add	r7, sp, #0
     f8e:	4602      	mov	r2, r0
     f90:	460b      	mov	r3, r1
     f92:	71fa      	strb	r2, [r7, #7]
     f94:	71bb      	strb	r3, [r7, #6]
	if(y_axis > 0) {
     f96:	f997 3007 	ldrsb.w	r3, [r7, #7]
     f9a:	2b00      	cmp	r3, #0
     f9c:	dd02      	ble.n	fa4 <calc_wheel_direction_stick+0x1c>
		return 1;
     f9e:	f04f 0301 	mov.w	r3, #1
     fa2:	e013      	b.n	fcc <calc_wheel_direction_stick+0x44>
	}
	else if(y_axis < 0) {
     fa4:	f997 3007 	ldrsb.w	r3, [r7, #7]
     fa8:	2b00      	cmp	r3, #0
     faa:	da02      	bge.n	fb2 <calc_wheel_direction_stick+0x2a>
		return 2;
     fac:	f04f 0302 	mov.w	r3, #2
     fb0:	e00c      	b.n	fcc <calc_wheel_direction_stick+0x44>
	}
	else if(x_axis > 0 || x_axis < 0){
     fb2:	f997 3006 	ldrsb.w	r3, [r7, #6]
     fb6:	2b00      	cmp	r3, #0
     fb8:	dc03      	bgt.n	fc2 <calc_wheel_direction_stick+0x3a>
     fba:	f997 3006 	ldrsb.w	r3, [r7, #6]
     fbe:	2b00      	cmp	r3, #0
     fc0:	da02      	bge.n	fc8 <calc_wheel_direction_stick+0x40>
		return 1;
     fc2:	f04f 0301 	mov.w	r3, #1
     fc6:	e001      	b.n	fcc <calc_wheel_direction_stick+0x44>
	}
	else{
		return 0;
     fc8:	f04f 0300 	mov.w	r3, #0
	}
}
     fcc:	4618      	mov	r0, r3
     fce:	f107 070c 	add.w	r7, r7, #12
     fd2:	46bd      	mov	sp, r7
     fd4:	bc80      	pop	{r7}
     fd6:	4770      	bx	lr

00000fd8 <calc_wheel_direction_dpad>:

uint8_t calc_wheel_direction_dpad(uint8_t up, uint8_t down, uint8_t left, uint8_t right){
     fd8:	b480      	push	{r7}
     fda:	b083      	sub	sp, #12
     fdc:	af00      	add	r7, sp, #0
     fde:	71f8      	strb	r0, [r7, #7]
     fe0:	71b9      	strb	r1, [r7, #6]
     fe2:	717a      	strb	r2, [r7, #5]
     fe4:	713b      	strb	r3, [r7, #4]
	if((up && !down) || (left && !right && !down) || (right && !left)){
     fe6:	79fb      	ldrb	r3, [r7, #7]
     fe8:	2b00      	cmp	r3, #0
     fea:	d002      	beq.n	ff2 <calc_wheel_direction_dpad+0x1a>
     fec:	79bb      	ldrb	r3, [r7, #6]
     fee:	2b00      	cmp	r3, #0
     ff0:	d00e      	beq.n	1010 <PROCESS_STACK_SIZE+0x10>
     ff2:	797b      	ldrb	r3, [r7, #5]
     ff4:	2b00      	cmp	r3, #0
     ff6:	d005      	beq.n	1004 <PROCESS_STACK_SIZE+0x4>
     ff8:	793b      	ldrb	r3, [r7, #4]
     ffa:	2b00      	cmp	r3, #0
     ffc:	d102      	bne.n	1004 <PROCESS_STACK_SIZE+0x4>
     ffe:	79bb      	ldrb	r3, [r7, #6]
    1000:	2b00      	cmp	r3, #0
    1002:	d005      	beq.n	1010 <PROCESS_STACK_SIZE+0x10>
    1004:	793b      	ldrb	r3, [r7, #4]
    1006:	2b00      	cmp	r3, #0
    1008:	d005      	beq.n	1016 <PROCESS_STACK_SIZE+0x16>
    100a:	797b      	ldrb	r3, [r7, #5]
    100c:	2b00      	cmp	r3, #0
    100e:	d102      	bne.n	1016 <PROCESS_STACK_SIZE+0x16>
		return 1;
    1010:	f04f 0301 	mov.w	r3, #1
    1014:	e00a      	b.n	102c <PROCESS_STACK_SIZE+0x2c>
	}
	else if ((down && !up)){
    1016:	79bb      	ldrb	r3, [r7, #6]
    1018:	2b00      	cmp	r3, #0
    101a:	d005      	beq.n	1028 <PROCESS_STACK_SIZE+0x28>
    101c:	79fb      	ldrb	r3, [r7, #7]
    101e:	2b00      	cmp	r3, #0
    1020:	d102      	bne.n	1028 <PROCESS_STACK_SIZE+0x28>
		return 2;
    1022:	f04f 0302 	mov.w	r3, #2
    1026:	e001      	b.n	102c <PROCESS_STACK_SIZE+0x2c>
	}
	else return 0;
    1028:	f04f 0300 	mov.w	r3, #0
}
    102c:	4618      	mov	r0, r3
    102e:	f107 070c 	add.w	r7, r7, #12
    1032:	46bd      	mov	sp, r7
    1034:	bc80      	pop	{r7}
    1036:	4770      	bx	lr

00001038 <_close>:
 * Close a file.
 */
int _close(int file)
{
    return -1;
}
    1038:	f04f 30ff 	mov.w	r0, #4294967295
    103c:	4770      	bx	lr
    103e:	bf00      	nop

00001040 <_exit>:
	/* Should we force a system reset? */
	while( 1 )
	{
		;
	}
}
    1040:	e7fe      	b.n	1040 <_exit>
    1042:	bf00      	nop

00001044 <_fstat>:
/*==============================================================================
 * Status of an open file.
 */
int _fstat(int file, struct stat *st)
{
    st->st_mode = S_IFCHR;
    1044:	f44f 5300 	mov.w	r3, #8192	; 0x2000
    1048:	604b      	str	r3, [r1, #4]
    return 0;
}
    104a:	f04f 0000 	mov.w	r0, #0
    104e:	4770      	bx	lr

00001050 <_getpid>:
 * Process-ID
 */
int _getpid(void)
{
    return 1;
}
    1050:	f04f 0001 	mov.w	r0, #1
    1054:	4770      	bx	lr
    1056:	bf00      	nop

00001058 <_isatty>:
 * Query whether output stream is a terminal.
 */
int _isatty(int file)
{
    return 1;
}
    1058:	f04f 0001 	mov.w	r0, #1
    105c:	4770      	bx	lr
    105e:	bf00      	nop

00001060 <_lseek>:
 * Set position in a file.
 */
int _lseek(int file, int ptr, int dir)
{
    return 0;
}
    1060:	f04f 0000 	mov.w	r0, #0
    1064:	4770      	bx	lr
    1066:	bf00      	nop

00001068 <_open>:
 * Open a file.
 */
int _open(const char *name, int flags, int mode)
{
    return -1;
}
    1068:	f04f 30ff 	mov.w	r0, #4294967295
    106c:	4770      	bx	lr
    106e:	bf00      	nop

00001070 <_read>:
 * Read from a file.
 */
int _read(int file, char *ptr, int len)
{
    return 0;
}
    1070:	f04f 0000 	mov.w	r0, #0
    1074:	4770      	bx	lr
    1076:	bf00      	nop

00001078 <_stat>:
/*==============================================================================
 * Status of a file (by name).
 */
int _stat(char *file, struct stat *st)
{
    st->st_mode = S_IFCHR;
    1078:	f44f 5300 	mov.w	r3, #8192	; 0x2000
    107c:	604b      	str	r3, [r1, #4]
    return 0;
}
    107e:	f04f 0000 	mov.w	r0, #0
    1082:	4770      	bx	lr

00001084 <_times>:
 * Timing information for current process.
 */
int _times(struct tms *buf)
{
    return -1;
}
    1084:	f04f 30ff 	mov.w	r0, #4294967295
    1088:	4770      	bx	lr
    108a:	bf00      	nop

0000108c <_wait>:

/*==============================================================================
 * Wait for a child process.
 */
int _wait(int *status)
{
    108c:	b508      	push	{r3, lr}
    errno = ECHILD;
    108e:	f001 fd8f 	bl	2bb0 <__errno>
    1092:	f04f 030a 	mov.w	r3, #10
    1096:	6003      	str	r3, [r0, #0]
    return -1;
}
    1098:	f04f 30ff 	mov.w	r0, #4294967295
    109c:	bd08      	pop	{r3, pc}
    109e:	bf00      	nop

000010a0 <_unlink>:

/*==============================================================================
 * Remove a file's directory entry.
 */
int _unlink(char *name)
{
    10a0:	b508      	push	{r3, lr}
    errno = ENOENT;
    10a2:	f001 fd85 	bl	2bb0 <__errno>
    10a6:	f04f 0302 	mov.w	r3, #2
    10aa:	6003      	str	r3, [r0, #0]
    return -1;
}
    10ac:	f04f 30ff 	mov.w	r0, #4294967295
    10b0:	bd08      	pop	{r3, pc}
    10b2:	bf00      	nop

000010b4 <_link>:

/*==============================================================================
 * Establish a new name for an existing file.
 */
int _link(char *old, char *new)
{
    10b4:	b508      	push	{r3, lr}
    errno = EMLINK;
    10b6:	f001 fd7b 	bl	2bb0 <__errno>
    10ba:	f04f 031f 	mov.w	r3, #31
    10be:	6003      	str	r3, [r0, #0]
    return -1;
}
    10c0:	f04f 30ff 	mov.w	r0, #4294967295
    10c4:	bd08      	pop	{r3, pc}
    10c6:	bf00      	nop

000010c8 <_kill>:

/*==============================================================================
 * Send a signal.
 */
int _kill(int pid, int sig)
{
    10c8:	b508      	push	{r3, lr}
    errno = EINVAL;
    10ca:	f001 fd71 	bl	2bb0 <__errno>
    10ce:	f04f 0316 	mov.w	r3, #22
    10d2:	6003      	str	r3, [r0, #0]
    return -1;
}
    10d4:	f04f 30ff 	mov.w	r0, #4294967295
    10d8:	bd08      	pop	{r3, pc}
    10da:	bf00      	nop

000010dc <_fork>:

/*==============================================================================
 * Create a new process.
 */
int _fork(void)
{
    10dc:	b508      	push	{r3, lr}
    errno = EAGAIN;
    10de:	f001 fd67 	bl	2bb0 <__errno>
    10e2:	f04f 030b 	mov.w	r3, #11
    10e6:	6003      	str	r3, [r0, #0]
    return -1;
}
    10e8:	f04f 30ff 	mov.w	r0, #4294967295
    10ec:	bd08      	pop	{r3, pc}
    10ee:	bf00      	nop

000010f0 <_execve>:

/*==============================================================================
 * Transfer control to a new process.
 */
int _execve(char *name, char **argv, char **env)
{
    10f0:	b508      	push	{r3, lr}
    errno = ENOMEM;
    10f2:	f001 fd5d 	bl	2bb0 <__errno>
    10f6:	f04f 030c 	mov.w	r3, #12
    10fa:	6003      	str	r3, [r0, #0]
    return -1;
}
    10fc:	f04f 30ff 	mov.w	r0, #4294967295
    1100:	bd08      	pop	{r3, pc}
    1102:	bf00      	nop

00001104 <_write_r>:
 * all files, including stdoutso if you need to generate any output, for
 * example to a serial port for debugging, you should make your minimal write
 * capable of doing this.
 */
int _write_r( void * reent, int file, char * ptr, int len )
{
    1104:	b538      	push	{r3, r4, r5, lr}
    1106:	4615      	mov	r5, r2
    1108:	461c      	mov	r4, r3
#ifdef ACTEL_STDIO_THRU_UART
    /*--------------------------------------------------------------------------
     * Initialize the UART driver if it is the first time this function is
     * called.
     */
    if ( !g_stdio_uart_init_done )
    110a:	f240 532c 	movw	r3, #1324	; 0x52c
    110e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1112:	681b      	ldr	r3, [r3, #0]
    1114:	b983      	cbnz	r3, 1138 <_write_r+0x34>
    {
        MSS_UART_init( &g_mss_uart0, ACTEL_STDIO_BAUD_RATE, (MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY));
    1116:	f240 5094 	movw	r0, #1428	; 0x594
    111a:	f2c2 0000 	movt	r0, #8192	; 0x2000
    111e:	f44f 4161 	mov.w	r1, #57600	; 0xe100
    1122:	f04f 0203 	mov.w	r2, #3
    1126:	f000 fc7f 	bl	1a28 <MSS_UART_init>
        g_stdio_uart_init_done = 1;
    112a:	f240 532c 	movw	r3, #1324	; 0x52c
    112e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1132:	f04f 0201 	mov.w	r2, #1
    1136:	601a      	str	r2, [r3, #0]
    }
    
    /*--------------------------------------------------------------------------
     * Output text to the UART.
     */
    MSS_UART_polled_tx( &g_mss_uart0, (uint8_t *)ptr, len );
    1138:	f240 5094 	movw	r0, #1428	; 0x594
    113c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1140:	4629      	mov	r1, r5
    1142:	4622      	mov	r2, r4
    1144:	f000 f834 	bl	11b0 <MSS_UART_polled_tx>
    
    return len;
#else   /* ACTEL_STDIO_THRU_UART */
    return 0;
#endif  /* ACTEL_STDIO_THRU_UART */
}
    1148:	4620      	mov	r0, r4
    114a:	bd38      	pop	{r3, r4, r5, pc}

0000114c <_sbrk>:
 * it is useful to have a working implementation. The following suffices for a
 * standalone system; it exploits the symbol _end automatically defined by the
 * GNU linker. 
 */
caddr_t _sbrk(int incr)
{
    114c:	b508      	push	{r3, lr}
    extern char _end;		/* Defined by the linker */
    static char *heap_end;
    char *prev_heap_end;
    char * stack_ptr;
    
    if (heap_end == 0)
    114e:	f240 532c 	movw	r3, #1324	; 0x52c
    1152:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1156:	685b      	ldr	r3, [r3, #4]
    1158:	b943      	cbnz	r3, 116c <_sbrk+0x20>
    {
      heap_end = &_end;
    115a:	f240 532c 	movw	r3, #1324	; 0x52c
    115e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1162:	f240 52c0 	movw	r2, #1472	; 0x5c0
    1166:	f2c2 0200 	movt	r2, #8192	; 0x2000
    116a:	605a      	str	r2, [r3, #4]
    }
    
    prev_heap_end = heap_end;
    116c:	f240 532c 	movw	r3, #1324	; 0x52c
    1170:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1174:	685a      	ldr	r2, [r3, #4]
    asm volatile ("MRS %0, msp" : "=r" (stack_ptr) );
    1176:	f3ef 8308 	mrs	r3, MSP
    if (heap_end + incr > stack_ptr)
    117a:	4410      	add	r0, r2
    117c:	4283      	cmp	r3, r0
    117e:	d20f      	bcs.n	11a0 <_sbrk+0x54>
    {
      _write_r ((void *)0, 1, "Heap and stack collision\n", 25);
    1180:	f04f 0000 	mov.w	r0, #0
    1184:	f04f 0101 	mov.w	r1, #1
    1188:	f648 0258 	movw	r2, #34904	; 0x8858
    118c:	f2c0 0200 	movt	r2, #0
    1190:	f04f 0319 	mov.w	r3, #25
    1194:	f7ff ffb6 	bl	1104 <_write_r>
      _exit (1);
    1198:	f04f 0001 	mov.w	r0, #1
    119c:	f7ff ff50 	bl	1040 <_exit>
    }
  
    heap_end += incr;
    11a0:	f240 532c 	movw	r3, #1324	; 0x52c
    11a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    11a8:	6058      	str	r0, [r3, #4]
    return (caddr_t) prev_heap_end;
}
    11aa:	4610      	mov	r0, r2
    11ac:	bd08      	pop	{r3, pc}
    11ae:	bf00      	nop

000011b0 <MSS_UART_polled_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
    11b0:	e92d 05f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl}
    uint32_t char_idx = 0U;
    uint32_t size_sent;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    11b4:	f240 5394 	movw	r3, #1428	; 0x594
    11b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    11bc:	4298      	cmp	r0, r3
    11be:	d006      	beq.n	11ce <MSS_UART_polled_tx+0x1e>
    11c0:	f240 536c 	movw	r3, #1388	; 0x56c
    11c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    11c8:	4298      	cmp	r0, r3
    11ca:	d000      	beq.n	11ce <MSS_UART_polled_tx+0x1e>
    11cc:	be00      	bkpt	0x0000
    ASSERT( pbuff != ( (uint8_t *)0 ) );
    11ce:	b901      	cbnz	r1, 11d2 <MSS_UART_polled_tx+0x22>
    11d0:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
    11d2:	b902      	cbnz	r2, 11d6 <MSS_UART_polled_tx+0x26>
    11d4:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    11d6:	f240 5394 	movw	r3, #1428	; 0x594
    11da:	f2c2 0300 	movt	r3, #8192	; 0x2000
    11de:	4298      	cmp	r0, r3
    11e0:	d005      	beq.n	11ee <MSS_UART_polled_tx+0x3e>
    11e2:	f240 536c 	movw	r3, #1388	; 0x56c
    11e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    11ea:	4298      	cmp	r0, r3
    11ec:	d133      	bne.n	1256 <MSS_UART_polled_tx+0xa6>
    11ee:	1e13      	subs	r3, r2, #0
    11f0:	bf18      	it	ne
    11f2:	2301      	movne	r3, #1
    11f4:	2900      	cmp	r1, #0
    11f6:	bf0c      	ite	eq
    11f8:	2300      	moveq	r3, #0
    11fa:	f003 0301 	andne.w	r3, r3, #1
    11fe:	2b00      	cmp	r3, #0
    1200:	d029      	beq.n	1256 <MSS_UART_polled_tx+0xa6>
    1202:	f04f 0700 	mov.w	r7, #0
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
    1206:	46b8      	mov	r8, r7
            if( status & MSS_UART_THRE )
            {
                uint32_t fill_size = TX_FIFO_SIZE;

                /* Calculate the number of bytes to transmit. */
                if ( tx_size < TX_FIFO_SIZE )
    1208:	f04f 0a10 	mov.w	sl, #16
         /* Remain in this loop until the entire input buffer
          * has been transferred to the UART.
          */
        do {
            /* Read the Line Status Register and update the sticky record */
            status = this_uart->hw_reg->LSR;
    120c:	6803      	ldr	r3, [r0, #0]
    120e:	7d1b      	ldrb	r3, [r3, #20]
            this_uart->status |= status;
    1210:	f890 c00a 	ldrb.w	ip, [r0, #10]
    1214:	ea43 0c0c 	orr.w	ip, r3, ip
    1218:	f880 c00a 	strb.w	ip, [r0, #10]

            /* Check if TX FIFO is empty. */
            if( status & MSS_UART_THRE )
    121c:	f013 0f20 	tst.w	r3, #32
    1220:	d017      	beq.n	1252 <MSS_UART_polled_tx+0xa2>
            {
                uint32_t fill_size = TX_FIFO_SIZE;

                /* Calculate the number of bytes to transmit. */
                if ( tx_size < TX_FIFO_SIZE )
    1222:	2a0f      	cmp	r2, #15
    1224:	d904      	bls.n	1230 <MSS_UART_polled_tx+0x80>
    1226:	4656      	mov	r6, sl
    1228:	46bc      	mov	ip, r7
    122a:	4643      	mov	r3, r8

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
    122c:	440f      	add	r7, r1
    122e:	e004      	b.n	123a <MSS_UART_polled_tx+0x8a>
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
    1230:	b90a      	cbnz	r2, 1236 <MSS_UART_polled_tx+0x86>
    1232:	4643      	mov	r3, r8
    1234:	e00b      	b.n	124e <MSS_UART_polled_tx+0x9e>
    1236:	4616      	mov	r6, r2
    1238:	e7f6      	b.n	1228 <MSS_UART_polled_tx+0x78>
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
    123a:	6804      	ldr	r4, [r0, #0]
    123c:	5cfd      	ldrb	r5, [r7, r3]
    123e:	7025      	strb	r5, [r4, #0]
    1240:	f10c 0c01 	add.w	ip, ip, #1
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
    1244:	f103 0301 	add.w	r3, r3, #1
    1248:	429e      	cmp	r6, r3
    124a:	d8f6      	bhi.n	123a <MSS_UART_polled_tx+0x8a>
    124c:	4667      	mov	r7, ip
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
                }

                /* Calculate the number of untransmitted bytes remaining. */
                tx_size -= size_sent;
    124e:	ebc3 0202 	rsb	r2, r3, r2
            }
        }while( tx_size );
    1252:	2a00      	cmp	r2, #0
    1254:	d1da      	bne.n	120c <MSS_UART_polled_tx+0x5c>
    }
}
    1256:	e8bd 05f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl}
    125a:	4770      	bx	lr

0000125c <MSS_UART_polled_tx_string>:
MSS_UART_polled_tx_string
(
    mss_uart_instance_t * this_uart,
    const uint8_t * p_sz_string
)
{
    125c:	b4f0      	push	{r4, r5, r6, r7}
    uint32_t char_idx = 0U;
    uint32_t fill_size;
    uint_fast8_t data_byte;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    125e:	f240 5394 	movw	r3, #1428	; 0x594
    1262:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1266:	4298      	cmp	r0, r3
    1268:	d006      	beq.n	1278 <MSS_UART_polled_tx_string+0x1c>
    126a:	f240 536c 	movw	r3, #1388	; 0x56c
    126e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1272:	4298      	cmp	r0, r3
    1274:	d000      	beq.n	1278 <MSS_UART_polled_tx_string+0x1c>
    1276:	be00      	bkpt	0x0000
    ASSERT( p_sz_string != ( (uint8_t *)0 ) );
    1278:	b901      	cbnz	r1, 127c <MSS_UART_polled_tx_string+0x20>
    127a:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    127c:	f240 5394 	movw	r3, #1428	; 0x594
    1280:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1284:	4298      	cmp	r0, r3
    1286:	d005      	beq.n	1294 <MSS_UART_polled_tx_string+0x38>
    1288:	f240 536c 	movw	r3, #1388	; 0x56c
    128c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1290:	4298      	cmp	r0, r3
    1292:	d128      	bne.n	12e6 <MSS_UART_polled_tx_string+0x8a>
    1294:	b339      	cbz	r1, 12e6 <MSS_UART_polled_tx_string+0x8a>
          ( p_sz_string != ( (uint8_t *)0 ) ) )
    {
        /* Get the first data byte from the input buffer */
        data_byte = (uint_fast8_t)p_sz_string[char_idx];
    1296:	780d      	ldrb	r5, [r1, #0]

        /* First check for the NULL terminator byte.
         * Then remain in this loop until the entire string in the input buffer
         * has been transferred to the UART.
         */
        while ( 0U != data_byte )
    1298:	b32d      	cbz	r5, 12e6 <MSS_UART_polled_tx_string+0x8a>
    129a:	f04f 0c00 	mov.w	ip, #0

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
    129e:	4666      	mov	r6, ip
         */
        while ( 0U != data_byte )
        {
            /* Wait until TX FIFO is empty. */
            do {
                status = this_uart->hw_reg->LSR;
    12a0:	6804      	ldr	r4, [r0, #0]
    12a2:	7d23      	ldrb	r3, [r4, #20]
                this_uart->status |= status;
    12a4:	7a82      	ldrb	r2, [r0, #10]
    12a6:	ea43 0202 	orr.w	r2, r3, r2
    12aa:	7282      	strb	r2, [r0, #10]
            } while ( !( status & MSS_UART_THRE ) );
    12ac:	f013 0f20 	tst.w	r3, #32
    12b0:	d0f7      	beq.n	12a2 <MSS_UART_polled_tx_string+0x46>

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
    12b2:	b1c5      	cbz	r5, 12e6 <MSS_UART_polled_tx_string+0x8a>
    12b4:	4633      	mov	r3, r6
                /* Send the data byte */
                this_uart->hw_reg->THR = data_byte;
                ++fill_size;
                char_idx++;
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
    12b6:	eb01 070c 	add.w	r7, r1, ip
             */
            fill_size = 0U;
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
            {
                /* Send the data byte */
                this_uart->hw_reg->THR = data_byte;
    12ba:	6802      	ldr	r2, [r0, #0]
    12bc:	b2ed      	uxtb	r5, r5
    12be:	7015      	strb	r5, [r2, #0]
                ++fill_size;
    12c0:	f103 0301 	add.w	r3, r3, #1
    12c4:	eb03 040c 	add.w	r4, r3, ip
                char_idx++;
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
    12c8:	5cfd      	ldrb	r5, [r7, r3]

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
    12ca:	2b0f      	cmp	r3, #15
    12cc:	bf8c      	ite	hi
    12ce:	2200      	movhi	r2, #0
    12d0:	2201      	movls	r2, #1
    12d2:	2d00      	cmp	r5, #0
    12d4:	bf0c      	ite	eq
    12d6:	2200      	moveq	r2, #0
    12d8:	f002 0201 	andne.w	r2, r2, #1
    12dc:	2a00      	cmp	r2, #0
    12de:	d1ec      	bne.n	12ba <MSS_UART_polled_tx_string+0x5e>

        /* First check for the NULL terminator byte.
         * Then remain in this loop until the entire string in the input buffer
         * has been transferred to the UART.
         */
        while ( 0U != data_byte )
    12e0:	b10d      	cbz	r5, 12e6 <MSS_UART_polled_tx_string+0x8a>
    12e2:	46a4      	mov	ip, r4
    12e4:	e7dc      	b.n	12a0 <MSS_UART_polled_tx_string+0x44>
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
            }
        }
    }
}
    12e6:	bcf0      	pop	{r4, r5, r6, r7}
    12e8:	4770      	bx	lr
    12ea:	bf00      	nop

000012ec <MSS_UART_irq_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
    12ec:	b410      	push	{r4}
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    12ee:	f240 5394 	movw	r3, #1428	; 0x594
    12f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    12f6:	4298      	cmp	r0, r3
    12f8:	d006      	beq.n	1308 <MSS_UART_irq_tx+0x1c>
    12fa:	f240 536c 	movw	r3, #1388	; 0x56c
    12fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1302:	4298      	cmp	r0, r3
    1304:	d000      	beq.n	1308 <MSS_UART_irq_tx+0x1c>
    1306:	be00      	bkpt	0x0000
    ASSERT( pbuff != ((uint8_t *)0) );
    1308:	b901      	cbnz	r1, 130c <MSS_UART_irq_tx+0x20>
    130a:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
    130c:	b90a      	cbnz	r2, 1312 <MSS_UART_irq_tx+0x26>
    130e:	be00      	bkpt	0x0000
    1310:	e036      	b.n	1380 <MSS_UART_irq_tx+0x94>

    if ( ( tx_size > 0U ) && ( pbuff != ((uint8_t *)0) ) &&
    1312:	2900      	cmp	r1, #0
    1314:	d034      	beq.n	1380 <MSS_UART_irq_tx+0x94>
       ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) )
    1316:	f240 5394 	movw	r3, #1428	; 0x594
    131a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    131e:	4298      	cmp	r0, r3
    1320:	d005      	beq.n	132e <MSS_UART_irq_tx+0x42>
    1322:	f240 536c 	movw	r3, #1388	; 0x56c
    1326:	f2c2 0300 	movt	r3, #8192	; 0x2000
    132a:	4298      	cmp	r0, r3
    132c:	d128      	bne.n	1380 <MSS_UART_irq_tx+0x94>
    {
        /*Initialise the transmit info for the UART instance with the arguments.*/
        this_uart->tx_buffer = pbuff;
    132e:	60c1      	str	r1, [r0, #12]
        this_uart->tx_buff_size = tx_size;
    1330:	6102      	str	r2, [r0, #16]
        this_uart->tx_idx = (uint16_t)0;
    1332:	f04f 0300 	mov.w	r3, #0
    1336:	6143      	str	r3, [r0, #20]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    1338:	8903      	ldrh	r3, [r0, #8]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    133a:	b219      	sxth	r1, r3
    133c:	ea4f 1151 	mov.w	r1, r1, lsr #5
    1340:	f003 031f 	and.w	r3, r3, #31
    1344:	f04f 0201 	mov.w	r2, #1
    1348:	fa02 f403 	lsl.w	r4, r2, r3
    134c:	f24e 1300 	movw	r3, #57600	; 0xe100
    1350:	f2ce 0300 	movt	r3, #57344	; 0xe000
    1354:	f101 0160 	add.w	r1, r1, #96	; 0x60
    1358:	f843 4021 	str.w	r4, [r3, r1, lsl #2]

        /* assign default handler for data transfer */
        this_uart->tx_handler = default_tx_handler;
    135c:	f241 5195 	movw	r1, #5525	; 0x1595
    1360:	f2c0 0100 	movt	r1, #0
    1364:	6201      	str	r1, [r0, #32]

        /* enables TX interrupt */
        this_uart->hw_reg_bit->IER_ETBEI = (uint32_t)1;
    1366:	6841      	ldr	r1, [r0, #4]
    1368:	f8c1 2084 	str.w	r2, [r1, #132]	; 0x84

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    136c:	8901      	ldrh	r1, [r0, #8]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    136e:	b208      	sxth	r0, r1
    1370:	ea4f 1050 	mov.w	r0, r0, lsr #5
    1374:	f001 011f 	and.w	r1, r1, #31
    1378:	fa02 f201 	lsl.w	r2, r2, r1
    137c:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
    }
}
    1380:	bc10      	pop	{r4}
    1382:	4770      	bx	lr

00001384 <MSS_UART_tx_complete>:
)
{
    int8_t ret_value = 0;
    uint8_t status = 0U;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1384:	f240 5394 	movw	r3, #1428	; 0x594
    1388:	f2c2 0300 	movt	r3, #8192	; 0x2000
    138c:	4298      	cmp	r0, r3
    138e:	d009      	beq.n	13a4 <MSS_UART_tx_complete+0x20>
    1390:	f240 536c 	movw	r3, #1388	; 0x56c
    1394:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1398:	4298      	cmp	r0, r3
    139a:	d003      	beq.n	13a4 <MSS_UART_tx_complete+0x20>
    139c:	be00      	bkpt	0x0000
    139e:	f04f 0000 	mov.w	r0, #0
    13a2:	4770      	bx	lr

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
    13a4:	6803      	ldr	r3, [r0, #0]
    13a6:	7d1b      	ldrb	r3, [r3, #20]
        this_uart->status |= status;
    13a8:	7a82      	ldrb	r2, [r0, #10]
    13aa:	ea43 0202 	orr.w	r2, r3, r2
    13ae:	7282      	strb	r2, [r0, #10]

        if ( ( TX_COMPLETE == this_uart->tx_buff_size ) &&
    13b0:	6902      	ldr	r2, [r0, #16]
    13b2:	b112      	cbz	r2, 13ba <MSS_UART_tx_complete+0x36>
    13b4:	f04f 0000 	mov.w	r0, #0
    13b8:	4770      	bx	lr
    13ba:	f3c3 1080 	ubfx	r0, r3, #6, #1
        {
            ret_value = (int8_t)1;
        }
    }
    return ret_value;
}
    13be:	4770      	bx	lr

000013c0 <MSS_UART_get_rx>:
(
    mss_uart_instance_t * this_uart,
    uint8_t * rx_buff,
    size_t buff_size
)
{
    13c0:	b410      	push	{r4}
    13c2:	4603      	mov	r3, r0
    size_t rx_size = 0U;
    uint8_t status = 0U;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    13c4:	f240 5094 	movw	r0, #1428	; 0x594
    13c8:	f2c2 0000 	movt	r0, #8192	; 0x2000
    13cc:	4283      	cmp	r3, r0
    13ce:	d006      	beq.n	13de <MSS_UART_get_rx+0x1e>
    13d0:	f240 506c 	movw	r0, #1388	; 0x56c
    13d4:	f2c2 0000 	movt	r0, #8192	; 0x2000
    13d8:	4283      	cmp	r3, r0
    13da:	d000      	beq.n	13de <MSS_UART_get_rx+0x1e>
    13dc:	be00      	bkpt	0x0000
    ASSERT( rx_buff != ((uint8_t *)0) );
    13de:	b901      	cbnz	r1, 13e2 <MSS_UART_get_rx+0x22>
    13e0:	be00      	bkpt	0x0000
    ASSERT( buff_size > 0U );
    13e2:	b902      	cbnz	r2, 13e6 <MSS_UART_get_rx+0x26>
    13e4:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    13e6:	f240 5094 	movw	r0, #1428	; 0x594
    13ea:	f2c2 0000 	movt	r0, #8192	; 0x2000
    13ee:	4283      	cmp	r3, r0
    13f0:	d005      	beq.n	13fe <MSS_UART_get_rx+0x3e>
    13f2:	f240 506c 	movw	r0, #1388	; 0x56c
    13f6:	f2c2 0000 	movt	r0, #8192	; 0x2000
    13fa:	4283      	cmp	r3, r0
    13fc:	d12a      	bne.n	1454 <MSS_UART_get_rx+0x94>
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
    13fe:	1e10      	subs	r0, r2, #0
    1400:	bf18      	it	ne
    1402:	2001      	movne	r0, #1

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( rx_buff != ((uint8_t *)0) );
    ASSERT( buff_size > 0U );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    1404:	2900      	cmp	r1, #0
    1406:	bf0c      	ite	eq
    1408:	2400      	moveq	r4, #0
    140a:	f000 0401 	andne.w	r4, r0, #1
    140e:	b30c      	cbz	r4, 1454 <MSS_UART_get_rx+0x94>
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
    {
        status = this_uart->hw_reg->LSR;
    1410:	681c      	ldr	r4, [r3, #0]
    1412:	f894 c014 	ldrb.w	ip, [r4, #20]
        this_uart->status |= status;
    1416:	7a9c      	ldrb	r4, [r3, #10]
    1418:	ea4c 0404 	orr.w	r4, ip, r4
    141c:	729c      	strb	r4, [r3, #10]

        while (( (status & MSS_UART_DATA_READY) != 0U) &&
    141e:	ea1c 0f00 	tst.w	ip, r0
    1422:	d017      	beq.n	1454 <MSS_UART_get_rx+0x94>
    1424:	f04f 0000 	mov.w	r0, #0
               ( rx_size < buff_size ) )
        {
            rx_buff[rx_size] = this_uart->hw_reg->RBR;
    1428:	681c      	ldr	r4, [r3, #0]
    142a:	f894 c000 	ldrb.w	ip, [r4]
    142e:	f801 c000 	strb.w	ip, [r1, r0]
            ++rx_size;
    1432:	f100 0001 	add.w	r0, r0, #1
            status = this_uart->hw_reg->LSR;
    1436:	681c      	ldr	r4, [r3, #0]
    1438:	f894 c014 	ldrb.w	ip, [r4, #20]
            this_uart->status |= status;
    143c:	7a9c      	ldrb	r4, [r3, #10]
    143e:	ea4c 0404 	orr.w	r4, ip, r4
    1442:	729c      	strb	r4, [r3, #10]
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
    {
        status = this_uart->hw_reg->LSR;
        this_uart->status |= status;

        while (( (status & MSS_UART_DATA_READY) != 0U) &&
    1444:	4282      	cmp	r2, r0
    1446:	bf94      	ite	ls
    1448:	2400      	movls	r4, #0
    144a:	f00c 0401 	andhi.w	r4, ip, #1
    144e:	2c00      	cmp	r4, #0
    1450:	d1ea      	bne.n	1428 <MSS_UART_get_rx+0x68>
    1452:	e001      	b.n	1458 <MSS_UART_get_rx+0x98>
    1454:	f04f 0000 	mov.w	r0, #0
            status = this_uart->hw_reg->LSR;
            this_uart->status |= status;
        }
    }
    return rx_size;
}
    1458:	bc10      	pop	{r4}
    145a:	4770      	bx	lr

0000145c <MSS_UART_enable_irq>:
MSS_UART_enable_irq
(
    mss_uart_instance_t * this_uart,
    uint8_t irq_mask
)
{
    145c:	b410      	push	{r4}
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    145e:	f240 5394 	movw	r3, #1428	; 0x594
    1462:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1466:	4298      	cmp	r0, r3
    1468:	d007      	beq.n	147a <MSS_UART_enable_irq+0x1e>
    146a:	f240 536c 	movw	r3, #1388	; 0x56c
    146e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1472:	4298      	cmp	r0, r3
    1474:	d001      	beq.n	147a <MSS_UART_enable_irq+0x1e>
    1476:	be00      	bkpt	0x0000
    1478:	e022      	b.n	14c0 <MSS_UART_enable_irq+0x64>

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    {
        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    147a:	8903      	ldrh	r3, [r0, #8]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    147c:	fa0f fc83 	sxth.w	ip, r3
    1480:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
    1484:	f003 031f 	and.w	r3, r3, #31
    1488:	f04f 0201 	mov.w	r2, #1
    148c:	fa02 f403 	lsl.w	r4, r2, r3
    1490:	f24e 1300 	movw	r3, #57600	; 0xe100
    1494:	f2ce 0300 	movt	r3, #57344	; 0xe000
    1498:	f10c 0c60 	add.w	ip, ip, #96	; 0x60
    149c:	f843 402c 	str.w	r4, [r3, ip, lsl #2]
         * bit 0 - Receive Data Available Interrupt
         * bit 1 - Transmitter Holding  Register Empty Interrupt
         * bit 2 - Receiver Line Status Interrupt
         * bit 3 - Modem Status Interrupt
         */
        this_uart->hw_reg->IER |= irq_mask;
    14a0:	6804      	ldr	r4, [r0, #0]
    14a2:	f894 c004 	ldrb.w	ip, [r4, #4]
    14a6:	ea41 010c 	orr.w	r1, r1, ip
    14aa:	7121      	strb	r1, [r4, #4]

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    14ac:	8901      	ldrh	r1, [r0, #8]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    14ae:	b208      	sxth	r0, r1
    14b0:	ea4f 1050 	mov.w	r0, r0, lsr #5
    14b4:	f001 011f 	and.w	r1, r1, #31
    14b8:	fa02 f201 	lsl.w	r2, r2, r1
    14bc:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
    }
}
    14c0:	bc10      	pop	{r4}
    14c2:	4770      	bx	lr

000014c4 <MSS_UART_disable_irq>:
(
    mss_uart_instance_t * this_uart,
    uint8_t irq_mask
)
{
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    14c4:	f240 5394 	movw	r3, #1428	; 0x594
    14c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    14cc:	4298      	cmp	r0, r3
    14ce:	d007      	beq.n	14e0 <MSS_UART_disable_irq+0x1c>
    14d0:	f240 536c 	movw	r3, #1388	; 0x56c
    14d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    14d8:	4298      	cmp	r0, r3
    14da:	d001      	beq.n	14e0 <MSS_UART_disable_irq+0x1c>
    14dc:	be00      	bkpt	0x0000
    14de:	4770      	bx	lr
         * bit 0 - Receive Data Available Interrupt
         * bit 1 - Transmitter Holding  Register Empty Interrupt
         * bit 2 - Receiver Line Status Interrupt
         * bit 3 - Modem Status Interrupt
         */
        this_uart->hw_reg->IER &= ( (uint8_t)~irq_mask );
    14e0:	6803      	ldr	r3, [r0, #0]
    14e2:	791a      	ldrb	r2, [r3, #4]
    14e4:	ea22 0201 	bic.w	r2, r2, r1
    14e8:	711a      	strb	r2, [r3, #4]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    14ea:	8903      	ldrh	r3, [r0, #8]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    14ec:	b218      	sxth	r0, r3
    14ee:	ea4f 1050 	mov.w	r0, r0, lsr #5
    14f2:	f003 031f 	and.w	r3, r3, #31
    14f6:	f04f 0201 	mov.w	r2, #1
    14fa:	fa02 f203 	lsl.w	r2, r2, r3
    14fe:	f24e 1300 	movw	r3, #57600	; 0xe100
    1502:	f2ce 0300 	movt	r3, #57344	; 0xe000
    1506:	f100 0c60 	add.w	ip, r0, #96	; 0x60
    150a:	f843 202c 	str.w	r2, [r3, ip, lsl #2]

        if( irq_mask == IIRF_MASK )
    150e:	290f      	cmp	r1, #15
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
    1510:	bf01      	itttt	eq
    1512:	f24e 1300 	movweq	r3, #57600	; 0xe100
    1516:	f2ce 0300 	movteq	r3, #57344	; 0xe000
    151a:	3020      	addeq	r0, #32
    151c:	f843 2020 	streq.w	r2, [r3, r0, lsl #2]
    1520:	4770      	bx	lr
    1522:	bf00      	nop

00001524 <MSS_UART_isr>:
static void
MSS_UART_isr
(
    mss_uart_instance_t * this_uart
)
{
    1524:	b508      	push	{r3, lr}
    uint8_t iirf;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1526:	f240 5394 	movw	r3, #1428	; 0x594
    152a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    152e:	4298      	cmp	r0, r3
    1530:	d007      	beq.n	1542 <MSS_UART_isr+0x1e>
    1532:	f240 536c 	movw	r3, #1388	; 0x56c
    1536:	f2c2 0300 	movt	r3, #8192	; 0x2000
    153a:	4298      	cmp	r0, r3
    153c:	d001      	beq.n	1542 <MSS_UART_isr+0x1e>
    153e:	be00      	bkpt	0x0000
    1540:	bd08      	pop	{r3, pc}

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    {
        iirf = this_uart->hw_reg->IIR & IIRF_MASK;
    1542:	6803      	ldr	r3, [r0, #0]
    1544:	7a1b      	ldrb	r3, [r3, #8]

        switch ( iirf )
    1546:	f003 030f 	and.w	r3, r3, #15
    154a:	2b0c      	cmp	r3, #12
    154c:	d820      	bhi.n	1590 <MSS_UART_isr+0x6c>
    154e:	e8df f003 	tbb	[pc, r3]
    1552:	1f07      	.short	0x1f07
    1554:	1f131f0d 	.word	0x1f131f0d
    1558:	1f1f1f19 	.word	0x1f1f1f19
    155c:	1f1f      	.short	0x1f1f
    155e:	13          	.byte	0x13
    155f:	00          	.byte	0x00
        {
            case IIRF_MODEM_STATUS:  /* Modem status interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->modemsts_handler );
    1560:	6a43      	ldr	r3, [r0, #36]	; 0x24
    1562:	b90b      	cbnz	r3, 1568 <MSS_UART_isr+0x44>
    1564:	be00      	bkpt	0x0000
    1566:	bd08      	pop	{r3, pc}
                if( NULL_HANDLER != this_uart->modemsts_handler )
                {
                   (*(this_uart->modemsts_handler))( this_uart );
    1568:	4798      	blx	r3
    156a:	bd08      	pop	{r3, pc}
            }
            break;

            case IIRF_THRE: /* Transmitter Holding Register Empty */
            {
                ASSERT( NULL_HANDLER != this_uart->tx_handler );
    156c:	6a03      	ldr	r3, [r0, #32]
    156e:	b90b      	cbnz	r3, 1574 <MSS_UART_isr+0x50>
    1570:	be00      	bkpt	0x0000
    1572:	bd08      	pop	{r3, pc}
                if ( NULL_HANDLER != this_uart->tx_handler )
                {
                    (*(this_uart->tx_handler))( this_uart );
    1574:	4798      	blx	r3
    1576:	bd08      	pop	{r3, pc}
            break;

            case IIRF_RX_DATA:      /* Received Data Available */
            case IIRF_DATA_TIMEOUT: /* Received Data Timed-out */
            {
                ASSERT( NULL_HANDLER != this_uart->rx_handler );
    1578:	69c3      	ldr	r3, [r0, #28]
    157a:	b90b      	cbnz	r3, 1580 <MSS_UART_isr+0x5c>
    157c:	be00      	bkpt	0x0000
    157e:	bd08      	pop	{r3, pc}
                if ( NULL_HANDLER != this_uart->rx_handler )
                {
                    (*(this_uart->rx_handler))( this_uart );
    1580:	4798      	blx	r3
    1582:	bd08      	pop	{r3, pc}
            }
            break;

            case IIRF_RX_LINE_STATUS:  /* Line Status Interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->linests_handler );
    1584:	6983      	ldr	r3, [r0, #24]
    1586:	b90b      	cbnz	r3, 158c <MSS_UART_isr+0x68>
    1588:	be00      	bkpt	0x0000
    158a:	bd08      	pop	{r3, pc}
                if ( NULL_HANDLER != this_uart->linests_handler )
                {
                   (*(this_uart->linests_handler))( this_uart );
    158c:	4798      	blx	r3
    158e:	bd08      	pop	{r3, pc}
            }
            break;

            default:
            {
                ASSERT( INVALID_INTERRUPT );
    1590:	be00      	bkpt	0x0000
    1592:	bd08      	pop	{r3, pc}

00001594 <default_tx_handler>:
static void
default_tx_handler
(
    mss_uart_instance_t * this_uart
)
{
    1594:	b410      	push	{r4}
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1596:	f240 5394 	movw	r3, #1428	; 0x594
    159a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    159e:	4298      	cmp	r0, r3
    15a0:	d006      	beq.n	15b0 <default_tx_handler+0x1c>
    15a2:	f240 536c 	movw	r3, #1388	; 0x56c
    15a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    15aa:	4298      	cmp	r0, r3
    15ac:	d000      	beq.n	15b0 <default_tx_handler+0x1c>
    15ae:	be00      	bkpt	0x0000
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    15b0:	68c2      	ldr	r2, [r0, #12]
    15b2:	b902      	cbnz	r2, 15b6 <default_tx_handler+0x22>
    15b4:	be00      	bkpt	0x0000
    ASSERT( 0U < this_uart->tx_buff_size );
    15b6:	6901      	ldr	r1, [r0, #16]
    15b8:	b901      	cbnz	r1, 15bc <default_tx_handler+0x28>
    15ba:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    15bc:	f240 5394 	movw	r3, #1428	; 0x594
    15c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    15c4:	4298      	cmp	r0, r3
    15c6:	d005      	beq.n	15d4 <default_tx_handler+0x40>
    15c8:	f240 536c 	movw	r3, #1388	; 0x56c
    15cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    15d0:	4298      	cmp	r0, r3
    15d2:	d130      	bne.n	1636 <default_tx_handler+0xa2>
    15d4:	2a00      	cmp	r2, #0
    15d6:	d02e      	beq.n	1636 <default_tx_handler+0xa2>
    15d8:	2900      	cmp	r1, #0
    15da:	d02c      	beq.n	1636 <default_tx_handler+0xa2>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
    15dc:	6803      	ldr	r3, [r0, #0]
    15de:	7d1b      	ldrb	r3, [r3, #20]
        this_uart->status |= status;
    15e0:	7a82      	ldrb	r2, [r0, #10]
    15e2:	ea43 0202 	orr.w	r2, r3, r2
    15e6:	7282      	strb	r2, [r0, #10]

        /*
         * This function should only be called as a result of a THRE interrupt.
         * Verify that this is true before proceeding to transmit data.
         */
        if ( status & MSS_UART_THRE )
    15e8:	f013 0f20 	tst.w	r3, #32
    15ec:	d01a      	beq.n	1624 <default_tx_handler+0x90>
        {
            uint32_t i;
            uint32_t fill_size = TX_FIFO_SIZE;
            uint32_t tx_remain = this_uart->tx_buff_size - this_uart->tx_idx;
    15ee:	6902      	ldr	r2, [r0, #16]
    15f0:	6943      	ldr	r3, [r0, #20]
    15f2:	ebc3 0302 	rsb	r3, r3, r2

            /* Calculate the number of bytes to transmit. */
            if ( tx_remain < TX_FIFO_SIZE )
    15f6:	2b0f      	cmp	r3, #15
    15f8:	d904      	bls.n	1604 <default_tx_handler+0x70>
    15fa:	f04f 0c10 	mov.w	ip, #16
    15fe:	f04f 0300 	mov.w	r3, #0
    1602:	e002      	b.n	160a <default_tx_handler+0x76>
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
    1604:	b173      	cbz	r3, 1624 <default_tx_handler+0x90>
    1606:	469c      	mov	ip, r3
    1608:	e7f9      	b.n	15fe <default_tx_handler+0x6a>
            {
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = this_uart->tx_buffer[this_uart->tx_idx];
    160a:	6802      	ldr	r2, [r0, #0]
    160c:	68c4      	ldr	r4, [r0, #12]
    160e:	6941      	ldr	r1, [r0, #20]
    1610:	5c61      	ldrb	r1, [r4, r1]
    1612:	7011      	strb	r1, [r2, #0]
                ++this_uart->tx_idx;
    1614:	6942      	ldr	r2, [r0, #20]
    1616:	f102 0201 	add.w	r2, r2, #1
    161a:	6142      	str	r2, [r0, #20]
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
    161c:	f103 0301 	add.w	r3, r3, #1
    1620:	4563      	cmp	r3, ip
    1622:	d3f2      	bcc.n	160a <default_tx_handler+0x76>
                ++this_uart->tx_idx;
            }
        }

        /* Flag Tx as complete if all data has been pushed into the Tx FIFO. */
        if ( this_uart->tx_idx == this_uart->tx_buff_size )
    1624:	6942      	ldr	r2, [r0, #20]
    1626:	6903      	ldr	r3, [r0, #16]
    1628:	429a      	cmp	r2, r3
        {
            this_uart->tx_buff_size = TX_COMPLETE;
    162a:	bf01      	itttt	eq
    162c:	2300      	moveq	r3, #0
    162e:	6103      	streq	r3, [r0, #16]
            /* disables TX interrupt */
            this_uart->hw_reg_bit->IER_ETBEI = 0U;
    1630:	6842      	ldreq	r2, [r0, #4]
    1632:	f8c2 3084 	streq.w	r3, [r2, #132]	; 0x84
        }
    }
}
    1636:	bc10      	pop	{r4}
    1638:	4770      	bx	lr
    163a:	bf00      	nop

0000163c <MSS_UART_set_rx_handler>:
(
    mss_uart_instance_t *       this_uart,
    mss_uart_irq_handler_t      handler,
    mss_uart_rx_trig_level_t    trigger_level
)
{
    163c:	b410      	push	{r4}
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    163e:	f240 5394 	movw	r3, #1428	; 0x594
    1642:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1646:	4298      	cmp	r0, r3
    1648:	d006      	beq.n	1658 <MSS_UART_set_rx_handler+0x1c>
    164a:	f240 536c 	movw	r3, #1388	; 0x56c
    164e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1652:	4298      	cmp	r0, r3
    1654:	d000      	beq.n	1658 <MSS_UART_set_rx_handler+0x1c>
    1656:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER );
    1658:	b901      	cbnz	r1, 165c <MSS_UART_set_rx_handler+0x20>
    165a:	be00      	bkpt	0x0000
    ASSERT( trigger_level < MSS_UART_FIFO_INVALID_TRIG_LEVEL );
    165c:	2ac0      	cmp	r2, #192	; 0xc0
    165e:	d900      	bls.n	1662 <MSS_UART_set_rx_handler+0x26>
    1660:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    1662:	f240 5394 	movw	r3, #1428	; 0x594
    1666:	f2c2 0300 	movt	r3, #8192	; 0x2000
    166a:	4298      	cmp	r0, r3
    166c:	d005      	beq.n	167a <MSS_UART_set_rx_handler+0x3e>
    166e:	f240 536c 	movw	r3, #1388	; 0x56c
    1672:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1676:	4298      	cmp	r0, r3
    1678:	d12f      	bne.n	16da <MSS_UART_set_rx_handler+0x9e>
    167a:	2ac0      	cmp	r2, #192	; 0xc0
    167c:	bf8c      	ite	hi
    167e:	2300      	movhi	r3, #0
    1680:	2301      	movls	r3, #1
    1682:	2900      	cmp	r1, #0
    1684:	bf0c      	ite	eq
    1686:	2300      	moveq	r3, #0
    1688:	f003 0301 	andne.w	r3, r3, #1
    168c:	b32b      	cbz	r3, 16da <MSS_UART_set_rx_handler+0x9e>
        ( handler != INVALID_IRQ_HANDLER) &&
        ( trigger_level < MSS_UART_FIFO_INVALID_TRIG_LEVEL) )
    {
        this_uart->rx_handler = handler;
    168e:	61c1      	str	r1, [r0, #28]

        /* Set the receive interrupt trigger level. */
        /* Clear RX FIFO; Enable TXRDY and RXRDY for PDMA */
        this_uart->hw_reg->FCR = (uint8_t)(FCR_TRIG_LEVEL_MASK & (uint8_t)trigger_level) |
    1690:	6803      	ldr	r3, [r0, #0]
    1692:	f002 02c0 	and.w	r2, r2, #192	; 0xc0
    1696:	f042 020a 	orr.w	r2, r2, #10
    169a:	721a      	strb	r2, [r3, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_ENABLE_TXRDY_RXRDY_MASK;

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    169c:	8903      	ldrh	r3, [r0, #8]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    169e:	b219      	sxth	r1, r3
    16a0:	ea4f 1151 	mov.w	r1, r1, lsr #5
    16a4:	f003 031f 	and.w	r3, r3, #31
    16a8:	f04f 0201 	mov.w	r2, #1
    16ac:	fa02 f403 	lsl.w	r4, r2, r3
    16b0:	f24e 1300 	movw	r3, #57600	; 0xe100
    16b4:	f2ce 0300 	movt	r3, #57344	; 0xe000
    16b8:	f101 0160 	add.w	r1, r1, #96	; 0x60
    16bc:	f843 4021 	str.w	r4, [r3, r1, lsl #2]

        /* Enable receive interrupt. */
        this_uart->hw_reg_bit->IER_ERBFI = 1U;
    16c0:	6841      	ldr	r1, [r0, #4]
    16c2:	f8c1 2080 	str.w	r2, [r1, #128]	; 0x80

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    16c6:	8901      	ldrh	r1, [r0, #8]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    16c8:	b208      	sxth	r0, r1
    16ca:	ea4f 1050 	mov.w	r0, r0, lsr #5
    16ce:	f001 011f 	and.w	r1, r1, #31
    16d2:	fa02 f201 	lsl.w	r2, r2, r1
    16d6:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
    }
}
    16da:	bc10      	pop	{r4}
    16dc:	4770      	bx	lr
    16de:	bf00      	nop

000016e0 <MSS_UART_set_loopback>:
(
    mss_uart_instance_t *   this_uart,
    mss_uart_loopback_t     loopback
)
{
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    16e0:	f240 5394 	movw	r3, #1428	; 0x594
    16e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    16e8:	4298      	cmp	r0, r3
    16ea:	d007      	beq.n	16fc <MSS_UART_set_loopback+0x1c>
    16ec:	f240 536c 	movw	r3, #1388	; 0x56c
    16f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    16f4:	4298      	cmp	r0, r3
    16f6:	d001      	beq.n	16fc <MSS_UART_set_loopback+0x1c>
    16f8:	be00      	bkpt	0x0000
    16fa:	4770      	bx	lr

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    {
        if ( loopback == MSS_UART_LOOPBACK_OFF )
    16fc:	b929      	cbnz	r1, 170a <MSS_UART_set_loopback+0x2a>
        {
            this_uart->hw_reg_bit->MCR_LOOP = 0U;
    16fe:	6843      	ldr	r3, [r0, #4]
    1700:	f04f 0200 	mov.w	r2, #0
    1704:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
    1708:	4770      	bx	lr
        }
        else
        {
            this_uart->hw_reg_bit->MCR_LOOP = 1U;
    170a:	6843      	ldr	r3, [r0, #4]
    170c:	f04f 0201 	mov.w	r2, #1
    1710:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
    1714:	4770      	bx	lr
    1716:	bf00      	nop

00001718 <UART0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART0_IRQHandler( void )
#else
void UART0_IRQHandler( void )
#endif
{
    1718:	4668      	mov	r0, sp
    171a:	f020 0107 	bic.w	r1, r0, #7
    171e:	468d      	mov	sp, r1
    1720:	b501      	push	{r0, lr}
    MSS_UART_isr( &g_mss_uart0 );
    1722:	f240 5094 	movw	r0, #1428	; 0x594
    1726:	f2c2 0000 	movt	r0, #8192	; 0x2000
    172a:	f7ff fefb 	bl	1524 <MSS_UART_isr>
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    172e:	f24e 1300 	movw	r3, #57600	; 0xe100
    1732:	f2ce 0300 	movt	r3, #57344	; 0xe000
    1736:	f44f 6280 	mov.w	r2, #1024	; 0x400
    173a:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC_ClearPendingIRQ( UART0_IRQn );
}
    173e:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
    1742:	4685      	mov	sp, r0
    1744:	4770      	bx	lr
    1746:	bf00      	nop

00001748 <UART1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART1_IRQHandler( void )
#else
void UART1_IRQHandler( void )
#endif
{
    1748:	4668      	mov	r0, sp
    174a:	f020 0107 	bic.w	r1, r0, #7
    174e:	468d      	mov	sp, r1
    1750:	b501      	push	{r0, lr}
    MSS_UART_isr( &g_mss_uart1 );
    1752:	f240 506c 	movw	r0, #1388	; 0x56c
    1756:	f2c2 0000 	movt	r0, #8192	; 0x2000
    175a:	f7ff fee3 	bl	1524 <MSS_UART_isr>
    175e:	f24e 1300 	movw	r3, #57600	; 0xe100
    1762:	f2ce 0300 	movt	r3, #57344	; 0xe000
    1766:	f44f 6200 	mov.w	r2, #2048	; 0x800
    176a:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC_ClearPendingIRQ( UART1_IRQn );
}
    176e:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
    1772:	4685      	mov	sp, r0
    1774:	4770      	bx	lr
    1776:	bf00      	nop

00001778 <MSS_UART_set_rxstatus_handler>:
MSS_UART_set_rxstatus_handler
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
    1778:	b410      	push	{r4}
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    177a:	f240 5394 	movw	r3, #1428	; 0x594
    177e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1782:	4298      	cmp	r0, r3
    1784:	d006      	beq.n	1794 <MSS_UART_set_rxstatus_handler+0x1c>
    1786:	f240 536c 	movw	r3, #1388	; 0x56c
    178a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    178e:	4298      	cmp	r0, r3
    1790:	d000      	beq.n	1794 <MSS_UART_set_rxstatus_handler+0x1c>
    1792:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER);
    1794:	b901      	cbnz	r1, 1798 <MSS_UART_set_rxstatus_handler+0x20>
    1796:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    1798:	f240 5394 	movw	r3, #1428	; 0x594
    179c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    17a0:	4298      	cmp	r0, r3
    17a2:	d005      	beq.n	17b0 <MSS_UART_set_rxstatus_handler+0x38>
    17a4:	f240 536c 	movw	r3, #1388	; 0x56c
    17a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    17ac:	4298      	cmp	r0, r3
    17ae:	d120      	bne.n	17f2 <MSS_UART_set_rxstatus_handler+0x7a>
    17b0:	b1f9      	cbz	r1, 17f2 <MSS_UART_set_rxstatus_handler+0x7a>
        ( handler != INVALID_IRQ_HANDLER) )
    {
        this_uart->linests_handler = handler;
    17b2:	6181      	str	r1, [r0, #24]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    17b4:	8903      	ldrh	r3, [r0, #8]
    17b6:	b219      	sxth	r1, r3
    17b8:	ea4f 1151 	mov.w	r1, r1, lsr #5
    17bc:	f003 031f 	and.w	r3, r3, #31
    17c0:	f04f 0201 	mov.w	r2, #1
    17c4:	fa02 f403 	lsl.w	r4, r2, r3
    17c8:	f24e 1300 	movw	r3, #57600	; 0xe100
    17cc:	f2ce 0300 	movt	r3, #57344	; 0xe000
    17d0:	f101 0160 	add.w	r1, r1, #96	; 0x60
    17d4:	f843 4021 	str.w	r4, [r3, r1, lsl #2]

        /* Enable receiver line status interrupt. */
        this_uart->hw_reg_bit->IER_ELSI = 1U;
    17d8:	6841      	ldr	r1, [r0, #4]
    17da:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    17de:	8901      	ldrh	r1, [r0, #8]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    17e0:	b208      	sxth	r0, r1
    17e2:	ea4f 1050 	mov.w	r0, r0, lsr #5
    17e6:	f001 011f 	and.w	r1, r1, #31
    17ea:	fa02 f201 	lsl.w	r2, r2, r1
    17ee:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
    }
}
    17f2:	bc10      	pop	{r4}
    17f4:	4770      	bx	lr
    17f6:	bf00      	nop

000017f8 <MSS_UART_set_tx_handler>:
MSS_UART_set_tx_handler
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
    17f8:	b410      	push	{r4}
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    17fa:	f240 5394 	movw	r3, #1428	; 0x594
    17fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1802:	4298      	cmp	r0, r3
    1804:	d006      	beq.n	1814 <MSS_UART_set_tx_handler+0x1c>
    1806:	f240 536c 	movw	r3, #1388	; 0x56c
    180a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    180e:	4298      	cmp	r0, r3
    1810:	d000      	beq.n	1814 <MSS_UART_set_tx_handler+0x1c>
    1812:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER);
    1814:	b901      	cbnz	r1, 1818 <MSS_UART_set_tx_handler+0x20>
    1816:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    1818:	f240 5394 	movw	r3, #1428	; 0x594
    181c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1820:	4298      	cmp	r0, r3
    1822:	d005      	beq.n	1830 <MSS_UART_set_tx_handler+0x38>
    1824:	f240 536c 	movw	r3, #1388	; 0x56c
    1828:	f2c2 0300 	movt	r3, #8192	; 0x2000
    182c:	4298      	cmp	r0, r3
    182e:	d124      	bne.n	187a <MSS_UART_set_tx_handler+0x82>
    1830:	b319      	cbz	r1, 187a <MSS_UART_set_tx_handler+0x82>
        ( handler != INVALID_IRQ_HANDLER) )
    {
        this_uart->tx_handler = handler;
    1832:	6201      	str	r1, [r0, #32]

        /* Make TX buffer info invalid */
        this_uart->tx_buffer = (const uint8_t *)0;
    1834:	f04f 0300 	mov.w	r3, #0
    1838:	60c3      	str	r3, [r0, #12]
        this_uart->tx_buff_size = 0U;
    183a:	6103      	str	r3, [r0, #16]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    183c:	8903      	ldrh	r3, [r0, #8]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    183e:	b219      	sxth	r1, r3
    1840:	ea4f 1151 	mov.w	r1, r1, lsr #5
    1844:	f003 031f 	and.w	r3, r3, #31
    1848:	f04f 0201 	mov.w	r2, #1
    184c:	fa02 f403 	lsl.w	r4, r2, r3
    1850:	f24e 1300 	movw	r3, #57600	; 0xe100
    1854:	f2ce 0300 	movt	r3, #57344	; 0xe000
    1858:	f101 0160 	add.w	r1, r1, #96	; 0x60
    185c:	f843 4021 	str.w	r4, [r3, r1, lsl #2]

        /* Enable transmitter holding register Empty interrupt. */
        this_uart->hw_reg_bit->IER_ETBEI = 1U;
    1860:	6841      	ldr	r1, [r0, #4]
    1862:	f8c1 2084 	str.w	r2, [r1, #132]	; 0x84

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    1866:	8901      	ldrh	r1, [r0, #8]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    1868:	b208      	sxth	r0, r1
    186a:	ea4f 1050 	mov.w	r0, r0, lsr #5
    186e:	f001 011f 	and.w	r1, r1, #31
    1872:	fa02 f201 	lsl.w	r2, r2, r1
    1876:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
    }
}
    187a:	bc10      	pop	{r4}
    187c:	4770      	bx	lr
    187e:	bf00      	nop

00001880 <MSS_UART_set_modemstatus_handler>:
MSS_UART_set_modemstatus_handler
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
    1880:	b410      	push	{r4}
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1882:	f240 5394 	movw	r3, #1428	; 0x594
    1886:	f2c2 0300 	movt	r3, #8192	; 0x2000
    188a:	4298      	cmp	r0, r3
    188c:	d006      	beq.n	189c <MSS_UART_set_modemstatus_handler+0x1c>
    188e:	f240 536c 	movw	r3, #1388	; 0x56c
    1892:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1896:	4298      	cmp	r0, r3
    1898:	d000      	beq.n	189c <MSS_UART_set_modemstatus_handler+0x1c>
    189a:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER );
    189c:	b901      	cbnz	r1, 18a0 <MSS_UART_set_modemstatus_handler+0x20>
    189e:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    18a0:	f240 5394 	movw	r3, #1428	; 0x594
    18a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    18a8:	4298      	cmp	r0, r3
    18aa:	d005      	beq.n	18b8 <MSS_UART_set_modemstatus_handler+0x38>
    18ac:	f240 536c 	movw	r3, #1388	; 0x56c
    18b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    18b4:	4298      	cmp	r0, r3
    18b6:	d120      	bne.n	18fa <MSS_UART_set_modemstatus_handler+0x7a>
    18b8:	b1f9      	cbz	r1, 18fa <MSS_UART_set_modemstatus_handler+0x7a>
        ( handler != INVALID_IRQ_HANDLER) )
    {
        this_uart->modemsts_handler = handler;
    18ba:	6241      	str	r1, [r0, #36]	; 0x24

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    18bc:	8903      	ldrh	r3, [r0, #8]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    18be:	b219      	sxth	r1, r3
    18c0:	ea4f 1151 	mov.w	r1, r1, lsr #5
    18c4:	f003 031f 	and.w	r3, r3, #31
    18c8:	f04f 0201 	mov.w	r2, #1
    18cc:	fa02 f403 	lsl.w	r4, r2, r3
    18d0:	f24e 1300 	movw	r3, #57600	; 0xe100
    18d4:	f2ce 0300 	movt	r3, #57344	; 0xe000
    18d8:	f101 0160 	add.w	r1, r1, #96	; 0x60
    18dc:	f843 4021 	str.w	r4, [r3, r1, lsl #2]

        /* Enable modem status interrupt. */
        this_uart->hw_reg_bit->IER_EDSSI = 1U;
    18e0:	6841      	ldr	r1, [r0, #4]
    18e2:	f8c1 208c 	str.w	r2, [r1, #140]	; 0x8c

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    18e6:	8901      	ldrh	r1, [r0, #8]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    18e8:	b208      	sxth	r0, r1
    18ea:	ea4f 1050 	mov.w	r0, r0, lsr #5
    18ee:	f001 011f 	and.w	r1, r1, #31
    18f2:	fa02 f201 	lsl.w	r2, r2, r1
    18f6:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
    }
}
    18fa:	bc10      	pop	{r4}
    18fc:	4770      	bx	lr
    18fe:	bf00      	nop

00001900 <MSS_UART_fill_tx_fifo>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * tx_buffer,
    size_t tx_size
)
{
    1900:	b410      	push	{r4}
    1902:	4603      	mov	r3, r0
    uint8_t status = 0U;
    size_t size_sent = 0U;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1904:	f240 5094 	movw	r0, #1428	; 0x594
    1908:	f2c2 0000 	movt	r0, #8192	; 0x2000
    190c:	4283      	cmp	r3, r0
    190e:	d006      	beq.n	191e <MSS_UART_fill_tx_fifo+0x1e>
    1910:	f240 506c 	movw	r0, #1388	; 0x56c
    1914:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1918:	4283      	cmp	r3, r0
    191a:	d000      	beq.n	191e <MSS_UART_fill_tx_fifo+0x1e>
    191c:	be00      	bkpt	0x0000
    ASSERT( tx_buffer != ( (uint8_t *)0 ) );
    191e:	b901      	cbnz	r1, 1922 <MSS_UART_fill_tx_fifo+0x22>
    1920:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0 );
    1922:	b902      	cbnz	r2, 1926 <MSS_UART_fill_tx_fifo+0x26>
    1924:	be00      	bkpt	0x0000

    /* Fill the UART's Tx FIFO until the FIFO is full or the complete input
     * buffer has been written. */
    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1 ) ) &&
    1926:	f240 5094 	movw	r0, #1428	; 0x594
    192a:	f2c2 0000 	movt	r0, #8192	; 0x2000
    192e:	4283      	cmp	r3, r0
    1930:	d005      	beq.n	193e <MSS_UART_fill_tx_fifo+0x3e>
    1932:	f240 506c 	movw	r0, #1388	; 0x56c
    1936:	f2c2 0000 	movt	r0, #8192	; 0x2000
    193a:	4283      	cmp	r3, r0
    193c:	d126      	bne.n	198c <MSS_UART_fill_tx_fifo+0x8c>
        (tx_buffer != ( (uint8_t *)0 ))   &&
        (tx_size > 0u) )
    193e:	1e10      	subs	r0, r2, #0
    1940:	bf18      	it	ne
    1942:	2001      	movne	r0, #1
    ASSERT( tx_buffer != ( (uint8_t *)0 ) );
    ASSERT( tx_size > 0 );

    /* Fill the UART's Tx FIFO until the FIFO is full or the complete input
     * buffer has been written. */
    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1 ) ) &&
    1944:	2900      	cmp	r1, #0
    1946:	bf0c      	ite	eq
    1948:	2400      	moveq	r4, #0
    194a:	f000 0401 	andne.w	r4, r0, #1
    194e:	b1ec      	cbz	r4, 198c <MSS_UART_fill_tx_fifo+0x8c>
        (tx_buffer != ( (uint8_t *)0 ))   &&
        (tx_size > 0u) )
    {
        status = this_uart->hw_reg->LSR;
    1950:	681c      	ldr	r4, [r3, #0]
    1952:	f894 c014 	ldrb.w	ip, [r4, #20]
        this_uart->status |= status;
    1956:	7a9c      	ldrb	r4, [r3, #10]
    1958:	ea4c 0404 	orr.w	r4, ip, r4
    195c:	729c      	strb	r4, [r3, #10]

        if( status & MSS_UART_THRE )
    195e:	f01c 0f20 	tst.w	ip, #32
    1962:	d013      	beq.n	198c <MSS_UART_fill_tx_fifo+0x8c>
        {
            uint32_t fill_size = TX_FIFO_SIZE;

            if ( tx_size < TX_FIFO_SIZE )
    1964:	2a0f      	cmp	r2, #15
    1966:	d904      	bls.n	1972 <MSS_UART_fill_tx_fifo+0x72>
    1968:	f04f 0410 	mov.w	r4, #16
    196c:	f04f 0000 	mov.w	r0, #0
    1970:	e002      	b.n	1978 <MSS_UART_fill_tx_fifo+0x78>
            {
                fill_size = tx_size;
            }
            /* Fill up FIFO */
            for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
    1972:	b158      	cbz	r0, 198c <MSS_UART_fill_tx_fifo+0x8c>
    1974:	4614      	mov	r4, r2
    1976:	e7f9      	b.n	196c <MSS_UART_fill_tx_fifo+0x6c>
            {

                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = tx_buffer[size_sent];
    1978:	681a      	ldr	r2, [r3, #0]
    197a:	f811 c000 	ldrb.w	ip, [r1, r0]
    197e:	f882 c000 	strb.w	ip, [r2]
            if ( tx_size < TX_FIFO_SIZE )
            {
                fill_size = tx_size;
            }
            /* Fill up FIFO */
            for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
    1982:	f100 0001 	add.w	r0, r0, #1
    1986:	42a0      	cmp	r0, r4
    1988:	d3f6      	bcc.n	1978 <MSS_UART_fill_tx_fifo+0x78>
    198a:	e001      	b.n	1990 <MSS_UART_fill_tx_fifo+0x90>
    198c:	f04f 0000 	mov.w	r0, #0
                this_uart->hw_reg->THR = tx_buffer[size_sent];
            }
        }
    }
    return size_sent;
}
    1990:	bc10      	pop	{r4}
    1992:	4770      	bx	lr

00001994 <MSS_UART_get_rx_status>:
uint8_t
MSS_UART_get_rx_status
(
    mss_uart_instance_t * this_uart
)
{
    1994:	4602      	mov	r2, r0
    uint8_t status = MSS_UART_INVALID_PARAM;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1996:	f240 5394 	movw	r3, #1428	; 0x594
    199a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    199e:	4298      	cmp	r0, r3
    19a0:	d009      	beq.n	19b6 <MSS_UART_get_rx_status+0x22>
    19a2:	f240 536c 	movw	r3, #1388	; 0x56c
    19a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    19aa:	4298      	cmp	r0, r3
    19ac:	d003      	beq.n	19b6 <MSS_UART_get_rx_status+0x22>
    19ae:	be00      	bkpt	0x0000
    19b0:	f04f 00ff 	mov.w	r0, #255	; 0xff
    19b4:	4770      	bx	lr
         * Bit 2 - Parity error status
         * Bit 3 - Frame error status
         * Bit 4 - Break interrupt indicator
         * Bit 7 - FIFO data error status
         */
        this_uart->status |= (this_uart->hw_reg->LSR);
    19b6:	6813      	ldr	r3, [r2, #0]
    19b8:	7d18      	ldrb	r0, [r3, #20]
        status = (this_uart->status & STATUS_ERROR_MASK );
    19ba:	7a93      	ldrb	r3, [r2, #10]
    19bc:	ea40 0003 	orr.w	r0, r0, r3
    19c0:	f000 009e 	and.w	r0, r0, #158	; 0x9e
        /* Clear the sticky status after reading */
        this_uart->status = 0U;
    19c4:	f04f 0300 	mov.w	r3, #0
    19c8:	7293      	strb	r3, [r2, #10]
    }
    return status;
}
    19ca:	4770      	bx	lr

000019cc <MSS_UART_get_modem_status>:
    mss_uart_instance_t * this_uart
)
{
    uint8_t status = MSS_UART_INVALID_PARAM;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    19cc:	f240 5394 	movw	r3, #1428	; 0x594
    19d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    19d4:	4298      	cmp	r0, r3
    19d6:	d009      	beq.n	19ec <MSS_UART_get_modem_status+0x20>
    19d8:	f240 536c 	movw	r3, #1388	; 0x56c
    19dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    19e0:	4298      	cmp	r0, r3
    19e2:	d003      	beq.n	19ec <MSS_UART_get_modem_status+0x20>
    19e4:	be00      	bkpt	0x0000
    19e6:	f04f 00ff 	mov.w	r0, #255	; 0xff
    19ea:	4770      	bx	lr
         * Bit 4 - Clear To Send
         * Bit 5 - Data Set Ready
         * Bit 6 - Ring Indicator
         * Bit 7 - Data Carrier Detect
         */
        status = this_uart->hw_reg->MSR;
    19ec:	6803      	ldr	r3, [r0, #0]
    19ee:	7e18      	ldrb	r0, [r3, #24]
    }
    return status;
}
    19f0:	4770      	bx	lr
    19f2:	bf00      	nop

000019f4 <MSS_UART_get_tx_status>:
    mss_uart_instance_t * this_uart
)
{
    uint8_t status = MSS_UART_TX_BUSY;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    19f4:	f240 5394 	movw	r3, #1428	; 0x594
    19f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    19fc:	4298      	cmp	r0, r3
    19fe:	d009      	beq.n	1a14 <MSS_UART_get_tx_status+0x20>
    1a00:	f240 536c 	movw	r3, #1388	; 0x56c
    1a04:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1a08:	4298      	cmp	r0, r3
    1a0a:	d003      	beq.n	1a14 <MSS_UART_get_tx_status+0x20>
    1a0c:	be00      	bkpt	0x0000
    1a0e:	f04f 0000 	mov.w	r0, #0
    1a12:	4770      	bx	lr

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
    1a14:	6803      	ldr	r3, [r0, #0]
    1a16:	7d1b      	ldrb	r3, [r3, #20]
        this_uart->status |= status;
    1a18:	7a82      	ldrb	r2, [r0, #10]
    1a1a:	ea43 0202 	orr.w	r2, r3, r2
    1a1e:	7282      	strb	r2, [r0, #10]
        /*
         * Extract the transmit status bits from the UART's Line Status Register.
         * Bit 5 - Transmitter Holding Register/FIFO Empty (THRE) status. (If = 1, TX FIFO is empty)
         * Bit 6 - Transmitter Empty (TEMT) status. (If = 1, both TX FIFO and shift register are empty)
         */
        status &= ( MSS_UART_THRE | MSS_UART_TEMT );
    1a20:	f003 0060 	and.w	r0, r3, #96	; 0x60
    }
    return status;
}
    1a24:	4770      	bx	lr
    1a26:	bf00      	nop

00001a28 <MSS_UART_init>:
(
    mss_uart_instance_t* this_uart,
    uint32_t baud_rate,
    uint8_t line_config
)
{
    1a28:	b570      	push	{r4, r5, r6, lr}
    1a2a:	4604      	mov	r4, r0
    1a2c:	460d      	mov	r5, r1
    1a2e:	4616      	mov	r6, r2
    uint32_t pclk_freq = 0U;
    uint32_t baud_value_l;

    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1a30:	f240 5394 	movw	r3, #1428	; 0x594
    1a34:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1a38:	4298      	cmp	r0, r3
    1a3a:	d006      	beq.n	1a4a <MSS_UART_init+0x22>
    1a3c:	f240 536c 	movw	r3, #1388	; 0x56c
    1a40:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1a44:	4298      	cmp	r0, r3
    1a46:	d000      	beq.n	1a4a <MSS_UART_init+0x22>
    1a48:	be00      	bkpt	0x0000

    /* baud_rate should be greater than 0 */
    ASSERT( 0U < baud_rate );
    1a4a:	b905      	cbnz	r5, 1a4e <MSS_UART_init+0x26>
    1a4c:	be00      	bkpt	0x0000

    /* Force the value of the CMSIS global variables holding the various system
     * clock frequencies to be updated. */
    SystemCoreClockUpdate();
    1a4e:	f000 f895 	bl	1b7c <SystemCoreClockUpdate>

    if ( this_uart == &g_mss_uart0 )
    1a52:	f240 5394 	movw	r3, #1428	; 0x594
    1a56:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1a5a:	429c      	cmp	r4, r3
    1a5c:	d126      	bne.n	1aac <MSS_UART_init+0x84>
    {
        this_uart->hw_reg = UART0;
    1a5e:	f240 5394 	movw	r3, #1428	; 0x594
    1a62:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1a66:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    1a6a:	601a      	str	r2, [r3, #0]
        this_uart->hw_reg_bit = UART0_BITBAND;
    1a6c:	f04f 4284 	mov.w	r2, #1107296256	; 0x42000000
    1a70:	605a      	str	r2, [r3, #4]
        this_uart->irqn = UART0_IRQn;
    1a72:	f04f 020a 	mov.w	r2, #10
    1a76:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK0;
    1a78:	f240 0310 	movw	r3, #16
    1a7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1a80:	6818      	ldr	r0, [r3, #0]

        /* reset UART0 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART0_SOFTRESET_MASK;
    1a82:	f242 0300 	movw	r3, #8192	; 0x2000
    1a86:	f2ce 0304 	movt	r3, #57348	; 0xe004
    1a8a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    1a8c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    1a90:	631a      	str	r2, [r3, #48]	; 0x30
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    1a92:	f24e 1200 	movw	r2, #57600	; 0xe100
    1a96:	f2ce 0200 	movt	r2, #57344	; 0xe000
    1a9a:	f44f 6180 	mov.w	r1, #1024	; 0x400
    1a9e:	f8c2 1180 	str.w	r1, [r2, #384]	; 0x180
        /* Clear any previously pended UART0 interrupt */
        NVIC_ClearPendingIRQ( UART0_IRQn );
        /* Take UART0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART0_SOFTRESET_MASK;
    1aa2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    1aa4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    1aa8:	631a      	str	r2, [r3, #48]	; 0x30
    1aaa:	e025      	b.n	1af8 <MSS_UART_init+0xd0>
    }
    else
    {
        this_uart->hw_reg = UART1;
    1aac:	f240 0300 	movw	r3, #0
    1ab0:	f2c4 0301 	movt	r3, #16385	; 0x4001
    1ab4:	6023      	str	r3, [r4, #0]
        this_uart->hw_reg_bit = UART1_BITBAND;
    1ab6:	f240 0300 	movw	r3, #0
    1aba:	f2c4 2320 	movt	r3, #16928	; 0x4220
    1abe:	6063      	str	r3, [r4, #4]
        this_uart->irqn = UART1_IRQn;
    1ac0:	f04f 030b 	mov.w	r3, #11
    1ac4:	8123      	strh	r3, [r4, #8]

        pclk_freq = g_FrequencyPCLK1;
    1ac6:	f240 0314 	movw	r3, #20
    1aca:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1ace:	6818      	ldr	r0, [r3, #0]

        /* Reset UART1 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART1_SOFTRESET_MASK;
    1ad0:	f242 0300 	movw	r3, #8192	; 0x2000
    1ad4:	f2ce 0304 	movt	r3, #57348	; 0xe004
    1ad8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    1ada:	f442 7280 	orr.w	r2, r2, #256	; 0x100
    1ade:	631a      	str	r2, [r3, #48]	; 0x30
    1ae0:	f24e 1200 	movw	r2, #57600	; 0xe100
    1ae4:	f2ce 0200 	movt	r2, #57344	; 0xe000
    1ae8:	f44f 6100 	mov.w	r1, #2048	; 0x800
    1aec:	f8c2 1180 	str.w	r1, [r2, #384]	; 0x180
        /* Clear any previously pended UART1 interrupt */
        NVIC_ClearPendingIRQ( UART1_IRQn );
        /* Take UART1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART1_SOFTRESET_MASK;
    1af0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    1af2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
    1af6:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* disable interrupts */
    this_uart->hw_reg->IER = 0U;
    1af8:	6823      	ldr	r3, [r4, #0]
    1afa:	f04f 0200 	mov.w	r2, #0
    1afe:	711a      	strb	r2, [r3, #4]
     * The baud value is computed using the following equation:
     *      baud_value_l = PCLK_Frequency / (baud_rate * 16)
     * The baud value is rounded up or down depending on what would be the remainder
     * of the divide by 16 operation.
     */
    if( 0U < baud_rate )
    1b00:	b915      	cbnz	r5, 1b08 <MSS_UART_init+0xe0>
    1b02:	f04f 0501 	mov.w	r5, #1
    1b06:	e00f      	b.n	1b28 <MSS_UART_init+0x100>
    {
        baud_value_l = (uint32_t)(pclk_freq / baud_rate);
    1b08:	fbb0 f5f5 	udiv	r5, r0, r5
        if( baud_value_l & 0x00000008U )
    1b0c:	f015 0f08 	tst.w	r5, #8
        {
            /* remainder above 0.5 */
            baud_value_l = (baud_value_l >> 4U) + 1U;        
    1b10:	ea4f 1515 	mov.w	r5, r5, lsr #4
    1b14:	bf18      	it	ne
    1b16:	3501      	addne	r5, #1
            /* remainder below 0.5 */
            baud_value_l = (baud_value_l >> 4U);
        }
    
        /* Check if the baud rate is supported by the PCLK */
        ASSERT( baud_value_l <= UINT16_MAX);
    1b18:	f5b5 3f80 	cmp.w	r5, #65536	; 0x10000
        if( baud_value_l <= (uint32_t)UINT16_MAX)
        {
            baud_value = (uint16_t)baud_value_l;
    1b1c:	bf38      	it	cc
    1b1e:	b2ad      	uxthcc	r5, r5
            /* remainder below 0.5 */
            baud_value_l = (baud_value_l >> 4U);
        }
    
        /* Check if the baud rate is supported by the PCLK */
        ASSERT( baud_value_l <= UINT16_MAX);
    1b20:	d302      	bcc.n	1b28 <MSS_UART_init+0x100>
    1b22:	be00      	bkpt	0x0000
    1b24:	f04f 0501 	mov.w	r5, #1
            baud_value = (uint16_t)baud_value_l;
        }
    }
    
    /* set divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)1;
    1b28:	6863      	ldr	r3, [r4, #4]
    1b2a:	f04f 0201 	mov.w	r2, #1
    1b2e:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* msb of baud value */
    this_uart->hw_reg->DMR = (uint8_t)(baud_value >> 8);
    1b32:	6823      	ldr	r3, [r4, #0]
    1b34:	ea4f 2215 	mov.w	r2, r5, lsr #8
    1b38:	711a      	strb	r2, [r3, #4]
    /* lsb of baud value */
    this_uart->hw_reg->DLR = (uint8_t)baud_value;
    1b3a:	6823      	ldr	r3, [r4, #0]
    1b3c:	b2ed      	uxtb	r5, r5
    1b3e:	701d      	strb	r5, [r3, #0]

    /* reset divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)0;
    1b40:	6862      	ldr	r2, [r4, #4]
    1b42:	f04f 0300 	mov.w	r3, #0
    1b46:	f8c2 319c 	str.w	r3, [r2, #412]	; 0x19c

    /* set the line control register (bit length, stop bits, parity) */
    this_uart->hw_reg->LCR = line_config;
    1b4a:	6822      	ldr	r2, [r4, #0]
    1b4c:	7316      	strb	r6, [r2, #12]

    /* FIFO configuration */
    /* RX FIFO length = 1 byte, clear receiver FIFO, 
       clear transmitter FIFO, enable RXRDYN and TXRDYN pins. */
    this_uart->hw_reg->FCR = (uint8_t)MSS_UART_FIFO_SINGLE_BYTE | 
    1b4e:	6822      	ldr	r2, [r4, #0]
    1b50:	f04f 010e 	mov.w	r1, #14
    1b54:	7211      	strb	r1, [r2, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_CLEAR_TX_FIFO_MASK | 
                              FCR_ENABLE_TXRDY_RXRDY_MASK;
    /* disable loopback */
    this_uart->hw_reg_bit->MCR_LOOP = (uint32_t)0;
    1b56:	6862      	ldr	r2, [r4, #4]
    1b58:	f8c2 3210 	str.w	r3, [r2, #528]	; 0x210

    /* Instance setup */
    this_uart->tx_buff_size = TX_COMPLETE;
    1b5c:	6123      	str	r3, [r4, #16]
    this_uart->tx_buffer = (const uint8_t *)0;
    1b5e:	60e3      	str	r3, [r4, #12]
    this_uart->tx_idx = 0U;
    1b60:	6163      	str	r3, [r4, #20]

    /* Default handlers for MSS UART interrupts */
    this_uart->rx_handler       = NULL_HANDLER;
    1b62:	61e3      	str	r3, [r4, #28]
    this_uart->tx_handler       = default_tx_handler;
    1b64:	f241 5295 	movw	r2, #5525	; 0x1595
    1b68:	f2c0 0200 	movt	r2, #0
    1b6c:	6222      	str	r2, [r4, #32]
    this_uart->linests_handler  = NULL_HANDLER;
    1b6e:	61a3      	str	r3, [r4, #24]
    this_uart->modemsts_handler = NULL_HANDLER;
    1b70:	6263      	str	r3, [r4, #36]	; 0x24

    /* Initialize the sticky status */
    this_uart->status = 0U;
    1b72:	72a3      	strb	r3, [r4, #10]
}
    1b74:	bd70      	pop	{r4, r5, r6, pc}
    1b76:	bf00      	nop

00001b78 <SystemInit>:
    /*
     * Do not make use of global variables or make any asumptions regarding
     * memory content if modifying this function. The memory content has not been
     * initialised by the time this function is called by the start-up code.
     */
}
    1b78:	4770      	bx	lr
    1b7a:	bf00      	nop

00001b7c <SystemCoreClockUpdate>:

/***************************************************************************//**
 *
 */
void SystemCoreClockUpdate (void)
{
    1b7c:	b430      	push	{r4, r5}
    1b7e:	b084      	sub	sp, #16
    uint32_t PclkDiv0;
    uint32_t PclkDiv1;
    uint32_t AceDiv;
    uint32_t FabDiv;

    const uint32_t pclk_div_lut[4] = { 1uL, 2uL, 4uL, 1uL };
    1b80:	f648 0374 	movw	r3, #34932	; 0x8874
    1b84:	f2c0 0300 	movt	r3, #0
    1b88:	46ec      	mov	ip, sp
    1b8a:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    1b8c:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

    /* Read PCLK dividers from system registers. Multiply the value read from
     * system register by two to get actual divider value. */
    PclkDiv0 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK0_DIV_SHIFT) & PCLK_DIV_MASK)];
    1b90:	f242 0300 	movw	r3, #8192	; 0x2000
    1b94:	f2ce 0304 	movt	r3, #57348	; 0xe004
    1b98:	6c9a      	ldr	r2, [r3, #72]	; 0x48
    1b9a:	f002 020c 	and.w	r2, r2, #12
    1b9e:	a904      	add	r1, sp, #16
    1ba0:	440a      	add	r2, r1
    1ba2:	f852 5c10 	ldr.w	r5, [r2, #-16]
    PclkDiv1 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK1_DIV_SHIFT) & PCLK_DIV_MASK)];
    1ba6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
    1ba8:	f3c2 1201 	ubfx	r2, r2, #4, #2
    1bac:	eb01 0282 	add.w	r2, r1, r2, lsl #2
    1bb0:	f852 4c10 	ldr.w	r4, [r2, #-16]
    AceDiv = pclk_div_lut[((SYSREG->MSS_CLK_CR >> ACE_DIV_SHIFT) & PCLK_DIV_MASK)];
    1bb4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
    1bb6:	f3c2 1281 	ubfx	r2, r2, #6, #2
    1bba:	eb01 0282 	add.w	r2, r1, r2, lsl #2
    1bbe:	f852 0c10 	ldr.w	r0, [r2, #-16]
    {
        /* Compute the FPGA fabric frequency divider. */
        uint32_t obdiv;
        uint32_t obdivhalf;
        
        obdiv = (SYSREG->MSS_CCC_DIV_CR >> OBDIV_SHIFT) & OBDIV_MASK;
    1bc2:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
        obdivhalf = (SYSREG->MSS_CCC_DIV_CR >> OBDIVHALF_SHIFT) & OBDIVHALF_MASK;
    1bc4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
        FabDiv = obdiv + 1uL;
    1bc6:	f3c1 2104 	ubfx	r1, r1, #8, #5
    1bca:	f101 0101 	add.w	r1, r1, #1
        if ( obdivhalf != 0uL )
    1bce:	f413 5f00 	tst.w	r3, #8192	; 0x2000
        {
            FabDiv = FabDiv * 2uL;
    1bd2:	bf18      	it	ne
    1bd4:	0049      	lslne	r1, r1, #1
    
    uint32_t * p_sysboot_key = SYSBOOT_KEY_ADDR;
    uint32_t * p_idcode = IDCODE_LOCATION;
    uint32_t idcode;
	
    idcode = *p_idcode & ~IDCODE_DEV_REV_MASK;
    1bd6:	f240 2330 	movw	r3, #560	; 0x230
    1bda:	f2c6 0308 	movt	r3, #24584	; 0x6008
    1bde:	681a      	ldr	r2, [r3, #0]
	
    if ( A2F060IFX_ID == idcode )
    1be0:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
    1be4:	f241 13cf 	movw	r3, #4559	; 0x11cf
    1be8:	f2c0 53a1 	movt	r3, #1441	; 0x5a1
    1bec:	429a      	cmp	r2, r3
    1bee:	d105      	bne.n	1bfc <SystemCoreClockUpdate+0x80>
    {
        uint32_t *p_fclk = SYSBOOT_A2F060_FCLK_ADDR;
        fclk = *p_fclk;
    1bf0:	f64e 732c 	movw	r3, #61228	; 0xef2c
    1bf4:	f2c6 0301 	movt	r3, #24577	; 0x6001
    1bf8:	681a      	ldr	r2, [r3, #0]
    1bfa:	e028      	b.n	1c4e <SystemCoreClockUpdate+0xd2>
    }
    else if ( SYSBOOT_KEY_VALUE == *p_sysboot_key )
    1bfc:	f640 031c 	movw	r3, #2076	; 0x81c
    1c00:	f2c6 0308 	movt	r3, #24584	; 0x6008
    1c04:	681a      	ldr	r2, [r3, #0]
    1c06:	f244 3341 	movw	r3, #17217	; 0x4341
    1c0a:	f6c4 4354 	movt	r3, #19540	; 0x4c54
    1c0e:	429a      	cmp	r2, r3
    1c10:	d11e      	bne.n	1c50 <SystemCoreClockUpdate+0xd4>
    {
        /* Actel system boot programmed, check if it has the FCLK value stored. */
        uint32_t *p_sysboot_version = SYSBOOT_VERSION_ADDR;
        uint32_t sysboot_version = *p_sysboot_version;
    1c12:	f640 0340 	movw	r3, #2112	; 0x840
    1c16:	f2c6 0308 	movt	r3, #24584	; 0x6008
    1c1a:	681a      	ldr	r2, [r3, #0]
        
        sysboot_version &= SYSBOOT_VERSION_MASK;
    1c1c:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
        
        if ( sysboot_version >= MIN_SYSBOOT_VERSION )
    1c20:	f240 3300 	movw	r3, #768	; 0x300
    1c24:	f2c0 0301 	movt	r3, #1
    1c28:	429a      	cmp	r2, r3
    1c2a:	d911      	bls.n	1c50 <SystemCoreClockUpdate+0xd4>
        {
            /* Handle change of eNVM location of FCLK between 1.3.x and 2.x.x versions of the system boot. */
            if ( sysboot_version < SYSBOOT_VERSION_2_X )
    1c2c:	f5b2 3f00 	cmp.w	r2, #131072	; 0x20000
    1c30:	d205      	bcs.n	1c3e <SystemCoreClockUpdate+0xc2>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 1.3.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_1_3_FCLK_ADDR;
                fclk = *p_fclk;
    1c32:	f241 632c 	movw	r3, #5676	; 0x162c
    1c36:	f2c6 0308 	movt	r3, #24584	; 0x6008
    1c3a:	681a      	ldr	r2, [r3, #0]
    1c3c:	e007      	b.n	1c4e <SystemCoreClockUpdate+0xd2>
            }
            else if ( sysboot_version < MAX_SYSBOOT_VERSION )
    1c3e:	f5b2 3f40 	cmp.w	r2, #196608	; 0x30000
    1c42:	d205      	bcs.n	1c50 <SystemCoreClockUpdate+0xd4>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 2.x.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_2_x_FCLK_ADDR;
                fclk = *p_fclk;
    1c44:	f641 63ac 	movw	r3, #7852	; 0x1eac
    1c48:	f2c6 0308 	movt	r3, #24584	; 0x6008
    1c4c:	681a      	ldr	r2, [r3, #0]
                fclk = 0uL;
            }
        }
    }
    
    if ( 0uL == fclk )
    1c4e:	b922      	cbnz	r2, 1c5a <SystemCoreClockUpdate+0xde>
        /* 
         * Could not retrieve FCLK from system boot configuration data. Fall back
         * to using SMARTFUSION_FCLK_FREQ which must then be defined as part of
         * project settings.
         */
        ASSERT( SMARTFUSION_FCLK_FREQ_DEFINED );
    1c50:	be00      	bkpt	0x0000
    1c52:	f647 0240 	movw	r2, #30784	; 0x7840
    1c56:	f2c0 127d 	movt	r2, #381	; 0x17d
    }
    
    /* Retrieve FCLK from eNVM spare pages if Actel system boot programmed as part of the system. */
    
    /* Read system clock from eNVM spare pages. */
    SystemCoreClock = GetSystemClock();
    1c5a:	f240 030c 	movw	r3, #12
    1c5e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1c62:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK0 = SystemCoreClock / PclkDiv0;
    1c64:	fbb2 f5f5 	udiv	r5, r2, r5
    1c68:	605d      	str	r5, [r3, #4]
    g_FrequencyPCLK1 = SystemCoreClock / PclkDiv1;
    1c6a:	fbb2 f4f4 	udiv	r4, r2, r4
    1c6e:	609c      	str	r4, [r3, #8]
    g_FrequencyACE = SystemCoreClock / AceDiv;
    1c70:	fbb2 f0f0 	udiv	r0, r2, r0
    1c74:	60d8      	str	r0, [r3, #12]
    g_FrequencyFPGA = SystemCoreClock / FabDiv;
    1c76:	fbb2 f1f1 	udiv	r1, r2, r1
    1c7a:	6119      	str	r1, [r3, #16]
    
    /* Keep SystemFrequency as well as SystemCoreClock for legacy reasons. */
    SystemFrequency = SystemCoreClock;
    1c7c:	615a      	str	r2, [r3, #20]
}
    1c7e:	b004      	add	sp, #16
    1c80:	bc30      	pop	{r4, r5}
    1c82:	4770      	bx	lr

00001c84 <__aeabi_drsub>:
    1c84:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
    1c88:	e002      	b.n	1c90 <__adddf3>
    1c8a:	bf00      	nop

00001c8c <__aeabi_dsub>:
    1c8c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00001c90 <__adddf3>:
    1c90:	b530      	push	{r4, r5, lr}
    1c92:	ea4f 0441 	mov.w	r4, r1, lsl #1
    1c96:	ea4f 0543 	mov.w	r5, r3, lsl #1
    1c9a:	ea94 0f05 	teq	r4, r5
    1c9e:	bf08      	it	eq
    1ca0:	ea90 0f02 	teqeq	r0, r2
    1ca4:	bf1f      	itttt	ne
    1ca6:	ea54 0c00 	orrsne.w	ip, r4, r0
    1caa:	ea55 0c02 	orrsne.w	ip, r5, r2
    1cae:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
    1cb2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
    1cb6:	f000 80e2 	beq.w	1e7e <__adddf3+0x1ee>
    1cba:	ea4f 5454 	mov.w	r4, r4, lsr #21
    1cbe:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
    1cc2:	bfb8      	it	lt
    1cc4:	426d      	neglt	r5, r5
    1cc6:	dd0c      	ble.n	1ce2 <__adddf3+0x52>
    1cc8:	442c      	add	r4, r5
    1cca:	ea80 0202 	eor.w	r2, r0, r2
    1cce:	ea81 0303 	eor.w	r3, r1, r3
    1cd2:	ea82 0000 	eor.w	r0, r2, r0
    1cd6:	ea83 0101 	eor.w	r1, r3, r1
    1cda:	ea80 0202 	eor.w	r2, r0, r2
    1cde:	ea81 0303 	eor.w	r3, r1, r3
    1ce2:	2d36      	cmp	r5, #54	; 0x36
    1ce4:	bf88      	it	hi
    1ce6:	bd30      	pophi	{r4, r5, pc}
    1ce8:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
    1cec:	ea4f 3101 	mov.w	r1, r1, lsl #12
    1cf0:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
    1cf4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
    1cf8:	d002      	beq.n	1d00 <__adddf3+0x70>
    1cfa:	4240      	negs	r0, r0
    1cfc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    1d00:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
    1d04:	ea4f 3303 	mov.w	r3, r3, lsl #12
    1d08:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
    1d0c:	d002      	beq.n	1d14 <__adddf3+0x84>
    1d0e:	4252      	negs	r2, r2
    1d10:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    1d14:	ea94 0f05 	teq	r4, r5
    1d18:	f000 80a7 	beq.w	1e6a <__adddf3+0x1da>
    1d1c:	f1a4 0401 	sub.w	r4, r4, #1
    1d20:	f1d5 0e20 	rsbs	lr, r5, #32
    1d24:	db0d      	blt.n	1d42 <__adddf3+0xb2>
    1d26:	fa02 fc0e 	lsl.w	ip, r2, lr
    1d2a:	fa22 f205 	lsr.w	r2, r2, r5
    1d2e:	1880      	adds	r0, r0, r2
    1d30:	f141 0100 	adc.w	r1, r1, #0
    1d34:	fa03 f20e 	lsl.w	r2, r3, lr
    1d38:	1880      	adds	r0, r0, r2
    1d3a:	fa43 f305 	asr.w	r3, r3, r5
    1d3e:	4159      	adcs	r1, r3
    1d40:	e00e      	b.n	1d60 <__adddf3+0xd0>
    1d42:	f1a5 0520 	sub.w	r5, r5, #32
    1d46:	f10e 0e20 	add.w	lr, lr, #32
    1d4a:	2a01      	cmp	r2, #1
    1d4c:	fa03 fc0e 	lsl.w	ip, r3, lr
    1d50:	bf28      	it	cs
    1d52:	f04c 0c02 	orrcs.w	ip, ip, #2
    1d56:	fa43 f305 	asr.w	r3, r3, r5
    1d5a:	18c0      	adds	r0, r0, r3
    1d5c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
    1d60:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    1d64:	d507      	bpl.n	1d76 <__adddf3+0xe6>
    1d66:	f04f 0e00 	mov.w	lr, #0
    1d6a:	f1dc 0c00 	rsbs	ip, ip, #0
    1d6e:	eb7e 0000 	sbcs.w	r0, lr, r0
    1d72:	eb6e 0101 	sbc.w	r1, lr, r1
    1d76:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
    1d7a:	d31b      	bcc.n	1db4 <__adddf3+0x124>
    1d7c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
    1d80:	d30c      	bcc.n	1d9c <__adddf3+0x10c>
    1d82:	0849      	lsrs	r1, r1, #1
    1d84:	ea5f 0030 	movs.w	r0, r0, rrx
    1d88:	ea4f 0c3c 	mov.w	ip, ip, rrx
    1d8c:	f104 0401 	add.w	r4, r4, #1
    1d90:	ea4f 5244 	mov.w	r2, r4, lsl #21
    1d94:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
    1d98:	f080 809a 	bcs.w	1ed0 <__adddf3+0x240>
    1d9c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
    1da0:	bf08      	it	eq
    1da2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
    1da6:	f150 0000 	adcs.w	r0, r0, #0
    1daa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    1dae:	ea41 0105 	orr.w	r1, r1, r5
    1db2:	bd30      	pop	{r4, r5, pc}
    1db4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
    1db8:	4140      	adcs	r0, r0
    1dba:	eb41 0101 	adc.w	r1, r1, r1
    1dbe:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    1dc2:	f1a4 0401 	sub.w	r4, r4, #1
    1dc6:	d1e9      	bne.n	1d9c <__adddf3+0x10c>
    1dc8:	f091 0f00 	teq	r1, #0
    1dcc:	bf04      	itt	eq
    1dce:	4601      	moveq	r1, r0
    1dd0:	2000      	moveq	r0, #0
    1dd2:	fab1 f381 	clz	r3, r1
    1dd6:	bf08      	it	eq
    1dd8:	3320      	addeq	r3, #32
    1dda:	f1a3 030b 	sub.w	r3, r3, #11
    1dde:	f1b3 0220 	subs.w	r2, r3, #32
    1de2:	da0c      	bge.n	1dfe <__adddf3+0x16e>
    1de4:	320c      	adds	r2, #12
    1de6:	dd08      	ble.n	1dfa <__adddf3+0x16a>
    1de8:	f102 0c14 	add.w	ip, r2, #20
    1dec:	f1c2 020c 	rsb	r2, r2, #12
    1df0:	fa01 f00c 	lsl.w	r0, r1, ip
    1df4:	fa21 f102 	lsr.w	r1, r1, r2
    1df8:	e00c      	b.n	1e14 <__adddf3+0x184>
    1dfa:	f102 0214 	add.w	r2, r2, #20
    1dfe:	bfd8      	it	le
    1e00:	f1c2 0c20 	rsble	ip, r2, #32
    1e04:	fa01 f102 	lsl.w	r1, r1, r2
    1e08:	fa20 fc0c 	lsr.w	ip, r0, ip
    1e0c:	bfdc      	itt	le
    1e0e:	ea41 010c 	orrle.w	r1, r1, ip
    1e12:	4090      	lslle	r0, r2
    1e14:	1ae4      	subs	r4, r4, r3
    1e16:	bfa2      	ittt	ge
    1e18:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
    1e1c:	4329      	orrge	r1, r5
    1e1e:	bd30      	popge	{r4, r5, pc}
    1e20:	ea6f 0404 	mvn.w	r4, r4
    1e24:	3c1f      	subs	r4, #31
    1e26:	da1c      	bge.n	1e62 <__adddf3+0x1d2>
    1e28:	340c      	adds	r4, #12
    1e2a:	dc0e      	bgt.n	1e4a <__adddf3+0x1ba>
    1e2c:	f104 0414 	add.w	r4, r4, #20
    1e30:	f1c4 0220 	rsb	r2, r4, #32
    1e34:	fa20 f004 	lsr.w	r0, r0, r4
    1e38:	fa01 f302 	lsl.w	r3, r1, r2
    1e3c:	ea40 0003 	orr.w	r0, r0, r3
    1e40:	fa21 f304 	lsr.w	r3, r1, r4
    1e44:	ea45 0103 	orr.w	r1, r5, r3
    1e48:	bd30      	pop	{r4, r5, pc}
    1e4a:	f1c4 040c 	rsb	r4, r4, #12
    1e4e:	f1c4 0220 	rsb	r2, r4, #32
    1e52:	fa20 f002 	lsr.w	r0, r0, r2
    1e56:	fa01 f304 	lsl.w	r3, r1, r4
    1e5a:	ea40 0003 	orr.w	r0, r0, r3
    1e5e:	4629      	mov	r1, r5
    1e60:	bd30      	pop	{r4, r5, pc}
    1e62:	fa21 f004 	lsr.w	r0, r1, r4
    1e66:	4629      	mov	r1, r5
    1e68:	bd30      	pop	{r4, r5, pc}
    1e6a:	f094 0f00 	teq	r4, #0
    1e6e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
    1e72:	bf06      	itte	eq
    1e74:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
    1e78:	3401      	addeq	r4, #1
    1e7a:	3d01      	subne	r5, #1
    1e7c:	e74e      	b.n	1d1c <__adddf3+0x8c>
    1e7e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
    1e82:	bf18      	it	ne
    1e84:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
    1e88:	d029      	beq.n	1ede <__adddf3+0x24e>
    1e8a:	ea94 0f05 	teq	r4, r5
    1e8e:	bf08      	it	eq
    1e90:	ea90 0f02 	teqeq	r0, r2
    1e94:	d005      	beq.n	1ea2 <__adddf3+0x212>
    1e96:	ea54 0c00 	orrs.w	ip, r4, r0
    1e9a:	bf04      	itt	eq
    1e9c:	4619      	moveq	r1, r3
    1e9e:	4610      	moveq	r0, r2
    1ea0:	bd30      	pop	{r4, r5, pc}
    1ea2:	ea91 0f03 	teq	r1, r3
    1ea6:	bf1e      	ittt	ne
    1ea8:	2100      	movne	r1, #0
    1eaa:	2000      	movne	r0, #0
    1eac:	bd30      	popne	{r4, r5, pc}
    1eae:	ea5f 5c54 	movs.w	ip, r4, lsr #21
    1eb2:	d105      	bne.n	1ec0 <__adddf3+0x230>
    1eb4:	0040      	lsls	r0, r0, #1
    1eb6:	4149      	adcs	r1, r1
    1eb8:	bf28      	it	cs
    1eba:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
    1ebe:	bd30      	pop	{r4, r5, pc}
    1ec0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
    1ec4:	bf3c      	itt	cc
    1ec6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
    1eca:	bd30      	popcc	{r4, r5, pc}
    1ecc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    1ed0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
    1ed4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
    1ed8:	f04f 0000 	mov.w	r0, #0
    1edc:	bd30      	pop	{r4, r5, pc}
    1ede:	ea7f 5c64 	mvns.w	ip, r4, asr #21
    1ee2:	bf1a      	itte	ne
    1ee4:	4619      	movne	r1, r3
    1ee6:	4610      	movne	r0, r2
    1ee8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
    1eec:	bf1c      	itt	ne
    1eee:	460b      	movne	r3, r1
    1ef0:	4602      	movne	r2, r0
    1ef2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
    1ef6:	bf06      	itte	eq
    1ef8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
    1efc:	ea91 0f03 	teqeq	r1, r3
    1f00:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
    1f04:	bd30      	pop	{r4, r5, pc}
    1f06:	bf00      	nop

00001f08 <__aeabi_ui2d>:
    1f08:	f090 0f00 	teq	r0, #0
    1f0c:	bf04      	itt	eq
    1f0e:	2100      	moveq	r1, #0
    1f10:	4770      	bxeq	lr
    1f12:	b530      	push	{r4, r5, lr}
    1f14:	f44f 6480 	mov.w	r4, #1024	; 0x400
    1f18:	f104 0432 	add.w	r4, r4, #50	; 0x32
    1f1c:	f04f 0500 	mov.w	r5, #0
    1f20:	f04f 0100 	mov.w	r1, #0
    1f24:	e750      	b.n	1dc8 <__adddf3+0x138>
    1f26:	bf00      	nop

00001f28 <__aeabi_i2d>:
    1f28:	f090 0f00 	teq	r0, #0
    1f2c:	bf04      	itt	eq
    1f2e:	2100      	moveq	r1, #0
    1f30:	4770      	bxeq	lr
    1f32:	b530      	push	{r4, r5, lr}
    1f34:	f44f 6480 	mov.w	r4, #1024	; 0x400
    1f38:	f104 0432 	add.w	r4, r4, #50	; 0x32
    1f3c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
    1f40:	bf48      	it	mi
    1f42:	4240      	negmi	r0, r0
    1f44:	f04f 0100 	mov.w	r1, #0
    1f48:	e73e      	b.n	1dc8 <__adddf3+0x138>
    1f4a:	bf00      	nop

00001f4c <__aeabi_f2d>:
    1f4c:	0042      	lsls	r2, r0, #1
    1f4e:	ea4f 01e2 	mov.w	r1, r2, asr #3
    1f52:	ea4f 0131 	mov.w	r1, r1, rrx
    1f56:	ea4f 7002 	mov.w	r0, r2, lsl #28
    1f5a:	bf1f      	itttt	ne
    1f5c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
    1f60:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
    1f64:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
    1f68:	4770      	bxne	lr
    1f6a:	f092 0f00 	teq	r2, #0
    1f6e:	bf14      	ite	ne
    1f70:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
    1f74:	4770      	bxeq	lr
    1f76:	b530      	push	{r4, r5, lr}
    1f78:	f44f 7460 	mov.w	r4, #896	; 0x380
    1f7c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    1f80:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    1f84:	e720      	b.n	1dc8 <__adddf3+0x138>
    1f86:	bf00      	nop

00001f88 <__aeabi_ul2d>:
    1f88:	ea50 0201 	orrs.w	r2, r0, r1
    1f8c:	bf08      	it	eq
    1f8e:	4770      	bxeq	lr
    1f90:	b530      	push	{r4, r5, lr}
    1f92:	f04f 0500 	mov.w	r5, #0
    1f96:	e00a      	b.n	1fae <__aeabi_l2d+0x16>

00001f98 <__aeabi_l2d>:
    1f98:	ea50 0201 	orrs.w	r2, r0, r1
    1f9c:	bf08      	it	eq
    1f9e:	4770      	bxeq	lr
    1fa0:	b530      	push	{r4, r5, lr}
    1fa2:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
    1fa6:	d502      	bpl.n	1fae <__aeabi_l2d+0x16>
    1fa8:	4240      	negs	r0, r0
    1faa:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    1fae:	f44f 6480 	mov.w	r4, #1024	; 0x400
    1fb2:	f104 0432 	add.w	r4, r4, #50	; 0x32
    1fb6:	ea5f 5c91 	movs.w	ip, r1, lsr #22
    1fba:	f43f aedc 	beq.w	1d76 <__adddf3+0xe6>
    1fbe:	f04f 0203 	mov.w	r2, #3
    1fc2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
    1fc6:	bf18      	it	ne
    1fc8:	3203      	addne	r2, #3
    1fca:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
    1fce:	bf18      	it	ne
    1fd0:	3203      	addne	r2, #3
    1fd2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
    1fd6:	f1c2 0320 	rsb	r3, r2, #32
    1fda:	fa00 fc03 	lsl.w	ip, r0, r3
    1fde:	fa20 f002 	lsr.w	r0, r0, r2
    1fe2:	fa01 fe03 	lsl.w	lr, r1, r3
    1fe6:	ea40 000e 	orr.w	r0, r0, lr
    1fea:	fa21 f102 	lsr.w	r1, r1, r2
    1fee:	4414      	add	r4, r2
    1ff0:	e6c1      	b.n	1d76 <__adddf3+0xe6>
    1ff2:	bf00      	nop

00001ff4 <__aeabi_dmul>:
    1ff4:	b570      	push	{r4, r5, r6, lr}
    1ff6:	f04f 0cff 	mov.w	ip, #255	; 0xff
    1ffa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
    1ffe:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
    2002:	bf1d      	ittte	ne
    2004:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
    2008:	ea94 0f0c 	teqne	r4, ip
    200c:	ea95 0f0c 	teqne	r5, ip
    2010:	f000 f8de 	bleq	21d0 <MAIN_STACK_SIZE+0x1d0>
    2014:	442c      	add	r4, r5
    2016:	ea81 0603 	eor.w	r6, r1, r3
    201a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
    201e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
    2022:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
    2026:	bf18      	it	ne
    2028:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
    202c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    2030:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
    2034:	d038      	beq.n	20a8 <MAIN_STACK_SIZE+0xa8>
    2036:	fba0 ce02 	umull	ip, lr, r0, r2
    203a:	f04f 0500 	mov.w	r5, #0
    203e:	fbe1 e502 	umlal	lr, r5, r1, r2
    2042:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
    2046:	fbe0 e503 	umlal	lr, r5, r0, r3
    204a:	f04f 0600 	mov.w	r6, #0
    204e:	fbe1 5603 	umlal	r5, r6, r1, r3
    2052:	f09c 0f00 	teq	ip, #0
    2056:	bf18      	it	ne
    2058:	f04e 0e01 	orrne.w	lr, lr, #1
    205c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
    2060:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
    2064:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
    2068:	d204      	bcs.n	2074 <MAIN_STACK_SIZE+0x74>
    206a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
    206e:	416d      	adcs	r5, r5
    2070:	eb46 0606 	adc.w	r6, r6, r6
    2074:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
    2078:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
    207c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
    2080:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
    2084:	ea4f 2ece 	mov.w	lr, lr, lsl #11
    2088:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
    208c:	bf88      	it	hi
    208e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
    2092:	d81e      	bhi.n	20d2 <MAIN_STACK_SIZE+0xd2>
    2094:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
    2098:	bf08      	it	eq
    209a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
    209e:	f150 0000 	adcs.w	r0, r0, #0
    20a2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    20a6:	bd70      	pop	{r4, r5, r6, pc}
    20a8:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
    20ac:	ea46 0101 	orr.w	r1, r6, r1
    20b0:	ea40 0002 	orr.w	r0, r0, r2
    20b4:	ea81 0103 	eor.w	r1, r1, r3
    20b8:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
    20bc:	bfc2      	ittt	gt
    20be:	ebd4 050c 	rsbsgt	r5, r4, ip
    20c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
    20c6:	bd70      	popgt	{r4, r5, r6, pc}
    20c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    20cc:	f04f 0e00 	mov.w	lr, #0
    20d0:	3c01      	subs	r4, #1
    20d2:	f300 80ab 	bgt.w	222c <MAIN_STACK_SIZE+0x22c>
    20d6:	f114 0f36 	cmn.w	r4, #54	; 0x36
    20da:	bfde      	ittt	le
    20dc:	2000      	movle	r0, #0
    20de:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
    20e2:	bd70      	pople	{r4, r5, r6, pc}
    20e4:	f1c4 0400 	rsb	r4, r4, #0
    20e8:	3c20      	subs	r4, #32
    20ea:	da35      	bge.n	2158 <MAIN_STACK_SIZE+0x158>
    20ec:	340c      	adds	r4, #12
    20ee:	dc1b      	bgt.n	2128 <MAIN_STACK_SIZE+0x128>
    20f0:	f104 0414 	add.w	r4, r4, #20
    20f4:	f1c4 0520 	rsb	r5, r4, #32
    20f8:	fa00 f305 	lsl.w	r3, r0, r5
    20fc:	fa20 f004 	lsr.w	r0, r0, r4
    2100:	fa01 f205 	lsl.w	r2, r1, r5
    2104:	ea40 0002 	orr.w	r0, r0, r2
    2108:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
    210c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    2110:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
    2114:	fa21 f604 	lsr.w	r6, r1, r4
    2118:	eb42 0106 	adc.w	r1, r2, r6
    211c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    2120:	bf08      	it	eq
    2122:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    2126:	bd70      	pop	{r4, r5, r6, pc}
    2128:	f1c4 040c 	rsb	r4, r4, #12
    212c:	f1c4 0520 	rsb	r5, r4, #32
    2130:	fa00 f304 	lsl.w	r3, r0, r4
    2134:	fa20 f005 	lsr.w	r0, r0, r5
    2138:	fa01 f204 	lsl.w	r2, r1, r4
    213c:	ea40 0002 	orr.w	r0, r0, r2
    2140:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    2144:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
    2148:	f141 0100 	adc.w	r1, r1, #0
    214c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    2150:	bf08      	it	eq
    2152:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    2156:	bd70      	pop	{r4, r5, r6, pc}
    2158:	f1c4 0520 	rsb	r5, r4, #32
    215c:	fa00 f205 	lsl.w	r2, r0, r5
    2160:	ea4e 0e02 	orr.w	lr, lr, r2
    2164:	fa20 f304 	lsr.w	r3, r0, r4
    2168:	fa01 f205 	lsl.w	r2, r1, r5
    216c:	ea43 0302 	orr.w	r3, r3, r2
    2170:	fa21 f004 	lsr.w	r0, r1, r4
    2174:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    2178:	fa21 f204 	lsr.w	r2, r1, r4
    217c:	ea20 0002 	bic.w	r0, r0, r2
    2180:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
    2184:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    2188:	bf08      	it	eq
    218a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    218e:	bd70      	pop	{r4, r5, r6, pc}
    2190:	f094 0f00 	teq	r4, #0
    2194:	d10f      	bne.n	21b6 <MAIN_STACK_SIZE+0x1b6>
    2196:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
    219a:	0040      	lsls	r0, r0, #1
    219c:	eb41 0101 	adc.w	r1, r1, r1
    21a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    21a4:	bf08      	it	eq
    21a6:	3c01      	subeq	r4, #1
    21a8:	d0f7      	beq.n	219a <MAIN_STACK_SIZE+0x19a>
    21aa:	ea41 0106 	orr.w	r1, r1, r6
    21ae:	f095 0f00 	teq	r5, #0
    21b2:	bf18      	it	ne
    21b4:	4770      	bxne	lr
    21b6:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
    21ba:	0052      	lsls	r2, r2, #1
    21bc:	eb43 0303 	adc.w	r3, r3, r3
    21c0:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
    21c4:	bf08      	it	eq
    21c6:	3d01      	subeq	r5, #1
    21c8:	d0f7      	beq.n	21ba <MAIN_STACK_SIZE+0x1ba>
    21ca:	ea43 0306 	orr.w	r3, r3, r6
    21ce:	4770      	bx	lr
    21d0:	ea94 0f0c 	teq	r4, ip
    21d4:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
    21d8:	bf18      	it	ne
    21da:	ea95 0f0c 	teqne	r5, ip
    21de:	d00c      	beq.n	21fa <MAIN_STACK_SIZE+0x1fa>
    21e0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    21e4:	bf18      	it	ne
    21e6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    21ea:	d1d1      	bne.n	2190 <MAIN_STACK_SIZE+0x190>
    21ec:	ea81 0103 	eor.w	r1, r1, r3
    21f0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    21f4:	f04f 0000 	mov.w	r0, #0
    21f8:	bd70      	pop	{r4, r5, r6, pc}
    21fa:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    21fe:	bf06      	itte	eq
    2200:	4610      	moveq	r0, r2
    2202:	4619      	moveq	r1, r3
    2204:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    2208:	d019      	beq.n	223e <MAIN_STACK_SIZE+0x23e>
    220a:	ea94 0f0c 	teq	r4, ip
    220e:	d102      	bne.n	2216 <MAIN_STACK_SIZE+0x216>
    2210:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
    2214:	d113      	bne.n	223e <MAIN_STACK_SIZE+0x23e>
    2216:	ea95 0f0c 	teq	r5, ip
    221a:	d105      	bne.n	2228 <MAIN_STACK_SIZE+0x228>
    221c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
    2220:	bf1c      	itt	ne
    2222:	4610      	movne	r0, r2
    2224:	4619      	movne	r1, r3
    2226:	d10a      	bne.n	223e <MAIN_STACK_SIZE+0x23e>
    2228:	ea81 0103 	eor.w	r1, r1, r3
    222c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    2230:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
    2234:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
    2238:	f04f 0000 	mov.w	r0, #0
    223c:	bd70      	pop	{r4, r5, r6, pc}
    223e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
    2242:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
    2246:	bd70      	pop	{r4, r5, r6, pc}

00002248 <__aeabi_ddiv>:
    2248:	b570      	push	{r4, r5, r6, lr}
    224a:	f04f 0cff 	mov.w	ip, #255	; 0xff
    224e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
    2252:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
    2256:	bf1d      	ittte	ne
    2258:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
    225c:	ea94 0f0c 	teqne	r4, ip
    2260:	ea95 0f0c 	teqne	r5, ip
    2264:	f000 f8a7 	bleq	23b6 <__aeabi_ddiv+0x16e>
    2268:	eba4 0405 	sub.w	r4, r4, r5
    226c:	ea81 0e03 	eor.w	lr, r1, r3
    2270:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
    2274:	ea4f 3101 	mov.w	r1, r1, lsl #12
    2278:	f000 8088 	beq.w	238c <__aeabi_ddiv+0x144>
    227c:	ea4f 3303 	mov.w	r3, r3, lsl #12
    2280:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
    2284:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
    2288:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
    228c:	ea4f 2202 	mov.w	r2, r2, lsl #8
    2290:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
    2294:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
    2298:	ea4f 2600 	mov.w	r6, r0, lsl #8
    229c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
    22a0:	429d      	cmp	r5, r3
    22a2:	bf08      	it	eq
    22a4:	4296      	cmpeq	r6, r2
    22a6:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
    22aa:	f504 7440 	add.w	r4, r4, #768	; 0x300
    22ae:	d202      	bcs.n	22b6 <__aeabi_ddiv+0x6e>
    22b0:	085b      	lsrs	r3, r3, #1
    22b2:	ea4f 0232 	mov.w	r2, r2, rrx
    22b6:	1ab6      	subs	r6, r6, r2
    22b8:	eb65 0503 	sbc.w	r5, r5, r3
    22bc:	085b      	lsrs	r3, r3, #1
    22be:	ea4f 0232 	mov.w	r2, r2, rrx
    22c2:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
    22c6:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
    22ca:	ebb6 0e02 	subs.w	lr, r6, r2
    22ce:	eb75 0e03 	sbcs.w	lr, r5, r3
    22d2:	bf22      	ittt	cs
    22d4:	1ab6      	subcs	r6, r6, r2
    22d6:	4675      	movcs	r5, lr
    22d8:	ea40 000c 	orrcs.w	r0, r0, ip
    22dc:	085b      	lsrs	r3, r3, #1
    22de:	ea4f 0232 	mov.w	r2, r2, rrx
    22e2:	ebb6 0e02 	subs.w	lr, r6, r2
    22e6:	eb75 0e03 	sbcs.w	lr, r5, r3
    22ea:	bf22      	ittt	cs
    22ec:	1ab6      	subcs	r6, r6, r2
    22ee:	4675      	movcs	r5, lr
    22f0:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
    22f4:	085b      	lsrs	r3, r3, #1
    22f6:	ea4f 0232 	mov.w	r2, r2, rrx
    22fa:	ebb6 0e02 	subs.w	lr, r6, r2
    22fe:	eb75 0e03 	sbcs.w	lr, r5, r3
    2302:	bf22      	ittt	cs
    2304:	1ab6      	subcs	r6, r6, r2
    2306:	4675      	movcs	r5, lr
    2308:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
    230c:	085b      	lsrs	r3, r3, #1
    230e:	ea4f 0232 	mov.w	r2, r2, rrx
    2312:	ebb6 0e02 	subs.w	lr, r6, r2
    2316:	eb75 0e03 	sbcs.w	lr, r5, r3
    231a:	bf22      	ittt	cs
    231c:	1ab6      	subcs	r6, r6, r2
    231e:	4675      	movcs	r5, lr
    2320:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
    2324:	ea55 0e06 	orrs.w	lr, r5, r6
    2328:	d018      	beq.n	235c <__aeabi_ddiv+0x114>
    232a:	ea4f 1505 	mov.w	r5, r5, lsl #4
    232e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
    2332:	ea4f 1606 	mov.w	r6, r6, lsl #4
    2336:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    233a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
    233e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    2342:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
    2346:	d1c0      	bne.n	22ca <__aeabi_ddiv+0x82>
    2348:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    234c:	d10b      	bne.n	2366 <__aeabi_ddiv+0x11e>
    234e:	ea41 0100 	orr.w	r1, r1, r0
    2352:	f04f 0000 	mov.w	r0, #0
    2356:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
    235a:	e7b6      	b.n	22ca <__aeabi_ddiv+0x82>
    235c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    2360:	bf04      	itt	eq
    2362:	4301      	orreq	r1, r0
    2364:	2000      	moveq	r0, #0
    2366:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
    236a:	bf88      	it	hi
    236c:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
    2370:	f63f aeaf 	bhi.w	20d2 <MAIN_STACK_SIZE+0xd2>
    2374:	ebb5 0c03 	subs.w	ip, r5, r3
    2378:	bf04      	itt	eq
    237a:	ebb6 0c02 	subseq.w	ip, r6, r2
    237e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
    2382:	f150 0000 	adcs.w	r0, r0, #0
    2386:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    238a:	bd70      	pop	{r4, r5, r6, pc}
    238c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
    2390:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
    2394:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
    2398:	bfc2      	ittt	gt
    239a:	ebd4 050c 	rsbsgt	r5, r4, ip
    239e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
    23a2:	bd70      	popgt	{r4, r5, r6, pc}
    23a4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    23a8:	f04f 0e00 	mov.w	lr, #0
    23ac:	3c01      	subs	r4, #1
    23ae:	e690      	b.n	20d2 <MAIN_STACK_SIZE+0xd2>
    23b0:	ea45 0e06 	orr.w	lr, r5, r6
    23b4:	e68d      	b.n	20d2 <MAIN_STACK_SIZE+0xd2>
    23b6:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
    23ba:	ea94 0f0c 	teq	r4, ip
    23be:	bf08      	it	eq
    23c0:	ea95 0f0c 	teqeq	r5, ip
    23c4:	f43f af3b 	beq.w	223e <MAIN_STACK_SIZE+0x23e>
    23c8:	ea94 0f0c 	teq	r4, ip
    23cc:	d10a      	bne.n	23e4 <__aeabi_ddiv+0x19c>
    23ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
    23d2:	f47f af34 	bne.w	223e <MAIN_STACK_SIZE+0x23e>
    23d6:	ea95 0f0c 	teq	r5, ip
    23da:	f47f af25 	bne.w	2228 <MAIN_STACK_SIZE+0x228>
    23de:	4610      	mov	r0, r2
    23e0:	4619      	mov	r1, r3
    23e2:	e72c      	b.n	223e <MAIN_STACK_SIZE+0x23e>
    23e4:	ea95 0f0c 	teq	r5, ip
    23e8:	d106      	bne.n	23f8 <__aeabi_ddiv+0x1b0>
    23ea:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
    23ee:	f43f aefd 	beq.w	21ec <MAIN_STACK_SIZE+0x1ec>
    23f2:	4610      	mov	r0, r2
    23f4:	4619      	mov	r1, r3
    23f6:	e722      	b.n	223e <MAIN_STACK_SIZE+0x23e>
    23f8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    23fc:	bf18      	it	ne
    23fe:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    2402:	f47f aec5 	bne.w	2190 <MAIN_STACK_SIZE+0x190>
    2406:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
    240a:	f47f af0d 	bne.w	2228 <MAIN_STACK_SIZE+0x228>
    240e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
    2412:	f47f aeeb 	bne.w	21ec <MAIN_STACK_SIZE+0x1ec>
    2416:	e712      	b.n	223e <MAIN_STACK_SIZE+0x23e>

00002418 <__gedf2>:
    2418:	f04f 3cff 	mov.w	ip, #4294967295
    241c:	e006      	b.n	242c <__cmpdf2+0x4>
    241e:	bf00      	nop

00002420 <__ledf2>:
    2420:	f04f 0c01 	mov.w	ip, #1
    2424:	e002      	b.n	242c <__cmpdf2+0x4>
    2426:	bf00      	nop

00002428 <__cmpdf2>:
    2428:	f04f 0c01 	mov.w	ip, #1
    242c:	f84d cd04 	str.w	ip, [sp, #-4]!
    2430:	ea4f 0c41 	mov.w	ip, r1, lsl #1
    2434:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    2438:	ea4f 0c43 	mov.w	ip, r3, lsl #1
    243c:	bf18      	it	ne
    243e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
    2442:	d01b      	beq.n	247c <__cmpdf2+0x54>
    2444:	b001      	add	sp, #4
    2446:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
    244a:	bf0c      	ite	eq
    244c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
    2450:	ea91 0f03 	teqne	r1, r3
    2454:	bf02      	ittt	eq
    2456:	ea90 0f02 	teqeq	r0, r2
    245a:	2000      	moveq	r0, #0
    245c:	4770      	bxeq	lr
    245e:	f110 0f00 	cmn.w	r0, #0
    2462:	ea91 0f03 	teq	r1, r3
    2466:	bf58      	it	pl
    2468:	4299      	cmppl	r1, r3
    246a:	bf08      	it	eq
    246c:	4290      	cmpeq	r0, r2
    246e:	bf2c      	ite	cs
    2470:	17d8      	asrcs	r0, r3, #31
    2472:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
    2476:	f040 0001 	orr.w	r0, r0, #1
    247a:	4770      	bx	lr
    247c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
    2480:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    2484:	d102      	bne.n	248c <__cmpdf2+0x64>
    2486:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
    248a:	d107      	bne.n	249c <__cmpdf2+0x74>
    248c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
    2490:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    2494:	d1d6      	bne.n	2444 <__cmpdf2+0x1c>
    2496:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
    249a:	d0d3      	beq.n	2444 <__cmpdf2+0x1c>
    249c:	f85d 0b04 	ldr.w	r0, [sp], #4
    24a0:	4770      	bx	lr
    24a2:	bf00      	nop

000024a4 <__aeabi_cdrcmple>:
    24a4:	4684      	mov	ip, r0
    24a6:	4610      	mov	r0, r2
    24a8:	4662      	mov	r2, ip
    24aa:	468c      	mov	ip, r1
    24ac:	4619      	mov	r1, r3
    24ae:	4663      	mov	r3, ip
    24b0:	e000      	b.n	24b4 <__aeabi_cdcmpeq>
    24b2:	bf00      	nop

000024b4 <__aeabi_cdcmpeq>:
    24b4:	b501      	push	{r0, lr}
    24b6:	f7ff ffb7 	bl	2428 <__cmpdf2>
    24ba:	2800      	cmp	r0, #0
    24bc:	bf48      	it	mi
    24be:	f110 0f00 	cmnmi.w	r0, #0
    24c2:	bd01      	pop	{r0, pc}

000024c4 <__aeabi_dcmpeq>:
    24c4:	f84d ed08 	str.w	lr, [sp, #-8]!
    24c8:	f7ff fff4 	bl	24b4 <__aeabi_cdcmpeq>
    24cc:	bf0c      	ite	eq
    24ce:	2001      	moveq	r0, #1
    24d0:	2000      	movne	r0, #0
    24d2:	f85d fb08 	ldr.w	pc, [sp], #8
    24d6:	bf00      	nop

000024d8 <__aeabi_dcmplt>:
    24d8:	f84d ed08 	str.w	lr, [sp, #-8]!
    24dc:	f7ff ffea 	bl	24b4 <__aeabi_cdcmpeq>
    24e0:	bf34      	ite	cc
    24e2:	2001      	movcc	r0, #1
    24e4:	2000      	movcs	r0, #0
    24e6:	f85d fb08 	ldr.w	pc, [sp], #8
    24ea:	bf00      	nop

000024ec <__aeabi_dcmple>:
    24ec:	f84d ed08 	str.w	lr, [sp, #-8]!
    24f0:	f7ff ffe0 	bl	24b4 <__aeabi_cdcmpeq>
    24f4:	bf94      	ite	ls
    24f6:	2001      	movls	r0, #1
    24f8:	2000      	movhi	r0, #0
    24fa:	f85d fb08 	ldr.w	pc, [sp], #8
    24fe:	bf00      	nop

00002500 <__aeabi_dcmpge>:
    2500:	f84d ed08 	str.w	lr, [sp, #-8]!
    2504:	f7ff ffce 	bl	24a4 <__aeabi_cdrcmple>
    2508:	bf94      	ite	ls
    250a:	2001      	movls	r0, #1
    250c:	2000      	movhi	r0, #0
    250e:	f85d fb08 	ldr.w	pc, [sp], #8
    2512:	bf00      	nop

00002514 <__aeabi_dcmpgt>:
    2514:	f84d ed08 	str.w	lr, [sp, #-8]!
    2518:	f7ff ffc4 	bl	24a4 <__aeabi_cdrcmple>
    251c:	bf34      	ite	cc
    251e:	2001      	movcc	r0, #1
    2520:	2000      	movcs	r0, #0
    2522:	f85d fb08 	ldr.w	pc, [sp], #8
    2526:	bf00      	nop

00002528 <__aeabi_d2uiz>:
    2528:	004a      	lsls	r2, r1, #1
    252a:	d211      	bcs.n	2550 <__aeabi_d2uiz+0x28>
    252c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
    2530:	d211      	bcs.n	2556 <__aeabi_d2uiz+0x2e>
    2532:	d50d      	bpl.n	2550 <__aeabi_d2uiz+0x28>
    2534:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
    2538:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
    253c:	d40e      	bmi.n	255c <__aeabi_d2uiz+0x34>
    253e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
    2542:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
    2546:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
    254a:	fa23 f002 	lsr.w	r0, r3, r2
    254e:	4770      	bx	lr
    2550:	f04f 0000 	mov.w	r0, #0
    2554:	4770      	bx	lr
    2556:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
    255a:	d102      	bne.n	2562 <__aeabi_d2uiz+0x3a>
    255c:	f04f 30ff 	mov.w	r0, #4294967295
    2560:	4770      	bx	lr
    2562:	f04f 0000 	mov.w	r0, #0
    2566:	4770      	bx	lr

00002568 <__aeabi_d2f>:
    2568:	ea4f 0241 	mov.w	r2, r1, lsl #1
    256c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
    2570:	bf24      	itt	cs
    2572:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
    2576:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
    257a:	d90d      	bls.n	2598 <__aeabi_d2f+0x30>
    257c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
    2580:	ea4f 02c0 	mov.w	r2, r0, lsl #3
    2584:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
    2588:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
    258c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
    2590:	bf08      	it	eq
    2592:	f020 0001 	biceq.w	r0, r0, #1
    2596:	4770      	bx	lr
    2598:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
    259c:	d121      	bne.n	25e2 <__aeabi_d2f+0x7a>
    259e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
    25a2:	bfbc      	itt	lt
    25a4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
    25a8:	4770      	bxlt	lr
    25aa:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    25ae:	ea4f 5252 	mov.w	r2, r2, lsr #21
    25b2:	f1c2 0218 	rsb	r2, r2, #24
    25b6:	f1c2 0c20 	rsb	ip, r2, #32
    25ba:	fa10 f30c 	lsls.w	r3, r0, ip
    25be:	fa20 f002 	lsr.w	r0, r0, r2
    25c2:	bf18      	it	ne
    25c4:	f040 0001 	orrne.w	r0, r0, #1
    25c8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
    25cc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
    25d0:	fa03 fc0c 	lsl.w	ip, r3, ip
    25d4:	ea40 000c 	orr.w	r0, r0, ip
    25d8:	fa23 f302 	lsr.w	r3, r3, r2
    25dc:	ea4f 0343 	mov.w	r3, r3, lsl #1
    25e0:	e7cc      	b.n	257c <__aeabi_d2f+0x14>
    25e2:	ea7f 5362 	mvns.w	r3, r2, asr #21
    25e6:	d107      	bne.n	25f8 <__aeabi_d2f+0x90>
    25e8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
    25ec:	bf1e      	ittt	ne
    25ee:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
    25f2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
    25f6:	4770      	bxne	lr
    25f8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
    25fc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
    2600:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
    2604:	4770      	bx	lr
    2606:	bf00      	nop

00002608 <__aeabi_frsub>:
    2608:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
    260c:	e002      	b.n	2614 <__addsf3>
    260e:	bf00      	nop

00002610 <__aeabi_fsub>:
    2610:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

00002614 <__addsf3>:
    2614:	0042      	lsls	r2, r0, #1
    2616:	bf1f      	itttt	ne
    2618:	ea5f 0341 	movsne.w	r3, r1, lsl #1
    261c:	ea92 0f03 	teqne	r2, r3
    2620:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
    2624:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
    2628:	d06a      	beq.n	2700 <__addsf3+0xec>
    262a:	ea4f 6212 	mov.w	r2, r2, lsr #24
    262e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
    2632:	bfc1      	itttt	gt
    2634:	18d2      	addgt	r2, r2, r3
    2636:	4041      	eorgt	r1, r0
    2638:	4048      	eorgt	r0, r1
    263a:	4041      	eorgt	r1, r0
    263c:	bfb8      	it	lt
    263e:	425b      	neglt	r3, r3
    2640:	2b19      	cmp	r3, #25
    2642:	bf88      	it	hi
    2644:	4770      	bxhi	lr
    2646:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
    264a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
    264e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
    2652:	bf18      	it	ne
    2654:	4240      	negne	r0, r0
    2656:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
    265a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
    265e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
    2662:	bf18      	it	ne
    2664:	4249      	negne	r1, r1
    2666:	ea92 0f03 	teq	r2, r3
    266a:	d03f      	beq.n	26ec <__addsf3+0xd8>
    266c:	f1a2 0201 	sub.w	r2, r2, #1
    2670:	fa41 fc03 	asr.w	ip, r1, r3
    2674:	eb10 000c 	adds.w	r0, r0, ip
    2678:	f1c3 0320 	rsb	r3, r3, #32
    267c:	fa01 f103 	lsl.w	r1, r1, r3
    2680:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
    2684:	d502      	bpl.n	268c <__addsf3+0x78>
    2686:	4249      	negs	r1, r1
    2688:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
    268c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    2690:	d313      	bcc.n	26ba <__addsf3+0xa6>
    2692:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
    2696:	d306      	bcc.n	26a6 <__addsf3+0x92>
    2698:	0840      	lsrs	r0, r0, #1
    269a:	ea4f 0131 	mov.w	r1, r1, rrx
    269e:	f102 0201 	add.w	r2, r2, #1
    26a2:	2afe      	cmp	r2, #254	; 0xfe
    26a4:	d251      	bcs.n	274a <__addsf3+0x136>
    26a6:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
    26aa:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
    26ae:	bf08      	it	eq
    26b0:	f020 0001 	biceq.w	r0, r0, #1
    26b4:	ea40 0003 	orr.w	r0, r0, r3
    26b8:	4770      	bx	lr
    26ba:	0049      	lsls	r1, r1, #1
    26bc:	eb40 0000 	adc.w	r0, r0, r0
    26c0:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
    26c4:	f1a2 0201 	sub.w	r2, r2, #1
    26c8:	d1ed      	bne.n	26a6 <__addsf3+0x92>
    26ca:	fab0 fc80 	clz	ip, r0
    26ce:	f1ac 0c08 	sub.w	ip, ip, #8
    26d2:	ebb2 020c 	subs.w	r2, r2, ip
    26d6:	fa00 f00c 	lsl.w	r0, r0, ip
    26da:	bfaa      	itet	ge
    26dc:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
    26e0:	4252      	neglt	r2, r2
    26e2:	4318      	orrge	r0, r3
    26e4:	bfbc      	itt	lt
    26e6:	40d0      	lsrlt	r0, r2
    26e8:	4318      	orrlt	r0, r3
    26ea:	4770      	bx	lr
    26ec:	f092 0f00 	teq	r2, #0
    26f0:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
    26f4:	bf06      	itte	eq
    26f6:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
    26fa:	3201      	addeq	r2, #1
    26fc:	3b01      	subne	r3, #1
    26fe:	e7b5      	b.n	266c <__addsf3+0x58>
    2700:	ea4f 0341 	mov.w	r3, r1, lsl #1
    2704:	ea7f 6c22 	mvns.w	ip, r2, asr #24
    2708:	bf18      	it	ne
    270a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
    270e:	d021      	beq.n	2754 <__addsf3+0x140>
    2710:	ea92 0f03 	teq	r2, r3
    2714:	d004      	beq.n	2720 <__addsf3+0x10c>
    2716:	f092 0f00 	teq	r2, #0
    271a:	bf08      	it	eq
    271c:	4608      	moveq	r0, r1
    271e:	4770      	bx	lr
    2720:	ea90 0f01 	teq	r0, r1
    2724:	bf1c      	itt	ne
    2726:	2000      	movne	r0, #0
    2728:	4770      	bxne	lr
    272a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
    272e:	d104      	bne.n	273a <__addsf3+0x126>
    2730:	0040      	lsls	r0, r0, #1
    2732:	bf28      	it	cs
    2734:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
    2738:	4770      	bx	lr
    273a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
    273e:	bf3c      	itt	cc
    2740:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
    2744:	4770      	bxcc	lr
    2746:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
    274a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
    274e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
    2752:	4770      	bx	lr
    2754:	ea7f 6222 	mvns.w	r2, r2, asr #24
    2758:	bf16      	itet	ne
    275a:	4608      	movne	r0, r1
    275c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
    2760:	4601      	movne	r1, r0
    2762:	0242      	lsls	r2, r0, #9
    2764:	bf06      	itte	eq
    2766:	ea5f 2341 	movseq.w	r3, r1, lsl #9
    276a:	ea90 0f01 	teqeq	r0, r1
    276e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
    2772:	4770      	bx	lr

00002774 <__aeabi_ui2f>:
    2774:	f04f 0300 	mov.w	r3, #0
    2778:	e004      	b.n	2784 <__aeabi_i2f+0x8>
    277a:	bf00      	nop

0000277c <__aeabi_i2f>:
    277c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
    2780:	bf48      	it	mi
    2782:	4240      	negmi	r0, r0
    2784:	ea5f 0c00 	movs.w	ip, r0
    2788:	bf08      	it	eq
    278a:	4770      	bxeq	lr
    278c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
    2790:	4601      	mov	r1, r0
    2792:	f04f 0000 	mov.w	r0, #0
    2796:	e01c      	b.n	27d2 <__aeabi_l2f+0x2a>

00002798 <__aeabi_ul2f>:
    2798:	ea50 0201 	orrs.w	r2, r0, r1
    279c:	bf08      	it	eq
    279e:	4770      	bxeq	lr
    27a0:	f04f 0300 	mov.w	r3, #0
    27a4:	e00a      	b.n	27bc <__aeabi_l2f+0x14>
    27a6:	bf00      	nop

000027a8 <__aeabi_l2f>:
    27a8:	ea50 0201 	orrs.w	r2, r0, r1
    27ac:	bf08      	it	eq
    27ae:	4770      	bxeq	lr
    27b0:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
    27b4:	d502      	bpl.n	27bc <__aeabi_l2f+0x14>
    27b6:	4240      	negs	r0, r0
    27b8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    27bc:	ea5f 0c01 	movs.w	ip, r1
    27c0:	bf02      	ittt	eq
    27c2:	4684      	moveq	ip, r0
    27c4:	4601      	moveq	r1, r0
    27c6:	2000      	moveq	r0, #0
    27c8:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
    27cc:	bf08      	it	eq
    27ce:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
    27d2:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
    27d6:	fabc f28c 	clz	r2, ip
    27da:	3a08      	subs	r2, #8
    27dc:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
    27e0:	db10      	blt.n	2804 <__aeabi_l2f+0x5c>
    27e2:	fa01 fc02 	lsl.w	ip, r1, r2
    27e6:	4463      	add	r3, ip
    27e8:	fa00 fc02 	lsl.w	ip, r0, r2
    27ec:	f1c2 0220 	rsb	r2, r2, #32
    27f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
    27f4:	fa20 f202 	lsr.w	r2, r0, r2
    27f8:	eb43 0002 	adc.w	r0, r3, r2
    27fc:	bf08      	it	eq
    27fe:	f020 0001 	biceq.w	r0, r0, #1
    2802:	4770      	bx	lr
    2804:	f102 0220 	add.w	r2, r2, #32
    2808:	fa01 fc02 	lsl.w	ip, r1, r2
    280c:	f1c2 0220 	rsb	r2, r2, #32
    2810:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
    2814:	fa21 f202 	lsr.w	r2, r1, r2
    2818:	eb43 0002 	adc.w	r0, r3, r2
    281c:	bf08      	it	eq
    281e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
    2822:	4770      	bx	lr

00002824 <__aeabi_fmul>:
    2824:	f04f 0cff 	mov.w	ip, #255	; 0xff
    2828:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
    282c:	bf1e      	ittt	ne
    282e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
    2832:	ea92 0f0c 	teqne	r2, ip
    2836:	ea93 0f0c 	teqne	r3, ip
    283a:	d06f      	beq.n	291c <__aeabi_fmul+0xf8>
    283c:	441a      	add	r2, r3
    283e:	ea80 0c01 	eor.w	ip, r0, r1
    2842:	0240      	lsls	r0, r0, #9
    2844:	bf18      	it	ne
    2846:	ea5f 2141 	movsne.w	r1, r1, lsl #9
    284a:	d01e      	beq.n	288a <__aeabi_fmul+0x66>
    284c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
    2850:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
    2854:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
    2858:	fba0 3101 	umull	r3, r1, r0, r1
    285c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
    2860:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
    2864:	bf3e      	ittt	cc
    2866:	0049      	lslcc	r1, r1, #1
    2868:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
    286c:	005b      	lslcc	r3, r3, #1
    286e:	ea40 0001 	orr.w	r0, r0, r1
    2872:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
    2876:	2afd      	cmp	r2, #253	; 0xfd
    2878:	d81d      	bhi.n	28b6 <__aeabi_fmul+0x92>
    287a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
    287e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
    2882:	bf08      	it	eq
    2884:	f020 0001 	biceq.w	r0, r0, #1
    2888:	4770      	bx	lr
    288a:	f090 0f00 	teq	r0, #0
    288e:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
    2892:	bf08      	it	eq
    2894:	0249      	lsleq	r1, r1, #9
    2896:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
    289a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
    289e:	3a7f      	subs	r2, #127	; 0x7f
    28a0:	bfc2      	ittt	gt
    28a2:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
    28a6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
    28aa:	4770      	bxgt	lr
    28ac:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
    28b0:	f04f 0300 	mov.w	r3, #0
    28b4:	3a01      	subs	r2, #1
    28b6:	dc5d      	bgt.n	2974 <__aeabi_fmul+0x150>
    28b8:	f112 0f19 	cmn.w	r2, #25
    28bc:	bfdc      	itt	le
    28be:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
    28c2:	4770      	bxle	lr
    28c4:	f1c2 0200 	rsb	r2, r2, #0
    28c8:	0041      	lsls	r1, r0, #1
    28ca:	fa21 f102 	lsr.w	r1, r1, r2
    28ce:	f1c2 0220 	rsb	r2, r2, #32
    28d2:	fa00 fc02 	lsl.w	ip, r0, r2
    28d6:	ea5f 0031 	movs.w	r0, r1, rrx
    28da:	f140 0000 	adc.w	r0, r0, #0
    28de:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
    28e2:	bf08      	it	eq
    28e4:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
    28e8:	4770      	bx	lr
    28ea:	f092 0f00 	teq	r2, #0
    28ee:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
    28f2:	bf02      	ittt	eq
    28f4:	0040      	lsleq	r0, r0, #1
    28f6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
    28fa:	3a01      	subeq	r2, #1
    28fc:	d0f9      	beq.n	28f2 <__aeabi_fmul+0xce>
    28fe:	ea40 000c 	orr.w	r0, r0, ip
    2902:	f093 0f00 	teq	r3, #0
    2906:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
    290a:	bf02      	ittt	eq
    290c:	0049      	lsleq	r1, r1, #1
    290e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
    2912:	3b01      	subeq	r3, #1
    2914:	d0f9      	beq.n	290a <__aeabi_fmul+0xe6>
    2916:	ea41 010c 	orr.w	r1, r1, ip
    291a:	e78f      	b.n	283c <__aeabi_fmul+0x18>
    291c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
    2920:	ea92 0f0c 	teq	r2, ip
    2924:	bf18      	it	ne
    2926:	ea93 0f0c 	teqne	r3, ip
    292a:	d00a      	beq.n	2942 <__aeabi_fmul+0x11e>
    292c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
    2930:	bf18      	it	ne
    2932:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
    2936:	d1d8      	bne.n	28ea <__aeabi_fmul+0xc6>
    2938:	ea80 0001 	eor.w	r0, r0, r1
    293c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
    2940:	4770      	bx	lr
    2942:	f090 0f00 	teq	r0, #0
    2946:	bf17      	itett	ne
    2948:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
    294c:	4608      	moveq	r0, r1
    294e:	f091 0f00 	teqne	r1, #0
    2952:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
    2956:	d014      	beq.n	2982 <__aeabi_fmul+0x15e>
    2958:	ea92 0f0c 	teq	r2, ip
    295c:	d101      	bne.n	2962 <__aeabi_fmul+0x13e>
    295e:	0242      	lsls	r2, r0, #9
    2960:	d10f      	bne.n	2982 <__aeabi_fmul+0x15e>
    2962:	ea93 0f0c 	teq	r3, ip
    2966:	d103      	bne.n	2970 <__aeabi_fmul+0x14c>
    2968:	024b      	lsls	r3, r1, #9
    296a:	bf18      	it	ne
    296c:	4608      	movne	r0, r1
    296e:	d108      	bne.n	2982 <__aeabi_fmul+0x15e>
    2970:	ea80 0001 	eor.w	r0, r0, r1
    2974:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
    2978:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
    297c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
    2980:	4770      	bx	lr
    2982:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
    2986:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
    298a:	4770      	bx	lr

0000298c <__aeabi_fdiv>:
    298c:	f04f 0cff 	mov.w	ip, #255	; 0xff
    2990:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
    2994:	bf1e      	ittt	ne
    2996:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
    299a:	ea92 0f0c 	teqne	r2, ip
    299e:	ea93 0f0c 	teqne	r3, ip
    29a2:	d069      	beq.n	2a78 <__aeabi_fdiv+0xec>
    29a4:	eba2 0203 	sub.w	r2, r2, r3
    29a8:	ea80 0c01 	eor.w	ip, r0, r1
    29ac:	0249      	lsls	r1, r1, #9
    29ae:	ea4f 2040 	mov.w	r0, r0, lsl #9
    29b2:	d037      	beq.n	2a24 <__aeabi_fdiv+0x98>
    29b4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    29b8:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
    29bc:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
    29c0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
    29c4:	428b      	cmp	r3, r1
    29c6:	bf38      	it	cc
    29c8:	005b      	lslcc	r3, r3, #1
    29ca:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
    29ce:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
    29d2:	428b      	cmp	r3, r1
    29d4:	bf24      	itt	cs
    29d6:	1a5b      	subcs	r3, r3, r1
    29d8:	ea40 000c 	orrcs.w	r0, r0, ip
    29dc:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
    29e0:	bf24      	itt	cs
    29e2:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
    29e6:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
    29ea:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
    29ee:	bf24      	itt	cs
    29f0:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
    29f4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
    29f8:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
    29fc:	bf24      	itt	cs
    29fe:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
    2a02:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
    2a06:	011b      	lsls	r3, r3, #4
    2a08:	bf18      	it	ne
    2a0a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
    2a0e:	d1e0      	bne.n	29d2 <__aeabi_fdiv+0x46>
    2a10:	2afd      	cmp	r2, #253	; 0xfd
    2a12:	f63f af50 	bhi.w	28b6 <__aeabi_fmul+0x92>
    2a16:	428b      	cmp	r3, r1
    2a18:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
    2a1c:	bf08      	it	eq
    2a1e:	f020 0001 	biceq.w	r0, r0, #1
    2a22:	4770      	bx	lr
    2a24:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
    2a28:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
    2a2c:	327f      	adds	r2, #127	; 0x7f
    2a2e:	bfc2      	ittt	gt
    2a30:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
    2a34:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
    2a38:	4770      	bxgt	lr
    2a3a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
    2a3e:	f04f 0300 	mov.w	r3, #0
    2a42:	3a01      	subs	r2, #1
    2a44:	e737      	b.n	28b6 <__aeabi_fmul+0x92>
    2a46:	f092 0f00 	teq	r2, #0
    2a4a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
    2a4e:	bf02      	ittt	eq
    2a50:	0040      	lsleq	r0, r0, #1
    2a52:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
    2a56:	3a01      	subeq	r2, #1
    2a58:	d0f9      	beq.n	2a4e <__aeabi_fdiv+0xc2>
    2a5a:	ea40 000c 	orr.w	r0, r0, ip
    2a5e:	f093 0f00 	teq	r3, #0
    2a62:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
    2a66:	bf02      	ittt	eq
    2a68:	0049      	lsleq	r1, r1, #1
    2a6a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
    2a6e:	3b01      	subeq	r3, #1
    2a70:	d0f9      	beq.n	2a66 <__aeabi_fdiv+0xda>
    2a72:	ea41 010c 	orr.w	r1, r1, ip
    2a76:	e795      	b.n	29a4 <__aeabi_fdiv+0x18>
    2a78:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
    2a7c:	ea92 0f0c 	teq	r2, ip
    2a80:	d108      	bne.n	2a94 <__aeabi_fdiv+0x108>
    2a82:	0242      	lsls	r2, r0, #9
    2a84:	f47f af7d 	bne.w	2982 <__aeabi_fmul+0x15e>
    2a88:	ea93 0f0c 	teq	r3, ip
    2a8c:	f47f af70 	bne.w	2970 <__aeabi_fmul+0x14c>
    2a90:	4608      	mov	r0, r1
    2a92:	e776      	b.n	2982 <__aeabi_fmul+0x15e>
    2a94:	ea93 0f0c 	teq	r3, ip
    2a98:	d104      	bne.n	2aa4 <__aeabi_fdiv+0x118>
    2a9a:	024b      	lsls	r3, r1, #9
    2a9c:	f43f af4c 	beq.w	2938 <__aeabi_fmul+0x114>
    2aa0:	4608      	mov	r0, r1
    2aa2:	e76e      	b.n	2982 <__aeabi_fmul+0x15e>
    2aa4:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
    2aa8:	bf18      	it	ne
    2aaa:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
    2aae:	d1ca      	bne.n	2a46 <__aeabi_fdiv+0xba>
    2ab0:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
    2ab4:	f47f af5c 	bne.w	2970 <__aeabi_fmul+0x14c>
    2ab8:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
    2abc:	f47f af3c 	bne.w	2938 <__aeabi_fmul+0x114>
    2ac0:	e75f      	b.n	2982 <__aeabi_fmul+0x15e>
    2ac2:	bf00      	nop

00002ac4 <__gesf2>:
    2ac4:	f04f 3cff 	mov.w	ip, #4294967295
    2ac8:	e006      	b.n	2ad8 <__cmpsf2+0x4>
    2aca:	bf00      	nop

00002acc <__lesf2>:
    2acc:	f04f 0c01 	mov.w	ip, #1
    2ad0:	e002      	b.n	2ad8 <__cmpsf2+0x4>
    2ad2:	bf00      	nop

00002ad4 <__cmpsf2>:
    2ad4:	f04f 0c01 	mov.w	ip, #1
    2ad8:	f84d cd04 	str.w	ip, [sp, #-4]!
    2adc:	ea4f 0240 	mov.w	r2, r0, lsl #1
    2ae0:	ea4f 0341 	mov.w	r3, r1, lsl #1
    2ae4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
    2ae8:	bf18      	it	ne
    2aea:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
    2aee:	d011      	beq.n	2b14 <__cmpsf2+0x40>
    2af0:	b001      	add	sp, #4
    2af2:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
    2af6:	bf18      	it	ne
    2af8:	ea90 0f01 	teqne	r0, r1
    2afc:	bf58      	it	pl
    2afe:	ebb2 0003 	subspl.w	r0, r2, r3
    2b02:	bf88      	it	hi
    2b04:	17c8      	asrhi	r0, r1, #31
    2b06:	bf38      	it	cc
    2b08:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
    2b0c:	bf18      	it	ne
    2b0e:	f040 0001 	orrne.w	r0, r0, #1
    2b12:	4770      	bx	lr
    2b14:	ea7f 6c22 	mvns.w	ip, r2, asr #24
    2b18:	d102      	bne.n	2b20 <__cmpsf2+0x4c>
    2b1a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
    2b1e:	d105      	bne.n	2b2c <__cmpsf2+0x58>
    2b20:	ea7f 6c23 	mvns.w	ip, r3, asr #24
    2b24:	d1e4      	bne.n	2af0 <__cmpsf2+0x1c>
    2b26:	ea5f 2c41 	movs.w	ip, r1, lsl #9
    2b2a:	d0e1      	beq.n	2af0 <__cmpsf2+0x1c>
    2b2c:	f85d 0b04 	ldr.w	r0, [sp], #4
    2b30:	4770      	bx	lr
    2b32:	bf00      	nop

00002b34 <__aeabi_cfrcmple>:
    2b34:	4684      	mov	ip, r0
    2b36:	4608      	mov	r0, r1
    2b38:	4661      	mov	r1, ip
    2b3a:	e7ff      	b.n	2b3c <__aeabi_cfcmpeq>

00002b3c <__aeabi_cfcmpeq>:
    2b3c:	b50f      	push	{r0, r1, r2, r3, lr}
    2b3e:	f7ff ffc9 	bl	2ad4 <__cmpsf2>
    2b42:	2800      	cmp	r0, #0
    2b44:	bf48      	it	mi
    2b46:	f110 0f00 	cmnmi.w	r0, #0
    2b4a:	bd0f      	pop	{r0, r1, r2, r3, pc}

00002b4c <__aeabi_fcmpeq>:
    2b4c:	f84d ed08 	str.w	lr, [sp, #-8]!
    2b50:	f7ff fff4 	bl	2b3c <__aeabi_cfcmpeq>
    2b54:	bf0c      	ite	eq
    2b56:	2001      	moveq	r0, #1
    2b58:	2000      	movne	r0, #0
    2b5a:	f85d fb08 	ldr.w	pc, [sp], #8
    2b5e:	bf00      	nop

00002b60 <__aeabi_fcmplt>:
    2b60:	f84d ed08 	str.w	lr, [sp, #-8]!
    2b64:	f7ff ffea 	bl	2b3c <__aeabi_cfcmpeq>
    2b68:	bf34      	ite	cc
    2b6a:	2001      	movcc	r0, #1
    2b6c:	2000      	movcs	r0, #0
    2b6e:	f85d fb08 	ldr.w	pc, [sp], #8
    2b72:	bf00      	nop

00002b74 <__aeabi_fcmple>:
    2b74:	f84d ed08 	str.w	lr, [sp, #-8]!
    2b78:	f7ff ffe0 	bl	2b3c <__aeabi_cfcmpeq>
    2b7c:	bf94      	ite	ls
    2b7e:	2001      	movls	r0, #1
    2b80:	2000      	movhi	r0, #0
    2b82:	f85d fb08 	ldr.w	pc, [sp], #8
    2b86:	bf00      	nop

00002b88 <__aeabi_fcmpge>:
    2b88:	f84d ed08 	str.w	lr, [sp, #-8]!
    2b8c:	f7ff ffd2 	bl	2b34 <__aeabi_cfrcmple>
    2b90:	bf94      	ite	ls
    2b92:	2001      	movls	r0, #1
    2b94:	2000      	movhi	r0, #0
    2b96:	f85d fb08 	ldr.w	pc, [sp], #8
    2b9a:	bf00      	nop

00002b9c <__aeabi_fcmpgt>:
    2b9c:	f84d ed08 	str.w	lr, [sp, #-8]!
    2ba0:	f7ff ffc8 	bl	2b34 <__aeabi_cfrcmple>
    2ba4:	bf34      	ite	cc
    2ba6:	2001      	movcc	r0, #1
    2ba8:	2000      	movcs	r0, #0
    2baa:	f85d fb08 	ldr.w	pc, [sp], #8
    2bae:	bf00      	nop

00002bb0 <__errno>:
    2bb0:	f240 0324 	movw	r3, #36	; 0x24
    2bb4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2bb8:	6818      	ldr	r0, [r3, #0]
    2bba:	4770      	bx	lr

00002bbc <__libc_init_array>:
    2bbc:	b570      	push	{r4, r5, r6, lr}
    2bbe:	f648 26e8 	movw	r6, #35560	; 0x8ae8
    2bc2:	f648 25e8 	movw	r5, #35560	; 0x8ae8
    2bc6:	f2c0 0600 	movt	r6, #0
    2bca:	f2c0 0500 	movt	r5, #0
    2bce:	1b76      	subs	r6, r6, r5
    2bd0:	10b6      	asrs	r6, r6, #2
    2bd2:	d006      	beq.n	2be2 <__libc_init_array+0x26>
    2bd4:	2400      	movs	r4, #0
    2bd6:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
    2bda:	3401      	adds	r4, #1
    2bdc:	4798      	blx	r3
    2bde:	42a6      	cmp	r6, r4
    2be0:	d8f9      	bhi.n	2bd6 <__libc_init_array+0x1a>
    2be2:	f648 25e8 	movw	r5, #35560	; 0x8ae8
    2be6:	f648 26ec 	movw	r6, #35564	; 0x8aec
    2bea:	f2c0 0500 	movt	r5, #0
    2bee:	f2c0 0600 	movt	r6, #0
    2bf2:	1b76      	subs	r6, r6, r5
    2bf4:	f005 ff6c 	bl	8ad0 <_init>
    2bf8:	10b6      	asrs	r6, r6, #2
    2bfa:	d006      	beq.n	2c0a <__libc_init_array+0x4e>
    2bfc:	2400      	movs	r4, #0
    2bfe:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
    2c02:	3401      	adds	r4, #1
    2c04:	4798      	blx	r3
    2c06:	42a6      	cmp	r6, r4
    2c08:	d8f9      	bhi.n	2bfe <__libc_init_array+0x42>
    2c0a:	bd70      	pop	{r4, r5, r6, pc}

00002c0c <printf>:
    2c0c:	b40f      	push	{r0, r1, r2, r3}
    2c0e:	f240 0324 	movw	r3, #36	; 0x24
    2c12:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2c16:	b510      	push	{r4, lr}
    2c18:	681c      	ldr	r4, [r3, #0]
    2c1a:	b082      	sub	sp, #8
    2c1c:	b124      	cbz	r4, 2c28 <printf+0x1c>
    2c1e:	69a3      	ldr	r3, [r4, #24]
    2c20:	b913      	cbnz	r3, 2c28 <printf+0x1c>
    2c22:	4620      	mov	r0, r4
    2c24:	f002 fe94 	bl	5950 <__sinit>
    2c28:	4620      	mov	r0, r4
    2c2a:	ac05      	add	r4, sp, #20
    2c2c:	9a04      	ldr	r2, [sp, #16]
    2c2e:	4623      	mov	r3, r4
    2c30:	6881      	ldr	r1, [r0, #8]
    2c32:	9401      	str	r4, [sp, #4]
    2c34:	f000 f82a 	bl	2c8c <_vfprintf_r>
    2c38:	b002      	add	sp, #8
    2c3a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    2c3e:	b004      	add	sp, #16
    2c40:	4770      	bx	lr
    2c42:	bf00      	nop

00002c44 <_printf_r>:
    2c44:	b40e      	push	{r1, r2, r3}
    2c46:	b510      	push	{r4, lr}
    2c48:	4604      	mov	r4, r0
    2c4a:	b083      	sub	sp, #12
    2c4c:	b118      	cbz	r0, 2c56 <_printf_r+0x12>
    2c4e:	6983      	ldr	r3, [r0, #24]
    2c50:	b90b      	cbnz	r3, 2c56 <_printf_r+0x12>
    2c52:	f002 fe7d 	bl	5950 <__sinit>
    2c56:	4620      	mov	r0, r4
    2c58:	ac06      	add	r4, sp, #24
    2c5a:	9a05      	ldr	r2, [sp, #20]
    2c5c:	4623      	mov	r3, r4
    2c5e:	6881      	ldr	r1, [r0, #8]
    2c60:	9401      	str	r4, [sp, #4]
    2c62:	f000 f813 	bl	2c8c <_vfprintf_r>
    2c66:	b003      	add	sp, #12
    2c68:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    2c6c:	b003      	add	sp, #12
    2c6e:	4770      	bx	lr

00002c70 <__sprint_r>:
    2c70:	6893      	ldr	r3, [r2, #8]
    2c72:	b510      	push	{r4, lr}
    2c74:	4614      	mov	r4, r2
    2c76:	b913      	cbnz	r3, 2c7e <__sprint_r+0xe>
    2c78:	6053      	str	r3, [r2, #4]
    2c7a:	4618      	mov	r0, r3
    2c7c:	bd10      	pop	{r4, pc}
    2c7e:	f002 ffcb 	bl	5c18 <__sfvwrite_r>
    2c82:	2300      	movs	r3, #0
    2c84:	6063      	str	r3, [r4, #4]
    2c86:	60a3      	str	r3, [r4, #8]
    2c88:	bd10      	pop	{r4, pc}
    2c8a:	bf00      	nop

00002c8c <_vfprintf_r>:
    2c8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    2c90:	f5ad 6dae 	sub.w	sp, sp, #1392	; 0x570
    2c94:	b083      	sub	sp, #12
    2c96:	460e      	mov	r6, r1
    2c98:	4615      	mov	r5, r2
    2c9a:	469a      	mov	sl, r3
    2c9c:	4681      	mov	r9, r0
    2c9e:	f003 f9ab 	bl	5ff8 <_localeconv_r>
    2ca2:	6800      	ldr	r0, [r0, #0]
    2ca4:	901d      	str	r0, [sp, #116]	; 0x74
    2ca6:	f1b9 0f00 	cmp.w	r9, #0
    2caa:	d004      	beq.n	2cb6 <_vfprintf_r+0x2a>
    2cac:	f8d9 3018 	ldr.w	r3, [r9, #24]
    2cb0:	2b00      	cmp	r3, #0
    2cb2:	f000 815a 	beq.w	2f6a <_vfprintf_r+0x2de>
    2cb6:	f648 1300 	movw	r3, #35072	; 0x8900
    2cba:	f2c0 0300 	movt	r3, #0
    2cbe:	429e      	cmp	r6, r3
    2cc0:	bf08      	it	eq
    2cc2:	f8d9 6004 	ldreq.w	r6, [r9, #4]
    2cc6:	d010      	beq.n	2cea <_vfprintf_r+0x5e>
    2cc8:	f648 1320 	movw	r3, #35104	; 0x8920
    2ccc:	f2c0 0300 	movt	r3, #0
    2cd0:	429e      	cmp	r6, r3
    2cd2:	bf08      	it	eq
    2cd4:	f8d9 6008 	ldreq.w	r6, [r9, #8]
    2cd8:	d007      	beq.n	2cea <_vfprintf_r+0x5e>
    2cda:	f648 1340 	movw	r3, #35136	; 0x8940
    2cde:	f2c0 0300 	movt	r3, #0
    2ce2:	429e      	cmp	r6, r3
    2ce4:	bf08      	it	eq
    2ce6:	f8d9 600c 	ldreq.w	r6, [r9, #12]
    2cea:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
    2cee:	fa1f f38c 	uxth.w	r3, ip
    2cf2:	f413 5f00 	tst.w	r3, #8192	; 0x2000
    2cf6:	d109      	bne.n	2d0c <_vfprintf_r+0x80>
    2cf8:	f44c 5c00 	orr.w	ip, ip, #8192	; 0x2000
    2cfc:	6e72      	ldr	r2, [r6, #100]	; 0x64
    2cfe:	f8a6 c00c 	strh.w	ip, [r6, #12]
    2d02:	fa1f f38c 	uxth.w	r3, ip
    2d06:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
    2d0a:	6672      	str	r2, [r6, #100]	; 0x64
    2d0c:	f013 0f08 	tst.w	r3, #8
    2d10:	f001 8301 	beq.w	4316 <_vfprintf_r+0x168a>
    2d14:	6932      	ldr	r2, [r6, #16]
    2d16:	2a00      	cmp	r2, #0
    2d18:	f001 82fd 	beq.w	4316 <_vfprintf_r+0x168a>
    2d1c:	f003 031a 	and.w	r3, r3, #26
    2d20:	2b0a      	cmp	r3, #10
    2d22:	f000 80e0 	beq.w	2ee6 <_vfprintf_r+0x25a>
    2d26:	2200      	movs	r2, #0
    2d28:	9212      	str	r2, [sp, #72]	; 0x48
    2d2a:	921a      	str	r2, [sp, #104]	; 0x68
    2d2c:	2300      	movs	r3, #0
    2d2e:	921c      	str	r2, [sp, #112]	; 0x70
    2d30:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    2d34:	9211      	str	r2, [sp, #68]	; 0x44
    2d36:	3404      	adds	r4, #4
    2d38:	9219      	str	r2, [sp, #100]	; 0x64
    2d3a:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
    2d3e:	931b      	str	r3, [sp, #108]	; 0x6c
    2d40:	3204      	adds	r2, #4
    2d42:	f50d 6390 	add.w	r3, sp, #1152	; 0x480
    2d46:	3228      	adds	r2, #40	; 0x28
    2d48:	3303      	adds	r3, #3
    2d4a:	9218      	str	r2, [sp, #96]	; 0x60
    2d4c:	9307      	str	r3, [sp, #28]
    2d4e:	2300      	movs	r3, #0
    2d50:	f8cd 454c 	str.w	r4, [sp, #1356]	; 0x54c
    2d54:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    2d58:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    2d5c:	782b      	ldrb	r3, [r5, #0]
    2d5e:	1e1a      	subs	r2, r3, #0
    2d60:	bf18      	it	ne
    2d62:	2201      	movne	r2, #1
    2d64:	2b25      	cmp	r3, #37	; 0x25
    2d66:	bf0c      	ite	eq
    2d68:	2200      	moveq	r2, #0
    2d6a:	f002 0201 	andne.w	r2, r2, #1
    2d6e:	b332      	cbz	r2, 2dbe <_vfprintf_r+0x132>
    2d70:	462f      	mov	r7, r5
    2d72:	f817 3f01 	ldrb.w	r3, [r7, #1]!
    2d76:	1e1a      	subs	r2, r3, #0
    2d78:	bf18      	it	ne
    2d7a:	2201      	movne	r2, #1
    2d7c:	2b25      	cmp	r3, #37	; 0x25
    2d7e:	bf0c      	ite	eq
    2d80:	2200      	moveq	r2, #0
    2d82:	f002 0201 	andne.w	r2, r2, #1
    2d86:	2a00      	cmp	r2, #0
    2d88:	d1f3      	bne.n	2d72 <_vfprintf_r+0xe6>
    2d8a:	ebb7 0805 	subs.w	r8, r7, r5
    2d8e:	bf08      	it	eq
    2d90:	463d      	moveq	r5, r7
    2d92:	d014      	beq.n	2dbe <_vfprintf_r+0x132>
    2d94:	f8c4 8004 	str.w	r8, [r4, #4]
    2d98:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    2d9c:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    2da0:	3301      	adds	r3, #1
    2da2:	6025      	str	r5, [r4, #0]
    2da4:	2b07      	cmp	r3, #7
    2da6:	4442      	add	r2, r8
    2da8:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    2dac:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    2db0:	dc78      	bgt.n	2ea4 <_vfprintf_r+0x218>
    2db2:	3408      	adds	r4, #8
    2db4:	9811      	ldr	r0, [sp, #68]	; 0x44
    2db6:	463d      	mov	r5, r7
    2db8:	4440      	add	r0, r8
    2dba:	9011      	str	r0, [sp, #68]	; 0x44
    2dbc:	783b      	ldrb	r3, [r7, #0]
    2dbe:	2b00      	cmp	r3, #0
    2dc0:	d07c      	beq.n	2ebc <_vfprintf_r+0x230>
    2dc2:	1c6b      	adds	r3, r5, #1
    2dc4:	f04f 37ff 	mov.w	r7, #4294967295
    2dc8:	202b      	movs	r0, #43	; 0x2b
    2dca:	f04f 0c20 	mov.w	ip, #32
    2dce:	2100      	movs	r1, #0
    2dd0:	f04f 0200 	mov.w	r2, #0
    2dd4:	910f      	str	r1, [sp, #60]	; 0x3c
    2dd6:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
    2dda:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
    2dde:	786a      	ldrb	r2, [r5, #1]
    2de0:	910a      	str	r1, [sp, #40]	; 0x28
    2de2:	1c5d      	adds	r5, r3, #1
    2de4:	f1a2 0320 	sub.w	r3, r2, #32
    2de8:	2b58      	cmp	r3, #88	; 0x58
    2dea:	f200 8286 	bhi.w	32fa <_vfprintf_r+0x66e>
    2dee:	e8df f013 	tbh	[pc, r3, lsl #1]
    2df2:	0298      	.short	0x0298
    2df4:	02840284 	.word	0x02840284
    2df8:	028402a4 	.word	0x028402a4
    2dfc:	02840284 	.word	0x02840284
    2e00:	02840284 	.word	0x02840284
    2e04:	02ad0284 	.word	0x02ad0284
    2e08:	028402ba 	.word	0x028402ba
    2e0c:	02ca02c1 	.word	0x02ca02c1
    2e10:	02e70284 	.word	0x02e70284
    2e14:	02f002f0 	.word	0x02f002f0
    2e18:	02f002f0 	.word	0x02f002f0
    2e1c:	02f002f0 	.word	0x02f002f0
    2e20:	02f002f0 	.word	0x02f002f0
    2e24:	028402f0 	.word	0x028402f0
    2e28:	02840284 	.word	0x02840284
    2e2c:	02840284 	.word	0x02840284
    2e30:	02840284 	.word	0x02840284
    2e34:	02840284 	.word	0x02840284
    2e38:	03040284 	.word	0x03040284
    2e3c:	02840326 	.word	0x02840326
    2e40:	02840326 	.word	0x02840326
    2e44:	02840284 	.word	0x02840284
    2e48:	036a0284 	.word	0x036a0284
    2e4c:	02840284 	.word	0x02840284
    2e50:	02840481 	.word	0x02840481
    2e54:	02840284 	.word	0x02840284
    2e58:	02840284 	.word	0x02840284
    2e5c:	02840414 	.word	0x02840414
    2e60:	042f0284 	.word	0x042f0284
    2e64:	02840284 	.word	0x02840284
    2e68:	02840284 	.word	0x02840284
    2e6c:	02840284 	.word	0x02840284
    2e70:	02840284 	.word	0x02840284
    2e74:	02840284 	.word	0x02840284
    2e78:	0465044f 	.word	0x0465044f
    2e7c:	03260326 	.word	0x03260326
    2e80:	03730326 	.word	0x03730326
    2e84:	02840465 	.word	0x02840465
    2e88:	03790284 	.word	0x03790284
    2e8c:	03850284 	.word	0x03850284
    2e90:	03ad0396 	.word	0x03ad0396
    2e94:	0284040a 	.word	0x0284040a
    2e98:	028403cc 	.word	0x028403cc
    2e9c:	028403f4 	.word	0x028403f4
    2ea0:	00c00284 	.word	0x00c00284
    2ea4:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    2ea8:	4648      	mov	r0, r9
    2eaa:	4631      	mov	r1, r6
    2eac:	320c      	adds	r2, #12
    2eae:	f7ff fedf 	bl	2c70 <__sprint_r>
    2eb2:	b958      	cbnz	r0, 2ecc <_vfprintf_r+0x240>
    2eb4:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    2eb8:	3404      	adds	r4, #4
    2eba:	e77b      	b.n	2db4 <_vfprintf_r+0x128>
    2ebc:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    2ec0:	2b00      	cmp	r3, #0
    2ec2:	f041 8192 	bne.w	41ea <_vfprintf_r+0x155e>
    2ec6:	2300      	movs	r3, #0
    2ec8:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    2ecc:	89b3      	ldrh	r3, [r6, #12]
    2ece:	f013 0f40 	tst.w	r3, #64	; 0x40
    2ed2:	d002      	beq.n	2eda <_vfprintf_r+0x24e>
    2ed4:	f04f 30ff 	mov.w	r0, #4294967295
    2ed8:	9011      	str	r0, [sp, #68]	; 0x44
    2eda:	9811      	ldr	r0, [sp, #68]	; 0x44
    2edc:	b05f      	add	sp, #380	; 0x17c
    2ede:	f50d 6d80 	add.w	sp, sp, #1024	; 0x400
    2ee2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    2ee6:	f9b6 300e 	ldrsh.w	r3, [r6, #14]
    2eea:	2b00      	cmp	r3, #0
    2eec:	f6ff af1b 	blt.w	2d26 <_vfprintf_r+0x9a>
    2ef0:	6a37      	ldr	r7, [r6, #32]
    2ef2:	f02c 0c02 	bic.w	ip, ip, #2
    2ef6:	f8d6 e028 	ldr.w	lr, [r6, #40]	; 0x28
    2efa:	f50d 648e 	add.w	r4, sp, #1136	; 0x470
    2efe:	f8ad c488 	strh.w	ip, [sp, #1160]	; 0x488
    2f02:	340c      	adds	r4, #12
    2f04:	f8b6 c00e 	ldrh.w	ip, [r6, #14]
    2f08:	462a      	mov	r2, r5
    2f0a:	4653      	mov	r3, sl
    2f0c:	4648      	mov	r0, r9
    2f0e:	4621      	mov	r1, r4
    2f10:	ad1f      	add	r5, sp, #124	; 0x7c
    2f12:	f8cd 749c 	str.w	r7, [sp, #1180]	; 0x49c
    2f16:	2700      	movs	r7, #0
    2f18:	f8cd 548c 	str.w	r5, [sp, #1164]	; 0x48c
    2f1c:	f8cd 547c 	str.w	r5, [sp, #1148]	; 0x47c
    2f20:	f44f 6580 	mov.w	r5, #1024	; 0x400
    2f24:	f8cd e4a4 	str.w	lr, [sp, #1188]	; 0x4a4
    2f28:	f8ad c48a 	strh.w	ip, [sp, #1162]	; 0x48a
    2f2c:	f8cd 5490 	str.w	r5, [sp, #1168]	; 0x490
    2f30:	f8cd 7494 	str.w	r7, [sp, #1172]	; 0x494
    2f34:	f8cd 5484 	str.w	r5, [sp, #1156]	; 0x484
    2f38:	f7ff fea8 	bl	2c8c <_vfprintf_r>
    2f3c:	2800      	cmp	r0, #0
    2f3e:	9011      	str	r0, [sp, #68]	; 0x44
    2f40:	db09      	blt.n	2f56 <_vfprintf_r+0x2ca>
    2f42:	4621      	mov	r1, r4
    2f44:	4648      	mov	r0, r9
    2f46:	f002 fb93 	bl	5670 <_fflush_r>
    2f4a:	9911      	ldr	r1, [sp, #68]	; 0x44
    2f4c:	42b8      	cmp	r0, r7
    2f4e:	bf18      	it	ne
    2f50:	f04f 31ff 	movne.w	r1, #4294967295
    2f54:	9111      	str	r1, [sp, #68]	; 0x44
    2f56:	f8bd 3488 	ldrh.w	r3, [sp, #1160]	; 0x488
    2f5a:	f013 0f40 	tst.w	r3, #64	; 0x40
    2f5e:	d0bc      	beq.n	2eda <_vfprintf_r+0x24e>
    2f60:	89b3      	ldrh	r3, [r6, #12]
    2f62:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    2f66:	81b3      	strh	r3, [r6, #12]
    2f68:	e7b7      	b.n	2eda <_vfprintf_r+0x24e>
    2f6a:	4648      	mov	r0, r9
    2f6c:	f002 fcf0 	bl	5950 <__sinit>
    2f70:	e6a1      	b.n	2cb6 <_vfprintf_r+0x2a>
    2f72:	980a      	ldr	r0, [sp, #40]	; 0x28
    2f74:	f648 0cd0 	movw	ip, #35024	; 0x88d0
    2f78:	f2c0 0c00 	movt	ip, #0
    2f7c:	9216      	str	r2, [sp, #88]	; 0x58
    2f7e:	f010 0f20 	tst.w	r0, #32
    2f82:	f8cd c064 	str.w	ip, [sp, #100]	; 0x64
    2f86:	f000 836e 	beq.w	3666 <_vfprintf_r+0x9da>
    2f8a:	990b      	ldr	r1, [sp, #44]	; 0x2c
    2f8c:	1dcb      	adds	r3, r1, #7
    2f8e:	f023 0307 	bic.w	r3, r3, #7
    2f92:	f103 0208 	add.w	r2, r3, #8
    2f96:	920b      	str	r2, [sp, #44]	; 0x2c
    2f98:	e9d3 ab00 	ldrd	sl, fp, [r3]
    2f9c:	ea5a 020b 	orrs.w	r2, sl, fp
    2fa0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    2fa2:	bf0c      	ite	eq
    2fa4:	2200      	moveq	r2, #0
    2fa6:	2201      	movne	r2, #1
    2fa8:	4213      	tst	r3, r2
    2faa:	f040 866b 	bne.w	3c84 <_vfprintf_r+0xff8>
    2fae:	2302      	movs	r3, #2
    2fb0:	f04f 0100 	mov.w	r1, #0
    2fb4:	f88d 1577 	strb.w	r1, [sp, #1399]	; 0x577
    2fb8:	2f00      	cmp	r7, #0
    2fba:	bfa2      	ittt	ge
    2fbc:	f8dd c028 	ldrge.w	ip, [sp, #40]	; 0x28
    2fc0:	f02c 0c80 	bicge.w	ip, ip, #128	; 0x80
    2fc4:	f8cd c028 	strge.w	ip, [sp, #40]	; 0x28
    2fc8:	2f00      	cmp	r7, #0
    2fca:	bf18      	it	ne
    2fcc:	f042 0201 	orrne.w	r2, r2, #1
    2fd0:	2a00      	cmp	r2, #0
    2fd2:	f000 841e 	beq.w	3812 <_vfprintf_r+0xb86>
    2fd6:	2b01      	cmp	r3, #1
    2fd8:	f000 85de 	beq.w	3b98 <_vfprintf_r+0xf0c>
    2fdc:	2b02      	cmp	r3, #2
    2fde:	f000 85c1 	beq.w	3b64 <_vfprintf_r+0xed8>
    2fe2:	9918      	ldr	r1, [sp, #96]	; 0x60
    2fe4:	9113      	str	r1, [sp, #76]	; 0x4c
    2fe6:	ea4f 08da 	mov.w	r8, sl, lsr #3
    2fea:	ea4f 0cdb 	mov.w	ip, fp, lsr #3
    2fee:	ea48 784b 	orr.w	r8, r8, fp, lsl #29
    2ff2:	f00a 0007 	and.w	r0, sl, #7
    2ff6:	46e3      	mov	fp, ip
    2ff8:	46c2      	mov	sl, r8
    2ffa:	3030      	adds	r0, #48	; 0x30
    2ffc:	ea5a 020b 	orrs.w	r2, sl, fp
    3000:	f801 0d01 	strb.w	r0, [r1, #-1]!
    3004:	d1ef      	bne.n	2fe6 <_vfprintf_r+0x35a>
    3006:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    300a:	9113      	str	r1, [sp, #76]	; 0x4c
    300c:	f01c 0f01 	tst.w	ip, #1
    3010:	f040 868c 	bne.w	3d2c <_vfprintf_r+0x10a0>
    3014:	9818      	ldr	r0, [sp, #96]	; 0x60
    3016:	1a40      	subs	r0, r0, r1
    3018:	9010      	str	r0, [sp, #64]	; 0x40
    301a:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    301e:	9a10      	ldr	r2, [sp, #64]	; 0x40
    3020:	9717      	str	r7, [sp, #92]	; 0x5c
    3022:	42ba      	cmp	r2, r7
    3024:	bfb8      	it	lt
    3026:	463a      	movlt	r2, r7
    3028:	920c      	str	r2, [sp, #48]	; 0x30
    302a:	b113      	cbz	r3, 3032 <_vfprintf_r+0x3a6>
    302c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    302e:	3201      	adds	r2, #1
    3030:	920c      	str	r2, [sp, #48]	; 0x30
    3032:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    3034:	980a      	ldr	r0, [sp, #40]	; 0x28
    3036:	f013 0302 	ands.w	r3, r3, #2
    303a:	9315      	str	r3, [sp, #84]	; 0x54
    303c:	bf1e      	ittt	ne
    303e:	f8dd c030 	ldrne.w	ip, [sp, #48]	; 0x30
    3042:	f10c 0c02 	addne.w	ip, ip, #2
    3046:	f8cd c030 	strne.w	ip, [sp, #48]	; 0x30
    304a:	f010 0084 	ands.w	r0, r0, #132	; 0x84
    304e:	9014      	str	r0, [sp, #80]	; 0x50
    3050:	d14d      	bne.n	30ee <_vfprintf_r+0x462>
    3052:	990f      	ldr	r1, [sp, #60]	; 0x3c
    3054:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    3056:	1a8f      	subs	r7, r1, r2
    3058:	2f00      	cmp	r7, #0
    305a:	dd48      	ble.n	30ee <_vfprintf_r+0x462>
    305c:	2f10      	cmp	r7, #16
    305e:	f648 088c 	movw	r8, #34956	; 0x888c
    3062:	bfd8      	it	le
    3064:	f2c0 0800 	movtle	r8, #0
    3068:	dd30      	ble.n	30cc <_vfprintf_r+0x440>
    306a:	f2c0 0800 	movt	r8, #0
    306e:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
    3072:	4643      	mov	r3, r8
    3074:	f04f 0a10 	mov.w	sl, #16
    3078:	46a8      	mov	r8, r5
    307a:	f10b 0b0c 	add.w	fp, fp, #12
    307e:	461d      	mov	r5, r3
    3080:	e002      	b.n	3088 <_vfprintf_r+0x3fc>
    3082:	3f10      	subs	r7, #16
    3084:	2f10      	cmp	r7, #16
    3086:	dd1e      	ble.n	30c6 <_vfprintf_r+0x43a>
    3088:	f8c4 a004 	str.w	sl, [r4, #4]
    308c:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    3090:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    3094:	3301      	adds	r3, #1
    3096:	6025      	str	r5, [r4, #0]
    3098:	3210      	adds	r2, #16
    309a:	2b07      	cmp	r3, #7
    309c:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    30a0:	f104 0408 	add.w	r4, r4, #8
    30a4:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    30a8:	ddeb      	ble.n	3082 <_vfprintf_r+0x3f6>
    30aa:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    30ae:	4648      	mov	r0, r9
    30b0:	4631      	mov	r1, r6
    30b2:	465a      	mov	r2, fp
    30b4:	3404      	adds	r4, #4
    30b6:	f7ff fddb 	bl	2c70 <__sprint_r>
    30ba:	2800      	cmp	r0, #0
    30bc:	f47f af06 	bne.w	2ecc <_vfprintf_r+0x240>
    30c0:	3f10      	subs	r7, #16
    30c2:	2f10      	cmp	r7, #16
    30c4:	dce0      	bgt.n	3088 <_vfprintf_r+0x3fc>
    30c6:	462b      	mov	r3, r5
    30c8:	4645      	mov	r5, r8
    30ca:	4698      	mov	r8, r3
    30cc:	6067      	str	r7, [r4, #4]
    30ce:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    30d2:	f8c4 8000 	str.w	r8, [r4]
    30d6:	1c5a      	adds	r2, r3, #1
    30d8:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    30dc:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    30e0:	19db      	adds	r3, r3, r7
    30e2:	2a07      	cmp	r2, #7
    30e4:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    30e8:	f300 858a 	bgt.w	3c00 <_vfprintf_r+0xf74>
    30ec:	3408      	adds	r4, #8
    30ee:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    30f2:	b19b      	cbz	r3, 311c <_vfprintf_r+0x490>
    30f4:	2301      	movs	r3, #1
    30f6:	6063      	str	r3, [r4, #4]
    30f8:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    30fc:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
    3100:	3207      	adds	r2, #7
    3102:	6022      	str	r2, [r4, #0]
    3104:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    3108:	3301      	adds	r3, #1
    310a:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    310e:	3201      	adds	r2, #1
    3110:	2b07      	cmp	r3, #7
    3112:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    3116:	f300 84b6 	bgt.w	3a86 <_vfprintf_r+0xdfa>
    311a:	3408      	adds	r4, #8
    311c:	9b15      	ldr	r3, [sp, #84]	; 0x54
    311e:	b19b      	cbz	r3, 3148 <_vfprintf_r+0x4bc>
    3120:	2302      	movs	r3, #2
    3122:	6063      	str	r3, [r4, #4]
    3124:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    3128:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
    312c:	3204      	adds	r2, #4
    312e:	6022      	str	r2, [r4, #0]
    3130:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    3134:	3301      	adds	r3, #1
    3136:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    313a:	3202      	adds	r2, #2
    313c:	2b07      	cmp	r3, #7
    313e:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    3142:	f300 84af 	bgt.w	3aa4 <_vfprintf_r+0xe18>
    3146:	3408      	adds	r4, #8
    3148:	f8dd c050 	ldr.w	ip, [sp, #80]	; 0x50
    314c:	f1bc 0f80 	cmp.w	ip, #128	; 0x80
    3150:	f000 8376 	beq.w	3840 <_vfprintf_r+0xbb4>
    3154:	9b17      	ldr	r3, [sp, #92]	; 0x5c
    3156:	9a10      	ldr	r2, [sp, #64]	; 0x40
    3158:	1a9f      	subs	r7, r3, r2
    315a:	2f00      	cmp	r7, #0
    315c:	dd43      	ble.n	31e6 <_vfprintf_r+0x55a>
    315e:	2f10      	cmp	r7, #16
    3160:	f8df 8b8c 	ldr.w	r8, [pc, #2956]	; 3cf0 <_vfprintf_r+0x1064>
    3164:	dd2e      	ble.n	31c4 <_vfprintf_r+0x538>
    3166:	4643      	mov	r3, r8
    3168:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
    316c:	46a8      	mov	r8, r5
    316e:	f04f 0a10 	mov.w	sl, #16
    3172:	f10b 0b0c 	add.w	fp, fp, #12
    3176:	461d      	mov	r5, r3
    3178:	e002      	b.n	3180 <_vfprintf_r+0x4f4>
    317a:	3f10      	subs	r7, #16
    317c:	2f10      	cmp	r7, #16
    317e:	dd1e      	ble.n	31be <_vfprintf_r+0x532>
    3180:	f8c4 a004 	str.w	sl, [r4, #4]
    3184:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    3188:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    318c:	3301      	adds	r3, #1
    318e:	6025      	str	r5, [r4, #0]
    3190:	3210      	adds	r2, #16
    3192:	2b07      	cmp	r3, #7
    3194:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    3198:	f104 0408 	add.w	r4, r4, #8
    319c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    31a0:	ddeb      	ble.n	317a <_vfprintf_r+0x4ee>
    31a2:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    31a6:	4648      	mov	r0, r9
    31a8:	4631      	mov	r1, r6
    31aa:	465a      	mov	r2, fp
    31ac:	3404      	adds	r4, #4
    31ae:	f7ff fd5f 	bl	2c70 <__sprint_r>
    31b2:	2800      	cmp	r0, #0
    31b4:	f47f ae8a 	bne.w	2ecc <_vfprintf_r+0x240>
    31b8:	3f10      	subs	r7, #16
    31ba:	2f10      	cmp	r7, #16
    31bc:	dce0      	bgt.n	3180 <_vfprintf_r+0x4f4>
    31be:	462b      	mov	r3, r5
    31c0:	4645      	mov	r5, r8
    31c2:	4698      	mov	r8, r3
    31c4:	6067      	str	r7, [r4, #4]
    31c6:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    31ca:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    31ce:	3301      	adds	r3, #1
    31d0:	f8c4 8000 	str.w	r8, [r4]
    31d4:	19d2      	adds	r2, r2, r7
    31d6:	2b07      	cmp	r3, #7
    31d8:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    31dc:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    31e0:	f300 8442 	bgt.w	3a68 <_vfprintf_r+0xddc>
    31e4:	3408      	adds	r4, #8
    31e6:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    31ea:	f41c 7f80 	tst.w	ip, #256	; 0x100
    31ee:	f040 829d 	bne.w	372c <_vfprintf_r+0xaa0>
    31f2:	9810      	ldr	r0, [sp, #64]	; 0x40
    31f4:	9913      	ldr	r1, [sp, #76]	; 0x4c
    31f6:	6060      	str	r0, [r4, #4]
    31f8:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    31fc:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    3200:	3301      	adds	r3, #1
    3202:	6021      	str	r1, [r4, #0]
    3204:	1812      	adds	r2, r2, r0
    3206:	2b07      	cmp	r3, #7
    3208:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    320c:	bfd8      	it	le
    320e:	f104 0308 	addle.w	r3, r4, #8
    3212:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    3216:	f300 839b 	bgt.w	3950 <_vfprintf_r+0xcc4>
    321a:	990a      	ldr	r1, [sp, #40]	; 0x28
    321c:	f011 0f04 	tst.w	r1, #4
    3220:	d055      	beq.n	32ce <_vfprintf_r+0x642>
    3222:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    3224:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
    3228:	ebcc 0702 	rsb	r7, ip, r2
    322c:	2f00      	cmp	r7, #0
    322e:	dd4e      	ble.n	32ce <_vfprintf_r+0x642>
    3230:	2f10      	cmp	r7, #16
    3232:	f648 088c 	movw	r8, #34956	; 0x888c
    3236:	bfd8      	it	le
    3238:	f2c0 0800 	movtle	r8, #0
    323c:	dd2e      	ble.n	329c <_vfprintf_r+0x610>
    323e:	f2c0 0800 	movt	r8, #0
    3242:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
    3246:	4642      	mov	r2, r8
    3248:	2410      	movs	r4, #16
    324a:	46a8      	mov	r8, r5
    324c:	f10a 0a0c 	add.w	sl, sl, #12
    3250:	4615      	mov	r5, r2
    3252:	e002      	b.n	325a <_vfprintf_r+0x5ce>
    3254:	3f10      	subs	r7, #16
    3256:	2f10      	cmp	r7, #16
    3258:	dd1d      	ble.n	3296 <_vfprintf_r+0x60a>
    325a:	605c      	str	r4, [r3, #4]
    325c:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    3260:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    3264:	3201      	adds	r2, #1
    3266:	601d      	str	r5, [r3, #0]
    3268:	3110      	adds	r1, #16
    326a:	2a07      	cmp	r2, #7
    326c:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    3270:	f103 0308 	add.w	r3, r3, #8
    3274:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    3278:	ddec      	ble.n	3254 <_vfprintf_r+0x5c8>
    327a:	4648      	mov	r0, r9
    327c:	4631      	mov	r1, r6
    327e:	4652      	mov	r2, sl
    3280:	f7ff fcf6 	bl	2c70 <__sprint_r>
    3284:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    3288:	3304      	adds	r3, #4
    328a:	2800      	cmp	r0, #0
    328c:	f47f ae1e 	bne.w	2ecc <_vfprintf_r+0x240>
    3290:	3f10      	subs	r7, #16
    3292:	2f10      	cmp	r7, #16
    3294:	dce1      	bgt.n	325a <_vfprintf_r+0x5ce>
    3296:	462a      	mov	r2, r5
    3298:	4645      	mov	r5, r8
    329a:	4690      	mov	r8, r2
    329c:	605f      	str	r7, [r3, #4]
    329e:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    32a2:	f8c3 8000 	str.w	r8, [r3]
    32a6:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    32aa:	3201      	adds	r2, #1
    32ac:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    32b0:	18fb      	adds	r3, r7, r3
    32b2:	2a07      	cmp	r2, #7
    32b4:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    32b8:	dd0b      	ble.n	32d2 <_vfprintf_r+0x646>
    32ba:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    32be:	4648      	mov	r0, r9
    32c0:	4631      	mov	r1, r6
    32c2:	320c      	adds	r2, #12
    32c4:	f7ff fcd4 	bl	2c70 <__sprint_r>
    32c8:	2800      	cmp	r0, #0
    32ca:	f47f adff 	bne.w	2ecc <_vfprintf_r+0x240>
    32ce:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    32d2:	9811      	ldr	r0, [sp, #68]	; 0x44
    32d4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    32d6:	990f      	ldr	r1, [sp, #60]	; 0x3c
    32d8:	428a      	cmp	r2, r1
    32da:	bfac      	ite	ge
    32dc:	1880      	addge	r0, r0, r2
    32de:	1840      	addlt	r0, r0, r1
    32e0:	9011      	str	r0, [sp, #68]	; 0x44
    32e2:	2b00      	cmp	r3, #0
    32e4:	f040 8342 	bne.w	396c <_vfprintf_r+0xce0>
    32e8:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    32ec:	2300      	movs	r3, #0
    32ee:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
    32f2:	3404      	adds	r4, #4
    32f4:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    32f8:	e530      	b.n	2d5c <_vfprintf_r+0xd0>
    32fa:	9216      	str	r2, [sp, #88]	; 0x58
    32fc:	2a00      	cmp	r2, #0
    32fe:	f43f addd 	beq.w	2ebc <_vfprintf_r+0x230>
    3302:	f50d 60a4 	add.w	r0, sp, #1312	; 0x520
    3306:	2301      	movs	r3, #1
    3308:	f04f 0c00 	mov.w	ip, #0
    330c:	3004      	adds	r0, #4
    330e:	930c      	str	r3, [sp, #48]	; 0x30
    3310:	f88d 2524 	strb.w	r2, [sp, #1316]	; 0x524
    3314:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
    3318:	9013      	str	r0, [sp, #76]	; 0x4c
    331a:	9310      	str	r3, [sp, #64]	; 0x40
    331c:	2100      	movs	r1, #0
    331e:	9117      	str	r1, [sp, #92]	; 0x5c
    3320:	e687      	b.n	3032 <_vfprintf_r+0x3a6>
    3322:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    3326:	2b00      	cmp	r3, #0
    3328:	f040 852b 	bne.w	3d82 <_vfprintf_r+0x10f6>
    332c:	990b      	ldr	r1, [sp, #44]	; 0x2c
    332e:	462b      	mov	r3, r5
    3330:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
    3334:	782a      	ldrb	r2, [r5, #0]
    3336:	910b      	str	r1, [sp, #44]	; 0x2c
    3338:	e553      	b.n	2de2 <_vfprintf_r+0x156>
    333a:	990b      	ldr	r1, [sp, #44]	; 0x2c
    333c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    333e:	f043 0301 	orr.w	r3, r3, #1
    3342:	930a      	str	r3, [sp, #40]	; 0x28
    3344:	462b      	mov	r3, r5
    3346:	782a      	ldrb	r2, [r5, #0]
    3348:	910b      	str	r1, [sp, #44]	; 0x2c
    334a:	e54a      	b.n	2de2 <_vfprintf_r+0x156>
    334c:	990b      	ldr	r1, [sp, #44]	; 0x2c
    334e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    3350:	6809      	ldr	r1, [r1, #0]
    3352:	910f      	str	r1, [sp, #60]	; 0x3c
    3354:	1d11      	adds	r1, r2, #4
    3356:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    3358:	2b00      	cmp	r3, #0
    335a:	f2c0 8780 	blt.w	425e <_vfprintf_r+0x15d2>
    335e:	782a      	ldrb	r2, [r5, #0]
    3360:	462b      	mov	r3, r5
    3362:	910b      	str	r1, [sp, #44]	; 0x2c
    3364:	e53d      	b.n	2de2 <_vfprintf_r+0x156>
    3366:	990b      	ldr	r1, [sp, #44]	; 0x2c
    3368:	462b      	mov	r3, r5
    336a:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
    336e:	782a      	ldrb	r2, [r5, #0]
    3370:	910b      	str	r1, [sp, #44]	; 0x2c
    3372:	e536      	b.n	2de2 <_vfprintf_r+0x156>
    3374:	990b      	ldr	r1, [sp, #44]	; 0x2c
    3376:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    3378:	f043 0304 	orr.w	r3, r3, #4
    337c:	930a      	str	r3, [sp, #40]	; 0x28
    337e:	462b      	mov	r3, r5
    3380:	782a      	ldrb	r2, [r5, #0]
    3382:	910b      	str	r1, [sp, #44]	; 0x2c
    3384:	e52d      	b.n	2de2 <_vfprintf_r+0x156>
    3386:	462b      	mov	r3, r5
    3388:	f813 2b01 	ldrb.w	r2, [r3], #1
    338c:	2a2a      	cmp	r2, #42	; 0x2a
    338e:	f001 80cd 	beq.w	452c <_vfprintf_r+0x18a0>
    3392:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    3396:	2909      	cmp	r1, #9
    3398:	f201 8037 	bhi.w	440a <_vfprintf_r+0x177e>
    339c:	3502      	adds	r5, #2
    339e:	2700      	movs	r7, #0
    33a0:	f815 2c01 	ldrb.w	r2, [r5, #-1]
    33a4:	eb07 0787 	add.w	r7, r7, r7, lsl #2
    33a8:	462b      	mov	r3, r5
    33aa:	3501      	adds	r5, #1
    33ac:	eb01 0747 	add.w	r7, r1, r7, lsl #1
    33b0:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    33b4:	2909      	cmp	r1, #9
    33b6:	d9f3      	bls.n	33a0 <_vfprintf_r+0x714>
    33b8:	ea47 77e7 	orr.w	r7, r7, r7, asr #31
    33bc:	461d      	mov	r5, r3
    33be:	e511      	b.n	2de4 <_vfprintf_r+0x158>
    33c0:	990b      	ldr	r1, [sp, #44]	; 0x2c
    33c2:	462b      	mov	r3, r5
    33c4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    33c6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    33ca:	920a      	str	r2, [sp, #40]	; 0x28
    33cc:	782a      	ldrb	r2, [r5, #0]
    33ce:	910b      	str	r1, [sp, #44]	; 0x2c
    33d0:	e507      	b.n	2de2 <_vfprintf_r+0x156>
    33d2:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    33d6:	f04f 0800 	mov.w	r8, #0
    33da:	462b      	mov	r3, r5
    33dc:	eb08 0888 	add.w	r8, r8, r8, lsl #2
    33e0:	f813 2b01 	ldrb.w	r2, [r3], #1
    33e4:	eb01 0848 	add.w	r8, r1, r8, lsl #1
    33e8:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    33ec:	461d      	mov	r5, r3
    33ee:	2909      	cmp	r1, #9
    33f0:	d9f3      	bls.n	33da <_vfprintf_r+0x74e>
    33f2:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
    33f6:	461d      	mov	r5, r3
    33f8:	e4f4      	b.n	2de4 <_vfprintf_r+0x158>
    33fa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    33fc:	9216      	str	r2, [sp, #88]	; 0x58
    33fe:	f043 0310 	orr.w	r3, r3, #16
    3402:	930a      	str	r3, [sp, #40]	; 0x28
    3404:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    3408:	f01c 0f20 	tst.w	ip, #32
    340c:	f000 815d 	beq.w	36ca <_vfprintf_r+0xa3e>
    3410:	980b      	ldr	r0, [sp, #44]	; 0x2c
    3412:	1dc3      	adds	r3, r0, #7
    3414:	f023 0307 	bic.w	r3, r3, #7
    3418:	f103 0108 	add.w	r1, r3, #8
    341c:	910b      	str	r1, [sp, #44]	; 0x2c
    341e:	e9d3 ab00 	ldrd	sl, fp, [r3]
    3422:	f1ba 0f00 	cmp.w	sl, #0
    3426:	f17b 0200 	sbcs.w	r2, fp, #0
    342a:	f2c0 849b 	blt.w	3d64 <_vfprintf_r+0x10d8>
    342e:	ea5a 030b 	orrs.w	r3, sl, fp
    3432:	f04f 0301 	mov.w	r3, #1
    3436:	bf0c      	ite	eq
    3438:	2200      	moveq	r2, #0
    343a:	2201      	movne	r2, #1
    343c:	e5bc      	b.n	2fb8 <_vfprintf_r+0x32c>
    343e:	980a      	ldr	r0, [sp, #40]	; 0x28
    3440:	9216      	str	r2, [sp, #88]	; 0x58
    3442:	f010 0f08 	tst.w	r0, #8
    3446:	f000 84ed 	beq.w	3e24 <_vfprintf_r+0x1198>
    344a:	990b      	ldr	r1, [sp, #44]	; 0x2c
    344c:	1dcb      	adds	r3, r1, #7
    344e:	f023 0307 	bic.w	r3, r3, #7
    3452:	f103 0208 	add.w	r2, r3, #8
    3456:	920b      	str	r2, [sp, #44]	; 0x2c
    3458:	f8d3 8004 	ldr.w	r8, [r3, #4]
    345c:	f8d3 a000 	ldr.w	sl, [r3]
    3460:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
    3464:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
    3468:	4650      	mov	r0, sl
    346a:	4641      	mov	r1, r8
    346c:	f004 f99a 	bl	77a4 <__isinfd>
    3470:	4683      	mov	fp, r0
    3472:	2800      	cmp	r0, #0
    3474:	f000 8599 	beq.w	3faa <_vfprintf_r+0x131e>
    3478:	4650      	mov	r0, sl
    347a:	2200      	movs	r2, #0
    347c:	2300      	movs	r3, #0
    347e:	4641      	mov	r1, r8
    3480:	f7ff f82a 	bl	24d8 <__aeabi_dcmplt>
    3484:	2800      	cmp	r0, #0
    3486:	f040 850b 	bne.w	3ea0 <_vfprintf_r+0x1214>
    348a:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    348e:	f648 01c4 	movw	r1, #35012	; 0x88c4
    3492:	f648 02c0 	movw	r2, #35008	; 0x88c0
    3496:	9816      	ldr	r0, [sp, #88]	; 0x58
    3498:	f2c0 0100 	movt	r1, #0
    349c:	f2c0 0200 	movt	r2, #0
    34a0:	f04f 0c03 	mov.w	ip, #3
    34a4:	2847      	cmp	r0, #71	; 0x47
    34a6:	bfd8      	it	le
    34a8:	4611      	movle	r1, r2
    34aa:	9113      	str	r1, [sp, #76]	; 0x4c
    34ac:	990a      	ldr	r1, [sp, #40]	; 0x28
    34ae:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
    34b2:	f021 0180 	bic.w	r1, r1, #128	; 0x80
    34b6:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
    34ba:	910a      	str	r1, [sp, #40]	; 0x28
    34bc:	f04f 0c00 	mov.w	ip, #0
    34c0:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
    34c4:	e5b1      	b.n	302a <_vfprintf_r+0x39e>
    34c6:	990b      	ldr	r1, [sp, #44]	; 0x2c
    34c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    34ca:	f043 0308 	orr.w	r3, r3, #8
    34ce:	930a      	str	r3, [sp, #40]	; 0x28
    34d0:	462b      	mov	r3, r5
    34d2:	782a      	ldrb	r2, [r5, #0]
    34d4:	910b      	str	r1, [sp, #44]	; 0x2c
    34d6:	e484      	b.n	2de2 <_vfprintf_r+0x156>
    34d8:	990a      	ldr	r1, [sp, #40]	; 0x28
    34da:	f041 0140 	orr.w	r1, r1, #64	; 0x40
    34de:	910a      	str	r1, [sp, #40]	; 0x28
    34e0:	990b      	ldr	r1, [sp, #44]	; 0x2c
    34e2:	e73c      	b.n	335e <_vfprintf_r+0x6d2>
    34e4:	782a      	ldrb	r2, [r5, #0]
    34e6:	2a6c      	cmp	r2, #108	; 0x6c
    34e8:	f000 8555 	beq.w	3f96 <_vfprintf_r+0x130a>
    34ec:	990b      	ldr	r1, [sp, #44]	; 0x2c
    34ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    34f0:	910b      	str	r1, [sp, #44]	; 0x2c
    34f2:	f043 0310 	orr.w	r3, r3, #16
    34f6:	930a      	str	r3, [sp, #40]	; 0x28
    34f8:	462b      	mov	r3, r5
    34fa:	e472      	b.n	2de2 <_vfprintf_r+0x156>
    34fc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    34fe:	f012 0f20 	tst.w	r2, #32
    3502:	f000 8482 	beq.w	3e0a <_vfprintf_r+0x117e>
    3506:	980b      	ldr	r0, [sp, #44]	; 0x2c
    3508:	9a11      	ldr	r2, [sp, #68]	; 0x44
    350a:	6803      	ldr	r3, [r0, #0]
    350c:	4610      	mov	r0, r2
    350e:	ea4f 71e0 	mov.w	r1, r0, asr #31
    3512:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    3514:	e9c3 0100 	strd	r0, r1, [r3]
    3518:	f102 0a04 	add.w	sl, r2, #4
    351c:	e41e      	b.n	2d5c <_vfprintf_r+0xd0>
    351e:	9216      	str	r2, [sp, #88]	; 0x58
    3520:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    3522:	f012 0320 	ands.w	r3, r2, #32
    3526:	f000 80ef 	beq.w	3708 <_vfprintf_r+0xa7c>
    352a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    352c:	1dda      	adds	r2, r3, #7
    352e:	2300      	movs	r3, #0
    3530:	f022 0207 	bic.w	r2, r2, #7
    3534:	f102 0c08 	add.w	ip, r2, #8
    3538:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    353c:	e9d2 ab00 	ldrd	sl, fp, [r2]
    3540:	ea5a 000b 	orrs.w	r0, sl, fp
    3544:	bf0c      	ite	eq
    3546:	2200      	moveq	r2, #0
    3548:	2201      	movne	r2, #1
    354a:	e531      	b.n	2fb0 <_vfprintf_r+0x324>
    354c:	980b      	ldr	r0, [sp, #44]	; 0x2c
    354e:	2178      	movs	r1, #120	; 0x78
    3550:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    3554:	9116      	str	r1, [sp, #88]	; 0x58
    3556:	6803      	ldr	r3, [r0, #0]
    3558:	f648 00d0 	movw	r0, #35024	; 0x88d0
    355c:	f88d 1575 	strb.w	r1, [sp, #1397]	; 0x575
    3560:	2130      	movs	r1, #48	; 0x30
    3562:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
    3566:	f04c 0c02 	orr.w	ip, ip, #2
    356a:	990b      	ldr	r1, [sp, #44]	; 0x2c
    356c:	1e1a      	subs	r2, r3, #0
    356e:	bf18      	it	ne
    3570:	2201      	movne	r2, #1
    3572:	f2c0 0000 	movt	r0, #0
    3576:	469a      	mov	sl, r3
    3578:	f04f 0b00 	mov.w	fp, #0
    357c:	3104      	adds	r1, #4
    357e:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
    3582:	9019      	str	r0, [sp, #100]	; 0x64
    3584:	2302      	movs	r3, #2
    3586:	910b      	str	r1, [sp, #44]	; 0x2c
    3588:	e512      	b.n	2fb0 <_vfprintf_r+0x324>
    358a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    358c:	9216      	str	r2, [sp, #88]	; 0x58
    358e:	f04f 0200 	mov.w	r2, #0
    3592:	1d18      	adds	r0, r3, #4
    3594:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
    3598:	681b      	ldr	r3, [r3, #0]
    359a:	900b      	str	r0, [sp, #44]	; 0x2c
    359c:	9313      	str	r3, [sp, #76]	; 0x4c
    359e:	2b00      	cmp	r3, #0
    35a0:	f000 86c6 	beq.w	4330 <_vfprintf_r+0x16a4>
    35a4:	2f00      	cmp	r7, #0
    35a6:	9813      	ldr	r0, [sp, #76]	; 0x4c
    35a8:	f2c0 868f 	blt.w	42ca <_vfprintf_r+0x163e>
    35ac:	2100      	movs	r1, #0
    35ae:	463a      	mov	r2, r7
    35b0:	f003 f8a6 	bl	6700 <memchr>
    35b4:	4603      	mov	r3, r0
    35b6:	2800      	cmp	r0, #0
    35b8:	f000 86f5 	beq.w	43a6 <_vfprintf_r+0x171a>
    35bc:	9813      	ldr	r0, [sp, #76]	; 0x4c
    35be:	1a1b      	subs	r3, r3, r0
    35c0:	9310      	str	r3, [sp, #64]	; 0x40
    35c2:	42bb      	cmp	r3, r7
    35c4:	f340 85be 	ble.w	4144 <_vfprintf_r+0x14b8>
    35c8:	9710      	str	r7, [sp, #64]	; 0x40
    35ca:	2100      	movs	r1, #0
    35cc:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
    35d0:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    35d4:	970c      	str	r7, [sp, #48]	; 0x30
    35d6:	9117      	str	r1, [sp, #92]	; 0x5c
    35d8:	e527      	b.n	302a <_vfprintf_r+0x39e>
    35da:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    35de:	9216      	str	r2, [sp, #88]	; 0x58
    35e0:	f01c 0f20 	tst.w	ip, #32
    35e4:	d023      	beq.n	362e <_vfprintf_r+0x9a2>
    35e6:	980b      	ldr	r0, [sp, #44]	; 0x2c
    35e8:	2301      	movs	r3, #1
    35ea:	1dc2      	adds	r2, r0, #7
    35ec:	f022 0207 	bic.w	r2, r2, #7
    35f0:	f102 0108 	add.w	r1, r2, #8
    35f4:	910b      	str	r1, [sp, #44]	; 0x2c
    35f6:	e9d2 ab00 	ldrd	sl, fp, [r2]
    35fa:	ea5a 020b 	orrs.w	r2, sl, fp
    35fe:	bf0c      	ite	eq
    3600:	2200      	moveq	r2, #0
    3602:	2201      	movne	r2, #1
    3604:	e4d4      	b.n	2fb0 <_vfprintf_r+0x324>
    3606:	990a      	ldr	r1, [sp, #40]	; 0x28
    3608:	462b      	mov	r3, r5
    360a:	f041 0120 	orr.w	r1, r1, #32
    360e:	910a      	str	r1, [sp, #40]	; 0x28
    3610:	990b      	ldr	r1, [sp, #44]	; 0x2c
    3612:	782a      	ldrb	r2, [r5, #0]
    3614:	910b      	str	r1, [sp, #44]	; 0x2c
    3616:	f7ff bbe4 	b.w	2de2 <_vfprintf_r+0x156>
    361a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    361c:	9216      	str	r2, [sp, #88]	; 0x58
    361e:	f043 0310 	orr.w	r3, r3, #16
    3622:	930a      	str	r3, [sp, #40]	; 0x28
    3624:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    3628:	f01c 0f20 	tst.w	ip, #32
    362c:	d1db      	bne.n	35e6 <_vfprintf_r+0x95a>
    362e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    3630:	f013 0f10 	tst.w	r3, #16
    3634:	f000 83d5 	beq.w	3de2 <_vfprintf_r+0x1156>
    3638:	980b      	ldr	r0, [sp, #44]	; 0x2c
    363a:	2301      	movs	r3, #1
    363c:	1d02      	adds	r2, r0, #4
    363e:	920b      	str	r2, [sp, #44]	; 0x2c
    3640:	6801      	ldr	r1, [r0, #0]
    3642:	1e0a      	subs	r2, r1, #0
    3644:	bf18      	it	ne
    3646:	2201      	movne	r2, #1
    3648:	468a      	mov	sl, r1
    364a:	f04f 0b00 	mov.w	fp, #0
    364e:	e4af      	b.n	2fb0 <_vfprintf_r+0x324>
    3650:	980a      	ldr	r0, [sp, #40]	; 0x28
    3652:	9216      	str	r2, [sp, #88]	; 0x58
    3654:	f648 02ac 	movw	r2, #34988	; 0x88ac
    3658:	f010 0f20 	tst.w	r0, #32
    365c:	f2c0 0200 	movt	r2, #0
    3660:	9219      	str	r2, [sp, #100]	; 0x64
    3662:	f47f ac92 	bne.w	2f8a <_vfprintf_r+0x2fe>
    3666:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    3668:	f013 0f10 	tst.w	r3, #16
    366c:	f040 831a 	bne.w	3ca4 <_vfprintf_r+0x1018>
    3670:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    3672:	f012 0f40 	tst.w	r2, #64	; 0x40
    3676:	f000 8315 	beq.w	3ca4 <_vfprintf_r+0x1018>
    367a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    367c:	f103 0c04 	add.w	ip, r3, #4
    3680:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    3684:	f8b3 a000 	ldrh.w	sl, [r3]
    3688:	46d2      	mov	sl, sl
    368a:	f04f 0b00 	mov.w	fp, #0
    368e:	e485      	b.n	2f9c <_vfprintf_r+0x310>
    3690:	9216      	str	r2, [sp, #88]	; 0x58
    3692:	f50d 61a4 	add.w	r1, sp, #1312	; 0x520
    3696:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    3698:	f04f 0c01 	mov.w	ip, #1
    369c:	f04f 0000 	mov.w	r0, #0
    36a0:	3104      	adds	r1, #4
    36a2:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
    36a6:	6813      	ldr	r3, [r2, #0]
    36a8:	3204      	adds	r2, #4
    36aa:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
    36ae:	920b      	str	r2, [sp, #44]	; 0x2c
    36b0:	9113      	str	r1, [sp, #76]	; 0x4c
    36b2:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
    36b6:	f88d 3524 	strb.w	r3, [sp, #1316]	; 0x524
    36ba:	e62f      	b.n	331c <_vfprintf_r+0x690>
    36bc:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    36c0:	9216      	str	r2, [sp, #88]	; 0x58
    36c2:	f01c 0f20 	tst.w	ip, #32
    36c6:	f47f aea3 	bne.w	3410 <_vfprintf_r+0x784>
    36ca:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    36cc:	f012 0f10 	tst.w	r2, #16
    36d0:	f040 82f1 	bne.w	3cb6 <_vfprintf_r+0x102a>
    36d4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    36d6:	f012 0f40 	tst.w	r2, #64	; 0x40
    36da:	f000 82ec 	beq.w	3cb6 <_vfprintf_r+0x102a>
    36de:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    36e0:	f103 0c04 	add.w	ip, r3, #4
    36e4:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    36e8:	f9b3 a000 	ldrsh.w	sl, [r3]
    36ec:	46d2      	mov	sl, sl
    36ee:	ea4f 7bea 	mov.w	fp, sl, asr #31
    36f2:	e696      	b.n	3422 <_vfprintf_r+0x796>
    36f4:	990a      	ldr	r1, [sp, #40]	; 0x28
    36f6:	9216      	str	r2, [sp, #88]	; 0x58
    36f8:	f041 0110 	orr.w	r1, r1, #16
    36fc:	910a      	str	r1, [sp, #40]	; 0x28
    36fe:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    3700:	f012 0320 	ands.w	r3, r2, #32
    3704:	f47f af11 	bne.w	352a <_vfprintf_r+0x89e>
    3708:	990a      	ldr	r1, [sp, #40]	; 0x28
    370a:	f011 0210 	ands.w	r2, r1, #16
    370e:	f000 8354 	beq.w	3dba <_vfprintf_r+0x112e>
    3712:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    3714:	f102 0c04 	add.w	ip, r2, #4
    3718:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    371c:	6811      	ldr	r1, [r2, #0]
    371e:	1e0a      	subs	r2, r1, #0
    3720:	bf18      	it	ne
    3722:	2201      	movne	r2, #1
    3724:	468a      	mov	sl, r1
    3726:	f04f 0b00 	mov.w	fp, #0
    372a:	e441      	b.n	2fb0 <_vfprintf_r+0x324>
    372c:	9a16      	ldr	r2, [sp, #88]	; 0x58
    372e:	2a65      	cmp	r2, #101	; 0x65
    3730:	f340 8128 	ble.w	3984 <_vfprintf_r+0xcf8>
    3734:	9812      	ldr	r0, [sp, #72]	; 0x48
    3736:	2200      	movs	r2, #0
    3738:	2300      	movs	r3, #0
    373a:	991b      	ldr	r1, [sp, #108]	; 0x6c
    373c:	f7fe fec2 	bl	24c4 <__aeabi_dcmpeq>
    3740:	2800      	cmp	r0, #0
    3742:	f000 81be 	beq.w	3ac2 <_vfprintf_r+0xe36>
    3746:	2301      	movs	r3, #1
    3748:	6063      	str	r3, [r4, #4]
    374a:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    374e:	f648 03ec 	movw	r3, #35052	; 0x88ec
    3752:	f2c0 0300 	movt	r3, #0
    3756:	6023      	str	r3, [r4, #0]
    3758:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    375c:	3201      	adds	r2, #1
    375e:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    3762:	3301      	adds	r3, #1
    3764:	2a07      	cmp	r2, #7
    3766:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    376a:	bfd8      	it	le
    376c:	f104 0308 	addle.w	r3, r4, #8
    3770:	f300 839b 	bgt.w	3eaa <_vfprintf_r+0x121e>
    3774:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
    3778:	981a      	ldr	r0, [sp, #104]	; 0x68
    377a:	4282      	cmp	r2, r0
    377c:	db04      	blt.n	3788 <_vfprintf_r+0xafc>
    377e:	990a      	ldr	r1, [sp, #40]	; 0x28
    3780:	f011 0f01 	tst.w	r1, #1
    3784:	f43f ad49 	beq.w	321a <_vfprintf_r+0x58e>
    3788:	2201      	movs	r2, #1
    378a:	605a      	str	r2, [r3, #4]
    378c:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    3790:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    3794:	3201      	adds	r2, #1
    3796:	981d      	ldr	r0, [sp, #116]	; 0x74
    3798:	3101      	adds	r1, #1
    379a:	2a07      	cmp	r2, #7
    379c:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    37a0:	6018      	str	r0, [r3, #0]
    37a2:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    37a6:	f300 855f 	bgt.w	4268 <_vfprintf_r+0x15dc>
    37aa:	3308      	adds	r3, #8
    37ac:	991a      	ldr	r1, [sp, #104]	; 0x68
    37ae:	1e4f      	subs	r7, r1, #1
    37b0:	2f00      	cmp	r7, #0
    37b2:	f77f ad32 	ble.w	321a <_vfprintf_r+0x58e>
    37b6:	2f10      	cmp	r7, #16
    37b8:	f8df 8534 	ldr.w	r8, [pc, #1332]	; 3cf0 <_vfprintf_r+0x1064>
    37bc:	f340 82ea 	ble.w	3d94 <_vfprintf_r+0x1108>
    37c0:	4642      	mov	r2, r8
    37c2:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
    37c6:	46a8      	mov	r8, r5
    37c8:	2410      	movs	r4, #16
    37ca:	f10a 0a0c 	add.w	sl, sl, #12
    37ce:	4615      	mov	r5, r2
    37d0:	e003      	b.n	37da <_vfprintf_r+0xb4e>
    37d2:	3f10      	subs	r7, #16
    37d4:	2f10      	cmp	r7, #16
    37d6:	f340 82da 	ble.w	3d8e <_vfprintf_r+0x1102>
    37da:	605c      	str	r4, [r3, #4]
    37dc:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    37e0:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    37e4:	3201      	adds	r2, #1
    37e6:	601d      	str	r5, [r3, #0]
    37e8:	3110      	adds	r1, #16
    37ea:	2a07      	cmp	r2, #7
    37ec:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    37f0:	f103 0308 	add.w	r3, r3, #8
    37f4:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    37f8:	ddeb      	ble.n	37d2 <_vfprintf_r+0xb46>
    37fa:	4648      	mov	r0, r9
    37fc:	4631      	mov	r1, r6
    37fe:	4652      	mov	r2, sl
    3800:	f7ff fa36 	bl	2c70 <__sprint_r>
    3804:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    3808:	3304      	adds	r3, #4
    380a:	2800      	cmp	r0, #0
    380c:	d0e1      	beq.n	37d2 <_vfprintf_r+0xb46>
    380e:	f7ff bb5d 	b.w	2ecc <_vfprintf_r+0x240>
    3812:	b97b      	cbnz	r3, 3834 <_vfprintf_r+0xba8>
    3814:	990a      	ldr	r1, [sp, #40]	; 0x28
    3816:	f011 0f01 	tst.w	r1, #1
    381a:	d00b      	beq.n	3834 <_vfprintf_r+0xba8>
    381c:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
    3820:	2330      	movs	r3, #48	; 0x30
    3822:	3204      	adds	r2, #4
    3824:	f88d 354b 	strb.w	r3, [sp, #1355]	; 0x54b
    3828:	3227      	adds	r2, #39	; 0x27
    382a:	2301      	movs	r3, #1
    382c:	9213      	str	r2, [sp, #76]	; 0x4c
    382e:	9310      	str	r3, [sp, #64]	; 0x40
    3830:	f7ff bbf3 	b.w	301a <_vfprintf_r+0x38e>
    3834:	9818      	ldr	r0, [sp, #96]	; 0x60
    3836:	2100      	movs	r1, #0
    3838:	9110      	str	r1, [sp, #64]	; 0x40
    383a:	9013      	str	r0, [sp, #76]	; 0x4c
    383c:	f7ff bbed 	b.w	301a <_vfprintf_r+0x38e>
    3840:	980f      	ldr	r0, [sp, #60]	; 0x3c
    3842:	990c      	ldr	r1, [sp, #48]	; 0x30
    3844:	1a47      	subs	r7, r0, r1
    3846:	2f00      	cmp	r7, #0
    3848:	f77f ac84 	ble.w	3154 <_vfprintf_r+0x4c8>
    384c:	2f10      	cmp	r7, #16
    384e:	f8df 84a0 	ldr.w	r8, [pc, #1184]	; 3cf0 <_vfprintf_r+0x1064>
    3852:	dd2e      	ble.n	38b2 <_vfprintf_r+0xc26>
    3854:	4643      	mov	r3, r8
    3856:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
    385a:	46a8      	mov	r8, r5
    385c:	f04f 0a10 	mov.w	sl, #16
    3860:	f10b 0b0c 	add.w	fp, fp, #12
    3864:	461d      	mov	r5, r3
    3866:	e002      	b.n	386e <_vfprintf_r+0xbe2>
    3868:	3f10      	subs	r7, #16
    386a:	2f10      	cmp	r7, #16
    386c:	dd1e      	ble.n	38ac <_vfprintf_r+0xc20>
    386e:	f8c4 a004 	str.w	sl, [r4, #4]
    3872:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    3876:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    387a:	3301      	adds	r3, #1
    387c:	6025      	str	r5, [r4, #0]
    387e:	3210      	adds	r2, #16
    3880:	2b07      	cmp	r3, #7
    3882:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    3886:	f104 0408 	add.w	r4, r4, #8
    388a:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    388e:	ddeb      	ble.n	3868 <_vfprintf_r+0xbdc>
    3890:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    3894:	4648      	mov	r0, r9
    3896:	4631      	mov	r1, r6
    3898:	465a      	mov	r2, fp
    389a:	3404      	adds	r4, #4
    389c:	f7ff f9e8 	bl	2c70 <__sprint_r>
    38a0:	2800      	cmp	r0, #0
    38a2:	f47f ab13 	bne.w	2ecc <_vfprintf_r+0x240>
    38a6:	3f10      	subs	r7, #16
    38a8:	2f10      	cmp	r7, #16
    38aa:	dce0      	bgt.n	386e <_vfprintf_r+0xbe2>
    38ac:	462b      	mov	r3, r5
    38ae:	4645      	mov	r5, r8
    38b0:	4698      	mov	r8, r3
    38b2:	6067      	str	r7, [r4, #4]
    38b4:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    38b8:	f8c4 8000 	str.w	r8, [r4]
    38bc:	1c5a      	adds	r2, r3, #1
    38be:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    38c2:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    38c6:	19db      	adds	r3, r3, r7
    38c8:	2a07      	cmp	r2, #7
    38ca:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    38ce:	f300 823a 	bgt.w	3d46 <_vfprintf_r+0x10ba>
    38d2:	3408      	adds	r4, #8
    38d4:	e43e      	b.n	3154 <_vfprintf_r+0x4c8>
    38d6:	9913      	ldr	r1, [sp, #76]	; 0x4c
    38d8:	6063      	str	r3, [r4, #4]
    38da:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    38de:	6021      	str	r1, [r4, #0]
    38e0:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    38e4:	3201      	adds	r2, #1
    38e6:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    38ea:	18cb      	adds	r3, r1, r3
    38ec:	2a07      	cmp	r2, #7
    38ee:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    38f2:	f300 8549 	bgt.w	4388 <_vfprintf_r+0x16fc>
    38f6:	3408      	adds	r4, #8
    38f8:	9a1d      	ldr	r2, [sp, #116]	; 0x74
    38fa:	2301      	movs	r3, #1
    38fc:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
    3900:	6063      	str	r3, [r4, #4]
    3902:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    3906:	6022      	str	r2, [r4, #0]
    3908:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    390c:	3301      	adds	r3, #1
    390e:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    3912:	3201      	adds	r2, #1
    3914:	2b07      	cmp	r3, #7
    3916:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    391a:	bfd8      	it	le
    391c:	f104 0308 	addle.w	r3, r4, #8
    3920:	f300 8523 	bgt.w	436a <_vfprintf_r+0x16de>
    3924:	9813      	ldr	r0, [sp, #76]	; 0x4c
    3926:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
    392a:	19c7      	adds	r7, r0, r7
    392c:	981a      	ldr	r0, [sp, #104]	; 0x68
    392e:	601f      	str	r7, [r3, #0]
    3930:	1a81      	subs	r1, r0, r2
    3932:	6059      	str	r1, [r3, #4]
    3934:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    3938:	1a8a      	subs	r2, r1, r2
    393a:	f8dd 1550 	ldr.w	r1, [sp, #1360]	; 0x550
    393e:	1812      	adds	r2, r2, r0
    3940:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    3944:	3101      	adds	r1, #1
    3946:	f8cd 1550 	str.w	r1, [sp, #1360]	; 0x550
    394a:	2907      	cmp	r1, #7
    394c:	f340 8232 	ble.w	3db4 <_vfprintf_r+0x1128>
    3950:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    3954:	4648      	mov	r0, r9
    3956:	4631      	mov	r1, r6
    3958:	320c      	adds	r2, #12
    395a:	f7ff f989 	bl	2c70 <__sprint_r>
    395e:	2800      	cmp	r0, #0
    3960:	f47f aab4 	bne.w	2ecc <_vfprintf_r+0x240>
    3964:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    3968:	3304      	adds	r3, #4
    396a:	e456      	b.n	321a <_vfprintf_r+0x58e>
    396c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    3970:	4648      	mov	r0, r9
    3972:	4631      	mov	r1, r6
    3974:	320c      	adds	r2, #12
    3976:	f7ff f97b 	bl	2c70 <__sprint_r>
    397a:	2800      	cmp	r0, #0
    397c:	f43f acb4 	beq.w	32e8 <_vfprintf_r+0x65c>
    3980:	f7ff baa4 	b.w	2ecc <_vfprintf_r+0x240>
    3984:	991a      	ldr	r1, [sp, #104]	; 0x68
    3986:	2901      	cmp	r1, #1
    3988:	dd4c      	ble.n	3a24 <_vfprintf_r+0xd98>
    398a:	2301      	movs	r3, #1
    398c:	6063      	str	r3, [r4, #4]
    398e:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    3992:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    3996:	3301      	adds	r3, #1
    3998:	9813      	ldr	r0, [sp, #76]	; 0x4c
    399a:	3201      	adds	r2, #1
    399c:	2b07      	cmp	r3, #7
    399e:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    39a2:	6020      	str	r0, [r4, #0]
    39a4:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    39a8:	f300 81b2 	bgt.w	3d10 <_vfprintf_r+0x1084>
    39ac:	3408      	adds	r4, #8
    39ae:	2301      	movs	r3, #1
    39b0:	6063      	str	r3, [r4, #4]
    39b2:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    39b6:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    39ba:	3301      	adds	r3, #1
    39bc:	991d      	ldr	r1, [sp, #116]	; 0x74
    39be:	3201      	adds	r2, #1
    39c0:	2b07      	cmp	r3, #7
    39c2:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    39c6:	6021      	str	r1, [r4, #0]
    39c8:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    39cc:	f300 8192 	bgt.w	3cf4 <_vfprintf_r+0x1068>
    39d0:	3408      	adds	r4, #8
    39d2:	9812      	ldr	r0, [sp, #72]	; 0x48
    39d4:	2200      	movs	r2, #0
    39d6:	2300      	movs	r3, #0
    39d8:	991b      	ldr	r1, [sp, #108]	; 0x6c
    39da:	f7fe fd73 	bl	24c4 <__aeabi_dcmpeq>
    39de:	2800      	cmp	r0, #0
    39e0:	f040 811d 	bne.w	3c1e <_vfprintf_r+0xf92>
    39e4:	9b1a      	ldr	r3, [sp, #104]	; 0x68
    39e6:	9813      	ldr	r0, [sp, #76]	; 0x4c
    39e8:	1e5a      	subs	r2, r3, #1
    39ea:	6062      	str	r2, [r4, #4]
    39ec:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    39f0:	1c41      	adds	r1, r0, #1
    39f2:	6021      	str	r1, [r4, #0]
    39f4:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    39f8:	3301      	adds	r3, #1
    39fa:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    39fe:	188a      	adds	r2, r1, r2
    3a00:	2b07      	cmp	r3, #7
    3a02:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    3a06:	dc21      	bgt.n	3a4c <_vfprintf_r+0xdc0>
    3a08:	3408      	adds	r4, #8
    3a0a:	9b1c      	ldr	r3, [sp, #112]	; 0x70
    3a0c:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
    3a10:	981c      	ldr	r0, [sp, #112]	; 0x70
    3a12:	6022      	str	r2, [r4, #0]
    3a14:	6063      	str	r3, [r4, #4]
    3a16:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    3a1a:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    3a1e:	3301      	adds	r3, #1
    3a20:	f7ff bbf0 	b.w	3204 <_vfprintf_r+0x578>
    3a24:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    3a26:	f012 0f01 	tst.w	r2, #1
    3a2a:	d1ae      	bne.n	398a <_vfprintf_r+0xcfe>
    3a2c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    3a2e:	2301      	movs	r3, #1
    3a30:	6063      	str	r3, [r4, #4]
    3a32:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    3a36:	6022      	str	r2, [r4, #0]
    3a38:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    3a3c:	3301      	adds	r3, #1
    3a3e:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    3a42:	3201      	adds	r2, #1
    3a44:	2b07      	cmp	r3, #7
    3a46:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    3a4a:	dddd      	ble.n	3a08 <_vfprintf_r+0xd7c>
    3a4c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    3a50:	4648      	mov	r0, r9
    3a52:	4631      	mov	r1, r6
    3a54:	320c      	adds	r2, #12
    3a56:	f7ff f90b 	bl	2c70 <__sprint_r>
    3a5a:	2800      	cmp	r0, #0
    3a5c:	f47f aa36 	bne.w	2ecc <_vfprintf_r+0x240>
    3a60:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    3a64:	3404      	adds	r4, #4
    3a66:	e7d0      	b.n	3a0a <_vfprintf_r+0xd7e>
    3a68:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    3a6c:	4648      	mov	r0, r9
    3a6e:	4631      	mov	r1, r6
    3a70:	320c      	adds	r2, #12
    3a72:	f7ff f8fd 	bl	2c70 <__sprint_r>
    3a76:	2800      	cmp	r0, #0
    3a78:	f47f aa28 	bne.w	2ecc <_vfprintf_r+0x240>
    3a7c:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    3a80:	3404      	adds	r4, #4
    3a82:	f7ff bbb0 	b.w	31e6 <_vfprintf_r+0x55a>
    3a86:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    3a8a:	4648      	mov	r0, r9
    3a8c:	4631      	mov	r1, r6
    3a8e:	320c      	adds	r2, #12
    3a90:	f7ff f8ee 	bl	2c70 <__sprint_r>
    3a94:	2800      	cmp	r0, #0
    3a96:	f47f aa19 	bne.w	2ecc <_vfprintf_r+0x240>
    3a9a:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    3a9e:	3404      	adds	r4, #4
    3aa0:	f7ff bb3c 	b.w	311c <_vfprintf_r+0x490>
    3aa4:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    3aa8:	4648      	mov	r0, r9
    3aaa:	4631      	mov	r1, r6
    3aac:	320c      	adds	r2, #12
    3aae:	f7ff f8df 	bl	2c70 <__sprint_r>
    3ab2:	2800      	cmp	r0, #0
    3ab4:	f47f aa0a 	bne.w	2ecc <_vfprintf_r+0x240>
    3ab8:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    3abc:	3404      	adds	r4, #4
    3abe:	f7ff bb43 	b.w	3148 <_vfprintf_r+0x4bc>
    3ac2:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
    3ac6:	2b00      	cmp	r3, #0
    3ac8:	f340 81fd 	ble.w	3ec6 <_vfprintf_r+0x123a>
    3acc:	991a      	ldr	r1, [sp, #104]	; 0x68
    3ace:	428b      	cmp	r3, r1
    3ad0:	f6ff af01 	blt.w	38d6 <_vfprintf_r+0xc4a>
    3ad4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    3ad6:	6061      	str	r1, [r4, #4]
    3ad8:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    3adc:	6022      	str	r2, [r4, #0]
    3ade:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    3ae2:	3301      	adds	r3, #1
    3ae4:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    3ae8:	1852      	adds	r2, r2, r1
    3aea:	2b07      	cmp	r3, #7
    3aec:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    3af0:	bfd8      	it	le
    3af2:	f104 0308 	addle.w	r3, r4, #8
    3af6:	f300 8429 	bgt.w	434c <_vfprintf_r+0x16c0>
    3afa:	f8dd 4570 	ldr.w	r4, [sp, #1392]	; 0x570
    3afe:	981a      	ldr	r0, [sp, #104]	; 0x68
    3b00:	1a24      	subs	r4, r4, r0
    3b02:	2c00      	cmp	r4, #0
    3b04:	f340 81b3 	ble.w	3e6e <_vfprintf_r+0x11e2>
    3b08:	2c10      	cmp	r4, #16
    3b0a:	f8df 81e4 	ldr.w	r8, [pc, #484]	; 3cf0 <_vfprintf_r+0x1064>
    3b0e:	f340 819d 	ble.w	3e4c <_vfprintf_r+0x11c0>
    3b12:	4642      	mov	r2, r8
    3b14:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
    3b18:	46a8      	mov	r8, r5
    3b1a:	2710      	movs	r7, #16
    3b1c:	f10a 0a0c 	add.w	sl, sl, #12
    3b20:	4615      	mov	r5, r2
    3b22:	e003      	b.n	3b2c <_vfprintf_r+0xea0>
    3b24:	3c10      	subs	r4, #16
    3b26:	2c10      	cmp	r4, #16
    3b28:	f340 818d 	ble.w	3e46 <_vfprintf_r+0x11ba>
    3b2c:	605f      	str	r7, [r3, #4]
    3b2e:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    3b32:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    3b36:	3201      	adds	r2, #1
    3b38:	601d      	str	r5, [r3, #0]
    3b3a:	3110      	adds	r1, #16
    3b3c:	2a07      	cmp	r2, #7
    3b3e:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    3b42:	f103 0308 	add.w	r3, r3, #8
    3b46:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    3b4a:	ddeb      	ble.n	3b24 <_vfprintf_r+0xe98>
    3b4c:	4648      	mov	r0, r9
    3b4e:	4631      	mov	r1, r6
    3b50:	4652      	mov	r2, sl
    3b52:	f7ff f88d 	bl	2c70 <__sprint_r>
    3b56:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    3b5a:	3304      	adds	r3, #4
    3b5c:	2800      	cmp	r0, #0
    3b5e:	d0e1      	beq.n	3b24 <_vfprintf_r+0xe98>
    3b60:	f7ff b9b4 	b.w	2ecc <_vfprintf_r+0x240>
    3b64:	9a18      	ldr	r2, [sp, #96]	; 0x60
    3b66:	9819      	ldr	r0, [sp, #100]	; 0x64
    3b68:	4613      	mov	r3, r2
    3b6a:	9213      	str	r2, [sp, #76]	; 0x4c
    3b6c:	f00a 020f 	and.w	r2, sl, #15
    3b70:	ea4f 111a 	mov.w	r1, sl, lsr #4
    3b74:	ea41 710b 	orr.w	r1, r1, fp, lsl #28
    3b78:	ea4f 1c1b 	mov.w	ip, fp, lsr #4
    3b7c:	5c82      	ldrb	r2, [r0, r2]
    3b7e:	468a      	mov	sl, r1
    3b80:	46e3      	mov	fp, ip
    3b82:	ea5a 0c0b 	orrs.w	ip, sl, fp
    3b86:	f803 2d01 	strb.w	r2, [r3, #-1]!
    3b8a:	d1ef      	bne.n	3b6c <_vfprintf_r+0xee0>
    3b8c:	9818      	ldr	r0, [sp, #96]	; 0x60
    3b8e:	9313      	str	r3, [sp, #76]	; 0x4c
    3b90:	1ac0      	subs	r0, r0, r3
    3b92:	9010      	str	r0, [sp, #64]	; 0x40
    3b94:	f7ff ba41 	b.w	301a <_vfprintf_r+0x38e>
    3b98:	2209      	movs	r2, #9
    3b9a:	2300      	movs	r3, #0
    3b9c:	4552      	cmp	r2, sl
    3b9e:	eb73 000b 	sbcs.w	r0, r3, fp
    3ba2:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
    3ba6:	d21f      	bcs.n	3be8 <_vfprintf_r+0xf5c>
    3ba8:	4623      	mov	r3, r4
    3baa:	4644      	mov	r4, r8
    3bac:	46b8      	mov	r8, r7
    3bae:	461f      	mov	r7, r3
    3bb0:	4650      	mov	r0, sl
    3bb2:	4659      	mov	r1, fp
    3bb4:	220a      	movs	r2, #10
    3bb6:	2300      	movs	r3, #0
    3bb8:	f004 f9f4 	bl	7fa4 <__aeabi_uldivmod>
    3bbc:	2300      	movs	r3, #0
    3bbe:	4650      	mov	r0, sl
    3bc0:	4659      	mov	r1, fp
    3bc2:	f102 0c30 	add.w	ip, r2, #48	; 0x30
    3bc6:	220a      	movs	r2, #10
    3bc8:	f804 cd01 	strb.w	ip, [r4, #-1]!
    3bcc:	f004 f9ea 	bl	7fa4 <__aeabi_uldivmod>
    3bd0:	2209      	movs	r2, #9
    3bd2:	2300      	movs	r3, #0
    3bd4:	4682      	mov	sl, r0
    3bd6:	468b      	mov	fp, r1
    3bd8:	4552      	cmp	r2, sl
    3bda:	eb73 030b 	sbcs.w	r3, r3, fp
    3bde:	d3e7      	bcc.n	3bb0 <_vfprintf_r+0xf24>
    3be0:	463b      	mov	r3, r7
    3be2:	4647      	mov	r7, r8
    3be4:	46a0      	mov	r8, r4
    3be6:	461c      	mov	r4, r3
    3be8:	f108 30ff 	add.w	r0, r8, #4294967295
    3bec:	f10a 0a30 	add.w	sl, sl, #48	; 0x30
    3bf0:	9013      	str	r0, [sp, #76]	; 0x4c
    3bf2:	f808 ac01 	strb.w	sl, [r8, #-1]
    3bf6:	9918      	ldr	r1, [sp, #96]	; 0x60
    3bf8:	1a09      	subs	r1, r1, r0
    3bfa:	9110      	str	r1, [sp, #64]	; 0x40
    3bfc:	f7ff ba0d 	b.w	301a <_vfprintf_r+0x38e>
    3c00:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    3c04:	4648      	mov	r0, r9
    3c06:	4631      	mov	r1, r6
    3c08:	320c      	adds	r2, #12
    3c0a:	f7ff f831 	bl	2c70 <__sprint_r>
    3c0e:	2800      	cmp	r0, #0
    3c10:	f47f a95c 	bne.w	2ecc <_vfprintf_r+0x240>
    3c14:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    3c18:	3404      	adds	r4, #4
    3c1a:	f7ff ba68 	b.w	30ee <_vfprintf_r+0x462>
    3c1e:	991a      	ldr	r1, [sp, #104]	; 0x68
    3c20:	1e4f      	subs	r7, r1, #1
    3c22:	2f00      	cmp	r7, #0
    3c24:	f77f aef1 	ble.w	3a0a <_vfprintf_r+0xd7e>
    3c28:	2f10      	cmp	r7, #16
    3c2a:	f8df 80c4 	ldr.w	r8, [pc, #196]	; 3cf0 <_vfprintf_r+0x1064>
    3c2e:	dd4e      	ble.n	3cce <_vfprintf_r+0x1042>
    3c30:	4643      	mov	r3, r8
    3c32:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
    3c36:	46a8      	mov	r8, r5
    3c38:	f04f 0a10 	mov.w	sl, #16
    3c3c:	f10b 0b0c 	add.w	fp, fp, #12
    3c40:	461d      	mov	r5, r3
    3c42:	e002      	b.n	3c4a <_vfprintf_r+0xfbe>
    3c44:	3f10      	subs	r7, #16
    3c46:	2f10      	cmp	r7, #16
    3c48:	dd3e      	ble.n	3cc8 <_vfprintf_r+0x103c>
    3c4a:	f8c4 a004 	str.w	sl, [r4, #4]
    3c4e:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    3c52:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    3c56:	3301      	adds	r3, #1
    3c58:	6025      	str	r5, [r4, #0]
    3c5a:	3210      	adds	r2, #16
    3c5c:	2b07      	cmp	r3, #7
    3c5e:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    3c62:	f104 0408 	add.w	r4, r4, #8
    3c66:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    3c6a:	ddeb      	ble.n	3c44 <_vfprintf_r+0xfb8>
    3c6c:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    3c70:	4648      	mov	r0, r9
    3c72:	4631      	mov	r1, r6
    3c74:	465a      	mov	r2, fp
    3c76:	3404      	adds	r4, #4
    3c78:	f7fe fffa 	bl	2c70 <__sprint_r>
    3c7c:	2800      	cmp	r0, #0
    3c7e:	d0e1      	beq.n	3c44 <_vfprintf_r+0xfb8>
    3c80:	f7ff b924 	b.w	2ecc <_vfprintf_r+0x240>
    3c84:	9816      	ldr	r0, [sp, #88]	; 0x58
    3c86:	2130      	movs	r1, #48	; 0x30
    3c88:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    3c8c:	2201      	movs	r2, #1
    3c8e:	2302      	movs	r3, #2
    3c90:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
    3c94:	f04c 0c02 	orr.w	ip, ip, #2
    3c98:	f88d 0575 	strb.w	r0, [sp, #1397]	; 0x575
    3c9c:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
    3ca0:	f7ff b986 	b.w	2fb0 <_vfprintf_r+0x324>
    3ca4:	980b      	ldr	r0, [sp, #44]	; 0x2c
    3ca6:	1d01      	adds	r1, r0, #4
    3ca8:	6803      	ldr	r3, [r0, #0]
    3caa:	910b      	str	r1, [sp, #44]	; 0x2c
    3cac:	469a      	mov	sl, r3
    3cae:	f04f 0b00 	mov.w	fp, #0
    3cb2:	f7ff b973 	b.w	2f9c <_vfprintf_r+0x310>
    3cb6:	980b      	ldr	r0, [sp, #44]	; 0x2c
    3cb8:	1d01      	adds	r1, r0, #4
    3cba:	6803      	ldr	r3, [r0, #0]
    3cbc:	910b      	str	r1, [sp, #44]	; 0x2c
    3cbe:	469a      	mov	sl, r3
    3cc0:	ea4f 7bea 	mov.w	fp, sl, asr #31
    3cc4:	f7ff bbad 	b.w	3422 <_vfprintf_r+0x796>
    3cc8:	462b      	mov	r3, r5
    3cca:	4645      	mov	r5, r8
    3ccc:	4698      	mov	r8, r3
    3cce:	6067      	str	r7, [r4, #4]
    3cd0:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    3cd4:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    3cd8:	3301      	adds	r3, #1
    3cda:	f8c4 8000 	str.w	r8, [r4]
    3cde:	19d2      	adds	r2, r2, r7
    3ce0:	2b07      	cmp	r3, #7
    3ce2:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    3ce6:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    3cea:	f77f ae8d 	ble.w	3a08 <_vfprintf_r+0xd7c>
    3cee:	e6ad      	b.n	3a4c <_vfprintf_r+0xdc0>
    3cf0:	0000889c 	.word	0x0000889c
    3cf4:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    3cf8:	4648      	mov	r0, r9
    3cfa:	4631      	mov	r1, r6
    3cfc:	320c      	adds	r2, #12
    3cfe:	f7fe ffb7 	bl	2c70 <__sprint_r>
    3d02:	2800      	cmp	r0, #0
    3d04:	f47f a8e2 	bne.w	2ecc <_vfprintf_r+0x240>
    3d08:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    3d0c:	3404      	adds	r4, #4
    3d0e:	e660      	b.n	39d2 <_vfprintf_r+0xd46>
    3d10:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    3d14:	4648      	mov	r0, r9
    3d16:	4631      	mov	r1, r6
    3d18:	320c      	adds	r2, #12
    3d1a:	f7fe ffa9 	bl	2c70 <__sprint_r>
    3d1e:	2800      	cmp	r0, #0
    3d20:	f47f a8d4 	bne.w	2ecc <_vfprintf_r+0x240>
    3d24:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    3d28:	3404      	adds	r4, #4
    3d2a:	e640      	b.n	39ae <_vfprintf_r+0xd22>
    3d2c:	2830      	cmp	r0, #48	; 0x30
    3d2e:	f000 82ec 	beq.w	430a <_vfprintf_r+0x167e>
    3d32:	9813      	ldr	r0, [sp, #76]	; 0x4c
    3d34:	2330      	movs	r3, #48	; 0x30
    3d36:	f800 3d01 	strb.w	r3, [r0, #-1]!
    3d3a:	9918      	ldr	r1, [sp, #96]	; 0x60
    3d3c:	9013      	str	r0, [sp, #76]	; 0x4c
    3d3e:	1a09      	subs	r1, r1, r0
    3d40:	9110      	str	r1, [sp, #64]	; 0x40
    3d42:	f7ff b96a 	b.w	301a <_vfprintf_r+0x38e>
    3d46:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    3d4a:	4648      	mov	r0, r9
    3d4c:	4631      	mov	r1, r6
    3d4e:	320c      	adds	r2, #12
    3d50:	f7fe ff8e 	bl	2c70 <__sprint_r>
    3d54:	2800      	cmp	r0, #0
    3d56:	f47f a8b9 	bne.w	2ecc <_vfprintf_r+0x240>
    3d5a:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    3d5e:	3404      	adds	r4, #4
    3d60:	f7ff b9f8 	b.w	3154 <_vfprintf_r+0x4c8>
    3d64:	f1da 0a00 	rsbs	sl, sl, #0
    3d68:	eb6b 0b4b 	sbc.w	fp, fp, fp, lsl #1
    3d6c:	232d      	movs	r3, #45	; 0x2d
    3d6e:	ea5a 0c0b 	orrs.w	ip, sl, fp
    3d72:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
    3d76:	bf0c      	ite	eq
    3d78:	2200      	moveq	r2, #0
    3d7a:	2201      	movne	r2, #1
    3d7c:	2301      	movs	r3, #1
    3d7e:	f7ff b91b 	b.w	2fb8 <_vfprintf_r+0x32c>
    3d82:	990b      	ldr	r1, [sp, #44]	; 0x2c
    3d84:	462b      	mov	r3, r5
    3d86:	782a      	ldrb	r2, [r5, #0]
    3d88:	910b      	str	r1, [sp, #44]	; 0x2c
    3d8a:	f7ff b82a 	b.w	2de2 <_vfprintf_r+0x156>
    3d8e:	462a      	mov	r2, r5
    3d90:	4645      	mov	r5, r8
    3d92:	4690      	mov	r8, r2
    3d94:	605f      	str	r7, [r3, #4]
    3d96:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    3d9a:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    3d9e:	3201      	adds	r2, #1
    3da0:	f8c3 8000 	str.w	r8, [r3]
    3da4:	19c9      	adds	r1, r1, r7
    3da6:	2a07      	cmp	r2, #7
    3da8:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    3dac:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    3db0:	f73f adce 	bgt.w	3950 <_vfprintf_r+0xcc4>
    3db4:	3308      	adds	r3, #8
    3db6:	f7ff ba30 	b.w	321a <_vfprintf_r+0x58e>
    3dba:	980a      	ldr	r0, [sp, #40]	; 0x28
    3dbc:	f010 0340 	ands.w	r3, r0, #64	; 0x40
    3dc0:	f000 81ed 	beq.w	419e <_vfprintf_r+0x1512>
    3dc4:	990b      	ldr	r1, [sp, #44]	; 0x2c
    3dc6:	4613      	mov	r3, r2
    3dc8:	1d0a      	adds	r2, r1, #4
    3dca:	920b      	str	r2, [sp, #44]	; 0x2c
    3dcc:	f8b1 a000 	ldrh.w	sl, [r1]
    3dd0:	f1ba 0200 	subs.w	r2, sl, #0
    3dd4:	bf18      	it	ne
    3dd6:	2201      	movne	r2, #1
    3dd8:	46d2      	mov	sl, sl
    3dda:	f04f 0b00 	mov.w	fp, #0
    3dde:	f7ff b8e7 	b.w	2fb0 <_vfprintf_r+0x324>
    3de2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    3de4:	f013 0f40 	tst.w	r3, #64	; 0x40
    3de8:	f000 81cc 	beq.w	4184 <_vfprintf_r+0x14f8>
    3dec:	980b      	ldr	r0, [sp, #44]	; 0x2c
    3dee:	2301      	movs	r3, #1
    3df0:	1d01      	adds	r1, r0, #4
    3df2:	910b      	str	r1, [sp, #44]	; 0x2c
    3df4:	f8b0 a000 	ldrh.w	sl, [r0]
    3df8:	f1ba 0200 	subs.w	r2, sl, #0
    3dfc:	bf18      	it	ne
    3dfe:	2201      	movne	r2, #1
    3e00:	46d2      	mov	sl, sl
    3e02:	f04f 0b00 	mov.w	fp, #0
    3e06:	f7ff b8d3 	b.w	2fb0 <_vfprintf_r+0x324>
    3e0a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    3e0c:	f013 0f10 	tst.w	r3, #16
    3e10:	f000 81a4 	beq.w	415c <_vfprintf_r+0x14d0>
    3e14:	980b      	ldr	r0, [sp, #44]	; 0x2c
    3e16:	9911      	ldr	r1, [sp, #68]	; 0x44
    3e18:	f100 0a04 	add.w	sl, r0, #4
    3e1c:	6803      	ldr	r3, [r0, #0]
    3e1e:	6019      	str	r1, [r3, #0]
    3e20:	f7fe bf9c 	b.w	2d5c <_vfprintf_r+0xd0>
    3e24:	980b      	ldr	r0, [sp, #44]	; 0x2c
    3e26:	1dc3      	adds	r3, r0, #7
    3e28:	f023 0307 	bic.w	r3, r3, #7
    3e2c:	f103 0108 	add.w	r1, r3, #8
    3e30:	910b      	str	r1, [sp, #44]	; 0x2c
    3e32:	f8d3 8004 	ldr.w	r8, [r3, #4]
    3e36:	f8d3 a000 	ldr.w	sl, [r3]
    3e3a:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
    3e3e:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
    3e42:	f7ff bb11 	b.w	3468 <_vfprintf_r+0x7dc>
    3e46:	462a      	mov	r2, r5
    3e48:	4645      	mov	r5, r8
    3e4a:	4690      	mov	r8, r2
    3e4c:	605c      	str	r4, [r3, #4]
    3e4e:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    3e52:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    3e56:	3201      	adds	r2, #1
    3e58:	f8c3 8000 	str.w	r8, [r3]
    3e5c:	1909      	adds	r1, r1, r4
    3e5e:	2a07      	cmp	r2, #7
    3e60:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    3e64:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    3e68:	f300 82ea 	bgt.w	4440 <_vfprintf_r+0x17b4>
    3e6c:	3308      	adds	r3, #8
    3e6e:	990a      	ldr	r1, [sp, #40]	; 0x28
    3e70:	f011 0f01 	tst.w	r1, #1
    3e74:	f43f a9d1 	beq.w	321a <_vfprintf_r+0x58e>
    3e78:	2201      	movs	r2, #1
    3e7a:	605a      	str	r2, [r3, #4]
    3e7c:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    3e80:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    3e84:	3201      	adds	r2, #1
    3e86:	981d      	ldr	r0, [sp, #116]	; 0x74
    3e88:	3101      	adds	r1, #1
    3e8a:	2a07      	cmp	r2, #7
    3e8c:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    3e90:	6018      	str	r0, [r3, #0]
    3e92:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    3e96:	f73f ad5b 	bgt.w	3950 <_vfprintf_r+0xcc4>
    3e9a:	3308      	adds	r3, #8
    3e9c:	f7ff b9bd 	b.w	321a <_vfprintf_r+0x58e>
    3ea0:	232d      	movs	r3, #45	; 0x2d
    3ea2:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
    3ea6:	f7ff baf2 	b.w	348e <_vfprintf_r+0x802>
    3eaa:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    3eae:	4648      	mov	r0, r9
    3eb0:	4631      	mov	r1, r6
    3eb2:	320c      	adds	r2, #12
    3eb4:	f7fe fedc 	bl	2c70 <__sprint_r>
    3eb8:	2800      	cmp	r0, #0
    3eba:	f47f a807 	bne.w	2ecc <_vfprintf_r+0x240>
    3ebe:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    3ec2:	3304      	adds	r3, #4
    3ec4:	e456      	b.n	3774 <_vfprintf_r+0xae8>
    3ec6:	2301      	movs	r3, #1
    3ec8:	6063      	str	r3, [r4, #4]
    3eca:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    3ece:	f648 03ec 	movw	r3, #35052	; 0x88ec
    3ed2:	f2c0 0300 	movt	r3, #0
    3ed6:	6023      	str	r3, [r4, #0]
    3ed8:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    3edc:	3201      	adds	r2, #1
    3ede:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    3ee2:	3301      	adds	r3, #1
    3ee4:	2a07      	cmp	r2, #7
    3ee6:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    3eea:	bfd8      	it	le
    3eec:	f104 0308 	addle.w	r3, r4, #8
    3ef0:	f300 8187 	bgt.w	4202 <_vfprintf_r+0x1576>
    3ef4:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
    3ef8:	b93a      	cbnz	r2, 3f0a <_vfprintf_r+0x127e>
    3efa:	9a1a      	ldr	r2, [sp, #104]	; 0x68
    3efc:	b92a      	cbnz	r2, 3f0a <_vfprintf_r+0x127e>
    3efe:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    3f02:	f01c 0f01 	tst.w	ip, #1
    3f06:	f43f a988 	beq.w	321a <_vfprintf_r+0x58e>
    3f0a:	2201      	movs	r2, #1
    3f0c:	605a      	str	r2, [r3, #4]
    3f0e:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    3f12:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    3f16:	3201      	adds	r2, #1
    3f18:	981d      	ldr	r0, [sp, #116]	; 0x74
    3f1a:	3101      	adds	r1, #1
    3f1c:	2a07      	cmp	r2, #7
    3f1e:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    3f22:	6018      	str	r0, [r3, #0]
    3f24:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    3f28:	f300 8179 	bgt.w	421e <_vfprintf_r+0x1592>
    3f2c:	3308      	adds	r3, #8
    3f2e:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
    3f32:	427f      	negs	r7, r7
    3f34:	2f00      	cmp	r7, #0
    3f36:	f340 81b3 	ble.w	42a0 <_vfprintf_r+0x1614>
    3f3a:	2f10      	cmp	r7, #16
    3f3c:	f8df 8650 	ldr.w	r8, [pc, #1616]	; 4590 <_vfprintf_r+0x1904>
    3f40:	f340 81d2 	ble.w	42e8 <_vfprintf_r+0x165c>
    3f44:	4642      	mov	r2, r8
    3f46:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
    3f4a:	46a8      	mov	r8, r5
    3f4c:	2410      	movs	r4, #16
    3f4e:	f10a 0a0c 	add.w	sl, sl, #12
    3f52:	4615      	mov	r5, r2
    3f54:	e003      	b.n	3f5e <_vfprintf_r+0x12d2>
    3f56:	3f10      	subs	r7, #16
    3f58:	2f10      	cmp	r7, #16
    3f5a:	f340 81c2 	ble.w	42e2 <_vfprintf_r+0x1656>
    3f5e:	605c      	str	r4, [r3, #4]
    3f60:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    3f64:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    3f68:	3201      	adds	r2, #1
    3f6a:	601d      	str	r5, [r3, #0]
    3f6c:	3110      	adds	r1, #16
    3f6e:	2a07      	cmp	r2, #7
    3f70:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    3f74:	f103 0308 	add.w	r3, r3, #8
    3f78:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    3f7c:	ddeb      	ble.n	3f56 <_vfprintf_r+0x12ca>
    3f7e:	4648      	mov	r0, r9
    3f80:	4631      	mov	r1, r6
    3f82:	4652      	mov	r2, sl
    3f84:	f7fe fe74 	bl	2c70 <__sprint_r>
    3f88:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    3f8c:	3304      	adds	r3, #4
    3f8e:	2800      	cmp	r0, #0
    3f90:	d0e1      	beq.n	3f56 <_vfprintf_r+0x12ca>
    3f92:	f7fe bf9b 	b.w	2ecc <_vfprintf_r+0x240>
    3f96:	990b      	ldr	r1, [sp, #44]	; 0x2c
    3f98:	1c6b      	adds	r3, r5, #1
    3f9a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    3f9c:	f042 0220 	orr.w	r2, r2, #32
    3fa0:	920a      	str	r2, [sp, #40]	; 0x28
    3fa2:	786a      	ldrb	r2, [r5, #1]
    3fa4:	910b      	str	r1, [sp, #44]	; 0x2c
    3fa6:	f7fe bf1c 	b.w	2de2 <_vfprintf_r+0x156>
    3faa:	4650      	mov	r0, sl
    3fac:	4641      	mov	r1, r8
    3fae:	f003 fc0b 	bl	77c8 <__isnand>
    3fb2:	2800      	cmp	r0, #0
    3fb4:	f040 80ff 	bne.w	41b6 <_vfprintf_r+0x152a>
    3fb8:	f1b7 3fff 	cmp.w	r7, #4294967295
    3fbc:	f000 8251 	beq.w	4462 <_vfprintf_r+0x17d6>
    3fc0:	9816      	ldr	r0, [sp, #88]	; 0x58
    3fc2:	2867      	cmp	r0, #103	; 0x67
    3fc4:	bf14      	ite	ne
    3fc6:	2300      	movne	r3, #0
    3fc8:	2301      	moveq	r3, #1
    3fca:	2847      	cmp	r0, #71	; 0x47
    3fcc:	bf08      	it	eq
    3fce:	f043 0301 	orreq.w	r3, r3, #1
    3fd2:	b113      	cbz	r3, 3fda <_vfprintf_r+0x134e>
    3fd4:	2f00      	cmp	r7, #0
    3fd6:	bf08      	it	eq
    3fd8:	2701      	moveq	r7, #1
    3fda:	f50d 60ab 	add.w	r0, sp, #1368	; 0x558
    3fde:	4643      	mov	r3, r8
    3fe0:	4652      	mov	r2, sl
    3fe2:	990a      	ldr	r1, [sp, #40]	; 0x28
    3fe4:	e9c0 2300 	strd	r2, r3, [r0]
    3fe8:	f8dd 355c 	ldr.w	r3, [sp, #1372]	; 0x55c
    3fec:	f441 7180 	orr.w	r1, r1, #256	; 0x100
    3ff0:	910a      	str	r1, [sp, #40]	; 0x28
    3ff2:	2b00      	cmp	r3, #0
    3ff4:	f2c0 8264 	blt.w	44c0 <_vfprintf_r+0x1834>
    3ff8:	2100      	movs	r1, #0
    3ffa:	9117      	str	r1, [sp, #92]	; 0x5c
    3ffc:	9816      	ldr	r0, [sp, #88]	; 0x58
    3ffe:	2866      	cmp	r0, #102	; 0x66
    4000:	bf14      	ite	ne
    4002:	2300      	movne	r3, #0
    4004:	2301      	moveq	r3, #1
    4006:	2846      	cmp	r0, #70	; 0x46
    4008:	bf08      	it	eq
    400a:	f043 0301 	orreq.w	r3, r3, #1
    400e:	9310      	str	r3, [sp, #64]	; 0x40
    4010:	2b00      	cmp	r3, #0
    4012:	f000 81d1 	beq.w	43b8 <_vfprintf_r+0x172c>
    4016:	46bc      	mov	ip, r7
    4018:	2303      	movs	r3, #3
    401a:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
    401e:	f50d 61ae 	add.w	r1, sp, #1392	; 0x570
    4022:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
    4026:	4648      	mov	r0, r9
    4028:	9300      	str	r3, [sp, #0]
    402a:	9102      	str	r1, [sp, #8]
    402c:	f50d 61ac 	add.w	r1, sp, #1376	; 0x560
    4030:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    4034:	310c      	adds	r1, #12
    4036:	f8cd c004 	str.w	ip, [sp, #4]
    403a:	9103      	str	r1, [sp, #12]
    403c:	f50d 61ad 	add.w	r1, sp, #1384	; 0x568
    4040:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
    4044:	9104      	str	r1, [sp, #16]
    4046:	f000 fbc7 	bl	47d8 <_dtoa_r>
    404a:	9a16      	ldr	r2, [sp, #88]	; 0x58
    404c:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
    4050:	f1b2 0367 	subs.w	r3, r2, #103	; 0x67
    4054:	bf18      	it	ne
    4056:	2301      	movne	r3, #1
    4058:	2a47      	cmp	r2, #71	; 0x47
    405a:	bf0c      	ite	eq
    405c:	2300      	moveq	r3, #0
    405e:	f003 0301 	andne.w	r3, r3, #1
    4062:	9013      	str	r0, [sp, #76]	; 0x4c
    4064:	b933      	cbnz	r3, 4074 <_vfprintf_r+0x13e8>
    4066:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    4068:	f013 0f01 	tst.w	r3, #1
    406c:	bf08      	it	eq
    406e:	f8dd b568 	ldreq.w	fp, [sp, #1384]	; 0x568
    4072:	d016      	beq.n	40a2 <_vfprintf_r+0x1416>
    4074:	9813      	ldr	r0, [sp, #76]	; 0x4c
    4076:	9910      	ldr	r1, [sp, #64]	; 0x40
    4078:	eb00 0b0c 	add.w	fp, r0, ip
    407c:	b131      	cbz	r1, 408c <_vfprintf_r+0x1400>
    407e:	7803      	ldrb	r3, [r0, #0]
    4080:	2b30      	cmp	r3, #48	; 0x30
    4082:	f000 80da 	beq.w	423a <_vfprintf_r+0x15ae>
    4086:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
    408a:	449b      	add	fp, r3
    408c:	4650      	mov	r0, sl
    408e:	2200      	movs	r2, #0
    4090:	2300      	movs	r3, #0
    4092:	4641      	mov	r1, r8
    4094:	f7fe fa16 	bl	24c4 <__aeabi_dcmpeq>
    4098:	2800      	cmp	r0, #0
    409a:	f000 81c2 	beq.w	4422 <_vfprintf_r+0x1796>
    409e:	f8cd b568 	str.w	fp, [sp, #1384]	; 0x568
    40a2:	9a16      	ldr	r2, [sp, #88]	; 0x58
    40a4:	9813      	ldr	r0, [sp, #76]	; 0x4c
    40a6:	2a67      	cmp	r2, #103	; 0x67
    40a8:	bf14      	ite	ne
    40aa:	2300      	movne	r3, #0
    40ac:	2301      	moveq	r3, #1
    40ae:	2a47      	cmp	r2, #71	; 0x47
    40b0:	bf08      	it	eq
    40b2:	f043 0301 	orreq.w	r3, r3, #1
    40b6:	ebc0 000b 	rsb	r0, r0, fp
    40ba:	901a      	str	r0, [sp, #104]	; 0x68
    40bc:	2b00      	cmp	r3, #0
    40be:	f000 818a 	beq.w	43d6 <_vfprintf_r+0x174a>
    40c2:	f8dd 1570 	ldr.w	r1, [sp, #1392]	; 0x570
    40c6:	f111 0f03 	cmn.w	r1, #3
    40ca:	9110      	str	r1, [sp, #64]	; 0x40
    40cc:	db02      	blt.n	40d4 <_vfprintf_r+0x1448>
    40ce:	428f      	cmp	r7, r1
    40d0:	f280 818c 	bge.w	43ec <_vfprintf_r+0x1760>
    40d4:	9a16      	ldr	r2, [sp, #88]	; 0x58
    40d6:	3a02      	subs	r2, #2
    40d8:	9216      	str	r2, [sp, #88]	; 0x58
    40da:	9910      	ldr	r1, [sp, #64]	; 0x40
    40dc:	9a16      	ldr	r2, [sp, #88]	; 0x58
    40de:	1e4b      	subs	r3, r1, #1
    40e0:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
    40e4:	2b00      	cmp	r3, #0
    40e6:	f88d 2560 	strb.w	r2, [sp, #1376]	; 0x560
    40ea:	f2c0 8234 	blt.w	4556 <_vfprintf_r+0x18ca>
    40ee:	222b      	movs	r2, #43	; 0x2b
    40f0:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
    40f4:	2b09      	cmp	r3, #9
    40f6:	f300 81b6 	bgt.w	4466 <_vfprintf_r+0x17da>
    40fa:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
    40fe:	3330      	adds	r3, #48	; 0x30
    4100:	3204      	adds	r2, #4
    4102:	f88d 3563 	strb.w	r3, [sp, #1379]	; 0x563
    4106:	2330      	movs	r3, #48	; 0x30
    4108:	f88d 3562 	strb.w	r3, [sp, #1378]	; 0x562
    410c:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
    4110:	981a      	ldr	r0, [sp, #104]	; 0x68
    4112:	991a      	ldr	r1, [sp, #104]	; 0x68
    4114:	1ad3      	subs	r3, r2, r3
    4116:	1818      	adds	r0, r3, r0
    4118:	931c      	str	r3, [sp, #112]	; 0x70
    411a:	2901      	cmp	r1, #1
    411c:	9010      	str	r0, [sp, #64]	; 0x40
    411e:	f340 8210 	ble.w	4542 <_vfprintf_r+0x18b6>
    4122:	9810      	ldr	r0, [sp, #64]	; 0x40
    4124:	3001      	adds	r0, #1
    4126:	9010      	str	r0, [sp, #64]	; 0x40
    4128:	ea20 71e0 	bic.w	r1, r0, r0, asr #31
    412c:	910c      	str	r1, [sp, #48]	; 0x30
    412e:	9817      	ldr	r0, [sp, #92]	; 0x5c
    4130:	2800      	cmp	r0, #0
    4132:	f000 816e 	beq.w	4412 <_vfprintf_r+0x1786>
    4136:	232d      	movs	r3, #45	; 0x2d
    4138:	2100      	movs	r1, #0
    413a:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
    413e:	9117      	str	r1, [sp, #92]	; 0x5c
    4140:	f7fe bf74 	b.w	302c <_vfprintf_r+0x3a0>
    4144:	9a10      	ldr	r2, [sp, #64]	; 0x40
    4146:	f04f 0c00 	mov.w	ip, #0
    414a:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    414e:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
    4152:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
    4156:	920c      	str	r2, [sp, #48]	; 0x30
    4158:	f7fe bf67 	b.w	302a <_vfprintf_r+0x39e>
    415c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    415e:	f012 0f40 	tst.w	r2, #64	; 0x40
    4162:	bf17      	itett	ne
    4164:	980b      	ldrne	r0, [sp, #44]	; 0x2c
    4166:	9a0b      	ldreq	r2, [sp, #44]	; 0x2c
    4168:	9911      	ldrne	r1, [sp, #68]	; 0x44
    416a:	f100 0a04 	addne.w	sl, r0, #4
    416e:	bf11      	iteee	ne
    4170:	6803      	ldrne	r3, [r0, #0]
    4172:	f102 0a04 	addeq.w	sl, r2, #4
    4176:	6813      	ldreq	r3, [r2, #0]
    4178:	9811      	ldreq	r0, [sp, #68]	; 0x44
    417a:	bf14      	ite	ne
    417c:	8019      	strhne	r1, [r3, #0]
    417e:	6018      	streq	r0, [r3, #0]
    4180:	f7fe bdec 	b.w	2d5c <_vfprintf_r+0xd0>
    4184:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    4186:	1d13      	adds	r3, r2, #4
    4188:	930b      	str	r3, [sp, #44]	; 0x2c
    418a:	6811      	ldr	r1, [r2, #0]
    418c:	2301      	movs	r3, #1
    418e:	1e0a      	subs	r2, r1, #0
    4190:	bf18      	it	ne
    4192:	2201      	movne	r2, #1
    4194:	468a      	mov	sl, r1
    4196:	f04f 0b00 	mov.w	fp, #0
    419a:	f7fe bf09 	b.w	2fb0 <_vfprintf_r+0x324>
    419e:	980b      	ldr	r0, [sp, #44]	; 0x2c
    41a0:	1d02      	adds	r2, r0, #4
    41a2:	920b      	str	r2, [sp, #44]	; 0x2c
    41a4:	6801      	ldr	r1, [r0, #0]
    41a6:	1e0a      	subs	r2, r1, #0
    41a8:	bf18      	it	ne
    41aa:	2201      	movne	r2, #1
    41ac:	468a      	mov	sl, r1
    41ae:	f04f 0b00 	mov.w	fp, #0
    41b2:	f7fe befd 	b.w	2fb0 <_vfprintf_r+0x324>
    41b6:	f648 02cc 	movw	r2, #35020	; 0x88cc
    41ba:	f648 03c8 	movw	r3, #35016	; 0x88c8
    41be:	9916      	ldr	r1, [sp, #88]	; 0x58
    41c0:	f2c0 0300 	movt	r3, #0
    41c4:	f2c0 0200 	movt	r2, #0
    41c8:	2003      	movs	r0, #3
    41ca:	2947      	cmp	r1, #71	; 0x47
    41cc:	bfd8      	it	le
    41ce:	461a      	movle	r2, r3
    41d0:	9213      	str	r2, [sp, #76]	; 0x4c
    41d2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    41d4:	900c      	str	r0, [sp, #48]	; 0x30
    41d6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    41da:	f8cd b05c 	str.w	fp, [sp, #92]	; 0x5c
    41de:	920a      	str	r2, [sp, #40]	; 0x28
    41e0:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    41e4:	9010      	str	r0, [sp, #64]	; 0x40
    41e6:	f7fe bf20 	b.w	302a <_vfprintf_r+0x39e>
    41ea:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    41ee:	4648      	mov	r0, r9
    41f0:	4631      	mov	r1, r6
    41f2:	320c      	adds	r2, #12
    41f4:	f7fe fd3c 	bl	2c70 <__sprint_r>
    41f8:	2800      	cmp	r0, #0
    41fa:	f47e ae67 	bne.w	2ecc <_vfprintf_r+0x240>
    41fe:	f7fe be62 	b.w	2ec6 <_vfprintf_r+0x23a>
    4202:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    4206:	4648      	mov	r0, r9
    4208:	4631      	mov	r1, r6
    420a:	320c      	adds	r2, #12
    420c:	f7fe fd30 	bl	2c70 <__sprint_r>
    4210:	2800      	cmp	r0, #0
    4212:	f47e ae5b 	bne.w	2ecc <_vfprintf_r+0x240>
    4216:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    421a:	3304      	adds	r3, #4
    421c:	e66a      	b.n	3ef4 <_vfprintf_r+0x1268>
    421e:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    4222:	4648      	mov	r0, r9
    4224:	4631      	mov	r1, r6
    4226:	320c      	adds	r2, #12
    4228:	f7fe fd22 	bl	2c70 <__sprint_r>
    422c:	2800      	cmp	r0, #0
    422e:	f47e ae4d 	bne.w	2ecc <_vfprintf_r+0x240>
    4232:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    4236:	3304      	adds	r3, #4
    4238:	e679      	b.n	3f2e <_vfprintf_r+0x12a2>
    423a:	4650      	mov	r0, sl
    423c:	2200      	movs	r2, #0
    423e:	2300      	movs	r3, #0
    4240:	4641      	mov	r1, r8
    4242:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
    4246:	f7fe f93d 	bl	24c4 <__aeabi_dcmpeq>
    424a:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
    424e:	2800      	cmp	r0, #0
    4250:	f47f af19 	bne.w	4086 <_vfprintf_r+0x13fa>
    4254:	f1cc 0301 	rsb	r3, ip, #1
    4258:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
    425c:	e715      	b.n	408a <_vfprintf_r+0x13fe>
    425e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    4260:	4252      	negs	r2, r2
    4262:	920f      	str	r2, [sp, #60]	; 0x3c
    4264:	f7ff b887 	b.w	3376 <_vfprintf_r+0x6ea>
    4268:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    426c:	4648      	mov	r0, r9
    426e:	4631      	mov	r1, r6
    4270:	320c      	adds	r2, #12
    4272:	f7fe fcfd 	bl	2c70 <__sprint_r>
    4276:	2800      	cmp	r0, #0
    4278:	f47e ae28 	bne.w	2ecc <_vfprintf_r+0x240>
    427c:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    4280:	3304      	adds	r3, #4
    4282:	f7ff ba93 	b.w	37ac <_vfprintf_r+0xb20>
    4286:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    428a:	4648      	mov	r0, r9
    428c:	4631      	mov	r1, r6
    428e:	320c      	adds	r2, #12
    4290:	f7fe fcee 	bl	2c70 <__sprint_r>
    4294:	2800      	cmp	r0, #0
    4296:	f47e ae19 	bne.w	2ecc <_vfprintf_r+0x240>
    429a:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    429e:	3304      	adds	r3, #4
    42a0:	991a      	ldr	r1, [sp, #104]	; 0x68
    42a2:	9813      	ldr	r0, [sp, #76]	; 0x4c
    42a4:	6059      	str	r1, [r3, #4]
    42a6:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    42aa:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    42ae:	6018      	str	r0, [r3, #0]
    42b0:	3201      	adds	r2, #1
    42b2:	981a      	ldr	r0, [sp, #104]	; 0x68
    42b4:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    42b8:	1809      	adds	r1, r1, r0
    42ba:	2a07      	cmp	r2, #7
    42bc:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    42c0:	f73f ab46 	bgt.w	3950 <_vfprintf_r+0xcc4>
    42c4:	3308      	adds	r3, #8
    42c6:	f7fe bfa8 	b.w	321a <_vfprintf_r+0x58e>
    42ca:	2100      	movs	r1, #0
    42cc:	9117      	str	r1, [sp, #92]	; 0x5c
    42ce:	f003 fbd3 	bl	7a78 <strlen>
    42d2:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    42d6:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
    42da:	9010      	str	r0, [sp, #64]	; 0x40
    42dc:	920c      	str	r2, [sp, #48]	; 0x30
    42de:	f7fe bea4 	b.w	302a <_vfprintf_r+0x39e>
    42e2:	462a      	mov	r2, r5
    42e4:	4645      	mov	r5, r8
    42e6:	4690      	mov	r8, r2
    42e8:	605f      	str	r7, [r3, #4]
    42ea:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    42ee:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    42f2:	3201      	adds	r2, #1
    42f4:	f8c3 8000 	str.w	r8, [r3]
    42f8:	19c9      	adds	r1, r1, r7
    42fa:	2a07      	cmp	r2, #7
    42fc:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    4300:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    4304:	dcbf      	bgt.n	4286 <_vfprintf_r+0x15fa>
    4306:	3308      	adds	r3, #8
    4308:	e7ca      	b.n	42a0 <_vfprintf_r+0x1614>
    430a:	9a18      	ldr	r2, [sp, #96]	; 0x60
    430c:	9913      	ldr	r1, [sp, #76]	; 0x4c
    430e:	1a51      	subs	r1, r2, r1
    4310:	9110      	str	r1, [sp, #64]	; 0x40
    4312:	f7fe be82 	b.w	301a <_vfprintf_r+0x38e>
    4316:	4648      	mov	r0, r9
    4318:	4631      	mov	r1, r6
    431a:	f000 f949 	bl	45b0 <__swsetup_r>
    431e:	2800      	cmp	r0, #0
    4320:	f47e add8 	bne.w	2ed4 <_vfprintf_r+0x248>
    4324:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
    4328:	fa1f f38c 	uxth.w	r3, ip
    432c:	f7fe bcf6 	b.w	2d1c <_vfprintf_r+0x90>
    4330:	2f06      	cmp	r7, #6
    4332:	bf28      	it	cs
    4334:	2706      	movcs	r7, #6
    4336:	f648 01e4 	movw	r1, #35044	; 0x88e4
    433a:	f2c0 0100 	movt	r1, #0
    433e:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
    4342:	9710      	str	r7, [sp, #64]	; 0x40
    4344:	9113      	str	r1, [sp, #76]	; 0x4c
    4346:	920c      	str	r2, [sp, #48]	; 0x30
    4348:	f7fe bfe8 	b.w	331c <_vfprintf_r+0x690>
    434c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    4350:	4648      	mov	r0, r9
    4352:	4631      	mov	r1, r6
    4354:	320c      	adds	r2, #12
    4356:	f7fe fc8b 	bl	2c70 <__sprint_r>
    435a:	2800      	cmp	r0, #0
    435c:	f47e adb6 	bne.w	2ecc <_vfprintf_r+0x240>
    4360:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    4364:	3304      	adds	r3, #4
    4366:	f7ff bbc8 	b.w	3afa <_vfprintf_r+0xe6e>
    436a:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    436e:	4648      	mov	r0, r9
    4370:	4631      	mov	r1, r6
    4372:	320c      	adds	r2, #12
    4374:	f7fe fc7c 	bl	2c70 <__sprint_r>
    4378:	2800      	cmp	r0, #0
    437a:	f47e ada7 	bne.w	2ecc <_vfprintf_r+0x240>
    437e:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    4382:	3304      	adds	r3, #4
    4384:	f7ff bace 	b.w	3924 <_vfprintf_r+0xc98>
    4388:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    438c:	4648      	mov	r0, r9
    438e:	4631      	mov	r1, r6
    4390:	320c      	adds	r2, #12
    4392:	f7fe fc6d 	bl	2c70 <__sprint_r>
    4396:	2800      	cmp	r0, #0
    4398:	f47e ad98 	bne.w	2ecc <_vfprintf_r+0x240>
    439c:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    43a0:	3404      	adds	r4, #4
    43a2:	f7ff baa9 	b.w	38f8 <_vfprintf_r+0xc6c>
    43a6:	9710      	str	r7, [sp, #64]	; 0x40
    43a8:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
    43ac:	9017      	str	r0, [sp, #92]	; 0x5c
    43ae:	970c      	str	r7, [sp, #48]	; 0x30
    43b0:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    43b4:	f7fe be39 	b.w	302a <_vfprintf_r+0x39e>
    43b8:	9916      	ldr	r1, [sp, #88]	; 0x58
    43ba:	2965      	cmp	r1, #101	; 0x65
    43bc:	bf14      	ite	ne
    43be:	2300      	movne	r3, #0
    43c0:	2301      	moveq	r3, #1
    43c2:	2945      	cmp	r1, #69	; 0x45
    43c4:	bf08      	it	eq
    43c6:	f043 0301 	orreq.w	r3, r3, #1
    43ca:	2b00      	cmp	r3, #0
    43cc:	d046      	beq.n	445c <_vfprintf_r+0x17d0>
    43ce:	f107 0c01 	add.w	ip, r7, #1
    43d2:	2302      	movs	r3, #2
    43d4:	e621      	b.n	401a <_vfprintf_r+0x138e>
    43d6:	9b16      	ldr	r3, [sp, #88]	; 0x58
    43d8:	2b65      	cmp	r3, #101	; 0x65
    43da:	dd76      	ble.n	44ca <_vfprintf_r+0x183e>
    43dc:	9a16      	ldr	r2, [sp, #88]	; 0x58
    43de:	2a66      	cmp	r2, #102	; 0x66
    43e0:	bf1c      	itt	ne
    43e2:	f8dd 3570 	ldrne.w	r3, [sp, #1392]	; 0x570
    43e6:	9310      	strne	r3, [sp, #64]	; 0x40
    43e8:	f000 8083 	beq.w	44f2 <_vfprintf_r+0x1866>
    43ec:	9b1a      	ldr	r3, [sp, #104]	; 0x68
    43ee:	9810      	ldr	r0, [sp, #64]	; 0x40
    43f0:	4283      	cmp	r3, r0
    43f2:	dc6e      	bgt.n	44d2 <_vfprintf_r+0x1846>
    43f4:	990a      	ldr	r1, [sp, #40]	; 0x28
    43f6:	f011 0f01 	tst.w	r1, #1
    43fa:	f040 808e 	bne.w	451a <_vfprintf_r+0x188e>
    43fe:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
    4402:	2367      	movs	r3, #103	; 0x67
    4404:	920c      	str	r2, [sp, #48]	; 0x30
    4406:	9316      	str	r3, [sp, #88]	; 0x58
    4408:	e691      	b.n	412e <_vfprintf_r+0x14a2>
    440a:	2700      	movs	r7, #0
    440c:	461d      	mov	r5, r3
    440e:	f7fe bce9 	b.w	2de4 <_vfprintf_r+0x158>
    4412:	9910      	ldr	r1, [sp, #64]	; 0x40
    4414:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    4418:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
    441c:	910c      	str	r1, [sp, #48]	; 0x30
    441e:	f7fe be04 	b.w	302a <_vfprintf_r+0x39e>
    4422:	f8dd 3568 	ldr.w	r3, [sp, #1384]	; 0x568
    4426:	459b      	cmp	fp, r3
    4428:	bf98      	it	ls
    442a:	469b      	movls	fp, r3
    442c:	f67f ae39 	bls.w	40a2 <_vfprintf_r+0x1416>
    4430:	2230      	movs	r2, #48	; 0x30
    4432:	f803 2b01 	strb.w	r2, [r3], #1
    4436:	459b      	cmp	fp, r3
    4438:	f8cd 3568 	str.w	r3, [sp, #1384]	; 0x568
    443c:	d8f9      	bhi.n	4432 <_vfprintf_r+0x17a6>
    443e:	e630      	b.n	40a2 <_vfprintf_r+0x1416>
    4440:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    4444:	4648      	mov	r0, r9
    4446:	4631      	mov	r1, r6
    4448:	320c      	adds	r2, #12
    444a:	f7fe fc11 	bl	2c70 <__sprint_r>
    444e:	2800      	cmp	r0, #0
    4450:	f47e ad3c 	bne.w	2ecc <_vfprintf_r+0x240>
    4454:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    4458:	3304      	adds	r3, #4
    445a:	e508      	b.n	3e6e <_vfprintf_r+0x11e2>
    445c:	46bc      	mov	ip, r7
    445e:	3302      	adds	r3, #2
    4460:	e5db      	b.n	401a <_vfprintf_r+0x138e>
    4462:	3707      	adds	r7, #7
    4464:	e5b9      	b.n	3fda <_vfprintf_r+0x134e>
    4466:	f246 6c67 	movw	ip, #26215	; 0x6667
    446a:	f50d 6190 	add.w	r1, sp, #1152	; 0x480
    446e:	3103      	adds	r1, #3
    4470:	f2c6 6c66 	movt	ip, #26214	; 0x6666
    4474:	fb8c 2003 	smull	r2, r0, ip, r3
    4478:	17da      	asrs	r2, r3, #31
    447a:	ebc2 02a0 	rsb	r2, r2, r0, asr #2
    447e:	eb02 0082 	add.w	r0, r2, r2, lsl #2
    4482:	eba3 0040 	sub.w	r0, r3, r0, lsl #1
    4486:	4613      	mov	r3, r2
    4488:	3030      	adds	r0, #48	; 0x30
    448a:	2a09      	cmp	r2, #9
    448c:	f801 0d01 	strb.w	r0, [r1, #-1]!
    4490:	dcf0      	bgt.n	4474 <_vfprintf_r+0x17e8>
    4492:	3330      	adds	r3, #48	; 0x30
    4494:	1e48      	subs	r0, r1, #1
    4496:	b2da      	uxtb	r2, r3
    4498:	f801 2c01 	strb.w	r2, [r1, #-1]
    449c:	9b07      	ldr	r3, [sp, #28]
    449e:	4283      	cmp	r3, r0
    44a0:	d96a      	bls.n	4578 <_vfprintf_r+0x18ec>
    44a2:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
    44a6:	3303      	adds	r3, #3
    44a8:	e001      	b.n	44ae <_vfprintf_r+0x1822>
    44aa:	f811 2b01 	ldrb.w	r2, [r1], #1
    44ae:	f803 2c01 	strb.w	r2, [r3, #-1]
    44b2:	461a      	mov	r2, r3
    44b4:	f8dd c01c 	ldr.w	ip, [sp, #28]
    44b8:	3301      	adds	r3, #1
    44ba:	458c      	cmp	ip, r1
    44bc:	d8f5      	bhi.n	44aa <_vfprintf_r+0x181e>
    44be:	e625      	b.n	410c <_vfprintf_r+0x1480>
    44c0:	222d      	movs	r2, #45	; 0x2d
    44c2:	f108 4800 	add.w	r8, r8, #2147483648	; 0x80000000
    44c6:	9217      	str	r2, [sp, #92]	; 0x5c
    44c8:	e598      	b.n	3ffc <_vfprintf_r+0x1370>
    44ca:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
    44ce:	9010      	str	r0, [sp, #64]	; 0x40
    44d0:	e603      	b.n	40da <_vfprintf_r+0x144e>
    44d2:	9b10      	ldr	r3, [sp, #64]	; 0x40
    44d4:	991a      	ldr	r1, [sp, #104]	; 0x68
    44d6:	2b00      	cmp	r3, #0
    44d8:	bfda      	itte	le
    44da:	9810      	ldrle	r0, [sp, #64]	; 0x40
    44dc:	f1c0 0302 	rsble	r3, r0, #2
    44e0:	2301      	movgt	r3, #1
    44e2:	185b      	adds	r3, r3, r1
    44e4:	2267      	movs	r2, #103	; 0x67
    44e6:	9310      	str	r3, [sp, #64]	; 0x40
    44e8:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
    44ec:	9216      	str	r2, [sp, #88]	; 0x58
    44ee:	930c      	str	r3, [sp, #48]	; 0x30
    44f0:	e61d      	b.n	412e <_vfprintf_r+0x14a2>
    44f2:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
    44f6:	2800      	cmp	r0, #0
    44f8:	9010      	str	r0, [sp, #64]	; 0x40
    44fa:	dd31      	ble.n	4560 <_vfprintf_r+0x18d4>
    44fc:	b91f      	cbnz	r7, 4506 <_vfprintf_r+0x187a>
    44fe:	990a      	ldr	r1, [sp, #40]	; 0x28
    4500:	f011 0f01 	tst.w	r1, #1
    4504:	d00e      	beq.n	4524 <_vfprintf_r+0x1898>
    4506:	9810      	ldr	r0, [sp, #64]	; 0x40
    4508:	2166      	movs	r1, #102	; 0x66
    450a:	9116      	str	r1, [sp, #88]	; 0x58
    450c:	1c43      	adds	r3, r0, #1
    450e:	19db      	adds	r3, r3, r7
    4510:	9310      	str	r3, [sp, #64]	; 0x40
    4512:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
    4516:	920c      	str	r2, [sp, #48]	; 0x30
    4518:	e609      	b.n	412e <_vfprintf_r+0x14a2>
    451a:	9810      	ldr	r0, [sp, #64]	; 0x40
    451c:	2167      	movs	r1, #103	; 0x67
    451e:	9116      	str	r1, [sp, #88]	; 0x58
    4520:	3001      	adds	r0, #1
    4522:	9010      	str	r0, [sp, #64]	; 0x40
    4524:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
    4528:	920c      	str	r2, [sp, #48]	; 0x30
    452a:	e600      	b.n	412e <_vfprintf_r+0x14a2>
    452c:	990b      	ldr	r1, [sp, #44]	; 0x2c
    452e:	781a      	ldrb	r2, [r3, #0]
    4530:	680f      	ldr	r7, [r1, #0]
    4532:	3104      	adds	r1, #4
    4534:	910b      	str	r1, [sp, #44]	; 0x2c
    4536:	2f00      	cmp	r7, #0
    4538:	bfb8      	it	lt
    453a:	f04f 37ff 	movlt.w	r7, #4294967295
    453e:	f7fe bc50 	b.w	2de2 <_vfprintf_r+0x156>
    4542:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    4544:	f012 0f01 	tst.w	r2, #1
    4548:	bf04      	itt	eq
    454a:	ea20 73e0 	biceq.w	r3, r0, r0, asr #31
    454e:	930c      	streq	r3, [sp, #48]	; 0x30
    4550:	f43f aded 	beq.w	412e <_vfprintf_r+0x14a2>
    4554:	e5e5      	b.n	4122 <_vfprintf_r+0x1496>
    4556:	222d      	movs	r2, #45	; 0x2d
    4558:	425b      	negs	r3, r3
    455a:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
    455e:	e5c9      	b.n	40f4 <_vfprintf_r+0x1468>
    4560:	b977      	cbnz	r7, 4580 <_vfprintf_r+0x18f4>
    4562:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    4564:	f013 0f01 	tst.w	r3, #1
    4568:	d10a      	bne.n	4580 <_vfprintf_r+0x18f4>
    456a:	f04f 0c01 	mov.w	ip, #1
    456e:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
    4572:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
    4576:	e5da      	b.n	412e <_vfprintf_r+0x14a2>
    4578:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
    457c:	3202      	adds	r2, #2
    457e:	e5c5      	b.n	410c <_vfprintf_r+0x1480>
    4580:	3702      	adds	r7, #2
    4582:	2166      	movs	r1, #102	; 0x66
    4584:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
    4588:	9710      	str	r7, [sp, #64]	; 0x40
    458a:	9116      	str	r1, [sp, #88]	; 0x58
    458c:	920c      	str	r2, [sp, #48]	; 0x30
    458e:	e5ce      	b.n	412e <_vfprintf_r+0x14a2>
    4590:	0000889c 	.word	0x0000889c

00004594 <vfprintf>:
    4594:	b410      	push	{r4}
    4596:	f240 0424 	movw	r4, #36	; 0x24
    459a:	f2c2 0400 	movt	r4, #8192	; 0x2000
    459e:	468c      	mov	ip, r1
    45a0:	4613      	mov	r3, r2
    45a2:	4601      	mov	r1, r0
    45a4:	4662      	mov	r2, ip
    45a6:	6820      	ldr	r0, [r4, #0]
    45a8:	bc10      	pop	{r4}
    45aa:	f7fe bb6f 	b.w	2c8c <_vfprintf_r>
    45ae:	bf00      	nop

000045b0 <__swsetup_r>:
    45b0:	b570      	push	{r4, r5, r6, lr}
    45b2:	f240 0524 	movw	r5, #36	; 0x24
    45b6:	f2c2 0500 	movt	r5, #8192	; 0x2000
    45ba:	4606      	mov	r6, r0
    45bc:	460c      	mov	r4, r1
    45be:	6828      	ldr	r0, [r5, #0]
    45c0:	b110      	cbz	r0, 45c8 <__swsetup_r+0x18>
    45c2:	6983      	ldr	r3, [r0, #24]
    45c4:	2b00      	cmp	r3, #0
    45c6:	d036      	beq.n	4636 <__swsetup_r+0x86>
    45c8:	f648 1300 	movw	r3, #35072	; 0x8900
    45cc:	f2c0 0300 	movt	r3, #0
    45d0:	429c      	cmp	r4, r3
    45d2:	d038      	beq.n	4646 <__swsetup_r+0x96>
    45d4:	f648 1320 	movw	r3, #35104	; 0x8920
    45d8:	f2c0 0300 	movt	r3, #0
    45dc:	429c      	cmp	r4, r3
    45de:	d041      	beq.n	4664 <__swsetup_r+0xb4>
    45e0:	f648 1340 	movw	r3, #35136	; 0x8940
    45e4:	f2c0 0300 	movt	r3, #0
    45e8:	429c      	cmp	r4, r3
    45ea:	bf04      	itt	eq
    45ec:	682b      	ldreq	r3, [r5, #0]
    45ee:	68dc      	ldreq	r4, [r3, #12]
    45f0:	89a2      	ldrh	r2, [r4, #12]
    45f2:	4611      	mov	r1, r2
    45f4:	b293      	uxth	r3, r2
    45f6:	f013 0f08 	tst.w	r3, #8
    45fa:	4618      	mov	r0, r3
    45fc:	bf18      	it	ne
    45fe:	6922      	ldrne	r2, [r4, #16]
    4600:	d033      	beq.n	466a <__swsetup_r+0xba>
    4602:	b31a      	cbz	r2, 464c <__swsetup_r+0x9c>
    4604:	f013 0101 	ands.w	r1, r3, #1
    4608:	d007      	beq.n	461a <__swsetup_r+0x6a>
    460a:	6963      	ldr	r3, [r4, #20]
    460c:	2100      	movs	r1, #0
    460e:	60a1      	str	r1, [r4, #8]
    4610:	425b      	negs	r3, r3
    4612:	61a3      	str	r3, [r4, #24]
    4614:	b142      	cbz	r2, 4628 <__swsetup_r+0x78>
    4616:	2000      	movs	r0, #0
    4618:	bd70      	pop	{r4, r5, r6, pc}
    461a:	f013 0f02 	tst.w	r3, #2
    461e:	bf08      	it	eq
    4620:	6961      	ldreq	r1, [r4, #20]
    4622:	60a1      	str	r1, [r4, #8]
    4624:	2a00      	cmp	r2, #0
    4626:	d1f6      	bne.n	4616 <__swsetup_r+0x66>
    4628:	89a3      	ldrh	r3, [r4, #12]
    462a:	f013 0f80 	tst.w	r3, #128	; 0x80
    462e:	d0f2      	beq.n	4616 <__swsetup_r+0x66>
    4630:	f04f 30ff 	mov.w	r0, #4294967295
    4634:	bd70      	pop	{r4, r5, r6, pc}
    4636:	f001 f98b 	bl	5950 <__sinit>
    463a:	f648 1300 	movw	r3, #35072	; 0x8900
    463e:	f2c0 0300 	movt	r3, #0
    4642:	429c      	cmp	r4, r3
    4644:	d1c6      	bne.n	45d4 <__swsetup_r+0x24>
    4646:	682b      	ldr	r3, [r5, #0]
    4648:	685c      	ldr	r4, [r3, #4]
    464a:	e7d1      	b.n	45f0 <__swsetup_r+0x40>
    464c:	f403 7120 	and.w	r1, r3, #640	; 0x280
    4650:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
    4654:	d0d6      	beq.n	4604 <__swsetup_r+0x54>
    4656:	4630      	mov	r0, r6
    4658:	4621      	mov	r1, r4
    465a:	f001 fd01 	bl	6060 <__smakebuf_r>
    465e:	89a3      	ldrh	r3, [r4, #12]
    4660:	6922      	ldr	r2, [r4, #16]
    4662:	e7cf      	b.n	4604 <__swsetup_r+0x54>
    4664:	682b      	ldr	r3, [r5, #0]
    4666:	689c      	ldr	r4, [r3, #8]
    4668:	e7c2      	b.n	45f0 <__swsetup_r+0x40>
    466a:	f013 0f10 	tst.w	r3, #16
    466e:	d0df      	beq.n	4630 <__swsetup_r+0x80>
    4670:	f013 0f04 	tst.w	r3, #4
    4674:	bf08      	it	eq
    4676:	6922      	ldreq	r2, [r4, #16]
    4678:	d017      	beq.n	46aa <__swsetup_r+0xfa>
    467a:	6b61      	ldr	r1, [r4, #52]	; 0x34
    467c:	b151      	cbz	r1, 4694 <__swsetup_r+0xe4>
    467e:	f104 0344 	add.w	r3, r4, #68	; 0x44
    4682:	4299      	cmp	r1, r3
    4684:	d003      	beq.n	468e <__swsetup_r+0xde>
    4686:	4630      	mov	r0, r6
    4688:	f001 f9e6 	bl	5a58 <_free_r>
    468c:	89a2      	ldrh	r2, [r4, #12]
    468e:	b290      	uxth	r0, r2
    4690:	2300      	movs	r3, #0
    4692:	6363      	str	r3, [r4, #52]	; 0x34
    4694:	6922      	ldr	r2, [r4, #16]
    4696:	f64f 71db 	movw	r1, #65499	; 0xffdb
    469a:	f2c0 0100 	movt	r1, #0
    469e:	2300      	movs	r3, #0
    46a0:	ea00 0101 	and.w	r1, r0, r1
    46a4:	6063      	str	r3, [r4, #4]
    46a6:	81a1      	strh	r1, [r4, #12]
    46a8:	6022      	str	r2, [r4, #0]
    46aa:	f041 0308 	orr.w	r3, r1, #8
    46ae:	81a3      	strh	r3, [r4, #12]
    46b0:	b29b      	uxth	r3, r3
    46b2:	e7a6      	b.n	4602 <__swsetup_r+0x52>
    46b4:	0000      	lsls	r0, r0, #0
	...

000046b8 <quorem>:
    46b8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    46bc:	6903      	ldr	r3, [r0, #16]
    46be:	690e      	ldr	r6, [r1, #16]
    46c0:	4682      	mov	sl, r0
    46c2:	4689      	mov	r9, r1
    46c4:	429e      	cmp	r6, r3
    46c6:	f300 8083 	bgt.w	47d0 <quorem+0x118>
    46ca:	1cf2      	adds	r2, r6, #3
    46cc:	f101 0514 	add.w	r5, r1, #20
    46d0:	f100 0414 	add.w	r4, r0, #20
    46d4:	3e01      	subs	r6, #1
    46d6:	0092      	lsls	r2, r2, #2
    46d8:	188b      	adds	r3, r1, r2
    46da:	1812      	adds	r2, r2, r0
    46dc:	f103 0804 	add.w	r8, r3, #4
    46e0:	6859      	ldr	r1, [r3, #4]
    46e2:	6850      	ldr	r0, [r2, #4]
    46e4:	3101      	adds	r1, #1
    46e6:	f003 faf7 	bl	7cd8 <__aeabi_uidiv>
    46ea:	4607      	mov	r7, r0
    46ec:	2800      	cmp	r0, #0
    46ee:	d039      	beq.n	4764 <quorem+0xac>
    46f0:	2300      	movs	r3, #0
    46f2:	469c      	mov	ip, r3
    46f4:	461a      	mov	r2, r3
    46f6:	58e9      	ldr	r1, [r5, r3]
    46f8:	58e0      	ldr	r0, [r4, r3]
    46fa:	fa1f fe81 	uxth.w	lr, r1
    46fe:	ea4f 4b11 	mov.w	fp, r1, lsr #16
    4702:	b281      	uxth	r1, r0
    4704:	fb0e ce07 	mla	lr, lr, r7, ip
    4708:	1851      	adds	r1, r2, r1
    470a:	fb0b fc07 	mul.w	ip, fp, r7
    470e:	eb0c 4c1e 	add.w	ip, ip, lr, lsr #16
    4712:	fa1f fe8e 	uxth.w	lr, lr
    4716:	ebce 0101 	rsb	r1, lr, r1
    471a:	fa1f f28c 	uxth.w	r2, ip
    471e:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
    4722:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
    4726:	fa1f fe81 	uxth.w	lr, r1
    472a:	eb02 4221 	add.w	r2, r2, r1, asr #16
    472e:	ea4e 4102 	orr.w	r1, lr, r2, lsl #16
    4732:	50e1      	str	r1, [r4, r3]
    4734:	3304      	adds	r3, #4
    4736:	1412      	asrs	r2, r2, #16
    4738:	1959      	adds	r1, r3, r5
    473a:	4588      	cmp	r8, r1
    473c:	d2db      	bcs.n	46f6 <quorem+0x3e>
    473e:	1d32      	adds	r2, r6, #4
    4740:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
    4744:	6859      	ldr	r1, [r3, #4]
    4746:	b969      	cbnz	r1, 4764 <quorem+0xac>
    4748:	429c      	cmp	r4, r3
    474a:	d209      	bcs.n	4760 <quorem+0xa8>
    474c:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
    4750:	b112      	cbz	r2, 4758 <quorem+0xa0>
    4752:	e005      	b.n	4760 <quorem+0xa8>
    4754:	681a      	ldr	r2, [r3, #0]
    4756:	b91a      	cbnz	r2, 4760 <quorem+0xa8>
    4758:	3b04      	subs	r3, #4
    475a:	3e01      	subs	r6, #1
    475c:	429c      	cmp	r4, r3
    475e:	d3f9      	bcc.n	4754 <quorem+0x9c>
    4760:	f8ca 6010 	str.w	r6, [sl, #16]
    4764:	4649      	mov	r1, r9
    4766:	4650      	mov	r0, sl
    4768:	f002 f9e8 	bl	6b3c <__mcmp>
    476c:	2800      	cmp	r0, #0
    476e:	db2c      	blt.n	47ca <quorem+0x112>
    4770:	2300      	movs	r3, #0
    4772:	3701      	adds	r7, #1
    4774:	469c      	mov	ip, r3
    4776:	58ea      	ldr	r2, [r5, r3]
    4778:	58e0      	ldr	r0, [r4, r3]
    477a:	b291      	uxth	r1, r2
    477c:	0c12      	lsrs	r2, r2, #16
    477e:	fa1f f980 	uxth.w	r9, r0
    4782:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
    4786:	ebc1 0109 	rsb	r1, r1, r9
    478a:	4461      	add	r1, ip
    478c:	eb02 4221 	add.w	r2, r2, r1, asr #16
    4790:	b289      	uxth	r1, r1
    4792:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
    4796:	50e1      	str	r1, [r4, r3]
    4798:	3304      	adds	r3, #4
    479a:	ea4f 4c22 	mov.w	ip, r2, asr #16
    479e:	195a      	adds	r2, r3, r5
    47a0:	4590      	cmp	r8, r2
    47a2:	d2e8      	bcs.n	4776 <quorem+0xbe>
    47a4:	1d32      	adds	r2, r6, #4
    47a6:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
    47aa:	6859      	ldr	r1, [r3, #4]
    47ac:	b969      	cbnz	r1, 47ca <quorem+0x112>
    47ae:	429c      	cmp	r4, r3
    47b0:	d209      	bcs.n	47c6 <quorem+0x10e>
    47b2:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
    47b6:	b112      	cbz	r2, 47be <quorem+0x106>
    47b8:	e005      	b.n	47c6 <quorem+0x10e>
    47ba:	681a      	ldr	r2, [r3, #0]
    47bc:	b91a      	cbnz	r2, 47c6 <quorem+0x10e>
    47be:	3b04      	subs	r3, #4
    47c0:	3e01      	subs	r6, #1
    47c2:	429c      	cmp	r4, r3
    47c4:	d3f9      	bcc.n	47ba <quorem+0x102>
    47c6:	f8ca 6010 	str.w	r6, [sl, #16]
    47ca:	4638      	mov	r0, r7
    47cc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    47d0:	2000      	movs	r0, #0
    47d2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    47d6:	bf00      	nop

000047d8 <_dtoa_r>:
    47d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    47dc:	6a46      	ldr	r6, [r0, #36]	; 0x24
    47de:	b0a1      	sub	sp, #132	; 0x84
    47e0:	4604      	mov	r4, r0
    47e2:	4690      	mov	r8, r2
    47e4:	4699      	mov	r9, r3
    47e6:	9d2d      	ldr	r5, [sp, #180]	; 0xb4
    47e8:	2e00      	cmp	r6, #0
    47ea:	f000 8423 	beq.w	5034 <_dtoa_r+0x85c>
    47ee:	6832      	ldr	r2, [r6, #0]
    47f0:	b182      	cbz	r2, 4814 <_dtoa_r+0x3c>
    47f2:	6a61      	ldr	r1, [r4, #36]	; 0x24
    47f4:	f04f 0c01 	mov.w	ip, #1
    47f8:	6876      	ldr	r6, [r6, #4]
    47fa:	4620      	mov	r0, r4
    47fc:	680b      	ldr	r3, [r1, #0]
    47fe:	6056      	str	r6, [r2, #4]
    4800:	684a      	ldr	r2, [r1, #4]
    4802:	4619      	mov	r1, r3
    4804:	fa0c f202 	lsl.w	r2, ip, r2
    4808:	609a      	str	r2, [r3, #8]
    480a:	f002 fad1 	bl	6db0 <_Bfree>
    480e:	6a63      	ldr	r3, [r4, #36]	; 0x24
    4810:	2200      	movs	r2, #0
    4812:	601a      	str	r2, [r3, #0]
    4814:	f1b9 0600 	subs.w	r6, r9, #0
    4818:	db38      	blt.n	488c <_dtoa_r+0xb4>
    481a:	2300      	movs	r3, #0
    481c:	602b      	str	r3, [r5, #0]
    481e:	f240 0300 	movw	r3, #0
    4822:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
    4826:	461a      	mov	r2, r3
    4828:	ea06 0303 	and.w	r3, r6, r3
    482c:	4293      	cmp	r3, r2
    482e:	d017      	beq.n	4860 <_dtoa_r+0x88>
    4830:	2200      	movs	r2, #0
    4832:	2300      	movs	r3, #0
    4834:	4640      	mov	r0, r8
    4836:	4649      	mov	r1, r9
    4838:	e9cd 8906 	strd	r8, r9, [sp, #24]
    483c:	f7fd fe42 	bl	24c4 <__aeabi_dcmpeq>
    4840:	2800      	cmp	r0, #0
    4842:	d029      	beq.n	4898 <_dtoa_r+0xc0>
    4844:	982c      	ldr	r0, [sp, #176]	; 0xb0
    4846:	2301      	movs	r3, #1
    4848:	992e      	ldr	r1, [sp, #184]	; 0xb8
    484a:	6003      	str	r3, [r0, #0]
    484c:	2900      	cmp	r1, #0
    484e:	f000 80d0 	beq.w	49f2 <_dtoa_r+0x21a>
    4852:	4b79      	ldr	r3, [pc, #484]	; (4a38 <_dtoa_r+0x260>)
    4854:	1e58      	subs	r0, r3, #1
    4856:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
    4858:	6013      	str	r3, [r2, #0]
    485a:	b021      	add	sp, #132	; 0x84
    485c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    4860:	982c      	ldr	r0, [sp, #176]	; 0xb0
    4862:	f242 730f 	movw	r3, #9999	; 0x270f
    4866:	6003      	str	r3, [r0, #0]
    4868:	f1b8 0f00 	cmp.w	r8, #0
    486c:	f000 8095 	beq.w	499a <_dtoa_r+0x1c2>
    4870:	f648 00fc 	movw	r0, #35068	; 0x88fc
    4874:	f2c0 0000 	movt	r0, #0
    4878:	992e      	ldr	r1, [sp, #184]	; 0xb8
    487a:	2900      	cmp	r1, #0
    487c:	d0ed      	beq.n	485a <_dtoa_r+0x82>
    487e:	78c2      	ldrb	r2, [r0, #3]
    4880:	1cc3      	adds	r3, r0, #3
    4882:	2a00      	cmp	r2, #0
    4884:	d0e7      	beq.n	4856 <_dtoa_r+0x7e>
    4886:	f100 0308 	add.w	r3, r0, #8
    488a:	e7e4      	b.n	4856 <_dtoa_r+0x7e>
    488c:	f026 4600 	bic.w	r6, r6, #2147483648	; 0x80000000
    4890:	2301      	movs	r3, #1
    4892:	46b1      	mov	r9, r6
    4894:	602b      	str	r3, [r5, #0]
    4896:	e7c2      	b.n	481e <_dtoa_r+0x46>
    4898:	4620      	mov	r0, r4
    489a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    489e:	a91e      	add	r1, sp, #120	; 0x78
    48a0:	9100      	str	r1, [sp, #0]
    48a2:	a91f      	add	r1, sp, #124	; 0x7c
    48a4:	9101      	str	r1, [sp, #4]
    48a6:	f002 fad5 	bl	6e54 <__d2b>
    48aa:	f3c6 550a 	ubfx	r5, r6, #20, #11
    48ae:	4683      	mov	fp, r0
    48b0:	2d00      	cmp	r5, #0
    48b2:	d07e      	beq.n	49b2 <_dtoa_r+0x1da>
    48b4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    48b8:	f5a5 757e 	sub.w	r5, r5, #1016	; 0x3f8
    48bc:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
    48be:	3d07      	subs	r5, #7
    48c0:	f021 437f 	bic.w	r3, r1, #4278190080	; 0xff000000
    48c4:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    48c8:	f043 517e 	orr.w	r1, r3, #1065353216	; 0x3f800000
    48cc:	2300      	movs	r3, #0
    48ce:	f441 01e0 	orr.w	r1, r1, #7340032	; 0x700000
    48d2:	9319      	str	r3, [sp, #100]	; 0x64
    48d4:	f240 0300 	movw	r3, #0
    48d8:	2200      	movs	r2, #0
    48da:	f6c3 73f8 	movt	r3, #16376	; 0x3ff8
    48de:	f7fd f9d5 	bl	1c8c <__aeabi_dsub>
    48e2:	a34f      	add	r3, pc, #316	; (adr r3, 4a20 <_dtoa_r+0x248>)
    48e4:	e9d3 2300 	ldrd	r2, r3, [r3]
    48e8:	f7fd fb84 	bl	1ff4 <__aeabi_dmul>
    48ec:	a34e      	add	r3, pc, #312	; (adr r3, 4a28 <_dtoa_r+0x250>)
    48ee:	e9d3 2300 	ldrd	r2, r3, [r3]
    48f2:	f7fd f9cd 	bl	1c90 <__adddf3>
    48f6:	e9cd 0108 	strd	r0, r1, [sp, #32]
    48fa:	4628      	mov	r0, r5
    48fc:	f7fd fb14 	bl	1f28 <__aeabi_i2d>
    4900:	a34b      	add	r3, pc, #300	; (adr r3, 4a30 <_dtoa_r+0x258>)
    4902:	e9d3 2300 	ldrd	r2, r3, [r3]
    4906:	f7fd fb75 	bl	1ff4 <__aeabi_dmul>
    490a:	4602      	mov	r2, r0
    490c:	460b      	mov	r3, r1
    490e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
    4912:	f7fd f9bd 	bl	1c90 <__adddf3>
    4916:	e9cd 0108 	strd	r0, r1, [sp, #32]
    491a:	f003 fb1b 	bl	7f54 <__aeabi_d2iz>
    491e:	2200      	movs	r2, #0
    4920:	2300      	movs	r3, #0
    4922:	4606      	mov	r6, r0
    4924:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
    4928:	f7fd fdd6 	bl	24d8 <__aeabi_dcmplt>
    492c:	b140      	cbz	r0, 4940 <_dtoa_r+0x168>
    492e:	4630      	mov	r0, r6
    4930:	f7fd fafa 	bl	1f28 <__aeabi_i2d>
    4934:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
    4938:	f7fd fdc4 	bl	24c4 <__aeabi_dcmpeq>
    493c:	b900      	cbnz	r0, 4940 <_dtoa_r+0x168>
    493e:	3e01      	subs	r6, #1
    4940:	2e16      	cmp	r6, #22
    4942:	d95b      	bls.n	49fc <_dtoa_r+0x224>
    4944:	2301      	movs	r3, #1
    4946:	9318      	str	r3, [sp, #96]	; 0x60
    4948:	3f01      	subs	r7, #1
    494a:	ebb7 0a05 	subs.w	sl, r7, r5
    494e:	bf42      	ittt	mi
    4950:	f1ca 0a00 	rsbmi	sl, sl, #0
    4954:	f8cd a03c 	strmi.w	sl, [sp, #60]	; 0x3c
    4958:	f04f 0a00 	movmi.w	sl, #0
    495c:	d401      	bmi.n	4962 <_dtoa_r+0x18a>
    495e:	2200      	movs	r2, #0
    4960:	920f      	str	r2, [sp, #60]	; 0x3c
    4962:	2e00      	cmp	r6, #0
    4964:	f2c0 8371 	blt.w	504a <_dtoa_r+0x872>
    4968:	44b2      	add	sl, r6
    496a:	2300      	movs	r3, #0
    496c:	9617      	str	r6, [sp, #92]	; 0x5c
    496e:	9315      	str	r3, [sp, #84]	; 0x54
    4970:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
    4972:	2b09      	cmp	r3, #9
    4974:	d862      	bhi.n	4a3c <_dtoa_r+0x264>
    4976:	2b05      	cmp	r3, #5
    4978:	f340 8677 	ble.w	566a <_dtoa_r+0xe92>
    497c:	982a      	ldr	r0, [sp, #168]	; 0xa8
    497e:	2700      	movs	r7, #0
    4980:	3804      	subs	r0, #4
    4982:	902a      	str	r0, [sp, #168]	; 0xa8
    4984:	992a      	ldr	r1, [sp, #168]	; 0xa8
    4986:	1e8b      	subs	r3, r1, #2
    4988:	2b03      	cmp	r3, #3
    498a:	f200 83dd 	bhi.w	5148 <_dtoa_r+0x970>
    498e:	e8df f013 	tbh	[pc, r3, lsl #1]
    4992:	03a5      	.short	0x03a5
    4994:	03d503d8 	.word	0x03d503d8
    4998:	03c4      	.short	0x03c4
    499a:	f026 467f 	bic.w	r6, r6, #4278190080	; 0xff000000
    499e:	f426 0670 	bic.w	r6, r6, #15728640	; 0xf00000
    49a2:	2e00      	cmp	r6, #0
    49a4:	f47f af64 	bne.w	4870 <_dtoa_r+0x98>
    49a8:	f648 00f0 	movw	r0, #35056	; 0x88f0
    49ac:	f2c0 0000 	movt	r0, #0
    49b0:	e762      	b.n	4878 <_dtoa_r+0xa0>
    49b2:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
    49b4:	9b1e      	ldr	r3, [sp, #120]	; 0x78
    49b6:	18fb      	adds	r3, r7, r3
    49b8:	f503 6386 	add.w	r3, r3, #1072	; 0x430
    49bc:	1c9d      	adds	r5, r3, #2
    49be:	2d20      	cmp	r5, #32
    49c0:	bfdc      	itt	le
    49c2:	f1c5 0020 	rsble	r0, r5, #32
    49c6:	fa08 f000 	lslle.w	r0, r8, r0
    49ca:	dd08      	ble.n	49de <_dtoa_r+0x206>
    49cc:	3b1e      	subs	r3, #30
    49ce:	f1c5 0240 	rsb	r2, r5, #64	; 0x40
    49d2:	fa16 f202 	lsls.w	r2, r6, r2
    49d6:	fa28 f303 	lsr.w	r3, r8, r3
    49da:	ea42 0003 	orr.w	r0, r2, r3
    49de:	f7fd fa93 	bl	1f08 <__aeabi_ui2d>
    49e2:	f5a5 6586 	sub.w	r5, r5, #1072	; 0x430
    49e6:	2201      	movs	r2, #1
    49e8:	3d03      	subs	r5, #3
    49ea:	9219      	str	r2, [sp, #100]	; 0x64
    49ec:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
    49f0:	e770      	b.n	48d4 <_dtoa_r+0xfc>
    49f2:	f648 00ec 	movw	r0, #35052	; 0x88ec
    49f6:	f2c0 0000 	movt	r0, #0
    49fa:	e72e      	b.n	485a <_dtoa_r+0x82>
    49fc:	f648 13a8 	movw	r3, #35240	; 0x89a8
    4a00:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    4a04:	f2c0 0300 	movt	r3, #0
    4a08:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
    4a0c:	e9d3 2300 	ldrd	r2, r3, [r3]
    4a10:	f7fd fd62 	bl	24d8 <__aeabi_dcmplt>
    4a14:	2800      	cmp	r0, #0
    4a16:	f040 8320 	bne.w	505a <_dtoa_r+0x882>
    4a1a:	9018      	str	r0, [sp, #96]	; 0x60
    4a1c:	e794      	b.n	4948 <_dtoa_r+0x170>
    4a1e:	bf00      	nop
    4a20:	636f4361 	.word	0x636f4361
    4a24:	3fd287a7 	.word	0x3fd287a7
    4a28:	8b60c8b3 	.word	0x8b60c8b3
    4a2c:	3fc68a28 	.word	0x3fc68a28
    4a30:	509f79fb 	.word	0x509f79fb
    4a34:	3fd34413 	.word	0x3fd34413
    4a38:	000088ed 	.word	0x000088ed
    4a3c:	2300      	movs	r3, #0
    4a3e:	f04f 30ff 	mov.w	r0, #4294967295
    4a42:	461f      	mov	r7, r3
    4a44:	2101      	movs	r1, #1
    4a46:	932a      	str	r3, [sp, #168]	; 0xa8
    4a48:	9011      	str	r0, [sp, #68]	; 0x44
    4a4a:	9116      	str	r1, [sp, #88]	; 0x58
    4a4c:	9008      	str	r0, [sp, #32]
    4a4e:	932b      	str	r3, [sp, #172]	; 0xac
    4a50:	6a65      	ldr	r5, [r4, #36]	; 0x24
    4a52:	2300      	movs	r3, #0
    4a54:	606b      	str	r3, [r5, #4]
    4a56:	4620      	mov	r0, r4
    4a58:	6869      	ldr	r1, [r5, #4]
    4a5a:	f002 f9c5 	bl	6de8 <_Balloc>
    4a5e:	6a63      	ldr	r3, [r4, #36]	; 0x24
    4a60:	6028      	str	r0, [r5, #0]
    4a62:	681b      	ldr	r3, [r3, #0]
    4a64:	9310      	str	r3, [sp, #64]	; 0x40
    4a66:	2f00      	cmp	r7, #0
    4a68:	f000 815b 	beq.w	4d22 <_dtoa_r+0x54a>
    4a6c:	2e00      	cmp	r6, #0
    4a6e:	f340 842a 	ble.w	52c6 <_dtoa_r+0xaee>
    4a72:	f648 13a8 	movw	r3, #35240	; 0x89a8
    4a76:	f006 020f 	and.w	r2, r6, #15
    4a7a:	f2c0 0300 	movt	r3, #0
    4a7e:	1135      	asrs	r5, r6, #4
    4a80:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
    4a84:	f015 0f10 	tst.w	r5, #16
    4a88:	e9d3 0100 	ldrd	r0, r1, [r3]
    4a8c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    4a90:	f000 82e7 	beq.w	5062 <_dtoa_r+0x88a>
    4a94:	f648 2380 	movw	r3, #35456	; 0x8a80
    4a98:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    4a9c:	f2c0 0300 	movt	r3, #0
    4aa0:	f005 050f 	and.w	r5, r5, #15
    4aa4:	f04f 0803 	mov.w	r8, #3
    4aa8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
    4aac:	f7fd fbcc 	bl	2248 <__aeabi_ddiv>
    4ab0:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
    4ab4:	b1bd      	cbz	r5, 4ae6 <_dtoa_r+0x30e>
    4ab6:	f648 2780 	movw	r7, #35456	; 0x8a80
    4aba:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    4abe:	f2c0 0700 	movt	r7, #0
    4ac2:	f015 0f01 	tst.w	r5, #1
    4ac6:	4610      	mov	r0, r2
    4ac8:	4619      	mov	r1, r3
    4aca:	d007      	beq.n	4adc <_dtoa_r+0x304>
    4acc:	e9d7 2300 	ldrd	r2, r3, [r7]
    4ad0:	f108 0801 	add.w	r8, r8, #1
    4ad4:	f7fd fa8e 	bl	1ff4 <__aeabi_dmul>
    4ad8:	4602      	mov	r2, r0
    4ada:	460b      	mov	r3, r1
    4adc:	3708      	adds	r7, #8
    4ade:	106d      	asrs	r5, r5, #1
    4ae0:	d1ef      	bne.n	4ac2 <_dtoa_r+0x2ea>
    4ae2:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
    4ae6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    4aea:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
    4aee:	f7fd fbab 	bl	2248 <__aeabi_ddiv>
    4af2:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    4af6:	9918      	ldr	r1, [sp, #96]	; 0x60
    4af8:	2900      	cmp	r1, #0
    4afa:	f000 80de 	beq.w	4cba <_dtoa_r+0x4e2>
    4afe:	f240 0300 	movw	r3, #0
    4b02:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    4b06:	2200      	movs	r2, #0
    4b08:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
    4b0c:	f04f 0500 	mov.w	r5, #0
    4b10:	f7fd fce2 	bl	24d8 <__aeabi_dcmplt>
    4b14:	b108      	cbz	r0, 4b1a <_dtoa_r+0x342>
    4b16:	f04f 0501 	mov.w	r5, #1
    4b1a:	9a08      	ldr	r2, [sp, #32]
    4b1c:	2a00      	cmp	r2, #0
    4b1e:	bfd4      	ite	le
    4b20:	2500      	movle	r5, #0
    4b22:	f005 0501 	andgt.w	r5, r5, #1
    4b26:	2d00      	cmp	r5, #0
    4b28:	f000 80c7 	beq.w	4cba <_dtoa_r+0x4e2>
    4b2c:	9b11      	ldr	r3, [sp, #68]	; 0x44
    4b2e:	2b00      	cmp	r3, #0
    4b30:	f340 80f5 	ble.w	4d1e <_dtoa_r+0x546>
    4b34:	f240 0300 	movw	r3, #0
    4b38:	2200      	movs	r2, #0
    4b3a:	f2c4 0324 	movt	r3, #16420	; 0x4024
    4b3e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    4b42:	f7fd fa57 	bl	1ff4 <__aeabi_dmul>
    4b46:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    4b4a:	f108 0001 	add.w	r0, r8, #1
    4b4e:	1e71      	subs	r1, r6, #1
    4b50:	9112      	str	r1, [sp, #72]	; 0x48
    4b52:	f7fd f9e9 	bl	1f28 <__aeabi_i2d>
    4b56:	4602      	mov	r2, r0
    4b58:	460b      	mov	r3, r1
    4b5a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    4b5e:	f7fd fa49 	bl	1ff4 <__aeabi_dmul>
    4b62:	f240 0300 	movw	r3, #0
    4b66:	2200      	movs	r2, #0
    4b68:	f2c4 031c 	movt	r3, #16412	; 0x401c
    4b6c:	f7fd f890 	bl	1c90 <__adddf3>
    4b70:	f8dd c044 	ldr.w	ip, [sp, #68]	; 0x44
    4b74:	4680      	mov	r8, r0
    4b76:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
    4b7a:	9b16      	ldr	r3, [sp, #88]	; 0x58
    4b7c:	2b00      	cmp	r3, #0
    4b7e:	f000 83ad 	beq.w	52dc <_dtoa_r+0xb04>
    4b82:	f648 13a8 	movw	r3, #35240	; 0x89a8
    4b86:	f240 0100 	movw	r1, #0
    4b8a:	f2c0 0300 	movt	r3, #0
    4b8e:	2000      	movs	r0, #0
    4b90:	eb03 03cc 	add.w	r3, r3, ip, lsl #3
    4b94:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
    4b98:	f8cd c00c 	str.w	ip, [sp, #12]
    4b9c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
    4ba0:	f7fd fb52 	bl	2248 <__aeabi_ddiv>
    4ba4:	4642      	mov	r2, r8
    4ba6:	464b      	mov	r3, r9
    4ba8:	9d10      	ldr	r5, [sp, #64]	; 0x40
    4baa:	f7fd f86f 	bl	1c8c <__aeabi_dsub>
    4bae:	4680      	mov	r8, r0
    4bb0:	4689      	mov	r9, r1
    4bb2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    4bb6:	f003 f9cd 	bl	7f54 <__aeabi_d2iz>
    4bba:	4607      	mov	r7, r0
    4bbc:	f7fd f9b4 	bl	1f28 <__aeabi_i2d>
    4bc0:	4602      	mov	r2, r0
    4bc2:	460b      	mov	r3, r1
    4bc4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    4bc8:	f7fd f860 	bl	1c8c <__aeabi_dsub>
    4bcc:	f107 0330 	add.w	r3, r7, #48	; 0x30
    4bd0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    4bd4:	4640      	mov	r0, r8
    4bd6:	f805 3b01 	strb.w	r3, [r5], #1
    4bda:	4649      	mov	r1, r9
    4bdc:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    4be0:	f7fd fc98 	bl	2514 <__aeabi_dcmpgt>
    4be4:	2800      	cmp	r0, #0
    4be6:	f040 8213 	bne.w	5010 <_dtoa_r+0x838>
    4bea:	f240 0100 	movw	r1, #0
    4bee:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    4bf2:	2000      	movs	r0, #0
    4bf4:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
    4bf8:	f7fd f848 	bl	1c8c <__aeabi_dsub>
    4bfc:	4602      	mov	r2, r0
    4bfe:	460b      	mov	r3, r1
    4c00:	4640      	mov	r0, r8
    4c02:	4649      	mov	r1, r9
    4c04:	f7fd fc86 	bl	2514 <__aeabi_dcmpgt>
    4c08:	f8dd c00c 	ldr.w	ip, [sp, #12]
    4c0c:	2800      	cmp	r0, #0
    4c0e:	f040 83e7 	bne.w	53e0 <_dtoa_r+0xc08>
    4c12:	f1bc 0f01 	cmp.w	ip, #1
    4c16:	f340 8082 	ble.w	4d1e <_dtoa_r+0x546>
    4c1a:	f8cd b068 	str.w	fp, [sp, #104]	; 0x68
    4c1e:	2701      	movs	r7, #1
    4c20:	f8cd a070 	str.w	sl, [sp, #112]	; 0x70
    4c24:	961d      	str	r6, [sp, #116]	; 0x74
    4c26:	4666      	mov	r6, ip
    4c28:	e9dd ab0c 	ldrd	sl, fp, [sp, #48]	; 0x30
    4c2c:	940c      	str	r4, [sp, #48]	; 0x30
    4c2e:	e010      	b.n	4c52 <_dtoa_r+0x47a>
    4c30:	f240 0100 	movw	r1, #0
    4c34:	2000      	movs	r0, #0
    4c36:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
    4c3a:	f7fd f827 	bl	1c8c <__aeabi_dsub>
    4c3e:	4642      	mov	r2, r8
    4c40:	464b      	mov	r3, r9
    4c42:	f7fd fc49 	bl	24d8 <__aeabi_dcmplt>
    4c46:	2800      	cmp	r0, #0
    4c48:	f040 83c7 	bne.w	53da <_dtoa_r+0xc02>
    4c4c:	42b7      	cmp	r7, r6
    4c4e:	f280 848b 	bge.w	5568 <_dtoa_r+0xd90>
    4c52:	f240 0300 	movw	r3, #0
    4c56:	4640      	mov	r0, r8
    4c58:	4649      	mov	r1, r9
    4c5a:	2200      	movs	r2, #0
    4c5c:	f2c4 0324 	movt	r3, #16420	; 0x4024
    4c60:	3501      	adds	r5, #1
    4c62:	f7fd f9c7 	bl	1ff4 <__aeabi_dmul>
    4c66:	f240 0300 	movw	r3, #0
    4c6a:	2200      	movs	r2, #0
    4c6c:	f2c4 0324 	movt	r3, #16420	; 0x4024
    4c70:	4680      	mov	r8, r0
    4c72:	4689      	mov	r9, r1
    4c74:	4650      	mov	r0, sl
    4c76:	4659      	mov	r1, fp
    4c78:	f7fd f9bc 	bl	1ff4 <__aeabi_dmul>
    4c7c:	468b      	mov	fp, r1
    4c7e:	4682      	mov	sl, r0
    4c80:	f003 f968 	bl	7f54 <__aeabi_d2iz>
    4c84:	4604      	mov	r4, r0
    4c86:	f7fd f94f 	bl	1f28 <__aeabi_i2d>
    4c8a:	3430      	adds	r4, #48	; 0x30
    4c8c:	4602      	mov	r2, r0
    4c8e:	460b      	mov	r3, r1
    4c90:	4650      	mov	r0, sl
    4c92:	4659      	mov	r1, fp
    4c94:	f7fc fffa 	bl	1c8c <__aeabi_dsub>
    4c98:	9a10      	ldr	r2, [sp, #64]	; 0x40
    4c9a:	464b      	mov	r3, r9
    4c9c:	55d4      	strb	r4, [r2, r7]
    4c9e:	4642      	mov	r2, r8
    4ca0:	3701      	adds	r7, #1
    4ca2:	4682      	mov	sl, r0
    4ca4:	468b      	mov	fp, r1
    4ca6:	f7fd fc17 	bl	24d8 <__aeabi_dcmplt>
    4caa:	4652      	mov	r2, sl
    4cac:	465b      	mov	r3, fp
    4cae:	2800      	cmp	r0, #0
    4cb0:	d0be      	beq.n	4c30 <_dtoa_r+0x458>
    4cb2:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
    4cb6:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    4cb8:	e1aa      	b.n	5010 <_dtoa_r+0x838>
    4cba:	4640      	mov	r0, r8
    4cbc:	f7fd f934 	bl	1f28 <__aeabi_i2d>
    4cc0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    4cc4:	f7fd f996 	bl	1ff4 <__aeabi_dmul>
    4cc8:	f240 0300 	movw	r3, #0
    4ccc:	2200      	movs	r2, #0
    4cce:	f2c4 031c 	movt	r3, #16412	; 0x401c
    4cd2:	f7fc ffdd 	bl	1c90 <__adddf3>
    4cd6:	9a08      	ldr	r2, [sp, #32]
    4cd8:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
    4cdc:	4680      	mov	r8, r0
    4cde:	46a9      	mov	r9, r5
    4ce0:	2a00      	cmp	r2, #0
    4ce2:	f040 82ec 	bne.w	52be <_dtoa_r+0xae6>
    4ce6:	f240 0300 	movw	r3, #0
    4cea:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    4cee:	2200      	movs	r2, #0
    4cf0:	f2c4 0314 	movt	r3, #16404	; 0x4014
    4cf4:	f7fc ffca 	bl	1c8c <__aeabi_dsub>
    4cf8:	4642      	mov	r2, r8
    4cfa:	462b      	mov	r3, r5
    4cfc:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    4d00:	f7fd fc08 	bl	2514 <__aeabi_dcmpgt>
    4d04:	2800      	cmp	r0, #0
    4d06:	f040 824a 	bne.w	519e <_dtoa_r+0x9c6>
    4d0a:	4642      	mov	r2, r8
    4d0c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    4d10:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
    4d14:	f7fd fbe0 	bl	24d8 <__aeabi_dcmplt>
    4d18:	2800      	cmp	r0, #0
    4d1a:	f040 81d5 	bne.w	50c8 <_dtoa_r+0x8f0>
    4d1e:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
    4d22:	9b1e      	ldr	r3, [sp, #120]	; 0x78
    4d24:	ea6f 0703 	mvn.w	r7, r3
    4d28:	ea4f 77d7 	mov.w	r7, r7, lsr #31
    4d2c:	2e0e      	cmp	r6, #14
    4d2e:	bfcc      	ite	gt
    4d30:	2700      	movgt	r7, #0
    4d32:	f007 0701 	andle.w	r7, r7, #1
    4d36:	2f00      	cmp	r7, #0
    4d38:	f000 80b7 	beq.w	4eaa <_dtoa_r+0x6d2>
    4d3c:	982b      	ldr	r0, [sp, #172]	; 0xac
    4d3e:	f648 13a8 	movw	r3, #35240	; 0x89a8
    4d42:	f2c0 0300 	movt	r3, #0
    4d46:	9908      	ldr	r1, [sp, #32]
    4d48:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
    4d4c:	0fc2      	lsrs	r2, r0, #31
    4d4e:	2900      	cmp	r1, #0
    4d50:	bfcc      	ite	gt
    4d52:	2200      	movgt	r2, #0
    4d54:	f002 0201 	andle.w	r2, r2, #1
    4d58:	e9d3 0100 	ldrd	r0, r1, [r3]
    4d5c:	e9cd 0104 	strd	r0, r1, [sp, #16]
    4d60:	2a00      	cmp	r2, #0
    4d62:	f040 81a0 	bne.w	50a6 <_dtoa_r+0x8ce>
    4d66:	4602      	mov	r2, r0
    4d68:	460b      	mov	r3, r1
    4d6a:	4640      	mov	r0, r8
    4d6c:	4649      	mov	r1, r9
    4d6e:	f7fd fa6b 	bl	2248 <__aeabi_ddiv>
    4d72:	9d10      	ldr	r5, [sp, #64]	; 0x40
    4d74:	f003 f8ee 	bl	7f54 <__aeabi_d2iz>
    4d78:	4682      	mov	sl, r0
    4d7a:	f7fd f8d5 	bl	1f28 <__aeabi_i2d>
    4d7e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    4d82:	f7fd f937 	bl	1ff4 <__aeabi_dmul>
    4d86:	4602      	mov	r2, r0
    4d88:	460b      	mov	r3, r1
    4d8a:	4640      	mov	r0, r8
    4d8c:	4649      	mov	r1, r9
    4d8e:	f7fc ff7d 	bl	1c8c <__aeabi_dsub>
    4d92:	f10a 0330 	add.w	r3, sl, #48	; 0x30
    4d96:	f805 3b01 	strb.w	r3, [r5], #1
    4d9a:	9a08      	ldr	r2, [sp, #32]
    4d9c:	2a01      	cmp	r2, #1
    4d9e:	4680      	mov	r8, r0
    4da0:	4689      	mov	r9, r1
    4da2:	d052      	beq.n	4e4a <_dtoa_r+0x672>
    4da4:	f240 0300 	movw	r3, #0
    4da8:	2200      	movs	r2, #0
    4daa:	f2c4 0324 	movt	r3, #16420	; 0x4024
    4dae:	f7fd f921 	bl	1ff4 <__aeabi_dmul>
    4db2:	2200      	movs	r2, #0
    4db4:	2300      	movs	r3, #0
    4db6:	e9cd 0106 	strd	r0, r1, [sp, #24]
    4dba:	f7fd fb83 	bl	24c4 <__aeabi_dcmpeq>
    4dbe:	2800      	cmp	r0, #0
    4dc0:	f040 81eb 	bne.w	519a <_dtoa_r+0x9c2>
    4dc4:	9810      	ldr	r0, [sp, #64]	; 0x40
    4dc6:	f04f 0801 	mov.w	r8, #1
    4dca:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
    4dce:	46a3      	mov	fp, r4
    4dd0:	1c87      	adds	r7, r0, #2
    4dd2:	960f      	str	r6, [sp, #60]	; 0x3c
    4dd4:	f8dd 9020 	ldr.w	r9, [sp, #32]
    4dd8:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
    4ddc:	e00a      	b.n	4df4 <_dtoa_r+0x61c>
    4dde:	f7fd f909 	bl	1ff4 <__aeabi_dmul>
    4de2:	2200      	movs	r2, #0
    4de4:	2300      	movs	r3, #0
    4de6:	4604      	mov	r4, r0
    4de8:	460d      	mov	r5, r1
    4dea:	f7fd fb6b 	bl	24c4 <__aeabi_dcmpeq>
    4dee:	2800      	cmp	r0, #0
    4df0:	f040 81ce 	bne.w	5190 <_dtoa_r+0x9b8>
    4df4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    4df8:	4620      	mov	r0, r4
    4dfa:	4629      	mov	r1, r5
    4dfc:	f108 0801 	add.w	r8, r8, #1
    4e00:	f7fd fa22 	bl	2248 <__aeabi_ddiv>
    4e04:	463e      	mov	r6, r7
    4e06:	f003 f8a5 	bl	7f54 <__aeabi_d2iz>
    4e0a:	4682      	mov	sl, r0
    4e0c:	f7fd f88c 	bl	1f28 <__aeabi_i2d>
    4e10:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    4e14:	f7fd f8ee 	bl	1ff4 <__aeabi_dmul>
    4e18:	4602      	mov	r2, r0
    4e1a:	460b      	mov	r3, r1
    4e1c:	4620      	mov	r0, r4
    4e1e:	4629      	mov	r1, r5
    4e20:	f7fc ff34 	bl	1c8c <__aeabi_dsub>
    4e24:	2200      	movs	r2, #0
    4e26:	f10a 0c30 	add.w	ip, sl, #48	; 0x30
    4e2a:	f807 cc01 	strb.w	ip, [r7, #-1]
    4e2e:	3701      	adds	r7, #1
    4e30:	45c1      	cmp	r9, r8
    4e32:	f240 0300 	movw	r3, #0
    4e36:	f2c4 0324 	movt	r3, #16420	; 0x4024
    4e3a:	d1d0      	bne.n	4dde <_dtoa_r+0x606>
    4e3c:	4635      	mov	r5, r6
    4e3e:	465c      	mov	r4, fp
    4e40:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
    4e42:	4680      	mov	r8, r0
    4e44:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
    4e48:	4689      	mov	r9, r1
    4e4a:	4642      	mov	r2, r8
    4e4c:	464b      	mov	r3, r9
    4e4e:	4640      	mov	r0, r8
    4e50:	4649      	mov	r1, r9
    4e52:	f7fc ff1d 	bl	1c90 <__adddf3>
    4e56:	4680      	mov	r8, r0
    4e58:	4689      	mov	r9, r1
    4e5a:	4642      	mov	r2, r8
    4e5c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    4e60:	464b      	mov	r3, r9
    4e62:	f7fd fb39 	bl	24d8 <__aeabi_dcmplt>
    4e66:	b960      	cbnz	r0, 4e82 <_dtoa_r+0x6aa>
    4e68:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    4e6c:	4642      	mov	r2, r8
    4e6e:	464b      	mov	r3, r9
    4e70:	f7fd fb28 	bl	24c4 <__aeabi_dcmpeq>
    4e74:	2800      	cmp	r0, #0
    4e76:	f000 8190 	beq.w	519a <_dtoa_r+0x9c2>
    4e7a:	f01a 0f01 	tst.w	sl, #1
    4e7e:	f000 818c 	beq.w	519a <_dtoa_r+0x9c2>
    4e82:	9910      	ldr	r1, [sp, #64]	; 0x40
    4e84:	e000      	b.n	4e88 <_dtoa_r+0x6b0>
    4e86:	461d      	mov	r5, r3
    4e88:	f815 2c01 	ldrb.w	r2, [r5, #-1]
    4e8c:	1e6b      	subs	r3, r5, #1
    4e8e:	2a39      	cmp	r2, #57	; 0x39
    4e90:	f040 8367 	bne.w	5562 <_dtoa_r+0xd8a>
    4e94:	428b      	cmp	r3, r1
    4e96:	d1f6      	bne.n	4e86 <_dtoa_r+0x6ae>
    4e98:	9910      	ldr	r1, [sp, #64]	; 0x40
    4e9a:	2330      	movs	r3, #48	; 0x30
    4e9c:	3601      	adds	r6, #1
    4e9e:	2231      	movs	r2, #49	; 0x31
    4ea0:	700b      	strb	r3, [r1, #0]
    4ea2:	9b10      	ldr	r3, [sp, #64]	; 0x40
    4ea4:	701a      	strb	r2, [r3, #0]
    4ea6:	9612      	str	r6, [sp, #72]	; 0x48
    4ea8:	e0b2      	b.n	5010 <_dtoa_r+0x838>
    4eaa:	9a16      	ldr	r2, [sp, #88]	; 0x58
    4eac:	2a00      	cmp	r2, #0
    4eae:	f040 80df 	bne.w	5070 <_dtoa_r+0x898>
    4eb2:	9f15      	ldr	r7, [sp, #84]	; 0x54
    4eb4:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    4eb6:	920c      	str	r2, [sp, #48]	; 0x30
    4eb8:	2d00      	cmp	r5, #0
    4eba:	bfd4      	ite	le
    4ebc:	2300      	movle	r3, #0
    4ebe:	2301      	movgt	r3, #1
    4ec0:	f1ba 0f00 	cmp.w	sl, #0
    4ec4:	bfd4      	ite	le
    4ec6:	2300      	movle	r3, #0
    4ec8:	f003 0301 	andgt.w	r3, r3, #1
    4ecc:	b14b      	cbz	r3, 4ee2 <_dtoa_r+0x70a>
    4ece:	45aa      	cmp	sl, r5
    4ed0:	bfb4      	ite	lt
    4ed2:	4653      	movlt	r3, sl
    4ed4:	462b      	movge	r3, r5
    4ed6:	980f      	ldr	r0, [sp, #60]	; 0x3c
    4ed8:	ebc3 0a0a 	rsb	sl, r3, sl
    4edc:	1aed      	subs	r5, r5, r3
    4ede:	1ac0      	subs	r0, r0, r3
    4ee0:	900f      	str	r0, [sp, #60]	; 0x3c
    4ee2:	9915      	ldr	r1, [sp, #84]	; 0x54
    4ee4:	2900      	cmp	r1, #0
    4ee6:	dd1c      	ble.n	4f22 <_dtoa_r+0x74a>
    4ee8:	9a16      	ldr	r2, [sp, #88]	; 0x58
    4eea:	2a00      	cmp	r2, #0
    4eec:	f000 82e9 	beq.w	54c2 <_dtoa_r+0xcea>
    4ef0:	2f00      	cmp	r7, #0
    4ef2:	dd12      	ble.n	4f1a <_dtoa_r+0x742>
    4ef4:	990c      	ldr	r1, [sp, #48]	; 0x30
    4ef6:	463a      	mov	r2, r7
    4ef8:	4620      	mov	r0, r4
    4efa:	f002 f9d5 	bl	72a8 <__pow5mult>
    4efe:	465a      	mov	r2, fp
    4f00:	900c      	str	r0, [sp, #48]	; 0x30
    4f02:	4620      	mov	r0, r4
    4f04:	990c      	ldr	r1, [sp, #48]	; 0x30
    4f06:	f002 f8e7 	bl	70d8 <__multiply>
    4f0a:	4659      	mov	r1, fp
    4f0c:	4603      	mov	r3, r0
    4f0e:	4620      	mov	r0, r4
    4f10:	9303      	str	r3, [sp, #12]
    4f12:	f001 ff4d 	bl	6db0 <_Bfree>
    4f16:	9b03      	ldr	r3, [sp, #12]
    4f18:	469b      	mov	fp, r3
    4f1a:	9b15      	ldr	r3, [sp, #84]	; 0x54
    4f1c:	1bda      	subs	r2, r3, r7
    4f1e:	f040 8311 	bne.w	5544 <_dtoa_r+0xd6c>
    4f22:	2101      	movs	r1, #1
    4f24:	4620      	mov	r0, r4
    4f26:	f002 f971 	bl	720c <__i2b>
    4f2a:	9006      	str	r0, [sp, #24]
    4f2c:	9817      	ldr	r0, [sp, #92]	; 0x5c
    4f2e:	2800      	cmp	r0, #0
    4f30:	dd05      	ble.n	4f3e <_dtoa_r+0x766>
    4f32:	9906      	ldr	r1, [sp, #24]
    4f34:	4620      	mov	r0, r4
    4f36:	9a17      	ldr	r2, [sp, #92]	; 0x5c
    4f38:	f002 f9b6 	bl	72a8 <__pow5mult>
    4f3c:	9006      	str	r0, [sp, #24]
    4f3e:	992a      	ldr	r1, [sp, #168]	; 0xa8
    4f40:	2901      	cmp	r1, #1
    4f42:	f340 810a 	ble.w	515a <_dtoa_r+0x982>
    4f46:	2700      	movs	r7, #0
    4f48:	9b17      	ldr	r3, [sp, #92]	; 0x5c
    4f4a:	2b00      	cmp	r3, #0
    4f4c:	f040 8261 	bne.w	5412 <_dtoa_r+0xc3a>
    4f50:	2301      	movs	r3, #1
    4f52:	4453      	add	r3, sl
    4f54:	f013 031f 	ands.w	r3, r3, #31
    4f58:	f040 812a 	bne.w	51b0 <_dtoa_r+0x9d8>
    4f5c:	231c      	movs	r3, #28
    4f5e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    4f60:	449a      	add	sl, r3
    4f62:	18ed      	adds	r5, r5, r3
    4f64:	18d2      	adds	r2, r2, r3
    4f66:	920f      	str	r2, [sp, #60]	; 0x3c
    4f68:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    4f6a:	2b00      	cmp	r3, #0
    4f6c:	dd05      	ble.n	4f7a <_dtoa_r+0x7a2>
    4f6e:	4659      	mov	r1, fp
    4f70:	461a      	mov	r2, r3
    4f72:	4620      	mov	r0, r4
    4f74:	f002 f852 	bl	701c <__lshift>
    4f78:	4683      	mov	fp, r0
    4f7a:	f1ba 0f00 	cmp.w	sl, #0
    4f7e:	dd05      	ble.n	4f8c <_dtoa_r+0x7b4>
    4f80:	9906      	ldr	r1, [sp, #24]
    4f82:	4652      	mov	r2, sl
    4f84:	4620      	mov	r0, r4
    4f86:	f002 f849 	bl	701c <__lshift>
    4f8a:	9006      	str	r0, [sp, #24]
    4f8c:	9818      	ldr	r0, [sp, #96]	; 0x60
    4f8e:	2800      	cmp	r0, #0
    4f90:	f040 8229 	bne.w	53e6 <_dtoa_r+0xc0e>
    4f94:	982a      	ldr	r0, [sp, #168]	; 0xa8
    4f96:	9908      	ldr	r1, [sp, #32]
    4f98:	2802      	cmp	r0, #2
    4f9a:	bfd4      	ite	le
    4f9c:	2300      	movle	r3, #0
    4f9e:	2301      	movgt	r3, #1
    4fa0:	2900      	cmp	r1, #0
    4fa2:	bfcc      	ite	gt
    4fa4:	2300      	movgt	r3, #0
    4fa6:	f003 0301 	andle.w	r3, r3, #1
    4faa:	2b00      	cmp	r3, #0
    4fac:	f000 810c 	beq.w	51c8 <_dtoa_r+0x9f0>
    4fb0:	2900      	cmp	r1, #0
    4fb2:	f040 808c 	bne.w	50ce <_dtoa_r+0x8f6>
    4fb6:	2205      	movs	r2, #5
    4fb8:	9906      	ldr	r1, [sp, #24]
    4fba:	9b08      	ldr	r3, [sp, #32]
    4fbc:	4620      	mov	r0, r4
    4fbe:	f002 f92f 	bl	7220 <__multadd>
    4fc2:	9006      	str	r0, [sp, #24]
    4fc4:	4658      	mov	r0, fp
    4fc6:	9906      	ldr	r1, [sp, #24]
    4fc8:	f001 fdb8 	bl	6b3c <__mcmp>
    4fcc:	2800      	cmp	r0, #0
    4fce:	dd7e      	ble.n	50ce <_dtoa_r+0x8f6>
    4fd0:	9d10      	ldr	r5, [sp, #64]	; 0x40
    4fd2:	3601      	adds	r6, #1
    4fd4:	2700      	movs	r7, #0
    4fd6:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
    4fda:	2331      	movs	r3, #49	; 0x31
    4fdc:	f805 3b01 	strb.w	r3, [r5], #1
    4fe0:	9906      	ldr	r1, [sp, #24]
    4fe2:	4620      	mov	r0, r4
    4fe4:	f001 fee4 	bl	6db0 <_Bfree>
    4fe8:	f1ba 0f00 	cmp.w	sl, #0
    4fec:	f000 80d5 	beq.w	519a <_dtoa_r+0x9c2>
    4ff0:	1e3b      	subs	r3, r7, #0
    4ff2:	bf18      	it	ne
    4ff4:	2301      	movne	r3, #1
    4ff6:	4557      	cmp	r7, sl
    4ff8:	bf0c      	ite	eq
    4ffa:	2300      	moveq	r3, #0
    4ffc:	f003 0301 	andne.w	r3, r3, #1
    5000:	2b00      	cmp	r3, #0
    5002:	f040 80d0 	bne.w	51a6 <_dtoa_r+0x9ce>
    5006:	4651      	mov	r1, sl
    5008:	4620      	mov	r0, r4
    500a:	f001 fed1 	bl	6db0 <_Bfree>
    500e:	9612      	str	r6, [sp, #72]	; 0x48
    5010:	4620      	mov	r0, r4
    5012:	4659      	mov	r1, fp
    5014:	f001 fecc 	bl	6db0 <_Bfree>
    5018:	9a12      	ldr	r2, [sp, #72]	; 0x48
    501a:	1c53      	adds	r3, r2, #1
    501c:	2200      	movs	r2, #0
    501e:	702a      	strb	r2, [r5, #0]
    5020:	982c      	ldr	r0, [sp, #176]	; 0xb0
    5022:	992e      	ldr	r1, [sp, #184]	; 0xb8
    5024:	6003      	str	r3, [r0, #0]
    5026:	2900      	cmp	r1, #0
    5028:	f000 81d4 	beq.w	53d4 <_dtoa_r+0xbfc>
    502c:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
    502e:	9810      	ldr	r0, [sp, #64]	; 0x40
    5030:	6015      	str	r5, [r2, #0]
    5032:	e412      	b.n	485a <_dtoa_r+0x82>
    5034:	2010      	movs	r0, #16
    5036:	f001 f889 	bl	614c <malloc>
    503a:	60c6      	str	r6, [r0, #12]
    503c:	6046      	str	r6, [r0, #4]
    503e:	6086      	str	r6, [r0, #8]
    5040:	6006      	str	r6, [r0, #0]
    5042:	4606      	mov	r6, r0
    5044:	6260      	str	r0, [r4, #36]	; 0x24
    5046:	f7ff bbd2 	b.w	47ee <_dtoa_r+0x16>
    504a:	980f      	ldr	r0, [sp, #60]	; 0x3c
    504c:	4271      	negs	r1, r6
    504e:	2200      	movs	r2, #0
    5050:	9115      	str	r1, [sp, #84]	; 0x54
    5052:	1b80      	subs	r0, r0, r6
    5054:	9217      	str	r2, [sp, #92]	; 0x5c
    5056:	900f      	str	r0, [sp, #60]	; 0x3c
    5058:	e48a      	b.n	4970 <_dtoa_r+0x198>
    505a:	2100      	movs	r1, #0
    505c:	3e01      	subs	r6, #1
    505e:	9118      	str	r1, [sp, #96]	; 0x60
    5060:	e472      	b.n	4948 <_dtoa_r+0x170>
    5062:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    5066:	f04f 0802 	mov.w	r8, #2
    506a:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
    506e:	e521      	b.n	4ab4 <_dtoa_r+0x2dc>
    5070:	982a      	ldr	r0, [sp, #168]	; 0xa8
    5072:	2801      	cmp	r0, #1
    5074:	f340 826c 	ble.w	5550 <_dtoa_r+0xd78>
    5078:	9a08      	ldr	r2, [sp, #32]
    507a:	9815      	ldr	r0, [sp, #84]	; 0x54
    507c:	1e53      	subs	r3, r2, #1
    507e:	4298      	cmp	r0, r3
    5080:	f2c0 8258 	blt.w	5534 <_dtoa_r+0xd5c>
    5084:	1ac7      	subs	r7, r0, r3
    5086:	9b08      	ldr	r3, [sp, #32]
    5088:	2b00      	cmp	r3, #0
    508a:	bfa8      	it	ge
    508c:	9d0f      	ldrge	r5, [sp, #60]	; 0x3c
    508e:	f2c0 8273 	blt.w	5578 <_dtoa_r+0xda0>
    5092:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    5094:	4620      	mov	r0, r4
    5096:	2101      	movs	r1, #1
    5098:	449a      	add	sl, r3
    509a:	18d2      	adds	r2, r2, r3
    509c:	920f      	str	r2, [sp, #60]	; 0x3c
    509e:	f002 f8b5 	bl	720c <__i2b>
    50a2:	900c      	str	r0, [sp, #48]	; 0x30
    50a4:	e708      	b.n	4eb8 <_dtoa_r+0x6e0>
    50a6:	9b08      	ldr	r3, [sp, #32]
    50a8:	b973      	cbnz	r3, 50c8 <_dtoa_r+0x8f0>
    50aa:	f240 0300 	movw	r3, #0
    50ae:	2200      	movs	r2, #0
    50b0:	f2c4 0314 	movt	r3, #16404	; 0x4014
    50b4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    50b8:	f7fc ff9c 	bl	1ff4 <__aeabi_dmul>
    50bc:	4642      	mov	r2, r8
    50be:	464b      	mov	r3, r9
    50c0:	f7fd fa1e 	bl	2500 <__aeabi_dcmpge>
    50c4:	2800      	cmp	r0, #0
    50c6:	d06a      	beq.n	519e <_dtoa_r+0x9c6>
    50c8:	2200      	movs	r2, #0
    50ca:	9206      	str	r2, [sp, #24]
    50cc:	920c      	str	r2, [sp, #48]	; 0x30
    50ce:	9b2b      	ldr	r3, [sp, #172]	; 0xac
    50d0:	2700      	movs	r7, #0
    50d2:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
    50d6:	43de      	mvns	r6, r3
    50d8:	9d10      	ldr	r5, [sp, #64]	; 0x40
    50da:	e781      	b.n	4fe0 <_dtoa_r+0x808>
    50dc:	2100      	movs	r1, #0
    50de:	9116      	str	r1, [sp, #88]	; 0x58
    50e0:	982b      	ldr	r0, [sp, #172]	; 0xac
    50e2:	2800      	cmp	r0, #0
    50e4:	f340 819f 	ble.w	5426 <_dtoa_r+0xc4e>
    50e8:	982b      	ldr	r0, [sp, #172]	; 0xac
    50ea:	4601      	mov	r1, r0
    50ec:	9011      	str	r0, [sp, #68]	; 0x44
    50ee:	9008      	str	r0, [sp, #32]
    50f0:	6a65      	ldr	r5, [r4, #36]	; 0x24
    50f2:	2200      	movs	r2, #0
    50f4:	2917      	cmp	r1, #23
    50f6:	606a      	str	r2, [r5, #4]
    50f8:	f240 82ab 	bls.w	5652 <_dtoa_r+0xe7a>
    50fc:	2304      	movs	r3, #4
    50fe:	005b      	lsls	r3, r3, #1
    5100:	3201      	adds	r2, #1
    5102:	f103 0014 	add.w	r0, r3, #20
    5106:	4288      	cmp	r0, r1
    5108:	d9f9      	bls.n	50fe <_dtoa_r+0x926>
    510a:	9b08      	ldr	r3, [sp, #32]
    510c:	606a      	str	r2, [r5, #4]
    510e:	2b0e      	cmp	r3, #14
    5110:	bf8c      	ite	hi
    5112:	2700      	movhi	r7, #0
    5114:	f007 0701 	andls.w	r7, r7, #1
    5118:	e49d      	b.n	4a56 <_dtoa_r+0x27e>
    511a:	2201      	movs	r2, #1
    511c:	9216      	str	r2, [sp, #88]	; 0x58
    511e:	9b2b      	ldr	r3, [sp, #172]	; 0xac
    5120:	18f3      	adds	r3, r6, r3
    5122:	9311      	str	r3, [sp, #68]	; 0x44
    5124:	1c59      	adds	r1, r3, #1
    5126:	2900      	cmp	r1, #0
    5128:	bfc8      	it	gt
    512a:	9108      	strgt	r1, [sp, #32]
    512c:	dce0      	bgt.n	50f0 <_dtoa_r+0x918>
    512e:	290e      	cmp	r1, #14
    5130:	bf8c      	ite	hi
    5132:	2700      	movhi	r7, #0
    5134:	f007 0701 	andls.w	r7, r7, #1
    5138:	9108      	str	r1, [sp, #32]
    513a:	e489      	b.n	4a50 <_dtoa_r+0x278>
    513c:	2301      	movs	r3, #1
    513e:	9316      	str	r3, [sp, #88]	; 0x58
    5140:	e7ce      	b.n	50e0 <_dtoa_r+0x908>
    5142:	2200      	movs	r2, #0
    5144:	9216      	str	r2, [sp, #88]	; 0x58
    5146:	e7ea      	b.n	511e <_dtoa_r+0x946>
    5148:	f04f 33ff 	mov.w	r3, #4294967295
    514c:	2700      	movs	r7, #0
    514e:	2001      	movs	r0, #1
    5150:	9311      	str	r3, [sp, #68]	; 0x44
    5152:	9016      	str	r0, [sp, #88]	; 0x58
    5154:	9308      	str	r3, [sp, #32]
    5156:	972b      	str	r7, [sp, #172]	; 0xac
    5158:	e47a      	b.n	4a50 <_dtoa_r+0x278>
    515a:	f1b8 0f00 	cmp.w	r8, #0
    515e:	f47f aef2 	bne.w	4f46 <_dtoa_r+0x76e>
    5162:	f029 437f 	bic.w	r3, r9, #4278190080	; 0xff000000
    5166:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    516a:	2b00      	cmp	r3, #0
    516c:	f47f aeeb 	bne.w	4f46 <_dtoa_r+0x76e>
    5170:	f240 0300 	movw	r3, #0
    5174:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
    5178:	ea09 0303 	and.w	r3, r9, r3
    517c:	2b00      	cmp	r3, #0
    517e:	f43f aee2 	beq.w	4f46 <_dtoa_r+0x76e>
    5182:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    5184:	f10a 0a01 	add.w	sl, sl, #1
    5188:	2701      	movs	r7, #1
    518a:	3201      	adds	r2, #1
    518c:	920f      	str	r2, [sp, #60]	; 0x3c
    518e:	e6db      	b.n	4f48 <_dtoa_r+0x770>
    5190:	4635      	mov	r5, r6
    5192:	465c      	mov	r4, fp
    5194:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
    5196:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
    519a:	9612      	str	r6, [sp, #72]	; 0x48
    519c:	e738      	b.n	5010 <_dtoa_r+0x838>
    519e:	2000      	movs	r0, #0
    51a0:	9006      	str	r0, [sp, #24]
    51a2:	900c      	str	r0, [sp, #48]	; 0x30
    51a4:	e714      	b.n	4fd0 <_dtoa_r+0x7f8>
    51a6:	4639      	mov	r1, r7
    51a8:	4620      	mov	r0, r4
    51aa:	f001 fe01 	bl	6db0 <_Bfree>
    51ae:	e72a      	b.n	5006 <_dtoa_r+0x82e>
    51b0:	f1c3 0320 	rsb	r3, r3, #32
    51b4:	2b04      	cmp	r3, #4
    51b6:	f340 8254 	ble.w	5662 <_dtoa_r+0xe8a>
    51ba:	990f      	ldr	r1, [sp, #60]	; 0x3c
    51bc:	3b04      	subs	r3, #4
    51be:	449a      	add	sl, r3
    51c0:	18ed      	adds	r5, r5, r3
    51c2:	18c9      	adds	r1, r1, r3
    51c4:	910f      	str	r1, [sp, #60]	; 0x3c
    51c6:	e6cf      	b.n	4f68 <_dtoa_r+0x790>
    51c8:	9916      	ldr	r1, [sp, #88]	; 0x58
    51ca:	2900      	cmp	r1, #0
    51cc:	f000 8131 	beq.w	5432 <_dtoa_r+0xc5a>
    51d0:	2d00      	cmp	r5, #0
    51d2:	dd05      	ble.n	51e0 <_dtoa_r+0xa08>
    51d4:	990c      	ldr	r1, [sp, #48]	; 0x30
    51d6:	462a      	mov	r2, r5
    51d8:	4620      	mov	r0, r4
    51da:	f001 ff1f 	bl	701c <__lshift>
    51de:	900c      	str	r0, [sp, #48]	; 0x30
    51e0:	2f00      	cmp	r7, #0
    51e2:	f040 81ea 	bne.w	55ba <_dtoa_r+0xde2>
    51e6:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
    51ea:	9d10      	ldr	r5, [sp, #64]	; 0x40
    51ec:	2301      	movs	r3, #1
    51ee:	f008 0001 	and.w	r0, r8, #1
    51f2:	9f0c      	ldr	r7, [sp, #48]	; 0x30
    51f4:	9011      	str	r0, [sp, #68]	; 0x44
    51f6:	950f      	str	r5, [sp, #60]	; 0x3c
    51f8:	461d      	mov	r5, r3
    51fa:	960c      	str	r6, [sp, #48]	; 0x30
    51fc:	9906      	ldr	r1, [sp, #24]
    51fe:	4658      	mov	r0, fp
    5200:	f7ff fa5a 	bl	46b8 <quorem>
    5204:	4639      	mov	r1, r7
    5206:	3030      	adds	r0, #48	; 0x30
    5208:	900b      	str	r0, [sp, #44]	; 0x2c
    520a:	4658      	mov	r0, fp
    520c:	f001 fc96 	bl	6b3c <__mcmp>
    5210:	9906      	ldr	r1, [sp, #24]
    5212:	4652      	mov	r2, sl
    5214:	4606      	mov	r6, r0
    5216:	4620      	mov	r0, r4
    5218:	f001 fe84 	bl	6f24 <__mdiff>
    521c:	68c3      	ldr	r3, [r0, #12]
    521e:	4680      	mov	r8, r0
    5220:	2b00      	cmp	r3, #0
    5222:	d03d      	beq.n	52a0 <_dtoa_r+0xac8>
    5224:	f04f 0901 	mov.w	r9, #1
    5228:	4641      	mov	r1, r8
    522a:	4620      	mov	r0, r4
    522c:	f001 fdc0 	bl	6db0 <_Bfree>
    5230:	992a      	ldr	r1, [sp, #168]	; 0xa8
    5232:	ea59 0101 	orrs.w	r1, r9, r1
    5236:	d103      	bne.n	5240 <_dtoa_r+0xa68>
    5238:	9a11      	ldr	r2, [sp, #68]	; 0x44
    523a:	2a00      	cmp	r2, #0
    523c:	f000 81eb 	beq.w	5616 <_dtoa_r+0xe3e>
    5240:	2e00      	cmp	r6, #0
    5242:	f2c0 819e 	blt.w	5582 <_dtoa_r+0xdaa>
    5246:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
    5248:	4332      	orrs	r2, r6
    524a:	d103      	bne.n	5254 <_dtoa_r+0xa7c>
    524c:	9b11      	ldr	r3, [sp, #68]	; 0x44
    524e:	2b00      	cmp	r3, #0
    5250:	f000 8197 	beq.w	5582 <_dtoa_r+0xdaa>
    5254:	f1b9 0f00 	cmp.w	r9, #0
    5258:	f300 81ce 	bgt.w	55f8 <_dtoa_r+0xe20>
    525c:	990f      	ldr	r1, [sp, #60]	; 0x3c
    525e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    5260:	f801 2b01 	strb.w	r2, [r1], #1
    5264:	9b08      	ldr	r3, [sp, #32]
    5266:	910f      	str	r1, [sp, #60]	; 0x3c
    5268:	429d      	cmp	r5, r3
    526a:	f000 81c2 	beq.w	55f2 <_dtoa_r+0xe1a>
    526e:	4659      	mov	r1, fp
    5270:	220a      	movs	r2, #10
    5272:	2300      	movs	r3, #0
    5274:	4620      	mov	r0, r4
    5276:	f001 ffd3 	bl	7220 <__multadd>
    527a:	4557      	cmp	r7, sl
    527c:	4639      	mov	r1, r7
    527e:	4683      	mov	fp, r0
    5280:	d014      	beq.n	52ac <_dtoa_r+0xad4>
    5282:	220a      	movs	r2, #10
    5284:	2300      	movs	r3, #0
    5286:	4620      	mov	r0, r4
    5288:	3501      	adds	r5, #1
    528a:	f001 ffc9 	bl	7220 <__multadd>
    528e:	4651      	mov	r1, sl
    5290:	220a      	movs	r2, #10
    5292:	2300      	movs	r3, #0
    5294:	4607      	mov	r7, r0
    5296:	4620      	mov	r0, r4
    5298:	f001 ffc2 	bl	7220 <__multadd>
    529c:	4682      	mov	sl, r0
    529e:	e7ad      	b.n	51fc <_dtoa_r+0xa24>
    52a0:	4658      	mov	r0, fp
    52a2:	4641      	mov	r1, r8
    52a4:	f001 fc4a 	bl	6b3c <__mcmp>
    52a8:	4681      	mov	r9, r0
    52aa:	e7bd      	b.n	5228 <_dtoa_r+0xa50>
    52ac:	4620      	mov	r0, r4
    52ae:	220a      	movs	r2, #10
    52b0:	2300      	movs	r3, #0
    52b2:	3501      	adds	r5, #1
    52b4:	f001 ffb4 	bl	7220 <__multadd>
    52b8:	4607      	mov	r7, r0
    52ba:	4682      	mov	sl, r0
    52bc:	e79e      	b.n	51fc <_dtoa_r+0xa24>
    52be:	9612      	str	r6, [sp, #72]	; 0x48
    52c0:	f8dd c020 	ldr.w	ip, [sp, #32]
    52c4:	e459      	b.n	4b7a <_dtoa_r+0x3a2>
    52c6:	4275      	negs	r5, r6
    52c8:	2d00      	cmp	r5, #0
    52ca:	f040 8101 	bne.w	54d0 <_dtoa_r+0xcf8>
    52ce:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    52d2:	f04f 0802 	mov.w	r8, #2
    52d6:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    52da:	e40c      	b.n	4af6 <_dtoa_r+0x31e>
    52dc:	f648 11a8 	movw	r1, #35240	; 0x89a8
    52e0:	4642      	mov	r2, r8
    52e2:	f2c0 0100 	movt	r1, #0
    52e6:	464b      	mov	r3, r9
    52e8:	eb01 01cc 	add.w	r1, r1, ip, lsl #3
    52ec:	f8cd c00c 	str.w	ip, [sp, #12]
    52f0:	9d10      	ldr	r5, [sp, #64]	; 0x40
    52f2:	e951 0102 	ldrd	r0, r1, [r1, #-8]
    52f6:	f7fc fe7d 	bl	1ff4 <__aeabi_dmul>
    52fa:	e9cd 011a 	strd	r0, r1, [sp, #104]	; 0x68
    52fe:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    5302:	f002 fe27 	bl	7f54 <__aeabi_d2iz>
    5306:	4607      	mov	r7, r0
    5308:	f7fc fe0e 	bl	1f28 <__aeabi_i2d>
    530c:	460b      	mov	r3, r1
    530e:	4602      	mov	r2, r0
    5310:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    5314:	f7fc fcba 	bl	1c8c <__aeabi_dsub>
    5318:	f107 0330 	add.w	r3, r7, #48	; 0x30
    531c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    5320:	f805 3b01 	strb.w	r3, [r5], #1
    5324:	f8dd c00c 	ldr.w	ip, [sp, #12]
    5328:	f1bc 0f01 	cmp.w	ip, #1
    532c:	d029      	beq.n	5382 <_dtoa_r+0xbaa>
    532e:	46d1      	mov	r9, sl
    5330:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    5334:	46b2      	mov	sl, r6
    5336:	9e10      	ldr	r6, [sp, #64]	; 0x40
    5338:	951c      	str	r5, [sp, #112]	; 0x70
    533a:	2701      	movs	r7, #1
    533c:	4665      	mov	r5, ip
    533e:	46a0      	mov	r8, r4
    5340:	f240 0300 	movw	r3, #0
    5344:	2200      	movs	r2, #0
    5346:	f2c4 0324 	movt	r3, #16420	; 0x4024
    534a:	f7fc fe53 	bl	1ff4 <__aeabi_dmul>
    534e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    5352:	f002 fdff 	bl	7f54 <__aeabi_d2iz>
    5356:	4604      	mov	r4, r0
    5358:	f7fc fde6 	bl	1f28 <__aeabi_i2d>
    535c:	3430      	adds	r4, #48	; 0x30
    535e:	4602      	mov	r2, r0
    5360:	460b      	mov	r3, r1
    5362:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    5366:	f7fc fc91 	bl	1c8c <__aeabi_dsub>
    536a:	55f4      	strb	r4, [r6, r7]
    536c:	3701      	adds	r7, #1
    536e:	42af      	cmp	r7, r5
    5370:	d1e6      	bne.n	5340 <_dtoa_r+0xb68>
    5372:	9d1c      	ldr	r5, [sp, #112]	; 0x70
    5374:	3f01      	subs	r7, #1
    5376:	4656      	mov	r6, sl
    5378:	4644      	mov	r4, r8
    537a:	46ca      	mov	sl, r9
    537c:	19ed      	adds	r5, r5, r7
    537e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    5382:	f240 0300 	movw	r3, #0
    5386:	2200      	movs	r2, #0
    5388:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
    538c:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	; 0x68
    5390:	f7fc fc7e 	bl	1c90 <__adddf3>
    5394:	4602      	mov	r2, r0
    5396:	460b      	mov	r3, r1
    5398:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    539c:	f7fd f8ba 	bl	2514 <__aeabi_dcmpgt>
    53a0:	b9f0      	cbnz	r0, 53e0 <_dtoa_r+0xc08>
    53a2:	f240 0100 	movw	r1, #0
    53a6:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
    53aa:	2000      	movs	r0, #0
    53ac:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
    53b0:	f7fc fc6c 	bl	1c8c <__aeabi_dsub>
    53b4:	4602      	mov	r2, r0
    53b6:	460b      	mov	r3, r1
    53b8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    53bc:	f7fd f88c 	bl	24d8 <__aeabi_dcmplt>
    53c0:	2800      	cmp	r0, #0
    53c2:	f43f acac 	beq.w	4d1e <_dtoa_r+0x546>
    53c6:	462b      	mov	r3, r5
    53c8:	461d      	mov	r5, r3
    53ca:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
    53ce:	2a30      	cmp	r2, #48	; 0x30
    53d0:	d0fa      	beq.n	53c8 <_dtoa_r+0xbf0>
    53d2:	e61d      	b.n	5010 <_dtoa_r+0x838>
    53d4:	9810      	ldr	r0, [sp, #64]	; 0x40
    53d6:	f7ff ba40 	b.w	485a <_dtoa_r+0x82>
    53da:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
    53de:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    53e0:	9e12      	ldr	r6, [sp, #72]	; 0x48
    53e2:	9910      	ldr	r1, [sp, #64]	; 0x40
    53e4:	e550      	b.n	4e88 <_dtoa_r+0x6b0>
    53e6:	4658      	mov	r0, fp
    53e8:	9906      	ldr	r1, [sp, #24]
    53ea:	f001 fba7 	bl	6b3c <__mcmp>
    53ee:	2800      	cmp	r0, #0
    53f0:	f6bf add0 	bge.w	4f94 <_dtoa_r+0x7bc>
    53f4:	4659      	mov	r1, fp
    53f6:	4620      	mov	r0, r4
    53f8:	220a      	movs	r2, #10
    53fa:	2300      	movs	r3, #0
    53fc:	f001 ff10 	bl	7220 <__multadd>
    5400:	9916      	ldr	r1, [sp, #88]	; 0x58
    5402:	3e01      	subs	r6, #1
    5404:	4683      	mov	fp, r0
    5406:	2900      	cmp	r1, #0
    5408:	f040 8119 	bne.w	563e <_dtoa_r+0xe66>
    540c:	9a11      	ldr	r2, [sp, #68]	; 0x44
    540e:	9208      	str	r2, [sp, #32]
    5410:	e5c0      	b.n	4f94 <_dtoa_r+0x7bc>
    5412:	9806      	ldr	r0, [sp, #24]
    5414:	6903      	ldr	r3, [r0, #16]
    5416:	eb00 0383 	add.w	r3, r0, r3, lsl #2
    541a:	6918      	ldr	r0, [r3, #16]
    541c:	f001 fb3c 	bl	6a98 <__hi0bits>
    5420:	f1c0 0320 	rsb	r3, r0, #32
    5424:	e595      	b.n	4f52 <_dtoa_r+0x77a>
    5426:	2101      	movs	r1, #1
    5428:	9111      	str	r1, [sp, #68]	; 0x44
    542a:	9108      	str	r1, [sp, #32]
    542c:	912b      	str	r1, [sp, #172]	; 0xac
    542e:	f7ff bb0f 	b.w	4a50 <_dtoa_r+0x278>
    5432:	9d10      	ldr	r5, [sp, #64]	; 0x40
    5434:	46b1      	mov	r9, r6
    5436:	9f16      	ldr	r7, [sp, #88]	; 0x58
    5438:	46aa      	mov	sl, r5
    543a:	f8dd 8018 	ldr.w	r8, [sp, #24]
    543e:	9e08      	ldr	r6, [sp, #32]
    5440:	e002      	b.n	5448 <_dtoa_r+0xc70>
    5442:	f001 feed 	bl	7220 <__multadd>
    5446:	4683      	mov	fp, r0
    5448:	4641      	mov	r1, r8
    544a:	4658      	mov	r0, fp
    544c:	f7ff f934 	bl	46b8 <quorem>
    5450:	3501      	adds	r5, #1
    5452:	220a      	movs	r2, #10
    5454:	2300      	movs	r3, #0
    5456:	4659      	mov	r1, fp
    5458:	f100 0c30 	add.w	ip, r0, #48	; 0x30
    545c:	f80a c007 	strb.w	ip, [sl, r7]
    5460:	3701      	adds	r7, #1
    5462:	4620      	mov	r0, r4
    5464:	42be      	cmp	r6, r7
    5466:	dcec      	bgt.n	5442 <_dtoa_r+0xc6a>
    5468:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
    546c:	464e      	mov	r6, r9
    546e:	2700      	movs	r7, #0
    5470:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    5474:	4659      	mov	r1, fp
    5476:	2201      	movs	r2, #1
    5478:	4620      	mov	r0, r4
    547a:	f001 fdcf 	bl	701c <__lshift>
    547e:	9906      	ldr	r1, [sp, #24]
    5480:	4683      	mov	fp, r0
    5482:	f001 fb5b 	bl	6b3c <__mcmp>
    5486:	2800      	cmp	r0, #0
    5488:	dd0f      	ble.n	54aa <_dtoa_r+0xcd2>
    548a:	9910      	ldr	r1, [sp, #64]	; 0x40
    548c:	e000      	b.n	5490 <_dtoa_r+0xcb8>
    548e:	461d      	mov	r5, r3
    5490:	f815 2c01 	ldrb.w	r2, [r5, #-1]
    5494:	1e6b      	subs	r3, r5, #1
    5496:	2a39      	cmp	r2, #57	; 0x39
    5498:	f040 808c 	bne.w	55b4 <_dtoa_r+0xddc>
    549c:	428b      	cmp	r3, r1
    549e:	d1f6      	bne.n	548e <_dtoa_r+0xcb6>
    54a0:	9910      	ldr	r1, [sp, #64]	; 0x40
    54a2:	2331      	movs	r3, #49	; 0x31
    54a4:	3601      	adds	r6, #1
    54a6:	700b      	strb	r3, [r1, #0]
    54a8:	e59a      	b.n	4fe0 <_dtoa_r+0x808>
    54aa:	d103      	bne.n	54b4 <_dtoa_r+0xcdc>
    54ac:	980b      	ldr	r0, [sp, #44]	; 0x2c
    54ae:	f010 0f01 	tst.w	r0, #1
    54b2:	d1ea      	bne.n	548a <_dtoa_r+0xcb2>
    54b4:	462b      	mov	r3, r5
    54b6:	461d      	mov	r5, r3
    54b8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
    54bc:	2a30      	cmp	r2, #48	; 0x30
    54be:	d0fa      	beq.n	54b6 <_dtoa_r+0xcde>
    54c0:	e58e      	b.n	4fe0 <_dtoa_r+0x808>
    54c2:	4659      	mov	r1, fp
    54c4:	9a15      	ldr	r2, [sp, #84]	; 0x54
    54c6:	4620      	mov	r0, r4
    54c8:	f001 feee 	bl	72a8 <__pow5mult>
    54cc:	4683      	mov	fp, r0
    54ce:	e528      	b.n	4f22 <_dtoa_r+0x74a>
    54d0:	f005 030f 	and.w	r3, r5, #15
    54d4:	f648 12a8 	movw	r2, #35240	; 0x89a8
    54d8:	f2c0 0200 	movt	r2, #0
    54dc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    54e0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
    54e4:	e9d3 2300 	ldrd	r2, r3, [r3]
    54e8:	f7fc fd84 	bl	1ff4 <__aeabi_dmul>
    54ec:	112d      	asrs	r5, r5, #4
    54ee:	bf08      	it	eq
    54f0:	f04f 0802 	moveq.w	r8, #2
    54f4:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    54f8:	f43f aafd 	beq.w	4af6 <_dtoa_r+0x31e>
    54fc:	f648 2780 	movw	r7, #35456	; 0x8a80
    5500:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    5504:	f04f 0802 	mov.w	r8, #2
    5508:	f2c0 0700 	movt	r7, #0
    550c:	f015 0f01 	tst.w	r5, #1
    5510:	4610      	mov	r0, r2
    5512:	4619      	mov	r1, r3
    5514:	d007      	beq.n	5526 <_dtoa_r+0xd4e>
    5516:	e9d7 2300 	ldrd	r2, r3, [r7]
    551a:	f108 0801 	add.w	r8, r8, #1
    551e:	f7fc fd69 	bl	1ff4 <__aeabi_dmul>
    5522:	4602      	mov	r2, r0
    5524:	460b      	mov	r3, r1
    5526:	3708      	adds	r7, #8
    5528:	106d      	asrs	r5, r5, #1
    552a:	d1ef      	bne.n	550c <_dtoa_r+0xd34>
    552c:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
    5530:	f7ff bae1 	b.w	4af6 <_dtoa_r+0x31e>
    5534:	9915      	ldr	r1, [sp, #84]	; 0x54
    5536:	9a17      	ldr	r2, [sp, #92]	; 0x5c
    5538:	1a5b      	subs	r3, r3, r1
    553a:	18c9      	adds	r1, r1, r3
    553c:	18d2      	adds	r2, r2, r3
    553e:	9115      	str	r1, [sp, #84]	; 0x54
    5540:	9217      	str	r2, [sp, #92]	; 0x5c
    5542:	e5a0      	b.n	5086 <_dtoa_r+0x8ae>
    5544:	4659      	mov	r1, fp
    5546:	4620      	mov	r0, r4
    5548:	f001 feae 	bl	72a8 <__pow5mult>
    554c:	4683      	mov	fp, r0
    554e:	e4e8      	b.n	4f22 <_dtoa_r+0x74a>
    5550:	9919      	ldr	r1, [sp, #100]	; 0x64
    5552:	2900      	cmp	r1, #0
    5554:	d047      	beq.n	55e6 <_dtoa_r+0xe0e>
    5556:	f503 6386 	add.w	r3, r3, #1072	; 0x430
    555a:	9f15      	ldr	r7, [sp, #84]	; 0x54
    555c:	3303      	adds	r3, #3
    555e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    5560:	e597      	b.n	5092 <_dtoa_r+0x8ba>
    5562:	3201      	adds	r2, #1
    5564:	b2d2      	uxtb	r2, r2
    5566:	e49d      	b.n	4ea4 <_dtoa_r+0x6cc>
    5568:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
    556c:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
    5570:	9e1d      	ldr	r6, [sp, #116]	; 0x74
    5572:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    5574:	f7ff bbd3 	b.w	4d1e <_dtoa_r+0x546>
    5578:	990f      	ldr	r1, [sp, #60]	; 0x3c
    557a:	2300      	movs	r3, #0
    557c:	9808      	ldr	r0, [sp, #32]
    557e:	1a0d      	subs	r5, r1, r0
    5580:	e587      	b.n	5092 <_dtoa_r+0x8ba>
    5582:	f1b9 0f00 	cmp.w	r9, #0
    5586:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    5588:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    558a:	dd0f      	ble.n	55ac <_dtoa_r+0xdd4>
    558c:	4659      	mov	r1, fp
    558e:	2201      	movs	r2, #1
    5590:	4620      	mov	r0, r4
    5592:	f001 fd43 	bl	701c <__lshift>
    5596:	9906      	ldr	r1, [sp, #24]
    5598:	4683      	mov	fp, r0
    559a:	f001 facf 	bl	6b3c <__mcmp>
    559e:	2800      	cmp	r0, #0
    55a0:	dd47      	ble.n	5632 <_dtoa_r+0xe5a>
    55a2:	990b      	ldr	r1, [sp, #44]	; 0x2c
    55a4:	2939      	cmp	r1, #57	; 0x39
    55a6:	d031      	beq.n	560c <_dtoa_r+0xe34>
    55a8:	3101      	adds	r1, #1
    55aa:	910b      	str	r1, [sp, #44]	; 0x2c
    55ac:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    55ae:	f805 2b01 	strb.w	r2, [r5], #1
    55b2:	e515      	b.n	4fe0 <_dtoa_r+0x808>
    55b4:	3201      	adds	r2, #1
    55b6:	701a      	strb	r2, [r3, #0]
    55b8:	e512      	b.n	4fe0 <_dtoa_r+0x808>
    55ba:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    55bc:	4620      	mov	r0, r4
    55be:	6851      	ldr	r1, [r2, #4]
    55c0:	f001 fc12 	bl	6de8 <_Balloc>
    55c4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    55c6:	f103 010c 	add.w	r1, r3, #12
    55ca:	691a      	ldr	r2, [r3, #16]
    55cc:	3202      	adds	r2, #2
    55ce:	0092      	lsls	r2, r2, #2
    55d0:	4605      	mov	r5, r0
    55d2:	300c      	adds	r0, #12
    55d4:	f001 f8ce 	bl	6774 <memcpy>
    55d8:	4620      	mov	r0, r4
    55da:	4629      	mov	r1, r5
    55dc:	2201      	movs	r2, #1
    55de:	f001 fd1d 	bl	701c <__lshift>
    55e2:	4682      	mov	sl, r0
    55e4:	e601      	b.n	51ea <_dtoa_r+0xa12>
    55e6:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
    55e8:	9f15      	ldr	r7, [sp, #84]	; 0x54
    55ea:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    55ec:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
    55f0:	e54f      	b.n	5092 <_dtoa_r+0x8ba>
    55f2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    55f4:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    55f6:	e73d      	b.n	5474 <_dtoa_r+0xc9c>
    55f8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    55fa:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    55fc:	2b39      	cmp	r3, #57	; 0x39
    55fe:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    5600:	d004      	beq.n	560c <_dtoa_r+0xe34>
    5602:	980b      	ldr	r0, [sp, #44]	; 0x2c
    5604:	1c43      	adds	r3, r0, #1
    5606:	f805 3b01 	strb.w	r3, [r5], #1
    560a:	e4e9      	b.n	4fe0 <_dtoa_r+0x808>
    560c:	2339      	movs	r3, #57	; 0x39
    560e:	f805 3b01 	strb.w	r3, [r5], #1
    5612:	9910      	ldr	r1, [sp, #64]	; 0x40
    5614:	e73c      	b.n	5490 <_dtoa_r+0xcb8>
    5616:	980b      	ldr	r0, [sp, #44]	; 0x2c
    5618:	4633      	mov	r3, r6
    561a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    561c:	2839      	cmp	r0, #57	; 0x39
    561e:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    5620:	d0f4      	beq.n	560c <_dtoa_r+0xe34>
    5622:	2b00      	cmp	r3, #0
    5624:	dd01      	ble.n	562a <_dtoa_r+0xe52>
    5626:	3001      	adds	r0, #1
    5628:	900b      	str	r0, [sp, #44]	; 0x2c
    562a:	990b      	ldr	r1, [sp, #44]	; 0x2c
    562c:	f805 1b01 	strb.w	r1, [r5], #1
    5630:	e4d6      	b.n	4fe0 <_dtoa_r+0x808>
    5632:	d1bb      	bne.n	55ac <_dtoa_r+0xdd4>
    5634:	980b      	ldr	r0, [sp, #44]	; 0x2c
    5636:	f010 0f01 	tst.w	r0, #1
    563a:	d0b7      	beq.n	55ac <_dtoa_r+0xdd4>
    563c:	e7b1      	b.n	55a2 <_dtoa_r+0xdca>
    563e:	2300      	movs	r3, #0
    5640:	990c      	ldr	r1, [sp, #48]	; 0x30
    5642:	4620      	mov	r0, r4
    5644:	220a      	movs	r2, #10
    5646:	f001 fdeb 	bl	7220 <__multadd>
    564a:	9b11      	ldr	r3, [sp, #68]	; 0x44
    564c:	9308      	str	r3, [sp, #32]
    564e:	900c      	str	r0, [sp, #48]	; 0x30
    5650:	e4a0      	b.n	4f94 <_dtoa_r+0x7bc>
    5652:	9908      	ldr	r1, [sp, #32]
    5654:	290e      	cmp	r1, #14
    5656:	bf8c      	ite	hi
    5658:	2700      	movhi	r7, #0
    565a:	f007 0701 	andls.w	r7, r7, #1
    565e:	f7ff b9fa 	b.w	4a56 <_dtoa_r+0x27e>
    5662:	f43f ac81 	beq.w	4f68 <_dtoa_r+0x790>
    5666:	331c      	adds	r3, #28
    5668:	e479      	b.n	4f5e <_dtoa_r+0x786>
    566a:	2701      	movs	r7, #1
    566c:	f7ff b98a 	b.w	4984 <_dtoa_r+0x1ac>

00005670 <_fflush_r>:
    5670:	690b      	ldr	r3, [r1, #16]
    5672:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    5676:	460c      	mov	r4, r1
    5678:	4680      	mov	r8, r0
    567a:	2b00      	cmp	r3, #0
    567c:	d071      	beq.n	5762 <_fflush_r+0xf2>
    567e:	b110      	cbz	r0, 5686 <_fflush_r+0x16>
    5680:	6983      	ldr	r3, [r0, #24]
    5682:	2b00      	cmp	r3, #0
    5684:	d078      	beq.n	5778 <_fflush_r+0x108>
    5686:	f648 1300 	movw	r3, #35072	; 0x8900
    568a:	f2c0 0300 	movt	r3, #0
    568e:	429c      	cmp	r4, r3
    5690:	bf08      	it	eq
    5692:	f8d8 4004 	ldreq.w	r4, [r8, #4]
    5696:	d010      	beq.n	56ba <_fflush_r+0x4a>
    5698:	f648 1320 	movw	r3, #35104	; 0x8920
    569c:	f2c0 0300 	movt	r3, #0
    56a0:	429c      	cmp	r4, r3
    56a2:	bf08      	it	eq
    56a4:	f8d8 4008 	ldreq.w	r4, [r8, #8]
    56a8:	d007      	beq.n	56ba <_fflush_r+0x4a>
    56aa:	f648 1340 	movw	r3, #35136	; 0x8940
    56ae:	f2c0 0300 	movt	r3, #0
    56b2:	429c      	cmp	r4, r3
    56b4:	bf08      	it	eq
    56b6:	f8d8 400c 	ldreq.w	r4, [r8, #12]
    56ba:	89a3      	ldrh	r3, [r4, #12]
    56bc:	b21a      	sxth	r2, r3
    56be:	f012 0f08 	tst.w	r2, #8
    56c2:	d135      	bne.n	5730 <_fflush_r+0xc0>
    56c4:	6862      	ldr	r2, [r4, #4]
    56c6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
    56ca:	81a3      	strh	r3, [r4, #12]
    56cc:	2a00      	cmp	r2, #0
    56ce:	dd5e      	ble.n	578e <_fflush_r+0x11e>
    56d0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
    56d2:	2e00      	cmp	r6, #0
    56d4:	d045      	beq.n	5762 <_fflush_r+0xf2>
    56d6:	b29b      	uxth	r3, r3
    56d8:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
    56dc:	bf18      	it	ne
    56de:	6d65      	ldrne	r5, [r4, #84]	; 0x54
    56e0:	d059      	beq.n	5796 <_fflush_r+0x126>
    56e2:	f013 0f04 	tst.w	r3, #4
    56e6:	d14a      	bne.n	577e <_fflush_r+0x10e>
    56e8:	2300      	movs	r3, #0
    56ea:	4640      	mov	r0, r8
    56ec:	6a21      	ldr	r1, [r4, #32]
    56ee:	462a      	mov	r2, r5
    56f0:	47b0      	blx	r6
    56f2:	4285      	cmp	r5, r0
    56f4:	d138      	bne.n	5768 <_fflush_r+0xf8>
    56f6:	89a1      	ldrh	r1, [r4, #12]
    56f8:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
    56fc:	6922      	ldr	r2, [r4, #16]
    56fe:	f2c0 0300 	movt	r3, #0
    5702:	ea01 0303 	and.w	r3, r1, r3
    5706:	2100      	movs	r1, #0
    5708:	6061      	str	r1, [r4, #4]
    570a:	f413 5f80 	tst.w	r3, #4096	; 0x1000
    570e:	6b61      	ldr	r1, [r4, #52]	; 0x34
    5710:	81a3      	strh	r3, [r4, #12]
    5712:	6022      	str	r2, [r4, #0]
    5714:	bf18      	it	ne
    5716:	6565      	strne	r5, [r4, #84]	; 0x54
    5718:	b319      	cbz	r1, 5762 <_fflush_r+0xf2>
    571a:	f104 0344 	add.w	r3, r4, #68	; 0x44
    571e:	4299      	cmp	r1, r3
    5720:	d002      	beq.n	5728 <_fflush_r+0xb8>
    5722:	4640      	mov	r0, r8
    5724:	f000 f998 	bl	5a58 <_free_r>
    5728:	2000      	movs	r0, #0
    572a:	6360      	str	r0, [r4, #52]	; 0x34
    572c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    5730:	6926      	ldr	r6, [r4, #16]
    5732:	b1b6      	cbz	r6, 5762 <_fflush_r+0xf2>
    5734:	6825      	ldr	r5, [r4, #0]
    5736:	6026      	str	r6, [r4, #0]
    5738:	1bad      	subs	r5, r5, r6
    573a:	f012 0f03 	tst.w	r2, #3
    573e:	bf0c      	ite	eq
    5740:	6963      	ldreq	r3, [r4, #20]
    5742:	2300      	movne	r3, #0
    5744:	60a3      	str	r3, [r4, #8]
    5746:	e00a      	b.n	575e <_fflush_r+0xee>
    5748:	4632      	mov	r2, r6
    574a:	462b      	mov	r3, r5
    574c:	6aa7      	ldr	r7, [r4, #40]	; 0x28
    574e:	4640      	mov	r0, r8
    5750:	6a21      	ldr	r1, [r4, #32]
    5752:	47b8      	blx	r7
    5754:	2800      	cmp	r0, #0
    5756:	ebc0 0505 	rsb	r5, r0, r5
    575a:	4406      	add	r6, r0
    575c:	dd04      	ble.n	5768 <_fflush_r+0xf8>
    575e:	2d00      	cmp	r5, #0
    5760:	dcf2      	bgt.n	5748 <_fflush_r+0xd8>
    5762:	2000      	movs	r0, #0
    5764:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    5768:	89a3      	ldrh	r3, [r4, #12]
    576a:	f04f 30ff 	mov.w	r0, #4294967295
    576e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    5772:	81a3      	strh	r3, [r4, #12]
    5774:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    5778:	f000 f8ea 	bl	5950 <__sinit>
    577c:	e783      	b.n	5686 <_fflush_r+0x16>
    577e:	6862      	ldr	r2, [r4, #4]
    5780:	6b63      	ldr	r3, [r4, #52]	; 0x34
    5782:	1aad      	subs	r5, r5, r2
    5784:	2b00      	cmp	r3, #0
    5786:	d0af      	beq.n	56e8 <_fflush_r+0x78>
    5788:	6c23      	ldr	r3, [r4, #64]	; 0x40
    578a:	1aed      	subs	r5, r5, r3
    578c:	e7ac      	b.n	56e8 <_fflush_r+0x78>
    578e:	6c22      	ldr	r2, [r4, #64]	; 0x40
    5790:	2a00      	cmp	r2, #0
    5792:	dc9d      	bgt.n	56d0 <_fflush_r+0x60>
    5794:	e7e5      	b.n	5762 <_fflush_r+0xf2>
    5796:	2301      	movs	r3, #1
    5798:	4640      	mov	r0, r8
    579a:	6a21      	ldr	r1, [r4, #32]
    579c:	47b0      	blx	r6
    579e:	f1b0 3fff 	cmp.w	r0, #4294967295
    57a2:	4605      	mov	r5, r0
    57a4:	d002      	beq.n	57ac <_fflush_r+0x13c>
    57a6:	89a3      	ldrh	r3, [r4, #12]
    57a8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
    57aa:	e79a      	b.n	56e2 <_fflush_r+0x72>
    57ac:	f8d8 3000 	ldr.w	r3, [r8]
    57b0:	2b1d      	cmp	r3, #29
    57b2:	d0d6      	beq.n	5762 <_fflush_r+0xf2>
    57b4:	89a3      	ldrh	r3, [r4, #12]
    57b6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    57ba:	81a3      	strh	r3, [r4, #12]
    57bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

000057c0 <fflush>:
    57c0:	4601      	mov	r1, r0
    57c2:	b128      	cbz	r0, 57d0 <fflush+0x10>
    57c4:	f240 0324 	movw	r3, #36	; 0x24
    57c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    57cc:	6818      	ldr	r0, [r3, #0]
    57ce:	e74f      	b.n	5670 <_fflush_r>
    57d0:	f648 0384 	movw	r3, #34948	; 0x8884
    57d4:	f245 6171 	movw	r1, #22129	; 0x5671
    57d8:	f2c0 0300 	movt	r3, #0
    57dc:	f2c0 0100 	movt	r1, #0
    57e0:	6818      	ldr	r0, [r3, #0]
    57e2:	f000 bbb3 	b.w	5f4c <_fwalk_reent>
    57e6:	bf00      	nop

000057e8 <__sfp_lock_acquire>:
    57e8:	4770      	bx	lr
    57ea:	bf00      	nop

000057ec <__sfp_lock_release>:
    57ec:	4770      	bx	lr
    57ee:	bf00      	nop

000057f0 <__sinit_lock_acquire>:
    57f0:	4770      	bx	lr
    57f2:	bf00      	nop

000057f4 <__sinit_lock_release>:
    57f4:	4770      	bx	lr
    57f6:	bf00      	nop

000057f8 <__fp_lock>:
    57f8:	2000      	movs	r0, #0
    57fa:	4770      	bx	lr

000057fc <__fp_unlock>:
    57fc:	2000      	movs	r0, #0
    57fe:	4770      	bx	lr

00005800 <__fp_unlock_all>:
    5800:	f240 0324 	movw	r3, #36	; 0x24
    5804:	f245 71fd 	movw	r1, #22525	; 0x57fd
    5808:	f2c2 0300 	movt	r3, #8192	; 0x2000
    580c:	f2c0 0100 	movt	r1, #0
    5810:	6818      	ldr	r0, [r3, #0]
    5812:	f000 bbc5 	b.w	5fa0 <_fwalk>
    5816:	bf00      	nop

00005818 <__fp_lock_all>:
    5818:	f240 0324 	movw	r3, #36	; 0x24
    581c:	f245 71f9 	movw	r1, #22521	; 0x57f9
    5820:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5824:	f2c0 0100 	movt	r1, #0
    5828:	6818      	ldr	r0, [r3, #0]
    582a:	f000 bbb9 	b.w	5fa0 <_fwalk>
    582e:	bf00      	nop

00005830 <_cleanup_r>:
    5830:	f647 4119 	movw	r1, #31769	; 0x7c19
    5834:	f2c0 0100 	movt	r1, #0
    5838:	f000 bbb2 	b.w	5fa0 <_fwalk>

0000583c <_cleanup>:
    583c:	f648 0384 	movw	r3, #34948	; 0x8884
    5840:	f2c0 0300 	movt	r3, #0
    5844:	6818      	ldr	r0, [r3, #0]
    5846:	e7f3      	b.n	5830 <_cleanup_r>

00005848 <std>:
    5848:	b510      	push	{r4, lr}
    584a:	4604      	mov	r4, r0
    584c:	2300      	movs	r3, #0
    584e:	305c      	adds	r0, #92	; 0x5c
    5850:	81a1      	strh	r1, [r4, #12]
    5852:	4619      	mov	r1, r3
    5854:	81e2      	strh	r2, [r4, #14]
    5856:	2208      	movs	r2, #8
    5858:	6023      	str	r3, [r4, #0]
    585a:	6063      	str	r3, [r4, #4]
    585c:	60a3      	str	r3, [r4, #8]
    585e:	6663      	str	r3, [r4, #100]	; 0x64
    5860:	6123      	str	r3, [r4, #16]
    5862:	6163      	str	r3, [r4, #20]
    5864:	61a3      	str	r3, [r4, #24]
    5866:	f001 f8a9 	bl	69bc <memset>
    586a:	f647 0079 	movw	r0, #30841	; 0x7879
    586e:	f647 013d 	movw	r1, #30781	; 0x783d
    5872:	f647 0215 	movw	r2, #30741	; 0x7815
    5876:	f647 030d 	movw	r3, #30733	; 0x780d
    587a:	f2c0 0000 	movt	r0, #0
    587e:	f2c0 0100 	movt	r1, #0
    5882:	f2c0 0200 	movt	r2, #0
    5886:	f2c0 0300 	movt	r3, #0
    588a:	6260      	str	r0, [r4, #36]	; 0x24
    588c:	62a1      	str	r1, [r4, #40]	; 0x28
    588e:	62e2      	str	r2, [r4, #44]	; 0x2c
    5890:	6323      	str	r3, [r4, #48]	; 0x30
    5892:	6224      	str	r4, [r4, #32]
    5894:	bd10      	pop	{r4, pc}
    5896:	bf00      	nop

00005898 <__sfmoreglue>:
    5898:	b570      	push	{r4, r5, r6, lr}
    589a:	2568      	movs	r5, #104	; 0x68
    589c:	460e      	mov	r6, r1
    589e:	fb05 f501 	mul.w	r5, r5, r1
    58a2:	f105 010c 	add.w	r1, r5, #12
    58a6:	f000 fc59 	bl	615c <_malloc_r>
    58aa:	4604      	mov	r4, r0
    58ac:	b148      	cbz	r0, 58c2 <__sfmoreglue+0x2a>
    58ae:	f100 030c 	add.w	r3, r0, #12
    58b2:	2100      	movs	r1, #0
    58b4:	6046      	str	r6, [r0, #4]
    58b6:	462a      	mov	r2, r5
    58b8:	4618      	mov	r0, r3
    58ba:	6021      	str	r1, [r4, #0]
    58bc:	60a3      	str	r3, [r4, #8]
    58be:	f001 f87d 	bl	69bc <memset>
    58c2:	4620      	mov	r0, r4
    58c4:	bd70      	pop	{r4, r5, r6, pc}
    58c6:	bf00      	nop

000058c8 <__sfp>:
    58c8:	f648 0384 	movw	r3, #34948	; 0x8884
    58cc:	f2c0 0300 	movt	r3, #0
    58d0:	b570      	push	{r4, r5, r6, lr}
    58d2:	681d      	ldr	r5, [r3, #0]
    58d4:	4606      	mov	r6, r0
    58d6:	69ab      	ldr	r3, [r5, #24]
    58d8:	2b00      	cmp	r3, #0
    58da:	d02a      	beq.n	5932 <__sfp+0x6a>
    58dc:	35d8      	adds	r5, #216	; 0xd8
    58de:	686b      	ldr	r3, [r5, #4]
    58e0:	68ac      	ldr	r4, [r5, #8]
    58e2:	3b01      	subs	r3, #1
    58e4:	d503      	bpl.n	58ee <__sfp+0x26>
    58e6:	e020      	b.n	592a <__sfp+0x62>
    58e8:	3468      	adds	r4, #104	; 0x68
    58ea:	3b01      	subs	r3, #1
    58ec:	d41d      	bmi.n	592a <__sfp+0x62>
    58ee:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
    58f2:	2a00      	cmp	r2, #0
    58f4:	d1f8      	bne.n	58e8 <__sfp+0x20>
    58f6:	2500      	movs	r5, #0
    58f8:	f04f 33ff 	mov.w	r3, #4294967295
    58fc:	6665      	str	r5, [r4, #100]	; 0x64
    58fe:	f104 005c 	add.w	r0, r4, #92	; 0x5c
    5902:	81e3      	strh	r3, [r4, #14]
    5904:	4629      	mov	r1, r5
    5906:	f04f 0301 	mov.w	r3, #1
    590a:	6025      	str	r5, [r4, #0]
    590c:	81a3      	strh	r3, [r4, #12]
    590e:	2208      	movs	r2, #8
    5910:	60a5      	str	r5, [r4, #8]
    5912:	6065      	str	r5, [r4, #4]
    5914:	6125      	str	r5, [r4, #16]
    5916:	6165      	str	r5, [r4, #20]
    5918:	61a5      	str	r5, [r4, #24]
    591a:	f001 f84f 	bl	69bc <memset>
    591e:	64e5      	str	r5, [r4, #76]	; 0x4c
    5920:	6365      	str	r5, [r4, #52]	; 0x34
    5922:	63a5      	str	r5, [r4, #56]	; 0x38
    5924:	64a5      	str	r5, [r4, #72]	; 0x48
    5926:	4620      	mov	r0, r4
    5928:	bd70      	pop	{r4, r5, r6, pc}
    592a:	6828      	ldr	r0, [r5, #0]
    592c:	b128      	cbz	r0, 593a <__sfp+0x72>
    592e:	4605      	mov	r5, r0
    5930:	e7d5      	b.n	58de <__sfp+0x16>
    5932:	4628      	mov	r0, r5
    5934:	f000 f80c 	bl	5950 <__sinit>
    5938:	e7d0      	b.n	58dc <__sfp+0x14>
    593a:	4630      	mov	r0, r6
    593c:	2104      	movs	r1, #4
    593e:	f7ff ffab 	bl	5898 <__sfmoreglue>
    5942:	6028      	str	r0, [r5, #0]
    5944:	2800      	cmp	r0, #0
    5946:	d1f2      	bne.n	592e <__sfp+0x66>
    5948:	230c      	movs	r3, #12
    594a:	4604      	mov	r4, r0
    594c:	6033      	str	r3, [r6, #0]
    594e:	e7ea      	b.n	5926 <__sfp+0x5e>

00005950 <__sinit>:
    5950:	b570      	push	{r4, r5, r6, lr}
    5952:	6986      	ldr	r6, [r0, #24]
    5954:	4604      	mov	r4, r0
    5956:	b106      	cbz	r6, 595a <__sinit+0xa>
    5958:	bd70      	pop	{r4, r5, r6, pc}
    595a:	f645 0331 	movw	r3, #22577	; 0x5831
    595e:	2501      	movs	r5, #1
    5960:	f2c0 0300 	movt	r3, #0
    5964:	f8c0 60d8 	str.w	r6, [r0, #216]	; 0xd8
    5968:	6283      	str	r3, [r0, #40]	; 0x28
    596a:	f8c0 60dc 	str.w	r6, [r0, #220]	; 0xdc
    596e:	f8c0 60e0 	str.w	r6, [r0, #224]	; 0xe0
    5972:	6185      	str	r5, [r0, #24]
    5974:	f7ff ffa8 	bl	58c8 <__sfp>
    5978:	6060      	str	r0, [r4, #4]
    597a:	4620      	mov	r0, r4
    597c:	f7ff ffa4 	bl	58c8 <__sfp>
    5980:	60a0      	str	r0, [r4, #8]
    5982:	4620      	mov	r0, r4
    5984:	f7ff ffa0 	bl	58c8 <__sfp>
    5988:	4632      	mov	r2, r6
    598a:	2104      	movs	r1, #4
    598c:	4623      	mov	r3, r4
    598e:	60e0      	str	r0, [r4, #12]
    5990:	6860      	ldr	r0, [r4, #4]
    5992:	f7ff ff59 	bl	5848 <std>
    5996:	462a      	mov	r2, r5
    5998:	68a0      	ldr	r0, [r4, #8]
    599a:	2109      	movs	r1, #9
    599c:	4623      	mov	r3, r4
    599e:	f7ff ff53 	bl	5848 <std>
    59a2:	4623      	mov	r3, r4
    59a4:	68e0      	ldr	r0, [r4, #12]
    59a6:	2112      	movs	r1, #18
    59a8:	2202      	movs	r2, #2
    59aa:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    59ae:	e74b      	b.n	5848 <std>

000059b0 <_malloc_trim_r>:
    59b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    59b2:	f240 1418 	movw	r4, #280	; 0x118
    59b6:	f2c2 0400 	movt	r4, #8192	; 0x2000
    59ba:	460f      	mov	r7, r1
    59bc:	4605      	mov	r5, r0
    59be:	f001 f867 	bl	6a90 <__malloc_lock>
    59c2:	68a3      	ldr	r3, [r4, #8]
    59c4:	685e      	ldr	r6, [r3, #4]
    59c6:	f026 0603 	bic.w	r6, r6, #3
    59ca:	f506 637e 	add.w	r3, r6, #4064	; 0xfe0
    59ce:	330f      	adds	r3, #15
    59d0:	1bdf      	subs	r7, r3, r7
    59d2:	0b3f      	lsrs	r7, r7, #12
    59d4:	3f01      	subs	r7, #1
    59d6:	033f      	lsls	r7, r7, #12
    59d8:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
    59dc:	db07      	blt.n	59ee <_malloc_trim_r+0x3e>
    59de:	2100      	movs	r1, #0
    59e0:	4628      	mov	r0, r5
    59e2:	f001 feff 	bl	77e4 <_sbrk_r>
    59e6:	68a3      	ldr	r3, [r4, #8]
    59e8:	18f3      	adds	r3, r6, r3
    59ea:	4283      	cmp	r3, r0
    59ec:	d004      	beq.n	59f8 <_malloc_trim_r+0x48>
    59ee:	4628      	mov	r0, r5
    59f0:	f001 f850 	bl	6a94 <__malloc_unlock>
    59f4:	2000      	movs	r0, #0
    59f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    59f8:	4279      	negs	r1, r7
    59fa:	4628      	mov	r0, r5
    59fc:	f001 fef2 	bl	77e4 <_sbrk_r>
    5a00:	f1b0 3fff 	cmp.w	r0, #4294967295
    5a04:	d010      	beq.n	5a28 <_malloc_trim_r+0x78>
    5a06:	68a2      	ldr	r2, [r4, #8]
    5a08:	f240 533c 	movw	r3, #1340	; 0x53c
    5a0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5a10:	1bf6      	subs	r6, r6, r7
    5a12:	f046 0601 	orr.w	r6, r6, #1
    5a16:	4628      	mov	r0, r5
    5a18:	6056      	str	r6, [r2, #4]
    5a1a:	681a      	ldr	r2, [r3, #0]
    5a1c:	1bd7      	subs	r7, r2, r7
    5a1e:	601f      	str	r7, [r3, #0]
    5a20:	f001 f838 	bl	6a94 <__malloc_unlock>
    5a24:	2001      	movs	r0, #1
    5a26:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    5a28:	2100      	movs	r1, #0
    5a2a:	4628      	mov	r0, r5
    5a2c:	f001 feda 	bl	77e4 <_sbrk_r>
    5a30:	68a3      	ldr	r3, [r4, #8]
    5a32:	1ac2      	subs	r2, r0, r3
    5a34:	2a0f      	cmp	r2, #15
    5a36:	ddda      	ble.n	59ee <_malloc_trim_r+0x3e>
    5a38:	f240 5420 	movw	r4, #1312	; 0x520
    5a3c:	f240 513c 	movw	r1, #1340	; 0x53c
    5a40:	f2c2 0400 	movt	r4, #8192	; 0x2000
    5a44:	f2c2 0100 	movt	r1, #8192	; 0x2000
    5a48:	f042 0201 	orr.w	r2, r2, #1
    5a4c:	6824      	ldr	r4, [r4, #0]
    5a4e:	1b00      	subs	r0, r0, r4
    5a50:	6008      	str	r0, [r1, #0]
    5a52:	605a      	str	r2, [r3, #4]
    5a54:	e7cb      	b.n	59ee <_malloc_trim_r+0x3e>
    5a56:	bf00      	nop

00005a58 <_free_r>:
    5a58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    5a5c:	4605      	mov	r5, r0
    5a5e:	460c      	mov	r4, r1
    5a60:	2900      	cmp	r1, #0
    5a62:	f000 8088 	beq.w	5b76 <_free_r+0x11e>
    5a66:	f001 f813 	bl	6a90 <__malloc_lock>
    5a6a:	f1a4 0208 	sub.w	r2, r4, #8
    5a6e:	f240 1018 	movw	r0, #280	; 0x118
    5a72:	6856      	ldr	r6, [r2, #4]
    5a74:	f2c2 0000 	movt	r0, #8192	; 0x2000
    5a78:	f026 0301 	bic.w	r3, r6, #1
    5a7c:	f8d0 c008 	ldr.w	ip, [r0, #8]
    5a80:	18d1      	adds	r1, r2, r3
    5a82:	458c      	cmp	ip, r1
    5a84:	684f      	ldr	r7, [r1, #4]
    5a86:	f027 0703 	bic.w	r7, r7, #3
    5a8a:	f000 8095 	beq.w	5bb8 <_free_r+0x160>
    5a8e:	f016 0601 	ands.w	r6, r6, #1
    5a92:	604f      	str	r7, [r1, #4]
    5a94:	d05f      	beq.n	5b56 <_free_r+0xfe>
    5a96:	2600      	movs	r6, #0
    5a98:	19cc      	adds	r4, r1, r7
    5a9a:	6864      	ldr	r4, [r4, #4]
    5a9c:	f014 0f01 	tst.w	r4, #1
    5aa0:	d106      	bne.n	5ab0 <_free_r+0x58>
    5aa2:	19db      	adds	r3, r3, r7
    5aa4:	2e00      	cmp	r6, #0
    5aa6:	d07a      	beq.n	5b9e <_free_r+0x146>
    5aa8:	688c      	ldr	r4, [r1, #8]
    5aaa:	68c9      	ldr	r1, [r1, #12]
    5aac:	608c      	str	r4, [r1, #8]
    5aae:	60e1      	str	r1, [r4, #12]
    5ab0:	f043 0101 	orr.w	r1, r3, #1
    5ab4:	50d3      	str	r3, [r2, r3]
    5ab6:	6051      	str	r1, [r2, #4]
    5ab8:	2e00      	cmp	r6, #0
    5aba:	d147      	bne.n	5b4c <_free_r+0xf4>
    5abc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    5ac0:	d35b      	bcc.n	5b7a <_free_r+0x122>
    5ac2:	0a59      	lsrs	r1, r3, #9
    5ac4:	2904      	cmp	r1, #4
    5ac6:	bf9e      	ittt	ls
    5ac8:	ea4f 1c93 	movls.w	ip, r3, lsr #6
    5acc:	f10c 0c38 	addls.w	ip, ip, #56	; 0x38
    5ad0:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    5ad4:	d928      	bls.n	5b28 <_free_r+0xd0>
    5ad6:	2914      	cmp	r1, #20
    5ad8:	bf9c      	itt	ls
    5ada:	f101 0c5b 	addls.w	ip, r1, #91	; 0x5b
    5ade:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    5ae2:	d921      	bls.n	5b28 <_free_r+0xd0>
    5ae4:	2954      	cmp	r1, #84	; 0x54
    5ae6:	bf9e      	ittt	ls
    5ae8:	ea4f 3c13 	movls.w	ip, r3, lsr #12
    5aec:	f10c 0c6e 	addls.w	ip, ip, #110	; 0x6e
    5af0:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    5af4:	d918      	bls.n	5b28 <_free_r+0xd0>
    5af6:	f5b1 7faa 	cmp.w	r1, #340	; 0x154
    5afa:	bf9e      	ittt	ls
    5afc:	ea4f 3cd3 	movls.w	ip, r3, lsr #15
    5b00:	f10c 0c77 	addls.w	ip, ip, #119	; 0x77
    5b04:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    5b08:	d90e      	bls.n	5b28 <_free_r+0xd0>
    5b0a:	f240 5c54 	movw	ip, #1364	; 0x554
    5b0e:	4561      	cmp	r1, ip
    5b10:	bf95      	itete	ls
    5b12:	ea4f 4c93 	movls.w	ip, r3, lsr #18
    5b16:	f44f 747c 	movhi.w	r4, #1008	; 0x3f0
    5b1a:	f10c 0c7c 	addls.w	ip, ip, #124	; 0x7c
    5b1e:	f04f 0c7e 	movhi.w	ip, #126	; 0x7e
    5b22:	bf98      	it	ls
    5b24:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    5b28:	1904      	adds	r4, r0, r4
    5b2a:	68a1      	ldr	r1, [r4, #8]
    5b2c:	42a1      	cmp	r1, r4
    5b2e:	d103      	bne.n	5b38 <_free_r+0xe0>
    5b30:	e064      	b.n	5bfc <_free_r+0x1a4>
    5b32:	6889      	ldr	r1, [r1, #8]
    5b34:	428c      	cmp	r4, r1
    5b36:	d004      	beq.n	5b42 <_free_r+0xea>
    5b38:	6848      	ldr	r0, [r1, #4]
    5b3a:	f020 0003 	bic.w	r0, r0, #3
    5b3e:	4283      	cmp	r3, r0
    5b40:	d3f7      	bcc.n	5b32 <_free_r+0xda>
    5b42:	68cb      	ldr	r3, [r1, #12]
    5b44:	60d3      	str	r3, [r2, #12]
    5b46:	6091      	str	r1, [r2, #8]
    5b48:	60ca      	str	r2, [r1, #12]
    5b4a:	609a      	str	r2, [r3, #8]
    5b4c:	4628      	mov	r0, r5
    5b4e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    5b52:	f000 bf9f 	b.w	6a94 <__malloc_unlock>
    5b56:	f854 4c08 	ldr.w	r4, [r4, #-8]
    5b5a:	f100 0c08 	add.w	ip, r0, #8
    5b5e:	1b12      	subs	r2, r2, r4
    5b60:	191b      	adds	r3, r3, r4
    5b62:	6894      	ldr	r4, [r2, #8]
    5b64:	4564      	cmp	r4, ip
    5b66:	d047      	beq.n	5bf8 <_free_r+0x1a0>
    5b68:	f8d2 c00c 	ldr.w	ip, [r2, #12]
    5b6c:	f8cc 4008 	str.w	r4, [ip, #8]
    5b70:	f8c4 c00c 	str.w	ip, [r4, #12]
    5b74:	e790      	b.n	5a98 <_free_r+0x40>
    5b76:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    5b7a:	08db      	lsrs	r3, r3, #3
    5b7c:	f04f 0c01 	mov.w	ip, #1
    5b80:	6846      	ldr	r6, [r0, #4]
    5b82:	eb00 01c3 	add.w	r1, r0, r3, lsl #3
    5b86:	109b      	asrs	r3, r3, #2
    5b88:	fa0c f303 	lsl.w	r3, ip, r3
    5b8c:	60d1      	str	r1, [r2, #12]
    5b8e:	688c      	ldr	r4, [r1, #8]
    5b90:	ea46 0303 	orr.w	r3, r6, r3
    5b94:	6043      	str	r3, [r0, #4]
    5b96:	6094      	str	r4, [r2, #8]
    5b98:	60e2      	str	r2, [r4, #12]
    5b9a:	608a      	str	r2, [r1, #8]
    5b9c:	e7d6      	b.n	5b4c <_free_r+0xf4>
    5b9e:	688c      	ldr	r4, [r1, #8]
    5ba0:	4f1c      	ldr	r7, [pc, #112]	; (5c14 <_free_r+0x1bc>)
    5ba2:	42bc      	cmp	r4, r7
    5ba4:	d181      	bne.n	5aaa <_free_r+0x52>
    5ba6:	50d3      	str	r3, [r2, r3]
    5ba8:	f043 0301 	orr.w	r3, r3, #1
    5bac:	60e2      	str	r2, [r4, #12]
    5bae:	60a2      	str	r2, [r4, #8]
    5bb0:	6053      	str	r3, [r2, #4]
    5bb2:	6094      	str	r4, [r2, #8]
    5bb4:	60d4      	str	r4, [r2, #12]
    5bb6:	e7c9      	b.n	5b4c <_free_r+0xf4>
    5bb8:	18fb      	adds	r3, r7, r3
    5bba:	f016 0f01 	tst.w	r6, #1
    5bbe:	d107      	bne.n	5bd0 <_free_r+0x178>
    5bc0:	f854 1c08 	ldr.w	r1, [r4, #-8]
    5bc4:	1a52      	subs	r2, r2, r1
    5bc6:	185b      	adds	r3, r3, r1
    5bc8:	68d4      	ldr	r4, [r2, #12]
    5bca:	6891      	ldr	r1, [r2, #8]
    5bcc:	60a1      	str	r1, [r4, #8]
    5bce:	60cc      	str	r4, [r1, #12]
    5bd0:	f240 5124 	movw	r1, #1316	; 0x524
    5bd4:	6082      	str	r2, [r0, #8]
    5bd6:	f2c2 0100 	movt	r1, #8192	; 0x2000
    5bda:	f043 0001 	orr.w	r0, r3, #1
    5bde:	6050      	str	r0, [r2, #4]
    5be0:	680a      	ldr	r2, [r1, #0]
    5be2:	4293      	cmp	r3, r2
    5be4:	d3b2      	bcc.n	5b4c <_free_r+0xf4>
    5be6:	f240 5338 	movw	r3, #1336	; 0x538
    5bea:	4628      	mov	r0, r5
    5bec:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5bf0:	6819      	ldr	r1, [r3, #0]
    5bf2:	f7ff fedd 	bl	59b0 <_malloc_trim_r>
    5bf6:	e7a9      	b.n	5b4c <_free_r+0xf4>
    5bf8:	2601      	movs	r6, #1
    5bfa:	e74d      	b.n	5a98 <_free_r+0x40>
    5bfc:	2601      	movs	r6, #1
    5bfe:	6844      	ldr	r4, [r0, #4]
    5c00:	ea4f 0cac 	mov.w	ip, ip, asr #2
    5c04:	460b      	mov	r3, r1
    5c06:	fa06 fc0c 	lsl.w	ip, r6, ip
    5c0a:	ea44 040c 	orr.w	r4, r4, ip
    5c0e:	6044      	str	r4, [r0, #4]
    5c10:	e798      	b.n	5b44 <_free_r+0xec>
    5c12:	bf00      	nop
    5c14:	20000120 	.word	0x20000120

00005c18 <__sfvwrite_r>:
    5c18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    5c1c:	6893      	ldr	r3, [r2, #8]
    5c1e:	b085      	sub	sp, #20
    5c20:	4690      	mov	r8, r2
    5c22:	460c      	mov	r4, r1
    5c24:	9003      	str	r0, [sp, #12]
    5c26:	2b00      	cmp	r3, #0
    5c28:	d064      	beq.n	5cf4 <__sfvwrite_r+0xdc>
    5c2a:	8988      	ldrh	r0, [r1, #12]
    5c2c:	fa1f fa80 	uxth.w	sl, r0
    5c30:	f01a 0f08 	tst.w	sl, #8
    5c34:	f000 80a0 	beq.w	5d78 <__sfvwrite_r+0x160>
    5c38:	690b      	ldr	r3, [r1, #16]
    5c3a:	2b00      	cmp	r3, #0
    5c3c:	f000 809c 	beq.w	5d78 <__sfvwrite_r+0x160>
    5c40:	f01a 0b02 	ands.w	fp, sl, #2
    5c44:	f8d8 5000 	ldr.w	r5, [r8]
    5c48:	bf1c      	itt	ne
    5c4a:	f04f 0a00 	movne.w	sl, #0
    5c4e:	4657      	movne	r7, sl
    5c50:	d136      	bne.n	5cc0 <__sfvwrite_r+0xa8>
    5c52:	f01a 0a01 	ands.w	sl, sl, #1
    5c56:	bf1d      	ittte	ne
    5c58:	46dc      	movne	ip, fp
    5c5a:	46d9      	movne	r9, fp
    5c5c:	465f      	movne	r7, fp
    5c5e:	4656      	moveq	r6, sl
    5c60:	d152      	bne.n	5d08 <__sfvwrite_r+0xf0>
    5c62:	b326      	cbz	r6, 5cae <__sfvwrite_r+0x96>
    5c64:	b280      	uxth	r0, r0
    5c66:	68a7      	ldr	r7, [r4, #8]
    5c68:	f410 7f00 	tst.w	r0, #512	; 0x200
    5c6c:	f000 808f 	beq.w	5d8e <__sfvwrite_r+0x176>
    5c70:	42be      	cmp	r6, r7
    5c72:	46bb      	mov	fp, r7
    5c74:	f080 80a7 	bcs.w	5dc6 <__sfvwrite_r+0x1ae>
    5c78:	6820      	ldr	r0, [r4, #0]
    5c7a:	4637      	mov	r7, r6
    5c7c:	46b3      	mov	fp, r6
    5c7e:	465a      	mov	r2, fp
    5c80:	4651      	mov	r1, sl
    5c82:	f000 fe3f 	bl	6904 <memmove>
    5c86:	68a2      	ldr	r2, [r4, #8]
    5c88:	6823      	ldr	r3, [r4, #0]
    5c8a:	46b1      	mov	r9, r6
    5c8c:	1bd7      	subs	r7, r2, r7
    5c8e:	60a7      	str	r7, [r4, #8]
    5c90:	4637      	mov	r7, r6
    5c92:	445b      	add	r3, fp
    5c94:	6023      	str	r3, [r4, #0]
    5c96:	f8d8 3008 	ldr.w	r3, [r8, #8]
    5c9a:	ebc9 0606 	rsb	r6, r9, r6
    5c9e:	44ca      	add	sl, r9
    5ca0:	1bdf      	subs	r7, r3, r7
    5ca2:	f8c8 7008 	str.w	r7, [r8, #8]
    5ca6:	b32f      	cbz	r7, 5cf4 <__sfvwrite_r+0xdc>
    5ca8:	89a0      	ldrh	r0, [r4, #12]
    5caa:	2e00      	cmp	r6, #0
    5cac:	d1da      	bne.n	5c64 <__sfvwrite_r+0x4c>
    5cae:	f8d5 a000 	ldr.w	sl, [r5]
    5cb2:	686e      	ldr	r6, [r5, #4]
    5cb4:	3508      	adds	r5, #8
    5cb6:	e7d4      	b.n	5c62 <__sfvwrite_r+0x4a>
    5cb8:	f8d5 a000 	ldr.w	sl, [r5]
    5cbc:	686f      	ldr	r7, [r5, #4]
    5cbe:	3508      	adds	r5, #8
    5cc0:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
    5cc4:	bf34      	ite	cc
    5cc6:	463b      	movcc	r3, r7
    5cc8:	f44f 6380 	movcs.w	r3, #1024	; 0x400
    5ccc:	4652      	mov	r2, sl
    5cce:	9803      	ldr	r0, [sp, #12]
    5cd0:	2f00      	cmp	r7, #0
    5cd2:	d0f1      	beq.n	5cb8 <__sfvwrite_r+0xa0>
    5cd4:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    5cd6:	6a21      	ldr	r1, [r4, #32]
    5cd8:	47b0      	blx	r6
    5cda:	2800      	cmp	r0, #0
    5cdc:	4482      	add	sl, r0
    5cde:	ebc0 0707 	rsb	r7, r0, r7
    5ce2:	f340 80ec 	ble.w	5ebe <__sfvwrite_r+0x2a6>
    5ce6:	f8d8 3008 	ldr.w	r3, [r8, #8]
    5cea:	1a18      	subs	r0, r3, r0
    5cec:	f8c8 0008 	str.w	r0, [r8, #8]
    5cf0:	2800      	cmp	r0, #0
    5cf2:	d1e5      	bne.n	5cc0 <__sfvwrite_r+0xa8>
    5cf4:	2000      	movs	r0, #0
    5cf6:	b005      	add	sp, #20
    5cf8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    5cfc:	f8d5 9000 	ldr.w	r9, [r5]
    5d00:	f04f 0c00 	mov.w	ip, #0
    5d04:	686f      	ldr	r7, [r5, #4]
    5d06:	3508      	adds	r5, #8
    5d08:	2f00      	cmp	r7, #0
    5d0a:	d0f7      	beq.n	5cfc <__sfvwrite_r+0xe4>
    5d0c:	f1bc 0f00 	cmp.w	ip, #0
    5d10:	f000 80b5 	beq.w	5e7e <__sfvwrite_r+0x266>
    5d14:	6963      	ldr	r3, [r4, #20]
    5d16:	45bb      	cmp	fp, r7
    5d18:	bf34      	ite	cc
    5d1a:	46da      	movcc	sl, fp
    5d1c:	46ba      	movcs	sl, r7
    5d1e:	68a6      	ldr	r6, [r4, #8]
    5d20:	6820      	ldr	r0, [r4, #0]
    5d22:	6922      	ldr	r2, [r4, #16]
    5d24:	199e      	adds	r6, r3, r6
    5d26:	4290      	cmp	r0, r2
    5d28:	bf94      	ite	ls
    5d2a:	2200      	movls	r2, #0
    5d2c:	2201      	movhi	r2, #1
    5d2e:	45b2      	cmp	sl, r6
    5d30:	bfd4      	ite	le
    5d32:	2200      	movle	r2, #0
    5d34:	f002 0201 	andgt.w	r2, r2, #1
    5d38:	2a00      	cmp	r2, #0
    5d3a:	f040 80ae 	bne.w	5e9a <__sfvwrite_r+0x282>
    5d3e:	459a      	cmp	sl, r3
    5d40:	f2c0 8082 	blt.w	5e48 <__sfvwrite_r+0x230>
    5d44:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    5d46:	464a      	mov	r2, r9
    5d48:	f8cd c004 	str.w	ip, [sp, #4]
    5d4c:	9803      	ldr	r0, [sp, #12]
    5d4e:	6a21      	ldr	r1, [r4, #32]
    5d50:	47b0      	blx	r6
    5d52:	f8dd c004 	ldr.w	ip, [sp, #4]
    5d56:	1e06      	subs	r6, r0, #0
    5d58:	f340 80b1 	ble.w	5ebe <__sfvwrite_r+0x2a6>
    5d5c:	ebbb 0b06 	subs.w	fp, fp, r6
    5d60:	f000 8086 	beq.w	5e70 <__sfvwrite_r+0x258>
    5d64:	f8d8 3008 	ldr.w	r3, [r8, #8]
    5d68:	44b1      	add	r9, r6
    5d6a:	1bbf      	subs	r7, r7, r6
    5d6c:	1b9e      	subs	r6, r3, r6
    5d6e:	f8c8 6008 	str.w	r6, [r8, #8]
    5d72:	2e00      	cmp	r6, #0
    5d74:	d1c8      	bne.n	5d08 <__sfvwrite_r+0xf0>
    5d76:	e7bd      	b.n	5cf4 <__sfvwrite_r+0xdc>
    5d78:	9803      	ldr	r0, [sp, #12]
    5d7a:	4621      	mov	r1, r4
    5d7c:	f7fe fc18 	bl	45b0 <__swsetup_r>
    5d80:	2800      	cmp	r0, #0
    5d82:	f040 80d4 	bne.w	5f2e <__sfvwrite_r+0x316>
    5d86:	89a0      	ldrh	r0, [r4, #12]
    5d88:	fa1f fa80 	uxth.w	sl, r0
    5d8c:	e758      	b.n	5c40 <__sfvwrite_r+0x28>
    5d8e:	6820      	ldr	r0, [r4, #0]
    5d90:	46b9      	mov	r9, r7
    5d92:	6923      	ldr	r3, [r4, #16]
    5d94:	4298      	cmp	r0, r3
    5d96:	bf94      	ite	ls
    5d98:	2300      	movls	r3, #0
    5d9a:	2301      	movhi	r3, #1
    5d9c:	42b7      	cmp	r7, r6
    5d9e:	bf2c      	ite	cs
    5da0:	2300      	movcs	r3, #0
    5da2:	f003 0301 	andcc.w	r3, r3, #1
    5da6:	2b00      	cmp	r3, #0
    5da8:	f040 809d 	bne.w	5ee6 <__sfvwrite_r+0x2ce>
    5dac:	6963      	ldr	r3, [r4, #20]
    5dae:	429e      	cmp	r6, r3
    5db0:	f0c0 808c 	bcc.w	5ecc <__sfvwrite_r+0x2b4>
    5db4:	6aa7      	ldr	r7, [r4, #40]	; 0x28
    5db6:	4652      	mov	r2, sl
    5db8:	9803      	ldr	r0, [sp, #12]
    5dba:	6a21      	ldr	r1, [r4, #32]
    5dbc:	47b8      	blx	r7
    5dbe:	1e07      	subs	r7, r0, #0
    5dc0:	dd7d      	ble.n	5ebe <__sfvwrite_r+0x2a6>
    5dc2:	46b9      	mov	r9, r7
    5dc4:	e767      	b.n	5c96 <__sfvwrite_r+0x7e>
    5dc6:	f410 6f90 	tst.w	r0, #1152	; 0x480
    5dca:	bf08      	it	eq
    5dcc:	6820      	ldreq	r0, [r4, #0]
    5dce:	f43f af56 	beq.w	5c7e <__sfvwrite_r+0x66>
    5dd2:	6962      	ldr	r2, [r4, #20]
    5dd4:	6921      	ldr	r1, [r4, #16]
    5dd6:	6823      	ldr	r3, [r4, #0]
    5dd8:	eb02 0942 	add.w	r9, r2, r2, lsl #1
    5ddc:	1a5b      	subs	r3, r3, r1
    5dde:	eb09 79d9 	add.w	r9, r9, r9, lsr #31
    5de2:	f103 0c01 	add.w	ip, r3, #1
    5de6:	44b4      	add	ip, r6
    5de8:	ea4f 0969 	mov.w	r9, r9, asr #1
    5dec:	45e1      	cmp	r9, ip
    5dee:	464a      	mov	r2, r9
    5df0:	bf3c      	itt	cc
    5df2:	46e1      	movcc	r9, ip
    5df4:	464a      	movcc	r2, r9
    5df6:	f410 6f80 	tst.w	r0, #1024	; 0x400
    5dfa:	f000 8083 	beq.w	5f04 <__sfvwrite_r+0x2ec>
    5dfe:	4611      	mov	r1, r2
    5e00:	9803      	ldr	r0, [sp, #12]
    5e02:	9302      	str	r3, [sp, #8]
    5e04:	f000 f9aa 	bl	615c <_malloc_r>
    5e08:	9b02      	ldr	r3, [sp, #8]
    5e0a:	2800      	cmp	r0, #0
    5e0c:	f000 8099 	beq.w	5f42 <__sfvwrite_r+0x32a>
    5e10:	461a      	mov	r2, r3
    5e12:	6921      	ldr	r1, [r4, #16]
    5e14:	9302      	str	r3, [sp, #8]
    5e16:	9001      	str	r0, [sp, #4]
    5e18:	f000 fcac 	bl	6774 <memcpy>
    5e1c:	89a2      	ldrh	r2, [r4, #12]
    5e1e:	9b02      	ldr	r3, [sp, #8]
    5e20:	f8dd c004 	ldr.w	ip, [sp, #4]
    5e24:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
    5e28:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    5e2c:	81a2      	strh	r2, [r4, #12]
    5e2e:	ebc3 0209 	rsb	r2, r3, r9
    5e32:	eb0c 0003 	add.w	r0, ip, r3
    5e36:	4637      	mov	r7, r6
    5e38:	46b3      	mov	fp, r6
    5e3a:	60a2      	str	r2, [r4, #8]
    5e3c:	f8c4 c010 	str.w	ip, [r4, #16]
    5e40:	6020      	str	r0, [r4, #0]
    5e42:	f8c4 9014 	str.w	r9, [r4, #20]
    5e46:	e71a      	b.n	5c7e <__sfvwrite_r+0x66>
    5e48:	4652      	mov	r2, sl
    5e4a:	4649      	mov	r1, r9
    5e4c:	4656      	mov	r6, sl
    5e4e:	f8cd c004 	str.w	ip, [sp, #4]
    5e52:	f000 fd57 	bl	6904 <memmove>
    5e56:	68a2      	ldr	r2, [r4, #8]
    5e58:	6823      	ldr	r3, [r4, #0]
    5e5a:	ebbb 0b06 	subs.w	fp, fp, r6
    5e5e:	ebca 0202 	rsb	r2, sl, r2
    5e62:	f8dd c004 	ldr.w	ip, [sp, #4]
    5e66:	4453      	add	r3, sl
    5e68:	60a2      	str	r2, [r4, #8]
    5e6a:	6023      	str	r3, [r4, #0]
    5e6c:	f47f af7a 	bne.w	5d64 <__sfvwrite_r+0x14c>
    5e70:	9803      	ldr	r0, [sp, #12]
    5e72:	4621      	mov	r1, r4
    5e74:	f7ff fbfc 	bl	5670 <_fflush_r>
    5e78:	bb08      	cbnz	r0, 5ebe <__sfvwrite_r+0x2a6>
    5e7a:	46dc      	mov	ip, fp
    5e7c:	e772      	b.n	5d64 <__sfvwrite_r+0x14c>
    5e7e:	4648      	mov	r0, r9
    5e80:	210a      	movs	r1, #10
    5e82:	463a      	mov	r2, r7
    5e84:	f000 fc3c 	bl	6700 <memchr>
    5e88:	2800      	cmp	r0, #0
    5e8a:	d04b      	beq.n	5f24 <__sfvwrite_r+0x30c>
    5e8c:	f100 0b01 	add.w	fp, r0, #1
    5e90:	f04f 0c01 	mov.w	ip, #1
    5e94:	ebc9 0b0b 	rsb	fp, r9, fp
    5e98:	e73c      	b.n	5d14 <__sfvwrite_r+0xfc>
    5e9a:	4649      	mov	r1, r9
    5e9c:	4632      	mov	r2, r6
    5e9e:	f8cd c004 	str.w	ip, [sp, #4]
    5ea2:	f000 fd2f 	bl	6904 <memmove>
    5ea6:	6823      	ldr	r3, [r4, #0]
    5ea8:	4621      	mov	r1, r4
    5eaa:	9803      	ldr	r0, [sp, #12]
    5eac:	199b      	adds	r3, r3, r6
    5eae:	6023      	str	r3, [r4, #0]
    5eb0:	f7ff fbde 	bl	5670 <_fflush_r>
    5eb4:	f8dd c004 	ldr.w	ip, [sp, #4]
    5eb8:	2800      	cmp	r0, #0
    5eba:	f43f af4f 	beq.w	5d5c <__sfvwrite_r+0x144>
    5ebe:	89a3      	ldrh	r3, [r4, #12]
    5ec0:	f04f 30ff 	mov.w	r0, #4294967295
    5ec4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    5ec8:	81a3      	strh	r3, [r4, #12]
    5eca:	e714      	b.n	5cf6 <__sfvwrite_r+0xde>
    5ecc:	4632      	mov	r2, r6
    5ece:	4651      	mov	r1, sl
    5ed0:	f000 fd18 	bl	6904 <memmove>
    5ed4:	68a2      	ldr	r2, [r4, #8]
    5ed6:	6823      	ldr	r3, [r4, #0]
    5ed8:	4637      	mov	r7, r6
    5eda:	1b92      	subs	r2, r2, r6
    5edc:	46b1      	mov	r9, r6
    5ede:	199b      	adds	r3, r3, r6
    5ee0:	60a2      	str	r2, [r4, #8]
    5ee2:	6023      	str	r3, [r4, #0]
    5ee4:	e6d7      	b.n	5c96 <__sfvwrite_r+0x7e>
    5ee6:	4651      	mov	r1, sl
    5ee8:	463a      	mov	r2, r7
    5eea:	f000 fd0b 	bl	6904 <memmove>
    5eee:	6823      	ldr	r3, [r4, #0]
    5ef0:	9803      	ldr	r0, [sp, #12]
    5ef2:	4621      	mov	r1, r4
    5ef4:	19db      	adds	r3, r3, r7
    5ef6:	6023      	str	r3, [r4, #0]
    5ef8:	f7ff fbba 	bl	5670 <_fflush_r>
    5efc:	2800      	cmp	r0, #0
    5efe:	f43f aeca 	beq.w	5c96 <__sfvwrite_r+0x7e>
    5f02:	e7dc      	b.n	5ebe <__sfvwrite_r+0x2a6>
    5f04:	9803      	ldr	r0, [sp, #12]
    5f06:	9302      	str	r3, [sp, #8]
    5f08:	f001 fa72 	bl	73f0 <_realloc_r>
    5f0c:	9b02      	ldr	r3, [sp, #8]
    5f0e:	4684      	mov	ip, r0
    5f10:	2800      	cmp	r0, #0
    5f12:	d18c      	bne.n	5e2e <__sfvwrite_r+0x216>
    5f14:	6921      	ldr	r1, [r4, #16]
    5f16:	9803      	ldr	r0, [sp, #12]
    5f18:	f7ff fd9e 	bl	5a58 <_free_r>
    5f1c:	9903      	ldr	r1, [sp, #12]
    5f1e:	230c      	movs	r3, #12
    5f20:	600b      	str	r3, [r1, #0]
    5f22:	e7cc      	b.n	5ebe <__sfvwrite_r+0x2a6>
    5f24:	f107 0b01 	add.w	fp, r7, #1
    5f28:	f04f 0c01 	mov.w	ip, #1
    5f2c:	e6f2      	b.n	5d14 <__sfvwrite_r+0xfc>
    5f2e:	9903      	ldr	r1, [sp, #12]
    5f30:	2209      	movs	r2, #9
    5f32:	89a3      	ldrh	r3, [r4, #12]
    5f34:	f04f 30ff 	mov.w	r0, #4294967295
    5f38:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    5f3c:	600a      	str	r2, [r1, #0]
    5f3e:	81a3      	strh	r3, [r4, #12]
    5f40:	e6d9      	b.n	5cf6 <__sfvwrite_r+0xde>
    5f42:	9a03      	ldr	r2, [sp, #12]
    5f44:	230c      	movs	r3, #12
    5f46:	6013      	str	r3, [r2, #0]
    5f48:	e7b9      	b.n	5ebe <__sfvwrite_r+0x2a6>
    5f4a:	bf00      	nop

00005f4c <_fwalk_reent>:
    5f4c:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
    5f50:	4607      	mov	r7, r0
    5f52:	468a      	mov	sl, r1
    5f54:	f7ff fc48 	bl	57e8 <__sfp_lock_acquire>
    5f58:	f117 06d8 	adds.w	r6, r7, #216	; 0xd8
    5f5c:	bf08      	it	eq
    5f5e:	46b0      	moveq	r8, r6
    5f60:	d018      	beq.n	5f94 <_fwalk_reent+0x48>
    5f62:	f04f 0800 	mov.w	r8, #0
    5f66:	6875      	ldr	r5, [r6, #4]
    5f68:	68b4      	ldr	r4, [r6, #8]
    5f6a:	3d01      	subs	r5, #1
    5f6c:	d40f      	bmi.n	5f8e <_fwalk_reent+0x42>
    5f6e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    5f72:	b14b      	cbz	r3, 5f88 <_fwalk_reent+0x3c>
    5f74:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
    5f78:	4621      	mov	r1, r4
    5f7a:	4638      	mov	r0, r7
    5f7c:	f1b3 3fff 	cmp.w	r3, #4294967295
    5f80:	d002      	beq.n	5f88 <_fwalk_reent+0x3c>
    5f82:	47d0      	blx	sl
    5f84:	ea48 0800 	orr.w	r8, r8, r0
    5f88:	3468      	adds	r4, #104	; 0x68
    5f8a:	3d01      	subs	r5, #1
    5f8c:	d5ef      	bpl.n	5f6e <_fwalk_reent+0x22>
    5f8e:	6836      	ldr	r6, [r6, #0]
    5f90:	2e00      	cmp	r6, #0
    5f92:	d1e8      	bne.n	5f66 <_fwalk_reent+0x1a>
    5f94:	f7ff fc2a 	bl	57ec <__sfp_lock_release>
    5f98:	4640      	mov	r0, r8
    5f9a:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
    5f9e:	bf00      	nop

00005fa0 <_fwalk>:
    5fa0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    5fa4:	4606      	mov	r6, r0
    5fa6:	4688      	mov	r8, r1
    5fa8:	f7ff fc1e 	bl	57e8 <__sfp_lock_acquire>
    5fac:	36d8      	adds	r6, #216	; 0xd8
    5fae:	bf08      	it	eq
    5fb0:	4637      	moveq	r7, r6
    5fb2:	d015      	beq.n	5fe0 <_fwalk+0x40>
    5fb4:	2700      	movs	r7, #0
    5fb6:	6875      	ldr	r5, [r6, #4]
    5fb8:	68b4      	ldr	r4, [r6, #8]
    5fba:	3d01      	subs	r5, #1
    5fbc:	d40d      	bmi.n	5fda <_fwalk+0x3a>
    5fbe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    5fc2:	b13b      	cbz	r3, 5fd4 <_fwalk+0x34>
    5fc4:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
    5fc8:	4620      	mov	r0, r4
    5fca:	f1b3 3fff 	cmp.w	r3, #4294967295
    5fce:	d001      	beq.n	5fd4 <_fwalk+0x34>
    5fd0:	47c0      	blx	r8
    5fd2:	4307      	orrs	r7, r0
    5fd4:	3468      	adds	r4, #104	; 0x68
    5fd6:	3d01      	subs	r5, #1
    5fd8:	d5f1      	bpl.n	5fbe <_fwalk+0x1e>
    5fda:	6836      	ldr	r6, [r6, #0]
    5fdc:	2e00      	cmp	r6, #0
    5fde:	d1ea      	bne.n	5fb6 <_fwalk+0x16>
    5fe0:	f7ff fc04 	bl	57ec <__sfp_lock_release>
    5fe4:	4638      	mov	r0, r7
    5fe6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    5fea:	bf00      	nop

00005fec <__locale_charset>:
    5fec:	f648 1360 	movw	r3, #35168	; 0x8960
    5ff0:	f2c0 0300 	movt	r3, #0
    5ff4:	6818      	ldr	r0, [r3, #0]
    5ff6:	4770      	bx	lr

00005ff8 <_localeconv_r>:
    5ff8:	4800      	ldr	r0, [pc, #0]	; (5ffc <_localeconv_r+0x4>)
    5ffa:	4770      	bx	lr
    5ffc:	00008964 	.word	0x00008964

00006000 <localeconv>:
    6000:	4800      	ldr	r0, [pc, #0]	; (6004 <localeconv+0x4>)
    6002:	4770      	bx	lr
    6004:	00008964 	.word	0x00008964

00006008 <_setlocale_r>:
    6008:	b570      	push	{r4, r5, r6, lr}
    600a:	4605      	mov	r5, r0
    600c:	460e      	mov	r6, r1
    600e:	4614      	mov	r4, r2
    6010:	b172      	cbz	r2, 6030 <_setlocale_r+0x28>
    6012:	f648 0188 	movw	r1, #34952	; 0x8888
    6016:	4610      	mov	r0, r2
    6018:	f2c0 0100 	movt	r1, #0
    601c:	f001 fc3e 	bl	789c <strcmp>
    6020:	b958      	cbnz	r0, 603a <_setlocale_r+0x32>
    6022:	f648 0088 	movw	r0, #34952	; 0x8888
    6026:	622c      	str	r4, [r5, #32]
    6028:	f2c0 0000 	movt	r0, #0
    602c:	61ee      	str	r6, [r5, #28]
    602e:	bd70      	pop	{r4, r5, r6, pc}
    6030:	f648 0088 	movw	r0, #34952	; 0x8888
    6034:	f2c0 0000 	movt	r0, #0
    6038:	bd70      	pop	{r4, r5, r6, pc}
    603a:	f648 01bc 	movw	r1, #35004	; 0x88bc
    603e:	4620      	mov	r0, r4
    6040:	f2c0 0100 	movt	r1, #0
    6044:	f001 fc2a 	bl	789c <strcmp>
    6048:	2800      	cmp	r0, #0
    604a:	d0ea      	beq.n	6022 <_setlocale_r+0x1a>
    604c:	2000      	movs	r0, #0
    604e:	bd70      	pop	{r4, r5, r6, pc}

00006050 <setlocale>:
    6050:	f240 0324 	movw	r3, #36	; 0x24
    6054:	460a      	mov	r2, r1
    6056:	f2c2 0300 	movt	r3, #8192	; 0x2000
    605a:	4601      	mov	r1, r0
    605c:	6818      	ldr	r0, [r3, #0]
    605e:	e7d3      	b.n	6008 <_setlocale_r>

00006060 <__smakebuf_r>:
    6060:	898b      	ldrh	r3, [r1, #12]
    6062:	b5f0      	push	{r4, r5, r6, r7, lr}
    6064:	460c      	mov	r4, r1
    6066:	b29a      	uxth	r2, r3
    6068:	b091      	sub	sp, #68	; 0x44
    606a:	f012 0f02 	tst.w	r2, #2
    606e:	4605      	mov	r5, r0
    6070:	d141      	bne.n	60f6 <__smakebuf_r+0x96>
    6072:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    6076:	2900      	cmp	r1, #0
    6078:	db18      	blt.n	60ac <__smakebuf_r+0x4c>
    607a:	aa01      	add	r2, sp, #4
    607c:	f001 fdd4 	bl	7c28 <_fstat_r>
    6080:	2800      	cmp	r0, #0
    6082:	db11      	blt.n	60a8 <__smakebuf_r+0x48>
    6084:	9b02      	ldr	r3, [sp, #8]
    6086:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
    608a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
    608e:	bf14      	ite	ne
    6090:	2700      	movne	r7, #0
    6092:	2701      	moveq	r7, #1
    6094:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    6098:	d040      	beq.n	611c <__smakebuf_r+0xbc>
    609a:	89a3      	ldrh	r3, [r4, #12]
    609c:	f44f 6680 	mov.w	r6, #1024	; 0x400
    60a0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
    60a4:	81a3      	strh	r3, [r4, #12]
    60a6:	e00b      	b.n	60c0 <__smakebuf_r+0x60>
    60a8:	89a3      	ldrh	r3, [r4, #12]
    60aa:	b29a      	uxth	r2, r3
    60ac:	f012 0f80 	tst.w	r2, #128	; 0x80
    60b0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
    60b4:	bf0c      	ite	eq
    60b6:	f44f 6680 	moveq.w	r6, #1024	; 0x400
    60ba:	2640      	movne	r6, #64	; 0x40
    60bc:	2700      	movs	r7, #0
    60be:	81a3      	strh	r3, [r4, #12]
    60c0:	4628      	mov	r0, r5
    60c2:	4631      	mov	r1, r6
    60c4:	f000 f84a 	bl	615c <_malloc_r>
    60c8:	b170      	cbz	r0, 60e8 <__smakebuf_r+0x88>
    60ca:	89a1      	ldrh	r1, [r4, #12]
    60cc:	f645 0231 	movw	r2, #22577	; 0x5831
    60d0:	f2c0 0200 	movt	r2, #0
    60d4:	6120      	str	r0, [r4, #16]
    60d6:	f041 0180 	orr.w	r1, r1, #128	; 0x80
    60da:	6166      	str	r6, [r4, #20]
    60dc:	62aa      	str	r2, [r5, #40]	; 0x28
    60de:	81a1      	strh	r1, [r4, #12]
    60e0:	6020      	str	r0, [r4, #0]
    60e2:	b97f      	cbnz	r7, 6104 <__smakebuf_r+0xa4>
    60e4:	b011      	add	sp, #68	; 0x44
    60e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    60e8:	89a3      	ldrh	r3, [r4, #12]
    60ea:	f413 7f00 	tst.w	r3, #512	; 0x200
    60ee:	d1f9      	bne.n	60e4 <__smakebuf_r+0x84>
    60f0:	f043 0302 	orr.w	r3, r3, #2
    60f4:	81a3      	strh	r3, [r4, #12]
    60f6:	f104 0347 	add.w	r3, r4, #71	; 0x47
    60fa:	6123      	str	r3, [r4, #16]
    60fc:	6023      	str	r3, [r4, #0]
    60fe:	2301      	movs	r3, #1
    6100:	6163      	str	r3, [r4, #20]
    6102:	e7ef      	b.n	60e4 <__smakebuf_r+0x84>
    6104:	4628      	mov	r0, r5
    6106:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
    610a:	f001 fda3 	bl	7c54 <_isatty_r>
    610e:	2800      	cmp	r0, #0
    6110:	d0e8      	beq.n	60e4 <__smakebuf_r+0x84>
    6112:	89a3      	ldrh	r3, [r4, #12]
    6114:	f043 0301 	orr.w	r3, r3, #1
    6118:	81a3      	strh	r3, [r4, #12]
    611a:	e7e3      	b.n	60e4 <__smakebuf_r+0x84>
    611c:	f647 0315 	movw	r3, #30741	; 0x7815
    6120:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    6122:	f2c0 0300 	movt	r3, #0
    6126:	429a      	cmp	r2, r3
    6128:	d1b7      	bne.n	609a <__smakebuf_r+0x3a>
    612a:	89a2      	ldrh	r2, [r4, #12]
    612c:	f44f 6380 	mov.w	r3, #1024	; 0x400
    6130:	461e      	mov	r6, r3
    6132:	6523      	str	r3, [r4, #80]	; 0x50
    6134:	ea42 0303 	orr.w	r3, r2, r3
    6138:	81a3      	strh	r3, [r4, #12]
    613a:	e7c1      	b.n	60c0 <__smakebuf_r+0x60>

0000613c <free>:
    613c:	f240 0324 	movw	r3, #36	; 0x24
    6140:	4601      	mov	r1, r0
    6142:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6146:	6818      	ldr	r0, [r3, #0]
    6148:	f7ff bc86 	b.w	5a58 <_free_r>

0000614c <malloc>:
    614c:	f240 0324 	movw	r3, #36	; 0x24
    6150:	4601      	mov	r1, r0
    6152:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6156:	6818      	ldr	r0, [r3, #0]
    6158:	f000 b800 	b.w	615c <_malloc_r>

0000615c <_malloc_r>:
    615c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    6160:	f101 040b 	add.w	r4, r1, #11
    6164:	2c16      	cmp	r4, #22
    6166:	b083      	sub	sp, #12
    6168:	4606      	mov	r6, r0
    616a:	d82f      	bhi.n	61cc <_malloc_r+0x70>
    616c:	2300      	movs	r3, #0
    616e:	2410      	movs	r4, #16
    6170:	428c      	cmp	r4, r1
    6172:	bf2c      	ite	cs
    6174:	4619      	movcs	r1, r3
    6176:	f043 0101 	orrcc.w	r1, r3, #1
    617a:	2900      	cmp	r1, #0
    617c:	d130      	bne.n	61e0 <_malloc_r+0x84>
    617e:	4630      	mov	r0, r6
    6180:	f000 fc86 	bl	6a90 <__malloc_lock>
    6184:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
    6188:	d22e      	bcs.n	61e8 <_malloc_r+0x8c>
    618a:	ea4f 0ed4 	mov.w	lr, r4, lsr #3
    618e:	f240 1518 	movw	r5, #280	; 0x118
    6192:	f2c2 0500 	movt	r5, #8192	; 0x2000
    6196:	eb05 02ce 	add.w	r2, r5, lr, lsl #3
    619a:	68d3      	ldr	r3, [r2, #12]
    619c:	4293      	cmp	r3, r2
    619e:	f000 8206 	beq.w	65ae <_malloc_r+0x452>
    61a2:	685a      	ldr	r2, [r3, #4]
    61a4:	f103 0508 	add.w	r5, r3, #8
    61a8:	68d9      	ldr	r1, [r3, #12]
    61aa:	4630      	mov	r0, r6
    61ac:	f022 0c03 	bic.w	ip, r2, #3
    61b0:	689a      	ldr	r2, [r3, #8]
    61b2:	4463      	add	r3, ip
    61b4:	685c      	ldr	r4, [r3, #4]
    61b6:	608a      	str	r2, [r1, #8]
    61b8:	f044 0401 	orr.w	r4, r4, #1
    61bc:	60d1      	str	r1, [r2, #12]
    61be:	605c      	str	r4, [r3, #4]
    61c0:	f000 fc68 	bl	6a94 <__malloc_unlock>
    61c4:	4628      	mov	r0, r5
    61c6:	b003      	add	sp, #12
    61c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    61cc:	f024 0407 	bic.w	r4, r4, #7
    61d0:	0fe3      	lsrs	r3, r4, #31
    61d2:	428c      	cmp	r4, r1
    61d4:	bf2c      	ite	cs
    61d6:	4619      	movcs	r1, r3
    61d8:	f043 0101 	orrcc.w	r1, r3, #1
    61dc:	2900      	cmp	r1, #0
    61de:	d0ce      	beq.n	617e <_malloc_r+0x22>
    61e0:	230c      	movs	r3, #12
    61e2:	2500      	movs	r5, #0
    61e4:	6033      	str	r3, [r6, #0]
    61e6:	e7ed      	b.n	61c4 <_malloc_r+0x68>
    61e8:	ea5f 2e54 	movs.w	lr, r4, lsr #9
    61ec:	bf04      	itt	eq
    61ee:	ea4f 0ed4 	moveq.w	lr, r4, lsr #3
    61f2:	ea4f 00ce 	moveq.w	r0, lr, lsl #3
    61f6:	f040 8090 	bne.w	631a <_malloc_r+0x1be>
    61fa:	f240 1518 	movw	r5, #280	; 0x118
    61fe:	f2c2 0500 	movt	r5, #8192	; 0x2000
    6202:	1828      	adds	r0, r5, r0
    6204:	68c3      	ldr	r3, [r0, #12]
    6206:	4298      	cmp	r0, r3
    6208:	d106      	bne.n	6218 <_malloc_r+0xbc>
    620a:	e00d      	b.n	6228 <_malloc_r+0xcc>
    620c:	2a00      	cmp	r2, #0
    620e:	f280 816f 	bge.w	64f0 <_malloc_r+0x394>
    6212:	68db      	ldr	r3, [r3, #12]
    6214:	4298      	cmp	r0, r3
    6216:	d007      	beq.n	6228 <_malloc_r+0xcc>
    6218:	6859      	ldr	r1, [r3, #4]
    621a:	f021 0103 	bic.w	r1, r1, #3
    621e:	1b0a      	subs	r2, r1, r4
    6220:	2a0f      	cmp	r2, #15
    6222:	ddf3      	ble.n	620c <_malloc_r+0xb0>
    6224:	f10e 3eff 	add.w	lr, lr, #4294967295
    6228:	f10e 0e01 	add.w	lr, lr, #1
    622c:	f240 1718 	movw	r7, #280	; 0x118
    6230:	f2c2 0700 	movt	r7, #8192	; 0x2000
    6234:	f107 0108 	add.w	r1, r7, #8
    6238:	688b      	ldr	r3, [r1, #8]
    623a:	4299      	cmp	r1, r3
    623c:	bf08      	it	eq
    623e:	687a      	ldreq	r2, [r7, #4]
    6240:	d026      	beq.n	6290 <_malloc_r+0x134>
    6242:	685a      	ldr	r2, [r3, #4]
    6244:	f022 0c03 	bic.w	ip, r2, #3
    6248:	ebc4 020c 	rsb	r2, r4, ip
    624c:	2a0f      	cmp	r2, #15
    624e:	f300 8194 	bgt.w	657a <_malloc_r+0x41e>
    6252:	2a00      	cmp	r2, #0
    6254:	60c9      	str	r1, [r1, #12]
    6256:	6089      	str	r1, [r1, #8]
    6258:	f280 8099 	bge.w	638e <_malloc_r+0x232>
    625c:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
    6260:	f080 8165 	bcs.w	652e <_malloc_r+0x3d2>
    6264:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
    6268:	f04f 0a01 	mov.w	sl, #1
    626c:	687a      	ldr	r2, [r7, #4]
    626e:	eb07 00cc 	add.w	r0, r7, ip, lsl #3
    6272:	ea4f 0cac 	mov.w	ip, ip, asr #2
    6276:	fa0a fc0c 	lsl.w	ip, sl, ip
    627a:	60d8      	str	r0, [r3, #12]
    627c:	f8d0 8008 	ldr.w	r8, [r0, #8]
    6280:	ea4c 0202 	orr.w	r2, ip, r2
    6284:	607a      	str	r2, [r7, #4]
    6286:	f8c3 8008 	str.w	r8, [r3, #8]
    628a:	f8c8 300c 	str.w	r3, [r8, #12]
    628e:	6083      	str	r3, [r0, #8]
    6290:	f04f 0c01 	mov.w	ip, #1
    6294:	ea4f 03ae 	mov.w	r3, lr, asr #2
    6298:	fa0c fc03 	lsl.w	ip, ip, r3
    629c:	4594      	cmp	ip, r2
    629e:	f200 8082 	bhi.w	63a6 <_malloc_r+0x24a>
    62a2:	ea12 0f0c 	tst.w	r2, ip
    62a6:	d108      	bne.n	62ba <_malloc_r+0x15e>
    62a8:	f02e 0e03 	bic.w	lr, lr, #3
    62ac:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    62b0:	f10e 0e04 	add.w	lr, lr, #4
    62b4:	ea12 0f0c 	tst.w	r2, ip
    62b8:	d0f8      	beq.n	62ac <_malloc_r+0x150>
    62ba:	eb07 09ce 	add.w	r9, r7, lr, lsl #3
    62be:	46f2      	mov	sl, lr
    62c0:	46c8      	mov	r8, r9
    62c2:	f8d8 300c 	ldr.w	r3, [r8, #12]
    62c6:	4598      	cmp	r8, r3
    62c8:	d107      	bne.n	62da <_malloc_r+0x17e>
    62ca:	e168      	b.n	659e <_malloc_r+0x442>
    62cc:	2a00      	cmp	r2, #0
    62ce:	f280 8178 	bge.w	65c2 <_malloc_r+0x466>
    62d2:	68db      	ldr	r3, [r3, #12]
    62d4:	4598      	cmp	r8, r3
    62d6:	f000 8162 	beq.w	659e <_malloc_r+0x442>
    62da:	6858      	ldr	r0, [r3, #4]
    62dc:	f020 0003 	bic.w	r0, r0, #3
    62e0:	1b02      	subs	r2, r0, r4
    62e2:	2a0f      	cmp	r2, #15
    62e4:	ddf2      	ble.n	62cc <_malloc_r+0x170>
    62e6:	461d      	mov	r5, r3
    62e8:	191f      	adds	r7, r3, r4
    62ea:	f8d3 c00c 	ldr.w	ip, [r3, #12]
    62ee:	f044 0e01 	orr.w	lr, r4, #1
    62f2:	f855 4f08 	ldr.w	r4, [r5, #8]!
    62f6:	4630      	mov	r0, r6
    62f8:	50ba      	str	r2, [r7, r2]
    62fa:	f042 0201 	orr.w	r2, r2, #1
    62fe:	f8c3 e004 	str.w	lr, [r3, #4]
    6302:	f8cc 4008 	str.w	r4, [ip, #8]
    6306:	f8c4 c00c 	str.w	ip, [r4, #12]
    630a:	608f      	str	r7, [r1, #8]
    630c:	60cf      	str	r7, [r1, #12]
    630e:	607a      	str	r2, [r7, #4]
    6310:	60b9      	str	r1, [r7, #8]
    6312:	60f9      	str	r1, [r7, #12]
    6314:	f000 fbbe 	bl	6a94 <__malloc_unlock>
    6318:	e754      	b.n	61c4 <_malloc_r+0x68>
    631a:	f1be 0f04 	cmp.w	lr, #4
    631e:	bf9e      	ittt	ls
    6320:	ea4f 1e94 	movls.w	lr, r4, lsr #6
    6324:	f10e 0e38 	addls.w	lr, lr, #56	; 0x38
    6328:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    632c:	f67f af65 	bls.w	61fa <_malloc_r+0x9e>
    6330:	f1be 0f14 	cmp.w	lr, #20
    6334:	bf9c      	itt	ls
    6336:	f10e 0e5b 	addls.w	lr, lr, #91	; 0x5b
    633a:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    633e:	f67f af5c 	bls.w	61fa <_malloc_r+0x9e>
    6342:	f1be 0f54 	cmp.w	lr, #84	; 0x54
    6346:	bf9e      	ittt	ls
    6348:	ea4f 3e14 	movls.w	lr, r4, lsr #12
    634c:	f10e 0e6e 	addls.w	lr, lr, #110	; 0x6e
    6350:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    6354:	f67f af51 	bls.w	61fa <_malloc_r+0x9e>
    6358:	f5be 7faa 	cmp.w	lr, #340	; 0x154
    635c:	bf9e      	ittt	ls
    635e:	ea4f 3ed4 	movls.w	lr, r4, lsr #15
    6362:	f10e 0e77 	addls.w	lr, lr, #119	; 0x77
    6366:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    636a:	f67f af46 	bls.w	61fa <_malloc_r+0x9e>
    636e:	f240 5354 	movw	r3, #1364	; 0x554
    6372:	459e      	cmp	lr, r3
    6374:	bf95      	itete	ls
    6376:	ea4f 4e94 	movls.w	lr, r4, lsr #18
    637a:	f44f 707c 	movhi.w	r0, #1008	; 0x3f0
    637e:	f10e 0e7c 	addls.w	lr, lr, #124	; 0x7c
    6382:	f04f 0e7e 	movhi.w	lr, #126	; 0x7e
    6386:	bf98      	it	ls
    6388:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    638c:	e735      	b.n	61fa <_malloc_r+0x9e>
    638e:	eb03 020c 	add.w	r2, r3, ip
    6392:	f103 0508 	add.w	r5, r3, #8
    6396:	4630      	mov	r0, r6
    6398:	6853      	ldr	r3, [r2, #4]
    639a:	f043 0301 	orr.w	r3, r3, #1
    639e:	6053      	str	r3, [r2, #4]
    63a0:	f000 fb78 	bl	6a94 <__malloc_unlock>
    63a4:	e70e      	b.n	61c4 <_malloc_r+0x68>
    63a6:	f8d7 8008 	ldr.w	r8, [r7, #8]
    63aa:	f8d8 3004 	ldr.w	r3, [r8, #4]
    63ae:	f023 0903 	bic.w	r9, r3, #3
    63b2:	ebc4 0209 	rsb	r2, r4, r9
    63b6:	454c      	cmp	r4, r9
    63b8:	bf94      	ite	ls
    63ba:	2300      	movls	r3, #0
    63bc:	2301      	movhi	r3, #1
    63be:	2a0f      	cmp	r2, #15
    63c0:	bfd8      	it	le
    63c2:	f043 0301 	orrle.w	r3, r3, #1
    63c6:	2b00      	cmp	r3, #0
    63c8:	f000 80a1 	beq.w	650e <_malloc_r+0x3b2>
    63cc:	f240 5b38 	movw	fp, #1336	; 0x538
    63d0:	f8d5 2408 	ldr.w	r2, [r5, #1032]	; 0x408
    63d4:	f2c2 0b00 	movt	fp, #8192	; 0x2000
    63d8:	f8db 3000 	ldr.w	r3, [fp]
    63dc:	3310      	adds	r3, #16
    63de:	191b      	adds	r3, r3, r4
    63e0:	f1b2 3fff 	cmp.w	r2, #4294967295
    63e4:	d006      	beq.n	63f4 <_malloc_r+0x298>
    63e6:	f503 637e 	add.w	r3, r3, #4064	; 0xfe0
    63ea:	331f      	adds	r3, #31
    63ec:	f423 637e 	bic.w	r3, r3, #4064	; 0xfe0
    63f0:	f023 031f 	bic.w	r3, r3, #31
    63f4:	4619      	mov	r1, r3
    63f6:	4630      	mov	r0, r6
    63f8:	9301      	str	r3, [sp, #4]
    63fa:	f001 f9f3 	bl	77e4 <_sbrk_r>
    63fe:	9b01      	ldr	r3, [sp, #4]
    6400:	f1b0 3fff 	cmp.w	r0, #4294967295
    6404:	4682      	mov	sl, r0
    6406:	f000 80f4 	beq.w	65f2 <_malloc_r+0x496>
    640a:	eb08 0109 	add.w	r1, r8, r9
    640e:	4281      	cmp	r1, r0
    6410:	f200 80ec 	bhi.w	65ec <_malloc_r+0x490>
    6414:	f8db 2004 	ldr.w	r2, [fp, #4]
    6418:	189a      	adds	r2, r3, r2
    641a:	4551      	cmp	r1, sl
    641c:	f8cb 2004 	str.w	r2, [fp, #4]
    6420:	f000 8145 	beq.w	66ae <_malloc_r+0x552>
    6424:	f8d5 5408 	ldr.w	r5, [r5, #1032]	; 0x408
    6428:	f240 1018 	movw	r0, #280	; 0x118
    642c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    6430:	f1b5 3fff 	cmp.w	r5, #4294967295
    6434:	bf08      	it	eq
    6436:	f8c0 a408 	streq.w	sl, [r0, #1032]	; 0x408
    643a:	d003      	beq.n	6444 <_malloc_r+0x2e8>
    643c:	4452      	add	r2, sl
    643e:	1a51      	subs	r1, r2, r1
    6440:	f8cb 1004 	str.w	r1, [fp, #4]
    6444:	f01a 0507 	ands.w	r5, sl, #7
    6448:	4630      	mov	r0, r6
    644a:	bf17      	itett	ne
    644c:	f1c5 0508 	rsbne	r5, r5, #8
    6450:	f44f 5580 	moveq.w	r5, #4096	; 0x1000
    6454:	44aa      	addne	sl, r5
    6456:	f505 5580 	addne.w	r5, r5, #4096	; 0x1000
    645a:	4453      	add	r3, sl
    645c:	051b      	lsls	r3, r3, #20
    645e:	0d1b      	lsrs	r3, r3, #20
    6460:	1aed      	subs	r5, r5, r3
    6462:	4629      	mov	r1, r5
    6464:	f001 f9be 	bl	77e4 <_sbrk_r>
    6468:	f1b0 3fff 	cmp.w	r0, #4294967295
    646c:	f000 812c 	beq.w	66c8 <_malloc_r+0x56c>
    6470:	ebca 0100 	rsb	r1, sl, r0
    6474:	1949      	adds	r1, r1, r5
    6476:	f041 0101 	orr.w	r1, r1, #1
    647a:	f8db 2004 	ldr.w	r2, [fp, #4]
    647e:	f240 5338 	movw	r3, #1336	; 0x538
    6482:	f8c7 a008 	str.w	sl, [r7, #8]
    6486:	f2c2 0300 	movt	r3, #8192	; 0x2000
    648a:	18aa      	adds	r2, r5, r2
    648c:	45b8      	cmp	r8, r7
    648e:	f8cb 2004 	str.w	r2, [fp, #4]
    6492:	f8ca 1004 	str.w	r1, [sl, #4]
    6496:	d017      	beq.n	64c8 <_malloc_r+0x36c>
    6498:	f1b9 0f0f 	cmp.w	r9, #15
    649c:	f240 80df 	bls.w	665e <_malloc_r+0x502>
    64a0:	f1a9 010c 	sub.w	r1, r9, #12
    64a4:	2505      	movs	r5, #5
    64a6:	f021 0107 	bic.w	r1, r1, #7
    64aa:	eb08 0001 	add.w	r0, r8, r1
    64ae:	290f      	cmp	r1, #15
    64b0:	6085      	str	r5, [r0, #8]
    64b2:	6045      	str	r5, [r0, #4]
    64b4:	f8d8 0004 	ldr.w	r0, [r8, #4]
    64b8:	f000 0001 	and.w	r0, r0, #1
    64bc:	ea41 0000 	orr.w	r0, r1, r0
    64c0:	f8c8 0004 	str.w	r0, [r8, #4]
    64c4:	f200 80ac 	bhi.w	6620 <_malloc_r+0x4c4>
    64c8:	46d0      	mov	r8, sl
    64ca:	f240 5338 	movw	r3, #1336	; 0x538
    64ce:	f8db 102c 	ldr.w	r1, [fp, #44]	; 0x2c
    64d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    64d6:	428a      	cmp	r2, r1
    64d8:	f8db 1030 	ldr.w	r1, [fp, #48]	; 0x30
    64dc:	bf88      	it	hi
    64de:	62da      	strhi	r2, [r3, #44]	; 0x2c
    64e0:	f240 5338 	movw	r3, #1336	; 0x538
    64e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    64e8:	428a      	cmp	r2, r1
    64ea:	bf88      	it	hi
    64ec:	631a      	strhi	r2, [r3, #48]	; 0x30
    64ee:	e082      	b.n	65f6 <_malloc_r+0x49a>
    64f0:	185c      	adds	r4, r3, r1
    64f2:	689a      	ldr	r2, [r3, #8]
    64f4:	68d9      	ldr	r1, [r3, #12]
    64f6:	4630      	mov	r0, r6
    64f8:	6866      	ldr	r6, [r4, #4]
    64fa:	f103 0508 	add.w	r5, r3, #8
    64fe:	608a      	str	r2, [r1, #8]
    6500:	f046 0301 	orr.w	r3, r6, #1
    6504:	60d1      	str	r1, [r2, #12]
    6506:	6063      	str	r3, [r4, #4]
    6508:	f000 fac4 	bl	6a94 <__malloc_unlock>
    650c:	e65a      	b.n	61c4 <_malloc_r+0x68>
    650e:	eb08 0304 	add.w	r3, r8, r4
    6512:	f042 0201 	orr.w	r2, r2, #1
    6516:	f044 0401 	orr.w	r4, r4, #1
    651a:	4630      	mov	r0, r6
    651c:	f8c8 4004 	str.w	r4, [r8, #4]
    6520:	f108 0508 	add.w	r5, r8, #8
    6524:	605a      	str	r2, [r3, #4]
    6526:	60bb      	str	r3, [r7, #8]
    6528:	f000 fab4 	bl	6a94 <__malloc_unlock>
    652c:	e64a      	b.n	61c4 <_malloc_r+0x68>
    652e:	ea4f 225c 	mov.w	r2, ip, lsr #9
    6532:	2a04      	cmp	r2, #4
    6534:	d954      	bls.n	65e0 <_malloc_r+0x484>
    6536:	2a14      	cmp	r2, #20
    6538:	f200 8089 	bhi.w	664e <_malloc_r+0x4f2>
    653c:	325b      	adds	r2, #91	; 0x5b
    653e:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    6542:	44a8      	add	r8, r5
    6544:	f240 1718 	movw	r7, #280	; 0x118
    6548:	f2c2 0700 	movt	r7, #8192	; 0x2000
    654c:	f8d8 0008 	ldr.w	r0, [r8, #8]
    6550:	4540      	cmp	r0, r8
    6552:	d103      	bne.n	655c <_malloc_r+0x400>
    6554:	e06f      	b.n	6636 <_malloc_r+0x4da>
    6556:	6880      	ldr	r0, [r0, #8]
    6558:	4580      	cmp	r8, r0
    655a:	d004      	beq.n	6566 <_malloc_r+0x40a>
    655c:	6842      	ldr	r2, [r0, #4]
    655e:	f022 0203 	bic.w	r2, r2, #3
    6562:	4594      	cmp	ip, r2
    6564:	d3f7      	bcc.n	6556 <_malloc_r+0x3fa>
    6566:	f8d0 c00c 	ldr.w	ip, [r0, #12]
    656a:	f8c3 c00c 	str.w	ip, [r3, #12]
    656e:	6098      	str	r0, [r3, #8]
    6570:	687a      	ldr	r2, [r7, #4]
    6572:	60c3      	str	r3, [r0, #12]
    6574:	f8cc 3008 	str.w	r3, [ip, #8]
    6578:	e68a      	b.n	6290 <_malloc_r+0x134>
    657a:	191f      	adds	r7, r3, r4
    657c:	4630      	mov	r0, r6
    657e:	f044 0401 	orr.w	r4, r4, #1
    6582:	60cf      	str	r7, [r1, #12]
    6584:	605c      	str	r4, [r3, #4]
    6586:	f103 0508 	add.w	r5, r3, #8
    658a:	50ba      	str	r2, [r7, r2]
    658c:	f042 0201 	orr.w	r2, r2, #1
    6590:	608f      	str	r7, [r1, #8]
    6592:	607a      	str	r2, [r7, #4]
    6594:	60b9      	str	r1, [r7, #8]
    6596:	60f9      	str	r1, [r7, #12]
    6598:	f000 fa7c 	bl	6a94 <__malloc_unlock>
    659c:	e612      	b.n	61c4 <_malloc_r+0x68>
    659e:	f10a 0a01 	add.w	sl, sl, #1
    65a2:	f01a 0f03 	tst.w	sl, #3
    65a6:	d05f      	beq.n	6668 <_malloc_r+0x50c>
    65a8:	f103 0808 	add.w	r8, r3, #8
    65ac:	e689      	b.n	62c2 <_malloc_r+0x166>
    65ae:	f103 0208 	add.w	r2, r3, #8
    65b2:	68d3      	ldr	r3, [r2, #12]
    65b4:	429a      	cmp	r2, r3
    65b6:	bf08      	it	eq
    65b8:	f10e 0e02 	addeq.w	lr, lr, #2
    65bc:	f43f ae36 	beq.w	622c <_malloc_r+0xd0>
    65c0:	e5ef      	b.n	61a2 <_malloc_r+0x46>
    65c2:	461d      	mov	r5, r3
    65c4:	1819      	adds	r1, r3, r0
    65c6:	68da      	ldr	r2, [r3, #12]
    65c8:	4630      	mov	r0, r6
    65ca:	f855 3f08 	ldr.w	r3, [r5, #8]!
    65ce:	684c      	ldr	r4, [r1, #4]
    65d0:	6093      	str	r3, [r2, #8]
    65d2:	f044 0401 	orr.w	r4, r4, #1
    65d6:	60da      	str	r2, [r3, #12]
    65d8:	604c      	str	r4, [r1, #4]
    65da:	f000 fa5b 	bl	6a94 <__malloc_unlock>
    65de:	e5f1      	b.n	61c4 <_malloc_r+0x68>
    65e0:	ea4f 129c 	mov.w	r2, ip, lsr #6
    65e4:	3238      	adds	r2, #56	; 0x38
    65e6:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    65ea:	e7aa      	b.n	6542 <_malloc_r+0x3e6>
    65ec:	45b8      	cmp	r8, r7
    65ee:	f43f af11 	beq.w	6414 <_malloc_r+0x2b8>
    65f2:	f8d7 8008 	ldr.w	r8, [r7, #8]
    65f6:	f8d8 2004 	ldr.w	r2, [r8, #4]
    65fa:	f022 0203 	bic.w	r2, r2, #3
    65fe:	4294      	cmp	r4, r2
    6600:	bf94      	ite	ls
    6602:	2300      	movls	r3, #0
    6604:	2301      	movhi	r3, #1
    6606:	1b12      	subs	r2, r2, r4
    6608:	2a0f      	cmp	r2, #15
    660a:	bfd8      	it	le
    660c:	f043 0301 	orrle.w	r3, r3, #1
    6610:	2b00      	cmp	r3, #0
    6612:	f43f af7c 	beq.w	650e <_malloc_r+0x3b2>
    6616:	4630      	mov	r0, r6
    6618:	2500      	movs	r5, #0
    661a:	f000 fa3b 	bl	6a94 <__malloc_unlock>
    661e:	e5d1      	b.n	61c4 <_malloc_r+0x68>
    6620:	f108 0108 	add.w	r1, r8, #8
    6624:	4630      	mov	r0, r6
    6626:	9301      	str	r3, [sp, #4]
    6628:	f7ff fa16 	bl	5a58 <_free_r>
    662c:	9b01      	ldr	r3, [sp, #4]
    662e:	f8d7 8008 	ldr.w	r8, [r7, #8]
    6632:	685a      	ldr	r2, [r3, #4]
    6634:	e749      	b.n	64ca <_malloc_r+0x36e>
    6636:	f04f 0a01 	mov.w	sl, #1
    663a:	f8d7 8004 	ldr.w	r8, [r7, #4]
    663e:	1092      	asrs	r2, r2, #2
    6640:	4684      	mov	ip, r0
    6642:	fa0a f202 	lsl.w	r2, sl, r2
    6646:	ea48 0202 	orr.w	r2, r8, r2
    664a:	607a      	str	r2, [r7, #4]
    664c:	e78d      	b.n	656a <_malloc_r+0x40e>
    664e:	2a54      	cmp	r2, #84	; 0x54
    6650:	d824      	bhi.n	669c <_malloc_r+0x540>
    6652:	ea4f 321c 	mov.w	r2, ip, lsr #12
    6656:	326e      	adds	r2, #110	; 0x6e
    6658:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    665c:	e771      	b.n	6542 <_malloc_r+0x3e6>
    665e:	2301      	movs	r3, #1
    6660:	46d0      	mov	r8, sl
    6662:	f8ca 3004 	str.w	r3, [sl, #4]
    6666:	e7c6      	b.n	65f6 <_malloc_r+0x49a>
    6668:	464a      	mov	r2, r9
    666a:	f01e 0f03 	tst.w	lr, #3
    666e:	4613      	mov	r3, r2
    6670:	f10e 3eff 	add.w	lr, lr, #4294967295
    6674:	d033      	beq.n	66de <_malloc_r+0x582>
    6676:	f853 2908 	ldr.w	r2, [r3], #-8
    667a:	429a      	cmp	r2, r3
    667c:	d0f5      	beq.n	666a <_malloc_r+0x50e>
    667e:	687b      	ldr	r3, [r7, #4]
    6680:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    6684:	459c      	cmp	ip, r3
    6686:	f63f ae8e 	bhi.w	63a6 <_malloc_r+0x24a>
    668a:	f1bc 0f00 	cmp.w	ip, #0
    668e:	f43f ae8a 	beq.w	63a6 <_malloc_r+0x24a>
    6692:	ea1c 0f03 	tst.w	ip, r3
    6696:	d027      	beq.n	66e8 <_malloc_r+0x58c>
    6698:	46d6      	mov	lr, sl
    669a:	e60e      	b.n	62ba <_malloc_r+0x15e>
    669c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
    66a0:	d815      	bhi.n	66ce <_malloc_r+0x572>
    66a2:	ea4f 32dc 	mov.w	r2, ip, lsr #15
    66a6:	3277      	adds	r2, #119	; 0x77
    66a8:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    66ac:	e749      	b.n	6542 <_malloc_r+0x3e6>
    66ae:	0508      	lsls	r0, r1, #20
    66b0:	0d00      	lsrs	r0, r0, #20
    66b2:	2800      	cmp	r0, #0
    66b4:	f47f aeb6 	bne.w	6424 <_malloc_r+0x2c8>
    66b8:	f8d7 8008 	ldr.w	r8, [r7, #8]
    66bc:	444b      	add	r3, r9
    66be:	f043 0301 	orr.w	r3, r3, #1
    66c2:	f8c8 3004 	str.w	r3, [r8, #4]
    66c6:	e700      	b.n	64ca <_malloc_r+0x36e>
    66c8:	2101      	movs	r1, #1
    66ca:	2500      	movs	r5, #0
    66cc:	e6d5      	b.n	647a <_malloc_r+0x31e>
    66ce:	f240 5054 	movw	r0, #1364	; 0x554
    66d2:	4282      	cmp	r2, r0
    66d4:	d90d      	bls.n	66f2 <_malloc_r+0x596>
    66d6:	f44f 787c 	mov.w	r8, #1008	; 0x3f0
    66da:	227e      	movs	r2, #126	; 0x7e
    66dc:	e731      	b.n	6542 <_malloc_r+0x3e6>
    66de:	687b      	ldr	r3, [r7, #4]
    66e0:	ea23 030c 	bic.w	r3, r3, ip
    66e4:	607b      	str	r3, [r7, #4]
    66e6:	e7cb      	b.n	6680 <_malloc_r+0x524>
    66e8:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    66ec:	f10a 0a04 	add.w	sl, sl, #4
    66f0:	e7cf      	b.n	6692 <_malloc_r+0x536>
    66f2:	ea4f 429c 	mov.w	r2, ip, lsr #18
    66f6:	327c      	adds	r2, #124	; 0x7c
    66f8:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    66fc:	e721      	b.n	6542 <_malloc_r+0x3e6>
    66fe:	bf00      	nop

00006700 <memchr>:
    6700:	f010 0f03 	tst.w	r0, #3
    6704:	b2c9      	uxtb	r1, r1
    6706:	b410      	push	{r4}
    6708:	d010      	beq.n	672c <memchr+0x2c>
    670a:	2a00      	cmp	r2, #0
    670c:	d02f      	beq.n	676e <memchr+0x6e>
    670e:	7803      	ldrb	r3, [r0, #0]
    6710:	428b      	cmp	r3, r1
    6712:	d02a      	beq.n	676a <memchr+0x6a>
    6714:	3a01      	subs	r2, #1
    6716:	e005      	b.n	6724 <memchr+0x24>
    6718:	2a00      	cmp	r2, #0
    671a:	d028      	beq.n	676e <memchr+0x6e>
    671c:	7803      	ldrb	r3, [r0, #0]
    671e:	3a01      	subs	r2, #1
    6720:	428b      	cmp	r3, r1
    6722:	d022      	beq.n	676a <memchr+0x6a>
    6724:	3001      	adds	r0, #1
    6726:	f010 0f03 	tst.w	r0, #3
    672a:	d1f5      	bne.n	6718 <memchr+0x18>
    672c:	2a03      	cmp	r2, #3
    672e:	d911      	bls.n	6754 <memchr+0x54>
    6730:	ea41 2401 	orr.w	r4, r1, r1, lsl #8
    6734:	ea44 4404 	orr.w	r4, r4, r4, lsl #16
    6738:	6803      	ldr	r3, [r0, #0]
    673a:	ea84 0303 	eor.w	r3, r4, r3
    673e:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
    6742:	ea2c 0303 	bic.w	r3, ip, r3
    6746:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
    674a:	d103      	bne.n	6754 <memchr+0x54>
    674c:	3a04      	subs	r2, #4
    674e:	3004      	adds	r0, #4
    6750:	2a03      	cmp	r2, #3
    6752:	d8f1      	bhi.n	6738 <memchr+0x38>
    6754:	b15a      	cbz	r2, 676e <memchr+0x6e>
    6756:	7803      	ldrb	r3, [r0, #0]
    6758:	428b      	cmp	r3, r1
    675a:	d006      	beq.n	676a <memchr+0x6a>
    675c:	3a01      	subs	r2, #1
    675e:	b132      	cbz	r2, 676e <memchr+0x6e>
    6760:	f810 3f01 	ldrb.w	r3, [r0, #1]!
    6764:	3a01      	subs	r2, #1
    6766:	428b      	cmp	r3, r1
    6768:	d1f9      	bne.n	675e <memchr+0x5e>
    676a:	bc10      	pop	{r4}
    676c:	4770      	bx	lr
    676e:	2000      	movs	r0, #0
    6770:	e7fb      	b.n	676a <memchr+0x6a>
    6772:	bf00      	nop

00006774 <memcpy>:
    6774:	2a03      	cmp	r2, #3
    6776:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
    677a:	d80b      	bhi.n	6794 <memcpy+0x20>
    677c:	b13a      	cbz	r2, 678e <memcpy+0x1a>
    677e:	2300      	movs	r3, #0
    6780:	f811 c003 	ldrb.w	ip, [r1, r3]
    6784:	f800 c003 	strb.w	ip, [r0, r3]
    6788:	3301      	adds	r3, #1
    678a:	4293      	cmp	r3, r2
    678c:	d1f8      	bne.n	6780 <memcpy+0xc>
    678e:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
    6792:	4770      	bx	lr
    6794:	1882      	adds	r2, r0, r2
    6796:	460c      	mov	r4, r1
    6798:	4603      	mov	r3, r0
    679a:	e003      	b.n	67a4 <memcpy+0x30>
    679c:	f814 1c01 	ldrb.w	r1, [r4, #-1]
    67a0:	f803 1c01 	strb.w	r1, [r3, #-1]
    67a4:	f003 0603 	and.w	r6, r3, #3
    67a8:	4619      	mov	r1, r3
    67aa:	46a4      	mov	ip, r4
    67ac:	3301      	adds	r3, #1
    67ae:	3401      	adds	r4, #1
    67b0:	2e00      	cmp	r6, #0
    67b2:	d1f3      	bne.n	679c <memcpy+0x28>
    67b4:	f01c 0403 	ands.w	r4, ip, #3
    67b8:	4663      	mov	r3, ip
    67ba:	bf08      	it	eq
    67bc:	ebc1 0c02 	rsbeq	ip, r1, r2
    67c0:	d068      	beq.n	6894 <memcpy+0x120>
    67c2:	4265      	negs	r5, r4
    67c4:	f1c4 0a04 	rsb	sl, r4, #4
    67c8:	eb0c 0705 	add.w	r7, ip, r5
    67cc:	4633      	mov	r3, r6
    67ce:	ea4f 0aca 	mov.w	sl, sl, lsl #3
    67d2:	f85c 6005 	ldr.w	r6, [ip, r5]
    67d6:	ea4f 08c4 	mov.w	r8, r4, lsl #3
    67da:	1a55      	subs	r5, r2, r1
    67dc:	e008      	b.n	67f0 <memcpy+0x7c>
    67de:	f857 4f04 	ldr.w	r4, [r7, #4]!
    67e2:	4626      	mov	r6, r4
    67e4:	fa04 f40a 	lsl.w	r4, r4, sl
    67e8:	ea49 0404 	orr.w	r4, r9, r4
    67ec:	50cc      	str	r4, [r1, r3]
    67ee:	3304      	adds	r3, #4
    67f0:	185c      	adds	r4, r3, r1
    67f2:	2d03      	cmp	r5, #3
    67f4:	fa26 f908 	lsr.w	r9, r6, r8
    67f8:	f1a5 0504 	sub.w	r5, r5, #4
    67fc:	eb0c 0603 	add.w	r6, ip, r3
    6800:	dced      	bgt.n	67de <memcpy+0x6a>
    6802:	2300      	movs	r3, #0
    6804:	e002      	b.n	680c <memcpy+0x98>
    6806:	5cf1      	ldrb	r1, [r6, r3]
    6808:	54e1      	strb	r1, [r4, r3]
    680a:	3301      	adds	r3, #1
    680c:	1919      	adds	r1, r3, r4
    680e:	4291      	cmp	r1, r2
    6810:	d3f9      	bcc.n	6806 <memcpy+0x92>
    6812:	e7bc      	b.n	678e <memcpy+0x1a>
    6814:	f853 4c40 	ldr.w	r4, [r3, #-64]
    6818:	f841 4c40 	str.w	r4, [r1, #-64]
    681c:	f853 4c3c 	ldr.w	r4, [r3, #-60]
    6820:	f841 4c3c 	str.w	r4, [r1, #-60]
    6824:	f853 4c38 	ldr.w	r4, [r3, #-56]
    6828:	f841 4c38 	str.w	r4, [r1, #-56]
    682c:	f853 4c34 	ldr.w	r4, [r3, #-52]
    6830:	f841 4c34 	str.w	r4, [r1, #-52]
    6834:	f853 4c30 	ldr.w	r4, [r3, #-48]
    6838:	f841 4c30 	str.w	r4, [r1, #-48]
    683c:	f853 4c2c 	ldr.w	r4, [r3, #-44]
    6840:	f841 4c2c 	str.w	r4, [r1, #-44]
    6844:	f853 4c28 	ldr.w	r4, [r3, #-40]
    6848:	f841 4c28 	str.w	r4, [r1, #-40]
    684c:	f853 4c24 	ldr.w	r4, [r3, #-36]
    6850:	f841 4c24 	str.w	r4, [r1, #-36]
    6854:	f853 4c20 	ldr.w	r4, [r3, #-32]
    6858:	f841 4c20 	str.w	r4, [r1, #-32]
    685c:	f853 4c1c 	ldr.w	r4, [r3, #-28]
    6860:	f841 4c1c 	str.w	r4, [r1, #-28]
    6864:	f853 4c18 	ldr.w	r4, [r3, #-24]
    6868:	f841 4c18 	str.w	r4, [r1, #-24]
    686c:	f853 4c14 	ldr.w	r4, [r3, #-20]
    6870:	f841 4c14 	str.w	r4, [r1, #-20]
    6874:	f853 4c10 	ldr.w	r4, [r3, #-16]
    6878:	f841 4c10 	str.w	r4, [r1, #-16]
    687c:	f853 4c0c 	ldr.w	r4, [r3, #-12]
    6880:	f841 4c0c 	str.w	r4, [r1, #-12]
    6884:	f853 4c08 	ldr.w	r4, [r3, #-8]
    6888:	f841 4c08 	str.w	r4, [r1, #-8]
    688c:	f853 4c04 	ldr.w	r4, [r3, #-4]
    6890:	f841 4c04 	str.w	r4, [r1, #-4]
    6894:	461c      	mov	r4, r3
    6896:	460d      	mov	r5, r1
    6898:	3340      	adds	r3, #64	; 0x40
    689a:	3140      	adds	r1, #64	; 0x40
    689c:	f1bc 0f3f 	cmp.w	ip, #63	; 0x3f
    68a0:	f1ac 0c40 	sub.w	ip, ip, #64	; 0x40
    68a4:	dcb6      	bgt.n	6814 <memcpy+0xa0>
    68a6:	4621      	mov	r1, r4
    68a8:	462b      	mov	r3, r5
    68aa:	1b54      	subs	r4, r2, r5
    68ac:	e00f      	b.n	68ce <memcpy+0x15a>
    68ae:	f851 5c10 	ldr.w	r5, [r1, #-16]
    68b2:	f843 5c10 	str.w	r5, [r3, #-16]
    68b6:	f851 5c0c 	ldr.w	r5, [r1, #-12]
    68ba:	f843 5c0c 	str.w	r5, [r3, #-12]
    68be:	f851 5c08 	ldr.w	r5, [r1, #-8]
    68c2:	f843 5c08 	str.w	r5, [r3, #-8]
    68c6:	f851 5c04 	ldr.w	r5, [r1, #-4]
    68ca:	f843 5c04 	str.w	r5, [r3, #-4]
    68ce:	2c0f      	cmp	r4, #15
    68d0:	460d      	mov	r5, r1
    68d2:	469c      	mov	ip, r3
    68d4:	f101 0110 	add.w	r1, r1, #16
    68d8:	f103 0310 	add.w	r3, r3, #16
    68dc:	f1a4 0410 	sub.w	r4, r4, #16
    68e0:	dce5      	bgt.n	68ae <memcpy+0x13a>
    68e2:	ebcc 0102 	rsb	r1, ip, r2
    68e6:	2300      	movs	r3, #0
    68e8:	e003      	b.n	68f2 <memcpy+0x17e>
    68ea:	58ec      	ldr	r4, [r5, r3]
    68ec:	f84c 4003 	str.w	r4, [ip, r3]
    68f0:	3304      	adds	r3, #4
    68f2:	195e      	adds	r6, r3, r5
    68f4:	2903      	cmp	r1, #3
    68f6:	eb03 040c 	add.w	r4, r3, ip
    68fa:	f1a1 0104 	sub.w	r1, r1, #4
    68fe:	dcf4      	bgt.n	68ea <memcpy+0x176>
    6900:	e77f      	b.n	6802 <memcpy+0x8e>
    6902:	bf00      	nop

00006904 <memmove>:
    6904:	4288      	cmp	r0, r1
    6906:	468c      	mov	ip, r1
    6908:	b470      	push	{r4, r5, r6}
    690a:	4605      	mov	r5, r0
    690c:	4614      	mov	r4, r2
    690e:	d90e      	bls.n	692e <memmove+0x2a>
    6910:	188b      	adds	r3, r1, r2
    6912:	4298      	cmp	r0, r3
    6914:	d20b      	bcs.n	692e <memmove+0x2a>
    6916:	b142      	cbz	r2, 692a <memmove+0x26>
    6918:	ebc2 0c03 	rsb	ip, r2, r3
    691c:	4601      	mov	r1, r0
    691e:	1e53      	subs	r3, r2, #1
    6920:	f81c 2003 	ldrb.w	r2, [ip, r3]
    6924:	54ca      	strb	r2, [r1, r3]
    6926:	3b01      	subs	r3, #1
    6928:	d2fa      	bcs.n	6920 <memmove+0x1c>
    692a:	bc70      	pop	{r4, r5, r6}
    692c:	4770      	bx	lr
    692e:	2a0f      	cmp	r2, #15
    6930:	d809      	bhi.n	6946 <memmove+0x42>
    6932:	2c00      	cmp	r4, #0
    6934:	d0f9      	beq.n	692a <memmove+0x26>
    6936:	2300      	movs	r3, #0
    6938:	f81c 2003 	ldrb.w	r2, [ip, r3]
    693c:	54ea      	strb	r2, [r5, r3]
    693e:	3301      	adds	r3, #1
    6940:	42a3      	cmp	r3, r4
    6942:	d1f9      	bne.n	6938 <memmove+0x34>
    6944:	e7f1      	b.n	692a <memmove+0x26>
    6946:	ea41 0300 	orr.w	r3, r1, r0
    694a:	f013 0f03 	tst.w	r3, #3
    694e:	d1f0      	bne.n	6932 <memmove+0x2e>
    6950:	4694      	mov	ip, r2
    6952:	460c      	mov	r4, r1
    6954:	4603      	mov	r3, r0
    6956:	6825      	ldr	r5, [r4, #0]
    6958:	f1ac 0c10 	sub.w	ip, ip, #16
    695c:	601d      	str	r5, [r3, #0]
    695e:	6865      	ldr	r5, [r4, #4]
    6960:	605d      	str	r5, [r3, #4]
    6962:	68a5      	ldr	r5, [r4, #8]
    6964:	609d      	str	r5, [r3, #8]
    6966:	68e5      	ldr	r5, [r4, #12]
    6968:	3410      	adds	r4, #16
    696a:	60dd      	str	r5, [r3, #12]
    696c:	3310      	adds	r3, #16
    696e:	f1bc 0f0f 	cmp.w	ip, #15
    6972:	d8f0      	bhi.n	6956 <memmove+0x52>
    6974:	3a10      	subs	r2, #16
    6976:	ea4f 1c12 	mov.w	ip, r2, lsr #4
    697a:	f10c 0501 	add.w	r5, ip, #1
    697e:	ebcc 7c0c 	rsb	ip, ip, ip, lsl #28
    6982:	012d      	lsls	r5, r5, #4
    6984:	eb02 160c 	add.w	r6, r2, ip, lsl #4
    6988:	eb01 0c05 	add.w	ip, r1, r5
    698c:	1945      	adds	r5, r0, r5
    698e:	2e03      	cmp	r6, #3
    6990:	4634      	mov	r4, r6
    6992:	d9ce      	bls.n	6932 <memmove+0x2e>
    6994:	2300      	movs	r3, #0
    6996:	f85c 2003 	ldr.w	r2, [ip, r3]
    699a:	50ea      	str	r2, [r5, r3]
    699c:	3304      	adds	r3, #4
    699e:	1af2      	subs	r2, r6, r3
    69a0:	2a03      	cmp	r2, #3
    69a2:	d8f8      	bhi.n	6996 <memmove+0x92>
    69a4:	3e04      	subs	r6, #4
    69a6:	08b3      	lsrs	r3, r6, #2
    69a8:	1c5a      	adds	r2, r3, #1
    69aa:	ebc3 7383 	rsb	r3, r3, r3, lsl #30
    69ae:	0092      	lsls	r2, r2, #2
    69b0:	4494      	add	ip, r2
    69b2:	eb06 0483 	add.w	r4, r6, r3, lsl #2
    69b6:	18ad      	adds	r5, r5, r2
    69b8:	e7bb      	b.n	6932 <memmove+0x2e>
    69ba:	bf00      	nop

000069bc <memset>:
    69bc:	2a03      	cmp	r2, #3
    69be:	b2c9      	uxtb	r1, r1
    69c0:	b430      	push	{r4, r5}
    69c2:	d807      	bhi.n	69d4 <memset+0x18>
    69c4:	b122      	cbz	r2, 69d0 <memset+0x14>
    69c6:	2300      	movs	r3, #0
    69c8:	54c1      	strb	r1, [r0, r3]
    69ca:	3301      	adds	r3, #1
    69cc:	4293      	cmp	r3, r2
    69ce:	d1fb      	bne.n	69c8 <memset+0xc>
    69d0:	bc30      	pop	{r4, r5}
    69d2:	4770      	bx	lr
    69d4:	eb00 0c02 	add.w	ip, r0, r2
    69d8:	4603      	mov	r3, r0
    69da:	e001      	b.n	69e0 <memset+0x24>
    69dc:	f803 1c01 	strb.w	r1, [r3, #-1]
    69e0:	f003 0403 	and.w	r4, r3, #3
    69e4:	461a      	mov	r2, r3
    69e6:	3301      	adds	r3, #1
    69e8:	2c00      	cmp	r4, #0
    69ea:	d1f7      	bne.n	69dc <memset+0x20>
    69ec:	f04f 3301 	mov.w	r3, #16843009	; 0x1010101
    69f0:	ebc2 040c 	rsb	r4, r2, ip
    69f4:	fb03 f301 	mul.w	r3, r3, r1
    69f8:	e01f      	b.n	6a3a <memset+0x7e>
    69fa:	f842 3c40 	str.w	r3, [r2, #-64]
    69fe:	f842 3c3c 	str.w	r3, [r2, #-60]
    6a02:	f842 3c38 	str.w	r3, [r2, #-56]
    6a06:	f842 3c34 	str.w	r3, [r2, #-52]
    6a0a:	f842 3c30 	str.w	r3, [r2, #-48]
    6a0e:	f842 3c2c 	str.w	r3, [r2, #-44]
    6a12:	f842 3c28 	str.w	r3, [r2, #-40]
    6a16:	f842 3c24 	str.w	r3, [r2, #-36]
    6a1a:	f842 3c20 	str.w	r3, [r2, #-32]
    6a1e:	f842 3c1c 	str.w	r3, [r2, #-28]
    6a22:	f842 3c18 	str.w	r3, [r2, #-24]
    6a26:	f842 3c14 	str.w	r3, [r2, #-20]
    6a2a:	f842 3c10 	str.w	r3, [r2, #-16]
    6a2e:	f842 3c0c 	str.w	r3, [r2, #-12]
    6a32:	f842 3c08 	str.w	r3, [r2, #-8]
    6a36:	f842 3c04 	str.w	r3, [r2, #-4]
    6a3a:	4615      	mov	r5, r2
    6a3c:	3240      	adds	r2, #64	; 0x40
    6a3e:	2c3f      	cmp	r4, #63	; 0x3f
    6a40:	f1a4 0440 	sub.w	r4, r4, #64	; 0x40
    6a44:	dcd9      	bgt.n	69fa <memset+0x3e>
    6a46:	462a      	mov	r2, r5
    6a48:	ebc5 040c 	rsb	r4, r5, ip
    6a4c:	e007      	b.n	6a5e <memset+0xa2>
    6a4e:	f842 3c10 	str.w	r3, [r2, #-16]
    6a52:	f842 3c0c 	str.w	r3, [r2, #-12]
    6a56:	f842 3c08 	str.w	r3, [r2, #-8]
    6a5a:	f842 3c04 	str.w	r3, [r2, #-4]
    6a5e:	4615      	mov	r5, r2
    6a60:	3210      	adds	r2, #16
    6a62:	2c0f      	cmp	r4, #15
    6a64:	f1a4 0410 	sub.w	r4, r4, #16
    6a68:	dcf1      	bgt.n	6a4e <memset+0x92>
    6a6a:	462a      	mov	r2, r5
    6a6c:	ebc5 050c 	rsb	r5, r5, ip
    6a70:	e001      	b.n	6a76 <memset+0xba>
    6a72:	f842 3c04 	str.w	r3, [r2, #-4]
    6a76:	4614      	mov	r4, r2
    6a78:	3204      	adds	r2, #4
    6a7a:	2d03      	cmp	r5, #3
    6a7c:	f1a5 0504 	sub.w	r5, r5, #4
    6a80:	dcf7      	bgt.n	6a72 <memset+0xb6>
    6a82:	e001      	b.n	6a88 <memset+0xcc>
    6a84:	f804 1b01 	strb.w	r1, [r4], #1
    6a88:	4564      	cmp	r4, ip
    6a8a:	d3fb      	bcc.n	6a84 <memset+0xc8>
    6a8c:	e7a0      	b.n	69d0 <memset+0x14>
    6a8e:	bf00      	nop

00006a90 <__malloc_lock>:
    6a90:	4770      	bx	lr
    6a92:	bf00      	nop

00006a94 <__malloc_unlock>:
    6a94:	4770      	bx	lr
    6a96:	bf00      	nop

00006a98 <__hi0bits>:
    6a98:	0c02      	lsrs	r2, r0, #16
    6a9a:	4603      	mov	r3, r0
    6a9c:	0412      	lsls	r2, r2, #16
    6a9e:	b1b2      	cbz	r2, 6ace <__hi0bits+0x36>
    6aa0:	2000      	movs	r0, #0
    6aa2:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
    6aa6:	d101      	bne.n	6aac <__hi0bits+0x14>
    6aa8:	3008      	adds	r0, #8
    6aaa:	021b      	lsls	r3, r3, #8
    6aac:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
    6ab0:	d101      	bne.n	6ab6 <__hi0bits+0x1e>
    6ab2:	3004      	adds	r0, #4
    6ab4:	011b      	lsls	r3, r3, #4
    6ab6:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
    6aba:	d101      	bne.n	6ac0 <__hi0bits+0x28>
    6abc:	3002      	adds	r0, #2
    6abe:	009b      	lsls	r3, r3, #2
    6ac0:	2b00      	cmp	r3, #0
    6ac2:	db03      	blt.n	6acc <__hi0bits+0x34>
    6ac4:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
    6ac8:	d004      	beq.n	6ad4 <__hi0bits+0x3c>
    6aca:	3001      	adds	r0, #1
    6acc:	4770      	bx	lr
    6ace:	0403      	lsls	r3, r0, #16
    6ad0:	2010      	movs	r0, #16
    6ad2:	e7e6      	b.n	6aa2 <__hi0bits+0xa>
    6ad4:	2020      	movs	r0, #32
    6ad6:	4770      	bx	lr

00006ad8 <__lo0bits>:
    6ad8:	6803      	ldr	r3, [r0, #0]
    6ada:	4602      	mov	r2, r0
    6adc:	f013 0007 	ands.w	r0, r3, #7
    6ae0:	d009      	beq.n	6af6 <__lo0bits+0x1e>
    6ae2:	f013 0f01 	tst.w	r3, #1
    6ae6:	d121      	bne.n	6b2c <__lo0bits+0x54>
    6ae8:	f013 0f02 	tst.w	r3, #2
    6aec:	d122      	bne.n	6b34 <__lo0bits+0x5c>
    6aee:	089b      	lsrs	r3, r3, #2
    6af0:	2002      	movs	r0, #2
    6af2:	6013      	str	r3, [r2, #0]
    6af4:	4770      	bx	lr
    6af6:	b299      	uxth	r1, r3
    6af8:	b909      	cbnz	r1, 6afe <__lo0bits+0x26>
    6afa:	0c1b      	lsrs	r3, r3, #16
    6afc:	2010      	movs	r0, #16
    6afe:	f013 0fff 	tst.w	r3, #255	; 0xff
    6b02:	d101      	bne.n	6b08 <__lo0bits+0x30>
    6b04:	3008      	adds	r0, #8
    6b06:	0a1b      	lsrs	r3, r3, #8
    6b08:	f013 0f0f 	tst.w	r3, #15
    6b0c:	d101      	bne.n	6b12 <__lo0bits+0x3a>
    6b0e:	3004      	adds	r0, #4
    6b10:	091b      	lsrs	r3, r3, #4
    6b12:	f013 0f03 	tst.w	r3, #3
    6b16:	d101      	bne.n	6b1c <__lo0bits+0x44>
    6b18:	3002      	adds	r0, #2
    6b1a:	089b      	lsrs	r3, r3, #2
    6b1c:	f013 0f01 	tst.w	r3, #1
    6b20:	d102      	bne.n	6b28 <__lo0bits+0x50>
    6b22:	085b      	lsrs	r3, r3, #1
    6b24:	d004      	beq.n	6b30 <__lo0bits+0x58>
    6b26:	3001      	adds	r0, #1
    6b28:	6013      	str	r3, [r2, #0]
    6b2a:	4770      	bx	lr
    6b2c:	2000      	movs	r0, #0
    6b2e:	4770      	bx	lr
    6b30:	2020      	movs	r0, #32
    6b32:	4770      	bx	lr
    6b34:	085b      	lsrs	r3, r3, #1
    6b36:	2001      	movs	r0, #1
    6b38:	6013      	str	r3, [r2, #0]
    6b3a:	4770      	bx	lr

00006b3c <__mcmp>:
    6b3c:	4603      	mov	r3, r0
    6b3e:	690a      	ldr	r2, [r1, #16]
    6b40:	6900      	ldr	r0, [r0, #16]
    6b42:	b410      	push	{r4}
    6b44:	1a80      	subs	r0, r0, r2
    6b46:	d111      	bne.n	6b6c <__mcmp+0x30>
    6b48:	3204      	adds	r2, #4
    6b4a:	f103 0c14 	add.w	ip, r3, #20
    6b4e:	0092      	lsls	r2, r2, #2
    6b50:	189b      	adds	r3, r3, r2
    6b52:	1889      	adds	r1, r1, r2
    6b54:	3104      	adds	r1, #4
    6b56:	3304      	adds	r3, #4
    6b58:	f853 4c04 	ldr.w	r4, [r3, #-4]
    6b5c:	3b04      	subs	r3, #4
    6b5e:	f851 2c04 	ldr.w	r2, [r1, #-4]
    6b62:	3904      	subs	r1, #4
    6b64:	4294      	cmp	r4, r2
    6b66:	d103      	bne.n	6b70 <__mcmp+0x34>
    6b68:	459c      	cmp	ip, r3
    6b6a:	d3f5      	bcc.n	6b58 <__mcmp+0x1c>
    6b6c:	bc10      	pop	{r4}
    6b6e:	4770      	bx	lr
    6b70:	bf38      	it	cc
    6b72:	f04f 30ff 	movcc.w	r0, #4294967295
    6b76:	d3f9      	bcc.n	6b6c <__mcmp+0x30>
    6b78:	2001      	movs	r0, #1
    6b7a:	e7f7      	b.n	6b6c <__mcmp+0x30>

00006b7c <__ulp>:
    6b7c:	f240 0300 	movw	r3, #0
    6b80:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
    6b84:	ea01 0303 	and.w	r3, r1, r3
    6b88:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
    6b8c:	2b00      	cmp	r3, #0
    6b8e:	dd02      	ble.n	6b96 <__ulp+0x1a>
    6b90:	4619      	mov	r1, r3
    6b92:	2000      	movs	r0, #0
    6b94:	4770      	bx	lr
    6b96:	425b      	negs	r3, r3
    6b98:	151b      	asrs	r3, r3, #20
    6b9a:	2b13      	cmp	r3, #19
    6b9c:	dd0e      	ble.n	6bbc <__ulp+0x40>
    6b9e:	3b14      	subs	r3, #20
    6ba0:	2b1e      	cmp	r3, #30
    6ba2:	dd03      	ble.n	6bac <__ulp+0x30>
    6ba4:	2301      	movs	r3, #1
    6ba6:	2100      	movs	r1, #0
    6ba8:	4618      	mov	r0, r3
    6baa:	4770      	bx	lr
    6bac:	2201      	movs	r2, #1
    6bae:	f1c3 031f 	rsb	r3, r3, #31
    6bb2:	2100      	movs	r1, #0
    6bb4:	fa12 f303 	lsls.w	r3, r2, r3
    6bb8:	4618      	mov	r0, r3
    6bba:	4770      	bx	lr
    6bbc:	f44f 2200 	mov.w	r2, #524288	; 0x80000
    6bc0:	2000      	movs	r0, #0
    6bc2:	fa52 f103 	asrs.w	r1, r2, r3
    6bc6:	4770      	bx	lr

00006bc8 <__b2d>:
    6bc8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    6bcc:	6904      	ldr	r4, [r0, #16]
    6bce:	f100 0614 	add.w	r6, r0, #20
    6bd2:	460f      	mov	r7, r1
    6bd4:	3404      	adds	r4, #4
    6bd6:	f850 5024 	ldr.w	r5, [r0, r4, lsl #2]
    6bda:	eb00 0484 	add.w	r4, r0, r4, lsl #2
    6bde:	46a0      	mov	r8, r4
    6be0:	4628      	mov	r0, r5
    6be2:	f7ff ff59 	bl	6a98 <__hi0bits>
    6be6:	280a      	cmp	r0, #10
    6be8:	f1c0 0320 	rsb	r3, r0, #32
    6bec:	603b      	str	r3, [r7, #0]
    6bee:	dc14      	bgt.n	6c1a <__b2d+0x52>
    6bf0:	42a6      	cmp	r6, r4
    6bf2:	f1c0 030b 	rsb	r3, r0, #11
    6bf6:	d237      	bcs.n	6c68 <__b2d+0xa0>
    6bf8:	f854 1c04 	ldr.w	r1, [r4, #-4]
    6bfc:	40d9      	lsrs	r1, r3
    6bfe:	fa25 fc03 	lsr.w	ip, r5, r3
    6c02:	3015      	adds	r0, #21
    6c04:	f04c 537e 	orr.w	r3, ip, #1065353216	; 0x3f800000
    6c08:	4085      	lsls	r5, r0
    6c0a:	f443 03e0 	orr.w	r3, r3, #7340032	; 0x700000
    6c0e:	ea41 0205 	orr.w	r2, r1, r5
    6c12:	4610      	mov	r0, r2
    6c14:	4619      	mov	r1, r3
    6c16:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    6c1a:	42a6      	cmp	r6, r4
    6c1c:	d320      	bcc.n	6c60 <__b2d+0x98>
    6c1e:	2100      	movs	r1, #0
    6c20:	380b      	subs	r0, #11
    6c22:	bf02      	ittt	eq
    6c24:	f045 537e 	orreq.w	r3, r5, #1065353216	; 0x3f800000
    6c28:	460a      	moveq	r2, r1
    6c2a:	f443 03e0 	orreq.w	r3, r3, #7340032	; 0x700000
    6c2e:	d0f0      	beq.n	6c12 <__b2d+0x4a>
    6c30:	42b4      	cmp	r4, r6
    6c32:	f1c0 0320 	rsb	r3, r0, #32
    6c36:	d919      	bls.n	6c6c <__b2d+0xa4>
    6c38:	f854 4c04 	ldr.w	r4, [r4, #-4]
    6c3c:	40dc      	lsrs	r4, r3
    6c3e:	4085      	lsls	r5, r0
    6c40:	fa21 fc03 	lsr.w	ip, r1, r3
    6c44:	f045 557e 	orr.w	r5, r5, #1065353216	; 0x3f800000
    6c48:	fa11 f000 	lsls.w	r0, r1, r0
    6c4c:	f445 05e0 	orr.w	r5, r5, #7340032	; 0x700000
    6c50:	ea44 0200 	orr.w	r2, r4, r0
    6c54:	ea45 030c 	orr.w	r3, r5, ip
    6c58:	4610      	mov	r0, r2
    6c5a:	4619      	mov	r1, r3
    6c5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    6c60:	f854 1c04 	ldr.w	r1, [r4, #-4]
    6c64:	3c04      	subs	r4, #4
    6c66:	e7db      	b.n	6c20 <__b2d+0x58>
    6c68:	2100      	movs	r1, #0
    6c6a:	e7c8      	b.n	6bfe <__b2d+0x36>
    6c6c:	2400      	movs	r4, #0
    6c6e:	e7e6      	b.n	6c3e <__b2d+0x76>

00006c70 <__ratio>:
    6c70:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    6c74:	b083      	sub	sp, #12
    6c76:	460e      	mov	r6, r1
    6c78:	a901      	add	r1, sp, #4
    6c7a:	4607      	mov	r7, r0
    6c7c:	f7ff ffa4 	bl	6bc8 <__b2d>
    6c80:	460d      	mov	r5, r1
    6c82:	4604      	mov	r4, r0
    6c84:	4669      	mov	r1, sp
    6c86:	4630      	mov	r0, r6
    6c88:	f7ff ff9e 	bl	6bc8 <__b2d>
    6c8c:	f8dd c004 	ldr.w	ip, [sp, #4]
    6c90:	46a9      	mov	r9, r5
    6c92:	46a0      	mov	r8, r4
    6c94:	460b      	mov	r3, r1
    6c96:	4602      	mov	r2, r0
    6c98:	6931      	ldr	r1, [r6, #16]
    6c9a:	4616      	mov	r6, r2
    6c9c:	6938      	ldr	r0, [r7, #16]
    6c9e:	461f      	mov	r7, r3
    6ca0:	1a40      	subs	r0, r0, r1
    6ca2:	9900      	ldr	r1, [sp, #0]
    6ca4:	ebc1 010c 	rsb	r1, r1, ip
    6ca8:	eb01 1140 	add.w	r1, r1, r0, lsl #5
    6cac:	2900      	cmp	r1, #0
    6cae:	bfc9      	itett	gt
    6cb0:	eb05 5901 	addgt.w	r9, r5, r1, lsl #20
    6cb4:	eba3 5701 	suble.w	r7, r3, r1, lsl #20
    6cb8:	4624      	movgt	r4, r4
    6cba:	464d      	movgt	r5, r9
    6cbc:	bfdc      	itt	le
    6cbe:	4612      	movle	r2, r2
    6cc0:	463b      	movle	r3, r7
    6cc2:	4620      	mov	r0, r4
    6cc4:	4629      	mov	r1, r5
    6cc6:	f7fb fabf 	bl	2248 <__aeabi_ddiv>
    6cca:	b003      	add	sp, #12
    6ccc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

00006cd0 <_mprec_log10>:
    6cd0:	2817      	cmp	r0, #23
    6cd2:	b510      	push	{r4, lr}
    6cd4:	4604      	mov	r4, r0
    6cd6:	dd0e      	ble.n	6cf6 <_mprec_log10+0x26>
    6cd8:	f240 0100 	movw	r1, #0
    6cdc:	2000      	movs	r0, #0
    6cde:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
    6ce2:	f240 0300 	movw	r3, #0
    6ce6:	2200      	movs	r2, #0
    6ce8:	f2c4 0324 	movt	r3, #16420	; 0x4024
    6cec:	f7fb f982 	bl	1ff4 <__aeabi_dmul>
    6cf0:	3c01      	subs	r4, #1
    6cf2:	d1f6      	bne.n	6ce2 <_mprec_log10+0x12>
    6cf4:	bd10      	pop	{r4, pc}
    6cf6:	f648 13a8 	movw	r3, #35240	; 0x89a8
    6cfa:	f2c0 0300 	movt	r3, #0
    6cfe:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
    6d02:	e9d3 0100 	ldrd	r0, r1, [r3]
    6d06:	bd10      	pop	{r4, pc}

00006d08 <__copybits>:
    6d08:	6913      	ldr	r3, [r2, #16]
    6d0a:	3901      	subs	r1, #1
    6d0c:	f102 0c14 	add.w	ip, r2, #20
    6d10:	b410      	push	{r4}
    6d12:	eb02 0283 	add.w	r2, r2, r3, lsl #2
    6d16:	114c      	asrs	r4, r1, #5
    6d18:	3214      	adds	r2, #20
    6d1a:	3401      	adds	r4, #1
    6d1c:	4594      	cmp	ip, r2
    6d1e:	eb00 0484 	add.w	r4, r0, r4, lsl #2
    6d22:	d20f      	bcs.n	6d44 <__copybits+0x3c>
    6d24:	2300      	movs	r3, #0
    6d26:	f85c 1003 	ldr.w	r1, [ip, r3]
    6d2a:	50c1      	str	r1, [r0, r3]
    6d2c:	3304      	adds	r3, #4
    6d2e:	eb03 010c 	add.w	r1, r3, ip
    6d32:	428a      	cmp	r2, r1
    6d34:	d8f7      	bhi.n	6d26 <__copybits+0x1e>
    6d36:	ea6f 0c0c 	mvn.w	ip, ip
    6d3a:	4462      	add	r2, ip
    6d3c:	f022 0203 	bic.w	r2, r2, #3
    6d40:	3204      	adds	r2, #4
    6d42:	1880      	adds	r0, r0, r2
    6d44:	4284      	cmp	r4, r0
    6d46:	d904      	bls.n	6d52 <__copybits+0x4a>
    6d48:	2300      	movs	r3, #0
    6d4a:	f840 3b04 	str.w	r3, [r0], #4
    6d4e:	4284      	cmp	r4, r0
    6d50:	d8fb      	bhi.n	6d4a <__copybits+0x42>
    6d52:	bc10      	pop	{r4}
    6d54:	4770      	bx	lr
    6d56:	bf00      	nop

00006d58 <__any_on>:
    6d58:	6902      	ldr	r2, [r0, #16]
    6d5a:	114b      	asrs	r3, r1, #5
    6d5c:	429a      	cmp	r2, r3
    6d5e:	db10      	blt.n	6d82 <__any_on+0x2a>
    6d60:	dd0e      	ble.n	6d80 <__any_on+0x28>
    6d62:	f011 011f 	ands.w	r1, r1, #31
    6d66:	d00b      	beq.n	6d80 <__any_on+0x28>
    6d68:	461a      	mov	r2, r3
    6d6a:	eb00 0383 	add.w	r3, r0, r3, lsl #2
    6d6e:	695b      	ldr	r3, [r3, #20]
    6d70:	fa23 fc01 	lsr.w	ip, r3, r1
    6d74:	fa0c f101 	lsl.w	r1, ip, r1
    6d78:	4299      	cmp	r1, r3
    6d7a:	d002      	beq.n	6d82 <__any_on+0x2a>
    6d7c:	2001      	movs	r0, #1
    6d7e:	4770      	bx	lr
    6d80:	461a      	mov	r2, r3
    6d82:	3204      	adds	r2, #4
    6d84:	f100 0114 	add.w	r1, r0, #20
    6d88:	eb00 0382 	add.w	r3, r0, r2, lsl #2
    6d8c:	f103 0c04 	add.w	ip, r3, #4
    6d90:	4561      	cmp	r1, ip
    6d92:	d20b      	bcs.n	6dac <__any_on+0x54>
    6d94:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
    6d98:	2a00      	cmp	r2, #0
    6d9a:	d1ef      	bne.n	6d7c <__any_on+0x24>
    6d9c:	4299      	cmp	r1, r3
    6d9e:	d205      	bcs.n	6dac <__any_on+0x54>
    6da0:	f853 2d04 	ldr.w	r2, [r3, #-4]!
    6da4:	2a00      	cmp	r2, #0
    6da6:	d1e9      	bne.n	6d7c <__any_on+0x24>
    6da8:	4299      	cmp	r1, r3
    6daa:	d3f9      	bcc.n	6da0 <__any_on+0x48>
    6dac:	2000      	movs	r0, #0
    6dae:	4770      	bx	lr

00006db0 <_Bfree>:
    6db0:	b530      	push	{r4, r5, lr}
    6db2:	6a45      	ldr	r5, [r0, #36]	; 0x24
    6db4:	b083      	sub	sp, #12
    6db6:	4604      	mov	r4, r0
    6db8:	b155      	cbz	r5, 6dd0 <_Bfree+0x20>
    6dba:	b139      	cbz	r1, 6dcc <_Bfree+0x1c>
    6dbc:	6a63      	ldr	r3, [r4, #36]	; 0x24
    6dbe:	684a      	ldr	r2, [r1, #4]
    6dc0:	68db      	ldr	r3, [r3, #12]
    6dc2:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
    6dc6:	6008      	str	r0, [r1, #0]
    6dc8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    6dcc:	b003      	add	sp, #12
    6dce:	bd30      	pop	{r4, r5, pc}
    6dd0:	2010      	movs	r0, #16
    6dd2:	9101      	str	r1, [sp, #4]
    6dd4:	f7ff f9ba 	bl	614c <malloc>
    6dd8:	9901      	ldr	r1, [sp, #4]
    6dda:	6260      	str	r0, [r4, #36]	; 0x24
    6ddc:	60c5      	str	r5, [r0, #12]
    6dde:	6045      	str	r5, [r0, #4]
    6de0:	6085      	str	r5, [r0, #8]
    6de2:	6005      	str	r5, [r0, #0]
    6de4:	e7e9      	b.n	6dba <_Bfree+0xa>
    6de6:	bf00      	nop

00006de8 <_Balloc>:
    6de8:	b570      	push	{r4, r5, r6, lr}
    6dea:	6a44      	ldr	r4, [r0, #36]	; 0x24
    6dec:	4606      	mov	r6, r0
    6dee:	460d      	mov	r5, r1
    6df0:	b164      	cbz	r4, 6e0c <_Balloc+0x24>
    6df2:	68e2      	ldr	r2, [r4, #12]
    6df4:	b1a2      	cbz	r2, 6e20 <_Balloc+0x38>
    6df6:	f852 3025 	ldr.w	r3, [r2, r5, lsl #2]
    6dfa:	b1eb      	cbz	r3, 6e38 <_Balloc+0x50>
    6dfc:	6819      	ldr	r1, [r3, #0]
    6dfe:	f842 1025 	str.w	r1, [r2, r5, lsl #2]
    6e02:	2200      	movs	r2, #0
    6e04:	60da      	str	r2, [r3, #12]
    6e06:	611a      	str	r2, [r3, #16]
    6e08:	4618      	mov	r0, r3
    6e0a:	bd70      	pop	{r4, r5, r6, pc}
    6e0c:	2010      	movs	r0, #16
    6e0e:	f7ff f99d 	bl	614c <malloc>
    6e12:	2300      	movs	r3, #0
    6e14:	4604      	mov	r4, r0
    6e16:	6270      	str	r0, [r6, #36]	; 0x24
    6e18:	60c3      	str	r3, [r0, #12]
    6e1a:	6043      	str	r3, [r0, #4]
    6e1c:	6083      	str	r3, [r0, #8]
    6e1e:	6003      	str	r3, [r0, #0]
    6e20:	2210      	movs	r2, #16
    6e22:	4630      	mov	r0, r6
    6e24:	2104      	movs	r1, #4
    6e26:	f000 fe57 	bl	7ad8 <_calloc_r>
    6e2a:	6a73      	ldr	r3, [r6, #36]	; 0x24
    6e2c:	60e0      	str	r0, [r4, #12]
    6e2e:	68da      	ldr	r2, [r3, #12]
    6e30:	2a00      	cmp	r2, #0
    6e32:	d1e0      	bne.n	6df6 <_Balloc+0xe>
    6e34:	4613      	mov	r3, r2
    6e36:	e7e7      	b.n	6e08 <_Balloc+0x20>
    6e38:	2401      	movs	r4, #1
    6e3a:	4630      	mov	r0, r6
    6e3c:	4621      	mov	r1, r4
    6e3e:	40ac      	lsls	r4, r5
    6e40:	1d62      	adds	r2, r4, #5
    6e42:	0092      	lsls	r2, r2, #2
    6e44:	f000 fe48 	bl	7ad8 <_calloc_r>
    6e48:	4603      	mov	r3, r0
    6e4a:	2800      	cmp	r0, #0
    6e4c:	d0dc      	beq.n	6e08 <_Balloc+0x20>
    6e4e:	6045      	str	r5, [r0, #4]
    6e50:	6084      	str	r4, [r0, #8]
    6e52:	e7d6      	b.n	6e02 <_Balloc+0x1a>

00006e54 <__d2b>:
    6e54:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
    6e58:	b083      	sub	sp, #12
    6e5a:	2101      	movs	r1, #1
    6e5c:	461d      	mov	r5, r3
    6e5e:	4614      	mov	r4, r2
    6e60:	9f0a      	ldr	r7, [sp, #40]	; 0x28
    6e62:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    6e64:	f7ff ffc0 	bl	6de8 <_Balloc>
    6e68:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
    6e6c:	f025 437f 	bic.w	r3, r5, #4278190080	; 0xff000000
    6e70:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    6e74:	4615      	mov	r5, r2
    6e76:	ea5f 5a12 	movs.w	sl, r2, lsr #20
    6e7a:	9300      	str	r3, [sp, #0]
    6e7c:	bf1c      	itt	ne
    6e7e:	f443 1380 	orrne.w	r3, r3, #1048576	; 0x100000
    6e82:	9300      	strne	r3, [sp, #0]
    6e84:	4680      	mov	r8, r0
    6e86:	2c00      	cmp	r4, #0
    6e88:	d023      	beq.n	6ed2 <__d2b+0x7e>
    6e8a:	a802      	add	r0, sp, #8
    6e8c:	f840 4d04 	str.w	r4, [r0, #-4]!
    6e90:	f7ff fe22 	bl	6ad8 <__lo0bits>
    6e94:	4603      	mov	r3, r0
    6e96:	2800      	cmp	r0, #0
    6e98:	d137      	bne.n	6f0a <__d2b+0xb6>
    6e9a:	9901      	ldr	r1, [sp, #4]
    6e9c:	9a00      	ldr	r2, [sp, #0]
    6e9e:	f8c8 1014 	str.w	r1, [r8, #20]
    6ea2:	2a00      	cmp	r2, #0
    6ea4:	bf14      	ite	ne
    6ea6:	2402      	movne	r4, #2
    6ea8:	2401      	moveq	r4, #1
    6eaa:	f8c8 2018 	str.w	r2, [r8, #24]
    6eae:	f8c8 4010 	str.w	r4, [r8, #16]
    6eb2:	f1ba 0f00 	cmp.w	sl, #0
    6eb6:	d01b      	beq.n	6ef0 <__d2b+0x9c>
    6eb8:	f5aa 6a86 	sub.w	sl, sl, #1072	; 0x430
    6ebc:	f1c3 0235 	rsb	r2, r3, #53	; 0x35
    6ec0:	f1aa 0a03 	sub.w	sl, sl, #3
    6ec4:	4453      	add	r3, sl
    6ec6:	603b      	str	r3, [r7, #0]
    6ec8:	6032      	str	r2, [r6, #0]
    6eca:	4640      	mov	r0, r8
    6ecc:	b003      	add	sp, #12
    6ece:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
    6ed2:	4668      	mov	r0, sp
    6ed4:	f7ff fe00 	bl	6ad8 <__lo0bits>
    6ed8:	2301      	movs	r3, #1
    6eda:	461c      	mov	r4, r3
    6edc:	f8c8 3010 	str.w	r3, [r8, #16]
    6ee0:	9b00      	ldr	r3, [sp, #0]
    6ee2:	f8c8 3014 	str.w	r3, [r8, #20]
    6ee6:	f100 0320 	add.w	r3, r0, #32
    6eea:	f1ba 0f00 	cmp.w	sl, #0
    6eee:	d1e3      	bne.n	6eb8 <__d2b+0x64>
    6ef0:	eb08 0284 	add.w	r2, r8, r4, lsl #2
    6ef4:	f5a3 6386 	sub.w	r3, r3, #1072	; 0x430
    6ef8:	3b02      	subs	r3, #2
    6efa:	603b      	str	r3, [r7, #0]
    6efc:	6910      	ldr	r0, [r2, #16]
    6efe:	f7ff fdcb 	bl	6a98 <__hi0bits>
    6f02:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
    6f06:	6030      	str	r0, [r6, #0]
    6f08:	e7df      	b.n	6eca <__d2b+0x76>
    6f0a:	9a00      	ldr	r2, [sp, #0]
    6f0c:	f1c0 0120 	rsb	r1, r0, #32
    6f10:	fa12 f101 	lsls.w	r1, r2, r1
    6f14:	40c2      	lsrs	r2, r0
    6f16:	9801      	ldr	r0, [sp, #4]
    6f18:	4301      	orrs	r1, r0
    6f1a:	f8c8 1014 	str.w	r1, [r8, #20]
    6f1e:	9200      	str	r2, [sp, #0]
    6f20:	e7bf      	b.n	6ea2 <__d2b+0x4e>
    6f22:	bf00      	nop

00006f24 <__mdiff>:
    6f24:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    6f28:	6913      	ldr	r3, [r2, #16]
    6f2a:	690f      	ldr	r7, [r1, #16]
    6f2c:	460c      	mov	r4, r1
    6f2e:	4615      	mov	r5, r2
    6f30:	1aff      	subs	r7, r7, r3
    6f32:	2f00      	cmp	r7, #0
    6f34:	d04f      	beq.n	6fd6 <__mdiff+0xb2>
    6f36:	db6a      	blt.n	700e <__mdiff+0xea>
    6f38:	2700      	movs	r7, #0
    6f3a:	f101 0614 	add.w	r6, r1, #20
    6f3e:	6861      	ldr	r1, [r4, #4]
    6f40:	f7ff ff52 	bl	6de8 <_Balloc>
    6f44:	f8d5 8010 	ldr.w	r8, [r5, #16]
    6f48:	f8d4 c010 	ldr.w	ip, [r4, #16]
    6f4c:	f105 0114 	add.w	r1, r5, #20
    6f50:	2200      	movs	r2, #0
    6f52:	eb05 0588 	add.w	r5, r5, r8, lsl #2
    6f56:	eb04 048c 	add.w	r4, r4, ip, lsl #2
    6f5a:	f105 0814 	add.w	r8, r5, #20
    6f5e:	3414      	adds	r4, #20
    6f60:	f100 0314 	add.w	r3, r0, #20
    6f64:	60c7      	str	r7, [r0, #12]
    6f66:	f851 7b04 	ldr.w	r7, [r1], #4
    6f6a:	f856 5b04 	ldr.w	r5, [r6], #4
    6f6e:	46bb      	mov	fp, r7
    6f70:	fa1f fa87 	uxth.w	sl, r7
    6f74:	0c3f      	lsrs	r7, r7, #16
    6f76:	fa1f f985 	uxth.w	r9, r5
    6f7a:	ebc7 4715 	rsb	r7, r7, r5, lsr #16
    6f7e:	ebca 0a09 	rsb	sl, sl, r9
    6f82:	4452      	add	r2, sl
    6f84:	eb07 4722 	add.w	r7, r7, r2, asr #16
    6f88:	b292      	uxth	r2, r2
    6f8a:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
    6f8e:	f843 2b04 	str.w	r2, [r3], #4
    6f92:	143a      	asrs	r2, r7, #16
    6f94:	4588      	cmp	r8, r1
    6f96:	d8e6      	bhi.n	6f66 <__mdiff+0x42>
    6f98:	42a6      	cmp	r6, r4
    6f9a:	d20e      	bcs.n	6fba <__mdiff+0x96>
    6f9c:	f856 1b04 	ldr.w	r1, [r6], #4
    6fa0:	b28d      	uxth	r5, r1
    6fa2:	0c09      	lsrs	r1, r1, #16
    6fa4:	1952      	adds	r2, r2, r5
    6fa6:	eb01 4122 	add.w	r1, r1, r2, asr #16
    6faa:	b292      	uxth	r2, r2
    6fac:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
    6fb0:	f843 2b04 	str.w	r2, [r3], #4
    6fb4:	140a      	asrs	r2, r1, #16
    6fb6:	42b4      	cmp	r4, r6
    6fb8:	d8f0      	bhi.n	6f9c <__mdiff+0x78>
    6fba:	f853 2c04 	ldr.w	r2, [r3, #-4]
    6fbe:	b932      	cbnz	r2, 6fce <__mdiff+0xaa>
    6fc0:	f853 2c08 	ldr.w	r2, [r3, #-8]
    6fc4:	f10c 3cff 	add.w	ip, ip, #4294967295
    6fc8:	3b04      	subs	r3, #4
    6fca:	2a00      	cmp	r2, #0
    6fcc:	d0f8      	beq.n	6fc0 <__mdiff+0x9c>
    6fce:	f8c0 c010 	str.w	ip, [r0, #16]
    6fd2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    6fd6:	3304      	adds	r3, #4
    6fd8:	f101 0614 	add.w	r6, r1, #20
    6fdc:	009b      	lsls	r3, r3, #2
    6fde:	18d2      	adds	r2, r2, r3
    6fe0:	18cb      	adds	r3, r1, r3
    6fe2:	3304      	adds	r3, #4
    6fe4:	3204      	adds	r2, #4
    6fe6:	f853 cc04 	ldr.w	ip, [r3, #-4]
    6fea:	3b04      	subs	r3, #4
    6fec:	f852 1c04 	ldr.w	r1, [r2, #-4]
    6ff0:	3a04      	subs	r2, #4
    6ff2:	458c      	cmp	ip, r1
    6ff4:	d10a      	bne.n	700c <__mdiff+0xe8>
    6ff6:	429e      	cmp	r6, r3
    6ff8:	d3f5      	bcc.n	6fe6 <__mdiff+0xc2>
    6ffa:	2100      	movs	r1, #0
    6ffc:	f7ff fef4 	bl	6de8 <_Balloc>
    7000:	2301      	movs	r3, #1
    7002:	6103      	str	r3, [r0, #16]
    7004:	2300      	movs	r3, #0
    7006:	6143      	str	r3, [r0, #20]
    7008:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    700c:	d297      	bcs.n	6f3e <__mdiff+0x1a>
    700e:	4623      	mov	r3, r4
    7010:	462c      	mov	r4, r5
    7012:	2701      	movs	r7, #1
    7014:	461d      	mov	r5, r3
    7016:	f104 0614 	add.w	r6, r4, #20
    701a:	e790      	b.n	6f3e <__mdiff+0x1a>

0000701c <__lshift>:
    701c:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
    7020:	690d      	ldr	r5, [r1, #16]
    7022:	688b      	ldr	r3, [r1, #8]
    7024:	1156      	asrs	r6, r2, #5
    7026:	3501      	adds	r5, #1
    7028:	460c      	mov	r4, r1
    702a:	19ad      	adds	r5, r5, r6
    702c:	4690      	mov	r8, r2
    702e:	429d      	cmp	r5, r3
    7030:	4682      	mov	sl, r0
    7032:	6849      	ldr	r1, [r1, #4]
    7034:	dd03      	ble.n	703e <__lshift+0x22>
    7036:	005b      	lsls	r3, r3, #1
    7038:	3101      	adds	r1, #1
    703a:	429d      	cmp	r5, r3
    703c:	dcfb      	bgt.n	7036 <__lshift+0x1a>
    703e:	4650      	mov	r0, sl
    7040:	f7ff fed2 	bl	6de8 <_Balloc>
    7044:	2e00      	cmp	r6, #0
    7046:	4607      	mov	r7, r0
    7048:	f100 0214 	add.w	r2, r0, #20
    704c:	dd0a      	ble.n	7064 <__lshift+0x48>
    704e:	2300      	movs	r3, #0
    7050:	4619      	mov	r1, r3
    7052:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    7056:	3301      	adds	r3, #1
    7058:	42b3      	cmp	r3, r6
    705a:	d1fa      	bne.n	7052 <__lshift+0x36>
    705c:	eb07 0383 	add.w	r3, r7, r3, lsl #2
    7060:	f103 0214 	add.w	r2, r3, #20
    7064:	6920      	ldr	r0, [r4, #16]
    7066:	f104 0314 	add.w	r3, r4, #20
    706a:	eb04 0080 	add.w	r0, r4, r0, lsl #2
    706e:	3014      	adds	r0, #20
    7070:	f018 081f 	ands.w	r8, r8, #31
    7074:	d01b      	beq.n	70ae <__lshift+0x92>
    7076:	f1c8 0e20 	rsb	lr, r8, #32
    707a:	2100      	movs	r1, #0
    707c:	681e      	ldr	r6, [r3, #0]
    707e:	fa06 fc08 	lsl.w	ip, r6, r8
    7082:	ea41 010c 	orr.w	r1, r1, ip
    7086:	f842 1b04 	str.w	r1, [r2], #4
    708a:	f853 1b04 	ldr.w	r1, [r3], #4
    708e:	4298      	cmp	r0, r3
    7090:	fa21 f10e 	lsr.w	r1, r1, lr
    7094:	d8f2      	bhi.n	707c <__lshift+0x60>
    7096:	6011      	str	r1, [r2, #0]
    7098:	b101      	cbz	r1, 709c <__lshift+0x80>
    709a:	3501      	adds	r5, #1
    709c:	4650      	mov	r0, sl
    709e:	3d01      	subs	r5, #1
    70a0:	4621      	mov	r1, r4
    70a2:	613d      	str	r5, [r7, #16]
    70a4:	f7ff fe84 	bl	6db0 <_Bfree>
    70a8:	4638      	mov	r0, r7
    70aa:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
    70ae:	f853 1008 	ldr.w	r1, [r3, r8]
    70b2:	f842 1008 	str.w	r1, [r2, r8]
    70b6:	f108 0804 	add.w	r8, r8, #4
    70ba:	eb08 0103 	add.w	r1, r8, r3
    70be:	4288      	cmp	r0, r1
    70c0:	d9ec      	bls.n	709c <__lshift+0x80>
    70c2:	f853 1008 	ldr.w	r1, [r3, r8]
    70c6:	f842 1008 	str.w	r1, [r2, r8]
    70ca:	f108 0804 	add.w	r8, r8, #4
    70ce:	eb08 0103 	add.w	r1, r8, r3
    70d2:	4288      	cmp	r0, r1
    70d4:	d8eb      	bhi.n	70ae <__lshift+0x92>
    70d6:	e7e1      	b.n	709c <__lshift+0x80>

000070d8 <__multiply>:
    70d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    70dc:	f8d1 8010 	ldr.w	r8, [r1, #16]
    70e0:	6917      	ldr	r7, [r2, #16]
    70e2:	460d      	mov	r5, r1
    70e4:	4616      	mov	r6, r2
    70e6:	b087      	sub	sp, #28
    70e8:	45b8      	cmp	r8, r7
    70ea:	bfb5      	itete	lt
    70ec:	4615      	movlt	r5, r2
    70ee:	463b      	movge	r3, r7
    70f0:	460b      	movlt	r3, r1
    70f2:	4647      	movge	r7, r8
    70f4:	bfb4      	ite	lt
    70f6:	461e      	movlt	r6, r3
    70f8:	4698      	movge	r8, r3
    70fa:	68ab      	ldr	r3, [r5, #8]
    70fc:	eb08 0407 	add.w	r4, r8, r7
    7100:	6869      	ldr	r1, [r5, #4]
    7102:	429c      	cmp	r4, r3
    7104:	bfc8      	it	gt
    7106:	3101      	addgt	r1, #1
    7108:	f7ff fe6e 	bl	6de8 <_Balloc>
    710c:	eb00 0384 	add.w	r3, r0, r4, lsl #2
    7110:	f100 0b14 	add.w	fp, r0, #20
    7114:	3314      	adds	r3, #20
    7116:	9003      	str	r0, [sp, #12]
    7118:	459b      	cmp	fp, r3
    711a:	9304      	str	r3, [sp, #16]
    711c:	d206      	bcs.n	712c <__multiply+0x54>
    711e:	9904      	ldr	r1, [sp, #16]
    7120:	465b      	mov	r3, fp
    7122:	2200      	movs	r2, #0
    7124:	f843 2b04 	str.w	r2, [r3], #4
    7128:	4299      	cmp	r1, r3
    712a:	d8fb      	bhi.n	7124 <__multiply+0x4c>
    712c:	eb06 0888 	add.w	r8, r6, r8, lsl #2
    7130:	f106 0914 	add.w	r9, r6, #20
    7134:	f108 0814 	add.w	r8, r8, #20
    7138:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
    713c:	3514      	adds	r5, #20
    713e:	45c1      	cmp	r9, r8
    7140:	f8cd 8004 	str.w	r8, [sp, #4]
    7144:	f10c 0c14 	add.w	ip, ip, #20
    7148:	9502      	str	r5, [sp, #8]
    714a:	d24b      	bcs.n	71e4 <__multiply+0x10c>
    714c:	f04f 0a00 	mov.w	sl, #0
    7150:	9405      	str	r4, [sp, #20]
    7152:	f859 400a 	ldr.w	r4, [r9, sl]
    7156:	eb0a 080b 	add.w	r8, sl, fp
    715a:	b2a0      	uxth	r0, r4
    715c:	b1d8      	cbz	r0, 7196 <__multiply+0xbe>
    715e:	9a02      	ldr	r2, [sp, #8]
    7160:	4643      	mov	r3, r8
    7162:	2400      	movs	r4, #0
    7164:	f852 5b04 	ldr.w	r5, [r2], #4
    7168:	6819      	ldr	r1, [r3, #0]
    716a:	b2af      	uxth	r7, r5
    716c:	0c2d      	lsrs	r5, r5, #16
    716e:	b28e      	uxth	r6, r1
    7170:	0c09      	lsrs	r1, r1, #16
    7172:	fb00 6607 	mla	r6, r0, r7, r6
    7176:	fb00 1105 	mla	r1, r0, r5, r1
    717a:	1936      	adds	r6, r6, r4
    717c:	eb01 4116 	add.w	r1, r1, r6, lsr #16
    7180:	b2b6      	uxth	r6, r6
    7182:	0c0c      	lsrs	r4, r1, #16
    7184:	4594      	cmp	ip, r2
    7186:	ea46 4601 	orr.w	r6, r6, r1, lsl #16
    718a:	f843 6b04 	str.w	r6, [r3], #4
    718e:	d8e9      	bhi.n	7164 <__multiply+0x8c>
    7190:	601c      	str	r4, [r3, #0]
    7192:	f859 400a 	ldr.w	r4, [r9, sl]
    7196:	0c24      	lsrs	r4, r4, #16
    7198:	d01c      	beq.n	71d4 <__multiply+0xfc>
    719a:	f85b 200a 	ldr.w	r2, [fp, sl]
    719e:	4641      	mov	r1, r8
    71a0:	9b02      	ldr	r3, [sp, #8]
    71a2:	2500      	movs	r5, #0
    71a4:	4610      	mov	r0, r2
    71a6:	881e      	ldrh	r6, [r3, #0]
    71a8:	b297      	uxth	r7, r2
    71aa:	fb06 5504 	mla	r5, r6, r4, r5
    71ae:	eb05 4510 	add.w	r5, r5, r0, lsr #16
    71b2:	ea47 4705 	orr.w	r7, r7, r5, lsl #16
    71b6:	600f      	str	r7, [r1, #0]
    71b8:	f851 0f04 	ldr.w	r0, [r1, #4]!
    71bc:	f853 2b04 	ldr.w	r2, [r3], #4
    71c0:	b286      	uxth	r6, r0
    71c2:	0c12      	lsrs	r2, r2, #16
    71c4:	fb02 6204 	mla	r2, r2, r4, r6
    71c8:	eb02 4215 	add.w	r2, r2, r5, lsr #16
    71cc:	0c15      	lsrs	r5, r2, #16
    71ce:	459c      	cmp	ip, r3
    71d0:	d8e9      	bhi.n	71a6 <__multiply+0xce>
    71d2:	600a      	str	r2, [r1, #0]
    71d4:	f10a 0a04 	add.w	sl, sl, #4
    71d8:	9a01      	ldr	r2, [sp, #4]
    71da:	eb0a 0309 	add.w	r3, sl, r9
    71de:	429a      	cmp	r2, r3
    71e0:	d8b7      	bhi.n	7152 <__multiply+0x7a>
    71e2:	9c05      	ldr	r4, [sp, #20]
    71e4:	2c00      	cmp	r4, #0
    71e6:	dd0b      	ble.n	7200 <__multiply+0x128>
    71e8:	9a04      	ldr	r2, [sp, #16]
    71ea:	f852 3c04 	ldr.w	r3, [r2, #-4]
    71ee:	b93b      	cbnz	r3, 7200 <__multiply+0x128>
    71f0:	4613      	mov	r3, r2
    71f2:	e003      	b.n	71fc <__multiply+0x124>
    71f4:	f853 2c08 	ldr.w	r2, [r3, #-8]
    71f8:	3b04      	subs	r3, #4
    71fa:	b90a      	cbnz	r2, 7200 <__multiply+0x128>
    71fc:	3c01      	subs	r4, #1
    71fe:	d1f9      	bne.n	71f4 <__multiply+0x11c>
    7200:	9b03      	ldr	r3, [sp, #12]
    7202:	4618      	mov	r0, r3
    7204:	611c      	str	r4, [r3, #16]
    7206:	b007      	add	sp, #28
    7208:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0000720c <__i2b>:
    720c:	b510      	push	{r4, lr}
    720e:	460c      	mov	r4, r1
    7210:	2101      	movs	r1, #1
    7212:	f7ff fde9 	bl	6de8 <_Balloc>
    7216:	2201      	movs	r2, #1
    7218:	6144      	str	r4, [r0, #20]
    721a:	6102      	str	r2, [r0, #16]
    721c:	bd10      	pop	{r4, pc}
    721e:	bf00      	nop

00007220 <__multadd>:
    7220:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
    7224:	460d      	mov	r5, r1
    7226:	2100      	movs	r1, #0
    7228:	4606      	mov	r6, r0
    722a:	692c      	ldr	r4, [r5, #16]
    722c:	b083      	sub	sp, #12
    722e:	f105 0814 	add.w	r8, r5, #20
    7232:	4608      	mov	r0, r1
    7234:	f858 7001 	ldr.w	r7, [r8, r1]
    7238:	3001      	adds	r0, #1
    723a:	fa1f fa87 	uxth.w	sl, r7
    723e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
    7242:	fb0a 3302 	mla	r3, sl, r2, r3
    7246:	fb0c fc02 	mul.w	ip, ip, r2
    724a:	eb0c 4c13 	add.w	ip, ip, r3, lsr #16
    724e:	b29b      	uxth	r3, r3
    7250:	eb03 430c 	add.w	r3, r3, ip, lsl #16
    7254:	f848 3001 	str.w	r3, [r8, r1]
    7258:	3104      	adds	r1, #4
    725a:	4284      	cmp	r4, r0
    725c:	ea4f 431c 	mov.w	r3, ip, lsr #16
    7260:	dce8      	bgt.n	7234 <__multadd+0x14>
    7262:	b13b      	cbz	r3, 7274 <__multadd+0x54>
    7264:	68aa      	ldr	r2, [r5, #8]
    7266:	4294      	cmp	r4, r2
    7268:	da08      	bge.n	727c <__multadd+0x5c>
    726a:	eb05 0284 	add.w	r2, r5, r4, lsl #2
    726e:	3401      	adds	r4, #1
    7270:	612c      	str	r4, [r5, #16]
    7272:	6153      	str	r3, [r2, #20]
    7274:	4628      	mov	r0, r5
    7276:	b003      	add	sp, #12
    7278:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
    727c:	6869      	ldr	r1, [r5, #4]
    727e:	4630      	mov	r0, r6
    7280:	9301      	str	r3, [sp, #4]
    7282:	3101      	adds	r1, #1
    7284:	f7ff fdb0 	bl	6de8 <_Balloc>
    7288:	692a      	ldr	r2, [r5, #16]
    728a:	f105 010c 	add.w	r1, r5, #12
    728e:	3202      	adds	r2, #2
    7290:	0092      	lsls	r2, r2, #2
    7292:	4607      	mov	r7, r0
    7294:	300c      	adds	r0, #12
    7296:	f7ff fa6d 	bl	6774 <memcpy>
    729a:	4629      	mov	r1, r5
    729c:	4630      	mov	r0, r6
    729e:	463d      	mov	r5, r7
    72a0:	f7ff fd86 	bl	6db0 <_Bfree>
    72a4:	9b01      	ldr	r3, [sp, #4]
    72a6:	e7e0      	b.n	726a <__multadd+0x4a>

000072a8 <__pow5mult>:
    72a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    72ac:	4615      	mov	r5, r2
    72ae:	f012 0203 	ands.w	r2, r2, #3
    72b2:	4604      	mov	r4, r0
    72b4:	4688      	mov	r8, r1
    72b6:	d12c      	bne.n	7312 <__pow5mult+0x6a>
    72b8:	10ad      	asrs	r5, r5, #2
    72ba:	d01e      	beq.n	72fa <__pow5mult+0x52>
    72bc:	6a66      	ldr	r6, [r4, #36]	; 0x24
    72be:	2e00      	cmp	r6, #0
    72c0:	d034      	beq.n	732c <__pow5mult+0x84>
    72c2:	68b7      	ldr	r7, [r6, #8]
    72c4:	2f00      	cmp	r7, #0
    72c6:	d03b      	beq.n	7340 <__pow5mult+0x98>
    72c8:	f015 0f01 	tst.w	r5, #1
    72cc:	d108      	bne.n	72e0 <__pow5mult+0x38>
    72ce:	106d      	asrs	r5, r5, #1
    72d0:	d013      	beq.n	72fa <__pow5mult+0x52>
    72d2:	683e      	ldr	r6, [r7, #0]
    72d4:	b1a6      	cbz	r6, 7300 <__pow5mult+0x58>
    72d6:	4630      	mov	r0, r6
    72d8:	4607      	mov	r7, r0
    72da:	f015 0f01 	tst.w	r5, #1
    72de:	d0f6      	beq.n	72ce <__pow5mult+0x26>
    72e0:	4641      	mov	r1, r8
    72e2:	463a      	mov	r2, r7
    72e4:	4620      	mov	r0, r4
    72e6:	f7ff fef7 	bl	70d8 <__multiply>
    72ea:	4641      	mov	r1, r8
    72ec:	4606      	mov	r6, r0
    72ee:	4620      	mov	r0, r4
    72f0:	f7ff fd5e 	bl	6db0 <_Bfree>
    72f4:	106d      	asrs	r5, r5, #1
    72f6:	46b0      	mov	r8, r6
    72f8:	d1eb      	bne.n	72d2 <__pow5mult+0x2a>
    72fa:	4640      	mov	r0, r8
    72fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    7300:	4639      	mov	r1, r7
    7302:	463a      	mov	r2, r7
    7304:	4620      	mov	r0, r4
    7306:	f7ff fee7 	bl	70d8 <__multiply>
    730a:	6038      	str	r0, [r7, #0]
    730c:	4607      	mov	r7, r0
    730e:	6006      	str	r6, [r0, #0]
    7310:	e7e3      	b.n	72da <__pow5mult+0x32>
    7312:	f648 1ca8 	movw	ip, #35240	; 0x89a8
    7316:	2300      	movs	r3, #0
    7318:	f2c0 0c00 	movt	ip, #0
    731c:	eb0c 0282 	add.w	r2, ip, r2, lsl #2
    7320:	f8d2 20c4 	ldr.w	r2, [r2, #196]	; 0xc4
    7324:	f7ff ff7c 	bl	7220 <__multadd>
    7328:	4680      	mov	r8, r0
    732a:	e7c5      	b.n	72b8 <__pow5mult+0x10>
    732c:	2010      	movs	r0, #16
    732e:	f7fe ff0d 	bl	614c <malloc>
    7332:	2300      	movs	r3, #0
    7334:	4606      	mov	r6, r0
    7336:	6260      	str	r0, [r4, #36]	; 0x24
    7338:	60c3      	str	r3, [r0, #12]
    733a:	6043      	str	r3, [r0, #4]
    733c:	6083      	str	r3, [r0, #8]
    733e:	6003      	str	r3, [r0, #0]
    7340:	4620      	mov	r0, r4
    7342:	f240 2171 	movw	r1, #625	; 0x271
    7346:	f7ff ff61 	bl	720c <__i2b>
    734a:	2300      	movs	r3, #0
    734c:	60b0      	str	r0, [r6, #8]
    734e:	4607      	mov	r7, r0
    7350:	6003      	str	r3, [r0, #0]
    7352:	e7b9      	b.n	72c8 <__pow5mult+0x20>

00007354 <__s2b>:
    7354:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
    7358:	461e      	mov	r6, r3
    735a:	f648 6339 	movw	r3, #36409	; 0x8e39
    735e:	f106 0c08 	add.w	ip, r6, #8
    7362:	f6c3 03e3 	movt	r3, #14563	; 0x38e3
    7366:	4688      	mov	r8, r1
    7368:	4605      	mov	r5, r0
    736a:	4617      	mov	r7, r2
    736c:	fb83 130c 	smull	r1, r3, r3, ip
    7370:	ea4f 7cec 	mov.w	ip, ip, asr #31
    7374:	ebcc 0c63 	rsb	ip, ip, r3, asr #1
    7378:	f1bc 0f01 	cmp.w	ip, #1
    737c:	dd35      	ble.n	73ea <__s2b+0x96>
    737e:	2100      	movs	r1, #0
    7380:	2201      	movs	r2, #1
    7382:	0052      	lsls	r2, r2, #1
    7384:	3101      	adds	r1, #1
    7386:	4594      	cmp	ip, r2
    7388:	dcfb      	bgt.n	7382 <__s2b+0x2e>
    738a:	4628      	mov	r0, r5
    738c:	f7ff fd2c 	bl	6de8 <_Balloc>
    7390:	9b08      	ldr	r3, [sp, #32]
    7392:	6143      	str	r3, [r0, #20]
    7394:	2301      	movs	r3, #1
    7396:	2f09      	cmp	r7, #9
    7398:	6103      	str	r3, [r0, #16]
    739a:	dd22      	ble.n	73e2 <__s2b+0x8e>
    739c:	f108 0a09 	add.w	sl, r8, #9
    73a0:	2409      	movs	r4, #9
    73a2:	f818 3004 	ldrb.w	r3, [r8, r4]
    73a6:	4601      	mov	r1, r0
    73a8:	220a      	movs	r2, #10
    73aa:	3401      	adds	r4, #1
    73ac:	3b30      	subs	r3, #48	; 0x30
    73ae:	4628      	mov	r0, r5
    73b0:	f7ff ff36 	bl	7220 <__multadd>
    73b4:	42a7      	cmp	r7, r4
    73b6:	dcf4      	bgt.n	73a2 <__s2b+0x4e>
    73b8:	eb0a 0807 	add.w	r8, sl, r7
    73bc:	f1a8 0808 	sub.w	r8, r8, #8
    73c0:	42be      	cmp	r6, r7
    73c2:	dd0c      	ble.n	73de <__s2b+0x8a>
    73c4:	2400      	movs	r4, #0
    73c6:	f818 3004 	ldrb.w	r3, [r8, r4]
    73ca:	4601      	mov	r1, r0
    73cc:	3401      	adds	r4, #1
    73ce:	220a      	movs	r2, #10
    73d0:	3b30      	subs	r3, #48	; 0x30
    73d2:	4628      	mov	r0, r5
    73d4:	f7ff ff24 	bl	7220 <__multadd>
    73d8:	19e3      	adds	r3, r4, r7
    73da:	429e      	cmp	r6, r3
    73dc:	dcf3      	bgt.n	73c6 <__s2b+0x72>
    73de:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
    73e2:	f108 080a 	add.w	r8, r8, #10
    73e6:	2709      	movs	r7, #9
    73e8:	e7ea      	b.n	73c0 <__s2b+0x6c>
    73ea:	2100      	movs	r1, #0
    73ec:	e7cd      	b.n	738a <__s2b+0x36>
    73ee:	bf00      	nop

000073f0 <_realloc_r>:
    73f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    73f4:	4691      	mov	r9, r2
    73f6:	b083      	sub	sp, #12
    73f8:	4607      	mov	r7, r0
    73fa:	460e      	mov	r6, r1
    73fc:	2900      	cmp	r1, #0
    73fe:	f000 813a 	beq.w	7676 <_realloc_r+0x286>
    7402:	f1a1 0808 	sub.w	r8, r1, #8
    7406:	f109 040b 	add.w	r4, r9, #11
    740a:	f7ff fb41 	bl	6a90 <__malloc_lock>
    740e:	2c16      	cmp	r4, #22
    7410:	f8d8 1004 	ldr.w	r1, [r8, #4]
    7414:	460b      	mov	r3, r1
    7416:	f200 80a0 	bhi.w	755a <_realloc_r+0x16a>
    741a:	2210      	movs	r2, #16
    741c:	2500      	movs	r5, #0
    741e:	4614      	mov	r4, r2
    7420:	454c      	cmp	r4, r9
    7422:	bf38      	it	cc
    7424:	f045 0501 	orrcc.w	r5, r5, #1
    7428:	2d00      	cmp	r5, #0
    742a:	f040 812a 	bne.w	7682 <_realloc_r+0x292>
    742e:	f021 0a03 	bic.w	sl, r1, #3
    7432:	4592      	cmp	sl, r2
    7434:	bfa2      	ittt	ge
    7436:	4640      	movge	r0, r8
    7438:	4655      	movge	r5, sl
    743a:	f108 0808 	addge.w	r8, r8, #8
    743e:	da75      	bge.n	752c <_realloc_r+0x13c>
    7440:	f240 1318 	movw	r3, #280	; 0x118
    7444:	eb08 000a 	add.w	r0, r8, sl
    7448:	f2c2 0300 	movt	r3, #8192	; 0x2000
    744c:	f8d3 e008 	ldr.w	lr, [r3, #8]
    7450:	4586      	cmp	lr, r0
    7452:	f000 811a 	beq.w	768a <_realloc_r+0x29a>
    7456:	f8d0 c004 	ldr.w	ip, [r0, #4]
    745a:	f02c 0b01 	bic.w	fp, ip, #1
    745e:	4483      	add	fp, r0
    7460:	f8db b004 	ldr.w	fp, [fp, #4]
    7464:	f01b 0f01 	tst.w	fp, #1
    7468:	d07c      	beq.n	7564 <_realloc_r+0x174>
    746a:	46ac      	mov	ip, r5
    746c:	4628      	mov	r0, r5
    746e:	f011 0f01 	tst.w	r1, #1
    7472:	f040 809b 	bne.w	75ac <_realloc_r+0x1bc>
    7476:	f856 1c08 	ldr.w	r1, [r6, #-8]
    747a:	ebc1 0b08 	rsb	fp, r1, r8
    747e:	f8db 5004 	ldr.w	r5, [fp, #4]
    7482:	f025 0503 	bic.w	r5, r5, #3
    7486:	2800      	cmp	r0, #0
    7488:	f000 80dd 	beq.w	7646 <_realloc_r+0x256>
    748c:	4570      	cmp	r0, lr
    748e:	f000 811f 	beq.w	76d0 <_realloc_r+0x2e0>
    7492:	eb05 030a 	add.w	r3, r5, sl
    7496:	eb0c 0503 	add.w	r5, ip, r3
    749a:	4295      	cmp	r5, r2
    749c:	bfb8      	it	lt
    749e:	461d      	movlt	r5, r3
    74a0:	f2c0 80d2 	blt.w	7648 <_realloc_r+0x258>
    74a4:	6881      	ldr	r1, [r0, #8]
    74a6:	465b      	mov	r3, fp
    74a8:	68c0      	ldr	r0, [r0, #12]
    74aa:	f1aa 0204 	sub.w	r2, sl, #4
    74ae:	2a24      	cmp	r2, #36	; 0x24
    74b0:	6081      	str	r1, [r0, #8]
    74b2:	60c8      	str	r0, [r1, #12]
    74b4:	f853 1f08 	ldr.w	r1, [r3, #8]!
    74b8:	f8db 000c 	ldr.w	r0, [fp, #12]
    74bc:	6081      	str	r1, [r0, #8]
    74be:	60c8      	str	r0, [r1, #12]
    74c0:	f200 80d0 	bhi.w	7664 <_realloc_r+0x274>
    74c4:	2a13      	cmp	r2, #19
    74c6:	469c      	mov	ip, r3
    74c8:	d921      	bls.n	750e <_realloc_r+0x11e>
    74ca:	4631      	mov	r1, r6
    74cc:	f10b 0c10 	add.w	ip, fp, #16
    74d0:	f851 0b04 	ldr.w	r0, [r1], #4
    74d4:	f8cb 0008 	str.w	r0, [fp, #8]
    74d8:	6870      	ldr	r0, [r6, #4]
    74da:	1d0e      	adds	r6, r1, #4
    74dc:	2a1b      	cmp	r2, #27
    74de:	f8cb 000c 	str.w	r0, [fp, #12]
    74e2:	d914      	bls.n	750e <_realloc_r+0x11e>
    74e4:	6848      	ldr	r0, [r1, #4]
    74e6:	1d31      	adds	r1, r6, #4
    74e8:	f10b 0c18 	add.w	ip, fp, #24
    74ec:	f8cb 0010 	str.w	r0, [fp, #16]
    74f0:	6870      	ldr	r0, [r6, #4]
    74f2:	1d0e      	adds	r6, r1, #4
    74f4:	2a24      	cmp	r2, #36	; 0x24
    74f6:	f8cb 0014 	str.w	r0, [fp, #20]
    74fa:	d108      	bne.n	750e <_realloc_r+0x11e>
    74fc:	684a      	ldr	r2, [r1, #4]
    74fe:	f10b 0c20 	add.w	ip, fp, #32
    7502:	f8cb 2018 	str.w	r2, [fp, #24]
    7506:	6872      	ldr	r2, [r6, #4]
    7508:	3608      	adds	r6, #8
    750a:	f8cb 201c 	str.w	r2, [fp, #28]
    750e:	4631      	mov	r1, r6
    7510:	4698      	mov	r8, r3
    7512:	4662      	mov	r2, ip
    7514:	4658      	mov	r0, fp
    7516:	f851 3b04 	ldr.w	r3, [r1], #4
    751a:	f842 3b04 	str.w	r3, [r2], #4
    751e:	6873      	ldr	r3, [r6, #4]
    7520:	f8cc 3004 	str.w	r3, [ip, #4]
    7524:	684b      	ldr	r3, [r1, #4]
    7526:	6053      	str	r3, [r2, #4]
    7528:	f8db 3004 	ldr.w	r3, [fp, #4]
    752c:	ebc4 0c05 	rsb	ip, r4, r5
    7530:	f1bc 0f0f 	cmp.w	ip, #15
    7534:	d826      	bhi.n	7584 <_realloc_r+0x194>
    7536:	1942      	adds	r2, r0, r5
    7538:	f003 0301 	and.w	r3, r3, #1
    753c:	ea43 0505 	orr.w	r5, r3, r5
    7540:	6045      	str	r5, [r0, #4]
    7542:	6853      	ldr	r3, [r2, #4]
    7544:	f043 0301 	orr.w	r3, r3, #1
    7548:	6053      	str	r3, [r2, #4]
    754a:	4638      	mov	r0, r7
    754c:	4645      	mov	r5, r8
    754e:	f7ff faa1 	bl	6a94 <__malloc_unlock>
    7552:	4628      	mov	r0, r5
    7554:	b003      	add	sp, #12
    7556:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    755a:	f024 0407 	bic.w	r4, r4, #7
    755e:	4622      	mov	r2, r4
    7560:	0fe5      	lsrs	r5, r4, #31
    7562:	e75d      	b.n	7420 <_realloc_r+0x30>
    7564:	f02c 0c03 	bic.w	ip, ip, #3
    7568:	eb0c 050a 	add.w	r5, ip, sl
    756c:	4295      	cmp	r5, r2
    756e:	f6ff af7e 	blt.w	746e <_realloc_r+0x7e>
    7572:	6882      	ldr	r2, [r0, #8]
    7574:	460b      	mov	r3, r1
    7576:	68c1      	ldr	r1, [r0, #12]
    7578:	4640      	mov	r0, r8
    757a:	f108 0808 	add.w	r8, r8, #8
    757e:	608a      	str	r2, [r1, #8]
    7580:	60d1      	str	r1, [r2, #12]
    7582:	e7d3      	b.n	752c <_realloc_r+0x13c>
    7584:	1901      	adds	r1, r0, r4
    7586:	f003 0301 	and.w	r3, r3, #1
    758a:	eb01 020c 	add.w	r2, r1, ip
    758e:	ea43 0404 	orr.w	r4, r3, r4
    7592:	f04c 0301 	orr.w	r3, ip, #1
    7596:	6044      	str	r4, [r0, #4]
    7598:	604b      	str	r3, [r1, #4]
    759a:	4638      	mov	r0, r7
    759c:	6853      	ldr	r3, [r2, #4]
    759e:	3108      	adds	r1, #8
    75a0:	f043 0301 	orr.w	r3, r3, #1
    75a4:	6053      	str	r3, [r2, #4]
    75a6:	f7fe fa57 	bl	5a58 <_free_r>
    75aa:	e7ce      	b.n	754a <_realloc_r+0x15a>
    75ac:	4649      	mov	r1, r9
    75ae:	4638      	mov	r0, r7
    75b0:	f7fe fdd4 	bl	615c <_malloc_r>
    75b4:	4605      	mov	r5, r0
    75b6:	2800      	cmp	r0, #0
    75b8:	d041      	beq.n	763e <_realloc_r+0x24e>
    75ba:	f8d8 3004 	ldr.w	r3, [r8, #4]
    75be:	f1a0 0208 	sub.w	r2, r0, #8
    75c2:	f023 0101 	bic.w	r1, r3, #1
    75c6:	4441      	add	r1, r8
    75c8:	428a      	cmp	r2, r1
    75ca:	f000 80d7 	beq.w	777c <_realloc_r+0x38c>
    75ce:	f1aa 0204 	sub.w	r2, sl, #4
    75d2:	4631      	mov	r1, r6
    75d4:	2a24      	cmp	r2, #36	; 0x24
    75d6:	d878      	bhi.n	76ca <_realloc_r+0x2da>
    75d8:	2a13      	cmp	r2, #19
    75da:	4603      	mov	r3, r0
    75dc:	d921      	bls.n	7622 <_realloc_r+0x232>
    75de:	4634      	mov	r4, r6
    75e0:	f854 3b04 	ldr.w	r3, [r4], #4
    75e4:	1d21      	adds	r1, r4, #4
    75e6:	f840 3b04 	str.w	r3, [r0], #4
    75ea:	1d03      	adds	r3, r0, #4
    75ec:	f8d6 c004 	ldr.w	ip, [r6, #4]
    75f0:	2a1b      	cmp	r2, #27
    75f2:	f8c5 c004 	str.w	ip, [r5, #4]
    75f6:	d914      	bls.n	7622 <_realloc_r+0x232>
    75f8:	f8d4 e004 	ldr.w	lr, [r4, #4]
    75fc:	1d1c      	adds	r4, r3, #4
    75fe:	f101 0c04 	add.w	ip, r1, #4
    7602:	f8c0 e004 	str.w	lr, [r0, #4]
    7606:	6848      	ldr	r0, [r1, #4]
    7608:	f10c 0104 	add.w	r1, ip, #4
    760c:	6058      	str	r0, [r3, #4]
    760e:	1d23      	adds	r3, r4, #4
    7610:	2a24      	cmp	r2, #36	; 0x24
    7612:	d106      	bne.n	7622 <_realloc_r+0x232>
    7614:	f8dc 2004 	ldr.w	r2, [ip, #4]
    7618:	6062      	str	r2, [r4, #4]
    761a:	684a      	ldr	r2, [r1, #4]
    761c:	3108      	adds	r1, #8
    761e:	605a      	str	r2, [r3, #4]
    7620:	3308      	adds	r3, #8
    7622:	4608      	mov	r0, r1
    7624:	461a      	mov	r2, r3
    7626:	f850 4b04 	ldr.w	r4, [r0], #4
    762a:	f842 4b04 	str.w	r4, [r2], #4
    762e:	6849      	ldr	r1, [r1, #4]
    7630:	6059      	str	r1, [r3, #4]
    7632:	6843      	ldr	r3, [r0, #4]
    7634:	6053      	str	r3, [r2, #4]
    7636:	4631      	mov	r1, r6
    7638:	4638      	mov	r0, r7
    763a:	f7fe fa0d 	bl	5a58 <_free_r>
    763e:	4638      	mov	r0, r7
    7640:	f7ff fa28 	bl	6a94 <__malloc_unlock>
    7644:	e785      	b.n	7552 <_realloc_r+0x162>
    7646:	4455      	add	r5, sl
    7648:	4295      	cmp	r5, r2
    764a:	dbaf      	blt.n	75ac <_realloc_r+0x1bc>
    764c:	465b      	mov	r3, fp
    764e:	f8db 000c 	ldr.w	r0, [fp, #12]
    7652:	f1aa 0204 	sub.w	r2, sl, #4
    7656:	f853 1f08 	ldr.w	r1, [r3, #8]!
    765a:	2a24      	cmp	r2, #36	; 0x24
    765c:	6081      	str	r1, [r0, #8]
    765e:	60c8      	str	r0, [r1, #12]
    7660:	f67f af30 	bls.w	74c4 <_realloc_r+0xd4>
    7664:	4618      	mov	r0, r3
    7666:	4631      	mov	r1, r6
    7668:	4698      	mov	r8, r3
    766a:	f7ff f94b 	bl	6904 <memmove>
    766e:	4658      	mov	r0, fp
    7670:	f8db 3004 	ldr.w	r3, [fp, #4]
    7674:	e75a      	b.n	752c <_realloc_r+0x13c>
    7676:	4611      	mov	r1, r2
    7678:	b003      	add	sp, #12
    767a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    767e:	f7fe bd6d 	b.w	615c <_malloc_r>
    7682:	230c      	movs	r3, #12
    7684:	2500      	movs	r5, #0
    7686:	603b      	str	r3, [r7, #0]
    7688:	e763      	b.n	7552 <_realloc_r+0x162>
    768a:	f8de 5004 	ldr.w	r5, [lr, #4]
    768e:	f104 0b10 	add.w	fp, r4, #16
    7692:	f025 0c03 	bic.w	ip, r5, #3
    7696:	eb0c 000a 	add.w	r0, ip, sl
    769a:	4558      	cmp	r0, fp
    769c:	bfb8      	it	lt
    769e:	4670      	movlt	r0, lr
    76a0:	f6ff aee5 	blt.w	746e <_realloc_r+0x7e>
    76a4:	eb08 0204 	add.w	r2, r8, r4
    76a8:	1b01      	subs	r1, r0, r4
    76aa:	f041 0101 	orr.w	r1, r1, #1
    76ae:	609a      	str	r2, [r3, #8]
    76b0:	6051      	str	r1, [r2, #4]
    76b2:	4638      	mov	r0, r7
    76b4:	f8d8 1004 	ldr.w	r1, [r8, #4]
    76b8:	4635      	mov	r5, r6
    76ba:	f001 0301 	and.w	r3, r1, #1
    76be:	431c      	orrs	r4, r3
    76c0:	f8c8 4004 	str.w	r4, [r8, #4]
    76c4:	f7ff f9e6 	bl	6a94 <__malloc_unlock>
    76c8:	e743      	b.n	7552 <_realloc_r+0x162>
    76ca:	f7ff f91b 	bl	6904 <memmove>
    76ce:	e7b2      	b.n	7636 <_realloc_r+0x246>
    76d0:	4455      	add	r5, sl
    76d2:	f104 0110 	add.w	r1, r4, #16
    76d6:	44ac      	add	ip, r5
    76d8:	458c      	cmp	ip, r1
    76da:	dbb5      	blt.n	7648 <_realloc_r+0x258>
    76dc:	465d      	mov	r5, fp
    76de:	f8db 000c 	ldr.w	r0, [fp, #12]
    76e2:	f1aa 0204 	sub.w	r2, sl, #4
    76e6:	f855 1f08 	ldr.w	r1, [r5, #8]!
    76ea:	2a24      	cmp	r2, #36	; 0x24
    76ec:	6081      	str	r1, [r0, #8]
    76ee:	60c8      	str	r0, [r1, #12]
    76f0:	d84c      	bhi.n	778c <_realloc_r+0x39c>
    76f2:	2a13      	cmp	r2, #19
    76f4:	4628      	mov	r0, r5
    76f6:	d924      	bls.n	7742 <_realloc_r+0x352>
    76f8:	4631      	mov	r1, r6
    76fa:	f10b 0010 	add.w	r0, fp, #16
    76fe:	f851 eb04 	ldr.w	lr, [r1], #4
    7702:	f8cb e008 	str.w	lr, [fp, #8]
    7706:	f8d6 e004 	ldr.w	lr, [r6, #4]
    770a:	1d0e      	adds	r6, r1, #4
    770c:	2a1b      	cmp	r2, #27
    770e:	f8cb e00c 	str.w	lr, [fp, #12]
    7712:	d916      	bls.n	7742 <_realloc_r+0x352>
    7714:	f8d1 e004 	ldr.w	lr, [r1, #4]
    7718:	1d31      	adds	r1, r6, #4
    771a:	f10b 0018 	add.w	r0, fp, #24
    771e:	f8cb e010 	str.w	lr, [fp, #16]
    7722:	f8d6 e004 	ldr.w	lr, [r6, #4]
    7726:	1d0e      	adds	r6, r1, #4
    7728:	2a24      	cmp	r2, #36	; 0x24
    772a:	f8cb e014 	str.w	lr, [fp, #20]
    772e:	d108      	bne.n	7742 <_realloc_r+0x352>
    7730:	684a      	ldr	r2, [r1, #4]
    7732:	f10b 0020 	add.w	r0, fp, #32
    7736:	f8cb 2018 	str.w	r2, [fp, #24]
    773a:	6872      	ldr	r2, [r6, #4]
    773c:	3608      	adds	r6, #8
    773e:	f8cb 201c 	str.w	r2, [fp, #28]
    7742:	4631      	mov	r1, r6
    7744:	4602      	mov	r2, r0
    7746:	f851 eb04 	ldr.w	lr, [r1], #4
    774a:	f842 eb04 	str.w	lr, [r2], #4
    774e:	6876      	ldr	r6, [r6, #4]
    7750:	6046      	str	r6, [r0, #4]
    7752:	6849      	ldr	r1, [r1, #4]
    7754:	6051      	str	r1, [r2, #4]
    7756:	eb0b 0204 	add.w	r2, fp, r4
    775a:	ebc4 010c 	rsb	r1, r4, ip
    775e:	f041 0101 	orr.w	r1, r1, #1
    7762:	609a      	str	r2, [r3, #8]
    7764:	6051      	str	r1, [r2, #4]
    7766:	4638      	mov	r0, r7
    7768:	f8db 1004 	ldr.w	r1, [fp, #4]
    776c:	f001 0301 	and.w	r3, r1, #1
    7770:	431c      	orrs	r4, r3
    7772:	f8cb 4004 	str.w	r4, [fp, #4]
    7776:	f7ff f98d 	bl	6a94 <__malloc_unlock>
    777a:	e6ea      	b.n	7552 <_realloc_r+0x162>
    777c:	6855      	ldr	r5, [r2, #4]
    777e:	4640      	mov	r0, r8
    7780:	f108 0808 	add.w	r8, r8, #8
    7784:	f025 0503 	bic.w	r5, r5, #3
    7788:	4455      	add	r5, sl
    778a:	e6cf      	b.n	752c <_realloc_r+0x13c>
    778c:	4631      	mov	r1, r6
    778e:	4628      	mov	r0, r5
    7790:	9300      	str	r3, [sp, #0]
    7792:	f8cd c004 	str.w	ip, [sp, #4]
    7796:	f7ff f8b5 	bl	6904 <memmove>
    779a:	f8dd c004 	ldr.w	ip, [sp, #4]
    779e:	9b00      	ldr	r3, [sp, #0]
    77a0:	e7d9      	b.n	7756 <_realloc_r+0x366>
    77a2:	bf00      	nop

000077a4 <__isinfd>:
    77a4:	4602      	mov	r2, r0
    77a6:	4240      	negs	r0, r0
    77a8:	ea40 0302 	orr.w	r3, r0, r2
    77ac:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    77b0:	ea41 73d3 	orr.w	r3, r1, r3, lsr #31
    77b4:	f1c3 43fe 	rsb	r3, r3, #2130706432	; 0x7f000000
    77b8:	f503 0370 	add.w	r3, r3, #15728640	; 0xf00000
    77bc:	4258      	negs	r0, r3
    77be:	ea40 0303 	orr.w	r3, r0, r3
    77c2:	17d8      	asrs	r0, r3, #31
    77c4:	3001      	adds	r0, #1
    77c6:	4770      	bx	lr

000077c8 <__isnand>:
    77c8:	4602      	mov	r2, r0
    77ca:	4240      	negs	r0, r0
    77cc:	4310      	orrs	r0, r2
    77ce:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    77d2:	ea41 70d0 	orr.w	r0, r1, r0, lsr #31
    77d6:	f1c0 40fe 	rsb	r0, r0, #2130706432	; 0x7f000000
    77da:	f500 0070 	add.w	r0, r0, #15728640	; 0xf00000
    77de:	0fc0      	lsrs	r0, r0, #31
    77e0:	4770      	bx	lr
    77e2:	bf00      	nop

000077e4 <_sbrk_r>:
    77e4:	b538      	push	{r3, r4, r5, lr}
    77e6:	f240 54bc 	movw	r4, #1468	; 0x5bc
    77ea:	f2c2 0400 	movt	r4, #8192	; 0x2000
    77ee:	4605      	mov	r5, r0
    77f0:	4608      	mov	r0, r1
    77f2:	2300      	movs	r3, #0
    77f4:	6023      	str	r3, [r4, #0]
    77f6:	f7f9 fca9 	bl	114c <_sbrk>
    77fa:	f1b0 3fff 	cmp.w	r0, #4294967295
    77fe:	d000      	beq.n	7802 <_sbrk_r+0x1e>
    7800:	bd38      	pop	{r3, r4, r5, pc}
    7802:	6823      	ldr	r3, [r4, #0]
    7804:	2b00      	cmp	r3, #0
    7806:	d0fb      	beq.n	7800 <_sbrk_r+0x1c>
    7808:	602b      	str	r3, [r5, #0]
    780a:	bd38      	pop	{r3, r4, r5, pc}

0000780c <__sclose>:
    780c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    7810:	f000 b990 	b.w	7b34 <_close_r>

00007814 <__sseek>:
    7814:	b510      	push	{r4, lr}
    7816:	460c      	mov	r4, r1
    7818:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    781c:	f000 fa2e 	bl	7c7c <_lseek_r>
    7820:	89a3      	ldrh	r3, [r4, #12]
    7822:	f1b0 3fff 	cmp.w	r0, #4294967295
    7826:	bf15      	itete	ne
    7828:	6560      	strne	r0, [r4, #84]	; 0x54
    782a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
    782e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
    7832:	81a3      	strheq	r3, [r4, #12]
    7834:	bf18      	it	ne
    7836:	81a3      	strhne	r3, [r4, #12]
    7838:	bd10      	pop	{r4, pc}
    783a:	bf00      	nop

0000783c <__swrite>:
    783c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    7840:	461d      	mov	r5, r3
    7842:	898b      	ldrh	r3, [r1, #12]
    7844:	460c      	mov	r4, r1
    7846:	4616      	mov	r6, r2
    7848:	4607      	mov	r7, r0
    784a:	f413 7f80 	tst.w	r3, #256	; 0x100
    784e:	d006      	beq.n	785e <__swrite+0x22>
    7850:	2302      	movs	r3, #2
    7852:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    7856:	2200      	movs	r2, #0
    7858:	f000 fa10 	bl	7c7c <_lseek_r>
    785c:	89a3      	ldrh	r3, [r4, #12]
    785e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
    7862:	4638      	mov	r0, r7
    7864:	81a3      	strh	r3, [r4, #12]
    7866:	4632      	mov	r2, r6
    7868:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
    786c:	462b      	mov	r3, r5
    786e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    7872:	f7f9 bc47 	b.w	1104 <_write_r>
    7876:	bf00      	nop

00007878 <__sread>:
    7878:	b510      	push	{r4, lr}
    787a:	460c      	mov	r4, r1
    787c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    7880:	f000 fa12 	bl	7ca8 <_read_r>
    7884:	2800      	cmp	r0, #0
    7886:	db03      	blt.n	7890 <__sread+0x18>
    7888:	6d63      	ldr	r3, [r4, #84]	; 0x54
    788a:	181b      	adds	r3, r3, r0
    788c:	6563      	str	r3, [r4, #84]	; 0x54
    788e:	bd10      	pop	{r4, pc}
    7890:	89a3      	ldrh	r3, [r4, #12]
    7892:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
    7896:	81a3      	strh	r3, [r4, #12]
    7898:	bd10      	pop	{r4, pc}
    789a:	bf00      	nop

0000789c <strcmp>:
    789c:	ea80 0201 	eor.w	r2, r0, r1
    78a0:	f012 0f03 	tst.w	r2, #3
    78a4:	d13a      	bne.n	791c <strcmp_unaligned>
    78a6:	f010 0203 	ands.w	r2, r0, #3
    78aa:	f020 0003 	bic.w	r0, r0, #3
    78ae:	f021 0103 	bic.w	r1, r1, #3
    78b2:	f850 cb04 	ldr.w	ip, [r0], #4
    78b6:	bf08      	it	eq
    78b8:	f851 3b04 	ldreq.w	r3, [r1], #4
    78bc:	d00d      	beq.n	78da <strcmp+0x3e>
    78be:	f082 0203 	eor.w	r2, r2, #3
    78c2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    78c6:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
    78ca:	fa23 f202 	lsr.w	r2, r3, r2
    78ce:	f851 3b04 	ldr.w	r3, [r1], #4
    78d2:	ea4c 0c02 	orr.w	ip, ip, r2
    78d6:	ea43 0302 	orr.w	r3, r3, r2
    78da:	bf00      	nop
    78dc:	f1ac 3201 	sub.w	r2, ip, #16843009	; 0x1010101
    78e0:	459c      	cmp	ip, r3
    78e2:	bf01      	itttt	eq
    78e4:	ea22 020c 	biceq.w	r2, r2, ip
    78e8:	f012 3f80 	tsteq.w	r2, #2155905152	; 0x80808080
    78ec:	f850 cb04 	ldreq.w	ip, [r0], #4
    78f0:	f851 3b04 	ldreq.w	r3, [r1], #4
    78f4:	d0f2      	beq.n	78dc <strcmp+0x40>
    78f6:	ea4f 600c 	mov.w	r0, ip, lsl #24
    78fa:	ea4f 2c1c 	mov.w	ip, ip, lsr #8
    78fe:	2801      	cmp	r0, #1
    7900:	bf28      	it	cs
    7902:	ebb0 6f03 	cmpcs.w	r0, r3, lsl #24
    7906:	bf08      	it	eq
    7908:	0a1b      	lsreq	r3, r3, #8
    790a:	d0f4      	beq.n	78f6 <strcmp+0x5a>
    790c:	f003 03ff 	and.w	r3, r3, #255	; 0xff
    7910:	ea4f 6010 	mov.w	r0, r0, lsr #24
    7914:	eba0 0003 	sub.w	r0, r0, r3
    7918:	4770      	bx	lr
    791a:	bf00      	nop

0000791c <strcmp_unaligned>:
    791c:	f010 0f03 	tst.w	r0, #3
    7920:	d00a      	beq.n	7938 <strcmp_unaligned+0x1c>
    7922:	f810 2b01 	ldrb.w	r2, [r0], #1
    7926:	f811 3b01 	ldrb.w	r3, [r1], #1
    792a:	2a01      	cmp	r2, #1
    792c:	bf28      	it	cs
    792e:	429a      	cmpcs	r2, r3
    7930:	d0f4      	beq.n	791c <strcmp_unaligned>
    7932:	eba2 0003 	sub.w	r0, r2, r3
    7936:	4770      	bx	lr
    7938:	f84d 5d04 	str.w	r5, [sp, #-4]!
    793c:	f84d 4d04 	str.w	r4, [sp, #-4]!
    7940:	f04f 0201 	mov.w	r2, #1
    7944:	ea42 2202 	orr.w	r2, r2, r2, lsl #8
    7948:	ea42 4202 	orr.w	r2, r2, r2, lsl #16
    794c:	f001 0c03 	and.w	ip, r1, #3
    7950:	f021 0103 	bic.w	r1, r1, #3
    7954:	f850 4b04 	ldr.w	r4, [r0], #4
    7958:	f851 5b04 	ldr.w	r5, [r1], #4
    795c:	f1bc 0f02 	cmp.w	ip, #2
    7960:	d026      	beq.n	79b0 <strcmp_unaligned+0x94>
    7962:	d84b      	bhi.n	79fc <strcmp_unaligned+0xe0>
    7964:	f024 4c7f 	bic.w	ip, r4, #4278190080	; 0xff000000
    7968:	ebbc 2f15 	cmp.w	ip, r5, lsr #8
    796c:	eba4 0302 	sub.w	r3, r4, r2
    7970:	ea23 0304 	bic.w	r3, r3, r4
    7974:	d10d      	bne.n	7992 <strcmp_unaligned+0x76>
    7976:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
    797a:	bf08      	it	eq
    797c:	f851 5b04 	ldreq.w	r5, [r1], #4
    7980:	d10a      	bne.n	7998 <strcmp_unaligned+0x7c>
    7982:	ea8c 0c04 	eor.w	ip, ip, r4
    7986:	ebbc 6f05 	cmp.w	ip, r5, lsl #24
    798a:	d10c      	bne.n	79a6 <strcmp_unaligned+0x8a>
    798c:	f850 4b04 	ldr.w	r4, [r0], #4
    7990:	e7e8      	b.n	7964 <strcmp_unaligned+0x48>
    7992:	ea4f 2515 	mov.w	r5, r5, lsr #8
    7996:	e05c      	b.n	7a52 <strcmp_unaligned+0x136>
    7998:	f033 437f 	bics.w	r3, r3, #4278190080	; 0xff000000
    799c:	d152      	bne.n	7a44 <strcmp_unaligned+0x128>
    799e:	780d      	ldrb	r5, [r1, #0]
    79a0:	ea4f 6c14 	mov.w	ip, r4, lsr #24
    79a4:	e055      	b.n	7a52 <strcmp_unaligned+0x136>
    79a6:	ea4f 6c14 	mov.w	ip, r4, lsr #24
    79aa:	f005 05ff 	and.w	r5, r5, #255	; 0xff
    79ae:	e050      	b.n	7a52 <strcmp_unaligned+0x136>
    79b0:	ea4f 4c04 	mov.w	ip, r4, lsl #16
    79b4:	eba4 0302 	sub.w	r3, r4, r2
    79b8:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
    79bc:	ea23 0304 	bic.w	r3, r3, r4
    79c0:	ebbc 4f15 	cmp.w	ip, r5, lsr #16
    79c4:	d117      	bne.n	79f6 <strcmp_unaligned+0xda>
    79c6:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
    79ca:	bf08      	it	eq
    79cc:	f851 5b04 	ldreq.w	r5, [r1], #4
    79d0:	d107      	bne.n	79e2 <strcmp_unaligned+0xc6>
    79d2:	ea8c 0c04 	eor.w	ip, ip, r4
    79d6:	ebbc 4f05 	cmp.w	ip, r5, lsl #16
    79da:	d108      	bne.n	79ee <strcmp_unaligned+0xd2>
    79dc:	f850 4b04 	ldr.w	r4, [r0], #4
    79e0:	e7e6      	b.n	79b0 <strcmp_unaligned+0x94>
    79e2:	041b      	lsls	r3, r3, #16
    79e4:	d12e      	bne.n	7a44 <strcmp_unaligned+0x128>
    79e6:	880d      	ldrh	r5, [r1, #0]
    79e8:	ea4f 4c14 	mov.w	ip, r4, lsr #16
    79ec:	e031      	b.n	7a52 <strcmp_unaligned+0x136>
    79ee:	ea4f 4505 	mov.w	r5, r5, lsl #16
    79f2:	ea4f 4c14 	mov.w	ip, r4, lsr #16
    79f6:	ea4f 4515 	mov.w	r5, r5, lsr #16
    79fa:	e02a      	b.n	7a52 <strcmp_unaligned+0x136>
    79fc:	f004 0cff 	and.w	ip, r4, #255	; 0xff
    7a00:	ebbc 6f15 	cmp.w	ip, r5, lsr #24
    7a04:	eba4 0302 	sub.w	r3, r4, r2
    7a08:	ea23 0304 	bic.w	r3, r3, r4
    7a0c:	d10d      	bne.n	7a2a <strcmp_unaligned+0x10e>
    7a0e:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
    7a12:	bf08      	it	eq
    7a14:	f851 5b04 	ldreq.w	r5, [r1], #4
    7a18:	d10a      	bne.n	7a30 <strcmp_unaligned+0x114>
    7a1a:	ea8c 0c04 	eor.w	ip, ip, r4
    7a1e:	ebbc 2f05 	cmp.w	ip, r5, lsl #8
    7a22:	d10a      	bne.n	7a3a <strcmp_unaligned+0x11e>
    7a24:	f850 4b04 	ldr.w	r4, [r0], #4
    7a28:	e7e8      	b.n	79fc <strcmp_unaligned+0xe0>
    7a2a:	ea4f 6515 	mov.w	r5, r5, lsr #24
    7a2e:	e010      	b.n	7a52 <strcmp_unaligned+0x136>
    7a30:	f014 0fff 	tst.w	r4, #255	; 0xff
    7a34:	d006      	beq.n	7a44 <strcmp_unaligned+0x128>
    7a36:	f851 5b04 	ldr.w	r5, [r1], #4
    7a3a:	ea4f 2c14 	mov.w	ip, r4, lsr #8
    7a3e:	f025 457f 	bic.w	r5, r5, #4278190080	; 0xff000000
    7a42:	e006      	b.n	7a52 <strcmp_unaligned+0x136>
    7a44:	f04f 0000 	mov.w	r0, #0
    7a48:	f85d 4b04 	ldr.w	r4, [sp], #4
    7a4c:	f85d 5b04 	ldr.w	r5, [sp], #4
    7a50:	4770      	bx	lr
    7a52:	f00c 02ff 	and.w	r2, ip, #255	; 0xff
    7a56:	f005 00ff 	and.w	r0, r5, #255	; 0xff
    7a5a:	2801      	cmp	r0, #1
    7a5c:	bf28      	it	cs
    7a5e:	4290      	cmpcs	r0, r2
    7a60:	bf04      	itt	eq
    7a62:	ea4f 2c1c 	moveq.w	ip, ip, lsr #8
    7a66:	0a2d      	lsreq	r5, r5, #8
    7a68:	d0f3      	beq.n	7a52 <strcmp_unaligned+0x136>
    7a6a:	eba2 0000 	sub.w	r0, r2, r0
    7a6e:	f85d 4b04 	ldr.w	r4, [sp], #4
    7a72:	f85d 5b04 	ldr.w	r5, [sp], #4
    7a76:	4770      	bx	lr

00007a78 <strlen>:
    7a78:	f020 0103 	bic.w	r1, r0, #3
    7a7c:	f010 0003 	ands.w	r0, r0, #3
    7a80:	f1c0 0000 	rsb	r0, r0, #0
    7a84:	f851 3b04 	ldr.w	r3, [r1], #4
    7a88:	f100 0c04 	add.w	ip, r0, #4
    7a8c:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
    7a90:	f06f 0200 	mvn.w	r2, #0
    7a94:	bf1c      	itt	ne
    7a96:	fa22 f20c 	lsrne.w	r2, r2, ip
    7a9a:	4313      	orrne	r3, r2
    7a9c:	f04f 0c01 	mov.w	ip, #1
    7aa0:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
    7aa4:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
    7aa8:	eba3 020c 	sub.w	r2, r3, ip
    7aac:	ea22 0203 	bic.w	r2, r2, r3
    7ab0:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
    7ab4:	bf04      	itt	eq
    7ab6:	f851 3b04 	ldreq.w	r3, [r1], #4
    7aba:	3004      	addeq	r0, #4
    7abc:	d0f4      	beq.n	7aa8 <strlen+0x30>
    7abe:	f013 0fff 	tst.w	r3, #255	; 0xff
    7ac2:	bf1f      	itttt	ne
    7ac4:	3001      	addne	r0, #1
    7ac6:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
    7aca:	3001      	addne	r0, #1
    7acc:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
    7ad0:	bf18      	it	ne
    7ad2:	3001      	addne	r0, #1
    7ad4:	4770      	bx	lr
    7ad6:	bf00      	nop

00007ad8 <_calloc_r>:
    7ad8:	b538      	push	{r3, r4, r5, lr}
    7ada:	fb01 f102 	mul.w	r1, r1, r2
    7ade:	f7fe fb3d 	bl	615c <_malloc_r>
    7ae2:	4604      	mov	r4, r0
    7ae4:	b1f8      	cbz	r0, 7b26 <_calloc_r+0x4e>
    7ae6:	f850 2c04 	ldr.w	r2, [r0, #-4]
    7aea:	f022 0203 	bic.w	r2, r2, #3
    7aee:	3a04      	subs	r2, #4
    7af0:	2a24      	cmp	r2, #36	; 0x24
    7af2:	d81a      	bhi.n	7b2a <_calloc_r+0x52>
    7af4:	2a13      	cmp	r2, #19
    7af6:	4603      	mov	r3, r0
    7af8:	d90f      	bls.n	7b1a <_calloc_r+0x42>
    7afa:	2100      	movs	r1, #0
    7afc:	f840 1b04 	str.w	r1, [r0], #4
    7b00:	1d03      	adds	r3, r0, #4
    7b02:	2a1b      	cmp	r2, #27
    7b04:	6061      	str	r1, [r4, #4]
    7b06:	d908      	bls.n	7b1a <_calloc_r+0x42>
    7b08:	1d1d      	adds	r5, r3, #4
    7b0a:	6041      	str	r1, [r0, #4]
    7b0c:	6059      	str	r1, [r3, #4]
    7b0e:	1d2b      	adds	r3, r5, #4
    7b10:	2a24      	cmp	r2, #36	; 0x24
    7b12:	bf02      	ittt	eq
    7b14:	6069      	streq	r1, [r5, #4]
    7b16:	6059      	streq	r1, [r3, #4]
    7b18:	3308      	addeq	r3, #8
    7b1a:	461a      	mov	r2, r3
    7b1c:	2100      	movs	r1, #0
    7b1e:	f842 1b04 	str.w	r1, [r2], #4
    7b22:	6059      	str	r1, [r3, #4]
    7b24:	6051      	str	r1, [r2, #4]
    7b26:	4620      	mov	r0, r4
    7b28:	bd38      	pop	{r3, r4, r5, pc}
    7b2a:	2100      	movs	r1, #0
    7b2c:	f7fe ff46 	bl	69bc <memset>
    7b30:	4620      	mov	r0, r4
    7b32:	bd38      	pop	{r3, r4, r5, pc}

00007b34 <_close_r>:
    7b34:	b538      	push	{r3, r4, r5, lr}
    7b36:	f240 54bc 	movw	r4, #1468	; 0x5bc
    7b3a:	f2c2 0400 	movt	r4, #8192	; 0x2000
    7b3e:	4605      	mov	r5, r0
    7b40:	4608      	mov	r0, r1
    7b42:	2300      	movs	r3, #0
    7b44:	6023      	str	r3, [r4, #0]
    7b46:	f7f9 fa77 	bl	1038 <_close>
    7b4a:	f1b0 3fff 	cmp.w	r0, #4294967295
    7b4e:	d000      	beq.n	7b52 <_close_r+0x1e>
    7b50:	bd38      	pop	{r3, r4, r5, pc}
    7b52:	6823      	ldr	r3, [r4, #0]
    7b54:	2b00      	cmp	r3, #0
    7b56:	d0fb      	beq.n	7b50 <_close_r+0x1c>
    7b58:	602b      	str	r3, [r5, #0]
    7b5a:	bd38      	pop	{r3, r4, r5, pc}

00007b5c <_fclose_r>:
    7b5c:	b570      	push	{r4, r5, r6, lr}
    7b5e:	4605      	mov	r5, r0
    7b60:	460c      	mov	r4, r1
    7b62:	2900      	cmp	r1, #0
    7b64:	d04b      	beq.n	7bfe <_fclose_r+0xa2>
    7b66:	f7fd fe3f 	bl	57e8 <__sfp_lock_acquire>
    7b6a:	b115      	cbz	r5, 7b72 <_fclose_r+0x16>
    7b6c:	69ab      	ldr	r3, [r5, #24]
    7b6e:	2b00      	cmp	r3, #0
    7b70:	d048      	beq.n	7c04 <_fclose_r+0xa8>
    7b72:	f648 1300 	movw	r3, #35072	; 0x8900
    7b76:	f2c0 0300 	movt	r3, #0
    7b7a:	429c      	cmp	r4, r3
    7b7c:	bf08      	it	eq
    7b7e:	686c      	ldreq	r4, [r5, #4]
    7b80:	d00e      	beq.n	7ba0 <_fclose_r+0x44>
    7b82:	f648 1320 	movw	r3, #35104	; 0x8920
    7b86:	f2c0 0300 	movt	r3, #0
    7b8a:	429c      	cmp	r4, r3
    7b8c:	bf08      	it	eq
    7b8e:	68ac      	ldreq	r4, [r5, #8]
    7b90:	d006      	beq.n	7ba0 <_fclose_r+0x44>
    7b92:	f648 1340 	movw	r3, #35136	; 0x8940
    7b96:	f2c0 0300 	movt	r3, #0
    7b9a:	429c      	cmp	r4, r3
    7b9c:	bf08      	it	eq
    7b9e:	68ec      	ldreq	r4, [r5, #12]
    7ba0:	f9b4 600c 	ldrsh.w	r6, [r4, #12]
    7ba4:	b33e      	cbz	r6, 7bf6 <_fclose_r+0x9a>
    7ba6:	4628      	mov	r0, r5
    7ba8:	4621      	mov	r1, r4
    7baa:	f7fd fd61 	bl	5670 <_fflush_r>
    7bae:	6b23      	ldr	r3, [r4, #48]	; 0x30
    7bb0:	4606      	mov	r6, r0
    7bb2:	b13b      	cbz	r3, 7bc4 <_fclose_r+0x68>
    7bb4:	4628      	mov	r0, r5
    7bb6:	6a21      	ldr	r1, [r4, #32]
    7bb8:	4798      	blx	r3
    7bba:	ea36 0620 	bics.w	r6, r6, r0, asr #32
    7bbe:	bf28      	it	cs
    7bc0:	f04f 36ff 	movcs.w	r6, #4294967295
    7bc4:	89a3      	ldrh	r3, [r4, #12]
    7bc6:	f013 0f80 	tst.w	r3, #128	; 0x80
    7bca:	d11f      	bne.n	7c0c <_fclose_r+0xb0>
    7bcc:	6b61      	ldr	r1, [r4, #52]	; 0x34
    7bce:	b141      	cbz	r1, 7be2 <_fclose_r+0x86>
    7bd0:	f104 0344 	add.w	r3, r4, #68	; 0x44
    7bd4:	4299      	cmp	r1, r3
    7bd6:	d002      	beq.n	7bde <_fclose_r+0x82>
    7bd8:	4628      	mov	r0, r5
    7bda:	f7fd ff3d 	bl	5a58 <_free_r>
    7bde:	2300      	movs	r3, #0
    7be0:	6363      	str	r3, [r4, #52]	; 0x34
    7be2:	6ca1      	ldr	r1, [r4, #72]	; 0x48
    7be4:	b121      	cbz	r1, 7bf0 <_fclose_r+0x94>
    7be6:	4628      	mov	r0, r5
    7be8:	f7fd ff36 	bl	5a58 <_free_r>
    7bec:	2300      	movs	r3, #0
    7bee:	64a3      	str	r3, [r4, #72]	; 0x48
    7bf0:	f04f 0300 	mov.w	r3, #0
    7bf4:	81a3      	strh	r3, [r4, #12]
    7bf6:	f7fd fdf9 	bl	57ec <__sfp_lock_release>
    7bfa:	4630      	mov	r0, r6
    7bfc:	bd70      	pop	{r4, r5, r6, pc}
    7bfe:	460e      	mov	r6, r1
    7c00:	4630      	mov	r0, r6
    7c02:	bd70      	pop	{r4, r5, r6, pc}
    7c04:	4628      	mov	r0, r5
    7c06:	f7fd fea3 	bl	5950 <__sinit>
    7c0a:	e7b2      	b.n	7b72 <_fclose_r+0x16>
    7c0c:	4628      	mov	r0, r5
    7c0e:	6921      	ldr	r1, [r4, #16]
    7c10:	f7fd ff22 	bl	5a58 <_free_r>
    7c14:	e7da      	b.n	7bcc <_fclose_r+0x70>
    7c16:	bf00      	nop

00007c18 <fclose>:
    7c18:	f240 0324 	movw	r3, #36	; 0x24
    7c1c:	4601      	mov	r1, r0
    7c1e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7c22:	6818      	ldr	r0, [r3, #0]
    7c24:	e79a      	b.n	7b5c <_fclose_r>
    7c26:	bf00      	nop

00007c28 <_fstat_r>:
    7c28:	b538      	push	{r3, r4, r5, lr}
    7c2a:	f240 54bc 	movw	r4, #1468	; 0x5bc
    7c2e:	f2c2 0400 	movt	r4, #8192	; 0x2000
    7c32:	4605      	mov	r5, r0
    7c34:	4608      	mov	r0, r1
    7c36:	4611      	mov	r1, r2
    7c38:	2300      	movs	r3, #0
    7c3a:	6023      	str	r3, [r4, #0]
    7c3c:	f7f9 fa02 	bl	1044 <_fstat>
    7c40:	f1b0 3fff 	cmp.w	r0, #4294967295
    7c44:	d000      	beq.n	7c48 <_fstat_r+0x20>
    7c46:	bd38      	pop	{r3, r4, r5, pc}
    7c48:	6823      	ldr	r3, [r4, #0]
    7c4a:	2b00      	cmp	r3, #0
    7c4c:	d0fb      	beq.n	7c46 <_fstat_r+0x1e>
    7c4e:	602b      	str	r3, [r5, #0]
    7c50:	bd38      	pop	{r3, r4, r5, pc}
    7c52:	bf00      	nop

00007c54 <_isatty_r>:
    7c54:	b538      	push	{r3, r4, r5, lr}
    7c56:	f240 54bc 	movw	r4, #1468	; 0x5bc
    7c5a:	f2c2 0400 	movt	r4, #8192	; 0x2000
    7c5e:	4605      	mov	r5, r0
    7c60:	4608      	mov	r0, r1
    7c62:	2300      	movs	r3, #0
    7c64:	6023      	str	r3, [r4, #0]
    7c66:	f7f9 f9f7 	bl	1058 <_isatty>
    7c6a:	f1b0 3fff 	cmp.w	r0, #4294967295
    7c6e:	d000      	beq.n	7c72 <_isatty_r+0x1e>
    7c70:	bd38      	pop	{r3, r4, r5, pc}
    7c72:	6823      	ldr	r3, [r4, #0]
    7c74:	2b00      	cmp	r3, #0
    7c76:	d0fb      	beq.n	7c70 <_isatty_r+0x1c>
    7c78:	602b      	str	r3, [r5, #0]
    7c7a:	bd38      	pop	{r3, r4, r5, pc}

00007c7c <_lseek_r>:
    7c7c:	b538      	push	{r3, r4, r5, lr}
    7c7e:	f240 54bc 	movw	r4, #1468	; 0x5bc
    7c82:	f2c2 0400 	movt	r4, #8192	; 0x2000
    7c86:	4605      	mov	r5, r0
    7c88:	4608      	mov	r0, r1
    7c8a:	4611      	mov	r1, r2
    7c8c:	461a      	mov	r2, r3
    7c8e:	2300      	movs	r3, #0
    7c90:	6023      	str	r3, [r4, #0]
    7c92:	f7f9 f9e5 	bl	1060 <_lseek>
    7c96:	f1b0 3fff 	cmp.w	r0, #4294967295
    7c9a:	d000      	beq.n	7c9e <_lseek_r+0x22>
    7c9c:	bd38      	pop	{r3, r4, r5, pc}
    7c9e:	6823      	ldr	r3, [r4, #0]
    7ca0:	2b00      	cmp	r3, #0
    7ca2:	d0fb      	beq.n	7c9c <_lseek_r+0x20>
    7ca4:	602b      	str	r3, [r5, #0]
    7ca6:	bd38      	pop	{r3, r4, r5, pc}

00007ca8 <_read_r>:
    7ca8:	b538      	push	{r3, r4, r5, lr}
    7caa:	f240 54bc 	movw	r4, #1468	; 0x5bc
    7cae:	f2c2 0400 	movt	r4, #8192	; 0x2000
    7cb2:	4605      	mov	r5, r0
    7cb4:	4608      	mov	r0, r1
    7cb6:	4611      	mov	r1, r2
    7cb8:	461a      	mov	r2, r3
    7cba:	2300      	movs	r3, #0
    7cbc:	6023      	str	r3, [r4, #0]
    7cbe:	f7f9 f9d7 	bl	1070 <_read>
    7cc2:	f1b0 3fff 	cmp.w	r0, #4294967295
    7cc6:	d000      	beq.n	7cca <_read_r+0x22>
    7cc8:	bd38      	pop	{r3, r4, r5, pc}
    7cca:	6823      	ldr	r3, [r4, #0]
    7ccc:	2b00      	cmp	r3, #0
    7cce:	d0fb      	beq.n	7cc8 <_read_r+0x20>
    7cd0:	602b      	str	r3, [r5, #0]
    7cd2:	bd38      	pop	{r3, r4, r5, pc}
    7cd4:	0000      	lsls	r0, r0, #0
	...

00007cd8 <__aeabi_uidiv>:
    7cd8:	1e4a      	subs	r2, r1, #1
    7cda:	bf08      	it	eq
    7cdc:	4770      	bxeq	lr
    7cde:	f0c0 8124 	bcc.w	7f2a <__aeabi_uidiv+0x252>
    7ce2:	4288      	cmp	r0, r1
    7ce4:	f240 8116 	bls.w	7f14 <__aeabi_uidiv+0x23c>
    7ce8:	4211      	tst	r1, r2
    7cea:	f000 8117 	beq.w	7f1c <__aeabi_uidiv+0x244>
    7cee:	fab0 f380 	clz	r3, r0
    7cf2:	fab1 f281 	clz	r2, r1
    7cf6:	eba2 0303 	sub.w	r3, r2, r3
    7cfa:	f1c3 031f 	rsb	r3, r3, #31
    7cfe:	a204      	add	r2, pc, #16	; (adr r2, 7d10 <__aeabi_uidiv+0x38>)
    7d00:	eb02 1303 	add.w	r3, r2, r3, lsl #4
    7d04:	f04f 0200 	mov.w	r2, #0
    7d08:	469f      	mov	pc, r3
    7d0a:	bf00      	nop
    7d0c:	f3af 8000 	nop.w
    7d10:	ebb0 7fc1 	cmp.w	r0, r1, lsl #31
    7d14:	bf00      	nop
    7d16:	eb42 0202 	adc.w	r2, r2, r2
    7d1a:	bf28      	it	cs
    7d1c:	eba0 70c1 	subcs.w	r0, r0, r1, lsl #31
    7d20:	ebb0 7f81 	cmp.w	r0, r1, lsl #30
    7d24:	bf00      	nop
    7d26:	eb42 0202 	adc.w	r2, r2, r2
    7d2a:	bf28      	it	cs
    7d2c:	eba0 7081 	subcs.w	r0, r0, r1, lsl #30
    7d30:	ebb0 7f41 	cmp.w	r0, r1, lsl #29
    7d34:	bf00      	nop
    7d36:	eb42 0202 	adc.w	r2, r2, r2
    7d3a:	bf28      	it	cs
    7d3c:	eba0 7041 	subcs.w	r0, r0, r1, lsl #29
    7d40:	ebb0 7f01 	cmp.w	r0, r1, lsl #28
    7d44:	bf00      	nop
    7d46:	eb42 0202 	adc.w	r2, r2, r2
    7d4a:	bf28      	it	cs
    7d4c:	eba0 7001 	subcs.w	r0, r0, r1, lsl #28
    7d50:	ebb0 6fc1 	cmp.w	r0, r1, lsl #27
    7d54:	bf00      	nop
    7d56:	eb42 0202 	adc.w	r2, r2, r2
    7d5a:	bf28      	it	cs
    7d5c:	eba0 60c1 	subcs.w	r0, r0, r1, lsl #27
    7d60:	ebb0 6f81 	cmp.w	r0, r1, lsl #26
    7d64:	bf00      	nop
    7d66:	eb42 0202 	adc.w	r2, r2, r2
    7d6a:	bf28      	it	cs
    7d6c:	eba0 6081 	subcs.w	r0, r0, r1, lsl #26
    7d70:	ebb0 6f41 	cmp.w	r0, r1, lsl #25
    7d74:	bf00      	nop
    7d76:	eb42 0202 	adc.w	r2, r2, r2
    7d7a:	bf28      	it	cs
    7d7c:	eba0 6041 	subcs.w	r0, r0, r1, lsl #25
    7d80:	ebb0 6f01 	cmp.w	r0, r1, lsl #24
    7d84:	bf00      	nop
    7d86:	eb42 0202 	adc.w	r2, r2, r2
    7d8a:	bf28      	it	cs
    7d8c:	eba0 6001 	subcs.w	r0, r0, r1, lsl #24
    7d90:	ebb0 5fc1 	cmp.w	r0, r1, lsl #23
    7d94:	bf00      	nop
    7d96:	eb42 0202 	adc.w	r2, r2, r2
    7d9a:	bf28      	it	cs
    7d9c:	eba0 50c1 	subcs.w	r0, r0, r1, lsl #23
    7da0:	ebb0 5f81 	cmp.w	r0, r1, lsl #22
    7da4:	bf00      	nop
    7da6:	eb42 0202 	adc.w	r2, r2, r2
    7daa:	bf28      	it	cs
    7dac:	eba0 5081 	subcs.w	r0, r0, r1, lsl #22
    7db0:	ebb0 5f41 	cmp.w	r0, r1, lsl #21
    7db4:	bf00      	nop
    7db6:	eb42 0202 	adc.w	r2, r2, r2
    7dba:	bf28      	it	cs
    7dbc:	eba0 5041 	subcs.w	r0, r0, r1, lsl #21
    7dc0:	ebb0 5f01 	cmp.w	r0, r1, lsl #20
    7dc4:	bf00      	nop
    7dc6:	eb42 0202 	adc.w	r2, r2, r2
    7dca:	bf28      	it	cs
    7dcc:	eba0 5001 	subcs.w	r0, r0, r1, lsl #20
    7dd0:	ebb0 4fc1 	cmp.w	r0, r1, lsl #19
    7dd4:	bf00      	nop
    7dd6:	eb42 0202 	adc.w	r2, r2, r2
    7dda:	bf28      	it	cs
    7ddc:	eba0 40c1 	subcs.w	r0, r0, r1, lsl #19
    7de0:	ebb0 4f81 	cmp.w	r0, r1, lsl #18
    7de4:	bf00      	nop
    7de6:	eb42 0202 	adc.w	r2, r2, r2
    7dea:	bf28      	it	cs
    7dec:	eba0 4081 	subcs.w	r0, r0, r1, lsl #18
    7df0:	ebb0 4f41 	cmp.w	r0, r1, lsl #17
    7df4:	bf00      	nop
    7df6:	eb42 0202 	adc.w	r2, r2, r2
    7dfa:	bf28      	it	cs
    7dfc:	eba0 4041 	subcs.w	r0, r0, r1, lsl #17
    7e00:	ebb0 4f01 	cmp.w	r0, r1, lsl #16
    7e04:	bf00      	nop
    7e06:	eb42 0202 	adc.w	r2, r2, r2
    7e0a:	bf28      	it	cs
    7e0c:	eba0 4001 	subcs.w	r0, r0, r1, lsl #16
    7e10:	ebb0 3fc1 	cmp.w	r0, r1, lsl #15
    7e14:	bf00      	nop
    7e16:	eb42 0202 	adc.w	r2, r2, r2
    7e1a:	bf28      	it	cs
    7e1c:	eba0 30c1 	subcs.w	r0, r0, r1, lsl #15
    7e20:	ebb0 3f81 	cmp.w	r0, r1, lsl #14
    7e24:	bf00      	nop
    7e26:	eb42 0202 	adc.w	r2, r2, r2
    7e2a:	bf28      	it	cs
    7e2c:	eba0 3081 	subcs.w	r0, r0, r1, lsl #14
    7e30:	ebb0 3f41 	cmp.w	r0, r1, lsl #13
    7e34:	bf00      	nop
    7e36:	eb42 0202 	adc.w	r2, r2, r2
    7e3a:	bf28      	it	cs
    7e3c:	eba0 3041 	subcs.w	r0, r0, r1, lsl #13
    7e40:	ebb0 3f01 	cmp.w	r0, r1, lsl #12
    7e44:	bf00      	nop
    7e46:	eb42 0202 	adc.w	r2, r2, r2
    7e4a:	bf28      	it	cs
    7e4c:	eba0 3001 	subcs.w	r0, r0, r1, lsl #12
    7e50:	ebb0 2fc1 	cmp.w	r0, r1, lsl #11
    7e54:	bf00      	nop
    7e56:	eb42 0202 	adc.w	r2, r2, r2
    7e5a:	bf28      	it	cs
    7e5c:	eba0 20c1 	subcs.w	r0, r0, r1, lsl #11
    7e60:	ebb0 2f81 	cmp.w	r0, r1, lsl #10
    7e64:	bf00      	nop
    7e66:	eb42 0202 	adc.w	r2, r2, r2
    7e6a:	bf28      	it	cs
    7e6c:	eba0 2081 	subcs.w	r0, r0, r1, lsl #10
    7e70:	ebb0 2f41 	cmp.w	r0, r1, lsl #9
    7e74:	bf00      	nop
    7e76:	eb42 0202 	adc.w	r2, r2, r2
    7e7a:	bf28      	it	cs
    7e7c:	eba0 2041 	subcs.w	r0, r0, r1, lsl #9
    7e80:	ebb0 2f01 	cmp.w	r0, r1, lsl #8
    7e84:	bf00      	nop
    7e86:	eb42 0202 	adc.w	r2, r2, r2
    7e8a:	bf28      	it	cs
    7e8c:	eba0 2001 	subcs.w	r0, r0, r1, lsl #8
    7e90:	ebb0 1fc1 	cmp.w	r0, r1, lsl #7
    7e94:	bf00      	nop
    7e96:	eb42 0202 	adc.w	r2, r2, r2
    7e9a:	bf28      	it	cs
    7e9c:	eba0 10c1 	subcs.w	r0, r0, r1, lsl #7
    7ea0:	ebb0 1f81 	cmp.w	r0, r1, lsl #6
    7ea4:	bf00      	nop
    7ea6:	eb42 0202 	adc.w	r2, r2, r2
    7eaa:	bf28      	it	cs
    7eac:	eba0 1081 	subcs.w	r0, r0, r1, lsl #6
    7eb0:	ebb0 1f41 	cmp.w	r0, r1, lsl #5
    7eb4:	bf00      	nop
    7eb6:	eb42 0202 	adc.w	r2, r2, r2
    7eba:	bf28      	it	cs
    7ebc:	eba0 1041 	subcs.w	r0, r0, r1, lsl #5
    7ec0:	ebb0 1f01 	cmp.w	r0, r1, lsl #4
    7ec4:	bf00      	nop
    7ec6:	eb42 0202 	adc.w	r2, r2, r2
    7eca:	bf28      	it	cs
    7ecc:	eba0 1001 	subcs.w	r0, r0, r1, lsl #4
    7ed0:	ebb0 0fc1 	cmp.w	r0, r1, lsl #3
    7ed4:	bf00      	nop
    7ed6:	eb42 0202 	adc.w	r2, r2, r2
    7eda:	bf28      	it	cs
    7edc:	eba0 00c1 	subcs.w	r0, r0, r1, lsl #3
    7ee0:	ebb0 0f81 	cmp.w	r0, r1, lsl #2
    7ee4:	bf00      	nop
    7ee6:	eb42 0202 	adc.w	r2, r2, r2
    7eea:	bf28      	it	cs
    7eec:	eba0 0081 	subcs.w	r0, r0, r1, lsl #2
    7ef0:	ebb0 0f41 	cmp.w	r0, r1, lsl #1
    7ef4:	bf00      	nop
    7ef6:	eb42 0202 	adc.w	r2, r2, r2
    7efa:	bf28      	it	cs
    7efc:	eba0 0041 	subcs.w	r0, r0, r1, lsl #1
    7f00:	ebb0 0f01 	cmp.w	r0, r1
    7f04:	bf00      	nop
    7f06:	eb42 0202 	adc.w	r2, r2, r2
    7f0a:	bf28      	it	cs
    7f0c:	eba0 0001 	subcs.w	r0, r0, r1
    7f10:	4610      	mov	r0, r2
    7f12:	4770      	bx	lr
    7f14:	bf0c      	ite	eq
    7f16:	2001      	moveq	r0, #1
    7f18:	2000      	movne	r0, #0
    7f1a:	4770      	bx	lr
    7f1c:	fab1 f281 	clz	r2, r1
    7f20:	f1c2 021f 	rsb	r2, r2, #31
    7f24:	fa20 f002 	lsr.w	r0, r0, r2
    7f28:	4770      	bx	lr
    7f2a:	b108      	cbz	r0, 7f30 <__aeabi_uidiv+0x258>
    7f2c:	f04f 30ff 	mov.w	r0, #4294967295
    7f30:	f000 b80e 	b.w	7f50 <__aeabi_idiv0>

00007f34 <__aeabi_uidivmod>:
    7f34:	2900      	cmp	r1, #0
    7f36:	d0f8      	beq.n	7f2a <__aeabi_uidiv+0x252>
    7f38:	e92d 4003 	stmdb	sp!, {r0, r1, lr}
    7f3c:	f7ff fecc 	bl	7cd8 <__aeabi_uidiv>
    7f40:	e8bd 4006 	ldmia.w	sp!, {r1, r2, lr}
    7f44:	fb02 f300 	mul.w	r3, r2, r0
    7f48:	eba1 0103 	sub.w	r1, r1, r3
    7f4c:	4770      	bx	lr
    7f4e:	bf00      	nop

00007f50 <__aeabi_idiv0>:
    7f50:	4770      	bx	lr
    7f52:	bf00      	nop

00007f54 <__aeabi_d2iz>:
    7f54:	ea4f 0241 	mov.w	r2, r1, lsl #1
    7f58:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
    7f5c:	d215      	bcs.n	7f8a <__aeabi_d2iz+0x36>
    7f5e:	d511      	bpl.n	7f84 <__aeabi_d2iz+0x30>
    7f60:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
    7f64:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
    7f68:	d912      	bls.n	7f90 <__aeabi_d2iz+0x3c>
    7f6a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
    7f6e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
    7f72:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
    7f76:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
    7f7a:	fa23 f002 	lsr.w	r0, r3, r2
    7f7e:	bf18      	it	ne
    7f80:	4240      	negne	r0, r0
    7f82:	4770      	bx	lr
    7f84:	f04f 0000 	mov.w	r0, #0
    7f88:	4770      	bx	lr
    7f8a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
    7f8e:	d105      	bne.n	7f9c <__aeabi_d2iz+0x48>
    7f90:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
    7f94:	bf08      	it	eq
    7f96:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
    7f9a:	4770      	bx	lr
    7f9c:	f04f 0000 	mov.w	r0, #0
    7fa0:	4770      	bx	lr
    7fa2:	bf00      	nop

00007fa4 <__aeabi_uldivmod>:
    7fa4:	b94b      	cbnz	r3, 7fba <__aeabi_uldivmod+0x16>
    7fa6:	b942      	cbnz	r2, 7fba <__aeabi_uldivmod+0x16>
    7fa8:	2900      	cmp	r1, #0
    7faa:	bf08      	it	eq
    7fac:	2800      	cmpeq	r0, #0
    7fae:	d002      	beq.n	7fb6 <__aeabi_uldivmod+0x12>
    7fb0:	f04f 31ff 	mov.w	r1, #4294967295
    7fb4:	4608      	mov	r0, r1
    7fb6:	f7ff bfcb 	b.w	7f50 <__aeabi_idiv0>
    7fba:	b082      	sub	sp, #8
    7fbc:	46ec      	mov	ip, sp
    7fbe:	e92d 5000 	stmdb	sp!, {ip, lr}
    7fc2:	f000 f805 	bl	7fd0 <__gnu_uldivmod_helper>
    7fc6:	f8dd e004 	ldr.w	lr, [sp, #4]
    7fca:	b002      	add	sp, #8
    7fcc:	bc0c      	pop	{r2, r3}
    7fce:	4770      	bx	lr

00007fd0 <__gnu_uldivmod_helper>:
    7fd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    7fd2:	4614      	mov	r4, r2
    7fd4:	461d      	mov	r5, r3
    7fd6:	4606      	mov	r6, r0
    7fd8:	460f      	mov	r7, r1
    7fda:	f000 f9d7 	bl	838c <__udivdi3>
    7fde:	fb00 f505 	mul.w	r5, r0, r5
    7fe2:	fba0 2304 	umull	r2, r3, r0, r4
    7fe6:	fb04 5401 	mla	r4, r4, r1, r5
    7fea:	18e3      	adds	r3, r4, r3
    7fec:	1ab6      	subs	r6, r6, r2
    7fee:	eb67 0703 	sbc.w	r7, r7, r3
    7ff2:	9b06      	ldr	r3, [sp, #24]
    7ff4:	e9c3 6700 	strd	r6, r7, [r3]
    7ff8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    7ffa:	bf00      	nop

00007ffc <__gnu_ldivmod_helper>:
    7ffc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    7ffe:	4614      	mov	r4, r2
    8000:	461d      	mov	r5, r3
    8002:	4606      	mov	r6, r0
    8004:	460f      	mov	r7, r1
    8006:	f000 f80f 	bl	8028 <__divdi3>
    800a:	fb00 f505 	mul.w	r5, r0, r5
    800e:	fba0 2304 	umull	r2, r3, r0, r4
    8012:	fb04 5401 	mla	r4, r4, r1, r5
    8016:	18e3      	adds	r3, r4, r3
    8018:	1ab6      	subs	r6, r6, r2
    801a:	eb67 0703 	sbc.w	r7, r7, r3
    801e:	9b06      	ldr	r3, [sp, #24]
    8020:	e9c3 6700 	strd	r6, r7, [r3]
    8024:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    8026:	bf00      	nop

00008028 <__divdi3>:
    8028:	2900      	cmp	r1, #0
    802a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    802e:	b085      	sub	sp, #20
    8030:	f2c0 80c8 	blt.w	81c4 <__divdi3+0x19c>
    8034:	2600      	movs	r6, #0
    8036:	2b00      	cmp	r3, #0
    8038:	f2c0 80bf 	blt.w	81ba <__divdi3+0x192>
    803c:	4689      	mov	r9, r1
    803e:	4614      	mov	r4, r2
    8040:	4605      	mov	r5, r0
    8042:	469b      	mov	fp, r3
    8044:	2b00      	cmp	r3, #0
    8046:	d14a      	bne.n	80de <__divdi3+0xb6>
    8048:	428a      	cmp	r2, r1
    804a:	d957      	bls.n	80fc <__divdi3+0xd4>
    804c:	fab2 f382 	clz	r3, r2
    8050:	b153      	cbz	r3, 8068 <__divdi3+0x40>
    8052:	f1c3 0020 	rsb	r0, r3, #32
    8056:	fa01 f903 	lsl.w	r9, r1, r3
    805a:	fa25 f800 	lsr.w	r8, r5, r0
    805e:	fa12 f403 	lsls.w	r4, r2, r3
    8062:	409d      	lsls	r5, r3
    8064:	ea48 0909 	orr.w	r9, r8, r9
    8068:	0c27      	lsrs	r7, r4, #16
    806a:	4648      	mov	r0, r9
    806c:	4639      	mov	r1, r7
    806e:	fa1f fb84 	uxth.w	fp, r4
    8072:	f7ff fe31 	bl	7cd8 <__aeabi_uidiv>
    8076:	4639      	mov	r1, r7
    8078:	4682      	mov	sl, r0
    807a:	4648      	mov	r0, r9
    807c:	f7ff ff5a 	bl	7f34 <__aeabi_uidivmod>
    8080:	0c2a      	lsrs	r2, r5, #16
    8082:	fb0b f30a 	mul.w	r3, fp, sl
    8086:	ea42 4901 	orr.w	r9, r2, r1, lsl #16
    808a:	454b      	cmp	r3, r9
    808c:	d909      	bls.n	80a2 <__divdi3+0x7a>
    808e:	eb19 0904 	adds.w	r9, r9, r4
    8092:	f10a 3aff 	add.w	sl, sl, #4294967295
    8096:	d204      	bcs.n	80a2 <__divdi3+0x7a>
    8098:	454b      	cmp	r3, r9
    809a:	bf84      	itt	hi
    809c:	f10a 3aff 	addhi.w	sl, sl, #4294967295
    80a0:	44a1      	addhi	r9, r4
    80a2:	ebc3 0909 	rsb	r9, r3, r9
    80a6:	4639      	mov	r1, r7
    80a8:	4648      	mov	r0, r9
    80aa:	b2ad      	uxth	r5, r5
    80ac:	f7ff fe14 	bl	7cd8 <__aeabi_uidiv>
    80b0:	4639      	mov	r1, r7
    80b2:	4680      	mov	r8, r0
    80b4:	4648      	mov	r0, r9
    80b6:	f7ff ff3d 	bl	7f34 <__aeabi_uidivmod>
    80ba:	fb0b fb08 	mul.w	fp, fp, r8
    80be:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
    80c2:	45ab      	cmp	fp, r5
    80c4:	d907      	bls.n	80d6 <__divdi3+0xae>
    80c6:	192d      	adds	r5, r5, r4
    80c8:	f108 38ff 	add.w	r8, r8, #4294967295
    80cc:	d203      	bcs.n	80d6 <__divdi3+0xae>
    80ce:	45ab      	cmp	fp, r5
    80d0:	bf88      	it	hi
    80d2:	f108 38ff 	addhi.w	r8, r8, #4294967295
    80d6:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
    80da:	2700      	movs	r7, #0
    80dc:	e003      	b.n	80e6 <__divdi3+0xbe>
    80de:	428b      	cmp	r3, r1
    80e0:	d957      	bls.n	8192 <__divdi3+0x16a>
    80e2:	2700      	movs	r7, #0
    80e4:	46b8      	mov	r8, r7
    80e6:	4642      	mov	r2, r8
    80e8:	463b      	mov	r3, r7
    80ea:	b116      	cbz	r6, 80f2 <__divdi3+0xca>
    80ec:	4252      	negs	r2, r2
    80ee:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    80f2:	4619      	mov	r1, r3
    80f4:	4610      	mov	r0, r2
    80f6:	b005      	add	sp, #20
    80f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    80fc:	b922      	cbnz	r2, 8108 <__divdi3+0xe0>
    80fe:	4611      	mov	r1, r2
    8100:	2001      	movs	r0, #1
    8102:	f7ff fde9 	bl	7cd8 <__aeabi_uidiv>
    8106:	4604      	mov	r4, r0
    8108:	fab4 f884 	clz	r8, r4
    810c:	f1b8 0f00 	cmp.w	r8, #0
    8110:	d15e      	bne.n	81d0 <__divdi3+0x1a8>
    8112:	ebc4 0809 	rsb	r8, r4, r9
    8116:	0c27      	lsrs	r7, r4, #16
    8118:	fa1f f984 	uxth.w	r9, r4
    811c:	2101      	movs	r1, #1
    811e:	9102      	str	r1, [sp, #8]
    8120:	4639      	mov	r1, r7
    8122:	4640      	mov	r0, r8
    8124:	f7ff fdd8 	bl	7cd8 <__aeabi_uidiv>
    8128:	4639      	mov	r1, r7
    812a:	4682      	mov	sl, r0
    812c:	4640      	mov	r0, r8
    812e:	f7ff ff01 	bl	7f34 <__aeabi_uidivmod>
    8132:	ea4f 4815 	mov.w	r8, r5, lsr #16
    8136:	fb09 f30a 	mul.w	r3, r9, sl
    813a:	ea48 4b01 	orr.w	fp, r8, r1, lsl #16
    813e:	455b      	cmp	r3, fp
    8140:	d909      	bls.n	8156 <__divdi3+0x12e>
    8142:	eb1b 0b04 	adds.w	fp, fp, r4
    8146:	f10a 3aff 	add.w	sl, sl, #4294967295
    814a:	d204      	bcs.n	8156 <__divdi3+0x12e>
    814c:	455b      	cmp	r3, fp
    814e:	bf84      	itt	hi
    8150:	f10a 3aff 	addhi.w	sl, sl, #4294967295
    8154:	44a3      	addhi	fp, r4
    8156:	ebc3 0b0b 	rsb	fp, r3, fp
    815a:	4639      	mov	r1, r7
    815c:	4658      	mov	r0, fp
    815e:	b2ad      	uxth	r5, r5
    8160:	f7ff fdba 	bl	7cd8 <__aeabi_uidiv>
    8164:	4639      	mov	r1, r7
    8166:	4680      	mov	r8, r0
    8168:	4658      	mov	r0, fp
    816a:	f7ff fee3 	bl	7f34 <__aeabi_uidivmod>
    816e:	fb09 f908 	mul.w	r9, r9, r8
    8172:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
    8176:	45a9      	cmp	r9, r5
    8178:	d907      	bls.n	818a <__divdi3+0x162>
    817a:	192d      	adds	r5, r5, r4
    817c:	f108 38ff 	add.w	r8, r8, #4294967295
    8180:	d203      	bcs.n	818a <__divdi3+0x162>
    8182:	45a9      	cmp	r9, r5
    8184:	bf88      	it	hi
    8186:	f108 38ff 	addhi.w	r8, r8, #4294967295
    818a:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
    818e:	9f02      	ldr	r7, [sp, #8]
    8190:	e7a9      	b.n	80e6 <__divdi3+0xbe>
    8192:	fab3 f783 	clz	r7, r3
    8196:	2f00      	cmp	r7, #0
    8198:	d168      	bne.n	826c <__divdi3+0x244>
    819a:	428b      	cmp	r3, r1
    819c:	bf2c      	ite	cs
    819e:	f04f 0900 	movcs.w	r9, #0
    81a2:	f04f 0901 	movcc.w	r9, #1
    81a6:	4282      	cmp	r2, r0
    81a8:	bf8c      	ite	hi
    81aa:	464c      	movhi	r4, r9
    81ac:	f049 0401 	orrls.w	r4, r9, #1
    81b0:	2c00      	cmp	r4, #0
    81b2:	d096      	beq.n	80e2 <__divdi3+0xba>
    81b4:	f04f 0801 	mov.w	r8, #1
    81b8:	e795      	b.n	80e6 <__divdi3+0xbe>
    81ba:	4252      	negs	r2, r2
    81bc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    81c0:	43f6      	mvns	r6, r6
    81c2:	e73b      	b.n	803c <__divdi3+0x14>
    81c4:	4240      	negs	r0, r0
    81c6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    81ca:	f04f 36ff 	mov.w	r6, #4294967295
    81ce:	e732      	b.n	8036 <__divdi3+0xe>
    81d0:	fa04 f408 	lsl.w	r4, r4, r8
    81d4:	f1c8 0720 	rsb	r7, r8, #32
    81d8:	fa35 f307 	lsrs.w	r3, r5, r7
    81dc:	fa29 fa07 	lsr.w	sl, r9, r7
    81e0:	0c27      	lsrs	r7, r4, #16
    81e2:	fa09 fb08 	lsl.w	fp, r9, r8
    81e6:	4639      	mov	r1, r7
    81e8:	4650      	mov	r0, sl
    81ea:	ea43 020b 	orr.w	r2, r3, fp
    81ee:	9202      	str	r2, [sp, #8]
    81f0:	f7ff fd72 	bl	7cd8 <__aeabi_uidiv>
    81f4:	4639      	mov	r1, r7
    81f6:	fa1f f984 	uxth.w	r9, r4
    81fa:	4683      	mov	fp, r0
    81fc:	4650      	mov	r0, sl
    81fe:	f7ff fe99 	bl	7f34 <__aeabi_uidivmod>
    8202:	9802      	ldr	r0, [sp, #8]
    8204:	fb09 f20b 	mul.w	r2, r9, fp
    8208:	0c03      	lsrs	r3, r0, #16
    820a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
    820e:	429a      	cmp	r2, r3
    8210:	d904      	bls.n	821c <__divdi3+0x1f4>
    8212:	191b      	adds	r3, r3, r4
    8214:	f10b 3bff 	add.w	fp, fp, #4294967295
    8218:	f0c0 80b1 	bcc.w	837e <__divdi3+0x356>
    821c:	1a9b      	subs	r3, r3, r2
    821e:	4639      	mov	r1, r7
    8220:	4618      	mov	r0, r3
    8222:	9301      	str	r3, [sp, #4]
    8224:	f7ff fd58 	bl	7cd8 <__aeabi_uidiv>
    8228:	9901      	ldr	r1, [sp, #4]
    822a:	4682      	mov	sl, r0
    822c:	4608      	mov	r0, r1
    822e:	4639      	mov	r1, r7
    8230:	f7ff fe80 	bl	7f34 <__aeabi_uidivmod>
    8234:	f8dd c008 	ldr.w	ip, [sp, #8]
    8238:	fb09 f30a 	mul.w	r3, r9, sl
    823c:	fa1f f08c 	uxth.w	r0, ip
    8240:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
    8244:	4293      	cmp	r3, r2
    8246:	d908      	bls.n	825a <__divdi3+0x232>
    8248:	1912      	adds	r2, r2, r4
    824a:	f10a 3aff 	add.w	sl, sl, #4294967295
    824e:	d204      	bcs.n	825a <__divdi3+0x232>
    8250:	4293      	cmp	r3, r2
    8252:	bf84      	itt	hi
    8254:	f10a 3aff 	addhi.w	sl, sl, #4294967295
    8258:	1912      	addhi	r2, r2, r4
    825a:	fa05 f508 	lsl.w	r5, r5, r8
    825e:	ea4a 4e0b 	orr.w	lr, sl, fp, lsl #16
    8262:	ebc3 0802 	rsb	r8, r3, r2
    8266:	f8cd e008 	str.w	lr, [sp, #8]
    826a:	e759      	b.n	8120 <__divdi3+0xf8>
    826c:	f1c7 0020 	rsb	r0, r7, #32
    8270:	fa03 fa07 	lsl.w	sl, r3, r7
    8274:	40c2      	lsrs	r2, r0
    8276:	fa35 f300 	lsrs.w	r3, r5, r0
    827a:	ea42 0b0a 	orr.w	fp, r2, sl
    827e:	fa21 f800 	lsr.w	r8, r1, r0
    8282:	fa01 f907 	lsl.w	r9, r1, r7
    8286:	4640      	mov	r0, r8
    8288:	ea4f 4a1b 	mov.w	sl, fp, lsr #16
    828c:	ea43 0109 	orr.w	r1, r3, r9
    8290:	9102      	str	r1, [sp, #8]
    8292:	4651      	mov	r1, sl
    8294:	fa1f f28b 	uxth.w	r2, fp
    8298:	9203      	str	r2, [sp, #12]
    829a:	f7ff fd1d 	bl	7cd8 <__aeabi_uidiv>
    829e:	4651      	mov	r1, sl
    82a0:	4681      	mov	r9, r0
    82a2:	4640      	mov	r0, r8
    82a4:	f7ff fe46 	bl	7f34 <__aeabi_uidivmod>
    82a8:	9b03      	ldr	r3, [sp, #12]
    82aa:	f8dd c008 	ldr.w	ip, [sp, #8]
    82ae:	fb03 f209 	mul.w	r2, r3, r9
    82b2:	ea4f 401c 	mov.w	r0, ip, lsr #16
    82b6:	fa14 f307 	lsls.w	r3, r4, r7
    82ba:	ea40 4401 	orr.w	r4, r0, r1, lsl #16
    82be:	42a2      	cmp	r2, r4
    82c0:	d904      	bls.n	82cc <__divdi3+0x2a4>
    82c2:	eb14 040b 	adds.w	r4, r4, fp
    82c6:	f109 39ff 	add.w	r9, r9, #4294967295
    82ca:	d352      	bcc.n	8372 <__divdi3+0x34a>
    82cc:	1aa4      	subs	r4, r4, r2
    82ce:	4651      	mov	r1, sl
    82d0:	4620      	mov	r0, r4
    82d2:	9301      	str	r3, [sp, #4]
    82d4:	f7ff fd00 	bl	7cd8 <__aeabi_uidiv>
    82d8:	4651      	mov	r1, sl
    82da:	4680      	mov	r8, r0
    82dc:	4620      	mov	r0, r4
    82de:	f7ff fe29 	bl	7f34 <__aeabi_uidivmod>
    82e2:	9803      	ldr	r0, [sp, #12]
    82e4:	f8dd c008 	ldr.w	ip, [sp, #8]
    82e8:	fb00 f208 	mul.w	r2, r0, r8
    82ec:	fa1f f38c 	uxth.w	r3, ip
    82f0:	ea43 4001 	orr.w	r0, r3, r1, lsl #16
    82f4:	9b01      	ldr	r3, [sp, #4]
    82f6:	4282      	cmp	r2, r0
    82f8:	d904      	bls.n	8304 <__divdi3+0x2dc>
    82fa:	eb10 000b 	adds.w	r0, r0, fp
    82fe:	f108 38ff 	add.w	r8, r8, #4294967295
    8302:	d330      	bcc.n	8366 <__divdi3+0x33e>
    8304:	ea48 4809 	orr.w	r8, r8, r9, lsl #16
    8308:	fa1f fc83 	uxth.w	ip, r3
    830c:	0c1b      	lsrs	r3, r3, #16
    830e:	1a80      	subs	r0, r0, r2
    8310:	fa1f fe88 	uxth.w	lr, r8
    8314:	ea4f 4a18 	mov.w	sl, r8, lsr #16
    8318:	fb0c f90e 	mul.w	r9, ip, lr
    831c:	fb0c fc0a 	mul.w	ip, ip, sl
    8320:	fb03 c10e 	mla	r1, r3, lr, ip
    8324:	fb03 f20a 	mul.w	r2, r3, sl
    8328:	eb01 4119 	add.w	r1, r1, r9, lsr #16
    832c:	458c      	cmp	ip, r1
    832e:	bf88      	it	hi
    8330:	f502 3280 	addhi.w	r2, r2, #65536	; 0x10000
    8334:	eb02 4e11 	add.w	lr, r2, r1, lsr #16
    8338:	4570      	cmp	r0, lr
    833a:	d310      	bcc.n	835e <__divdi3+0x336>
    833c:	fa1f f989 	uxth.w	r9, r9
    8340:	fa05 f707 	lsl.w	r7, r5, r7
    8344:	eb09 4001 	add.w	r0, r9, r1, lsl #16
    8348:	bf14      	ite	ne
    834a:	2200      	movne	r2, #0
    834c:	2201      	moveq	r2, #1
    834e:	4287      	cmp	r7, r0
    8350:	bf2c      	ite	cs
    8352:	2700      	movcs	r7, #0
    8354:	f002 0701 	andcc.w	r7, r2, #1
    8358:	2f00      	cmp	r7, #0
    835a:	f43f aec4 	beq.w	80e6 <__divdi3+0xbe>
    835e:	f108 38ff 	add.w	r8, r8, #4294967295
    8362:	2700      	movs	r7, #0
    8364:	e6bf      	b.n	80e6 <__divdi3+0xbe>
    8366:	4282      	cmp	r2, r0
    8368:	bf84      	itt	hi
    836a:	4458      	addhi	r0, fp
    836c:	f108 38ff 	addhi.w	r8, r8, #4294967295
    8370:	e7c8      	b.n	8304 <__divdi3+0x2dc>
    8372:	42a2      	cmp	r2, r4
    8374:	bf84      	itt	hi
    8376:	f109 39ff 	addhi.w	r9, r9, #4294967295
    837a:	445c      	addhi	r4, fp
    837c:	e7a6      	b.n	82cc <__divdi3+0x2a4>
    837e:	429a      	cmp	r2, r3
    8380:	bf84      	itt	hi
    8382:	f10b 3bff 	addhi.w	fp, fp, #4294967295
    8386:	191b      	addhi	r3, r3, r4
    8388:	e748      	b.n	821c <__divdi3+0x1f4>
    838a:	bf00      	nop

0000838c <__udivdi3>:
    838c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    8390:	460c      	mov	r4, r1
    8392:	b083      	sub	sp, #12
    8394:	4680      	mov	r8, r0
    8396:	4616      	mov	r6, r2
    8398:	4689      	mov	r9, r1
    839a:	461f      	mov	r7, r3
    839c:	4615      	mov	r5, r2
    839e:	468a      	mov	sl, r1
    83a0:	2b00      	cmp	r3, #0
    83a2:	d14b      	bne.n	843c <__udivdi3+0xb0>
    83a4:	428a      	cmp	r2, r1
    83a6:	d95c      	bls.n	8462 <__udivdi3+0xd6>
    83a8:	fab2 f382 	clz	r3, r2
    83ac:	b15b      	cbz	r3, 83c6 <__udivdi3+0x3a>
    83ae:	f1c3 0020 	rsb	r0, r3, #32
    83b2:	fa01 fa03 	lsl.w	sl, r1, r3
    83b6:	fa28 f200 	lsr.w	r2, r8, r0
    83ba:	fa16 f503 	lsls.w	r5, r6, r3
    83be:	fa08 f803 	lsl.w	r8, r8, r3
    83c2:	ea42 0a0a 	orr.w	sl, r2, sl
    83c6:	0c2e      	lsrs	r6, r5, #16
    83c8:	4650      	mov	r0, sl
    83ca:	4631      	mov	r1, r6
    83cc:	b2af      	uxth	r7, r5
    83ce:	f7ff fc83 	bl	7cd8 <__aeabi_uidiv>
    83d2:	4631      	mov	r1, r6
    83d4:	ea4f 4418 	mov.w	r4, r8, lsr #16
    83d8:	4681      	mov	r9, r0
    83da:	4650      	mov	r0, sl
    83dc:	f7ff fdaa 	bl	7f34 <__aeabi_uidivmod>
    83e0:	fb07 f309 	mul.w	r3, r7, r9
    83e4:	ea44 4a01 	orr.w	sl, r4, r1, lsl #16
    83e8:	4553      	cmp	r3, sl
    83ea:	d909      	bls.n	8400 <__udivdi3+0x74>
    83ec:	eb1a 0a05 	adds.w	sl, sl, r5
    83f0:	f109 39ff 	add.w	r9, r9, #4294967295
    83f4:	d204      	bcs.n	8400 <__udivdi3+0x74>
    83f6:	4553      	cmp	r3, sl
    83f8:	bf84      	itt	hi
    83fa:	f109 39ff 	addhi.w	r9, r9, #4294967295
    83fe:	44aa      	addhi	sl, r5
    8400:	ebc3 0a0a 	rsb	sl, r3, sl
    8404:	4631      	mov	r1, r6
    8406:	4650      	mov	r0, sl
    8408:	fa1f f888 	uxth.w	r8, r8
    840c:	f7ff fc64 	bl	7cd8 <__aeabi_uidiv>
    8410:	4631      	mov	r1, r6
    8412:	4604      	mov	r4, r0
    8414:	4650      	mov	r0, sl
    8416:	f7ff fd8d 	bl	7f34 <__aeabi_uidivmod>
    841a:	fb07 f704 	mul.w	r7, r7, r4
    841e:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
    8422:	4547      	cmp	r7, r8
    8424:	d906      	bls.n	8434 <__udivdi3+0xa8>
    8426:	3c01      	subs	r4, #1
    8428:	eb18 0805 	adds.w	r8, r8, r5
    842c:	d202      	bcs.n	8434 <__udivdi3+0xa8>
    842e:	4547      	cmp	r7, r8
    8430:	bf88      	it	hi
    8432:	3c01      	subhi	r4, #1
    8434:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
    8438:	2600      	movs	r6, #0
    843a:	e05c      	b.n	84f6 <__udivdi3+0x16a>
    843c:	428b      	cmp	r3, r1
    843e:	d858      	bhi.n	84f2 <__udivdi3+0x166>
    8440:	fab3 f683 	clz	r6, r3
    8444:	2e00      	cmp	r6, #0
    8446:	d15b      	bne.n	8500 <__udivdi3+0x174>
    8448:	428b      	cmp	r3, r1
    844a:	bf2c      	ite	cs
    844c:	2200      	movcs	r2, #0
    844e:	2201      	movcc	r2, #1
    8450:	4285      	cmp	r5, r0
    8452:	bf8c      	ite	hi
    8454:	4615      	movhi	r5, r2
    8456:	f042 0501 	orrls.w	r5, r2, #1
    845a:	2d00      	cmp	r5, #0
    845c:	d049      	beq.n	84f2 <__udivdi3+0x166>
    845e:	2401      	movs	r4, #1
    8460:	e049      	b.n	84f6 <__udivdi3+0x16a>
    8462:	b922      	cbnz	r2, 846e <__udivdi3+0xe2>
    8464:	4611      	mov	r1, r2
    8466:	2001      	movs	r0, #1
    8468:	f7ff fc36 	bl	7cd8 <__aeabi_uidiv>
    846c:	4605      	mov	r5, r0
    846e:	fab5 f685 	clz	r6, r5
    8472:	2e00      	cmp	r6, #0
    8474:	f040 80ba 	bne.w	85ec <__udivdi3+0x260>
    8478:	1b64      	subs	r4, r4, r5
    847a:	0c2f      	lsrs	r7, r5, #16
    847c:	fa1f fa85 	uxth.w	sl, r5
    8480:	2601      	movs	r6, #1
    8482:	4639      	mov	r1, r7
    8484:	4620      	mov	r0, r4
    8486:	f7ff fc27 	bl	7cd8 <__aeabi_uidiv>
    848a:	4639      	mov	r1, r7
    848c:	ea4f 4b18 	mov.w	fp, r8, lsr #16
    8490:	4681      	mov	r9, r0
    8492:	4620      	mov	r0, r4
    8494:	f7ff fd4e 	bl	7f34 <__aeabi_uidivmod>
    8498:	fb0a f309 	mul.w	r3, sl, r9
    849c:	ea4b 4b01 	orr.w	fp, fp, r1, lsl #16
    84a0:	455b      	cmp	r3, fp
    84a2:	d909      	bls.n	84b8 <__udivdi3+0x12c>
    84a4:	eb1b 0b05 	adds.w	fp, fp, r5
    84a8:	f109 39ff 	add.w	r9, r9, #4294967295
    84ac:	d204      	bcs.n	84b8 <__udivdi3+0x12c>
    84ae:	455b      	cmp	r3, fp
    84b0:	bf84      	itt	hi
    84b2:	f109 39ff 	addhi.w	r9, r9, #4294967295
    84b6:	44ab      	addhi	fp, r5
    84b8:	ebc3 0b0b 	rsb	fp, r3, fp
    84bc:	4639      	mov	r1, r7
    84be:	4658      	mov	r0, fp
    84c0:	fa1f f888 	uxth.w	r8, r8
    84c4:	f7ff fc08 	bl	7cd8 <__aeabi_uidiv>
    84c8:	4639      	mov	r1, r7
    84ca:	4604      	mov	r4, r0
    84cc:	4658      	mov	r0, fp
    84ce:	f7ff fd31 	bl	7f34 <__aeabi_uidivmod>
    84d2:	fb0a fa04 	mul.w	sl, sl, r4
    84d6:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
    84da:	45c2      	cmp	sl, r8
    84dc:	d906      	bls.n	84ec <__udivdi3+0x160>
    84de:	3c01      	subs	r4, #1
    84e0:	eb18 0805 	adds.w	r8, r8, r5
    84e4:	d202      	bcs.n	84ec <__udivdi3+0x160>
    84e6:	45c2      	cmp	sl, r8
    84e8:	bf88      	it	hi
    84ea:	3c01      	subhi	r4, #1
    84ec:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
    84f0:	e001      	b.n	84f6 <__udivdi3+0x16a>
    84f2:	2600      	movs	r6, #0
    84f4:	4634      	mov	r4, r6
    84f6:	4631      	mov	r1, r6
    84f8:	4620      	mov	r0, r4
    84fa:	b003      	add	sp, #12
    84fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    8500:	f1c6 0020 	rsb	r0, r6, #32
    8504:	40b3      	lsls	r3, r6
    8506:	fa32 f700 	lsrs.w	r7, r2, r0
    850a:	fa21 fb00 	lsr.w	fp, r1, r0
    850e:	431f      	orrs	r7, r3
    8510:	fa14 f206 	lsls.w	r2, r4, r6
    8514:	fa28 f100 	lsr.w	r1, r8, r0
    8518:	4658      	mov	r0, fp
    851a:	ea4f 4a17 	mov.w	sl, r7, lsr #16
    851e:	4311      	orrs	r1, r2
    8520:	9100      	str	r1, [sp, #0]
    8522:	4651      	mov	r1, sl
    8524:	b2bb      	uxth	r3, r7
    8526:	9301      	str	r3, [sp, #4]
    8528:	f7ff fbd6 	bl	7cd8 <__aeabi_uidiv>
    852c:	4651      	mov	r1, sl
    852e:	40b5      	lsls	r5, r6
    8530:	4681      	mov	r9, r0
    8532:	4658      	mov	r0, fp
    8534:	f7ff fcfe 	bl	7f34 <__aeabi_uidivmod>
    8538:	9c01      	ldr	r4, [sp, #4]
    853a:	9800      	ldr	r0, [sp, #0]
    853c:	fb04 f309 	mul.w	r3, r4, r9
    8540:	ea4f 4c10 	mov.w	ip, r0, lsr #16
    8544:	ea4c 4b01 	orr.w	fp, ip, r1, lsl #16
    8548:	455b      	cmp	r3, fp
    854a:	d905      	bls.n	8558 <__udivdi3+0x1cc>
    854c:	eb1b 0b07 	adds.w	fp, fp, r7
    8550:	f109 39ff 	add.w	r9, r9, #4294967295
    8554:	f0c0 808e 	bcc.w	8674 <__udivdi3+0x2e8>
    8558:	ebc3 0b0b 	rsb	fp, r3, fp
    855c:	4651      	mov	r1, sl
    855e:	4658      	mov	r0, fp
    8560:	f7ff fbba 	bl	7cd8 <__aeabi_uidiv>
    8564:	4651      	mov	r1, sl
    8566:	4604      	mov	r4, r0
    8568:	4658      	mov	r0, fp
    856a:	f7ff fce3 	bl	7f34 <__aeabi_uidivmod>
    856e:	9801      	ldr	r0, [sp, #4]
    8570:	9a00      	ldr	r2, [sp, #0]
    8572:	fb00 f304 	mul.w	r3, r0, r4
    8576:	fa1f fc82 	uxth.w	ip, r2
    857a:	ea4c 4201 	orr.w	r2, ip, r1, lsl #16
    857e:	4293      	cmp	r3, r2
    8580:	d906      	bls.n	8590 <__udivdi3+0x204>
    8582:	3c01      	subs	r4, #1
    8584:	19d2      	adds	r2, r2, r7
    8586:	d203      	bcs.n	8590 <__udivdi3+0x204>
    8588:	4293      	cmp	r3, r2
    858a:	d901      	bls.n	8590 <__udivdi3+0x204>
    858c:	19d2      	adds	r2, r2, r7
    858e:	3c01      	subs	r4, #1
    8590:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
    8594:	b2a8      	uxth	r0, r5
    8596:	1ad2      	subs	r2, r2, r3
    8598:	0c2d      	lsrs	r5, r5, #16
    859a:	fa1f fc84 	uxth.w	ip, r4
    859e:	0c23      	lsrs	r3, r4, #16
    85a0:	fb00 f70c 	mul.w	r7, r0, ip
    85a4:	fb00 fe03 	mul.w	lr, r0, r3
    85a8:	fb05 e10c 	mla	r1, r5, ip, lr
    85ac:	fb05 f503 	mul.w	r5, r5, r3
    85b0:	eb01 4117 	add.w	r1, r1, r7, lsr #16
    85b4:	458e      	cmp	lr, r1
    85b6:	bf88      	it	hi
    85b8:	f505 3580 	addhi.w	r5, r5, #65536	; 0x10000
    85bc:	eb05 4511 	add.w	r5, r5, r1, lsr #16
    85c0:	42aa      	cmp	r2, r5
    85c2:	d310      	bcc.n	85e6 <__udivdi3+0x25a>
    85c4:	b2bf      	uxth	r7, r7
    85c6:	fa08 f606 	lsl.w	r6, r8, r6
    85ca:	eb07 4201 	add.w	r2, r7, r1, lsl #16
    85ce:	bf14      	ite	ne
    85d0:	f04f 0e00 	movne.w	lr, #0
    85d4:	f04f 0e01 	moveq.w	lr, #1
    85d8:	4296      	cmp	r6, r2
    85da:	bf2c      	ite	cs
    85dc:	2600      	movcs	r6, #0
    85de:	f00e 0601 	andcc.w	r6, lr, #1
    85e2:	2e00      	cmp	r6, #0
    85e4:	d087      	beq.n	84f6 <__udivdi3+0x16a>
    85e6:	3c01      	subs	r4, #1
    85e8:	2600      	movs	r6, #0
    85ea:	e784      	b.n	84f6 <__udivdi3+0x16a>
    85ec:	40b5      	lsls	r5, r6
    85ee:	f1c6 0120 	rsb	r1, r6, #32
    85f2:	fa24 f901 	lsr.w	r9, r4, r1
    85f6:	fa28 f201 	lsr.w	r2, r8, r1
    85fa:	0c2f      	lsrs	r7, r5, #16
    85fc:	40b4      	lsls	r4, r6
    85fe:	4639      	mov	r1, r7
    8600:	4648      	mov	r0, r9
    8602:	4322      	orrs	r2, r4
    8604:	9200      	str	r2, [sp, #0]
    8606:	f7ff fb67 	bl	7cd8 <__aeabi_uidiv>
    860a:	4639      	mov	r1, r7
    860c:	fa1f fa85 	uxth.w	sl, r5
    8610:	4683      	mov	fp, r0
    8612:	4648      	mov	r0, r9
    8614:	f7ff fc8e 	bl	7f34 <__aeabi_uidivmod>
    8618:	9b00      	ldr	r3, [sp, #0]
    861a:	0c1a      	lsrs	r2, r3, #16
    861c:	fb0a f30b 	mul.w	r3, sl, fp
    8620:	ea42 4401 	orr.w	r4, r2, r1, lsl #16
    8624:	42a3      	cmp	r3, r4
    8626:	d903      	bls.n	8630 <__udivdi3+0x2a4>
    8628:	1964      	adds	r4, r4, r5
    862a:	f10b 3bff 	add.w	fp, fp, #4294967295
    862e:	d327      	bcc.n	8680 <__udivdi3+0x2f4>
    8630:	1ae4      	subs	r4, r4, r3
    8632:	4639      	mov	r1, r7
    8634:	4620      	mov	r0, r4
    8636:	f7ff fb4f 	bl	7cd8 <__aeabi_uidiv>
    863a:	4639      	mov	r1, r7
    863c:	4681      	mov	r9, r0
    863e:	4620      	mov	r0, r4
    8640:	f7ff fc78 	bl	7f34 <__aeabi_uidivmod>
    8644:	9800      	ldr	r0, [sp, #0]
    8646:	fb0a f309 	mul.w	r3, sl, r9
    864a:	fa1f fc80 	uxth.w	ip, r0
    864e:	ea4c 4401 	orr.w	r4, ip, r1, lsl #16
    8652:	42a3      	cmp	r3, r4
    8654:	d908      	bls.n	8668 <__udivdi3+0x2dc>
    8656:	1964      	adds	r4, r4, r5
    8658:	f109 39ff 	add.w	r9, r9, #4294967295
    865c:	d204      	bcs.n	8668 <__udivdi3+0x2dc>
    865e:	42a3      	cmp	r3, r4
    8660:	bf84      	itt	hi
    8662:	f109 39ff 	addhi.w	r9, r9, #4294967295
    8666:	1964      	addhi	r4, r4, r5
    8668:	fa08 f806 	lsl.w	r8, r8, r6
    866c:	1ae4      	subs	r4, r4, r3
    866e:	ea49 460b 	orr.w	r6, r9, fp, lsl #16
    8672:	e706      	b.n	8482 <__udivdi3+0xf6>
    8674:	455b      	cmp	r3, fp
    8676:	bf84      	itt	hi
    8678:	f109 39ff 	addhi.w	r9, r9, #4294967295
    867c:	44bb      	addhi	fp, r7
    867e:	e76b      	b.n	8558 <__udivdi3+0x1cc>
    8680:	42a3      	cmp	r3, r4
    8682:	bf84      	itt	hi
    8684:	f10b 3bff 	addhi.w	fp, fp, #4294967295
    8688:	1964      	addhi	r4, r4, r5
    868a:	e7d1      	b.n	8630 <__udivdi3+0x2a4>
    868c:	0000      	lsls	r0, r0, #0
	...

00008690 <floor>:
    8690:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    8694:	f3c1 540a 	ubfx	r4, r1, #20, #11
    8698:	f5a4 747e 	sub.w	r4, r4, #1016	; 0x3f8
    869c:	4602      	mov	r2, r0
    869e:	3c07      	subs	r4, #7
    86a0:	460b      	mov	r3, r1
    86a2:	2c13      	cmp	r4, #19
    86a4:	4606      	mov	r6, r0
    86a6:	460f      	mov	r7, r1
    86a8:	460d      	mov	r5, r1
    86aa:	468a      	mov	sl, r1
    86ac:	4680      	mov	r8, r0
    86ae:	dc21      	bgt.n	86f4 <floor+0x64>
    86b0:	2c00      	cmp	r4, #0
    86b2:	db40      	blt.n	8736 <floor+0xa6>
    86b4:	f64f 7cff 	movw	ip, #65535	; 0xffff
    86b8:	f2c0 0c0f 	movt	ip, #15
    86bc:	fa4c f904 	asr.w	r9, ip, r4
    86c0:	ea09 0501 	and.w	r5, r9, r1
    86c4:	4305      	orrs	r5, r0
    86c6:	d011      	beq.n	86ec <floor+0x5c>
    86c8:	a339      	add	r3, pc, #228	; (adr r3, 87b0 <floor+0x120>)
    86ca:	e9d3 2300 	ldrd	r2, r3, [r3]
    86ce:	f7f9 fadf 	bl	1c90 <__adddf3>
    86d2:	2200      	movs	r2, #0
    86d4:	2300      	movs	r3, #0
    86d6:	f7f9 ff1d 	bl	2514 <__aeabi_dcmpgt>
    86da:	2800      	cmp	r0, #0
    86dc:	d03c      	beq.n	8758 <floor+0xc8>
    86de:	2f00      	cmp	r7, #0
    86e0:	db5d      	blt.n	879e <floor+0x10e>
    86e2:	ea2a 0a09 	bic.w	sl, sl, r9
    86e6:	2500      	movs	r5, #0
    86e8:	4653      	mov	r3, sl
    86ea:	462a      	mov	r2, r5
    86ec:	4610      	mov	r0, r2
    86ee:	4619      	mov	r1, r3
    86f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    86f4:	2c33      	cmp	r4, #51	; 0x33
    86f6:	dd07      	ble.n	8708 <floor+0x78>
    86f8:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
    86fc:	d1f6      	bne.n	86ec <floor+0x5c>
    86fe:	f7f9 fac7 	bl	1c90 <__adddf3>
    8702:	4602      	mov	r2, r0
    8704:	460b      	mov	r3, r1
    8706:	e7f1      	b.n	86ec <floor+0x5c>
    8708:	f04f 35ff 	mov.w	r5, #4294967295
    870c:	f1a4 0c14 	sub.w	ip, r4, #20
    8710:	fa25 f50c 	lsr.w	r5, r5, ip
    8714:	4205      	tst	r5, r0
    8716:	d0e9      	beq.n	86ec <floor+0x5c>
    8718:	a325      	add	r3, pc, #148	; (adr r3, 87b0 <floor+0x120>)
    871a:	e9d3 2300 	ldrd	r2, r3, [r3]
    871e:	f7f9 fab7 	bl	1c90 <__adddf3>
    8722:	2200      	movs	r2, #0
    8724:	2300      	movs	r3, #0
    8726:	f7f9 fef5 	bl	2514 <__aeabi_dcmpgt>
    872a:	b1a8      	cbz	r0, 8758 <floor+0xc8>
    872c:	2f00      	cmp	r7, #0
    872e:	db1b      	blt.n	8768 <floor+0xd8>
    8730:	ea26 0505 	bic.w	r5, r6, r5
    8734:	e00a      	b.n	874c <floor+0xbc>
    8736:	a31e      	add	r3, pc, #120	; (adr r3, 87b0 <floor+0x120>)
    8738:	e9d3 2300 	ldrd	r2, r3, [r3]
    873c:	f7f9 faa8 	bl	1c90 <__adddf3>
    8740:	2200      	movs	r2, #0
    8742:	2300      	movs	r3, #0
    8744:	f7f9 fee6 	bl	2514 <__aeabi_dcmpgt>
    8748:	b948      	cbnz	r0, 875e <floor+0xce>
    874a:	4635      	mov	r5, r6
    874c:	4653      	mov	r3, sl
    874e:	462a      	mov	r2, r5
    8750:	4610      	mov	r0, r2
    8752:	4619      	mov	r1, r3
    8754:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    8758:	4635      	mov	r5, r6
    875a:	46ba      	mov	sl, r7
    875c:	e7f6      	b.n	874c <floor+0xbc>
    875e:	2f00      	cmp	r7, #0
    8760:	db10      	blt.n	8784 <floor+0xf4>
    8762:	2500      	movs	r5, #0
    8764:	46aa      	mov	sl, r5
    8766:	e7f1      	b.n	874c <floor+0xbc>
    8768:	2c14      	cmp	r4, #20
    876a:	d006      	beq.n	877a <floor+0xea>
    876c:	2601      	movs	r6, #1
    876e:	f1c4 0434 	rsb	r4, r4, #52	; 0x34
    8772:	40a6      	lsls	r6, r4
    8774:	eb16 0608 	adds.w	r6, r6, r8
    8778:	d3da      	bcc.n	8730 <floor+0xa0>
    877a:	f10a 0a01 	add.w	sl, sl, #1
    877e:	ea26 0505 	bic.w	r5, r6, r5
    8782:	e7e3      	b.n	874c <floor+0xbc>
    8784:	f027 4500 	bic.w	r5, r7, #2147483648	; 0x80000000
    8788:	f240 0a00 	movw	sl, #0
    878c:	4335      	orrs	r5, r6
    878e:	f6cb 7af0 	movt	sl, #49136	; 0xbff0
    8792:	2d00      	cmp	r5, #0
    8794:	bf08      	it	eq
    8796:	46ba      	moveq	sl, r7
    8798:	bf18      	it	ne
    879a:	2500      	movne	r5, #0
    879c:	e7d6      	b.n	874c <floor+0xbc>
    879e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
    87a2:	fa53 f404 	asrs.w	r4, r3, r4
    87a6:	eb07 0a04 	add.w	sl, r7, r4
    87aa:	e79a      	b.n	86e2 <floor+0x52>
    87ac:	f3af 8000 	nop.w
    87b0:	8800759c 	.word	0x8800759c
    87b4:	7e37e43c 	.word	0x7e37e43c
    87b8:	625f7874 	.word	0x625f7874
    87bc:	20666675 	.word	0x20666675
    87c0:	203d2030 	.word	0x203d2030
    87c4:	0a0d6425 	.word	0x0a0d6425
    87c8:	00000000 	.word	0x00000000
    87cc:	625f7874 	.word	0x625f7874
    87d0:	20666675 	.word	0x20666675
    87d4:	203d2031 	.word	0x203d2031
    87d8:	0a0d6425 	.word	0x0a0d6425
    87dc:	00000000 	.word	0x00000000
    87e0:	625f7874 	.word	0x625f7874
    87e4:	20666675 	.word	0x20666675
    87e8:	203d2032 	.word	0x203d2032
    87ec:	0a0d6425 	.word	0x0a0d6425
    87f0:	00000000 	.word	0x00000000
    87f4:	625f7874 	.word	0x625f7874
    87f8:	20666675 	.word	0x20666675
    87fc:	203d2033 	.word	0x203d2033
    8800:	0a0d6425 	.word	0x0a0d6425
    8804:	00000000 	.word	0x00000000
    8808:	625f7874 	.word	0x625f7874
    880c:	20666675 	.word	0x20666675
    8810:	203d2034 	.word	0x203d2034
    8814:	0a0d6425 	.word	0x0a0d6425
    8818:	00000000 	.word	0x00000000
    881c:	625f7874 	.word	0x625f7874
    8820:	20666675 	.word	0x20666675
    8824:	203d2035 	.word	0x203d2035
    8828:	0a0d6425 	.word	0x0a0d6425
    882c:	00000000 	.word	0x00000000
    8830:	625f7874 	.word	0x625f7874
    8834:	20666675 	.word	0x20666675
    8838:	203d2036 	.word	0x203d2036
    883c:	0a0d6425 	.word	0x0a0d6425
    8840:	00000000 	.word	0x00000000
    8844:	625f7874 	.word	0x625f7874
    8848:	20666675 	.word	0x20666675
    884c:	203d2037 	.word	0x203d2037
    8850:	0a0d6425 	.word	0x0a0d6425
    8854:	00000a0a 	.word	0x00000a0a
    8858:	70616548 	.word	0x70616548
    885c:	646e6120 	.word	0x646e6120
    8860:	61747320 	.word	0x61747320
    8864:	63206b63 	.word	0x63206b63
    8868:	696c6c6f 	.word	0x696c6c6f
    886c:	6e6f6973 	.word	0x6e6f6973
    8870:	0000000a 	.word	0x0000000a

00008874 <C.16.2565>:
    8874:	00000001 00000002 00000004 00000001     ................

00008884 <_global_impure_ptr>:
    8884:	20000028 00000043                       (.. C...

0000888c <blanks.3577>:
    888c:	20202020 20202020 20202020 20202020                     

0000889c <zeroes.3578>:
    889c:	30303030 30303030 30303030 30303030     0000000000000000
    88ac:	33323130 37363534 42413938 46454443     0123456789ABCDEF
    88bc:	00000000 00464e49 00666e69 004e414e     ....INF.inf.NAN.
    88cc:	006e616e 33323130 37363534 62613938     nan.0123456789ab
    88dc:	66656463 00000000 6c756e28 0000296c     cdef....(null)..
    88ec:	00000030 69666e49 7974696e 00000000     0...Infinity....
    88fc:	004e614e                                NaN.

00008900 <__sf_fake_stdin>:
	...

00008920 <__sf_fake_stdout>:
	...

00008940 <__sf_fake_stderr>:
	...

00008960 <charset>:
    8960:	00008998                                ....

00008964 <lconv>:
    8964:	00008994 000088bc 000088bc 000088bc     ................
    8974:	000088bc 000088bc 000088bc 000088bc     ................
    8984:	000088bc 000088bc ffffffff ffffffff     ................
    8994:	0000002e 2d4f5349 39353838 0000312d     ....ISO-8859-1..
    89a4:	00000000                                ....

000089a8 <__mprec_tens>:
    89a8:	00000000 3ff00000 00000000 40240000     .......?......$@
    89b8:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
    89c8:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
    89d8:	00000000 412e8480 00000000 416312d0     .......A......cA
    89e8:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
    89f8:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
    8a08:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
    8a18:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
    8a28:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
    8a38:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
    8a48:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
    8a58:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
    8a68:	79d99db4 44ea7843                       ...yCx.D

00008a70 <p05.2463>:
    8a70:	00000005 00000019 0000007d 00000000     ........}.......

00008a80 <__mprec_bigtens>:
    8a80:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
    8a90:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
    8aa0:	7f73bf3c 75154fdd                       <.s..O.u

00008aa8 <__mprec_tinytens>:
    8aa8:	97d889bc 3c9cd2b2 d5a8a733 3949f623     .......<3...#.I9
    8ab8:	44f4a73d 32a50ffd cf8c979d 255bba08     =..D...2......[%
    8ac8:	64ac6f43 0ac80628                       Co.d(...

00008ad0 <_init>:
    8ad0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    8ad2:	bf00      	nop
    8ad4:	bcf8      	pop	{r3, r4, r5, r6, r7}
    8ad6:	bc08      	pop	{r3}
    8ad8:	469e      	mov	lr, r3
    8ada:	4770      	bx	lr

00008adc <_fini>:
    8adc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    8ade:	bf00      	nop
    8ae0:	bcf8      	pop	{r3, r4, r5, r6, r7}
    8ae2:	bc08      	pop	{r3}
    8ae4:	469e      	mov	lr, r3
    8ae6:	4770      	bx	lr

00008ae8 <__frame_dummy_init_array_entry>:
    8ae8:	0485 0000                                   ....

00008aec <__do_global_dtors_aux_fini_array_entry>:
    8aec:	0471 0000                                   q...
