[{"name": "\u674e\u5b97\u6f14", "email": "tylee@ntut.edu.tw", "latestUpdate": "2007-11-15 14:32:14", "objective": "(1)\u7c21\u4ecb\r\n(2)FPGA\u7cfb\u7d71\r\n(3)FPGA\u7d50\u69cb\r\n(4)\u7d44\u5408\u908f\u8f2f\u8a2d\u8a08\r\n(5)\u9806\u5e8f\u6a5f\u8a2d\u8a08\r\n(6)FPGA\u96db\u5f62\u7cfb\u7d71\u8a2d\u8a08\r\n(7)FPGA\u96db\u5f62\u7cfb\u7d71\u9a57\u8b49\r\n(8)\u5927\u578b\u7cfb\u7d71\u8a2d\u8a08", "schedule": "\u7b2c\u4e00\u9031\u3001\r\n1. Chapter 1:  Introduction\r\n\u7b2c\u4e8c\u9031\u3001\r\n1. Chapter 2: FPGA Fundamental\r\n2. Lab 0: Design Flow\r\n\u7b2c\u4e09\u9031\u3001\r\n1. Chapter 3: Optimizing the Development Cycle and Design Environments\r\n2. Chapter 4: System Engineering\r\n3. Lab 1:Digital Circuits Design By Xilinx ISE\r\n\u7b2c\u56db\u9031\u3001\r\n1. Chapter 5: FPGA Device-Level Design Decisions\r\n2. Lab 2:  Module-Based Digital Circuit Design and Verification\r\n\u7b2c\u4e94\u9031\u3001\r\n1. Chapter 6 Board-level Design Decisions and Allocation\r\n2. Chapter 7 Design Implementation (Part I)\r\n3. Chapter 7 Design Implementation (Part II)\r\n4. Lab 3: Tutorial using StateCAD\r\n\u7b2c\u516d\u9031\u3001\r\n1. Chapter 8 Design Simulation\r\n2. Computer Exercise\r\n\u7b2c\u4e03\u9031\u3001\r\n1. Chapter 9 Design Constraints and Optimization\r\n2. Hardware Description Language:Verilog\r\n3. Lab 4--Tutorial using HDL Based Design\r\n\u7b2c\u516b\u9031\u3001\r\n1. Chapter 10 Configuration\r\n2. Chapter 11 Board-Level Testing\r\n3. Computer Exercise\r\n\u7b2c\u4e5d\u9031\u3001\r\n1. \u671f\u4e2d\u8003\r\n\u7b2c\u5341\u9031\u3001\r\n1. Chapter 12: Advance Topic Introduction\r\n2. Chapter 13: Core and Intellectual Property\r\n3. Lab 5: Tutorial using Verilog--4-bit counter\r\n\u7b2c\u5341\u4e00\u9031\u3001\r\n1. Chapter 14 Embedded Processing Cores\r\n2. Lab 6: D2E Design platform introduction\r\n\u7b2c\u5341\u4e8c\u9031\u3001\r\n1. Chapter 15 Digital Signal Processing\r\n2. Lab 7: Design and Implementation\r\n\u7b2c\u5341\u4e09\u9031\u3001\r\n1. Chapter 16 Advanced Interconnection\r\n2. Project: System Design (I)\r\n\u7b2c\u5341\u56db\u9031\u3001\r\n1. Chapter 17 Bringing it All Together\r\n2. Project: System Design (I)\r\n\u7b2c\u5341\u4e94\u9031\u3001\r\n1. Project: System Design (II)\r\n\u7b2c\u5341\u516d\u9031\u3001\r\n1. Project: System Design (II)\r\n\u7b2c\u5341\u4e03\u9031\u3001\r\n1. Project Presentation\r\n\u7b2c\u5341\u516b\u9031\u3001\r\n1. \u671f\u672b\u8003\r\n", "scorePolicy": "96\u5e7411\u670812\u65e5\u671f\u4e2d\u8003\r\n97\u5e741\u670814\u65e5\u671f\u672b\u8003\r\n\u671f\u4e2d\u800330%\r\n\u671f\u672b\u800330%\r\n\u5e73\u6642\u6210\u7e3e40%\r\n", "materials": "Text Book:\r\n1. Rapid System Prototyping with FPGAs by R.C.Cofer and Ben Harding, Newnes, 2006.\r\n2. FPGA/CPLD \u6578\u4f4d\u6676\u7247\u8a2d\u8a08\u5165\u9580--\u4f7f\u7528Xilinx ISE\u767c\u5c55\u7cfb\u7d71\uff0c\u912d\u7fa4\u661f\uff0c\u5168\u83ef\u79d1\u6280\u5716\u66f8\uff0c2005\u3002\r\nReference book or papers\r\n1. Wayne Wolf, FPGA-Based System Design, Prentice Hall, 2004.\r\n2. hppt://www.xilinx.com/support/support.htm\r\n3. FPGA-based System prototyping related papers", "foreignLanguageTextbooks": false}]