GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\HYPERRAM\data\HPRAM_TOP.v'
Analyzing included file 'hpram_define.v'("C:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\HYPERRAM\data\HPRAM_TOP.v":2)
Back to file 'C:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\HYPERRAM\data\HPRAM_TOP.v'("C:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\HYPERRAM\data\HPRAM_TOP.v":2)
Analyzing included file 'C:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\HYPERRAM\data\hpram_local_define.v'("C:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\HYPERRAM\data\HPRAM_TOP.v":3)
Back to file 'C:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\HYPERRAM\data\HPRAM_TOP.v'("C:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\HYPERRAM\data\HPRAM_TOP.v":3)
Analyzing included file 'hpram_param.v'("C:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\HYPERRAM\data\HPRAM_TOP.v":31)
Back to file 'C:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\HYPERRAM\data\HPRAM_TOP.v'("C:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\HYPERRAM\data\HPRAM_TOP.v":31)
Analyzing included file 'C:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\HYPERRAM\data\hpram_local_param.v'("C:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\HYPERRAM\data\HPRAM_TOP.v":32)
Back to file 'C:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\HYPERRAM\data\HPRAM_TOP.v'("C:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\HYPERRAM\data\HPRAM_TOP.v":32)
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\HYPERRAM\data\hpram_code_5A.v'
Analyzing included file 'C:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\HYPERRAM\data\hpram_local_define.v'("C:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\HYPERRAM\data\hpram_code_5A.v":1359)
Back to file 'C:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\HYPERRAM\data\hpram_code_5A.v'("C:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\HYPERRAM\data\hpram_code_5A.v":1359)
Analyzing included file 'hpram_define.v'("C:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\HYPERRAM\data\hpram_code_5A.v":1359)
Back to file 'C:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\HYPERRAM\data\hpram_code_5A.v'("C:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\HYPERRAM\data\hpram_code_5A.v":1359)
Analyzing included file 'hpram_param.v'("C:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\HYPERRAM\data\hpram_code_5A.v":1359)
Back to file 'C:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\HYPERRAM\data\hpram_code_5A.v'("C:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\HYPERRAM\data\hpram_code_5A.v":1359)
Analyzing included file 'C:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\HYPERRAM\data\hpram_local_param.v'("C:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\HYPERRAM\data\hpram_code_5A.v":1359)
Back to file 'C:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\HYPERRAM\data\hpram_code_5A.v'("C:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\HYPERRAM\data\hpram_code_5A.v":1359)
Analyzing included file 'hpram_param.v'("C:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\HYPERRAM\data\hpram_code_5A.v":1359)
Back to file 'C:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\HYPERRAM\data\hpram_code_5A.v'("C:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\HYPERRAM\data\hpram_code_5A.v":1359)
Analyzing included file 'C:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\HYPERRAM\data\hpram_local_param.v'("C:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\HYPERRAM\data\hpram_code_5A.v":1359)
Back to file 'C:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\HYPERRAM\data\hpram_code_5A.v'("C:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\HYPERRAM\data\hpram_code_5A.v":1359)
Analyzing included file 'hpram_param.v'("C:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\HYPERRAM\data\hpram_code_5A.v":1359)
Back to file 'C:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\HYPERRAM\data\hpram_code_5A.v'("C:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\HYPERRAM\data\hpram_code_5A.v":1359)
Analyzing included file 'hpram_param.v'("C:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\HYPERRAM\data\hpram_code_5A.v":1359)
Back to file 'C:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\HYPERRAM\data\hpram_code_5A.v'("C:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\HYPERRAM\data\hpram_code_5A.v":1359)
Analyzing included file 'C:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\HYPERRAM\data\hpram_local_param.v'("C:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\HYPERRAM\data\hpram_code_5A.v":1359)
Back to file 'C:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\HYPERRAM\data\hpram_code_5A.v'("C:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\HYPERRAM\data\hpram_code_5A.v":1359)
Undeclared symbol 'clk_x2p', assumed default net type 'wire'("C:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\HYPERRAM\data\hpram_code_5A.v":1359)
Undeclared symbol 'dll_lock', assumed default net type 'wire'("C:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\HYPERRAM\data\hpram_code_5A.v":1359)
Undeclared symbol 'pause', assumed default net type 'wire'("C:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\HYPERRAM\data\hpram_code_5A.v":1359)
Undeclared symbol 'stop', assumed default net type 'wire'("C:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\HYPERRAM\data\hpram_code_5A.v":1359)
Undeclared symbol 'uddcntln', assumed default net type 'wire'("C:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\HYPERRAM\data\hpram_code_5A.v":1359)
Undeclared symbol 'dll_rsti', assumed default net type 'wire'("C:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\HYPERRAM\data\hpram_code_5A.v":1359)
Analyzing included file 'hpram_param.v'("C:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\HYPERRAM\data\hpram_code_5A.v":1359)
Back to file 'C:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\HYPERRAM\data\hpram_code_5A.v'("C:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\HYPERRAM\data\hpram_code_5A.v":1359)
Analyzing included file 'C:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\HYPERRAM\data\hpram_local_param.v'("C:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\HYPERRAM\data\hpram_code_5A.v":1359)
Back to file 'C:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\HYPERRAM\data\hpram_code_5A.v'("C:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\HYPERRAM\data\hpram_code_5A.v":1359)
Compiling module 'HyperRAM_Memory_Interface_Top'("C:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\HYPERRAM\data\HPRAM_TOP.v":5)
WARN  (EX3073) : Port '**' remains unconnected for this instance("C:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\HYPERRAM\data\hpram_code_5A.v":1359)
Compiling module '**'("C:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\HYPERRAM\data\hpram_code_5A.v":1359)
Extracting RAM for identifier '**'("C:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\HYPERRAM\data\hpram_code_5A.v":1359)
WARN  (EX3791) : Expression size ** truncated to fit in target size **("C:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\HYPERRAM\data\hpram_code_5A.v":1359)
WARN  (EX2565) : Input '**' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("C:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\HYPERRAM\data\hpram_code_5A.v":1359)
NOTE  (EX0101) : Current top module is "HyperRAM_Memory_Interface_Top"
WARN  (EX0211) : The output port "recalib" of module "~hpram_lane.HyperRAM_Memory_Interface_Top" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\HYPERRAM\data\hpram_code_5A.v":1359)
WARN  (EX0211) : The output port "Cs_n" of module "~hpram_init.HyperRAM_Memory_Interface_Top" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\HYPERRAM\data\hpram_code_5A.v":1359)
WARN  (NL0001) : Sweep user defined dangling instance "u_hpram_top/u_hpram_wd/rwds_iodelay_gen[0].iodelay_rwds"("C:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\HYPERRAM\data\hpram_code_5A.v":1359)
[5%] Running netlist conversion ...
Running device independent optimization ...
WARN  (DI0002) : Asynchronous register "cs_memsync[1]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\HYPERRAM\data\hpram_code_5A.v":1359)
WARN  (DI0002) : Asynchronous register "ddr_rst_d1" initial values do not match with the Gowin library, simulation mismatch possible("C:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\HYPERRAM\data\hpram_code_5A.v":1359)
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "D:\FPGA\03-outsourced proj\05-panoramic_camera\panoramic_camera\cam2hdmi_alt\cam2dvi\src\hyperram_memory_interface\temp\HYPERRAM\hyperram_memory_interface.vg" completed
Generate template file "D:\FPGA\03-outsourced proj\05-panoramic_camera\panoramic_camera\cam2hdmi_alt\cam2dvi\src\hyperram_memory_interface\temp\HYPERRAM\hyperram_memory_interface_tmp.v" completed
[100%] Generate report file "D:\FPGA\03-outsourced proj\05-panoramic_camera\panoramic_camera\cam2hdmi_alt\cam2dvi\src\hyperram_memory_interface\temp\HYPERRAM\hyperram_memory_interface_syn.rpt.html" completed
GowinSynthesis finish
