<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="143" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <library
   expandedCategories="Library/Interface Protocols/RapidIO,Library/University Program/Generic IO,Library/Basic Functions/Bridges and Adaptors,Library/Interface Protocols/PCI Express/Example Design Components,Library/Interface Protocols/Ethernet,Library/University Program/Audio &amp; Video/Video,Library/Basic Functions/Simulation; Debug and Verification/Debug and Performance,Library/Interface Protocols/Ethernet/Reference Design Components,Library/Basic Functions/Simulation; Debug and Verification,Library/Interface Protocols/Transceiver PHY,Library/University Program/Clock,Library/Processors and Peripherals/Co-Processors/Nios II Custom Instructions,Library/Basic Functions/Configuration and Programming,Library/Processors and Peripherals/Peripherals,Project,Library/Interface Protocols/PCI Express,Library/Interface Protocols/PCI Express/QSYS Example Designs,Library/University Program/Audio &amp; Video,Library/University Program,Library/Basic Functions/Clocks; PLLs and Resets/PLL,Library/Interface Protocols/Audio &amp; Video,Library/Processors and Peripherals/Embedded Processors,Library/Basic Functions/Bridges and Adaptors/Memory Mapped,Library/Basic Functions,Library,Library/Basic Functions/Clocks; PLLs and Resets,Library/Processors and Peripherals/Co-Processors,Library/Processors and Peripherals,Library/Basic Functions/Bridges and Adaptors/Streaming,Library/Interface Protocols,Library/Basic Functions/Simulation; Debug and Verification/Simulation" />
 <window width="1717" height="977" x="70" y="27" />
</preferences>
