{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1553780554123 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1553780554123 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 28 13:42:33 2019 " "Processing started: Thu Mar 28 13:42:33 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1553780554123 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1553780554123 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Traffic_Light -c Traffic_Light " "Command: quartus_map --read_settings_files=on --write_settings_files=off Traffic_Light -c Traffic_Light" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1553780554123 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1553780555186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider_neg_reset.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_divider_neg_reset.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clock_Divider-Behavioral " "Found design unit 1: Clock_Divider-Behavioral" {  } { { "Clock_Divider_neg_reset.vhd" "" { Text "C:/Users/a/Documents/EG3205_Work/VHDL/Assignment_4/Traffic_Light_Board/Clock_Divider_neg_reset.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553780557061 ""} { "Info" "ISGN_ENTITY_NAME" "1 Clock_Divider " "Found entity 1: Clock_Divider" {  } { { "Clock_Divider_neg_reset.vhd" "" { Text "C:/Users/a/Documents/EG3205_Work/VHDL/Assignment_4/Traffic_Light_Board/Clock_Divider_neg_reset.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553780557061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553780557061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traffic_light.vhd 2 1 " "Found 2 design units, including 1 entities, in source file traffic_light.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Traffic_Light-behavioural " "Found design unit 1: Traffic_Light-behavioural" {  } { { "Traffic_Light.vhd" "" { Text "C:/Users/a/Documents/EG3205_Work/VHDL/Assignment_4/Traffic_Light_Board/Traffic_Light.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553780557061 ""} { "Info" "ISGN_ENTITY_NAME" "1 Traffic_Light " "Found entity 1: Traffic_Light" {  } { { "Traffic_Light.vhd" "" { Text "C:/Users/a/Documents/EG3205_Work/VHDL/Assignment_4/Traffic_Light_Board/Traffic_Light.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553780557061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553780557061 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Traffic_Light " "Elaborating entity \"Traffic_Light\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1553780557202 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "led_clock Traffic_Light.vhd(38) " "VHDL Signal Declaration warning at Traffic_Light.vhd(38): used explicit default value for signal \"led_clock\" because signal was never assigned a value" {  } { { "Traffic_Light.vhd" "" { Text "C:/Users/a/Documents/EG3205_Work/VHDL/Assignment_4/Traffic_Light_Board/Traffic_Light.vhd" 38 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1553780557218 "|Traffic_Light"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mod_value Traffic_Light.vhd(59) " "VHDL Process Statement warning at Traffic_Light.vhd(59): inferring latch(es) for signal or variable \"mod_value\", which holds its previous value in one or more paths through the process" {  } { { "Traffic_Light.vhd" "" { Text "C:/Users/a/Documents/EG3205_Work/VHDL/Assignment_4/Traffic_Light_Board/Traffic_Light.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1553780557218 "|Traffic_Light"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "r2_latch Traffic_Light.vhd(149) " "VHDL Process Statement warning at Traffic_Light.vhd(149): inferring latch(es) for signal or variable \"r2_latch\", which holds its previous value in one or more paths through the process" {  } { { "Traffic_Light.vhd" "" { Text "C:/Users/a/Documents/EG3205_Work/VHDL/Assignment_4/Traffic_Light_Board/Traffic_Light.vhd" 149 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1553780557218 "|Traffic_Light"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "r1_latch Traffic_Light.vhd(162) " "VHDL Process Statement warning at Traffic_Light.vhd(162): inferring latch(es) for signal or variable \"r1_latch\", which holds its previous value in one or more paths through the process" {  } { { "Traffic_Light.vhd" "" { Text "C:/Users/a/Documents/EG3205_Work/VHDL/Assignment_4/Traffic_Light_Board/Traffic_Light.vhd" 162 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1553780557218 "|Traffic_Light"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDG\[3\] Traffic_Light.vhd(10) " "Using initial value X (don't care) for net \"LEDG\[3\]\" at Traffic_Light.vhd(10)" {  } { { "Traffic_Light.vhd" "" { Text "C:/Users/a/Documents/EG3205_Work/VHDL/Assignment_4/Traffic_Light_Board/Traffic_Light.vhd" 10 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553780557218 "|Traffic_Light"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1_latch Traffic_Light.vhd(162) " "Inferred latch for \"r1_latch\" at Traffic_Light.vhd(162)" {  } { { "Traffic_Light.vhd" "" { Text "C:/Users/a/Documents/EG3205_Work/VHDL/Assignment_4/Traffic_Light_Board/Traffic_Light.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553780557218 "|Traffic_Light"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2_latch Traffic_Light.vhd(149) " "Inferred latch for \"r2_latch\" at Traffic_Light.vhd(149)" {  } { { "Traffic_Light.vhd" "" { Text "C:/Users/a/Documents/EG3205_Work/VHDL/Assignment_4/Traffic_Light_Board/Traffic_Light.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553780557218 "|Traffic_Light"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mod_value\[0\] Traffic_Light.vhd(59) " "Inferred latch for \"mod_value\[0\]\" at Traffic_Light.vhd(59)" {  } { { "Traffic_Light.vhd" "" { Text "C:/Users/a/Documents/EG3205_Work/VHDL/Assignment_4/Traffic_Light_Board/Traffic_Light.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553780557218 "|Traffic_Light"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mod_value\[1\] Traffic_Light.vhd(59) " "Inferred latch for \"mod_value\[1\]\" at Traffic_Light.vhd(59)" {  } { { "Traffic_Light.vhd" "" { Text "C:/Users/a/Documents/EG3205_Work/VHDL/Assignment_4/Traffic_Light_Board/Traffic_Light.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553780557218 "|Traffic_Light"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mod_value\[2\] Traffic_Light.vhd(59) " "Inferred latch for \"mod_value\[2\]\" at Traffic_Light.vhd(59)" {  } { { "Traffic_Light.vhd" "" { Text "C:/Users/a/Documents/EG3205_Work/VHDL/Assignment_4/Traffic_Light_Board/Traffic_Light.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553780557218 "|Traffic_Light"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mod_value\[3\] Traffic_Light.vhd(59) " "Inferred latch for \"mod_value\[3\]\" at Traffic_Light.vhd(59)" {  } { { "Traffic_Light.vhd" "" { Text "C:/Users/a/Documents/EG3205_Work/VHDL/Assignment_4/Traffic_Light_Board/Traffic_Light.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553780557218 "|Traffic_Light"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mod_value\[4\] Traffic_Light.vhd(59) " "Inferred latch for \"mod_value\[4\]\" at Traffic_Light.vhd(59)" {  } { { "Traffic_Light.vhd" "" { Text "C:/Users/a/Documents/EG3205_Work/VHDL/Assignment_4/Traffic_Light_Board/Traffic_Light.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553780557218 "|Traffic_Light"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_Divider Clock_Divider:cd " "Elaborating entity \"Clock_Divider\" for hierarchy \"Clock_Divider:cd\"" {  } { { "Traffic_Light.vhd" "cd" { Text "C:/Users/a/Documents/EG3205_Work/VHDL/Assignment_4/Traffic_Light_Board/Traffic_Light.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553780557218 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count\[4\] count\[4\]~_emulated count\[4\]~1 " "Register \"count\[4\]\" is converted into an equivalent circuit using register \"count\[4\]~_emulated\" and latch \"count\[4\]~1\"" {  } { { "Traffic_Light.vhd" "" { Text "C:/Users/a/Documents/EG3205_Work/VHDL/Assignment_4/Traffic_Light_Board/Traffic_Light.vhd" 68 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1553780558264 "|Traffic_Light|count[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count\[3\] count\[3\]~_emulated count\[3\]~5 " "Register \"count\[3\]\" is converted into an equivalent circuit using register \"count\[3\]~_emulated\" and latch \"count\[3\]~5\"" {  } { { "Traffic_Light.vhd" "" { Text "C:/Users/a/Documents/EG3205_Work/VHDL/Assignment_4/Traffic_Light_Board/Traffic_Light.vhd" 68 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1553780558264 "|Traffic_Light|count[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count\[2\] count\[2\]~_emulated count\[2\]~9 " "Register \"count\[2\]\" is converted into an equivalent circuit using register \"count\[2\]~_emulated\" and latch \"count\[2\]~9\"" {  } { { "Traffic_Light.vhd" "" { Text "C:/Users/a/Documents/EG3205_Work/VHDL/Assignment_4/Traffic_Light_Board/Traffic_Light.vhd" 68 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1553780558264 "|Traffic_Light|count[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count\[1\] count\[1\]~_emulated count\[1\]~13 " "Register \"count\[1\]\" is converted into an equivalent circuit using register \"count\[1\]~_emulated\" and latch \"count\[1\]~13\"" {  } { { "Traffic_Light.vhd" "" { Text "C:/Users/a/Documents/EG3205_Work/VHDL/Assignment_4/Traffic_Light_Board/Traffic_Light.vhd" 68 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1553780558264 "|Traffic_Light|count[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count\[0\] count\[0\]~_emulated count\[0\]~17 " "Register \"count\[0\]\" is converted into an equivalent circuit using register \"count\[0\]~_emulated\" and latch \"count\[0\]~17\"" {  } { { "Traffic_Light.vhd" "" { Text "C:/Users/a/Documents/EG3205_Work/VHDL/Assignment_4/Traffic_Light_Board/Traffic_Light.vhd" 68 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1553780558264 "|Traffic_Light|count[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1553780558264 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "Traffic_Light.vhd" "" { Text "C:/Users/a/Documents/EG3205_Work/VHDL/Assignment_4/Traffic_Light_Board/Traffic_Light.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1553780558327 "|Traffic_Light|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "Traffic_Light.vhd" "" { Text "C:/Users/a/Documents/EG3205_Work/VHDL/Assignment_4/Traffic_Light_Board/Traffic_Light.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1553780558327 "|Traffic_Light|LEDG[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1553780558327 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1553780558514 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1553780559139 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1553780559139 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "Traffic_Light.vhd" "" { Text "C:/Users/a/Documents/EG3205_Work/VHDL/Assignment_4/Traffic_Light_Board/Traffic_Light.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1553780559218 "|Traffic_Light|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "Traffic_Light.vhd" "" { Text "C:/Users/a/Documents/EG3205_Work/VHDL/Assignment_4/Traffic_Light_Board/Traffic_Light.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1553780559218 "|Traffic_Light|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "Traffic_Light.vhd" "" { Text "C:/Users/a/Documents/EG3205_Work/VHDL/Assignment_4/Traffic_Light_Board/Traffic_Light.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1553780559218 "|Traffic_Light|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "Traffic_Light.vhd" "" { Text "C:/Users/a/Documents/EG3205_Work/VHDL/Assignment_4/Traffic_Light_Board/Traffic_Light.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1553780559218 "|Traffic_Light|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "Traffic_Light.vhd" "" { Text "C:/Users/a/Documents/EG3205_Work/VHDL/Assignment_4/Traffic_Light_Board/Traffic_Light.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1553780559218 "|Traffic_Light|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "Traffic_Light.vhd" "" { Text "C:/Users/a/Documents/EG3205_Work/VHDL/Assignment_4/Traffic_Light_Board/Traffic_Light.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1553780559218 "|Traffic_Light|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "Traffic_Light.vhd" "" { Text "C:/Users/a/Documents/EG3205_Work/VHDL/Assignment_4/Traffic_Light_Board/Traffic_Light.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1553780559218 "|Traffic_Light|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "Traffic_Light.vhd" "" { Text "C:/Users/a/Documents/EG3205_Work/VHDL/Assignment_4/Traffic_Light_Board/Traffic_Light.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1553780559218 "|Traffic_Light|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "Traffic_Light.vhd" "" { Text "C:/Users/a/Documents/EG3205_Work/VHDL/Assignment_4/Traffic_Light_Board/Traffic_Light.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1553780559218 "|Traffic_Light|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1553780559218 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "123 " "Implemented 123 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1553780559218 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1553780559218 ""} { "Info" "ICUT_CUT_TM_LCELLS" "99 " "Implemented 99 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1553780559218 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1553780559218 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4671 " "Peak virtual memory: 4671 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1553780559249 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 28 13:42:39 2019 " "Processing ended: Thu Mar 28 13:42:39 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1553780559249 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1553780559249 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1553780559249 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1553780559249 ""}
