<div align="center">
    <img src="Images/meep-logo-symbol.png" width="200px" alt="<MEEP logo>"/>

<br/>
<h1 align="center">MEEP Aurora DMA
<br/>
<br/>

</div>
<div align="center">
<div align="left">
# Description

The MEEP platform enables FPGA-to-FPGA communication using Aurora Xilinx IP.

## Features

Compatible with the Alveo card U280.

## üõ†Ô∏è Usage

It is available a Makefile to generate an IP

    make generate_ip

It also have available to clean the project with:

    make clean

## - :woman: Authors

- Francelly Cano Ladino: francelly.canoladino@bsc.es

## üë∑ Partners

**Barcelona Supercomputing Center** - Centro Nacional de Supercomputaci√≥n (BSC-CNS) :globe_with_meridians:
[Website](https://www.bsc.es "Welcome")
<br/>**University of Zagreb**, Faculty of Electrical Engineering and Computing
:globe_with_meridians: [Website](https://www.fer.unizg.hr/en "Welcome")
<br/>**T√úBITAK BILGEM** Informatics and Information Security Research Center :globe_with_meridians: [Website](https://bilgem.tubitak.gov.tr/en "Welcome")

<div align="left">
<br/>
<br/>
<div align="center">
<h2 align="center">ü§ù Support</h2>
<p align="center">The MEEP project has received funding from the European High-Performance Computing Joint Undertaking (JU) under grant agreement No 946002. The JU receives support from the European Union‚Äôs Horizon 2020 research and innovation programme in Spain, Croatia, Turkey.</p>
