--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 26257 paths analyzed, 3027 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.028ns.
--------------------------------------------------------------------------------
Slack:                  10.972ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game_FSM/M_state_q_FSM_FFd48 (FF)
  Destination:          game_FSM/M_user_input_2_2_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.995ns (Levels of Logic = 3)
  Clock Path Skew:      0.002ns (0.772 - 0.770)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game_FSM/M_state_q_FSM_FFd48 to game_FSM/M_user_input_2_2_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y57.AQ      Tcko                  0.476   game_FSM/M_state_q_FSM_FFd48
                                                       game_FSM/M_state_q_FSM_FFd48
    SLICE_X10Y42.A5      net (fanout=8)        1.797   game_FSM/M_state_q_FSM_FFd48
    SLICE_X10Y42.A       Tilo                  0.235   game_FSM/N140
                                                       game_FSM/M_state_q_M_state_q<0>5_SW0
    SLICE_X15Y32.C3      net (fanout=2)        1.565   game_FSM/N148
    SLICE_X15Y32.C       Tilo                  0.259   game_FSM/M_user_input_2_1_q[3]
                                                       game_FSM/M_state_q__n4433_inv21
    SLICE_X11Y5.D1       net (fanout=48)       4.290   game_FSM/M_state_q__n4433_inv2
    SLICE_X11Y5.CLK      Tas                   0.373   game_FSM/M_user_input_2_2_q[3]
                                                       game_FSM/M_user_input_2_2_q_3_rstpot
                                                       game_FSM/M_user_input_2_2_q_3
    -------------------------------------------------  ---------------------------
    Total                                      8.995ns (1.343ns logic, 7.652ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack:                  10.989ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game_FSM/M_state_q_FSM_FFd48 (FF)
  Destination:          game_FSM/M_user_input_2_2_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.978ns (Levels of Logic = 3)
  Clock Path Skew:      0.002ns (0.772 - 0.770)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game_FSM/M_state_q_FSM_FFd48 to game_FSM/M_user_input_2_2_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y57.AQ      Tcko                  0.476   game_FSM/M_state_q_FSM_FFd48
                                                       game_FSM/M_state_q_FSM_FFd48
    SLICE_X10Y42.A5      net (fanout=8)        1.797   game_FSM/M_state_q_FSM_FFd48
    SLICE_X10Y42.A       Tilo                  0.235   game_FSM/N140
                                                       game_FSM/M_state_q_M_state_q<0>5_SW0
    SLICE_X15Y32.C3      net (fanout=2)        1.565   game_FSM/N148
    SLICE_X15Y32.C       Tilo                  0.259   game_FSM/M_user_input_2_1_q[3]
                                                       game_FSM/M_state_q__n4433_inv21
    SLICE_X11Y5.B4       net (fanout=48)       4.273   game_FSM/M_state_q__n4433_inv2
    SLICE_X11Y5.CLK      Tas                   0.373   game_FSM/M_user_input_2_2_q[3]
                                                       game_FSM/M_user_input_2_2_q_1_rstpot
                                                       game_FSM/M_user_input_2_2_q_1
    -------------------------------------------------  ---------------------------
    Total                                      8.978ns (1.343ns logic, 7.635ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack:                  10.993ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game_FSM/M_state_q_FSM_FFd48 (FF)
  Destination:          game_FSM/M_user_input_2_0_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.976ns (Levels of Logic = 3)
  Clock Path Skew:      0.004ns (0.774 - 0.770)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game_FSM/M_state_q_FSM_FFd48 to game_FSM/M_user_input_2_0_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y57.AQ      Tcko                  0.476   game_FSM/M_state_q_FSM_FFd48
                                                       game_FSM/M_state_q_FSM_FFd48
    SLICE_X10Y42.A5      net (fanout=8)        1.797   game_FSM/M_state_q_FSM_FFd48
    SLICE_X10Y42.A       Tilo                  0.235   game_FSM/N140
                                                       game_FSM/M_state_q_M_state_q<0>5_SW0
    SLICE_X15Y32.C3      net (fanout=2)        1.565   game_FSM/N148
    SLICE_X15Y32.C       Tilo                  0.259   game_FSM/M_user_input_2_1_q[3]
                                                       game_FSM/M_state_q__n4433_inv21
    SLICE_X11Y4.A2       net (fanout=48)       4.271   game_FSM/M_state_q__n4433_inv2
    SLICE_X11Y4.CLK      Tas                   0.373   game_FSM/M_user_input_2_0_q[3]
                                                       game_FSM/M_user_input_2_0_q_0_rstpot
                                                       game_FSM/M_user_input_2_0_q_0
    -------------------------------------------------  ---------------------------
    Total                                      8.976ns (1.343ns logic, 7.633ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack:                  11.004ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game_FSM/M_state_q_FSM_FFd48 (FF)
  Destination:          game_FSM/M_user_input_2_0_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.965ns (Levels of Logic = 3)
  Clock Path Skew:      0.004ns (0.774 - 0.770)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game_FSM/M_state_q_FSM_FFd48 to game_FSM/M_user_input_2_0_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y57.AQ      Tcko                  0.476   game_FSM/M_state_q_FSM_FFd48
                                                       game_FSM/M_state_q_FSM_FFd48
    SLICE_X10Y42.A5      net (fanout=8)        1.797   game_FSM/M_state_q_FSM_FFd48
    SLICE_X10Y42.A       Tilo                  0.235   game_FSM/N140
                                                       game_FSM/M_state_q_M_state_q<0>5_SW0
    SLICE_X15Y32.C3      net (fanout=2)        1.565   game_FSM/N148
    SLICE_X15Y32.C       Tilo                  0.259   game_FSM/M_user_input_2_1_q[3]
                                                       game_FSM/M_state_q__n4433_inv21
    SLICE_X11Y4.D1       net (fanout=48)       4.260   game_FSM/M_state_q__n4433_inv2
    SLICE_X11Y4.CLK      Tas                   0.373   game_FSM/M_user_input_2_0_q[3]
                                                       game_FSM/M_user_input_2_0_q_3_rstpot
                                                       game_FSM/M_user_input_2_0_q_3
    -------------------------------------------------  ---------------------------
    Total                                      8.965ns (1.343ns logic, 7.622ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack:                  11.022ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game_FSM/M_state_q_FSM_FFd48 (FF)
  Destination:          game_FSM/M_user_input_2_3_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.942ns (Levels of Logic = 3)
  Clock Path Skew:      -0.001ns (0.769 - 0.770)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game_FSM/M_state_q_FSM_FFd48 to game_FSM/M_user_input_2_3_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y57.AQ      Tcko                  0.476   game_FSM/M_state_q_FSM_FFd48
                                                       game_FSM/M_state_q_FSM_FFd48
    SLICE_X10Y42.A5      net (fanout=8)        1.797   game_FSM/M_state_q_FSM_FFd48
    SLICE_X10Y42.A       Tilo                  0.235   game_FSM/N140
                                                       game_FSM/M_state_q_M_state_q<0>5_SW0
    SLICE_X15Y32.C3      net (fanout=2)        1.565   game_FSM/N148
    SLICE_X15Y32.C       Tilo                  0.259   game_FSM/M_user_input_2_1_q[3]
                                                       game_FSM/M_state_q__n4433_inv21
    SLICE_X11Y6.B1       net (fanout=48)       4.237   game_FSM/M_state_q__n4433_inv2
    SLICE_X11Y6.CLK      Tas                   0.373   game_FSM/M_user_input_2_3_q[3]
                                                       game_FSM/M_user_input_2_3_q_1_rstpot
                                                       game_FSM/M_user_input_2_3_q_1
    -------------------------------------------------  ---------------------------
    Total                                      8.942ns (1.343ns logic, 7.599ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack:                  11.080ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game_FSM/M_state_q_FSM_FFd13 (FF)
  Destination:          game_FSM/M_user_input_2_2_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.939ns (Levels of Logic = 4)
  Clock Path Skew:      0.054ns (0.772 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game_FSM/M_state_q_FSM_FFd13 to game_FSM/M_user_input_2_2_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y45.AMUX    Tshcko                0.535   game_FSM/M_state_q_FSM_FFd18
                                                       game_FSM/M_state_q_FSM_FFd13
    SLICE_X14Y45.C1      net (fanout=12)       0.807   game_FSM/M_state_q_FSM_FFd13
    SLICE_X14Y45.C       Tilo                  0.235   game_FSM/M_state_q_FSM_FFd18
                                                       game_FSM/M_state_q_M_state_q<0>1_SW0
    SLICE_X14Y42.B4      net (fanout=2)        1.302   game_FSM/N94
    SLICE_X14Y42.B       Tilo                  0.235   game_FSM/M_state_q_M_state_q<0>1
                                                       game_FSM/M_state_q_M_state_q<0>1
    SLICE_X15Y32.C5      net (fanout=3)        0.903   game_FSM/M_state_q_M_state_q<0>1
    SLICE_X15Y32.C       Tilo                  0.259   game_FSM/M_user_input_2_1_q[3]
                                                       game_FSM/M_state_q__n4433_inv21
    SLICE_X11Y5.D1       net (fanout=48)       4.290   game_FSM/M_state_q__n4433_inv2
    SLICE_X11Y5.CLK      Tas                   0.373   game_FSM/M_user_input_2_2_q[3]
                                                       game_FSM/M_user_input_2_2_q_3_rstpot
                                                       game_FSM/M_user_input_2_2_q_3
    -------------------------------------------------  ---------------------------
    Total                                      8.939ns (1.637ns logic, 7.302ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack:                  11.097ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game_FSM/M_state_q_FSM_FFd13 (FF)
  Destination:          game_FSM/M_user_input_2_2_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.922ns (Levels of Logic = 4)
  Clock Path Skew:      0.054ns (0.772 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game_FSM/M_state_q_FSM_FFd13 to game_FSM/M_user_input_2_2_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y45.AMUX    Tshcko                0.535   game_FSM/M_state_q_FSM_FFd18
                                                       game_FSM/M_state_q_FSM_FFd13
    SLICE_X14Y45.C1      net (fanout=12)       0.807   game_FSM/M_state_q_FSM_FFd13
    SLICE_X14Y45.C       Tilo                  0.235   game_FSM/M_state_q_FSM_FFd18
                                                       game_FSM/M_state_q_M_state_q<0>1_SW0
    SLICE_X14Y42.B4      net (fanout=2)        1.302   game_FSM/N94
    SLICE_X14Y42.B       Tilo                  0.235   game_FSM/M_state_q_M_state_q<0>1
                                                       game_FSM/M_state_q_M_state_q<0>1
    SLICE_X15Y32.C5      net (fanout=3)        0.903   game_FSM/M_state_q_M_state_q<0>1
    SLICE_X15Y32.C       Tilo                  0.259   game_FSM/M_user_input_2_1_q[3]
                                                       game_FSM/M_state_q__n4433_inv21
    SLICE_X11Y5.B4       net (fanout=48)       4.273   game_FSM/M_state_q__n4433_inv2
    SLICE_X11Y5.CLK      Tas                   0.373   game_FSM/M_user_input_2_2_q[3]
                                                       game_FSM/M_user_input_2_2_q_1_rstpot
                                                       game_FSM/M_user_input_2_2_q_1
    -------------------------------------------------  ---------------------------
    Total                                      8.922ns (1.637ns logic, 7.285ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack:                  11.101ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game_FSM/M_state_q_FSM_FFd13 (FF)
  Destination:          game_FSM/M_user_input_2_0_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.920ns (Levels of Logic = 4)
  Clock Path Skew:      0.056ns (0.774 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game_FSM/M_state_q_FSM_FFd13 to game_FSM/M_user_input_2_0_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y45.AMUX    Tshcko                0.535   game_FSM/M_state_q_FSM_FFd18
                                                       game_FSM/M_state_q_FSM_FFd13
    SLICE_X14Y45.C1      net (fanout=12)       0.807   game_FSM/M_state_q_FSM_FFd13
    SLICE_X14Y45.C       Tilo                  0.235   game_FSM/M_state_q_FSM_FFd18
                                                       game_FSM/M_state_q_M_state_q<0>1_SW0
    SLICE_X14Y42.B4      net (fanout=2)        1.302   game_FSM/N94
    SLICE_X14Y42.B       Tilo                  0.235   game_FSM/M_state_q_M_state_q<0>1
                                                       game_FSM/M_state_q_M_state_q<0>1
    SLICE_X15Y32.C5      net (fanout=3)        0.903   game_FSM/M_state_q_M_state_q<0>1
    SLICE_X15Y32.C       Tilo                  0.259   game_FSM/M_user_input_2_1_q[3]
                                                       game_FSM/M_state_q__n4433_inv21
    SLICE_X11Y4.A2       net (fanout=48)       4.271   game_FSM/M_state_q__n4433_inv2
    SLICE_X11Y4.CLK      Tas                   0.373   game_FSM/M_user_input_2_0_q[3]
                                                       game_FSM/M_user_input_2_0_q_0_rstpot
                                                       game_FSM/M_user_input_2_0_q_0
    -------------------------------------------------  ---------------------------
    Total                                      8.920ns (1.637ns logic, 7.283ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack:                  11.112ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game_FSM/M_state_q_FSM_FFd13 (FF)
  Destination:          game_FSM/M_user_input_2_0_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.909ns (Levels of Logic = 4)
  Clock Path Skew:      0.056ns (0.774 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game_FSM/M_state_q_FSM_FFd13 to game_FSM/M_user_input_2_0_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y45.AMUX    Tshcko                0.535   game_FSM/M_state_q_FSM_FFd18
                                                       game_FSM/M_state_q_FSM_FFd13
    SLICE_X14Y45.C1      net (fanout=12)       0.807   game_FSM/M_state_q_FSM_FFd13
    SLICE_X14Y45.C       Tilo                  0.235   game_FSM/M_state_q_FSM_FFd18
                                                       game_FSM/M_state_q_M_state_q<0>1_SW0
    SLICE_X14Y42.B4      net (fanout=2)        1.302   game_FSM/N94
    SLICE_X14Y42.B       Tilo                  0.235   game_FSM/M_state_q_M_state_q<0>1
                                                       game_FSM/M_state_q_M_state_q<0>1
    SLICE_X15Y32.C5      net (fanout=3)        0.903   game_FSM/M_state_q_M_state_q<0>1
    SLICE_X15Y32.C       Tilo                  0.259   game_FSM/M_user_input_2_1_q[3]
                                                       game_FSM/M_state_q__n4433_inv21
    SLICE_X11Y4.D1       net (fanout=48)       4.260   game_FSM/M_state_q__n4433_inv2
    SLICE_X11Y4.CLK      Tas                   0.373   game_FSM/M_user_input_2_0_q[3]
                                                       game_FSM/M_user_input_2_0_q_3_rstpot
                                                       game_FSM/M_user_input_2_0_q_3
    -------------------------------------------------  ---------------------------
    Total                                      8.909ns (1.637ns logic, 7.272ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack:                  11.130ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game_FSM/M_state_q_FSM_FFd13 (FF)
  Destination:          game_FSM/M_user_input_2_3_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.886ns (Levels of Logic = 4)
  Clock Path Skew:      0.051ns (0.769 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game_FSM/M_state_q_FSM_FFd13 to game_FSM/M_user_input_2_3_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y45.AMUX    Tshcko                0.535   game_FSM/M_state_q_FSM_FFd18
                                                       game_FSM/M_state_q_FSM_FFd13
    SLICE_X14Y45.C1      net (fanout=12)       0.807   game_FSM/M_state_q_FSM_FFd13
    SLICE_X14Y45.C       Tilo                  0.235   game_FSM/M_state_q_FSM_FFd18
                                                       game_FSM/M_state_q_M_state_q<0>1_SW0
    SLICE_X14Y42.B4      net (fanout=2)        1.302   game_FSM/N94
    SLICE_X14Y42.B       Tilo                  0.235   game_FSM/M_state_q_M_state_q<0>1
                                                       game_FSM/M_state_q_M_state_q<0>1
    SLICE_X15Y32.C5      net (fanout=3)        0.903   game_FSM/M_state_q_M_state_q<0>1
    SLICE_X15Y32.C       Tilo                  0.259   game_FSM/M_user_input_2_1_q[3]
                                                       game_FSM/M_state_q__n4433_inv21
    SLICE_X11Y6.B1       net (fanout=48)       4.237   game_FSM/M_state_q__n4433_inv2
    SLICE_X11Y6.CLK      Tas                   0.373   game_FSM/M_user_input_2_3_q[3]
                                                       game_FSM/M_user_input_2_3_q_1_rstpot
                                                       game_FSM/M_user_input_2_3_q_1
    -------------------------------------------------  ---------------------------
    Total                                      8.886ns (1.637ns logic, 7.249ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack:                  11.167ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game_FSM/M_state_q_FSM_FFd6 (FF)
  Destination:          game_FSM/M_user_input_2_2_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.852ns (Levels of Logic = 4)
  Clock Path Skew:      0.054ns (0.772 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game_FSM/M_state_q_FSM_FFd6 to game_FSM/M_user_input_2_2_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y45.CQ      Tcko                  0.525   game_FSM/M_state_q_FSM_FFd7
                                                       game_FSM/M_state_q_FSM_FFd6
    SLICE_X14Y45.C2      net (fanout=5)        0.730   game_FSM/M_state_q_FSM_FFd6
    SLICE_X14Y45.C       Tilo                  0.235   game_FSM/M_state_q_FSM_FFd18
                                                       game_FSM/M_state_q_M_state_q<0>1_SW0
    SLICE_X14Y42.B4      net (fanout=2)        1.302   game_FSM/N94
    SLICE_X14Y42.B       Tilo                  0.235   game_FSM/M_state_q_M_state_q<0>1
                                                       game_FSM/M_state_q_M_state_q<0>1
    SLICE_X15Y32.C5      net (fanout=3)        0.903   game_FSM/M_state_q_M_state_q<0>1
    SLICE_X15Y32.C       Tilo                  0.259   game_FSM/M_user_input_2_1_q[3]
                                                       game_FSM/M_state_q__n4433_inv21
    SLICE_X11Y5.D1       net (fanout=48)       4.290   game_FSM/M_state_q__n4433_inv2
    SLICE_X11Y5.CLK      Tas                   0.373   game_FSM/M_user_input_2_2_q[3]
                                                       game_FSM/M_user_input_2_2_q_3_rstpot
                                                       game_FSM/M_user_input_2_2_q_3
    -------------------------------------------------  ---------------------------
    Total                                      8.852ns (1.627ns logic, 7.225ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack:                  11.176ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game_FSM/M_state_q_FSM_FFd48 (FF)
  Destination:          game_FSM/M_user_input_2_3_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.788ns (Levels of Logic = 3)
  Clock Path Skew:      -0.001ns (0.769 - 0.770)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game_FSM/M_state_q_FSM_FFd48 to game_FSM/M_user_input_2_3_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y57.AQ      Tcko                  0.476   game_FSM/M_state_q_FSM_FFd48
                                                       game_FSM/M_state_q_FSM_FFd48
    SLICE_X10Y42.A5      net (fanout=8)        1.797   game_FSM/M_state_q_FSM_FFd48
    SLICE_X10Y42.A       Tilo                  0.235   game_FSM/N140
                                                       game_FSM/M_state_q_M_state_q<0>5_SW0
    SLICE_X15Y32.C3      net (fanout=2)        1.565   game_FSM/N148
    SLICE_X15Y32.C       Tilo                  0.259   game_FSM/M_user_input_2_1_q[3]
                                                       game_FSM/M_state_q__n4433_inv21
    SLICE_X11Y6.D1       net (fanout=48)       4.083   game_FSM/M_state_q__n4433_inv2
    SLICE_X11Y6.CLK      Tas                   0.373   game_FSM/M_user_input_2_3_q[3]
                                                       game_FSM/M_user_input_2_3_q_3_rstpot
                                                       game_FSM/M_user_input_2_3_q_3
    -------------------------------------------------  ---------------------------
    Total                                      8.788ns (1.343ns logic, 7.445ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack:                  11.183ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game_FSM/M_state_q_FSM_FFd48 (FF)
  Destination:          game_FSM/M_user_input_2_0_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.786ns (Levels of Logic = 3)
  Clock Path Skew:      0.004ns (0.774 - 0.770)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game_FSM/M_state_q_FSM_FFd48 to game_FSM/M_user_input_2_0_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y57.AQ      Tcko                  0.476   game_FSM/M_state_q_FSM_FFd48
                                                       game_FSM/M_state_q_FSM_FFd48
    SLICE_X10Y42.A5      net (fanout=8)        1.797   game_FSM/M_state_q_FSM_FFd48
    SLICE_X10Y42.A       Tilo                  0.235   game_FSM/N140
                                                       game_FSM/M_state_q_M_state_q<0>5_SW0
    SLICE_X15Y32.C3      net (fanout=2)        1.565   game_FSM/N148
    SLICE_X15Y32.C       Tilo                  0.259   game_FSM/M_user_input_2_1_q[3]
                                                       game_FSM/M_state_q__n4433_inv21
    SLICE_X11Y4.B4       net (fanout=48)       4.081   game_FSM/M_state_q__n4433_inv2
    SLICE_X11Y4.CLK      Tas                   0.373   game_FSM/M_user_input_2_0_q[3]
                                                       game_FSM/M_user_input_2_0_q_1_rstpot
                                                       game_FSM/M_user_input_2_0_q_1
    -------------------------------------------------  ---------------------------
    Total                                      8.786ns (1.343ns logic, 7.443ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack:                  11.184ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game_FSM/M_state_q_FSM_FFd6 (FF)
  Destination:          game_FSM/M_user_input_2_2_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.835ns (Levels of Logic = 4)
  Clock Path Skew:      0.054ns (0.772 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game_FSM/M_state_q_FSM_FFd6 to game_FSM/M_user_input_2_2_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y45.CQ      Tcko                  0.525   game_FSM/M_state_q_FSM_FFd7
                                                       game_FSM/M_state_q_FSM_FFd6
    SLICE_X14Y45.C2      net (fanout=5)        0.730   game_FSM/M_state_q_FSM_FFd6
    SLICE_X14Y45.C       Tilo                  0.235   game_FSM/M_state_q_FSM_FFd18
                                                       game_FSM/M_state_q_M_state_q<0>1_SW0
    SLICE_X14Y42.B4      net (fanout=2)        1.302   game_FSM/N94
    SLICE_X14Y42.B       Tilo                  0.235   game_FSM/M_state_q_M_state_q<0>1
                                                       game_FSM/M_state_q_M_state_q<0>1
    SLICE_X15Y32.C5      net (fanout=3)        0.903   game_FSM/M_state_q_M_state_q<0>1
    SLICE_X15Y32.C       Tilo                  0.259   game_FSM/M_user_input_2_1_q[3]
                                                       game_FSM/M_state_q__n4433_inv21
    SLICE_X11Y5.B4       net (fanout=48)       4.273   game_FSM/M_state_q__n4433_inv2
    SLICE_X11Y5.CLK      Tas                   0.373   game_FSM/M_user_input_2_2_q[3]
                                                       game_FSM/M_user_input_2_2_q_1_rstpot
                                                       game_FSM/M_user_input_2_2_q_1
    -------------------------------------------------  ---------------------------
    Total                                      8.835ns (1.627ns logic, 7.208ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack:                  11.185ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game_FSM/M_state_q_FSM_FFd48 (FF)
  Destination:          game_FSM/M_user_input_2_3_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.779ns (Levels of Logic = 3)
  Clock Path Skew:      -0.001ns (0.769 - 0.770)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game_FSM/M_state_q_FSM_FFd48 to game_FSM/M_user_input_2_3_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y57.AQ      Tcko                  0.476   game_FSM/M_state_q_FSM_FFd48
                                                       game_FSM/M_state_q_FSM_FFd48
    SLICE_X10Y42.A5      net (fanout=8)        1.797   game_FSM/M_state_q_FSM_FFd48
    SLICE_X10Y42.A       Tilo                  0.235   game_FSM/N140
                                                       game_FSM/M_state_q_M_state_q<0>5_SW0
    SLICE_X15Y32.C3      net (fanout=2)        1.565   game_FSM/N148
    SLICE_X15Y32.C       Tilo                  0.259   game_FSM/M_user_input_2_1_q[3]
                                                       game_FSM/M_state_q__n4433_inv21
    SLICE_X11Y6.C3       net (fanout=48)       4.074   game_FSM/M_state_q__n4433_inv2
    SLICE_X11Y6.CLK      Tas                   0.373   game_FSM/M_user_input_2_3_q[3]
                                                       game_FSM/M_user_input_2_3_q_2_rstpot
                                                       game_FSM/M_user_input_2_3_q_2
    -------------------------------------------------  ---------------------------
    Total                                      8.779ns (1.343ns logic, 7.436ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack:                  11.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game_FSM/M_state_q_FSM_FFd48 (FF)
  Destination:          game_FSM/M_user_input_2_2_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.780ns (Levels of Logic = 3)
  Clock Path Skew:      0.002ns (0.772 - 0.770)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game_FSM/M_state_q_FSM_FFd48 to game_FSM/M_user_input_2_2_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y57.AQ      Tcko                  0.476   game_FSM/M_state_q_FSM_FFd48
                                                       game_FSM/M_state_q_FSM_FFd48
    SLICE_X10Y42.A5      net (fanout=8)        1.797   game_FSM/M_state_q_FSM_FFd48
    SLICE_X10Y42.A       Tilo                  0.235   game_FSM/N140
                                                       game_FSM/M_state_q_M_state_q<0>5_SW0
    SLICE_X15Y32.C3      net (fanout=2)        1.565   game_FSM/N148
    SLICE_X15Y32.C       Tilo                  0.259   game_FSM/M_user_input_2_1_q[3]
                                                       game_FSM/M_state_q__n4433_inv21
    SLICE_X11Y5.A3       net (fanout=48)       4.075   game_FSM/M_state_q__n4433_inv2
    SLICE_X11Y5.CLK      Tas                   0.373   game_FSM/M_user_input_2_2_q[3]
                                                       game_FSM/M_user_input_2_2_q_0_rstpot
                                                       game_FSM/M_user_input_2_2_q_0
    -------------------------------------------------  ---------------------------
    Total                                      8.780ns (1.343ns logic, 7.437ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack:                  11.188ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game_FSM/M_state_q_FSM_FFd6 (FF)
  Destination:          game_FSM/M_user_input_2_0_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.833ns (Levels of Logic = 4)
  Clock Path Skew:      0.056ns (0.774 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game_FSM/M_state_q_FSM_FFd6 to game_FSM/M_user_input_2_0_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y45.CQ      Tcko                  0.525   game_FSM/M_state_q_FSM_FFd7
                                                       game_FSM/M_state_q_FSM_FFd6
    SLICE_X14Y45.C2      net (fanout=5)        0.730   game_FSM/M_state_q_FSM_FFd6
    SLICE_X14Y45.C       Tilo                  0.235   game_FSM/M_state_q_FSM_FFd18
                                                       game_FSM/M_state_q_M_state_q<0>1_SW0
    SLICE_X14Y42.B4      net (fanout=2)        1.302   game_FSM/N94
    SLICE_X14Y42.B       Tilo                  0.235   game_FSM/M_state_q_M_state_q<0>1
                                                       game_FSM/M_state_q_M_state_q<0>1
    SLICE_X15Y32.C5      net (fanout=3)        0.903   game_FSM/M_state_q_M_state_q<0>1
    SLICE_X15Y32.C       Tilo                  0.259   game_FSM/M_user_input_2_1_q[3]
                                                       game_FSM/M_state_q__n4433_inv21
    SLICE_X11Y4.A2       net (fanout=48)       4.271   game_FSM/M_state_q__n4433_inv2
    SLICE_X11Y4.CLK      Tas                   0.373   game_FSM/M_user_input_2_0_q[3]
                                                       game_FSM/M_user_input_2_0_q_0_rstpot
                                                       game_FSM/M_user_input_2_0_q_0
    -------------------------------------------------  ---------------------------
    Total                                      8.833ns (1.627ns logic, 7.206ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack:                  11.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game_FSM/M_state_q_FSM_FFd6 (FF)
  Destination:          game_FSM/M_user_input_2_0_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.822ns (Levels of Logic = 4)
  Clock Path Skew:      0.056ns (0.774 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game_FSM/M_state_q_FSM_FFd6 to game_FSM/M_user_input_2_0_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y45.CQ      Tcko                  0.525   game_FSM/M_state_q_FSM_FFd7
                                                       game_FSM/M_state_q_FSM_FFd6
    SLICE_X14Y45.C2      net (fanout=5)        0.730   game_FSM/M_state_q_FSM_FFd6
    SLICE_X14Y45.C       Tilo                  0.235   game_FSM/M_state_q_FSM_FFd18
                                                       game_FSM/M_state_q_M_state_q<0>1_SW0
    SLICE_X14Y42.B4      net (fanout=2)        1.302   game_FSM/N94
    SLICE_X14Y42.B       Tilo                  0.235   game_FSM/M_state_q_M_state_q<0>1
                                                       game_FSM/M_state_q_M_state_q<0>1
    SLICE_X15Y32.C5      net (fanout=3)        0.903   game_FSM/M_state_q_M_state_q<0>1
    SLICE_X15Y32.C       Tilo                  0.259   game_FSM/M_user_input_2_1_q[3]
                                                       game_FSM/M_state_q__n4433_inv21
    SLICE_X11Y4.D1       net (fanout=48)       4.260   game_FSM/M_state_q__n4433_inv2
    SLICE_X11Y4.CLK      Tas                   0.373   game_FSM/M_user_input_2_0_q[3]
                                                       game_FSM/M_user_input_2_0_q_3_rstpot
                                                       game_FSM/M_user_input_2_0_q_3
    -------------------------------------------------  ---------------------------
    Total                                      8.822ns (1.627ns logic, 7.195ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack:                  11.217ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game_FSM/M_state_q_FSM_FFd6 (FF)
  Destination:          game_FSM/M_user_input_2_3_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.799ns (Levels of Logic = 4)
  Clock Path Skew:      0.051ns (0.769 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game_FSM/M_state_q_FSM_FFd6 to game_FSM/M_user_input_2_3_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y45.CQ      Tcko                  0.525   game_FSM/M_state_q_FSM_FFd7
                                                       game_FSM/M_state_q_FSM_FFd6
    SLICE_X14Y45.C2      net (fanout=5)        0.730   game_FSM/M_state_q_FSM_FFd6
    SLICE_X14Y45.C       Tilo                  0.235   game_FSM/M_state_q_FSM_FFd18
                                                       game_FSM/M_state_q_M_state_q<0>1_SW0
    SLICE_X14Y42.B4      net (fanout=2)        1.302   game_FSM/N94
    SLICE_X14Y42.B       Tilo                  0.235   game_FSM/M_state_q_M_state_q<0>1
                                                       game_FSM/M_state_q_M_state_q<0>1
    SLICE_X15Y32.C5      net (fanout=3)        0.903   game_FSM/M_state_q_M_state_q<0>1
    SLICE_X15Y32.C       Tilo                  0.259   game_FSM/M_user_input_2_1_q[3]
                                                       game_FSM/M_state_q__n4433_inv21
    SLICE_X11Y6.B1       net (fanout=48)       4.237   game_FSM/M_state_q__n4433_inv2
    SLICE_X11Y6.CLK      Tas                   0.373   game_FSM/M_user_input_2_3_q[3]
                                                       game_FSM/M_user_input_2_3_q_1_rstpot
                                                       game_FSM/M_user_input_2_3_q_1
    -------------------------------------------------  ---------------------------
    Total                                      8.799ns (1.627ns logic, 7.172ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack:                  11.277ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game_FSM/M_state_q_FSM_FFd41 (FF)
  Destination:          game_FSM/M_bull_cow_2_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.719ns (Levels of Logic = 4)
  Clock Path Skew:      0.031ns (0.775 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game_FSM/M_state_q_FSM_FFd41 to game_FSM/M_bull_cow_2_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y44.CMUX    Tshcko                0.535   game_FSM/M_state_q_FSM_FFd42
                                                       game_FSM/M_state_q_FSM_FFd41
    SLICE_X12Y45.C5      net (fanout=8)        0.884   game_FSM/M_state_q_FSM_FFd41
    SLICE_X12Y45.C       Tilo                  0.255   game_FSM/M_state_q_FSM_FFd7
                                                       game_FSM/M_state_q_M_temp_ans_cow_d<12>1111
    SLICE_X13Y40.A2      net (fanout=9)        1.008   game_FSM/M_state_q_M_temp_ans_cow_d<12>111
    SLICE_X13Y40.A       Tilo                  0.259   M_game_FSM_led_out_4[2]
                                                       game_FSM/M_state_q_M_temp_ans_cow_d<12>1131
    SLICE_X14Y26.C1      net (fanout=4)        1.959   game_FSM/M_state_q_M_temp_ans_cow_d<12>113
    SLICE_X14Y26.C       Tilo                  0.235   game_FSM/M_bull_cow_3_q[4]
                                                       game_FSM/M_bull_cow_0_d<7>11
    SLICE_X15Y26.A4      net (fanout=3)        0.305   game_FSM/M_bull_cow_0_d<7>1
    SLICE_X15Y26.A       Tilo                  0.259   game_FSM/M_bull_cow_0_q[9]
                                                       game_FSM/M_bull_cow_0_d<5>1
    SLICE_X8Y11.AX       net (fanout=6)        2.935   game_FSM/M_bull_cow_0_d[5]
    SLICE_X8Y11.CLK      Tdick                 0.085   game_FSM/M_bull_cow_2_q[9]
                                                       game_FSM/M_bull_cow_2_q_5
    -------------------------------------------------  ---------------------------
    Total                                      8.719ns (1.628ns logic, 7.091ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack:                  11.283ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game_FSM/M_state_q_FSM_FFd6 (FF)
  Destination:          game_FSM/M_bull_cow_2_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.739ns (Levels of Logic = 4)
  Clock Path Skew:      0.057ns (0.775 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game_FSM/M_state_q_FSM_FFd6 to game_FSM/M_bull_cow_2_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y45.CQ      Tcko                  0.525   game_FSM/M_state_q_FSM_FFd7
                                                       game_FSM/M_state_q_FSM_FFd6
    SLICE_X12Y45.B3      net (fanout=5)        1.459   game_FSM/M_state_q_FSM_FFd6
    SLICE_X12Y45.B       Tilo                  0.254   game_FSM/M_state_q_FSM_FFd7
                                                       game_FSM/M_state_q__n3978<10>1121
    SLICE_X12Y45.A5      net (fanout=8)        0.263   game_FSM/M_state_q__n3978<10>112
    SLICE_X12Y45.A       Tilo                  0.254   game_FSM/M_state_q_FSM_FFd7
                                                       game_FSM/M_state_q_M_state_q<5>11
    SLICE_X14Y26.C2      net (fanout=3)        2.165   game_FSM/M_state_q_M_state_q<5>1
    SLICE_X14Y26.C       Tilo                  0.235   game_FSM/M_bull_cow_3_q[4]
                                                       game_FSM/M_bull_cow_0_d<7>11
    SLICE_X15Y26.A4      net (fanout=3)        0.305   game_FSM/M_bull_cow_0_d<7>1
    SLICE_X15Y26.A       Tilo                  0.259   game_FSM/M_bull_cow_0_q[9]
                                                       game_FSM/M_bull_cow_0_d<5>1
    SLICE_X8Y11.AX       net (fanout=6)        2.935   game_FSM/M_bull_cow_0_d[5]
    SLICE_X8Y11.CLK      Tdick                 0.085   game_FSM/M_bull_cow_2_q[9]
                                                       game_FSM/M_bull_cow_2_q_5
    -------------------------------------------------  ---------------------------
    Total                                      8.739ns (1.612ns logic, 7.127ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack:                  11.284ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game_FSM/M_state_q_FSM_FFd13 (FF)
  Destination:          game_FSM/M_user_input_2_3_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.732ns (Levels of Logic = 4)
  Clock Path Skew:      0.051ns (0.769 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game_FSM/M_state_q_FSM_FFd13 to game_FSM/M_user_input_2_3_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y45.AMUX    Tshcko                0.535   game_FSM/M_state_q_FSM_FFd18
                                                       game_FSM/M_state_q_FSM_FFd13
    SLICE_X14Y45.C1      net (fanout=12)       0.807   game_FSM/M_state_q_FSM_FFd13
    SLICE_X14Y45.C       Tilo                  0.235   game_FSM/M_state_q_FSM_FFd18
                                                       game_FSM/M_state_q_M_state_q<0>1_SW0
    SLICE_X14Y42.B4      net (fanout=2)        1.302   game_FSM/N94
    SLICE_X14Y42.B       Tilo                  0.235   game_FSM/M_state_q_M_state_q<0>1
                                                       game_FSM/M_state_q_M_state_q<0>1
    SLICE_X15Y32.C5      net (fanout=3)        0.903   game_FSM/M_state_q_M_state_q<0>1
    SLICE_X15Y32.C       Tilo                  0.259   game_FSM/M_user_input_2_1_q[3]
                                                       game_FSM/M_state_q__n4433_inv21
    SLICE_X11Y6.D1       net (fanout=48)       4.083   game_FSM/M_state_q__n4433_inv2
    SLICE_X11Y6.CLK      Tas                   0.373   game_FSM/M_user_input_2_3_q[3]
                                                       game_FSM/M_user_input_2_3_q_3_rstpot
                                                       game_FSM/M_user_input_2_3_q_3
    -------------------------------------------------  ---------------------------
    Total                                      8.732ns (1.637ns logic, 7.095ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack:                  11.291ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game_FSM/M_state_q_FSM_FFd13 (FF)
  Destination:          game_FSM/M_user_input_2_0_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.730ns (Levels of Logic = 4)
  Clock Path Skew:      0.056ns (0.774 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game_FSM/M_state_q_FSM_FFd13 to game_FSM/M_user_input_2_0_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y45.AMUX    Tshcko                0.535   game_FSM/M_state_q_FSM_FFd18
                                                       game_FSM/M_state_q_FSM_FFd13
    SLICE_X14Y45.C1      net (fanout=12)       0.807   game_FSM/M_state_q_FSM_FFd13
    SLICE_X14Y45.C       Tilo                  0.235   game_FSM/M_state_q_FSM_FFd18
                                                       game_FSM/M_state_q_M_state_q<0>1_SW0
    SLICE_X14Y42.B4      net (fanout=2)        1.302   game_FSM/N94
    SLICE_X14Y42.B       Tilo                  0.235   game_FSM/M_state_q_M_state_q<0>1
                                                       game_FSM/M_state_q_M_state_q<0>1
    SLICE_X15Y32.C5      net (fanout=3)        0.903   game_FSM/M_state_q_M_state_q<0>1
    SLICE_X15Y32.C       Tilo                  0.259   game_FSM/M_user_input_2_1_q[3]
                                                       game_FSM/M_state_q__n4433_inv21
    SLICE_X11Y4.B4       net (fanout=48)       4.081   game_FSM/M_state_q__n4433_inv2
    SLICE_X11Y4.CLK      Tas                   0.373   game_FSM/M_user_input_2_0_q[3]
                                                       game_FSM/M_user_input_2_0_q_1_rstpot
                                                       game_FSM/M_user_input_2_0_q_1
    -------------------------------------------------  ---------------------------
    Total                                      8.730ns (1.637ns logic, 7.093ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack:                  11.293ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game_FSM/M_state_q_FSM_FFd13 (FF)
  Destination:          game_FSM/M_user_input_2_3_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.723ns (Levels of Logic = 4)
  Clock Path Skew:      0.051ns (0.769 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game_FSM/M_state_q_FSM_FFd13 to game_FSM/M_user_input_2_3_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y45.AMUX    Tshcko                0.535   game_FSM/M_state_q_FSM_FFd18
                                                       game_FSM/M_state_q_FSM_FFd13
    SLICE_X14Y45.C1      net (fanout=12)       0.807   game_FSM/M_state_q_FSM_FFd13
    SLICE_X14Y45.C       Tilo                  0.235   game_FSM/M_state_q_FSM_FFd18
                                                       game_FSM/M_state_q_M_state_q<0>1_SW0
    SLICE_X14Y42.B4      net (fanout=2)        1.302   game_FSM/N94
    SLICE_X14Y42.B       Tilo                  0.235   game_FSM/M_state_q_M_state_q<0>1
                                                       game_FSM/M_state_q_M_state_q<0>1
    SLICE_X15Y32.C5      net (fanout=3)        0.903   game_FSM/M_state_q_M_state_q<0>1
    SLICE_X15Y32.C       Tilo                  0.259   game_FSM/M_user_input_2_1_q[3]
                                                       game_FSM/M_state_q__n4433_inv21
    SLICE_X11Y6.C3       net (fanout=48)       4.074   game_FSM/M_state_q__n4433_inv2
    SLICE_X11Y6.CLK      Tas                   0.373   game_FSM/M_user_input_2_3_q[3]
                                                       game_FSM/M_user_input_2_3_q_2_rstpot
                                                       game_FSM/M_user_input_2_3_q_2
    -------------------------------------------------  ---------------------------
    Total                                      8.723ns (1.637ns logic, 7.086ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack:                  11.295ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game_FSM/M_state_q_FSM_FFd13 (FF)
  Destination:          game_FSM/M_user_input_2_2_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.724ns (Levels of Logic = 4)
  Clock Path Skew:      0.054ns (0.772 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game_FSM/M_state_q_FSM_FFd13 to game_FSM/M_user_input_2_2_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y45.AMUX    Tshcko                0.535   game_FSM/M_state_q_FSM_FFd18
                                                       game_FSM/M_state_q_FSM_FFd13
    SLICE_X14Y45.C1      net (fanout=12)       0.807   game_FSM/M_state_q_FSM_FFd13
    SLICE_X14Y45.C       Tilo                  0.235   game_FSM/M_state_q_FSM_FFd18
                                                       game_FSM/M_state_q_M_state_q<0>1_SW0
    SLICE_X14Y42.B4      net (fanout=2)        1.302   game_FSM/N94
    SLICE_X14Y42.B       Tilo                  0.235   game_FSM/M_state_q_M_state_q<0>1
                                                       game_FSM/M_state_q_M_state_q<0>1
    SLICE_X15Y32.C5      net (fanout=3)        0.903   game_FSM/M_state_q_M_state_q<0>1
    SLICE_X15Y32.C       Tilo                  0.259   game_FSM/M_user_input_2_1_q[3]
                                                       game_FSM/M_state_q__n4433_inv21
    SLICE_X11Y5.A3       net (fanout=48)       4.075   game_FSM/M_state_q__n4433_inv2
    SLICE_X11Y5.CLK      Tas                   0.373   game_FSM/M_user_input_2_2_q[3]
                                                       game_FSM/M_user_input_2_2_q_0_rstpot
                                                       game_FSM/M_user_input_2_2_q_0
    -------------------------------------------------  ---------------------------
    Total                                      8.724ns (1.637ns logic, 7.087ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack:                  11.334ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game_FSM/M_state_q_FSM_FFd48 (FF)
  Destination:          game_FSM/M_user_input_2_0_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.635ns (Levels of Logic = 3)
  Clock Path Skew:      0.004ns (0.774 - 0.770)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game_FSM/M_state_q_FSM_FFd48 to game_FSM/M_user_input_2_0_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y57.AQ      Tcko                  0.476   game_FSM/M_state_q_FSM_FFd48
                                                       game_FSM/M_state_q_FSM_FFd48
    SLICE_X10Y42.A5      net (fanout=8)        1.797   game_FSM/M_state_q_FSM_FFd48
    SLICE_X10Y42.A       Tilo                  0.235   game_FSM/N140
                                                       game_FSM/M_state_q_M_state_q<0>5_SW0
    SLICE_X15Y32.C3      net (fanout=2)        1.565   game_FSM/N148
    SLICE_X15Y32.C       Tilo                  0.259   game_FSM/M_user_input_2_1_q[3]
                                                       game_FSM/M_state_q__n4433_inv21
    SLICE_X11Y4.C5       net (fanout=48)       3.930   game_FSM/M_state_q__n4433_inv2
    SLICE_X11Y4.CLK      Tas                   0.373   game_FSM/M_user_input_2_0_q[3]
                                                       game_FSM/M_user_input_2_0_q_2_rstpot
                                                       game_FSM/M_user_input_2_0_q_2
    -------------------------------------------------  ---------------------------
    Total                                      8.635ns (1.343ns logic, 7.292ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack:                  11.346ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game_FSM/M_state_q_FSM_FFd16 (FF)
  Destination:          game_FSM/M_user_input_2_2_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.673ns (Levels of Logic = 3)
  Clock Path Skew:      0.054ns (0.772 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game_FSM/M_state_q_FSM_FFd16 to game_FSM/M_user_input_2_2_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y45.AQ      Tcko                  0.476   game_FSM/M_state_q_FSM_FFd18
                                                       game_FSM/M_state_q_FSM_FFd16
    SLICE_X15Y40.D1      net (fanout=15)       1.358   game_FSM/M_state_q_FSM_FFd16
    SLICE_X15Y40.D       Tilo                  0.259   M_state_q_FSM_FFd3
                                                       game_FSM/M_state_q_M_state_q<0>2
    SLICE_X15Y32.C4      net (fanout=3)        1.658   game_FSM/M_state_q_M_state_q[0]
    SLICE_X15Y32.C       Tilo                  0.259   game_FSM/M_user_input_2_1_q[3]
                                                       game_FSM/M_state_q__n4433_inv21
    SLICE_X11Y5.D1       net (fanout=48)       4.290   game_FSM/M_state_q__n4433_inv2
    SLICE_X11Y5.CLK      Tas                   0.373   game_FSM/M_user_input_2_2_q[3]
                                                       game_FSM/M_user_input_2_2_q_3_rstpot
                                                       game_FSM/M_user_input_2_2_q_3
    -------------------------------------------------  ---------------------------
    Total                                      8.673ns (1.367ns logic, 7.306ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack:                  11.360ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game_FSM/M_state_q_FSM_FFd48 (FF)
  Destination:          game_FSM/M_user_input_2_2_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.607ns (Levels of Logic = 3)
  Clock Path Skew:      0.002ns (0.772 - 0.770)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game_FSM/M_state_q_FSM_FFd48 to game_FSM/M_user_input_2_2_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y57.AQ      Tcko                  0.476   game_FSM/M_state_q_FSM_FFd48
                                                       game_FSM/M_state_q_FSM_FFd48
    SLICE_X10Y42.A5      net (fanout=8)        1.797   game_FSM/M_state_q_FSM_FFd48
    SLICE_X10Y42.A       Tilo                  0.235   game_FSM/N140
                                                       game_FSM/M_state_q_M_state_q<0>5_SW0
    SLICE_X15Y32.C3      net (fanout=2)        1.565   game_FSM/N148
    SLICE_X15Y32.C       Tilo                  0.259   game_FSM/M_user_input_2_1_q[3]
                                                       game_FSM/M_state_q__n4433_inv21
    SLICE_X11Y5.C6       net (fanout=48)       3.902   game_FSM/M_state_q__n4433_inv2
    SLICE_X11Y5.CLK      Tas                   0.373   game_FSM/M_user_input_2_2_q[3]
                                                       game_FSM/M_user_input_2_2_q_2_rstpot
                                                       game_FSM/M_user_input_2_2_q_2
    -------------------------------------------------  ---------------------------
    Total                                      8.607ns (1.343ns logic, 7.264ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack:                  11.363ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game_FSM/M_state_q_FSM_FFd16 (FF)
  Destination:          game_FSM/M_user_input_2_2_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.656ns (Levels of Logic = 3)
  Clock Path Skew:      0.054ns (0.772 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game_FSM/M_state_q_FSM_FFd16 to game_FSM/M_user_input_2_2_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y45.AQ      Tcko                  0.476   game_FSM/M_state_q_FSM_FFd18
                                                       game_FSM/M_state_q_FSM_FFd16
    SLICE_X15Y40.D1      net (fanout=15)       1.358   game_FSM/M_state_q_FSM_FFd16
    SLICE_X15Y40.D       Tilo                  0.259   M_state_q_FSM_FFd3
                                                       game_FSM/M_state_q_M_state_q<0>2
    SLICE_X15Y32.C4      net (fanout=3)        1.658   game_FSM/M_state_q_M_state_q[0]
    SLICE_X15Y32.C       Tilo                  0.259   game_FSM/M_user_input_2_1_q[3]
                                                       game_FSM/M_state_q__n4433_inv21
    SLICE_X11Y5.B4       net (fanout=48)       4.273   game_FSM/M_state_q__n4433_inv2
    SLICE_X11Y5.CLK      Tas                   0.373   game_FSM/M_user_input_2_2_q[3]
                                                       game_FSM/M_user_input_2_2_q_1_rstpot
                                                       game_FSM/M_user_input_2_2_q_1
    -------------------------------------------------  ---------------------------
    Total                                      8.656ns (1.367ns logic, 7.289ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack:                  11.365ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game_FSM/M_state_q_FSM_FFd46 (FF)
  Destination:          game_FSM/M_user_input_3_1_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.543ns (Levels of Logic = 4)
  Clock Path Skew:      -0.057ns (0.752 - 0.809)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game_FSM/M_state_q_FSM_FFd46 to game_FSM/M_user_input_3_1_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y49.AQ      Tcko                  0.476   game_FSM/M_state_q_FSM_FFd47
                                                       game_FSM/M_state_q_FSM_FFd46
    SLICE_X13Y41.C3      net (fanout=8)        1.533   game_FSM/M_state_q_FSM_FFd46
    SLICE_X13Y41.C       Tilo                  0.259   game_FSM/M_state_q_M_temp_ans_cow_d<12>112
                                                       game_FSM/M_state_q_M_temp_ans_cow_d<12>112_SW0
    SLICE_X13Y41.D3      net (fanout=1)        0.596   game_FSM/N90
    SLICE_X13Y41.D       Tilo                  0.259   game_FSM/M_state_q_M_temp_ans_cow_d<12>112
                                                       game_FSM/M_state_q_M_temp_ans_cow_d<12>112
    SLICE_X10Y38.D6      net (fanout=3)        0.789   game_FSM/M_state_q_M_temp_ans_cow_d<12>112
    SLICE_X10Y38.D       Tilo                  0.235   game_FSM/M_user_input_6_2_q[1]
                                                       game_FSM/M_state_q_M_state_q<3>1
    SLICE_X23Y11.B1      net (fanout=40)       4.023   game_FSM/M_state_q[3]
    SLICE_X23Y11.CLK     Tas                   0.373   game_FSM/M_user_input_3_1_q[3]
                                                       game_FSM/M_user_input_3_1_q_1_rstpot
                                                       game_FSM/M_user_input_3_1_q_1
    -------------------------------------------------  ---------------------------
    Total                                      8.543ns (1.602ns logic, 6.941ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_game_FSM_led_out[0]/CLK0
  Logical resource: game_FSM/M_led_reg_q_0/CK0
  Location pin: OLOGIC_X12Y46.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_game_FSM_led_out[1]/CLK0
  Logical resource: game_FSM/M_led_reg_q_1/CK0
  Location pin: OLOGIC_X12Y47.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_game_FSM_led_out[2]/CLK0
  Logical resource: game_FSM/M_led_reg_q_2/CK0
  Location pin: OLOGIC_X12Y34.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_game_FSM_led_out[3]/CLK0
  Logical resource: game_FSM/M_led_reg_q_3/CK0
  Location pin: OLOGIC_X12Y35.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: io_btn_cond_1/M_sync_out/CLK
  Logical resource: io_btn_cond_2/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: io_btn_cond_1/M_sync_out/CLK
  Logical resource: btn_cond_1/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: io_btn_cond_1/M_sync_out/CLK
  Logical resource: io_btn_cond_3/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: io_btn_cond_1/M_sync_out/CLK
  Logical resource: btn_cond_2/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: io_btn_cond_1/M_sync_out/CLK
  Logical resource: btn_cond_3/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: io_btn_cond_1/M_sync_out/CLK
  Logical resource: io_btn_cond_1/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_3/M_ctr_q[3]/CLK
  Logical resource: btn_cond_3/M_ctr_q_0/CK
  Location pin: SLICE_X0Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_3/M_ctr_q[3]/CLK
  Logical resource: btn_cond_3/M_ctr_q_1/CK
  Location pin: SLICE_X0Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_3/M_ctr_q[3]/CLK
  Logical resource: btn_cond_3/M_ctr_q_2/CK
  Location pin: SLICE_X0Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_3/M_ctr_q[3]/CLK
  Logical resource: btn_cond_3/M_ctr_q_3/CK
  Location pin: SLICE_X0Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_3/M_ctr_q[7]/CLK
  Logical resource: btn_cond_3/M_ctr_q_4/CK
  Location pin: SLICE_X0Y58.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_3/M_ctr_q[7]/CLK
  Logical resource: btn_cond_3/M_ctr_q_5/CK
  Location pin: SLICE_X0Y58.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_3/M_ctr_q[7]/CLK
  Logical resource: btn_cond_3/M_ctr_q_6/CK
  Location pin: SLICE_X0Y58.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_3/M_ctr_q[7]/CLK
  Logical resource: btn_cond_3/M_ctr_q_7/CK
  Location pin: SLICE_X0Y58.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_3/M_ctr_q[11]/CLK
  Logical resource: btn_cond_3/M_ctr_q_8/CK
  Location pin: SLICE_X0Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_3/M_ctr_q[11]/CLK
  Logical resource: btn_cond_3/M_ctr_q_9/CK
  Location pin: SLICE_X0Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_3/M_ctr_q[11]/CLK
  Logical resource: btn_cond_3/M_ctr_q_10/CK
  Location pin: SLICE_X0Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_3/M_ctr_q[11]/CLK
  Logical resource: btn_cond_3/M_ctr_q_11/CK
  Location pin: SLICE_X0Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_3/M_ctr_q[15]/CLK
  Logical resource: btn_cond_3/M_ctr_q_12/CK
  Location pin: SLICE_X0Y60.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_3/M_ctr_q[15]/CLK
  Logical resource: btn_cond_3/M_ctr_q_13/CK
  Location pin: SLICE_X0Y60.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_3/M_ctr_q[15]/CLK
  Logical resource: btn_cond_3/M_ctr_q_14/CK
  Location pin: SLICE_X0Y60.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_3/M_ctr_q[15]/CLK
  Logical resource: btn_cond_3/M_ctr_q_15/CK
  Location pin: SLICE_X0Y60.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_3/M_ctr_q[19]/CLK
  Logical resource: btn_cond_3/M_ctr_q_16/CK
  Location pin: SLICE_X0Y61.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_3/M_ctr_q[19]/CLK
  Logical resource: btn_cond_3/M_ctr_q_17/CK
  Location pin: SLICE_X0Y61.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_3/M_ctr_q[19]/CLK
  Logical resource: btn_cond_3/M_ctr_q_18/CK
  Location pin: SLICE_X0Y61.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.028|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 26257 paths, 0 nets, and 3395 connections

Design statistics:
   Minimum period:   9.028ns{1}   (Maximum frequency: 110.767MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Dec 03 18:39:46 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4563 MB



