<stg><name>loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6</name>


<trans_list>

<trans id="80" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="76" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="77" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="15" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0">
<![CDATA[
newFuncRoot:1 %specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i64 %outStream_V_data_V, i8 %outStream_V_keep_V, i8 %outStream_V_strb_V, i1 0, i1 %outStream_V_last_V, i1 0, i1 0, void @empty_9

]]></Node>
<StgValue><ssdm name="specaxissidechannel_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="8" op_3_bw="8" op_4_bw="64" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %outStream_V_last_V, i8 %outStream_V_strb_V, i8 %outStream_V_keep_V, i64 %outStream_V_data_V, void @empty_15, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:3 %store_ln96 = store i15 0, i15 %i

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %for.inc96

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="15" op_0_bw="15" op_1_bw="0">
<![CDATA[
for.inc96:0 %i_1 = load i15 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc96:1 %icmp_ln96 = icmp_eq  i15 %i_1, i15 17048

]]></Node>
<StgValue><ssdm name="icmp_ln96"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc96:2 %add_ln96 = add i15 %i_1, i15 1

]]></Node>
<StgValue><ssdm name="add_ln96"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc96:3 %br_ln96 = br i1 %icmp_ln96, void %for.inc96.split_ifconv, void %for.end98.exitStub

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="15">
<![CDATA[
for.inc96.split_ifconv:0 %zext_ln96 = zext i15 %i_1

]]></Node>
<StgValue><ssdm name="zext_ln96"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="15" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc96.split_ifconv:4 %output_data_addr = getelementptr i64 %output_data, i64 0, i64 %zext_ln96

]]></Node>
<StgValue><ssdm name="output_data_addr"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="15">
<![CDATA[
for.inc96.split_ifconv:5 %val = load i15 %output_data_addr

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="15" op_1_bw="15" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc96.split_ifconv:48 %store_ln96 = store i15 %add_ln96, i15 %i

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="20" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="15">
<![CDATA[
for.inc96.split_ifconv:5 %val = load i15 %output_data_addr

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="64">
<![CDATA[
for.inc96.split_ifconv:6 %bitcast_ln724 = bitcast i64 %val

]]></Node>
<StgValue><ssdm name="bitcast_ln724"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="63" op_0_bw="64">
<![CDATA[
for.inc96.split_ifconv:7 %trunc_ln140 = trunc i64 %bitcast_ln724

]]></Node>
<StgValue><ssdm name="trunc_ln140"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc96.split_ifconv:8 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln724, i32 63

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc96.split_ifconv:9 %tmp2 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln724, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="12" op_0_bw="11">
<![CDATA[
for.inc96.split_ifconv:10 %zext_ln140 = zext i11 %tmp2

]]></Node>
<StgValue><ssdm name="zext_ln140"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="52" op_0_bw="64">
<![CDATA[
for.inc96.split_ifconv:11 %trunc_ln140_1 = trunc i64 %bitcast_ln724

]]></Node>
<StgValue><ssdm name="trunc_ln140_1"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc96.split_ifconv:14 %icmp_ln140 = icmp_eq  i63 %trunc_ln140, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln140"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc96.split_ifconv:15 %sub_ln140 = sub i12 1075, i12 %zext_ln140

]]></Node>
<StgValue><ssdm name="sub_ln140"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc96.split_ifconv:16 %icmp_ln140_1 = icmp_eq  i11 %tmp2, i11 1075

]]></Node>
<StgValue><ssdm name="icmp_ln140_1"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc96.split_ifconv:20 %sub_ln140_1 = sub i12 0, i12 %sub_ln140

]]></Node>
<StgValue><ssdm name="sub_ln140_1"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc96.split_ifconv:21 %tmp_29 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %sub_ln140_1, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
for.inc96.split_ifconv:12 %zext_ln140_2_cast2 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln140_1

]]></Node>
<StgValue><ssdm name="zext_ln140_2_cast2"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="54" op_0_bw="53">
<![CDATA[
for.inc96.split_ifconv:13 %zext_ln140_1 = zext i53 %zext_ln140_2_cast2

]]></Node>
<StgValue><ssdm name="zext_ln140_1"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="53">
<![CDATA[
for.inc96.split_ifconv:17 %zext_ln140_2 = zext i53 %zext_ln140_2_cast2

]]></Node>
<StgValue><ssdm name="zext_ln140_2"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc96.split_ifconv:18 %icmp_ln140_2 = icmp_sgt  i12 %sub_ln140, i12 0

]]></Node>
<StgValue><ssdm name="icmp_ln140_2"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc96.split_ifconv:19 %icmp_ln140_3 = icmp_slt  i12 %sub_ln140, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln140_3"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc96.split_ifconv:22 %icmp_ln140_4 = icmp_slt  i6 %tmp_29, i6 1

]]></Node>
<StgValue><ssdm name="icmp_ln140_4"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="12">
<![CDATA[
for.inc96.split_ifconv:23 %sext_ln140 = sext i12 %sub_ln140

]]></Node>
<StgValue><ssdm name="sext_ln140"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="54" op_0_bw="32">
<![CDATA[
for.inc96.split_ifconv:24 %zext_ln140_3 = zext i32 %sext_ln140

]]></Node>
<StgValue><ssdm name="zext_ln140_3"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.inc96.split_ifconv:25 %lshr_ln140 = lshr i54 %zext_ln140_1, i54 %zext_ln140_3

]]></Node>
<StgValue><ssdm name="lshr_ln140"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="25" op_0_bw="54">
<![CDATA[
for.inc96.split_ifconv:26 %trunc_ln140_2 = trunc i54 %lshr_ln140

]]></Node>
<StgValue><ssdm name="trunc_ln140_2"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="54" op_0_bw="25">
<![CDATA[
for.inc96.split_ifconv:27 %sext_ln140_1 = sext i25 %trunc_ln140_2

]]></Node>
<StgValue><ssdm name="sext_ln140_1"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="12">
<![CDATA[
for.inc96.split_ifconv:28 %sext_ln140_2 = sext i12 %sub_ln140_1

]]></Node>
<StgValue><ssdm name="sext_ln140_2"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="32">
<![CDATA[
for.inc96.split_ifconv:29 %zext_ln140_4 = zext i32 %sext_ln140_2

]]></Node>
<StgValue><ssdm name="zext_ln140_4"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc96.split_ifconv:30 %shl_ln140 = shl i64 %zext_ln140_2, i64 %zext_ln140_4

]]></Node>
<StgValue><ssdm name="shl_ln140"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc96.split_ifconv:31 %xor_ln140 = xor i1 %icmp_ln140, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln140"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc96.split_ifconv:32 %and_ln140 = and i1 %icmp_ln140_1, i1 %xor_ln140

]]></Node>
<StgValue><ssdm name="and_ln140"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="53" op_0_bw="1" op_1_bw="53" op_2_bw="53">
<![CDATA[
for.inc96.split_ifconv:33 %select_ln140 = select i1 %and_ln140, i53 %zext_ln140_2_cast2, i53 0

]]></Node>
<StgValue><ssdm name="select_ln140"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="54" op_0_bw="53">
<![CDATA[
for.inc96.split_ifconv:34 %zext_ln140_5 = zext i53 %select_ln140

]]></Node>
<StgValue><ssdm name="zext_ln140_5"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc96.split_ifconv:35 %or_ln140 = or i1 %icmp_ln140, i1 %icmp_ln140_1

]]></Node>
<StgValue><ssdm name="or_ln140"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc96.split_ifconv:36 %xor_ln140_1 = xor i1 %or_ln140, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln140_1"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc96.split_ifconv:37 %and_ln140_1 = and i1 %icmp_ln140_3, i1 %xor_ln140_1

]]></Node>
<StgValue><ssdm name="and_ln140_1"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc96.split_ifconv:38 %and_ln140_2 = and i1 %and_ln140_1, i1 %icmp_ln140_2

]]></Node>
<StgValue><ssdm name="and_ln140_2"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
for.inc96.split_ifconv:39 %select_ln140_1 = select i1 %and_ln140_2, i54 %sext_ln140_1, i54 %zext_ln140_5

]]></Node>
<StgValue><ssdm name="select_ln140_1"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="54">
<![CDATA[
for.inc96.split_ifconv:40 %sext_ln140_3 = sext i54 %select_ln140_1

]]></Node>
<StgValue><ssdm name="sext_ln140_3"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc96.split_ifconv:41 %or_ln140_1 = or i1 %or_ln140, i1 %icmp_ln140_2

]]></Node>
<StgValue><ssdm name="or_ln140_1"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc96.split_ifconv:42 %xor_ln140_2 = xor i1 %or_ln140_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln140_2"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc96.split_ifconv:43 %and_ln140_3 = and i1 %icmp_ln140_4, i1 %xor_ln140_2

]]></Node>
<StgValue><ssdm name="and_ln140_3"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc96.split_ifconv:44 %select_ln140_2 = select i1 %and_ln140_3, i64 %shl_ln140, i64 %sext_ln140_3

]]></Node>
<StgValue><ssdm name="select_ln140_2"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0">
<![CDATA[
for.end98.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc96.split_ifconv:1 %specpipeline_ln96 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty

]]></Node>
<StgValue><ssdm name="specpipeline_ln96"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc96.split_ifconv:2 %speclooptripcount_ln96 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17048, i64 17048, i64 17048

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln96"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc96.split_ifconv:3 %specloopname_ln96 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln96"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc96.split_ifconv:45 %sub_ln140_2 = sub i64 0, i64 %select_ln140_2

]]></Node>
<StgValue><ssdm name="sub_ln140_2"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc96.split_ifconv:46 %data_out_data = select i1 %tmp, i64 %sub_ln140_2, i64 %select_ln140_2

]]></Node>
<StgValue><ssdm name="data_out_data"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="64" op_6_bw="8" op_7_bw="8" op_8_bw="1">
<![CDATA[
for.inc96.split_ifconv:47 %write_ln99 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %outStream_V_data_V, i8 %outStream_V_keep_V, i8 %outStream_V_strb_V, i1 %outStream_V_last_V, i64 %data_out_data, i8 0, i8 0, i1 0

]]></Node>
<StgValue><ssdm name="write_ln99"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
for.inc96.split_ifconv:49 %br_ln96 = br void %for.inc96

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="81" name="output_data" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="output_data"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="82" name="outStream_V_data_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="outStream_V_data_V"/></StgValue>
</port>
<port id="83" name="outStream_V_keep_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="outStream_V_keep_V"/></StgValue>
</port>
<port id="84" name="outStream_V_strb_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="outStream_V_strb_V"/></StgValue>
</port>
<port id="85" name="outStream_V_last_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="outStream_V_last_V"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="87" from="StgValue_86" to="i" fromId="86" toId="7">
</dataflow>
<dataflow id="89" from="_ssdm_op_SpecAXISSideChannel" to="specaxissidechannel_ln0" fromId="88" toId="8">
</dataflow>
<dataflow id="90" from="outStream_V_data_V" to="specaxissidechannel_ln0" fromId="82" toId="8">
</dataflow>
<dataflow id="91" from="outStream_V_keep_V" to="specaxissidechannel_ln0" fromId="83" toId="8">
</dataflow>
<dataflow id="92" from="outStream_V_strb_V" to="specaxissidechannel_ln0" fromId="84" toId="8">
</dataflow>
<dataflow id="94" from="StgValue_93" to="specaxissidechannel_ln0" fromId="93" toId="8">
</dataflow>
<dataflow id="95" from="outStream_V_last_V" to="specaxissidechannel_ln0" fromId="85" toId="8">
</dataflow>
<dataflow id="96" from="StgValue_93" to="specaxissidechannel_ln0" fromId="93" toId="8">
</dataflow>
<dataflow id="97" from="StgValue_93" to="specaxissidechannel_ln0" fromId="93" toId="8">
</dataflow>
<dataflow id="99" from="empty_9" to="specaxissidechannel_ln0" fromId="98" toId="8">
</dataflow>
<dataflow id="101" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="100" toId="9">
</dataflow>
<dataflow id="102" from="outStream_V_last_V" to="specinterface_ln0" fromId="85" toId="9">
</dataflow>
<dataflow id="103" from="outStream_V_strb_V" to="specinterface_ln0" fromId="84" toId="9">
</dataflow>
<dataflow id="104" from="outStream_V_keep_V" to="specinterface_ln0" fromId="83" toId="9">
</dataflow>
<dataflow id="105" from="outStream_V_data_V" to="specinterface_ln0" fromId="82" toId="9">
</dataflow>
<dataflow id="107" from="empty_15" to="specinterface_ln0" fromId="106" toId="9">
</dataflow>
<dataflow id="109" from="StgValue_108" to="specinterface_ln0" fromId="108" toId="9">
</dataflow>
<dataflow id="110" from="StgValue_108" to="specinterface_ln0" fromId="108" toId="9">
</dataflow>
<dataflow id="112" from="empty_16" to="specinterface_ln0" fromId="111" toId="9">
</dataflow>
<dataflow id="113" from="StgValue_108" to="specinterface_ln0" fromId="108" toId="9">
</dataflow>
<dataflow id="114" from="StgValue_108" to="specinterface_ln0" fromId="108" toId="9">
</dataflow>
<dataflow id="116" from="empty" to="specinterface_ln0" fromId="115" toId="9">
</dataflow>
<dataflow id="117" from="empty" to="specinterface_ln0" fromId="115" toId="9">
</dataflow>
<dataflow id="118" from="empty" to="specinterface_ln0" fromId="115" toId="9">
</dataflow>
<dataflow id="119" from="StgValue_108" to="specinterface_ln0" fromId="108" toId="9">
</dataflow>
<dataflow id="120" from="StgValue_108" to="specinterface_ln0" fromId="108" toId="9">
</dataflow>
<dataflow id="121" from="StgValue_108" to="specinterface_ln0" fromId="108" toId="9">
</dataflow>
<dataflow id="122" from="StgValue_108" to="specinterface_ln0" fromId="108" toId="9">
</dataflow>
<dataflow id="123" from="empty" to="specinterface_ln0" fromId="115" toId="9">
</dataflow>
<dataflow id="124" from="empty" to="specinterface_ln0" fromId="115" toId="9">
</dataflow>
<dataflow id="126" from="StgValue_125" to="specinterface_ln0" fromId="125" toId="9">
</dataflow>
<dataflow id="127" from="StgValue_108" to="specinterface_ln0" fromId="108" toId="9">
</dataflow>
<dataflow id="129" from="StgValue_128" to="store_ln96" fromId="128" toId="10">
</dataflow>
<dataflow id="130" from="i" to="store_ln96" fromId="7" toId="10">
</dataflow>
<dataflow id="131" from="i" to="i_1" fromId="7" toId="12">
</dataflow>
<dataflow id="132" from="i_1" to="icmp_ln96" fromId="12" toId="13">
</dataflow>
<dataflow id="134" from="StgValue_133" to="icmp_ln96" fromId="133" toId="13">
</dataflow>
<dataflow id="135" from="i_1" to="add_ln96" fromId="12" toId="14">
</dataflow>
<dataflow id="137" from="StgValue_136" to="add_ln96" fromId="136" toId="14">
</dataflow>
<dataflow id="138" from="icmp_ln96" to="br_ln96" fromId="13" toId="15">
</dataflow>
<dataflow id="139" from="i_1" to="zext_ln96" fromId="12" toId="16">
</dataflow>
<dataflow id="140" from="output_data" to="output_data_addr" fromId="81" toId="17">
</dataflow>
<dataflow id="142" from="StgValue_141" to="output_data_addr" fromId="141" toId="17">
</dataflow>
<dataflow id="143" from="zext_ln96" to="output_data_addr" fromId="16" toId="17">
</dataflow>
<dataflow id="144" from="output_data_addr" to="val" fromId="17" toId="18">
</dataflow>
<dataflow id="145" from="add_ln96" to="store_ln96" fromId="14" toId="19">
</dataflow>
<dataflow id="146" from="i" to="store_ln96" fromId="7" toId="19">
</dataflow>
<dataflow id="147" from="output_data_addr" to="val" fromId="17" toId="20">
</dataflow>
<dataflow id="148" from="val" to="bitcast_ln724" fromId="20" toId="21">
</dataflow>
<dataflow id="149" from="bitcast_ln724" to="trunc_ln140" fromId="21" toId="22">
</dataflow>
<dataflow id="151" from="_ssdm_op_BitSelect.i1.i64.i32" to="tmp" fromId="150" toId="23">
</dataflow>
<dataflow id="152" from="bitcast_ln724" to="tmp" fromId="21" toId="23">
</dataflow>
<dataflow id="154" from="StgValue_153" to="tmp" fromId="153" toId="23">
</dataflow>
<dataflow id="156" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp2" fromId="155" toId="24">
</dataflow>
<dataflow id="157" from="bitcast_ln724" to="tmp2" fromId="21" toId="24">
</dataflow>
<dataflow id="159" from="StgValue_158" to="tmp2" fromId="158" toId="24">
</dataflow>
<dataflow id="161" from="StgValue_160" to="tmp2" fromId="160" toId="24">
</dataflow>
<dataflow id="162" from="tmp2" to="zext_ln140" fromId="24" toId="25">
</dataflow>
<dataflow id="163" from="bitcast_ln724" to="trunc_ln140_1" fromId="21" toId="26">
</dataflow>
<dataflow id="164" from="trunc_ln140" to="icmp_ln140" fromId="22" toId="27">
</dataflow>
<dataflow id="166" from="StgValue_165" to="icmp_ln140" fromId="165" toId="27">
</dataflow>
<dataflow id="168" from="StgValue_167" to="sub_ln140" fromId="167" toId="28">
</dataflow>
<dataflow id="169" from="zext_ln140" to="sub_ln140" fromId="25" toId="28">
</dataflow>
<dataflow id="170" from="tmp2" to="icmp_ln140_1" fromId="24" toId="29">
</dataflow>
<dataflow id="172" from="StgValue_171" to="icmp_ln140_1" fromId="171" toId="29">
</dataflow>
<dataflow id="174" from="StgValue_173" to="sub_ln140_1" fromId="173" toId="30">
</dataflow>
<dataflow id="175" from="sub_ln140" to="sub_ln140_1" fromId="28" toId="30">
</dataflow>
<dataflow id="177" from="_ssdm_op_PartSelect.i6.i12.i32.i32" to="tmp_29" fromId="176" toId="31">
</dataflow>
<dataflow id="178" from="sub_ln140_1" to="tmp_29" fromId="30" toId="31">
</dataflow>
<dataflow id="180" from="StgValue_179" to="tmp_29" fromId="179" toId="31">
</dataflow>
<dataflow id="182" from="StgValue_181" to="tmp_29" fromId="181" toId="31">
</dataflow>
<dataflow id="184" from="_ssdm_op_BitConcatenate.i53.i1.i52" to="zext_ln140_2_cast2" fromId="183" toId="32">
</dataflow>
<dataflow id="186" from="StgValue_185" to="zext_ln140_2_cast2" fromId="185" toId="32">
</dataflow>
<dataflow id="187" from="trunc_ln140_1" to="zext_ln140_2_cast2" fromId="26" toId="32">
</dataflow>
<dataflow id="188" from="zext_ln140_2_cast2" to="zext_ln140_1" fromId="32" toId="33">
</dataflow>
<dataflow id="189" from="zext_ln140_2_cast2" to="zext_ln140_2" fromId="32" toId="34">
</dataflow>
<dataflow id="190" from="sub_ln140" to="icmp_ln140_2" fromId="28" toId="35">
</dataflow>
<dataflow id="191" from="StgValue_173" to="icmp_ln140_2" fromId="173" toId="35">
</dataflow>
<dataflow id="192" from="sub_ln140" to="icmp_ln140_3" fromId="28" toId="36">
</dataflow>
<dataflow id="194" from="StgValue_193" to="icmp_ln140_3" fromId="193" toId="36">
</dataflow>
<dataflow id="195" from="tmp_29" to="icmp_ln140_4" fromId="31" toId="37">
</dataflow>
<dataflow id="197" from="StgValue_196" to="icmp_ln140_4" fromId="196" toId="37">
</dataflow>
<dataflow id="198" from="sub_ln140" to="sext_ln140" fromId="28" toId="38">
</dataflow>
<dataflow id="199" from="sext_ln140" to="zext_ln140_3" fromId="38" toId="39">
</dataflow>
<dataflow id="200" from="zext_ln140_1" to="lshr_ln140" fromId="33" toId="40">
</dataflow>
<dataflow id="201" from="zext_ln140_3" to="lshr_ln140" fromId="39" toId="40">
</dataflow>
<dataflow id="202" from="lshr_ln140" to="trunc_ln140_2" fromId="40" toId="41">
</dataflow>
<dataflow id="203" from="trunc_ln140_2" to="sext_ln140_1" fromId="41" toId="42">
</dataflow>
<dataflow id="204" from="sub_ln140_1" to="sext_ln140_2" fromId="30" toId="43">
</dataflow>
<dataflow id="205" from="sext_ln140_2" to="zext_ln140_4" fromId="43" toId="44">
</dataflow>
<dataflow id="206" from="zext_ln140_2" to="shl_ln140" fromId="34" toId="45">
</dataflow>
<dataflow id="207" from="zext_ln140_4" to="shl_ln140" fromId="44" toId="45">
</dataflow>
<dataflow id="208" from="icmp_ln140" to="xor_ln140" fromId="27" toId="46">
</dataflow>
<dataflow id="209" from="StgValue_185" to="xor_ln140" fromId="185" toId="46">
</dataflow>
<dataflow id="210" from="icmp_ln140_1" to="and_ln140" fromId="29" toId="47">
</dataflow>
<dataflow id="211" from="xor_ln140" to="and_ln140" fromId="46" toId="47">
</dataflow>
<dataflow id="212" from="and_ln140" to="select_ln140" fromId="47" toId="48">
</dataflow>
<dataflow id="213" from="zext_ln140_2_cast2" to="select_ln140" fromId="32" toId="48">
</dataflow>
<dataflow id="215" from="StgValue_214" to="select_ln140" fromId="214" toId="48">
</dataflow>
<dataflow id="216" from="select_ln140" to="zext_ln140_5" fromId="48" toId="49">
</dataflow>
<dataflow id="217" from="icmp_ln140" to="or_ln140" fromId="27" toId="50">
</dataflow>
<dataflow id="218" from="icmp_ln140_1" to="or_ln140" fromId="29" toId="50">
</dataflow>
<dataflow id="219" from="or_ln140" to="xor_ln140_1" fromId="50" toId="51">
</dataflow>
<dataflow id="220" from="StgValue_185" to="xor_ln140_1" fromId="185" toId="51">
</dataflow>
<dataflow id="221" from="icmp_ln140_3" to="and_ln140_1" fromId="36" toId="52">
</dataflow>
<dataflow id="222" from="xor_ln140_1" to="and_ln140_1" fromId="51" toId="52">
</dataflow>
<dataflow id="223" from="and_ln140_1" to="and_ln140_2" fromId="52" toId="53">
</dataflow>
<dataflow id="224" from="icmp_ln140_2" to="and_ln140_2" fromId="35" toId="53">
</dataflow>
<dataflow id="225" from="and_ln140_2" to="select_ln140_1" fromId="53" toId="54">
</dataflow>
<dataflow id="226" from="sext_ln140_1" to="select_ln140_1" fromId="42" toId="54">
</dataflow>
<dataflow id="227" from="zext_ln140_5" to="select_ln140_1" fromId="49" toId="54">
</dataflow>
<dataflow id="228" from="select_ln140_1" to="sext_ln140_3" fromId="54" toId="55">
</dataflow>
<dataflow id="229" from="or_ln140" to="or_ln140_1" fromId="50" toId="56">
</dataflow>
<dataflow id="230" from="icmp_ln140_2" to="or_ln140_1" fromId="35" toId="56">
</dataflow>
<dataflow id="231" from="or_ln140_1" to="xor_ln140_2" fromId="56" toId="57">
</dataflow>
<dataflow id="232" from="StgValue_185" to="xor_ln140_2" fromId="185" toId="57">
</dataflow>
<dataflow id="233" from="icmp_ln140_4" to="and_ln140_3" fromId="37" toId="58">
</dataflow>
<dataflow id="234" from="xor_ln140_2" to="and_ln140_3" fromId="57" toId="58">
</dataflow>
<dataflow id="235" from="and_ln140_3" to="select_ln140_2" fromId="58" toId="59">
</dataflow>
<dataflow id="236" from="shl_ln140" to="select_ln140_2" fromId="45" toId="59">
</dataflow>
<dataflow id="237" from="sext_ln140_3" to="select_ln140_2" fromId="55" toId="59">
</dataflow>
<dataflow id="239" from="_ssdm_op_SpecPipeline" to="specpipeline_ln96" fromId="238" toId="60">
</dataflow>
<dataflow id="240" from="StgValue_125" to="specpipeline_ln96" fromId="125" toId="60">
</dataflow>
<dataflow id="241" from="StgValue_108" to="specpipeline_ln96" fromId="108" toId="60">
</dataflow>
<dataflow id="242" from="StgValue_108" to="specpipeline_ln96" fromId="108" toId="60">
</dataflow>
<dataflow id="243" from="StgValue_108" to="specpipeline_ln96" fromId="108" toId="60">
</dataflow>
<dataflow id="244" from="empty" to="specpipeline_ln96" fromId="115" toId="60">
</dataflow>
<dataflow id="246" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln96" fromId="245" toId="61">
</dataflow>
<dataflow id="248" from="StgValue_247" to="speclooptripcount_ln96" fromId="247" toId="61">
</dataflow>
<dataflow id="249" from="StgValue_247" to="speclooptripcount_ln96" fromId="247" toId="61">
</dataflow>
<dataflow id="250" from="StgValue_247" to="speclooptripcount_ln96" fromId="247" toId="61">
</dataflow>
<dataflow id="252" from="_ssdm_op_SpecLoopName" to="specloopname_ln96" fromId="251" toId="62">
</dataflow>
<dataflow id="254" from="empty_6" to="specloopname_ln96" fromId="253" toId="62">
</dataflow>
<dataflow id="255" from="StgValue_141" to="sub_ln140_2" fromId="141" toId="63">
</dataflow>
<dataflow id="256" from="select_ln140_2" to="sub_ln140_2" fromId="59" toId="63">
</dataflow>
<dataflow id="257" from="tmp" to="data_out_data" fromId="23" toId="64">
</dataflow>
<dataflow id="258" from="sub_ln140_2" to="data_out_data" fromId="63" toId="64">
</dataflow>
<dataflow id="259" from="select_ln140_2" to="data_out_data" fromId="59" toId="64">
</dataflow>
<dataflow id="261" from="_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A" to="write_ln99" fromId="260" toId="65">
</dataflow>
<dataflow id="262" from="outStream_V_data_V" to="write_ln99" fromId="82" toId="65">
</dataflow>
<dataflow id="263" from="outStream_V_keep_V" to="write_ln99" fromId="83" toId="65">
</dataflow>
<dataflow id="264" from="outStream_V_strb_V" to="write_ln99" fromId="84" toId="65">
</dataflow>
<dataflow id="265" from="outStream_V_last_V" to="write_ln99" fromId="85" toId="65">
</dataflow>
<dataflow id="266" from="data_out_data" to="write_ln99" fromId="64" toId="65">
</dataflow>
<dataflow id="268" from="StgValue_267" to="write_ln99" fromId="267" toId="65">
</dataflow>
<dataflow id="269" from="StgValue_267" to="write_ln99" fromId="267" toId="65">
</dataflow>
<dataflow id="271" from="StgValue_270" to="write_ln99" fromId="270" toId="65">
</dataflow>
<dataflow id="272" from="icmp_ln96" to="StgValue_2" fromId="13" toId="2">
</dataflow>
<dataflow id="273" from="tmp" to="StgValue_5" fromId="23" toId="5">
</dataflow>
<dataflow id="274" from="icmp_ln96" to="StgValue_4" fromId="13" toId="4">
</dataflow>
</dataflows>


</stg>
