//
// Verilog Module Lab1_lib.Power2
//
// Created:
//          by - amitnag.UNKNOWN (SHOHAM)
//          at - 16:13:10 11/23/2020
//
// using Mentor Graphics HDL Designer(TM) 2019.2 (Build 5)
//

`resetall
`timescale 1ns/10ps
module Power2( 
   // Port Declarations
   input   wire    [9:0]  Mu, 
   output  reg     [9:0]  pow
);


// Internal Declarations




// ### Please start your Verilog code here ### 

endmodule
