<def f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='397' ll='399' type='llvm::MachineRegisterInfo::def_instr_iterator llvm::MachineRegisterInfo::def_instr_begin(llvm::Register RegNo) const'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='406' u='c' c='_ZNK4llvm19MachineRegisterInfo16def_instructionsENS_8RegisterE'/>
<use f='llvm/llvm/lib/CodeGen/LiveRangeShrink.cpp' l='200' u='c' c='_ZN12_GLOBAL__N_115LiveRangeShrink20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/MachineRegisterInfo.cpp' l='402' u='c' c='_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE'/>
<use f='llvm/llvm/lib/CodeGen/MachineRegisterInfo.cpp' l='413' u='c' c='_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefENS_8RegisterE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/InstrEmitter.cpp' l='799' u='c' c='_ZN4llvm12InstrEmitter15EmitDbgInstrRefEPNS_10SDDbgValueERNS_8DenseMapINS_7SDValueENS_8RegisterENS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_S5_EEEE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64AdvSIMDScalarPass.cpp' l='210' u='c' c='_ZNK12_GLOBAL__N_120AArch64AdvSIMDScalar23isProfitableToTransformERKN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64AdvSIMDScalarPass.cpp' l='223' u='c' c='_ZNK12_GLOBAL__N_120AArch64AdvSIMDScalar23isProfitableToTransformERKN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64AdvSIMDScalarPass.cpp' l='303' u='c' c='_ZN12_GLOBAL__N_120AArch64AdvSIMDScalar20transformInstructionERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64AdvSIMDScalarPass.cpp' l='322' u='c' c='_ZN12_GLOBAL__N_120AArch64AdvSIMDScalar20transformInstructionERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600OptimizeVectorRegisters.cpp' l='340' u='c' c='_ZN12_GLOBAL__N_119R600VectorRegMerger20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='294' u='c' c='_ZL12isDefBetweenjN4llvm9SlotIndexES0_PKNS_19MachineRegisterInfoEPKNS_13LiveIntervalsE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='955' u='c' c='_ZL12regIsPICBaseN4llvm8RegisterERKNS_19MachineRegisterInfoE'/>
