
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.34+43 (git sha1 d21c464ae, clang 10.0.0-4ubuntu1 -fPIC -Os)


-- Executing script file `design_prep.ys' --

1. Executing RTLIL frontend.
Input filename: design.il

2. Executing SCC pass (detecting logic loops).
Found 0 SCCs in module uart_tx.
Found 0 SCCs in module uart_rx.
Found 0 SCCs in module polaris_uart_ip.
Found 0 SCCs in module openPolarisUART.
Found 0 SCCs in module $paramod\skdbf\DW=s32'00000000000000000000000000110011.
Found 0 SCCs in module $paramod$9a532d3a74189bb4cf9820f3f80245c16da3e5be\sfifo.
Found 0 SCCs in module $paramod$2b3a633f7bbc2a92129dd0bd4a738074dca1a491\tlul_slave_formal.
Found 0 SCCs.

3. Executing SIMPLEMAP pass (map simple cells to gate primitives).

4. Executing MEMORY_NORDFF pass (extracting $dff cells from memories).

5. Executing ASYNC2SYNC pass.

6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \uart_tx..
Finding unused cells or wires in module \uart_rx..
Finding unused cells or wires in module \polaris_uart_ip..
Finding unused cells or wires in module \openPolarisUART..
Finding unused cells or wires in module $paramod\skdbf\DW=s32'00000000000000000000000000110011..
Finding unused cells or wires in module $paramod$9a532d3a74189bb4cf9820f3f80245c16da3e5be\sfifo..
Finding unused cells or wires in module $paramod$2b3a633f7bbc2a92129dd0bd4a738074dca1a491\tlul_slave_formal..
Removed 10 unused cells and 10 unused wires.
<suppressed ~11 debug messages>

7. Executing FORMALFF pass.
Setting unused undefined initial value of $paramod$2b3a633f7bbc2a92129dd0bd4a738074dca1a491\tlul_slave_formal.$procdff$833 ($dff) from 1'x to 1'0
Setting unused undefined initial value of $paramod$2b3a633f7bbc2a92129dd0bd4a738074dca1a491\tlul_slave_formal.$procdff$835 ($dff) from 1'x to 1'0
Setting unused undefined initial value of $paramod$2b3a633f7bbc2a92129dd0bd4a738074dca1a491\tlul_slave_formal.$procdff$860 ($dff) from 1'x to 1'0
Setting unused undefined initial value of $paramod$2b3a633f7bbc2a92129dd0bd4a738074dca1a491\tlul_slave_formal.$procdff$862 ($dff) from 1'x to 1'0

8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$2b3a633f7bbc2a92129dd0bd4a738074dca1a491\tlul_slave_formal..
Finding unused cells or wires in module $paramod$9a532d3a74189bb4cf9820f3f80245c16da3e5be\sfifo..
Finding unused cells or wires in module $paramod\skdbf\DW=s32'00000000000000000000000000110011..
Finding unused cells or wires in module \openPolarisUART..
Finding unused cells or wires in module \polaris_uart_ip..
Finding unused cells or wires in module \uart_rx..
Finding unused cells or wires in module \uart_tx..
Removed 6 unused cells and 6 unused wires.
<suppressed ~12 debug messages>

9. Executing CHECK pass (checking for obvious problems).
Checking module $paramod$2b3a633f7bbc2a92129dd0bd4a738074dca1a491\tlul_slave_formal...
Checking module $paramod$9a532d3a74189bb4cf9820f3f80245c16da3e5be\sfifo...
Checking module $paramod\skdbf\DW=s32'00000000000000000000000000110011...
Checking module openPolarisUART...
Checking module polaris_uart_ip...
Checking module uart_rx...
Checking module uart_tx...
Found and reported 0 problems.

10. Executing SETUNDEF pass (replace undef values with defined constants).

11. Executing OPT pass (performing simple optimizations).

11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$2b3a633f7bbc2a92129dd0bd4a738074dca1a491\tlul_slave_formal.
Optimizing module $paramod$9a532d3a74189bb4cf9820f3f80245c16da3e5be\sfifo.
Optimizing module $paramod\skdbf\DW=s32'00000000000000000000000000110011.
Optimizing module openPolarisUART.
Optimizing module polaris_uart_ip.
Optimizing module uart_rx.
<suppressed ~1 debug messages>
Optimizing module uart_tx.

11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$2b3a633f7bbc2a92129dd0bd4a738074dca1a491\tlul_slave_formal'.
<suppressed ~3 debug messages>
Finding identical cells in module `$paramod$9a532d3a74189bb4cf9820f3f80245c16da3e5be\sfifo'.
Finding identical cells in module `$paramod\skdbf\DW=s32'00000000000000000000000000110011'.
Finding identical cells in module `\openPolarisUART'.
Finding identical cells in module `\polaris_uart_ip'.
Finding identical cells in module `\uart_rx'.
Finding identical cells in module `\uart_tx'.
Removed a total of 1 cells.

11.3. Executing OPT_DFF pass (perform DFF optimizations).

11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$2b3a633f7bbc2a92129dd0bd4a738074dca1a491\tlul_slave_formal..
Finding unused cells or wires in module $paramod$9a532d3a74189bb4cf9820f3f80245c16da3e5be\sfifo..
Finding unused cells or wires in module $paramod\skdbf\DW=s32'00000000000000000000000000110011..
Finding unused cells or wires in module \openPolarisUART..
Finding unused cells or wires in module \polaris_uart_ip..
Finding unused cells or wires in module \uart_rx..
Finding unused cells or wires in module \uart_tx..
Removed 52 unused cells and 54 unused wires.
<suppressed ~57 debug messages>

11.5. Finished fast OPT passes.

12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$2b3a633f7bbc2a92129dd0bd4a738074dca1a491\tlul_slave_formal..
Finding unused cells or wires in module $paramod$9a532d3a74189bb4cf9820f3f80245c16da3e5be\sfifo..
Finding unused cells or wires in module $paramod\skdbf\DW=s32'00000000000000000000000000110011..
Finding unused cells or wires in module \openPolarisUART..
Finding unused cells or wires in module \polaris_uart_ip..
Finding unused cells or wires in module \uart_rx..
Finding unused cells or wires in module \uart_tx..
Removed 0 unused cells and 45 unused wires.
<suppressed ~1 debug messages>

13. Executing RTLIL backend.
Output filename: ../model/design_prep.il

End of script. Logfile hash: 9d4fdb89ef, CPU: user 0.04s system 0.00s, MEM: 13.24 MB peak
Yosys 0.34+43 (git sha1 d21c464ae, clang 10.0.0-4ubuntu1 -fPIC -Os)
Time spent: 31% 4x opt_clean (0 sec), 12% 1x check (0 sec), ...
