INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alicemare/Documents/HDL/lab5/lab5_2_2/lab5_2_2.srcs/sources_1/new/D_ff_down.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_ff_down
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alicemare/Documents/HDL/lab5/lab5_2_2/lab5_2_2.srcs/sources_1/new/D_ff_up.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_ff_up
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alicemare/Documents/HDL/lab5/lab5_2_2/lab5_2_2.srcs/sources_1/new/D_latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_latch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alicemare/Documents/HDL/lab5/lab5_2_2/lab5_2_2.srcs/sources_1/new/SR_latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SR_latch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alicemare/Documents/HDL/lab5/lab5_2_2/lab5_2_2.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
