Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date              : Tue Jan 18 16:23:52 2022
| Host              : PC running 64-bit Ubuntu 20.04.3 LTS
| Command           : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : system_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.29 08-03-2020
| Temperature Grade : C
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-2   Critical Warning  Invalid primary clock source pin                    1           
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-17  Critical Warning  Non-clocked sequential cell                         43          
DPIR-2     Warning           Asynchronous driver check                           10          
TIMING-16  Warning           Large setup violation                               12          
CLKC-40    Advisory          Substitute PLLE4 for MMCME4 check                   1           
CLKC-56    Advisory          MMCME4 with global clock driver has no LOC          1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (43)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (69)
5. checking no_input_delay (4)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (43)
-------------------------
 There are 13 register/latch pins with no clock driven by root clock pin: system_i/axi_io/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: system_i/pwm_div/inst/clk_out_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: system_i/stepper_div/inst/clk_out_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/EOS (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (69)
-------------------------------------------------
 There are 69 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.427      -29.262                     28                 3552        0.023        0.000                      0                 3552        0.900        0.000                       0                  1617  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                          ------------         ----------      --------------
clk_pl_0                       {0.000 5.000}        10.000          100.000         
system_i/clk_wiz/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_system_clk_wiz_0    {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
system_i/clk_wiz/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_system_clk_wiz_0         -1.427      -29.262                     28                 3450        0.023        0.000                      0                 3450        0.900        0.000                       0                  1616  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                 From Clock                 To Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                 ----------                 --------                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**          clk_out1_system_clk_wiz_0  clk_out1_system_clk_wiz_0        1.847        0.000                      0                  102        0.172        0.000                      0                  102  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  system_i/clk_wiz/inst/clk_in1
  To Clock:  system_i/clk_wiz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/clk_wiz/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/clk_wiz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCM_X0Y3  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCM_X0Y3  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y3  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y3  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y3  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y3  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_0
  To Clock:  clk_out1_system_clk_wiz_0

Setup :           28  Failing Endpoints,  Worst Slack       -1.427ns,  Total Violation      -29.262ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.900ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.427ns  (required time - arrival time)
  Source:                 system_i/pwm_div/inst/counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/pwm_div/inst/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0 rise@5.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.232ns  (logic 2.806ns (45.026%)  route 3.426ns (54.974%))
  Logic Levels:           16  (CARRY8=9 LUT2=3 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.323ns = ( 9.323 - 5.000 ) 
    Source Clock Delay      (SCD):    3.956ns
    Clock Pessimism Removal (CPR):    -0.543ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.056ns (routing 0.677ns, distribution 1.379ns)
  Clock Net Delay (Destination): 1.780ns (routing 0.626ns, distribution 1.154ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1614, routed)        2.056     3.956    system_i/pwm_div/inst/clk_in
    SLICE_X47Y212        FDCE                                         r  system_i/pwm_div/inst/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y212        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.115     4.071 r  system_i/pwm_div/inst/counter_reg[9]/Q
                         net (fo=2, routed)           0.340     4.411    system_i/pwm_div/inst/counter[9]
    SLICE_X48Y212        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[4])
                                                      0.285     4.696 r  system_i/pwm_div/inst/counter1_carry__0/O[4]
                         net (fo=25, routed)          0.465     5.161    system_i/pwm_div/inst/counter1[13]
    SLICE_X47Y209        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.227     5.388 r  system_i/pwm_div/inst/counter0__106_carry__0_i_9/O
                         net (fo=1, routed)           0.015     5.403    system_i/pwm_div/inst/counter0__106_carry__0_i_9_n_0
    SLICE_X47Y209        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.172     5.575 r  system_i/pwm_div/inst/counter0__106_carry__0/CO[7]
                         net (fo=1, routed)           0.062     5.637    system_i/pwm_div/inst/counter0__106_carry__0_n_0
    SLICE_X47Y210        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.106     5.743 r  system_i/pwm_div/inst/counter0__106_carry__1/O[1]
                         net (fo=4, routed)           0.716     6.459    system_i/pwm_div/inst/counter0__106_carry__1_n_14
    SLICE_X50Y209        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.150     6.609 r  system_i/pwm_div/inst/counter0__171_carry__1_i_3/O
                         net (fo=2, routed)           0.151     6.760    system_i/pwm_div/inst/counter0__171_carry__1_i_3_n_0
    SLICE_X49Y209        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.056     6.816 r  system_i/pwm_div/inst/counter0__171_carry__1_i_11/O
                         net (fo=1, routed)           0.015     6.831    system_i/pwm_div/inst/counter0__171_carry__1_i_11_n_0
    SLICE_X49Y209        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     7.063 r  system_i/pwm_div/inst/counter0__171_carry__1/CO[7]
                         net (fo=1, routed)           0.062     7.125    system_i/pwm_div/inst/counter0__171_carry__1_n_0
    SLICE_X49Y210        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     7.203 r  system_i/pwm_div/inst/counter0__171_carry__2/O[0]
                         net (fo=10, routed)          0.180     7.383    system_i/pwm_div/inst/counter0__171_carry__2_n_15
    SLICE_X49Y212        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.188     7.571 r  system_i/pwm_div/inst/counter0__248_carry_i_11/O
                         net (fo=1, routed)           0.013     7.584    system_i/pwm_div/inst/counter0__248_carry_i_11_n_0
    SLICE_X49Y212        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[4])
                                                      0.279     7.863 r  system_i/pwm_div/inst/counter0__248_carry/O[4]
                         net (fo=1, routed)           0.193     8.056    system_i/pwm_div/inst/counter0__248_carry_n_11
    SLICE_X49Y214        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.058     8.114 r  system_i/pwm_div/inst/counter0__282_carry_i_8/O
                         net (fo=1, routed)           0.013     8.127    system_i/pwm_div/inst/counter0__282_carry_i_8_n_0
    SLICE_X49Y214        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.326     8.453 r  system_i/pwm_div/inst/counter0__282_carry/O[5]
                         net (fo=1, routed)           0.553     9.006    system_i/pwm_div/inst/counter0__282_carry_n_10
    SLICE_X48Y214        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.056     9.062 r  system_i/pwm_div/inst/counter0__306_carry__0_i_3/O
                         net (fo=1, routed)           0.015     9.077    system_i/pwm_div/inst/counter0__306_carry__0_i_3_n_0
    SLICE_X48Y214        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[7])
                                                      0.194     9.271 r  system_i/pwm_div/inst/counter0__306_carry__0/O[7]
                         net (fo=2, routed)           0.350     9.621    system_i/pwm_div/inst/counter0__306_carry__0_n_8
    SLICE_X47Y213        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[4])
                                                      0.226     9.847 r  system_i/pwm_div/inst/counter0__351_carry__0/CO[4]
                         net (fo=12, routed)          0.216    10.063    system_i/pwm_div/inst/counter0__351_carry__0_n_3
    SLICE_X48Y215        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.058    10.121 r  system_i/pwm_div/inst/counter[4]_i_1/O
                         net (fo=1, routed)           0.067    10.188    system_i/pwm_div/inst/p_0_in[4]
    SLICE_X48Y215        FDCE                                         r  system_i/pwm_div/inst/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1614, routed)        1.780     9.323    system_i/pwm_div/inst/clk_in
    SLICE_X48Y215        FDCE                                         r  system_i/pwm_div/inst/counter_reg[4]/C
                         clock pessimism             -0.543     8.780    
                         clock uncertainty           -0.062     8.717    
    SLICE_X48Y215        FDCE (Setup_BFF_SLICEL_C_D)
                                                      0.044     8.761    system_i/pwm_div/inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          8.761    
                         arrival time                         -10.188    
  -------------------------------------------------------------------
                         slack                                 -1.427    

Slack (VIOLATED) :        -1.418ns  (required time - arrival time)
  Source:                 system_i/pwm_div/inst/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/pwm_div/inst/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0 rise@5.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.311ns  (logic 2.932ns (46.459%)  route 3.379ns (53.541%))
  Logic Levels:           18  (CARRY8=11 LUT2=3 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 9.318 - 5.000 ) 
    Source Clock Delay      (SCD):    3.864ns
    Clock Pessimism Removal (CPR):    -0.543ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.964ns (routing 0.677ns, distribution 1.287ns)
  Clock Net Delay (Destination): 1.775ns (routing 0.626ns, distribution 1.149ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1614, routed)        1.964     3.864    system_i/pwm_div/inst/clk_in
    SLICE_X48Y215        FDCE                                         r  system_i/pwm_div/inst/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y215        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     3.977 r  system_i/pwm_div/inst/counter_reg[4]/Q
                         net (fo=2, routed)           0.333     4.310    system_i/pwm_div/inst/counter[4]
    SLICE_X48Y211        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.220     4.530 r  system_i/pwm_div/inst/counter1_carry/CO[7]
                         net (fo=1, routed)           0.030     4.560    system_i/pwm_div/inst/counter1_carry_n_0
    SLICE_X48Y212        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.093     4.653 r  system_i/pwm_div/inst/counter1_carry__0/O[2]
                         net (fo=25, routed)          0.504     5.157    system_i/pwm_div/inst/counter1[11]
    SLICE_X48Y206        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.188     5.345 r  system_i/pwm_div/inst/counter0__0_carry__0_i_9/O
                         net (fo=1, routed)           0.015     5.360    system_i/pwm_div/inst/counter0__0_carry__0_i_9_n_0
    SLICE_X48Y206        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.172     5.532 r  system_i/pwm_div/inst/counter0__0_carry__0/CO[7]
                         net (fo=1, routed)           0.030     5.562    system_i/pwm_div/inst/counter0__0_carry__0_n_0
    SLICE_X48Y207        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.119     5.681 r  system_i/pwm_div/inst/counter0__0_carry__1/O[4]
                         net (fo=5, routed)           0.645     6.326    system_i/pwm_div/inst/counter0__0_carry__1_n_11
    SLICE_X50Y208        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.057     6.383 r  system_i/pwm_div/inst/counter0__171_carry__0_i_27/O
                         net (fo=1, routed)           0.159     6.542    system_i/pwm_div/inst/counter0__171_carry__0_i_27_n_0
    SLICE_X49Y208        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.187     6.729 r  system_i/pwm_div/inst/counter0__171_carry__0_i_11/O
                         net (fo=1, routed)           0.015     6.744    system_i/pwm_div/inst/counter0__171_carry__0_i_11_n_0
    SLICE_X49Y208        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     6.976 r  system_i/pwm_div/inst/counter0__171_carry__0/CO[7]
                         net (fo=1, routed)           0.030     7.006    system_i/pwm_div/inst/counter0__171_carry__0_n_0
    SLICE_X49Y209        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     7.071 r  system_i/pwm_div/inst/counter0__171_carry__1/CO[7]
                         net (fo=1, routed)           0.062     7.133    system_i/pwm_div/inst/counter0__171_carry__1_n_0
    SLICE_X49Y210        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     7.211 r  system_i/pwm_div/inst/counter0__171_carry__2/O[0]
                         net (fo=10, routed)          0.180     7.391    system_i/pwm_div/inst/counter0__171_carry__2_n_15
    SLICE_X49Y212        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.188     7.579 r  system_i/pwm_div/inst/counter0__248_carry_i_11/O
                         net (fo=1, routed)           0.013     7.592    system_i/pwm_div/inst/counter0__248_carry_i_11_n_0
    SLICE_X49Y212        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[4])
                                                      0.279     7.871 r  system_i/pwm_div/inst/counter0__248_carry/O[4]
                         net (fo=1, routed)           0.193     8.064    system_i/pwm_div/inst/counter0__248_carry_n_11
    SLICE_X49Y214        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.058     8.122 r  system_i/pwm_div/inst/counter0__282_carry_i_8/O
                         net (fo=1, routed)           0.013     8.135    system_i/pwm_div/inst/counter0__282_carry_i_8_n_0
    SLICE_X49Y214        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.326     8.461 r  system_i/pwm_div/inst/counter0__282_carry/O[5]
                         net (fo=1, routed)           0.553     9.014    system_i/pwm_div/inst/counter0__282_carry_n_10
    SLICE_X48Y214        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.056     9.070 r  system_i/pwm_div/inst/counter0__306_carry__0_i_3/O
                         net (fo=1, routed)           0.015     9.085    system_i/pwm_div/inst/counter0__306_carry__0_i_3_n_0
    SLICE_X48Y214        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[7])
                                                      0.194     9.279 r  system_i/pwm_div/inst/counter0__306_carry__0/O[7]
                         net (fo=2, routed)           0.350     9.629    system_i/pwm_div/inst/counter0__306_carry__0_n_8
    SLICE_X47Y213        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[4])
                                                      0.226     9.855 r  system_i/pwm_div/inst/counter0__351_carry__0/CO[4]
                         net (fo=12, routed)          0.170    10.025    system_i/pwm_div/inst/counter0__351_carry__0_n_3
    SLICE_X47Y211        LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.081    10.106 r  system_i/pwm_div/inst/counter[8]_i_1/O
                         net (fo=1, routed)           0.069    10.175    system_i/pwm_div/inst/p_0_in[8]
    SLICE_X47Y211        FDCE                                         r  system_i/pwm_div/inst/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1614, routed)        1.775     9.318    system_i/pwm_div/inst/clk_in
    SLICE_X47Y211        FDCE                                         r  system_i/pwm_div/inst/counter_reg[8]/C
                         clock pessimism             -0.543     8.775    
                         clock uncertainty           -0.062     8.713    
    SLICE_X47Y211        FDCE (Setup_FFF_SLICEL_C_D)
                                                      0.044     8.757    system_i/pwm_div/inst/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          8.757    
                         arrival time                         -10.175    
  -------------------------------------------------------------------
                         slack                                 -1.418    

Slack (VIOLATED) :        -1.417ns  (required time - arrival time)
  Source:                 system_i/pwm_div/inst/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/pwm_div/inst/counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0 rise@5.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.310ns  (logic 2.933ns (46.482%)  route 3.377ns (53.518%))
  Logic Levels:           18  (CARRY8=11 LUT2=3 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 9.318 - 5.000 ) 
    Source Clock Delay      (SCD):    3.864ns
    Clock Pessimism Removal (CPR):    -0.543ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.964ns (routing 0.677ns, distribution 1.287ns)
  Clock Net Delay (Destination): 1.775ns (routing 0.626ns, distribution 1.149ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1614, routed)        1.964     3.864    system_i/pwm_div/inst/clk_in
    SLICE_X48Y215        FDCE                                         r  system_i/pwm_div/inst/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y215        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     3.977 r  system_i/pwm_div/inst/counter_reg[4]/Q
                         net (fo=2, routed)           0.333     4.310    system_i/pwm_div/inst/counter[4]
    SLICE_X48Y211        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.220     4.530 r  system_i/pwm_div/inst/counter1_carry/CO[7]
                         net (fo=1, routed)           0.030     4.560    system_i/pwm_div/inst/counter1_carry_n_0
    SLICE_X48Y212        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.093     4.653 r  system_i/pwm_div/inst/counter1_carry__0/O[2]
                         net (fo=25, routed)          0.504     5.157    system_i/pwm_div/inst/counter1[11]
    SLICE_X48Y206        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.188     5.345 r  system_i/pwm_div/inst/counter0__0_carry__0_i_9/O
                         net (fo=1, routed)           0.015     5.360    system_i/pwm_div/inst/counter0__0_carry__0_i_9_n_0
    SLICE_X48Y206        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.172     5.532 r  system_i/pwm_div/inst/counter0__0_carry__0/CO[7]
                         net (fo=1, routed)           0.030     5.562    system_i/pwm_div/inst/counter0__0_carry__0_n_0
    SLICE_X48Y207        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.119     5.681 r  system_i/pwm_div/inst/counter0__0_carry__1/O[4]
                         net (fo=5, routed)           0.645     6.326    system_i/pwm_div/inst/counter0__0_carry__1_n_11
    SLICE_X50Y208        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.057     6.383 r  system_i/pwm_div/inst/counter0__171_carry__0_i_27/O
                         net (fo=1, routed)           0.159     6.542    system_i/pwm_div/inst/counter0__171_carry__0_i_27_n_0
    SLICE_X49Y208        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.187     6.729 r  system_i/pwm_div/inst/counter0__171_carry__0_i_11/O
                         net (fo=1, routed)           0.015     6.744    system_i/pwm_div/inst/counter0__171_carry__0_i_11_n_0
    SLICE_X49Y208        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     6.976 r  system_i/pwm_div/inst/counter0__171_carry__0/CO[7]
                         net (fo=1, routed)           0.030     7.006    system_i/pwm_div/inst/counter0__171_carry__0_n_0
    SLICE_X49Y209        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     7.071 r  system_i/pwm_div/inst/counter0__171_carry__1/CO[7]
                         net (fo=1, routed)           0.062     7.133    system_i/pwm_div/inst/counter0__171_carry__1_n_0
    SLICE_X49Y210        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     7.211 r  system_i/pwm_div/inst/counter0__171_carry__2/O[0]
                         net (fo=10, routed)          0.180     7.391    system_i/pwm_div/inst/counter0__171_carry__2_n_15
    SLICE_X49Y212        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.188     7.579 r  system_i/pwm_div/inst/counter0__248_carry_i_11/O
                         net (fo=1, routed)           0.013     7.592    system_i/pwm_div/inst/counter0__248_carry_i_11_n_0
    SLICE_X49Y212        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[4])
                                                      0.279     7.871 r  system_i/pwm_div/inst/counter0__248_carry/O[4]
                         net (fo=1, routed)           0.193     8.064    system_i/pwm_div/inst/counter0__248_carry_n_11
    SLICE_X49Y214        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.058     8.122 r  system_i/pwm_div/inst/counter0__282_carry_i_8/O
                         net (fo=1, routed)           0.013     8.135    system_i/pwm_div/inst/counter0__282_carry_i_8_n_0
    SLICE_X49Y214        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.326     8.461 r  system_i/pwm_div/inst/counter0__282_carry/O[5]
                         net (fo=1, routed)           0.553     9.014    system_i/pwm_div/inst/counter0__282_carry_n_10
    SLICE_X48Y214        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.056     9.070 r  system_i/pwm_div/inst/counter0__306_carry__0_i_3/O
                         net (fo=1, routed)           0.015     9.085    system_i/pwm_div/inst/counter0__306_carry__0_i_3_n_0
    SLICE_X48Y214        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[7])
                                                      0.194     9.279 r  system_i/pwm_div/inst/counter0__306_carry__0/O[7]
                         net (fo=2, routed)           0.350     9.629    system_i/pwm_div/inst/counter0__306_carry__0_n_8
    SLICE_X47Y213        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[4])
                                                      0.226     9.855 r  system_i/pwm_div/inst/counter0__351_carry__0/CO[4]
                         net (fo=12, routed)          0.171    10.026    system_i/pwm_div/inst/counter0__351_carry__0_n_3
    SLICE_X47Y211        LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.082    10.108 r  system_i/pwm_div/inst/counter[15]_i_1/O
                         net (fo=1, routed)           0.066    10.174    system_i/pwm_div/inst/p_0_in[15]
    SLICE_X47Y211        FDCE                                         r  system_i/pwm_div/inst/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1614, routed)        1.775     9.318    system_i/pwm_div/inst/clk_in
    SLICE_X47Y211        FDCE                                         r  system_i/pwm_div/inst/counter_reg[15]/C
                         clock pessimism             -0.543     8.775    
                         clock uncertainty           -0.062     8.713    
    SLICE_X47Y211        FDCE (Setup_GFF_SLICEL_C_D)
                                                      0.044     8.757    system_i/pwm_div/inst/counter_reg[15]
  -------------------------------------------------------------------
                         required time                          8.757    
                         arrival time                         -10.174    
  -------------------------------------------------------------------
                         slack                                 -1.417    

Slack (VIOLATED) :        -1.416ns  (required time - arrival time)
  Source:                 system_i/pwm_div/inst/counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/pwm_div/inst/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0 rise@5.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.228ns  (logic 2.838ns (45.568%)  route 3.390ns (54.432%))
  Logic Levels:           16  (CARRY8=9 LUT2=3 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.328ns = ( 9.328 - 5.000 ) 
    Source Clock Delay      (SCD):    3.956ns
    Clock Pessimism Removal (CPR):    -0.543ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.056ns (routing 0.677ns, distribution 1.379ns)
  Clock Net Delay (Destination): 1.785ns (routing 0.626ns, distribution 1.159ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1614, routed)        2.056     3.956    system_i/pwm_div/inst/clk_in
    SLICE_X47Y212        FDCE                                         r  system_i/pwm_div/inst/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y212        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.115     4.071 r  system_i/pwm_div/inst/counter_reg[9]/Q
                         net (fo=2, routed)           0.340     4.411    system_i/pwm_div/inst/counter[9]
    SLICE_X48Y212        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[4])
                                                      0.285     4.696 r  system_i/pwm_div/inst/counter1_carry__0/O[4]
                         net (fo=25, routed)          0.465     5.161    system_i/pwm_div/inst/counter1[13]
    SLICE_X47Y209        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.227     5.388 r  system_i/pwm_div/inst/counter0__106_carry__0_i_9/O
                         net (fo=1, routed)           0.015     5.403    system_i/pwm_div/inst/counter0__106_carry__0_i_9_n_0
    SLICE_X47Y209        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.172     5.575 r  system_i/pwm_div/inst/counter0__106_carry__0/CO[7]
                         net (fo=1, routed)           0.062     5.637    system_i/pwm_div/inst/counter0__106_carry__0_n_0
    SLICE_X47Y210        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.106     5.743 r  system_i/pwm_div/inst/counter0__106_carry__1/O[1]
                         net (fo=4, routed)           0.716     6.459    system_i/pwm_div/inst/counter0__106_carry__1_n_14
    SLICE_X50Y209        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.150     6.609 r  system_i/pwm_div/inst/counter0__171_carry__1_i_3/O
                         net (fo=2, routed)           0.151     6.760    system_i/pwm_div/inst/counter0__171_carry__1_i_3_n_0
    SLICE_X49Y209        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.056     6.816 r  system_i/pwm_div/inst/counter0__171_carry__1_i_11/O
                         net (fo=1, routed)           0.015     6.831    system_i/pwm_div/inst/counter0__171_carry__1_i_11_n_0
    SLICE_X49Y209        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     7.063 r  system_i/pwm_div/inst/counter0__171_carry__1/CO[7]
                         net (fo=1, routed)           0.062     7.125    system_i/pwm_div/inst/counter0__171_carry__1_n_0
    SLICE_X49Y210        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     7.203 r  system_i/pwm_div/inst/counter0__171_carry__2/O[0]
                         net (fo=10, routed)          0.180     7.383    system_i/pwm_div/inst/counter0__171_carry__2_n_15
    SLICE_X49Y212        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.188     7.571 r  system_i/pwm_div/inst/counter0__248_carry_i_11/O
                         net (fo=1, routed)           0.013     7.584    system_i/pwm_div/inst/counter0__248_carry_i_11_n_0
    SLICE_X49Y212        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[4])
                                                      0.279     7.863 r  system_i/pwm_div/inst/counter0__248_carry/O[4]
                         net (fo=1, routed)           0.193     8.056    system_i/pwm_div/inst/counter0__248_carry_n_11
    SLICE_X49Y214        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.058     8.114 r  system_i/pwm_div/inst/counter0__282_carry_i_8/O
                         net (fo=1, routed)           0.013     8.127    system_i/pwm_div/inst/counter0__282_carry_i_8_n_0
    SLICE_X49Y214        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.326     8.453 r  system_i/pwm_div/inst/counter0__282_carry/O[5]
                         net (fo=1, routed)           0.553     9.006    system_i/pwm_div/inst/counter0__282_carry_n_10
    SLICE_X48Y214        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.056     9.062 r  system_i/pwm_div/inst/counter0__306_carry__0_i_3/O
                         net (fo=1, routed)           0.015     9.077    system_i/pwm_div/inst/counter0__306_carry__0_i_3_n_0
    SLICE_X48Y214        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[7])
                                                      0.194     9.271 r  system_i/pwm_div/inst/counter0__306_carry__0/O[7]
                         net (fo=2, routed)           0.350     9.621    system_i/pwm_div/inst/counter0__306_carry__0_n_8
    SLICE_X47Y213        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[4])
                                                      0.226     9.847 r  system_i/pwm_div/inst/counter0__351_carry__0/CO[4]
                         net (fo=12, routed)          0.222    10.069    system_i/pwm_div/inst/counter0__351_carry__0_n_3
    SLICE_X48Y212        LUT3 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.090    10.159 r  system_i/pwm_div/inst/counter[12]_i_1/O
                         net (fo=1, routed)           0.025    10.184    system_i/pwm_div/inst/p_0_in[12]
    SLICE_X48Y212        FDCE                                         r  system_i/pwm_div/inst/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1614, routed)        1.785     9.328    system_i/pwm_div/inst/clk_in
    SLICE_X48Y212        FDCE                                         r  system_i/pwm_div/inst/counter_reg[12]/C
                         clock pessimism             -0.543     8.785    
                         clock uncertainty           -0.062     8.722    
    SLICE_X48Y212        FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.046     8.768    system_i/pwm_div/inst/counter_reg[12]
  -------------------------------------------------------------------
                         required time                          8.768    
                         arrival time                         -10.184    
  -------------------------------------------------------------------
                         slack                                 -1.416    

Slack (VIOLATED) :        -1.414ns  (required time - arrival time)
  Source:                 system_i/pwm_div/inst/counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/pwm_div/inst/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0 rise@5.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.226ns  (logic 2.836ns (45.551%)  route 3.390ns (54.449%))
  Logic Levels:           16  (CARRY8=9 LUT2=3 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.328ns = ( 9.328 - 5.000 ) 
    Source Clock Delay      (SCD):    3.956ns
    Clock Pessimism Removal (CPR):    -0.543ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.056ns (routing 0.677ns, distribution 1.379ns)
  Clock Net Delay (Destination): 1.785ns (routing 0.626ns, distribution 1.159ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1614, routed)        2.056     3.956    system_i/pwm_div/inst/clk_in
    SLICE_X47Y212        FDCE                                         r  system_i/pwm_div/inst/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y212        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.115     4.071 r  system_i/pwm_div/inst/counter_reg[9]/Q
                         net (fo=2, routed)           0.340     4.411    system_i/pwm_div/inst/counter[9]
    SLICE_X48Y212        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[4])
                                                      0.285     4.696 r  system_i/pwm_div/inst/counter1_carry__0/O[4]
                         net (fo=25, routed)          0.465     5.161    system_i/pwm_div/inst/counter1[13]
    SLICE_X47Y209        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.227     5.388 r  system_i/pwm_div/inst/counter0__106_carry__0_i_9/O
                         net (fo=1, routed)           0.015     5.403    system_i/pwm_div/inst/counter0__106_carry__0_i_9_n_0
    SLICE_X47Y209        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.172     5.575 r  system_i/pwm_div/inst/counter0__106_carry__0/CO[7]
                         net (fo=1, routed)           0.062     5.637    system_i/pwm_div/inst/counter0__106_carry__0_n_0
    SLICE_X47Y210        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.106     5.743 r  system_i/pwm_div/inst/counter0__106_carry__1/O[1]
                         net (fo=4, routed)           0.716     6.459    system_i/pwm_div/inst/counter0__106_carry__1_n_14
    SLICE_X50Y209        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.150     6.609 r  system_i/pwm_div/inst/counter0__171_carry__1_i_3/O
                         net (fo=2, routed)           0.151     6.760    system_i/pwm_div/inst/counter0__171_carry__1_i_3_n_0
    SLICE_X49Y209        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.056     6.816 r  system_i/pwm_div/inst/counter0__171_carry__1_i_11/O
                         net (fo=1, routed)           0.015     6.831    system_i/pwm_div/inst/counter0__171_carry__1_i_11_n_0
    SLICE_X49Y209        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     7.063 r  system_i/pwm_div/inst/counter0__171_carry__1/CO[7]
                         net (fo=1, routed)           0.062     7.125    system_i/pwm_div/inst/counter0__171_carry__1_n_0
    SLICE_X49Y210        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     7.203 r  system_i/pwm_div/inst/counter0__171_carry__2/O[0]
                         net (fo=10, routed)          0.180     7.383    system_i/pwm_div/inst/counter0__171_carry__2_n_15
    SLICE_X49Y212        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.188     7.571 r  system_i/pwm_div/inst/counter0__248_carry_i_11/O
                         net (fo=1, routed)           0.013     7.584    system_i/pwm_div/inst/counter0__248_carry_i_11_n_0
    SLICE_X49Y212        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[4])
                                                      0.279     7.863 r  system_i/pwm_div/inst/counter0__248_carry/O[4]
                         net (fo=1, routed)           0.193     8.056    system_i/pwm_div/inst/counter0__248_carry_n_11
    SLICE_X49Y214        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.058     8.114 r  system_i/pwm_div/inst/counter0__282_carry_i_8/O
                         net (fo=1, routed)           0.013     8.127    system_i/pwm_div/inst/counter0__282_carry_i_8_n_0
    SLICE_X49Y214        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.326     8.453 r  system_i/pwm_div/inst/counter0__282_carry/O[5]
                         net (fo=1, routed)           0.553     9.006    system_i/pwm_div/inst/counter0__282_carry_n_10
    SLICE_X48Y214        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.056     9.062 r  system_i/pwm_div/inst/counter0__306_carry__0_i_3/O
                         net (fo=1, routed)           0.015     9.077    system_i/pwm_div/inst/counter0__306_carry__0_i_3_n_0
    SLICE_X48Y214        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[7])
                                                      0.194     9.271 r  system_i/pwm_div/inst/counter0__306_carry__0/O[7]
                         net (fo=2, routed)           0.350     9.621    system_i/pwm_div/inst/counter0__306_carry__0_n_8
    SLICE_X47Y213        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[4])
                                                      0.226     9.847 r  system_i/pwm_div/inst/counter0__351_carry__0/CO[4]
                         net (fo=12, routed)          0.224    10.071    system_i/pwm_div/inst/counter0__351_carry__0_n_3
    SLICE_X48Y212        LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.088    10.159 r  system_i/pwm_div/inst/counter[14]_i_1/O
                         net (fo=1, routed)           0.023    10.182    system_i/pwm_div/inst/p_0_in[14]
    SLICE_X48Y212        FDCE                                         r  system_i/pwm_div/inst/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1614, routed)        1.785     9.328    system_i/pwm_div/inst/clk_in
    SLICE_X48Y212        FDCE                                         r  system_i/pwm_div/inst/counter_reg[14]/C
                         clock pessimism             -0.543     8.785    
                         clock uncertainty           -0.062     8.722    
    SLICE_X48Y212        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.046     8.768    system_i/pwm_div/inst/counter_reg[14]
  -------------------------------------------------------------------
                         required time                          8.768    
                         arrival time                         -10.182    
  -------------------------------------------------------------------
                         slack                                 -1.414    

Slack (VIOLATED) :        -1.396ns  (required time - arrival time)
  Source:                 system_i/pwm_div/inst/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/pwm_div/inst/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0 rise@5.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.291ns  (logic 2.950ns (46.892%)  route 3.341ns (53.108%))
  Logic Levels:           18  (CARRY8=11 LUT2=3 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 9.318 - 5.000 ) 
    Source Clock Delay      (SCD):    3.864ns
    Clock Pessimism Removal (CPR):    -0.543ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.964ns (routing 0.677ns, distribution 1.287ns)
  Clock Net Delay (Destination): 1.775ns (routing 0.626ns, distribution 1.149ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1614, routed)        1.964     3.864    system_i/pwm_div/inst/clk_in
    SLICE_X48Y215        FDCE                                         r  system_i/pwm_div/inst/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y215        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     3.977 r  system_i/pwm_div/inst/counter_reg[4]/Q
                         net (fo=2, routed)           0.333     4.310    system_i/pwm_div/inst/counter[4]
    SLICE_X48Y211        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.220     4.530 r  system_i/pwm_div/inst/counter1_carry/CO[7]
                         net (fo=1, routed)           0.030     4.560    system_i/pwm_div/inst/counter1_carry_n_0
    SLICE_X48Y212        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.093     4.653 r  system_i/pwm_div/inst/counter1_carry__0/O[2]
                         net (fo=25, routed)          0.504     5.157    system_i/pwm_div/inst/counter1[11]
    SLICE_X48Y206        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.188     5.345 r  system_i/pwm_div/inst/counter0__0_carry__0_i_9/O
                         net (fo=1, routed)           0.015     5.360    system_i/pwm_div/inst/counter0__0_carry__0_i_9_n_0
    SLICE_X48Y206        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.172     5.532 r  system_i/pwm_div/inst/counter0__0_carry__0/CO[7]
                         net (fo=1, routed)           0.030     5.562    system_i/pwm_div/inst/counter0__0_carry__0_n_0
    SLICE_X48Y207        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.119     5.681 r  system_i/pwm_div/inst/counter0__0_carry__1/O[4]
                         net (fo=5, routed)           0.645     6.326    system_i/pwm_div/inst/counter0__0_carry__1_n_11
    SLICE_X50Y208        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.057     6.383 r  system_i/pwm_div/inst/counter0__171_carry__0_i_27/O
                         net (fo=1, routed)           0.159     6.542    system_i/pwm_div/inst/counter0__171_carry__0_i_27_n_0
    SLICE_X49Y208        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.187     6.729 r  system_i/pwm_div/inst/counter0__171_carry__0_i_11/O
                         net (fo=1, routed)           0.015     6.744    system_i/pwm_div/inst/counter0__171_carry__0_i_11_n_0
    SLICE_X49Y208        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     6.976 r  system_i/pwm_div/inst/counter0__171_carry__0/CO[7]
                         net (fo=1, routed)           0.030     7.006    system_i/pwm_div/inst/counter0__171_carry__0_n_0
    SLICE_X49Y209        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     7.071 r  system_i/pwm_div/inst/counter0__171_carry__1/CO[7]
                         net (fo=1, routed)           0.062     7.133    system_i/pwm_div/inst/counter0__171_carry__1_n_0
    SLICE_X49Y210        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     7.211 r  system_i/pwm_div/inst/counter0__171_carry__2/O[0]
                         net (fo=10, routed)          0.180     7.391    system_i/pwm_div/inst/counter0__171_carry__2_n_15
    SLICE_X49Y212        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.188     7.579 r  system_i/pwm_div/inst/counter0__248_carry_i_11/O
                         net (fo=1, routed)           0.013     7.592    system_i/pwm_div/inst/counter0__248_carry_i_11_n_0
    SLICE_X49Y212        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[4])
                                                      0.279     7.871 r  system_i/pwm_div/inst/counter0__248_carry/O[4]
                         net (fo=1, routed)           0.193     8.064    system_i/pwm_div/inst/counter0__248_carry_n_11
    SLICE_X49Y214        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.058     8.122 r  system_i/pwm_div/inst/counter0__282_carry_i_8/O
                         net (fo=1, routed)           0.013     8.135    system_i/pwm_div/inst/counter0__282_carry_i_8_n_0
    SLICE_X49Y214        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.326     8.461 r  system_i/pwm_div/inst/counter0__282_carry/O[5]
                         net (fo=1, routed)           0.553     9.014    system_i/pwm_div/inst/counter0__282_carry_n_10
    SLICE_X48Y214        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.056     9.070 r  system_i/pwm_div/inst/counter0__306_carry__0_i_3/O
                         net (fo=1, routed)           0.015     9.085    system_i/pwm_div/inst/counter0__306_carry__0_i_3_n_0
    SLICE_X48Y214        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[7])
                                                      0.194     9.279 r  system_i/pwm_div/inst/counter0__306_carry__0/O[7]
                         net (fo=2, routed)           0.350     9.629    system_i/pwm_div/inst/counter0__306_carry__0_n_8
    SLICE_X47Y213        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[4])
                                                      0.226     9.855 r  system_i/pwm_div/inst/counter0__351_carry__0/CO[4]
                         net (fo=12, routed)          0.170    10.025    system_i/pwm_div/inst/counter0__351_carry__0_n_3
    SLICE_X47Y211        LUT3 (Prop_F5LUT_SLICEL_I1_O)
                                                      0.099    10.124 r  system_i/pwm_div/inst/counter[6]_i_1/O
                         net (fo=1, routed)           0.031    10.155    system_i/pwm_div/inst/p_0_in[6]
    SLICE_X47Y211        FDCE                                         r  system_i/pwm_div/inst/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1614, routed)        1.775     9.318    system_i/pwm_div/inst/clk_in
    SLICE_X47Y211        FDCE                                         r  system_i/pwm_div/inst/counter_reg[6]/C
                         clock pessimism             -0.543     8.775    
                         clock uncertainty           -0.062     8.713    
    SLICE_X47Y211        FDCE (Setup_FFF2_SLICEL_C_D)
                                                      0.046     8.759    system_i/pwm_div/inst/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          8.759    
                         arrival time                         -10.155    
  -------------------------------------------------------------------
                         slack                                 -1.396    

Slack (VIOLATED) :        -1.392ns  (required time - arrival time)
  Source:                 system_i/pwm_div/inst/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/pwm_div/inst/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0 rise@5.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.285ns  (logic 2.908ns (46.269%)  route 3.377ns (53.731%))
  Logic Levels:           18  (CARRY8=11 LUT2=3 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 9.318 - 5.000 ) 
    Source Clock Delay      (SCD):    3.864ns
    Clock Pessimism Removal (CPR):    -0.543ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.964ns (routing 0.677ns, distribution 1.287ns)
  Clock Net Delay (Destination): 1.775ns (routing 0.626ns, distribution 1.149ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1614, routed)        1.964     3.864    system_i/pwm_div/inst/clk_in
    SLICE_X48Y215        FDCE                                         r  system_i/pwm_div/inst/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y215        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     3.977 r  system_i/pwm_div/inst/counter_reg[4]/Q
                         net (fo=2, routed)           0.333     4.310    system_i/pwm_div/inst/counter[4]
    SLICE_X48Y211        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.220     4.530 r  system_i/pwm_div/inst/counter1_carry/CO[7]
                         net (fo=1, routed)           0.030     4.560    system_i/pwm_div/inst/counter1_carry_n_0
    SLICE_X48Y212        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.093     4.653 r  system_i/pwm_div/inst/counter1_carry__0/O[2]
                         net (fo=25, routed)          0.504     5.157    system_i/pwm_div/inst/counter1[11]
    SLICE_X48Y206        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.188     5.345 r  system_i/pwm_div/inst/counter0__0_carry__0_i_9/O
                         net (fo=1, routed)           0.015     5.360    system_i/pwm_div/inst/counter0__0_carry__0_i_9_n_0
    SLICE_X48Y206        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.172     5.532 r  system_i/pwm_div/inst/counter0__0_carry__0/CO[7]
                         net (fo=1, routed)           0.030     5.562    system_i/pwm_div/inst/counter0__0_carry__0_n_0
    SLICE_X48Y207        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.119     5.681 r  system_i/pwm_div/inst/counter0__0_carry__1/O[4]
                         net (fo=5, routed)           0.645     6.326    system_i/pwm_div/inst/counter0__0_carry__1_n_11
    SLICE_X50Y208        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.057     6.383 r  system_i/pwm_div/inst/counter0__171_carry__0_i_27/O
                         net (fo=1, routed)           0.159     6.542    system_i/pwm_div/inst/counter0__171_carry__0_i_27_n_0
    SLICE_X49Y208        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.187     6.729 r  system_i/pwm_div/inst/counter0__171_carry__0_i_11/O
                         net (fo=1, routed)           0.015     6.744    system_i/pwm_div/inst/counter0__171_carry__0_i_11_n_0
    SLICE_X49Y208        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     6.976 r  system_i/pwm_div/inst/counter0__171_carry__0/CO[7]
                         net (fo=1, routed)           0.030     7.006    system_i/pwm_div/inst/counter0__171_carry__0_n_0
    SLICE_X49Y209        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     7.071 r  system_i/pwm_div/inst/counter0__171_carry__1/CO[7]
                         net (fo=1, routed)           0.062     7.133    system_i/pwm_div/inst/counter0__171_carry__1_n_0
    SLICE_X49Y210        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     7.211 r  system_i/pwm_div/inst/counter0__171_carry__2/O[0]
                         net (fo=10, routed)          0.180     7.391    system_i/pwm_div/inst/counter0__171_carry__2_n_15
    SLICE_X49Y212        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.188     7.579 r  system_i/pwm_div/inst/counter0__248_carry_i_11/O
                         net (fo=1, routed)           0.013     7.592    system_i/pwm_div/inst/counter0__248_carry_i_11_n_0
    SLICE_X49Y212        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[4])
                                                      0.279     7.871 r  system_i/pwm_div/inst/counter0__248_carry/O[4]
                         net (fo=1, routed)           0.193     8.064    system_i/pwm_div/inst/counter0__248_carry_n_11
    SLICE_X49Y214        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.058     8.122 r  system_i/pwm_div/inst/counter0__282_carry_i_8/O
                         net (fo=1, routed)           0.013     8.135    system_i/pwm_div/inst/counter0__282_carry_i_8_n_0
    SLICE_X49Y214        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.326     8.461 r  system_i/pwm_div/inst/counter0__282_carry/O[5]
                         net (fo=1, routed)           0.553     9.014    system_i/pwm_div/inst/counter0__282_carry_n_10
    SLICE_X48Y214        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.056     9.070 r  system_i/pwm_div/inst/counter0__306_carry__0_i_3/O
                         net (fo=1, routed)           0.015     9.085    system_i/pwm_div/inst/counter0__306_carry__0_i_3_n_0
    SLICE_X48Y214        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[7])
                                                      0.194     9.279 r  system_i/pwm_div/inst/counter0__306_carry__0/O[7]
                         net (fo=2, routed)           0.350     9.629    system_i/pwm_div/inst/counter0__306_carry__0_n_8
    SLICE_X47Y213        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[4])
                                                      0.226     9.855 r  system_i/pwm_div/inst/counter0__351_carry__0/CO[4]
                         net (fo=12, routed)          0.174    10.029    system_i/pwm_div/inst/counter0__351_carry__0_n_3
    SLICE_X47Y211        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.057    10.086 r  system_i/pwm_div/inst/counter[7]_i_1/O
                         net (fo=1, routed)           0.063    10.149    system_i/pwm_div/inst/p_0_in[7]
    SLICE_X47Y211        FDCE                                         r  system_i/pwm_div/inst/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1614, routed)        1.775     9.318    system_i/pwm_div/inst/clk_in
    SLICE_X47Y211        FDCE                                         r  system_i/pwm_div/inst/counter_reg[7]/C
                         clock pessimism             -0.543     8.775    
                         clock uncertainty           -0.062     8.713    
    SLICE_X47Y211        FDCE (Setup_EFF_SLICEL_C_D)
                                                      0.044     8.757    system_i/pwm_div/inst/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          8.757    
                         arrival time                         -10.149    
  -------------------------------------------------------------------
                         slack                                 -1.392    

Slack (VIOLATED) :        -1.382ns  (required time - arrival time)
  Source:                 system_i/pwm_div/inst/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/pwm_div/inst/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0 rise@5.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.277ns  (logic 2.941ns (46.854%)  route 3.336ns (53.146%))
  Logic Levels:           18  (CARRY8=11 LUT2=3 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 9.318 - 5.000 ) 
    Source Clock Delay      (SCD):    3.864ns
    Clock Pessimism Removal (CPR):    -0.543ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.964ns (routing 0.677ns, distribution 1.287ns)
  Clock Net Delay (Destination): 1.775ns (routing 0.626ns, distribution 1.149ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1614, routed)        1.964     3.864    system_i/pwm_div/inst/clk_in
    SLICE_X48Y215        FDCE                                         r  system_i/pwm_div/inst/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y215        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     3.977 r  system_i/pwm_div/inst/counter_reg[4]/Q
                         net (fo=2, routed)           0.333     4.310    system_i/pwm_div/inst/counter[4]
    SLICE_X48Y211        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.220     4.530 r  system_i/pwm_div/inst/counter1_carry/CO[7]
                         net (fo=1, routed)           0.030     4.560    system_i/pwm_div/inst/counter1_carry_n_0
    SLICE_X48Y212        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.093     4.653 r  system_i/pwm_div/inst/counter1_carry__0/O[2]
                         net (fo=25, routed)          0.504     5.157    system_i/pwm_div/inst/counter1[11]
    SLICE_X48Y206        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.188     5.345 r  system_i/pwm_div/inst/counter0__0_carry__0_i_9/O
                         net (fo=1, routed)           0.015     5.360    system_i/pwm_div/inst/counter0__0_carry__0_i_9_n_0
    SLICE_X48Y206        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.172     5.532 r  system_i/pwm_div/inst/counter0__0_carry__0/CO[7]
                         net (fo=1, routed)           0.030     5.562    system_i/pwm_div/inst/counter0__0_carry__0_n_0
    SLICE_X48Y207        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.119     5.681 r  system_i/pwm_div/inst/counter0__0_carry__1/O[4]
                         net (fo=5, routed)           0.645     6.326    system_i/pwm_div/inst/counter0__0_carry__1_n_11
    SLICE_X50Y208        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.057     6.383 r  system_i/pwm_div/inst/counter0__171_carry__0_i_27/O
                         net (fo=1, routed)           0.159     6.542    system_i/pwm_div/inst/counter0__171_carry__0_i_27_n_0
    SLICE_X49Y208        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.187     6.729 r  system_i/pwm_div/inst/counter0__171_carry__0_i_11/O
                         net (fo=1, routed)           0.015     6.744    system_i/pwm_div/inst/counter0__171_carry__0_i_11_n_0
    SLICE_X49Y208        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     6.976 r  system_i/pwm_div/inst/counter0__171_carry__0/CO[7]
                         net (fo=1, routed)           0.030     7.006    system_i/pwm_div/inst/counter0__171_carry__0_n_0
    SLICE_X49Y209        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     7.071 r  system_i/pwm_div/inst/counter0__171_carry__1/CO[7]
                         net (fo=1, routed)           0.062     7.133    system_i/pwm_div/inst/counter0__171_carry__1_n_0
    SLICE_X49Y210        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     7.211 r  system_i/pwm_div/inst/counter0__171_carry__2/O[0]
                         net (fo=10, routed)          0.180     7.391    system_i/pwm_div/inst/counter0__171_carry__2_n_15
    SLICE_X49Y212        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.188     7.579 r  system_i/pwm_div/inst/counter0__248_carry_i_11/O
                         net (fo=1, routed)           0.013     7.592    system_i/pwm_div/inst/counter0__248_carry_i_11_n_0
    SLICE_X49Y212        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[4])
                                                      0.279     7.871 r  system_i/pwm_div/inst/counter0__248_carry/O[4]
                         net (fo=1, routed)           0.193     8.064    system_i/pwm_div/inst/counter0__248_carry_n_11
    SLICE_X49Y214        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.058     8.122 r  system_i/pwm_div/inst/counter0__282_carry_i_8/O
                         net (fo=1, routed)           0.013     8.135    system_i/pwm_div/inst/counter0__282_carry_i_8_n_0
    SLICE_X49Y214        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.326     8.461 r  system_i/pwm_div/inst/counter0__282_carry/O[5]
                         net (fo=1, routed)           0.553     9.014    system_i/pwm_div/inst/counter0__282_carry_n_10
    SLICE_X48Y214        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.056     9.070 r  system_i/pwm_div/inst/counter0__306_carry__0_i_3/O
                         net (fo=1, routed)           0.015     9.085    system_i/pwm_div/inst/counter0__306_carry__0_i_3_n_0
    SLICE_X48Y214        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[7])
                                                      0.194     9.279 r  system_i/pwm_div/inst/counter0__306_carry__0/O[7]
                         net (fo=2, routed)           0.350     9.629    system_i/pwm_div/inst/counter0__306_carry__0_n_8
    SLICE_X47Y213        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[4])
                                                      0.226     9.855 r  system_i/pwm_div/inst/counter0__351_carry__0/CO[4]
                         net (fo=12, routed)          0.171    10.026    system_i/pwm_div/inst/counter0__351_carry__0_n_3
    SLICE_X47Y211        LUT3 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.090    10.116 r  system_i/pwm_div/inst/counter[5]_i_1/O
                         net (fo=1, routed)           0.025    10.141    system_i/pwm_div/inst/p_0_in[5]
    SLICE_X47Y211        FDCE                                         r  system_i/pwm_div/inst/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1614, routed)        1.775     9.318    system_i/pwm_div/inst/clk_in
    SLICE_X47Y211        FDCE                                         r  system_i/pwm_div/inst/counter_reg[5]/C
                         clock pessimism             -0.543     8.775    
                         clock uncertainty           -0.062     8.713    
    SLICE_X47Y211        FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.046     8.759    system_i/pwm_div/inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          8.759    
                         arrival time                         -10.141    
  -------------------------------------------------------------------
                         slack                                 -1.382    

Slack (VIOLATED) :        -1.369ns  (required time - arrival time)
  Source:                 system_i/pwm_div/inst/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/pwm_div/inst/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0 rise@5.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.273ns  (logic 2.908ns (46.357%)  route 3.365ns (53.643%))
  Logic Levels:           18  (CARRY8=11 LUT2=3 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.329ns = ( 9.329 - 5.000 ) 
    Source Clock Delay      (SCD):    3.864ns
    Clock Pessimism Removal (CPR):    -0.543ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.964ns (routing 0.677ns, distribution 1.287ns)
  Clock Net Delay (Destination): 1.786ns (routing 0.626ns, distribution 1.160ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1614, routed)        1.964     3.864    system_i/pwm_div/inst/clk_in
    SLICE_X48Y215        FDCE                                         r  system_i/pwm_div/inst/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y215        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     3.977 r  system_i/pwm_div/inst/counter_reg[4]/Q
                         net (fo=2, routed)           0.333     4.310    system_i/pwm_div/inst/counter[4]
    SLICE_X48Y211        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.220     4.530 r  system_i/pwm_div/inst/counter1_carry/CO[7]
                         net (fo=1, routed)           0.030     4.560    system_i/pwm_div/inst/counter1_carry_n_0
    SLICE_X48Y212        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.093     4.653 r  system_i/pwm_div/inst/counter1_carry__0/O[2]
                         net (fo=25, routed)          0.504     5.157    system_i/pwm_div/inst/counter1[11]
    SLICE_X48Y206        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.188     5.345 r  system_i/pwm_div/inst/counter0__0_carry__0_i_9/O
                         net (fo=1, routed)           0.015     5.360    system_i/pwm_div/inst/counter0__0_carry__0_i_9_n_0
    SLICE_X48Y206        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.172     5.532 r  system_i/pwm_div/inst/counter0__0_carry__0/CO[7]
                         net (fo=1, routed)           0.030     5.562    system_i/pwm_div/inst/counter0__0_carry__0_n_0
    SLICE_X48Y207        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.119     5.681 r  system_i/pwm_div/inst/counter0__0_carry__1/O[4]
                         net (fo=5, routed)           0.645     6.326    system_i/pwm_div/inst/counter0__0_carry__1_n_11
    SLICE_X50Y208        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.057     6.383 r  system_i/pwm_div/inst/counter0__171_carry__0_i_27/O
                         net (fo=1, routed)           0.159     6.542    system_i/pwm_div/inst/counter0__171_carry__0_i_27_n_0
    SLICE_X49Y208        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.187     6.729 r  system_i/pwm_div/inst/counter0__171_carry__0_i_11/O
                         net (fo=1, routed)           0.015     6.744    system_i/pwm_div/inst/counter0__171_carry__0_i_11_n_0
    SLICE_X49Y208        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     6.976 r  system_i/pwm_div/inst/counter0__171_carry__0/CO[7]
                         net (fo=1, routed)           0.030     7.006    system_i/pwm_div/inst/counter0__171_carry__0_n_0
    SLICE_X49Y209        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     7.071 r  system_i/pwm_div/inst/counter0__171_carry__1/CO[7]
                         net (fo=1, routed)           0.062     7.133    system_i/pwm_div/inst/counter0__171_carry__1_n_0
    SLICE_X49Y210        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     7.211 r  system_i/pwm_div/inst/counter0__171_carry__2/O[0]
                         net (fo=10, routed)          0.180     7.391    system_i/pwm_div/inst/counter0__171_carry__2_n_15
    SLICE_X49Y212        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.188     7.579 r  system_i/pwm_div/inst/counter0__248_carry_i_11/O
                         net (fo=1, routed)           0.013     7.592    system_i/pwm_div/inst/counter0__248_carry_i_11_n_0
    SLICE_X49Y212        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[4])
                                                      0.279     7.871 r  system_i/pwm_div/inst/counter0__248_carry/O[4]
                         net (fo=1, routed)           0.193     8.064    system_i/pwm_div/inst/counter0__248_carry_n_11
    SLICE_X49Y214        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.058     8.122 r  system_i/pwm_div/inst/counter0__282_carry_i_8/O
                         net (fo=1, routed)           0.013     8.135    system_i/pwm_div/inst/counter0__282_carry_i_8_n_0
    SLICE_X49Y214        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.326     8.461 r  system_i/pwm_div/inst/counter0__282_carry/O[5]
                         net (fo=1, routed)           0.553     9.014    system_i/pwm_div/inst/counter0__282_carry_n_10
    SLICE_X48Y214        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.056     9.070 r  system_i/pwm_div/inst/counter0__306_carry__0_i_3/O
                         net (fo=1, routed)           0.015     9.085    system_i/pwm_div/inst/counter0__306_carry__0_i_3_n_0
    SLICE_X48Y214        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[7])
                                                      0.194     9.279 r  system_i/pwm_div/inst/counter0__306_carry__0/O[7]
                         net (fo=2, routed)           0.350     9.629    system_i/pwm_div/inst/counter0__306_carry__0_n_8
    SLICE_X47Y213        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[4])
                                                      0.226     9.855 r  system_i/pwm_div/inst/counter0__351_carry__0/CO[4]
                         net (fo=12, routed)          0.159    10.014    system_i/pwm_div/inst/counter0__351_carry__0_n_3
    SLICE_X47Y215        LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.057    10.071 r  system_i/pwm_div/inst/counter[11]_i_1/O
                         net (fo=1, routed)           0.066    10.137    system_i/pwm_div/inst/p_0_in[11]
    SLICE_X47Y215        FDCE                                         r  system_i/pwm_div/inst/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1614, routed)        1.786     9.329    system_i/pwm_div/inst/clk_in
    SLICE_X47Y215        FDCE                                         r  system_i/pwm_div/inst/counter_reg[11]/C
                         clock pessimism             -0.543     8.786    
                         clock uncertainty           -0.062     8.724    
    SLICE_X47Y215        FDCE (Setup_GFF_SLICEL_C_D)
                                                      0.044     8.768    system_i/pwm_div/inst/counter_reg[11]
  -------------------------------------------------------------------
                         required time                          8.768    
                         arrival time                         -10.137    
  -------------------------------------------------------------------
                         slack                                 -1.369    

Slack (VIOLATED) :        -1.358ns  (required time - arrival time)
  Source:                 system_i/pwm_div/inst/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/pwm_div/inst/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0 rise@5.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.339ns  (logic 2.943ns (46.427%)  route 3.396ns (53.573%))
  Logic Levels:           18  (CARRY8=11 LUT2=3 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.404ns = ( 9.404 - 5.000 ) 
    Source Clock Delay      (SCD):    3.864ns
    Clock Pessimism Removal (CPR):    -0.543ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.964ns (routing 0.677ns, distribution 1.287ns)
  Clock Net Delay (Destination): 1.861ns (routing 0.626ns, distribution 1.235ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1614, routed)        1.964     3.864    system_i/pwm_div/inst/clk_in
    SLICE_X48Y215        FDCE                                         r  system_i/pwm_div/inst/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y215        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     3.977 r  system_i/pwm_div/inst/counter_reg[4]/Q
                         net (fo=2, routed)           0.333     4.310    system_i/pwm_div/inst/counter[4]
    SLICE_X48Y211        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.220     4.530 r  system_i/pwm_div/inst/counter1_carry/CO[7]
                         net (fo=1, routed)           0.030     4.560    system_i/pwm_div/inst/counter1_carry_n_0
    SLICE_X48Y212        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.093     4.653 r  system_i/pwm_div/inst/counter1_carry__0/O[2]
                         net (fo=25, routed)          0.504     5.157    system_i/pwm_div/inst/counter1[11]
    SLICE_X48Y206        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.188     5.345 r  system_i/pwm_div/inst/counter0__0_carry__0_i_9/O
                         net (fo=1, routed)           0.015     5.360    system_i/pwm_div/inst/counter0__0_carry__0_i_9_n_0
    SLICE_X48Y206        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.172     5.532 r  system_i/pwm_div/inst/counter0__0_carry__0/CO[7]
                         net (fo=1, routed)           0.030     5.562    system_i/pwm_div/inst/counter0__0_carry__0_n_0
    SLICE_X48Y207        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.119     5.681 r  system_i/pwm_div/inst/counter0__0_carry__1/O[4]
                         net (fo=5, routed)           0.645     6.326    system_i/pwm_div/inst/counter0__0_carry__1_n_11
    SLICE_X50Y208        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.057     6.383 r  system_i/pwm_div/inst/counter0__171_carry__0_i_27/O
                         net (fo=1, routed)           0.159     6.542    system_i/pwm_div/inst/counter0__171_carry__0_i_27_n_0
    SLICE_X49Y208        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.187     6.729 r  system_i/pwm_div/inst/counter0__171_carry__0_i_11/O
                         net (fo=1, routed)           0.015     6.744    system_i/pwm_div/inst/counter0__171_carry__0_i_11_n_0
    SLICE_X49Y208        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     6.976 r  system_i/pwm_div/inst/counter0__171_carry__0/CO[7]
                         net (fo=1, routed)           0.030     7.006    system_i/pwm_div/inst/counter0__171_carry__0_n_0
    SLICE_X49Y209        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     7.071 r  system_i/pwm_div/inst/counter0__171_carry__1/CO[7]
                         net (fo=1, routed)           0.062     7.133    system_i/pwm_div/inst/counter0__171_carry__1_n_0
    SLICE_X49Y210        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     7.211 r  system_i/pwm_div/inst/counter0__171_carry__2/O[0]
                         net (fo=10, routed)          0.180     7.391    system_i/pwm_div/inst/counter0__171_carry__2_n_15
    SLICE_X49Y212        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.188     7.579 r  system_i/pwm_div/inst/counter0__248_carry_i_11/O
                         net (fo=1, routed)           0.013     7.592    system_i/pwm_div/inst/counter0__248_carry_i_11_n_0
    SLICE_X49Y212        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[4])
                                                      0.279     7.871 r  system_i/pwm_div/inst/counter0__248_carry/O[4]
                         net (fo=1, routed)           0.193     8.064    system_i/pwm_div/inst/counter0__248_carry_n_11
    SLICE_X49Y214        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.058     8.122 r  system_i/pwm_div/inst/counter0__282_carry_i_8/O
                         net (fo=1, routed)           0.013     8.135    system_i/pwm_div/inst/counter0__282_carry_i_8_n_0
    SLICE_X49Y214        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.326     8.461 r  system_i/pwm_div/inst/counter0__282_carry/O[5]
                         net (fo=1, routed)           0.553     9.014    system_i/pwm_div/inst/counter0__282_carry_n_10
    SLICE_X48Y214        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.056     9.070 r  system_i/pwm_div/inst/counter0__306_carry__0_i_3/O
                         net (fo=1, routed)           0.015     9.085    system_i/pwm_div/inst/counter0__306_carry__0_i_3_n_0
    SLICE_X48Y214        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[7])
                                                      0.194     9.279 r  system_i/pwm_div/inst/counter0__306_carry__0/O[7]
                         net (fo=2, routed)           0.350     9.629    system_i/pwm_div/inst/counter0__306_carry__0_n_8
    SLICE_X47Y213        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[4])
                                                      0.226     9.855 r  system_i/pwm_div/inst/counter0__351_carry__0/CO[4]
                         net (fo=12, routed)          0.229    10.084    system_i/pwm_div/inst/counter0__351_carry__0_n_3
    SLICE_X47Y212        LUT3 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.092    10.176 r  system_i/pwm_div/inst/counter[10]_i_1/O
                         net (fo=1, routed)           0.027    10.203    system_i/pwm_div/inst/p_0_in[10]
    SLICE_X47Y212        FDCE                                         r  system_i/pwm_div/inst/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1614, routed)        1.861     9.404    system_i/pwm_div/inst/clk_in
    SLICE_X47Y212        FDCE                                         r  system_i/pwm_div/inst/counter_reg[10]/C
                         clock pessimism             -0.543     8.861    
                         clock uncertainty           -0.062     8.799    
    SLICE_X47Y212        FDCE (Setup_AFF2_SLICEL_C_D)
                                                      0.046     8.845    system_i/pwm_div/inst/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          8.845    
                         arrival time                         -10.203    
  -------------------------------------------------------------------
                         slack                                 -1.358    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 system_i/axi_inter/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[74]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/axi_inter/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0 rise@0.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.115ns (46.000%)  route 0.135ns (54.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.227ns
    Source Clock Delay      (SCD):    4.634ns
    Clock Pessimism Removal (CPR):    -0.532ns
  Clock Net Delay (Source):      2.091ns (routing 0.626ns, distribution 1.465ns)
  Clock Net Delay (Destination): 2.327ns (routing 0.677ns, distribution 1.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     1.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1614, routed)        2.091     4.634    system_i/axi_inter/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X4Y193         FDRE                                         r  system_i/axi_inter/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[74]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y193         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     4.749 r  system_i/axi_inter/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[74]/Q
                         net (fo=1, routed)           0.135     4.884    system_i/axi_inter/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[15]_1[34]
    SLICE_X3Y193         FDRE                                         r  system_i/axi_inter/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1614, routed)        2.327     4.227    system_i/axi_inter/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X3Y193         FDRE                                         r  system_i/axi_inter/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[13]/C
                         clock pessimism              0.532     4.759    
    SLICE_X3Y193         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.102     4.861    system_i/axi_inter/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[13]
  -------------------------------------------------------------------
                         required time                         -4.861    
                         arrival time                           4.884    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 system_i/axi_io/U0/ip2bus_data_i_D1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/axi_io/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0 rise@0.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.112ns (38.488%)  route 0.179ns (61.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.164ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.221ns
    Source Clock Delay      (SCD):    4.648ns
    Clock Pessimism Removal (CPR):    -0.591ns
  Clock Net Delay (Source):      2.105ns (routing 0.626ns, distribution 1.479ns)
  Clock Net Delay (Destination): 2.321ns (routing 0.677ns, distribution 1.644ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     1.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1614, routed)        2.105     4.648    system_i/axi_io/U0/s_axi_aclk
    SLICE_X3Y179         FDRE                                         r  system_i/axi_io/U0/ip2bus_data_i_D1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y179         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.112     4.760 r  system_i/axi_io/U0/ip2bus_data_i_D1_reg[29]/Q
                         net (fo=1, routed)           0.179     4.939    system_i/axi_io/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[2]
    SLICE_X3Y183         FDRE                                         r  system_i/axi_io/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1614, routed)        2.321     4.221    system_i/axi_io/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X3Y183         FDRE                                         r  system_i/axi_io/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/C
                         clock pessimism              0.591     4.812    
    SLICE_X3Y183         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.102     4.914    system_i/axi_io/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.914    
                         arrival time                           4.939    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 system_i/axi_io/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/axi_io/U0/ip2bus_data_i_D1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0 rise@0.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.146ns (48.993%)  route 0.152ns (51.007%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.222ns
    Source Clock Delay      (SCD):    4.643ns
    Clock Pessimism Removal (CPR):    -0.591ns
  Clock Net Delay (Source):      2.100ns (routing 0.626ns, distribution 1.474ns)
  Clock Net Delay (Destination): 2.322ns (routing 0.677ns, distribution 1.645ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     1.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1614, routed)        2.100     4.643    system_i/axi_io/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X3Y181         FDRE                                         r  system_i/axi_io/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y181         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.113     4.756 r  system_i/axi_io/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/Q
                         net (fo=15, routed)          0.123     4.879    system_i/axi_io/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg
    SLICE_X3Y178         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.033     4.912 r  system_i/axi_io/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[28]_i_1/O
                         net (fo=1, routed)           0.029     4.941    system_i/axi_io/U0/ip2bus_data[28]
    SLICE_X3Y178         FDRE                                         r  system_i/axi_io/U0/ip2bus_data_i_D1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1614, routed)        2.322     4.222    system_i/axi_io/U0/s_axi_aclk
    SLICE_X3Y178         FDRE                                         r  system_i/axi_io/U0/ip2bus_data_i_D1_reg[28]/C
                         clock pessimism              0.591     4.813    
    SLICE_X3Y178         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.101     4.914    system_i/axi_io/U0/ip2bus_data_i_D1_reg[28]
  -------------------------------------------------------------------
                         required time                         -4.914    
                         arrival time                           4.941    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 system_i/axi_io/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/axi_io/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[2].reg3_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0 rise@0.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.166ns (53.205%)  route 0.146ns (46.795%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.237ns
    Source Clock Delay      (SCD):    4.646ns
    Clock Pessimism Removal (CPR):    -0.591ns
  Clock Net Delay (Source):      2.103ns (routing 0.626ns, distribution 1.477ns)
  Clock Net Delay (Destination): 2.337ns (routing 0.677ns, distribution 1.660ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     1.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1614, routed)        2.103     4.646    system_i/axi_io/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X3Y181         FDRE                                         r  system_i/axi_io/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y181         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.115     4.761 f  system_i/axi_io/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/Q
                         net (fo=5, routed)           0.115     4.876    system_i/axi_io/U0/gpio_core_1/Q[2]
    SLICE_X3Y179         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.051     4.927 r  system_i/axi_io/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[2].reg3[31]_i_2/O
                         net (fo=1, routed)           0.031     4.958    system_i/axi_io/U0/gpio_core_1/Read_Reg2_In[2]
    SLICE_X3Y179         FDRE                                         r  system_i/axi_io/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[2].reg3_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1614, routed)        2.337     4.237    system_i/axi_io/U0/gpio_core_1/s_axi_aclk
    SLICE_X3Y179         FDRE                                         r  system_i/axi_io/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[2].reg3_reg[31]/C
                         clock pessimism              0.591     4.828    
    SLICE_X3Y179         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.101     4.929    system_i/axi_io/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[2].reg3_reg[31]
  -------------------------------------------------------------------
                         required time                         -4.929    
                         arrival time                           4.958    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 system_i/axi_io/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/axi_io/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[1].reg3_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0 rise@0.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.167ns (53.185%)  route 0.147ns (46.815%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.237ns
    Source Clock Delay      (SCD):    4.646ns
    Clock Pessimism Removal (CPR):    -0.591ns
  Clock Net Delay (Source):      2.103ns (routing 0.626ns, distribution 1.477ns)
  Clock Net Delay (Destination): 2.337ns (routing 0.677ns, distribution 1.660ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     1.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1614, routed)        2.103     4.646    system_i/axi_io/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X3Y181         FDRE                                         r  system_i/axi_io/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y181         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.115     4.761 f  system_i/axi_io/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/Q
                         net (fo=5, routed)           0.118     4.879    system_i/axi_io/U0/gpio_core_1/Q[2]
    SLICE_X3Y179         LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.052     4.931 r  system_i/axi_io/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[1].reg3[30]_i_1/O
                         net (fo=1, routed)           0.029     4.960    system_i/axi_io/U0/gpio_core_1/Read_Reg2_In[1]
    SLICE_X3Y179         FDRE                                         r  system_i/axi_io/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[1].reg3_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1614, routed)        2.337     4.237    system_i/axi_io/U0/gpio_core_1/s_axi_aclk
    SLICE_X3Y179         FDRE                                         r  system_i/axi_io/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[1].reg3_reg[30]/C
                         clock pessimism              0.591     4.828    
    SLICE_X3Y179         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.101     4.929    system_i/axi_io/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[1].reg3_reg[30]
  -------------------------------------------------------------------
                         required time                         -4.929    
                         arrival time                           4.960    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 system_i/axi_io/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/axi_io/U0/ip2bus_data_i_D1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0 rise@0.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.147ns (48.676%)  route 0.155ns (51.325%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.222ns
    Source Clock Delay      (SCD):    4.643ns
    Clock Pessimism Removal (CPR):    -0.591ns
  Clock Net Delay (Source):      2.100ns (routing 0.626ns, distribution 1.474ns)
  Clock Net Delay (Destination): 2.322ns (routing 0.677ns, distribution 1.645ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     1.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1614, routed)        2.100     4.643    system_i/axi_io/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X3Y181         FDRE                                         r  system_i/axi_io/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y181         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.113     4.756 r  system_i/axi_io/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/Q
                         net (fo=15, routed)          0.123     4.879    system_i/axi_io/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg
    SLICE_X3Y178         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.034     4.913 r  system_i/axi_io/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[24]_i_1/O
                         net (fo=1, routed)           0.032     4.945    system_i/axi_io/U0/ip2bus_data[24]
    SLICE_X3Y178         FDRE                                         r  system_i/axi_io/U0/ip2bus_data_i_D1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1614, routed)        2.322     4.222    system_i/axi_io/U0/s_axi_aclk
    SLICE_X3Y178         FDRE                                         r  system_i/axi_io/U0/ip2bus_data_i_D1_reg[24]/C
                         clock pessimism              0.591     4.813    
    SLICE_X3Y178         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.101     4.914    system_i/axi_io/U0/ip2bus_data_i_D1_reg[24]
  -------------------------------------------------------------------
                         required time                         -4.914    
                         arrival time                           4.945    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 system_i/axi_intc/U0/INTC_CORE_I/REG_GEN[0].isr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/axi_intc/U0/INTC_CORE_I/irq_gen_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0 rise@0.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.143ns (52.768%)  route 0.128ns (47.232%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.243ns
    Source Clock Delay      (SCD):    4.636ns
    Clock Pessimism Removal (CPR):    -0.532ns
  Clock Net Delay (Source):      2.093ns (routing 0.626ns, distribution 1.467ns)
  Clock Net Delay (Destination): 2.343ns (routing 0.677ns, distribution 1.666ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     1.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1614, routed)        2.093     4.636    system_i/axi_intc/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X7Y182         FDRE                                         r  system_i/axi_intc/U0/INTC_CORE_I/REG_GEN[0].isr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y182         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.111     4.747 r  system_i/axi_intc/U0/INTC_CORE_I/REG_GEN[0].isr_reg[0]/Q
                         net (fo=4, routed)           0.083     4.830    system_i/axi_intc/U0/INTC_CORE_I/isr
    SLICE_X5Y182         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.032     4.862 r  system_i/axi_intc/U0/INTC_CORE_I/irq_gen_i_1/O
                         net (fo=1, routed)           0.045     4.907    system_i/axi_intc/U0/INTC_CORE_I/irq_gen_i
    SLICE_X5Y182         FDRE                                         r  system_i/axi_intc/U0/INTC_CORE_I/irq_gen_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1614, routed)        2.343     4.243    system_i/axi_intc/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X5Y182         FDRE                                         r  system_i/axi_intc/U0/INTC_CORE_I/irq_gen_reg/C
                         clock pessimism              0.532     4.775    
    SLICE_X5Y182         FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.100     4.875    system_i/axi_intc/U0/INTC_CORE_I/irq_gen_reg
  -------------------------------------------------------------------
                         required time                         -4.875    
                         arrival time                           4.907    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 system_i/axi_io/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/axi_io/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[6].reg1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0 rise@0.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.112ns (33.038%)  route 0.227ns (66.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.244ns
    Source Clock Delay      (SCD):    4.630ns
    Clock Pessimism Removal (CPR):    -0.591ns
  Clock Net Delay (Source):      2.087ns (routing 0.626ns, distribution 1.461ns)
  Clock Net Delay (Destination): 2.344ns (routing 0.677ns, distribution 1.667ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     1.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1614, routed)        2.087     4.630    system_i/axi_io/U0/gpio_core_1/s_axi_aclk
    SLICE_X3Y177         FDRE                                         r  system_i/axi_io/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y177         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.112     4.742 r  system_i/axi_io/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]/Q
                         net (fo=2, routed)           0.227     4.969    system_i/axi_io/U0/gpio_core_1/gpio_io_o[6]
    SLICE_X2Y180         FDRE                                         r  system_i/axi_io/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[6].reg1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1614, routed)        2.344     4.244    system_i/axi_io/U0/gpio_core_1/s_axi_aclk
    SLICE_X2Y180         FDRE                                         r  system_i/axi_io/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[6].reg1_reg[25]/C
                         clock pessimism              0.591     4.835    
    SLICE_X2Y180         FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.101     4.936    system_i/axi_io/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[6].reg1_reg[25]
  -------------------------------------------------------------------
                         required time                         -4.936    
                         arrival time                           4.969    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 system_i/axi_inter/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/axi_inter/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0 rise@0.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.115ns (46.000%)  route 0.135ns (54.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.201ns
    Source Clock Delay      (SCD):    4.618ns
    Clock Pessimism Removal (CPR):    -0.532ns
  Clock Net Delay (Source):      2.075ns (routing 0.626ns, distribution 1.449ns)
  Clock Net Delay (Destination): 2.301ns (routing 0.677ns, distribution 1.624ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     1.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1614, routed)        2.075     4.618    system_i/axi_inter/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X0Y202         FDRE                                         r  system_i/axi_inter/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y202         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     4.733 r  system_i/axi_inter/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[61]/Q
                         net (fo=1, routed)           0.135     4.868    system_i/axi_inter/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[15]_0[21]
    SLICE_X1Y201         FDRE                                         r  system_i/axi_inter/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1614, routed)        2.301     4.201    system_i/axi_inter/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X1Y201         FDRE                                         r  system_i/axi_inter/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/C
                         clock pessimism              0.532     4.733    
    SLICE_X1Y201         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.101     4.834    system_i/axi_inter/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.834    
                         arrival time                           4.868    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 system_i/axi_io/U0/ip2bus_data_i_D1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/axi_io/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0 rise@0.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.111ns (36.634%)  route 0.192ns (63.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.227ns
    Source Clock Delay      (SCD):    4.652ns
    Clock Pessimism Removal (CPR):    -0.591ns
  Clock Net Delay (Source):      2.109ns (routing 0.626ns, distribution 1.483ns)
  Clock Net Delay (Destination): 2.327ns (routing 0.677ns, distribution 1.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     1.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1614, routed)        2.109     4.652    system_i/axi_io/U0/s_axi_aclk
    SLICE_X2Y179         FDRE                                         r  system_i/axi_io/U0/ip2bus_data_i_D1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y179         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.111     4.763 r  system_i/axi_io/U0/ip2bus_data_i_D1_reg[27]/Q
                         net (fo=1, routed)           0.192     4.955    system_i/axi_io/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[4]
    SLICE_X2Y184         FDRE                                         r  system_i/axi_io/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1614, routed)        2.327     4.227    system_i/axi_io/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X2Y184         FDRE                                         r  system_i/axi_io/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/C
                         clock pessimism              0.591     4.818    
    SLICE_X2Y184         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.102     4.920    system_i/axi_io/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.920    
                         arrival time                           4.955    
  -------------------------------------------------------------------
                         slack                                  0.035    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     SYSMONE4/DCLK    n/a            4.000         5.000       1.000      SYSMONE4_X0Y0  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
Min Period        n/a     PS8/MAXIGP2ACLK  n/a            3.000         5.000       2.000      PS8_X0Y0       system_i/zynq_ps/inst/PS8_i/MAXIGP2ACLK
Min Period        n/a     SRL16E/CLK       n/a            1.524         5.000       3.476      SLICE_X4Y168   system_i/axi_i2c/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
Min Period        n/a     SRL16E/CLK       n/a            1.524         5.000       3.476      SLICE_X4Y168   system_i/axi_i2c/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
Min Period        n/a     SRL16E/CLK       n/a            1.524         5.000       3.476      SLICE_X4Y168   system_i/axi_i2c/U0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK
Min Period        n/a     SRL16E/CLK       n/a            1.524         5.000       3.476      SLICE_X4Y168   system_i/axi_i2c/U0/X_IIC/READ_FIFO_I/FIFO_RAM[3].SRL16E_I/CLK
Min Period        n/a     SRL16E/CLK       n/a            1.524         5.000       3.476      SLICE_X4Y168   system_i/axi_i2c/U0/X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I/CLK
Min Period        n/a     SRL16E/CLK       n/a            1.524         5.000       3.476      SLICE_X4Y168   system_i/axi_i2c/U0/X_IIC/READ_FIFO_I/FIFO_RAM[5].SRL16E_I/CLK
Min Period        n/a     SRL16E/CLK       n/a            1.524         5.000       3.476      SLICE_X4Y168   system_i/axi_i2c/U0/X_IIC/READ_FIFO_I/FIFO_RAM[6].SRL16E_I/CLK
Min Period        n/a     SRL16E/CLK       n/a            1.524         5.000       3.476      SLICE_X4Y168   system_i/axi_i2c/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/CLK
Low Pulse Width   Slow    SYSMONE4/DCLK    n/a            1.600         2.500       0.900      SYSMONE4_X0Y0  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
Low Pulse Width   Fast    SYSMONE4/DCLK    n/a            1.600         2.500       0.900      SYSMONE4_X0Y0  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
Low Pulse Width   Slow    PS8/MAXIGP2ACLK  n/a            1.500         2.500       1.000      PS8_X0Y0       system_i/zynq_ps/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    PS8/MAXIGP2ACLK  n/a            1.500         2.500       1.000      PS8_X0Y0       system_i/zynq_ps/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X4Y168   system_i/axi_i2c/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X4Y168   system_i/axi_i2c/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X4Y168   system_i/axi_i2c/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X4Y168   system_i/axi_i2c/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X4Y168   system_i/axi_i2c/U0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X4Y168   system_i/axi_i2c/U0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK
High Pulse Width  Slow    SYSMONE4/DCLK    n/a            1.600         2.500       0.900      SYSMONE4_X0Y0  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
High Pulse Width  Fast    SYSMONE4/DCLK    n/a            1.600         2.500       0.900      SYSMONE4_X0Y0  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
High Pulse Width  Slow    PS8/MAXIGP2ACLK  n/a            1.500         2.500       1.000      PS8_X0Y0       system_i/zynq_ps/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Fast    PS8/MAXIGP2ACLK  n/a            1.500         2.500       1.000      PS8_X0Y0       system_i/zynq_ps/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X4Y168   system_i/axi_i2c/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X4Y168   system_i/axi_i2c/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X4Y168   system_i/axi_i2c/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X4Y168   system_i/axi_i2c/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X4Y168   system_i/axi_i2c/U0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X4Y168   system_i/axi_i2c/U0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_system_clk_wiz_0
  To Clock:  clk_out1_system_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.847ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.847ns  (required time - arrival time)
  Source:                 system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/pwm_div/inst/clk_out_reg/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0 rise@5.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.641ns  (logic 0.114ns (4.317%)  route 2.527ns (95.683%))
  Logic Levels:           0  
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.344ns = ( 9.344 - 5.000 ) 
    Source Clock Delay      (SCD):    4.161ns
    Clock Pessimism Removal (CPR):    -0.540ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.261ns (routing 0.677ns, distribution 1.584ns)
  Clock Net Delay (Destination): 1.801ns (routing 0.626ns, distribution 1.175ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1614, routed)        2.261     4.161    system_i/sys_ret200/U0/slowest_sync_clk
    SLICE_X12Y215        FDRE                                         r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y215        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.275 r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=82, routed)          2.527     6.802    system_i/pwm_div/inst/rst
    SLICE_X50Y213        FDCE                                         f  system_i/pwm_div/inst/clk_out_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1614, routed)        1.801     9.344    system_i/pwm_div/inst/clk_in
    SLICE_X50Y213        FDCE                                         r  system_i/pwm_div/inst/clk_out_reg/C
                         clock pessimism             -0.540     8.804    
                         clock uncertainty           -0.062     8.742    
    SLICE_X50Y213        FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.093     8.649    system_i/pwm_div/inst/clk_out_reg
  -------------------------------------------------------------------
                         required time                          8.649    
                         arrival time                          -6.802    
  -------------------------------------------------------------------
                         slack                                  1.847    

Slack (MET) :             1.985ns  (required time - arrival time)
  Source:                 system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/pwm_div/inst/counter_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0 rise@5.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.482ns  (logic 0.114ns (4.593%)  route 2.368ns (95.407%))
  Logic Levels:           0  
  Clock Path Skew:        -0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.323ns = ( 9.323 - 5.000 ) 
    Source Clock Delay      (SCD):    4.161ns
    Clock Pessimism Removal (CPR):    -0.540ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.261ns (routing 0.677ns, distribution 1.584ns)
  Clock Net Delay (Destination): 1.780ns (routing 0.626ns, distribution 1.154ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1614, routed)        2.261     4.161    system_i/sys_ret200/U0/slowest_sync_clk
    SLICE_X12Y215        FDRE                                         r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y215        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.275 r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=82, routed)          2.368     6.643    system_i/pwm_div/inst/rst
    SLICE_X48Y215        FDCE                                         f  system_i/pwm_div/inst/counter_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1614, routed)        1.780     9.323    system_i/pwm_div/inst/clk_in
    SLICE_X48Y215        FDCE                                         r  system_i/pwm_div/inst/counter_reg[4]/C
                         clock pessimism             -0.540     8.783    
                         clock uncertainty           -0.062     8.721    
    SLICE_X48Y215        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.093     8.628    system_i/pwm_div/inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          8.628    
                         arrival time                          -6.643    
  -------------------------------------------------------------------
                         slack                                  1.985    

Slack (MET) :             2.283ns  (required time - arrival time)
  Source:                 system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/pwm_div/inst/counter_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0 rise@5.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.179ns  (logic 0.114ns (5.232%)  route 2.065ns (94.768%))
  Logic Levels:           0  
  Clock Path Skew:        -0.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 9.318 - 5.000 ) 
    Source Clock Delay      (SCD):    4.161ns
    Clock Pessimism Removal (CPR):    -0.540ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.261ns (routing 0.677ns, distribution 1.584ns)
  Clock Net Delay (Destination): 1.775ns (routing 0.626ns, distribution 1.149ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1614, routed)        2.261     4.161    system_i/sys_ret200/U0/slowest_sync_clk
    SLICE_X12Y215        FDRE                                         r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y215        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.275 r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=82, routed)          2.065     6.340    system_i/pwm_div/inst/rst
    SLICE_X48Y211        FDCE                                         f  system_i/pwm_div/inst/counter_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1614, routed)        1.775     9.318    system_i/pwm_div/inst/clk_in
    SLICE_X48Y211        FDCE                                         r  system_i/pwm_div/inst/counter_reg[0]/C
                         clock pessimism             -0.540     8.778    
                         clock uncertainty           -0.062     8.716    
    SLICE_X48Y211        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.093     8.623    system_i/pwm_div/inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          8.623    
                         arrival time                          -6.340    
  -------------------------------------------------------------------
                         slack                                  2.283    

Slack (MET) :             2.283ns  (required time - arrival time)
  Source:                 system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/pwm_div/inst/counter_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0 rise@5.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.179ns  (logic 0.114ns (5.232%)  route 2.065ns (94.768%))
  Logic Levels:           0  
  Clock Path Skew:        -0.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 9.318 - 5.000 ) 
    Source Clock Delay      (SCD):    4.161ns
    Clock Pessimism Removal (CPR):    -0.540ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.261ns (routing 0.677ns, distribution 1.584ns)
  Clock Net Delay (Destination): 1.775ns (routing 0.626ns, distribution 1.149ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1614, routed)        2.261     4.161    system_i/sys_ret200/U0/slowest_sync_clk
    SLICE_X12Y215        FDRE                                         r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y215        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.275 r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=82, routed)          2.065     6.340    system_i/pwm_div/inst/rst
    SLICE_X48Y211        FDCE                                         f  system_i/pwm_div/inst/counter_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1614, routed)        1.775     9.318    system_i/pwm_div/inst/clk_in
    SLICE_X48Y211        FDCE                                         r  system_i/pwm_div/inst/counter_reg[1]/C
                         clock pessimism             -0.540     8.778    
                         clock uncertainty           -0.062     8.716    
    SLICE_X48Y211        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.093     8.623    system_i/pwm_div/inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          8.623    
                         arrival time                          -6.340    
  -------------------------------------------------------------------
                         slack                                  2.283    

Slack (MET) :             2.283ns  (required time - arrival time)
  Source:                 system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/pwm_div/inst/counter_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0 rise@5.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.179ns  (logic 0.114ns (5.232%)  route 2.065ns (94.768%))
  Logic Levels:           0  
  Clock Path Skew:        -0.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 9.318 - 5.000 ) 
    Source Clock Delay      (SCD):    4.161ns
    Clock Pessimism Removal (CPR):    -0.540ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.261ns (routing 0.677ns, distribution 1.584ns)
  Clock Net Delay (Destination): 1.775ns (routing 0.626ns, distribution 1.149ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1614, routed)        2.261     4.161    system_i/sys_ret200/U0/slowest_sync_clk
    SLICE_X12Y215        FDRE                                         r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y215        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.275 r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=82, routed)          2.065     6.340    system_i/pwm_div/inst/rst
    SLICE_X48Y211        FDCE                                         f  system_i/pwm_div/inst/counter_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1614, routed)        1.775     9.318    system_i/pwm_div/inst/clk_in
    SLICE_X48Y211        FDCE                                         r  system_i/pwm_div/inst/counter_reg[2]/C
                         clock pessimism             -0.540     8.778    
                         clock uncertainty           -0.062     8.716    
    SLICE_X48Y211        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.093     8.623    system_i/pwm_div/inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          8.623    
                         arrival time                          -6.340    
  -------------------------------------------------------------------
                         slack                                  2.283    

Slack (MET) :             2.345ns  (required time - arrival time)
  Source:                 system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/pwm_div/inst/counter_reg[3]_replica/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0 rise@5.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.124ns  (logic 0.114ns (5.367%)  route 2.010ns (94.633%))
  Logic Levels:           0  
  Clock Path Skew:        -0.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.325ns = ( 9.325 - 5.000 ) 
    Source Clock Delay      (SCD):    4.161ns
    Clock Pessimism Removal (CPR):    -0.540ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.261ns (routing 0.677ns, distribution 1.584ns)
  Clock Net Delay (Destination): 1.782ns (routing 0.626ns, distribution 1.156ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1614, routed)        2.261     4.161    system_i/sys_ret200/U0/slowest_sync_clk
    SLICE_X12Y215        FDRE                                         r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y215        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.275 r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=82, routed)          2.010     6.285    system_i/pwm_div/inst/rst
    SLICE_X48Y212        FDCE                                         f  system_i/pwm_div/inst/counter_reg[3]_replica/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1614, routed)        1.782     9.325    system_i/pwm_div/inst/clk_in
    SLICE_X48Y212        FDCE                                         r  system_i/pwm_div/inst/counter_reg[3]_replica/C
                         clock pessimism             -0.540     8.785    
                         clock uncertainty           -0.062     8.723    
    SLICE_X48Y212        FDCE (Recov_BFF2_SLICEL_C_CLR)
                                                     -0.093     8.630    system_i/pwm_div/inst/counter_reg[3]_replica
  -------------------------------------------------------------------
                         required time                          8.630    
                         arrival time                          -6.285    
  -------------------------------------------------------------------
                         slack                                  2.345    

Slack (MET) :             2.348ns  (required time - arrival time)
  Source:                 system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/pwm_div/inst/counter_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0 rise@5.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.124ns  (logic 0.114ns (5.367%)  route 2.010ns (94.633%))
  Logic Levels:           0  
  Clock Path Skew:        -0.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.328ns = ( 9.328 - 5.000 ) 
    Source Clock Delay      (SCD):    4.161ns
    Clock Pessimism Removal (CPR):    -0.540ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.261ns (routing 0.677ns, distribution 1.584ns)
  Clock Net Delay (Destination): 1.785ns (routing 0.626ns, distribution 1.159ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1614, routed)        2.261     4.161    system_i/sys_ret200/U0/slowest_sync_clk
    SLICE_X12Y215        FDRE                                         r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y215        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.275 r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=82, routed)          2.010     6.285    system_i/pwm_div/inst/rst
    SLICE_X48Y212        FDCE                                         f  system_i/pwm_div/inst/counter_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1614, routed)        1.785     9.328    system_i/pwm_div/inst/clk_in
    SLICE_X48Y212        FDCE                                         r  system_i/pwm_div/inst/counter_reg[12]/C
                         clock pessimism             -0.540     8.788    
                         clock uncertainty           -0.062     8.726    
    SLICE_X48Y212        FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.093     8.633    system_i/pwm_div/inst/counter_reg[12]
  -------------------------------------------------------------------
                         required time                          8.633    
                         arrival time                          -6.285    
  -------------------------------------------------------------------
                         slack                                  2.348    

Slack (MET) :             2.348ns  (required time - arrival time)
  Source:                 system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/pwm_div/inst/counter_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0 rise@5.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.124ns  (logic 0.114ns (5.367%)  route 2.010ns (94.633%))
  Logic Levels:           0  
  Clock Path Skew:        -0.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.328ns = ( 9.328 - 5.000 ) 
    Source Clock Delay      (SCD):    4.161ns
    Clock Pessimism Removal (CPR):    -0.540ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.261ns (routing 0.677ns, distribution 1.584ns)
  Clock Net Delay (Destination): 1.785ns (routing 0.626ns, distribution 1.159ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1614, routed)        2.261     4.161    system_i/sys_ret200/U0/slowest_sync_clk
    SLICE_X12Y215        FDRE                                         r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y215        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.275 r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=82, routed)          2.010     6.285    system_i/pwm_div/inst/rst
    SLICE_X48Y212        FDCE                                         f  system_i/pwm_div/inst/counter_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1614, routed)        1.785     9.328    system_i/pwm_div/inst/clk_in
    SLICE_X48Y212        FDCE                                         r  system_i/pwm_div/inst/counter_reg[14]/C
                         clock pessimism             -0.540     8.788    
                         clock uncertainty           -0.062     8.726    
    SLICE_X48Y212        FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.093     8.633    system_i/pwm_div/inst/counter_reg[14]
  -------------------------------------------------------------------
                         required time                          8.633    
                         arrival time                          -6.285    
  -------------------------------------------------------------------
                         slack                                  2.348    

Slack (MET) :             2.348ns  (required time - arrival time)
  Source:                 system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/pwm_div/inst/counter_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0 rise@5.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.124ns  (logic 0.114ns (5.367%)  route 2.010ns (94.633%))
  Logic Levels:           0  
  Clock Path Skew:        -0.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.328ns = ( 9.328 - 5.000 ) 
    Source Clock Delay      (SCD):    4.161ns
    Clock Pessimism Removal (CPR):    -0.540ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.261ns (routing 0.677ns, distribution 1.584ns)
  Clock Net Delay (Destination): 1.785ns (routing 0.626ns, distribution 1.159ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1614, routed)        2.261     4.161    system_i/sys_ret200/U0/slowest_sync_clk
    SLICE_X12Y215        FDRE                                         r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y215        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.275 r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=82, routed)          2.010     6.285    system_i/pwm_div/inst/rst
    SLICE_X48Y212        FDCE                                         f  system_i/pwm_div/inst/counter_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1614, routed)        1.785     9.328    system_i/pwm_div/inst/clk_in
    SLICE_X48Y212        FDCE                                         r  system_i/pwm_div/inst/counter_reg[3]/C
                         clock pessimism             -0.540     8.788    
                         clock uncertainty           -0.062     8.726    
    SLICE_X48Y212        FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.093     8.633    system_i/pwm_div/inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          8.633    
                         arrival time                          -6.285    
  -------------------------------------------------------------------
                         slack                                  2.348    

Slack (MET) :             2.651ns  (required time - arrival time)
  Source:                 system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/pwm_div/inst/counter_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0 rise@5.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.897ns  (logic 0.114ns (6.009%)  route 1.783ns (93.991%))
  Logic Levels:           0  
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.404ns = ( 9.404 - 5.000 ) 
    Source Clock Delay      (SCD):    4.161ns
    Clock Pessimism Removal (CPR):    -0.540ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.261ns (routing 0.677ns, distribution 1.584ns)
  Clock Net Delay (Destination): 1.861ns (routing 0.626ns, distribution 1.235ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1614, routed)        2.261     4.161    system_i/sys_ret200/U0/slowest_sync_clk
    SLICE_X12Y215        FDRE                                         r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y215        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.275 r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=82, routed)          1.783     6.058    system_i/pwm_div/inst/rst
    SLICE_X47Y212        FDCE                                         f  system_i/pwm_div/inst/counter_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1614, routed)        1.861     9.404    system_i/pwm_div/inst/clk_in
    SLICE_X47Y212        FDCE                                         r  system_i/pwm_div/inst/counter_reg[10]/C
                         clock pessimism             -0.540     8.864    
                         clock uncertainty           -0.062     8.802    
    SLICE_X47Y212        FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.093     8.709    system_i/pwm_div/inst/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          8.709    
                         arrival time                          -6.058    
  -------------------------------------------------------------------
                         slack                                  2.651    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_A_reg_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0 rise@0.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.084ns (47.458%)  route 0.093ns (52.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.308ns
    Source Clock Delay      (SCD):    2.739ns
    Clock Pessimism Removal (CPR):    -0.454ns
  Clock Net Delay (Source):      1.088ns (routing 0.374ns, distribution 0.714ns)
  Clock Net Delay (Destination): 1.193ns (routing 0.404ns, distribution 0.789ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.449 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.628    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.651 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1614, routed)        1.088     2.739    system_i/system_management_wiz_0/inst/s_axi_aclk
    SLICE_X50Y216        FDRE                                         r  system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y216        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     2.823 f  system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/Q
                         net (fo=63, routed)          0.093     2.916    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/AR[0]
    SLICE_X50Y215        FDCE                                         f  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_A_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.885 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.089    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.115 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1614, routed)        1.193     2.308    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X50Y215        FDCE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_A_reg_reg[10]/C
                         clock pessimism              0.454     2.762    
    SLICE_X50Y215        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.018     2.744    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_A_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.744    
                         arrival time                           2.916    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_A_reg_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0 rise@0.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.084ns (47.458%)  route 0.093ns (52.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.308ns
    Source Clock Delay      (SCD):    2.739ns
    Clock Pessimism Removal (CPR):    -0.454ns
  Clock Net Delay (Source):      1.088ns (routing 0.374ns, distribution 0.714ns)
  Clock Net Delay (Destination): 1.193ns (routing 0.404ns, distribution 0.789ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.449 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.628    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.651 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1614, routed)        1.088     2.739    system_i/system_management_wiz_0/inst/s_axi_aclk
    SLICE_X50Y216        FDRE                                         r  system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y216        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     2.823 f  system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/Q
                         net (fo=63, routed)          0.093     2.916    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/AR[0]
    SLICE_X50Y215        FDCE                                         f  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_A_reg_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.885 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.089    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.115 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1614, routed)        1.193     2.308    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X50Y215        FDCE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_A_reg_reg[11]/C
                         clock pessimism              0.454     2.762    
    SLICE_X50Y215        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.018     2.744    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_A_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.744    
                         arrival time                           2.916    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0 rise@0.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.084ns (40.777%)  route 0.122ns (59.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.309ns
    Source Clock Delay      (SCD):    2.739ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Net Delay (Source):      1.088ns (routing 0.374ns, distribution 0.714ns)
  Clock Net Delay (Destination): 1.194ns (routing 0.404ns, distribution 0.790ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.449 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.628    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.651 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1614, routed)        1.088     2.739    system_i/system_management_wiz_0/inst/s_axi_aclk
    SLICE_X50Y216        FDRE                                         r  system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y216        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     2.823 f  system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/Q
                         net (fo=63, routed)          0.122     2.945    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/AR[0]
    SLICE_X49Y217        FDCE                                         f  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.885 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.089    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.115 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1614, routed)        1.194     2.309    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/s_axi_aclk
    SLICE_X49Y217        FDCE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[14]/C
                         clock pessimism              0.482     2.791    
    SLICE_X49Y217        FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.018     2.773    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.773    
                         arrival time                           2.945    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0 rise@0.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.084ns (40.777%)  route 0.122ns (59.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.309ns
    Source Clock Delay      (SCD):    2.739ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Net Delay (Source):      1.088ns (routing 0.374ns, distribution 0.714ns)
  Clock Net Delay (Destination): 1.194ns (routing 0.404ns, distribution 0.790ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.449 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.628    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.651 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1614, routed)        1.088     2.739    system_i/system_management_wiz_0/inst/s_axi_aclk
    SLICE_X50Y216        FDRE                                         r  system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y216        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     2.823 f  system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/Q
                         net (fo=63, routed)          0.122     2.945    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/AR[0]
    SLICE_X49Y217        FDCE                                         f  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.885 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.089    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.115 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1614, routed)        1.194     2.309    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/s_axi_aclk
    SLICE_X49Y217        FDCE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[1]/C
                         clock pessimism              0.482     2.791    
    SLICE_X49Y217        FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.018     2.773    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.773    
                         arrival time                           2.945    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0 rise@0.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.084ns (48.555%)  route 0.089ns (51.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.301ns
    Source Clock Delay      (SCD):    2.739ns
    Clock Pessimism Removal (CPR):    -0.454ns
  Clock Net Delay (Source):      1.088ns (routing 0.374ns, distribution 0.714ns)
  Clock Net Delay (Destination): 1.186ns (routing 0.404ns, distribution 0.782ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.449 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.628    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.651 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1614, routed)        1.088     2.739    system_i/system_management_wiz_0/inst/s_axi_aclk
    SLICE_X50Y216        FDRE                                         r  system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y216        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     2.823 f  system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/Q
                         net (fo=63, routed)          0.089     2.912    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/AR[0]
    SLICE_X50Y217        FDCE                                         f  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.885 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.089    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.115 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1614, routed)        1.186     2.301    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/s_axi_aclk
    SLICE_X50Y217        FDCE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[12]/C
                         clock pessimism              0.454     2.755    
    SLICE_X50Y217        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.018     2.737    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.737    
                         arrival time                           2.912    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0 rise@0.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.084ns (48.555%)  route 0.089ns (51.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.301ns
    Source Clock Delay      (SCD):    2.739ns
    Clock Pessimism Removal (CPR):    -0.454ns
  Clock Net Delay (Source):      1.088ns (routing 0.374ns, distribution 0.714ns)
  Clock Net Delay (Destination): 1.186ns (routing 0.404ns, distribution 0.782ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.449 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.628    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.651 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1614, routed)        1.088     2.739    system_i/system_management_wiz_0/inst/s_axi_aclk
    SLICE_X50Y216        FDRE                                         r  system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y216        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     2.823 f  system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/Q
                         net (fo=63, routed)          0.089     2.912    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/AR[0]
    SLICE_X50Y217        FDCE                                         f  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.885 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.089    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.115 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1614, routed)        1.186     2.301    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/s_axi_aclk
    SLICE_X50Y217        FDCE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[13]/C
                         clock pessimism              0.454     2.755    
    SLICE_X50Y217        FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.018     2.737    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.737    
                         arrival time                           2.912    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0 rise@0.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.084ns (47.458%)  route 0.093ns (52.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.304ns
    Source Clock Delay      (SCD):    2.739ns
    Clock Pessimism Removal (CPR):    -0.454ns
  Clock Net Delay (Source):      1.088ns (routing 0.374ns, distribution 0.714ns)
  Clock Net Delay (Destination): 1.189ns (routing 0.404ns, distribution 0.785ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.449 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.628    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.651 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1614, routed)        1.088     2.739    system_i/system_management_wiz_0/inst/s_axi_aclk
    SLICE_X50Y216        FDRE                                         r  system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y216        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     2.823 f  system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/Q
                         net (fo=63, routed)          0.093     2.916    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/AR[0]
    SLICE_X50Y215        FDCE                                         f  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.885 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.089    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.115 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1614, routed)        1.189     2.304    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/s_axi_aclk
    SLICE_X50Y215        FDCE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[4]/C
                         clock pessimism              0.454     2.758    
    SLICE_X50Y215        FDCE (Remov_AFF_SLICEL_C_CLR)
                                                     -0.018     2.740    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.740    
                         arrival time                           2.916    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0 rise@0.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.084ns (47.458%)  route 0.093ns (52.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.304ns
    Source Clock Delay      (SCD):    2.739ns
    Clock Pessimism Removal (CPR):    -0.454ns
  Clock Net Delay (Source):      1.088ns (routing 0.374ns, distribution 0.714ns)
  Clock Net Delay (Destination): 1.189ns (routing 0.404ns, distribution 0.785ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.449 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.628    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.651 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1614, routed)        1.088     2.739    system_i/system_management_wiz_0/inst/s_axi_aclk
    SLICE_X50Y216        FDRE                                         r  system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y216        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     2.823 f  system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/Q
                         net (fo=63, routed)          0.093     2.916    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/AR[0]
    SLICE_X50Y215        FDCE                                         f  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.885 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.089    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.115 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1614, routed)        1.189     2.304    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/s_axi_aclk
    SLICE_X50Y215        FDCE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[5]/C
                         clock pessimism              0.454     2.758    
    SLICE_X50Y215        FDCE (Remov_AFF2_SLICEL_C_CLR)
                                                     -0.018     2.740    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.740    
                         arrival time                           2.916    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0 rise@0.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.084ns (40.777%)  route 0.122ns (59.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.305ns
    Source Clock Delay      (SCD):    2.739ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Net Delay (Source):      1.088ns (routing 0.374ns, distribution 0.714ns)
  Clock Net Delay (Destination): 1.190ns (routing 0.404ns, distribution 0.786ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.449 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.628    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.651 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1614, routed)        1.088     2.739    system_i/system_management_wiz_0/inst/s_axi_aclk
    SLICE_X50Y216        FDRE                                         r  system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y216        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     2.823 f  system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/Q
                         net (fo=63, routed)          0.122     2.945    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/AR[0]
    SLICE_X49Y217        FDCE                                         f  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.885 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.089    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.115 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1614, routed)        1.190     2.305    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/s_axi_aclk
    SLICE_X49Y217        FDCE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[10]/C
                         clock pessimism              0.482     2.787    
    SLICE_X49Y217        FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.018     2.769    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.769    
                         arrival time                           2.945    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0 rise@0.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.084ns (40.777%)  route 0.122ns (59.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.305ns
    Source Clock Delay      (SCD):    2.739ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Net Delay (Source):      1.088ns (routing 0.374ns, distribution 0.714ns)
  Clock Net Delay (Destination): 1.190ns (routing 0.404ns, distribution 0.786ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.449 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.628    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.651 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1614, routed)        1.088     2.739    system_i/system_management_wiz_0/inst/s_axi_aclk
    SLICE_X50Y216        FDRE                                         r  system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y216        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     2.823 f  system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/Q
                         net (fo=63, routed)          0.122     2.945    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/AR[0]
    SLICE_X49Y217        FDCE                                         f  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.885 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.089    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.115 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1614, routed)        1.190     2.305    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/s_axi_aclk
    SLICE_X49Y217        FDCE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[11]/C
                         clock pessimism              0.482     2.787    
    SLICE_X49Y217        FDCE (Remov_BFF_SLICEL_C_CLR)
                                                     -0.018     2.769    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.769    
                         arrival time                           2.945    
  -------------------------------------------------------------------
                         slack                                  0.176    





