<def f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.h' l='508' ll='511' type='void llvm::SIMachineFunctionInfo::setScratchWaveOffsetReg(unsigned int Reg)'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFrameLowering.cpp' l='228' u='c' c='_ZNK4llvm15SIFrameLowering42getReservedPrivateSegmentWaveByteOffsetRegERKNS_12GCNSubtargetEPKNS_11SIInstrInfoEPKNS_14SIRegisterInfoEPNS_21SIMachineFun393513'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1841' u='c' c='_ZL24reservePrivateMemoryRegsRKN4llvm13TargetMachineERNS_15MachineFunctionERKNS_14SIRegisterInfoERNS_21SIMachineFunctionInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1854' u='c' c='_ZL24reservePrivateMemoryRegsRKN4llvm13TargetMachineERNS_15MachineFunctionERKNS_14SIRegisterInfoERNS_21SIMachineFunctionInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1865' u='c' c='_ZL24reservePrivateMemoryRegsRKN4llvm13TargetMachineERNS_15MachineFunctionERKNS_14SIRegisterInfoERNS_21SIMachineFunctionInfoE'/>
