<<<<<<< Updated upstream:laboratorio_1/Problema_1/output_files/Problema1.map.summary
Analysis & Synthesis Status : Successful - Wed Aug 07 19:19:26 2024
Quartus Prime Version : 20.1.1 Build 720 11/11/2020 SJ Lite Edition
Revision Name : Problema1
Top-level Entity Name : Problema1
Family : Cyclone V
Logic utilization (in ALMs) : N/A
Total registers : 0
Total pins : 26
Total virtual pins : 0
Total block memory bits : 0
Total DSP Blocks : 0
Total HSSI RX PCSs : 0
Total HSSI PMA RX Deserializers : 0
Total HSSI TX PCSs : 0
Total HSSI PMA TX Serializers : 0
Total PLLs : 0
Total DLLs : 0
=======
Analysis & Elaboration Status : Successful - Wed Aug 07 19:30:22 2024
Quartus Prime Version : 20.1.1 Build 720 11/11/2020 SJ Lite Edition
Revision Name : Problema1
Top-level Entity Name : Problema1
Family : Cyclone V
Logic utilization (in ALMs) : N/A until Partition Merge
Total registers : N/A until Partition Merge
Total pins : N/A until Partition Merge
Total virtual pins : N/A until Partition Merge
Total block memory bits : N/A until Partition Merge
Total PLLs : N/A until Partition Merge
Total DLLs : N/A until Partition Merge
>>>>>>> Stashed changes:Problema_1/output_files/Problema1.map.summary
