xpm_cdc.sv,systemverilog,xpm,../../../../../../../../../../Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
xpm_memory.sv,systemverilog,xpm,../../../../../../../../../../Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../../../Xilinx/Vivado/2020.2/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
microblaze_v11_0_vh_rfs.vhd,vhdl,microblaze_v11_0_4,../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/9285/hdl/microblaze_v11_0_vh_rfs.vhd,incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_microblaze_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_microblaze_0_0/sim/design_1_microblaze_0_0.vhd,incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
lmb_v10_v3_0_vh_rfs.vhd,vhdl,lmb_v10_v3_0_11,../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/c2ed/hdl/lmb_v10_v3_0_vh_rfs.vhd,incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_dlmb_v10_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_dlmb_v10_0/sim/design_1_dlmb_v10_0.vhd,incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_ilmb_v10_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_ilmb_v10_0/sim/design_1_ilmb_v10_0.vhd,incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
lmb_bram_if_cntlr_v4_0_vh_rfs.vhd,vhdl,lmb_bram_if_cntlr_v4_0_19,../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/0b98/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd,incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_dlmb_bram_if_cntlr_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/sim/design_1_dlmb_bram_if_cntlr_0.vhd,incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_ilmb_bram_if_cntlr_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/sim/design_1_ilmb_bram_if_cntlr_0.vhd,incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_4,../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/2985/simulation/blk_mem_gen_v8_4.v,incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_lmb_bram_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_lmb_bram_0/sim/design_1_lmb_bram_0.v,incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
axi_lite_ipif_v3_0_vh_rfs.vhd,vhdl,axi_lite_ipif_v3_0_4,../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd,incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
mdm_v3_2_vh_rfs.vhd,vhdl,mdm_v3_2_19,../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/8715/hdl/mdm_v3_2_vh_rfs.vhd,incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_mdm_1_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_mdm_1_0/sim/design_1_mdm_1_0.vhd,incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_clk_wiz_1_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_clk_wiz.v,incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_clk_wiz_1_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.v,incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
lib_cdc_v1_0_rfs.vhd,vhdl,lib_cdc_v1_0_2,../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd,incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
proc_sys_reset_v5_0_vh_rfs.vhd,vhdl,proc_sys_reset_v5_0_13,../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd,incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_rst_clk_wiz_1_100M_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/sim/design_1_rst_clk_wiz_1_100M_0.vhd,incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
generic_baseblocks_v2_1_vl_rfs.v,verilog,generic_baseblocks_v2_1_0,../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v,incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
axi_infrastructure_v1_1_vl_rfs.v,verilog,axi_infrastructure_v1_1_0,../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v,incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
axi_register_slice_v2_1_vl_rfs.v,verilog,axi_register_slice_v2_1_22,../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v,incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
fifo_generator_vlog_beh.v,verilog,fifo_generator_v13_2_5,../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/276e/simulation/fifo_generator_vlog_beh.v,incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
fifo_generator_v13_2_rfs.vhd,vhdl,fifo_generator_v13_2_5,../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/276e/hdl/fifo_generator_v13_2_rfs.vhd,incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
fifo_generator_v13_2_rfs.v,verilog,fifo_generator_v13_2_5,../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/276e/hdl/fifo_generator_v13_2_rfs.v,incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
axi_data_fifo_v2_1_vl_rfs.v,verilog,axi_data_fifo_v2_1_21,../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/54c0/hdl/axi_data_fifo_v2_1_vl_rfs.v,incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
axi_crossbar_v2_1_vl_rfs.v,verilog,axi_crossbar_v2_1_23,../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/bc0a/hdl/axi_crossbar_v2_1_vl_rfs.v,incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_xbar_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v,incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
SPI_Master.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/815b/src/SPI_Master.v,incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
mySPI_Peripheral_v1_0_S00_AXI.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/815b/hdl/mySPI_Peripheral_v1_0_S00_AXI.v,incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
mySPI_Peripheral_v1_0.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/815b/hdl/mySPI_Peripheral_v1_0.v,incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_mySPI_Peripheral_0_2.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_mySPI_Peripheral_0_2/sim/design_1_mySPI_Peripheral_0_2.v,incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
lib_pkg_v1_0_rfs.vhd,vhdl,lib_pkg_v1_0_2,../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/0513/hdl/lib_pkg_v1_0_rfs.vhd,incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
lib_srl_fifo_v1_0_rfs.vhd,vhdl,lib_srl_fifo_v1_0_2,../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd,incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
axi_uartlite_v2_0_vh_rfs.vhd,vhdl,axi_uartlite_v2_0_26,../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/5edb/hdl/axi_uartlite_v2_0_vh_rfs.vhd,incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_axi_uartlite_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_uartlite_0_0/sim/design_1_axi_uartlite_0_0.vhd,incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/sim/design_1.v,incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../20250520_SPI_AXI4.gen/sources_1/bd/design_1/ipshared/ec67/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
