// Seed: 1296719631
module module_0 (
    input tri0 id_0,
    input wor id_1,
    output logic id_2,
    output supply1 id_3,
    input supply0 id_4,
    input wire id_5,
    input wire id_6,
    input uwire id_7,
    input supply0 id_8,
    input tri id_9,
    output tri id_10,
    input logic id_11,
    output tri0 id_12
);
  always id_2 = #1 id_11;
endmodule
module module_1 (
    output wand id_0,
    input wor id_1,
    input wire id_2,
    output logic id_3,
    input supply1 id_4,
    input tri0 id_5,
    input tri0 id_6,
    output wire id_7,
    output wor id_8,
    input tri id_9,
    input logic id_10,
    input supply0 id_11,
    output tri0 id_12,
    input supply1 id_13,
    output tri id_14,
    input tri1 id_15,
    output tri0 id_16,
    input wor id_17,
    inout uwire id_18,
    output wire id_19,
    output supply1 id_20,
    input tri id_21,
    output tri1 id_22,
    input wire id_23,
    input wor id_24,
    output supply0 id_25,
    output supply0 id_26
);
  assign id_8 = id_9;
  always id_3 = @(1) id_10;
  module_0(
      id_18, id_11, id_3, id_22, id_17, id_4, id_11, id_24, id_15, id_13, id_20, id_10, id_12
  );
endmodule
