

================================================================
== Vitis HLS Report for 'A_IO_L2_in'
================================================================
* Date:           Sat Oct 15 10:48:48 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        hls_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.193 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max  |   Type  |
    +---------+---------+----------+----------+------+-------+---------+
    |     1771|    33645|  8.855 us|  0.168 ms|  1771|  33645|       no|
    +---------+---------+----------+----------+------+-------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------+------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                   |                        |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |              Instance             |         Module         |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------+------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_A_IO_L2_in_intra_trans_fu_140  |A_IO_L2_in_intra_trans  |        1|      515|  5.000 ns|  2.575 us|    1|  515|       no|
        |grp_A_IO_L2_in_inter_trans_fu_150  |A_IO_L2_in_inter_trans  |       25|       25|  0.125 us|  0.125 us|   25|   25|       no|
        +-----------------------------------+------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-----------------------+---------+---------+------------+-----------+-----------+------+----------+
        |                       |  Latency (cycles) |  Iteration |  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |   Latency  |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+------------+-----------+-----------+------+----------+
        |- VITIS_LOOP_173_1     |     1768|    33128|  442 ~ 8282|          -|          -|     4|        no|
        | + VITIS_LOOP_174_2    |      440|     8280|  110 ~ 2070|          -|          -|     4|        no|
        |  ++ VITIS_LOOP_175_3  |      108|     2068|    27 ~ 517|          -|          -|     4|        no|
        +-----------------------+---------+---------+------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       63|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|       63|      520|    -|
|Memory               |       16|     -|        0|        0|    -|
|Multiplexer          |        -|     -|        -|      218|    -|
|Register             |        -|     -|       32|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       16|     0|       95|      801|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        1|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+------------------------+---------+----+----+-----+-----+
    |              Instance             |         Module         | BRAM_18K| DSP| FF | LUT | URAM|
    +-----------------------------------+------------------------+---------+----+----+-----+-----+
    |grp_A_IO_L2_in_inter_trans_fu_150  |A_IO_L2_in_inter_trans  |        0|   0|  28|  230|    0|
    |grp_A_IO_L2_in_intra_trans_fu_140  |A_IO_L2_in_intra_trans  |        0|   0|  35|  290|    0|
    +-----------------------------------+------------------------+---------+----+----+-----+-----+
    |Total                              |                        |        0|   0|  63|  520|    0|
    +-----------------------------------+------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory      |           Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |local_A_ping_V_U  |A_IO_L2_in_local_A_ping_V  |        8|  0|   0|    0|     8|  512|     1|         4096|
    |local_A_pong_V_U  |A_IO_L2_in_local_A_ping_V  |        8|  0|   0|    0|     8|  512|     1|         4096|
    +------------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total             |                           |       16|  0|   0|    0|    16| 1024|     2|         8192|
    +------------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln870_18_fu_185_p2           |         +|   0|  0|  10|           3|           1|
    |add_ln870_19_fu_201_p2           |         +|   0|  0|  10|           3|           1|
    |add_ln870_fu_173_p2              |         +|   0|  0|  10|           3|           1|
    |icmp_ln1069_24_fu_179_p2         |      icmp|   0|  0|   9|           3|           4|
    |icmp_ln1069_25_fu_195_p2         |      icmp|   0|  0|   9|           3|           4|
    |icmp_ln1069_fu_167_p2            |      icmp|   0|  0|   9|           3|           4|
    |ap_block_state1                  |        or|   0|  0|   2|           1|           1|
    |ap_block_state5_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |arb_fu_207_p2                    |       xor|   0|  0|   2|           1|           2|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|  63|          21|          19|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------------------+----+-----------+-----+-----------+
    |                           Name                          | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                                |  37|          7|    1|          7|
    |ap_done                                                  |   9|          2|    1|          2|
    |arb_4_reg_128                                            |   9|          2|    1|          2|
    |c0_V_fu_54                                               |   9|          2|    3|          6|
    |c1_V_reg_80                                              |   9|          2|    3|          6|
    |c2_V_reg_104                                             |   9|          2|    3|          6|
    |fifo_A_A_IO_L2_in_072_read                               |   9|          2|    1|          2|
    |fifo_A_A_IO_L2_in_173_write                              |   9|          2|    1|          2|
    |fifo_A_PE_0_076_write                                    |   9|          2|    1|          2|
    |grp_A_IO_L2_in_intra_trans_fu_140_intra_trans_en_offset  |  14|          3|    1|          3|
    |grp_A_IO_L2_in_intra_trans_fu_140_local_A_q0             |  14|          3|  512|       1536|
    |intra_trans_en_7_reg_91                                  |   9|          2|    1|          2|
    |intra_trans_en_8_reg_115                                 |   9|          2|    1|          2|
    |local_A_ping_V_ce0                                       |   9|          2|    1|          2|
    |local_A_ping_V_ce1                                       |   9|          2|    1|          2|
    |local_A_ping_V_we1                                       |   9|          2|    1|          2|
    |local_A_pong_V_ce0                                       |   9|          2|    1|          2|
    |local_A_pong_V_ce1                                       |   9|          2|    1|          2|
    |local_A_pong_V_we1                                       |   9|          2|    1|          2|
    |real_start                                               |   9|          2|    1|          2|
    +---------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                    | 218|         47|  537|       1592|
    +---------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+---+----+-----+-----------+
    |                      Name                      | FF| LUT| Bits| Const Bits|
    +------------------------------------------------+---+----+-----+-----------+
    |add_ln870_18_reg_231                            |  3|   0|    3|          0|
    |add_ln870_19_reg_239                            |  3|   0|    3|          0|
    |add_ln870_reg_223                               |  3|   0|    3|          0|
    |ap_CS_fsm                                       |  6|   0|    6|          0|
    |ap_done_reg                                     |  1|   0|    1|          0|
    |arb_4_reg_128                                   |  1|   0|    1|          0|
    |c0_V_fu_54                                      |  3|   0|    3|          0|
    |c1_V_reg_80                                     |  3|   0|    3|          0|
    |c2_V_reg_104                                    |  3|   0|    3|          0|
    |grp_A_IO_L2_in_inter_trans_fu_150_ap_start_reg  |  1|   0|    1|          0|
    |grp_A_IO_L2_in_intra_trans_fu_140_ap_start_reg  |  1|   0|    1|          0|
    |intra_trans_en_7_reg_91                         |  1|   0|    1|          0|
    |intra_trans_en_8_reg_115                        |  1|   0|    1|          0|
    |intra_trans_en_reg_66                           |  1|   0|    1|          0|
    |start_once_reg                                  |  1|   0|    1|          0|
    +------------------------------------------------+---+----+-----+-----------+
    |Total                                           | 32|   0|   32|          0|
    +------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+-----------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+-------------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|             A_IO_L2_in|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|             A_IO_L2_in|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|             A_IO_L2_in|  return value|
|start_full_n                   |   in|    1|  ap_ctrl_hs|             A_IO_L2_in|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|             A_IO_L2_in|  return value|
|ap_continue                    |   in|    1|  ap_ctrl_hs|             A_IO_L2_in|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|             A_IO_L2_in|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|             A_IO_L2_in|  return value|
|start_out                      |  out|    1|  ap_ctrl_hs|             A_IO_L2_in|  return value|
|start_write                    |  out|    1|  ap_ctrl_hs|             A_IO_L2_in|  return value|
|fifo_A_A_IO_L2_in_072_dout     |   in|  512|     ap_fifo|  fifo_A_A_IO_L2_in_072|       pointer|
|fifo_A_A_IO_L2_in_072_empty_n  |   in|    1|     ap_fifo|  fifo_A_A_IO_L2_in_072|       pointer|
|fifo_A_A_IO_L2_in_072_read     |  out|    1|     ap_fifo|  fifo_A_A_IO_L2_in_072|       pointer|
|fifo_A_A_IO_L2_in_173_din      |  out|  512|     ap_fifo|  fifo_A_A_IO_L2_in_173|       pointer|
|fifo_A_A_IO_L2_in_173_full_n   |   in|    1|     ap_fifo|  fifo_A_A_IO_L2_in_173|       pointer|
|fifo_A_A_IO_L2_in_173_write    |  out|    1|     ap_fifo|  fifo_A_A_IO_L2_in_173|       pointer|
|fifo_A_PE_0_076_din            |  out|   64|     ap_fifo|        fifo_A_PE_0_076|       pointer|
|fifo_A_PE_0_076_full_n         |   in|    1|     ap_fifo|        fifo_A_PE_0_076|       pointer|
|fifo_A_PE_0_076_write          |  out|    1|     ap_fifo|        fifo_A_PE_0_076|       pointer|
+-------------------------------+-----+-----+------------+-----------------------+--------------+

