adder.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/affc/project_adder.srcs/sources_1/new/adder.v,
design_1_adder_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_adder_0_0/sim/design_1_adder_0_0.v,
design_1_adder_1_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_adder_1_0/sim/design_1_adder_1_0.v,
deconcentrator.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/5ab2/project_2.srcs/sources_1/new/deconcentrator.v,
design_1_deconcentrator_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_deconcentrator_0_0/sim/design_1_deconcentrator_0_0.v,
doubling.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/7688/project_2.srcs/sources_1/new/doubling.v,
design_1_doubling_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_doubling_0_0/sim/design_1_doubling_0_0.v,
design_1_deconcentrator_0_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_deconcentrator_0_1/sim/design_1_deconcentrator_0_1.v,
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/sim/design_1.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
