DAY 1: Introduction to TCL and VSDSYNTH Toolbox Usage

![image alt](https://github.com/MVSaiDharahas/TCL_Workshop_VSD/blob/181af8e922ec74b31d0e3924ecb5fccb143ec1fe/lab%201-1.png)

![image alt](https://github.com/MVSaiDharahas/TCL_Workshop_VSD/blob/7b376a63658f6e306ee43b66adea385bb5213e79/lab%201-2.png)

![image alt](https://github.com/MVSaiDharahas/TCL_Workshop_VSD/blob/7b376a63658f6e306ee43b66adea385bb5213e79/lab%201-3.png)

![image alt](https://github.com/MVSaiDharahas/TCL_Workshop_VSD/blob/7b376a63658f6e306ee43b66adea385bb5213e79/lab%201-4.png)

VSD ToolBox

![image alt](https://github.com/MVSaiDharahas/TCL_Workshop_VSD/blob/7b376a63658f6e306ee43b66adea385bb5213e79/lab%201-5.png)

![image alt](https://github.com/MVSaiDharahas/TCL_Workshop_VSD/blob/7b376a63658f6e306ee43b66adea385bb5213e79/lab%201-6.png)

![image alt](https://github.com/MVSaiDharahas/TCL_Workshop_VSD/blob/7b376a63658f6e306ee43b66adea385bb5213e79/lab%201-7.png)

![image alt](https://github.com/MVSaiDharahas/TCL_Workshop_VSD/blob/7b376a63658f6e306ee43b66adea385bb5213e79/lab%201-8.png)

![image alt](https://github.com/MVSaiDharahas/TCL_Workshop_VSD/blob/7b376a63658f6e306ee43b66adea385bb5213e79/lab%201-9.png)

![image alt](https://github.com/MVSaiDharahas/TCL_Workshop_VSD/blob/7b376a63658f6e306ee43b66adea385bb5213e79/lab%201-10.png)

DAY 2: Variable Creation and Processing Contraints from CSV using TCL

![image alt](https://github.com/MVSaiDharahas/TCL_Workshop_VSD/blob/0a9088e1abaedd5b53161e775fc731c2771814b2/lab%202-1.png)

![image alt](https://github.com/MVSaiDharahas/TCL_Workshop_VSD/blob/0a9088e1abaedd5b53161e775fc731c2771814b2/lab%202-2.png)

![image alt](https://github.com/MVSaiDharahas/TCL_Workshop_VSD/blob/0a9088e1abaedd5b53161e775fc731c2771814b2/lab%202-3.png)

![image alt](https://github.com/MVSaiDharahas/TCL_Workshop_VSD/blob/0a9088e1abaedd5b53161e775fc731c2771814b2/lab%202-4.png)

DEMO for computing row numbers

![image alt](https://github.com/MVSaiDharahas/TCL_Workshop_VSD/blob/0a9088e1abaedd5b53161e775fc731c2771814b2/lab%202-5.png)

![image alt](https://github.com/MVSaiDharahas/TCL_Workshop_VSD/blob/0a9088e1abaedd5b53161e775fc731c2771814b2/lab%202-6.png)

DAY 3: Processing Clock and Input Constraints

Creating complete clock constraints

!

!

!

!

!

!

!

!

!

Grepping input ports from all verilogs and reformatting for fixed space

!

!

!

!

!

!

Input constraints generation and bits/ bussed differentiation script

!

!

!

!

!

!

!

!

!

!

!

!

DAY 4: Complete Scripting and Yosys Synthesis Introduction

TCL PART ONE Completion with full script

YOSYS TOOL INTRO

Memory creation

!

!

!

Execution in Yoysys and output

!

!

!

!

!

!

!

!

!

!

!

Hierarchy checks



