<profile>

<section name = "Vivado HLS Report for 'load5'" level="0">
<item name = "Date">Tue Apr 14 07:35:07 2020
</item>
<item name = "Version">2017.1 (Build 1846317 on Thu Jun 22 18:17:09 MDT 2017)</item>
<item name = "Project">dataflow_stalls_kernel</item>
<item name = "Solution">solution_OCL_REGION_0</item>
<item name = "Product family">virtex7</item>
<item name = "Target device">xc7vx690tffg1157-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00, 3.65, 1.35</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- load_epoch">?, ?, 3, 1, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 121</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 146</column>
<column name="Register">-, -, 115, -</column>
<specialColumn name="Available">2940, 3600, 866400, 433200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_fu_193_p2">+, 0, 0, 39, 32, 1</column>
<column name="ap_block_state10_pp0_stage0_iter2">and, 0, 0, 8, 1, 1</column>
<column name="ap_block_state9_pp0_stage0_iter1">and, 0, 0, 8, 1, 1</column>
<column name="ap_condition_312">and, 0, 0, 8, 1, 1</column>
<column name="exitcond_i_i_i_fu_188_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 8, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 8, 1, 1</column>
<column name="ap_block_state7">or, 0, 0, 8, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 8, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 8, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">47, 10, 1, 10</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_sig_ioackin_m_axi_from_ARREADY">9, 2, 1, 2</column>
<column name="data_count_out_blk_n">9, 2, 1, 2</column>
<column name="from_blk_n_AR">9, 2, 1, 2</column>
<column name="from_blk_n_R">9, 2, 1, 2</column>
<column name="i_i_i_i_reg_156">9, 2, 32, 64</column>
<column name="output_ddr0_out_blk_n">9, 2, 1, 2</column>
<column name="real_start">9, 2, 1, 2</column>
<column name="to_V_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">9, 0, 9, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_m_axi_from_ARREADY">1, 0, 1, 0</column>
<column name="ap_reg_pp0_iter1_exitcond_i_i_i_reg_212">1, 0, 1, 0</column>
<column name="exitcond_i_i_i_reg_212">1, 0, 1, 0</column>
<column name="i_i_i_i_reg_156">32, 0, 32, 0</column>
<column name="real_start_status_reg">1, 0, 1, 0</column>
<column name="start_control_reg">1, 0, 1, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="tmp_reg_221">64, 0, 64, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, load5, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, load5, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, load5, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, load5, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, load5, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, load5, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, load5, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, load5, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, load5, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, load5, return value</column>
<column name="to_V_din">out, 64, ap_fifo, to_V, pointer</column>
<column name="to_V_full_n">in, 1, ap_fifo, to_V, pointer</column>
<column name="to_V_write">out, 1, ap_fifo, to_V, pointer</column>
<column name="m_axi_from_AWVALID">out, 1, m_axi, from, pointer</column>
<column name="m_axi_from_AWREADY">in, 1, m_axi, from, pointer</column>
<column name="m_axi_from_AWADDR">out, 64, m_axi, from, pointer</column>
<column name="m_axi_from_AWID">out, 1, m_axi, from, pointer</column>
<column name="m_axi_from_AWLEN">out, 32, m_axi, from, pointer</column>
<column name="m_axi_from_AWSIZE">out, 3, m_axi, from, pointer</column>
<column name="m_axi_from_AWBURST">out, 2, m_axi, from, pointer</column>
<column name="m_axi_from_AWLOCK">out, 2, m_axi, from, pointer</column>
<column name="m_axi_from_AWCACHE">out, 4, m_axi, from, pointer</column>
<column name="m_axi_from_AWPROT">out, 3, m_axi, from, pointer</column>
<column name="m_axi_from_AWQOS">out, 4, m_axi, from, pointer</column>
<column name="m_axi_from_AWREGION">out, 4, m_axi, from, pointer</column>
<column name="m_axi_from_AWUSER">out, 1, m_axi, from, pointer</column>
<column name="m_axi_from_WVALID">out, 1, m_axi, from, pointer</column>
<column name="m_axi_from_WREADY">in, 1, m_axi, from, pointer</column>
<column name="m_axi_from_WDATA">out, 64, m_axi, from, pointer</column>
<column name="m_axi_from_WSTRB">out, 8, m_axi, from, pointer</column>
<column name="m_axi_from_WLAST">out, 1, m_axi, from, pointer</column>
<column name="m_axi_from_WID">out, 1, m_axi, from, pointer</column>
<column name="m_axi_from_WUSER">out, 1, m_axi, from, pointer</column>
<column name="m_axi_from_ARVALID">out, 1, m_axi, from, pointer</column>
<column name="m_axi_from_ARREADY">in, 1, m_axi, from, pointer</column>
<column name="m_axi_from_ARADDR">out, 64, m_axi, from, pointer</column>
<column name="m_axi_from_ARID">out, 1, m_axi, from, pointer</column>
<column name="m_axi_from_ARLEN">out, 32, m_axi, from, pointer</column>
<column name="m_axi_from_ARSIZE">out, 3, m_axi, from, pointer</column>
<column name="m_axi_from_ARBURST">out, 2, m_axi, from, pointer</column>
<column name="m_axi_from_ARLOCK">out, 2, m_axi, from, pointer</column>
<column name="m_axi_from_ARCACHE">out, 4, m_axi, from, pointer</column>
<column name="m_axi_from_ARPROT">out, 3, m_axi, from, pointer</column>
<column name="m_axi_from_ARQOS">out, 4, m_axi, from, pointer</column>
<column name="m_axi_from_ARREGION">out, 4, m_axi, from, pointer</column>
<column name="m_axi_from_ARUSER">out, 1, m_axi, from, pointer</column>
<column name="m_axi_from_RVALID">in, 1, m_axi, from, pointer</column>
<column name="m_axi_from_RREADY">out, 1, m_axi, from, pointer</column>
<column name="m_axi_from_RDATA">in, 64, m_axi, from, pointer</column>
<column name="m_axi_from_RLAST">in, 1, m_axi, from, pointer</column>
<column name="m_axi_from_RID">in, 1, m_axi, from, pointer</column>
<column name="m_axi_from_RUSER">in, 1, m_axi, from, pointer</column>
<column name="m_axi_from_RRESP">in, 2, m_axi, from, pointer</column>
<column name="m_axi_from_BVALID">in, 1, m_axi, from, pointer</column>
<column name="m_axi_from_BREADY">out, 1, m_axi, from, pointer</column>
<column name="m_axi_from_BRESP">in, 2, m_axi, from, pointer</column>
<column name="m_axi_from_BID">in, 1, m_axi, from, pointer</column>
<column name="m_axi_from_BUSER">in, 1, m_axi, from, pointer</column>
<column name="from_offset">in, 64, ap_none, from_offset, scalar</column>
<column name="data_count">in, 32, ap_none, data_count, scalar</column>
<column name="data_count_out_din">out, 32, ap_fifo, data_count_out, pointer</column>
<column name="data_count_out_full_n">in, 1, ap_fifo, data_count_out, pointer</column>
<column name="data_count_out_write">out, 1, ap_fifo, data_count_out, pointer</column>
<column name="output_ddr0">in, 64, ap_none, output_ddr0, scalar</column>
<column name="output_ddr0_out_din">out, 64, ap_fifo, output_ddr0_out, pointer</column>
<column name="output_ddr0_out_full_n">in, 1, ap_fifo, output_ddr0_out, pointer</column>
<column name="output_ddr0_out_write">out, 1, ap_fifo, output_ddr0_out, pointer</column>
</table>
</item>
</section>
</profile>
