Test case 156

Optimisations:
  Iverilog: 
  Verilator: -fno-combine -O3
  CXXRTL: -O2
  Xcelium: 
  Verilator_SV2V: -fno-gate -O3

Inputs:
  rst = 0
  in_d = 4f
  clk = 0

Mismatched outputs:
  cnt:
    Verilator=0101
    Verilator_SV2V=0101
    Iverilog=0101
    CXXRTL=1000
    Xcelium=0101
