{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 24 16:37:18 2021 " "Info: Processing started: Mon May 24 16:37:18 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CIRCUITO -c CIRCUITO --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CIRCUITO -c CIRCUITO --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK " "Info: Assuming node \"CLOCK\" is an undefined clock" {  } { { "CIRCUITO.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/PREPARA02/CIRCUITO.vhd" 2 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "FLIPFLOP:FF0\|Q " "Info: Detected ripple clock \"FLIPFLOP:FF0\|Q\" as buffer" {  } { { "CIRCUITO.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/PREPARA02/CIRCUITO.vhd" 63 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "FLIPFLOP:FF0\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "FLIPFLOP:FF1\|Q " "Info: Detected ripple clock \"FLIPFLOP:FF1\|Q\" as buffer" {  } { { "CIRCUITO.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/PREPARA02/CIRCUITO.vhd" 63 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "FLIPFLOP:FF1\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "FLIPFLOP:FF2\|Q " "Info: Detected ripple clock \"FLIPFLOP:FF2\|Q\" as buffer" {  } { { "CIRCUITO.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/PREPARA02/CIRCUITO.vhd" 63 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "FLIPFLOP:FF2\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLOCK register register FLIPFLOP:FF4\|Q FLIPFLOP:FF3\|Q 420.17 MHz Internal " "Info: Clock \"CLOCK\" Internal fmax is restricted to 420.17 MHz between source register \"FLIPFLOP:FF4\|Q\" and destination register \"FLIPFLOP:FF3\|Q\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.38 ns " "Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.577 ns + Longest register register " "Info: + Longest register to register delay is 0.577 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns FLIPFLOP:FF4\|Q 1 REG LCFF_X30_Y35_N13 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y35_N13; Fanout = 6; REG Node = 'FLIPFLOP:FF4\|Q'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLIPFLOP:FF4|Q } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/PREPARA02/CIRCUITO.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.150 ns) 0.493 ns FLIPFLOP:FF3\|Q~0 2 COMB LCCOMB_X30_Y35_N10 1 " "Info: 2: + IC(0.343 ns) + CELL(0.150 ns) = 0.493 ns; Loc. = LCCOMB_X30_Y35_N10; Fanout = 1; COMB Node = 'FLIPFLOP:FF3\|Q~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.493 ns" { FLIPFLOP:FF4|Q FLIPFLOP:FF3|Q~0 } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/PREPARA02/CIRCUITO.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.577 ns FLIPFLOP:FF3\|Q 3 REG LCFF_X30_Y35_N11 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.577 ns; Loc. = LCFF_X30_Y35_N11; Fanout = 3; REG Node = 'FLIPFLOP:FF3\|Q'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { FLIPFLOP:FF3|Q~0 FLIPFLOP:FF3|Q } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/PREPARA02/CIRCUITO.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 40.55 % ) " "Info: Total cell delay = 0.234 ns ( 40.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.343 ns ( 59.45 % ) " "Info: Total interconnect delay = 0.343 ns ( 59.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.577 ns" { FLIPFLOP:FF4|Q FLIPFLOP:FF3|Q~0 FLIPFLOP:FF3|Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.577 ns" { FLIPFLOP:FF4|Q {} FLIPFLOP:FF3|Q~0 {} FLIPFLOP:FF3|Q {} } { 0.000ns 0.343ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 7.012 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK\" to destination register is 7.012 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK 1 CLK PIN_D13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 1; CLK Node = 'CLOCK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/PREPARA02/CIRCUITO.vhd" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.614 ns) + CELL(0.787 ns) 2.380 ns FLIPFLOP:FF0\|Q 2 REG LCFF_X31_Y35_N1 5 " "Info: 2: + IC(0.614 ns) + CELL(0.787 ns) = 2.380 ns; Loc. = LCFF_X31_Y35_N1; Fanout = 5; REG Node = 'FLIPFLOP:FF0\|Q'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.401 ns" { CLOCK FLIPFLOP:FF0|Q } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/PREPARA02/CIRCUITO.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.292 ns) + CELL(0.787 ns) 3.459 ns FLIPFLOP:FF1\|Q 3 REG LCFF_X31_Y35_N31 4 " "Info: 3: + IC(0.292 ns) + CELL(0.787 ns) = 3.459 ns; Loc. = LCFF_X31_Y35_N31; Fanout = 4; REG Node = 'FLIPFLOP:FF1\|Q'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.079 ns" { FLIPFLOP:FF0|Q FLIPFLOP:FF1|Q } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/PREPARA02/CIRCUITO.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.449 ns) + CELL(0.787 ns) 4.695 ns FLIPFLOP:FF2\|Q 4 REG LCFF_X30_Y35_N25 5 " "Info: 4: + IC(0.449 ns) + CELL(0.787 ns) = 4.695 ns; Loc. = LCFF_X30_Y35_N25; Fanout = 5; REG Node = 'FLIPFLOP:FF2\|Q'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.236 ns" { FLIPFLOP:FF1|Q FLIPFLOP:FF2|Q } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/PREPARA02/CIRCUITO.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.744 ns) + CELL(0.000 ns) 5.439 ns FLIPFLOP:FF2\|Q~clkctrl 5 COMB CLKCTRL_G9 2 " "Info: 5: + IC(0.744 ns) + CELL(0.000 ns) = 5.439 ns; Loc. = CLKCTRL_G9; Fanout = 2; COMB Node = 'FLIPFLOP:FF2\|Q~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.744 ns" { FLIPFLOP:FF2|Q FLIPFLOP:FF2|Q~clkctrl } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/PREPARA02/CIRCUITO.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.537 ns) 7.012 ns FLIPFLOP:FF3\|Q 6 REG LCFF_X30_Y35_N11 3 " "Info: 6: + IC(1.036 ns) + CELL(0.537 ns) = 7.012 ns; Loc. = LCFF_X30_Y35_N11; Fanout = 3; REG Node = 'FLIPFLOP:FF3\|Q'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { FLIPFLOP:FF2|Q~clkctrl FLIPFLOP:FF3|Q } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/PREPARA02/CIRCUITO.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.877 ns ( 55.29 % ) " "Info: Total cell delay = 3.877 ns ( 55.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.135 ns ( 44.71 % ) " "Info: Total interconnect delay = 3.135 ns ( 44.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.012 ns" { CLOCK FLIPFLOP:FF0|Q FLIPFLOP:FF1|Q FLIPFLOP:FF2|Q FLIPFLOP:FF2|Q~clkctrl FLIPFLOP:FF3|Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.012 ns" { CLOCK {} CLOCK~combout {} FLIPFLOP:FF0|Q {} FLIPFLOP:FF1|Q {} FLIPFLOP:FF2|Q {} FLIPFLOP:FF2|Q~clkctrl {} FLIPFLOP:FF3|Q {} } { 0.000ns 0.000ns 0.614ns 0.292ns 0.449ns 0.744ns 1.036ns } { 0.000ns 0.979ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK source 7.012 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK\" to source register is 7.012 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK 1 CLK PIN_D13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 1; CLK Node = 'CLOCK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/PREPARA02/CIRCUITO.vhd" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.614 ns) + CELL(0.787 ns) 2.380 ns FLIPFLOP:FF0\|Q 2 REG LCFF_X31_Y35_N1 5 " "Info: 2: + IC(0.614 ns) + CELL(0.787 ns) = 2.380 ns; Loc. = LCFF_X31_Y35_N1; Fanout = 5; REG Node = 'FLIPFLOP:FF0\|Q'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.401 ns" { CLOCK FLIPFLOP:FF0|Q } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/PREPARA02/CIRCUITO.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.292 ns) + CELL(0.787 ns) 3.459 ns FLIPFLOP:FF1\|Q 3 REG LCFF_X31_Y35_N31 4 " "Info: 3: + IC(0.292 ns) + CELL(0.787 ns) = 3.459 ns; Loc. = LCFF_X31_Y35_N31; Fanout = 4; REG Node = 'FLIPFLOP:FF1\|Q'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.079 ns" { FLIPFLOP:FF0|Q FLIPFLOP:FF1|Q } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/PREPARA02/CIRCUITO.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.449 ns) + CELL(0.787 ns) 4.695 ns FLIPFLOP:FF2\|Q 4 REG LCFF_X30_Y35_N25 5 " "Info: 4: + IC(0.449 ns) + CELL(0.787 ns) = 4.695 ns; Loc. = LCFF_X30_Y35_N25; Fanout = 5; REG Node = 'FLIPFLOP:FF2\|Q'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.236 ns" { FLIPFLOP:FF1|Q FLIPFLOP:FF2|Q } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/PREPARA02/CIRCUITO.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.744 ns) + CELL(0.000 ns) 5.439 ns FLIPFLOP:FF2\|Q~clkctrl 5 COMB CLKCTRL_G9 2 " "Info: 5: + IC(0.744 ns) + CELL(0.000 ns) = 5.439 ns; Loc. = CLKCTRL_G9; Fanout = 2; COMB Node = 'FLIPFLOP:FF2\|Q~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.744 ns" { FLIPFLOP:FF2|Q FLIPFLOP:FF2|Q~clkctrl } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/PREPARA02/CIRCUITO.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.537 ns) 7.012 ns FLIPFLOP:FF4\|Q 6 REG LCFF_X30_Y35_N13 6 " "Info: 6: + IC(1.036 ns) + CELL(0.537 ns) = 7.012 ns; Loc. = LCFF_X30_Y35_N13; Fanout = 6; REG Node = 'FLIPFLOP:FF4\|Q'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { FLIPFLOP:FF2|Q~clkctrl FLIPFLOP:FF4|Q } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/PREPARA02/CIRCUITO.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.877 ns ( 55.29 % ) " "Info: Total cell delay = 3.877 ns ( 55.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.135 ns ( 44.71 % ) " "Info: Total interconnect delay = 3.135 ns ( 44.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.012 ns" { CLOCK FLIPFLOP:FF0|Q FLIPFLOP:FF1|Q FLIPFLOP:FF2|Q FLIPFLOP:FF2|Q~clkctrl FLIPFLOP:FF4|Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.012 ns" { CLOCK {} CLOCK~combout {} FLIPFLOP:FF0|Q {} FLIPFLOP:FF1|Q {} FLIPFLOP:FF2|Q {} FLIPFLOP:FF2|Q~clkctrl {} FLIPFLOP:FF4|Q {} } { 0.000ns 0.000ns 0.614ns 0.292ns 0.449ns 0.744ns 1.036ns } { 0.000ns 0.979ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.012 ns" { CLOCK FLIPFLOP:FF0|Q FLIPFLOP:FF1|Q FLIPFLOP:FF2|Q FLIPFLOP:FF2|Q~clkctrl FLIPFLOP:FF3|Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.012 ns" { CLOCK {} CLOCK~combout {} FLIPFLOP:FF0|Q {} FLIPFLOP:FF1|Q {} FLIPFLOP:FF2|Q {} FLIPFLOP:FF2|Q~clkctrl {} FLIPFLOP:FF3|Q {} } { 0.000ns 0.000ns 0.614ns 0.292ns 0.449ns 0.744ns 1.036ns } { 0.000ns 0.979ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.012 ns" { CLOCK FLIPFLOP:FF0|Q FLIPFLOP:FF1|Q FLIPFLOP:FF2|Q FLIPFLOP:FF2|Q~clkctrl FLIPFLOP:FF4|Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.012 ns" { CLOCK {} CLOCK~combout {} FLIPFLOP:FF0|Q {} FLIPFLOP:FF1|Q {} FLIPFLOP:FF2|Q {} FLIPFLOP:FF2|Q~clkctrl {} FLIPFLOP:FF4|Q {} } { 0.000ns 0.000ns 0.614ns 0.292ns 0.449ns 0.744ns 1.036ns } { 0.000ns 0.979ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "CIRCUITO.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/PREPARA02/CIRCUITO.vhd" 63 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "CIRCUITO.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/PREPARA02/CIRCUITO.vhd" 63 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.577 ns" { FLIPFLOP:FF4|Q FLIPFLOP:FF3|Q~0 FLIPFLOP:FF3|Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.577 ns" { FLIPFLOP:FF4|Q {} FLIPFLOP:FF3|Q~0 {} FLIPFLOP:FF3|Q {} } { 0.000ns 0.343ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.012 ns" { CLOCK FLIPFLOP:FF0|Q FLIPFLOP:FF1|Q FLIPFLOP:FF2|Q FLIPFLOP:FF2|Q~clkctrl FLIPFLOP:FF3|Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.012 ns" { CLOCK {} CLOCK~combout {} FLIPFLOP:FF0|Q {} FLIPFLOP:FF1|Q {} FLIPFLOP:FF2|Q {} FLIPFLOP:FF2|Q~clkctrl {} FLIPFLOP:FF3|Q {} } { 0.000ns 0.000ns 0.614ns 0.292ns 0.449ns 0.744ns 1.036ns } { 0.000ns 0.979ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.012 ns" { CLOCK FLIPFLOP:FF0|Q FLIPFLOP:FF1|Q FLIPFLOP:FF2|Q FLIPFLOP:FF2|Q~clkctrl FLIPFLOP:FF4|Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.012 ns" { CLOCK {} CLOCK~combout {} FLIPFLOP:FF0|Q {} FLIPFLOP:FF1|Q {} FLIPFLOP:FF2|Q {} FLIPFLOP:FF2|Q~clkctrl {} FLIPFLOP:FF4|Q {} } { 0.000ns 0.000ns 0.614ns 0.292ns 0.449ns 0.744ns 1.036ns } { 0.000ns 0.979ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLIPFLOP:FF3|Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { FLIPFLOP:FF3|Q {} } {  } {  } "" } } { "CIRCUITO.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/PREPARA02/CIRCUITO.vhd" 63 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK S FLIPFLOP:FF4\|Q 12.781 ns register " "Info: tco from clock \"CLOCK\" to destination pin \"S\" through register \"FLIPFLOP:FF4\|Q\" is 12.781 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK source 7.012 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK\" to source register is 7.012 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK 1 CLK PIN_D13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 1; CLK Node = 'CLOCK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/PREPARA02/CIRCUITO.vhd" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.614 ns) + CELL(0.787 ns) 2.380 ns FLIPFLOP:FF0\|Q 2 REG LCFF_X31_Y35_N1 5 " "Info: 2: + IC(0.614 ns) + CELL(0.787 ns) = 2.380 ns; Loc. = LCFF_X31_Y35_N1; Fanout = 5; REG Node = 'FLIPFLOP:FF0\|Q'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.401 ns" { CLOCK FLIPFLOP:FF0|Q } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/PREPARA02/CIRCUITO.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.292 ns) + CELL(0.787 ns) 3.459 ns FLIPFLOP:FF1\|Q 3 REG LCFF_X31_Y35_N31 4 " "Info: 3: + IC(0.292 ns) + CELL(0.787 ns) = 3.459 ns; Loc. = LCFF_X31_Y35_N31; Fanout = 4; REG Node = 'FLIPFLOP:FF1\|Q'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.079 ns" { FLIPFLOP:FF0|Q FLIPFLOP:FF1|Q } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/PREPARA02/CIRCUITO.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.449 ns) + CELL(0.787 ns) 4.695 ns FLIPFLOP:FF2\|Q 4 REG LCFF_X30_Y35_N25 5 " "Info: 4: + IC(0.449 ns) + CELL(0.787 ns) = 4.695 ns; Loc. = LCFF_X30_Y35_N25; Fanout = 5; REG Node = 'FLIPFLOP:FF2\|Q'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.236 ns" { FLIPFLOP:FF1|Q FLIPFLOP:FF2|Q } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/PREPARA02/CIRCUITO.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.744 ns) + CELL(0.000 ns) 5.439 ns FLIPFLOP:FF2\|Q~clkctrl 5 COMB CLKCTRL_G9 2 " "Info: 5: + IC(0.744 ns) + CELL(0.000 ns) = 5.439 ns; Loc. = CLKCTRL_G9; Fanout = 2; COMB Node = 'FLIPFLOP:FF2\|Q~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.744 ns" { FLIPFLOP:FF2|Q FLIPFLOP:FF2|Q~clkctrl } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/PREPARA02/CIRCUITO.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.537 ns) 7.012 ns FLIPFLOP:FF4\|Q 6 REG LCFF_X30_Y35_N13 6 " "Info: 6: + IC(1.036 ns) + CELL(0.537 ns) = 7.012 ns; Loc. = LCFF_X30_Y35_N13; Fanout = 6; REG Node = 'FLIPFLOP:FF4\|Q'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { FLIPFLOP:FF2|Q~clkctrl FLIPFLOP:FF4|Q } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/PREPARA02/CIRCUITO.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.877 ns ( 55.29 % ) " "Info: Total cell delay = 3.877 ns ( 55.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.135 ns ( 44.71 % ) " "Info: Total interconnect delay = 3.135 ns ( 44.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.012 ns" { CLOCK FLIPFLOP:FF0|Q FLIPFLOP:FF1|Q FLIPFLOP:FF2|Q FLIPFLOP:FF2|Q~clkctrl FLIPFLOP:FF4|Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.012 ns" { CLOCK {} CLOCK~combout {} FLIPFLOP:FF0|Q {} FLIPFLOP:FF1|Q {} FLIPFLOP:FF2|Q {} FLIPFLOP:FF2|Q~clkctrl {} FLIPFLOP:FF4|Q {} } { 0.000ns 0.000ns 0.614ns 0.292ns 0.449ns 0.744ns 1.036ns } { 0.000ns 0.979ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "CIRCUITO.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/PREPARA02/CIRCUITO.vhd" 63 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.519 ns + Longest register pin " "Info: + Longest register to pin delay is 5.519 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns FLIPFLOP:FF4\|Q 1 REG LCFF_X30_Y35_N13 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y35_N13; Fanout = 6; REG Node = 'FLIPFLOP:FF4\|Q'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLIPFLOP:FF4|Q } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/PREPARA02/CIRCUITO.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.438 ns) 0.801 ns Mux0~0 2 COMB LCCOMB_X30_Y35_N2 2 " "Info: 2: + IC(0.363 ns) + CELL(0.438 ns) = 0.801 ns; Loc. = LCCOMB_X30_Y35_N2; Fanout = 2; COMB Node = 'Mux0~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.801 ns" { FLIPFLOP:FF4|Q Mux0~0 } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/PREPARA02/CIRCUITO.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.416 ns) 1.477 ns Mux0~2 3 COMB LCCOMB_X30_Y35_N22 1 " "Info: 3: + IC(0.260 ns) + CELL(0.416 ns) = 1.477 ns; Loc. = LCCOMB_X30_Y35_N22; Fanout = 1; COMB Node = 'Mux0~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { Mux0~0 Mux0~2 } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/PREPARA02/CIRCUITO.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.420 ns) 2.150 ns Mux0~4 4 COMB LCCOMB_X30_Y35_N28 1 " "Info: 4: + IC(0.253 ns) + CELL(0.420 ns) = 2.150 ns; Loc. = LCCOMB_X30_Y35_N28; Fanout = 1; COMB Node = 'Mux0~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.673 ns" { Mux0~2 Mux0~4 } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/PREPARA02/CIRCUITO.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.571 ns) + CELL(2.798 ns) 5.519 ns S 5 PIN PIN_C11 0 " "Info: 5: + IC(0.571 ns) + CELL(2.798 ns) = 5.519 ns; Loc. = PIN_C11; Fanout = 0; PIN Node = 'S'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.369 ns" { Mux0~4 S } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/PREPARA02/CIRCUITO.vhd" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.072 ns ( 73.78 % ) " "Info: Total cell delay = 4.072 ns ( 73.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.447 ns ( 26.22 % ) " "Info: Total interconnect delay = 1.447 ns ( 26.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.519 ns" { FLIPFLOP:FF4|Q Mux0~0 Mux0~2 Mux0~4 S } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.519 ns" { FLIPFLOP:FF4|Q {} Mux0~0 {} Mux0~2 {} Mux0~4 {} S {} } { 0.000ns 0.363ns 0.260ns 0.253ns 0.571ns } { 0.000ns 0.438ns 0.416ns 0.420ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.012 ns" { CLOCK FLIPFLOP:FF0|Q FLIPFLOP:FF1|Q FLIPFLOP:FF2|Q FLIPFLOP:FF2|Q~clkctrl FLIPFLOP:FF4|Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.012 ns" { CLOCK {} CLOCK~combout {} FLIPFLOP:FF0|Q {} FLIPFLOP:FF1|Q {} FLIPFLOP:FF2|Q {} FLIPFLOP:FF2|Q~clkctrl {} FLIPFLOP:FF4|Q {} } { 0.000ns 0.000ns 0.614ns 0.292ns 0.449ns 0.744ns 1.036ns } { 0.000ns 0.979ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.519 ns" { FLIPFLOP:FF4|Q Mux0~0 Mux0~2 Mux0~4 S } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.519 ns" { FLIPFLOP:FF4|Q {} Mux0~0 {} Mux0~2 {} Mux0~4 {} S {} } { 0.000ns 0.363ns 0.260ns 0.253ns 0.571ns } { 0.000ns 0.438ns 0.416ns 0.420ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "E S 6.489 ns Longest " "Info: Longest tpd from source pin \"E\" to destination pin \"S\" is 6.489 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns E 1 PIN PIN_C13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 2; PIN Node = 'E'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { E } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/PREPARA02/CIRCUITO.vhd" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.642 ns) + CELL(0.150 ns) 1.771 ns Mux0~0 2 COMB LCCOMB_X30_Y35_N2 2 " "Info: 2: + IC(0.642 ns) + CELL(0.150 ns) = 1.771 ns; Loc. = LCCOMB_X30_Y35_N2; Fanout = 2; COMB Node = 'Mux0~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.792 ns" { E Mux0~0 } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/PREPARA02/CIRCUITO.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.416 ns) 2.447 ns Mux0~2 3 COMB LCCOMB_X30_Y35_N22 1 " "Info: 3: + IC(0.260 ns) + CELL(0.416 ns) = 2.447 ns; Loc. = LCCOMB_X30_Y35_N22; Fanout = 1; COMB Node = 'Mux0~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { Mux0~0 Mux0~2 } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/PREPARA02/CIRCUITO.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.420 ns) 3.120 ns Mux0~4 4 COMB LCCOMB_X30_Y35_N28 1 " "Info: 4: + IC(0.253 ns) + CELL(0.420 ns) = 3.120 ns; Loc. = LCCOMB_X30_Y35_N28; Fanout = 1; COMB Node = 'Mux0~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.673 ns" { Mux0~2 Mux0~4 } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/PREPARA02/CIRCUITO.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.571 ns) + CELL(2.798 ns) 6.489 ns S 5 PIN PIN_C11 0 " "Info: 5: + IC(0.571 ns) + CELL(2.798 ns) = 6.489 ns; Loc. = PIN_C11; Fanout = 0; PIN Node = 'S'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.369 ns" { Mux0~4 S } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/vilso/Desktop/LEDG/PREPARA02/CIRCUITO.vhd" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.763 ns ( 73.40 % ) " "Info: Total cell delay = 4.763 ns ( 73.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.726 ns ( 26.60 % ) " "Info: Total interconnect delay = 1.726 ns ( 26.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.489 ns" { E Mux0~0 Mux0~2 Mux0~4 S } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.489 ns" { E {} E~combout {} Mux0~0 {} Mux0~2 {} Mux0~4 {} S {} } { 0.000ns 0.000ns 0.642ns 0.260ns 0.253ns 0.571ns } { 0.000ns 0.979ns 0.150ns 0.416ns 0.420ns 2.798ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "188 " "Info: Peak virtual memory: 188 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 24 16:37:19 2021 " "Info: Processing ended: Mon May 24 16:37:19 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
