 
****************************************
Report : resources
Design : DeltaAcc
Version: O-2018.06
Date   : Fri Jul 17 10:44:58 2020
****************************************


No resource sharing information to report.

No implementations to report
 
****************************************
Design : Delta_controller
****************************************
Resource Sharing Report for design Delta_controller in file
        /n/calumet/v/arkhadem/NanGatePDK/DeltaNN1/HDL/Delta_controller.sv

===============================================================================
|          |              |            | Contained     |                      |
| Resource | Module       | Parameters | Resources     | Contained Operations |
===============================================================================
| r142     | DW01_add     | width=11   |               | add_265 add_283      |
| r148     | DW01_add     | width=11   |               | add_274 add_295      |
| r153     | DW01_sub     | width=2    |               | sub_292 sub_298      |
|          |              |            |               | sub_304 sub_310      |
| r160     | DW01_cmp6    | width=10   |               | eq_403_2 eq_445      |
| r181     | DW01_cmp6    | width=10   |               | eq_266               |
| r183     | DW01_add     | width=8    |               | add_268              |
| r185     | DW01_cmp6    | width=8    |               | eq_269               |
| r187     | DW01_add     | width=8    |               | add_271              |
| r189     | DW01_cmp6    | width=8    |               | eq_272               |
| r191     | DW01_cmp2    | width=11   |               | lte_283              |
| r193     | DW01_sub     | width=2    |               | sub_286              |
| r195     | DW01_add     | width=11   |               | add_289              |
| r197     | DW01_cmp2    | width=11   |               | lte_289              |
| r199     | DW01_cmp2    | width=11   |               | lte_295              |
| r201     | DW01_add     | width=11   |               | add_301              |
| r203     | DW01_cmp2    | width=11   |               | lte_301              |
| r205     | DW01_add     | width=11   |               | add_307              |
| r207     | DW01_cmp2    | width=11   |               | lte_307              |
| r209     | DW01_cmp6    | width=10   |               | eq_403               |
| r211     | DW01_cmp6    | width=8    |               | eq_403_3             |
| r213     | DW01_cmp6    | width=8    |               | eq_403_4             |
===============================================================================


No implementations to report
 
****************************************
Design : Delta_controller_weight_manager
****************************************
Resource Sharing Report for design Delta_controller_weight_manager in file
        /n/calumet/v/arkhadem/NanGatePDK/DeltaNN1/HDL/Delta_controller_weight_manager.sv

===============================================================================
|          |              |            | Contained     |                      |
| Resource | Module       | Parameters | Resources     | Contained Operations |
===============================================================================
| r130     | DW01_add     | width=32   |               | add_88               |
| r132     | DW01_inc     | width=2    |               | add_96               |
| r138     | DW01_add     | width=32   |               | add_101              |
| r140     | DW01_add     | width=10   |               | add_110              |
| r142     | DW01_cmp6    | width=10   |               | eq_111               |
| r144     | DW01_add     | width=8    |               | add_113              |
| r146     | DW01_cmp6    | width=8    |               | eq_114               |
| r148     | DW01_add     | width=8    |               | add_116              |
| r150     | DW01_cmp6    | width=8    |               | eq_117               |
| r259     | DW01_add     | width=32   |               | add_1_root_add_0_root_add_100_2 |
| r261     | DW01_add     | width=32   |               | add_0_root_add_0_root_add_100_2 |
===============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_0_root_add_0_root_add_100_2       |                    |                |
|                    | DW01_add         | rpl                |                |
| add_1_root_add_0_root_add_100_2       |                    |                |
|                    | DW01_add         | rpl                |                |
| add_88             | DW01_add         | rpl                |                |
| add_101            | DW01_add         | rpl                |                |
===============================================================================

 
****************************************
Design : Delta_controller_output_extractor
****************************************
Resource Sharing Report for design Delta_controller_output_extractor in file
        /n/calumet/v/arkhadem/NanGatePDK/DeltaNN1/HDL/Delta_controller_output_extractor.sv

===============================================================================
|          |              |            | Contained     |                      |
| Resource | Module       | Parameters | Resources     | Contained Operations |
===============================================================================
| r219     | DW01_cmp6    | width=256  |               | eq_239_2 gte_177     |
| r247     | DW01_cmp6    | width=256  |               | eq_90                |
| r249     | DW01_cmp6    | width=256  |               | eq_92                |
| r255     | DW01_add     | width=256  |               | add_97               |
| r257     | DW01_add     | width=32   |               | add_98               |
| r259     | DW01_add     | width=256  |               | add_101              |
| r261     | DW01_add     | width=32   |               | add_102              |
| r263     | DW01_inc     | width=4    |               | add_118              |
| r265     | DW01_inc     | width=3    |               | add_121              |
| r267     | DW01_add     | width=32   |               | add_126              |
| r269     | DW01_add     | width=32   |               | add_151              |
| r271     | DW01_add     | width=256  |               | add_174              |
| r273     | DW01_cmp2    | width=256  |               | gte_175              |
| r275     | DW01_inc     | width=1024 |               | add_179              |
| r277     | DW01_inc     | width=256  |               | add_181              |
| r279     | DW01_add     | width=32   |               | add_192              |
| r281     | DW01_add     | width=32   |               | add_200              |
| r283     | DW01_cmp6    | width=1024 |               | eq_239               |
| r285     | DW01_cmp6    | width=256  |               | eq_239_3             |
| r393     | DW01_sub     | width=32   |               | add_1_root_sub_119   |
|          |              |            |               | add_1_root_sub_122   |
| r395     | DW01_add     | width=32   |               | sub_0_root_sub_119   |
|          |              |            |               | sub_0_root_sub_122   |
| r503     | DW01_sub     | width=32   |               | sub_1_root_sub_0_root_sub_95 |
| r505     | DW01_add     | width=32   |               | add_0_root_sub_0_root_sub_95 |
===============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_174            | DW01_add         | cla                |                |
| gte_175            | DW01_cmp2        | rpl                |                |
| add_181            | DW01_inc         | cla                |                |
| add_97             | DW01_add         | cla                |                |
| add_101            | DW01_add         | cla                |                |
| add_179            | DW01_inc         | cla                |                |
| add_0_root_r213    | DW01_add         | rpl                |                |
| add_0_root_sub_0_root_sub_95          |                    |                |
|                    | DW01_add         | rpl                |                |
| r219               | DW01_cmp6        | rpl                |                |
| eq_90              | DW01_cmp6        | rpl                |                |
| eq_92              | DW01_cmp6        | rpl                |                |
| add_98             | DW01_add         | rpl                |                |
| add_102            | DW01_add         | rpl                |                |
| add_126            | DW01_add         | rpl                |                |
| add_151            | DW01_add         | rpl                |                |
| add_192            | DW01_add         | rpl                |                |
| add_200            | DW01_add         | rpl                |                |
| eq_239             | DW01_cmp6        | rpl                |                |
| eq_239_3           | DW01_cmp6        | rpl                |                |
===============================================================================

 
****************************************
Design : Delta_controller_input_loader
****************************************
Resource Sharing Report for design Delta_controller_input_loader in file
        /n/calumet/v/arkhadem/NanGatePDK/DeltaNN1/HDL/Delta_controller_input_loader.sv

===============================================================================
|          |              |            | Contained     |                      |
| Resource | Module       | Parameters | Resources     | Contained Operations |
===============================================================================
| r244     | DW01_cmp6    | width=8    |               | eq_103 eq_285_3      |
| r245     | DW01_cmp6    | width=8    |               | eq_105 eq_285_2      |
| r257     | DW01_cmp6    | width=8    |               | eq_232_2 gte_171     |
| r289     | DW01_cmp6    | width=8    |               | eq_79                |
| r291     | DW01_cmp6    | width=8    |               | eq_81                |
| r297     | DW01_add     | width=8    |               | add_86               |
| r303     | DW01_add     | width=8    |               | add_90               |
| r305     | DW01_add     | width=32   |               | add_91               |
| r307     | DW01_inc     | width=2    |               | add_107              |
| r309     | DW01_inc     | width=6    |               | add_110              |
| r311     | DW01_add     | width=6    |               | add_114              |
| r313     | DW01_add     | width=32   |               | add_115              |
| r319     | DW01_add     | width=32   |               | add_133              |
| r321     | DW01_add     | width=8    |               | add_168              |
| r323     | DW01_cmp2    | width=8    |               | gte_169              |
| r325     | DW01_inc     | width=10   |               | add_173              |
| r327     | DW01_inc     | width=8    |               | add_175              |
| r329     | DW01_add     | width=32   |               | add_186              |
| r331     | DW01_add     | width=32   |               | add_194              |
| r333     | DW01_cmp6    | width=10   |               | eq_232               |
| r335     | DW01_cmp6    | width=8    |               | eq_232_3             |
| r443     | DW01_sub     | width=32   |               | sub_1_root_sub_0_root_sub_84 |
| r445     | DW01_add     | width=32   |               | add_0_root_sub_0_root_sub_84 |
| r551     | DW01_sub     | width=7    |               | sub_127              |
| r553     | DW01_add     | width=8    |               | add_127              |
| r659     | DW01_dec     | width=4    |               | sub_87               |
| r661     | DW01_add     | width=32   |               | add_87               |
| r769     | DW01_sub     | width=32   |               | add_1_root_sub_108   |
|          |              |            |               | add_1_root_sub_111   |
| r771     | DW01_add     | width=32   |               | sub_0_root_sub_108   |
|          |              |            |               | sub_0_root_sub_111   |
===============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_0_root_r248    | DW01_add         | rpl                |                |
| add_115            | DW01_add         | rpl                |                |
| add_133            | DW01_add         | rpl                |                |
| add_173            | DW01_inc         | rpl                |                |
| add_175            | DW01_inc         | rpl                |                |
| add_186            | DW01_add         | rpl                |                |
| add_194            | DW01_add         | rpl                |                |
===============================================================================

 
****************************************
Design : Delta_controller_bias_loader
****************************************
Resource Sharing Report for design Delta_controller_bias_loader in file
        /n/calumet/v/arkhadem/NanGatePDK/DeltaNN1/HDL/Delta_controller_bias_loader.sv

===============================================================================
|          |              |            | Contained     |                      |
| Resource | Module       | Parameters | Resources     | Contained Operations |
===============================================================================
| r101     | DW01_inc     | width=2    |               | add_78               |
| r103     | DW01_add     | width=32   |               | add_87               |
| r105     | DW01_cmp2    | width=8    |               | gte_96               |
| r107     | DW01_cmp2    | width=8    |               | gte_98               |
===============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_87             | DW01_add         | rpl                |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : Input_buffer_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Input_buffer_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Input_buffer_2
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Input_buffer_3
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : processing_unit_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : PU_controller_0
****************************************

No implementations to report
 
****************************************
Design : PU_WB_SRAM_controller_0
****************************************
Resource Sharing Report for design PU_WB_SRAM_controller_0 in file
        /n/calumet/v/arkhadem/NanGatePDK/DeltaNN1/HDL/PU_WB_SRAM_controller.sv

===============================================================================
|          |              |            | Contained     |                      |
| Resource | Module       | Parameters | Resources     | Contained Operations |
===============================================================================
| r109     | DW01_add     | width=32   |               | add_1_root_add_0_root_add_48_2 |
| r111     | DW01_add     | width=32   |               | add_0_root_add_0_root_add_48_2 |
| r220     | DW01_add     | width=32   |               | add_1_root_add_54_2  |
|          |              |            |               | add_1_root_add_75_2  |
| r222     | DW01_add     | width=32   |               | add_0_root_add_54_2  |
|          |              |            |               | add_0_root_add_75_2  |
| r331     | DW01_add     | width=32   |               | add_1_root_add_60_2  |
|          |              |            |               | add_1_root_add_81_2  |
|          |              |            |               | add_1_root_add_95_2  |
| r333     | DW01_add     | width=32   |               | add_0_root_add_60_2  |
|          |              |            |               | add_0_root_add_81_2  |
|          |              |            |               | add_0_root_add_95_2  |
===============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_0_root_add_0_root_add_48_2        |                    |                |
|                    | DW01_add         | rpl                |                |
| add_1_root_add_0_root_add_48_2        |                    |                |
|                    | DW01_add         | rpl                |                |
| add_0_root_r140    | DW01_add         | rpl                |                |
| add_1_root_r140    | DW01_add         | rpl                |                |
| add_0_root_r142    | DW01_add         | rpl                |                |
| add_1_root_r142    | DW01_add         | rpl                |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : APE_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Pool_array_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : AF_array_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : APE_adder_0
****************************************

Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_16             | DW01_add         | rpl                |                |
| add_16_G2_G1       | DW01_add         | rpl                |                |
| add_16_G3_G1       | DW01_add         | rpl                |                |
| add_16_G4_G1       | DW01_add         | rpl                |                |
| add_16_G5_G1       | DW01_add         | rpl                |                |
| add_16_G6_G1       | DW01_add         | rpl                |                |
| add_16_G7_G1       | DW01_add         | rpl                |                |
| add_16_G8_G1       | DW01_add         | rpl                |                |
| add_16_G2          | DW01_add         | rpl                |                |
| add_16_G2_G2       | DW01_add         | rpl                |                |
| add_16_G3_G2       | DW01_add         | rpl                |                |
| add_16_G4_G2       | DW01_add         | rpl                |                |
| add_16_G5_G2       | DW01_add         | rpl                |                |
| add_16_G6_G2       | DW01_add         | rpl                |                |
| add_16_G7_G2       | DW01_add         | rpl                |                |
| add_16_G8_G2       | DW01_add         | rpl                |                |
| add_16_G3          | DW01_add         | rpl                |                |
| add_16_G2_G3       | DW01_add         | rpl                |                |
| add_16_G3_G3       | DW01_add         | rpl                |                |
| add_16_G4_G3       | DW01_add         | rpl                |                |
| add_16_G5_G3       | DW01_add         | rpl                |                |
| add_16_G6_G3       | DW01_add         | rpl                |                |
| add_16_G7_G3       | DW01_add         | rpl                |                |
| add_16_G8_G3       | DW01_add         | rpl                |                |
| add_16_G4          | DW01_add         | rpl                |                |
| add_16_G2_G4       | DW01_add         | rpl                |                |
| add_16_G3_G4       | DW01_add         | rpl                |                |
| add_16_G4_G4       | DW01_add         | rpl                |                |
| add_16_G5_G4       | DW01_add         | rpl                |                |
| add_16_G6_G4       | DW01_add         | rpl                |                |
| add_16_G7_G4       | DW01_add         | rpl                |                |
| add_16_G8_G4       | DW01_add         | rpl                |                |
| add_16_G5          | DW01_add         | rpl                |                |
| add_16_G2_G5       | DW01_add         | rpl                |                |
| add_16_G3_G5       | DW01_add         | rpl                |                |
| add_16_G4_G5       | DW01_add         | rpl                |                |
| add_16_G5_G5       | DW01_add         | rpl                |                |
| add_16_G6_G5       | DW01_add         | rpl                |                |
| add_16_G7_G5       | DW01_add         | rpl                |                |
| add_16_G8_G5       | DW01_add         | rpl                |                |
| add_16_G6          | DW01_add         | rpl                |                |
| add_16_G2_G6       | DW01_add         | rpl                |                |
| add_16_G3_G6       | DW01_add         | rpl                |                |
| add_16_G4_G6       | DW01_add         | rpl                |                |
| add_16_G5_G6       | DW01_add         | rpl                |                |
| add_16_G6_G6       | DW01_add         | rpl                |                |
| add_16_G7_G6       | DW01_add         | rpl                |                |
| add_16_G8_G6       | DW01_add         | rpl                |                |
| add_16_G7          | DW01_add         | rpl                |                |
| add_16_G2_G7       | DW01_add         | rpl                |                |
| add_16_G3_G7       | DW01_add         | rpl                |                |
| add_16_G4_G7       | DW01_add         | rpl                |                |
| add_16_G5_G7       | DW01_add         | rpl                |                |
| add_16_G6_G7       | DW01_add         | rpl                |                |
| add_16_G7_G7       | DW01_add         | rpl                |                |
| add_16_G8_G7       | DW01_add         | rpl                |                |
| add_16_G8          | DW01_add         | rpl                |                |
| add_16_G2_G8       | DW01_add         | rpl                |                |
| add_16_G3_G8       | DW01_add         | rpl                |                |
| add_16_G4_G8       | DW01_add         | rpl                |                |
| add_16_G5_G8       | DW01_add         | rpl                |                |
| add_16_G6_G8       | DW01_add         | rpl                |                |
| add_16_G7_G8       | DW01_add         | rpl                |                |
| add_16_G8_G8       | DW01_add         | rpl                |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : APE_buffer_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : APE_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Pool_array_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : AF_array_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : APE_adder_1
****************************************

Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_16             | DW01_add         | rpl                |                |
| add_16_G2_G1       | DW01_add         | rpl                |                |
| add_16_G3_G1       | DW01_add         | rpl                |                |
| add_16_G4_G1       | DW01_add         | rpl                |                |
| add_16_G5_G1       | DW01_add         | rpl                |                |
| add_16_G6_G1       | DW01_add         | rpl                |                |
| add_16_G7_G1       | DW01_add         | rpl                |                |
| add_16_G8_G1       | DW01_add         | rpl                |                |
| add_16_G2          | DW01_add         | rpl                |                |
| add_16_G2_G2       | DW01_add         | rpl                |                |
| add_16_G3_G2       | DW01_add         | rpl                |                |
| add_16_G4_G2       | DW01_add         | rpl                |                |
| add_16_G5_G2       | DW01_add         | rpl                |                |
| add_16_G6_G2       | DW01_add         | rpl                |                |
| add_16_G7_G2       | DW01_add         | rpl                |                |
| add_16_G8_G2       | DW01_add         | rpl                |                |
| add_16_G3          | DW01_add         | rpl                |                |
| add_16_G2_G3       | DW01_add         | rpl                |                |
| add_16_G3_G3       | DW01_add         | rpl                |                |
| add_16_G4_G3       | DW01_add         | rpl                |                |
| add_16_G5_G3       | DW01_add         | rpl                |                |
| add_16_G6_G3       | DW01_add         | rpl                |                |
| add_16_G7_G3       | DW01_add         | rpl                |                |
| add_16_G8_G3       | DW01_add         | rpl                |                |
| add_16_G4          | DW01_add         | rpl                |                |
| add_16_G2_G4       | DW01_add         | rpl                |                |
| add_16_G3_G4       | DW01_add         | rpl                |                |
| add_16_G4_G4       | DW01_add         | rpl                |                |
| add_16_G5_G4       | DW01_add         | rpl                |                |
| add_16_G6_G4       | DW01_add         | rpl                |                |
| add_16_G7_G4       | DW01_add         | rpl                |                |
| add_16_G8_G4       | DW01_add         | rpl                |                |
| add_16_G5          | DW01_add         | rpl                |                |
| add_16_G2_G5       | DW01_add         | rpl                |                |
| add_16_G3_G5       | DW01_add         | rpl                |                |
| add_16_G4_G5       | DW01_add         | rpl                |                |
| add_16_G5_G5       | DW01_add         | rpl                |                |
| add_16_G6_G5       | DW01_add         | rpl                |                |
| add_16_G7_G5       | DW01_add         | rpl                |                |
| add_16_G8_G5       | DW01_add         | rpl                |                |
| add_16_G6          | DW01_add         | rpl                |                |
| add_16_G2_G6       | DW01_add         | rpl                |                |
| add_16_G3_G6       | DW01_add         | rpl                |                |
| add_16_G4_G6       | DW01_add         | rpl                |                |
| add_16_G5_G6       | DW01_add         | rpl                |                |
| add_16_G6_G6       | DW01_add         | rpl                |                |
| add_16_G7_G6       | DW01_add         | rpl                |                |
| add_16_G8_G6       | DW01_add         | rpl                |                |
| add_16_G7          | DW01_add         | rpl                |                |
| add_16_G2_G7       | DW01_add         | rpl                |                |
| add_16_G3_G7       | DW01_add         | rpl                |                |
| add_16_G4_G7       | DW01_add         | rpl                |                |
| add_16_G5_G7       | DW01_add         | rpl                |                |
| add_16_G6_G7       | DW01_add         | rpl                |                |
| add_16_G7_G7       | DW01_add         | rpl                |                |
| add_16_G8_G7       | DW01_add         | rpl                |                |
| add_16_G8          | DW01_add         | rpl                |                |
| add_16_G2_G8       | DW01_add         | rpl                |                |
| add_16_G3_G8       | DW01_add         | rpl                |                |
| add_16_G4_G8       | DW01_add         | rpl                |                |
| add_16_G5_G8       | DW01_add         | rpl                |                |
| add_16_G6_G8       | DW01_add         | rpl                |                |
| add_16_G7_G8       | DW01_add         | rpl                |                |
| add_16_G8_G8       | DW01_add         | rpl                |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : APE_buffer_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : APE_2
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Pool_array_2
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : AF_array_2
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : APE_adder_2
****************************************

Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_16             | DW01_add         | rpl                |                |
| add_16_G2_G1       | DW01_add         | rpl                |                |
| add_16_G3_G1       | DW01_add         | rpl                |                |
| add_16_G4_G1       | DW01_add         | rpl                |                |
| add_16_G5_G1       | DW01_add         | rpl                |                |
| add_16_G6_G1       | DW01_add         | rpl                |                |
| add_16_G7_G1       | DW01_add         | rpl                |                |
| add_16_G8_G1       | DW01_add         | rpl                |                |
| add_16_G2          | DW01_add         | rpl                |                |
| add_16_G2_G2       | DW01_add         | rpl                |                |
| add_16_G3_G2       | DW01_add         | rpl                |                |
| add_16_G4_G2       | DW01_add         | rpl                |                |
| add_16_G5_G2       | DW01_add         | rpl                |                |
| add_16_G6_G2       | DW01_add         | rpl                |                |
| add_16_G7_G2       | DW01_add         | rpl                |                |
| add_16_G8_G2       | DW01_add         | rpl                |                |
| add_16_G3          | DW01_add         | rpl                |                |
| add_16_G2_G3       | DW01_add         | rpl                |                |
| add_16_G3_G3       | DW01_add         | rpl                |                |
| add_16_G4_G3       | DW01_add         | rpl                |                |
| add_16_G5_G3       | DW01_add         | rpl                |                |
| add_16_G6_G3       | DW01_add         | rpl                |                |
| add_16_G7_G3       | DW01_add         | rpl                |                |
| add_16_G8_G3       | DW01_add         | rpl                |                |
| add_16_G4          | DW01_add         | rpl                |                |
| add_16_G2_G4       | DW01_add         | rpl                |                |
| add_16_G3_G4       | DW01_add         | rpl                |                |
| add_16_G4_G4       | DW01_add         | rpl                |                |
| add_16_G5_G4       | DW01_add         | rpl                |                |
| add_16_G6_G4       | DW01_add         | rpl                |                |
| add_16_G7_G4       | DW01_add         | rpl                |                |
| add_16_G8_G4       | DW01_add         | rpl                |                |
| add_16_G5          | DW01_add         | rpl                |                |
| add_16_G2_G5       | DW01_add         | rpl                |                |
| add_16_G3_G5       | DW01_add         | rpl                |                |
| add_16_G4_G5       | DW01_add         | rpl                |                |
| add_16_G5_G5       | DW01_add         | rpl                |                |
| add_16_G6_G5       | DW01_add         | rpl                |                |
| add_16_G7_G5       | DW01_add         | rpl                |                |
| add_16_G8_G5       | DW01_add         | rpl                |                |
| add_16_G6          | DW01_add         | rpl                |                |
| add_16_G2_G6       | DW01_add         | rpl                |                |
| add_16_G3_G6       | DW01_add         | rpl                |                |
| add_16_G4_G6       | DW01_add         | rpl                |                |
| add_16_G5_G6       | DW01_add         | rpl                |                |
| add_16_G6_G6       | DW01_add         | rpl                |                |
| add_16_G7_G6       | DW01_add         | rpl                |                |
| add_16_G8_G6       | DW01_add         | rpl                |                |
| add_16_G7          | DW01_add         | rpl                |                |
| add_16_G2_G7       | DW01_add         | rpl                |                |
| add_16_G3_G7       | DW01_add         | rpl                |                |
| add_16_G4_G7       | DW01_add         | rpl                |                |
| add_16_G5_G7       | DW01_add         | rpl                |                |
| add_16_G6_G7       | DW01_add         | rpl                |                |
| add_16_G7_G7       | DW01_add         | rpl                |                |
| add_16_G8_G7       | DW01_add         | rpl                |                |
| add_16_G8          | DW01_add         | rpl                |                |
| add_16_G2_G8       | DW01_add         | rpl                |                |
| add_16_G3_G8       | DW01_add         | rpl                |                |
| add_16_G4_G8       | DW01_add         | rpl                |                |
| add_16_G5_G8       | DW01_add         | rpl                |                |
| add_16_G6_G8       | DW01_add         | rpl                |                |
| add_16_G7_G8       | DW01_add         | rpl                |                |
| add_16_G8_G8       | DW01_add         | rpl                |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : APE_buffer_2
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : APE_3
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Pool_array_3
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : AF_array_3
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : APE_adder_3
****************************************

Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_16             | DW01_add         | rpl                |                |
| add_16_G2_G1       | DW01_add         | rpl                |                |
| add_16_G3_G1       | DW01_add         | rpl                |                |
| add_16_G4_G1       | DW01_add         | rpl                |                |
| add_16_G5_G1       | DW01_add         | rpl                |                |
| add_16_G6_G1       | DW01_add         | rpl                |                |
| add_16_G7_G1       | DW01_add         | rpl                |                |
| add_16_G8_G1       | DW01_add         | rpl                |                |
| add_16_G2          | DW01_add         | rpl                |                |
| add_16_G2_G2       | DW01_add         | rpl                |                |
| add_16_G3_G2       | DW01_add         | rpl                |                |
| add_16_G4_G2       | DW01_add         | rpl                |                |
| add_16_G5_G2       | DW01_add         | rpl                |                |
| add_16_G6_G2       | DW01_add         | rpl                |                |
| add_16_G7_G2       | DW01_add         | rpl                |                |
| add_16_G8_G2       | DW01_add         | rpl                |                |
| add_16_G3          | DW01_add         | rpl                |                |
| add_16_G2_G3       | DW01_add         | rpl                |                |
| add_16_G3_G3       | DW01_add         | rpl                |                |
| add_16_G4_G3       | DW01_add         | rpl                |                |
| add_16_G5_G3       | DW01_add         | rpl                |                |
| add_16_G6_G3       | DW01_add         | rpl                |                |
| add_16_G7_G3       | DW01_add         | rpl                |                |
| add_16_G8_G3       | DW01_add         | rpl                |                |
| add_16_G4          | DW01_add         | rpl                |                |
| add_16_G2_G4       | DW01_add         | rpl                |                |
| add_16_G3_G4       | DW01_add         | rpl                |                |
| add_16_G4_G4       | DW01_add         | rpl                |                |
| add_16_G5_G4       | DW01_add         | rpl                |                |
| add_16_G6_G4       | DW01_add         | rpl                |                |
| add_16_G7_G4       | DW01_add         | rpl                |                |
| add_16_G8_G4       | DW01_add         | rpl                |                |
| add_16_G5          | DW01_add         | rpl                |                |
| add_16_G2_G5       | DW01_add         | rpl                |                |
| add_16_G3_G5       | DW01_add         | rpl                |                |
| add_16_G4_G5       | DW01_add         | rpl                |                |
| add_16_G5_G5       | DW01_add         | rpl                |                |
| add_16_G6_G5       | DW01_add         | rpl                |                |
| add_16_G7_G5       | DW01_add         | rpl                |                |
| add_16_G8_G5       | DW01_add         | rpl                |                |
| add_16_G6          | DW01_add         | rpl                |                |
| add_16_G2_G6       | DW01_add         | rpl                |                |
| add_16_G3_G6       | DW01_add         | rpl                |                |
| add_16_G4_G6       | DW01_add         | rpl                |                |
| add_16_G5_G6       | DW01_add         | rpl                |                |
| add_16_G6_G6       | DW01_add         | rpl                |                |
| add_16_G7_G6       | DW01_add         | rpl                |                |
| add_16_G8_G6       | DW01_add         | rpl                |                |
| add_16_G7          | DW01_add         | rpl                |                |
| add_16_G2_G7       | DW01_add         | rpl                |                |
| add_16_G3_G7       | DW01_add         | rpl                |                |
| add_16_G4_G7       | DW01_add         | rpl                |                |
| add_16_G5_G7       | DW01_add         | rpl                |                |
| add_16_G6_G7       | DW01_add         | rpl                |                |
| add_16_G7_G7       | DW01_add         | rpl                |                |
| add_16_G8_G7       | DW01_add         | rpl                |                |
| add_16_G8          | DW01_add         | rpl                |                |
| add_16_G2_G8       | DW01_add         | rpl                |                |
| add_16_G3_G8       | DW01_add         | rpl                |                |
| add_16_G4_G8       | DW01_add         | rpl                |                |
| add_16_G5_G8       | DW01_add         | rpl                |                |
| add_16_G6_G8       | DW01_add         | rpl                |                |
| add_16_G7_G8       | DW01_add         | rpl                |                |
| add_16_G8_G8       | DW01_add         | rpl                |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : APE_buffer_3
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : crossbar_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : PU_in_line_controller_0
****************************************

No implementations to report
 
****************************************
Design : PU_idx_buffer_0
****************************************
Resource Sharing Report for design PU_idx_buffer_0 in file
        /n/calumet/v/arkhadem/NanGatePDK/DeltaNN1/HDL/PU_idx_buffer.sv

===============================================================================
|          |              |            | Contained     |                      |
| Resource | Module       | Parameters | Resources     | Contained Operations |
===============================================================================
| r116     | DW01_inc     | width=12   |               | add_48               |
| r118     | DW01_add     | width=2    |               | add_85               |
| r120     | DW01_add     | width=4    |               | add_86               |
| r122     | DW01_add     | width=4    |               | add_87               |
===============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| sub_108            | DW01_sub         | rpl                |                |
| add_239            | DW01_inc         | rpl                |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : PU_repetition_weight_buffer_0
****************************************

Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| sub_55             | DW01_dec         | rpl                |                |
| sub_57             | DW01_dec         | rpl                |                |
| add_206            | DW01_inc         | rpl                |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : PU_unique_weight_buffer_0
****************************************

Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_216            | DW01_inc         | rpl                |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : MPE_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : MPE_multiplier_0
****************************************

Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_49             | DW01_add         | rpl                |                |
| add_49_I2_I1       | DW01_add         | rpl                |                |
| add_49_I3_I1       | DW01_add         | rpl                |                |
| add_49_I4_I1       | DW01_add         | rpl                |                |
| add_49_I5_I1       | DW01_add         | rpl                |                |
| add_49_I6_I1       | DW01_add         | rpl                |                |
| add_49_I7_I1       | DW01_add         | rpl                |                |
| add_49_I8_I1       | DW01_add         | rpl                |                |
| add_49_I2          | DW01_add         | rpl                |                |
| add_49_I2_I2       | DW01_add         | rpl                |                |
| add_49_I3_I2       | DW01_add         | rpl                |                |
| add_49_I4_I2       | DW01_add         | rpl                |                |
| add_49_I5_I2       | DW01_add         | rpl                |                |
| add_49_I6_I2       | DW01_add         | rpl                |                |
| add_49_I7_I2       | DW01_add         | rpl                |                |
| add_49_I8_I2       | DW01_add         | rpl                |                |
| add_49_I3          | DW01_add         | rpl                |                |
| add_49_I2_I3       | DW01_add         | rpl                |                |
| add_49_I3_I3       | DW01_add         | rpl                |                |
| add_49_I4_I3       | DW01_add         | rpl                |                |
| add_49_I5_I3       | DW01_add         | rpl                |                |
| add_49_I6_I3       | DW01_add         | rpl                |                |
| add_49_I7_I3       | DW01_add         | rpl                |                |
| add_49_I8_I3       | DW01_add         | rpl                |                |
| add_49_I4          | DW01_add         | rpl                |                |
| add_49_I2_I4       | DW01_add         | rpl                |                |
| add_49_I3_I4       | DW01_add         | rpl                |                |
| add_49_I4_I4       | DW01_add         | rpl                |                |
| add_49_I5_I4       | DW01_add         | rpl                |                |
| add_49_I6_I4       | DW01_add         | rpl                |                |
| add_49_I7_I4       | DW01_add         | rpl                |                |
| add_49_I8_I4       | DW01_add         | rpl                |                |
| add_49_I5          | DW01_add         | rpl                |                |
| add_49_I2_I5       | DW01_add         | rpl                |                |
| add_49_I3_I5       | DW01_add         | rpl                |                |
| add_49_I4_I5       | DW01_add         | rpl                |                |
| add_49_I5_I5       | DW01_add         | rpl                |                |
| add_49_I6_I5       | DW01_add         | rpl                |                |
| add_49_I7_I5       | DW01_add         | rpl                |                |
| add_49_I8_I5       | DW01_add         | rpl                |                |
| add_49_I6          | DW01_add         | rpl                |                |
| add_49_I2_I6       | DW01_add         | rpl                |                |
| add_49_I3_I6       | DW01_add         | rpl                |                |
| add_49_I4_I6       | DW01_add         | rpl                |                |
| add_49_I5_I6       | DW01_add         | rpl                |                |
| add_49_I6_I6       | DW01_add         | rpl                |                |
| add_49_I7_I6       | DW01_add         | rpl                |                |
| add_49_I8_I6       | DW01_add         | rpl                |                |
| add_49_I7          | DW01_add         | rpl                |                |
| add_49_I2_I7       | DW01_add         | rpl                |                |
| add_49_I3_I7       | DW01_add         | rpl                |                |
| add_49_I4_I7       | DW01_add         | rpl                |                |
| add_49_I5_I7       | DW01_add         | rpl                |                |
| add_49_I6_I7       | DW01_add         | rpl                |                |
| add_49_I7_I7       | DW01_add         | rpl                |                |
| add_49_I8_I7       | DW01_add         | rpl                |                |
| add_49_I8          | DW01_add         | rpl                |                |
| add_49_I2_I8       | DW01_add         | rpl                |                |
| add_49_I3_I8       | DW01_add         | rpl                |                |
| add_49_I4_I8       | DW01_add         | rpl                |                |
| add_49_I5_I8       | DW01_add         | rpl                |                |
| add_49_I6_I8       | DW01_add         | rpl                |                |
| add_49_I7_I8       | DW01_add         | rpl                |                |
| add_49_I8_I8       | DW01_add         | rpl                |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : MPE_in2out_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : PU_in_line_controller_1
****************************************

No implementations to report
 
****************************************
Design : PU_idx_buffer_1
****************************************
Resource Sharing Report for design PU_idx_buffer_0 in file
        /n/calumet/v/arkhadem/NanGatePDK/DeltaNN1/HDL/PU_idx_buffer.sv

===============================================================================
|          |              |            | Contained     |                      |
| Resource | Module       | Parameters | Resources     | Contained Operations |
===============================================================================
| r116     | DW01_inc     | width=12   |               | add_48               |
| r118     | DW01_add     | width=2    |               | add_85               |
| r120     | DW01_add     | width=4    |               | add_86               |
| r122     | DW01_add     | width=4    |               | add_87               |
===============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| sub_108            | DW01_sub         | rpl                |                |
| add_239            | DW01_inc         | rpl                |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : PU_repetition_weight_buffer_1
****************************************

Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| sub_55             | DW01_dec         | rpl                |                |
| sub_57             | DW01_dec         | rpl                |                |
| add_206            | DW01_inc         | rpl                |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : PU_unique_weight_buffer_1
****************************************

Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_216            | DW01_inc         | rpl                |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : MPE_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : MPE_multiplier_1
****************************************

Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_49             | DW01_add         | rpl                |                |
| add_49_I2_I1       | DW01_add         | rpl                |                |
| add_49_I3_I1       | DW01_add         | rpl                |                |
| add_49_I4_I1       | DW01_add         | rpl                |                |
| add_49_I5_I1       | DW01_add         | rpl                |                |
| add_49_I6_I1       | DW01_add         | rpl                |                |
| add_49_I7_I1       | DW01_add         | rpl                |                |
| add_49_I8_I1       | DW01_add         | rpl                |                |
| add_49_I2          | DW01_add         | rpl                |                |
| add_49_I2_I2       | DW01_add         | rpl                |                |
| add_49_I3_I2       | DW01_add         | rpl                |                |
| add_49_I4_I2       | DW01_add         | rpl                |                |
| add_49_I5_I2       | DW01_add         | rpl                |                |
| add_49_I6_I2       | DW01_add         | rpl                |                |
| add_49_I7_I2       | DW01_add         | rpl                |                |
| add_49_I8_I2       | DW01_add         | rpl                |                |
| add_49_I3          | DW01_add         | rpl                |                |
| add_49_I2_I3       | DW01_add         | rpl                |                |
| add_49_I3_I3       | DW01_add         | rpl                |                |
| add_49_I4_I3       | DW01_add         | rpl                |                |
| add_49_I5_I3       | DW01_add         | rpl                |                |
| add_49_I6_I3       | DW01_add         | rpl                |                |
| add_49_I7_I3       | DW01_add         | rpl                |                |
| add_49_I8_I3       | DW01_add         | rpl                |                |
| add_49_I4          | DW01_add         | rpl                |                |
| add_49_I2_I4       | DW01_add         | rpl                |                |
| add_49_I3_I4       | DW01_add         | rpl                |                |
| add_49_I4_I4       | DW01_add         | rpl                |                |
| add_49_I5_I4       | DW01_add         | rpl                |                |
| add_49_I6_I4       | DW01_add         | rpl                |                |
| add_49_I7_I4       | DW01_add         | rpl                |                |
| add_49_I8_I4       | DW01_add         | rpl                |                |
| add_49_I5          | DW01_add         | rpl                |                |
| add_49_I2_I5       | DW01_add         | rpl                |                |
| add_49_I3_I5       | DW01_add         | rpl                |                |
| add_49_I4_I5       | DW01_add         | rpl                |                |
| add_49_I5_I5       | DW01_add         | rpl                |                |
| add_49_I6_I5       | DW01_add         | rpl                |                |
| add_49_I7_I5       | DW01_add         | rpl                |                |
| add_49_I8_I5       | DW01_add         | rpl                |                |
| add_49_I6          | DW01_add         | rpl                |                |
| add_49_I2_I6       | DW01_add         | rpl                |                |
| add_49_I3_I6       | DW01_add         | rpl                |                |
| add_49_I4_I6       | DW01_add         | rpl                |                |
| add_49_I5_I6       | DW01_add         | rpl                |                |
| add_49_I6_I6       | DW01_add         | rpl                |                |
| add_49_I7_I6       | DW01_add         | rpl                |                |
| add_49_I8_I6       | DW01_add         | rpl                |                |
| add_49_I7          | DW01_add         | rpl                |                |
| add_49_I2_I7       | DW01_add         | rpl                |                |
| add_49_I3_I7       | DW01_add         | rpl                |                |
| add_49_I4_I7       | DW01_add         | rpl                |                |
| add_49_I5_I7       | DW01_add         | rpl                |                |
| add_49_I6_I7       | DW01_add         | rpl                |                |
| add_49_I7_I7       | DW01_add         | rpl                |                |
| add_49_I8_I7       | DW01_add         | rpl                |                |
| add_49_I8          | DW01_add         | rpl                |                |
| add_49_I2_I8       | DW01_add         | rpl                |                |
| add_49_I3_I8       | DW01_add         | rpl                |                |
| add_49_I4_I8       | DW01_add         | rpl                |                |
| add_49_I5_I8       | DW01_add         | rpl                |                |
| add_49_I6_I8       | DW01_add         | rpl                |                |
| add_49_I7_I8       | DW01_add         | rpl                |                |
| add_49_I8_I8       | DW01_add         | rpl                |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : MPE_in2out_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : PU_in_line_controller_2
****************************************

No implementations to report
 
****************************************
Design : PU_idx_buffer_2
****************************************
Resource Sharing Report for design PU_idx_buffer_0 in file
        /n/calumet/v/arkhadem/NanGatePDK/DeltaNN1/HDL/PU_idx_buffer.sv

===============================================================================
|          |              |            | Contained     |                      |
| Resource | Module       | Parameters | Resources     | Contained Operations |
===============================================================================
| r116     | DW01_inc     | width=12   |               | add_48               |
| r118     | DW01_add     | width=2    |               | add_85               |
| r120     | DW01_add     | width=4    |               | add_86               |
| r122     | DW01_add     | width=4    |               | add_87               |
===============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| sub_108            | DW01_sub         | rpl                |                |
| add_239            | DW01_inc         | rpl                |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : PU_repetition_weight_buffer_2
****************************************

Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| sub_55             | DW01_dec         | rpl                |                |
| sub_57             | DW01_dec         | rpl                |                |
| add_206            | DW01_inc         | rpl                |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : PU_unique_weight_buffer_2
****************************************

Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_216            | DW01_inc         | rpl                |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : MPE_2
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : MPE_multiplier_2
****************************************

Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_49             | DW01_add         | rpl                |                |
| add_49_I2_I1       | DW01_add         | rpl                |                |
| add_49_I3_I1       | DW01_add         | rpl                |                |
| add_49_I4_I1       | DW01_add         | rpl                |                |
| add_49_I5_I1       | DW01_add         | rpl                |                |
| add_49_I6_I1       | DW01_add         | rpl                |                |
| add_49_I7_I1       | DW01_add         | rpl                |                |
| add_49_I8_I1       | DW01_add         | rpl                |                |
| add_49_I2          | DW01_add         | rpl                |                |
| add_49_I2_I2       | DW01_add         | rpl                |                |
| add_49_I3_I2       | DW01_add         | rpl                |                |
| add_49_I4_I2       | DW01_add         | rpl                |                |
| add_49_I5_I2       | DW01_add         | rpl                |                |
| add_49_I6_I2       | DW01_add         | rpl                |                |
| add_49_I7_I2       | DW01_add         | rpl                |                |
| add_49_I8_I2       | DW01_add         | rpl                |                |
| add_49_I3          | DW01_add         | rpl                |                |
| add_49_I2_I3       | DW01_add         | rpl                |                |
| add_49_I3_I3       | DW01_add         | rpl                |                |
| add_49_I4_I3       | DW01_add         | rpl                |                |
| add_49_I5_I3       | DW01_add         | rpl                |                |
| add_49_I6_I3       | DW01_add         | rpl                |                |
| add_49_I7_I3       | DW01_add         | rpl                |                |
| add_49_I8_I3       | DW01_add         | rpl                |                |
| add_49_I4          | DW01_add         | rpl                |                |
| add_49_I2_I4       | DW01_add         | rpl                |                |
| add_49_I3_I4       | DW01_add         | rpl                |                |
| add_49_I4_I4       | DW01_add         | rpl                |                |
| add_49_I5_I4       | DW01_add         | rpl                |                |
| add_49_I6_I4       | DW01_add         | rpl                |                |
| add_49_I7_I4       | DW01_add         | rpl                |                |
| add_49_I8_I4       | DW01_add         | rpl                |                |
| add_49_I5          | DW01_add         | rpl                |                |
| add_49_I2_I5       | DW01_add         | rpl                |                |
| add_49_I3_I5       | DW01_add         | rpl                |                |
| add_49_I4_I5       | DW01_add         | rpl                |                |
| add_49_I5_I5       | DW01_add         | rpl                |                |
| add_49_I6_I5       | DW01_add         | rpl                |                |
| add_49_I7_I5       | DW01_add         | rpl                |                |
| add_49_I8_I5       | DW01_add         | rpl                |                |
| add_49_I6          | DW01_add         | rpl                |                |
| add_49_I2_I6       | DW01_add         | rpl                |                |
| add_49_I3_I6       | DW01_add         | rpl                |                |
| add_49_I4_I6       | DW01_add         | rpl                |                |
| add_49_I5_I6       | DW01_add         | rpl                |                |
| add_49_I6_I6       | DW01_add         | rpl                |                |
| add_49_I7_I6       | DW01_add         | rpl                |                |
| add_49_I8_I6       | DW01_add         | rpl                |                |
| add_49_I7          | DW01_add         | rpl                |                |
| add_49_I2_I7       | DW01_add         | rpl                |                |
| add_49_I3_I7       | DW01_add         | rpl                |                |
| add_49_I4_I7       | DW01_add         | rpl                |                |
| add_49_I5_I7       | DW01_add         | rpl                |                |
| add_49_I6_I7       | DW01_add         | rpl                |                |
| add_49_I7_I7       | DW01_add         | rpl                |                |
| add_49_I8_I7       | DW01_add         | rpl                |                |
| add_49_I8          | DW01_add         | rpl                |                |
| add_49_I2_I8       | DW01_add         | rpl                |                |
| add_49_I3_I8       | DW01_add         | rpl                |                |
| add_49_I4_I8       | DW01_add         | rpl                |                |
| add_49_I5_I8       | DW01_add         | rpl                |                |
| add_49_I6_I8       | DW01_add         | rpl                |                |
| add_49_I7_I8       | DW01_add         | rpl                |                |
| add_49_I8_I8       | DW01_add         | rpl                |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : MPE_in2out_2
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : PU_in_line_controller_3
****************************************

No implementations to report
 
****************************************
Design : PU_idx_buffer_3
****************************************
Resource Sharing Report for design PU_idx_buffer_0 in file
        /n/calumet/v/arkhadem/NanGatePDK/DeltaNN1/HDL/PU_idx_buffer.sv

===============================================================================
|          |              |            | Contained     |                      |
| Resource | Module       | Parameters | Resources     | Contained Operations |
===============================================================================
| r116     | DW01_inc     | width=12   |               | add_48               |
| r118     | DW01_add     | width=2    |               | add_85               |
| r120     | DW01_add     | width=4    |               | add_86               |
| r122     | DW01_add     | width=4    |               | add_87               |
===============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| sub_108            | DW01_sub         | rpl                |                |
| add_239            | DW01_inc         | rpl                |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : PU_repetition_weight_buffer_3
****************************************

Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| sub_55             | DW01_dec         | rpl                |                |
| sub_57             | DW01_dec         | rpl                |                |
| add_206            | DW01_inc         | rpl                |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : PU_unique_weight_buffer_3
****************************************

Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_216            | DW01_inc         | rpl                |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : MPE_3
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : MPE_multiplier_3
****************************************

Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_49             | DW01_add         | rpl                |                |
| add_49_I2_I1       | DW01_add         | rpl                |                |
| add_49_I3_I1       | DW01_add         | rpl                |                |
| add_49_I4_I1       | DW01_add         | rpl                |                |
| add_49_I5_I1       | DW01_add         | rpl                |                |
| add_49_I6_I1       | DW01_add         | rpl                |                |
| add_49_I7_I1       | DW01_add         | rpl                |                |
| add_49_I8_I1       | DW01_add         | rpl                |                |
| add_49_I2          | DW01_add         | rpl                |                |
| add_49_I2_I2       | DW01_add         | rpl                |                |
| add_49_I3_I2       | DW01_add         | rpl                |                |
| add_49_I4_I2       | DW01_add         | rpl                |                |
| add_49_I5_I2       | DW01_add         | rpl                |                |
| add_49_I6_I2       | DW01_add         | rpl                |                |
| add_49_I7_I2       | DW01_add         | rpl                |                |
| add_49_I8_I2       | DW01_add         | rpl                |                |
| add_49_I3          | DW01_add         | rpl                |                |
| add_49_I2_I3       | DW01_add         | rpl                |                |
| add_49_I3_I3       | DW01_add         | rpl                |                |
| add_49_I4_I3       | DW01_add         | rpl                |                |
| add_49_I5_I3       | DW01_add         | rpl                |                |
| add_49_I6_I3       | DW01_add         | rpl                |                |
| add_49_I7_I3       | DW01_add         | rpl                |                |
| add_49_I8_I3       | DW01_add         | rpl                |                |
| add_49_I4          | DW01_add         | rpl                |                |
| add_49_I2_I4       | DW01_add         | rpl                |                |
| add_49_I3_I4       | DW01_add         | rpl                |                |
| add_49_I4_I4       | DW01_add         | rpl                |                |
| add_49_I5_I4       | DW01_add         | rpl                |                |
| add_49_I6_I4       | DW01_add         | rpl                |                |
| add_49_I7_I4       | DW01_add         | rpl                |                |
| add_49_I8_I4       | DW01_add         | rpl                |                |
| add_49_I5          | DW01_add         | rpl                |                |
| add_49_I2_I5       | DW01_add         | rpl                |                |
| add_49_I3_I5       | DW01_add         | rpl                |                |
| add_49_I4_I5       | DW01_add         | rpl                |                |
| add_49_I5_I5       | DW01_add         | rpl                |                |
| add_49_I6_I5       | DW01_add         | rpl                |                |
| add_49_I7_I5       | DW01_add         | rpl                |                |
| add_49_I8_I5       | DW01_add         | rpl                |                |
| add_49_I6          | DW01_add         | rpl                |                |
| add_49_I2_I6       | DW01_add         | rpl                |                |
| add_49_I3_I6       | DW01_add         | rpl                |                |
| add_49_I4_I6       | DW01_add         | rpl                |                |
| add_49_I5_I6       | DW01_add         | rpl                |                |
| add_49_I6_I6       | DW01_add         | rpl                |                |
| add_49_I7_I6       | DW01_add         | rpl                |                |
| add_49_I8_I6       | DW01_add         | rpl                |                |
| add_49_I7          | DW01_add         | rpl                |                |
| add_49_I2_I7       | DW01_add         | rpl                |                |
| add_49_I3_I7       | DW01_add         | rpl                |                |
| add_49_I4_I7       | DW01_add         | rpl                |                |
| add_49_I5_I7       | DW01_add         | rpl                |                |
| add_49_I6_I7       | DW01_add         | rpl                |                |
| add_49_I7_I7       | DW01_add         | rpl                |                |
| add_49_I8_I7       | DW01_add         | rpl                |                |
| add_49_I8          | DW01_add         | rpl                |                |
| add_49_I2_I8       | DW01_add         | rpl                |                |
| add_49_I3_I8       | DW01_add         | rpl                |                |
| add_49_I4_I8       | DW01_add         | rpl                |                |
| add_49_I5_I8       | DW01_add         | rpl                |                |
| add_49_I6_I8       | DW01_add         | rpl                |                |
| add_49_I7_I8       | DW01_add         | rpl                |                |
| add_49_I8_I8       | DW01_add         | rpl                |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : MPE_in2out_3
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : processing_unit_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : PU_controller_1
****************************************

No implementations to report
 
****************************************
Design : PU_WB_SRAM_controller_1
****************************************
Resource Sharing Report for design PU_WB_SRAM_controller_0 in file
        /n/calumet/v/arkhadem/NanGatePDK/DeltaNN1/HDL/PU_WB_SRAM_controller.sv

===============================================================================
|          |              |            | Contained     |                      |
| Resource | Module       | Parameters | Resources     | Contained Operations |
===============================================================================
| r109     | DW01_add     | width=32   |               | add_1_root_add_0_root_add_48_2 |
| r111     | DW01_add     | width=32   |               | add_0_root_add_0_root_add_48_2 |
| r220     | DW01_add     | width=32   |               | add_1_root_add_54_2  |
|          |              |            |               | add_1_root_add_75_2  |
| r222     | DW01_add     | width=32   |               | add_0_root_add_54_2  |
|          |              |            |               | add_0_root_add_75_2  |
| r331     | DW01_add     | width=32   |               | add_1_root_add_60_2  |
|          |              |            |               | add_1_root_add_81_2  |
|          |              |            |               | add_1_root_add_95_2  |
| r333     | DW01_add     | width=32   |               | add_0_root_add_60_2  |
|          |              |            |               | add_0_root_add_81_2  |
|          |              |            |               | add_0_root_add_95_2  |
===============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_0_root_add_0_root_add_48_2        |                    |                |
|                    | DW01_add         | rpl                |                |
| add_1_root_add_0_root_add_48_2        |                    |                |
|                    | DW01_add         | rpl                |                |
| add_0_root_r140    | DW01_add         | rpl                |                |
| add_1_root_r140    | DW01_add         | rpl                |                |
| add_0_root_r142    | DW01_add         | rpl                |                |
| add_1_root_r142    | DW01_add         | rpl                |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : APE_4
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Pool_array_4
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : AF_array_4
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : APE_adder_4
****************************************

Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_16             | DW01_add         | rpl                |                |
| add_16_G2_G1       | DW01_add         | rpl                |                |
| add_16_G3_G1       | DW01_add         | rpl                |                |
| add_16_G4_G1       | DW01_add         | rpl                |                |
| add_16_G5_G1       | DW01_add         | rpl                |                |
| add_16_G6_G1       | DW01_add         | rpl                |                |
| add_16_G7_G1       | DW01_add         | rpl                |                |
| add_16_G8_G1       | DW01_add         | rpl                |                |
| add_16_G2          | DW01_add         | rpl                |                |
| add_16_G2_G2       | DW01_add         | rpl                |                |
| add_16_G3_G2       | DW01_add         | rpl                |                |
| add_16_G4_G2       | DW01_add         | rpl                |                |
| add_16_G5_G2       | DW01_add         | rpl                |                |
| add_16_G6_G2       | DW01_add         | rpl                |                |
| add_16_G7_G2       | DW01_add         | rpl                |                |
| add_16_G8_G2       | DW01_add         | rpl                |                |
| add_16_G3          | DW01_add         | rpl                |                |
| add_16_G2_G3       | DW01_add         | rpl                |                |
| add_16_G3_G3       | DW01_add         | rpl                |                |
| add_16_G4_G3       | DW01_add         | rpl                |                |
| add_16_G5_G3       | DW01_add         | rpl                |                |
| add_16_G6_G3       | DW01_add         | rpl                |                |
| add_16_G7_G3       | DW01_add         | rpl                |                |
| add_16_G8_G3       | DW01_add         | rpl                |                |
| add_16_G4          | DW01_add         | rpl                |                |
| add_16_G2_G4       | DW01_add         | rpl                |                |
| add_16_G3_G4       | DW01_add         | rpl                |                |
| add_16_G4_G4       | DW01_add         | rpl                |                |
| add_16_G5_G4       | DW01_add         | rpl                |                |
| add_16_G6_G4       | DW01_add         | rpl                |                |
| add_16_G7_G4       | DW01_add         | rpl                |                |
| add_16_G8_G4       | DW01_add         | rpl                |                |
| add_16_G5          | DW01_add         | rpl                |                |
| add_16_G2_G5       | DW01_add         | rpl                |                |
| add_16_G3_G5       | DW01_add         | rpl                |                |
| add_16_G4_G5       | DW01_add         | rpl                |                |
| add_16_G5_G5       | DW01_add         | rpl                |                |
| add_16_G6_G5       | DW01_add         | rpl                |                |
| add_16_G7_G5       | DW01_add         | rpl                |                |
| add_16_G8_G5       | DW01_add         | rpl                |                |
| add_16_G6          | DW01_add         | rpl                |                |
| add_16_G2_G6       | DW01_add         | rpl                |                |
| add_16_G3_G6       | DW01_add         | rpl                |                |
| add_16_G4_G6       | DW01_add         | rpl                |                |
| add_16_G5_G6       | DW01_add         | rpl                |                |
| add_16_G6_G6       | DW01_add         | rpl                |                |
| add_16_G7_G6       | DW01_add         | rpl                |                |
| add_16_G8_G6       | DW01_add         | rpl                |                |
| add_16_G7          | DW01_add         | rpl                |                |
| add_16_G2_G7       | DW01_add         | rpl                |                |
| add_16_G3_G7       | DW01_add         | rpl                |                |
| add_16_G4_G7       | DW01_add         | rpl                |                |
| add_16_G5_G7       | DW01_add         | rpl                |                |
| add_16_G6_G7       | DW01_add         | rpl                |                |
| add_16_G7_G7       | DW01_add         | rpl                |                |
| add_16_G8_G7       | DW01_add         | rpl                |                |
| add_16_G8          | DW01_add         | rpl                |                |
| add_16_G2_G8       | DW01_add         | rpl                |                |
| add_16_G3_G8       | DW01_add         | rpl                |                |
| add_16_G4_G8       | DW01_add         | rpl                |                |
| add_16_G5_G8       | DW01_add         | rpl                |                |
| add_16_G6_G8       | DW01_add         | rpl                |                |
| add_16_G7_G8       | DW01_add         | rpl                |                |
| add_16_G8_G8       | DW01_add         | rpl                |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : APE_buffer_4
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : APE_5
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Pool_array_5
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : AF_array_5
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : APE_adder_5
****************************************

Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_16             | DW01_add         | rpl                |                |
| add_16_G2_G1       | DW01_add         | rpl                |                |
| add_16_G3_G1       | DW01_add         | rpl                |                |
| add_16_G4_G1       | DW01_add         | rpl                |                |
| add_16_G5_G1       | DW01_add         | rpl                |                |
| add_16_G6_G1       | DW01_add         | rpl                |                |
| add_16_G7_G1       | DW01_add         | rpl                |                |
| add_16_G8_G1       | DW01_add         | rpl                |                |
| add_16_G2          | DW01_add         | rpl                |                |
| add_16_G2_G2       | DW01_add         | rpl                |                |
| add_16_G3_G2       | DW01_add         | rpl                |                |
| add_16_G4_G2       | DW01_add         | rpl                |                |
| add_16_G5_G2       | DW01_add         | rpl                |                |
| add_16_G6_G2       | DW01_add         | rpl                |                |
| add_16_G7_G2       | DW01_add         | rpl                |                |
| add_16_G8_G2       | DW01_add         | rpl                |                |
| add_16_G3          | DW01_add         | rpl                |                |
| add_16_G2_G3       | DW01_add         | rpl                |                |
| add_16_G3_G3       | DW01_add         | rpl                |                |
| add_16_G4_G3       | DW01_add         | rpl                |                |
| add_16_G5_G3       | DW01_add         | rpl                |                |
| add_16_G6_G3       | DW01_add         | rpl                |                |
| add_16_G7_G3       | DW01_add         | rpl                |                |
| add_16_G8_G3       | DW01_add         | rpl                |                |
| add_16_G4          | DW01_add         | rpl                |                |
| add_16_G2_G4       | DW01_add         | rpl                |                |
| add_16_G3_G4       | DW01_add         | rpl                |                |
| add_16_G4_G4       | DW01_add         | rpl                |                |
| add_16_G5_G4       | DW01_add         | rpl                |                |
| add_16_G6_G4       | DW01_add         | rpl                |                |
| add_16_G7_G4       | DW01_add         | rpl                |                |
| add_16_G8_G4       | DW01_add         | rpl                |                |
| add_16_G5          | DW01_add         | rpl                |                |
| add_16_G2_G5       | DW01_add         | rpl                |                |
| add_16_G3_G5       | DW01_add         | rpl                |                |
| add_16_G4_G5       | DW01_add         | rpl                |                |
| add_16_G5_G5       | DW01_add         | rpl                |                |
| add_16_G6_G5       | DW01_add         | rpl                |                |
| add_16_G7_G5       | DW01_add         | rpl                |                |
| add_16_G8_G5       | DW01_add         | rpl                |                |
| add_16_G6          | DW01_add         | rpl                |                |
| add_16_G2_G6       | DW01_add         | rpl                |                |
| add_16_G3_G6       | DW01_add         | rpl                |                |
| add_16_G4_G6       | DW01_add         | rpl                |                |
| add_16_G5_G6       | DW01_add         | rpl                |                |
| add_16_G6_G6       | DW01_add         | rpl                |                |
| add_16_G7_G6       | DW01_add         | rpl                |                |
| add_16_G8_G6       | DW01_add         | rpl                |                |
| add_16_G7          | DW01_add         | rpl                |                |
| add_16_G2_G7       | DW01_add         | rpl                |                |
| add_16_G3_G7       | DW01_add         | rpl                |                |
| add_16_G4_G7       | DW01_add         | rpl                |                |
| add_16_G5_G7       | DW01_add         | rpl                |                |
| add_16_G6_G7       | DW01_add         | rpl                |                |
| add_16_G7_G7       | DW01_add         | rpl                |                |
| add_16_G8_G7       | DW01_add         | rpl                |                |
| add_16_G8          | DW01_add         | rpl                |                |
| add_16_G2_G8       | DW01_add         | rpl                |                |
| add_16_G3_G8       | DW01_add         | rpl                |                |
| add_16_G4_G8       | DW01_add         | rpl                |                |
| add_16_G5_G8       | DW01_add         | rpl                |                |
| add_16_G6_G8       | DW01_add         | rpl                |                |
| add_16_G7_G8       | DW01_add         | rpl                |                |
| add_16_G8_G8       | DW01_add         | rpl                |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : APE_buffer_5
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : APE_6
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Pool_array_6
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : AF_array_6
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : APE_adder_6
****************************************

Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_16             | DW01_add         | rpl                |                |
| add_16_G2_G1       | DW01_add         | rpl                |                |
| add_16_G3_G1       | DW01_add         | rpl                |                |
| add_16_G4_G1       | DW01_add         | rpl                |                |
| add_16_G5_G1       | DW01_add         | rpl                |                |
| add_16_G6_G1       | DW01_add         | rpl                |                |
| add_16_G7_G1       | DW01_add         | rpl                |                |
| add_16_G8_G1       | DW01_add         | rpl                |                |
| add_16_G2          | DW01_add         | rpl                |                |
| add_16_G2_G2       | DW01_add         | rpl                |                |
| add_16_G3_G2       | DW01_add         | rpl                |                |
| add_16_G4_G2       | DW01_add         | rpl                |                |
| add_16_G5_G2       | DW01_add         | rpl                |                |
| add_16_G6_G2       | DW01_add         | rpl                |                |
| add_16_G7_G2       | DW01_add         | rpl                |                |
| add_16_G8_G2       | DW01_add         | rpl                |                |
| add_16_G3          | DW01_add         | rpl                |                |
| add_16_G2_G3       | DW01_add         | rpl                |                |
| add_16_G3_G3       | DW01_add         | rpl                |                |
| add_16_G4_G3       | DW01_add         | rpl                |                |
| add_16_G5_G3       | DW01_add         | rpl                |                |
| add_16_G6_G3       | DW01_add         | rpl                |                |
| add_16_G7_G3       | DW01_add         | rpl                |                |
| add_16_G8_G3       | DW01_add         | rpl                |                |
| add_16_G4          | DW01_add         | rpl                |                |
| add_16_G2_G4       | DW01_add         | rpl                |                |
| add_16_G3_G4       | DW01_add         | rpl                |                |
| add_16_G4_G4       | DW01_add         | rpl                |                |
| add_16_G5_G4       | DW01_add         | rpl                |                |
| add_16_G6_G4       | DW01_add         | rpl                |                |
| add_16_G7_G4       | DW01_add         | rpl                |                |
| add_16_G8_G4       | DW01_add         | rpl                |                |
| add_16_G5          | DW01_add         | rpl                |                |
| add_16_G2_G5       | DW01_add         | rpl                |                |
| add_16_G3_G5       | DW01_add         | rpl                |                |
| add_16_G4_G5       | DW01_add         | rpl                |                |
| add_16_G5_G5       | DW01_add         | rpl                |                |
| add_16_G6_G5       | DW01_add         | rpl                |                |
| add_16_G7_G5       | DW01_add         | rpl                |                |
| add_16_G8_G5       | DW01_add         | rpl                |                |
| add_16_G6          | DW01_add         | rpl                |                |
| add_16_G2_G6       | DW01_add         | rpl                |                |
| add_16_G3_G6       | DW01_add         | rpl                |                |
| add_16_G4_G6       | DW01_add         | rpl                |                |
| add_16_G5_G6       | DW01_add         | rpl                |                |
| add_16_G6_G6       | DW01_add         | rpl                |                |
| add_16_G7_G6       | DW01_add         | rpl                |                |
| add_16_G8_G6       | DW01_add         | rpl                |                |
| add_16_G7          | DW01_add         | rpl                |                |
| add_16_G2_G7       | DW01_add         | rpl                |                |
| add_16_G3_G7       | DW01_add         | rpl                |                |
| add_16_G4_G7       | DW01_add         | rpl                |                |
| add_16_G5_G7       | DW01_add         | rpl                |                |
| add_16_G6_G7       | DW01_add         | rpl                |                |
| add_16_G7_G7       | DW01_add         | rpl                |                |
| add_16_G8_G7       | DW01_add         | rpl                |                |
| add_16_G8          | DW01_add         | rpl                |                |
| add_16_G2_G8       | DW01_add         | rpl                |                |
| add_16_G3_G8       | DW01_add         | rpl                |                |
| add_16_G4_G8       | DW01_add         | rpl                |                |
| add_16_G5_G8       | DW01_add         | rpl                |                |
| add_16_G6_G8       | DW01_add         | rpl                |                |
| add_16_G7_G8       | DW01_add         | rpl                |                |
| add_16_G8_G8       | DW01_add         | rpl                |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : APE_buffer_6
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : APE_7
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Pool_array_7
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : AF_array_7
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : APE_adder_7
****************************************

Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_16             | DW01_add         | rpl                |                |
| add_16_G2_G1       | DW01_add         | rpl                |                |
| add_16_G3_G1       | DW01_add         | rpl                |                |
| add_16_G4_G1       | DW01_add         | rpl                |                |
| add_16_G5_G1       | DW01_add         | rpl                |                |
| add_16_G6_G1       | DW01_add         | rpl                |                |
| add_16_G7_G1       | DW01_add         | rpl                |                |
| add_16_G8_G1       | DW01_add         | rpl                |                |
| add_16_G2          | DW01_add         | rpl                |                |
| add_16_G2_G2       | DW01_add         | rpl                |                |
| add_16_G3_G2       | DW01_add         | rpl                |                |
| add_16_G4_G2       | DW01_add         | rpl                |                |
| add_16_G5_G2       | DW01_add         | rpl                |                |
| add_16_G6_G2       | DW01_add         | rpl                |                |
| add_16_G7_G2       | DW01_add         | rpl                |                |
| add_16_G8_G2       | DW01_add         | rpl                |                |
| add_16_G3          | DW01_add         | rpl                |                |
| add_16_G2_G3       | DW01_add         | rpl                |                |
| add_16_G3_G3       | DW01_add         | rpl                |                |
| add_16_G4_G3       | DW01_add         | rpl                |                |
| add_16_G5_G3       | DW01_add         | rpl                |                |
| add_16_G6_G3       | DW01_add         | rpl                |                |
| add_16_G7_G3       | DW01_add         | rpl                |                |
| add_16_G8_G3       | DW01_add         | rpl                |                |
| add_16_G4          | DW01_add         | rpl                |                |
| add_16_G2_G4       | DW01_add         | rpl                |                |
| add_16_G3_G4       | DW01_add         | rpl                |                |
| add_16_G4_G4       | DW01_add         | rpl                |                |
| add_16_G5_G4       | DW01_add         | rpl                |                |
| add_16_G6_G4       | DW01_add         | rpl                |                |
| add_16_G7_G4       | DW01_add         | rpl                |                |
| add_16_G8_G4       | DW01_add         | rpl                |                |
| add_16_G5          | DW01_add         | rpl                |                |
| add_16_G2_G5       | DW01_add         | rpl                |                |
| add_16_G3_G5       | DW01_add         | rpl                |                |
| add_16_G4_G5       | DW01_add         | rpl                |                |
| add_16_G5_G5       | DW01_add         | rpl                |                |
| add_16_G6_G5       | DW01_add         | rpl                |                |
| add_16_G7_G5       | DW01_add         | rpl                |                |
| add_16_G8_G5       | DW01_add         | rpl                |                |
| add_16_G6          | DW01_add         | rpl                |                |
| add_16_G2_G6       | DW01_add         | rpl                |                |
| add_16_G3_G6       | DW01_add         | rpl                |                |
| add_16_G4_G6       | DW01_add         | rpl                |                |
| add_16_G5_G6       | DW01_add         | rpl                |                |
| add_16_G6_G6       | DW01_add         | rpl                |                |
| add_16_G7_G6       | DW01_add         | rpl                |                |
| add_16_G8_G6       | DW01_add         | rpl                |                |
| add_16_G7          | DW01_add         | rpl                |                |
| add_16_G2_G7       | DW01_add         | rpl                |                |
| add_16_G3_G7       | DW01_add         | rpl                |                |
| add_16_G4_G7       | DW01_add         | rpl                |                |
| add_16_G5_G7       | DW01_add         | rpl                |                |
| add_16_G6_G7       | DW01_add         | rpl                |                |
| add_16_G7_G7       | DW01_add         | rpl                |                |
| add_16_G8_G7       | DW01_add         | rpl                |                |
| add_16_G8          | DW01_add         | rpl                |                |
| add_16_G2_G8       | DW01_add         | rpl                |                |
| add_16_G3_G8       | DW01_add         | rpl                |                |
| add_16_G4_G8       | DW01_add         | rpl                |                |
| add_16_G5_G8       | DW01_add         | rpl                |                |
| add_16_G6_G8       | DW01_add         | rpl                |                |
| add_16_G7_G8       | DW01_add         | rpl                |                |
| add_16_G8_G8       | DW01_add         | rpl                |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : APE_buffer_7
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : crossbar_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : PU_in_line_controller_4
****************************************

No implementations to report
 
****************************************
Design : PU_idx_buffer_4
****************************************
Resource Sharing Report for design PU_idx_buffer_0 in file
        /n/calumet/v/arkhadem/NanGatePDK/DeltaNN1/HDL/PU_idx_buffer.sv

===============================================================================
|          |              |            | Contained     |                      |
| Resource | Module       | Parameters | Resources     | Contained Operations |
===============================================================================
| r116     | DW01_inc     | width=12   |               | add_48               |
| r118     | DW01_add     | width=2    |               | add_85               |
| r120     | DW01_add     | width=4    |               | add_86               |
| r122     | DW01_add     | width=4    |               | add_87               |
===============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| sub_108            | DW01_sub         | rpl                |                |
| add_239            | DW01_inc         | rpl                |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : PU_repetition_weight_buffer_4
****************************************

Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| sub_55             | DW01_dec         | rpl                |                |
| sub_57             | DW01_dec         | rpl                |                |
| add_206            | DW01_inc         | rpl                |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : PU_unique_weight_buffer_4
****************************************

Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_216            | DW01_inc         | rpl                |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : MPE_4
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : MPE_multiplier_4
****************************************

Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_49             | DW01_add         | rpl                |                |
| add_49_I2_I1       | DW01_add         | rpl                |                |
| add_49_I3_I1       | DW01_add         | rpl                |                |
| add_49_I4_I1       | DW01_add         | rpl                |                |
| add_49_I5_I1       | DW01_add         | rpl                |                |
| add_49_I6_I1       | DW01_add         | rpl                |                |
| add_49_I7_I1       | DW01_add         | rpl                |                |
| add_49_I8_I1       | DW01_add         | rpl                |                |
| add_49_I2          | DW01_add         | rpl                |                |
| add_49_I2_I2       | DW01_add         | rpl                |                |
| add_49_I3_I2       | DW01_add         | rpl                |                |
| add_49_I4_I2       | DW01_add         | rpl                |                |
| add_49_I5_I2       | DW01_add         | rpl                |                |
| add_49_I6_I2       | DW01_add         | rpl                |                |
| add_49_I7_I2       | DW01_add         | rpl                |                |
| add_49_I8_I2       | DW01_add         | rpl                |                |
| add_49_I3          | DW01_add         | rpl                |                |
| add_49_I2_I3       | DW01_add         | rpl                |                |
| add_49_I3_I3       | DW01_add         | rpl                |                |
| add_49_I4_I3       | DW01_add         | rpl                |                |
| add_49_I5_I3       | DW01_add         | rpl                |                |
| add_49_I6_I3       | DW01_add         | rpl                |                |
| add_49_I7_I3       | DW01_add         | rpl                |                |
| add_49_I8_I3       | DW01_add         | rpl                |                |
| add_49_I4          | DW01_add         | rpl                |                |
| add_49_I2_I4       | DW01_add         | rpl                |                |
| add_49_I3_I4       | DW01_add         | rpl                |                |
| add_49_I4_I4       | DW01_add         | rpl                |                |
| add_49_I5_I4       | DW01_add         | rpl                |                |
| add_49_I6_I4       | DW01_add         | rpl                |                |
| add_49_I7_I4       | DW01_add         | rpl                |                |
| add_49_I8_I4       | DW01_add         | rpl                |                |
| add_49_I5          | DW01_add         | rpl                |                |
| add_49_I2_I5       | DW01_add         | rpl                |                |
| add_49_I3_I5       | DW01_add         | rpl                |                |
| add_49_I4_I5       | DW01_add         | rpl                |                |
| add_49_I5_I5       | DW01_add         | rpl                |                |
| add_49_I6_I5       | DW01_add         | rpl                |                |
| add_49_I7_I5       | DW01_add         | rpl                |                |
| add_49_I8_I5       | DW01_add         | rpl                |                |
| add_49_I6          | DW01_add         | rpl                |                |
| add_49_I2_I6       | DW01_add         | rpl                |                |
| add_49_I3_I6       | DW01_add         | rpl                |                |
| add_49_I4_I6       | DW01_add         | rpl                |                |
| add_49_I5_I6       | DW01_add         | rpl                |                |
| add_49_I6_I6       | DW01_add         | rpl                |                |
| add_49_I7_I6       | DW01_add         | rpl                |                |
| add_49_I8_I6       | DW01_add         | rpl                |                |
| add_49_I7          | DW01_add         | rpl                |                |
| add_49_I2_I7       | DW01_add         | rpl                |                |
| add_49_I3_I7       | DW01_add         | rpl                |                |
| add_49_I4_I7       | DW01_add         | rpl                |                |
| add_49_I5_I7       | DW01_add         | rpl                |                |
| add_49_I6_I7       | DW01_add         | rpl                |                |
| add_49_I7_I7       | DW01_add         | rpl                |                |
| add_49_I8_I7       | DW01_add         | rpl                |                |
| add_49_I8          | DW01_add         | rpl                |                |
| add_49_I2_I8       | DW01_add         | rpl                |                |
| add_49_I3_I8       | DW01_add         | rpl                |                |
| add_49_I4_I8       | DW01_add         | rpl                |                |
| add_49_I5_I8       | DW01_add         | rpl                |                |
| add_49_I6_I8       | DW01_add         | rpl                |                |
| add_49_I7_I8       | DW01_add         | rpl                |                |
| add_49_I8_I8       | DW01_add         | rpl                |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : MPE_in2out_4
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : PU_in_line_controller_5
****************************************

No implementations to report
 
****************************************
Design : PU_idx_buffer_5
****************************************
Resource Sharing Report for design PU_idx_buffer_0 in file
        /n/calumet/v/arkhadem/NanGatePDK/DeltaNN1/HDL/PU_idx_buffer.sv

===============================================================================
|          |              |            | Contained     |                      |
| Resource | Module       | Parameters | Resources     | Contained Operations |
===============================================================================
| r116     | DW01_inc     | width=12   |               | add_48               |
| r118     | DW01_add     | width=2    |               | add_85               |
| r120     | DW01_add     | width=4    |               | add_86               |
| r122     | DW01_add     | width=4    |               | add_87               |
===============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| sub_108            | DW01_sub         | rpl                |                |
| add_239            | DW01_inc         | rpl                |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : PU_repetition_weight_buffer_5
****************************************

Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| sub_55             | DW01_dec         | rpl                |                |
| sub_57             | DW01_dec         | rpl                |                |
| add_206            | DW01_inc         | rpl                |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : PU_unique_weight_buffer_5
****************************************

Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_216            | DW01_inc         | rpl                |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : MPE_5
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : MPE_multiplier_5
****************************************

Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_49             | DW01_add         | rpl                |                |
| add_49_I2_I1       | DW01_add         | rpl                |                |
| add_49_I3_I1       | DW01_add         | rpl                |                |
| add_49_I4_I1       | DW01_add         | rpl                |                |
| add_49_I5_I1       | DW01_add         | rpl                |                |
| add_49_I6_I1       | DW01_add         | rpl                |                |
| add_49_I7_I1       | DW01_add         | rpl                |                |
| add_49_I8_I1       | DW01_add         | rpl                |                |
| add_49_I2          | DW01_add         | rpl                |                |
| add_49_I2_I2       | DW01_add         | rpl                |                |
| add_49_I3_I2       | DW01_add         | rpl                |                |
| add_49_I4_I2       | DW01_add         | rpl                |                |
| add_49_I5_I2       | DW01_add         | rpl                |                |
| add_49_I6_I2       | DW01_add         | rpl                |                |
| add_49_I7_I2       | DW01_add         | rpl                |                |
| add_49_I8_I2       | DW01_add         | rpl                |                |
| add_49_I3          | DW01_add         | rpl                |                |
| add_49_I2_I3       | DW01_add         | rpl                |                |
| add_49_I3_I3       | DW01_add         | rpl                |                |
| add_49_I4_I3       | DW01_add         | rpl                |                |
| add_49_I5_I3       | DW01_add         | rpl                |                |
| add_49_I6_I3       | DW01_add         | rpl                |                |
| add_49_I7_I3       | DW01_add         | rpl                |                |
| add_49_I8_I3       | DW01_add         | rpl                |                |
| add_49_I4          | DW01_add         | rpl                |                |
| add_49_I2_I4       | DW01_add         | rpl                |                |
| add_49_I3_I4       | DW01_add         | rpl                |                |
| add_49_I4_I4       | DW01_add         | rpl                |                |
| add_49_I5_I4       | DW01_add         | rpl                |                |
| add_49_I6_I4       | DW01_add         | rpl                |                |
| add_49_I7_I4       | DW01_add         | rpl                |                |
| add_49_I8_I4       | DW01_add         | rpl                |                |
| add_49_I5          | DW01_add         | rpl                |                |
| add_49_I2_I5       | DW01_add         | rpl                |                |
| add_49_I3_I5       | DW01_add         | rpl                |                |
| add_49_I4_I5       | DW01_add         | rpl                |                |
| add_49_I5_I5       | DW01_add         | rpl                |                |
| add_49_I6_I5       | DW01_add         | rpl                |                |
| add_49_I7_I5       | DW01_add         | rpl                |                |
| add_49_I8_I5       | DW01_add         | rpl                |                |
| add_49_I6          | DW01_add         | rpl                |                |
| add_49_I2_I6       | DW01_add         | rpl                |                |
| add_49_I3_I6       | DW01_add         | rpl                |                |
| add_49_I4_I6       | DW01_add         | rpl                |                |
| add_49_I5_I6       | DW01_add         | rpl                |                |
| add_49_I6_I6       | DW01_add         | rpl                |                |
| add_49_I7_I6       | DW01_add         | rpl                |                |
| add_49_I8_I6       | DW01_add         | rpl                |                |
| add_49_I7          | DW01_add         | rpl                |                |
| add_49_I2_I7       | DW01_add         | rpl                |                |
| add_49_I3_I7       | DW01_add         | rpl                |                |
| add_49_I4_I7       | DW01_add         | rpl                |                |
| add_49_I5_I7       | DW01_add         | rpl                |                |
| add_49_I6_I7       | DW01_add         | rpl                |                |
| add_49_I7_I7       | DW01_add         | rpl                |                |
| add_49_I8_I7       | DW01_add         | rpl                |                |
| add_49_I8          | DW01_add         | rpl                |                |
| add_49_I2_I8       | DW01_add         | rpl                |                |
| add_49_I3_I8       | DW01_add         | rpl                |                |
| add_49_I4_I8       | DW01_add         | rpl                |                |
| add_49_I5_I8       | DW01_add         | rpl                |                |
| add_49_I6_I8       | DW01_add         | rpl                |                |
| add_49_I7_I8       | DW01_add         | rpl                |                |
| add_49_I8_I8       | DW01_add         | rpl                |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : MPE_in2out_5
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : PU_in_line_controller_6
****************************************

No implementations to report
 
****************************************
Design : PU_idx_buffer_6
****************************************
Resource Sharing Report for design PU_idx_buffer_0 in file
        /n/calumet/v/arkhadem/NanGatePDK/DeltaNN1/HDL/PU_idx_buffer.sv

===============================================================================
|          |              |            | Contained     |                      |
| Resource | Module       | Parameters | Resources     | Contained Operations |
===============================================================================
| r116     | DW01_inc     | width=12   |               | add_48               |
| r118     | DW01_add     | width=2    |               | add_85               |
| r120     | DW01_add     | width=4    |               | add_86               |
| r122     | DW01_add     | width=4    |               | add_87               |
===============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| sub_108            | DW01_sub         | rpl                |                |
| add_239            | DW01_inc         | rpl                |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : PU_repetition_weight_buffer_6
****************************************

Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| sub_55             | DW01_dec         | rpl                |                |
| sub_57             | DW01_dec         | rpl                |                |
| add_206            | DW01_inc         | rpl                |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : PU_unique_weight_buffer_6
****************************************

Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_216            | DW01_inc         | rpl                |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : MPE_6
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : MPE_multiplier_6
****************************************

Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_49             | DW01_add         | rpl                |                |
| add_49_I2_I1       | DW01_add         | rpl                |                |
| add_49_I3_I1       | DW01_add         | rpl                |                |
| add_49_I4_I1       | DW01_add         | rpl                |                |
| add_49_I5_I1       | DW01_add         | rpl                |                |
| add_49_I6_I1       | DW01_add         | rpl                |                |
| add_49_I7_I1       | DW01_add         | rpl                |                |
| add_49_I8_I1       | DW01_add         | rpl                |                |
| add_49_I2          | DW01_add         | rpl                |                |
| add_49_I2_I2       | DW01_add         | rpl                |                |
| add_49_I3_I2       | DW01_add         | rpl                |                |
| add_49_I4_I2       | DW01_add         | rpl                |                |
| add_49_I5_I2       | DW01_add         | rpl                |                |
| add_49_I6_I2       | DW01_add         | rpl                |                |
| add_49_I7_I2       | DW01_add         | rpl                |                |
| add_49_I8_I2       | DW01_add         | rpl                |                |
| add_49_I3          | DW01_add         | rpl                |                |
| add_49_I2_I3       | DW01_add         | rpl                |                |
| add_49_I3_I3       | DW01_add         | rpl                |                |
| add_49_I4_I3       | DW01_add         | rpl                |                |
| add_49_I5_I3       | DW01_add         | rpl                |                |
| add_49_I6_I3       | DW01_add         | rpl                |                |
| add_49_I7_I3       | DW01_add         | rpl                |                |
| add_49_I8_I3       | DW01_add         | rpl                |                |
| add_49_I4          | DW01_add         | rpl                |                |
| add_49_I2_I4       | DW01_add         | rpl                |                |
| add_49_I3_I4       | DW01_add         | rpl                |                |
| add_49_I4_I4       | DW01_add         | rpl                |                |
| add_49_I5_I4       | DW01_add         | rpl                |                |
| add_49_I6_I4       | DW01_add         | rpl                |                |
| add_49_I7_I4       | DW01_add         | rpl                |                |
| add_49_I8_I4       | DW01_add         | rpl                |                |
| add_49_I5          | DW01_add         | rpl                |                |
| add_49_I2_I5       | DW01_add         | rpl                |                |
| add_49_I3_I5       | DW01_add         | rpl                |                |
| add_49_I4_I5       | DW01_add         | rpl                |                |
| add_49_I5_I5       | DW01_add         | rpl                |                |
| add_49_I6_I5       | DW01_add         | rpl                |                |
| add_49_I7_I5       | DW01_add         | rpl                |                |
| add_49_I8_I5       | DW01_add         | rpl                |                |
| add_49_I6          | DW01_add         | rpl                |                |
| add_49_I2_I6       | DW01_add         | rpl                |                |
| add_49_I3_I6       | DW01_add         | rpl                |                |
| add_49_I4_I6       | DW01_add         | rpl                |                |
| add_49_I5_I6       | DW01_add         | rpl                |                |
| add_49_I6_I6       | DW01_add         | rpl                |                |
| add_49_I7_I6       | DW01_add         | rpl                |                |
| add_49_I8_I6       | DW01_add         | rpl                |                |
| add_49_I7          | DW01_add         | rpl                |                |
| add_49_I2_I7       | DW01_add         | rpl                |                |
| add_49_I3_I7       | DW01_add         | rpl                |                |
| add_49_I4_I7       | DW01_add         | rpl                |                |
| add_49_I5_I7       | DW01_add         | rpl                |                |
| add_49_I6_I7       | DW01_add         | rpl                |                |
| add_49_I7_I7       | DW01_add         | rpl                |                |
| add_49_I8_I7       | DW01_add         | rpl                |                |
| add_49_I8          | DW01_add         | rpl                |                |
| add_49_I2_I8       | DW01_add         | rpl                |                |
| add_49_I3_I8       | DW01_add         | rpl                |                |
| add_49_I4_I8       | DW01_add         | rpl                |                |
| add_49_I5_I8       | DW01_add         | rpl                |                |
| add_49_I6_I8       | DW01_add         | rpl                |                |
| add_49_I7_I8       | DW01_add         | rpl                |                |
| add_49_I8_I8       | DW01_add         | rpl                |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : MPE_in2out_6
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : PU_in_line_controller_7
****************************************

No implementations to report
 
****************************************
Design : PU_idx_buffer_7
****************************************
Resource Sharing Report for design PU_idx_buffer_0 in file
        /n/calumet/v/arkhadem/NanGatePDK/DeltaNN1/HDL/PU_idx_buffer.sv

===============================================================================
|          |              |            | Contained     |                      |
| Resource | Module       | Parameters | Resources     | Contained Operations |
===============================================================================
| r116     | DW01_inc     | width=12   |               | add_48               |
| r118     | DW01_add     | width=2    |               | add_85               |
| r120     | DW01_add     | width=4    |               | add_86               |
| r122     | DW01_add     | width=4    |               | add_87               |
===============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| sub_108            | DW01_sub         | rpl                |                |
| add_239            | DW01_inc         | rpl                |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : PU_repetition_weight_buffer_7
****************************************

Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| sub_55             | DW01_dec         | rpl                |                |
| sub_57             | DW01_dec         | rpl                |                |
| add_206            | DW01_inc         | rpl                |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : PU_unique_weight_buffer_7
****************************************

Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_216            | DW01_inc         | rpl                |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : MPE_7
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : MPE_multiplier_7
****************************************

Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_49             | DW01_add         | rpl                |                |
| add_49_I2_I1       | DW01_add         | rpl                |                |
| add_49_I3_I1       | DW01_add         | rpl                |                |
| add_49_I4_I1       | DW01_add         | rpl                |                |
| add_49_I5_I1       | DW01_add         | rpl                |                |
| add_49_I6_I1       | DW01_add         | rpl                |                |
| add_49_I7_I1       | DW01_add         | rpl                |                |
| add_49_I8_I1       | DW01_add         | rpl                |                |
| add_49_I2          | DW01_add         | rpl                |                |
| add_49_I2_I2       | DW01_add         | rpl                |                |
| add_49_I3_I2       | DW01_add         | rpl                |                |
| add_49_I4_I2       | DW01_add         | rpl                |                |
| add_49_I5_I2       | DW01_add         | rpl                |                |
| add_49_I6_I2       | DW01_add         | rpl                |                |
| add_49_I7_I2       | DW01_add         | rpl                |                |
| add_49_I8_I2       | DW01_add         | rpl                |                |
| add_49_I3          | DW01_add         | rpl                |                |
| add_49_I2_I3       | DW01_add         | rpl                |                |
| add_49_I3_I3       | DW01_add         | rpl                |                |
| add_49_I4_I3       | DW01_add         | rpl                |                |
| add_49_I5_I3       | DW01_add         | rpl                |                |
| add_49_I6_I3       | DW01_add         | rpl                |                |
| add_49_I7_I3       | DW01_add         | rpl                |                |
| add_49_I8_I3       | DW01_add         | rpl                |                |
| add_49_I4          | DW01_add         | rpl                |                |
| add_49_I2_I4       | DW01_add         | rpl                |                |
| add_49_I3_I4       | DW01_add         | rpl                |                |
| add_49_I4_I4       | DW01_add         | rpl                |                |
| add_49_I5_I4       | DW01_add         | rpl                |                |
| add_49_I6_I4       | DW01_add         | rpl                |                |
| add_49_I7_I4       | DW01_add         | rpl                |                |
| add_49_I8_I4       | DW01_add         | rpl                |                |
| add_49_I5          | DW01_add         | rpl                |                |
| add_49_I2_I5       | DW01_add         | rpl                |                |
| add_49_I3_I5       | DW01_add         | rpl                |                |
| add_49_I4_I5       | DW01_add         | rpl                |                |
| add_49_I5_I5       | DW01_add         | rpl                |                |
| add_49_I6_I5       | DW01_add         | rpl                |                |
| add_49_I7_I5       | DW01_add         | rpl                |                |
| add_49_I8_I5       | DW01_add         | rpl                |                |
| add_49_I6          | DW01_add         | rpl                |                |
| add_49_I2_I6       | DW01_add         | rpl                |                |
| add_49_I3_I6       | DW01_add         | rpl                |                |
| add_49_I4_I6       | DW01_add         | rpl                |                |
| add_49_I5_I6       | DW01_add         | rpl                |                |
| add_49_I6_I6       | DW01_add         | rpl                |                |
| add_49_I7_I6       | DW01_add         | rpl                |                |
| add_49_I8_I6       | DW01_add         | rpl                |                |
| add_49_I7          | DW01_add         | rpl                |                |
| add_49_I2_I7       | DW01_add         | rpl                |                |
| add_49_I3_I7       | DW01_add         | rpl                |                |
| add_49_I4_I7       | DW01_add         | rpl                |                |
| add_49_I5_I7       | DW01_add         | rpl                |                |
| add_49_I6_I7       | DW01_add         | rpl                |                |
| add_49_I7_I7       | DW01_add         | rpl                |                |
| add_49_I8_I7       | DW01_add         | rpl                |                |
| add_49_I8          | DW01_add         | rpl                |                |
| add_49_I2_I8       | DW01_add         | rpl                |                |
| add_49_I3_I8       | DW01_add         | rpl                |                |
| add_49_I4_I8       | DW01_add         | rpl                |                |
| add_49_I5_I8       | DW01_add         | rpl                |                |
| add_49_I6_I8       | DW01_add         | rpl                |                |
| add_49_I7_I8       | DW01_add         | rpl                |                |
| add_49_I8_I8       | DW01_add         | rpl                |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : MPE_in2out_7
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : processing_unit_2
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : PU_controller_2
****************************************

No implementations to report
 
****************************************
Design : PU_WB_SRAM_controller_2
****************************************
Resource Sharing Report for design PU_WB_SRAM_controller_0 in file
        /n/calumet/v/arkhadem/NanGatePDK/DeltaNN1/HDL/PU_WB_SRAM_controller.sv

===============================================================================
|          |              |            | Contained     |                      |
| Resource | Module       | Parameters | Resources     | Contained Operations |
===============================================================================
| r109     | DW01_add     | width=32   |               | add_1_root_add_0_root_add_48_2 |
| r111     | DW01_add     | width=32   |               | add_0_root_add_0_root_add_48_2 |
| r220     | DW01_add     | width=32   |               | add_1_root_add_54_2  |
|          |              |            |               | add_1_root_add_75_2  |
| r222     | DW01_add     | width=32   |               | add_0_root_add_54_2  |
|          |              |            |               | add_0_root_add_75_2  |
| r331     | DW01_add     | width=32   |               | add_1_root_add_60_2  |
|          |              |            |               | add_1_root_add_81_2  |
|          |              |            |               | add_1_root_add_95_2  |
| r333     | DW01_add     | width=32   |               | add_0_root_add_60_2  |
|          |              |            |               | add_0_root_add_81_2  |
|          |              |            |               | add_0_root_add_95_2  |
===============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_0_root_add_0_root_add_48_2        |                    |                |
|                    | DW01_add         | rpl                |                |
| add_1_root_add_0_root_add_48_2        |                    |                |
|                    | DW01_add         | rpl                |                |
| add_0_root_r140    | DW01_add         | rpl                |                |
| add_1_root_r140    | DW01_add         | rpl                |                |
| add_0_root_r142    | DW01_add         | rpl                |                |
| add_1_root_r142    | DW01_add         | rpl                |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : APE_8
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Pool_array_8
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : AF_array_8
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : APE_adder_8
****************************************

Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_16             | DW01_add         | rpl                |                |
| add_16_G2_G1       | DW01_add         | rpl                |                |
| add_16_G3_G1       | DW01_add         | rpl                |                |
| add_16_G4_G1       | DW01_add         | rpl                |                |
| add_16_G5_G1       | DW01_add         | rpl                |                |
| add_16_G6_G1       | DW01_add         | rpl                |                |
| add_16_G7_G1       | DW01_add         | rpl                |                |
| add_16_G8_G1       | DW01_add         | rpl                |                |
| add_16_G2          | DW01_add         | rpl                |                |
| add_16_G2_G2       | DW01_add         | rpl                |                |
| add_16_G3_G2       | DW01_add         | rpl                |                |
| add_16_G4_G2       | DW01_add         | rpl                |                |
| add_16_G5_G2       | DW01_add         | rpl                |                |
| add_16_G6_G2       | DW01_add         | rpl                |                |
| add_16_G7_G2       | DW01_add         | rpl                |                |
| add_16_G8_G2       | DW01_add         | rpl                |                |
| add_16_G3          | DW01_add         | rpl                |                |
| add_16_G2_G3       | DW01_add         | rpl                |                |
| add_16_G3_G3       | DW01_add         | rpl                |                |
| add_16_G4_G3       | DW01_add         | rpl                |                |
| add_16_G5_G3       | DW01_add         | rpl                |                |
| add_16_G6_G3       | DW01_add         | rpl                |                |
| add_16_G7_G3       | DW01_add         | rpl                |                |
| add_16_G8_G3       | DW01_add         | rpl                |                |
| add_16_G4          | DW01_add         | rpl                |                |
| add_16_G2_G4       | DW01_add         | rpl                |                |
| add_16_G3_G4       | DW01_add         | rpl                |                |
| add_16_G4_G4       | DW01_add         | rpl                |                |
| add_16_G5_G4       | DW01_add         | rpl                |                |
| add_16_G6_G4       | DW01_add         | rpl                |                |
| add_16_G7_G4       | DW01_add         | rpl                |                |
| add_16_G8_G4       | DW01_add         | rpl                |                |
| add_16_G5          | DW01_add         | rpl                |                |
| add_16_G2_G5       | DW01_add         | rpl                |                |
| add_16_G3_G5       | DW01_add         | rpl                |                |
| add_16_G4_G5       | DW01_add         | rpl                |                |
| add_16_G5_G5       | DW01_add         | rpl                |                |
| add_16_G6_G5       | DW01_add         | rpl                |                |
| add_16_G7_G5       | DW01_add         | rpl                |                |
| add_16_G8_G5       | DW01_add         | rpl                |                |
| add_16_G6          | DW01_add         | rpl                |                |
| add_16_G2_G6       | DW01_add         | rpl                |                |
| add_16_G3_G6       | DW01_add         | rpl                |                |
| add_16_G4_G6       | DW01_add         | rpl                |                |
| add_16_G5_G6       | DW01_add         | rpl                |                |
| add_16_G6_G6       | DW01_add         | rpl                |                |
| add_16_G7_G6       | DW01_add         | rpl                |                |
| add_16_G8_G6       | DW01_add         | rpl                |                |
| add_16_G7          | DW01_add         | rpl                |                |
| add_16_G2_G7       | DW01_add         | rpl                |                |
| add_16_G3_G7       | DW01_add         | rpl                |                |
| add_16_G4_G7       | DW01_add         | rpl                |                |
| add_16_G5_G7       | DW01_add         | rpl                |                |
| add_16_G6_G7       | DW01_add         | rpl                |                |
| add_16_G7_G7       | DW01_add         | rpl                |                |
| add_16_G8_G7       | DW01_add         | rpl                |                |
| add_16_G8          | DW01_add         | rpl                |                |
| add_16_G2_G8       | DW01_add         | rpl                |                |
| add_16_G3_G8       | DW01_add         | rpl                |                |
| add_16_G4_G8       | DW01_add         | rpl                |                |
| add_16_G5_G8       | DW01_add         | rpl                |                |
| add_16_G6_G8       | DW01_add         | rpl                |                |
| add_16_G7_G8       | DW01_add         | rpl                |                |
| add_16_G8_G8       | DW01_add         | rpl                |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : APE_buffer_8
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : APE_9
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Pool_array_9
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : AF_array_9
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : APE_adder_9
****************************************

Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_16             | DW01_add         | rpl                |                |
| add_16_G2_G1       | DW01_add         | rpl                |                |
| add_16_G3_G1       | DW01_add         | rpl                |                |
| add_16_G4_G1       | DW01_add         | rpl                |                |
| add_16_G5_G1       | DW01_add         | rpl                |                |
| add_16_G6_G1       | DW01_add         | rpl                |                |
| add_16_G7_G1       | DW01_add         | rpl                |                |
| add_16_G8_G1       | DW01_add         | rpl                |                |
| add_16_G2          | DW01_add         | rpl                |                |
| add_16_G2_G2       | DW01_add         | rpl                |                |
| add_16_G3_G2       | DW01_add         | rpl                |                |
| add_16_G4_G2       | DW01_add         | rpl                |                |
| add_16_G5_G2       | DW01_add         | rpl                |                |
| add_16_G6_G2       | DW01_add         | rpl                |                |
| add_16_G7_G2       | DW01_add         | rpl                |                |
| add_16_G8_G2       | DW01_add         | rpl                |                |
| add_16_G3          | DW01_add         | rpl                |                |
| add_16_G2_G3       | DW01_add         | rpl                |                |
| add_16_G3_G3       | DW01_add         | rpl                |                |
| add_16_G4_G3       | DW01_add         | rpl                |                |
| add_16_G5_G3       | DW01_add         | rpl                |                |
| add_16_G6_G3       | DW01_add         | rpl                |                |
| add_16_G7_G3       | DW01_add         | rpl                |                |
| add_16_G8_G3       | DW01_add         | rpl                |                |
| add_16_G4          | DW01_add         | rpl                |                |
| add_16_G2_G4       | DW01_add         | rpl                |                |
| add_16_G3_G4       | DW01_add         | rpl                |                |
| add_16_G4_G4       | DW01_add         | rpl                |                |
| add_16_G5_G4       | DW01_add         | rpl                |                |
| add_16_G6_G4       | DW01_add         | rpl                |                |
| add_16_G7_G4       | DW01_add         | rpl                |                |
| add_16_G8_G4       | DW01_add         | rpl                |                |
| add_16_G5          | DW01_add         | rpl                |                |
| add_16_G2_G5       | DW01_add         | rpl                |                |
| add_16_G3_G5       | DW01_add         | rpl                |                |
| add_16_G4_G5       | DW01_add         | rpl                |                |
| add_16_G5_G5       | DW01_add         | rpl                |                |
| add_16_G6_G5       | DW01_add         | rpl                |                |
| add_16_G7_G5       | DW01_add         | rpl                |                |
| add_16_G8_G5       | DW01_add         | rpl                |                |
| add_16_G6          | DW01_add         | rpl                |                |
| add_16_G2_G6       | DW01_add         | rpl                |                |
| add_16_G3_G6       | DW01_add         | rpl                |                |
| add_16_G4_G6       | DW01_add         | rpl                |                |
| add_16_G5_G6       | DW01_add         | rpl                |                |
| add_16_G6_G6       | DW01_add         | rpl                |                |
| add_16_G7_G6       | DW01_add         | rpl                |                |
| add_16_G8_G6       | DW01_add         | rpl                |                |
| add_16_G7          | DW01_add         | rpl                |                |
| add_16_G2_G7       | DW01_add         | rpl                |                |
| add_16_G3_G7       | DW01_add         | rpl                |                |
| add_16_G4_G7       | DW01_add         | rpl                |                |
| add_16_G5_G7       | DW01_add         | rpl                |                |
| add_16_G6_G7       | DW01_add         | rpl                |                |
| add_16_G7_G7       | DW01_add         | rpl                |                |
| add_16_G8_G7       | DW01_add         | rpl                |                |
| add_16_G8          | DW01_add         | rpl                |                |
| add_16_G2_G8       | DW01_add         | rpl                |                |
| add_16_G3_G8       | DW01_add         | rpl                |                |
| add_16_G4_G8       | DW01_add         | rpl                |                |
| add_16_G5_G8       | DW01_add         | rpl                |                |
| add_16_G6_G8       | DW01_add         | rpl                |                |
| add_16_G7_G8       | DW01_add         | rpl                |                |
| add_16_G8_G8       | DW01_add         | rpl                |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : APE_buffer_9
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : APE_10
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Pool_array_10
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : AF_array_10
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : APE_adder_10
****************************************

Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_16             | DW01_add         | rpl                |                |
| add_16_G2_G1       | DW01_add         | rpl                |                |
| add_16_G3_G1       | DW01_add         | rpl                |                |
| add_16_G4_G1       | DW01_add         | rpl                |                |
| add_16_G5_G1       | DW01_add         | rpl                |                |
| add_16_G6_G1       | DW01_add         | rpl                |                |
| add_16_G7_G1       | DW01_add         | rpl                |                |
| add_16_G8_G1       | DW01_add         | rpl                |                |
| add_16_G2          | DW01_add         | rpl                |                |
| add_16_G2_G2       | DW01_add         | rpl                |                |
| add_16_G3_G2       | DW01_add         | rpl                |                |
| add_16_G4_G2       | DW01_add         | rpl                |                |
| add_16_G5_G2       | DW01_add         | rpl                |                |
| add_16_G6_G2       | DW01_add         | rpl                |                |
| add_16_G7_G2       | DW01_add         | rpl                |                |
| add_16_G8_G2       | DW01_add         | rpl                |                |
| add_16_G3          | DW01_add         | rpl                |                |
| add_16_G2_G3       | DW01_add         | rpl                |                |
| add_16_G3_G3       | DW01_add         | rpl                |                |
| add_16_G4_G3       | DW01_add         | rpl                |                |
| add_16_G5_G3       | DW01_add         | rpl                |                |
| add_16_G6_G3       | DW01_add         | rpl                |                |
| add_16_G7_G3       | DW01_add         | rpl                |                |
| add_16_G8_G3       | DW01_add         | rpl                |                |
| add_16_G4          | DW01_add         | rpl                |                |
| add_16_G2_G4       | DW01_add         | rpl                |                |
| add_16_G3_G4       | DW01_add         | rpl                |                |
| add_16_G4_G4       | DW01_add         | rpl                |                |
| add_16_G5_G4       | DW01_add         | rpl                |                |
| add_16_G6_G4       | DW01_add         | rpl                |                |
| add_16_G7_G4       | DW01_add         | rpl                |                |
| add_16_G8_G4       | DW01_add         | rpl                |                |
| add_16_G5          | DW01_add         | rpl                |                |
| add_16_G2_G5       | DW01_add         | rpl                |                |
| add_16_G3_G5       | DW01_add         | rpl                |                |
| add_16_G4_G5       | DW01_add         | rpl                |                |
| add_16_G5_G5       | DW01_add         | rpl                |                |
| add_16_G6_G5       | DW01_add         | rpl                |                |
| add_16_G7_G5       | DW01_add         | rpl                |                |
| add_16_G8_G5       | DW01_add         | rpl                |                |
| add_16_G6          | DW01_add         | rpl                |                |
| add_16_G2_G6       | DW01_add         | rpl                |                |
| add_16_G3_G6       | DW01_add         | rpl                |                |
| add_16_G4_G6       | DW01_add         | rpl                |                |
| add_16_G5_G6       | DW01_add         | rpl                |                |
| add_16_G6_G6       | DW01_add         | rpl                |                |
| add_16_G7_G6       | DW01_add         | rpl                |                |
| add_16_G8_G6       | DW01_add         | rpl                |                |
| add_16_G7          | DW01_add         | rpl                |                |
| add_16_G2_G7       | DW01_add         | rpl                |                |
| add_16_G3_G7       | DW01_add         | rpl                |                |
| add_16_G4_G7       | DW01_add         | rpl                |                |
| add_16_G5_G7       | DW01_add         | rpl                |                |
| add_16_G6_G7       | DW01_add         | rpl                |                |
| add_16_G7_G7       | DW01_add         | rpl                |                |
| add_16_G8_G7       | DW01_add         | rpl                |                |
| add_16_G8          | DW01_add         | rpl                |                |
| add_16_G2_G8       | DW01_add         | rpl                |                |
| add_16_G3_G8       | DW01_add         | rpl                |                |
| add_16_G4_G8       | DW01_add         | rpl                |                |
| add_16_G5_G8       | DW01_add         | rpl                |                |
| add_16_G6_G8       | DW01_add         | rpl                |                |
| add_16_G7_G8       | DW01_add         | rpl                |                |
| add_16_G8_G8       | DW01_add         | rpl                |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : APE_buffer_10
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : APE_11
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Pool_array_11
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : AF_array_11
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : APE_adder_11
****************************************

Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_16             | DW01_add         | rpl                |                |
| add_16_G2_G1       | DW01_add         | rpl                |                |
| add_16_G3_G1       | DW01_add         | rpl                |                |
| add_16_G4_G1       | DW01_add         | rpl                |                |
| add_16_G5_G1       | DW01_add         | rpl                |                |
| add_16_G6_G1       | DW01_add         | rpl                |                |
| add_16_G7_G1       | DW01_add         | rpl                |                |
| add_16_G8_G1       | DW01_add         | rpl                |                |
| add_16_G2          | DW01_add         | rpl                |                |
| add_16_G2_G2       | DW01_add         | rpl                |                |
| add_16_G3_G2       | DW01_add         | rpl                |                |
| add_16_G4_G2       | DW01_add         | rpl                |                |
| add_16_G5_G2       | DW01_add         | rpl                |                |
| add_16_G6_G2       | DW01_add         | rpl                |                |
| add_16_G7_G2       | DW01_add         | rpl                |                |
| add_16_G8_G2       | DW01_add         | rpl                |                |
| add_16_G3          | DW01_add         | rpl                |                |
| add_16_G2_G3       | DW01_add         | rpl                |                |
| add_16_G3_G3       | DW01_add         | rpl                |                |
| add_16_G4_G3       | DW01_add         | rpl                |                |
| add_16_G5_G3       | DW01_add         | rpl                |                |
| add_16_G6_G3       | DW01_add         | rpl                |                |
| add_16_G7_G3       | DW01_add         | rpl                |                |
| add_16_G8_G3       | DW01_add         | rpl                |                |
| add_16_G4          | DW01_add         | rpl                |                |
| add_16_G2_G4       | DW01_add         | rpl                |                |
| add_16_G3_G4       | DW01_add         | rpl                |                |
| add_16_G4_G4       | DW01_add         | rpl                |                |
| add_16_G5_G4       | DW01_add         | rpl                |                |
| add_16_G6_G4       | DW01_add         | rpl                |                |
| add_16_G7_G4       | DW01_add         | rpl                |                |
| add_16_G8_G4       | DW01_add         | rpl                |                |
| add_16_G5          | DW01_add         | rpl                |                |
| add_16_G2_G5       | DW01_add         | rpl                |                |
| add_16_G3_G5       | DW01_add         | rpl                |                |
| add_16_G4_G5       | DW01_add         | rpl                |                |
| add_16_G5_G5       | DW01_add         | rpl                |                |
| add_16_G6_G5       | DW01_add         | rpl                |                |
| add_16_G7_G5       | DW01_add         | rpl                |                |
| add_16_G8_G5       | DW01_add         | rpl                |                |
| add_16_G6          | DW01_add         | rpl                |                |
| add_16_G2_G6       | DW01_add         | rpl                |                |
| add_16_G3_G6       | DW01_add         | rpl                |                |
| add_16_G4_G6       | DW01_add         | rpl                |                |
| add_16_G5_G6       | DW01_add         | rpl                |                |
| add_16_G6_G6       | DW01_add         | rpl                |                |
| add_16_G7_G6       | DW01_add         | rpl                |                |
| add_16_G8_G6       | DW01_add         | rpl                |                |
| add_16_G7          | DW01_add         | rpl                |                |
| add_16_G2_G7       | DW01_add         | rpl                |                |
| add_16_G3_G7       | DW01_add         | rpl                |                |
| add_16_G4_G7       | DW01_add         | rpl                |                |
| add_16_G5_G7       | DW01_add         | rpl                |                |
| add_16_G6_G7       | DW01_add         | rpl                |                |
| add_16_G7_G7       | DW01_add         | rpl                |                |
| add_16_G8_G7       | DW01_add         | rpl                |                |
| add_16_G8          | DW01_add         | rpl                |                |
| add_16_G2_G8       | DW01_add         | rpl                |                |
| add_16_G3_G8       | DW01_add         | rpl                |                |
| add_16_G4_G8       | DW01_add         | rpl                |                |
| add_16_G5_G8       | DW01_add         | rpl                |                |
| add_16_G6_G8       | DW01_add         | rpl                |                |
| add_16_G7_G8       | DW01_add         | rpl                |                |
| add_16_G8_G8       | DW01_add         | rpl                |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : APE_buffer_11
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : crossbar_2
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : PU_in_line_controller_8
****************************************

No implementations to report
 
****************************************
Design : PU_idx_buffer_8
****************************************
Resource Sharing Report for design PU_idx_buffer_0 in file
        /n/calumet/v/arkhadem/NanGatePDK/DeltaNN1/HDL/PU_idx_buffer.sv

===============================================================================
|          |              |            | Contained     |                      |
| Resource | Module       | Parameters | Resources     | Contained Operations |
===============================================================================
| r116     | DW01_inc     | width=12   |               | add_48               |
| r118     | DW01_add     | width=2    |               | add_85               |
| r120     | DW01_add     | width=4    |               | add_86               |
| r122     | DW01_add     | width=4    |               | add_87               |
===============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| sub_108            | DW01_sub         | rpl                |                |
| add_239            | DW01_inc         | rpl                |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : PU_repetition_weight_buffer_8
****************************************

Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| sub_55             | DW01_dec         | rpl                |                |
| sub_57             | DW01_dec         | rpl                |                |
| add_206            | DW01_inc         | rpl                |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : PU_unique_weight_buffer_8
****************************************

Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_216            | DW01_inc         | rpl                |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : MPE_8
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : MPE_multiplier_8
****************************************

Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_49             | DW01_add         | rpl                |                |
| add_49_I2_I1       | DW01_add         | rpl                |                |
| add_49_I3_I1       | DW01_add         | rpl                |                |
| add_49_I4_I1       | DW01_add         | rpl                |                |
| add_49_I5_I1       | DW01_add         | rpl                |                |
| add_49_I6_I1       | DW01_add         | rpl                |                |
| add_49_I7_I1       | DW01_add         | rpl                |                |
| add_49_I8_I1       | DW01_add         | rpl                |                |
| add_49_I2          | DW01_add         | rpl                |                |
| add_49_I2_I2       | DW01_add         | rpl                |                |
| add_49_I3_I2       | DW01_add         | rpl                |                |
| add_49_I4_I2       | DW01_add         | rpl                |                |
| add_49_I5_I2       | DW01_add         | rpl                |                |
| add_49_I6_I2       | DW01_add         | rpl                |                |
| add_49_I7_I2       | DW01_add         | rpl                |                |
| add_49_I8_I2       | DW01_add         | rpl                |                |
| add_49_I3          | DW01_add         | rpl                |                |
| add_49_I2_I3       | DW01_add         | rpl                |                |
| add_49_I3_I3       | DW01_add         | rpl                |                |
| add_49_I4_I3       | DW01_add         | rpl                |                |
| add_49_I5_I3       | DW01_add         | rpl                |                |
| add_49_I6_I3       | DW01_add         | rpl                |                |
| add_49_I7_I3       | DW01_add         | rpl                |                |
| add_49_I8_I3       | DW01_add         | rpl                |                |
| add_49_I4          | DW01_add         | rpl                |                |
| add_49_I2_I4       | DW01_add         | rpl                |                |
| add_49_I3_I4       | DW01_add         | rpl                |                |
| add_49_I4_I4       | DW01_add         | rpl                |                |
| add_49_I5_I4       | DW01_add         | rpl                |                |
| add_49_I6_I4       | DW01_add         | rpl                |                |
| add_49_I7_I4       | DW01_add         | rpl                |                |
| add_49_I8_I4       | DW01_add         | rpl                |                |
| add_49_I5          | DW01_add         | rpl                |                |
| add_49_I2_I5       | DW01_add         | rpl                |                |
| add_49_I3_I5       | DW01_add         | rpl                |                |
| add_49_I4_I5       | DW01_add         | rpl                |                |
| add_49_I5_I5       | DW01_add         | rpl                |                |
| add_49_I6_I5       | DW01_add         | rpl                |                |
| add_49_I7_I5       | DW01_add         | rpl                |                |
| add_49_I8_I5       | DW01_add         | rpl                |                |
| add_49_I6          | DW01_add         | rpl                |                |
| add_49_I2_I6       | DW01_add         | rpl                |                |
| add_49_I3_I6       | DW01_add         | rpl                |                |
| add_49_I4_I6       | DW01_add         | rpl                |                |
| add_49_I5_I6       | DW01_add         | rpl                |                |
| add_49_I6_I6       | DW01_add         | rpl                |                |
| add_49_I7_I6       | DW01_add         | rpl                |                |
| add_49_I8_I6       | DW01_add         | rpl                |                |
| add_49_I7          | DW01_add         | rpl                |                |
| add_49_I2_I7       | DW01_add         | rpl                |                |
| add_49_I3_I7       | DW01_add         | rpl                |                |
| add_49_I4_I7       | DW01_add         | rpl                |                |
| add_49_I5_I7       | DW01_add         | rpl                |                |
| add_49_I6_I7       | DW01_add         | rpl                |                |
| add_49_I7_I7       | DW01_add         | rpl                |                |
| add_49_I8_I7       | DW01_add         | rpl                |                |
| add_49_I8          | DW01_add         | rpl                |                |
| add_49_I2_I8       | DW01_add         | rpl                |                |
| add_49_I3_I8       | DW01_add         | rpl                |                |
| add_49_I4_I8       | DW01_add         | rpl                |                |
| add_49_I5_I8       | DW01_add         | rpl                |                |
| add_49_I6_I8       | DW01_add         | rpl                |                |
| add_49_I7_I8       | DW01_add         | rpl                |                |
| add_49_I8_I8       | DW01_add         | rpl                |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : MPE_in2out_8
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : PU_in_line_controller_9
****************************************

No implementations to report
 
****************************************
Design : PU_idx_buffer_9
****************************************
Resource Sharing Report for design PU_idx_buffer_0 in file
        /n/calumet/v/arkhadem/NanGatePDK/DeltaNN1/HDL/PU_idx_buffer.sv

===============================================================================
|          |              |            | Contained     |                      |
| Resource | Module       | Parameters | Resources     | Contained Operations |
===============================================================================
| r116     | DW01_inc     | width=12   |               | add_48               |
| r118     | DW01_add     | width=2    |               | add_85               |
| r120     | DW01_add     | width=4    |               | add_86               |
| r122     | DW01_add     | width=4    |               | add_87               |
===============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| sub_108            | DW01_sub         | rpl                |                |
| add_239            | DW01_inc         | rpl                |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : PU_repetition_weight_buffer_9
****************************************

Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| sub_55             | DW01_dec         | rpl                |                |
| sub_57             | DW01_dec         | rpl                |                |
| add_206            | DW01_inc         | rpl                |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : PU_unique_weight_buffer_9
****************************************

Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_216            | DW01_inc         | rpl                |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : MPE_9
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : MPE_multiplier_9
****************************************

Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_49             | DW01_add         | rpl                |                |
| add_49_I2_I1       | DW01_add         | rpl                |                |
| add_49_I3_I1       | DW01_add         | rpl                |                |
| add_49_I4_I1       | DW01_add         | rpl                |                |
| add_49_I5_I1       | DW01_add         | rpl                |                |
| add_49_I6_I1       | DW01_add         | rpl                |                |
| add_49_I7_I1       | DW01_add         | rpl                |                |
| add_49_I8_I1       | DW01_add         | rpl                |                |
| add_49_I2          | DW01_add         | rpl                |                |
| add_49_I2_I2       | DW01_add         | rpl                |                |
| add_49_I3_I2       | DW01_add         | rpl                |                |
| add_49_I4_I2       | DW01_add         | rpl                |                |
| add_49_I5_I2       | DW01_add         | rpl                |                |
| add_49_I6_I2       | DW01_add         | rpl                |                |
| add_49_I7_I2       | DW01_add         | rpl                |                |
| add_49_I8_I2       | DW01_add         | rpl                |                |
| add_49_I3          | DW01_add         | rpl                |                |
| add_49_I2_I3       | DW01_add         | rpl                |                |
| add_49_I3_I3       | DW01_add         | rpl                |                |
| add_49_I4_I3       | DW01_add         | rpl                |                |
| add_49_I5_I3       | DW01_add         | rpl                |                |
| add_49_I6_I3       | DW01_add         | rpl                |                |
| add_49_I7_I3       | DW01_add         | rpl                |                |
| add_49_I8_I3       | DW01_add         | rpl                |                |
| add_49_I4          | DW01_add         | rpl                |                |
| add_49_I2_I4       | DW01_add         | rpl                |                |
| add_49_I3_I4       | DW01_add         | rpl                |                |
| add_49_I4_I4       | DW01_add         | rpl                |                |
| add_49_I5_I4       | DW01_add         | rpl                |                |
| add_49_I6_I4       | DW01_add         | rpl                |                |
| add_49_I7_I4       | DW01_add         | rpl                |                |
| add_49_I8_I4       | DW01_add         | rpl                |                |
| add_49_I5          | DW01_add         | rpl                |                |
| add_49_I2_I5       | DW01_add         | rpl                |                |
| add_49_I3_I5       | DW01_add         | rpl                |                |
| add_49_I4_I5       | DW01_add         | rpl                |                |
| add_49_I5_I5       | DW01_add         | rpl                |                |
| add_49_I6_I5       | DW01_add         | rpl                |                |
| add_49_I7_I5       | DW01_add         | rpl                |                |
| add_49_I8_I5       | DW01_add         | rpl                |                |
| add_49_I6          | DW01_add         | rpl                |                |
| add_49_I2_I6       | DW01_add         | rpl                |                |
| add_49_I3_I6       | DW01_add         | rpl                |                |
| add_49_I4_I6       | DW01_add         | rpl                |                |
| add_49_I5_I6       | DW01_add         | rpl                |                |
| add_49_I6_I6       | DW01_add         | rpl                |                |
| add_49_I7_I6       | DW01_add         | rpl                |                |
| add_49_I8_I6       | DW01_add         | rpl                |                |
| add_49_I7          | DW01_add         | rpl                |                |
| add_49_I2_I7       | DW01_add         | rpl                |                |
| add_49_I3_I7       | DW01_add         | rpl                |                |
| add_49_I4_I7       | DW01_add         | rpl                |                |
| add_49_I5_I7       | DW01_add         | rpl                |                |
| add_49_I6_I7       | DW01_add         | rpl                |                |
| add_49_I7_I7       | DW01_add         | rpl                |                |
| add_49_I8_I7       | DW01_add         | rpl                |                |
| add_49_I8          | DW01_add         | rpl                |                |
| add_49_I2_I8       | DW01_add         | rpl                |                |
| add_49_I3_I8       | DW01_add         | rpl                |                |
| add_49_I4_I8       | DW01_add         | rpl                |                |
| add_49_I5_I8       | DW01_add         | rpl                |                |
| add_49_I6_I8       | DW01_add         | rpl                |                |
| add_49_I7_I8       | DW01_add         | rpl                |                |
| add_49_I8_I8       | DW01_add         | rpl                |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : MPE_in2out_9
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : PU_in_line_controller_10
****************************************

No implementations to report
 
****************************************
Design : PU_idx_buffer_10
****************************************
Resource Sharing Report for design PU_idx_buffer_0 in file
        /n/calumet/v/arkhadem/NanGatePDK/DeltaNN1/HDL/PU_idx_buffer.sv

===============================================================================
|          |              |            | Contained     |                      |
| Resource | Module       | Parameters | Resources     | Contained Operations |
===============================================================================
| r116     | DW01_inc     | width=12   |               | add_48               |
| r118     | DW01_add     | width=2    |               | add_85               |
| r120     | DW01_add     | width=4    |               | add_86               |
| r122     | DW01_add     | width=4    |               | add_87               |
===============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| sub_108            | DW01_sub         | rpl                |                |
| add_239            | DW01_inc         | rpl                |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : PU_repetition_weight_buffer_10
****************************************

Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| sub_55             | DW01_dec         | rpl                |                |
| sub_57             | DW01_dec         | rpl                |                |
| add_206            | DW01_inc         | rpl                |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : PU_unique_weight_buffer_10
****************************************

Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_216            | DW01_inc         | rpl                |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : MPE_10
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : MPE_multiplier_10
****************************************

Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_49             | DW01_add         | rpl                |                |
| add_49_I2_I1       | DW01_add         | rpl                |                |
| add_49_I3_I1       | DW01_add         | rpl                |                |
| add_49_I4_I1       | DW01_add         | rpl                |                |
| add_49_I5_I1       | DW01_add         | rpl                |                |
| add_49_I6_I1       | DW01_add         | rpl                |                |
| add_49_I7_I1       | DW01_add         | rpl                |                |
| add_49_I8_I1       | DW01_add         | rpl                |                |
| add_49_I2          | DW01_add         | rpl                |                |
| add_49_I2_I2       | DW01_add         | rpl                |                |
| add_49_I3_I2       | DW01_add         | rpl                |                |
| add_49_I4_I2       | DW01_add         | rpl                |                |
| add_49_I5_I2       | DW01_add         | rpl                |                |
| add_49_I6_I2       | DW01_add         | rpl                |                |
| add_49_I7_I2       | DW01_add         | rpl                |                |
| add_49_I8_I2       | DW01_add         | rpl                |                |
| add_49_I3          | DW01_add         | rpl                |                |
| add_49_I2_I3       | DW01_add         | rpl                |                |
| add_49_I3_I3       | DW01_add         | rpl                |                |
| add_49_I4_I3       | DW01_add         | rpl                |                |
| add_49_I5_I3       | DW01_add         | rpl                |                |
| add_49_I6_I3       | DW01_add         | rpl                |                |
| add_49_I7_I3       | DW01_add         | rpl                |                |
| add_49_I8_I3       | DW01_add         | rpl                |                |
| add_49_I4          | DW01_add         | rpl                |                |
| add_49_I2_I4       | DW01_add         | rpl                |                |
| add_49_I3_I4       | DW01_add         | rpl                |                |
| add_49_I4_I4       | DW01_add         | rpl                |                |
| add_49_I5_I4       | DW01_add         | rpl                |                |
| add_49_I6_I4       | DW01_add         | rpl                |                |
| add_49_I7_I4       | DW01_add         | rpl                |                |
| add_49_I8_I4       | DW01_add         | rpl                |                |
| add_49_I5          | DW01_add         | rpl                |                |
| add_49_I2_I5       | DW01_add         | rpl                |                |
| add_49_I3_I5       | DW01_add         | rpl                |                |
| add_49_I4_I5       | DW01_add         | rpl                |                |
| add_49_I5_I5       | DW01_add         | rpl                |                |
| add_49_I6_I5       | DW01_add         | rpl                |                |
| add_49_I7_I5       | DW01_add         | rpl                |                |
| add_49_I8_I5       | DW01_add         | rpl                |                |
| add_49_I6          | DW01_add         | rpl                |                |
| add_49_I2_I6       | DW01_add         | rpl                |                |
| add_49_I3_I6       | DW01_add         | rpl                |                |
| add_49_I4_I6       | DW01_add         | rpl                |                |
| add_49_I5_I6       | DW01_add         | rpl                |                |
| add_49_I6_I6       | DW01_add         | rpl                |                |
| add_49_I7_I6       | DW01_add         | rpl                |                |
| add_49_I8_I6       | DW01_add         | rpl                |                |
| add_49_I7          | DW01_add         | rpl                |                |
| add_49_I2_I7       | DW01_add         | rpl                |                |
| add_49_I3_I7       | DW01_add         | rpl                |                |
| add_49_I4_I7       | DW01_add         | rpl                |                |
| add_49_I5_I7       | DW01_add         | rpl                |                |
| add_49_I6_I7       | DW01_add         | rpl                |                |
| add_49_I7_I7       | DW01_add         | rpl                |                |
| add_49_I8_I7       | DW01_add         | rpl                |                |
| add_49_I8          | DW01_add         | rpl                |                |
| add_49_I2_I8       | DW01_add         | rpl                |                |
| add_49_I3_I8       | DW01_add         | rpl                |                |
| add_49_I4_I8       | DW01_add         | rpl                |                |
| add_49_I5_I8       | DW01_add         | rpl                |                |
| add_49_I6_I8       | DW01_add         | rpl                |                |
| add_49_I7_I8       | DW01_add         | rpl                |                |
| add_49_I8_I8       | DW01_add         | rpl                |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : MPE_in2out_10
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : PU_in_line_controller_11
****************************************

No implementations to report
 
****************************************
Design : PU_idx_buffer_11
****************************************
Resource Sharing Report for design PU_idx_buffer_0 in file
        /n/calumet/v/arkhadem/NanGatePDK/DeltaNN1/HDL/PU_idx_buffer.sv

===============================================================================
|          |              |            | Contained     |                      |
| Resource | Module       | Parameters | Resources     | Contained Operations |
===============================================================================
| r116     | DW01_inc     | width=12   |               | add_48               |
| r118     | DW01_add     | width=2    |               | add_85               |
| r120     | DW01_add     | width=4    |               | add_86               |
| r122     | DW01_add     | width=4    |               | add_87               |
===============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| sub_108            | DW01_sub         | rpl                |                |
| add_239            | DW01_inc         | rpl                |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : PU_repetition_weight_buffer_11
****************************************

Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| sub_55             | DW01_dec         | rpl                |                |
| sub_57             | DW01_dec         | rpl                |                |
| add_206            | DW01_inc         | rpl                |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : PU_unique_weight_buffer_11
****************************************

Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_216            | DW01_inc         | rpl                |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : MPE_11
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : MPE_multiplier_11
****************************************

Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_49             | DW01_add         | rpl                |                |
| add_49_I2_I1       | DW01_add         | rpl                |                |
| add_49_I3_I1       | DW01_add         | rpl                |                |
| add_49_I4_I1       | DW01_add         | rpl                |                |
| add_49_I5_I1       | DW01_add         | rpl                |                |
| add_49_I6_I1       | DW01_add         | rpl                |                |
| add_49_I7_I1       | DW01_add         | rpl                |                |
| add_49_I8_I1       | DW01_add         | rpl                |                |
| add_49_I2          | DW01_add         | rpl                |                |
| add_49_I2_I2       | DW01_add         | rpl                |                |
| add_49_I3_I2       | DW01_add         | rpl                |                |
| add_49_I4_I2       | DW01_add         | rpl                |                |
| add_49_I5_I2       | DW01_add         | rpl                |                |
| add_49_I6_I2       | DW01_add         | rpl                |                |
| add_49_I7_I2       | DW01_add         | rpl                |                |
| add_49_I8_I2       | DW01_add         | rpl                |                |
| add_49_I3          | DW01_add         | rpl                |                |
| add_49_I2_I3       | DW01_add         | rpl                |                |
| add_49_I3_I3       | DW01_add         | rpl                |                |
| add_49_I4_I3       | DW01_add         | rpl                |                |
| add_49_I5_I3       | DW01_add         | rpl                |                |
| add_49_I6_I3       | DW01_add         | rpl                |                |
| add_49_I7_I3       | DW01_add         | rpl                |                |
| add_49_I8_I3       | DW01_add         | rpl                |                |
| add_49_I4          | DW01_add         | rpl                |                |
| add_49_I2_I4       | DW01_add         | rpl                |                |
| add_49_I3_I4       | DW01_add         | rpl                |                |
| add_49_I4_I4       | DW01_add         | rpl                |                |
| add_49_I5_I4       | DW01_add         | rpl                |                |
| add_49_I6_I4       | DW01_add         | rpl                |                |
| add_49_I7_I4       | DW01_add         | rpl                |                |
| add_49_I8_I4       | DW01_add         | rpl                |                |
| add_49_I5          | DW01_add         | rpl                |                |
| add_49_I2_I5       | DW01_add         | rpl                |                |
| add_49_I3_I5       | DW01_add         | rpl                |                |
| add_49_I4_I5       | DW01_add         | rpl                |                |
| add_49_I5_I5       | DW01_add         | rpl                |                |
| add_49_I6_I5       | DW01_add         | rpl                |                |
| add_49_I7_I5       | DW01_add         | rpl                |                |
| add_49_I8_I5       | DW01_add         | rpl                |                |
| add_49_I6          | DW01_add         | rpl                |                |
| add_49_I2_I6       | DW01_add         | rpl                |                |
| add_49_I3_I6       | DW01_add         | rpl                |                |
| add_49_I4_I6       | DW01_add         | rpl                |                |
| add_49_I5_I6       | DW01_add         | rpl                |                |
| add_49_I6_I6       | DW01_add         | rpl                |                |
| add_49_I7_I6       | DW01_add         | rpl                |                |
| add_49_I8_I6       | DW01_add         | rpl                |                |
| add_49_I7          | DW01_add         | rpl                |                |
| add_49_I2_I7       | DW01_add         | rpl                |                |
| add_49_I3_I7       | DW01_add         | rpl                |                |
| add_49_I4_I7       | DW01_add         | rpl                |                |
| add_49_I5_I7       | DW01_add         | rpl                |                |
| add_49_I6_I7       | DW01_add         | rpl                |                |
| add_49_I7_I7       | DW01_add         | rpl                |                |
| add_49_I8_I7       | DW01_add         | rpl                |                |
| add_49_I8          | DW01_add         | rpl                |                |
| add_49_I2_I8       | DW01_add         | rpl                |                |
| add_49_I3_I8       | DW01_add         | rpl                |                |
| add_49_I4_I8       | DW01_add         | rpl                |                |
| add_49_I5_I8       | DW01_add         | rpl                |                |
| add_49_I6_I8       | DW01_add         | rpl                |                |
| add_49_I7_I8       | DW01_add         | rpl                |                |
| add_49_I8_I8       | DW01_add         | rpl                |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : MPE_in2out_11
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : processing_unit_3
****************************************

No implementations to report
 
****************************************
Design : PU_controller_3
****************************************
Resource Sharing Report for design PU_controller_0 in file
        /n/calumet/v/arkhadem/NanGatePDK/DeltaNN1/HDL/PU_controller.sv

===============================================================================
|          |              |            | Contained     |                      |
| Resource | Module       | Parameters | Resources     | Contained Operations |
===============================================================================
| r90      | DW01_cmp2    | width=2    |               | lt_66                |
| r92      | DW01_cmp2    | width=2    |               | lt_66_I2             |
| r94      | DW01_cmp2    | width=2    |               | lt_66_I3             |
| r96      | DW01_cmp2    | width=2    |               | lt_66_I4             |
| r98      | DW01_cmp2    | width=2    |               | lt_73                |
| r100     | DW01_cmp2    | width=2    |               | lt_73_I2             |
| r102     | DW01_cmp2    | width=2    |               | lt_73_I3             |
| r104     | DW01_cmp2    | width=2    |               | lt_73_I4             |
===============================================================================


No implementations to report
 
****************************************
Design : PU_WB_SRAM_controller_3
****************************************
Resource Sharing Report for design PU_WB_SRAM_controller_0 in file
        /n/calumet/v/arkhadem/NanGatePDK/DeltaNN1/HDL/PU_WB_SRAM_controller.sv

===============================================================================
|          |              |            | Contained     |                      |
| Resource | Module       | Parameters | Resources     | Contained Operations |
===============================================================================
| r143     | DW01_inc     | width=2    |               | add_101 add_108      |
|          |              |            |               | add_65 add_87        |
| r258     | DW01_add     | width=32   |               | add_1_root_add_0_root_add_48_2 |
| r260     | DW01_add     | width=32   |               | add_0_root_add_0_root_add_48_2 |
| r369     | DW01_add     | width=32   |               | add_1_root_add_54_2  |
|          |              |            |               | add_1_root_add_75_2  |
| r371     | DW01_add     | width=32   |               | add_0_root_add_54_2  |
|          |              |            |               | add_0_root_add_75_2  |
| r480     | DW01_add     | width=32   |               | add_1_root_add_60_2  |
|          |              |            |               | add_1_root_add_81_2  |
|          |              |            |               | add_1_root_add_95_2  |
| r482     | DW01_add     | width=32   |               | add_0_root_add_60_2  |
|          |              |            |               | add_0_root_add_81_2  |
|          |              |            |               | add_0_root_add_95_2  |
===============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_0_root_add_0_root_add_48_2        |                    |                |
|                    | DW01_add         | rpl                |                |
| add_1_root_add_0_root_add_48_2        |                    |                |
|                    | DW01_add         | rpl                |                |
| add_0_root_r140    | DW01_add         | rpl                |                |
| add_1_root_r140    | DW01_add         | rpl                |                |
| add_0_root_r142    | DW01_add         | rpl                |                |
| add_1_root_r142    | DW01_add         | rpl                |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : APE_12
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Pool_array_12
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : AF_array_12
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : APE_adder_12
****************************************

Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_16             | DW01_add         | rpl                |                |
| add_16_G2_G1       | DW01_add         | rpl                |                |
| add_16_G3_G1       | DW01_add         | rpl                |                |
| add_16_G4_G1       | DW01_add         | rpl                |                |
| add_16_G5_G1       | DW01_add         | rpl                |                |
| add_16_G6_G1       | DW01_add         | rpl                |                |
| add_16_G7_G1       | DW01_add         | rpl                |                |
| add_16_G8_G1       | DW01_add         | rpl                |                |
| add_16_G2          | DW01_add         | rpl                |                |
| add_16_G2_G2       | DW01_add         | rpl                |                |
| add_16_G3_G2       | DW01_add         | rpl                |                |
| add_16_G4_G2       | DW01_add         | rpl                |                |
| add_16_G5_G2       | DW01_add         | rpl                |                |
| add_16_G6_G2       | DW01_add         | rpl                |                |
| add_16_G7_G2       | DW01_add         | rpl                |                |
| add_16_G8_G2       | DW01_add         | rpl                |                |
| add_16_G3          | DW01_add         | rpl                |                |
| add_16_G2_G3       | DW01_add         | rpl                |                |
| add_16_G3_G3       | DW01_add         | rpl                |                |
| add_16_G4_G3       | DW01_add         | rpl                |                |
| add_16_G5_G3       | DW01_add         | rpl                |                |
| add_16_G6_G3       | DW01_add         | rpl                |                |
| add_16_G7_G3       | DW01_add         | rpl                |                |
| add_16_G8_G3       | DW01_add         | rpl                |                |
| add_16_G4          | DW01_add         | rpl                |                |
| add_16_G2_G4       | DW01_add         | rpl                |                |
| add_16_G3_G4       | DW01_add         | rpl                |                |
| add_16_G4_G4       | DW01_add         | rpl                |                |
| add_16_G5_G4       | DW01_add         | rpl                |                |
| add_16_G6_G4       | DW01_add         | rpl                |                |
| add_16_G7_G4       | DW01_add         | rpl                |                |
| add_16_G8_G4       | DW01_add         | rpl                |                |
| add_16_G5          | DW01_add         | rpl                |                |
| add_16_G2_G5       | DW01_add         | rpl                |                |
| add_16_G3_G5       | DW01_add         | rpl                |                |
| add_16_G4_G5       | DW01_add         | rpl                |                |
| add_16_G5_G5       | DW01_add         | rpl                |                |
| add_16_G6_G5       | DW01_add         | rpl                |                |
| add_16_G7_G5       | DW01_add         | rpl                |                |
| add_16_G8_G5       | DW01_add         | rpl                |                |
| add_16_G6          | DW01_add         | rpl                |                |
| add_16_G2_G6       | DW01_add         | rpl                |                |
| add_16_G3_G6       | DW01_add         | rpl                |                |
| add_16_G4_G6       | DW01_add         | rpl                |                |
| add_16_G5_G6       | DW01_add         | rpl                |                |
| add_16_G6_G6       | DW01_add         | rpl                |                |
| add_16_G7_G6       | DW01_add         | rpl                |                |
| add_16_G8_G6       | DW01_add         | rpl                |                |
| add_16_G7          | DW01_add         | rpl                |                |
| add_16_G2_G7       | DW01_add         | rpl                |                |
| add_16_G3_G7       | DW01_add         | rpl                |                |
| add_16_G4_G7       | DW01_add         | rpl                |                |
| add_16_G5_G7       | DW01_add         | rpl                |                |
| add_16_G6_G7       | DW01_add         | rpl                |                |
| add_16_G7_G7       | DW01_add         | rpl                |                |
| add_16_G8_G7       | DW01_add         | rpl                |                |
| add_16_G8          | DW01_add         | rpl                |                |
| add_16_G2_G8       | DW01_add         | rpl                |                |
| add_16_G3_G8       | DW01_add         | rpl                |                |
| add_16_G4_G8       | DW01_add         | rpl                |                |
| add_16_G5_G8       | DW01_add         | rpl                |                |
| add_16_G6_G8       | DW01_add         | rpl                |                |
| add_16_G7_G8       | DW01_add         | rpl                |                |
| add_16_G8_G8       | DW01_add         | rpl                |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : APE_buffer_12
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : APE_13
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Pool_array_13
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : AF_array_13
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : APE_adder_13
****************************************

Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_16             | DW01_add         | rpl                |                |
| add_16_G2_G1       | DW01_add         | rpl                |                |
| add_16_G3_G1       | DW01_add         | rpl                |                |
| add_16_G4_G1       | DW01_add         | rpl                |                |
| add_16_G5_G1       | DW01_add         | rpl                |                |
| add_16_G6_G1       | DW01_add         | rpl                |                |
| add_16_G7_G1       | DW01_add         | rpl                |                |
| add_16_G8_G1       | DW01_add         | rpl                |                |
| add_16_G2          | DW01_add         | rpl                |                |
| add_16_G2_G2       | DW01_add         | rpl                |                |
| add_16_G3_G2       | DW01_add         | rpl                |                |
| add_16_G4_G2       | DW01_add         | rpl                |                |
| add_16_G5_G2       | DW01_add         | rpl                |                |
| add_16_G6_G2       | DW01_add         | rpl                |                |
| add_16_G7_G2       | DW01_add         | rpl                |                |
| add_16_G8_G2       | DW01_add         | rpl                |                |
| add_16_G3          | DW01_add         | rpl                |                |
| add_16_G2_G3       | DW01_add         | rpl                |                |
| add_16_G3_G3       | DW01_add         | rpl                |                |
| add_16_G4_G3       | DW01_add         | rpl                |                |
| add_16_G5_G3       | DW01_add         | rpl                |                |
| add_16_G6_G3       | DW01_add         | rpl                |                |
| add_16_G7_G3       | DW01_add         | rpl                |                |
| add_16_G8_G3       | DW01_add         | rpl                |                |
| add_16_G4          | DW01_add         | rpl                |                |
| add_16_G2_G4       | DW01_add         | rpl                |                |
| add_16_G3_G4       | DW01_add         | rpl                |                |
| add_16_G4_G4       | DW01_add         | rpl                |                |
| add_16_G5_G4       | DW01_add         | rpl                |                |
| add_16_G6_G4       | DW01_add         | rpl                |                |
| add_16_G7_G4       | DW01_add         | rpl                |                |
| add_16_G8_G4       | DW01_add         | rpl                |                |
| add_16_G5          | DW01_add         | rpl                |                |
| add_16_G2_G5       | DW01_add         | rpl                |                |
| add_16_G3_G5       | DW01_add         | rpl                |                |
| add_16_G4_G5       | DW01_add         | rpl                |                |
| add_16_G5_G5       | DW01_add         | rpl                |                |
| add_16_G6_G5       | DW01_add         | rpl                |                |
| add_16_G7_G5       | DW01_add         | rpl                |                |
| add_16_G8_G5       | DW01_add         | rpl                |                |
| add_16_G6          | DW01_add         | rpl                |                |
| add_16_G2_G6       | DW01_add         | rpl                |                |
| add_16_G3_G6       | DW01_add         | rpl                |                |
| add_16_G4_G6       | DW01_add         | rpl                |                |
| add_16_G5_G6       | DW01_add         | rpl                |                |
| add_16_G6_G6       | DW01_add         | rpl                |                |
| add_16_G7_G6       | DW01_add         | rpl                |                |
| add_16_G8_G6       | DW01_add         | rpl                |                |
| add_16_G7          | DW01_add         | rpl                |                |
| add_16_G2_G7       | DW01_add         | rpl                |                |
| add_16_G3_G7       | DW01_add         | rpl                |                |
| add_16_G4_G7       | DW01_add         | rpl                |                |
| add_16_G5_G7       | DW01_add         | rpl                |                |
| add_16_G6_G7       | DW01_add         | rpl                |                |
| add_16_G7_G7       | DW01_add         | rpl                |                |
| add_16_G8_G7       | DW01_add         | rpl                |                |
| add_16_G8          | DW01_add         | rpl                |                |
| add_16_G2_G8       | DW01_add         | rpl                |                |
| add_16_G3_G8       | DW01_add         | rpl                |                |
| add_16_G4_G8       | DW01_add         | rpl                |                |
| add_16_G5_G8       | DW01_add         | rpl                |                |
| add_16_G6_G8       | DW01_add         | rpl                |                |
| add_16_G7_G8       | DW01_add         | rpl                |                |
| add_16_G8_G8       | DW01_add         | rpl                |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : APE_buffer_13
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : APE_14
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Pool_array_14
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : AF_array_14
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : APE_adder_14
****************************************

Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_16             | DW01_add         | rpl                |                |
| add_16_G2_G1       | DW01_add         | rpl                |                |
| add_16_G3_G1       | DW01_add         | rpl                |                |
| add_16_G4_G1       | DW01_add         | rpl                |                |
| add_16_G5_G1       | DW01_add         | rpl                |                |
| add_16_G6_G1       | DW01_add         | rpl                |                |
| add_16_G7_G1       | DW01_add         | rpl                |                |
| add_16_G8_G1       | DW01_add         | rpl                |                |
| add_16_G2          | DW01_add         | rpl                |                |
| add_16_G2_G2       | DW01_add         | rpl                |                |
| add_16_G3_G2       | DW01_add         | rpl                |                |
| add_16_G4_G2       | DW01_add         | rpl                |                |
| add_16_G5_G2       | DW01_add         | rpl                |                |
| add_16_G6_G2       | DW01_add         | rpl                |                |
| add_16_G7_G2       | DW01_add         | rpl                |                |
| add_16_G8_G2       | DW01_add         | rpl                |                |
| add_16_G3          | DW01_add         | rpl                |                |
| add_16_G2_G3       | DW01_add         | rpl                |                |
| add_16_G3_G3       | DW01_add         | rpl                |                |
| add_16_G4_G3       | DW01_add         | rpl                |                |
| add_16_G5_G3       | DW01_add         | rpl                |                |
| add_16_G6_G3       | DW01_add         | rpl                |                |
| add_16_G7_G3       | DW01_add         | rpl                |                |
| add_16_G8_G3       | DW01_add         | rpl                |                |
| add_16_G4          | DW01_add         | rpl                |                |
| add_16_G2_G4       | DW01_add         | rpl                |                |
| add_16_G3_G4       | DW01_add         | rpl                |                |
| add_16_G4_G4       | DW01_add         | rpl                |                |
| add_16_G5_G4       | DW01_add         | rpl                |                |
| add_16_G6_G4       | DW01_add         | rpl                |                |
| add_16_G7_G4       | DW01_add         | rpl                |                |
| add_16_G8_G4       | DW01_add         | rpl                |                |
| add_16_G5          | DW01_add         | rpl                |                |
| add_16_G2_G5       | DW01_add         | rpl                |                |
| add_16_G3_G5       | DW01_add         | rpl                |                |
| add_16_G4_G5       | DW01_add         | rpl                |                |
| add_16_G5_G5       | DW01_add         | rpl                |                |
| add_16_G6_G5       | DW01_add         | rpl                |                |
| add_16_G7_G5       | DW01_add         | rpl                |                |
| add_16_G8_G5       | DW01_add         | rpl                |                |
| add_16_G6          | DW01_add         | rpl                |                |
| add_16_G2_G6       | DW01_add         | rpl                |                |
| add_16_G3_G6       | DW01_add         | rpl                |                |
| add_16_G4_G6       | DW01_add         | rpl                |                |
| add_16_G5_G6       | DW01_add         | rpl                |                |
| add_16_G6_G6       | DW01_add         | rpl                |                |
| add_16_G7_G6       | DW01_add         | rpl                |                |
| add_16_G8_G6       | DW01_add         | rpl                |                |
| add_16_G7          | DW01_add         | rpl                |                |
| add_16_G2_G7       | DW01_add         | rpl                |                |
| add_16_G3_G7       | DW01_add         | rpl                |                |
| add_16_G4_G7       | DW01_add         | rpl                |                |
| add_16_G5_G7       | DW01_add         | rpl                |                |
| add_16_G6_G7       | DW01_add         | rpl                |                |
| add_16_G7_G7       | DW01_add         | rpl                |                |
| add_16_G8_G7       | DW01_add         | rpl                |                |
| add_16_G8          | DW01_add         | rpl                |                |
| add_16_G2_G8       | DW01_add         | rpl                |                |
| add_16_G3_G8       | DW01_add         | rpl                |                |
| add_16_G4_G8       | DW01_add         | rpl                |                |
| add_16_G5_G8       | DW01_add         | rpl                |                |
| add_16_G6_G8       | DW01_add         | rpl                |                |
| add_16_G7_G8       | DW01_add         | rpl                |                |
| add_16_G8_G8       | DW01_add         | rpl                |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : APE_buffer_14
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : APE_15
****************************************

No implementations to report
 
****************************************
Design : Pool_array_15
****************************************
Resource Sharing Report for design Pool_array_0 in file
        /n/calumet/v/arkhadem/NanGatePDK/DeltaNN1/HDL/Pool_array.sv

===============================================================================
|          |              |            | Contained     |                      |
| Resource | Module       | Parameters | Resources     | Contained Operations |
===============================================================================
| r162     | DW01_add     | width=4    |               | add_29_I5_I2         |
|          |              |            |               | add_29_I6_I2         |
|          |              |            |               | add_29_I7_I1         |
|          |              |            |               | add_29_I7_I3         |
|          |              |            |               | add_29_I7_I4         |
|          |              |            |               | add_29_I7_I5         |
|          |              |            |               | add_29_I7_I6         |
|          |              |            |               | add_29_I7_I7         |
|          |              |            |               | add_29_I7_I8         |
|          |              |            |               | add_29_I8_I1         |
|          |              |            |               | add_29_I8_I2         |
|          |              |            |               | add_29_I8_I3         |
|          |              |            |               | add_29_I8_I4         |
|          |              |            |               | add_29_I8_I5         |
|          |              |            |               | add_29_I8_I6         |
|          |              |            |               | add_29_I8_I7         |
|          |              |            |               | add_29_I8_I8         |
| r178     | DW01_inc     | width=3    |               | add_58_I2            |
| r180     | DW01_add     | width=3    |               | add_58_I3            |
| r182     | DW01_add     | width=3    |               | add_58_I4            |
| r184     | DW01_add     | width=3    |               | add_58_I5            |
| r186     | DW01_add     | width=3    |               | add_58_I6            |
| r188     | DW01_add     | width=3    |               | add_58_I7            |
| r190     | DW01_add     | width=3    |               | add_58_I8            |
===============================================================================


No implementations to report

No resource sharing information to report.
 
****************************************
Design : AF_array_15
****************************************

No implementations to report
 
****************************************
Design : APE_adder_15
****************************************
Resource Sharing Report for design APE_adder_0 in file
        /n/calumet/v/arkhadem/NanGatePDK/DeltaNN1/HDL/APE_adder.sv

===============================================================================
|          |              |            | Contained     |                      |
| Resource | Module       | Parameters | Resources     | Contained Operations |
===============================================================================
| r242     | DW01_add     | width=24   |               | add_16               |
| r244     | DW01_add     | width=24   |               | add_16_G2_G1         |
| r246     | DW01_add     | width=24   |               | add_16_G3_G1         |
| r248     | DW01_add     | width=24   |               | add_16_G4_G1         |
| r250     | DW01_add     | width=24   |               | add_16_G5_G1         |
| r252     | DW01_add     | width=24   |               | add_16_G6_G1         |
| r254     | DW01_add     | width=24   |               | add_16_G7_G1         |
| r256     | DW01_add     | width=24   |               | add_16_G8_G1         |
| r258     | DW01_add     | width=24   |               | add_16_G2            |
| r260     | DW01_add     | width=24   |               | add_16_G2_G2         |
| r262     | DW01_add     | width=24   |               | add_16_G3_G2         |
| r264     | DW01_add     | width=24   |               | add_16_G4_G2         |
| r266     | DW01_add     | width=24   |               | add_16_G5_G2         |
| r268     | DW01_add     | width=24   |               | add_16_G6_G2         |
| r270     | DW01_add     | width=24   |               | add_16_G7_G2         |
| r272     | DW01_add     | width=24   |               | add_16_G8_G2         |
| r274     | DW01_add     | width=24   |               | add_16_G3            |
| r276     | DW01_add     | width=24   |               | add_16_G2_G3         |
| r278     | DW01_add     | width=24   |               | add_16_G3_G3         |
| r280     | DW01_add     | width=24   |               | add_16_G4_G3         |
| r282     | DW01_add     | width=24   |               | add_16_G5_G3         |
| r284     | DW01_add     | width=24   |               | add_16_G6_G3         |
| r286     | DW01_add     | width=24   |               | add_16_G7_G3         |
| r288     | DW01_add     | width=24   |               | add_16_G8_G3         |
| r290     | DW01_add     | width=24   |               | add_16_G4            |
| r292     | DW01_add     | width=24   |               | add_16_G2_G4         |
| r294     | DW01_add     | width=24   |               | add_16_G3_G4         |
| r296     | DW01_add     | width=24   |               | add_16_G4_G4         |
| r298     | DW01_add     | width=24   |               | add_16_G5_G4         |
| r300     | DW01_add     | width=24   |               | add_16_G6_G4         |
| r302     | DW01_add     | width=24   |               | add_16_G7_G4         |
| r304     | DW01_add     | width=24   |               | add_16_G8_G4         |
| r306     | DW01_add     | width=24   |               | add_16_G5            |
| r308     | DW01_add     | width=24   |               | add_16_G2_G5         |
| r310     | DW01_add     | width=24   |               | add_16_G3_G5         |
| r312     | DW01_add     | width=24   |               | add_16_G4_G5         |
| r314     | DW01_add     | width=24   |               | add_16_G5_G5         |
| r316     | DW01_add     | width=24   |               | add_16_G6_G5         |
| r318     | DW01_add     | width=24   |               | add_16_G7_G5         |
| r320     | DW01_add     | width=24   |               | add_16_G8_G5         |
| r322     | DW01_add     | width=24   |               | add_16_G6            |
| r324     | DW01_add     | width=24   |               | add_16_G2_G6         |
| r326     | DW01_add     | width=24   |               | add_16_G3_G6         |
| r328     | DW01_add     | width=24   |               | add_16_G4_G6         |
| r330     | DW01_add     | width=24   |               | add_16_G5_G6         |
| r332     | DW01_add     | width=24   |               | add_16_G6_G6         |
| r334     | DW01_add     | width=24   |               | add_16_G7_G6         |
| r336     | DW01_add     | width=24   |               | add_16_G8_G6         |
| r338     | DW01_add     | width=24   |               | add_16_G7            |
| r340     | DW01_add     | width=24   |               | add_16_G2_G7         |
| r342     | DW01_add     | width=24   |               | add_16_G3_G7         |
| r344     | DW01_add     | width=24   |               | add_16_G4_G7         |
| r346     | DW01_add     | width=24   |               | add_16_G5_G7         |
| r348     | DW01_add     | width=24   |               | add_16_G6_G7         |
| r350     | DW01_add     | width=24   |               | add_16_G7_G7         |
| r352     | DW01_add     | width=24   |               | add_16_G8_G7         |
| r354     | DW01_add     | width=24   |               | add_16_G8            |
| r356     | DW01_add     | width=24   |               | add_16_G2_G8         |
| r358     | DW01_add     | width=24   |               | add_16_G3_G8         |
| r360     | DW01_add     | width=24   |               | add_16_G4_G8         |
| r362     | DW01_add     | width=24   |               | add_16_G5_G8         |
| r364     | DW01_add     | width=24   |               | add_16_G6_G8         |
| r366     | DW01_add     | width=24   |               | add_16_G7_G8         |
| r368     | DW01_add     | width=24   |               | add_16_G8_G8         |
===============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_16             | DW01_add         | rpl                |                |
| add_16_G2_G1       | DW01_add         | rpl                |                |
| add_16_G3_G1       | DW01_add         | rpl                |                |
| add_16_G4_G1       | DW01_add         | rpl                |                |
| add_16_G5_G1       | DW01_add         | rpl                |                |
| add_16_G6_G1       | DW01_add         | rpl                |                |
| add_16_G7_G1       | DW01_add         | rpl                |                |
| add_16_G8_G1       | DW01_add         | rpl                |                |
| add_16_G2          | DW01_add         | rpl                |                |
| add_16_G2_G2       | DW01_add         | rpl                |                |
| add_16_G3_G2       | DW01_add         | rpl                |                |
| add_16_G4_G2       | DW01_add         | rpl                |                |
| add_16_G5_G2       | DW01_add         | rpl                |                |
| add_16_G6_G2       | DW01_add         | rpl                |                |
| add_16_G7_G2       | DW01_add         | rpl                |                |
| add_16_G8_G2       | DW01_add         | rpl                |                |
| add_16_G3          | DW01_add         | rpl                |                |
| add_16_G2_G3       | DW01_add         | rpl                |                |
| add_16_G3_G3       | DW01_add         | rpl                |                |
| add_16_G4_G3       | DW01_add         | rpl                |                |
| add_16_G5_G3       | DW01_add         | rpl                |                |
| add_16_G6_G3       | DW01_add         | rpl                |                |
| add_16_G7_G3       | DW01_add         | rpl                |                |
| add_16_G8_G3       | DW01_add         | rpl                |                |
| add_16_G4          | DW01_add         | rpl                |                |
| add_16_G2_G4       | DW01_add         | rpl                |                |
| add_16_G3_G4       | DW01_add         | rpl                |                |
| add_16_G4_G4       | DW01_add         | rpl                |                |
| add_16_G5_G4       | DW01_add         | rpl                |                |
| add_16_G6_G4       | DW01_add         | rpl                |                |
| add_16_G7_G4       | DW01_add         | rpl                |                |
| add_16_G8_G4       | DW01_add         | rpl                |                |
| add_16_G5          | DW01_add         | rpl                |                |
| add_16_G2_G5       | DW01_add         | rpl                |                |
| add_16_G3_G5       | DW01_add         | rpl                |                |
| add_16_G4_G5       | DW01_add         | rpl                |                |
| add_16_G5_G5       | DW01_add         | rpl                |                |
| add_16_G6_G5       | DW01_add         | rpl                |                |
| add_16_G7_G5       | DW01_add         | rpl                |                |
| add_16_G8_G5       | DW01_add         | rpl                |                |
| add_16_G6          | DW01_add         | rpl                |                |
| add_16_G2_G6       | DW01_add         | rpl                |                |
| add_16_G3_G6       | DW01_add         | rpl                |                |
| add_16_G4_G6       | DW01_add         | rpl                |                |
| add_16_G5_G6       | DW01_add         | rpl                |                |
| add_16_G6_G6       | DW01_add         | rpl                |                |
| add_16_G7_G6       | DW01_add         | rpl                |                |
| add_16_G8_G6       | DW01_add         | rpl                |                |
| add_16_G7          | DW01_add         | rpl                |                |
| add_16_G2_G7       | DW01_add         | rpl                |                |
| add_16_G3_G7       | DW01_add         | rpl                |                |
| add_16_G4_G7       | DW01_add         | rpl                |                |
| add_16_G5_G7       | DW01_add         | rpl                |                |
| add_16_G6_G7       | DW01_add         | rpl                |                |
| add_16_G7_G7       | DW01_add         | rpl                |                |
| add_16_G8_G7       | DW01_add         | rpl                |                |
| add_16_G8          | DW01_add         | rpl                |                |
| add_16_G2_G8       | DW01_add         | rpl                |                |
| add_16_G3_G8       | DW01_add         | rpl                |                |
| add_16_G4_G8       | DW01_add         | rpl                |                |
| add_16_G5_G8       | DW01_add         | rpl                |                |
| add_16_G6_G8       | DW01_add         | rpl                |                |
| add_16_G7_G8       | DW01_add         | rpl                |                |
| add_16_G8_G8       | DW01_add         | rpl                |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : APE_buffer_15
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : crossbar_3
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : PU_in_line_controller_12
****************************************

No implementations to report
 
****************************************
Design : PU_idx_buffer_12
****************************************
Resource Sharing Report for design PU_idx_buffer_0 in file
        /n/calumet/v/arkhadem/NanGatePDK/DeltaNN1/HDL/PU_idx_buffer.sv

===============================================================================
|          |              |            | Contained     |                      |
| Resource | Module       | Parameters | Resources     | Contained Operations |
===============================================================================
| r116     | DW01_inc     | width=12   |               | add_48               |
| r118     | DW01_add     | width=2    |               | add_85               |
| r120     | DW01_add     | width=4    |               | add_86               |
| r122     | DW01_add     | width=4    |               | add_87               |
===============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| sub_108            | DW01_sub         | rpl                |                |
| add_239            | DW01_inc         | rpl                |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : PU_repetition_weight_buffer_12
****************************************

Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| sub_55             | DW01_dec         | rpl                |                |
| sub_57             | DW01_dec         | rpl                |                |
| add_206            | DW01_inc         | rpl                |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : PU_unique_weight_buffer_12
****************************************

Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_216            | DW01_inc         | rpl                |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : MPE_12
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : MPE_multiplier_12
****************************************

Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_49             | DW01_add         | rpl                |                |
| add_49_I2_I1       | DW01_add         | rpl                |                |
| add_49_I3_I1       | DW01_add         | rpl                |                |
| add_49_I4_I1       | DW01_add         | rpl                |                |
| add_49_I5_I1       | DW01_add         | rpl                |                |
| add_49_I6_I1       | DW01_add         | rpl                |                |
| add_49_I7_I1       | DW01_add         | rpl                |                |
| add_49_I8_I1       | DW01_add         | rpl                |                |
| add_49_I2          | DW01_add         | rpl                |                |
| add_49_I2_I2       | DW01_add         | rpl                |                |
| add_49_I3_I2       | DW01_add         | rpl                |                |
| add_49_I4_I2       | DW01_add         | rpl                |                |
| add_49_I5_I2       | DW01_add         | rpl                |                |
| add_49_I6_I2       | DW01_add         | rpl                |                |
| add_49_I7_I2       | DW01_add         | rpl                |                |
| add_49_I8_I2       | DW01_add         | rpl                |                |
| add_49_I3          | DW01_add         | rpl                |                |
| add_49_I2_I3       | DW01_add         | rpl                |                |
| add_49_I3_I3       | DW01_add         | rpl                |                |
| add_49_I4_I3       | DW01_add         | rpl                |                |
| add_49_I5_I3       | DW01_add         | rpl                |                |
| add_49_I6_I3       | DW01_add         | rpl                |                |
| add_49_I7_I3       | DW01_add         | rpl                |                |
| add_49_I8_I3       | DW01_add         | rpl                |                |
| add_49_I4          | DW01_add         | rpl                |                |
| add_49_I2_I4       | DW01_add         | rpl                |                |
| add_49_I3_I4       | DW01_add         | rpl                |                |
| add_49_I4_I4       | DW01_add         | rpl                |                |
| add_49_I5_I4       | DW01_add         | rpl                |                |
| add_49_I6_I4       | DW01_add         | rpl                |                |
| add_49_I7_I4       | DW01_add         | rpl                |                |
| add_49_I8_I4       | DW01_add         | rpl                |                |
| add_49_I5          | DW01_add         | rpl                |                |
| add_49_I2_I5       | DW01_add         | rpl                |                |
| add_49_I3_I5       | DW01_add         | rpl                |                |
| add_49_I4_I5       | DW01_add         | rpl                |                |
| add_49_I5_I5       | DW01_add         | rpl                |                |
| add_49_I6_I5       | DW01_add         | rpl                |                |
| add_49_I7_I5       | DW01_add         | rpl                |                |
| add_49_I8_I5       | DW01_add         | rpl                |                |
| add_49_I6          | DW01_add         | rpl                |                |
| add_49_I2_I6       | DW01_add         | rpl                |                |
| add_49_I3_I6       | DW01_add         | rpl                |                |
| add_49_I4_I6       | DW01_add         | rpl                |                |
| add_49_I5_I6       | DW01_add         | rpl                |                |
| add_49_I6_I6       | DW01_add         | rpl                |                |
| add_49_I7_I6       | DW01_add         | rpl                |                |
| add_49_I8_I6       | DW01_add         | rpl                |                |
| add_49_I7          | DW01_add         | rpl                |                |
| add_49_I2_I7       | DW01_add         | rpl                |                |
| add_49_I3_I7       | DW01_add         | rpl                |                |
| add_49_I4_I7       | DW01_add         | rpl                |                |
| add_49_I5_I7       | DW01_add         | rpl                |                |
| add_49_I6_I7       | DW01_add         | rpl                |                |
| add_49_I7_I7       | DW01_add         | rpl                |                |
| add_49_I8_I7       | DW01_add         | rpl                |                |
| add_49_I8          | DW01_add         | rpl                |                |
| add_49_I2_I8       | DW01_add         | rpl                |                |
| add_49_I3_I8       | DW01_add         | rpl                |                |
| add_49_I4_I8       | DW01_add         | rpl                |                |
| add_49_I5_I8       | DW01_add         | rpl                |                |
| add_49_I6_I8       | DW01_add         | rpl                |                |
| add_49_I7_I8       | DW01_add         | rpl                |                |
| add_49_I8_I8       | DW01_add         | rpl                |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : MPE_in2out_12
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : PU_in_line_controller_13
****************************************

No implementations to report
 
****************************************
Design : PU_idx_buffer_13
****************************************
Resource Sharing Report for design PU_idx_buffer_0 in file
        /n/calumet/v/arkhadem/NanGatePDK/DeltaNN1/HDL/PU_idx_buffer.sv

===============================================================================
|          |              |            | Contained     |                      |
| Resource | Module       | Parameters | Resources     | Contained Operations |
===============================================================================
| r116     | DW01_inc     | width=12   |               | add_48               |
| r118     | DW01_add     | width=2    |               | add_85               |
| r120     | DW01_add     | width=4    |               | add_86               |
| r122     | DW01_add     | width=4    |               | add_87               |
===============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| sub_108            | DW01_sub         | rpl                |                |
| add_239            | DW01_inc         | rpl                |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : PU_repetition_weight_buffer_13
****************************************

Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| sub_55             | DW01_dec         | rpl                |                |
| sub_57             | DW01_dec         | rpl                |                |
| add_206            | DW01_inc         | rpl                |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : PU_unique_weight_buffer_13
****************************************

Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_216            | DW01_inc         | rpl                |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : MPE_13
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : MPE_multiplier_13
****************************************

Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_49             | DW01_add         | rpl                |                |
| add_49_I2_I1       | DW01_add         | rpl                |                |
| add_49_I3_I1       | DW01_add         | rpl                |                |
| add_49_I4_I1       | DW01_add         | rpl                |                |
| add_49_I5_I1       | DW01_add         | rpl                |                |
| add_49_I6_I1       | DW01_add         | rpl                |                |
| add_49_I7_I1       | DW01_add         | rpl                |                |
| add_49_I8_I1       | DW01_add         | rpl                |                |
| add_49_I2          | DW01_add         | rpl                |                |
| add_49_I2_I2       | DW01_add         | rpl                |                |
| add_49_I3_I2       | DW01_add         | rpl                |                |
| add_49_I4_I2       | DW01_add         | rpl                |                |
| add_49_I5_I2       | DW01_add         | rpl                |                |
| add_49_I6_I2       | DW01_add         | rpl                |                |
| add_49_I7_I2       | DW01_add         | rpl                |                |
| add_49_I8_I2       | DW01_add         | rpl                |                |
| add_49_I3          | DW01_add         | rpl                |                |
| add_49_I2_I3       | DW01_add         | rpl                |                |
| add_49_I3_I3       | DW01_add         | rpl                |                |
| add_49_I4_I3       | DW01_add         | rpl                |                |
| add_49_I5_I3       | DW01_add         | rpl                |                |
| add_49_I6_I3       | DW01_add         | rpl                |                |
| add_49_I7_I3       | DW01_add         | rpl                |                |
| add_49_I8_I3       | DW01_add         | rpl                |                |
| add_49_I4          | DW01_add         | rpl                |                |
| add_49_I2_I4       | DW01_add         | rpl                |                |
| add_49_I3_I4       | DW01_add         | rpl                |                |
| add_49_I4_I4       | DW01_add         | rpl                |                |
| add_49_I5_I4       | DW01_add         | rpl                |                |
| add_49_I6_I4       | DW01_add         | rpl                |                |
| add_49_I7_I4       | DW01_add         | rpl                |                |
| add_49_I8_I4       | DW01_add         | rpl                |                |
| add_49_I5          | DW01_add         | rpl                |                |
| add_49_I2_I5       | DW01_add         | rpl                |                |
| add_49_I3_I5       | DW01_add         | rpl                |                |
| add_49_I4_I5       | DW01_add         | rpl                |                |
| add_49_I5_I5       | DW01_add         | rpl                |                |
| add_49_I6_I5       | DW01_add         | rpl                |                |
| add_49_I7_I5       | DW01_add         | rpl                |                |
| add_49_I8_I5       | DW01_add         | rpl                |                |
| add_49_I6          | DW01_add         | rpl                |                |
| add_49_I2_I6       | DW01_add         | rpl                |                |
| add_49_I3_I6       | DW01_add         | rpl                |                |
| add_49_I4_I6       | DW01_add         | rpl                |                |
| add_49_I5_I6       | DW01_add         | rpl                |                |
| add_49_I6_I6       | DW01_add         | rpl                |                |
| add_49_I7_I6       | DW01_add         | rpl                |                |
| add_49_I8_I6       | DW01_add         | rpl                |                |
| add_49_I7          | DW01_add         | rpl                |                |
| add_49_I2_I7       | DW01_add         | rpl                |                |
| add_49_I3_I7       | DW01_add         | rpl                |                |
| add_49_I4_I7       | DW01_add         | rpl                |                |
| add_49_I5_I7       | DW01_add         | rpl                |                |
| add_49_I6_I7       | DW01_add         | rpl                |                |
| add_49_I7_I7       | DW01_add         | rpl                |                |
| add_49_I8_I7       | DW01_add         | rpl                |                |
| add_49_I8          | DW01_add         | rpl                |                |
| add_49_I2_I8       | DW01_add         | rpl                |                |
| add_49_I3_I8       | DW01_add         | rpl                |                |
| add_49_I4_I8       | DW01_add         | rpl                |                |
| add_49_I5_I8       | DW01_add         | rpl                |                |
| add_49_I6_I8       | DW01_add         | rpl                |                |
| add_49_I7_I8       | DW01_add         | rpl                |                |
| add_49_I8_I8       | DW01_add         | rpl                |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : MPE_in2out_13
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : PU_in_line_controller_14
****************************************

No implementations to report
 
****************************************
Design : PU_idx_buffer_14
****************************************
Resource Sharing Report for design PU_idx_buffer_0 in file
        /n/calumet/v/arkhadem/NanGatePDK/DeltaNN1/HDL/PU_idx_buffer.sv

===============================================================================
|          |              |            | Contained     |                      |
| Resource | Module       | Parameters | Resources     | Contained Operations |
===============================================================================
| r116     | DW01_inc     | width=12   |               | add_48               |
| r118     | DW01_add     | width=2    |               | add_85               |
| r120     | DW01_add     | width=4    |               | add_86               |
| r122     | DW01_add     | width=4    |               | add_87               |
===============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| sub_108            | DW01_sub         | rpl                |                |
| add_239            | DW01_inc         | rpl                |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : PU_repetition_weight_buffer_14
****************************************

Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| sub_55             | DW01_dec         | rpl                |                |
| sub_57             | DW01_dec         | rpl                |                |
| add_206            | DW01_inc         | rpl                |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : PU_unique_weight_buffer_14
****************************************

Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_216            | DW01_inc         | rpl                |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : MPE_14
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : MPE_multiplier_14
****************************************

Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_49             | DW01_add         | rpl                |                |
| add_49_I2_I1       | DW01_add         | rpl                |                |
| add_49_I3_I1       | DW01_add         | rpl                |                |
| add_49_I4_I1       | DW01_add         | rpl                |                |
| add_49_I5_I1       | DW01_add         | rpl                |                |
| add_49_I6_I1       | DW01_add         | rpl                |                |
| add_49_I7_I1       | DW01_add         | rpl                |                |
| add_49_I8_I1       | DW01_add         | rpl                |                |
| add_49_I2          | DW01_add         | rpl                |                |
| add_49_I2_I2       | DW01_add         | rpl                |                |
| add_49_I3_I2       | DW01_add         | rpl                |                |
| add_49_I4_I2       | DW01_add         | rpl                |                |
| add_49_I5_I2       | DW01_add         | rpl                |                |
| add_49_I6_I2       | DW01_add         | rpl                |                |
| add_49_I7_I2       | DW01_add         | rpl                |                |
| add_49_I8_I2       | DW01_add         | rpl                |                |
| add_49_I3          | DW01_add         | rpl                |                |
| add_49_I2_I3       | DW01_add         | rpl                |                |
| add_49_I3_I3       | DW01_add         | rpl                |                |
| add_49_I4_I3       | DW01_add         | rpl                |                |
| add_49_I5_I3       | DW01_add         | rpl                |                |
| add_49_I6_I3       | DW01_add         | rpl                |                |
| add_49_I7_I3       | DW01_add         | rpl                |                |
| add_49_I8_I3       | DW01_add         | rpl                |                |
| add_49_I4          | DW01_add         | rpl                |                |
| add_49_I2_I4       | DW01_add         | rpl                |                |
| add_49_I3_I4       | DW01_add         | rpl                |                |
| add_49_I4_I4       | DW01_add         | rpl                |                |
| add_49_I5_I4       | DW01_add         | rpl                |                |
| add_49_I6_I4       | DW01_add         | rpl                |                |
| add_49_I7_I4       | DW01_add         | rpl                |                |
| add_49_I8_I4       | DW01_add         | rpl                |                |
| add_49_I5          | DW01_add         | rpl                |                |
| add_49_I2_I5       | DW01_add         | rpl                |                |
| add_49_I3_I5       | DW01_add         | rpl                |                |
| add_49_I4_I5       | DW01_add         | rpl                |                |
| add_49_I5_I5       | DW01_add         | rpl                |                |
| add_49_I6_I5       | DW01_add         | rpl                |                |
| add_49_I7_I5       | DW01_add         | rpl                |                |
| add_49_I8_I5       | DW01_add         | rpl                |                |
| add_49_I6          | DW01_add         | rpl                |                |
| add_49_I2_I6       | DW01_add         | rpl                |                |
| add_49_I3_I6       | DW01_add         | rpl                |                |
| add_49_I4_I6       | DW01_add         | rpl                |                |
| add_49_I5_I6       | DW01_add         | rpl                |                |
| add_49_I6_I6       | DW01_add         | rpl                |                |
| add_49_I7_I6       | DW01_add         | rpl                |                |
| add_49_I8_I6       | DW01_add         | rpl                |                |
| add_49_I7          | DW01_add         | rpl                |                |
| add_49_I2_I7       | DW01_add         | rpl                |                |
| add_49_I3_I7       | DW01_add         | rpl                |                |
| add_49_I4_I7       | DW01_add         | rpl                |                |
| add_49_I5_I7       | DW01_add         | rpl                |                |
| add_49_I6_I7       | DW01_add         | rpl                |                |
| add_49_I7_I7       | DW01_add         | rpl                |                |
| add_49_I8_I7       | DW01_add         | rpl                |                |
| add_49_I8          | DW01_add         | rpl                |                |
| add_49_I2_I8       | DW01_add         | rpl                |                |
| add_49_I3_I8       | DW01_add         | rpl                |                |
| add_49_I4_I8       | DW01_add         | rpl                |                |
| add_49_I5_I8       | DW01_add         | rpl                |                |
| add_49_I6_I8       | DW01_add         | rpl                |                |
| add_49_I7_I8       | DW01_add         | rpl                |                |
| add_49_I8_I8       | DW01_add         | rpl                |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : MPE_in2out_14
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : PU_in_line_controller_15
****************************************

No implementations to report
 
****************************************
Design : PU_idx_buffer_15
****************************************
Resource Sharing Report for design PU_idx_buffer_0 in file
        /n/calumet/v/arkhadem/NanGatePDK/DeltaNN1/HDL/PU_idx_buffer.sv

===============================================================================
|          |              |            | Contained     |                      |
| Resource | Module       | Parameters | Resources     | Contained Operations |
===============================================================================
| r291     | DW01_add     | width=4    |               | add_108 add_43       |
|          |              |            |               | add_88               |
| r359     | DW01_cmp2    | width=4    |               | lt_43                |
| r361     | DW01_add     | width=4    |               | add_43_I2            |
| r363     | DW01_cmp2    | width=4    |               | lt_43_I2             |
| r365     | DW01_add     | width=4    |               | add_43_I3            |
| r367     | DW01_cmp2    | width=4    |               | lt_43_I3             |
| r369     | DW01_add     | width=4    |               | add_43_I4            |
| r371     | DW01_cmp2    | width=4    |               | lt_43_I4             |
| r373     | DW01_add     | width=4    |               | add_43_I5            |
| r375     | DW01_cmp2    | width=4    |               | lt_43_I5             |
| r377     | DW01_add     | width=4    |               | add_43_I6            |
| r379     | DW01_cmp2    | width=4    |               | lt_43_I6             |
| r381     | DW01_add     | width=4    |               | add_43_I7            |
| r383     | DW01_cmp2    | width=4    |               | lt_43_I7             |
| r385     | DW01_add     | width=4    |               | add_43_I8            |
| r387     | DW01_cmp2    | width=4    |               | lt_43_I8             |
| r389     | DW01_add     | width=4    |               | add_43_I9            |
| r391     | DW01_cmp2    | width=4    |               | lt_43_I9             |
| r393     | DW01_add     | width=4    |               | add_43_I10           |
| r395     | DW01_cmp2    | width=4    |               | lt_43_I10            |
| r397     | DW01_add     | width=4    |               | add_43_I11           |
| r399     | DW01_cmp2    | width=4    |               | lt_43_I11            |
| r401     | DW01_add     | width=4    |               | add_43_I12           |
| r403     | DW01_cmp2    | width=4    |               | lt_43_I12            |
| r413     | DW_rash      | A_width=64 |               | srl_88               |
|          |              | SH_width=4 |               |                      |
| r415     | DW01_add     | width=6    |               | add_102              |
| r417     | DW01_sub     | width=6    |               | sub_106              |
| r419     | DW01_sub     | width=6    |               | sub_108              |
| r421     | DW01_dec     | width=6    |               | sub_110              |
| r423     | DW01_inc     | width=32   |               | add_239              |
| r539     | DW01_inc     | width=12   |               | add_48               |
| r541     | DW01_add     | width=2    |               | add_85               |
| r543     | DW01_add     | width=4    |               | add_86               |
| r545     | DW01_add     | width=4    |               | add_87               |
===============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| sub_108            | DW01_sub         | rpl                |                |
| add_239            | DW01_inc         | rpl                |                |
===============================================================================

 
****************************************
Design : PU_repetition_weight_buffer_15
****************************************
Resource Sharing Report for design PU_repetition_weight_buffer_0 in file
        /n/calumet/v/arkhadem/NanGatePDK/DeltaNN1/HDL/PU_repetition_weight_buffer.sv

===============================================================================
|          |              |            | Contained     |                      |
| Resource | Module       | Parameters | Resources     | Contained Operations |
===============================================================================
| r248     | DW01_cmp2    | width=3    |               | lt_42                |
| r250     | DW01_cmp2    | width=3    |               | lt_42_I2             |
| r252     | DW01_cmp2    | width=3    |               | lt_42_I3             |
| r254     | DW01_cmp2    | width=3    |               | lt_42_I4             |
| r256     | DW01_cmp2    | width=3    |               | lt_42_I5             |
| r258     | DW01_cmp2    | width=3    |               | lt_42_I6             |
| r260     | DW01_cmp2    | width=3    |               | lt_42_I7             |
| r262     | DW01_cmp2    | width=3    |               | lt_42_I8             |
| r264     | DW_rash      | A_width=64 |               | srl_55               |
|          |              | SH_width=3 |               |                      |
| r266     | DW01_dec     | width=64   |               | sub_55               |
| r268     | DW01_dec     | width=64   |               | sub_57               |
| r270     | DW01_add     | width=6    |               | add_66               |
| r272     | DW01_sub     | width=6    |               | sub_69               |
| r274     | DW01_inc     | width=32   |               | add_206              |
===============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| sub_55             | DW01_dec         | rpl                |                |
| sub_57             | DW01_dec         | rpl                |                |
| add_206            | DW01_inc         | rpl                |                |
===============================================================================

 
****************************************
Design : PU_unique_weight_buffer_15
****************************************
Resource Sharing Report for design PU_unique_weight_buffer_0 in file
        /n/calumet/v/arkhadem/NanGatePDK/DeltaNN1/HDL/PU_unique_weight_buffer.sv

===============================================================================
|          |              |            | Contained     |                      |
| Resource | Module       | Parameters | Resources     | Contained Operations |
===============================================================================
| r235     | DW01_cmp2    | width=2    |               | lt_45                |
| r237     | DW01_cmp2    | width=2    |               | lt_45_I2             |
| r239     | DW01_cmp2    | width=2    |               | lt_45_I3             |
| r241     | DW01_cmp2    | width=2    |               | lt_45_I4             |
| r243     | DW01_inc     | width=3    |               | add_61               |
| r245     | DW_rash      | A_width=64 |               | srl_61               |
|          |              | SH_width=3 |               |                      |
| r247     | DW01_add     | width=6    |               | add_70               |
| r249     | DW01_sub     | width=6    |               | sub_73               |
| r251     | DW01_sub     | width=6    |               | sub_75               |
| r253     | DW01_inc     | width=32   |               | add_216              |
===============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_216            | DW01_inc         | rpl                |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : MPE_15
****************************************

No implementations to report
 
****************************************
Design : MPE_multiplier_15
****************************************
Resource Sharing Report for design MPE_multiplier_0 in file
        /n/calumet/v/arkhadem/NanGatePDK/DeltaNN1/HDL/MPE_multiplier.sv

===============================================================================
|          |              |            | Contained     |                      |
| Resource | Module       | Parameters | Resources     | Contained Operations |
===============================================================================
| r251     | DW01_add     | width=24   |               | add_49               |
| r253     | DW01_add     | width=24   |               | add_49_I2_I1         |
| r255     | DW01_add     | width=24   |               | add_49_I3_I1         |
| r257     | DW01_add     | width=24   |               | add_49_I4_I1         |
| r259     | DW01_add     | width=24   |               | add_49_I5_I1         |
| r261     | DW01_add     | width=24   |               | add_49_I6_I1         |
| r263     | DW01_add     | width=24   |               | add_49_I7_I1         |
| r265     | DW01_add     | width=24   |               | add_49_I8_I1         |
| r267     | DW01_add     | width=24   |               | add_49_I2            |
| r269     | DW01_add     | width=24   |               | add_49_I2_I2         |
| r271     | DW01_add     | width=24   |               | add_49_I3_I2         |
| r273     | DW01_add     | width=24   |               | add_49_I4_I2         |
| r275     | DW01_add     | width=24   |               | add_49_I5_I2         |
| r277     | DW01_add     | width=24   |               | add_49_I6_I2         |
| r279     | DW01_add     | width=24   |               | add_49_I7_I2         |
| r281     | DW01_add     | width=24   |               | add_49_I8_I2         |
| r283     | DW01_add     | width=24   |               | add_49_I3            |
| r285     | DW01_add     | width=24   |               | add_49_I2_I3         |
| r287     | DW01_add     | width=24   |               | add_49_I3_I3         |
| r289     | DW01_add     | width=24   |               | add_49_I4_I3         |
| r291     | DW01_add     | width=24   |               | add_49_I5_I3         |
| r293     | DW01_add     | width=24   |               | add_49_I6_I3         |
| r295     | DW01_add     | width=24   |               | add_49_I7_I3         |
| r297     | DW01_add     | width=24   |               | add_49_I8_I3         |
| r299     | DW01_add     | width=24   |               | add_49_I4            |
| r301     | DW01_add     | width=24   |               | add_49_I2_I4         |
| r303     | DW01_add     | width=24   |               | add_49_I3_I4         |
| r305     | DW01_add     | width=24   |               | add_49_I4_I4         |
| r307     | DW01_add     | width=24   |               | add_49_I5_I4         |
| r309     | DW01_add     | width=24   |               | add_49_I6_I4         |
| r311     | DW01_add     | width=24   |               | add_49_I7_I4         |
| r313     | DW01_add     | width=24   |               | add_49_I8_I4         |
| r315     | DW01_add     | width=24   |               | add_49_I5            |
| r317     | DW01_add     | width=24   |               | add_49_I2_I5         |
| r319     | DW01_add     | width=24   |               | add_49_I3_I5         |
| r321     | DW01_add     | width=24   |               | add_49_I4_I5         |
| r323     | DW01_add     | width=24   |               | add_49_I5_I5         |
| r325     | DW01_add     | width=24   |               | add_49_I6_I5         |
| r327     | DW01_add     | width=24   |               | add_49_I7_I5         |
| r329     | DW01_add     | width=24   |               | add_49_I8_I5         |
| r331     | DW01_add     | width=24   |               | add_49_I6            |
| r333     | DW01_add     | width=24   |               | add_49_I2_I6         |
| r335     | DW01_add     | width=24   |               | add_49_I3_I6         |
| r337     | DW01_add     | width=24   |               | add_49_I4_I6         |
| r339     | DW01_add     | width=24   |               | add_49_I5_I6         |
| r341     | DW01_add     | width=24   |               | add_49_I6_I6         |
| r343     | DW01_add     | width=24   |               | add_49_I7_I6         |
| r345     | DW01_add     | width=24   |               | add_49_I8_I6         |
| r347     | DW01_add     | width=24   |               | add_49_I7            |
| r349     | DW01_add     | width=24   |               | add_49_I2_I7         |
| r351     | DW01_add     | width=24   |               | add_49_I3_I7         |
| r353     | DW01_add     | width=24   |               | add_49_I4_I7         |
| r355     | DW01_add     | width=24   |               | add_49_I5_I7         |
| r357     | DW01_add     | width=24   |               | add_49_I6_I7         |
| r359     | DW01_add     | width=24   |               | add_49_I7_I7         |
| r361     | DW01_add     | width=24   |               | add_49_I8_I7         |
| r363     | DW01_add     | width=24   |               | add_49_I8            |
| r365     | DW01_add     | width=24   |               | add_49_I2_I8         |
| r367     | DW01_add     | width=24   |               | add_49_I3_I8         |
| r369     | DW01_add     | width=24   |               | add_49_I4_I8         |
| r371     | DW01_add     | width=24   |               | add_49_I5_I8         |
| r373     | DW01_add     | width=24   |               | add_49_I6_I8         |
| r375     | DW01_add     | width=24   |               | add_49_I7_I8         |
| r377     | DW01_add     | width=24   |               | add_49_I8_I8         |
===============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_49             | DW01_add         | rpl                |                |
| add_49_I2_I1       | DW01_add         | rpl                |                |
| add_49_I3_I1       | DW01_add         | rpl                |                |
| add_49_I4_I1       | DW01_add         | rpl                |                |
| add_49_I5_I1       | DW01_add         | rpl                |                |
| add_49_I6_I1       | DW01_add         | rpl                |                |
| add_49_I7_I1       | DW01_add         | rpl                |                |
| add_49_I8_I1       | DW01_add         | rpl                |                |
| add_49_I2          | DW01_add         | rpl                |                |
| add_49_I2_I2       | DW01_add         | rpl                |                |
| add_49_I3_I2       | DW01_add         | rpl                |                |
| add_49_I4_I2       | DW01_add         | rpl                |                |
| add_49_I5_I2       | DW01_add         | rpl                |                |
| add_49_I6_I2       | DW01_add         | rpl                |                |
| add_49_I7_I2       | DW01_add         | rpl                |                |
| add_49_I8_I2       | DW01_add         | rpl                |                |
| add_49_I3          | DW01_add         | rpl                |                |
| add_49_I2_I3       | DW01_add         | rpl                |                |
| add_49_I3_I3       | DW01_add         | rpl                |                |
| add_49_I4_I3       | DW01_add         | rpl                |                |
| add_49_I5_I3       | DW01_add         | rpl                |                |
| add_49_I6_I3       | DW01_add         | rpl                |                |
| add_49_I7_I3       | DW01_add         | rpl                |                |
| add_49_I8_I3       | DW01_add         | rpl                |                |
| add_49_I4          | DW01_add         | rpl                |                |
| add_49_I2_I4       | DW01_add         | rpl                |                |
| add_49_I3_I4       | DW01_add         | rpl                |                |
| add_49_I4_I4       | DW01_add         | rpl                |                |
| add_49_I5_I4       | DW01_add         | rpl                |                |
| add_49_I6_I4       | DW01_add         | rpl                |                |
| add_49_I7_I4       | DW01_add         | rpl                |                |
| add_49_I8_I4       | DW01_add         | rpl                |                |
| add_49_I5          | DW01_add         | rpl                |                |
| add_49_I2_I5       | DW01_add         | rpl                |                |
| add_49_I3_I5       | DW01_add         | rpl                |                |
| add_49_I4_I5       | DW01_add         | rpl                |                |
| add_49_I5_I5       | DW01_add         | rpl                |                |
| add_49_I6_I5       | DW01_add         | rpl                |                |
| add_49_I7_I5       | DW01_add         | rpl                |                |
| add_49_I8_I5       | DW01_add         | rpl                |                |
| add_49_I6          | DW01_add         | rpl                |                |
| add_49_I2_I6       | DW01_add         | rpl                |                |
| add_49_I3_I6       | DW01_add         | rpl                |                |
| add_49_I4_I6       | DW01_add         | rpl                |                |
| add_49_I5_I6       | DW01_add         | rpl                |                |
| add_49_I6_I6       | DW01_add         | rpl                |                |
| add_49_I7_I6       | DW01_add         | rpl                |                |
| add_49_I8_I6       | DW01_add         | rpl                |                |
| add_49_I7          | DW01_add         | rpl                |                |
| add_49_I2_I7       | DW01_add         | rpl                |                |
| add_49_I3_I7       | DW01_add         | rpl                |                |
| add_49_I4_I7       | DW01_add         | rpl                |                |
| add_49_I5_I7       | DW01_add         | rpl                |                |
| add_49_I6_I7       | DW01_add         | rpl                |                |
| add_49_I7_I7       | DW01_add         | rpl                |                |
| add_49_I8_I7       | DW01_add         | rpl                |                |
| add_49_I8          | DW01_add         | rpl                |                |
| add_49_I2_I8       | DW01_add         | rpl                |                |
| add_49_I3_I8       | DW01_add         | rpl                |                |
| add_49_I4_I8       | DW01_add         | rpl                |                |
| add_49_I5_I8       | DW01_add         | rpl                |                |
| add_49_I6_I8       | DW01_add         | rpl                |                |
| add_49_I7_I8       | DW01_add         | rpl                |                |
| add_49_I8_I8       | DW01_add         | rpl                |                |
===============================================================================

 
****************************************
Design : MPE_in2out_15
****************************************
Resource Sharing Report for design MPE_in2out_0 in file
        /n/calumet/v/arkhadem/NanGatePDK/DeltaNN1/HDL/MPE_in2out.sv

===============================================================================
|          |              |            | Contained     |                      |
| Resource | Module       | Parameters | Resources     | Contained Operations |
===============================================================================
| r42176   | DW01_add     | width=5    |               | add_16_4_G2_G1       |
|          |              |            |               | add_16_4_G2_G3       |
|          |              |            |               | add_16_4_G2_G5       |
|          |              |            |               | add_16_4_G2_G7       |
| r42178   | DW01_add     | width=5    |               | add_16_4_G3_G1       |
|          |              |            |               | add_16_4_G3_G3       |
|          |              |            |               | add_16_4_G3_G5       |
|          |              |            |               | add_16_4_G3_G7       |
| r42180   | DW01_add     | width=5    |               | add_16_4_G4_G1       |
|          |              |            |               | add_16_4_G4_G3       |
|          |              |            |               | add_16_4_G4_G5       |
|          |              |            |               | add_16_4_G4_G7       |
| r42181   | DW01_add     | width=5    |               | add_16_2_G5_G1       |
|          |              |            |               | add_16_2_G6_G1       |
|          |              |            |               | add_16_2_G7_G1       |
|          |              |            |               | add_16_2_G8_G1       |
| r42183   | DW01_add     | width=5    |               | add_16_4_G5_G1       |
|          |              |            |               | add_16_4_G5_G3       |
|          |              |            |               | add_16_4_G5_G5       |
|          |              |            |               | add_16_4_G5_G7       |
| r42185   | DW01_add     | width=5    |               | add_16_4_G6_G1       |
|          |              |            |               | add_16_4_G6_G3       |
|          |              |            |               | add_16_4_G6_G5       |
|          |              |            |               | add_16_4_G6_G7       |
| r42187   | DW01_add     | width=5    |               | add_16_4_G7_G1       |
|          |              |            |               | add_16_4_G7_G3       |
|          |              |            |               | add_16_4_G7_G5       |
|          |              |            |               | add_16_4_G7_G7       |
| r42189   | DW01_add     | width=5    |               | add_16_4_G8_G1       |
|          |              |            |               | add_16_4_G8_G3       |
|          |              |            |               | add_16_4_G8_G5       |
|          |              |            |               | add_16_4_G8_G7       |
| r42190   | DW01_add     | width=5    |               | add_16_2_G2          |
|          |              |            |               | add_16_2_G3_G2       |
|          |              |            |               | add_16_2_G5_G2       |
|          |              |            |               | add_16_2_G7_G2       |
| r42191   | DW01_add     | width=5    |               | add_16_2_G3          |
|          |              |            |               | add_16_2_G3_G3       |
|          |              |            |               | add_16_2_G5_G3       |
|          |              |            |               | add_16_2_G7_G3       |
| r42192   | DW01_add     | width=5    |               | add_16_2_G3_G4       |
|          |              |            |               | add_16_2_G4          |
|          |              |            |               | add_16_2_G5_G4       |
|          |              |            |               | add_16_2_G7_G4       |
| r42193   | DW01_add     | width=5    |               | add_16_2_G3_G5       |
|          |              |            |               | add_16_2_G5          |
|          |              |            |               | add_16_2_G5_G5       |
|          |              |            |               | add_16_2_G7_G5       |
| r42194   | DW01_add     | width=5    |               | add_16_4_G5          |
|          |              |            |               | add_16_4_G6          |
|          |              |            |               | add_16_4_G7          |
|          |              |            |               | add_16_4_G8          |
| r42195   | DW01_add     | width=5    |               | add_16_2_G3_G6       |
|          |              |            |               | add_16_2_G5_G6       |
|          |              |            |               | add_16_2_G6          |
|          |              |            |               | add_16_2_G7_G6       |
| r42196   | DW01_add     | width=5    |               | add_16_2_G3_G7       |
|          |              |            |               | add_16_2_G5_G7       |
|          |              |            |               | add_16_2_G7          |
|          |              |            |               | add_16_2_G7_G7       |
| r42197   | DW01_add     | width=5    |               | add_16_2_G3_G8       |
|          |              |            |               | add_16_2_G5_G8       |
|          |              |            |               | add_16_2_G7_G8       |
|          |              |            |               | add_16_2_G8          |
| r42206   | DW01_inc     | width=4    |               | add_16_3_G2_G1       |
| r42208   | DW01_add     | width=4    |               | add_16_3_G3_G1       |
| r42210   | DW01_add     | width=4    |               | add_16_3_G4_G1       |
| r42212   | DW01_add     | width=4    |               | add_16_3_G5_G1       |
| r42214   | DW01_add     | width=4    |               | add_16_3_G6_G1       |
| r42216   | DW01_add     | width=4    |               | add_16_3_G7_G1       |
| r42218   | DW01_add     | width=4    |               | add_16_3_G8_G1       |
===============================================================================


No implementations to report

No resource sharing information to report.
 
****************************************
Design : Weight_SRAM_controller
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Output_SRAM_controller
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Input_SRAM_controller
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : DRAM_master
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : DRAM_slave
****************************************

No implementations to report
1
