{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711443430187 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711443430187 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 26 15:57:08 2024 " "Processing started: Tue Mar 26 15:57:08 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711443430187 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711443430187 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off century_clock -c century_clock " "Command: quartus_map --read_settings_files=on --write_settings_files=off century_clock -c century_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711443430187 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1711443430634 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1711443430634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment " "Found entity 1: seven_segment" {  } { { "seven_segment.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/seven_segment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711443438476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711443438476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_second_pulse.v 1 1 " "Found 1 design units, including 1 entities, in source file one_second_pulse.v" { { "Info" "ISGN_ENTITY_NAME" "1 one_second_pulse " "Found entity 1: one_second_pulse" {  } { { "one_second_pulse.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/one_second_pulse.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711443438477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711443438477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_second_pulse_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file one_second_pulse_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 one_second_pulse_tb " "Found entity 1: one_second_pulse_tb" {  } { { "one_second_pulse_tb.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/one_second_pulse_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711443438479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711443438479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count_60s.v 1 1 " "Found 1 design units, including 1 entities, in source file count_60s.v" { { "Info" "ISGN_ENTITY_NAME" "1 count_60s " "Found entity 1: count_60s" {  } { { "count_60s.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/count_60s.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711443438480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711443438480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "century_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file century_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 century_clock " "Found entity 1: century_clock" {  } { { "century_clock.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/century_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711443438482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711443438482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd " "Found entity 1: bcd" {  } { { "bcd.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711443438484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711443438484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/count_60_min.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/count_60_min.v" { { "Info" "ISGN_ENTITY_NAME" "1 count_60_min " "Found entity 1: count_60_min" {  } { { "output_files/count_60_min.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_60_min.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711443438485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711443438485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/count_24_hours.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/count_24_hours.v" { { "Info" "ISGN_ENTITY_NAME" "1 count_24_hours " "Found entity 1: count_24_hours" {  } { { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711443438487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711443438487 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/count_day.v " "Can't analyze file -- file output_files/count_day.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1711443438491 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "count_month.v " "Can't analyze file -- file count_month.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1711443438496 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "count_year.v " "Can't analyze file -- file count_year.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1711443438502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "date.v 1 1 " "Found 1 design units, including 1 entities, in source file date.v" { { "Info" "ISGN_ENTITY_NAME" "1 date " "Found entity 1: date" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711443438504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711443438504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 1 1 " "Found 1 design units, including 1 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711443438506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711443438506 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "century_clock century_clock.v(14) " "Verilog HDL Parameter Declaration warning at century_clock.v(14): Parameter Declaration in module \"century_clock\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "century_clock.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/century_clock.v" 14 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1711443438507 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "century_clock century_clock.v(15) " "Verilog HDL Parameter Declaration warning at century_clock.v(15): Parameter Declaration in module \"century_clock\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "century_clock.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/century_clock.v" 15 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1711443438507 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "century_clock century_clock.v(17) " "Verilog HDL Parameter Declaration warning at century_clock.v(17): Parameter Declaration in module \"century_clock\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "century_clock.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/century_clock.v" 17 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1711443438507 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "century_clock century_clock.v(18) " "Verilog HDL Parameter Declaration warning at century_clock.v(18): Parameter Declaration in module \"century_clock\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "century_clock.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/century_clock.v" 18 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1711443438507 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "century_clock century_clock.v(19) " "Verilog HDL Parameter Declaration warning at century_clock.v(19): Parameter Declaration in module \"century_clock\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "century_clock.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/century_clock.v" 19 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1711443438507 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "century_clock century_clock.v(21) " "Verilog HDL Parameter Declaration warning at century_clock.v(21): Parameter Declaration in module \"century_clock\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "century_clock.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/century_clock.v" 21 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1711443438507 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "century_clock century_clock.v(22) " "Verilog HDL Parameter Declaration warning at century_clock.v(22): Parameter Declaration in module \"century_clock\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "century_clock.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/century_clock.v" 22 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1711443438507 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "century_clock century_clock.v(23) " "Verilog HDL Parameter Declaration warning at century_clock.v(23): Parameter Declaration in module \"century_clock\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "century_clock.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/century_clock.v" 23 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1711443438507 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "count_24_hours count_24_hours.v(18) " "Verilog HDL Parameter Declaration warning at count_24_hours.v(18): Parameter Declaration in module \"count_24_hours\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 18 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1711443438508 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "count_24_hours count_24_hours.v(19) " "Verilog HDL Parameter Declaration warning at count_24_hours.v(19): Parameter Declaration in module \"count_24_hours\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 19 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1711443438508 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "count_24_hours count_24_hours.v(20) " "Verilog HDL Parameter Declaration warning at count_24_hours.v(20): Parameter Declaration in module \"count_24_hours\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 20 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1711443438508 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "date date.v(20) " "Verilog HDL Parameter Declaration warning at date.v(20): Parameter Declaration in module \"date\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 20 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1711443438508 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "date date.v(21) " "Verilog HDL Parameter Declaration warning at date.v(21): Parameter Declaration in module \"date\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 21 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1711443438509 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "date date.v(22) " "Verilog HDL Parameter Declaration warning at date.v(22): Parameter Declaration in module \"date\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 22 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1711443438509 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "century_clock " "Elaborating entity \"century_clock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1711443438568 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 century_clock.v(53) " "Verilog HDL assignment warning at century_clock.v(53): truncated value with size 32 to match size of target (3)" {  } { { "century_clock.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/century_clock.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711443438569 "|century_clock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_second_pulse one_second_pulse:one_second_pulse " "Elaborating entity \"one_second_pulse\" for hierarchy \"one_second_pulse:one_second_pulse\"" {  } { { "century_clock.v" "one_second_pulse" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/century_clock.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711443438570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd bcd:bcd_sec " "Elaborating entity \"bcd\" for hierarchy \"bcd:bcd_sec\"" {  } { { "century_clock.v" "bcd_sec" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/century_clock.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711443438571 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcd.v(8) " "Verilog HDL assignment warning at bcd.v(8): truncated value with size 32 to match size of target (4)" {  } { { "bcd.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/bcd.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711443438572 "|century_clock|count_60s:count_60s|bcd:bcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcd.v(9) " "Verilog HDL assignment warning at bcd.v(9): truncated value with size 32 to match size of target (4)" {  } { { "bcd.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/bcd.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711443438572 "|century_clock|count_60s:count_60s|bcd:bcd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_24_hours count_24_hours:count_24_hours " "Elaborating entity \"count_24_hours\" for hierarchy \"count_24_hours:count_24_hours\"" {  } { { "century_clock.v" "count_24_hours" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/century_clock.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711443438573 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 count_24_hours.v(37) " "Verilog HDL assignment warning at count_24_hours.v(37): truncated value with size 32 to match size of target (5)" {  } { { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711443438574 "|century_clock|count_24_hours:count_24_hours"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 count_24_hours.v(43) " "Verilog HDL assignment warning at count_24_hours.v(43): truncated value with size 32 to match size of target (6)" {  } { { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711443438574 "|century_clock|count_24_hours:count_24_hours"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 count_24_hours.v(49) " "Verilog HDL assignment warning at count_24_hours.v(49): truncated value with size 32 to match size of target (6)" {  } { { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711443438574 "|century_clock|count_24_hours:count_24_hours"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "count_24_hours.v(35) " "Verilog HDL Case Statement warning at count_24_hours.v(35): incomplete case statement has no default case item" {  } { { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 35 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1711443438574 "|century_clock|count_24_hours:count_24_hours"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 count_24_hours.v(58) " "Verilog HDL assignment warning at count_24_hours.v(58): truncated value with size 32 to match size of target (6)" {  } { { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711443438575 "|century_clock|count_24_hours:count_24_hours"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 count_24_hours.v(61) " "Verilog HDL assignment warning at count_24_hours.v(61): truncated value with size 32 to match size of target (6)" {  } { { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711443438575 "|century_clock|count_24_hours:count_24_hours"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 count_24_hours.v(65) " "Verilog HDL assignment warning at count_24_hours.v(65): truncated value with size 32 to match size of target (5)" {  } { { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711443438575 "|century_clock|count_24_hours:count_24_hours"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "date date:date " "Elaborating entity \"date\" for hierarchy \"date:date\"" {  } { { "century_clock.v" "date" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/century_clock.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711443438583 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 date.v(39) " "Verilog HDL assignment warning at date.v(39): truncated value with size 32 to match size of target (6)" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711443438584 "|century_clock|date:date"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 date.v(54) " "Verilog HDL assignment warning at date.v(54): truncated value with size 32 to match size of target (4)" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711443438584 "|century_clock|date:date"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 date.v(60) " "Verilog HDL assignment warning at date.v(60): truncated value with size 32 to match size of target (7)" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711443438584 "|century_clock|date:date"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "date.v(37) " "Verilog HDL Case Statement warning at date.v(37): incomplete case statement has no default case item" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 37 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1711443438584 "|century_clock|date:date"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 date.v(69) " "Verilog HDL assignment warning at date.v(69): truncated value with size 32 to match size of target (6)" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711443438584 "|century_clock|date:date"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 date.v(72) " "Verilog HDL assignment warning at date.v(72): truncated value with size 32 to match size of target (4)" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711443438584 "|century_clock|date:date"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 date.v(76) " "Verilog HDL assignment warning at date.v(76): truncated value with size 32 to match size of target (4)" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711443438584 "|century_clock|date:date"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 date.v(80) " "Verilog HDL assignment warning at date.v(80): truncated value with size 32 to match size of target (4)" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711443438584 "|century_clock|date:date"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 date.v(84) " "Verilog HDL assignment warning at date.v(84): truncated value with size 32 to match size of target (4)" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711443438584 "|century_clock|date:date"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 date.v(88) " "Verilog HDL assignment warning at date.v(88): truncated value with size 32 to match size of target (7)" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711443438584 "|century_clock|date:date"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:display " "Elaborating entity \"display\" for hierarchy \"display:display\"" {  } { { "century_clock.v" "display" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/century_clock.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711443438585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment display:display\|seven_segment:led_0 " "Elaborating entity \"seven_segment\" for hierarchy \"display:display\|seven_segment:led_0\"" {  } { { "display.v" "led_0" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/display.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711443438586 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "14 " "Inferred 14 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bcd:bcd_year\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bcd:bcd_year\|Mod0\"" {  } { { "bcd.v" "Mod0" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/bcd.v" 9 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443438894 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bcd:bcd_year\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bcd:bcd_year\|Div0\"" {  } { { "bcd.v" "Div0" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/bcd.v" 8 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443438894 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bcd:bcd_sec\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bcd:bcd_sec\|Mod0\"" {  } { { "bcd.v" "Mod0" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/bcd.v" 9 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443438894 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bcd:bcd_sec\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bcd:bcd_sec\|Div0\"" {  } { { "bcd.v" "Div0" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/bcd.v" 8 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443438894 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bcd:bcd_min\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bcd:bcd_min\|Mod0\"" {  } { { "bcd.v" "Mod0" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/bcd.v" 9 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443438894 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bcd:bcd_mon\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bcd:bcd_mon\|Mod0\"" {  } { { "bcd.v" "Mod0" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/bcd.v" 9 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443438894 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bcd:bcd_min\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bcd:bcd_min\|Div0\"" {  } { { "bcd.v" "Div0" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/bcd.v" 8 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443438894 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bcd:bcd_mon\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bcd:bcd_mon\|Div0\"" {  } { { "bcd.v" "Div0" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/bcd.v" 8 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443438894 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bcd:bcd_hour\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bcd:bcd_hour\|Mod0\"" {  } { { "bcd.v" "Mod0" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/bcd.v" 9 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443438894 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bcd:bcd_day\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bcd:bcd_day\|Mod0\"" {  } { { "bcd.v" "Mod0" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/bcd.v" 9 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443438894 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bcd:bcd_hour\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bcd:bcd_hour\|Div0\"" {  } { { "bcd.v" "Div0" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/bcd.v" 8 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443438894 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bcd:bcd_day\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bcd:bcd_day\|Div0\"" {  } { { "bcd.v" "Div0" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/bcd.v" 8 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443438894 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "date:date\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"date:date\|Mod0\"" {  } { { "date.v" "Mod0" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 75 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443438894 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "date:date\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"date:date\|Mod1\"" {  } { { "date.v" "Mod1" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 75 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443438894 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1711443438894 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bcd:bcd_year\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"bcd:bcd_year\|lpm_divide:Mod0\"" {  } { { "bcd.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/bcd.v" 9 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711443438932 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bcd:bcd_year\|lpm_divide:Mod0 " "Instantiated megafunction \"bcd:bcd_year\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711443438932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711443438932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711443438932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711443438932 ""}  } { { "bcd.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/bcd.v" 9 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711443438932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_k9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_k9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_k9m " "Found entity 1: lpm_divide_k9m" {  } { { "db/lpm_divide_k9m.tdf" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/db/lpm_divide_k9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711443438976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711443438976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/db/sign_div_unsign_9kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711443438988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711443438988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_64f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_64f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_64f " "Found entity 1: alt_u_div_64f" {  } { { "db/alt_u_div_64f.tdf" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/db/alt_u_div_64f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711443439002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711443439002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711443439044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711443439044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711443439083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711443439083 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bcd:bcd_year\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"bcd:bcd_year\|lpm_divide:Div0\"" {  } { { "bcd.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/bcd.v" 8 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711443439090 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bcd:bcd_year\|lpm_divide:Div0 " "Instantiated megafunction \"bcd:bcd_year\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711443439090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711443439090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711443439090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711443439090 ""}  } { { "bcd.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/bcd.v" 8 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711443439090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hhm " "Found entity 1: lpm_divide_hhm" {  } { { "db/lpm_divide_hhm.tdf" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/db/lpm_divide_hhm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711443439127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711443439127 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bcd:bcd_mon\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"bcd:bcd_mon\|lpm_divide:Mod0\"" {  } { { "bcd.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/bcd.v" 9 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711443439146 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bcd:bcd_mon\|lpm_divide:Mod0 " "Instantiated megafunction \"bcd:bcd_mon\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711443439146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711443439146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711443439146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711443439146 ""}  } { { "bcd.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/bcd.v" 9 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711443439146 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bcd:bcd_mon\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"bcd:bcd_mon\|lpm_divide:Div0\"" {  } { { "bcd.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/bcd.v" 8 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711443439157 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bcd:bcd_mon\|lpm_divide:Div0 " "Instantiated megafunction \"bcd:bcd_mon\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711443439157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711443439157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711443439157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711443439157 ""}  } { { "bcd.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/bcd.v" 8 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711443439157 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bcd:bcd_hour\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"bcd:bcd_hour\|lpm_divide:Mod0\"" {  } { { "bcd.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/bcd.v" 9 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711443439164 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bcd:bcd_hour\|lpm_divide:Mod0 " "Instantiated megafunction \"bcd:bcd_hour\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711443439165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711443439165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711443439165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711443439165 ""}  } { { "bcd.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/bcd.v" 9 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711443439165 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bcd:bcd_hour\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"bcd:bcd_hour\|lpm_divide:Div0\"" {  } { { "bcd.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/bcd.v" 8 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711443439176 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bcd:bcd_hour\|lpm_divide:Div0 " "Instantiated megafunction \"bcd:bcd_hour\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711443439176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711443439176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711443439176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711443439176 ""}  } { { "bcd.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/bcd.v" 8 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711443439176 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "date:date\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"date:date\|lpm_divide:Mod0\"" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 75 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711443439187 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "date:date\|lpm_divide:Mod0 " "Instantiated megafunction \"date:date\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711443439187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711443439187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711443439187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711443439187 ""}  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 75 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711443439187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_o9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_o9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_o9m " "Found entity 1: lpm_divide_o9m" {  } { { "db/lpm_divide_o9m.tdf" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/db/lpm_divide_o9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711443439220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711443439220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dkh " "Found entity 1: sign_div_unsign_dkh" {  } { { "db/sign_div_unsign_dkh.tdf" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/db/sign_div_unsign_dkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711443439232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711443439232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_e4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_e4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_e4f " "Found entity 1: alt_u_div_e4f" {  } { { "db/alt_u_div_e4f.tdf" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/db/alt_u_div_e4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711443439246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711443439246 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "date:date\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"date:date\|lpm_divide:Mod1\"" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 75 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711443439253 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "date:date\|lpm_divide:Mod1 " "Instantiated megafunction \"date:date\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711443439253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 9 " "Parameter \"LPM_WIDTHD\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711443439253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711443439253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711443439253 ""}  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 75 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711443439253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_q9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_q9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_q9m " "Found entity 1: lpm_divide_q9m" {  } { { "db/lpm_divide_q9m.tdf" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/db/lpm_divide_q9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711443439297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711443439297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_hkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_hkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_hkh " "Found entity 1: sign_div_unsign_hkh" {  } { { "db/sign_div_unsign_hkh.tdf" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/db/sign_div_unsign_hkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711443439309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711443439309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_m4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_m4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_m4f " "Found entity 1: alt_u_div_m4f" {  } { { "db/alt_u_div_m4f.tdf" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/db/alt_u_div_m4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711443439325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711443439325 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1711443439503 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "date:date\|years\[0\] date:date\|years\[0\]~_emulated date:date\|years\[0\]~1 " "Register \"date:date\|years\[0\]\" is converted into an equivalent circuit using register \"date:date\|years\[0\]~_emulated\" and latch \"date:date\|years\[0\]~1\"" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 68 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711443439515 "|century_clock|date:date|years[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "date:date\|years\[1\] date:date\|years\[1\]~_emulated date:date\|years\[1\]~6 " "Register \"date:date\|years\[1\]\" is converted into an equivalent circuit using register \"date:date\|years\[1\]~_emulated\" and latch \"date:date\|years\[1\]~6\"" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 68 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711443439515 "|century_clock|date:date|years[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "date:date\|years\[2\] date:date\|years\[2\]~_emulated date:date\|years\[2\]~11 " "Register \"date:date\|years\[2\]\" is converted into an equivalent circuit using register \"date:date\|years\[2\]~_emulated\" and latch \"date:date\|years\[2\]~11\"" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 68 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711443439515 "|century_clock|date:date|years[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "date:date\|years\[3\] date:date\|years\[3\]~_emulated date:date\|years\[3\]~16 " "Register \"date:date\|years\[3\]\" is converted into an equivalent circuit using register \"date:date\|years\[3\]~_emulated\" and latch \"date:date\|years\[3\]~16\"" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 68 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711443439515 "|century_clock|date:date|years[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count_24_hours:count_24_hours\|seconds\[0\] count_24_hours:count_24_hours\|seconds\[0\]~_emulated count_24_hours:count_24_hours\|seconds\[0\]~1 " "Register \"count_24_hours:count_24_hours\|seconds\[0\]\" is converted into an equivalent circuit using register \"count_24_hours:count_24_hours\|seconds\[0\]~_emulated\" and latch \"count_24_hours:count_24_hours\|seconds\[0\]~1\"" {  } { { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 58 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711443439515 "|century_clock|count_24_hours:count_24_hours|seconds[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count_24_hours:count_24_hours\|seconds\[1\] count_24_hours:count_24_hours\|seconds\[1\]~_emulated count_24_hours:count_24_hours\|seconds\[1\]~6 " "Register \"count_24_hours:count_24_hours\|seconds\[1\]\" is converted into an equivalent circuit using register \"count_24_hours:count_24_hours\|seconds\[1\]~_emulated\" and latch \"count_24_hours:count_24_hours\|seconds\[1\]~6\"" {  } { { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 58 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711443439515 "|century_clock|count_24_hours:count_24_hours|seconds[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count_24_hours:count_24_hours\|seconds\[2\] count_24_hours:count_24_hours\|seconds\[2\]~_emulated count_24_hours:count_24_hours\|seconds\[2\]~11 " "Register \"count_24_hours:count_24_hours\|seconds\[2\]\" is converted into an equivalent circuit using register \"count_24_hours:count_24_hours\|seconds\[2\]~_emulated\" and latch \"count_24_hours:count_24_hours\|seconds\[2\]~11\"" {  } { { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 58 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711443439515 "|century_clock|count_24_hours:count_24_hours|seconds[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count_24_hours:count_24_hours\|seconds\[3\] count_24_hours:count_24_hours\|seconds\[3\]~_emulated count_24_hours:count_24_hours\|seconds\[3\]~16 " "Register \"count_24_hours:count_24_hours\|seconds\[3\]\" is converted into an equivalent circuit using register \"count_24_hours:count_24_hours\|seconds\[3\]~_emulated\" and latch \"count_24_hours:count_24_hours\|seconds\[3\]~16\"" {  } { { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 58 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711443439515 "|century_clock|count_24_hours:count_24_hours|seconds[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count_24_hours:count_24_hours\|minutes\[0\] count_24_hours:count_24_hours\|minutes\[0\]~_emulated count_24_hours:count_24_hours\|minutes\[0\]~1 " "Register \"count_24_hours:count_24_hours\|minutes\[0\]\" is converted into an equivalent circuit using register \"count_24_hours:count_24_hours\|minutes\[0\]~_emulated\" and latch \"count_24_hours:count_24_hours\|minutes\[0\]~1\"" {  } { { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 58 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711443439515 "|century_clock|count_24_hours:count_24_hours|minutes[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "date:date\|months\[0\] date:date\|months\[0\]~_emulated date:date\|months\[0\]~1 " "Register \"date:date\|months\[0\]\" is converted into an equivalent circuit using register \"date:date\|months\[0\]~_emulated\" and latch \"date:date\|months\[0\]~1\"" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 68 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711443439515 "|century_clock|date:date|months[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count_24_hours:count_24_hours\|minutes\[1\] count_24_hours:count_24_hours\|minutes\[1\]~_emulated count_24_hours:count_24_hours\|minutes\[1\]~6 " "Register \"count_24_hours:count_24_hours\|minutes\[1\]\" is converted into an equivalent circuit using register \"count_24_hours:count_24_hours\|minutes\[1\]~_emulated\" and latch \"count_24_hours:count_24_hours\|minutes\[1\]~6\"" {  } { { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 58 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711443439515 "|century_clock|count_24_hours:count_24_hours|minutes[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "date:date\|months\[1\] date:date\|months\[1\]~_emulated date:date\|months\[1\]~6 " "Register \"date:date\|months\[1\]\" is converted into an equivalent circuit using register \"date:date\|months\[1\]~_emulated\" and latch \"date:date\|months\[1\]~6\"" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 68 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711443439515 "|century_clock|date:date|months[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count_24_hours:count_24_hours\|minutes\[2\] count_24_hours:count_24_hours\|minutes\[2\]~_emulated count_24_hours:count_24_hours\|minutes\[2\]~11 " "Register \"count_24_hours:count_24_hours\|minutes\[2\]\" is converted into an equivalent circuit using register \"count_24_hours:count_24_hours\|minutes\[2\]~_emulated\" and latch \"count_24_hours:count_24_hours\|minutes\[2\]~11\"" {  } { { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 58 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711443439515 "|century_clock|count_24_hours:count_24_hours|minutes[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "date:date\|months\[2\] date:date\|months\[2\]~_emulated date:date\|months\[2\]~11 " "Register \"date:date\|months\[2\]\" is converted into an equivalent circuit using register \"date:date\|months\[2\]~_emulated\" and latch \"date:date\|months\[2\]~11\"" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 68 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711443439515 "|century_clock|date:date|months[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count_24_hours:count_24_hours\|minutes\[3\] count_24_hours:count_24_hours\|minutes\[3\]~_emulated count_24_hours:count_24_hours\|minutes\[3\]~16 " "Register \"count_24_hours:count_24_hours\|minutes\[3\]\" is converted into an equivalent circuit using register \"count_24_hours:count_24_hours\|minutes\[3\]~_emulated\" and latch \"count_24_hours:count_24_hours\|minutes\[3\]~16\"" {  } { { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 58 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711443439515 "|century_clock|count_24_hours:count_24_hours|minutes[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "date:date\|months\[3\] date:date\|months\[3\]~_emulated date:date\|months\[3\]~16 " "Register \"date:date\|months\[3\]\" is converted into an equivalent circuit using register \"date:date\|months\[3\]~_emulated\" and latch \"date:date\|months\[3\]~16\"" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 68 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711443439515 "|century_clock|date:date|months[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count_24_hours:count_24_hours\|hours\[0\] count_24_hours:count_24_hours\|hours\[0\]~_emulated count_24_hours:count_24_hours\|hours\[0\]~1 " "Register \"count_24_hours:count_24_hours\|hours\[0\]\" is converted into an equivalent circuit using register \"count_24_hours:count_24_hours\|hours\[0\]~_emulated\" and latch \"count_24_hours:count_24_hours\|hours\[0\]~1\"" {  } { { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 58 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711443439515 "|century_clock|count_24_hours:count_24_hours|hours[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "date:date\|days\[0\] date:date\|days\[0\]~_emulated date:date\|days\[0\]~1 " "Register \"date:date\|days\[0\]\" is converted into an equivalent circuit using register \"date:date\|days\[0\]~_emulated\" and latch \"date:date\|days\[0\]~1\"" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 68 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711443439515 "|century_clock|date:date|days[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count_24_hours:count_24_hours\|hours\[1\] count_24_hours:count_24_hours\|hours\[1\]~_emulated count_24_hours:count_24_hours\|hours\[1\]~6 " "Register \"count_24_hours:count_24_hours\|hours\[1\]\" is converted into an equivalent circuit using register \"count_24_hours:count_24_hours\|hours\[1\]~_emulated\" and latch \"count_24_hours:count_24_hours\|hours\[1\]~6\"" {  } { { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 58 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711443439515 "|century_clock|count_24_hours:count_24_hours|hours[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "date:date\|days\[1\] date:date\|days\[1\]~_emulated date:date\|days\[1\]~6 " "Register \"date:date\|days\[1\]\" is converted into an equivalent circuit using register \"date:date\|days\[1\]~_emulated\" and latch \"date:date\|days\[1\]~6\"" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 68 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711443439515 "|century_clock|date:date|days[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count_24_hours:count_24_hours\|hours\[2\] count_24_hours:count_24_hours\|hours\[2\]~_emulated count_24_hours:count_24_hours\|hours\[2\]~11 " "Register \"count_24_hours:count_24_hours\|hours\[2\]\" is converted into an equivalent circuit using register \"count_24_hours:count_24_hours\|hours\[2\]~_emulated\" and latch \"count_24_hours:count_24_hours\|hours\[2\]~11\"" {  } { { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 58 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711443439515 "|century_clock|count_24_hours:count_24_hours|hours[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "date:date\|days\[2\] date:date\|days\[2\]~_emulated date:date\|days\[2\]~11 " "Register \"date:date\|days\[2\]\" is converted into an equivalent circuit using register \"date:date\|days\[2\]~_emulated\" and latch \"date:date\|days\[2\]~11\"" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 68 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711443439515 "|century_clock|date:date|days[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count_24_hours:count_24_hours\|hours\[3\] count_24_hours:count_24_hours\|hours\[3\]~_emulated count_24_hours:count_24_hours\|hours\[3\]~16 " "Register \"count_24_hours:count_24_hours\|hours\[3\]\" is converted into an equivalent circuit using register \"count_24_hours:count_24_hours\|hours\[3\]~_emulated\" and latch \"count_24_hours:count_24_hours\|hours\[3\]~16\"" {  } { { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 58 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711443439515 "|century_clock|count_24_hours:count_24_hours|hours[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "date:date\|days\[3\] date:date\|days\[3\]~_emulated date:date\|days\[3\]~16 " "Register \"date:date\|days\[3\]\" is converted into an equivalent circuit using register \"date:date\|days\[3\]~_emulated\" and latch \"date:date\|days\[3\]~16\"" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 68 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711443439515 "|century_clock|date:date|days[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "date:date\|years\[6\] date:date\|years\[6\]~_emulated date:date\|years\[6\]~21 " "Register \"date:date\|years\[6\]\" is converted into an equivalent circuit using register \"date:date\|years\[6\]~_emulated\" and latch \"date:date\|years\[6\]~21\"" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 68 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711443439515 "|century_clock|date:date|years[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "date:date\|years\[5\] date:date\|years\[5\]~_emulated date:date\|years\[5\]~26 " "Register \"date:date\|years\[5\]\" is converted into an equivalent circuit using register \"date:date\|years\[5\]~_emulated\" and latch \"date:date\|years\[5\]~26\"" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 68 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711443439515 "|century_clock|date:date|years[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "date:date\|years\[4\] date:date\|years\[4\]~_emulated date:date\|years\[4\]~31 " "Register \"date:date\|years\[4\]\" is converted into an equivalent circuit using register \"date:date\|years\[4\]~_emulated\" and latch \"date:date\|years\[4\]~31\"" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 68 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711443439515 "|century_clock|date:date|years[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count_24_hours:count_24_hours\|seconds\[5\] count_24_hours:count_24_hours\|seconds\[5\]~_emulated count_24_hours:count_24_hours\|seconds\[5\]~21 " "Register \"count_24_hours:count_24_hours\|seconds\[5\]\" is converted into an equivalent circuit using register \"count_24_hours:count_24_hours\|seconds\[5\]~_emulated\" and latch \"count_24_hours:count_24_hours\|seconds\[5\]~21\"" {  } { { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 58 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711443439515 "|century_clock|count_24_hours:count_24_hours|seconds[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count_24_hours:count_24_hours\|seconds\[4\] count_24_hours:count_24_hours\|seconds\[4\]~_emulated count_24_hours:count_24_hours\|seconds\[4\]~26 " "Register \"count_24_hours:count_24_hours\|seconds\[4\]\" is converted into an equivalent circuit using register \"count_24_hours:count_24_hours\|seconds\[4\]~_emulated\" and latch \"count_24_hours:count_24_hours\|seconds\[4\]~26\"" {  } { { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 58 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711443439515 "|century_clock|count_24_hours:count_24_hours|seconds[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count_24_hours:count_24_hours\|minutes\[5\] count_24_hours:count_24_hours\|minutes\[5\]~_emulated count_24_hours:count_24_hours\|minutes\[5\]~21 " "Register \"count_24_hours:count_24_hours\|minutes\[5\]\" is converted into an equivalent circuit using register \"count_24_hours:count_24_hours\|minutes\[5\]~_emulated\" and latch \"count_24_hours:count_24_hours\|minutes\[5\]~21\"" {  } { { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 58 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711443439515 "|century_clock|count_24_hours:count_24_hours|minutes[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count_24_hours:count_24_hours\|minutes\[4\] count_24_hours:count_24_hours\|minutes\[4\]~_emulated count_24_hours:count_24_hours\|minutes\[4\]~26 " "Register \"count_24_hours:count_24_hours\|minutes\[4\]\" is converted into an equivalent circuit using register \"count_24_hours:count_24_hours\|minutes\[4\]~_emulated\" and latch \"count_24_hours:count_24_hours\|minutes\[4\]~26\"" {  } { { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 58 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711443439515 "|century_clock|count_24_hours:count_24_hours|minutes[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "date:date\|days\[5\] date:date\|days\[5\]~_emulated date:date\|days\[5\]~21 " "Register \"date:date\|days\[5\]\" is converted into an equivalent circuit using register \"date:date\|days\[5\]~_emulated\" and latch \"date:date\|days\[5\]~21\"" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 68 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711443439515 "|century_clock|date:date|days[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "date:date\|days\[4\] date:date\|days\[4\]~_emulated date:date\|days\[4\]~26 " "Register \"date:date\|days\[4\]\" is converted into an equivalent circuit using register \"date:date\|days\[4\]~_emulated\" and latch \"date:date\|days\[4\]~26\"" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 68 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711443439515 "|century_clock|date:date|days[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count_24_hours:count_24_hours\|hours\[4\] count_24_hours:count_24_hours\|hours\[4\]~_emulated count_24_hours:count_24_hours\|hours\[4\]~21 " "Register \"count_24_hours:count_24_hours\|hours\[4\]\" is converted into an equivalent circuit using register \"count_24_hours:count_24_hours\|hours\[4\]~_emulated\" and latch \"count_24_hours:count_24_hours\|hours\[4\]~21\"" {  } { { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 58 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711443439515 "|century_clock|count_24_hours:count_24_hours|hours[4]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1711443439515 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1711443439754 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1711443440478 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711443440478 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "749 " "Implemented 749 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1711443440536 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1711443440536 ""} { "Info" "ICUT_CUT_TM_LCELLS" "689 " "Implemented 689 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1711443440536 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1711443440536 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 74 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 74 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4809 " "Peak virtual memory: 4809 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711443440556 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 26 15:57:20 2024 " "Processing ended: Tue Mar 26 15:57:20 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711443440556 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711443440556 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711443440556 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1711443440556 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1711443442974 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711443442975 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 26 15:57:21 2024 " "Processing started: Tue Mar 26 15:57:21 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711443442975 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1711443442975 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off century_clock -c century_clock " "Command: quartus_fit --read_settings_files=off --write_settings_files=off century_clock -c century_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1711443442975 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1711443443126 ""}
{ "Info" "0" "" "Project  = century_clock" {  } {  } 0 0 "Project  = century_clock" 0 0 "Fitter" 0 0 1711443443126 ""}
{ "Info" "0" "" "Revision = century_clock" {  } {  } 0 0 "Revision = century_clock" 0 0 "Fitter" 0 0 1711443443126 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1711443443185 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1711443443185 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "century_clock EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"century_clock\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1711443443195 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1711443443248 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1711443443248 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1711443443587 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1711443443593 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711443443713 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711443443713 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711443443713 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711443443713 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711443443713 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711443443713 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711443443713 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711443443713 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711443443713 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1711443443713 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/" { { 0 { 0 ""} 0 1574 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711443443716 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/" { { 0 { 0 ""} 0 1576 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711443443716 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/" { { 0 { 0 ""} 0 1578 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711443443716 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/" { { 0 { 0 ""} 0 1580 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711443443716 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/" { { 0 { 0 ""} 0 1582 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711443443716 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1711443443716 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1711443443717 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "34 " "The Timing Analyzer is analyzing 34 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1711443444667 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "century_clock.sdc " "Synopsys Design Constraints File file not found: 'century_clock.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1711443444668 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1711443444668 ""}
{ "Warning" "WSTA_SCC_LOOP" "38 " "Found combinational loop of 38 nodes" { { "Warning" "WSTA_SCC_NODE" "count_24_hours\|Equal0~0\|combout " "Node \"count_24_hours\|Equal0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444672 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|seconds~47\|datab " "Node \"count_24_hours\|seconds~47\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444672 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|seconds~47\|combout " "Node \"count_24_hours\|seconds~47\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444672 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|seconds~49\|dataa " "Node \"count_24_hours\|seconds~49\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444672 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|seconds~49\|combout " "Node \"count_24_hours\|seconds~49\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444672 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|seconds\[4\]~27\|datac " "Node \"count_24_hours\|seconds\[4\]~27\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444672 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|seconds\[4\]~27\|combout " "Node \"count_24_hours\|seconds\[4\]~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444672 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|seconds~49\|datab " "Node \"count_24_hours\|seconds~49\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444672 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|Add0~3\|dataa " "Node \"count_24_hours\|Add0~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444672 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|Add0~3\|combout " "Node \"count_24_hours\|Add0~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444672 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|seconds~48\|datac " "Node \"count_24_hours\|seconds~48\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444672 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|seconds~48\|combout " "Node \"count_24_hours\|seconds~48\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444672 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|seconds\[5\]~22\|datac " "Node \"count_24_hours\|seconds\[5\]~22\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444672 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|seconds\[5\]~22\|combout " "Node \"count_24_hours\|seconds\[5\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444672 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|seconds~48\|datab " "Node \"count_24_hours\|seconds~48\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444672 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|seconds~47\|datac " "Node \"count_24_hours\|seconds~47\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444672 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|seconds~47\|datad " "Node \"count_24_hours\|seconds~47\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444672 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|seconds~50\|dataa " "Node \"count_24_hours\|seconds~50\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444672 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|seconds~50\|combout " "Node \"count_24_hours\|seconds~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444672 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|seconds\[3\]~17\|datac " "Node \"count_24_hours\|seconds\[3\]~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444672 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|seconds\[3\]~17\|combout " "Node \"count_24_hours\|seconds\[3\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444672 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|seconds~50\|datab " "Node \"count_24_hours\|seconds~50\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444672 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|Equal0~0\|datad " "Node \"count_24_hours\|Equal0~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444672 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|Add0~5\|datad " "Node \"count_24_hours\|Add0~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444672 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|Add0~5\|combout " "Node \"count_24_hours\|Add0~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444672 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|Add0~3\|datab " "Node \"count_24_hours\|Add0~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444672 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|seconds~49\|datac " "Node \"count_24_hours\|seconds~49\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444672 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|seconds~48\|dataa " "Node \"count_24_hours\|seconds~48\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444672 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|seconds~51\|dataa " "Node \"count_24_hours\|seconds~51\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444672 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|seconds~51\|combout " "Node \"count_24_hours\|seconds~51\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444672 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|seconds\[2\]~12\|datac " "Node \"count_24_hours\|seconds\[2\]~12\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444672 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|seconds\[2\]~12\|combout " "Node \"count_24_hours\|seconds\[2\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444672 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|Add0~5\|datac " "Node \"count_24_hours\|Add0~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444672 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|Equal0~0\|dataa " "Node \"count_24_hours\|Equal0~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444672 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|seconds~51\|datab " "Node \"count_24_hours\|seconds~51\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444672 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|Add0~2\|datac " "Node \"count_24_hours\|Add0~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444672 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|Add0~2\|combout " "Node \"count_24_hours\|Add0~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444672 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|seconds~50\|datac " "Node \"count_24_hours\|seconds~50\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444672 ""}  } { { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 59 -1 0 } } { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 11 -1 0 } } { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 58 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1711443444672 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "count_24_hours\|seconds\[1\]~7\|combout " "Node \"count_24_hours\|seconds\[1\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444673 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|seconds~52\|datab " "Node \"count_24_hours\|seconds~52\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444673 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|seconds~52\|combout " "Node \"count_24_hours\|seconds~52\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444673 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|seconds\[1\]~7\|datac " "Node \"count_24_hours\|seconds\[1\]~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444673 ""}  } { { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 58 -1 0 } } { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 11 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1711443444673 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "count_24_hours\|seconds\[0\]~2\|combout " "Node \"count_24_hours\|seconds\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444673 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|seconds~46\|dataa " "Node \"count_24_hours\|seconds~46\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444673 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|seconds~46\|combout " "Node \"count_24_hours\|seconds~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444673 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|seconds\[0\]~2\|datac " "Node \"count_24_hours\|seconds\[0\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444673 ""}  } { { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 58 -1 0 } } { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 11 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1711443444673 ""}
{ "Warning" "WSTA_SCC_LOOP" "39 " "Found combinational loop of 39 nodes" { { "Warning" "WSTA_SCC_NODE" "count_24_hours\|Equal1~0\|combout " "Node \"count_24_hours\|Equal1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444673 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|minutes~50\|datab " "Node \"count_24_hours\|minutes~50\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444673 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|minutes~50\|combout " "Node \"count_24_hours\|minutes~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444673 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|minutes~53\|dataa " "Node \"count_24_hours\|minutes~53\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444673 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|minutes~53\|combout " "Node \"count_24_hours\|minutes~53\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444673 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|minutes\[4\]~27\|datac " "Node \"count_24_hours\|minutes\[4\]~27\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444673 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|minutes\[4\]~27\|combout " "Node \"count_24_hours\|minutes\[4\]~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444673 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|minutes~53\|datab " "Node \"count_24_hours\|minutes~53\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444673 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|Add1~3\|datac " "Node \"count_24_hours\|Add1~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444673 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|Add1~3\|combout " "Node \"count_24_hours\|Add1~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444673 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|minutes~51\|dataa " "Node \"count_24_hours\|minutes~51\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444673 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|minutes~51\|combout " "Node \"count_24_hours\|minutes~51\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444673 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|minutes\[5\]~22\|datac " "Node \"count_24_hours\|minutes\[5\]~22\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444673 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|minutes\[5\]~22\|combout " "Node \"count_24_hours\|minutes\[5\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444673 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|Add1~3\|datab " "Node \"count_24_hours\|Add1~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444673 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|minutes~51\|datac " "Node \"count_24_hours\|minutes~51\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444673 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|minutes~50\|datac " "Node \"count_24_hours\|minutes~50\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444673 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|minutes~50\|datad " "Node \"count_24_hours\|minutes~50\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444673 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|minutes~55\|dataa " "Node \"count_24_hours\|minutes~55\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444673 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|minutes~55\|combout " "Node \"count_24_hours\|minutes~55\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444673 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|minutes\[3\]~17\|datac " "Node \"count_24_hours\|minutes\[3\]~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444673 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|minutes\[3\]~17\|combout " "Node \"count_24_hours\|minutes\[3\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444673 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|minutes~55\|datab " "Node \"count_24_hours\|minutes~55\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444673 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|Equal1~0\|datad " "Node \"count_24_hours\|Equal1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444673 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|Add1~5\|datad " "Node \"count_24_hours\|Add1~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444673 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|Add1~5\|combout " "Node \"count_24_hours\|Add1~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444673 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|Add1~3\|datad " "Node \"count_24_hours\|Add1~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444673 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|minutes~53\|datac " "Node \"count_24_hours\|minutes~53\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444673 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|minutes~51\|datab " "Node \"count_24_hours\|minutes~51\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444673 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|minutes~57\|dataa " "Node \"count_24_hours\|minutes~57\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444673 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|minutes~57\|combout " "Node \"count_24_hours\|minutes~57\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444673 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|minutes\[2\]~12\|datac " "Node \"count_24_hours\|minutes\[2\]~12\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444673 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|minutes\[2\]~12\|combout " "Node \"count_24_hours\|minutes\[2\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444673 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|Add1~5\|datac " "Node \"count_24_hours\|Add1~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444673 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|Equal1~0\|dataa " "Node \"count_24_hours\|Equal1~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444673 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|minutes~57\|datab " "Node \"count_24_hours\|minutes~57\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444673 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|Add1~2\|datac " "Node \"count_24_hours\|Add1~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444673 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|Add1~2\|combout " "Node \"count_24_hours\|Add1~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444673 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|minutes~55\|datac " "Node \"count_24_hours\|minutes~55\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444673 ""}  } { { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 63 -1 0 } } { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 12 -1 0 } } { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 58 -1 0 } } { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 61 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1711443444673 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "count_24_hours\|minutes\[1\]~7\|combout " "Node \"count_24_hours\|minutes\[1\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444674 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|minutes~48\|datab " "Node \"count_24_hours\|minutes~48\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444674 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|minutes~48\|combout " "Node \"count_24_hours\|minutes~48\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444674 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|minutes\[1\]~7\|datac " "Node \"count_24_hours\|minutes\[1\]~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444674 ""}  } { { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 58 -1 0 } } { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1711443444674 ""}
{ "Warning" "WSTA_SCC_LOOP" "47 " "Found combinational loop of 47 nodes" { { "Warning" "WSTA_SCC_NODE" "count_24_hours\|hours~55\|combout " "Node \"count_24_hours\|hours~55\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444674 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|hours\[0\]~2\|datac " "Node \"count_24_hours\|hours\[0\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444674 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|hours\[0\]~2\|combout " "Node \"count_24_hours\|hours\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444674 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|Add2~0\|dataa " "Node \"count_24_hours\|Add2~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444674 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|Add2~0\|combout " "Node \"count_24_hours\|Add2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444674 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|hours~58\|datad " "Node \"count_24_hours\|hours~58\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444674 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|hours~58\|combout " "Node \"count_24_hours\|hours~58\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444674 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|hours\[4\]~22\|datac " "Node \"count_24_hours\|hours\[4\]~22\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444674 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|hours\[4\]~22\|combout " "Node \"count_24_hours\|hours\[4\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444674 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|hours~58\|datac " "Node \"count_24_hours\|hours~58\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444674 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|hours~51\|datad " "Node \"count_24_hours\|hours~51\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444674 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|hours~51\|combout " "Node \"count_24_hours\|hours~51\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444674 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|hours~54\|datab " "Node \"count_24_hours\|hours~54\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444674 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|hours~54\|combout " "Node \"count_24_hours\|hours~54\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444674 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|hours\[3\]~17\|datac " "Node \"count_24_hours\|hours\[3\]~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444674 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|hours\[3\]~17\|combout " "Node \"count_24_hours\|hours\[3\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444674 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|Add2~0\|datab " "Node \"count_24_hours\|Add2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444674 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|Add2~1\|dataa " "Node \"count_24_hours\|Add2~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444674 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|Add2~1\|combout " "Node \"count_24_hours\|Add2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444674 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|hours~54\|dataa " "Node \"count_24_hours\|hours~54\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444674 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|hours~54\|datac " "Node \"count_24_hours\|hours~54\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444674 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|Equal2~0\|datad " "Node \"count_24_hours\|Equal2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444674 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|Equal2~0\|combout " "Node \"count_24_hours\|Equal2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444674 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|hours~58\|datab " "Node \"count_24_hours\|hours~58\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444674 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|hours~51\|datab " "Node \"count_24_hours\|hours~51\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444674 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|hours~55\|datab " "Node \"count_24_hours\|hours~55\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444674 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|hours~55\|datac " "Node \"count_24_hours\|hours~55\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444674 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|Equal2~0\|dataa " "Node \"count_24_hours\|Equal2~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444674 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|Add2~1\|datab " "Node \"count_24_hours\|Add2~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444674 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|hours~61\|datab " "Node \"count_24_hours\|hours~61\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444674 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|hours~61\|combout " "Node \"count_24_hours\|hours~61\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444674 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|hours\[2\]~12\|datac " "Node \"count_24_hours\|hours\[2\]~12\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444674 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|hours\[2\]~12\|combout " "Node \"count_24_hours\|hours\[2\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444674 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|Add2~0\|datac " "Node \"count_24_hours\|Add2~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444674 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|Equal2~0\|datab " "Node \"count_24_hours\|Equal2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444674 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|hours~61\|dataa " "Node \"count_24_hours\|hours~61\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444674 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|Add2~1\|datac " "Node \"count_24_hours\|Add2~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444674 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|hours~55\|datad " "Node \"count_24_hours\|hours~55\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444674 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|hours~53\|datac " "Node \"count_24_hours\|hours~53\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444674 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|hours~53\|combout " "Node \"count_24_hours\|hours~53\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444674 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|hours\[1\]~7\|datac " "Node \"count_24_hours\|hours\[1\]~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444674 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|hours\[1\]~7\|combout " "Node \"count_24_hours\|hours\[1\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444674 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|hours~53\|datab " "Node \"count_24_hours\|hours~53\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444674 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|Equal2~0\|datac " "Node \"count_24_hours\|Equal2~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444674 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|hours~61\|datac " "Node \"count_24_hours\|hours~61\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444674 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|Add2~1\|datad " "Node \"count_24_hours\|Add2~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444674 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|Add2~0\|datad " "Node \"count_24_hours\|Add2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444674 ""}  } { { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 14 -1 0 } } { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 58 -1 0 } } { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 65 -1 0 } } { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1711443444674 ""}
{ "Warning" "WSTA_SCC_LOOP" "86 " "Found combinational loop of 86 nodes" { { "Warning" "WSTA_SCC_NODE" "date\|months~40\|combout " "Node \"date\|months~40\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444675 ""} { "Warning" "WSTA_SCC_NODE" "date\|days~47\|datab " "Node \"date\|days~47\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444675 ""} { "Warning" "WSTA_SCC_NODE" "date\|days~47\|combout " "Node \"date\|days~47\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444675 ""} { "Warning" "WSTA_SCC_NODE" "date\|days\[5\]~22\|datac " "Node \"date\|days\[5\]~22\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444675 ""} { "Warning" "WSTA_SCC_NODE" "date\|days\[5\]~22\|combout " "Node \"date\|days\[5\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444675 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~36\|datad " "Node \"date\|months~36\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444675 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~36\|combout " "Node \"date\|months~36\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444675 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~40\|dataa " "Node \"date\|months~40\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444675 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add0~12\|dataa " "Node \"date\|Add0~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444675 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add0~12\|combout " "Node \"date\|Add0~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444675 ""} { "Warning" "WSTA_SCC_NODE" "date\|days~47\|dataa " "Node \"date\|days~47\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444675 ""} { "Warning" "WSTA_SCC_NODE" "date\|days~47\|datac " "Node \"date\|days~47\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444675 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~38\|datab " "Node \"date\|months~38\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444675 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~38\|combout " "Node \"date\|months~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444675 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~40\|datab " "Node \"date\|months~40\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444675 ""} { "Warning" "WSTA_SCC_NODE" "date\|days~49\|datab " "Node \"date\|days~49\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444675 ""} { "Warning" "WSTA_SCC_NODE" "date\|days~49\|combout " "Node \"date\|days~49\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444675 ""} { "Warning" "WSTA_SCC_NODE" "date\|days\[3\]~17\|datac " "Node \"date\|days\[3\]~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444675 ""} { "Warning" "WSTA_SCC_NODE" "date\|days\[3\]~17\|combout " "Node \"date\|days\[3\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444675 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~37\|datac " "Node \"date\|months~37\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444675 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~37\|combout " "Node \"date\|months~37\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444675 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~38\|dataa " "Node \"date\|months~38\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444675 ""} { "Warning" "WSTA_SCC_NODE" "date\|days~49\|datac " "Node \"date\|days~49\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444675 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add0~8\|dataa " "Node \"date\|Add0~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444675 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add0~8\|combout " "Node \"date\|Add0~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444675 ""} { "Warning" "WSTA_SCC_NODE" "date\|days~49\|dataa " "Node \"date\|days~49\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444675 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add0~8\|cout " "Node \"date\|Add0~8\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444675 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add0~10\|cin " "Node \"date\|Add0~10\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444675 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add0~10\|cout " "Node \"date\|Add0~10\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444675 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add0~12\|cin " "Node \"date\|Add0~12\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444675 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add0~10\|combout " "Node \"date\|Add0~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444675 ""} { "Warning" "WSTA_SCC_NODE" "date\|days~48\|dataa " "Node \"date\|days~48\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444675 ""} { "Warning" "WSTA_SCC_NODE" "date\|days~48\|combout " "Node \"date\|days~48\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444675 ""} { "Warning" "WSTA_SCC_NODE" "date\|days\[4\]~27\|datac " "Node \"date\|days\[4\]~27\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444675 ""} { "Warning" "WSTA_SCC_NODE" "date\|days\[4\]~27\|combout " "Node \"date\|days\[4\]~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444675 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~37\|datab " "Node \"date\|months~37\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444675 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add0~10\|dataa " "Node \"date\|Add0~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444675 ""} { "Warning" "WSTA_SCC_NODE" "date\|days~48\|datac " "Node \"date\|days~48\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444675 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~39\|datad " "Node \"date\|months~39\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444675 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~39\|combout " "Node \"date\|months~39\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444675 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~40\|datad " "Node \"date\|months~40\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444675 ""} { "Warning" "WSTA_SCC_NODE" "date\|days~50\|datab " "Node \"date\|days~50\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444675 ""} { "Warning" "WSTA_SCC_NODE" "date\|days~50\|combout " "Node \"date\|days~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444675 ""} { "Warning" "WSTA_SCC_NODE" "date\|days\[2\]~12\|datac " "Node \"date\|days\[2\]~12\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444675 ""} { "Warning" "WSTA_SCC_NODE" "date\|days\[2\]~12\|combout " "Node \"date\|days\[2\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444675 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~37\|datad " "Node \"date\|months~37\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444675 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~38\|datac " "Node \"date\|months~38\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444675 ""} { "Warning" "WSTA_SCC_NODE" "date\|days~50\|datac " "Node \"date\|days~50\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444675 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add0~6\|dataa " "Node \"date\|Add0~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444675 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add0~6\|combout " "Node \"date\|Add0~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444675 ""} { "Warning" "WSTA_SCC_NODE" "date\|days~50\|dataa " "Node \"date\|days~50\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444675 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add0~6\|cout " "Node \"date\|Add0~6\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444675 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add0~8\|cin " "Node \"date\|Add0~8\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444675 ""} { "Warning" "WSTA_SCC_NODE" "date\|days~46\|datab " "Node \"date\|days~46\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444675 ""} { "Warning" "WSTA_SCC_NODE" "date\|days~46\|combout " "Node \"date\|days~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444675 ""} { "Warning" "WSTA_SCC_NODE" "date\|days\[1\]~7\|datac " "Node \"date\|days\[1\]~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444675 ""} { "Warning" "WSTA_SCC_NODE" "date\|days\[1\]~7\|combout " "Node \"date\|days\[1\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444675 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~28\|datad " "Node \"date\|months~28\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444675 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~28\|combout " "Node \"date\|months~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444675 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~29\|dataa " "Node \"date\|months~29\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444675 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~29\|combout " "Node \"date\|months~29\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444675 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~36\|dataa " "Node \"date\|months~36\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444675 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~35\|datad " "Node \"date\|months~35\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444675 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~35\|combout " "Node \"date\|months~35\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444675 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~36\|datab " "Node \"date\|months~36\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444675 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~37\|dataa " "Node \"date\|months~37\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444675 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~39\|dataa " "Node \"date\|months~39\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444675 ""} { "Warning" "WSTA_SCC_NODE" "date\|days~46\|datac " "Node \"date\|days~46\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444675 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add0~3\|dataa " "Node \"date\|Add0~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444675 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add0~3\|combout " "Node \"date\|Add0~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444675 ""} { "Warning" "WSTA_SCC_NODE" "date\|days~46\|dataa " "Node \"date\|days~46\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444675 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add0~3\|cout " "Node \"date\|Add0~3\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444675 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add0~6\|cin " "Node \"date\|Add0~6\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444675 ""} { "Warning" "WSTA_SCC_NODE" "date\|days~45\|datad " "Node \"date\|days~45\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444675 ""} { "Warning" "WSTA_SCC_NODE" "date\|days~45\|combout " "Node \"date\|days~45\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444675 ""} { "Warning" "WSTA_SCC_NODE" "date\|days\[0\]~2\|datac " "Node \"date\|days\[0\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444675 ""} { "Warning" "WSTA_SCC_NODE" "date\|days\[0\]~2\|combout " "Node \"date\|days\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444675 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~36\|datac " "Node \"date\|months~36\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444675 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~40\|datac " "Node \"date\|months~40\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444675 ""} { "Warning" "WSTA_SCC_NODE" "date\|days~45\|datab " "Node \"date\|days~45\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444675 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add0~0\|dataa " "Node \"date\|Add0~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444675 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add0~0\|combout " "Node \"date\|Add0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444675 ""} { "Warning" "WSTA_SCC_NODE" "date\|days~45\|dataa " "Node \"date\|days~45\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444675 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add0~0\|cout " "Node \"date\|Add0~0\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444675 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add0~3\|cin " "Node \"date\|Add0~3\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444675 ""} { "Warning" "WSTA_SCC_NODE" "date\|days~48\|datab " "Node \"date\|days~48\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444675 ""}  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 14 -1 0 } } { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 13 -1 0 } } { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 68 -1 0 } } { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 69 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1711443444675 ""}
{ "Critical Warning" "WSTA_SCC_LOOP_TOO_BIG" "86 " "Design contains combinational loop of 86 nodes. Estimating the delays through the loop." {  } {  } 1 332081 "Design contains combinational loop of %1!d! nodes. Estimating the delays through the loop." 0 0 "Fitter" 0 -1 1711443444676 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "count_24_hours\|minutes~46\|combout " "Node \"count_24_hours\|minutes~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444676 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|minutes\[0\]~2\|datac " "Node \"count_24_hours\|minutes\[0\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444676 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|minutes\[0\]~2\|combout " "Node \"count_24_hours\|minutes\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444676 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|minutes~46\|dataa " "Node \"count_24_hours\|minutes~46\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444676 ""}  } { { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 12 -1 0 } } { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 58 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1711443444676 ""}
{ "Warning" "WSTA_SCC_LOOP" "37 " "Found combinational loop of 37 nodes" { { "Warning" "WSTA_SCC_NODE" "date\|Equal14~0\|combout " "Node \"date\|Equal14~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444677 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~46\|datad " "Node \"date\|months~46\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444677 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~46\|combout " "Node \"date\|months~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444677 ""} { "Warning" "WSTA_SCC_NODE" "date\|months\[3\]~17\|datac " "Node \"date\|months\[3\]~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444677 ""} { "Warning" "WSTA_SCC_NODE" "date\|months\[3\]~17\|combout " "Node \"date\|months\[3\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444677 ""} { "Warning" "WSTA_SCC_NODE" "date\|Equal14~0\|datab " "Node \"date\|Equal14~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444677 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~46\|dataa " "Node \"date\|months~46\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444677 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add1~0\|dataa " "Node \"date\|Add1~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444677 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add1~0\|combout " "Node \"date\|Add1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444677 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~46\|datab " "Node \"date\|months~46\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444677 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~48\|datad " "Node \"date\|months~48\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444677 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~48\|combout " "Node \"date\|months~48\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444677 ""} { "Warning" "WSTA_SCC_NODE" "date\|months\[2\]~12\|datac " "Node \"date\|months\[2\]~12\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444677 ""} { "Warning" "WSTA_SCC_NODE" "date\|months\[2\]~12\|combout " "Node \"date\|months\[2\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444677 ""} { "Warning" "WSTA_SCC_NODE" "date\|Equal14~0\|datac " "Node \"date\|Equal14~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444677 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add1~0\|datac " "Node \"date\|Add1~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444677 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~48\|dataa " "Node \"date\|months~48\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444677 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add1~1\|datab " "Node \"date\|Add1~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444677 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add1~1\|combout " "Node \"date\|Add1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444677 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~48\|datab " "Node \"date\|months~48\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444677 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~41\|dataa " "Node \"date\|months~41\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444677 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~41\|combout " "Node \"date\|months~41\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444677 ""} { "Warning" "WSTA_SCC_NODE" "date\|months\[0\]~2\|datac " "Node \"date\|months\[0\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444677 ""} { "Warning" "WSTA_SCC_NODE" "date\|months\[0\]~2\|combout " "Node \"date\|months\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444677 ""} { "Warning" "WSTA_SCC_NODE" "date\|Equal14~0\|dataa " "Node \"date\|Equal14~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444677 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add1~0\|datab " "Node \"date\|Add1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444677 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add1~1\|datac " "Node \"date\|Add1~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444677 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~41\|datac " "Node \"date\|months~41\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444677 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~44\|datab " "Node \"date\|months~44\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444677 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~44\|combout " "Node \"date\|months~44\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444677 ""} { "Warning" "WSTA_SCC_NODE" "date\|months\[1\]~7\|datac " "Node \"date\|months\[1\]~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444677 ""} { "Warning" "WSTA_SCC_NODE" "date\|months\[1\]~7\|combout " "Node \"date\|months\[1\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444677 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~44\|dataa " "Node \"date\|months~44\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444677 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add1~0\|datad " "Node \"date\|Add1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444677 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add1~1\|datad " "Node \"date\|Add1~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444677 ""} { "Warning" "WSTA_SCC_NODE" "date\|Equal14~0\|datad " "Node \"date\|Equal14~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444677 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~44\|datac " "Node \"date\|months~44\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444677 ""}  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 87 -1 0 } } { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 14 -1 0 } } { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 68 -1 0 } } { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 84 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1711443444677 ""}
{ "Warning" "WSTA_SCC_LOOP" "56 " "Found combinational loop of 56 nodes" { { "Warning" "WSTA_SCC_NODE" "date\|years\[3\]~17\|combout " "Node \"date\|years\[3\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444677 ""} { "Warning" "WSTA_SCC_NODE" "date\|Equal0~0\|datac " "Node \"date\|Equal0~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444677 ""} { "Warning" "WSTA_SCC_NODE" "date\|Equal0~0\|combout " "Node \"date\|Equal0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444677 ""} { "Warning" "WSTA_SCC_NODE" "date\|years~51\|datac " "Node \"date\|years~51\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444677 ""} { "Warning" "WSTA_SCC_NODE" "date\|years~51\|combout " "Node \"date\|years~51\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444677 ""} { "Warning" "WSTA_SCC_NODE" "date\|years~57\|dataa " "Node \"date\|years~57\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444677 ""} { "Warning" "WSTA_SCC_NODE" "date\|years~57\|combout " "Node \"date\|years~57\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444677 ""} { "Warning" "WSTA_SCC_NODE" "date\|years\[6\]~22\|datac " "Node \"date\|years\[6\]~22\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444677 ""} { "Warning" "WSTA_SCC_NODE" "date\|years\[6\]~22\|combout " "Node \"date\|years\[6\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444677 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add2~12\|dataa " "Node \"date\|Add2~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444677 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add2~12\|combout " "Node \"date\|Add2~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444677 ""} { "Warning" "WSTA_SCC_NODE" "date\|years~57\|datab " "Node \"date\|years~57\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444677 ""} { "Warning" "WSTA_SCC_NODE" "date\|Equal0~1\|datac " "Node \"date\|Equal0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444677 ""} { "Warning" "WSTA_SCC_NODE" "date\|Equal0~1\|combout " "Node \"date\|Equal0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444677 ""} { "Warning" "WSTA_SCC_NODE" "date\|years~51\|datad " "Node \"date\|years~51\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444677 ""} { "Warning" "WSTA_SCC_NODE" "date\|years~57\|datac " "Node \"date\|years~57\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444677 ""} { "Warning" "WSTA_SCC_NODE" "date\|years~55\|datab " "Node \"date\|years~55\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444677 ""} { "Warning" "WSTA_SCC_NODE" "date\|years~55\|combout " "Node \"date\|years~55\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444677 ""} { "Warning" "WSTA_SCC_NODE" "date\|years\[2\]~12\|datac " "Node \"date\|years\[2\]~12\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444677 ""} { "Warning" "WSTA_SCC_NODE" "date\|years\[2\]~12\|combout " "Node \"date\|years\[2\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444677 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add2~4\|dataa " "Node \"date\|Add2~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444677 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add2~4\|cout " "Node \"date\|Add2~4\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444677 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add2~6\|cin " "Node \"date\|Add2~6\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444677 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add2~6\|cout " "Node \"date\|Add2~6\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444677 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add2~8\|cin " "Node \"date\|Add2~8\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444677 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add2~8\|combout " "Node \"date\|Add2~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444677 ""} { "Warning" "WSTA_SCC_NODE" "date\|years~53\|dataa " "Node \"date\|years~53\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444677 ""} { "Warning" "WSTA_SCC_NODE" "date\|years~53\|combout " "Node \"date\|years~53\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444677 ""} { "Warning" "WSTA_SCC_NODE" "date\|years\[4\]~32\|datac " "Node \"date\|years\[4\]~32\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444677 ""} { "Warning" "WSTA_SCC_NODE" "date\|years\[4\]~32\|combout " "Node \"date\|years\[4\]~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444677 ""} { "Warning" "WSTA_SCC_NODE" "date\|Equal0~0\|datab " "Node \"date\|Equal0~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444677 ""} { "Warning" "WSTA_SCC_NODE" "date\|years~53\|datab " "Node \"date\|years~53\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444677 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add2~8\|dataa " "Node \"date\|Add2~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444677 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add2~8\|cout " "Node \"date\|Add2~8\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444677 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add2~10\|cin " "Node \"date\|Add2~10\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444677 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add2~10\|combout " "Node \"date\|Add2~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444677 ""} { "Warning" "WSTA_SCC_NODE" "date\|years~52\|dataa " "Node \"date\|years~52\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444677 ""} { "Warning" "WSTA_SCC_NODE" "date\|years~52\|combout " "Node \"date\|years~52\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444677 ""} { "Warning" "WSTA_SCC_NODE" "date\|years\[5\]~27\|datac " "Node \"date\|years\[5\]~27\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444677 ""} { "Warning" "WSTA_SCC_NODE" "date\|years\[5\]~27\|combout " "Node \"date\|years\[5\]~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444677 ""} { "Warning" "WSTA_SCC_NODE" "date\|Equal0~1\|dataa " "Node \"date\|Equal0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444677 ""} { "Warning" "WSTA_SCC_NODE" "date\|years~52\|datac " "Node \"date\|years~52\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444677 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add2~10\|dataa " "Node \"date\|Add2~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444677 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add2~10\|cout " "Node \"date\|Add2~10\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444677 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add2~12\|cin " "Node \"date\|Add2~12\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444677 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add2~6\|combout " "Node \"date\|Add2~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444677 ""} { "Warning" "WSTA_SCC_NODE" "date\|years~54\|dataa " "Node \"date\|years~54\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444677 ""} { "Warning" "WSTA_SCC_NODE" "date\|years~54\|combout " "Node \"date\|years~54\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444677 ""} { "Warning" "WSTA_SCC_NODE" "date\|years\[3\]~17\|datac " "Node \"date\|years\[3\]~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444677 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add2~4\|combout " "Node \"date\|Add2~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444677 ""} { "Warning" "WSTA_SCC_NODE" "date\|years~55\|dataa " "Node \"date\|years~55\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444677 ""} { "Warning" "WSTA_SCC_NODE" "date\|years~55\|datac " "Node \"date\|years~55\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444677 ""} { "Warning" "WSTA_SCC_NODE" "date\|Equal0~1\|datab " "Node \"date\|Equal0~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444677 ""} { "Warning" "WSTA_SCC_NODE" "date\|years~52\|datab " "Node \"date\|years~52\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444677 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add2~6\|dataa " "Node \"date\|Add2~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444677 ""} { "Warning" "WSTA_SCC_NODE" "date\|years~54\|datab " "Node \"date\|years~54\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444677 ""}  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 68 -1 0 } } { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 61 -1 0 } } { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 16 -1 0 } } { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 88 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1711443444677 ""}
{ "Warning" "WSTA_SCC_LOOP" "7 " "Found combinational loop of 7 nodes" { { "Warning" "WSTA_SCC_NODE" "date\|Add2~2\|dataa " "Node \"date\|Add2~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444678 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add2~2\|combout " "Node \"date\|Add2~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444678 ""} { "Warning" "WSTA_SCC_NODE" "date\|years~49\|dataa " "Node \"date\|years~49\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444678 ""} { "Warning" "WSTA_SCC_NODE" "date\|years~49\|combout " "Node \"date\|years~49\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444678 ""} { "Warning" "WSTA_SCC_NODE" "date\|years\[1\]~7\|datac " "Node \"date\|years\[1\]~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444678 ""} { "Warning" "WSTA_SCC_NODE" "date\|years\[1\]~7\|combout " "Node \"date\|years\[1\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444678 ""} { "Warning" "WSTA_SCC_NODE" "date\|years~49\|datab " "Node \"date\|years~49\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444678 ""}  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 88 -1 0 } } { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 16 -1 0 } } { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 68 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1711443444678 ""}
{ "Warning" "WSTA_SCC_LOOP" "7 " "Found combinational loop of 7 nodes" { { "Warning" "WSTA_SCC_NODE" "date\|Add2~0\|dataa " "Node \"date\|Add2~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444678 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add2~0\|combout " "Node \"date\|Add2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444678 ""} { "Warning" "WSTA_SCC_NODE" "date\|years~48\|dataa " "Node \"date\|years~48\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444678 ""} { "Warning" "WSTA_SCC_NODE" "date\|years~48\|combout " "Node \"date\|years~48\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444678 ""} { "Warning" "WSTA_SCC_NODE" "date\|years\[0\]~2\|datac " "Node \"date\|years\[0\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444678 ""} { "Warning" "WSTA_SCC_NODE" "date\|years\[0\]~2\|combout " "Node \"date\|years\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444678 ""} { "Warning" "WSTA_SCC_NODE" "date\|years~48\|datab " "Node \"date\|years~48\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443444678 ""}  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 88 -1 0 } } { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 16 -1 0 } } { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 68 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1711443444678 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1711443444780 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1711443444781 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1711443444781 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_50MHz~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk_50MHz~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1711443444817 ""}  } { { "century_clock.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/century_clock.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/" { { 0 { 0 ""} 0 1569 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1711443444817 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "date:date\|days\[5\]~44  " "Automatically promoted node date:date\|days\[5\]~44 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1711443444817 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "date:date\|years\[0\]~0 " "Destination node date:date\|years\[0\]~0" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 68 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/" { { 0 { 0 ""} 0 591 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711443444817 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "date:date\|years\[0\]~2 " "Destination node date:date\|years\[0\]~2" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 68 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/" { { 0 { 0 ""} 0 593 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711443444817 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "date:date\|years\[1\]~7 " "Destination node date:date\|years\[1\]~7" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 68 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/" { { 0 { 0 ""} 0 598 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711443444817 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "date:date\|years\[2\]~12 " "Destination node date:date\|years\[2\]~12" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 68 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/" { { 0 { 0 ""} 0 603 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711443444817 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "date:date\|years\[3\]~17 " "Destination node date:date\|years\[3\]~17" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 68 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/" { { 0 { 0 ""} 0 608 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711443444817 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "count_24_hours:count_24_hours\|seconds\[0\]~2 " "Destination node count_24_hours:count_24_hours\|seconds\[0\]~2" {  } { { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/" { { 0 { 0 ""} 0 613 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711443444817 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "count_24_hours:count_24_hours\|seconds\[1\]~7 " "Destination node count_24_hours:count_24_hours\|seconds\[1\]~7" {  } { { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/" { { 0 { 0 ""} 0 618 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711443444817 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "count_24_hours:count_24_hours\|seconds\[2\]~12 " "Destination node count_24_hours:count_24_hours\|seconds\[2\]~12" {  } { { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/" { { 0 { 0 ""} 0 623 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711443444817 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "count_24_hours:count_24_hours\|seconds\[3\]~17 " "Destination node count_24_hours:count_24_hours\|seconds\[3\]~17" {  } { { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/" { { 0 { 0 ""} 0 628 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711443444817 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "count_24_hours:count_24_hours\|minutes\[0\]~2 " "Destination node count_24_hours:count_24_hours\|minutes\[0\]~2" {  } { { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/" { { 0 { 0 ""} 0 633 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711443444817 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1711443444817 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1711443444817 ""}  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 68 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/" { { 0 { 0 ""} 0 1276 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1711443444817 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "one_second_pulse:one_second_pulse\|clk_1Hz  " "Automatically promoted node one_second_pulse:one_second_pulse\|clk_1Hz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1711443444818 ""}  } { { "one_second_pulse.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/one_second_pulse.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/" { { 0 { 0 ""} 0 251 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1711443444818 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1711443445188 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1711443445188 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1711443445188 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1711443445189 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1711443445190 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1711443445191 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1711443445191 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1711443445191 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1711443445191 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1711443445191 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1711443445191 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711443445298 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1711443445304 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1711443447881 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711443448120 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1711443448160 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1711443453248 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711443453248 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1711443453618 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X104_Y37 X115_Y48 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X104_Y37 to location X115_Y48" {  } { { "loc" "" { Generic "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X104_Y37 to location X115_Y48"} { { 12 { 0 ""} 104 37 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1711443460931 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1711443460931 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1711443463259 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1711443463259 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:07 " "Fitter routing operations ending: elapsed time is 00:00:07" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711443463263 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 5.70 " "Total time spent on timing analysis during the Fitter is 5.70 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1711443463379 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1711443463396 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1711443463618 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1711443463618 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1711443463817 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711443464519 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/century_clock.fit.smsg " "Generated suppressed messages file D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/century_clock.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1711443465104 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 351 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 351 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5732 " "Peak virtual memory: 5732 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711443465417 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 26 15:57:45 2024 " "Processing ended: Tue Mar 26 15:57:45 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711443465417 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711443465417 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711443465417 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1711443465417 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1711443468269 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711443468270 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 26 15:57:47 2024 " "Processing started: Tue Mar 26 15:57:47 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711443468270 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1711443468270 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off century_clock -c century_clock " "Command: quartus_asm --read_settings_files=off --write_settings_files=off century_clock -c century_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1711443468270 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1711443468650 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1711443470680 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1711443470774 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4717 " "Peak virtual memory: 4717 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711443471460 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 26 15:57:51 2024 " "Processing ended: Tue Mar 26 15:57:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711443471460 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711443471460 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711443471460 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1711443471460 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1711443472121 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1711443473873 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711443473874 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 26 15:57:52 2024 " "Processing started: Tue Mar 26 15:57:52 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711443473874 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1711443473874 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta century_clock -c century_clock " "Command: quartus_sta century_clock -c century_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1711443473874 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1711443474039 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1711443474183 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1711443474183 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711443474229 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711443474230 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "34 " "The Timing Analyzer is analyzing 34 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1711443474612 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "century_clock.sdc " "Synopsys Design Constraints File file not found: 'century_clock.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1711443474634 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1711443474634 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name rst_n rst_n " "create_clock -period 1.000 -name rst_n rst_n" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1711443474636 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name state_button state_button " "create_clock -period 1.000 -name state_button state_button" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1711443474636 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name one_second_pulse:one_second_pulse\|clk_1Hz one_second_pulse:one_second_pulse\|clk_1Hz " "create_clock -period 1.000 -name one_second_pulse:one_second_pulse\|clk_1Hz one_second_pulse:one_second_pulse\|clk_1Hz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1711443474636 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_50MHz clk_50MHz " "create_clock -period 1.000 -name clk_50MHz clk_50MHz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1711443474636 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711443474636 ""}
{ "Warning" "WSTA_SCC_LOOP" "38 " "Found combinational loop of 38 nodes" { { "Warning" "WSTA_SCC_NODE" "count_24_hours\|seconds\[4\]~27\|combout " "Node \"count_24_hours\|seconds\[4\]~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474637 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|seconds~47\|dataa " "Node \"count_24_hours\|seconds~47\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474637 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|seconds~47\|combout " "Node \"count_24_hours\|seconds~47\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474637 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|seconds~48\|dataa " "Node \"count_24_hours\|seconds~48\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474637 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|seconds~48\|combout " "Node \"count_24_hours\|seconds~48\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474637 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|seconds\[5\]~22\|datad " "Node \"count_24_hours\|seconds\[5\]~22\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474637 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|seconds\[5\]~22\|combout " "Node \"count_24_hours\|seconds\[5\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474637 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|seconds~48\|datad " "Node \"count_24_hours\|seconds~48\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474637 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|seconds~47\|datad " "Node \"count_24_hours\|seconds~47\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474637 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|seconds~49\|dataa " "Node \"count_24_hours\|seconds~49\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474637 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|seconds~49\|combout " "Node \"count_24_hours\|seconds~49\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474637 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|seconds\[4\]~27\|datad " "Node \"count_24_hours\|seconds\[4\]~27\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474637 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|seconds~50\|dataa " "Node \"count_24_hours\|seconds~50\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474637 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|seconds~50\|combout " "Node \"count_24_hours\|seconds~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474637 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|seconds\[3\]~17\|datab " "Node \"count_24_hours\|seconds\[3\]~17\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474637 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|seconds\[3\]~17\|combout " "Node \"count_24_hours\|seconds\[3\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474637 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|Equal0~0\|dataa " "Node \"count_24_hours\|Equal0~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474637 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|Equal0~0\|combout " "Node \"count_24_hours\|Equal0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474637 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|seconds~47\|datac " "Node \"count_24_hours\|seconds~47\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474637 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|seconds~50\|datac " "Node \"count_24_hours\|seconds~50\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474637 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|Add0~5\|datab " "Node \"count_24_hours\|Add0~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474637 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|Add0~5\|combout " "Node \"count_24_hours\|Add0~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474637 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|seconds~49\|datad " "Node \"count_24_hours\|seconds~49\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474637 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|Add0~3\|datad " "Node \"count_24_hours\|Add0~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474637 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|Add0~3\|combout " "Node \"count_24_hours\|Add0~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474637 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|seconds~48\|datac " "Node \"count_24_hours\|seconds~48\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474637 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|seconds~51\|datab " "Node \"count_24_hours\|seconds~51\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474637 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|seconds~51\|combout " "Node \"count_24_hours\|seconds~51\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474637 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|seconds\[2\]~12\|datab " "Node \"count_24_hours\|seconds\[2\]~12\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474637 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|seconds\[2\]~12\|combout " "Node \"count_24_hours\|seconds\[2\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474637 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|Add0~2\|datad " "Node \"count_24_hours\|Add0~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474637 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|Add0~2\|combout " "Node \"count_24_hours\|Add0~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474637 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|seconds~50\|datad " "Node \"count_24_hours\|seconds~50\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474637 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|Add0~5\|datad " "Node \"count_24_hours\|Add0~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474637 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|seconds~51\|datad " "Node \"count_24_hours\|seconds~51\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474637 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|Equal0~0\|datad " "Node \"count_24_hours\|Equal0~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474637 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|Add0~3\|datac " "Node \"count_24_hours\|Add0~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474637 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|seconds~49\|datac " "Node \"count_24_hours\|seconds~49\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474637 ""}  } { { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 58 -1 0 } } { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 11 -1 0 } } { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 59 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1711443474637 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "count_24_hours\|seconds\[1\]~7\|combout " "Node \"count_24_hours\|seconds\[1\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474638 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|seconds~52\|datab " "Node \"count_24_hours\|seconds~52\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474638 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|seconds~52\|combout " "Node \"count_24_hours\|seconds~52\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474638 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|seconds\[1\]~7\|datac " "Node \"count_24_hours\|seconds\[1\]~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474638 ""}  } { { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 58 -1 0 } } { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 11 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1711443474638 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "count_24_hours\|seconds\[0\]~2\|combout " "Node \"count_24_hours\|seconds\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474638 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|seconds~46\|datad " "Node \"count_24_hours\|seconds~46\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474638 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|seconds~46\|combout " "Node \"count_24_hours\|seconds~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474638 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|seconds\[0\]~2\|datac " "Node \"count_24_hours\|seconds\[0\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474638 ""}  } { { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 58 -1 0 } } { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 11 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1711443474638 ""}
{ "Warning" "WSTA_SCC_LOOP" "39 " "Found combinational loop of 39 nodes" { { "Warning" "WSTA_SCC_NODE" "count_24_hours\|minutes\[4\]~27\|combout " "Node \"count_24_hours\|minutes\[4\]~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474638 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|Add1~3\|dataa " "Node \"count_24_hours\|Add1~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474638 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|Add1~3\|combout " "Node \"count_24_hours\|Add1~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474638 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|minutes~51\|datad " "Node \"count_24_hours\|minutes~51\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474638 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|minutes~51\|combout " "Node \"count_24_hours\|minutes~51\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474638 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|minutes\[5\]~22\|datad " "Node \"count_24_hours\|minutes\[5\]~22\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474638 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|minutes\[5\]~22\|combout " "Node \"count_24_hours\|minutes\[5\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474638 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|minutes~51\|datac " "Node \"count_24_hours\|minutes~51\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474638 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|Add1~3\|datac " "Node \"count_24_hours\|Add1~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474638 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|minutes~50\|datac " "Node \"count_24_hours\|minutes~50\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474638 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|minutes~50\|combout " "Node \"count_24_hours\|minutes~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474638 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|minutes~51\|dataa " "Node \"count_24_hours\|minutes~51\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474638 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|minutes~57\|dataa " "Node \"count_24_hours\|minutes~57\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474638 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|minutes~57\|combout " "Node \"count_24_hours\|minutes~57\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474638 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|minutes\[2\]~12\|datac " "Node \"count_24_hours\|minutes\[2\]~12\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474638 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|minutes\[2\]~12\|combout " "Node \"count_24_hours\|minutes\[2\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474638 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|Add1~2\|datad " "Node \"count_24_hours\|Add1~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474638 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|Add1~2\|combout " "Node \"count_24_hours\|Add1~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474638 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|minutes~55\|datad " "Node \"count_24_hours\|minutes~55\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474638 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|minutes~55\|combout " "Node \"count_24_hours\|minutes~55\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474638 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|minutes\[3\]~17\|datab " "Node \"count_24_hours\|minutes\[3\]~17\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474638 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|minutes\[3\]~17\|combout " "Node \"count_24_hours\|minutes\[3\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474638 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|Add1~5\|datac " "Node \"count_24_hours\|Add1~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474638 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|Add1~5\|combout " "Node \"count_24_hours\|Add1~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474638 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|minutes~53\|datad " "Node \"count_24_hours\|minutes~53\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474638 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|minutes~53\|combout " "Node \"count_24_hours\|minutes~53\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474638 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|minutes\[4\]~27\|dataa " "Node \"count_24_hours\|minutes\[4\]~27\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474638 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|Add1~3\|datad " "Node \"count_24_hours\|Add1~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474638 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|minutes~55\|datac " "Node \"count_24_hours\|minutes~55\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474638 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|Equal1~0\|dataa " "Node \"count_24_hours\|Equal1~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474638 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|Equal1~0\|combout " "Node \"count_24_hours\|Equal1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474638 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|minutes~50\|datad " "Node \"count_24_hours\|minutes~50\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474638 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|Equal1~0\|datad " "Node \"count_24_hours\|Equal1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474638 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|minutes~57\|datad " "Node \"count_24_hours\|minutes~57\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474638 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|Add1~5\|datad " "Node \"count_24_hours\|Add1~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474638 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|minutes~53\|datac " "Node \"count_24_hours\|minutes~53\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474638 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|minutes~55\|dataa " "Node \"count_24_hours\|minutes~55\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474638 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|minutes~53\|dataa " "Node \"count_24_hours\|minutes~53\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474638 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|minutes~50\|dataa " "Node \"count_24_hours\|minutes~50\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474638 ""}  } { { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 58 -1 0 } } { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 61 -1 0 } } { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 12 -1 0 } } { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 63 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1711443474638 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "count_24_hours\|minutes\[1\]~7\|combout " "Node \"count_24_hours\|minutes\[1\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474639 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|minutes~48\|datac " "Node \"count_24_hours\|minutes~48\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474639 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|minutes~48\|combout " "Node \"count_24_hours\|minutes~48\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474639 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|minutes\[1\]~7\|datab " "Node \"count_24_hours\|minutes\[1\]~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474639 ""}  } { { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 58 -1 0 } } { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1711443474639 ""}
{ "Warning" "WSTA_SCC_LOOP" "47 " "Found combinational loop of 47 nodes" { { "Warning" "WSTA_SCC_NODE" "count_24_hours\|hours~55\|combout " "Node \"count_24_hours\|hours~55\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474639 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|hours\[0\]~2\|datac " "Node \"count_24_hours\|hours\[0\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474639 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|hours\[0\]~2\|combout " "Node \"count_24_hours\|hours\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474639 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|Add2~0\|dataa " "Node \"count_24_hours\|Add2~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474639 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|Add2~0\|combout " "Node \"count_24_hours\|Add2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474639 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|hours~58\|datab " "Node \"count_24_hours\|hours~58\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474639 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|hours~58\|combout " "Node \"count_24_hours\|hours~58\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474639 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|hours\[4\]~22\|datac " "Node \"count_24_hours\|hours\[4\]~22\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474639 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|hours\[4\]~22\|combout " "Node \"count_24_hours\|hours\[4\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474639 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|hours~51\|datac " "Node \"count_24_hours\|hours~51\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474639 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|hours~51\|combout " "Node \"count_24_hours\|hours~51\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474639 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|hours~54\|datab " "Node \"count_24_hours\|hours~54\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474639 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|hours~54\|combout " "Node \"count_24_hours\|hours~54\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474639 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|hours\[3\]~17\|datac " "Node \"count_24_hours\|hours\[3\]~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474639 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|hours\[3\]~17\|combout " "Node \"count_24_hours\|hours\[3\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474639 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|Add2~0\|datac " "Node \"count_24_hours\|Add2~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474639 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|Add2~1\|datab " "Node \"count_24_hours\|Add2~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474639 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|Add2~1\|combout " "Node \"count_24_hours\|Add2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474639 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|hours~54\|datac " "Node \"count_24_hours\|hours~54\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474639 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|hours~54\|datad " "Node \"count_24_hours\|hours~54\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474639 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|Equal2~0\|datac " "Node \"count_24_hours\|Equal2~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474639 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|Equal2~0\|combout " "Node \"count_24_hours\|Equal2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474639 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|hours~51\|datad " "Node \"count_24_hours\|hours~51\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474639 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|hours~55\|datab " "Node \"count_24_hours\|hours~55\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474639 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|hours~58\|datac " "Node \"count_24_hours\|hours~58\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474639 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|hours~55\|datac " "Node \"count_24_hours\|hours~55\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474639 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|hours~58\|datad " "Node \"count_24_hours\|hours~58\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474639 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|Equal2~0\|dataa " "Node \"count_24_hours\|Equal2~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474639 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|Add2~1\|dataa " "Node \"count_24_hours\|Add2~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474639 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|hours~61\|datab " "Node \"count_24_hours\|hours~61\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474639 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|hours~61\|combout " "Node \"count_24_hours\|hours~61\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474639 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|hours\[2\]~12\|datab " "Node \"count_24_hours\|hours\[2\]~12\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474639 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|hours\[2\]~12\|combout " "Node \"count_24_hours\|hours\[2\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474639 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|Add2~0\|datab " "Node \"count_24_hours\|Add2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474639 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|Equal2~0\|datab " "Node \"count_24_hours\|Equal2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474639 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|hours~61\|datac " "Node \"count_24_hours\|hours~61\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474639 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|Add2~1\|datac " "Node \"count_24_hours\|Add2~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474639 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|hours~53\|datac " "Node \"count_24_hours\|hours~53\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474639 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|hours~53\|combout " "Node \"count_24_hours\|hours~53\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474639 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|hours\[1\]~7\|datab " "Node \"count_24_hours\|hours\[1\]~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474639 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|hours\[1\]~7\|combout " "Node \"count_24_hours\|hours\[1\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474639 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|Add2~0\|datad " "Node \"count_24_hours\|Add2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474639 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|hours~61\|datad " "Node \"count_24_hours\|hours~61\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474639 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|Add2~1\|datad " "Node \"count_24_hours\|Add2~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474639 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|hours~53\|datad " "Node \"count_24_hours\|hours~53\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474639 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|Equal2~0\|datad " "Node \"count_24_hours\|Equal2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474639 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|hours~55\|datad " "Node \"count_24_hours\|hours~55\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474639 ""}  } { { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 14 -1 0 } } { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 58 -1 0 } } { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 65 -1 0 } } { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1711443474639 ""}
{ "Warning" "WSTA_SCC_LOOP" "86 " "Found combinational loop of 86 nodes" { { "Warning" "WSTA_SCC_NODE" "date\|months~40\|combout " "Node \"date\|months~40\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474640 ""} { "Warning" "WSTA_SCC_NODE" "date\|days~48\|dataa " "Node \"date\|days~48\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474640 ""} { "Warning" "WSTA_SCC_NODE" "date\|days~48\|combout " "Node \"date\|days~48\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474640 ""} { "Warning" "WSTA_SCC_NODE" "date\|days\[4\]~27\|datad " "Node \"date\|days\[4\]~27\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474640 ""} { "Warning" "WSTA_SCC_NODE" "date\|days\[4\]~27\|combout " "Node \"date\|days\[4\]~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474640 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~39\|datac " "Node \"date\|months~39\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474640 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~39\|combout " "Node \"date\|months~39\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474640 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~40\|dataa " "Node \"date\|months~40\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474640 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~37\|datad " "Node \"date\|months~37\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474640 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~37\|combout " "Node \"date\|months~37\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474640 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~38\|datad " "Node \"date\|months~38\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474640 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~38\|combout " "Node \"date\|months~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474640 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~40\|datab " "Node \"date\|months~40\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474640 ""} { "Warning" "WSTA_SCC_NODE" "date\|days~48\|datab " "Node \"date\|days~48\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474640 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add0~10\|dataa " "Node \"date\|Add0~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474640 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add0~10\|combout " "Node \"date\|Add0~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474640 ""} { "Warning" "WSTA_SCC_NODE" "date\|days~48\|datac " "Node \"date\|days~48\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474640 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add0~10\|cout " "Node \"date\|Add0~10\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474640 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add0~12\|cin " "Node \"date\|Add0~12\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474640 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add0~12\|combout " "Node \"date\|Add0~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474640 ""} { "Warning" "WSTA_SCC_NODE" "date\|days~47\|datac " "Node \"date\|days~47\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474640 ""} { "Warning" "WSTA_SCC_NODE" "date\|days~47\|combout " "Node \"date\|days~47\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474640 ""} { "Warning" "WSTA_SCC_NODE" "date\|days\[5\]~22\|datad " "Node \"date\|days\[5\]~22\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474640 ""} { "Warning" "WSTA_SCC_NODE" "date\|days\[5\]~22\|combout " "Node \"date\|days\[5\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474640 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~38\|datac " "Node \"date\|months~38\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474640 ""} { "Warning" "WSTA_SCC_NODE" "date\|days~47\|dataa " "Node \"date\|days~47\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474640 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add0~12\|datad " "Node \"date\|Add0~12\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474640 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~36\|datac " "Node \"date\|months~36\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474640 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~36\|combout " "Node \"date\|months~36\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474640 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~40\|datad " "Node \"date\|months~40\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474640 ""} { "Warning" "WSTA_SCC_NODE" "date\|days~49\|dataa " "Node \"date\|days~49\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474640 ""} { "Warning" "WSTA_SCC_NODE" "date\|days~49\|combout " "Node \"date\|days~49\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474640 ""} { "Warning" "WSTA_SCC_NODE" "date\|days\[3\]~17\|datad " "Node \"date\|days\[3\]~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474640 ""} { "Warning" "WSTA_SCC_NODE" "date\|days\[3\]~17\|combout " "Node \"date\|days\[3\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474640 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~37\|datab " "Node \"date\|months~37\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474640 ""} { "Warning" "WSTA_SCC_NODE" "date\|days~49\|datad " "Node \"date\|days~49\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474640 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add0~8\|dataa " "Node \"date\|Add0~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474640 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add0~8\|combout " "Node \"date\|Add0~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474640 ""} { "Warning" "WSTA_SCC_NODE" "date\|days~49\|datab " "Node \"date\|days~49\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474640 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add0~8\|cout " "Node \"date\|Add0~8\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474640 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add0~10\|cin " "Node \"date\|Add0~10\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474640 ""} { "Warning" "WSTA_SCC_NODE" "date\|days~50\|dataa " "Node \"date\|days~50\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474640 ""} { "Warning" "WSTA_SCC_NODE" "date\|days~50\|combout " "Node \"date\|days~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474640 ""} { "Warning" "WSTA_SCC_NODE" "date\|days\[2\]~12\|datad " "Node \"date\|days\[2\]~12\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474640 ""} { "Warning" "WSTA_SCC_NODE" "date\|days\[2\]~12\|combout " "Node \"date\|days\[2\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474640 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~38\|datab " "Node \"date\|months~38\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474640 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~37\|datac " "Node \"date\|months~37\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474640 ""} { "Warning" "WSTA_SCC_NODE" "date\|days~50\|datad " "Node \"date\|days~50\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474640 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add0~6\|dataa " "Node \"date\|Add0~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474640 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add0~6\|combout " "Node \"date\|Add0~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474640 ""} { "Warning" "WSTA_SCC_NODE" "date\|days~50\|datab " "Node \"date\|days~50\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474640 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add0~6\|cout " "Node \"date\|Add0~6\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474640 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add0~8\|cin " "Node \"date\|Add0~8\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474640 ""} { "Warning" "WSTA_SCC_NODE" "date\|days~47\|datad " "Node \"date\|days~47\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474640 ""} { "Warning" "WSTA_SCC_NODE" "date\|days~45\|datad " "Node \"date\|days~45\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474640 ""} { "Warning" "WSTA_SCC_NODE" "date\|days~45\|combout " "Node \"date\|days~45\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474640 ""} { "Warning" "WSTA_SCC_NODE" "date\|days\[0\]~2\|datac " "Node \"date\|days\[0\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474640 ""} { "Warning" "WSTA_SCC_NODE" "date\|days\[0\]~2\|combout " "Node \"date\|days\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474640 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~40\|datac " "Node \"date\|months~40\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474640 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~36\|dataa " "Node \"date\|months~36\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474640 ""} { "Warning" "WSTA_SCC_NODE" "date\|days~45\|datab " "Node \"date\|days~45\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474640 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add0~0\|dataa " "Node \"date\|Add0~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474640 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add0~0\|combout " "Node \"date\|Add0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474640 ""} { "Warning" "WSTA_SCC_NODE" "date\|days~45\|datac " "Node \"date\|days~45\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474640 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add0~0\|cout " "Node \"date\|Add0~0\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474640 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add0~3\|cin " "Node \"date\|Add0~3\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474640 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add0~3\|cout " "Node \"date\|Add0~3\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474640 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add0~6\|cin " "Node \"date\|Add0~6\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474640 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add0~3\|combout " "Node \"date\|Add0~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474640 ""} { "Warning" "WSTA_SCC_NODE" "date\|days~46\|dataa " "Node \"date\|days~46\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474640 ""} { "Warning" "WSTA_SCC_NODE" "date\|days~46\|combout " "Node \"date\|days~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474640 ""} { "Warning" "WSTA_SCC_NODE" "date\|days\[1\]~7\|dataa " "Node \"date\|days\[1\]~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474640 ""} { "Warning" "WSTA_SCC_NODE" "date\|days\[1\]~7\|combout " "Node \"date\|days\[1\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474640 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~39\|datad " "Node \"date\|months~39\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474640 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~37\|dataa " "Node \"date\|months~37\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474640 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~35\|datad " "Node \"date\|months~35\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474640 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~35\|combout " "Node \"date\|months~35\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474640 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~36\|datab " "Node \"date\|months~36\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474640 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add0~3\|dataa " "Node \"date\|Add0~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474640 ""} { "Warning" "WSTA_SCC_NODE" "date\|days~46\|datac " "Node \"date\|days~46\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474640 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~28\|datad " "Node \"date\|months~28\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474640 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~28\|combout " "Node \"date\|months~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474640 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~29\|datad " "Node \"date\|months~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474640 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~29\|combout " "Node \"date\|months~29\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474640 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~36\|datad " "Node \"date\|months~36\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474640 ""} { "Warning" "WSTA_SCC_NODE" "date\|days~46\|datad " "Node \"date\|days~46\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474640 ""}  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 14 -1 0 } } { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 13 -1 0 } } { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 68 -1 0 } } { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 69 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1711443474640 ""}
{ "Critical Warning" "WSTA_SCC_LOOP_TOO_BIG" "86 " "Design contains combinational loop of 86 nodes. Estimating the delays through the loop." {  } {  } 1 332081 "Design contains combinational loop of %1!d! nodes. Estimating the delays through the loop." 0 0 "Timing Analyzer" 0 -1 1711443474641 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "count_24_hours\|minutes~46\|combout " "Node \"count_24_hours\|minutes~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474641 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|minutes\[0\]~2\|datac " "Node \"count_24_hours\|minutes\[0\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474641 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|minutes\[0\]~2\|combout " "Node \"count_24_hours\|minutes\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474641 ""} { "Warning" "WSTA_SCC_NODE" "count_24_hours\|minutes~46\|datac " "Node \"count_24_hours\|minutes~46\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474641 ""}  } { { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 12 -1 0 } } { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 58 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1711443474641 ""}
{ "Warning" "WSTA_SCC_LOOP" "37 " "Found combinational loop of 37 nodes" { { "Warning" "WSTA_SCC_NODE" "date\|Equal14~0\|combout " "Node \"date\|Equal14~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474642 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~46\|datad " "Node \"date\|months~46\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474642 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~46\|combout " "Node \"date\|months~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474642 ""} { "Warning" "WSTA_SCC_NODE" "date\|months\[3\]~17\|datad " "Node \"date\|months\[3\]~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474642 ""} { "Warning" "WSTA_SCC_NODE" "date\|months\[3\]~17\|combout " "Node \"date\|months\[3\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474642 ""} { "Warning" "WSTA_SCC_NODE" "date\|Equal14~0\|datac " "Node \"date\|Equal14~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474642 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add1~0\|datac " "Node \"date\|Add1~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474642 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add1~0\|combout " "Node \"date\|Add1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474642 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~46\|dataa " "Node \"date\|months~46\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474642 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~46\|datac " "Node \"date\|months~46\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474642 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~48\|datad " "Node \"date\|months~48\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474642 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~48\|combout " "Node \"date\|months~48\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474642 ""} { "Warning" "WSTA_SCC_NODE" "date\|months\[2\]~12\|datad " "Node \"date\|months\[2\]~12\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474642 ""} { "Warning" "WSTA_SCC_NODE" "date\|months\[2\]~12\|combout " "Node \"date\|months\[2\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474642 ""} { "Warning" "WSTA_SCC_NODE" "date\|Equal14~0\|dataa " "Node \"date\|Equal14~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474642 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add1~0\|dataa " "Node \"date\|Add1~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474642 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~48\|dataa " "Node \"date\|months~48\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474642 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add1~1\|datac " "Node \"date\|Add1~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474642 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add1~1\|combout " "Node \"date\|Add1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474642 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~48\|datac " "Node \"date\|months~48\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474642 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~44\|datac " "Node \"date\|months~44\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474642 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~44\|combout " "Node \"date\|months~44\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474642 ""} { "Warning" "WSTA_SCC_NODE" "date\|months\[1\]~7\|datac " "Node \"date\|months\[1\]~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474642 ""} { "Warning" "WSTA_SCC_NODE" "date\|months\[1\]~7\|combout " "Node \"date\|months\[1\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474642 ""} { "Warning" "WSTA_SCC_NODE" "date\|Equal14~0\|datab " "Node \"date\|Equal14~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474642 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add1~0\|datab " "Node \"date\|Add1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474642 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add1~1\|datab " "Node \"date\|Add1~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474642 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~44\|datad " "Node \"date\|months~44\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474642 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~41\|datad " "Node \"date\|months~41\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474642 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~41\|combout " "Node \"date\|months~41\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474642 ""} { "Warning" "WSTA_SCC_NODE" "date\|months\[0\]~2\|datac " "Node \"date\|months\[0\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474642 ""} { "Warning" "WSTA_SCC_NODE" "date\|months\[0\]~2\|combout " "Node \"date\|months\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474642 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add1~0\|datad " "Node \"date\|Add1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474642 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add1~1\|datad " "Node \"date\|Add1~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474642 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~44\|datab " "Node \"date\|months~44\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474642 ""} { "Warning" "WSTA_SCC_NODE" "date\|months~41\|datab " "Node \"date\|months~41\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474642 ""} { "Warning" "WSTA_SCC_NODE" "date\|Equal14~0\|datad " "Node \"date\|Equal14~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474642 ""}  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 87 -1 0 } } { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 14 -1 0 } } { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 68 -1 0 } } { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 84 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1711443474642 ""}
{ "Warning" "WSTA_SCC_LOOP" "56 " "Found combinational loop of 56 nodes" { { "Warning" "WSTA_SCC_NODE" "date\|years\[3\]~17\|combout " "Node \"date\|years\[3\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474642 ""} { "Warning" "WSTA_SCC_NODE" "date\|years~54\|datac " "Node \"date\|years~54\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474642 ""} { "Warning" "WSTA_SCC_NODE" "date\|years~54\|combout " "Node \"date\|years~54\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474642 ""} { "Warning" "WSTA_SCC_NODE" "date\|years\[3\]~17\|datac " "Node \"date\|years\[3\]~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474642 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add2~6\|dataa " "Node \"date\|Add2~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474642 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add2~6\|combout " "Node \"date\|Add2~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474642 ""} { "Warning" "WSTA_SCC_NODE" "date\|years~54\|datad " "Node \"date\|years~54\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474642 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add2~6\|cout " "Node \"date\|Add2~6\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474642 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add2~8\|cin " "Node \"date\|Add2~8\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474642 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add2~8\|cout " "Node \"date\|Add2~8\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474642 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add2~10\|cin " "Node \"date\|Add2~10\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474642 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add2~10\|cout " "Node \"date\|Add2~10\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474642 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add2~12\|cin " "Node \"date\|Add2~12\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474642 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add2~12\|combout " "Node \"date\|Add2~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474642 ""} { "Warning" "WSTA_SCC_NODE" "date\|years~57\|dataa " "Node \"date\|years~57\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474642 ""} { "Warning" "WSTA_SCC_NODE" "date\|years~57\|combout " "Node \"date\|years~57\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474642 ""} { "Warning" "WSTA_SCC_NODE" "date\|years\[6\]~22\|datad " "Node \"date\|years\[6\]~22\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474642 ""} { "Warning" "WSTA_SCC_NODE" "date\|years\[6\]~22\|combout " "Node \"date\|years\[6\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474642 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add2~12\|datab " "Node \"date\|Add2~12\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474642 ""} { "Warning" "WSTA_SCC_NODE" "date\|years~57\|datad " "Node \"date\|years~57\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474642 ""} { "Warning" "WSTA_SCC_NODE" "date\|Equal0~1\|datab " "Node \"date\|Equal0~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474642 ""} { "Warning" "WSTA_SCC_NODE" "date\|Equal0~1\|combout " "Node \"date\|Equal0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474642 ""} { "Warning" "WSTA_SCC_NODE" "date\|years~51\|dataa " "Node \"date\|years~51\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474642 ""} { "Warning" "WSTA_SCC_NODE" "date\|years~51\|combout " "Node \"date\|years~51\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474642 ""} { "Warning" "WSTA_SCC_NODE" "date\|years~57\|datac " "Node \"date\|years~57\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474642 ""} { "Warning" "WSTA_SCC_NODE" "date\|years~52\|datac " "Node \"date\|years~52\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474642 ""} { "Warning" "WSTA_SCC_NODE" "date\|years~52\|combout " "Node \"date\|years~52\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474642 ""} { "Warning" "WSTA_SCC_NODE" "date\|years\[5\]~27\|datad " "Node \"date\|years\[5\]~27\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474642 ""} { "Warning" "WSTA_SCC_NODE" "date\|years\[5\]~27\|combout " "Node \"date\|years\[5\]~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474642 ""} { "Warning" "WSTA_SCC_NODE" "date\|years~52\|datab " "Node \"date\|years~52\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474642 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add2~10\|dataa " "Node \"date\|Add2~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474642 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add2~10\|combout " "Node \"date\|Add2~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474642 ""} { "Warning" "WSTA_SCC_NODE" "date\|years~52\|datad " "Node \"date\|years~52\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474642 ""} { "Warning" "WSTA_SCC_NODE" "date\|Equal0~1\|datad " "Node \"date\|Equal0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474642 ""} { "Warning" "WSTA_SCC_NODE" "date\|years~55\|datad " "Node \"date\|years~55\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474642 ""} { "Warning" "WSTA_SCC_NODE" "date\|years~55\|combout " "Node \"date\|years~55\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474642 ""} { "Warning" "WSTA_SCC_NODE" "date\|years\[2\]~12\|datac " "Node \"date\|years\[2\]~12\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474642 ""} { "Warning" "WSTA_SCC_NODE" "date\|years\[2\]~12\|combout " "Node \"date\|years\[2\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474642 ""} { "Warning" "WSTA_SCC_NODE" "date\|years~55\|datab " "Node \"date\|years~55\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474642 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add2~4\|datab " "Node \"date\|Add2~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474642 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add2~4\|cout " "Node \"date\|Add2~4\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474642 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add2~6\|cin " "Node \"date\|Add2~6\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474642 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add2~4\|combout " "Node \"date\|Add2~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474642 ""} { "Warning" "WSTA_SCC_NODE" "date\|years~55\|datac " "Node \"date\|years~55\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474642 ""} { "Warning" "WSTA_SCC_NODE" "date\|Equal0~1\|datac " "Node \"date\|Equal0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474642 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add2~8\|combout " "Node \"date\|Add2~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474642 ""} { "Warning" "WSTA_SCC_NODE" "date\|years~53\|datac " "Node \"date\|years~53\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474642 ""} { "Warning" "WSTA_SCC_NODE" "date\|years~53\|combout " "Node \"date\|years~53\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474642 ""} { "Warning" "WSTA_SCC_NODE" "date\|years\[4\]~32\|datac " "Node \"date\|years\[4\]~32\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474642 ""} { "Warning" "WSTA_SCC_NODE" "date\|years\[4\]~32\|combout " "Node \"date\|years\[4\]~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474642 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add2~8\|dataa " "Node \"date\|Add2~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474642 ""} { "Warning" "WSTA_SCC_NODE" "date\|years~53\|datad " "Node \"date\|years~53\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474642 ""} { "Warning" "WSTA_SCC_NODE" "date\|Equal0~0\|datac " "Node \"date\|Equal0~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474642 ""} { "Warning" "WSTA_SCC_NODE" "date\|Equal0~0\|combout " "Node \"date\|Equal0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474642 ""} { "Warning" "WSTA_SCC_NODE" "date\|years~51\|datad " "Node \"date\|years~51\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474642 ""} { "Warning" "WSTA_SCC_NODE" "date\|Equal0~0\|datad " "Node \"date\|Equal0~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474642 ""}  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 68 -1 0 } } { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 16 -1 0 } } { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 88 -1 0 } } { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 61 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1711443474642 ""}
{ "Warning" "WSTA_SCC_LOOP" "7 " "Found combinational loop of 7 nodes" { { "Warning" "WSTA_SCC_NODE" "date\|Add2~2\|datab " "Node \"date\|Add2~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474643 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add2~2\|combout " "Node \"date\|Add2~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474643 ""} { "Warning" "WSTA_SCC_NODE" "date\|years~49\|datab " "Node \"date\|years~49\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474643 ""} { "Warning" "WSTA_SCC_NODE" "date\|years~49\|combout " "Node \"date\|years~49\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474643 ""} { "Warning" "WSTA_SCC_NODE" "date\|years\[1\]~7\|datab " "Node \"date\|years\[1\]~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474643 ""} { "Warning" "WSTA_SCC_NODE" "date\|years\[1\]~7\|combout " "Node \"date\|years\[1\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474643 ""} { "Warning" "WSTA_SCC_NODE" "date\|years~49\|datad " "Node \"date\|years~49\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474643 ""}  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 88 -1 0 } } { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 16 -1 0 } } { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 68 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1711443474643 ""}
{ "Warning" "WSTA_SCC_LOOP" "7 " "Found combinational loop of 7 nodes" { { "Warning" "WSTA_SCC_NODE" "date\|Add2~0\|dataa " "Node \"date\|Add2~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474643 ""} { "Warning" "WSTA_SCC_NODE" "date\|Add2~0\|combout " "Node \"date\|Add2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474643 ""} { "Warning" "WSTA_SCC_NODE" "date\|years~48\|datab " "Node \"date\|years~48\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474643 ""} { "Warning" "WSTA_SCC_NODE" "date\|years~48\|combout " "Node \"date\|years~48\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474643 ""} { "Warning" "WSTA_SCC_NODE" "date\|years\[0\]~2\|dataa " "Node \"date\|years\[0\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474643 ""} { "Warning" "WSTA_SCC_NODE" "date\|years\[0\]~2\|combout " "Node \"date\|years\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474643 ""} { "Warning" "WSTA_SCC_NODE" "date\|years~48\|datac " "Node \"date\|years~48\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711443474643 ""}  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 88 -1 0 } } { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 16 -1 0 } } { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 68 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1711443474643 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1711443474748 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711443474748 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1711443474749 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1711443474761 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1711443474805 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1711443474805 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -33.414 " "Worst-case setup slack is -33.414" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711443474807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711443474807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -33.414            -733.864 one_second_pulse:one_second_pulse\|clk_1Hz  " "  -33.414            -733.864 one_second_pulse:one_second_pulse\|clk_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711443474807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -32.172            -554.993 rst_n  " "  -32.172            -554.993 rst_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711443474807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.842             -52.990 clk_50MHz  " "   -2.842             -52.990 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711443474807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.163              -0.233 state_button  " "   -0.163              -0.233 state_button " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711443474807 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711443474807 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.440 " "Worst-case hold slack is 0.440" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711443474813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711443474813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.440               0.000 state_button  " "    0.440               0.000 state_button " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711443474813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.654               0.000 clk_50MHz  " "    0.654               0.000 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711443474813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.723               0.000 rst_n  " "    0.723               0.000 rst_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711443474813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.949               0.000 one_second_pulse:one_second_pulse\|clk_1Hz  " "    0.949               0.000 one_second_pulse:one_second_pulse\|clk_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711443474813 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711443474813 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.505 " "Worst-case recovery slack is -2.505" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711443474817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711443474817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.505             -82.835 one_second_pulse:one_second_pulse\|clk_1Hz  " "   -2.505             -82.835 one_second_pulse:one_second_pulse\|clk_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711443474817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.904             -32.900 rst_n  " "   -1.904             -32.900 rst_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711443474817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.986             -23.064 clk_50MHz  " "   -0.986             -23.064 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711443474817 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711443474817 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.013 " "Worst-case removal slack is 0.013" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711443474821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711443474821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.013               0.000 rst_n  " "    0.013               0.000 rst_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711443474821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.245               0.000 one_second_pulse:one_second_pulse\|clk_1Hz  " "    0.245               0.000 one_second_pulse:one_second_pulse\|clk_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711443474821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.699               0.000 clk_50MHz  " "    0.699               0.000 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711443474821 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711443474821 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711443474823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711443474823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -37.695 clk_50MHz  " "   -3.000             -37.695 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711443474823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -6.855 state_button  " "   -3.000              -6.855 state_button " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711443474823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 rst_n  " "   -3.000              -3.000 rst_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711443474823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -43.690 one_second_pulse:one_second_pulse\|clk_1Hz  " "   -1.285             -43.690 one_second_pulse:one_second_pulse\|clk_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711443474823 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711443474823 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1711443474979 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1711443474997 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1711443475235 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711443475384 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1711443475401 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1711443475401 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -30.594 " "Worst-case setup slack is -30.594" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711443475405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711443475405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -30.594            -672.285 one_second_pulse:one_second_pulse\|clk_1Hz  " "  -30.594            -672.285 one_second_pulse:one_second_pulse\|clk_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711443475405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -29.448            -507.973 rst_n  " "  -29.448            -507.973 rst_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711443475405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.500             -45.306 clk_50MHz  " "   -2.500             -45.306 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711443475405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.046              -0.046 state_button  " "   -0.046              -0.046 state_button " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711443475405 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711443475405 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.387 " "Worst-case hold slack is 0.387" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711443475414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711443475414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387               0.000 state_button  " "    0.387               0.000 state_button " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711443475414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.599               0.000 clk_50MHz  " "    0.599               0.000 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711443475414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.658               0.000 rst_n  " "    0.658               0.000 rst_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711443475414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.996               0.000 one_second_pulse:one_second_pulse\|clk_1Hz  " "    0.996               0.000 one_second_pulse:one_second_pulse\|clk_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711443475414 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711443475414 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.233 " "Worst-case recovery slack is -2.233" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711443475420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711443475420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.233             -73.758 one_second_pulse:one_second_pulse\|clk_1Hz  " "   -2.233             -73.758 one_second_pulse:one_second_pulse\|clk_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711443475420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.921             -35.160 rst_n  " "   -1.921             -35.160 rst_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711443475420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.815             -19.004 clk_50MHz  " "   -0.815             -19.004 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711443475420 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711443475420 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.023 " "Worst-case removal slack is 0.023" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711443475426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711443475426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.023               0.000 rst_n  " "    0.023               0.000 rst_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711443475426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.275               0.000 one_second_pulse:one_second_pulse\|clk_1Hz  " "    0.275               0.000 one_second_pulse:one_second_pulse\|clk_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711443475426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.727               0.000 clk_50MHz  " "    0.727               0.000 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711443475426 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711443475426 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711443475430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711443475430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -37.695 clk_50MHz  " "   -3.000             -37.695 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711443475430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -6.855 state_button  " "   -3.000              -6.855 state_button " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711443475430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 rst_n  " "   -3.000              -3.000 rst_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711443475430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -43.690 one_second_pulse:one_second_pulse\|clk_1Hz  " "   -1.285             -43.690 one_second_pulse:one_second_pulse\|clk_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711443475430 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711443475430 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1711443475626 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711443475800 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1711443475806 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1711443475806 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -16.651 " "Worst-case setup slack is -16.651" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711443475816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711443475816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.651            -368.474 one_second_pulse:one_second_pulse\|clk_1Hz  " "  -16.651            -368.474 one_second_pulse:one_second_pulse\|clk_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711443475816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.387            -261.148 rst_n  " "  -15.387            -261.148 rst_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711443475816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.901             -13.037 clk_50MHz  " "   -0.901             -13.037 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711443475816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.438               0.000 state_button  " "    0.438               0.000 state_button " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711443475816 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711443475816 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.183 " "Worst-case hold slack is 0.183" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711443475830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711443475830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 one_second_pulse:one_second_pulse\|clk_1Hz  " "    0.183               0.000 one_second_pulse:one_second_pulse\|clk_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711443475830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.199               0.000 state_button  " "    0.199               0.000 state_button " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711443475830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.221               0.000 rst_n  " "    0.221               0.000 rst_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711443475830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.299               0.000 clk_50MHz  " "    0.299               0.000 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711443475830 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711443475830 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.410 " "Worst-case recovery slack is -1.410" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711443475839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711443475839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.410             -46.671 one_second_pulse:one_second_pulse\|clk_1Hz  " "   -1.410             -46.671 one_second_pulse:one_second_pulse\|clk_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711443475839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.602             -14.229 clk_50MHz  " "   -0.602             -14.229 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711443475839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.247              -0.475 rst_n  " "   -0.247              -0.475 rst_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711443475839 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711443475839 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.086 " "Worst-case removal slack is -0.086" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711443475847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711443475847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.086              -1.294 rst_n  " "   -0.086              -1.294 rst_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711443475847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.040               0.000 one_second_pulse:one_second_pulse\|clk_1Hz  " "    0.040               0.000 one_second_pulse:one_second_pulse\|clk_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711443475847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.105               0.000 clk_50MHz  " "    0.105               0.000 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711443475847 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711443475847 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711443475853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711443475853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -31.664 clk_50MHz  " "   -3.000             -31.664 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711443475853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -6.564 state_button  " "   -3.000              -6.564 state_button " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711443475853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 rst_n  " "   -3.000              -3.000 rst_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711443475853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -34.000 one_second_pulse:one_second_pulse\|clk_1Hz  " "   -1.000             -34.000 one_second_pulse:one_second_pulse\|clk_1Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711443475853 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711443475853 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1711443476441 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1711443476447 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 352 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 352 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4866 " "Peak virtual memory: 4866 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711443476539 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 26 15:57:56 2024 " "Processing ended: Tue Mar 26 15:57:56 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711443476539 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711443476539 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711443476539 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1711443476539 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1711443478779 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711443478779 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 26 15:57:57 2024 " "Processing started: Tue Mar 26 15:57:57 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711443478779 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1711443478779 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off century_clock -c century_clock " "Command: quartus_eda --read_settings_files=off --write_settings_files=off century_clock -c century_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1711443478779 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1711443479261 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "century_clock.vo D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/simulation/questa/ simulation " "Generated file century_clock.vo in folder \"D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1711443479351 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4656 " "Peak virtual memory: 4656 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711443479378 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 26 15:57:59 2024 " "Processing ended: Tue Mar 26 15:57:59 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711443479378 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711443479378 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711443479378 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1711443479378 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 779 s " "Quartus Prime Full Compilation was successful. 0 errors, 779 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1711443480033 ""}
