Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Mon Jul 30 12:01:04 2018
| Host         : HEP-PC running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_tdc_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_tdc_0_1 (xilinx.com:user:tdc:1.0) from (Rev. 67) to (Rev. 68)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Mon Jul 30 11:08:26 2018
| Host         : HEP-PC running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_dips_0_2'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_dips_0_2 (xilinx.com:user:dips:1.0) from (Rev. 8) to (Rev. 9)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'design_1_dips_0_2'.


-Upgrade has added interface 'fifo_rst' (xilinx.com:signal:reset:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_dips_0_2'. These changes may impact your design.


-Upgrade has added port 'fifo_rst'

-Upgrade has added port 'fifo_wrclk'







Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Mon Jul 30 10:34:10 2018
| Host         : HEP-PC running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_dips_0_2'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_dips_0_2 (xilinx.com:user:dips:1.0) from (Rev. 7) to (Rev. 8)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_dips_0_2'. These changes may impact your design.


-Upgrade has added port 'fifo_overflow'

-Upgrade has added port 'fifo_rddata_count'







Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Mon Jul 30 10:18:14 2018
| Host         : HEP-PC running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_tdc_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_tdc_0_1 (xilinx.com:user:tdc:1.0) from (Rev. 66) to (Rev. 67)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_tdc_0_1'. These changes may impact your design.


-Upgrade has removed port 'fifo_prog_full'

-Upgrade has removed port 'fifo_prog_full_thresh'

-Upgrade has removed port 'inner_cntr'

-Upgrade has added port 'fifo_wr_data_count'







Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Fri Jul 27 15:22:44 2018
| Host         : HEP-PC running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_tdc_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_tdc_0_1 (xilinx.com:user:tdc:1.0) from (Rev. 65) to (Rev. 66)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_tdc_0_1'. These changes may impact your design.


-Upgraded port 'inner_cntr' width 2 differs from original width 3







Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Fri Jul 27 15:20:15 2018
| Host         : HEP-PC running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_tdc_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_tdc_0_1 (xilinx.com:user:tdc:1.0) from (Rev. 64) to (Rev. 65)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Fri Jul 27 15:19:32 2018
| Host         : HEP-PC running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_tdc_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_tdc_0_1 (xilinx.com:user:tdc:1.0) from (Rev. 63) to (Rev. 64)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Fri Jul 27 13:23:15 2018
| Host         : HEP-PC running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_dips_0_2'

1. Summary
----------

SUCCESS in the upgrade of design_1_dips_0_2 (xilinx.com:user:dips:1.0) from (Rev. 6) to (Rev. 7)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Fri Jul 27 13:19:55 2018
| Host         : HEP-PC running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_dips_0_2'

1. Summary
----------

SUCCESS in the upgrade of design_1_dips_0_2 (xilinx.com:user:dips:1.0) from (Rev. 5) to (Rev. 6)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Fri Jul 27 10:48:47 2018
| Host         : HEP-PC running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_tdc_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_tdc_0_1 (xilinx.com:user:tdc:1.0) from (Rev. 60) to (Rev. 63)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'design_1_tdc_0_1'.


-Upgrade has added interface 'fifo_rst' (xilinx.com:signal:reset:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_tdc_0_1'. These changes may impact your design.


-Upgrade has removed port 'ps_read_l1a'

-Upgrade has added port 'fifo_prog_full'

-Upgrade has added port 'fifo_prog_full_thresh'

-Upgrade has added port 'fifo_rst'

-Upgrade has added port 'fifo_wr_rst_busy'







Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Thu Jul 26 13:30:34 2018
| Host         : HEP-PC running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_tdc_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_tdc_0_1 (xilinx.com:user:tdc:1.0) from (Rev. 59) to (Rev. 60)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'design_1_tdc_0_1'.


-Upgrade has removed interface 'FIFO_READ'


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_tdc_0_1'. These changes may impact your design.


-Upgrade has removed port 'fifoempty'

-Upgrade has removed port 'fifordclk'

-Upgrade has removed port 'fiforddata'

-Upgrade has removed port 'fiforden'







Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Thu Jul 26 12:50:46 2018
| Host         : HEP-PC running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_tdc_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_tdc_0_1 (xilinx.com:user:tdc:1.0) from (Rev. 57) to (Rev. 59)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'design_1_tdc_0_1'.


-Upgrade has removed interface 'BRAM_PORT_A'

-Upgrade has added interface 'FIFO_READ' (xilinx.com:interface:fifo_read:1.0)

-Upgrade has added interface 'FIFO_WRITE' (xilinx.com:interface:fifo_write:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_tdc_0_1'. These changes may impact your design.


-Upgrade has removed port 'bramaddr'

-Upgrade has removed port 'bramclk'

-Upgrade has removed port 'bramen'

-Upgrade has removed port 'bramrddata'

-Upgrade has removed port 'bramrst'

-Upgrade has removed port 'bramwe'

-Upgrade has removed port 'bramwrdata'

-Upgrade has added port 'fifoempty'

-Upgrade has added port 'fifofull'

-Upgrade has added port 'fifordclk'

-Upgrade has added port 'fiforddata'

-Upgrade has added port 'fiforden'

-Upgrade has added port 'fifowrclk'

-Upgrade has added port 'fifowrdata'

-Upgrade has added port 'fifowren'

-Upgrade has added port 'ps_read_l1a'







Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Thu Jul 26 09:39:34 2018
| Host         : HEP-PC running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_tdc_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_tdc_0_1 (xilinx.com:user:tdc:1.0) from (Rev. 56) to (Rev. 57)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Thu Jul 26 09:13:54 2018
| Host         : HEP-PC running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_tdc_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_tdc_0_1 (xilinx.com:user:tdc:1.0) from (Rev. 55) to (Rev. 56)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Thu Jul 26 08:37:04 2018
| Host         : HEP-PC running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_tdc_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_tdc_0_1 (xilinx.com:user:tdc:1.0) from (Rev. 53) to (Rev. 55)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Wed Jul 25 17:46:25 2018
| Host         : HEP-PC running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_tdc_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_tdc_0_1 (xilinx.com:user:tdc:1.0) from (Rev. 52) to (Rev. 53)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Wed Jul 25 17:29:58 2018
| Host         : HEP-PC running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_tdc_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_tdc_0_1 (xilinx.com:user:tdc:1.0) from (Rev. 50) to (Rev. 52)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Wed Jul 25 17:26:34 2018
| Host         : HEP-PC running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_tdc_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_tdc_0_1 (xilinx.com:user:tdc:1.0) from (Rev. 49) to (Rev. 50)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_tdc_0_1'. These changes may impact your design.


-Upgrade has added port 'inner_cntr'







Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Wed Jul 25 15:07:34 2018
| Host         : HEP-PC running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_tdc_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_tdc_0_1 (xilinx.com:user:tdc:1.0) from (Rev. 48) to (Rev. 49)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Wed Jul 25 14:54:56 2018
| Host         : HEP-PC running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_tdc_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_tdc_0_1 (xilinx.com:user:tdc:1.0) from (Rev. 47) to (Rev. 48)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Wed Jul 25 12:04:21 2018
| Host         : HEP-PC running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_tdc_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_tdc_0_1 (xilinx.com:user:tdc:1.0) from (Rev. 46) to (Rev. 47)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_tdc_0_1'. These changes may impact your design.


-Upgraded port 'dtmroc_data_out' width 2 differs from original width 1







Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Wed Jul 25 11:54:03 2018
| Host         : HEP-PC running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_cccd_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_cccd_0_0 (xilinx.com:user:cccd:1.0) from (Rev. 7) to (Rev. 8)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_cccd_0_0'. These changes may impact your design.


-Upgraded port 'field6' width 144 differs from original width 160

-Upgraded port 'received_data' width 144 differs from original width 159







Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Wed Jul 25 11:47:10 2018
| Host         : HEP-PC running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_main_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_main_0_0 (xilinx.com:user:main:1.0) from (Rev. 43) to (Rev. 44)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_main_0_0'. These changes may impact your design.


-Upgraded port 'field6' width 144 differs from original width 160







Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Wed Jul 25 11:45:25 2018
| Host         : HEP-PC running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_main_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_main_0_0 (xilinx.com:user:main:1.0) from (Rev. 42) to (Rev. 43)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_main_0_0'. These changes may impact your design.


-Upgraded port 'received_data' width 144 differs from original width 159







Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Mon Jul 23 13:45:38 2018
| Host         : HEP-PC running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_main_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_main_0_0 (xilinx.com:user:main:1.0) from (Rev. 40) to (Rev. 42)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Mon Jul 23 13:32:37 2018
| Host         : HEP-PC running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_main_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_main_0_0 (xilinx.com:user:main:1.0) from (Rev. 38) to (Rev. 40)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Thu Jul 19 17:10:21 2018
| Host         : HEP-PC running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_tdc_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_tdc_0_1 (xilinx.com:user:tdc:1.0) from (Rev. 45) to (Rev. 46)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Thu Jul 19 16:46:50 2018
| Host         : HEP-PC running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_tdc_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_tdc_0_1 (xilinx.com:user:tdc:1.0) from (Rev. 43) to (Rev. 45)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Thu Jul 19 16:31:18 2018
| Host         : HEP-PC running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_tdc_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_tdc_0_1 (xilinx.com:user:tdc:1.0) from (Rev. 41) to (Rev. 43)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Thu Jul 19 16:19:22 2018
| Host         : HEP-PC running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_tdc_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_tdc_0_1 (xilinx.com:user:tdc:1.0) from (Rev. 39) to (Rev. 41)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Thu Jul 19 16:07:07 2018
| Host         : HEP-PC running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_tdc_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_tdc_0_1 (xilinx.com:user:tdc:1.0) from (Rev. 37) to (Rev. 39)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Thu Jul 19 15:55:34 2018
| Host         : HEP-PC running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_tdc_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_tdc_0_1 (xilinx.com:user:tdc:1.0) from (Rev. 36) to (Rev. 37)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Thu Jul 19 15:39:50 2018
| Host         : HEP-PC running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_cccd_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_cccd_0_0 (xilinx.com:user:cccd:1.0) from (Rev. 6) to (Rev. 7)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Thu Jul 19 14:41:01 2018
| Host         : HEP-PC running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_main_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_main_0_0 (xilinx.com:user:main:1.0) from (Rev. 36) to (Rev. 38)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_main_0_0'. These changes may impact your design.


-Upgrade has removed port 'dtm_hard'

-Upgrade has added port 'dtm_hard_in'







Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Thu Jul 19 14:37:37 2018
| Host         : HEP-PC running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_main_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_main_0_0 (xilinx.com:user:main:1.0) from (Rev. 35) to (Rev. 36)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Thu Jul 19 14:16:18 2018
| Host         : HEP-PC running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_main_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_main_0_0 (xilinx.com:user:main:1.0) from (Rev. 34) to (Rev. 35)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_main_0_0'. These changes may impact your design.


-Upgrade has added port 'dtm_hard'







Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Thu Jul 19 14:05:16 2018
| Host         : HEP-PC running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_cccd_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_cccd_0_0 (xilinx.com:user:cccd:1.0) from (Rev. 5) to (Rev. 6)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'design_1_cccd_0_0'.


-Upgrade has added interface 'req_hard_rst' (xilinx.com:signal:reset:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_cccd_0_0'. These changes may impact your design.


-Upgrade has added port 'req_hard_rst'







Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Thu Jul 19 12:43:27 2018
| Host         : HEP-PC running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_tdc_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_tdc_0_1 (xilinx.com:user:tdc:1.0) from (Rev. 35) to (Rev. 36)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Thu Jul 19 11:26:28 2018
| Host         : HEP-PC running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_tdc_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_tdc_0_1 (xilinx.com:user:tdc:1.0) from (Rev. 34) to (Rev. 35)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_tdc_0_1'. These changes may impact your design.


-Upgrade has removed port 'l1as_received'

-Upgrade has removed port 'l1as_sent'

-Upgrade has removed port 'occupied_data_spaces'







Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Thu Jul 19 11:22:56 2018
| Host         : HEP-PC running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_tdc_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_tdc_0_1 (xilinx.com:user:tdc:1.0) from (Rev. 33) to (Rev. 34)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Thu Jul 19 11:22:13 2018
| Host         : HEP-PC running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_tdc_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_tdc_0_1 (xilinx.com:user:tdc:1.0) from (Rev. 31) to (Rev. 33)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_tdc_0_1'. These changes may impact your design.


-Upgrade has removed port 'dac_spi'







Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Wed Jul 18 17:29:43 2018
| Host         : HEP-PC running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_tdc_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_tdc_0_1 (xilinx.com:user:tdc:1.0) from (Rev. 26) to (Rev. 31)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Tue Jul 17 16:14:09 2018
| Host         : HEP-PC running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_tdc_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_tdc_0_1 (xilinx.com:user:tdc:1.0) from (Rev. 25) to (Rev. 26)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Tue Jul 17 15:41:18 2018
| Host         : HEP-PC running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_tdc_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_tdc_0_1 (xilinx.com:user:tdc:1.0) from (Rev. 24) to (Rev. 25)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_tdc_0_1'. These changes may impact your design.


-Upgrade has added port 'l1as_received'

-Upgrade has added port 'l1as_sent'







Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Tue Jul 17 15:17:39 2018
| Host         : HEP-PC running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_tdc_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_tdc_0_1 (xilinx.com:user:tdc:1.0) from (Rev. 22) to (Rev. 24)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_tdc_0_1'. These changes may impact your design.


-Upgraded port 'occupied_data_spaces' width 7 differs from original width 6







Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Tue Jul 17 14:56:43 2018
| Host         : HEP-PC running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_tdc_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_tdc_0_1 (xilinx.com:user:tdc:1.0) from (Rev. 21) to (Rev. 22)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_tdc_0_1'. These changes may impact your design.


-Upgrade has added port 'occupied_data_spaces'







Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Tue Jul 17 13:19:38 2018
| Host         : HEP-PC running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_tdc_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_tdc_0_1 (xilinx.com:user:tdc:1.0) from (Rev. 20) to (Rev. 21)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Mon Jul 16 14:12:54 2018
| Host         : HEP-PC running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_tdc_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_tdc_0_1 (xilinx.com:user:tdc:1.0) from (Rev. 18) to (Rev. 20)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Mon Jul 16 13:10:45 2018
| Host         : HEP-PC running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_tdc_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_tdc_0_1 (xilinx.com:user:tdc:1.0) from (Rev. 17) to (Rev. 18)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Mon Jul 16 12:33:55 2018
| Host         : HEP-PC running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_tdc_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_tdc_0_1 (xilinx.com:user:tdc:1.0) from (Rev. 15) to (Rev. 17)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Mon Jul 16 10:03:43 2018
| Host         : HEP-PC running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_tdc_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_tdc_0_1 (xilinx.com:user:tdc:1.0) from (Rev. 13) to (Rev. 15)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Mon Jul 16 09:33:13 2018
| Host         : HEP-PC running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_tdc_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_tdc_0_1 (xilinx.com:user:tdc:1.0) from (Rev. 12) to (Rev. 13)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Mon Jul 16 08:57:33 2018
| Host         : HEP-PC running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_tdc_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_tdc_0_1 (xilinx.com:user:tdc:1.0) from (Rev. 10) to (Rev. 12)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Fri Jul 13 13:34:00 2018
| Host         : HEP-PC running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_tdc_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_tdc_0_1 (xilinx.com:user:tdc:1.0) from (Rev. 9) to (Rev. 10)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Fri Jul 13 13:00:14 2018
| Host         : HEP-PC running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_tdc_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_tdc_0_1 (xilinx.com:user:tdc:1.0) from (Rev. 8) to (Rev. 9)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_tdc_0_1'. These changes may impact your design.


-Upgraded port 'dtmroc_data_out' width 1 differs from original width 48







Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Fri Jul 13 12:57:53 2018
| Host         : HEP-PC running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_tdc_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_tdc_0_1 (xilinx.com:user:tdc:1.0) from (Rev. 7) to (Rev. 8)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Fri Jul 13 11:45:56 2018
| Host         : HEP-PC running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_tdc_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_tdc_0_1 (xilinx.com:user:tdc:1.0) from (Rev. 6) to (Rev. 7)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_tdc_0_1'. These changes may impact your design.


-Upgrade has removed port 'data_mode_cmd'

-Upgrade has added port 'data_mode_cmd_out'







Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Thu Jul 12 12:01:31 2018
| Host         : HEP-PC running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_tdc_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_tdc_0_1 (xilinx.com:user:tdc:1.0) from (Rev. 5) to (Rev. 6)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'design_1_tdc_0_1'.


-Upgrade has added interface 'BRAM_PORT_A' (xilinx.com:interface:bram:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_tdc_0_1'. These changes may impact your design.


-Upgrade has added port 'bramaddr'

-Upgrade has added port 'bramclk'

-Upgrade has added port 'bramen'

-Upgrade has added port 'bramrddata'

-Upgrade has added port 'bramrst'

-Upgrade has added port 'bramwe'

-Upgrade has added port 'bramwrdata'







Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Thu Jul 12 11:38:50 2018
| Host         : HEP-PC running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_tdc_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_tdc_0_1 (xilinx.com:user:tdc:1.0) from (Rev. 4) to (Rev. 5)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_tdc_0_1'. These changes may impact your design.


-Upgrade has added port 'clk120'

-Upgrade has added port 'clk40'

-Upgrade has added port 'comparators'

-Upgrade has added port 'dac_spi'

-Upgrade has added port 'data_mode_cmd'

-Upgrade has added port 'dtmroc_data_out'

-Upgrade has added port 'is_data_mode'







Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Thu Jul 12 11:10:26 2018
| Host         : HEP-PC running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_tdc_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_tdc_0_1 (xilinx.com:user:tdc:1.0) from (Rev. 3) to (Rev. 4)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Thu Jul 12 11:08:40 2018
| Host         : HEP-PC running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_tdc_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_tdc_0_1 (xilinx.com:user:tdc:1.0) from (Rev. 2) to (Rev. 3)

