INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/rtl/Conv_Kernel_2by2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_Kernel_2by2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_Kernel_3by3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/rtl/FP_Round.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FP_Round
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sim_1/new/Conv_Kernel_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_Kernel_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/sim/Mult_Add_Pipelined_COL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mult_Add_Pipelined_COL'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_NC/sim/Mult_Add_Pipelined_NC.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mult_Add_Pipelined_NC'
