
ClimbingWheelchair.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009e9c  080001b0  080001b0  000101b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002cc  0800a04c  0800a04c  0001a04c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a318  0800a318  00020170  2**0
                  CONTENTS
  4 .ARM          00000008  0800a318  0800a318  0001a318  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a320  0800a320  00020170  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a320  0800a320  0001a320  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a324  0800a324  0001a324  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000170  20000000  0800a328  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000500  20000170  0800a498  00020170  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000670  0800a498  00020670  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020170  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001bfea  00000000  00000000  000201a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003e12  00000000  00000000  0003c18a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001510  00000000  00000000  0003ffa0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001340  00000000  00000000  000414b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002725d  00000000  00000000  000427f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001df38  00000000  00000000  00069a4d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e1fec  00000000  00000000  00087985  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00169971  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000582c  00000000  00000000  001699c4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000170 	.word	0x20000170
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800a034 	.word	0x0800a034

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000174 	.word	0x20000174
 80001ec:	0800a034 	.word	0x0800a034

080001f0 <__aeabi_drsub>:
 80001f0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001f4:	e002      	b.n	80001fc <__adddf3>
 80001f6:	bf00      	nop

080001f8 <__aeabi_dsub>:
 80001f8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001fc <__adddf3>:
 80001fc:	b530      	push	{r4, r5, lr}
 80001fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000202:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000206:	ea94 0f05 	teq	r4, r5
 800020a:	bf08      	it	eq
 800020c:	ea90 0f02 	teqeq	r0, r2
 8000210:	bf1f      	itttt	ne
 8000212:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000216:	ea55 0c02 	orrsne.w	ip, r5, r2
 800021a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800021e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000222:	f000 80e2 	beq.w	80003ea <__adddf3+0x1ee>
 8000226:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800022a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800022e:	bfb8      	it	lt
 8000230:	426d      	neglt	r5, r5
 8000232:	dd0c      	ble.n	800024e <__adddf3+0x52>
 8000234:	442c      	add	r4, r5
 8000236:	ea80 0202 	eor.w	r2, r0, r2
 800023a:	ea81 0303 	eor.w	r3, r1, r3
 800023e:	ea82 0000 	eor.w	r0, r2, r0
 8000242:	ea83 0101 	eor.w	r1, r3, r1
 8000246:	ea80 0202 	eor.w	r2, r0, r2
 800024a:	ea81 0303 	eor.w	r3, r1, r3
 800024e:	2d36      	cmp	r5, #54	; 0x36
 8000250:	bf88      	it	hi
 8000252:	bd30      	pophi	{r4, r5, pc}
 8000254:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000258:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800025c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000260:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000264:	d002      	beq.n	800026c <__adddf3+0x70>
 8000266:	4240      	negs	r0, r0
 8000268:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800026c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000270:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000274:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000278:	d002      	beq.n	8000280 <__adddf3+0x84>
 800027a:	4252      	negs	r2, r2
 800027c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000280:	ea94 0f05 	teq	r4, r5
 8000284:	f000 80a7 	beq.w	80003d6 <__adddf3+0x1da>
 8000288:	f1a4 0401 	sub.w	r4, r4, #1
 800028c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000290:	db0d      	blt.n	80002ae <__adddf3+0xb2>
 8000292:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000296:	fa22 f205 	lsr.w	r2, r2, r5
 800029a:	1880      	adds	r0, r0, r2
 800029c:	f141 0100 	adc.w	r1, r1, #0
 80002a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002a4:	1880      	adds	r0, r0, r2
 80002a6:	fa43 f305 	asr.w	r3, r3, r5
 80002aa:	4159      	adcs	r1, r3
 80002ac:	e00e      	b.n	80002cc <__adddf3+0xd0>
 80002ae:	f1a5 0520 	sub.w	r5, r5, #32
 80002b2:	f10e 0e20 	add.w	lr, lr, #32
 80002b6:	2a01      	cmp	r2, #1
 80002b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002bc:	bf28      	it	cs
 80002be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002c2:	fa43 f305 	asr.w	r3, r3, r5
 80002c6:	18c0      	adds	r0, r0, r3
 80002c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002d0:	d507      	bpl.n	80002e2 <__adddf3+0xe6>
 80002d2:	f04f 0e00 	mov.w	lr, #0
 80002d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002de:	eb6e 0101 	sbc.w	r1, lr, r1
 80002e2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002e6:	d31b      	bcc.n	8000320 <__adddf3+0x124>
 80002e8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002ec:	d30c      	bcc.n	8000308 <__adddf3+0x10c>
 80002ee:	0849      	lsrs	r1, r1, #1
 80002f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80002f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002f8:	f104 0401 	add.w	r4, r4, #1
 80002fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000300:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000304:	f080 809a 	bcs.w	800043c <__adddf3+0x240>
 8000308:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800030c:	bf08      	it	eq
 800030e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000312:	f150 0000 	adcs.w	r0, r0, #0
 8000316:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800031a:	ea41 0105 	orr.w	r1, r1, r5
 800031e:	bd30      	pop	{r4, r5, pc}
 8000320:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000324:	4140      	adcs	r0, r0
 8000326:	eb41 0101 	adc.w	r1, r1, r1
 800032a:	3c01      	subs	r4, #1
 800032c:	bf28      	it	cs
 800032e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000332:	d2e9      	bcs.n	8000308 <__adddf3+0x10c>
 8000334:	f091 0f00 	teq	r1, #0
 8000338:	bf04      	itt	eq
 800033a:	4601      	moveq	r1, r0
 800033c:	2000      	moveq	r0, #0
 800033e:	fab1 f381 	clz	r3, r1
 8000342:	bf08      	it	eq
 8000344:	3320      	addeq	r3, #32
 8000346:	f1a3 030b 	sub.w	r3, r3, #11
 800034a:	f1b3 0220 	subs.w	r2, r3, #32
 800034e:	da0c      	bge.n	800036a <__adddf3+0x16e>
 8000350:	320c      	adds	r2, #12
 8000352:	dd08      	ble.n	8000366 <__adddf3+0x16a>
 8000354:	f102 0c14 	add.w	ip, r2, #20
 8000358:	f1c2 020c 	rsb	r2, r2, #12
 800035c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000360:	fa21 f102 	lsr.w	r1, r1, r2
 8000364:	e00c      	b.n	8000380 <__adddf3+0x184>
 8000366:	f102 0214 	add.w	r2, r2, #20
 800036a:	bfd8      	it	le
 800036c:	f1c2 0c20 	rsble	ip, r2, #32
 8000370:	fa01 f102 	lsl.w	r1, r1, r2
 8000374:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000378:	bfdc      	itt	le
 800037a:	ea41 010c 	orrle.w	r1, r1, ip
 800037e:	4090      	lslle	r0, r2
 8000380:	1ae4      	subs	r4, r4, r3
 8000382:	bfa2      	ittt	ge
 8000384:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000388:	4329      	orrge	r1, r5
 800038a:	bd30      	popge	{r4, r5, pc}
 800038c:	ea6f 0404 	mvn.w	r4, r4
 8000390:	3c1f      	subs	r4, #31
 8000392:	da1c      	bge.n	80003ce <__adddf3+0x1d2>
 8000394:	340c      	adds	r4, #12
 8000396:	dc0e      	bgt.n	80003b6 <__adddf3+0x1ba>
 8000398:	f104 0414 	add.w	r4, r4, #20
 800039c:	f1c4 0220 	rsb	r2, r4, #32
 80003a0:	fa20 f004 	lsr.w	r0, r0, r4
 80003a4:	fa01 f302 	lsl.w	r3, r1, r2
 80003a8:	ea40 0003 	orr.w	r0, r0, r3
 80003ac:	fa21 f304 	lsr.w	r3, r1, r4
 80003b0:	ea45 0103 	orr.w	r1, r5, r3
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	f1c4 040c 	rsb	r4, r4, #12
 80003ba:	f1c4 0220 	rsb	r2, r4, #32
 80003be:	fa20 f002 	lsr.w	r0, r0, r2
 80003c2:	fa01 f304 	lsl.w	r3, r1, r4
 80003c6:	ea40 0003 	orr.w	r0, r0, r3
 80003ca:	4629      	mov	r1, r5
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	fa21 f004 	lsr.w	r0, r1, r4
 80003d2:	4629      	mov	r1, r5
 80003d4:	bd30      	pop	{r4, r5, pc}
 80003d6:	f094 0f00 	teq	r4, #0
 80003da:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003de:	bf06      	itte	eq
 80003e0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003e4:	3401      	addeq	r4, #1
 80003e6:	3d01      	subne	r5, #1
 80003e8:	e74e      	b.n	8000288 <__adddf3+0x8c>
 80003ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ee:	bf18      	it	ne
 80003f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003f4:	d029      	beq.n	800044a <__adddf3+0x24e>
 80003f6:	ea94 0f05 	teq	r4, r5
 80003fa:	bf08      	it	eq
 80003fc:	ea90 0f02 	teqeq	r0, r2
 8000400:	d005      	beq.n	800040e <__adddf3+0x212>
 8000402:	ea54 0c00 	orrs.w	ip, r4, r0
 8000406:	bf04      	itt	eq
 8000408:	4619      	moveq	r1, r3
 800040a:	4610      	moveq	r0, r2
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	ea91 0f03 	teq	r1, r3
 8000412:	bf1e      	ittt	ne
 8000414:	2100      	movne	r1, #0
 8000416:	2000      	movne	r0, #0
 8000418:	bd30      	popne	{r4, r5, pc}
 800041a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800041e:	d105      	bne.n	800042c <__adddf3+0x230>
 8000420:	0040      	lsls	r0, r0, #1
 8000422:	4149      	adcs	r1, r1
 8000424:	bf28      	it	cs
 8000426:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800042a:	bd30      	pop	{r4, r5, pc}
 800042c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000430:	bf3c      	itt	cc
 8000432:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000436:	bd30      	popcc	{r4, r5, pc}
 8000438:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800043c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000440:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000444:	f04f 0000 	mov.w	r0, #0
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800044e:	bf1a      	itte	ne
 8000450:	4619      	movne	r1, r3
 8000452:	4610      	movne	r0, r2
 8000454:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000458:	bf1c      	itt	ne
 800045a:	460b      	movne	r3, r1
 800045c:	4602      	movne	r2, r0
 800045e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000462:	bf06      	itte	eq
 8000464:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000468:	ea91 0f03 	teqeq	r1, r3
 800046c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	bf00      	nop

08000474 <__aeabi_ui2d>:
 8000474:	f090 0f00 	teq	r0, #0
 8000478:	bf04      	itt	eq
 800047a:	2100      	moveq	r1, #0
 800047c:	4770      	bxeq	lr
 800047e:	b530      	push	{r4, r5, lr}
 8000480:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000484:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000488:	f04f 0500 	mov.w	r5, #0
 800048c:	f04f 0100 	mov.w	r1, #0
 8000490:	e750      	b.n	8000334 <__adddf3+0x138>
 8000492:	bf00      	nop

08000494 <__aeabi_i2d>:
 8000494:	f090 0f00 	teq	r0, #0
 8000498:	bf04      	itt	eq
 800049a:	2100      	moveq	r1, #0
 800049c:	4770      	bxeq	lr
 800049e:	b530      	push	{r4, r5, lr}
 80004a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004a8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004ac:	bf48      	it	mi
 80004ae:	4240      	negmi	r0, r0
 80004b0:	f04f 0100 	mov.w	r1, #0
 80004b4:	e73e      	b.n	8000334 <__adddf3+0x138>
 80004b6:	bf00      	nop

080004b8 <__aeabi_f2d>:
 80004b8:	0042      	lsls	r2, r0, #1
 80004ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004be:	ea4f 0131 	mov.w	r1, r1, rrx
 80004c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004c6:	bf1f      	itttt	ne
 80004c8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004cc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004d0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004d4:	4770      	bxne	lr
 80004d6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004da:	bf08      	it	eq
 80004dc:	4770      	bxeq	lr
 80004de:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004e2:	bf04      	itt	eq
 80004e4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004e8:	4770      	bxeq	lr
 80004ea:	b530      	push	{r4, r5, lr}
 80004ec:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004f0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004f4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004f8:	e71c      	b.n	8000334 <__adddf3+0x138>
 80004fa:	bf00      	nop

080004fc <__aeabi_ul2d>:
 80004fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000500:	bf08      	it	eq
 8000502:	4770      	bxeq	lr
 8000504:	b530      	push	{r4, r5, lr}
 8000506:	f04f 0500 	mov.w	r5, #0
 800050a:	e00a      	b.n	8000522 <__aeabi_l2d+0x16>

0800050c <__aeabi_l2d>:
 800050c:	ea50 0201 	orrs.w	r2, r0, r1
 8000510:	bf08      	it	eq
 8000512:	4770      	bxeq	lr
 8000514:	b530      	push	{r4, r5, lr}
 8000516:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800051a:	d502      	bpl.n	8000522 <__aeabi_l2d+0x16>
 800051c:	4240      	negs	r0, r0
 800051e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000522:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000526:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800052a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800052e:	f43f aed8 	beq.w	80002e2 <__adddf3+0xe6>
 8000532:	f04f 0203 	mov.w	r2, #3
 8000536:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800053a:	bf18      	it	ne
 800053c:	3203      	addne	r2, #3
 800053e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000542:	bf18      	it	ne
 8000544:	3203      	addne	r2, #3
 8000546:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800054a:	f1c2 0320 	rsb	r3, r2, #32
 800054e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000552:	fa20 f002 	lsr.w	r0, r0, r2
 8000556:	fa01 fe03 	lsl.w	lr, r1, r3
 800055a:	ea40 000e 	orr.w	r0, r0, lr
 800055e:	fa21 f102 	lsr.w	r1, r1, r2
 8000562:	4414      	add	r4, r2
 8000564:	e6bd      	b.n	80002e2 <__adddf3+0xe6>
 8000566:	bf00      	nop

08000568 <__aeabi_dmul>:
 8000568:	b570      	push	{r4, r5, r6, lr}
 800056a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800056e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000572:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000576:	bf1d      	ittte	ne
 8000578:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800057c:	ea94 0f0c 	teqne	r4, ip
 8000580:	ea95 0f0c 	teqne	r5, ip
 8000584:	f000 f8de 	bleq	8000744 <__aeabi_dmul+0x1dc>
 8000588:	442c      	add	r4, r5
 800058a:	ea81 0603 	eor.w	r6, r1, r3
 800058e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000592:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000596:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800059a:	bf18      	it	ne
 800059c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005a8:	d038      	beq.n	800061c <__aeabi_dmul+0xb4>
 80005aa:	fba0 ce02 	umull	ip, lr, r0, r2
 80005ae:	f04f 0500 	mov.w	r5, #0
 80005b2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005b6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005ba:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005be:	f04f 0600 	mov.w	r6, #0
 80005c2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005c6:	f09c 0f00 	teq	ip, #0
 80005ca:	bf18      	it	ne
 80005cc:	f04e 0e01 	orrne.w	lr, lr, #1
 80005d0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005d4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005d8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005dc:	d204      	bcs.n	80005e8 <__aeabi_dmul+0x80>
 80005de:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005e2:	416d      	adcs	r5, r5
 80005e4:	eb46 0606 	adc.w	r6, r6, r6
 80005e8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005ec:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005f0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005f4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005f8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005fc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000600:	bf88      	it	hi
 8000602:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000606:	d81e      	bhi.n	8000646 <__aeabi_dmul+0xde>
 8000608:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800060c:	bf08      	it	eq
 800060e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000612:	f150 0000 	adcs.w	r0, r0, #0
 8000616:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800061a:	bd70      	pop	{r4, r5, r6, pc}
 800061c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000620:	ea46 0101 	orr.w	r1, r6, r1
 8000624:	ea40 0002 	orr.w	r0, r0, r2
 8000628:	ea81 0103 	eor.w	r1, r1, r3
 800062c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000630:	bfc2      	ittt	gt
 8000632:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000636:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800063a:	bd70      	popgt	{r4, r5, r6, pc}
 800063c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000640:	f04f 0e00 	mov.w	lr, #0
 8000644:	3c01      	subs	r4, #1
 8000646:	f300 80ab 	bgt.w	80007a0 <__aeabi_dmul+0x238>
 800064a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800064e:	bfde      	ittt	le
 8000650:	2000      	movle	r0, #0
 8000652:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000656:	bd70      	pople	{r4, r5, r6, pc}
 8000658:	f1c4 0400 	rsb	r4, r4, #0
 800065c:	3c20      	subs	r4, #32
 800065e:	da35      	bge.n	80006cc <__aeabi_dmul+0x164>
 8000660:	340c      	adds	r4, #12
 8000662:	dc1b      	bgt.n	800069c <__aeabi_dmul+0x134>
 8000664:	f104 0414 	add.w	r4, r4, #20
 8000668:	f1c4 0520 	rsb	r5, r4, #32
 800066c:	fa00 f305 	lsl.w	r3, r0, r5
 8000670:	fa20 f004 	lsr.w	r0, r0, r4
 8000674:	fa01 f205 	lsl.w	r2, r1, r5
 8000678:	ea40 0002 	orr.w	r0, r0, r2
 800067c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000680:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000684:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000688:	fa21 f604 	lsr.w	r6, r1, r4
 800068c:	eb42 0106 	adc.w	r1, r2, r6
 8000690:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000694:	bf08      	it	eq
 8000696:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f1c4 040c 	rsb	r4, r4, #12
 80006a0:	f1c4 0520 	rsb	r5, r4, #32
 80006a4:	fa00 f304 	lsl.w	r3, r0, r4
 80006a8:	fa20 f005 	lsr.w	r0, r0, r5
 80006ac:	fa01 f204 	lsl.w	r2, r1, r4
 80006b0:	ea40 0002 	orr.w	r0, r0, r2
 80006b4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006b8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006bc:	f141 0100 	adc.w	r1, r1, #0
 80006c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006c4:	bf08      	it	eq
 80006c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f1c4 0520 	rsb	r5, r4, #32
 80006d0:	fa00 f205 	lsl.w	r2, r0, r5
 80006d4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006d8:	fa20 f304 	lsr.w	r3, r0, r4
 80006dc:	fa01 f205 	lsl.w	r2, r1, r5
 80006e0:	ea43 0302 	orr.w	r3, r3, r2
 80006e4:	fa21 f004 	lsr.w	r0, r1, r4
 80006e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006ec:	fa21 f204 	lsr.w	r2, r1, r4
 80006f0:	ea20 0002 	bic.w	r0, r0, r2
 80006f4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006fc:	bf08      	it	eq
 80006fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000702:	bd70      	pop	{r4, r5, r6, pc}
 8000704:	f094 0f00 	teq	r4, #0
 8000708:	d10f      	bne.n	800072a <__aeabi_dmul+0x1c2>
 800070a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800070e:	0040      	lsls	r0, r0, #1
 8000710:	eb41 0101 	adc.w	r1, r1, r1
 8000714:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000718:	bf08      	it	eq
 800071a:	3c01      	subeq	r4, #1
 800071c:	d0f7      	beq.n	800070e <__aeabi_dmul+0x1a6>
 800071e:	ea41 0106 	orr.w	r1, r1, r6
 8000722:	f095 0f00 	teq	r5, #0
 8000726:	bf18      	it	ne
 8000728:	4770      	bxne	lr
 800072a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800072e:	0052      	lsls	r2, r2, #1
 8000730:	eb43 0303 	adc.w	r3, r3, r3
 8000734:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000738:	bf08      	it	eq
 800073a:	3d01      	subeq	r5, #1
 800073c:	d0f7      	beq.n	800072e <__aeabi_dmul+0x1c6>
 800073e:	ea43 0306 	orr.w	r3, r3, r6
 8000742:	4770      	bx	lr
 8000744:	ea94 0f0c 	teq	r4, ip
 8000748:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800074c:	bf18      	it	ne
 800074e:	ea95 0f0c 	teqne	r5, ip
 8000752:	d00c      	beq.n	800076e <__aeabi_dmul+0x206>
 8000754:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000758:	bf18      	it	ne
 800075a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800075e:	d1d1      	bne.n	8000704 <__aeabi_dmul+0x19c>
 8000760:	ea81 0103 	eor.w	r1, r1, r3
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	f04f 0000 	mov.w	r0, #0
 800076c:	bd70      	pop	{r4, r5, r6, pc}
 800076e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000772:	bf06      	itte	eq
 8000774:	4610      	moveq	r0, r2
 8000776:	4619      	moveq	r1, r3
 8000778:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800077c:	d019      	beq.n	80007b2 <__aeabi_dmul+0x24a>
 800077e:	ea94 0f0c 	teq	r4, ip
 8000782:	d102      	bne.n	800078a <__aeabi_dmul+0x222>
 8000784:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000788:	d113      	bne.n	80007b2 <__aeabi_dmul+0x24a>
 800078a:	ea95 0f0c 	teq	r5, ip
 800078e:	d105      	bne.n	800079c <__aeabi_dmul+0x234>
 8000790:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000794:	bf1c      	itt	ne
 8000796:	4610      	movne	r0, r2
 8000798:	4619      	movne	r1, r3
 800079a:	d10a      	bne.n	80007b2 <__aeabi_dmul+0x24a>
 800079c:	ea81 0103 	eor.w	r1, r1, r3
 80007a0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007a4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007a8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007ac:	f04f 0000 	mov.w	r0, #0
 80007b0:	bd70      	pop	{r4, r5, r6, pc}
 80007b2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007b6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007ba:	bd70      	pop	{r4, r5, r6, pc}

080007bc <__aeabi_ddiv>:
 80007bc:	b570      	push	{r4, r5, r6, lr}
 80007be:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007c2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007c6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007ca:	bf1d      	ittte	ne
 80007cc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007d0:	ea94 0f0c 	teqne	r4, ip
 80007d4:	ea95 0f0c 	teqne	r5, ip
 80007d8:	f000 f8a7 	bleq	800092a <__aeabi_ddiv+0x16e>
 80007dc:	eba4 0405 	sub.w	r4, r4, r5
 80007e0:	ea81 0e03 	eor.w	lr, r1, r3
 80007e4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007ec:	f000 8088 	beq.w	8000900 <__aeabi_ddiv+0x144>
 80007f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007f4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007f8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007fc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000800:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000804:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000808:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800080c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000810:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000814:	429d      	cmp	r5, r3
 8000816:	bf08      	it	eq
 8000818:	4296      	cmpeq	r6, r2
 800081a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800081e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000822:	d202      	bcs.n	800082a <__aeabi_ddiv+0x6e>
 8000824:	085b      	lsrs	r3, r3, #1
 8000826:	ea4f 0232 	mov.w	r2, r2, rrx
 800082a:	1ab6      	subs	r6, r6, r2
 800082c:	eb65 0503 	sbc.w	r5, r5, r3
 8000830:	085b      	lsrs	r3, r3, #1
 8000832:	ea4f 0232 	mov.w	r2, r2, rrx
 8000836:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800083a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000880:	085b      	lsrs	r3, r3, #1
 8000882:	ea4f 0232 	mov.w	r2, r2, rrx
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000898:	ea55 0e06 	orrs.w	lr, r5, r6
 800089c:	d018      	beq.n	80008d0 <__aeabi_ddiv+0x114>
 800089e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008a2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008a6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008aa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008ae:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008b2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008b6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008ba:	d1c0      	bne.n	800083e <__aeabi_ddiv+0x82>
 80008bc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008c0:	d10b      	bne.n	80008da <__aeabi_ddiv+0x11e>
 80008c2:	ea41 0100 	orr.w	r1, r1, r0
 80008c6:	f04f 0000 	mov.w	r0, #0
 80008ca:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008ce:	e7b6      	b.n	800083e <__aeabi_ddiv+0x82>
 80008d0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008d4:	bf04      	itt	eq
 80008d6:	4301      	orreq	r1, r0
 80008d8:	2000      	moveq	r0, #0
 80008da:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008de:	bf88      	it	hi
 80008e0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008e4:	f63f aeaf 	bhi.w	8000646 <__aeabi_dmul+0xde>
 80008e8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008ec:	bf04      	itt	eq
 80008ee:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008f6:	f150 0000 	adcs.w	r0, r0, #0
 80008fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	pop	{r4, r5, r6, pc}
 8000900:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000904:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000908:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800090c:	bfc2      	ittt	gt
 800090e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000912:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000916:	bd70      	popgt	{r4, r5, r6, pc}
 8000918:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800091c:	f04f 0e00 	mov.w	lr, #0
 8000920:	3c01      	subs	r4, #1
 8000922:	e690      	b.n	8000646 <__aeabi_dmul+0xde>
 8000924:	ea45 0e06 	orr.w	lr, r5, r6
 8000928:	e68d      	b.n	8000646 <__aeabi_dmul+0xde>
 800092a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800092e:	ea94 0f0c 	teq	r4, ip
 8000932:	bf08      	it	eq
 8000934:	ea95 0f0c 	teqeq	r5, ip
 8000938:	f43f af3b 	beq.w	80007b2 <__aeabi_dmul+0x24a>
 800093c:	ea94 0f0c 	teq	r4, ip
 8000940:	d10a      	bne.n	8000958 <__aeabi_ddiv+0x19c>
 8000942:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000946:	f47f af34 	bne.w	80007b2 <__aeabi_dmul+0x24a>
 800094a:	ea95 0f0c 	teq	r5, ip
 800094e:	f47f af25 	bne.w	800079c <__aeabi_dmul+0x234>
 8000952:	4610      	mov	r0, r2
 8000954:	4619      	mov	r1, r3
 8000956:	e72c      	b.n	80007b2 <__aeabi_dmul+0x24a>
 8000958:	ea95 0f0c 	teq	r5, ip
 800095c:	d106      	bne.n	800096c <__aeabi_ddiv+0x1b0>
 800095e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000962:	f43f aefd 	beq.w	8000760 <__aeabi_dmul+0x1f8>
 8000966:	4610      	mov	r0, r2
 8000968:	4619      	mov	r1, r3
 800096a:	e722      	b.n	80007b2 <__aeabi_dmul+0x24a>
 800096c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000970:	bf18      	it	ne
 8000972:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000976:	f47f aec5 	bne.w	8000704 <__aeabi_dmul+0x19c>
 800097a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800097e:	f47f af0d 	bne.w	800079c <__aeabi_dmul+0x234>
 8000982:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000986:	f47f aeeb 	bne.w	8000760 <__aeabi_dmul+0x1f8>
 800098a:	e712      	b.n	80007b2 <__aeabi_dmul+0x24a>

0800098c <__gedf2>:
 800098c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000990:	e006      	b.n	80009a0 <__cmpdf2+0x4>
 8000992:	bf00      	nop

08000994 <__ledf2>:
 8000994:	f04f 0c01 	mov.w	ip, #1
 8000998:	e002      	b.n	80009a0 <__cmpdf2+0x4>
 800099a:	bf00      	nop

0800099c <__cmpdf2>:
 800099c:	f04f 0c01 	mov.w	ip, #1
 80009a0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009a4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009a8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009ac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009b0:	bf18      	it	ne
 80009b2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009b6:	d01b      	beq.n	80009f0 <__cmpdf2+0x54>
 80009b8:	b001      	add	sp, #4
 80009ba:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009be:	bf0c      	ite	eq
 80009c0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009c4:	ea91 0f03 	teqne	r1, r3
 80009c8:	bf02      	ittt	eq
 80009ca:	ea90 0f02 	teqeq	r0, r2
 80009ce:	2000      	moveq	r0, #0
 80009d0:	4770      	bxeq	lr
 80009d2:	f110 0f00 	cmn.w	r0, #0
 80009d6:	ea91 0f03 	teq	r1, r3
 80009da:	bf58      	it	pl
 80009dc:	4299      	cmppl	r1, r3
 80009de:	bf08      	it	eq
 80009e0:	4290      	cmpeq	r0, r2
 80009e2:	bf2c      	ite	cs
 80009e4:	17d8      	asrcs	r0, r3, #31
 80009e6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009ea:	f040 0001 	orr.w	r0, r0, #1
 80009ee:	4770      	bx	lr
 80009f0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009f4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f8:	d102      	bne.n	8000a00 <__cmpdf2+0x64>
 80009fa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009fe:	d107      	bne.n	8000a10 <__cmpdf2+0x74>
 8000a00:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a04:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a08:	d1d6      	bne.n	80009b8 <__cmpdf2+0x1c>
 8000a0a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a0e:	d0d3      	beq.n	80009b8 <__cmpdf2+0x1c>
 8000a10:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a14:	4770      	bx	lr
 8000a16:	bf00      	nop

08000a18 <__aeabi_cdrcmple>:
 8000a18:	4684      	mov	ip, r0
 8000a1a:	4610      	mov	r0, r2
 8000a1c:	4662      	mov	r2, ip
 8000a1e:	468c      	mov	ip, r1
 8000a20:	4619      	mov	r1, r3
 8000a22:	4663      	mov	r3, ip
 8000a24:	e000      	b.n	8000a28 <__aeabi_cdcmpeq>
 8000a26:	bf00      	nop

08000a28 <__aeabi_cdcmpeq>:
 8000a28:	b501      	push	{r0, lr}
 8000a2a:	f7ff ffb7 	bl	800099c <__cmpdf2>
 8000a2e:	2800      	cmp	r0, #0
 8000a30:	bf48      	it	mi
 8000a32:	f110 0f00 	cmnmi.w	r0, #0
 8000a36:	bd01      	pop	{r0, pc}

08000a38 <__aeabi_dcmpeq>:
 8000a38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a3c:	f7ff fff4 	bl	8000a28 <__aeabi_cdcmpeq>
 8000a40:	bf0c      	ite	eq
 8000a42:	2001      	moveq	r0, #1
 8000a44:	2000      	movne	r0, #0
 8000a46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4a:	bf00      	nop

08000a4c <__aeabi_dcmplt>:
 8000a4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a50:	f7ff ffea 	bl	8000a28 <__aeabi_cdcmpeq>
 8000a54:	bf34      	ite	cc
 8000a56:	2001      	movcc	r0, #1
 8000a58:	2000      	movcs	r0, #0
 8000a5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5e:	bf00      	nop

08000a60 <__aeabi_dcmple>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff ffe0 	bl	8000a28 <__aeabi_cdcmpeq>
 8000a68:	bf94      	ite	ls
 8000a6a:	2001      	movls	r0, #1
 8000a6c:	2000      	movhi	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmpge>:
 8000a74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a78:	f7ff ffce 	bl	8000a18 <__aeabi_cdrcmple>
 8000a7c:	bf94      	ite	ls
 8000a7e:	2001      	movls	r0, #1
 8000a80:	2000      	movhi	r0, #0
 8000a82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a86:	bf00      	nop

08000a88 <__aeabi_dcmpgt>:
 8000a88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a8c:	f7ff ffc4 	bl	8000a18 <__aeabi_cdrcmple>
 8000a90:	bf34      	ite	cc
 8000a92:	2001      	movcc	r0, #1
 8000a94:	2000      	movcs	r0, #0
 8000a96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9a:	bf00      	nop

08000a9c <__aeabi_d2iz>:
 8000a9c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000aa0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000aa4:	d215      	bcs.n	8000ad2 <__aeabi_d2iz+0x36>
 8000aa6:	d511      	bpl.n	8000acc <__aeabi_d2iz+0x30>
 8000aa8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000aac:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ab0:	d912      	bls.n	8000ad8 <__aeabi_d2iz+0x3c>
 8000ab2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ab6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aba:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000abe:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ac2:	fa23 f002 	lsr.w	r0, r3, r2
 8000ac6:	bf18      	it	ne
 8000ac8:	4240      	negne	r0, r0
 8000aca:	4770      	bx	lr
 8000acc:	f04f 0000 	mov.w	r0, #0
 8000ad0:	4770      	bx	lr
 8000ad2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ad6:	d105      	bne.n	8000ae4 <__aeabi_d2iz+0x48>
 8000ad8:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000adc:	bf08      	it	eq
 8000ade:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000ae2:	4770      	bx	lr
 8000ae4:	f04f 0000 	mov.w	r0, #0
 8000ae8:	4770      	bx	lr
 8000aea:	bf00      	nop

08000aec <__aeabi_d2uiz>:
 8000aec:	004a      	lsls	r2, r1, #1
 8000aee:	d211      	bcs.n	8000b14 <__aeabi_d2uiz+0x28>
 8000af0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000af4:	d211      	bcs.n	8000b1a <__aeabi_d2uiz+0x2e>
 8000af6:	d50d      	bpl.n	8000b14 <__aeabi_d2uiz+0x28>
 8000af8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000afc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b00:	d40e      	bmi.n	8000b20 <__aeabi_d2uiz+0x34>
 8000b02:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b06:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b0a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b0e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b12:	4770      	bx	lr
 8000b14:	f04f 0000 	mov.w	r0, #0
 8000b18:	4770      	bx	lr
 8000b1a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b1e:	d102      	bne.n	8000b26 <__aeabi_d2uiz+0x3a>
 8000b20:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000b24:	4770      	bx	lr
 8000b26:	f04f 0000 	mov.w	r0, #0
 8000b2a:	4770      	bx	lr

08000b2c <__aeabi_d2f>:
 8000b2c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b30:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b34:	bf24      	itt	cs
 8000b36:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b3a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b3e:	d90d      	bls.n	8000b5c <__aeabi_d2f+0x30>
 8000b40:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b44:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b48:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b4c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b50:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b54:	bf08      	it	eq
 8000b56:	f020 0001 	biceq.w	r0, r0, #1
 8000b5a:	4770      	bx	lr
 8000b5c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b60:	d121      	bne.n	8000ba6 <__aeabi_d2f+0x7a>
 8000b62:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b66:	bfbc      	itt	lt
 8000b68:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b6c:	4770      	bxlt	lr
 8000b6e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b72:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b76:	f1c2 0218 	rsb	r2, r2, #24
 8000b7a:	f1c2 0c20 	rsb	ip, r2, #32
 8000b7e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b82:	fa20 f002 	lsr.w	r0, r0, r2
 8000b86:	bf18      	it	ne
 8000b88:	f040 0001 	orrne.w	r0, r0, #1
 8000b8c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b90:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b94:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b98:	ea40 000c 	orr.w	r0, r0, ip
 8000b9c:	fa23 f302 	lsr.w	r3, r3, r2
 8000ba0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ba4:	e7cc      	b.n	8000b40 <__aeabi_d2f+0x14>
 8000ba6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000baa:	d107      	bne.n	8000bbc <__aeabi_d2f+0x90>
 8000bac:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bb0:	bf1e      	ittt	ne
 8000bb2:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000bb6:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000bba:	4770      	bxne	lr
 8000bbc:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000bc0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000bc4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bc8:	4770      	bx	lr
 8000bca:	bf00      	nop

08000bcc <__aeabi_uldivmod>:
 8000bcc:	b953      	cbnz	r3, 8000be4 <__aeabi_uldivmod+0x18>
 8000bce:	b94a      	cbnz	r2, 8000be4 <__aeabi_uldivmod+0x18>
 8000bd0:	2900      	cmp	r1, #0
 8000bd2:	bf08      	it	eq
 8000bd4:	2800      	cmpeq	r0, #0
 8000bd6:	bf1c      	itt	ne
 8000bd8:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000bdc:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000be0:	f000 b96e 	b.w	8000ec0 <__aeabi_idiv0>
 8000be4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000be8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bec:	f000 f806 	bl	8000bfc <__udivmoddi4>
 8000bf0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bf4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bf8:	b004      	add	sp, #16
 8000bfa:	4770      	bx	lr

08000bfc <__udivmoddi4>:
 8000bfc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c00:	9d08      	ldr	r5, [sp, #32]
 8000c02:	4604      	mov	r4, r0
 8000c04:	468c      	mov	ip, r1
 8000c06:	2b00      	cmp	r3, #0
 8000c08:	f040 8083 	bne.w	8000d12 <__udivmoddi4+0x116>
 8000c0c:	428a      	cmp	r2, r1
 8000c0e:	4617      	mov	r7, r2
 8000c10:	d947      	bls.n	8000ca2 <__udivmoddi4+0xa6>
 8000c12:	fab2 f282 	clz	r2, r2
 8000c16:	b142      	cbz	r2, 8000c2a <__udivmoddi4+0x2e>
 8000c18:	f1c2 0020 	rsb	r0, r2, #32
 8000c1c:	fa24 f000 	lsr.w	r0, r4, r0
 8000c20:	4091      	lsls	r1, r2
 8000c22:	4097      	lsls	r7, r2
 8000c24:	ea40 0c01 	orr.w	ip, r0, r1
 8000c28:	4094      	lsls	r4, r2
 8000c2a:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000c2e:	0c23      	lsrs	r3, r4, #16
 8000c30:	fbbc f6f8 	udiv	r6, ip, r8
 8000c34:	fa1f fe87 	uxth.w	lr, r7
 8000c38:	fb08 c116 	mls	r1, r8, r6, ip
 8000c3c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c40:	fb06 f10e 	mul.w	r1, r6, lr
 8000c44:	4299      	cmp	r1, r3
 8000c46:	d909      	bls.n	8000c5c <__udivmoddi4+0x60>
 8000c48:	18fb      	adds	r3, r7, r3
 8000c4a:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000c4e:	f080 8119 	bcs.w	8000e84 <__udivmoddi4+0x288>
 8000c52:	4299      	cmp	r1, r3
 8000c54:	f240 8116 	bls.w	8000e84 <__udivmoddi4+0x288>
 8000c58:	3e02      	subs	r6, #2
 8000c5a:	443b      	add	r3, r7
 8000c5c:	1a5b      	subs	r3, r3, r1
 8000c5e:	b2a4      	uxth	r4, r4
 8000c60:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c64:	fb08 3310 	mls	r3, r8, r0, r3
 8000c68:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c6c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c70:	45a6      	cmp	lr, r4
 8000c72:	d909      	bls.n	8000c88 <__udivmoddi4+0x8c>
 8000c74:	193c      	adds	r4, r7, r4
 8000c76:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000c7a:	f080 8105 	bcs.w	8000e88 <__udivmoddi4+0x28c>
 8000c7e:	45a6      	cmp	lr, r4
 8000c80:	f240 8102 	bls.w	8000e88 <__udivmoddi4+0x28c>
 8000c84:	3802      	subs	r0, #2
 8000c86:	443c      	add	r4, r7
 8000c88:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c8c:	eba4 040e 	sub.w	r4, r4, lr
 8000c90:	2600      	movs	r6, #0
 8000c92:	b11d      	cbz	r5, 8000c9c <__udivmoddi4+0xa0>
 8000c94:	40d4      	lsrs	r4, r2
 8000c96:	2300      	movs	r3, #0
 8000c98:	e9c5 4300 	strd	r4, r3, [r5]
 8000c9c:	4631      	mov	r1, r6
 8000c9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ca2:	b902      	cbnz	r2, 8000ca6 <__udivmoddi4+0xaa>
 8000ca4:	deff      	udf	#255	; 0xff
 8000ca6:	fab2 f282 	clz	r2, r2
 8000caa:	2a00      	cmp	r2, #0
 8000cac:	d150      	bne.n	8000d50 <__udivmoddi4+0x154>
 8000cae:	1bcb      	subs	r3, r1, r7
 8000cb0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cb4:	fa1f f887 	uxth.w	r8, r7
 8000cb8:	2601      	movs	r6, #1
 8000cba:	fbb3 fcfe 	udiv	ip, r3, lr
 8000cbe:	0c21      	lsrs	r1, r4, #16
 8000cc0:	fb0e 331c 	mls	r3, lr, ip, r3
 8000cc4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000cc8:	fb08 f30c 	mul.w	r3, r8, ip
 8000ccc:	428b      	cmp	r3, r1
 8000cce:	d907      	bls.n	8000ce0 <__udivmoddi4+0xe4>
 8000cd0:	1879      	adds	r1, r7, r1
 8000cd2:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000cd6:	d202      	bcs.n	8000cde <__udivmoddi4+0xe2>
 8000cd8:	428b      	cmp	r3, r1
 8000cda:	f200 80e9 	bhi.w	8000eb0 <__udivmoddi4+0x2b4>
 8000cde:	4684      	mov	ip, r0
 8000ce0:	1ac9      	subs	r1, r1, r3
 8000ce2:	b2a3      	uxth	r3, r4
 8000ce4:	fbb1 f0fe 	udiv	r0, r1, lr
 8000ce8:	fb0e 1110 	mls	r1, lr, r0, r1
 8000cec:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000cf0:	fb08 f800 	mul.w	r8, r8, r0
 8000cf4:	45a0      	cmp	r8, r4
 8000cf6:	d907      	bls.n	8000d08 <__udivmoddi4+0x10c>
 8000cf8:	193c      	adds	r4, r7, r4
 8000cfa:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000cfe:	d202      	bcs.n	8000d06 <__udivmoddi4+0x10a>
 8000d00:	45a0      	cmp	r8, r4
 8000d02:	f200 80d9 	bhi.w	8000eb8 <__udivmoddi4+0x2bc>
 8000d06:	4618      	mov	r0, r3
 8000d08:	eba4 0408 	sub.w	r4, r4, r8
 8000d0c:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d10:	e7bf      	b.n	8000c92 <__udivmoddi4+0x96>
 8000d12:	428b      	cmp	r3, r1
 8000d14:	d909      	bls.n	8000d2a <__udivmoddi4+0x12e>
 8000d16:	2d00      	cmp	r5, #0
 8000d18:	f000 80b1 	beq.w	8000e7e <__udivmoddi4+0x282>
 8000d1c:	2600      	movs	r6, #0
 8000d1e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d22:	4630      	mov	r0, r6
 8000d24:	4631      	mov	r1, r6
 8000d26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d2a:	fab3 f683 	clz	r6, r3
 8000d2e:	2e00      	cmp	r6, #0
 8000d30:	d14a      	bne.n	8000dc8 <__udivmoddi4+0x1cc>
 8000d32:	428b      	cmp	r3, r1
 8000d34:	d302      	bcc.n	8000d3c <__udivmoddi4+0x140>
 8000d36:	4282      	cmp	r2, r0
 8000d38:	f200 80b8 	bhi.w	8000eac <__udivmoddi4+0x2b0>
 8000d3c:	1a84      	subs	r4, r0, r2
 8000d3e:	eb61 0103 	sbc.w	r1, r1, r3
 8000d42:	2001      	movs	r0, #1
 8000d44:	468c      	mov	ip, r1
 8000d46:	2d00      	cmp	r5, #0
 8000d48:	d0a8      	beq.n	8000c9c <__udivmoddi4+0xa0>
 8000d4a:	e9c5 4c00 	strd	r4, ip, [r5]
 8000d4e:	e7a5      	b.n	8000c9c <__udivmoddi4+0xa0>
 8000d50:	f1c2 0320 	rsb	r3, r2, #32
 8000d54:	fa20 f603 	lsr.w	r6, r0, r3
 8000d58:	4097      	lsls	r7, r2
 8000d5a:	fa01 f002 	lsl.w	r0, r1, r2
 8000d5e:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d62:	40d9      	lsrs	r1, r3
 8000d64:	4330      	orrs	r0, r6
 8000d66:	0c03      	lsrs	r3, r0, #16
 8000d68:	fbb1 f6fe 	udiv	r6, r1, lr
 8000d6c:	fa1f f887 	uxth.w	r8, r7
 8000d70:	fb0e 1116 	mls	r1, lr, r6, r1
 8000d74:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d78:	fb06 f108 	mul.w	r1, r6, r8
 8000d7c:	4299      	cmp	r1, r3
 8000d7e:	fa04 f402 	lsl.w	r4, r4, r2
 8000d82:	d909      	bls.n	8000d98 <__udivmoddi4+0x19c>
 8000d84:	18fb      	adds	r3, r7, r3
 8000d86:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 8000d8a:	f080 808d 	bcs.w	8000ea8 <__udivmoddi4+0x2ac>
 8000d8e:	4299      	cmp	r1, r3
 8000d90:	f240 808a 	bls.w	8000ea8 <__udivmoddi4+0x2ac>
 8000d94:	3e02      	subs	r6, #2
 8000d96:	443b      	add	r3, r7
 8000d98:	1a5b      	subs	r3, r3, r1
 8000d9a:	b281      	uxth	r1, r0
 8000d9c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000da0:	fb0e 3310 	mls	r3, lr, r0, r3
 8000da4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000da8:	fb00 f308 	mul.w	r3, r0, r8
 8000dac:	428b      	cmp	r3, r1
 8000dae:	d907      	bls.n	8000dc0 <__udivmoddi4+0x1c4>
 8000db0:	1879      	adds	r1, r7, r1
 8000db2:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000db6:	d273      	bcs.n	8000ea0 <__udivmoddi4+0x2a4>
 8000db8:	428b      	cmp	r3, r1
 8000dba:	d971      	bls.n	8000ea0 <__udivmoddi4+0x2a4>
 8000dbc:	3802      	subs	r0, #2
 8000dbe:	4439      	add	r1, r7
 8000dc0:	1acb      	subs	r3, r1, r3
 8000dc2:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000dc6:	e778      	b.n	8000cba <__udivmoddi4+0xbe>
 8000dc8:	f1c6 0c20 	rsb	ip, r6, #32
 8000dcc:	fa03 f406 	lsl.w	r4, r3, r6
 8000dd0:	fa22 f30c 	lsr.w	r3, r2, ip
 8000dd4:	431c      	orrs	r4, r3
 8000dd6:	fa20 f70c 	lsr.w	r7, r0, ip
 8000dda:	fa01 f306 	lsl.w	r3, r1, r6
 8000dde:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000de2:	fa21 f10c 	lsr.w	r1, r1, ip
 8000de6:	431f      	orrs	r7, r3
 8000de8:	0c3b      	lsrs	r3, r7, #16
 8000dea:	fbb1 f9fe 	udiv	r9, r1, lr
 8000dee:	fa1f f884 	uxth.w	r8, r4
 8000df2:	fb0e 1119 	mls	r1, lr, r9, r1
 8000df6:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000dfa:	fb09 fa08 	mul.w	sl, r9, r8
 8000dfe:	458a      	cmp	sl, r1
 8000e00:	fa02 f206 	lsl.w	r2, r2, r6
 8000e04:	fa00 f306 	lsl.w	r3, r0, r6
 8000e08:	d908      	bls.n	8000e1c <__udivmoddi4+0x220>
 8000e0a:	1861      	adds	r1, r4, r1
 8000e0c:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000e10:	d248      	bcs.n	8000ea4 <__udivmoddi4+0x2a8>
 8000e12:	458a      	cmp	sl, r1
 8000e14:	d946      	bls.n	8000ea4 <__udivmoddi4+0x2a8>
 8000e16:	f1a9 0902 	sub.w	r9, r9, #2
 8000e1a:	4421      	add	r1, r4
 8000e1c:	eba1 010a 	sub.w	r1, r1, sl
 8000e20:	b2bf      	uxth	r7, r7
 8000e22:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e26:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e2a:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000e2e:	fb00 f808 	mul.w	r8, r0, r8
 8000e32:	45b8      	cmp	r8, r7
 8000e34:	d907      	bls.n	8000e46 <__udivmoddi4+0x24a>
 8000e36:	19e7      	adds	r7, r4, r7
 8000e38:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000e3c:	d22e      	bcs.n	8000e9c <__udivmoddi4+0x2a0>
 8000e3e:	45b8      	cmp	r8, r7
 8000e40:	d92c      	bls.n	8000e9c <__udivmoddi4+0x2a0>
 8000e42:	3802      	subs	r0, #2
 8000e44:	4427      	add	r7, r4
 8000e46:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e4a:	eba7 0708 	sub.w	r7, r7, r8
 8000e4e:	fba0 8902 	umull	r8, r9, r0, r2
 8000e52:	454f      	cmp	r7, r9
 8000e54:	46c6      	mov	lr, r8
 8000e56:	4649      	mov	r1, r9
 8000e58:	d31a      	bcc.n	8000e90 <__udivmoddi4+0x294>
 8000e5a:	d017      	beq.n	8000e8c <__udivmoddi4+0x290>
 8000e5c:	b15d      	cbz	r5, 8000e76 <__udivmoddi4+0x27a>
 8000e5e:	ebb3 020e 	subs.w	r2, r3, lr
 8000e62:	eb67 0701 	sbc.w	r7, r7, r1
 8000e66:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000e6a:	40f2      	lsrs	r2, r6
 8000e6c:	ea4c 0202 	orr.w	r2, ip, r2
 8000e70:	40f7      	lsrs	r7, r6
 8000e72:	e9c5 2700 	strd	r2, r7, [r5]
 8000e76:	2600      	movs	r6, #0
 8000e78:	4631      	mov	r1, r6
 8000e7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e7e:	462e      	mov	r6, r5
 8000e80:	4628      	mov	r0, r5
 8000e82:	e70b      	b.n	8000c9c <__udivmoddi4+0xa0>
 8000e84:	4606      	mov	r6, r0
 8000e86:	e6e9      	b.n	8000c5c <__udivmoddi4+0x60>
 8000e88:	4618      	mov	r0, r3
 8000e8a:	e6fd      	b.n	8000c88 <__udivmoddi4+0x8c>
 8000e8c:	4543      	cmp	r3, r8
 8000e8e:	d2e5      	bcs.n	8000e5c <__udivmoddi4+0x260>
 8000e90:	ebb8 0e02 	subs.w	lr, r8, r2
 8000e94:	eb69 0104 	sbc.w	r1, r9, r4
 8000e98:	3801      	subs	r0, #1
 8000e9a:	e7df      	b.n	8000e5c <__udivmoddi4+0x260>
 8000e9c:	4608      	mov	r0, r1
 8000e9e:	e7d2      	b.n	8000e46 <__udivmoddi4+0x24a>
 8000ea0:	4660      	mov	r0, ip
 8000ea2:	e78d      	b.n	8000dc0 <__udivmoddi4+0x1c4>
 8000ea4:	4681      	mov	r9, r0
 8000ea6:	e7b9      	b.n	8000e1c <__udivmoddi4+0x220>
 8000ea8:	4666      	mov	r6, ip
 8000eaa:	e775      	b.n	8000d98 <__udivmoddi4+0x19c>
 8000eac:	4630      	mov	r0, r6
 8000eae:	e74a      	b.n	8000d46 <__udivmoddi4+0x14a>
 8000eb0:	f1ac 0c02 	sub.w	ip, ip, #2
 8000eb4:	4439      	add	r1, r7
 8000eb6:	e713      	b.n	8000ce0 <__udivmoddi4+0xe4>
 8000eb8:	3802      	subs	r0, #2
 8000eba:	443c      	add	r4, r7
 8000ebc:	e724      	b.n	8000d08 <__udivmoddi4+0x10c>
 8000ebe:	bf00      	nop

08000ec0 <__aeabi_idiv0>:
 8000ec0:	4770      	bx	lr
 8000ec2:	bf00      	nop

08000ec4 <pid_create>:
	Author e-mail: ruben at geekfactory dot mx
 */
#include "PID.h"

PID_t pid_create(PID_t pid, float* in, float* out, float* set, float kp, float ki, float kd)
{
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	b088      	sub	sp, #32
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	61f8      	str	r0, [r7, #28]
 8000ecc:	61b9      	str	r1, [r7, #24]
 8000ece:	617a      	str	r2, [r7, #20]
 8000ed0:	613b      	str	r3, [r7, #16]
 8000ed2:	ed87 0a03 	vstr	s0, [r7, #12]
 8000ed6:	edc7 0a02 	vstr	s1, [r7, #8]
 8000eda:	ed87 1a01 	vstr	s2, [r7, #4]
	pid->input = in;
 8000ede:	69fb      	ldr	r3, [r7, #28]
 8000ee0:	69ba      	ldr	r2, [r7, #24]
 8000ee2:	601a      	str	r2, [r3, #0]
	pid->output = out;
 8000ee4:	69fb      	ldr	r3, [r7, #28]
 8000ee6:	697a      	ldr	r2, [r7, #20]
 8000ee8:	605a      	str	r2, [r3, #4]
	pid->setpoint = set;
 8000eea:	69fb      	ldr	r3, [r7, #28]
 8000eec:	693a      	ldr	r2, [r7, #16]
 8000eee:	609a      	str	r2, [r3, #8]
	pid->automode = false;
 8000ef0:	69fb      	ldr	r3, [r7, #28]
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

	pid_limits(pid, 0, 255);
 8000ef8:	eddf 0a11 	vldr	s1, [pc, #68]	; 8000f40 <pid_create+0x7c>
 8000efc:	ed9f 0a11 	vldr	s0, [pc, #68]	; 8000f44 <pid_create+0x80>
 8000f00:	69f8      	ldr	r0, [r7, #28]
 8000f02:	f000 f96b 	bl	80011dc <pid_limits>

	// Set default sample time to 100 ms
	pid->sampletime = 100 * (FREQUENCY / 1000);
 8000f06:	69fb      	ldr	r3, [r7, #28]
 8000f08:	2264      	movs	r2, #100	; 0x64
 8000f0a:	62da      	str	r2, [r3, #44]	; 0x2c

	pid_direction(pid, E_PID_DIRECT);
 8000f0c:	2100      	movs	r1, #0
 8000f0e:	69f8      	ldr	r0, [r7, #28]
 8000f10:	f000 fa06 	bl	8001320 <pid_direction>
	PID_tune(pid, kp, ki, kd);
 8000f14:	ed97 1a01 	vldr	s2, [r7, #4]
 8000f18:	edd7 0a02 	vldr	s1, [r7, #8]
 8000f1c:	ed97 0a03 	vldr	s0, [r7, #12]
 8000f20:	69f8      	ldr	r0, [r7, #28]
 8000f22:	f000 f8b9 	bl	8001098 <PID_tune>

	pid->lasttime = HAL_GetTick() - pid->sampletime;
 8000f26:	f002 fa2f 	bl	8003388 <HAL_GetTick>
 8000f2a:	4602      	mov	r2, r0
 8000f2c:	69fb      	ldr	r3, [r7, #28]
 8000f2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f30:	1ad2      	subs	r2, r2, r3
 8000f32:	69fb      	ldr	r3, [r7, #28]
 8000f34:	629a      	str	r2, [r3, #40]	; 0x28

	return pid;
 8000f36:	69fb      	ldr	r3, [r7, #28]
}
 8000f38:	4618      	mov	r0, r3
 8000f3a:	3720      	adds	r7, #32
 8000f3c:	46bd      	mov	sp, r7
 8000f3e:	bd80      	pop	{r7, pc}
 8000f40:	437f0000 	.word	0x437f0000
 8000f44:	00000000 	.word	0x00000000

08000f48 <pid_need_compute>:

bool pid_need_compute(PID_t pid)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b082      	sub	sp, #8
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	6078      	str	r0, [r7, #4]
	// Check if the PID period has elapsed
	return(HAL_GetTick() - pid->lasttime >= pid->sampletime) ? true : false;
 8000f50:	f002 fa1a 	bl	8003388 <HAL_GetTick>
 8000f54:	4602      	mov	r2, r0
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000f5a:	1ad2      	subs	r2, r2, r3
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f60:	429a      	cmp	r2, r3
 8000f62:	bf2c      	ite	cs
 8000f64:	2301      	movcs	r3, #1
 8000f66:	2300      	movcc	r3, #0
 8000f68:	b2db      	uxtb	r3, r3
}
 8000f6a:	4618      	mov	r0, r3
 8000f6c:	3708      	adds	r7, #8
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	bd80      	pop	{r7, pc}

08000f72 <pid_compute>:
void pid_compute(PID_t pid)
{
 8000f72:	b580      	push	{r7, lr}
 8000f74:	b086      	sub	sp, #24
 8000f76:	af00      	add	r7, sp, #0
 8000f78:	6078      	str	r0, [r7, #4]
	// Check if control is enabled
	if (!pid->automode)
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	f000 8084 	beq.w	800108e <pid_compute+0x11c>
		return ;
	
	float in = *(pid->input);
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	681b      	ldr	r3, [r3, #0]
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	613b      	str	r3, [r7, #16]
	// Compute error
	float error = (*(pid->setpoint)) - in;
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	689b      	ldr	r3, [r3, #8]
 8000f92:	ed93 7a00 	vldr	s14, [r3]
 8000f96:	edd7 7a04 	vldr	s15, [r7, #16]
 8000f9a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000f9e:	edc7 7a03 	vstr	s15, [r7, #12]
	// Compute integral
	pid->iterm += (pid->Ki * error);
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	ed93 7a08 	vldr	s14, [r3, #32]
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	edd3 6a04 	vldr	s13, [r3, #16]
 8000fae:	edd7 7a03 	vldr	s15, [r7, #12]
 8000fb2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000fb6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	edc3 7a08 	vstr	s15, [r3, #32]
	if (pid->iterm > pid->omax)
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	ed93 7a08 	vldr	s14, [r3, #32]
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	edd3 7a07 	vldr	s15, [r3, #28]
 8000fcc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000fd0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fd4:	dd04      	ble.n	8000fe0 <pid_compute+0x6e>
		pid->iterm = pid->omax;
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	69da      	ldr	r2, [r3, #28]
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	621a      	str	r2, [r3, #32]
 8000fde:	e00e      	b.n	8000ffe <pid_compute+0x8c>
	else if (pid->iterm < pid->omin)
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	ed93 7a08 	vldr	s14, [r3, #32]
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	edd3 7a06 	vldr	s15, [r3, #24]
 8000fec:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000ff0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ff4:	d503      	bpl.n	8000ffe <pid_compute+0x8c>
		pid->iterm = pid->omin;
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	699a      	ldr	r2, [r3, #24]
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	621a      	str	r2, [r3, #32]
	// Compute differential on input
	float dinput = in - pid->lastin;
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8001004:	ed97 7a04 	vldr	s14, [r7, #16]
 8001008:	ee77 7a67 	vsub.f32	s15, s14, s15
 800100c:	edc7 7a02 	vstr	s15, [r7, #8]
	// Compute PID output
	float out = pid->Kp * error + pid->iterm - pid->Kd * dinput;
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	ed93 7a03 	vldr	s14, [r3, #12]
 8001016:	edd7 7a03 	vldr	s15, [r7, #12]
 800101a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	edd3 7a08 	vldr	s15, [r3, #32]
 8001024:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	edd3 6a05 	vldr	s13, [r3, #20]
 800102e:	edd7 7a02 	vldr	s15, [r7, #8]
 8001032:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001036:	ee77 7a67 	vsub.f32	s15, s14, s15
 800103a:	edc7 7a05 	vstr	s15, [r7, #20]
	// Apply limit to output value
	if (out > pid->omax)
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	edd3 7a07 	vldr	s15, [r3, #28]
 8001044:	ed97 7a05 	vldr	s14, [r7, #20]
 8001048:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800104c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001050:	dd03      	ble.n	800105a <pid_compute+0xe8>
		out = pid->omax;
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	69db      	ldr	r3, [r3, #28]
 8001056:	617b      	str	r3, [r7, #20]
 8001058:	e00c      	b.n	8001074 <pid_compute+0x102>
	else if (out < pid->omin)
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	edd3 7a06 	vldr	s15, [r3, #24]
 8001060:	ed97 7a05 	vldr	s14, [r7, #20]
 8001064:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001068:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800106c:	d502      	bpl.n	8001074 <pid_compute+0x102>
		out = pid->omin;
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	699b      	ldr	r3, [r3, #24]
 8001072:	617b      	str	r3, [r7, #20]
	// Output to pointed variable
	(*pid->output) = out;
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	685b      	ldr	r3, [r3, #4]
 8001078:	697a      	ldr	r2, [r7, #20]
 800107a:	601a      	str	r2, [r3, #0]
	// Keep track of some variables for next execution
	pid->lastin = in;
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	693a      	ldr	r2, [r7, #16]
 8001080:	625a      	str	r2, [r3, #36]	; 0x24
	pid->lasttime = HAL_GetTick();
 8001082:	f002 f981 	bl	8003388 <HAL_GetTick>
 8001086:	4602      	mov	r2, r0
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	629a      	str	r2, [r3, #40]	; 0x28
 800108c:	e000      	b.n	8001090 <pid_compute+0x11e>
		return ;
 800108e:	bf00      	nop
}
 8001090:	3718      	adds	r7, #24
 8001092:	46bd      	mov	sp, r7
 8001094:	bd80      	pop	{r7, pc}
	...

08001098 <PID_tune>:

void PID_tune(PID_t pid, float kp, float ki, float kd)
{
 8001098:	b480      	push	{r7}
 800109a:	b087      	sub	sp, #28
 800109c:	af00      	add	r7, sp, #0
 800109e:	60f8      	str	r0, [r7, #12]
 80010a0:	ed87 0a02 	vstr	s0, [r7, #8]
 80010a4:	edc7 0a01 	vstr	s1, [r7, #4]
 80010a8:	ed87 1a00 	vstr	s2, [r7]
	// Check for validity
	if (kp < 0 || ki < 0 || kd < 0)
 80010ac:	edd7 7a02 	vldr	s15, [r7, #8]
 80010b0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80010b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010b8:	d452      	bmi.n	8001160 <PID_tune+0xc8>
 80010ba:	edd7 7a01 	vldr	s15, [r7, #4]
 80010be:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80010c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010c6:	d44b      	bmi.n	8001160 <PID_tune+0xc8>
 80010c8:	edd7 7a00 	vldr	s15, [r7]
 80010cc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80010d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010d4:	d444      	bmi.n	8001160 <PID_tune+0xc8>
		return;
	
	//Compute sample time in seconds
	float ssec = ((float) pid->sampletime) / ((float) FREQUENCY);
 80010d6:	68fb      	ldr	r3, [r7, #12]
 80010d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80010da:	ee07 3a90 	vmov	s15, r3
 80010de:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80010e2:	eddf 6a22 	vldr	s13, [pc, #136]	; 800116c <PID_tune+0xd4>
 80010e6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80010ea:	edc7 7a05 	vstr	s15, [r7, #20]

	pid->Kp = kp;
 80010ee:	68fb      	ldr	r3, [r7, #12]
 80010f0:	68ba      	ldr	r2, [r7, #8]
 80010f2:	60da      	str	r2, [r3, #12]
	pid->Ki = ki * ssec;
 80010f4:	ed97 7a01 	vldr	s14, [r7, #4]
 80010f8:	edd7 7a05 	vldr	s15, [r7, #20]
 80010fc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001100:	68fb      	ldr	r3, [r7, #12]
 8001102:	edc3 7a04 	vstr	s15, [r3, #16]
	pid->Kd = kd / ssec;
 8001106:	edd7 6a00 	vldr	s13, [r7]
 800110a:	ed97 7a05 	vldr	s14, [r7, #20]
 800110e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001112:	68fb      	ldr	r3, [r7, #12]
 8001114:	edc3 7a05 	vstr	s15, [r3, #20]

	if (pid->direction == E_PID_REVERSE) {
 8001118:	68fb      	ldr	r3, [r7, #12]
 800111a:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800111e:	2b01      	cmp	r3, #1
 8001120:	d11f      	bne.n	8001162 <PID_tune+0xca>
		pid->Kp = 0 - pid->Kp;
 8001122:	68fb      	ldr	r3, [r7, #12]
 8001124:	edd3 7a03 	vldr	s15, [r3, #12]
 8001128:	ed9f 7a11 	vldr	s14, [pc, #68]	; 8001170 <PID_tune+0xd8>
 800112c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001130:	68fb      	ldr	r3, [r7, #12]
 8001132:	edc3 7a03 	vstr	s15, [r3, #12]
		pid->Ki = 0 - pid->Ki;
 8001136:	68fb      	ldr	r3, [r7, #12]
 8001138:	edd3 7a04 	vldr	s15, [r3, #16]
 800113c:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 8001170 <PID_tune+0xd8>
 8001140:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001144:	68fb      	ldr	r3, [r7, #12]
 8001146:	edc3 7a04 	vstr	s15, [r3, #16]
		pid->Kd = 0 - pid->Kd;
 800114a:	68fb      	ldr	r3, [r7, #12]
 800114c:	edd3 7a05 	vldr	s15, [r3, #20]
 8001150:	ed9f 7a07 	vldr	s14, [pc, #28]	; 8001170 <PID_tune+0xd8>
 8001154:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001158:	68fb      	ldr	r3, [r7, #12]
 800115a:	edc3 7a05 	vstr	s15, [r3, #20]
 800115e:	e000      	b.n	8001162 <PID_tune+0xca>
		return;
 8001160:	bf00      	nop
	}
}
 8001162:	371c      	adds	r7, #28
 8001164:	46bd      	mov	sp, r7
 8001166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800116a:	4770      	bx	lr
 800116c:	447a0000 	.word	0x447a0000
 8001170:	00000000 	.word	0x00000000

08001174 <pid_sample>:

void pid_sample(PID_t pid, uint32_t time)
{
 8001174:	b480      	push	{r7}
 8001176:	b085      	sub	sp, #20
 8001178:	af00      	add	r7, sp, #0
 800117a:	6078      	str	r0, [r7, #4]
 800117c:	6039      	str	r1, [r7, #0]
	if (time > 0) {
 800117e:	683b      	ldr	r3, [r7, #0]
 8001180:	2b00      	cmp	r3, #0
 8001182:	d025      	beq.n	80011d0 <pid_sample+0x5c>
		float ratio = (float) (time * (FREQUENCY / 1000)) / (float) pid->sampletime;
 8001184:	683b      	ldr	r3, [r7, #0]
 8001186:	ee07 3a90 	vmov	s15, r3
 800118a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001192:	ee07 3a90 	vmov	s15, r3
 8001196:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800119a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800119e:	edc7 7a03 	vstr	s15, [r7, #12]
		pid->Ki *= ratio;
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	ed93 7a04 	vldr	s14, [r3, #16]
 80011a8:	edd7 7a03 	vldr	s15, [r7, #12]
 80011ac:	ee67 7a27 	vmul.f32	s15, s14, s15
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	edc3 7a04 	vstr	s15, [r3, #16]
		pid->Kd /= ratio;
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	edd3 6a05 	vldr	s13, [r3, #20]
 80011bc:	ed97 7a03 	vldr	s14, [r7, #12]
 80011c0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	edc3 7a05 	vstr	s15, [r3, #20]
		pid->sampletime = time * (FREQUENCY / 1000);
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	683a      	ldr	r2, [r7, #0]
 80011ce:	62da      	str	r2, [r3, #44]	; 0x2c
	}
}
 80011d0:	bf00      	nop
 80011d2:	3714      	adds	r7, #20
 80011d4:	46bd      	mov	sp, r7
 80011d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011da:	4770      	bx	lr

080011dc <pid_limits>:

void pid_limits(PID_t pid, float min, float max)
{
 80011dc:	b480      	push	{r7}
 80011de:	b085      	sub	sp, #20
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	60f8      	str	r0, [r7, #12]
 80011e4:	ed87 0a02 	vstr	s0, [r7, #8]
 80011e8:	edc7 0a01 	vstr	s1, [r7, #4]
	if (min >= max) return;
 80011ec:	ed97 7a02 	vldr	s14, [r7, #8]
 80011f0:	edd7 7a01 	vldr	s15, [r7, #4]
 80011f4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80011f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011fc:	da4d      	bge.n	800129a <pid_limits+0xbe>
	pid->omin = min;
 80011fe:	68fb      	ldr	r3, [r7, #12]
 8001200:	68ba      	ldr	r2, [r7, #8]
 8001202:	619a      	str	r2, [r3, #24]
	pid->omax = max;
 8001204:	68fb      	ldr	r3, [r7, #12]
 8001206:	687a      	ldr	r2, [r7, #4]
 8001208:	61da      	str	r2, [r3, #28]
	//Adjust output to new limits
	if (pid->automode) {
 800120a:	68fb      	ldr	r3, [r7, #12]
 800120c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001210:	2b00      	cmp	r3, #0
 8001212:	d043      	beq.n	800129c <pid_limits+0xc0>
		if (*(pid->output) > pid->omax)
 8001214:	68fb      	ldr	r3, [r7, #12]
 8001216:	685b      	ldr	r3, [r3, #4]
 8001218:	ed93 7a00 	vldr	s14, [r3]
 800121c:	68fb      	ldr	r3, [r7, #12]
 800121e:	edd3 7a07 	vldr	s15, [r3, #28]
 8001222:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001226:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800122a:	dd05      	ble.n	8001238 <pid_limits+0x5c>
			*(pid->output) = pid->omax;
 800122c:	68fb      	ldr	r3, [r7, #12]
 800122e:	685b      	ldr	r3, [r3, #4]
 8001230:	68fa      	ldr	r2, [r7, #12]
 8001232:	69d2      	ldr	r2, [r2, #28]
 8001234:	601a      	str	r2, [r3, #0]
 8001236:	e010      	b.n	800125a <pid_limits+0x7e>
		else if (*(pid->output) < pid->omin)
 8001238:	68fb      	ldr	r3, [r7, #12]
 800123a:	685b      	ldr	r3, [r3, #4]
 800123c:	ed93 7a00 	vldr	s14, [r3]
 8001240:	68fb      	ldr	r3, [r7, #12]
 8001242:	edd3 7a06 	vldr	s15, [r3, #24]
 8001246:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800124a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800124e:	d504      	bpl.n	800125a <pid_limits+0x7e>
			*(pid->output) = pid->omin;
 8001250:	68fb      	ldr	r3, [r7, #12]
 8001252:	685b      	ldr	r3, [r3, #4]
 8001254:	68fa      	ldr	r2, [r7, #12]
 8001256:	6992      	ldr	r2, [r2, #24]
 8001258:	601a      	str	r2, [r3, #0]

		if (pid->iterm > pid->omax)
 800125a:	68fb      	ldr	r3, [r7, #12]
 800125c:	ed93 7a08 	vldr	s14, [r3, #32]
 8001260:	68fb      	ldr	r3, [r7, #12]
 8001262:	edd3 7a07 	vldr	s15, [r3, #28]
 8001266:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800126a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800126e:	dd04      	ble.n	800127a <pid_limits+0x9e>
			pid->iterm = pid->omax;
 8001270:	68fb      	ldr	r3, [r7, #12]
 8001272:	69da      	ldr	r2, [r3, #28]
 8001274:	68fb      	ldr	r3, [r7, #12]
 8001276:	621a      	str	r2, [r3, #32]
 8001278:	e010      	b.n	800129c <pid_limits+0xc0>
		else if (pid->iterm < pid->omin)
 800127a:	68fb      	ldr	r3, [r7, #12]
 800127c:	ed93 7a08 	vldr	s14, [r3, #32]
 8001280:	68fb      	ldr	r3, [r7, #12]
 8001282:	edd3 7a06 	vldr	s15, [r3, #24]
 8001286:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800128a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800128e:	d505      	bpl.n	800129c <pid_limits+0xc0>
			pid->iterm = pid->omin;
 8001290:	68fb      	ldr	r3, [r7, #12]
 8001292:	699a      	ldr	r2, [r3, #24]
 8001294:	68fb      	ldr	r3, [r7, #12]
 8001296:	621a      	str	r2, [r3, #32]
 8001298:	e000      	b.n	800129c <pid_limits+0xc0>
	if (min >= max) return;
 800129a:	bf00      	nop
	}
}
 800129c:	3714      	adds	r7, #20
 800129e:	46bd      	mov	sp, r7
 80012a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a4:	4770      	bx	lr

080012a6 <pid_auto>:

void pid_auto(PID_t pid)
{
 80012a6:	b480      	push	{r7}
 80012a8:	b083      	sub	sp, #12
 80012aa:	af00      	add	r7, sp, #0
 80012ac:	6078      	str	r0, [r7, #4]
	// If going from manual to auto
	if (!pid->automode) {
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d12c      	bne.n	8001312 <pid_auto+0x6c>
		pid->iterm = *(pid->output);
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	685b      	ldr	r3, [r3, #4]
 80012bc:	681a      	ldr	r2, [r3, #0]
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	621a      	str	r2, [r3, #32]
		pid->lastin = *(pid->input);
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	681a      	ldr	r2, [r3, #0]
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	625a      	str	r2, [r3, #36]	; 0x24
		if (pid->iterm > pid->omax)
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	ed93 7a08 	vldr	s14, [r3, #32]
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	edd3 7a07 	vldr	s15, [r3, #28]
 80012d8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80012dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012e0:	dd04      	ble.n	80012ec <pid_auto+0x46>
			pid->iterm = pid->omax;
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	69da      	ldr	r2, [r3, #28]
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	621a      	str	r2, [r3, #32]
 80012ea:	e00e      	b.n	800130a <pid_auto+0x64>
		else if (pid->iterm < pid->omin)
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	ed93 7a08 	vldr	s14, [r3, #32]
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	edd3 7a06 	vldr	s15, [r3, #24]
 80012f8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80012fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001300:	d503      	bpl.n	800130a <pid_auto+0x64>
			pid->iterm = pid->omin;
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	699a      	ldr	r2, [r3, #24]
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	621a      	str	r2, [r3, #32]
		pid->automode = true;
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	2201      	movs	r2, #1
 800130e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	}
}
 8001312:	bf00      	nop
 8001314:	370c      	adds	r7, #12
 8001316:	46bd      	mov	sp, r7
 8001318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800131c:	4770      	bx	lr
	...

08001320 <pid_direction>:
{
	pid->automode = false;
}

void pid_direction(PID_t pid, enum pid_control_directions dir)
{
 8001320:	b480      	push	{r7}
 8001322:	b083      	sub	sp, #12
 8001324:	af00      	add	r7, sp, #0
 8001326:	6078      	str	r0, [r7, #4]
 8001328:	460b      	mov	r3, r1
 800132a:	70fb      	strb	r3, [r7, #3]
	if (pid->automode && pid->direction != dir) {
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001332:	2b00      	cmp	r3, #0
 8001334:	d023      	beq.n	800137e <pid_direction+0x5e>
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800133c:	78fa      	ldrb	r2, [r7, #3]
 800133e:	429a      	cmp	r2, r3
 8001340:	d01d      	beq.n	800137e <pid_direction+0x5e>
		pid->Kp = (0 - pid->Kp);
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	edd3 7a03 	vldr	s15, [r3, #12]
 8001348:	ed9f 7a12 	vldr	s14, [pc, #72]	; 8001394 <pid_direction+0x74>
 800134c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	edc3 7a03 	vstr	s15, [r3, #12]
		pid->Ki = (0 - pid->Ki);
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	edd3 7a04 	vldr	s15, [r3, #16]
 800135c:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 8001394 <pid_direction+0x74>
 8001360:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	edc3 7a04 	vstr	s15, [r3, #16]
		pid->Kd = (0 - pid->Kd);
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	edd3 7a05 	vldr	s15, [r3, #20]
 8001370:	ed9f 7a08 	vldr	s14, [pc, #32]	; 8001394 <pid_direction+0x74>
 8001374:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	edc3 7a05 	vstr	s15, [r3, #20]
	}
	pid->direction = dir;
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	78fa      	ldrb	r2, [r7, #3]
 8001382:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
}
 8001386:	bf00      	nop
 8001388:	370c      	adds	r7, #12
 800138a:	46bd      	mov	sp, r7
 800138c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001390:	4770      	bx	lr
 8001392:	bf00      	nop
 8001394:	00000000 	.word	0x00000000

08001398 <pid_reset>:

void pid_reset(PID_t pid){
 8001398:	b480      	push	{r7}
 800139a:	b083      	sub	sp, #12
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]
	*(pid->output) = 0;
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	685b      	ldr	r3, [r3, #4]
 80013a4:	f04f 0200 	mov.w	r2, #0
 80013a8:	601a      	str	r2, [r3, #0]
	*(pid->input)  = 0;
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	f04f 0200 	mov.w	r2, #0
 80013b2:	601a      	str	r2, [r3, #0]
	pid->iterm = *(pid->output);
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	685b      	ldr	r3, [r3, #4]
 80013b8:	681a      	ldr	r2, [r3, #0]
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	621a      	str	r2, [r3, #32]
	pid->lastin = *(pid->input);
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	681a      	ldr	r2, [r3, #0]
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	625a      	str	r2, [r3, #36]	; 0x24
}
 80013c8:	bf00      	nop
 80013ca:	370c      	adds	r7, #12
 80013cc:	46bd      	mov	sp, r7
 80013ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d2:	4770      	bx	lr

080013d4 <hubMotor_Init>:
#include "X2_6010S.h"
extern uint8_t receive_buf[15];



void hubMotor_Init(){
 80013d4:	b580      	push	{r7, lr}
 80013d6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(HubM_IO_SON_GPIO_Port, HubM_IO_SON_Pin, GPIO_PIN_RESET);
 80013d8:	2200      	movs	r2, #0
 80013da:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80013de:	4808      	ldr	r0, [pc, #32]	; (8001400 <hubMotor_Init+0x2c>)
 80013e0:	f004 f966 	bl	80056b0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(HubM_IO_NOT_GPIO_Port, HubM_IO_NOT_Pin, GPIO_PIN_RESET);
 80013e4:	2200      	movs	r2, #0
 80013e6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80013ea:	4805      	ldr	r0, [pc, #20]	; (8001400 <hubMotor_Init+0x2c>)
 80013ec:	f004 f960 	bl	80056b0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(HubM_IO_POT_GPIO_Port, HubM_IO_POT_Pin, GPIO_PIN_RESET);
 80013f0:	2200      	movs	r2, #0
 80013f2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80013f6:	4802      	ldr	r0, [pc, #8]	; (8001400 <hubMotor_Init+0x2c>)
 80013f8:	f004 f95a 	bl	80056b0 <HAL_GPIO_WritePin>
}
 80013fc:	bf00      	nop
 80013fe:	bd80      	pop	{r7, pc}
 8001400:	40020c00 	.word	0x40020c00

08001404 <ADC_Read>:
//		      HAL_Delay(5000);
}


void ADC_Read(int16_t *data)
{
 8001404:	b580      	push	{r7, lr}
 8001406:	b082      	sub	sp, #8
 8001408:	af00      	add	r7, sp, #0
 800140a:	6078      	str	r0, [r7, #4]
	AD7606_CS_LOW;
 800140c:	2200      	movs	r2, #0
 800140e:	2110      	movs	r1, #16
 8001410:	4808      	ldr	r0, [pc, #32]	; (8001434 <ADC_Read+0x30>)
 8001412:	f004 f94d 	bl	80056b0 <HAL_GPIO_WritePin>
	HAL_SPI_Receive(&hspi1, (uint8_t *)data, CHANNEL_NUM, 2);
 8001416:	2302      	movs	r3, #2
 8001418:	2208      	movs	r2, #8
 800141a:	6879      	ldr	r1, [r7, #4]
 800141c:	4806      	ldr	r0, [pc, #24]	; (8001438 <ADC_Read+0x34>)
 800141e:	f005 fb7b 	bl	8006b18 <HAL_SPI_Receive>
	AD7606_CS_HIGH;
 8001422:	2201      	movs	r2, #1
 8001424:	2110      	movs	r1, #16
 8001426:	4803      	ldr	r0, [pc, #12]	; (8001434 <ADC_Read+0x30>)
 8001428:	f004 f942 	bl	80056b0 <HAL_GPIO_WritePin>
}
 800142c:	bf00      	nop
 800142e:	3708      	adds	r7, #8
 8001430:	46bd      	mov	sp, r7
 8001432:	bd80      	pop	{r7, pc}
 8001434:	40020000 	.word	0x40020000
 8001438:	200001e0 	.word	0x200001e0

0800143c <bd25l_Init>:
	.DIR_pin	= ClimbM_IO_FR2_Pin,
	.pole		= 4,
	.ID		= 2,
};

void bd25l_Init(Motor_TypeDef* motor){
 800143c:	b580      	push	{r7, lr}
 800143e:	b082      	sub	sp, #8
 8001440:	af00      	add	r7, sp, #0
 8001442:	6078      	str	r0, [r7, #4]
	enableMotor(motor, 0);
 8001444:	2100      	movs	r1, #0
 8001446:	6878      	ldr	r0, [r7, #4]
 8001448:	f000 f808 	bl	800145c <enableMotor>
	brakeMotor(motor, 0);
 800144c:	2100      	movs	r1, #0
 800144e:	6878      	ldr	r0, [r7, #4]
 8001450:	f000 f828 	bl	80014a4 <brakeMotor>
}
 8001454:	bf00      	nop
 8001456:	3708      	adds	r7, #8
 8001458:	46bd      	mov	sp, r7
 800145a:	bd80      	pop	{r7, pc}

0800145c <enableMotor>:
	brakeMotor(motor, 1);
	enableMotor(motor, 0);

}

void enableMotor(Motor_TypeDef* motor, uint8_t state){
 800145c:	b580      	push	{r7, lr}
 800145e:	b082      	sub	sp, #8
 8001460:	af00      	add	r7, sp, #0
 8001462:	6078      	str	r0, [r7, #4]
 8001464:	460b      	mov	r3, r1
 8001466:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(motor->EN_port, motor->EN_pin, state);
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	6a58      	ldr	r0, [r3, #36]	; 0x24
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001470:	78fa      	ldrb	r2, [r7, #3]
 8001472:	4619      	mov	r1, r3
 8001474:	f004 f91c 	bl	80056b0 <HAL_GPIO_WritePin>
}
 8001478:	bf00      	nop
 800147a:	3708      	adds	r7, #8
 800147c:	46bd      	mov	sp, r7
 800147e:	bd80      	pop	{r7, pc}

08001480 <emBrakeMotor>:

void emBrakeMotor(uint8_t state){
 8001480:	b580      	push	{r7, lr}
 8001482:	b082      	sub	sp, #8
 8001484:	af00      	add	r7, sp, #0
 8001486:	4603      	mov	r3, r0
 8001488:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(Brake_Wheel_GPIO_Port, Brake_Wheel_Pin, state);
 800148a:	79fb      	ldrb	r3, [r7, #7]
 800148c:	461a      	mov	r2, r3
 800148e:	2108      	movs	r1, #8
 8001490:	4803      	ldr	r0, [pc, #12]	; (80014a0 <emBrakeMotor+0x20>)
 8001492:	f004 f90d 	bl	80056b0 <HAL_GPIO_WritePin>
}
 8001496:	bf00      	nop
 8001498:	3708      	adds	r7, #8
 800149a:	46bd      	mov	sp, r7
 800149c:	bd80      	pop	{r7, pc}
 800149e:	bf00      	nop
 80014a0:	40020c00 	.word	0x40020c00

080014a4 <brakeMotor>:

void brakeMotor(Motor_TypeDef* motor, uint8_t state){
 80014a4:	b580      	push	{r7, lr}
 80014a6:	b082      	sub	sp, #8
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	6078      	str	r0, [r7, #4]
 80014ac:	460b      	mov	r3, r1
 80014ae:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(motor->BRK_port, motor->BRK_pin, state);
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	69d8      	ldr	r0, [r3, #28]
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	8c1b      	ldrh	r3, [r3, #32]
 80014b8:	78fa      	ldrb	r2, [r7, #3]
 80014ba:	4619      	mov	r1, r3
 80014bc:	f004 f8f8 	bl	80056b0 <HAL_GPIO_WritePin>
}
 80014c0:	bf00      	nop
 80014c2:	3708      	adds	r7, #8
 80014c4:	46bd      	mov	sp, r7
 80014c6:	bd80      	pop	{r7, pc}

080014c8 <setMotorDir>:

void setMotorDir(Motor_TypeDef* motor, uint8_t dir){
 80014c8:	b580      	push	{r7, lr}
 80014ca:	b082      	sub	sp, #8
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	6078      	str	r0, [r7, #4]
 80014d0:	460b      	mov	r3, r1
 80014d2:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(motor->DIR_port, motor->DIR_pin, dir);
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 80014dc:	78fa      	ldrb	r2, [r7, #3]
 80014de:	4619      	mov	r1, r3
 80014e0:	f004 f8e6 	bl	80056b0 <HAL_GPIO_WritePin>
}
 80014e4:	bf00      	nop
 80014e6:	3708      	adds	r7, #8
 80014e8:	46bd      	mov	sp, r7
 80014ea:	bd80      	pop	{r7, pc}
 80014ec:	0000      	movs	r0, r0
	...

080014f0 <setMotorSpeed>:

void setMotorSpeed(Motor_TypeDef* motor, float speed){
 80014f0:	b580      	push	{r7, lr}
 80014f2:	b086      	sub	sp, #24
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	6078      	str	r0, [r7, #4]
 80014f8:	ed87 0a00 	vstr	s0, [r7]

	float frequency = 0;
 80014fc:	f04f 0300 	mov.w	r3, #0
 8001500:	617b      	str	r3, [r7, #20]
	uint16_t period;
	uint32_t duty_cycle; //50%

	if (speed > 100) speed = 100.0;
 8001502:	edd7 7a00 	vldr	s15, [r7]
 8001506:	ed9f 7a4c 	vldr	s14, [pc, #304]	; 8001638 <setMotorSpeed+0x148>
 800150a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800150e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001512:	dd01      	ble.n	8001518 <setMotorSpeed+0x28>
 8001514:	4b49      	ldr	r3, [pc, #292]	; (800163c <setMotorSpeed+0x14c>)
 8001516:	603b      	str	r3, [r7, #0]
	//Frequency equation derived from data sheet
	frequency = (uint16_t)((speed - 0.2597)/0.02494);
 8001518:	6838      	ldr	r0, [r7, #0]
 800151a:	f7fe ffcd 	bl	80004b8 <__aeabi_f2d>
 800151e:	a340      	add	r3, pc, #256	; (adr r3, 8001620 <setMotorSpeed+0x130>)
 8001520:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001524:	f7fe fe68 	bl	80001f8 <__aeabi_dsub>
 8001528:	4602      	mov	r2, r0
 800152a:	460b      	mov	r3, r1
 800152c:	4610      	mov	r0, r2
 800152e:	4619      	mov	r1, r3
 8001530:	a33d      	add	r3, pc, #244	; (adr r3, 8001628 <setMotorSpeed+0x138>)
 8001532:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001536:	f7ff f941 	bl	80007bc <__aeabi_ddiv>
 800153a:	4602      	mov	r2, r0
 800153c:	460b      	mov	r3, r1
 800153e:	4610      	mov	r0, r2
 8001540:	4619      	mov	r1, r3
 8001542:	f7ff fad3 	bl	8000aec <__aeabi_d2uiz>
 8001546:	4603      	mov	r3, r0
 8001548:	b29b      	uxth	r3, r3
 800154a:	ee07 3a90 	vmov	s15, r3
 800154e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001552:	edc7 7a05 	vstr	s15, [r7, #20]
	period = (int)(1e6/frequency)+1;
 8001556:	6978      	ldr	r0, [r7, #20]
 8001558:	f7fe ffae 	bl	80004b8 <__aeabi_f2d>
 800155c:	4602      	mov	r2, r0
 800155e:	460b      	mov	r3, r1
 8001560:	a133      	add	r1, pc, #204	; (adr r1, 8001630 <setMotorSpeed+0x140>)
 8001562:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001566:	f7ff f929 	bl	80007bc <__aeabi_ddiv>
 800156a:	4602      	mov	r2, r0
 800156c:	460b      	mov	r3, r1
 800156e:	4610      	mov	r0, r2
 8001570:	4619      	mov	r1, r3
 8001572:	f7ff fa93 	bl	8000a9c <__aeabi_d2iz>
 8001576:	4603      	mov	r3, r0
 8001578:	b29b      	uxth	r3, r3
 800157a:	3301      	adds	r3, #1
 800157c:	827b      	strh	r3, [r7, #18]
	duty_cycle = period / 2;
 800157e:	8a7b      	ldrh	r3, [r7, #18]
 8001580:	085b      	lsrs	r3, r3, #1
 8001582:	b29b      	uxth	r3, r3
 8001584:	60fb      	str	r3, [r7, #12]
//	      motor->outputPWM->Instance->CCR4 = duty_cycle;
//
//	    HAL_TIM_PWM_Start(motor->outputPWM, motor->PWM_channel);
//	}

	if (speed<4){
 8001586:	edd7 7a00 	vldr	s15, [r7]
 800158a:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 800158e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001592:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001596:	d503      	bpl.n	80015a0 <setMotorSpeed+0xb0>
		brakeMotor(motor, 1);
 8001598:	2101      	movs	r1, #1
 800159a:	6878      	ldr	r0, [r7, #4]
 800159c:	f7ff ff82 	bl	80014a4 <brakeMotor>
	}



	motor->outputPWM->Instance->ARR = period;
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	695b      	ldr	r3, [r3, #20]
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	8a7a      	ldrh	r2, [r7, #18]
 80015a8:	62da      	str	r2, [r3, #44]	; 0x2c
	if(motor->PWM_channel == TIM_CHANNEL_1)
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	8b1b      	ldrh	r3, [r3, #24]
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d105      	bne.n	80015be <setMotorSpeed+0xce>
	  motor->outputPWM->Instance->CCR1 = duty_cycle;
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	695b      	ldr	r3, [r3, #20]
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	68fa      	ldr	r2, [r7, #12]
 80015ba:	635a      	str	r2, [r3, #52]	; 0x34
 80015bc:	e01c      	b.n	80015f8 <setMotorSpeed+0x108>
	else if(motor->PWM_channel == TIM_CHANNEL_2)
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	8b1b      	ldrh	r3, [r3, #24]
 80015c2:	2b04      	cmp	r3, #4
 80015c4:	d105      	bne.n	80015d2 <setMotorSpeed+0xe2>
		  motor->outputPWM->Instance->CCR2 = duty_cycle;
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	695b      	ldr	r3, [r3, #20]
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	68fa      	ldr	r2, [r7, #12]
 80015ce:	639a      	str	r2, [r3, #56]	; 0x38
 80015d0:	e012      	b.n	80015f8 <setMotorSpeed+0x108>
	else if(motor->PWM_channel == TIM_CHANNEL_3)
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	8b1b      	ldrh	r3, [r3, #24]
 80015d6:	2b08      	cmp	r3, #8
 80015d8:	d105      	bne.n	80015e6 <setMotorSpeed+0xf6>
		  motor->outputPWM->Instance->CCR3 = duty_cycle;
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	695b      	ldr	r3, [r3, #20]
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	68fa      	ldr	r2, [r7, #12]
 80015e2:	63da      	str	r2, [r3, #60]	; 0x3c
 80015e4:	e008      	b.n	80015f8 <setMotorSpeed+0x108>
	else if(motor->PWM_channel == TIM_CHANNEL_4)
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	8b1b      	ldrh	r3, [r3, #24]
 80015ea:	2b0c      	cmp	r3, #12
 80015ec:	d104      	bne.n	80015f8 <setMotorSpeed+0x108>
	  motor->outputPWM->Instance->CCR4 = duty_cycle;
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	695b      	ldr	r3, [r3, #20]
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	68fa      	ldr	r2, [r7, #12]
 80015f6:	641a      	str	r2, [r3, #64]	; 0x40

	HAL_TIM_PWM_Start(motor->outputPWM, motor->PWM_channel);
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	695a      	ldr	r2, [r3, #20]
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	8b1b      	ldrh	r3, [r3, #24]
 8001600:	4619      	mov	r1, r3
 8001602:	4610      	mov	r0, r2
 8001604:	f006 f87e 	bl	8007704 <HAL_TIM_PWM_Start>



	motor->outputPWM->Instance->CNT = 0;
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	695b      	ldr	r3, [r3, #20]
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	2200      	movs	r2, #0
 8001610:	625a      	str	r2, [r3, #36]	; 0x24
}
 8001612:	bf00      	nop
 8001614:	3718      	adds	r7, #24
 8001616:	46bd      	mov	sp, r7
 8001618:	bd80      	pop	{r7, pc}
 800161a:	bf00      	nop
 800161c:	f3af 8000 	nop.w
 8001620:	bfb15b57 	.word	0xbfb15b57
 8001624:	3fd09eec 	.word	0x3fd09eec
 8001628:	1172ef0b 	.word	0x1172ef0b
 800162c:	3f9989df 	.word	0x3f9989df
 8001630:	00000000 	.word	0x00000000
 8001634:	412e8480 	.word	0x412e8480
 8001638:	42c80000 	.word	0x42c80000
 800163c:	42c80000 	.word	0x42c80000

08001640 <runMotor>:
		return -1;
	}
	else return 1;
}

void runMotor(Motor_TypeDef* motor, float speed){
 8001640:	b5b0      	push	{r4, r5, r7, lr}
 8001642:	b082      	sub	sp, #8
 8001644:	af00      	add	r7, sp, #0
 8001646:	6078      	str	r0, [r7, #4]
 8001648:	ed87 0a00 	vstr	s0, [r7]
  //	    - positive speed Lift DOWN
  //	    - negative speed lift UP
    if (motor->ID == 1){
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	f893 3033 	ldrb.w	r3, [r3, #51]	; 0x33
 8001652:	2b01      	cmp	r3, #1
 8001654:	d129      	bne.n	80016aa <runMotor+0x6a>
	if (fabs(speed)/speed  >= 0)
 8001656:	edd7 7a00 	vldr	s15, [r7]
 800165a:	eef0 7ae7 	vabs.f32	s15, s15
 800165e:	ee17 0a90 	vmov	r0, s15
 8001662:	f7fe ff29 	bl	80004b8 <__aeabi_f2d>
 8001666:	4604      	mov	r4, r0
 8001668:	460d      	mov	r5, r1
 800166a:	6838      	ldr	r0, [r7, #0]
 800166c:	f7fe ff24 	bl	80004b8 <__aeabi_f2d>
 8001670:	4602      	mov	r2, r0
 8001672:	460b      	mov	r3, r1
 8001674:	4620      	mov	r0, r4
 8001676:	4629      	mov	r1, r5
 8001678:	f7ff f8a0 	bl	80007bc <__aeabi_ddiv>
 800167c:	4602      	mov	r2, r0
 800167e:	460b      	mov	r3, r1
 8001680:	4610      	mov	r0, r2
 8001682:	4619      	mov	r1, r3
 8001684:	f04f 0200 	mov.w	r2, #0
 8001688:	f04f 0300 	mov.w	r3, #0
 800168c:	f7ff f9f2 	bl	8000a74 <__aeabi_dcmpge>
 8001690:	4603      	mov	r3, r0
 8001692:	2b00      	cmp	r3, #0
 8001694:	d004      	beq.n	80016a0 <runMotor+0x60>
	      setMotorDir(motor, 0);
 8001696:	2100      	movs	r1, #0
 8001698:	6878      	ldr	r0, [r7, #4]
 800169a:	f7ff ff15 	bl	80014c8 <setMotorDir>
 800169e:	e032      	b.n	8001706 <runMotor+0xc6>
	else
	  setMotorDir(motor, 1);
 80016a0:	2101      	movs	r1, #1
 80016a2:	6878      	ldr	r0, [r7, #4]
 80016a4:	f7ff ff10 	bl	80014c8 <setMotorDir>
 80016a8:	e02d      	b.n	8001706 <runMotor+0xc6>
    }
    else if (motor->ID == 2){
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	f893 3033 	ldrb.w	r3, [r3, #51]	; 0x33
 80016b0:	2b02      	cmp	r3, #2
 80016b2:	d128      	bne.n	8001706 <runMotor+0xc6>
	if (fabs(speed)/speed  >= 0)
 80016b4:	edd7 7a00 	vldr	s15, [r7]
 80016b8:	eef0 7ae7 	vabs.f32	s15, s15
 80016bc:	ee17 0a90 	vmov	r0, s15
 80016c0:	f7fe fefa 	bl	80004b8 <__aeabi_f2d>
 80016c4:	4604      	mov	r4, r0
 80016c6:	460d      	mov	r5, r1
 80016c8:	6838      	ldr	r0, [r7, #0]
 80016ca:	f7fe fef5 	bl	80004b8 <__aeabi_f2d>
 80016ce:	4602      	mov	r2, r0
 80016d0:	460b      	mov	r3, r1
 80016d2:	4620      	mov	r0, r4
 80016d4:	4629      	mov	r1, r5
 80016d6:	f7ff f871 	bl	80007bc <__aeabi_ddiv>
 80016da:	4602      	mov	r2, r0
 80016dc:	460b      	mov	r3, r1
 80016de:	4610      	mov	r0, r2
 80016e0:	4619      	mov	r1, r3
 80016e2:	f04f 0200 	mov.w	r2, #0
 80016e6:	f04f 0300 	mov.w	r3, #0
 80016ea:	f7ff f9c3 	bl	8000a74 <__aeabi_dcmpge>
 80016ee:	4603      	mov	r3, r0
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d004      	beq.n	80016fe <runMotor+0xbe>
	  setMotorDir(motor, 1);
 80016f4:	2101      	movs	r1, #1
 80016f6:	6878      	ldr	r0, [r7, #4]
 80016f8:	f7ff fee6 	bl	80014c8 <setMotorDir>
 80016fc:	e003      	b.n	8001706 <runMotor+0xc6>
	else
	  setMotorDir(motor, 0);
 80016fe:	2100      	movs	r1, #0
 8001700:	6878      	ldr	r0, [r7, #4]
 8001702:	f7ff fee1 	bl	80014c8 <setMotorDir>
    }

    HAL_Delay(50);
 8001706:	2032      	movs	r0, #50	; 0x32
 8001708:	f001 fe4a 	bl	80033a0 <HAL_Delay>
    brakeMotor(motor, 0);
 800170c:	2100      	movs	r1, #0
 800170e:	6878      	ldr	r0, [r7, #4]
 8001710:	f7ff fec8 	bl	80014a4 <brakeMotor>
    setMotorSpeed(motor, fabs(speed));
 8001714:	edd7 7a00 	vldr	s15, [r7]
 8001718:	eef0 7ae7 	vabs.f32	s15, s15
 800171c:	eeb0 0a67 	vmov.f32	s0, s15
 8001720:	6878      	ldr	r0, [r7, #4]
 8001722:	f7ff fee5 	bl	80014f0 <setMotorSpeed>

}
 8001726:	bf00      	nop
 8001728:	3708      	adds	r7, #8
 800172a:	46bd      	mov	sp, r7
 800172c:	bdb0      	pop	{r4, r5, r7, pc}

0800172e <GPIO_Digital_Filtered_Input>:
 */

#include "button.h"

uint8_t GPIO_Digital_Filtered_Input(Button_TypeDef* hgpio, uint32_t debounce_time)
{
 800172e:	b580      	push	{r7, lr}
 8001730:	b082      	sub	sp, #8
 8001732:	af00      	add	r7, sp, #0
 8001734:	6078      	str	r0, [r7, #4]
 8001736:	6039      	str	r1, [r7, #0]
	// read the state of the switch into a local variable (LOW, when the button is not pressed)
	hgpio->curRead = HAL_GPIO_ReadPin(hgpio->gpioPort, hgpio->gpioPin);
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	681a      	ldr	r2, [r3, #0]
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	889b      	ldrh	r3, [r3, #4]
 8001740:	4619      	mov	r1, r3
 8001742:	4610      	mov	r0, r2
 8001744:	f003 ff8e 	bl	8005664 <HAL_GPIO_ReadPin>
 8001748:	4603      	mov	r3, r0
 800174a:	461a      	mov	r2, r3
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	719a      	strb	r2, [r3, #6]
	//check if the button was pressed
	if (hgpio->curRead != hgpio->preRead)
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	799a      	ldrb	r2, [r3, #6]
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	79db      	ldrb	r3, [r3, #7]
 8001758:	429a      	cmp	r2, r3
 800175a:	d004      	beq.n	8001766 <GPIO_Digital_Filtered_Input+0x38>
		// reset the debouncing timer
		hgpio->lastDebounceTime = HAL_GetTick();
 800175c:	f001 fe14 	bl	8003388 <HAL_GetTick>
 8001760:	4602      	mov	r2, r0
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	60da      	str	r2, [r3, #12]
	// whatever the reading is at, it's been there for longer than the debounce delay, so the current value is safe
//	&& (hgpio->curRead != hgpio->state)
	if (((HAL_GetTick() - hgpio->lastDebounceTime) > debounce_time) )
 8001766:	f001 fe0f 	bl	8003388 <HAL_GetTick>
 800176a:	4602      	mov	r2, r0
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	68db      	ldr	r3, [r3, #12]
 8001770:	1ad3      	subs	r3, r2, r3
 8001772:	683a      	ldr	r2, [r7, #0]
 8001774:	429a      	cmp	r2, r3
 8001776:	d209      	bcs.n	800178c <GPIO_Digital_Filtered_Input+0x5e>
	{
		hgpio->state = hgpio->curRead;
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	799a      	ldrb	r2, [r3, #6]
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	721a      	strb	r2, [r3, #8]
		
		if (hgpio->state == GPIO_PIN_SET) //Effective only when Pin is RESET
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	7a1b      	ldrb	r3, [r3, #8]
 8001784:	2b01      	cmp	r3, #1
 8001786:	d101      	bne.n	800178c <GPIO_Digital_Filtered_Input+0x5e>
		{
			return GPIO_PIN_SET;
 8001788:	2301      	movs	r3, #1
 800178a:	e004      	b.n	8001796 <GPIO_Digital_Filtered_Input+0x68>
		}
	}
	// Update the last button read
	hgpio->preRead = hgpio->curRead;
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	799a      	ldrb	r2, [r3, #6]
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	71da      	strb	r2, [r3, #7]
	return GPIO_PIN_RESET;
 8001794:	2300      	movs	r3, #0
}
 8001796:	4618      	mov	r0, r3
 8001798:	3708      	adds	r7, #8
 800179a:	46bd      	mov	sp, r7
 800179c:	bd80      	pop	{r7, pc}
	...

080017a0 <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	b08a      	sub	sp, #40	; 0x28
 80017a4:	af00      	add	r7, sp, #0

  hcan1.Instance = CAN1;
 80017a6:	4b30      	ldr	r3, [pc, #192]	; (8001868 <MX_CAN1_Init+0xc8>)
 80017a8:	4a30      	ldr	r2, [pc, #192]	; (800186c <MX_CAN1_Init+0xcc>)
 80017aa:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 9;
 80017ac:	4b2e      	ldr	r3, [pc, #184]	; (8001868 <MX_CAN1_Init+0xc8>)
 80017ae:	2209      	movs	r2, #9
 80017b0:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 80017b2:	4b2d      	ldr	r3, [pc, #180]	; (8001868 <MX_CAN1_Init+0xc8>)
 80017b4:	2200      	movs	r2, #0
 80017b6:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80017b8:	4b2b      	ldr	r3, [pc, #172]	; (8001868 <MX_CAN1_Init+0xc8>)
 80017ba:	2200      	movs	r2, #0
 80017bc:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_2TQ;
 80017be:	4b2a      	ldr	r3, [pc, #168]	; (8001868 <MX_CAN1_Init+0xc8>)
 80017c0:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80017c4:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 80017c6:	4b28      	ldr	r3, [pc, #160]	; (8001868 <MX_CAN1_Init+0xc8>)
 80017c8:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80017cc:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 80017ce:	4b26      	ldr	r3, [pc, #152]	; (8001868 <MX_CAN1_Init+0xc8>)
 80017d0:	2200      	movs	r2, #0
 80017d2:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 80017d4:	4b24      	ldr	r3, [pc, #144]	; (8001868 <MX_CAN1_Init+0xc8>)
 80017d6:	2200      	movs	r2, #0
 80017d8:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 80017da:	4b23      	ldr	r3, [pc, #140]	; (8001868 <MX_CAN1_Init+0xc8>)
 80017dc:	2200      	movs	r2, #0
 80017de:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 80017e0:	4b21      	ldr	r3, [pc, #132]	; (8001868 <MX_CAN1_Init+0xc8>)
 80017e2:	2200      	movs	r2, #0
 80017e4:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 80017e6:	4b20      	ldr	r3, [pc, #128]	; (8001868 <MX_CAN1_Init+0xc8>)
 80017e8:	2200      	movs	r2, #0
 80017ea:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 80017ec:	4b1e      	ldr	r3, [pc, #120]	; (8001868 <MX_CAN1_Init+0xc8>)
 80017ee:	2200      	movs	r2, #0
 80017f0:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 80017f2:	481d      	ldr	r0, [pc, #116]	; (8001868 <MX_CAN1_Init+0xc8>)
 80017f4:	f001 fdf8 	bl	80033e8 <HAL_CAN_Init>
 80017f8:	4603      	mov	r3, r0
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d001      	beq.n	8001802 <MX_CAN1_Init+0x62>
  {
    Error_Handler();
 80017fe:	f000 ffff 	bl	8002800 <Error_Handler>
  }

  /* USER CODE BEGIN CAN1_Init 2 */
  	CAN_FilterTypeDef canfil_1;
  	canfil_1.FilterBank = 0;
 8001802:	2300      	movs	r3, #0
 8001804:	617b      	str	r3, [r7, #20]
  	canfil_1.FilterMode = CAN_FILTERMODE_IDMASK;
 8001806:	2300      	movs	r3, #0
 8001808:	61bb      	str	r3, [r7, #24]
  	canfil_1.FilterScale = CAN_FILTERSCALE_32BIT;
 800180a:	2301      	movs	r3, #1
 800180c:	61fb      	str	r3, [r7, #28]
  	canfil_1.FilterIdHigh = 0x0000;
 800180e:	2300      	movs	r3, #0
 8001810:	603b      	str	r3, [r7, #0]
  	canfil_1.FilterIdLow = 0x0000;
 8001812:	2300      	movs	r3, #0
 8001814:	607b      	str	r3, [r7, #4]
  	canfil_1.FilterMaskIdHigh = 0x0000;
 8001816:	2300      	movs	r3, #0
 8001818:	60bb      	str	r3, [r7, #8]
  	canfil_1.FilterMaskIdLow = 0x0000;
 800181a:	2300      	movs	r3, #0
 800181c:	60fb      	str	r3, [r7, #12]
  	canfil_1.FilterFIFOAssignment = CAN_RX_FIFO0;
 800181e:	2300      	movs	r3, #0
 8001820:	613b      	str	r3, [r7, #16]
  	canfil_1.FilterActivation = CAN_FILTER_ENABLE;
 8001822:	2301      	movs	r3, #1
 8001824:	623b      	str	r3, [r7, #32]
  	canfil_1.SlaveStartFilterBank = 0;
 8001826:	2300      	movs	r3, #0
 8001828:	627b      	str	r3, [r7, #36]	; 0x24

  	if (HAL_CAN_ConfigFilter(&hcan1, &canfil_1) != HAL_OK)
 800182a:	463b      	mov	r3, r7
 800182c:	4619      	mov	r1, r3
 800182e:	480e      	ldr	r0, [pc, #56]	; (8001868 <MX_CAN1_Init+0xc8>)
 8001830:	f001 fff6 	bl	8003820 <HAL_CAN_ConfigFilter>
 8001834:	4603      	mov	r3, r0
 8001836:	2b00      	cmp	r3, #0
 8001838:	d001      	beq.n	800183e <MX_CAN1_Init+0x9e>
  		Error_Handler();
 800183a:	f000 ffe1 	bl	8002800 <Error_Handler>

  	if (HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING))
 800183e:	2102      	movs	r1, #2
 8001840:	4809      	ldr	r0, [pc, #36]	; (8001868 <MX_CAN1_Init+0xc8>)
 8001842:	f002 fbc1 	bl	8003fc8 <HAL_CAN_ActivateNotification>
 8001846:	4603      	mov	r3, r0
 8001848:	2b00      	cmp	r3, #0
 800184a:	d002      	beq.n	8001852 <MX_CAN1_Init+0xb2>
  		return Error_Handler();
 800184c:	f000 ffd8 	bl	8002800 <Error_Handler>
 8001850:	e007      	b.n	8001862 <MX_CAN1_Init+0xc2>

  	if (HAL_CAN_Start(&hcan1))
 8001852:	4805      	ldr	r0, [pc, #20]	; (8001868 <MX_CAN1_Init+0xc8>)
 8001854:	f002 f932 	bl	8003abc <HAL_CAN_Start>
 8001858:	4603      	mov	r3, r0
 800185a:	2b00      	cmp	r3, #0
 800185c:	d001      	beq.n	8001862 <MX_CAN1_Init+0xc2>
  		return Error_Handler();
 800185e:	f000 ffcf 	bl	8002800 <Error_Handler>


    /* USER CODE END CAN1_Init 2 */

}
 8001862:	3728      	adds	r7, #40	; 0x28
 8001864:	46bd      	mov	sp, r7
 8001866:	bd80      	pop	{r7, pc}
 8001868:	20000238 	.word	0x20000238
 800186c:	40006400 	.word	0x40006400

08001870 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8001870:	b580      	push	{r7, lr}
 8001872:	b08a      	sub	sp, #40	; 0x28
 8001874:	af00      	add	r7, sp, #0
 8001876:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001878:	f107 0314 	add.w	r3, r7, #20
 800187c:	2200      	movs	r2, #0
 800187e:	601a      	str	r2, [r3, #0]
 8001880:	605a      	str	r2, [r3, #4]
 8001882:	609a      	str	r2, [r3, #8]
 8001884:	60da      	str	r2, [r3, #12]
 8001886:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	4a1d      	ldr	r2, [pc, #116]	; (8001904 <HAL_CAN_MspInit+0x94>)
 800188e:	4293      	cmp	r3, r2
 8001890:	d133      	bne.n	80018fa <HAL_CAN_MspInit+0x8a>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001892:	2300      	movs	r3, #0
 8001894:	613b      	str	r3, [r7, #16]
 8001896:	4b1c      	ldr	r3, [pc, #112]	; (8001908 <HAL_CAN_MspInit+0x98>)
 8001898:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800189a:	4a1b      	ldr	r2, [pc, #108]	; (8001908 <HAL_CAN_MspInit+0x98>)
 800189c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80018a0:	6413      	str	r3, [r2, #64]	; 0x40
 80018a2:	4b19      	ldr	r3, [pc, #100]	; (8001908 <HAL_CAN_MspInit+0x98>)
 80018a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80018aa:	613b      	str	r3, [r7, #16]
 80018ac:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80018ae:	2300      	movs	r3, #0
 80018b0:	60fb      	str	r3, [r7, #12]
 80018b2:	4b15      	ldr	r3, [pc, #84]	; (8001908 <HAL_CAN_MspInit+0x98>)
 80018b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018b6:	4a14      	ldr	r2, [pc, #80]	; (8001908 <HAL_CAN_MspInit+0x98>)
 80018b8:	f043 0308 	orr.w	r3, r3, #8
 80018bc:	6313      	str	r3, [r2, #48]	; 0x30
 80018be:	4b12      	ldr	r3, [pc, #72]	; (8001908 <HAL_CAN_MspInit+0x98>)
 80018c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018c2:	f003 0308 	and.w	r3, r3, #8
 80018c6:	60fb      	str	r3, [r7, #12]
 80018c8:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80018ca:	2303      	movs	r3, #3
 80018cc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018ce:	2302      	movs	r3, #2
 80018d0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018d2:	2300      	movs	r3, #0
 80018d4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018d6:	2303      	movs	r3, #3
 80018d8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 80018da:	2309      	movs	r3, #9
 80018dc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80018de:	f107 0314 	add.w	r3, r7, #20
 80018e2:	4619      	mov	r1, r3
 80018e4:	4809      	ldr	r0, [pc, #36]	; (800190c <HAL_CAN_MspInit+0x9c>)
 80018e6:	f003 fb91 	bl	800500c <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 80018ea:	2200      	movs	r2, #0
 80018ec:	2100      	movs	r1, #0
 80018ee:	2014      	movs	r0, #20
 80018f0:	f002 febc 	bl	800466c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 80018f4:	2014      	movs	r0, #20
 80018f6:	f002 fee5 	bl	80046c4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 80018fa:	bf00      	nop
 80018fc:	3728      	adds	r7, #40	; 0x28
 80018fe:	46bd      	mov	sp, r7
 8001900:	bd80      	pop	{r7, pc}
 8001902:	bf00      	nop
 8001904:	40006400 	.word	0x40006400
 8001908:	40023800 	.word	0x40023800
 800190c:	40020c00 	.word	0x40020c00

08001910 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001910:	b580      	push	{r7, lr}
 8001912:	b082      	sub	sp, #8
 8001914:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001916:	2300      	movs	r3, #0
 8001918:	607b      	str	r3, [r7, #4]
 800191a:	4b0c      	ldr	r3, [pc, #48]	; (800194c <MX_DMA_Init+0x3c>)
 800191c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800191e:	4a0b      	ldr	r2, [pc, #44]	; (800194c <MX_DMA_Init+0x3c>)
 8001920:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001924:	6313      	str	r3, [r2, #48]	; 0x30
 8001926:	4b09      	ldr	r3, [pc, #36]	; (800194c <MX_DMA_Init+0x3c>)
 8001928:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800192a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800192e:	607b      	str	r3, [r7, #4]
 8001930:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8001932:	2200      	movs	r2, #0
 8001934:	2100      	movs	r1, #0
 8001936:	200c      	movs	r0, #12
 8001938:	f002 fe98 	bl	800466c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 800193c:	200c      	movs	r0, #12
 800193e:	f002 fec1 	bl	80046c4 <HAL_NVIC_EnableIRQ>

}
 8001942:	bf00      	nop
 8001944:	3708      	adds	r7, #8
 8001946:	46bd      	mov	sp, r7
 8001948:	bd80      	pop	{r7, pc}
 800194a:	bf00      	nop
 800194c:	40023800 	.word	0x40023800

08001950 <ENCODER_Init>:
CAN_HandleTypeDef hcan2;
//uint8_t incoming[8];
//CAN_RxHeaderTypeDef RxHeader;

void ENCODER_Init(void)
{
 8001950:	b580      	push	{r7, lr}
 8001952:	af00      	add	r7, sp, #0
  //Assign each encoder to one of the two CAN buses
	encoderBack.hcan = &hcan1;
 8001954:	4b07      	ldr	r3, [pc, #28]	; (8001974 <ENCODER_Init+0x24>)
 8001956:	4a08      	ldr	r2, [pc, #32]	; (8001978 <ENCODER_Init+0x28>)
 8001958:	601a      	str	r2, [r3, #0]
	encoderFront.hcan = &hcan1;
 800195a:	4b08      	ldr	r3, [pc, #32]	; (800197c <ENCODER_Init+0x2c>)
 800195c:	4a06      	ldr	r2, [pc, #24]	; (8001978 <ENCODER_Init+0x28>)
 800195e:	601a      	str	r2, [r3, #0]
	
	//Set Tx header for each encoder handle
	ENCODER_Set_TxHeader(&encoderBack, ENC_ADDR_LEFT);
 8001960:	2101      	movs	r1, #1
 8001962:	4804      	ldr	r0, [pc, #16]	; (8001974 <ENCODER_Init+0x24>)
 8001964:	f000 f83f 	bl	80019e6 <ENCODER_Set_TxHeader>
	ENCODER_Set_TxHeader(&encoderFront, ENC_ADDR_RIGHT);
 8001968:	2102      	movs	r1, #2
 800196a:	4804      	ldr	r0, [pc, #16]	; (800197c <ENCODER_Init+0x2c>)
 800196c:	f000 f83b 	bl	80019e6 <ENCODER_Set_TxHeader>

}
 8001970:	bf00      	nop
 8001972:	bd80      	pop	{r7, pc}
 8001974:	200002dc 	.word	0x200002dc
 8001978:	20000238 	.word	0x20000238
 800197c:	20000288 	.word	0x20000288

08001980 <ENCODER_Sort_Incoming>:

void ENCODER_Sort_Incoming(uint8_t* incoming_array, EncoderHandle* Encoder_ptr){
 8001980:	b480      	push	{r7}
 8001982:	b083      	sub	sp, #12
 8001984:	af00      	add	r7, sp, #0
 8001986:	6078      	str	r0, [r7, #4]
 8001988:	6039      	str	r1, [r7, #0]
	Encoder_ptr->rawRead[0] = incoming_array[0];
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	781a      	ldrb	r2, [r3, #0]
 800198e:	683b      	ldr	r3, [r7, #0]
 8001990:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
	Encoder_ptr->rawRead[1] = incoming_array[1];
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	785a      	ldrb	r2, [r3, #1]
 8001998:	683b      	ldr	r3, [r7, #0]
 800199a:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
	Encoder_ptr->rawRead[2] = incoming_array[2];
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	789a      	ldrb	r2, [r3, #2]
 80019a2:	683b      	ldr	r3, [r7, #0]
 80019a4:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
	Encoder_ptr->rawRead[3] = incoming_array[3];
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	78da      	ldrb	r2, [r3, #3]
 80019ac:	683b      	ldr	r3, [r7, #0]
 80019ae:	f883 204f 	strb.w	r2, [r3, #79]	; 0x4f
	Encoder_ptr->rawRead[4] = incoming_array[4];
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	791a      	ldrb	r2, [r3, #4]
 80019b6:	683b      	ldr	r3, [r7, #0]
 80019b8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	Encoder_ptr->rawRead[5] = incoming_array[5];
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	795a      	ldrb	r2, [r3, #5]
 80019c0:	683b      	ldr	r3, [r7, #0]
 80019c2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
	Encoder_ptr->rawRead[6] = incoming_array[6];
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	799a      	ldrb	r2, [r3, #6]
 80019ca:	683b      	ldr	r3, [r7, #0]
 80019cc:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
	Encoder_ptr->rawRead[7] = incoming_array[7];
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	79da      	ldrb	r2, [r3, #7]
 80019d4:	683b      	ldr	r3, [r7, #0]
 80019d6:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
}
 80019da:	bf00      	nop
 80019dc:	370c      	adds	r7, #12
 80019de:	46bd      	mov	sp, r7
 80019e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e4:	4770      	bx	lr

080019e6 <ENCODER_Set_TxHeader>:

void ENCODER_Set_TxHeader(EncoderHandle* Encoder_ptr, uint32_t Encoder_Address){
 80019e6:	b480      	push	{r7}
 80019e8:	b083      	sub	sp, #12
 80019ea:	af00      	add	r7, sp, #0
 80019ec:	6078      	str	r0, [r7, #4]
 80019ee:	6039      	str	r1, [r7, #0]
	Encoder_ptr->canTxHeader.DLC = 4;
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	2204      	movs	r2, #4
 80019f4:	631a      	str	r2, [r3, #48]	; 0x30
	Encoder_ptr->canTxHeader.IDE = CAN_ID_STD;
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	2200      	movs	r2, #0
 80019fa:	629a      	str	r2, [r3, #40]	; 0x28
	Encoder_ptr->canTxHeader.RTR = CAN_RTR_DATA;
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	2200      	movs	r2, #0
 8001a00:	62da      	str	r2, [r3, #44]	; 0x2c
	Encoder_ptr->canTxHeader.StdId = Encoder_Address;
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	683a      	ldr	r2, [r7, #0]
 8001a06:	621a      	str	r2, [r3, #32]
	Encoder_ptr->canTxHeader.TransmitGlobalTime = DISABLE;
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	2200      	movs	r2, #0
 8001a0c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	Encoder_ptr->canTxHeader.ExtId = 0;
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	2200      	movs	r2, #0
 8001a14:	625a      	str	r2, [r3, #36]	; 0x24
}
 8001a16:	bf00      	nop
 8001a18:	370c      	adds	r7, #12
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a20:	4770      	bx	lr

08001a22 <ENCODER_Read>:

void ENCODER_Read(EncoderHandle* Encoder_ptr){
 8001a22:	b580      	push	{r7, lr}
 8001a24:	b082      	sub	sp, #8
 8001a26:	af00      	add	r7, sp, #0
 8001a28:	6078      	str	r0, [r7, #4]
	Encoder_ptr->sendData[0] = Encoder_ptr->canTxHeader.DLC;
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a2e:	b2da      	uxtb	r2, r3
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
	Encoder_ptr->sendData[1] = Encoder_ptr->canTxHeader.StdId;
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	6a1b      	ldr	r3, [r3, #32]
 8001a3a:	b2da      	uxtb	r2, r3
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
	Encoder_ptr->sendData[2] = 0x01;
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	2201      	movs	r2, #1
 8001a46:	f883 204a 	strb.w	r2, [r3, #74]	; 0x4a
	Encoder_ptr->sendData[3] = 0x00;
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	f883 204b 	strb.w	r2, [r3, #75]	; 0x4b
	
	HAL_CAN_AddTxMessage(Encoder_ptr->hcan, &(Encoder_ptr->canTxHeader), Encoder_ptr->sendData, &(Encoder_ptr->canMailbox));
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	6818      	ldr	r0, [r3, #0]
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	f103 0120 	add.w	r1, r3, #32
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	f103 0248 	add.w	r2, r3, #72	; 0x48
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	3338      	adds	r3, #56	; 0x38
 8001a66:	f002 f86d 	bl	8003b44 <HAL_CAN_AddTxMessage>
}
 8001a6a:	bf00      	nop
 8001a6c:	3708      	adds	r7, #8
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	bd80      	pop	{r7, pc}

08001a72 <ENCODER_Get_Angle>:
	Encoder_ptr->sendData[3] = 0x01;

	HAL_CAN_AddTxMessage(Encoder_ptr->hcan, &(Encoder_ptr->canTxHeader), Encoder_ptr->sendData, &(Encoder_ptr->canMailbox));
}

void ENCODER_Get_Angle(EncoderHandle* Encoder_ptr){
 8001a72:	b580      	push	{r7, lr}
 8001a74:	b082      	sub	sp, #8
 8001a76:	af00      	add	r7, sp, #0
 8001a78:	6078      	str	r0, [r7, #4]
	ENCODER_Read(Encoder_ptr);
 8001a7a:	6878      	ldr	r0, [r7, #4]
 8001a7c:	f7ff ffd1 	bl	8001a22 <ENCODER_Read>
	Encoder_ptr->angle32Bit.b8[0] = Encoder_ptr->rawRead[3];
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	f893 204f 	ldrb.w	r2, [r3, #79]	; 0x4f
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
	Encoder_ptr->angle32Bit.b8[1] = Encoder_ptr->rawRead[4];
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	f893 2050 	ldrb.w	r2, [r3, #80]	; 0x50
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
	Encoder_ptr->angle32Bit.b8[2] = Encoder_ptr->rawRead[5];
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	f893 2051 	ldrb.w	r2, [r3, #81]	; 0x51
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
	Encoder_ptr->angle32Bit.b8[3] = Encoder_ptr->rawRead[6];
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	f893 2052 	ldrb.w	r2, [r3, #82]	; 0x52
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f

	//Get the outer gear encoder position
	//Gear ration from inner to outer gear is 1:2. Therefore, (2*4096=)8192 is used
//	Encoder_ptr->encoder_pos = (Encoder_ptr->rawRead[3] + (Encoder_ptr->rawRead[4] << 8) + (Encoder_ptr->rawRead[5] << 16)) ; //Get single turn encoder reading
	Encoder_ptr->encoder_pos = (Encoder_ptr->rawRead[3] + (Encoder_ptr->rawRead[4] << 8) + (Encoder_ptr->rawRead[5] << 16)); //Get single turn encoder reading
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	f893 304f 	ldrb.w	r3, [r3, #79]	; 0x4f
 8001ab6:	461a      	mov	r2, r3
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001abe:	021b      	lsls	r3, r3, #8
 8001ac0:	441a      	add	r2, r3
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001ac8:	041b      	lsls	r3, r3, #16
 8001aca:	4413      	add	r3, r2
 8001acc:	461a      	mov	r2, r3
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	645a      	str	r2, [r3, #68]	; 0x44

	//Convert from encoder position to angle in degree
//	Encoder_ptr->angleDeg = (Encoder_ptr->encoder_pos * 360 /8192) ; //Get encoder angle

}
 8001ad2:	bf00      	nop
 8001ad4:	3708      	adds	r7, #8
 8001ad6:	46bd      	mov	sp, r7
 8001ad8:	bd80      	pop	{r7, pc}
	...

08001adc <MX_GPIO_Init>:
     PB14   ------> SPI2_MISO
     PB15   ------> SPI2_MOSI
     PB5   ------> CAN2_RX
*/
void MX_GPIO_Init(void)
{
 8001adc:	b580      	push	{r7, lr}
 8001ade:	b08c      	sub	sp, #48	; 0x30
 8001ae0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ae2:	f107 031c 	add.w	r3, r7, #28
 8001ae6:	2200      	movs	r2, #0
 8001ae8:	601a      	str	r2, [r3, #0]
 8001aea:	605a      	str	r2, [r3, #4]
 8001aec:	609a      	str	r2, [r3, #8]
 8001aee:	60da      	str	r2, [r3, #12]
 8001af0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001af2:	2300      	movs	r3, #0
 8001af4:	61bb      	str	r3, [r7, #24]
 8001af6:	4b8a      	ldr	r3, [pc, #552]	; (8001d20 <MX_GPIO_Init+0x244>)
 8001af8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001afa:	4a89      	ldr	r2, [pc, #548]	; (8001d20 <MX_GPIO_Init+0x244>)
 8001afc:	f043 0310 	orr.w	r3, r3, #16
 8001b00:	6313      	str	r3, [r2, #48]	; 0x30
 8001b02:	4b87      	ldr	r3, [pc, #540]	; (8001d20 <MX_GPIO_Init+0x244>)
 8001b04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b06:	f003 0310 	and.w	r3, r3, #16
 8001b0a:	61bb      	str	r3, [r7, #24]
 8001b0c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b0e:	2300      	movs	r3, #0
 8001b10:	617b      	str	r3, [r7, #20]
 8001b12:	4b83      	ldr	r3, [pc, #524]	; (8001d20 <MX_GPIO_Init+0x244>)
 8001b14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b16:	4a82      	ldr	r2, [pc, #520]	; (8001d20 <MX_GPIO_Init+0x244>)
 8001b18:	f043 0304 	orr.w	r3, r3, #4
 8001b1c:	6313      	str	r3, [r2, #48]	; 0x30
 8001b1e:	4b80      	ldr	r3, [pc, #512]	; (8001d20 <MX_GPIO_Init+0x244>)
 8001b20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b22:	f003 0304 	and.w	r3, r3, #4
 8001b26:	617b      	str	r3, [r7, #20]
 8001b28:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	613b      	str	r3, [r7, #16]
 8001b2e:	4b7c      	ldr	r3, [pc, #496]	; (8001d20 <MX_GPIO_Init+0x244>)
 8001b30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b32:	4a7b      	ldr	r2, [pc, #492]	; (8001d20 <MX_GPIO_Init+0x244>)
 8001b34:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001b38:	6313      	str	r3, [r2, #48]	; 0x30
 8001b3a:	4b79      	ldr	r3, [pc, #484]	; (8001d20 <MX_GPIO_Init+0x244>)
 8001b3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b3e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001b42:	613b      	str	r3, [r7, #16]
 8001b44:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b46:	2300      	movs	r3, #0
 8001b48:	60fb      	str	r3, [r7, #12]
 8001b4a:	4b75      	ldr	r3, [pc, #468]	; (8001d20 <MX_GPIO_Init+0x244>)
 8001b4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b4e:	4a74      	ldr	r2, [pc, #464]	; (8001d20 <MX_GPIO_Init+0x244>)
 8001b50:	f043 0301 	orr.w	r3, r3, #1
 8001b54:	6313      	str	r3, [r2, #48]	; 0x30
 8001b56:	4b72      	ldr	r3, [pc, #456]	; (8001d20 <MX_GPIO_Init+0x244>)
 8001b58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b5a:	f003 0301 	and.w	r3, r3, #1
 8001b5e:	60fb      	str	r3, [r7, #12]
 8001b60:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b62:	2300      	movs	r3, #0
 8001b64:	60bb      	str	r3, [r7, #8]
 8001b66:	4b6e      	ldr	r3, [pc, #440]	; (8001d20 <MX_GPIO_Init+0x244>)
 8001b68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b6a:	4a6d      	ldr	r2, [pc, #436]	; (8001d20 <MX_GPIO_Init+0x244>)
 8001b6c:	f043 0302 	orr.w	r3, r3, #2
 8001b70:	6313      	str	r3, [r2, #48]	; 0x30
 8001b72:	4b6b      	ldr	r3, [pc, #428]	; (8001d20 <MX_GPIO_Init+0x244>)
 8001b74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b76:	f003 0302 	and.w	r3, r3, #2
 8001b7a:	60bb      	str	r3, [r7, #8]
 8001b7c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001b7e:	2300      	movs	r3, #0
 8001b80:	607b      	str	r3, [r7, #4]
 8001b82:	4b67      	ldr	r3, [pc, #412]	; (8001d20 <MX_GPIO_Init+0x244>)
 8001b84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b86:	4a66      	ldr	r2, [pc, #408]	; (8001d20 <MX_GPIO_Init+0x244>)
 8001b88:	f043 0308 	orr.w	r3, r3, #8
 8001b8c:	6313      	str	r3, [r2, #48]	; 0x30
 8001b8e:	4b64      	ldr	r3, [pc, #400]	; (8001d20 <MX_GPIO_Init+0x244>)
 8001b90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b92:	f003 0308 	and.w	r3, r3, #8
 8001b96:	607b      	str	r3, [r7, #4]
 8001b98:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, AD_RANGE_Pin|AD_OS2_Pin|AD_OS1_Pin|AD_OS0_Pin
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	213f      	movs	r1, #63	; 0x3f
 8001b9e:	4861      	ldr	r0, [pc, #388]	; (8001d24 <MX_GPIO_Init+0x248>)
 8001ba0:	f003 fd86 	bl	80056b0 <HAL_GPIO_WritePin>
                          |AD_RST_Pin|AD_CV_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(AD_SPI1_CS_GPIO_Port, AD_SPI1_CS_Pin, GPIO_PIN_RESET);
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	2110      	movs	r1, #16
 8001ba8:	485f      	ldr	r0, [pc, #380]	; (8001d28 <MX_GPIO_Init+0x24c>)
 8001baa:	f003 fd81 	bl	80056b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ClimbM_IO_FR2_Pin|ClimbM_IO_EN2_Pin|LED1_Pin|LED2_Pin
 8001bae:	2200      	movs	r2, #0
 8001bb0:	219b      	movs	r1, #155	; 0x9b
 8001bb2:	485e      	ldr	r0, [pc, #376]	; (8001d2c <MX_GPIO_Init+0x250>)
 8001bb4:	f003 fd7c 	bl	80056b0 <HAL_GPIO_WritePin>
                          |Buzzer_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, ClimbM_IO_BRK2_Pin|ClimbM_IO_FR1_Pin|ClimbM_IO_EN1_Pin|ClimbM_IO_BRK1_Pin, GPIO_PIN_RESET);
 8001bb8:	2200      	movs	r2, #0
 8001bba:	f44f 41e1 	mov.w	r1, #28800	; 0x7080
 8001bbe:	485c      	ldr	r0, [pc, #368]	; (8001d30 <MX_GPIO_Init+0x254>)
 8001bc0:	f003 fd76 	bl	80056b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, CUI_SPI2_CS1_Pin|CUI_SPI2_CS2_Pin|HubM_IO_SON_Pin|HubM_IO_NOT_Pin
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	f64e 4108 	movw	r1, #60424	; 0xec08
 8001bca:	485a      	ldr	r0, [pc, #360]	; (8001d34 <MX_GPIO_Init+0x258>)
 8001bcc:	f003 fd70 	bl	80056b0 <HAL_GPIO_WritePin>
                          |HubM_IO_POT_Pin|Brake_Wheel_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = Button3_Pin|Button1_Pin|Button2_Pin;
 8001bd0:	2307      	movs	r3, #7
 8001bd2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001bd8:	2302      	movs	r3, #2
 8001bda:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001bdc:	f107 031c 	add.w	r3, r7, #28
 8001be0:	4619      	mov	r1, r3
 8001be2:	4853      	ldr	r0, [pc, #332]	; (8001d30 <MX_GPIO_Init+0x254>)
 8001be4:	f003 fa12 	bl	800500c <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin
                           PEPin PEPin */
  GPIO_InitStruct.Pin = LimitSW1_Pin|LimitSW2_Pin|LimitSW3_Pin|LimitSW4_Pin
 8001be8:	f248 1378 	movw	r3, #33144	; 0x8178
 8001bec:	61fb      	str	r3, [r7, #28]
                          |ClimbM_IO_ALM2_Pin|ClimbM_IO_ALM1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001bee:	2300      	movs	r3, #0
 8001bf0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001bf2:	2301      	movs	r3, #1
 8001bf4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001bf6:	f107 031c 	add.w	r3, r7, #28
 8001bfa:	4619      	mov	r1, r3
 8001bfc:	484c      	ldr	r0, [pc, #304]	; (8001d30 <MX_GPIO_Init+0x254>)
 8001bfe:	f003 fa05 	bl	800500c <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin
                           PCPin PCPin */
  GPIO_InitStruct.Pin = AD_RANGE_Pin|AD_OS2_Pin|AD_OS1_Pin|AD_OS0_Pin
 8001c02:	233f      	movs	r3, #63	; 0x3f
 8001c04:	61fb      	str	r3, [r7, #28]
                          |AD_RST_Pin|AD_CV_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c06:	2301      	movs	r3, #1
 8001c08:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001c0a:	2301      	movs	r3, #1
 8001c0c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c0e:	2300      	movs	r3, #0
 8001c10:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c12:	f107 031c 	add.w	r3, r7, #28
 8001c16:	4619      	mov	r1, r3
 8001c18:	4842      	ldr	r0, [pc, #264]	; (8001d24 <MX_GPIO_Init+0x248>)
 8001c1a:	f003 f9f7 	bl	800500c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = AD_SPI1_CS_Pin;
 8001c1e:	2310      	movs	r3, #16
 8001c20:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c22:	2301      	movs	r3, #1
 8001c24:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001c26:	2301      	movs	r3, #1
 8001c28:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(AD_SPI1_CS_GPIO_Port, &GPIO_InitStruct);
 8001c2e:	f107 031c 	add.w	r3, r7, #28
 8001c32:	4619      	mov	r1, r3
 8001c34:	483c      	ldr	r0, [pc, #240]	; (8001d28 <MX_GPIO_Init+0x24c>)
 8001c36:	f003 f9e9 	bl	800500c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = AD_BUSY_Pin;
 8001c3a:	2380      	movs	r3, #128	; 0x80
 8001c3c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001c3e:	4b3e      	ldr	r3, [pc, #248]	; (8001d38 <MX_GPIO_Init+0x25c>)
 8001c40:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c42:	2300      	movs	r3, #0
 8001c44:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(AD_BUSY_GPIO_Port, &GPIO_InitStruct);
 8001c46:	f107 031c 	add.w	r3, r7, #28
 8001c4a:	4619      	mov	r1, r3
 8001c4c:	4836      	ldr	r0, [pc, #216]	; (8001d28 <MX_GPIO_Init+0x24c>)
 8001c4e:	f003 f9dd 	bl	800500c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin */
  GPIO_InitStruct.Pin = ClimbM_IO_FR2_Pin|ClimbM_IO_EN2_Pin|LED1_Pin|LED2_Pin
 8001c52:	239b      	movs	r3, #155	; 0x9b
 8001c54:	61fb      	str	r3, [r7, #28]
                          |Buzzer_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c56:	2301      	movs	r3, #1
 8001c58:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001c5a:	2301      	movs	r3, #1
 8001c5c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c5e:	2300      	movs	r3, #0
 8001c60:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c62:	f107 031c 	add.w	r3, r7, #28
 8001c66:	4619      	mov	r1, r3
 8001c68:	4830      	ldr	r0, [pc, #192]	; (8001d2c <MX_GPIO_Init+0x250>)
 8001c6a:	f003 f9cf 	bl	800500c <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = ClimbM_IO_BRK2_Pin|ClimbM_IO_FR1_Pin|ClimbM_IO_EN1_Pin|ClimbM_IO_BRK1_Pin;
 8001c6e:	f44f 43e1 	mov.w	r3, #28800	; 0x7080
 8001c72:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c74:	2301      	movs	r3, #1
 8001c76:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001c78:	2301      	movs	r3, #1
 8001c7a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c7c:	2300      	movs	r3, #0
 8001c7e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001c80:	f107 031c 	add.w	r3, r7, #28
 8001c84:	4619      	mov	r1, r3
 8001c86:	482a      	ldr	r0, [pc, #168]	; (8001d30 <MX_GPIO_Init+0x254>)
 8001c88:	f003 f9c0 	bl	800500c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = CUI_SPI2_CLK_Pin|CUI_SPI2_MISO_Pin|CUI_SPI2_MOSI_Pin;
 8001c8c:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8001c90:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c92:	2302      	movs	r3, #2
 8001c94:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c96:	2300      	movs	r3, #0
 8001c98:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c9a:	2303      	movs	r3, #3
 8001c9c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001c9e:	2305      	movs	r3, #5
 8001ca0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ca2:	f107 031c 	add.w	r3, r7, #28
 8001ca6:	4619      	mov	r1, r3
 8001ca8:	4820      	ldr	r0, [pc, #128]	; (8001d2c <MX_GPIO_Init+0x250>)
 8001caa:	f003 f9af 	bl	800500c <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin
                           PDPin PDPin */
  GPIO_InitStruct.Pin = CUI_SPI2_CS1_Pin|CUI_SPI2_CS2_Pin|HubM_IO_SON_Pin|HubM_IO_NOT_Pin
 8001cae:	f64e 4308 	movw	r3, #60424	; 0xec08
 8001cb2:	61fb      	str	r3, [r7, #28]
                          |HubM_IO_POT_Pin|Brake_Wheel_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001cb4:	2301      	movs	r3, #1
 8001cb6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001cb8:	2301      	movs	r3, #1
 8001cba:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cbc:	2300      	movs	r3, #0
 8001cbe:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001cc0:	f107 031c 	add.w	r3, r7, #28
 8001cc4:	4619      	mov	r1, r3
 8001cc6:	481b      	ldr	r0, [pc, #108]	; (8001d34 <MX_GPIO_Init+0x258>)
 8001cc8:	f003 f9a0 	bl	800500c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = HubM_IO_ALM_Pin;
 8001ccc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001cd0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(HubM_IO_ALM_GPIO_Port, &GPIO_InitStruct);
 8001cda:	f107 031c 	add.w	r3, r7, #28
 8001cde:	4619      	mov	r1, r3
 8001ce0:	4814      	ldr	r0, [pc, #80]	; (8001d34 <MX_GPIO_Init+0x258>)
 8001ce2:	f003 f993 	bl	800500c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001ce6:	2320      	movs	r3, #32
 8001ce8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cea:	2302      	movs	r3, #2
 8001cec:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cee:	2300      	movs	r3, #0
 8001cf0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cf2:	2303      	movs	r3, #3
 8001cf4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 8001cf6:	2309      	movs	r3, #9
 8001cf8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001cfa:	f107 031c 	add.w	r3, r7, #28
 8001cfe:	4619      	mov	r1, r3
 8001d00:	480a      	ldr	r0, [pc, #40]	; (8001d2c <MX_GPIO_Init+0x250>)
 8001d02:	f003 f983 	bl	800500c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001d06:	2200      	movs	r2, #0
 8001d08:	2100      	movs	r1, #0
 8001d0a:	2017      	movs	r0, #23
 8001d0c:	f002 fcae 	bl	800466c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001d10:	2017      	movs	r0, #23
 8001d12:	f002 fcd7 	bl	80046c4 <HAL_NVIC_EnableIRQ>

}
 8001d16:	bf00      	nop
 8001d18:	3730      	adds	r7, #48	; 0x30
 8001d1a:	46bd      	mov	sp, r7
 8001d1c:	bd80      	pop	{r7, pc}
 8001d1e:	bf00      	nop
 8001d20:	40023800 	.word	0x40023800
 8001d24:	40020800 	.word	0x40020800
 8001d28:	40020000 	.word	0x40020000
 8001d2c:	40020400 	.word	0x40020400
 8001d30:	40021000 	.word	0x40021000
 8001d34:	40020c00 	.word	0x40020c00
 8001d38:	10210000 	.word	0x10210000

08001d3c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 8001d40:	4b1b      	ldr	r3, [pc, #108]	; (8001db0 <MX_I2C1_Init+0x74>)
 8001d42:	4a1c      	ldr	r2, [pc, #112]	; (8001db4 <MX_I2C1_Init+0x78>)
 8001d44:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8001d46:	4b1a      	ldr	r3, [pc, #104]	; (8001db0 <MX_I2C1_Init+0x74>)
 8001d48:	4a1b      	ldr	r2, [pc, #108]	; (8001db8 <MX_I2C1_Init+0x7c>)
 8001d4a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001d4c:	4b18      	ldr	r3, [pc, #96]	; (8001db0 <MX_I2C1_Init+0x74>)
 8001d4e:	2200      	movs	r2, #0
 8001d50:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001d52:	4b17      	ldr	r3, [pc, #92]	; (8001db0 <MX_I2C1_Init+0x74>)
 8001d54:	2200      	movs	r2, #0
 8001d56:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001d58:	4b15      	ldr	r3, [pc, #84]	; (8001db0 <MX_I2C1_Init+0x74>)
 8001d5a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001d5e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001d60:	4b13      	ldr	r3, [pc, #76]	; (8001db0 <MX_I2C1_Init+0x74>)
 8001d62:	2200      	movs	r2, #0
 8001d64:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001d66:	4b12      	ldr	r3, [pc, #72]	; (8001db0 <MX_I2C1_Init+0x74>)
 8001d68:	2200      	movs	r2, #0
 8001d6a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001d6c:	4b10      	ldr	r3, [pc, #64]	; (8001db0 <MX_I2C1_Init+0x74>)
 8001d6e:	2200      	movs	r2, #0
 8001d70:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001d72:	4b0f      	ldr	r3, [pc, #60]	; (8001db0 <MX_I2C1_Init+0x74>)
 8001d74:	2200      	movs	r2, #0
 8001d76:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001d78:	480d      	ldr	r0, [pc, #52]	; (8001db0 <MX_I2C1_Init+0x74>)
 8001d7a:	f003 fce3 	bl	8005744 <HAL_I2C_Init>
 8001d7e:	4603      	mov	r3, r0
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d001      	beq.n	8001d88 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001d84:	f000 fd3c 	bl	8002800 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001d88:	2100      	movs	r1, #0
 8001d8a:	4809      	ldr	r0, [pc, #36]	; (8001db0 <MX_I2C1_Init+0x74>)
 8001d8c:	f003 fea6 	bl	8005adc <HAL_I2CEx_ConfigAnalogFilter>
 8001d90:	4603      	mov	r3, r0
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d001      	beq.n	8001d9a <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 8001d96:	f000 fd33 	bl	8002800 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001d9a:	2100      	movs	r1, #0
 8001d9c:	4804      	ldr	r0, [pc, #16]	; (8001db0 <MX_I2C1_Init+0x74>)
 8001d9e:	f003 fefd 	bl	8005b9c <HAL_I2CEx_ConfigDigitalFilter>
 8001da2:	4603      	mov	r3, r0
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d001      	beq.n	8001dac <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8001da8:	f000 fd2a 	bl	8002800 <Error_Handler>
  }

}
 8001dac:	bf00      	nop
 8001dae:	bd80      	pop	{r7, pc}
 8001db0:	20000330 	.word	0x20000330
 8001db4:	40005400 	.word	0x40005400
 8001db8:	00061a80 	.word	0x00061a80

08001dbc <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	b08a      	sub	sp, #40	; 0x28
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dc4:	f107 0314 	add.w	r3, r7, #20
 8001dc8:	2200      	movs	r2, #0
 8001dca:	601a      	str	r2, [r3, #0]
 8001dcc:	605a      	str	r2, [r3, #4]
 8001dce:	609a      	str	r2, [r3, #8]
 8001dd0:	60da      	str	r2, [r3, #12]
 8001dd2:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	4a19      	ldr	r2, [pc, #100]	; (8001e40 <HAL_I2C_MspInit+0x84>)
 8001dda:	4293      	cmp	r3, r2
 8001ddc:	d12c      	bne.n	8001e38 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001dde:	2300      	movs	r3, #0
 8001de0:	613b      	str	r3, [r7, #16]
 8001de2:	4b18      	ldr	r3, [pc, #96]	; (8001e44 <HAL_I2C_MspInit+0x88>)
 8001de4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001de6:	4a17      	ldr	r2, [pc, #92]	; (8001e44 <HAL_I2C_MspInit+0x88>)
 8001de8:	f043 0302 	orr.w	r3, r3, #2
 8001dec:	6313      	str	r3, [r2, #48]	; 0x30
 8001dee:	4b15      	ldr	r3, [pc, #84]	; (8001e44 <HAL_I2C_MspInit+0x88>)
 8001df0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001df2:	f003 0302 	and.w	r3, r3, #2
 8001df6:	613b      	str	r3, [r7, #16]
 8001df8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = IMU_I2C1_SCL_Pin|IMU_I2C1_SDA_Pin;
 8001dfa:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001dfe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001e00:	2312      	movs	r3, #18
 8001e02:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001e04:	2301      	movs	r3, #1
 8001e06:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e08:	2303      	movs	r3, #3
 8001e0a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001e0c:	2304      	movs	r3, #4
 8001e0e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e10:	f107 0314 	add.w	r3, r7, #20
 8001e14:	4619      	mov	r1, r3
 8001e16:	480c      	ldr	r0, [pc, #48]	; (8001e48 <HAL_I2C_MspInit+0x8c>)
 8001e18:	f003 f8f8 	bl	800500c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001e1c:	2300      	movs	r3, #0
 8001e1e:	60fb      	str	r3, [r7, #12]
 8001e20:	4b08      	ldr	r3, [pc, #32]	; (8001e44 <HAL_I2C_MspInit+0x88>)
 8001e22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e24:	4a07      	ldr	r2, [pc, #28]	; (8001e44 <HAL_I2C_MspInit+0x88>)
 8001e26:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001e2a:	6413      	str	r3, [r2, #64]	; 0x40
 8001e2c:	4b05      	ldr	r3, [pc, #20]	; (8001e44 <HAL_I2C_MspInit+0x88>)
 8001e2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e30:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001e34:	60fb      	str	r3, [r7, #12]
 8001e36:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001e38:	bf00      	nop
 8001e3a:	3728      	adds	r7, #40	; 0x28
 8001e3c:	46bd      	mov	sp, r7
 8001e3e:	bd80      	pop	{r7, pc}
 8001e40:	40005400 	.word	0x40005400
 8001e44:	40023800 	.word	0x40023800
 8001e48:	40020400 	.word	0x40020400

08001e4c <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8001e4c:	b580      	push	{r7, lr}
 8001e4e:	b084      	sub	sp, #16
 8001e50:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8001e52:	f001 fa33 	bl	80032bc <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8001e56:	f000 fa35 	bl	80022c4 <SystemClock_Config>

	/* USER CODE BEGIN SysInit */
	HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / FREQUENCY);
 8001e5a:	f004 fcf5 	bl	8006848 <HAL_RCC_GetHCLKFreq>
 8001e5e:	4603      	mov	r3, r0
 8001e60:	4ab9      	ldr	r2, [pc, #740]	; (8002148 <main+0x2fc>)
 8001e62:	fba2 2303 	umull	r2, r3, r2, r3
 8001e66:	099b      	lsrs	r3, r3, #6
 8001e68:	4618      	mov	r0, r3
 8001e6a:	f002 fc43 	bl	80046f4 <HAL_SYSTICK_Config>
	HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8001e6e:	2004      	movs	r0, #4
 8001e70:	f002 fc4c 	bl	800470c <HAL_SYSTICK_CLKSourceConfig>
	HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8001e74:	2200      	movs	r2, #0
 8001e76:	2100      	movs	r1, #0
 8001e78:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001e7c:	f002 fbf6 	bl	800466c <HAL_NVIC_SetPriority>
	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8001e80:	f7ff fe2c 	bl	8001adc <MX_GPIO_Init>
	MX_DMA_Init();
 8001e84:	f7ff fd44 	bl	8001910 <MX_DMA_Init>
	MX_I2C1_Init();
 8001e88:	f7ff ff58 	bl	8001d3c <MX_I2C1_Init>
	MX_TIM1_Init();
 8001e8c:	f000 fdd2 	bl	8002a34 <MX_TIM1_Init>
	MX_TIM2_Init();
 8001e90:	f000 fe70 	bl	8002b74 <MX_TIM2_Init>
	MX_USART3_UART_Init();
 8001e94:	f001 f91a 	bl	80030cc <MX_USART3_UART_Init>
	MX_TIM3_Init();
 8001e98:	f000 fee6 	bl	8002c68 <MX_TIM3_Init>
	MX_TIM8_Init();
 8001e9c:	f000 ff66 	bl	8002d6c <MX_TIM8_Init>
	MX_CAN1_Init();
 8001ea0:	f7ff fc7e 	bl	80017a0 <MX_CAN1_Init>
	MX_SPI1_Init();
 8001ea4:	f000 fcbe 	bl	8002824 <MX_SPI1_Init>
	/* USER CODE BEGIN 2 */
	//Initialize hardware communication
//	joystick_Init();
//	ADC_Init();
//	ADC_DataRequest();
	ENCODER_Init();
 8001ea8:	f7ff fd52 	bl	8001950 <ENCODER_Init>
//	  DWT_Init();
//	while(MPU6050_Init(&hi2c1)==1);
	HAL_Delay(100);
 8001eac:	2064      	movs	r0, #100	; 0x64
 8001eae:	f001 fa77 	bl	80033a0 <HAL_Delay>

	//Start base wheel PWM pin
	wheelSpeedControl_Init(&baseWheelSpeed, base_linSpeedLevel[base_speedLevel],
 8001eb2:	4ba6      	ldr	r3, [pc, #664]	; (800214c <main+0x300>)
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	4aa6      	ldr	r2, [pc, #664]	; (8002150 <main+0x304>)
 8001eb8:	009b      	lsls	r3, r3, #2
 8001eba:	4413      	add	r3, r2
 8001ebc:	edd3 7a00 	vldr	s15, [r3]
 8001ec0:	4ba2      	ldr	r3, [pc, #648]	; (800214c <main+0x300>)
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	4aa3      	ldr	r2, [pc, #652]	; (8002154 <main+0x308>)
 8001ec6:	009b      	lsls	r3, r3, #2
 8001ec8:	4413      	add	r3, r2
 8001eca:	ed93 7a00 	vldr	s14, [r3]
 8001ece:	eef0 0a47 	vmov.f32	s1, s14
 8001ed2:	eeb0 0a67 	vmov.f32	s0, s15
 8001ed6:	48a0      	ldr	r0, [pc, #640]	; (8002158 <main+0x30c>)
 8001ed8:	f001 f99c 	bl	8003214 <wheelSpeedControl_Init>
			base_angSpeedLevel[base_speedLevel]);
	HAL_TIM_Base_Start(&MOTOR_TIM);
 8001edc:	489f      	ldr	r0, [pc, #636]	; (800215c <main+0x310>)
 8001ede:	f005 fab1 	bl	8007444 <HAL_TIM_Base_Start>
	HAL_TIM_PWM_Start(&MOTOR_TIM, TIM_CHANNEL_1);
 8001ee2:	2100      	movs	r1, #0
 8001ee4:	489d      	ldr	r0, [pc, #628]	; (800215c <main+0x310>)
 8001ee6:	f005 fc0d 	bl	8007704 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&MOTOR_TIM, TIM_CHANNEL_2);
 8001eea:	2104      	movs	r1, #4
 8001eec:	489b      	ldr	r0, [pc, #620]	; (800215c <main+0x310>)
 8001eee:	f005 fc09 	bl	8007704 <HAL_TIM_PWM_Start>
	MOTOR_TIM.Instance->RIGHT_MOTOR_CHANNEL = 1500;
 8001ef2:	4b9a      	ldr	r3, [pc, #616]	; (800215c <main+0x310>)
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8001efa:	635a      	str	r2, [r3, #52]	; 0x34
	MOTOR_TIM.Instance->LEFT_MOTOR_CHANNEL = 1500;
 8001efc:	4b97      	ldr	r3, [pc, #604]	; (800215c <main+0x310>)
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8001f04:	639a      	str	r2, [r3, #56]	; 0x38
	HAL_Delay(100);
 8001f06:	2064      	movs	r0, #100	; 0x64
 8001f08:	f001 fa4a 	bl	80033a0 <HAL_Delay>

//	//Initialize rear and back motor
	bd25l_Init(&rearMotor);
 8001f0c:	4894      	ldr	r0, [pc, #592]	; (8002160 <main+0x314>)
 8001f0e:	f7ff fa95 	bl	800143c <bd25l_Init>
	bd25l_Init(&backMotor);
 8001f12:	4894      	ldr	r0, [pc, #592]	; (8002164 <main+0x318>)
 8001f14:	f7ff fa92 	bl	800143c <bd25l_Init>
	runMotor(&rearMotor, 0);
 8001f18:	ed9f 0a93 	vldr	s0, [pc, #588]	; 8002168 <main+0x31c>
 8001f1c:	4890      	ldr	r0, [pc, #576]	; (8002160 <main+0x314>)
 8001f1e:	f7ff fb8f 	bl	8001640 <runMotor>
	runMotor(&backMotor, 0);
 8001f22:	ed9f 0a91 	vldr	s0, [pc, #580]	; 8002168 <main+0x31c>
 8001f26:	488f      	ldr	r0, [pc, #572]	; (8002164 <main+0x318>)
 8001f28:	f7ff fb8a 	bl	8001640 <runMotor>
	emBrakeMotor(1);
 8001f2c:	2001      	movs	r0, #1
 8001f2e:	f7ff faa7 	bl	8001480 <emBrakeMotor>
//
	//Initialize hub motor provided joystick control
	hubMotor_Init();
 8001f32:	f7ff fa4f 	bl	80013d4 <hubMotor_Init>
	wheelSpeedControl_Init(&climbWheelSpeed,
 8001f36:	4b8d      	ldr	r3, [pc, #564]	; (800216c <main+0x320>)
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	4a8d      	ldr	r2, [pc, #564]	; (8002170 <main+0x324>)
 8001f3c:	009b      	lsls	r3, r3, #2
 8001f3e:	4413      	add	r3, r2
 8001f40:	edd3 7a00 	vldr	s15, [r3]
 8001f44:	4b89      	ldr	r3, [pc, #548]	; (800216c <main+0x320>)
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	4a8a      	ldr	r2, [pc, #552]	; (8002174 <main+0x328>)
 8001f4a:	009b      	lsls	r3, r3, #2
 8001f4c:	4413      	add	r3, r2
 8001f4e:	ed93 7a00 	vldr	s14, [r3]
 8001f52:	eef0 0a47 	vmov.f32	s1, s14
 8001f56:	eeb0 0a67 	vmov.f32	s0, s15
 8001f5a:	4887      	ldr	r0, [pc, #540]	; (8002178 <main+0x32c>)
 8001f5c:	f001 f95a 	bl	8003214 <wheelSpeedControl_Init>
			climb_linSpeedLevel[climb_speedLevel],
			climb_angSpeedLevel[climb_speedLevel]);

	//Initialize balance controller
	// Prepare PID controller for operation
	balance_pid = pid_create(&balance_ctrl, &balance_input, &balance_output,
 8001f60:	4b86      	ldr	r3, [pc, #536]	; (800217c <main+0x330>)
 8001f62:	edd3 7a00 	vldr	s15, [r3]
 8001f66:	4b86      	ldr	r3, [pc, #536]	; (8002180 <main+0x334>)
 8001f68:	ed93 7a00 	vldr	s14, [r3]
 8001f6c:	4b85      	ldr	r3, [pc, #532]	; (8002184 <main+0x338>)
 8001f6e:	edd3 6a00 	vldr	s13, [r3]
 8001f72:	eeb0 1a66 	vmov.f32	s2, s13
 8001f76:	eef0 0a47 	vmov.f32	s1, s14
 8001f7a:	eeb0 0a67 	vmov.f32	s0, s15
 8001f7e:	4b82      	ldr	r3, [pc, #520]	; (8002188 <main+0x33c>)
 8001f80:	4a82      	ldr	r2, [pc, #520]	; (800218c <main+0x340>)
 8001f82:	4983      	ldr	r1, [pc, #524]	; (8002190 <main+0x344>)
 8001f84:	4883      	ldr	r0, [pc, #524]	; (8002194 <main+0x348>)
 8001f86:	f7fe ff9d 	bl	8000ec4 <pid_create>
 8001f8a:	4603      	mov	r3, r0
 8001f8c:	4a82      	ldr	r2, [pc, #520]	; (8002198 <main+0x34c>)
 8001f8e:	6013      	str	r3, [r2, #0]
			&balance_setpoint, balance_kp, balance_ki, balance_kd);
	// Set controller output limits from 0 to 200
	pid_limits(balance_pid, -30, 30);
 8001f90:	4b81      	ldr	r3, [pc, #516]	; (8002198 <main+0x34c>)
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	eef3 0a0e 	vmov.f32	s1, #62	; 0x41f00000  30.0
 8001f98:	eebb 0a0e 	vmov.f32	s0, #190	; 0xc1f00000 -30.0
 8001f9c:	4618      	mov	r0, r3
 8001f9e:	f7ff f91d 	bl	80011dc <pid_limits>
	//Sample time is 1ms
	pid_sample(balance_pid, 1);
 8001fa2:	4b7d      	ldr	r3, [pc, #500]	; (8002198 <main+0x34c>)
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	2101      	movs	r1, #1
 8001fa8:	4618      	mov	r0, r3
 8001faa:	f7ff f8e3 	bl	8001174 <pid_sample>
	// Allow PID to compute and change output
	pid_auto(balance_pid);
 8001fae:	4b7a      	ldr	r3, [pc, #488]	; (8002198 <main+0x34c>)
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	4618      	mov	r0, r3
 8001fb4:	f7ff f977 	bl	80012a6 <pid_auto>

	//Initialize front and back climbing position controller
	frontClimb_pid = pid_create(&frontClimb_ctrl, &frontClimb_input,
 8001fb8:	4b78      	ldr	r3, [pc, #480]	; (800219c <main+0x350>)
 8001fba:	edd3 7a00 	vldr	s15, [r3]
 8001fbe:	4b78      	ldr	r3, [pc, #480]	; (80021a0 <main+0x354>)
 8001fc0:	ed93 7a00 	vldr	s14, [r3]
 8001fc4:	4b77      	ldr	r3, [pc, #476]	; (80021a4 <main+0x358>)
 8001fc6:	edd3 6a00 	vldr	s13, [r3]
 8001fca:	eeb0 1a66 	vmov.f32	s2, s13
 8001fce:	eef0 0a47 	vmov.f32	s1, s14
 8001fd2:	eeb0 0a67 	vmov.f32	s0, s15
 8001fd6:	4b74      	ldr	r3, [pc, #464]	; (80021a8 <main+0x35c>)
 8001fd8:	4a74      	ldr	r2, [pc, #464]	; (80021ac <main+0x360>)
 8001fda:	4975      	ldr	r1, [pc, #468]	; (80021b0 <main+0x364>)
 8001fdc:	4875      	ldr	r0, [pc, #468]	; (80021b4 <main+0x368>)
 8001fde:	f7fe ff71 	bl	8000ec4 <pid_create>
 8001fe2:	4603      	mov	r3, r0
 8001fe4:	4a74      	ldr	r2, [pc, #464]	; (80021b8 <main+0x36c>)
 8001fe6:	6013      	str	r3, [r2, #0]
			&frontClimb_output, &frontClimb_setpoint, frontClimb_kp,
			frontClimb_ki, frontClimb_kd);
	pid_limits(frontClimb_pid, -50, 50);
 8001fe8:	4b73      	ldr	r3, [pc, #460]	; (80021b8 <main+0x36c>)
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	eddf 0a73 	vldr	s1, [pc, #460]	; 80021bc <main+0x370>
 8001ff0:	ed9f 0a73 	vldr	s0, [pc, #460]	; 80021c0 <main+0x374>
 8001ff4:	4618      	mov	r0, r3
 8001ff6:	f7ff f8f1 	bl	80011dc <pid_limits>
	pid_sample(frontClimb_pid, 1);
 8001ffa:	4b6f      	ldr	r3, [pc, #444]	; (80021b8 <main+0x36c>)
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	2101      	movs	r1, #1
 8002000:	4618      	mov	r0, r3
 8002002:	f7ff f8b7 	bl	8001174 <pid_sample>
	pid_auto(frontClimb_pid);
 8002006:	4b6c      	ldr	r3, [pc, #432]	; (80021b8 <main+0x36c>)
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	4618      	mov	r0, r3
 800200c:	f7ff f94b 	bl	80012a6 <pid_auto>

	backClimb_pid = pid_create(&backClimb_ctrl, &backClimb_input,
 8002010:	4b6c      	ldr	r3, [pc, #432]	; (80021c4 <main+0x378>)
 8002012:	edd3 7a00 	vldr	s15, [r3]
 8002016:	4b6c      	ldr	r3, [pc, #432]	; (80021c8 <main+0x37c>)
 8002018:	ed93 7a00 	vldr	s14, [r3]
 800201c:	4b6b      	ldr	r3, [pc, #428]	; (80021cc <main+0x380>)
 800201e:	edd3 6a00 	vldr	s13, [r3]
 8002022:	eeb0 1a66 	vmov.f32	s2, s13
 8002026:	eef0 0a47 	vmov.f32	s1, s14
 800202a:	eeb0 0a67 	vmov.f32	s0, s15
 800202e:	4b68      	ldr	r3, [pc, #416]	; (80021d0 <main+0x384>)
 8002030:	4a68      	ldr	r2, [pc, #416]	; (80021d4 <main+0x388>)
 8002032:	4969      	ldr	r1, [pc, #420]	; (80021d8 <main+0x38c>)
 8002034:	4869      	ldr	r0, [pc, #420]	; (80021dc <main+0x390>)
 8002036:	f7fe ff45 	bl	8000ec4 <pid_create>
 800203a:	4603      	mov	r3, r0
 800203c:	4a68      	ldr	r2, [pc, #416]	; (80021e0 <main+0x394>)
 800203e:	6013      	str	r3, [r2, #0]
			&backClimb_output, &backClimb_setpoint, backClimb_kp, backClimb_ki,
			backClimb_kd);
	pid_limits(backClimb_pid, -50, 50);
 8002040:	4b67      	ldr	r3, [pc, #412]	; (80021e0 <main+0x394>)
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	eddf 0a5d 	vldr	s1, [pc, #372]	; 80021bc <main+0x370>
 8002048:	ed9f 0a5d 	vldr	s0, [pc, #372]	; 80021c0 <main+0x374>
 800204c:	4618      	mov	r0, r3
 800204e:	f7ff f8c5 	bl	80011dc <pid_limits>
	pid_sample(backClimb_pid, 1);
 8002052:	4b63      	ldr	r3, [pc, #396]	; (80021e0 <main+0x394>)
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	2101      	movs	r1, #1
 8002058:	4618      	mov	r0, r3
 800205a:	f7ff f88b 	bl	8001174 <pid_sample>
	pid_auto(backClimb_pid);
 800205e:	4b60      	ldr	r3, [pc, #384]	; (80021e0 <main+0x394>)
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	4618      	mov	r0, r3
 8002064:	f7ff f91f 	bl	80012a6 <pid_auto>

	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	uint32_t prev_time = HAL_GetTick();
 8002068:	f001 f98e 	bl	8003388 <HAL_GetTick>
 800206c:	60f8      	str	r0, [r7, #12]
	ENCODER_Get_Angle(&encoderBack);
 800206e:	485d      	ldr	r0, [pc, #372]	; (80021e4 <main+0x398>)
 8002070:	f7ff fcff 	bl	8001a72 <ENCODER_Get_Angle>
	ENCODER_Get_Angle(&encoderFront);
 8002074:	485c      	ldr	r0, [pc, #368]	; (80021e8 <main+0x39c>)
 8002076:	f7ff fcfc 	bl	8001a72 <ENCODER_Get_Angle>
	//Reset encoder position
//	ENCODER_Set_ZeroPosition(&encoderBack);
//	ENCODER_Set_ZeroPosition(&encoderFront);
	HAL_Delay(500);
 800207a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800207e:	f001 f98f 	bl	80033a0 <HAL_Delay>
	//debug variable
	uint32_t debug_prev_time = HAL_GetTick();
 8002082:	f001 f981 	bl	8003388 <HAL_GetTick>
 8002086:	60b8      	str	r0, [r7, #8]
	uint8_t led_status = 0;
 8002088:	2300      	movs	r3, #0
 800208a:	71fb      	strb	r3, [r7, #7]
	//  float speed = 0;
	while (1) {
		//Code to debug with blinking LED
		if (HAL_GetTick() - debug_prev_time >= 1000) {
 800208c:	f001 f97c 	bl	8003388 <HAL_GetTick>
 8002090:	4602      	mov	r2, r0
 8002092:	68bb      	ldr	r3, [r7, #8]
 8002094:	1ad3      	subs	r3, r2, r3
 8002096:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800209a:	d317      	bcc.n	80020cc <main+0x280>
			if (led_status == 0) {
 800209c:	79fb      	ldrb	r3, [r7, #7]
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d107      	bne.n	80020b2 <main+0x266>
				//	      count++;
				HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET);
 80020a2:	2201      	movs	r2, #1
 80020a4:	2108      	movs	r1, #8
 80020a6:	4851      	ldr	r0, [pc, #324]	; (80021ec <main+0x3a0>)
 80020a8:	f003 fb02 	bl	80056b0 <HAL_GPIO_WritePin>
				led_status = 1;
 80020ac:	2301      	movs	r3, #1
 80020ae:	71fb      	strb	r3, [r7, #7]
 80020b0:	e009      	b.n	80020c6 <main+0x27a>
			} else if (led_status == 1) {
 80020b2:	79fb      	ldrb	r3, [r7, #7]
 80020b4:	2b01      	cmp	r3, #1
 80020b6:	d106      	bne.n	80020c6 <main+0x27a>
				HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 80020b8:	2200      	movs	r2, #0
 80020ba:	2108      	movs	r1, #8
 80020bc:	484b      	ldr	r0, [pc, #300]	; (80021ec <main+0x3a0>)
 80020be:	f003 faf7 	bl	80056b0 <HAL_GPIO_WritePin>
				led_status = 0;
 80020c2:	2300      	movs	r3, #0
 80020c4:	71fb      	strb	r3, [r7, #7]
			}
			debug_prev_time = HAL_GetTick();
 80020c6:	f001 f95f 	bl	8003388 <HAL_GetTick>
 80020ca:	60b8      	str	r0, [r7, #8]

		//      runMotor(&backMotor, speed++, 1);xia
//		ENCODER_Get_Angle(&encoderBack);
//		ENCODER_Get_Angle(&encoderFront);
		//Loop should execute once every 1 tick
		if (HAL_GetTick() - prev_time >= 1) {
 80020cc:	f001 f95c 	bl	8003388 <HAL_GetTick>
 80020d0:	4602      	mov	r2, r0
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	4293      	cmp	r3, r2
 80020d6:	d0d9      	beq.n	800208c <main+0x240>
			//	ADC_DataRequest();
			ENCODER_Read(&encoderBack);
 80020d8:	4842      	ldr	r0, [pc, #264]	; (80021e4 <main+0x398>)
 80020da:	f7ff fca2 	bl	8001a22 <ENCODER_Read>
			ENCODER_Read(&encoderFront);
 80020de:	4842      	ldr	r0, [pc, #264]	; (80021e8 <main+0x39c>)
 80020e0:	f7ff fc9f 	bl	8001a22 <ENCODER_Read>

			//Get kamlan filtered angle from MPU6050
			//	MPU6050_Read_All(&hi2c1, &MPU6050);
			GPIO_Digital_Filtered_Input(&button1, 30);
 80020e4:	211e      	movs	r1, #30
 80020e6:	4842      	ldr	r0, [pc, #264]	; (80021f0 <main+0x3a4>)
 80020e8:	f7ff fb21 	bl	800172e <GPIO_Digital_Filtered_Input>
			GPIO_Digital_Filtered_Input(&button2, 30);
 80020ec:	211e      	movs	r1, #30
 80020ee:	4841      	ldr	r0, [pc, #260]	; (80021f4 <main+0x3a8>)
 80020f0:	f7ff fb1d 	bl	800172e <GPIO_Digital_Filtered_Input>
			GPIO_Digital_Filtered_Input(&button3, 30);
 80020f4:	211e      	movs	r1, #30
 80020f6:	4840      	ldr	r0, [pc, #256]	; (80021f8 <main+0x3ac>)
 80020f8:	f7ff fb19 	bl	800172e <GPIO_Digital_Filtered_Input>

			GPIO_Digital_Filtered_Input(&rearLS1, 5);
 80020fc:	2105      	movs	r1, #5
 80020fe:	483f      	ldr	r0, [pc, #252]	; (80021fc <main+0x3b0>)
 8002100:	f7ff fb15 	bl	800172e <GPIO_Digital_Filtered_Input>
			GPIO_Digital_Filtered_Input(&rearLS2, 5);
 8002104:	2105      	movs	r1, #5
 8002106:	483e      	ldr	r0, [pc, #248]	; (8002200 <main+0x3b4>)
 8002108:	f7ff fb11 	bl	800172e <GPIO_Digital_Filtered_Input>
			GPIO_Digital_Filtered_Input(&backLS1, 5);
 800210c:	2105      	movs	r1, #5
 800210e:	483d      	ldr	r0, [pc, #244]	; (8002204 <main+0x3b8>)
 8002110:	f7ff fb0d 	bl	800172e <GPIO_Digital_Filtered_Input>
			GPIO_Digital_Filtered_Input(&backLS2, 5);
 8002114:	2105      	movs	r1, #5
 8002116:	483c      	ldr	r0, [pc, #240]	; (8002208 <main+0x3bc>)
 8002118:	f7ff fb09 	bl	800172e <GPIO_Digital_Filtered_Input>
//				send_HubMotor(410, 410);
			//---------------------------------------------------------------------------------------------------
			//Testing Climbing Balance Control
			//---------------------------------------------------------------------------------------------------
//
			if (button2.state == GPIO_PIN_SET && state_count++ > 10) {
 800211c:	4b35      	ldr	r3, [pc, #212]	; (80021f4 <main+0x3a8>)
 800211e:	7a1b      	ldrb	r3, [r3, #8]
 8002120:	2b01      	cmp	r3, #1
 8002122:	d17e      	bne.n	8002222 <main+0x3d6>
 8002124:	4b39      	ldr	r3, [pc, #228]	; (800220c <main+0x3c0>)
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	1c5a      	adds	r2, r3, #1
 800212a:	4938      	ldr	r1, [pc, #224]	; (800220c <main+0x3c0>)
 800212c:	600a      	str	r2, [r1, #0]
 800212e:	2b0a      	cmp	r3, #10
 8002130:	dd77      	ble.n	8002222 <main+0x3d6>
				state_count = 0;
 8002132:	4b36      	ldr	r3, [pc, #216]	; (800220c <main+0x3c0>)
 8002134:	2200      	movs	r2, #0
 8002136:	601a      	str	r2, [r3, #0]
				if (state == TEST) {
 8002138:	4b35      	ldr	r3, [pc, #212]	; (8002210 <main+0x3c4>)
 800213a:	781b      	ldrb	r3, [r3, #0]
 800213c:	2b00      	cmp	r3, #0
 800213e:	d169      	bne.n	8002214 <main+0x3c8>
					state = NORMAL;
 8002140:	4b33      	ldr	r3, [pc, #204]	; (8002210 <main+0x3c4>)
 8002142:	2201      	movs	r2, #1
 8002144:	701a      	strb	r2, [r3, #0]
 8002146:	e06c      	b.n	8002222 <main+0x3d6>
 8002148:	10624dd3 	.word	0x10624dd3
 800214c:	20000108 	.word	0x20000108
 8002150:	0800a2c8 	.word	0x0800a2c8
 8002154:	0800a2d4 	.word	0x0800a2d4
 8002158:	200000d8 	.word	0x200000d8
 800215c:	2000050c 	.word	0x2000050c
 8002160:	20000000 	.word	0x20000000
 8002164:	20000034 	.word	0x20000034
 8002168:	00000000 	.word	0x00000000
 800216c:	200001bc 	.word	0x200001bc
 8002170:	0800a2e0 	.word	0x0800a2e0
 8002174:	0800a2ec 	.word	0x0800a2ec
 8002178:	20000130 	.word	0x20000130
 800217c:	2000010c 	.word	0x2000010c
 8002180:	20000110 	.word	0x20000110
 8002184:	20000114 	.word	0x20000114
 8002188:	20000198 	.word	0x20000198
 800218c:	20000194 	.word	0x20000194
 8002190:	20000190 	.word	0x20000190
 8002194:	20000444 	.word	0x20000444
 8002198:	2000042c 	.word	0x2000042c
 800219c:	20000118 	.word	0x20000118
 80021a0:	2000011c 	.word	0x2000011c
 80021a4:	20000120 	.word	0x20000120
 80021a8:	200001ac 	.word	0x200001ac
 80021ac:	200001a8 	.word	0x200001a8
 80021b0:	200001a4 	.word	0x200001a4
 80021b4:	20000478 	.word	0x20000478
 80021b8:	20000440 	.word	0x20000440
 80021bc:	42480000 	.word	0x42480000
 80021c0:	c2480000 	.word	0xc2480000
 80021c4:	20000124 	.word	0x20000124
 80021c8:	20000128 	.word	0x20000128
 80021cc:	2000012c 	.word	0x2000012c
 80021d0:	200001b8 	.word	0x200001b8
 80021d4:	200001b4 	.word	0x200001b4
 80021d8:	200001b0 	.word	0x200001b0
 80021dc:	200003f8 	.word	0x200003f8
 80021e0:	200004c8 	.word	0x200004c8
 80021e4:	200002dc 	.word	0x200002dc
 80021e8:	20000288 	.word	0x20000288
 80021ec:	40020400 	.word	0x40020400
 80021f0:	200000a8 	.word	0x200000a8
 80021f4:	200000b8 	.word	0x200000b8
 80021f8:	200000c8 	.word	0x200000c8
 80021fc:	20000068 	.word	0x20000068
 8002200:	20000078 	.word	0x20000078
 8002204:	20000088 	.word	0x20000088
 8002208:	20000098 	.word	0x20000098
 800220c:	200001c0 	.word	0x200001c0
 8002210:	20000160 	.word	0x20000160
				} else if (state == NORMAL)
 8002214:	4b23      	ldr	r3, [pc, #140]	; (80022a4 <main+0x458>)
 8002216:	781b      	ldrb	r3, [r3, #0]
 8002218:	2b01      	cmp	r3, #1
 800221a:	d102      	bne.n	8002222 <main+0x3d6>
					state = TEST;
 800221c:	4b21      	ldr	r3, [pc, #132]	; (80022a4 <main+0x458>)
 800221e:	2200      	movs	r2, #0
 8002220:	701a      	strb	r2, [r3, #0]
			}
//			 && fabs(MAX_FRONT_CLIMBING_ENC - encoderFront.encoder_pos) > 30
			if (state == TEST) {
 8002222:	4b20      	ldr	r3, [pc, #128]	; (80022a4 <main+0x458>)
 8002224:	781b      	ldrb	r3, [r3, #0]
 8002226:	2b00      	cmp	r3, #0
 8002228:	d106      	bne.n	8002238 <main+0x3ec>
//					//Change actuator value
//					speed[FRONT_INDEX] = frontClimb_output;
//				} else
//					speed[FRONT_INDEX] = 0;
//				front_goto_pos(0);
				goto_pos(7200, backClimb_pid);
 800222a:	4b1f      	ldr	r3, [pc, #124]	; (80022a8 <main+0x45c>)
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	4619      	mov	r1, r3
 8002230:	f44f 50e1 	mov.w	r0, #7200	; 0x1c20
 8002234:	f000 f9f8 	bl	8002628 <goto_pos>
//					speed[FRONT_INDEX] = 0;
//				pid_reset(frontClimb_pid);
//			}
//			runMotor(&rearMotor, speed[FRONT_INDEX]);

			if (state == NORMAL) {
 8002238:	4b1a      	ldr	r3, [pc, #104]	; (80022a4 <main+0x458>)
 800223a:	781b      	ldrb	r3, [r3, #0]
 800223c:	2b01      	cmp	r3, #1
 800223e:	d124      	bne.n	800228a <main+0x43e>
				if (button1.state == GPIO_PIN_SET
 8002240:	4b1a      	ldr	r3, [pc, #104]	; (80022ac <main+0x460>)
 8002242:	7a1b      	ldrb	r3, [r3, #8]
 8002244:	2b01      	cmp	r3, #1
 8002246:	d107      	bne.n	8002258 <main+0x40c>
						&& button3.state == GPIO_PIN_RESET)
 8002248:	4b19      	ldr	r3, [pc, #100]	; (80022b0 <main+0x464>)
 800224a:	7a1b      	ldrb	r3, [r3, #8]
 800224c:	2b00      	cmp	r3, #0
 800224e:	d103      	bne.n	8002258 <main+0x40c>
					speed[BACK_INDEX] = 30;
 8002250:	4b18      	ldr	r3, [pc, #96]	; (80022b4 <main+0x468>)
 8002252:	4a19      	ldr	r2, [pc, #100]	; (80022b8 <main+0x46c>)
 8002254:	605a      	str	r2, [r3, #4]
 8002256:	e013      	b.n	8002280 <main+0x434>
				else if (button1.state == GPIO_PIN_SET
 8002258:	4b14      	ldr	r3, [pc, #80]	; (80022ac <main+0x460>)
 800225a:	7a1b      	ldrb	r3, [r3, #8]
 800225c:	2b01      	cmp	r3, #1
 800225e:	d107      	bne.n	8002270 <main+0x424>
						&& button3.state == GPIO_PIN_SET)
 8002260:	4b13      	ldr	r3, [pc, #76]	; (80022b0 <main+0x464>)
 8002262:	7a1b      	ldrb	r3, [r3, #8]
 8002264:	2b01      	cmp	r3, #1
 8002266:	d103      	bne.n	8002270 <main+0x424>
					speed[BACK_INDEX] = -30;
 8002268:	4b12      	ldr	r3, [pc, #72]	; (80022b4 <main+0x468>)
 800226a:	4a14      	ldr	r2, [pc, #80]	; (80022bc <main+0x470>)
 800226c:	605a      	str	r2, [r3, #4]
 800226e:	e007      	b.n	8002280 <main+0x434>
				else if (button1.state == GPIO_PIN_RESET)
 8002270:	4b0e      	ldr	r3, [pc, #56]	; (80022ac <main+0x460>)
 8002272:	7a1b      	ldrb	r3, [r3, #8]
 8002274:	2b00      	cmp	r3, #0
 8002276:	d103      	bne.n	8002280 <main+0x434>
					speed[BACK_INDEX] = 0;
 8002278:	4b0e      	ldr	r3, [pc, #56]	; (80022b4 <main+0x468>)
 800227a:	f04f 0200 	mov.w	r2, #0
 800227e:	605a      	str	r2, [r3, #4]
				pid_reset(backClimb_pid);
 8002280:	4b09      	ldr	r3, [pc, #36]	; (80022a8 <main+0x45c>)
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	4618      	mov	r0, r3
 8002286:	f7ff f887 	bl	8001398 <pid_reset>
			}
			runMotor(&backMotor, speed[BACK_INDEX]);
 800228a:	4b0a      	ldr	r3, [pc, #40]	; (80022b4 <main+0x468>)
 800228c:	edd3 7a01 	vldr	s15, [r3, #4]
 8002290:	eeb0 0a67 	vmov.f32	s0, s15
 8002294:	480a      	ldr	r0, [pc, #40]	; (80022c0 <main+0x474>)
 8002296:	f7ff f9d3 	bl	8001640 <runMotor>
			//	    back_touchdown = 1;
			//	}
			//
			//	//Climbing phase start

			prev_time = HAL_GetTick();
 800229a:	f001 f875 	bl	8003388 <HAL_GetTick>
 800229e:	60f8      	str	r0, [r7, #12]
		if (HAL_GetTick() - debug_prev_time >= 1000) {
 80022a0:	e6f4      	b.n	800208c <main+0x240>
 80022a2:	bf00      	nop
 80022a4:	20000160 	.word	0x20000160
 80022a8:	200004c8 	.word	0x200004c8
 80022ac:	200000a8 	.word	0x200000a8
 80022b0:	200000c8 	.word	0x200000c8
 80022b4:	2000019c 	.word	0x2000019c
 80022b8:	41f00000 	.word	0x41f00000
 80022bc:	c1f00000 	.word	0xc1f00000
 80022c0:	20000034 	.word	0x20000034

080022c4 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 80022c4:	b580      	push	{r7, lr}
 80022c6:	b094      	sub	sp, #80	; 0x50
 80022c8:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 80022ca:	f107 0320 	add.w	r3, r7, #32
 80022ce:	2230      	movs	r2, #48	; 0x30
 80022d0:	2100      	movs	r1, #0
 80022d2:	4618      	mov	r0, r3
 80022d4:	f007 fea6 	bl	800a024 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 80022d8:	f107 030c 	add.w	r3, r7, #12
 80022dc:	2200      	movs	r2, #0
 80022de:	601a      	str	r2, [r3, #0]
 80022e0:	605a      	str	r2, [r3, #4]
 80022e2:	609a      	str	r2, [r3, #8]
 80022e4:	60da      	str	r2, [r3, #12]
 80022e6:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 80022e8:	2300      	movs	r3, #0
 80022ea:	60bb      	str	r3, [r7, #8]
 80022ec:	4b2b      	ldr	r3, [pc, #172]	; (800239c <SystemClock_Config+0xd8>)
 80022ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022f0:	4a2a      	ldr	r2, [pc, #168]	; (800239c <SystemClock_Config+0xd8>)
 80022f2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80022f6:	6413      	str	r3, [r2, #64]	; 0x40
 80022f8:	4b28      	ldr	r3, [pc, #160]	; (800239c <SystemClock_Config+0xd8>)
 80022fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022fc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002300:	60bb      	str	r3, [r7, #8]
 8002302:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002304:	2300      	movs	r3, #0
 8002306:	607b      	str	r3, [r7, #4]
 8002308:	4b25      	ldr	r3, [pc, #148]	; (80023a0 <SystemClock_Config+0xdc>)
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	4a24      	ldr	r2, [pc, #144]	; (80023a0 <SystemClock_Config+0xdc>)
 800230e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002312:	6013      	str	r3, [r2, #0]
 8002314:	4b22      	ldr	r3, [pc, #136]	; (80023a0 <SystemClock_Config+0xdc>)
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800231c:	607b      	str	r3, [r7, #4]
 800231e:	687b      	ldr	r3, [r7, #4]
	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002320:	2301      	movs	r3, #1
 8002322:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002324:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002328:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800232a:	2302      	movs	r3, #2
 800232c:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800232e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002332:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLM = 8;
 8002334:	2308      	movs	r3, #8
 8002336:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLN = 180;
 8002338:	23b4      	movs	r3, #180	; 0xb4
 800233a:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800233c:	2302      	movs	r3, #2
 800233e:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLQ = 4;
 8002340:	2304      	movs	r3, #4
 8002342:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8002344:	f107 0320 	add.w	r3, r7, #32
 8002348:	4618      	mov	r0, r3
 800234a:	f003 fcd7 	bl	8005cfc <HAL_RCC_OscConfig>
 800234e:	4603      	mov	r3, r0
 8002350:	2b00      	cmp	r3, #0
 8002352:	d001      	beq.n	8002358 <SystemClock_Config+0x94>
		Error_Handler();
 8002354:	f000 fa54 	bl	8002800 <Error_Handler>
	}
	/** Activate the Over-Drive mode
	 */
	if (HAL_PWREx_EnableOverDrive() != HAL_OK) {
 8002358:	f003 fc80 	bl	8005c5c <HAL_PWREx_EnableOverDrive>
 800235c:	4603      	mov	r3, r0
 800235e:	2b00      	cmp	r3, #0
 8002360:	d001      	beq.n	8002366 <SystemClock_Config+0xa2>
		Error_Handler();
 8002362:	f000 fa4d 	bl	8002800 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8002366:	230f      	movs	r3, #15
 8002368:	60fb      	str	r3, [r7, #12]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800236a:	2302      	movs	r3, #2
 800236c:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800236e:	2300      	movs	r3, #0
 8002370:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002372:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002376:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002378:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800237c:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK) {
 800237e:	f107 030c 	add.w	r3, r7, #12
 8002382:	2105      	movs	r1, #5
 8002384:	4618      	mov	r0, r3
 8002386:	f003 ffd9 	bl	800633c <HAL_RCC_ClockConfig>
 800238a:	4603      	mov	r3, r0
 800238c:	2b00      	cmp	r3, #0
 800238e:	d001      	beq.n	8002394 <SystemClock_Config+0xd0>
		Error_Handler();
 8002390:	f000 fa36 	bl	8002800 <Error_Handler>
	}
}
 8002394:	bf00      	nop
 8002396:	3750      	adds	r7, #80	; 0x50
 8002398:	46bd      	mov	sp, r7
 800239a:	bd80      	pop	{r7, pc}
 800239c:	40023800 	.word	0x40023800
 80023a0:	40007000 	.word	0x40007000

080023a4 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 80023a4:	b580      	push	{r7, lr}
 80023a6:	b082      	sub	sp, #8
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	4603      	mov	r3, r0
 80023ac:	80fb      	strh	r3, [r7, #6]
	switch (GPIO_Pin) {
 80023ae:	88fb      	ldrh	r3, [r7, #6]
 80023b0:	2b80      	cmp	r3, #128	; 0x80
 80023b2:	d11c      	bne.n	80023ee <HAL_GPIO_EXTI_Callback+0x4a>
	case AD_BUSY_Pin: {
		if (HAL_GetTick() - prev_adc_time > 1) {
 80023b4:	f000 ffe8 	bl	8003388 <HAL_GetTick>
 80023b8:	4602      	mov	r2, r0
 80023ba:	4b10      	ldr	r3, [pc, #64]	; (80023fc <HAL_GPIO_EXTI_Callback+0x58>)
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	1ad3      	subs	r3, r2, r3
 80023c0:	2b01      	cmp	r3, #1
 80023c2:	d916      	bls.n	80023f2 <HAL_GPIO_EXTI_Callback+0x4e>
			ADC_Read(&adc_rawData[0]);
 80023c4:	480e      	ldr	r0, [pc, #56]	; (8002400 <HAL_GPIO_EXTI_Callback+0x5c>)
 80023c6:	f7ff f81d 	bl	8001404 <ADC_Read>
			tempJoyRawDataX = adc_rawData[0];
 80023ca:	4b0d      	ldr	r3, [pc, #52]	; (8002400 <HAL_GPIO_EXTI_Callback+0x5c>)
 80023cc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80023d0:	461a      	mov	r2, r3
 80023d2:	4b0c      	ldr	r3, [pc, #48]	; (8002404 <HAL_GPIO_EXTI_Callback+0x60>)
 80023d4:	601a      	str	r2, [r3, #0]
			tempJoyRawDataY = adc_rawData[1];
 80023d6:	4b0a      	ldr	r3, [pc, #40]	; (8002400 <HAL_GPIO_EXTI_Callback+0x5c>)
 80023d8:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80023dc:	461a      	mov	r2, r3
 80023de:	4b0a      	ldr	r3, [pc, #40]	; (8002408 <HAL_GPIO_EXTI_Callback+0x64>)
 80023e0:	601a      	str	r2, [r3, #0]
			prev_adc_time = HAL_GetTick();
 80023e2:	f000 ffd1 	bl	8003388 <HAL_GetTick>
 80023e6:	4603      	mov	r3, r0
 80023e8:	4a04      	ldr	r2, [pc, #16]	; (80023fc <HAL_GPIO_EXTI_Callback+0x58>)
 80023ea:	6013      	str	r3, [r2, #0]
		}
	}
		break;
 80023ec:	e001      	b.n	80023f2 <HAL_GPIO_EXTI_Callback+0x4e>
	default:
		break;
 80023ee:	bf00      	nop
 80023f0:	e000      	b.n	80023f4 <HAL_GPIO_EXTI_Callback+0x50>
		break;
 80023f2:	bf00      	nop
	}
}
 80023f4:	bf00      	nop
 80023f6:	3708      	adds	r7, #8
 80023f8:	46bd      	mov	sp, r7
 80023fa:	bd80      	pop	{r7, pc}
 80023fc:	2000018c 	.word	0x2000018c
 8002400:	20000430 	.word	0x20000430
 8002404:	200004c4 	.word	0x200004c4
 8002408:	20000388 	.word	0x20000388
 800240c:	00000000 	.word	0x00000000

08002410 <HAL_CAN_RxFifo0MsgPendingCallback>:
		}
	}

}

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan) {
 8002410:	b580      	push	{r7, lr}
 8002412:	b084      	sub	sp, #16
 8002414:	af00      	add	r7, sp, #0
 8002416:	6078      	str	r0, [r7, #4]
	//Left Encoder Callback
	static CAN_RxHeaderTypeDef canRxHeader;
	uint8_t incoming[8];
	if (hcan == &hcan1) {
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	4a7b      	ldr	r2, [pc, #492]	; (8002608 <HAL_CAN_RxFifo0MsgPendingCallback+0x1f8>)
 800241c:	4293      	cmp	r3, r2
 800241e:	f040 80e6 	bne.w	80025ee <HAL_CAN_RxFifo0MsgPendingCallback+0x1de>
		HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &canRxHeader, incoming);
 8002422:	f107 0308 	add.w	r3, r7, #8
 8002426:	4a79      	ldr	r2, [pc, #484]	; (800260c <HAL_CAN_RxFifo0MsgPendingCallback+0x1fc>)
 8002428:	2100      	movs	r1, #0
 800242a:	6878      	ldr	r0, [r7, #4]
 800242c:	f001 fcae 	bl	8003d8c <HAL_CAN_GetRxMessage>
		if (incoming[1] == ENC_ADDR_LEFT) {
 8002430:	7a7b      	ldrb	r3, [r7, #9]
 8002432:	2b01      	cmp	r3, #1
 8002434:	d144      	bne.n	80024c0 <HAL_CAN_RxFifo0MsgPendingCallback+0xb0>
			ENCODER_Sort_Incoming(incoming, &encoderBack);
 8002436:	f107 0308 	add.w	r3, r7, #8
 800243a:	4975      	ldr	r1, [pc, #468]	; (8002610 <HAL_CAN_RxFifo0MsgPendingCallback+0x200>)
 800243c:	4618      	mov	r0, r3
 800243e:	f7ff fa9f 	bl	8001980 <ENCODER_Sort_Incoming>
			ENCODER_Get_Angle(&encoderBack);
 8002442:	4873      	ldr	r0, [pc, #460]	; (8002610 <HAL_CAN_RxFifo0MsgPendingCallback+0x200>)
 8002444:	f7ff fb15 	bl	8001a72 <ENCODER_Get_Angle>
			//Process the angle and GR
			//4096 is encoder single turn value
			//Need to check the encoder value in the correct direction
			encoderBack.encoder_pos = (uint32_t) (4096 * BACK_GEAR_RATIO)
					- encoderBack.encoder_pos
 8002448:	4b71      	ldr	r3, [pc, #452]	; (8002610 <HAL_CAN_RxFifo0MsgPendingCallback+0x200>)
 800244a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
							% (uint32_t) (4096 * BACK_GEAR_RATIO);
 800244c:	f3c3 030c 	ubfx	r3, r3, #0, #13
					- encoderBack.encoder_pos
 8002450:	f5c3 5300 	rsb	r3, r3, #8192	; 0x2000
			encoderBack.encoder_pos = (uint32_t) (4096 * BACK_GEAR_RATIO)
 8002454:	4a6e      	ldr	r2, [pc, #440]	; (8002610 <HAL_CAN_RxFifo0MsgPendingCallback+0x200>)
 8002456:	6453      	str	r3, [r2, #68]	; 0x44
			encoderBack.angleDeg = (float) encoderBack.encoder_pos
 8002458:	4b6d      	ldr	r3, [pc, #436]	; (8002610 <HAL_CAN_RxFifo0MsgPendingCallback+0x200>)
 800245a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800245c:	ee07 3a90 	vmov	s15, r3
 8002460:	eeb8 7a67 	vcvt.f32.u32	s14, s15
					/ (4096 * BACK_GEAR_RATIO) * 360 + 36.587;
 8002464:	eddf 6a6b 	vldr	s13, [pc, #428]	; 8002614 <HAL_CAN_RxFifo0MsgPendingCallback+0x204>
 8002468:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800246c:	ed9f 7a6a 	vldr	s14, [pc, #424]	; 8002618 <HAL_CAN_RxFifo0MsgPendingCallback+0x208>
 8002470:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002474:	ee17 0a90 	vmov	r0, s15
 8002478:	f7fe f81e 	bl	80004b8 <__aeabi_f2d>
 800247c:	a35e      	add	r3, pc, #376	; (adr r3, 80025f8 <HAL_CAN_RxFifo0MsgPendingCallback+0x1e8>)
 800247e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002482:	f7fd febb 	bl	80001fc <__adddf3>
 8002486:	4602      	mov	r2, r0
 8002488:	460b      	mov	r3, r1
 800248a:	4610      	mov	r0, r2
 800248c:	4619      	mov	r1, r3
 800248e:	f7fe fb4d 	bl	8000b2c <__aeabi_d2f>
 8002492:	4603      	mov	r3, r0
			encoderBack.angleDeg = (float) encoderBack.encoder_pos
 8002494:	4a5e      	ldr	r2, [pc, #376]	; (8002610 <HAL_CAN_RxFifo0MsgPendingCallback+0x200>)
 8002496:	6413      	str	r3, [r2, #64]	; 0x40
			if (encoderBack.angleDeg > 360)
 8002498:	4b5d      	ldr	r3, [pc, #372]	; (8002610 <HAL_CAN_RxFifo0MsgPendingCallback+0x200>)
 800249a:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 800249e:	ed9f 7a5e 	vldr	s14, [pc, #376]	; 8002618 <HAL_CAN_RxFifo0MsgPendingCallback+0x208>
 80024a2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80024a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024aa:	dd09      	ble.n	80024c0 <HAL_CAN_RxFifo0MsgPendingCallback+0xb0>
				encoderBack.angleDeg -= 360;
 80024ac:	4b58      	ldr	r3, [pc, #352]	; (8002610 <HAL_CAN_RxFifo0MsgPendingCallback+0x200>)
 80024ae:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 80024b2:	ed9f 7a59 	vldr	s14, [pc, #356]	; 8002618 <HAL_CAN_RxFifo0MsgPendingCallback+0x208>
 80024b6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80024ba:	4b55      	ldr	r3, [pc, #340]	; (8002610 <HAL_CAN_RxFifo0MsgPendingCallback+0x200>)
 80024bc:	edc3 7a10 	vstr	s15, [r3, #64]	; 0x40
		}
		if (incoming[1] == ENC_ADDR_RIGHT) {
 80024c0:	7a7b      	ldrb	r3, [r7, #9]
 80024c2:	2b02      	cmp	r3, #2
 80024c4:	f040 8093 	bne.w	80025ee <HAL_CAN_RxFifo0MsgPendingCallback+0x1de>
			ENCODER_Sort_Incoming(incoming, &encoderFront);
 80024c8:	f107 0308 	add.w	r3, r7, #8
 80024cc:	4953      	ldr	r1, [pc, #332]	; (800261c <HAL_CAN_RxFifo0MsgPendingCallback+0x20c>)
 80024ce:	4618      	mov	r0, r3
 80024d0:	f7ff fa56 	bl	8001980 <ENCODER_Sort_Incoming>
			ENCODER_Get_Angle(&encoderFront);
 80024d4:	4851      	ldr	r0, [pc, #324]	; (800261c <HAL_CAN_RxFifo0MsgPendingCallback+0x20c>)
 80024d6:	f7ff facc 	bl	8001a72 <ENCODER_Get_Angle>
			if (4096 * 24 - encoderFront.encoder_pos < 30000) {
 80024da:	4b50      	ldr	r3, [pc, #320]	; (800261c <HAL_CAN_RxFifo0MsgPendingCallback+0x20c>)
 80024dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024de:	f5c3 33c0 	rsb	r3, r3, #98304	; 0x18000
 80024e2:	f247 522f 	movw	r2, #29999	; 0x752f
 80024e6:	4293      	cmp	r3, r2
 80024e8:	d839      	bhi.n	800255e <HAL_CAN_RxFifo0MsgPendingCallback+0x14e>
				encoderFront.encoder_pos =
						(4096 * 24 - encoderFront.encoder_pos)
 80024ea:	4b4c      	ldr	r3, [pc, #304]	; (800261c <HAL_CAN_RxFifo0MsgPendingCallback+0x20c>)
 80024ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024ee:	f5c3 32c0 	rsb	r2, r3, #98304	; 0x18000
								% (uint32_t) (4096 * FRONT_GEAR_RATIO);
 80024f2:	4b4b      	ldr	r3, [pc, #300]	; (8002620 <HAL_CAN_RxFifo0MsgPendingCallback+0x210>)
 80024f4:	fba3 1302 	umull	r1, r3, r3, r2
 80024f8:	0b5b      	lsrs	r3, r3, #13
 80024fa:	f242 3133 	movw	r1, #9011	; 0x2333
 80024fe:	fb01 f303 	mul.w	r3, r1, r3
 8002502:	1ad3      	subs	r3, r2, r3
				encoderFront.encoder_pos =
 8002504:	4a45      	ldr	r2, [pc, #276]	; (800261c <HAL_CAN_RxFifo0MsgPendingCallback+0x20c>)
 8002506:	6453      	str	r3, [r2, #68]	; 0x44
				encoderFront.angleDeg = (float) encoderFront.encoder_pos
 8002508:	4b44      	ldr	r3, [pc, #272]	; (800261c <HAL_CAN_RxFifo0MsgPendingCallback+0x20c>)
 800250a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800250c:	ee07 3a90 	vmov	s15, r3
 8002510:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002514:	ee17 0a90 	vmov	r0, s15
 8002518:	f7fd ffce 	bl	80004b8 <__aeabi_f2d>
						/ (4096 * FRONT_GEAR_RATIO) * 360 + 36.587;
 800251c:	a338      	add	r3, pc, #224	; (adr r3, 8002600 <HAL_CAN_RxFifo0MsgPendingCallback+0x1f0>)
 800251e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002522:	f7fe f94b 	bl	80007bc <__aeabi_ddiv>
 8002526:	4602      	mov	r2, r0
 8002528:	460b      	mov	r3, r1
 800252a:	4610      	mov	r0, r2
 800252c:	4619      	mov	r1, r3
 800252e:	f04f 0200 	mov.w	r2, #0
 8002532:	4b3c      	ldr	r3, [pc, #240]	; (8002624 <HAL_CAN_RxFifo0MsgPendingCallback+0x214>)
 8002534:	f7fe f818 	bl	8000568 <__aeabi_dmul>
 8002538:	4602      	mov	r2, r0
 800253a:	460b      	mov	r3, r1
 800253c:	4610      	mov	r0, r2
 800253e:	4619      	mov	r1, r3
 8002540:	a32d      	add	r3, pc, #180	; (adr r3, 80025f8 <HAL_CAN_RxFifo0MsgPendingCallback+0x1e8>)
 8002542:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002546:	f7fd fe59 	bl	80001fc <__adddf3>
 800254a:	4602      	mov	r2, r0
 800254c:	460b      	mov	r3, r1
 800254e:	4610      	mov	r0, r2
 8002550:	4619      	mov	r1, r3
 8002552:	f7fe faeb 	bl	8000b2c <__aeabi_d2f>
 8002556:	4603      	mov	r3, r0
				encoderFront.angleDeg = (float) encoderFront.encoder_pos
 8002558:	4a30      	ldr	r2, [pc, #192]	; (800261c <HAL_CAN_RxFifo0MsgPendingCallback+0x20c>)
 800255a:	6413      	str	r3, [r2, #64]	; 0x40
				encoderFront.angleDeg = (float) encoderFront.encoder_pos
						/ (4096 * FRONT_GEAR_RATIO) * 360 + 36.587 - 360;
			}
		}
	}
}
 800255c:	e047      	b.n	80025ee <HAL_CAN_RxFifo0MsgPendingCallback+0x1de>
						- encoderFront.encoder_pos;
 800255e:	4b2f      	ldr	r3, [pc, #188]	; (800261c <HAL_CAN_RxFifo0MsgPendingCallback+0x20c>)
 8002560:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002562:	4618      	mov	r0, r3
 8002564:	f7fd ff86 	bl	8000474 <__aeabi_ui2d>
 8002568:	4602      	mov	r2, r0
 800256a:	460b      	mov	r3, r1
 800256c:	a124      	add	r1, pc, #144	; (adr r1, 8002600 <HAL_CAN_RxFifo0MsgPendingCallback+0x1f0>)
 800256e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002572:	f7fd fe41 	bl	80001f8 <__aeabi_dsub>
 8002576:	4602      	mov	r2, r0
 8002578:	460b      	mov	r3, r1
				encoderFront.encoder_pos = (4096 * FRONT_GEAR_RATIO)
 800257a:	4610      	mov	r0, r2
 800257c:	4619      	mov	r1, r3
 800257e:	f7fe fab5 	bl	8000aec <__aeabi_d2uiz>
 8002582:	4603      	mov	r3, r0
 8002584:	4a25      	ldr	r2, [pc, #148]	; (800261c <HAL_CAN_RxFifo0MsgPendingCallback+0x20c>)
 8002586:	6453      	str	r3, [r2, #68]	; 0x44
				encoderFront.angleDeg = (float) encoderFront.encoder_pos
 8002588:	4b24      	ldr	r3, [pc, #144]	; (800261c <HAL_CAN_RxFifo0MsgPendingCallback+0x20c>)
 800258a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800258c:	ee07 3a90 	vmov	s15, r3
 8002590:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002594:	ee17 0a90 	vmov	r0, s15
 8002598:	f7fd ff8e 	bl	80004b8 <__aeabi_f2d>
						/ (4096 * FRONT_GEAR_RATIO) * 360 + 36.587 - 360;
 800259c:	a318      	add	r3, pc, #96	; (adr r3, 8002600 <HAL_CAN_RxFifo0MsgPendingCallback+0x1f0>)
 800259e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025a2:	f7fe f90b 	bl	80007bc <__aeabi_ddiv>
 80025a6:	4602      	mov	r2, r0
 80025a8:	460b      	mov	r3, r1
 80025aa:	4610      	mov	r0, r2
 80025ac:	4619      	mov	r1, r3
 80025ae:	f04f 0200 	mov.w	r2, #0
 80025b2:	4b1c      	ldr	r3, [pc, #112]	; (8002624 <HAL_CAN_RxFifo0MsgPendingCallback+0x214>)
 80025b4:	f7fd ffd8 	bl	8000568 <__aeabi_dmul>
 80025b8:	4602      	mov	r2, r0
 80025ba:	460b      	mov	r3, r1
 80025bc:	4610      	mov	r0, r2
 80025be:	4619      	mov	r1, r3
 80025c0:	a30d      	add	r3, pc, #52	; (adr r3, 80025f8 <HAL_CAN_RxFifo0MsgPendingCallback+0x1e8>)
 80025c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025c6:	f7fd fe19 	bl	80001fc <__adddf3>
 80025ca:	4602      	mov	r2, r0
 80025cc:	460b      	mov	r3, r1
 80025ce:	4610      	mov	r0, r2
 80025d0:	4619      	mov	r1, r3
 80025d2:	f04f 0200 	mov.w	r2, #0
 80025d6:	4b13      	ldr	r3, [pc, #76]	; (8002624 <HAL_CAN_RxFifo0MsgPendingCallback+0x214>)
 80025d8:	f7fd fe0e 	bl	80001f8 <__aeabi_dsub>
 80025dc:	4602      	mov	r2, r0
 80025de:	460b      	mov	r3, r1
 80025e0:	4610      	mov	r0, r2
 80025e2:	4619      	mov	r1, r3
 80025e4:	f7fe faa2 	bl	8000b2c <__aeabi_d2f>
 80025e8:	4603      	mov	r3, r0
				encoderFront.angleDeg = (float) encoderFront.encoder_pos
 80025ea:	4a0c      	ldr	r2, [pc, #48]	; (800261c <HAL_CAN_RxFifo0MsgPendingCallback+0x20c>)
 80025ec:	6413      	str	r3, [r2, #64]	; 0x40
}
 80025ee:	bf00      	nop
 80025f0:	3710      	adds	r7, #16
 80025f2:	46bd      	mov	sp, r7
 80025f4:	bd80      	pop	{r7, pc}
 80025f6:	bf00      	nop
 80025f8:	d0e56042 	.word	0xd0e56042
 80025fc:	40424b22 	.word	0x40424b22
 8002600:	9999999a 	.word	0x9999999a
 8002604:	40c19999 	.word	0x40c19999
 8002608:	20000238 	.word	0x20000238
 800260c:	200001c4 	.word	0x200001c4
 8002610:	200002dc 	.word	0x200002dc
 8002614:	46000000 	.word	0x46000000
 8002618:	43b40000 	.word	0x43b40000
 800261c:	20000288 	.word	0x20000288
 8002620:	e8bb8111 	.word	0xe8bb8111
 8002624:	40768000 	.word	0x40768000

08002628 <goto_pos>:
		speed[FRONT_INDEX] = 0;
//		pid_reset(frontClimb_pid);
	}
}

void goto_pos(int enc, PID_t pid_t) {
 8002628:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800262c:	b084      	sub	sp, #16
 800262e:	af00      	add	r7, sp, #0
 8002630:	6078      	str	r0, [r7, #4]
 8002632:	6039      	str	r1, [r7, #0]
//	&& encoderFront.encoder_pos >= MIN_FRONT_ALLOWABLE_ENC 	&& cur_enc_pos <= MAX_FRONT_ALLOWABLE_ENC
	int cur_enc_pos;
	if (pid_t == frontClimb_pid) {
 8002634:	4b66      	ldr	r3, [pc, #408]	; (80027d0 <goto_pos+0x1a8>)
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	683a      	ldr	r2, [r7, #0]
 800263a:	429a      	cmp	r2, r3
 800263c:	d168      	bne.n	8002710 <goto_pos+0xe8>
		cur_enc_pos = (int) encoderFront.encoder_pos;
 800263e:	4b65      	ldr	r3, [pc, #404]	; (80027d4 <goto_pos+0x1ac>)
 8002640:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002642:	60fb      	str	r3, [r7, #12]
		if (pid_need_compute(frontClimb_pid) && fabs(enc - cur_enc_pos) > 10) {
 8002644:	4b62      	ldr	r3, [pc, #392]	; (80027d0 <goto_pos+0x1a8>)
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	4618      	mov	r0, r3
 800264a:	f7fe fc7d 	bl	8000f48 <pid_need_compute>
 800264e:	4603      	mov	r3, r0
 8002650:	2b00      	cmp	r3, #0
 8002652:	d058      	beq.n	8002706 <goto_pos+0xde>
 8002654:	687a      	ldr	r2, [r7, #4]
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	1ad3      	subs	r3, r2, r3
 800265a:	4618      	mov	r0, r3
 800265c:	f7fd ff1a 	bl	8000494 <__aeabi_i2d>
 8002660:	4602      	mov	r2, r0
 8002662:	460b      	mov	r3, r1
 8002664:	4690      	mov	r8, r2
 8002666:	f023 4900 	bic.w	r9, r3, #2147483648	; 0x80000000
 800266a:	f04f 0200 	mov.w	r2, #0
 800266e:	4b5a      	ldr	r3, [pc, #360]	; (80027d8 <goto_pos+0x1b0>)
 8002670:	4640      	mov	r0, r8
 8002672:	4649      	mov	r1, r9
 8002674:	f7fe fa08 	bl	8000a88 <__aeabi_dcmpgt>
 8002678:	4603      	mov	r3, r0
 800267a:	2b00      	cmp	r3, #0
 800267c:	d043      	beq.n	8002706 <goto_pos+0xde>
			// Read process feedback
			if (cur_enc_pos > MAX_FRONT_ALLOWABLE_ENC)
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8002684:	4293      	cmp	r3, r2
 8002686:	d90f      	bls.n	80026a8 <goto_pos+0x80>
					cur_enc_pos -= 4096 * FRONT_GEAR_RATIO;
 8002688:	68f8      	ldr	r0, [r7, #12]
 800268a:	f7fd ff03 	bl	8000494 <__aeabi_i2d>
 800268e:	a34e      	add	r3, pc, #312	; (adr r3, 80027c8 <goto_pos+0x1a0>)
 8002690:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002694:	f7fd fdb0 	bl	80001f8 <__aeabi_dsub>
 8002698:	4602      	mov	r2, r0
 800269a:	460b      	mov	r3, r1
 800269c:	4610      	mov	r0, r2
 800269e:	4619      	mov	r1, r3
 80026a0:	f7fe f9fc 	bl	8000a9c <__aeabi_d2iz>
 80026a4:	4603      	mov	r3, r0
 80026a6:	60fb      	str	r3, [r7, #12]
			if (enc >= MAX_FRONT_ALLOWABLE_ENC)
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	f640 32b8 	movw	r2, #3000	; 0xbb8
 80026ae:	4293      	cmp	r3, r2
 80026b0:	d30f      	bcc.n	80026d2 <goto_pos+0xaa>
				enc -= 4096 * FRONT_GEAR_RATIO;
 80026b2:	6878      	ldr	r0, [r7, #4]
 80026b4:	f7fd feee 	bl	8000494 <__aeabi_i2d>
 80026b8:	a343      	add	r3, pc, #268	; (adr r3, 80027c8 <goto_pos+0x1a0>)
 80026ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026be:	f7fd fd9b 	bl	80001f8 <__aeabi_dsub>
 80026c2:	4602      	mov	r2, r0
 80026c4:	460b      	mov	r3, r1
 80026c6:	4610      	mov	r0, r2
 80026c8:	4619      	mov	r1, r3
 80026ca:	f7fe f9e7 	bl	8000a9c <__aeabi_d2iz>
 80026ce:	4603      	mov	r3, r0
 80026d0:	607b      	str	r3, [r7, #4]
			frontClimb_setpoint = enc;
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	ee07 3a90 	vmov	s15, r3
 80026d8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80026dc:	4b3f      	ldr	r3, [pc, #252]	; (80027dc <goto_pos+0x1b4>)
 80026de:	edc3 7a00 	vstr	s15, [r3]
			frontClimb_input = cur_enc_pos;
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	ee07 3a90 	vmov	s15, r3
 80026e8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80026ec:	4b3c      	ldr	r3, [pc, #240]	; (80027e0 <goto_pos+0x1b8>)
 80026ee:	edc3 7a00 	vstr	s15, [r3]
			// Compute new PID output value
			pid_compute(frontClimb_pid);
 80026f2:	4b37      	ldr	r3, [pc, #220]	; (80027d0 <goto_pos+0x1a8>)
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	4618      	mov	r0, r3
 80026f8:	f7fe fc3b 	bl	8000f72 <pid_compute>
			//Change actuator value
			speed[FRONT_INDEX] = frontClimb_output;
 80026fc:	4b39      	ldr	r3, [pc, #228]	; (80027e4 <goto_pos+0x1bc>)
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	4a39      	ldr	r2, [pc, #228]	; (80027e8 <goto_pos+0x1c0>)
 8002702:	6013      	str	r3, [r2, #0]
 8002704:	e05a      	b.n	80027bc <goto_pos+0x194>

		} else {
			speed[FRONT_INDEX] = 0;
 8002706:	4b38      	ldr	r3, [pc, #224]	; (80027e8 <goto_pos+0x1c0>)
 8002708:	f04f 0200 	mov.w	r2, #0
 800270c:	601a      	str	r2, [r3, #0]
			speed[BACK_INDEX] = backClimb_output;
		} else {
			speed[BACK_INDEX] = 0;
		}
	}
}
 800270e:	e055      	b.n	80027bc <goto_pos+0x194>
	} else if (pid_t == backClimb_pid) {
 8002710:	4b36      	ldr	r3, [pc, #216]	; (80027ec <goto_pos+0x1c4>)
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	683a      	ldr	r2, [r7, #0]
 8002716:	429a      	cmp	r2, r3
 8002718:	d150      	bne.n	80027bc <goto_pos+0x194>
		cur_enc_pos = (int) encoderBack.encoder_pos;
 800271a:	4b35      	ldr	r3, [pc, #212]	; (80027f0 <goto_pos+0x1c8>)
 800271c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800271e:	60fb      	str	r3, [r7, #12]
		if (pid_need_compute(backClimb_pid) && fabs(enc - cur_enc_pos) > 10) {
 8002720:	4b32      	ldr	r3, [pc, #200]	; (80027ec <goto_pos+0x1c4>)
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	4618      	mov	r0, r3
 8002726:	f7fe fc0f 	bl	8000f48 <pid_need_compute>
 800272a:	4603      	mov	r3, r0
 800272c:	2b00      	cmp	r3, #0
 800272e:	d040      	beq.n	80027b2 <goto_pos+0x18a>
 8002730:	687a      	ldr	r2, [r7, #4]
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	1ad3      	subs	r3, r2, r3
 8002736:	4618      	mov	r0, r3
 8002738:	f7fd feac 	bl	8000494 <__aeabi_i2d>
 800273c:	4602      	mov	r2, r0
 800273e:	460b      	mov	r3, r1
 8002740:	4614      	mov	r4, r2
 8002742:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 8002746:	f04f 0200 	mov.w	r2, #0
 800274a:	4b23      	ldr	r3, [pc, #140]	; (80027d8 <goto_pos+0x1b0>)
 800274c:	4620      	mov	r0, r4
 800274e:	4629      	mov	r1, r5
 8002750:	f7fe f99a 	bl	8000a88 <__aeabi_dcmpgt>
 8002754:	4603      	mov	r3, r0
 8002756:	2b00      	cmp	r3, #0
 8002758:	d02b      	beq.n	80027b2 <goto_pos+0x18a>
			if (cur_enc_pos > MAX_BACK_ALLOWABLE_ENC)
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	f640 3204 	movw	r2, #2820	; 0xb04
 8002760:	4293      	cmp	r3, r2
 8002762:	d903      	bls.n	800276c <goto_pos+0x144>
				cur_enc_pos -= 4096 * BACK_GEAR_RATIO;
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	f5a3 5300 	sub.w	r3, r3, #8192	; 0x2000
 800276a:	60fb      	str	r3, [r7, #12]
			if (enc >= MAX_BACK_ALLOWABLE_ENC)
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	f640 3204 	movw	r2, #2820	; 0xb04
 8002772:	4293      	cmp	r3, r2
 8002774:	d303      	bcc.n	800277e <goto_pos+0x156>
				enc -= 4096 * BACK_GEAR_RATIO;
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	f5a3 5300 	sub.w	r3, r3, #8192	; 0x2000
 800277c:	607b      	str	r3, [r7, #4]
			backClimb_setpoint = enc;
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	ee07 3a90 	vmov	s15, r3
 8002784:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002788:	4b1a      	ldr	r3, [pc, #104]	; (80027f4 <goto_pos+0x1cc>)
 800278a:	edc3 7a00 	vstr	s15, [r3]
			backClimb_input = cur_enc_pos;
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	ee07 3a90 	vmov	s15, r3
 8002794:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002798:	4b17      	ldr	r3, [pc, #92]	; (80027f8 <goto_pos+0x1d0>)
 800279a:	edc3 7a00 	vstr	s15, [r3]
			pid_compute(backClimb_pid);
 800279e:	4b13      	ldr	r3, [pc, #76]	; (80027ec <goto_pos+0x1c4>)
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	4618      	mov	r0, r3
 80027a4:	f7fe fbe5 	bl	8000f72 <pid_compute>
			speed[BACK_INDEX] = backClimb_output;
 80027a8:	4b14      	ldr	r3, [pc, #80]	; (80027fc <goto_pos+0x1d4>)
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	4a0e      	ldr	r2, [pc, #56]	; (80027e8 <goto_pos+0x1c0>)
 80027ae:	6053      	str	r3, [r2, #4]
 80027b0:	e004      	b.n	80027bc <goto_pos+0x194>
			speed[BACK_INDEX] = 0;
 80027b2:	4b0d      	ldr	r3, [pc, #52]	; (80027e8 <goto_pos+0x1c0>)
 80027b4:	f04f 0200 	mov.w	r2, #0
 80027b8:	605a      	str	r2, [r3, #4]
}
 80027ba:	e7ff      	b.n	80027bc <goto_pos+0x194>
 80027bc:	bf00      	nop
 80027be:	3710      	adds	r7, #16
 80027c0:	46bd      	mov	sp, r7
 80027c2:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80027c6:	bf00      	nop
 80027c8:	9999999a 	.word	0x9999999a
 80027cc:	40c19999 	.word	0x40c19999
 80027d0:	20000440 	.word	0x20000440
 80027d4:	20000288 	.word	0x20000288
 80027d8:	40240000 	.word	0x40240000
 80027dc:	200001ac 	.word	0x200001ac
 80027e0:	200001a4 	.word	0x200001a4
 80027e4:	200001a8 	.word	0x200001a8
 80027e8:	2000019c 	.word	0x2000019c
 80027ec:	200004c8 	.word	0x200004c8
 80027f0:	200002dc 	.word	0x200002dc
 80027f4:	200001b8 	.word	0x200001b8
 80027f8:	200001b0 	.word	0x200001b0
 80027fc:	200001b4 	.word	0x200001b4

08002800 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8002800:	b480      	push	{r7}
 8002802:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

	/* USER CODE END Error_Handler_Debug */
}
 8002804:	bf00      	nop
 8002806:	46bd      	mov	sp, r7
 8002808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800280c:	4770      	bx	lr

0800280e <assert_failed>:
 *         where the assert_param error has occurred.
 * @param  file: pointer to the source file name
 * @param  line: assert_param error line source number
 * @retval None
 */
void assert_failed(uint8_t *file, uint32_t line) {
 800280e:	b480      	push	{r7}
 8002810:	b083      	sub	sp, #12
 8002812:	af00      	add	r7, sp, #0
 8002814:	6078      	str	r0, [r7, #4]
 8002816:	6039      	str	r1, [r7, #0]
	/* USER CODE BEGIN 6 */
	/* User can add his own implementation to report the file name and line number,
	 tex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
	/* USER CODE END 6 */
}
 8002818:	bf00      	nop
 800281a:	370c      	adds	r7, #12
 800281c:	46bd      	mov	sp, r7
 800281e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002822:	4770      	bx	lr

08002824 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8002824:	b580      	push	{r7, lr}
 8002826:	af00      	add	r7, sp, #0

  hspi1.Instance = SPI1;
 8002828:	4b18      	ldr	r3, [pc, #96]	; (800288c <MX_SPI1_Init+0x68>)
 800282a:	4a19      	ldr	r2, [pc, #100]	; (8002890 <MX_SPI1_Init+0x6c>)
 800282c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800282e:	4b17      	ldr	r3, [pc, #92]	; (800288c <MX_SPI1_Init+0x68>)
 8002830:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002834:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 8002836:	4b15      	ldr	r3, [pc, #84]	; (800288c <MX_SPI1_Init+0x68>)
 8002838:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800283c:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 800283e:	4b13      	ldr	r3, [pc, #76]	; (800288c <MX_SPI1_Init+0x68>)
 8002840:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002844:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8002846:	4b11      	ldr	r3, [pc, #68]	; (800288c <MX_SPI1_Init+0x68>)
 8002848:	2202      	movs	r2, #2
 800284a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800284c:	4b0f      	ldr	r3, [pc, #60]	; (800288c <MX_SPI1_Init+0x68>)
 800284e:	2200      	movs	r2, #0
 8002850:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002852:	4b0e      	ldr	r3, [pc, #56]	; (800288c <MX_SPI1_Init+0x68>)
 8002854:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002858:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 800285a:	4b0c      	ldr	r3, [pc, #48]	; (800288c <MX_SPI1_Init+0x68>)
 800285c:	2228      	movs	r2, #40	; 0x28
 800285e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002860:	4b0a      	ldr	r3, [pc, #40]	; (800288c <MX_SPI1_Init+0x68>)
 8002862:	2200      	movs	r2, #0
 8002864:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002866:	4b09      	ldr	r3, [pc, #36]	; (800288c <MX_SPI1_Init+0x68>)
 8002868:	2200      	movs	r2, #0
 800286a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800286c:	4b07      	ldr	r3, [pc, #28]	; (800288c <MX_SPI1_Init+0x68>)
 800286e:	2200      	movs	r2, #0
 8002870:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002872:	4b06      	ldr	r3, [pc, #24]	; (800288c <MX_SPI1_Init+0x68>)
 8002874:	220a      	movs	r2, #10
 8002876:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002878:	4804      	ldr	r0, [pc, #16]	; (800288c <MX_SPI1_Init+0x68>)
 800287a:	f004 f819 	bl	80068b0 <HAL_SPI_Init>
 800287e:	4603      	mov	r3, r0
 8002880:	2b00      	cmp	r3, #0
 8002882:	d001      	beq.n	8002888 <MX_SPI1_Init+0x64>
  {
    Error_Handler();
 8002884:	f7ff ffbc 	bl	8002800 <Error_Handler>
  }

}
 8002888:	bf00      	nop
 800288a:	bd80      	pop	{r7, pc}
 800288c:	200001e0 	.word	0x200001e0
 8002890:	40013000 	.word	0x40013000

08002894 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002894:	b580      	push	{r7, lr}
 8002896:	b08a      	sub	sp, #40	; 0x28
 8002898:	af00      	add	r7, sp, #0
 800289a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800289c:	f107 0314 	add.w	r3, r7, #20
 80028a0:	2200      	movs	r2, #0
 80028a2:	601a      	str	r2, [r3, #0]
 80028a4:	605a      	str	r2, [r3, #4]
 80028a6:	609a      	str	r2, [r3, #8]
 80028a8:	60da      	str	r2, [r3, #12]
 80028aa:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	4a19      	ldr	r2, [pc, #100]	; (8002918 <HAL_SPI_MspInit+0x84>)
 80028b2:	4293      	cmp	r3, r2
 80028b4:	d12b      	bne.n	800290e <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80028b6:	2300      	movs	r3, #0
 80028b8:	613b      	str	r3, [r7, #16]
 80028ba:	4b18      	ldr	r3, [pc, #96]	; (800291c <HAL_SPI_MspInit+0x88>)
 80028bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028be:	4a17      	ldr	r2, [pc, #92]	; (800291c <HAL_SPI_MspInit+0x88>)
 80028c0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80028c4:	6453      	str	r3, [r2, #68]	; 0x44
 80028c6:	4b15      	ldr	r3, [pc, #84]	; (800291c <HAL_SPI_MspInit+0x88>)
 80028c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028ca:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80028ce:	613b      	str	r3, [r7, #16]
 80028d0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80028d2:	2300      	movs	r3, #0
 80028d4:	60fb      	str	r3, [r7, #12]
 80028d6:	4b11      	ldr	r3, [pc, #68]	; (800291c <HAL_SPI_MspInit+0x88>)
 80028d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028da:	4a10      	ldr	r2, [pc, #64]	; (800291c <HAL_SPI_MspInit+0x88>)
 80028dc:	f043 0301 	orr.w	r3, r3, #1
 80028e0:	6313      	str	r3, [r2, #48]	; 0x30
 80028e2:	4b0e      	ldr	r3, [pc, #56]	; (800291c <HAL_SPI_MspInit+0x88>)
 80028e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028e6:	f003 0301 	and.w	r3, r3, #1
 80028ea:	60fb      	str	r3, [r7, #12]
 80028ec:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    */
    GPIO_InitStruct.Pin = AD_SPI1_CLK_Pin|AD_SPI1_MISO_Pin;
 80028ee:	2360      	movs	r3, #96	; 0x60
 80028f0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028f2:	2302      	movs	r3, #2
 80028f4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028f6:	2300      	movs	r3, #0
 80028f8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80028fa:	2303      	movs	r3, #3
 80028fc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80028fe:	2305      	movs	r3, #5
 8002900:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002902:	f107 0314 	add.w	r3, r7, #20
 8002906:	4619      	mov	r1, r3
 8002908:	4805      	ldr	r0, [pc, #20]	; (8002920 <HAL_SPI_MspInit+0x8c>)
 800290a:	f002 fb7f 	bl	800500c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 800290e:	bf00      	nop
 8002910:	3728      	adds	r7, #40	; 0x28
 8002912:	46bd      	mov	sp, r7
 8002914:	bd80      	pop	{r7, pc}
 8002916:	bf00      	nop
 8002918:	40013000 	.word	0x40013000
 800291c:	40023800 	.word	0x40023800
 8002920:	40020000 	.word	0x40020000

08002924 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002924:	b480      	push	{r7}
 8002926:	b083      	sub	sp, #12
 8002928:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800292a:	2300      	movs	r3, #0
 800292c:	607b      	str	r3, [r7, #4]
 800292e:	4b10      	ldr	r3, [pc, #64]	; (8002970 <HAL_MspInit+0x4c>)
 8002930:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002932:	4a0f      	ldr	r2, [pc, #60]	; (8002970 <HAL_MspInit+0x4c>)
 8002934:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002938:	6453      	str	r3, [r2, #68]	; 0x44
 800293a:	4b0d      	ldr	r3, [pc, #52]	; (8002970 <HAL_MspInit+0x4c>)
 800293c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800293e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002942:	607b      	str	r3, [r7, #4]
 8002944:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002946:	2300      	movs	r3, #0
 8002948:	603b      	str	r3, [r7, #0]
 800294a:	4b09      	ldr	r3, [pc, #36]	; (8002970 <HAL_MspInit+0x4c>)
 800294c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800294e:	4a08      	ldr	r2, [pc, #32]	; (8002970 <HAL_MspInit+0x4c>)
 8002950:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002954:	6413      	str	r3, [r2, #64]	; 0x40
 8002956:	4b06      	ldr	r3, [pc, #24]	; (8002970 <HAL_MspInit+0x4c>)
 8002958:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800295a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800295e:	603b      	str	r3, [r7, #0]
 8002960:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002962:	bf00      	nop
 8002964:	370c      	adds	r7, #12
 8002966:	46bd      	mov	sp, r7
 8002968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800296c:	4770      	bx	lr
 800296e:	bf00      	nop
 8002970:	40023800 	.word	0x40023800

08002974 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002974:	b480      	push	{r7}
 8002976:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002978:	bf00      	nop
 800297a:	46bd      	mov	sp, r7
 800297c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002980:	4770      	bx	lr

08002982 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002982:	b480      	push	{r7}
 8002984:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002986:	e7fe      	b.n	8002986 <HardFault_Handler+0x4>

08002988 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002988:	b480      	push	{r7}
 800298a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800298c:	e7fe      	b.n	800298c <MemManage_Handler+0x4>

0800298e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800298e:	b480      	push	{r7}
 8002990:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002992:	e7fe      	b.n	8002992 <BusFault_Handler+0x4>

08002994 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002994:	b480      	push	{r7}
 8002996:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002998:	e7fe      	b.n	8002998 <UsageFault_Handler+0x4>

0800299a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800299a:	b480      	push	{r7}
 800299c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800299e:	bf00      	nop
 80029a0:	46bd      	mov	sp, r7
 80029a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a6:	4770      	bx	lr

080029a8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80029a8:	b480      	push	{r7}
 80029aa:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80029ac:	bf00      	nop
 80029ae:	46bd      	mov	sp, r7
 80029b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b4:	4770      	bx	lr

080029b6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80029b6:	b480      	push	{r7}
 80029b8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80029ba:	bf00      	nop
 80029bc:	46bd      	mov	sp, r7
 80029be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c2:	4770      	bx	lr

080029c4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80029c4:	b580      	push	{r7, lr}
 80029c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80029c8:	f000 fcca 	bl	8003360 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80029cc:	bf00      	nop
 80029ce:	bd80      	pop	{r7, pc}

080029d0 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 80029d0:	b580      	push	{r7, lr}
 80029d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 80029d4:	4802      	ldr	r0, [pc, #8]	; (80029e0 <DMA1_Stream1_IRQHandler+0x10>)
 80029d6:	f002 f8dd 	bl	8004b94 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 80029da:	bf00      	nop
 80029dc:	bd80      	pop	{r7, pc}
 80029de:	bf00      	nop
 80029e0:	200005cc 	.word	0x200005cc

080029e4 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 80029e4:	b580      	push	{r7, lr}
 80029e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 80029e8:	4802      	ldr	r0, [pc, #8]	; (80029f4 <CAN1_RX0_IRQHandler+0x10>)
 80029ea:	f001 fb1f 	bl	800402c <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 80029ee:	bf00      	nop
 80029f0:	bd80      	pop	{r7, pc}
 80029f2:	bf00      	nop
 80029f4:	20000238 	.word	0x20000238

080029f8 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80029f8:	b580      	push	{r7, lr}
 80029fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 80029fc:	2080      	movs	r0, #128	; 0x80
 80029fe:	f002 fe89 	bl	8005714 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8002a02:	bf00      	nop
 8002a04:	bd80      	pop	{r7, pc}
	...

08002a08 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002a08:	b480      	push	{r7}
 8002a0a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002a0c:	4b08      	ldr	r3, [pc, #32]	; (8002a30 <SystemInit+0x28>)
 8002a0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a12:	4a07      	ldr	r2, [pc, #28]	; (8002a30 <SystemInit+0x28>)
 8002a14:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002a18:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002a1c:	4b04      	ldr	r3, [pc, #16]	; (8002a30 <SystemInit+0x28>)
 8002a1e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002a22:	609a      	str	r2, [r3, #8]
#endif
}
 8002a24:	bf00      	nop
 8002a26:	46bd      	mov	sp, r7
 8002a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a2c:	4770      	bx	lr
 8002a2e:	bf00      	nop
 8002a30:	e000ed00 	.word	0xe000ed00

08002a34 <MX_TIM1_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim8;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8002a34:	b580      	push	{r7, lr}
 8002a36:	b096      	sub	sp, #88	; 0x58
 8002a38:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002a3a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002a3e:	2200      	movs	r2, #0
 8002a40:	601a      	str	r2, [r3, #0]
 8002a42:	605a      	str	r2, [r3, #4]
 8002a44:	609a      	str	r2, [r3, #8]
 8002a46:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002a48:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002a4c:	2200      	movs	r2, #0
 8002a4e:	601a      	str	r2, [r3, #0]
 8002a50:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002a52:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002a56:	2200      	movs	r2, #0
 8002a58:	601a      	str	r2, [r3, #0]
 8002a5a:	605a      	str	r2, [r3, #4]
 8002a5c:	609a      	str	r2, [r3, #8]
 8002a5e:	60da      	str	r2, [r3, #12]
 8002a60:	611a      	str	r2, [r3, #16]
 8002a62:	615a      	str	r2, [r3, #20]
 8002a64:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002a66:	1d3b      	adds	r3, r7, #4
 8002a68:	2220      	movs	r2, #32
 8002a6a:	2100      	movs	r1, #0
 8002a6c:	4618      	mov	r0, r3
 8002a6e:	f007 fad9 	bl	800a024 <memset>

  htim1.Instance = TIM1;
 8002a72:	4b3e      	ldr	r3, [pc, #248]	; (8002b6c <MX_TIM1_Init+0x138>)
 8002a74:	4a3e      	ldr	r2, [pc, #248]	; (8002b70 <MX_TIM1_Init+0x13c>)
 8002a76:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 180-1;
 8002a78:	4b3c      	ldr	r3, [pc, #240]	; (8002b6c <MX_TIM1_Init+0x138>)
 8002a7a:	22b3      	movs	r2, #179	; 0xb3
 8002a7c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002a7e:	4b3b      	ldr	r3, [pc, #236]	; (8002b6c <MX_TIM1_Init+0x138>)
 8002a80:	2200      	movs	r2, #0
 8002a82:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 100-1;
 8002a84:	4b39      	ldr	r3, [pc, #228]	; (8002b6c <MX_TIM1_Init+0x138>)
 8002a86:	2263      	movs	r2, #99	; 0x63
 8002a88:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002a8a:	4b38      	ldr	r3, [pc, #224]	; (8002b6c <MX_TIM1_Init+0x138>)
 8002a8c:	2200      	movs	r2, #0
 8002a8e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002a90:	4b36      	ldr	r3, [pc, #216]	; (8002b6c <MX_TIM1_Init+0x138>)
 8002a92:	2200      	movs	r2, #0
 8002a94:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002a96:	4b35      	ldr	r3, [pc, #212]	; (8002b6c <MX_TIM1_Init+0x138>)
 8002a98:	2200      	movs	r2, #0
 8002a9a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002a9c:	4833      	ldr	r0, [pc, #204]	; (8002b6c <MX_TIM1_Init+0x138>)
 8002a9e:	f004 fc05 	bl	80072ac <HAL_TIM_Base_Init>
 8002aa2:	4603      	mov	r3, r0
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d001      	beq.n	8002aac <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 8002aa8:	f7ff feaa 	bl	8002800 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002aac:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002ab0:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002ab2:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002ab6:	4619      	mov	r1, r3
 8002ab8:	482c      	ldr	r0, [pc, #176]	; (8002b6c <MX_TIM1_Init+0x138>)
 8002aba:	f005 fb83 	bl	80081c4 <HAL_TIM_ConfigClockSource>
 8002abe:	4603      	mov	r3, r0
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d001      	beq.n	8002ac8 <MX_TIM1_Init+0x94>
  {
    Error_Handler();
 8002ac4:	f7ff fe9c 	bl	8002800 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002ac8:	4828      	ldr	r0, [pc, #160]	; (8002b6c <MX_TIM1_Init+0x138>)
 8002aca:	f004 fd45 	bl	8007558 <HAL_TIM_PWM_Init>
 8002ace:	4603      	mov	r3, r0
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d001      	beq.n	8002ad8 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 8002ad4:	f7ff fe94 	bl	8002800 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002ad8:	2300      	movs	r3, #0
 8002ada:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002adc:	2300      	movs	r3, #0
 8002ade:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002ae0:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002ae4:	4619      	mov	r1, r3
 8002ae6:	4821      	ldr	r0, [pc, #132]	; (8002b6c <MX_TIM1_Init+0x138>)
 8002ae8:	f006 fc0a 	bl	8009300 <HAL_TIMEx_MasterConfigSynchronization>
 8002aec:	4603      	mov	r3, r0
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d001      	beq.n	8002af6 <MX_TIM1_Init+0xc2>
  {
    Error_Handler();
 8002af2:	f7ff fe85 	bl	8002800 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002af6:	2360      	movs	r3, #96	; 0x60
 8002af8:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8002afa:	2300      	movs	r3, #0
 8002afc:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002afe:	2300      	movs	r3, #0
 8002b00:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002b02:	2300      	movs	r3, #0
 8002b04:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002b06:	2300      	movs	r3, #0
 8002b08:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002b0a:	2300      	movs	r3, #0
 8002b0c:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002b0e:	2300      	movs	r3, #0
 8002b10:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002b12:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002b16:	2204      	movs	r2, #4
 8002b18:	4619      	mov	r1, r3
 8002b1a:	4814      	ldr	r0, [pc, #80]	; (8002b6c <MX_TIM1_Init+0x138>)
 8002b1c:	f005 f976 	bl	8007e0c <HAL_TIM_PWM_ConfigChannel>
 8002b20:	4603      	mov	r3, r0
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d001      	beq.n	8002b2a <MX_TIM1_Init+0xf6>
  {
    Error_Handler();
 8002b26:	f7ff fe6b 	bl	8002800 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002b2a:	2300      	movs	r3, #0
 8002b2c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002b2e:	2300      	movs	r3, #0
 8002b30:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002b32:	2300      	movs	r3, #0
 8002b34:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002b36:	2300      	movs	r3, #0
 8002b38:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002b3a:	2300      	movs	r3, #0
 8002b3c:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002b3e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002b42:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002b44:	2300      	movs	r3, #0
 8002b46:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002b48:	1d3b      	adds	r3, r7, #4
 8002b4a:	4619      	mov	r1, r3
 8002b4c:	4807      	ldr	r0, [pc, #28]	; (8002b6c <MX_TIM1_Init+0x138>)
 8002b4e:	f006 fcb5 	bl	80094bc <HAL_TIMEx_ConfigBreakDeadTime>
 8002b52:	4603      	mov	r3, r0
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d001      	beq.n	8002b5c <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 8002b58:	f7ff fe52 	bl	8002800 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim1);
 8002b5c:	4803      	ldr	r0, [pc, #12]	; (8002b6c <MX_TIM1_Init+0x138>)
 8002b5e:	f000 fa2b 	bl	8002fb8 <HAL_TIM_MspPostInit>

}
 8002b62:	bf00      	nop
 8002b64:	3758      	adds	r7, #88	; 0x58
 8002b66:	46bd      	mov	sp, r7
 8002b68:	bd80      	pop	{r7, pc}
 8002b6a:	bf00      	nop
 8002b6c:	2000054c 	.word	0x2000054c
 8002b70:	40010000 	.word	0x40010000

08002b74 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002b74:	b580      	push	{r7, lr}
 8002b76:	b08a      	sub	sp, #40	; 0x28
 8002b78:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002b7a:	f107 0318 	add.w	r3, r7, #24
 8002b7e:	2200      	movs	r2, #0
 8002b80:	601a      	str	r2, [r3, #0]
 8002b82:	605a      	str	r2, [r3, #4]
 8002b84:	609a      	str	r2, [r3, #8]
 8002b86:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002b88:	f107 0310 	add.w	r3, r7, #16
 8002b8c:	2200      	movs	r2, #0
 8002b8e:	601a      	str	r2, [r3, #0]
 8002b90:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8002b92:	463b      	mov	r3, r7
 8002b94:	2200      	movs	r2, #0
 8002b96:	601a      	str	r2, [r3, #0]
 8002b98:	605a      	str	r2, [r3, #4]
 8002b9a:	609a      	str	r2, [r3, #8]
 8002b9c:	60da      	str	r2, [r3, #12]

  htim2.Instance = TIM2;
 8002b9e:	4b31      	ldr	r3, [pc, #196]	; (8002c64 <MX_TIM2_Init+0xf0>)
 8002ba0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002ba4:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 180-1;
 8002ba6:	4b2f      	ldr	r3, [pc, #188]	; (8002c64 <MX_TIM2_Init+0xf0>)
 8002ba8:	22b3      	movs	r2, #179	; 0xb3
 8002baa:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002bac:	4b2d      	ldr	r3, [pc, #180]	; (8002c64 <MX_TIM2_Init+0xf0>)
 8002bae:	2200      	movs	r2, #0
 8002bb0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65536-1;
 8002bb2:	4b2c      	ldr	r3, [pc, #176]	; (8002c64 <MX_TIM2_Init+0xf0>)
 8002bb4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002bb8:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002bba:	4b2a      	ldr	r3, [pc, #168]	; (8002c64 <MX_TIM2_Init+0xf0>)
 8002bbc:	2200      	movs	r2, #0
 8002bbe:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002bc0:	4b28      	ldr	r3, [pc, #160]	; (8002c64 <MX_TIM2_Init+0xf0>)
 8002bc2:	2200      	movs	r2, #0
 8002bc4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002bc6:	4827      	ldr	r0, [pc, #156]	; (8002c64 <MX_TIM2_Init+0xf0>)
 8002bc8:	f004 fb70 	bl	80072ac <HAL_TIM_Base_Init>
 8002bcc:	4603      	mov	r3, r0
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d001      	beq.n	8002bd6 <MX_TIM2_Init+0x62>
  {
    Error_Handler();
 8002bd2:	f7ff fe15 	bl	8002800 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002bd6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002bda:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002bdc:	f107 0318 	add.w	r3, r7, #24
 8002be0:	4619      	mov	r1, r3
 8002be2:	4820      	ldr	r0, [pc, #128]	; (8002c64 <MX_TIM2_Init+0xf0>)
 8002be4:	f005 faee 	bl	80081c4 <HAL_TIM_ConfigClockSource>
 8002be8:	4603      	mov	r3, r0
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d001      	beq.n	8002bf2 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8002bee:	f7ff fe07 	bl	8002800 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8002bf2:	481c      	ldr	r0, [pc, #112]	; (8002c64 <MX_TIM2_Init+0xf0>)
 8002bf4:	f004 fe80 	bl	80078f8 <HAL_TIM_IC_Init>
 8002bf8:	4603      	mov	r3, r0
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d001      	beq.n	8002c02 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8002bfe:	f7ff fdff 	bl	8002800 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002c02:	2300      	movs	r3, #0
 8002c04:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002c06:	2300      	movs	r3, #0
 8002c08:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002c0a:	f107 0310 	add.w	r3, r7, #16
 8002c0e:	4619      	mov	r1, r3
 8002c10:	4814      	ldr	r0, [pc, #80]	; (8002c64 <MX_TIM2_Init+0xf0>)
 8002c12:	f006 fb75 	bl	8009300 <HAL_TIMEx_MasterConfigSynchronization>
 8002c16:	4603      	mov	r3, r0
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d001      	beq.n	8002c20 <MX_TIM2_Init+0xac>
  {
    Error_Handler();
 8002c1c:	f7ff fdf0 	bl	8002800 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8002c20:	2300      	movs	r3, #0
 8002c22:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8002c24:	2301      	movs	r3, #1
 8002c26:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8002c28:	2300      	movs	r3, #0
 8002c2a:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8002c2c:	2300      	movs	r3, #0
 8002c2e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 8002c30:	463b      	mov	r3, r7
 8002c32:	2208      	movs	r2, #8
 8002c34:	4619      	mov	r1, r3
 8002c36:	480b      	ldr	r0, [pc, #44]	; (8002c64 <MX_TIM2_Init+0xf0>)
 8002c38:	f004 ff34 	bl	8007aa4 <HAL_TIM_IC_ConfigChannel>
 8002c3c:	4603      	mov	r3, r0
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d001      	beq.n	8002c46 <MX_TIM2_Init+0xd2>
  {
    Error_Handler();
 8002c42:	f7ff fddd 	bl	8002800 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 8002c46:	463b      	mov	r3, r7
 8002c48:	220c      	movs	r2, #12
 8002c4a:	4619      	mov	r1, r3
 8002c4c:	4805      	ldr	r0, [pc, #20]	; (8002c64 <MX_TIM2_Init+0xf0>)
 8002c4e:	f004 ff29 	bl	8007aa4 <HAL_TIM_IC_ConfigChannel>
 8002c52:	4603      	mov	r3, r0
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d001      	beq.n	8002c5c <MX_TIM2_Init+0xe8>
  {
    Error_Handler();
 8002c58:	f7ff fdd2 	bl	8002800 <Error_Handler>
  }

}
 8002c5c:	bf00      	nop
 8002c5e:	3728      	adds	r7, #40	; 0x28
 8002c60:	46bd      	mov	sp, r7
 8002c62:	bd80      	pop	{r7, pc}
 8002c64:	2000058c 	.word	0x2000058c

08002c68 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002c68:	b580      	push	{r7, lr}
 8002c6a:	b08e      	sub	sp, #56	; 0x38
 8002c6c:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002c6e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002c72:	2200      	movs	r2, #0
 8002c74:	601a      	str	r2, [r3, #0]
 8002c76:	605a      	str	r2, [r3, #4]
 8002c78:	609a      	str	r2, [r3, #8]
 8002c7a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002c7c:	f107 0320 	add.w	r3, r7, #32
 8002c80:	2200      	movs	r2, #0
 8002c82:	601a      	str	r2, [r3, #0]
 8002c84:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002c86:	1d3b      	adds	r3, r7, #4
 8002c88:	2200      	movs	r2, #0
 8002c8a:	601a      	str	r2, [r3, #0]
 8002c8c:	605a      	str	r2, [r3, #4]
 8002c8e:	609a      	str	r2, [r3, #8]
 8002c90:	60da      	str	r2, [r3, #12]
 8002c92:	611a      	str	r2, [r3, #16]
 8002c94:	615a      	str	r2, [r3, #20]
 8002c96:	619a      	str	r2, [r3, #24]

  htim3.Instance = TIM3;
 8002c98:	4b32      	ldr	r3, [pc, #200]	; (8002d64 <MX_TIM3_Init+0xfc>)
 8002c9a:	4a33      	ldr	r2, [pc, #204]	; (8002d68 <MX_TIM3_Init+0x100>)
 8002c9c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 90-1;
 8002c9e:	4b31      	ldr	r3, [pc, #196]	; (8002d64 <MX_TIM3_Init+0xfc>)
 8002ca0:	2259      	movs	r2, #89	; 0x59
 8002ca2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002ca4:	4b2f      	ldr	r3, [pc, #188]	; (8002d64 <MX_TIM3_Init+0xfc>)
 8002ca6:	2200      	movs	r2, #0
 8002ca8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 20000-1;
 8002caa:	4b2e      	ldr	r3, [pc, #184]	; (8002d64 <MX_TIM3_Init+0xfc>)
 8002cac:	f644 621f 	movw	r2, #19999	; 0x4e1f
 8002cb0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002cb2:	4b2c      	ldr	r3, [pc, #176]	; (8002d64 <MX_TIM3_Init+0xfc>)
 8002cb4:	2200      	movs	r2, #0
 8002cb6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002cb8:	4b2a      	ldr	r3, [pc, #168]	; (8002d64 <MX_TIM3_Init+0xfc>)
 8002cba:	2200      	movs	r2, #0
 8002cbc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002cbe:	4829      	ldr	r0, [pc, #164]	; (8002d64 <MX_TIM3_Init+0xfc>)
 8002cc0:	f004 faf4 	bl	80072ac <HAL_TIM_Base_Init>
 8002cc4:	4603      	mov	r3, r0
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d001      	beq.n	8002cce <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8002cca:	f7ff fd99 	bl	8002800 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002cce:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002cd2:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002cd4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002cd8:	4619      	mov	r1, r3
 8002cda:	4822      	ldr	r0, [pc, #136]	; (8002d64 <MX_TIM3_Init+0xfc>)
 8002cdc:	f005 fa72 	bl	80081c4 <HAL_TIM_ConfigClockSource>
 8002ce0:	4603      	mov	r3, r0
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d001      	beq.n	8002cea <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8002ce6:	f7ff fd8b 	bl	8002800 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002cea:	481e      	ldr	r0, [pc, #120]	; (8002d64 <MX_TIM3_Init+0xfc>)
 8002cec:	f004 fc34 	bl	8007558 <HAL_TIM_PWM_Init>
 8002cf0:	4603      	mov	r3, r0
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d001      	beq.n	8002cfa <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8002cf6:	f7ff fd83 	bl	8002800 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002cfa:	2300      	movs	r3, #0
 8002cfc:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002cfe:	2300      	movs	r3, #0
 8002d00:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002d02:	f107 0320 	add.w	r3, r7, #32
 8002d06:	4619      	mov	r1, r3
 8002d08:	4816      	ldr	r0, [pc, #88]	; (8002d64 <MX_TIM3_Init+0xfc>)
 8002d0a:	f006 faf9 	bl	8009300 <HAL_TIMEx_MasterConfigSynchronization>
 8002d0e:	4603      	mov	r3, r0
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d001      	beq.n	8002d18 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8002d14:	f7ff fd74 	bl	8002800 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002d18:	2360      	movs	r3, #96	; 0x60
 8002d1a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 1500;
 8002d1c:	f240 53dc 	movw	r3, #1500	; 0x5dc
 8002d20:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002d22:	2300      	movs	r3, #0
 8002d24:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002d26:	2300      	movs	r3, #0
 8002d28:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002d2a:	1d3b      	adds	r3, r7, #4
 8002d2c:	2200      	movs	r2, #0
 8002d2e:	4619      	mov	r1, r3
 8002d30:	480c      	ldr	r0, [pc, #48]	; (8002d64 <MX_TIM3_Init+0xfc>)
 8002d32:	f005 f86b 	bl	8007e0c <HAL_TIM_PWM_ConfigChannel>
 8002d36:	4603      	mov	r3, r0
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d001      	beq.n	8002d40 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8002d3c:	f7ff fd60 	bl	8002800 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002d40:	1d3b      	adds	r3, r7, #4
 8002d42:	2204      	movs	r2, #4
 8002d44:	4619      	mov	r1, r3
 8002d46:	4807      	ldr	r0, [pc, #28]	; (8002d64 <MX_TIM3_Init+0xfc>)
 8002d48:	f005 f860 	bl	8007e0c <HAL_TIM_PWM_ConfigChannel>
 8002d4c:	4603      	mov	r3, r0
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d001      	beq.n	8002d56 <MX_TIM3_Init+0xee>
  {
    Error_Handler();
 8002d52:	f7ff fd55 	bl	8002800 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim3);
 8002d56:	4803      	ldr	r0, [pc, #12]	; (8002d64 <MX_TIM3_Init+0xfc>)
 8002d58:	f000 f92e 	bl	8002fb8 <HAL_TIM_MspPostInit>

}
 8002d5c:	bf00      	nop
 8002d5e:	3738      	adds	r7, #56	; 0x38
 8002d60:	46bd      	mov	sp, r7
 8002d62:	bd80      	pop	{r7, pc}
 8002d64:	2000050c 	.word	0x2000050c
 8002d68:	40000400 	.word	0x40000400

08002d6c <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8002d6c:	b580      	push	{r7, lr}
 8002d6e:	b096      	sub	sp, #88	; 0x58
 8002d70:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002d72:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002d76:	2200      	movs	r2, #0
 8002d78:	601a      	str	r2, [r3, #0]
 8002d7a:	605a      	str	r2, [r3, #4]
 8002d7c:	609a      	str	r2, [r3, #8]
 8002d7e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002d80:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002d84:	2200      	movs	r2, #0
 8002d86:	601a      	str	r2, [r3, #0]
 8002d88:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002d8a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002d8e:	2200      	movs	r2, #0
 8002d90:	601a      	str	r2, [r3, #0]
 8002d92:	605a      	str	r2, [r3, #4]
 8002d94:	609a      	str	r2, [r3, #8]
 8002d96:	60da      	str	r2, [r3, #12]
 8002d98:	611a      	str	r2, [r3, #16]
 8002d9a:	615a      	str	r2, [r3, #20]
 8002d9c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002d9e:	1d3b      	adds	r3, r7, #4
 8002da0:	2220      	movs	r2, #32
 8002da2:	2100      	movs	r1, #0
 8002da4:	4618      	mov	r0, r3
 8002da6:	f007 f93d 	bl	800a024 <memset>

  htim8.Instance = TIM8;
 8002daa:	4b3d      	ldr	r3, [pc, #244]	; (8002ea0 <MX_TIM8_Init+0x134>)
 8002dac:	4a3d      	ldr	r2, [pc, #244]	; (8002ea4 <MX_TIM8_Init+0x138>)
 8002dae:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 180-1;
 8002db0:	4b3b      	ldr	r3, [pc, #236]	; (8002ea0 <MX_TIM8_Init+0x134>)
 8002db2:	22b3      	movs	r2, #179	; 0xb3
 8002db4:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002db6:	4b3a      	ldr	r3, [pc, #232]	; (8002ea0 <MX_TIM8_Init+0x134>)
 8002db8:	2200      	movs	r2, #0
 8002dba:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 100-1;
 8002dbc:	4b38      	ldr	r3, [pc, #224]	; (8002ea0 <MX_TIM8_Init+0x134>)
 8002dbe:	2263      	movs	r2, #99	; 0x63
 8002dc0:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002dc2:	4b37      	ldr	r3, [pc, #220]	; (8002ea0 <MX_TIM8_Init+0x134>)
 8002dc4:	2200      	movs	r2, #0
 8002dc6:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8002dc8:	4b35      	ldr	r3, [pc, #212]	; (8002ea0 <MX_TIM8_Init+0x134>)
 8002dca:	2200      	movs	r2, #0
 8002dcc:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002dce:	4b34      	ldr	r3, [pc, #208]	; (8002ea0 <MX_TIM8_Init+0x134>)
 8002dd0:	2200      	movs	r2, #0
 8002dd2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8002dd4:	4832      	ldr	r0, [pc, #200]	; (8002ea0 <MX_TIM8_Init+0x134>)
 8002dd6:	f004 fa69 	bl	80072ac <HAL_TIM_Base_Init>
 8002dda:	4603      	mov	r3, r0
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d001      	beq.n	8002de4 <MX_TIM8_Init+0x78>
  {
    Error_Handler();
 8002de0:	f7ff fd0e 	bl	8002800 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002de4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002de8:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8002dea:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002dee:	4619      	mov	r1, r3
 8002df0:	482b      	ldr	r0, [pc, #172]	; (8002ea0 <MX_TIM8_Init+0x134>)
 8002df2:	f005 f9e7 	bl	80081c4 <HAL_TIM_ConfigClockSource>
 8002df6:	4603      	mov	r3, r0
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d001      	beq.n	8002e00 <MX_TIM8_Init+0x94>
  {
    Error_Handler();
 8002dfc:	f7ff fd00 	bl	8002800 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8002e00:	4827      	ldr	r0, [pc, #156]	; (8002ea0 <MX_TIM8_Init+0x134>)
 8002e02:	f004 fba9 	bl	8007558 <HAL_TIM_PWM_Init>
 8002e06:	4603      	mov	r3, r0
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d001      	beq.n	8002e10 <MX_TIM8_Init+0xa4>
  {
    Error_Handler();
 8002e0c:	f7ff fcf8 	bl	8002800 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002e10:	2300      	movs	r3, #0
 8002e12:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002e14:	2300      	movs	r3, #0
 8002e16:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8002e18:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002e1c:	4619      	mov	r1, r3
 8002e1e:	4820      	ldr	r0, [pc, #128]	; (8002ea0 <MX_TIM8_Init+0x134>)
 8002e20:	f006 fa6e 	bl	8009300 <HAL_TIMEx_MasterConfigSynchronization>
 8002e24:	4603      	mov	r3, r0
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d001      	beq.n	8002e2e <MX_TIM8_Init+0xc2>
  {
    Error_Handler();
 8002e2a:	f7ff fce9 	bl	8002800 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002e2e:	2360      	movs	r3, #96	; 0x60
 8002e30:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8002e32:	2300      	movs	r3, #0
 8002e34:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002e36:	2300      	movs	r3, #0
 8002e38:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002e3a:	2300      	movs	r3, #0
 8002e3c:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002e3e:	2300      	movs	r3, #0
 8002e40:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002e42:	2300      	movs	r3, #0
 8002e44:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002e46:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002e4a:	220c      	movs	r2, #12
 8002e4c:	4619      	mov	r1, r3
 8002e4e:	4814      	ldr	r0, [pc, #80]	; (8002ea0 <MX_TIM8_Init+0x134>)
 8002e50:	f004 ffdc 	bl	8007e0c <HAL_TIM_PWM_ConfigChannel>
 8002e54:	4603      	mov	r3, r0
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d001      	beq.n	8002e5e <MX_TIM8_Init+0xf2>
  {
    Error_Handler();
 8002e5a:	f7ff fcd1 	bl	8002800 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002e5e:	2300      	movs	r3, #0
 8002e60:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002e62:	2300      	movs	r3, #0
 8002e64:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002e66:	2300      	movs	r3, #0
 8002e68:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002e6a:	2300      	movs	r3, #0
 8002e6c:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002e6e:	2300      	movs	r3, #0
 8002e70:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002e72:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002e76:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002e78:	2300      	movs	r3, #0
 8002e7a:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8002e7c:	1d3b      	adds	r3, r7, #4
 8002e7e:	4619      	mov	r1, r3
 8002e80:	4807      	ldr	r0, [pc, #28]	; (8002ea0 <MX_TIM8_Init+0x134>)
 8002e82:	f006 fb1b 	bl	80094bc <HAL_TIMEx_ConfigBreakDeadTime>
 8002e86:	4603      	mov	r3, r0
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d001      	beq.n	8002e90 <MX_TIM8_Init+0x124>
  {
    Error_Handler();
 8002e8c:	f7ff fcb8 	bl	8002800 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim8);
 8002e90:	4803      	ldr	r0, [pc, #12]	; (8002ea0 <MX_TIM8_Init+0x134>)
 8002e92:	f000 f891 	bl	8002fb8 <HAL_TIM_MspPostInit>

}
 8002e96:	bf00      	nop
 8002e98:	3758      	adds	r7, #88	; 0x58
 8002e9a:	46bd      	mov	sp, r7
 8002e9c:	bd80      	pop	{r7, pc}
 8002e9e:	bf00      	nop
 8002ea0:	200004cc 	.word	0x200004cc
 8002ea4:	40010400 	.word	0x40010400

08002ea8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002ea8:	b580      	push	{r7, lr}
 8002eaa:	b08c      	sub	sp, #48	; 0x30
 8002eac:	af00      	add	r7, sp, #0
 8002eae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002eb0:	f107 031c 	add.w	r3, r7, #28
 8002eb4:	2200      	movs	r2, #0
 8002eb6:	601a      	str	r2, [r3, #0]
 8002eb8:	605a      	str	r2, [r3, #4]
 8002eba:	609a      	str	r2, [r3, #8]
 8002ebc:	60da      	str	r2, [r3, #12]
 8002ebe:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM1)
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	4a37      	ldr	r2, [pc, #220]	; (8002fa4 <HAL_TIM_Base_MspInit+0xfc>)
 8002ec6:	4293      	cmp	r3, r2
 8002ec8:	d10e      	bne.n	8002ee8 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002eca:	2300      	movs	r3, #0
 8002ecc:	61bb      	str	r3, [r7, #24]
 8002ece:	4b36      	ldr	r3, [pc, #216]	; (8002fa8 <HAL_TIM_Base_MspInit+0x100>)
 8002ed0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ed2:	4a35      	ldr	r2, [pc, #212]	; (8002fa8 <HAL_TIM_Base_MspInit+0x100>)
 8002ed4:	f043 0301 	orr.w	r3, r3, #1
 8002ed8:	6453      	str	r3, [r2, #68]	; 0x44
 8002eda:	4b33      	ldr	r3, [pc, #204]	; (8002fa8 <HAL_TIM_Base_MspInit+0x100>)
 8002edc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ede:	f003 0301 	and.w	r3, r3, #1
 8002ee2:	61bb      	str	r3, [r7, #24]
 8002ee4:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_TIM8_CLK_ENABLE();
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 8002ee6:	e059      	b.n	8002f9c <HAL_TIM_Base_MspInit+0xf4>
  else if(tim_baseHandle->Instance==TIM2)
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002ef0:	d12d      	bne.n	8002f4e <HAL_TIM_Base_MspInit+0xa6>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002ef2:	2300      	movs	r3, #0
 8002ef4:	617b      	str	r3, [r7, #20]
 8002ef6:	4b2c      	ldr	r3, [pc, #176]	; (8002fa8 <HAL_TIM_Base_MspInit+0x100>)
 8002ef8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002efa:	4a2b      	ldr	r2, [pc, #172]	; (8002fa8 <HAL_TIM_Base_MspInit+0x100>)
 8002efc:	f043 0301 	orr.w	r3, r3, #1
 8002f00:	6413      	str	r3, [r2, #64]	; 0x40
 8002f02:	4b29      	ldr	r3, [pc, #164]	; (8002fa8 <HAL_TIM_Base_MspInit+0x100>)
 8002f04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f06:	f003 0301 	and.w	r3, r3, #1
 8002f0a:	617b      	str	r3, [r7, #20]
 8002f0c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f0e:	2300      	movs	r3, #0
 8002f10:	613b      	str	r3, [r7, #16]
 8002f12:	4b25      	ldr	r3, [pc, #148]	; (8002fa8 <HAL_TIM_Base_MspInit+0x100>)
 8002f14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f16:	4a24      	ldr	r2, [pc, #144]	; (8002fa8 <HAL_TIM_Base_MspInit+0x100>)
 8002f18:	f043 0302 	orr.w	r3, r3, #2
 8002f1c:	6313      	str	r3, [r2, #48]	; 0x30
 8002f1e:	4b22      	ldr	r3, [pc, #136]	; (8002fa8 <HAL_TIM_Base_MspInit+0x100>)
 8002f20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f22:	f003 0302 	and.w	r3, r3, #2
 8002f26:	613b      	str	r3, [r7, #16]
 8002f28:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = ClimbSpeed_TIM2_CH3_Pin|ClimbSpeed_TIM2_CH4_Pin;
 8002f2a:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002f2e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f30:	2302      	movs	r3, #2
 8002f32:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f34:	2300      	movs	r3, #0
 8002f36:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f38:	2300      	movs	r3, #0
 8002f3a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002f3c:	2301      	movs	r3, #1
 8002f3e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f40:	f107 031c 	add.w	r3, r7, #28
 8002f44:	4619      	mov	r1, r3
 8002f46:	4819      	ldr	r0, [pc, #100]	; (8002fac <HAL_TIM_Base_MspInit+0x104>)
 8002f48:	f002 f860 	bl	800500c <HAL_GPIO_Init>
}
 8002f4c:	e026      	b.n	8002f9c <HAL_TIM_Base_MspInit+0xf4>
  else if(tim_baseHandle->Instance==TIM3)
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	4a17      	ldr	r2, [pc, #92]	; (8002fb0 <HAL_TIM_Base_MspInit+0x108>)
 8002f54:	4293      	cmp	r3, r2
 8002f56:	d10e      	bne.n	8002f76 <HAL_TIM_Base_MspInit+0xce>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002f58:	2300      	movs	r3, #0
 8002f5a:	60fb      	str	r3, [r7, #12]
 8002f5c:	4b12      	ldr	r3, [pc, #72]	; (8002fa8 <HAL_TIM_Base_MspInit+0x100>)
 8002f5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f60:	4a11      	ldr	r2, [pc, #68]	; (8002fa8 <HAL_TIM_Base_MspInit+0x100>)
 8002f62:	f043 0302 	orr.w	r3, r3, #2
 8002f66:	6413      	str	r3, [r2, #64]	; 0x40
 8002f68:	4b0f      	ldr	r3, [pc, #60]	; (8002fa8 <HAL_TIM_Base_MspInit+0x100>)
 8002f6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f6c:	f003 0302 	and.w	r3, r3, #2
 8002f70:	60fb      	str	r3, [r7, #12]
 8002f72:	68fb      	ldr	r3, [r7, #12]
}
 8002f74:	e012      	b.n	8002f9c <HAL_TIM_Base_MspInit+0xf4>
  else if(tim_baseHandle->Instance==TIM8)
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	4a0e      	ldr	r2, [pc, #56]	; (8002fb4 <HAL_TIM_Base_MspInit+0x10c>)
 8002f7c:	4293      	cmp	r3, r2
 8002f7e:	d10d      	bne.n	8002f9c <HAL_TIM_Base_MspInit+0xf4>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8002f80:	2300      	movs	r3, #0
 8002f82:	60bb      	str	r3, [r7, #8]
 8002f84:	4b08      	ldr	r3, [pc, #32]	; (8002fa8 <HAL_TIM_Base_MspInit+0x100>)
 8002f86:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f88:	4a07      	ldr	r2, [pc, #28]	; (8002fa8 <HAL_TIM_Base_MspInit+0x100>)
 8002f8a:	f043 0302 	orr.w	r3, r3, #2
 8002f8e:	6453      	str	r3, [r2, #68]	; 0x44
 8002f90:	4b05      	ldr	r3, [pc, #20]	; (8002fa8 <HAL_TIM_Base_MspInit+0x100>)
 8002f92:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f94:	f003 0302 	and.w	r3, r3, #2
 8002f98:	60bb      	str	r3, [r7, #8]
 8002f9a:	68bb      	ldr	r3, [r7, #8]
}
 8002f9c:	bf00      	nop
 8002f9e:	3730      	adds	r7, #48	; 0x30
 8002fa0:	46bd      	mov	sp, r7
 8002fa2:	bd80      	pop	{r7, pc}
 8002fa4:	40010000 	.word	0x40010000
 8002fa8:	40023800 	.word	0x40023800
 8002fac:	40020400 	.word	0x40020400
 8002fb0:	40000400 	.word	0x40000400
 8002fb4:	40010400 	.word	0x40010400

08002fb8 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002fb8:	b580      	push	{r7, lr}
 8002fba:	b08a      	sub	sp, #40	; 0x28
 8002fbc:	af00      	add	r7, sp, #0
 8002fbe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002fc0:	f107 0314 	add.w	r3, r7, #20
 8002fc4:	2200      	movs	r2, #0
 8002fc6:	601a      	str	r2, [r3, #0]
 8002fc8:	605a      	str	r2, [r3, #4]
 8002fca:	609a      	str	r2, [r3, #8]
 8002fcc:	60da      	str	r2, [r3, #12]
 8002fce:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	4a37      	ldr	r2, [pc, #220]	; (80030b4 <HAL_TIM_MspPostInit+0xfc>)
 8002fd6:	4293      	cmp	r3, r2
 8002fd8:	d11f      	bne.n	800301a <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002fda:	2300      	movs	r3, #0
 8002fdc:	613b      	str	r3, [r7, #16]
 8002fde:	4b36      	ldr	r3, [pc, #216]	; (80030b8 <HAL_TIM_MspPostInit+0x100>)
 8002fe0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fe2:	4a35      	ldr	r2, [pc, #212]	; (80030b8 <HAL_TIM_MspPostInit+0x100>)
 8002fe4:	f043 0301 	orr.w	r3, r3, #1
 8002fe8:	6313      	str	r3, [r2, #48]	; 0x30
 8002fea:	4b33      	ldr	r3, [pc, #204]	; (80030b8 <HAL_TIM_MspPostInit+0x100>)
 8002fec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fee:	f003 0301 	and.w	r3, r3, #1
 8002ff2:	613b      	str	r3, [r7, #16]
 8002ff4:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = Climb_TIM1_CH2_Pin;
 8002ff6:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002ffa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ffc:	2302      	movs	r3, #2
 8002ffe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003000:	2300      	movs	r3, #0
 8003002:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003004:	2300      	movs	r3, #0
 8003006:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8003008:	2301      	movs	r3, #1
 800300a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(Climb_TIM1_CH2_GPIO_Port, &GPIO_InitStruct);
 800300c:	f107 0314 	add.w	r3, r7, #20
 8003010:	4619      	mov	r1, r3
 8003012:	482a      	ldr	r0, [pc, #168]	; (80030bc <HAL_TIM_MspPostInit+0x104>)
 8003014:	f001 fffa 	bl	800500c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 8003018:	e047      	b.n	80030aa <HAL_TIM_MspPostInit+0xf2>
  else if(timHandle->Instance==TIM3)
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	4a28      	ldr	r2, [pc, #160]	; (80030c0 <HAL_TIM_MspPostInit+0x108>)
 8003020:	4293      	cmp	r3, r2
 8003022:	d11e      	bne.n	8003062 <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003024:	2300      	movs	r3, #0
 8003026:	60fb      	str	r3, [r7, #12]
 8003028:	4b23      	ldr	r3, [pc, #140]	; (80030b8 <HAL_TIM_MspPostInit+0x100>)
 800302a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800302c:	4a22      	ldr	r2, [pc, #136]	; (80030b8 <HAL_TIM_MspPostInit+0x100>)
 800302e:	f043 0304 	orr.w	r3, r3, #4
 8003032:	6313      	str	r3, [r2, #48]	; 0x30
 8003034:	4b20      	ldr	r3, [pc, #128]	; (80030b8 <HAL_TIM_MspPostInit+0x100>)
 8003036:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003038:	f003 0304 	and.w	r3, r3, #4
 800303c:	60fb      	str	r3, [r7, #12]
 800303e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = Wheel_TIM3_CH1_Pin|Wheel_TIM3_CH2_Pin;
 8003040:	23c0      	movs	r3, #192	; 0xc0
 8003042:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003044:	2302      	movs	r3, #2
 8003046:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003048:	2300      	movs	r3, #0
 800304a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800304c:	2300      	movs	r3, #0
 800304e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003050:	2302      	movs	r3, #2
 8003052:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003054:	f107 0314 	add.w	r3, r7, #20
 8003058:	4619      	mov	r1, r3
 800305a:	481a      	ldr	r0, [pc, #104]	; (80030c4 <HAL_TIM_MspPostInit+0x10c>)
 800305c:	f001 ffd6 	bl	800500c <HAL_GPIO_Init>
}
 8003060:	e023      	b.n	80030aa <HAL_TIM_MspPostInit+0xf2>
  else if(timHandle->Instance==TIM8)
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	4a18      	ldr	r2, [pc, #96]	; (80030c8 <HAL_TIM_MspPostInit+0x110>)
 8003068:	4293      	cmp	r3, r2
 800306a:	d11e      	bne.n	80030aa <HAL_TIM_MspPostInit+0xf2>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800306c:	2300      	movs	r3, #0
 800306e:	60bb      	str	r3, [r7, #8]
 8003070:	4b11      	ldr	r3, [pc, #68]	; (80030b8 <HAL_TIM_MspPostInit+0x100>)
 8003072:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003074:	4a10      	ldr	r2, [pc, #64]	; (80030b8 <HAL_TIM_MspPostInit+0x100>)
 8003076:	f043 0304 	orr.w	r3, r3, #4
 800307a:	6313      	str	r3, [r2, #48]	; 0x30
 800307c:	4b0e      	ldr	r3, [pc, #56]	; (80030b8 <HAL_TIM_MspPostInit+0x100>)
 800307e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003080:	f003 0304 	and.w	r3, r3, #4
 8003084:	60bb      	str	r3, [r7, #8]
 8003086:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = Climb_TIM8_CH4_Pin;
 8003088:	f44f 7300 	mov.w	r3, #512	; 0x200
 800308c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800308e:	2302      	movs	r3, #2
 8003090:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003092:	2300      	movs	r3, #0
 8003094:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003096:	2300      	movs	r3, #0
 8003098:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 800309a:	2303      	movs	r3, #3
 800309c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(Climb_TIM8_CH4_GPIO_Port, &GPIO_InitStruct);
 800309e:	f107 0314 	add.w	r3, r7, #20
 80030a2:	4619      	mov	r1, r3
 80030a4:	4807      	ldr	r0, [pc, #28]	; (80030c4 <HAL_TIM_MspPostInit+0x10c>)
 80030a6:	f001 ffb1 	bl	800500c <HAL_GPIO_Init>
}
 80030aa:	bf00      	nop
 80030ac:	3728      	adds	r7, #40	; 0x28
 80030ae:	46bd      	mov	sp, r7
 80030b0:	bd80      	pop	{r7, pc}
 80030b2:	bf00      	nop
 80030b4:	40010000 	.word	0x40010000
 80030b8:	40023800 	.word	0x40023800
 80030bc:	40020000 	.word	0x40020000
 80030c0:	40000400 	.word	0x40000400
 80030c4:	40020800 	.word	0x40020800
 80030c8:	40010400 	.word	0x40010400

080030cc <MX_USART3_UART_Init>:
DMA_HandleTypeDef hdma_usart3_rx;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80030cc:	b580      	push	{r7, lr}
 80030ce:	af00      	add	r7, sp, #0

  huart3.Instance = USART3;
 80030d0:	4b11      	ldr	r3, [pc, #68]	; (8003118 <MX_USART3_UART_Init+0x4c>)
 80030d2:	4a12      	ldr	r2, [pc, #72]	; (800311c <MX_USART3_UART_Init+0x50>)
 80030d4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80030d6:	4b10      	ldr	r3, [pc, #64]	; (8003118 <MX_USART3_UART_Init+0x4c>)
 80030d8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80030dc:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80030de:	4b0e      	ldr	r3, [pc, #56]	; (8003118 <MX_USART3_UART_Init+0x4c>)
 80030e0:	2200      	movs	r2, #0
 80030e2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80030e4:	4b0c      	ldr	r3, [pc, #48]	; (8003118 <MX_USART3_UART_Init+0x4c>)
 80030e6:	2200      	movs	r2, #0
 80030e8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80030ea:	4b0b      	ldr	r3, [pc, #44]	; (8003118 <MX_USART3_UART_Init+0x4c>)
 80030ec:	2200      	movs	r2, #0
 80030ee:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80030f0:	4b09      	ldr	r3, [pc, #36]	; (8003118 <MX_USART3_UART_Init+0x4c>)
 80030f2:	220c      	movs	r2, #12
 80030f4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80030f6:	4b08      	ldr	r3, [pc, #32]	; (8003118 <MX_USART3_UART_Init+0x4c>)
 80030f8:	2200      	movs	r2, #0
 80030fa:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80030fc:	4b06      	ldr	r3, [pc, #24]	; (8003118 <MX_USART3_UART_Init+0x4c>)
 80030fe:	2200      	movs	r2, #0
 8003100:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8003102:	4805      	ldr	r0, [pc, #20]	; (8003118 <MX_USART3_UART_Init+0x4c>)
 8003104:	f006 faa6 	bl	8009654 <HAL_UART_Init>
 8003108:	4603      	mov	r3, r0
 800310a:	2b00      	cmp	r3, #0
 800310c:	d001      	beq.n	8003112 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800310e:	f7ff fb77 	bl	8002800 <Error_Handler>
  }

}
 8003112:	bf00      	nop
 8003114:	bd80      	pop	{r7, pc}
 8003116:	bf00      	nop
 8003118:	2000062c 	.word	0x2000062c
 800311c:	40004800 	.word	0x40004800

08003120 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003120:	b580      	push	{r7, lr}
 8003122:	b08a      	sub	sp, #40	; 0x28
 8003124:	af00      	add	r7, sp, #0
 8003126:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003128:	f107 0314 	add.w	r3, r7, #20
 800312c:	2200      	movs	r2, #0
 800312e:	601a      	str	r2, [r3, #0]
 8003130:	605a      	str	r2, [r3, #4]
 8003132:	609a      	str	r2, [r3, #8]
 8003134:	60da      	str	r2, [r3, #12]
 8003136:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART3)
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	4a30      	ldr	r2, [pc, #192]	; (8003200 <HAL_UART_MspInit+0xe0>)
 800313e:	4293      	cmp	r3, r2
 8003140:	d15a      	bne.n	80031f8 <HAL_UART_MspInit+0xd8>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8003142:	2300      	movs	r3, #0
 8003144:	613b      	str	r3, [r7, #16]
 8003146:	4b2f      	ldr	r3, [pc, #188]	; (8003204 <HAL_UART_MspInit+0xe4>)
 8003148:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800314a:	4a2e      	ldr	r2, [pc, #184]	; (8003204 <HAL_UART_MspInit+0xe4>)
 800314c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003150:	6413      	str	r3, [r2, #64]	; 0x40
 8003152:	4b2c      	ldr	r3, [pc, #176]	; (8003204 <HAL_UART_MspInit+0xe4>)
 8003154:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003156:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800315a:	613b      	str	r3, [r7, #16]
 800315c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800315e:	2300      	movs	r3, #0
 8003160:	60fb      	str	r3, [r7, #12]
 8003162:	4b28      	ldr	r3, [pc, #160]	; (8003204 <HAL_UART_MspInit+0xe4>)
 8003164:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003166:	4a27      	ldr	r2, [pc, #156]	; (8003204 <HAL_UART_MspInit+0xe4>)
 8003168:	f043 0308 	orr.w	r3, r3, #8
 800316c:	6313      	str	r3, [r2, #48]	; 0x30
 800316e:	4b25      	ldr	r3, [pc, #148]	; (8003204 <HAL_UART_MspInit+0xe4>)
 8003170:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003172:	f003 0308 	and.w	r3, r3, #8
 8003176:	60fb      	str	r3, [r7, #12]
 8003178:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = HubM_UART3_TX_Pin|HubM_UART3_RX_Pin;
 800317a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800317e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003180:	2302      	movs	r3, #2
 8003182:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003184:	2300      	movs	r3, #0
 8003186:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003188:	2303      	movs	r3, #3
 800318a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800318c:	2307      	movs	r3, #7
 800318e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003190:	f107 0314 	add.w	r3, r7, #20
 8003194:	4619      	mov	r1, r3
 8003196:	481c      	ldr	r0, [pc, #112]	; (8003208 <HAL_UART_MspInit+0xe8>)
 8003198:	f001 ff38 	bl	800500c <HAL_GPIO_Init>

    /* USART3 DMA Init */
    /* USART3_RX Init */
    hdma_usart3_rx.Instance = DMA1_Stream1;
 800319c:	4b1b      	ldr	r3, [pc, #108]	; (800320c <HAL_UART_MspInit+0xec>)
 800319e:	4a1c      	ldr	r2, [pc, #112]	; (8003210 <HAL_UART_MspInit+0xf0>)
 80031a0:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 80031a2:	4b1a      	ldr	r3, [pc, #104]	; (800320c <HAL_UART_MspInit+0xec>)
 80031a4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80031a8:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80031aa:	4b18      	ldr	r3, [pc, #96]	; (800320c <HAL_UART_MspInit+0xec>)
 80031ac:	2200      	movs	r2, #0
 80031ae:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80031b0:	4b16      	ldr	r3, [pc, #88]	; (800320c <HAL_UART_MspInit+0xec>)
 80031b2:	2200      	movs	r2, #0
 80031b4:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 80031b6:	4b15      	ldr	r3, [pc, #84]	; (800320c <HAL_UART_MspInit+0xec>)
 80031b8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80031bc:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80031be:	4b13      	ldr	r3, [pc, #76]	; (800320c <HAL_UART_MspInit+0xec>)
 80031c0:	2200      	movs	r2, #0
 80031c2:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80031c4:	4b11      	ldr	r3, [pc, #68]	; (800320c <HAL_UART_MspInit+0xec>)
 80031c6:	2200      	movs	r2, #0
 80031c8:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 80031ca:	4b10      	ldr	r3, [pc, #64]	; (800320c <HAL_UART_MspInit+0xec>)
 80031cc:	2200      	movs	r2, #0
 80031ce:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 80031d0:	4b0e      	ldr	r3, [pc, #56]	; (800320c <HAL_UART_MspInit+0xec>)
 80031d2:	2200      	movs	r2, #0
 80031d4:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80031d6:	4b0d      	ldr	r3, [pc, #52]	; (800320c <HAL_UART_MspInit+0xec>)
 80031d8:	2200      	movs	r2, #0
 80031da:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 80031dc:	480b      	ldr	r0, [pc, #44]	; (800320c <HAL_UART_MspInit+0xec>)
 80031de:	f001 fabd 	bl	800475c <HAL_DMA_Init>
 80031e2:	4603      	mov	r3, r0
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d001      	beq.n	80031ec <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 80031e8:	f7ff fb0a 	bl	8002800 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	4a07      	ldr	r2, [pc, #28]	; (800320c <HAL_UART_MspInit+0xec>)
 80031f0:	635a      	str	r2, [r3, #52]	; 0x34
 80031f2:	4a06      	ldr	r2, [pc, #24]	; (800320c <HAL_UART_MspInit+0xec>)
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80031f8:	bf00      	nop
 80031fa:	3728      	adds	r7, #40	; 0x28
 80031fc:	46bd      	mov	sp, r7
 80031fe:	bd80      	pop	{r7, pc}
 8003200:	40004800 	.word	0x40004800
 8003204:	40023800 	.word	0x40023800
 8003208:	40020c00 	.word	0x40020c00
 800320c:	200005cc 	.word	0x200005cc
 8003210:	40026028 	.word	0x40026028

08003214 <wheelSpeedControl_Init>:

  joy_pos_buffer_cnt++;
}

void wheelSpeedControl_Init(WheelSpeed* wheel, float max_lin_speed, float max_ang_speed)
{
 8003214:	b480      	push	{r7}
 8003216:	b085      	sub	sp, #20
 8003218:	af00      	add	r7, sp, #0
 800321a:	60f8      	str	r0, [r7, #12]
 800321c:	ed87 0a02 	vstr	s0, [r7, #8]
 8003220:	edc7 0a01 	vstr	s1, [r7, #4]
  wheel->stable_cnt = 0;
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	2200      	movs	r2, #0
 8003228:	611a      	str	r2, [r3, #16]
  wheel->cur_r = 0.0f;
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	f04f 0200 	mov.w	r2, #0
 8003230:	605a      	str	r2, [r3, #4]
  wheel->cur_l = 0.0f;
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	f04f 0200 	mov.w	r2, #0
 8003238:	601a      	str	r2, [r3, #0]
  wheel->pre_l= 0.0f;
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	f04f 0200 	mov.w	r2, #0
 8003240:	609a      	str	r2, [r3, #8]
  wheel->pre_r = 0.0f;
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	f04f 0200 	mov.w	r2, #0
 8003248:	60da      	str	r2, [r3, #12]
  wheel->max_angular_speed = max_ang_speed;
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	687a      	ldr	r2, [r7, #4]
 800324e:	619a      	str	r2, [r3, #24]
  wheel->max_linear_speed = max_lin_speed;
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	68ba      	ldr	r2, [r7, #8]
 8003254:	615a      	str	r2, [r3, #20]
  wheel->start_from_stationary = false;
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	2200      	movs	r2, #0
 800325a:	771a      	strb	r2, [r3, #28]
}
 800325c:	bf00      	nop
 800325e:	3714      	adds	r7, #20
 8003260:	46bd      	mov	sp, r7
 8003262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003266:	4770      	bx	lr

08003268 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8003268:	f8df d034 	ldr.w	sp, [pc, #52]	; 80032a0 <LoopFillZerobss+0x14>
 
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800326c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800326e:	e003      	b.n	8003278 <LoopCopyDataInit>

08003270 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8003270:	4b0c      	ldr	r3, [pc, #48]	; (80032a4 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8003272:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8003274:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8003276:	3104      	adds	r1, #4

08003278 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8003278:	480b      	ldr	r0, [pc, #44]	; (80032a8 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800327a:	4b0c      	ldr	r3, [pc, #48]	; (80032ac <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800327c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800327e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8003280:	d3f6      	bcc.n	8003270 <CopyDataInit>
  ldr  r2, =_sbss
 8003282:	4a0b      	ldr	r2, [pc, #44]	; (80032b0 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8003284:	e002      	b.n	800328c <LoopFillZerobss>

08003286 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8003286:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8003288:	f842 3b04 	str.w	r3, [r2], #4

0800328c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800328c:	4b09      	ldr	r3, [pc, #36]	; (80032b4 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800328e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8003290:	d3f9      	bcc.n	8003286 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8003292:	f7ff fbb9 	bl	8002a08 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003296:	f006 fea1 	bl	8009fdc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800329a:	f7fe fdd7 	bl	8001e4c <main>
  bx  lr    
 800329e:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 80032a0:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 80032a4:	0800a328 	.word	0x0800a328
  ldr  r0, =_sdata
 80032a8:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80032ac:	20000170 	.word	0x20000170
  ldr  r2, =_sbss
 80032b0:	20000170 	.word	0x20000170
  ldr  r3, = _ebss
 80032b4:	20000670 	.word	0x20000670

080032b8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80032b8:	e7fe      	b.n	80032b8 <ADC_IRQHandler>
	...

080032bc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80032bc:	b580      	push	{r7, lr}
 80032be:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80032c0:	4b0e      	ldr	r3, [pc, #56]	; (80032fc <HAL_Init+0x40>)
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	4a0d      	ldr	r2, [pc, #52]	; (80032fc <HAL_Init+0x40>)
 80032c6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80032ca:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80032cc:	4b0b      	ldr	r3, [pc, #44]	; (80032fc <HAL_Init+0x40>)
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	4a0a      	ldr	r2, [pc, #40]	; (80032fc <HAL_Init+0x40>)
 80032d2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80032d6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80032d8:	4b08      	ldr	r3, [pc, #32]	; (80032fc <HAL_Init+0x40>)
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	4a07      	ldr	r2, [pc, #28]	; (80032fc <HAL_Init+0x40>)
 80032de:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80032e2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80032e4:	2003      	movs	r0, #3
 80032e6:	f001 f9a1 	bl	800462c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80032ea:	2000      	movs	r0, #0
 80032ec:	f000 f808 	bl	8003300 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80032f0:	f7ff fb18 	bl	8002924 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80032f4:	2300      	movs	r3, #0
}
 80032f6:	4618      	mov	r0, r3
 80032f8:	bd80      	pop	{r7, pc}
 80032fa:	bf00      	nop
 80032fc:	40023c00 	.word	0x40023c00

08003300 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003300:	b580      	push	{r7, lr}
 8003302:	b082      	sub	sp, #8
 8003304:	af00      	add	r7, sp, #0
 8003306:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003308:	4b12      	ldr	r3, [pc, #72]	; (8003354 <HAL_InitTick+0x54>)
 800330a:	681a      	ldr	r2, [r3, #0]
 800330c:	4b12      	ldr	r3, [pc, #72]	; (8003358 <HAL_InitTick+0x58>)
 800330e:	781b      	ldrb	r3, [r3, #0]
 8003310:	4619      	mov	r1, r3
 8003312:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003316:	fbb3 f3f1 	udiv	r3, r3, r1
 800331a:	fbb2 f3f3 	udiv	r3, r2, r3
 800331e:	4618      	mov	r0, r3
 8003320:	f001 f9e8 	bl	80046f4 <HAL_SYSTICK_Config>
 8003324:	4603      	mov	r3, r0
 8003326:	2b00      	cmp	r3, #0
 8003328:	d001      	beq.n	800332e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800332a:	2301      	movs	r3, #1
 800332c:	e00e      	b.n	800334c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	2b0f      	cmp	r3, #15
 8003332:	d80a      	bhi.n	800334a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003334:	2200      	movs	r2, #0
 8003336:	6879      	ldr	r1, [r7, #4]
 8003338:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800333c:	f001 f996 	bl	800466c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003340:	4a06      	ldr	r2, [pc, #24]	; (800335c <HAL_InitTick+0x5c>)
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003346:	2300      	movs	r3, #0
 8003348:	e000      	b.n	800334c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800334a:	2301      	movs	r3, #1
}
 800334c:	4618      	mov	r0, r3
 800334e:	3708      	adds	r7, #8
 8003350:	46bd      	mov	sp, r7
 8003352:	bd80      	pop	{r7, pc}
 8003354:	20000164 	.word	0x20000164
 8003358:	2000016c 	.word	0x2000016c
 800335c:	20000168 	.word	0x20000168

08003360 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003360:	b480      	push	{r7}
 8003362:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003364:	4b06      	ldr	r3, [pc, #24]	; (8003380 <HAL_IncTick+0x20>)
 8003366:	781b      	ldrb	r3, [r3, #0]
 8003368:	461a      	mov	r2, r3
 800336a:	4b06      	ldr	r3, [pc, #24]	; (8003384 <HAL_IncTick+0x24>)
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	4413      	add	r3, r2
 8003370:	4a04      	ldr	r2, [pc, #16]	; (8003384 <HAL_IncTick+0x24>)
 8003372:	6013      	str	r3, [r2, #0]
}
 8003374:	bf00      	nop
 8003376:	46bd      	mov	sp, r7
 8003378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800337c:	4770      	bx	lr
 800337e:	bf00      	nop
 8003380:	2000016c 	.word	0x2000016c
 8003384:	2000066c 	.word	0x2000066c

08003388 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003388:	b480      	push	{r7}
 800338a:	af00      	add	r7, sp, #0
  return uwTick;
 800338c:	4b03      	ldr	r3, [pc, #12]	; (800339c <HAL_GetTick+0x14>)
 800338e:	681b      	ldr	r3, [r3, #0]
}
 8003390:	4618      	mov	r0, r3
 8003392:	46bd      	mov	sp, r7
 8003394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003398:	4770      	bx	lr
 800339a:	bf00      	nop
 800339c:	2000066c 	.word	0x2000066c

080033a0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80033a0:	b580      	push	{r7, lr}
 80033a2:	b084      	sub	sp, #16
 80033a4:	af00      	add	r7, sp, #0
 80033a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80033a8:	f7ff ffee 	bl	8003388 <HAL_GetTick>
 80033ac:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80033b8:	d005      	beq.n	80033c6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80033ba:	4b0a      	ldr	r3, [pc, #40]	; (80033e4 <HAL_Delay+0x44>)
 80033bc:	781b      	ldrb	r3, [r3, #0]
 80033be:	461a      	mov	r2, r3
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	4413      	add	r3, r2
 80033c4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80033c6:	bf00      	nop
 80033c8:	f7ff ffde 	bl	8003388 <HAL_GetTick>
 80033cc:	4602      	mov	r2, r0
 80033ce:	68bb      	ldr	r3, [r7, #8]
 80033d0:	1ad3      	subs	r3, r2, r3
 80033d2:	68fa      	ldr	r2, [r7, #12]
 80033d4:	429a      	cmp	r2, r3
 80033d6:	d8f7      	bhi.n	80033c8 <HAL_Delay+0x28>
  {
  }
}
 80033d8:	bf00      	nop
 80033da:	bf00      	nop
 80033dc:	3710      	adds	r7, #16
 80033de:	46bd      	mov	sp, r7
 80033e0:	bd80      	pop	{r7, pc}
 80033e2:	bf00      	nop
 80033e4:	2000016c 	.word	0x2000016c

080033e8 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80033e8:	b580      	push	{r7, lr}
 80033ea:	b084      	sub	sp, #16
 80033ec:	af00      	add	r7, sp, #0
 80033ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d101      	bne.n	80033fa <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80033f6:	2301      	movs	r3, #1
 80033f8:	e20e      	b.n	8003818 <HAL_CAN_Init+0x430>
  }

  /* Check the parameters */
  assert_param(IS_CAN_ALL_INSTANCE(hcan->Instance));
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	4aa0      	ldr	r2, [pc, #640]	; (8003680 <HAL_CAN_Init+0x298>)
 8003400:	4293      	cmp	r3, r2
 8003402:	d009      	beq.n	8003418 <HAL_CAN_Init+0x30>
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	4a9e      	ldr	r2, [pc, #632]	; (8003684 <HAL_CAN_Init+0x29c>)
 800340a:	4293      	cmp	r3, r2
 800340c:	d004      	beq.n	8003418 <HAL_CAN_Init+0x30>
 800340e:	f240 111d 	movw	r1, #285	; 0x11d
 8003412:	489d      	ldr	r0, [pc, #628]	; (8003688 <HAL_CAN_Init+0x2a0>)
 8003414:	f7ff f9fb 	bl	800280e <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hcan->Init.TimeTriggeredMode));
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	7e1b      	ldrb	r3, [r3, #24]
 800341c:	2b00      	cmp	r3, #0
 800341e:	d008      	beq.n	8003432 <HAL_CAN_Init+0x4a>
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	7e1b      	ldrb	r3, [r3, #24]
 8003424:	2b01      	cmp	r3, #1
 8003426:	d004      	beq.n	8003432 <HAL_CAN_Init+0x4a>
 8003428:	f44f 718f 	mov.w	r1, #286	; 0x11e
 800342c:	4896      	ldr	r0, [pc, #600]	; (8003688 <HAL_CAN_Init+0x2a0>)
 800342e:	f7ff f9ee 	bl	800280e <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hcan->Init.AutoBusOff));
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	7e5b      	ldrb	r3, [r3, #25]
 8003436:	2b00      	cmp	r3, #0
 8003438:	d008      	beq.n	800344c <HAL_CAN_Init+0x64>
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	7e5b      	ldrb	r3, [r3, #25]
 800343e:	2b01      	cmp	r3, #1
 8003440:	d004      	beq.n	800344c <HAL_CAN_Init+0x64>
 8003442:	f240 111f 	movw	r1, #287	; 0x11f
 8003446:	4890      	ldr	r0, [pc, #576]	; (8003688 <HAL_CAN_Init+0x2a0>)
 8003448:	f7ff f9e1 	bl	800280e <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hcan->Init.AutoWakeUp));
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	7e9b      	ldrb	r3, [r3, #26]
 8003450:	2b00      	cmp	r3, #0
 8003452:	d008      	beq.n	8003466 <HAL_CAN_Init+0x7e>
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	7e9b      	ldrb	r3, [r3, #26]
 8003458:	2b01      	cmp	r3, #1
 800345a:	d004      	beq.n	8003466 <HAL_CAN_Init+0x7e>
 800345c:	f44f 7190 	mov.w	r1, #288	; 0x120
 8003460:	4889      	ldr	r0, [pc, #548]	; (8003688 <HAL_CAN_Init+0x2a0>)
 8003462:	f7ff f9d4 	bl	800280e <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hcan->Init.AutoRetransmission));
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	7edb      	ldrb	r3, [r3, #27]
 800346a:	2b00      	cmp	r3, #0
 800346c:	d008      	beq.n	8003480 <HAL_CAN_Init+0x98>
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	7edb      	ldrb	r3, [r3, #27]
 8003472:	2b01      	cmp	r3, #1
 8003474:	d004      	beq.n	8003480 <HAL_CAN_Init+0x98>
 8003476:	f240 1121 	movw	r1, #289	; 0x121
 800347a:	4883      	ldr	r0, [pc, #524]	; (8003688 <HAL_CAN_Init+0x2a0>)
 800347c:	f7ff f9c7 	bl	800280e <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hcan->Init.ReceiveFifoLocked));
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	7f1b      	ldrb	r3, [r3, #28]
 8003484:	2b00      	cmp	r3, #0
 8003486:	d008      	beq.n	800349a <HAL_CAN_Init+0xb2>
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	7f1b      	ldrb	r3, [r3, #28]
 800348c:	2b01      	cmp	r3, #1
 800348e:	d004      	beq.n	800349a <HAL_CAN_Init+0xb2>
 8003490:	f44f 7191 	mov.w	r1, #290	; 0x122
 8003494:	487c      	ldr	r0, [pc, #496]	; (8003688 <HAL_CAN_Init+0x2a0>)
 8003496:	f7ff f9ba 	bl	800280e <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hcan->Init.TransmitFifoPriority));
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	7f5b      	ldrb	r3, [r3, #29]
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d008      	beq.n	80034b4 <HAL_CAN_Init+0xcc>
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	7f5b      	ldrb	r3, [r3, #29]
 80034a6:	2b01      	cmp	r3, #1
 80034a8:	d004      	beq.n	80034b4 <HAL_CAN_Init+0xcc>
 80034aa:	f240 1123 	movw	r1, #291	; 0x123
 80034ae:	4876      	ldr	r0, [pc, #472]	; (8003688 <HAL_CAN_Init+0x2a0>)
 80034b0:	f7ff f9ad 	bl	800280e <assert_failed>
  assert_param(IS_CAN_MODE(hcan->Init.Mode));
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	689b      	ldr	r3, [r3, #8]
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d013      	beq.n	80034e4 <HAL_CAN_Init+0xfc>
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	689b      	ldr	r3, [r3, #8]
 80034c0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80034c4:	d00e      	beq.n	80034e4 <HAL_CAN_Init+0xfc>
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	689b      	ldr	r3, [r3, #8]
 80034ca:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80034ce:	d009      	beq.n	80034e4 <HAL_CAN_Init+0xfc>
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	689b      	ldr	r3, [r3, #8]
 80034d4:	f1b3 4f40 	cmp.w	r3, #3221225472	; 0xc0000000
 80034d8:	d004      	beq.n	80034e4 <HAL_CAN_Init+0xfc>
 80034da:	f44f 7192 	mov.w	r1, #292	; 0x124
 80034de:	486a      	ldr	r0, [pc, #424]	; (8003688 <HAL_CAN_Init+0x2a0>)
 80034e0:	f7ff f995 	bl	800280e <assert_failed>
  assert_param(IS_CAN_SJW(hcan->Init.SyncJumpWidth));
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	68db      	ldr	r3, [r3, #12]
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d013      	beq.n	8003514 <HAL_CAN_Init+0x12c>
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	68db      	ldr	r3, [r3, #12]
 80034f0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80034f4:	d00e      	beq.n	8003514 <HAL_CAN_Init+0x12c>
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	68db      	ldr	r3, [r3, #12]
 80034fa:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80034fe:	d009      	beq.n	8003514 <HAL_CAN_Init+0x12c>
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	68db      	ldr	r3, [r3, #12]
 8003504:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003508:	d004      	beq.n	8003514 <HAL_CAN_Init+0x12c>
 800350a:	f240 1125 	movw	r1, #293	; 0x125
 800350e:	485e      	ldr	r0, [pc, #376]	; (8003688 <HAL_CAN_Init+0x2a0>)
 8003510:	f7ff f97d 	bl	800280e <assert_failed>
  assert_param(IS_CAN_BS1(hcan->Init.TimeSeg1));
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	691b      	ldr	r3, [r3, #16]
 8003518:	2b00      	cmp	r3, #0
 800351a:	d04f      	beq.n	80035bc <HAL_CAN_Init+0x1d4>
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	691b      	ldr	r3, [r3, #16]
 8003520:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003524:	d04a      	beq.n	80035bc <HAL_CAN_Init+0x1d4>
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	691b      	ldr	r3, [r3, #16]
 800352a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800352e:	d045      	beq.n	80035bc <HAL_CAN_Init+0x1d4>
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	691b      	ldr	r3, [r3, #16]
 8003534:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8003538:	d040      	beq.n	80035bc <HAL_CAN_Init+0x1d4>
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	691b      	ldr	r3, [r3, #16]
 800353e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003542:	d03b      	beq.n	80035bc <HAL_CAN_Init+0x1d4>
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	691b      	ldr	r3, [r3, #16]
 8003548:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800354c:	d036      	beq.n	80035bc <HAL_CAN_Init+0x1d4>
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	691b      	ldr	r3, [r3, #16]
 8003552:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 8003556:	d031      	beq.n	80035bc <HAL_CAN_Init+0x1d4>
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	691b      	ldr	r3, [r3, #16]
 800355c:	f5b3 2fe0 	cmp.w	r3, #458752	; 0x70000
 8003560:	d02c      	beq.n	80035bc <HAL_CAN_Init+0x1d4>
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	691b      	ldr	r3, [r3, #16]
 8003566:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800356a:	d027      	beq.n	80035bc <HAL_CAN_Init+0x1d4>
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	691b      	ldr	r3, [r3, #16]
 8003570:	f5b3 2f10 	cmp.w	r3, #589824	; 0x90000
 8003574:	d022      	beq.n	80035bc <HAL_CAN_Init+0x1d4>
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	691b      	ldr	r3, [r3, #16]
 800357a:	f5b3 2f20 	cmp.w	r3, #655360	; 0xa0000
 800357e:	d01d      	beq.n	80035bc <HAL_CAN_Init+0x1d4>
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	691b      	ldr	r3, [r3, #16]
 8003584:	f5b3 2f30 	cmp.w	r3, #720896	; 0xb0000
 8003588:	d018      	beq.n	80035bc <HAL_CAN_Init+0x1d4>
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	691b      	ldr	r3, [r3, #16]
 800358e:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8003592:	d013      	beq.n	80035bc <HAL_CAN_Init+0x1d4>
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	691b      	ldr	r3, [r3, #16]
 8003598:	f5b3 2f50 	cmp.w	r3, #851968	; 0xd0000
 800359c:	d00e      	beq.n	80035bc <HAL_CAN_Init+0x1d4>
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	691b      	ldr	r3, [r3, #16]
 80035a2:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80035a6:	d009      	beq.n	80035bc <HAL_CAN_Init+0x1d4>
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	691b      	ldr	r3, [r3, #16]
 80035ac:	f5b3 2f70 	cmp.w	r3, #983040	; 0xf0000
 80035b0:	d004      	beq.n	80035bc <HAL_CAN_Init+0x1d4>
 80035b2:	f44f 7193 	mov.w	r1, #294	; 0x126
 80035b6:	4834      	ldr	r0, [pc, #208]	; (8003688 <HAL_CAN_Init+0x2a0>)
 80035b8:	f7ff f929 	bl	800280e <assert_failed>
  assert_param(IS_CAN_BS2(hcan->Init.TimeSeg2));
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	695b      	ldr	r3, [r3, #20]
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d027      	beq.n	8003614 <HAL_CAN_Init+0x22c>
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	695b      	ldr	r3, [r3, #20]
 80035c8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80035cc:	d022      	beq.n	8003614 <HAL_CAN_Init+0x22c>
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	695b      	ldr	r3, [r3, #20]
 80035d2:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80035d6:	d01d      	beq.n	8003614 <HAL_CAN_Init+0x22c>
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	695b      	ldr	r3, [r3, #20]
 80035dc:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80035e0:	d018      	beq.n	8003614 <HAL_CAN_Init+0x22c>
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	695b      	ldr	r3, [r3, #20]
 80035e6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80035ea:	d013      	beq.n	8003614 <HAL_CAN_Init+0x22c>
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	695b      	ldr	r3, [r3, #20]
 80035f0:	f5b3 0fa0 	cmp.w	r3, #5242880	; 0x500000
 80035f4:	d00e      	beq.n	8003614 <HAL_CAN_Init+0x22c>
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	695b      	ldr	r3, [r3, #20]
 80035fa:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 80035fe:	d009      	beq.n	8003614 <HAL_CAN_Init+0x22c>
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	695b      	ldr	r3, [r3, #20]
 8003604:	f5b3 0fe0 	cmp.w	r3, #7340032	; 0x700000
 8003608:	d004      	beq.n	8003614 <HAL_CAN_Init+0x22c>
 800360a:	f240 1127 	movw	r1, #295	; 0x127
 800360e:	481e      	ldr	r0, [pc, #120]	; (8003688 <HAL_CAN_Init+0x2a0>)
 8003610:	f7ff f8fd 	bl	800280e <assert_failed>
  assert_param(IS_CAN_PRESCALER(hcan->Init.Prescaler));
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	685b      	ldr	r3, [r3, #4]
 8003618:	2b00      	cmp	r3, #0
 800361a:	d004      	beq.n	8003626 <HAL_CAN_Init+0x23e>
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	685b      	ldr	r3, [r3, #4]
 8003620:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003624:	d904      	bls.n	8003630 <HAL_CAN_Init+0x248>
 8003626:	f44f 7194 	mov.w	r1, #296	; 0x128
 800362a:	4817      	ldr	r0, [pc, #92]	; (8003688 <HAL_CAN_Init+0x2a0>)
 800362c:	f7ff f8ef 	bl	800280e <assert_failed>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003636:	b2db      	uxtb	r3, r3
 8003638:	2b00      	cmp	r3, #0
 800363a:	d102      	bne.n	8003642 <HAL_CAN_Init+0x25a>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 800363c:	6878      	ldr	r0, [r7, #4]
 800363e:	f7fe f917 	bl	8001870 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	681a      	ldr	r2, [r3, #0]
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	f022 0202 	bic.w	r2, r2, #2
 8003650:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003652:	f7ff fe99 	bl	8003388 <HAL_GetTick>
 8003656:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003658:	e018      	b.n	800368c <HAL_CAN_Init+0x2a4>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800365a:	f7ff fe95 	bl	8003388 <HAL_GetTick>
 800365e:	4602      	mov	r2, r0
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	1ad3      	subs	r3, r2, r3
 8003664:	2b0a      	cmp	r3, #10
 8003666:	d911      	bls.n	800368c <HAL_CAN_Init+0x2a4>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800366c:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	2205      	movs	r2, #5
 8003678:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800367c:	2301      	movs	r3, #1
 800367e:	e0cb      	b.n	8003818 <HAL_CAN_Init+0x430>
 8003680:	40006400 	.word	0x40006400
 8003684:	40006800 	.word	0x40006800
 8003688:	0800a04c 	.word	0x0800a04c
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	685b      	ldr	r3, [r3, #4]
 8003692:	f003 0302 	and.w	r3, r3, #2
 8003696:	2b00      	cmp	r3, #0
 8003698:	d1df      	bne.n	800365a <HAL_CAN_Init+0x272>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	681a      	ldr	r2, [r3, #0]
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	f042 0201 	orr.w	r2, r2, #1
 80036a8:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80036aa:	f7ff fe6d 	bl	8003388 <HAL_GetTick>
 80036ae:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80036b0:	e012      	b.n	80036d8 <HAL_CAN_Init+0x2f0>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80036b2:	f7ff fe69 	bl	8003388 <HAL_GetTick>
 80036b6:	4602      	mov	r2, r0
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	1ad3      	subs	r3, r2, r3
 80036bc:	2b0a      	cmp	r3, #10
 80036be:	d90b      	bls.n	80036d8 <HAL_CAN_Init+0x2f0>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036c4:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	2205      	movs	r2, #5
 80036d0:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80036d4:	2301      	movs	r3, #1
 80036d6:	e09f      	b.n	8003818 <HAL_CAN_Init+0x430>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	685b      	ldr	r3, [r3, #4]
 80036de:	f003 0301 	and.w	r3, r3, #1
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d0e5      	beq.n	80036b2 <HAL_CAN_Init+0x2ca>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	7e1b      	ldrb	r3, [r3, #24]
 80036ea:	2b01      	cmp	r3, #1
 80036ec:	d108      	bne.n	8003700 <HAL_CAN_Init+0x318>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	681a      	ldr	r2, [r3, #0]
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80036fc:	601a      	str	r2, [r3, #0]
 80036fe:	e007      	b.n	8003710 <HAL_CAN_Init+0x328>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	681a      	ldr	r2, [r3, #0]
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800370e:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	7e5b      	ldrb	r3, [r3, #25]
 8003714:	2b01      	cmp	r3, #1
 8003716:	d108      	bne.n	800372a <HAL_CAN_Init+0x342>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	681a      	ldr	r2, [r3, #0]
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003726:	601a      	str	r2, [r3, #0]
 8003728:	e007      	b.n	800373a <HAL_CAN_Init+0x352>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	681a      	ldr	r2, [r3, #0]
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003738:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	7e9b      	ldrb	r3, [r3, #26]
 800373e:	2b01      	cmp	r3, #1
 8003740:	d108      	bne.n	8003754 <HAL_CAN_Init+0x36c>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	681a      	ldr	r2, [r3, #0]
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	f042 0220 	orr.w	r2, r2, #32
 8003750:	601a      	str	r2, [r3, #0]
 8003752:	e007      	b.n	8003764 <HAL_CAN_Init+0x37c>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	681a      	ldr	r2, [r3, #0]
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	f022 0220 	bic.w	r2, r2, #32
 8003762:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	7edb      	ldrb	r3, [r3, #27]
 8003768:	2b01      	cmp	r3, #1
 800376a:	d108      	bne.n	800377e <HAL_CAN_Init+0x396>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	681a      	ldr	r2, [r3, #0]
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	f022 0210 	bic.w	r2, r2, #16
 800377a:	601a      	str	r2, [r3, #0]
 800377c:	e007      	b.n	800378e <HAL_CAN_Init+0x3a6>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	681a      	ldr	r2, [r3, #0]
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	f042 0210 	orr.w	r2, r2, #16
 800378c:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	7f1b      	ldrb	r3, [r3, #28]
 8003792:	2b01      	cmp	r3, #1
 8003794:	d108      	bne.n	80037a8 <HAL_CAN_Init+0x3c0>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	681a      	ldr	r2, [r3, #0]
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	f042 0208 	orr.w	r2, r2, #8
 80037a4:	601a      	str	r2, [r3, #0]
 80037a6:	e007      	b.n	80037b8 <HAL_CAN_Init+0x3d0>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	681a      	ldr	r2, [r3, #0]
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	f022 0208 	bic.w	r2, r2, #8
 80037b6:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	7f5b      	ldrb	r3, [r3, #29]
 80037bc:	2b01      	cmp	r3, #1
 80037be:	d108      	bne.n	80037d2 <HAL_CAN_Init+0x3ea>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	681a      	ldr	r2, [r3, #0]
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	f042 0204 	orr.w	r2, r2, #4
 80037ce:	601a      	str	r2, [r3, #0]
 80037d0:	e007      	b.n	80037e2 <HAL_CAN_Init+0x3fa>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	681a      	ldr	r2, [r3, #0]
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	f022 0204 	bic.w	r2, r2, #4
 80037e0:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	689a      	ldr	r2, [r3, #8]
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	68db      	ldr	r3, [r3, #12]
 80037ea:	431a      	orrs	r2, r3
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	691b      	ldr	r3, [r3, #16]
 80037f0:	431a      	orrs	r2, r3
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	695b      	ldr	r3, [r3, #20]
 80037f6:	ea42 0103 	orr.w	r1, r2, r3
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	685b      	ldr	r3, [r3, #4]
 80037fe:	1e5a      	subs	r2, r3, #1
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	430a      	orrs	r2, r1
 8003806:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	2200      	movs	r2, #0
 800380c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	2201      	movs	r2, #1
 8003812:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8003816:	2300      	movs	r3, #0
}
 8003818:	4618      	mov	r0, r3
 800381a:	3710      	adds	r7, #16
 800381c:	46bd      	mov	sp, r7
 800381e:	bd80      	pop	{r7, pc}

08003820 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8003820:	b580      	push	{r7, lr}
 8003822:	b086      	sub	sp, #24
 8003824:	af00      	add	r7, sp, #0
 8003826:	6078      	str	r0, [r7, #4]
 8003828:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003836:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8003838:	7cfb      	ldrb	r3, [r7, #19]
 800383a:	2b01      	cmp	r3, #1
 800383c:	d003      	beq.n	8003846 <HAL_CAN_ConfigFilter+0x26>
 800383e:	7cfb      	ldrb	r3, [r7, #19]
 8003840:	2b02      	cmp	r3, #2
 8003842:	f040 812c 	bne.w	8003a9e <HAL_CAN_ConfigFilter+0x27e>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_ID_HALFWORD(sFilterConfig->FilterIdHigh));
 8003846:	683b      	ldr	r3, [r7, #0]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800384e:	d304      	bcc.n	800385a <HAL_CAN_ConfigFilter+0x3a>
 8003850:	f44f 7154 	mov.w	r1, #848	; 0x350
 8003854:	4897      	ldr	r0, [pc, #604]	; (8003ab4 <HAL_CAN_ConfigFilter+0x294>)
 8003856:	f7fe ffda 	bl	800280e <assert_failed>
    assert_param(IS_CAN_FILTER_ID_HALFWORD(sFilterConfig->FilterIdLow));
 800385a:	683b      	ldr	r3, [r7, #0]
 800385c:	685b      	ldr	r3, [r3, #4]
 800385e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003862:	d304      	bcc.n	800386e <HAL_CAN_ConfigFilter+0x4e>
 8003864:	f240 3151 	movw	r1, #849	; 0x351
 8003868:	4892      	ldr	r0, [pc, #584]	; (8003ab4 <HAL_CAN_ConfigFilter+0x294>)
 800386a:	f7fe ffd0 	bl	800280e <assert_failed>
    assert_param(IS_CAN_FILTER_ID_HALFWORD(sFilterConfig->FilterMaskIdHigh));
 800386e:	683b      	ldr	r3, [r7, #0]
 8003870:	689b      	ldr	r3, [r3, #8]
 8003872:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003876:	d304      	bcc.n	8003882 <HAL_CAN_ConfigFilter+0x62>
 8003878:	f240 3152 	movw	r1, #850	; 0x352
 800387c:	488d      	ldr	r0, [pc, #564]	; (8003ab4 <HAL_CAN_ConfigFilter+0x294>)
 800387e:	f7fe ffc6 	bl	800280e <assert_failed>
    assert_param(IS_CAN_FILTER_ID_HALFWORD(sFilterConfig->FilterMaskIdLow));
 8003882:	683b      	ldr	r3, [r7, #0]
 8003884:	68db      	ldr	r3, [r3, #12]
 8003886:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800388a:	d304      	bcc.n	8003896 <HAL_CAN_ConfigFilter+0x76>
 800388c:	f240 3153 	movw	r1, #851	; 0x353
 8003890:	4888      	ldr	r0, [pc, #544]	; (8003ab4 <HAL_CAN_ConfigFilter+0x294>)
 8003892:	f7fe ffbc 	bl	800280e <assert_failed>
    assert_param(IS_CAN_FILTER_MODE(sFilterConfig->FilterMode));
 8003896:	683b      	ldr	r3, [r7, #0]
 8003898:	699b      	ldr	r3, [r3, #24]
 800389a:	2b00      	cmp	r3, #0
 800389c:	d008      	beq.n	80038b0 <HAL_CAN_ConfigFilter+0x90>
 800389e:	683b      	ldr	r3, [r7, #0]
 80038a0:	699b      	ldr	r3, [r3, #24]
 80038a2:	2b01      	cmp	r3, #1
 80038a4:	d004      	beq.n	80038b0 <HAL_CAN_ConfigFilter+0x90>
 80038a6:	f44f 7155 	mov.w	r1, #852	; 0x354
 80038aa:	4882      	ldr	r0, [pc, #520]	; (8003ab4 <HAL_CAN_ConfigFilter+0x294>)
 80038ac:	f7fe ffaf 	bl	800280e <assert_failed>
    assert_param(IS_CAN_FILTER_SCALE(sFilterConfig->FilterScale));
 80038b0:	683b      	ldr	r3, [r7, #0]
 80038b2:	69db      	ldr	r3, [r3, #28]
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d008      	beq.n	80038ca <HAL_CAN_ConfigFilter+0xaa>
 80038b8:	683b      	ldr	r3, [r7, #0]
 80038ba:	69db      	ldr	r3, [r3, #28]
 80038bc:	2b01      	cmp	r3, #1
 80038be:	d004      	beq.n	80038ca <HAL_CAN_ConfigFilter+0xaa>
 80038c0:	f240 3155 	movw	r1, #853	; 0x355
 80038c4:	487b      	ldr	r0, [pc, #492]	; (8003ab4 <HAL_CAN_ConfigFilter+0x294>)
 80038c6:	f7fe ffa2 	bl	800280e <assert_failed>
    assert_param(IS_CAN_FILTER_FIFO(sFilterConfig->FilterFIFOAssignment));
 80038ca:	683b      	ldr	r3, [r7, #0]
 80038cc:	691b      	ldr	r3, [r3, #16]
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d008      	beq.n	80038e4 <HAL_CAN_ConfigFilter+0xc4>
 80038d2:	683b      	ldr	r3, [r7, #0]
 80038d4:	691b      	ldr	r3, [r3, #16]
 80038d6:	2b01      	cmp	r3, #1
 80038d8:	d004      	beq.n	80038e4 <HAL_CAN_ConfigFilter+0xc4>
 80038da:	f240 3156 	movw	r1, #854	; 0x356
 80038de:	4875      	ldr	r0, [pc, #468]	; (8003ab4 <HAL_CAN_ConfigFilter+0x294>)
 80038e0:	f7fe ff95 	bl	800280e <assert_failed>
    assert_param(IS_CAN_FILTER_ACTIVATION(sFilterConfig->FilterActivation));
 80038e4:	683b      	ldr	r3, [r7, #0]
 80038e6:	6a1b      	ldr	r3, [r3, #32]
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d008      	beq.n	80038fe <HAL_CAN_ConfigFilter+0xde>
 80038ec:	683b      	ldr	r3, [r7, #0]
 80038ee:	6a1b      	ldr	r3, [r3, #32]
 80038f0:	2b01      	cmp	r3, #1
 80038f2:	d004      	beq.n	80038fe <HAL_CAN_ConfigFilter+0xde>
 80038f4:	f240 3157 	movw	r1, #855	; 0x357
 80038f8:	486e      	ldr	r0, [pc, #440]	; (8003ab4 <HAL_CAN_ConfigFilter+0x294>)
 80038fa:	f7fe ff88 	bl	800280e <assert_failed>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 80038fe:	4b6e      	ldr	r3, [pc, #440]	; (8003ab8 <HAL_CAN_ConfigFilter+0x298>)
 8003900:	617b      	str	r3, [r7, #20]

    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->FilterBank));
 8003902:	683b      	ldr	r3, [r7, #0]
 8003904:	695b      	ldr	r3, [r3, #20]
 8003906:	2b1b      	cmp	r3, #27
 8003908:	d904      	bls.n	8003914 <HAL_CAN_ConfigFilter+0xf4>
 800390a:	f240 3172 	movw	r1, #882	; 0x372
 800390e:	4869      	ldr	r0, [pc, #420]	; (8003ab4 <HAL_CAN_ConfigFilter+0x294>)
 8003910:	f7fe ff7d 	bl	800280e <assert_failed>
    assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
 8003914:	683b      	ldr	r3, [r7, #0]
 8003916:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003918:	2b1b      	cmp	r3, #27
 800391a:	d904      	bls.n	8003926 <HAL_CAN_ConfigFilter+0x106>
 800391c:	f240 3173 	movw	r1, #883	; 0x373
 8003920:	4864      	ldr	r0, [pc, #400]	; (8003ab4 <HAL_CAN_ConfigFilter+0x294>)
 8003922:	f7fe ff74 	bl	800280e <assert_failed>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8003926:	697b      	ldr	r3, [r7, #20]
 8003928:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800392c:	f043 0201 	orr.w	r2, r3, #1
 8003930:	697b      	ldr	r3, [r7, #20]
 8003932:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8003936:	697b      	ldr	r3, [r7, #20]
 8003938:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800393c:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8003940:	697b      	ldr	r3, [r7, #20]
 8003942:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8003946:	697b      	ldr	r3, [r7, #20]
 8003948:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 800394c:	683b      	ldr	r3, [r7, #0]
 800394e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003950:	021b      	lsls	r3, r3, #8
 8003952:	431a      	orrs	r2, r3
 8003954:	697b      	ldr	r3, [r7, #20]
 8003956:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 800395a:	683b      	ldr	r3, [r7, #0]
 800395c:	695b      	ldr	r3, [r3, #20]
 800395e:	f003 031f 	and.w	r3, r3, #31
 8003962:	2201      	movs	r2, #1
 8003964:	fa02 f303 	lsl.w	r3, r2, r3
 8003968:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 800396a:	697b      	ldr	r3, [r7, #20]
 800396c:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	43db      	mvns	r3, r3
 8003974:	401a      	ands	r2, r3
 8003976:	697b      	ldr	r3, [r7, #20]
 8003978:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 800397c:	683b      	ldr	r3, [r7, #0]
 800397e:	69db      	ldr	r3, [r3, #28]
 8003980:	2b00      	cmp	r3, #0
 8003982:	d123      	bne.n	80039cc <HAL_CAN_ConfigFilter+0x1ac>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8003984:	697b      	ldr	r3, [r7, #20]
 8003986:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	43db      	mvns	r3, r3
 800398e:	401a      	ands	r2, r3
 8003990:	697b      	ldr	r3, [r7, #20]
 8003992:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8003996:	683b      	ldr	r3, [r7, #0]
 8003998:	68db      	ldr	r3, [r3, #12]
 800399a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800399c:	683b      	ldr	r3, [r7, #0]
 800399e:	685b      	ldr	r3, [r3, #4]
 80039a0:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80039a2:	683a      	ldr	r2, [r7, #0]
 80039a4:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80039a6:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80039a8:	697b      	ldr	r3, [r7, #20]
 80039aa:	3248      	adds	r2, #72	; 0x48
 80039ac:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80039b0:	683b      	ldr	r3, [r7, #0]
 80039b2:	689b      	ldr	r3, [r3, #8]
 80039b4:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 80039b6:	683b      	ldr	r3, [r7, #0]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80039bc:	683b      	ldr	r3, [r7, #0]
 80039be:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80039c0:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80039c2:	6979      	ldr	r1, [r7, #20]
 80039c4:	3348      	adds	r3, #72	; 0x48
 80039c6:	00db      	lsls	r3, r3, #3
 80039c8:	440b      	add	r3, r1
 80039ca:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 80039cc:	683b      	ldr	r3, [r7, #0]
 80039ce:	69db      	ldr	r3, [r3, #28]
 80039d0:	2b01      	cmp	r3, #1
 80039d2:	d122      	bne.n	8003a1a <HAL_CAN_ConfigFilter+0x1fa>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 80039d4:	697b      	ldr	r3, [r7, #20]
 80039d6:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	431a      	orrs	r2, r3
 80039de:	697b      	ldr	r3, [r7, #20]
 80039e0:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80039e4:	683b      	ldr	r3, [r7, #0]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80039ea:	683b      	ldr	r3, [r7, #0]
 80039ec:	685b      	ldr	r3, [r3, #4]
 80039ee:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80039f0:	683a      	ldr	r2, [r7, #0]
 80039f2:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80039f4:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80039f6:	697b      	ldr	r3, [r7, #20]
 80039f8:	3248      	adds	r2, #72	; 0x48
 80039fa:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80039fe:	683b      	ldr	r3, [r7, #0]
 8003a00:	689b      	ldr	r3, [r3, #8]
 8003a02:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8003a04:	683b      	ldr	r3, [r7, #0]
 8003a06:	68db      	ldr	r3, [r3, #12]
 8003a08:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003a0a:	683b      	ldr	r3, [r7, #0]
 8003a0c:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003a0e:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003a10:	6979      	ldr	r1, [r7, #20]
 8003a12:	3348      	adds	r3, #72	; 0x48
 8003a14:	00db      	lsls	r3, r3, #3
 8003a16:	440b      	add	r3, r1
 8003a18:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8003a1a:	683b      	ldr	r3, [r7, #0]
 8003a1c:	699b      	ldr	r3, [r3, #24]
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d109      	bne.n	8003a36 <HAL_CAN_ConfigFilter+0x216>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8003a22:	697b      	ldr	r3, [r7, #20]
 8003a24:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	43db      	mvns	r3, r3
 8003a2c:	401a      	ands	r2, r3
 8003a2e:	697b      	ldr	r3, [r7, #20]
 8003a30:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8003a34:	e007      	b.n	8003a46 <HAL_CAN_ConfigFilter+0x226>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8003a36:	697b      	ldr	r3, [r7, #20]
 8003a38:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	431a      	orrs	r2, r3
 8003a40:	697b      	ldr	r3, [r7, #20]
 8003a42:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8003a46:	683b      	ldr	r3, [r7, #0]
 8003a48:	691b      	ldr	r3, [r3, #16]
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d109      	bne.n	8003a62 <HAL_CAN_ConfigFilter+0x242>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8003a4e:	697b      	ldr	r3, [r7, #20]
 8003a50:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	43db      	mvns	r3, r3
 8003a58:	401a      	ands	r2, r3
 8003a5a:	697b      	ldr	r3, [r7, #20]
 8003a5c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8003a60:	e007      	b.n	8003a72 <HAL_CAN_ConfigFilter+0x252>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8003a62:	697b      	ldr	r3, [r7, #20]
 8003a64:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	431a      	orrs	r2, r3
 8003a6c:	697b      	ldr	r3, [r7, #20]
 8003a6e:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8003a72:	683b      	ldr	r3, [r7, #0]
 8003a74:	6a1b      	ldr	r3, [r3, #32]
 8003a76:	2b01      	cmp	r3, #1
 8003a78:	d107      	bne.n	8003a8a <HAL_CAN_ConfigFilter+0x26a>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8003a7a:	697b      	ldr	r3, [r7, #20]
 8003a7c:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	431a      	orrs	r2, r3
 8003a84:	697b      	ldr	r3, [r7, #20]
 8003a86:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8003a8a:	697b      	ldr	r3, [r7, #20]
 8003a8c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003a90:	f023 0201 	bic.w	r2, r3, #1
 8003a94:	697b      	ldr	r3, [r7, #20]
 8003a96:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8003a9a:	2300      	movs	r3, #0
 8003a9c:	e006      	b.n	8003aac <HAL_CAN_ConfigFilter+0x28c>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003aa2:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003aaa:	2301      	movs	r3, #1
  }
}
 8003aac:	4618      	mov	r0, r3
 8003aae:	3718      	adds	r7, #24
 8003ab0:	46bd      	mov	sp, r7
 8003ab2:	bd80      	pop	{r7, pc}
 8003ab4:	0800a04c 	.word	0x0800a04c
 8003ab8:	40006400 	.word	0x40006400

08003abc <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8003abc:	b580      	push	{r7, lr}
 8003abe:	b084      	sub	sp, #16
 8003ac0:	af00      	add	r7, sp, #0
 8003ac2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003aca:	b2db      	uxtb	r3, r3
 8003acc:	2b01      	cmp	r3, #1
 8003ace:	d12e      	bne.n	8003b2e <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	2202      	movs	r2, #2
 8003ad4:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	681a      	ldr	r2, [r3, #0]
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	f022 0201 	bic.w	r2, r2, #1
 8003ae6:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003ae8:	f7ff fc4e 	bl	8003388 <HAL_GetTick>
 8003aec:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8003aee:	e012      	b.n	8003b16 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003af0:	f7ff fc4a 	bl	8003388 <HAL_GetTick>
 8003af4:	4602      	mov	r2, r0
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	1ad3      	subs	r3, r2, r3
 8003afa:	2b0a      	cmp	r3, #10
 8003afc:	d90b      	bls.n	8003b16 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b02:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	2205      	movs	r2, #5
 8003b0e:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8003b12:	2301      	movs	r3, #1
 8003b14:	e012      	b.n	8003b3c <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	685b      	ldr	r3, [r3, #4]
 8003b1c:	f003 0301 	and.w	r3, r3, #1
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d1e5      	bne.n	8003af0 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	2200      	movs	r2, #0
 8003b28:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8003b2a:	2300      	movs	r3, #0
 8003b2c:	e006      	b.n	8003b3c <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b32:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003b3a:	2301      	movs	r3, #1
  }
}
 8003b3c:	4618      	mov	r0, r3
 8003b3e:	3710      	adds	r7, #16
 8003b40:	46bd      	mov	sp, r7
 8003b42:	bd80      	pop	{r7, pc}

08003b44 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8003b44:	b580      	push	{r7, lr}
 8003b46:	b088      	sub	sp, #32
 8003b48:	af00      	add	r7, sp, #0
 8003b4a:	60f8      	str	r0, [r7, #12]
 8003b4c:	60b9      	str	r1, [r7, #8]
 8003b4e:	607a      	str	r2, [r7, #4]
 8003b50:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003b58:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	689b      	ldr	r3, [r3, #8]
 8003b60:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_CAN_IDTYPE(pHeader->IDE));
 8003b62:	68bb      	ldr	r3, [r7, #8]
 8003b64:	689b      	ldr	r3, [r3, #8]
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d008      	beq.n	8003b7c <HAL_CAN_AddTxMessage+0x38>
 8003b6a:	68bb      	ldr	r3, [r7, #8]
 8003b6c:	689b      	ldr	r3, [r3, #8]
 8003b6e:	2b04      	cmp	r3, #4
 8003b70:	d004      	beq.n	8003b7c <HAL_CAN_AddTxMessage+0x38>
 8003b72:	f240 41e9 	movw	r1, #1257	; 0x4e9
 8003b76:	4884      	ldr	r0, [pc, #528]	; (8003d88 <HAL_CAN_AddTxMessage+0x244>)
 8003b78:	f7fe fe49 	bl	800280e <assert_failed>
  assert_param(IS_CAN_RTR(pHeader->RTR));
 8003b7c:	68bb      	ldr	r3, [r7, #8]
 8003b7e:	68db      	ldr	r3, [r3, #12]
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d008      	beq.n	8003b96 <HAL_CAN_AddTxMessage+0x52>
 8003b84:	68bb      	ldr	r3, [r7, #8]
 8003b86:	68db      	ldr	r3, [r3, #12]
 8003b88:	2b02      	cmp	r3, #2
 8003b8a:	d004      	beq.n	8003b96 <HAL_CAN_AddTxMessage+0x52>
 8003b8c:	f240 41ea 	movw	r1, #1258	; 0x4ea
 8003b90:	487d      	ldr	r0, [pc, #500]	; (8003d88 <HAL_CAN_AddTxMessage+0x244>)
 8003b92:	f7fe fe3c 	bl	800280e <assert_failed>
  assert_param(IS_CAN_DLC(pHeader->DLC));
 8003b96:	68bb      	ldr	r3, [r7, #8]
 8003b98:	691b      	ldr	r3, [r3, #16]
 8003b9a:	2b08      	cmp	r3, #8
 8003b9c:	d904      	bls.n	8003ba8 <HAL_CAN_AddTxMessage+0x64>
 8003b9e:	f240 41eb 	movw	r1, #1259	; 0x4eb
 8003ba2:	4879      	ldr	r0, [pc, #484]	; (8003d88 <HAL_CAN_AddTxMessage+0x244>)
 8003ba4:	f7fe fe33 	bl	800280e <assert_failed>
  if (pHeader->IDE == CAN_ID_STD)
 8003ba8:	68bb      	ldr	r3, [r7, #8]
 8003baa:	689b      	ldr	r3, [r3, #8]
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d10a      	bne.n	8003bc6 <HAL_CAN_AddTxMessage+0x82>
  {
    assert_param(IS_CAN_STDID(pHeader->StdId));
 8003bb0:	68bb      	ldr	r3, [r7, #8]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003bb8:	d30f      	bcc.n	8003bda <HAL_CAN_AddTxMessage+0x96>
 8003bba:	f240 41ee 	movw	r1, #1262	; 0x4ee
 8003bbe:	4872      	ldr	r0, [pc, #456]	; (8003d88 <HAL_CAN_AddTxMessage+0x244>)
 8003bc0:	f7fe fe25 	bl	800280e <assert_failed>
 8003bc4:	e009      	b.n	8003bda <HAL_CAN_AddTxMessage+0x96>
  }
  else
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
 8003bc6:	68bb      	ldr	r3, [r7, #8]
 8003bc8:	685b      	ldr	r3, [r3, #4]
 8003bca:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003bce:	d304      	bcc.n	8003bda <HAL_CAN_AddTxMessage+0x96>
 8003bd0:	f240 41f2 	movw	r1, #1266	; 0x4f2
 8003bd4:	486c      	ldr	r0, [pc, #432]	; (8003d88 <HAL_CAN_AddTxMessage+0x244>)
 8003bd6:	f7fe fe1a 	bl	800280e <assert_failed>
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));
 8003bda:	68bb      	ldr	r3, [r7, #8]
 8003bdc:	7d1b      	ldrb	r3, [r3, #20]
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d008      	beq.n	8003bf4 <HAL_CAN_AddTxMessage+0xb0>
 8003be2:	68bb      	ldr	r3, [r7, #8]
 8003be4:	7d1b      	ldrb	r3, [r3, #20]
 8003be6:	2b01      	cmp	r3, #1
 8003be8:	d004      	beq.n	8003bf4 <HAL_CAN_AddTxMessage+0xb0>
 8003bea:	f240 41f4 	movw	r1, #1268	; 0x4f4
 8003bee:	4866      	ldr	r0, [pc, #408]	; (8003d88 <HAL_CAN_AddTxMessage+0x244>)
 8003bf0:	f7fe fe0d 	bl	800280e <assert_failed>

  if ((state == HAL_CAN_STATE_READY) ||
 8003bf4:	7ffb      	ldrb	r3, [r7, #31]
 8003bf6:	2b01      	cmp	r3, #1
 8003bf8:	d003      	beq.n	8003c02 <HAL_CAN_AddTxMessage+0xbe>
 8003bfa:	7ffb      	ldrb	r3, [r7, #31]
 8003bfc:	2b02      	cmp	r3, #2
 8003bfe:	f040 80b8 	bne.w	8003d72 <HAL_CAN_AddTxMessage+0x22e>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8003c02:	69bb      	ldr	r3, [r7, #24]
 8003c04:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d10a      	bne.n	8003c22 <HAL_CAN_AddTxMessage+0xde>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8003c0c:	69bb      	ldr	r3, [r7, #24]
 8003c0e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d105      	bne.n	8003c22 <HAL_CAN_AddTxMessage+0xde>
        ((tsr & CAN_TSR_TME2) != 0U))
 8003c16:	69bb      	ldr	r3, [r7, #24]
 8003c18:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	f000 80a0 	beq.w	8003d62 <HAL_CAN_AddTxMessage+0x21e>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8003c22:	69bb      	ldr	r3, [r7, #24]
 8003c24:	0e1b      	lsrs	r3, r3, #24
 8003c26:	f003 0303 	and.w	r3, r3, #3
 8003c2a:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8003c2c:	697b      	ldr	r3, [r7, #20]
 8003c2e:	2b02      	cmp	r3, #2
 8003c30:	d907      	bls.n	8003c42 <HAL_CAN_AddTxMessage+0xfe>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c36:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8003c3e:	2301      	movs	r3, #1
 8003c40:	e09e      	b.n	8003d80 <HAL_CAN_AddTxMessage+0x23c>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8003c42:	2201      	movs	r2, #1
 8003c44:	697b      	ldr	r3, [r7, #20]
 8003c46:	409a      	lsls	r2, r3
 8003c48:	683b      	ldr	r3, [r7, #0]
 8003c4a:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8003c4c:	68bb      	ldr	r3, [r7, #8]
 8003c4e:	689b      	ldr	r3, [r3, #8]
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d10d      	bne.n	8003c70 <HAL_CAN_AddTxMessage+0x12c>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8003c54:	68bb      	ldr	r3, [r7, #8]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8003c5a:	68bb      	ldr	r3, [r7, #8]
 8003c5c:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8003c5e:	68f9      	ldr	r1, [r7, #12]
 8003c60:	6809      	ldr	r1, [r1, #0]
 8003c62:	431a      	orrs	r2, r3
 8003c64:	697b      	ldr	r3, [r7, #20]
 8003c66:	3318      	adds	r3, #24
 8003c68:	011b      	lsls	r3, r3, #4
 8003c6a:	440b      	add	r3, r1
 8003c6c:	601a      	str	r2, [r3, #0]
 8003c6e:	e00f      	b.n	8003c90 <HAL_CAN_AddTxMessage+0x14c>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003c70:	68bb      	ldr	r3, [r7, #8]
 8003c72:	685b      	ldr	r3, [r3, #4]
 8003c74:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8003c76:	68bb      	ldr	r3, [r7, #8]
 8003c78:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003c7a:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8003c7c:	68bb      	ldr	r3, [r7, #8]
 8003c7e:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003c80:	68f9      	ldr	r1, [r7, #12]
 8003c82:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8003c84:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003c86:	697b      	ldr	r3, [r7, #20]
 8003c88:	3318      	adds	r3, #24
 8003c8a:	011b      	lsls	r3, r3, #4
 8003c8c:	440b      	add	r3, r1
 8003c8e:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	6819      	ldr	r1, [r3, #0]
 8003c94:	68bb      	ldr	r3, [r7, #8]
 8003c96:	691a      	ldr	r2, [r3, #16]
 8003c98:	697b      	ldr	r3, [r7, #20]
 8003c9a:	3318      	adds	r3, #24
 8003c9c:	011b      	lsls	r3, r3, #4
 8003c9e:	440b      	add	r3, r1
 8003ca0:	3304      	adds	r3, #4
 8003ca2:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8003ca4:	68bb      	ldr	r3, [r7, #8]
 8003ca6:	7d1b      	ldrb	r3, [r3, #20]
 8003ca8:	2b01      	cmp	r3, #1
 8003caa:	d111      	bne.n	8003cd0 <HAL_CAN_AddTxMessage+0x18c>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	681a      	ldr	r2, [r3, #0]
 8003cb0:	697b      	ldr	r3, [r7, #20]
 8003cb2:	3318      	adds	r3, #24
 8003cb4:	011b      	lsls	r3, r3, #4
 8003cb6:	4413      	add	r3, r2
 8003cb8:	3304      	adds	r3, #4
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	68fa      	ldr	r2, [r7, #12]
 8003cbe:	6811      	ldr	r1, [r2, #0]
 8003cc0:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003cc4:	697b      	ldr	r3, [r7, #20]
 8003cc6:	3318      	adds	r3, #24
 8003cc8:	011b      	lsls	r3, r3, #4
 8003cca:	440b      	add	r3, r1
 8003ccc:	3304      	adds	r3, #4
 8003cce:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	3307      	adds	r3, #7
 8003cd4:	781b      	ldrb	r3, [r3, #0]
 8003cd6:	061a      	lsls	r2, r3, #24
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	3306      	adds	r3, #6
 8003cdc:	781b      	ldrb	r3, [r3, #0]
 8003cde:	041b      	lsls	r3, r3, #16
 8003ce0:	431a      	orrs	r2, r3
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	3305      	adds	r3, #5
 8003ce6:	781b      	ldrb	r3, [r3, #0]
 8003ce8:	021b      	lsls	r3, r3, #8
 8003cea:	4313      	orrs	r3, r2
 8003cec:	687a      	ldr	r2, [r7, #4]
 8003cee:	3204      	adds	r2, #4
 8003cf0:	7812      	ldrb	r2, [r2, #0]
 8003cf2:	4610      	mov	r0, r2
 8003cf4:	68fa      	ldr	r2, [r7, #12]
 8003cf6:	6811      	ldr	r1, [r2, #0]
 8003cf8:	ea43 0200 	orr.w	r2, r3, r0
 8003cfc:	697b      	ldr	r3, [r7, #20]
 8003cfe:	011b      	lsls	r3, r3, #4
 8003d00:	440b      	add	r3, r1
 8003d02:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8003d06:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	3303      	adds	r3, #3
 8003d0c:	781b      	ldrb	r3, [r3, #0]
 8003d0e:	061a      	lsls	r2, r3, #24
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	3302      	adds	r3, #2
 8003d14:	781b      	ldrb	r3, [r3, #0]
 8003d16:	041b      	lsls	r3, r3, #16
 8003d18:	431a      	orrs	r2, r3
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	3301      	adds	r3, #1
 8003d1e:	781b      	ldrb	r3, [r3, #0]
 8003d20:	021b      	lsls	r3, r3, #8
 8003d22:	4313      	orrs	r3, r2
 8003d24:	687a      	ldr	r2, [r7, #4]
 8003d26:	7812      	ldrb	r2, [r2, #0]
 8003d28:	4610      	mov	r0, r2
 8003d2a:	68fa      	ldr	r2, [r7, #12]
 8003d2c:	6811      	ldr	r1, [r2, #0]
 8003d2e:	ea43 0200 	orr.w	r2, r3, r0
 8003d32:	697b      	ldr	r3, [r7, #20]
 8003d34:	011b      	lsls	r3, r3, #4
 8003d36:	440b      	add	r3, r1
 8003d38:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8003d3c:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	681a      	ldr	r2, [r3, #0]
 8003d42:	697b      	ldr	r3, [r7, #20]
 8003d44:	3318      	adds	r3, #24
 8003d46:	011b      	lsls	r3, r3, #4
 8003d48:	4413      	add	r3, r2
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	68fa      	ldr	r2, [r7, #12]
 8003d4e:	6811      	ldr	r1, [r2, #0]
 8003d50:	f043 0201 	orr.w	r2, r3, #1
 8003d54:	697b      	ldr	r3, [r7, #20]
 8003d56:	3318      	adds	r3, #24
 8003d58:	011b      	lsls	r3, r3, #4
 8003d5a:	440b      	add	r3, r1
 8003d5c:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8003d5e:	2300      	movs	r3, #0
 8003d60:	e00e      	b.n	8003d80 <HAL_CAN_AddTxMessage+0x23c>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d66:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8003d6e:	2301      	movs	r3, #1
 8003d70:	e006      	b.n	8003d80 <HAL_CAN_AddTxMessage+0x23c>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d76:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003d7e:	2301      	movs	r3, #1
  }
}
 8003d80:	4618      	mov	r0, r3
 8003d82:	3720      	adds	r7, #32
 8003d84:	46bd      	mov	sp, r7
 8003d86:	bd80      	pop	{r7, pc}
 8003d88:	0800a04c 	.word	0x0800a04c

08003d8c <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8003d8c:	b580      	push	{r7, lr}
 8003d8e:	b086      	sub	sp, #24
 8003d90:	af00      	add	r7, sp, #0
 8003d92:	60f8      	str	r0, [r7, #12]
 8003d94:	60b9      	str	r1, [r7, #8]
 8003d96:	607a      	str	r2, [r7, #4]
 8003d98:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003da0:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));
 8003da2:	68bb      	ldr	r3, [r7, #8]
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d007      	beq.n	8003db8 <HAL_CAN_GetRxMessage+0x2c>
 8003da8:	68bb      	ldr	r3, [r7, #8]
 8003daa:	2b01      	cmp	r3, #1
 8003dac:	d004      	beq.n	8003db8 <HAL_CAN_GetRxMessage+0x2c>
 8003dae:	f44f 61be 	mov.w	r1, #1520	; 0x5f0
 8003db2:	4884      	ldr	r0, [pc, #528]	; (8003fc4 <HAL_CAN_GetRxMessage+0x238>)
 8003db4:	f7fe fd2b 	bl	800280e <assert_failed>

  if ((state == HAL_CAN_STATE_READY) ||
 8003db8:	7dfb      	ldrb	r3, [r7, #23]
 8003dba:	2b01      	cmp	r3, #1
 8003dbc:	d003      	beq.n	8003dc6 <HAL_CAN_GetRxMessage+0x3a>
 8003dbe:	7dfb      	ldrb	r3, [r7, #23]
 8003dc0:	2b02      	cmp	r3, #2
 8003dc2:	f040 80f3 	bne.w	8003fac <HAL_CAN_GetRxMessage+0x220>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8003dc6:	68bb      	ldr	r3, [r7, #8]
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d10e      	bne.n	8003dea <HAL_CAN_GetRxMessage+0x5e>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	68db      	ldr	r3, [r3, #12]
 8003dd2:	f003 0303 	and.w	r3, r3, #3
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d116      	bne.n	8003e08 <HAL_CAN_GetRxMessage+0x7c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dde:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8003de6:	2301      	movs	r3, #1
 8003de8:	e0e7      	b.n	8003fba <HAL_CAN_GetRxMessage+0x22e>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	691b      	ldr	r3, [r3, #16]
 8003df0:	f003 0303 	and.w	r3, r3, #3
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d107      	bne.n	8003e08 <HAL_CAN_GetRxMessage+0x7c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dfc:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8003e04:	2301      	movs	r3, #1
 8003e06:	e0d8      	b.n	8003fba <HAL_CAN_GetRxMessage+0x22e>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	681a      	ldr	r2, [r3, #0]
 8003e0c:	68bb      	ldr	r3, [r7, #8]
 8003e0e:	331b      	adds	r3, #27
 8003e10:	011b      	lsls	r3, r3, #4
 8003e12:	4413      	add	r3, r2
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	f003 0204 	and.w	r2, r3, #4
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	689b      	ldr	r3, [r3, #8]
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d10c      	bne.n	8003e40 <HAL_CAN_GetRxMessage+0xb4>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	681a      	ldr	r2, [r3, #0]
 8003e2a:	68bb      	ldr	r3, [r7, #8]
 8003e2c:	331b      	adds	r3, #27
 8003e2e:	011b      	lsls	r3, r3, #4
 8003e30:	4413      	add	r3, r2
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	0d5b      	lsrs	r3, r3, #21
 8003e36:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	601a      	str	r2, [r3, #0]
 8003e3e:	e00b      	b.n	8003e58 <HAL_CAN_GetRxMessage+0xcc>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	681a      	ldr	r2, [r3, #0]
 8003e44:	68bb      	ldr	r3, [r7, #8]
 8003e46:	331b      	adds	r3, #27
 8003e48:	011b      	lsls	r3, r3, #4
 8003e4a:	4413      	add	r3, r2
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	08db      	lsrs	r3, r3, #3
 8003e50:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	681a      	ldr	r2, [r3, #0]
 8003e5c:	68bb      	ldr	r3, [r7, #8]
 8003e5e:	331b      	adds	r3, #27
 8003e60:	011b      	lsls	r3, r3, #4
 8003e62:	4413      	add	r3, r2
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	f003 0202 	and.w	r2, r3, #2
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	681a      	ldr	r2, [r3, #0]
 8003e72:	68bb      	ldr	r3, [r7, #8]
 8003e74:	331b      	adds	r3, #27
 8003e76:	011b      	lsls	r3, r3, #4
 8003e78:	4413      	add	r3, r2
 8003e7a:	3304      	adds	r3, #4
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	f003 020f 	and.w	r2, r3, #15
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	681a      	ldr	r2, [r3, #0]
 8003e8a:	68bb      	ldr	r3, [r7, #8]
 8003e8c:	331b      	adds	r3, #27
 8003e8e:	011b      	lsls	r3, r3, #4
 8003e90:	4413      	add	r3, r2
 8003e92:	3304      	adds	r3, #4
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	0a1b      	lsrs	r3, r3, #8
 8003e98:	b2da      	uxtb	r2, r3
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	681a      	ldr	r2, [r3, #0]
 8003ea2:	68bb      	ldr	r3, [r7, #8]
 8003ea4:	331b      	adds	r3, #27
 8003ea6:	011b      	lsls	r3, r3, #4
 8003ea8:	4413      	add	r3, r2
 8003eaa:	3304      	adds	r3, #4
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	0c1b      	lsrs	r3, r3, #16
 8003eb0:	b29a      	uxth	r2, r3
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	681a      	ldr	r2, [r3, #0]
 8003eba:	68bb      	ldr	r3, [r7, #8]
 8003ebc:	011b      	lsls	r3, r3, #4
 8003ebe:	4413      	add	r3, r2
 8003ec0:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	b2da      	uxtb	r2, r3
 8003ec8:	683b      	ldr	r3, [r7, #0]
 8003eca:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	681a      	ldr	r2, [r3, #0]
 8003ed0:	68bb      	ldr	r3, [r7, #8]
 8003ed2:	011b      	lsls	r3, r3, #4
 8003ed4:	4413      	add	r3, r2
 8003ed6:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	0a1a      	lsrs	r2, r3, #8
 8003ede:	683b      	ldr	r3, [r7, #0]
 8003ee0:	3301      	adds	r3, #1
 8003ee2:	b2d2      	uxtb	r2, r2
 8003ee4:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	681a      	ldr	r2, [r3, #0]
 8003eea:	68bb      	ldr	r3, [r7, #8]
 8003eec:	011b      	lsls	r3, r3, #4
 8003eee:	4413      	add	r3, r2
 8003ef0:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	0c1a      	lsrs	r2, r3, #16
 8003ef8:	683b      	ldr	r3, [r7, #0]
 8003efa:	3302      	adds	r3, #2
 8003efc:	b2d2      	uxtb	r2, r2
 8003efe:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	681a      	ldr	r2, [r3, #0]
 8003f04:	68bb      	ldr	r3, [r7, #8]
 8003f06:	011b      	lsls	r3, r3, #4
 8003f08:	4413      	add	r3, r2
 8003f0a:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	0e1a      	lsrs	r2, r3, #24
 8003f12:	683b      	ldr	r3, [r7, #0]
 8003f14:	3303      	adds	r3, #3
 8003f16:	b2d2      	uxtb	r2, r2
 8003f18:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	681a      	ldr	r2, [r3, #0]
 8003f1e:	68bb      	ldr	r3, [r7, #8]
 8003f20:	011b      	lsls	r3, r3, #4
 8003f22:	4413      	add	r3, r2
 8003f24:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8003f28:	681a      	ldr	r2, [r3, #0]
 8003f2a:	683b      	ldr	r3, [r7, #0]
 8003f2c:	3304      	adds	r3, #4
 8003f2e:	b2d2      	uxtb	r2, r2
 8003f30:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	681a      	ldr	r2, [r3, #0]
 8003f36:	68bb      	ldr	r3, [r7, #8]
 8003f38:	011b      	lsls	r3, r3, #4
 8003f3a:	4413      	add	r3, r2
 8003f3c:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	0a1a      	lsrs	r2, r3, #8
 8003f44:	683b      	ldr	r3, [r7, #0]
 8003f46:	3305      	adds	r3, #5
 8003f48:	b2d2      	uxtb	r2, r2
 8003f4a:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	681a      	ldr	r2, [r3, #0]
 8003f50:	68bb      	ldr	r3, [r7, #8]
 8003f52:	011b      	lsls	r3, r3, #4
 8003f54:	4413      	add	r3, r2
 8003f56:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	0c1a      	lsrs	r2, r3, #16
 8003f5e:	683b      	ldr	r3, [r7, #0]
 8003f60:	3306      	adds	r3, #6
 8003f62:	b2d2      	uxtb	r2, r2
 8003f64:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	681a      	ldr	r2, [r3, #0]
 8003f6a:	68bb      	ldr	r3, [r7, #8]
 8003f6c:	011b      	lsls	r3, r3, #4
 8003f6e:	4413      	add	r3, r2
 8003f70:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	0e1a      	lsrs	r2, r3, #24
 8003f78:	683b      	ldr	r3, [r7, #0]
 8003f7a:	3307      	adds	r3, #7
 8003f7c:	b2d2      	uxtb	r2, r2
 8003f7e:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8003f80:	68bb      	ldr	r3, [r7, #8]
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d108      	bne.n	8003f98 <HAL_CAN_GetRxMessage+0x20c>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	68da      	ldr	r2, [r3, #12]
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	f042 0220 	orr.w	r2, r2, #32
 8003f94:	60da      	str	r2, [r3, #12]
 8003f96:	e007      	b.n	8003fa8 <HAL_CAN_GetRxMessage+0x21c>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	691a      	ldr	r2, [r3, #16]
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	f042 0220 	orr.w	r2, r2, #32
 8003fa6:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8003fa8:	2300      	movs	r3, #0
 8003faa:	e006      	b.n	8003fba <HAL_CAN_GetRxMessage+0x22e>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fb0:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003fb8:	2301      	movs	r3, #1
  }
}
 8003fba:	4618      	mov	r0, r3
 8003fbc:	3718      	adds	r7, #24
 8003fbe:	46bd      	mov	sp, r7
 8003fc0:	bd80      	pop	{r7, pc}
 8003fc2:	bf00      	nop
 8003fc4:	0800a04c 	.word	0x0800a04c

08003fc8 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8003fc8:	b580      	push	{r7, lr}
 8003fca:	b084      	sub	sp, #16
 8003fcc:	af00      	add	r7, sp, #0
 8003fce:	6078      	str	r0, [r7, #4]
 8003fd0:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003fd8:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));
 8003fda:	683b      	ldr	r3, [r7, #0]
 8003fdc:	4a11      	ldr	r2, [pc, #68]	; (8004024 <HAL_CAN_ActivateNotification+0x5c>)
 8003fde:	4293      	cmp	r3, r2
 8003fe0:	d904      	bls.n	8003fec <HAL_CAN_ActivateNotification+0x24>
 8003fe2:	f44f 61d0 	mov.w	r1, #1664	; 0x680
 8003fe6:	4810      	ldr	r0, [pc, #64]	; (8004028 <HAL_CAN_ActivateNotification+0x60>)
 8003fe8:	f7fe fc11 	bl	800280e <assert_failed>

  if ((state == HAL_CAN_STATE_READY) ||
 8003fec:	7bfb      	ldrb	r3, [r7, #15]
 8003fee:	2b01      	cmp	r3, #1
 8003ff0:	d002      	beq.n	8003ff8 <HAL_CAN_ActivateNotification+0x30>
 8003ff2:	7bfb      	ldrb	r3, [r7, #15]
 8003ff4:	2b02      	cmp	r3, #2
 8003ff6:	d109      	bne.n	800400c <HAL_CAN_ActivateNotification+0x44>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	6959      	ldr	r1, [r3, #20]
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	683a      	ldr	r2, [r7, #0]
 8004004:	430a      	orrs	r2, r1
 8004006:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8004008:	2300      	movs	r3, #0
 800400a:	e006      	b.n	800401a <HAL_CAN_ActivateNotification+0x52>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004010:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8004018:	2301      	movs	r3, #1
  }
}
 800401a:	4618      	mov	r0, r3
 800401c:	3710      	adds	r7, #16
 800401e:	46bd      	mov	sp, r7
 8004020:	bd80      	pop	{r7, pc}
 8004022:	bf00      	nop
 8004024:	00038f7f 	.word	0x00038f7f
 8004028:	0800a04c 	.word	0x0800a04c

0800402c <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 800402c:	b580      	push	{r7, lr}
 800402e:	b08a      	sub	sp, #40	; 0x28
 8004030:	af00      	add	r7, sp, #0
 8004032:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8004034:	2300      	movs	r3, #0
 8004036:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	695b      	ldr	r3, [r3, #20]
 800403e:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	685b      	ldr	r3, [r3, #4]
 8004046:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	689b      	ldr	r3, [r3, #8]
 800404e:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	68db      	ldr	r3, [r3, #12]
 8004056:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	691b      	ldr	r3, [r3, #16]
 800405e:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	699b      	ldr	r3, [r3, #24]
 8004066:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8004068:	6a3b      	ldr	r3, [r7, #32]
 800406a:	f003 0301 	and.w	r3, r3, #1
 800406e:	2b00      	cmp	r3, #0
 8004070:	d07c      	beq.n	800416c <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8004072:	69bb      	ldr	r3, [r7, #24]
 8004074:	f003 0301 	and.w	r3, r3, #1
 8004078:	2b00      	cmp	r3, #0
 800407a:	d023      	beq.n	80040c4 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	2201      	movs	r2, #1
 8004082:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8004084:	69bb      	ldr	r3, [r7, #24]
 8004086:	f003 0302 	and.w	r3, r3, #2
 800408a:	2b00      	cmp	r3, #0
 800408c:	d003      	beq.n	8004096 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 800408e:	6878      	ldr	r0, [r7, #4]
 8004090:	f000 f983 	bl	800439a <HAL_CAN_TxMailbox0CompleteCallback>
 8004094:	e016      	b.n	80040c4 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8004096:	69bb      	ldr	r3, [r7, #24]
 8004098:	f003 0304 	and.w	r3, r3, #4
 800409c:	2b00      	cmp	r3, #0
 800409e:	d004      	beq.n	80040aa <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 80040a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040a2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80040a6:	627b      	str	r3, [r7, #36]	; 0x24
 80040a8:	e00c      	b.n	80040c4 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 80040aa:	69bb      	ldr	r3, [r7, #24]
 80040ac:	f003 0308 	and.w	r3, r3, #8
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d004      	beq.n	80040be <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 80040b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040b6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80040ba:	627b      	str	r3, [r7, #36]	; 0x24
 80040bc:	e002      	b.n	80040c4 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 80040be:	6878      	ldr	r0, [r7, #4]
 80040c0:	f000 f989 	bl	80043d6 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 80040c4:	69bb      	ldr	r3, [r7, #24]
 80040c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d024      	beq.n	8004118 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80040d6:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 80040d8:	69bb      	ldr	r3, [r7, #24]
 80040da:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d003      	beq.n	80040ea <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 80040e2:	6878      	ldr	r0, [r7, #4]
 80040e4:	f000 f963 	bl	80043ae <HAL_CAN_TxMailbox1CompleteCallback>
 80040e8:	e016      	b.n	8004118 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 80040ea:	69bb      	ldr	r3, [r7, #24]
 80040ec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d004      	beq.n	80040fe <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 80040f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040f6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80040fa:	627b      	str	r3, [r7, #36]	; 0x24
 80040fc:	e00c      	b.n	8004118 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 80040fe:	69bb      	ldr	r3, [r7, #24]
 8004100:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004104:	2b00      	cmp	r3, #0
 8004106:	d004      	beq.n	8004112 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8004108:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800410a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800410e:	627b      	str	r3, [r7, #36]	; 0x24
 8004110:	e002      	b.n	8004118 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8004112:	6878      	ldr	r0, [r7, #4]
 8004114:	f000 f969 	bl	80043ea <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8004118:	69bb      	ldr	r3, [r7, #24]
 800411a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800411e:	2b00      	cmp	r3, #0
 8004120:	d024      	beq.n	800416c <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800412a:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 800412c:	69bb      	ldr	r3, [r7, #24]
 800412e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004132:	2b00      	cmp	r3, #0
 8004134:	d003      	beq.n	800413e <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8004136:	6878      	ldr	r0, [r7, #4]
 8004138:	f000 f943 	bl	80043c2 <HAL_CAN_TxMailbox2CompleteCallback>
 800413c:	e016      	b.n	800416c <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 800413e:	69bb      	ldr	r3, [r7, #24]
 8004140:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004144:	2b00      	cmp	r3, #0
 8004146:	d004      	beq.n	8004152 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8004148:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800414a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800414e:	627b      	str	r3, [r7, #36]	; 0x24
 8004150:	e00c      	b.n	800416c <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8004152:	69bb      	ldr	r3, [r7, #24]
 8004154:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004158:	2b00      	cmp	r3, #0
 800415a:	d004      	beq.n	8004166 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 800415c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800415e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004162:	627b      	str	r3, [r7, #36]	; 0x24
 8004164:	e002      	b.n	800416c <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8004166:	6878      	ldr	r0, [r7, #4]
 8004168:	f000 f949 	bl	80043fe <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 800416c:	6a3b      	ldr	r3, [r7, #32]
 800416e:	f003 0308 	and.w	r3, r3, #8
 8004172:	2b00      	cmp	r3, #0
 8004174:	d00c      	beq.n	8004190 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8004176:	697b      	ldr	r3, [r7, #20]
 8004178:	f003 0310 	and.w	r3, r3, #16
 800417c:	2b00      	cmp	r3, #0
 800417e:	d007      	beq.n	8004190 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8004180:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004182:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004186:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	2210      	movs	r2, #16
 800418e:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8004190:	6a3b      	ldr	r3, [r7, #32]
 8004192:	f003 0304 	and.w	r3, r3, #4
 8004196:	2b00      	cmp	r3, #0
 8004198:	d00b      	beq.n	80041b2 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 800419a:	697b      	ldr	r3, [r7, #20]
 800419c:	f003 0308 	and.w	r3, r3, #8
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d006      	beq.n	80041b2 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	2208      	movs	r2, #8
 80041aa:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 80041ac:	6878      	ldr	r0, [r7, #4]
 80041ae:	f000 f930 	bl	8004412 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 80041b2:	6a3b      	ldr	r3, [r7, #32]
 80041b4:	f003 0302 	and.w	r3, r3, #2
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d009      	beq.n	80041d0 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	68db      	ldr	r3, [r3, #12]
 80041c2:	f003 0303 	and.w	r3, r3, #3
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d002      	beq.n	80041d0 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 80041ca:	6878      	ldr	r0, [r7, #4]
 80041cc:	f7fe f920 	bl	8002410 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 80041d0:	6a3b      	ldr	r3, [r7, #32]
 80041d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d00c      	beq.n	80041f4 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 80041da:	693b      	ldr	r3, [r7, #16]
 80041dc:	f003 0310 	and.w	r3, r3, #16
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d007      	beq.n	80041f4 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 80041e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041e6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80041ea:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	2210      	movs	r2, #16
 80041f2:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 80041f4:	6a3b      	ldr	r3, [r7, #32]
 80041f6:	f003 0320 	and.w	r3, r3, #32
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d00b      	beq.n	8004216 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 80041fe:	693b      	ldr	r3, [r7, #16]
 8004200:	f003 0308 	and.w	r3, r3, #8
 8004204:	2b00      	cmp	r3, #0
 8004206:	d006      	beq.n	8004216 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	2208      	movs	r2, #8
 800420e:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8004210:	6878      	ldr	r0, [r7, #4]
 8004212:	f000 f912 	bl	800443a <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8004216:	6a3b      	ldr	r3, [r7, #32]
 8004218:	f003 0310 	and.w	r3, r3, #16
 800421c:	2b00      	cmp	r3, #0
 800421e:	d009      	beq.n	8004234 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	691b      	ldr	r3, [r3, #16]
 8004226:	f003 0303 	and.w	r3, r3, #3
 800422a:	2b00      	cmp	r3, #0
 800422c:	d002      	beq.n	8004234 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 800422e:	6878      	ldr	r0, [r7, #4]
 8004230:	f000 f8f9 	bl	8004426 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8004234:	6a3b      	ldr	r3, [r7, #32]
 8004236:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800423a:	2b00      	cmp	r3, #0
 800423c:	d00b      	beq.n	8004256 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 800423e:	69fb      	ldr	r3, [r7, #28]
 8004240:	f003 0310 	and.w	r3, r3, #16
 8004244:	2b00      	cmp	r3, #0
 8004246:	d006      	beq.n	8004256 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	2210      	movs	r2, #16
 800424e:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8004250:	6878      	ldr	r0, [r7, #4]
 8004252:	f000 f8fc 	bl	800444e <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8004256:	6a3b      	ldr	r3, [r7, #32]
 8004258:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800425c:	2b00      	cmp	r3, #0
 800425e:	d00b      	beq.n	8004278 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8004260:	69fb      	ldr	r3, [r7, #28]
 8004262:	f003 0308 	and.w	r3, r3, #8
 8004266:	2b00      	cmp	r3, #0
 8004268:	d006      	beq.n	8004278 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	2208      	movs	r2, #8
 8004270:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8004272:	6878      	ldr	r0, [r7, #4]
 8004274:	f000 f8f5 	bl	8004462 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8004278:	6a3b      	ldr	r3, [r7, #32]
 800427a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800427e:	2b00      	cmp	r3, #0
 8004280:	d07b      	beq.n	800437a <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8004282:	69fb      	ldr	r3, [r7, #28]
 8004284:	f003 0304 	and.w	r3, r3, #4
 8004288:	2b00      	cmp	r3, #0
 800428a:	d072      	beq.n	8004372 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800428c:	6a3b      	ldr	r3, [r7, #32]
 800428e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004292:	2b00      	cmp	r3, #0
 8004294:	d008      	beq.n	80042a8 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800429c:	2b00      	cmp	r3, #0
 800429e:	d003      	beq.n	80042a8 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 80042a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042a2:	f043 0301 	orr.w	r3, r3, #1
 80042a6:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80042a8:	6a3b      	ldr	r3, [r7, #32]
 80042aa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d008      	beq.n	80042c4 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d003      	beq.n	80042c4 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 80042bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042be:	f043 0302 	orr.w	r3, r3, #2
 80042c2:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80042c4:	6a3b      	ldr	r3, [r7, #32]
 80042c6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d008      	beq.n	80042e0 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d003      	beq.n	80042e0 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 80042d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042da:	f043 0304 	orr.w	r3, r3, #4
 80042de:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80042e0:	6a3b      	ldr	r3, [r7, #32]
 80042e2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d043      	beq.n	8004372 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d03e      	beq.n	8004372 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80042fa:	2b60      	cmp	r3, #96	; 0x60
 80042fc:	d02b      	beq.n	8004356 <HAL_CAN_IRQHandler+0x32a>
 80042fe:	2b60      	cmp	r3, #96	; 0x60
 8004300:	d82e      	bhi.n	8004360 <HAL_CAN_IRQHandler+0x334>
 8004302:	2b50      	cmp	r3, #80	; 0x50
 8004304:	d022      	beq.n	800434c <HAL_CAN_IRQHandler+0x320>
 8004306:	2b50      	cmp	r3, #80	; 0x50
 8004308:	d82a      	bhi.n	8004360 <HAL_CAN_IRQHandler+0x334>
 800430a:	2b40      	cmp	r3, #64	; 0x40
 800430c:	d019      	beq.n	8004342 <HAL_CAN_IRQHandler+0x316>
 800430e:	2b40      	cmp	r3, #64	; 0x40
 8004310:	d826      	bhi.n	8004360 <HAL_CAN_IRQHandler+0x334>
 8004312:	2b30      	cmp	r3, #48	; 0x30
 8004314:	d010      	beq.n	8004338 <HAL_CAN_IRQHandler+0x30c>
 8004316:	2b30      	cmp	r3, #48	; 0x30
 8004318:	d822      	bhi.n	8004360 <HAL_CAN_IRQHandler+0x334>
 800431a:	2b10      	cmp	r3, #16
 800431c:	d002      	beq.n	8004324 <HAL_CAN_IRQHandler+0x2f8>
 800431e:	2b20      	cmp	r3, #32
 8004320:	d005      	beq.n	800432e <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8004322:	e01d      	b.n	8004360 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8004324:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004326:	f043 0308 	orr.w	r3, r3, #8
 800432a:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800432c:	e019      	b.n	8004362 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 800432e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004330:	f043 0310 	orr.w	r3, r3, #16
 8004334:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004336:	e014      	b.n	8004362 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8004338:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800433a:	f043 0320 	orr.w	r3, r3, #32
 800433e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004340:	e00f      	b.n	8004362 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8004342:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004344:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004348:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800434a:	e00a      	b.n	8004362 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 800434c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800434e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004352:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004354:	e005      	b.n	8004362 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8004356:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004358:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800435c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800435e:	e000      	b.n	8004362 <HAL_CAN_IRQHandler+0x336>
            break;
 8004360:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	699a      	ldr	r2, [r3, #24]
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8004370:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	2204      	movs	r2, #4
 8004378:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 800437a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800437c:	2b00      	cmp	r3, #0
 800437e:	d008      	beq.n	8004392 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004384:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004386:	431a      	orrs	r2, r3
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 800438c:	6878      	ldr	r0, [r7, #4]
 800438e:	f000 f872 	bl	8004476 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8004392:	bf00      	nop
 8004394:	3728      	adds	r7, #40	; 0x28
 8004396:	46bd      	mov	sp, r7
 8004398:	bd80      	pop	{r7, pc}

0800439a <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800439a:	b480      	push	{r7}
 800439c:	b083      	sub	sp, #12
 800439e:	af00      	add	r7, sp, #0
 80043a0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 80043a2:	bf00      	nop
 80043a4:	370c      	adds	r7, #12
 80043a6:	46bd      	mov	sp, r7
 80043a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ac:	4770      	bx	lr

080043ae <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80043ae:	b480      	push	{r7}
 80043b0:	b083      	sub	sp, #12
 80043b2:	af00      	add	r7, sp, #0
 80043b4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 80043b6:	bf00      	nop
 80043b8:	370c      	adds	r7, #12
 80043ba:	46bd      	mov	sp, r7
 80043bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c0:	4770      	bx	lr

080043c2 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80043c2:	b480      	push	{r7}
 80043c4:	b083      	sub	sp, #12
 80043c6:	af00      	add	r7, sp, #0
 80043c8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 80043ca:	bf00      	nop
 80043cc:	370c      	adds	r7, #12
 80043ce:	46bd      	mov	sp, r7
 80043d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043d4:	4770      	bx	lr

080043d6 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 80043d6:	b480      	push	{r7}
 80043d8:	b083      	sub	sp, #12
 80043da:	af00      	add	r7, sp, #0
 80043dc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 80043de:	bf00      	nop
 80043e0:	370c      	adds	r7, #12
 80043e2:	46bd      	mov	sp, r7
 80043e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e8:	4770      	bx	lr

080043ea <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 80043ea:	b480      	push	{r7}
 80043ec:	b083      	sub	sp, #12
 80043ee:	af00      	add	r7, sp, #0
 80043f0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 80043f2:	bf00      	nop
 80043f4:	370c      	adds	r7, #12
 80043f6:	46bd      	mov	sp, r7
 80043f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043fc:	4770      	bx	lr

080043fe <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 80043fe:	b480      	push	{r7}
 8004400:	b083      	sub	sp, #12
 8004402:	af00      	add	r7, sp, #0
 8004404:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8004406:	bf00      	nop
 8004408:	370c      	adds	r7, #12
 800440a:	46bd      	mov	sp, r7
 800440c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004410:	4770      	bx	lr

08004412 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8004412:	b480      	push	{r7}
 8004414:	b083      	sub	sp, #12
 8004416:	af00      	add	r7, sp, #0
 8004418:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 800441a:	bf00      	nop
 800441c:	370c      	adds	r7, #12
 800441e:	46bd      	mov	sp, r7
 8004420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004424:	4770      	bx	lr

08004426 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8004426:	b480      	push	{r7}
 8004428:	b083      	sub	sp, #12
 800442a:	af00      	add	r7, sp, #0
 800442c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 800442e:	bf00      	nop
 8004430:	370c      	adds	r7, #12
 8004432:	46bd      	mov	sp, r7
 8004434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004438:	4770      	bx	lr

0800443a <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 800443a:	b480      	push	{r7}
 800443c:	b083      	sub	sp, #12
 800443e:	af00      	add	r7, sp, #0
 8004440:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8004442:	bf00      	nop
 8004444:	370c      	adds	r7, #12
 8004446:	46bd      	mov	sp, r7
 8004448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800444c:	4770      	bx	lr

0800444e <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 800444e:	b480      	push	{r7}
 8004450:	b083      	sub	sp, #12
 8004452:	af00      	add	r7, sp, #0
 8004454:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8004456:	bf00      	nop
 8004458:	370c      	adds	r7, #12
 800445a:	46bd      	mov	sp, r7
 800445c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004460:	4770      	bx	lr

08004462 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8004462:	b480      	push	{r7}
 8004464:	b083      	sub	sp, #12
 8004466:	af00      	add	r7, sp, #0
 8004468:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 800446a:	bf00      	nop
 800446c:	370c      	adds	r7, #12
 800446e:	46bd      	mov	sp, r7
 8004470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004474:	4770      	bx	lr

08004476 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8004476:	b480      	push	{r7}
 8004478:	b083      	sub	sp, #12
 800447a:	af00      	add	r7, sp, #0
 800447c:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 800447e:	bf00      	nop
 8004480:	370c      	adds	r7, #12
 8004482:	46bd      	mov	sp, r7
 8004484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004488:	4770      	bx	lr
	...

0800448c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800448c:	b480      	push	{r7}
 800448e:	b085      	sub	sp, #20
 8004490:	af00      	add	r7, sp, #0
 8004492:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	f003 0307 	and.w	r3, r3, #7
 800449a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800449c:	4b0c      	ldr	r3, [pc, #48]	; (80044d0 <__NVIC_SetPriorityGrouping+0x44>)
 800449e:	68db      	ldr	r3, [r3, #12]
 80044a0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80044a2:	68ba      	ldr	r2, [r7, #8]
 80044a4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80044a8:	4013      	ands	r3, r2
 80044aa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80044b0:	68bb      	ldr	r3, [r7, #8]
 80044b2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80044b4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80044b8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80044bc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80044be:	4a04      	ldr	r2, [pc, #16]	; (80044d0 <__NVIC_SetPriorityGrouping+0x44>)
 80044c0:	68bb      	ldr	r3, [r7, #8]
 80044c2:	60d3      	str	r3, [r2, #12]
}
 80044c4:	bf00      	nop
 80044c6:	3714      	adds	r7, #20
 80044c8:	46bd      	mov	sp, r7
 80044ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ce:	4770      	bx	lr
 80044d0:	e000ed00 	.word	0xe000ed00

080044d4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80044d4:	b480      	push	{r7}
 80044d6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80044d8:	4b04      	ldr	r3, [pc, #16]	; (80044ec <__NVIC_GetPriorityGrouping+0x18>)
 80044da:	68db      	ldr	r3, [r3, #12]
 80044dc:	0a1b      	lsrs	r3, r3, #8
 80044de:	f003 0307 	and.w	r3, r3, #7
}
 80044e2:	4618      	mov	r0, r3
 80044e4:	46bd      	mov	sp, r7
 80044e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ea:	4770      	bx	lr
 80044ec:	e000ed00 	.word	0xe000ed00

080044f0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80044f0:	b480      	push	{r7}
 80044f2:	b083      	sub	sp, #12
 80044f4:	af00      	add	r7, sp, #0
 80044f6:	4603      	mov	r3, r0
 80044f8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80044fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80044fe:	2b00      	cmp	r3, #0
 8004500:	db0b      	blt.n	800451a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004502:	79fb      	ldrb	r3, [r7, #7]
 8004504:	f003 021f 	and.w	r2, r3, #31
 8004508:	4907      	ldr	r1, [pc, #28]	; (8004528 <__NVIC_EnableIRQ+0x38>)
 800450a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800450e:	095b      	lsrs	r3, r3, #5
 8004510:	2001      	movs	r0, #1
 8004512:	fa00 f202 	lsl.w	r2, r0, r2
 8004516:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800451a:	bf00      	nop
 800451c:	370c      	adds	r7, #12
 800451e:	46bd      	mov	sp, r7
 8004520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004524:	4770      	bx	lr
 8004526:	bf00      	nop
 8004528:	e000e100 	.word	0xe000e100

0800452c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800452c:	b480      	push	{r7}
 800452e:	b083      	sub	sp, #12
 8004530:	af00      	add	r7, sp, #0
 8004532:	4603      	mov	r3, r0
 8004534:	6039      	str	r1, [r7, #0]
 8004536:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004538:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800453c:	2b00      	cmp	r3, #0
 800453e:	db0a      	blt.n	8004556 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004540:	683b      	ldr	r3, [r7, #0]
 8004542:	b2da      	uxtb	r2, r3
 8004544:	490c      	ldr	r1, [pc, #48]	; (8004578 <__NVIC_SetPriority+0x4c>)
 8004546:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800454a:	0112      	lsls	r2, r2, #4
 800454c:	b2d2      	uxtb	r2, r2
 800454e:	440b      	add	r3, r1
 8004550:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004554:	e00a      	b.n	800456c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004556:	683b      	ldr	r3, [r7, #0]
 8004558:	b2da      	uxtb	r2, r3
 800455a:	4908      	ldr	r1, [pc, #32]	; (800457c <__NVIC_SetPriority+0x50>)
 800455c:	79fb      	ldrb	r3, [r7, #7]
 800455e:	f003 030f 	and.w	r3, r3, #15
 8004562:	3b04      	subs	r3, #4
 8004564:	0112      	lsls	r2, r2, #4
 8004566:	b2d2      	uxtb	r2, r2
 8004568:	440b      	add	r3, r1
 800456a:	761a      	strb	r2, [r3, #24]
}
 800456c:	bf00      	nop
 800456e:	370c      	adds	r7, #12
 8004570:	46bd      	mov	sp, r7
 8004572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004576:	4770      	bx	lr
 8004578:	e000e100 	.word	0xe000e100
 800457c:	e000ed00 	.word	0xe000ed00

08004580 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004580:	b480      	push	{r7}
 8004582:	b089      	sub	sp, #36	; 0x24
 8004584:	af00      	add	r7, sp, #0
 8004586:	60f8      	str	r0, [r7, #12]
 8004588:	60b9      	str	r1, [r7, #8]
 800458a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	f003 0307 	and.w	r3, r3, #7
 8004592:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004594:	69fb      	ldr	r3, [r7, #28]
 8004596:	f1c3 0307 	rsb	r3, r3, #7
 800459a:	2b04      	cmp	r3, #4
 800459c:	bf28      	it	cs
 800459e:	2304      	movcs	r3, #4
 80045a0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80045a2:	69fb      	ldr	r3, [r7, #28]
 80045a4:	3304      	adds	r3, #4
 80045a6:	2b06      	cmp	r3, #6
 80045a8:	d902      	bls.n	80045b0 <NVIC_EncodePriority+0x30>
 80045aa:	69fb      	ldr	r3, [r7, #28]
 80045ac:	3b03      	subs	r3, #3
 80045ae:	e000      	b.n	80045b2 <NVIC_EncodePriority+0x32>
 80045b0:	2300      	movs	r3, #0
 80045b2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80045b4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80045b8:	69bb      	ldr	r3, [r7, #24]
 80045ba:	fa02 f303 	lsl.w	r3, r2, r3
 80045be:	43da      	mvns	r2, r3
 80045c0:	68bb      	ldr	r3, [r7, #8]
 80045c2:	401a      	ands	r2, r3
 80045c4:	697b      	ldr	r3, [r7, #20]
 80045c6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80045c8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80045cc:	697b      	ldr	r3, [r7, #20]
 80045ce:	fa01 f303 	lsl.w	r3, r1, r3
 80045d2:	43d9      	mvns	r1, r3
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80045d8:	4313      	orrs	r3, r2
         );
}
 80045da:	4618      	mov	r0, r3
 80045dc:	3724      	adds	r7, #36	; 0x24
 80045de:	46bd      	mov	sp, r7
 80045e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045e4:	4770      	bx	lr
	...

080045e8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80045e8:	b580      	push	{r7, lr}
 80045ea:	b082      	sub	sp, #8
 80045ec:	af00      	add	r7, sp, #0
 80045ee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	3b01      	subs	r3, #1
 80045f4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80045f8:	d301      	bcc.n	80045fe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80045fa:	2301      	movs	r3, #1
 80045fc:	e00f      	b.n	800461e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80045fe:	4a0a      	ldr	r2, [pc, #40]	; (8004628 <SysTick_Config+0x40>)
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	3b01      	subs	r3, #1
 8004604:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004606:	210f      	movs	r1, #15
 8004608:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800460c:	f7ff ff8e 	bl	800452c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004610:	4b05      	ldr	r3, [pc, #20]	; (8004628 <SysTick_Config+0x40>)
 8004612:	2200      	movs	r2, #0
 8004614:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004616:	4b04      	ldr	r3, [pc, #16]	; (8004628 <SysTick_Config+0x40>)
 8004618:	2207      	movs	r2, #7
 800461a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800461c:	2300      	movs	r3, #0
}
 800461e:	4618      	mov	r0, r3
 8004620:	3708      	adds	r7, #8
 8004622:	46bd      	mov	sp, r7
 8004624:	bd80      	pop	{r7, pc}
 8004626:	bf00      	nop
 8004628:	e000e010 	.word	0xe000e010

0800462c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800462c:	b580      	push	{r7, lr}
 800462e:	b082      	sub	sp, #8
 8004630:	af00      	add	r7, sp, #0
 8004632:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	2b07      	cmp	r3, #7
 8004638:	d00f      	beq.n	800465a <HAL_NVIC_SetPriorityGrouping+0x2e>
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	2b06      	cmp	r3, #6
 800463e:	d00c      	beq.n	800465a <HAL_NVIC_SetPriorityGrouping+0x2e>
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	2b05      	cmp	r3, #5
 8004644:	d009      	beq.n	800465a <HAL_NVIC_SetPriorityGrouping+0x2e>
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	2b04      	cmp	r3, #4
 800464a:	d006      	beq.n	800465a <HAL_NVIC_SetPriorityGrouping+0x2e>
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	2b03      	cmp	r3, #3
 8004650:	d003      	beq.n	800465a <HAL_NVIC_SetPriorityGrouping+0x2e>
 8004652:	2192      	movs	r1, #146	; 0x92
 8004654:	4804      	ldr	r0, [pc, #16]	; (8004668 <HAL_NVIC_SetPriorityGrouping+0x3c>)
 8004656:	f7fe f8da 	bl	800280e <assert_failed>
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800465a:	6878      	ldr	r0, [r7, #4]
 800465c:	f7ff ff16 	bl	800448c <__NVIC_SetPriorityGrouping>
}
 8004660:	bf00      	nop
 8004662:	3708      	adds	r7, #8
 8004664:	46bd      	mov	sp, r7
 8004666:	bd80      	pop	{r7, pc}
 8004668:	0800a084 	.word	0x0800a084

0800466c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800466c:	b580      	push	{r7, lr}
 800466e:	b086      	sub	sp, #24
 8004670:	af00      	add	r7, sp, #0
 8004672:	4603      	mov	r3, r0
 8004674:	60b9      	str	r1, [r7, #8]
 8004676:	607a      	str	r2, [r7, #4]
 8004678:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800467a:	2300      	movs	r3, #0
 800467c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	2b0f      	cmp	r3, #15
 8004682:	d903      	bls.n	800468c <HAL_NVIC_SetPriority+0x20>
 8004684:	21aa      	movs	r1, #170	; 0xaa
 8004686:	480e      	ldr	r0, [pc, #56]	; (80046c0 <HAL_NVIC_SetPriority+0x54>)
 8004688:	f7fe f8c1 	bl	800280e <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 800468c:	68bb      	ldr	r3, [r7, #8]
 800468e:	2b0f      	cmp	r3, #15
 8004690:	d903      	bls.n	800469a <HAL_NVIC_SetPriority+0x2e>
 8004692:	21ab      	movs	r1, #171	; 0xab
 8004694:	480a      	ldr	r0, [pc, #40]	; (80046c0 <HAL_NVIC_SetPriority+0x54>)
 8004696:	f7fe f8ba 	bl	800280e <assert_failed>
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800469a:	f7ff ff1b 	bl	80044d4 <__NVIC_GetPriorityGrouping>
 800469e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80046a0:	687a      	ldr	r2, [r7, #4]
 80046a2:	68b9      	ldr	r1, [r7, #8]
 80046a4:	6978      	ldr	r0, [r7, #20]
 80046a6:	f7ff ff6b 	bl	8004580 <NVIC_EncodePriority>
 80046aa:	4602      	mov	r2, r0
 80046ac:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80046b0:	4611      	mov	r1, r2
 80046b2:	4618      	mov	r0, r3
 80046b4:	f7ff ff3a 	bl	800452c <__NVIC_SetPriority>
}
 80046b8:	bf00      	nop
 80046ba:	3718      	adds	r7, #24
 80046bc:	46bd      	mov	sp, r7
 80046be:	bd80      	pop	{r7, pc}
 80046c0:	0800a084 	.word	0x0800a084

080046c4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80046c4:	b580      	push	{r7, lr}
 80046c6:	b082      	sub	sp, #8
 80046c8:	af00      	add	r7, sp, #0
 80046ca:	4603      	mov	r3, r0
 80046cc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 80046ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	da03      	bge.n	80046de <HAL_NVIC_EnableIRQ+0x1a>
 80046d6:	21be      	movs	r1, #190	; 0xbe
 80046d8:	4805      	ldr	r0, [pc, #20]	; (80046f0 <HAL_NVIC_EnableIRQ+0x2c>)
 80046da:	f7fe f898 	bl	800280e <assert_failed>
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80046de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80046e2:	4618      	mov	r0, r3
 80046e4:	f7ff ff04 	bl	80044f0 <__NVIC_EnableIRQ>
}
 80046e8:	bf00      	nop
 80046ea:	3708      	adds	r7, #8
 80046ec:	46bd      	mov	sp, r7
 80046ee:	bd80      	pop	{r7, pc}
 80046f0:	0800a084 	.word	0x0800a084

080046f4 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80046f4:	b580      	push	{r7, lr}
 80046f6:	b082      	sub	sp, #8
 80046f8:	af00      	add	r7, sp, #0
 80046fa:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80046fc:	6878      	ldr	r0, [r7, #4]
 80046fe:	f7ff ff73 	bl	80045e8 <SysTick_Config>
 8004702:	4603      	mov	r3, r0
}
 8004704:	4618      	mov	r0, r3
 8004706:	3708      	adds	r7, #8
 8004708:	46bd      	mov	sp, r7
 800470a:	bd80      	pop	{r7, pc}

0800470c <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 800470c:	b580      	push	{r7, lr}
 800470e:	b082      	sub	sp, #8
 8004710:	af00      	add	r7, sp, #0
 8004712:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	2b04      	cmp	r3, #4
 8004718:	d007      	beq.n	800472a <HAL_SYSTICK_CLKSourceConfig+0x1e>
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	2b00      	cmp	r3, #0
 800471e:	d004      	beq.n	800472a <HAL_SYSTICK_CLKSourceConfig+0x1e>
 8004720:	f240 11c9 	movw	r1, #457	; 0x1c9
 8004724:	480b      	ldr	r0, [pc, #44]	; (8004754 <HAL_SYSTICK_CLKSourceConfig+0x48>)
 8004726:	f7fe f872 	bl	800280e <assert_failed>
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	2b04      	cmp	r3, #4
 800472e:	d106      	bne.n	800473e <HAL_SYSTICK_CLKSourceConfig+0x32>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8004730:	4b09      	ldr	r3, [pc, #36]	; (8004758 <HAL_SYSTICK_CLKSourceConfig+0x4c>)
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	4a08      	ldr	r2, [pc, #32]	; (8004758 <HAL_SYSTICK_CLKSourceConfig+0x4c>)
 8004736:	f043 0304 	orr.w	r3, r3, #4
 800473a:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 800473c:	e005      	b.n	800474a <HAL_SYSTICK_CLKSourceConfig+0x3e>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 800473e:	4b06      	ldr	r3, [pc, #24]	; (8004758 <HAL_SYSTICK_CLKSourceConfig+0x4c>)
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	4a05      	ldr	r2, [pc, #20]	; (8004758 <HAL_SYSTICK_CLKSourceConfig+0x4c>)
 8004744:	f023 0304 	bic.w	r3, r3, #4
 8004748:	6013      	str	r3, [r2, #0]
}
 800474a:	bf00      	nop
 800474c:	3708      	adds	r7, #8
 800474e:	46bd      	mov	sp, r7
 8004750:	bd80      	pop	{r7, pc}
 8004752:	bf00      	nop
 8004754:	0800a084 	.word	0x0800a084
 8004758:	e000e010 	.word	0xe000e010

0800475c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800475c:	b580      	push	{r7, lr}
 800475e:	b086      	sub	sp, #24
 8004760:	af00      	add	r7, sp, #0
 8004762:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004764:	2300      	movs	r3, #0
 8004766:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004768:	f7fe fe0e 	bl	8003388 <HAL_GetTick>
 800476c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	2b00      	cmp	r3, #0
 8004772:	d101      	bne.n	8004778 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004774:	2301      	movs	r3, #1
 8004776:	e204      	b.n	8004b82 <HAL_DMA_Init+0x426>
  }

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	4a97      	ldr	r2, [pc, #604]	; (80049dc <HAL_DMA_Init+0x280>)
 800477e:	4293      	cmp	r3, r2
 8004780:	d04e      	beq.n	8004820 <HAL_DMA_Init+0xc4>
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	4a96      	ldr	r2, [pc, #600]	; (80049e0 <HAL_DMA_Init+0x284>)
 8004788:	4293      	cmp	r3, r2
 800478a:	d049      	beq.n	8004820 <HAL_DMA_Init+0xc4>
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	4a94      	ldr	r2, [pc, #592]	; (80049e4 <HAL_DMA_Init+0x288>)
 8004792:	4293      	cmp	r3, r2
 8004794:	d044      	beq.n	8004820 <HAL_DMA_Init+0xc4>
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	4a93      	ldr	r2, [pc, #588]	; (80049e8 <HAL_DMA_Init+0x28c>)
 800479c:	4293      	cmp	r3, r2
 800479e:	d03f      	beq.n	8004820 <HAL_DMA_Init+0xc4>
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	4a91      	ldr	r2, [pc, #580]	; (80049ec <HAL_DMA_Init+0x290>)
 80047a6:	4293      	cmp	r3, r2
 80047a8:	d03a      	beq.n	8004820 <HAL_DMA_Init+0xc4>
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	4a90      	ldr	r2, [pc, #576]	; (80049f0 <HAL_DMA_Init+0x294>)
 80047b0:	4293      	cmp	r3, r2
 80047b2:	d035      	beq.n	8004820 <HAL_DMA_Init+0xc4>
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	4a8e      	ldr	r2, [pc, #568]	; (80049f4 <HAL_DMA_Init+0x298>)
 80047ba:	4293      	cmp	r3, r2
 80047bc:	d030      	beq.n	8004820 <HAL_DMA_Init+0xc4>
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	4a8d      	ldr	r2, [pc, #564]	; (80049f8 <HAL_DMA_Init+0x29c>)
 80047c4:	4293      	cmp	r3, r2
 80047c6:	d02b      	beq.n	8004820 <HAL_DMA_Init+0xc4>
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	4a8b      	ldr	r2, [pc, #556]	; (80049fc <HAL_DMA_Init+0x2a0>)
 80047ce:	4293      	cmp	r3, r2
 80047d0:	d026      	beq.n	8004820 <HAL_DMA_Init+0xc4>
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	4a8a      	ldr	r2, [pc, #552]	; (8004a00 <HAL_DMA_Init+0x2a4>)
 80047d8:	4293      	cmp	r3, r2
 80047da:	d021      	beq.n	8004820 <HAL_DMA_Init+0xc4>
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	4a88      	ldr	r2, [pc, #544]	; (8004a04 <HAL_DMA_Init+0x2a8>)
 80047e2:	4293      	cmp	r3, r2
 80047e4:	d01c      	beq.n	8004820 <HAL_DMA_Init+0xc4>
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	4a87      	ldr	r2, [pc, #540]	; (8004a08 <HAL_DMA_Init+0x2ac>)
 80047ec:	4293      	cmp	r3, r2
 80047ee:	d017      	beq.n	8004820 <HAL_DMA_Init+0xc4>
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	4a85      	ldr	r2, [pc, #532]	; (8004a0c <HAL_DMA_Init+0x2b0>)
 80047f6:	4293      	cmp	r3, r2
 80047f8:	d012      	beq.n	8004820 <HAL_DMA_Init+0xc4>
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	4a84      	ldr	r2, [pc, #528]	; (8004a10 <HAL_DMA_Init+0x2b4>)
 8004800:	4293      	cmp	r3, r2
 8004802:	d00d      	beq.n	8004820 <HAL_DMA_Init+0xc4>
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	4a82      	ldr	r2, [pc, #520]	; (8004a14 <HAL_DMA_Init+0x2b8>)
 800480a:	4293      	cmp	r3, r2
 800480c:	d008      	beq.n	8004820 <HAL_DMA_Init+0xc4>
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	4a81      	ldr	r2, [pc, #516]	; (8004a18 <HAL_DMA_Init+0x2bc>)
 8004814:	4293      	cmp	r3, r2
 8004816:	d003      	beq.n	8004820 <HAL_DMA_Init+0xc4>
 8004818:	21b8      	movs	r1, #184	; 0xb8
 800481a:	4880      	ldr	r0, [pc, #512]	; (8004a1c <HAL_DMA_Init+0x2c0>)
 800481c:	f7fd fff7 	bl	800280e <assert_failed>
  assert_param(IS_DMA_CHANNEL(hdma->Init.Channel));
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	685b      	ldr	r3, [r3, #4]
 8004824:	2b00      	cmp	r3, #0
 8004826:	d026      	beq.n	8004876 <HAL_DMA_Init+0x11a>
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	685b      	ldr	r3, [r3, #4]
 800482c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004830:	d021      	beq.n	8004876 <HAL_DMA_Init+0x11a>
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	685b      	ldr	r3, [r3, #4]
 8004836:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800483a:	d01c      	beq.n	8004876 <HAL_DMA_Init+0x11a>
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	685b      	ldr	r3, [r3, #4]
 8004840:	f1b3 6fc0 	cmp.w	r3, #100663296	; 0x6000000
 8004844:	d017      	beq.n	8004876 <HAL_DMA_Init+0x11a>
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	685b      	ldr	r3, [r3, #4]
 800484a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800484e:	d012      	beq.n	8004876 <HAL_DMA_Init+0x11a>
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	685b      	ldr	r3, [r3, #4]
 8004854:	f1b3 6f20 	cmp.w	r3, #167772160	; 0xa000000
 8004858:	d00d      	beq.n	8004876 <HAL_DMA_Init+0x11a>
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	685b      	ldr	r3, [r3, #4]
 800485e:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8004862:	d008      	beq.n	8004876 <HAL_DMA_Init+0x11a>
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	685b      	ldr	r3, [r3, #4]
 8004868:	f1b3 6f60 	cmp.w	r3, #234881024	; 0xe000000
 800486c:	d003      	beq.n	8004876 <HAL_DMA_Init+0x11a>
 800486e:	21b9      	movs	r1, #185	; 0xb9
 8004870:	486a      	ldr	r0, [pc, #424]	; (8004a1c <HAL_DMA_Init+0x2c0>)
 8004872:	f7fd ffcc 	bl	800280e <assert_failed>
  assert_param(IS_DMA_DIRECTION(hdma->Init.Direction));
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	689b      	ldr	r3, [r3, #8]
 800487a:	2b00      	cmp	r3, #0
 800487c:	d00b      	beq.n	8004896 <HAL_DMA_Init+0x13a>
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	689b      	ldr	r3, [r3, #8]
 8004882:	2b40      	cmp	r3, #64	; 0x40
 8004884:	d007      	beq.n	8004896 <HAL_DMA_Init+0x13a>
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	689b      	ldr	r3, [r3, #8]
 800488a:	2b80      	cmp	r3, #128	; 0x80
 800488c:	d003      	beq.n	8004896 <HAL_DMA_Init+0x13a>
 800488e:	21ba      	movs	r1, #186	; 0xba
 8004890:	4862      	ldr	r0, [pc, #392]	; (8004a1c <HAL_DMA_Init+0x2c0>)
 8004892:	f7fd ffbc 	bl	800280e <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_INC_STATE(hdma->Init.PeriphInc));
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	68db      	ldr	r3, [r3, #12]
 800489a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800489e:	d007      	beq.n	80048b0 <HAL_DMA_Init+0x154>
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	68db      	ldr	r3, [r3, #12]
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d003      	beq.n	80048b0 <HAL_DMA_Init+0x154>
 80048a8:	21bb      	movs	r1, #187	; 0xbb
 80048aa:	485c      	ldr	r0, [pc, #368]	; (8004a1c <HAL_DMA_Init+0x2c0>)
 80048ac:	f7fd ffaf 	bl	800280e <assert_failed>
  assert_param(IS_DMA_MEMORY_INC_STATE(hdma->Init.MemInc));
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	691b      	ldr	r3, [r3, #16]
 80048b4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80048b8:	d007      	beq.n	80048ca <HAL_DMA_Init+0x16e>
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	691b      	ldr	r3, [r3, #16]
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d003      	beq.n	80048ca <HAL_DMA_Init+0x16e>
 80048c2:	21bc      	movs	r1, #188	; 0xbc
 80048c4:	4855      	ldr	r0, [pc, #340]	; (8004a1c <HAL_DMA_Init+0x2c0>)
 80048c6:	f7fd ffa2 	bl	800280e <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	695b      	ldr	r3, [r3, #20]
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d00d      	beq.n	80048ee <HAL_DMA_Init+0x192>
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	695b      	ldr	r3, [r3, #20]
 80048d6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80048da:	d008      	beq.n	80048ee <HAL_DMA_Init+0x192>
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	695b      	ldr	r3, [r3, #20]
 80048e0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80048e4:	d003      	beq.n	80048ee <HAL_DMA_Init+0x192>
 80048e6:	21bd      	movs	r1, #189	; 0xbd
 80048e8:	484c      	ldr	r0, [pc, #304]	; (8004a1c <HAL_DMA_Init+0x2c0>)
 80048ea:	f7fd ff90 	bl	800280e <assert_failed>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	699b      	ldr	r3, [r3, #24]
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d00d      	beq.n	8004912 <HAL_DMA_Init+0x1b6>
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	699b      	ldr	r3, [r3, #24]
 80048fa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80048fe:	d008      	beq.n	8004912 <HAL_DMA_Init+0x1b6>
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	699b      	ldr	r3, [r3, #24]
 8004904:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004908:	d003      	beq.n	8004912 <HAL_DMA_Init+0x1b6>
 800490a:	21be      	movs	r1, #190	; 0xbe
 800490c:	4843      	ldr	r0, [pc, #268]	; (8004a1c <HAL_DMA_Init+0x2c0>)
 800490e:	f7fd ff7e 	bl	800280e <assert_failed>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	69db      	ldr	r3, [r3, #28]
 8004916:	2b00      	cmp	r3, #0
 8004918:	d00c      	beq.n	8004934 <HAL_DMA_Init+0x1d8>
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	69db      	ldr	r3, [r3, #28]
 800491e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004922:	d007      	beq.n	8004934 <HAL_DMA_Init+0x1d8>
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	69db      	ldr	r3, [r3, #28]
 8004928:	2b20      	cmp	r3, #32
 800492a:	d003      	beq.n	8004934 <HAL_DMA_Init+0x1d8>
 800492c:	21bf      	movs	r1, #191	; 0xbf
 800492e:	483b      	ldr	r0, [pc, #236]	; (8004a1c <HAL_DMA_Init+0x2c0>)
 8004930:	f7fd ff6d 	bl	800280e <assert_failed>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	6a1b      	ldr	r3, [r3, #32]
 8004938:	2b00      	cmp	r3, #0
 800493a:	d012      	beq.n	8004962 <HAL_DMA_Init+0x206>
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	6a1b      	ldr	r3, [r3, #32]
 8004940:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004944:	d00d      	beq.n	8004962 <HAL_DMA_Init+0x206>
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	6a1b      	ldr	r3, [r3, #32]
 800494a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800494e:	d008      	beq.n	8004962 <HAL_DMA_Init+0x206>
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	6a1b      	ldr	r3, [r3, #32]
 8004954:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8004958:	d003      	beq.n	8004962 <HAL_DMA_Init+0x206>
 800495a:	21c0      	movs	r1, #192	; 0xc0
 800495c:	482f      	ldr	r0, [pc, #188]	; (8004a1c <HAL_DMA_Init+0x2c0>)
 800495e:	f7fd ff56 	bl	800280e <assert_failed>
  assert_param(IS_DMA_FIFO_MODE_STATE(hdma->Init.FIFOMode));
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004966:	2b00      	cmp	r3, #0
 8004968:	d007      	beq.n	800497a <HAL_DMA_Init+0x21e>
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800496e:	2b04      	cmp	r3, #4
 8004970:	d003      	beq.n	800497a <HAL_DMA_Init+0x21e>
 8004972:	21c1      	movs	r1, #193	; 0xc1
 8004974:	4829      	ldr	r0, [pc, #164]	; (8004a1c <HAL_DMA_Init+0x2c0>)
 8004976:	f7fd ff4a 	bl	800280e <assert_failed>
  /* Check the memory burst, peripheral burst and FIFO threshold parameters only
     when FIFO mode is enabled */
  if(hdma->Init.FIFOMode != DMA_FIFOMODE_DISABLE)
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800497e:	2b00      	cmp	r3, #0
 8004980:	d065      	beq.n	8004a4e <HAL_DMA_Init+0x2f2>
  {
    assert_param(IS_DMA_FIFO_THRESHOLD(hdma->Init.FIFOThreshold));
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004986:	2b00      	cmp	r3, #0
 8004988:	d00f      	beq.n	80049aa <HAL_DMA_Init+0x24e>
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800498e:	2b01      	cmp	r3, #1
 8004990:	d00b      	beq.n	80049aa <HAL_DMA_Init+0x24e>
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004996:	2b02      	cmp	r3, #2
 8004998:	d007      	beq.n	80049aa <HAL_DMA_Init+0x24e>
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800499e:	2b03      	cmp	r3, #3
 80049a0:	d003      	beq.n	80049aa <HAL_DMA_Init+0x24e>
 80049a2:	21c6      	movs	r1, #198	; 0xc6
 80049a4:	481d      	ldr	r0, [pc, #116]	; (8004a1c <HAL_DMA_Init+0x2c0>)
 80049a6:	f7fd ff32 	bl	800280e <assert_failed>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d036      	beq.n	8004a20 <HAL_DMA_Init+0x2c4>
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049b6:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80049ba:	d031      	beq.n	8004a20 <HAL_DMA_Init+0x2c4>
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049c0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80049c4:	d02c      	beq.n	8004a20 <HAL_DMA_Init+0x2c4>
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049ca:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80049ce:	d027      	beq.n	8004a20 <HAL_DMA_Init+0x2c4>
 80049d0:	21c7      	movs	r1, #199	; 0xc7
 80049d2:	4812      	ldr	r0, [pc, #72]	; (8004a1c <HAL_DMA_Init+0x2c0>)
 80049d4:	f7fd ff1b 	bl	800280e <assert_failed>
 80049d8:	e022      	b.n	8004a20 <HAL_DMA_Init+0x2c4>
 80049da:	bf00      	nop
 80049dc:	40026010 	.word	0x40026010
 80049e0:	40026028 	.word	0x40026028
 80049e4:	40026040 	.word	0x40026040
 80049e8:	40026058 	.word	0x40026058
 80049ec:	40026070 	.word	0x40026070
 80049f0:	40026088 	.word	0x40026088
 80049f4:	400260a0 	.word	0x400260a0
 80049f8:	400260b8 	.word	0x400260b8
 80049fc:	40026410 	.word	0x40026410
 8004a00:	40026428 	.word	0x40026428
 8004a04:	40026440 	.word	0x40026440
 8004a08:	40026458 	.word	0x40026458
 8004a0c:	40026470 	.word	0x40026470
 8004a10:	40026488 	.word	0x40026488
 8004a14:	400264a0 	.word	0x400264a0
 8004a18:	400264b8 	.word	0x400264b8
 8004a1c:	0800a0c0 	.word	0x0800a0c0
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d012      	beq.n	8004a4e <HAL_DMA_Init+0x2f2>
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a2c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004a30:	d00d      	beq.n	8004a4e <HAL_DMA_Init+0x2f2>
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a36:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004a3a:	d008      	beq.n	8004a4e <HAL_DMA_Init+0x2f2>
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a40:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8004a44:	d003      	beq.n	8004a4e <HAL_DMA_Init+0x2f2>
 8004a46:	21c8      	movs	r1, #200	; 0xc8
 8004a48:	4850      	ldr	r0, [pc, #320]	; (8004b8c <HAL_DMA_Init+0x430>)
 8004a4a:	f7fd fee0 	bl	800280e <assert_failed>
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	2200      	movs	r2, #0
 8004a52:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	2202      	movs	r2, #2
 8004a5a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	681a      	ldr	r2, [r3, #0]
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	f022 0201 	bic.w	r2, r2, #1
 8004a6c:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004a6e:	e00f      	b.n	8004a90 <HAL_DMA_Init+0x334>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004a70:	f7fe fc8a 	bl	8003388 <HAL_GetTick>
 8004a74:	4602      	mov	r2, r0
 8004a76:	693b      	ldr	r3, [r7, #16]
 8004a78:	1ad3      	subs	r3, r2, r3
 8004a7a:	2b05      	cmp	r3, #5
 8004a7c:	d908      	bls.n	8004a90 <HAL_DMA_Init+0x334>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	2220      	movs	r2, #32
 8004a82:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	2203      	movs	r2, #3
 8004a88:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8004a8c:	2303      	movs	r3, #3
 8004a8e:	e078      	b.n	8004b82 <HAL_DMA_Init+0x426>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	f003 0301 	and.w	r3, r3, #1
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d1e8      	bne.n	8004a70 <HAL_DMA_Init+0x314>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004aa6:	697a      	ldr	r2, [r7, #20]
 8004aa8:	4b39      	ldr	r3, [pc, #228]	; (8004b90 <HAL_DMA_Init+0x434>)
 8004aaa:	4013      	ands	r3, r2
 8004aac:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	685a      	ldr	r2, [r3, #4]
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	689b      	ldr	r3, [r3, #8]
 8004ab6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004abc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	691b      	ldr	r3, [r3, #16]
 8004ac2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004ac8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	699b      	ldr	r3, [r3, #24]
 8004ace:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004ad4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	6a1b      	ldr	r3, [r3, #32]
 8004ada:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004adc:	697a      	ldr	r2, [r7, #20]
 8004ade:	4313      	orrs	r3, r2
 8004ae0:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ae6:	2b04      	cmp	r3, #4
 8004ae8:	d107      	bne.n	8004afa <HAL_DMA_Init+0x39e>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004af2:	4313      	orrs	r3, r2
 8004af4:	697a      	ldr	r2, [r7, #20]
 8004af6:	4313      	orrs	r3, r2
 8004af8:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	697a      	ldr	r2, [r7, #20]
 8004b00:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	695b      	ldr	r3, [r3, #20]
 8004b08:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004b0a:	697b      	ldr	r3, [r7, #20]
 8004b0c:	f023 0307 	bic.w	r3, r3, #7
 8004b10:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b16:	697a      	ldr	r2, [r7, #20]
 8004b18:	4313      	orrs	r3, r2
 8004b1a:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b20:	2b04      	cmp	r3, #4
 8004b22:	d117      	bne.n	8004b54 <HAL_DMA_Init+0x3f8>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b28:	697a      	ldr	r2, [r7, #20]
 8004b2a:	4313      	orrs	r3, r2
 8004b2c:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d00e      	beq.n	8004b54 <HAL_DMA_Init+0x3f8>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004b36:	6878      	ldr	r0, [r7, #4]
 8004b38:	f000 f9ec 	bl	8004f14 <DMA_CheckFifoParam>
 8004b3c:	4603      	mov	r3, r0
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d008      	beq.n	8004b54 <HAL_DMA_Init+0x3f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	2240      	movs	r2, #64	; 0x40
 8004b46:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	2201      	movs	r2, #1
 8004b4c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8004b50:	2301      	movs	r3, #1
 8004b52:	e016      	b.n	8004b82 <HAL_DMA_Init+0x426>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	697a      	ldr	r2, [r7, #20]
 8004b5a:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004b5c:	6878      	ldr	r0, [r7, #4]
 8004b5e:	f000 f9a3 	bl	8004ea8 <DMA_CalcBaseAndBitshift>
 8004b62:	4603      	mov	r3, r0
 8004b64:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b6a:	223f      	movs	r2, #63	; 0x3f
 8004b6c:	409a      	lsls	r2, r3
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	2200      	movs	r2, #0
 8004b76:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	2201      	movs	r2, #1
 8004b7c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8004b80:	2300      	movs	r3, #0
}
 8004b82:	4618      	mov	r0, r3
 8004b84:	3718      	adds	r7, #24
 8004b86:	46bd      	mov	sp, r7
 8004b88:	bd80      	pop	{r7, pc}
 8004b8a:	bf00      	nop
 8004b8c:	0800a0c0 	.word	0x0800a0c0
 8004b90:	f010803f 	.word	0xf010803f

08004b94 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004b94:	b580      	push	{r7, lr}
 8004b96:	b086      	sub	sp, #24
 8004b98:	af00      	add	r7, sp, #0
 8004b9a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8004b9c:	2300      	movs	r3, #0
 8004b9e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004ba0:	4b92      	ldr	r3, [pc, #584]	; (8004dec <HAL_DMA_IRQHandler+0x258>)
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	4a92      	ldr	r2, [pc, #584]	; (8004df0 <HAL_DMA_IRQHandler+0x25c>)
 8004ba6:	fba2 2303 	umull	r2, r3, r2, r3
 8004baa:	0a9b      	lsrs	r3, r3, #10
 8004bac:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004bb2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004bb4:	693b      	ldr	r3, [r7, #16]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004bbe:	2208      	movs	r2, #8
 8004bc0:	409a      	lsls	r2, r3
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	4013      	ands	r3, r2
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d01a      	beq.n	8004c00 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	f003 0304 	and.w	r3, r3, #4
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d013      	beq.n	8004c00 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	681a      	ldr	r2, [r3, #0]
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	f022 0204 	bic.w	r2, r2, #4
 8004be6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004bec:	2208      	movs	r2, #8
 8004bee:	409a      	lsls	r2, r3
 8004bf0:	693b      	ldr	r3, [r7, #16]
 8004bf2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004bf8:	f043 0201 	orr.w	r2, r3, #1
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c04:	2201      	movs	r2, #1
 8004c06:	409a      	lsls	r2, r3
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	4013      	ands	r3, r2
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d012      	beq.n	8004c36 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	695b      	ldr	r3, [r3, #20]
 8004c16:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d00b      	beq.n	8004c36 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c22:	2201      	movs	r2, #1
 8004c24:	409a      	lsls	r2, r3
 8004c26:	693b      	ldr	r3, [r7, #16]
 8004c28:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c2e:	f043 0202 	orr.w	r2, r3, #2
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c3a:	2204      	movs	r2, #4
 8004c3c:	409a      	lsls	r2, r3
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	4013      	ands	r3, r2
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d012      	beq.n	8004c6c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	f003 0302 	and.w	r3, r3, #2
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d00b      	beq.n	8004c6c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c58:	2204      	movs	r2, #4
 8004c5a:	409a      	lsls	r2, r3
 8004c5c:	693b      	ldr	r3, [r7, #16]
 8004c5e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c64:	f043 0204 	orr.w	r2, r3, #4
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c70:	2210      	movs	r2, #16
 8004c72:	409a      	lsls	r2, r3
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	4013      	ands	r3, r2
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d043      	beq.n	8004d04 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	f003 0308 	and.w	r3, r3, #8
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d03c      	beq.n	8004d04 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c8e:	2210      	movs	r2, #16
 8004c90:	409a      	lsls	r2, r3
 8004c92:	693b      	ldr	r3, [r7, #16]
 8004c94:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d018      	beq.n	8004cd6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d108      	bne.n	8004cc4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d024      	beq.n	8004d04 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cbe:	6878      	ldr	r0, [r7, #4]
 8004cc0:	4798      	blx	r3
 8004cc2:	e01f      	b.n	8004d04 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d01b      	beq.n	8004d04 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004cd0:	6878      	ldr	r0, [r7, #4]
 8004cd2:	4798      	blx	r3
 8004cd4:	e016      	b.n	8004d04 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d107      	bne.n	8004cf4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	681a      	ldr	r2, [r3, #0]
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	f022 0208 	bic.w	r2, r2, #8
 8004cf2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d003      	beq.n	8004d04 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d00:	6878      	ldr	r0, [r7, #4]
 8004d02:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d08:	2220      	movs	r2, #32
 8004d0a:	409a      	lsls	r2, r3
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	4013      	ands	r3, r2
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	f000 808e 	beq.w	8004e32 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	f003 0310 	and.w	r3, r3, #16
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	f000 8086 	beq.w	8004e32 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d2a:	2220      	movs	r2, #32
 8004d2c:	409a      	lsls	r2, r3
 8004d2e:	693b      	ldr	r3, [r7, #16]
 8004d30:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004d38:	b2db      	uxtb	r3, r3
 8004d3a:	2b05      	cmp	r3, #5
 8004d3c:	d136      	bne.n	8004dac <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	681a      	ldr	r2, [r3, #0]
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	f022 0216 	bic.w	r2, r2, #22
 8004d4c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	695a      	ldr	r2, [r3, #20]
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004d5c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d103      	bne.n	8004d6e <HAL_DMA_IRQHandler+0x1da>
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d007      	beq.n	8004d7e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	681a      	ldr	r2, [r3, #0]
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	f022 0208 	bic.w	r2, r2, #8
 8004d7c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d82:	223f      	movs	r2, #63	; 0x3f
 8004d84:	409a      	lsls	r2, r3
 8004d86:	693b      	ldr	r3, [r7, #16]
 8004d88:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	2200      	movs	r2, #0
 8004d8e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	2201      	movs	r2, #1
 8004d96:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d07d      	beq.n	8004e9e <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004da6:	6878      	ldr	r0, [r7, #4]
 8004da8:	4798      	blx	r3
        }
        return;
 8004daa:	e078      	b.n	8004e9e <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d01c      	beq.n	8004df4 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d108      	bne.n	8004dda <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d030      	beq.n	8004e32 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004dd4:	6878      	ldr	r0, [r7, #4]
 8004dd6:	4798      	blx	r3
 8004dd8:	e02b      	b.n	8004e32 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d027      	beq.n	8004e32 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004de6:	6878      	ldr	r0, [r7, #4]
 8004de8:	4798      	blx	r3
 8004dea:	e022      	b.n	8004e32 <HAL_DMA_IRQHandler+0x29e>
 8004dec:	20000164 	.word	0x20000164
 8004df0:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d10f      	bne.n	8004e22 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	681a      	ldr	r2, [r3, #0]
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	f022 0210 	bic.w	r2, r2, #16
 8004e10:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	2200      	movs	r2, #0
 8004e16:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	2201      	movs	r2, #1
 8004e1e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d003      	beq.n	8004e32 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e2e:	6878      	ldr	r0, [r7, #4]
 8004e30:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d032      	beq.n	8004ea0 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e3e:	f003 0301 	and.w	r3, r3, #1
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d022      	beq.n	8004e8c <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	2205      	movs	r2, #5
 8004e4a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	681a      	ldr	r2, [r3, #0]
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	f022 0201 	bic.w	r2, r2, #1
 8004e5c:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004e5e:	68bb      	ldr	r3, [r7, #8]
 8004e60:	3301      	adds	r3, #1
 8004e62:	60bb      	str	r3, [r7, #8]
 8004e64:	697a      	ldr	r2, [r7, #20]
 8004e66:	429a      	cmp	r2, r3
 8004e68:	d307      	bcc.n	8004e7a <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	f003 0301 	and.w	r3, r3, #1
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d1f2      	bne.n	8004e5e <HAL_DMA_IRQHandler+0x2ca>
 8004e78:	e000      	b.n	8004e7c <HAL_DMA_IRQHandler+0x2e8>
          break;
 8004e7a:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	2200      	movs	r2, #0
 8004e80:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	2201      	movs	r2, #1
 8004e88:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d005      	beq.n	8004ea0 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004e98:	6878      	ldr	r0, [r7, #4]
 8004e9a:	4798      	blx	r3
 8004e9c:	e000      	b.n	8004ea0 <HAL_DMA_IRQHandler+0x30c>
        return;
 8004e9e:	bf00      	nop
    }
  }
}
 8004ea0:	3718      	adds	r7, #24
 8004ea2:	46bd      	mov	sp, r7
 8004ea4:	bd80      	pop	{r7, pc}
 8004ea6:	bf00      	nop

08004ea8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004ea8:	b480      	push	{r7}
 8004eaa:	b085      	sub	sp, #20
 8004eac:	af00      	add	r7, sp, #0
 8004eae:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	b2db      	uxtb	r3, r3
 8004eb6:	3b10      	subs	r3, #16
 8004eb8:	4a14      	ldr	r2, [pc, #80]	; (8004f0c <DMA_CalcBaseAndBitshift+0x64>)
 8004eba:	fba2 2303 	umull	r2, r3, r2, r3
 8004ebe:	091b      	lsrs	r3, r3, #4
 8004ec0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004ec2:	4a13      	ldr	r2, [pc, #76]	; (8004f10 <DMA_CalcBaseAndBitshift+0x68>)
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	4413      	add	r3, r2
 8004ec8:	781b      	ldrb	r3, [r3, #0]
 8004eca:	461a      	mov	r2, r3
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	2b03      	cmp	r3, #3
 8004ed4:	d909      	bls.n	8004eea <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004ede:	f023 0303 	bic.w	r3, r3, #3
 8004ee2:	1d1a      	adds	r2, r3, #4
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	659a      	str	r2, [r3, #88]	; 0x58
 8004ee8:	e007      	b.n	8004efa <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004ef2:	f023 0303 	bic.w	r3, r3, #3
 8004ef6:	687a      	ldr	r2, [r7, #4]
 8004ef8:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8004efe:	4618      	mov	r0, r3
 8004f00:	3714      	adds	r7, #20
 8004f02:	46bd      	mov	sp, r7
 8004f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f08:	4770      	bx	lr
 8004f0a:	bf00      	nop
 8004f0c:	aaaaaaab 	.word	0xaaaaaaab
 8004f10:	0800a310 	.word	0x0800a310

08004f14 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004f14:	b480      	push	{r7}
 8004f16:	b085      	sub	sp, #20
 8004f18:	af00      	add	r7, sp, #0
 8004f1a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004f1c:	2300      	movs	r3, #0
 8004f1e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f24:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	699b      	ldr	r3, [r3, #24]
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d11f      	bne.n	8004f6e <DMA_CheckFifoParam+0x5a>
 8004f2e:	68bb      	ldr	r3, [r7, #8]
 8004f30:	2b03      	cmp	r3, #3
 8004f32:	d856      	bhi.n	8004fe2 <DMA_CheckFifoParam+0xce>
 8004f34:	a201      	add	r2, pc, #4	; (adr r2, 8004f3c <DMA_CheckFifoParam+0x28>)
 8004f36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f3a:	bf00      	nop
 8004f3c:	08004f4d 	.word	0x08004f4d
 8004f40:	08004f5f 	.word	0x08004f5f
 8004f44:	08004f4d 	.word	0x08004f4d
 8004f48:	08004fe3 	.word	0x08004fe3
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f50:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d046      	beq.n	8004fe6 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004f58:	2301      	movs	r3, #1
 8004f5a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004f5c:	e043      	b.n	8004fe6 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f62:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004f66:	d140      	bne.n	8004fea <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004f68:	2301      	movs	r3, #1
 8004f6a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004f6c:	e03d      	b.n	8004fea <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	699b      	ldr	r3, [r3, #24]
 8004f72:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004f76:	d121      	bne.n	8004fbc <DMA_CheckFifoParam+0xa8>
 8004f78:	68bb      	ldr	r3, [r7, #8]
 8004f7a:	2b03      	cmp	r3, #3
 8004f7c:	d837      	bhi.n	8004fee <DMA_CheckFifoParam+0xda>
 8004f7e:	a201      	add	r2, pc, #4	; (adr r2, 8004f84 <DMA_CheckFifoParam+0x70>)
 8004f80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f84:	08004f95 	.word	0x08004f95
 8004f88:	08004f9b 	.word	0x08004f9b
 8004f8c:	08004f95 	.word	0x08004f95
 8004f90:	08004fad 	.word	0x08004fad
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004f94:	2301      	movs	r3, #1
 8004f96:	73fb      	strb	r3, [r7, #15]
      break;
 8004f98:	e030      	b.n	8004ffc <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f9e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d025      	beq.n	8004ff2 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004fa6:	2301      	movs	r3, #1
 8004fa8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004faa:	e022      	b.n	8004ff2 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fb0:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004fb4:	d11f      	bne.n	8004ff6 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004fb6:	2301      	movs	r3, #1
 8004fb8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004fba:	e01c      	b.n	8004ff6 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004fbc:	68bb      	ldr	r3, [r7, #8]
 8004fbe:	2b02      	cmp	r3, #2
 8004fc0:	d903      	bls.n	8004fca <DMA_CheckFifoParam+0xb6>
 8004fc2:	68bb      	ldr	r3, [r7, #8]
 8004fc4:	2b03      	cmp	r3, #3
 8004fc6:	d003      	beq.n	8004fd0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004fc8:	e018      	b.n	8004ffc <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004fca:	2301      	movs	r3, #1
 8004fcc:	73fb      	strb	r3, [r7, #15]
      break;
 8004fce:	e015      	b.n	8004ffc <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fd4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d00e      	beq.n	8004ffa <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004fdc:	2301      	movs	r3, #1
 8004fde:	73fb      	strb	r3, [r7, #15]
      break;
 8004fe0:	e00b      	b.n	8004ffa <DMA_CheckFifoParam+0xe6>
      break;
 8004fe2:	bf00      	nop
 8004fe4:	e00a      	b.n	8004ffc <DMA_CheckFifoParam+0xe8>
      break;
 8004fe6:	bf00      	nop
 8004fe8:	e008      	b.n	8004ffc <DMA_CheckFifoParam+0xe8>
      break;
 8004fea:	bf00      	nop
 8004fec:	e006      	b.n	8004ffc <DMA_CheckFifoParam+0xe8>
      break;
 8004fee:	bf00      	nop
 8004ff0:	e004      	b.n	8004ffc <DMA_CheckFifoParam+0xe8>
      break;
 8004ff2:	bf00      	nop
 8004ff4:	e002      	b.n	8004ffc <DMA_CheckFifoParam+0xe8>
      break;   
 8004ff6:	bf00      	nop
 8004ff8:	e000      	b.n	8004ffc <DMA_CheckFifoParam+0xe8>
      break;
 8004ffa:	bf00      	nop
    }
  } 
  
  return status; 
 8004ffc:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ffe:	4618      	mov	r0, r3
 8005000:	3714      	adds	r7, #20
 8005002:	46bd      	mov	sp, r7
 8005004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005008:	4770      	bx	lr
 800500a:	bf00      	nop

0800500c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800500c:	b580      	push	{r7, lr}
 800500e:	b088      	sub	sp, #32
 8005010:	af00      	add	r7, sp, #0
 8005012:	6078      	str	r0, [r7, #4]
 8005014:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005016:	2300      	movs	r3, #0
 8005018:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800501a:	2300      	movs	r3, #0
 800501c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800501e:	2300      	movs	r3, #0
 8005020:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	4a45      	ldr	r2, [pc, #276]	; (800513c <HAL_GPIO_Init+0x130>)
 8005026:	4293      	cmp	r3, r2
 8005028:	d02b      	beq.n	8005082 <HAL_GPIO_Init+0x76>
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	4a44      	ldr	r2, [pc, #272]	; (8005140 <HAL_GPIO_Init+0x134>)
 800502e:	4293      	cmp	r3, r2
 8005030:	d027      	beq.n	8005082 <HAL_GPIO_Init+0x76>
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	4a43      	ldr	r2, [pc, #268]	; (8005144 <HAL_GPIO_Init+0x138>)
 8005036:	4293      	cmp	r3, r2
 8005038:	d023      	beq.n	8005082 <HAL_GPIO_Init+0x76>
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	4a42      	ldr	r2, [pc, #264]	; (8005148 <HAL_GPIO_Init+0x13c>)
 800503e:	4293      	cmp	r3, r2
 8005040:	d01f      	beq.n	8005082 <HAL_GPIO_Init+0x76>
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	4a41      	ldr	r2, [pc, #260]	; (800514c <HAL_GPIO_Init+0x140>)
 8005046:	4293      	cmp	r3, r2
 8005048:	d01b      	beq.n	8005082 <HAL_GPIO_Init+0x76>
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	4a40      	ldr	r2, [pc, #256]	; (8005150 <HAL_GPIO_Init+0x144>)
 800504e:	4293      	cmp	r3, r2
 8005050:	d017      	beq.n	8005082 <HAL_GPIO_Init+0x76>
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	4a3f      	ldr	r2, [pc, #252]	; (8005154 <HAL_GPIO_Init+0x148>)
 8005056:	4293      	cmp	r3, r2
 8005058:	d013      	beq.n	8005082 <HAL_GPIO_Init+0x76>
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	4a3e      	ldr	r2, [pc, #248]	; (8005158 <HAL_GPIO_Init+0x14c>)
 800505e:	4293      	cmp	r3, r2
 8005060:	d00f      	beq.n	8005082 <HAL_GPIO_Init+0x76>
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	4a3d      	ldr	r2, [pc, #244]	; (800515c <HAL_GPIO_Init+0x150>)
 8005066:	4293      	cmp	r3, r2
 8005068:	d00b      	beq.n	8005082 <HAL_GPIO_Init+0x76>
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	4a3c      	ldr	r2, [pc, #240]	; (8005160 <HAL_GPIO_Init+0x154>)
 800506e:	4293      	cmp	r3, r2
 8005070:	d007      	beq.n	8005082 <HAL_GPIO_Init+0x76>
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	4a3b      	ldr	r2, [pc, #236]	; (8005164 <HAL_GPIO_Init+0x158>)
 8005076:	4293      	cmp	r3, r2
 8005078:	d003      	beq.n	8005082 <HAL_GPIO_Init+0x76>
 800507a:	21b3      	movs	r1, #179	; 0xb3
 800507c:	483a      	ldr	r0, [pc, #232]	; (8005168 <HAL_GPIO_Init+0x15c>)
 800507e:	f7fd fbc6 	bl	800280e <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 8005082:	683b      	ldr	r3, [r7, #0]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	b29b      	uxth	r3, r3
 8005088:	2b00      	cmp	r3, #0
 800508a:	d005      	beq.n	8005098 <HAL_GPIO_Init+0x8c>
 800508c:	683b      	ldr	r3, [r7, #0]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	0c1b      	lsrs	r3, r3, #16
 8005092:	041b      	lsls	r3, r3, #16
 8005094:	2b00      	cmp	r3, #0
 8005096:	d003      	beq.n	80050a0 <HAL_GPIO_Init+0x94>
 8005098:	21b4      	movs	r1, #180	; 0xb4
 800509a:	4833      	ldr	r0, [pc, #204]	; (8005168 <HAL_GPIO_Init+0x15c>)
 800509c:	f7fd fbb7 	bl	800280e <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 80050a0:	683b      	ldr	r3, [r7, #0]
 80050a2:	685b      	ldr	r3, [r3, #4]
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d035      	beq.n	8005114 <HAL_GPIO_Init+0x108>
 80050a8:	683b      	ldr	r3, [r7, #0]
 80050aa:	685b      	ldr	r3, [r3, #4]
 80050ac:	2b01      	cmp	r3, #1
 80050ae:	d031      	beq.n	8005114 <HAL_GPIO_Init+0x108>
 80050b0:	683b      	ldr	r3, [r7, #0]
 80050b2:	685b      	ldr	r3, [r3, #4]
 80050b4:	2b11      	cmp	r3, #17
 80050b6:	d02d      	beq.n	8005114 <HAL_GPIO_Init+0x108>
 80050b8:	683b      	ldr	r3, [r7, #0]
 80050ba:	685b      	ldr	r3, [r3, #4]
 80050bc:	2b02      	cmp	r3, #2
 80050be:	d029      	beq.n	8005114 <HAL_GPIO_Init+0x108>
 80050c0:	683b      	ldr	r3, [r7, #0]
 80050c2:	685b      	ldr	r3, [r3, #4]
 80050c4:	2b12      	cmp	r3, #18
 80050c6:	d025      	beq.n	8005114 <HAL_GPIO_Init+0x108>
 80050c8:	683b      	ldr	r3, [r7, #0]
 80050ca:	685b      	ldr	r3, [r3, #4]
 80050cc:	4a27      	ldr	r2, [pc, #156]	; (800516c <HAL_GPIO_Init+0x160>)
 80050ce:	4293      	cmp	r3, r2
 80050d0:	d020      	beq.n	8005114 <HAL_GPIO_Init+0x108>
 80050d2:	683b      	ldr	r3, [r7, #0]
 80050d4:	685b      	ldr	r3, [r3, #4]
 80050d6:	4a26      	ldr	r2, [pc, #152]	; (8005170 <HAL_GPIO_Init+0x164>)
 80050d8:	4293      	cmp	r3, r2
 80050da:	d01b      	beq.n	8005114 <HAL_GPIO_Init+0x108>
 80050dc:	683b      	ldr	r3, [r7, #0]
 80050de:	685b      	ldr	r3, [r3, #4]
 80050e0:	4a24      	ldr	r2, [pc, #144]	; (8005174 <HAL_GPIO_Init+0x168>)
 80050e2:	4293      	cmp	r3, r2
 80050e4:	d016      	beq.n	8005114 <HAL_GPIO_Init+0x108>
 80050e6:	683b      	ldr	r3, [r7, #0]
 80050e8:	685b      	ldr	r3, [r3, #4]
 80050ea:	4a23      	ldr	r2, [pc, #140]	; (8005178 <HAL_GPIO_Init+0x16c>)
 80050ec:	4293      	cmp	r3, r2
 80050ee:	d011      	beq.n	8005114 <HAL_GPIO_Init+0x108>
 80050f0:	683b      	ldr	r3, [r7, #0]
 80050f2:	685b      	ldr	r3, [r3, #4]
 80050f4:	4a21      	ldr	r2, [pc, #132]	; (800517c <HAL_GPIO_Init+0x170>)
 80050f6:	4293      	cmp	r3, r2
 80050f8:	d00c      	beq.n	8005114 <HAL_GPIO_Init+0x108>
 80050fa:	683b      	ldr	r3, [r7, #0]
 80050fc:	685b      	ldr	r3, [r3, #4]
 80050fe:	4a20      	ldr	r2, [pc, #128]	; (8005180 <HAL_GPIO_Init+0x174>)
 8005100:	4293      	cmp	r3, r2
 8005102:	d007      	beq.n	8005114 <HAL_GPIO_Init+0x108>
 8005104:	683b      	ldr	r3, [r7, #0]
 8005106:	685b      	ldr	r3, [r3, #4]
 8005108:	2b03      	cmp	r3, #3
 800510a:	d003      	beq.n	8005114 <HAL_GPIO_Init+0x108>
 800510c:	21b5      	movs	r1, #181	; 0xb5
 800510e:	4816      	ldr	r0, [pc, #88]	; (8005168 <HAL_GPIO_Init+0x15c>)
 8005110:	f7fd fb7d 	bl	800280e <assert_failed>
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 8005114:	683b      	ldr	r3, [r7, #0]
 8005116:	689b      	ldr	r3, [r3, #8]
 8005118:	2b00      	cmp	r3, #0
 800511a:	d00b      	beq.n	8005134 <HAL_GPIO_Init+0x128>
 800511c:	683b      	ldr	r3, [r7, #0]
 800511e:	689b      	ldr	r3, [r3, #8]
 8005120:	2b01      	cmp	r3, #1
 8005122:	d007      	beq.n	8005134 <HAL_GPIO_Init+0x128>
 8005124:	683b      	ldr	r3, [r7, #0]
 8005126:	689b      	ldr	r3, [r3, #8]
 8005128:	2b02      	cmp	r3, #2
 800512a:	d003      	beq.n	8005134 <HAL_GPIO_Init+0x128>
 800512c:	21b6      	movs	r1, #182	; 0xb6
 800512e:	480e      	ldr	r0, [pc, #56]	; (8005168 <HAL_GPIO_Init+0x15c>)
 8005130:	f7fd fb6d 	bl	800280e <assert_failed>

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005134:	2300      	movs	r3, #0
 8005136:	61fb      	str	r3, [r7, #28]
 8005138:	e270      	b.n	800561c <HAL_GPIO_Init+0x610>
 800513a:	bf00      	nop
 800513c:	40020000 	.word	0x40020000
 8005140:	40020400 	.word	0x40020400
 8005144:	40020800 	.word	0x40020800
 8005148:	40020c00 	.word	0x40020c00
 800514c:	40021000 	.word	0x40021000
 8005150:	40021400 	.word	0x40021400
 8005154:	40021800 	.word	0x40021800
 8005158:	40021c00 	.word	0x40021c00
 800515c:	40022000 	.word	0x40022000
 8005160:	40022400 	.word	0x40022400
 8005164:	40022800 	.word	0x40022800
 8005168:	0800a0f8 	.word	0x0800a0f8
 800516c:	10110000 	.word	0x10110000
 8005170:	10210000 	.word	0x10210000
 8005174:	10310000 	.word	0x10310000
 8005178:	10120000 	.word	0x10120000
 800517c:	10220000 	.word	0x10220000
 8005180:	10320000 	.word	0x10320000
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005184:	2201      	movs	r2, #1
 8005186:	69fb      	ldr	r3, [r7, #28]
 8005188:	fa02 f303 	lsl.w	r3, r2, r3
 800518c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800518e:	683b      	ldr	r3, [r7, #0]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	697a      	ldr	r2, [r7, #20]
 8005194:	4013      	ands	r3, r2
 8005196:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005198:	693a      	ldr	r2, [r7, #16]
 800519a:	697b      	ldr	r3, [r7, #20]
 800519c:	429a      	cmp	r2, r3
 800519e:	f040 823a 	bne.w	8005616 <HAL_GPIO_Init+0x60a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80051a2:	683b      	ldr	r3, [r7, #0]
 80051a4:	685b      	ldr	r3, [r3, #4]
 80051a6:	2b01      	cmp	r3, #1
 80051a8:	d00b      	beq.n	80051c2 <HAL_GPIO_Init+0x1b6>
 80051aa:	683b      	ldr	r3, [r7, #0]
 80051ac:	685b      	ldr	r3, [r3, #4]
 80051ae:	2b02      	cmp	r3, #2
 80051b0:	d007      	beq.n	80051c2 <HAL_GPIO_Init+0x1b6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80051b2:	683b      	ldr	r3, [r7, #0]
 80051b4:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80051b6:	2b11      	cmp	r3, #17
 80051b8:	d003      	beq.n	80051c2 <HAL_GPIO_Init+0x1b6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80051ba:	683b      	ldr	r3, [r7, #0]
 80051bc:	685b      	ldr	r3, [r3, #4]
 80051be:	2b12      	cmp	r3, #18
 80051c0:	d144      	bne.n	800524c <HAL_GPIO_Init+0x240>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 80051c2:	683b      	ldr	r3, [r7, #0]
 80051c4:	68db      	ldr	r3, [r3, #12]
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d00f      	beq.n	80051ea <HAL_GPIO_Init+0x1de>
 80051ca:	683b      	ldr	r3, [r7, #0]
 80051cc:	68db      	ldr	r3, [r3, #12]
 80051ce:	2b01      	cmp	r3, #1
 80051d0:	d00b      	beq.n	80051ea <HAL_GPIO_Init+0x1de>
 80051d2:	683b      	ldr	r3, [r7, #0]
 80051d4:	68db      	ldr	r3, [r3, #12]
 80051d6:	2b02      	cmp	r3, #2
 80051d8:	d007      	beq.n	80051ea <HAL_GPIO_Init+0x1de>
 80051da:	683b      	ldr	r3, [r7, #0]
 80051dc:	68db      	ldr	r3, [r3, #12]
 80051de:	2b03      	cmp	r3, #3
 80051e0:	d003      	beq.n	80051ea <HAL_GPIO_Init+0x1de>
 80051e2:	21c8      	movs	r1, #200	; 0xc8
 80051e4:	489a      	ldr	r0, [pc, #616]	; (8005450 <HAL_GPIO_Init+0x444>)
 80051e6:	f7fd fb12 	bl	800280e <assert_failed>
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	689b      	ldr	r3, [r3, #8]
 80051ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80051f0:	69fb      	ldr	r3, [r7, #28]
 80051f2:	005b      	lsls	r3, r3, #1
 80051f4:	2203      	movs	r2, #3
 80051f6:	fa02 f303 	lsl.w	r3, r2, r3
 80051fa:	43db      	mvns	r3, r3
 80051fc:	69ba      	ldr	r2, [r7, #24]
 80051fe:	4013      	ands	r3, r2
 8005200:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005202:	683b      	ldr	r3, [r7, #0]
 8005204:	68da      	ldr	r2, [r3, #12]
 8005206:	69fb      	ldr	r3, [r7, #28]
 8005208:	005b      	lsls	r3, r3, #1
 800520a:	fa02 f303 	lsl.w	r3, r2, r3
 800520e:	69ba      	ldr	r2, [r7, #24]
 8005210:	4313      	orrs	r3, r2
 8005212:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	69ba      	ldr	r2, [r7, #24]
 8005218:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	685b      	ldr	r3, [r3, #4]
 800521e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005220:	2201      	movs	r2, #1
 8005222:	69fb      	ldr	r3, [r7, #28]
 8005224:	fa02 f303 	lsl.w	r3, r2, r3
 8005228:	43db      	mvns	r3, r3
 800522a:	69ba      	ldr	r2, [r7, #24]
 800522c:	4013      	ands	r3, r2
 800522e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8005230:	683b      	ldr	r3, [r7, #0]
 8005232:	685b      	ldr	r3, [r3, #4]
 8005234:	091b      	lsrs	r3, r3, #4
 8005236:	f003 0201 	and.w	r2, r3, #1
 800523a:	69fb      	ldr	r3, [r7, #28]
 800523c:	fa02 f303 	lsl.w	r3, r2, r3
 8005240:	69ba      	ldr	r2, [r7, #24]
 8005242:	4313      	orrs	r3, r2
 8005244:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	69ba      	ldr	r2, [r7, #24]
 800524a:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	68db      	ldr	r3, [r3, #12]
 8005250:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005252:	69fb      	ldr	r3, [r7, #28]
 8005254:	005b      	lsls	r3, r3, #1
 8005256:	2203      	movs	r2, #3
 8005258:	fa02 f303 	lsl.w	r3, r2, r3
 800525c:	43db      	mvns	r3, r3
 800525e:	69ba      	ldr	r2, [r7, #24]
 8005260:	4013      	ands	r3, r2
 8005262:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005264:	683b      	ldr	r3, [r7, #0]
 8005266:	689a      	ldr	r2, [r3, #8]
 8005268:	69fb      	ldr	r3, [r7, #28]
 800526a:	005b      	lsls	r3, r3, #1
 800526c:	fa02 f303 	lsl.w	r3, r2, r3
 8005270:	69ba      	ldr	r2, [r7, #24]
 8005272:	4313      	orrs	r3, r2
 8005274:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	69ba      	ldr	r2, [r7, #24]
 800527a:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800527c:	683b      	ldr	r3, [r7, #0]
 800527e:	685b      	ldr	r3, [r3, #4]
 8005280:	2b02      	cmp	r3, #2
 8005282:	d004      	beq.n	800528e <HAL_GPIO_Init+0x282>
 8005284:	683b      	ldr	r3, [r7, #0]
 8005286:	685b      	ldr	r3, [r3, #4]
 8005288:	2b12      	cmp	r3, #18
 800528a:	f040 80e3 	bne.w	8005454 <HAL_GPIO_Init+0x448>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 800528e:	683b      	ldr	r3, [r7, #0]
 8005290:	691b      	ldr	r3, [r3, #16]
 8005292:	2b00      	cmp	r3, #0
 8005294:	f000 80b6 	beq.w	8005404 <HAL_GPIO_Init+0x3f8>
 8005298:	683b      	ldr	r3, [r7, #0]
 800529a:	691b      	ldr	r3, [r3, #16]
 800529c:	2b09      	cmp	r3, #9
 800529e:	f000 80b1 	beq.w	8005404 <HAL_GPIO_Init+0x3f8>
 80052a2:	683b      	ldr	r3, [r7, #0]
 80052a4:	691b      	ldr	r3, [r3, #16]
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	f000 80ac 	beq.w	8005404 <HAL_GPIO_Init+0x3f8>
 80052ac:	683b      	ldr	r3, [r7, #0]
 80052ae:	691b      	ldr	r3, [r3, #16]
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	f000 80a7 	beq.w	8005404 <HAL_GPIO_Init+0x3f8>
 80052b6:	683b      	ldr	r3, [r7, #0]
 80052b8:	691b      	ldr	r3, [r3, #16]
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	f000 80a2 	beq.w	8005404 <HAL_GPIO_Init+0x3f8>
 80052c0:	683b      	ldr	r3, [r7, #0]
 80052c2:	691b      	ldr	r3, [r3, #16]
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	f000 809d 	beq.w	8005404 <HAL_GPIO_Init+0x3f8>
 80052ca:	683b      	ldr	r3, [r7, #0]
 80052cc:	691b      	ldr	r3, [r3, #16]
 80052ce:	2b01      	cmp	r3, #1
 80052d0:	f000 8098 	beq.w	8005404 <HAL_GPIO_Init+0x3f8>
 80052d4:	683b      	ldr	r3, [r7, #0]
 80052d6:	691b      	ldr	r3, [r3, #16]
 80052d8:	2b01      	cmp	r3, #1
 80052da:	f000 8093 	beq.w	8005404 <HAL_GPIO_Init+0x3f8>
 80052de:	683b      	ldr	r3, [r7, #0]
 80052e0:	691b      	ldr	r3, [r3, #16]
 80052e2:	2b02      	cmp	r3, #2
 80052e4:	f000 808e 	beq.w	8005404 <HAL_GPIO_Init+0x3f8>
 80052e8:	683b      	ldr	r3, [r7, #0]
 80052ea:	691b      	ldr	r3, [r3, #16]
 80052ec:	2b02      	cmp	r3, #2
 80052ee:	f000 8089 	beq.w	8005404 <HAL_GPIO_Init+0x3f8>
 80052f2:	683b      	ldr	r3, [r7, #0]
 80052f4:	691b      	ldr	r3, [r3, #16]
 80052f6:	2b02      	cmp	r3, #2
 80052f8:	f000 8084 	beq.w	8005404 <HAL_GPIO_Init+0x3f8>
 80052fc:	683b      	ldr	r3, [r7, #0]
 80052fe:	691b      	ldr	r3, [r3, #16]
 8005300:	2b03      	cmp	r3, #3
 8005302:	d07f      	beq.n	8005404 <HAL_GPIO_Init+0x3f8>
 8005304:	683b      	ldr	r3, [r7, #0]
 8005306:	691b      	ldr	r3, [r3, #16]
 8005308:	2b04      	cmp	r3, #4
 800530a:	d07b      	beq.n	8005404 <HAL_GPIO_Init+0x3f8>
 800530c:	683b      	ldr	r3, [r7, #0]
 800530e:	691b      	ldr	r3, [r3, #16]
 8005310:	2b04      	cmp	r3, #4
 8005312:	d077      	beq.n	8005404 <HAL_GPIO_Init+0x3f8>
 8005314:	683b      	ldr	r3, [r7, #0]
 8005316:	691b      	ldr	r3, [r3, #16]
 8005318:	2b04      	cmp	r3, #4
 800531a:	d073      	beq.n	8005404 <HAL_GPIO_Init+0x3f8>
 800531c:	683b      	ldr	r3, [r7, #0]
 800531e:	691b      	ldr	r3, [r3, #16]
 8005320:	2b05      	cmp	r3, #5
 8005322:	d06f      	beq.n	8005404 <HAL_GPIO_Init+0x3f8>
 8005324:	683b      	ldr	r3, [r7, #0]
 8005326:	691b      	ldr	r3, [r3, #16]
 8005328:	2b05      	cmp	r3, #5
 800532a:	d06b      	beq.n	8005404 <HAL_GPIO_Init+0x3f8>
 800532c:	683b      	ldr	r3, [r7, #0]
 800532e:	691b      	ldr	r3, [r3, #16]
 8005330:	2b09      	cmp	r3, #9
 8005332:	d067      	beq.n	8005404 <HAL_GPIO_Init+0x3f8>
 8005334:	683b      	ldr	r3, [r7, #0]
 8005336:	691b      	ldr	r3, [r3, #16]
 8005338:	2b06      	cmp	r3, #6
 800533a:	d063      	beq.n	8005404 <HAL_GPIO_Init+0x3f8>
 800533c:	683b      	ldr	r3, [r7, #0]
 800533e:	691b      	ldr	r3, [r3, #16]
 8005340:	2b09      	cmp	r3, #9
 8005342:	d05f      	beq.n	8005404 <HAL_GPIO_Init+0x3f8>
 8005344:	683b      	ldr	r3, [r7, #0]
 8005346:	691b      	ldr	r3, [r3, #16]
 8005348:	2b07      	cmp	r3, #7
 800534a:	d05b      	beq.n	8005404 <HAL_GPIO_Init+0x3f8>
 800534c:	683b      	ldr	r3, [r7, #0]
 800534e:	691b      	ldr	r3, [r3, #16]
 8005350:	2b07      	cmp	r3, #7
 8005352:	d057      	beq.n	8005404 <HAL_GPIO_Init+0x3f8>
 8005354:	683b      	ldr	r3, [r7, #0]
 8005356:	691b      	ldr	r3, [r3, #16]
 8005358:	2b07      	cmp	r3, #7
 800535a:	d053      	beq.n	8005404 <HAL_GPIO_Init+0x3f8>
 800535c:	683b      	ldr	r3, [r7, #0]
 800535e:	691b      	ldr	r3, [r3, #16]
 8005360:	2b08      	cmp	r3, #8
 8005362:	d04f      	beq.n	8005404 <HAL_GPIO_Init+0x3f8>
 8005364:	683b      	ldr	r3, [r7, #0]
 8005366:	691b      	ldr	r3, [r3, #16]
 8005368:	2b08      	cmp	r3, #8
 800536a:	d04b      	beq.n	8005404 <HAL_GPIO_Init+0x3f8>
 800536c:	683b      	ldr	r3, [r7, #0]
 800536e:	691b      	ldr	r3, [r3, #16]
 8005370:	2b08      	cmp	r3, #8
 8005372:	d047      	beq.n	8005404 <HAL_GPIO_Init+0x3f8>
 8005374:	683b      	ldr	r3, [r7, #0]
 8005376:	691b      	ldr	r3, [r3, #16]
 8005378:	2b09      	cmp	r3, #9
 800537a:	d043      	beq.n	8005404 <HAL_GPIO_Init+0x3f8>
 800537c:	683b      	ldr	r3, [r7, #0]
 800537e:	691b      	ldr	r3, [r3, #16]
 8005380:	2b09      	cmp	r3, #9
 8005382:	d03f      	beq.n	8005404 <HAL_GPIO_Init+0x3f8>
 8005384:	683b      	ldr	r3, [r7, #0]
 8005386:	691b      	ldr	r3, [r3, #16]
 8005388:	2b0a      	cmp	r3, #10
 800538a:	d03b      	beq.n	8005404 <HAL_GPIO_Init+0x3f8>
 800538c:	683b      	ldr	r3, [r7, #0]
 800538e:	691b      	ldr	r3, [r3, #16]
 8005390:	2b0a      	cmp	r3, #10
 8005392:	d037      	beq.n	8005404 <HAL_GPIO_Init+0x3f8>
 8005394:	683b      	ldr	r3, [r7, #0]
 8005396:	691b      	ldr	r3, [r3, #16]
 8005398:	2b0b      	cmp	r3, #11
 800539a:	d033      	beq.n	8005404 <HAL_GPIO_Init+0x3f8>
 800539c:	683b      	ldr	r3, [r7, #0]
 800539e:	691b      	ldr	r3, [r3, #16]
 80053a0:	2b0c      	cmp	r3, #12
 80053a2:	d02f      	beq.n	8005404 <HAL_GPIO_Init+0x3f8>
 80053a4:	683b      	ldr	r3, [r7, #0]
 80053a6:	691b      	ldr	r3, [r3, #16]
 80053a8:	2b0c      	cmp	r3, #12
 80053aa:	d02b      	beq.n	8005404 <HAL_GPIO_Init+0x3f8>
 80053ac:	683b      	ldr	r3, [r7, #0]
 80053ae:	691b      	ldr	r3, [r3, #16]
 80053b0:	2b0d      	cmp	r3, #13
 80053b2:	d027      	beq.n	8005404 <HAL_GPIO_Init+0x3f8>
 80053b4:	683b      	ldr	r3, [r7, #0]
 80053b6:	691b      	ldr	r3, [r3, #16]
 80053b8:	2b0f      	cmp	r3, #15
 80053ba:	d023      	beq.n	8005404 <HAL_GPIO_Init+0x3f8>
 80053bc:	683b      	ldr	r3, [r7, #0]
 80053be:	691b      	ldr	r3, [r3, #16]
 80053c0:	2b05      	cmp	r3, #5
 80053c2:	d01f      	beq.n	8005404 <HAL_GPIO_Init+0x3f8>
 80053c4:	683b      	ldr	r3, [r7, #0]
 80053c6:	691b      	ldr	r3, [r3, #16]
 80053c8:	2b05      	cmp	r3, #5
 80053ca:	d01b      	beq.n	8005404 <HAL_GPIO_Init+0x3f8>
 80053cc:	683b      	ldr	r3, [r7, #0]
 80053ce:	691b      	ldr	r3, [r3, #16]
 80053d0:	2b05      	cmp	r3, #5
 80053d2:	d017      	beq.n	8005404 <HAL_GPIO_Init+0x3f8>
 80053d4:	683b      	ldr	r3, [r7, #0]
 80053d6:	691b      	ldr	r3, [r3, #16]
 80053d8:	2b08      	cmp	r3, #8
 80053da:	d013      	beq.n	8005404 <HAL_GPIO_Init+0x3f8>
 80053dc:	683b      	ldr	r3, [r7, #0]
 80053de:	691b      	ldr	r3, [r3, #16]
 80053e0:	2b08      	cmp	r3, #8
 80053e2:	d00f      	beq.n	8005404 <HAL_GPIO_Init+0x3f8>
 80053e4:	683b      	ldr	r3, [r7, #0]
 80053e6:	691b      	ldr	r3, [r3, #16]
 80053e8:	2b0c      	cmp	r3, #12
 80053ea:	d00b      	beq.n	8005404 <HAL_GPIO_Init+0x3f8>
 80053ec:	683b      	ldr	r3, [r7, #0]
 80053ee:	691b      	ldr	r3, [r3, #16]
 80053f0:	2b06      	cmp	r3, #6
 80053f2:	d007      	beq.n	8005404 <HAL_GPIO_Init+0x3f8>
 80053f4:	683b      	ldr	r3, [r7, #0]
 80053f6:	691b      	ldr	r3, [r3, #16]
 80053f8:	2b0e      	cmp	r3, #14
 80053fa:	d003      	beq.n	8005404 <HAL_GPIO_Init+0x3f8>
 80053fc:	21e0      	movs	r1, #224	; 0xe0
 80053fe:	4814      	ldr	r0, [pc, #80]	; (8005450 <HAL_GPIO_Init+0x444>)
 8005400:	f7fd fa05 	bl	800280e <assert_failed>
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005404:	69fb      	ldr	r3, [r7, #28]
 8005406:	08da      	lsrs	r2, r3, #3
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	3208      	adds	r2, #8
 800540c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005410:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8005412:	69fb      	ldr	r3, [r7, #28]
 8005414:	f003 0307 	and.w	r3, r3, #7
 8005418:	009b      	lsls	r3, r3, #2
 800541a:	220f      	movs	r2, #15
 800541c:	fa02 f303 	lsl.w	r3, r2, r3
 8005420:	43db      	mvns	r3, r3
 8005422:	69ba      	ldr	r2, [r7, #24]
 8005424:	4013      	ands	r3, r2
 8005426:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005428:	683b      	ldr	r3, [r7, #0]
 800542a:	691a      	ldr	r2, [r3, #16]
 800542c:	69fb      	ldr	r3, [r7, #28]
 800542e:	f003 0307 	and.w	r3, r3, #7
 8005432:	009b      	lsls	r3, r3, #2
 8005434:	fa02 f303 	lsl.w	r3, r2, r3
 8005438:	69ba      	ldr	r2, [r7, #24]
 800543a:	4313      	orrs	r3, r2
 800543c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800543e:	69fb      	ldr	r3, [r7, #28]
 8005440:	08da      	lsrs	r2, r3, #3
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	3208      	adds	r2, #8
 8005446:	69b9      	ldr	r1, [r7, #24]
 8005448:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800544c:	e002      	b.n	8005454 <HAL_GPIO_Init+0x448>
 800544e:	bf00      	nop
 8005450:	0800a0f8 	.word	0x0800a0f8
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800545a:	69fb      	ldr	r3, [r7, #28]
 800545c:	005b      	lsls	r3, r3, #1
 800545e:	2203      	movs	r2, #3
 8005460:	fa02 f303 	lsl.w	r3, r2, r3
 8005464:	43db      	mvns	r3, r3
 8005466:	69ba      	ldr	r2, [r7, #24]
 8005468:	4013      	ands	r3, r2
 800546a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800546c:	683b      	ldr	r3, [r7, #0]
 800546e:	685b      	ldr	r3, [r3, #4]
 8005470:	f003 0203 	and.w	r2, r3, #3
 8005474:	69fb      	ldr	r3, [r7, #28]
 8005476:	005b      	lsls	r3, r3, #1
 8005478:	fa02 f303 	lsl.w	r3, r2, r3
 800547c:	69ba      	ldr	r2, [r7, #24]
 800547e:	4313      	orrs	r3, r2
 8005480:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	69ba      	ldr	r2, [r7, #24]
 8005486:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8005488:	683b      	ldr	r3, [r7, #0]
 800548a:	685b      	ldr	r3, [r3, #4]
 800548c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005490:	2b00      	cmp	r3, #0
 8005492:	f000 80c0 	beq.w	8005616 <HAL_GPIO_Init+0x60a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005496:	2300      	movs	r3, #0
 8005498:	60fb      	str	r3, [r7, #12]
 800549a:	4b65      	ldr	r3, [pc, #404]	; (8005630 <HAL_GPIO_Init+0x624>)
 800549c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800549e:	4a64      	ldr	r2, [pc, #400]	; (8005630 <HAL_GPIO_Init+0x624>)
 80054a0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80054a4:	6453      	str	r3, [r2, #68]	; 0x44
 80054a6:	4b62      	ldr	r3, [pc, #392]	; (8005630 <HAL_GPIO_Init+0x624>)
 80054a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80054aa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80054ae:	60fb      	str	r3, [r7, #12]
 80054b0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80054b2:	4a60      	ldr	r2, [pc, #384]	; (8005634 <HAL_GPIO_Init+0x628>)
 80054b4:	69fb      	ldr	r3, [r7, #28]
 80054b6:	089b      	lsrs	r3, r3, #2
 80054b8:	3302      	adds	r3, #2
 80054ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80054be:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80054c0:	69fb      	ldr	r3, [r7, #28]
 80054c2:	f003 0303 	and.w	r3, r3, #3
 80054c6:	009b      	lsls	r3, r3, #2
 80054c8:	220f      	movs	r2, #15
 80054ca:	fa02 f303 	lsl.w	r3, r2, r3
 80054ce:	43db      	mvns	r3, r3
 80054d0:	69ba      	ldr	r2, [r7, #24]
 80054d2:	4013      	ands	r3, r2
 80054d4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	4a57      	ldr	r2, [pc, #348]	; (8005638 <HAL_GPIO_Init+0x62c>)
 80054da:	4293      	cmp	r3, r2
 80054dc:	d037      	beq.n	800554e <HAL_GPIO_Init+0x542>
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	4a56      	ldr	r2, [pc, #344]	; (800563c <HAL_GPIO_Init+0x630>)
 80054e2:	4293      	cmp	r3, r2
 80054e4:	d031      	beq.n	800554a <HAL_GPIO_Init+0x53e>
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	4a55      	ldr	r2, [pc, #340]	; (8005640 <HAL_GPIO_Init+0x634>)
 80054ea:	4293      	cmp	r3, r2
 80054ec:	d02b      	beq.n	8005546 <HAL_GPIO_Init+0x53a>
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	4a54      	ldr	r2, [pc, #336]	; (8005644 <HAL_GPIO_Init+0x638>)
 80054f2:	4293      	cmp	r3, r2
 80054f4:	d025      	beq.n	8005542 <HAL_GPIO_Init+0x536>
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	4a53      	ldr	r2, [pc, #332]	; (8005648 <HAL_GPIO_Init+0x63c>)
 80054fa:	4293      	cmp	r3, r2
 80054fc:	d01f      	beq.n	800553e <HAL_GPIO_Init+0x532>
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	4a52      	ldr	r2, [pc, #328]	; (800564c <HAL_GPIO_Init+0x640>)
 8005502:	4293      	cmp	r3, r2
 8005504:	d019      	beq.n	800553a <HAL_GPIO_Init+0x52e>
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	4a51      	ldr	r2, [pc, #324]	; (8005650 <HAL_GPIO_Init+0x644>)
 800550a:	4293      	cmp	r3, r2
 800550c:	d013      	beq.n	8005536 <HAL_GPIO_Init+0x52a>
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	4a50      	ldr	r2, [pc, #320]	; (8005654 <HAL_GPIO_Init+0x648>)
 8005512:	4293      	cmp	r3, r2
 8005514:	d00d      	beq.n	8005532 <HAL_GPIO_Init+0x526>
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	4a4f      	ldr	r2, [pc, #316]	; (8005658 <HAL_GPIO_Init+0x64c>)
 800551a:	4293      	cmp	r3, r2
 800551c:	d007      	beq.n	800552e <HAL_GPIO_Init+0x522>
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	4a4e      	ldr	r2, [pc, #312]	; (800565c <HAL_GPIO_Init+0x650>)
 8005522:	4293      	cmp	r3, r2
 8005524:	d101      	bne.n	800552a <HAL_GPIO_Init+0x51e>
 8005526:	2309      	movs	r3, #9
 8005528:	e012      	b.n	8005550 <HAL_GPIO_Init+0x544>
 800552a:	230a      	movs	r3, #10
 800552c:	e010      	b.n	8005550 <HAL_GPIO_Init+0x544>
 800552e:	2308      	movs	r3, #8
 8005530:	e00e      	b.n	8005550 <HAL_GPIO_Init+0x544>
 8005532:	2307      	movs	r3, #7
 8005534:	e00c      	b.n	8005550 <HAL_GPIO_Init+0x544>
 8005536:	2306      	movs	r3, #6
 8005538:	e00a      	b.n	8005550 <HAL_GPIO_Init+0x544>
 800553a:	2305      	movs	r3, #5
 800553c:	e008      	b.n	8005550 <HAL_GPIO_Init+0x544>
 800553e:	2304      	movs	r3, #4
 8005540:	e006      	b.n	8005550 <HAL_GPIO_Init+0x544>
 8005542:	2303      	movs	r3, #3
 8005544:	e004      	b.n	8005550 <HAL_GPIO_Init+0x544>
 8005546:	2302      	movs	r3, #2
 8005548:	e002      	b.n	8005550 <HAL_GPIO_Init+0x544>
 800554a:	2301      	movs	r3, #1
 800554c:	e000      	b.n	8005550 <HAL_GPIO_Init+0x544>
 800554e:	2300      	movs	r3, #0
 8005550:	69fa      	ldr	r2, [r7, #28]
 8005552:	f002 0203 	and.w	r2, r2, #3
 8005556:	0092      	lsls	r2, r2, #2
 8005558:	4093      	lsls	r3, r2
 800555a:	69ba      	ldr	r2, [r7, #24]
 800555c:	4313      	orrs	r3, r2
 800555e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005560:	4934      	ldr	r1, [pc, #208]	; (8005634 <HAL_GPIO_Init+0x628>)
 8005562:	69fb      	ldr	r3, [r7, #28]
 8005564:	089b      	lsrs	r3, r3, #2
 8005566:	3302      	adds	r3, #2
 8005568:	69ba      	ldr	r2, [r7, #24]
 800556a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800556e:	4b3c      	ldr	r3, [pc, #240]	; (8005660 <HAL_GPIO_Init+0x654>)
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005574:	693b      	ldr	r3, [r7, #16]
 8005576:	43db      	mvns	r3, r3
 8005578:	69ba      	ldr	r2, [r7, #24]
 800557a:	4013      	ands	r3, r2
 800557c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800557e:	683b      	ldr	r3, [r7, #0]
 8005580:	685b      	ldr	r3, [r3, #4]
 8005582:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005586:	2b00      	cmp	r3, #0
 8005588:	d003      	beq.n	8005592 <HAL_GPIO_Init+0x586>
        {
          temp |= iocurrent;
 800558a:	69ba      	ldr	r2, [r7, #24]
 800558c:	693b      	ldr	r3, [r7, #16]
 800558e:	4313      	orrs	r3, r2
 8005590:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005592:	4a33      	ldr	r2, [pc, #204]	; (8005660 <HAL_GPIO_Init+0x654>)
 8005594:	69bb      	ldr	r3, [r7, #24]
 8005596:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8005598:	4b31      	ldr	r3, [pc, #196]	; (8005660 <HAL_GPIO_Init+0x654>)
 800559a:	685b      	ldr	r3, [r3, #4]
 800559c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800559e:	693b      	ldr	r3, [r7, #16]
 80055a0:	43db      	mvns	r3, r3
 80055a2:	69ba      	ldr	r2, [r7, #24]
 80055a4:	4013      	ands	r3, r2
 80055a6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80055a8:	683b      	ldr	r3, [r7, #0]
 80055aa:	685b      	ldr	r3, [r3, #4]
 80055ac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d003      	beq.n	80055bc <HAL_GPIO_Init+0x5b0>
        {
          temp |= iocurrent;
 80055b4:	69ba      	ldr	r2, [r7, #24]
 80055b6:	693b      	ldr	r3, [r7, #16]
 80055b8:	4313      	orrs	r3, r2
 80055ba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80055bc:	4a28      	ldr	r2, [pc, #160]	; (8005660 <HAL_GPIO_Init+0x654>)
 80055be:	69bb      	ldr	r3, [r7, #24]
 80055c0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80055c2:	4b27      	ldr	r3, [pc, #156]	; (8005660 <HAL_GPIO_Init+0x654>)
 80055c4:	689b      	ldr	r3, [r3, #8]
 80055c6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80055c8:	693b      	ldr	r3, [r7, #16]
 80055ca:	43db      	mvns	r3, r3
 80055cc:	69ba      	ldr	r2, [r7, #24]
 80055ce:	4013      	ands	r3, r2
 80055d0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80055d2:	683b      	ldr	r3, [r7, #0]
 80055d4:	685b      	ldr	r3, [r3, #4]
 80055d6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d003      	beq.n	80055e6 <HAL_GPIO_Init+0x5da>
        {
          temp |= iocurrent;
 80055de:	69ba      	ldr	r2, [r7, #24]
 80055e0:	693b      	ldr	r3, [r7, #16]
 80055e2:	4313      	orrs	r3, r2
 80055e4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80055e6:	4a1e      	ldr	r2, [pc, #120]	; (8005660 <HAL_GPIO_Init+0x654>)
 80055e8:	69bb      	ldr	r3, [r7, #24]
 80055ea:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80055ec:	4b1c      	ldr	r3, [pc, #112]	; (8005660 <HAL_GPIO_Init+0x654>)
 80055ee:	68db      	ldr	r3, [r3, #12]
 80055f0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80055f2:	693b      	ldr	r3, [r7, #16]
 80055f4:	43db      	mvns	r3, r3
 80055f6:	69ba      	ldr	r2, [r7, #24]
 80055f8:	4013      	ands	r3, r2
 80055fa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80055fc:	683b      	ldr	r3, [r7, #0]
 80055fe:	685b      	ldr	r3, [r3, #4]
 8005600:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005604:	2b00      	cmp	r3, #0
 8005606:	d003      	beq.n	8005610 <HAL_GPIO_Init+0x604>
        {
          temp |= iocurrent;
 8005608:	69ba      	ldr	r2, [r7, #24]
 800560a:	693b      	ldr	r3, [r7, #16]
 800560c:	4313      	orrs	r3, r2
 800560e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005610:	4a13      	ldr	r2, [pc, #76]	; (8005660 <HAL_GPIO_Init+0x654>)
 8005612:	69bb      	ldr	r3, [r7, #24]
 8005614:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005616:	69fb      	ldr	r3, [r7, #28]
 8005618:	3301      	adds	r3, #1
 800561a:	61fb      	str	r3, [r7, #28]
 800561c:	69fb      	ldr	r3, [r7, #28]
 800561e:	2b0f      	cmp	r3, #15
 8005620:	f67f adb0 	bls.w	8005184 <HAL_GPIO_Init+0x178>
      }
    }
  }
}
 8005624:	bf00      	nop
 8005626:	bf00      	nop
 8005628:	3720      	adds	r7, #32
 800562a:	46bd      	mov	sp, r7
 800562c:	bd80      	pop	{r7, pc}
 800562e:	bf00      	nop
 8005630:	40023800 	.word	0x40023800
 8005634:	40013800 	.word	0x40013800
 8005638:	40020000 	.word	0x40020000
 800563c:	40020400 	.word	0x40020400
 8005640:	40020800 	.word	0x40020800
 8005644:	40020c00 	.word	0x40020c00
 8005648:	40021000 	.word	0x40021000
 800564c:	40021400 	.word	0x40021400
 8005650:	40021800 	.word	0x40021800
 8005654:	40021c00 	.word	0x40021c00
 8005658:	40022000 	.word	0x40022000
 800565c:	40022400 	.word	0x40022400
 8005660:	40013c00 	.word	0x40013c00

08005664 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005664:	b580      	push	{r7, lr}
 8005666:	b084      	sub	sp, #16
 8005668:	af00      	add	r7, sp, #0
 800566a:	6078      	str	r0, [r7, #4]
 800566c:	460b      	mov	r3, r1
 800566e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8005670:	887b      	ldrh	r3, [r7, #2]
 8005672:	2b00      	cmp	r3, #0
 8005674:	d004      	beq.n	8005680 <HAL_GPIO_ReadPin+0x1c>
 8005676:	887b      	ldrh	r3, [r7, #2]
 8005678:	0c1b      	lsrs	r3, r3, #16
 800567a:	041b      	lsls	r3, r3, #16
 800567c:	2b00      	cmp	r3, #0
 800567e:	d004      	beq.n	800568a <HAL_GPIO_ReadPin+0x26>
 8005680:	f44f 71bf 	mov.w	r1, #382	; 0x17e
 8005684:	4809      	ldr	r0, [pc, #36]	; (80056ac <HAL_GPIO_ReadPin+0x48>)
 8005686:	f7fd f8c2 	bl	800280e <assert_failed>

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	691a      	ldr	r2, [r3, #16]
 800568e:	887b      	ldrh	r3, [r7, #2]
 8005690:	4013      	ands	r3, r2
 8005692:	2b00      	cmp	r3, #0
 8005694:	d002      	beq.n	800569c <HAL_GPIO_ReadPin+0x38>
  {
    bitstatus = GPIO_PIN_SET;
 8005696:	2301      	movs	r3, #1
 8005698:	73fb      	strb	r3, [r7, #15]
 800569a:	e001      	b.n	80056a0 <HAL_GPIO_ReadPin+0x3c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800569c:	2300      	movs	r3, #0
 800569e:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80056a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80056a2:	4618      	mov	r0, r3
 80056a4:	3710      	adds	r7, #16
 80056a6:	46bd      	mov	sp, r7
 80056a8:	bd80      	pop	{r7, pc}
 80056aa:	bf00      	nop
 80056ac:	0800a0f8 	.word	0x0800a0f8

080056b0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80056b0:	b580      	push	{r7, lr}
 80056b2:	b082      	sub	sp, #8
 80056b4:	af00      	add	r7, sp, #0
 80056b6:	6078      	str	r0, [r7, #4]
 80056b8:	460b      	mov	r3, r1
 80056ba:	807b      	strh	r3, [r7, #2]
 80056bc:	4613      	mov	r3, r2
 80056be:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 80056c0:	887b      	ldrh	r3, [r7, #2]
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d004      	beq.n	80056d0 <HAL_GPIO_WritePin+0x20>
 80056c6:	887b      	ldrh	r3, [r7, #2]
 80056c8:	0c1b      	lsrs	r3, r3, #16
 80056ca:	041b      	lsls	r3, r3, #16
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d004      	beq.n	80056da <HAL_GPIO_WritePin+0x2a>
 80056d0:	f240 119f 	movw	r1, #415	; 0x19f
 80056d4:	480e      	ldr	r0, [pc, #56]	; (8005710 <HAL_GPIO_WritePin+0x60>)
 80056d6:	f7fd f89a 	bl	800280e <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 80056da:	787b      	ldrb	r3, [r7, #1]
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d007      	beq.n	80056f0 <HAL_GPIO_WritePin+0x40>
 80056e0:	787b      	ldrb	r3, [r7, #1]
 80056e2:	2b01      	cmp	r3, #1
 80056e4:	d004      	beq.n	80056f0 <HAL_GPIO_WritePin+0x40>
 80056e6:	f44f 71d0 	mov.w	r1, #416	; 0x1a0
 80056ea:	4809      	ldr	r0, [pc, #36]	; (8005710 <HAL_GPIO_WritePin+0x60>)
 80056ec:	f7fd f88f 	bl	800280e <assert_failed>

  if(PinState != GPIO_PIN_RESET)
 80056f0:	787b      	ldrb	r3, [r7, #1]
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d003      	beq.n	80056fe <HAL_GPIO_WritePin+0x4e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80056f6:	887a      	ldrh	r2, [r7, #2]
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80056fc:	e003      	b.n	8005706 <HAL_GPIO_WritePin+0x56>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80056fe:	887b      	ldrh	r3, [r7, #2]
 8005700:	041a      	lsls	r2, r3, #16
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	619a      	str	r2, [r3, #24]
}
 8005706:	bf00      	nop
 8005708:	3708      	adds	r7, #8
 800570a:	46bd      	mov	sp, r7
 800570c:	bd80      	pop	{r7, pc}
 800570e:	bf00      	nop
 8005710:	0800a0f8 	.word	0x0800a0f8

08005714 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005714:	b580      	push	{r7, lr}
 8005716:	b082      	sub	sp, #8
 8005718:	af00      	add	r7, sp, #0
 800571a:	4603      	mov	r3, r0
 800571c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800571e:	4b08      	ldr	r3, [pc, #32]	; (8005740 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005720:	695a      	ldr	r2, [r3, #20]
 8005722:	88fb      	ldrh	r3, [r7, #6]
 8005724:	4013      	ands	r3, r2
 8005726:	2b00      	cmp	r3, #0
 8005728:	d006      	beq.n	8005738 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800572a:	4a05      	ldr	r2, [pc, #20]	; (8005740 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800572c:	88fb      	ldrh	r3, [r7, #6]
 800572e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005730:	88fb      	ldrh	r3, [r7, #6]
 8005732:	4618      	mov	r0, r3
 8005734:	f7fc fe36 	bl	80023a4 <HAL_GPIO_EXTI_Callback>
  }
}
 8005738:	bf00      	nop
 800573a:	3708      	adds	r7, #8
 800573c:	46bd      	mov	sp, r7
 800573e:	bd80      	pop	{r7, pc}
 8005740:	40013c00 	.word	0x40013c00

08005744 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005744:	b580      	push	{r7, lr}
 8005746:	b084      	sub	sp, #16
 8005748:	af00      	add	r7, sp, #0
 800574a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	2b00      	cmp	r3, #0
 8005750:	d101      	bne.n	8005756 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005752:	2301      	movs	r3, #1
 8005754:	e1be      	b.n	8005ad4 <HAL_I2C_Init+0x390>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	4a9f      	ldr	r2, [pc, #636]	; (80059d8 <HAL_I2C_Init+0x294>)
 800575c:	4293      	cmp	r3, r2
 800575e:	d00e      	beq.n	800577e <HAL_I2C_Init+0x3a>
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	4a9d      	ldr	r2, [pc, #628]	; (80059dc <HAL_I2C_Init+0x298>)
 8005766:	4293      	cmp	r3, r2
 8005768:	d009      	beq.n	800577e <HAL_I2C_Init+0x3a>
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	4a9c      	ldr	r2, [pc, #624]	; (80059e0 <HAL_I2C_Init+0x29c>)
 8005770:	4293      	cmp	r3, r2
 8005772:	d004      	beq.n	800577e <HAL_I2C_Init+0x3a>
 8005774:	f240 11bf 	movw	r1, #447	; 0x1bf
 8005778:	489a      	ldr	r0, [pc, #616]	; (80059e4 <HAL_I2C_Init+0x2a0>)
 800577a:	f7fd f848 	bl	800280e <assert_failed>
  assert_param(IS_I2C_CLOCK_SPEED(hi2c->Init.ClockSpeed));
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	685b      	ldr	r3, [r3, #4]
 8005782:	2b00      	cmp	r3, #0
 8005784:	d004      	beq.n	8005790 <HAL_I2C_Init+0x4c>
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	685b      	ldr	r3, [r3, #4]
 800578a:	4a97      	ldr	r2, [pc, #604]	; (80059e8 <HAL_I2C_Init+0x2a4>)
 800578c:	4293      	cmp	r3, r2
 800578e:	d904      	bls.n	800579a <HAL_I2C_Init+0x56>
 8005790:	f44f 71e0 	mov.w	r1, #448	; 0x1c0
 8005794:	4893      	ldr	r0, [pc, #588]	; (80059e4 <HAL_I2C_Init+0x2a0>)
 8005796:	f7fd f83a 	bl	800280e <assert_failed>
  assert_param(IS_I2C_DUTY_CYCLE(hi2c->Init.DutyCycle));
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	689b      	ldr	r3, [r3, #8]
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d009      	beq.n	80057b6 <HAL_I2C_Init+0x72>
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	689b      	ldr	r3, [r3, #8]
 80057a6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80057aa:	d004      	beq.n	80057b6 <HAL_I2C_Init+0x72>
 80057ac:	f240 11c1 	movw	r1, #449	; 0x1c1
 80057b0:	488c      	ldr	r0, [pc, #560]	; (80059e4 <HAL_I2C_Init+0x2a0>)
 80057b2:	f7fd f82c 	bl	800280e <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS1(hi2c->Init.OwnAddress1));
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	68db      	ldr	r3, [r3, #12]
 80057ba:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80057be:	f023 0303 	bic.w	r3, r3, #3
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d004      	beq.n	80057d0 <HAL_I2C_Init+0x8c>
 80057c6:	f44f 71e1 	mov.w	r1, #450	; 0x1c2
 80057ca:	4886      	ldr	r0, [pc, #536]	; (80059e4 <HAL_I2C_Init+0x2a0>)
 80057cc:	f7fd f81f 	bl	800280e <assert_failed>
  assert_param(IS_I2C_ADDRESSING_MODE(hi2c->Init.AddressingMode));
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	691b      	ldr	r3, [r3, #16]
 80057d4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80057d8:	d009      	beq.n	80057ee <HAL_I2C_Init+0xaa>
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	691b      	ldr	r3, [r3, #16]
 80057de:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80057e2:	d004      	beq.n	80057ee <HAL_I2C_Init+0xaa>
 80057e4:	f240 11c3 	movw	r1, #451	; 0x1c3
 80057e8:	487e      	ldr	r0, [pc, #504]	; (80059e4 <HAL_I2C_Init+0x2a0>)
 80057ea:	f7fd f810 	bl	800280e <assert_failed>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	695b      	ldr	r3, [r3, #20]
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d008      	beq.n	8005808 <HAL_I2C_Init+0xc4>
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	695b      	ldr	r3, [r3, #20]
 80057fa:	2b01      	cmp	r3, #1
 80057fc:	d004      	beq.n	8005808 <HAL_I2C_Init+0xc4>
 80057fe:	f44f 71e2 	mov.w	r1, #452	; 0x1c4
 8005802:	4878      	ldr	r0, [pc, #480]	; (80059e4 <HAL_I2C_Init+0x2a0>)
 8005804:	f7fd f803 	bl	800280e <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	699b      	ldr	r3, [r3, #24]
 800580c:	f023 03fe 	bic.w	r3, r3, #254	; 0xfe
 8005810:	2b00      	cmp	r3, #0
 8005812:	d004      	beq.n	800581e <HAL_I2C_Init+0xda>
 8005814:	f240 11c5 	movw	r1, #453	; 0x1c5
 8005818:	4872      	ldr	r0, [pc, #456]	; (80059e4 <HAL_I2C_Init+0x2a0>)
 800581a:	f7fc fff8 	bl	800280e <assert_failed>
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	69db      	ldr	r3, [r3, #28]
 8005822:	2b00      	cmp	r3, #0
 8005824:	d008      	beq.n	8005838 <HAL_I2C_Init+0xf4>
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	69db      	ldr	r3, [r3, #28]
 800582a:	2b40      	cmp	r3, #64	; 0x40
 800582c:	d004      	beq.n	8005838 <HAL_I2C_Init+0xf4>
 800582e:	f44f 71e3 	mov.w	r1, #454	; 0x1c6
 8005832:	486c      	ldr	r0, [pc, #432]	; (80059e4 <HAL_I2C_Init+0x2a0>)
 8005834:	f7fc ffeb 	bl	800280e <assert_failed>
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	6a1b      	ldr	r3, [r3, #32]
 800583c:	2b00      	cmp	r3, #0
 800583e:	d008      	beq.n	8005852 <HAL_I2C_Init+0x10e>
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	6a1b      	ldr	r3, [r3, #32]
 8005844:	2b80      	cmp	r3, #128	; 0x80
 8005846:	d004      	beq.n	8005852 <HAL_I2C_Init+0x10e>
 8005848:	f240 11c7 	movw	r1, #455	; 0x1c7
 800584c:	4865      	ldr	r0, [pc, #404]	; (80059e4 <HAL_I2C_Init+0x2a0>)
 800584e:	f7fc ffde 	bl	800280e <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005858:	b2db      	uxtb	r3, r3
 800585a:	2b00      	cmp	r3, #0
 800585c:	d106      	bne.n	800586c <HAL_I2C_Init+0x128>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	2200      	movs	r2, #0
 8005862:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8005866:	6878      	ldr	r0, [r7, #4]
 8005868:	f7fc faa8 	bl	8001dbc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	2224      	movs	r2, #36	; 0x24
 8005870:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	681a      	ldr	r2, [r3, #0]
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	f022 0201 	bic.w	r2, r2, #1
 8005882:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	681a      	ldr	r2, [r3, #0]
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005892:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	681a      	ldr	r2, [r3, #0]
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80058a2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80058a4:	f000 ffdc 	bl	8006860 <HAL_RCC_GetPCLK1Freq>
 80058a8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	685b      	ldr	r3, [r3, #4]
 80058ae:	4a4f      	ldr	r2, [pc, #316]	; (80059ec <HAL_I2C_Init+0x2a8>)
 80058b0:	4293      	cmp	r3, r2
 80058b2:	d807      	bhi.n	80058c4 <HAL_I2C_Init+0x180>
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	4a4e      	ldr	r2, [pc, #312]	; (80059f0 <HAL_I2C_Init+0x2ac>)
 80058b8:	4293      	cmp	r3, r2
 80058ba:	bf94      	ite	ls
 80058bc:	2301      	movls	r3, #1
 80058be:	2300      	movhi	r3, #0
 80058c0:	b2db      	uxtb	r3, r3
 80058c2:	e006      	b.n	80058d2 <HAL_I2C_Init+0x18e>
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	4a4b      	ldr	r2, [pc, #300]	; (80059f4 <HAL_I2C_Init+0x2b0>)
 80058c8:	4293      	cmp	r3, r2
 80058ca:	bf94      	ite	ls
 80058cc:	2301      	movls	r3, #1
 80058ce:	2300      	movhi	r3, #0
 80058d0:	b2db      	uxtb	r3, r3
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d001      	beq.n	80058da <HAL_I2C_Init+0x196>
  {
    return HAL_ERROR;
 80058d6:	2301      	movs	r3, #1
 80058d8:	e0fc      	b.n	8005ad4 <HAL_I2C_Init+0x390>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	4a46      	ldr	r2, [pc, #280]	; (80059f8 <HAL_I2C_Init+0x2b4>)
 80058de:	fba2 2303 	umull	r2, r3, r2, r3
 80058e2:	0c9b      	lsrs	r3, r3, #18
 80058e4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	685b      	ldr	r3, [r3, #4]
 80058ec:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	68ba      	ldr	r2, [r7, #8]
 80058f6:	430a      	orrs	r2, r1
 80058f8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	6a1b      	ldr	r3, [r3, #32]
 8005900:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	685b      	ldr	r3, [r3, #4]
 8005908:	4a38      	ldr	r2, [pc, #224]	; (80059ec <HAL_I2C_Init+0x2a8>)
 800590a:	4293      	cmp	r3, r2
 800590c:	d802      	bhi.n	8005914 <HAL_I2C_Init+0x1d0>
 800590e:	68bb      	ldr	r3, [r7, #8]
 8005910:	3301      	adds	r3, #1
 8005912:	e009      	b.n	8005928 <HAL_I2C_Init+0x1e4>
 8005914:	68bb      	ldr	r3, [r7, #8]
 8005916:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800591a:	fb02 f303 	mul.w	r3, r2, r3
 800591e:	4a37      	ldr	r2, [pc, #220]	; (80059fc <HAL_I2C_Init+0x2b8>)
 8005920:	fba2 2303 	umull	r2, r3, r2, r3
 8005924:	099b      	lsrs	r3, r3, #6
 8005926:	3301      	adds	r3, #1
 8005928:	687a      	ldr	r2, [r7, #4]
 800592a:	6812      	ldr	r2, [r2, #0]
 800592c:	430b      	orrs	r3, r1
 800592e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	69db      	ldr	r3, [r3, #28]
 8005936:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800593a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	685b      	ldr	r3, [r3, #4]
 8005942:	492a      	ldr	r1, [pc, #168]	; (80059ec <HAL_I2C_Init+0x2a8>)
 8005944:	428b      	cmp	r3, r1
 8005946:	d819      	bhi.n	800597c <HAL_I2C_Init+0x238>
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	1e59      	subs	r1, r3, #1
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	685b      	ldr	r3, [r3, #4]
 8005950:	005b      	lsls	r3, r3, #1
 8005952:	fbb1 f3f3 	udiv	r3, r1, r3
 8005956:	1c59      	adds	r1, r3, #1
 8005958:	f640 73fc 	movw	r3, #4092	; 0xffc
 800595c:	400b      	ands	r3, r1
 800595e:	2b00      	cmp	r3, #0
 8005960:	d00a      	beq.n	8005978 <HAL_I2C_Init+0x234>
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	1e59      	subs	r1, r3, #1
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	685b      	ldr	r3, [r3, #4]
 800596a:	005b      	lsls	r3, r3, #1
 800596c:	fbb1 f3f3 	udiv	r3, r1, r3
 8005970:	3301      	adds	r3, #1
 8005972:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005976:	e066      	b.n	8005a46 <HAL_I2C_Init+0x302>
 8005978:	2304      	movs	r3, #4
 800597a:	e064      	b.n	8005a46 <HAL_I2C_Init+0x302>
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	689b      	ldr	r3, [r3, #8]
 8005980:	2b00      	cmp	r3, #0
 8005982:	d111      	bne.n	80059a8 <HAL_I2C_Init+0x264>
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	1e58      	subs	r0, r3, #1
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	6859      	ldr	r1, [r3, #4]
 800598c:	460b      	mov	r3, r1
 800598e:	005b      	lsls	r3, r3, #1
 8005990:	440b      	add	r3, r1
 8005992:	fbb0 f3f3 	udiv	r3, r0, r3
 8005996:	3301      	adds	r3, #1
 8005998:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800599c:	2b00      	cmp	r3, #0
 800599e:	bf0c      	ite	eq
 80059a0:	2301      	moveq	r3, #1
 80059a2:	2300      	movne	r3, #0
 80059a4:	b2db      	uxtb	r3, r3
 80059a6:	e012      	b.n	80059ce <HAL_I2C_Init+0x28a>
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	1e58      	subs	r0, r3, #1
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	6859      	ldr	r1, [r3, #4]
 80059b0:	460b      	mov	r3, r1
 80059b2:	009b      	lsls	r3, r3, #2
 80059b4:	440b      	add	r3, r1
 80059b6:	0099      	lsls	r1, r3, #2
 80059b8:	440b      	add	r3, r1
 80059ba:	fbb0 f3f3 	udiv	r3, r0, r3
 80059be:	3301      	adds	r3, #1
 80059c0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	bf0c      	ite	eq
 80059c8:	2301      	moveq	r3, #1
 80059ca:	2300      	movne	r3, #0
 80059cc:	b2db      	uxtb	r3, r3
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d016      	beq.n	8005a00 <HAL_I2C_Init+0x2bc>
 80059d2:	2301      	movs	r3, #1
 80059d4:	e037      	b.n	8005a46 <HAL_I2C_Init+0x302>
 80059d6:	bf00      	nop
 80059d8:	40005400 	.word	0x40005400
 80059dc:	40005800 	.word	0x40005800
 80059e0:	40005c00 	.word	0x40005c00
 80059e4:	0800a134 	.word	0x0800a134
 80059e8:	00061a80 	.word	0x00061a80
 80059ec:	000186a0 	.word	0x000186a0
 80059f0:	001e847f 	.word	0x001e847f
 80059f4:	003d08ff 	.word	0x003d08ff
 80059f8:	431bde83 	.word	0x431bde83
 80059fc:	10624dd3 	.word	0x10624dd3
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	689b      	ldr	r3, [r3, #8]
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d10e      	bne.n	8005a26 <HAL_I2C_Init+0x2e2>
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	1e58      	subs	r0, r3, #1
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	6859      	ldr	r1, [r3, #4]
 8005a10:	460b      	mov	r3, r1
 8005a12:	005b      	lsls	r3, r3, #1
 8005a14:	440b      	add	r3, r1
 8005a16:	fbb0 f3f3 	udiv	r3, r0, r3
 8005a1a:	3301      	adds	r3, #1
 8005a1c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005a20:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005a24:	e00f      	b.n	8005a46 <HAL_I2C_Init+0x302>
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	1e58      	subs	r0, r3, #1
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	6859      	ldr	r1, [r3, #4]
 8005a2e:	460b      	mov	r3, r1
 8005a30:	009b      	lsls	r3, r3, #2
 8005a32:	440b      	add	r3, r1
 8005a34:	0099      	lsls	r1, r3, #2
 8005a36:	440b      	add	r3, r1
 8005a38:	fbb0 f3f3 	udiv	r3, r0, r3
 8005a3c:	3301      	adds	r3, #1
 8005a3e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005a42:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005a46:	6879      	ldr	r1, [r7, #4]
 8005a48:	6809      	ldr	r1, [r1, #0]
 8005a4a:	4313      	orrs	r3, r2
 8005a4c:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	69da      	ldr	r2, [r3, #28]
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	6a1b      	ldr	r3, [r3, #32]
 8005a60:	431a      	orrs	r2, r3
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	430a      	orrs	r2, r1
 8005a68:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	689b      	ldr	r3, [r3, #8]
 8005a70:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8005a74:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8005a78:	687a      	ldr	r2, [r7, #4]
 8005a7a:	6911      	ldr	r1, [r2, #16]
 8005a7c:	687a      	ldr	r2, [r7, #4]
 8005a7e:	68d2      	ldr	r2, [r2, #12]
 8005a80:	4311      	orrs	r1, r2
 8005a82:	687a      	ldr	r2, [r7, #4]
 8005a84:	6812      	ldr	r2, [r2, #0]
 8005a86:	430b      	orrs	r3, r1
 8005a88:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	68db      	ldr	r3, [r3, #12]
 8005a90:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	695a      	ldr	r2, [r3, #20]
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	699b      	ldr	r3, [r3, #24]
 8005a9c:	431a      	orrs	r2, r3
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	430a      	orrs	r2, r1
 8005aa4:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	681a      	ldr	r2, [r3, #0]
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	f042 0201 	orr.w	r2, r2, #1
 8005ab4:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	2200      	movs	r2, #0
 8005aba:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	2220      	movs	r2, #32
 8005ac0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	2200      	movs	r2, #0
 8005ac8:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	2200      	movs	r2, #0
 8005ace:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005ad2:	2300      	movs	r3, #0
}
 8005ad4:	4618      	mov	r0, r3
 8005ad6:	3710      	adds	r7, #16
 8005ad8:	46bd      	mov	sp, r7
 8005ada:	bd80      	pop	{r7, pc}

08005adc <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005adc:	b580      	push	{r7, lr}
 8005ade:	b082      	sub	sp, #8
 8005ae0:	af00      	add	r7, sp, #0
 8005ae2:	6078      	str	r0, [r7, #4]
 8005ae4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	4a28      	ldr	r2, [pc, #160]	; (8005b8c <HAL_I2CEx_ConfigAnalogFilter+0xb0>)
 8005aec:	4293      	cmp	r3, r2
 8005aee:	d00d      	beq.n	8005b0c <HAL_I2CEx_ConfigAnalogFilter+0x30>
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	4a26      	ldr	r2, [pc, #152]	; (8005b90 <HAL_I2CEx_ConfigAnalogFilter+0xb4>)
 8005af6:	4293      	cmp	r3, r2
 8005af8:	d008      	beq.n	8005b0c <HAL_I2CEx_ConfigAnalogFilter+0x30>
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	4a25      	ldr	r2, [pc, #148]	; (8005b94 <HAL_I2CEx_ConfigAnalogFilter+0xb8>)
 8005b00:	4293      	cmp	r3, r2
 8005b02:	d003      	beq.n	8005b0c <HAL_I2CEx_ConfigAnalogFilter+0x30>
 8005b04:	215c      	movs	r1, #92	; 0x5c
 8005b06:	4824      	ldr	r0, [pc, #144]	; (8005b98 <HAL_I2CEx_ConfigAnalogFilter+0xbc>)
 8005b08:	f7fc fe81 	bl	800280e <assert_failed>
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));
 8005b0c:	683b      	ldr	r3, [r7, #0]
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d006      	beq.n	8005b20 <HAL_I2CEx_ConfigAnalogFilter+0x44>
 8005b12:	683b      	ldr	r3, [r7, #0]
 8005b14:	2b10      	cmp	r3, #16
 8005b16:	d003      	beq.n	8005b20 <HAL_I2CEx_ConfigAnalogFilter+0x44>
 8005b18:	215d      	movs	r1, #93	; 0x5d
 8005b1a:	481f      	ldr	r0, [pc, #124]	; (8005b98 <HAL_I2CEx_ConfigAnalogFilter+0xbc>)
 8005b1c:	f7fc fe77 	bl	800280e <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005b26:	b2db      	uxtb	r3, r3
 8005b28:	2b20      	cmp	r3, #32
 8005b2a:	d129      	bne.n	8005b80 <HAL_I2CEx_ConfigAnalogFilter+0xa4>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	2224      	movs	r2, #36	; 0x24
 8005b30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	681a      	ldr	r2, [r3, #0]
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	f022 0201 	bic.w	r2, r2, #1
 8005b42:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	f022 0210 	bic.w	r2, r2, #16
 8005b52:	625a      	str	r2, [r3, #36]	; 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	683a      	ldr	r2, [r7, #0]
 8005b60:	430a      	orrs	r2, r1
 8005b62:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	681a      	ldr	r2, [r3, #0]
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	f042 0201 	orr.w	r2, r2, #1
 8005b72:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	2220      	movs	r2, #32
 8005b78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8005b7c:	2300      	movs	r3, #0
 8005b7e:	e000      	b.n	8005b82 <HAL_I2CEx_ConfigAnalogFilter+0xa6>
  }
  else
  {
    return HAL_BUSY;
 8005b80:	2302      	movs	r3, #2
  }
}
 8005b82:	4618      	mov	r0, r3
 8005b84:	3708      	adds	r7, #8
 8005b86:	46bd      	mov	sp, r7
 8005b88:	bd80      	pop	{r7, pc}
 8005b8a:	bf00      	nop
 8005b8c:	40005400 	.word	0x40005400
 8005b90:	40005800 	.word	0x40005800
 8005b94:	40005c00 	.word	0x40005c00
 8005b98:	0800a16c 	.word	0x0800a16c

08005b9c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005b9c:	b580      	push	{r7, lr}
 8005b9e:	b084      	sub	sp, #16
 8005ba0:	af00      	add	r7, sp, #0
 8005ba2:	6078      	str	r0, [r7, #4]
 8005ba4:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8005ba6:	2300      	movs	r3, #0
 8005ba8:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	4a27      	ldr	r2, [pc, #156]	; (8005c4c <HAL_I2CEx_ConfigDigitalFilter+0xb0>)
 8005bb0:	4293      	cmp	r3, r2
 8005bb2:	d00d      	beq.n	8005bd0 <HAL_I2CEx_ConfigDigitalFilter+0x34>
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	4a25      	ldr	r2, [pc, #148]	; (8005c50 <HAL_I2CEx_ConfigDigitalFilter+0xb4>)
 8005bba:	4293      	cmp	r3, r2
 8005bbc:	d008      	beq.n	8005bd0 <HAL_I2CEx_ConfigDigitalFilter+0x34>
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	4a24      	ldr	r2, [pc, #144]	; (8005c54 <HAL_I2CEx_ConfigDigitalFilter+0xb8>)
 8005bc4:	4293      	cmp	r3, r2
 8005bc6:	d003      	beq.n	8005bd0 <HAL_I2CEx_ConfigDigitalFilter+0x34>
 8005bc8:	2184      	movs	r1, #132	; 0x84
 8005bca:	4823      	ldr	r0, [pc, #140]	; (8005c58 <HAL_I2CEx_ConfigDigitalFilter+0xbc>)
 8005bcc:	f7fc fe1f 	bl	800280e <assert_failed>
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));
 8005bd0:	683b      	ldr	r3, [r7, #0]
 8005bd2:	2b0f      	cmp	r3, #15
 8005bd4:	d903      	bls.n	8005bde <HAL_I2CEx_ConfigDigitalFilter+0x42>
 8005bd6:	2185      	movs	r1, #133	; 0x85
 8005bd8:	481f      	ldr	r0, [pc, #124]	; (8005c58 <HAL_I2CEx_ConfigDigitalFilter+0xbc>)
 8005bda:	f7fc fe18 	bl	800280e <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005be4:	b2db      	uxtb	r3, r3
 8005be6:	2b20      	cmp	r3, #32
 8005be8:	d12a      	bne.n	8005c40 <HAL_I2CEx_ConfigDigitalFilter+0xa4>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	2224      	movs	r2, #36	; 0x24
 8005bee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	681a      	ldr	r2, [r3, #0]
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	f022 0201 	bic.w	r2, r2, #1
 8005c00:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c08:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 8005c0a:	89fb      	ldrh	r3, [r7, #14]
 8005c0c:	f023 030f 	bic.w	r3, r3, #15
 8005c10:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 8005c12:	683b      	ldr	r3, [r7, #0]
 8005c14:	b29a      	uxth	r2, r3
 8005c16:	89fb      	ldrh	r3, [r7, #14]
 8005c18:	4313      	orrs	r3, r2
 8005c1a:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	89fa      	ldrh	r2, [r7, #14]
 8005c22:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	681a      	ldr	r2, [r3, #0]
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	f042 0201 	orr.w	r2, r2, #1
 8005c32:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	2220      	movs	r2, #32
 8005c38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8005c3c:	2300      	movs	r3, #0
 8005c3e:	e000      	b.n	8005c42 <HAL_I2CEx_ConfigDigitalFilter+0xa6>
  }
  else
  {
    return HAL_BUSY;
 8005c40:	2302      	movs	r3, #2
  }
}
 8005c42:	4618      	mov	r0, r3
 8005c44:	3710      	adds	r7, #16
 8005c46:	46bd      	mov	sp, r7
 8005c48:	bd80      	pop	{r7, pc}
 8005c4a:	bf00      	nop
 8005c4c:	40005400 	.word	0x40005400
 8005c50:	40005800 	.word	0x40005800
 8005c54:	40005c00 	.word	0x40005c00
 8005c58:	0800a16c 	.word	0x0800a16c

08005c5c <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8005c5c:	b580      	push	{r7, lr}
 8005c5e:	b082      	sub	sp, #8
 8005c60:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8005c62:	2300      	movs	r3, #0
 8005c64:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8005c66:	2300      	movs	r3, #0
 8005c68:	603b      	str	r3, [r7, #0]
 8005c6a:	4b20      	ldr	r3, [pc, #128]	; (8005cec <HAL_PWREx_EnableOverDrive+0x90>)
 8005c6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c6e:	4a1f      	ldr	r2, [pc, #124]	; (8005cec <HAL_PWREx_EnableOverDrive+0x90>)
 8005c70:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005c74:	6413      	str	r3, [r2, #64]	; 0x40
 8005c76:	4b1d      	ldr	r3, [pc, #116]	; (8005cec <HAL_PWREx_EnableOverDrive+0x90>)
 8005c78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c7a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005c7e:	603b      	str	r3, [r7, #0]
 8005c80:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8005c82:	4b1b      	ldr	r3, [pc, #108]	; (8005cf0 <HAL_PWREx_EnableOverDrive+0x94>)
 8005c84:	2201      	movs	r2, #1
 8005c86:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005c88:	f7fd fb7e 	bl	8003388 <HAL_GetTick>
 8005c8c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8005c8e:	e009      	b.n	8005ca4 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8005c90:	f7fd fb7a 	bl	8003388 <HAL_GetTick>
 8005c94:	4602      	mov	r2, r0
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	1ad3      	subs	r3, r2, r3
 8005c9a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005c9e:	d901      	bls.n	8005ca4 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8005ca0:	2303      	movs	r3, #3
 8005ca2:	e01f      	b.n	8005ce4 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8005ca4:	4b13      	ldr	r3, [pc, #76]	; (8005cf4 <HAL_PWREx_EnableOverDrive+0x98>)
 8005ca6:	685b      	ldr	r3, [r3, #4]
 8005ca8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005cac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005cb0:	d1ee      	bne.n	8005c90 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8005cb2:	4b11      	ldr	r3, [pc, #68]	; (8005cf8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8005cb4:	2201      	movs	r2, #1
 8005cb6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005cb8:	f7fd fb66 	bl	8003388 <HAL_GetTick>
 8005cbc:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8005cbe:	e009      	b.n	8005cd4 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8005cc0:	f7fd fb62 	bl	8003388 <HAL_GetTick>
 8005cc4:	4602      	mov	r2, r0
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	1ad3      	subs	r3, r2, r3
 8005cca:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005cce:	d901      	bls.n	8005cd4 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8005cd0:	2303      	movs	r3, #3
 8005cd2:	e007      	b.n	8005ce4 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8005cd4:	4b07      	ldr	r3, [pc, #28]	; (8005cf4 <HAL_PWREx_EnableOverDrive+0x98>)
 8005cd6:	685b      	ldr	r3, [r3, #4]
 8005cd8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005cdc:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005ce0:	d1ee      	bne.n	8005cc0 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8005ce2:	2300      	movs	r3, #0
}
 8005ce4:	4618      	mov	r0, r3
 8005ce6:	3708      	adds	r7, #8
 8005ce8:	46bd      	mov	sp, r7
 8005cea:	bd80      	pop	{r7, pc}
 8005cec:	40023800 	.word	0x40023800
 8005cf0:	420e0040 	.word	0x420e0040
 8005cf4:	40007000 	.word	0x40007000
 8005cf8:	420e0044 	.word	0x420e0044

08005cfc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005cfc:	b580      	push	{r7, lr}
 8005cfe:	b086      	sub	sp, #24
 8005d00:	af00      	add	r7, sp, #0
 8005d02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d101      	bne.n	8005d0e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005d0a:	2301      	movs	r3, #1
 8005d0c:	e30d      	b.n	800632a <HAL_RCC_OscConfig+0x62e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	2b0f      	cmp	r3, #15
 8005d14:	d903      	bls.n	8005d1e <HAL_RCC_OscConfig+0x22>
 8005d16:	21e8      	movs	r1, #232	; 0xe8
 8005d18:	48a3      	ldr	r0, [pc, #652]	; (8005fa8 <HAL_RCC_OscConfig+0x2ac>)
 8005d1a:	f7fc fd78 	bl	800280e <assert_failed>
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	f003 0301 	and.w	r3, r3, #1
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	f000 8088 	beq.w	8005e3c <HAL_RCC_OscConfig+0x140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	685b      	ldr	r3, [r3, #4]
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d00d      	beq.n	8005d50 <HAL_RCC_OscConfig+0x54>
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	685b      	ldr	r3, [r3, #4]
 8005d38:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005d3c:	d008      	beq.n	8005d50 <HAL_RCC_OscConfig+0x54>
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	685b      	ldr	r3, [r3, #4]
 8005d42:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005d46:	d003      	beq.n	8005d50 <HAL_RCC_OscConfig+0x54>
 8005d48:	21ed      	movs	r1, #237	; 0xed
 8005d4a:	4897      	ldr	r0, [pc, #604]	; (8005fa8 <HAL_RCC_OscConfig+0x2ac>)
 8005d4c:	f7fc fd5f 	bl	800280e <assert_failed>
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005d50:	4b96      	ldr	r3, [pc, #600]	; (8005fac <HAL_RCC_OscConfig+0x2b0>)
 8005d52:	689b      	ldr	r3, [r3, #8]
 8005d54:	f003 030c 	and.w	r3, r3, #12
 8005d58:	2b04      	cmp	r3, #4
 8005d5a:	d00c      	beq.n	8005d76 <HAL_RCC_OscConfig+0x7a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005d5c:	4b93      	ldr	r3, [pc, #588]	; (8005fac <HAL_RCC_OscConfig+0x2b0>)
 8005d5e:	689b      	ldr	r3, [r3, #8]
 8005d60:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005d64:	2b08      	cmp	r3, #8
 8005d66:	d112      	bne.n	8005d8e <HAL_RCC_OscConfig+0x92>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005d68:	4b90      	ldr	r3, [pc, #576]	; (8005fac <HAL_RCC_OscConfig+0x2b0>)
 8005d6a:	685b      	ldr	r3, [r3, #4]
 8005d6c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005d70:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005d74:	d10b      	bne.n	8005d8e <HAL_RCC_OscConfig+0x92>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005d76:	4b8d      	ldr	r3, [pc, #564]	; (8005fac <HAL_RCC_OscConfig+0x2b0>)
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d05b      	beq.n	8005e3a <HAL_RCC_OscConfig+0x13e>
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	685b      	ldr	r3, [r3, #4]
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d157      	bne.n	8005e3a <HAL_RCC_OscConfig+0x13e>
      {
        return HAL_ERROR;
 8005d8a:	2301      	movs	r3, #1
 8005d8c:	e2cd      	b.n	800632a <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	685b      	ldr	r3, [r3, #4]
 8005d92:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005d96:	d106      	bne.n	8005da6 <HAL_RCC_OscConfig+0xaa>
 8005d98:	4b84      	ldr	r3, [pc, #528]	; (8005fac <HAL_RCC_OscConfig+0x2b0>)
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	4a83      	ldr	r2, [pc, #524]	; (8005fac <HAL_RCC_OscConfig+0x2b0>)
 8005d9e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005da2:	6013      	str	r3, [r2, #0]
 8005da4:	e01d      	b.n	8005de2 <HAL_RCC_OscConfig+0xe6>
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	685b      	ldr	r3, [r3, #4]
 8005daa:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005dae:	d10c      	bne.n	8005dca <HAL_RCC_OscConfig+0xce>
 8005db0:	4b7e      	ldr	r3, [pc, #504]	; (8005fac <HAL_RCC_OscConfig+0x2b0>)
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	4a7d      	ldr	r2, [pc, #500]	; (8005fac <HAL_RCC_OscConfig+0x2b0>)
 8005db6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005dba:	6013      	str	r3, [r2, #0]
 8005dbc:	4b7b      	ldr	r3, [pc, #492]	; (8005fac <HAL_RCC_OscConfig+0x2b0>)
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	4a7a      	ldr	r2, [pc, #488]	; (8005fac <HAL_RCC_OscConfig+0x2b0>)
 8005dc2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005dc6:	6013      	str	r3, [r2, #0]
 8005dc8:	e00b      	b.n	8005de2 <HAL_RCC_OscConfig+0xe6>
 8005dca:	4b78      	ldr	r3, [pc, #480]	; (8005fac <HAL_RCC_OscConfig+0x2b0>)
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	4a77      	ldr	r2, [pc, #476]	; (8005fac <HAL_RCC_OscConfig+0x2b0>)
 8005dd0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005dd4:	6013      	str	r3, [r2, #0]
 8005dd6:	4b75      	ldr	r3, [pc, #468]	; (8005fac <HAL_RCC_OscConfig+0x2b0>)
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	4a74      	ldr	r2, [pc, #464]	; (8005fac <HAL_RCC_OscConfig+0x2b0>)
 8005ddc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005de0:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	685b      	ldr	r3, [r3, #4]
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d013      	beq.n	8005e12 <HAL_RCC_OscConfig+0x116>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005dea:	f7fd facd 	bl	8003388 <HAL_GetTick>
 8005dee:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005df0:	e008      	b.n	8005e04 <HAL_RCC_OscConfig+0x108>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005df2:	f7fd fac9 	bl	8003388 <HAL_GetTick>
 8005df6:	4602      	mov	r2, r0
 8005df8:	693b      	ldr	r3, [r7, #16]
 8005dfa:	1ad3      	subs	r3, r2, r3
 8005dfc:	2b64      	cmp	r3, #100	; 0x64
 8005dfe:	d901      	bls.n	8005e04 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8005e00:	2303      	movs	r3, #3
 8005e02:	e292      	b.n	800632a <HAL_RCC_OscConfig+0x62e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005e04:	4b69      	ldr	r3, [pc, #420]	; (8005fac <HAL_RCC_OscConfig+0x2b0>)
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	d0f0      	beq.n	8005df2 <HAL_RCC_OscConfig+0xf6>
 8005e10:	e014      	b.n	8005e3c <HAL_RCC_OscConfig+0x140>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e12:	f7fd fab9 	bl	8003388 <HAL_GetTick>
 8005e16:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005e18:	e008      	b.n	8005e2c <HAL_RCC_OscConfig+0x130>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005e1a:	f7fd fab5 	bl	8003388 <HAL_GetTick>
 8005e1e:	4602      	mov	r2, r0
 8005e20:	693b      	ldr	r3, [r7, #16]
 8005e22:	1ad3      	subs	r3, r2, r3
 8005e24:	2b64      	cmp	r3, #100	; 0x64
 8005e26:	d901      	bls.n	8005e2c <HAL_RCC_OscConfig+0x130>
          {
            return HAL_TIMEOUT;
 8005e28:	2303      	movs	r3, #3
 8005e2a:	e27e      	b.n	800632a <HAL_RCC_OscConfig+0x62e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005e2c:	4b5f      	ldr	r3, [pc, #380]	; (8005fac <HAL_RCC_OscConfig+0x2b0>)
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	d1f0      	bne.n	8005e1a <HAL_RCC_OscConfig+0x11e>
 8005e38:	e000      	b.n	8005e3c <HAL_RCC_OscConfig+0x140>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005e3a:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	f003 0302 	and.w	r3, r3, #2
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d079      	beq.n	8005f3c <HAL_RCC_OscConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	68db      	ldr	r3, [r3, #12]
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d008      	beq.n	8005e62 <HAL_RCC_OscConfig+0x166>
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	68db      	ldr	r3, [r3, #12]
 8005e54:	2b01      	cmp	r3, #1
 8005e56:	d004      	beq.n	8005e62 <HAL_RCC_OscConfig+0x166>
 8005e58:	f240 111f 	movw	r1, #287	; 0x11f
 8005e5c:	4852      	ldr	r0, [pc, #328]	; (8005fa8 <HAL_RCC_OscConfig+0x2ac>)
 8005e5e:	f7fc fcd6 	bl	800280e <assert_failed>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	691b      	ldr	r3, [r3, #16]
 8005e66:	2b1f      	cmp	r3, #31
 8005e68:	d904      	bls.n	8005e74 <HAL_RCC_OscConfig+0x178>
 8005e6a:	f44f 7190 	mov.w	r1, #288	; 0x120
 8005e6e:	484e      	ldr	r0, [pc, #312]	; (8005fa8 <HAL_RCC_OscConfig+0x2ac>)
 8005e70:	f7fc fccd 	bl	800280e <assert_failed>

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005e74:	4b4d      	ldr	r3, [pc, #308]	; (8005fac <HAL_RCC_OscConfig+0x2b0>)
 8005e76:	689b      	ldr	r3, [r3, #8]
 8005e78:	f003 030c 	and.w	r3, r3, #12
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d00b      	beq.n	8005e98 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005e80:	4b4a      	ldr	r3, [pc, #296]	; (8005fac <HAL_RCC_OscConfig+0x2b0>)
 8005e82:	689b      	ldr	r3, [r3, #8]
 8005e84:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005e88:	2b08      	cmp	r3, #8
 8005e8a:	d11c      	bne.n	8005ec6 <HAL_RCC_OscConfig+0x1ca>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005e8c:	4b47      	ldr	r3, [pc, #284]	; (8005fac <HAL_RCC_OscConfig+0x2b0>)
 8005e8e:	685b      	ldr	r3, [r3, #4]
 8005e90:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	d116      	bne.n	8005ec6 <HAL_RCC_OscConfig+0x1ca>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005e98:	4b44      	ldr	r3, [pc, #272]	; (8005fac <HAL_RCC_OscConfig+0x2b0>)
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	f003 0302 	and.w	r3, r3, #2
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d005      	beq.n	8005eb0 <HAL_RCC_OscConfig+0x1b4>
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	68db      	ldr	r3, [r3, #12]
 8005ea8:	2b01      	cmp	r3, #1
 8005eaa:	d001      	beq.n	8005eb0 <HAL_RCC_OscConfig+0x1b4>
      {
        return HAL_ERROR;
 8005eac:	2301      	movs	r3, #1
 8005eae:	e23c      	b.n	800632a <HAL_RCC_OscConfig+0x62e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005eb0:	4b3e      	ldr	r3, [pc, #248]	; (8005fac <HAL_RCC_OscConfig+0x2b0>)
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	691b      	ldr	r3, [r3, #16]
 8005ebc:	00db      	lsls	r3, r3, #3
 8005ebe:	493b      	ldr	r1, [pc, #236]	; (8005fac <HAL_RCC_OscConfig+0x2b0>)
 8005ec0:	4313      	orrs	r3, r2
 8005ec2:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005ec4:	e03a      	b.n	8005f3c <HAL_RCC_OscConfig+0x240>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	68db      	ldr	r3, [r3, #12]
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d020      	beq.n	8005f10 <HAL_RCC_OscConfig+0x214>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005ece:	4b38      	ldr	r3, [pc, #224]	; (8005fb0 <HAL_RCC_OscConfig+0x2b4>)
 8005ed0:	2201      	movs	r2, #1
 8005ed2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ed4:	f7fd fa58 	bl	8003388 <HAL_GetTick>
 8005ed8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005eda:	e008      	b.n	8005eee <HAL_RCC_OscConfig+0x1f2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005edc:	f7fd fa54 	bl	8003388 <HAL_GetTick>
 8005ee0:	4602      	mov	r2, r0
 8005ee2:	693b      	ldr	r3, [r7, #16]
 8005ee4:	1ad3      	subs	r3, r2, r3
 8005ee6:	2b02      	cmp	r3, #2
 8005ee8:	d901      	bls.n	8005eee <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8005eea:	2303      	movs	r3, #3
 8005eec:	e21d      	b.n	800632a <HAL_RCC_OscConfig+0x62e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005eee:	4b2f      	ldr	r3, [pc, #188]	; (8005fac <HAL_RCC_OscConfig+0x2b0>)
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	f003 0302 	and.w	r3, r3, #2
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d0f0      	beq.n	8005edc <HAL_RCC_OscConfig+0x1e0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005efa:	4b2c      	ldr	r3, [pc, #176]	; (8005fac <HAL_RCC_OscConfig+0x2b0>)
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	691b      	ldr	r3, [r3, #16]
 8005f06:	00db      	lsls	r3, r3, #3
 8005f08:	4928      	ldr	r1, [pc, #160]	; (8005fac <HAL_RCC_OscConfig+0x2b0>)
 8005f0a:	4313      	orrs	r3, r2
 8005f0c:	600b      	str	r3, [r1, #0]
 8005f0e:	e015      	b.n	8005f3c <HAL_RCC_OscConfig+0x240>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005f10:	4b27      	ldr	r3, [pc, #156]	; (8005fb0 <HAL_RCC_OscConfig+0x2b4>)
 8005f12:	2200      	movs	r2, #0
 8005f14:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f16:	f7fd fa37 	bl	8003388 <HAL_GetTick>
 8005f1a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005f1c:	e008      	b.n	8005f30 <HAL_RCC_OscConfig+0x234>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005f1e:	f7fd fa33 	bl	8003388 <HAL_GetTick>
 8005f22:	4602      	mov	r2, r0
 8005f24:	693b      	ldr	r3, [r7, #16]
 8005f26:	1ad3      	subs	r3, r2, r3
 8005f28:	2b02      	cmp	r3, #2
 8005f2a:	d901      	bls.n	8005f30 <HAL_RCC_OscConfig+0x234>
          {
            return HAL_TIMEOUT;
 8005f2c:	2303      	movs	r3, #3
 8005f2e:	e1fc      	b.n	800632a <HAL_RCC_OscConfig+0x62e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005f30:	4b1e      	ldr	r3, [pc, #120]	; (8005fac <HAL_RCC_OscConfig+0x2b0>)
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	f003 0302 	and.w	r3, r3, #2
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	d1f0      	bne.n	8005f1e <HAL_RCC_OscConfig+0x222>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	f003 0308 	and.w	r3, r3, #8
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d046      	beq.n	8005fd6 <HAL_RCC_OscConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	695b      	ldr	r3, [r3, #20]
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	d008      	beq.n	8005f62 <HAL_RCC_OscConfig+0x266>
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	695b      	ldr	r3, [r3, #20]
 8005f54:	2b01      	cmp	r3, #1
 8005f56:	d004      	beq.n	8005f62 <HAL_RCC_OscConfig+0x266>
 8005f58:	f44f 71b0 	mov.w	r1, #352	; 0x160
 8005f5c:	4812      	ldr	r0, [pc, #72]	; (8005fa8 <HAL_RCC_OscConfig+0x2ac>)
 8005f5e:	f7fc fc56 	bl	800280e <assert_failed>

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	695b      	ldr	r3, [r3, #20]
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d016      	beq.n	8005f98 <HAL_RCC_OscConfig+0x29c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005f6a:	4b12      	ldr	r3, [pc, #72]	; (8005fb4 <HAL_RCC_OscConfig+0x2b8>)
 8005f6c:	2201      	movs	r2, #1
 8005f6e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005f70:	f7fd fa0a 	bl	8003388 <HAL_GetTick>
 8005f74:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005f76:	e008      	b.n	8005f8a <HAL_RCC_OscConfig+0x28e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005f78:	f7fd fa06 	bl	8003388 <HAL_GetTick>
 8005f7c:	4602      	mov	r2, r0
 8005f7e:	693b      	ldr	r3, [r7, #16]
 8005f80:	1ad3      	subs	r3, r2, r3
 8005f82:	2b02      	cmp	r3, #2
 8005f84:	d901      	bls.n	8005f8a <HAL_RCC_OscConfig+0x28e>
        {
          return HAL_TIMEOUT;
 8005f86:	2303      	movs	r3, #3
 8005f88:	e1cf      	b.n	800632a <HAL_RCC_OscConfig+0x62e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005f8a:	4b08      	ldr	r3, [pc, #32]	; (8005fac <HAL_RCC_OscConfig+0x2b0>)
 8005f8c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005f8e:	f003 0302 	and.w	r3, r3, #2
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	d0f0      	beq.n	8005f78 <HAL_RCC_OscConfig+0x27c>
 8005f96:	e01e      	b.n	8005fd6 <HAL_RCC_OscConfig+0x2da>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005f98:	4b06      	ldr	r3, [pc, #24]	; (8005fb4 <HAL_RCC_OscConfig+0x2b8>)
 8005f9a:	2200      	movs	r2, #0
 8005f9c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005f9e:	f7fd f9f3 	bl	8003388 <HAL_GetTick>
 8005fa2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005fa4:	e011      	b.n	8005fca <HAL_RCC_OscConfig+0x2ce>
 8005fa6:	bf00      	nop
 8005fa8:	0800a1a8 	.word	0x0800a1a8
 8005fac:	40023800 	.word	0x40023800
 8005fb0:	42470000 	.word	0x42470000
 8005fb4:	42470e80 	.word	0x42470e80
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005fb8:	f7fd f9e6 	bl	8003388 <HAL_GetTick>
 8005fbc:	4602      	mov	r2, r0
 8005fbe:	693b      	ldr	r3, [r7, #16]
 8005fc0:	1ad3      	subs	r3, r2, r3
 8005fc2:	2b02      	cmp	r3, #2
 8005fc4:	d901      	bls.n	8005fca <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8005fc6:	2303      	movs	r3, #3
 8005fc8:	e1af      	b.n	800632a <HAL_RCC_OscConfig+0x62e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005fca:	4b97      	ldr	r3, [pc, #604]	; (8006228 <HAL_RCC_OscConfig+0x52c>)
 8005fcc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005fce:	f003 0302 	and.w	r3, r3, #2
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	d1f0      	bne.n	8005fb8 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	f003 0304 	and.w	r3, r3, #4
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	f000 80a8 	beq.w	8006134 <HAL_RCC_OscConfig+0x438>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005fe4:	2300      	movs	r3, #0
 8005fe6:	75fb      	strb	r3, [r7, #23]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	689b      	ldr	r3, [r3, #8]
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d00c      	beq.n	800600a <HAL_RCC_OscConfig+0x30e>
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	689b      	ldr	r3, [r3, #8]
 8005ff4:	2b01      	cmp	r3, #1
 8005ff6:	d008      	beq.n	800600a <HAL_RCC_OscConfig+0x30e>
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	689b      	ldr	r3, [r3, #8]
 8005ffc:	2b05      	cmp	r3, #5
 8005ffe:	d004      	beq.n	800600a <HAL_RCC_OscConfig+0x30e>
 8006000:	f44f 71c6 	mov.w	r1, #396	; 0x18c
 8006004:	4889      	ldr	r0, [pc, #548]	; (800622c <HAL_RCC_OscConfig+0x530>)
 8006006:	f7fc fc02 	bl	800280e <assert_failed>

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800600a:	4b87      	ldr	r3, [pc, #540]	; (8006228 <HAL_RCC_OscConfig+0x52c>)
 800600c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800600e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006012:	2b00      	cmp	r3, #0
 8006014:	d10f      	bne.n	8006036 <HAL_RCC_OscConfig+0x33a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006016:	2300      	movs	r3, #0
 8006018:	60bb      	str	r3, [r7, #8]
 800601a:	4b83      	ldr	r3, [pc, #524]	; (8006228 <HAL_RCC_OscConfig+0x52c>)
 800601c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800601e:	4a82      	ldr	r2, [pc, #520]	; (8006228 <HAL_RCC_OscConfig+0x52c>)
 8006020:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006024:	6413      	str	r3, [r2, #64]	; 0x40
 8006026:	4b80      	ldr	r3, [pc, #512]	; (8006228 <HAL_RCC_OscConfig+0x52c>)
 8006028:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800602a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800602e:	60bb      	str	r3, [r7, #8]
 8006030:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006032:	2301      	movs	r3, #1
 8006034:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006036:	4b7e      	ldr	r3, [pc, #504]	; (8006230 <HAL_RCC_OscConfig+0x534>)
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800603e:	2b00      	cmp	r3, #0
 8006040:	d118      	bne.n	8006074 <HAL_RCC_OscConfig+0x378>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006042:	4b7b      	ldr	r3, [pc, #492]	; (8006230 <HAL_RCC_OscConfig+0x534>)
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	4a7a      	ldr	r2, [pc, #488]	; (8006230 <HAL_RCC_OscConfig+0x534>)
 8006048:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800604c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800604e:	f7fd f99b 	bl	8003388 <HAL_GetTick>
 8006052:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006054:	e008      	b.n	8006068 <HAL_RCC_OscConfig+0x36c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006056:	f7fd f997 	bl	8003388 <HAL_GetTick>
 800605a:	4602      	mov	r2, r0
 800605c:	693b      	ldr	r3, [r7, #16]
 800605e:	1ad3      	subs	r3, r2, r3
 8006060:	2b02      	cmp	r3, #2
 8006062:	d901      	bls.n	8006068 <HAL_RCC_OscConfig+0x36c>
        {
          return HAL_TIMEOUT;
 8006064:	2303      	movs	r3, #3
 8006066:	e160      	b.n	800632a <HAL_RCC_OscConfig+0x62e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006068:	4b71      	ldr	r3, [pc, #452]	; (8006230 <HAL_RCC_OscConfig+0x534>)
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006070:	2b00      	cmp	r3, #0
 8006072:	d0f0      	beq.n	8006056 <HAL_RCC_OscConfig+0x35a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	689b      	ldr	r3, [r3, #8]
 8006078:	2b01      	cmp	r3, #1
 800607a:	d106      	bne.n	800608a <HAL_RCC_OscConfig+0x38e>
 800607c:	4b6a      	ldr	r3, [pc, #424]	; (8006228 <HAL_RCC_OscConfig+0x52c>)
 800607e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006080:	4a69      	ldr	r2, [pc, #420]	; (8006228 <HAL_RCC_OscConfig+0x52c>)
 8006082:	f043 0301 	orr.w	r3, r3, #1
 8006086:	6713      	str	r3, [r2, #112]	; 0x70
 8006088:	e01c      	b.n	80060c4 <HAL_RCC_OscConfig+0x3c8>
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	689b      	ldr	r3, [r3, #8]
 800608e:	2b05      	cmp	r3, #5
 8006090:	d10c      	bne.n	80060ac <HAL_RCC_OscConfig+0x3b0>
 8006092:	4b65      	ldr	r3, [pc, #404]	; (8006228 <HAL_RCC_OscConfig+0x52c>)
 8006094:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006096:	4a64      	ldr	r2, [pc, #400]	; (8006228 <HAL_RCC_OscConfig+0x52c>)
 8006098:	f043 0304 	orr.w	r3, r3, #4
 800609c:	6713      	str	r3, [r2, #112]	; 0x70
 800609e:	4b62      	ldr	r3, [pc, #392]	; (8006228 <HAL_RCC_OscConfig+0x52c>)
 80060a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80060a2:	4a61      	ldr	r2, [pc, #388]	; (8006228 <HAL_RCC_OscConfig+0x52c>)
 80060a4:	f043 0301 	orr.w	r3, r3, #1
 80060a8:	6713      	str	r3, [r2, #112]	; 0x70
 80060aa:	e00b      	b.n	80060c4 <HAL_RCC_OscConfig+0x3c8>
 80060ac:	4b5e      	ldr	r3, [pc, #376]	; (8006228 <HAL_RCC_OscConfig+0x52c>)
 80060ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80060b0:	4a5d      	ldr	r2, [pc, #372]	; (8006228 <HAL_RCC_OscConfig+0x52c>)
 80060b2:	f023 0301 	bic.w	r3, r3, #1
 80060b6:	6713      	str	r3, [r2, #112]	; 0x70
 80060b8:	4b5b      	ldr	r3, [pc, #364]	; (8006228 <HAL_RCC_OscConfig+0x52c>)
 80060ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80060bc:	4a5a      	ldr	r2, [pc, #360]	; (8006228 <HAL_RCC_OscConfig+0x52c>)
 80060be:	f023 0304 	bic.w	r3, r3, #4
 80060c2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	689b      	ldr	r3, [r3, #8]
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	d015      	beq.n	80060f8 <HAL_RCC_OscConfig+0x3fc>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80060cc:	f7fd f95c 	bl	8003388 <HAL_GetTick>
 80060d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80060d2:	e00a      	b.n	80060ea <HAL_RCC_OscConfig+0x3ee>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80060d4:	f7fd f958 	bl	8003388 <HAL_GetTick>
 80060d8:	4602      	mov	r2, r0
 80060da:	693b      	ldr	r3, [r7, #16]
 80060dc:	1ad3      	subs	r3, r2, r3
 80060de:	f241 3288 	movw	r2, #5000	; 0x1388
 80060e2:	4293      	cmp	r3, r2
 80060e4:	d901      	bls.n	80060ea <HAL_RCC_OscConfig+0x3ee>
        {
          return HAL_TIMEOUT;
 80060e6:	2303      	movs	r3, #3
 80060e8:	e11f      	b.n	800632a <HAL_RCC_OscConfig+0x62e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80060ea:	4b4f      	ldr	r3, [pc, #316]	; (8006228 <HAL_RCC_OscConfig+0x52c>)
 80060ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80060ee:	f003 0302 	and.w	r3, r3, #2
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d0ee      	beq.n	80060d4 <HAL_RCC_OscConfig+0x3d8>
 80060f6:	e014      	b.n	8006122 <HAL_RCC_OscConfig+0x426>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80060f8:	f7fd f946 	bl	8003388 <HAL_GetTick>
 80060fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80060fe:	e00a      	b.n	8006116 <HAL_RCC_OscConfig+0x41a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006100:	f7fd f942 	bl	8003388 <HAL_GetTick>
 8006104:	4602      	mov	r2, r0
 8006106:	693b      	ldr	r3, [r7, #16]
 8006108:	1ad3      	subs	r3, r2, r3
 800610a:	f241 3288 	movw	r2, #5000	; 0x1388
 800610e:	4293      	cmp	r3, r2
 8006110:	d901      	bls.n	8006116 <HAL_RCC_OscConfig+0x41a>
        {
          return HAL_TIMEOUT;
 8006112:	2303      	movs	r3, #3
 8006114:	e109      	b.n	800632a <HAL_RCC_OscConfig+0x62e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006116:	4b44      	ldr	r3, [pc, #272]	; (8006228 <HAL_RCC_OscConfig+0x52c>)
 8006118:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800611a:	f003 0302 	and.w	r3, r3, #2
 800611e:	2b00      	cmp	r3, #0
 8006120:	d1ee      	bne.n	8006100 <HAL_RCC_OscConfig+0x404>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006122:	7dfb      	ldrb	r3, [r7, #23]
 8006124:	2b01      	cmp	r3, #1
 8006126:	d105      	bne.n	8006134 <HAL_RCC_OscConfig+0x438>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006128:	4b3f      	ldr	r3, [pc, #252]	; (8006228 <HAL_RCC_OscConfig+0x52c>)
 800612a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800612c:	4a3e      	ldr	r2, [pc, #248]	; (8006228 <HAL_RCC_OscConfig+0x52c>)
 800612e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006132:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	699b      	ldr	r3, [r3, #24]
 8006138:	2b00      	cmp	r3, #0
 800613a:	d00c      	beq.n	8006156 <HAL_RCC_OscConfig+0x45a>
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	699b      	ldr	r3, [r3, #24]
 8006140:	2b01      	cmp	r3, #1
 8006142:	d008      	beq.n	8006156 <HAL_RCC_OscConfig+0x45a>
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	699b      	ldr	r3, [r3, #24]
 8006148:	2b02      	cmp	r3, #2
 800614a:	d004      	beq.n	8006156 <HAL_RCC_OscConfig+0x45a>
 800614c:	f240 11cf 	movw	r1, #463	; 0x1cf
 8006150:	4836      	ldr	r0, [pc, #216]	; (800622c <HAL_RCC_OscConfig+0x530>)
 8006152:	f7fc fb5c 	bl	800280e <assert_failed>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	699b      	ldr	r3, [r3, #24]
 800615a:	2b00      	cmp	r3, #0
 800615c:	f000 80e4 	beq.w	8006328 <HAL_RCC_OscConfig+0x62c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006160:	4b31      	ldr	r3, [pc, #196]	; (8006228 <HAL_RCC_OscConfig+0x52c>)
 8006162:	689b      	ldr	r3, [r3, #8]
 8006164:	f003 030c 	and.w	r3, r3, #12
 8006168:	2b08      	cmp	r3, #8
 800616a:	f000 80ae 	beq.w	80062ca <HAL_RCC_OscConfig+0x5ce>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	699b      	ldr	r3, [r3, #24]
 8006172:	2b02      	cmp	r3, #2
 8006174:	f040 8092 	bne.w	800629c <HAL_RCC_OscConfig+0x5a0>
      {
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	69db      	ldr	r3, [r3, #28]
 800617c:	2b00      	cmp	r3, #0
 800617e:	d009      	beq.n	8006194 <HAL_RCC_OscConfig+0x498>
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	69db      	ldr	r3, [r3, #28]
 8006184:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006188:	d004      	beq.n	8006194 <HAL_RCC_OscConfig+0x498>
 800618a:	f44f 71ec 	mov.w	r1, #472	; 0x1d8
 800618e:	4827      	ldr	r0, [pc, #156]	; (800622c <HAL_RCC_OscConfig+0x530>)
 8006190:	f7fc fb3d 	bl	800280e <assert_failed>
        assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	6a1b      	ldr	r3, [r3, #32]
 8006198:	2b3f      	cmp	r3, #63	; 0x3f
 800619a:	d904      	bls.n	80061a6 <HAL_RCC_OscConfig+0x4aa>
 800619c:	f240 11d9 	movw	r1, #473	; 0x1d9
 80061a0:	4822      	ldr	r0, [pc, #136]	; (800622c <HAL_RCC_OscConfig+0x530>)
 80061a2:	f7fc fb34 	bl	800280e <assert_failed>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061aa:	2b31      	cmp	r3, #49	; 0x31
 80061ac:	d904      	bls.n	80061b8 <HAL_RCC_OscConfig+0x4bc>
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061b2:	f5b3 7fd8 	cmp.w	r3, #432	; 0x1b0
 80061b6:	d904      	bls.n	80061c2 <HAL_RCC_OscConfig+0x4c6>
 80061b8:	f44f 71ed 	mov.w	r1, #474	; 0x1da
 80061bc:	481b      	ldr	r0, [pc, #108]	; (800622c <HAL_RCC_OscConfig+0x530>)
 80061be:	f7fc fb26 	bl	800280e <assert_failed>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80061c6:	2b02      	cmp	r3, #2
 80061c8:	d010      	beq.n	80061ec <HAL_RCC_OscConfig+0x4f0>
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80061ce:	2b04      	cmp	r3, #4
 80061d0:	d00c      	beq.n	80061ec <HAL_RCC_OscConfig+0x4f0>
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80061d6:	2b06      	cmp	r3, #6
 80061d8:	d008      	beq.n	80061ec <HAL_RCC_OscConfig+0x4f0>
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80061de:	2b08      	cmp	r3, #8
 80061e0:	d004      	beq.n	80061ec <HAL_RCC_OscConfig+0x4f0>
 80061e2:	f240 11db 	movw	r1, #475	; 0x1db
 80061e6:	4811      	ldr	r0, [pc, #68]	; (800622c <HAL_RCC_OscConfig+0x530>)
 80061e8:	f7fc fb11 	bl	800280e <assert_failed>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061f0:	2b01      	cmp	r3, #1
 80061f2:	d903      	bls.n	80061fc <HAL_RCC_OscConfig+0x500>
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061f8:	2b0f      	cmp	r3, #15
 80061fa:	d904      	bls.n	8006206 <HAL_RCC_OscConfig+0x50a>
 80061fc:	f44f 71ee 	mov.w	r1, #476	; 0x1dc
 8006200:	480a      	ldr	r0, [pc, #40]	; (800622c <HAL_RCC_OscConfig+0x530>)
 8006202:	f7fc fb04 	bl	800280e <assert_failed>

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006206:	4b0b      	ldr	r3, [pc, #44]	; (8006234 <HAL_RCC_OscConfig+0x538>)
 8006208:	2200      	movs	r2, #0
 800620a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800620c:	f7fd f8bc 	bl	8003388 <HAL_GetTick>
 8006210:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006212:	e011      	b.n	8006238 <HAL_RCC_OscConfig+0x53c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006214:	f7fd f8b8 	bl	8003388 <HAL_GetTick>
 8006218:	4602      	mov	r2, r0
 800621a:	693b      	ldr	r3, [r7, #16]
 800621c:	1ad3      	subs	r3, r2, r3
 800621e:	2b02      	cmp	r3, #2
 8006220:	d90a      	bls.n	8006238 <HAL_RCC_OscConfig+0x53c>
          {
            return HAL_TIMEOUT;
 8006222:	2303      	movs	r3, #3
 8006224:	e081      	b.n	800632a <HAL_RCC_OscConfig+0x62e>
 8006226:	bf00      	nop
 8006228:	40023800 	.word	0x40023800
 800622c:	0800a1a8 	.word	0x0800a1a8
 8006230:	40007000 	.word	0x40007000
 8006234:	42470060 	.word	0x42470060
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006238:	4b3e      	ldr	r3, [pc, #248]	; (8006334 <HAL_RCC_OscConfig+0x638>)
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006240:	2b00      	cmp	r3, #0
 8006242:	d1e7      	bne.n	8006214 <HAL_RCC_OscConfig+0x518>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	69da      	ldr	r2, [r3, #28]
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	6a1b      	ldr	r3, [r3, #32]
 800624c:	431a      	orrs	r2, r3
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006252:	019b      	lsls	r3, r3, #6
 8006254:	431a      	orrs	r2, r3
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800625a:	085b      	lsrs	r3, r3, #1
 800625c:	3b01      	subs	r3, #1
 800625e:	041b      	lsls	r3, r3, #16
 8006260:	431a      	orrs	r2, r3
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006266:	061b      	lsls	r3, r3, #24
 8006268:	4932      	ldr	r1, [pc, #200]	; (8006334 <HAL_RCC_OscConfig+0x638>)
 800626a:	4313      	orrs	r3, r2
 800626c:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800626e:	4b32      	ldr	r3, [pc, #200]	; (8006338 <HAL_RCC_OscConfig+0x63c>)
 8006270:	2201      	movs	r2, #1
 8006272:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006274:	f7fd f888 	bl	8003388 <HAL_GetTick>
 8006278:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800627a:	e008      	b.n	800628e <HAL_RCC_OscConfig+0x592>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800627c:	f7fd f884 	bl	8003388 <HAL_GetTick>
 8006280:	4602      	mov	r2, r0
 8006282:	693b      	ldr	r3, [r7, #16]
 8006284:	1ad3      	subs	r3, r2, r3
 8006286:	2b02      	cmp	r3, #2
 8006288:	d901      	bls.n	800628e <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 800628a:	2303      	movs	r3, #3
 800628c:	e04d      	b.n	800632a <HAL_RCC_OscConfig+0x62e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800628e:	4b29      	ldr	r3, [pc, #164]	; (8006334 <HAL_RCC_OscConfig+0x638>)
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006296:	2b00      	cmp	r3, #0
 8006298:	d0f0      	beq.n	800627c <HAL_RCC_OscConfig+0x580>
 800629a:	e045      	b.n	8006328 <HAL_RCC_OscConfig+0x62c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800629c:	4b26      	ldr	r3, [pc, #152]	; (8006338 <HAL_RCC_OscConfig+0x63c>)
 800629e:	2200      	movs	r2, #0
 80062a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80062a2:	f7fd f871 	bl	8003388 <HAL_GetTick>
 80062a6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80062a8:	e008      	b.n	80062bc <HAL_RCC_OscConfig+0x5c0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80062aa:	f7fd f86d 	bl	8003388 <HAL_GetTick>
 80062ae:	4602      	mov	r2, r0
 80062b0:	693b      	ldr	r3, [r7, #16]
 80062b2:	1ad3      	subs	r3, r2, r3
 80062b4:	2b02      	cmp	r3, #2
 80062b6:	d901      	bls.n	80062bc <HAL_RCC_OscConfig+0x5c0>
          {
            return HAL_TIMEOUT;
 80062b8:	2303      	movs	r3, #3
 80062ba:	e036      	b.n	800632a <HAL_RCC_OscConfig+0x62e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80062bc:	4b1d      	ldr	r3, [pc, #116]	; (8006334 <HAL_RCC_OscConfig+0x638>)
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d1f0      	bne.n	80062aa <HAL_RCC_OscConfig+0x5ae>
 80062c8:	e02e      	b.n	8006328 <HAL_RCC_OscConfig+0x62c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	699b      	ldr	r3, [r3, #24]
 80062ce:	2b01      	cmp	r3, #1
 80062d0:	d101      	bne.n	80062d6 <HAL_RCC_OscConfig+0x5da>
      {
        return HAL_ERROR;
 80062d2:	2301      	movs	r3, #1
 80062d4:	e029      	b.n	800632a <HAL_RCC_OscConfig+0x62e>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80062d6:	4b17      	ldr	r3, [pc, #92]	; (8006334 <HAL_RCC_OscConfig+0x638>)
 80062d8:	685b      	ldr	r3, [r3, #4]
 80062da:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	69db      	ldr	r3, [r3, #28]
 80062e6:	429a      	cmp	r2, r3
 80062e8:	d11c      	bne.n	8006324 <HAL_RCC_OscConfig+0x628>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80062f4:	429a      	cmp	r2, r3
 80062f6:	d115      	bne.n	8006324 <HAL_RCC_OscConfig+0x628>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80062f8:	68fa      	ldr	r2, [r7, #12]
 80062fa:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80062fe:	4013      	ands	r3, r2
 8006300:	687a      	ldr	r2, [r7, #4]
 8006302:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8006304:	4293      	cmp	r3, r2
 8006306:	d10d      	bne.n	8006324 <HAL_RCC_OscConfig+0x628>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8006312:	429a      	cmp	r2, r3
 8006314:	d106      	bne.n	8006324 <HAL_RCC_OscConfig+0x628>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8006320:	429a      	cmp	r2, r3
 8006322:	d001      	beq.n	8006328 <HAL_RCC_OscConfig+0x62c>
        {
          return HAL_ERROR;
 8006324:	2301      	movs	r3, #1
 8006326:	e000      	b.n	800632a <HAL_RCC_OscConfig+0x62e>
        }
      }
    }
  }
  return HAL_OK;
 8006328:	2300      	movs	r3, #0
}
 800632a:	4618      	mov	r0, r3
 800632c:	3718      	adds	r7, #24
 800632e:	46bd      	mov	sp, r7
 8006330:	bd80      	pop	{r7, pc}
 8006332:	bf00      	nop
 8006334:	40023800 	.word	0x40023800
 8006338:	42470060 	.word	0x42470060

0800633c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800633c:	b580      	push	{r7, lr}
 800633e:	b084      	sub	sp, #16
 8006340:	af00      	add	r7, sp, #0
 8006342:	6078      	str	r0, [r7, #4]
 8006344:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	2b00      	cmp	r3, #0
 800634a:	d101      	bne.n	8006350 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800634c:	2301      	movs	r3, #1
 800634e:	e18c      	b.n	800666a <HAL_RCC_ClockConfig+0x32e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	2b00      	cmp	r3, #0
 8006356:	d003      	beq.n	8006360 <HAL_RCC_ClockConfig+0x24>
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	2b0f      	cmp	r3, #15
 800635e:	d904      	bls.n	800636a <HAL_RCC_ClockConfig+0x2e>
 8006360:	f240 2151 	movw	r1, #593	; 0x251
 8006364:	4887      	ldr	r0, [pc, #540]	; (8006584 <HAL_RCC_ClockConfig+0x248>)
 8006366:	f7fc fa52 	bl	800280e <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 800636a:	683b      	ldr	r3, [r7, #0]
 800636c:	2b00      	cmp	r3, #0
 800636e:	d031      	beq.n	80063d4 <HAL_RCC_ClockConfig+0x98>
 8006370:	683b      	ldr	r3, [r7, #0]
 8006372:	2b01      	cmp	r3, #1
 8006374:	d02e      	beq.n	80063d4 <HAL_RCC_ClockConfig+0x98>
 8006376:	683b      	ldr	r3, [r7, #0]
 8006378:	2b02      	cmp	r3, #2
 800637a:	d02b      	beq.n	80063d4 <HAL_RCC_ClockConfig+0x98>
 800637c:	683b      	ldr	r3, [r7, #0]
 800637e:	2b03      	cmp	r3, #3
 8006380:	d028      	beq.n	80063d4 <HAL_RCC_ClockConfig+0x98>
 8006382:	683b      	ldr	r3, [r7, #0]
 8006384:	2b04      	cmp	r3, #4
 8006386:	d025      	beq.n	80063d4 <HAL_RCC_ClockConfig+0x98>
 8006388:	683b      	ldr	r3, [r7, #0]
 800638a:	2b05      	cmp	r3, #5
 800638c:	d022      	beq.n	80063d4 <HAL_RCC_ClockConfig+0x98>
 800638e:	683b      	ldr	r3, [r7, #0]
 8006390:	2b06      	cmp	r3, #6
 8006392:	d01f      	beq.n	80063d4 <HAL_RCC_ClockConfig+0x98>
 8006394:	683b      	ldr	r3, [r7, #0]
 8006396:	2b07      	cmp	r3, #7
 8006398:	d01c      	beq.n	80063d4 <HAL_RCC_ClockConfig+0x98>
 800639a:	683b      	ldr	r3, [r7, #0]
 800639c:	2b08      	cmp	r3, #8
 800639e:	d019      	beq.n	80063d4 <HAL_RCC_ClockConfig+0x98>
 80063a0:	683b      	ldr	r3, [r7, #0]
 80063a2:	2b09      	cmp	r3, #9
 80063a4:	d016      	beq.n	80063d4 <HAL_RCC_ClockConfig+0x98>
 80063a6:	683b      	ldr	r3, [r7, #0]
 80063a8:	2b0a      	cmp	r3, #10
 80063aa:	d013      	beq.n	80063d4 <HAL_RCC_ClockConfig+0x98>
 80063ac:	683b      	ldr	r3, [r7, #0]
 80063ae:	2b0b      	cmp	r3, #11
 80063b0:	d010      	beq.n	80063d4 <HAL_RCC_ClockConfig+0x98>
 80063b2:	683b      	ldr	r3, [r7, #0]
 80063b4:	2b0c      	cmp	r3, #12
 80063b6:	d00d      	beq.n	80063d4 <HAL_RCC_ClockConfig+0x98>
 80063b8:	683b      	ldr	r3, [r7, #0]
 80063ba:	2b0d      	cmp	r3, #13
 80063bc:	d00a      	beq.n	80063d4 <HAL_RCC_ClockConfig+0x98>
 80063be:	683b      	ldr	r3, [r7, #0]
 80063c0:	2b0e      	cmp	r3, #14
 80063c2:	d007      	beq.n	80063d4 <HAL_RCC_ClockConfig+0x98>
 80063c4:	683b      	ldr	r3, [r7, #0]
 80063c6:	2b0f      	cmp	r3, #15
 80063c8:	d004      	beq.n	80063d4 <HAL_RCC_ClockConfig+0x98>
 80063ca:	f240 2152 	movw	r1, #594	; 0x252
 80063ce:	486d      	ldr	r0, [pc, #436]	; (8006584 <HAL_RCC_ClockConfig+0x248>)
 80063d0:	f7fc fa1d 	bl	800280e <assert_failed>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80063d4:	4b6c      	ldr	r3, [pc, #432]	; (8006588 <HAL_RCC_ClockConfig+0x24c>)
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	f003 030f 	and.w	r3, r3, #15
 80063dc:	683a      	ldr	r2, [r7, #0]
 80063de:	429a      	cmp	r2, r3
 80063e0:	d90c      	bls.n	80063fc <HAL_RCC_ClockConfig+0xc0>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80063e2:	4b69      	ldr	r3, [pc, #420]	; (8006588 <HAL_RCC_ClockConfig+0x24c>)
 80063e4:	683a      	ldr	r2, [r7, #0]
 80063e6:	b2d2      	uxtb	r2, r2
 80063e8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80063ea:	4b67      	ldr	r3, [pc, #412]	; (8006588 <HAL_RCC_ClockConfig+0x24c>)
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	f003 030f 	and.w	r3, r3, #15
 80063f2:	683a      	ldr	r2, [r7, #0]
 80063f4:	429a      	cmp	r2, r3
 80063f6:	d001      	beq.n	80063fc <HAL_RCC_ClockConfig+0xc0>
    {
      return HAL_ERROR;
 80063f8:	2301      	movs	r3, #1
 80063fa:	e136      	b.n	800666a <HAL_RCC_ClockConfig+0x32e>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	f003 0302 	and.w	r3, r3, #2
 8006404:	2b00      	cmp	r3, #0
 8006406:	d049      	beq.n	800649c <HAL_RCC_ClockConfig+0x160>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	f003 0304 	and.w	r3, r3, #4
 8006410:	2b00      	cmp	r3, #0
 8006412:	d005      	beq.n	8006420 <HAL_RCC_ClockConfig+0xe4>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006414:	4b5d      	ldr	r3, [pc, #372]	; (800658c <HAL_RCC_ClockConfig+0x250>)
 8006416:	689b      	ldr	r3, [r3, #8]
 8006418:	4a5c      	ldr	r2, [pc, #368]	; (800658c <HAL_RCC_ClockConfig+0x250>)
 800641a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800641e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	f003 0308 	and.w	r3, r3, #8
 8006428:	2b00      	cmp	r3, #0
 800642a:	d005      	beq.n	8006438 <HAL_RCC_ClockConfig+0xfc>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800642c:	4b57      	ldr	r3, [pc, #348]	; (800658c <HAL_RCC_ClockConfig+0x250>)
 800642e:	689b      	ldr	r3, [r3, #8]
 8006430:	4a56      	ldr	r2, [pc, #344]	; (800658c <HAL_RCC_ClockConfig+0x250>)
 8006432:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8006436:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	689b      	ldr	r3, [r3, #8]
 800643c:	2b00      	cmp	r3, #0
 800643e:	d024      	beq.n	800648a <HAL_RCC_ClockConfig+0x14e>
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	689b      	ldr	r3, [r3, #8]
 8006444:	2b80      	cmp	r3, #128	; 0x80
 8006446:	d020      	beq.n	800648a <HAL_RCC_ClockConfig+0x14e>
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	689b      	ldr	r3, [r3, #8]
 800644c:	2b90      	cmp	r3, #144	; 0x90
 800644e:	d01c      	beq.n	800648a <HAL_RCC_ClockConfig+0x14e>
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	689b      	ldr	r3, [r3, #8]
 8006454:	2ba0      	cmp	r3, #160	; 0xa0
 8006456:	d018      	beq.n	800648a <HAL_RCC_ClockConfig+0x14e>
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	689b      	ldr	r3, [r3, #8]
 800645c:	2bb0      	cmp	r3, #176	; 0xb0
 800645e:	d014      	beq.n	800648a <HAL_RCC_ClockConfig+0x14e>
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	689b      	ldr	r3, [r3, #8]
 8006464:	2bc0      	cmp	r3, #192	; 0xc0
 8006466:	d010      	beq.n	800648a <HAL_RCC_ClockConfig+0x14e>
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	689b      	ldr	r3, [r3, #8]
 800646c:	2bd0      	cmp	r3, #208	; 0xd0
 800646e:	d00c      	beq.n	800648a <HAL_RCC_ClockConfig+0x14e>
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	689b      	ldr	r3, [r3, #8]
 8006474:	2be0      	cmp	r3, #224	; 0xe0
 8006476:	d008      	beq.n	800648a <HAL_RCC_ClockConfig+0x14e>
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	689b      	ldr	r3, [r3, #8]
 800647c:	2bf0      	cmp	r3, #240	; 0xf0
 800647e:	d004      	beq.n	800648a <HAL_RCC_ClockConfig+0x14e>
 8006480:	f240 2175 	movw	r1, #629	; 0x275
 8006484:	483f      	ldr	r0, [pc, #252]	; (8006584 <HAL_RCC_ClockConfig+0x248>)
 8006486:	f7fc f9c2 	bl	800280e <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800648a:	4b40      	ldr	r3, [pc, #256]	; (800658c <HAL_RCC_ClockConfig+0x250>)
 800648c:	689b      	ldr	r3, [r3, #8]
 800648e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	689b      	ldr	r3, [r3, #8]
 8006496:	493d      	ldr	r1, [pc, #244]	; (800658c <HAL_RCC_ClockConfig+0x250>)
 8006498:	4313      	orrs	r3, r2
 800649a:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	f003 0301 	and.w	r3, r3, #1
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	d059      	beq.n	800655c <HAL_RCC_ClockConfig+0x220>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	685b      	ldr	r3, [r3, #4]
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d010      	beq.n	80064d2 <HAL_RCC_ClockConfig+0x196>
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	685b      	ldr	r3, [r3, #4]
 80064b4:	2b01      	cmp	r3, #1
 80064b6:	d00c      	beq.n	80064d2 <HAL_RCC_ClockConfig+0x196>
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	685b      	ldr	r3, [r3, #4]
 80064bc:	2b02      	cmp	r3, #2
 80064be:	d008      	beq.n	80064d2 <HAL_RCC_ClockConfig+0x196>
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	685b      	ldr	r3, [r3, #4]
 80064c4:	2b03      	cmp	r3, #3
 80064c6:	d004      	beq.n	80064d2 <HAL_RCC_ClockConfig+0x196>
 80064c8:	f44f 711f 	mov.w	r1, #636	; 0x27c
 80064cc:	482d      	ldr	r0, [pc, #180]	; (8006584 <HAL_RCC_ClockConfig+0x248>)
 80064ce:	f7fc f99e 	bl	800280e <assert_failed>

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	685b      	ldr	r3, [r3, #4]
 80064d6:	2b01      	cmp	r3, #1
 80064d8:	d107      	bne.n	80064ea <HAL_RCC_ClockConfig+0x1ae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80064da:	4b2c      	ldr	r3, [pc, #176]	; (800658c <HAL_RCC_ClockConfig+0x250>)
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d119      	bne.n	800651a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_ERROR;
 80064e6:	2301      	movs	r3, #1
 80064e8:	e0bf      	b.n	800666a <HAL_RCC_ClockConfig+0x32e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	685b      	ldr	r3, [r3, #4]
 80064ee:	2b02      	cmp	r3, #2
 80064f0:	d003      	beq.n	80064fa <HAL_RCC_ClockConfig+0x1be>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80064f6:	2b03      	cmp	r3, #3
 80064f8:	d107      	bne.n	800650a <HAL_RCC_ClockConfig+0x1ce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80064fa:	4b24      	ldr	r3, [pc, #144]	; (800658c <HAL_RCC_ClockConfig+0x250>)
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006502:	2b00      	cmp	r3, #0
 8006504:	d109      	bne.n	800651a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_ERROR;
 8006506:	2301      	movs	r3, #1
 8006508:	e0af      	b.n	800666a <HAL_RCC_ClockConfig+0x32e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800650a:	4b20      	ldr	r3, [pc, #128]	; (800658c <HAL_RCC_ClockConfig+0x250>)
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	f003 0302 	and.w	r3, r3, #2
 8006512:	2b00      	cmp	r3, #0
 8006514:	d101      	bne.n	800651a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_ERROR;
 8006516:	2301      	movs	r3, #1
 8006518:	e0a7      	b.n	800666a <HAL_RCC_ClockConfig+0x32e>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800651a:	4b1c      	ldr	r3, [pc, #112]	; (800658c <HAL_RCC_ClockConfig+0x250>)
 800651c:	689b      	ldr	r3, [r3, #8]
 800651e:	f023 0203 	bic.w	r2, r3, #3
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	685b      	ldr	r3, [r3, #4]
 8006526:	4919      	ldr	r1, [pc, #100]	; (800658c <HAL_RCC_ClockConfig+0x250>)
 8006528:	4313      	orrs	r3, r2
 800652a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800652c:	f7fc ff2c 	bl	8003388 <HAL_GetTick>
 8006530:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006532:	e00a      	b.n	800654a <HAL_RCC_ClockConfig+0x20e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006534:	f7fc ff28 	bl	8003388 <HAL_GetTick>
 8006538:	4602      	mov	r2, r0
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	1ad3      	subs	r3, r2, r3
 800653e:	f241 3288 	movw	r2, #5000	; 0x1388
 8006542:	4293      	cmp	r3, r2
 8006544:	d901      	bls.n	800654a <HAL_RCC_ClockConfig+0x20e>
      {
        return HAL_TIMEOUT;
 8006546:	2303      	movs	r3, #3
 8006548:	e08f      	b.n	800666a <HAL_RCC_ClockConfig+0x32e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800654a:	4b10      	ldr	r3, [pc, #64]	; (800658c <HAL_RCC_ClockConfig+0x250>)
 800654c:	689b      	ldr	r3, [r3, #8]
 800654e:	f003 020c 	and.w	r2, r3, #12
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	685b      	ldr	r3, [r3, #4]
 8006556:	009b      	lsls	r3, r3, #2
 8006558:	429a      	cmp	r2, r3
 800655a:	d1eb      	bne.n	8006534 <HAL_RCC_ClockConfig+0x1f8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800655c:	4b0a      	ldr	r3, [pc, #40]	; (8006588 <HAL_RCC_ClockConfig+0x24c>)
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	f003 030f 	and.w	r3, r3, #15
 8006564:	683a      	ldr	r2, [r7, #0]
 8006566:	429a      	cmp	r2, r3
 8006568:	d212      	bcs.n	8006590 <HAL_RCC_ClockConfig+0x254>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800656a:	4b07      	ldr	r3, [pc, #28]	; (8006588 <HAL_RCC_ClockConfig+0x24c>)
 800656c:	683a      	ldr	r2, [r7, #0]
 800656e:	b2d2      	uxtb	r2, r2
 8006570:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006572:	4b05      	ldr	r3, [pc, #20]	; (8006588 <HAL_RCC_ClockConfig+0x24c>)
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	f003 030f 	and.w	r3, r3, #15
 800657a:	683a      	ldr	r2, [r7, #0]
 800657c:	429a      	cmp	r2, r3
 800657e:	d007      	beq.n	8006590 <HAL_RCC_ClockConfig+0x254>
    {
      return HAL_ERROR;
 8006580:	2301      	movs	r3, #1
 8006582:	e072      	b.n	800666a <HAL_RCC_ClockConfig+0x32e>
 8006584:	0800a1a8 	.word	0x0800a1a8
 8006588:	40023c00 	.word	0x40023c00
 800658c:	40023800 	.word	0x40023800
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	f003 0304 	and.w	r3, r3, #4
 8006598:	2b00      	cmp	r3, #0
 800659a:	d025      	beq.n	80065e8 <HAL_RCC_ClockConfig+0x2ac>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	68db      	ldr	r3, [r3, #12]
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	d018      	beq.n	80065d6 <HAL_RCC_ClockConfig+0x29a>
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	68db      	ldr	r3, [r3, #12]
 80065a8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80065ac:	d013      	beq.n	80065d6 <HAL_RCC_ClockConfig+0x29a>
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	68db      	ldr	r3, [r3, #12]
 80065b2:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 80065b6:	d00e      	beq.n	80065d6 <HAL_RCC_ClockConfig+0x29a>
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	68db      	ldr	r3, [r3, #12]
 80065bc:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 80065c0:	d009      	beq.n	80065d6 <HAL_RCC_ClockConfig+0x29a>
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	68db      	ldr	r3, [r3, #12]
 80065c6:	f5b3 5fe0 	cmp.w	r3, #7168	; 0x1c00
 80065ca:	d004      	beq.n	80065d6 <HAL_RCC_ClockConfig+0x29a>
 80065cc:	f240 21ba 	movw	r1, #698	; 0x2ba
 80065d0:	4828      	ldr	r0, [pc, #160]	; (8006674 <HAL_RCC_ClockConfig+0x338>)
 80065d2:	f7fc f91c 	bl	800280e <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80065d6:	4b28      	ldr	r3, [pc, #160]	; (8006678 <HAL_RCC_ClockConfig+0x33c>)
 80065d8:	689b      	ldr	r3, [r3, #8]
 80065da:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	68db      	ldr	r3, [r3, #12]
 80065e2:	4925      	ldr	r1, [pc, #148]	; (8006678 <HAL_RCC_ClockConfig+0x33c>)
 80065e4:	4313      	orrs	r3, r2
 80065e6:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	f003 0308 	and.w	r3, r3, #8
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	d026      	beq.n	8006642 <HAL_RCC_ClockConfig+0x306>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	691b      	ldr	r3, [r3, #16]
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	d018      	beq.n	800662e <HAL_RCC_ClockConfig+0x2f2>
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	691b      	ldr	r3, [r3, #16]
 8006600:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006604:	d013      	beq.n	800662e <HAL_RCC_ClockConfig+0x2f2>
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	691b      	ldr	r3, [r3, #16]
 800660a:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800660e:	d00e      	beq.n	800662e <HAL_RCC_ClockConfig+0x2f2>
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	691b      	ldr	r3, [r3, #16]
 8006614:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8006618:	d009      	beq.n	800662e <HAL_RCC_ClockConfig+0x2f2>
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	691b      	ldr	r3, [r3, #16]
 800661e:	f5b3 5fe0 	cmp.w	r3, #7168	; 0x1c00
 8006622:	d004      	beq.n	800662e <HAL_RCC_ClockConfig+0x2f2>
 8006624:	f240 21c1 	movw	r1, #705	; 0x2c1
 8006628:	4812      	ldr	r0, [pc, #72]	; (8006674 <HAL_RCC_ClockConfig+0x338>)
 800662a:	f7fc f8f0 	bl	800280e <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800662e:	4b12      	ldr	r3, [pc, #72]	; (8006678 <HAL_RCC_ClockConfig+0x33c>)
 8006630:	689b      	ldr	r3, [r3, #8]
 8006632:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	691b      	ldr	r3, [r3, #16]
 800663a:	00db      	lsls	r3, r3, #3
 800663c:	490e      	ldr	r1, [pc, #56]	; (8006678 <HAL_RCC_ClockConfig+0x33c>)
 800663e:	4313      	orrs	r3, r2
 8006640:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006642:	f000 f821 	bl	8006688 <HAL_RCC_GetSysClockFreq>
 8006646:	4602      	mov	r2, r0
 8006648:	4b0b      	ldr	r3, [pc, #44]	; (8006678 <HAL_RCC_ClockConfig+0x33c>)
 800664a:	689b      	ldr	r3, [r3, #8]
 800664c:	091b      	lsrs	r3, r3, #4
 800664e:	f003 030f 	and.w	r3, r3, #15
 8006652:	490a      	ldr	r1, [pc, #40]	; (800667c <HAL_RCC_ClockConfig+0x340>)
 8006654:	5ccb      	ldrb	r3, [r1, r3]
 8006656:	fa22 f303 	lsr.w	r3, r2, r3
 800665a:	4a09      	ldr	r2, [pc, #36]	; (8006680 <HAL_RCC_ClockConfig+0x344>)
 800665c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800665e:	4b09      	ldr	r3, [pc, #36]	; (8006684 <HAL_RCC_ClockConfig+0x348>)
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	4618      	mov	r0, r3
 8006664:	f7fc fe4c 	bl	8003300 <HAL_InitTick>

  return HAL_OK;
 8006668:	2300      	movs	r3, #0
}
 800666a:	4618      	mov	r0, r3
 800666c:	3710      	adds	r7, #16
 800666e:	46bd      	mov	sp, r7
 8006670:	bd80      	pop	{r7, pc}
 8006672:	bf00      	nop
 8006674:	0800a1a8 	.word	0x0800a1a8
 8006678:	40023800 	.word	0x40023800
 800667c:	0800a2f8 	.word	0x0800a2f8
 8006680:	20000164 	.word	0x20000164
 8006684:	20000168 	.word	0x20000168

08006688 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006688:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800668c:	b084      	sub	sp, #16
 800668e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8006690:	2300      	movs	r3, #0
 8006692:	607b      	str	r3, [r7, #4]
 8006694:	2300      	movs	r3, #0
 8006696:	60fb      	str	r3, [r7, #12]
 8006698:	2300      	movs	r3, #0
 800669a:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800669c:	2300      	movs	r3, #0
 800669e:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80066a0:	4b67      	ldr	r3, [pc, #412]	; (8006840 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80066a2:	689b      	ldr	r3, [r3, #8]
 80066a4:	f003 030c 	and.w	r3, r3, #12
 80066a8:	2b08      	cmp	r3, #8
 80066aa:	d00d      	beq.n	80066c8 <HAL_RCC_GetSysClockFreq+0x40>
 80066ac:	2b08      	cmp	r3, #8
 80066ae:	f200 80bd 	bhi.w	800682c <HAL_RCC_GetSysClockFreq+0x1a4>
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d002      	beq.n	80066bc <HAL_RCC_GetSysClockFreq+0x34>
 80066b6:	2b04      	cmp	r3, #4
 80066b8:	d003      	beq.n	80066c2 <HAL_RCC_GetSysClockFreq+0x3a>
 80066ba:	e0b7      	b.n	800682c <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80066bc:	4b61      	ldr	r3, [pc, #388]	; (8006844 <HAL_RCC_GetSysClockFreq+0x1bc>)
 80066be:	60bb      	str	r3, [r7, #8]
       break;
 80066c0:	e0b7      	b.n	8006832 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80066c2:	4b60      	ldr	r3, [pc, #384]	; (8006844 <HAL_RCC_GetSysClockFreq+0x1bc>)
 80066c4:	60bb      	str	r3, [r7, #8]
      break;
 80066c6:	e0b4      	b.n	8006832 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80066c8:	4b5d      	ldr	r3, [pc, #372]	; (8006840 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80066ca:	685b      	ldr	r3, [r3, #4]
 80066cc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80066d0:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80066d2:	4b5b      	ldr	r3, [pc, #364]	; (8006840 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80066d4:	685b      	ldr	r3, [r3, #4]
 80066d6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d04d      	beq.n	800677a <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80066de:	4b58      	ldr	r3, [pc, #352]	; (8006840 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80066e0:	685b      	ldr	r3, [r3, #4]
 80066e2:	099b      	lsrs	r3, r3, #6
 80066e4:	461a      	mov	r2, r3
 80066e6:	f04f 0300 	mov.w	r3, #0
 80066ea:	f240 10ff 	movw	r0, #511	; 0x1ff
 80066ee:	f04f 0100 	mov.w	r1, #0
 80066f2:	ea02 0800 	and.w	r8, r2, r0
 80066f6:	ea03 0901 	and.w	r9, r3, r1
 80066fa:	4640      	mov	r0, r8
 80066fc:	4649      	mov	r1, r9
 80066fe:	f04f 0200 	mov.w	r2, #0
 8006702:	f04f 0300 	mov.w	r3, #0
 8006706:	014b      	lsls	r3, r1, #5
 8006708:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800670c:	0142      	lsls	r2, r0, #5
 800670e:	4610      	mov	r0, r2
 8006710:	4619      	mov	r1, r3
 8006712:	ebb0 0008 	subs.w	r0, r0, r8
 8006716:	eb61 0109 	sbc.w	r1, r1, r9
 800671a:	f04f 0200 	mov.w	r2, #0
 800671e:	f04f 0300 	mov.w	r3, #0
 8006722:	018b      	lsls	r3, r1, #6
 8006724:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8006728:	0182      	lsls	r2, r0, #6
 800672a:	1a12      	subs	r2, r2, r0
 800672c:	eb63 0301 	sbc.w	r3, r3, r1
 8006730:	f04f 0000 	mov.w	r0, #0
 8006734:	f04f 0100 	mov.w	r1, #0
 8006738:	00d9      	lsls	r1, r3, #3
 800673a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800673e:	00d0      	lsls	r0, r2, #3
 8006740:	4602      	mov	r2, r0
 8006742:	460b      	mov	r3, r1
 8006744:	eb12 0208 	adds.w	r2, r2, r8
 8006748:	eb43 0309 	adc.w	r3, r3, r9
 800674c:	f04f 0000 	mov.w	r0, #0
 8006750:	f04f 0100 	mov.w	r1, #0
 8006754:	0299      	lsls	r1, r3, #10
 8006756:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800675a:	0290      	lsls	r0, r2, #10
 800675c:	4602      	mov	r2, r0
 800675e:	460b      	mov	r3, r1
 8006760:	4610      	mov	r0, r2
 8006762:	4619      	mov	r1, r3
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	461a      	mov	r2, r3
 8006768:	f04f 0300 	mov.w	r3, #0
 800676c:	f7fa fa2e 	bl	8000bcc <__aeabi_uldivmod>
 8006770:	4602      	mov	r2, r0
 8006772:	460b      	mov	r3, r1
 8006774:	4613      	mov	r3, r2
 8006776:	60fb      	str	r3, [r7, #12]
 8006778:	e04a      	b.n	8006810 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800677a:	4b31      	ldr	r3, [pc, #196]	; (8006840 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800677c:	685b      	ldr	r3, [r3, #4]
 800677e:	099b      	lsrs	r3, r3, #6
 8006780:	461a      	mov	r2, r3
 8006782:	f04f 0300 	mov.w	r3, #0
 8006786:	f240 10ff 	movw	r0, #511	; 0x1ff
 800678a:	f04f 0100 	mov.w	r1, #0
 800678e:	ea02 0400 	and.w	r4, r2, r0
 8006792:	ea03 0501 	and.w	r5, r3, r1
 8006796:	4620      	mov	r0, r4
 8006798:	4629      	mov	r1, r5
 800679a:	f04f 0200 	mov.w	r2, #0
 800679e:	f04f 0300 	mov.w	r3, #0
 80067a2:	014b      	lsls	r3, r1, #5
 80067a4:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80067a8:	0142      	lsls	r2, r0, #5
 80067aa:	4610      	mov	r0, r2
 80067ac:	4619      	mov	r1, r3
 80067ae:	1b00      	subs	r0, r0, r4
 80067b0:	eb61 0105 	sbc.w	r1, r1, r5
 80067b4:	f04f 0200 	mov.w	r2, #0
 80067b8:	f04f 0300 	mov.w	r3, #0
 80067bc:	018b      	lsls	r3, r1, #6
 80067be:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80067c2:	0182      	lsls	r2, r0, #6
 80067c4:	1a12      	subs	r2, r2, r0
 80067c6:	eb63 0301 	sbc.w	r3, r3, r1
 80067ca:	f04f 0000 	mov.w	r0, #0
 80067ce:	f04f 0100 	mov.w	r1, #0
 80067d2:	00d9      	lsls	r1, r3, #3
 80067d4:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80067d8:	00d0      	lsls	r0, r2, #3
 80067da:	4602      	mov	r2, r0
 80067dc:	460b      	mov	r3, r1
 80067de:	1912      	adds	r2, r2, r4
 80067e0:	eb45 0303 	adc.w	r3, r5, r3
 80067e4:	f04f 0000 	mov.w	r0, #0
 80067e8:	f04f 0100 	mov.w	r1, #0
 80067ec:	0299      	lsls	r1, r3, #10
 80067ee:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80067f2:	0290      	lsls	r0, r2, #10
 80067f4:	4602      	mov	r2, r0
 80067f6:	460b      	mov	r3, r1
 80067f8:	4610      	mov	r0, r2
 80067fa:	4619      	mov	r1, r3
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	461a      	mov	r2, r3
 8006800:	f04f 0300 	mov.w	r3, #0
 8006804:	f7fa f9e2 	bl	8000bcc <__aeabi_uldivmod>
 8006808:	4602      	mov	r2, r0
 800680a:	460b      	mov	r3, r1
 800680c:	4613      	mov	r3, r2
 800680e:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006810:	4b0b      	ldr	r3, [pc, #44]	; (8006840 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006812:	685b      	ldr	r3, [r3, #4]
 8006814:	0c1b      	lsrs	r3, r3, #16
 8006816:	f003 0303 	and.w	r3, r3, #3
 800681a:	3301      	adds	r3, #1
 800681c:	005b      	lsls	r3, r3, #1
 800681e:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8006820:	68fa      	ldr	r2, [r7, #12]
 8006822:	683b      	ldr	r3, [r7, #0]
 8006824:	fbb2 f3f3 	udiv	r3, r2, r3
 8006828:	60bb      	str	r3, [r7, #8]
      break;
 800682a:	e002      	b.n	8006832 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800682c:	4b05      	ldr	r3, [pc, #20]	; (8006844 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800682e:	60bb      	str	r3, [r7, #8]
      break;
 8006830:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006832:	68bb      	ldr	r3, [r7, #8]
}
 8006834:	4618      	mov	r0, r3
 8006836:	3710      	adds	r7, #16
 8006838:	46bd      	mov	sp, r7
 800683a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800683e:	bf00      	nop
 8006840:	40023800 	.word	0x40023800
 8006844:	00f42400 	.word	0x00f42400

08006848 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006848:	b480      	push	{r7}
 800684a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800684c:	4b03      	ldr	r3, [pc, #12]	; (800685c <HAL_RCC_GetHCLKFreq+0x14>)
 800684e:	681b      	ldr	r3, [r3, #0]
}
 8006850:	4618      	mov	r0, r3
 8006852:	46bd      	mov	sp, r7
 8006854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006858:	4770      	bx	lr
 800685a:	bf00      	nop
 800685c:	20000164 	.word	0x20000164

08006860 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006860:	b580      	push	{r7, lr}
 8006862:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006864:	f7ff fff0 	bl	8006848 <HAL_RCC_GetHCLKFreq>
 8006868:	4602      	mov	r2, r0
 800686a:	4b05      	ldr	r3, [pc, #20]	; (8006880 <HAL_RCC_GetPCLK1Freq+0x20>)
 800686c:	689b      	ldr	r3, [r3, #8]
 800686e:	0a9b      	lsrs	r3, r3, #10
 8006870:	f003 0307 	and.w	r3, r3, #7
 8006874:	4903      	ldr	r1, [pc, #12]	; (8006884 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006876:	5ccb      	ldrb	r3, [r1, r3]
 8006878:	fa22 f303 	lsr.w	r3, r2, r3
}
 800687c:	4618      	mov	r0, r3
 800687e:	bd80      	pop	{r7, pc}
 8006880:	40023800 	.word	0x40023800
 8006884:	0800a308 	.word	0x0800a308

08006888 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006888:	b580      	push	{r7, lr}
 800688a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800688c:	f7ff ffdc 	bl	8006848 <HAL_RCC_GetHCLKFreq>
 8006890:	4602      	mov	r2, r0
 8006892:	4b05      	ldr	r3, [pc, #20]	; (80068a8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006894:	689b      	ldr	r3, [r3, #8]
 8006896:	0b5b      	lsrs	r3, r3, #13
 8006898:	f003 0307 	and.w	r3, r3, #7
 800689c:	4903      	ldr	r1, [pc, #12]	; (80068ac <HAL_RCC_GetPCLK2Freq+0x24>)
 800689e:	5ccb      	ldrb	r3, [r1, r3]
 80068a0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80068a4:	4618      	mov	r0, r3
 80068a6:	bd80      	pop	{r7, pc}
 80068a8:	40023800 	.word	0x40023800
 80068ac:	0800a308 	.word	0x0800a308

080068b0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80068b0:	b580      	push	{r7, lr}
 80068b2:	b082      	sub	sp, #8
 80068b4:	af00      	add	r7, sp, #0
 80068b6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	d101      	bne.n	80068c2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80068be:	2301      	movs	r3, #1
 80068c0:	e118      	b.n	8006af4 <HAL_SPI_Init+0x244>
  }

  /* Check the parameters */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	4a8d      	ldr	r2, [pc, #564]	; (8006afc <HAL_SPI_Init+0x24c>)
 80068c8:	4293      	cmp	r3, r2
 80068ca:	d01d      	beq.n	8006908 <HAL_SPI_Init+0x58>
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	4a8b      	ldr	r2, [pc, #556]	; (8006b00 <HAL_SPI_Init+0x250>)
 80068d2:	4293      	cmp	r3, r2
 80068d4:	d018      	beq.n	8006908 <HAL_SPI_Init+0x58>
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	4a8a      	ldr	r2, [pc, #552]	; (8006b04 <HAL_SPI_Init+0x254>)
 80068dc:	4293      	cmp	r3, r2
 80068de:	d013      	beq.n	8006908 <HAL_SPI_Init+0x58>
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	4a88      	ldr	r2, [pc, #544]	; (8006b08 <HAL_SPI_Init+0x258>)
 80068e6:	4293      	cmp	r3, r2
 80068e8:	d00e      	beq.n	8006908 <HAL_SPI_Init+0x58>
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	4a87      	ldr	r2, [pc, #540]	; (8006b0c <HAL_SPI_Init+0x25c>)
 80068f0:	4293      	cmp	r3, r2
 80068f2:	d009      	beq.n	8006908 <HAL_SPI_Init+0x58>
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	4a85      	ldr	r2, [pc, #532]	; (8006b10 <HAL_SPI_Init+0x260>)
 80068fa:	4293      	cmp	r3, r2
 80068fc:	d004      	beq.n	8006908 <HAL_SPI_Init+0x58>
 80068fe:	f44f 71a1 	mov.w	r1, #322	; 0x142
 8006902:	4884      	ldr	r0, [pc, #528]	; (8006b14 <HAL_SPI_Init+0x264>)
 8006904:	f7fb ff83 	bl	800280e <assert_failed>
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	685b      	ldr	r3, [r3, #4]
 800690c:	2b00      	cmp	r3, #0
 800690e:	d009      	beq.n	8006924 <HAL_SPI_Init+0x74>
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	685b      	ldr	r3, [r3, #4]
 8006914:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006918:	d004      	beq.n	8006924 <HAL_SPI_Init+0x74>
 800691a:	f240 1143 	movw	r1, #323	; 0x143
 800691e:	487d      	ldr	r0, [pc, #500]	; (8006b14 <HAL_SPI_Init+0x264>)
 8006920:	f7fb ff75 	bl	800280e <assert_failed>
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	689b      	ldr	r3, [r3, #8]
 8006928:	2b00      	cmp	r3, #0
 800692a:	d00e      	beq.n	800694a <HAL_SPI_Init+0x9a>
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	689b      	ldr	r3, [r3, #8]
 8006930:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006934:	d009      	beq.n	800694a <HAL_SPI_Init+0x9a>
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	689b      	ldr	r3, [r3, #8]
 800693a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800693e:	d004      	beq.n	800694a <HAL_SPI_Init+0x9a>
 8006940:	f44f 71a2 	mov.w	r1, #324	; 0x144
 8006944:	4873      	ldr	r0, [pc, #460]	; (8006b14 <HAL_SPI_Init+0x264>)
 8006946:	f7fb ff62 	bl	800280e <assert_failed>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	68db      	ldr	r3, [r3, #12]
 800694e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006952:	d008      	beq.n	8006966 <HAL_SPI_Init+0xb6>
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	68db      	ldr	r3, [r3, #12]
 8006958:	2b00      	cmp	r3, #0
 800695a:	d004      	beq.n	8006966 <HAL_SPI_Init+0xb6>
 800695c:	f240 1145 	movw	r1, #325	; 0x145
 8006960:	486c      	ldr	r0, [pc, #432]	; (8006b14 <HAL_SPI_Init+0x264>)
 8006962:	f7fb ff54 	bl	800280e <assert_failed>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	699b      	ldr	r3, [r3, #24]
 800696a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800696e:	d00d      	beq.n	800698c <HAL_SPI_Init+0xdc>
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	699b      	ldr	r3, [r3, #24]
 8006974:	2b00      	cmp	r3, #0
 8006976:	d009      	beq.n	800698c <HAL_SPI_Init+0xdc>
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	699b      	ldr	r3, [r3, #24]
 800697c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8006980:	d004      	beq.n	800698c <HAL_SPI_Init+0xdc>
 8006982:	f44f 71a3 	mov.w	r1, #326	; 0x146
 8006986:	4863      	ldr	r0, [pc, #396]	; (8006b14 <HAL_SPI_Init+0x264>)
 8006988:	f7fb ff41 	bl	800280e <assert_failed>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	69db      	ldr	r3, [r3, #28]
 8006990:	2b00      	cmp	r3, #0
 8006992:	d020      	beq.n	80069d6 <HAL_SPI_Init+0x126>
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	69db      	ldr	r3, [r3, #28]
 8006998:	2b08      	cmp	r3, #8
 800699a:	d01c      	beq.n	80069d6 <HAL_SPI_Init+0x126>
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	69db      	ldr	r3, [r3, #28]
 80069a0:	2b10      	cmp	r3, #16
 80069a2:	d018      	beq.n	80069d6 <HAL_SPI_Init+0x126>
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	69db      	ldr	r3, [r3, #28]
 80069a8:	2b18      	cmp	r3, #24
 80069aa:	d014      	beq.n	80069d6 <HAL_SPI_Init+0x126>
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	69db      	ldr	r3, [r3, #28]
 80069b0:	2b20      	cmp	r3, #32
 80069b2:	d010      	beq.n	80069d6 <HAL_SPI_Init+0x126>
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	69db      	ldr	r3, [r3, #28]
 80069b8:	2b28      	cmp	r3, #40	; 0x28
 80069ba:	d00c      	beq.n	80069d6 <HAL_SPI_Init+0x126>
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	69db      	ldr	r3, [r3, #28]
 80069c0:	2b30      	cmp	r3, #48	; 0x30
 80069c2:	d008      	beq.n	80069d6 <HAL_SPI_Init+0x126>
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	69db      	ldr	r3, [r3, #28]
 80069c8:	2b38      	cmp	r3, #56	; 0x38
 80069ca:	d004      	beq.n	80069d6 <HAL_SPI_Init+0x126>
 80069cc:	f240 1147 	movw	r1, #327	; 0x147
 80069d0:	4850      	ldr	r0, [pc, #320]	; (8006b14 <HAL_SPI_Init+0x264>)
 80069d2:	f7fb ff1c 	bl	800280e <assert_failed>
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	6a1b      	ldr	r3, [r3, #32]
 80069da:	2b00      	cmp	r3, #0
 80069dc:	d008      	beq.n	80069f0 <HAL_SPI_Init+0x140>
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	6a1b      	ldr	r3, [r3, #32]
 80069e2:	2b80      	cmp	r3, #128	; 0x80
 80069e4:	d004      	beq.n	80069f0 <HAL_SPI_Init+0x140>
 80069e6:	f44f 71a4 	mov.w	r1, #328	; 0x148
 80069ea:	484a      	ldr	r0, [pc, #296]	; (8006b14 <HAL_SPI_Init+0x264>)
 80069ec:	f7fb ff0f 	bl	800280e <assert_failed>
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	d008      	beq.n	8006a0a <HAL_SPI_Init+0x15a>
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069fc:	2b10      	cmp	r3, #16
 80069fe:	d004      	beq.n	8006a0a <HAL_SPI_Init+0x15a>
 8006a00:	f240 1149 	movw	r1, #329	; 0x149
 8006a04:	4843      	ldr	r0, [pc, #268]	; (8006b14 <HAL_SPI_Init+0x264>)
 8006a06:	f7fb ff02 	bl	800280e <assert_failed>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	d119      	bne.n	8006a46 <HAL_SPI_Init+0x196>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	691b      	ldr	r3, [r3, #16]
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	d008      	beq.n	8006a2c <HAL_SPI_Init+0x17c>
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	691b      	ldr	r3, [r3, #16]
 8006a1e:	2b02      	cmp	r3, #2
 8006a20:	d004      	beq.n	8006a2c <HAL_SPI_Init+0x17c>
 8006a22:	f44f 71a6 	mov.w	r1, #332	; 0x14c
 8006a26:	483b      	ldr	r0, [pc, #236]	; (8006b14 <HAL_SPI_Init+0x264>)
 8006a28:	f7fb fef1 	bl	800280e <assert_failed>
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	695b      	ldr	r3, [r3, #20]
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d008      	beq.n	8006a46 <HAL_SPI_Init+0x196>
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	695b      	ldr	r3, [r3, #20]
 8006a38:	2b01      	cmp	r3, #1
 8006a3a:	d004      	beq.n	8006a46 <HAL_SPI_Init+0x196>
 8006a3c:	f240 114d 	movw	r1, #333	; 0x14d
 8006a40:	4834      	ldr	r0, [pc, #208]	; (8006b14 <HAL_SPI_Init+0x264>)
 8006a42:	f7fb fee4 	bl	800280e <assert_failed>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	2200      	movs	r2, #0
 8006a4a:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006a52:	b2db      	uxtb	r3, r3
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	d106      	bne.n	8006a66 <HAL_SPI_Init+0x1b6>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	2200      	movs	r2, #0
 8006a5c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006a60:	6878      	ldr	r0, [r7, #4]
 8006a62:	f7fb ff17 	bl	8002894 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	2202      	movs	r2, #2
 8006a6a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	681a      	ldr	r2, [r3, #0]
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006a7c:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	685a      	ldr	r2, [r3, #4]
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	689b      	ldr	r3, [r3, #8]
 8006a86:	431a      	orrs	r2, r3
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	68db      	ldr	r3, [r3, #12]
 8006a8c:	431a      	orrs	r2, r3
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	691b      	ldr	r3, [r3, #16]
 8006a92:	431a      	orrs	r2, r3
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	695b      	ldr	r3, [r3, #20]
 8006a98:	431a      	orrs	r2, r3
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	699b      	ldr	r3, [r3, #24]
 8006a9e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006aa2:	431a      	orrs	r2, r3
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	69db      	ldr	r3, [r3, #28]
 8006aa8:	431a      	orrs	r2, r3
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	6a1b      	ldr	r3, [r3, #32]
 8006aae:	ea42 0103 	orr.w	r1, r2, r3
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	430a      	orrs	r2, r1
 8006abc:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	699b      	ldr	r3, [r3, #24]
 8006ac2:	0c1b      	lsrs	r3, r3, #16
 8006ac4:	f003 0104 	and.w	r1, r3, #4
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	430a      	orrs	r2, r1
 8006ad2:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	69da      	ldr	r2, [r3, #28]
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006ae2:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	2200      	movs	r2, #0
 8006ae8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	2201      	movs	r2, #1
 8006aee:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8006af2:	2300      	movs	r3, #0
}
 8006af4:	4618      	mov	r0, r3
 8006af6:	3708      	adds	r7, #8
 8006af8:	46bd      	mov	sp, r7
 8006afa:	bd80      	pop	{r7, pc}
 8006afc:	40013000 	.word	0x40013000
 8006b00:	40003800 	.word	0x40003800
 8006b04:	40003c00 	.word	0x40003c00
 8006b08:	40013400 	.word	0x40013400
 8006b0c:	40015000 	.word	0x40015000
 8006b10:	40015400 	.word	0x40015400
 8006b14:	0800a1e0 	.word	0x0800a1e0

08006b18 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006b18:	b580      	push	{r7, lr}
 8006b1a:	b088      	sub	sp, #32
 8006b1c:	af02      	add	r7, sp, #8
 8006b1e:	60f8      	str	r0, [r7, #12]
 8006b20:	60b9      	str	r1, [r7, #8]
 8006b22:	603b      	str	r3, [r7, #0]
 8006b24:	4613      	mov	r3, r2
 8006b26:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006b28:	2300      	movs	r3, #0
 8006b2a:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	685b      	ldr	r3, [r3, #4]
 8006b30:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006b34:	d112      	bne.n	8006b5c <HAL_SPI_Receive+0x44>
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	689b      	ldr	r3, [r3, #8]
 8006b3a:	2b00      	cmp	r3, #0
 8006b3c:	d10e      	bne.n	8006b5c <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	2204      	movs	r2, #4
 8006b42:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8006b46:	88fa      	ldrh	r2, [r7, #6]
 8006b48:	683b      	ldr	r3, [r7, #0]
 8006b4a:	9300      	str	r3, [sp, #0]
 8006b4c:	4613      	mov	r3, r2
 8006b4e:	68ba      	ldr	r2, [r7, #8]
 8006b50:	68b9      	ldr	r1, [r7, #8]
 8006b52:	68f8      	ldr	r0, [r7, #12]
 8006b54:	f000 f8ea 	bl	8006d2c <HAL_SPI_TransmitReceive>
 8006b58:	4603      	mov	r3, r0
 8006b5a:	e0e2      	b.n	8006d22 <HAL_SPI_Receive+0x20a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006b62:	2b01      	cmp	r3, #1
 8006b64:	d101      	bne.n	8006b6a <HAL_SPI_Receive+0x52>
 8006b66:	2302      	movs	r3, #2
 8006b68:	e0db      	b.n	8006d22 <HAL_SPI_Receive+0x20a>
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	2201      	movs	r2, #1
 8006b6e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006b72:	f7fc fc09 	bl	8003388 <HAL_GetTick>
 8006b76:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006b7e:	b2db      	uxtb	r3, r3
 8006b80:	2b01      	cmp	r3, #1
 8006b82:	d002      	beq.n	8006b8a <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8006b84:	2302      	movs	r3, #2
 8006b86:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006b88:	e0c2      	b.n	8006d10 <HAL_SPI_Receive+0x1f8>
  }

  if ((pData == NULL) || (Size == 0U))
 8006b8a:	68bb      	ldr	r3, [r7, #8]
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	d002      	beq.n	8006b96 <HAL_SPI_Receive+0x7e>
 8006b90:	88fb      	ldrh	r3, [r7, #6]
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	d102      	bne.n	8006b9c <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8006b96:	2301      	movs	r3, #1
 8006b98:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006b9a:	e0b9      	b.n	8006d10 <HAL_SPI_Receive+0x1f8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	2204      	movs	r2, #4
 8006ba0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	2200      	movs	r2, #0
 8006ba8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	68ba      	ldr	r2, [r7, #8]
 8006bae:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	88fa      	ldrh	r2, [r7, #6]
 8006bb4:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	88fa      	ldrh	r2, [r7, #6]
 8006bba:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	2200      	movs	r2, #0
 8006bc0:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	2200      	movs	r2, #0
 8006bc6:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	2200      	movs	r2, #0
 8006bcc:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	2200      	movs	r2, #0
 8006bd2:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	2200      	movs	r2, #0
 8006bd8:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	689b      	ldr	r3, [r3, #8]
 8006bde:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006be2:	d107      	bne.n	8006bf4 <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	681a      	ldr	r2, [r3, #0]
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8006bf2:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006bfe:	2b40      	cmp	r3, #64	; 0x40
 8006c00:	d007      	beq.n	8006c12 <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	681a      	ldr	r2, [r3, #0]
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006c10:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	68db      	ldr	r3, [r3, #12]
 8006c16:	2b00      	cmp	r3, #0
 8006c18:	d162      	bne.n	8006ce0 <HAL_SPI_Receive+0x1c8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8006c1a:	e02e      	b.n	8006c7a <HAL_SPI_Receive+0x162>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	689b      	ldr	r3, [r3, #8]
 8006c22:	f003 0301 	and.w	r3, r3, #1
 8006c26:	2b01      	cmp	r3, #1
 8006c28:	d115      	bne.n	8006c56 <HAL_SPI_Receive+0x13e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	f103 020c 	add.w	r2, r3, #12
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c36:	7812      	ldrb	r2, [r2, #0]
 8006c38:	b2d2      	uxtb	r2, r2
 8006c3a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c40:	1c5a      	adds	r2, r3, #1
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006c4a:	b29b      	uxth	r3, r3
 8006c4c:	3b01      	subs	r3, #1
 8006c4e:	b29a      	uxth	r2, r3
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006c54:	e011      	b.n	8006c7a <HAL_SPI_Receive+0x162>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006c56:	f7fc fb97 	bl	8003388 <HAL_GetTick>
 8006c5a:	4602      	mov	r2, r0
 8006c5c:	693b      	ldr	r3, [r7, #16]
 8006c5e:	1ad3      	subs	r3, r2, r3
 8006c60:	683a      	ldr	r2, [r7, #0]
 8006c62:	429a      	cmp	r2, r3
 8006c64:	d803      	bhi.n	8006c6e <HAL_SPI_Receive+0x156>
 8006c66:	683b      	ldr	r3, [r7, #0]
 8006c68:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006c6c:	d102      	bne.n	8006c74 <HAL_SPI_Receive+0x15c>
 8006c6e:	683b      	ldr	r3, [r7, #0]
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d102      	bne.n	8006c7a <HAL_SPI_Receive+0x162>
        {
          errorcode = HAL_TIMEOUT;
 8006c74:	2303      	movs	r3, #3
 8006c76:	75fb      	strb	r3, [r7, #23]
          goto error;
 8006c78:	e04a      	b.n	8006d10 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006c7e:	b29b      	uxth	r3, r3
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	d1cb      	bne.n	8006c1c <HAL_SPI_Receive+0x104>
 8006c84:	e031      	b.n	8006cea <HAL_SPI_Receive+0x1d2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	689b      	ldr	r3, [r3, #8]
 8006c8c:	f003 0301 	and.w	r3, r3, #1
 8006c90:	2b01      	cmp	r3, #1
 8006c92:	d113      	bne.n	8006cbc <HAL_SPI_Receive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	68da      	ldr	r2, [r3, #12]
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c9e:	b292      	uxth	r2, r2
 8006ca0:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ca6:	1c9a      	adds	r2, r3, #2
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006cb0:	b29b      	uxth	r3, r3
 8006cb2:	3b01      	subs	r3, #1
 8006cb4:	b29a      	uxth	r2, r3
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006cba:	e011      	b.n	8006ce0 <HAL_SPI_Receive+0x1c8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006cbc:	f7fc fb64 	bl	8003388 <HAL_GetTick>
 8006cc0:	4602      	mov	r2, r0
 8006cc2:	693b      	ldr	r3, [r7, #16]
 8006cc4:	1ad3      	subs	r3, r2, r3
 8006cc6:	683a      	ldr	r2, [r7, #0]
 8006cc8:	429a      	cmp	r2, r3
 8006cca:	d803      	bhi.n	8006cd4 <HAL_SPI_Receive+0x1bc>
 8006ccc:	683b      	ldr	r3, [r7, #0]
 8006cce:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006cd2:	d102      	bne.n	8006cda <HAL_SPI_Receive+0x1c2>
 8006cd4:	683b      	ldr	r3, [r7, #0]
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d102      	bne.n	8006ce0 <HAL_SPI_Receive+0x1c8>
        {
          errorcode = HAL_TIMEOUT;
 8006cda:	2303      	movs	r3, #3
 8006cdc:	75fb      	strb	r3, [r7, #23]
          goto error;
 8006cde:	e017      	b.n	8006d10 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006ce4:	b29b      	uxth	r3, r3
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	d1cd      	bne.n	8006c86 <HAL_SPI_Receive+0x16e>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006cea:	693a      	ldr	r2, [r7, #16]
 8006cec:	6839      	ldr	r1, [r7, #0]
 8006cee:	68f8      	ldr	r0, [r7, #12]
 8006cf0:	f000 fa34 	bl	800715c <SPI_EndRxTransaction>
 8006cf4:	4603      	mov	r3, r0
 8006cf6:	2b00      	cmp	r3, #0
 8006cf8:	d002      	beq.n	8006d00 <HAL_SPI_Receive+0x1e8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	2220      	movs	r2, #32
 8006cfe:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006d04:	2b00      	cmp	r3, #0
 8006d06:	d002      	beq.n	8006d0e <HAL_SPI_Receive+0x1f6>
  {
    errorcode = HAL_ERROR;
 8006d08:	2301      	movs	r3, #1
 8006d0a:	75fb      	strb	r3, [r7, #23]
 8006d0c:	e000      	b.n	8006d10 <HAL_SPI_Receive+0x1f8>
  }

error :
 8006d0e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	2201      	movs	r2, #1
 8006d14:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	2200      	movs	r2, #0
 8006d1c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006d20:	7dfb      	ldrb	r3, [r7, #23]
}
 8006d22:	4618      	mov	r0, r3
 8006d24:	3718      	adds	r7, #24
 8006d26:	46bd      	mov	sp, r7
 8006d28:	bd80      	pop	{r7, pc}
	...

08006d2c <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8006d2c:	b580      	push	{r7, lr}
 8006d2e:	b08c      	sub	sp, #48	; 0x30
 8006d30:	af00      	add	r7, sp, #0
 8006d32:	60f8      	str	r0, [r7, #12]
 8006d34:	60b9      	str	r1, [r7, #8]
 8006d36:	607a      	str	r2, [r7, #4]
 8006d38:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8006d3a:	2301      	movs	r3, #1
 8006d3c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8006d3e:	2300      	movs	r3, #0
 8006d40:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	689b      	ldr	r3, [r3, #8]
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	d004      	beq.n	8006d56 <HAL_SPI_TransmitReceive+0x2a>
 8006d4c:	f240 415a 	movw	r1, #1114	; 0x45a
 8006d50:	4884      	ldr	r0, [pc, #528]	; (8006f64 <HAL_SPI_TransmitReceive+0x238>)
 8006d52:	f7fb fd5c 	bl	800280e <assert_failed>

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006d5c:	2b01      	cmp	r3, #1
 8006d5e:	d101      	bne.n	8006d64 <HAL_SPI_TransmitReceive+0x38>
 8006d60:	2302      	movs	r3, #2
 8006d62:	e18d      	b.n	8007080 <HAL_SPI_TransmitReceive+0x354>
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	2201      	movs	r2, #1
 8006d68:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006d6c:	f7fc fb0c 	bl	8003388 <HAL_GetTick>
 8006d70:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006d78:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	685b      	ldr	r3, [r3, #4]
 8006d80:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8006d82:	887b      	ldrh	r3, [r7, #2]
 8006d84:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006d86:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006d8a:	2b01      	cmp	r3, #1
 8006d8c:	d00f      	beq.n	8006dae <HAL_SPI_TransmitReceive+0x82>
 8006d8e:	69fb      	ldr	r3, [r7, #28]
 8006d90:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006d94:	d107      	bne.n	8006da6 <HAL_SPI_TransmitReceive+0x7a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	689b      	ldr	r3, [r3, #8]
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	d103      	bne.n	8006da6 <HAL_SPI_TransmitReceive+0x7a>
 8006d9e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006da2:	2b04      	cmp	r3, #4
 8006da4:	d003      	beq.n	8006dae <HAL_SPI_TransmitReceive+0x82>
  {
    errorcode = HAL_BUSY;
 8006da6:	2302      	movs	r3, #2
 8006da8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8006dac:	e15e      	b.n	800706c <HAL_SPI_TransmitReceive+0x340>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006dae:	68bb      	ldr	r3, [r7, #8]
 8006db0:	2b00      	cmp	r3, #0
 8006db2:	d005      	beq.n	8006dc0 <HAL_SPI_TransmitReceive+0x94>
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	d002      	beq.n	8006dc0 <HAL_SPI_TransmitReceive+0x94>
 8006dba:	887b      	ldrh	r3, [r7, #2]
 8006dbc:	2b00      	cmp	r3, #0
 8006dbe:	d103      	bne.n	8006dc8 <HAL_SPI_TransmitReceive+0x9c>
  {
    errorcode = HAL_ERROR;
 8006dc0:	2301      	movs	r3, #1
 8006dc2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8006dc6:	e151      	b.n	800706c <HAL_SPI_TransmitReceive+0x340>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006dce:	b2db      	uxtb	r3, r3
 8006dd0:	2b04      	cmp	r3, #4
 8006dd2:	d003      	beq.n	8006ddc <HAL_SPI_TransmitReceive+0xb0>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	2205      	movs	r2, #5
 8006dd8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	2200      	movs	r2, #0
 8006de0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	687a      	ldr	r2, [r7, #4]
 8006de6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	887a      	ldrh	r2, [r7, #2]
 8006dec:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	887a      	ldrh	r2, [r7, #2]
 8006df2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	68ba      	ldr	r2, [r7, #8]
 8006df8:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	887a      	ldrh	r2, [r7, #2]
 8006dfe:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	887a      	ldrh	r2, [r7, #2]
 8006e04:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	2200      	movs	r2, #0
 8006e0a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	2200      	movs	r2, #0
 8006e10:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006e1c:	2b40      	cmp	r3, #64	; 0x40
 8006e1e:	d007      	beq.n	8006e30 <HAL_SPI_TransmitReceive+0x104>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	681a      	ldr	r2, [r3, #0]
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006e2e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	68db      	ldr	r3, [r3, #12]
 8006e34:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006e38:	d178      	bne.n	8006f2c <HAL_SPI_TransmitReceive+0x200>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	685b      	ldr	r3, [r3, #4]
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d002      	beq.n	8006e48 <HAL_SPI_TransmitReceive+0x11c>
 8006e42:	8b7b      	ldrh	r3, [r7, #26]
 8006e44:	2b01      	cmp	r3, #1
 8006e46:	d166      	bne.n	8006f16 <HAL_SPI_TransmitReceive+0x1ea>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006e4c:	881a      	ldrh	r2, [r3, #0]
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006e58:	1c9a      	adds	r2, r3, #2
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006e62:	b29b      	uxth	r3, r3
 8006e64:	3b01      	subs	r3, #1
 8006e66:	b29a      	uxth	r2, r3
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006e6c:	e053      	b.n	8006f16 <HAL_SPI_TransmitReceive+0x1ea>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	689b      	ldr	r3, [r3, #8]
 8006e74:	f003 0302 	and.w	r3, r3, #2
 8006e78:	2b02      	cmp	r3, #2
 8006e7a:	d11b      	bne.n	8006eb4 <HAL_SPI_TransmitReceive+0x188>
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006e80:	b29b      	uxth	r3, r3
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	d016      	beq.n	8006eb4 <HAL_SPI_TransmitReceive+0x188>
 8006e86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006e88:	2b01      	cmp	r3, #1
 8006e8a:	d113      	bne.n	8006eb4 <HAL_SPI_TransmitReceive+0x188>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006e8c:	68fb      	ldr	r3, [r7, #12]
 8006e8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006e90:	881a      	ldrh	r2, [r3, #0]
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006e9c:	1c9a      	adds	r2, r3, #2
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006ea6:	b29b      	uxth	r3, r3
 8006ea8:	3b01      	subs	r3, #1
 8006eaa:	b29a      	uxth	r2, r3
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006eb0:	2300      	movs	r3, #0
 8006eb2:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	689b      	ldr	r3, [r3, #8]
 8006eba:	f003 0301 	and.w	r3, r3, #1
 8006ebe:	2b01      	cmp	r3, #1
 8006ec0:	d119      	bne.n	8006ef6 <HAL_SPI_TransmitReceive+0x1ca>
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006ec6:	b29b      	uxth	r3, r3
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	d014      	beq.n	8006ef6 <HAL_SPI_TransmitReceive+0x1ca>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	68da      	ldr	r2, [r3, #12]
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ed6:	b292      	uxth	r2, r2
 8006ed8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ede:	1c9a      	adds	r2, r3, #2
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006ee8:	b29b      	uxth	r3, r3
 8006eea:	3b01      	subs	r3, #1
 8006eec:	b29a      	uxth	r2, r3
 8006eee:	68fb      	ldr	r3, [r7, #12]
 8006ef0:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006ef2:	2301      	movs	r3, #1
 8006ef4:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006ef6:	f7fc fa47 	bl	8003388 <HAL_GetTick>
 8006efa:	4602      	mov	r2, r0
 8006efc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006efe:	1ad3      	subs	r3, r2, r3
 8006f00:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006f02:	429a      	cmp	r2, r3
 8006f04:	d807      	bhi.n	8006f16 <HAL_SPI_TransmitReceive+0x1ea>
 8006f06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f08:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006f0c:	d003      	beq.n	8006f16 <HAL_SPI_TransmitReceive+0x1ea>
      {
        errorcode = HAL_TIMEOUT;
 8006f0e:	2303      	movs	r3, #3
 8006f10:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8006f14:	e0aa      	b.n	800706c <HAL_SPI_TransmitReceive+0x340>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006f16:	68fb      	ldr	r3, [r7, #12]
 8006f18:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006f1a:	b29b      	uxth	r3, r3
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	d1a6      	bne.n	8006e6e <HAL_SPI_TransmitReceive+0x142>
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006f24:	b29b      	uxth	r3, r3
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	d1a1      	bne.n	8006e6e <HAL_SPI_TransmitReceive+0x142>
 8006f2a:	e07f      	b.n	800702c <HAL_SPI_TransmitReceive+0x300>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	685b      	ldr	r3, [r3, #4]
 8006f30:	2b00      	cmp	r3, #0
 8006f32:	d002      	beq.n	8006f3a <HAL_SPI_TransmitReceive+0x20e>
 8006f34:	8b7b      	ldrh	r3, [r7, #26]
 8006f36:	2b01      	cmp	r3, #1
 8006f38:	d16e      	bne.n	8007018 <HAL_SPI_TransmitReceive+0x2ec>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	330c      	adds	r3, #12
 8006f44:	7812      	ldrb	r2, [r2, #0]
 8006f46:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f4c:	1c5a      	adds	r2, r3, #1
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006f56:	b29b      	uxth	r3, r3
 8006f58:	3b01      	subs	r3, #1
 8006f5a:	b29a      	uxth	r2, r3
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006f60:	e05a      	b.n	8007018 <HAL_SPI_TransmitReceive+0x2ec>
 8006f62:	bf00      	nop
 8006f64:	0800a1e0 	.word	0x0800a1e0
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006f68:	68fb      	ldr	r3, [r7, #12]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	689b      	ldr	r3, [r3, #8]
 8006f6e:	f003 0302 	and.w	r3, r3, #2
 8006f72:	2b02      	cmp	r3, #2
 8006f74:	d11c      	bne.n	8006fb0 <HAL_SPI_TransmitReceive+0x284>
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006f7a:	b29b      	uxth	r3, r3
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d017      	beq.n	8006fb0 <HAL_SPI_TransmitReceive+0x284>
 8006f80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f82:	2b01      	cmp	r3, #1
 8006f84:	d114      	bne.n	8006fb0 <HAL_SPI_TransmitReceive+0x284>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	330c      	adds	r3, #12
 8006f90:	7812      	ldrb	r2, [r2, #0]
 8006f92:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f98:	1c5a      	adds	r2, r3, #1
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006fa2:	b29b      	uxth	r3, r3
 8006fa4:	3b01      	subs	r3, #1
 8006fa6:	b29a      	uxth	r2, r3
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006fac:	2300      	movs	r3, #0
 8006fae:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	689b      	ldr	r3, [r3, #8]
 8006fb6:	f003 0301 	and.w	r3, r3, #1
 8006fba:	2b01      	cmp	r3, #1
 8006fbc:	d119      	bne.n	8006ff2 <HAL_SPI_TransmitReceive+0x2c6>
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006fc2:	b29b      	uxth	r3, r3
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	d014      	beq.n	8006ff2 <HAL_SPI_TransmitReceive+0x2c6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	68da      	ldr	r2, [r3, #12]
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006fd2:	b2d2      	uxtb	r2, r2
 8006fd4:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006fda:	1c5a      	adds	r2, r3, #1
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006fe4:	b29b      	uxth	r3, r3
 8006fe6:	3b01      	subs	r3, #1
 8006fe8:	b29a      	uxth	r2, r3
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006fee:	2301      	movs	r3, #1
 8006ff0:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006ff2:	f7fc f9c9 	bl	8003388 <HAL_GetTick>
 8006ff6:	4602      	mov	r2, r0
 8006ff8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ffa:	1ad3      	subs	r3, r2, r3
 8006ffc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006ffe:	429a      	cmp	r2, r3
 8007000:	d803      	bhi.n	800700a <HAL_SPI_TransmitReceive+0x2de>
 8007002:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007004:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007008:	d102      	bne.n	8007010 <HAL_SPI_TransmitReceive+0x2e4>
 800700a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800700c:	2b00      	cmp	r3, #0
 800700e:	d103      	bne.n	8007018 <HAL_SPI_TransmitReceive+0x2ec>
      {
        errorcode = HAL_TIMEOUT;
 8007010:	2303      	movs	r3, #3
 8007012:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8007016:	e029      	b.n	800706c <HAL_SPI_TransmitReceive+0x340>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800701c:	b29b      	uxth	r3, r3
 800701e:	2b00      	cmp	r3, #0
 8007020:	d1a2      	bne.n	8006f68 <HAL_SPI_TransmitReceive+0x23c>
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007026:	b29b      	uxth	r3, r3
 8007028:	2b00      	cmp	r3, #0
 800702a:	d19d      	bne.n	8006f68 <HAL_SPI_TransmitReceive+0x23c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800702c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800702e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007030:	68f8      	ldr	r0, [r7, #12]
 8007032:	f000 f8f9 	bl	8007228 <SPI_EndRxTxTransaction>
 8007036:	4603      	mov	r3, r0
 8007038:	2b00      	cmp	r3, #0
 800703a:	d006      	beq.n	800704a <HAL_SPI_TransmitReceive+0x31e>
  {
    errorcode = HAL_ERROR;
 800703c:	2301      	movs	r3, #1
 800703e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	2220      	movs	r2, #32
 8007046:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8007048:	e010      	b.n	800706c <HAL_SPI_TransmitReceive+0x340>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	689b      	ldr	r3, [r3, #8]
 800704e:	2b00      	cmp	r3, #0
 8007050:	d10b      	bne.n	800706a <HAL_SPI_TransmitReceive+0x33e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007052:	2300      	movs	r3, #0
 8007054:	617b      	str	r3, [r7, #20]
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	68db      	ldr	r3, [r3, #12]
 800705c:	617b      	str	r3, [r7, #20]
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	689b      	ldr	r3, [r3, #8]
 8007064:	617b      	str	r3, [r7, #20]
 8007066:	697b      	ldr	r3, [r7, #20]
 8007068:	e000      	b.n	800706c <HAL_SPI_TransmitReceive+0x340>
  }

error :
 800706a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800706c:	68fb      	ldr	r3, [r7, #12]
 800706e:	2201      	movs	r2, #1
 8007070:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	2200      	movs	r2, #0
 8007078:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800707c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8007080:	4618      	mov	r0, r3
 8007082:	3730      	adds	r7, #48	; 0x30
 8007084:	46bd      	mov	sp, r7
 8007086:	bd80      	pop	{r7, pc}

08007088 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007088:	b580      	push	{r7, lr}
 800708a:	b084      	sub	sp, #16
 800708c:	af00      	add	r7, sp, #0
 800708e:	60f8      	str	r0, [r7, #12]
 8007090:	60b9      	str	r1, [r7, #8]
 8007092:	603b      	str	r3, [r7, #0]
 8007094:	4613      	mov	r3, r2
 8007096:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007098:	e04c      	b.n	8007134 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 800709a:	683b      	ldr	r3, [r7, #0]
 800709c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80070a0:	d048      	beq.n	8007134 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 80070a2:	f7fc f971 	bl	8003388 <HAL_GetTick>
 80070a6:	4602      	mov	r2, r0
 80070a8:	69bb      	ldr	r3, [r7, #24]
 80070aa:	1ad3      	subs	r3, r2, r3
 80070ac:	683a      	ldr	r2, [r7, #0]
 80070ae:	429a      	cmp	r2, r3
 80070b0:	d902      	bls.n	80070b8 <SPI_WaitFlagStateUntilTimeout+0x30>
 80070b2:	683b      	ldr	r3, [r7, #0]
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	d13d      	bne.n	8007134 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	685a      	ldr	r2, [r3, #4]
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80070c6:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	685b      	ldr	r3, [r3, #4]
 80070cc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80070d0:	d111      	bne.n	80070f6 <SPI_WaitFlagStateUntilTimeout+0x6e>
 80070d2:	68fb      	ldr	r3, [r7, #12]
 80070d4:	689b      	ldr	r3, [r3, #8]
 80070d6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80070da:	d004      	beq.n	80070e6 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	689b      	ldr	r3, [r3, #8]
 80070e0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80070e4:	d107      	bne.n	80070f6 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	681a      	ldr	r2, [r3, #0]
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80070f4:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80070fa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80070fe:	d10f      	bne.n	8007120 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	681a      	ldr	r2, [r3, #0]
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800710e:	601a      	str	r2, [r3, #0]
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	681a      	ldr	r2, [r3, #0]
 8007116:	68fb      	ldr	r3, [r7, #12]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800711e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	2201      	movs	r2, #1
 8007124:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	2200      	movs	r2, #0
 800712c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8007130:	2303      	movs	r3, #3
 8007132:	e00f      	b.n	8007154 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	689a      	ldr	r2, [r3, #8]
 800713a:	68bb      	ldr	r3, [r7, #8]
 800713c:	4013      	ands	r3, r2
 800713e:	68ba      	ldr	r2, [r7, #8]
 8007140:	429a      	cmp	r2, r3
 8007142:	bf0c      	ite	eq
 8007144:	2301      	moveq	r3, #1
 8007146:	2300      	movne	r3, #0
 8007148:	b2db      	uxtb	r3, r3
 800714a:	461a      	mov	r2, r3
 800714c:	79fb      	ldrb	r3, [r7, #7]
 800714e:	429a      	cmp	r2, r3
 8007150:	d1a3      	bne.n	800709a <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8007152:	2300      	movs	r3, #0
}
 8007154:	4618      	mov	r0, r3
 8007156:	3710      	adds	r7, #16
 8007158:	46bd      	mov	sp, r7
 800715a:	bd80      	pop	{r7, pc}

0800715c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800715c:	b580      	push	{r7, lr}
 800715e:	b086      	sub	sp, #24
 8007160:	af02      	add	r7, sp, #8
 8007162:	60f8      	str	r0, [r7, #12]
 8007164:	60b9      	str	r1, [r7, #8]
 8007166:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	685b      	ldr	r3, [r3, #4]
 800716c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007170:	d111      	bne.n	8007196 <SPI_EndRxTransaction+0x3a>
 8007172:	68fb      	ldr	r3, [r7, #12]
 8007174:	689b      	ldr	r3, [r3, #8]
 8007176:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800717a:	d004      	beq.n	8007186 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	689b      	ldr	r3, [r3, #8]
 8007180:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007184:	d107      	bne.n	8007196 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8007186:	68fb      	ldr	r3, [r7, #12]
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	681a      	ldr	r2, [r3, #0]
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007194:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	685b      	ldr	r3, [r3, #4]
 800719a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800719e:	d12a      	bne.n	80071f6 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 80071a0:	68fb      	ldr	r3, [r7, #12]
 80071a2:	689b      	ldr	r3, [r3, #8]
 80071a4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80071a8:	d012      	beq.n	80071d0 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	9300      	str	r3, [sp, #0]
 80071ae:	68bb      	ldr	r3, [r7, #8]
 80071b0:	2200      	movs	r2, #0
 80071b2:	2180      	movs	r1, #128	; 0x80
 80071b4:	68f8      	ldr	r0, [r7, #12]
 80071b6:	f7ff ff67 	bl	8007088 <SPI_WaitFlagStateUntilTimeout>
 80071ba:	4603      	mov	r3, r0
 80071bc:	2b00      	cmp	r3, #0
 80071be:	d02d      	beq.n	800721c <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80071c4:	f043 0220 	orr.w	r2, r3, #32
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80071cc:	2303      	movs	r3, #3
 80071ce:	e026      	b.n	800721e <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	9300      	str	r3, [sp, #0]
 80071d4:	68bb      	ldr	r3, [r7, #8]
 80071d6:	2200      	movs	r2, #0
 80071d8:	2101      	movs	r1, #1
 80071da:	68f8      	ldr	r0, [r7, #12]
 80071dc:	f7ff ff54 	bl	8007088 <SPI_WaitFlagStateUntilTimeout>
 80071e0:	4603      	mov	r3, r0
 80071e2:	2b00      	cmp	r3, #0
 80071e4:	d01a      	beq.n	800721c <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80071e6:	68fb      	ldr	r3, [r7, #12]
 80071e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80071ea:	f043 0220 	orr.w	r2, r3, #32
 80071ee:	68fb      	ldr	r3, [r7, #12]
 80071f0:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80071f2:	2303      	movs	r3, #3
 80071f4:	e013      	b.n	800721e <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	9300      	str	r3, [sp, #0]
 80071fa:	68bb      	ldr	r3, [r7, #8]
 80071fc:	2200      	movs	r2, #0
 80071fe:	2101      	movs	r1, #1
 8007200:	68f8      	ldr	r0, [r7, #12]
 8007202:	f7ff ff41 	bl	8007088 <SPI_WaitFlagStateUntilTimeout>
 8007206:	4603      	mov	r3, r0
 8007208:	2b00      	cmp	r3, #0
 800720a:	d007      	beq.n	800721c <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007210:	f043 0220 	orr.w	r2, r3, #32
 8007214:	68fb      	ldr	r3, [r7, #12]
 8007216:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8007218:	2303      	movs	r3, #3
 800721a:	e000      	b.n	800721e <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 800721c:	2300      	movs	r3, #0
}
 800721e:	4618      	mov	r0, r3
 8007220:	3710      	adds	r7, #16
 8007222:	46bd      	mov	sp, r7
 8007224:	bd80      	pop	{r7, pc}
	...

08007228 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007228:	b580      	push	{r7, lr}
 800722a:	b088      	sub	sp, #32
 800722c:	af02      	add	r7, sp, #8
 800722e:	60f8      	str	r0, [r7, #12]
 8007230:	60b9      	str	r1, [r7, #8]
 8007232:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8007234:	4b1b      	ldr	r3, [pc, #108]	; (80072a4 <SPI_EndRxTxTransaction+0x7c>)
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	4a1b      	ldr	r2, [pc, #108]	; (80072a8 <SPI_EndRxTxTransaction+0x80>)
 800723a:	fba2 2303 	umull	r2, r3, r2, r3
 800723e:	0d5b      	lsrs	r3, r3, #21
 8007240:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8007244:	fb02 f303 	mul.w	r3, r2, r3
 8007248:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800724a:	68fb      	ldr	r3, [r7, #12]
 800724c:	685b      	ldr	r3, [r3, #4]
 800724e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007252:	d112      	bne.n	800727a <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	9300      	str	r3, [sp, #0]
 8007258:	68bb      	ldr	r3, [r7, #8]
 800725a:	2200      	movs	r2, #0
 800725c:	2180      	movs	r1, #128	; 0x80
 800725e:	68f8      	ldr	r0, [r7, #12]
 8007260:	f7ff ff12 	bl	8007088 <SPI_WaitFlagStateUntilTimeout>
 8007264:	4603      	mov	r3, r0
 8007266:	2b00      	cmp	r3, #0
 8007268:	d016      	beq.n	8007298 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800726e:	f043 0220 	orr.w	r2, r3, #32
 8007272:	68fb      	ldr	r3, [r7, #12]
 8007274:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8007276:	2303      	movs	r3, #3
 8007278:	e00f      	b.n	800729a <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800727a:	697b      	ldr	r3, [r7, #20]
 800727c:	2b00      	cmp	r3, #0
 800727e:	d00a      	beq.n	8007296 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8007280:	697b      	ldr	r3, [r7, #20]
 8007282:	3b01      	subs	r3, #1
 8007284:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8007286:	68fb      	ldr	r3, [r7, #12]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	689b      	ldr	r3, [r3, #8]
 800728c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007290:	2b80      	cmp	r3, #128	; 0x80
 8007292:	d0f2      	beq.n	800727a <SPI_EndRxTxTransaction+0x52>
 8007294:	e000      	b.n	8007298 <SPI_EndRxTxTransaction+0x70>
        break;
 8007296:	bf00      	nop
  }

  return HAL_OK;
 8007298:	2300      	movs	r3, #0
}
 800729a:	4618      	mov	r0, r3
 800729c:	3718      	adds	r7, #24
 800729e:	46bd      	mov	sp, r7
 80072a0:	bd80      	pop	{r7, pc}
 80072a2:	bf00      	nop
 80072a4:	20000164 	.word	0x20000164
 80072a8:	165e9f81 	.word	0x165e9f81

080072ac <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80072ac:	b580      	push	{r7, lr}
 80072ae:	b082      	sub	sp, #8
 80072b0:	af00      	add	r7, sp, #0
 80072b2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	d101      	bne.n	80072be <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80072ba:	2301      	movs	r3, #1
 80072bc:	e0a1      	b.n	8007402 <HAL_TIM_Base_Init+0x156>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	4a52      	ldr	r2, [pc, #328]	; (800740c <HAL_TIM_Base_Init+0x160>)
 80072c4:	4293      	cmp	r3, r2
 80072c6:	d045      	beq.n	8007354 <HAL_TIM_Base_Init+0xa8>
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80072d0:	d040      	beq.n	8007354 <HAL_TIM_Base_Init+0xa8>
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	4a4e      	ldr	r2, [pc, #312]	; (8007410 <HAL_TIM_Base_Init+0x164>)
 80072d8:	4293      	cmp	r3, r2
 80072da:	d03b      	beq.n	8007354 <HAL_TIM_Base_Init+0xa8>
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	4a4c      	ldr	r2, [pc, #304]	; (8007414 <HAL_TIM_Base_Init+0x168>)
 80072e2:	4293      	cmp	r3, r2
 80072e4:	d036      	beq.n	8007354 <HAL_TIM_Base_Init+0xa8>
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	4a4b      	ldr	r2, [pc, #300]	; (8007418 <HAL_TIM_Base_Init+0x16c>)
 80072ec:	4293      	cmp	r3, r2
 80072ee:	d031      	beq.n	8007354 <HAL_TIM_Base_Init+0xa8>
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	4a49      	ldr	r2, [pc, #292]	; (800741c <HAL_TIM_Base_Init+0x170>)
 80072f6:	4293      	cmp	r3, r2
 80072f8:	d02c      	beq.n	8007354 <HAL_TIM_Base_Init+0xa8>
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	4a48      	ldr	r2, [pc, #288]	; (8007420 <HAL_TIM_Base_Init+0x174>)
 8007300:	4293      	cmp	r3, r2
 8007302:	d027      	beq.n	8007354 <HAL_TIM_Base_Init+0xa8>
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	4a46      	ldr	r2, [pc, #280]	; (8007424 <HAL_TIM_Base_Init+0x178>)
 800730a:	4293      	cmp	r3, r2
 800730c:	d022      	beq.n	8007354 <HAL_TIM_Base_Init+0xa8>
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	4a45      	ldr	r2, [pc, #276]	; (8007428 <HAL_TIM_Base_Init+0x17c>)
 8007314:	4293      	cmp	r3, r2
 8007316:	d01d      	beq.n	8007354 <HAL_TIM_Base_Init+0xa8>
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	4a43      	ldr	r2, [pc, #268]	; (800742c <HAL_TIM_Base_Init+0x180>)
 800731e:	4293      	cmp	r3, r2
 8007320:	d018      	beq.n	8007354 <HAL_TIM_Base_Init+0xa8>
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	4a42      	ldr	r2, [pc, #264]	; (8007430 <HAL_TIM_Base_Init+0x184>)
 8007328:	4293      	cmp	r3, r2
 800732a:	d013      	beq.n	8007354 <HAL_TIM_Base_Init+0xa8>
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	4a40      	ldr	r2, [pc, #256]	; (8007434 <HAL_TIM_Base_Init+0x188>)
 8007332:	4293      	cmp	r3, r2
 8007334:	d00e      	beq.n	8007354 <HAL_TIM_Base_Init+0xa8>
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	4a3f      	ldr	r2, [pc, #252]	; (8007438 <HAL_TIM_Base_Init+0x18c>)
 800733c:	4293      	cmp	r3, r2
 800733e:	d009      	beq.n	8007354 <HAL_TIM_Base_Init+0xa8>
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	4a3d      	ldr	r2, [pc, #244]	; (800743c <HAL_TIM_Base_Init+0x190>)
 8007346:	4293      	cmp	r3, r2
 8007348:	d004      	beq.n	8007354 <HAL_TIM_Base_Init+0xa8>
 800734a:	f44f 7189 	mov.w	r1, #274	; 0x112
 800734e:	483c      	ldr	r0, [pc, #240]	; (8007440 <HAL_TIM_Base_Init+0x194>)
 8007350:	f7fb fa5d 	bl	800280e <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	689b      	ldr	r3, [r3, #8]
 8007358:	2b00      	cmp	r3, #0
 800735a:	d014      	beq.n	8007386 <HAL_TIM_Base_Init+0xda>
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	689b      	ldr	r3, [r3, #8]
 8007360:	2b10      	cmp	r3, #16
 8007362:	d010      	beq.n	8007386 <HAL_TIM_Base_Init+0xda>
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	689b      	ldr	r3, [r3, #8]
 8007368:	2b20      	cmp	r3, #32
 800736a:	d00c      	beq.n	8007386 <HAL_TIM_Base_Init+0xda>
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	689b      	ldr	r3, [r3, #8]
 8007370:	2b40      	cmp	r3, #64	; 0x40
 8007372:	d008      	beq.n	8007386 <HAL_TIM_Base_Init+0xda>
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	689b      	ldr	r3, [r3, #8]
 8007378:	2b60      	cmp	r3, #96	; 0x60
 800737a:	d004      	beq.n	8007386 <HAL_TIM_Base_Init+0xda>
 800737c:	f240 1113 	movw	r1, #275	; 0x113
 8007380:	482f      	ldr	r0, [pc, #188]	; (8007440 <HAL_TIM_Base_Init+0x194>)
 8007382:	f7fb fa44 	bl	800280e <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	691b      	ldr	r3, [r3, #16]
 800738a:	2b00      	cmp	r3, #0
 800738c:	d00e      	beq.n	80073ac <HAL_TIM_Base_Init+0x100>
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	691b      	ldr	r3, [r3, #16]
 8007392:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007396:	d009      	beq.n	80073ac <HAL_TIM_Base_Init+0x100>
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	691b      	ldr	r3, [r3, #16]
 800739c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80073a0:	d004      	beq.n	80073ac <HAL_TIM_Base_Init+0x100>
 80073a2:	f44f 718a 	mov.w	r1, #276	; 0x114
 80073a6:	4826      	ldr	r0, [pc, #152]	; (8007440 <HAL_TIM_Base_Init+0x194>)
 80073a8:	f7fb fa31 	bl	800280e <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	699b      	ldr	r3, [r3, #24]
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	d008      	beq.n	80073c6 <HAL_TIM_Base_Init+0x11a>
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	699b      	ldr	r3, [r3, #24]
 80073b8:	2b80      	cmp	r3, #128	; 0x80
 80073ba:	d004      	beq.n	80073c6 <HAL_TIM_Base_Init+0x11a>
 80073bc:	f240 1115 	movw	r1, #277	; 0x115
 80073c0:	481f      	ldr	r0, [pc, #124]	; (8007440 <HAL_TIM_Base_Init+0x194>)
 80073c2:	f7fb fa24 	bl	800280e <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80073cc:	b2db      	uxtb	r3, r3
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	d106      	bne.n	80073e0 <HAL_TIM_Base_Init+0x134>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	2200      	movs	r2, #0
 80073d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80073da:	6878      	ldr	r0, [r7, #4]
 80073dc:	f7fb fd64 	bl	8002ea8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	2202      	movs	r2, #2
 80073e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	681a      	ldr	r2, [r3, #0]
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	3304      	adds	r3, #4
 80073f0:	4619      	mov	r1, r3
 80073f2:	4610      	mov	r0, r2
 80073f4:	f001 fa62 	bl	80088bc <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	2201      	movs	r2, #1
 80073fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007400:	2300      	movs	r3, #0
}
 8007402:	4618      	mov	r0, r3
 8007404:	3708      	adds	r7, #8
 8007406:	46bd      	mov	sp, r7
 8007408:	bd80      	pop	{r7, pc}
 800740a:	bf00      	nop
 800740c:	40010000 	.word	0x40010000
 8007410:	40000400 	.word	0x40000400
 8007414:	40000800 	.word	0x40000800
 8007418:	40000c00 	.word	0x40000c00
 800741c:	40001000 	.word	0x40001000
 8007420:	40001400 	.word	0x40001400
 8007424:	40010400 	.word	0x40010400
 8007428:	40014000 	.word	0x40014000
 800742c:	40014400 	.word	0x40014400
 8007430:	40014800 	.word	0x40014800
 8007434:	40001800 	.word	0x40001800
 8007438:	40001c00 	.word	0x40001c00
 800743c:	40002000 	.word	0x40002000
 8007440:	0800a218 	.word	0x0800a218

08007444 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8007444:	b580      	push	{r7, lr}
 8007446:	b084      	sub	sp, #16
 8007448:	af00      	add	r7, sp, #0
 800744a:	6078      	str	r0, [r7, #4]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	4a33      	ldr	r2, [pc, #204]	; (8007520 <HAL_TIM_Base_Start+0xdc>)
 8007452:	4293      	cmp	r3, r2
 8007454:	d045      	beq.n	80074e2 <HAL_TIM_Base_Start+0x9e>
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800745e:	d040      	beq.n	80074e2 <HAL_TIM_Base_Start+0x9e>
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	4a2f      	ldr	r2, [pc, #188]	; (8007524 <HAL_TIM_Base_Start+0xe0>)
 8007466:	4293      	cmp	r3, r2
 8007468:	d03b      	beq.n	80074e2 <HAL_TIM_Base_Start+0x9e>
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	4a2e      	ldr	r2, [pc, #184]	; (8007528 <HAL_TIM_Base_Start+0xe4>)
 8007470:	4293      	cmp	r3, r2
 8007472:	d036      	beq.n	80074e2 <HAL_TIM_Base_Start+0x9e>
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	4a2c      	ldr	r2, [pc, #176]	; (800752c <HAL_TIM_Base_Start+0xe8>)
 800747a:	4293      	cmp	r3, r2
 800747c:	d031      	beq.n	80074e2 <HAL_TIM_Base_Start+0x9e>
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	4a2b      	ldr	r2, [pc, #172]	; (8007530 <HAL_TIM_Base_Start+0xec>)
 8007484:	4293      	cmp	r3, r2
 8007486:	d02c      	beq.n	80074e2 <HAL_TIM_Base_Start+0x9e>
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	4a29      	ldr	r2, [pc, #164]	; (8007534 <HAL_TIM_Base_Start+0xf0>)
 800748e:	4293      	cmp	r3, r2
 8007490:	d027      	beq.n	80074e2 <HAL_TIM_Base_Start+0x9e>
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	4a28      	ldr	r2, [pc, #160]	; (8007538 <HAL_TIM_Base_Start+0xf4>)
 8007498:	4293      	cmp	r3, r2
 800749a:	d022      	beq.n	80074e2 <HAL_TIM_Base_Start+0x9e>
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	4a26      	ldr	r2, [pc, #152]	; (800753c <HAL_TIM_Base_Start+0xf8>)
 80074a2:	4293      	cmp	r3, r2
 80074a4:	d01d      	beq.n	80074e2 <HAL_TIM_Base_Start+0x9e>
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	4a25      	ldr	r2, [pc, #148]	; (8007540 <HAL_TIM_Base_Start+0xfc>)
 80074ac:	4293      	cmp	r3, r2
 80074ae:	d018      	beq.n	80074e2 <HAL_TIM_Base_Start+0x9e>
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	4a23      	ldr	r2, [pc, #140]	; (8007544 <HAL_TIM_Base_Start+0x100>)
 80074b6:	4293      	cmp	r3, r2
 80074b8:	d013      	beq.n	80074e2 <HAL_TIM_Base_Start+0x9e>
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	4a22      	ldr	r2, [pc, #136]	; (8007548 <HAL_TIM_Base_Start+0x104>)
 80074c0:	4293      	cmp	r3, r2
 80074c2:	d00e      	beq.n	80074e2 <HAL_TIM_Base_Start+0x9e>
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	4a20      	ldr	r2, [pc, #128]	; (800754c <HAL_TIM_Base_Start+0x108>)
 80074ca:	4293      	cmp	r3, r2
 80074cc:	d009      	beq.n	80074e2 <HAL_TIM_Base_Start+0x9e>
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	4a1f      	ldr	r2, [pc, #124]	; (8007550 <HAL_TIM_Base_Start+0x10c>)
 80074d4:	4293      	cmp	r3, r2
 80074d6:	d004      	beq.n	80074e2 <HAL_TIM_Base_Start+0x9e>
 80074d8:	f240 1185 	movw	r1, #389	; 0x185
 80074dc:	481d      	ldr	r0, [pc, #116]	; (8007554 <HAL_TIM_Base_Start+0x110>)
 80074de:	f7fb f996 	bl	800280e <assert_failed>

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	2202      	movs	r2, #2
 80074e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	689b      	ldr	r3, [r3, #8]
 80074f0:	f003 0307 	and.w	r3, r3, #7
 80074f4:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	2b06      	cmp	r3, #6
 80074fa:	d007      	beq.n	800750c <HAL_TIM_Base_Start+0xc8>
  {
    __HAL_TIM_ENABLE(htim);
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	681a      	ldr	r2, [r3, #0]
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	f042 0201 	orr.w	r2, r2, #1
 800750a:	601a      	str	r2, [r3, #0]
  }

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	2201      	movs	r2, #1
 8007510:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8007514:	2300      	movs	r3, #0
}
 8007516:	4618      	mov	r0, r3
 8007518:	3710      	adds	r7, #16
 800751a:	46bd      	mov	sp, r7
 800751c:	bd80      	pop	{r7, pc}
 800751e:	bf00      	nop
 8007520:	40010000 	.word	0x40010000
 8007524:	40000400 	.word	0x40000400
 8007528:	40000800 	.word	0x40000800
 800752c:	40000c00 	.word	0x40000c00
 8007530:	40001000 	.word	0x40001000
 8007534:	40001400 	.word	0x40001400
 8007538:	40010400 	.word	0x40010400
 800753c:	40014000 	.word	0x40014000
 8007540:	40014400 	.word	0x40014400
 8007544:	40014800 	.word	0x40014800
 8007548:	40001800 	.word	0x40001800
 800754c:	40001c00 	.word	0x40001c00
 8007550:	40002000 	.word	0x40002000
 8007554:	0800a218 	.word	0x0800a218

08007558 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007558:	b580      	push	{r7, lr}
 800755a:	b082      	sub	sp, #8
 800755c:	af00      	add	r7, sp, #0
 800755e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	2b00      	cmp	r3, #0
 8007564:	d101      	bne.n	800756a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007566:	2301      	movs	r3, #1
 8007568:	e0a1      	b.n	80076ae <HAL_TIM_PWM_Init+0x156>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	4a52      	ldr	r2, [pc, #328]	; (80076b8 <HAL_TIM_PWM_Init+0x160>)
 8007570:	4293      	cmp	r3, r2
 8007572:	d045      	beq.n	8007600 <HAL_TIM_PWM_Init+0xa8>
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800757c:	d040      	beq.n	8007600 <HAL_TIM_PWM_Init+0xa8>
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	4a4e      	ldr	r2, [pc, #312]	; (80076bc <HAL_TIM_PWM_Init+0x164>)
 8007584:	4293      	cmp	r3, r2
 8007586:	d03b      	beq.n	8007600 <HAL_TIM_PWM_Init+0xa8>
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	4a4c      	ldr	r2, [pc, #304]	; (80076c0 <HAL_TIM_PWM_Init+0x168>)
 800758e:	4293      	cmp	r3, r2
 8007590:	d036      	beq.n	8007600 <HAL_TIM_PWM_Init+0xa8>
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	4a4b      	ldr	r2, [pc, #300]	; (80076c4 <HAL_TIM_PWM_Init+0x16c>)
 8007598:	4293      	cmp	r3, r2
 800759a:	d031      	beq.n	8007600 <HAL_TIM_PWM_Init+0xa8>
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	4a49      	ldr	r2, [pc, #292]	; (80076c8 <HAL_TIM_PWM_Init+0x170>)
 80075a2:	4293      	cmp	r3, r2
 80075a4:	d02c      	beq.n	8007600 <HAL_TIM_PWM_Init+0xa8>
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	4a48      	ldr	r2, [pc, #288]	; (80076cc <HAL_TIM_PWM_Init+0x174>)
 80075ac:	4293      	cmp	r3, r2
 80075ae:	d027      	beq.n	8007600 <HAL_TIM_PWM_Init+0xa8>
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	4a46      	ldr	r2, [pc, #280]	; (80076d0 <HAL_TIM_PWM_Init+0x178>)
 80075b6:	4293      	cmp	r3, r2
 80075b8:	d022      	beq.n	8007600 <HAL_TIM_PWM_Init+0xa8>
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	4a45      	ldr	r2, [pc, #276]	; (80076d4 <HAL_TIM_PWM_Init+0x17c>)
 80075c0:	4293      	cmp	r3, r2
 80075c2:	d01d      	beq.n	8007600 <HAL_TIM_PWM_Init+0xa8>
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	4a43      	ldr	r2, [pc, #268]	; (80076d8 <HAL_TIM_PWM_Init+0x180>)
 80075ca:	4293      	cmp	r3, r2
 80075cc:	d018      	beq.n	8007600 <HAL_TIM_PWM_Init+0xa8>
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	4a42      	ldr	r2, [pc, #264]	; (80076dc <HAL_TIM_PWM_Init+0x184>)
 80075d4:	4293      	cmp	r3, r2
 80075d6:	d013      	beq.n	8007600 <HAL_TIM_PWM_Init+0xa8>
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	4a40      	ldr	r2, [pc, #256]	; (80076e0 <HAL_TIM_PWM_Init+0x188>)
 80075de:	4293      	cmp	r3, r2
 80075e0:	d00e      	beq.n	8007600 <HAL_TIM_PWM_Init+0xa8>
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	4a3f      	ldr	r2, [pc, #252]	; (80076e4 <HAL_TIM_PWM_Init+0x18c>)
 80075e8:	4293      	cmp	r3, r2
 80075ea:	d009      	beq.n	8007600 <HAL_TIM_PWM_Init+0xa8>
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	4a3d      	ldr	r2, [pc, #244]	; (80076e8 <HAL_TIM_PWM_Init+0x190>)
 80075f2:	4293      	cmp	r3, r2
 80075f4:	d004      	beq.n	8007600 <HAL_TIM_PWM_Init+0xa8>
 80075f6:	f240 419b 	movw	r1, #1179	; 0x49b
 80075fa:	483c      	ldr	r0, [pc, #240]	; (80076ec <HAL_TIM_PWM_Init+0x194>)
 80075fc:	f7fb f907 	bl	800280e <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	689b      	ldr	r3, [r3, #8]
 8007604:	2b00      	cmp	r3, #0
 8007606:	d014      	beq.n	8007632 <HAL_TIM_PWM_Init+0xda>
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	689b      	ldr	r3, [r3, #8]
 800760c:	2b10      	cmp	r3, #16
 800760e:	d010      	beq.n	8007632 <HAL_TIM_PWM_Init+0xda>
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	689b      	ldr	r3, [r3, #8]
 8007614:	2b20      	cmp	r3, #32
 8007616:	d00c      	beq.n	8007632 <HAL_TIM_PWM_Init+0xda>
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	689b      	ldr	r3, [r3, #8]
 800761c:	2b40      	cmp	r3, #64	; 0x40
 800761e:	d008      	beq.n	8007632 <HAL_TIM_PWM_Init+0xda>
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	689b      	ldr	r3, [r3, #8]
 8007624:	2b60      	cmp	r3, #96	; 0x60
 8007626:	d004      	beq.n	8007632 <HAL_TIM_PWM_Init+0xda>
 8007628:	f240 419c 	movw	r1, #1180	; 0x49c
 800762c:	482f      	ldr	r0, [pc, #188]	; (80076ec <HAL_TIM_PWM_Init+0x194>)
 800762e:	f7fb f8ee 	bl	800280e <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	691b      	ldr	r3, [r3, #16]
 8007636:	2b00      	cmp	r3, #0
 8007638:	d00e      	beq.n	8007658 <HAL_TIM_PWM_Init+0x100>
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	691b      	ldr	r3, [r3, #16]
 800763e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007642:	d009      	beq.n	8007658 <HAL_TIM_PWM_Init+0x100>
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	691b      	ldr	r3, [r3, #16]
 8007648:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800764c:	d004      	beq.n	8007658 <HAL_TIM_PWM_Init+0x100>
 800764e:	f240 419d 	movw	r1, #1181	; 0x49d
 8007652:	4826      	ldr	r0, [pc, #152]	; (80076ec <HAL_TIM_PWM_Init+0x194>)
 8007654:	f7fb f8db 	bl	800280e <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	699b      	ldr	r3, [r3, #24]
 800765c:	2b00      	cmp	r3, #0
 800765e:	d008      	beq.n	8007672 <HAL_TIM_PWM_Init+0x11a>
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	699b      	ldr	r3, [r3, #24]
 8007664:	2b80      	cmp	r3, #128	; 0x80
 8007666:	d004      	beq.n	8007672 <HAL_TIM_PWM_Init+0x11a>
 8007668:	f240 419e 	movw	r1, #1182	; 0x49e
 800766c:	481f      	ldr	r0, [pc, #124]	; (80076ec <HAL_TIM_PWM_Init+0x194>)
 800766e:	f7fb f8ce 	bl	800280e <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007678:	b2db      	uxtb	r3, r3
 800767a:	2b00      	cmp	r3, #0
 800767c:	d106      	bne.n	800768c <HAL_TIM_PWM_Init+0x134>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	2200      	movs	r2, #0
 8007682:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007686:	6878      	ldr	r0, [r7, #4]
 8007688:	f000 f832 	bl	80076f0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	2202      	movs	r2, #2
 8007690:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	681a      	ldr	r2, [r3, #0]
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	3304      	adds	r3, #4
 800769c:	4619      	mov	r1, r3
 800769e:	4610      	mov	r0, r2
 80076a0:	f001 f90c 	bl	80088bc <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	2201      	movs	r2, #1
 80076a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80076ac:	2300      	movs	r3, #0
}
 80076ae:	4618      	mov	r0, r3
 80076b0:	3708      	adds	r7, #8
 80076b2:	46bd      	mov	sp, r7
 80076b4:	bd80      	pop	{r7, pc}
 80076b6:	bf00      	nop
 80076b8:	40010000 	.word	0x40010000
 80076bc:	40000400 	.word	0x40000400
 80076c0:	40000800 	.word	0x40000800
 80076c4:	40000c00 	.word	0x40000c00
 80076c8:	40001000 	.word	0x40001000
 80076cc:	40001400 	.word	0x40001400
 80076d0:	40010400 	.word	0x40010400
 80076d4:	40014000 	.word	0x40014000
 80076d8:	40014400 	.word	0x40014400
 80076dc:	40014800 	.word	0x40014800
 80076e0:	40001800 	.word	0x40001800
 80076e4:	40001c00 	.word	0x40001c00
 80076e8:	40002000 	.word	0x40002000
 80076ec:	0800a218 	.word	0x0800a218

080076f0 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80076f0:	b480      	push	{r7}
 80076f2:	b083      	sub	sp, #12
 80076f4:	af00      	add	r7, sp, #0
 80076f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80076f8:	bf00      	nop
 80076fa:	370c      	adds	r7, #12
 80076fc:	46bd      	mov	sp, r7
 80076fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007702:	4770      	bx	lr

08007704 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007704:	b580      	push	{r7, lr}
 8007706:	b084      	sub	sp, #16
 8007708:	af00      	add	r7, sp, #0
 800770a:	6078      	str	r0, [r7, #4]
 800770c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	4a6d      	ldr	r2, [pc, #436]	; (80078c8 <HAL_TIM_PWM_Start+0x1c4>)
 8007714:	4293      	cmp	r3, r2
 8007716:	d10f      	bne.n	8007738 <HAL_TIM_PWM_Start+0x34>
 8007718:	683b      	ldr	r3, [r7, #0]
 800771a:	2b00      	cmp	r3, #0
 800771c:	f000 809f 	beq.w	800785e <HAL_TIM_PWM_Start+0x15a>
 8007720:	683b      	ldr	r3, [r7, #0]
 8007722:	2b04      	cmp	r3, #4
 8007724:	f000 809b 	beq.w	800785e <HAL_TIM_PWM_Start+0x15a>
 8007728:	683b      	ldr	r3, [r7, #0]
 800772a:	2b08      	cmp	r3, #8
 800772c:	f000 8097 	beq.w	800785e <HAL_TIM_PWM_Start+0x15a>
 8007730:	683b      	ldr	r3, [r7, #0]
 8007732:	2b0c      	cmp	r3, #12
 8007734:	f000 8093 	beq.w	800785e <HAL_TIM_PWM_Start+0x15a>
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007740:	d10e      	bne.n	8007760 <HAL_TIM_PWM_Start+0x5c>
 8007742:	683b      	ldr	r3, [r7, #0]
 8007744:	2b00      	cmp	r3, #0
 8007746:	f000 808a 	beq.w	800785e <HAL_TIM_PWM_Start+0x15a>
 800774a:	683b      	ldr	r3, [r7, #0]
 800774c:	2b04      	cmp	r3, #4
 800774e:	f000 8086 	beq.w	800785e <HAL_TIM_PWM_Start+0x15a>
 8007752:	683b      	ldr	r3, [r7, #0]
 8007754:	2b08      	cmp	r3, #8
 8007756:	f000 8082 	beq.w	800785e <HAL_TIM_PWM_Start+0x15a>
 800775a:	683b      	ldr	r3, [r7, #0]
 800775c:	2b0c      	cmp	r3, #12
 800775e:	d07e      	beq.n	800785e <HAL_TIM_PWM_Start+0x15a>
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	4a59      	ldr	r2, [pc, #356]	; (80078cc <HAL_TIM_PWM_Start+0x1c8>)
 8007766:	4293      	cmp	r3, r2
 8007768:	d10b      	bne.n	8007782 <HAL_TIM_PWM_Start+0x7e>
 800776a:	683b      	ldr	r3, [r7, #0]
 800776c:	2b00      	cmp	r3, #0
 800776e:	d076      	beq.n	800785e <HAL_TIM_PWM_Start+0x15a>
 8007770:	683b      	ldr	r3, [r7, #0]
 8007772:	2b04      	cmp	r3, #4
 8007774:	d073      	beq.n	800785e <HAL_TIM_PWM_Start+0x15a>
 8007776:	683b      	ldr	r3, [r7, #0]
 8007778:	2b08      	cmp	r3, #8
 800777a:	d070      	beq.n	800785e <HAL_TIM_PWM_Start+0x15a>
 800777c:	683b      	ldr	r3, [r7, #0]
 800777e:	2b0c      	cmp	r3, #12
 8007780:	d06d      	beq.n	800785e <HAL_TIM_PWM_Start+0x15a>
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	4a52      	ldr	r2, [pc, #328]	; (80078d0 <HAL_TIM_PWM_Start+0x1cc>)
 8007788:	4293      	cmp	r3, r2
 800778a:	d10b      	bne.n	80077a4 <HAL_TIM_PWM_Start+0xa0>
 800778c:	683b      	ldr	r3, [r7, #0]
 800778e:	2b00      	cmp	r3, #0
 8007790:	d065      	beq.n	800785e <HAL_TIM_PWM_Start+0x15a>
 8007792:	683b      	ldr	r3, [r7, #0]
 8007794:	2b04      	cmp	r3, #4
 8007796:	d062      	beq.n	800785e <HAL_TIM_PWM_Start+0x15a>
 8007798:	683b      	ldr	r3, [r7, #0]
 800779a:	2b08      	cmp	r3, #8
 800779c:	d05f      	beq.n	800785e <HAL_TIM_PWM_Start+0x15a>
 800779e:	683b      	ldr	r3, [r7, #0]
 80077a0:	2b0c      	cmp	r3, #12
 80077a2:	d05c      	beq.n	800785e <HAL_TIM_PWM_Start+0x15a>
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	4a4a      	ldr	r2, [pc, #296]	; (80078d4 <HAL_TIM_PWM_Start+0x1d0>)
 80077aa:	4293      	cmp	r3, r2
 80077ac:	d10b      	bne.n	80077c6 <HAL_TIM_PWM_Start+0xc2>
 80077ae:	683b      	ldr	r3, [r7, #0]
 80077b0:	2b00      	cmp	r3, #0
 80077b2:	d054      	beq.n	800785e <HAL_TIM_PWM_Start+0x15a>
 80077b4:	683b      	ldr	r3, [r7, #0]
 80077b6:	2b04      	cmp	r3, #4
 80077b8:	d051      	beq.n	800785e <HAL_TIM_PWM_Start+0x15a>
 80077ba:	683b      	ldr	r3, [r7, #0]
 80077bc:	2b08      	cmp	r3, #8
 80077be:	d04e      	beq.n	800785e <HAL_TIM_PWM_Start+0x15a>
 80077c0:	683b      	ldr	r3, [r7, #0]
 80077c2:	2b0c      	cmp	r3, #12
 80077c4:	d04b      	beq.n	800785e <HAL_TIM_PWM_Start+0x15a>
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	4a43      	ldr	r2, [pc, #268]	; (80078d8 <HAL_TIM_PWM_Start+0x1d4>)
 80077cc:	4293      	cmp	r3, r2
 80077ce:	d10b      	bne.n	80077e8 <HAL_TIM_PWM_Start+0xe4>
 80077d0:	683b      	ldr	r3, [r7, #0]
 80077d2:	2b00      	cmp	r3, #0
 80077d4:	d043      	beq.n	800785e <HAL_TIM_PWM_Start+0x15a>
 80077d6:	683b      	ldr	r3, [r7, #0]
 80077d8:	2b04      	cmp	r3, #4
 80077da:	d040      	beq.n	800785e <HAL_TIM_PWM_Start+0x15a>
 80077dc:	683b      	ldr	r3, [r7, #0]
 80077de:	2b08      	cmp	r3, #8
 80077e0:	d03d      	beq.n	800785e <HAL_TIM_PWM_Start+0x15a>
 80077e2:	683b      	ldr	r3, [r7, #0]
 80077e4:	2b0c      	cmp	r3, #12
 80077e6:	d03a      	beq.n	800785e <HAL_TIM_PWM_Start+0x15a>
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	4a3b      	ldr	r2, [pc, #236]	; (80078dc <HAL_TIM_PWM_Start+0x1d8>)
 80077ee:	4293      	cmp	r3, r2
 80077f0:	d105      	bne.n	80077fe <HAL_TIM_PWM_Start+0xfa>
 80077f2:	683b      	ldr	r3, [r7, #0]
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	d032      	beq.n	800785e <HAL_TIM_PWM_Start+0x15a>
 80077f8:	683b      	ldr	r3, [r7, #0]
 80077fa:	2b04      	cmp	r3, #4
 80077fc:	d02f      	beq.n	800785e <HAL_TIM_PWM_Start+0x15a>
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	4a37      	ldr	r2, [pc, #220]	; (80078e0 <HAL_TIM_PWM_Start+0x1dc>)
 8007804:	4293      	cmp	r3, r2
 8007806:	d102      	bne.n	800780e <HAL_TIM_PWM_Start+0x10a>
 8007808:	683b      	ldr	r3, [r7, #0]
 800780a:	2b00      	cmp	r3, #0
 800780c:	d027      	beq.n	800785e <HAL_TIM_PWM_Start+0x15a>
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	4a34      	ldr	r2, [pc, #208]	; (80078e4 <HAL_TIM_PWM_Start+0x1e0>)
 8007814:	4293      	cmp	r3, r2
 8007816:	d102      	bne.n	800781e <HAL_TIM_PWM_Start+0x11a>
 8007818:	683b      	ldr	r3, [r7, #0]
 800781a:	2b00      	cmp	r3, #0
 800781c:	d01f      	beq.n	800785e <HAL_TIM_PWM_Start+0x15a>
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	4a31      	ldr	r2, [pc, #196]	; (80078e8 <HAL_TIM_PWM_Start+0x1e4>)
 8007824:	4293      	cmp	r3, r2
 8007826:	d105      	bne.n	8007834 <HAL_TIM_PWM_Start+0x130>
 8007828:	683b      	ldr	r3, [r7, #0]
 800782a:	2b00      	cmp	r3, #0
 800782c:	d017      	beq.n	800785e <HAL_TIM_PWM_Start+0x15a>
 800782e:	683b      	ldr	r3, [r7, #0]
 8007830:	2b04      	cmp	r3, #4
 8007832:	d014      	beq.n	800785e <HAL_TIM_PWM_Start+0x15a>
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	4a2c      	ldr	r2, [pc, #176]	; (80078ec <HAL_TIM_PWM_Start+0x1e8>)
 800783a:	4293      	cmp	r3, r2
 800783c:	d102      	bne.n	8007844 <HAL_TIM_PWM_Start+0x140>
 800783e:	683b      	ldr	r3, [r7, #0]
 8007840:	2b00      	cmp	r3, #0
 8007842:	d00c      	beq.n	800785e <HAL_TIM_PWM_Start+0x15a>
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	4a29      	ldr	r2, [pc, #164]	; (80078f0 <HAL_TIM_PWM_Start+0x1ec>)
 800784a:	4293      	cmp	r3, r2
 800784c:	d102      	bne.n	8007854 <HAL_TIM_PWM_Start+0x150>
 800784e:	683b      	ldr	r3, [r7, #0]
 8007850:	2b00      	cmp	r3, #0
 8007852:	d004      	beq.n	800785e <HAL_TIM_PWM_Start+0x15a>
 8007854:	f240 5113 	movw	r1, #1299	; 0x513
 8007858:	4826      	ldr	r0, [pc, #152]	; (80078f4 <HAL_TIM_PWM_Start+0x1f0>)
 800785a:	f7fa ffd8 	bl	800280e <assert_failed>

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	2201      	movs	r2, #1
 8007864:	6839      	ldr	r1, [r7, #0]
 8007866:	4618      	mov	r0, r3
 8007868:	f001 fcc6 	bl	80091f8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	4a15      	ldr	r2, [pc, #84]	; (80078c8 <HAL_TIM_PWM_Start+0x1c4>)
 8007872:	4293      	cmp	r3, r2
 8007874:	d004      	beq.n	8007880 <HAL_TIM_PWM_Start+0x17c>
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	4a17      	ldr	r2, [pc, #92]	; (80078d8 <HAL_TIM_PWM_Start+0x1d4>)
 800787c:	4293      	cmp	r3, r2
 800787e:	d101      	bne.n	8007884 <HAL_TIM_PWM_Start+0x180>
 8007880:	2301      	movs	r3, #1
 8007882:	e000      	b.n	8007886 <HAL_TIM_PWM_Start+0x182>
 8007884:	2300      	movs	r3, #0
 8007886:	2b00      	cmp	r3, #0
 8007888:	d007      	beq.n	800789a <HAL_TIM_PWM_Start+0x196>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007898:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	689b      	ldr	r3, [r3, #8]
 80078a0:	f003 0307 	and.w	r3, r3, #7
 80078a4:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80078a6:	68fb      	ldr	r3, [r7, #12]
 80078a8:	2b06      	cmp	r3, #6
 80078aa:	d007      	beq.n	80078bc <HAL_TIM_PWM_Start+0x1b8>
  {
    __HAL_TIM_ENABLE(htim);
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	681a      	ldr	r2, [r3, #0]
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	f042 0201 	orr.w	r2, r2, #1
 80078ba:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80078bc:	2300      	movs	r3, #0
}
 80078be:	4618      	mov	r0, r3
 80078c0:	3710      	adds	r7, #16
 80078c2:	46bd      	mov	sp, r7
 80078c4:	bd80      	pop	{r7, pc}
 80078c6:	bf00      	nop
 80078c8:	40010000 	.word	0x40010000
 80078cc:	40000400 	.word	0x40000400
 80078d0:	40000800 	.word	0x40000800
 80078d4:	40000c00 	.word	0x40000c00
 80078d8:	40010400 	.word	0x40010400
 80078dc:	40014000 	.word	0x40014000
 80078e0:	40014400 	.word	0x40014400
 80078e4:	40014800 	.word	0x40014800
 80078e8:	40001800 	.word	0x40001800
 80078ec:	40001c00 	.word	0x40001c00
 80078f0:	40002000 	.word	0x40002000
 80078f4:	0800a218 	.word	0x0800a218

080078f8 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80078f8:	b580      	push	{r7, lr}
 80078fa:	b082      	sub	sp, #8
 80078fc:	af00      	add	r7, sp, #0
 80078fe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	2b00      	cmp	r3, #0
 8007904:	d101      	bne.n	800790a <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8007906:	2301      	movs	r3, #1
 8007908:	e0a1      	b.n	8007a4e <HAL_TIM_IC_Init+0x156>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	4a52      	ldr	r2, [pc, #328]	; (8007a58 <HAL_TIM_IC_Init+0x160>)
 8007910:	4293      	cmp	r3, r2
 8007912:	d045      	beq.n	80079a0 <HAL_TIM_IC_Init+0xa8>
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800791c:	d040      	beq.n	80079a0 <HAL_TIM_IC_Init+0xa8>
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	4a4e      	ldr	r2, [pc, #312]	; (8007a5c <HAL_TIM_IC_Init+0x164>)
 8007924:	4293      	cmp	r3, r2
 8007926:	d03b      	beq.n	80079a0 <HAL_TIM_IC_Init+0xa8>
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	681b      	ldr	r3, [r3, #0]
 800792c:	4a4c      	ldr	r2, [pc, #304]	; (8007a60 <HAL_TIM_IC_Init+0x168>)
 800792e:	4293      	cmp	r3, r2
 8007930:	d036      	beq.n	80079a0 <HAL_TIM_IC_Init+0xa8>
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	681b      	ldr	r3, [r3, #0]
 8007936:	4a4b      	ldr	r2, [pc, #300]	; (8007a64 <HAL_TIM_IC_Init+0x16c>)
 8007938:	4293      	cmp	r3, r2
 800793a:	d031      	beq.n	80079a0 <HAL_TIM_IC_Init+0xa8>
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	4a49      	ldr	r2, [pc, #292]	; (8007a68 <HAL_TIM_IC_Init+0x170>)
 8007942:	4293      	cmp	r3, r2
 8007944:	d02c      	beq.n	80079a0 <HAL_TIM_IC_Init+0xa8>
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	4a48      	ldr	r2, [pc, #288]	; (8007a6c <HAL_TIM_IC_Init+0x174>)
 800794c:	4293      	cmp	r3, r2
 800794e:	d027      	beq.n	80079a0 <HAL_TIM_IC_Init+0xa8>
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	681b      	ldr	r3, [r3, #0]
 8007954:	4a46      	ldr	r2, [pc, #280]	; (8007a70 <HAL_TIM_IC_Init+0x178>)
 8007956:	4293      	cmp	r3, r2
 8007958:	d022      	beq.n	80079a0 <HAL_TIM_IC_Init+0xa8>
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	4a45      	ldr	r2, [pc, #276]	; (8007a74 <HAL_TIM_IC_Init+0x17c>)
 8007960:	4293      	cmp	r3, r2
 8007962:	d01d      	beq.n	80079a0 <HAL_TIM_IC_Init+0xa8>
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	4a43      	ldr	r2, [pc, #268]	; (8007a78 <HAL_TIM_IC_Init+0x180>)
 800796a:	4293      	cmp	r3, r2
 800796c:	d018      	beq.n	80079a0 <HAL_TIM_IC_Init+0xa8>
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	4a42      	ldr	r2, [pc, #264]	; (8007a7c <HAL_TIM_IC_Init+0x184>)
 8007974:	4293      	cmp	r3, r2
 8007976:	d013      	beq.n	80079a0 <HAL_TIM_IC_Init+0xa8>
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	681b      	ldr	r3, [r3, #0]
 800797c:	4a40      	ldr	r2, [pc, #256]	; (8007a80 <HAL_TIM_IC_Init+0x188>)
 800797e:	4293      	cmp	r3, r2
 8007980:	d00e      	beq.n	80079a0 <HAL_TIM_IC_Init+0xa8>
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	4a3f      	ldr	r2, [pc, #252]	; (8007a84 <HAL_TIM_IC_Init+0x18c>)
 8007988:	4293      	cmp	r3, r2
 800798a:	d009      	beq.n	80079a0 <HAL_TIM_IC_Init+0xa8>
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	4a3d      	ldr	r2, [pc, #244]	; (8007a88 <HAL_TIM_IC_Init+0x190>)
 8007992:	4293      	cmp	r3, r2
 8007994:	d004      	beq.n	80079a0 <HAL_TIM_IC_Init+0xa8>
 8007996:	f240 61d9 	movw	r1, #1753	; 0x6d9
 800799a:	483c      	ldr	r0, [pc, #240]	; (8007a8c <HAL_TIM_IC_Init+0x194>)
 800799c:	f7fa ff37 	bl	800280e <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	689b      	ldr	r3, [r3, #8]
 80079a4:	2b00      	cmp	r3, #0
 80079a6:	d014      	beq.n	80079d2 <HAL_TIM_IC_Init+0xda>
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	689b      	ldr	r3, [r3, #8]
 80079ac:	2b10      	cmp	r3, #16
 80079ae:	d010      	beq.n	80079d2 <HAL_TIM_IC_Init+0xda>
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	689b      	ldr	r3, [r3, #8]
 80079b4:	2b20      	cmp	r3, #32
 80079b6:	d00c      	beq.n	80079d2 <HAL_TIM_IC_Init+0xda>
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	689b      	ldr	r3, [r3, #8]
 80079bc:	2b40      	cmp	r3, #64	; 0x40
 80079be:	d008      	beq.n	80079d2 <HAL_TIM_IC_Init+0xda>
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	689b      	ldr	r3, [r3, #8]
 80079c4:	2b60      	cmp	r3, #96	; 0x60
 80079c6:	d004      	beq.n	80079d2 <HAL_TIM_IC_Init+0xda>
 80079c8:	f240 61da 	movw	r1, #1754	; 0x6da
 80079cc:	482f      	ldr	r0, [pc, #188]	; (8007a8c <HAL_TIM_IC_Init+0x194>)
 80079ce:	f7fa ff1e 	bl	800280e <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	691b      	ldr	r3, [r3, #16]
 80079d6:	2b00      	cmp	r3, #0
 80079d8:	d00e      	beq.n	80079f8 <HAL_TIM_IC_Init+0x100>
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	691b      	ldr	r3, [r3, #16]
 80079de:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80079e2:	d009      	beq.n	80079f8 <HAL_TIM_IC_Init+0x100>
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	691b      	ldr	r3, [r3, #16]
 80079e8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80079ec:	d004      	beq.n	80079f8 <HAL_TIM_IC_Init+0x100>
 80079ee:	f240 61db 	movw	r1, #1755	; 0x6db
 80079f2:	4826      	ldr	r0, [pc, #152]	; (8007a8c <HAL_TIM_IC_Init+0x194>)
 80079f4:	f7fa ff0b 	bl	800280e <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	699b      	ldr	r3, [r3, #24]
 80079fc:	2b00      	cmp	r3, #0
 80079fe:	d008      	beq.n	8007a12 <HAL_TIM_IC_Init+0x11a>
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	699b      	ldr	r3, [r3, #24]
 8007a04:	2b80      	cmp	r3, #128	; 0x80
 8007a06:	d004      	beq.n	8007a12 <HAL_TIM_IC_Init+0x11a>
 8007a08:	f240 61dc 	movw	r1, #1756	; 0x6dc
 8007a0c:	481f      	ldr	r0, [pc, #124]	; (8007a8c <HAL_TIM_IC_Init+0x194>)
 8007a0e:	f7fa fefe 	bl	800280e <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007a18:	b2db      	uxtb	r3, r3
 8007a1a:	2b00      	cmp	r3, #0
 8007a1c:	d106      	bne.n	8007a2c <HAL_TIM_IC_Init+0x134>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	2200      	movs	r2, #0
 8007a22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8007a26:	6878      	ldr	r0, [r7, #4]
 8007a28:	f000 f832 	bl	8007a90 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	2202      	movs	r2, #2
 8007a30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	681a      	ldr	r2, [r3, #0]
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	3304      	adds	r3, #4
 8007a3c:	4619      	mov	r1, r3
 8007a3e:	4610      	mov	r0, r2
 8007a40:	f000 ff3c 	bl	80088bc <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	2201      	movs	r2, #1
 8007a48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007a4c:	2300      	movs	r3, #0
}
 8007a4e:	4618      	mov	r0, r3
 8007a50:	3708      	adds	r7, #8
 8007a52:	46bd      	mov	sp, r7
 8007a54:	bd80      	pop	{r7, pc}
 8007a56:	bf00      	nop
 8007a58:	40010000 	.word	0x40010000
 8007a5c:	40000400 	.word	0x40000400
 8007a60:	40000800 	.word	0x40000800
 8007a64:	40000c00 	.word	0x40000c00
 8007a68:	40001000 	.word	0x40001000
 8007a6c:	40001400 	.word	0x40001400
 8007a70:	40010400 	.word	0x40010400
 8007a74:	40014000 	.word	0x40014000
 8007a78:	40014400 	.word	0x40014400
 8007a7c:	40014800 	.word	0x40014800
 8007a80:	40001800 	.word	0x40001800
 8007a84:	40001c00 	.word	0x40001c00
 8007a88:	40002000 	.word	0x40002000
 8007a8c:	0800a218 	.word	0x0800a218

08007a90 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8007a90:	b480      	push	{r7}
 8007a92:	b083      	sub	sp, #12
 8007a94:	af00      	add	r7, sp, #0
 8007a96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8007a98:	bf00      	nop
 8007a9a:	370c      	adds	r7, #12
 8007a9c:	46bd      	mov	sp, r7
 8007a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aa2:	4770      	bx	lr

08007aa4 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8007aa4:	b580      	push	{r7, lr}
 8007aa6:	b084      	sub	sp, #16
 8007aa8:	af00      	add	r7, sp, #0
 8007aaa:	60f8      	str	r0, [r7, #12]
 8007aac:	60b9      	str	r1, [r7, #8]
 8007aae:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 8007ab0:	68fb      	ldr	r3, [r7, #12]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	4a7c      	ldr	r2, [pc, #496]	; (8007ca8 <HAL_TIM_IC_ConfigChannel+0x204>)
 8007ab6:	4293      	cmp	r3, r2
 8007ab8:	d03b      	beq.n	8007b32 <HAL_TIM_IC_ConfigChannel+0x8e>
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007ac2:	d036      	beq.n	8007b32 <HAL_TIM_IC_ConfigChannel+0x8e>
 8007ac4:	68fb      	ldr	r3, [r7, #12]
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	4a78      	ldr	r2, [pc, #480]	; (8007cac <HAL_TIM_IC_ConfigChannel+0x208>)
 8007aca:	4293      	cmp	r3, r2
 8007acc:	d031      	beq.n	8007b32 <HAL_TIM_IC_ConfigChannel+0x8e>
 8007ace:	68fb      	ldr	r3, [r7, #12]
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	4a77      	ldr	r2, [pc, #476]	; (8007cb0 <HAL_TIM_IC_ConfigChannel+0x20c>)
 8007ad4:	4293      	cmp	r3, r2
 8007ad6:	d02c      	beq.n	8007b32 <HAL_TIM_IC_ConfigChannel+0x8e>
 8007ad8:	68fb      	ldr	r3, [r7, #12]
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	4a75      	ldr	r2, [pc, #468]	; (8007cb4 <HAL_TIM_IC_ConfigChannel+0x210>)
 8007ade:	4293      	cmp	r3, r2
 8007ae0:	d027      	beq.n	8007b32 <HAL_TIM_IC_ConfigChannel+0x8e>
 8007ae2:	68fb      	ldr	r3, [r7, #12]
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	4a74      	ldr	r2, [pc, #464]	; (8007cb8 <HAL_TIM_IC_ConfigChannel+0x214>)
 8007ae8:	4293      	cmp	r3, r2
 8007aea:	d022      	beq.n	8007b32 <HAL_TIM_IC_ConfigChannel+0x8e>
 8007aec:	68fb      	ldr	r3, [r7, #12]
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	4a72      	ldr	r2, [pc, #456]	; (8007cbc <HAL_TIM_IC_ConfigChannel+0x218>)
 8007af2:	4293      	cmp	r3, r2
 8007af4:	d01d      	beq.n	8007b32 <HAL_TIM_IC_ConfigChannel+0x8e>
 8007af6:	68fb      	ldr	r3, [r7, #12]
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	4a71      	ldr	r2, [pc, #452]	; (8007cc0 <HAL_TIM_IC_ConfigChannel+0x21c>)
 8007afc:	4293      	cmp	r3, r2
 8007afe:	d018      	beq.n	8007b32 <HAL_TIM_IC_ConfigChannel+0x8e>
 8007b00:	68fb      	ldr	r3, [r7, #12]
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	4a6f      	ldr	r2, [pc, #444]	; (8007cc4 <HAL_TIM_IC_ConfigChannel+0x220>)
 8007b06:	4293      	cmp	r3, r2
 8007b08:	d013      	beq.n	8007b32 <HAL_TIM_IC_ConfigChannel+0x8e>
 8007b0a:	68fb      	ldr	r3, [r7, #12]
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	4a6e      	ldr	r2, [pc, #440]	; (8007cc8 <HAL_TIM_IC_ConfigChannel+0x224>)
 8007b10:	4293      	cmp	r3, r2
 8007b12:	d00e      	beq.n	8007b32 <HAL_TIM_IC_ConfigChannel+0x8e>
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	681b      	ldr	r3, [r3, #0]
 8007b18:	4a6c      	ldr	r2, [pc, #432]	; (8007ccc <HAL_TIM_IC_ConfigChannel+0x228>)
 8007b1a:	4293      	cmp	r3, r2
 8007b1c:	d009      	beq.n	8007b32 <HAL_TIM_IC_ConfigChannel+0x8e>
 8007b1e:	68fb      	ldr	r3, [r7, #12]
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	4a6b      	ldr	r2, [pc, #428]	; (8007cd0 <HAL_TIM_IC_ConfigChannel+0x22c>)
 8007b24:	4293      	cmp	r3, r2
 8007b26:	d004      	beq.n	8007b32 <HAL_TIM_IC_ConfigChannel+0x8e>
 8007b28:	f640 5189 	movw	r1, #3465	; 0xd89
 8007b2c:	4869      	ldr	r0, [pc, #420]	; (8007cd4 <HAL_TIM_IC_ConfigChannel+0x230>)
 8007b2e:	f7fa fe6e 	bl	800280e <assert_failed>
  assert_param(IS_TIM_IC_POLARITY(sConfig->ICPolarity));
 8007b32:	68bb      	ldr	r3, [r7, #8]
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	2b00      	cmp	r3, #0
 8007b38:	d00c      	beq.n	8007b54 <HAL_TIM_IC_ConfigChannel+0xb0>
 8007b3a:	68bb      	ldr	r3, [r7, #8]
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	2b02      	cmp	r3, #2
 8007b40:	d008      	beq.n	8007b54 <HAL_TIM_IC_ConfigChannel+0xb0>
 8007b42:	68bb      	ldr	r3, [r7, #8]
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	2b0a      	cmp	r3, #10
 8007b48:	d004      	beq.n	8007b54 <HAL_TIM_IC_ConfigChannel+0xb0>
 8007b4a:	f640 518a 	movw	r1, #3466	; 0xd8a
 8007b4e:	4861      	ldr	r0, [pc, #388]	; (8007cd4 <HAL_TIM_IC_ConfigChannel+0x230>)
 8007b50:	f7fa fe5d 	bl	800280e <assert_failed>
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
 8007b54:	68bb      	ldr	r3, [r7, #8]
 8007b56:	685b      	ldr	r3, [r3, #4]
 8007b58:	2b01      	cmp	r3, #1
 8007b5a:	d00c      	beq.n	8007b76 <HAL_TIM_IC_ConfigChannel+0xd2>
 8007b5c:	68bb      	ldr	r3, [r7, #8]
 8007b5e:	685b      	ldr	r3, [r3, #4]
 8007b60:	2b02      	cmp	r3, #2
 8007b62:	d008      	beq.n	8007b76 <HAL_TIM_IC_ConfigChannel+0xd2>
 8007b64:	68bb      	ldr	r3, [r7, #8]
 8007b66:	685b      	ldr	r3, [r3, #4]
 8007b68:	2b03      	cmp	r3, #3
 8007b6a:	d004      	beq.n	8007b76 <HAL_TIM_IC_ConfigChannel+0xd2>
 8007b6c:	f640 518b 	movw	r1, #3467	; 0xd8b
 8007b70:	4858      	ldr	r0, [pc, #352]	; (8007cd4 <HAL_TIM_IC_ConfigChannel+0x230>)
 8007b72:	f7fa fe4c 	bl	800280e <assert_failed>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
 8007b76:	68bb      	ldr	r3, [r7, #8]
 8007b78:	689b      	ldr	r3, [r3, #8]
 8007b7a:	2b00      	cmp	r3, #0
 8007b7c:	d010      	beq.n	8007ba0 <HAL_TIM_IC_ConfigChannel+0xfc>
 8007b7e:	68bb      	ldr	r3, [r7, #8]
 8007b80:	689b      	ldr	r3, [r3, #8]
 8007b82:	2b04      	cmp	r3, #4
 8007b84:	d00c      	beq.n	8007ba0 <HAL_TIM_IC_ConfigChannel+0xfc>
 8007b86:	68bb      	ldr	r3, [r7, #8]
 8007b88:	689b      	ldr	r3, [r3, #8]
 8007b8a:	2b08      	cmp	r3, #8
 8007b8c:	d008      	beq.n	8007ba0 <HAL_TIM_IC_ConfigChannel+0xfc>
 8007b8e:	68bb      	ldr	r3, [r7, #8]
 8007b90:	689b      	ldr	r3, [r3, #8]
 8007b92:	2b0c      	cmp	r3, #12
 8007b94:	d004      	beq.n	8007ba0 <HAL_TIM_IC_ConfigChannel+0xfc>
 8007b96:	f640 518c 	movw	r1, #3468	; 0xd8c
 8007b9a:	484e      	ldr	r0, [pc, #312]	; (8007cd4 <HAL_TIM_IC_ConfigChannel+0x230>)
 8007b9c:	f7fa fe37 	bl	800280e <assert_failed>
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));
 8007ba0:	68bb      	ldr	r3, [r7, #8]
 8007ba2:	68db      	ldr	r3, [r3, #12]
 8007ba4:	2b0f      	cmp	r3, #15
 8007ba6:	d904      	bls.n	8007bb2 <HAL_TIM_IC_ConfigChannel+0x10e>
 8007ba8:	f640 518d 	movw	r1, #3469	; 0xd8d
 8007bac:	4849      	ldr	r0, [pc, #292]	; (8007cd4 <HAL_TIM_IC_ConfigChannel+0x230>)
 8007bae:	f7fa fe2e 	bl	800280e <assert_failed>

  /* Process Locked */
  __HAL_LOCK(htim);
 8007bb2:	68fb      	ldr	r3, [r7, #12]
 8007bb4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007bb8:	2b01      	cmp	r3, #1
 8007bba:	d101      	bne.n	8007bc0 <HAL_TIM_IC_ConfigChannel+0x11c>
 8007bbc:	2302      	movs	r3, #2
 8007bbe:	e115      	b.n	8007dec <HAL_TIM_IC_ConfigChannel+0x348>
 8007bc0:	68fb      	ldr	r3, [r7, #12]
 8007bc2:	2201      	movs	r2, #1
 8007bc4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	2202      	movs	r2, #2
 8007bcc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (Channel == TIM_CHANNEL_1)
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	2b00      	cmp	r3, #0
 8007bd4:	d11b      	bne.n	8007c0e <HAL_TIM_IC_ConfigChannel+0x16a>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8007bd6:	68fb      	ldr	r3, [r7, #12]
 8007bd8:	6818      	ldr	r0, [r3, #0]
 8007bda:	68bb      	ldr	r3, [r7, #8]
 8007bdc:	6819      	ldr	r1, [r3, #0]
 8007bde:	68bb      	ldr	r3, [r7, #8]
 8007be0:	685a      	ldr	r2, [r3, #4]
 8007be2:	68bb      	ldr	r3, [r7, #8]
 8007be4:	68db      	ldr	r3, [r3, #12]
 8007be6:	f001 f943 	bl	8008e70 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8007bea:	68fb      	ldr	r3, [r7, #12]
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	699a      	ldr	r2, [r3, #24]
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	f022 020c 	bic.w	r2, r2, #12
 8007bf8:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8007bfa:	68fb      	ldr	r3, [r7, #12]
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	6999      	ldr	r1, [r3, #24]
 8007c00:	68bb      	ldr	r3, [r7, #8]
 8007c02:	689a      	ldr	r2, [r3, #8]
 8007c04:	68fb      	ldr	r3, [r7, #12]
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	430a      	orrs	r2, r1
 8007c0a:	619a      	str	r2, [r3, #24]
 8007c0c:	e0e5      	b.n	8007dda <HAL_TIM_IC_ConfigChannel+0x336>
  }
  else if (Channel == TIM_CHANNEL_2)
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	2b04      	cmp	r3, #4
 8007c12:	d161      	bne.n	8007cd8 <HAL_TIM_IC_ConfigChannel+0x234>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 8007c14:	68fb      	ldr	r3, [r7, #12]
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	4a23      	ldr	r2, [pc, #140]	; (8007ca8 <HAL_TIM_IC_ConfigChannel+0x204>)
 8007c1a:	4293      	cmp	r3, r2
 8007c1c:	d027      	beq.n	8007c6e <HAL_TIM_IC_ConfigChannel+0x1ca>
 8007c1e:	68fb      	ldr	r3, [r7, #12]
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007c26:	d022      	beq.n	8007c6e <HAL_TIM_IC_ConfigChannel+0x1ca>
 8007c28:	68fb      	ldr	r3, [r7, #12]
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	4a1f      	ldr	r2, [pc, #124]	; (8007cac <HAL_TIM_IC_ConfigChannel+0x208>)
 8007c2e:	4293      	cmp	r3, r2
 8007c30:	d01d      	beq.n	8007c6e <HAL_TIM_IC_ConfigChannel+0x1ca>
 8007c32:	68fb      	ldr	r3, [r7, #12]
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	4a1e      	ldr	r2, [pc, #120]	; (8007cb0 <HAL_TIM_IC_ConfigChannel+0x20c>)
 8007c38:	4293      	cmp	r3, r2
 8007c3a:	d018      	beq.n	8007c6e <HAL_TIM_IC_ConfigChannel+0x1ca>
 8007c3c:	68fb      	ldr	r3, [r7, #12]
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	4a1c      	ldr	r2, [pc, #112]	; (8007cb4 <HAL_TIM_IC_ConfigChannel+0x210>)
 8007c42:	4293      	cmp	r3, r2
 8007c44:	d013      	beq.n	8007c6e <HAL_TIM_IC_ConfigChannel+0x1ca>
 8007c46:	68fb      	ldr	r3, [r7, #12]
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	4a1b      	ldr	r2, [pc, #108]	; (8007cb8 <HAL_TIM_IC_ConfigChannel+0x214>)
 8007c4c:	4293      	cmp	r3, r2
 8007c4e:	d00e      	beq.n	8007c6e <HAL_TIM_IC_ConfigChannel+0x1ca>
 8007c50:	68fb      	ldr	r3, [r7, #12]
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	4a19      	ldr	r2, [pc, #100]	; (8007cbc <HAL_TIM_IC_ConfigChannel+0x218>)
 8007c56:	4293      	cmp	r3, r2
 8007c58:	d009      	beq.n	8007c6e <HAL_TIM_IC_ConfigChannel+0x1ca>
 8007c5a:	68fb      	ldr	r3, [r7, #12]
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	4a1a      	ldr	r2, [pc, #104]	; (8007cc8 <HAL_TIM_IC_ConfigChannel+0x224>)
 8007c60:	4293      	cmp	r3, r2
 8007c62:	d004      	beq.n	8007c6e <HAL_TIM_IC_ConfigChannel+0x1ca>
 8007c64:	f640 51a5 	movw	r1, #3493	; 0xda5
 8007c68:	481a      	ldr	r0, [pc, #104]	; (8007cd4 <HAL_TIM_IC_ConfigChannel+0x230>)
 8007c6a:	f7fa fdd0 	bl	800280e <assert_failed>

    TIM_TI2_SetConfig(htim->Instance,
 8007c6e:	68fb      	ldr	r3, [r7, #12]
 8007c70:	6818      	ldr	r0, [r3, #0]
 8007c72:	68bb      	ldr	r3, [r7, #8]
 8007c74:	6819      	ldr	r1, [r3, #0]
 8007c76:	68bb      	ldr	r3, [r7, #8]
 8007c78:	685a      	ldr	r2, [r3, #4]
 8007c7a:	68bb      	ldr	r3, [r7, #8]
 8007c7c:	68db      	ldr	r3, [r3, #12]
 8007c7e:	f001 f99a 	bl	8008fb6 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	699a      	ldr	r2, [r3, #24]
 8007c88:	68fb      	ldr	r3, [r7, #12]
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8007c90:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8007c92:	68fb      	ldr	r3, [r7, #12]
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	6999      	ldr	r1, [r3, #24]
 8007c98:	68bb      	ldr	r3, [r7, #8]
 8007c9a:	689b      	ldr	r3, [r3, #8]
 8007c9c:	021a      	lsls	r2, r3, #8
 8007c9e:	68fb      	ldr	r3, [r7, #12]
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	430a      	orrs	r2, r1
 8007ca4:	619a      	str	r2, [r3, #24]
 8007ca6:	e098      	b.n	8007dda <HAL_TIM_IC_ConfigChannel+0x336>
 8007ca8:	40010000 	.word	0x40010000
 8007cac:	40000400 	.word	0x40000400
 8007cb0:	40000800 	.word	0x40000800
 8007cb4:	40000c00 	.word	0x40000c00
 8007cb8:	40010400 	.word	0x40010400
 8007cbc:	40014000 	.word	0x40014000
 8007cc0:	40014400 	.word	0x40014400
 8007cc4:	40014800 	.word	0x40014800
 8007cc8:	40001800 	.word	0x40001800
 8007ccc:	40001c00 	.word	0x40001c00
 8007cd0:	40002000 	.word	0x40002000
 8007cd4:	0800a218 	.word	0x0800a218
  }
  else if (Channel == TIM_CHANNEL_3)
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	2b08      	cmp	r3, #8
 8007cdc:	d13e      	bne.n	8007d5c <HAL_TIM_IC_ConfigChannel+0x2b8>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	4a44      	ldr	r2, [pc, #272]	; (8007df4 <HAL_TIM_IC_ConfigChannel+0x350>)
 8007ce4:	4293      	cmp	r3, r2
 8007ce6:	d01d      	beq.n	8007d24 <HAL_TIM_IC_ConfigChannel+0x280>
 8007ce8:	68fb      	ldr	r3, [r7, #12]
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007cf0:	d018      	beq.n	8007d24 <HAL_TIM_IC_ConfigChannel+0x280>
 8007cf2:	68fb      	ldr	r3, [r7, #12]
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	4a40      	ldr	r2, [pc, #256]	; (8007df8 <HAL_TIM_IC_ConfigChannel+0x354>)
 8007cf8:	4293      	cmp	r3, r2
 8007cfa:	d013      	beq.n	8007d24 <HAL_TIM_IC_ConfigChannel+0x280>
 8007cfc:	68fb      	ldr	r3, [r7, #12]
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	4a3e      	ldr	r2, [pc, #248]	; (8007dfc <HAL_TIM_IC_ConfigChannel+0x358>)
 8007d02:	4293      	cmp	r3, r2
 8007d04:	d00e      	beq.n	8007d24 <HAL_TIM_IC_ConfigChannel+0x280>
 8007d06:	68fb      	ldr	r3, [r7, #12]
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	4a3d      	ldr	r2, [pc, #244]	; (8007e00 <HAL_TIM_IC_ConfigChannel+0x35c>)
 8007d0c:	4293      	cmp	r3, r2
 8007d0e:	d009      	beq.n	8007d24 <HAL_TIM_IC_ConfigChannel+0x280>
 8007d10:	68fb      	ldr	r3, [r7, #12]
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	4a3b      	ldr	r2, [pc, #236]	; (8007e04 <HAL_TIM_IC_ConfigChannel+0x360>)
 8007d16:	4293      	cmp	r3, r2
 8007d18:	d004      	beq.n	8007d24 <HAL_TIM_IC_ConfigChannel+0x280>
 8007d1a:	f640 51b5 	movw	r1, #3509	; 0xdb5
 8007d1e:	483a      	ldr	r0, [pc, #232]	; (8007e08 <HAL_TIM_IC_ConfigChannel+0x364>)
 8007d20:	f7fa fd75 	bl	800280e <assert_failed>

    TIM_TI3_SetConfig(htim->Instance,
 8007d24:	68fb      	ldr	r3, [r7, #12]
 8007d26:	6818      	ldr	r0, [r3, #0]
 8007d28:	68bb      	ldr	r3, [r7, #8]
 8007d2a:	6819      	ldr	r1, [r3, #0]
 8007d2c:	68bb      	ldr	r3, [r7, #8]
 8007d2e:	685a      	ldr	r2, [r3, #4]
 8007d30:	68bb      	ldr	r3, [r7, #8]
 8007d32:	68db      	ldr	r3, [r3, #12]
 8007d34:	f001 f9ac 	bl	8009090 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8007d38:	68fb      	ldr	r3, [r7, #12]
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	69da      	ldr	r2, [r3, #28]
 8007d3e:	68fb      	ldr	r3, [r7, #12]
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	f022 020c 	bic.w	r2, r2, #12
 8007d46:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8007d48:	68fb      	ldr	r3, [r7, #12]
 8007d4a:	681b      	ldr	r3, [r3, #0]
 8007d4c:	69d9      	ldr	r1, [r3, #28]
 8007d4e:	68bb      	ldr	r3, [r7, #8]
 8007d50:	689a      	ldr	r2, [r3, #8]
 8007d52:	68fb      	ldr	r3, [r7, #12]
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	430a      	orrs	r2, r1
 8007d58:	61da      	str	r2, [r3, #28]
 8007d5a:	e03e      	b.n	8007dda <HAL_TIM_IC_ConfigChannel+0x336>
  }
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 8007d5c:	68fb      	ldr	r3, [r7, #12]
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	4a24      	ldr	r2, [pc, #144]	; (8007df4 <HAL_TIM_IC_ConfigChannel+0x350>)
 8007d62:	4293      	cmp	r3, r2
 8007d64:	d01d      	beq.n	8007da2 <HAL_TIM_IC_ConfigChannel+0x2fe>
 8007d66:	68fb      	ldr	r3, [r7, #12]
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007d6e:	d018      	beq.n	8007da2 <HAL_TIM_IC_ConfigChannel+0x2fe>
 8007d70:	68fb      	ldr	r3, [r7, #12]
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	4a20      	ldr	r2, [pc, #128]	; (8007df8 <HAL_TIM_IC_ConfigChannel+0x354>)
 8007d76:	4293      	cmp	r3, r2
 8007d78:	d013      	beq.n	8007da2 <HAL_TIM_IC_ConfigChannel+0x2fe>
 8007d7a:	68fb      	ldr	r3, [r7, #12]
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	4a1f      	ldr	r2, [pc, #124]	; (8007dfc <HAL_TIM_IC_ConfigChannel+0x358>)
 8007d80:	4293      	cmp	r3, r2
 8007d82:	d00e      	beq.n	8007da2 <HAL_TIM_IC_ConfigChannel+0x2fe>
 8007d84:	68fb      	ldr	r3, [r7, #12]
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	4a1d      	ldr	r2, [pc, #116]	; (8007e00 <HAL_TIM_IC_ConfigChannel+0x35c>)
 8007d8a:	4293      	cmp	r3, r2
 8007d8c:	d009      	beq.n	8007da2 <HAL_TIM_IC_ConfigChannel+0x2fe>
 8007d8e:	68fb      	ldr	r3, [r7, #12]
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	4a1c      	ldr	r2, [pc, #112]	; (8007e04 <HAL_TIM_IC_ConfigChannel+0x360>)
 8007d94:	4293      	cmp	r3, r2
 8007d96:	d004      	beq.n	8007da2 <HAL_TIM_IC_ConfigChannel+0x2fe>
 8007d98:	f640 51c5 	movw	r1, #3525	; 0xdc5
 8007d9c:	481a      	ldr	r0, [pc, #104]	; (8007e08 <HAL_TIM_IC_ConfigChannel+0x364>)
 8007d9e:	f7fa fd36 	bl	800280e <assert_failed>

    TIM_TI4_SetConfig(htim->Instance,
 8007da2:	68fb      	ldr	r3, [r7, #12]
 8007da4:	6818      	ldr	r0, [r3, #0]
 8007da6:	68bb      	ldr	r3, [r7, #8]
 8007da8:	6819      	ldr	r1, [r3, #0]
 8007daa:	68bb      	ldr	r3, [r7, #8]
 8007dac:	685a      	ldr	r2, [r3, #4]
 8007dae:	68bb      	ldr	r3, [r7, #8]
 8007db0:	68db      	ldr	r3, [r3, #12]
 8007db2:	f001 f9a9 	bl	8009108 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8007db6:	68fb      	ldr	r3, [r7, #12]
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	69da      	ldr	r2, [r3, #28]
 8007dbc:	68fb      	ldr	r3, [r7, #12]
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8007dc4:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8007dc6:	68fb      	ldr	r3, [r7, #12]
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	69d9      	ldr	r1, [r3, #28]
 8007dcc:	68bb      	ldr	r3, [r7, #8]
 8007dce:	689b      	ldr	r3, [r3, #8]
 8007dd0:	021a      	lsls	r2, r3, #8
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	430a      	orrs	r2, r1
 8007dd8:	61da      	str	r2, [r3, #28]
  }

  htim->State = HAL_TIM_STATE_READY;
 8007dda:	68fb      	ldr	r3, [r7, #12]
 8007ddc:	2201      	movs	r2, #1
 8007dde:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007de2:	68fb      	ldr	r3, [r7, #12]
 8007de4:	2200      	movs	r2, #0
 8007de6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007dea:	2300      	movs	r3, #0
}
 8007dec:	4618      	mov	r0, r3
 8007dee:	3710      	adds	r7, #16
 8007df0:	46bd      	mov	sp, r7
 8007df2:	bd80      	pop	{r7, pc}
 8007df4:	40010000 	.word	0x40010000
 8007df8:	40000400 	.word	0x40000400
 8007dfc:	40000800 	.word	0x40000800
 8007e00:	40000c00 	.word	0x40000c00
 8007e04:	40010400 	.word	0x40010400
 8007e08:	0800a218 	.word	0x0800a218

08007e0c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007e0c:	b580      	push	{r7, lr}
 8007e0e:	b084      	sub	sp, #16
 8007e10:	af00      	add	r7, sp, #0
 8007e12:	60f8      	str	r0, [r7, #12]
 8007e14:	60b9      	str	r1, [r7, #8]
 8007e16:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_CHANNELS(Channel));
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	2b00      	cmp	r3, #0
 8007e1c:	d010      	beq.n	8007e40 <HAL_TIM_PWM_ConfigChannel+0x34>
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	2b04      	cmp	r3, #4
 8007e22:	d00d      	beq.n	8007e40 <HAL_TIM_PWM_ConfigChannel+0x34>
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	2b08      	cmp	r3, #8
 8007e28:	d00a      	beq.n	8007e40 <HAL_TIM_PWM_ConfigChannel+0x34>
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	2b0c      	cmp	r3, #12
 8007e2e:	d007      	beq.n	8007e40 <HAL_TIM_PWM_ConfigChannel+0x34>
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	2b3c      	cmp	r3, #60	; 0x3c
 8007e34:	d004      	beq.n	8007e40 <HAL_TIM_PWM_ConfigChannel+0x34>
 8007e36:	f640 51ec 	movw	r1, #3564	; 0xdec
 8007e3a:	4885      	ldr	r0, [pc, #532]	; (8008050 <HAL_TIM_PWM_ConfigChannel+0x244>)
 8007e3c:	f7fa fce7 	bl	800280e <assert_failed>
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
 8007e40:	68bb      	ldr	r3, [r7, #8]
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	2b60      	cmp	r3, #96	; 0x60
 8007e46:	d008      	beq.n	8007e5a <HAL_TIM_PWM_ConfigChannel+0x4e>
 8007e48:	68bb      	ldr	r3, [r7, #8]
 8007e4a:	681b      	ldr	r3, [r3, #0]
 8007e4c:	2b70      	cmp	r3, #112	; 0x70
 8007e4e:	d004      	beq.n	8007e5a <HAL_TIM_PWM_ConfigChannel+0x4e>
 8007e50:	f640 51ed 	movw	r1, #3565	; 0xded
 8007e54:	487e      	ldr	r0, [pc, #504]	; (8008050 <HAL_TIM_PWM_ConfigChannel+0x244>)
 8007e56:	f7fa fcda 	bl	800280e <assert_failed>
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
 8007e5a:	68bb      	ldr	r3, [r7, #8]
 8007e5c:	689b      	ldr	r3, [r3, #8]
 8007e5e:	2b00      	cmp	r3, #0
 8007e60:	d008      	beq.n	8007e74 <HAL_TIM_PWM_ConfigChannel+0x68>
 8007e62:	68bb      	ldr	r3, [r7, #8]
 8007e64:	689b      	ldr	r3, [r3, #8]
 8007e66:	2b02      	cmp	r3, #2
 8007e68:	d004      	beq.n	8007e74 <HAL_TIM_PWM_ConfigChannel+0x68>
 8007e6a:	f640 51ee 	movw	r1, #3566	; 0xdee
 8007e6e:	4878      	ldr	r0, [pc, #480]	; (8008050 <HAL_TIM_PWM_ConfigChannel+0x244>)
 8007e70:	f7fa fccd 	bl	800280e <assert_failed>
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));
 8007e74:	68bb      	ldr	r3, [r7, #8]
 8007e76:	691b      	ldr	r3, [r3, #16]
 8007e78:	2b00      	cmp	r3, #0
 8007e7a:	d008      	beq.n	8007e8e <HAL_TIM_PWM_ConfigChannel+0x82>
 8007e7c:	68bb      	ldr	r3, [r7, #8]
 8007e7e:	691b      	ldr	r3, [r3, #16]
 8007e80:	2b04      	cmp	r3, #4
 8007e82:	d004      	beq.n	8007e8e <HAL_TIM_PWM_ConfigChannel+0x82>
 8007e84:	f640 51ef 	movw	r1, #3567	; 0xdef
 8007e88:	4871      	ldr	r0, [pc, #452]	; (8008050 <HAL_TIM_PWM_ConfigChannel+0x244>)
 8007e8a:	f7fa fcc0 	bl	800280e <assert_failed>

  /* Process Locked */
  __HAL_LOCK(htim);
 8007e8e:	68fb      	ldr	r3, [r7, #12]
 8007e90:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007e94:	2b01      	cmp	r3, #1
 8007e96:	d101      	bne.n	8007e9c <HAL_TIM_PWM_ConfigChannel+0x90>
 8007e98:	2302      	movs	r3, #2
 8007e9a:	e182      	b.n	80081a2 <HAL_TIM_PWM_ConfigChannel+0x396>
 8007e9c:	68fb      	ldr	r3, [r7, #12]
 8007e9e:	2201      	movs	r2, #1
 8007ea0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007ea4:	68fb      	ldr	r3, [r7, #12]
 8007ea6:	2202      	movs	r2, #2
 8007ea8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	2b0c      	cmp	r3, #12
 8007eb0:	f200 816d 	bhi.w	800818e <HAL_TIM_PWM_ConfigChannel+0x382>
 8007eb4:	a201      	add	r2, pc, #4	; (adr r2, 8007ebc <HAL_TIM_PWM_ConfigChannel+0xb0>)
 8007eb6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007eba:	bf00      	nop
 8007ebc:	08007ef1 	.word	0x08007ef1
 8007ec0:	0800818f 	.word	0x0800818f
 8007ec4:	0800818f 	.word	0x0800818f
 8007ec8:	0800818f 	.word	0x0800818f
 8007ecc:	08007fb3 	.word	0x08007fb3
 8007ed0:	0800818f 	.word	0x0800818f
 8007ed4:	0800818f 	.word	0x0800818f
 8007ed8:	0800818f 	.word	0x0800818f
 8007edc:	08008081 	.word	0x08008081
 8007ee0:	0800818f 	.word	0x0800818f
 8007ee4:	0800818f 	.word	0x0800818f
 8007ee8:	0800818f 	.word	0x0800818f
 8007eec:	08008107 	.word	0x08008107
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	4a57      	ldr	r2, [pc, #348]	; (8008054 <HAL_TIM_PWM_ConfigChannel+0x248>)
 8007ef6:	4293      	cmp	r3, r2
 8007ef8:	d03b      	beq.n	8007f72 <HAL_TIM_PWM_ConfigChannel+0x166>
 8007efa:	68fb      	ldr	r3, [r7, #12]
 8007efc:	681b      	ldr	r3, [r3, #0]
 8007efe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007f02:	d036      	beq.n	8007f72 <HAL_TIM_PWM_ConfigChannel+0x166>
 8007f04:	68fb      	ldr	r3, [r7, #12]
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	4a53      	ldr	r2, [pc, #332]	; (8008058 <HAL_TIM_PWM_ConfigChannel+0x24c>)
 8007f0a:	4293      	cmp	r3, r2
 8007f0c:	d031      	beq.n	8007f72 <HAL_TIM_PWM_ConfigChannel+0x166>
 8007f0e:	68fb      	ldr	r3, [r7, #12]
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	4a52      	ldr	r2, [pc, #328]	; (800805c <HAL_TIM_PWM_ConfigChannel+0x250>)
 8007f14:	4293      	cmp	r3, r2
 8007f16:	d02c      	beq.n	8007f72 <HAL_TIM_PWM_ConfigChannel+0x166>
 8007f18:	68fb      	ldr	r3, [r7, #12]
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	4a50      	ldr	r2, [pc, #320]	; (8008060 <HAL_TIM_PWM_ConfigChannel+0x254>)
 8007f1e:	4293      	cmp	r3, r2
 8007f20:	d027      	beq.n	8007f72 <HAL_TIM_PWM_ConfigChannel+0x166>
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	681b      	ldr	r3, [r3, #0]
 8007f26:	4a4f      	ldr	r2, [pc, #316]	; (8008064 <HAL_TIM_PWM_ConfigChannel+0x258>)
 8007f28:	4293      	cmp	r3, r2
 8007f2a:	d022      	beq.n	8007f72 <HAL_TIM_PWM_ConfigChannel+0x166>
 8007f2c:	68fb      	ldr	r3, [r7, #12]
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	4a4d      	ldr	r2, [pc, #308]	; (8008068 <HAL_TIM_PWM_ConfigChannel+0x25c>)
 8007f32:	4293      	cmp	r3, r2
 8007f34:	d01d      	beq.n	8007f72 <HAL_TIM_PWM_ConfigChannel+0x166>
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	4a4c      	ldr	r2, [pc, #304]	; (800806c <HAL_TIM_PWM_ConfigChannel+0x260>)
 8007f3c:	4293      	cmp	r3, r2
 8007f3e:	d018      	beq.n	8007f72 <HAL_TIM_PWM_ConfigChannel+0x166>
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	4a4a      	ldr	r2, [pc, #296]	; (8008070 <HAL_TIM_PWM_ConfigChannel+0x264>)
 8007f46:	4293      	cmp	r3, r2
 8007f48:	d013      	beq.n	8007f72 <HAL_TIM_PWM_ConfigChannel+0x166>
 8007f4a:	68fb      	ldr	r3, [r7, #12]
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	4a49      	ldr	r2, [pc, #292]	; (8008074 <HAL_TIM_PWM_ConfigChannel+0x268>)
 8007f50:	4293      	cmp	r3, r2
 8007f52:	d00e      	beq.n	8007f72 <HAL_TIM_PWM_ConfigChannel+0x166>
 8007f54:	68fb      	ldr	r3, [r7, #12]
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	4a47      	ldr	r2, [pc, #284]	; (8008078 <HAL_TIM_PWM_ConfigChannel+0x26c>)
 8007f5a:	4293      	cmp	r3, r2
 8007f5c:	d009      	beq.n	8007f72 <HAL_TIM_PWM_ConfigChannel+0x166>
 8007f5e:	68fb      	ldr	r3, [r7, #12]
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	4a46      	ldr	r2, [pc, #280]	; (800807c <HAL_TIM_PWM_ConfigChannel+0x270>)
 8007f64:	4293      	cmp	r3, r2
 8007f66:	d004      	beq.n	8007f72 <HAL_TIM_PWM_ConfigChannel+0x166>
 8007f68:	f640 51fb 	movw	r1, #3579	; 0xdfb
 8007f6c:	4838      	ldr	r0, [pc, #224]	; (8008050 <HAL_TIM_PWM_ConfigChannel+0x244>)
 8007f6e:	f7fa fc4e 	bl	800280e <assert_failed>

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007f72:	68fb      	ldr	r3, [r7, #12]
 8007f74:	681b      	ldr	r3, [r3, #0]
 8007f76:	68b9      	ldr	r1, [r7, #8]
 8007f78:	4618      	mov	r0, r3
 8007f7a:	f000 fd3f 	bl	80089fc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007f7e:	68fb      	ldr	r3, [r7, #12]
 8007f80:	681b      	ldr	r3, [r3, #0]
 8007f82:	699a      	ldr	r2, [r3, #24]
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	f042 0208 	orr.w	r2, r2, #8
 8007f8c:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007f8e:	68fb      	ldr	r3, [r7, #12]
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	699a      	ldr	r2, [r3, #24]
 8007f94:	68fb      	ldr	r3, [r7, #12]
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	f022 0204 	bic.w	r2, r2, #4
 8007f9c:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007f9e:	68fb      	ldr	r3, [r7, #12]
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	6999      	ldr	r1, [r3, #24]
 8007fa4:	68bb      	ldr	r3, [r7, #8]
 8007fa6:	691a      	ldr	r2, [r3, #16]
 8007fa8:	68fb      	ldr	r3, [r7, #12]
 8007faa:	681b      	ldr	r3, [r3, #0]
 8007fac:	430a      	orrs	r2, r1
 8007fae:	619a      	str	r2, [r3, #24]
      break;
 8007fb0:	e0ee      	b.n	8008190 <HAL_TIM_PWM_ConfigChannel+0x384>
    }

    case TIM_CHANNEL_2:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 8007fb2:	68fb      	ldr	r3, [r7, #12]
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	4a27      	ldr	r2, [pc, #156]	; (8008054 <HAL_TIM_PWM_ConfigChannel+0x248>)
 8007fb8:	4293      	cmp	r3, r2
 8007fba:	d027      	beq.n	800800c <HAL_TIM_PWM_ConfigChannel+0x200>
 8007fbc:	68fb      	ldr	r3, [r7, #12]
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007fc4:	d022      	beq.n	800800c <HAL_TIM_PWM_ConfigChannel+0x200>
 8007fc6:	68fb      	ldr	r3, [r7, #12]
 8007fc8:	681b      	ldr	r3, [r3, #0]
 8007fca:	4a23      	ldr	r2, [pc, #140]	; (8008058 <HAL_TIM_PWM_ConfigChannel+0x24c>)
 8007fcc:	4293      	cmp	r3, r2
 8007fce:	d01d      	beq.n	800800c <HAL_TIM_PWM_ConfigChannel+0x200>
 8007fd0:	68fb      	ldr	r3, [r7, #12]
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	4a21      	ldr	r2, [pc, #132]	; (800805c <HAL_TIM_PWM_ConfigChannel+0x250>)
 8007fd6:	4293      	cmp	r3, r2
 8007fd8:	d018      	beq.n	800800c <HAL_TIM_PWM_ConfigChannel+0x200>
 8007fda:	68fb      	ldr	r3, [r7, #12]
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	4a20      	ldr	r2, [pc, #128]	; (8008060 <HAL_TIM_PWM_ConfigChannel+0x254>)
 8007fe0:	4293      	cmp	r3, r2
 8007fe2:	d013      	beq.n	800800c <HAL_TIM_PWM_ConfigChannel+0x200>
 8007fe4:	68fb      	ldr	r3, [r7, #12]
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	4a1e      	ldr	r2, [pc, #120]	; (8008064 <HAL_TIM_PWM_ConfigChannel+0x258>)
 8007fea:	4293      	cmp	r3, r2
 8007fec:	d00e      	beq.n	800800c <HAL_TIM_PWM_ConfigChannel+0x200>
 8007fee:	68fb      	ldr	r3, [r7, #12]
 8007ff0:	681b      	ldr	r3, [r3, #0]
 8007ff2:	4a1d      	ldr	r2, [pc, #116]	; (8008068 <HAL_TIM_PWM_ConfigChannel+0x25c>)
 8007ff4:	4293      	cmp	r3, r2
 8007ff6:	d009      	beq.n	800800c <HAL_TIM_PWM_ConfigChannel+0x200>
 8007ff8:	68fb      	ldr	r3, [r7, #12]
 8007ffa:	681b      	ldr	r3, [r3, #0]
 8007ffc:	4a1d      	ldr	r2, [pc, #116]	; (8008074 <HAL_TIM_PWM_ConfigChannel+0x268>)
 8007ffe:	4293      	cmp	r3, r2
 8008000:	d004      	beq.n	800800c <HAL_TIM_PWM_ConfigChannel+0x200>
 8008002:	f640 610c 	movw	r1, #3596	; 0xe0c
 8008006:	4812      	ldr	r0, [pc, #72]	; (8008050 <HAL_TIM_PWM_ConfigChannel+0x244>)
 8008008:	f7fa fc01 	bl	800280e <assert_failed>

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800800c:	68fb      	ldr	r3, [r7, #12]
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	68b9      	ldr	r1, [r7, #8]
 8008012:	4618      	mov	r0, r3
 8008014:	f000 fd8c 	bl	8008b30 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008018:	68fb      	ldr	r3, [r7, #12]
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	699a      	ldr	r2, [r3, #24]
 800801e:	68fb      	ldr	r3, [r7, #12]
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008026:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	699a      	ldr	r2, [r3, #24]
 800802e:	68fb      	ldr	r3, [r7, #12]
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008036:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008038:	68fb      	ldr	r3, [r7, #12]
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	6999      	ldr	r1, [r3, #24]
 800803e:	68bb      	ldr	r3, [r7, #8]
 8008040:	691b      	ldr	r3, [r3, #16]
 8008042:	021a      	lsls	r2, r3, #8
 8008044:	68fb      	ldr	r3, [r7, #12]
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	430a      	orrs	r2, r1
 800804a:	619a      	str	r2, [r3, #24]
      break;
 800804c:	e0a0      	b.n	8008190 <HAL_TIM_PWM_ConfigChannel+0x384>
 800804e:	bf00      	nop
 8008050:	0800a218 	.word	0x0800a218
 8008054:	40010000 	.word	0x40010000
 8008058:	40000400 	.word	0x40000400
 800805c:	40000800 	.word	0x40000800
 8008060:	40000c00 	.word	0x40000c00
 8008064:	40010400 	.word	0x40010400
 8008068:	40014000 	.word	0x40014000
 800806c:	40014400 	.word	0x40014400
 8008070:	40014800 	.word	0x40014800
 8008074:	40001800 	.word	0x40001800
 8008078:	40001c00 	.word	0x40001c00
 800807c:	40002000 	.word	0x40002000
    }

    case TIM_CHANNEL_3:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 8008080:	68fb      	ldr	r3, [r7, #12]
 8008082:	681b      	ldr	r3, [r3, #0]
 8008084:	4a49      	ldr	r2, [pc, #292]	; (80081ac <HAL_TIM_PWM_ConfigChannel+0x3a0>)
 8008086:	4293      	cmp	r3, r2
 8008088:	d01d      	beq.n	80080c6 <HAL_TIM_PWM_ConfigChannel+0x2ba>
 800808a:	68fb      	ldr	r3, [r7, #12]
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008092:	d018      	beq.n	80080c6 <HAL_TIM_PWM_ConfigChannel+0x2ba>
 8008094:	68fb      	ldr	r3, [r7, #12]
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	4a45      	ldr	r2, [pc, #276]	; (80081b0 <HAL_TIM_PWM_ConfigChannel+0x3a4>)
 800809a:	4293      	cmp	r3, r2
 800809c:	d013      	beq.n	80080c6 <HAL_TIM_PWM_ConfigChannel+0x2ba>
 800809e:	68fb      	ldr	r3, [r7, #12]
 80080a0:	681b      	ldr	r3, [r3, #0]
 80080a2:	4a44      	ldr	r2, [pc, #272]	; (80081b4 <HAL_TIM_PWM_ConfigChannel+0x3a8>)
 80080a4:	4293      	cmp	r3, r2
 80080a6:	d00e      	beq.n	80080c6 <HAL_TIM_PWM_ConfigChannel+0x2ba>
 80080a8:	68fb      	ldr	r3, [r7, #12]
 80080aa:	681b      	ldr	r3, [r3, #0]
 80080ac:	4a42      	ldr	r2, [pc, #264]	; (80081b8 <HAL_TIM_PWM_ConfigChannel+0x3ac>)
 80080ae:	4293      	cmp	r3, r2
 80080b0:	d009      	beq.n	80080c6 <HAL_TIM_PWM_ConfigChannel+0x2ba>
 80080b2:	68fb      	ldr	r3, [r7, #12]
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	4a41      	ldr	r2, [pc, #260]	; (80081bc <HAL_TIM_PWM_ConfigChannel+0x3b0>)
 80080b8:	4293      	cmp	r3, r2
 80080ba:	d004      	beq.n	80080c6 <HAL_TIM_PWM_ConfigChannel+0x2ba>
 80080bc:	f640 611d 	movw	r1, #3613	; 0xe1d
 80080c0:	483f      	ldr	r0, [pc, #252]	; (80081c0 <HAL_TIM_PWM_ConfigChannel+0x3b4>)
 80080c2:	f7fa fba4 	bl	800280e <assert_failed>

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80080c6:	68fb      	ldr	r3, [r7, #12]
 80080c8:	681b      	ldr	r3, [r3, #0]
 80080ca:	68b9      	ldr	r1, [r7, #8]
 80080cc:	4618      	mov	r0, r3
 80080ce:	f000 fdcd 	bl	8008c6c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80080d2:	68fb      	ldr	r3, [r7, #12]
 80080d4:	681b      	ldr	r3, [r3, #0]
 80080d6:	69da      	ldr	r2, [r3, #28]
 80080d8:	68fb      	ldr	r3, [r7, #12]
 80080da:	681b      	ldr	r3, [r3, #0]
 80080dc:	f042 0208 	orr.w	r2, r2, #8
 80080e0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80080e2:	68fb      	ldr	r3, [r7, #12]
 80080e4:	681b      	ldr	r3, [r3, #0]
 80080e6:	69da      	ldr	r2, [r3, #28]
 80080e8:	68fb      	ldr	r3, [r7, #12]
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	f022 0204 	bic.w	r2, r2, #4
 80080f0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80080f2:	68fb      	ldr	r3, [r7, #12]
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	69d9      	ldr	r1, [r3, #28]
 80080f8:	68bb      	ldr	r3, [r7, #8]
 80080fa:	691a      	ldr	r2, [r3, #16]
 80080fc:	68fb      	ldr	r3, [r7, #12]
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	430a      	orrs	r2, r1
 8008102:	61da      	str	r2, [r3, #28]
      break;
 8008104:	e044      	b.n	8008190 <HAL_TIM_PWM_ConfigChannel+0x384>
    }

    case TIM_CHANNEL_4:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 8008106:	68fb      	ldr	r3, [r7, #12]
 8008108:	681b      	ldr	r3, [r3, #0]
 800810a:	4a28      	ldr	r2, [pc, #160]	; (80081ac <HAL_TIM_PWM_ConfigChannel+0x3a0>)
 800810c:	4293      	cmp	r3, r2
 800810e:	d01d      	beq.n	800814c <HAL_TIM_PWM_ConfigChannel+0x340>
 8008110:	68fb      	ldr	r3, [r7, #12]
 8008112:	681b      	ldr	r3, [r3, #0]
 8008114:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008118:	d018      	beq.n	800814c <HAL_TIM_PWM_ConfigChannel+0x340>
 800811a:	68fb      	ldr	r3, [r7, #12]
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	4a24      	ldr	r2, [pc, #144]	; (80081b0 <HAL_TIM_PWM_ConfigChannel+0x3a4>)
 8008120:	4293      	cmp	r3, r2
 8008122:	d013      	beq.n	800814c <HAL_TIM_PWM_ConfigChannel+0x340>
 8008124:	68fb      	ldr	r3, [r7, #12]
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	4a22      	ldr	r2, [pc, #136]	; (80081b4 <HAL_TIM_PWM_ConfigChannel+0x3a8>)
 800812a:	4293      	cmp	r3, r2
 800812c:	d00e      	beq.n	800814c <HAL_TIM_PWM_ConfigChannel+0x340>
 800812e:	68fb      	ldr	r3, [r7, #12]
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	4a21      	ldr	r2, [pc, #132]	; (80081b8 <HAL_TIM_PWM_ConfigChannel+0x3ac>)
 8008134:	4293      	cmp	r3, r2
 8008136:	d009      	beq.n	800814c <HAL_TIM_PWM_ConfigChannel+0x340>
 8008138:	68fb      	ldr	r3, [r7, #12]
 800813a:	681b      	ldr	r3, [r3, #0]
 800813c:	4a1f      	ldr	r2, [pc, #124]	; (80081bc <HAL_TIM_PWM_ConfigChannel+0x3b0>)
 800813e:	4293      	cmp	r3, r2
 8008140:	d004      	beq.n	800814c <HAL_TIM_PWM_ConfigChannel+0x340>
 8008142:	f640 612e 	movw	r1, #3630	; 0xe2e
 8008146:	481e      	ldr	r0, [pc, #120]	; (80081c0 <HAL_TIM_PWM_ConfigChannel+0x3b4>)
 8008148:	f7fa fb61 	bl	800280e <assert_failed>

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800814c:	68fb      	ldr	r3, [r7, #12]
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	68b9      	ldr	r1, [r7, #8]
 8008152:	4618      	mov	r0, r3
 8008154:	f000 fe28 	bl	8008da8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	69da      	ldr	r2, [r3, #28]
 800815e:	68fb      	ldr	r3, [r7, #12]
 8008160:	681b      	ldr	r3, [r3, #0]
 8008162:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008166:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008168:	68fb      	ldr	r3, [r7, #12]
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	69da      	ldr	r2, [r3, #28]
 800816e:	68fb      	ldr	r3, [r7, #12]
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008176:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008178:	68fb      	ldr	r3, [r7, #12]
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	69d9      	ldr	r1, [r3, #28]
 800817e:	68bb      	ldr	r3, [r7, #8]
 8008180:	691b      	ldr	r3, [r3, #16]
 8008182:	021a      	lsls	r2, r3, #8
 8008184:	68fb      	ldr	r3, [r7, #12]
 8008186:	681b      	ldr	r3, [r3, #0]
 8008188:	430a      	orrs	r2, r1
 800818a:	61da      	str	r2, [r3, #28]
      break;
 800818c:	e000      	b.n	8008190 <HAL_TIM_PWM_ConfigChannel+0x384>
    }

    default:
      break;
 800818e:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8008190:	68fb      	ldr	r3, [r7, #12]
 8008192:	2201      	movs	r2, #1
 8008194:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008198:	68fb      	ldr	r3, [r7, #12]
 800819a:	2200      	movs	r2, #0
 800819c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80081a0:	2300      	movs	r3, #0
}
 80081a2:	4618      	mov	r0, r3
 80081a4:	3710      	adds	r7, #16
 80081a6:	46bd      	mov	sp, r7
 80081a8:	bd80      	pop	{r7, pc}
 80081aa:	bf00      	nop
 80081ac:	40010000 	.word	0x40010000
 80081b0:	40000400 	.word	0x40000400
 80081b4:	40000800 	.word	0x40000800
 80081b8:	40000c00 	.word	0x40000c00
 80081bc:	40010400 	.word	0x40010400
 80081c0:	0800a218 	.word	0x0800a218

080081c4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80081c4:	b580      	push	{r7, lr}
 80081c6:	b084      	sub	sp, #16
 80081c8:	af00      	add	r7, sp, #0
 80081ca:	6078      	str	r0, [r7, #4]
 80081cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80081d4:	2b01      	cmp	r3, #1
 80081d6:	d101      	bne.n	80081dc <HAL_TIM_ConfigClockSource+0x18>
 80081d8:	2302      	movs	r3, #2
 80081da:	e35b      	b.n	8008894 <HAL_TIM_ConfigClockSource+0x6d0>
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	2201      	movs	r2, #1
 80081e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	2202      	movs	r2, #2
 80081e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
 80081ec:	683b      	ldr	r3, [r7, #0]
 80081ee:	681b      	ldr	r3, [r3, #0]
 80081f0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80081f4:	d029      	beq.n	800824a <HAL_TIM_ConfigClockSource+0x86>
 80081f6:	683b      	ldr	r3, [r7, #0]
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80081fe:	d024      	beq.n	800824a <HAL_TIM_ConfigClockSource+0x86>
 8008200:	683b      	ldr	r3, [r7, #0]
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	2b00      	cmp	r3, #0
 8008206:	d020      	beq.n	800824a <HAL_TIM_ConfigClockSource+0x86>
 8008208:	683b      	ldr	r3, [r7, #0]
 800820a:	681b      	ldr	r3, [r3, #0]
 800820c:	2b10      	cmp	r3, #16
 800820e:	d01c      	beq.n	800824a <HAL_TIM_ConfigClockSource+0x86>
 8008210:	683b      	ldr	r3, [r7, #0]
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	2b20      	cmp	r3, #32
 8008216:	d018      	beq.n	800824a <HAL_TIM_ConfigClockSource+0x86>
 8008218:	683b      	ldr	r3, [r7, #0]
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	2b30      	cmp	r3, #48	; 0x30
 800821e:	d014      	beq.n	800824a <HAL_TIM_ConfigClockSource+0x86>
 8008220:	683b      	ldr	r3, [r7, #0]
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	2b40      	cmp	r3, #64	; 0x40
 8008226:	d010      	beq.n	800824a <HAL_TIM_ConfigClockSource+0x86>
 8008228:	683b      	ldr	r3, [r7, #0]
 800822a:	681b      	ldr	r3, [r3, #0]
 800822c:	2b50      	cmp	r3, #80	; 0x50
 800822e:	d00c      	beq.n	800824a <HAL_TIM_ConfigClockSource+0x86>
 8008230:	683b      	ldr	r3, [r7, #0]
 8008232:	681b      	ldr	r3, [r3, #0]
 8008234:	2b60      	cmp	r3, #96	; 0x60
 8008236:	d008      	beq.n	800824a <HAL_TIM_ConfigClockSource+0x86>
 8008238:	683b      	ldr	r3, [r7, #0]
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	2b70      	cmp	r3, #112	; 0x70
 800823e:	d004      	beq.n	800824a <HAL_TIM_ConfigClockSource+0x86>
 8008240:	f241 118b 	movw	r1, #4491	; 0x118b
 8008244:	4893      	ldr	r0, [pc, #588]	; (8008494 <HAL_TIM_ConfigClockSource+0x2d0>)
 8008246:	f7fa fae2 	bl	800280e <assert_failed>

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	681b      	ldr	r3, [r3, #0]
 800824e:	689b      	ldr	r3, [r3, #8]
 8008250:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008252:	68fb      	ldr	r3, [r7, #12]
 8008254:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8008258:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800825a:	68fb      	ldr	r3, [r7, #12]
 800825c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008260:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	68fa      	ldr	r2, [r7, #12]
 8008268:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800826a:	683b      	ldr	r3, [r7, #0]
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008272:	f000 812b 	beq.w	80084cc <HAL_TIM_ConfigClockSource+0x308>
 8008276:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800827a:	f200 82ff 	bhi.w	800887c <HAL_TIM_ConfigClockSource+0x6b8>
 800827e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008282:	d02e      	beq.n	80082e2 <HAL_TIM_ConfigClockSource+0x11e>
 8008284:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008288:	f200 82f8 	bhi.w	800887c <HAL_TIM_ConfigClockSource+0x6b8>
 800828c:	2b70      	cmp	r3, #112	; 0x70
 800828e:	f000 8082 	beq.w	8008396 <HAL_TIM_ConfigClockSource+0x1d2>
 8008292:	2b70      	cmp	r3, #112	; 0x70
 8008294:	f200 82f2 	bhi.w	800887c <HAL_TIM_ConfigClockSource+0x6b8>
 8008298:	2b60      	cmp	r3, #96	; 0x60
 800829a:	f000 81e8 	beq.w	800866e <HAL_TIM_ConfigClockSource+0x4aa>
 800829e:	2b60      	cmp	r3, #96	; 0x60
 80082a0:	f200 82ec 	bhi.w	800887c <HAL_TIM_ConfigClockSource+0x6b8>
 80082a4:	2b50      	cmp	r3, #80	; 0x50
 80082a6:	f000 8182 	beq.w	80085ae <HAL_TIM_ConfigClockSource+0x3ea>
 80082aa:	2b50      	cmp	r3, #80	; 0x50
 80082ac:	f200 82e6 	bhi.w	800887c <HAL_TIM_ConfigClockSource+0x6b8>
 80082b0:	2b40      	cmp	r3, #64	; 0x40
 80082b2:	f000 824d 	beq.w	8008750 <HAL_TIM_ConfigClockSource+0x58c>
 80082b6:	2b40      	cmp	r3, #64	; 0x40
 80082b8:	f200 82e0 	bhi.w	800887c <HAL_TIM_ConfigClockSource+0x6b8>
 80082bc:	2b30      	cmp	r3, #48	; 0x30
 80082be:	f000 82a7 	beq.w	8008810 <HAL_TIM_ConfigClockSource+0x64c>
 80082c2:	2b30      	cmp	r3, #48	; 0x30
 80082c4:	f200 82da 	bhi.w	800887c <HAL_TIM_ConfigClockSource+0x6b8>
 80082c8:	2b20      	cmp	r3, #32
 80082ca:	f000 82a1 	beq.w	8008810 <HAL_TIM_ConfigClockSource+0x64c>
 80082ce:	2b20      	cmp	r3, #32
 80082d0:	f200 82d4 	bhi.w	800887c <HAL_TIM_ConfigClockSource+0x6b8>
 80082d4:	2b00      	cmp	r3, #0
 80082d6:	f000 829b 	beq.w	8008810 <HAL_TIM_ConfigClockSource+0x64c>
 80082da:	2b10      	cmp	r3, #16
 80082dc:	f000 8298 	beq.w	8008810 <HAL_TIM_ConfigClockSource+0x64c>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 80082e0:	e2cc      	b.n	800887c <HAL_TIM_ConfigClockSource+0x6b8>
      assert_param(IS_TIM_INSTANCE(htim->Instance));
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	4a6c      	ldr	r2, [pc, #432]	; (8008498 <HAL_TIM_ConfigClockSource+0x2d4>)
 80082e8:	4293      	cmp	r3, r2
 80082ea:	f000 82c9 	beq.w	8008880 <HAL_TIM_ConfigClockSource+0x6bc>
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80082f6:	f000 82c3 	beq.w	8008880 <HAL_TIM_ConfigClockSource+0x6bc>
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	4a67      	ldr	r2, [pc, #412]	; (800849c <HAL_TIM_ConfigClockSource+0x2d8>)
 8008300:	4293      	cmp	r3, r2
 8008302:	f000 82bd 	beq.w	8008880 <HAL_TIM_ConfigClockSource+0x6bc>
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	681b      	ldr	r3, [r3, #0]
 800830a:	4a65      	ldr	r2, [pc, #404]	; (80084a0 <HAL_TIM_ConfigClockSource+0x2dc>)
 800830c:	4293      	cmp	r3, r2
 800830e:	f000 82b7 	beq.w	8008880 <HAL_TIM_ConfigClockSource+0x6bc>
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	4a63      	ldr	r2, [pc, #396]	; (80084a4 <HAL_TIM_ConfigClockSource+0x2e0>)
 8008318:	4293      	cmp	r3, r2
 800831a:	f000 82b1 	beq.w	8008880 <HAL_TIM_ConfigClockSource+0x6bc>
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	4a61      	ldr	r2, [pc, #388]	; (80084a8 <HAL_TIM_ConfigClockSource+0x2e4>)
 8008324:	4293      	cmp	r3, r2
 8008326:	f000 82ab 	beq.w	8008880 <HAL_TIM_ConfigClockSource+0x6bc>
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	4a5f      	ldr	r2, [pc, #380]	; (80084ac <HAL_TIM_ConfigClockSource+0x2e8>)
 8008330:	4293      	cmp	r3, r2
 8008332:	f000 82a5 	beq.w	8008880 <HAL_TIM_ConfigClockSource+0x6bc>
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	4a5d      	ldr	r2, [pc, #372]	; (80084b0 <HAL_TIM_ConfigClockSource+0x2ec>)
 800833c:	4293      	cmp	r3, r2
 800833e:	f000 829f 	beq.w	8008880 <HAL_TIM_ConfigClockSource+0x6bc>
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	681b      	ldr	r3, [r3, #0]
 8008346:	4a5b      	ldr	r2, [pc, #364]	; (80084b4 <HAL_TIM_ConfigClockSource+0x2f0>)
 8008348:	4293      	cmp	r3, r2
 800834a:	f000 8299 	beq.w	8008880 <HAL_TIM_ConfigClockSource+0x6bc>
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	4a59      	ldr	r2, [pc, #356]	; (80084b8 <HAL_TIM_ConfigClockSource+0x2f4>)
 8008354:	4293      	cmp	r3, r2
 8008356:	f000 8293 	beq.w	8008880 <HAL_TIM_ConfigClockSource+0x6bc>
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	4a57      	ldr	r2, [pc, #348]	; (80084bc <HAL_TIM_ConfigClockSource+0x2f8>)
 8008360:	4293      	cmp	r3, r2
 8008362:	f000 828d 	beq.w	8008880 <HAL_TIM_ConfigClockSource+0x6bc>
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	681b      	ldr	r3, [r3, #0]
 800836a:	4a55      	ldr	r2, [pc, #340]	; (80084c0 <HAL_TIM_ConfigClockSource+0x2fc>)
 800836c:	4293      	cmp	r3, r2
 800836e:	f000 8287 	beq.w	8008880 <HAL_TIM_ConfigClockSource+0x6bc>
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	681b      	ldr	r3, [r3, #0]
 8008376:	4a53      	ldr	r2, [pc, #332]	; (80084c4 <HAL_TIM_ConfigClockSource+0x300>)
 8008378:	4293      	cmp	r3, r2
 800837a:	f000 8281 	beq.w	8008880 <HAL_TIM_ConfigClockSource+0x6bc>
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	4a51      	ldr	r2, [pc, #324]	; (80084c8 <HAL_TIM_ConfigClockSource+0x304>)
 8008384:	4293      	cmp	r3, r2
 8008386:	f000 827b 	beq.w	8008880 <HAL_TIM_ConfigClockSource+0x6bc>
 800838a:	f241 1197 	movw	r1, #4503	; 0x1197
 800838e:	4841      	ldr	r0, [pc, #260]	; (8008494 <HAL_TIM_ConfigClockSource+0x2d0>)
 8008390:	f7fa fa3d 	bl	800280e <assert_failed>
      break;
 8008394:	e274      	b.n	8008880 <HAL_TIM_ConfigClockSource+0x6bc>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	4a3f      	ldr	r2, [pc, #252]	; (8008498 <HAL_TIM_ConfigClockSource+0x2d4>)
 800839c:	4293      	cmp	r3, r2
 800839e:	d027      	beq.n	80083f0 <HAL_TIM_ConfigClockSource+0x22c>
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	681b      	ldr	r3, [r3, #0]
 80083a4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80083a8:	d022      	beq.n	80083f0 <HAL_TIM_ConfigClockSource+0x22c>
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	681b      	ldr	r3, [r3, #0]
 80083ae:	4a3b      	ldr	r2, [pc, #236]	; (800849c <HAL_TIM_ConfigClockSource+0x2d8>)
 80083b0:	4293      	cmp	r3, r2
 80083b2:	d01d      	beq.n	80083f0 <HAL_TIM_ConfigClockSource+0x22c>
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	681b      	ldr	r3, [r3, #0]
 80083b8:	4a39      	ldr	r2, [pc, #228]	; (80084a0 <HAL_TIM_ConfigClockSource+0x2dc>)
 80083ba:	4293      	cmp	r3, r2
 80083bc:	d018      	beq.n	80083f0 <HAL_TIM_ConfigClockSource+0x22c>
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	4a38      	ldr	r2, [pc, #224]	; (80084a4 <HAL_TIM_ConfigClockSource+0x2e0>)
 80083c4:	4293      	cmp	r3, r2
 80083c6:	d013      	beq.n	80083f0 <HAL_TIM_ConfigClockSource+0x22c>
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	4a38      	ldr	r2, [pc, #224]	; (80084b0 <HAL_TIM_ConfigClockSource+0x2ec>)
 80083ce:	4293      	cmp	r3, r2
 80083d0:	d00e      	beq.n	80083f0 <HAL_TIM_ConfigClockSource+0x22c>
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	681b      	ldr	r3, [r3, #0]
 80083d6:	4a37      	ldr	r2, [pc, #220]	; (80084b4 <HAL_TIM_ConfigClockSource+0x2f0>)
 80083d8:	4293      	cmp	r3, r2
 80083da:	d009      	beq.n	80083f0 <HAL_TIM_ConfigClockSource+0x22c>
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	681b      	ldr	r3, [r3, #0]
 80083e0:	4a37      	ldr	r2, [pc, #220]	; (80084c0 <HAL_TIM_ConfigClockSource+0x2fc>)
 80083e2:	4293      	cmp	r3, r2
 80083e4:	d004      	beq.n	80083f0 <HAL_TIM_ConfigClockSource+0x22c>
 80083e6:	f241 119e 	movw	r1, #4510	; 0x119e
 80083ea:	482a      	ldr	r0, [pc, #168]	; (8008494 <HAL_TIM_ConfigClockSource+0x2d0>)
 80083ec:	f7fa fa0f 	bl	800280e <assert_failed>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 80083f0:	683b      	ldr	r3, [r7, #0]
 80083f2:	689b      	ldr	r3, [r3, #8]
 80083f4:	2b00      	cmp	r3, #0
 80083f6:	d013      	beq.n	8008420 <HAL_TIM_ConfigClockSource+0x25c>
 80083f8:	683b      	ldr	r3, [r7, #0]
 80083fa:	689b      	ldr	r3, [r3, #8]
 80083fc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008400:	d00e      	beq.n	8008420 <HAL_TIM_ConfigClockSource+0x25c>
 8008402:	683b      	ldr	r3, [r7, #0]
 8008404:	689b      	ldr	r3, [r3, #8]
 8008406:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800840a:	d009      	beq.n	8008420 <HAL_TIM_ConfigClockSource+0x25c>
 800840c:	683b      	ldr	r3, [r7, #0]
 800840e:	689b      	ldr	r3, [r3, #8]
 8008410:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8008414:	d004      	beq.n	8008420 <HAL_TIM_ConfigClockSource+0x25c>
 8008416:	f241 11a1 	movw	r1, #4513	; 0x11a1
 800841a:	481e      	ldr	r0, [pc, #120]	; (8008494 <HAL_TIM_ConfigClockSource+0x2d0>)
 800841c:	f7fa f9f7 	bl	800280e <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8008420:	683b      	ldr	r3, [r7, #0]
 8008422:	685b      	ldr	r3, [r3, #4]
 8008424:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008428:	d014      	beq.n	8008454 <HAL_TIM_ConfigClockSource+0x290>
 800842a:	683b      	ldr	r3, [r7, #0]
 800842c:	685b      	ldr	r3, [r3, #4]
 800842e:	2b00      	cmp	r3, #0
 8008430:	d010      	beq.n	8008454 <HAL_TIM_ConfigClockSource+0x290>
 8008432:	683b      	ldr	r3, [r7, #0]
 8008434:	685b      	ldr	r3, [r3, #4]
 8008436:	2b00      	cmp	r3, #0
 8008438:	d00c      	beq.n	8008454 <HAL_TIM_ConfigClockSource+0x290>
 800843a:	683b      	ldr	r3, [r7, #0]
 800843c:	685b      	ldr	r3, [r3, #4]
 800843e:	2b02      	cmp	r3, #2
 8008440:	d008      	beq.n	8008454 <HAL_TIM_ConfigClockSource+0x290>
 8008442:	683b      	ldr	r3, [r7, #0]
 8008444:	685b      	ldr	r3, [r3, #4]
 8008446:	2b0a      	cmp	r3, #10
 8008448:	d004      	beq.n	8008454 <HAL_TIM_ConfigClockSource+0x290>
 800844a:	f241 11a2 	movw	r1, #4514	; 0x11a2
 800844e:	4811      	ldr	r0, [pc, #68]	; (8008494 <HAL_TIM_ConfigClockSource+0x2d0>)
 8008450:	f7fa f9dd 	bl	800280e <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8008454:	683b      	ldr	r3, [r7, #0]
 8008456:	68db      	ldr	r3, [r3, #12]
 8008458:	2b0f      	cmp	r3, #15
 800845a:	d904      	bls.n	8008466 <HAL_TIM_ConfigClockSource+0x2a2>
 800845c:	f241 11a3 	movw	r1, #4515	; 0x11a3
 8008460:	480c      	ldr	r0, [pc, #48]	; (8008494 <HAL_TIM_ConfigClockSource+0x2d0>)
 8008462:	f7fa f9d4 	bl	800280e <assert_failed>
      TIM_ETR_SetConfig(htim->Instance,
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	6818      	ldr	r0, [r3, #0]
 800846a:	683b      	ldr	r3, [r7, #0]
 800846c:	6899      	ldr	r1, [r3, #8]
 800846e:	683b      	ldr	r3, [r7, #0]
 8008470:	685a      	ldr	r2, [r3, #4]
 8008472:	683b      	ldr	r3, [r7, #0]
 8008474:	68db      	ldr	r3, [r3, #12]
 8008476:	f000 fe9f 	bl	80091b8 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	689b      	ldr	r3, [r3, #8]
 8008480:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008482:	68fb      	ldr	r3, [r7, #12]
 8008484:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8008488:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	681b      	ldr	r3, [r3, #0]
 800848e:	68fa      	ldr	r2, [r7, #12]
 8008490:	609a      	str	r2, [r3, #8]
      break;
 8008492:	e1f6      	b.n	8008882 <HAL_TIM_ConfigClockSource+0x6be>
 8008494:	0800a218 	.word	0x0800a218
 8008498:	40010000 	.word	0x40010000
 800849c:	40000400 	.word	0x40000400
 80084a0:	40000800 	.word	0x40000800
 80084a4:	40000c00 	.word	0x40000c00
 80084a8:	40001000 	.word	0x40001000
 80084ac:	40001400 	.word	0x40001400
 80084b0:	40010400 	.word	0x40010400
 80084b4:	40014000 	.word	0x40014000
 80084b8:	40014400 	.word	0x40014400
 80084bc:	40014800 	.word	0x40014800
 80084c0:	40001800 	.word	0x40001800
 80084c4:	40001c00 	.word	0x40001c00
 80084c8:	40002000 	.word	0x40002000
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(htim->Instance));
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	4a97      	ldr	r2, [pc, #604]	; (8008730 <HAL_TIM_ConfigClockSource+0x56c>)
 80084d2:	4293      	cmp	r3, r2
 80084d4:	d01d      	beq.n	8008512 <HAL_TIM_ConfigClockSource+0x34e>
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	681b      	ldr	r3, [r3, #0]
 80084da:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80084de:	d018      	beq.n	8008512 <HAL_TIM_ConfigClockSource+0x34e>
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	4a93      	ldr	r2, [pc, #588]	; (8008734 <HAL_TIM_ConfigClockSource+0x570>)
 80084e6:	4293      	cmp	r3, r2
 80084e8:	d013      	beq.n	8008512 <HAL_TIM_ConfigClockSource+0x34e>
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	681b      	ldr	r3, [r3, #0]
 80084ee:	4a92      	ldr	r2, [pc, #584]	; (8008738 <HAL_TIM_ConfigClockSource+0x574>)
 80084f0:	4293      	cmp	r3, r2
 80084f2:	d00e      	beq.n	8008512 <HAL_TIM_ConfigClockSource+0x34e>
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	4a90      	ldr	r2, [pc, #576]	; (800873c <HAL_TIM_ConfigClockSource+0x578>)
 80084fa:	4293      	cmp	r3, r2
 80084fc:	d009      	beq.n	8008512 <HAL_TIM_ConfigClockSource+0x34e>
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	4a8f      	ldr	r2, [pc, #572]	; (8008740 <HAL_TIM_ConfigClockSource+0x57c>)
 8008504:	4293      	cmp	r3, r2
 8008506:	d004      	beq.n	8008512 <HAL_TIM_ConfigClockSource+0x34e>
 8008508:	f241 11b6 	movw	r1, #4534	; 0x11b6
 800850c:	488d      	ldr	r0, [pc, #564]	; (8008744 <HAL_TIM_ConfigClockSource+0x580>)
 800850e:	f7fa f97e 	bl	800280e <assert_failed>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 8008512:	683b      	ldr	r3, [r7, #0]
 8008514:	689b      	ldr	r3, [r3, #8]
 8008516:	2b00      	cmp	r3, #0
 8008518:	d013      	beq.n	8008542 <HAL_TIM_ConfigClockSource+0x37e>
 800851a:	683b      	ldr	r3, [r7, #0]
 800851c:	689b      	ldr	r3, [r3, #8]
 800851e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008522:	d00e      	beq.n	8008542 <HAL_TIM_ConfigClockSource+0x37e>
 8008524:	683b      	ldr	r3, [r7, #0]
 8008526:	689b      	ldr	r3, [r3, #8]
 8008528:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800852c:	d009      	beq.n	8008542 <HAL_TIM_ConfigClockSource+0x37e>
 800852e:	683b      	ldr	r3, [r7, #0]
 8008530:	689b      	ldr	r3, [r3, #8]
 8008532:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8008536:	d004      	beq.n	8008542 <HAL_TIM_ConfigClockSource+0x37e>
 8008538:	f241 11b9 	movw	r1, #4537	; 0x11b9
 800853c:	4881      	ldr	r0, [pc, #516]	; (8008744 <HAL_TIM_ConfigClockSource+0x580>)
 800853e:	f7fa f966 	bl	800280e <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8008542:	683b      	ldr	r3, [r7, #0]
 8008544:	685b      	ldr	r3, [r3, #4]
 8008546:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800854a:	d014      	beq.n	8008576 <HAL_TIM_ConfigClockSource+0x3b2>
 800854c:	683b      	ldr	r3, [r7, #0]
 800854e:	685b      	ldr	r3, [r3, #4]
 8008550:	2b00      	cmp	r3, #0
 8008552:	d010      	beq.n	8008576 <HAL_TIM_ConfigClockSource+0x3b2>
 8008554:	683b      	ldr	r3, [r7, #0]
 8008556:	685b      	ldr	r3, [r3, #4]
 8008558:	2b00      	cmp	r3, #0
 800855a:	d00c      	beq.n	8008576 <HAL_TIM_ConfigClockSource+0x3b2>
 800855c:	683b      	ldr	r3, [r7, #0]
 800855e:	685b      	ldr	r3, [r3, #4]
 8008560:	2b02      	cmp	r3, #2
 8008562:	d008      	beq.n	8008576 <HAL_TIM_ConfigClockSource+0x3b2>
 8008564:	683b      	ldr	r3, [r7, #0]
 8008566:	685b      	ldr	r3, [r3, #4]
 8008568:	2b0a      	cmp	r3, #10
 800856a:	d004      	beq.n	8008576 <HAL_TIM_ConfigClockSource+0x3b2>
 800856c:	f241 11ba 	movw	r1, #4538	; 0x11ba
 8008570:	4874      	ldr	r0, [pc, #464]	; (8008744 <HAL_TIM_ConfigClockSource+0x580>)
 8008572:	f7fa f94c 	bl	800280e <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8008576:	683b      	ldr	r3, [r7, #0]
 8008578:	68db      	ldr	r3, [r3, #12]
 800857a:	2b0f      	cmp	r3, #15
 800857c:	d904      	bls.n	8008588 <HAL_TIM_ConfigClockSource+0x3c4>
 800857e:	f241 11bb 	movw	r1, #4539	; 0x11bb
 8008582:	4870      	ldr	r0, [pc, #448]	; (8008744 <HAL_TIM_ConfigClockSource+0x580>)
 8008584:	f7fa f943 	bl	800280e <assert_failed>
      TIM_ETR_SetConfig(htim->Instance,
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	6818      	ldr	r0, [r3, #0]
 800858c:	683b      	ldr	r3, [r7, #0]
 800858e:	6899      	ldr	r1, [r3, #8]
 8008590:	683b      	ldr	r3, [r7, #0]
 8008592:	685a      	ldr	r2, [r3, #4]
 8008594:	683b      	ldr	r3, [r7, #0]
 8008596:	68db      	ldr	r3, [r3, #12]
 8008598:	f000 fe0e 	bl	80091b8 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	689a      	ldr	r2, [r3, #8]
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	681b      	ldr	r3, [r3, #0]
 80085a6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80085aa:	609a      	str	r2, [r3, #8]
      break;
 80085ac:	e169      	b.n	8008882 <HAL_TIM_ConfigClockSource+0x6be>
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	681b      	ldr	r3, [r3, #0]
 80085b2:	4a5f      	ldr	r2, [pc, #380]	; (8008730 <HAL_TIM_ConfigClockSource+0x56c>)
 80085b4:	4293      	cmp	r3, r2
 80085b6:	d027      	beq.n	8008608 <HAL_TIM_ConfigClockSource+0x444>
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80085c0:	d022      	beq.n	8008608 <HAL_TIM_ConfigClockSource+0x444>
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	681b      	ldr	r3, [r3, #0]
 80085c6:	4a5b      	ldr	r2, [pc, #364]	; (8008734 <HAL_TIM_ConfigClockSource+0x570>)
 80085c8:	4293      	cmp	r3, r2
 80085ca:	d01d      	beq.n	8008608 <HAL_TIM_ConfigClockSource+0x444>
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	681b      	ldr	r3, [r3, #0]
 80085d0:	4a59      	ldr	r2, [pc, #356]	; (8008738 <HAL_TIM_ConfigClockSource+0x574>)
 80085d2:	4293      	cmp	r3, r2
 80085d4:	d018      	beq.n	8008608 <HAL_TIM_ConfigClockSource+0x444>
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	681b      	ldr	r3, [r3, #0]
 80085da:	4a58      	ldr	r2, [pc, #352]	; (800873c <HAL_TIM_ConfigClockSource+0x578>)
 80085dc:	4293      	cmp	r3, r2
 80085de:	d013      	beq.n	8008608 <HAL_TIM_ConfigClockSource+0x444>
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	681b      	ldr	r3, [r3, #0]
 80085e4:	4a56      	ldr	r2, [pc, #344]	; (8008740 <HAL_TIM_ConfigClockSource+0x57c>)
 80085e6:	4293      	cmp	r3, r2
 80085e8:	d00e      	beq.n	8008608 <HAL_TIM_ConfigClockSource+0x444>
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	681b      	ldr	r3, [r3, #0]
 80085ee:	4a56      	ldr	r2, [pc, #344]	; (8008748 <HAL_TIM_ConfigClockSource+0x584>)
 80085f0:	4293      	cmp	r3, r2
 80085f2:	d009      	beq.n	8008608 <HAL_TIM_ConfigClockSource+0x444>
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	681b      	ldr	r3, [r3, #0]
 80085f8:	4a54      	ldr	r2, [pc, #336]	; (800874c <HAL_TIM_ConfigClockSource+0x588>)
 80085fa:	4293      	cmp	r3, r2
 80085fc:	d004      	beq.n	8008608 <HAL_TIM_ConfigClockSource+0x444>
 80085fe:	f241 11ca 	movw	r1, #4554	; 0x11ca
 8008602:	4850      	ldr	r0, [pc, #320]	; (8008744 <HAL_TIM_ConfigClockSource+0x580>)
 8008604:	f7fa f903 	bl	800280e <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8008608:	683b      	ldr	r3, [r7, #0]
 800860a:	685b      	ldr	r3, [r3, #4]
 800860c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008610:	d014      	beq.n	800863c <HAL_TIM_ConfigClockSource+0x478>
 8008612:	683b      	ldr	r3, [r7, #0]
 8008614:	685b      	ldr	r3, [r3, #4]
 8008616:	2b00      	cmp	r3, #0
 8008618:	d010      	beq.n	800863c <HAL_TIM_ConfigClockSource+0x478>
 800861a:	683b      	ldr	r3, [r7, #0]
 800861c:	685b      	ldr	r3, [r3, #4]
 800861e:	2b00      	cmp	r3, #0
 8008620:	d00c      	beq.n	800863c <HAL_TIM_ConfigClockSource+0x478>
 8008622:	683b      	ldr	r3, [r7, #0]
 8008624:	685b      	ldr	r3, [r3, #4]
 8008626:	2b02      	cmp	r3, #2
 8008628:	d008      	beq.n	800863c <HAL_TIM_ConfigClockSource+0x478>
 800862a:	683b      	ldr	r3, [r7, #0]
 800862c:	685b      	ldr	r3, [r3, #4]
 800862e:	2b0a      	cmp	r3, #10
 8008630:	d004      	beq.n	800863c <HAL_TIM_ConfigClockSource+0x478>
 8008632:	f241 11cd 	movw	r1, #4557	; 0x11cd
 8008636:	4843      	ldr	r0, [pc, #268]	; (8008744 <HAL_TIM_ConfigClockSource+0x580>)
 8008638:	f7fa f8e9 	bl	800280e <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800863c:	683b      	ldr	r3, [r7, #0]
 800863e:	68db      	ldr	r3, [r3, #12]
 8008640:	2b0f      	cmp	r3, #15
 8008642:	d904      	bls.n	800864e <HAL_TIM_ConfigClockSource+0x48a>
 8008644:	f241 11ce 	movw	r1, #4558	; 0x11ce
 8008648:	483e      	ldr	r0, [pc, #248]	; (8008744 <HAL_TIM_ConfigClockSource+0x580>)
 800864a:	f7fa f8e0 	bl	800280e <assert_failed>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	6818      	ldr	r0, [r3, #0]
 8008652:	683b      	ldr	r3, [r7, #0]
 8008654:	6859      	ldr	r1, [r3, #4]
 8008656:	683b      	ldr	r3, [r7, #0]
 8008658:	68db      	ldr	r3, [r3, #12]
 800865a:	461a      	mov	r2, r3
 800865c:	f000 fc7c 	bl	8008f58 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	681b      	ldr	r3, [r3, #0]
 8008664:	2150      	movs	r1, #80	; 0x50
 8008666:	4618      	mov	r0, r3
 8008668:	f000 fd8b 	bl	8009182 <TIM_ITRx_SetConfig>
      break;
 800866c:	e109      	b.n	8008882 <HAL_TIM_ConfigClockSource+0x6be>
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	4a2f      	ldr	r2, [pc, #188]	; (8008730 <HAL_TIM_ConfigClockSource+0x56c>)
 8008674:	4293      	cmp	r3, r2
 8008676:	d027      	beq.n	80086c8 <HAL_TIM_ConfigClockSource+0x504>
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	681b      	ldr	r3, [r3, #0]
 800867c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008680:	d022      	beq.n	80086c8 <HAL_TIM_ConfigClockSource+0x504>
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	4a2b      	ldr	r2, [pc, #172]	; (8008734 <HAL_TIM_ConfigClockSource+0x570>)
 8008688:	4293      	cmp	r3, r2
 800868a:	d01d      	beq.n	80086c8 <HAL_TIM_ConfigClockSource+0x504>
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	4a29      	ldr	r2, [pc, #164]	; (8008738 <HAL_TIM_ConfigClockSource+0x574>)
 8008692:	4293      	cmp	r3, r2
 8008694:	d018      	beq.n	80086c8 <HAL_TIM_ConfigClockSource+0x504>
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	681b      	ldr	r3, [r3, #0]
 800869a:	4a28      	ldr	r2, [pc, #160]	; (800873c <HAL_TIM_ConfigClockSource+0x578>)
 800869c:	4293      	cmp	r3, r2
 800869e:	d013      	beq.n	80086c8 <HAL_TIM_ConfigClockSource+0x504>
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	4a26      	ldr	r2, [pc, #152]	; (8008740 <HAL_TIM_ConfigClockSource+0x57c>)
 80086a6:	4293      	cmp	r3, r2
 80086a8:	d00e      	beq.n	80086c8 <HAL_TIM_ConfigClockSource+0x504>
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	681b      	ldr	r3, [r3, #0]
 80086ae:	4a26      	ldr	r2, [pc, #152]	; (8008748 <HAL_TIM_ConfigClockSource+0x584>)
 80086b0:	4293      	cmp	r3, r2
 80086b2:	d009      	beq.n	80086c8 <HAL_TIM_ConfigClockSource+0x504>
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	4a24      	ldr	r2, [pc, #144]	; (800874c <HAL_TIM_ConfigClockSource+0x588>)
 80086ba:	4293      	cmp	r3, r2
 80086bc:	d004      	beq.n	80086c8 <HAL_TIM_ConfigClockSource+0x504>
 80086be:	f241 11da 	movw	r1, #4570	; 0x11da
 80086c2:	4820      	ldr	r0, [pc, #128]	; (8008744 <HAL_TIM_ConfigClockSource+0x580>)
 80086c4:	f7fa f8a3 	bl	800280e <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 80086c8:	683b      	ldr	r3, [r7, #0]
 80086ca:	685b      	ldr	r3, [r3, #4]
 80086cc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80086d0:	d014      	beq.n	80086fc <HAL_TIM_ConfigClockSource+0x538>
 80086d2:	683b      	ldr	r3, [r7, #0]
 80086d4:	685b      	ldr	r3, [r3, #4]
 80086d6:	2b00      	cmp	r3, #0
 80086d8:	d010      	beq.n	80086fc <HAL_TIM_ConfigClockSource+0x538>
 80086da:	683b      	ldr	r3, [r7, #0]
 80086dc:	685b      	ldr	r3, [r3, #4]
 80086de:	2b00      	cmp	r3, #0
 80086e0:	d00c      	beq.n	80086fc <HAL_TIM_ConfigClockSource+0x538>
 80086e2:	683b      	ldr	r3, [r7, #0]
 80086e4:	685b      	ldr	r3, [r3, #4]
 80086e6:	2b02      	cmp	r3, #2
 80086e8:	d008      	beq.n	80086fc <HAL_TIM_ConfigClockSource+0x538>
 80086ea:	683b      	ldr	r3, [r7, #0]
 80086ec:	685b      	ldr	r3, [r3, #4]
 80086ee:	2b0a      	cmp	r3, #10
 80086f0:	d004      	beq.n	80086fc <HAL_TIM_ConfigClockSource+0x538>
 80086f2:	f241 11dd 	movw	r1, #4573	; 0x11dd
 80086f6:	4813      	ldr	r0, [pc, #76]	; (8008744 <HAL_TIM_ConfigClockSource+0x580>)
 80086f8:	f7fa f889 	bl	800280e <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 80086fc:	683b      	ldr	r3, [r7, #0]
 80086fe:	68db      	ldr	r3, [r3, #12]
 8008700:	2b0f      	cmp	r3, #15
 8008702:	d904      	bls.n	800870e <HAL_TIM_ConfigClockSource+0x54a>
 8008704:	f241 11de 	movw	r1, #4574	; 0x11de
 8008708:	480e      	ldr	r0, [pc, #56]	; (8008744 <HAL_TIM_ConfigClockSource+0x580>)
 800870a:	f7fa f880 	bl	800280e <assert_failed>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	6818      	ldr	r0, [r3, #0]
 8008712:	683b      	ldr	r3, [r7, #0]
 8008714:	6859      	ldr	r1, [r3, #4]
 8008716:	683b      	ldr	r3, [r7, #0]
 8008718:	68db      	ldr	r3, [r3, #12]
 800871a:	461a      	mov	r2, r3
 800871c:	f000 fc88 	bl	8009030 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	681b      	ldr	r3, [r3, #0]
 8008724:	2160      	movs	r1, #96	; 0x60
 8008726:	4618      	mov	r0, r3
 8008728:	f000 fd2b 	bl	8009182 <TIM_ITRx_SetConfig>
      break;
 800872c:	e0a9      	b.n	8008882 <HAL_TIM_ConfigClockSource+0x6be>
 800872e:	bf00      	nop
 8008730:	40010000 	.word	0x40010000
 8008734:	40000400 	.word	0x40000400
 8008738:	40000800 	.word	0x40000800
 800873c:	40000c00 	.word	0x40000c00
 8008740:	40010400 	.word	0x40010400
 8008744:	0800a218 	.word	0x0800a218
 8008748:	40014000 	.word	0x40014000
 800874c:	40001800 	.word	0x40001800
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	681b      	ldr	r3, [r3, #0]
 8008754:	4a51      	ldr	r2, [pc, #324]	; (800889c <HAL_TIM_ConfigClockSource+0x6d8>)
 8008756:	4293      	cmp	r3, r2
 8008758:	d027      	beq.n	80087aa <HAL_TIM_ConfigClockSource+0x5e6>
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	681b      	ldr	r3, [r3, #0]
 800875e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008762:	d022      	beq.n	80087aa <HAL_TIM_ConfigClockSource+0x5e6>
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	681b      	ldr	r3, [r3, #0]
 8008768:	4a4d      	ldr	r2, [pc, #308]	; (80088a0 <HAL_TIM_ConfigClockSource+0x6dc>)
 800876a:	4293      	cmp	r3, r2
 800876c:	d01d      	beq.n	80087aa <HAL_TIM_ConfigClockSource+0x5e6>
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	4a4c      	ldr	r2, [pc, #304]	; (80088a4 <HAL_TIM_ConfigClockSource+0x6e0>)
 8008774:	4293      	cmp	r3, r2
 8008776:	d018      	beq.n	80087aa <HAL_TIM_ConfigClockSource+0x5e6>
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	681b      	ldr	r3, [r3, #0]
 800877c:	4a4a      	ldr	r2, [pc, #296]	; (80088a8 <HAL_TIM_ConfigClockSource+0x6e4>)
 800877e:	4293      	cmp	r3, r2
 8008780:	d013      	beq.n	80087aa <HAL_TIM_ConfigClockSource+0x5e6>
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	681b      	ldr	r3, [r3, #0]
 8008786:	4a49      	ldr	r2, [pc, #292]	; (80088ac <HAL_TIM_ConfigClockSource+0x6e8>)
 8008788:	4293      	cmp	r3, r2
 800878a:	d00e      	beq.n	80087aa <HAL_TIM_ConfigClockSource+0x5e6>
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	681b      	ldr	r3, [r3, #0]
 8008790:	4a47      	ldr	r2, [pc, #284]	; (80088b0 <HAL_TIM_ConfigClockSource+0x6ec>)
 8008792:	4293      	cmp	r3, r2
 8008794:	d009      	beq.n	80087aa <HAL_TIM_ConfigClockSource+0x5e6>
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	681b      	ldr	r3, [r3, #0]
 800879a:	4a46      	ldr	r2, [pc, #280]	; (80088b4 <HAL_TIM_ConfigClockSource+0x6f0>)
 800879c:	4293      	cmp	r3, r2
 800879e:	d004      	beq.n	80087aa <HAL_TIM_ConfigClockSource+0x5e6>
 80087a0:	f241 11ea 	movw	r1, #4586	; 0x11ea
 80087a4:	4844      	ldr	r0, [pc, #272]	; (80088b8 <HAL_TIM_ConfigClockSource+0x6f4>)
 80087a6:	f7fa f832 	bl	800280e <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 80087aa:	683b      	ldr	r3, [r7, #0]
 80087ac:	685b      	ldr	r3, [r3, #4]
 80087ae:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80087b2:	d014      	beq.n	80087de <HAL_TIM_ConfigClockSource+0x61a>
 80087b4:	683b      	ldr	r3, [r7, #0]
 80087b6:	685b      	ldr	r3, [r3, #4]
 80087b8:	2b00      	cmp	r3, #0
 80087ba:	d010      	beq.n	80087de <HAL_TIM_ConfigClockSource+0x61a>
 80087bc:	683b      	ldr	r3, [r7, #0]
 80087be:	685b      	ldr	r3, [r3, #4]
 80087c0:	2b00      	cmp	r3, #0
 80087c2:	d00c      	beq.n	80087de <HAL_TIM_ConfigClockSource+0x61a>
 80087c4:	683b      	ldr	r3, [r7, #0]
 80087c6:	685b      	ldr	r3, [r3, #4]
 80087c8:	2b02      	cmp	r3, #2
 80087ca:	d008      	beq.n	80087de <HAL_TIM_ConfigClockSource+0x61a>
 80087cc:	683b      	ldr	r3, [r7, #0]
 80087ce:	685b      	ldr	r3, [r3, #4]
 80087d0:	2b0a      	cmp	r3, #10
 80087d2:	d004      	beq.n	80087de <HAL_TIM_ConfigClockSource+0x61a>
 80087d4:	f241 11ed 	movw	r1, #4589	; 0x11ed
 80087d8:	4837      	ldr	r0, [pc, #220]	; (80088b8 <HAL_TIM_ConfigClockSource+0x6f4>)
 80087da:	f7fa f818 	bl	800280e <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 80087de:	683b      	ldr	r3, [r7, #0]
 80087e0:	68db      	ldr	r3, [r3, #12]
 80087e2:	2b0f      	cmp	r3, #15
 80087e4:	d904      	bls.n	80087f0 <HAL_TIM_ConfigClockSource+0x62c>
 80087e6:	f241 11ee 	movw	r1, #4590	; 0x11ee
 80087ea:	4833      	ldr	r0, [pc, #204]	; (80088b8 <HAL_TIM_ConfigClockSource+0x6f4>)
 80087ec:	f7fa f80f 	bl	800280e <assert_failed>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	6818      	ldr	r0, [r3, #0]
 80087f4:	683b      	ldr	r3, [r7, #0]
 80087f6:	6859      	ldr	r1, [r3, #4]
 80087f8:	683b      	ldr	r3, [r7, #0]
 80087fa:	68db      	ldr	r3, [r3, #12]
 80087fc:	461a      	mov	r2, r3
 80087fe:	f000 fbab 	bl	8008f58 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	2140      	movs	r1, #64	; 0x40
 8008808:	4618      	mov	r0, r3
 800880a:	f000 fcba 	bl	8009182 <TIM_ITRx_SetConfig>
      break;
 800880e:	e038      	b.n	8008882 <HAL_TIM_ConfigClockSource+0x6be>
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	681b      	ldr	r3, [r3, #0]
 8008814:	4a21      	ldr	r2, [pc, #132]	; (800889c <HAL_TIM_ConfigClockSource+0x6d8>)
 8008816:	4293      	cmp	r3, r2
 8008818:	d027      	beq.n	800886a <HAL_TIM_ConfigClockSource+0x6a6>
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008822:	d022      	beq.n	800886a <HAL_TIM_ConfigClockSource+0x6a6>
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	681b      	ldr	r3, [r3, #0]
 8008828:	4a1d      	ldr	r2, [pc, #116]	; (80088a0 <HAL_TIM_ConfigClockSource+0x6dc>)
 800882a:	4293      	cmp	r3, r2
 800882c:	d01d      	beq.n	800886a <HAL_TIM_ConfigClockSource+0x6a6>
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	681b      	ldr	r3, [r3, #0]
 8008832:	4a1c      	ldr	r2, [pc, #112]	; (80088a4 <HAL_TIM_ConfigClockSource+0x6e0>)
 8008834:	4293      	cmp	r3, r2
 8008836:	d018      	beq.n	800886a <HAL_TIM_ConfigClockSource+0x6a6>
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	4a1a      	ldr	r2, [pc, #104]	; (80088a8 <HAL_TIM_ConfigClockSource+0x6e4>)
 800883e:	4293      	cmp	r3, r2
 8008840:	d013      	beq.n	800886a <HAL_TIM_ConfigClockSource+0x6a6>
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	681b      	ldr	r3, [r3, #0]
 8008846:	4a19      	ldr	r2, [pc, #100]	; (80088ac <HAL_TIM_ConfigClockSource+0x6e8>)
 8008848:	4293      	cmp	r3, r2
 800884a:	d00e      	beq.n	800886a <HAL_TIM_ConfigClockSource+0x6a6>
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	4a17      	ldr	r2, [pc, #92]	; (80088b0 <HAL_TIM_ConfigClockSource+0x6ec>)
 8008852:	4293      	cmp	r3, r2
 8008854:	d009      	beq.n	800886a <HAL_TIM_ConfigClockSource+0x6a6>
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	4a16      	ldr	r2, [pc, #88]	; (80088b4 <HAL_TIM_ConfigClockSource+0x6f0>)
 800885c:	4293      	cmp	r3, r2
 800885e:	d004      	beq.n	800886a <HAL_TIM_ConfigClockSource+0x6a6>
 8008860:	f241 11fd 	movw	r1, #4605	; 0x11fd
 8008864:	4814      	ldr	r0, [pc, #80]	; (80088b8 <HAL_TIM_ConfigClockSource+0x6f4>)
 8008866:	f7f9 ffd2 	bl	800280e <assert_failed>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	681a      	ldr	r2, [r3, #0]
 800886e:	683b      	ldr	r3, [r7, #0]
 8008870:	681b      	ldr	r3, [r3, #0]
 8008872:	4619      	mov	r1, r3
 8008874:	4610      	mov	r0, r2
 8008876:	f000 fc84 	bl	8009182 <TIM_ITRx_SetConfig>
      break;
 800887a:	e002      	b.n	8008882 <HAL_TIM_ConfigClockSource+0x6be>
      break;
 800887c:	bf00      	nop
 800887e:	e000      	b.n	8008882 <HAL_TIM_ConfigClockSource+0x6be>
      break;
 8008880:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	2201      	movs	r2, #1
 8008886:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	2200      	movs	r2, #0
 800888e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008892:	2300      	movs	r3, #0
}
 8008894:	4618      	mov	r0, r3
 8008896:	3710      	adds	r7, #16
 8008898:	46bd      	mov	sp, r7
 800889a:	bd80      	pop	{r7, pc}
 800889c:	40010000 	.word	0x40010000
 80088a0:	40000400 	.word	0x40000400
 80088a4:	40000800 	.word	0x40000800
 80088a8:	40000c00 	.word	0x40000c00
 80088ac:	40010400 	.word	0x40010400
 80088b0:	40014000 	.word	0x40014000
 80088b4:	40001800 	.word	0x40001800
 80088b8:	0800a218 	.word	0x0800a218

080088bc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80088bc:	b480      	push	{r7}
 80088be:	b085      	sub	sp, #20
 80088c0:	af00      	add	r7, sp, #0
 80088c2:	6078      	str	r0, [r7, #4]
 80088c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	4a40      	ldr	r2, [pc, #256]	; (80089d0 <TIM_Base_SetConfig+0x114>)
 80088d0:	4293      	cmp	r3, r2
 80088d2:	d013      	beq.n	80088fc <TIM_Base_SetConfig+0x40>
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80088da:	d00f      	beq.n	80088fc <TIM_Base_SetConfig+0x40>
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	4a3d      	ldr	r2, [pc, #244]	; (80089d4 <TIM_Base_SetConfig+0x118>)
 80088e0:	4293      	cmp	r3, r2
 80088e2:	d00b      	beq.n	80088fc <TIM_Base_SetConfig+0x40>
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	4a3c      	ldr	r2, [pc, #240]	; (80089d8 <TIM_Base_SetConfig+0x11c>)
 80088e8:	4293      	cmp	r3, r2
 80088ea:	d007      	beq.n	80088fc <TIM_Base_SetConfig+0x40>
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	4a3b      	ldr	r2, [pc, #236]	; (80089dc <TIM_Base_SetConfig+0x120>)
 80088f0:	4293      	cmp	r3, r2
 80088f2:	d003      	beq.n	80088fc <TIM_Base_SetConfig+0x40>
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	4a3a      	ldr	r2, [pc, #232]	; (80089e0 <TIM_Base_SetConfig+0x124>)
 80088f8:	4293      	cmp	r3, r2
 80088fa:	d108      	bne.n	800890e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80088fc:	68fb      	ldr	r3, [r7, #12]
 80088fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008902:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008904:	683b      	ldr	r3, [r7, #0]
 8008906:	685b      	ldr	r3, [r3, #4]
 8008908:	68fa      	ldr	r2, [r7, #12]
 800890a:	4313      	orrs	r3, r2
 800890c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	4a2f      	ldr	r2, [pc, #188]	; (80089d0 <TIM_Base_SetConfig+0x114>)
 8008912:	4293      	cmp	r3, r2
 8008914:	d02b      	beq.n	800896e <TIM_Base_SetConfig+0xb2>
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800891c:	d027      	beq.n	800896e <TIM_Base_SetConfig+0xb2>
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	4a2c      	ldr	r2, [pc, #176]	; (80089d4 <TIM_Base_SetConfig+0x118>)
 8008922:	4293      	cmp	r3, r2
 8008924:	d023      	beq.n	800896e <TIM_Base_SetConfig+0xb2>
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	4a2b      	ldr	r2, [pc, #172]	; (80089d8 <TIM_Base_SetConfig+0x11c>)
 800892a:	4293      	cmp	r3, r2
 800892c:	d01f      	beq.n	800896e <TIM_Base_SetConfig+0xb2>
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	4a2a      	ldr	r2, [pc, #168]	; (80089dc <TIM_Base_SetConfig+0x120>)
 8008932:	4293      	cmp	r3, r2
 8008934:	d01b      	beq.n	800896e <TIM_Base_SetConfig+0xb2>
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	4a29      	ldr	r2, [pc, #164]	; (80089e0 <TIM_Base_SetConfig+0x124>)
 800893a:	4293      	cmp	r3, r2
 800893c:	d017      	beq.n	800896e <TIM_Base_SetConfig+0xb2>
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	4a28      	ldr	r2, [pc, #160]	; (80089e4 <TIM_Base_SetConfig+0x128>)
 8008942:	4293      	cmp	r3, r2
 8008944:	d013      	beq.n	800896e <TIM_Base_SetConfig+0xb2>
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	4a27      	ldr	r2, [pc, #156]	; (80089e8 <TIM_Base_SetConfig+0x12c>)
 800894a:	4293      	cmp	r3, r2
 800894c:	d00f      	beq.n	800896e <TIM_Base_SetConfig+0xb2>
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	4a26      	ldr	r2, [pc, #152]	; (80089ec <TIM_Base_SetConfig+0x130>)
 8008952:	4293      	cmp	r3, r2
 8008954:	d00b      	beq.n	800896e <TIM_Base_SetConfig+0xb2>
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	4a25      	ldr	r2, [pc, #148]	; (80089f0 <TIM_Base_SetConfig+0x134>)
 800895a:	4293      	cmp	r3, r2
 800895c:	d007      	beq.n	800896e <TIM_Base_SetConfig+0xb2>
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	4a24      	ldr	r2, [pc, #144]	; (80089f4 <TIM_Base_SetConfig+0x138>)
 8008962:	4293      	cmp	r3, r2
 8008964:	d003      	beq.n	800896e <TIM_Base_SetConfig+0xb2>
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	4a23      	ldr	r2, [pc, #140]	; (80089f8 <TIM_Base_SetConfig+0x13c>)
 800896a:	4293      	cmp	r3, r2
 800896c:	d108      	bne.n	8008980 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800896e:	68fb      	ldr	r3, [r7, #12]
 8008970:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008974:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008976:	683b      	ldr	r3, [r7, #0]
 8008978:	68db      	ldr	r3, [r3, #12]
 800897a:	68fa      	ldr	r2, [r7, #12]
 800897c:	4313      	orrs	r3, r2
 800897e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008980:	68fb      	ldr	r3, [r7, #12]
 8008982:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008986:	683b      	ldr	r3, [r7, #0]
 8008988:	695b      	ldr	r3, [r3, #20]
 800898a:	4313      	orrs	r3, r2
 800898c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	68fa      	ldr	r2, [r7, #12]
 8008992:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008994:	683b      	ldr	r3, [r7, #0]
 8008996:	689a      	ldr	r2, [r3, #8]
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800899c:	683b      	ldr	r3, [r7, #0]
 800899e:	681a      	ldr	r2, [r3, #0]
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	4a0a      	ldr	r2, [pc, #40]	; (80089d0 <TIM_Base_SetConfig+0x114>)
 80089a8:	4293      	cmp	r3, r2
 80089aa:	d003      	beq.n	80089b4 <TIM_Base_SetConfig+0xf8>
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	4a0c      	ldr	r2, [pc, #48]	; (80089e0 <TIM_Base_SetConfig+0x124>)
 80089b0:	4293      	cmp	r3, r2
 80089b2:	d103      	bne.n	80089bc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80089b4:	683b      	ldr	r3, [r7, #0]
 80089b6:	691a      	ldr	r2, [r3, #16]
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	2201      	movs	r2, #1
 80089c0:	615a      	str	r2, [r3, #20]
}
 80089c2:	bf00      	nop
 80089c4:	3714      	adds	r7, #20
 80089c6:	46bd      	mov	sp, r7
 80089c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089cc:	4770      	bx	lr
 80089ce:	bf00      	nop
 80089d0:	40010000 	.word	0x40010000
 80089d4:	40000400 	.word	0x40000400
 80089d8:	40000800 	.word	0x40000800
 80089dc:	40000c00 	.word	0x40000c00
 80089e0:	40010400 	.word	0x40010400
 80089e4:	40014000 	.word	0x40014000
 80089e8:	40014400 	.word	0x40014400
 80089ec:	40014800 	.word	0x40014800
 80089f0:	40001800 	.word	0x40001800
 80089f4:	40001c00 	.word	0x40001c00
 80089f8:	40002000 	.word	0x40002000

080089fc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80089fc:	b580      	push	{r7, lr}
 80089fe:	b086      	sub	sp, #24
 8008a00:	af00      	add	r7, sp, #0
 8008a02:	6078      	str	r0, [r7, #4]
 8008a04:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	6a1b      	ldr	r3, [r3, #32]
 8008a0a:	f023 0201 	bic.w	r2, r3, #1
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	6a1b      	ldr	r3, [r3, #32]
 8008a16:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	685b      	ldr	r3, [r3, #4]
 8008a1c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	699b      	ldr	r3, [r3, #24]
 8008a22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008a24:	68fb      	ldr	r3, [r7, #12]
 8008a26:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008a2a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008a2c:	68fb      	ldr	r3, [r7, #12]
 8008a2e:	f023 0303 	bic.w	r3, r3, #3
 8008a32:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008a34:	683b      	ldr	r3, [r7, #0]
 8008a36:	681b      	ldr	r3, [r3, #0]
 8008a38:	68fa      	ldr	r2, [r7, #12]
 8008a3a:	4313      	orrs	r3, r2
 8008a3c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008a3e:	697b      	ldr	r3, [r7, #20]
 8008a40:	f023 0302 	bic.w	r3, r3, #2
 8008a44:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008a46:	683b      	ldr	r3, [r7, #0]
 8008a48:	689b      	ldr	r3, [r3, #8]
 8008a4a:	697a      	ldr	r2, [r7, #20]
 8008a4c:	4313      	orrs	r3, r2
 8008a4e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	4a34      	ldr	r2, [pc, #208]	; (8008b24 <TIM_OC1_SetConfig+0x128>)
 8008a54:	4293      	cmp	r3, r2
 8008a56:	d003      	beq.n	8008a60 <TIM_OC1_SetConfig+0x64>
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	4a33      	ldr	r2, [pc, #204]	; (8008b28 <TIM_OC1_SetConfig+0x12c>)
 8008a5c:	4293      	cmp	r3, r2
 8008a5e:	d119      	bne.n	8008a94 <TIM_OC1_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 8008a60:	683b      	ldr	r3, [r7, #0]
 8008a62:	68db      	ldr	r3, [r3, #12]
 8008a64:	2b00      	cmp	r3, #0
 8008a66:	d008      	beq.n	8008a7a <TIM_OC1_SetConfig+0x7e>
 8008a68:	683b      	ldr	r3, [r7, #0]
 8008a6a:	68db      	ldr	r3, [r3, #12]
 8008a6c:	2b08      	cmp	r3, #8
 8008a6e:	d004      	beq.n	8008a7a <TIM_OC1_SetConfig+0x7e>
 8008a70:	f241 7102 	movw	r1, #5890	; 0x1702
 8008a74:	482d      	ldr	r0, [pc, #180]	; (8008b2c <TIM_OC1_SetConfig+0x130>)
 8008a76:	f7f9 feca 	bl	800280e <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008a7a:	697b      	ldr	r3, [r7, #20]
 8008a7c:	f023 0308 	bic.w	r3, r3, #8
 8008a80:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008a82:	683b      	ldr	r3, [r7, #0]
 8008a84:	68db      	ldr	r3, [r3, #12]
 8008a86:	697a      	ldr	r2, [r7, #20]
 8008a88:	4313      	orrs	r3, r2
 8008a8a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008a8c:	697b      	ldr	r3, [r7, #20]
 8008a8e:	f023 0304 	bic.w	r3, r3, #4
 8008a92:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	4a23      	ldr	r2, [pc, #140]	; (8008b24 <TIM_OC1_SetConfig+0x128>)
 8008a98:	4293      	cmp	r3, r2
 8008a9a:	d003      	beq.n	8008aa4 <TIM_OC1_SetConfig+0xa8>
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	4a22      	ldr	r2, [pc, #136]	; (8008b28 <TIM_OC1_SetConfig+0x12c>)
 8008aa0:	4293      	cmp	r3, r2
 8008aa2:	d12d      	bne.n	8008b00 <TIM_OC1_SetConfig+0x104>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 8008aa4:	683b      	ldr	r3, [r7, #0]
 8008aa6:	699b      	ldr	r3, [r3, #24]
 8008aa8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008aac:	d008      	beq.n	8008ac0 <TIM_OC1_SetConfig+0xc4>
 8008aae:	683b      	ldr	r3, [r7, #0]
 8008ab0:	699b      	ldr	r3, [r3, #24]
 8008ab2:	2b00      	cmp	r3, #0
 8008ab4:	d004      	beq.n	8008ac0 <TIM_OC1_SetConfig+0xc4>
 8008ab6:	f241 710f 	movw	r1, #5903	; 0x170f
 8008aba:	481c      	ldr	r0, [pc, #112]	; (8008b2c <TIM_OC1_SetConfig+0x130>)
 8008abc:	f7f9 fea7 	bl	800280e <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8008ac0:	683b      	ldr	r3, [r7, #0]
 8008ac2:	695b      	ldr	r3, [r3, #20]
 8008ac4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008ac8:	d008      	beq.n	8008adc <TIM_OC1_SetConfig+0xe0>
 8008aca:	683b      	ldr	r3, [r7, #0]
 8008acc:	695b      	ldr	r3, [r3, #20]
 8008ace:	2b00      	cmp	r3, #0
 8008ad0:	d004      	beq.n	8008adc <TIM_OC1_SetConfig+0xe0>
 8008ad2:	f241 7110 	movw	r1, #5904	; 0x1710
 8008ad6:	4815      	ldr	r0, [pc, #84]	; (8008b2c <TIM_OC1_SetConfig+0x130>)
 8008ad8:	f7f9 fe99 	bl	800280e <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8008adc:	693b      	ldr	r3, [r7, #16]
 8008ade:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008ae2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008ae4:	693b      	ldr	r3, [r7, #16]
 8008ae6:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008aea:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008aec:	683b      	ldr	r3, [r7, #0]
 8008aee:	695b      	ldr	r3, [r3, #20]
 8008af0:	693a      	ldr	r2, [r7, #16]
 8008af2:	4313      	orrs	r3, r2
 8008af4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008af6:	683b      	ldr	r3, [r7, #0]
 8008af8:	699b      	ldr	r3, [r3, #24]
 8008afa:	693a      	ldr	r2, [r7, #16]
 8008afc:	4313      	orrs	r3, r2
 8008afe:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	693a      	ldr	r2, [r7, #16]
 8008b04:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	68fa      	ldr	r2, [r7, #12]
 8008b0a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008b0c:	683b      	ldr	r3, [r7, #0]
 8008b0e:	685a      	ldr	r2, [r3, #4]
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	697a      	ldr	r2, [r7, #20]
 8008b18:	621a      	str	r2, [r3, #32]
}
 8008b1a:	bf00      	nop
 8008b1c:	3718      	adds	r7, #24
 8008b1e:	46bd      	mov	sp, r7
 8008b20:	bd80      	pop	{r7, pc}
 8008b22:	bf00      	nop
 8008b24:	40010000 	.word	0x40010000
 8008b28:	40010400 	.word	0x40010400
 8008b2c:	0800a218 	.word	0x0800a218

08008b30 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008b30:	b580      	push	{r7, lr}
 8008b32:	b086      	sub	sp, #24
 8008b34:	af00      	add	r7, sp, #0
 8008b36:	6078      	str	r0, [r7, #4]
 8008b38:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	6a1b      	ldr	r3, [r3, #32]
 8008b3e:	f023 0210 	bic.w	r2, r3, #16
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	6a1b      	ldr	r3, [r3, #32]
 8008b4a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	685b      	ldr	r3, [r3, #4]
 8008b50:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	699b      	ldr	r3, [r3, #24]
 8008b56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008b58:	68fb      	ldr	r3, [r7, #12]
 8008b5a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008b5e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008b60:	68fb      	ldr	r3, [r7, #12]
 8008b62:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008b66:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008b68:	683b      	ldr	r3, [r7, #0]
 8008b6a:	681b      	ldr	r3, [r3, #0]
 8008b6c:	021b      	lsls	r3, r3, #8
 8008b6e:	68fa      	ldr	r2, [r7, #12]
 8008b70:	4313      	orrs	r3, r2
 8008b72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008b74:	697b      	ldr	r3, [r7, #20]
 8008b76:	f023 0320 	bic.w	r3, r3, #32
 8008b7a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008b7c:	683b      	ldr	r3, [r7, #0]
 8008b7e:	689b      	ldr	r3, [r3, #8]
 8008b80:	011b      	lsls	r3, r3, #4
 8008b82:	697a      	ldr	r2, [r7, #20]
 8008b84:	4313      	orrs	r3, r2
 8008b86:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	4a35      	ldr	r2, [pc, #212]	; (8008c60 <TIM_OC2_SetConfig+0x130>)
 8008b8c:	4293      	cmp	r3, r2
 8008b8e:	d003      	beq.n	8008b98 <TIM_OC2_SetConfig+0x68>
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	4a34      	ldr	r2, [pc, #208]	; (8008c64 <TIM_OC2_SetConfig+0x134>)
 8008b94:	4293      	cmp	r3, r2
 8008b96:	d11a      	bne.n	8008bce <TIM_OC2_SetConfig+0x9e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 8008b98:	683b      	ldr	r3, [r7, #0]
 8008b9a:	68db      	ldr	r3, [r3, #12]
 8008b9c:	2b00      	cmp	r3, #0
 8008b9e:	d008      	beq.n	8008bb2 <TIM_OC2_SetConfig+0x82>
 8008ba0:	683b      	ldr	r3, [r7, #0]
 8008ba2:	68db      	ldr	r3, [r3, #12]
 8008ba4:	2b08      	cmp	r3, #8
 8008ba6:	d004      	beq.n	8008bb2 <TIM_OC2_SetConfig+0x82>
 8008ba8:	f241 714d 	movw	r1, #5965	; 0x174d
 8008bac:	482e      	ldr	r0, [pc, #184]	; (8008c68 <TIM_OC2_SetConfig+0x138>)
 8008bae:	f7f9 fe2e 	bl	800280e <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008bb2:	697b      	ldr	r3, [r7, #20]
 8008bb4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008bb8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008bba:	683b      	ldr	r3, [r7, #0]
 8008bbc:	68db      	ldr	r3, [r3, #12]
 8008bbe:	011b      	lsls	r3, r3, #4
 8008bc0:	697a      	ldr	r2, [r7, #20]
 8008bc2:	4313      	orrs	r3, r2
 8008bc4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008bc6:	697b      	ldr	r3, [r7, #20]
 8008bc8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008bcc:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	4a23      	ldr	r2, [pc, #140]	; (8008c60 <TIM_OC2_SetConfig+0x130>)
 8008bd2:	4293      	cmp	r3, r2
 8008bd4:	d003      	beq.n	8008bde <TIM_OC2_SetConfig+0xae>
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	4a22      	ldr	r2, [pc, #136]	; (8008c64 <TIM_OC2_SetConfig+0x134>)
 8008bda:	4293      	cmp	r3, r2
 8008bdc:	d12f      	bne.n	8008c3e <TIM_OC2_SetConfig+0x10e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 8008bde:	683b      	ldr	r3, [r7, #0]
 8008be0:	699b      	ldr	r3, [r3, #24]
 8008be2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008be6:	d008      	beq.n	8008bfa <TIM_OC2_SetConfig+0xca>
 8008be8:	683b      	ldr	r3, [r7, #0]
 8008bea:	699b      	ldr	r3, [r3, #24]
 8008bec:	2b00      	cmp	r3, #0
 8008bee:	d004      	beq.n	8008bfa <TIM_OC2_SetConfig+0xca>
 8008bf0:	f241 715b 	movw	r1, #5979	; 0x175b
 8008bf4:	481c      	ldr	r0, [pc, #112]	; (8008c68 <TIM_OC2_SetConfig+0x138>)
 8008bf6:	f7f9 fe0a 	bl	800280e <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8008bfa:	683b      	ldr	r3, [r7, #0]
 8008bfc:	695b      	ldr	r3, [r3, #20]
 8008bfe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008c02:	d008      	beq.n	8008c16 <TIM_OC2_SetConfig+0xe6>
 8008c04:	683b      	ldr	r3, [r7, #0]
 8008c06:	695b      	ldr	r3, [r3, #20]
 8008c08:	2b00      	cmp	r3, #0
 8008c0a:	d004      	beq.n	8008c16 <TIM_OC2_SetConfig+0xe6>
 8008c0c:	f241 715c 	movw	r1, #5980	; 0x175c
 8008c10:	4815      	ldr	r0, [pc, #84]	; (8008c68 <TIM_OC2_SetConfig+0x138>)
 8008c12:	f7f9 fdfc 	bl	800280e <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008c16:	693b      	ldr	r3, [r7, #16]
 8008c18:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008c1c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008c1e:	693b      	ldr	r3, [r7, #16]
 8008c20:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008c24:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008c26:	683b      	ldr	r3, [r7, #0]
 8008c28:	695b      	ldr	r3, [r3, #20]
 8008c2a:	009b      	lsls	r3, r3, #2
 8008c2c:	693a      	ldr	r2, [r7, #16]
 8008c2e:	4313      	orrs	r3, r2
 8008c30:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008c32:	683b      	ldr	r3, [r7, #0]
 8008c34:	699b      	ldr	r3, [r3, #24]
 8008c36:	009b      	lsls	r3, r3, #2
 8008c38:	693a      	ldr	r2, [r7, #16]
 8008c3a:	4313      	orrs	r3, r2
 8008c3c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	693a      	ldr	r2, [r7, #16]
 8008c42:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	68fa      	ldr	r2, [r7, #12]
 8008c48:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008c4a:	683b      	ldr	r3, [r7, #0]
 8008c4c:	685a      	ldr	r2, [r3, #4]
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	697a      	ldr	r2, [r7, #20]
 8008c56:	621a      	str	r2, [r3, #32]
}
 8008c58:	bf00      	nop
 8008c5a:	3718      	adds	r7, #24
 8008c5c:	46bd      	mov	sp, r7
 8008c5e:	bd80      	pop	{r7, pc}
 8008c60:	40010000 	.word	0x40010000
 8008c64:	40010400 	.word	0x40010400
 8008c68:	0800a218 	.word	0x0800a218

08008c6c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008c6c:	b580      	push	{r7, lr}
 8008c6e:	b086      	sub	sp, #24
 8008c70:	af00      	add	r7, sp, #0
 8008c72:	6078      	str	r0, [r7, #4]
 8008c74:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	6a1b      	ldr	r3, [r3, #32]
 8008c7a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	6a1b      	ldr	r3, [r3, #32]
 8008c86:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	685b      	ldr	r3, [r3, #4]
 8008c8c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	69db      	ldr	r3, [r3, #28]
 8008c92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008c94:	68fb      	ldr	r3, [r7, #12]
 8008c96:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008c9a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008c9c:	68fb      	ldr	r3, [r7, #12]
 8008c9e:	f023 0303 	bic.w	r3, r3, #3
 8008ca2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008ca4:	683b      	ldr	r3, [r7, #0]
 8008ca6:	681b      	ldr	r3, [r3, #0]
 8008ca8:	68fa      	ldr	r2, [r7, #12]
 8008caa:	4313      	orrs	r3, r2
 8008cac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008cae:	697b      	ldr	r3, [r7, #20]
 8008cb0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008cb4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008cb6:	683b      	ldr	r3, [r7, #0]
 8008cb8:	689b      	ldr	r3, [r3, #8]
 8008cba:	021b      	lsls	r3, r3, #8
 8008cbc:	697a      	ldr	r2, [r7, #20]
 8008cbe:	4313      	orrs	r3, r2
 8008cc0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	4a35      	ldr	r2, [pc, #212]	; (8008d9c <TIM_OC3_SetConfig+0x130>)
 8008cc6:	4293      	cmp	r3, r2
 8008cc8:	d003      	beq.n	8008cd2 <TIM_OC3_SetConfig+0x66>
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	4a34      	ldr	r2, [pc, #208]	; (8008da0 <TIM_OC3_SetConfig+0x134>)
 8008cce:	4293      	cmp	r3, r2
 8008cd0:	d11a      	bne.n	8008d08 <TIM_OC3_SetConfig+0x9c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 8008cd2:	683b      	ldr	r3, [r7, #0]
 8008cd4:	68db      	ldr	r3, [r3, #12]
 8008cd6:	2b00      	cmp	r3, #0
 8008cd8:	d008      	beq.n	8008cec <TIM_OC3_SetConfig+0x80>
 8008cda:	683b      	ldr	r3, [r7, #0]
 8008cdc:	68db      	ldr	r3, [r3, #12]
 8008cde:	2b08      	cmp	r3, #8
 8008ce0:	d004      	beq.n	8008cec <TIM_OC3_SetConfig+0x80>
 8008ce2:	f241 7198 	movw	r1, #6040	; 0x1798
 8008ce6:	482f      	ldr	r0, [pc, #188]	; (8008da4 <TIM_OC3_SetConfig+0x138>)
 8008ce8:	f7f9 fd91 	bl	800280e <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008cec:	697b      	ldr	r3, [r7, #20]
 8008cee:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008cf2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008cf4:	683b      	ldr	r3, [r7, #0]
 8008cf6:	68db      	ldr	r3, [r3, #12]
 8008cf8:	021b      	lsls	r3, r3, #8
 8008cfa:	697a      	ldr	r2, [r7, #20]
 8008cfc:	4313      	orrs	r3, r2
 8008cfe:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008d00:	697b      	ldr	r3, [r7, #20]
 8008d02:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008d06:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	4a24      	ldr	r2, [pc, #144]	; (8008d9c <TIM_OC3_SetConfig+0x130>)
 8008d0c:	4293      	cmp	r3, r2
 8008d0e:	d003      	beq.n	8008d18 <TIM_OC3_SetConfig+0xac>
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	4a23      	ldr	r2, [pc, #140]	; (8008da0 <TIM_OC3_SetConfig+0x134>)
 8008d14:	4293      	cmp	r3, r2
 8008d16:	d12f      	bne.n	8008d78 <TIM_OC3_SetConfig+0x10c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 8008d18:	683b      	ldr	r3, [r7, #0]
 8008d1a:	699b      	ldr	r3, [r3, #24]
 8008d1c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008d20:	d008      	beq.n	8008d34 <TIM_OC3_SetConfig+0xc8>
 8008d22:	683b      	ldr	r3, [r7, #0]
 8008d24:	699b      	ldr	r3, [r3, #24]
 8008d26:	2b00      	cmp	r3, #0
 8008d28:	d004      	beq.n	8008d34 <TIM_OC3_SetConfig+0xc8>
 8008d2a:	f241 71a5 	movw	r1, #6053	; 0x17a5
 8008d2e:	481d      	ldr	r0, [pc, #116]	; (8008da4 <TIM_OC3_SetConfig+0x138>)
 8008d30:	f7f9 fd6d 	bl	800280e <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8008d34:	683b      	ldr	r3, [r7, #0]
 8008d36:	695b      	ldr	r3, [r3, #20]
 8008d38:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008d3c:	d008      	beq.n	8008d50 <TIM_OC3_SetConfig+0xe4>
 8008d3e:	683b      	ldr	r3, [r7, #0]
 8008d40:	695b      	ldr	r3, [r3, #20]
 8008d42:	2b00      	cmp	r3, #0
 8008d44:	d004      	beq.n	8008d50 <TIM_OC3_SetConfig+0xe4>
 8008d46:	f241 71a6 	movw	r1, #6054	; 0x17a6
 8008d4a:	4816      	ldr	r0, [pc, #88]	; (8008da4 <TIM_OC3_SetConfig+0x138>)
 8008d4c:	f7f9 fd5f 	bl	800280e <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008d50:	693b      	ldr	r3, [r7, #16]
 8008d52:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008d56:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008d58:	693b      	ldr	r3, [r7, #16]
 8008d5a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008d5e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008d60:	683b      	ldr	r3, [r7, #0]
 8008d62:	695b      	ldr	r3, [r3, #20]
 8008d64:	011b      	lsls	r3, r3, #4
 8008d66:	693a      	ldr	r2, [r7, #16]
 8008d68:	4313      	orrs	r3, r2
 8008d6a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008d6c:	683b      	ldr	r3, [r7, #0]
 8008d6e:	699b      	ldr	r3, [r3, #24]
 8008d70:	011b      	lsls	r3, r3, #4
 8008d72:	693a      	ldr	r2, [r7, #16]
 8008d74:	4313      	orrs	r3, r2
 8008d76:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	693a      	ldr	r2, [r7, #16]
 8008d7c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	68fa      	ldr	r2, [r7, #12]
 8008d82:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008d84:	683b      	ldr	r3, [r7, #0]
 8008d86:	685a      	ldr	r2, [r3, #4]
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	697a      	ldr	r2, [r7, #20]
 8008d90:	621a      	str	r2, [r3, #32]
}
 8008d92:	bf00      	nop
 8008d94:	3718      	adds	r7, #24
 8008d96:	46bd      	mov	sp, r7
 8008d98:	bd80      	pop	{r7, pc}
 8008d9a:	bf00      	nop
 8008d9c:	40010000 	.word	0x40010000
 8008da0:	40010400 	.word	0x40010400
 8008da4:	0800a218 	.word	0x0800a218

08008da8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008da8:	b580      	push	{r7, lr}
 8008daa:	b086      	sub	sp, #24
 8008dac:	af00      	add	r7, sp, #0
 8008dae:	6078      	str	r0, [r7, #4]
 8008db0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	6a1b      	ldr	r3, [r3, #32]
 8008db6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	6a1b      	ldr	r3, [r3, #32]
 8008dc2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	685b      	ldr	r3, [r3, #4]
 8008dc8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	69db      	ldr	r3, [r3, #28]
 8008dce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008dd0:	68fb      	ldr	r3, [r7, #12]
 8008dd2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008dd6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008dd8:	68fb      	ldr	r3, [r7, #12]
 8008dda:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008dde:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008de0:	683b      	ldr	r3, [r7, #0]
 8008de2:	681b      	ldr	r3, [r3, #0]
 8008de4:	021b      	lsls	r3, r3, #8
 8008de6:	68fa      	ldr	r2, [r7, #12]
 8008de8:	4313      	orrs	r3, r2
 8008dea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008dec:	693b      	ldr	r3, [r7, #16]
 8008dee:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008df2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008df4:	683b      	ldr	r3, [r7, #0]
 8008df6:	689b      	ldr	r3, [r3, #8]
 8008df8:	031b      	lsls	r3, r3, #12
 8008dfa:	693a      	ldr	r2, [r7, #16]
 8008dfc:	4313      	orrs	r3, r2
 8008dfe:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	4a18      	ldr	r2, [pc, #96]	; (8008e64 <TIM_OC4_SetConfig+0xbc>)
 8008e04:	4293      	cmp	r3, r2
 8008e06:	d003      	beq.n	8008e10 <TIM_OC4_SetConfig+0x68>
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	4a17      	ldr	r2, [pc, #92]	; (8008e68 <TIM_OC4_SetConfig+0xc0>)
 8008e0c:	4293      	cmp	r3, r2
 8008e0e:	d117      	bne.n	8008e40 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8008e10:	683b      	ldr	r3, [r7, #0]
 8008e12:	695b      	ldr	r3, [r3, #20]
 8008e14:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008e18:	d008      	beq.n	8008e2c <TIM_OC4_SetConfig+0x84>
 8008e1a:	683b      	ldr	r3, [r7, #0]
 8008e1c:	695b      	ldr	r3, [r3, #20]
 8008e1e:	2b00      	cmp	r3, #0
 8008e20:	d004      	beq.n	8008e2c <TIM_OC4_SetConfig+0x84>
 8008e22:	f241 71e4 	movw	r1, #6116	; 0x17e4
 8008e26:	4811      	ldr	r0, [pc, #68]	; (8008e6c <TIM_OC4_SetConfig+0xc4>)
 8008e28:	f7f9 fcf1 	bl	800280e <assert_failed>

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008e2c:	697b      	ldr	r3, [r7, #20]
 8008e2e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008e32:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008e34:	683b      	ldr	r3, [r7, #0]
 8008e36:	695b      	ldr	r3, [r3, #20]
 8008e38:	019b      	lsls	r3, r3, #6
 8008e3a:	697a      	ldr	r2, [r7, #20]
 8008e3c:	4313      	orrs	r3, r2
 8008e3e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	697a      	ldr	r2, [r7, #20]
 8008e44:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	68fa      	ldr	r2, [r7, #12]
 8008e4a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008e4c:	683b      	ldr	r3, [r7, #0]
 8008e4e:	685a      	ldr	r2, [r3, #4]
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	693a      	ldr	r2, [r7, #16]
 8008e58:	621a      	str	r2, [r3, #32]
}
 8008e5a:	bf00      	nop
 8008e5c:	3718      	adds	r7, #24
 8008e5e:	46bd      	mov	sp, r7
 8008e60:	bd80      	pop	{r7, pc}
 8008e62:	bf00      	nop
 8008e64:	40010000 	.word	0x40010000
 8008e68:	40010400 	.word	0x40010400
 8008e6c:	0800a218 	.word	0x0800a218

08008e70 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8008e70:	b480      	push	{r7}
 8008e72:	b087      	sub	sp, #28
 8008e74:	af00      	add	r7, sp, #0
 8008e76:	60f8      	str	r0, [r7, #12]
 8008e78:	60b9      	str	r1, [r7, #8]
 8008e7a:	607a      	str	r2, [r7, #4]
 8008e7c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008e7e:	68fb      	ldr	r3, [r7, #12]
 8008e80:	6a1b      	ldr	r3, [r3, #32]
 8008e82:	f023 0201 	bic.w	r2, r3, #1
 8008e86:	68fb      	ldr	r3, [r7, #12]
 8008e88:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008e8a:	68fb      	ldr	r3, [r7, #12]
 8008e8c:	699b      	ldr	r3, [r3, #24]
 8008e8e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008e90:	68fb      	ldr	r3, [r7, #12]
 8008e92:	6a1b      	ldr	r3, [r3, #32]
 8008e94:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8008e96:	68fb      	ldr	r3, [r7, #12]
 8008e98:	4a28      	ldr	r2, [pc, #160]	; (8008f3c <TIM_TI1_SetConfig+0xcc>)
 8008e9a:	4293      	cmp	r3, r2
 8008e9c:	d01b      	beq.n	8008ed6 <TIM_TI1_SetConfig+0x66>
 8008e9e:	68fb      	ldr	r3, [r7, #12]
 8008ea0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008ea4:	d017      	beq.n	8008ed6 <TIM_TI1_SetConfig+0x66>
 8008ea6:	68fb      	ldr	r3, [r7, #12]
 8008ea8:	4a25      	ldr	r2, [pc, #148]	; (8008f40 <TIM_TI1_SetConfig+0xd0>)
 8008eaa:	4293      	cmp	r3, r2
 8008eac:	d013      	beq.n	8008ed6 <TIM_TI1_SetConfig+0x66>
 8008eae:	68fb      	ldr	r3, [r7, #12]
 8008eb0:	4a24      	ldr	r2, [pc, #144]	; (8008f44 <TIM_TI1_SetConfig+0xd4>)
 8008eb2:	4293      	cmp	r3, r2
 8008eb4:	d00f      	beq.n	8008ed6 <TIM_TI1_SetConfig+0x66>
 8008eb6:	68fb      	ldr	r3, [r7, #12]
 8008eb8:	4a23      	ldr	r2, [pc, #140]	; (8008f48 <TIM_TI1_SetConfig+0xd8>)
 8008eba:	4293      	cmp	r3, r2
 8008ebc:	d00b      	beq.n	8008ed6 <TIM_TI1_SetConfig+0x66>
 8008ebe:	68fb      	ldr	r3, [r7, #12]
 8008ec0:	4a22      	ldr	r2, [pc, #136]	; (8008f4c <TIM_TI1_SetConfig+0xdc>)
 8008ec2:	4293      	cmp	r3, r2
 8008ec4:	d007      	beq.n	8008ed6 <TIM_TI1_SetConfig+0x66>
 8008ec6:	68fb      	ldr	r3, [r7, #12]
 8008ec8:	4a21      	ldr	r2, [pc, #132]	; (8008f50 <TIM_TI1_SetConfig+0xe0>)
 8008eca:	4293      	cmp	r3, r2
 8008ecc:	d003      	beq.n	8008ed6 <TIM_TI1_SetConfig+0x66>
 8008ece:	68fb      	ldr	r3, [r7, #12]
 8008ed0:	4a20      	ldr	r2, [pc, #128]	; (8008f54 <TIM_TI1_SetConfig+0xe4>)
 8008ed2:	4293      	cmp	r3, r2
 8008ed4:	d101      	bne.n	8008eda <TIM_TI1_SetConfig+0x6a>
 8008ed6:	2301      	movs	r3, #1
 8008ed8:	e000      	b.n	8008edc <TIM_TI1_SetConfig+0x6c>
 8008eda:	2300      	movs	r3, #0
 8008edc:	2b00      	cmp	r3, #0
 8008ede:	d008      	beq.n	8008ef2 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8008ee0:	697b      	ldr	r3, [r7, #20]
 8008ee2:	f023 0303 	bic.w	r3, r3, #3
 8008ee6:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8008ee8:	697a      	ldr	r2, [r7, #20]
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	4313      	orrs	r3, r2
 8008eee:	617b      	str	r3, [r7, #20]
 8008ef0:	e003      	b.n	8008efa <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8008ef2:	697b      	ldr	r3, [r7, #20]
 8008ef4:	f043 0301 	orr.w	r3, r3, #1
 8008ef8:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008efa:	697b      	ldr	r3, [r7, #20]
 8008efc:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008f00:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8008f02:	683b      	ldr	r3, [r7, #0]
 8008f04:	011b      	lsls	r3, r3, #4
 8008f06:	b2db      	uxtb	r3, r3
 8008f08:	697a      	ldr	r2, [r7, #20]
 8008f0a:	4313      	orrs	r3, r2
 8008f0c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008f0e:	693b      	ldr	r3, [r7, #16]
 8008f10:	f023 030a 	bic.w	r3, r3, #10
 8008f14:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8008f16:	68bb      	ldr	r3, [r7, #8]
 8008f18:	f003 030a 	and.w	r3, r3, #10
 8008f1c:	693a      	ldr	r2, [r7, #16]
 8008f1e:	4313      	orrs	r3, r2
 8008f20:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008f22:	68fb      	ldr	r3, [r7, #12]
 8008f24:	697a      	ldr	r2, [r7, #20]
 8008f26:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008f28:	68fb      	ldr	r3, [r7, #12]
 8008f2a:	693a      	ldr	r2, [r7, #16]
 8008f2c:	621a      	str	r2, [r3, #32]
}
 8008f2e:	bf00      	nop
 8008f30:	371c      	adds	r7, #28
 8008f32:	46bd      	mov	sp, r7
 8008f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f38:	4770      	bx	lr
 8008f3a:	bf00      	nop
 8008f3c:	40010000 	.word	0x40010000
 8008f40:	40000400 	.word	0x40000400
 8008f44:	40000800 	.word	0x40000800
 8008f48:	40000c00 	.word	0x40000c00
 8008f4c:	40010400 	.word	0x40010400
 8008f50:	40014000 	.word	0x40014000
 8008f54:	40001800 	.word	0x40001800

08008f58 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008f58:	b480      	push	{r7}
 8008f5a:	b087      	sub	sp, #28
 8008f5c:	af00      	add	r7, sp, #0
 8008f5e:	60f8      	str	r0, [r7, #12]
 8008f60:	60b9      	str	r1, [r7, #8]
 8008f62:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008f64:	68fb      	ldr	r3, [r7, #12]
 8008f66:	6a1b      	ldr	r3, [r3, #32]
 8008f68:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008f6a:	68fb      	ldr	r3, [r7, #12]
 8008f6c:	6a1b      	ldr	r3, [r3, #32]
 8008f6e:	f023 0201 	bic.w	r2, r3, #1
 8008f72:	68fb      	ldr	r3, [r7, #12]
 8008f74:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008f76:	68fb      	ldr	r3, [r7, #12]
 8008f78:	699b      	ldr	r3, [r3, #24]
 8008f7a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008f7c:	693b      	ldr	r3, [r7, #16]
 8008f7e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008f82:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	011b      	lsls	r3, r3, #4
 8008f88:	693a      	ldr	r2, [r7, #16]
 8008f8a:	4313      	orrs	r3, r2
 8008f8c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008f8e:	697b      	ldr	r3, [r7, #20]
 8008f90:	f023 030a 	bic.w	r3, r3, #10
 8008f94:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008f96:	697a      	ldr	r2, [r7, #20]
 8008f98:	68bb      	ldr	r3, [r7, #8]
 8008f9a:	4313      	orrs	r3, r2
 8008f9c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008f9e:	68fb      	ldr	r3, [r7, #12]
 8008fa0:	693a      	ldr	r2, [r7, #16]
 8008fa2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008fa4:	68fb      	ldr	r3, [r7, #12]
 8008fa6:	697a      	ldr	r2, [r7, #20]
 8008fa8:	621a      	str	r2, [r3, #32]
}
 8008faa:	bf00      	nop
 8008fac:	371c      	adds	r7, #28
 8008fae:	46bd      	mov	sp, r7
 8008fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fb4:	4770      	bx	lr

08008fb6 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008fb6:	b480      	push	{r7}
 8008fb8:	b087      	sub	sp, #28
 8008fba:	af00      	add	r7, sp, #0
 8008fbc:	60f8      	str	r0, [r7, #12]
 8008fbe:	60b9      	str	r1, [r7, #8]
 8008fc0:	607a      	str	r2, [r7, #4]
 8008fc2:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008fc4:	68fb      	ldr	r3, [r7, #12]
 8008fc6:	6a1b      	ldr	r3, [r3, #32]
 8008fc8:	f023 0210 	bic.w	r2, r3, #16
 8008fcc:	68fb      	ldr	r3, [r7, #12]
 8008fce:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008fd0:	68fb      	ldr	r3, [r7, #12]
 8008fd2:	699b      	ldr	r3, [r3, #24]
 8008fd4:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008fd6:	68fb      	ldr	r3, [r7, #12]
 8008fd8:	6a1b      	ldr	r3, [r3, #32]
 8008fda:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8008fdc:	697b      	ldr	r3, [r7, #20]
 8008fde:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008fe2:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	021b      	lsls	r3, r3, #8
 8008fe8:	697a      	ldr	r2, [r7, #20]
 8008fea:	4313      	orrs	r3, r2
 8008fec:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008fee:	697b      	ldr	r3, [r7, #20]
 8008ff0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008ff4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8008ff6:	683b      	ldr	r3, [r7, #0]
 8008ff8:	031b      	lsls	r3, r3, #12
 8008ffa:	b29b      	uxth	r3, r3
 8008ffc:	697a      	ldr	r2, [r7, #20]
 8008ffe:	4313      	orrs	r3, r2
 8009000:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009002:	693b      	ldr	r3, [r7, #16]
 8009004:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8009008:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800900a:	68bb      	ldr	r3, [r7, #8]
 800900c:	011b      	lsls	r3, r3, #4
 800900e:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8009012:	693a      	ldr	r2, [r7, #16]
 8009014:	4313      	orrs	r3, r2
 8009016:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009018:	68fb      	ldr	r3, [r7, #12]
 800901a:	697a      	ldr	r2, [r7, #20]
 800901c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800901e:	68fb      	ldr	r3, [r7, #12]
 8009020:	693a      	ldr	r2, [r7, #16]
 8009022:	621a      	str	r2, [r3, #32]
}
 8009024:	bf00      	nop
 8009026:	371c      	adds	r7, #28
 8009028:	46bd      	mov	sp, r7
 800902a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800902e:	4770      	bx	lr

08009030 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009030:	b480      	push	{r7}
 8009032:	b087      	sub	sp, #28
 8009034:	af00      	add	r7, sp, #0
 8009036:	60f8      	str	r0, [r7, #12]
 8009038:	60b9      	str	r1, [r7, #8]
 800903a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800903c:	68fb      	ldr	r3, [r7, #12]
 800903e:	6a1b      	ldr	r3, [r3, #32]
 8009040:	f023 0210 	bic.w	r2, r3, #16
 8009044:	68fb      	ldr	r3, [r7, #12]
 8009046:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009048:	68fb      	ldr	r3, [r7, #12]
 800904a:	699b      	ldr	r3, [r3, #24]
 800904c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800904e:	68fb      	ldr	r3, [r7, #12]
 8009050:	6a1b      	ldr	r3, [r3, #32]
 8009052:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009054:	697b      	ldr	r3, [r7, #20]
 8009056:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800905a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	031b      	lsls	r3, r3, #12
 8009060:	697a      	ldr	r2, [r7, #20]
 8009062:	4313      	orrs	r3, r2
 8009064:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009066:	693b      	ldr	r3, [r7, #16]
 8009068:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800906c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800906e:	68bb      	ldr	r3, [r7, #8]
 8009070:	011b      	lsls	r3, r3, #4
 8009072:	693a      	ldr	r2, [r7, #16]
 8009074:	4313      	orrs	r3, r2
 8009076:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009078:	68fb      	ldr	r3, [r7, #12]
 800907a:	697a      	ldr	r2, [r7, #20]
 800907c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800907e:	68fb      	ldr	r3, [r7, #12]
 8009080:	693a      	ldr	r2, [r7, #16]
 8009082:	621a      	str	r2, [r3, #32]
}
 8009084:	bf00      	nop
 8009086:	371c      	adds	r7, #28
 8009088:	46bd      	mov	sp, r7
 800908a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800908e:	4770      	bx	lr

08009090 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8009090:	b480      	push	{r7}
 8009092:	b087      	sub	sp, #28
 8009094:	af00      	add	r7, sp, #0
 8009096:	60f8      	str	r0, [r7, #12]
 8009098:	60b9      	str	r1, [r7, #8]
 800909a:	607a      	str	r2, [r7, #4]
 800909c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800909e:	68fb      	ldr	r3, [r7, #12]
 80090a0:	6a1b      	ldr	r3, [r3, #32]
 80090a2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80090a6:	68fb      	ldr	r3, [r7, #12]
 80090a8:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80090aa:	68fb      	ldr	r3, [r7, #12]
 80090ac:	69db      	ldr	r3, [r3, #28]
 80090ae:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80090b0:	68fb      	ldr	r3, [r7, #12]
 80090b2:	6a1b      	ldr	r3, [r3, #32]
 80090b4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80090b6:	697b      	ldr	r3, [r7, #20]
 80090b8:	f023 0303 	bic.w	r3, r3, #3
 80090bc:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 80090be:	697a      	ldr	r2, [r7, #20]
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	4313      	orrs	r3, r2
 80090c4:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80090c6:	697b      	ldr	r3, [r7, #20]
 80090c8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80090cc:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80090ce:	683b      	ldr	r3, [r7, #0]
 80090d0:	011b      	lsls	r3, r3, #4
 80090d2:	b2db      	uxtb	r3, r3
 80090d4:	697a      	ldr	r2, [r7, #20]
 80090d6:	4313      	orrs	r3, r2
 80090d8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80090da:	693b      	ldr	r3, [r7, #16]
 80090dc:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 80090e0:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80090e2:	68bb      	ldr	r3, [r7, #8]
 80090e4:	021b      	lsls	r3, r3, #8
 80090e6:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 80090ea:	693a      	ldr	r2, [r7, #16]
 80090ec:	4313      	orrs	r3, r2
 80090ee:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80090f0:	68fb      	ldr	r3, [r7, #12]
 80090f2:	697a      	ldr	r2, [r7, #20]
 80090f4:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80090f6:	68fb      	ldr	r3, [r7, #12]
 80090f8:	693a      	ldr	r2, [r7, #16]
 80090fa:	621a      	str	r2, [r3, #32]
}
 80090fc:	bf00      	nop
 80090fe:	371c      	adds	r7, #28
 8009100:	46bd      	mov	sp, r7
 8009102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009106:	4770      	bx	lr

08009108 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8009108:	b480      	push	{r7}
 800910a:	b087      	sub	sp, #28
 800910c:	af00      	add	r7, sp, #0
 800910e:	60f8      	str	r0, [r7, #12]
 8009110:	60b9      	str	r1, [r7, #8]
 8009112:	607a      	str	r2, [r7, #4]
 8009114:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009116:	68fb      	ldr	r3, [r7, #12]
 8009118:	6a1b      	ldr	r3, [r3, #32]
 800911a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800911e:	68fb      	ldr	r3, [r7, #12]
 8009120:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8009122:	68fb      	ldr	r3, [r7, #12]
 8009124:	69db      	ldr	r3, [r3, #28]
 8009126:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8009128:	68fb      	ldr	r3, [r7, #12]
 800912a:	6a1b      	ldr	r3, [r3, #32]
 800912c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800912e:	697b      	ldr	r3, [r7, #20]
 8009130:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009134:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	021b      	lsls	r3, r3, #8
 800913a:	697a      	ldr	r2, [r7, #20]
 800913c:	4313      	orrs	r3, r2
 800913e:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8009140:	697b      	ldr	r3, [r7, #20]
 8009142:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009146:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8009148:	683b      	ldr	r3, [r7, #0]
 800914a:	031b      	lsls	r3, r3, #12
 800914c:	b29b      	uxth	r3, r3
 800914e:	697a      	ldr	r2, [r7, #20]
 8009150:	4313      	orrs	r3, r2
 8009152:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8009154:	693b      	ldr	r3, [r7, #16]
 8009156:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 800915a:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800915c:	68bb      	ldr	r3, [r7, #8]
 800915e:	031b      	lsls	r3, r3, #12
 8009160:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8009164:	693a      	ldr	r2, [r7, #16]
 8009166:	4313      	orrs	r3, r2
 8009168:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800916a:	68fb      	ldr	r3, [r7, #12]
 800916c:	697a      	ldr	r2, [r7, #20]
 800916e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8009170:	68fb      	ldr	r3, [r7, #12]
 8009172:	693a      	ldr	r2, [r7, #16]
 8009174:	621a      	str	r2, [r3, #32]
}
 8009176:	bf00      	nop
 8009178:	371c      	adds	r7, #28
 800917a:	46bd      	mov	sp, r7
 800917c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009180:	4770      	bx	lr

08009182 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009182:	b480      	push	{r7}
 8009184:	b085      	sub	sp, #20
 8009186:	af00      	add	r7, sp, #0
 8009188:	6078      	str	r0, [r7, #4]
 800918a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	689b      	ldr	r3, [r3, #8]
 8009190:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009192:	68fb      	ldr	r3, [r7, #12]
 8009194:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009198:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800919a:	683a      	ldr	r2, [r7, #0]
 800919c:	68fb      	ldr	r3, [r7, #12]
 800919e:	4313      	orrs	r3, r2
 80091a0:	f043 0307 	orr.w	r3, r3, #7
 80091a4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	68fa      	ldr	r2, [r7, #12]
 80091aa:	609a      	str	r2, [r3, #8]
}
 80091ac:	bf00      	nop
 80091ae:	3714      	adds	r7, #20
 80091b0:	46bd      	mov	sp, r7
 80091b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091b6:	4770      	bx	lr

080091b8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80091b8:	b480      	push	{r7}
 80091ba:	b087      	sub	sp, #28
 80091bc:	af00      	add	r7, sp, #0
 80091be:	60f8      	str	r0, [r7, #12]
 80091c0:	60b9      	str	r1, [r7, #8]
 80091c2:	607a      	str	r2, [r7, #4]
 80091c4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80091c6:	68fb      	ldr	r3, [r7, #12]
 80091c8:	689b      	ldr	r3, [r3, #8]
 80091ca:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80091cc:	697b      	ldr	r3, [r7, #20]
 80091ce:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80091d2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80091d4:	683b      	ldr	r3, [r7, #0]
 80091d6:	021a      	lsls	r2, r3, #8
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	431a      	orrs	r2, r3
 80091dc:	68bb      	ldr	r3, [r7, #8]
 80091de:	4313      	orrs	r3, r2
 80091e0:	697a      	ldr	r2, [r7, #20]
 80091e2:	4313      	orrs	r3, r2
 80091e4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80091e6:	68fb      	ldr	r3, [r7, #12]
 80091e8:	697a      	ldr	r2, [r7, #20]
 80091ea:	609a      	str	r2, [r3, #8]
}
 80091ec:	bf00      	nop
 80091ee:	371c      	adds	r7, #28
 80091f0:	46bd      	mov	sp, r7
 80091f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091f6:	4770      	bx	lr

080091f8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80091f8:	b580      	push	{r7, lr}
 80091fa:	b086      	sub	sp, #24
 80091fc:	af00      	add	r7, sp, #0
 80091fe:	60f8      	str	r0, [r7, #12]
 8009200:	60b9      	str	r1, [r7, #8]
 8009202:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
 8009204:	68fb      	ldr	r3, [r7, #12]
 8009206:	4a32      	ldr	r2, [pc, #200]	; (80092d0 <TIM_CCxChannelCmd+0xd8>)
 8009208:	4293      	cmp	r3, r2
 800920a:	d030      	beq.n	800926e <TIM_CCxChannelCmd+0x76>
 800920c:	68fb      	ldr	r3, [r7, #12]
 800920e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009212:	d02c      	beq.n	800926e <TIM_CCxChannelCmd+0x76>
 8009214:	68fb      	ldr	r3, [r7, #12]
 8009216:	4a2f      	ldr	r2, [pc, #188]	; (80092d4 <TIM_CCxChannelCmd+0xdc>)
 8009218:	4293      	cmp	r3, r2
 800921a:	d028      	beq.n	800926e <TIM_CCxChannelCmd+0x76>
 800921c:	68fb      	ldr	r3, [r7, #12]
 800921e:	4a2e      	ldr	r2, [pc, #184]	; (80092d8 <TIM_CCxChannelCmd+0xe0>)
 8009220:	4293      	cmp	r3, r2
 8009222:	d024      	beq.n	800926e <TIM_CCxChannelCmd+0x76>
 8009224:	68fb      	ldr	r3, [r7, #12]
 8009226:	4a2d      	ldr	r2, [pc, #180]	; (80092dc <TIM_CCxChannelCmd+0xe4>)
 8009228:	4293      	cmp	r3, r2
 800922a:	d020      	beq.n	800926e <TIM_CCxChannelCmd+0x76>
 800922c:	68fb      	ldr	r3, [r7, #12]
 800922e:	4a2c      	ldr	r2, [pc, #176]	; (80092e0 <TIM_CCxChannelCmd+0xe8>)
 8009230:	4293      	cmp	r3, r2
 8009232:	d01c      	beq.n	800926e <TIM_CCxChannelCmd+0x76>
 8009234:	68fb      	ldr	r3, [r7, #12]
 8009236:	4a2b      	ldr	r2, [pc, #172]	; (80092e4 <TIM_CCxChannelCmd+0xec>)
 8009238:	4293      	cmp	r3, r2
 800923a:	d018      	beq.n	800926e <TIM_CCxChannelCmd+0x76>
 800923c:	68fb      	ldr	r3, [r7, #12]
 800923e:	4a2a      	ldr	r2, [pc, #168]	; (80092e8 <TIM_CCxChannelCmd+0xf0>)
 8009240:	4293      	cmp	r3, r2
 8009242:	d014      	beq.n	800926e <TIM_CCxChannelCmd+0x76>
 8009244:	68fb      	ldr	r3, [r7, #12]
 8009246:	4a29      	ldr	r2, [pc, #164]	; (80092ec <TIM_CCxChannelCmd+0xf4>)
 8009248:	4293      	cmp	r3, r2
 800924a:	d010      	beq.n	800926e <TIM_CCxChannelCmd+0x76>
 800924c:	68fb      	ldr	r3, [r7, #12]
 800924e:	4a28      	ldr	r2, [pc, #160]	; (80092f0 <TIM_CCxChannelCmd+0xf8>)
 8009250:	4293      	cmp	r3, r2
 8009252:	d00c      	beq.n	800926e <TIM_CCxChannelCmd+0x76>
 8009254:	68fb      	ldr	r3, [r7, #12]
 8009256:	4a27      	ldr	r2, [pc, #156]	; (80092f4 <TIM_CCxChannelCmd+0xfc>)
 8009258:	4293      	cmp	r3, r2
 800925a:	d008      	beq.n	800926e <TIM_CCxChannelCmd+0x76>
 800925c:	68fb      	ldr	r3, [r7, #12]
 800925e:	4a26      	ldr	r2, [pc, #152]	; (80092f8 <TIM_CCxChannelCmd+0x100>)
 8009260:	4293      	cmp	r3, r2
 8009262:	d004      	beq.n	800926e <TIM_CCxChannelCmd+0x76>
 8009264:	f641 11cc 	movw	r1, #6604	; 0x19cc
 8009268:	4824      	ldr	r0, [pc, #144]	; (80092fc <TIM_CCxChannelCmd+0x104>)
 800926a:	f7f9 fad0 	bl	800280e <assert_failed>
  assert_param(IS_TIM_CHANNELS(Channel));
 800926e:	68bb      	ldr	r3, [r7, #8]
 8009270:	2b00      	cmp	r3, #0
 8009272:	d010      	beq.n	8009296 <TIM_CCxChannelCmd+0x9e>
 8009274:	68bb      	ldr	r3, [r7, #8]
 8009276:	2b04      	cmp	r3, #4
 8009278:	d00d      	beq.n	8009296 <TIM_CCxChannelCmd+0x9e>
 800927a:	68bb      	ldr	r3, [r7, #8]
 800927c:	2b08      	cmp	r3, #8
 800927e:	d00a      	beq.n	8009296 <TIM_CCxChannelCmd+0x9e>
 8009280:	68bb      	ldr	r3, [r7, #8]
 8009282:	2b0c      	cmp	r3, #12
 8009284:	d007      	beq.n	8009296 <TIM_CCxChannelCmd+0x9e>
 8009286:	68bb      	ldr	r3, [r7, #8]
 8009288:	2b3c      	cmp	r3, #60	; 0x3c
 800928a:	d004      	beq.n	8009296 <TIM_CCxChannelCmd+0x9e>
 800928c:	f641 11cd 	movw	r1, #6605	; 0x19cd
 8009290:	481a      	ldr	r0, [pc, #104]	; (80092fc <TIM_CCxChannelCmd+0x104>)
 8009292:	f7f9 fabc 	bl	800280e <assert_failed>

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009296:	68bb      	ldr	r3, [r7, #8]
 8009298:	f003 031f 	and.w	r3, r3, #31
 800929c:	2201      	movs	r2, #1
 800929e:	fa02 f303 	lsl.w	r3, r2, r3
 80092a2:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80092a4:	68fb      	ldr	r3, [r7, #12]
 80092a6:	6a1a      	ldr	r2, [r3, #32]
 80092a8:	697b      	ldr	r3, [r7, #20]
 80092aa:	43db      	mvns	r3, r3
 80092ac:	401a      	ands	r2, r3
 80092ae:	68fb      	ldr	r3, [r7, #12]
 80092b0:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80092b2:	68fb      	ldr	r3, [r7, #12]
 80092b4:	6a1a      	ldr	r2, [r3, #32]
 80092b6:	68bb      	ldr	r3, [r7, #8]
 80092b8:	f003 031f 	and.w	r3, r3, #31
 80092bc:	6879      	ldr	r1, [r7, #4]
 80092be:	fa01 f303 	lsl.w	r3, r1, r3
 80092c2:	431a      	orrs	r2, r3
 80092c4:	68fb      	ldr	r3, [r7, #12]
 80092c6:	621a      	str	r2, [r3, #32]
}
 80092c8:	bf00      	nop
 80092ca:	3718      	adds	r7, #24
 80092cc:	46bd      	mov	sp, r7
 80092ce:	bd80      	pop	{r7, pc}
 80092d0:	40010000 	.word	0x40010000
 80092d4:	40000400 	.word	0x40000400
 80092d8:	40000800 	.word	0x40000800
 80092dc:	40000c00 	.word	0x40000c00
 80092e0:	40010400 	.word	0x40010400
 80092e4:	40014000 	.word	0x40014000
 80092e8:	40014400 	.word	0x40014400
 80092ec:	40014800 	.word	0x40014800
 80092f0:	40001800 	.word	0x40001800
 80092f4:	40001c00 	.word	0x40001c00
 80092f8:	40002000 	.word	0x40002000
 80092fc:	0800a218 	.word	0x0800a218

08009300 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009300:	b580      	push	{r7, lr}
 8009302:	b084      	sub	sp, #16
 8009304:	af00      	add	r7, sp, #0
 8009306:	6078      	str	r0, [r7, #4]
 8009308:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr2;
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	681b      	ldr	r3, [r3, #0]
 800930e:	4a61      	ldr	r2, [pc, #388]	; (8009494 <HAL_TIMEx_MasterConfigSynchronization+0x194>)
 8009310:	4293      	cmp	r3, r2
 8009312:	d027      	beq.n	8009364 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	681b      	ldr	r3, [r3, #0]
 8009318:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800931c:	d022      	beq.n	8009364 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	681b      	ldr	r3, [r3, #0]
 8009322:	4a5d      	ldr	r2, [pc, #372]	; (8009498 <HAL_TIMEx_MasterConfigSynchronization+0x198>)
 8009324:	4293      	cmp	r3, r2
 8009326:	d01d      	beq.n	8009364 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	681b      	ldr	r3, [r3, #0]
 800932c:	4a5b      	ldr	r2, [pc, #364]	; (800949c <HAL_TIMEx_MasterConfigSynchronization+0x19c>)
 800932e:	4293      	cmp	r3, r2
 8009330:	d018      	beq.n	8009364 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	681b      	ldr	r3, [r3, #0]
 8009336:	4a5a      	ldr	r2, [pc, #360]	; (80094a0 <HAL_TIMEx_MasterConfigSynchronization+0x1a0>)
 8009338:	4293      	cmp	r3, r2
 800933a:	d013      	beq.n	8009364 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	681b      	ldr	r3, [r3, #0]
 8009340:	4a58      	ldr	r2, [pc, #352]	; (80094a4 <HAL_TIMEx_MasterConfigSynchronization+0x1a4>)
 8009342:	4293      	cmp	r3, r2
 8009344:	d00e      	beq.n	8009364 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	681b      	ldr	r3, [r3, #0]
 800934a:	4a57      	ldr	r2, [pc, #348]	; (80094a8 <HAL_TIMEx_MasterConfigSynchronization+0x1a8>)
 800934c:	4293      	cmp	r3, r2
 800934e:	d009      	beq.n	8009364 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	681b      	ldr	r3, [r3, #0]
 8009354:	4a55      	ldr	r2, [pc, #340]	; (80094ac <HAL_TIMEx_MasterConfigSynchronization+0x1ac>)
 8009356:	4293      	cmp	r3, r2
 8009358:	d004      	beq.n	8009364 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 800935a:	f240 6164 	movw	r1, #1636	; 0x664
 800935e:	4854      	ldr	r0, [pc, #336]	; (80094b0 <HAL_TIMEx_MasterConfigSynchronization+0x1b0>)
 8009360:	f7f9 fa55 	bl	800280e <assert_failed>
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
 8009364:	683b      	ldr	r3, [r7, #0]
 8009366:	681b      	ldr	r3, [r3, #0]
 8009368:	2b00      	cmp	r3, #0
 800936a:	d020      	beq.n	80093ae <HAL_TIMEx_MasterConfigSynchronization+0xae>
 800936c:	683b      	ldr	r3, [r7, #0]
 800936e:	681b      	ldr	r3, [r3, #0]
 8009370:	2b10      	cmp	r3, #16
 8009372:	d01c      	beq.n	80093ae <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8009374:	683b      	ldr	r3, [r7, #0]
 8009376:	681b      	ldr	r3, [r3, #0]
 8009378:	2b20      	cmp	r3, #32
 800937a:	d018      	beq.n	80093ae <HAL_TIMEx_MasterConfigSynchronization+0xae>
 800937c:	683b      	ldr	r3, [r7, #0]
 800937e:	681b      	ldr	r3, [r3, #0]
 8009380:	2b30      	cmp	r3, #48	; 0x30
 8009382:	d014      	beq.n	80093ae <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8009384:	683b      	ldr	r3, [r7, #0]
 8009386:	681b      	ldr	r3, [r3, #0]
 8009388:	2b40      	cmp	r3, #64	; 0x40
 800938a:	d010      	beq.n	80093ae <HAL_TIMEx_MasterConfigSynchronization+0xae>
 800938c:	683b      	ldr	r3, [r7, #0]
 800938e:	681b      	ldr	r3, [r3, #0]
 8009390:	2b50      	cmp	r3, #80	; 0x50
 8009392:	d00c      	beq.n	80093ae <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8009394:	683b      	ldr	r3, [r7, #0]
 8009396:	681b      	ldr	r3, [r3, #0]
 8009398:	2b60      	cmp	r3, #96	; 0x60
 800939a:	d008      	beq.n	80093ae <HAL_TIMEx_MasterConfigSynchronization+0xae>
 800939c:	683b      	ldr	r3, [r7, #0]
 800939e:	681b      	ldr	r3, [r3, #0]
 80093a0:	2b70      	cmp	r3, #112	; 0x70
 80093a2:	d004      	beq.n	80093ae <HAL_TIMEx_MasterConfigSynchronization+0xae>
 80093a4:	f240 6165 	movw	r1, #1637	; 0x665
 80093a8:	4841      	ldr	r0, [pc, #260]	; (80094b0 <HAL_TIMEx_MasterConfigSynchronization+0x1b0>)
 80093aa:	f7f9 fa30 	bl	800280e <assert_failed>
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
 80093ae:	683b      	ldr	r3, [r7, #0]
 80093b0:	685b      	ldr	r3, [r3, #4]
 80093b2:	2b80      	cmp	r3, #128	; 0x80
 80093b4:	d008      	beq.n	80093c8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80093b6:	683b      	ldr	r3, [r7, #0]
 80093b8:	685b      	ldr	r3, [r3, #4]
 80093ba:	2b00      	cmp	r3, #0
 80093bc:	d004      	beq.n	80093c8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80093be:	f240 6166 	movw	r1, #1638	; 0x666
 80093c2:	483b      	ldr	r0, [pc, #236]	; (80094b0 <HAL_TIMEx_MasterConfigSynchronization+0x1b0>)
 80093c4:	f7f9 fa23 	bl	800280e <assert_failed>

  /* Check input state */
  __HAL_LOCK(htim);
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80093ce:	2b01      	cmp	r3, #1
 80093d0:	d101      	bne.n	80093d6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80093d2:	2302      	movs	r3, #2
 80093d4:	e05a      	b.n	800948c <HAL_TIMEx_MasterConfigSynchronization+0x18c>
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	2201      	movs	r2, #1
 80093da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	2202      	movs	r2, #2
 80093e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	681b      	ldr	r3, [r3, #0]
 80093ea:	685b      	ldr	r3, [r3, #4]
 80093ec:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	681b      	ldr	r3, [r3, #0]
 80093f2:	689b      	ldr	r3, [r3, #8]
 80093f4:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80093f6:	68fb      	ldr	r3, [r7, #12]
 80093f8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80093fc:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80093fe:	683b      	ldr	r3, [r7, #0]
 8009400:	681b      	ldr	r3, [r3, #0]
 8009402:	68fa      	ldr	r2, [r7, #12]
 8009404:	4313      	orrs	r3, r2
 8009406:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	681b      	ldr	r3, [r3, #0]
 800940c:	68fa      	ldr	r2, [r7, #12]
 800940e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	681b      	ldr	r3, [r3, #0]
 8009414:	4a1f      	ldr	r2, [pc, #124]	; (8009494 <HAL_TIMEx_MasterConfigSynchronization+0x194>)
 8009416:	4293      	cmp	r3, r2
 8009418:	d022      	beq.n	8009460 <HAL_TIMEx_MasterConfigSynchronization+0x160>
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	681b      	ldr	r3, [r3, #0]
 800941e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009422:	d01d      	beq.n	8009460 <HAL_TIMEx_MasterConfigSynchronization+0x160>
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	681b      	ldr	r3, [r3, #0]
 8009428:	4a1b      	ldr	r2, [pc, #108]	; (8009498 <HAL_TIMEx_MasterConfigSynchronization+0x198>)
 800942a:	4293      	cmp	r3, r2
 800942c:	d018      	beq.n	8009460 <HAL_TIMEx_MasterConfigSynchronization+0x160>
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	681b      	ldr	r3, [r3, #0]
 8009432:	4a1a      	ldr	r2, [pc, #104]	; (800949c <HAL_TIMEx_MasterConfigSynchronization+0x19c>)
 8009434:	4293      	cmp	r3, r2
 8009436:	d013      	beq.n	8009460 <HAL_TIMEx_MasterConfigSynchronization+0x160>
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	681b      	ldr	r3, [r3, #0]
 800943c:	4a18      	ldr	r2, [pc, #96]	; (80094a0 <HAL_TIMEx_MasterConfigSynchronization+0x1a0>)
 800943e:	4293      	cmp	r3, r2
 8009440:	d00e      	beq.n	8009460 <HAL_TIMEx_MasterConfigSynchronization+0x160>
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	681b      	ldr	r3, [r3, #0]
 8009446:	4a19      	ldr	r2, [pc, #100]	; (80094ac <HAL_TIMEx_MasterConfigSynchronization+0x1ac>)
 8009448:	4293      	cmp	r3, r2
 800944a:	d009      	beq.n	8009460 <HAL_TIMEx_MasterConfigSynchronization+0x160>
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	681b      	ldr	r3, [r3, #0]
 8009450:	4a18      	ldr	r2, [pc, #96]	; (80094b4 <HAL_TIMEx_MasterConfigSynchronization+0x1b4>)
 8009452:	4293      	cmp	r3, r2
 8009454:	d004      	beq.n	8009460 <HAL_TIMEx_MasterConfigSynchronization+0x160>
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	681b      	ldr	r3, [r3, #0]
 800945a:	4a17      	ldr	r2, [pc, #92]	; (80094b8 <HAL_TIMEx_MasterConfigSynchronization+0x1b8>)
 800945c:	4293      	cmp	r3, r2
 800945e:	d10c      	bne.n	800947a <HAL_TIMEx_MasterConfigSynchronization+0x17a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009460:	68bb      	ldr	r3, [r7, #8]
 8009462:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009466:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009468:	683b      	ldr	r3, [r7, #0]
 800946a:	685b      	ldr	r3, [r3, #4]
 800946c:	68ba      	ldr	r2, [r7, #8]
 800946e:	4313      	orrs	r3, r2
 8009470:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	681b      	ldr	r3, [r3, #0]
 8009476:	68ba      	ldr	r2, [r7, #8]
 8009478:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	2201      	movs	r2, #1
 800947e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	2200      	movs	r2, #0
 8009486:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800948a:	2300      	movs	r3, #0
}
 800948c:	4618      	mov	r0, r3
 800948e:	3710      	adds	r7, #16
 8009490:	46bd      	mov	sp, r7
 8009492:	bd80      	pop	{r7, pc}
 8009494:	40010000 	.word	0x40010000
 8009498:	40000400 	.word	0x40000400
 800949c:	40000800 	.word	0x40000800
 80094a0:	40000c00 	.word	0x40000c00
 80094a4:	40001000 	.word	0x40001000
 80094a8:	40001400 	.word	0x40001400
 80094ac:	40010400 	.word	0x40010400
 80094b0:	0800a250 	.word	0x0800a250
 80094b4:	40014000 	.word	0x40014000
 80094b8:	40001800 	.word	0x40001800

080094bc <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80094bc:	b580      	push	{r7, lr}
 80094be:	b084      	sub	sp, #16
 80094c0:	af00      	add	r7, sp, #0
 80094c2:	6078      	str	r0, [r7, #4]
 80094c4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80094c6:	2300      	movs	r3, #0
 80094c8:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_BREAK_INSTANCE(htim->Instance));
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	681b      	ldr	r3, [r3, #0]
 80094ce:	4a5e      	ldr	r2, [pc, #376]	; (8009648 <HAL_TIMEx_ConfigBreakDeadTime+0x18c>)
 80094d0:	4293      	cmp	r3, r2
 80094d2:	d009      	beq.n	80094e8 <HAL_TIMEx_ConfigBreakDeadTime+0x2c>
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	681b      	ldr	r3, [r3, #0]
 80094d8:	4a5c      	ldr	r2, [pc, #368]	; (800964c <HAL_TIMEx_ConfigBreakDeadTime+0x190>)
 80094da:	4293      	cmp	r3, r2
 80094dc:	d004      	beq.n	80094e8 <HAL_TIMEx_ConfigBreakDeadTime+0x2c>
 80094de:	f240 61a1 	movw	r1, #1697	; 0x6a1
 80094e2:	485b      	ldr	r0, [pc, #364]	; (8009650 <HAL_TIMEx_ConfigBreakDeadTime+0x194>)
 80094e4:	f7f9 f993 	bl	800280e <assert_failed>
  assert_param(IS_TIM_OSSR_STATE(sBreakDeadTimeConfig->OffStateRunMode));
 80094e8:	683b      	ldr	r3, [r7, #0]
 80094ea:	681b      	ldr	r3, [r3, #0]
 80094ec:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80094f0:	d008      	beq.n	8009504 <HAL_TIMEx_ConfigBreakDeadTime+0x48>
 80094f2:	683b      	ldr	r3, [r7, #0]
 80094f4:	681b      	ldr	r3, [r3, #0]
 80094f6:	2b00      	cmp	r3, #0
 80094f8:	d004      	beq.n	8009504 <HAL_TIMEx_ConfigBreakDeadTime+0x48>
 80094fa:	f240 61a2 	movw	r1, #1698	; 0x6a2
 80094fe:	4854      	ldr	r0, [pc, #336]	; (8009650 <HAL_TIMEx_ConfigBreakDeadTime+0x194>)
 8009500:	f7f9 f985 	bl	800280e <assert_failed>
  assert_param(IS_TIM_OSSI_STATE(sBreakDeadTimeConfig->OffStateIDLEMode));
 8009504:	683b      	ldr	r3, [r7, #0]
 8009506:	685b      	ldr	r3, [r3, #4]
 8009508:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800950c:	d008      	beq.n	8009520 <HAL_TIMEx_ConfigBreakDeadTime+0x64>
 800950e:	683b      	ldr	r3, [r7, #0]
 8009510:	685b      	ldr	r3, [r3, #4]
 8009512:	2b00      	cmp	r3, #0
 8009514:	d004      	beq.n	8009520 <HAL_TIMEx_ConfigBreakDeadTime+0x64>
 8009516:	f240 61a3 	movw	r1, #1699	; 0x6a3
 800951a:	484d      	ldr	r0, [pc, #308]	; (8009650 <HAL_TIMEx_ConfigBreakDeadTime+0x194>)
 800951c:	f7f9 f977 	bl	800280e <assert_failed>
  assert_param(IS_TIM_LOCK_LEVEL(sBreakDeadTimeConfig->LockLevel));
 8009520:	683b      	ldr	r3, [r7, #0]
 8009522:	689b      	ldr	r3, [r3, #8]
 8009524:	2b00      	cmp	r3, #0
 8009526:	d013      	beq.n	8009550 <HAL_TIMEx_ConfigBreakDeadTime+0x94>
 8009528:	683b      	ldr	r3, [r7, #0]
 800952a:	689b      	ldr	r3, [r3, #8]
 800952c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009530:	d00e      	beq.n	8009550 <HAL_TIMEx_ConfigBreakDeadTime+0x94>
 8009532:	683b      	ldr	r3, [r7, #0]
 8009534:	689b      	ldr	r3, [r3, #8]
 8009536:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800953a:	d009      	beq.n	8009550 <HAL_TIMEx_ConfigBreakDeadTime+0x94>
 800953c:	683b      	ldr	r3, [r7, #0]
 800953e:	689b      	ldr	r3, [r3, #8]
 8009540:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009544:	d004      	beq.n	8009550 <HAL_TIMEx_ConfigBreakDeadTime+0x94>
 8009546:	f240 61a4 	movw	r1, #1700	; 0x6a4
 800954a:	4841      	ldr	r0, [pc, #260]	; (8009650 <HAL_TIMEx_ConfigBreakDeadTime+0x194>)
 800954c:	f7f9 f95f 	bl	800280e <assert_failed>
  assert_param(IS_TIM_DEADTIME(sBreakDeadTimeConfig->DeadTime));
 8009550:	683b      	ldr	r3, [r7, #0]
 8009552:	68db      	ldr	r3, [r3, #12]
 8009554:	2bff      	cmp	r3, #255	; 0xff
 8009556:	d904      	bls.n	8009562 <HAL_TIMEx_ConfigBreakDeadTime+0xa6>
 8009558:	f240 61a5 	movw	r1, #1701	; 0x6a5
 800955c:	483c      	ldr	r0, [pc, #240]	; (8009650 <HAL_TIMEx_ConfigBreakDeadTime+0x194>)
 800955e:	f7f9 f956 	bl	800280e <assert_failed>
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
 8009562:	683b      	ldr	r3, [r7, #0]
 8009564:	691b      	ldr	r3, [r3, #16]
 8009566:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800956a:	d008      	beq.n	800957e <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 800956c:	683b      	ldr	r3, [r7, #0]
 800956e:	691b      	ldr	r3, [r3, #16]
 8009570:	2b00      	cmp	r3, #0
 8009572:	d004      	beq.n	800957e <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 8009574:	f240 61a6 	movw	r1, #1702	; 0x6a6
 8009578:	4835      	ldr	r0, [pc, #212]	; (8009650 <HAL_TIMEx_ConfigBreakDeadTime+0x194>)
 800957a:	f7f9 f948 	bl	800280e <assert_failed>
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
 800957e:	683b      	ldr	r3, [r7, #0]
 8009580:	695b      	ldr	r3, [r3, #20]
 8009582:	2b00      	cmp	r3, #0
 8009584:	d009      	beq.n	800959a <HAL_TIMEx_ConfigBreakDeadTime+0xde>
 8009586:	683b      	ldr	r3, [r7, #0]
 8009588:	695b      	ldr	r3, [r3, #20]
 800958a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800958e:	d004      	beq.n	800959a <HAL_TIMEx_ConfigBreakDeadTime+0xde>
 8009590:	f240 61a7 	movw	r1, #1703	; 0x6a7
 8009594:	482e      	ldr	r0, [pc, #184]	; (8009650 <HAL_TIMEx_ConfigBreakDeadTime+0x194>)
 8009596:	f7f9 f93a 	bl	800280e <assert_failed>
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
 800959a:	683b      	ldr	r3, [r7, #0]
 800959c:	69db      	ldr	r3, [r3, #28]
 800959e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80095a2:	d008      	beq.n	80095b6 <HAL_TIMEx_ConfigBreakDeadTime+0xfa>
 80095a4:	683b      	ldr	r3, [r7, #0]
 80095a6:	69db      	ldr	r3, [r3, #28]
 80095a8:	2b00      	cmp	r3, #0
 80095aa:	d004      	beq.n	80095b6 <HAL_TIMEx_ConfigBreakDeadTime+0xfa>
 80095ac:	f44f 61d5 	mov.w	r1, #1704	; 0x6a8
 80095b0:	4827      	ldr	r0, [pc, #156]	; (8009650 <HAL_TIMEx_ConfigBreakDeadTime+0x194>)
 80095b2:	f7f9 f92c 	bl	800280e <assert_failed>

  /* Check input state */
  __HAL_LOCK(htim);
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80095bc:	2b01      	cmp	r3, #1
 80095be:	d101      	bne.n	80095c4 <HAL_TIMEx_ConfigBreakDeadTime+0x108>
 80095c0:	2302      	movs	r3, #2
 80095c2:	e03d      	b.n	8009640 <HAL_TIMEx_ConfigBreakDeadTime+0x184>
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	2201      	movs	r2, #1
 80095c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80095cc:	68fb      	ldr	r3, [r7, #12]
 80095ce:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80095d2:	683b      	ldr	r3, [r7, #0]
 80095d4:	68db      	ldr	r3, [r3, #12]
 80095d6:	4313      	orrs	r3, r2
 80095d8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80095da:	68fb      	ldr	r3, [r7, #12]
 80095dc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80095e0:	683b      	ldr	r3, [r7, #0]
 80095e2:	689b      	ldr	r3, [r3, #8]
 80095e4:	4313      	orrs	r3, r2
 80095e6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80095e8:	68fb      	ldr	r3, [r7, #12]
 80095ea:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80095ee:	683b      	ldr	r3, [r7, #0]
 80095f0:	685b      	ldr	r3, [r3, #4]
 80095f2:	4313      	orrs	r3, r2
 80095f4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80095f6:	68fb      	ldr	r3, [r7, #12]
 80095f8:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80095fc:	683b      	ldr	r3, [r7, #0]
 80095fe:	681b      	ldr	r3, [r3, #0]
 8009600:	4313      	orrs	r3, r2
 8009602:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8009604:	68fb      	ldr	r3, [r7, #12]
 8009606:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800960a:	683b      	ldr	r3, [r7, #0]
 800960c:	691b      	ldr	r3, [r3, #16]
 800960e:	4313      	orrs	r3, r2
 8009610:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8009612:	68fb      	ldr	r3, [r7, #12]
 8009614:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8009618:	683b      	ldr	r3, [r7, #0]
 800961a:	695b      	ldr	r3, [r3, #20]
 800961c:	4313      	orrs	r3, r2
 800961e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8009620:	68fb      	ldr	r3, [r7, #12]
 8009622:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8009626:	683b      	ldr	r3, [r7, #0]
 8009628:	69db      	ldr	r3, [r3, #28]
 800962a:	4313      	orrs	r3, r2
 800962c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	681b      	ldr	r3, [r3, #0]
 8009632:	68fa      	ldr	r2, [r7, #12]
 8009634:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	2200      	movs	r2, #0
 800963a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800963e:	2300      	movs	r3, #0
}
 8009640:	4618      	mov	r0, r3
 8009642:	3710      	adds	r7, #16
 8009644:	46bd      	mov	sp, r7
 8009646:	bd80      	pop	{r7, pc}
 8009648:	40010000 	.word	0x40010000
 800964c:	40010400 	.word	0x40010400
 8009650:	0800a250 	.word	0x0800a250

08009654 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009654:	b580      	push	{r7, lr}
 8009656:	b082      	sub	sp, #8
 8009658:	af00      	add	r7, sp, #0
 800965a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	2b00      	cmp	r3, #0
 8009660:	d101      	bne.n	8009666 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009662:	2301      	movs	r3, #1
 8009664:	e0be      	b.n	80097e4 <HAL_UART_Init+0x190>
  }

  /* Check the parameters */
  if (huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	699b      	ldr	r3, [r3, #24]
 800966a:	2b00      	cmp	r3, #0
 800966c:	d031      	beq.n	80096d2 <HAL_UART_Init+0x7e>
  {
    /* The hardware flow control is available only for USART1, USART2, USART3 and USART6.
       Except for STM32F446xx devices, that is available for USART1, USART2, USART3, USART6, UART4 and UART5.
    */
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	681b      	ldr	r3, [r3, #0]
 8009672:	4a5e      	ldr	r2, [pc, #376]	; (80097ec <HAL_UART_Init+0x198>)
 8009674:	4293      	cmp	r3, r2
 8009676:	d013      	beq.n	80096a0 <HAL_UART_Init+0x4c>
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	681b      	ldr	r3, [r3, #0]
 800967c:	4a5c      	ldr	r2, [pc, #368]	; (80097f0 <HAL_UART_Init+0x19c>)
 800967e:	4293      	cmp	r3, r2
 8009680:	d00e      	beq.n	80096a0 <HAL_UART_Init+0x4c>
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	681b      	ldr	r3, [r3, #0]
 8009686:	4a5b      	ldr	r2, [pc, #364]	; (80097f4 <HAL_UART_Init+0x1a0>)
 8009688:	4293      	cmp	r3, r2
 800968a:	d009      	beq.n	80096a0 <HAL_UART_Init+0x4c>
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	681b      	ldr	r3, [r3, #0]
 8009690:	4a59      	ldr	r2, [pc, #356]	; (80097f8 <HAL_UART_Init+0x1a4>)
 8009692:	4293      	cmp	r3, r2
 8009694:	d004      	beq.n	80096a0 <HAL_UART_Init+0x4c>
 8009696:	f240 114b 	movw	r1, #331	; 0x14b
 800969a:	4858      	ldr	r0, [pc, #352]	; (80097fc <HAL_UART_Init+0x1a8>)
 800969c:	f7f9 f8b7 	bl	800280e <assert_failed>
    assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	699b      	ldr	r3, [r3, #24]
 80096a4:	2b00      	cmp	r3, #0
 80096a6:	d041      	beq.n	800972c <HAL_UART_Init+0xd8>
 80096a8:	687b      	ldr	r3, [r7, #4]
 80096aa:	699b      	ldr	r3, [r3, #24]
 80096ac:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80096b0:	d03c      	beq.n	800972c <HAL_UART_Init+0xd8>
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	699b      	ldr	r3, [r3, #24]
 80096b6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80096ba:	d037      	beq.n	800972c <HAL_UART_Init+0xd8>
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	699b      	ldr	r3, [r3, #24]
 80096c0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80096c4:	d032      	beq.n	800972c <HAL_UART_Init+0xd8>
 80096c6:	f44f 71a6 	mov.w	r1, #332	; 0x14c
 80096ca:	484c      	ldr	r0, [pc, #304]	; (80097fc <HAL_UART_Init+0x1a8>)
 80096cc:	f7f9 f89f 	bl	800280e <assert_failed>
 80096d0:	e02c      	b.n	800972c <HAL_UART_Init+0xd8>
  }
  else
  {
    assert_param(IS_UART_INSTANCE(huart->Instance));
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	681b      	ldr	r3, [r3, #0]
 80096d6:	4a45      	ldr	r2, [pc, #276]	; (80097ec <HAL_UART_Init+0x198>)
 80096d8:	4293      	cmp	r3, r2
 80096da:	d027      	beq.n	800972c <HAL_UART_Init+0xd8>
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	681b      	ldr	r3, [r3, #0]
 80096e0:	4a43      	ldr	r2, [pc, #268]	; (80097f0 <HAL_UART_Init+0x19c>)
 80096e2:	4293      	cmp	r3, r2
 80096e4:	d022      	beq.n	800972c <HAL_UART_Init+0xd8>
 80096e6:	687b      	ldr	r3, [r7, #4]
 80096e8:	681b      	ldr	r3, [r3, #0]
 80096ea:	4a42      	ldr	r2, [pc, #264]	; (80097f4 <HAL_UART_Init+0x1a0>)
 80096ec:	4293      	cmp	r3, r2
 80096ee:	d01d      	beq.n	800972c <HAL_UART_Init+0xd8>
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	681b      	ldr	r3, [r3, #0]
 80096f4:	4a42      	ldr	r2, [pc, #264]	; (8009800 <HAL_UART_Init+0x1ac>)
 80096f6:	4293      	cmp	r3, r2
 80096f8:	d018      	beq.n	800972c <HAL_UART_Init+0xd8>
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	681b      	ldr	r3, [r3, #0]
 80096fe:	4a41      	ldr	r2, [pc, #260]	; (8009804 <HAL_UART_Init+0x1b0>)
 8009700:	4293      	cmp	r3, r2
 8009702:	d013      	beq.n	800972c <HAL_UART_Init+0xd8>
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	681b      	ldr	r3, [r3, #0]
 8009708:	4a3b      	ldr	r2, [pc, #236]	; (80097f8 <HAL_UART_Init+0x1a4>)
 800970a:	4293      	cmp	r3, r2
 800970c:	d00e      	beq.n	800972c <HAL_UART_Init+0xd8>
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	681b      	ldr	r3, [r3, #0]
 8009712:	4a3d      	ldr	r2, [pc, #244]	; (8009808 <HAL_UART_Init+0x1b4>)
 8009714:	4293      	cmp	r3, r2
 8009716:	d009      	beq.n	800972c <HAL_UART_Init+0xd8>
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	681b      	ldr	r3, [r3, #0]
 800971c:	4a3b      	ldr	r2, [pc, #236]	; (800980c <HAL_UART_Init+0x1b8>)
 800971e:	4293      	cmp	r3, r2
 8009720:	d004      	beq.n	800972c <HAL_UART_Init+0xd8>
 8009722:	f44f 71a8 	mov.w	r1, #336	; 0x150
 8009726:	4835      	ldr	r0, [pc, #212]	; (80097fc <HAL_UART_Init+0x1a8>)
 8009728:	f7f9 f871 	bl	800280e <assert_failed>
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	689b      	ldr	r3, [r3, #8]
 8009730:	2b00      	cmp	r3, #0
 8009732:	d009      	beq.n	8009748 <HAL_UART_Init+0xf4>
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	689b      	ldr	r3, [r3, #8]
 8009738:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800973c:	d004      	beq.n	8009748 <HAL_UART_Init+0xf4>
 800973e:	f44f 71a9 	mov.w	r1, #338	; 0x152
 8009742:	482e      	ldr	r0, [pc, #184]	; (80097fc <HAL_UART_Init+0x1a8>)
 8009744:	f7f9 f863 	bl	800280e <assert_failed>
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	69db      	ldr	r3, [r3, #28]
 800974c:	2b00      	cmp	r3, #0
 800974e:	d009      	beq.n	8009764 <HAL_UART_Init+0x110>
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	69db      	ldr	r3, [r3, #28]
 8009754:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009758:	d004      	beq.n	8009764 <HAL_UART_Init+0x110>
 800975a:	f240 1153 	movw	r1, #339	; 0x153
 800975e:	4827      	ldr	r0, [pc, #156]	; (80097fc <HAL_UART_Init+0x1a8>)
 8009760:	f7f9 f855 	bl	800280e <assert_failed>

  if (huart->gState == HAL_UART_STATE_RESET)
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800976a:	b2db      	uxtb	r3, r3
 800976c:	2b00      	cmp	r3, #0
 800976e:	d106      	bne.n	800977e <HAL_UART_Init+0x12a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	2200      	movs	r2, #0
 8009774:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009778:	6878      	ldr	r0, [r7, #4]
 800977a:	f7f9 fcd1 	bl	8003120 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	2224      	movs	r2, #36	; 0x24
 8009782:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	681b      	ldr	r3, [r3, #0]
 800978a:	68da      	ldr	r2, [r3, #12]
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	681b      	ldr	r3, [r3, #0]
 8009790:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8009794:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8009796:	6878      	ldr	r0, [r7, #4]
 8009798:	f000 f83a 	bl	8009810 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	681b      	ldr	r3, [r3, #0]
 80097a0:	691a      	ldr	r2, [r3, #16]
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	681b      	ldr	r3, [r3, #0]
 80097a6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80097aa:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	681b      	ldr	r3, [r3, #0]
 80097b0:	695a      	ldr	r2, [r3, #20]
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	681b      	ldr	r3, [r3, #0]
 80097b6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80097ba:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	681b      	ldr	r3, [r3, #0]
 80097c0:	68da      	ldr	r2, [r3, #12]
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	681b      	ldr	r3, [r3, #0]
 80097c6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80097ca:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	2200      	movs	r2, #0
 80097d0:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	2220      	movs	r2, #32
 80097d6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	2220      	movs	r2, #32
 80097de:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 80097e2:	2300      	movs	r3, #0
}
 80097e4:	4618      	mov	r0, r3
 80097e6:	3708      	adds	r7, #8
 80097e8:	46bd      	mov	sp, r7
 80097ea:	bd80      	pop	{r7, pc}
 80097ec:	40011000 	.word	0x40011000
 80097f0:	40004400 	.word	0x40004400
 80097f4:	40004800 	.word	0x40004800
 80097f8:	40011400 	.word	0x40011400
 80097fc:	0800a28c 	.word	0x0800a28c
 8009800:	40004c00 	.word	0x40004c00
 8009804:	40005000 	.word	0x40005000
 8009808:	40007800 	.word	0x40007800
 800980c:	40007c00 	.word	0x40007c00

08009810 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009810:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009814:	b0bd      	sub	sp, #244	; 0xf4
 8009816:	af00      	add	r7, sp, #0
 8009818:	f8c7 00e4 	str.w	r0, [r7, #228]	; 0xe4
  uint32_t tmpreg;
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 800981c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009820:	685a      	ldr	r2, [r3, #4]
 8009822:	4bae      	ldr	r3, [pc, #696]	; (8009adc <UART_SetConfig+0x2cc>)
 8009824:	429a      	cmp	r2, r3
 8009826:	d904      	bls.n	8009832 <UART_SetConfig+0x22>
 8009828:	f640 31fb 	movw	r1, #3067	; 0xbfb
 800982c:	48ac      	ldr	r0, [pc, #688]	; (8009ae0 <UART_SetConfig+0x2d0>)
 800982e:	f7f8 ffee 	bl	800280e <assert_failed>
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 8009832:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009836:	68db      	ldr	r3, [r3, #12]
 8009838:	2b00      	cmp	r3, #0
 800983a:	d00a      	beq.n	8009852 <UART_SetConfig+0x42>
 800983c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009840:	68db      	ldr	r3, [r3, #12]
 8009842:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009846:	d004      	beq.n	8009852 <UART_SetConfig+0x42>
 8009848:	f640 31fc 	movw	r1, #3068	; 0xbfc
 800984c:	48a4      	ldr	r0, [pc, #656]	; (8009ae0 <UART_SetConfig+0x2d0>)
 800984e:	f7f8 ffde 	bl	800280e <assert_failed>
  assert_param(IS_UART_PARITY(huart->Init.Parity));
 8009852:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009856:	691b      	ldr	r3, [r3, #16]
 8009858:	2b00      	cmp	r3, #0
 800985a:	d010      	beq.n	800987e <UART_SetConfig+0x6e>
 800985c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009860:	691b      	ldr	r3, [r3, #16]
 8009862:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009866:	d00a      	beq.n	800987e <UART_SetConfig+0x6e>
 8009868:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800986c:	691b      	ldr	r3, [r3, #16]
 800986e:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8009872:	d004      	beq.n	800987e <UART_SetConfig+0x6e>
 8009874:	f640 31fd 	movw	r1, #3069	; 0xbfd
 8009878:	4899      	ldr	r0, [pc, #612]	; (8009ae0 <UART_SetConfig+0x2d0>)
 800987a:	f7f8 ffc8 	bl	800280e <assert_failed>
  assert_param(IS_UART_MODE(huart->Init.Mode));
 800987e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009882:	695a      	ldr	r2, [r3, #20]
 8009884:	f64f 73f3 	movw	r3, #65523	; 0xfff3
 8009888:	4013      	ands	r3, r2
 800988a:	2b00      	cmp	r3, #0
 800988c:	d104      	bne.n	8009898 <UART_SetConfig+0x88>
 800988e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009892:	695b      	ldr	r3, [r3, #20]
 8009894:	2b00      	cmp	r3, #0
 8009896:	d104      	bne.n	80098a2 <UART_SetConfig+0x92>
 8009898:	f640 31fe 	movw	r1, #3070	; 0xbfe
 800989c:	4890      	ldr	r0, [pc, #576]	; (8009ae0 <UART_SetConfig+0x2d0>)
 800989e:	f7f8 ffb6 	bl	800280e <assert_failed>

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80098a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80098a6:	681b      	ldr	r3, [r3, #0]
 80098a8:	691b      	ldr	r3, [r3, #16]
 80098aa:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80098ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80098b2:	68d9      	ldr	r1, [r3, #12]
 80098b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80098b8:	681a      	ldr	r2, [r3, #0]
 80098ba:	ea40 0301 	orr.w	r3, r0, r1
 80098be:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80098c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80098c4:	689a      	ldr	r2, [r3, #8]
 80098c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80098ca:	691b      	ldr	r3, [r3, #16]
 80098cc:	431a      	orrs	r2, r3
 80098ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80098d2:	695b      	ldr	r3, [r3, #20]
 80098d4:	431a      	orrs	r2, r3
 80098d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80098da:	69db      	ldr	r3, [r3, #28]
 80098dc:	4313      	orrs	r3, r2
 80098de:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  MODIFY_REG(huart->Instance->CR1,
 80098e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80098e6:	681b      	ldr	r3, [r3, #0]
 80098e8:	68db      	ldr	r3, [r3, #12]
 80098ea:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80098ee:	f021 010c 	bic.w	r1, r1, #12
 80098f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80098f6:	681a      	ldr	r2, [r3, #0]
 80098f8:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 80098fc:	430b      	orrs	r3, r1
 80098fe:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8009900:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009904:	681b      	ldr	r3, [r3, #0]
 8009906:	695b      	ldr	r3, [r3, #20]
 8009908:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800990c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009910:	6999      	ldr	r1, [r3, #24]
 8009912:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009916:	681a      	ldr	r2, [r3, #0]
 8009918:	ea40 0301 	orr.w	r3, r0, r1
 800991c:	6153      	str	r3, [r2, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800991e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009922:	69db      	ldr	r3, [r3, #28]
 8009924:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009928:	f040 81a9 	bne.w	8009c7e <UART_SetConfig+0x46e>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800992c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009930:	681a      	ldr	r2, [r3, #0]
 8009932:	4b6c      	ldr	r3, [pc, #432]	; (8009ae4 <UART_SetConfig+0x2d4>)
 8009934:	429a      	cmp	r2, r3
 8009936:	d006      	beq.n	8009946 <UART_SetConfig+0x136>
 8009938:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800993c:	681a      	ldr	r2, [r3, #0]
 800993e:	4b6a      	ldr	r3, [pc, #424]	; (8009ae8 <UART_SetConfig+0x2d8>)
 8009940:	429a      	cmp	r2, r3
 8009942:	f040 80d5 	bne.w	8009af0 <UART_SetConfig+0x2e0>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8009946:	f7fc ff9f 	bl	8006888 <HAL_RCC_GetPCLK2Freq>
 800994a:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800994e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8009952:	461c      	mov	r4, r3
 8009954:	f04f 0500 	mov.w	r5, #0
 8009958:	4622      	mov	r2, r4
 800995a:	462b      	mov	r3, r5
 800995c:	1891      	adds	r1, r2, r2
 800995e:	f8c7 1088 	str.w	r1, [r7, #136]	; 0x88
 8009962:	415b      	adcs	r3, r3
 8009964:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8009968:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 800996c:	1912      	adds	r2, r2, r4
 800996e:	eb45 0303 	adc.w	r3, r5, r3
 8009972:	f04f 0000 	mov.w	r0, #0
 8009976:	f04f 0100 	mov.w	r1, #0
 800997a:	00d9      	lsls	r1, r3, #3
 800997c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8009980:	00d0      	lsls	r0, r2, #3
 8009982:	4602      	mov	r2, r0
 8009984:	460b      	mov	r3, r1
 8009986:	1911      	adds	r1, r2, r4
 8009988:	f8c7 10d8 	str.w	r1, [r7, #216]	; 0xd8
 800998c:	416b      	adcs	r3, r5
 800998e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8009992:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009996:	685b      	ldr	r3, [r3, #4]
 8009998:	461a      	mov	r2, r3
 800999a:	f04f 0300 	mov.w	r3, #0
 800999e:	1891      	adds	r1, r2, r2
 80099a0:	f8c7 1080 	str.w	r1, [r7, #128]	; 0x80
 80099a4:	415b      	adcs	r3, r3
 80099a6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80099aa:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 80099ae:	e9d7 0136 	ldrd	r0, r1, [r7, #216]	; 0xd8
 80099b2:	f7f7 f90b 	bl	8000bcc <__aeabi_uldivmod>
 80099b6:	4602      	mov	r2, r0
 80099b8:	460b      	mov	r3, r1
 80099ba:	4b4c      	ldr	r3, [pc, #304]	; (8009aec <UART_SetConfig+0x2dc>)
 80099bc:	fba3 2302 	umull	r2, r3, r3, r2
 80099c0:	095b      	lsrs	r3, r3, #5
 80099c2:	011e      	lsls	r6, r3, #4
 80099c4:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80099c8:	461c      	mov	r4, r3
 80099ca:	f04f 0500 	mov.w	r5, #0
 80099ce:	4622      	mov	r2, r4
 80099d0:	462b      	mov	r3, r5
 80099d2:	1891      	adds	r1, r2, r2
 80099d4:	67b9      	str	r1, [r7, #120]	; 0x78
 80099d6:	415b      	adcs	r3, r3
 80099d8:	67fb      	str	r3, [r7, #124]	; 0x7c
 80099da:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 80099de:	1912      	adds	r2, r2, r4
 80099e0:	eb45 0303 	adc.w	r3, r5, r3
 80099e4:	f04f 0000 	mov.w	r0, #0
 80099e8:	f04f 0100 	mov.w	r1, #0
 80099ec:	00d9      	lsls	r1, r3, #3
 80099ee:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80099f2:	00d0      	lsls	r0, r2, #3
 80099f4:	4602      	mov	r2, r0
 80099f6:	460b      	mov	r3, r1
 80099f8:	1911      	adds	r1, r2, r4
 80099fa:	f8c7 10d0 	str.w	r1, [r7, #208]	; 0xd0
 80099fe:	416b      	adcs	r3, r5
 8009a00:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8009a04:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009a08:	685b      	ldr	r3, [r3, #4]
 8009a0a:	461a      	mov	r2, r3
 8009a0c:	f04f 0300 	mov.w	r3, #0
 8009a10:	1891      	adds	r1, r2, r2
 8009a12:	6739      	str	r1, [r7, #112]	; 0x70
 8009a14:	415b      	adcs	r3, r3
 8009a16:	677b      	str	r3, [r7, #116]	; 0x74
 8009a18:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8009a1c:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	; 0xd0
 8009a20:	f7f7 f8d4 	bl	8000bcc <__aeabi_uldivmod>
 8009a24:	4602      	mov	r2, r0
 8009a26:	460b      	mov	r3, r1
 8009a28:	4b30      	ldr	r3, [pc, #192]	; (8009aec <UART_SetConfig+0x2dc>)
 8009a2a:	fba3 1302 	umull	r1, r3, r3, r2
 8009a2e:	095b      	lsrs	r3, r3, #5
 8009a30:	2164      	movs	r1, #100	; 0x64
 8009a32:	fb01 f303 	mul.w	r3, r1, r3
 8009a36:	1ad3      	subs	r3, r2, r3
 8009a38:	00db      	lsls	r3, r3, #3
 8009a3a:	3332      	adds	r3, #50	; 0x32
 8009a3c:	4a2b      	ldr	r2, [pc, #172]	; (8009aec <UART_SetConfig+0x2dc>)
 8009a3e:	fba2 2303 	umull	r2, r3, r2, r3
 8009a42:	095b      	lsrs	r3, r3, #5
 8009a44:	005b      	lsls	r3, r3, #1
 8009a46:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8009a4a:	441e      	add	r6, r3
 8009a4c:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8009a50:	4618      	mov	r0, r3
 8009a52:	f04f 0100 	mov.w	r1, #0
 8009a56:	4602      	mov	r2, r0
 8009a58:	460b      	mov	r3, r1
 8009a5a:	1894      	adds	r4, r2, r2
 8009a5c:	66bc      	str	r4, [r7, #104]	; 0x68
 8009a5e:	415b      	adcs	r3, r3
 8009a60:	66fb      	str	r3, [r7, #108]	; 0x6c
 8009a62:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 8009a66:	1812      	adds	r2, r2, r0
 8009a68:	eb41 0303 	adc.w	r3, r1, r3
 8009a6c:	f04f 0400 	mov.w	r4, #0
 8009a70:	f04f 0500 	mov.w	r5, #0
 8009a74:	00dd      	lsls	r5, r3, #3
 8009a76:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8009a7a:	00d4      	lsls	r4, r2, #3
 8009a7c:	4622      	mov	r2, r4
 8009a7e:	462b      	mov	r3, r5
 8009a80:	1814      	adds	r4, r2, r0
 8009a82:	f8c7 40c8 	str.w	r4, [r7, #200]	; 0xc8
 8009a86:	414b      	adcs	r3, r1
 8009a88:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8009a8c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009a90:	685b      	ldr	r3, [r3, #4]
 8009a92:	461a      	mov	r2, r3
 8009a94:	f04f 0300 	mov.w	r3, #0
 8009a98:	1891      	adds	r1, r2, r2
 8009a9a:	6639      	str	r1, [r7, #96]	; 0x60
 8009a9c:	415b      	adcs	r3, r3
 8009a9e:	667b      	str	r3, [r7, #100]	; 0x64
 8009aa0:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8009aa4:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8009aa8:	f7f7 f890 	bl	8000bcc <__aeabi_uldivmod>
 8009aac:	4602      	mov	r2, r0
 8009aae:	460b      	mov	r3, r1
 8009ab0:	4b0e      	ldr	r3, [pc, #56]	; (8009aec <UART_SetConfig+0x2dc>)
 8009ab2:	fba3 1302 	umull	r1, r3, r3, r2
 8009ab6:	095b      	lsrs	r3, r3, #5
 8009ab8:	2164      	movs	r1, #100	; 0x64
 8009aba:	fb01 f303 	mul.w	r3, r1, r3
 8009abe:	1ad3      	subs	r3, r2, r3
 8009ac0:	00db      	lsls	r3, r3, #3
 8009ac2:	3332      	adds	r3, #50	; 0x32
 8009ac4:	4a09      	ldr	r2, [pc, #36]	; (8009aec <UART_SetConfig+0x2dc>)
 8009ac6:	fba2 2303 	umull	r2, r3, r2, r3
 8009aca:	095b      	lsrs	r3, r3, #5
 8009acc:	f003 0207 	and.w	r2, r3, #7
 8009ad0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009ad4:	681b      	ldr	r3, [r3, #0]
 8009ad6:	4432      	add	r2, r6
 8009ad8:	609a      	str	r2, [r3, #8]
 8009ada:	e277      	b.n	8009fcc <UART_SetConfig+0x7bc>
 8009adc:	00a037a0 	.word	0x00a037a0
 8009ae0:	0800a28c 	.word	0x0800a28c
 8009ae4:	40011000 	.word	0x40011000
 8009ae8:	40011400 	.word	0x40011400
 8009aec:	51eb851f 	.word	0x51eb851f
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8009af0:	f7fc feb6 	bl	8006860 <HAL_RCC_GetPCLK1Freq>
 8009af4:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009af8:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8009afc:	461c      	mov	r4, r3
 8009afe:	f04f 0500 	mov.w	r5, #0
 8009b02:	4622      	mov	r2, r4
 8009b04:	462b      	mov	r3, r5
 8009b06:	1891      	adds	r1, r2, r2
 8009b08:	65b9      	str	r1, [r7, #88]	; 0x58
 8009b0a:	415b      	adcs	r3, r3
 8009b0c:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009b0e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8009b12:	1912      	adds	r2, r2, r4
 8009b14:	eb45 0303 	adc.w	r3, r5, r3
 8009b18:	f04f 0000 	mov.w	r0, #0
 8009b1c:	f04f 0100 	mov.w	r1, #0
 8009b20:	00d9      	lsls	r1, r3, #3
 8009b22:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8009b26:	00d0      	lsls	r0, r2, #3
 8009b28:	4602      	mov	r2, r0
 8009b2a:	460b      	mov	r3, r1
 8009b2c:	1911      	adds	r1, r2, r4
 8009b2e:	f8c7 10c0 	str.w	r1, [r7, #192]	; 0xc0
 8009b32:	416b      	adcs	r3, r5
 8009b34:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8009b38:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009b3c:	685b      	ldr	r3, [r3, #4]
 8009b3e:	461a      	mov	r2, r3
 8009b40:	f04f 0300 	mov.w	r3, #0
 8009b44:	1891      	adds	r1, r2, r2
 8009b46:	6539      	str	r1, [r7, #80]	; 0x50
 8009b48:	415b      	adcs	r3, r3
 8009b4a:	657b      	str	r3, [r7, #84]	; 0x54
 8009b4c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8009b50:	e9d7 0130 	ldrd	r0, r1, [r7, #192]	; 0xc0
 8009b54:	f7f7 f83a 	bl	8000bcc <__aeabi_uldivmod>
 8009b58:	4602      	mov	r2, r0
 8009b5a:	460b      	mov	r3, r1
 8009b5c:	4bb3      	ldr	r3, [pc, #716]	; (8009e2c <UART_SetConfig+0x61c>)
 8009b5e:	fba3 2302 	umull	r2, r3, r3, r2
 8009b62:	095b      	lsrs	r3, r3, #5
 8009b64:	011e      	lsls	r6, r3, #4
 8009b66:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8009b6a:	461c      	mov	r4, r3
 8009b6c:	f04f 0500 	mov.w	r5, #0
 8009b70:	4622      	mov	r2, r4
 8009b72:	462b      	mov	r3, r5
 8009b74:	1891      	adds	r1, r2, r2
 8009b76:	64b9      	str	r1, [r7, #72]	; 0x48
 8009b78:	415b      	adcs	r3, r3
 8009b7a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009b7c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8009b80:	1912      	adds	r2, r2, r4
 8009b82:	eb45 0303 	adc.w	r3, r5, r3
 8009b86:	f04f 0000 	mov.w	r0, #0
 8009b8a:	f04f 0100 	mov.w	r1, #0
 8009b8e:	00d9      	lsls	r1, r3, #3
 8009b90:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8009b94:	00d0      	lsls	r0, r2, #3
 8009b96:	4602      	mov	r2, r0
 8009b98:	460b      	mov	r3, r1
 8009b9a:	1911      	adds	r1, r2, r4
 8009b9c:	f8c7 10b8 	str.w	r1, [r7, #184]	; 0xb8
 8009ba0:	416b      	adcs	r3, r5
 8009ba2:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8009ba6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009baa:	685b      	ldr	r3, [r3, #4]
 8009bac:	461a      	mov	r2, r3
 8009bae:	f04f 0300 	mov.w	r3, #0
 8009bb2:	1891      	adds	r1, r2, r2
 8009bb4:	6439      	str	r1, [r7, #64]	; 0x40
 8009bb6:	415b      	adcs	r3, r3
 8009bb8:	647b      	str	r3, [r7, #68]	; 0x44
 8009bba:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8009bbe:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 8009bc2:	f7f7 f803 	bl	8000bcc <__aeabi_uldivmod>
 8009bc6:	4602      	mov	r2, r0
 8009bc8:	460b      	mov	r3, r1
 8009bca:	4b98      	ldr	r3, [pc, #608]	; (8009e2c <UART_SetConfig+0x61c>)
 8009bcc:	fba3 1302 	umull	r1, r3, r3, r2
 8009bd0:	095b      	lsrs	r3, r3, #5
 8009bd2:	2164      	movs	r1, #100	; 0x64
 8009bd4:	fb01 f303 	mul.w	r3, r1, r3
 8009bd8:	1ad3      	subs	r3, r2, r3
 8009bda:	00db      	lsls	r3, r3, #3
 8009bdc:	3332      	adds	r3, #50	; 0x32
 8009bde:	4a93      	ldr	r2, [pc, #588]	; (8009e2c <UART_SetConfig+0x61c>)
 8009be0:	fba2 2303 	umull	r2, r3, r2, r3
 8009be4:	095b      	lsrs	r3, r3, #5
 8009be6:	005b      	lsls	r3, r3, #1
 8009be8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8009bec:	441e      	add	r6, r3
 8009bee:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8009bf2:	4618      	mov	r0, r3
 8009bf4:	f04f 0100 	mov.w	r1, #0
 8009bf8:	4602      	mov	r2, r0
 8009bfa:	460b      	mov	r3, r1
 8009bfc:	1894      	adds	r4, r2, r2
 8009bfe:	63bc      	str	r4, [r7, #56]	; 0x38
 8009c00:	415b      	adcs	r3, r3
 8009c02:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009c04:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8009c08:	1812      	adds	r2, r2, r0
 8009c0a:	eb41 0303 	adc.w	r3, r1, r3
 8009c0e:	f04f 0400 	mov.w	r4, #0
 8009c12:	f04f 0500 	mov.w	r5, #0
 8009c16:	00dd      	lsls	r5, r3, #3
 8009c18:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8009c1c:	00d4      	lsls	r4, r2, #3
 8009c1e:	4622      	mov	r2, r4
 8009c20:	462b      	mov	r3, r5
 8009c22:	1814      	adds	r4, r2, r0
 8009c24:	f8c7 40b0 	str.w	r4, [r7, #176]	; 0xb0
 8009c28:	414b      	adcs	r3, r1
 8009c2a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8009c2e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009c32:	685b      	ldr	r3, [r3, #4]
 8009c34:	461a      	mov	r2, r3
 8009c36:	f04f 0300 	mov.w	r3, #0
 8009c3a:	1891      	adds	r1, r2, r2
 8009c3c:	6339      	str	r1, [r7, #48]	; 0x30
 8009c3e:	415b      	adcs	r3, r3
 8009c40:	637b      	str	r3, [r7, #52]	; 0x34
 8009c42:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8009c46:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8009c4a:	f7f6 ffbf 	bl	8000bcc <__aeabi_uldivmod>
 8009c4e:	4602      	mov	r2, r0
 8009c50:	460b      	mov	r3, r1
 8009c52:	4b76      	ldr	r3, [pc, #472]	; (8009e2c <UART_SetConfig+0x61c>)
 8009c54:	fba3 1302 	umull	r1, r3, r3, r2
 8009c58:	095b      	lsrs	r3, r3, #5
 8009c5a:	2164      	movs	r1, #100	; 0x64
 8009c5c:	fb01 f303 	mul.w	r3, r1, r3
 8009c60:	1ad3      	subs	r3, r2, r3
 8009c62:	00db      	lsls	r3, r3, #3
 8009c64:	3332      	adds	r3, #50	; 0x32
 8009c66:	4a71      	ldr	r2, [pc, #452]	; (8009e2c <UART_SetConfig+0x61c>)
 8009c68:	fba2 2303 	umull	r2, r3, r2, r3
 8009c6c:	095b      	lsrs	r3, r3, #5
 8009c6e:	f003 0207 	and.w	r2, r3, #7
 8009c72:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009c76:	681b      	ldr	r3, [r3, #0]
 8009c78:	4432      	add	r2, r6
 8009c7a:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8009c7c:	e1a6      	b.n	8009fcc <UART_SetConfig+0x7bc>
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8009c7e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009c82:	681a      	ldr	r2, [r3, #0]
 8009c84:	4b6a      	ldr	r3, [pc, #424]	; (8009e30 <UART_SetConfig+0x620>)
 8009c86:	429a      	cmp	r2, r3
 8009c88:	d006      	beq.n	8009c98 <UART_SetConfig+0x488>
 8009c8a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009c8e:	681a      	ldr	r2, [r3, #0]
 8009c90:	4b68      	ldr	r3, [pc, #416]	; (8009e34 <UART_SetConfig+0x624>)
 8009c92:	429a      	cmp	r2, r3
 8009c94:	f040 80d0 	bne.w	8009e38 <UART_SetConfig+0x628>
      pclk = HAL_RCC_GetPCLK2Freq();
 8009c98:	f7fc fdf6 	bl	8006888 <HAL_RCC_GetPCLK2Freq>
 8009c9c:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009ca0:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8009ca4:	461c      	mov	r4, r3
 8009ca6:	f04f 0500 	mov.w	r5, #0
 8009caa:	4622      	mov	r2, r4
 8009cac:	462b      	mov	r3, r5
 8009cae:	1891      	adds	r1, r2, r2
 8009cb0:	62b9      	str	r1, [r7, #40]	; 0x28
 8009cb2:	415b      	adcs	r3, r3
 8009cb4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009cb6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8009cba:	1912      	adds	r2, r2, r4
 8009cbc:	eb45 0303 	adc.w	r3, r5, r3
 8009cc0:	f04f 0000 	mov.w	r0, #0
 8009cc4:	f04f 0100 	mov.w	r1, #0
 8009cc8:	00d9      	lsls	r1, r3, #3
 8009cca:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8009cce:	00d0      	lsls	r0, r2, #3
 8009cd0:	4602      	mov	r2, r0
 8009cd2:	460b      	mov	r3, r1
 8009cd4:	eb12 0a04 	adds.w	sl, r2, r4
 8009cd8:	eb43 0b05 	adc.w	fp, r3, r5
 8009cdc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009ce0:	685b      	ldr	r3, [r3, #4]
 8009ce2:	4618      	mov	r0, r3
 8009ce4:	f04f 0100 	mov.w	r1, #0
 8009ce8:	f04f 0200 	mov.w	r2, #0
 8009cec:	f04f 0300 	mov.w	r3, #0
 8009cf0:	008b      	lsls	r3, r1, #2
 8009cf2:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8009cf6:	0082      	lsls	r2, r0, #2
 8009cf8:	4650      	mov	r0, sl
 8009cfa:	4659      	mov	r1, fp
 8009cfc:	f7f6 ff66 	bl	8000bcc <__aeabi_uldivmod>
 8009d00:	4602      	mov	r2, r0
 8009d02:	460b      	mov	r3, r1
 8009d04:	4b49      	ldr	r3, [pc, #292]	; (8009e2c <UART_SetConfig+0x61c>)
 8009d06:	fba3 2302 	umull	r2, r3, r3, r2
 8009d0a:	095b      	lsrs	r3, r3, #5
 8009d0c:	011e      	lsls	r6, r3, #4
 8009d0e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8009d12:	4618      	mov	r0, r3
 8009d14:	f04f 0100 	mov.w	r1, #0
 8009d18:	4602      	mov	r2, r0
 8009d1a:	460b      	mov	r3, r1
 8009d1c:	1894      	adds	r4, r2, r2
 8009d1e:	623c      	str	r4, [r7, #32]
 8009d20:	415b      	adcs	r3, r3
 8009d22:	627b      	str	r3, [r7, #36]	; 0x24
 8009d24:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8009d28:	1812      	adds	r2, r2, r0
 8009d2a:	eb41 0303 	adc.w	r3, r1, r3
 8009d2e:	f04f 0400 	mov.w	r4, #0
 8009d32:	f04f 0500 	mov.w	r5, #0
 8009d36:	00dd      	lsls	r5, r3, #3
 8009d38:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8009d3c:	00d4      	lsls	r4, r2, #3
 8009d3e:	4622      	mov	r2, r4
 8009d40:	462b      	mov	r3, r5
 8009d42:	1814      	adds	r4, r2, r0
 8009d44:	f8c7 40a8 	str.w	r4, [r7, #168]	; 0xa8
 8009d48:	414b      	adcs	r3, r1
 8009d4a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8009d4e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009d52:	685b      	ldr	r3, [r3, #4]
 8009d54:	4618      	mov	r0, r3
 8009d56:	f04f 0100 	mov.w	r1, #0
 8009d5a:	f04f 0200 	mov.w	r2, #0
 8009d5e:	f04f 0300 	mov.w	r3, #0
 8009d62:	008b      	lsls	r3, r1, #2
 8009d64:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8009d68:	0082      	lsls	r2, r0, #2
 8009d6a:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	; 0xa8
 8009d6e:	f7f6 ff2d 	bl	8000bcc <__aeabi_uldivmod>
 8009d72:	4602      	mov	r2, r0
 8009d74:	460b      	mov	r3, r1
 8009d76:	4b2d      	ldr	r3, [pc, #180]	; (8009e2c <UART_SetConfig+0x61c>)
 8009d78:	fba3 1302 	umull	r1, r3, r3, r2
 8009d7c:	095b      	lsrs	r3, r3, #5
 8009d7e:	2164      	movs	r1, #100	; 0x64
 8009d80:	fb01 f303 	mul.w	r3, r1, r3
 8009d84:	1ad3      	subs	r3, r2, r3
 8009d86:	011b      	lsls	r3, r3, #4
 8009d88:	3332      	adds	r3, #50	; 0x32
 8009d8a:	4a28      	ldr	r2, [pc, #160]	; (8009e2c <UART_SetConfig+0x61c>)
 8009d8c:	fba2 2303 	umull	r2, r3, r2, r3
 8009d90:	095b      	lsrs	r3, r3, #5
 8009d92:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009d96:	441e      	add	r6, r3
 8009d98:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8009d9c:	4618      	mov	r0, r3
 8009d9e:	f04f 0100 	mov.w	r1, #0
 8009da2:	4602      	mov	r2, r0
 8009da4:	460b      	mov	r3, r1
 8009da6:	1894      	adds	r4, r2, r2
 8009da8:	61bc      	str	r4, [r7, #24]
 8009daa:	415b      	adcs	r3, r3
 8009dac:	61fb      	str	r3, [r7, #28]
 8009dae:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009db2:	1812      	adds	r2, r2, r0
 8009db4:	eb41 0303 	adc.w	r3, r1, r3
 8009db8:	f04f 0400 	mov.w	r4, #0
 8009dbc:	f04f 0500 	mov.w	r5, #0
 8009dc0:	00dd      	lsls	r5, r3, #3
 8009dc2:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8009dc6:	00d4      	lsls	r4, r2, #3
 8009dc8:	4622      	mov	r2, r4
 8009dca:	462b      	mov	r3, r5
 8009dcc:	1814      	adds	r4, r2, r0
 8009dce:	f8c7 40a0 	str.w	r4, [r7, #160]	; 0xa0
 8009dd2:	414b      	adcs	r3, r1
 8009dd4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8009dd8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009ddc:	685b      	ldr	r3, [r3, #4]
 8009dde:	4618      	mov	r0, r3
 8009de0:	f04f 0100 	mov.w	r1, #0
 8009de4:	f04f 0200 	mov.w	r2, #0
 8009de8:	f04f 0300 	mov.w	r3, #0
 8009dec:	008b      	lsls	r3, r1, #2
 8009dee:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8009df2:	0082      	lsls	r2, r0, #2
 8009df4:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 8009df8:	f7f6 fee8 	bl	8000bcc <__aeabi_uldivmod>
 8009dfc:	4602      	mov	r2, r0
 8009dfe:	460b      	mov	r3, r1
 8009e00:	4b0a      	ldr	r3, [pc, #40]	; (8009e2c <UART_SetConfig+0x61c>)
 8009e02:	fba3 1302 	umull	r1, r3, r3, r2
 8009e06:	095b      	lsrs	r3, r3, #5
 8009e08:	2164      	movs	r1, #100	; 0x64
 8009e0a:	fb01 f303 	mul.w	r3, r1, r3
 8009e0e:	1ad3      	subs	r3, r2, r3
 8009e10:	011b      	lsls	r3, r3, #4
 8009e12:	3332      	adds	r3, #50	; 0x32
 8009e14:	4a05      	ldr	r2, [pc, #20]	; (8009e2c <UART_SetConfig+0x61c>)
 8009e16:	fba2 2303 	umull	r2, r3, r2, r3
 8009e1a:	095b      	lsrs	r3, r3, #5
 8009e1c:	f003 020f 	and.w	r2, r3, #15
 8009e20:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009e24:	681b      	ldr	r3, [r3, #0]
 8009e26:	4432      	add	r2, r6
 8009e28:	609a      	str	r2, [r3, #8]
 8009e2a:	e0cf      	b.n	8009fcc <UART_SetConfig+0x7bc>
 8009e2c:	51eb851f 	.word	0x51eb851f
 8009e30:	40011000 	.word	0x40011000
 8009e34:	40011400 	.word	0x40011400
      pclk = HAL_RCC_GetPCLK1Freq();
 8009e38:	f7fc fd12 	bl	8006860 <HAL_RCC_GetPCLK1Freq>
 8009e3c:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009e40:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8009e44:	461c      	mov	r4, r3
 8009e46:	f04f 0500 	mov.w	r5, #0
 8009e4a:	4622      	mov	r2, r4
 8009e4c:	462b      	mov	r3, r5
 8009e4e:	1891      	adds	r1, r2, r2
 8009e50:	6139      	str	r1, [r7, #16]
 8009e52:	415b      	adcs	r3, r3
 8009e54:	617b      	str	r3, [r7, #20]
 8009e56:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8009e5a:	1912      	adds	r2, r2, r4
 8009e5c:	eb45 0303 	adc.w	r3, r5, r3
 8009e60:	f04f 0000 	mov.w	r0, #0
 8009e64:	f04f 0100 	mov.w	r1, #0
 8009e68:	00d9      	lsls	r1, r3, #3
 8009e6a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8009e6e:	00d0      	lsls	r0, r2, #3
 8009e70:	4602      	mov	r2, r0
 8009e72:	460b      	mov	r3, r1
 8009e74:	eb12 0804 	adds.w	r8, r2, r4
 8009e78:	eb43 0905 	adc.w	r9, r3, r5
 8009e7c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009e80:	685b      	ldr	r3, [r3, #4]
 8009e82:	4618      	mov	r0, r3
 8009e84:	f04f 0100 	mov.w	r1, #0
 8009e88:	f04f 0200 	mov.w	r2, #0
 8009e8c:	f04f 0300 	mov.w	r3, #0
 8009e90:	008b      	lsls	r3, r1, #2
 8009e92:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8009e96:	0082      	lsls	r2, r0, #2
 8009e98:	4640      	mov	r0, r8
 8009e9a:	4649      	mov	r1, r9
 8009e9c:	f7f6 fe96 	bl	8000bcc <__aeabi_uldivmod>
 8009ea0:	4602      	mov	r2, r0
 8009ea2:	460b      	mov	r3, r1
 8009ea4:	4b4c      	ldr	r3, [pc, #304]	; (8009fd8 <UART_SetConfig+0x7c8>)
 8009ea6:	fba3 2302 	umull	r2, r3, r3, r2
 8009eaa:	095b      	lsrs	r3, r3, #5
 8009eac:	011e      	lsls	r6, r3, #4
 8009eae:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8009eb2:	4618      	mov	r0, r3
 8009eb4:	f04f 0100 	mov.w	r1, #0
 8009eb8:	4602      	mov	r2, r0
 8009eba:	460b      	mov	r3, r1
 8009ebc:	1894      	adds	r4, r2, r2
 8009ebe:	60bc      	str	r4, [r7, #8]
 8009ec0:	415b      	adcs	r3, r3
 8009ec2:	60fb      	str	r3, [r7, #12]
 8009ec4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009ec8:	1812      	adds	r2, r2, r0
 8009eca:	eb41 0303 	adc.w	r3, r1, r3
 8009ece:	f04f 0400 	mov.w	r4, #0
 8009ed2:	f04f 0500 	mov.w	r5, #0
 8009ed6:	00dd      	lsls	r5, r3, #3
 8009ed8:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8009edc:	00d4      	lsls	r4, r2, #3
 8009ede:	4622      	mov	r2, r4
 8009ee0:	462b      	mov	r3, r5
 8009ee2:	1814      	adds	r4, r2, r0
 8009ee4:	f8c7 4098 	str.w	r4, [r7, #152]	; 0x98
 8009ee8:	414b      	adcs	r3, r1
 8009eea:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8009eee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009ef2:	685b      	ldr	r3, [r3, #4]
 8009ef4:	4618      	mov	r0, r3
 8009ef6:	f04f 0100 	mov.w	r1, #0
 8009efa:	f04f 0200 	mov.w	r2, #0
 8009efe:	f04f 0300 	mov.w	r3, #0
 8009f02:	008b      	lsls	r3, r1, #2
 8009f04:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8009f08:	0082      	lsls	r2, r0, #2
 8009f0a:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8009f0e:	f7f6 fe5d 	bl	8000bcc <__aeabi_uldivmod>
 8009f12:	4602      	mov	r2, r0
 8009f14:	460b      	mov	r3, r1
 8009f16:	4b30      	ldr	r3, [pc, #192]	; (8009fd8 <UART_SetConfig+0x7c8>)
 8009f18:	fba3 1302 	umull	r1, r3, r3, r2
 8009f1c:	095b      	lsrs	r3, r3, #5
 8009f1e:	2164      	movs	r1, #100	; 0x64
 8009f20:	fb01 f303 	mul.w	r3, r1, r3
 8009f24:	1ad3      	subs	r3, r2, r3
 8009f26:	011b      	lsls	r3, r3, #4
 8009f28:	3332      	adds	r3, #50	; 0x32
 8009f2a:	4a2b      	ldr	r2, [pc, #172]	; (8009fd8 <UART_SetConfig+0x7c8>)
 8009f2c:	fba2 2303 	umull	r2, r3, r2, r3
 8009f30:	095b      	lsrs	r3, r3, #5
 8009f32:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009f36:	441e      	add	r6, r3
 8009f38:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8009f3c:	4618      	mov	r0, r3
 8009f3e:	f04f 0100 	mov.w	r1, #0
 8009f42:	4602      	mov	r2, r0
 8009f44:	460b      	mov	r3, r1
 8009f46:	1894      	adds	r4, r2, r2
 8009f48:	603c      	str	r4, [r7, #0]
 8009f4a:	415b      	adcs	r3, r3
 8009f4c:	607b      	str	r3, [r7, #4]
 8009f4e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009f52:	1812      	adds	r2, r2, r0
 8009f54:	eb41 0303 	adc.w	r3, r1, r3
 8009f58:	f04f 0400 	mov.w	r4, #0
 8009f5c:	f04f 0500 	mov.w	r5, #0
 8009f60:	00dd      	lsls	r5, r3, #3
 8009f62:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8009f66:	00d4      	lsls	r4, r2, #3
 8009f68:	4622      	mov	r2, r4
 8009f6a:	462b      	mov	r3, r5
 8009f6c:	1814      	adds	r4, r2, r0
 8009f6e:	f8c7 4090 	str.w	r4, [r7, #144]	; 0x90
 8009f72:	414b      	adcs	r3, r1
 8009f74:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8009f78:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009f7c:	685b      	ldr	r3, [r3, #4]
 8009f7e:	4618      	mov	r0, r3
 8009f80:	f04f 0100 	mov.w	r1, #0
 8009f84:	f04f 0200 	mov.w	r2, #0
 8009f88:	f04f 0300 	mov.w	r3, #0
 8009f8c:	008b      	lsls	r3, r1, #2
 8009f8e:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8009f92:	0082      	lsls	r2, r0, #2
 8009f94:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	; 0x90
 8009f98:	f7f6 fe18 	bl	8000bcc <__aeabi_uldivmod>
 8009f9c:	4602      	mov	r2, r0
 8009f9e:	460b      	mov	r3, r1
 8009fa0:	4b0d      	ldr	r3, [pc, #52]	; (8009fd8 <UART_SetConfig+0x7c8>)
 8009fa2:	fba3 1302 	umull	r1, r3, r3, r2
 8009fa6:	095b      	lsrs	r3, r3, #5
 8009fa8:	2164      	movs	r1, #100	; 0x64
 8009faa:	fb01 f303 	mul.w	r3, r1, r3
 8009fae:	1ad3      	subs	r3, r2, r3
 8009fb0:	011b      	lsls	r3, r3, #4
 8009fb2:	3332      	adds	r3, #50	; 0x32
 8009fb4:	4a08      	ldr	r2, [pc, #32]	; (8009fd8 <UART_SetConfig+0x7c8>)
 8009fb6:	fba2 2303 	umull	r2, r3, r2, r3
 8009fba:	095b      	lsrs	r3, r3, #5
 8009fbc:	f003 020f 	and.w	r2, r3, #15
 8009fc0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009fc4:	681b      	ldr	r3, [r3, #0]
 8009fc6:	4432      	add	r2, r6
 8009fc8:	609a      	str	r2, [r3, #8]
}
 8009fca:	e7ff      	b.n	8009fcc <UART_SetConfig+0x7bc>
 8009fcc:	bf00      	nop
 8009fce:	37f4      	adds	r7, #244	; 0xf4
 8009fd0:	46bd      	mov	sp, r7
 8009fd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009fd6:	bf00      	nop
 8009fd8:	51eb851f 	.word	0x51eb851f

08009fdc <__libc_init_array>:
 8009fdc:	b570      	push	{r4, r5, r6, lr}
 8009fde:	4d0d      	ldr	r5, [pc, #52]	; (800a014 <__libc_init_array+0x38>)
 8009fe0:	4c0d      	ldr	r4, [pc, #52]	; (800a018 <__libc_init_array+0x3c>)
 8009fe2:	1b64      	subs	r4, r4, r5
 8009fe4:	10a4      	asrs	r4, r4, #2
 8009fe6:	2600      	movs	r6, #0
 8009fe8:	42a6      	cmp	r6, r4
 8009fea:	d109      	bne.n	800a000 <__libc_init_array+0x24>
 8009fec:	4d0b      	ldr	r5, [pc, #44]	; (800a01c <__libc_init_array+0x40>)
 8009fee:	4c0c      	ldr	r4, [pc, #48]	; (800a020 <__libc_init_array+0x44>)
 8009ff0:	f000 f820 	bl	800a034 <_init>
 8009ff4:	1b64      	subs	r4, r4, r5
 8009ff6:	10a4      	asrs	r4, r4, #2
 8009ff8:	2600      	movs	r6, #0
 8009ffa:	42a6      	cmp	r6, r4
 8009ffc:	d105      	bne.n	800a00a <__libc_init_array+0x2e>
 8009ffe:	bd70      	pop	{r4, r5, r6, pc}
 800a000:	f855 3b04 	ldr.w	r3, [r5], #4
 800a004:	4798      	blx	r3
 800a006:	3601      	adds	r6, #1
 800a008:	e7ee      	b.n	8009fe8 <__libc_init_array+0xc>
 800a00a:	f855 3b04 	ldr.w	r3, [r5], #4
 800a00e:	4798      	blx	r3
 800a010:	3601      	adds	r6, #1
 800a012:	e7f2      	b.n	8009ffa <__libc_init_array+0x1e>
 800a014:	0800a320 	.word	0x0800a320
 800a018:	0800a320 	.word	0x0800a320
 800a01c:	0800a320 	.word	0x0800a320
 800a020:	0800a324 	.word	0x0800a324

0800a024 <memset>:
 800a024:	4402      	add	r2, r0
 800a026:	4603      	mov	r3, r0
 800a028:	4293      	cmp	r3, r2
 800a02a:	d100      	bne.n	800a02e <memset+0xa>
 800a02c:	4770      	bx	lr
 800a02e:	f803 1b01 	strb.w	r1, [r3], #1
 800a032:	e7f9      	b.n	800a028 <memset+0x4>

0800a034 <_init>:
 800a034:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a036:	bf00      	nop
 800a038:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a03a:	bc08      	pop	{r3}
 800a03c:	469e      	mov	lr, r3
 800a03e:	4770      	bx	lr

0800a040 <_fini>:
 800a040:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a042:	bf00      	nop
 800a044:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a046:	bc08      	pop	{r3}
 800a048:	469e      	mov	lr, r3
 800a04a:	4770      	bx	lr
