
% This file was created with JabRef 2.6.
% Encoding: Cp1252

@STRING{ACSSC = {Proc. Asilomar Conf. on Signals, Systems and Computers}}

@STRING{EURASIP_J_ASMP = {{EURASIP} Journal on Audio, Speech, Music Processing}}

@STRING{EURASIP_J_ASP = {{EURASIP} Journal on Applied Signal Processing}}

@STRING{EUSIPCO = {Proc. European Signal Processing Conf. (EUSIPCO)}}

@STRING{ICASSP = {Proc. IEEE Intl. Conf. Acoust., Speech, Signal Processing (ICASSP)}}

@STRING{ICSLP = {Proc. Intl. Conf. on Spoken Lang. Processing (ICSLP)}}

@STRING{IEE_EL = {IEE Electronics Lett.}}

@STRING{IEEE_ASLP = {{IEEE} Trans. Audio, Speech, Lang. Process.}}

@STRING{IEEE_DSP = {Proc. {IEEE} Intl. Conf. Digital Signal Processing (DSP)}}

@STRING{IEEE_J_AC = {{IEEE} Trans. Autom. Control}}

@STRING{IEEE_J_AUEA = {IEEE Trans. Audio Electroacoust.}}

@STRING{IEEE_J_JSAC = {{IEEE} J. Sel. Areas Commun.}}

@STRING{IEEE_J_WCOM = {IEEE Trans. Wireless Commun.}}

@STRING{IEEE_M_SP = {{IEEE} Signal Process. Mag.}}

@STRING{IEEE_proceedings = {Proc. IEEE}}

@STRING{IEEE_Tran_ASSP = {{IEEE} Trans. Acoust., Speech, Signal Process.}}

@STRING{IEEE_Tran_COM = {IEEE Trans. Commun.}}

@STRING{IEEE_Tran_CS = {IEEE Trans. Circuits Syst.}}

@STRING{IEEE_Tran_IT = {{IEEE} Trans. Inf. Theory}}

@STRING{IEEE_Tran_SAS = {{IEEE} Trans. Speech Audio Process.}}

@STRING{IEEE_Tran_SP = {{IEEE} Trans. Signal Process.}}

@STRING{IWAENC = {Proc. Intl. Workshop Acoust. Echo Noise Control {(IWAENC)}}}

@STRING{J_AES = {Journal Audio Eng. Soc.}}

@STRING{J_AUTOMATICA = {Automatica}}

@STRING{J_SP = {Signal Processing}}

@STRING{J_SPCOM = {Speech Communication}}

@STRING{J_SV = {Journal of Sound and Vibration}}

@STRING{JASA = {Journal Acoust. Soc. of America}}

@STRING{SPL = {{IEEE} Signal Process. Lett.}}

@STRING{WASPAA = {Proc. {IEEE} Workshop on Applications of Signal Processing to Audio
	and Acoustics}}



@article{Yang:2011:FUB:1993316.1993532,
 author = {Yang, Xuejun and Chen, Yang and Eide, Eric and Regehr, John},
 title = {Finding and Understanding Bugs in C Compilers},
 journal = {SIGPLAN Not.},
 issue_date = {June 2011},
 volume = {46},
 number = {6},
 month = jun,
 year = {2011},
 issn = {0362-1340},
 pages = {283--294},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/1993316.1993532},
 doi = {10.1145/1993316.1993532},
 acmid = {1993532},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {automated testing, compiler defect, compiler testing, random program generation, random testing},
} 

@inproceedings{klees2018evaluating,
  title={Evaluating fuzz testing},
  author={Klees, George and Ruef, Andrew and Cooper, Benji and Wei, Shiyi and Hicks, Michael},
  booktitle={Proceedings of the 2018 ACM SIGSAC Conference on Computer and Communications Security},
  pages={2123--2138},
  year={2018},
  organization={ACM}
}

@inproceedings{kebschull1992multilevel,
  title={Multilevel logic synthesis based on functional decision diagrams},
  author={Kebschull, Udo and Schubert, Endric and Rosenstiel, Wolfgang},
  booktitle={[1992] Proceedings The European Conference on Design Automation},
  pages={43--47},
  year={1992},
  organization={IEEE}
}

@InProceedings{ABC,
author="Brayton, Robert
and Mishchenko, Alan",
editor="Touili, Tayssir
and Cook, Byron
and Jackson, Paul",
title="ABC: An Academic Industrial-Strength Verification Tool",
booktitle="Computer Aided Verification",
year="2010",
publisher="Springer Berlin Heidelberg",
address="Berlin, Heidelberg",
pages="24--40",
abstract="ABC is a public-domain system for logic synthesis and formal verification of binary logic circuits appearing in synchronous hardware designs. ABC combines scalable logic transformations based on And-Inverter Graphs (AIGs), with a variety of innovative algorithms. A focus on the synergy of sequential synthesis and sequential verification leads to improvements in both domains. This paper introduces ABC, motivates its development, and illustrates its use in formal verification.",
isbn="978-3-642-14295-6"
}

@article{miller2007fuzz,
  title={Fuzz testing of application reliability},
  author={Miller, Barton P},
  journal={UW-Madison Computer Sciences},
  year={2007}
}

@misc{wolf2016yosys,
  title={Yosys open synthesis suite},
  author={Wolf, Clifford},
  year={2016}
}
@ARTICLE{1620780,
author={IEEE},
journal={IEEE Std 1364-2005 (Revision of IEEE Std 1364-2001)},
title={IEEE Standard for Verilog Hardware Description Language},
year={2006},
volume={},
number={},
pages={1-590},
keywords={Hardware design languages;IEEE Standards;Hardware;Patents;Solid modeling;computer;computer languages;digital systems;electronic systems;hardware;hardware description languages;hardware design;HDL;PLI;programming language interface;Verilog;Verilog HDL;Verilog P},
doi={10.1109/IEEESTD.2006.99495},
ISSN={},
month={April},}

@article{miller1990empirical,
  title={An empirical study of the reliability of UNIX utilities},
  author={Miller, Barton P and Fredriksen, Louis and So, Bryan},
  journal={Communications of the ACM},
  volume={33},
  number={12},
  pages={32--44},
  year={1990},
  publisher={ACM}
}

@article{fujita2018automatic,
  title={Automatic correction of logic bugs in hardware design: Partial logic synthesis},
  author={Fujita, Masahiro},
  journal={Procedia Computer Science},
  volume={125},
  pages={790--800},
  year={2018},
  publisher={Elsevier}
}

@inproceedings{godefroid2007random,
  title={Random testing for security: blackbox vs. whitebox fuzzing},
  author={Godefroid, Patrice},
  booktitle={Proceedings of the 2nd international workshop on Random testing: co-located with the 22nd IEEE/ACM International Conference on Automated Software Engineering (ASE 2007)},
  pages={1--1},
  year={2007},
  organization={ACM}
}
@book{harris2015digital,
  title={Digital design and computer architecture: arm edition},
  author={Harris, Sarah and Harris, David},
  year={2015},
  publisher={Morgan Kaufmann}
}
@ARTICLE{5985443, 
author={IEEE}, 
journal={IEEE Std 1800-2009 (Revision of IEEE Std1800-2005) - Redline}, 
title={IEEE Standard for SystemVerilog--Unified Hardware Design, Specification, and Verification Language - Redline}, 
year={2009}, 
volume={}, 
number={}, 
pages={1-1346}, 
keywords={hardware description languages;IEEE standards;verification language;specification language;2005 Verilog standard;IEEE Std 1364™ 2005 Verilog hardware description language;IEEE Std 1800-2005 SystemVerilog unified hardware design;IEEE standards;Hardware design languages;Computer languages;Design automation;Formal verification;CADCAM;1800-2009;1364-2005;assertions;design automation;design verification;hardware description language;HDL;HDVL;PLI;programming language interface;SystemVerilog;Verilog;VPI}, 
doi={}, 
ISSN={}, 
month={Dec},}

@ARTICLE{Intelbug,
author={D. {Price}},
journal={IEEE Micro},
title={Pentium FDIV flaw-lessons learned},
year={1995},
volume={15},
number={2},
pages={86-88},
keywords={computer testing;integrated circuit testing;floating point arithmetic;Pentium floating-point divide bug;reliability;Intel;defective Pentium chips;replacement procedures;chip makers;System testing;Hazards;Logic testing;Industrial relations;Public relations;Web sites;Manufacturing industries;Digital arithmetic;Physics;Error correction},
doi={10.1109/40.372360},
ISSN={0272-1732},
month={April},}

@inproceedings{bounimova2013billions,
  title={Billions and billions of constraints: Whitebox fuzz testing in production},
  author={Bounimova, Ella and Godefroid, Patrice and Molnar, David},
  booktitle={Proceedings of the 2013 International Conference on Software Engineering},
  pages={122--131},
  year={2013},
  organization={IEEE Press}
}
@article{nidhra2012black,
  title={Black box and white box testing techniques-a literature review},
  author={Nidhra, Srinivas and Dondeti, Jagruthi},
  journal={International Journal of Embedded Systems and Applications (IJESA)},
  volume={2},
  number={2},
  pages={29--50},
  year={2012}
}
@book{howard2006security,
  title={The security development lifecycle},
  author={Howard, Michael and Lipner, Steve},
  volume={8},
  year={2006},
  publisher={Microsoft Press Redmond}
}
@inproceedings{godefroid2005dart,
  title={DART: directed automated random testing},
  author={Godefroid, Patrice and Klarlund, Nils and Sen, Koushik},
  booktitle={ACM Sigplan Notices},
  volume={40},
  number={6},
  pages={213--223},
  year={2005},
  organization={ACM}
}
@inproceedings{havrikov2017sym,
author={S. {Bardin} and N. {Kosmatov} and F. {Cheynier}},
booktitle={2014 IEEE Seventh International Conference on Software Testing, Verification and Validation},
title={Efficient Leveraging of Symbolic Execution to Advanced Coverage Criteria},
year={2014},
volume={},
number={},
pages={173-182},
keywords={program testing;software engineering;search space;black-box support;label coverage;testing criterion;advanced coverage criteria;dynamic symbolic execution;state-of-the-art white-box ATG technologies;software engineering;automatic test data generation;Instruments;Testing;Labeling;Integrated circuits;Automation;Standards;Aerospace electronics;Testing;symbolic execution;coverage criteria},
doi={10.1109/ICST.2014.30},
ISSN={2159-4848},
month={March},
}
@inproceedings{havrikov2017efficient,
  title={Efficient fuzz testing leveraging input, code, and execution},
  author={Havrikov, Nikolas},
  booktitle={Proceedings of the 39th International Conference on Software Engineering Companion},
  pages={417--420},
  year={2017},
  organization={IEEE Press}
}
@ARTICLE{functest, 
author={W. E. {Howden}}, 
journal={IEEE Transactions on Software Engineering}, 
title={Functional Program Testing}, 
year={1980}, 
volume={SE-6}, 
number={2}, 
pages={162-169}, 
keywords={Effectiveness;experiments;Fortran;functional;reliability;scientific;structural;testing;Packaging;NIST;Mathematics;Logic testing;Numerical analysis;Error correction;Error analysis;Effectiveness;experiments;Fortran;functional;reliability;scientific;structural;testing}, 
doi={10.1109/TSE.1980.230467}, 
ISSN={0098-5589}, 
}
@book{laurent2004understanding,
  title={Understanding open source and free software licensing: guide to navigating licensing issues in existing \& new software},
  author={Laurent, Andrew M St},
  year={2004},
  publisher={" O'Reilly Media, Inc."}
}
@INPROCEEDINGS{torjans,
author={H. M. {Le} and D. {Große} and N. {Bruns} and R. {Drechsler}},
booktitle={2019 Design, Automation Test in Europe Conference Exhibition (DATE)},
title={Detection of Hardware Trojans in SystemC HLS Designs via Coverage-guided Fuzzing},
year={2019},
volume={},
number={},
pages={602-605},
keywords={high level synthesis;integrated circuit design;invasive software;program testing;SystemC HLS designs;coverage-guided fuzzing;hardware trojan detection;high-level synthesis;software security testing;open-source benchmarks;Hardware;Trojan horses;Fuzzing;Instruments;Security;IP networks},
doi={10.23919/DATE.2019.8714927},
ISSN={1558-1101},
month={March},}
@inproceedings{kuehlmann2001circuit,
  title={Circuit-based Boolean reasoning},
  author={Kuehlmann, Andreas and Ganai, Malay K and Paruthi, Viresh},
  booktitle={Proceedings of the 38th Design Automation Conference (IEEE Cat. No. 01CH37232)},
  pages={232--237},
  year={2001},
  organization={IEEE}
}
@INPROCEEDINGS{satsweep,
author={ {Qi Zhu} and N. {Kitchen} and A. {Kuehlmann} and A. {Sangiovanni-Vincentelli}},
booktitle={2006 43rd ACM/IEEE Design Automation Conference},
title={SAT sweeping with local observability don't-cares},
year={2006},
volume={},
number={},
pages={229-234},
keywords={Boolean functions;computability;graph theory;logic design;SAT sweeping;local observability dont-cares;AND/inverter graph;graph vertices;structural hashing;SAT queries;Boolean reasoning;functional verification;logic synthesis;Observability;Inverters;Computational modeling;Boolean functions;Merging;Robustness;Solids;Logic design;Circuit synthesis;Data structures;Algorithms;Verification;And/inverter graphs;SAT sweeping;observability},
doi={10.1109/DAC.2006.229206},
ISSN={0738-100X},
month={July}}

@article{manual2006quick,
  title={Quick Look under the Hood of ABC},
  url={http://people.eecs.berkeley.edu/~alanmi/abc/programming.pdf},
  author={Manual, A Programmer’s},
  year={2006}
}
@book{allen2007data,
  title={Data structures and algorithm analysis in C++},
  author={Allen, Weiss Mark and others},
  year={2007},
  publisher={Pearson Education India}
}
@ARTICLE{hardsyntool,
author={P. {Coussy} and D. D. {Gajski} and M. {Meredith} and A. {Takach}},
journal={IEEE Design Test of Computers},
title={An Introduction to High-Level Synthesis},
year={2009},
volume={26},
number={4},
pages={8-17},
keywords={high level synthesis;high-level synthesis;optimized RTL hardware;abstraction level design;HLS techniques;High level synthesis;Assembly;Application software;Circuit simulation;Design methodology;Space exploration;Computer architecture;Design optimization;Hardware design languages;Circuit synthesis;high-level synthesis;RTL abstraction;custom processors;hardware synthesis and verification;architectures;design and test},
doi={10.1109/MDT.2009.69},
ISSN={0740-7475},
month={July},}
@inproceedings{mishchenko2006improvements,
  title={Improvements to combinational equivalence checking},
  author={Mishchenko, Alan and Chatterjee, Satrajit and Brayton, Robert and Een, Niklas},
  booktitle={Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design},
  pages={836--843},
  year={2006},
  organization={ACM}
}
@inproceedings{mishchenko2006dag,
  title={DAG-aware AIG rewriting a fresh look at combinational logic synthesis},
  author={Mishchenko, Alan and Chatterjee, Satrajit and Brayton, Robert},
  booktitle={Proceedings of the 43rd annual Design Automation Conference},
  pages={532--535},
  year={2006},
  organization={ACM}
}
@book{Synopsys,
  title={Logic synthesis using Synopsys{\textregistered}},
  author={Kurup, Pran and Abbasi, Taher},
  year={2012},
  publisher={Springer Science \& Business Media}
}
@article{blif,
  title={Berkeley logic interchange format (BLIF)},
  author={Berkeley, UC},
  journal={Oct Tools Distribution},
  volume={2},
  pages={197--247},
  year={1992}
}
@INPROCEEDINGS{clifford,
author={C. {Krieg} and C. {Wolf} and A. {Jantsch}},
booktitle={2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)},
title={Malicious LUT: A stealthy FPGA Trojan injected and triggered by the design flow},
year={2016},
volume={},
number={},
pages={1-8},
keywords={field programmable gate arrays;hardware description languages;invasive software;logic design;table lookup;trigger circuits;VeriTrust;FANCI;functional analysis-for-nearly-unused circuit identification;unused circuit identification;unary operation;MSB;most-significant bit;LSB;least-significant bit;lookup table;trigger signal;Trojan payload;bitstream configuration file;place-and-route tool;HDL specification;hardware description language specification;Trojan attack;trigger circuits;rare events;FPGA design flow;field-programmable gate array design flow;stealthy FPGA Trojan trigger;malicious LUT;Trojan horses;Hardware;Hardware design languages;Field programmable gate arrays;Testing;Payloads;Design tools},
doi={10.1145/2966986.2967054},
ISSN={1558-2434},
month={Nov},}
@INPROCEEDINGS{x-prop,
author={C. {Krieg} and C. {Wolf} and A. {Jantsch} and T. {Zseby}},
booktitle={2017 54th ACM/EDAC/IEEE Design Automation Conference (DAC)},
title={Toggle MUX: How X-optimism can lead to malicious hardware},
year={2017},
volume={},
number={},
pages={1-6},
keywords={field programmable gate arrays;hardware description languages;logic design;toggle MUX;X-optimism;malicious hardware;hardware security;Verilog simulation models;field-programmable gate array;Xilinx 7 Series FPGA;Trojan detection techniques;Multiplexing;Hardware;Integrated circuit modeling;Hardware design languages;Field programmable gate arrays;Trojan horses;Digital signal processing},
doi={10.1145/3061639.3062328},
ISSN={},
month={June},}

@techreport{SIS,
    Author = {Sentovich, E.M. and Singh, K.J. and Lavagno, L. and Moon, C. and Murgai, R. and Saldanha, A. and Savoj, H. and Stephan, P.R. and Brayton, Robert K. and Sangiovanni-Vincentelli, Alberto L.},
    Title = {SIS: A System for Sequential Circuit Synthesis},
    Institution = {EECS Department, University of California, Berkeley},
    Year = {1992},
    URL = {http://www2.eecs.berkeley.edu/Pubs/TechRpts/1992/2010.html},
    Number = {UCB/ERL M92/41},}
@inproceedings{calagar2014source,
  title={Source-level debugging for FPGA high-level synthesis},
  author={Calagar, Nazanin and Brown, Stephen D and Anderson, Jason H},
  booktitle={2014 24th international conference on field programmable logic and applications (FPL)},
  pages={1--8},
  year={2014},
  organization={IEEE}
}
@INPROCEEDINGS{toolsevaulation,
author={A. {Nayak} and M. {Haldar} and A. {Choudhary} and P. {Banerjee}},
booktitle={Proceedings Design, Automation and Test in Europe. Conference and Exhibition 2001},
title={Precision and error analysis of MATLAB applications during automated hardware synthesis for FPGAs},
year={2001},
volume={},
number={},
pages={722-728},
keywords={hardware-software codesign;field programmable gate arrays;hardware description languages;table lookup;image processing;digital signal processing chips;error analysis;program compilers;integer programming;floating point arithmetic;MATLAB applications;automated hardware synthesis;FPGA;precision and error analysis;compiler;high level algorithms;image processing algorithms;signal processing algorithms;optimized hardware;external memory;precision analysis algorithm;minimum number of bits;integer variable;floating point variable;configurable logic blocks;reduced lookup table size;various array elements;single memory location;value range propagation algorithm;memory packing algorithm;MATCH compiler;VHDL;Error analysis;MATLAB;Hardware;Field programmable gate arrays;Signal processing;Image processing;Signal generators;Optimizing compilers;Algorithm design and analysis;Logic},
doi={10.1109/DATE.2001.915108},
ISSN={1530-1591},
month={March},}
@article{zhang2018ptfuzz,
  title={Ptfuzz: Guided fuzzing with processor trace feedback},
  author={Zhang, Gen and Zhou, Xu and Luo, Yingqi and Wu, Xugang and Min, Erxue},
  journal={IEEE Access},
  volume={6},
  pages={37302--37313},
  year={2018},
  publisher={IEEE}
}
@inproceedings{ieee2001,
  title={The IEEE Verilog 1364-2001 Standard What's New, and Why You Need It},
  author={Sutherland, Stuart},
  booktitle={9th Internatioinal HDL Conference (HDLCon)},
  year={2000}
}
@book{mano2015logic,
  title={Logic and computer design fundamentals},
  author={Mano, M Morris and Kime, Charles R},
  year={2015},
  publisher={Pearson Higher Education}
}
@book{stroustrup2000c++,
  title={The C++ programming language},
  author={Stroustrup, Bjarne},
  year={2000},
  publisher={Pearson Education India}
}
@misc{kahlert2018visual,
  title={Visual Studio Code: Tips \& Tricks Vol. 1},
  author={Kahlert, Tobias and Giza, Kay},
  year={2018},
  publisher={Unterschlei{\ss}heim: Microsoft Deutschland GmbH}
}
@article{sheridan2007practical,
  title={Practical testing of a C99 compiler using output comparison},
  author={Sheridan, Flash},
  journal={Software: Practice and Experience},
  volume={37},
  number={14},
  pages={1475--1488},
  year={2007},
  publisher={Wiley Online Library}
}
@article{von195113,
  title={13. various techniques used in connection with random digits},
  author={Von Neumann, John},
  journal={Appl. Math Ser},
  volume={12},
  number={36-38},
  pages={5},
  year={1951}
}
@article{marsaglia2003xorshift,
  title={Xorshift rngs},
  author={Marsaglia, George and others},
  journal={Journal of Statistical Software},
  volume={8},
  number={14},
  pages={1--6},
  year={2003}
}
@article{panneton2005xorshift,
  title={On the xorshift random number generators},
  author={Panneton, Fran{\c{c}}ois and L'ecuyer, Pierre},
  journal={ACM Transactions on Modeling and Computer Simulation (TOMACS)},
  volume={15},
  number={4},
  pages={346--361},
  year={2005},
  publisher={ACM}
}
@inproceedings{duran1981report,
  title={A report on random testing},
  author={Duran, Joe W and Ntafos, Simeon},
  booktitle={Proceedings of the 5th international conference on Software engineering},
  pages={179--183},
  year={1981},
  organization={IEEE Press}
}
@book{papoulis2002probability,
  title={Probability, random variables, and stochastic processes},
  author={Papoulis, Athanasios and Pillai, S Unnikrishna},
  year={2002},
  publisher={Tata McGraw-Hill Education}
}
@inproceedings{dwoskin2010framework,
  title={A framework for testing hardware-software security architectures},
  author={Dwoskin, Jeffrey S and Gomathisankaran, Mahadevan and Chen, Yu-Yuan and Lee, Ruby B},
  booktitle={Proceedings of the 26th Annual Computer Security Applications Conference},
  pages={387--397},
  year={2010},
  organization={ACM}
}
@article{golson1994state,
  title={State machine design techniques for Verilog and VHDL},
  author={Golson, Steve and others},
  journal={Synopsys Journal of High-Level Design},
  volume={9},
  number={1-48},
  pages={12},
  year={1994}
}