

================================================================
== Vitis HLS Report for 'MADCpt_2048_3_ap_int_16_s'
================================================================
* Date:           Tue Jul 25 02:51:42 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        top_graph_top_rfi_C
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.937 ns|     1.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |   max  |   Type  |
    +---------+---------+----------+----------+-------+--------+---------+
    |    65631|   475231|  0.656 ms|  4.752 ms|  65631|  475231|       no|
    +---------+---------+----------+----------+-------+--------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------+----------------------------------------------------+---------+---------+-----------+-----------+-------+--------+---------+
        |                                                               |                                                    |  Latency (cycles) |   Latency (absolute)  |    Interval    | Pipeline|
        |                            Instance                           |                       Module                       |   min   |   max   |    min    |    max    |  min  |   max  |   Type  |
        +---------------------------------------------------------------+----------------------------------------------------+---------+---------+-----------+-----------+-------+--------+---------+
        |grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1_fu_114    |MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1    |     2050|     2050|  20.500 us|  20.500 us|   2050|    2050|       no|
        |grp_sortList_fu_126                                            |sortList                                            |    14346|   116746|   0.143 ms|   1.167 ms|  14346|  116746|       no|
        |grp_computeMedian_fu_132                                       |computeMedian                                       |       15|       15|   0.150 us|   0.150 us|     15|      15|       no|
        |grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_1_fu_137    |MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_1    |     2051|     2051|  20.510 us|  20.510 us|   2051|    2051|       no|
        |grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_110_fu_144  |MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_110  |     2051|     2051|  20.510 us|  20.510 us|   2051|    2051|       no|
        |grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_128_2_fu_151   |MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_128_2   |     2050|     2050|  20.500 us|  20.500 us|   2050|    2050|       no|
        |grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3_fu_159   |MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3   |     2050|     2050|  20.500 us|  20.500 us|   2050|    2050|       no|
        +---------------------------------------------------------------+----------------------------------------------------+---------+---------+-----------+-----------+-------+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    896|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        2|   33|    1720|   3372|    0|
|Memory           |       20|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|    697|    -|
|Register         |        -|    -|     640|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       22|   33|    2360|   4965|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        7|   15|       2|      9|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------+----------------------------------------------------+---------+----+-----+------+-----+
    |                            Instance                           |                       Module                       | BRAM_18K| DSP|  FF |  LUT | URAM|
    +---------------------------------------------------------------+----------------------------------------------------+---------+----+-----+------+-----+
    |grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_128_2_fu_151   |MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_128_2   |        0|   0|   14|    51|    0|
    |grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3_fu_159   |MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3   |        0|   0|   15|    84|    0|
    |grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_1_fu_137    |MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_1    |        0|   0|   74|   125|    0|
    |grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_110_fu_144  |MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_110  |        0|   0|   74|   125|    0|
    |grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1_fu_114    |MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1    |        0|   0|   27|    84|    0|
    |grp_computeMedian_fu_132                                       |computeMedian                                       |        0|  11|  602|  1104|    0|
    |dmul_64ns_64ns_64_6_max_dsp_1_U137                             |dmul_64ns_64ns_64_6_max_dsp_1                       |        0|  11|  317|   578|    0|
    |dmul_64ns_64ns_64_6_max_dsp_1_U138                             |dmul_64ns_64ns_64_6_max_dsp_1                       |        0|  11|  317|   578|    0|
    |sitodp_32s_64_5_no_dsp_1_U139                                  |sitodp_32s_64_5_no_dsp_1                            |        0|   0|    0|     0|    0|
    |sitodp_32s_64_5_no_dsp_1_U140                                  |sitodp_32s_64_5_no_dsp_1                            |        0|   0|    0|     0|    0|
    |grp_sortList_fu_126                                            |sortList                                            |        2|   0|  280|   643|    0|
    +---------------------------------------------------------------+----------------------------------------------------+---------+----+-----+------+-----+
    |Total                                                          |                                                    |        2|  33| 1720|  3372|    0|
    +---------------------------------------------------------------+----------------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------------------+------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |           Memory           |                     Module                     | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------------------+------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |RDRi_V_U                    |MADCpt_2048_3_ap_int_16_s_RDRi_V_RAM_AUTO_1R1W  |        2|  0|   0|    0|  2048|   16|     1|        32768|
    |RDIi_V_U                    |MADCpt_2048_3_ap_int_16_s_RDRi_V_RAM_AUTO_1R1W  |        2|  0|   0|    0|  2048|   16|     1|        32768|
    |deviation_list_R_V_U        |MADCpt_2048_3_ap_int_16_s_RDRi_V_RAM_AUTO_1R1W  |        2|  0|   0|    0|  2048|   16|     1|        32768|
    |deviation_list_I_V_U        |MADCpt_2048_3_ap_int_16_s_RDRi_V_RAM_AUTO_1R1W  |        2|  0|   0|    0|  2048|   16|     1|        32768|
    |MRo_V_U                     |MADCpt_2048_3_ap_int_16_s_RDRi_V_RAM_AUTO_1R1W  |        2|  0|   0|    0|  2048|   16|     1|        32768|
    |MIo_V_U                     |MADCpt_2048_3_ap_int_16_s_RDRi_V_RAM_AUTO_1R1W  |        2|  0|   0|    0|  2048|   16|     1|        32768|
    |sorted_list_R_V_U           |sortList_count_V_RAM_AUTO_1R1W                  |        2|  0|   0|    0|  2048|   16|     1|        32768|
    |sorted_list_I_V_U           |sortList_count_V_RAM_AUTO_1R1W                  |        2|  0|   0|    0|  2048|   16|     1|        32768|
    |sorted_deviated_list_R_V_U  |sortList_count_V_RAM_AUTO_1R1W                  |        2|  0|   0|    0|  2048|   16|     1|        32768|
    |sorted_deviated_list_I_V_U  |sortList_count_V_RAM_AUTO_1R1W                  |        2|  0|   0|    0|  2048|   16|     1|        32768|
    +----------------------------+------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                       |                                                |       20|  0|   0|    0| 20480|  160|    10|       327680|
    +----------------------------+------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------------+----------+----+---+-----+------------+------------+
    |               Variable Name               | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------------------------+----------+----+---+-----+------------+------------+
    |median_absolute_deviation_I_V_7_fu_659_p2  |         -|   0|  0|   23|           1|          16|
    |median_absolute_deviation_R_V_7_fu_630_p2  |         -|   0|  0|   23|           1|          16|
    |mul_i_i46_i_fu_677_p2                      |         -|   0|  0|   23|          16|          16|
    |mul_i_i_i_fu_688_p2                        |         -|   0|  0|   23|          16|          16|
    |sh_amt_3_fu_267_p2                         |         -|   0|  0|   13|           1|          10|
    |sh_amt_4_fu_364_p2                         |         -|   0|  0|   12|          11|          12|
    |sh_amt_5_fu_392_p2                         |         -|   0|  0|   13|           1|          10|
    |sh_amt_fu_239_p2                           |         -|   0|  0|   12|          11|          12|
    |and_ln358_1_fu_648_p2                      |       and|   0|  0|    2|           1|           1|
    |and_ln358_fu_619_p2                        |       and|   0|  0|    2|           1|           1|
    |and_ln360_1_fu_426_p2                      |       and|   0|  0|    2|           1|           1|
    |and_ln360_fu_301_p2                        |       and|   0|  0|    2|           1|           1|
    |and_ln361_3_fu_514_p2                      |       and|   0|  0|    2|           1|           1|
    |and_ln361_4_fu_572_p2                      |       and|   0|  0|    2|           1|           1|
    |and_ln361_5_fu_596_p2                      |       and|   0|  0|    2|           1|           1|
    |and_ln361_fu_490_p2                        |       and|   0|  0|    2|           1|           1|
    |and_ln379_1_fu_444_p2                      |       and|   0|  0|    2|           1|           1|
    |and_ln379_fu_319_p2                        |       and|   0|  0|    2|           1|           1|
    |icmp_ln354_1_fu_358_p2                     |      icmp|   0|  0|   28|          63|           1|
    |icmp_ln354_fu_233_p2                       |      icmp|   0|  0|   28|          63|           1|
    |icmp_ln358_1_fu_374_p2                     |      icmp|   0|  0|   11|          11|          11|
    |icmp_ln358_fu_249_p2                       |      icmp|   0|  0|   11|          11|          11|
    |icmp_ln360_1_fu_380_p2                     |      icmp|   0|  0|   12|          12|           1|
    |icmp_ln360_fu_255_p2                       |      icmp|   0|  0|   12|          12|           1|
    |icmp_ln361_1_fu_386_p2                     |      icmp|   0|  0|   12|          12|           6|
    |icmp_ln361_fu_261_p2                       |      icmp|   0|  0|   12|          12|           6|
    |icmp_ln379_1_fu_408_p2                     |      icmp|   0|  0|   10|           6|           1|
    |icmp_ln379_fu_283_p2                       |      icmp|   0|  0|   10|           6|           1|
    |lshr_ln363_1_fu_554_p2                     |      lshr|   0|  0|  161|          54|          54|
    |lshr_ln363_fu_472_p2                       |      lshr|   0|  0|  161|          54|          54|
    |ap_block_state1                            |        or|   0|  0|    2|           1|           1|
    |ap_block_state10_on_subcall_done           |        or|   0|  0|    2|           1|           1|
    |ap_block_state12_on_subcall_done           |        or|   0|  0|    2|           1|           1|
    |ap_block_state8_on_subcall_done            |        or|   0|  0|    2|           1|           1|
    |or_ln358_1_fu_414_p2                       |        or|   0|  0|    2|           1|           1|
    |or_ln358_fu_289_p2                         |        or|   0|  0|    2|           1|           1|
    |or_ln360_1_fu_432_p2                       |        or|   0|  0|    2|           1|           1|
    |or_ln360_fu_307_p2                         |        or|   0|  0|    2|           1|           1|
    |or_ln361_1_fu_601_p2                       |        or|   0|  0|    2|           1|           1|
    |or_ln361_fu_519_p2                         |        or|   0|  0|    2|           1|           1|
    |median_absolute_deviation_I_V_3_fu_576_p3  |    select|   0|  0|   16|           1|          16|
    |median_absolute_deviation_I_V_4_fu_584_p3  |    select|   0|  0|   16|           1|          16|
    |median_absolute_deviation_I_V_5_fu_606_p3  |    select|   0|  0|   16|           1|           1|
    |median_absolute_deviation_I_V_6_fu_653_p3  |    select|   0|  0|   16|           1|          16|
    |median_absolute_deviation_I_V_8_fu_665_p3  |    select|   0|  0|   16|           1|          16|
    |median_absolute_deviation_R_V_3_fu_494_p3  |    select|   0|  0|   16|           1|          16|
    |median_absolute_deviation_R_V_4_fu_502_p3  |    select|   0|  0|   16|           1|          16|
    |median_absolute_deviation_R_V_5_fu_524_p3  |    select|   0|  0|   16|           1|           1|
    |median_absolute_deviation_R_V_6_fu_624_p3  |    select|   0|  0|   16|           1|          16|
    |median_absolute_deviation_R_V_8_fu_636_p3  |    select|   0|  0|   16|           1|          16|
    |shl_ln381_1_fu_567_p2                      |       shl|   0|  0|   35|          16|          16|
    |shl_ln381_fu_485_p2                        |       shl|   0|  0|   35|          16|          16|
    |xor_ln354_1_fu_643_p2                      |       xor|   0|  0|    2|           1|           2|
    |xor_ln354_fu_614_p2                        |       xor|   0|  0|    2|           1|           2|
    |xor_ln358_1_fu_420_p2                      |       xor|   0|  0|    2|           1|           2|
    |xor_ln358_fu_295_p2                        |       xor|   0|  0|    2|           1|           2|
    |xor_ln360_1_fu_438_p2                      |       xor|   0|  0|    2|           1|           2|
    |xor_ln360_fu_313_p2                        |       xor|   0|  0|    2|           1|           2|
    |xor_ln361_1_fu_591_p2                      |       xor|   0|  0|    2|           1|           2|
    |xor_ln361_fu_509_p2                        |       xor|   0|  0|    2|           1|           2|
    +-------------------------------------------+----------+----+---+-----+------------+------------+
    |Total                                      |          |   0|  0|  896|         444|         454|
    +-------------------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------------------------+-----+-----------+-----+-----------+
    |                              Name                              | LUT | Input Size| Bits| Total Bits|
    +----------------------------------------------------------------+-----+-----------+-----+-----------+
    |MIo_V_address0                                                  |   14|          3|   11|         33|
    |MIo_V_ce0                                                       |   14|          3|    1|          3|
    |MIo_V_we0                                                       |    9|          2|    1|          2|
    |MRo_V_address0                                                  |   14|          3|   11|         33|
    |MRo_V_ce0                                                       |   14|          3|    1|          3|
    |MRo_V_we0                                                       |    9|          2|    1|          2|
    |RDIi_V_address0                                                 |   14|          3|   11|         33|
    |RDIi_V_ce0                                                      |   14|          3|    1|          3|
    |RDIi_V_we0                                                      |    9|          2|    1|          2|
    |RDRi_V_address0                                                 |   14|          3|   11|         33|
    |RDRi_V_ce0                                                      |   14|          3|    1|          3|
    |RDRi_V_we0                                                      |    9|          2|    1|          2|
    |ap_NS_fsm                                                       |  147|         33|    1|         33|
    |ap_done                                                         |    9|          2|    1|          2|
    |deviation_list_I_V_address0                                     |   14|          3|   11|         33|
    |deviation_list_I_V_ce0                                          |   14|          3|    1|          3|
    |deviation_list_I_V_we0                                          |    9|          2|    1|          2|
    |deviation_list_R_V_address0                                     |   14|          3|   11|         33|
    |deviation_list_R_V_ce0                                          |   14|          3|    1|          3|
    |deviation_list_R_V_we0                                          |    9|          2|    1|          2|
    |grp_computeMedian_fu_132_list_q0                                |   25|          5|   16|         80|
    |grp_computeMedian_fu_132_list_q1                                |   25|          5|   16|         80|
    |grp_sortList_fu_126_data_q0                                     |   25|          5|   16|         80|
    |sorted_deviated_list_I_V_address0                               |   14|          3|   11|         33|
    |sorted_deviated_list_I_V_ce0                                    |   14|          3|    1|          3|
    |sorted_deviated_list_I_V_ce1                                    |    9|          2|    1|          2|
    |sorted_deviated_list_I_V_we0                                    |    9|          2|    1|          2|
    |sorted_deviated_list_R_V_address0                               |   14|          3|   11|         33|
    |sorted_deviated_list_R_V_ce0                                    |   14|          3|    1|          3|
    |sorted_deviated_list_R_V_ce1                                    |    9|          2|    1|          2|
    |sorted_deviated_list_R_V_we0                                    |    9|          2|    1|          2|
    |sorted_list_I_V_address0                                        |   20|          4|   11|         44|
    |sorted_list_I_V_ce0                                             |   20|          4|    1|          4|
    |sorted_list_I_V_ce1                                             |    9|          2|    1|          2|
    |sorted_list_I_V_we0                                             |    9|          2|    1|          2|
    |sorted_list_R_V_address0                                        |   20|          4|   11|         44|
    |sorted_list_R_V_ce0                                             |   20|          4|    1|          4|
    |sorted_list_R_V_ce1                                             |    9|          2|    1|          2|
    |sorted_list_R_V_we0                                             |    9|          2|    1|          2|
    |stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i_read      |    9|          2|    1|          2|
    |stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i_read  |    9|          2|    1|          2|
    |stream_MAD_Computation_mad_I_o_Brd_MAD_I_in_write               |    9|          2|    1|          2|
    |stream_MAD_Computation_mad_R_o_Brd_MAD_R_in_write               |    9|          2|    1|          2|
    +----------------------------------------------------------------+-----+-----------+-----+-----------+
    |Total                                                           |  697|        150|  188|        695|
    +----------------------------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------+----+----+-----+-----------+
    |                                    Name                                    | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------+----+----+-----+-----------+
    |and_ln360_1_reg_826                                                         |   1|   0|    1|          0|
    |and_ln360_reg_772                                                           |   1|   0|    1|          0|
    |and_ln379_1_reg_832                                                         |   1|   0|    1|          0|
    |and_ln379_reg_778                                                           |   1|   0|    1|          0|
    |ap_CS_fsm                                                                   |  32|   0|   32|          0|
    |ap_done_reg                                                                 |   1|   0|    1|          0|
    |conv_i1_i_reg_714                                                           |  64|   0|   64|          0|
    |conv_i_i_reg_709                                                            |  64|   0|   64|          0|
    |grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_128_2_fu_151_ap_start_reg   |   1|   0|    1|          0|
    |grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3_fu_159_ap_start_reg   |   1|   0|    1|          0|
    |grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_110_fu_144_ap_start_reg  |   1|   0|    1|          0|
    |grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_1_fu_137_ap_start_reg    |   1|   0|    1|          0|
    |grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1_fu_114_ap_start_reg    |   1|   0|    1|          0|
    |grp_computeMedian_fu_132_ap_start_reg                                       |   1|   0|    1|          0|
    |grp_sortList_fu_126_ap_start_reg                                            |   1|   0|    1|          0|
    |icmp_ln354_1_reg_799                                                        |   1|   0|    1|          0|
    |icmp_ln354_reg_745                                                          |   1|   0|    1|          0|
    |icmp_ln358_1_reg_810                                                        |   1|   0|    1|          0|
    |icmp_ln358_reg_756                                                          |   1|   0|    1|          0|
    |icmp_ln361_1_reg_815                                                        |   1|   0|    1|          0|
    |icmp_ln361_reg_761                                                          |   1|   0|    1|          0|
    |median_absolute_deviation_I_V_5_reg_842                                     |  16|   0|   16|          0|
    |median_absolute_deviation_I_V_8_reg_853                                     |  16|   0|   16|          0|
    |median_absolute_deviation_I_V_reg_793                                       |  16|   0|   16|          0|
    |median_absolute_deviation_R_V_5_reg_837                                     |  16|   0|   16|          0|
    |median_absolute_deviation_R_V_8_reg_847                                     |  16|   0|   16|          0|
    |median_absolute_deviation_R_V_reg_739                                       |  16|   0|   16|          0|
    |mul_i_i46_i_reg_859                                                         |  16|   0|   16|          0|
    |mul_i_i_i_reg_864                                                           |  16|   0|   16|          0|
    |op_V_2_i_reg_694                                                            |  16|   0|   16|          0|
    |p_Result_17_reg_788                                                         |   1|   0|    1|          0|
    |p_Result_s_reg_734                                                          |   1|   0|    1|          0|
    |reg_185                                                                     |  16|   0|   16|          0|
    |reg_1_reg_783                                                               |  64|   0|   64|          0|
    |reg_reg_729                                                                 |  64|   0|   64|          0|
    |sh_amt_3_reg_767                                                            |  10|   0|   10|          0|
    |sh_amt_4_reg_805                                                            |  12|   0|   12|          0|
    |sh_amt_5_reg_821                                                            |  10|   0|   10|          0|
    |sh_amt_reg_751                                                              |  12|   0|   12|          0|
    |val_1_reg_724                                                               |  64|   0|   64|          0|
    |val_reg_719                                                                 |  64|   0|   64|          0|
    +----------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                       | 640|   0|  640|          0|
    +----------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------------------------------------+-----+-----+------------+-----------------------------------------------------------+--------------+
|                             RTL Ports                             | Dir | Bits|  Protocol  |                       Source Object                       |    C Type    |
+-------------------------------------------------------------------+-----+-----+------------+-----------------------------------------------------------+--------------+
|ap_clk                                                             |   in|    1|  ap_ctrl_hs|                               MADCpt<2048, 3, ap_int<16> >|  return value|
|ap_rst                                                             |   in|    1|  ap_ctrl_hs|                               MADCpt<2048, 3, ap_int<16> >|  return value|
|ap_start                                                           |   in|    1|  ap_ctrl_hs|                               MADCpt<2048, 3, ap_int<16> >|  return value|
|ap_done                                                            |  out|    1|  ap_ctrl_hs|                               MADCpt<2048, 3, ap_int<16> >|  return value|
|ap_continue                                                        |   in|    1|  ap_ctrl_hs|                               MADCpt<2048, 3, ap_int<16> >|  return value|
|ap_idle                                                            |  out|    1|  ap_ctrl_hs|                               MADCpt<2048, 3, ap_int<16> >|  return value|
|ap_ready                                                           |  out|    1|  ap_ctrl_hs|                               MADCpt<2048, 3, ap_int<16> >|  return value|
|stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i_dout     |   in|   16|     ap_fifo|  stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i|       pointer|
|stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i_empty_n  |   in|    1|     ap_fifo|  stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i|       pointer|
|stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i_read     |  out|    1|     ap_fifo|  stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i|       pointer|
|stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i_dout         |   in|   16|     ap_fifo|      stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i|       pointer|
|stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i_empty_n      |   in|    1|     ap_fifo|      stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i|       pointer|
|stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i_read         |  out|    1|     ap_fifo|      stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i|       pointer|
|stream_MAD_Computation_mad_R_o_Brd_MAD_R_in_din                    |  out|   16|     ap_fifo|                stream_MAD_Computation_mad_R_o_Brd_MAD_R_in|       pointer|
|stream_MAD_Computation_mad_R_o_Brd_MAD_R_in_full_n                 |   in|    1|     ap_fifo|                stream_MAD_Computation_mad_R_o_Brd_MAD_R_in|       pointer|
|stream_MAD_Computation_mad_R_o_Brd_MAD_R_in_write                  |  out|    1|     ap_fifo|                stream_MAD_Computation_mad_R_o_Brd_MAD_R_in|       pointer|
|stream_MAD_Computation_mad_I_o_Brd_MAD_I_in_din                    |  out|   16|     ap_fifo|                stream_MAD_Computation_mad_I_o_Brd_MAD_I_in|       pointer|
|stream_MAD_Computation_mad_I_o_Brd_MAD_I_in_full_n                 |   in|    1|     ap_fifo|                stream_MAD_Computation_mad_I_o_Brd_MAD_I_in|       pointer|
|stream_MAD_Computation_mad_I_o_Brd_MAD_I_in_write                  |  out|    1|     ap_fifo|                stream_MAD_Computation_mad_I_o_Brd_MAD_I_in|       pointer|
+-------------------------------------------------------------------+-----+-----+------------+-----------------------------------------------------------+--------------+

