#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Thu Oct 10 09:11:35 2024
# Process ID: 13352
# Current directory: C:/Disco1/RepositoriosGitHub/ProyectoMyS/Sistema_pwmModule_ip/Sintesis/sistema_pwmModule_ip.runs/sistema_pwmModule_pwm_ip_0_0_synth_1
# Command line: vivado.exe -log sistema_pwmModule_pwm_ip_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source sistema_pwmModule_pwm_ip_0_0.tcl
# Log file: C:/Disco1/RepositoriosGitHub/ProyectoMyS/Sistema_pwmModule_ip/Sintesis/sistema_pwmModule_ip.runs/sistema_pwmModule_pwm_ip_0_0_synth_1/sistema_pwmModule_pwm_ip_0_0.vds
# Journal file: C:/Disco1/RepositoriosGitHub/ProyectoMyS/Sistema_pwmModule_ip/Sintesis/sistema_pwmModule_ip.runs/sistema_pwmModule_pwm_ip_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source sistema_pwmModule_pwm_ip_0_0.tcl -notrace
Command: synth_design -top sistema_pwmModule_pwm_ip_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14092 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 381.113 ; gain = 100.051
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'sistema_pwmModule_pwm_ip_0_0' [c:/Disco1/RepositoriosGitHub/ProyectoMyS/Sistema_pwmModule_ip/Sintesis/sistema_pwmModule_ip.srcs/sources_1/bd/sistema_pwmModule/ip/sistema_pwmModule_pwm_ip_0_0/synth/sistema_pwmModule_pwm_ip_0_0.vhd:83]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'pwm_ip_v1_0' declared at 'c:/Disco1/RepositoriosGitHub/ProyectoMyS/Sistema_pwmModule_ip/Sintesis/sistema_pwmModule_ip.srcs/sources_1/bd/sistema_pwmModule/ipshared/7fa2/hdl/pwm_ip_v1_0.vhd:5' bound to instance 'U0' of component 'pwm_ip_v1_0' [c:/Disco1/RepositoriosGitHub/ProyectoMyS/Sistema_pwmModule_ip/Sintesis/sistema_pwmModule_ip.srcs/sources_1/bd/sistema_pwmModule/ip/sistema_pwmModule_pwm_ip_0_0/synth/sistema_pwmModule_pwm_ip_0_0.vhd:150]
INFO: [Synth 8-638] synthesizing module 'pwm_ip_v1_0' [c:/Disco1/RepositoriosGitHub/ProyectoMyS/Sistema_pwmModule_ip/Sintesis/sistema_pwmModule_ip.srcs/sources_1/bd/sistema_pwmModule/ipshared/7fa2/hdl/pwm_ip_v1_0.vhd:50]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'pwm_ip_v1_0_S00_AXI' declared at 'c:/Disco1/RepositoriosGitHub/ProyectoMyS/Sistema_pwmModule_ip/Sintesis/sistema_pwmModule_ip.srcs/sources_1/bd/sistema_pwmModule/ipshared/7fa2/hdl/pwm_ip_v1_0_S00_AXI.vhd:5' bound to instance 'pwm_ip_v1_0_S00_AXI_inst' of component 'pwm_ip_v1_0_S00_AXI' [c:/Disco1/RepositoriosGitHub/ProyectoMyS/Sistema_pwmModule_ip/Sintesis/sistema_pwmModule_ip.srcs/sources_1/bd/sistema_pwmModule/ipshared/7fa2/hdl/pwm_ip_v1_0.vhd:87]
INFO: [Synth 8-638] synthesizing module 'pwm_ip_v1_0_S00_AXI' [c:/Disco1/RepositoriosGitHub/ProyectoMyS/Sistema_pwmModule_ip/Sintesis/sistema_pwmModule_ip.srcs/sources_1/bd/sistema_pwmModule/ipshared/7fa2/hdl/pwm_ip_v1_0_S00_AXI.vhd:87]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Disco1/RepositoriosGitHub/ProyectoMyS/Sistema_pwmModule_ip/Sintesis/sistema_pwmModule_ip.srcs/sources_1/bd/sistema_pwmModule/ipshared/7fa2/hdl/pwm_ip_v1_0_S00_AXI.vhd:224]
INFO: [Synth 8-226] default block is never used [c:/Disco1/RepositoriosGitHub/ProyectoMyS/Sistema_pwmModule_ip/Sintesis/sistema_pwmModule_ip.srcs/sources_1/bd/sistema_pwmModule/ipshared/7fa2/hdl/pwm_ip_v1_0_S00_AXI.vhd:354]
INFO: [Synth 8-638] synthesizing module 'pwmModule' [c:/Disco1/RepositoriosGitHub/ProyectoMyS/Sistema_pwmModule_ip/Sintesis/sistema_pwmModule_ip.srcs/sources_1/bd/sistema_pwmModule/ipshared/7fa2/src/pwmModule.vhd:20]
	Parameter N bound to: 4 - type: integer 
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'contModN2' declared at 'c:/Disco1/RepositoriosGitHub/ProyectoMyS/Sistema_pwmModule_ip/Sintesis/sistema_pwmModule_ip.srcs/sources_1/bd/sistema_pwmModule/ipshared/7fa2/src/contModN2.vhd:5' bound to instance 'contModN2_inst' of component 'contModN2' [c:/Disco1/RepositoriosGitHub/ProyectoMyS/Sistema_pwmModule_ip/Sintesis/sistema_pwmModule_ip.srcs/sources_1/bd/sistema_pwmModule/ipshared/7fa2/src/pwmModule.vhd:42]
INFO: [Synth 8-638] synthesizing module 'contModN2' [c:/Disco1/RepositoriosGitHub/ProyectoMyS/Sistema_pwmModule_ip/Sintesis/sistema_pwmModule_ip.srcs/sources_1/bd/sistema_pwmModule/ipshared/7fa2/src/contModN2.vhd:19]
	Parameter N bound to: 4 - type: integer 
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'reg' declared at 'c:/Disco1/RepositoriosGitHub/ProyectoMyS/Sistema_pwmModule_ip/Sintesis/sistema_pwmModule_ip.srcs/sources_1/bd/sistema_pwmModule/ipshared/7fa2/src/reg.vhd:4' bound to instance 'reg_inst' of component 'reg' [c:/Disco1/RepositoriosGitHub/ProyectoMyS/Sistema_pwmModule_ip/Sintesis/sistema_pwmModule_ip.srcs/sources_1/bd/sistema_pwmModule/ipshared/7fa2/src/contModN2.vhd:44]
INFO: [Synth 8-638] synthesizing module '\reg ' [c:/Disco1/RepositoriosGitHub/ProyectoMyS/Sistema_pwmModule_ip/Sintesis/sistema_pwmModule_ip.srcs/sources_1/bd/sistema_pwmModule/ipshared/7fa2/src/reg.vhd:17]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module '\reg ' (1#1) [c:/Disco1/RepositoriosGitHub/ProyectoMyS/Sistema_pwmModule_ip/Sintesis/sistema_pwmModule_ip.srcs/sources_1/bd/sistema_pwmModule/ipshared/7fa2/src/reg.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'contModN2' (2#1) [c:/Disco1/RepositoriosGitHub/ProyectoMyS/Sistema_pwmModule_ip/Sintesis/sistema_pwmModule_ip.srcs/sources_1/bd/sistema_pwmModule/ipshared/7fa2/src/contModN2.vhd:19]
INFO: [Synth 8-638] synthesizing module 'genEna' [c:/Disco1/RepositoriosGitHub/ProyectoMyS/Sistema_pwmModule_ip/Sintesis/sistema_pwmModule_ip.srcs/sources_1/bd/sistema_pwmModule/ipshared/7fa2/src/genEna.vhd:16]
	Parameter NC bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'genEna' (3#1) [c:/Disco1/RepositoriosGitHub/ProyectoMyS/Sistema_pwmModule_ip/Sintesis/sistema_pwmModule_ip.srcs/sources_1/bd/sistema_pwmModule/ipshared/7fa2/src/genEna.vhd:16]
WARNING: [Synth 8-3848] Net q_o in module/entity pwmModule does not have driver. [c:/Disco1/RepositoriosGitHub/ProyectoMyS/Sistema_pwmModule_ip/Sintesis/sistema_pwmModule_ip.srcs/sources_1/bd/sistema_pwmModule/ipshared/7fa2/src/pwmModule.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'pwmModule' (4#1) [c:/Disco1/RepositoriosGitHub/ProyectoMyS/Sistema_pwmModule_ip/Sintesis/sistema_pwmModule_ip.srcs/sources_1/bd/sistema_pwmModule/ipshared/7fa2/src/pwmModule.vhd:20]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [c:/Disco1/RepositoriosGitHub/ProyectoMyS/Sistema_pwmModule_ip/Sintesis/sistema_pwmModule_ip.srcs/sources_1/bd/sistema_pwmModule/ipshared/7fa2/hdl/pwm_ip_v1_0_S00_AXI.vhd:222]
INFO: [Synth 8-256] done synthesizing module 'pwm_ip_v1_0_S00_AXI' (5#1) [c:/Disco1/RepositoriosGitHub/ProyectoMyS/Sistema_pwmModule_ip/Sintesis/sistema_pwmModule_ip.srcs/sources_1/bd/sistema_pwmModule/ipshared/7fa2/hdl/pwm_ip_v1_0_S00_AXI.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'pwm_ip_v1_0' (6#1) [c:/Disco1/RepositoriosGitHub/ProyectoMyS/Sistema_pwmModule_ip/Sintesis/sistema_pwmModule_ip.srcs/sources_1/bd/sistema_pwmModule/ipshared/7fa2/hdl/pwm_ip_v1_0.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'sistema_pwmModule_pwm_ip_0_0' (7#1) [c:/Disco1/RepositoriosGitHub/ProyectoMyS/Sistema_pwmModule_ip/Sintesis/sistema_pwmModule_ip.srcs/sources_1/bd/sistema_pwmModule/ip/sistema_pwmModule_pwm_ip_0_0/synth/sistema_pwmModule_pwm_ip_0_0.vhd:83]
WARNING: [Synth 8-3331] design pwmModule has unconnected port q_o[3]
WARNING: [Synth 8-3331] design pwmModule has unconnected port q_o[2]
WARNING: [Synth 8-3331] design pwmModule has unconnected port q_o[1]
WARNING: [Synth 8-3331] design pwmModule has unconnected port q_o[0]
WARNING: [Synth 8-3331] design pwm_ip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design pwm_ip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design pwm_ip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design pwm_ip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design pwm_ip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design pwm_ip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 435.645 ; gain = 154.582
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 435.645 ; gain = 154.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 435.645 ; gain = 154.582
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 754.703 ; gain = 0.355
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 754.703 ; gain = 473.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 754.703 ; gain = 473.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 754.703 ; gain = 473.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 754.703 ; gain = 473.641
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module reg 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module contModN2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
Module genEna 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pwmModule 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module pwm_ip_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design sistema_pwmModule_pwm_ip_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design sistema_pwmModule_pwm_ip_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design sistema_pwmModule_pwm_ip_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design sistema_pwmModule_pwm_ip_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design sistema_pwmModule_pwm_ip_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design sistema_pwmModule_pwm_ip_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/pwm_ip_v1_0_S00_AXI_inst/aw_en_reg )
INFO: [Synth 8-3886] merging instance 'U0/pwm_ip_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'U0/pwm_ip_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/pwm_ip_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/pwm_ip_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'U0/pwm_ip_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/pwm_ip_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (U0/pwm_ip_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module sistema_pwmModule_pwm_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/pwm_ip_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module sistema_pwmModule_pwm_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/pwm_ip_v1_0_S00_AXI_inst/aw_en_reg) is unused and will be removed from module sistema_pwmModule_pwm_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/pwm_ip_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module sistema_pwmModule_pwm_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/pwm_ip_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module sistema_pwmModule_pwm_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/pwm_ip_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module sistema_pwmModule_pwm_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/pwm_ip_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module sistema_pwmModule_pwm_ip_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 754.703 ; gain = 473.641
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:37 . Memory (MB): peak = 756.785 ; gain = 475.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:37 . Memory (MB): peak = 756.934 ; gain = 475.871
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:37 . Memory (MB): peak = 777.367 ; gain = 496.305
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:38 . Memory (MB): peak = 777.367 ; gain = 496.305
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:38 . Memory (MB): peak = 777.367 ; gain = 496.305
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:38 . Memory (MB): peak = 777.367 ; gain = 496.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:38 . Memory (MB): peak = 777.367 ; gain = 496.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:38 . Memory (MB): peak = 777.367 ; gain = 496.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:38 . Memory (MB): peak = 777.367 ; gain = 496.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    19|
|2     |LUT1   |     3|
|3     |LUT2   |     3|
|4     |LUT3   |    16|
|5     |LUT4   |    22|
|6     |LUT5   |     3|
|7     |LUT6   |    37|
|8     |FDCE   |     1|
|9     |FDRE   |   204|
|10    |FDSE   |     2|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------------+--------------------+------+
|      |Instance                     |Module              |Cells |
+------+-----------------------------+--------------------+------+
|1     |top                          |                    |   310|
|2     |  U0                         |pwm_ip_v1_0         |   310|
|3     |    pwm_ip_v1_0_S00_AXI_inst |pwm_ip_v1_0_S00_AXI |   310|
|4     |      pwmModule_inst         |pwmModule           |    81|
|5     |        contModN2_inst       |contModN2           |    14|
|6     |          reg_inst           |\reg                |    14|
|7     |        genEna_inst          |genEna              |    66|
+------+-----------------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:38 . Memory (MB): peak = 777.367 ; gain = 496.305
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:29 . Memory (MB): peak = 777.367 ; gain = 177.246
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:39 . Memory (MB): peak = 777.367 ; gain = 496.305
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:41 . Memory (MB): peak = 777.496 ; gain = 507.965
INFO: [Common 17-1381] The checkpoint 'C:/Disco1/RepositoriosGitHub/ProyectoMyS/Sistema_pwmModule_ip/Sintesis/sistema_pwmModule_ip.runs/sistema_pwmModule_pwm_ip_0_0_synth_1/sistema_pwmModule_pwm_ip_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Disco1/RepositoriosGitHub/ProyectoMyS/Sistema_pwmModule_ip/Sintesis/sistema_pwmModule_ip.srcs/sources_1/bd/sistema_pwmModule/ip/sistema_pwmModule_pwm_ip_0_0/sistema_pwmModule_pwm_ip_0_0.xci
INFO: [Coretcl 2-1174] Renamed 6 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Disco1/RepositoriosGitHub/ProyectoMyS/Sistema_pwmModule_ip/Sintesis/sistema_pwmModule_ip.runs/sistema_pwmModule_pwm_ip_0_0_synth_1/sistema_pwmModule_pwm_ip_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file sistema_pwmModule_pwm_ip_0_0_utilization_synth.rpt -pb sistema_pwmModule_pwm_ip_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 777.496 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Oct 10 09:12:23 2024...
