tarted
grid
device PLLINMUX
{
    // grid_property_def_start
    // grid_property_def_end

    parameter
    (
        config bit CP_CLKIN0_SEL[3:0] = 4'b0000,
        config bit CP_CLKIN1_SEL[3:0] = 4'b0000
    );
    port
    (
// configuration_body_def_on


    config input SC_CLKIN0_SEL[3:0] = 4'h0
    /* pragma  PAP_CFG_BIT_NAME  = "SC_CLKIN0_SEL[3],SC_CLKIN0_SEL[2],SC_CLKIN0_SEL[1],SC_CLKIN0_SEL[0]" */,

    config input SC_CLKIN1_SEL[3:0] = 4'h0
    /* pragma  PAP_CFG_BIT_NAME  = "SC_CLKIN1_SEL[3],SC_CLKIN1_SEL[2],SC_CLKIN1_SEL[1],SC_CLKIN1_SEL[0]" */,

// configuration_body_def_end

        input CLK_IN0[11:0] = 12'b1111_1111_1111,
        input CLK_IN1[11:0] = 12'b1111_1111_1111,
        output CLK_OUT0,
        output CLK_OUT1
    );
};
//grid device end

//grid device structure netlist started

structure netlist of PLLINMUX
{
    routing
    {
        ( CLK_IN0[0] --> CLK_OUT0 ) = 150;
        ( CLK_IN0[10] --> CLK_OUT0 ) = 150;
        ( CLK_IN0[11] --> CLK_OUT0 ) = 150;
        ( CLK_IN0[1] --> CLK_OUT0 ) = 150;
        ( CLK_IN0[2] --> CLK_OUT0 ) = 150;
        ( CLK_IN0[3] --> CLK_OUT0 ) = 150;
        ( CLK_IN0[4] --> CLK_OUT0 ) = 150;
        ( CLK_IN0[5] --> CLK_OUT0 ) = 150;
        ( CLK_IN0[6] --> CLK_OUT0 ) = 150;
        ( CLK_IN0[7] --> CLK_OUT0 ) = 150;
        ( CLK_IN0[8] --> CLK_OUT0 ) = 150;
        ( CLK_IN0[9] --> CLK_OUT0 ) = 150;
        ( CLK_IN1[0] --> CLK_OUT1 ) = 150;
        ( CLK_IN1[10] --> CLK_OUT1 ) = 150;
        ( CLK_IN1[11] --> CLK_OUT1 ) = 150;
        ( CLK_IN1[1] --> CLK_OUT1 ) = 150;
        ( CLK_IN1[2] --> CLK_OUT1 ) = 150;
        ( CLK_IN1[3] --> CLK_OUT1 ) = 150;
        ( CLK_IN1[4] --> CLK_OUT1 ) = 150;
        ( CLK_IN1[5] --> CLK_OUT1 ) = 150;
        ( CLK_IN1[6] --> CLK_OUT1 ) = 150;
        ( CLK_IN1[7] --> CLK_OUT1 ) = 150;
        ( CLK_IN1[8] --> CLK_OUT1 ) = 150;
        ( CLK_IN1[9] --> CLK_OUT1 ) = 150;

    }
};
//grid device structure netlist end
//grid device configure body started

configuration cfg of PLLINMUX
{

 // assign config body begin
    SC_CLKIN0_SEL  :=  CP_CLKIN0_SEL;
    SC_CLKIN1_SEL  :=  CP_CLKIN1_SEL;
// assign config body end
    if ( CLK_IN0[0] --> CLK_OUT0 )
    {
        SC_CLKIN0_SEL := 4'b0000;
    }

    if ( CLK_IN0[1] --> CLK_OUT0 )
    {
        SC_CLKIN0_SEL := 4'b0001;
    }

    if ( CLK_IN0[2] --> CLK_OUT0 )
    {
        SC_CLKIN0_SEL := 4'b0010;
    }

    if ( CLK_IN0[3] --> CLK_OUT0 )
    {
        SC_CLKIN0_SEL := 4'b0011;
    }

    if ( CLK_IN0[4] --> CLK_OUT0 )
    {
        SC_CLKIN0_SEL := 4'b0100;
    }

    if ( CLK_IN0[5] --> CLK_OUT0 )
    {
        SC_CLKIN0_SEL := 4'b0101;
    }

    if ( CLK_IN0[6] --> CLK_OUT0 )
    {
        SC_CLKIN0_SEL := 4'b0110;
    }

    if ( CLK_IN0[7] --> CLK_OUT0 )
    {
        SC_CLKIN0_SEL := 4'b0111;
    }

    if ( CLK_IN0[8] --> CLK_OUT0 )
    {
        SC_CLKIN0_SEL := 4'b1000;
    }

    if ( CLK_IN0[9] --> CLK_OUT0 )
    {
        SC_CLKIN0_SEL := 4'b1001;
    }

    if ( CLK_IN0[10] --> CLK_OUT0 )
    {
        SC_CLKIN0_SEL := 4'b1010;
    }

    if ( CLK_IN0[11] --> CLK_OUT0 )
    {
        SC_CLKIN0_SEL := 4'b1011;
    }

    if ( CLK_IN1[0] --> CLK_OUT1 )
    {
        SC_CLKIN1_SEL := 4'b0000;
    }

    if ( CLK_IN1[1] --> CLK_OUT1 )
    {
        SC_CLKIN1_SEL := 4'b0001;
    }

    if ( CLK_IN1[2] --> CLK_OUT1 )
    {
        SC_CLKIN1_SEL := 4'b0010;
    }

    if ( CLK_IN1[3] --> CLK_OUT1 )
    {
        SC_CLKIN1_SEL := 4'b0011;
    }

    if ( CLK_IN1[4] --> CLK_OUT1 )
    {
        SC_CLKIN1_SEL := 4'b0100;
    }

    if ( CLK_IN1[5] --> CLK_OUT1 )
    {
        SC_CLKIN1_SEL := 4'b0101;
    }

    if ( CLK_IN1[6] --> CLK_OUT1 )
    {
        SC_CLKIN1_SEL := 4'b0110;
    }

    if ( CLK_IN1[7] --> CLK_OUT1 )
    {
        SC_CLKIN1_SEL := 4'b0111;
    }

    if ( CLK_IN1[8] --> CLK_OUT1 )
    {
        SC_CLKIN1_SEL := 4'b1000;
    }

    if ( CLK_IN1[9] --> CLK_OUT1 )
    {
        SC_CLKIN1_SEL := 4'b1001;
    }

    if ( CLK_IN1[10] --> CLK_OUT1 )
    {
        SC_CLKIN1_SEL := 4'b1010;
    }

    if ( CLK_IN1[11] --> CLK_OUT1 )
    {
        SC_CLKIN1_SEL := 4'b1011;
    }

};

//grid device configure body end

