# -------------------------------------------------------------------------- #
#
# Copyright (C) 2018  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition
# Date created = 17:17:43  April 10, 2024
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		hdmi_colorbar_top_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone 10 LP"
set_global_assignment -name DEVICE 10CL006YU256C8G
set_global_assignment -name TOP_LEVEL_ENTITY hdmi_colorbar_top
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 18.0.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "17:17:43  APRIL 10, 2024"
set_global_assignment -name LAST_QUARTUS_VERSION "18.1.0 Standard Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim (Verilog)"
set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"

#ϵͳʱ�Ӻ͸�λK0
set_location_assignment PIN_M1 -to sys_rst_n
set_location_assignment PIN_E15 -to sys_clk

#HDMIB_OUT_1006B
set_location_assignment PIN_G15 -to tmds_clk_p
set_location_assignment PIN_G16 -to tmds_clk_n
set_location_assignment PIN_B8 -to tmds_data_p[2]
set_location_assignment PIN_A8 -to tmds_data_n[2]
set_location_assignment PIN_B9 -to tmds_data_p[1]
set_location_assignment PIN_A9 -to tmds_data_n[1]
set_location_assignment PIN_F15 -to tmds_data_p[0]
set_location_assignment PIN_F16 -to tmds_data_n[0]


set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name EDA_TEST_BENCH_ENABLE_STATUS TEST_BENCH_MODE -section_id eda_simulation
set_global_assignment -name EDA_NATIVELINK_SIMULATION_TEST_BENCH tb_hdmi_colorbar_top -section_id eda_simulation
set_global_assignment -name EDA_TEST_BENCH_NAME tb_hdmi_colorbar_top -section_id eda_simulation
set_global_assignment -name EDA_DESIGN_INSTANCE_NAME NA -section_id tb_hdmi_colorbar_top
set_global_assignment -name EDA_TEST_BENCH_RUN_SIM_FOR "1 ps" -section_id tb_hdmi_colorbar_top
set_global_assignment -name EDA_TEST_BENCH_MODULE_NAME tb_hdmi_colorbar_top -section_id tb_hdmi_colorbar_top
set_global_assignment -name EDA_TEST_BENCH_FILE ../sim/tb/tb_hdmi_colorbar_top.v -section_id tb_hdmi_colorbar_top
set_global_assignment -name ENABLE_OCT_DONE OFF
set_global_assignment -name USE_CONFIGURATION_DEVICE OFF
set_global_assignment -name CRC_ERROR_OPEN_DRAIN OFF
set_global_assignment -name RESERVE_ALL_UNUSED_PINS_WEAK_PULLUP "AS INPUT TRI-STATED"
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -rise
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -fall
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -rise
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -fall
set_global_assignment -name SDC_FILE hdmi_colorbar_top.out.sdc
set_global_assignment -name QIP_FILE ipcore/pll_clk/pll_clk.qip
set_global_assignment -name QIP_FILE ipcore/ddio_out/ddio_out.qip
set_global_assignment -name QIP_FILE ipcore/rom_bmp.qip
set_global_assignment -name VERILOG_FILE ../rtl/video_driver.v
set_global_assignment -name VERILOG_FILE ../rtl/video_display.v
set_global_assignment -name VERILOG_FILE ../rtl/serializer_10_to_1.v
set_global_assignment -name VERILOG_FILE ../rtl/hdmi_colorbar_top.v
set_global_assignment -name VERILOG_FILE ../rtl/dvi_transmitter_top.v
set_global_assignment -name VERILOG_FILE ../rtl/dvi_encoder.v
set_global_assignment -name VERILOG_FILE ../rtl/asyn_rst_syn.v
set_global_assignment -name TCL_SCRIPT_FILE ../doc/hdmi_colorbar_top.tcl
set_global_assignment -name ENABLE_CONFIGURATION_PINS OFF
set_global_assignment -name ENABLE_BOOT_SEL_PIN OFF
set_global_assignment -name CYCLONEII_RESERVE_NCEO_AFTER_CONFIGURATION "USE AS REGULAR IO"
set_global_assignment -name EDA_MAP_ILLEGAL_CHARACTERS ON -section_id eda_simulation
set_global_assignment -name EDA_ENABLE_GLITCH_FILTERING ON -section_id eda_simulation
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST ON -section_id eda_simulation
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top