Microsemi Libero Software
Version: 11.1.3.1
Release: v11.1 SP3

While analyzing gated clock network, ambiguities have been found on gates
RingOscillator_0/AO14_0:Y, RingOscillator_0/AO14_1:Y, RingOscillator_0/AO14_2:Y,
RingOscillator_0/AO14_12:Y, RingOscillator_0/AO14_13:Y, RingOscillator_0/AO14_16:Y,
RingOscillator_0/AO14_3:Y, RingOscillator_0/AO14_4:Y, RingOscillator_0/AO14_5:Y,
RingOscillator_0/AO14_17:Y, RingOscillator_0/AO14_18:Y, RingOscillator_0/AO14_19:Y,
RingOscillator_0/AO14_6:Y, RingOscillator_0/AO14_7:Y, RingOscillator_0/AO14_8:Y,
RingOscillator_0/AO14_20:Y, RingOscillator_0/AO14_21:Y, RingOscillator_0/AO14_22:Y,
RingOscillator_0/AO14_9:Y, RingOscillator_0/AO14_10:Y, RingOscillator_0/AO14_11:Y,
RingOscillator_0/AO14_23:Y, RingOscillator_0/AO14_14:Y, RingOscillator_0/AO14_15:Y.
The timing models of these gates have been simplified for Static Timing Analysis.
Info: Combinational loops have been detected in the design.
      To view the details, go to Tools->Reports->Timing->Combinational_Loops

 Netlist Reading Time = 0.0 seconds
Imported the files:
   C:\Users\Victor
Ros\Documents\Cookies\wake_up_radio\auxpoyect\GeneradorRingOSC\synthesis\generamensajes.edn
   C:\Users\Victor
Ros\Documents\Cookies\wake_up_radio\auxpoyect\GeneradorRingOSC\synthesis\generamensajes_sdc.sdc

The Import command succeeded ( 00:00:05 )
Info: The design C:\Users\Victor
      Ros\Documents\Cookies\wake_up_radio\auxpoyect\GeneradorRingOSC\designer\impl1\generamensa\
      jes.adb was last modified by software version 11.1.0.14.
Opened an existing Libero design C:\Users\Victor
Ros\Documents\Cookies\wake_up_radio\auxpoyect\GeneradorRingOSC\designer\impl1\generamensajes.ad\
b.
'BA_NAME' set to 'generamensajes_ba'
'KEEP_EXISTING_PHYSICAL_CONSTRAINTS' set to '1'
'SDC_IMPORT_MERGE' set to '1'
'IDE_DESIGNERVIEW_NAME' set to 'Impl1'
'IDE_DESIGNERVIEW_COUNT' set to '1'
'IDE_DESIGNERVIEW_REV0' set to 'Impl1'
'IDE_DESIGNERVIEW_REVNUM0' set to '1'
'IDE_DESIGNERVIEW_ROOTDIR' set to 'C:\Users\Victor
Ros\Documents\Cookies\wake_up_radio\auxpoyect\GeneradorRingOSC\designer'
'IDE_DESIGNERVIEW_LASTREV' set to '1'

The Execute Script command succeeded ( 00:00:00 )
Warning: The following files already exist:
         
         C:\Users\Victor
         Ros\Documents\Cookies\wake_up_radio\auxpoyect\GeneradorRingOSC\designer\impl1\generame\
         nsajes.pdb
         
         Do you want to replace the files? [YES]
=====================================================================
Parameters used to run compile:
===============================

Family      : IGLOO
Device      : M1AGL600V2
Package     : 484 FBGA
Source      : C:\Users\Victor
Ros\Documents\Cookies\wake_up_radio\auxpoyect\GeneradorRingOSC\synthesis\generamensajes.edn
              C:\Users\Victor
Ros\Documents\Cookies\wake_up_radio\auxpoyect\GeneradorRingOSC\synthesis\generamensajes_sdc.sdc
Format      : EDIF
Topcell     : generamensajes
Speed grade : STD
Temp        : 0:25:70
Voltage     : 1.58:1.20:1.14

Keep Existing Physical Constraints : Yes
Keep Existing Timing Constraints   : Yes

pdc_abort_on_error                 : Yes
pdc_eco_display_unmatched_objects  : No
pdc_eco_max_warnings               : 10000

demote_globals                     : No
promote_globals                    : No
localclock_max_shared_instances    : 12
localclock_buffer_tree_max_fanout  : 12

combine_register                   : No
delete_buffer_tree                 : No

report_high_fanout_nets_limit      : 10

=====================================================================
Compile starts ...

Info: BLK007: No CoreConsole Database file imported for an M1 device.
Combiner is turned off (switch COB_DO_COB = 0). Skipping optimizations. Only netlist
legalization will be performed.
WARNING: Combiner is turned-off, tie-off will not be done
WARNING: Combiner is turned-off, logic combining will not be done
WARNING: Combiner is turned-off, gobbler will not be done

Netlist Optimization Report
===========================

Optimized macros:
  - Dangling net drivers:   0
  - Buffers:                0
  - Inverters:              1
  - Tieoff:                 0
  - Logic combining:        0

    Total macros optimized  1

There were 0 error(s) and 0 warning(s) in this design.
=====================================================================

Reading previous post-compile physical placement constraints.


There were 0 error(s) and 0 warning(s).

=====================================================================
Compile report:
===============

    CORE                       Used:    383  Total:  13824   (2.77%)
    IO (W/ clocks)             Used:     29  Total:    235   (12.34%)
    Differential IO            Used:      0  Total:     60   (0.00%)
    GLOBAL (Chip+Quadrant)     Used:      2  Total:     18   (11.11%)
    PLL                        Used:      0  Total:      1   (0.00%)
    RAM/FIFO                   Used:      0  Total:     24   (0.00%)
    Low Static ICC             Used:      0  Total:      1   (0.00%)
    FlashROM                   Used:      0  Total:      1   (0.00%)
    User JTAG                  Used:      0  Total:      1   (0.00%)

Global Information:

    Type            | Used   | Total
    ----------------|--------|--------------
    Chip global     | 2      | 6  (33.33%)*
    Quadrant global | 0      | 12 (0.00%)

    (*) Chip globals may be assigned to Quadrant globals using the Multi-View Navigator (MVN)
        or Physical Design Constraints (PDC).
        They may also be assigned to Quadrant globals automatically during Layout.

Core Information:

    Type    | Instances    | Core tiles
    --------|--------------|-----------
    COMB    | 296          | 296
    SEQ     | 87           | 87

I/O Function:

    Type                          | w/o register  | w/ register  | w/ DDR register
    ------------------------------|---------------|--------------|----------------
    Input I/O                     | 14            | 0            | 0
    Output I/O                    | 15            | 0            | 0
    Bidirectional I/O             | 0             | 0            | 0
    Differential Input I/O Pairs  | 0             | 0            | 0
    Differential Output I/O Pairs | 0             | 0            | 0

I/O Technology:

                                    |   Voltages    |             I/Os
    --------------------------------|-------|-------|-------|--------|--------------
    I/O Standard(s)                 | Vcci  | Vref  | Input | Output | Bidirectional
    --------------------------------|-------|-------|-------|--------|--------------
    LVCMOS33                        | 3.30v | N/A   | 14    | 15     | 0

I/O Placement:

    Locked  :  29 ( 100.00% )
    Placed  :   0
    UnPlaced:   0

Net information report:
=======================

The following nets have been assigned to a chip global resource:
    Fanout  Type          Name
    --------------------------
    88      SET/RESET_NET Net   : INBUF_0_Y
                          Driver: INBUF_0_RNI3ULF
                          Source: NETLIST
    85      CLK_NET       Net   : CLK_OUT_c
                          Driver: RingOscillator_0/ringO_cnt_0/DFN1E1C0_NU_3_RNIFSD1
                          Source: NETLIST

High fanout nets in the post compile netlist:
    Fanout  Type          Name
    --------------------------
    22      INT_NET       Net   : EN_c
                          Driver: EN_pad
    21      INT_NET       Net   : EN_c_0
                          Driver: EN_pad_RNI70RA
    14      INT_NET       Net   : TX_Active_c
                          Driver: manchesterEncoderComplete_0/manchester_encoder_0/encoder_busy
    12      INT_NET       Net   : manchesterEncoderComplete_0/state[3]
                          Driver: manchesterEncoderComplete_0/manchester_encoder_ctrl_0/state[3]
    10      INT_NET       Net   : manchesterEncoderComplete_0/load_i_1
                          Driver:
manchesterEncoderComplete_0/manchester_encoder_ctrl_0/loadEncoder_i_a3_0_a3_1
    10      INT_NET       Net   : manchesterEncoderComplete_0/manchester_encoder_ctrl_0/state[6]
                          Driver: manchesterEncoderComplete_0/manchester_encoder_ctrl_0/state[6]
    9       INT_NET       Net   : contador_0_milisegundos100
                          Driver: contador_0/cuenta100_RNINT892[7]
    9       INT_NET       Net   : contador_0_milisegundos1000
                          Driver: contador_0/cuenta1000_RNIPNSJ3[10]
    9       INT_NET       Net   : manchesterEncoderComplete_0/manchester_encoder_0_TXbuff_free
                          Driver: manchesterEncoderComplete_0/manchester_encoder_0/TXbuff_free
    8       INT_NET       Net   : manchesterEncoderComplete_0/cuentaEnvios[2]
                          Driver:
manchesterEncoderComplete_0/manchester_encoder_ctrl_0/cuentaEnvios[2]

Nets that are candidates for clock assignment and the resulting fanout:
    Fanout  Type          Name
    --------------------------
    42      INT_NET       Net   : EN_c
                          Driver: EN_pad
    14      INT_NET       Net   : TX_Active_c
                          Driver: manchesterEncoderComplete_0/manchester_encoder_0/encoder_busy
    12      INT_NET       Net   : manchesterEncoderComplete_0/state[3]
                          Driver: manchesterEncoderComplete_0/manchester_encoder_ctrl_0/state[3]
    10      INT_NET       Net   : manchesterEncoderComplete_0/load_i_1
                          Driver:
manchesterEncoderComplete_0/manchester_encoder_ctrl_0/loadEncoder_i_a3_0_a3_1
    10      INT_NET       Net   : manchesterEncoderComplete_0/manchester_encoder_ctrl_0/state[6]
                          Driver: manchesterEncoderComplete_0/manchester_encoder_ctrl_0/state[6]
    9       INT_NET       Net   : contador_0_milisegundos100
                          Driver: contador_0/cuenta100_RNINT892[7]
    9       INT_NET       Net   : contador_0_milisegundos1000
                          Driver: contador_0/cuenta1000_RNIPNSJ3[10]
    9       INT_NET       Net   : manchesterEncoderComplete_0/manchester_encoder_0_TXbuff_free
                          Driver: manchesterEncoderComplete_0/manchester_encoder_0/TXbuff_free
    8       INT_NET       Net   : manchesterEncoderComplete_0/cuentaEnvios[2]
                          Driver:
manchesterEncoderComplete_0/manchester_encoder_ctrl_0/cuentaEnvios[2]
    8       INT_NET       Net   : manchesterEncoderComplete_0/manchester_encoder_ctrl_0_dout[6]
                          Driver:
manchesterEncoderComplete_0/manchester_encoder_ctrl_0/state_RNIFVUM[5]
====================
Flash*Freeze report:
====================

The design does not use the Flash*Freeze feature.

====================
While analyzing gated clock network, ambiguities have been found on gates
RingOscillator_0/AO14_0:Y, RingOscillator_0/AO14_1:Y, RingOscillator_0/AO14_2:Y,
RingOscillator_0/AO14_12:Y, RingOscillator_0/AO14_13:Y, RingOscillator_0/AO14_16:Y,
RingOscillator_0/AO14_3:Y, RingOscillator_0/AO14_4:Y, RingOscillator_0/AO14_5:Y,
RingOscillator_0/AO14_17:Y, RingOscillator_0/AO14_18:Y, RingOscillator_0/AO14_19:Y,
RingOscillator_0/AO14_6:Y, RingOscillator_0/AO14_7:Y, RingOscillator_0/AO14_8:Y,
RingOscillator_0/AO14_20:Y, RingOscillator_0/AO14_21:Y, RingOscillator_0/AO14_22:Y,
RingOscillator_0/AO14_9:Y, RingOscillator_0/AO14_10:Y, RingOscillator_0/AO14_11:Y,
RingOscillator_0/AO14_23:Y, RingOscillator_0/AO14_14:Y, RingOscillator_0/AO14_15:Y.
The timing models of these gates have been simplified for Static Timing Analysis.
Info: Combinational loops have been detected in the design.
      To view the details, go to Tools->Reports->Timing->Combinational_Loops


SDC Import: Begin processing constraints...



SDC Import: End processing constraints


The Compile command succeeded ( 00:00:04 )
***** Layout Variables *********************************************

Mode: TIMING_DRIVEN
Power-driven Layout: OFF
Incremental Placement: OFF
Incremental Route: OFF


Info: I/O Bank Assigner detected (1) out of (4) I/O Bank(s) with locked I/O technologies.

Running I/O Bank Assigner.

I/O Bank Assigner completed successfully.
 

Planning global net placement...


Global net placement completed successfully.

                        o - o - o - o - o - o

Timing-driven Placer Started: Fri Oct 11 13:23:58 2013

Placer Finished: Fri Oct 11 13:24:01 2013
Total Placer CPU Time:     00:00:03

                        o - o - o - o - o - o

While analyzing gated clock network, ambiguities have been found on gates
RingOscillator_0/AO14_0:Y, RingOscillator_0/AO14_1:Y, RingOscillator_0/AO14_2:Y,
RingOscillator_0/AO14_12:Y, RingOscillator_0/AO14_13:Y, RingOscillator_0/AO14_16:Y,
RingOscillator_0/AO14_3:Y, RingOscillator_0/AO14_4:Y, RingOscillator_0/AO14_5:Y,
RingOscillator_0/AO14_17:Y, RingOscillator_0/AO14_18:Y, RingOscillator_0/AO14_19:Y,
RingOscillator_0/AO14_6:Y, RingOscillator_0/AO14_7:Y, RingOscillator_0/AO14_8:Y,
RingOscillator_0/AO14_20:Y, RingOscillator_0/AO14_21:Y, RingOscillator_0/AO14_22:Y,
RingOscillator_0/AO14_9:Y, RingOscillator_0/AO14_10:Y, RingOscillator_0/AO14_11:Y,
RingOscillator_0/AO14_23:Y, RingOscillator_0/AO14_14:Y, RingOscillator_0/AO14_15:Y.
The timing models of these gates have been simplified for Static Timing Analysis.

Timing-driven Router 
Design: generamensajes                  Started: Fri Oct 11 13:24:04 2013

While analyzing gated clock network, ambiguities have been found on gates
RingOscillator_0/AO14_0:Y, RingOscillator_0/AO14_1:Y, RingOscillator_0/AO14_2:Y,
RingOscillator_0/AO14_12:Y, RingOscillator_0/AO14_13:Y, RingOscillator_0/AO14_16:Y,
RingOscillator_0/AO14_3:Y, RingOscillator_0/AO14_4:Y, RingOscillator_0/AO14_5:Y,
RingOscillator_0/AO14_17:Y, RingOscillator_0/AO14_18:Y, RingOscillator_0/AO14_19:Y,
RingOscillator_0/AO14_6:Y, RingOscillator_0/AO14_7:Y, RingOscillator_0/AO14_8:Y,
RingOscillator_0/AO14_20:Y, RingOscillator_0/AO14_21:Y, RingOscillator_0/AO14_22:Y,
RingOscillator_0/AO14_9:Y, RingOscillator_0/AO14_10:Y, RingOscillator_0/AO14_11:Y,
RingOscillator_0/AO14_23:Y, RingOscillator_0/AO14_14:Y, RingOscillator_0/AO14_15:Y.
The timing models of these gates have been simplified for Static Timing Analysis.
 
While analyzing gated clock network, ambiguities have been found on gates
RingOscillator_0/AO14_0:Y, RingOscillator_0/AO14_1:Y, RingOscillator_0/AO14_2:Y,
RingOscillator_0/AO14_12:Y, RingOscillator_0/AO14_13:Y, RingOscillator_0/AO14_16:Y,
RingOscillator_0/AO14_3:Y, RingOscillator_0/AO14_4:Y, RingOscillator_0/AO14_5:Y,
RingOscillator_0/AO14_17:Y, RingOscillator_0/AO14_18:Y, RingOscillator_0/AO14_19:Y,
RingOscillator_0/AO14_6:Y, RingOscillator_0/AO14_7:Y, RingOscillator_0/AO14_8:Y,
RingOscillator_0/AO14_20:Y, RingOscillator_0/AO14_21:Y, RingOscillator_0/AO14_22:Y,
RingOscillator_0/AO14_9:Y, RingOscillator_0/AO14_10:Y, RingOscillator_0/AO14_11:Y,
RingOscillator_0/AO14_23:Y, RingOscillator_0/AO14_14:Y, RingOscillator_0/AO14_15:Y.
The timing models of these gates have been simplified for Static Timing Analysis.
Iterative improvement...
While analyzing gated clock network, ambiguities have been found on gates
RingOscillator_0/AO14_0:Y, RingOscillator_0/AO14_1:Y, RingOscillator_0/AO14_2:Y,
RingOscillator_0/AO14_12:Y, RingOscillator_0/AO14_13:Y, RingOscillator_0/AO14_16:Y,
RingOscillator_0/AO14_3:Y, RingOscillator_0/AO14_4:Y, RingOscillator_0/AO14_5:Y,
RingOscillator_0/AO14_17:Y, RingOscillator_0/AO14_18:Y, RingOscillator_0/AO14_19:Y,
RingOscillator_0/AO14_6:Y, RingOscillator_0/AO14_7:Y, RingOscillator_0/AO14_8:Y,
RingOscillator_0/AO14_20:Y, RingOscillator_0/AO14_21:Y, RingOscillator_0/AO14_22:Y,
RingOscillator_0/AO14_9:Y, RingOscillator_0/AO14_10:Y, RingOscillator_0/AO14_11:Y,
RingOscillator_0/AO14_23:Y, RingOscillator_0/AO14_14:Y, RingOscillator_0/AO14_15:Y.
The timing models of these gates have been simplified for Static Timing Analysis.

Timing-driven Router completed successfully.

Design: generamensajes                  
Finished: Fri Oct 11 13:24:25 2013
Total CPU Time:     00:00:21            Total Elapsed Time: 00:00:21
Total Memory Usage: 242.7 Mbytes
                        o - o - o - o - o - o

Loading the Timing data for the design.
While analyzing gated clock network, ambiguities have been found on gates
RingOscillator_0/AO14_0:Y, RingOscillator_0/AO14_1:Y, RingOscillator_0/AO14_2:Y,
RingOscillator_0/AO14_12:Y, RingOscillator_0/AO14_13:Y, RingOscillator_0/AO14_16:Y,
RingOscillator_0/AO14_3:Y, RingOscillator_0/AO14_4:Y, RingOscillator_0/AO14_5:Y,
RingOscillator_0/AO14_17:Y, RingOscillator_0/AO14_18:Y, RingOscillator_0/AO14_19:Y,
RingOscillator_0/AO14_6:Y, RingOscillator_0/AO14_7:Y, RingOscillator_0/AO14_8:Y,
RingOscillator_0/AO14_20:Y, RingOscillator_0/AO14_21:Y, RingOscillator_0/AO14_22:Y,
RingOscillator_0/AO14_9:Y, RingOscillator_0/AO14_10:Y, RingOscillator_0/AO14_11:Y,
RingOscillator_0/AO14_23:Y, RingOscillator_0/AO14_14:Y, RingOscillator_0/AO14_15:Y.
The timing models of these gates have been simplified for Static Timing Analysis.
Info: Combinational loops have been detected in the design.
      To view the details, go to Tools->Reports->Timing->Combinational_Loops
Finished loading the Timing data.

The Layout command succeeded ( 00:00:33 )

The Export-map command succeeded ( 00:00:17 )
Warning: Overwriting the existing file: C:\Users\Victor
         Ros\Documents\Cookies\wake_up_radio\auxpoyect\GeneradorRingOSC\designer\impl1\generame\
         nsajes.pdb.
Wrote to the file: C:\Users\Victor
Ros\Documents\Cookies\wake_up_radio\auxpoyect\GeneradorRingOSC\designer\impl1\generamensajes.pdb
CHECKSUM: 4ED7

The Generate programming file command succeeded ( 00:00:58 )
Design saved to file C:\Users\Victor
Ros\Documents\Cookies\wake_up_radio\auxpoyect\GeneradorRingOSC\designer\impl1\generamensajes.ad\
b.
Wrote pin report to file: C:\Users\Victor
Ros\Documents\Cookies\wake_up_radio\auxpoyect\GeneradorRingOSC\designer\impl1\generamensajes_re\
port_pin_byname.txt

The Report command succeeded ( 00:00:00 )
Wrote pin report to file: C:\Users\Victor
Ros\Documents\Cookies\wake_up_radio\auxpoyect\GeneradorRingOSC\designer\impl1\generamensajes_re\
port_pin_bynumber.txt

The Report command succeeded ( 00:00:01 )

The Execute Script command succeeded ( 00:00:01 )
Design saved to file C:\Users\Victor
Ros\Documents\Cookies\wake_up_radio\auxpoyect\GeneradorRingOSC\designer\impl1\generamensajes.ad\
b.
Wrote pin report to file: C:\Users\Victor
Ros\Documents\Cookies\wake_up_radio\auxpoyect\GeneradorRingOSC\designer\impl1\generamensajes_re\
port_pin_byname.txt

The Report command succeeded ( 00:00:01 )
Wrote pin report to file: C:\Users\Victor
Ros\Documents\Cookies\wake_up_radio\auxpoyect\GeneradorRingOSC\designer\impl1\generamensajes_re\
port_pin_bynumber.txt

The Report command succeeded ( 00:00:01 )

The Execute Script command succeeded ( 00:00:02 )
Design closed.

