

================================================================
== Vitis HLS Report for 'crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_1'
================================================================
* Date:           Tue May 28 19:29:16 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        EsperimentiVitisHLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.008 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_29_1  |        8|        8|         2|          1|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [source/word.h:28->source/aead.c:60]   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%idx53_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %idx53"   --->   Operation 6 'read' 'idx53_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%s_0_26_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %s_0_26"   --->   Operation 7 'read' 's_0_26_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%idx53_cast = zext i4 %idx53_read"   --->   Operation 8 'zext' 'idx53_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln28 = store i4 0, i4 %i" [source/word.h:28->source/aead.c:60]   --->   Operation 9 'store' 'store_ln28' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i_2 = load i4 %i" [source/word.h:29->source/aead.c:60]   --->   Operation 11 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.73ns)   --->   "%icmp_ln29 = icmp_eq  i4 %i_2, i4 8" [source/word.h:29->source/aead.c:60]   --->   Operation 12 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 13 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.73ns)   --->   "%add_ln29 = add i4 %i_2, i4 1" [source/word.h:29->source/aead.c:60]   --->   Operation 14 'add' 'add_ln29' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29, void %for.inc.i.split, void %STOREBYTES.exit.exitStub" [source/word.h:29->source/aead.c:60]   --->   Operation 15 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i4 %i_2" [source/word.h:29->source/aead.c:60]   --->   Operation 16 'trunc' 'trunc_ln29' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln29_5 = trunc i4 %i_2" [source/word.h:29->source/aead.c:60]   --->   Operation 17 'trunc' 'trunc_ln29_5' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln29_5, i3 0" [source/word.h:29->source/aead.c:60]   --->   Operation 18 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.82ns)   --->   "%sub_ln29 = sub i6 56, i6 %shl_ln" [source/word.h:29->source/aead.c:60]   --->   Operation 19 'sub' 'sub_ln29' <Predicate = (!icmp_ln29)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i6 %sub_ln29" [source/word.h:29->source/aead.c:60]   --->   Operation 20 'zext' 'zext_ln29' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (4.59ns)   --->   "%lshr_ln29 = lshr i64 %s_0_26_read, i64 %zext_ln29" [source/word.h:29->source/aead.c:60]   --->   Operation 21 'lshr' 'lshr_ln29' <Predicate = (!icmp_ln29)> <Delay = 4.59> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln29_6 = trunc i64 %lshr_ln29" [source/word.h:29->source/aead.c:60]   --->   Operation 22 'trunc' 'trunc_ln29_6' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %i_2, i32 2" [source/word.h:29->source/aead.c:60]   --->   Operation 23 'bitselect' 'tmp' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %idx53_cast, i32 2" [source/word.h:29->source/aead.c:60]   --->   Operation 24 'bitselect' 'tmp_1' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.97ns)   --->   "%or_ln29 = or i1 %tmp_1, i1 %tmp" [source/word.h:29->source/aead.c:60]   --->   Operation 25 'or' 'or_ln29' <Predicate = (!icmp_ln29)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %idx53_cast, i32 3" [source/word.h:29->source/aead.c:60]   --->   Operation 26 'bitselect' 'tmp_2' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.86ns)   --->   "%switch_ln29 = switch i2 %trunc_ln29, void %arrayidx.i7.case.3, i2 0, void %arrayidx.i7.case.0, i2 1, void %arrayidx.i7.case.1, i2 2, void %arrayidx.i7.case.2" [source/word.h:29->source/aead.c:60]   --->   Operation 27 'switch' 'switch_ln29' <Predicate = (!icmp_ln29)> <Delay = 1.86>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln28 = store i4 %add_ln29, i4 %i" [source/word.h:28->source/aead.c:60]   --->   Operation 28 'store' 'store_ln28' <Predicate = (!icmp_ln29)> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln29 = br void %for.inc.i" [source/word.h:29->source/aead.c:60]   --->   Operation 29 'br' 'br_ln29' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 46 'ret' 'ret_ln0' <Predicate = (icmp_ln29)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specpipeline_ln28 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [source/word.h:28->source/aead.c:60]   --->   Operation 30 'specpipeline' 'specpipeline_ln28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [source/word.h:29->source/aead.c:60]   --->   Operation 31 'specloopname' 'specloopname_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %tmp_2, i1 %or_ln29" [source/word.h:29->source/aead.c:60]   --->   Operation 32 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln29_2 = zext i2 %or_ln" [source/word.h:29->source/aead.c:60]   --->   Operation 33 'zext' 'zext_ln29_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%c_0_addr = getelementptr i8 %c_0, i64 0, i64 %zext_ln29_2" [source/word.h:29->source/aead.c:60]   --->   Operation 34 'getelementptr' 'c_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%c_1_addr = getelementptr i8 %c_1, i64 0, i64 %zext_ln29_2" [source/word.h:29->source/aead.c:60]   --->   Operation 35 'getelementptr' 'c_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%c_2_addr = getelementptr i8 %c_2, i64 0, i64 %zext_ln29_2" [source/word.h:29->source/aead.c:60]   --->   Operation 36 'getelementptr' 'c_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%c_3_addr = getelementptr i8 %c_3, i64 0, i64 %zext_ln29_2" [source/word.h:29->source/aead.c:60]   --->   Operation 37 'getelementptr' 'c_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (2.32ns)   --->   "%store_ln29 = store i8 %trunc_ln29_6, i3 %c_2_addr" [source/word.h:29->source/aead.c:60]   --->   Operation 38 'store' 'store_ln29' <Predicate = (trunc_ln29 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln29 = br void %arrayidx.i7.exit" [source/word.h:29->source/aead.c:60]   --->   Operation 39 'br' 'br_ln29' <Predicate = (trunc_ln29 == 2)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (2.32ns)   --->   "%store_ln29 = store i8 %trunc_ln29_6, i3 %c_1_addr" [source/word.h:29->source/aead.c:60]   --->   Operation 40 'store' 'store_ln29' <Predicate = (trunc_ln29 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln29 = br void %arrayidx.i7.exit" [source/word.h:29->source/aead.c:60]   --->   Operation 41 'br' 'br_ln29' <Predicate = (trunc_ln29 == 1)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (2.32ns)   --->   "%store_ln29 = store i8 %trunc_ln29_6, i3 %c_0_addr" [source/word.h:29->source/aead.c:60]   --->   Operation 42 'store' 'store_ln29' <Predicate = (trunc_ln29 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln29 = br void %arrayidx.i7.exit" [source/word.h:29->source/aead.c:60]   --->   Operation 43 'br' 'br_ln29' <Predicate = (trunc_ln29 == 0)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (2.32ns)   --->   "%store_ln29 = store i8 %trunc_ln29_6, i3 %c_3_addr" [source/word.h:29->source/aead.c:60]   --->   Operation 44 'store' 'store_ln29' <Predicate = (trunc_ln29 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln29 = br void %arrayidx.i7.exit" [source/word.h:29->source/aead.c:60]   --->   Operation 45 'br' 'br_ln29' <Predicate = (trunc_ln29 == 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ c_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ c_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ c_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ c_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ s_0_26]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ idx53]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                     (alloca           ) [ 010]
idx53_read            (read             ) [ 000]
s_0_26_read           (read             ) [ 000]
idx53_cast            (zext             ) [ 000]
store_ln28            (store            ) [ 000]
br_ln0                (br               ) [ 000]
i_2                   (load             ) [ 000]
icmp_ln29             (icmp             ) [ 010]
speclooptripcount_ln0 (speclooptripcount) [ 000]
add_ln29              (add              ) [ 000]
br_ln29               (br               ) [ 000]
trunc_ln29            (trunc            ) [ 011]
trunc_ln29_5          (trunc            ) [ 000]
shl_ln                (bitconcatenate   ) [ 000]
sub_ln29              (sub              ) [ 000]
zext_ln29             (zext             ) [ 000]
lshr_ln29             (lshr             ) [ 000]
trunc_ln29_6          (trunc            ) [ 011]
tmp                   (bitselect        ) [ 000]
tmp_1                 (bitselect        ) [ 000]
or_ln29               (or               ) [ 011]
tmp_2                 (bitselect        ) [ 011]
switch_ln29           (switch           ) [ 000]
store_ln28            (store            ) [ 000]
br_ln29               (br               ) [ 000]
specpipeline_ln28     (specpipeline     ) [ 000]
specloopname_ln29     (specloopname     ) [ 000]
or_ln                 (bitconcatenate   ) [ 000]
zext_ln29_2           (zext             ) [ 000]
c_0_addr              (getelementptr    ) [ 000]
c_1_addr              (getelementptr    ) [ 000]
c_2_addr              (getelementptr    ) [ 000]
c_3_addr              (getelementptr    ) [ 000]
store_ln29            (store            ) [ 000]
br_ln29               (br               ) [ 000]
store_ln29            (store            ) [ 000]
br_ln29               (br               ) [ 000]
store_ln29            (store            ) [ 000]
br_ln29               (br               ) [ 000]
store_ln29            (store            ) [ 000]
br_ln29               (br               ) [ 000]
ret_ln0               (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="c_3">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="c_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="c_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="c_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="s_0_26">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_0_26"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="idx53">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="idx53"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i5.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i2.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="i_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="idx53_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="4" slack="0"/>
<pin id="70" dir="0" index="1" bw="4" slack="0"/>
<pin id="71" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="idx53_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="s_0_26_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="64" slack="0"/>
<pin id="76" dir="0" index="1" bw="64" slack="0"/>
<pin id="77" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s_0_26_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="c_0_addr_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="8" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="2" slack="0"/>
<pin id="84" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_0_addr/2 "/>
</bind>
</comp>

<comp id="87" class="1004" name="c_1_addr_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="8" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="2" slack="0"/>
<pin id="91" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_1_addr/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="c_2_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="8" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="2" slack="0"/>
<pin id="98" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_2_addr/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="c_3_addr_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="8" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="2" slack="0"/>
<pin id="105" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_3_addr/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="store_ln29_access_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="3" slack="0"/>
<pin id="110" dir="0" index="1" bw="8" slack="1"/>
<pin id="111" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="store_ln29_access_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="3" slack="0"/>
<pin id="116" dir="0" index="1" bw="8" slack="1"/>
<pin id="117" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="store_ln29_access_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="3" slack="0"/>
<pin id="122" dir="0" index="1" bw="8" slack="1"/>
<pin id="123" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="store_ln29_access_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="3" slack="0"/>
<pin id="128" dir="0" index="1" bw="8" slack="1"/>
<pin id="129" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="idx53_cast_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="4" slack="0"/>
<pin id="134" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idx53_cast/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="store_ln28_store_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="0" index="1" bw="4" slack="0"/>
<pin id="139" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="i_2_load_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="4" slack="0"/>
<pin id="143" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="icmp_ln29_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="4" slack="0"/>
<pin id="146" dir="0" index="1" bw="4" slack="0"/>
<pin id="147" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="add_ln29_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="4" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="trunc_ln29_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="4" slack="0"/>
<pin id="158" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="trunc_ln29_5_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="4" slack="0"/>
<pin id="162" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29_5/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="shl_ln_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="6" slack="0"/>
<pin id="166" dir="0" index="1" bw="3" slack="0"/>
<pin id="167" dir="0" index="2" bw="1" slack="0"/>
<pin id="168" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="sub_ln29_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="4" slack="0"/>
<pin id="174" dir="0" index="1" bw="6" slack="0"/>
<pin id="175" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln29/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="zext_ln29_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="6" slack="0"/>
<pin id="180" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="lshr_ln29_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="64" slack="0"/>
<pin id="184" dir="0" index="1" bw="6" slack="0"/>
<pin id="185" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln29/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="trunc_ln29_6_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="64" slack="0"/>
<pin id="190" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29_6/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="tmp_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="0" index="1" bw="4" slack="0"/>
<pin id="195" dir="0" index="2" bw="3" slack="0"/>
<pin id="196" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="tmp_1_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="4" slack="0"/>
<pin id="203" dir="0" index="2" bw="3" slack="0"/>
<pin id="204" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="or_ln29_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln29/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="tmp_2_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="4" slack="0"/>
<pin id="217" dir="0" index="2" bw="3" slack="0"/>
<pin id="218" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="store_ln28_store_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="4" slack="0"/>
<pin id="224" dir="0" index="1" bw="4" slack="0"/>
<pin id="225" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="or_ln_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="2" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="1"/>
<pin id="230" dir="0" index="2" bw="1" slack="1"/>
<pin id="231" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="zext_ln29_2_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="2" slack="0"/>
<pin id="235" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_2/2 "/>
</bind>
</comp>

<comp id="241" class="1005" name="i_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="4" slack="0"/>
<pin id="243" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="251" class="1005" name="trunc_ln29_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="2" slack="1"/>
<pin id="253" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln29 "/>
</bind>
</comp>

<comp id="255" class="1005" name="trunc_ln29_6_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="8" slack="1"/>
<pin id="257" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln29_6 "/>
</bind>
</comp>

<comp id="263" class="1005" name="or_ln29_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="1"/>
<pin id="265" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln29 "/>
</bind>
</comp>

<comp id="268" class="1005" name="tmp_2_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="1"/>
<pin id="270" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="12" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="72"><net_src comp="14" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="10" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="16" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="8" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="85"><net_src comp="6" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="62" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="4" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="62" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="99"><net_src comp="2" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="62" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="0" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="62" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="113"><net_src comp="94" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="119"><net_src comp="87" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="125"><net_src comp="80" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="131"><net_src comp="101" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="135"><net_src comp="68" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="140"><net_src comp="18" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="148"><net_src comp="141" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="20" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="141" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="26" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="159"><net_src comp="141" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="141" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="169"><net_src comp="28" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="160" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="30" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="176"><net_src comp="32" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="164" pin="3"/><net_sink comp="172" pin=1"/></net>

<net id="181"><net_src comp="172" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="186"><net_src comp="74" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="178" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="191"><net_src comp="182" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="197"><net_src comp="34" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="141" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="199"><net_src comp="36" pin="0"/><net_sink comp="192" pin=2"/></net>

<net id="205"><net_src comp="38" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="132" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="207"><net_src comp="36" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="212"><net_src comp="200" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="192" pin="3"/><net_sink comp="208" pin=1"/></net>

<net id="219"><net_src comp="38" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="132" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="221"><net_src comp="40" pin="0"/><net_sink comp="214" pin=2"/></net>

<net id="226"><net_src comp="150" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="232"><net_src comp="60" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="236"><net_src comp="227" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="238"><net_src comp="233" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="239"><net_src comp="233" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="240"><net_src comp="233" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="244"><net_src comp="64" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="246"><net_src comp="241" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="247"><net_src comp="241" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="254"><net_src comp="156" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="258"><net_src comp="188" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="260"><net_src comp="255" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="261"><net_src comp="255" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="262"><net_src comp="255" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="266"><net_src comp="208" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="271"><net_src comp="214" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="227" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: c_3 | {2 }
	Port: c_2 | {2 }
	Port: c_1 | {2 }
	Port: c_0 | {2 }
 - Input state : 
	Port: crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_1 : s_0_26 | {1 }
	Port: crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_1 : idx53 | {1 }
  - Chain level:
	State 1
		store_ln28 : 1
		i_2 : 1
		icmp_ln29 : 2
		add_ln29 : 2
		br_ln29 : 3
		trunc_ln29 : 2
		trunc_ln29_5 : 2
		shl_ln : 3
		sub_ln29 : 4
		zext_ln29 : 5
		lshr_ln29 : 6
		trunc_ln29_6 : 7
		tmp : 2
		tmp_1 : 1
		or_ln29 : 2
		tmp_2 : 1
		switch_ln29 : 3
		store_ln28 : 3
	State 2
		zext_ln29_2 : 1
		c_0_addr : 2
		c_1_addr : 2
		c_2_addr : 2
		c_3_addr : 2
		store_ln29 : 3
		store_ln29 : 3
		store_ln29 : 3
		store_ln29 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|   lshr   |    lshr_ln29_fu_182    |    0    |   182   |
|----------|------------------------|---------|---------|
|    sub   |     sub_ln29_fu_172    |    0    |    14   |
|----------|------------------------|---------|---------|
|   icmp   |    icmp_ln29_fu_144    |    0    |    13   |
|----------|------------------------|---------|---------|
|    add   |     add_ln29_fu_150    |    0    |    13   |
|----------|------------------------|---------|---------|
|    or    |     or_ln29_fu_208     |    0    |    2    |
|----------|------------------------|---------|---------|
|   read   |  idx53_read_read_fu_68 |    0    |    0    |
|          | s_0_26_read_read_fu_74 |    0    |    0    |
|----------|------------------------|---------|---------|
|          |    idx53_cast_fu_132   |    0    |    0    |
|   zext   |    zext_ln29_fu_178    |    0    |    0    |
|          |   zext_ln29_2_fu_233   |    0    |    0    |
|----------|------------------------|---------|---------|
|          |    trunc_ln29_fu_156   |    0    |    0    |
|   trunc  |   trunc_ln29_5_fu_160  |    0    |    0    |
|          |   trunc_ln29_6_fu_188  |    0    |    0    |
|----------|------------------------|---------|---------|
|bitconcatenate|      shl_ln_fu_164     |    0    |    0    |
|          |      or_ln_fu_227      |    0    |    0    |
|----------|------------------------|---------|---------|
|          |       tmp_fu_192       |    0    |    0    |
| bitselect|      tmp_1_fu_200      |    0    |    0    |
|          |      tmp_2_fu_214      |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   224   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|      i_reg_241     |    4   |
|   or_ln29_reg_263  |    1   |
|    tmp_2_reg_268   |    1   |
|trunc_ln29_6_reg_255|    8   |
| trunc_ln29_reg_251 |    2   |
+--------------------+--------+
|        Total       |   16   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   224  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   16   |    -   |
+-----------+--------+--------+
|   Total   |   16   |   224  |
+-----------+--------+--------+
