-- ==============================================================
-- Generated by Vitis HLS v2025.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity fmm_reduce_kernel is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    A_dram_i : IN STD_LOGIC_VECTOR (31 downto 0);
    A_dram_o : OUT STD_LOGIC_VECTOR (31 downto 0);
    rows : IN STD_LOGIC_VECTOR (31 downto 0);
    cols : IN STD_LOGIC_VECTOR (31 downto 0);
    t_capacity : IN STD_LOGIC_VECTOR (31 downto 0);
    k1 : IN STD_LOGIC_VECTOR (31 downto 0);
    k2 : IN STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of fmm_reduce_kernel is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "fmm_reduce_kernel_fmm_reduce_kernel,hls_ip_2025_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7a200t-fbg676-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=9.116857,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=5535,HLS_SYN_LUT=61590,HLS_VERSION=2025_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (5 downto 0) := "000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (5 downto 0) := "000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (5 downto 0) := "001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal M_rows : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal M_cols : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal M_t : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal M_t_capacity : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal M_e_0_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal M_e_0_ce0 : STD_LOGIC;
    signal M_e_0_we0 : STD_LOGIC;
    signal M_e_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal M_e_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal M_e_1_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal M_e_1_ce0 : STD_LOGIC;
    signal M_e_1_we0 : STD_LOGIC;
    signal M_e_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal M_e_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal M_e_2_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal M_e_2_ce0 : STD_LOGIC;
    signal M_e_2_we0 : STD_LOGIC;
    signal M_e_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal M_e_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal M_e_3_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal M_e_3_ce0 : STD_LOGIC;
    signal M_e_3_we0 : STD_LOGIC;
    signal M_e_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal M_e_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal t_capacity_read_reg_174 : STD_LOGIC_VECTOR (31 downto 0);
    signal cols_read_reg_179 : STD_LOGIC_VECTOR (31 downto 0);
    signal rows_read_reg_184 : STD_LOGIC_VECTOR (31 downto 0);
    signal A_dram_read_reg_189 : STD_LOGIC_VECTOR (31 downto 0);
    signal k2_read_reg_194 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal k1_read_reg_199 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_matrix_from_dram_fu_104_ap_start : STD_LOGIC;
    signal grp_load_matrix_from_dram_fu_104_ap_done : STD_LOGIC;
    signal grp_load_matrix_from_dram_fu_104_ap_idle : STD_LOGIC;
    signal grp_load_matrix_from_dram_fu_104_ap_ready : STD_LOGIC;
    signal grp_load_matrix_from_dram_fu_104_M_rows : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_matrix_from_dram_fu_104_M_rows_ap_vld : STD_LOGIC;
    signal grp_load_matrix_from_dram_fu_104_M_cols : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_matrix_from_dram_fu_104_M_cols_ap_vld : STD_LOGIC;
    signal grp_load_matrix_from_dram_fu_104_M_t : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_matrix_from_dram_fu_104_M_t_ap_vld : STD_LOGIC;
    signal grp_load_matrix_from_dram_fu_104_M_t_capacity : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_matrix_from_dram_fu_104_M_t_capacity_ap_vld : STD_LOGIC;
    signal grp_load_matrix_from_dram_fu_104_M_e_0_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_load_matrix_from_dram_fu_104_M_e_0_ce0 : STD_LOGIC;
    signal grp_load_matrix_from_dram_fu_104_M_e_0_we0 : STD_LOGIC;
    signal grp_load_matrix_from_dram_fu_104_M_e_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_matrix_from_dram_fu_104_M_e_1_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_load_matrix_from_dram_fu_104_M_e_1_ce0 : STD_LOGIC;
    signal grp_load_matrix_from_dram_fu_104_M_e_1_we0 : STD_LOGIC;
    signal grp_load_matrix_from_dram_fu_104_M_e_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_matrix_from_dram_fu_104_M_e_2_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_load_matrix_from_dram_fu_104_M_e_2_ce0 : STD_LOGIC;
    signal grp_load_matrix_from_dram_fu_104_M_e_2_we0 : STD_LOGIC;
    signal grp_load_matrix_from_dram_fu_104_M_e_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_matrix_from_dram_fu_104_M_e_3_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_load_matrix_from_dram_fu_104_M_e_3_ce0 : STD_LOGIC;
    signal grp_load_matrix_from_dram_fu_104_M_e_3_we0 : STD_LOGIC;
    signal grp_load_matrix_from_dram_fu_104_M_e_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_greedy_potential_reduce_fu_132_ap_start : STD_LOGIC;
    signal grp_greedy_potential_reduce_fu_132_ap_done : STD_LOGIC;
    signal grp_greedy_potential_reduce_fu_132_ap_idle : STD_LOGIC;
    signal grp_greedy_potential_reduce_fu_132_ap_ready : STD_LOGIC;
    signal grp_greedy_potential_reduce_fu_132_M_t_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_greedy_potential_reduce_fu_132_M_t_o_ap_vld : STD_LOGIC;
    signal grp_greedy_potential_reduce_fu_132_M_e_0_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_greedy_potential_reduce_fu_132_M_e_0_ce0 : STD_LOGIC;
    signal grp_greedy_potential_reduce_fu_132_M_e_0_we0 : STD_LOGIC;
    signal grp_greedy_potential_reduce_fu_132_M_e_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_greedy_potential_reduce_fu_132_M_e_1_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_greedy_potential_reduce_fu_132_M_e_1_ce0 : STD_LOGIC;
    signal grp_greedy_potential_reduce_fu_132_M_e_1_we0 : STD_LOGIC;
    signal grp_greedy_potential_reduce_fu_132_M_e_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_greedy_potential_reduce_fu_132_M_e_2_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_greedy_potential_reduce_fu_132_M_e_2_ce0 : STD_LOGIC;
    signal grp_greedy_potential_reduce_fu_132_M_e_2_we0 : STD_LOGIC;
    signal grp_greedy_potential_reduce_fu_132_M_e_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_greedy_potential_reduce_fu_132_M_e_3_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_greedy_potential_reduce_fu_132_M_e_3_ce0 : STD_LOGIC;
    signal grp_greedy_potential_reduce_fu_132_M_e_3_we0 : STD_LOGIC;
    signal grp_greedy_potential_reduce_fu_132_M_e_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_store_matrix_to_dram_fu_156_ap_start : STD_LOGIC;
    signal grp_store_matrix_to_dram_fu_156_ap_done : STD_LOGIC;
    signal grp_store_matrix_to_dram_fu_156_ap_idle : STD_LOGIC;
    signal grp_store_matrix_to_dram_fu_156_ap_ready : STD_LOGIC;
    signal grp_store_matrix_to_dram_fu_156_A_dram : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_store_matrix_to_dram_fu_156_A_dram_ap_vld : STD_LOGIC;
    signal grp_store_matrix_to_dram_fu_156_M_e_0_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_store_matrix_to_dram_fu_156_M_e_0_ce0 : STD_LOGIC;
    signal grp_store_matrix_to_dram_fu_156_M_e_1_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_store_matrix_to_dram_fu_156_M_e_1_ce0 : STD_LOGIC;
    signal grp_store_matrix_to_dram_fu_156_M_e_2_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_store_matrix_to_dram_fu_156_M_e_2_ce0 : STD_LOGIC;
    signal grp_store_matrix_to_dram_fu_156_M_e_3_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_store_matrix_to_dram_fu_156_M_e_3_ce0 : STD_LOGIC;
    signal grp_load_matrix_from_dram_fu_104_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_greedy_potential_reduce_fu_132_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_store_matrix_to_dram_fu_156_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal A_dram_o_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component fmm_reduce_kernel_load_matrix_from_dram IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        A_dram_read : IN STD_LOGIC_VECTOR (31 downto 0);
        rows : IN STD_LOGIC_VECTOR (31 downto 0);
        cols : IN STD_LOGIC_VECTOR (31 downto 0);
        t_capacity : IN STD_LOGIC_VECTOR (31 downto 0);
        M_rows : OUT STD_LOGIC_VECTOR (31 downto 0);
        M_rows_ap_vld : OUT STD_LOGIC;
        M_cols : OUT STD_LOGIC_VECTOR (31 downto 0);
        M_cols_ap_vld : OUT STD_LOGIC;
        M_t : OUT STD_LOGIC_VECTOR (31 downto 0);
        M_t_ap_vld : OUT STD_LOGIC;
        M_t_capacity : OUT STD_LOGIC_VECTOR (31 downto 0);
        M_t_capacity_ap_vld : OUT STD_LOGIC;
        M_e_0_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        M_e_0_ce0 : OUT STD_LOGIC;
        M_e_0_we0 : OUT STD_LOGIC;
        M_e_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        M_e_1_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        M_e_1_ce0 : OUT STD_LOGIC;
        M_e_1_we0 : OUT STD_LOGIC;
        M_e_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        M_e_2_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        M_e_2_ce0 : OUT STD_LOGIC;
        M_e_2_we0 : OUT STD_LOGIC;
        M_e_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        M_e_3_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        M_e_3_ce0 : OUT STD_LOGIC;
        M_e_3_we0 : OUT STD_LOGIC;
        M_e_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fmm_reduce_kernel_greedy_potential_reduce IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        k1 : IN STD_LOGIC_VECTOR (31 downto 0);
        k2 : IN STD_LOGIC_VECTOR (31 downto 0);
        M_rows : IN STD_LOGIC_VECTOR (31 downto 0);
        M_t_i : IN STD_LOGIC_VECTOR (31 downto 0);
        M_t_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        M_t_o_ap_vld : OUT STD_LOGIC;
        M_cols : IN STD_LOGIC_VECTOR (31 downto 0);
        M_e_0_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        M_e_0_ce0 : OUT STD_LOGIC;
        M_e_0_we0 : OUT STD_LOGIC;
        M_e_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        M_e_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        M_e_1_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        M_e_1_ce0 : OUT STD_LOGIC;
        M_e_1_we0 : OUT STD_LOGIC;
        M_e_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        M_e_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        M_e_2_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        M_e_2_ce0 : OUT STD_LOGIC;
        M_e_2_we0 : OUT STD_LOGIC;
        M_e_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        M_e_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        M_e_3_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        M_e_3_ce0 : OUT STD_LOGIC;
        M_e_3_we0 : OUT STD_LOGIC;
        M_e_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        M_e_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        M_t_capacity : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fmm_reduce_kernel_store_matrix_to_dram IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        A_dram : OUT STD_LOGIC_VECTOR (31 downto 0);
        A_dram_ap_vld : OUT STD_LOGIC;
        M_rows : IN STD_LOGIC_VECTOR (31 downto 0);
        M_cols : IN STD_LOGIC_VECTOR (31 downto 0);
        M_e_0_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        M_e_0_ce0 : OUT STD_LOGIC;
        M_e_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        M_e_1_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        M_e_1_ce0 : OUT STD_LOGIC;
        M_e_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        M_e_2_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        M_e_2_ce0 : OUT STD_LOGIC;
        M_e_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        M_e_3_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        M_e_3_ce0 : OUT STD_LOGIC;
        M_e_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fmm_reduce_kernel_M_e_0_RAM_1P_LUTRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (14 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    M_e_0_U : component fmm_reduce_kernel_M_e_0_RAM_1P_LUTRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 25600,
        AddressWidth => 15)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => M_e_0_address0,
        ce0 => M_e_0_ce0,
        we0 => M_e_0_we0,
        d0 => M_e_0_d0,
        q0 => M_e_0_q0);

    M_e_1_U : component fmm_reduce_kernel_M_e_0_RAM_1P_LUTRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 25600,
        AddressWidth => 15)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => M_e_1_address0,
        ce0 => M_e_1_ce0,
        we0 => M_e_1_we0,
        d0 => M_e_1_d0,
        q0 => M_e_1_q0);

    M_e_2_U : component fmm_reduce_kernel_M_e_0_RAM_1P_LUTRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 25600,
        AddressWidth => 15)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => M_e_2_address0,
        ce0 => M_e_2_ce0,
        we0 => M_e_2_we0,
        d0 => M_e_2_d0,
        q0 => M_e_2_q0);

    M_e_3_U : component fmm_reduce_kernel_M_e_0_RAM_1P_LUTRAM_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 25600,
        AddressWidth => 15)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => M_e_3_address0,
        ce0 => M_e_3_ce0,
        we0 => M_e_3_we0,
        d0 => M_e_3_d0,
        q0 => M_e_3_q0);

    grp_load_matrix_from_dram_fu_104 : component fmm_reduce_kernel_load_matrix_from_dram
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_load_matrix_from_dram_fu_104_ap_start,
        ap_done => grp_load_matrix_from_dram_fu_104_ap_done,
        ap_idle => grp_load_matrix_from_dram_fu_104_ap_idle,
        ap_ready => grp_load_matrix_from_dram_fu_104_ap_ready,
        A_dram_read => A_dram_read_reg_189,
        rows => rows_read_reg_184,
        cols => cols_read_reg_179,
        t_capacity => t_capacity_read_reg_174,
        M_rows => grp_load_matrix_from_dram_fu_104_M_rows,
        M_rows_ap_vld => grp_load_matrix_from_dram_fu_104_M_rows_ap_vld,
        M_cols => grp_load_matrix_from_dram_fu_104_M_cols,
        M_cols_ap_vld => grp_load_matrix_from_dram_fu_104_M_cols_ap_vld,
        M_t => grp_load_matrix_from_dram_fu_104_M_t,
        M_t_ap_vld => grp_load_matrix_from_dram_fu_104_M_t_ap_vld,
        M_t_capacity => grp_load_matrix_from_dram_fu_104_M_t_capacity,
        M_t_capacity_ap_vld => grp_load_matrix_from_dram_fu_104_M_t_capacity_ap_vld,
        M_e_0_address0 => grp_load_matrix_from_dram_fu_104_M_e_0_address0,
        M_e_0_ce0 => grp_load_matrix_from_dram_fu_104_M_e_0_ce0,
        M_e_0_we0 => grp_load_matrix_from_dram_fu_104_M_e_0_we0,
        M_e_0_d0 => grp_load_matrix_from_dram_fu_104_M_e_0_d0,
        M_e_1_address0 => grp_load_matrix_from_dram_fu_104_M_e_1_address0,
        M_e_1_ce0 => grp_load_matrix_from_dram_fu_104_M_e_1_ce0,
        M_e_1_we0 => grp_load_matrix_from_dram_fu_104_M_e_1_we0,
        M_e_1_d0 => grp_load_matrix_from_dram_fu_104_M_e_1_d0,
        M_e_2_address0 => grp_load_matrix_from_dram_fu_104_M_e_2_address0,
        M_e_2_ce0 => grp_load_matrix_from_dram_fu_104_M_e_2_ce0,
        M_e_2_we0 => grp_load_matrix_from_dram_fu_104_M_e_2_we0,
        M_e_2_d0 => grp_load_matrix_from_dram_fu_104_M_e_2_d0,
        M_e_3_address0 => grp_load_matrix_from_dram_fu_104_M_e_3_address0,
        M_e_3_ce0 => grp_load_matrix_from_dram_fu_104_M_e_3_ce0,
        M_e_3_we0 => grp_load_matrix_from_dram_fu_104_M_e_3_we0,
        M_e_3_d0 => grp_load_matrix_from_dram_fu_104_M_e_3_d0);

    grp_greedy_potential_reduce_fu_132 : component fmm_reduce_kernel_greedy_potential_reduce
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_greedy_potential_reduce_fu_132_ap_start,
        ap_done => grp_greedy_potential_reduce_fu_132_ap_done,
        ap_idle => grp_greedy_potential_reduce_fu_132_ap_idle,
        ap_ready => grp_greedy_potential_reduce_fu_132_ap_ready,
        k1 => k1_read_reg_199,
        k2 => k2_read_reg_194,
        M_rows => M_rows,
        M_t_i => M_t,
        M_t_o => grp_greedy_potential_reduce_fu_132_M_t_o,
        M_t_o_ap_vld => grp_greedy_potential_reduce_fu_132_M_t_o_ap_vld,
        M_cols => M_cols,
        M_e_0_address0 => grp_greedy_potential_reduce_fu_132_M_e_0_address0,
        M_e_0_ce0 => grp_greedy_potential_reduce_fu_132_M_e_0_ce0,
        M_e_0_we0 => grp_greedy_potential_reduce_fu_132_M_e_0_we0,
        M_e_0_d0 => grp_greedy_potential_reduce_fu_132_M_e_0_d0,
        M_e_0_q0 => M_e_0_q0,
        M_e_1_address0 => grp_greedy_potential_reduce_fu_132_M_e_1_address0,
        M_e_1_ce0 => grp_greedy_potential_reduce_fu_132_M_e_1_ce0,
        M_e_1_we0 => grp_greedy_potential_reduce_fu_132_M_e_1_we0,
        M_e_1_d0 => grp_greedy_potential_reduce_fu_132_M_e_1_d0,
        M_e_1_q0 => M_e_1_q0,
        M_e_2_address0 => grp_greedy_potential_reduce_fu_132_M_e_2_address0,
        M_e_2_ce0 => grp_greedy_potential_reduce_fu_132_M_e_2_ce0,
        M_e_2_we0 => grp_greedy_potential_reduce_fu_132_M_e_2_we0,
        M_e_2_d0 => grp_greedy_potential_reduce_fu_132_M_e_2_d0,
        M_e_2_q0 => M_e_2_q0,
        M_e_3_address0 => grp_greedy_potential_reduce_fu_132_M_e_3_address0,
        M_e_3_ce0 => grp_greedy_potential_reduce_fu_132_M_e_3_ce0,
        M_e_3_we0 => grp_greedy_potential_reduce_fu_132_M_e_3_we0,
        M_e_3_d0 => grp_greedy_potential_reduce_fu_132_M_e_3_d0,
        M_e_3_q0 => M_e_3_q0,
        M_t_capacity => M_t_capacity);

    grp_store_matrix_to_dram_fu_156 : component fmm_reduce_kernel_store_matrix_to_dram
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_store_matrix_to_dram_fu_156_ap_start,
        ap_done => grp_store_matrix_to_dram_fu_156_ap_done,
        ap_idle => grp_store_matrix_to_dram_fu_156_ap_idle,
        ap_ready => grp_store_matrix_to_dram_fu_156_ap_ready,
        A_dram => grp_store_matrix_to_dram_fu_156_A_dram,
        A_dram_ap_vld => grp_store_matrix_to_dram_fu_156_A_dram_ap_vld,
        M_rows => M_rows,
        M_cols => M_cols,
        M_e_0_address0 => grp_store_matrix_to_dram_fu_156_M_e_0_address0,
        M_e_0_ce0 => grp_store_matrix_to_dram_fu_156_M_e_0_ce0,
        M_e_0_q0 => M_e_0_q0,
        M_e_1_address0 => grp_store_matrix_to_dram_fu_156_M_e_1_address0,
        M_e_1_ce0 => grp_store_matrix_to_dram_fu_156_M_e_1_ce0,
        M_e_1_q0 => M_e_1_q0,
        M_e_2_address0 => grp_store_matrix_to_dram_fu_156_M_e_2_address0,
        M_e_2_ce0 => grp_store_matrix_to_dram_fu_156_M_e_2_ce0,
        M_e_2_q0 => M_e_2_q0,
        M_e_3_address0 => grp_store_matrix_to_dram_fu_156_M_e_3_address0,
        M_e_3_ce0 => grp_store_matrix_to_dram_fu_156_M_e_3_ce0,
        M_e_3_q0 => M_e_3_q0);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_greedy_potential_reduce_fu_132_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_greedy_potential_reduce_fu_132_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_greedy_potential_reduce_fu_132_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_greedy_potential_reduce_fu_132_ap_ready = ap_const_logic_1)) then 
                    grp_greedy_potential_reduce_fu_132_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_load_matrix_from_dram_fu_104_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_load_matrix_from_dram_fu_104_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_load_matrix_from_dram_fu_104_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_load_matrix_from_dram_fu_104_ap_ready = ap_const_logic_1)) then 
                    grp_load_matrix_from_dram_fu_104_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_store_matrix_to_dram_fu_156_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_store_matrix_to_dram_fu_156_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                    grp_store_matrix_to_dram_fu_156_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_store_matrix_to_dram_fu_156_ap_ready = ap_const_logic_1)) then 
                    grp_store_matrix_to_dram_fu_156_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    M_t_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_greedy_potential_reduce_fu_132_M_t_o_ap_vld = ap_const_logic_1))) then 
                M_t <= grp_greedy_potential_reduce_fu_132_M_t_o;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_load_matrix_from_dram_fu_104_M_t_ap_vld = ap_const_logic_1))) then 
                M_t <= grp_load_matrix_from_dram_fu_104_M_t;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) and (grp_store_matrix_to_dram_fu_156_A_dram_ap_vld = ap_const_logic_1))) then
                A_dram_o_reg <= grp_store_matrix_to_dram_fu_156_A_dram;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                A_dram_read_reg_189 <= A_dram_i;
                cols_read_reg_179 <= cols;
                rows_read_reg_184 <= rows;
                t_capacity_read_reg_174 <= t_capacity;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_load_matrix_from_dram_fu_104_M_cols_ap_vld = ap_const_logic_1))) then
                M_cols <= grp_load_matrix_from_dram_fu_104_M_cols;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_load_matrix_from_dram_fu_104_M_rows_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                M_rows <= grp_load_matrix_from_dram_fu_104_M_rows;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_load_matrix_from_dram_fu_104_M_t_capacity_ap_vld = ap_const_logic_1))) then
                M_t_capacity <= grp_load_matrix_from_dram_fu_104_M_t_capacity;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                k1_read_reg_199 <= k1;
                k2_read_reg_194 <= k2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, grp_load_matrix_from_dram_fu_104_ap_done, grp_greedy_potential_reduce_fu_132_ap_done, grp_store_matrix_to_dram_fu_156_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((grp_load_matrix_from_dram_fu_104_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_greedy_potential_reduce_fu_132_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and (grp_store_matrix_to_dram_fu_156_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXX";
        end case;
    end process;

    A_dram_o_assign_proc : process(grp_store_matrix_to_dram_fu_156_A_dram, grp_store_matrix_to_dram_fu_156_A_dram_ap_vld, A_dram_o_reg, ap_CS_fsm_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) and (grp_store_matrix_to_dram_fu_156_A_dram_ap_vld = ap_const_logic_1))) then 
            A_dram_o <= grp_store_matrix_to_dram_fu_156_A_dram;
        else 
            A_dram_o <= A_dram_o_reg;
        end if; 
    end process;


    M_e_0_address0_assign_proc : process(grp_load_matrix_from_dram_fu_104_M_e_0_address0, grp_greedy_potential_reduce_fu_132_M_e_0_address0, grp_store_matrix_to_dram_fu_156_M_e_0_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            M_e_0_address0 <= grp_store_matrix_to_dram_fu_156_M_e_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            M_e_0_address0 <= grp_greedy_potential_reduce_fu_132_M_e_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            M_e_0_address0 <= grp_load_matrix_from_dram_fu_104_M_e_0_address0;
        else 
            M_e_0_address0 <= "XXXXXXXXXXXXXXX";
        end if; 
    end process;


    M_e_0_ce0_assign_proc : process(grp_load_matrix_from_dram_fu_104_M_e_0_ce0, grp_greedy_potential_reduce_fu_132_M_e_0_ce0, grp_store_matrix_to_dram_fu_156_M_e_0_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            M_e_0_ce0 <= grp_store_matrix_to_dram_fu_156_M_e_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            M_e_0_ce0 <= grp_greedy_potential_reduce_fu_132_M_e_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            M_e_0_ce0 <= grp_load_matrix_from_dram_fu_104_M_e_0_ce0;
        else 
            M_e_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    M_e_0_d0_assign_proc : process(grp_load_matrix_from_dram_fu_104_M_e_0_d0, grp_greedy_potential_reduce_fu_132_M_e_0_d0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            M_e_0_d0 <= grp_greedy_potential_reduce_fu_132_M_e_0_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            M_e_0_d0 <= grp_load_matrix_from_dram_fu_104_M_e_0_d0;
        else 
            M_e_0_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    M_e_0_we0_assign_proc : process(grp_load_matrix_from_dram_fu_104_M_e_0_we0, grp_greedy_potential_reduce_fu_132_M_e_0_we0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            M_e_0_we0 <= grp_greedy_potential_reduce_fu_132_M_e_0_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            M_e_0_we0 <= grp_load_matrix_from_dram_fu_104_M_e_0_we0;
        else 
            M_e_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    M_e_1_address0_assign_proc : process(grp_load_matrix_from_dram_fu_104_M_e_1_address0, grp_greedy_potential_reduce_fu_132_M_e_1_address0, grp_store_matrix_to_dram_fu_156_M_e_1_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            M_e_1_address0 <= grp_store_matrix_to_dram_fu_156_M_e_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            M_e_1_address0 <= grp_greedy_potential_reduce_fu_132_M_e_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            M_e_1_address0 <= grp_load_matrix_from_dram_fu_104_M_e_1_address0;
        else 
            M_e_1_address0 <= "XXXXXXXXXXXXXXX";
        end if; 
    end process;


    M_e_1_ce0_assign_proc : process(grp_load_matrix_from_dram_fu_104_M_e_1_ce0, grp_greedy_potential_reduce_fu_132_M_e_1_ce0, grp_store_matrix_to_dram_fu_156_M_e_1_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            M_e_1_ce0 <= grp_store_matrix_to_dram_fu_156_M_e_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            M_e_1_ce0 <= grp_greedy_potential_reduce_fu_132_M_e_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            M_e_1_ce0 <= grp_load_matrix_from_dram_fu_104_M_e_1_ce0;
        else 
            M_e_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    M_e_1_d0_assign_proc : process(grp_load_matrix_from_dram_fu_104_M_e_1_d0, grp_greedy_potential_reduce_fu_132_M_e_1_d0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            M_e_1_d0 <= grp_greedy_potential_reduce_fu_132_M_e_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            M_e_1_d0 <= grp_load_matrix_from_dram_fu_104_M_e_1_d0;
        else 
            M_e_1_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    M_e_1_we0_assign_proc : process(grp_load_matrix_from_dram_fu_104_M_e_1_we0, grp_greedy_potential_reduce_fu_132_M_e_1_we0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            M_e_1_we0 <= grp_greedy_potential_reduce_fu_132_M_e_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            M_e_1_we0 <= grp_load_matrix_from_dram_fu_104_M_e_1_we0;
        else 
            M_e_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    M_e_2_address0_assign_proc : process(grp_load_matrix_from_dram_fu_104_M_e_2_address0, grp_greedy_potential_reduce_fu_132_M_e_2_address0, grp_store_matrix_to_dram_fu_156_M_e_2_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            M_e_2_address0 <= grp_store_matrix_to_dram_fu_156_M_e_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            M_e_2_address0 <= grp_greedy_potential_reduce_fu_132_M_e_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            M_e_2_address0 <= grp_load_matrix_from_dram_fu_104_M_e_2_address0;
        else 
            M_e_2_address0 <= "XXXXXXXXXXXXXXX";
        end if; 
    end process;


    M_e_2_ce0_assign_proc : process(grp_load_matrix_from_dram_fu_104_M_e_2_ce0, grp_greedy_potential_reduce_fu_132_M_e_2_ce0, grp_store_matrix_to_dram_fu_156_M_e_2_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            M_e_2_ce0 <= grp_store_matrix_to_dram_fu_156_M_e_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            M_e_2_ce0 <= grp_greedy_potential_reduce_fu_132_M_e_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            M_e_2_ce0 <= grp_load_matrix_from_dram_fu_104_M_e_2_ce0;
        else 
            M_e_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    M_e_2_d0_assign_proc : process(grp_load_matrix_from_dram_fu_104_M_e_2_d0, grp_greedy_potential_reduce_fu_132_M_e_2_d0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            M_e_2_d0 <= grp_greedy_potential_reduce_fu_132_M_e_2_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            M_e_2_d0 <= grp_load_matrix_from_dram_fu_104_M_e_2_d0;
        else 
            M_e_2_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    M_e_2_we0_assign_proc : process(grp_load_matrix_from_dram_fu_104_M_e_2_we0, grp_greedy_potential_reduce_fu_132_M_e_2_we0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            M_e_2_we0 <= grp_greedy_potential_reduce_fu_132_M_e_2_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            M_e_2_we0 <= grp_load_matrix_from_dram_fu_104_M_e_2_we0;
        else 
            M_e_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    M_e_3_address0_assign_proc : process(grp_load_matrix_from_dram_fu_104_M_e_3_address0, grp_greedy_potential_reduce_fu_132_M_e_3_address0, grp_store_matrix_to_dram_fu_156_M_e_3_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            M_e_3_address0 <= grp_store_matrix_to_dram_fu_156_M_e_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            M_e_3_address0 <= grp_greedy_potential_reduce_fu_132_M_e_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            M_e_3_address0 <= grp_load_matrix_from_dram_fu_104_M_e_3_address0;
        else 
            M_e_3_address0 <= "XXXXXXXXXXXXXXX";
        end if; 
    end process;


    M_e_3_ce0_assign_proc : process(grp_load_matrix_from_dram_fu_104_M_e_3_ce0, grp_greedy_potential_reduce_fu_132_M_e_3_ce0, grp_store_matrix_to_dram_fu_156_M_e_3_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            M_e_3_ce0 <= grp_store_matrix_to_dram_fu_156_M_e_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            M_e_3_ce0 <= grp_greedy_potential_reduce_fu_132_M_e_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            M_e_3_ce0 <= grp_load_matrix_from_dram_fu_104_M_e_3_ce0;
        else 
            M_e_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    M_e_3_d0_assign_proc : process(grp_load_matrix_from_dram_fu_104_M_e_3_d0, grp_greedy_potential_reduce_fu_132_M_e_3_d0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            M_e_3_d0 <= grp_greedy_potential_reduce_fu_132_M_e_3_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            M_e_3_d0 <= grp_load_matrix_from_dram_fu_104_M_e_3_d0;
        else 
            M_e_3_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    M_e_3_we0_assign_proc : process(grp_load_matrix_from_dram_fu_104_M_e_3_we0, grp_greedy_potential_reduce_fu_132_M_e_3_we0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            M_e_3_we0 <= grp_greedy_potential_reduce_fu_132_M_e_3_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            M_e_3_we0 <= grp_load_matrix_from_dram_fu_104_M_e_3_we0;
        else 
            M_e_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(grp_load_matrix_from_dram_fu_104_ap_done)
    begin
        if ((grp_load_matrix_from_dram_fu_104_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(grp_greedy_potential_reduce_fu_132_ap_done)
    begin
        if ((grp_greedy_potential_reduce_fu_132_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;

    ap_ST_fsm_state6_blk_assign_proc : process(grp_store_matrix_to_dram_fu_156_ap_done)
    begin
        if ((grp_store_matrix_to_dram_fu_156_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(grp_store_matrix_to_dram_fu_156_ap_done, ap_CS_fsm_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) and (grp_store_matrix_to_dram_fu_156_ap_done = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_store_matrix_to_dram_fu_156_ap_done, ap_CS_fsm_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) and (grp_store_matrix_to_dram_fu_156_ap_done = ap_const_logic_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    grp_greedy_potential_reduce_fu_132_ap_start <= grp_greedy_potential_reduce_fu_132_ap_start_reg;
    grp_load_matrix_from_dram_fu_104_ap_start <= grp_load_matrix_from_dram_fu_104_ap_start_reg;
    grp_store_matrix_to_dram_fu_156_ap_start <= grp_store_matrix_to_dram_fu_156_ap_start_reg;
end behav;
