<HTML>
<HEAD>
<meta http-equiv="Content-Type" content="text/html; charset=iso-8859-1">
<TITLE>VHDL Reserved Words</TITLE>
</HEAD>
<BODY>
</HEAD>
<BODY>
<P>
|<a href="summary.html">Summary</a>
|<a href="design.html">Design Units</a>
|<a href="sequential.html">Sequential Statements</a>
|<a href="concurrent.html">Concurrent Statements</a>
|<a href="types.html">Predefined Types</a>
|<a href="declare.html">Declarations</a>
|
</P>
<P>
|<a href="misc.html">Resolution and Signatures</a>
|<a href="reserved.html">Reserved Words</a>
|<a href="operator.html">Operators</a>
|<a href="attribute.html">Predefined Attributes</a>
|<a href="stdpkg.html">Standard Packages</a>
|
</P>


<a name="Top"></a>

<H2> VHDL Reserved Words </H2>
<PRE>
<B>abs</B>           operator, absolute value of right operand. No () needed.
<B>access</B>        used to define an access type, pointer
<B>after</B>         specifies a time after NOW
<B>alias</B>         create another name for an existing identifier
<B>all</B>           dereferences what precedes the .all
<B>and</B>           operator, logical "and" of left and right operands
<B>architecture</B>  a secondary design unit
<B>array</B>         used to define an array, vector or matrix
<B>assert</B>        used to have a program check on itself
<B>attribute</B>     used to declare attribute functions
<B>begin</B>         start of a  <B>begin</B>  <B>end</B>  pair
<B>block</B>         start of a block structure
<B>body</B>          designates a procedure body rather than declaration
<B>buffer</B>        a mode of a signal, holds a value
<B>bus</B>           a mode of a signal, can have multiple drivers
<B>case</B>          part of a case statement
<B>component</B>     starts the definition of a component
<B>configuration</B> a primary design unit
<B>constant</B>      declares an identifier to be read only
<B>disconnect</B>    signal driver condition
<B>downto</B>        middle of a range  31 downto 0
<B>else</B>          part of "if" statement, if cond then ... else ... end if;
<B>elsif</B>         part of "if" statement, if cond then ... elsif cond ...
<B>end</B>           part of many statements, may be followed by word and id
<B>entity</B>        a primary design unit
<B>exit</B>          sequential statement, used in loops
<B>file</B>          used to declare a file type
<B>for</B>           start of a for type loop statement
<B>function</B>      starts declaration and body of a function
<B>generate</B>      make copies, possibly using a parameter
<B>generic</B>       introduces generic part of a declaration
<B>group</B>         collection of types that can get an attribute
<B>guarded</B>       causes a wait until a signal changes from False to True
<B>if</B>            used in "if" statements
<B>impure</B>        an impure function is assumed to have side effects
<B>in</B>            indicates a parameter in only input, not changed
<B>inertial</B>      signal characteristic, holds a value
<B>inout</B>         indicates a parameter is used and computed in and out
<B>is</B>            used as a connective in various statements
<B>label</B>         used in attribute statement as entity specification
<B>library</B>       context clause, designates a simple library name
<B>linkage</B>       a mode for a port, used like <B>buffer</B> and <B>inout</B>
<B>literal</B>       used in attribute statement as entity specification
<B>loop</B>          sequential statement, loop ... end loop;
<B>map</B>           used to map actual parameters, as in  port map
<B>mod</B>           operator, left operand modulo right operand
<B>nand</B>          operator, "nand" of left and right operands
<B>new</B>           allocates memory and returns access pointer
<B>next</B>          sequential statement, used in loops
<B>nor</B>           operator, "nor" of left and right operands
<B>not</B>           operator, complement of right operand
<B>null</B>          sequential statement and a value
<B>of</B>            used in type declarations, <B>of</B> Real ;
<B>on</B>            used as a connective in various statements
<B>open</B>          initial file characteristic
<B>or</B>            operator, logical "or" of left and right operands
<B>others</B>        fill in missing, possibly all, data
<B>out</B>           indicates a parameter is computed and output
<B>package</B>       a design unit, also  package body
<B>port</B>          interface definition, also  port map
<B>postponed</B>     make process wait for all non postponed process to suspend
<B>procedure</B>     typical programming procedure
<B>process</B>       sequential or concurrent code to be executed
<B>pure</B>          a pure function may not have side effects
<B>range</B>         used in type definitions, <B>range</B> 1 <B>to</B> 10;
<B>record</B>        used to define a new record type
<B>register</B>      signal parameter modifier
<B>reject</B>        clause in delay mechanism, followed be a time
<B>rem</B>           operator, remainder of left operand divided by right op
<B>report</B>        statement and clause in assert statement, string output
<B>return</B>        statement in procedure or function
<B>rol</B>           operator, left operand rotated left by right operand
<B>ror</B>           operator, left operand rotated right by right operand
<B>select</B>        used in selected signal assignment statement
<B>severity</B>      used in assertion and reporting, followed by a severity
<B>signal</B>        declaration that an object is a signal
<B>shared</B>        used to declare shared objects
<B>sla</B>           operator, left operand shifted left arithmetic by right op
<B>sll</B>           operator, left operand shifted left logical by right op
<B>sra</B>           operator, left operand shifted right arithmetic by right
<B>srl</B>           operator, left operand shifted right logical by right op
<B>subtype</B>       declaration to restrict an existing type
<B>then</B>          part of  if condition then ...
<B>to</B>            middle of a range  1 to 10
<B>transport</B>     signal characteristic
<B>type</B>          declaration to create a new type
<B>unaffected</B>    used in signal waveform
<B>units</B>         used to define new types of units
<B>until</B>         used in wait statement
<B>use</B>           make a package available to this design unit
<B>variable</B>      declaration that an object is a variable
<B>wait</B>          sequential statement, also used in case statement
<B>when</B>          used for choices in case and other statements
<B>while</B>         kind of loop statement
<B>with</B>          used in selected signal assignment statement          
<B>xnor</B>          operator, exclusive "nor" of left and right operands
<B>xor</B>           operator, exclusive "or" of left and right operands

</PRE>

<H3><a name="Other"> Other Links </a></H3>
<UL>
  <LI> <a href="index.shtml">
       VHDL help page
       </a>
  <LI> <a href="samples/samples.shtml">
       Lots of sample VHDL code, from very simple, through I/O, to complex
       </a>
  <LI> <a href="http://tech-www.informatik.uni-hamburg.de/vhdl">
       Hamburg VHDL Archive (the best set of links I have seen!)
       </a>
  <LI> <a href="http://rassp.scra.org/vhdl/tools/tools.html">
       RASSP Project VHDL Tools
       </a>
  <LI> <a href="http://www.vhdl.org">
       VHDL Organization Home Page
       </a>
  <LI> <a href="http://www.freehdl.seul.org">
       gnu GPL VHDL for Linux, under development
       </a>
  <LI> <a href="http://www.ftlsys.com">
       More information on Exploration/VHDL from FTL Systems.
       </a>
</UL>

<H4><a href="reserved.html#Top"> Go to top </a></H4>
<H4><a href="index.shtml"> Go to VHDL index </a></H4>
</BODY>
</HTML>


