$version Generated by VerilatedVcd $end
$date Sat Oct  2 12:46:18 2021
 $end
$timescale   1ns $end

 $scope module TOP $end
  $var wire  1 + clock $end
  $var wire  8 ; io_A [7:0] $end
  $var wire  8 S io_ALU_Out [7:0] $end
  $var wire  4 K io_ALU_Sel [3:0] $end
  $var wire  8 C io_B [7:0] $end
  $var wire  1 [ io_CarryOut $end
  $var wire  1 3 reset $end
  $scope module Alu $end
   $var wire  8 ; a_A [7:0] $end
   $var wire  8 # a_ALU_Out [7:0] $end
   $var wire  4 K a_ALU_Sel [3:0] $end
   $var wire  8 C a_B [7:0] $end
   $var wire  1 c a_CarryOut $end
   $var wire  1 + clock $end
   $var wire  8 ; io_A [7:0] $end
   $var wire  8 S io_ALU_Out [7:0] $end
   $var wire  4 K io_ALU_Sel [3:0] $end
   $var wire  8 C io_B [7:0] $end
   $var wire  1 [ io_CarryOut $end
   $var wire  1 3 reset $end
   $scope module a $end
    $var wire  8 ; A [7:0] $end
    $var wire  8 # ALU_Out [7:0] $end
    $var wire  8 # ALU_Result [7:0] $end
    $var wire  4 K ALU_Sel [3:0] $end
    $var wire  8 C B [7:0] $end
    $var wire  1 c CarryOut $end
    $var wire  9 k tmp [8:0] $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b00000000 #
0+
13
b00000000 ;
b00000000 C
b0000 K
b00000000 S
0[
0c
b000000000 k
#1
1+
#2
b00000111 #
0+
03
b00000100 ;
b00000011 C
b00000111 S
b000000111 k
#3
1+
#4
b00000001 #
0+
b0001 K
b00000001 S
#5
1+
#6
b00001100 #
0+
b0010 K
b00001100 S
#7
1+
#8
b00000001 #
0+
b0011 K
b00000001 S
#9
1+
#10
b00001000 #
0+
b0100 K
b00001000 S
#11
1+
#12
b00000010 #
0+
b0101 K
b00000010 S
#13
1+
#14
b00001000 #
0+
b0110 K
b00001000 S
#15
1+
#16
b00000010 #
0+
b0111 K
b00000010 S
#17
1+
#18
b00000000 #
0+
b1000 K
b00000000 S
#19
1+
#20
b00000111 #
0+
b1001 K
b00000111 S
#21
1+
#22
0+
b1010 K
#23
1+
#24
b11111000 #
0+
b1011 K
b11111000 S
#25
1+
#26
b11111111 #
0+
b1100 K
b11111111 S
#27
1+
#28
b11111000 #
0+
b1101 K
b11111000 S
#29
1+
#30
b00000001 #
0+
b1110 K
b00000001 S
#31
1+
#32
b00000000 #
0+
b1111 K
b00000000 S
#33
1+
#34
0+
#35
1+
#36
0+
#37
1+
#38
0+
#39
1+
#40
0+
#41
1+
#42
0+
#43
1+
#44
0+
#45
1+
#46
0+
#47
1+
#48
0+
#49
1+
#50
0+
#51
1+
#52
0+
#53
1+
#54
0+
#55
1+
#56
0+
#57
1+
#58
0+
#59
1+
#60
0+
#61
1+
#62
0+
#63
1+
#64
0+
#65
1+
#66
0+
#67
1+
#68
0+
#69
1+
#70
0+
#71
1+
#72
0+
b00000000 ;
b00000000 C
b0000 K
b000000000 k
#73
1+
