{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1620377294527 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620377294535 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 07 10:48:04 2021 " "Processing started: Fri May 07 10:48:04 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620377294535 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620377294535 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CORDIC -c CORDIC " "Command: quartus_map --read_settings_files=on --write_settings_files=off CORDIC -c CORDIC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620377294536 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1620377295705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_inverter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sign_inverter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_inverter-rtl " "Found design unit 1: sign_inverter-rtl" {  } { { "sign_inverter.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8-CoProcessor/FPGA_implementations/Area/sign_inverter.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620377314973 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_inverter " "Found entity 1: sign_inverter" {  } { { "sign_inverter.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8-CoProcessor/FPGA_implementations/Area/sign_inverter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620377314973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620377314973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lut_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lut_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LUT_16-rtl " "Found design unit 1: LUT_16-rtl" {  } { { "LUT_16.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8-CoProcessor/FPGA_implementations/Area/LUT_16.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620377314988 ""} { "Info" "ISGN_ENTITY_NAME" "1 LUT_16 " "Found entity 1: LUT_16" {  } { { "LUT_16.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8-CoProcessor/FPGA_implementations/Area/LUT_16.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620377314988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620377314988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit_shift.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bit_shift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit_shift-rtl " "Found design unit 1: bit_shift-rtl" {  } { { "bit_shift.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8-CoProcessor/FPGA_implementations/Area/bit_shift.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620377315004 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit_shift " "Found entity 1: bit_shift" {  } { { "bit_shift.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8-CoProcessor/FPGA_implementations/Area/bit_shift.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620377315004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620377315004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signed_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signed_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signed_adder-rtl " "Found design unit 1: signed_adder-rtl" {  } { { "signed_adder.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8-CoProcessor/FPGA_implementations/Area/signed_adder.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620377315020 ""} { "Info" "ISGN_ENTITY_NAME" "1 signed_adder " "Found entity 1: signed_adder" {  } { { "signed_adder.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8-CoProcessor/FPGA_implementations/Area/signed_adder.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620377315020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620377315020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iteration_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file iteration_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 iteration_counter-rtl " "Found design unit 1: iteration_counter-rtl" {  } { { "iteration_counter.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8-CoProcessor/FPGA_implementations/Area/iteration_counter.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620377315047 ""} { "Info" "ISGN_ENTITY_NAME" "1 iteration_counter " "Found entity 1: iteration_counter" {  } { { "iteration_counter.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8-CoProcessor/FPGA_implementations/Area/iteration_counter.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620377315047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620377315047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-rtl " "Found design unit 1: full_adder-rtl" {  } { { "full_adder.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8-CoProcessor/FPGA_implementations/Area/full_adder.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620377315057 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8-CoProcessor/FPGA_implementations/Area/full_adder.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620377315057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620377315057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clock_Divider-bhv " "Found design unit 1: Clock_Divider-bhv" {  } { { "Clock_Divider.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8-CoProcessor/FPGA_implementations/Area/Clock_Divider.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620377315068 ""} { "Info" "ISGN_ENTITY_NAME" "1 Clock_Divider " "Found entity 1: Clock_Divider" {  } { { "Clock_Divider.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8-CoProcessor/FPGA_implementations/Area/Clock_Divider.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620377315068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620377315068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lut_x.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lut_x.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LUT_X-rtl " "Found design unit 1: LUT_X-rtl" {  } { { "LUT_X.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8-CoProcessor/FPGA_implementations/Area/LUT_X.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620377315088 ""} { "Info" "ISGN_ENTITY_NAME" "1 LUT_X " "Found entity 1: LUT_X" {  } { { "LUT_X.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8-CoProcessor/FPGA_implementations/Area/LUT_X.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620377315088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620377315088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lut_y.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lut_y.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LUT_Y-rtl " "Found design unit 1: LUT_Y-rtl" {  } { { "LUT_Y.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8-CoProcessor/FPGA_implementations/Area/LUT_Y.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620377315108 ""} { "Info" "ISGN_ENTITY_NAME" "1 LUT_Y " "Found entity 1: LUT_Y" {  } { { "LUT_Y.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8-CoProcessor/FPGA_implementations/Area/LUT_Y.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620377315108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620377315108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Debounce-Behavioral " "Found design unit 1: Debounce-Behavioral" {  } { { "Debounce.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8-CoProcessor/FPGA_implementations/Area/Debounce.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620377315129 ""} { "Info" "ISGN_ENTITY_NAME" "1 Debounce " "Found entity 1: Debounce" {  } { { "Debounce.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8-CoProcessor/FPGA_implementations/Area/Debounce.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620377315129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620377315129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cordic_area.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cordic_area.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cordic_area-behave " "Found design unit 1: cordic_area-behave" {  } { { "CORDIC_area.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8-CoProcessor/FPGA_implementations/Area/CORDIC_area.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620377315144 ""} { "Info" "ISGN_ENTITY_NAME" "1 cordic_area " "Found entity 1: cordic_area" {  } { { "CORDIC_area.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8-CoProcessor/FPGA_implementations/Area/CORDIC_area.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620377315144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620377315144 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CORDIC_area " "Elaborating entity \"CORDIC_area\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1620377315257 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "var_zero CORDIC_area.vhd(32) " "VHDL Signal Declaration warning at CORDIC_area.vhd(32): used explicit default value for signal \"var_zero\" because signal was never assigned a value" {  } { { "CORDIC_area.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8-CoProcessor/FPGA_implementations/Area/CORDIC_area.vhd" 32 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1620377315273 "|CORDIC_area"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "reset CORDIC_area.vhd(102) " "VHDL Signal Declaration warning at CORDIC_area.vhd(102): used explicit default value for signal \"reset\" because signal was never assigned a value" {  } { { "CORDIC_area.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8-CoProcessor/FPGA_implementations/Area/CORDIC_area.vhd" 102 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1620377315273 "|CORDIC_area"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_Divider Clock_Divider:clock_divider_x " "Elaborating entity \"Clock_Divider\" for hierarchy \"Clock_Divider:clock_divider_x\"" {  } { { "CORDIC_area.vhd" "clock_divider_x" { Text "C:/Users/claus/Documents/GitHub/P8-CoProcessor/FPGA_implementations/Area/CORDIC_area.vhd" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620377315384 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp Clock_Divider.vhd(29) " "VHDL Process Statement warning at Clock_Divider.vhd(29): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Clock_Divider.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8-CoProcessor/FPGA_implementations/Area/Clock_Divider.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620377315386 "|CORDIC_area|Clock_Divider:clock_divider_x"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_shift bit_shift:bit_shift_INST " "Elaborating entity \"bit_shift\" for hierarchy \"bit_shift:bit_shift_INST\"" {  } { { "CORDIC_area.vhd" "bit_shift_INST" { Text "C:/Users/claus/Documents/GitHub/P8-CoProcessor/FPGA_implementations/Area/CORDIC_area.vhd" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620377315407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_inverter sign_inverter:sign_inverter_INST " "Elaborating entity \"sign_inverter\" for hierarchy \"sign_inverter:sign_inverter_INST\"" {  } { { "CORDIC_area.vhd" "sign_inverter_INST" { Text "C:/Users/claus/Documents/GitHub/P8-CoProcessor/FPGA_implementations/Area/CORDIC_area.vhd" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620377315424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LUT_16 LUT_16:LUT_16_INST " "Elaborating entity \"LUT_16\" for hierarchy \"LUT_16:LUT_16_INST\"" {  } { { "CORDIC_area.vhd" "LUT_16_INST" { Text "C:/Users/claus/Documents/GitHub/P8-CoProcessor/FPGA_implementations/Area/CORDIC_area.vhd" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620377315446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LUT_X LUT_X:LUT_X_INST " "Elaborating entity \"LUT_X\" for hierarchy \"LUT_X:LUT_X_INST\"" {  } { { "CORDIC_area.vhd" "LUT_X_INST" { Text "C:/Users/claus/Documents/GitHub/P8-CoProcessor/FPGA_implementations/Area/CORDIC_area.vhd" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620377315475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LUT_Y LUT_Y:LUT_Y_INST " "Elaborating entity \"LUT_Y\" for hierarchy \"LUT_Y:LUT_Y_INST\"" {  } { { "CORDIC_area.vhd" "LUT_Y_INST" { Text "C:/Users/claus/Documents/GitHub/P8-CoProcessor/FPGA_implementations/Area/CORDIC_area.vhd" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620377315502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signed_adder signed_adder:Adder_INST " "Elaborating entity \"signed_adder\" for hierarchy \"signed_adder:Adder_INST\"" {  } { { "CORDIC_area.vhd" "Adder_INST" { Text "C:/Users/claus/Documents/GitHub/P8-CoProcessor/FPGA_implementations/Area/CORDIC_area.vhd" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620377315535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iteration_counter iteration_counter:iteration_counter_INST " "Elaborating entity \"iteration_counter\" for hierarchy \"iteration_counter:iteration_counter_INST\"" {  } { { "CORDIC_area.vhd" "iteration_counter_INST" { Text "C:/Users/claus/Documents/GitHub/P8-CoProcessor/FPGA_implementations/Area/CORDIC_area.vhd" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620377315553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Debounce Debounce:Debounce_INST " "Elaborating entity \"Debounce\" for hierarchy \"Debounce:Debounce_INST\"" {  } { { "CORDIC_area.vhd" "Debounce_INST" { Text "C:/Users/claus/Documents/GitHub/P8-CoProcessor/FPGA_implementations/Area/CORDIC_area.vhd" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620377315575 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "LUT_Y:LUT_Y_INST\|rom " "RAM logic \"LUT_Y:LUT_Y_INST\|rom\" is uninferred due to inappropriate RAM size" {  } { { "LUT_Y.vhd" "rom" { Text "C:/Users/claus/Documents/GitHub/P8-CoProcessor/FPGA_implementations/Area/LUT_Y.vhd" 50 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1620377316237 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "LUT_X:LUT_X_INST\|rom " "RAM logic \"LUT_X:LUT_X_INST\|rom\" is uninferred due to inappropriate RAM size" {  } { { "LUT_X.vhd" "rom" { Text "C:/Users/claus/Documents/GitHub/P8-CoProcessor/FPGA_implementations/Area/LUT_X.vhd" 50 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1620377316237 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "LUT_16:LUT_16_INST\|rom " "RAM logic \"LUT_16:LUT_16_INST\|rom\" is uninferred due to inappropriate RAM size" {  } { { "LUT_16.vhd" "rom" { Text "C:/Users/claus/Documents/GitHub/P8-CoProcessor/FPGA_implementations/Area/LUT_16.vhd" 50 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1620377316237 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1620377316237 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LUT_TEST\[7\] GND " "Pin \"LUT_TEST\[7\]\" is stuck at GND" {  } { { "CORDIC_area.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8-CoProcessor/FPGA_implementations/Area/CORDIC_area.vhd" 289 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620377317161 "|cordic_area|LUT_TEST[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LUT_TEST\[11\] GND " "Pin \"LUT_TEST\[11\]\" is stuck at GND" {  } { { "CORDIC_area.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8-CoProcessor/FPGA_implementations/Area/CORDIC_area.vhd" 289 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620377317161 "|cordic_area|LUT_TEST[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LUT_TEST\[14\] GND " "Pin \"LUT_TEST\[14\]\" is stuck at GND" {  } { { "CORDIC_area.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8-CoProcessor/FPGA_implementations/Area/CORDIC_area.vhd" 289 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620377317161 "|cordic_area|LUT_TEST[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LUT_TEST\[15\] GND " "Pin \"LUT_TEST\[15\]\" is stuck at GND" {  } { { "CORDIC_area.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8-CoProcessor/FPGA_implementations/Area/CORDIC_area.vhd" 289 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620377317161 "|cordic_area|LUT_TEST[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1620377317161 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1620377317340 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1620377318158 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1620377318643 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620377318643 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "32 " "Design contains 32 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_x\[0\] " "No output dependent on input pin \"i_x\[0\]\"" {  } { { "CORDIC_area.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8-CoProcessor/FPGA_implementations/Area/CORDIC_area.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620377318989 "|cordic_area|i_x[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_x\[1\] " "No output dependent on input pin \"i_x\[1\]\"" {  } { { "CORDIC_area.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8-CoProcessor/FPGA_implementations/Area/CORDIC_area.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620377318989 "|cordic_area|i_x[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_x\[2\] " "No output dependent on input pin \"i_x\[2\]\"" {  } { { "CORDIC_area.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8-CoProcessor/FPGA_implementations/Area/CORDIC_area.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620377318989 "|cordic_area|i_x[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_x\[3\] " "No output dependent on input pin \"i_x\[3\]\"" {  } { { "CORDIC_area.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8-CoProcessor/FPGA_implementations/Area/CORDIC_area.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620377318989 "|cordic_area|i_x[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_x\[4\] " "No output dependent on input pin \"i_x\[4\]\"" {  } { { "CORDIC_area.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8-CoProcessor/FPGA_implementations/Area/CORDIC_area.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620377318989 "|cordic_area|i_x[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_x\[5\] " "No output dependent on input pin \"i_x\[5\]\"" {  } { { "CORDIC_area.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8-CoProcessor/FPGA_implementations/Area/CORDIC_area.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620377318989 "|cordic_area|i_x[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_x\[6\] " "No output dependent on input pin \"i_x\[6\]\"" {  } { { "CORDIC_area.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8-CoProcessor/FPGA_implementations/Area/CORDIC_area.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620377318989 "|cordic_area|i_x[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_x\[7\] " "No output dependent on input pin \"i_x\[7\]\"" {  } { { "CORDIC_area.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8-CoProcessor/FPGA_implementations/Area/CORDIC_area.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620377318989 "|cordic_area|i_x[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_x\[8\] " "No output dependent on input pin \"i_x\[8\]\"" {  } { { "CORDIC_area.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8-CoProcessor/FPGA_implementations/Area/CORDIC_area.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620377318989 "|cordic_area|i_x[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_x\[9\] " "No output dependent on input pin \"i_x\[9\]\"" {  } { { "CORDIC_area.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8-CoProcessor/FPGA_implementations/Area/CORDIC_area.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620377318989 "|cordic_area|i_x[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_x\[10\] " "No output dependent on input pin \"i_x\[10\]\"" {  } { { "CORDIC_area.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8-CoProcessor/FPGA_implementations/Area/CORDIC_area.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620377318989 "|cordic_area|i_x[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_x\[11\] " "No output dependent on input pin \"i_x\[11\]\"" {  } { { "CORDIC_area.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8-CoProcessor/FPGA_implementations/Area/CORDIC_area.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620377318989 "|cordic_area|i_x[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_x\[12\] " "No output dependent on input pin \"i_x\[12\]\"" {  } { { "CORDIC_area.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8-CoProcessor/FPGA_implementations/Area/CORDIC_area.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620377318989 "|cordic_area|i_x[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_x\[13\] " "No output dependent on input pin \"i_x\[13\]\"" {  } { { "CORDIC_area.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8-CoProcessor/FPGA_implementations/Area/CORDIC_area.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620377318989 "|cordic_area|i_x[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_x\[14\] " "No output dependent on input pin \"i_x\[14\]\"" {  } { { "CORDIC_area.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8-CoProcessor/FPGA_implementations/Area/CORDIC_area.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620377318989 "|cordic_area|i_x[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_x\[15\] " "No output dependent on input pin \"i_x\[15\]\"" {  } { { "CORDIC_area.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8-CoProcessor/FPGA_implementations/Area/CORDIC_area.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620377318989 "|cordic_area|i_x[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_y\[0\] " "No output dependent on input pin \"i_y\[0\]\"" {  } { { "CORDIC_area.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8-CoProcessor/FPGA_implementations/Area/CORDIC_area.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620377318989 "|cordic_area|i_y[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_y\[1\] " "No output dependent on input pin \"i_y\[1\]\"" {  } { { "CORDIC_area.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8-CoProcessor/FPGA_implementations/Area/CORDIC_area.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620377318989 "|cordic_area|i_y[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_y\[2\] " "No output dependent on input pin \"i_y\[2\]\"" {  } { { "CORDIC_area.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8-CoProcessor/FPGA_implementations/Area/CORDIC_area.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620377318989 "|cordic_area|i_y[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_y\[3\] " "No output dependent on input pin \"i_y\[3\]\"" {  } { { "CORDIC_area.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8-CoProcessor/FPGA_implementations/Area/CORDIC_area.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620377318989 "|cordic_area|i_y[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_y\[4\] " "No output dependent on input pin \"i_y\[4\]\"" {  } { { "CORDIC_area.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8-CoProcessor/FPGA_implementations/Area/CORDIC_area.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620377318989 "|cordic_area|i_y[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_y\[5\] " "No output dependent on input pin \"i_y\[5\]\"" {  } { { "CORDIC_area.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8-CoProcessor/FPGA_implementations/Area/CORDIC_area.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620377318989 "|cordic_area|i_y[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_y\[6\] " "No output dependent on input pin \"i_y\[6\]\"" {  } { { "CORDIC_area.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8-CoProcessor/FPGA_implementations/Area/CORDIC_area.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620377318989 "|cordic_area|i_y[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_y\[7\] " "No output dependent on input pin \"i_y\[7\]\"" {  } { { "CORDIC_area.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8-CoProcessor/FPGA_implementations/Area/CORDIC_area.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620377318989 "|cordic_area|i_y[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_y\[8\] " "No output dependent on input pin \"i_y\[8\]\"" {  } { { "CORDIC_area.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8-CoProcessor/FPGA_implementations/Area/CORDIC_area.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620377318989 "|cordic_area|i_y[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_y\[9\] " "No output dependent on input pin \"i_y\[9\]\"" {  } { { "CORDIC_area.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8-CoProcessor/FPGA_implementations/Area/CORDIC_area.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620377318989 "|cordic_area|i_y[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_y\[10\] " "No output dependent on input pin \"i_y\[10\]\"" {  } { { "CORDIC_area.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8-CoProcessor/FPGA_implementations/Area/CORDIC_area.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620377318989 "|cordic_area|i_y[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_y\[11\] " "No output dependent on input pin \"i_y\[11\]\"" {  } { { "CORDIC_area.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8-CoProcessor/FPGA_implementations/Area/CORDIC_area.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620377318989 "|cordic_area|i_y[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_y\[12\] " "No output dependent on input pin \"i_y\[12\]\"" {  } { { "CORDIC_area.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8-CoProcessor/FPGA_implementations/Area/CORDIC_area.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620377318989 "|cordic_area|i_y[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_y\[13\] " "No output dependent on input pin \"i_y\[13\]\"" {  } { { "CORDIC_area.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8-CoProcessor/FPGA_implementations/Area/CORDIC_area.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620377318989 "|cordic_area|i_y[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_y\[14\] " "No output dependent on input pin \"i_y\[14\]\"" {  } { { "CORDIC_area.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8-CoProcessor/FPGA_implementations/Area/CORDIC_area.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620377318989 "|cordic_area|i_y[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_y\[15\] " "No output dependent on input pin \"i_y\[15\]\"" {  } { { "CORDIC_area.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8-CoProcessor/FPGA_implementations/Area/CORDIC_area.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620377318989 "|cordic_area|i_y[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1620377318989 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "464 " "Implemented 464 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1620377318993 ""} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Implemented 37 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1620377318993 ""} { "Info" "ICUT_CUT_TM_LCELLS" "393 " "Implemented 393 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1620377318993 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1620377318993 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4803 " "Peak virtual memory: 4803 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620377319049 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 07 10:48:39 2021 " "Processing ended: Fri May 07 10:48:39 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620377319049 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620377319049 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620377319049 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1620377319049 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1620377332208 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620377332209 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 07 10:48:40 2021 " "Processing started: Fri May 07 10:48:40 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620377332209 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1620377332209 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CORDIC -c CORDIC " "Command: quartus_fit --read_settings_files=off --write_settings_files=off CORDIC -c CORDIC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1620377332209 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1620377334648 ""}
{ "Info" "0" "" "Project  = CORDIC" {  } {  } 0 0 "Project  = CORDIC" 0 0 "Fitter" 0 0 1620377334653 ""}
{ "Info" "0" "" "Revision = CORDIC" {  } {  } 0 0 "Revision = CORDIC" 0 0 "Fitter" 0 0 1620377334653 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1620377334827 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CORDIC EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"CORDIC\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1620377334911 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1620377335061 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1620377335061 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1620377335860 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1620377336831 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1620377336831 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1620377336831 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1620377336831 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1620377336831 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1620377336831 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1620377336831 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1620377336831 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1620377336831 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1620377336831 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/claus/Documents/GitHub/P8-CoProcessor/FPGA_implementations/Area/" { { 0 { 0 ""} 0 1058 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1620377336878 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/claus/Documents/GitHub/P8-CoProcessor/FPGA_implementations/Area/" { { 0 { 0 ""} 0 1060 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1620377336878 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/claus/Documents/GitHub/P8-CoProcessor/FPGA_implementations/Area/" { { 0 { 0 ""} 0 1062 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1620377336878 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/claus/Documents/GitHub/P8-CoProcessor/FPGA_implementations/Area/" { { 0 { 0 ""} 0 1064 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1620377336878 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/claus/Documents/GitHub/P8-CoProcessor/FPGA_implementations/Area/" { { 0 { 0 ""} 0 1066 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1620377336878 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1620377336878 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1620377336884 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "31 71 " "No exact pin location assignment(s) for 31 pins of 71 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1620377338435 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CORDIC.sdc " "Synopsys Design Constraints File file not found: 'CORDIC.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1620377339036 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1620377339036 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1620377339036 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1620377339036 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1620377339051 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_in~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk_in~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1620377339136 ""}  } { { "CORDIC_area.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8-CoProcessor/FPGA_implementations/Area/CORDIC_area.vhd" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/claus/Documents/GitHub/P8-CoProcessor/FPGA_implementations/Area/" { { 0 { 0 ""} 0 1052 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1620377339136 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clock_Divider:clock_divider_x\|tmp  " "Automatically promoted node Clock_Divider:clock_divider_x\|tmp " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1620377339136 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Clock_Divider:clock_divider_x\|tmp~0 " "Destination node Clock_Divider:clock_divider_x\|tmp~0" {  } { { "Clock_Divider.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8-CoProcessor/FPGA_implementations/Area/Clock_Divider.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/claus/Documents/GitHub/P8-CoProcessor/FPGA_implementations/Area/" { { 0 { 0 ""} 0 567 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1620377339136 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1620377339136 ""}  } { { "Clock_Divider.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8-CoProcessor/FPGA_implementations/Area/Clock_Divider.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/claus/Documents/GitHub/P8-CoProcessor/FPGA_implementations/Area/" { { 0 { 0 ""} 0 187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1620377339136 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i_mem_enable  " "Automatically promoted node i_mem_enable " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1620377339136 ""}  } { { "CORDIC_area.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8-CoProcessor/FPGA_implementations/Area/CORDIC_area.vhd" 67 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/claus/Documents/GitHub/P8-CoProcessor/FPGA_implementations/Area/" { { 0 { 0 ""} 0 495 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1620377339136 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i_mem_enable_X  " "Automatically promoted node i_mem_enable_X " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1620377339136 ""}  } { { "CORDIC_area.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8-CoProcessor/FPGA_implementations/Area/CORDIC_area.vhd" 71 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/claus/Documents/GitHub/P8-CoProcessor/FPGA_implementations/Area/" { { 0 { 0 ""} 0 506 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1620377339136 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i_mem_enable_Y  " "Automatically promoted node i_mem_enable_Y " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1620377339136 ""}  } { { "CORDIC_area.vhd" "" { Text "C:/Users/claus/Documents/GitHub/P8-CoProcessor/FPGA_implementations/Area/CORDIC_area.vhd" 75 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/claus/Documents/GitHub/P8-CoProcessor/FPGA_implementations/Area/" { { 0 { 0 ""} 0 505 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1620377339136 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1620377339622 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1620377339622 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1620377339622 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1620377339622 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1620377339622 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1620377339638 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1620377339638 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1620377339638 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1620377339690 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1620377339690 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1620377339690 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "31 unused 2.5V 15 16 0 " "Number of I/O pins in group: 31 (unused VREF, 2.5V VCCIO, 15 input, 16 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1620377339705 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1620377339705 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1620377339705 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1620377339705 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1620377339705 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1620377339705 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1620377339705 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 17 48 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 17 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1620377339705 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 2 56 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1620377339705 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 21 51 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 21 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1620377339705 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1620377339705 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1620377339705 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1620377339705 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1620377339952 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1620377339976 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1620377345975 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1620377346389 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1620377346514 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1620377358092 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:12 " "Fitter placement operations ending: elapsed time is 00:00:12" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1620377358092 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1620377358717 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X58_Y61 X68_Y73 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X58_Y61 to location X68_Y73" {  } { { "loc" "" { Generic "C:/Users/claus/Documents/GitHub/P8-CoProcessor/FPGA_implementations/Area/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X58_Y61 to location X68_Y73"} { { 12 { 0 ""} 58 61 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1620377364833 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1620377364833 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1620377366394 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1620377366394 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1620377366399 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.75 " "Total time spent on timing analysis during the Fitter is 0.75 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1620377366638 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1620377366660 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1620377367148 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1620377367148 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1620377367583 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1620377368261 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/claus/Documents/GitHub/P8-CoProcessor/FPGA_implementations/Area/output_files/CORDIC.fit.smsg " "Generated suppressed messages file C:/Users/claus/Documents/GitHub/P8-CoProcessor/FPGA_implementations/Area/output_files/CORDIC.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1620377375776 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5545 " "Peak virtual memory: 5545 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620377376404 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 07 10:49:36 2021 " "Processing ended: Fri May 07 10:49:36 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620377376404 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:56 " "Elapsed time: 00:00:56" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620377376404 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620377376404 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1620377376404 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1620377388543 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620377388550 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 07 10:49:38 2021 " "Processing started: Fri May 07 10:49:38 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620377388550 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1620377388550 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CORDIC -c CORDIC " "Command: quartus_asm --read_settings_files=off --write_settings_files=off CORDIC -c CORDIC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1620377388550 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1620377393923 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1620377394099 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4684 " "Peak virtual memory: 4684 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620377404652 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 07 10:50:04 2021 " "Processing ended: Fri May 07 10:50:04 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620377404652 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620377404652 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620377404652 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1620377404652 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1620377405602 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1620377416804 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620377416808 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 07 10:50:06 2021 " "Processing started: Fri May 07 10:50:06 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620377416808 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620377416808 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CORDIC -c CORDIC " "Command: quartus_sta CORDIC -c CORDIC" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620377416808 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1620377417121 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620377417749 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620377417853 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620377417853 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CORDIC.sdc " "Synopsys Design Constraints File file not found: 'CORDIC.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1620377418632 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620377418632 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clock_Divider:clock_divider_x\|tmp Clock_Divider:clock_divider_x\|tmp " "create_clock -period 1.000 -name Clock_Divider:clock_divider_x\|tmp Clock_Divider:clock_divider_x\|tmp" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1620377418643 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_in clk_in " "create_clock -period 1.000 -name clk_in clk_in" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1620377418643 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name i_mem_enable i_mem_enable " "create_clock -period 1.000 -name i_mem_enable i_mem_enable" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1620377418643 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name i_mem_enable_Y i_mem_enable_Y " "create_clock -period 1.000 -name i_mem_enable_Y i_mem_enable_Y" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1620377418643 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name i_mem_enable_X i_mem_enable_X " "create_clock -period 1.000 -name i_mem_enable_X i_mem_enable_X" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1620377418643 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620377418643 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620377418658 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620377418658 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1620377418658 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1620377418696 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1620377418781 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620377418781 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.153 " "Worst-case setup slack is -4.153" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620377418789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620377418789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.153             -69.085 clk_in  " "   -4.153             -69.085 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620377418789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.919            -489.190 Clock_Divider:clock_divider_x\|tmp  " "   -3.919            -489.190 Clock_Divider:clock_divider_x\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620377418789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.736             -20.730 i_mem_enable  " "   -1.736             -20.730 i_mem_enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620377418789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.577              -1.151 i_mem_enable_Y  " "   -0.577              -1.151 i_mem_enable_Y " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620377418789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.348              -0.656 i_mem_enable_X  " "   -0.348              -0.656 i_mem_enable_X " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620377418789 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620377418789 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.403 " "Worst-case hold slack is 0.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620377418809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620377418809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 Clock_Divider:clock_divider_x\|tmp  " "    0.403               0.000 Clock_Divider:clock_divider_x\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620377418809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.574               0.000 clk_in  " "    0.574               0.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620377418809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.653               0.000 i_mem_enable_X  " "    0.653               0.000 i_mem_enable_X " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620377418809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.910               0.000 i_mem_enable_Y  " "    0.910               0.000 i_mem_enable_Y " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620377418809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.328               0.000 i_mem_enable  " "    1.328               0.000 i_mem_enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620377418809 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620377418809 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620377418832 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620377418860 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620377418865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620377418865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -49.260 clk_in  " "   -3.000             -49.260 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620377418865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285            -250.575 Clock_Divider:clock_divider_x\|tmp  " "   -1.285            -250.575 Clock_Divider:clock_divider_x\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620377418865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -17.990 i_mem_enable  " "   -1.285             -17.990 i_mem_enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620377418865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -2.570 i_mem_enable_X  " "   -1.285              -2.570 i_mem_enable_X " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620377418865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -2.570 i_mem_enable_Y  " "   -1.285              -2.570 i_mem_enable_Y " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620377418865 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620377418865 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1620377419117 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620377419158 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620377419741 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620377419845 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1620377419871 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620377419871 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.759 " "Worst-case setup slack is -3.759" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620377419880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620377419880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.759             -58.439 clk_in  " "   -3.759             -58.439 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620377419880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.497            -431.143 Clock_Divider:clock_divider_x\|tmp  " "   -3.497            -431.143 Clock_Divider:clock_divider_x\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620377419880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.495             -17.586 i_mem_enable  " "   -1.495             -17.586 i_mem_enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620377419880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.408              -0.814 i_mem_enable_Y  " "   -0.408              -0.814 i_mem_enable_Y " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620377419880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.190              -0.353 i_mem_enable_X  " "   -0.190              -0.353 i_mem_enable_X " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620377419880 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620377419880 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.353 " "Worst-case hold slack is 0.353" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620377419896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620377419896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 Clock_Divider:clock_divider_x\|tmp  " "    0.353               0.000 Clock_Divider:clock_divider_x\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620377419896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.526               0.000 clk_in  " "    0.526               0.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620377419896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.583               0.000 i_mem_enable_X  " "    0.583               0.000 i_mem_enable_X " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620377419896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.826               0.000 i_mem_enable_Y  " "    0.826               0.000 i_mem_enable_Y " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620377419896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.220               0.000 i_mem_enable  " "    1.220               0.000 i_mem_enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620377419896 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620377419896 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620377419911 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620377419920 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620377419931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620377419931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -49.260 clk_in  " "   -3.000             -49.260 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620377419931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285            -250.575 Clock_Divider:clock_divider_x\|tmp  " "   -1.285            -250.575 Clock_Divider:clock_divider_x\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620377419931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -17.990 i_mem_enable  " "   -1.285             -17.990 i_mem_enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620377419931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -2.570 i_mem_enable_X  " "   -1.285              -2.570 i_mem_enable_X " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620377419931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -2.570 i_mem_enable_Y  " "   -1.285              -2.570 i_mem_enable_Y " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620377419931 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620377419931 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1620377420167 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620377420296 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1620377420296 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620377420296 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.614 " "Worst-case setup slack is -1.614" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620377420319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620377420319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.614             -17.786 clk_in  " "   -1.614             -17.786 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620377420319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.435            -151.113 Clock_Divider:clock_divider_x\|tmp  " "   -1.435            -151.113 Clock_Divider:clock_divider_x\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620377420319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.396              -3.713 i_mem_enable  " "   -0.396              -3.713 i_mem_enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620377420319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.161               0.000 i_mem_enable_Y  " "    0.161               0.000 i_mem_enable_Y " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620377420319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.290               0.000 i_mem_enable_X  " "    0.290               0.000 i_mem_enable_X " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620377420319 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620377420319 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.165 " "Worst-case hold slack is 0.165" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620377420335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620377420335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.165               0.000 Clock_Divider:clock_divider_x\|tmp  " "    0.165               0.000 Clock_Divider:clock_divider_x\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620377420335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.259               0.000 clk_in  " "    0.259               0.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620377420335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.309               0.000 i_mem_enable_X  " "    0.309               0.000 i_mem_enable_X " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620377420335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.435               0.000 i_mem_enable_Y  " "    0.435               0.000 i_mem_enable_Y " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620377420335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.661               0.000 i_mem_enable  " "    0.661               0.000 i_mem_enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620377420335 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620377420335 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620377420356 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620377420366 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620377420379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620377420379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -41.218 clk_in  " "   -3.000             -41.218 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620377420379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -195.000 Clock_Divider:clock_divider_x\|tmp  " "   -1.000            -195.000 Clock_Divider:clock_divider_x\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620377420379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -14.000 i_mem_enable  " "   -1.000             -14.000 i_mem_enable " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620377420379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 i_mem_enable_X  " "   -1.000              -2.000 i_mem_enable_X " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620377420379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 i_mem_enable_Y  " "   -1.000              -2.000 i_mem_enable_Y " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1620377420379 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620377420379 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620377421240 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620377421241 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4823 " "Peak virtual memory: 4823 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620377421394 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 07 10:50:21 2021 " "Processing ended: Fri May 07 10:50:21 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620377421394 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620377421394 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620377421394 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620377421394 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1620377433082 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620377433084 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 07 10:50:22 2021 " "Processing started: Fri May 07 10:50:22 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620377433084 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1620377433084 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off CORDIC -c CORDIC " "Command: quartus_eda --read_settings_files=off --write_settings_files=off CORDIC -c CORDIC" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1620377433084 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CORDIC_7_1200mv_85c_slow.vho C:/Users/claus/Documents/GitHub/P8-CoProcessor/FPGA_implementations/Area/simulation/modelsim/ simulation " "Generated file CORDIC_7_1200mv_85c_slow.vho in folder \"C:/Users/claus/Documents/GitHub/P8-CoProcessor/FPGA_implementations/Area/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1620377434627 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CORDIC_7_1200mv_0c_slow.vho C:/Users/claus/Documents/GitHub/P8-CoProcessor/FPGA_implementations/Area/simulation/modelsim/ simulation " "Generated file CORDIC_7_1200mv_0c_slow.vho in folder \"C:/Users/claus/Documents/GitHub/P8-CoProcessor/FPGA_implementations/Area/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1620377434776 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CORDIC_min_1200mv_0c_fast.vho C:/Users/claus/Documents/GitHub/P8-CoProcessor/FPGA_implementations/Area/simulation/modelsim/ simulation " "Generated file CORDIC_min_1200mv_0c_fast.vho in folder \"C:/Users/claus/Documents/GitHub/P8-CoProcessor/FPGA_implementations/Area/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1620377434915 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CORDIC.vho C:/Users/claus/Documents/GitHub/P8-CoProcessor/FPGA_implementations/Area/simulation/modelsim/ simulation " "Generated file CORDIC.vho in folder \"C:/Users/claus/Documents/GitHub/P8-CoProcessor/FPGA_implementations/Area/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1620377435048 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CORDIC_7_1200mv_85c_vhd_slow.sdo C:/Users/claus/Documents/GitHub/P8-CoProcessor/FPGA_implementations/Area/simulation/modelsim/ simulation " "Generated file CORDIC_7_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/claus/Documents/GitHub/P8-CoProcessor/FPGA_implementations/Area/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1620377435194 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CORDIC_7_1200mv_0c_vhd_slow.sdo C:/Users/claus/Documents/GitHub/P8-CoProcessor/FPGA_implementations/Area/simulation/modelsim/ simulation " "Generated file CORDIC_7_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/claus/Documents/GitHub/P8-CoProcessor/FPGA_implementations/Area/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1620377435327 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CORDIC_min_1200mv_0c_vhd_fast.sdo C:/Users/claus/Documents/GitHub/P8-CoProcessor/FPGA_implementations/Area/simulation/modelsim/ simulation " "Generated file CORDIC_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/claus/Documents/GitHub/P8-CoProcessor/FPGA_implementations/Area/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1620377435450 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CORDIC_vhd.sdo C:/Users/claus/Documents/GitHub/P8-CoProcessor/FPGA_implementations/Area/simulation/modelsim/ simulation " "Generated file CORDIC_vhd.sdo in folder \"C:/Users/claus/Documents/GitHub/P8-CoProcessor/FPGA_implementations/Area/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1620377435590 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4654 " "Peak virtual memory: 4654 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620377435734 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 07 10:50:35 2021 " "Processing ended: Fri May 07 10:50:35 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620377435734 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620377435734 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620377435734 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1620377435734 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 48 s " "Quartus Prime Full Compilation was successful. 0 errors, 48 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1620377436477 ""}
