ARM GAS  C:\Users\harne\AppData\Local\Temp\cc68RxnR.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.MX_GPIO_Init,"ax",%progbits
  20              		.align	1
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	MX_GPIO_Init:
  26              	.LFB135:
  27              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.</center></h2>
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Core/Src/main.c ****   * the "License"; You may not use this file except in compliance with the
  14:Core/Src/main.c ****   * License. You may obtain a copy of the License at:
  15:Core/Src/main.c ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Core/Src/main.c ****   *
  17:Core/Src/main.c ****   ******************************************************************************
  18:Core/Src/main.c ****   */
  19:Core/Src/main.c **** /* USER CODE END Header */
  20:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/main.c **** #include "main.h"
  22:Core/Src/main.c **** 
  23:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  24:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/main.c **** 
  26:Core/Src/main.c **** /* USER CODE END Includes */
  27:Core/Src/main.c **** 
  28:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  30:Core/Src/main.c **** 
  31:Core/Src/main.c **** /* USER CODE END PTD */
ARM GAS  C:\Users\harne\AppData\Local\Temp\cc68RxnR.s 			page 2


  32:Core/Src/main.c **** 
  33:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/main.c **** /* USER CODE BEGIN PD */
  35:Core/Src/main.c **** /* USER CODE END PD */
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/main.c **** /* USER CODE BEGIN PM */
  39:Core/Src/main.c **** 
  40:Core/Src/main.c **** /* USER CODE END PM */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/main.c **** UART_HandleTypeDef huart2;
  44:Core/Src/main.c **** 
  45:Core/Src/main.c **** /* USER CODE BEGIN PV */
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** /* USER CODE END PV */
  48:Core/Src/main.c **** 
  49:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  50:Core/Src/main.c **** void SystemClock_Config(void);
  51:Core/Src/main.c **** static void MX_GPIO_Init(void);
  52:Core/Src/main.c **** static void MX_USART2_UART_Init(void);
  53:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  54:Core/Src/main.c **** 
  55:Core/Src/main.c **** /* USER CODE END PFP */
  56:Core/Src/main.c **** 
  57:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  58:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/main.c **** 
  60:Core/Src/main.c **** /* USER CODE END 0 */
  61:Core/Src/main.c **** 
  62:Core/Src/main.c **** /**
  63:Core/Src/main.c ****   * @brief  The application entry point.
  64:Core/Src/main.c ****   * @retval int
  65:Core/Src/main.c ****   */
  66:Core/Src/main.c **** int main(void)
  67:Core/Src/main.c **** {
  68:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  69:Core/Src/main.c **** 
  70:Core/Src/main.c ****   /* USER CODE END 1 */
  71:Core/Src/main.c **** 
  72:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  73:Core/Src/main.c **** 
  74:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  75:Core/Src/main.c ****   HAL_Init();
  76:Core/Src/main.c **** 
  77:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  78:Core/Src/main.c **** 
  79:Core/Src/main.c ****   /* USER CODE END Init */
  80:Core/Src/main.c **** 
  81:Core/Src/main.c ****   /* Configure the system clock */
  82:Core/Src/main.c ****   SystemClock_Config();
  83:Core/Src/main.c **** 
  84:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  85:Core/Src/main.c **** 
  86:Core/Src/main.c ****   /* USER CODE END SysInit */
  87:Core/Src/main.c **** 
  88:Core/Src/main.c ****   /* Initialize all configured peripherals */
ARM GAS  C:\Users\harne\AppData\Local\Temp\cc68RxnR.s 			page 3


  89:Core/Src/main.c ****   MX_GPIO_Init();
  90:Core/Src/main.c ****   MX_USART2_UART_Init();
  91:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
  92:Core/Src/main.c **** 
  93:Core/Src/main.c ****   /* USER CODE END 2 */
  94:Core/Src/main.c **** 
  95:Core/Src/main.c ****   /* Infinite loop */
  96:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
  97:Core/Src/main.c ****   while (1)
  98:Core/Src/main.c ****   {
  99:Core/Src/main.c ****     HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 100:Core/Src/main.c ****     HAL_Delay(500);
 101:Core/Src/main.c ****     /* USER CODE END WHILE */
 102:Core/Src/main.c **** 
 103:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 104:Core/Src/main.c ****   }
 105:Core/Src/main.c ****   /* USER CODE END 3 */
 106:Core/Src/main.c **** }
 107:Core/Src/main.c **** 
 108:Core/Src/main.c **** /**
 109:Core/Src/main.c ****   * @brief System Clock Configuration
 110:Core/Src/main.c ****   * @retval None
 111:Core/Src/main.c ****   */
 112:Core/Src/main.c **** void SystemClock_Config(void)
 113:Core/Src/main.c **** {
 114:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 115:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 116:Core/Src/main.c **** 
 117:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 118:Core/Src/main.c ****   */
 119:Core/Src/main.c ****   if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 120:Core/Src/main.c ****   {
 121:Core/Src/main.c ****     Error_Handler();
 122:Core/Src/main.c ****   }
 123:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 124:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 125:Core/Src/main.c ****   */
 126:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 127:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 128:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 129:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 130:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 131:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
 132:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 10;
 133:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 134:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 135:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 136:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 137:Core/Src/main.c ****   {
 138:Core/Src/main.c ****     Error_Handler();
 139:Core/Src/main.c ****   }
 140:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 141:Core/Src/main.c ****   */
 142:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 143:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 144:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 145:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
ARM GAS  C:\Users\harne\AppData\Local\Temp\cc68RxnR.s 			page 4


 146:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 147:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 148:Core/Src/main.c **** 
 149:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 150:Core/Src/main.c ****   {
 151:Core/Src/main.c ****     Error_Handler();
 152:Core/Src/main.c ****   }
 153:Core/Src/main.c **** }
 154:Core/Src/main.c **** 
 155:Core/Src/main.c **** /**
 156:Core/Src/main.c ****   * @brief USART2 Initialization Function
 157:Core/Src/main.c ****   * @param None
 158:Core/Src/main.c ****   * @retval None
 159:Core/Src/main.c ****   */
 160:Core/Src/main.c **** static void MX_USART2_UART_Init(void)
 161:Core/Src/main.c **** {
 162:Core/Src/main.c **** 
 163:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 0 */
 164:Core/Src/main.c **** 
 165:Core/Src/main.c ****   /* USER CODE END USART2_Init 0 */
 166:Core/Src/main.c **** 
 167:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 1 */
 168:Core/Src/main.c **** 
 169:Core/Src/main.c ****   /* USER CODE END USART2_Init 1 */
 170:Core/Src/main.c ****   huart2.Instance = USART2;
 171:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 172:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 173:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 174:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 175:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 176:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 177:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 178:Core/Src/main.c ****   huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 179:Core/Src/main.c ****   huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 180:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 181:Core/Src/main.c ****   {
 182:Core/Src/main.c ****     Error_Handler();
 183:Core/Src/main.c ****   }
 184:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 2 */
 185:Core/Src/main.c **** 
 186:Core/Src/main.c ****   /* USER CODE END USART2_Init 2 */
 187:Core/Src/main.c **** 
 188:Core/Src/main.c **** }
 189:Core/Src/main.c **** 
 190:Core/Src/main.c **** /**
 191:Core/Src/main.c ****   * @brief GPIO Initialization Function
 192:Core/Src/main.c ****   * @param None
 193:Core/Src/main.c ****   * @retval None
 194:Core/Src/main.c ****   */
 195:Core/Src/main.c **** static void MX_GPIO_Init(void)
 196:Core/Src/main.c **** {
  28              		.loc 1 196 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 40
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 10B5     		push	{r4, lr}
  33              	.LCFI0:
ARM GAS  C:\Users\harne\AppData\Local\Temp\cc68RxnR.s 			page 5


  34              		.cfi_def_cfa_offset 8
  35              		.cfi_offset 4, -8
  36              		.cfi_offset 14, -4
  37 0002 8AB0     		sub	sp, sp, #40
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 48
 197:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  40              		.loc 1 197 3 view .LVU1
  41              		.loc 1 197 20 is_stmt 0 view .LVU2
  42 0004 0024     		movs	r4, #0
  43 0006 0594     		str	r4, [sp, #20]
  44 0008 0694     		str	r4, [sp, #24]
  45 000a 0794     		str	r4, [sp, #28]
  46 000c 0894     		str	r4, [sp, #32]
  47 000e 0994     		str	r4, [sp, #36]
 198:Core/Src/main.c **** 
 199:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 200:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  48              		.loc 1 200 3 is_stmt 1 view .LVU3
  49              	.LBB4:
  50              		.loc 1 200 3 view .LVU4
  51              		.loc 1 200 3 view .LVU5
  52 0010 204B     		ldr	r3, .L3
  53 0012 DA6C     		ldr	r2, [r3, #76]
  54 0014 42F00402 		orr	r2, r2, #4
  55 0018 DA64     		str	r2, [r3, #76]
  56              		.loc 1 200 3 view .LVU6
  57 001a DA6C     		ldr	r2, [r3, #76]
  58 001c 02F00402 		and	r2, r2, #4
  59 0020 0192     		str	r2, [sp, #4]
  60              		.loc 1 200 3 view .LVU7
  61 0022 019A     		ldr	r2, [sp, #4]
  62              	.LBE4:
  63              		.loc 1 200 3 view .LVU8
 201:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  64              		.loc 1 201 3 view .LVU9
  65              	.LBB5:
  66              		.loc 1 201 3 view .LVU10
  67              		.loc 1 201 3 view .LVU11
  68 0024 DA6C     		ldr	r2, [r3, #76]
  69 0026 42F08002 		orr	r2, r2, #128
  70 002a DA64     		str	r2, [r3, #76]
  71              		.loc 1 201 3 view .LVU12
  72 002c DA6C     		ldr	r2, [r3, #76]
  73 002e 02F08002 		and	r2, r2, #128
  74 0032 0292     		str	r2, [sp, #8]
  75              		.loc 1 201 3 view .LVU13
  76 0034 029A     		ldr	r2, [sp, #8]
  77              	.LBE5:
  78              		.loc 1 201 3 view .LVU14
 202:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  79              		.loc 1 202 3 view .LVU15
  80              	.LBB6:
  81              		.loc 1 202 3 view .LVU16
  82              		.loc 1 202 3 view .LVU17
  83 0036 DA6C     		ldr	r2, [r3, #76]
  84 0038 42F00102 		orr	r2, r2, #1
ARM GAS  C:\Users\harne\AppData\Local\Temp\cc68RxnR.s 			page 6


  85 003c DA64     		str	r2, [r3, #76]
  86              		.loc 1 202 3 view .LVU18
  87 003e DA6C     		ldr	r2, [r3, #76]
  88 0040 02F00102 		and	r2, r2, #1
  89 0044 0392     		str	r2, [sp, #12]
  90              		.loc 1 202 3 view .LVU19
  91 0046 039A     		ldr	r2, [sp, #12]
  92              	.LBE6:
  93              		.loc 1 202 3 view .LVU20
 203:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  94              		.loc 1 203 3 view .LVU21
  95              	.LBB7:
  96              		.loc 1 203 3 view .LVU22
  97              		.loc 1 203 3 view .LVU23
  98 0048 DA6C     		ldr	r2, [r3, #76]
  99 004a 42F00202 		orr	r2, r2, #2
 100 004e DA64     		str	r2, [r3, #76]
 101              		.loc 1 203 3 view .LVU24
 102 0050 DB6C     		ldr	r3, [r3, #76]
 103 0052 03F00203 		and	r3, r3, #2
 104 0056 0493     		str	r3, [sp, #16]
 105              		.loc 1 203 3 view .LVU25
 106 0058 049B     		ldr	r3, [sp, #16]
 107              	.LBE7:
 108              		.loc 1 203 3 view .LVU26
 204:Core/Src/main.c **** 
 205:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 206:Core/Src/main.c ****   HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 109              		.loc 1 206 3 view .LVU27
 110 005a 2246     		mov	r2, r4
 111 005c 2021     		movs	r1, #32
 112 005e 4FF09040 		mov	r0, #1207959552
 113 0062 FFF7FEFF 		bl	HAL_GPIO_WritePin
 114              	.LVL0:
 207:Core/Src/main.c **** 
 208:Core/Src/main.c ****   /*Configure GPIO pin : B1_Pin */
 209:Core/Src/main.c ****   GPIO_InitStruct.Pin = B1_Pin;
 115              		.loc 1 209 3 view .LVU28
 116              		.loc 1 209 23 is_stmt 0 view .LVU29
 117 0066 4FF40053 		mov	r3, #8192
 118 006a 0593     		str	r3, [sp, #20]
 210:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 119              		.loc 1 210 3 is_stmt 1 view .LVU30
 120              		.loc 1 210 24 is_stmt 0 view .LVU31
 121 006c 0A4B     		ldr	r3, .L3+4
 122 006e 0693     		str	r3, [sp, #24]
 211:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 123              		.loc 1 211 3 is_stmt 1 view .LVU32
 124              		.loc 1 211 24 is_stmt 0 view .LVU33
 125 0070 0794     		str	r4, [sp, #28]
 212:Core/Src/main.c ****   HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 126              		.loc 1 212 3 is_stmt 1 view .LVU34
 127 0072 05A9     		add	r1, sp, #20
 128 0074 0948     		ldr	r0, .L3+8
 129 0076 FFF7FEFF 		bl	HAL_GPIO_Init
 130              	.LVL1:
 213:Core/Src/main.c **** 
ARM GAS  C:\Users\harne\AppData\Local\Temp\cc68RxnR.s 			page 7


 214:Core/Src/main.c ****   /*Configure GPIO pin : LD2_Pin */
 215:Core/Src/main.c ****   GPIO_InitStruct.Pin = LD2_Pin;
 131              		.loc 1 215 3 view .LVU35
 132              		.loc 1 215 23 is_stmt 0 view .LVU36
 133 007a 2023     		movs	r3, #32
 134 007c 0593     		str	r3, [sp, #20]
 216:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 135              		.loc 1 216 3 is_stmt 1 view .LVU37
 136              		.loc 1 216 24 is_stmt 0 view .LVU38
 137 007e 0123     		movs	r3, #1
 138 0080 0693     		str	r3, [sp, #24]
 217:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 139              		.loc 1 217 3 is_stmt 1 view .LVU39
 140              		.loc 1 217 24 is_stmt 0 view .LVU40
 141 0082 0794     		str	r4, [sp, #28]
 218:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 142              		.loc 1 218 3 is_stmt 1 view .LVU41
 143              		.loc 1 218 25 is_stmt 0 view .LVU42
 144 0084 0894     		str	r4, [sp, #32]
 219:Core/Src/main.c ****   HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 145              		.loc 1 219 3 is_stmt 1 view .LVU43
 146 0086 05A9     		add	r1, sp, #20
 147 0088 4FF09040 		mov	r0, #1207959552
 148 008c FFF7FEFF 		bl	HAL_GPIO_Init
 149              	.LVL2:
 220:Core/Src/main.c **** 
 221:Core/Src/main.c **** }
 150              		.loc 1 221 1 is_stmt 0 view .LVU44
 151 0090 0AB0     		add	sp, sp, #40
 152              	.LCFI2:
 153              		.cfi_def_cfa_offset 8
 154              		@ sp needed
 155 0092 10BD     		pop	{r4, pc}
 156              	.L4:
 157              		.align	2
 158              	.L3:
 159 0094 00100240 		.word	1073876992
 160 0098 00002110 		.word	270598144
 161 009c 00080048 		.word	1207961600
 162              		.cfi_endproc
 163              	.LFE135:
 165              		.section	.text.Error_Handler,"ax",%progbits
 166              		.align	1
 167              		.global	Error_Handler
 168              		.syntax unified
 169              		.thumb
 170              		.thumb_func
 172              	Error_Handler:
 173              	.LFB136:
 222:Core/Src/main.c **** 
 223:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 224:Core/Src/main.c **** 
 225:Core/Src/main.c **** /* USER CODE END 4 */
 226:Core/Src/main.c **** 
 227:Core/Src/main.c **** /**
 228:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 229:Core/Src/main.c ****   * @retval None
ARM GAS  C:\Users\harne\AppData\Local\Temp\cc68RxnR.s 			page 8


 230:Core/Src/main.c ****   */
 231:Core/Src/main.c **** void Error_Handler(void)
 232:Core/Src/main.c **** {
 174              		.loc 1 232 1 is_stmt 1 view -0
 175              		.cfi_startproc
 176              		@ Volatile: function does not return.
 177              		@ args = 0, pretend = 0, frame = 0
 178              		@ frame_needed = 0, uses_anonymous_args = 0
 179              		@ link register save eliminated.
 233:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 234:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 235:Core/Src/main.c ****   __disable_irq();
 180              		.loc 1 235 3 view .LVU46
 181              	.LBB8:
 182              	.LBI8:
 183              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
ARM GAS  C:\Users\harne\AppData\Local\Temp\cc68RxnR.s 			page 9


  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
ARM GAS  C:\Users\harne\AppData\Local\Temp\cc68RxnR.s 			page 10


  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
ARM GAS  C:\Users\harne\AppData\Local\Temp\cc68RxnR.s 			page 11


 156:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 198:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 184              		.loc 2 207 27 view .LVU47
 185              	.LBB9:
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 186              		.loc 2 209 3 view .LVU48
ARM GAS  C:\Users\harne\AppData\Local\Temp\cc68RxnR.s 			page 12


 187              		.syntax unified
 188              	@ 209 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 189 0000 72B6     		cpsid i
 190              	@ 0 "" 2
 191              		.thumb
 192              		.syntax unified
 193              	.L6:
 194              	.LBE9:
 195              	.LBE8:
 236:Core/Src/main.c ****   while (1)
 196              		.loc 1 236 3 discriminator 1 view .LVU49
 237:Core/Src/main.c ****   {
 238:Core/Src/main.c ****   }
 197              		.loc 1 238 3 discriminator 1 view .LVU50
 236:Core/Src/main.c ****   while (1)
 198              		.loc 1 236 9 discriminator 1 view .LVU51
 199 0002 FEE7     		b	.L6
 200              		.cfi_endproc
 201              	.LFE136:
 203              		.section	.text.MX_USART2_UART_Init,"ax",%progbits
 204              		.align	1
 205              		.syntax unified
 206              		.thumb
 207              		.thumb_func
 209              	MX_USART2_UART_Init:
 210              	.LFB134:
 161:Core/Src/main.c **** 
 211              		.loc 1 161 1 view -0
 212              		.cfi_startproc
 213              		@ args = 0, pretend = 0, frame = 0
 214              		@ frame_needed = 0, uses_anonymous_args = 0
 215 0000 08B5     		push	{r3, lr}
 216              	.LCFI3:
 217              		.cfi_def_cfa_offset 8
 218              		.cfi_offset 3, -8
 219              		.cfi_offset 14, -4
 170:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 220              		.loc 1 170 3 view .LVU53
 170:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 221              		.loc 1 170 19 is_stmt 0 view .LVU54
 222 0002 0B48     		ldr	r0, .L11
 223 0004 0B4B     		ldr	r3, .L11+4
 224 0006 0360     		str	r3, [r0]
 171:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 225              		.loc 1 171 3 is_stmt 1 view .LVU55
 171:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 226              		.loc 1 171 24 is_stmt 0 view .LVU56
 227 0008 4FF4E133 		mov	r3, #115200
 228 000c 4360     		str	r3, [r0, #4]
 172:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 229              		.loc 1 172 3 is_stmt 1 view .LVU57
 172:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 230              		.loc 1 172 26 is_stmt 0 view .LVU58
 231 000e 0023     		movs	r3, #0
 232 0010 8360     		str	r3, [r0, #8]
 173:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 233              		.loc 1 173 3 is_stmt 1 view .LVU59
ARM GAS  C:\Users\harne\AppData\Local\Temp\cc68RxnR.s 			page 13


 173:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 234              		.loc 1 173 24 is_stmt 0 view .LVU60
 235 0012 C360     		str	r3, [r0, #12]
 174:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 236              		.loc 1 174 3 is_stmt 1 view .LVU61
 174:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 237              		.loc 1 174 22 is_stmt 0 view .LVU62
 238 0014 0361     		str	r3, [r0, #16]
 175:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 239              		.loc 1 175 3 is_stmt 1 view .LVU63
 175:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 240              		.loc 1 175 20 is_stmt 0 view .LVU64
 241 0016 0C22     		movs	r2, #12
 242 0018 4261     		str	r2, [r0, #20]
 176:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 243              		.loc 1 176 3 is_stmt 1 view .LVU65
 176:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 244              		.loc 1 176 25 is_stmt 0 view .LVU66
 245 001a 8361     		str	r3, [r0, #24]
 177:Core/Src/main.c ****   huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 246              		.loc 1 177 3 is_stmt 1 view .LVU67
 177:Core/Src/main.c ****   huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 247              		.loc 1 177 28 is_stmt 0 view .LVU68
 248 001c C361     		str	r3, [r0, #28]
 178:Core/Src/main.c ****   huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 249              		.loc 1 178 3 is_stmt 1 view .LVU69
 178:Core/Src/main.c ****   huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 250              		.loc 1 178 30 is_stmt 0 view .LVU70
 251 001e 0362     		str	r3, [r0, #32]
 179:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 252              		.loc 1 179 3 is_stmt 1 view .LVU71
 179:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 253              		.loc 1 179 38 is_stmt 0 view .LVU72
 254 0020 4362     		str	r3, [r0, #36]
 180:Core/Src/main.c ****   {
 255              		.loc 1 180 3 is_stmt 1 view .LVU73
 180:Core/Src/main.c ****   {
 256              		.loc 1 180 7 is_stmt 0 view .LVU74
 257 0022 FFF7FEFF 		bl	HAL_UART_Init
 258              	.LVL3:
 180:Core/Src/main.c ****   {
 259              		.loc 1 180 6 view .LVU75
 260 0026 00B9     		cbnz	r0, .L10
 188:Core/Src/main.c **** 
 261              		.loc 1 188 1 view .LVU76
 262 0028 08BD     		pop	{r3, pc}
 263              	.L10:
 182:Core/Src/main.c ****   }
 264              		.loc 1 182 5 is_stmt 1 view .LVU77
 265 002a FFF7FEFF 		bl	Error_Handler
 266              	.LVL4:
 267              	.L12:
 268 002e 00BF     		.align	2
 269              	.L11:
 270 0030 00000000 		.word	.LANCHOR0
 271 0034 00440040 		.word	1073759232
 272              		.cfi_endproc
ARM GAS  C:\Users\harne\AppData\Local\Temp\cc68RxnR.s 			page 14


 273              	.LFE134:
 275              		.section	.text.SystemClock_Config,"ax",%progbits
 276              		.align	1
 277              		.global	SystemClock_Config
 278              		.syntax unified
 279              		.thumb
 280              		.thumb_func
 282              	SystemClock_Config:
 283              	.LFB133:
 113:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 284              		.loc 1 113 1 view -0
 285              		.cfi_startproc
 286              		@ args = 0, pretend = 0, frame = 88
 287              		@ frame_needed = 0, uses_anonymous_args = 0
 288 0000 00B5     		push	{lr}
 289              	.LCFI4:
 290              		.cfi_def_cfa_offset 4
 291              		.cfi_offset 14, -4
 292 0002 97B0     		sub	sp, sp, #92
 293              	.LCFI5:
 294              		.cfi_def_cfa_offset 96
 114:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 295              		.loc 1 114 3 view .LVU79
 114:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 296              		.loc 1 114 22 is_stmt 0 view .LVU80
 297 0004 4422     		movs	r2, #68
 298 0006 0021     		movs	r1, #0
 299 0008 05A8     		add	r0, sp, #20
 300 000a FFF7FEFF 		bl	memset
 301              	.LVL5:
 115:Core/Src/main.c **** 
 302              		.loc 1 115 3 is_stmt 1 view .LVU81
 115:Core/Src/main.c **** 
 303              		.loc 1 115 22 is_stmt 0 view .LVU82
 304 000e 0023     		movs	r3, #0
 305 0010 0093     		str	r3, [sp]
 306 0012 0193     		str	r3, [sp, #4]
 307 0014 0293     		str	r3, [sp, #8]
 308 0016 0393     		str	r3, [sp, #12]
 309 0018 0493     		str	r3, [sp, #16]
 119:Core/Src/main.c ****   {
 310              		.loc 1 119 3 is_stmt 1 view .LVU83
 119:Core/Src/main.c ****   {
 311              		.loc 1 119 7 is_stmt 0 view .LVU84
 312 001a 4FF40070 		mov	r0, #512
 313 001e FFF7FEFF 		bl	HAL_PWREx_ControlVoltageScaling
 314              	.LVL6:
 119:Core/Src/main.c ****   {
 315              		.loc 1 119 6 view .LVU85
 316 0022 20BB     		cbnz	r0, .L18
 126:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 317              		.loc 1 126 3 is_stmt 1 view .LVU86
 126:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 318              		.loc 1 126 36 is_stmt 0 view .LVU87
 319 0024 0223     		movs	r3, #2
 320 0026 0593     		str	r3, [sp, #20]
 127:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
ARM GAS  C:\Users\harne\AppData\Local\Temp\cc68RxnR.s 			page 15


 321              		.loc 1 127 3 is_stmt 1 view .LVU88
 127:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 322              		.loc 1 127 30 is_stmt 0 view .LVU89
 323 0028 4FF48072 		mov	r2, #256
 324 002c 0892     		str	r2, [sp, #32]
 128:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 325              		.loc 1 128 3 is_stmt 1 view .LVU90
 128:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 326              		.loc 1 128 41 is_stmt 0 view .LVU91
 327 002e 1022     		movs	r2, #16
 328 0030 0992     		str	r2, [sp, #36]
 129:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 329              		.loc 1 129 3 is_stmt 1 view .LVU92
 129:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 330              		.loc 1 129 34 is_stmt 0 view .LVU93
 331 0032 0F93     		str	r3, [sp, #60]
 130:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
 332              		.loc 1 130 3 is_stmt 1 view .LVU94
 130:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
 333              		.loc 1 130 35 is_stmt 0 view .LVU95
 334 0034 1093     		str	r3, [sp, #64]
 131:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 10;
 335              		.loc 1 131 3 is_stmt 1 view .LVU96
 131:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 10;
 336              		.loc 1 131 30 is_stmt 0 view .LVU97
 337 0036 0122     		movs	r2, #1
 338 0038 1192     		str	r2, [sp, #68]
 132:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 339              		.loc 1 132 3 is_stmt 1 view .LVU98
 132:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 340              		.loc 1 132 30 is_stmt 0 view .LVU99
 341 003a 0A22     		movs	r2, #10
 342 003c 1292     		str	r2, [sp, #72]
 133:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 343              		.loc 1 133 3 is_stmt 1 view .LVU100
 133:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 344              		.loc 1 133 30 is_stmt 0 view .LVU101
 345 003e 0722     		movs	r2, #7
 346 0040 1392     		str	r2, [sp, #76]
 134:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 347              		.loc 1 134 3 is_stmt 1 view .LVU102
 134:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 348              		.loc 1 134 30 is_stmt 0 view .LVU103
 349 0042 1493     		str	r3, [sp, #80]
 135:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 350              		.loc 1 135 3 is_stmt 1 view .LVU104
 135:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 351              		.loc 1 135 30 is_stmt 0 view .LVU105
 352 0044 1593     		str	r3, [sp, #84]
 136:Core/Src/main.c ****   {
 353              		.loc 1 136 3 is_stmt 1 view .LVU106
 136:Core/Src/main.c ****   {
 354              		.loc 1 136 7 is_stmt 0 view .LVU107
 355 0046 05A8     		add	r0, sp, #20
 356 0048 FFF7FEFF 		bl	HAL_RCC_OscConfig
 357              	.LVL7:
 136:Core/Src/main.c ****   {
ARM GAS  C:\Users\harne\AppData\Local\Temp\cc68RxnR.s 			page 16


 358              		.loc 1 136 6 view .LVU108
 359 004c 88B9     		cbnz	r0, .L19
 142:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 360              		.loc 1 142 3 is_stmt 1 view .LVU109
 142:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 361              		.loc 1 142 31 is_stmt 0 view .LVU110
 362 004e 0F23     		movs	r3, #15
 363 0050 0093     		str	r3, [sp]
 144:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 364              		.loc 1 144 3 is_stmt 1 view .LVU111
 144:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 365              		.loc 1 144 34 is_stmt 0 view .LVU112
 366 0052 0323     		movs	r3, #3
 367 0054 0193     		str	r3, [sp, #4]
 145:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 368              		.loc 1 145 3 is_stmt 1 view .LVU113
 145:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 369              		.loc 1 145 35 is_stmt 0 view .LVU114
 370 0056 0023     		movs	r3, #0
 371 0058 0293     		str	r3, [sp, #8]
 146:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 372              		.loc 1 146 3 is_stmt 1 view .LVU115
 146:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 373              		.loc 1 146 36 is_stmt 0 view .LVU116
 374 005a 0393     		str	r3, [sp, #12]
 147:Core/Src/main.c **** 
 375              		.loc 1 147 3 is_stmt 1 view .LVU117
 147:Core/Src/main.c **** 
 376              		.loc 1 147 36 is_stmt 0 view .LVU118
 377 005c 0493     		str	r3, [sp, #16]
 149:Core/Src/main.c ****   {
 378              		.loc 1 149 3 is_stmt 1 view .LVU119
 149:Core/Src/main.c ****   {
 379              		.loc 1 149 7 is_stmt 0 view .LVU120
 380 005e 0421     		movs	r1, #4
 381 0060 6846     		mov	r0, sp
 382 0062 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 383              	.LVL8:
 149:Core/Src/main.c ****   {
 384              		.loc 1 149 6 view .LVU121
 385 0066 30B9     		cbnz	r0, .L20
 153:Core/Src/main.c **** 
 386              		.loc 1 153 1 view .LVU122
 387 0068 17B0     		add	sp, sp, #92
 388              	.LCFI6:
 389              		.cfi_remember_state
 390              		.cfi_def_cfa_offset 4
 391              		@ sp needed
 392 006a 5DF804FB 		ldr	pc, [sp], #4
 393              	.L18:
 394              	.LCFI7:
 395              		.cfi_restore_state
 121:Core/Src/main.c ****   }
 396              		.loc 1 121 5 is_stmt 1 view .LVU123
 397 006e FFF7FEFF 		bl	Error_Handler
 398              	.LVL9:
 399              	.L19:
ARM GAS  C:\Users\harne\AppData\Local\Temp\cc68RxnR.s 			page 17


 138:Core/Src/main.c ****   }
 400              		.loc 1 138 5 view .LVU124
 401 0072 FFF7FEFF 		bl	Error_Handler
 402              	.LVL10:
 403              	.L20:
 151:Core/Src/main.c ****   }
 404              		.loc 1 151 5 view .LVU125
 405 0076 FFF7FEFF 		bl	Error_Handler
 406              	.LVL11:
 407              		.cfi_endproc
 408              	.LFE133:
 410              		.section	.text.main,"ax",%progbits
 411              		.align	1
 412              		.global	main
 413              		.syntax unified
 414              		.thumb
 415              		.thumb_func
 417              	main:
 418              	.LFB132:
  67:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 419              		.loc 1 67 1 view -0
 420              		.cfi_startproc
 421              		@ Volatile: function does not return.
 422              		@ args = 0, pretend = 0, frame = 0
 423              		@ frame_needed = 0, uses_anonymous_args = 0
 424 0000 08B5     		push	{r3, lr}
 425              	.LCFI8:
 426              		.cfi_def_cfa_offset 8
 427              		.cfi_offset 3, -8
 428              		.cfi_offset 14, -4
  75:Core/Src/main.c **** 
 429              		.loc 1 75 3 view .LVU127
 430 0002 FFF7FEFF 		bl	HAL_Init
 431              	.LVL12:
  82:Core/Src/main.c **** 
 432              		.loc 1 82 3 view .LVU128
 433 0006 FFF7FEFF 		bl	SystemClock_Config
 434              	.LVL13:
  89:Core/Src/main.c ****   MX_USART2_UART_Init();
 435              		.loc 1 89 3 view .LVU129
 436 000a FFF7FEFF 		bl	MX_GPIO_Init
 437              	.LVL14:
  90:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 438              		.loc 1 90 3 view .LVU130
 439 000e FFF7FEFF 		bl	MX_USART2_UART_Init
 440              	.LVL15:
 441              	.L22:
  97:Core/Src/main.c ****   {
 442              		.loc 1 97 3 discriminator 1 view .LVU131
  99:Core/Src/main.c ****     HAL_Delay(500);
 443              		.loc 1 99 5 discriminator 1 view .LVU132
 444 0012 2021     		movs	r1, #32
 445 0014 4FF09040 		mov	r0, #1207959552
 446 0018 FFF7FEFF 		bl	HAL_GPIO_TogglePin
 447              	.LVL16:
 100:Core/Src/main.c ****     /* USER CODE END WHILE */
 448              		.loc 1 100 5 discriminator 1 view .LVU133
ARM GAS  C:\Users\harne\AppData\Local\Temp\cc68RxnR.s 			page 18


 449 001c 4FF4FA70 		mov	r0, #500
 450 0020 FFF7FEFF 		bl	HAL_Delay
 451              	.LVL17:
  97:Core/Src/main.c ****   {
 452              		.loc 1 97 9 discriminator 1 view .LVU134
 453 0024 F5E7     		b	.L22
 454              		.cfi_endproc
 455              	.LFE132:
 457              		.global	huart2
 458              		.section	.bss.huart2,"aw",%nobits
 459              		.align	2
 460              		.set	.LANCHOR0,. + 0
 463              	huart2:
 464 0000 00000000 		.space	132
 464      00000000 
 464      00000000 
 464      00000000 
 464      00000000 
 465              		.text
 466              	.Letext0:
 467              		.file 3 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\
 468              		.file 4 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\
 469              		.file 5 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l476xx.h"
 470              		.file 6 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 471              		.file 7 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc.h"
 472              		.file 8 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h"
 473              		.file 9 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma.h"
 474              		.file 10 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_uart.h"
 475              		.file 11 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr_ex.h"
 476              		.file 12 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal.h"
 477              		.file 13 "<built-in>"
ARM GAS  C:\Users\harne\AppData\Local\Temp\cc68RxnR.s 			page 19


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\harne\AppData\Local\Temp\cc68RxnR.s:20     .text.MX_GPIO_Init:00000000 $t
C:\Users\harne\AppData\Local\Temp\cc68RxnR.s:25     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
C:\Users\harne\AppData\Local\Temp\cc68RxnR.s:159    .text.MX_GPIO_Init:00000094 $d
C:\Users\harne\AppData\Local\Temp\cc68RxnR.s:166    .text.Error_Handler:00000000 $t
C:\Users\harne\AppData\Local\Temp\cc68RxnR.s:172    .text.Error_Handler:00000000 Error_Handler
C:\Users\harne\AppData\Local\Temp\cc68RxnR.s:204    .text.MX_USART2_UART_Init:00000000 $t
C:\Users\harne\AppData\Local\Temp\cc68RxnR.s:209    .text.MX_USART2_UART_Init:00000000 MX_USART2_UART_Init
C:\Users\harne\AppData\Local\Temp\cc68RxnR.s:270    .text.MX_USART2_UART_Init:00000030 $d
C:\Users\harne\AppData\Local\Temp\cc68RxnR.s:276    .text.SystemClock_Config:00000000 $t
C:\Users\harne\AppData\Local\Temp\cc68RxnR.s:282    .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\harne\AppData\Local\Temp\cc68RxnR.s:411    .text.main:00000000 $t
C:\Users\harne\AppData\Local\Temp\cc68RxnR.s:417    .text.main:00000000 main
C:\Users\harne\AppData\Local\Temp\cc68RxnR.s:463    .bss.huart2:00000000 huart2
C:\Users\harne\AppData\Local\Temp\cc68RxnR.s:459    .bss.huart2:00000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_UART_Init
memset
HAL_PWREx_ControlVoltageScaling
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
HAL_GPIO_TogglePin
HAL_Delay
