<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>CSL_TAC_BEII_interruptStatus Struct Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table width=100%>
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border=0 src="../../tilogo.gif"></a></td>
  <td bgcolor="red"><img src="../../titagline.gif"></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.9.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">CSL_TAC_BEII_interruptStatus Struct Reference<div class="ingroups"><a class="el" href="group___c_s_l___t_a_c___b_e___a_p_i.html">TAC2 Back-End</a> &raquo; <a class="el" href="group___c_s_l___t_a_c___b_e___d_a_t_a_s_t_r_u_c_t.html">TAC2 Back-End Data Structures</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>This descriptor specifies the parameters obtained from the interrupt status register.  
 <a href="struct_c_s_l___t_a_c___b_e_i_i__interrupt_status.html#details">More...</a></p>

<p><code>#include &lt;csl_tac2_regsBEAux.h&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a163c816a197eb7b8e06b081010b75249"><td class="memItemLeft" align="right" valign="top">Uint8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l___t_a_c___b_e_i_i__interrupt_status.html#a163c816a197eb7b8e06b081010b75249">sgcp0CycOverStat</a></td></tr>
<tr class="separator:a163c816a197eb7b8e06b081010b75249"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c467bfca8686065eb4b28339f97d47d"><td class="memItemLeft" align="right" valign="top">Uint8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l___t_a_c___b_e_i_i__interrupt_status.html#a5c467bfca8686065eb4b28339f97d47d">sgcp0FifoOverStat</a></td></tr>
<tr class="separator:a5c467bfca8686065eb4b28339f97d47d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af542aeab13860912916555472bc0c007"><td class="memItemLeft" align="right" valign="top">Uint8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l___t_a_c___b_e_i_i__interrupt_status.html#af542aeab13860912916555472bc0c007">sgcp0SeqStat</a></td></tr>
<tr class="separator:af542aeab13860912916555472bc0c007"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98690d592a5634200c4c6d9adc355e48"><td class="memItemLeft" align="right" valign="top">Uint8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l___t_a_c___b_e_i_i__interrupt_status.html#a98690d592a5634200c4c6d9adc355e48">sgcp0BuffMissStat</a></td></tr>
<tr class="separator:a98690d592a5634200c4c6d9adc355e48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3269e372a223766a7d4d82df66d99343"><td class="memItemLeft" align="right" valign="top">Uint8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l___t_a_c___b_e_i_i__interrupt_status.html#a3269e372a223766a7d4d82df66d99343">sgcp1CycOverStat</a></td></tr>
<tr class="separator:a3269e372a223766a7d4d82df66d99343"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c1bffc77ebd09b401c6d654c3aeeb3e"><td class="memItemLeft" align="right" valign="top">Uint8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l___t_a_c___b_e_i_i__interrupt_status.html#a8c1bffc77ebd09b401c6d654c3aeeb3e">sgcp1FifoOverStat</a></td></tr>
<tr class="separator:a8c1bffc77ebd09b401c6d654c3aeeb3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc0ef09b683de4c25752fdf482d1bbc0"><td class="memItemLeft" align="right" valign="top">Uint8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l___t_a_c___b_e_i_i__interrupt_status.html#acc0ef09b683de4c25752fdf482d1bbc0">sgcp1SeqStat</a></td></tr>
<tr class="separator:acc0ef09b683de4c25752fdf482d1bbc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9867af8472de4a16a78a64e21b43b88"><td class="memItemLeft" align="right" valign="top">Uint8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l___t_a_c___b_e_i_i__interrupt_status.html#ab9867af8472de4a16a78a64e21b43b88">sgcp1BuffMissStat</a></td></tr>
<tr class="separator:ab9867af8472de4a16a78a64e21b43b88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d94bf6ab37c4692b36adc1f4f64ec5b"><td class="memItemLeft" align="right" valign="top">Uint8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l___t_a_c___b_e_i_i__interrupt_status.html#a3d94bf6ab37c4692b36adc1f4f64ec5b">sgcp2CycOverStat</a></td></tr>
<tr class="separator:a3d94bf6ab37c4692b36adc1f4f64ec5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a837aaa17b793f8e96084a10aebc2db91"><td class="memItemLeft" align="right" valign="top">Uint8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l___t_a_c___b_e_i_i__interrupt_status.html#a837aaa17b793f8e96084a10aebc2db91">sgcp2FifoOverStat</a></td></tr>
<tr class="separator:a837aaa17b793f8e96084a10aebc2db91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec67162b1a06d7ce9b18143299ce819f"><td class="memItemLeft" align="right" valign="top">Uint8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l___t_a_c___b_e_i_i__interrupt_status.html#aec67162b1a06d7ce9b18143299ce819f">sgcp2SeqStat</a></td></tr>
<tr class="separator:aec67162b1a06d7ce9b18143299ce819f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a161e4a4d1000c30827c175c17a63cf93"><td class="memItemLeft" align="right" valign="top">Uint8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l___t_a_c___b_e_i_i__interrupt_status.html#a161e4a4d1000c30827c175c17a63cf93">sgcp2BuffMissStat</a></td></tr>
<tr class="separator:a161e4a4d1000c30827c175c17a63cf93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace706612f0248faf85c05785618c8156"><td class="memItemLeft" align="right" valign="top">Uint8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l___t_a_c___b_e_i_i__interrupt_status.html#ace706612f0248faf85c05785618c8156">sgcp3CycOverStat</a></td></tr>
<tr class="separator:ace706612f0248faf85c05785618c8156"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb093133e03c2e4450ab5a6eb4288bcd"><td class="memItemLeft" align="right" valign="top">Uint8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l___t_a_c___b_e_i_i__interrupt_status.html#acb093133e03c2e4450ab5a6eb4288bcd">sgcp3FifoOverStat</a></td></tr>
<tr class="separator:acb093133e03c2e4450ab5a6eb4288bcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23e4c9fe21c5a34ebb049bf36f48e1a1"><td class="memItemLeft" align="right" valign="top">Uint8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l___t_a_c___b_e_i_i__interrupt_status.html#a23e4c9fe21c5a34ebb049bf36f48e1a1">sgcp3SeqStat</a></td></tr>
<tr class="separator:a23e4c9fe21c5a34ebb049bf36f48e1a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0063bda213ba035ac4c6a1fb67fb6af"><td class="memItemLeft" align="right" valign="top">Uint8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l___t_a_c___b_e_i_i__interrupt_status.html#aa0063bda213ba035ac4c6a1fb67fb6af">sgcp3BuffMissStat</a></td></tr>
<tr class="separator:aa0063bda213ba035ac4c6a1fb67fb6af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4351f55e107ec7cb2e233c46200b773d"><td class="memItemLeft" align="right" valign="top">Uint8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l___t_a_c___b_e_i_i__interrupt_status.html#a4351f55e107ec7cb2e233c46200b773d">sgcp4CycOverStat</a></td></tr>
<tr class="separator:a4351f55e107ec7cb2e233c46200b773d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbef4f6c9c2eef6e88f526621bdc41ee"><td class="memItemLeft" align="right" valign="top">Uint8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l___t_a_c___b_e_i_i__interrupt_status.html#acbef4f6c9c2eef6e88f526621bdc41ee">sgcp4FifoOverStat</a></td></tr>
<tr class="separator:acbef4f6c9c2eef6e88f526621bdc41ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b595087bfbf83ae90c12f4841c91bf2"><td class="memItemLeft" align="right" valign="top">Uint8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l___t_a_c___b_e_i_i__interrupt_status.html#a1b595087bfbf83ae90c12f4841c91bf2">sgcp4SeqStat</a></td></tr>
<tr class="separator:a1b595087bfbf83ae90c12f4841c91bf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62d6197307d42e9b6637aed48e0c850a"><td class="memItemLeft" align="right" valign="top">Uint8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l___t_a_c___b_e_i_i__interrupt_status.html#a62d6197307d42e9b6637aed48e0c850a">sgcp4BuffMissStat</a></td></tr>
<tr class="separator:a62d6197307d42e9b6637aed48e0c850a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c37c12e46ac8ea5d1d5196f68ce7236"><td class="memItemLeft" align="right" valign="top">Uint8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l___t_a_c___b_e_i_i__interrupt_status.html#a4c37c12e46ac8ea5d1d5196f68ce7236">sgcp5CycOverStat</a></td></tr>
<tr class="separator:a4c37c12e46ac8ea5d1d5196f68ce7236"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ab323032b1c0ab62491e5c8889d9708"><td class="memItemLeft" align="right" valign="top">Uint8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l___t_a_c___b_e_i_i__interrupt_status.html#a9ab323032b1c0ab62491e5c8889d9708">sgcp5FifoOverStat</a></td></tr>
<tr class="separator:a9ab323032b1c0ab62491e5c8889d9708"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3c9fe179938d08169d9ccef6f50921c"><td class="memItemLeft" align="right" valign="top">Uint8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l___t_a_c___b_e_i_i__interrupt_status.html#ad3c9fe179938d08169d9ccef6f50921c">sgcp5SeqStat</a></td></tr>
<tr class="separator:ad3c9fe179938d08169d9ccef6f50921c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b0b3c3aea87200a811fc962db4a8280"><td class="memItemLeft" align="right" valign="top">Uint8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l___t_a_c___b_e_i_i__interrupt_status.html#a8b0b3c3aea87200a811fc962db4a8280">sgcp5BuffMissStat</a></td></tr>
<tr class="separator:a8b0b3c3aea87200a811fc962db4a8280"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a649227fec6fe4c19ed6e0545d9694a87"><td class="memItemLeft" align="right" valign="top">Uint8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l___t_a_c___b_e_i_i__interrupt_status.html#a649227fec6fe4c19ed6e0545d9694a87">fe0TransErrStat</a></td></tr>
<tr class="separator:a649227fec6fe4c19ed6e0545d9694a87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b5f57027d2baeff4db6a65dbc35d45f"><td class="memItemLeft" align="right" valign="top">Uint8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l___t_a_c___b_e_i_i__interrupt_status.html#a0b5f57027d2baeff4db6a65dbc35d45f">fe1TransErrStat</a></td></tr>
<tr class="separator:a0b5f57027d2baeff4db6a65dbc35d45f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ab7a593bf41b1913eba5c6d954cdb99"><td class="memItemLeft" align="right" valign="top">Uint8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l___t_a_c___b_e_i_i__interrupt_status.html#a3ab7a593bf41b1913eba5c6d954cdb99">fe2TransErrStat</a></td></tr>
<tr class="separator:a3ab7a593bf41b1913eba5c6d954cdb99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b67ebf21a213280dec5687cea10af28"><td class="memItemLeft" align="right" valign="top">Uint8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l___t_a_c___b_e_i_i__interrupt_status.html#a8b67ebf21a213280dec5687cea10af28">betiWdStat</a></td></tr>
<tr class="separator:a8b67ebf21a213280dec5687cea10af28"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>This descriptor specifies the parameters obtained from the interrupt status register. </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="a8b67ebf21a213280dec5687cea10af28"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Uint8 CSL_TAC_BEII_interruptStatus::betiWdStat</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Denotes the BETI Watchdog status. </p>

</div>
</div>
<a class="anchor" id="a649227fec6fe4c19ed6e0545d9694a87"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Uint8 CSL_TAC_BEII_interruptStatus::fe0TransErrStat</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FE0 transaction error status </p>

</div>
</div>
<a class="anchor" id="a0b5f57027d2baeff4db6a65dbc35d45f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Uint8 CSL_TAC_BEII_interruptStatus::fe1TransErrStat</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FE1 transaction error status </p>

</div>
</div>
<a class="anchor" id="a3ab7a593bf41b1913eba5c6d954cdb99"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Uint8 CSL_TAC_BEII_interruptStatus::fe2TransErrStat</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FE2 transaction error status </p>

</div>
</div>
<a class="anchor" id="a98690d592a5634200c4c6d9adc355e48"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Uint8 CSL_TAC_BEII_interruptStatus::sgcp0BuffMissStat</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Denotes the SGCP0 Input Buffer Miss status. </p>

</div>
</div>
<a class="anchor" id="a163c816a197eb7b8e06b081010b75249"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Uint8 CSL_TAC_BEII_interruptStatus::sgcp0CycOverStat</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Denotes the SGCP0 Cycle Overflow status. </p>

</div>
</div>
<a class="anchor" id="a5c467bfca8686065eb4b28339f97d47d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Uint8 CSL_TAC_BEII_interruptStatus::sgcp0FifoOverStat</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Denotes the SGCP0 FIFO Overflow status. </p>

</div>
</div>
<a class="anchor" id="af542aeab13860912916555472bc0c007"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Uint8 CSL_TAC_BEII_interruptStatus::sgcp0SeqStat</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Denotes the SGCP0 Sequencer Idle status. </p>

</div>
</div>
<a class="anchor" id="ab9867af8472de4a16a78a64e21b43b88"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Uint8 CSL_TAC_BEII_interruptStatus::sgcp1BuffMissStat</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Denotes the SGCP1 Input Buffer Miss status. </p>

</div>
</div>
<a class="anchor" id="a3269e372a223766a7d4d82df66d99343"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Uint8 CSL_TAC_BEII_interruptStatus::sgcp1CycOverStat</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Denotes the SGCP1 Cycle Overflow status. </p>

</div>
</div>
<a class="anchor" id="a8c1bffc77ebd09b401c6d654c3aeeb3e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Uint8 CSL_TAC_BEII_interruptStatus::sgcp1FifoOverStat</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Denotes the SGCP1 FIFO Overflow status. </p>

</div>
</div>
<a class="anchor" id="acc0ef09b683de4c25752fdf482d1bbc0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Uint8 CSL_TAC_BEII_interruptStatus::sgcp1SeqStat</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Denotes the SGCP1 Sequencer Idle status. </p>

</div>
</div>
<a class="anchor" id="a161e4a4d1000c30827c175c17a63cf93"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Uint8 CSL_TAC_BEII_interruptStatus::sgcp2BuffMissStat</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Denotes the SGCP2 Input Buffer Miss status. </p>

</div>
</div>
<a class="anchor" id="a3d94bf6ab37c4692b36adc1f4f64ec5b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Uint8 CSL_TAC_BEII_interruptStatus::sgcp2CycOverStat</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Denotes the SGCP2 Cycle Overflow status. </p>

</div>
</div>
<a class="anchor" id="a837aaa17b793f8e96084a10aebc2db91"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Uint8 CSL_TAC_BEII_interruptStatus::sgcp2FifoOverStat</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Denotes the SGCP2 FIFO Overflow status. </p>

</div>
</div>
<a class="anchor" id="aec67162b1a06d7ce9b18143299ce819f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Uint8 CSL_TAC_BEII_interruptStatus::sgcp2SeqStat</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Denotes the SGCP2 Sequencer Idle status. </p>

</div>
</div>
<a class="anchor" id="aa0063bda213ba035ac4c6a1fb67fb6af"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Uint8 CSL_TAC_BEII_interruptStatus::sgcp3BuffMissStat</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Denotes the SGCP3 Input Buffer Miss status. </p>

</div>
</div>
<a class="anchor" id="ace706612f0248faf85c05785618c8156"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Uint8 CSL_TAC_BEII_interruptStatus::sgcp3CycOverStat</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Denotes the SGCP3 Cycle Overflow status. </p>

</div>
</div>
<a class="anchor" id="acb093133e03c2e4450ab5a6eb4288bcd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Uint8 CSL_TAC_BEII_interruptStatus::sgcp3FifoOverStat</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Denotes the SGCP3 FIFO Overflow status. </p>

</div>
</div>
<a class="anchor" id="a23e4c9fe21c5a34ebb049bf36f48e1a1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Uint8 CSL_TAC_BEII_interruptStatus::sgcp3SeqStat</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Denotes the SGCP3 Sequencer Idle status. </p>

</div>
</div>
<a class="anchor" id="a62d6197307d42e9b6637aed48e0c850a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Uint8 CSL_TAC_BEII_interruptStatus::sgcp4BuffMissStat</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Denotes the SGCP4 Input Buffer Miss status. </p>

</div>
</div>
<a class="anchor" id="a4351f55e107ec7cb2e233c46200b773d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Uint8 CSL_TAC_BEII_interruptStatus::sgcp4CycOverStat</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Denotes the SGCP4 Cycle Overflow status. </p>

</div>
</div>
<a class="anchor" id="acbef4f6c9c2eef6e88f526621bdc41ee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Uint8 CSL_TAC_BEII_interruptStatus::sgcp4FifoOverStat</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Denotes the SGCP4 FIFO Overflow status. </p>

</div>
</div>
<a class="anchor" id="a1b595087bfbf83ae90c12f4841c91bf2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Uint8 CSL_TAC_BEII_interruptStatus::sgcp4SeqStat</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Denotes the SGCP4 Sequencer Idle status. </p>

</div>
</div>
<a class="anchor" id="a8b0b3c3aea87200a811fc962db4a8280"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Uint8 CSL_TAC_BEII_interruptStatus::sgcp5BuffMissStat</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Denotes the SGCP5 Input Buffer Miss status. </p>

</div>
</div>
<a class="anchor" id="a4c37c12e46ac8ea5d1d5196f68ce7236"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Uint8 CSL_TAC_BEII_interruptStatus::sgcp5CycOverStat</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Denotes the SGCP5 Cycle Overflow status. </p>

</div>
</div>
<a class="anchor" id="a9ab323032b1c0ab62491e5c8889d9708"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Uint8 CSL_TAC_BEII_interruptStatus::sgcp5FifoOverStat</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Denotes the SGCP5 FIFO Overflow status. </p>

</div>
</div>
<a class="anchor" id="ad3c9fe179938d08169d9ccef6f50921c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Uint8 CSL_TAC_BEII_interruptStatus::sgcp5SeqStat</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Denotes the SGCP5 Sequencer Idle status. </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="csl__tac2__regs_b_e_aux_8h.html">csl_tac2_regsBEAux.h</a></li>
</ul>
</div><!-- contents -->
<hr size="1"><small>
Copyright  2020, Texas Instruments Incorporated</small>
</body>
</html>
