<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html
  PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">
<head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />

<meta name="copyright" content="(C) Copyright 2021" />
<meta name="DC.rights.owner" content="(C) Copyright 2021" />
<meta name="DC.Type" content="ConceptTopic" />
<meta name="DC.Title" content="Time-it Application Overview" />
<meta name="abstract" content="The Time-it tool is a high-capacity, path-trace delay calculator for deep submicron process cell-based designs." />
<meta name="description" content="The Time-it tool is a high-capacity, path-trace delay calculator for deep submicron process cell-based designs." />
<meta name="prodname" content="Calibre xRC User's Manual" />
<meta name="version" content="2014.06" />
<meta name="release" content="v2014.06" />
<meta name="series" content="mgc_ih" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Publisher" content="Siemens Industry Software 10 24 2014 10 24 2014 Fresh off the boat." />
<meta name="DC.Date.Created" content="0000-00-00" />
<meta name="DC.Date.Modified" content="2021-03-23" />
<meta name="Topline" content="Siemens EDA" />
<meta name="VariantPrefix" content="none" />
<meta name="Tier" content="1" />
<meta name="SubTitle" content="none" />
<meta name="SourceHandle" content="xrc_user" />
<meta name="SoftwareVersionNum" content="2021.2" />
<meta name="SoftwareRelease" content="None" />
<meta name="RevHist" content="14" />
<meta name="PublicationDate" content="none" />
<meta name="Platform" content="none" />
<meta name="PartNumber" content="none" />
<meta name="LicenseType" content="EULA" />
<meta name="InfoHubHandle" content="calbr_ih" />
<meta name="EclipsePluginName" content="none" />
<meta name="DraftDate" content="March 2021" />
<meta name="Draft" content="none" />
<meta name="DocumentTitle" content="Calibre® xRC™ User’s Manual" />
<meta name="CSHelp" content="no" />
<meta name="CSDSearchKeywords" content="doc.type.documentation.user,product.version.v2021.2,product.id.P11427,product.id.P10122" />
<meta name="Copyright" content="READONLY - Use: copyrfirst and copyrlast" />
<meta name="ConditionFiltering" content="XML" />
<meta name="ChecklinksRelease" content="calibre" />
<meta name="BookcaseHandle" content="NONE" />
<meta name="Beta" content="none" />
<meta name="Alpha" content="none" />
<meta name="ActiveStatus" content="Active" />
<meta name="GenerateOnlyChangedTopics" content="none" />
<meta name="HighlightChanges" content="NO" />
<meta name="HighlightColor" content="mgc_wheat" />
<meta name="IncludeInInventory" content="yes" />
<meta name="SourceEDDVersion" content="12.2.10" />
<meta name="DC.Format" content="XHTML" />
<meta name="DC.Identifier" content="id86e0f873-8942-4ff5-8c56-410ac50ddc5d" />
<link rel="stylesheet" type="text/css" href="../commonltr.css" />
<title>Time-it Application Overview</title>
<link rel="stylesheet" href="../../MGC/styles-disw/mgcdita-lang.css" type="text/css" /><noscript><link rel="StyleSheet" href="../../MGC/styles-disw/body.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles-disw/catalog.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles-disw/document.css" type="text/css" /><link rel="stylesheet" href="../../MGC/styles-disw/mgcdita-lang.css" type="text/css" /></noscript><meta name="mgc_html_doctitle" content="Time-it Application Overview" />
<meta name="attributes" content="doc.type.documentation.user,product.version.v2021.2,product.id.P11427,product.id.P10122" />
<meta name="TEMPLATEBASE" content="mgc_mgchelp_v4.3.000" />
<script type="text/javascript" language="JavaScript1.2" src="../../MGC/js/page.js"></script><script type="text/javascript" language="JavaScript1.2">
            if(DetectChromeForBasic()){
            writeNoScriptStyles();
            }

        </script><script type="text/javascript" language="JavaScript1.2">
            // Set reference to top level help frame
            //
            if(!DetectChromeForBasic()){
            javascriptTopicRedirect();
            }
        </script></head>
<body id="id86e0f873-8942-4ff5-8c56-410ac50ddc5d">
<div id="bodycontent" class="BodyContent">
<script type="text/javascript" language="JavaScript1.2">
              var BC = new Array("TODO: Breadcrumb Title","title1","naV","naV","naV","naV","2");
          </script>
<noscript><iframe framespacing="0" marginheight="2px" frameborder="no" scrolling="no" src="../../MGC/html/noscript_header.htm" width="100%" height="100px;">xxx</iframe></noscript>
<script type="text/javascript" language="JavaScript1.2">
              if(DetectChromeForBasic()){
              if(!(top.inEclipse)){
              writeBasicHeader();
              }
              }
          </script>
<div id="BodyContent"><h1 class="title topictitle1">Time-it Application Overview</h1>
<div class="body conbody ConceptBody"><div class="abstract ConceptAbstract"><span class="shortdesc">The Time-it
tool is a high-capacity, path-trace delay calculator for deep submicron
process cell-based designs. </span>
</div>
<p class="p">Using the Time-it tool, you can
perform accurate signal delay calculations using both cell and interconnect
delay information at orders of magnitude faster than traditional
simulators. This tool calculates the input pin-to-output pin delay
for cells, and the output cell-to-input cell delay for interconnects.</p>
<p class="p"><a class="xref fm:Figure" href="#id86e0f873-8942-4ff5-8c56-410ac50ddc5d__id48ce80dc-bb50-49fc-bd87-7a81a15d1e62">Figure 1</a> illustrates the Time-it tool’s inputs
and outputs.</p>
<div class="fig fignone" id="id86e0f873-8942-4ff5-8c56-410ac50ddc5d__id48ce80dc-bb50-49fc-bd87-7a81a15d1e62"><span class="figcap"><span class="fig--title-label">Figure 1. </span>Time-it Tool Design Flow </span><br /><div class="imagecenter"><img class="image imagecenter" height="199" src="../graphics/timeit_ref_ap1a.png" width="453" /></div><br /></div>
<div class="section Subsections"><div class="section Subsection" id="id86e0f873-8942-4ff5-8c56-410ac50ddc5d__id32b64ef6-f304-4a67-8dec-97bdd1784cef"><h2 class="title Subheading sectiontitle">Time-it Tool Inputs</h2><p class="p">For inputs, the Time-it tool takes a cell-level
and an RC interconnect netlist (or netlists), a Synopsys cell timing
library, and a control file. You specify Time-it technology-dependent parameters
in the control file, which consists of a set of command lines. </p>
<p class="p">The
cell-level netlist can be DSPF. The interconnect netlist should
be in DSPF format; if you do not specify DSPF, the application uses
wire load models specified in the timing library. Traditionally,
the cell-level and interconnect netlists are in one DSPF file.</p>
<p class="p">The timing library must be in Synopsys’s “.lib”
format. </p>
</div>
<div class="section Subsection" id="id86e0f873-8942-4ff5-8c56-410ac50ddc5d__id99ffa7b1-31bb-47e2-a0d6-1c55c041ef1f"><h2 class="title Subheading sectiontitle">Time-it Tool Outputs</h2><p class="p">The Time-it tool outputs a Standard Delay Format
(SDF) file. This file includes any cell instance pin-to-pin delays
and interconnect driver-to-receiver delay, and timing check values and
path constraints. A synthesis or timing analysis tool subsequently
uses this netlist.</p>
<p class="p">Additional outputs from the Time-it tool include
a list of effective capacitances for each net (CEFF), the worst
case rise and fall times of each net’s drivers and receivers, a
worst case skew report for each net, and a full clock tree skew
report. You specify input and output parameters in the control file. </p>
</div>
<div class="section Subsection" id="id86e0f873-8942-4ff5-8c56-410ac50ddc5d__id54270b7b-0e1d-47eb-ad69-5b44fdcb22f5"><h2 class="title Subheading sectiontitle">How the Time-it Tool Fits Into the Design Flow</h2><p class="p"><a class="xref fm:Figure" href="#id86e0f873-8942-4ff5-8c56-410ac50ddc5d__id1ae9e29d-de7a-43f2-8c9b-d8747671a5de">Figure 2</a> illustrates using the Time-it tool’s
outputs for quickly identifying potential timing problems in a design.
The unintentional parasitic effects of interconnect cause these
problems, for example slow nodes or excessive skew. </p>
<div class="fig fignone" id="id86e0f873-8942-4ff5-8c56-410ac50ddc5d__id1ae9e29d-de7a-43f2-8c9b-d8747671a5de"><span class="figcap"><span class="fig--title-label">Figure 2. </span>Time-it Tool
in the Design Flow</span><br /><div class="imagecenter"><img class="image imagecenter" height="329" src="../graphics/timeit_ref_ap2a.png" width="271" /></div><br /></div>
<p class="p">Simulators or static timing analyzers can use
the SDF output for backannotation and perform further detailed timing
verification or optimization. SDF is a standard format read by many Verilog
or VHDL logic simulators, static timing analyzers, synthesis, and
place and route tools. </p>
</div>
<div class="section Subsection" id="id86e0f873-8942-4ff5-8c56-410ac50ddc5d__id4799b32c-53ac-4baf-a71b-18efdb56a793"><h2 class="title Subheading sectiontitle">Importance of Accurate Delay Calculation</h2><p class="p">As deep submicron design integration density
and operating frequency increase, the effect of interconnect delays
on overall system performance also increases. Specifically, interconnect delay
effects on a design are important to performance. In addition, cell
and interconnect delays are interdependent.</p>
<p class="p">For accurately calculating the delay for a
cell driving a distributed RC network, the delay tool must account
for the interaction between the interconnect and the cell. In addition,
for the most accurate delay calculations, the delay tool must calculate
the effective capacitance (rather than the total capacitance) of
the interconnect. </p>
</div>
</div>
</div>
<div class="related-links">
<div class="familylinks">
<div class="parentlink"><strong>Parent Topic:</strong> <a class="link" href="../topics/MGCAppe_TimeItToolOverview_idfc8bf0ff.html" title="The Time-it tool is a path-trace delay calculator, and computes both interconnect and cell delay data for a netlist.">Time-it Tool Overview</a></div>
</div>
</div></div>
</div>
<!--BeginFooterContent--><div class="BlankFooter" id="BlankFooter"> </div><div class="Footer" id="Footer"> </div><script type="text/javascript"><!--
                PDFLinkTitle = "InfoHub.Help"
                DocHandle = "xrc_user"
                DocTitle = "Calibre® xRC™ User’s Manual"
                PageTitle = "Time-it Application Overview"
                Copyright = "2021"
                ThisTopic = "PointingtoaCommoncustomerjsFile";
                CurrentFile = "topics/Concept_TimeItApplicationOverview_id86e0f873.html"
                CurrentFileID = "3";
                topicFooter();
            --></script><noscript><p class="MGCFooter">Calibre® xRC™ User’s Manual, v2021.2<br />Unpublished work. © 2021 Siemens 
                <br /><a href="../../mgc_html_help/nsmgchelp.htm" target="_blank">Browser Requirements</a></p></noscript></body>
</html>