Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun May  4 10:44:39 2025
| Host         : 5CD322B2FW running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                     Violations  
---------  ----------------  ----------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks  1           
TIMING-7   Critical Warning  No common node between related clocks           1           
TIMING-18  Warning           Missing input or output delay                   34          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (23)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (23)
-------------------------------
 There are 23 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.062        0.000                      0                 6935        0.051        0.000                      0                 6935        2.000        0.000                       0                  2931  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                          ------------         ----------      --------------
clk_fpga_0                     {0.000 5.000}        10.000          100.000         
sys_clock                      {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_1  {0.000 5.000}        10.000          100.000         
  clkfbout_design_1_clk_wiz_1  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                           1.062        0.000                      0                 5843        0.051        0.000                      0                 5843        4.020        0.000                       0                  2441  
sys_clock                                                                                                                                                                        2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_1        2.125        0.000                      0                 1092        0.059        0.000                      0                 1092        4.500        0.000                       0                   486  
  clkfbout_design_1_clk_wiz_1                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_1_clk_wiz_1  clk_fpga_0                         3.103        0.000                      0                  128        0.062        0.000                      0                  128  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                   
----------                   ----------                   --------                   
(none)                       clk_fpga_0                                                
(none)                       clkfbout_design_1_clk_wiz_1                               
(none)                                                    clk_fpga_0                   
(none)                                                    clk_out1_design_1_clk_wiz_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.062ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.062ns  (required time - arrival time)
  Source:                 design_1_i/HC_SR04_IP_0/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/centimeter_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        3.653ns  (logic 1.020ns (27.922%)  route 2.633ns (72.078%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 12.820 - 10.000 ) 
    Source Clock Delay      (SCD):    3.009ns = ( 8.009 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2441, routed)        1.715     8.009    design_1_i/HC_SR04_IP_0/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X62Y98         FDRE                                         r  design_1_i/HC_SR04_IP_0/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/centimeter_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y98         FDRE (Prop_fdre_C_Q)         0.524     8.533 r  design_1_i/HC_SR04_IP_0/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/centimeter_reg[10]/Q
                         net (fo=1, routed)           0.420     8.953    design_1_i/HC_SR04_IP_0/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/centimeter[10]
    SLICE_X62Y100        LUT6 (Prop_lut6_I3_O)        0.124     9.077 r  design_1_i/HC_SR04_IP_0/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[10]_INST_0/O
                         net (fo=1, routed)           0.600     9.677    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[330]
    SLICE_X55Y101        LUT6 (Prop_lut6_I5_O)        0.124     9.801 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[13]_i_6/O
                         net (fo=1, routed)           0.303    10.104    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[13]_i_6_n_0
    SLICE_X54Y102        LUT6 (Prop_lut6_I4_O)        0.124    10.228 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[13]_i_5/O
                         net (fo=1, routed)           0.622    10.851    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[13]_i_5_n_0
    SLICE_X53Y102        LUT6 (Prop_lut6_I5_O)        0.124    10.975 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[13]_i_1/O
                         net (fo=2, routed)           0.687    11.662    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[13]
    SLICE_X51Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2441, routed)        1.641    12.820    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X51Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[13]/C
                         clock pessimism              0.129    12.949    
                         clock uncertainty           -0.154    12.795    
    SLICE_X51Y102        FDRE (Setup_fdre_C_D)       -0.071    12.724    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[13]
  -------------------------------------------------------------------
                         required time                         12.724    
                         arrival time                         -11.662    
  -------------------------------------------------------------------
                         slack                                  1.062    

Slack (MET) :             1.115ns  (required time - arrival time)
  Source:                 design_1_i/HC_SR04_IP_1/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/centimeter_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        3.584ns  (logic 0.981ns (27.375%)  route 2.603ns (72.625%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.009ns = ( 8.009 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2441, routed)        1.715     8.009    design_1_i/HC_SR04_IP_1/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X61Y98         FDRE                                         r  design_1_i/HC_SR04_IP_1/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/centimeter_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y98         FDRE (Prop_fdre_C_Q)         0.459     8.468 r  design_1_i/HC_SR04_IP_1/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/centimeter_reg[8]/Q
                         net (fo=1, routed)           0.444     8.912    design_1_i/HC_SR04_IP_1/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/centimeter[8]
    SLICE_X60Y98         LUT6 (Prop_lut6_I3_O)        0.124     9.036 r  design_1_i/HC_SR04_IP_1/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[8]_INST_0/O
                         net (fo=1, routed)           0.708     9.744    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[360]
    SLICE_X53Y100        LUT4 (Prop_lut4_I2_O)        0.124     9.868 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[11]_i_2/O
                         net (fo=1, routed)           0.481    10.349    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[11]_i_2_n_0
    SLICE_X53Y99         LUT6 (Prop_lut6_I0_O)        0.124    10.473 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[11]_i_1/O
                         net (fo=2, routed)           0.969    11.443    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[11]_i_1_n_0
    SLICE_X40Y95         LUT3 (Prop_lut3_I0_O)        0.150    11.593 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[11]_i_1/O
                         net (fo=1, routed)           0.000    11.593    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[11]
    SLICE_X40Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2441, routed)        1.479    12.658    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X40Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X40Y95         FDRE (Setup_fdre_C_D)        0.075    12.708    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]
  -------------------------------------------------------------------
                         required time                         12.708    
                         arrival time                         -11.593    
  -------------------------------------------------------------------
                         slack                                  1.115    

Slack (MET) :             1.134ns  (required time - arrival time)
  Source:                 design_1_i/HC_SR04_IP_0/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/centimeter_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        3.423ns  (logic 0.955ns (27.900%)  route 2.468ns (72.100%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns = ( 12.831 - 10.000 ) 
    Source Clock Delay      (SCD):    3.200ns = ( 8.200 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2441, routed)        1.906     8.200    design_1_i/HC_SR04_IP_0/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X61Y105        FDRE                                         r  design_1_i/HC_SR04_IP_0/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/centimeter_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y105        FDRE (Prop_fdre_C_Q)         0.459     8.659 r  design_1_i/HC_SR04_IP_0/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/centimeter_reg[15]/Q
                         net (fo=1, routed)           0.286     8.945    design_1_i/HC_SR04_IP_0/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/centimeter[15]
    SLICE_X63Y105        LUT6 (Prop_lut6_I3_O)        0.124     9.069 r  design_1_i/HC_SR04_IP_0/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[15]_INST_0/O
                         net (fo=1, routed)           0.403     9.472    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[335]
    SLICE_X63Y105        LUT6 (Prop_lut6_I5_O)        0.124     9.596 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[18]_i_6/O
                         net (fo=1, routed)           0.598    10.194    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[18]_i_6_n_0
    SLICE_X54Y105        LUT6 (Prop_lut6_I4_O)        0.124    10.318 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[18]_i_5/O
                         net (fo=1, routed)           0.699    11.017    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[18]_i_5_n_0
    SLICE_X45Y105        LUT6 (Prop_lut6_I5_O)        0.124    11.141 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[18]_i_1/O
                         net (fo=2, routed)           0.482    11.623    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[18]
    SLICE_X45Y104        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2441, routed)        1.652    12.831    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X45Y104        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]/C
                         clock pessimism              0.147    12.978    
                         clock uncertainty           -0.154    12.824    
    SLICE_X45Y104        FDRE (Setup_fdre_C_D)       -0.067    12.757    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]
  -------------------------------------------------------------------
                         required time                         12.757    
                         arrival time                         -11.623    
  -------------------------------------------------------------------
                         slack                                  1.134    

Slack (MET) :             1.141ns  (required time - arrival time)
  Source:                 design_1_i/HC_SR04_IP_0/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/centimeter_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        3.589ns  (logic 0.896ns (24.966%)  route 2.693ns (75.033%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns = ( 12.831 - 10.000 ) 
    Source Clock Delay      (SCD):    3.009ns = ( 8.009 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2441, routed)        1.715     8.009    design_1_i/HC_SR04_IP_0/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X62Y98         FDRE                                         r  design_1_i/HC_SR04_IP_0/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/centimeter_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y98         FDRE (Prop_fdre_C_Q)         0.524     8.533 r  design_1_i/HC_SR04_IP_0/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/centimeter_reg[12]/Q
                         net (fo=1, routed)           0.671     9.204    design_1_i/HC_SR04_IP_0/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/centimeter[12]
    SLICE_X62Y104        LUT6 (Prop_lut6_I3_O)        0.124     9.328 r  design_1_i/HC_SR04_IP_0/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[12]_INST_0/O
                         net (fo=1, routed)           0.683    10.011    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[332]
    SLICE_X61Y108        LUT6 (Prop_lut6_I5_O)        0.124    10.135 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[15]_i_3/O
                         net (fo=1, routed)           1.144    11.279    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[15]_i_3_n_0
    SLICE_X41Y108        LUT6 (Prop_lut6_I3_O)        0.124    11.403 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[15]_i_1/O
                         net (fo=2, routed)           0.195    11.598    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[15]
    SLICE_X40Y108        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2441, routed)        1.652    12.831    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X40Y108        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[15]/C
                         clock pessimism              0.129    12.960    
                         clock uncertainty           -0.154    12.806    
    SLICE_X40Y108        FDRE (Setup_fdre_C_D)       -0.067    12.739    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[15]
  -------------------------------------------------------------------
                         required time                         12.739    
                         arrival time                         -11.598    
  -------------------------------------------------------------------
                         slack                                  1.141    

Slack (MET) :             1.165ns  (required time - arrival time)
  Source:                 design_1_i/HC_SR04_IP_0/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/centimeter_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        3.563ns  (logic 1.020ns (28.625%)  route 2.543ns (71.375%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 12.820 - 10.000 ) 
    Source Clock Delay      (SCD):    3.009ns = ( 8.009 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2441, routed)        1.715     8.009    design_1_i/HC_SR04_IP_0/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X62Y98         FDRE                                         r  design_1_i/HC_SR04_IP_0/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/centimeter_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y98         FDRE (Prop_fdre_C_Q)         0.524     8.533 r  design_1_i/HC_SR04_IP_0/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/centimeter_reg[10]/Q
                         net (fo=1, routed)           0.420     8.953    design_1_i/HC_SR04_IP_0/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/centimeter[10]
    SLICE_X62Y100        LUT6 (Prop_lut6_I3_O)        0.124     9.077 r  design_1_i/HC_SR04_IP_0/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[10]_INST_0/O
                         net (fo=1, routed)           0.600     9.677    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[330]
    SLICE_X55Y101        LUT6 (Prop_lut6_I5_O)        0.124     9.801 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[13]_i_6/O
                         net (fo=1, routed)           0.303    10.104    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[13]_i_6_n_0
    SLICE_X54Y102        LUT6 (Prop_lut6_I4_O)        0.124    10.228 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[13]_i_5/O
                         net (fo=1, routed)           0.622    10.851    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[13]_i_5_n_0
    SLICE_X53Y102        LUT6 (Prop_lut6_I5_O)        0.124    10.975 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[13]_i_1/O
                         net (fo=2, routed)           0.598    11.572    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[13]
    SLICE_X50Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2441, routed)        1.641    12.820    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X50Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[13]/C
                         clock pessimism              0.129    12.949    
                         clock uncertainty           -0.154    12.795    
    SLICE_X50Y102        FDRE (Setup_fdre_C_D)       -0.058    12.737    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[13]
  -------------------------------------------------------------------
                         required time                         12.737    
                         arrival time                         -11.572    
  -------------------------------------------------------------------
                         slack                                  1.165    

Slack (MET) :             1.172ns  (required time - arrival time)
  Source:                 design_1_i/HC_SR04_IP_1/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/centimeter_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        3.530ns  (logic 1.049ns (29.719%)  route 2.481ns (70.281%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.006ns = ( 8.006 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2441, routed)        1.712     8.006    design_1_i/HC_SR04_IP_1/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X58Y94         FDRE                                         r  design_1_i/HC_SR04_IP_1/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/centimeter_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y94         FDRE (Prop_fdre_C_Q)         0.524     8.530 r  design_1_i/HC_SR04_IP_1/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/centimeter_reg[6]/Q
                         net (fo=1, routed)           0.435     8.965    design_1_i/HC_SR04_IP_1/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/centimeter[6]
    SLICE_X59Y96         LUT6 (Prop_lut6_I3_O)        0.124     9.089 r  design_1_i/HC_SR04_IP_1/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[6]_INST_0/O
                         net (fo=1, routed)           0.414     9.503    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[358]
    SLICE_X56Y97         LUT4 (Prop_lut4_I2_O)        0.124     9.627 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[9]_i_2/O
                         net (fo=1, routed)           0.444    10.071    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[9]_i_2_n_0
    SLICE_X56Y97         LUT6 (Prop_lut6_I0_O)        0.124    10.195 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[9]_i_1/O
                         net (fo=2, routed)           1.188    11.383    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[9]_i_1_n_0
    SLICE_X40Y95         LUT3 (Prop_lut3_I0_O)        0.153    11.536 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[9]_i_1/O
                         net (fo=1, routed)           0.000    11.536    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[9]
    SLICE_X40Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2441, routed)        1.479    12.658    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X40Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X40Y95         FDRE (Setup_fdre_C_D)        0.075    12.708    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]
  -------------------------------------------------------------------
                         required time                         12.708    
                         arrival time                         -11.536    
  -------------------------------------------------------------------
                         slack                                  1.172    

Slack (MET) :             1.196ns  (required time - arrival time)
  Source:                 design_1_i/HC_SR04_IP_0/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/centimeter_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        3.460ns  (logic 0.955ns (27.601%)  route 2.505ns (72.399%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.006ns = ( 8.006 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2441, routed)        1.712     8.006    design_1_i/HC_SR04_IP_0/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X56Y93         FDRE                                         r  design_1_i/HC_SR04_IP_0/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/centimeter_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y93         FDRE (Prop_fdre_C_Q)         0.459     8.465 r  design_1_i/HC_SR04_IP_0/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/centimeter_reg[7]/Q
                         net (fo=1, routed)           0.424     8.889    design_1_i/HC_SR04_IP_0/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/centimeter[7]
    SLICE_X56Y94         LUT6 (Prop_lut6_I3_O)        0.124     9.013 r  design_1_i/HC_SR04_IP_0/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[7]_INST_0/O
                         net (fo=1, routed)           0.646     9.659    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[327]
    SLICE_X56Y95         LUT4 (Prop_lut4_I2_O)        0.124     9.783 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[10]_i_5/O
                         net (fo=1, routed)           0.694    10.477    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[10]_i_5_n_0
    SLICE_X48Y95         LUT6 (Prop_lut6_I3_O)        0.124    10.601 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[10]_i_1/O
                         net (fo=2, routed)           0.741    11.342    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[10]_i_1_n_0
    SLICE_X40Y95         LUT3 (Prop_lut3_I0_O)        0.124    11.466 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[10]_i_1/O
                         net (fo=1, routed)           0.000    11.466    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[10]
    SLICE_X40Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2441, routed)        1.479    12.658    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X40Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X40Y95         FDRE (Setup_fdre_C_D)        0.029    12.662    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]
  -------------------------------------------------------------------
                         required time                         12.662    
                         arrival time                         -11.466    
  -------------------------------------------------------------------
                         slack                                  1.196    

Slack (MET) :             1.208ns  (required time - arrival time)
  Source:                 design_1_i/HC_SR04_IP_1/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/centimeter_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        3.345ns  (logic 0.831ns (24.840%)  route 2.514ns (75.160%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.009ns = ( 8.009 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2441, routed)        1.715     8.009    design_1_i/HC_SR04_IP_1/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X61Y98         FDRE                                         r  design_1_i/HC_SR04_IP_1/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/centimeter_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y98         FDRE (Prop_fdre_C_Q)         0.459     8.468 r  design_1_i/HC_SR04_IP_1/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/centimeter_reg[8]/Q
                         net (fo=1, routed)           0.444     8.912    design_1_i/HC_SR04_IP_1/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/centimeter[8]
    SLICE_X60Y98         LUT6 (Prop_lut6_I3_O)        0.124     9.036 r  design_1_i/HC_SR04_IP_1/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[8]_INST_0/O
                         net (fo=1, routed)           0.708     9.744    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[360]
    SLICE_X53Y100        LUT4 (Prop_lut4_I2_O)        0.124     9.868 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[11]_i_2/O
                         net (fo=1, routed)           0.481    10.349    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[11]_i_2_n_0
    SLICE_X53Y99         LUT6 (Prop_lut6_I0_O)        0.124    10.473 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[11]_i_1/O
                         net (fo=2, routed)           0.881    11.354    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[11]_i_1_n_0
    SLICE_X43Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2441, routed)        1.480    12.659    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X43Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[11]/C
                         clock pessimism              0.129    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X43Y97         FDRE (Setup_fdre_C_D)       -0.071    12.563    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[11]
  -------------------------------------------------------------------
                         required time                         12.563    
                         arrival time                         -11.354    
  -------------------------------------------------------------------
                         slack                                  1.208    

Slack (MET) :             1.211ns  (required time - arrival time)
  Source:                 design_1_i/HC_SR04_IP_1/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/centimeter_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        3.447ns  (logic 1.020ns (29.592%)  route 2.427ns (70.408%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.006ns = ( 8.006 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2441, routed)        1.712     8.006    design_1_i/HC_SR04_IP_1/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X58Y94         FDRE                                         r  design_1_i/HC_SR04_IP_1/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/centimeter_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y94         FDRE (Prop_fdre_C_Q)         0.524     8.530 r  design_1_i/HC_SR04_IP_1/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/centimeter_reg[5]/Q
                         net (fo=1, routed)           0.445     8.975    design_1_i/HC_SR04_IP_1/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/centimeter[5]
    SLICE_X58Y97         LUT6 (Prop_lut6_I3_O)        0.124     9.099 r  design_1_i/HC_SR04_IP_1/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[5]_INST_0/O
                         net (fo=1, routed)           0.558     9.657    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[357]
    SLICE_X56Y96         LUT6 (Prop_lut6_I4_O)        0.124     9.781 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[8]_i_2/O
                         net (fo=1, routed)           0.428    10.209    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[8]_i_2_n_0
    SLICE_X55Y95         LUT6 (Prop_lut6_I0_O)        0.124    10.333 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[8]_i_1/O
                         net (fo=2, routed)           0.996    11.329    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[8]_i_1_n_0
    SLICE_X40Y95         LUT3 (Prop_lut3_I0_O)        0.124    11.453 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[8]_i_1/O
                         net (fo=1, routed)           0.000    11.453    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[8]
    SLICE_X40Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2441, routed)        1.479    12.658    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X40Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X40Y95         FDRE (Setup_fdre_C_D)        0.031    12.664    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]
  -------------------------------------------------------------------
                         required time                         12.664    
                         arrival time                         -11.453    
  -------------------------------------------------------------------
                         slack                                  1.211    

Slack (MET) :             1.224ns  (required time - arrival time)
  Source:                 design_1_i/HC_SR04_IP_0/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/centimeter_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        3.332ns  (logic 0.955ns (28.660%)  route 2.377ns (71.340%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns = ( 12.831 - 10.000 ) 
    Source Clock Delay      (SCD):    3.200ns = ( 8.200 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2441, routed)        1.906     8.200    design_1_i/HC_SR04_IP_0/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X61Y105        FDRE                                         r  design_1_i/HC_SR04_IP_0/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/centimeter_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y105        FDRE (Prop_fdre_C_Q)         0.459     8.659 r  design_1_i/HC_SR04_IP_0/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/centimeter_reg[15]/Q
                         net (fo=1, routed)           0.286     8.945    design_1_i/HC_SR04_IP_0/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/centimeter[15]
    SLICE_X63Y105        LUT6 (Prop_lut6_I3_O)        0.124     9.069 r  design_1_i/HC_SR04_IP_0/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[15]_INST_0/O
                         net (fo=1, routed)           0.403     9.472    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[335]
    SLICE_X63Y105        LUT6 (Prop_lut6_I5_O)        0.124     9.596 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[18]_i_6/O
                         net (fo=1, routed)           0.598    10.194    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[18]_i_6_n_0
    SLICE_X54Y105        LUT6 (Prop_lut6_I4_O)        0.124    10.318 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[18]_i_5/O
                         net (fo=1, routed)           0.699    11.017    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[18]_i_5_n_0
    SLICE_X45Y105        LUT6 (Prop_lut6_I5_O)        0.124    11.141 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[18]_i_1/O
                         net (fo=2, routed)           0.391    11.532    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[18]
    SLICE_X45Y105        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2441, routed)        1.652    12.831    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X45Y105        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[18]/C
                         clock pessimism              0.147    12.978    
                         clock uncertainty           -0.154    12.824    
    SLICE_X45Y105        FDRE (Setup_fdre_C_D)       -0.067    12.757    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[18]
  -------------------------------------------------------------------
                         required time                         12.757    
                         arrival time                         -11.532    
  -------------------------------------------------------------------
                         slack                                  1.224    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/axi_timer_2/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[13].LOAD_REG_I/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_timer_2/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.231%)  route 0.216ns (53.769%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2441, routed)        0.638     0.974    design_1_i/axi_timer_2/U0/TC_CORE_I/COUNTER_0_I/s_axi_aclk
    SLICE_X49Y100        FDRE                                         r  design_1_i/axi_timer_2/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[13].LOAD_REG_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  design_1_i/axi_timer_2/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[13].LOAD_REG_I/Q
                         net (fo=2, routed)           0.216     1.331    design_1_i/axi_timer_2/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_3[7]
    SLICE_X52Y100        LUT3 (Prop_lut3_I2_O)        0.045     1.376 r  design_1_i/axi_timer_2/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out[18]_i_1/O
                         net (fo=1, routed)           0.000     1.376    design_1_i/axi_timer_2/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/p_1_in[18]
    SLICE_X52Y100        FDRE                                         r  design_1_i/axi_timer_2/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2441, routed)        0.907     1.273    design_1_i/axi_timer_2/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aclk
    SLICE_X52Y100        FDRE                                         r  design_1_i/axi_timer_2/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[18]/C
                         clock pessimism             -0.039     1.234    
    SLICE_X52Y100        FDRE (Hold_fdre_C_D)         0.091     1.325    design_1_i/axi_timer_2/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.325    
                         arrival time                           1.376    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.344ns (64.513%)  route 0.189ns (35.487%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2441, routed)        0.559     0.895    design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aclk
    SLICE_X34Y99         FDRE                                         r  design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDRE (Prop_fdre_C_Q)         0.164     1.059 f  design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[15]/Q
                         net (fo=5, routed)           0.189     1.248    design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[15]_0
    SLICE_X36Y101        LUT6 (Prop_lut6_I3_O)        0.045     1.293 r  design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/GEN.DATA_WIDTH_GEN[16].NUM_BUSES_GEN[1].MUXCY_GEN.MUXCY_I_i_1/O
                         net (fo=1, routed)           0.000     1.293    design_1_i/axi_timer_0/U0/TC_CORE_I/READ_MUX_I/GEN.DATA_WIDTH_GEN[16].NUM_BUSES_GEN[1].MUXCY_GEN.MUXCY_I_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     1.428 r  design_1_i/axi_timer_0/U0/TC_CORE_I/READ_MUX_I/GEN.DATA_WIDTH_GEN[16].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4/CO[1]
                         net (fo=1, routed)           0.000     1.428    design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/D[15]
    SLICE_X36Y101        FDRE                                         r  design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2441, routed)        0.911     1.277    design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X36Y101        FDRE                                         r  design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X36Y101        FDRE (Hold_fdre_C_D)         0.129     1.371    design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.371    
                         arrival time                           1.428    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/axi_timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_timer_2/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[31].LOAD_REG_I/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.186ns (41.893%)  route 0.258ns (58.107%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2441, routed)        0.555     0.891    design_1_i/axi_timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X48Y93         FDRE                                         r  design_1_i/axi_timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/axi_timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/Q
                         net (fo=106, routed)         0.258     1.290    design_1_i/axi_timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg_0
    SLICE_X50Y93         LUT4 (Prop_lut4_I2_O)        0.045     1.335 r  design_1_i/axi_timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/LOAD_REG_GEN[31].LOAD_REG_I_i_1/O
                         net (fo=1, routed)           0.000     1.335    design_1_i/axi_timer_2/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[31].LOAD_REG_I_0
    SLICE_X50Y93         FDRE                                         r  design_1_i/axi_timer_2/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[31].LOAD_REG_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2441, routed)        0.820     1.186    design_1_i/axi_timer_2/U0/TC_CORE_I/COUNTER_0_I/s_axi_aclk
    SLICE_X50Y93         FDRE                                         r  design_1_i/axi_timer_2/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[31].LOAD_REG_I/C
                         clock pessimism             -0.035     1.151    
    SLICE_X50Y93         FDRE (Hold_fdre_C_D)         0.121     1.272    design_1_i/axi_timer_2/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[31].LOAD_REG_I
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 design_1_i/axi_timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.650%)  route 0.154ns (45.350%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2441, routed)        0.660     0.996    design_1_i/axi_timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X57Y100        FDRE                                         r  design_1_i/axi_timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y100        FDRE (Prop_fdre_C_Q)         0.141     1.137 r  design_1_i/axi_timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/Q
                         net (fo=7, routed)           0.154     1.291    design_1_i/axi_timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I/GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg[5][0]
    SLICE_X56Y99         LUT3 (Prop_lut3_I2_O)        0.045     1.336 r  design_1_i/axi_timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I/CS/O
                         net (fo=1, routed)           0.000     1.336    design_1_i/axi_timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i_2
    SLICE_X56Y99         FDRE                                         r  design_1_i/axi_timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2441, routed)        0.848     1.214    design_1_i/axi_timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X56Y99         FDRE                                         r  design_1_i/axi_timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg[5]/C
                         clock pessimism             -0.035     1.179    
    SLICE_X56Y99         FDRE (Hold_fdre_C_D)         0.092     1.271    design_1_i/axi_timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/axi_timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.490%)  route 0.155ns (45.510%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2441, routed)        0.660     0.996    design_1_i/axi_timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X57Y100        FDRE                                         r  design_1_i/axi_timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y100        FDRE (Prop_fdre_C_Q)         0.141     1.137 r  design_1_i/axi_timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/Q
                         net (fo=7, routed)           0.155     1.292    design_1_i/axi_timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]_0[0]
    SLICE_X56Y99         LUT3 (Prop_lut3_I2_O)        0.045     1.337 r  design_1_i/axi_timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i[1]_i_1/O
                         net (fo=1, routed)           0.000     1.337    design_1_i/axi_timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i_6
    SLICE_X56Y99         FDRE                                         r  design_1_i/axi_timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2441, routed)        0.848     1.214    design_1_i/axi_timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X56Y99         FDRE                                         r  design_1_i/axi_timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
                         clock pessimism             -0.035     1.179    
    SLICE_X56Y99         FDRE (Hold_fdre_C_D)         0.091     1.270    design_1_i/axi_timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/axi_timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_timer_2/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[29].LOAD_REG_I/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.186ns (40.436%)  route 0.274ns (59.564%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2441, routed)        0.555     0.891    design_1_i/axi_timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X48Y93         FDRE                                         r  design_1_i/axi_timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/axi_timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/Q
                         net (fo=106, routed)         0.274     1.306    design_1_i/axi_timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg_0
    SLICE_X50Y93         LUT4 (Prop_lut4_I2_O)        0.045     1.351 r  design_1_i/axi_timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/LOAD_REG_GEN[29].LOAD_REG_I_i_1/O
                         net (fo=1, routed)           0.000     1.351    design_1_i/axi_timer_2/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[29].LOAD_REG_I_0
    SLICE_X50Y93         FDRE                                         r  design_1_i/axi_timer_2/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[29].LOAD_REG_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2441, routed)        0.820     1.186    design_1_i/axi_timer_2/U0/TC_CORE_I/COUNTER_0_I/s_axi_aclk
    SLICE_X50Y93         FDRE                                         r  design_1_i/axi_timer_2/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[29].LOAD_REG_I/C
                         clock pessimism             -0.035     1.151    
    SLICE_X50Y93         FDRE (Hold_fdre_C_D)         0.121     1.272    design_1_i/axi_timer_2/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[29].LOAD_REG_I
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.351    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.287%)  route 0.237ns (62.713%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2441, routed)        0.640     0.976    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y103        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y103        FDRE (Prop_fdre_C_Q)         0.141     1.117 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/Q
                         net (fo=1, routed)           0.237     1.354    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[29]
    SLICE_X34Y97         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2441, routed)        0.826     1.192    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y97         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
                         clock pessimism             -0.035     1.157    
    SLICE_X34Y97         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.274    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           1.354    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_i/axi_timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_timer_3/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[31].LOAD_REG_I/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.186ns (36.520%)  route 0.323ns (63.480%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2441, routed)        0.578     0.914    design_1_i/axi_timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X56Y99         FDRE                                         r  design_1_i/axi_timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.141     1.055 r  design_1_i/axi_timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/Q
                         net (fo=58, routed)          0.265     1.319    design_1_i/axi_timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0
    SLICE_X57Y100        LUT4 (Prop_lut4_I1_O)        0.045     1.364 r  design_1_i/axi_timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/LOAD_REG_GEN[31].LOAD_REG_I_i_1/O
                         net (fo=1, routed)           0.059     1.423    design_1_i/axi_timer_3/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[31].LOAD_REG_I_0
    SLICE_X56Y100        FDRE                                         r  design_1_i/axi_timer_3/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[31].LOAD_REG_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2441, routed)        0.934     1.300    design_1_i/axi_timer_3/U0/TC_CORE_I/COUNTER_0_I/s_axi_aclk
    SLICE_X56Y100        FDRE                                         r  design_1_i/axi_timer_3/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[31].LOAD_REG_I/C
                         clock pessimism             -0.035     1.265    
    SLICE_X56Y100        FDRE (Hold_fdre_C_D)         0.072     1.337    design_1_i/axi_timer_3/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[31].LOAD_REG_I
  -------------------------------------------------------------------
                         required time                         -1.337    
                         arrival time                           1.423    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 design_1_i/axi_timer_2/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[12].LOAD_REG_I/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_timer_2/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.186ns (41.958%)  route 0.257ns (58.042%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2441, routed)        0.638     0.974    design_1_i/axi_timer_2/U0/TC_CORE_I/COUNTER_0_I/s_axi_aclk
    SLICE_X49Y100        FDRE                                         r  design_1_i/axi_timer_2/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[12].LOAD_REG_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  design_1_i/axi_timer_2/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[12].LOAD_REG_I/Q
                         net (fo=2, routed)           0.257     1.372    design_1_i/axi_timer_2/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_3[8]
    SLICE_X52Y100        LUT3 (Prop_lut3_I2_O)        0.045     1.417 r  design_1_i/axi_timer_2/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out[19]_i_1/O
                         net (fo=1, routed)           0.000     1.417    design_1_i/axi_timer_2/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/p_1_in[19]
    SLICE_X52Y100        FDRE                                         r  design_1_i/axi_timer_2/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2441, routed)        0.907     1.273    design_1_i/axi_timer_2/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aclk
    SLICE_X52Y100        FDRE                                         r  design_1_i/axi_timer_2/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[19]/C
                         clock pessimism             -0.039     1.234    
    SLICE_X52Y100        FDRE (Hold_fdre_C_D)         0.092     1.326    design_1_i/axi_timer_2/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.326    
                         arrival time                           1.417    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 design_1_i/axi_timer_2/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_timer_2/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[4].LOAD_REG_I/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.186ns (40.854%)  route 0.269ns (59.146%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2441, routed)        0.635     0.971    design_1_i/axi_timer_2/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aclk
    SLICE_X52Y100        FDRE                                         r  design_1_i/axi_timer_2/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y100        FDRE (Prop_fdre_C_Q)         0.141     1.112 r  design_1_i/axi_timer_2/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[27]/Q
                         net (fo=5, routed)           0.269     1.381    design_1_i/axi_timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/counterReg_DBus_32[27]
    SLICE_X49Y100        LUT4 (Prop_lut4_I3_O)        0.045     1.426 r  design_1_i/axi_timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/LOAD_REG_GEN[4].LOAD_REG_I_i_1/O
                         net (fo=1, routed)           0.000     1.426    design_1_i/axi_timer_2/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[4].LOAD_REG_I_0
    SLICE_X49Y100        FDRE                                         r  design_1_i/axi_timer_2/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[4].LOAD_REG_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2441, routed)        0.911     1.277    design_1_i/axi_timer_2/U0/TC_CORE_I/COUNTER_0_I/s_axi_aclk
    SLICE_X49Y100        FDRE                                         r  design_1_i/axi_timer_2/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[4].LOAD_REG_I/C
                         clock pessimism             -0.039     1.238    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)         0.092     1.330    design_1_i/axi_timer_2/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[4].LOAD_REG_I
  -------------------------------------------------------------------
                         required time                         -1.330    
                         arrival time                           1.426    
  -------------------------------------------------------------------
                         slack                                  0.096    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X40Y106   design_1_i/HC_SR04_IP_0/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_state_write_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y106   design_1_i/HC_SR04_IP_0/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_state_write_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X42Y106   design_1_i/HC_SR04_IP_0/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_state_write_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y97    design_1_i/HC_SR04_IP_0/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/FSM_sequential_state_read_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y97    design_1_i/HC_SR04_IP_0/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/FSM_sequential_state_read_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y96    design_1_i/HC_SR04_IP_0/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y96    design_1_i/HC_SR04_IP_0/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y97    design_1_i/HC_SR04_IP_0/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y105   design_1_i/HC_SR04_IP_0/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_1
  To Clock:  clk_out1_design_1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        2.125ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.125ns  (required time - arrival time)
  Source:                 design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.837ns  (logic 1.788ns (22.813%)  route 6.049ns (77.187%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 8.477 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         1.840    -0.876    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X49Y109        FDRE                                         r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y109        FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[12]/Q
                         net (fo=2, routed)           6.049     5.629    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[12]
    SLICE_X49Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.285 r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.285    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[12]_i_1_n_0
    SLICE_X49Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.399 r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.399    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[16]_i_1_n_0
    SLICE_X49Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.513 r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.513    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[20]_i_1_n_0
    SLICE_X49Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.627 r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.627    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[24]_i_1_n_0
    SLICE_X49Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.961 r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.961    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[28]_i_1_n_6
    SLICE_X49Y113        FDRE                                         r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         1.646     8.477    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X49Y113        FDRE                                         r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[29]/C
                         clock pessimism              0.618     9.096    
                         clock uncertainty           -0.072     9.024    
    SLICE_X49Y113        FDRE (Setup_fdre_C_D)        0.062     9.086    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[29]
  -------------------------------------------------------------------
                         required time                          9.086    
                         arrival time                          -6.961    
  -------------------------------------------------------------------
                         slack                                  2.125    

Slack (MET) :             2.146ns  (required time - arrival time)
  Source:                 design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.816ns  (logic 1.767ns (22.606%)  route 6.049ns (77.394%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 8.477 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         1.840    -0.876    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X49Y109        FDRE                                         r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y109        FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[12]/Q
                         net (fo=2, routed)           6.049     5.629    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[12]
    SLICE_X49Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.285 r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.285    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[12]_i_1_n_0
    SLICE_X49Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.399 r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.399    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[16]_i_1_n_0
    SLICE_X49Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.513 r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.513    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[20]_i_1_n_0
    SLICE_X49Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.627 r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.627    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[24]_i_1_n_0
    SLICE_X49Y113        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.940 r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.940    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[28]_i_1_n_4
    SLICE_X49Y113        FDRE                                         r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         1.646     8.477    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X49Y113        FDRE                                         r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[31]/C
                         clock pessimism              0.618     9.096    
                         clock uncertainty           -0.072     9.024    
    SLICE_X49Y113        FDRE (Setup_fdre_C_D)        0.062     9.086    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[31]
  -------------------------------------------------------------------
                         required time                          9.086    
                         arrival time                          -6.940    
  -------------------------------------------------------------------
                         slack                                  2.146    

Slack (MET) :             2.220ns  (required time - arrival time)
  Source:                 design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.742ns  (logic 1.693ns (21.866%)  route 6.049ns (78.134%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 8.477 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         1.840    -0.876    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X49Y109        FDRE                                         r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y109        FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[12]/Q
                         net (fo=2, routed)           6.049     5.629    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[12]
    SLICE_X49Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.285 r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.285    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[12]_i_1_n_0
    SLICE_X49Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.399 r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.399    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[16]_i_1_n_0
    SLICE_X49Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.513 r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.513    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[20]_i_1_n_0
    SLICE_X49Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.627 r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.627    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[24]_i_1_n_0
    SLICE_X49Y113        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.866 r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.866    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[28]_i_1_n_5
    SLICE_X49Y113        FDRE                                         r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         1.646     8.477    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X49Y113        FDRE                                         r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[30]/C
                         clock pessimism              0.618     9.096    
                         clock uncertainty           -0.072     9.024    
    SLICE_X49Y113        FDRE (Setup_fdre_C_D)        0.062     9.086    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[30]
  -------------------------------------------------------------------
                         required time                          9.086    
                         arrival time                          -6.866    
  -------------------------------------------------------------------
                         slack                                  2.220    

Slack (MET) :             2.236ns  (required time - arrival time)
  Source:                 design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.726ns  (logic 1.677ns (21.705%)  route 6.049ns (78.295%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 8.477 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         1.840    -0.876    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X49Y109        FDRE                                         r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y109        FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[12]/Q
                         net (fo=2, routed)           6.049     5.629    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[12]
    SLICE_X49Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.285 r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.285    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[12]_i_1_n_0
    SLICE_X49Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.399 r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.399    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[16]_i_1_n_0
    SLICE_X49Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.513 r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.513    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[20]_i_1_n_0
    SLICE_X49Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.627 r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.627    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[24]_i_1_n_0
    SLICE_X49Y113        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.850 r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.850    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[28]_i_1_n_7
    SLICE_X49Y113        FDRE                                         r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         1.646     8.477    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X49Y113        FDRE                                         r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[28]/C
                         clock pessimism              0.618     9.096    
                         clock uncertainty           -0.072     9.024    
    SLICE_X49Y113        FDRE (Setup_fdre_C_D)        0.062     9.086    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[28]
  -------------------------------------------------------------------
                         required time                          9.086    
                         arrival time                          -6.850    
  -------------------------------------------------------------------
                         slack                                  2.236    

Slack (MET) :             2.240ns  (required time - arrival time)
  Source:                 design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.723ns  (logic 1.674ns (21.674%)  route 6.049ns (78.326%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 8.478 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         1.840    -0.876    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X49Y109        FDRE                                         r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y109        FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[12]/Q
                         net (fo=2, routed)           6.049     5.629    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[12]
    SLICE_X49Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.285 r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.285    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[12]_i_1_n_0
    SLICE_X49Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.399 r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.399    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[16]_i_1_n_0
    SLICE_X49Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.513 r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.513    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[20]_i_1_n_0
    SLICE_X49Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.847 r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.847    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[24]_i_1_n_6
    SLICE_X49Y112        FDRE                                         r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         1.647     8.478    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X49Y112        FDRE                                         r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[25]/C
                         clock pessimism              0.618     9.097    
                         clock uncertainty           -0.072     9.025    
    SLICE_X49Y112        FDRE (Setup_fdre_C_D)        0.062     9.087    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[25]
  -------------------------------------------------------------------
                         required time                          9.087    
                         arrival time                          -6.847    
  -------------------------------------------------------------------
                         slack                                  2.240    

Slack (MET) :             2.261ns  (required time - arrival time)
  Source:                 design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.702ns  (logic 1.653ns (21.461%)  route 6.049ns (78.539%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 8.478 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         1.840    -0.876    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X49Y109        FDRE                                         r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y109        FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[12]/Q
                         net (fo=2, routed)           6.049     5.629    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[12]
    SLICE_X49Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.285 r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.285    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[12]_i_1_n_0
    SLICE_X49Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.399 r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.399    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[16]_i_1_n_0
    SLICE_X49Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.513 r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.513    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[20]_i_1_n_0
    SLICE_X49Y112        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.826 r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.826    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[24]_i_1_n_4
    SLICE_X49Y112        FDRE                                         r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         1.647     8.478    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X49Y112        FDRE                                         r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[27]/C
                         clock pessimism              0.618     9.097    
                         clock uncertainty           -0.072     9.025    
    SLICE_X49Y112        FDRE (Setup_fdre_C_D)        0.062     9.087    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[27]
  -------------------------------------------------------------------
                         required time                          9.087    
                         arrival time                          -6.826    
  -------------------------------------------------------------------
                         slack                                  2.261    

Slack (MET) :             2.335ns  (required time - arrival time)
  Source:                 design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.628ns  (logic 1.579ns (20.699%)  route 6.049ns (79.301%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 8.478 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         1.840    -0.876    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X49Y109        FDRE                                         r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y109        FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[12]/Q
                         net (fo=2, routed)           6.049     5.629    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[12]
    SLICE_X49Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.285 r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.285    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[12]_i_1_n_0
    SLICE_X49Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.399 r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.399    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[16]_i_1_n_0
    SLICE_X49Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.513 r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.513    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[20]_i_1_n_0
    SLICE_X49Y112        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.752 r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.752    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[24]_i_1_n_5
    SLICE_X49Y112        FDRE                                         r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         1.647     8.478    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X49Y112        FDRE                                         r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[26]/C
                         clock pessimism              0.618     9.097    
                         clock uncertainty           -0.072     9.025    
    SLICE_X49Y112        FDRE (Setup_fdre_C_D)        0.062     9.087    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[26]
  -------------------------------------------------------------------
                         required time                          9.087    
                         arrival time                          -6.752    
  -------------------------------------------------------------------
                         slack                                  2.335    

Slack (MET) :             2.351ns  (required time - arrival time)
  Source:                 design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.612ns  (logic 1.563ns (20.532%)  route 6.049ns (79.468%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 8.478 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         1.840    -0.876    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X49Y109        FDRE                                         r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y109        FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[12]/Q
                         net (fo=2, routed)           6.049     5.629    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[12]
    SLICE_X49Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.285 r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.285    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[12]_i_1_n_0
    SLICE_X49Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.399 r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.399    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[16]_i_1_n_0
    SLICE_X49Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.513 r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.513    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[20]_i_1_n_0
    SLICE_X49Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.736 r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.736    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[24]_i_1_n_7
    SLICE_X49Y112        FDRE                                         r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         1.647     8.478    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X49Y112        FDRE                                         r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[24]/C
                         clock pessimism              0.618     9.097    
                         clock uncertainty           -0.072     9.025    
    SLICE_X49Y112        FDRE (Setup_fdre_C_D)        0.062     9.087    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[24]
  -------------------------------------------------------------------
                         required time                          9.087    
                         arrival time                          -6.736    
  -------------------------------------------------------------------
                         slack                                  2.351    

Slack (MET) :             2.355ns  (required time - arrival time)
  Source:                 design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.609ns  (logic 1.560ns (20.501%)  route 6.049ns (79.499%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 8.479 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         1.840    -0.876    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X49Y109        FDRE                                         r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y109        FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[12]/Q
                         net (fo=2, routed)           6.049     5.629    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[12]
    SLICE_X49Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.285 r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.285    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[12]_i_1_n_0
    SLICE_X49Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.399 r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.399    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[16]_i_1_n_0
    SLICE_X49Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.733 r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.733    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[20]_i_1_n_6
    SLICE_X49Y111        FDRE                                         r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         1.648     8.479    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X49Y111        FDRE                                         r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[21]/C
                         clock pessimism              0.618     9.098    
                         clock uncertainty           -0.072     9.026    
    SLICE_X49Y111        FDRE (Setup_fdre_C_D)        0.062     9.088    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[21]
  -------------------------------------------------------------------
                         required time                          9.088    
                         arrival time                          -6.733    
  -------------------------------------------------------------------
                         slack                                  2.355    

Slack (MET) :             2.376ns  (required time - arrival time)
  Source:                 design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.588ns  (logic 1.539ns (20.281%)  route 6.049ns (79.719%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 8.479 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         1.840    -0.876    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X49Y109        FDRE                                         r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y109        FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[12]/Q
                         net (fo=2, routed)           6.049     5.629    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[12]
    SLICE_X49Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.285 r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.285    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[12]_i_1_n_0
    SLICE_X49Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.399 r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.399    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[16]_i_1_n_0
    SLICE_X49Y111        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.712 r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.712    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[20]_i_1_n_4
    SLICE_X49Y111        FDRE                                         r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         1.648     8.479    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X49Y111        FDRE                                         r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[23]/C
                         clock pessimism              0.618     9.098    
                         clock uncertainty           -0.072     9.026    
    SLICE_X49Y111        FDRE (Setup_fdre_C_D)        0.062     9.088    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[23]
  -------------------------------------------------------------------
                         required time                          9.088    
                         arrival time                          -6.712    
  -------------------------------------------------------------------
                         slack                                  2.376    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.118%)  route 0.229ns (61.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         0.637    -0.594    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X47Y109        FDRE                                         r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[11]/Q
                         net (fo=2, routed)           0.229    -0.224    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[11]
    SLICE_X50Y109        FDRE                                         r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         0.905    -0.835    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X50Y109        FDRE                                         r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[11]/C
                         clock pessimism              0.500    -0.335    
    SLICE_X50Y109        FDRE (Hold_fdre_C_D)         0.052    -0.283    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[11]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.740%)  route 0.254ns (64.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         0.637    -0.594    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X47Y109        FDRE                                         r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[8]/Q
                         net (fo=2, routed)           0.254    -0.199    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[8]
    SLICE_X50Y109        FDRE                                         r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         0.905    -0.835    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X50Y109        FDRE                                         r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[8]/C
                         clock pessimism              0.500    -0.335    
    SLICE_X50Y109        FDRE (Hold_fdre_C_D)         0.063    -0.272    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[8]
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.141ns (31.637%)  route 0.305ns (68.363%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         0.637    -0.594    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X47Y109        FDRE                                         r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[10]/Q
                         net (fo=2, routed)           0.305    -0.148    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[10]
    SLICE_X50Y109        FDRE                                         r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         0.905    -0.835    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X50Y109        FDRE                                         r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[10]/C
                         clock pessimism              0.500    -0.335    
    SLICE_X50Y109        FDRE (Hold_fdre_C_D)         0.075    -0.260    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[10]
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.141ns (69.096%)  route 0.063ns (30.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         0.635    -0.596    design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X44Y112        FDRE                                         r  design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[25]/Q
                         net (fo=2, routed)           0.063    -0.392    design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[25]
    SLICE_X45Y112        FDRE                                         r  design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         0.906    -0.834    design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X45Y112        FDRE                                         r  design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[25]/C
                         clock pessimism              0.251    -0.583    
    SLICE_X45Y112        FDRE (Hold_fdre_C_D)         0.047    -0.536    design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[25]
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                          -0.392    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.496%)  route 0.065ns (31.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         0.660    -0.571    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X64Y108        FDRE                                         r  design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[10]/Q
                         net (fo=2, routed)           0.065    -0.365    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[10]
    SLICE_X65Y108        FDRE                                         r  design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         0.933    -0.807    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X65Y108        FDRE                                         r  design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[10]/C
                         clock pessimism              0.249    -0.558    
    SLICE_X65Y108        FDRE (Hold_fdre_C_D)         0.046    -0.512    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[10]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.141ns (30.089%)  route 0.328ns (69.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         0.637    -0.594    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X47Y109        FDRE                                         r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[9]/Q
                         net (fo=2, routed)           0.328    -0.125    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[9]
    SLICE_X50Y109        FDRE                                         r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         0.905    -0.835    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X50Y109        FDRE                                         r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[9]/C
                         clock pessimism              0.500    -0.335    
    SLICE_X50Y109        FDRE (Hold_fdre_C_D)         0.060    -0.275    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[9]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.141ns (29.879%)  route 0.331ns (70.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         0.635    -0.596    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X47Y112        FDRE                                         r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[21]/Q
                         net (fo=2, routed)           0.331    -0.124    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[21]
    SLICE_X50Y112        FDRE                                         r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         0.902    -0.838    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X50Y112        FDRE                                         r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[21]/C
                         clock pessimism              0.500    -0.338    
    SLICE_X50Y112        FDRE (Hold_fdre_C_D)         0.059    -0.279    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[21]
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.141ns (29.420%)  route 0.338ns (70.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         0.637    -0.594    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X47Y108        FDRE                                         r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[4]/Q
                         net (fo=2, routed)           0.338    -0.115    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[4]
    SLICE_X50Y109        FDRE                                         r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         0.905    -0.835    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X50Y109        FDRE                                         r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[4]/C
                         clock pessimism              0.500    -0.335    
    SLICE_X50Y109        FDRE (Hold_fdre_C_D)         0.063    -0.272    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[4]
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.557%)  route 0.127ns (47.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         0.636    -0.595    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X47Y111        FDRE                                         r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[18]/Q
                         net (fo=2, routed)           0.127    -0.327    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[18]
    SLICE_X48Y110        FDRE                                         r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         0.908    -0.832    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X48Y110        FDRE                                         r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[18]/C
                         clock pessimism              0.271    -0.561    
    SLICE_X48Y110        FDRE (Hold_fdre_C_D)         0.076    -0.485    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[18]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.549%)  route 0.113ns (44.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         0.657    -0.574    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X64Y113        FDRE                                         r  design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y113        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[31]/Q
                         net (fo=2, routed)           0.113    -0.320    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[31]
    SLICE_X65Y112        FDRE                                         r  design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         0.930    -0.810    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X65Y112        FDRE                                         r  design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[31]/C
                         clock pessimism              0.252    -0.558    
    SLICE_X65Y112        FDRE (Hold_fdre_C_D)         0.078    -0.480    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[31]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.160    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   design_1_i/clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y106    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y108    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y108    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y109    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y109    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y109    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y109    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y110    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y106    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y106    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y108    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y108    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y108    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y108    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y109    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y109    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y109    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y109    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y106    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y106    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y108    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y108    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y108    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y108    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y109    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y109    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y109    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y109    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_1
  To Clock:  clkfbout_design_1_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y18   design_1_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_1
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.103ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.103ns  (required time - arrival time)
  Source:                 design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        10.296ns  (logic 0.642ns (6.236%)  route 9.654ns (93.764%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.633ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.817ns = ( 12.817 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         1.901    -0.815    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X54Y109        FDRE                                         r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y109        FDRE (Prop_fdre_C_Q)         0.518    -0.297 r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[11]/Q
                         net (fo=2, routed)           9.654     9.356    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[11]
    SLICE_X52Y109        LUT4 (Prop_lut4_I1_O)        0.124     9.480 r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/axi_rdata[11]_i_1/O
                         net (fo=1, routed)           0.000     9.480    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/reg_data_out[11]
    SLICE_X52Y109        FDRE                                         r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2441, routed)        1.638    12.817    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y109        FDRE                                         r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[11]/C
                         clock pessimism              0.000    12.817    
                         clock uncertainty           -0.263    12.554    
    SLICE_X52Y109        FDRE (Setup_fdre_C_D)        0.029    12.583    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[11]
  -------------------------------------------------------------------
                         required time                         12.583    
                         arrival time                          -9.480    
  -------------------------------------------------------------------
                         slack                                  3.103    

Slack (MET) :             3.163ns  (required time - arrival time)
  Source:                 design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        10.304ns  (logic 0.642ns (6.231%)  route 9.662ns (93.769%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.701ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.886ns = ( 12.886 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         1.902    -0.814    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X62Y112        FDRE                                         r  design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y112        FDRE (Prop_fdre_C_Q)         0.518    -0.296 r  design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[26]/Q
                         net (fo=2, routed)           9.662     9.365    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[26]
    SLICE_X59Y112        LUT4 (Prop_lut4_I1_O)        0.124     9.489 r  design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/axi_rdata[26]_i_1/O
                         net (fo=1, routed)           0.000     9.489    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/reg_data_out[26]
    SLICE_X59Y112        FDRE                                         r  design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2441, routed)        1.707    12.886    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X59Y112        FDRE                                         r  design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
                         clock pessimism              0.000    12.886    
                         clock uncertainty           -0.263    12.623    
    SLICE_X59Y112        FDRE (Setup_fdre_C_D)        0.029    12.652    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[26]
  -------------------------------------------------------------------
                         required time                         12.652    
                         arrival time                          -9.489    
  -------------------------------------------------------------------
                         slack                                  3.163    

Slack (MET) :             3.270ns  (required time - arrival time)
  Source:                 design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        10.203ns  (logic 0.642ns (6.292%)  route 9.561ns (93.708%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.706ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 12.830 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         1.841    -0.875    design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X46Y110        FDRE                                         r  design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y110        FDRE (Prop_fdre_C_Q)         0.518    -0.357 r  design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[23]/Q
                         net (fo=2, routed)           9.561     9.204    design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[23]
    SLICE_X43Y110        LUT4 (Prop_lut4_I1_O)        0.124     9.328 r  design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/axi_rdata[23]_i_1/O
                         net (fo=1, routed)           0.000     9.328    design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/reg_data_out[23]
    SLICE_X43Y110        FDRE                                         r  design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2441, routed)        1.651    12.830    design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y110        FDRE                                         r  design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[23]/C
                         clock pessimism              0.000    12.830    
                         clock uncertainty           -0.263    12.567    
    SLICE_X43Y110        FDRE (Setup_fdre_C_D)        0.031    12.598    design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[23]
  -------------------------------------------------------------------
                         required time                         12.598    
                         arrival time                          -9.328    
  -------------------------------------------------------------------
                         slack                                  3.270    

Slack (MET) :             3.377ns  (required time - arrival time)
  Source:                 design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        10.022ns  (logic 0.642ns (6.406%)  route 9.380ns (93.594%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.633ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.815ns = ( 12.815 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         1.899    -0.817    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X54Y112        FDRE                                         r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y112        FDRE (Prop_fdre_C_Q)         0.518    -0.299 r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[21]/Q
                         net (fo=2, routed)           9.380     9.080    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[21]
    SLICE_X53Y112        LUT4 (Prop_lut4_I1_O)        0.124     9.204 r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/axi_rdata[21]_i_1/O
                         net (fo=1, routed)           0.000     9.204    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/reg_data_out[21]
    SLICE_X53Y112        FDRE                                         r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2441, routed)        1.636    12.815    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X53Y112        FDRE                                         r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[21]/C
                         clock pessimism              0.000    12.815    
                         clock uncertainty           -0.263    12.552    
    SLICE_X53Y112        FDRE (Setup_fdre_C_D)        0.029    12.581    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[21]
  -------------------------------------------------------------------
                         required time                         12.581    
                         arrival time                          -9.204    
  -------------------------------------------------------------------
                         slack                                  3.377    

Slack (MET) :             3.465ns  (required time - arrival time)
  Source:                 design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        10.006ns  (logic 0.773ns (7.725%)  route 9.233ns (92.275%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.706ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.885ns = ( 12.885 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         1.896    -0.820    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X54Y115        FDRE                                         r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y115        FDRE (Prop_fdre_C_Q)         0.478    -0.342 r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[25]/Q
                         net (fo=1, routed)           9.233     8.891    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s[25]
    SLICE_X57Y113        LUT4 (Prop_lut4_I0_O)        0.295     9.186 r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/axi_rdata[25]_i_1/O
                         net (fo=1, routed)           0.000     9.186    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/reg_data_out[25]
    SLICE_X57Y113        FDRE                                         r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2441, routed)        1.706    12.885    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X57Y113        FDRE                                         r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[25]/C
                         clock pessimism              0.000    12.885    
                         clock uncertainty           -0.263    12.622    
    SLICE_X57Y113        FDRE (Setup_fdre_C_D)        0.029    12.651    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[25]
  -------------------------------------------------------------------
                         required time                         12.651    
                         arrival time                          -9.186    
  -------------------------------------------------------------------
                         slack                                  3.465    

Slack (MET) :             3.492ns  (required time - arrival time)
  Source:                 design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        9.980ns  (logic 0.580ns (5.812%)  route 9.400ns (94.188%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.706ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.828ns = ( 12.828 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         1.839    -0.877    design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X43Y112        FDRE                                         r  design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y112        FDRE (Prop_fdre_C_Q)         0.456    -0.421 r  design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[30]/Q
                         net (fo=1, routed)           9.400     8.978    design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s[30]
    SLICE_X41Y112        LUT4 (Prop_lut4_I0_O)        0.124     9.102 r  design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/axi_rdata[30]_i_1/O
                         net (fo=1, routed)           0.000     9.102    design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/reg_data_out[30]
    SLICE_X41Y112        FDRE                                         r  design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2441, routed)        1.649    12.828    design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y112        FDRE                                         r  design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[30]/C
                         clock pessimism              0.000    12.828    
                         clock uncertainty           -0.263    12.565    
    SLICE_X41Y112        FDRE (Setup_fdre_C_D)        0.029    12.594    design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[30]
  -------------------------------------------------------------------
                         required time                         12.594    
                         arrival time                          -9.102    
  -------------------------------------------------------------------
                         slack                                  3.492    

Slack (MET) :             3.522ns  (required time - arrival time)
  Source:                 design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        9.950ns  (logic 0.580ns (5.829%)  route 9.370ns (94.171%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.705ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.817ns = ( 12.817 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         1.829    -0.887    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X53Y109        FDRE                                         r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y109        FDRE (Prop_fdre_C_Q)         0.456    -0.431 r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[8]/Q
                         net (fo=1, routed)           9.370     8.939    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s[8]
    SLICE_X52Y109        LUT4 (Prop_lut4_I0_O)        0.124     9.063 r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/axi_rdata[8]_i_1/O
                         net (fo=1, routed)           0.000     9.063    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/reg_data_out[8]
    SLICE_X52Y109        FDRE                                         r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2441, routed)        1.638    12.817    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y109        FDRE                                         r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
                         clock pessimism              0.000    12.817    
                         clock uncertainty           -0.263    12.554    
    SLICE_X52Y109        FDRE (Setup_fdre_C_D)        0.031    12.585    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[8]
  -------------------------------------------------------------------
                         required time                         12.585    
                         arrival time                          -9.063    
  -------------------------------------------------------------------
                         slack                                  3.522    

Slack (MET) :             3.601ns  (required time - arrival time)
  Source:                 design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        9.871ns  (logic 0.642ns (6.504%)  route 9.229ns (93.496%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.893ns = ( 12.893 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         1.906    -0.810    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X62Y106        FDRE                                         r  design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y106        FDRE (Prop_fdre_C_Q)         0.518    -0.292 r  design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[0]/Q
                         net (fo=2, routed)           9.229     8.937    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[0]
    SLICE_X63Y106        LUT4 (Prop_lut4_I1_O)        0.124     9.061 r  design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     9.061    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X63Y106        FDRE                                         r  design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2441, routed)        1.714    12.893    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X63Y106        FDRE                                         r  design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.000    12.893    
                         clock uncertainty           -0.263    12.630    
    SLICE_X63Y106        FDRE (Setup_fdre_C_D)        0.032    12.662    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         12.662    
                         arrival time                          -9.061    
  -------------------------------------------------------------------
                         slack                                  3.601    

Slack (MET) :             3.622ns  (required time - arrival time)
  Source:                 design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        9.850ns  (logic 0.715ns (7.259%)  route 9.135ns (92.741%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.828ns = ( 12.828 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         1.841    -0.875    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X48Y107        FDRE                                         r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y107        FDRE (Prop_fdre_C_Q)         0.419    -0.456 r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[6]/Q
                         net (fo=1, routed)           9.135     8.679    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s[6]
    SLICE_X48Y109        LUT4 (Prop_lut4_I0_O)        0.296     8.975 r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/axi_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000     8.975    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/reg_data_out[6]
    SLICE_X48Y109        FDRE                                         r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2441, routed)        1.649    12.828    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y109        FDRE                                         r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
                         clock pessimism              0.000    12.828    
                         clock uncertainty           -0.263    12.565    
    SLICE_X48Y109        FDRE (Setup_fdre_C_D)        0.032    12.597    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         12.597    
                         arrival time                          -8.975    
  -------------------------------------------------------------------
                         slack                                  3.622    

Slack (MET) :             3.680ns  (required time - arrival time)
  Source:                 design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        9.794ns  (logic 0.642ns (6.555%)  route 9.152ns (93.445%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.706ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.828ns = ( 12.828 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         1.839    -0.877    design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X46Y112        FDRE                                         r  design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y112        FDRE (Prop_fdre_C_Q)         0.518    -0.359 r  design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[28]/Q
                         net (fo=2, routed)           9.152     8.792    design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[28]
    SLICE_X45Y111        LUT4 (Prop_lut4_I1_O)        0.124     8.916 r  design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/axi_rdata[28]_i_1/O
                         net (fo=1, routed)           0.000     8.916    design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/reg_data_out[28]
    SLICE_X45Y111        FDRE                                         r  design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2441, routed)        1.649    12.828    design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y111        FDRE                                         r  design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[28]/C
                         clock pessimism              0.000    12.828    
                         clock uncertainty           -0.263    12.565    
    SLICE_X45Y111        FDRE (Setup_fdre_C_D)        0.031    12.596    design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[28]
  -------------------------------------------------------------------
                         required time                         12.596    
                         arrival time                          -8.916    
  -------------------------------------------------------------------
                         slack                                  3.680    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.251ns  (logic 0.576ns (10.970%)  route 4.675ns (89.030%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.656ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.195ns
    Source Clock Delay      (SCD):    -1.461ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         1.708    -1.461    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X57Y111        FDRE                                         r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y111        FDRE (Prop_fdre_C_Q)         0.337    -1.124 r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[18]/Q
                         net (fo=1, routed)           4.675     3.551    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s[18]
    SLICE_X56Y111        LUT4 (Prop_lut4_I0_O)        0.239     3.790 r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/axi_rdata[18]_i_1/O
                         net (fo=1, routed)           0.000     3.790    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/reg_data_out[18]
    SLICE_X56Y111        FDRE                                         r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2441, routed)        1.901     3.195    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X56Y111        FDRE                                         r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[18]/C
                         clock pessimism              0.000     3.195    
                         clock uncertainty            0.263     3.458    
    SLICE_X56Y111        FDRE (Hold_fdre_C_D)         0.270     3.728    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[18]
  -------------------------------------------------------------------
                         required time                         -3.728    
                         arrival time                           3.790    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.257ns  (logic 0.518ns (9.854%)  route 4.739ns (90.146%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.655ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.198ns
    Source Clock Delay      (SCD):    -1.457ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         1.712    -1.457    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X62Y109        FDRE                                         r  design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y109        FDRE (Prop_fdre_C_Q)         0.418    -1.039 r  design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[15]/Q
                         net (fo=2, routed)           4.739     3.700    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[15]
    SLICE_X63Y109        LUT4 (Prop_lut4_I1_O)        0.100     3.800 r  design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/axi_rdata[15]_i_1/O
                         net (fo=1, routed)           0.000     3.800    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/reg_data_out[15]
    SLICE_X63Y109        FDRE                                         r  design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2441, routed)        1.904     3.198    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X63Y109        FDRE                                         r  design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[15]/C
                         clock pessimism              0.000     3.198    
                         clock uncertainty            0.263     3.461    
    SLICE_X63Y109        FDRE (Hold_fdre_C_D)         0.270     3.731    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.731    
                         arrival time                           3.800    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.257ns  (logic 0.518ns (9.854%)  route 4.739ns (90.146%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.654ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.136ns
    Source Clock Delay      (SCD):    -1.518ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         1.651    -1.518    design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X46Y108        FDRE                                         r  design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y108        FDRE (Prop_fdre_C_Q)         0.418    -1.100 r  design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[14]/Q
                         net (fo=2, routed)           4.739     3.639    design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[14]
    SLICE_X45Y107        LUT4 (Prop_lut4_I1_O)        0.100     3.739 r  design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/axi_rdata[14]_i_1/O
                         net (fo=1, routed)           0.000     3.739    design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/reg_data_out[14]
    SLICE_X45Y107        FDRE                                         r  design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2441, routed)        1.842     3.136    design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y107        FDRE                                         r  design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[14]/C
                         clock pessimism              0.000     3.136    
                         clock uncertainty            0.263     3.399    
    SLICE_X45Y107        FDRE (Hold_fdre_C_D)         0.269     3.668    design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.668    
                         arrival time                           3.739    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.265ns  (logic 0.518ns (9.839%)  route 4.747ns (90.161%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.654ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.194ns
    Source Clock Delay      (SCD):    -1.460ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         1.709    -1.460    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X62Y113        FDRE                                         r  design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y113        FDRE (Prop_fdre_C_Q)         0.418    -1.042 r  design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[28]/Q
                         net (fo=2, routed)           4.747     3.705    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[28]
    SLICE_X59Y112        LUT4 (Prop_lut4_I1_O)        0.100     3.805 r  design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/axi_rdata[28]_i_1/O
                         net (fo=1, routed)           0.000     3.805    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/reg_data_out[28]
    SLICE_X59Y112        FDRE                                         r  design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2441, routed)        1.900     3.194    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X59Y112        FDRE                                         r  design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[28]/C
                         clock pessimism              0.000     3.194    
                         clock uncertainty            0.263     3.457    
    SLICE_X59Y112        FDRE (Hold_fdre_C_D)         0.270     3.727    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[28]
  -------------------------------------------------------------------
                         required time                         -3.727    
                         arrival time                           3.805    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.270ns  (logic 0.518ns (9.829%)  route 4.752ns (90.171%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.655ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.137ns
    Source Clock Delay      (SCD):    -1.518ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         1.651    -1.518    design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X46Y107        FDRE                                         r  design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        FDRE (Prop_fdre_C_Q)         0.418    -1.100 r  design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[10]/Q
                         net (fo=2, routed)           4.752     3.652    design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[10]
    SLICE_X47Y106        LUT4 (Prop_lut4_I1_O)        0.100     3.752 r  design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/axi_rdata[10]_i_1/O
                         net (fo=1, routed)           0.000     3.752    design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/reg_data_out[10]
    SLICE_X47Y106        FDRE                                         r  design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2441, routed)        1.843     3.137    design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y106        FDRE                                         r  design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
                         clock pessimism              0.000     3.137    
                         clock uncertainty            0.263     3.400    
    SLICE_X47Y106        FDRE (Hold_fdre_C_D)         0.269     3.669    design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.669    
                         arrival time                           3.752    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.277ns  (logic 0.576ns (10.916%)  route 4.701ns (89.084%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.654ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.131ns
    Source Clock Delay      (SCD):    -1.523ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         1.646    -1.523    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X48Y114        FDRE                                         r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y114        FDRE (Prop_fdre_C_Q)         0.337    -1.186 r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[27]/Q
                         net (fo=1, routed)           4.701     3.515    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s[27]
    SLICE_X48Y113        LUT4 (Prop_lut4_I0_O)        0.239     3.754 r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/axi_rdata[27]_i_1/O
                         net (fo=1, routed)           0.000     3.754    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/reg_data_out[27]
    SLICE_X48Y113        FDRE                                         r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2441, routed)        1.837     3.131    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y113        FDRE                                         r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[27]/C
                         clock pessimism              0.000     3.131    
                         clock uncertainty            0.263     3.394    
    SLICE_X48Y113        FDRE (Hold_fdre_C_D)         0.270     3.664    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[27]
  -------------------------------------------------------------------
                         required time                         -3.664    
                         arrival time                           3.754    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.281ns  (logic 0.518ns (9.808%)  route 4.763ns (90.192%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.657ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.193ns
    Source Clock Delay      (SCD):    -1.464ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         1.705    -1.464    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X54Y113        FDRE                                         r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y113        FDRE (Prop_fdre_C_Q)         0.418    -1.046 r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[27]/Q
                         net (fo=2, routed)           4.763     3.718    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[27]
    SLICE_X57Y113        LUT4 (Prop_lut4_I1_O)        0.100     3.818 r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/axi_rdata[27]_i_1/O
                         net (fo=1, routed)           0.000     3.818    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/reg_data_out[27]
    SLICE_X57Y113        FDRE                                         r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2441, routed)        1.899     3.193    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X57Y113        FDRE                                         r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[27]/C
                         clock pessimism              0.000     3.193    
                         clock uncertainty            0.263     3.456    
    SLICE_X57Y113        FDRE (Hold_fdre_C_D)         0.270     3.726    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[27]
  -------------------------------------------------------------------
                         required time                         -3.726    
                         arrival time                           3.818    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.282ns  (logic 0.467ns (8.842%)  route 4.815ns (91.158%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.654ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.124ns
    Source Clock Delay      (SCD):    -1.530ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         1.639    -1.530    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X52Y108        FDRE                                         r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y108        FDRE (Prop_fdre_C_Q)         0.367    -1.163 r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[0]/Q
                         net (fo=1, routed)           4.815     3.652    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s[0]
    SLICE_X52Y107        LUT4 (Prop_lut4_I0_O)        0.100     3.752 r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     3.752    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X52Y107        FDRE                                         r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2441, routed)        1.830     3.124    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y107        FDRE                                         r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.000     3.124    
                         clock uncertainty            0.263     3.387    
    SLICE_X52Y107        FDRE (Hold_fdre_C_D)         0.270     3.657    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.657    
                         arrival time                           3.752    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.284ns  (logic 0.467ns (8.838%)  route 4.817ns (91.162%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.654ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.131ns
    Source Clock Delay      (SCD):    -1.523ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         1.646    -1.523    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X49Y113        FDRE                                         r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y113        FDRE (Prop_fdre_C_Q)         0.367    -1.156 r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[29]/Q
                         net (fo=2, routed)           4.817     3.661    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[29]
    SLICE_X49Y114        LUT4 (Prop_lut4_I1_O)        0.100     3.761 r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/axi_rdata[29]_i_1/O
                         net (fo=1, routed)           0.000     3.761    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/reg_data_out[29]
    SLICE_X49Y114        FDRE                                         r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2441, routed)        1.837     3.131    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y114        FDRE                                         r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[29]/C
                         clock pessimism              0.000     3.131    
                         clock uncertainty            0.263     3.394    
    SLICE_X49Y114        FDRE (Hold_fdre_C_D)         0.270     3.664    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[29]
  -------------------------------------------------------------------
                         required time                         -3.664    
                         arrival time                           3.761    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.289ns  (logic 0.518ns (9.794%)  route 4.771ns (90.206%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.654ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.135ns
    Source Clock Delay      (SCD):    -1.519ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         1.650    -1.519    design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X46Y110        FDRE                                         r  design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y110        FDRE (Prop_fdre_C_Q)         0.418    -1.101 r  design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[21]/Q
                         net (fo=2, routed)           4.771     3.670    design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[21]
    SLICE_X45Y110        LUT4 (Prop_lut4_I1_O)        0.100     3.770 r  design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/axi_rdata[21]_i_1/O
                         net (fo=1, routed)           0.000     3.770    design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/reg_data_out[21]
    SLICE_X45Y110        FDRE                                         r  design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2441, routed)        1.841     3.135    design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y110        FDRE                                         r  design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[21]/C
                         clock pessimism              0.000     3.135    
                         clock uncertainty            0.263     3.398    
    SLICE_X45Y110        FDRE (Hold_fdre_C_D)         0.269     3.667    design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[21]
  -------------------------------------------------------------------
                         required time                         -3.667    
                         arrival time                           3.770    
  -------------------------------------------------------------------
                         slack                                  0.103    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sws_2bits_tri_i[1]
                            (input port)
  Destination:            design_1_i/gpio_btns_sws/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.774ns  (logic 1.533ns (26.541%)  route 4.242ns (73.459%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  sws_2bits_tri_i[1] (IN)
                         net (fo=0)                   0.000     0.000    sws_2bits_tri_i[1]
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  sws_2bits_tri_i_IBUF[1]_inst/O
                         net (fo=1, routed)           4.242     5.774    design_1_i/gpio_btns_sws/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[1]
    SLICE_X45Y87         FDRE                                         r  design_1_i/gpio_btns_sws/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2441, routed)        1.474     2.653    design_1_i/gpio_btns_sws/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X45Y87         FDRE                                         r  design_1_i/gpio_btns_sws/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 sws_2bits_tri_i[0]
                            (input port)
  Destination:            design_1_i/gpio_btns_sws/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.766ns  (logic 1.542ns (26.747%)  route 4.224ns (73.253%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.651ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  sws_2bits_tri_i[0] (IN)
                         net (fo=0)                   0.000     0.000    sws_2bits_tri_i[0]
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  sws_2bits_tri_i_IBUF[0]_inst/O
                         net (fo=1, routed)           4.224     5.766    design_1_i/gpio_btns_sws/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[0]
    SLICE_X46Y84         FDRE                                         r  design_1_i/gpio_btns_sws/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2441, routed)        1.472     2.651    design_1_i/gpio_btns_sws/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X46Y84         FDRE                                         r  design_1_i/gpio_btns_sws/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btns_4bits_tri_i[3]
                            (input port)
  Destination:            design_1_i/gpio_btns_sws/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.678ns  (logic 1.508ns (26.550%)  route 4.171ns (73.450%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.652ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  btns_4bits_tri_i[3] (IN)
                         net (fo=0)                   0.000     0.000    btns_4bits_tri_i[3]
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  btns_4bits_tri_i_IBUF[3]_inst/O
                         net (fo=1, routed)           4.171     5.678    design_1_i/gpio_btns_sws/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[3]
    SLICE_X44Y86         FDRE                                         r  design_1_i/gpio_btns_sws/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2441, routed)        1.473     2.652    design_1_i/gpio_btns_sws/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X44Y86         FDRE                                         r  design_1_i/gpio_btns_sws/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btns_4bits_tri_i[2]
                            (input port)
  Destination:            design_1_i/gpio_btns_sws/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.657ns  (logic 1.513ns (26.746%)  route 4.144ns (73.254%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.655ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L20                                               0.000     0.000 r  btns_4bits_tri_i[2] (IN)
                         net (fo=0)                   0.000     0.000    btns_4bits_tri_i[2]
    L20                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  btns_4bits_tri_i_IBUF[2]_inst/O
                         net (fo=1, routed)           4.144     5.657    design_1_i/gpio_btns_sws/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[2]
    SLICE_X43Y88         FDRE                                         r  design_1_i/gpio_btns_sws/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2441, routed)        1.476     2.655    design_1_i/gpio_btns_sws/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X43Y88         FDRE                                         r  design_1_i/gpio_btns_sws/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btns_4bits_tri_i[0]
                            (input port)
  Destination:            design_1_i/gpio_btns_sws/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.505ns  (logic 1.463ns (26.585%)  route 4.041ns (73.415%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  btns_4bits_tri_i[0] (IN)
                         net (fo=0)                   0.000     0.000    btns_4bits_tri_i[0]
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btns_4bits_tri_i_IBUF[0]_inst/O
                         net (fo=1, routed)           4.041     5.505    design_1_i/gpio_btns_sws/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[0]
    SLICE_X43Y89         FDRE                                         r  design_1_i/gpio_btns_sws/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2441, routed)        1.477     2.656    design_1_i/gpio_btns_sws/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X43Y89         FDRE                                         r  design_1_i/gpio_btns_sws/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 rgb_led_tri_io[3]
                            (input port)
  Destination:            design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.289ns  (logic 1.445ns (27.332%)  route 3.843ns (72.668%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.720ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G14                                               0.000     0.000 r  rgb_led_tri_io[3] (INOUT)
                         net (fo=1, unset)            0.000     0.000    rgb_led_tri_iobuf_3/IO
    G14                  IBUF (Prop_ibuf_I_O)         1.445     1.445 r  rgb_led_tri_iobuf_3/IBUF/O
                         net (fo=1, routed)           3.843     5.289    design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[3]
    SLICE_X66Y94         FDRE                                         r  design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2441, routed)        1.541     2.720    design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X66Y94         FDRE                                         r  design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btns_4bits_tri_i[1]
                            (input port)
  Destination:            design_1_i/gpio_btns_sws/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.260ns  (logic 1.464ns (27.833%)  route 3.796ns (72.167%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  btns_4bits_tri_i[1] (IN)
                         net (fo=0)                   0.000     0.000    btns_4bits_tri_i[1]
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  btns_4bits_tri_i_IBUF[1]_inst/O
                         net (fo=1, routed)           3.796     5.260    design_1_i/gpio_btns_sws/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[1]
    SLICE_X44Y87         FDRE                                         r  design_1_i/gpio_btns_sws/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2441, routed)        1.474     2.653    design_1_i/gpio_btns_sws/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X44Y87         FDRE                                         r  design_1_i/gpio_btns_sws/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 rgb_led_tri_io[1]
                            (input port)
  Destination:            design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.537ns  (logic 1.458ns (32.136%)  route 3.079ns (67.864%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.717ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G17                                               0.000     0.000 r  rgb_led_tri_io[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    rgb_led_tri_iobuf_1/IO
    G17                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  rgb_led_tri_iobuf_1/IBUF/O
                         net (fo=1, routed)           3.079     4.537    design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[1]
    SLICE_X62Y89         FDRE                                         r  design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2441, routed)        1.538     2.717    design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X62Y89         FDRE                                         r  design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 rgb_led_tri_io[2]
                            (input port)
  Destination:            design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.322ns  (logic 1.520ns (35.170%)  route 2.802ns (64.830%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.719ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  rgb_led_tri_io[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    rgb_led_tri_iobuf_2/IO
    N15                  IBUF (Prop_ibuf_I_O)         1.520     1.520 r  rgb_led_tri_iobuf_2/IBUF/O
                         net (fo=1, routed)           2.802     4.322    design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[2]
    SLICE_X65Y92         FDRE                                         r  design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2441, routed)        1.540     2.719    design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X65Y92         FDRE                                         r  design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 rgb_led_tri_io[0]
                            (input port)
  Destination:            design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.316ns  (logic 1.517ns (35.157%)  route 2.798ns (64.843%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.719ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L15                                               0.000     0.000 r  rgb_led_tri_io[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    rgb_led_tri_iobuf_0/IO
    L15                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  rgb_led_tri_iobuf_0/IBUF/O
                         net (fo=1, routed)           2.798     4.316    design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[0]
    SLICE_X66Y92         FDRE                                         r  design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2441, routed)        1.540     2.719    design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X66Y92         FDRE                                         r  design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.121ns  (logic 0.045ns (4.015%)  route 1.076ns (95.985%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.076     1.076    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X51Y118        LUT1 (Prop_lut1_I0_O)        0.045     1.121 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.121    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X51Y118        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2441, routed)        0.897     1.263    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X51Y118        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 leds_4bits_tri_io[0]
                            (input port)
  Destination:            design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.331ns  (logic 0.243ns (18.248%)  route 1.088ns (81.752%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.212ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R14                                               0.000     0.000 r  leds_4bits_tri_io[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    leds_4bits_tri_iobuf_0/IO
    R14                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  leds_4bits_tri_iobuf_0/IBUF/O
                         net (fo=1, routed)           1.088     1.331    design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[0]
    SLICE_X61Y88         FDRE                                         r  design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2441, routed)        0.846     1.212    design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X61Y88         FDRE                                         r  design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 leds_4bits_tri_io[1]
                            (input port)
  Destination:            design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.358ns  (logic 0.270ns (19.889%)  route 1.088ns (80.111%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.212ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  leds_4bits_tri_io[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    leds_4bits_tri_iobuf_1/IO
    P14                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  leds_4bits_tri_iobuf_1/IBUF/O
                         net (fo=1, routed)           1.088     1.358    design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[1]
    SLICE_X61Y89         FDRE                                         r  design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2441, routed)        0.846     1.212    design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X61Y89         FDRE                                         r  design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 rgb_led_tri_io[4]
                            (input port)
  Destination:            design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.452ns  (logic 0.308ns (21.193%)  route 1.144ns (78.807%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L14                                               0.000     0.000 r  rgb_led_tri_io[4] (INOUT)
                         net (fo=1, unset)            0.000     0.000    rgb_led_tri_iobuf_4/IO
    L14                  IBUF (Prop_ibuf_I_O)         0.308     0.308 r  rgb_led_tri_iobuf_4/IBUF/O
                         net (fo=1, routed)           1.144     1.452    design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[4]
    SLICE_X63Y91         FDRE                                         r  design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2441, routed)        0.847     1.213    design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X63Y91         FDRE                                         r  design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 rgb_led_tri_io[5]
                            (input port)
  Destination:            design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.461ns  (logic 0.295ns (20.212%)  route 1.166ns (79.788%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rgb_led_tri_io[5] (INOUT)
                         net (fo=1, unset)            0.000     0.000    rgb_led_tri_iobuf_5/IO
    M15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  rgb_led_tri_iobuf_5/IBUF/O
                         net (fo=1, routed)           1.166     1.461    design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[5]
    SLICE_X64Y94         FDRE                                         r  design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2441, routed)        0.848     1.214    design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X64Y94         FDRE                                         r  design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 leds_4bits_tri_io[2]
                            (input port)
  Destination:            design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.490ns  (logic 0.285ns (19.128%)  route 1.205ns (80.872%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  leds_4bits_tri_io[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    leds_4bits_tri_iobuf_2/IO
    N16                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  leds_4bits_tri_iobuf_2/IBUF/O
                         net (fo=1, routed)           1.205     1.490    design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[2]
    SLICE_X66Y93         FDRE                                         r  design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2441, routed)        0.848     1.214    design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X66Y93         FDRE                                         r  design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 leds_4bits_tri_io[3]
                            (input port)
  Destination:            design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.521ns  (logic 0.294ns (19.300%)  route 1.227ns (80.700%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M14                                               0.000     0.000 r  leds_4bits_tri_io[3] (INOUT)
                         net (fo=1, unset)            0.000     0.000    leds_4bits_tri_iobuf_3/IO
    M14                  IBUF (Prop_ibuf_I_O)         0.294     0.294 r  leds_4bits_tri_iobuf_3/IBUF/O
                         net (fo=1, routed)           1.227     1.521    design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[3]
    SLICE_X57Y94         FDRE                                         r  design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2441, routed)        0.847     1.213    design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X57Y94         FDRE                                         r  design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 rgb_led_tri_io[0]
                            (input port)
  Destination:            design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.593ns  (logic 0.285ns (17.873%)  route 1.308ns (82.127%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L15                                               0.000     0.000 r  rgb_led_tri_io[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    rgb_led_tri_iobuf_0/IO
    L15                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  rgb_led_tri_iobuf_0/IBUF/O
                         net (fo=1, routed)           1.308     1.593    design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[0]
    SLICE_X66Y92         FDRE                                         r  design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2441, routed)        0.847     1.213    design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X66Y92         FDRE                                         r  design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 rgb_led_tri_io[2]
                            (input port)
  Destination:            design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.614ns  (logic 0.288ns (17.822%)  route 1.326ns (82.178%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  rgb_led_tri_io[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    rgb_led_tri_iobuf_2/IO
    N15                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  rgb_led_tri_iobuf_2/IBUF/O
                         net (fo=1, routed)           1.326     1.614    design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[2]
    SLICE_X65Y92         FDRE                                         r  design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2441, routed)        0.847     1.213    design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X65Y92         FDRE                                         r  design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 rgb_led_tri_io[1]
                            (input port)
  Destination:            design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.650ns  (logic 0.226ns (13.703%)  route 1.424ns (86.297%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.212ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G17                                               0.000     0.000 r  rgb_led_tri_io[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    rgb_led_tri_iobuf_1/IO
    G17                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  rgb_led_tri_iobuf_1/IBUF/O
                         net (fo=1, routed)           1.424     1.650    design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[1]
    SLICE_X62Y89         FDRE                                         r  design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2441, routed)        0.846     1.212    design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X62Y89         FDRE                                         r  design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/HC_SR04_IP_0/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/sonar_trig_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sonar_trig_1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.732ns  (logic 4.045ns (52.315%)  route 3.687ns (47.685%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2441, routed)        1.644     7.938    design_1_i/HC_SR04_IP_0/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X47Y84         FDRE                                         r  design_1_i/HC_SR04_IP_0/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/sonar_trig_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y84         FDRE (Prop_fdre_C_Q)         0.459     8.397 r  design_1_i/HC_SR04_IP_0/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/sonar_trig_reg/Q
                         net (fo=2, routed)           3.687    12.084    sonar_trig_1_OBUF
    W13                  OBUF (Prop_obuf_I_O)         3.586    15.670 r  sonar_trig_1_OBUF_inst/O
                         net (fo=0)                   0.000    15.670    sonar_trig_1
    W13                                                               r  sonar_trig_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HC_SR04_IP_1/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/sonar_trig_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sonar_trig_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.615ns  (logic 4.060ns (53.316%)  route 3.555ns (46.684%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2441, routed)        1.631     7.925    design_1_i/HC_SR04_IP_1/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X53Y83         FDRE                                         r  design_1_i/HC_SR04_IP_1/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/sonar_trig_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y83         FDRE (Prop_fdre_C_Q)         0.459     8.384 r  design_1_i/HC_SR04_IP_1/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/sonar_trig_reg/Q
                         net (fo=2, routed)           3.555    11.939    sonar_trig_0_OBUF
    V12                  OBUF (Prop_obuf_I_O)         3.601    15.540 r  sonar_trig_0_OBUF_inst/O
                         net (fo=0)                   0.000    15.540    sonar_trig_0
    V12                                                               r  sonar_trig_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.gpio2_OE_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led_tri_io[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.777ns  (logic 4.034ns (45.954%)  route 4.744ns (54.046%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2441, routed)        1.714     3.008    design_1_i/gpio_leds_rgb/U0/gpio_core_1/s_axi_aclk
    SLICE_X62Y93         FDSE                                         r  design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.gpio2_OE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y93         FDSE (Prop_fdse_C_Q)         0.518     3.526 f  design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.gpio2_OE_reg[2]/Q
                         net (fo=3, routed)           4.744     8.270    rgb_led_tri_iobuf_3/T
    G14                  OBUFT (TriStatE_obuft_T_O)
                                                      3.516    11.785 r  rgb_led_tri_iobuf_3/OBUFT/O
                         net (fo=1, unset)            0.000    11.785    rgb_led_tri_io[3]
    G14                                                               r  rgb_led_tri_io[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_timer_0/U0/TC_CORE_I/PWM_FF_I/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm0_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.290ns  (logic 4.111ns (49.590%)  route 4.179ns (50.410%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2441, routed)        1.652     2.946    design_1_i/axi_timer_0/U0/TC_CORE_I/s_axi_aclk
    SLICE_X37Y93         FDRE                                         r  design_1_i/axi_timer_0/U0/TC_CORE_I/PWM_FF_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y93         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  design_1_i/axi_timer_0/U0/TC_CORE_I/PWM_FF_I/Q
                         net (fo=2, routed)           4.179     7.581    pwm0_0_OBUF
    W14                  OBUF (Prop_obuf_I_O)         3.655    11.236 r  pwm0_0_OBUF_inst/O
                         net (fo=0)                   0.000    11.236    pwm0_0
    W14                                                               r  pwm0_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.gpio2_OE_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led_tri_io[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.963ns  (logic 4.178ns (52.471%)  route 3.785ns (47.529%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2441, routed)        1.714     3.008    design_1_i/gpio_leds_rgb/U0/gpio_core_1/s_axi_aclk
    SLICE_X62Y93         FDSE                                         r  design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.gpio2_OE_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y93         FDSE (Prop_fdse_C_Q)         0.478     3.486 f  design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.gpio2_OE_reg[4]/Q
                         net (fo=3, routed)           3.785     7.271    rgb_led_tri_iobuf_1/T
    G17                  OBUFT (TriStatE_obuft_T_O)
                                                      3.700    10.971 r  rgb_led_tri_iobuf_1/OBUFT/O
                         net (fo=1, unset)            0.000    10.971    rgb_led_tri_io[1]
    G17                                                               r  rgb_led_tri_io[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_timer_1/U0/TC_CORE_I/PWM_FF_I/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm0_1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.914ns  (logic 4.100ns (51.799%)  route 3.815ns (48.201%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2441, routed)        1.648     2.942    design_1_i/axi_timer_1/U0/TC_CORE_I/s_axi_aclk
    SLICE_X45Y88         FDRE                                         r  design_1_i/axi_timer_1/U0/TC_CORE_I/PWM_FF_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  design_1_i/axi_timer_1/U0/TC_CORE_I/PWM_FF_I/Q
                         net (fo=2, routed)           3.815     7.213    pwm0_1_OBUF
    Y14                  OBUF (Prop_obuf_I_O)         3.644    10.856 r  pwm0_1_OBUF_inst/O
                         net (fo=0)                   0.000    10.856    pwm0_1
    Y14                                                               r  pwm0_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.gpio2_OE_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led_tri_io[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.660ns  (logic 4.129ns (53.902%)  route 3.531ns (46.098%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2441, routed)        1.714     3.008    design_1_i/gpio_leds_rgb/U0/gpio_core_1/s_axi_aclk
    SLICE_X62Y93         FDSE                                         r  design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.gpio2_OE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y93         FDSE (Prop_fdse_C_Q)         0.518     3.526 f  design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.gpio2_OE_reg[1]/Q
                         net (fo=3, routed)           3.531     7.057    rgb_led_tri_iobuf_4/T
    L14                  OBUFT (TriStatE_obuft_T_O)
                                                      3.611    10.668 r  rgb_led_tri_iobuf_4/OBUFT/O
                         net (fo=1, unset)            0.000    10.668    rgb_led_tri_io[4]
    L14                                                               r  rgb_led_tri_io[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.gpio2_OE_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led_tri_io[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.619ns  (logic 4.239ns (55.642%)  route 3.380ns (44.358%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2441, routed)        1.714     3.008    design_1_i/gpio_leds_rgb/U0/gpio_core_1/s_axi_aclk
    SLICE_X62Y93         FDSE                                         r  design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.gpio2_OE_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y93         FDSE (Prop_fdse_C_Q)         0.478     3.486 f  design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.gpio2_OE_reg[5]/Q
                         net (fo=3, routed)           3.380     6.866    rgb_led_tri_iobuf_0/T
    L15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.761    10.627 r  rgb_led_tri_iobuf_0/OBUFT/O
                         net (fo=1, unset)            0.000    10.627    rgb_led_tri_io[0]
    L15                                                               r  rgb_led_tri_io[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_4bits_tri_io[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.531ns  (logic 4.099ns (54.428%)  route 3.432ns (45.572%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2441, routed)        1.713     3.007    design_1_i/gpio_leds_rgb/U0/gpio_core_1/s_axi_aclk
    SLICE_X62Y92         FDRE                                         r  design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y92         FDRE (Prop_fdre_C_Q)         0.518     3.525 r  design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=2, routed)           3.432     6.957    leds_4bits_tri_iobuf_3/I
    M14                  OBUFT (Prop_obuft_I_O)       3.581    10.538 r  leds_4bits_tri_iobuf_3/OBUFT/O
                         net (fo=1, unset)            0.000    10.538    leds_4bits_tri_io[3]
    M14                                                               r  leds_4bits_tri_io[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_4bits_tri_io[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.529ns  (logic 4.090ns (54.330%)  route 3.438ns (45.670%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2441, routed)        1.713     3.007    design_1_i/gpio_leds_rgb/U0/gpio_core_1/s_axi_aclk
    SLICE_X62Y92         FDRE                                         r  design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y92         FDRE (Prop_fdre_C_Q)         0.518     3.525 r  design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=2, routed)           3.438     6.963    leds_4bits_tri_iobuf_2/I
    N16                  OBUFT (Prop_obuft_I_O)       3.572    10.536 r  leds_4bits_tri_iobuf_2/OBUFT/O
                         net (fo=1, unset)            0.000    10.536    leds_4bits_tri_io[2]
    N16                                                               r  leds_4bits_tri_io[2] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.gpio_OE_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_4bits_tri_io[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.143ns  (logic 0.965ns (45.037%)  route 1.178ns (54.963%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2441, routed)        0.578     0.914    design_1_i/gpio_leds_rgb/U0/gpio_core_1/s_axi_aclk
    SLICE_X64Y92         FDSE                                         r  design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.gpio_OE_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y92         FDSE (Prop_fdse_C_Q)         0.141     1.055 r  design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.gpio_OE_reg[3]/Q
                         net (fo=3, routed)           1.178     2.232    leds_4bits_tri_iobuf_0/T
    R14                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.056 r  leds_4bits_tri_iobuf_0/OBUFT/O
                         net (fo=1, unset)            0.000     3.056    leds_4bits_tri_io[0]
    R14                                                               r  leds_4bits_tri_io[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.gpio_OE_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_4bits_tri_io[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.290ns  (logic 0.965ns (42.147%)  route 1.325ns (57.853%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2441, routed)        0.578     0.914    design_1_i/gpio_leds_rgb/U0/gpio_core_1/s_axi_aclk
    SLICE_X64Y92         FDSE                                         r  design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.gpio_OE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y92         FDSE (Prop_fdse_C_Q)         0.141     1.055 r  design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.gpio_OE_reg[2]/Q
                         net (fo=3, routed)           1.325     2.379    leds_4bits_tri_iobuf_1/T
    P14                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.203 r  leds_4bits_tri_iobuf_1/OBUFT/O
                         net (fo=1, unset)            0.000     3.203    leds_4bits_tri_io[1]
    P14                                                               r  leds_4bits_tri_io[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.gpio2_OE_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led_tri_io[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.366ns  (logic 0.988ns (41.757%)  route 1.378ns (58.243%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2441, routed)        0.579     0.915    design_1_i/gpio_leds_rgb/U0/gpio_core_1/s_axi_aclk
    SLICE_X62Y93         FDSE                                         r  design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.gpio2_OE_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y93         FDSE (Prop_fdse_C_Q)         0.164     1.079 r  design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.gpio2_OE_reg[3]/Q
                         net (fo=3, routed)           1.378     2.457    rgb_led_tri_iobuf_2/T
    N15                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.281 r  rgb_led_tri_iobuf_2/OBUFT/O
                         net (fo=1, unset)            0.000     3.281    rgb_led_tri_io[2]
    N15                                                               r  rgb_led_tri_io[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.gpio2_OE_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led_tri_io[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.438ns  (logic 0.988ns (40.531%)  route 1.450ns (59.469%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2441, routed)        0.579     0.915    design_1_i/gpio_leds_rgb/U0/gpio_core_1/s_axi_aclk
    SLICE_X62Y93         FDSE                                         r  design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.gpio2_OE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y93         FDSE (Prop_fdse_C_Q)         0.164     1.079 r  design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.gpio2_OE_reg[0]/Q
                         net (fo=3, routed)           1.450     2.528    rgb_led_tri_iobuf_5/T
    M15                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.352 r  rgb_led_tri_iobuf_5/OBUFT/O
                         net (fo=1, unset)            0.000     3.352    rgb_led_tri_io[5]
    M15                                                               r  rgb_led_tri_io[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.gpio_OE_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_4bits_tri_io[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.447ns  (logic 0.965ns (39.440%)  route 1.482ns (60.560%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2441, routed)        0.578     0.914    design_1_i/gpio_leds_rgb/U0/gpio_core_1/s_axi_aclk
    SLICE_X64Y92         FDSE                                         r  design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.gpio_OE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y92         FDSE (Prop_fdse_C_Q)         0.141     1.055 r  design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.gpio_OE_reg[0]/Q
                         net (fo=3, routed)           1.482     2.536    leds_4bits_tri_iobuf_3/T
    M14                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.360 r  leds_4bits_tri_iobuf_3/OBUFT/O
                         net (fo=1, unset)            0.000     3.360    leds_4bits_tri_io[3]
    M14                                                               r  leds_4bits_tri_io[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.gpio_OE_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_4bits_tri_io[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.475ns  (logic 0.965ns (38.997%)  route 1.510ns (61.003%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2441, routed)        0.578     0.914    design_1_i/gpio_leds_rgb/U0/gpio_core_1/s_axi_aclk
    SLICE_X64Y92         FDSE                                         r  design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.gpio_OE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y92         FDSE (Prop_fdse_C_Q)         0.141     1.055 r  design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.gpio_OE_reg[1]/Q
                         net (fo=3, routed)           1.510     2.564    leds_4bits_tri_iobuf_2/T
    N16                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.388 r  leds_4bits_tri_iobuf_2/OBUFT/O
                         net (fo=1, unset)            0.000     3.388    leds_4bits_tri_io[2]
    N16                                                               r  leds_4bits_tri_io[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.gpio2_OE_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led_tri_io[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.518ns  (logic 1.025ns (40.714%)  route 1.493ns (59.286%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2441, routed)        0.579     0.915    design_1_i/gpio_leds_rgb/U0/gpio_core_1/s_axi_aclk
    SLICE_X62Y93         FDSE                                         r  design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.gpio2_OE_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y93         FDSE (Prop_fdse_C_Q)         0.148     1.063 r  design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.gpio2_OE_reg[5]/Q
                         net (fo=3, routed)           1.493     2.555    rgb_led_tri_iobuf_0/T
    L15                  OBUFT (TriStatD_obuft_T_O)
                                                      0.877     3.432 r  rgb_led_tri_iobuf_0/OBUFT/O
                         net (fo=1, unset)            0.000     3.432    rgb_led_tri_io[0]
    L15                                                               r  rgb_led_tri_io[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.gpio2_OE_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led_tri_io[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.525ns  (logic 0.988ns (39.130%)  route 1.537ns (60.870%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2441, routed)        0.579     0.915    design_1_i/gpio_leds_rgb/U0/gpio_core_1/s_axi_aclk
    SLICE_X62Y93         FDSE                                         r  design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.gpio2_OE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y93         FDSE (Prop_fdse_C_Q)         0.164     1.079 r  design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.gpio2_OE_reg[1]/Q
                         net (fo=3, routed)           1.537     2.615    rgb_led_tri_iobuf_4/T
    L14                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.439 r  rgb_led_tri_iobuf_4/OBUFT/O
                         net (fo=1, unset)            0.000     3.439    rgb_led_tri_io[4]
    L14                                                               r  rgb_led_tri_io[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_timer_2/U0/TC_CORE_I/PWM_FF_I/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm0_2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.537ns  (logic 1.446ns (56.989%)  route 1.091ns (43.011%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2441, routed)        0.579     0.915    design_1_i/axi_timer_2/U0/TC_CORE_I/s_axi_aclk
    SLICE_X60Y94         FDRE                                         r  design_1_i/axi_timer_2/U0/TC_CORE_I/PWM_FF_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y94         FDRE (Prop_fdre_C_Q)         0.141     1.056 r  design_1_i/axi_timer_2/U0/TC_CORE_I/PWM_FF_I/Q
                         net (fo=2, routed)           1.091     2.147    pwm0_2_OBUF
    T11                  OBUF (Prop_obuf_I_O)         1.305     3.451 r  pwm0_2_OBUF_inst/O
                         net (fo=0)                   0.000     3.451    pwm0_2
    T11                                                               r  pwm0_2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led_tri_io[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.538ns  (logic 1.396ns (54.998%)  route 1.142ns (45.002%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2441, routed)        0.579     0.915    design_1_i/gpio_leds_rgb/U0/gpio_core_1/s_axi_aclk
    SLICE_X63Y93         FDRE                                         r  design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y93         FDRE (Prop_fdre_C_Q)         0.128     1.043 r  design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/Q
                         net (fo=2, routed)           1.142     2.185    rgb_led_tri_iobuf_1/I
    G17                  OBUFT (Prop_obuft_I_O)       1.268     3.453 r  rgb_led_tri_iobuf_1/OBUFT/O
                         net (fo=1, unset)            0.000     3.453    rgb_led_tri_io[1]
    G17                                                               r  rgb_led_tri_io[1] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_design_1_clk_wiz_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_1'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.287ns  (logic 0.101ns (2.356%)  route 4.186ns (97.644%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_1 fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     5.451 f  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     6.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.759    -1.023 f  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.206     1.183    design_1_i/clk_wiz/inst/clkfbout_design_1_clk_wiz_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.284 f  design_1_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.980     3.264    design_1_i/clk_wiz/inst/clkfbout_buf_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_1'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.873ns  (logic 0.091ns (2.349%)  route 3.782ns (97.651%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz/inst/clkfbout_design_1_clk_wiz_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.770    -1.399    design_1_i/clk_wiz/inst/clkfbout_buf_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sonar_echo_1
                            (input port)
  Destination:            design_1_i/HC_SR04_IP_0/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/echo_unsynced_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.035ns  (logic 1.499ns (29.763%)  route 3.537ns (70.237%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.650ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 7.650 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sonar_echo_1 (IN)
                         net (fo=0)                   0.000     0.000    sonar_echo_1
    W16                  IBUF (Prop_ibuf_I_O)         1.499     1.499 r  sonar_echo_1_IBUF_inst/O
                         net (fo=1, routed)           3.537     5.035    design_1_i/HC_SR04_IP_0/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/sonar_echo
    SLICE_X46Y83         FDRE                                         r  design_1_i/HC_SR04_IP_0/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/echo_unsynced_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2441, routed)        1.471     7.650    design_1_i/HC_SR04_IP_0/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X46Y83         FDRE                                         r  design_1_i/HC_SR04_IP_0/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/echo_unsynced_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 sonar_echo_0
                            (input port)
  Destination:            design_1_i/HC_SR04_IP_1/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/echo_unsynced_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.834ns  (logic 1.498ns (30.994%)  route 3.336ns (69.006%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.638ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.638ns = ( 7.638 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sonar_echo_0 (IN)
                         net (fo=0)                   0.000     0.000    sonar_echo_0
    V16                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sonar_echo_0_IBUF_inst/O
                         net (fo=1, routed)           3.336     4.834    design_1_i/HC_SR04_IP_1/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/sonar_echo
    SLICE_X52Y83         FDRE                                         r  design_1_i/HC_SR04_IP_1/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/echo_unsynced_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2441, routed)        1.459     7.638    design_1_i/HC_SR04_IP_1/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X52Y83         FDRE                                         r  design_1_i/HC_SR04_IP_1/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/echo_unsynced_reg/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sonar_echo_0
                            (input port)
  Destination:            design_1_i/HC_SR04_IP_1/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/echo_unsynced_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.821ns  (logic 0.266ns (14.607%)  route 1.555ns (85.393%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns = ( 6.179 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sonar_echo_0 (IN)
                         net (fo=0)                   0.000     0.000    sonar_echo_0
    V16                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sonar_echo_0_IBUF_inst/O
                         net (fo=1, routed)           1.555     1.821    design_1_i/HC_SR04_IP_1/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/sonar_echo
    SLICE_X52Y83         FDRE                                         r  design_1_i/HC_SR04_IP_1/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/echo_unsynced_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2441, routed)        0.813     6.179    design_1_i/HC_SR04_IP_1/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X52Y83         FDRE                                         r  design_1_i/HC_SR04_IP_1/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/echo_unsynced_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 sonar_echo_1
                            (input port)
  Destination:            design_1_i/HC_SR04_IP_0/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/echo_unsynced_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.948ns  (logic 0.266ns (13.673%)  route 1.682ns (86.327%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns = ( 6.183 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sonar_echo_1 (IN)
                         net (fo=0)                   0.000     0.000    sonar_echo_1
    W16                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sonar_echo_1_IBUF_inst/O
                         net (fo=1, routed)           1.682     1.948    design_1_i/HC_SR04_IP_0/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/sonar_echo
    SLICE_X46Y83         FDRE                                         r  design_1_i/HC_SR04_IP_0/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/echo_unsynced_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2441, routed)        0.817     6.183    design_1_i/HC_SR04_IP_0/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X46Y83         FDRE                                         r  design_1_i/HC_SR04_IP_0/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/echo_unsynced_reg/C  (IS_INVERTED)





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_1_clk_wiz_1

Max Delay           740 Endpoints
Min Delay           740 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 speed_sensor_reset
                            (input port)
  Destination:            design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.833ns  (logic 1.622ns (16.499%)  route 8.211ns (83.501%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  speed_sensor_reset (IN)
                         net (fo=0)                   0.000     0.000    speed_sensor_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  speed_sensor_reset_IBUF_inst/O
                         net (fo=264, routed)         6.602     8.101    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_sensor_reset_IP
    SLICE_X51Y117        LUT6 (Prop_lut6_I5_O)        0.124     8.225 r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/timer[0]_i_1/O
                         net (fo=56, routed)          1.609     9.833    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter
    SLICE_X47Y107        FDRE                                         r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         1.651    -1.518    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X47Y107        FDRE                                         r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[0]/C

Slack:                    inf
  Source:                 speed_sensor_reset
                            (input port)
  Destination:            design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.833ns  (logic 1.622ns (16.499%)  route 8.211ns (83.501%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  speed_sensor_reset (IN)
                         net (fo=0)                   0.000     0.000    speed_sensor_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  speed_sensor_reset_IBUF_inst/O
                         net (fo=264, routed)         6.602     8.101    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_sensor_reset_IP
    SLICE_X51Y117        LUT6 (Prop_lut6_I5_O)        0.124     8.225 r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/timer[0]_i_1/O
                         net (fo=56, routed)          1.609     9.833    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter
    SLICE_X47Y107        FDRE                                         r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         1.651    -1.518    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X47Y107        FDRE                                         r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[1]/C

Slack:                    inf
  Source:                 speed_sensor_reset
                            (input port)
  Destination:            design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.833ns  (logic 1.622ns (16.499%)  route 8.211ns (83.501%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  speed_sensor_reset (IN)
                         net (fo=0)                   0.000     0.000    speed_sensor_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  speed_sensor_reset_IBUF_inst/O
                         net (fo=264, routed)         6.602     8.101    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_sensor_reset_IP
    SLICE_X51Y117        LUT6 (Prop_lut6_I5_O)        0.124     8.225 r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/timer[0]_i_1/O
                         net (fo=56, routed)          1.609     9.833    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter
    SLICE_X47Y107        FDRE                                         r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         1.651    -1.518    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X47Y107        FDRE                                         r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[2]/C

Slack:                    inf
  Source:                 speed_sensor_reset
                            (input port)
  Destination:            design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.833ns  (logic 1.622ns (16.499%)  route 8.211ns (83.501%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  speed_sensor_reset (IN)
                         net (fo=0)                   0.000     0.000    speed_sensor_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  speed_sensor_reset_IBUF_inst/O
                         net (fo=264, routed)         6.602     8.101    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_sensor_reset_IP
    SLICE_X51Y117        LUT6 (Prop_lut6_I5_O)        0.124     8.225 r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/timer[0]_i_1/O
                         net (fo=56, routed)          1.609     9.833    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter
    SLICE_X47Y107        FDRE                                         r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         1.651    -1.518    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X47Y107        FDRE                                         r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[3]/C

Slack:                    inf
  Source:                 speed_sensor_reset
                            (input port)
  Destination:            design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.741ns  (logic 1.622ns (16.655%)  route 8.119ns (83.345%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  speed_sensor_reset (IN)
                         net (fo=0)                   0.000     0.000    speed_sensor_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  speed_sensor_reset_IBUF_inst/O
                         net (fo=264, routed)         6.602     8.101    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_sensor_reset_IP
    SLICE_X51Y117        LUT6 (Prop_lut6_I5_O)        0.124     8.225 r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/timer[0]_i_1/O
                         net (fo=56, routed)          1.516     9.741    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter
    SLICE_X47Y108        FDRE                                         r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         1.651    -1.518    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X47Y108        FDRE                                         r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[4]/C

Slack:                    inf
  Source:                 speed_sensor_reset
                            (input port)
  Destination:            design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.741ns  (logic 1.622ns (16.655%)  route 8.119ns (83.345%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  speed_sensor_reset (IN)
                         net (fo=0)                   0.000     0.000    speed_sensor_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  speed_sensor_reset_IBUF_inst/O
                         net (fo=264, routed)         6.602     8.101    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_sensor_reset_IP
    SLICE_X51Y117        LUT6 (Prop_lut6_I5_O)        0.124     8.225 r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/timer[0]_i_1/O
                         net (fo=56, routed)          1.516     9.741    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter
    SLICE_X47Y108        FDRE                                         r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         1.651    -1.518    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X47Y108        FDRE                                         r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[5]/C

Slack:                    inf
  Source:                 speed_sensor_reset
                            (input port)
  Destination:            design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.741ns  (logic 1.622ns (16.655%)  route 8.119ns (83.345%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  speed_sensor_reset (IN)
                         net (fo=0)                   0.000     0.000    speed_sensor_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  speed_sensor_reset_IBUF_inst/O
                         net (fo=264, routed)         6.602     8.101    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_sensor_reset_IP
    SLICE_X51Y117        LUT6 (Prop_lut6_I5_O)        0.124     8.225 r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/timer[0]_i_1/O
                         net (fo=56, routed)          1.516     9.741    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter
    SLICE_X47Y108        FDRE                                         r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         1.651    -1.518    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X47Y108        FDRE                                         r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[6]/C

Slack:                    inf
  Source:                 speed_sensor_reset
                            (input port)
  Destination:            design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.741ns  (logic 1.622ns (16.655%)  route 8.119ns (83.345%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  speed_sensor_reset (IN)
                         net (fo=0)                   0.000     0.000    speed_sensor_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  speed_sensor_reset_IBUF_inst/O
                         net (fo=264, routed)         6.602     8.101    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_sensor_reset_IP
    SLICE_X51Y117        LUT6 (Prop_lut6_I5_O)        0.124     8.225 r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/timer[0]_i_1/O
                         net (fo=56, routed)          1.516     9.741    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter
    SLICE_X47Y108        FDRE                                         r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         1.651    -1.518    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X47Y108        FDRE                                         r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[7]/C

Slack:                    inf
  Source:                 speed_sensor_reset
                            (input port)
  Destination:            design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.692ns  (logic 1.622ns (16.739%)  route 8.070ns (83.261%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  speed_sensor_reset (IN)
                         net (fo=0)                   0.000     0.000    speed_sensor_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  speed_sensor_reset_IBUF_inst/O
                         net (fo=264, routed)         6.602     8.101    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_sensor_reset_IP
    SLICE_X51Y117        LUT6 (Prop_lut6_I5_O)        0.124     8.225 r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/timer[0]_i_1/O
                         net (fo=56, routed)          1.467     9.692    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter
    SLICE_X47Y109        FDRE                                         r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         1.650    -1.519    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X47Y109        FDRE                                         r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[10]/C

Slack:                    inf
  Source:                 speed_sensor_reset
                            (input port)
  Destination:            design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.692ns  (logic 1.622ns (16.739%)  route 8.070ns (83.261%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  speed_sensor_reset (IN)
                         net (fo=0)                   0.000     0.000    speed_sensor_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  speed_sensor_reset_IBUF_inst/O
                         net (fo=264, routed)         6.602     8.101    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_sensor_reset_IP
    SLICE_X51Y117        LUT6 (Prop_lut6_I5_O)        0.124     8.225 r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/timer[0]_i_1/O
                         net (fo=56, routed)          1.467     9.692    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter
    SLICE_X47Y109        FDRE                                         r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         1.650    -1.519    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X47Y109        FDRE                                         r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 speed_sensor_reset
                            (input port)
  Destination:            design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.663ns  (logic 0.266ns (15.995%)  route 1.397ns (84.005%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  speed_sensor_reset (IN)
                         net (fo=0)                   0.000     0.000    speed_sensor_reset
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  speed_sensor_reset_IBUF_inst/O
                         net (fo=264, routed)         1.397     1.663    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_sensor_reset_IP
    SLICE_X62Y106        FDRE                                         r  design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         0.934    -0.806    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X62Y106        FDRE                                         r  design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[0]/C

Slack:                    inf
  Source:                 speed_sensor_reset
                            (input port)
  Destination:            design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.663ns  (logic 0.266ns (15.995%)  route 1.397ns (84.005%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  speed_sensor_reset (IN)
                         net (fo=0)                   0.000     0.000    speed_sensor_reset
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  speed_sensor_reset_IBUF_inst/O
                         net (fo=264, routed)         1.397     1.663    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_sensor_reset_IP
    SLICE_X62Y106        FDRE                                         r  design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         0.934    -0.806    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X62Y106        FDRE                                         r  design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[1]/C

Slack:                    inf
  Source:                 speed_sensor_reset
                            (input port)
  Destination:            design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.663ns  (logic 0.266ns (15.995%)  route 1.397ns (84.005%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  speed_sensor_reset (IN)
                         net (fo=0)                   0.000     0.000    speed_sensor_reset
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  speed_sensor_reset_IBUF_inst/O
                         net (fo=264, routed)         1.397     1.663    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_sensor_reset_IP
    SLICE_X62Y106        FDRE                                         r  design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         0.934    -0.806    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X62Y106        FDRE                                         r  design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[2]/C

Slack:                    inf
  Source:                 speed_sensor_reset
                            (input port)
  Destination:            design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.663ns  (logic 0.266ns (15.995%)  route 1.397ns (84.005%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  speed_sensor_reset (IN)
                         net (fo=0)                   0.000     0.000    speed_sensor_reset
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  speed_sensor_reset_IBUF_inst/O
                         net (fo=264, routed)         1.397     1.663    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_sensor_reset_IP
    SLICE_X62Y106        FDRE                                         r  design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         0.934    -0.806    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X62Y106        FDRE                                         r  design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[3]/C

Slack:                    inf
  Source:                 speed_sensor_reset
                            (input port)
  Destination:            design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.732ns  (logic 0.266ns (15.364%)  route 1.466ns (84.636%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  speed_sensor_reset (IN)
                         net (fo=0)                   0.000     0.000    speed_sensor_reset
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  speed_sensor_reset_IBUF_inst/O
                         net (fo=264, routed)         1.466     1.732    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_sensor_reset_IP
    SLICE_X65Y106        FDRE                                         r  design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         0.934    -0.806    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X65Y106        FDRE                                         r  design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[0]/C

Slack:                    inf
  Source:                 speed_sensor_reset
                            (input port)
  Destination:            design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.732ns  (logic 0.266ns (15.364%)  route 1.466ns (84.636%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  speed_sensor_reset (IN)
                         net (fo=0)                   0.000     0.000    speed_sensor_reset
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  speed_sensor_reset_IBUF_inst/O
                         net (fo=264, routed)         1.466     1.732    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_sensor_reset_IP
    SLICE_X65Y106        FDRE                                         r  design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         0.934    -0.806    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X65Y106        FDRE                                         r  design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[1]/C

Slack:                    inf
  Source:                 speed_sensor_reset
                            (input port)
  Destination:            design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.732ns  (logic 0.266ns (15.364%)  route 1.466ns (84.636%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  speed_sensor_reset (IN)
                         net (fo=0)                   0.000     0.000    speed_sensor_reset
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  speed_sensor_reset_IBUF_inst/O
                         net (fo=264, routed)         1.466     1.732    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_sensor_reset_IP
    SLICE_X65Y106        FDRE                                         r  design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         0.934    -0.806    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X65Y106        FDRE                                         r  design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[2]/C

Slack:                    inf
  Source:                 speed_sensor_reset
                            (input port)
  Destination:            design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.732ns  (logic 0.266ns (15.364%)  route 1.466ns (84.636%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  speed_sensor_reset (IN)
                         net (fo=0)                   0.000     0.000    speed_sensor_reset
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  speed_sensor_reset_IBUF_inst/O
                         net (fo=264, routed)         1.466     1.732    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_sensor_reset_IP
    SLICE_X65Y106        FDRE                                         r  design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         0.934    -0.806    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X65Y106        FDRE                                         r  design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[3]/C

Slack:                    inf
  Source:                 speed_sensor_reset
                            (input port)
  Destination:            design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.805ns  (logic 0.266ns (14.741%)  route 1.539ns (85.259%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  speed_sensor_reset (IN)
                         net (fo=0)                   0.000     0.000    speed_sensor_reset
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  speed_sensor_reset_IBUF_inst/O
                         net (fo=264, routed)         1.539     1.805    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_sensor_reset_IP
    SLICE_X65Y107        FDRE                                         r  design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         0.933    -0.807    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X65Y107        FDRE                                         r  design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[4]/C

Slack:                    inf
  Source:                 speed_sensor_reset
                            (input port)
  Destination:            design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.805ns  (logic 0.266ns (14.741%)  route 1.539ns (85.259%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  speed_sensor_reset (IN)
                         net (fo=0)                   0.000     0.000    speed_sensor_reset
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  speed_sensor_reset_IBUF_inst/O
                         net (fo=264, routed)         1.539     1.805    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_sensor_reset_IP
    SLICE_X65Y107        FDRE                                         r  design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         0.933    -0.807    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X65Y107        FDRE                                         r  design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[5]/C





