# CF_DAC_LCD7 behavioral model

`CF_DAC_LCD7_core.v` is an ideal functional model for simulation. Compile it
instead of `hdl/gl/CF_DAC_LCD7_core.v`. Do not add it to OpenLane `VERILOG_FILES`.

The protocol is assumed and is not silicon-verified. `run_tb.sh` instantiates
the wrap `CF_DAC_LCD7`.
