// Seed: 2174617573
module module_0;
  wire id_1;
  assign module_1.type_4 = 0;
  assign id_2 = id_2;
  parameter id_3 = -1'b0;
  wire id_4 = id_4, id_5;
  assign id_2 = id_5;
  id_6 :
  assert property (@(*) 1) id_7;
  wire id_8, id_9;
endmodule
module module_1 (
    input tri id_0,
    input tri1 id_1,
    input wor id_2,
    output tri1 id_3,
    input supply1 id_4,
    input tri1 id_5,
    output uwire id_6,
    input supply0 id_7,
    output wand id_8,
    input uwire id_9,
    output supply0 id_10,
    output wire id_11,
    input tri0 id_12,
    input tri id_13,
    output wand id_14,
    input tri0 id_15
);
  assign id_3 = {id_15, 1};
  wire id_17;
  module_0 modCall_1 ();
  id_18(
      -1
  );
  assign id_3 = (1'b0);
  assign id_3 = -1;
  wire id_19;
endmodule
