# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-Iother-verilog --cc --prof-cfuncs TesterWrapper.v -Wno-assignin -Wno-fatal -Wno-lint -Wno-style -Wno-COMBDLY -Wno-STMTDLY --Mdir verilated --trace"
S   6510288 77676710  1619184639   110456236  1619184639   106456250 "/tools/verilator//bin/verilator_bin"
S      1011   241214  1621241393   715557165  1621241393   715557165 "DualPortBRAM.v"
S     11338   241182  1621239301   228103133  1621239301   228103133 "ExecAddrGen.v"
S     18807   241180  1621239301   225103139  1621239301   225103139 "ExecAddrGen_Templated_1ul_16ul_0ul_s.v"
S     11663   241192  1621239301   236103115  1621239301   236103115 "ExecInstrGen.v"
S     69016   241190  1621239301   235103118  1621239301   235103118 "ExecInstrGen_RHSLHSTiling_1024ul_1024ul_0ul_s.v"
S      1777   241184  1621239301   229103131  1621239301   229103131 "ExecInstrGen_ama_addmuladd_16ns_9s_16s_16ns_16_1_1.v"
S      1777   241186  1621239301   231103126  1621239301   231103126 "ExecInstrGen_ama_addmuladd_1s_10ns_16s_16ns_16_1_1.v"
S       706   241188  1621239301   233103122  1621239301   233103122 "ExecInstrGen_mul_mul_16ns_16ns_32_1_1.v"
S     12505   241202  1621239301   245103096  1621239301   245103096 "FetchInstrGen.v"
S     32600   241200  1621239301   243103101  1621239301   243103101 "FetchInstrGen_RHSLHSTiling_Templated_2ul_64ul_2ul_0ul_1024ul_1024ul_s.v"
S       707   241194  1621239301   238103111  1621239301   238103111 "FetchInstrGen_mul_mul_16ns_16ns_20_1_1.v"
S       707   241196  1621239301   240103107  1621239301   240103107 "FetchInstrGen_mul_mul_16ns_16ns_28_1_1.v"
S       707   241198  1621239301   241103105  1621239301   241103105 "FetchInstrGen_mul_mul_16ns_16ns_32_1_1.v"
S     11742   241218  1621241387   715570321  1621241387   715570321 "Q_srl.v"
S     11808   241210  1621239301   251103083  1621239301   251103083 "ResultInstrGen.v"
S     21576   241208  1621239301   249103088  1621239301   249103088 "ResultInstrGen_RHSTiling_Templated_2ul_2ul_32ul_s.v"
S       711   241204  1621239301   246103094  1621239301   246103094 "ResultInstrGen_mul_mul_16ns_16ns_28_1_1.v"
S       711   241206  1621239301   247103092  1621239301   247103092 "ResultInstrGen_mul_mul_16ns_16ns_32_1_1.v"
S    434504   241212  1621241383   119580399  1621241383   119580399 "TesterWrapper.v"
T    738275   241896  1621252687   395779808  1621252687   395779808 "verilated/VTesterWrapper.cpp"
T    592947   241890  1621252687   293780031  1621252687   293780031 "verilated/VTesterWrapper.h"
T      1464   241904  1621252687   539779493  1621252687   539779493 "verilated/VTesterWrapper.mk"
T    796147   241898  1621252687   433779725  1621252687   433779725 "verilated/VTesterWrapper__1.cpp"
T    959690   241894  1621252687   376779849  1621252687   376779849 "verilated/VTesterWrapper__1__Slow.cpp"
T    858896   241900  1621252687   507779563  1621252687   507779563 "verilated/VTesterWrapper__2.cpp"
T    895862   271116  1621252687   531779510  1621252687   531779510 "verilated/VTesterWrapper__3.cpp"
T    175912   271002  1621252687   536779499  1621252687   536779499 "verilated/VTesterWrapper__4.cpp"
T    179396   241892  1621252687   312779989  1621252687   312779989 "verilated/VTesterWrapper__Slow.cpp"
T       738   242066  1621252686   792781127  1621252686   792781127 "verilated/VTesterWrapper__Syms.cpp"
T      1055   242068  1621252686   793781124  1621252686   793781124 "verilated/VTesterWrapper__Syms.h"
T   1474083   242076  1621252687    98780457  1621252687    98780457 "verilated/VTesterWrapper__Trace.cpp"
T   1514346   242078  1621252687   168780304  1621252687   168780304 "verilated/VTesterWrapper__Trace__1.cpp"
T   1467364   242072  1621252686   989780696  1621252686   989780696 "verilated/VTesterWrapper__Trace__1__Slow.cpp"
T    619014   242080  1621252687   227780175  1621252687   227780175 "verilated/VTesterWrapper__Trace__2.cpp"
T    616106   242074  1621252687    58780545  1621252687    58780545 "verilated/VTesterWrapper__Trace__2__Slow.cpp"
T   2866269   242070  1621252686   905780880  1621252686   905780880 "verilated/VTesterWrapper__Trace__Slow.cpp"
T      1408   241906  1621252687   540779490  1621252687   540779490 "verilated/VTesterWrapper__ver.d"
T         0        0  1621252687   540779490  1621252687   540779490 "verilated/VTesterWrapper__verFiles.dat"
T      1930   241902  1621252687   537779497  1621252687   537779497 "verilated/VTesterWrapper_classes.mk"
