#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x27c11d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x27d14b0 .scope module, "tb" "tb" 3 101;
 .timescale -12 -12;
L_0x27c4fc0 .functor NOT 1, L_0x281fc70, C4<0>, C4<0>, C4<0>;
L_0x27dc070 .functor XOR 1, L_0x281f8c0, L_0x281f9f0, C4<0>, C4<0>;
L_0x27e97f0 .functor XOR 1, L_0x27dc070, L_0x281fb30, C4<0>, C4<0>;
v0x280db80_0 .net *"_ivl_10", 0 0, L_0x281fb30;  1 drivers
v0x280dc80_0 .net *"_ivl_12", 0 0, L_0x27e97f0;  1 drivers
v0x280dd60_0 .net *"_ivl_2", 0 0, L_0x281f820;  1 drivers
v0x280de20_0 .net *"_ivl_4", 0 0, L_0x281f8c0;  1 drivers
v0x280df00_0 .net *"_ivl_6", 0 0, L_0x281f9f0;  1 drivers
v0x280e030_0 .net *"_ivl_8", 0 0, L_0x27dc070;  1 drivers
v0x280e110_0 .net "areset", 0 0, L_0x27bf0b0;  1 drivers
v0x280e1b0_0 .var "clk", 0 0;
v0x280e250_0 .var/2u "stats1", 159 0;
v0x280e3c0_0 .var/2u "strobe", 0 0;
v0x280e480_0 .net "tb_match", 0 0, L_0x281fc70;  1 drivers
v0x280e520_0 .net "tb_mismatch", 0 0, L_0x27c4fc0;  1 drivers
v0x280e5c0_0 .net "wavedrom_enable", 0 0, v0x280cc60_0;  1 drivers
v0x280e660_0 .net "wavedrom_title", 511 0, v0x280cd50_0;  1 drivers
v0x280e700_0 .net "x", 0 0, v0x280ce30_0;  1 drivers
v0x280e7a0_0 .net "z_dut", 0 0, v0x280d7e0_0;  1 drivers
v0x280e870_0 .net "z_ref", 0 0, L_0x27bfd30;  1 drivers
L_0x281f820 .concat [ 1 0 0 0], L_0x27bfd30;
L_0x281f8c0 .concat [ 1 0 0 0], L_0x27bfd30;
L_0x281f9f0 .concat [ 1 0 0 0], v0x280d7e0_0;
L_0x281fb30 .concat [ 1 0 0 0], L_0x27bfd30;
L_0x281fc70 .cmp/eeq 1, L_0x281f820, L_0x27e97f0;
S_0x27db5e0 .scope module, "good1" "reference_module" 3 142, 3 4 0, S_0x27d14b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /OUTPUT 1 "z";
P_0x27e88c0 .param/l "A" 0 3 11, +C4<00000000000000000000000000000000>;
P_0x27e8900 .param/l "B" 0 3 11, +C4<00000000000000000000000000000001>;
L_0x27bf2f0 .functor AND 1, L_0x281ebf0, L_0x281eec0, C4<1>, C4<1>;
L_0x27bf5b0 .functor AND 1, L_0x281f290, L_0x281f500, C4<1>, C4<1>;
L_0x27bfd30 .functor OR 1, L_0x27bf2f0, L_0x27bf5b0, C4<0>, C4<0>;
v0x27c4b90_0 .net *"_ivl_0", 31 0, L_0x280ea80;  1 drivers
L_0x7fdd43f0d0a8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27c4ed0_0 .net *"_ivl_11", 30 0, L_0x7fdd43f0d0a8;  1 drivers
L_0x7fdd43f0d0f0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x27c50d0_0 .net/2u *"_ivl_12", 31 0, L_0x7fdd43f0d0f0;  1 drivers
v0x27bf120_0 .net *"_ivl_14", 0 0, L_0x281eec0;  1 drivers
v0x27bf3c0_0 .net *"_ivl_17", 0 0, L_0x27bf2f0;  1 drivers
v0x27bf680_0 .net *"_ivl_18", 31 0, L_0x281f100;  1 drivers
L_0x7fdd43f0d138 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27bfe80_0 .net *"_ivl_21", 30 0, L_0x7fdd43f0d138;  1 drivers
L_0x7fdd43f0d180 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x280aef0_0 .net/2u *"_ivl_22", 31 0, L_0x7fdd43f0d180;  1 drivers
v0x280afd0_0 .net *"_ivl_24", 0 0, L_0x281f290;  1 drivers
v0x280b120_0 .net *"_ivl_26", 31 0, L_0x281f410;  1 drivers
L_0x7fdd43f0d1c8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x280b200_0 .net *"_ivl_29", 30 0, L_0x7fdd43f0d1c8;  1 drivers
L_0x7fdd43f0d018 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x280b2e0_0 .net *"_ivl_3", 30 0, L_0x7fdd43f0d018;  1 drivers
L_0x7fdd43f0d210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x280b3c0_0 .net/2u *"_ivl_30", 31 0, L_0x7fdd43f0d210;  1 drivers
v0x280b4a0_0 .net *"_ivl_32", 0 0, L_0x281f500;  1 drivers
v0x280b560_0 .net *"_ivl_35", 0 0, L_0x27bf5b0;  1 drivers
L_0x7fdd43f0d060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x280b620_0 .net/2u *"_ivl_4", 31 0, L_0x7fdd43f0d060;  1 drivers
v0x280b700_0 .net *"_ivl_6", 0 0, L_0x281ebf0;  1 drivers
v0x280b7c0_0 .net *"_ivl_8", 31 0, L_0x281ed60;  1 drivers
v0x280b8a0_0 .net "areset", 0 0, L_0x27bf0b0;  alias, 1 drivers
v0x280b960_0 .net "clk", 0 0, v0x280e1b0_0;  1 drivers
v0x280ba20_0 .var "state", 0 0;
v0x280bae0_0 .net "x", 0 0, v0x280ce30_0;  alias, 1 drivers
v0x280bba0_0 .net "z", 0 0, L_0x27bfd30;  alias, 1 drivers
E_0x27cf5d0 .event posedge, v0x280b8a0_0, v0x280b960_0;
L_0x280ea80 .concat [ 1 31 0 0], v0x280ba20_0, L_0x7fdd43f0d018;
L_0x281ebf0 .cmp/eq 32, L_0x280ea80, L_0x7fdd43f0d060;
L_0x281ed60 .concat [ 1 31 0 0], v0x280ce30_0, L_0x7fdd43f0d0a8;
L_0x281eec0 .cmp/eq 32, L_0x281ed60, L_0x7fdd43f0d0f0;
L_0x281f100 .concat [ 1 31 0 0], v0x280ba20_0, L_0x7fdd43f0d138;
L_0x281f290 .cmp/eq 32, L_0x281f100, L_0x7fdd43f0d180;
L_0x281f410 .concat [ 1 31 0 0], v0x280ce30_0, L_0x7fdd43f0d1c8;
L_0x281f500 .cmp/eq 32, L_0x281f410, L_0x7fdd43f0d210;
S_0x280bce0 .scope module, "stim1" "stimulus_gen" 3 137, 3 29 0, S_0x27d14b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x";
    .port_info 2 /OUTPUT 1 "areset";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
    .port_info 5 /INPUT 1 "tb_match";
L_0x27bf0b0 .functor BUFZ 1, v0x280caf0_0, C4<0>, C4<0>, C4<0>;
v0x280c950_0 .net "areset", 0 0, L_0x27bf0b0;  alias, 1 drivers
v0x280ca20_0 .net "clk", 0 0, v0x280e1b0_0;  alias, 1 drivers
v0x280caf0_0 .var "reset", 0 0;
v0x280cbc0_0 .net "tb_match", 0 0, L_0x281fc70;  alias, 1 drivers
v0x280cc60_0 .var "wavedrom_enable", 0 0;
v0x280cd50_0 .var "wavedrom_title", 511 0;
v0x280ce30_0 .var "x", 0 0;
E_0x27cf0b0/0 .event negedge, v0x280b960_0;
E_0x27cf0b0/1 .event posedge, v0x280b960_0;
E_0x27cf0b0 .event/or E_0x27cf0b0/0, E_0x27cf0b0/1;
S_0x280bf80 .scope task, "reset_test" "reset_test" 3 52, 3 52 0, S_0x280bce0;
 .timescale -12 -12;
v0x280c190_0 .var/2u "arfail", 0 0;
v0x280c270_0 .var "async", 0 0;
v0x280c330_0 .var/2u "datafail", 0 0;
v0x280c3d0_0 .var/2u "srfail", 0 0;
E_0x27b79f0 .event posedge, v0x280b960_0;
E_0x27eda70 .event negedge, v0x280b960_0;
TD_tb.stim1.reset_test ;
    %wait E_0x27b79f0;
    %wait E_0x27b79f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x280caf0_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x27b79f0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x27eda70;
    %load/vec4 v0x280cbc0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x280c330_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x280caf0_0, 0;
    %wait E_0x27b79f0;
    %load/vec4 v0x280cbc0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x280c190_0, 0, 1;
    %wait E_0x27b79f0;
    %load/vec4 v0x280cbc0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x280c3d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x280caf0_0, 0;
    %load/vec4 v0x280c3d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 66 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x280c190_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x280c270_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x280c330_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x280c270_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 68 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x280c490 .scope task, "wavedrom_start" "wavedrom_start" 3 44, 3 44 0, S_0x280bce0;
 .timescale -12 -12;
v0x280c690_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x280c770 .scope task, "wavedrom_stop" "wavedrom_stop" 3 47, 3 47 0, S_0x280bce0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x280cf70 .scope module, "top_module1" "top_module" 3 148, 4 1 0, S_0x27d14b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /OUTPUT 1 "z";
P_0x280b070 .param/l "A" 0 4 7, C4<0>;
P_0x280b0b0 .param/l "B" 0 4 7, C4<1>;
v0x280d340_0 .net "areset", 0 0, L_0x27bf0b0;  alias, 1 drivers
v0x280d450_0 .net "clk", 0 0, v0x280e1b0_0;  alias, 1 drivers
v0x280d560_0 .var "next_state", 0 0;
v0x280d600_0 .var "state", 0 0;
v0x280d6a0_0 .net "x", 0 0, v0x280ce30_0;  alias, 1 drivers
v0x280d7e0_0 .var "z", 0 0;
E_0x27cee50 .event anyedge, v0x280d600_0, v0x280bae0_0;
S_0x280d920 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 156, 3 156 0, S_0x27d14b0;
 .timescale -12 -12;
E_0x280db00 .event anyedge, v0x280e3c0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x280e3c0_0;
    %nor/r;
    %assign/vec4 v0x280e3c0_0, 0;
    %wait E_0x280db00;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x280bce0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x280ce30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x280caf0_0, 0;
    %wait E_0x27b79f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x280caf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x280ce30_0, 0;
    %wait E_0x27b79f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x280ce30_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x280c270_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x280bf80;
    %join;
    %wait E_0x27eda70;
    %wait E_0x27b79f0;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x280ce30_0, 0;
    %assign/vec4 v0x280caf0_0, 0;
    %wait E_0x27b79f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x280ce30_0, 0;
    %assign/vec4 v0x280caf0_0, 0;
    %wait E_0x27b79f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x280ce30_0, 0;
    %assign/vec4 v0x280caf0_0, 0;
    %wait E_0x27b79f0;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x280ce30_0, 0;
    %assign/vec4 v0x280caf0_0, 0;
    %wait E_0x27b79f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x280ce30_0, 0;
    %assign/vec4 v0x280caf0_0, 0;
    %wait E_0x27b79f0;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x280ce30_0, 0;
    %assign/vec4 v0x280caf0_0, 0;
    %wait E_0x27b79f0;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x280ce30_0, 0;
    %assign/vec4 v0x280caf0_0, 0;
    %wait E_0x27b79f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x280ce30_0, 0;
    %assign/vec4 v0x280caf0_0, 0;
    %wait E_0x27b79f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x280ce30_0, 0;
    %assign/vec4 v0x280caf0_0, 0;
    %wait E_0x27eda70;
    %fork TD_tb.stim1.wavedrom_stop, S_0x280c770;
    %join;
    %pushi/vec4 400, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x27cf0b0;
    %vpi_func 3 94 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %vpi_func 3 94 "$random" 32 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %split/vec4 1;
    %assign/vec4 v0x280ce30_0, 0;
    %assign/vec4 v0x280caf0_0, 0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 96 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x27db5e0;
T_5 ;
    %wait E_0x27cf5d0;
    %load/vec4 v0x280b8a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x280ba20_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x280ba20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0x280bae0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.5, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.6, 8;
T_5.5 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.6, 8;
 ; End of false expr.
    %blend;
T_5.6;
    %pad/s 1;
    %assign/vec4 v0x280ba20_0, 0;
    %jmp T_5.4;
T_5.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x280ba20_0, 0;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x280cf70;
T_6 ;
    %wait E_0x27cf5d0;
    %load/vec4 v0x280d340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x280d600_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x280d560_0;
    %assign/vec4 v0x280d600_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x280cf70;
T_7 ;
    %wait E_0x27cee50;
    %load/vec4 v0x280d600_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x280d560_0, 0, 1;
    %jmp T_7.3;
T_7.0 ;
    %load/vec4 v0x280d6a0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x280d560_0, 0, 1;
    %jmp T_7.5;
T_7.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x280d560_0, 0, 1;
T_7.5 ;
    %jmp T_7.3;
T_7.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x280d560_0, 0, 1;
    %jmp T_7.3;
T_7.3 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x280cf70;
T_8 ;
    %wait E_0x27cee50;
    %load/vec4 v0x280d600_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x280d7e0_0, 0, 1;
    %jmp T_8.3;
T_8.0 ;
    %load/vec4 v0x280d6a0_0;
    %store/vec4 v0x280d7e0_0, 0, 1;
    %jmp T_8.3;
T_8.1 ;
    %load/vec4 v0x280d6a0_0;
    %inv;
    %store/vec4 v0x280d7e0_0, 0, 1;
    %jmp T_8.3;
T_8.3 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x27d14b0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x280e1b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x280e3c0_0, 0, 1;
    %end;
    .thread T_9, $init;
    .scope S_0x27d14b0;
T_10 ;
T_10.0 ;
    %delay 5, 0;
    %load/vec4 v0x280e1b0_0;
    %inv;
    %store/vec4 v0x280e1b0_0, 0, 1;
    %jmp T_10.0;
T_10.1 ;
    %end;
    .thread T_10;
    .scope S_0x27d14b0;
T_11 ;
    %vpi_call/w 3 129 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 130 "$dumpvars", 32'sb00000000000000000000000000000001, v0x280ca20_0, v0x280e520_0, v0x280e1b0_0, v0x280e110_0, v0x280e700_0, v0x280e870_0, v0x280e7a0_0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x27d14b0;
T_12 ;
    %load/vec4 v0x280e250_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x280e250_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x280e250_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 165 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.1;
T_12.0 ;
    %vpi_call/w 3 166 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_12.1 ;
    %load/vec4 v0x280e250_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x280e250_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 168 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 169 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x280e250_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x280e250_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 170 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_12, $final;
    .scope S_0x27d14b0;
T_13 ;
    %wait E_0x27cf0b0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x280e250_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x280e250_0, 4, 32;
    %load/vec4 v0x280e480_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x280e250_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %vpi_func 3 181 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x280e250_0, 4, 32;
T_13.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x280e250_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x280e250_0, 4, 32;
T_13.0 ;
    %load/vec4 v0x280e870_0;
    %load/vec4 v0x280e870_0;
    %load/vec4 v0x280e7a0_0;
    %xor;
    %load/vec4 v0x280e870_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.4, 6;
    %load/vec4 v0x280e250_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.6, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x280e250_0, 4, 32;
T_13.6 ;
    %load/vec4 v0x280e250_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x280e250_0, 4, 32;
T_13.4 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2014_q5b/ece241_2014_q5b_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can30_depth0/machine/ece241_2014_q5b/iter0/response14/top_module.sv";
