# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Proyecto_CPU.srcs/sources_1/new/RAM.vhd" \
"../../../../Proyecto_CPU.srcs/sources_1/new/ROM.vhd" \
"../../../../Proyecto_CPU.srcs/sources_1/new/Memory.vhd" \
"../../../../Proyecto_CPU.srcs/sources_1/new/MemoryController.vhd" \
"../../../../Proyecto_CPU.srcs/sim_1/new/Pruebas_Memoria.vhd" \

# Do not sort compile order
nosort
