\ This file has been generated by DOcplex
\ ENCODING=ISO-8859-1
\Problem name: docplex_cutter

Minimize
 obj: num_cuts
Subject To
 cons_vertex_0: bin_sc_0_vx_0 + bin_sc_1_vx_0 = 1
 cons_vertex_1: bin_sc_0_vx_1 + bin_sc_1_vx_1 = 1
 cons_vertex_2: bin_sc_0_vx_2 + bin_sc_1_vx_2 = 1
 cons_vertex_3: bin_sc_0_vx_3 + bin_sc_1_vx_3 = 1
 cons_vertex_4: bin_sc_0_vx_4 + bin_sc_1_vx_4 = 1
 cons_vertex_5: bin_sc_0_vx_5 + bin_sc_1_vx_5 = 1
 cons_vertex_6: bin_sc_0_vx_6 + bin_sc_1_vx_6 = 1
 cons_vertex_7: bin_sc_0_vx_7 + bin_sc_1_vx_7 = 1
 cons_vertex_8: bin_sc_0_vx_8 + bin_sc_1_vx_8 = 1
 cons_vertex_9: bin_sc_0_vx_9 + bin_sc_1_vx_9 = 1
 cons_vertex_10: bin_sc_0_vx_10 + bin_sc_1_vx_10 = 1
 cons_vertex_11: bin_sc_0_vx_11 + bin_sc_1_vx_11 = 1
 cons_vertex_12: bin_sc_0_vx_12 + bin_sc_1_vx_12 = 1
 cons_vertex_13: bin_sc_0_vx_13 + bin_sc_1_vx_13 = 1
 cons_vertex_14: bin_sc_0_vx_14 + bin_sc_1_vx_14 = 1
 cons_vertex_15: bin_sc_0_vx_15 + bin_sc_1_vx_15 = 1
 cons_vertex_16: bin_sc_0_vx_16 + bin_sc_1_vx_16 = 1
 cons_vertex_17: bin_sc_0_vx_17 + bin_sc_1_vx_17 = 1
 cons_vertex_18: bin_sc_0_vx_18 + bin_sc_1_vx_18 = 1
 cons_vertex_19: bin_sc_0_vx_19 + bin_sc_1_vx_19 = 1
 cons_vertex_20: bin_sc_0_vx_20 + bin_sc_1_vx_20 = 1
 cons_vertex_21: bin_sc_0_vx_21 + bin_sc_1_vx_21 = 1
 cons_vertex_22: bin_sc_0_vx_22 + bin_sc_1_vx_22 = 1
 cons_vertex_23: bin_sc_0_vx_23 + bin_sc_1_vx_23 = 1
 cons_vertex_24: bin_sc_0_vx_24 + bin_sc_1_vx_24 = 1
 cons_vertex_25: bin_sc_0_vx_25 + bin_sc_1_vx_25 = 1
 cons_vertex_26: bin_sc_0_vx_26 + bin_sc_1_vx_26 = 1
 cons_vertex_27: bin_sc_0_vx_27 + bin_sc_1_vx_27 = 1
 cons_edge_0_1: - bin_sc_0_vx_0 - bin_sc_0_vx_1 + bin_sc_0_edg_0 <= 0
 cons_edge_0_2: - bin_sc_0_vx_0 + bin_sc_0_vx_1 + bin_sc_0_edg_0 >= 0
 cons_edge_0_3: bin_sc_0_vx_0 - bin_sc_0_vx_1 + bin_sc_0_edg_0 >= 0
 cons_edge_0_4: bin_sc_0_vx_0 + bin_sc_0_vx_1 + bin_sc_0_edg_0 <= 2
 cons_edge_1_1: - bin_sc_0_vx_0 - bin_sc_0_vx_1 + bin_sc_0_edg_1 <= 0
 cons_edge_1_2: - bin_sc_0_vx_0 + bin_sc_0_vx_1 + bin_sc_0_edg_1 >= 0
 cons_edge_1_3: bin_sc_0_vx_0 - bin_sc_0_vx_1 + bin_sc_0_edg_1 >= 0
 cons_edge_1_4: bin_sc_0_vx_0 + bin_sc_0_vx_1 + bin_sc_0_edg_1 <= 2
 cons_edge_2_1: - bin_sc_0_vx_1 - bin_sc_0_vx_4 + bin_sc_0_edg_2 <= 0
 cons_edge_2_2: - bin_sc_0_vx_1 + bin_sc_0_vx_4 + bin_sc_0_edg_2 >= 0
 cons_edge_2_3: bin_sc_0_vx_1 - bin_sc_0_vx_4 + bin_sc_0_edg_2 >= 0
 cons_edge_2_4: bin_sc_0_vx_1 + bin_sc_0_vx_4 + bin_sc_0_edg_2 <= 2
 cons_edge_3_1: - bin_sc_0_vx_1 - bin_sc_0_vx_2 + bin_sc_0_edg_3 <= 0
 cons_edge_3_2: - bin_sc_0_vx_1 + bin_sc_0_vx_2 + bin_sc_0_edg_3 >= 0
 cons_edge_3_3: bin_sc_0_vx_1 - bin_sc_0_vx_2 + bin_sc_0_edg_3 >= 0
 cons_edge_3_4: bin_sc_0_vx_1 + bin_sc_0_vx_2 + bin_sc_0_edg_3 <= 2
 cons_edge_4_1: - bin_sc_0_vx_2 - bin_sc_0_vx_3 + bin_sc_0_edg_4 <= 0
 cons_edge_4_2: - bin_sc_0_vx_2 + bin_sc_0_vx_3 + bin_sc_0_edg_4 >= 0
 cons_edge_4_3: bin_sc_0_vx_2 - bin_sc_0_vx_3 + bin_sc_0_edg_4 >= 0
 cons_edge_4_4: bin_sc_0_vx_2 + bin_sc_0_vx_3 + bin_sc_0_edg_4 <= 2
 cons_edge_5_1: - bin_sc_0_vx_2 - bin_sc_0_vx_3 + bin_sc_0_edg_5 <= 0
 cons_edge_5_2: - bin_sc_0_vx_2 + bin_sc_0_vx_3 + bin_sc_0_edg_5 >= 0
 cons_edge_5_3: bin_sc_0_vx_2 - bin_sc_0_vx_3 + bin_sc_0_edg_5 >= 0
 cons_edge_5_4: bin_sc_0_vx_2 + bin_sc_0_vx_3 + bin_sc_0_edg_5 <= 2
 cons_edge_6_1: - bin_sc_0_vx_3 - bin_sc_0_vx_6 + bin_sc_0_edg_6 <= 0
 cons_edge_6_2: - bin_sc_0_vx_3 + bin_sc_0_vx_6 + bin_sc_0_edg_6 >= 0
 cons_edge_6_3: bin_sc_0_vx_3 - bin_sc_0_vx_6 + bin_sc_0_edg_6 >= 0
 cons_edge_6_4: bin_sc_0_vx_3 + bin_sc_0_vx_6 + bin_sc_0_edg_6 <= 2
 cons_edge_7_1: - bin_sc_0_vx_3 - bin_sc_0_vx_4 + bin_sc_0_edg_7 <= 0
 cons_edge_7_2: - bin_sc_0_vx_3 + bin_sc_0_vx_4 + bin_sc_0_edg_7 >= 0
 cons_edge_7_3: bin_sc_0_vx_3 - bin_sc_0_vx_4 + bin_sc_0_edg_7 >= 0
 cons_edge_7_4: bin_sc_0_vx_3 + bin_sc_0_vx_4 + bin_sc_0_edg_7 <= 2
 cons_edge_8_1: - bin_sc_0_vx_4 - bin_sc_0_vx_5 + bin_sc_0_edg_8 <= 0
 cons_edge_8_2: - bin_sc_0_vx_4 + bin_sc_0_vx_5 + bin_sc_0_edg_8 >= 0
 cons_edge_8_3: bin_sc_0_vx_4 - bin_sc_0_vx_5 + bin_sc_0_edg_8 >= 0
 cons_edge_8_4: bin_sc_0_vx_4 + bin_sc_0_vx_5 + bin_sc_0_edg_8 <= 2
 cons_edge_9_1: - bin_sc_0_vx_4 - bin_sc_0_vx_5 + bin_sc_0_edg_9 <= 0
 cons_edge_9_2: - bin_sc_0_vx_4 + bin_sc_0_vx_5 + bin_sc_0_edg_9 >= 0
 cons_edge_9_3: bin_sc_0_vx_4 - bin_sc_0_vx_5 + bin_sc_0_edg_9 >= 0
 cons_edge_9_4: bin_sc_0_vx_4 + bin_sc_0_vx_5 + bin_sc_0_edg_9 <= 2
 cons_edge_10_1: - bin_sc_0_vx_5 - bin_sc_0_vx_8 + bin_sc_0_edg_10 <= 0
 cons_edge_10_2: - bin_sc_0_vx_5 + bin_sc_0_vx_8 + bin_sc_0_edg_10 >= 0
 cons_edge_10_3: bin_sc_0_vx_5 - bin_sc_0_vx_8 + bin_sc_0_edg_10 >= 0
 cons_edge_10_4: bin_sc_0_vx_5 + bin_sc_0_vx_8 + bin_sc_0_edg_10 <= 2
 cons_edge_11_1: - bin_sc_0_vx_5 - bin_sc_0_vx_6 + bin_sc_0_edg_11 <= 0
 cons_edge_11_2: - bin_sc_0_vx_5 + bin_sc_0_vx_6 + bin_sc_0_edg_11 >= 0
 cons_edge_11_3: bin_sc_0_vx_5 - bin_sc_0_vx_6 + bin_sc_0_edg_11 >= 0
 cons_edge_11_4: bin_sc_0_vx_5 + bin_sc_0_vx_6 + bin_sc_0_edg_11 <= 2
 cons_edge_12_1: - bin_sc_0_vx_6 - bin_sc_0_vx_7 + bin_sc_0_edg_12 <= 0
 cons_edge_12_2: - bin_sc_0_vx_6 + bin_sc_0_vx_7 + bin_sc_0_edg_12 >= 0
 cons_edge_12_3: bin_sc_0_vx_6 - bin_sc_0_vx_7 + bin_sc_0_edg_12 >= 0
 cons_edge_12_4: bin_sc_0_vx_6 + bin_sc_0_vx_7 + bin_sc_0_edg_12 <= 2
 cons_edge_13_1: - bin_sc_0_vx_6 - bin_sc_0_vx_7 + bin_sc_0_edg_13 <= 0
 cons_edge_13_2: - bin_sc_0_vx_6 + bin_sc_0_vx_7 + bin_sc_0_edg_13 >= 0
 cons_edge_13_3: bin_sc_0_vx_6 - bin_sc_0_vx_7 + bin_sc_0_edg_13 >= 0
 cons_edge_13_4: bin_sc_0_vx_6 + bin_sc_0_vx_7 + bin_sc_0_edg_13 <= 2
 cons_edge_14_1: - bin_sc_0_vx_7 - bin_sc_0_vx_12 + bin_sc_0_edg_14 <= 0
 cons_edge_14_2: - bin_sc_0_vx_7 + bin_sc_0_vx_12 + bin_sc_0_edg_14 >= 0
 cons_edge_14_3: bin_sc_0_vx_7 - bin_sc_0_vx_12 + bin_sc_0_edg_14 >= 0
 cons_edge_14_4: bin_sc_0_vx_7 + bin_sc_0_vx_12 + bin_sc_0_edg_14 <= 2
 cons_edge_15_1: - bin_sc_0_vx_7 - bin_sc_0_vx_10 + bin_sc_0_edg_15 <= 0
 cons_edge_15_2: - bin_sc_0_vx_7 + bin_sc_0_vx_10 + bin_sc_0_edg_15 >= 0
 cons_edge_15_3: bin_sc_0_vx_7 - bin_sc_0_vx_10 + bin_sc_0_edg_15 >= 0
 cons_edge_15_4: bin_sc_0_vx_7 + bin_sc_0_vx_10 + bin_sc_0_edg_15 <= 2
 cons_edge_16_1: - bin_sc_0_vx_8 - bin_sc_0_vx_9 + bin_sc_0_edg_16 <= 0
 cons_edge_16_2: - bin_sc_0_vx_8 + bin_sc_0_vx_9 + bin_sc_0_edg_16 >= 0
 cons_edge_16_3: bin_sc_0_vx_8 - bin_sc_0_vx_9 + bin_sc_0_edg_16 >= 0
 cons_edge_16_4: bin_sc_0_vx_8 + bin_sc_0_vx_9 + bin_sc_0_edg_16 <= 2
 cons_edge_17_1: - bin_sc_0_vx_8 - bin_sc_0_vx_9 + bin_sc_0_edg_17 <= 0
 cons_edge_17_2: - bin_sc_0_vx_8 + bin_sc_0_vx_9 + bin_sc_0_edg_17 >= 0
 cons_edge_17_3: bin_sc_0_vx_8 - bin_sc_0_vx_9 + bin_sc_0_edg_17 >= 0
 cons_edge_17_4: bin_sc_0_vx_8 + bin_sc_0_vx_9 + bin_sc_0_edg_17 <= 2
 cons_edge_18_1: - bin_sc_0_vx_9 - bin_sc_0_vx_14 + bin_sc_0_edg_18 <= 0
 cons_edge_18_2: - bin_sc_0_vx_9 + bin_sc_0_vx_14 + bin_sc_0_edg_18 >= 0
 cons_edge_18_3: bin_sc_0_vx_9 - bin_sc_0_vx_14 + bin_sc_0_edg_18 >= 0
 cons_edge_18_4: bin_sc_0_vx_9 + bin_sc_0_vx_14 + bin_sc_0_edg_18 <= 2
 cons_edge_19_1: - bin_sc_0_vx_9 - bin_sc_0_vx_10 + bin_sc_0_edg_19 <= 0
 cons_edge_19_2: - bin_sc_0_vx_9 + bin_sc_0_vx_10 + bin_sc_0_edg_19 >= 0
 cons_edge_19_3: bin_sc_0_vx_9 - bin_sc_0_vx_10 + bin_sc_0_edg_19 >= 0
 cons_edge_19_4: bin_sc_0_vx_9 + bin_sc_0_vx_10 + bin_sc_0_edg_19 <= 2
 cons_edge_20_1: - bin_sc_0_vx_10 - bin_sc_0_vx_11 + bin_sc_0_edg_20 <= 0
 cons_edge_20_2: - bin_sc_0_vx_10 + bin_sc_0_vx_11 + bin_sc_0_edg_20 >= 0
 cons_edge_20_3: bin_sc_0_vx_10 - bin_sc_0_vx_11 + bin_sc_0_edg_20 >= 0
 cons_edge_20_4: bin_sc_0_vx_10 + bin_sc_0_vx_11 + bin_sc_0_edg_20 <= 2
 cons_edge_21_1: - bin_sc_0_vx_10 - bin_sc_0_vx_11 + bin_sc_0_edg_21 <= 0
 cons_edge_21_2: - bin_sc_0_vx_10 + bin_sc_0_vx_11 + bin_sc_0_edg_21 >= 0
 cons_edge_21_3: bin_sc_0_vx_10 - bin_sc_0_vx_11 + bin_sc_0_edg_21 >= 0
 cons_edge_21_4: bin_sc_0_vx_10 + bin_sc_0_vx_11 + bin_sc_0_edg_21 <= 2
 cons_edge_22_1: - bin_sc_0_vx_11 - bin_sc_0_vx_12 + bin_sc_0_edg_22 <= 0
 cons_edge_22_2: - bin_sc_0_vx_11 + bin_sc_0_vx_12 + bin_sc_0_edg_22 >= 0
 cons_edge_22_3: bin_sc_0_vx_11 - bin_sc_0_vx_12 + bin_sc_0_edg_22 >= 0
 cons_edge_22_4: bin_sc_0_vx_11 + bin_sc_0_vx_12 + bin_sc_0_edg_22 <= 2
 cons_edge_23_1: - bin_sc_0_vx_12 - bin_sc_0_vx_13 + bin_sc_0_edg_23 <= 0
 cons_edge_23_2: - bin_sc_0_vx_12 + bin_sc_0_vx_13 + bin_sc_0_edg_23 >= 0
 cons_edge_23_3: bin_sc_0_vx_12 - bin_sc_0_vx_13 + bin_sc_0_edg_23 >= 0
 cons_edge_23_4: bin_sc_0_vx_12 + bin_sc_0_vx_13 + bin_sc_0_edg_23 <= 2
 cons_edge_24_1: - bin_sc_0_vx_12 - bin_sc_0_vx_13 + bin_sc_0_edg_24 <= 0
 cons_edge_24_2: - bin_sc_0_vx_12 + bin_sc_0_vx_13 + bin_sc_0_edg_24 >= 0
 cons_edge_24_3: bin_sc_0_vx_12 - bin_sc_0_vx_13 + bin_sc_0_edg_24 >= 0
 cons_edge_24_4: bin_sc_0_vx_12 + bin_sc_0_vx_13 + bin_sc_0_edg_24 <= 2
 cons_edge_25_1: - bin_sc_0_vx_13 - bin_sc_0_vx_18 + bin_sc_0_edg_25 <= 0
 cons_edge_25_2: - bin_sc_0_vx_13 + bin_sc_0_vx_18 + bin_sc_0_edg_25 >= 0
 cons_edge_25_3: bin_sc_0_vx_13 - bin_sc_0_vx_18 + bin_sc_0_edg_25 >= 0
 cons_edge_25_4: bin_sc_0_vx_13 + bin_sc_0_vx_18 + bin_sc_0_edg_25 <= 2
 cons_edge_26_1: - bin_sc_0_vx_14 - bin_sc_0_vx_15 + bin_sc_0_edg_26 <= 0
 cons_edge_26_2: - bin_sc_0_vx_14 + bin_sc_0_vx_15 + bin_sc_0_edg_26 >= 0
 cons_edge_26_3: bin_sc_0_vx_14 - bin_sc_0_vx_15 + bin_sc_0_edg_26 >= 0
 cons_edge_26_4: bin_sc_0_vx_14 + bin_sc_0_vx_15 + bin_sc_0_edg_26 <= 2
 cons_edge_27_1: - bin_sc_0_vx_14 - bin_sc_0_vx_15 + bin_sc_0_edg_27 <= 0
 cons_edge_27_2: - bin_sc_0_vx_14 + bin_sc_0_vx_15 + bin_sc_0_edg_27 >= 0
 cons_edge_27_3: bin_sc_0_vx_14 - bin_sc_0_vx_15 + bin_sc_0_edg_27 >= 0
 cons_edge_27_4: bin_sc_0_vx_14 + bin_sc_0_vx_15 + bin_sc_0_edg_27 <= 2
 cons_edge_28_1: - bin_sc_0_vx_15 - bin_sc_0_vx_20 + bin_sc_0_edg_28 <= 0
 cons_edge_28_2: - bin_sc_0_vx_15 + bin_sc_0_vx_20 + bin_sc_0_edg_28 >= 0
 cons_edge_28_3: bin_sc_0_vx_15 - bin_sc_0_vx_20 + bin_sc_0_edg_28 >= 0
 cons_edge_28_4: bin_sc_0_vx_15 + bin_sc_0_vx_20 + bin_sc_0_edg_28 <= 2
 cons_edge_29_1: - bin_sc_0_vx_15 - bin_sc_0_vx_16 + bin_sc_0_edg_29 <= 0
 cons_edge_29_2: - bin_sc_0_vx_15 + bin_sc_0_vx_16 + bin_sc_0_edg_29 >= 0
 cons_edge_29_3: bin_sc_0_vx_15 - bin_sc_0_vx_16 + bin_sc_0_edg_29 >= 0
 cons_edge_29_4: bin_sc_0_vx_15 + bin_sc_0_vx_16 + bin_sc_0_edg_29 <= 2
 cons_edge_30_1: - bin_sc_0_vx_16 - bin_sc_0_vx_17 + bin_sc_0_edg_30 <= 0
 cons_edge_30_2: - bin_sc_0_vx_16 + bin_sc_0_vx_17 + bin_sc_0_edg_30 >= 0
 cons_edge_30_3: bin_sc_0_vx_16 - bin_sc_0_vx_17 + bin_sc_0_edg_30 >= 0
 cons_edge_30_4: bin_sc_0_vx_16 + bin_sc_0_vx_17 + bin_sc_0_edg_30 <= 2
 cons_edge_31_1: - bin_sc_0_vx_16 - bin_sc_0_vx_17 + bin_sc_0_edg_31 <= 0
 cons_edge_31_2: - bin_sc_0_vx_16 + bin_sc_0_vx_17 + bin_sc_0_edg_31 >= 0
 cons_edge_31_3: bin_sc_0_vx_16 - bin_sc_0_vx_17 + bin_sc_0_edg_31 >= 0
 cons_edge_31_4: bin_sc_0_vx_16 + bin_sc_0_vx_17 + bin_sc_0_edg_31 <= 2
 cons_edge_32_1: - bin_sc_0_vx_17 - bin_sc_0_vx_20 + bin_sc_0_edg_32 <= 0
 cons_edge_32_2: - bin_sc_0_vx_17 + bin_sc_0_vx_20 + bin_sc_0_edg_32 >= 0
 cons_edge_32_3: bin_sc_0_vx_17 - bin_sc_0_vx_20 + bin_sc_0_edg_32 >= 0
 cons_edge_32_4: bin_sc_0_vx_17 + bin_sc_0_vx_20 + bin_sc_0_edg_32 <= 2
 cons_edge_33_1: - bin_sc_0_vx_17 - bin_sc_0_vx_18 + bin_sc_0_edg_33 <= 0
 cons_edge_33_2: - bin_sc_0_vx_17 + bin_sc_0_vx_18 + bin_sc_0_edg_33 >= 0
 cons_edge_33_3: bin_sc_0_vx_17 - bin_sc_0_vx_18 + bin_sc_0_edg_33 >= 0
 cons_edge_33_4: bin_sc_0_vx_17 + bin_sc_0_vx_18 + bin_sc_0_edg_33 <= 2
 cons_edge_34_1: - bin_sc_0_vx_18 - bin_sc_0_vx_19 + bin_sc_0_edg_34 <= 0
 cons_edge_34_2: - bin_sc_0_vx_18 + bin_sc_0_vx_19 + bin_sc_0_edg_34 >= 0
 cons_edge_34_3: bin_sc_0_vx_18 - bin_sc_0_vx_19 + bin_sc_0_edg_34 >= 0
 cons_edge_34_4: bin_sc_0_vx_18 + bin_sc_0_vx_19 + bin_sc_0_edg_34 <= 2
 cons_edge_35_1: - bin_sc_0_vx_18 - bin_sc_0_vx_19 + bin_sc_0_edg_35 <= 0
 cons_edge_35_2: - bin_sc_0_vx_18 + bin_sc_0_vx_19 + bin_sc_0_edg_35 >= 0
 cons_edge_35_3: bin_sc_0_vx_18 - bin_sc_0_vx_19 + bin_sc_0_edg_35 >= 0
 cons_edge_35_4: bin_sc_0_vx_18 + bin_sc_0_vx_19 + bin_sc_0_edg_35 <= 2
 cons_edge_36_1: - bin_sc_0_vx_19 - bin_sc_0_vx_22 + bin_sc_0_edg_36 <= 0
 cons_edge_36_2: - bin_sc_0_vx_19 + bin_sc_0_vx_22 + bin_sc_0_edg_36 >= 0
 cons_edge_36_3: bin_sc_0_vx_19 - bin_sc_0_vx_22 + bin_sc_0_edg_36 >= 0
 cons_edge_36_4: bin_sc_0_vx_19 + bin_sc_0_vx_22 + bin_sc_0_edg_36 <= 2
 cons_edge_37_1: - bin_sc_0_vx_20 - bin_sc_0_vx_21 + bin_sc_0_edg_37 <= 0
 cons_edge_37_2: - bin_sc_0_vx_20 + bin_sc_0_vx_21 + bin_sc_0_edg_37 >= 0
 cons_edge_37_3: bin_sc_0_vx_20 - bin_sc_0_vx_21 + bin_sc_0_edg_37 >= 0
 cons_edge_37_4: bin_sc_0_vx_20 + bin_sc_0_vx_21 + bin_sc_0_edg_37 <= 2
 cons_edge_38_1: - bin_sc_0_vx_20 - bin_sc_0_vx_21 + bin_sc_0_edg_38 <= 0
 cons_edge_38_2: - bin_sc_0_vx_20 + bin_sc_0_vx_21 + bin_sc_0_edg_38 >= 0
 cons_edge_38_3: bin_sc_0_vx_20 - bin_sc_0_vx_21 + bin_sc_0_edg_38 >= 0
 cons_edge_38_4: bin_sc_0_vx_20 + bin_sc_0_vx_21 + bin_sc_0_edg_38 <= 2
 cons_edge_39_1: - bin_sc_0_vx_21 - bin_sc_0_vx_24 + bin_sc_0_edg_39 <= 0
 cons_edge_39_2: - bin_sc_0_vx_21 + bin_sc_0_vx_24 + bin_sc_0_edg_39 >= 0
 cons_edge_39_3: bin_sc_0_vx_21 - bin_sc_0_vx_24 + bin_sc_0_edg_39 >= 0
 cons_edge_39_4: bin_sc_0_vx_21 + bin_sc_0_vx_24 + bin_sc_0_edg_39 <= 2
 cons_edge_40_1: - bin_sc_0_vx_21 - bin_sc_0_vx_22 + bin_sc_0_edg_40 <= 0
 cons_edge_40_2: - bin_sc_0_vx_21 + bin_sc_0_vx_22 + bin_sc_0_edg_40 >= 0
 cons_edge_40_3: bin_sc_0_vx_21 - bin_sc_0_vx_22 + bin_sc_0_edg_40 >= 0
 cons_edge_40_4: bin_sc_0_vx_21 + bin_sc_0_vx_22 + bin_sc_0_edg_40 <= 2
 cons_edge_41_1: - bin_sc_0_vx_22 - bin_sc_0_vx_23 + bin_sc_0_edg_41 <= 0
 cons_edge_41_2: - bin_sc_0_vx_22 + bin_sc_0_vx_23 + bin_sc_0_edg_41 >= 0
 cons_edge_41_3: bin_sc_0_vx_22 - bin_sc_0_vx_23 + bin_sc_0_edg_41 >= 0
 cons_edge_41_4: bin_sc_0_vx_22 + bin_sc_0_vx_23 + bin_sc_0_edg_41 <= 2
 cons_edge_42_1: - bin_sc_0_vx_22 - bin_sc_0_vx_23 + bin_sc_0_edg_42 <= 0
 cons_edge_42_2: - bin_sc_0_vx_22 + bin_sc_0_vx_23 + bin_sc_0_edg_42 >= 0
 cons_edge_42_3: bin_sc_0_vx_22 - bin_sc_0_vx_23 + bin_sc_0_edg_42 >= 0
 cons_edge_42_4: bin_sc_0_vx_22 + bin_sc_0_vx_23 + bin_sc_0_edg_42 <= 2
 cons_edge_43_1: - bin_sc_0_vx_23 - bin_sc_0_vx_26 + bin_sc_0_edg_43 <= 0
 cons_edge_43_2: - bin_sc_0_vx_23 + bin_sc_0_vx_26 + bin_sc_0_edg_43 >= 0
 cons_edge_43_3: bin_sc_0_vx_23 - bin_sc_0_vx_26 + bin_sc_0_edg_43 >= 0
 cons_edge_43_4: bin_sc_0_vx_23 + bin_sc_0_vx_26 + bin_sc_0_edg_43 <= 2
 cons_edge_44_1: - bin_sc_0_vx_23 - bin_sc_0_vx_24 + bin_sc_0_edg_44 <= 0
 cons_edge_44_2: - bin_sc_0_vx_23 + bin_sc_0_vx_24 + bin_sc_0_edg_44 >= 0
 cons_edge_44_3: bin_sc_0_vx_23 - bin_sc_0_vx_24 + bin_sc_0_edg_44 >= 0
 cons_edge_44_4: bin_sc_0_vx_23 + bin_sc_0_vx_24 + bin_sc_0_edg_44 <= 2
 cons_edge_45_1: - bin_sc_0_vx_24 - bin_sc_0_vx_25 + bin_sc_0_edg_45 <= 0
 cons_edge_45_2: - bin_sc_0_vx_24 + bin_sc_0_vx_25 + bin_sc_0_edg_45 >= 0
 cons_edge_45_3: bin_sc_0_vx_24 - bin_sc_0_vx_25 + bin_sc_0_edg_45 >= 0
 cons_edge_45_4: bin_sc_0_vx_24 + bin_sc_0_vx_25 + bin_sc_0_edg_45 <= 2
 cons_edge_46_1: - bin_sc_0_vx_24 - bin_sc_0_vx_25 + bin_sc_0_edg_46 <= 0
 cons_edge_46_2: - bin_sc_0_vx_24 + bin_sc_0_vx_25 + bin_sc_0_edg_46 >= 0
 cons_edge_46_3: bin_sc_0_vx_24 - bin_sc_0_vx_25 + bin_sc_0_edg_46 >= 0
 cons_edge_46_4: bin_sc_0_vx_24 + bin_sc_0_vx_25 + bin_sc_0_edg_46 <= 2
 cons_edge_47_1: - bin_sc_0_vx_25 - bin_sc_0_vx_26 + bin_sc_0_edg_47 <= 0
 cons_edge_47_2: - bin_sc_0_vx_25 + bin_sc_0_vx_26 + bin_sc_0_edg_47 >= 0
 cons_edge_47_3: bin_sc_0_vx_25 - bin_sc_0_vx_26 + bin_sc_0_edg_47 >= 0
 cons_edge_47_4: bin_sc_0_vx_25 + bin_sc_0_vx_26 + bin_sc_0_edg_47 <= 2
 cons_edge_48_1: - bin_sc_0_vx_26 - bin_sc_0_vx_27 + bin_sc_0_edg_48 <= 0
 cons_edge_48_2: - bin_sc_0_vx_26 + bin_sc_0_vx_27 + bin_sc_0_edg_48 >= 0
 cons_edge_48_3: bin_sc_0_vx_26 - bin_sc_0_vx_27 + bin_sc_0_edg_48 >= 0
 cons_edge_48_4: bin_sc_0_vx_26 + bin_sc_0_vx_27 + bin_sc_0_edg_48 <= 2
 cons_edge_49_1: - bin_sc_0_vx_26 - bin_sc_0_vx_27 + bin_sc_0_edg_49 <= 0
 cons_edge_49_2: - bin_sc_0_vx_26 + bin_sc_0_vx_27 + bin_sc_0_edg_49 >= 0
 cons_edge_49_3: bin_sc_0_vx_26 - bin_sc_0_vx_27 + bin_sc_0_edg_49 >= 0
 cons_edge_49_4: bin_sc_0_vx_26 + bin_sc_0_vx_27 + bin_sc_0_edg_49 <= 2
 cons_edge_0_1#228: - bin_sc_1_vx_0 - bin_sc_1_vx_1 + bin_sc_1_edg_0 <= 0
 cons_edge_0_2#229: - bin_sc_1_vx_0 + bin_sc_1_vx_1 + bin_sc_1_edg_0 >= 0
 cons_edge_0_3#230: bin_sc_1_vx_0 - bin_sc_1_vx_1 + bin_sc_1_edg_0 >= 0
 cons_edge_0_4#231: bin_sc_1_vx_0 + bin_sc_1_vx_1 + bin_sc_1_edg_0 <= 2
 cons_edge_1_1#232: - bin_sc_1_vx_0 - bin_sc_1_vx_1 + bin_sc_1_edg_1 <= 0
 cons_edge_1_2#233: - bin_sc_1_vx_0 + bin_sc_1_vx_1 + bin_sc_1_edg_1 >= 0
 cons_edge_1_3#234: bin_sc_1_vx_0 - bin_sc_1_vx_1 + bin_sc_1_edg_1 >= 0
 cons_edge_1_4#235: bin_sc_1_vx_0 + bin_sc_1_vx_1 + bin_sc_1_edg_1 <= 2
 cons_edge_2_1#236: - bin_sc_1_vx_1 - bin_sc_1_vx_4 + bin_sc_1_edg_2 <= 0
 cons_edge_2_2#237: - bin_sc_1_vx_1 + bin_sc_1_vx_4 + bin_sc_1_edg_2 >= 0
 cons_edge_2_3#238: bin_sc_1_vx_1 - bin_sc_1_vx_4 + bin_sc_1_edg_2 >= 0
 cons_edge_2_4#239: bin_sc_1_vx_1 + bin_sc_1_vx_4 + bin_sc_1_edg_2 <= 2
 cons_edge_3_1#240: - bin_sc_1_vx_1 - bin_sc_1_vx_2 + bin_sc_1_edg_3 <= 0
 cons_edge_3_2#241: - bin_sc_1_vx_1 + bin_sc_1_vx_2 + bin_sc_1_edg_3 >= 0
 cons_edge_3_3#242: bin_sc_1_vx_1 - bin_sc_1_vx_2 + bin_sc_1_edg_3 >= 0
 cons_edge_3_4#243: bin_sc_1_vx_1 + bin_sc_1_vx_2 + bin_sc_1_edg_3 <= 2
 cons_edge_4_1#244: - bin_sc_1_vx_2 - bin_sc_1_vx_3 + bin_sc_1_edg_4 <= 0
 cons_edge_4_2#245: - bin_sc_1_vx_2 + bin_sc_1_vx_3 + bin_sc_1_edg_4 >= 0
 cons_edge_4_3#246: bin_sc_1_vx_2 - bin_sc_1_vx_3 + bin_sc_1_edg_4 >= 0
 cons_edge_4_4#247: bin_sc_1_vx_2 + bin_sc_1_vx_3 + bin_sc_1_edg_4 <= 2
 cons_edge_5_1#248: - bin_sc_1_vx_2 - bin_sc_1_vx_3 + bin_sc_1_edg_5 <= 0
 cons_edge_5_2#249: - bin_sc_1_vx_2 + bin_sc_1_vx_3 + bin_sc_1_edg_5 >= 0
 cons_edge_5_3#250: bin_sc_1_vx_2 - bin_sc_1_vx_3 + bin_sc_1_edg_5 >= 0
 cons_edge_5_4#251: bin_sc_1_vx_2 + bin_sc_1_vx_3 + bin_sc_1_edg_5 <= 2
 cons_edge_6_1#252: - bin_sc_1_vx_3 - bin_sc_1_vx_6 + bin_sc_1_edg_6 <= 0
 cons_edge_6_2#253: - bin_sc_1_vx_3 + bin_sc_1_vx_6 + bin_sc_1_edg_6 >= 0
 cons_edge_6_3#254: bin_sc_1_vx_3 - bin_sc_1_vx_6 + bin_sc_1_edg_6 >= 0
 cons_edge_6_4#255: bin_sc_1_vx_3 + bin_sc_1_vx_6 + bin_sc_1_edg_6 <= 2
 cons_edge_7_1#256: - bin_sc_1_vx_3 - bin_sc_1_vx_4 + bin_sc_1_edg_7 <= 0
 cons_edge_7_2#257: - bin_sc_1_vx_3 + bin_sc_1_vx_4 + bin_sc_1_edg_7 >= 0
 cons_edge_7_3#258: bin_sc_1_vx_3 - bin_sc_1_vx_4 + bin_sc_1_edg_7 >= 0
 cons_edge_7_4#259: bin_sc_1_vx_3 + bin_sc_1_vx_4 + bin_sc_1_edg_7 <= 2
 cons_edge_8_1#260: - bin_sc_1_vx_4 - bin_sc_1_vx_5 + bin_sc_1_edg_8 <= 0
 cons_edge_8_2#261: - bin_sc_1_vx_4 + bin_sc_1_vx_5 + bin_sc_1_edg_8 >= 0
 cons_edge_8_3#262: bin_sc_1_vx_4 - bin_sc_1_vx_5 + bin_sc_1_edg_8 >= 0
 cons_edge_8_4#263: bin_sc_1_vx_4 + bin_sc_1_vx_5 + bin_sc_1_edg_8 <= 2
 cons_edge_9_1#264: - bin_sc_1_vx_4 - bin_sc_1_vx_5 + bin_sc_1_edg_9 <= 0
 cons_edge_9_2#265: - bin_sc_1_vx_4 + bin_sc_1_vx_5 + bin_sc_1_edg_9 >= 0
 cons_edge_9_3#266: bin_sc_1_vx_4 - bin_sc_1_vx_5 + bin_sc_1_edg_9 >= 0
 cons_edge_9_4#267: bin_sc_1_vx_4 + bin_sc_1_vx_5 + bin_sc_1_edg_9 <= 2
 cons_edge_10_1#268: - bin_sc_1_vx_5 - bin_sc_1_vx_8 + bin_sc_1_edg_10 <= 0
 cons_edge_10_2#269: - bin_sc_1_vx_5 + bin_sc_1_vx_8 + bin_sc_1_edg_10 >= 0
 cons_edge_10_3#270: bin_sc_1_vx_5 - bin_sc_1_vx_8 + bin_sc_1_edg_10 >= 0
 cons_edge_10_4#271: bin_sc_1_vx_5 + bin_sc_1_vx_8 + bin_sc_1_edg_10 <= 2
 cons_edge_11_1#272: - bin_sc_1_vx_5 - bin_sc_1_vx_6 + bin_sc_1_edg_11 <= 0
 cons_edge_11_2#273: - bin_sc_1_vx_5 + bin_sc_1_vx_6 + bin_sc_1_edg_11 >= 0
 cons_edge_11_3#274: bin_sc_1_vx_5 - bin_sc_1_vx_6 + bin_sc_1_edg_11 >= 0
 cons_edge_11_4#275: bin_sc_1_vx_5 + bin_sc_1_vx_6 + bin_sc_1_edg_11 <= 2
 cons_edge_12_1#276: - bin_sc_1_vx_6 - bin_sc_1_vx_7 + bin_sc_1_edg_12 <= 0
 cons_edge_12_2#277: - bin_sc_1_vx_6 + bin_sc_1_vx_7 + bin_sc_1_edg_12 >= 0
 cons_edge_12_3#278: bin_sc_1_vx_6 - bin_sc_1_vx_7 + bin_sc_1_edg_12 >= 0
 cons_edge_12_4#279: bin_sc_1_vx_6 + bin_sc_1_vx_7 + bin_sc_1_edg_12 <= 2
 cons_edge_13_1#280: - bin_sc_1_vx_6 - bin_sc_1_vx_7 + bin_sc_1_edg_13 <= 0
 cons_edge_13_2#281: - bin_sc_1_vx_6 + bin_sc_1_vx_7 + bin_sc_1_edg_13 >= 0
 cons_edge_13_3#282: bin_sc_1_vx_6 - bin_sc_1_vx_7 + bin_sc_1_edg_13 >= 0
 cons_edge_13_4#283: bin_sc_1_vx_6 + bin_sc_1_vx_7 + bin_sc_1_edg_13 <= 2
 cons_edge_14_1#284: - bin_sc_1_vx_7 - bin_sc_1_vx_12 + bin_sc_1_edg_14 <= 0
 cons_edge_14_2#285: - bin_sc_1_vx_7 + bin_sc_1_vx_12 + bin_sc_1_edg_14 >= 0
 cons_edge_14_3#286: bin_sc_1_vx_7 - bin_sc_1_vx_12 + bin_sc_1_edg_14 >= 0
 cons_edge_14_4#287: bin_sc_1_vx_7 + bin_sc_1_vx_12 + bin_sc_1_edg_14 <= 2
 cons_edge_15_1#288: - bin_sc_1_vx_7 - bin_sc_1_vx_10 + bin_sc_1_edg_15 <= 0
 cons_edge_15_2#289: - bin_sc_1_vx_7 + bin_sc_1_vx_10 + bin_sc_1_edg_15 >= 0
 cons_edge_15_3#290: bin_sc_1_vx_7 - bin_sc_1_vx_10 + bin_sc_1_edg_15 >= 0
 cons_edge_15_4#291: bin_sc_1_vx_7 + bin_sc_1_vx_10 + bin_sc_1_edg_15 <= 2
 cons_edge_16_1#292: - bin_sc_1_vx_8 - bin_sc_1_vx_9 + bin_sc_1_edg_16 <= 0
 cons_edge_16_2#293: - bin_sc_1_vx_8 + bin_sc_1_vx_9 + bin_sc_1_edg_16 >= 0
 cons_edge_16_3#294: bin_sc_1_vx_8 - bin_sc_1_vx_9 + bin_sc_1_edg_16 >= 0
 cons_edge_16_4#295: bin_sc_1_vx_8 + bin_sc_1_vx_9 + bin_sc_1_edg_16 <= 2
 cons_edge_17_1#296: - bin_sc_1_vx_8 - bin_sc_1_vx_9 + bin_sc_1_edg_17 <= 0
 cons_edge_17_2#297: - bin_sc_1_vx_8 + bin_sc_1_vx_9 + bin_sc_1_edg_17 >= 0
 cons_edge_17_3#298: bin_sc_1_vx_8 - bin_sc_1_vx_9 + bin_sc_1_edg_17 >= 0
 cons_edge_17_4#299: bin_sc_1_vx_8 + bin_sc_1_vx_9 + bin_sc_1_edg_17 <= 2
 cons_edge_18_1#300: - bin_sc_1_vx_9 - bin_sc_1_vx_14 + bin_sc_1_edg_18 <= 0
 cons_edge_18_2#301: - bin_sc_1_vx_9 + bin_sc_1_vx_14 + bin_sc_1_edg_18 >= 0
 cons_edge_18_3#302: bin_sc_1_vx_9 - bin_sc_1_vx_14 + bin_sc_1_edg_18 >= 0
 cons_edge_18_4#303: bin_sc_1_vx_9 + bin_sc_1_vx_14 + bin_sc_1_edg_18 <= 2
 cons_edge_19_1#304: - bin_sc_1_vx_9 - bin_sc_1_vx_10 + bin_sc_1_edg_19 <= 0
 cons_edge_19_2#305: - bin_sc_1_vx_9 + bin_sc_1_vx_10 + bin_sc_1_edg_19 >= 0
 cons_edge_19_3#306: bin_sc_1_vx_9 - bin_sc_1_vx_10 + bin_sc_1_edg_19 >= 0
 cons_edge_19_4#307: bin_sc_1_vx_9 + bin_sc_1_vx_10 + bin_sc_1_edg_19 <= 2
 cons_edge_20_1#308: - bin_sc_1_vx_10 - bin_sc_1_vx_11 + bin_sc_1_edg_20 <= 0
 cons_edge_20_2#309: - bin_sc_1_vx_10 + bin_sc_1_vx_11 + bin_sc_1_edg_20 >= 0
 cons_edge_20_3#310: bin_sc_1_vx_10 - bin_sc_1_vx_11 + bin_sc_1_edg_20 >= 0
 cons_edge_20_4#311: bin_sc_1_vx_10 + bin_sc_1_vx_11 + bin_sc_1_edg_20 <= 2
 cons_edge_21_1#312: - bin_sc_1_vx_10 - bin_sc_1_vx_11 + bin_sc_1_edg_21 <= 0
 cons_edge_21_2#313: - bin_sc_1_vx_10 + bin_sc_1_vx_11 + bin_sc_1_edg_21 >= 0
 cons_edge_21_3#314: bin_sc_1_vx_10 - bin_sc_1_vx_11 + bin_sc_1_edg_21 >= 0
 cons_edge_21_4#315: bin_sc_1_vx_10 + bin_sc_1_vx_11 + bin_sc_1_edg_21 <= 2
 cons_edge_22_1#316: - bin_sc_1_vx_11 - bin_sc_1_vx_12 + bin_sc_1_edg_22 <= 0
 cons_edge_22_2#317: - bin_sc_1_vx_11 + bin_sc_1_vx_12 + bin_sc_1_edg_22 >= 0
 cons_edge_22_3#318: bin_sc_1_vx_11 - bin_sc_1_vx_12 + bin_sc_1_edg_22 >= 0
 cons_edge_22_4#319: bin_sc_1_vx_11 + bin_sc_1_vx_12 + bin_sc_1_edg_22 <= 2
 cons_edge_23_1#320: - bin_sc_1_vx_12 - bin_sc_1_vx_13 + bin_sc_1_edg_23 <= 0
 cons_edge_23_2#321: - bin_sc_1_vx_12 + bin_sc_1_vx_13 + bin_sc_1_edg_23 >= 0
 cons_edge_23_3#322: bin_sc_1_vx_12 - bin_sc_1_vx_13 + bin_sc_1_edg_23 >= 0
 cons_edge_23_4#323: bin_sc_1_vx_12 + bin_sc_1_vx_13 + bin_sc_1_edg_23 <= 2
 cons_edge_24_1#324: - bin_sc_1_vx_12 - bin_sc_1_vx_13 + bin_sc_1_edg_24 <= 0
 cons_edge_24_2#325: - bin_sc_1_vx_12 + bin_sc_1_vx_13 + bin_sc_1_edg_24 >= 0
 cons_edge_24_3#326: bin_sc_1_vx_12 - bin_sc_1_vx_13 + bin_sc_1_edg_24 >= 0
 cons_edge_24_4#327: bin_sc_1_vx_12 + bin_sc_1_vx_13 + bin_sc_1_edg_24 <= 2
 cons_edge_25_1#328: - bin_sc_1_vx_13 - bin_sc_1_vx_18 + bin_sc_1_edg_25 <= 0
 cons_edge_25_2#329: - bin_sc_1_vx_13 + bin_sc_1_vx_18 + bin_sc_1_edg_25 >= 0
 cons_edge_25_3#330: bin_sc_1_vx_13 - bin_sc_1_vx_18 + bin_sc_1_edg_25 >= 0
 cons_edge_25_4#331: bin_sc_1_vx_13 + bin_sc_1_vx_18 + bin_sc_1_edg_25 <= 2
 cons_edge_26_1#332: - bin_sc_1_vx_14 - bin_sc_1_vx_15 + bin_sc_1_edg_26 <= 0
 cons_edge_26_2#333: - bin_sc_1_vx_14 + bin_sc_1_vx_15 + bin_sc_1_edg_26 >= 0
 cons_edge_26_3#334: bin_sc_1_vx_14 - bin_sc_1_vx_15 + bin_sc_1_edg_26 >= 0
 cons_edge_26_4#335: bin_sc_1_vx_14 + bin_sc_1_vx_15 + bin_sc_1_edg_26 <= 2
 cons_edge_27_1#336: - bin_sc_1_vx_14 - bin_sc_1_vx_15 + bin_sc_1_edg_27 <= 0
 cons_edge_27_2#337: - bin_sc_1_vx_14 + bin_sc_1_vx_15 + bin_sc_1_edg_27 >= 0
 cons_edge_27_3#338: bin_sc_1_vx_14 - bin_sc_1_vx_15 + bin_sc_1_edg_27 >= 0
 cons_edge_27_4#339: bin_sc_1_vx_14 + bin_sc_1_vx_15 + bin_sc_1_edg_27 <= 2
 cons_edge_28_1#340: - bin_sc_1_vx_15 - bin_sc_1_vx_20 + bin_sc_1_edg_28 <= 0
 cons_edge_28_2#341: - bin_sc_1_vx_15 + bin_sc_1_vx_20 + bin_sc_1_edg_28 >= 0
 cons_edge_28_3#342: bin_sc_1_vx_15 - bin_sc_1_vx_20 + bin_sc_1_edg_28 >= 0
 cons_edge_28_4#343: bin_sc_1_vx_15 + bin_sc_1_vx_20 + bin_sc_1_edg_28 <= 2
 cons_edge_29_1#344: - bin_sc_1_vx_15 - bin_sc_1_vx_16 + bin_sc_1_edg_29 <= 0
 cons_edge_29_2#345: - bin_sc_1_vx_15 + bin_sc_1_vx_16 + bin_sc_1_edg_29 >= 0
 cons_edge_29_3#346: bin_sc_1_vx_15 - bin_sc_1_vx_16 + bin_sc_1_edg_29 >= 0
 cons_edge_29_4#347: bin_sc_1_vx_15 + bin_sc_1_vx_16 + bin_sc_1_edg_29 <= 2
 cons_edge_30_1#348: - bin_sc_1_vx_16 - bin_sc_1_vx_17 + bin_sc_1_edg_30 <= 0
 cons_edge_30_2#349: - bin_sc_1_vx_16 + bin_sc_1_vx_17 + bin_sc_1_edg_30 >= 0
 cons_edge_30_3#350: bin_sc_1_vx_16 - bin_sc_1_vx_17 + bin_sc_1_edg_30 >= 0
 cons_edge_30_4#351: bin_sc_1_vx_16 + bin_sc_1_vx_17 + bin_sc_1_edg_30 <= 2
 cons_edge_31_1#352: - bin_sc_1_vx_16 - bin_sc_1_vx_17 + bin_sc_1_edg_31 <= 0
 cons_edge_31_2#353: - bin_sc_1_vx_16 + bin_sc_1_vx_17 + bin_sc_1_edg_31 >= 0
 cons_edge_31_3#354: bin_sc_1_vx_16 - bin_sc_1_vx_17 + bin_sc_1_edg_31 >= 0
 cons_edge_31_4#355: bin_sc_1_vx_16 + bin_sc_1_vx_17 + bin_sc_1_edg_31 <= 2
 cons_edge_32_1#356: - bin_sc_1_vx_17 - bin_sc_1_vx_20 + bin_sc_1_edg_32 <= 0
 cons_edge_32_2#357: - bin_sc_1_vx_17 + bin_sc_1_vx_20 + bin_sc_1_edg_32 >= 0
 cons_edge_32_3#358: bin_sc_1_vx_17 - bin_sc_1_vx_20 + bin_sc_1_edg_32 >= 0
 cons_edge_32_4#359: bin_sc_1_vx_17 + bin_sc_1_vx_20 + bin_sc_1_edg_32 <= 2
 cons_edge_33_1#360: - bin_sc_1_vx_17 - bin_sc_1_vx_18 + bin_sc_1_edg_33 <= 0
 cons_edge_33_2#361: - bin_sc_1_vx_17 + bin_sc_1_vx_18 + bin_sc_1_edg_33 >= 0
 cons_edge_33_3#362: bin_sc_1_vx_17 - bin_sc_1_vx_18 + bin_sc_1_edg_33 >= 0
 cons_edge_33_4#363: bin_sc_1_vx_17 + bin_sc_1_vx_18 + bin_sc_1_edg_33 <= 2
 cons_edge_34_1#364: - bin_sc_1_vx_18 - bin_sc_1_vx_19 + bin_sc_1_edg_34 <= 0
 cons_edge_34_2#365: - bin_sc_1_vx_18 + bin_sc_1_vx_19 + bin_sc_1_edg_34 >= 0
 cons_edge_34_3#366: bin_sc_1_vx_18 - bin_sc_1_vx_19 + bin_sc_1_edg_34 >= 0
 cons_edge_34_4#367: bin_sc_1_vx_18 + bin_sc_1_vx_19 + bin_sc_1_edg_34 <= 2
 cons_edge_35_1#368: - bin_sc_1_vx_18 - bin_sc_1_vx_19 + bin_sc_1_edg_35 <= 0
 cons_edge_35_2#369: - bin_sc_1_vx_18 + bin_sc_1_vx_19 + bin_sc_1_edg_35 >= 0
 cons_edge_35_3#370: bin_sc_1_vx_18 - bin_sc_1_vx_19 + bin_sc_1_edg_35 >= 0
 cons_edge_35_4#371: bin_sc_1_vx_18 + bin_sc_1_vx_19 + bin_sc_1_edg_35 <= 2
 cons_edge_36_1#372: - bin_sc_1_vx_19 - bin_sc_1_vx_22 + bin_sc_1_edg_36 <= 0
 cons_edge_36_2#373: - bin_sc_1_vx_19 + bin_sc_1_vx_22 + bin_sc_1_edg_36 >= 0
 cons_edge_36_3#374: bin_sc_1_vx_19 - bin_sc_1_vx_22 + bin_sc_1_edg_36 >= 0
 cons_edge_36_4#375: bin_sc_1_vx_19 + bin_sc_1_vx_22 + bin_sc_1_edg_36 <= 2
 cons_edge_37_1#376: - bin_sc_1_vx_20 - bin_sc_1_vx_21 + bin_sc_1_edg_37 <= 0
 cons_edge_37_2#377: - bin_sc_1_vx_20 + bin_sc_1_vx_21 + bin_sc_1_edg_37 >= 0
 cons_edge_37_3#378: bin_sc_1_vx_20 - bin_sc_1_vx_21 + bin_sc_1_edg_37 >= 0
 cons_edge_37_4#379: bin_sc_1_vx_20 + bin_sc_1_vx_21 + bin_sc_1_edg_37 <= 2
 cons_edge_38_1#380: - bin_sc_1_vx_20 - bin_sc_1_vx_21 + bin_sc_1_edg_38 <= 0
 cons_edge_38_2#381: - bin_sc_1_vx_20 + bin_sc_1_vx_21 + bin_sc_1_edg_38 >= 0
 cons_edge_38_3#382: bin_sc_1_vx_20 - bin_sc_1_vx_21 + bin_sc_1_edg_38 >= 0
 cons_edge_38_4#383: bin_sc_1_vx_20 + bin_sc_1_vx_21 + bin_sc_1_edg_38 <= 2
 cons_edge_39_1#384: - bin_sc_1_vx_21 - bin_sc_1_vx_24 + bin_sc_1_edg_39 <= 0
 cons_edge_39_2#385: - bin_sc_1_vx_21 + bin_sc_1_vx_24 + bin_sc_1_edg_39 >= 0
 cons_edge_39_3#386: bin_sc_1_vx_21 - bin_sc_1_vx_24 + bin_sc_1_edg_39 >= 0
 cons_edge_39_4#387: bin_sc_1_vx_21 + bin_sc_1_vx_24 + bin_sc_1_edg_39 <= 2
 cons_edge_40_1#388: - bin_sc_1_vx_21 - bin_sc_1_vx_22 + bin_sc_1_edg_40 <= 0
 cons_edge_40_2#389: - bin_sc_1_vx_21 + bin_sc_1_vx_22 + bin_sc_1_edg_40 >= 0
 cons_edge_40_3#390: bin_sc_1_vx_21 - bin_sc_1_vx_22 + bin_sc_1_edg_40 >= 0
 cons_edge_40_4#391: bin_sc_1_vx_21 + bin_sc_1_vx_22 + bin_sc_1_edg_40 <= 2
 cons_edge_41_1#392: - bin_sc_1_vx_22 - bin_sc_1_vx_23 + bin_sc_1_edg_41 <= 0
 cons_edge_41_2#393: - bin_sc_1_vx_22 + bin_sc_1_vx_23 + bin_sc_1_edg_41 >= 0
 cons_edge_41_3#394: bin_sc_1_vx_22 - bin_sc_1_vx_23 + bin_sc_1_edg_41 >= 0
 cons_edge_41_4#395: bin_sc_1_vx_22 + bin_sc_1_vx_23 + bin_sc_1_edg_41 <= 2
 cons_edge_42_1#396: - bin_sc_1_vx_22 - bin_sc_1_vx_23 + bin_sc_1_edg_42 <= 0
 cons_edge_42_2#397: - bin_sc_1_vx_22 + bin_sc_1_vx_23 + bin_sc_1_edg_42 >= 0
 cons_edge_42_3#398: bin_sc_1_vx_22 - bin_sc_1_vx_23 + bin_sc_1_edg_42 >= 0
 cons_edge_42_4#399: bin_sc_1_vx_22 + bin_sc_1_vx_23 + bin_sc_1_edg_42 <= 2
 cons_edge_43_1#400: - bin_sc_1_vx_23 - bin_sc_1_vx_26 + bin_sc_1_edg_43 <= 0
 cons_edge_43_2#401: - bin_sc_1_vx_23 + bin_sc_1_vx_26 + bin_sc_1_edg_43 >= 0
 cons_edge_43_3#402: bin_sc_1_vx_23 - bin_sc_1_vx_26 + bin_sc_1_edg_43 >= 0
 cons_edge_43_4#403: bin_sc_1_vx_23 + bin_sc_1_vx_26 + bin_sc_1_edg_43 <= 2
 cons_edge_44_1#404: - bin_sc_1_vx_23 - bin_sc_1_vx_24 + bin_sc_1_edg_44 <= 0
 cons_edge_44_2#405: - bin_sc_1_vx_23 + bin_sc_1_vx_24 + bin_sc_1_edg_44 >= 0
 cons_edge_44_3#406: bin_sc_1_vx_23 - bin_sc_1_vx_24 + bin_sc_1_edg_44 >= 0
 cons_edge_44_4#407: bin_sc_1_vx_23 + bin_sc_1_vx_24 + bin_sc_1_edg_44 <= 2
 cons_edge_45_1#408: - bin_sc_1_vx_24 - bin_sc_1_vx_25 + bin_sc_1_edg_45 <= 0
 cons_edge_45_2#409: - bin_sc_1_vx_24 + bin_sc_1_vx_25 + bin_sc_1_edg_45 >= 0
 cons_edge_45_3#410: bin_sc_1_vx_24 - bin_sc_1_vx_25 + bin_sc_1_edg_45 >= 0
 cons_edge_45_4#411: bin_sc_1_vx_24 + bin_sc_1_vx_25 + bin_sc_1_edg_45 <= 2
 cons_edge_46_1#412: - bin_sc_1_vx_24 - bin_sc_1_vx_25 + bin_sc_1_edg_46 <= 0
 cons_edge_46_2#413: - bin_sc_1_vx_24 + bin_sc_1_vx_25 + bin_sc_1_edg_46 >= 0
 cons_edge_46_3#414: bin_sc_1_vx_24 - bin_sc_1_vx_25 + bin_sc_1_edg_46 >= 0
 cons_edge_46_4#415: bin_sc_1_vx_24 + bin_sc_1_vx_25 + bin_sc_1_edg_46 <= 2
 cons_edge_47_1#416: - bin_sc_1_vx_25 - bin_sc_1_vx_26 + bin_sc_1_edg_47 <= 0
 cons_edge_47_2#417: - bin_sc_1_vx_25 + bin_sc_1_vx_26 + bin_sc_1_edg_47 >= 0
 cons_edge_47_3#418: bin_sc_1_vx_25 - bin_sc_1_vx_26 + bin_sc_1_edg_47 >= 0
 cons_edge_47_4#419: bin_sc_1_vx_25 + bin_sc_1_vx_26 + bin_sc_1_edg_47 <= 2
 cons_edge_48_1#420: - bin_sc_1_vx_26 - bin_sc_1_vx_27 + bin_sc_1_edg_48 <= 0
 cons_edge_48_2#421: - bin_sc_1_vx_26 + bin_sc_1_vx_27 + bin_sc_1_edg_48 >= 0
 cons_edge_48_3#422: bin_sc_1_vx_26 - bin_sc_1_vx_27 + bin_sc_1_edg_48 >= 0
 cons_edge_48_4#423: bin_sc_1_vx_26 + bin_sc_1_vx_27 + bin_sc_1_edg_48 <= 2
 cons_edge_49_1#424: - bin_sc_1_vx_26 - bin_sc_1_vx_27 + bin_sc_1_edg_49 <= 0
 cons_edge_49_2#425: - bin_sc_1_vx_26 + bin_sc_1_vx_27 + bin_sc_1_edg_49 >= 0
 cons_edge_49_3#426: bin_sc_1_vx_26 - bin_sc_1_vx_27 + bin_sc_1_edg_49 >= 0
 cons_edge_49_4#427: bin_sc_1_vx_26 + bin_sc_1_vx_27 + bin_sc_1_edg_49 <= 2
 cons_symm_0: bin_sc_0_vx_0 = 1
 cons_symm_1: bin_sc_0_vx_1 + bin_sc_1_vx_1 = 1
 c431: num_cuts - 0.500000000000 bin_sc_0_edg_0 - 0.500000000000 bin_sc_0_edg_1
       - 0.500000000000 bin_sc_0_edg_2 - 0.500000000000 bin_sc_0_edg_3
       - 0.500000000000 bin_sc_0_edg_4 - 0.500000000000 bin_sc_0_edg_5
       - 0.500000000000 bin_sc_0_edg_6 - 0.500000000000 bin_sc_0_edg_7
       - 0.500000000000 bin_sc_0_edg_8 - 0.500000000000 bin_sc_0_edg_9
       - 0.500000000000 bin_sc_0_edg_10 - 0.500000000000 bin_sc_0_edg_11
       - 0.500000000000 bin_sc_0_edg_12 - 0.500000000000 bin_sc_0_edg_13
       - 0.500000000000 bin_sc_0_edg_14 - 0.500000000000 bin_sc_0_edg_15
       - 0.500000000000 bin_sc_0_edg_16 - 0.500000000000 bin_sc_0_edg_17
       - 0.500000000000 bin_sc_0_edg_18 - 0.500000000000 bin_sc_0_edg_19
       - 0.500000000000 bin_sc_0_edg_20 - 0.500000000000 bin_sc_0_edg_21
       - 0.500000000000 bin_sc_0_edg_22 - 0.500000000000 bin_sc_0_edg_23
       - 0.500000000000 bin_sc_0_edg_24 - 0.500000000000 bin_sc_0_edg_25
       - 0.500000000000 bin_sc_0_edg_26 - 0.500000000000 bin_sc_0_edg_27
       - 0.500000000000 bin_sc_0_edg_28 - 0.500000000000 bin_sc_0_edg_29
       - 0.500000000000 bin_sc_0_edg_30 - 0.500000000000 bin_sc_0_edg_31
       - 0.500000000000 bin_sc_0_edg_32 - 0.500000000000 bin_sc_0_edg_33
       - 0.500000000000 bin_sc_0_edg_34 - 0.500000000000 bin_sc_0_edg_35
       - 0.500000000000 bin_sc_0_edg_36 - 0.500000000000 bin_sc_0_edg_37
       - 0.500000000000 bin_sc_0_edg_38 - 0.500000000000 bin_sc_0_edg_39
       - 0.500000000000 bin_sc_0_edg_40 - 0.500000000000 bin_sc_0_edg_41
       - 0.500000000000 bin_sc_0_edg_42 - 0.500000000000 bin_sc_0_edg_43
       - 0.500000000000 bin_sc_0_edg_44 - 0.500000000000 bin_sc_0_edg_45
       - 0.500000000000 bin_sc_0_edg_46 - 0.500000000000 bin_sc_0_edg_47
       - 0.500000000000 bin_sc_0_edg_48 - 0.500000000000 bin_sc_0_edg_49
       - 0.500000000000 bin_sc_1_edg_0 - 0.500000000000 bin_sc_1_edg_1
       - 0.500000000000 bin_sc_1_edg_2 - 0.500000000000 bin_sc_1_edg_3
       - 0.500000000000 bin_sc_1_edg_4 - 0.500000000000 bin_sc_1_edg_5
       - 0.500000000000 bin_sc_1_edg_6 - 0.500000000000 bin_sc_1_edg_7
       - 0.500000000000 bin_sc_1_edg_8 - 0.500000000000 bin_sc_1_edg_9
       - 0.500000000000 bin_sc_1_edg_10 - 0.500000000000 bin_sc_1_edg_11
       - 0.500000000000 bin_sc_1_edg_12 - 0.500000000000 bin_sc_1_edg_13
       - 0.500000000000 bin_sc_1_edg_14 - 0.500000000000 bin_sc_1_edg_15
       - 0.500000000000 bin_sc_1_edg_16 - 0.500000000000 bin_sc_1_edg_17
       - 0.500000000000 bin_sc_1_edg_18 - 0.500000000000 bin_sc_1_edg_19
       - 0.500000000000 bin_sc_1_edg_20 - 0.500000000000 bin_sc_1_edg_21
       - 0.500000000000 bin_sc_1_edg_22 - 0.500000000000 bin_sc_1_edg_23
       - 0.500000000000 bin_sc_1_edg_24 - 0.500000000000 bin_sc_1_edg_25
       - 0.500000000000 bin_sc_1_edg_26 - 0.500000000000 bin_sc_1_edg_27
       - 0.500000000000 bin_sc_1_edg_28 - 0.500000000000 bin_sc_1_edg_29
       - 0.500000000000 bin_sc_1_edg_30 - 0.500000000000 bin_sc_1_edg_31
       - 0.500000000000 bin_sc_1_edg_32 - 0.500000000000 bin_sc_1_edg_33
       - 0.500000000000 bin_sc_1_edg_34 - 0.500000000000 bin_sc_1_edg_35
       - 0.500000000000 bin_sc_1_edg_36 - 0.500000000000 bin_sc_1_edg_37
       - 0.500000000000 bin_sc_1_edg_38 - 0.500000000000 bin_sc_1_edg_39
       - 0.500000000000 bin_sc_1_edg_40 - 0.500000000000 bin_sc_1_edg_41
       - 0.500000000000 bin_sc_1_edg_42 - 0.500000000000 bin_sc_1_edg_43
       - 0.500000000000 bin_sc_1_edg_44 - 0.500000000000 bin_sc_1_edg_45
       - 0.500000000000 bin_sc_1_edg_46 - 0.500000000000 bin_sc_1_edg_47
       - 0.500000000000 bin_sc_1_edg_48 - 0.500000000000 bin_sc_1_edg_49 = 0
 cons_subcircuit_input_0: - 2 bin_sc_0_vx_0 - bin_sc_0_vx_2 - bin_sc_0_vx_8
                          - bin_sc_0_vx_14 - bin_sc_0_vx_16 + original_input_0
                           = 0
 c433: _and366 - bin_sc_0_edg_0 <= 0
 c434: _and366 - bin_sc_0_vx_1 <= 0
 c435: _and366 - bin_sc_0_vx_1 - bin_sc_0_edg_0 >= -1
 cons_edge_var_downstream_vertex_var_0_0:
                                          bin_edge_var_downstream_vertex_var_product_0_0
                                          - _and366 = 0
 c437: _and367 - bin_sc_0_edg_1 <= 0
 c438: _and367 - bin_sc_0_vx_1 <= 0
 c439: _and367 - bin_sc_0_vx_1 - bin_sc_0_edg_1 >= -1
 cons_edge_var_downstream_vertex_var_0_1:
                                          bin_edge_var_downstream_vertex_var_product_0_1
                                          - _and367 = 0
 c441: _and368 - bin_sc_0_edg_2 <= 0
 c442: _and368 - bin_sc_0_vx_4 <= 0
 c443: _and368 - bin_sc_0_vx_4 - bin_sc_0_edg_2 >= -1
 cons_edge_var_downstream_vertex_var_0_2:
                                          bin_edge_var_downstream_vertex_var_product_0_2
                                          - _and368 = 0
 c445: _and369 - bin_sc_0_edg_3 <= 0
 c446: _and369 - bin_sc_0_vx_2 <= 0
 c447: _and369 - bin_sc_0_vx_2 - bin_sc_0_edg_3 >= -1
 cons_edge_var_downstream_vertex_var_0_3:
                                          bin_edge_var_downstream_vertex_var_product_0_3
                                          - _and369 = 0
 c449: _and370 - bin_sc_0_edg_4 <= 0
 c450: _and370 - bin_sc_0_vx_3 <= 0
 c451: _and370 - bin_sc_0_vx_3 - bin_sc_0_edg_4 >= -1
 cons_edge_var_downstream_vertex_var_0_4:
                                          bin_edge_var_downstream_vertex_var_product_0_4
                                          - _and370 = 0
 c453: _and371 - bin_sc_0_edg_5 <= 0
 c454: _and371 - bin_sc_0_vx_3 <= 0
 c455: _and371 - bin_sc_0_vx_3 - bin_sc_0_edg_5 >= -1
 cons_edge_var_downstream_vertex_var_0_5:
                                          bin_edge_var_downstream_vertex_var_product_0_5
                                          - _and371 = 0
 c457: _and372 - bin_sc_0_edg_6 <= 0
 c458: _and372 - bin_sc_0_vx_6 <= 0
 c459: _and372 - bin_sc_0_vx_6 - bin_sc_0_edg_6 >= -1
 cons_edge_var_downstream_vertex_var_0_6:
                                          bin_edge_var_downstream_vertex_var_product_0_6
                                          - _and372 = 0
 c461: _and373 - bin_sc_0_edg_7 <= 0
 c462: _and373 - bin_sc_0_vx_4 <= 0
 c463: _and373 - bin_sc_0_vx_4 - bin_sc_0_edg_7 >= -1
 cons_edge_var_downstream_vertex_var_0_7:
                                          bin_edge_var_downstream_vertex_var_product_0_7
                                          - _and373 = 0
 c465: _and374 - bin_sc_0_edg_8 <= 0
 c466: _and374 - bin_sc_0_vx_5 <= 0
 c467: _and374 - bin_sc_0_vx_5 - bin_sc_0_edg_8 >= -1
 cons_edge_var_downstream_vertex_var_0_8:
                                          bin_edge_var_downstream_vertex_var_product_0_8
                                          - _and374 = 0
 c469: _and375 - bin_sc_0_edg_9 <= 0
 c470: _and375 - bin_sc_0_vx_5 <= 0
 c471: _and375 - bin_sc_0_vx_5 - bin_sc_0_edg_9 >= -1
 cons_edge_var_downstream_vertex_var_0_9:
                                          bin_edge_var_downstream_vertex_var_product_0_9
                                          - _and375 = 0
 c473: _and376 - bin_sc_0_edg_10 <= 0
 c474: _and376 - bin_sc_0_vx_8 <= 0
 c475: _and376 - bin_sc_0_vx_8 - bin_sc_0_edg_10 >= -1
 cons_edge_var_downstream_vertex_var_0_10:
                                           bin_edge_var_downstream_vertex_var_product_0_10
                                           - _and376 = 0
 c477: _and377 - bin_sc_0_edg_11 <= 0
 c478: _and377 - bin_sc_0_vx_6 <= 0
 c479: _and377 - bin_sc_0_vx_6 - bin_sc_0_edg_11 >= -1
 cons_edge_var_downstream_vertex_var_0_11:
                                           bin_edge_var_downstream_vertex_var_product_0_11
                                           - _and377 = 0
 c481: _and378 - bin_sc_0_edg_12 <= 0
 c482: _and378 - bin_sc_0_vx_7 <= 0
 c483: _and378 - bin_sc_0_vx_7 - bin_sc_0_edg_12 >= -1
 cons_edge_var_downstream_vertex_var_0_12:
                                           bin_edge_var_downstream_vertex_var_product_0_12
                                           - _and378 = 0
 c485: _and379 - bin_sc_0_edg_13 <= 0
 c486: _and379 - bin_sc_0_vx_7 <= 0
 c487: _and379 - bin_sc_0_vx_7 - bin_sc_0_edg_13 >= -1
 cons_edge_var_downstream_vertex_var_0_13:
                                           bin_edge_var_downstream_vertex_var_product_0_13
                                           - _and379 = 0
 c489: _and380 - bin_sc_0_edg_14 <= 0
 c490: _and380 - bin_sc_0_vx_12 <= 0
 c491: _and380 - bin_sc_0_vx_12 - bin_sc_0_edg_14 >= -1
 cons_edge_var_downstream_vertex_var_0_14:
                                           bin_edge_var_downstream_vertex_var_product_0_14
                                           - _and380 = 0
 c493: _and381 - bin_sc_0_edg_15 <= 0
 c494: _and381 - bin_sc_0_vx_10 <= 0
 c495: _and381 - bin_sc_0_vx_10 - bin_sc_0_edg_15 >= -1
 cons_edge_var_downstream_vertex_var_0_15:
                                           bin_edge_var_downstream_vertex_var_product_0_15
                                           - _and381 = 0
 c497: _and382 - bin_sc_0_edg_16 <= 0
 c498: _and382 - bin_sc_0_vx_9 <= 0
 c499: _and382 - bin_sc_0_vx_9 - bin_sc_0_edg_16 >= -1
 cons_edge_var_downstream_vertex_var_0_16:
                                           bin_edge_var_downstream_vertex_var_product_0_16
                                           - _and382 = 0
 c501: _and383 - bin_sc_0_edg_17 <= 0
 c502: _and383 - bin_sc_0_vx_9 <= 0
 c503: _and383 - bin_sc_0_vx_9 - bin_sc_0_edg_17 >= -1
 cons_edge_var_downstream_vertex_var_0_17:
                                           bin_edge_var_downstream_vertex_var_product_0_17
                                           - _and383 = 0
 c505: _and384 - bin_sc_0_edg_18 <= 0
 c506: _and384 - bin_sc_0_vx_14 <= 0
 c507: _and384 - bin_sc_0_vx_14 - bin_sc_0_edg_18 >= -1
 cons_edge_var_downstream_vertex_var_0_18:
                                           bin_edge_var_downstream_vertex_var_product_0_18
                                           - _and384 = 0
 c509: _and385 - bin_sc_0_edg_19 <= 0
 c510: _and385 - bin_sc_0_vx_10 <= 0
 c511: _and385 - bin_sc_0_vx_10 - bin_sc_0_edg_19 >= -1
 cons_edge_var_downstream_vertex_var_0_19:
                                           bin_edge_var_downstream_vertex_var_product_0_19
                                           - _and385 = 0
 c513: _and386 - bin_sc_0_edg_20 <= 0
 c514: _and386 - bin_sc_0_vx_11 <= 0
 c515: _and386 - bin_sc_0_vx_11 - bin_sc_0_edg_20 >= -1
 cons_edge_var_downstream_vertex_var_0_20:
                                           bin_edge_var_downstream_vertex_var_product_0_20
                                           - _and386 = 0
 c517: _and387 - bin_sc_0_edg_21 <= 0
 c518: _and387 - bin_sc_0_vx_11 <= 0
 c519: _and387 - bin_sc_0_vx_11 - bin_sc_0_edg_21 >= -1
 cons_edge_var_downstream_vertex_var_0_21:
                                           bin_edge_var_downstream_vertex_var_product_0_21
                                           - _and387 = 0
 c521: _and388 - bin_sc_0_edg_22 <= 0
 c522: _and388 - bin_sc_0_vx_12 <= 0
 c523: _and388 - bin_sc_0_vx_12 - bin_sc_0_edg_22 >= -1
 cons_edge_var_downstream_vertex_var_0_22:
                                           bin_edge_var_downstream_vertex_var_product_0_22
                                           - _and388 = 0
 c525: _and389 - bin_sc_0_edg_23 <= 0
 c526: _and389 - bin_sc_0_vx_13 <= 0
 c527: _and389 - bin_sc_0_vx_13 - bin_sc_0_edg_23 >= -1
 cons_edge_var_downstream_vertex_var_0_23:
                                           bin_edge_var_downstream_vertex_var_product_0_23
                                           - _and389 = 0
 c529: _and390 - bin_sc_0_edg_24 <= 0
 c530: _and390 - bin_sc_0_vx_13 <= 0
 c531: _and390 - bin_sc_0_vx_13 - bin_sc_0_edg_24 >= -1
 cons_edge_var_downstream_vertex_var_0_24:
                                           bin_edge_var_downstream_vertex_var_product_0_24
                                           - _and390 = 0
 c533: _and391 - bin_sc_0_edg_25 <= 0
 c534: _and391 - bin_sc_0_vx_18 <= 0
 c535: _and391 - bin_sc_0_vx_18 - bin_sc_0_edg_25 >= -1
 cons_edge_var_downstream_vertex_var_0_25:
                                           bin_edge_var_downstream_vertex_var_product_0_25
                                           - _and391 = 0
 c537: _and392 - bin_sc_0_edg_26 <= 0
 c538: _and392 - bin_sc_0_vx_15 <= 0
 c539: _and392 - bin_sc_0_vx_15 - bin_sc_0_edg_26 >= -1
 cons_edge_var_downstream_vertex_var_0_26:
                                           bin_edge_var_downstream_vertex_var_product_0_26
                                           - _and392 = 0
 c541: _and393 - bin_sc_0_edg_27 <= 0
 c542: _and393 - bin_sc_0_vx_15 <= 0
 c543: _and393 - bin_sc_0_vx_15 - bin_sc_0_edg_27 >= -1
 cons_edge_var_downstream_vertex_var_0_27:
                                           bin_edge_var_downstream_vertex_var_product_0_27
                                           - _and393 = 0
 c545: _and394 - bin_sc_0_edg_28 <= 0
 c546: _and394 - bin_sc_0_vx_20 <= 0
 c547: _and394 - bin_sc_0_vx_20 - bin_sc_0_edg_28 >= -1
 cons_edge_var_downstream_vertex_var_0_28:
                                           bin_edge_var_downstream_vertex_var_product_0_28
                                           - _and394 = 0
 c549: _and395 - bin_sc_0_edg_29 <= 0
 c550: _and395 - bin_sc_0_vx_16 <= 0
 c551: _and395 - bin_sc_0_vx_16 - bin_sc_0_edg_29 >= -1
 cons_edge_var_downstream_vertex_var_0_29:
                                           bin_edge_var_downstream_vertex_var_product_0_29
                                           - _and395 = 0
 c553: _and396 - bin_sc_0_edg_30 <= 0
 c554: _and396 - bin_sc_0_vx_17 <= 0
 c555: _and396 - bin_sc_0_vx_17 - bin_sc_0_edg_30 >= -1
 cons_edge_var_downstream_vertex_var_0_30:
                                           bin_edge_var_downstream_vertex_var_product_0_30
                                           - _and396 = 0
 c557: _and397 - bin_sc_0_edg_31 <= 0
 c558: _and397 - bin_sc_0_vx_17 <= 0
 c559: _and397 - bin_sc_0_vx_17 - bin_sc_0_edg_31 >= -1
 cons_edge_var_downstream_vertex_var_0_31:
                                           bin_edge_var_downstream_vertex_var_product_0_31
                                           - _and397 = 0
 c561: _and398 - bin_sc_0_edg_32 <= 0
 c562: _and398 - bin_sc_0_vx_20 <= 0
 c563: _and398 - bin_sc_0_vx_20 - bin_sc_0_edg_32 >= -1
 cons_edge_var_downstream_vertex_var_0_32:
                                           bin_edge_var_downstream_vertex_var_product_0_32
                                           - _and398 = 0
 c565: _and399 - bin_sc_0_edg_33 <= 0
 c566: _and399 - bin_sc_0_vx_18 <= 0
 c567: _and399 - bin_sc_0_vx_18 - bin_sc_0_edg_33 >= -1
 cons_edge_var_downstream_vertex_var_0_33:
                                           bin_edge_var_downstream_vertex_var_product_0_33
                                           - _and399 = 0
 c569: _and400 - bin_sc_0_edg_34 <= 0
 c570: _and400 - bin_sc_0_vx_19 <= 0
 c571: _and400 - bin_sc_0_vx_19 - bin_sc_0_edg_34 >= -1
 cons_edge_var_downstream_vertex_var_0_34:
                                           bin_edge_var_downstream_vertex_var_product_0_34
                                           - _and400 = 0
 c573: _and401 - bin_sc_0_edg_35 <= 0
 c574: _and401 - bin_sc_0_vx_19 <= 0
 c575: _and401 - bin_sc_0_vx_19 - bin_sc_0_edg_35 >= -1
 cons_edge_var_downstream_vertex_var_0_35:
                                           bin_edge_var_downstream_vertex_var_product_0_35
                                           - _and401 = 0
 c577: _and402 - bin_sc_0_edg_36 <= 0
 c578: _and402 - bin_sc_0_vx_22 <= 0
 c579: _and402 - bin_sc_0_vx_22 - bin_sc_0_edg_36 >= -1
 cons_edge_var_downstream_vertex_var_0_36:
                                           bin_edge_var_downstream_vertex_var_product_0_36
                                           - _and402 = 0
 c581: _and403 - bin_sc_0_edg_37 <= 0
 c582: _and403 - bin_sc_0_vx_21 <= 0
 c583: _and403 - bin_sc_0_vx_21 - bin_sc_0_edg_37 >= -1
 cons_edge_var_downstream_vertex_var_0_37:
                                           bin_edge_var_downstream_vertex_var_product_0_37
                                           - _and403 = 0
 c585: _and404 - bin_sc_0_edg_38 <= 0
 c586: _and404 - bin_sc_0_vx_21 <= 0
 c587: _and404 - bin_sc_0_vx_21 - bin_sc_0_edg_38 >= -1
 cons_edge_var_downstream_vertex_var_0_38:
                                           bin_edge_var_downstream_vertex_var_product_0_38
                                           - _and404 = 0
 c589: _and405 - bin_sc_0_edg_39 <= 0
 c590: _and405 - bin_sc_0_vx_24 <= 0
 c591: _and405 - bin_sc_0_vx_24 - bin_sc_0_edg_39 >= -1
 cons_edge_var_downstream_vertex_var_0_39:
                                           bin_edge_var_downstream_vertex_var_product_0_39
                                           - _and405 = 0
 c593: _and406 - bin_sc_0_edg_40 <= 0
 c594: _and406 - bin_sc_0_vx_22 <= 0
 c595: _and406 - bin_sc_0_vx_22 - bin_sc_0_edg_40 >= -1
 cons_edge_var_downstream_vertex_var_0_40:
                                           bin_edge_var_downstream_vertex_var_product_0_40
                                           - _and406 = 0
 c597: _and407 - bin_sc_0_edg_41 <= 0
 c598: _and407 - bin_sc_0_vx_23 <= 0
 c599: _and407 - bin_sc_0_vx_23 - bin_sc_0_edg_41 >= -1
 cons_edge_var_downstream_vertex_var_0_41:
                                           bin_edge_var_downstream_vertex_var_product_0_41
                                           - _and407 = 0
 c601: _and408 - bin_sc_0_edg_42 <= 0
 c602: _and408 - bin_sc_0_vx_23 <= 0
 c603: _and408 - bin_sc_0_vx_23 - bin_sc_0_edg_42 >= -1
 cons_edge_var_downstream_vertex_var_0_42:
                                           bin_edge_var_downstream_vertex_var_product_0_42
                                           - _and408 = 0
 c605: _and409 - bin_sc_0_edg_43 <= 0
 c606: _and409 - bin_sc_0_vx_26 <= 0
 c607: _and409 - bin_sc_0_vx_26 - bin_sc_0_edg_43 >= -1
 cons_edge_var_downstream_vertex_var_0_43:
                                           bin_edge_var_downstream_vertex_var_product_0_43
                                           - _and409 = 0
 c609: _and410 - bin_sc_0_edg_44 <= 0
 c610: _and410 - bin_sc_0_vx_24 <= 0
 c611: _and410 - bin_sc_0_vx_24 - bin_sc_0_edg_44 >= -1
 cons_edge_var_downstream_vertex_var_0_44:
                                           bin_edge_var_downstream_vertex_var_product_0_44
                                           - _and410 = 0
 c613: _and411 - bin_sc_0_edg_45 <= 0
 c614: _and411 - bin_sc_0_vx_25 <= 0
 c615: _and411 - bin_sc_0_vx_25 - bin_sc_0_edg_45 >= -1
 cons_edge_var_downstream_vertex_var_0_45:
                                           bin_edge_var_downstream_vertex_var_product_0_45
                                           - _and411 = 0
 c617: _and412 - bin_sc_0_edg_46 <= 0
 c618: _and412 - bin_sc_0_vx_25 <= 0
 c619: _and412 - bin_sc_0_vx_25 - bin_sc_0_edg_46 >= -1
 cons_edge_var_downstream_vertex_var_0_46:
                                           bin_edge_var_downstream_vertex_var_product_0_46
                                           - _and412 = 0
 c621: _and413 - bin_sc_0_edg_47 <= 0
 c622: _and413 - bin_sc_0_vx_26 <= 0
 c623: _and413 - bin_sc_0_vx_26 - bin_sc_0_edg_47 >= -1
 cons_edge_var_downstream_vertex_var_0_47:
                                           bin_edge_var_downstream_vertex_var_product_0_47
                                           - _and413 = 0
 c625: _and414 - bin_sc_0_edg_48 <= 0
 c626: _and414 - bin_sc_0_vx_27 <= 0
 c627: _and414 - bin_sc_0_vx_27 - bin_sc_0_edg_48 >= -1
 cons_edge_var_downstream_vertex_var_0_48:
                                           bin_edge_var_downstream_vertex_var_product_0_48
                                           - _and414 = 0
 c629: _and415 - bin_sc_0_edg_49 <= 0
 c630: _and415 - bin_sc_0_vx_27 <= 0
 c631: _and415 - bin_sc_0_vx_27 - bin_sc_0_edg_49 >= -1
 cons_edge_var_downstream_vertex_var_0_49:
                                           bin_edge_var_downstream_vertex_var_product_0_49
                                           - _and415 = 0
 cons_subcircuit_rho_qubits_0: rho_0
                               - bin_edge_var_downstream_vertex_var_product_0_0
                               - bin_edge_var_downstream_vertex_var_product_0_1
                               - bin_edge_var_downstream_vertex_var_product_0_2
                               - bin_edge_var_downstream_vertex_var_product_0_3
                               - bin_edge_var_downstream_vertex_var_product_0_4
                               - bin_edge_var_downstream_vertex_var_product_0_5
                               - bin_edge_var_downstream_vertex_var_product_0_6
                               - bin_edge_var_downstream_vertex_var_product_0_7
                               - bin_edge_var_downstream_vertex_var_product_0_8
                               - bin_edge_var_downstream_vertex_var_product_0_9
                               - bin_edge_var_downstream_vertex_var_product_0_10
                               - bin_edge_var_downstream_vertex_var_product_0_11
                               - bin_edge_var_downstream_vertex_var_product_0_12
                               - bin_edge_var_downstream_vertex_var_product_0_13
                               - bin_edge_var_downstream_vertex_var_product_0_14
                               - bin_edge_var_downstream_vertex_var_product_0_15
                               - bin_edge_var_downstream_vertex_var_product_0_16
                               - bin_edge_var_downstream_vertex_var_product_0_17
                               - bin_edge_var_downstream_vertex_var_product_0_18
                               - bin_edge_var_downstream_vertex_var_product_0_19
                               - bin_edge_var_downstream_vertex_var_product_0_20
                               - bin_edge_var_downstream_vertex_var_product_0_21
                               - bin_edge_var_downstream_vertex_var_product_0_22
                               - bin_edge_var_downstream_vertex_var_product_0_23
                               - bin_edge_var_downstream_vertex_var_product_0_24
                               - bin_edge_var_downstream_vertex_var_product_0_25
                               - bin_edge_var_downstream_vertex_var_product_0_26
                               - bin_edge_var_downstream_vertex_var_product_0_27
                               - bin_edge_var_downstream_vertex_var_product_0_28
                               - bin_edge_var_downstream_vertex_var_product_0_29
                               - bin_edge_var_downstream_vertex_var_product_0_30
                               - bin_edge_var_downstream_vertex_var_product_0_31
                               - bin_edge_var_downstream_vertex_var_product_0_32
                               - bin_edge_var_downstream_vertex_var_product_0_33
                               - bin_edge_var_downstream_vertex_var_product_0_34
                               - bin_edge_var_downstream_vertex_var_product_0_35
                               - bin_edge_var_downstream_vertex_var_product_0_36
                               - bin_edge_var_downstream_vertex_var_product_0_37
                               - bin_edge_var_downstream_vertex_var_product_0_38
                               - bin_edge_var_downstream_vertex_var_product_0_39
                               - bin_edge_var_downstream_vertex_var_product_0_40
                               - bin_edge_var_downstream_vertex_var_product_0_41
                               - bin_edge_var_downstream_vertex_var_product_0_42
                               - bin_edge_var_downstream_vertex_var_product_0_43
                               - bin_edge_var_downstream_vertex_var_product_0_44
                               - bin_edge_var_downstream_vertex_var_product_0_45
                               - bin_edge_var_downstream_vertex_var_product_0_46
                               - bin_edge_var_downstream_vertex_var_product_0_47
                               - bin_edge_var_downstream_vertex_var_product_0_48
                               - bin_edge_var_downstream_vertex_var_product_0_49
                                = 0
 c634: _and416 - bin_sc_0_edg_0 <= 0
 c635: _and416 - bin_sc_0_vx_0 <= 0
 c636: _and416 - bin_sc_0_vx_0 - bin_sc_0_edg_0 >= -1
 cons_edge_var_upstream_vertex_var_0_0:
                                        bin_edge_var_upstream_vertex_var_product_0_0
                                        - _and416 = 0
 c638: _and417 - bin_sc_0_edg_1 <= 0
 c639: _and417 - bin_sc_0_vx_0 <= 0
 c640: _and417 - bin_sc_0_vx_0 - bin_sc_0_edg_1 >= -1
 cons_edge_var_upstream_vertex_var_0_1:
                                        bin_edge_var_upstream_vertex_var_product_0_1
                                        - _and417 = 0
 c642: _and418 - bin_sc_0_edg_2 <= 0
 c643: _and418 - bin_sc_0_vx_1 <= 0
 c644: _and418 - bin_sc_0_vx_1 - bin_sc_0_edg_2 >= -1
 cons_edge_var_upstream_vertex_var_0_2:
                                        bin_edge_var_upstream_vertex_var_product_0_2
                                        - _and418 = 0
 c646: _and419 - bin_sc_0_edg_3 <= 0
 c647: _and419 - bin_sc_0_vx_1 <= 0
 c648: _and419 - bin_sc_0_vx_1 - bin_sc_0_edg_3 >= -1
 cons_edge_var_upstream_vertex_var_0_3:
                                        bin_edge_var_upstream_vertex_var_product_0_3
                                        - _and419 = 0
 c650: _and420 - bin_sc_0_edg_4 <= 0
 c651: _and420 - bin_sc_0_vx_2 <= 0
 c652: _and420 - bin_sc_0_vx_2 - bin_sc_0_edg_4 >= -1
 cons_edge_var_upstream_vertex_var_0_4:
                                        bin_edge_var_upstream_vertex_var_product_0_4
                                        - _and420 = 0
 c654: _and421 - bin_sc_0_edg_5 <= 0
 c655: _and421 - bin_sc_0_vx_2 <= 0
 c656: _and421 - bin_sc_0_vx_2 - bin_sc_0_edg_5 >= -1
 cons_edge_var_upstream_vertex_var_0_5:
                                        bin_edge_var_upstream_vertex_var_product_0_5
                                        - _and421 = 0
 c658: _and422 - bin_sc_0_edg_6 <= 0
 c659: _and422 - bin_sc_0_vx_3 <= 0
 c660: _and422 - bin_sc_0_vx_3 - bin_sc_0_edg_6 >= -1
 cons_edge_var_upstream_vertex_var_0_6:
                                        bin_edge_var_upstream_vertex_var_product_0_6
                                        - _and422 = 0
 c662: _and423 - bin_sc_0_edg_7 <= 0
 c663: _and423 - bin_sc_0_vx_3 <= 0
 c664: _and423 - bin_sc_0_vx_3 - bin_sc_0_edg_7 >= -1
 cons_edge_var_upstream_vertex_var_0_7:
                                        bin_edge_var_upstream_vertex_var_product_0_7
                                        - _and423 = 0
 c666: _and424 - bin_sc_0_edg_8 <= 0
 c667: _and424 - bin_sc_0_vx_4 <= 0
 c668: _and424 - bin_sc_0_vx_4 - bin_sc_0_edg_8 >= -1
 cons_edge_var_upstream_vertex_var_0_8:
                                        bin_edge_var_upstream_vertex_var_product_0_8
                                        - _and424 = 0
 c670: _and425 - bin_sc_0_edg_9 <= 0
 c671: _and425 - bin_sc_0_vx_4 <= 0
 c672: _and425 - bin_sc_0_vx_4 - bin_sc_0_edg_9 >= -1
 cons_edge_var_upstream_vertex_var_0_9:
                                        bin_edge_var_upstream_vertex_var_product_0_9
                                        - _and425 = 0
 c674: _and426 - bin_sc_0_edg_10 <= 0
 c675: _and426 - bin_sc_0_vx_5 <= 0
 c676: _and426 - bin_sc_0_vx_5 - bin_sc_0_edg_10 >= -1
 cons_edge_var_upstream_vertex_var_0_10:
                                         bin_edge_var_upstream_vertex_var_product_0_10
                                         - _and426 = 0
 c678: _and427 - bin_sc_0_edg_11 <= 0
 c679: _and427 - bin_sc_0_vx_5 <= 0
 c680: _and427 - bin_sc_0_vx_5 - bin_sc_0_edg_11 >= -1
 cons_edge_var_upstream_vertex_var_0_11:
                                         bin_edge_var_upstream_vertex_var_product_0_11
                                         - _and427 = 0
 c682: _and428 - bin_sc_0_edg_12 <= 0
 c683: _and428 - bin_sc_0_vx_6 <= 0
 c684: _and428 - bin_sc_0_vx_6 - bin_sc_0_edg_12 >= -1
 cons_edge_var_upstream_vertex_var_0_12:
                                         bin_edge_var_upstream_vertex_var_product_0_12
                                         - _and428 = 0
 c686: _and429 - bin_sc_0_edg_13 <= 0
 c687: _and429 - bin_sc_0_vx_6 <= 0
 c688: _and429 - bin_sc_0_vx_6 - bin_sc_0_edg_13 >= -1
 cons_edge_var_upstream_vertex_var_0_13:
                                         bin_edge_var_upstream_vertex_var_product_0_13
                                         - _and429 = 0
 c690: _and430 - bin_sc_0_edg_14 <= 0
 c691: _and430 - bin_sc_0_vx_7 <= 0
 c692: _and430 - bin_sc_0_vx_7 - bin_sc_0_edg_14 >= -1
 cons_edge_var_upstream_vertex_var_0_14:
                                         bin_edge_var_upstream_vertex_var_product_0_14
                                         - _and430 = 0
 c694: _and431 - bin_sc_0_edg_15 <= 0
 c695: _and431 - bin_sc_0_vx_7 <= 0
 c696: _and431 - bin_sc_0_vx_7 - bin_sc_0_edg_15 >= -1
 cons_edge_var_upstream_vertex_var_0_15:
                                         bin_edge_var_upstream_vertex_var_product_0_15
                                         - _and431 = 0
 c698: _and432 - bin_sc_0_edg_16 <= 0
 c699: _and432 - bin_sc_0_vx_8 <= 0
 c700: _and432 - bin_sc_0_vx_8 - bin_sc_0_edg_16 >= -1
 cons_edge_var_upstream_vertex_var_0_16:
                                         bin_edge_var_upstream_vertex_var_product_0_16
                                         - _and432 = 0
 c702: _and433 - bin_sc_0_edg_17 <= 0
 c703: _and433 - bin_sc_0_vx_8 <= 0
 c704: _and433 - bin_sc_0_vx_8 - bin_sc_0_edg_17 >= -1
 cons_edge_var_upstream_vertex_var_0_17:
                                         bin_edge_var_upstream_vertex_var_product_0_17
                                         - _and433 = 0
 c706: _and434 - bin_sc_0_edg_18 <= 0
 c707: _and434 - bin_sc_0_vx_9 <= 0
 c708: _and434 - bin_sc_0_vx_9 - bin_sc_0_edg_18 >= -1
 cons_edge_var_upstream_vertex_var_0_18:
                                         bin_edge_var_upstream_vertex_var_product_0_18
                                         - _and434 = 0
 c710: _and435 - bin_sc_0_edg_19 <= 0
 c711: _and435 - bin_sc_0_vx_9 <= 0
 c712: _and435 - bin_sc_0_vx_9 - bin_sc_0_edg_19 >= -1
 cons_edge_var_upstream_vertex_var_0_19:
                                         bin_edge_var_upstream_vertex_var_product_0_19
                                         - _and435 = 0
 c714: _and436 - bin_sc_0_edg_20 <= 0
 c715: _and436 - bin_sc_0_vx_10 <= 0
 c716: _and436 - bin_sc_0_vx_10 - bin_sc_0_edg_20 >= -1
 cons_edge_var_upstream_vertex_var_0_20:
                                         bin_edge_var_upstream_vertex_var_product_0_20
                                         - _and436 = 0
 c718: _and437 - bin_sc_0_edg_21 <= 0
 c719: _and437 - bin_sc_0_vx_10 <= 0
 c720: _and437 - bin_sc_0_vx_10 - bin_sc_0_edg_21 >= -1
 cons_edge_var_upstream_vertex_var_0_21:
                                         bin_edge_var_upstream_vertex_var_product_0_21
                                         - _and437 = 0
 c722: _and438 - bin_sc_0_edg_22 <= 0
 c723: _and438 - bin_sc_0_vx_11 <= 0
 c724: _and438 - bin_sc_0_vx_11 - bin_sc_0_edg_22 >= -1
 cons_edge_var_upstream_vertex_var_0_22:
                                         bin_edge_var_upstream_vertex_var_product_0_22
                                         - _and438 = 0
 c726: _and439 - bin_sc_0_edg_23 <= 0
 c727: _and439 - bin_sc_0_vx_12 <= 0
 c728: _and439 - bin_sc_0_vx_12 - bin_sc_0_edg_23 >= -1
 cons_edge_var_upstream_vertex_var_0_23:
                                         bin_edge_var_upstream_vertex_var_product_0_23
                                         - _and439 = 0
 c730: _and440 - bin_sc_0_edg_24 <= 0
 c731: _and440 - bin_sc_0_vx_12 <= 0
 c732: _and440 - bin_sc_0_vx_12 - bin_sc_0_edg_24 >= -1
 cons_edge_var_upstream_vertex_var_0_24:
                                         bin_edge_var_upstream_vertex_var_product_0_24
                                         - _and440 = 0
 c734: _and441 - bin_sc_0_edg_25 <= 0
 c735: _and441 - bin_sc_0_vx_13 <= 0
 c736: _and441 - bin_sc_0_vx_13 - bin_sc_0_edg_25 >= -1
 cons_edge_var_upstream_vertex_var_0_25:
                                         bin_edge_var_upstream_vertex_var_product_0_25
                                         - _and441 = 0
 c738: _and442 - bin_sc_0_edg_26 <= 0
 c739: _and442 - bin_sc_0_vx_14 <= 0
 c740: _and442 - bin_sc_0_vx_14 - bin_sc_0_edg_26 >= -1
 cons_edge_var_upstream_vertex_var_0_26:
                                         bin_edge_var_upstream_vertex_var_product_0_26
                                         - _and442 = 0
 c742: _and443 - bin_sc_0_edg_27 <= 0
 c743: _and443 - bin_sc_0_vx_14 <= 0
 c744: _and443 - bin_sc_0_vx_14 - bin_sc_0_edg_27 >= -1
 cons_edge_var_upstream_vertex_var_0_27:
                                         bin_edge_var_upstream_vertex_var_product_0_27
                                         - _and443 = 0
 c746: _and444 - bin_sc_0_edg_28 <= 0
 c747: _and444 - bin_sc_0_vx_15 <= 0
 c748: _and444 - bin_sc_0_vx_15 - bin_sc_0_edg_28 >= -1
 cons_edge_var_upstream_vertex_var_0_28:
                                         bin_edge_var_upstream_vertex_var_product_0_28
                                         - _and444 = 0
 c750: _and445 - bin_sc_0_edg_29 <= 0
 c751: _and445 - bin_sc_0_vx_15 <= 0
 c752: _and445 - bin_sc_0_vx_15 - bin_sc_0_edg_29 >= -1
 cons_edge_var_upstream_vertex_var_0_29:
                                         bin_edge_var_upstream_vertex_var_product_0_29
                                         - _and445 = 0
 c754: _and446 - bin_sc_0_edg_30 <= 0
 c755: _and446 - bin_sc_0_vx_16 <= 0
 c756: _and446 - bin_sc_0_vx_16 - bin_sc_0_edg_30 >= -1
 cons_edge_var_upstream_vertex_var_0_30:
                                         bin_edge_var_upstream_vertex_var_product_0_30
                                         - _and446 = 0
 c758: _and447 - bin_sc_0_edg_31 <= 0
 c759: _and447 - bin_sc_0_vx_16 <= 0
 c760: _and447 - bin_sc_0_vx_16 - bin_sc_0_edg_31 >= -1
 cons_edge_var_upstream_vertex_var_0_31:
                                         bin_edge_var_upstream_vertex_var_product_0_31
                                         - _and447 = 0
 c762: _and448 - bin_sc_0_edg_32 <= 0
 c763: _and448 - bin_sc_0_vx_17 <= 0
 c764: _and448 - bin_sc_0_vx_17 - bin_sc_0_edg_32 >= -1
 cons_edge_var_upstream_vertex_var_0_32:
                                         bin_edge_var_upstream_vertex_var_product_0_32
                                         - _and448 = 0
 c766: _and449 - bin_sc_0_edg_33 <= 0
 c767: _and449 - bin_sc_0_vx_17 <= 0
 c768: _and449 - bin_sc_0_vx_17 - bin_sc_0_edg_33 >= -1
 cons_edge_var_upstream_vertex_var_0_33:
                                         bin_edge_var_upstream_vertex_var_product_0_33
                                         - _and449 = 0
 c770: _and450 - bin_sc_0_edg_34 <= 0
 c771: _and450 - bin_sc_0_vx_18 <= 0
 c772: _and450 - bin_sc_0_vx_18 - bin_sc_0_edg_34 >= -1
 cons_edge_var_upstream_vertex_var_0_34:
                                         bin_edge_var_upstream_vertex_var_product_0_34
                                         - _and450 = 0
 c774: _and451 - bin_sc_0_edg_35 <= 0
 c775: _and451 - bin_sc_0_vx_18 <= 0
 c776: _and451 - bin_sc_0_vx_18 - bin_sc_0_edg_35 >= -1
 cons_edge_var_upstream_vertex_var_0_35:
                                         bin_edge_var_upstream_vertex_var_product_0_35
                                         - _and451 = 0
 c778: _and452 - bin_sc_0_edg_36 <= 0
 c779: _and452 - bin_sc_0_vx_19 <= 0
 c780: _and452 - bin_sc_0_vx_19 - bin_sc_0_edg_36 >= -1
 cons_edge_var_upstream_vertex_var_0_36:
                                         bin_edge_var_upstream_vertex_var_product_0_36
                                         - _and452 = 0
 c782: _and453 - bin_sc_0_edg_37 <= 0
 c783: _and453 - bin_sc_0_vx_20 <= 0
 c784: _and453 - bin_sc_0_vx_20 - bin_sc_0_edg_37 >= -1
 cons_edge_var_upstream_vertex_var_0_37:
                                         bin_edge_var_upstream_vertex_var_product_0_37
                                         - _and453 = 0
 c786: _and454 - bin_sc_0_edg_38 <= 0
 c787: _and454 - bin_sc_0_vx_20 <= 0
 c788: _and454 - bin_sc_0_vx_20 - bin_sc_0_edg_38 >= -1
 cons_edge_var_upstream_vertex_var_0_38:
                                         bin_edge_var_upstream_vertex_var_product_0_38
                                         - _and454 = 0
 c790: _and455 - bin_sc_0_edg_39 <= 0
 c791: _and455 - bin_sc_0_vx_21 <= 0
 c792: _and455 - bin_sc_0_vx_21 - bin_sc_0_edg_39 >= -1
 cons_edge_var_upstream_vertex_var_0_39:
                                         bin_edge_var_upstream_vertex_var_product_0_39
                                         - _and455 = 0
 c794: _and456 - bin_sc_0_edg_40 <= 0
 c795: _and456 - bin_sc_0_vx_21 <= 0
 c796: _and456 - bin_sc_0_vx_21 - bin_sc_0_edg_40 >= -1
 cons_edge_var_upstream_vertex_var_0_40:
                                         bin_edge_var_upstream_vertex_var_product_0_40
                                         - _and456 = 0
 c798: _and457 - bin_sc_0_edg_41 <= 0
 c799: _and457 - bin_sc_0_vx_22 <= 0
 c800: _and457 - bin_sc_0_vx_22 - bin_sc_0_edg_41 >= -1
 cons_edge_var_upstream_vertex_var_0_41:
                                         bin_edge_var_upstream_vertex_var_product_0_41
                                         - _and457 = 0
 c802: _and458 - bin_sc_0_edg_42 <= 0
 c803: _and458 - bin_sc_0_vx_22 <= 0
 c804: _and458 - bin_sc_0_vx_22 - bin_sc_0_edg_42 >= -1
 cons_edge_var_upstream_vertex_var_0_42:
                                         bin_edge_var_upstream_vertex_var_product_0_42
                                         - _and458 = 0
 c806: _and459 - bin_sc_0_edg_43 <= 0
 c807: _and459 - bin_sc_0_vx_23 <= 0
 c808: _and459 - bin_sc_0_vx_23 - bin_sc_0_edg_43 >= -1
 cons_edge_var_upstream_vertex_var_0_43:
                                         bin_edge_var_upstream_vertex_var_product_0_43
                                         - _and459 = 0
 c810: _and460 - bin_sc_0_edg_44 <= 0
 c811: _and460 - bin_sc_0_vx_23 <= 0
 c812: _and460 - bin_sc_0_vx_23 - bin_sc_0_edg_44 >= -1
 cons_edge_var_upstream_vertex_var_0_44:
                                         bin_edge_var_upstream_vertex_var_product_0_44
                                         - _and460 = 0
 c814: _and461 - bin_sc_0_edg_45 <= 0
 c815: _and461 - bin_sc_0_vx_24 <= 0
 c816: _and461 - bin_sc_0_vx_24 - bin_sc_0_edg_45 >= -1
 cons_edge_var_upstream_vertex_var_0_45:
                                         bin_edge_var_upstream_vertex_var_product_0_45
                                         - _and461 = 0
 c818: _and462 - bin_sc_0_edg_46 <= 0
 c819: _and462 - bin_sc_0_vx_24 <= 0
 c820: _and462 - bin_sc_0_vx_24 - bin_sc_0_edg_46 >= -1
 cons_edge_var_upstream_vertex_var_0_46:
                                         bin_edge_var_upstream_vertex_var_product_0_46
                                         - _and462 = 0
 c822: _and463 - bin_sc_0_edg_47 <= 0
 c823: _and463 - bin_sc_0_vx_25 <= 0
 c824: _and463 - bin_sc_0_vx_25 - bin_sc_0_edg_47 >= -1
 cons_edge_var_upstream_vertex_var_0_47:
                                         bin_edge_var_upstream_vertex_var_product_0_47
                                         - _and463 = 0
 c826: _and464 - bin_sc_0_edg_48 <= 0
 c827: _and464 - bin_sc_0_vx_26 <= 0
 c828: _and464 - bin_sc_0_vx_26 - bin_sc_0_edg_48 >= -1
 cons_edge_var_upstream_vertex_var_0_48:
                                         bin_edge_var_upstream_vertex_var_product_0_48
                                         - _and464 = 0
 c830: _and465 - bin_sc_0_edg_49 <= 0
 c831: _and465 - bin_sc_0_vx_26 <= 0
 c832: _and465 - bin_sc_0_vx_26 - bin_sc_0_edg_49 >= -1
 cons_edge_var_upstream_vertex_var_0_49:
                                         bin_edge_var_upstream_vertex_var_product_0_49
                                         - _and465 = 0
 cons_subcircuit_O_qubits_0: O_0 - bin_edge_var_upstream_vertex_var_product_0_0
                             - bin_edge_var_upstream_vertex_var_product_0_1
                             - bin_edge_var_upstream_vertex_var_product_0_2
                             - bin_edge_var_upstream_vertex_var_product_0_3
                             - bin_edge_var_upstream_vertex_var_product_0_4
                             - bin_edge_var_upstream_vertex_var_product_0_5
                             - bin_edge_var_upstream_vertex_var_product_0_6
                             - bin_edge_var_upstream_vertex_var_product_0_7
                             - bin_edge_var_upstream_vertex_var_product_0_8
                             - bin_edge_var_upstream_vertex_var_product_0_9
                             - bin_edge_var_upstream_vertex_var_product_0_10
                             - bin_edge_var_upstream_vertex_var_product_0_11
                             - bin_edge_var_upstream_vertex_var_product_0_12
                             - bin_edge_var_upstream_vertex_var_product_0_13
                             - bin_edge_var_upstream_vertex_var_product_0_14
                             - bin_edge_var_upstream_vertex_var_product_0_15
                             - bin_edge_var_upstream_vertex_var_product_0_16
                             - bin_edge_var_upstream_vertex_var_product_0_17
                             - bin_edge_var_upstream_vertex_var_product_0_18
                             - bin_edge_var_upstream_vertex_var_product_0_19
                             - bin_edge_var_upstream_vertex_var_product_0_20
                             - bin_edge_var_upstream_vertex_var_product_0_21
                             - bin_edge_var_upstream_vertex_var_product_0_22
                             - bin_edge_var_upstream_vertex_var_product_0_23
                             - bin_edge_var_upstream_vertex_var_product_0_24
                             - bin_edge_var_upstream_vertex_var_product_0_25
                             - bin_edge_var_upstream_vertex_var_product_0_26
                             - bin_edge_var_upstream_vertex_var_product_0_27
                             - bin_edge_var_upstream_vertex_var_product_0_28
                             - bin_edge_var_upstream_vertex_var_product_0_29
                             - bin_edge_var_upstream_vertex_var_product_0_30
                             - bin_edge_var_upstream_vertex_var_product_0_31
                             - bin_edge_var_upstream_vertex_var_product_0_32
                             - bin_edge_var_upstream_vertex_var_product_0_33
                             - bin_edge_var_upstream_vertex_var_product_0_34
                             - bin_edge_var_upstream_vertex_var_product_0_35
                             - bin_edge_var_upstream_vertex_var_product_0_36
                             - bin_edge_var_upstream_vertex_var_product_0_37
                             - bin_edge_var_upstream_vertex_var_product_0_38
                             - bin_edge_var_upstream_vertex_var_product_0_39
                             - bin_edge_var_upstream_vertex_var_product_0_40
                             - bin_edge_var_upstream_vertex_var_product_0_41
                             - bin_edge_var_upstream_vertex_var_product_0_42
                             - bin_edge_var_upstream_vertex_var_product_0_43
                             - bin_edge_var_upstream_vertex_var_product_0_44
                             - bin_edge_var_upstream_vertex_var_product_0_45
                             - bin_edge_var_upstream_vertex_var_product_0_46
                             - bin_edge_var_upstream_vertex_var_product_0_47
                             - bin_edge_var_upstream_vertex_var_product_0_48
                             - bin_edge_var_upstream_vertex_var_product_0_49 = 
                             0
 cons_subcircuit_d_qubits_0: - original_input_0 - rho_0 + d_0 = 0
 cons_subcircuit_input_1: - 2 bin_sc_1_vx_0 - bin_sc_1_vx_2 - bin_sc_1_vx_8
                          - bin_sc_1_vx_14 - bin_sc_1_vx_16 + original_input_1
                           = 0
 c837: _and466 - bin_sc_1_edg_0 <= 0
 c838: _and466 - bin_sc_1_vx_1 <= 0
 c839: _and466 - bin_sc_1_vx_1 - bin_sc_1_edg_0 >= -1
 cons_edge_var_downstream_vertex_var_1_0:
                                          bin_edge_var_downstream_vertex_var_product_1_0
                                          - _and466 = 0
 c841: _and467 - bin_sc_1_edg_1 <= 0
 c842: _and467 - bin_sc_1_vx_1 <= 0
 c843: _and467 - bin_sc_1_vx_1 - bin_sc_1_edg_1 >= -1
 cons_edge_var_downstream_vertex_var_1_1:
                                          bin_edge_var_downstream_vertex_var_product_1_1
                                          - _and467 = 0
 c845: _and468 - bin_sc_1_edg_2 <= 0
 c846: _and468 - bin_sc_1_vx_4 <= 0
 c847: _and468 - bin_sc_1_vx_4 - bin_sc_1_edg_2 >= -1
 cons_edge_var_downstream_vertex_var_1_2:
                                          bin_edge_var_downstream_vertex_var_product_1_2
                                          - _and468 = 0
 c849: _and469 - bin_sc_1_edg_3 <= 0
 c850: _and469 - bin_sc_1_vx_2 <= 0
 c851: _and469 - bin_sc_1_vx_2 - bin_sc_1_edg_3 >= -1
 cons_edge_var_downstream_vertex_var_1_3:
                                          bin_edge_var_downstream_vertex_var_product_1_3
                                          - _and469 = 0
 c853: _and470 - bin_sc_1_edg_4 <= 0
 c854: _and470 - bin_sc_1_vx_3 <= 0
 c855: _and470 - bin_sc_1_vx_3 - bin_sc_1_edg_4 >= -1
 cons_edge_var_downstream_vertex_var_1_4:
                                          bin_edge_var_downstream_vertex_var_product_1_4
                                          - _and470 = 0
 c857: _and471 - bin_sc_1_edg_5 <= 0
 c858: _and471 - bin_sc_1_vx_3 <= 0
 c859: _and471 - bin_sc_1_vx_3 - bin_sc_1_edg_5 >= -1
 cons_edge_var_downstream_vertex_var_1_5:
                                          bin_edge_var_downstream_vertex_var_product_1_5
                                          - _and471 = 0
 c861: _and472 - bin_sc_1_edg_6 <= 0
 c862: _and472 - bin_sc_1_vx_6 <= 0
 c863: _and472 - bin_sc_1_vx_6 - bin_sc_1_edg_6 >= -1
 cons_edge_var_downstream_vertex_var_1_6:
                                          bin_edge_var_downstream_vertex_var_product_1_6
                                          - _and472 = 0
 c865: _and473 - bin_sc_1_edg_7 <= 0
 c866: _and473 - bin_sc_1_vx_4 <= 0
 c867: _and473 - bin_sc_1_vx_4 - bin_sc_1_edg_7 >= -1
 cons_edge_var_downstream_vertex_var_1_7:
                                          bin_edge_var_downstream_vertex_var_product_1_7
                                          - _and473 = 0
 c869: _and474 - bin_sc_1_edg_8 <= 0
 c870: _and474 - bin_sc_1_vx_5 <= 0
 c871: _and474 - bin_sc_1_vx_5 - bin_sc_1_edg_8 >= -1
 cons_edge_var_downstream_vertex_var_1_8:
                                          bin_edge_var_downstream_vertex_var_product_1_8
                                          - _and474 = 0
 c873: _and475 - bin_sc_1_edg_9 <= 0
 c874: _and475 - bin_sc_1_vx_5 <= 0
 c875: _and475 - bin_sc_1_vx_5 - bin_sc_1_edg_9 >= -1
 cons_edge_var_downstream_vertex_var_1_9:
                                          bin_edge_var_downstream_vertex_var_product_1_9
                                          - _and475 = 0
 c877: _and476 - bin_sc_1_edg_10 <= 0
 c878: _and476 - bin_sc_1_vx_8 <= 0
 c879: _and476 - bin_sc_1_vx_8 - bin_sc_1_edg_10 >= -1
 cons_edge_var_downstream_vertex_var_1_10:
                                           bin_edge_var_downstream_vertex_var_product_1_10
                                           - _and476 = 0
 c881: _and477 - bin_sc_1_edg_11 <= 0
 c882: _and477 - bin_sc_1_vx_6 <= 0
 c883: _and477 - bin_sc_1_vx_6 - bin_sc_1_edg_11 >= -1
 cons_edge_var_downstream_vertex_var_1_11:
                                           bin_edge_var_downstream_vertex_var_product_1_11
                                           - _and477 = 0
 c885: _and478 - bin_sc_1_edg_12 <= 0
 c886: _and478 - bin_sc_1_vx_7 <= 0
 c887: _and478 - bin_sc_1_vx_7 - bin_sc_1_edg_12 >= -1
 cons_edge_var_downstream_vertex_var_1_12:
                                           bin_edge_var_downstream_vertex_var_product_1_12
                                           - _and478 = 0
 c889: _and479 - bin_sc_1_edg_13 <= 0
 c890: _and479 - bin_sc_1_vx_7 <= 0
 c891: _and479 - bin_sc_1_vx_7 - bin_sc_1_edg_13 >= -1
 cons_edge_var_downstream_vertex_var_1_13:
                                           bin_edge_var_downstream_vertex_var_product_1_13
                                           - _and479 = 0
 c893: _and480 - bin_sc_1_edg_14 <= 0
 c894: _and480 - bin_sc_1_vx_12 <= 0
 c895: _and480 - bin_sc_1_vx_12 - bin_sc_1_edg_14 >= -1
 cons_edge_var_downstream_vertex_var_1_14:
                                           bin_edge_var_downstream_vertex_var_product_1_14
                                           - _and480 = 0
 c897: _and481 - bin_sc_1_edg_15 <= 0
 c898: _and481 - bin_sc_1_vx_10 <= 0
 c899: _and481 - bin_sc_1_vx_10 - bin_sc_1_edg_15 >= -1
 cons_edge_var_downstream_vertex_var_1_15:
                                           bin_edge_var_downstream_vertex_var_product_1_15
                                           - _and481 = 0
 c901: _and482 - bin_sc_1_edg_16 <= 0
 c902: _and482 - bin_sc_1_vx_9 <= 0
 c903: _and482 - bin_sc_1_vx_9 - bin_sc_1_edg_16 >= -1
 cons_edge_var_downstream_vertex_var_1_16:
                                           bin_edge_var_downstream_vertex_var_product_1_16
                                           - _and482 = 0
 c905: _and483 - bin_sc_1_edg_17 <= 0
 c906: _and483 - bin_sc_1_vx_9 <= 0
 c907: _and483 - bin_sc_1_vx_9 - bin_sc_1_edg_17 >= -1
 cons_edge_var_downstream_vertex_var_1_17:
                                           bin_edge_var_downstream_vertex_var_product_1_17
                                           - _and483 = 0
 c909: _and484 - bin_sc_1_edg_18 <= 0
 c910: _and484 - bin_sc_1_vx_14 <= 0
 c911: _and484 - bin_sc_1_vx_14 - bin_sc_1_edg_18 >= -1
 cons_edge_var_downstream_vertex_var_1_18:
                                           bin_edge_var_downstream_vertex_var_product_1_18
                                           - _and484 = 0
 c913: _and485 - bin_sc_1_edg_19 <= 0
 c914: _and485 - bin_sc_1_vx_10 <= 0
 c915: _and485 - bin_sc_1_vx_10 - bin_sc_1_edg_19 >= -1
 cons_edge_var_downstream_vertex_var_1_19:
                                           bin_edge_var_downstream_vertex_var_product_1_19
                                           - _and485 = 0
 c917: _and486 - bin_sc_1_edg_20 <= 0
 c918: _and486 - bin_sc_1_vx_11 <= 0
 c919: _and486 - bin_sc_1_vx_11 - bin_sc_1_edg_20 >= -1
 cons_edge_var_downstream_vertex_var_1_20:
                                           bin_edge_var_downstream_vertex_var_product_1_20
                                           - _and486 = 0
 c921: _and487 - bin_sc_1_edg_21 <= 0
 c922: _and487 - bin_sc_1_vx_11 <= 0
 c923: _and487 - bin_sc_1_vx_11 - bin_sc_1_edg_21 >= -1
 cons_edge_var_downstream_vertex_var_1_21:
                                           bin_edge_var_downstream_vertex_var_product_1_21
                                           - _and487 = 0
 c925: _and488 - bin_sc_1_edg_22 <= 0
 c926: _and488 - bin_sc_1_vx_12 <= 0
 c927: _and488 - bin_sc_1_vx_12 - bin_sc_1_edg_22 >= -1
 cons_edge_var_downstream_vertex_var_1_22:
                                           bin_edge_var_downstream_vertex_var_product_1_22
                                           - _and488 = 0
 c929: _and489 - bin_sc_1_edg_23 <= 0
 c930: _and489 - bin_sc_1_vx_13 <= 0
 c931: _and489 - bin_sc_1_vx_13 - bin_sc_1_edg_23 >= -1
 cons_edge_var_downstream_vertex_var_1_23:
                                           bin_edge_var_downstream_vertex_var_product_1_23
                                           - _and489 = 0
 c933: _and490 - bin_sc_1_edg_24 <= 0
 c934: _and490 - bin_sc_1_vx_13 <= 0
 c935: _and490 - bin_sc_1_vx_13 - bin_sc_1_edg_24 >= -1
 cons_edge_var_downstream_vertex_var_1_24:
                                           bin_edge_var_downstream_vertex_var_product_1_24
                                           - _and490 = 0
 c937: _and491 - bin_sc_1_edg_25 <= 0
 c938: _and491 - bin_sc_1_vx_18 <= 0
 c939: _and491 - bin_sc_1_vx_18 - bin_sc_1_edg_25 >= -1
 cons_edge_var_downstream_vertex_var_1_25:
                                           bin_edge_var_downstream_vertex_var_product_1_25
                                           - _and491 = 0
 c941: _and492 - bin_sc_1_edg_26 <= 0
 c942: _and492 - bin_sc_1_vx_15 <= 0
 c943: _and492 - bin_sc_1_vx_15 - bin_sc_1_edg_26 >= -1
 cons_edge_var_downstream_vertex_var_1_26:
                                           bin_edge_var_downstream_vertex_var_product_1_26
                                           - _and492 = 0
 c945: _and493 - bin_sc_1_edg_27 <= 0
 c946: _and493 - bin_sc_1_vx_15 <= 0
 c947: _and493 - bin_sc_1_vx_15 - bin_sc_1_edg_27 >= -1
 cons_edge_var_downstream_vertex_var_1_27:
                                           bin_edge_var_downstream_vertex_var_product_1_27
                                           - _and493 = 0
 c949: _and494 - bin_sc_1_edg_28 <= 0
 c950: _and494 - bin_sc_1_vx_20 <= 0
 c951: _and494 - bin_sc_1_vx_20 - bin_sc_1_edg_28 >= -1
 cons_edge_var_downstream_vertex_var_1_28:
                                           bin_edge_var_downstream_vertex_var_product_1_28
                                           - _and494 = 0
 c953: _and495 - bin_sc_1_edg_29 <= 0
 c954: _and495 - bin_sc_1_vx_16 <= 0
 c955: _and495 - bin_sc_1_vx_16 - bin_sc_1_edg_29 >= -1
 cons_edge_var_downstream_vertex_var_1_29:
                                           bin_edge_var_downstream_vertex_var_product_1_29
                                           - _and495 = 0
 c957: _and496 - bin_sc_1_edg_30 <= 0
 c958: _and496 - bin_sc_1_vx_17 <= 0
 c959: _and496 - bin_sc_1_vx_17 - bin_sc_1_edg_30 >= -1
 cons_edge_var_downstream_vertex_var_1_30:
                                           bin_edge_var_downstream_vertex_var_product_1_30
                                           - _and496 = 0
 c961: _and497 - bin_sc_1_edg_31 <= 0
 c962: _and497 - bin_sc_1_vx_17 <= 0
 c963: _and497 - bin_sc_1_vx_17 - bin_sc_1_edg_31 >= -1
 cons_edge_var_downstream_vertex_var_1_31:
                                           bin_edge_var_downstream_vertex_var_product_1_31
                                           - _and497 = 0
 c965: _and498 - bin_sc_1_edg_32 <= 0
 c966: _and498 - bin_sc_1_vx_20 <= 0
 c967: _and498 - bin_sc_1_vx_20 - bin_sc_1_edg_32 >= -1
 cons_edge_var_downstream_vertex_var_1_32:
                                           bin_edge_var_downstream_vertex_var_product_1_32
                                           - _and498 = 0
 c969: _and499 - bin_sc_1_edg_33 <= 0
 c970: _and499 - bin_sc_1_vx_18 <= 0
 c971: _and499 - bin_sc_1_vx_18 - bin_sc_1_edg_33 >= -1
 cons_edge_var_downstream_vertex_var_1_33:
                                           bin_edge_var_downstream_vertex_var_product_1_33
                                           - _and499 = 0
 c973: _and500 - bin_sc_1_edg_34 <= 0
 c974: _and500 - bin_sc_1_vx_19 <= 0
 c975: _and500 - bin_sc_1_vx_19 - bin_sc_1_edg_34 >= -1
 cons_edge_var_downstream_vertex_var_1_34:
                                           bin_edge_var_downstream_vertex_var_product_1_34
                                           - _and500 = 0
 c977: _and501 - bin_sc_1_edg_35 <= 0
 c978: _and501 - bin_sc_1_vx_19 <= 0
 c979: _and501 - bin_sc_1_vx_19 - bin_sc_1_edg_35 >= -1
 cons_edge_var_downstream_vertex_var_1_35:
                                           bin_edge_var_downstream_vertex_var_product_1_35
                                           - _and501 = 0
 c981: _and502 - bin_sc_1_edg_36 <= 0
 c982: _and502 - bin_sc_1_vx_22 <= 0
 c983: _and502 - bin_sc_1_vx_22 - bin_sc_1_edg_36 >= -1
 cons_edge_var_downstream_vertex_var_1_36:
                                           bin_edge_var_downstream_vertex_var_product_1_36
                                           - _and502 = 0
 c985: _and503 - bin_sc_1_edg_37 <= 0
 c986: _and503 - bin_sc_1_vx_21 <= 0
 c987: _and503 - bin_sc_1_vx_21 - bin_sc_1_edg_37 >= -1
 cons_edge_var_downstream_vertex_var_1_37:
                                           bin_edge_var_downstream_vertex_var_product_1_37
                                           - _and503 = 0
 c989: _and504 - bin_sc_1_edg_38 <= 0
 c990: _and504 - bin_sc_1_vx_21 <= 0
 c991: _and504 - bin_sc_1_vx_21 - bin_sc_1_edg_38 >= -1
 cons_edge_var_downstream_vertex_var_1_38:
                                           bin_edge_var_downstream_vertex_var_product_1_38
                                           - _and504 = 0
 c993: _and505 - bin_sc_1_edg_39 <= 0
 c994: _and505 - bin_sc_1_vx_24 <= 0
 c995: _and505 - bin_sc_1_vx_24 - bin_sc_1_edg_39 >= -1
 cons_edge_var_downstream_vertex_var_1_39:
                                           bin_edge_var_downstream_vertex_var_product_1_39
                                           - _and505 = 0
 c997: _and506 - bin_sc_1_edg_40 <= 0
 c998: _and506 - bin_sc_1_vx_22 <= 0
 c999: _and506 - bin_sc_1_vx_22 - bin_sc_1_edg_40 >= -1
 cons_edge_var_downstream_vertex_var_1_40:
                                           bin_edge_var_downstream_vertex_var_product_1_40
                                           - _and506 = 0
 c1001: _and507 - bin_sc_1_edg_41 <= 0
 c1002: _and507 - bin_sc_1_vx_23 <= 0
 c1003: _and507 - bin_sc_1_vx_23 - bin_sc_1_edg_41 >= -1
 cons_edge_var_downstream_vertex_var_1_41:
                                           bin_edge_var_downstream_vertex_var_product_1_41
                                           - _and507 = 0
 c1005: _and508 - bin_sc_1_edg_42 <= 0
 c1006: _and508 - bin_sc_1_vx_23 <= 0
 c1007: _and508 - bin_sc_1_vx_23 - bin_sc_1_edg_42 >= -1
 cons_edge_var_downstream_vertex_var_1_42:
                                           bin_edge_var_downstream_vertex_var_product_1_42
                                           - _and508 = 0
 c1009: _and509 - bin_sc_1_edg_43 <= 0
 c1010: _and509 - bin_sc_1_vx_26 <= 0
 c1011: _and509 - bin_sc_1_vx_26 - bin_sc_1_edg_43 >= -1
 cons_edge_var_downstream_vertex_var_1_43:
                                           bin_edge_var_downstream_vertex_var_product_1_43
                                           - _and509 = 0
 c1013: _and510 - bin_sc_1_edg_44 <= 0
 c1014: _and510 - bin_sc_1_vx_24 <= 0
 c1015: _and510 - bin_sc_1_vx_24 - bin_sc_1_edg_44 >= -1
 cons_edge_var_downstream_vertex_var_1_44:
                                           bin_edge_var_downstream_vertex_var_product_1_44
                                           - _and510 = 0
 c1017: _and511 - bin_sc_1_edg_45 <= 0
 c1018: _and511 - bin_sc_1_vx_25 <= 0
 c1019: _and511 - bin_sc_1_vx_25 - bin_sc_1_edg_45 >= -1
 cons_edge_var_downstream_vertex_var_1_45:
                                           bin_edge_var_downstream_vertex_var_product_1_45
                                           - _and511 = 0
 c1021: _and512 - bin_sc_1_edg_46 <= 0
 c1022: _and512 - bin_sc_1_vx_25 <= 0
 c1023: _and512 - bin_sc_1_vx_25 - bin_sc_1_edg_46 >= -1
 cons_edge_var_downstream_vertex_var_1_46:
                                           bin_edge_var_downstream_vertex_var_product_1_46
                                           - _and512 = 0
 c1025: _and513 - bin_sc_1_edg_47 <= 0
 c1026: _and513 - bin_sc_1_vx_26 <= 0
 c1027: _and513 - bin_sc_1_vx_26 - bin_sc_1_edg_47 >= -1
 cons_edge_var_downstream_vertex_var_1_47:
                                           bin_edge_var_downstream_vertex_var_product_1_47
                                           - _and513 = 0
 c1029: _and514 - bin_sc_1_edg_48 <= 0
 c1030: _and514 - bin_sc_1_vx_27 <= 0
 c1031: _and514 - bin_sc_1_vx_27 - bin_sc_1_edg_48 >= -1
 cons_edge_var_downstream_vertex_var_1_48:
                                           bin_edge_var_downstream_vertex_var_product_1_48
                                           - _and514 = 0
 c1033: _and515 - bin_sc_1_edg_49 <= 0
 c1034: _and515 - bin_sc_1_vx_27 <= 0
 c1035: _and515 - bin_sc_1_vx_27 - bin_sc_1_edg_49 >= -1
 cons_edge_var_downstream_vertex_var_1_49:
                                           bin_edge_var_downstream_vertex_var_product_1_49
                                           - _and515 = 0
 cons_subcircuit_rho_qubits_1: rho_1
                               - bin_edge_var_downstream_vertex_var_product_1_0
                               - bin_edge_var_downstream_vertex_var_product_1_1
                               - bin_edge_var_downstream_vertex_var_product_1_2
                               - bin_edge_var_downstream_vertex_var_product_1_3
                               - bin_edge_var_downstream_vertex_var_product_1_4
                               - bin_edge_var_downstream_vertex_var_product_1_5
                               - bin_edge_var_downstream_vertex_var_product_1_6
                               - bin_edge_var_downstream_vertex_var_product_1_7
                               - bin_edge_var_downstream_vertex_var_product_1_8
                               - bin_edge_var_downstream_vertex_var_product_1_9
                               - bin_edge_var_downstream_vertex_var_product_1_10
                               - bin_edge_var_downstream_vertex_var_product_1_11
                               - bin_edge_var_downstream_vertex_var_product_1_12
                               - bin_edge_var_downstream_vertex_var_product_1_13
                               - bin_edge_var_downstream_vertex_var_product_1_14
                               - bin_edge_var_downstream_vertex_var_product_1_15
                               - bin_edge_var_downstream_vertex_var_product_1_16
                               - bin_edge_var_downstream_vertex_var_product_1_17
                               - bin_edge_var_downstream_vertex_var_product_1_18
                               - bin_edge_var_downstream_vertex_var_product_1_19
                               - bin_edge_var_downstream_vertex_var_product_1_20
                               - bin_edge_var_downstream_vertex_var_product_1_21
                               - bin_edge_var_downstream_vertex_var_product_1_22
                               - bin_edge_var_downstream_vertex_var_product_1_23
                               - bin_edge_var_downstream_vertex_var_product_1_24
                               - bin_edge_var_downstream_vertex_var_product_1_25
                               - bin_edge_var_downstream_vertex_var_product_1_26
                               - bin_edge_var_downstream_vertex_var_product_1_27
                               - bin_edge_var_downstream_vertex_var_product_1_28
                               - bin_edge_var_downstream_vertex_var_product_1_29
                               - bin_edge_var_downstream_vertex_var_product_1_30
                               - bin_edge_var_downstream_vertex_var_product_1_31
                               - bin_edge_var_downstream_vertex_var_product_1_32
                               - bin_edge_var_downstream_vertex_var_product_1_33
                               - bin_edge_var_downstream_vertex_var_product_1_34
                               - bin_edge_var_downstream_vertex_var_product_1_35
                               - bin_edge_var_downstream_vertex_var_product_1_36
                               - bin_edge_var_downstream_vertex_var_product_1_37
                               - bin_edge_var_downstream_vertex_var_product_1_38
                               - bin_edge_var_downstream_vertex_var_product_1_39
                               - bin_edge_var_downstream_vertex_var_product_1_40
                               - bin_edge_var_downstream_vertex_var_product_1_41
                               - bin_edge_var_downstream_vertex_var_product_1_42
                               - bin_edge_var_downstream_vertex_var_product_1_43
                               - bin_edge_var_downstream_vertex_var_product_1_44
                               - bin_edge_var_downstream_vertex_var_product_1_45
                               - bin_edge_var_downstream_vertex_var_product_1_46
                               - bin_edge_var_downstream_vertex_var_product_1_47
                               - bin_edge_var_downstream_vertex_var_product_1_48
                               - bin_edge_var_downstream_vertex_var_product_1_49
                                = 0
 c1038: _and516 - bin_sc_1_edg_0 <= 0
 c1039: _and516 - bin_sc_1_vx_0 <= 0
 c1040: _and516 - bin_sc_1_vx_0 - bin_sc_1_edg_0 >= -1
 cons_edge_var_upstream_vertex_var_1_0:
                                        bin_edge_var_upstream_vertex_var_product_1_0
                                        - _and516 = 0
 c1042: _and517 - bin_sc_1_edg_1 <= 0
 c1043: _and517 - bin_sc_1_vx_0 <= 0
 c1044: _and517 - bin_sc_1_vx_0 - bin_sc_1_edg_1 >= -1
 cons_edge_var_upstream_vertex_var_1_1:
                                        bin_edge_var_upstream_vertex_var_product_1_1
                                        - _and517 = 0
 c1046: _and518 - bin_sc_1_edg_2 <= 0
 c1047: _and518 - bin_sc_1_vx_1 <= 0
 c1048: _and518 - bin_sc_1_vx_1 - bin_sc_1_edg_2 >= -1
 cons_edge_var_upstream_vertex_var_1_2:
                                        bin_edge_var_upstream_vertex_var_product_1_2
                                        - _and518 = 0
 c1050: _and519 - bin_sc_1_edg_3 <= 0
 c1051: _and519 - bin_sc_1_vx_1 <= 0
 c1052: _and519 - bin_sc_1_vx_1 - bin_sc_1_edg_3 >= -1
 cons_edge_var_upstream_vertex_var_1_3:
                                        bin_edge_var_upstream_vertex_var_product_1_3
                                        - _and519 = 0
 c1054: _and520 - bin_sc_1_edg_4 <= 0
 c1055: _and520 - bin_sc_1_vx_2 <= 0
 c1056: _and520 - bin_sc_1_vx_2 - bin_sc_1_edg_4 >= -1
 cons_edge_var_upstream_vertex_var_1_4:
                                        bin_edge_var_upstream_vertex_var_product_1_4
                                        - _and520 = 0
 c1058: _and521 - bin_sc_1_edg_5 <= 0
 c1059: _and521 - bin_sc_1_vx_2 <= 0
 c1060: _and521 - bin_sc_1_vx_2 - bin_sc_1_edg_5 >= -1
 cons_edge_var_upstream_vertex_var_1_5:
                                        bin_edge_var_upstream_vertex_var_product_1_5
                                        - _and521 = 0
 c1062: _and522 - bin_sc_1_edg_6 <= 0
 c1063: _and522 - bin_sc_1_vx_3 <= 0
 c1064: _and522 - bin_sc_1_vx_3 - bin_sc_1_edg_6 >= -1
 cons_edge_var_upstream_vertex_var_1_6:
                                        bin_edge_var_upstream_vertex_var_product_1_6
                                        - _and522 = 0
 c1066: _and523 - bin_sc_1_edg_7 <= 0
 c1067: _and523 - bin_sc_1_vx_3 <= 0
 c1068: _and523 - bin_sc_1_vx_3 - bin_sc_1_edg_7 >= -1
 cons_edge_var_upstream_vertex_var_1_7:
                                        bin_edge_var_upstream_vertex_var_product_1_7
                                        - _and523 = 0
 c1070: _and524 - bin_sc_1_edg_8 <= 0
 c1071: _and524 - bin_sc_1_vx_4 <= 0
 c1072: _and524 - bin_sc_1_vx_4 - bin_sc_1_edg_8 >= -1
 cons_edge_var_upstream_vertex_var_1_8:
                                        bin_edge_var_upstream_vertex_var_product_1_8
                                        - _and524 = 0
 c1074: _and525 - bin_sc_1_edg_9 <= 0
 c1075: _and525 - bin_sc_1_vx_4 <= 0
 c1076: _and525 - bin_sc_1_vx_4 - bin_sc_1_edg_9 >= -1
 cons_edge_var_upstream_vertex_var_1_9:
                                        bin_edge_var_upstream_vertex_var_product_1_9
                                        - _and525 = 0
 c1078: _and526 - bin_sc_1_edg_10 <= 0
 c1079: _and526 - bin_sc_1_vx_5 <= 0
 c1080: _and526 - bin_sc_1_vx_5 - bin_sc_1_edg_10 >= -1
 cons_edge_var_upstream_vertex_var_1_10:
                                         bin_edge_var_upstream_vertex_var_product_1_10
                                         - _and526 = 0
 c1082: _and527 - bin_sc_1_edg_11 <= 0
 c1083: _and527 - bin_sc_1_vx_5 <= 0
 c1084: _and527 - bin_sc_1_vx_5 - bin_sc_1_edg_11 >= -1
 cons_edge_var_upstream_vertex_var_1_11:
                                         bin_edge_var_upstream_vertex_var_product_1_11
                                         - _and527 = 0
 c1086: _and528 - bin_sc_1_edg_12 <= 0
 c1087: _and528 - bin_sc_1_vx_6 <= 0
 c1088: _and528 - bin_sc_1_vx_6 - bin_sc_1_edg_12 >= -1
 cons_edge_var_upstream_vertex_var_1_12:
                                         bin_edge_var_upstream_vertex_var_product_1_12
                                         - _and528 = 0
 c1090: _and529 - bin_sc_1_edg_13 <= 0
 c1091: _and529 - bin_sc_1_vx_6 <= 0
 c1092: _and529 - bin_sc_1_vx_6 - bin_sc_1_edg_13 >= -1
 cons_edge_var_upstream_vertex_var_1_13:
                                         bin_edge_var_upstream_vertex_var_product_1_13
                                         - _and529 = 0
 c1094: _and530 - bin_sc_1_edg_14 <= 0
 c1095: _and530 - bin_sc_1_vx_7 <= 0
 c1096: _and530 - bin_sc_1_vx_7 - bin_sc_1_edg_14 >= -1
 cons_edge_var_upstream_vertex_var_1_14:
                                         bin_edge_var_upstream_vertex_var_product_1_14
                                         - _and530 = 0
 c1098: _and531 - bin_sc_1_edg_15 <= 0
 c1099: _and531 - bin_sc_1_vx_7 <= 0
 c1100: _and531 - bin_sc_1_vx_7 - bin_sc_1_edg_15 >= -1
 cons_edge_var_upstream_vertex_var_1_15:
                                         bin_edge_var_upstream_vertex_var_product_1_15
                                         - _and531 = 0
 c1102: _and532 - bin_sc_1_edg_16 <= 0
 c1103: _and532 - bin_sc_1_vx_8 <= 0
 c1104: _and532 - bin_sc_1_vx_8 - bin_sc_1_edg_16 >= -1
 cons_edge_var_upstream_vertex_var_1_16:
                                         bin_edge_var_upstream_vertex_var_product_1_16
                                         - _and532 = 0
 c1106: _and533 - bin_sc_1_edg_17 <= 0
 c1107: _and533 - bin_sc_1_vx_8 <= 0
 c1108: _and533 - bin_sc_1_vx_8 - bin_sc_1_edg_17 >= -1
 cons_edge_var_upstream_vertex_var_1_17:
                                         bin_edge_var_upstream_vertex_var_product_1_17
                                         - _and533 = 0
 c1110: _and534 - bin_sc_1_edg_18 <= 0
 c1111: _and534 - bin_sc_1_vx_9 <= 0
 c1112: _and534 - bin_sc_1_vx_9 - bin_sc_1_edg_18 >= -1
 cons_edge_var_upstream_vertex_var_1_18:
                                         bin_edge_var_upstream_vertex_var_product_1_18
                                         - _and534 = 0
 c1114: _and535 - bin_sc_1_edg_19 <= 0
 c1115: _and535 - bin_sc_1_vx_9 <= 0
 c1116: _and535 - bin_sc_1_vx_9 - bin_sc_1_edg_19 >= -1
 cons_edge_var_upstream_vertex_var_1_19:
                                         bin_edge_var_upstream_vertex_var_product_1_19
                                         - _and535 = 0
 c1118: _and536 - bin_sc_1_edg_20 <= 0
 c1119: _and536 - bin_sc_1_vx_10 <= 0
 c1120: _and536 - bin_sc_1_vx_10 - bin_sc_1_edg_20 >= -1
 cons_edge_var_upstream_vertex_var_1_20:
                                         bin_edge_var_upstream_vertex_var_product_1_20
                                         - _and536 = 0
 c1122: _and537 - bin_sc_1_edg_21 <= 0
 c1123: _and537 - bin_sc_1_vx_10 <= 0
 c1124: _and537 - bin_sc_1_vx_10 - bin_sc_1_edg_21 >= -1
 cons_edge_var_upstream_vertex_var_1_21:
                                         bin_edge_var_upstream_vertex_var_product_1_21
                                         - _and537 = 0
 c1126: _and538 - bin_sc_1_edg_22 <= 0
 c1127: _and538 - bin_sc_1_vx_11 <= 0
 c1128: _and538 - bin_sc_1_vx_11 - bin_sc_1_edg_22 >= -1
 cons_edge_var_upstream_vertex_var_1_22:
                                         bin_edge_var_upstream_vertex_var_product_1_22
                                         - _and538 = 0
 c1130: _and539 - bin_sc_1_edg_23 <= 0
 c1131: _and539 - bin_sc_1_vx_12 <= 0
 c1132: _and539 - bin_sc_1_vx_12 - bin_sc_1_edg_23 >= -1
 cons_edge_var_upstream_vertex_var_1_23:
                                         bin_edge_var_upstream_vertex_var_product_1_23
                                         - _and539 = 0
 c1134: _and540 - bin_sc_1_edg_24 <= 0
 c1135: _and540 - bin_sc_1_vx_12 <= 0
 c1136: _and540 - bin_sc_1_vx_12 - bin_sc_1_edg_24 >= -1
 cons_edge_var_upstream_vertex_var_1_24:
                                         bin_edge_var_upstream_vertex_var_product_1_24
                                         - _and540 = 0
 c1138: _and541 - bin_sc_1_edg_25 <= 0
 c1139: _and541 - bin_sc_1_vx_13 <= 0
 c1140: _and541 - bin_sc_1_vx_13 - bin_sc_1_edg_25 >= -1
 cons_edge_var_upstream_vertex_var_1_25:
                                         bin_edge_var_upstream_vertex_var_product_1_25
                                         - _and541 = 0
 c1142: _and542 - bin_sc_1_edg_26 <= 0
 c1143: _and542 - bin_sc_1_vx_14 <= 0
 c1144: _and542 - bin_sc_1_vx_14 - bin_sc_1_edg_26 >= -1
 cons_edge_var_upstream_vertex_var_1_26:
                                         bin_edge_var_upstream_vertex_var_product_1_26
                                         - _and542 = 0
 c1146: _and543 - bin_sc_1_edg_27 <= 0
 c1147: _and543 - bin_sc_1_vx_14 <= 0
 c1148: _and543 - bin_sc_1_vx_14 - bin_sc_1_edg_27 >= -1
 cons_edge_var_upstream_vertex_var_1_27:
                                         bin_edge_var_upstream_vertex_var_product_1_27
                                         - _and543 = 0
 c1150: _and544 - bin_sc_1_edg_28 <= 0
 c1151: _and544 - bin_sc_1_vx_15 <= 0
 c1152: _and544 - bin_sc_1_vx_15 - bin_sc_1_edg_28 >= -1
 cons_edge_var_upstream_vertex_var_1_28:
                                         bin_edge_var_upstream_vertex_var_product_1_28
                                         - _and544 = 0
 c1154: _and545 - bin_sc_1_edg_29 <= 0
 c1155: _and545 - bin_sc_1_vx_15 <= 0
 c1156: _and545 - bin_sc_1_vx_15 - bin_sc_1_edg_29 >= -1
 cons_edge_var_upstream_vertex_var_1_29:
                                         bin_edge_var_upstream_vertex_var_product_1_29
                                         - _and545 = 0
 c1158: _and546 - bin_sc_1_edg_30 <= 0
 c1159: _and546 - bin_sc_1_vx_16 <= 0
 c1160: _and546 - bin_sc_1_vx_16 - bin_sc_1_edg_30 >= -1
 cons_edge_var_upstream_vertex_var_1_30:
                                         bin_edge_var_upstream_vertex_var_product_1_30
                                         - _and546 = 0
 c1162: _and547 - bin_sc_1_edg_31 <= 0
 c1163: _and547 - bin_sc_1_vx_16 <= 0
 c1164: _and547 - bin_sc_1_vx_16 - bin_sc_1_edg_31 >= -1
 cons_edge_var_upstream_vertex_var_1_31:
                                         bin_edge_var_upstream_vertex_var_product_1_31
                                         - _and547 = 0
 c1166: _and548 - bin_sc_1_edg_32 <= 0
 c1167: _and548 - bin_sc_1_vx_17 <= 0
 c1168: _and548 - bin_sc_1_vx_17 - bin_sc_1_edg_32 >= -1
 cons_edge_var_upstream_vertex_var_1_32:
                                         bin_edge_var_upstream_vertex_var_product_1_32
                                         - _and548 = 0
 c1170: _and549 - bin_sc_1_edg_33 <= 0
 c1171: _and549 - bin_sc_1_vx_17 <= 0
 c1172: _and549 - bin_sc_1_vx_17 - bin_sc_1_edg_33 >= -1
 cons_edge_var_upstream_vertex_var_1_33:
                                         bin_edge_var_upstream_vertex_var_product_1_33
                                         - _and549 = 0
 c1174: _and550 - bin_sc_1_edg_34 <= 0
 c1175: _and550 - bin_sc_1_vx_18 <= 0
 c1176: _and550 - bin_sc_1_vx_18 - bin_sc_1_edg_34 >= -1
 cons_edge_var_upstream_vertex_var_1_34:
                                         bin_edge_var_upstream_vertex_var_product_1_34
                                         - _and550 = 0
 c1178: _and551 - bin_sc_1_edg_35 <= 0
 c1179: _and551 - bin_sc_1_vx_18 <= 0
 c1180: _and551 - bin_sc_1_vx_18 - bin_sc_1_edg_35 >= -1
 cons_edge_var_upstream_vertex_var_1_35:
                                         bin_edge_var_upstream_vertex_var_product_1_35
                                         - _and551 = 0
 c1182: _and552 - bin_sc_1_edg_36 <= 0
 c1183: _and552 - bin_sc_1_vx_19 <= 0
 c1184: _and552 - bin_sc_1_vx_19 - bin_sc_1_edg_36 >= -1
 cons_edge_var_upstream_vertex_var_1_36:
                                         bin_edge_var_upstream_vertex_var_product_1_36
                                         - _and552 = 0
 c1186: _and553 - bin_sc_1_edg_37 <= 0
 c1187: _and553 - bin_sc_1_vx_20 <= 0
 c1188: _and553 - bin_sc_1_vx_20 - bin_sc_1_edg_37 >= -1
 cons_edge_var_upstream_vertex_var_1_37:
                                         bin_edge_var_upstream_vertex_var_product_1_37
                                         - _and553 = 0
 c1190: _and554 - bin_sc_1_edg_38 <= 0
 c1191: _and554 - bin_sc_1_vx_20 <= 0
 c1192: _and554 - bin_sc_1_vx_20 - bin_sc_1_edg_38 >= -1
 cons_edge_var_upstream_vertex_var_1_38:
                                         bin_edge_var_upstream_vertex_var_product_1_38
                                         - _and554 = 0
 c1194: _and555 - bin_sc_1_edg_39 <= 0
 c1195: _and555 - bin_sc_1_vx_21 <= 0
 c1196: _and555 - bin_sc_1_vx_21 - bin_sc_1_edg_39 >= -1
 cons_edge_var_upstream_vertex_var_1_39:
                                         bin_edge_var_upstream_vertex_var_product_1_39
                                         - _and555 = 0
 c1198: _and556 - bin_sc_1_edg_40 <= 0
 c1199: _and556 - bin_sc_1_vx_21 <= 0
 c1200: _and556 - bin_sc_1_vx_21 - bin_sc_1_edg_40 >= -1
 cons_edge_var_upstream_vertex_var_1_40:
                                         bin_edge_var_upstream_vertex_var_product_1_40
                                         - _and556 = 0
 c1202: _and557 - bin_sc_1_edg_41 <= 0
 c1203: _and557 - bin_sc_1_vx_22 <= 0
 c1204: _and557 - bin_sc_1_vx_22 - bin_sc_1_edg_41 >= -1
 cons_edge_var_upstream_vertex_var_1_41:
                                         bin_edge_var_upstream_vertex_var_product_1_41
                                         - _and557 = 0
 c1206: _and558 - bin_sc_1_edg_42 <= 0
 c1207: _and558 - bin_sc_1_vx_22 <= 0
 c1208: _and558 - bin_sc_1_vx_22 - bin_sc_1_edg_42 >= -1
 cons_edge_var_upstream_vertex_var_1_42:
                                         bin_edge_var_upstream_vertex_var_product_1_42
                                         - _and558 = 0
 c1210: _and559 - bin_sc_1_edg_43 <= 0
 c1211: _and559 - bin_sc_1_vx_23 <= 0
 c1212: _and559 - bin_sc_1_vx_23 - bin_sc_1_edg_43 >= -1
 cons_edge_var_upstream_vertex_var_1_43:
                                         bin_edge_var_upstream_vertex_var_product_1_43
                                         - _and559 = 0
 c1214: _and560 - bin_sc_1_edg_44 <= 0
 c1215: _and560 - bin_sc_1_vx_23 <= 0
 c1216: _and560 - bin_sc_1_vx_23 - bin_sc_1_edg_44 >= -1
 cons_edge_var_upstream_vertex_var_1_44:
                                         bin_edge_var_upstream_vertex_var_product_1_44
                                         - _and560 = 0
 c1218: _and561 - bin_sc_1_edg_45 <= 0
 c1219: _and561 - bin_sc_1_vx_24 <= 0
 c1220: _and561 - bin_sc_1_vx_24 - bin_sc_1_edg_45 >= -1
 cons_edge_var_upstream_vertex_var_1_45:
                                         bin_edge_var_upstream_vertex_var_product_1_45
                                         - _and561 = 0
 c1222: _and562 - bin_sc_1_edg_46 <= 0
 c1223: _and562 - bin_sc_1_vx_24 <= 0
 c1224: _and562 - bin_sc_1_vx_24 - bin_sc_1_edg_46 >= -1
 cons_edge_var_upstream_vertex_var_1_46:
                                         bin_edge_var_upstream_vertex_var_product_1_46
                                         - _and562 = 0
 c1226: _and563 - bin_sc_1_edg_47 <= 0
 c1227: _and563 - bin_sc_1_vx_25 <= 0
 c1228: _and563 - bin_sc_1_vx_25 - bin_sc_1_edg_47 >= -1
 cons_edge_var_upstream_vertex_var_1_47:
                                         bin_edge_var_upstream_vertex_var_product_1_47
                                         - _and563 = 0
 c1230: _and564 - bin_sc_1_edg_48 <= 0
 c1231: _and564 - bin_sc_1_vx_26 <= 0
 c1232: _and564 - bin_sc_1_vx_26 - bin_sc_1_edg_48 >= -1
 cons_edge_var_upstream_vertex_var_1_48:
                                         bin_edge_var_upstream_vertex_var_product_1_48
                                         - _and564 = 0
 c1234: _and565 - bin_sc_1_edg_49 <= 0
 c1235: _and565 - bin_sc_1_vx_26 <= 0
 c1236: _and565 - bin_sc_1_vx_26 - bin_sc_1_edg_49 >= -1
 cons_edge_var_upstream_vertex_var_1_49:
                                         bin_edge_var_upstream_vertex_var_product_1_49
                                         - _and565 = 0
 cons_subcircuit_O_qubits_1: O_1 - bin_edge_var_upstream_vertex_var_product_1_0
                             - bin_edge_var_upstream_vertex_var_product_1_1
                             - bin_edge_var_upstream_vertex_var_product_1_2
                             - bin_edge_var_upstream_vertex_var_product_1_3
                             - bin_edge_var_upstream_vertex_var_product_1_4
                             - bin_edge_var_upstream_vertex_var_product_1_5
                             - bin_edge_var_upstream_vertex_var_product_1_6
                             - bin_edge_var_upstream_vertex_var_product_1_7
                             - bin_edge_var_upstream_vertex_var_product_1_8
                             - bin_edge_var_upstream_vertex_var_product_1_9
                             - bin_edge_var_upstream_vertex_var_product_1_10
                             - bin_edge_var_upstream_vertex_var_product_1_11
                             - bin_edge_var_upstream_vertex_var_product_1_12
                             - bin_edge_var_upstream_vertex_var_product_1_13
                             - bin_edge_var_upstream_vertex_var_product_1_14
                             - bin_edge_var_upstream_vertex_var_product_1_15
                             - bin_edge_var_upstream_vertex_var_product_1_16
                             - bin_edge_var_upstream_vertex_var_product_1_17
                             - bin_edge_var_upstream_vertex_var_product_1_18
                             - bin_edge_var_upstream_vertex_var_product_1_19
                             - bin_edge_var_upstream_vertex_var_product_1_20
                             - bin_edge_var_upstream_vertex_var_product_1_21
                             - bin_edge_var_upstream_vertex_var_product_1_22
                             - bin_edge_var_upstream_vertex_var_product_1_23
                             - bin_edge_var_upstream_vertex_var_product_1_24
                             - bin_edge_var_upstream_vertex_var_product_1_25
                             - bin_edge_var_upstream_vertex_var_product_1_26
                             - bin_edge_var_upstream_vertex_var_product_1_27
                             - bin_edge_var_upstream_vertex_var_product_1_28
                             - bin_edge_var_upstream_vertex_var_product_1_29
                             - bin_edge_var_upstream_vertex_var_product_1_30
                             - bin_edge_var_upstream_vertex_var_product_1_31
                             - bin_edge_var_upstream_vertex_var_product_1_32
                             - bin_edge_var_upstream_vertex_var_product_1_33
                             - bin_edge_var_upstream_vertex_var_product_1_34
                             - bin_edge_var_upstream_vertex_var_product_1_35
                             - bin_edge_var_upstream_vertex_var_product_1_36
                             - bin_edge_var_upstream_vertex_var_product_1_37
                             - bin_edge_var_upstream_vertex_var_product_1_38
                             - bin_edge_var_upstream_vertex_var_product_1_39
                             - bin_edge_var_upstream_vertex_var_product_1_40
                             - bin_edge_var_upstream_vertex_var_product_1_41
                             - bin_edge_var_upstream_vertex_var_product_1_42
                             - bin_edge_var_upstream_vertex_var_product_1_43
                             - bin_edge_var_upstream_vertex_var_product_1_44
                             - bin_edge_var_upstream_vertex_var_product_1_45
                             - bin_edge_var_upstream_vertex_var_product_1_46
                             - bin_edge_var_upstream_vertex_var_product_1_47
                             - bin_edge_var_upstream_vertex_var_product_1_48
                             - bin_edge_var_upstream_vertex_var_product_1_49 = 
                             0
 cons_subcircuit_d_qubits_1: - original_input_1 - rho_1 + d_1 = 0
 cons_build_cost_exponent_1: - 2 num_cuts + O_0 - d_0 + O_1 - d_1
                             + build_cost_exponent_1 = 0

Bounds
 0 <= bin_sc_0_vx_0 <= 1
 0 <= bin_sc_0_vx_1 <= 1
 0 <= bin_sc_0_vx_2 <= 1
 0 <= bin_sc_0_vx_3 <= 1
 0 <= bin_sc_0_vx_4 <= 1
 0 <= bin_sc_0_vx_5 <= 1
 0 <= bin_sc_0_vx_6 <= 1
 0 <= bin_sc_0_vx_7 <= 1
 0 <= bin_sc_0_vx_8 <= 1
 0 <= bin_sc_0_vx_9 <= 1
 0 <= bin_sc_0_vx_10 <= 1
 0 <= bin_sc_0_vx_11 <= 1
 0 <= bin_sc_0_vx_12 <= 1
 0 <= bin_sc_0_vx_13 <= 1
 0 <= bin_sc_0_vx_14 <= 1
 0 <= bin_sc_0_vx_15 <= 1
 0 <= bin_sc_0_vx_16 <= 1
 0 <= bin_sc_0_vx_17 <= 1
 0 <= bin_sc_0_vx_18 <= 1
 0 <= bin_sc_0_vx_19 <= 1
 0 <= bin_sc_0_vx_20 <= 1
 0 <= bin_sc_0_vx_21 <= 1
 0 <= bin_sc_0_vx_22 <= 1
 0 <= bin_sc_0_vx_23 <= 1
 0 <= bin_sc_0_vx_24 <= 1
 0 <= bin_sc_0_vx_25 <= 1
 0 <= bin_sc_0_vx_26 <= 1
 0 <= bin_sc_0_vx_27 <= 1
 0 <= bin_sc_1_vx_0 <= 1
 0 <= bin_sc_1_vx_1 <= 1
 0 <= bin_sc_1_vx_2 <= 1
 0 <= bin_sc_1_vx_3 <= 1
 0 <= bin_sc_1_vx_4 <= 1
 0 <= bin_sc_1_vx_5 <= 1
 0 <= bin_sc_1_vx_6 <= 1
 0 <= bin_sc_1_vx_7 <= 1
 0 <= bin_sc_1_vx_8 <= 1
 0 <= bin_sc_1_vx_9 <= 1
 0 <= bin_sc_1_vx_10 <= 1
 0 <= bin_sc_1_vx_11 <= 1
 0 <= bin_sc_1_vx_12 <= 1
 0 <= bin_sc_1_vx_13 <= 1
 0 <= bin_sc_1_vx_14 <= 1
 0 <= bin_sc_1_vx_15 <= 1
 0 <= bin_sc_1_vx_16 <= 1
 0 <= bin_sc_1_vx_17 <= 1
 0 <= bin_sc_1_vx_18 <= 1
 0 <= bin_sc_1_vx_19 <= 1
 0 <= bin_sc_1_vx_20 <= 1
 0 <= bin_sc_1_vx_21 <= 1
 0 <= bin_sc_1_vx_22 <= 1
 0 <= bin_sc_1_vx_23 <= 1
 0 <= bin_sc_1_vx_24 <= 1
 0 <= bin_sc_1_vx_25 <= 1
 0 <= bin_sc_1_vx_26 <= 1
 0 <= bin_sc_1_vx_27 <= 1
 0 <= bin_sc_0_edg_0 <= 1
 0 <= bin_sc_0_edg_1 <= 1
 0 <= bin_sc_0_edg_2 <= 1
 0 <= bin_sc_0_edg_3 <= 1
 0 <= bin_sc_0_edg_4 <= 1
 0 <= bin_sc_0_edg_5 <= 1
 0 <= bin_sc_0_edg_6 <= 1
 0 <= bin_sc_0_edg_7 <= 1
 0 <= bin_sc_0_edg_8 <= 1
 0 <= bin_sc_0_edg_9 <= 1
 0 <= bin_sc_0_edg_10 <= 1
 0 <= bin_sc_0_edg_11 <= 1
 0 <= bin_sc_0_edg_12 <= 1
 0 <= bin_sc_0_edg_13 <= 1
 0 <= bin_sc_0_edg_14 <= 1
 0 <= bin_sc_0_edg_15 <= 1
 0 <= bin_sc_0_edg_16 <= 1
 0 <= bin_sc_0_edg_17 <= 1
 0 <= bin_sc_0_edg_18 <= 1
 0 <= bin_sc_0_edg_19 <= 1
 0 <= bin_sc_0_edg_20 <= 1
 0 <= bin_sc_0_edg_21 <= 1
 0 <= bin_sc_0_edg_22 <= 1
 0 <= bin_sc_0_edg_23 <= 1
 0 <= bin_sc_0_edg_24 <= 1
 0 <= bin_sc_0_edg_25 <= 1
 0 <= bin_sc_0_edg_26 <= 1
 0 <= bin_sc_0_edg_27 <= 1
 0 <= bin_sc_0_edg_28 <= 1
 0 <= bin_sc_0_edg_29 <= 1
 0 <= bin_sc_0_edg_30 <= 1
 0 <= bin_sc_0_edg_31 <= 1
 0 <= bin_sc_0_edg_32 <= 1
 0 <= bin_sc_0_edg_33 <= 1
 0 <= bin_sc_0_edg_34 <= 1
 0 <= bin_sc_0_edg_35 <= 1
 0 <= bin_sc_0_edg_36 <= 1
 0 <= bin_sc_0_edg_37 <= 1
 0 <= bin_sc_0_edg_38 <= 1
 0 <= bin_sc_0_edg_39 <= 1
 0 <= bin_sc_0_edg_40 <= 1
 0 <= bin_sc_0_edg_41 <= 1
 0 <= bin_sc_0_edg_42 <= 1
 0 <= bin_sc_0_edg_43 <= 1
 0 <= bin_sc_0_edg_44 <= 1
 0 <= bin_sc_0_edg_45 <= 1
 0 <= bin_sc_0_edg_46 <= 1
 0 <= bin_sc_0_edg_47 <= 1
 0 <= bin_sc_0_edg_48 <= 1
 0 <= bin_sc_0_edg_49 <= 1
 0 <= bin_sc_1_edg_0 <= 1
 0 <= bin_sc_1_edg_1 <= 1
 0 <= bin_sc_1_edg_2 <= 1
 0 <= bin_sc_1_edg_3 <= 1
 0 <= bin_sc_1_edg_4 <= 1
 0 <= bin_sc_1_edg_5 <= 1
 0 <= bin_sc_1_edg_6 <= 1
 0 <= bin_sc_1_edg_7 <= 1
 0 <= bin_sc_1_edg_8 <= 1
 0 <= bin_sc_1_edg_9 <= 1
 0 <= bin_sc_1_edg_10 <= 1
 0 <= bin_sc_1_edg_11 <= 1
 0 <= bin_sc_1_edg_12 <= 1
 0 <= bin_sc_1_edg_13 <= 1
 0 <= bin_sc_1_edg_14 <= 1
 0 <= bin_sc_1_edg_15 <= 1
 0 <= bin_sc_1_edg_16 <= 1
 0 <= bin_sc_1_edg_17 <= 1
 0 <= bin_sc_1_edg_18 <= 1
 0 <= bin_sc_1_edg_19 <= 1
 0 <= bin_sc_1_edg_20 <= 1
 0 <= bin_sc_1_edg_21 <= 1
 0 <= bin_sc_1_edg_22 <= 1
 0 <= bin_sc_1_edg_23 <= 1
 0 <= bin_sc_1_edg_24 <= 1
 0 <= bin_sc_1_edg_25 <= 1
 0 <= bin_sc_1_edg_26 <= 1
 0 <= bin_sc_1_edg_27 <= 1
 0 <= bin_sc_1_edg_28 <= 1
 0 <= bin_sc_1_edg_29 <= 1
 0 <= bin_sc_1_edg_30 <= 1
 0 <= bin_sc_1_edg_31 <= 1
 0 <= bin_sc_1_edg_32 <= 1
 0 <= bin_sc_1_edg_33 <= 1
 0 <= bin_sc_1_edg_34 <= 1
 0 <= bin_sc_1_edg_35 <= 1
 0 <= bin_sc_1_edg_36 <= 1
 0 <= bin_sc_1_edg_37 <= 1
 0 <= bin_sc_1_edg_38 <= 1
 0 <= bin_sc_1_edg_39 <= 1
 0 <= bin_sc_1_edg_40 <= 1
 0 <= bin_sc_1_edg_41 <= 1
 0 <= bin_sc_1_edg_42 <= 1
 0 <= bin_sc_1_edg_43 <= 1
 0 <= bin_sc_1_edg_44 <= 1
 0 <= bin_sc_1_edg_45 <= 1
 0 <= bin_sc_1_edg_46 <= 1
 0 <= bin_sc_1_edg_47 <= 1
 0 <= bin_sc_1_edg_48 <= 1
 0 <= bin_sc_1_edg_49 <= 1
       num_cuts <= 4.100000000000
       original_input_0 <= 4
       rho_0 <= 4
       O_0 <= 4
 0.100000000000 <= d_0 <= 4
 0 <= bin_edge_var_downstream_vertex_var_product_0_0 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_0 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_1 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_1 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_2 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_2 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_3 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_3 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_4 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_4 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_5 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_5 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_6 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_6 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_7 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_7 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_8 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_8 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_9 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_9 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_10 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_10 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_11 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_11 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_12 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_12 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_13 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_13 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_14 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_14 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_15 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_15 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_16 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_16 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_17 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_17 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_18 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_18 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_19 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_19 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_20 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_20 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_21 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_21 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_22 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_22 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_23 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_23 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_24 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_24 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_25 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_25 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_26 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_26 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_27 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_27 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_28 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_28 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_29 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_29 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_30 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_30 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_31 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_31 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_32 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_32 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_33 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_33 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_34 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_34 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_35 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_35 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_36 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_36 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_37 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_37 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_38 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_38 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_39 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_39 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_40 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_40 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_41 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_41 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_42 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_42 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_43 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_43 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_44 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_44 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_45 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_45 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_46 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_46 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_47 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_47 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_48 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_48 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_49 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_49 <= 1
       original_input_1 <= 4
       rho_1 <= 4
       O_1 <= 4
 0.100000000000 <= d_1 <= 4
 0 <= bin_edge_var_downstream_vertex_var_product_1_0 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_0 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_1 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_1 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_2 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_2 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_3 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_3 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_4 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_4 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_5 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_5 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_6 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_6 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_7 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_7 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_8 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_8 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_9 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_9 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_10 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_10 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_11 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_11 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_12 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_12 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_13 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_13 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_14 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_14 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_15 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_15 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_16 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_16 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_17 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_17 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_18 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_18 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_19 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_19 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_20 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_20 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_21 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_21 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_22 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_22 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_23 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_23 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_24 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_24 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_25 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_25 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_26 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_26 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_27 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_27 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_28 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_28 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_29 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_29 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_30 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_30 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_31 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_31 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_32 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_32 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_33 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_33 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_34 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_34 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_35 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_35 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_36 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_36 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_37 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_37 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_38 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_38 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_39 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_39 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_40 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_40 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_41 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_41 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_42 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_42 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_43 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_43 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_44 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_44 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_45 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_45 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_46 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_46 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_47 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_47 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_48 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_48 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_49 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_49 <= 1
       build_cost_exponent_1 <= 15
 0 <= _and366 <= 1
 0 <= _and367 <= 1
 0 <= _and368 <= 1
 0 <= _and369 <= 1
 0 <= _and370 <= 1
 0 <= _and371 <= 1
 0 <= _and372 <= 1
 0 <= _and373 <= 1
 0 <= _and374 <= 1
 0 <= _and375 <= 1
 0 <= _and376 <= 1
 0 <= _and377 <= 1
 0 <= _and378 <= 1
 0 <= _and379 <= 1
 0 <= _and380 <= 1
 0 <= _and381 <= 1
 0 <= _and382 <= 1
 0 <= _and383 <= 1
 0 <= _and384 <= 1
 0 <= _and385 <= 1
 0 <= _and386 <= 1
 0 <= _and387 <= 1
 0 <= _and388 <= 1
 0 <= _and389 <= 1
 0 <= _and390 <= 1
 0 <= _and391 <= 1
 0 <= _and392 <= 1
 0 <= _and393 <= 1
 0 <= _and394 <= 1
 0 <= _and395 <= 1
 0 <= _and396 <= 1
 0 <= _and397 <= 1
 0 <= _and398 <= 1
 0 <= _and399 <= 1
 0 <= _and400 <= 1
 0 <= _and401 <= 1
 0 <= _and402 <= 1
 0 <= _and403 <= 1
 0 <= _and404 <= 1
 0 <= _and405 <= 1
 0 <= _and406 <= 1
 0 <= _and407 <= 1
 0 <= _and408 <= 1
 0 <= _and409 <= 1
 0 <= _and410 <= 1
 0 <= _and411 <= 1
 0 <= _and412 <= 1
 0 <= _and413 <= 1
 0 <= _and414 <= 1
 0 <= _and415 <= 1
 0 <= _and416 <= 1
 0 <= _and417 <= 1
 0 <= _and418 <= 1
 0 <= _and419 <= 1
 0 <= _and420 <= 1
 0 <= _and421 <= 1
 0 <= _and422 <= 1
 0 <= _and423 <= 1
 0 <= _and424 <= 1
 0 <= _and425 <= 1
 0 <= _and426 <= 1
 0 <= _and427 <= 1
 0 <= _and428 <= 1
 0 <= _and429 <= 1
 0 <= _and430 <= 1
 0 <= _and431 <= 1
 0 <= _and432 <= 1
 0 <= _and433 <= 1
 0 <= _and434 <= 1
 0 <= _and435 <= 1
 0 <= _and436 <= 1
 0 <= _and437 <= 1
 0 <= _and438 <= 1
 0 <= _and439 <= 1
 0 <= _and440 <= 1
 0 <= _and441 <= 1
 0 <= _and442 <= 1
 0 <= _and443 <= 1
 0 <= _and444 <= 1
 0 <= _and445 <= 1
 0 <= _and446 <= 1
 0 <= _and447 <= 1
 0 <= _and448 <= 1
 0 <= _and449 <= 1
 0 <= _and450 <= 1
 0 <= _and451 <= 1
 0 <= _and452 <= 1
 0 <= _and453 <= 1
 0 <= _and454 <= 1
 0 <= _and455 <= 1
 0 <= _and456 <= 1
 0 <= _and457 <= 1
 0 <= _and458 <= 1
 0 <= _and459 <= 1
 0 <= _and460 <= 1
 0 <= _and461 <= 1
 0 <= _and462 <= 1
 0 <= _and463 <= 1
 0 <= _and464 <= 1
 0 <= _and465 <= 1
 0 <= _and466 <= 1
 0 <= _and467 <= 1
 0 <= _and468 <= 1
 0 <= _and469 <= 1
 0 <= _and470 <= 1
 0 <= _and471 <= 1
 0 <= _and472 <= 1
 0 <= _and473 <= 1
 0 <= _and474 <= 1
 0 <= _and475 <= 1
 0 <= _and476 <= 1
 0 <= _and477 <= 1
 0 <= _and478 <= 1
 0 <= _and479 <= 1
 0 <= _and480 <= 1
 0 <= _and481 <= 1
 0 <= _and482 <= 1
 0 <= _and483 <= 1
 0 <= _and484 <= 1
 0 <= _and485 <= 1
 0 <= _and486 <= 1
 0 <= _and487 <= 1
 0 <= _and488 <= 1
 0 <= _and489 <= 1
 0 <= _and490 <= 1
 0 <= _and491 <= 1
 0 <= _and492 <= 1
 0 <= _and493 <= 1
 0 <= _and494 <= 1
 0 <= _and495 <= 1
 0 <= _and496 <= 1
 0 <= _and497 <= 1
 0 <= _and498 <= 1
 0 <= _and499 <= 1
 0 <= _and500 <= 1
 0 <= _and501 <= 1
 0 <= _and502 <= 1
 0 <= _and503 <= 1
 0 <= _and504 <= 1
 0 <= _and505 <= 1
 0 <= _and506 <= 1
 0 <= _and507 <= 1
 0 <= _and508 <= 1
 0 <= _and509 <= 1
 0 <= _and510 <= 1
 0 <= _and511 <= 1
 0 <= _and512 <= 1
 0 <= _and513 <= 1
 0 <= _and514 <= 1
 0 <= _and515 <= 1
 0 <= _and516 <= 1
 0 <= _and517 <= 1
 0 <= _and518 <= 1
 0 <= _and519 <= 1
 0 <= _and520 <= 1
 0 <= _and521 <= 1
 0 <= _and522 <= 1
 0 <= _and523 <= 1
 0 <= _and524 <= 1
 0 <= _and525 <= 1
 0 <= _and526 <= 1
 0 <= _and527 <= 1
 0 <= _and528 <= 1
 0 <= _and529 <= 1
 0 <= _and530 <= 1
 0 <= _and531 <= 1
 0 <= _and532 <= 1
 0 <= _and533 <= 1
 0 <= _and534 <= 1
 0 <= _and535 <= 1
 0 <= _and536 <= 1
 0 <= _and537 <= 1
 0 <= _and538 <= 1
 0 <= _and539 <= 1
 0 <= _and540 <= 1
 0 <= _and541 <= 1
 0 <= _and542 <= 1
 0 <= _and543 <= 1
 0 <= _and544 <= 1
 0 <= _and545 <= 1
 0 <= _and546 <= 1
 0 <= _and547 <= 1
 0 <= _and548 <= 1
 0 <= _and549 <= 1
 0 <= _and550 <= 1
 0 <= _and551 <= 1
 0 <= _and552 <= 1
 0 <= _and553 <= 1
 0 <= _and554 <= 1
 0 <= _and555 <= 1
 0 <= _and556 <= 1
 0 <= _and557 <= 1
 0 <= _and558 <= 1
 0 <= _and559 <= 1
 0 <= _and560 <= 1
 0 <= _and561 <= 1
 0 <= _and562 <= 1
 0 <= _and563 <= 1
 0 <= _and564 <= 1
 0 <= _and565 <= 1

Binaries
 bin_sc_0_vx_0 bin_sc_0_vx_1 bin_sc_0_vx_2 bin_sc_0_vx_3 bin_sc_0_vx_4
 bin_sc_0_vx_5 bin_sc_0_vx_6 bin_sc_0_vx_7 bin_sc_0_vx_8 bin_sc_0_vx_9
 bin_sc_0_vx_10 bin_sc_0_vx_11 bin_sc_0_vx_12 bin_sc_0_vx_13 bin_sc_0_vx_14
 bin_sc_0_vx_15 bin_sc_0_vx_16 bin_sc_0_vx_17 bin_sc_0_vx_18 bin_sc_0_vx_19
 bin_sc_0_vx_20 bin_sc_0_vx_21 bin_sc_0_vx_22 bin_sc_0_vx_23 bin_sc_0_vx_24
 bin_sc_0_vx_25 bin_sc_0_vx_26 bin_sc_0_vx_27 bin_sc_1_vx_0 bin_sc_1_vx_1
 bin_sc_1_vx_2 bin_sc_1_vx_3 bin_sc_1_vx_4 bin_sc_1_vx_5 bin_sc_1_vx_6
 bin_sc_1_vx_7 bin_sc_1_vx_8 bin_sc_1_vx_9 bin_sc_1_vx_10 bin_sc_1_vx_11
 bin_sc_1_vx_12 bin_sc_1_vx_13 bin_sc_1_vx_14 bin_sc_1_vx_15 bin_sc_1_vx_16
 bin_sc_1_vx_17 bin_sc_1_vx_18 bin_sc_1_vx_19 bin_sc_1_vx_20 bin_sc_1_vx_21
 bin_sc_1_vx_22 bin_sc_1_vx_23 bin_sc_1_vx_24 bin_sc_1_vx_25 bin_sc_1_vx_26
 bin_sc_1_vx_27 bin_sc_0_edg_0 bin_sc_0_edg_1 bin_sc_0_edg_2 bin_sc_0_edg_3
 bin_sc_0_edg_4 bin_sc_0_edg_5 bin_sc_0_edg_6 bin_sc_0_edg_7 bin_sc_0_edg_8
 bin_sc_0_edg_9 bin_sc_0_edg_10 bin_sc_0_edg_11 bin_sc_0_edg_12 bin_sc_0_edg_13
 bin_sc_0_edg_14 bin_sc_0_edg_15 bin_sc_0_edg_16 bin_sc_0_edg_17 bin_sc_0_edg_18
 bin_sc_0_edg_19 bin_sc_0_edg_20 bin_sc_0_edg_21 bin_sc_0_edg_22 bin_sc_0_edg_23
 bin_sc_0_edg_24 bin_sc_0_edg_25 bin_sc_0_edg_26 bin_sc_0_edg_27 bin_sc_0_edg_28
 bin_sc_0_edg_29 bin_sc_0_edg_30 bin_sc_0_edg_31 bin_sc_0_edg_32 bin_sc_0_edg_33
 bin_sc_0_edg_34 bin_sc_0_edg_35 bin_sc_0_edg_36 bin_sc_0_edg_37 bin_sc_0_edg_38
 bin_sc_0_edg_39 bin_sc_0_edg_40 bin_sc_0_edg_41 bin_sc_0_edg_42 bin_sc_0_edg_43
 bin_sc_0_edg_44 bin_sc_0_edg_45 bin_sc_0_edg_46 bin_sc_0_edg_47 bin_sc_0_edg_48
 bin_sc_0_edg_49 bin_sc_1_edg_0 bin_sc_1_edg_1 bin_sc_1_edg_2 bin_sc_1_edg_3
 bin_sc_1_edg_4 bin_sc_1_edg_5 bin_sc_1_edg_6 bin_sc_1_edg_7 bin_sc_1_edg_8
 bin_sc_1_edg_9 bin_sc_1_edg_10 bin_sc_1_edg_11 bin_sc_1_edg_12 bin_sc_1_edg_13
 bin_sc_1_edg_14 bin_sc_1_edg_15 bin_sc_1_edg_16 bin_sc_1_edg_17 bin_sc_1_edg_18
 bin_sc_1_edg_19 bin_sc_1_edg_20 bin_sc_1_edg_21 bin_sc_1_edg_22 bin_sc_1_edg_23
 bin_sc_1_edg_24 bin_sc_1_edg_25 bin_sc_1_edg_26 bin_sc_1_edg_27 bin_sc_1_edg_28
 bin_sc_1_edg_29 bin_sc_1_edg_30 bin_sc_1_edg_31 bin_sc_1_edg_32 bin_sc_1_edg_33
 bin_sc_1_edg_34 bin_sc_1_edg_35 bin_sc_1_edg_36 bin_sc_1_edg_37 bin_sc_1_edg_38
 bin_sc_1_edg_39 bin_sc_1_edg_40 bin_sc_1_edg_41 bin_sc_1_edg_42 bin_sc_1_edg_43
 bin_sc_1_edg_44 bin_sc_1_edg_45 bin_sc_1_edg_46 bin_sc_1_edg_47 bin_sc_1_edg_48
 bin_sc_1_edg_49 bin_edge_var_downstream_vertex_var_product_0_0
 bin_edge_var_upstream_vertex_var_product_0_0
 bin_edge_var_downstream_vertex_var_product_0_1
 bin_edge_var_upstream_vertex_var_product_0_1
 bin_edge_var_downstream_vertex_var_product_0_2
 bin_edge_var_upstream_vertex_var_product_0_2
 bin_edge_var_downstream_vertex_var_product_0_3
 bin_edge_var_upstream_vertex_var_product_0_3
 bin_edge_var_downstream_vertex_var_product_0_4
 bin_edge_var_upstream_vertex_var_product_0_4
 bin_edge_var_downstream_vertex_var_product_0_5
 bin_edge_var_upstream_vertex_var_product_0_5
 bin_edge_var_downstream_vertex_var_product_0_6
 bin_edge_var_upstream_vertex_var_product_0_6
 bin_edge_var_downstream_vertex_var_product_0_7
 bin_edge_var_upstream_vertex_var_product_0_7
 bin_edge_var_downstream_vertex_var_product_0_8
 bin_edge_var_upstream_vertex_var_product_0_8
 bin_edge_var_downstream_vertex_var_product_0_9
 bin_edge_var_upstream_vertex_var_product_0_9
 bin_edge_var_downstream_vertex_var_product_0_10
 bin_edge_var_upstream_vertex_var_product_0_10
 bin_edge_var_downstream_vertex_var_product_0_11
 bin_edge_var_upstream_vertex_var_product_0_11
 bin_edge_var_downstream_vertex_var_product_0_12
 bin_edge_var_upstream_vertex_var_product_0_12
 bin_edge_var_downstream_vertex_var_product_0_13
 bin_edge_var_upstream_vertex_var_product_0_13
 bin_edge_var_downstream_vertex_var_product_0_14
 bin_edge_var_upstream_vertex_var_product_0_14
 bin_edge_var_downstream_vertex_var_product_0_15
 bin_edge_var_upstream_vertex_var_product_0_15
 bin_edge_var_downstream_vertex_var_product_0_16
 bin_edge_var_upstream_vertex_var_product_0_16
 bin_edge_var_downstream_vertex_var_product_0_17
 bin_edge_var_upstream_vertex_var_product_0_17
 bin_edge_var_downstream_vertex_var_product_0_18
 bin_edge_var_upstream_vertex_var_product_0_18
 bin_edge_var_downstream_vertex_var_product_0_19
 bin_edge_var_upstream_vertex_var_product_0_19
 bin_edge_var_downstream_vertex_var_product_0_20
 bin_edge_var_upstream_vertex_var_product_0_20
 bin_edge_var_downstream_vertex_var_product_0_21
 bin_edge_var_upstream_vertex_var_product_0_21
 bin_edge_var_downstream_vertex_var_product_0_22
 bin_edge_var_upstream_vertex_var_product_0_22
 bin_edge_var_downstream_vertex_var_product_0_23
 bin_edge_var_upstream_vertex_var_product_0_23
 bin_edge_var_downstream_vertex_var_product_0_24
 bin_edge_var_upstream_vertex_var_product_0_24
 bin_edge_var_downstream_vertex_var_product_0_25
 bin_edge_var_upstream_vertex_var_product_0_25
 bin_edge_var_downstream_vertex_var_product_0_26
 bin_edge_var_upstream_vertex_var_product_0_26
 bin_edge_var_downstream_vertex_var_product_0_27
 bin_edge_var_upstream_vertex_var_product_0_27
 bin_edge_var_downstream_vertex_var_product_0_28
 bin_edge_var_upstream_vertex_var_product_0_28
 bin_edge_var_downstream_vertex_var_product_0_29
 bin_edge_var_upstream_vertex_var_product_0_29
 bin_edge_var_downstream_vertex_var_product_0_30
 bin_edge_var_upstream_vertex_var_product_0_30
 bin_edge_var_downstream_vertex_var_product_0_31
 bin_edge_var_upstream_vertex_var_product_0_31
 bin_edge_var_downstream_vertex_var_product_0_32
 bin_edge_var_upstream_vertex_var_product_0_32
 bin_edge_var_downstream_vertex_var_product_0_33
 bin_edge_var_upstream_vertex_var_product_0_33
 bin_edge_var_downstream_vertex_var_product_0_34
 bin_edge_var_upstream_vertex_var_product_0_34
 bin_edge_var_downstream_vertex_var_product_0_35
 bin_edge_var_upstream_vertex_var_product_0_35
 bin_edge_var_downstream_vertex_var_product_0_36
 bin_edge_var_upstream_vertex_var_product_0_36
 bin_edge_var_downstream_vertex_var_product_0_37
 bin_edge_var_upstream_vertex_var_product_0_37
 bin_edge_var_downstream_vertex_var_product_0_38
 bin_edge_var_upstream_vertex_var_product_0_38
 bin_edge_var_downstream_vertex_var_product_0_39
 bin_edge_var_upstream_vertex_var_product_0_39
 bin_edge_var_downstream_vertex_var_product_0_40
 bin_edge_var_upstream_vertex_var_product_0_40
 bin_edge_var_downstream_vertex_var_product_0_41
 bin_edge_var_upstream_vertex_var_product_0_41
 bin_edge_var_downstream_vertex_var_product_0_42
 bin_edge_var_upstream_vertex_var_product_0_42
 bin_edge_var_downstream_vertex_var_product_0_43
 bin_edge_var_upstream_vertex_var_product_0_43
 bin_edge_var_downstream_vertex_var_product_0_44
 bin_edge_var_upstream_vertex_var_product_0_44
 bin_edge_var_downstream_vertex_var_product_0_45
 bin_edge_var_upstream_vertex_var_product_0_45
 bin_edge_var_downstream_vertex_var_product_0_46
 bin_edge_var_upstream_vertex_var_product_0_46
 bin_edge_var_downstream_vertex_var_product_0_47
 bin_edge_var_upstream_vertex_var_product_0_47
 bin_edge_var_downstream_vertex_var_product_0_48
 bin_edge_var_upstream_vertex_var_product_0_48
 bin_edge_var_downstream_vertex_var_product_0_49
 bin_edge_var_upstream_vertex_var_product_0_49
 bin_edge_var_downstream_vertex_var_product_1_0
 bin_edge_var_upstream_vertex_var_product_1_0
 bin_edge_var_downstream_vertex_var_product_1_1
 bin_edge_var_upstream_vertex_var_product_1_1
 bin_edge_var_downstream_vertex_var_product_1_2
 bin_edge_var_upstream_vertex_var_product_1_2
 bin_edge_var_downstream_vertex_var_product_1_3
 bin_edge_var_upstream_vertex_var_product_1_3
 bin_edge_var_downstream_vertex_var_product_1_4
 bin_edge_var_upstream_vertex_var_product_1_4
 bin_edge_var_downstream_vertex_var_product_1_5
 bin_edge_var_upstream_vertex_var_product_1_5
 bin_edge_var_downstream_vertex_var_product_1_6
 bin_edge_var_upstream_vertex_var_product_1_6
 bin_edge_var_downstream_vertex_var_product_1_7
 bin_edge_var_upstream_vertex_var_product_1_7
 bin_edge_var_downstream_vertex_var_product_1_8
 bin_edge_var_upstream_vertex_var_product_1_8
 bin_edge_var_downstream_vertex_var_product_1_9
 bin_edge_var_upstream_vertex_var_product_1_9
 bin_edge_var_downstream_vertex_var_product_1_10
 bin_edge_var_upstream_vertex_var_product_1_10
 bin_edge_var_downstream_vertex_var_product_1_11
 bin_edge_var_upstream_vertex_var_product_1_11
 bin_edge_var_downstream_vertex_var_product_1_12
 bin_edge_var_upstream_vertex_var_product_1_12
 bin_edge_var_downstream_vertex_var_product_1_13
 bin_edge_var_upstream_vertex_var_product_1_13
 bin_edge_var_downstream_vertex_var_product_1_14
 bin_edge_var_upstream_vertex_var_product_1_14
 bin_edge_var_downstream_vertex_var_product_1_15
 bin_edge_var_upstream_vertex_var_product_1_15
 bin_edge_var_downstream_vertex_var_product_1_16
 bin_edge_var_upstream_vertex_var_product_1_16
 bin_edge_var_downstream_vertex_var_product_1_17
 bin_edge_var_upstream_vertex_var_product_1_17
 bin_edge_var_downstream_vertex_var_product_1_18
 bin_edge_var_upstream_vertex_var_product_1_18
 bin_edge_var_downstream_vertex_var_product_1_19
 bin_edge_var_upstream_vertex_var_product_1_19
 bin_edge_var_downstream_vertex_var_product_1_20
 bin_edge_var_upstream_vertex_var_product_1_20
 bin_edge_var_downstream_vertex_var_product_1_21
 bin_edge_var_upstream_vertex_var_product_1_21
 bin_edge_var_downstream_vertex_var_product_1_22
 bin_edge_var_upstream_vertex_var_product_1_22
 bin_edge_var_downstream_vertex_var_product_1_23
 bin_edge_var_upstream_vertex_var_product_1_23
 bin_edge_var_downstream_vertex_var_product_1_24
 bin_edge_var_upstream_vertex_var_product_1_24
 bin_edge_var_downstream_vertex_var_product_1_25
 bin_edge_var_upstream_vertex_var_product_1_25
 bin_edge_var_downstream_vertex_var_product_1_26
 bin_edge_var_upstream_vertex_var_product_1_26
 bin_edge_var_downstream_vertex_var_product_1_27
 bin_edge_var_upstream_vertex_var_product_1_27
 bin_edge_var_downstream_vertex_var_product_1_28
 bin_edge_var_upstream_vertex_var_product_1_28
 bin_edge_var_downstream_vertex_var_product_1_29
 bin_edge_var_upstream_vertex_var_product_1_29
 bin_edge_var_downstream_vertex_var_product_1_30
 bin_edge_var_upstream_vertex_var_product_1_30
 bin_edge_var_downstream_vertex_var_product_1_31
 bin_edge_var_upstream_vertex_var_product_1_31
 bin_edge_var_downstream_vertex_var_product_1_32
 bin_edge_var_upstream_vertex_var_product_1_32
 bin_edge_var_downstream_vertex_var_product_1_33
 bin_edge_var_upstream_vertex_var_product_1_33
 bin_edge_var_downstream_vertex_var_product_1_34
 bin_edge_var_upstream_vertex_var_product_1_34
 bin_edge_var_downstream_vertex_var_product_1_35
 bin_edge_var_upstream_vertex_var_product_1_35
 bin_edge_var_downstream_vertex_var_product_1_36
 bin_edge_var_upstream_vertex_var_product_1_36
 bin_edge_var_downstream_vertex_var_product_1_37
 bin_edge_var_upstream_vertex_var_product_1_37
 bin_edge_var_downstream_vertex_var_product_1_38
 bin_edge_var_upstream_vertex_var_product_1_38
 bin_edge_var_downstream_vertex_var_product_1_39
 bin_edge_var_upstream_vertex_var_product_1_39
 bin_edge_var_downstream_vertex_var_product_1_40
 bin_edge_var_upstream_vertex_var_product_1_40
 bin_edge_var_downstream_vertex_var_product_1_41
 bin_edge_var_upstream_vertex_var_product_1_41
 bin_edge_var_downstream_vertex_var_product_1_42
 bin_edge_var_upstream_vertex_var_product_1_42
 bin_edge_var_downstream_vertex_var_product_1_43
 bin_edge_var_upstream_vertex_var_product_1_43
 bin_edge_var_downstream_vertex_var_product_1_44
 bin_edge_var_upstream_vertex_var_product_1_44
 bin_edge_var_downstream_vertex_var_product_1_45
 bin_edge_var_upstream_vertex_var_product_1_45
 bin_edge_var_downstream_vertex_var_product_1_46
 bin_edge_var_upstream_vertex_var_product_1_46
 bin_edge_var_downstream_vertex_var_product_1_47
 bin_edge_var_upstream_vertex_var_product_1_47
 bin_edge_var_downstream_vertex_var_product_1_48
 bin_edge_var_upstream_vertex_var_product_1_48
 bin_edge_var_downstream_vertex_var_product_1_49
 bin_edge_var_upstream_vertex_var_product_1_49 _and366 _and367 _and368 _and369
 _and370 _and371 _and372 _and373 _and374 _and375 _and376 _and377 _and378 _and379
 _and380 _and381 _and382 _and383 _and384 _and385 _and386 _and387 _and388 _and389
 _and390 _and391 _and392 _and393 _and394 _and395 _and396 _and397 _and398 _and399
 _and400 _and401 _and402 _and403 _and404 _and405 _and406 _and407 _and408 _and409
 _and410 _and411 _and412 _and413 _and414 _and415 _and416 _and417 _and418 _and419
 _and420 _and421 _and422 _and423 _and424 _and425 _and426 _and427 _and428 _and429
 _and430 _and431 _and432 _and433 _and434 _and435 _and436 _and437 _and438 _and439
 _and440 _and441 _and442 _and443 _and444 _and445 _and446 _and447 _and448 _and449
 _and450 _and451 _and452 _and453 _and454 _and455 _and456 _and457 _and458 _and459
 _and460 _and461 _and462 _and463 _and464 _and465 _and466 _and467 _and468 _and469
 _and470 _and471 _and472 _and473 _and474 _and475 _and476 _and477 _and478 _and479
 _and480 _and481 _and482 _and483 _and484 _and485 _and486 _and487 _and488 _and489
 _and490 _and491 _and492 _and493 _and494 _and495 _and496 _and497 _and498 _and499
 _and500 _and501 _and502 _and503 _and504 _and505 _and506 _and507 _and508 _and509
 _and510 _and511 _and512 _and513 _and514 _and515 _and516 _and517 _and518 _and519
 _and520 _and521 _and522 _and523 _and524 _and525 _and526 _and527 _and528 _and529
 _and530 _and531 _and532 _and533 _and534 _and535 _and536 _and537 _and538 _and539
 _and540 _and541 _and542 _and543 _and544 _and545 _and546 _and547 _and548 _and549
 _and550 _and551 _and552 _and553 _and554 _and555 _and556 _and557 _and558 _and559
 _and560 _and561 _and562 _and563 _and564 _and565

Generals
 num_cuts original_input_0 rho_0 O_0 d_0 original_input_1 rho_1 O_1 d_1
 build_cost_exponent_1
End
