
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.numeric_std.all;

entity up_counter is
    Port ( clk : in STD_LOGIC;
           rst : in STD_LOGIC;
           cnt : out STD_LOGIC_VECTOR(3 downto 0));
end up_counter;

architecture Behavioral of up_counter is
  signal count : unsigned(3 downto 0);
begin
    process(clk, rst)
    begin
        if rst = '1' then
            count <= (others => '0');
        elsif rising_edge(clk) then
            if(count = 15) then
                count <= (others => '0');
            else
            count <= count + 1;
            end if;
        end if;     
    end process;
    cnt <= std_logic_vector(count);
end Behavioral;
