

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_n_mem_for_l2wb_pcommit                   32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel_for_l2wb_pcommit                    2 # number of memory subpartition in each memory module
-gpgpu_dl2_bsize_for_l2wb_pcommit                  128 # default 128 bytes
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config            536870913 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         150 # DRAM latency (default 30)
-dram_write_latency                   150 # DRAM write latency (default 100)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled               5588de2b162a6fa64c546bb62460191f  /home/pli11/Desktop/re_test/ProgPow/ethash_calculate_dag_item/dram_base/main
Extracting PTX file and ptxas options    1: main.1.sm_70.ptx -arch=sm_70
      0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pli11/Desktop/re_test/ProgPow/ethash_calculate_dag_item/dram_base/main
self exe links to: /home/pli11/Desktop/re_test/ProgPow/ethash_calculate_dag_item/dram_base/main
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pli11/Desktop/re_test/ProgPow/ethash_calculate_dag_item/dram_base/main
Running md5sum using "md5sum /home/pli11/Desktop/re_test/ProgPow/ethash_calculate_dag_item/dram_base/main "
self exe links to: /home/pli11/Desktop/re_test/ProgPow/ethash_calculate_dag_item/dram_base/main
Extracting specific PTX file named main.1.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j : hostFun 0x0x4123e6, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing main.1.sm_70.ptx
GPGPU-Sim PTX: allocating constant region for "keccakf_rndc" from 0x100 to 0x1c0 (global memory space) 1
GPGPU-Sim PTX: allocating stack frame region for .local "__local_depot0" from 0x0 to 0x40
GPGPU-Sim PTX: instruction assembly for function '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file main.1.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from main.1.sm_70.ptx
GPGPU-Sim PTX: Binary info : gmem=0, cmem=192
GPGPU-Sim PTX: Kernel '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j' : regs=80, lmem=0, smem=0, cmem=388
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x41c440; deviceAddress = keccakf_rndc; deviceName = keccakf_rndc
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 192 bytes
GPGPU-Sim PTX registering constant keccakf_rndc (192 bytes) to name mapping
Set Device to current
Resetting device
Allocating light with size: 16907456
Generating mining buffers
GPGPU-Sim PTX: cudaStreamCreate
GPGPU-Sim PTX: cudaStreamCreate
Generating DAG for GPU #0 with dagBytes: 1082130304 gridSize: 4
fullRuns=16512
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcdd0fff4c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdd0fff40..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdd0fff38..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdd0fff30..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcdd0fff48..

GPGPU-Sim PTX: cudaLaunch for 0x0x4123e6 (mode=performance simulation) on stream 1
GPGPU-Sim PTX: finding reconvergence points for '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'...
GPGPU-Sim PTX: Finding dominators for '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'...
GPGPU-Sim PTX: Finding postdominators for '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'...
GPGPU-Sim PTX: reconvergence points for _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x088 (main.1.sm_70.ptx:49) @%p4097 bra BB0_2576;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ba30 (main.1.sm_70.ptx:26660) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0a8 (main.1.sm_70.ptx:54) @%p4098 bra BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0e0 (main.1.sm_70.ptx:66) shl.b64 %rd6296, %rd7655, 6;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0b8 (main.1.sm_70.ptx:57) bra.uni BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0e0 (main.1.sm_70.ptx:66) shl.b64 %rd6296, %rd7655, 6;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xa70 (main.1.sm_70.ptx:577) @%p4099 bra BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa78 (main.1.sm_70.ptx:579) mov.u32 %r24699, %tid.x;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xb28 (main.1.sm_70.ptx:603) @%p4101 bra BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb90 (main.1.sm_70.ptx:619) shfl.sync.idx.b32 %r15|%p5, %r6066, %r6033, %r6063, %r6064;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xbb0 (main.1.sm_70.ptx:623) @%p4101 bra BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc18 (main.1.sm_70.ptx:639) shfl.sync.idx.b32 %r19|%p9, %r6066, %r6043, %r6063, %r6064;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xc38 (main.1.sm_70.ptx:643) @%p4101 bra BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca0 (main.1.sm_70.ptx:659) shfl.sync.idx.b32 %r23|%p13, %r6066, %r6034, %r6063, %r6064;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0xcc0 (main.1.sm_70.ptx:663) @%p4101 bra BB0_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd28 (main.1.sm_70.ptx:679) add.s32 %r24722, %r24722, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0xd38 (main.1.sm_70.ptx:681) @%p4105 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd40 (main.1.sm_70.ptx:683) xor.b32 %r6129, %r6025, 1;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0xdc8 (main.1.sm_70.ptx:702) @%p4107 bra BB0_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe30 (main.1.sm_70.ptx:718) shfl.sync.idx.b32 %r38|%p21, %r6138, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0xe50 (main.1.sm_70.ptx:722) @%p4107 bra BB0_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xeb8 (main.1.sm_70.ptx:738) shfl.sync.idx.b32 %r42|%p25, %r6138, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0xed8 (main.1.sm_70.ptx:742) @%p4107 bra BB0_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf40 (main.1.sm_70.ptx:758) shfl.sync.idx.b32 %r46|%p29, %r6138, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0xf60 (main.1.sm_70.ptx:762) @%p4107 bra BB0_25;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfc8 (main.1.sm_70.ptx:778) add.s32 %r24723, %r24723, 1;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0xfd8 (main.1.sm_70.ptx:780) @%p4111 bra BB0_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfe0 (main.1.sm_70.ptx:782) xor.b32 %r6201, %r6025, 2;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x1068 (main.1.sm_70.ptx:801) @%p4113 bra BB0_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10d0 (main.1.sm_70.ptx:817) shfl.sync.idx.b32 %r61|%p37, %r6210, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x10f0 (main.1.sm_70.ptx:821) @%p4113 bra BB0_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1158 (main.1.sm_70.ptx:837) shfl.sync.idx.b32 %r65|%p41, %r6210, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x1178 (main.1.sm_70.ptx:841) @%p4113 bra BB0_33;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11e0 (main.1.sm_70.ptx:857) shfl.sync.idx.b32 %r69|%p45, %r6210, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x1200 (main.1.sm_70.ptx:861) @%p4113 bra BB0_35;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1268 (main.1.sm_70.ptx:877) add.s32 %r24724, %r24724, 1;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x1278 (main.1.sm_70.ptx:879) @%p4117 bra BB0_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1280 (main.1.sm_70.ptx:881) xor.b32 %r6273, %r6025, 3;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x1308 (main.1.sm_70.ptx:900) @%p4119 bra BB0_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1370 (main.1.sm_70.ptx:916) shfl.sync.idx.b32 %r84|%p53, %r6282, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x1390 (main.1.sm_70.ptx:920) @%p4119 bra BB0_41;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13f8 (main.1.sm_70.ptx:936) shfl.sync.idx.b32 %r88|%p57, %r6282, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x1418 (main.1.sm_70.ptx:940) @%p4119 bra BB0_43;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1480 (main.1.sm_70.ptx:956) shfl.sync.idx.b32 %r92|%p61, %r6282, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x14a0 (main.1.sm_70.ptx:960) @%p4119 bra BB0_45;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1508 (main.1.sm_70.ptx:976) add.s32 %r24725, %r24725, 1;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x1518 (main.1.sm_70.ptx:978) @%p4123 bra BB0_37;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1520 (main.1.sm_70.ptx:980) xor.b32 %r6345, %r6025, 4;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x15a8 (main.1.sm_70.ptx:999) @%p4125 bra BB0_49;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1610 (main.1.sm_70.ptx:1015) shfl.sync.idx.b32 %r107|%p69, %r6354, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x1630 (main.1.sm_70.ptx:1019) @%p4125 bra BB0_51;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1698 (main.1.sm_70.ptx:1035) shfl.sync.idx.b32 %r111|%p73, %r6354, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x16b8 (main.1.sm_70.ptx:1039) @%p4125 bra BB0_53;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1720 (main.1.sm_70.ptx:1055) shfl.sync.idx.b32 %r115|%p77, %r6354, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x1740 (main.1.sm_70.ptx:1059) @%p4125 bra BB0_55;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17a8 (main.1.sm_70.ptx:1075) add.s32 %r24726, %r24726, 1;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x17b8 (main.1.sm_70.ptx:1077) @%p4129 bra BB0_47;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17c0 (main.1.sm_70.ptx:1079) xor.b32 %r6417, %r6025, 5;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x1848 (main.1.sm_70.ptx:1098) @%p4131 bra BB0_59;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18b0 (main.1.sm_70.ptx:1114) shfl.sync.idx.b32 %r130|%p85, %r6426, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x18d0 (main.1.sm_70.ptx:1118) @%p4131 bra BB0_61;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1938 (main.1.sm_70.ptx:1134) shfl.sync.idx.b32 %r134|%p89, %r6426, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x1958 (main.1.sm_70.ptx:1138) @%p4131 bra BB0_63;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19c0 (main.1.sm_70.ptx:1154) shfl.sync.idx.b32 %r138|%p93, %r6426, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x19e0 (main.1.sm_70.ptx:1158) @%p4131 bra BB0_65;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a48 (main.1.sm_70.ptx:1174) add.s32 %r24727, %r24727, 1;
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x1a58 (main.1.sm_70.ptx:1176) @%p4135 bra BB0_57;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a60 (main.1.sm_70.ptx:1178) xor.b32 %r6489, %r6025, 6;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x1ae8 (main.1.sm_70.ptx:1197) @%p4137 bra BB0_69;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b50 (main.1.sm_70.ptx:1213) shfl.sync.idx.b32 %r153|%p101, %r6498, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x1b70 (main.1.sm_70.ptx:1217) @%p4137 bra BB0_71;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bd8 (main.1.sm_70.ptx:1233) shfl.sync.idx.b32 %r157|%p105, %r6498, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x1bf8 (main.1.sm_70.ptx:1237) @%p4137 bra BB0_73;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c60 (main.1.sm_70.ptx:1253) shfl.sync.idx.b32 %r161|%p109, %r6498, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x1c80 (main.1.sm_70.ptx:1257) @%p4137 bra BB0_75;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ce8 (main.1.sm_70.ptx:1273) add.s32 %r24728, %r24728, 1;
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x1cf8 (main.1.sm_70.ptx:1275) @%p4141 bra BB0_67;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d00 (main.1.sm_70.ptx:1277) xor.b32 %r6561, %r6025, 7;
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x1d88 (main.1.sm_70.ptx:1296) @%p4143 bra BB0_79;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1df0 (main.1.sm_70.ptx:1312) shfl.sync.idx.b32 %r176|%p117, %r6570, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x1e10 (main.1.sm_70.ptx:1316) @%p4143 bra BB0_81;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e78 (main.1.sm_70.ptx:1332) shfl.sync.idx.b32 %r180|%p121, %r6570, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x1e98 (main.1.sm_70.ptx:1336) @%p4143 bra BB0_83;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f00 (main.1.sm_70.ptx:1352) shfl.sync.idx.b32 %r184|%p125, %r6570, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x1f20 (main.1.sm_70.ptx:1356) @%p4143 bra BB0_85;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f88 (main.1.sm_70.ptx:1372) add.s32 %r24729, %r24729, 1;
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x1f98 (main.1.sm_70.ptx:1374) @%p4147 bra BB0_77;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fa0 (main.1.sm_70.ptx:1376) xor.b32 %r6633, %r6025, 8;
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x2028 (main.1.sm_70.ptx:1395) @%p4149 bra BB0_89;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2090 (main.1.sm_70.ptx:1411) shfl.sync.idx.b32 %r199|%p133, %r6642, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x20b0 (main.1.sm_70.ptx:1415) @%p4149 bra BB0_91;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2118 (main.1.sm_70.ptx:1431) shfl.sync.idx.b32 %r203|%p137, %r6642, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x2138 (main.1.sm_70.ptx:1435) @%p4149 bra BB0_93;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21a0 (main.1.sm_70.ptx:1451) shfl.sync.idx.b32 %r207|%p141, %r6642, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x21c0 (main.1.sm_70.ptx:1455) @%p4149 bra BB0_95;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2228 (main.1.sm_70.ptx:1471) add.s32 %r24730, %r24730, 1;
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x2238 (main.1.sm_70.ptx:1473) @%p4153 bra BB0_87;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2240 (main.1.sm_70.ptx:1475) xor.b32 %r6705, %r6025, 9;
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x22c8 (main.1.sm_70.ptx:1494) @%p4155 bra BB0_99;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2330 (main.1.sm_70.ptx:1510) shfl.sync.idx.b32 %r222|%p149, %r6714, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x2350 (main.1.sm_70.ptx:1514) @%p4155 bra BB0_101;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23b8 (main.1.sm_70.ptx:1530) shfl.sync.idx.b32 %r226|%p153, %r6714, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x23d8 (main.1.sm_70.ptx:1534) @%p4155 bra BB0_103;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2440 (main.1.sm_70.ptx:1550) shfl.sync.idx.b32 %r230|%p157, %r6714, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x2460 (main.1.sm_70.ptx:1554) @%p4155 bra BB0_105;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24c8 (main.1.sm_70.ptx:1570) add.s32 %r24731, %r24731, 1;
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x24d8 (main.1.sm_70.ptx:1572) @%p4159 bra BB0_97;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24e0 (main.1.sm_70.ptx:1574) xor.b32 %r6777, %r6025, 10;
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x2568 (main.1.sm_70.ptx:1593) @%p4161 bra BB0_109;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25d0 (main.1.sm_70.ptx:1609) shfl.sync.idx.b32 %r245|%p165, %r6786, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x25f0 (main.1.sm_70.ptx:1613) @%p4161 bra BB0_111;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2658 (main.1.sm_70.ptx:1629) shfl.sync.idx.b32 %r249|%p169, %r6786, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0x2678 (main.1.sm_70.ptx:1633) @%p4161 bra BB0_113;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26e0 (main.1.sm_70.ptx:1649) shfl.sync.idx.b32 %r253|%p173, %r6786, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0x2700 (main.1.sm_70.ptx:1653) @%p4161 bra BB0_115;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2768 (main.1.sm_70.ptx:1669) add.s32 %r24732, %r24732, 1;
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0x2778 (main.1.sm_70.ptx:1671) @%p4165 bra BB0_107;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2780 (main.1.sm_70.ptx:1673) xor.b32 %r6849, %r6025, 11;
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0x2808 (main.1.sm_70.ptx:1692) @%p4167 bra BB0_119;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2870 (main.1.sm_70.ptx:1708) shfl.sync.idx.b32 %r268|%p181, %r6858, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 61 (potential) branch divergence @  PC=0x2890 (main.1.sm_70.ptx:1712) @%p4167 bra BB0_121;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28f8 (main.1.sm_70.ptx:1728) shfl.sync.idx.b32 %r272|%p185, %r6858, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 62 (potential) branch divergence @  PC=0x2918 (main.1.sm_70.ptx:1732) @%p4167 bra BB0_123;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2980 (main.1.sm_70.ptx:1748) shfl.sync.idx.b32 %r276|%p189, %r6858, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 63 (potential) branch divergence @  PC=0x29a0 (main.1.sm_70.ptx:1752) @%p4167 bra BB0_125;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a08 (main.1.sm_70.ptx:1768) add.s32 %r24733, %r24733, 1;
GPGPU-Sim PTX: 64 (potential) branch divergence @  PC=0x2a18 (main.1.sm_70.ptx:1770) @%p4171 bra BB0_117;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a20 (main.1.sm_70.ptx:1772) xor.b32 %r6921, %r6025, 12;
GPGPU-Sim PTX: 65 (potential) branch divergence @  PC=0x2aa8 (main.1.sm_70.ptx:1791) @%p4173 bra BB0_129;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b10 (main.1.sm_70.ptx:1807) shfl.sync.idx.b32 %r291|%p197, %r6930, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 66 (potential) branch divergence @  PC=0x2b30 (main.1.sm_70.ptx:1811) @%p4173 bra BB0_131;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b98 (main.1.sm_70.ptx:1827) shfl.sync.idx.b32 %r295|%p201, %r6930, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 67 (potential) branch divergence @  PC=0x2bb8 (main.1.sm_70.ptx:1831) @%p4173 bra BB0_133;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c20 (main.1.sm_70.ptx:1847) shfl.sync.idx.b32 %r299|%p205, %r6930, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 68 (potential) branch divergence @  PC=0x2c40 (main.1.sm_70.ptx:1851) @%p4173 bra BB0_135;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ca8 (main.1.sm_70.ptx:1867) add.s32 %r24734, %r24734, 1;
GPGPU-Sim PTX: 69 (potential) branch divergence @  PC=0x2cb8 (main.1.sm_70.ptx:1869) @%p4177 bra BB0_127;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2cc0 (main.1.sm_70.ptx:1871) xor.b32 %r6993, %r6025, 13;
GPGPU-Sim PTX: 70 (potential) branch divergence @  PC=0x2d48 (main.1.sm_70.ptx:1890) @%p4179 bra BB0_139;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2db0 (main.1.sm_70.ptx:1906) shfl.sync.idx.b32 %r314|%p213, %r7002, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 71 (potential) branch divergence @  PC=0x2dd0 (main.1.sm_70.ptx:1910) @%p4179 bra BB0_141;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e38 (main.1.sm_70.ptx:1926) shfl.sync.idx.b32 %r318|%p217, %r7002, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 72 (potential) branch divergence @  PC=0x2e58 (main.1.sm_70.ptx:1930) @%p4179 bra BB0_143;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ec0 (main.1.sm_70.ptx:1946) shfl.sync.idx.b32 %r322|%p221, %r7002, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 73 (potential) branch divergence @  PC=0x2ee0 (main.1.sm_70.ptx:1950) @%p4179 bra BB0_145;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f48 (main.1.sm_70.ptx:1966) add.s32 %r24735, %r24735, 1;
GPGPU-Sim PTX: 74 (potential) branch divergence @  PC=0x2f58 (main.1.sm_70.ptx:1968) @%p4183 bra BB0_137;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f60 (main.1.sm_70.ptx:1970) xor.b32 %r7065, %r6025, 14;
GPGPU-Sim PTX: 75 (potential) branch divergence @  PC=0x2fe8 (main.1.sm_70.ptx:1989) @%p4185 bra BB0_149;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3050 (main.1.sm_70.ptx:2005) shfl.sync.idx.b32 %r337|%p229, %r7074, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 76 (potential) branch divergence @  PC=0x3070 (main.1.sm_70.ptx:2009) @%p4185 bra BB0_151;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x30d8 (main.1.sm_70.ptx:2025) shfl.sync.idx.b32 %r341|%p233, %r7074, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 77 (potential) branch divergence @  PC=0x30f8 (main.1.sm_70.ptx:2029) @%p4185 bra BB0_153;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3160 (main.1.sm_70.ptx:2045) shfl.sync.idx.b32 %r345|%p237, %r7074, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 78 (potential) branch divergence @  PC=0x3180 (main.1.sm_70.ptx:2049) @%p4185 bra BB0_155;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31e8 (main.1.sm_70.ptx:2065) add.s32 %r24736, %r24736, 1;
GPGPU-Sim PTX: 79 (potential) branch divergence @  PC=0x31f8 (main.1.sm_70.ptx:2067) @%p4189 bra BB0_147;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3200 (main.1.sm_70.ptx:2069) xor.b32 %r7137, %r6025, 15;
GPGPU-Sim PTX: 80 (potential) branch divergence @  PC=0x3288 (main.1.sm_70.ptx:2088) @%p4191 bra BB0_159;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x32f0 (main.1.sm_70.ptx:2104) shfl.sync.idx.b32 %r360|%p245, %r7146, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 81 (potential) branch divergence @  PC=0x3310 (main.1.sm_70.ptx:2108) @%p4191 bra BB0_161;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3378 (main.1.sm_70.ptx:2124) shfl.sync.idx.b32 %r364|%p249, %r7146, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 82 (potential) branch divergence @  PC=0x3398 (main.1.sm_70.ptx:2128) @%p4191 bra BB0_163;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3400 (main.1.sm_70.ptx:2144) shfl.sync.idx.b32 %r368|%p253, %r7146, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 83 (potential) branch divergence @  PC=0x3420 (main.1.sm_70.ptx:2148) @%p4191 bra BB0_165;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3488 (main.1.sm_70.ptx:2164) add.s32 %r24737, %r24737, 1;
GPGPU-Sim PTX: 84 (potential) branch divergence @  PC=0x3498 (main.1.sm_70.ptx:2166) @%p4195 bra BB0_157;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34a0 (main.1.sm_70.ptx:2168) xor.b32 %r7209, %r6025, 16;
GPGPU-Sim PTX: 85 (potential) branch divergence @  PC=0x3528 (main.1.sm_70.ptx:2187) @%p4197 bra BB0_169;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3590 (main.1.sm_70.ptx:2203) shfl.sync.idx.b32 %r383|%p261, %r7218, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 86 (potential) branch divergence @  PC=0x35b0 (main.1.sm_70.ptx:2207) @%p4197 bra BB0_171;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3618 (main.1.sm_70.ptx:2223) shfl.sync.idx.b32 %r387|%p265, %r7218, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 87 (potential) branch divergence @  PC=0x3638 (main.1.sm_70.ptx:2227) @%p4197 bra BB0_173;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36a0 (main.1.sm_70.ptx:2243) shfl.sync.idx.b32 %r391|%p269, %r7218, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 88 (potential) branch divergence @  PC=0x36c0 (main.1.sm_70.ptx:2247) @%p4197 bra BB0_175;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3728 (main.1.sm_70.ptx:2263) add.s32 %r24738, %r24738, 1;
GPGPU-Sim PTX: 89 (potential) branch divergence @  PC=0x3738 (main.1.sm_70.ptx:2265) @%p4201 bra BB0_167;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3740 (main.1.sm_70.ptx:2267) xor.b32 %r7281, %r6025, 17;
GPGPU-Sim PTX: 90 (potential) branch divergence @  PC=0x37c8 (main.1.sm_70.ptx:2286) @%p4203 bra BB0_179;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3830 (main.1.sm_70.ptx:2302) shfl.sync.idx.b32 %r406|%p277, %r7290, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 91 (potential) branch divergence @  PC=0x3850 (main.1.sm_70.ptx:2306) @%p4203 bra BB0_181;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38b8 (main.1.sm_70.ptx:2322) shfl.sync.idx.b32 %r410|%p281, %r7290, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 92 (potential) branch divergence @  PC=0x38d8 (main.1.sm_70.ptx:2326) @%p4203 bra BB0_183;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3940 (main.1.sm_70.ptx:2342) shfl.sync.idx.b32 %r414|%p285, %r7290, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 93 (potential) branch divergence @  PC=0x3960 (main.1.sm_70.ptx:2346) @%p4203 bra BB0_185;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x39c8 (main.1.sm_70.ptx:2362) add.s32 %r24739, %r24739, 1;
GPGPU-Sim PTX: 94 (potential) branch divergence @  PC=0x39d8 (main.1.sm_70.ptx:2364) @%p4207 bra BB0_177;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x39e0 (main.1.sm_70.ptx:2366) xor.b32 %r7353, %r6025, 18;
GPGPU-Sim PTX: 95 (potential) branch divergence @  PC=0x3a68 (main.1.sm_70.ptx:2385) @%p4209 bra BB0_189;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ad0 (main.1.sm_70.ptx:2401) shfl.sync.idx.b32 %r429|%p293, %r7362, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 96 (potential) branch divergence @  PC=0x3af0 (main.1.sm_70.ptx:2405) @%p4209 bra BB0_191;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b58 (main.1.sm_70.ptx:2421) shfl.sync.idx.b32 %r433|%p297, %r7362, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 97 (potential) branch divergence @  PC=0x3b78 (main.1.sm_70.ptx:2425) @%p4209 bra BB0_193;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3be0 (main.1.sm_70.ptx:2441) shfl.sync.idx.b32 %r437|%p301, %r7362, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 98 (potential) branch divergence @  PC=0x3c00 (main.1.sm_70.ptx:2445) @%p4209 bra BB0_195;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c68 (main.1.sm_70.ptx:2461) add.s32 %r24740, %r24740, 1;
GPGPU-Sim PTX: 99 (potential) branch divergence @  PC=0x3c78 (main.1.sm_70.ptx:2463) @%p4213 bra BB0_187;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c80 (main.1.sm_70.ptx:2465) xor.b32 %r7425, %r6025, 19;
GPGPU-Sim PTX: 100 (potential) branch divergence @  PC=0x3d08 (main.1.sm_70.ptx:2484) @%p4215 bra BB0_199;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d70 (main.1.sm_70.ptx:2500) shfl.sync.idx.b32 %r452|%p309, %r7434, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 101 (potential) branch divergence @  PC=0x3d90 (main.1.sm_70.ptx:2504) @%p4215 bra BB0_201;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3df8 (main.1.sm_70.ptx:2520) shfl.sync.idx.b32 %r456|%p313, %r7434, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 102 (potential) branch divergence @  PC=0x3e18 (main.1.sm_70.ptx:2524) @%p4215 bra BB0_203;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e80 (main.1.sm_70.ptx:2540) shfl.sync.idx.b32 %r460|%p317, %r7434, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 103 (potential) branch divergence @  PC=0x3ea0 (main.1.sm_70.ptx:2544) @%p4215 bra BB0_205;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f08 (main.1.sm_70.ptx:2560) add.s32 %r24741, %r24741, 1;
GPGPU-Sim PTX: 104 (potential) branch divergence @  PC=0x3f18 (main.1.sm_70.ptx:2562) @%p4219 bra BB0_197;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f20 (main.1.sm_70.ptx:2564) xor.b32 %r7497, %r6025, 20;
GPGPU-Sim PTX: 105 (potential) branch divergence @  PC=0x3fa8 (main.1.sm_70.ptx:2583) @%p4221 bra BB0_209;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4010 (main.1.sm_70.ptx:2599) shfl.sync.idx.b32 %r475|%p325, %r7506, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 106 (potential) branch divergence @  PC=0x4030 (main.1.sm_70.ptx:2603) @%p4221 bra BB0_211;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4098 (main.1.sm_70.ptx:2619) shfl.sync.idx.b32 %r479|%p329, %r7506, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 107 (potential) branch divergence @  PC=0x40b8 (main.1.sm_70.ptx:2623) @%p4221 bra BB0_213;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4120 (main.1.sm_70.ptx:2639) shfl.sync.idx.b32 %r483|%p333, %r7506, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 108 (potential) branch divergence @  PC=0x4140 (main.1.sm_70.ptx:2643) @%p4221 bra BB0_215;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x41a8 (main.1.sm_70.ptx:2659) add.s32 %r24742, %r24742, 1;
GPGPU-Sim PTX: 109 (potential) branch divergence @  PC=0x41b8 (main.1.sm_70.ptx:2661) @%p4225 bra BB0_207;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x41c0 (main.1.sm_70.ptx:2663) xor.b32 %r7569, %r6025, 21;
GPGPU-Sim PTX: 110 (potential) branch divergence @  PC=0x4248 (main.1.sm_70.ptx:2682) @%p4227 bra BB0_219;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42b0 (main.1.sm_70.ptx:2698) shfl.sync.idx.b32 %r498|%p341, %r7578, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 111 (potential) branch divergence @  PC=0x42d0 (main.1.sm_70.ptx:2702) @%p4227 bra BB0_221;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4338 (main.1.sm_70.ptx:2718) shfl.sync.idx.b32 %r502|%p345, %r7578, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 112 (potential) branch divergence @  PC=0x4358 (main.1.sm_70.ptx:2722) @%p4227 bra BB0_223;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x43c0 (main.1.sm_70.ptx:2738) shfl.sync.idx.b32 %r506|%p349, %r7578, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 113 (potential) branch divergence @  PC=0x43e0 (main.1.sm_70.ptx:2742) @%p4227 bra BB0_225;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4448 (main.1.sm_70.ptx:2758) add.s32 %r24743, %r24743, 1;
GPGPU-Sim PTX: 114 (potential) branch divergence @  PC=0x4458 (main.1.sm_70.ptx:2760) @%p4231 bra BB0_217;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4460 (main.1.sm_70.ptx:2762) xor.b32 %r7641, %r6025, 22;
GPGPU-Sim PTX: 115 (potential) branch divergence @  PC=0x44e8 (main.1.sm_70.ptx:2781) @%p4233 bra BB0_229;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4550 (main.1.sm_70.ptx:2797) shfl.sync.idx.b32 %r521|%p357, %r7650, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 116 (potential) branch divergence @  PC=0x4570 (main.1.sm_70.ptx:2801) @%p4233 bra BB0_231;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x45d8 (main.1.sm_70.ptx:2817) shfl.sync.idx.b32 %r525|%p361, %r7650, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 117 (potential) branch divergence @  PC=0x45f8 (main.1.sm_70.ptx:2821) @%p4233 bra BB0_233;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4660 (main.1.sm_70.ptx:2837) shfl.sync.idx.b32 %r529|%p365, %r7650, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 118 (potential) branch divergence @  PC=0x4680 (main.1.sm_70.ptx:2841) @%p4233 bra BB0_235;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x46e8 (main.1.sm_70.ptx:2857) add.s32 %r24744, %r24744, 1;
GPGPU-Sim PTX: 119 (potential) branch divergence @  PC=0x46f8 (main.1.sm_70.ptx:2859) @%p4237 bra BB0_227;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4700 (main.1.sm_70.ptx:2861) xor.b32 %r7713, %r6025, 23;
GPGPU-Sim PTX: 120 (potential) branch divergence @  PC=0x4788 (main.1.sm_70.ptx:2880) @%p4239 bra BB0_239;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x47f0 (main.1.sm_70.ptx:2896) shfl.sync.idx.b32 %r544|%p373, %r7722, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 121 (potential) branch divergence @  PC=0x4810 (main.1.sm_70.ptx:2900) @%p4239 bra BB0_241;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4878 (main.1.sm_70.ptx:2916) shfl.sync.idx.b32 %r548|%p377, %r7722, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 122 (potential) branch divergence @  PC=0x4898 (main.1.sm_70.ptx:2920) @%p4239 bra BB0_243;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4900 (main.1.sm_70.ptx:2936) shfl.sync.idx.b32 %r552|%p381, %r7722, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 123 (potential) branch divergence @  PC=0x4920 (main.1.sm_70.ptx:2940) @%p4239 bra BB0_245;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4988 (main.1.sm_70.ptx:2956) add.s32 %r24745, %r24745, 1;
GPGPU-Sim PTX: 124 (potential) branch divergence @  PC=0x4998 (main.1.sm_70.ptx:2958) @%p4243 bra BB0_237;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x49a0 (main.1.sm_70.ptx:2960) xor.b32 %r7785, %r6025, 24;
GPGPU-Sim PTX: 125 (potential) branch divergence @  PC=0x4a28 (main.1.sm_70.ptx:2979) @%p4245 bra BB0_249;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4a90 (main.1.sm_70.ptx:2995) shfl.sync.idx.b32 %r567|%p389, %r7794, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 126 (potential) branch divergence @  PC=0x4ab0 (main.1.sm_70.ptx:2999) @%p4245 bra BB0_251;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4b18 (main.1.sm_70.ptx:3015) shfl.sync.idx.b32 %r571|%p393, %r7794, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 127 (potential) branch divergence @  PC=0x4b38 (main.1.sm_70.ptx:3019) @%p4245 bra BB0_253;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4ba0 (main.1.sm_70.ptx:3035) shfl.sync.idx.b32 %r575|%p397, %r7794, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 128 (potential) branch divergence @  PC=0x4bc0 (main.1.sm_70.ptx:3039) @%p4245 bra BB0_255;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4c28 (main.1.sm_70.ptx:3055) add.s32 %r24746, %r24746, 1;
GPGPU-Sim PTX: 129 (potential) branch divergence @  PC=0x4c38 (main.1.sm_70.ptx:3057) @%p4249 bra BB0_247;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4c40 (main.1.sm_70.ptx:3059) xor.b32 %r7857, %r6025, 25;
GPGPU-Sim PTX: 130 (potential) branch divergence @  PC=0x4cc8 (main.1.sm_70.ptx:3078) @%p4251 bra BB0_259;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d30 (main.1.sm_70.ptx:3094) shfl.sync.idx.b32 %r590|%p405, %r7866, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 131 (potential) branch divergence @  PC=0x4d50 (main.1.sm_70.ptx:3098) @%p4251 bra BB0_261;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4db8 (main.1.sm_70.ptx:3114) shfl.sync.idx.b32 %r594|%p409, %r7866, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 132 (potential) branch divergence @  PC=0x4dd8 (main.1.sm_70.ptx:3118) @%p4251 bra BB0_263;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4e40 (main.1.sm_70.ptx:3134) shfl.sync.idx.b32 %r598|%p413, %r7866, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 133 (potential) branch divergence @  PC=0x4e60 (main.1.sm_70.ptx:3138) @%p4251 bra BB0_265;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4ec8 (main.1.sm_70.ptx:3154) add.s32 %r24747, %r24747, 1;
GPGPU-Sim PTX: 134 (potential) branch divergence @  PC=0x4ed8 (main.1.sm_70.ptx:3156) @%p4255 bra BB0_257;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4ee0 (main.1.sm_70.ptx:3158) xor.b32 %r7929, %r6025, 26;
GPGPU-Sim PTX: 135 (potential) branch divergence @  PC=0x4f68 (main.1.sm_70.ptx:3177) @%p4257 bra BB0_269;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4fd0 (main.1.sm_70.ptx:3193) shfl.sync.idx.b32 %r613|%p421, %r7938, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 136 (potential) branch divergence @  PC=0x4ff0 (main.1.sm_70.ptx:3197) @%p4257 bra BB0_271;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5058 (main.1.sm_70.ptx:3213) shfl.sync.idx.b32 %r617|%p425, %r7938, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 137 (potential) branch divergence @  PC=0x5078 (main.1.sm_70.ptx:3217) @%p4257 bra BB0_273;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x50e0 (main.1.sm_70.ptx:3233) shfl.sync.idx.b32 %r621|%p429, %r7938, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 138 (potential) branch divergence @  PC=0x5100 (main.1.sm_70.ptx:3237) @%p4257 bra BB0_275;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5168 (main.1.sm_70.ptx:3253) add.s32 %r24748, %r24748, 1;
GPGPU-Sim PTX: 139 (potential) branch divergence @  PC=0x5178 (main.1.sm_70.ptx:3255) @%p4261 bra BB0_267;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5180 (main.1.sm_70.ptx:3257) xor.b32 %r8001, %r6025, 27;
GPGPU-Sim PTX: 140 (potential) branch divergence @  PC=0x5208 (main.1.sm_70.ptx:3276) @%p4263 bra BB0_279;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5270 (main.1.sm_70.ptx:3292) shfl.sync.idx.b32 %r636|%p437, %r8010, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 141 (potential) branch divergence @  PC=0x5290 (main.1.sm_70.ptx:3296) @%p4263 bra BB0_281;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x52f8 (main.1.sm_70.ptx:3312) shfl.sync.idx.b32 %r640|%p441, %r8010, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 142 (potential) branch divergence @  PC=0x5318 (main.1.sm_70.ptx:3316) @%p4263 bra BB0_283;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5380 (main.1.sm_70.ptx:3332) shfl.sync.idx.b32 %r644|%p445, %r8010, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 143 (potential) branch divergence @  PC=0x53a0 (main.1.sm_70.ptx:3336) @%p4263 bra BB0_285;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5408 (main.1.sm_70.ptx:3352) add.s32 %r24749, %r24749, 1;
GPGPU-Sim PTX: 144 (potential) branch divergence @  PC=0x5418 (main.1.sm_70.ptx:3354) @%p4267 bra BB0_277;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5420 (main.1.sm_70.ptx:3356) xor.b32 %r8073, %r6025, 28;
GPGPU-Sim PTX: 145 (potential) branch divergence @  PC=0x54a8 (main.1.sm_70.ptx:3375) @%p4269 bra BB0_289;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5510 (main.1.sm_70.ptx:3391) shfl.sync.idx.b32 %r659|%p453, %r8082, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 146 (potential) branch divergence @  PC=0x5530 (main.1.sm_70.ptx:3395) @%p4269 bra BB0_291;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5598 (main.1.sm_70.ptx:3411) shfl.sync.idx.b32 %r663|%p457, %r8082, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 147 (potential) branch divergence @  PC=0x55b8 (main.1.sm_70.ptx:3415) @%p4269 bra BB0_293;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5620 (main.1.sm_70.ptx:3431) shfl.sync.idx.b32 %r667|%p461, %r8082, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 148 (potential) branch divergence @  PC=0x5640 (main.1.sm_70.ptx:3435) @%p4269 bra BB0_295;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x56a8 (main.1.sm_70.ptx:3451) add.s32 %r24750, %r24750, 1;
GPGPU-Sim PTX: 149 (potential) branch divergence @  PC=0x56b8 (main.1.sm_70.ptx:3453) @%p4273 bra BB0_287;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x56c0 (main.1.sm_70.ptx:3455) xor.b32 %r8145, %r6025, 29;
GPGPU-Sim PTX: 150 (potential) branch divergence @  PC=0x5748 (main.1.sm_70.ptx:3474) @%p4275 bra BB0_299;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x57b0 (main.1.sm_70.ptx:3490) shfl.sync.idx.b32 %r682|%p469, %r8154, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 151 (potential) branch divergence @  PC=0x57d0 (main.1.sm_70.ptx:3494) @%p4275 bra BB0_301;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5838 (main.1.sm_70.ptx:3510) shfl.sync.idx.b32 %r686|%p473, %r8154, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 152 (potential) branch divergence @  PC=0x5858 (main.1.sm_70.ptx:3514) @%p4275 bra BB0_303;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x58c0 (main.1.sm_70.ptx:3530) shfl.sync.idx.b32 %r690|%p477, %r8154, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 153 (potential) branch divergence @  PC=0x58e0 (main.1.sm_70.ptx:3534) @%p4275 bra BB0_305;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5948 (main.1.sm_70.ptx:3550) add.s32 %r24751, %r24751, 1;
GPGPU-Sim PTX: 154 (potential) branch divergence @  PC=0x5958 (main.1.sm_70.ptx:3552) @%p4279 bra BB0_297;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5960 (main.1.sm_70.ptx:3554) xor.b32 %r8217, %r6025, 30;
GPGPU-Sim PTX: 155 (potential) branch divergence @  PC=0x59e8 (main.1.sm_70.ptx:3573) @%p4281 bra BB0_309;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5a50 (main.1.sm_70.ptx:3589) shfl.sync.idx.b32 %r705|%p485, %r8226, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 156 (potential) branch divergence @  PC=0x5a70 (main.1.sm_70.ptx:3593) @%p4281 bra BB0_311;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5ad8 (main.1.sm_70.ptx:3609) shfl.sync.idx.b32 %r709|%p489, %r8226, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 157 (potential) branch divergence @  PC=0x5af8 (main.1.sm_70.ptx:3613) @%p4281 bra BB0_313;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b60 (main.1.sm_70.ptx:3629) shfl.sync.idx.b32 %r713|%p493, %r8226, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 158 (potential) branch divergence @  PC=0x5b80 (main.1.sm_70.ptx:3633) @%p4281 bra BB0_315;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5be8 (main.1.sm_70.ptx:3649) add.s32 %r24752, %r24752, 1;
GPGPU-Sim PTX: 159 (potential) branch divergence @  PC=0x5bf8 (main.1.sm_70.ptx:3651) @%p4285 bra BB0_307;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5c00 (main.1.sm_70.ptx:3653) xor.b32 %r8289, %r6025, 31;
GPGPU-Sim PTX: 160 (potential) branch divergence @  PC=0x5c88 (main.1.sm_70.ptx:3672) @%p4287 bra BB0_319;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5cf0 (main.1.sm_70.ptx:3688) shfl.sync.idx.b32 %r728|%p501, %r8298, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 161 (potential) branch divergence @  PC=0x5d10 (main.1.sm_70.ptx:3692) @%p4287 bra BB0_321;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5d78 (main.1.sm_70.ptx:3708) shfl.sync.idx.b32 %r732|%p505, %r8298, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 162 (potential) branch divergence @  PC=0x5d98 (main.1.sm_70.ptx:3712) @%p4287 bra BB0_323;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5e00 (main.1.sm_70.ptx:3728) shfl.sync.idx.b32 %r736|%p509, %r8298, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 163 (potential) branch divergence @  PC=0x5e20 (main.1.sm_70.ptx:3732) @%p4287 bra BB0_325;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5e88 (main.1.sm_70.ptx:3748) add.s32 %r24753, %r24753, 1;
GPGPU-Sim PTX: 164 (potential) branch divergence @  PC=0x5e98 (main.1.sm_70.ptx:3750) @%p4291 bra BB0_317;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5ea0 (main.1.sm_70.ptx:3752) xor.b32 %r8361, %r6025, 32;
GPGPU-Sim PTX: 165 (potential) branch divergence @  PC=0x5f28 (main.1.sm_70.ptx:3771) @%p4293 bra BB0_329;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f90 (main.1.sm_70.ptx:3787) shfl.sync.idx.b32 %r751|%p517, %r8370, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 166 (potential) branch divergence @  PC=0x5fb0 (main.1.sm_70.ptx:3791) @%p4293 bra BB0_331;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6018 (main.1.sm_70.ptx:3807) shfl.sync.idx.b32 %r755|%p521, %r8370, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 167 (potential) branch divergence @  PC=0x6038 (main.1.sm_70.ptx:3811) @%p4293 bra BB0_333;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x60a0 (main.1.sm_70.ptx:3827) shfl.sync.idx.b32 %r759|%p525, %r8370, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 168 (potential) branch divergence @  PC=0x60c0 (main.1.sm_70.ptx:3831) @%p4293 bra BB0_335;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6128 (main.1.sm_70.ptx:3847) add.s32 %r24754, %r24754, 1;
GPGPU-Sim PTX: 169 (potential) branch divergence @  PC=0x6138 (main.1.sm_70.ptx:3849) @%p4297 bra BB0_327;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6140 (main.1.sm_70.ptx:3851) xor.b32 %r8433, %r6025, 33;
GPGPU-Sim PTX: 170 (potential) branch divergence @  PC=0x61c8 (main.1.sm_70.ptx:3870) @%p4299 bra BB0_339;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6230 (main.1.sm_70.ptx:3886) shfl.sync.idx.b32 %r774|%p533, %r8442, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 171 (potential) branch divergence @  PC=0x6250 (main.1.sm_70.ptx:3890) @%p4299 bra BB0_341;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x62b8 (main.1.sm_70.ptx:3906) shfl.sync.idx.b32 %r778|%p537, %r8442, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 172 (potential) branch divergence @  PC=0x62d8 (main.1.sm_70.ptx:3910) @%p4299 bra BB0_343;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6340 (main.1.sm_70.ptx:3926) shfl.sync.idx.b32 %r782|%p541, %r8442, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 173 (potential) branch divergence @  PC=0x6360 (main.1.sm_70.ptx:3930) @%p4299 bra BB0_345;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x63c8 (main.1.sm_70.ptx:3946) add.s32 %r24755, %r24755, 1;
GPGPU-Sim PTX: 174 (potential) branch divergence @  PC=0x63d8 (main.1.sm_70.ptx:3948) @%p4303 bra BB0_337;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x63e0 (main.1.sm_70.ptx:3950) xor.b32 %r8505, %r6025, 34;
GPGPU-Sim PTX: 175 (potential) branch divergence @  PC=0x6468 (main.1.sm_70.ptx:3969) @%p4305 bra BB0_349;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x64d0 (main.1.sm_70.ptx:3985) shfl.sync.idx.b32 %r797|%p549, %r8514, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 176 (potential) branch divergence @  PC=0x64f0 (main.1.sm_70.ptx:3989) @%p4305 bra BB0_351;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6558 (main.1.sm_70.ptx:4005) shfl.sync.idx.b32 %r801|%p553, %r8514, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 177 (potential) branch divergence @  PC=0x6578 (main.1.sm_70.ptx:4009) @%p4305 bra BB0_353;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x65e0 (main.1.sm_70.ptx:4025) shfl.sync.idx.b32 %r805|%p557, %r8514, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 178 (potential) branch divergence @  PC=0x6600 (main.1.sm_70.ptx:4029) @%p4305 bra BB0_355;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6668 (main.1.sm_70.ptx:4045) add.s32 %r24756, %r24756, 1;
GPGPU-Sim PTX: 179 (potential) branch divergence @  PC=0x6678 (main.1.sm_70.ptx:4047) @%p4309 bra BB0_347;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6680 (main.1.sm_70.ptx:4049) xor.b32 %r8577, %r6025, 35;
GPGPU-Sim PTX: 180 (potential) branch divergence @  PC=0x6708 (main.1.sm_70.ptx:4068) @%p4311 bra BB0_359;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6770 (main.1.sm_70.ptx:4084) shfl.sync.idx.b32 %r820|%p565, %r8586, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 181 (potential) branch divergence @  PC=0x6790 (main.1.sm_70.ptx:4088) @%p4311 bra BB0_361;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x67f8 (main.1.sm_70.ptx:4104) shfl.sync.idx.b32 %r824|%p569, %r8586, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 182 (potential) branch divergence @  PC=0x6818 (main.1.sm_70.ptx:4108) @%p4311 bra BB0_363;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6880 (main.1.sm_70.ptx:4124) shfl.sync.idx.b32 %r828|%p573, %r8586, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 183 (potential) branch divergence @  PC=0x68a0 (main.1.sm_70.ptx:4128) @%p4311 bra BB0_365;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6908 (main.1.sm_70.ptx:4144) add.s32 %r24757, %r24757, 1;
GPGPU-Sim PTX: 184 (potential) branch divergence @  PC=0x6918 (main.1.sm_70.ptx:4146) @%p4315 bra BB0_357;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6920 (main.1.sm_70.ptx:4148) xor.b32 %r8649, %r6025, 36;
GPGPU-Sim PTX: 185 (potential) branch divergence @  PC=0x69a8 (main.1.sm_70.ptx:4167) @%p4317 bra BB0_369;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6a10 (main.1.sm_70.ptx:4183) shfl.sync.idx.b32 %r843|%p581, %r8658, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 186 (potential) branch divergence @  PC=0x6a30 (main.1.sm_70.ptx:4187) @%p4317 bra BB0_371;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6a98 (main.1.sm_70.ptx:4203) shfl.sync.idx.b32 %r847|%p585, %r8658, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 187 (potential) branch divergence @  PC=0x6ab8 (main.1.sm_70.ptx:4207) @%p4317 bra BB0_373;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b20 (main.1.sm_70.ptx:4223) shfl.sync.idx.b32 %r851|%p589, %r8658, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 188 (potential) branch divergence @  PC=0x6b40 (main.1.sm_70.ptx:4227) @%p4317 bra BB0_375;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ba8 (main.1.sm_70.ptx:4243) add.s32 %r24758, %r24758, 1;
GPGPU-Sim PTX: 189 (potential) branch divergence @  PC=0x6bb8 (main.1.sm_70.ptx:4245) @%p4321 bra BB0_367;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6bc0 (main.1.sm_70.ptx:4247) xor.b32 %r8721, %r6025, 37;
GPGPU-Sim PTX: 190 (potential) branch divergence @  PC=0x6c48 (main.1.sm_70.ptx:4266) @%p4323 bra BB0_379;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6cb0 (main.1.sm_70.ptx:4282) shfl.sync.idx.b32 %r866|%p597, %r8730, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 191 (potential) branch divergence @  PC=0x6cd0 (main.1.sm_70.ptx:4286) @%p4323 bra BB0_381;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6d38 (main.1.sm_70.ptx:4302) shfl.sync.idx.b32 %r870|%p601, %r8730, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 192 (potential) branch divergence @  PC=0x6d58 (main.1.sm_70.ptx:4306) @%p4323 bra BB0_383;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6dc0 (main.1.sm_70.ptx:4322) shfl.sync.idx.b32 %r874|%p605, %r8730, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 193 (potential) branch divergence @  PC=0x6de0 (main.1.sm_70.ptx:4326) @%p4323 bra BB0_385;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6e48 (main.1.sm_70.ptx:4342) add.s32 %r24759, %r24759, 1;
GPGPU-Sim PTX: 194 (potential) branch divergence @  PC=0x6e58 (main.1.sm_70.ptx:4344) @%p4327 bra BB0_377;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6e60 (main.1.sm_70.ptx:4346) xor.b32 %r8793, %r6025, 38;
GPGPU-Sim PTX: 195 (potential) branch divergence @  PC=0x6ee8 (main.1.sm_70.ptx:4365) @%p4329 bra BB0_389;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6f50 (main.1.sm_70.ptx:4381) shfl.sync.idx.b32 %r889|%p613, %r8802, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 196 (potential) branch divergence @  PC=0x6f70 (main.1.sm_70.ptx:4385) @%p4329 bra BB0_391;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6fd8 (main.1.sm_70.ptx:4401) shfl.sync.idx.b32 %r893|%p617, %r8802, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 197 (potential) branch divergence @  PC=0x6ff8 (main.1.sm_70.ptx:4405) @%p4329 bra BB0_393;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7060 (main.1.sm_70.ptx:4421) shfl.sync.idx.b32 %r897|%p621, %r8802, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 198 (potential) branch divergence @  PC=0x7080 (main.1.sm_70.ptx:4425) @%p4329 bra BB0_395;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x70e8 (main.1.sm_70.ptx:4441) add.s32 %r24760, %r24760, 1;
GPGPU-Sim PTX: 199 (potential) branch divergence @  PC=0x70f8 (main.1.sm_70.ptx:4443) @%p4333 bra BB0_387;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7100 (main.1.sm_70.ptx:4445) xor.b32 %r8865, %r6025, 39;
GPGPU-Sim PTX: 200 (potential) branch divergence @  PC=0x7188 (main.1.sm_70.ptx:4464) @%p4335 bra BB0_399;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x71f0 (main.1.sm_70.ptx:4480) shfl.sync.idx.b32 %r912|%p629, %r8874, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 201 (potential) branch divergence @  PC=0x7210 (main.1.sm_70.ptx:4484) @%p4335 bra BB0_401;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7278 (main.1.sm_70.ptx:4500) shfl.sync.idx.b32 %r916|%p633, %r8874, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 202 (potential) branch divergence @  PC=0x7298 (main.1.sm_70.ptx:4504) @%p4335 bra BB0_403;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7300 (main.1.sm_70.ptx:4520) shfl.sync.idx.b32 %r920|%p637, %r8874, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 203 (potential) branch divergence @  PC=0x7320 (main.1.sm_70.ptx:4524) @%p4335 bra BB0_405;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7388 (main.1.sm_70.ptx:4540) add.s32 %r24761, %r24761, 1;
GPGPU-Sim PTX: 204 (potential) branch divergence @  PC=0x7398 (main.1.sm_70.ptx:4542) @%p4339 bra BB0_397;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x73a0 (main.1.sm_70.ptx:4544) xor.b32 %r8937, %r6025, 40;
GPGPU-Sim PTX: 205 (potential) branch divergence @  PC=0x7428 (main.1.sm_70.ptx:4563) @%p4341 bra BB0_409;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7490 (main.1.sm_70.ptx:4579) shfl.sync.idx.b32 %r935|%p645, %r8946, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 206 (potential) branch divergence @  PC=0x74b0 (main.1.sm_70.ptx:4583) @%p4341 bra BB0_411;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7518 (main.1.sm_70.ptx:4599) shfl.sync.idx.b32 %r939|%p649, %r8946, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 207 (potential) branch divergence @  PC=0x7538 (main.1.sm_70.ptx:4603) @%p4341 bra BB0_413;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x75a0 (main.1.sm_70.ptx:4619) shfl.sync.idx.b32 %r943|%p653, %r8946, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 208 (potential) branch divergence @  PC=0x75c0 (main.1.sm_70.ptx:4623) @%p4341 bra BB0_415;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7628 (main.1.sm_70.ptx:4639) add.s32 %r24762, %r24762, 1;
GPGPU-Sim PTX: 209 (potential) branch divergence @  PC=0x7638 (main.1.sm_70.ptx:4641) @%p4345 bra BB0_407;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7640 (main.1.sm_70.ptx:4643) xor.b32 %r9009, %r6025, 41;
GPGPU-Sim PTX: 210 (potential) branch divergence @  PC=0x76c8 (main.1.sm_70.ptx:4662) @%p4347 bra BB0_419;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7730 (main.1.sm_70.ptx:4678) shfl.sync.idx.b32 %r958|%p661, %r9018, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 211 (potential) branch divergence @  PC=0x7750 (main.1.sm_70.ptx:4682) @%p4347 bra BB0_421;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x77b8 (main.1.sm_70.ptx:4698) shfl.sync.idx.b32 %r962|%p665, %r9018, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 212 (potential) branch divergence @  PC=0x77d8 (main.1.sm_70.ptx:4702) @%p4347 bra BB0_423;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7840 (main.1.sm_70.ptx:4718) shfl.sync.idx.b32 %r966|%p669, %r9018, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 213 (potential) branch divergence @  PC=0x7860 (main.1.sm_70.ptx:4722) @%p4347 bra BB0_425;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x78c8 (main.1.sm_70.ptx:4738) add.s32 %r24763, %r24763, 1;
GPGPU-Sim PTX: 214 (potential) branch divergence @  PC=0x78d8 (main.1.sm_70.ptx:4740) @%p4351 bra BB0_417;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x78e0 (main.1.sm_70.ptx:4742) xor.b32 %r9081, %r6025, 42;
GPGPU-Sim PTX: 215 (potential) branch divergence @  PC=0x7968 (main.1.sm_70.ptx:4761) @%p4353 bra BB0_429;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x79d0 (main.1.sm_70.ptx:4777) shfl.sync.idx.b32 %r981|%p677, %r9090, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 216 (potential) branch divergence @  PC=0x79f0 (main.1.sm_70.ptx:4781) @%p4353 bra BB0_431;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7a58 (main.1.sm_70.ptx:4797) shfl.sync.idx.b32 %r985|%p681, %r9090, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 217 (potential) branch divergence @  PC=0x7a78 (main.1.sm_70.ptx:4801) @%p4353 bra BB0_433;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7ae0 (main.1.sm_70.ptx:4817) shfl.sync.idx.b32 %r989|%p685, %r9090, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 218 (potential) branch divergence @  PC=0x7b00 (main.1.sm_70.ptx:4821) @%p4353 bra BB0_435;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7b68 (main.1.sm_70.ptx:4837) add.s32 %r24764, %r24764, 1;
GPGPU-Sim PTX: 219 (potential) branch divergence @  PC=0x7b78 (main.1.sm_70.ptx:4839) @%p4357 bra BB0_427;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7b80 (main.1.sm_70.ptx:4841) xor.b32 %r9153, %r6025, 43;
GPGPU-Sim PTX: 220 (potential) branch divergence @  PC=0x7c08 (main.1.sm_70.ptx:4860) @%p4359 bra BB0_439;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7c70 (main.1.sm_70.ptx:4876) shfl.sync.idx.b32 %r1004|%p693, %r9162, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 221 (potential) branch divergence @  PC=0x7c90 (main.1.sm_70.ptx:4880) @%p4359 bra BB0_441;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7cf8 (main.1.sm_70.ptx:4896) shfl.sync.idx.b32 %r1008|%p697, %r9162, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 222 (potential) branch divergence @  PC=0x7d18 (main.1.sm_70.ptx:4900) @%p4359 bra BB0_443;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7d80 (main.1.sm_70.ptx:4916) shfl.sync.idx.b32 %r1012|%p701, %r9162, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 223 (potential) branch divergence @  PC=0x7da0 (main.1.sm_70.ptx:4920) @%p4359 bra BB0_445;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7e08 (main.1.sm_70.ptx:4936) add.s32 %r24765, %r24765, 1;
GPGPU-Sim PTX: 224 (potential) branch divergence @  PC=0x7e18 (main.1.sm_70.ptx:4938) @%p4363 bra BB0_437;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7e20 (main.1.sm_70.ptx:4940) xor.b32 %r9225, %r6025, 44;
GPGPU-Sim PTX: 225 (potential) branch divergence @  PC=0x7ea8 (main.1.sm_70.ptx:4959) @%p4365 bra BB0_449;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7f10 (main.1.sm_70.ptx:4975) shfl.sync.idx.b32 %r1027|%p709, %r9234, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 226 (potential) branch divergence @  PC=0x7f30 (main.1.sm_70.ptx:4979) @%p4365 bra BB0_451;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7f98 (main.1.sm_70.ptx:4995) shfl.sync.idx.b32 %r1031|%p713, %r9234, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 227 (potential) branch divergence @  PC=0x7fb8 (main.1.sm_70.ptx:4999) @%p4365 bra BB0_453;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8020 (main.1.sm_70.ptx:5015) shfl.sync.idx.b32 %r1035|%p717, %r9234, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 228 (potential) branch divergence @  PC=0x8040 (main.1.sm_70.ptx:5019) @%p4365 bra BB0_455;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x80a8 (main.1.sm_70.ptx:5035) add.s32 %r24766, %r24766, 1;
GPGPU-Sim PTX: 229 (potential) branch divergence @  PC=0x80b8 (main.1.sm_70.ptx:5037) @%p4369 bra BB0_447;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x80c0 (main.1.sm_70.ptx:5039) xor.b32 %r9297, %r6025, 45;
GPGPU-Sim PTX: 230 (potential) branch divergence @  PC=0x8148 (main.1.sm_70.ptx:5058) @%p4371 bra BB0_459;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x81b0 (main.1.sm_70.ptx:5074) shfl.sync.idx.b32 %r1050|%p725, %r9306, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 231 (potential) branch divergence @  PC=0x81d0 (main.1.sm_70.ptx:5078) @%p4371 bra BB0_461;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8238 (main.1.sm_70.ptx:5094) shfl.sync.idx.b32 %r1054|%p729, %r9306, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 232 (potential) branch divergence @  PC=0x8258 (main.1.sm_70.ptx:5098) @%p4371 bra BB0_463;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x82c0 (main.1.sm_70.ptx:5114) shfl.sync.idx.b32 %r1058|%p733, %r9306, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 233 (potential) branch divergence @  PC=0x82e0 (main.1.sm_70.ptx:5118) @%p4371 bra BB0_465;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8348 (main.1.sm_70.ptx:5134) add.s32 %r24767, %r24767, 1;
GPGPU-Sim PTX: 234 (potential) branch divergence @  PC=0x8358 (main.1.sm_70.ptx:5136) @%p4375 bra BB0_457;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8360 (main.1.sm_70.ptx:5138) xor.b32 %r9369, %r6025, 46;
GPGPU-Sim PTX: 235 (potential) branch divergence @  PC=0x83e8 (main.1.sm_70.ptx:5157) @%p4377 bra BB0_469;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8450 (main.1.sm_70.ptx:5173) shfl.sync.idx.b32 %r1073|%p741, %r9378, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 236 (potential) branch divergence @  PC=0x8470 (main.1.sm_70.ptx:5177) @%p4377 bra BB0_471;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x84d8 (main.1.sm_70.ptx:5193) shfl.sync.idx.b32 %r1077|%p745, %r9378, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 237 (potential) branch divergence @  PC=0x84f8 (main.1.sm_70.ptx:5197) @%p4377 bra BB0_473;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8560 (main.1.sm_70.ptx:5213) shfl.sync.idx.b32 %r1081|%p749, %r9378, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 238 (potential) branch divergence @  PC=0x8580 (main.1.sm_70.ptx:5217) @%p4377 bra BB0_475;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x85e8 (main.1.sm_70.ptx:5233) add.s32 %r24768, %r24768, 1;
GPGPU-Sim PTX: 239 (potential) branch divergence @  PC=0x85f8 (main.1.sm_70.ptx:5235) @%p4381 bra BB0_467;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8600 (main.1.sm_70.ptx:5237) xor.b32 %r9441, %r6025, 47;
GPGPU-Sim PTX: 240 (potential) branch divergence @  PC=0x8688 (main.1.sm_70.ptx:5256) @%p4383 bra BB0_479;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x86f0 (main.1.sm_70.ptx:5272) shfl.sync.idx.b32 %r1096|%p757, %r9450, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 241 (potential) branch divergence @  PC=0x8710 (main.1.sm_70.ptx:5276) @%p4383 bra BB0_481;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8778 (main.1.sm_70.ptx:5292) shfl.sync.idx.b32 %r1100|%p761, %r9450, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 242 (potential) branch divergence @  PC=0x8798 (main.1.sm_70.ptx:5296) @%p4383 bra BB0_483;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8800 (main.1.sm_70.ptx:5312) shfl.sync.idx.b32 %r1104|%p765, %r9450, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 243 (potential) branch divergence @  PC=0x8820 (main.1.sm_70.ptx:5316) @%p4383 bra BB0_485;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8888 (main.1.sm_70.ptx:5332) add.s32 %r24769, %r24769, 1;
GPGPU-Sim PTX: 244 (potential) branch divergence @  PC=0x8898 (main.1.sm_70.ptx:5334) @%p4387 bra BB0_477;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x88a0 (main.1.sm_70.ptx:5336) xor.b32 %r9513, %r6025, 48;
GPGPU-Sim PTX: 245 (potential) branch divergence @  PC=0x8928 (main.1.sm_70.ptx:5355) @%p4389 bra BB0_489;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8990 (main.1.sm_70.ptx:5371) shfl.sync.idx.b32 %r1119|%p773, %r9522, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 246 (potential) branch divergence @  PC=0x89b0 (main.1.sm_70.ptx:5375) @%p4389 bra BB0_491;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8a18 (main.1.sm_70.ptx:5391) shfl.sync.idx.b32 %r1123|%p777, %r9522, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 247 (potential) branch divergence @  PC=0x8a38 (main.1.sm_70.ptx:5395) @%p4389 bra BB0_493;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8aa0 (main.1.sm_70.ptx:5411) shfl.sync.idx.b32 %r1127|%p781, %r9522, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 248 (potential) branch divergence @  PC=0x8ac0 (main.1.sm_70.ptx:5415) @%p4389 bra BB0_495;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8b28 (main.1.sm_70.ptx:5431) add.s32 %r24770, %r24770, 1;
GPGPU-Sim PTX: 249 (potential) branch divergence @  PC=0x8b38 (main.1.sm_70.ptx:5433) @%p4393 bra BB0_487;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8b40 (main.1.sm_70.ptx:5435) xor.b32 %r9585, %r6025, 49;
GPGPU-Sim PTX: 250 (potential) branch divergence @  PC=0x8bc8 (main.1.sm_70.ptx:5454) @%p4395 bra BB0_499;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8c30 (main.1.sm_70.ptx:5470) shfl.sync.idx.b32 %r1142|%p789, %r9594, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 251 (potential) branch divergence @  PC=0x8c50 (main.1.sm_70.ptx:5474) @%p4395 bra BB0_501;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8cb8 (main.1.sm_70.ptx:5490) shfl.sync.idx.b32 %r1146|%p793, %r9594, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 252 (potential) branch divergence @  PC=0x8cd8 (main.1.sm_70.ptx:5494) @%p4395 bra BB0_503;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8d40 (main.1.sm_70.ptx:5510) shfl.sync.idx.b32 %r1150|%p797, %r9594, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 253 (potential) branch divergence @  PC=0x8d60 (main.1.sm_70.ptx:5514) @%p4395 bra BB0_505;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8dc8 (main.1.sm_70.ptx:5530) add.s32 %r24771, %r24771, 1;
GPGPU-Sim PTX: 254 (potential) branch divergence @  PC=0x8dd8 (main.1.sm_70.ptx:5532) @%p4399 bra BB0_497;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8de0 (main.1.sm_70.ptx:5534) xor.b32 %r9657, %r6025, 50;
GPGPU-Sim PTX: 255 (potential) branch divergence @  PC=0x8e68 (main.1.sm_70.ptx:5553) @%p4401 bra BB0_509;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8ed0 (main.1.sm_70.ptx:5569) shfl.sync.idx.b32 %r1165|%p805, %r9666, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 256 (potential) branch divergence @  PC=0x8ef0 (main.1.sm_70.ptx:5573) @%p4401 bra BB0_511;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8f58 (main.1.sm_70.ptx:5589) shfl.sync.idx.b32 %r1169|%p809, %r9666, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 257 (potential) branch divergence @  PC=0x8f78 (main.1.sm_70.ptx:5593) @%p4401 bra BB0_513;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8fe0 (main.1.sm_70.ptx:5609) shfl.sync.idx.b32 %r1173|%p813, %r9666, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 258 (potential) branch divergence @  PC=0x9000 (main.1.sm_70.ptx:5613) @%p4401 bra BB0_515;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9068 (main.1.sm_70.ptx:5629) add.s32 %r24772, %r24772, 1;
GPGPU-Sim PTX: 259 (potential) branch divergence @  PC=0x9078 (main.1.sm_70.ptx:5631) @%p4405 bra BB0_507;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9080 (main.1.sm_70.ptx:5633) xor.b32 %r9729, %r6025, 51;
GPGPU-Sim PTX: 260 (potential) branch divergence @  PC=0x9108 (main.1.sm_70.ptx:5652) @%p4407 bra BB0_519;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9170 (main.1.sm_70.ptx:5668) shfl.sync.idx.b32 %r1188|%p821, %r9738, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 261 (potential) branch divergence @  PC=0x9190 (main.1.sm_70.ptx:5672) @%p4407 bra BB0_521;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x91f8 (main.1.sm_70.ptx:5688) shfl.sync.idx.b32 %r1192|%p825, %r9738, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 262 (potential) branch divergence @  PC=0x9218 (main.1.sm_70.ptx:5692) @%p4407 bra BB0_523;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9280 (main.1.sm_70.ptx:5708) shfl.sync.idx.b32 %r1196|%p829, %r9738, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 263 (potential) branch divergence @  PC=0x92a0 (main.1.sm_70.ptx:5712) @%p4407 bra BB0_525;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9308 (main.1.sm_70.ptx:5728) add.s32 %r24773, %r24773, 1;
GPGPU-Sim PTX: 264 (potential) branch divergence @  PC=0x9318 (main.1.sm_70.ptx:5730) @%p4411 bra BB0_517;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9320 (main.1.sm_70.ptx:5732) xor.b32 %r9801, %r6025, 52;
GPGPU-Sim PTX: 265 (potential) branch divergence @  PC=0x93a8 (main.1.sm_70.ptx:5751) @%p4413 bra BB0_529;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9410 (main.1.sm_70.ptx:5767) shfl.sync.idx.b32 %r1211|%p837, %r9810, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 266 (potential) branch divergence @  PC=0x9430 (main.1.sm_70.ptx:5771) @%p4413 bra BB0_531;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9498 (main.1.sm_70.ptx:5787) shfl.sync.idx.b32 %r1215|%p841, %r9810, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 267 (potential) branch divergence @  PC=0x94b8 (main.1.sm_70.ptx:5791) @%p4413 bra BB0_533;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9520 (main.1.sm_70.ptx:5807) shfl.sync.idx.b32 %r1219|%p845, %r9810, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 268 (potential) branch divergence @  PC=0x9540 (main.1.sm_70.ptx:5811) @%p4413 bra BB0_535;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x95a8 (main.1.sm_70.ptx:5827) add.s32 %r24774, %r24774, 1;
GPGPU-Sim PTX: 269 (potential) branch divergence @  PC=0x95b8 (main.1.sm_70.ptx:5829) @%p4417 bra BB0_527;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x95c0 (main.1.sm_70.ptx:5831) xor.b32 %r9873, %r6025, 53;
GPGPU-Sim PTX: 270 (potential) branch divergence @  PC=0x9648 (main.1.sm_70.ptx:5850) @%p4419 bra BB0_539;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x96b0 (main.1.sm_70.ptx:5866) shfl.sync.idx.b32 %r1234|%p853, %r9882, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 271 (potential) branch divergence @  PC=0x96d0 (main.1.sm_70.ptx:5870) @%p4419 bra BB0_541;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9738 (main.1.sm_70.ptx:5886) shfl.sync.idx.b32 %r1238|%p857, %r9882, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 272 (potential) branch divergence @  PC=0x9758 (main.1.sm_70.ptx:5890) @%p4419 bra BB0_543;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x97c0 (main.1.sm_70.ptx:5906) shfl.sync.idx.b32 %r1242|%p861, %r9882, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 273 (potential) branch divergence @  PC=0x97e0 (main.1.sm_70.ptx:5910) @%p4419 bra BB0_545;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9848 (main.1.sm_70.ptx:5926) add.s32 %r24775, %r24775, 1;
GPGPU-Sim PTX: 274 (potential) branch divergence @  PC=0x9858 (main.1.sm_70.ptx:5928) @%p4423 bra BB0_537;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9860 (main.1.sm_70.ptx:5930) xor.b32 %r9945, %r6025, 54;
GPGPU-Sim PTX: 275 (potential) branch divergence @  PC=0x98e8 (main.1.sm_70.ptx:5949) @%p4425 bra BB0_549;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9950 (main.1.sm_70.ptx:5965) shfl.sync.idx.b32 %r1257|%p869, %r9954, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 276 (potential) branch divergence @  PC=0x9970 (main.1.sm_70.ptx:5969) @%p4425 bra BB0_551;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x99d8 (main.1.sm_70.ptx:5985) shfl.sync.idx.b32 %r1261|%p873, %r9954, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 277 (potential) branch divergence @  PC=0x99f8 (main.1.sm_70.ptx:5989) @%p4425 bra BB0_553;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9a60 (main.1.sm_70.ptx:6005) shfl.sync.idx.b32 %r1265|%p877, %r9954, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 278 (potential) branch divergence @  PC=0x9a80 (main.1.sm_70.ptx:6009) @%p4425 bra BB0_555;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9ae8 (main.1.sm_70.ptx:6025) add.s32 %r24776, %r24776, 1;
GPGPU-Sim PTX: 279 (potential) branch divergence @  PC=0x9af8 (main.1.sm_70.ptx:6027) @%p4429 bra BB0_547;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9b00 (main.1.sm_70.ptx:6029) xor.b32 %r10017, %r6025, 55;
GPGPU-Sim PTX: 280 (potential) branch divergence @  PC=0x9b88 (main.1.sm_70.ptx:6048) @%p4431 bra BB0_559;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9bf0 (main.1.sm_70.ptx:6064) shfl.sync.idx.b32 %r1280|%p885, %r10026, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 281 (potential) branch divergence @  PC=0x9c10 (main.1.sm_70.ptx:6068) @%p4431 bra BB0_561;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9c78 (main.1.sm_70.ptx:6084) shfl.sync.idx.b32 %r1284|%p889, %r10026, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 282 (potential) branch divergence @  PC=0x9c98 (main.1.sm_70.ptx:6088) @%p4431 bra BB0_563;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9d00 (main.1.sm_70.ptx:6104) shfl.sync.idx.b32 %r1288|%p893, %r10026, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 283 (potential) branch divergence @  PC=0x9d20 (main.1.sm_70.ptx:6108) @%p4431 bra BB0_565;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9d88 (main.1.sm_70.ptx:6124) add.s32 %r24777, %r24777, 1;
GPGPU-Sim PTX: 284 (potential) branch divergence @  PC=0x9d98 (main.1.sm_70.ptx:6126) @%p4435 bra BB0_557;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9da0 (main.1.sm_70.ptx:6128) xor.b32 %r10089, %r6025, 56;
GPGPU-Sim PTX: 285 (potential) branch divergence @  PC=0x9e28 (main.1.sm_70.ptx:6147) @%p4437 bra BB0_569;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9e90 (main.1.sm_70.ptx:6163) shfl.sync.idx.b32 %r1303|%p901, %r10098, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 286 (potential) branch divergence @  PC=0x9eb0 (main.1.sm_70.ptx:6167) @%p4437 bra BB0_571;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f18 (main.1.sm_70.ptx:6183) shfl.sync.idx.b32 %r1307|%p905, %r10098, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 287 (potential) branch divergence @  PC=0x9f38 (main.1.sm_70.ptx:6187) @%p4437 bra BB0_573;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9fa0 (main.1.sm_70.ptx:6203) shfl.sync.idx.b32 %r1311|%p909, %r10098, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 288 (potential) branch divergence @  PC=0x9fc0 (main.1.sm_70.ptx:6207) @%p4437 bra BB0_575;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa028 (main.1.sm_70.ptx:6223) add.s32 %r24778, %r24778, 1;
GPGPU-Sim PTX: 289 (potential) branch divergence @  PC=0xa038 (main.1.sm_70.ptx:6225) @%p4441 bra BB0_567;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa040 (main.1.sm_70.ptx:6227) xor.b32 %r10161, %r6025, 57;
GPGPU-Sim PTX: 290 (potential) branch divergence @  PC=0xa0c8 (main.1.sm_70.ptx:6246) @%p4443 bra BB0_579;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa130 (main.1.sm_70.ptx:6262) shfl.sync.idx.b32 %r1326|%p917, %r10170, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 291 (potential) branch divergence @  PC=0xa150 (main.1.sm_70.ptx:6266) @%p4443 bra BB0_581;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa1b8 (main.1.sm_70.ptx:6282) shfl.sync.idx.b32 %r1330|%p921, %r10170, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 292 (potential) branch divergence @  PC=0xa1d8 (main.1.sm_70.ptx:6286) @%p4443 bra BB0_583;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa240 (main.1.sm_70.ptx:6302) shfl.sync.idx.b32 %r1334|%p925, %r10170, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 293 (potential) branch divergence @  PC=0xa260 (main.1.sm_70.ptx:6306) @%p4443 bra BB0_585;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa2c8 (main.1.sm_70.ptx:6322) add.s32 %r24779, %r24779, 1;
GPGPU-Sim PTX: 294 (potential) branch divergence @  PC=0xa2d8 (main.1.sm_70.ptx:6324) @%p4447 bra BB0_577;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa2e0 (main.1.sm_70.ptx:6326) xor.b32 %r10233, %r6025, 58;
GPGPU-Sim PTX: 295 (potential) branch divergence @  PC=0xa368 (main.1.sm_70.ptx:6345) @%p4449 bra BB0_589;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa3d0 (main.1.sm_70.ptx:6361) shfl.sync.idx.b32 %r1349|%p933, %r10242, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 296 (potential) branch divergence @  PC=0xa3f0 (main.1.sm_70.ptx:6365) @%p4449 bra BB0_591;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa458 (main.1.sm_70.ptx:6381) shfl.sync.idx.b32 %r1353|%p937, %r10242, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 297 (potential) branch divergence @  PC=0xa478 (main.1.sm_70.ptx:6385) @%p4449 bra BB0_593;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa4e0 (main.1.sm_70.ptx:6401) shfl.sync.idx.b32 %r1357|%p941, %r10242, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 298 (potential) branch divergence @  PC=0xa500 (main.1.sm_70.ptx:6405) @%p4449 bra BB0_595;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa568 (main.1.sm_70.ptx:6421) add.s32 %r24780, %r24780, 1;
GPGPU-Sim PTX: 299 (potential) branch divergence @  PC=0xa578 (main.1.sm_70.ptx:6423) @%p4453 bra BB0_587;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa580 (main.1.sm_70.ptx:6425) xor.b32 %r10305, %r6025, 59;
GPGPU-Sim PTX: 300 (potential) branch divergence @  PC=0xa608 (main.1.sm_70.ptx:6444) @%p4455 bra BB0_599;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa670 (main.1.sm_70.ptx:6460) shfl.sync.idx.b32 %r1372|%p949, %r10314, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 301 (potential) branch divergence @  PC=0xa690 (main.1.sm_70.ptx:6464) @%p4455 bra BB0_601;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa6f8 (main.1.sm_70.ptx:6480) shfl.sync.idx.b32 %r1376|%p953, %r10314, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 302 (potential) branch divergence @  PC=0xa718 (main.1.sm_70.ptx:6484) @%p4455 bra BB0_603;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa780 (main.1.sm_70.ptx:6500) shfl.sync.idx.b32 %r1380|%p957, %r10314, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 303 (potential) branch divergence @  PC=0xa7a0 (main.1.sm_70.ptx:6504) @%p4455 bra BB0_605;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa808 (main.1.sm_70.ptx:6520) add.s32 %r24781, %r24781, 1;
GPGPU-Sim PTX: 304 (potential) branch divergence @  PC=0xa818 (main.1.sm_70.ptx:6522) @%p4459 bra BB0_597;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa820 (main.1.sm_70.ptx:6524) xor.b32 %r10377, %r6025, 60;
GPGPU-Sim PTX: 305 (potential) branch divergence @  PC=0xa8a8 (main.1.sm_70.ptx:6543) @%p4461 bra BB0_609;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa910 (main.1.sm_70.ptx:6559) shfl.sync.idx.b32 %r1395|%p965, %r10386, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 306 (potential) branch divergence @  PC=0xa930 (main.1.sm_70.ptx:6563) @%p4461 bra BB0_611;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa998 (main.1.sm_70.ptx:6579) shfl.sync.idx.b32 %r1399|%p969, %r10386, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 307 (potential) branch divergence @  PC=0xa9b8 (main.1.sm_70.ptx:6583) @%p4461 bra BB0_613;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaa20 (main.1.sm_70.ptx:6599) shfl.sync.idx.b32 %r1403|%p973, %r10386, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 308 (potential) branch divergence @  PC=0xaa40 (main.1.sm_70.ptx:6603) @%p4461 bra BB0_615;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaaa8 (main.1.sm_70.ptx:6619) add.s32 %r24782, %r24782, 1;
GPGPU-Sim PTX: 309 (potential) branch divergence @  PC=0xaab8 (main.1.sm_70.ptx:6621) @%p4465 bra BB0_607;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaac0 (main.1.sm_70.ptx:6623) xor.b32 %r10449, %r6025, 61;
GPGPU-Sim PTX: 310 (potential) branch divergence @  PC=0xab48 (main.1.sm_70.ptx:6642) @%p4467 bra BB0_619;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xabb0 (main.1.sm_70.ptx:6658) shfl.sync.idx.b32 %r1418|%p981, %r10458, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 311 (potential) branch divergence @  PC=0xabd0 (main.1.sm_70.ptx:6662) @%p4467 bra BB0_621;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xac38 (main.1.sm_70.ptx:6678) shfl.sync.idx.b32 %r1422|%p985, %r10458, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 312 (potential) branch divergence @  PC=0xac58 (main.1.sm_70.ptx:6682) @%p4467 bra BB0_623;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xacc0 (main.1.sm_70.ptx:6698) shfl.sync.idx.b32 %r1426|%p989, %r10458, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 313 (potential) branch divergence @  PC=0xace0 (main.1.sm_70.ptx:6702) @%p4467 bra BB0_625;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xad48 (main.1.sm_70.ptx:6718) add.s32 %r24783, %r24783, 1;
GPGPU-Sim PTX: 314 (potential) branch divergence @  PC=0xad58 (main.1.sm_70.ptx:6720) @%p4471 bra BB0_617;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xad60 (main.1.sm_70.ptx:6722) xor.b32 %r10521, %r6025, 62;
GPGPU-Sim PTX: 315 (potential) branch divergence @  PC=0xade8 (main.1.sm_70.ptx:6741) @%p4473 bra BB0_629;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xae50 (main.1.sm_70.ptx:6757) shfl.sync.idx.b32 %r1441|%p997, %r10530, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 316 (potential) branch divergence @  PC=0xae70 (main.1.sm_70.ptx:6761) @%p4473 bra BB0_631;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaed8 (main.1.sm_70.ptx:6777) shfl.sync.idx.b32 %r1445|%p1001, %r10530, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 317 (potential) branch divergence @  PC=0xaef8 (main.1.sm_70.ptx:6781) @%p4473 bra BB0_633;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaf60 (main.1.sm_70.ptx:6797) shfl.sync.idx.b32 %r1449|%p1005, %r10530, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 318 (potential) branch divergence @  PC=0xaf80 (main.1.sm_70.ptx:6801) @%p4473 bra BB0_635;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xafe8 (main.1.sm_70.ptx:6817) add.s32 %r24784, %r24784, 1;
GPGPU-Sim PTX: 319 (potential) branch divergence @  PC=0xaff8 (main.1.sm_70.ptx:6819) @%p4477 bra BB0_627;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb000 (main.1.sm_70.ptx:6821) xor.b32 %r10593, %r6025, 63;
GPGPU-Sim PTX: 320 (potential) branch divergence @  PC=0xb088 (main.1.sm_70.ptx:6840) @%p4479 bra BB0_639;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb0f0 (main.1.sm_70.ptx:6856) shfl.sync.idx.b32 %r1464|%p1013, %r10602, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 321 (potential) branch divergence @  PC=0xb110 (main.1.sm_70.ptx:6860) @%p4479 bra BB0_641;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb178 (main.1.sm_70.ptx:6876) shfl.sync.idx.b32 %r1468|%p1017, %r10602, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 322 (potential) branch divergence @  PC=0xb198 (main.1.sm_70.ptx:6880) @%p4479 bra BB0_643;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb200 (main.1.sm_70.ptx:6896) shfl.sync.idx.b32 %r1472|%p1021, %r10602, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 323 (potential) branch divergence @  PC=0xb220 (main.1.sm_70.ptx:6900) @%p4479 bra BB0_645;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb288 (main.1.sm_70.ptx:6916) add.s32 %r24785, %r24785, 1;
GPGPU-Sim PTX: 324 (potential) branch divergence @  PC=0xb298 (main.1.sm_70.ptx:6918) @%p4483 bra BB0_637;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb2a0 (main.1.sm_70.ptx:6920) xor.b32 %r10665, %r6025, 64;
GPGPU-Sim PTX: 325 (potential) branch divergence @  PC=0xb328 (main.1.sm_70.ptx:6939) @%p4485 bra BB0_649;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb390 (main.1.sm_70.ptx:6955) shfl.sync.idx.b32 %r1487|%p1029, %r10674, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 326 (potential) branch divergence @  PC=0xb3b0 (main.1.sm_70.ptx:6959) @%p4485 bra BB0_651;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb418 (main.1.sm_70.ptx:6975) shfl.sync.idx.b32 %r1491|%p1033, %r10674, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 327 (potential) branch divergence @  PC=0xb438 (main.1.sm_70.ptx:6979) @%p4485 bra BB0_653;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb4a0 (main.1.sm_70.ptx:6995) shfl.sync.idx.b32 %r1495|%p1037, %r10674, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 328 (potential) branch divergence @  PC=0xb4c0 (main.1.sm_70.ptx:6999) @%p4485 bra BB0_655;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb528 (main.1.sm_70.ptx:7015) add.s32 %r24786, %r24786, 1;
GPGPU-Sim PTX: 329 (potential) branch divergence @  PC=0xb538 (main.1.sm_70.ptx:7017) @%p4489 bra BB0_647;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb540 (main.1.sm_70.ptx:7019) xor.b32 %r10737, %r6025, 65;
GPGPU-Sim PTX: 330 (potential) branch divergence @  PC=0xb5c8 (main.1.sm_70.ptx:7038) @%p4491 bra BB0_659;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb630 (main.1.sm_70.ptx:7054) shfl.sync.idx.b32 %r1510|%p1045, %r10746, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 331 (potential) branch divergence @  PC=0xb650 (main.1.sm_70.ptx:7058) @%p4491 bra BB0_661;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb6b8 (main.1.sm_70.ptx:7074) shfl.sync.idx.b32 %r1514|%p1049, %r10746, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 332 (potential) branch divergence @  PC=0xb6d8 (main.1.sm_70.ptx:7078) @%p4491 bra BB0_663;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb740 (main.1.sm_70.ptx:7094) shfl.sync.idx.b32 %r1518|%p1053, %r10746, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 333 (potential) branch divergence @  PC=0xb760 (main.1.sm_70.ptx:7098) @%p4491 bra BB0_665;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb7c8 (main.1.sm_70.ptx:7114) add.s32 %r24787, %r24787, 1;
GPGPU-Sim PTX: 334 (potential) branch divergence @  PC=0xb7d8 (main.1.sm_70.ptx:7116) @%p4495 bra BB0_657;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb7e0 (main.1.sm_70.ptx:7118) xor.b32 %r10809, %r6025, 66;
GPGPU-Sim PTX: 335 (potential) branch divergence @  PC=0xb868 (main.1.sm_70.ptx:7137) @%p4497 bra BB0_669;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb8d0 (main.1.sm_70.ptx:7153) shfl.sync.idx.b32 %r1533|%p1061, %r10818, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 336 (potential) branch divergence @  PC=0xb8f0 (main.1.sm_70.ptx:7157) @%p4497 bra BB0_671;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb958 (main.1.sm_70.ptx:7173) shfl.sync.idx.b32 %r1537|%p1065, %r10818, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 337 (potential) branch divergence @  PC=0xb978 (main.1.sm_70.ptx:7177) @%p4497 bra BB0_673;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb9e0 (main.1.sm_70.ptx:7193) shfl.sync.idx.b32 %r1541|%p1069, %r10818, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 338 (potential) branch divergence @  PC=0xba00 (main.1.sm_70.ptx:7197) @%p4497 bra BB0_675;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xba68 (main.1.sm_70.ptx:7213) add.s32 %r24788, %r24788, 1;
GPGPU-Sim PTX: 339 (potential) branch divergence @  PC=0xba78 (main.1.sm_70.ptx:7215) @%p4501 bra BB0_667;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xba80 (main.1.sm_70.ptx:7217) xor.b32 %r10881, %r6025, 67;
GPGPU-Sim PTX: 340 (potential) branch divergence @  PC=0xbb08 (main.1.sm_70.ptx:7236) @%p4503 bra BB0_679;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbb70 (main.1.sm_70.ptx:7252) shfl.sync.idx.b32 %r1556|%p1077, %r10890, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 341 (potential) branch divergence @  PC=0xbb90 (main.1.sm_70.ptx:7256) @%p4503 bra BB0_681;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbbf8 (main.1.sm_70.ptx:7272) shfl.sync.idx.b32 %r1560|%p1081, %r10890, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 342 (potential) branch divergence @  PC=0xbc18 (main.1.sm_70.ptx:7276) @%p4503 bra BB0_683;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbc80 (main.1.sm_70.ptx:7292) shfl.sync.idx.b32 %r1564|%p1085, %r10890, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 343 (potential) branch divergence @  PC=0xbca0 (main.1.sm_70.ptx:7296) @%p4503 bra BB0_685;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbd08 (main.1.sm_70.ptx:7312) add.s32 %r24789, %r24789, 1;
GPGPU-Sim PTX: 344 (potential) branch divergence @  PC=0xbd18 (main.1.sm_70.ptx:7314) @%p4507 bra BB0_677;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbd20 (main.1.sm_70.ptx:7316) xor.b32 %r10953, %r6025, 68;
GPGPU-Sim PTX: 345 (potential) branch divergence @  PC=0xbda8 (main.1.sm_70.ptx:7335) @%p4509 bra BB0_689;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbe10 (main.1.sm_70.ptx:7351) shfl.sync.idx.b32 %r1579|%p1093, %r10962, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 346 (potential) branch divergence @  PC=0xbe30 (main.1.sm_70.ptx:7355) @%p4509 bra BB0_691;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbe98 (main.1.sm_70.ptx:7371) shfl.sync.idx.b32 %r1583|%p1097, %r10962, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 347 (potential) branch divergence @  PC=0xbeb8 (main.1.sm_70.ptx:7375) @%p4509 bra BB0_693;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbf20 (main.1.sm_70.ptx:7391) shfl.sync.idx.b32 %r1587|%p1101, %r10962, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 348 (potential) branch divergence @  PC=0xbf40 (main.1.sm_70.ptx:7395) @%p4509 bra BB0_695;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbfa8 (main.1.sm_70.ptx:7411) add.s32 %r24790, %r24790, 1;
GPGPU-Sim PTX: 349 (potential) branch divergence @  PC=0xbfb8 (main.1.sm_70.ptx:7413) @%p4513 bra BB0_687;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbfc0 (main.1.sm_70.ptx:7415) xor.b32 %r11025, %r6025, 69;
GPGPU-Sim PTX: 350 (potential) branch divergence @  PC=0xc048 (main.1.sm_70.ptx:7434) @%p4515 bra BB0_699;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc0b0 (main.1.sm_70.ptx:7450) shfl.sync.idx.b32 %r1602|%p1109, %r11034, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 351 (potential) branch divergence @  PC=0xc0d0 (main.1.sm_70.ptx:7454) @%p4515 bra BB0_701;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc138 (main.1.sm_70.ptx:7470) shfl.sync.idx.b32 %r1606|%p1113, %r11034, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 352 (potential) branch divergence @  PC=0xc158 (main.1.sm_70.ptx:7474) @%p4515 bra BB0_703;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc1c0 (main.1.sm_70.ptx:7490) shfl.sync.idx.b32 %r1610|%p1117, %r11034, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 353 (potential) branch divergence @  PC=0xc1e0 (main.1.sm_70.ptx:7494) @%p4515 bra BB0_705;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc248 (main.1.sm_70.ptx:7510) add.s32 %r24791, %r24791, 1;
GPGPU-Sim PTX: 354 (potential) branch divergence @  PC=0xc258 (main.1.sm_70.ptx:7512) @%p4519 bra BB0_697;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc260 (main.1.sm_70.ptx:7514) xor.b32 %r11097, %r6025, 70;
GPGPU-Sim PTX: 355 (potential) branch divergence @  PC=0xc2e8 (main.1.sm_70.ptx:7533) @%p4521 bra BB0_709;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc350 (main.1.sm_70.ptx:7549) shfl.sync.idx.b32 %r1625|%p1125, %r11106, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 356 (potential) branch divergence @  PC=0xc370 (main.1.sm_70.ptx:7553) @%p4521 bra BB0_711;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc3d8 (main.1.sm_70.ptx:7569) shfl.sync.idx.b32 %r1629|%p1129, %r11106, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 357 (potential) branch divergence @  PC=0xc3f8 (main.1.sm_70.ptx:7573) @%p4521 bra BB0_713;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc460 (main.1.sm_70.ptx:7589) shfl.sync.idx.b32 %r1633|%p1133, %r11106, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 358 (potential) branch divergence @  PC=0xc480 (main.1.sm_70.ptx:7593) @%p4521 bra BB0_715;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc4e8 (main.1.sm_70.ptx:7609) add.s32 %r24792, %r24792, 1;
GPGPU-Sim PTX: 359 (potential) branch divergence @  PC=0xc4f8 (main.1.sm_70.ptx:7611) @%p4525 bra BB0_707;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc500 (main.1.sm_70.ptx:7613) xor.b32 %r11169, %r6025, 71;
GPGPU-Sim PTX: 360 (potential) branch divergence @  PC=0xc588 (main.1.sm_70.ptx:7632) @%p4527 bra BB0_719;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc5f0 (main.1.sm_70.ptx:7648) shfl.sync.idx.b32 %r1648|%p1141, %r11178, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 361 (potential) branch divergence @  PC=0xc610 (main.1.sm_70.ptx:7652) @%p4527 bra BB0_721;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc678 (main.1.sm_70.ptx:7668) shfl.sync.idx.b32 %r1652|%p1145, %r11178, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 362 (potential) branch divergence @  PC=0xc698 (main.1.sm_70.ptx:7672) @%p4527 bra BB0_723;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc700 (main.1.sm_70.ptx:7688) shfl.sync.idx.b32 %r1656|%p1149, %r11178, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 363 (potential) branch divergence @  PC=0xc720 (main.1.sm_70.ptx:7692) @%p4527 bra BB0_725;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc788 (main.1.sm_70.ptx:7708) add.s32 %r24793, %r24793, 1;
GPGPU-Sim PTX: 364 (potential) branch divergence @  PC=0xc798 (main.1.sm_70.ptx:7710) @%p4531 bra BB0_717;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc7a0 (main.1.sm_70.ptx:7712) xor.b32 %r11241, %r6025, 72;
GPGPU-Sim PTX: 365 (potential) branch divergence @  PC=0xc828 (main.1.sm_70.ptx:7731) @%p4533 bra BB0_729;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc890 (main.1.sm_70.ptx:7747) shfl.sync.idx.b32 %r1671|%p1157, %r11250, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 366 (potential) branch divergence @  PC=0xc8b0 (main.1.sm_70.ptx:7751) @%p4533 bra BB0_731;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc918 (main.1.sm_70.ptx:7767) shfl.sync.idx.b32 %r1675|%p1161, %r11250, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 367 (potential) branch divergence @  PC=0xc938 (main.1.sm_70.ptx:7771) @%p4533 bra BB0_733;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc9a0 (main.1.sm_70.ptx:7787) shfl.sync.idx.b32 %r1679|%p1165, %r11250, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 368 (potential) branch divergence @  PC=0xc9c0 (main.1.sm_70.ptx:7791) @%p4533 bra BB0_735;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca28 (main.1.sm_70.ptx:7807) add.s32 %r24794, %r24794, 1;
GPGPU-Sim PTX: 369 (potential) branch divergence @  PC=0xca38 (main.1.sm_70.ptx:7809) @%p4537 bra BB0_727;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca40 (main.1.sm_70.ptx:7811) xor.b32 %r11313, %r6025, 73;
GPGPU-Sim PTX: 370 (potential) branch divergence @  PC=0xcac8 (main.1.sm_70.ptx:7830) @%p4539 bra BB0_739;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcb30 (main.1.sm_70.ptx:7846) shfl.sync.idx.b32 %r1694|%p1173, %r11322, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 371 (potential) branch divergence @  PC=0xcb50 (main.1.sm_70.ptx:7850) @%p4539 bra BB0_741;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcbb8 (main.1.sm_70.ptx:7866) shfl.sync.idx.b32 %r1698|%p1177, %r11322, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 372 (potential) branch divergence @  PC=0xcbd8 (main.1.sm_70.ptx:7870) @%p4539 bra BB0_743;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcc40 (main.1.sm_70.ptx:7886) shfl.sync.idx.b32 %r1702|%p1181, %r11322, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 373 (potential) branch divergence @  PC=0xcc60 (main.1.sm_70.ptx:7890) @%p4539 bra BB0_745;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xccc8 (main.1.sm_70.ptx:7906) add.s32 %r24795, %r24795, 1;
GPGPU-Sim PTX: 374 (potential) branch divergence @  PC=0xccd8 (main.1.sm_70.ptx:7908) @%p4543 bra BB0_737;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcce0 (main.1.sm_70.ptx:7910) xor.b32 %r11385, %r6025, 74;
GPGPU-Sim PTX: 375 (potential) branch divergence @  PC=0xcd68 (main.1.sm_70.ptx:7929) @%p4545 bra BB0_749;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcdd0 (main.1.sm_70.ptx:7945) shfl.sync.idx.b32 %r1717|%p1189, %r11394, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 376 (potential) branch divergence @  PC=0xcdf0 (main.1.sm_70.ptx:7949) @%p4545 bra BB0_751;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xce58 (main.1.sm_70.ptx:7965) shfl.sync.idx.b32 %r1721|%p1193, %r11394, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 377 (potential) branch divergence @  PC=0xce78 (main.1.sm_70.ptx:7969) @%p4545 bra BB0_753;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcee0 (main.1.sm_70.ptx:7985) shfl.sync.idx.b32 %r1725|%p1197, %r11394, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 378 (potential) branch divergence @  PC=0xcf00 (main.1.sm_70.ptx:7989) @%p4545 bra BB0_755;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcf68 (main.1.sm_70.ptx:8005) add.s32 %r24796, %r24796, 1;
GPGPU-Sim PTX: 379 (potential) branch divergence @  PC=0xcf78 (main.1.sm_70.ptx:8007) @%p4549 bra BB0_747;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcf80 (main.1.sm_70.ptx:8009) xor.b32 %r11457, %r6025, 75;
GPGPU-Sim PTX: 380 (potential) branch divergence @  PC=0xd008 (main.1.sm_70.ptx:8028) @%p4551 bra BB0_759;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd070 (main.1.sm_70.ptx:8044) shfl.sync.idx.b32 %r1740|%p1205, %r11466, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 381 (potential) branch divergence @  PC=0xd090 (main.1.sm_70.ptx:8048) @%p4551 bra BB0_761;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd0f8 (main.1.sm_70.ptx:8064) shfl.sync.idx.b32 %r1744|%p1209, %r11466, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 382 (potential) branch divergence @  PC=0xd118 (main.1.sm_70.ptx:8068) @%p4551 bra BB0_763;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd180 (main.1.sm_70.ptx:8084) shfl.sync.idx.b32 %r1748|%p1213, %r11466, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 383 (potential) branch divergence @  PC=0xd1a0 (main.1.sm_70.ptx:8088) @%p4551 bra BB0_765;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd208 (main.1.sm_70.ptx:8104) add.s32 %r24797, %r24797, 1;
GPGPU-Sim PTX: 384 (potential) branch divergence @  PC=0xd218 (main.1.sm_70.ptx:8106) @%p4555 bra BB0_757;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd220 (main.1.sm_70.ptx:8108) xor.b32 %r11529, %r6025, 76;
GPGPU-Sim PTX: 385 (potential) branch divergence @  PC=0xd2a8 (main.1.sm_70.ptx:8127) @%p4557 bra BB0_769;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd310 (main.1.sm_70.ptx:8143) shfl.sync.idx.b32 %r1763|%p1221, %r11538, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 386 (potential) branch divergence @  PC=0xd330 (main.1.sm_70.ptx:8147) @%p4557 bra BB0_771;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd398 (main.1.sm_70.ptx:8163) shfl.sync.idx.b32 %r1767|%p1225, %r11538, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 387 (potential) branch divergence @  PC=0xd3b8 (main.1.sm_70.ptx:8167) @%p4557 bra BB0_773;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd420 (main.1.sm_70.ptx:8183) shfl.sync.idx.b32 %r1771|%p1229, %r11538, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 388 (potential) branch divergence @  PC=0xd440 (main.1.sm_70.ptx:8187) @%p4557 bra BB0_775;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd4a8 (main.1.sm_70.ptx:8203) add.s32 %r24798, %r24798, 1;
GPGPU-Sim PTX: 389 (potential) branch divergence @  PC=0xd4b8 (main.1.sm_70.ptx:8205) @%p4561 bra BB0_767;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd4c0 (main.1.sm_70.ptx:8207) xor.b32 %r11601, %r6025, 77;
GPGPU-Sim PTX: 390 (potential) branch divergence @  PC=0xd548 (main.1.sm_70.ptx:8226) @%p4563 bra BB0_779;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd5b0 (main.1.sm_70.ptx:8242) shfl.sync.idx.b32 %r1786|%p1237, %r11610, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 391 (potential) branch divergence @  PC=0xd5d0 (main.1.sm_70.ptx:8246) @%p4563 bra BB0_781;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd638 (main.1.sm_70.ptx:8262) shfl.sync.idx.b32 %r1790|%p1241, %r11610, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 392 (potential) branch divergence @  PC=0xd658 (main.1.sm_70.ptx:8266) @%p4563 bra BB0_783;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd6c0 (main.1.sm_70.ptx:8282) shfl.sync.idx.b32 %r1794|%p1245, %r11610, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 393 (potential) branch divergence @  PC=0xd6e0 (main.1.sm_70.ptx:8286) @%p4563 bra BB0_785;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd748 (main.1.sm_70.ptx:8302) add.s32 %r24799, %r24799, 1;
GPGPU-Sim PTX: 394 (potential) branch divergence @  PC=0xd758 (main.1.sm_70.ptx:8304) @%p4567 bra BB0_777;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd760 (main.1.sm_70.ptx:8306) xor.b32 %r11673, %r6025, 78;
GPGPU-Sim PTX: 395 (potential) branch divergence @  PC=0xd7e8 (main.1.sm_70.ptx:8325) @%p4569 bra BB0_789;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd850 (main.1.sm_70.ptx:8341) shfl.sync.idx.b32 %r1809|%p1253, %r11682, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 396 (potential) branch divergence @  PC=0xd870 (main.1.sm_70.ptx:8345) @%p4569 bra BB0_791;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd8d8 (main.1.sm_70.ptx:8361) shfl.sync.idx.b32 %r1813|%p1257, %r11682, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 397 (potential) branch divergence @  PC=0xd8f8 (main.1.sm_70.ptx:8365) @%p4569 bra BB0_793;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd960 (main.1.sm_70.ptx:8381) shfl.sync.idx.b32 %r1817|%p1261, %r11682, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 398 (potential) branch divergence @  PC=0xd980 (main.1.sm_70.ptx:8385) @%p4569 bra BB0_795;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd9e8 (main.1.sm_70.ptx:8401) add.s32 %r24800, %r24800, 1;
GPGPU-Sim PTX: 399 (potential) branch divergence @  PC=0xd9f8 (main.1.sm_70.ptx:8403) @%p4573 bra BB0_787;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xda00 (main.1.sm_70.ptx:8405) xor.b32 %r11745, %r6025, 79;
GPGPU-Sim PTX: 400 (potential) branch divergence @  PC=0xda88 (main.1.sm_70.ptx:8424) @%p4575 bra BB0_799;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdaf0 (main.1.sm_70.ptx:8440) shfl.sync.idx.b32 %r1832|%p1269, %r11754, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 401 (potential) branch divergence @  PC=0xdb10 (main.1.sm_70.ptx:8444) @%p4575 bra BB0_801;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdb78 (main.1.sm_70.ptx:8460) shfl.sync.idx.b32 %r1836|%p1273, %r11754, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 402 (potential) branch divergence @  PC=0xdb98 (main.1.sm_70.ptx:8464) @%p4575 bra BB0_803;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdc00 (main.1.sm_70.ptx:8480) shfl.sync.idx.b32 %r1840|%p1277, %r11754, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 403 (potential) branch divergence @  PC=0xdc20 (main.1.sm_70.ptx:8484) @%p4575 bra BB0_805;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdc88 (main.1.sm_70.ptx:8500) add.s32 %r24801, %r24801, 1;
GPGPU-Sim PTX: 404 (potential) branch divergence @  PC=0xdc98 (main.1.sm_70.ptx:8502) @%p4579 bra BB0_797;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdca0 (main.1.sm_70.ptx:8504) xor.b32 %r11817, %r6025, 80;
GPGPU-Sim PTX: 405 (potential) branch divergence @  PC=0xdd28 (main.1.sm_70.ptx:8523) @%p4581 bra BB0_809;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdd90 (main.1.sm_70.ptx:8539) shfl.sync.idx.b32 %r1855|%p1285, %r11826, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 406 (potential) branch divergence @  PC=0xddb0 (main.1.sm_70.ptx:8543) @%p4581 bra BB0_811;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xde18 (main.1.sm_70.ptx:8559) shfl.sync.idx.b32 %r1859|%p1289, %r11826, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 407 (potential) branch divergence @  PC=0xde38 (main.1.sm_70.ptx:8563) @%p4581 bra BB0_813;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdea0 (main.1.sm_70.ptx:8579) shfl.sync.idx.b32 %r1863|%p1293, %r11826, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 408 (potential) branch divergence @  PC=0xdec0 (main.1.sm_70.ptx:8583) @%p4581 bra BB0_815;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdf28 (main.1.sm_70.ptx:8599) add.s32 %r24802, %r24802, 1;
GPGPU-Sim PTX: 409 (potential) branch divergence @  PC=0xdf38 (main.1.sm_70.ptx:8601) @%p4585 bra BB0_807;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdf40 (main.1.sm_70.ptx:8603) xor.b32 %r11889, %r6025, 81;
GPGPU-Sim PTX: 410 (potential) branch divergence @  PC=0xdfc8 (main.1.sm_70.ptx:8622) @%p4587 bra BB0_819;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe030 (main.1.sm_70.ptx:8638) shfl.sync.idx.b32 %r1878|%p1301, %r11898, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 411 (potential) branch divergence @  PC=0xe050 (main.1.sm_70.ptx:8642) @%p4587 bra BB0_821;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe0b8 (main.1.sm_70.ptx:8658) shfl.sync.idx.b32 %r1882|%p1305, %r11898, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 412 (potential) branch divergence @  PC=0xe0d8 (main.1.sm_70.ptx:8662) @%p4587 bra BB0_823;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe140 (main.1.sm_70.ptx:8678) shfl.sync.idx.b32 %r1886|%p1309, %r11898, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 413 (potential) branch divergence @  PC=0xe160 (main.1.sm_70.ptx:8682) @%p4587 bra BB0_825;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe1c8 (main.1.sm_70.ptx:8698) add.s32 %r24803, %r24803, 1;
GPGPU-Sim PTX: 414 (potential) branch divergence @  PC=0xe1d8 (main.1.sm_70.ptx:8700) @%p4591 bra BB0_817;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe1e0 (main.1.sm_70.ptx:8702) xor.b32 %r11961, %r6025, 82;
GPGPU-Sim PTX: 415 (potential) branch divergence @  PC=0xe268 (main.1.sm_70.ptx:8721) @%p4593 bra BB0_829;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe2d0 (main.1.sm_70.ptx:8737) shfl.sync.idx.b32 %r1901|%p1317, %r11970, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 416 (potential) branch divergence @  PC=0xe2f0 (main.1.sm_70.ptx:8741) @%p4593 bra BB0_831;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe358 (main.1.sm_70.ptx:8757) shfl.sync.idx.b32 %r1905|%p1321, %r11970, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 417 (potential) branch divergence @  PC=0xe378 (main.1.sm_70.ptx:8761) @%p4593 bra BB0_833;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe3e0 (main.1.sm_70.ptx:8777) shfl.sync.idx.b32 %r1909|%p1325, %r11970, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 418 (potential) branch divergence @  PC=0xe400 (main.1.sm_70.ptx:8781) @%p4593 bra BB0_835;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe468 (main.1.sm_70.ptx:8797) add.s32 %r24804, %r24804, 1;
GPGPU-Sim PTX: 419 (potential) branch divergence @  PC=0xe478 (main.1.sm_70.ptx:8799) @%p4597 bra BB0_827;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe480 (main.1.sm_70.ptx:8801) xor.b32 %r12033, %r6025, 83;
GPGPU-Sim PTX: 420 (potential) branch divergence @  PC=0xe508 (main.1.sm_70.ptx:8820) @%p4599 bra BB0_839;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe570 (main.1.sm_70.ptx:8836) shfl.sync.idx.b32 %r1924|%p1333, %r12042, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 421 (potential) branch divergence @  PC=0xe590 (main.1.sm_70.ptx:8840) @%p4599 bra BB0_841;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe5f8 (main.1.sm_70.ptx:8856) shfl.sync.idx.b32 %r1928|%p1337, %r12042, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 422 (potential) branch divergence @  PC=0xe618 (main.1.sm_70.ptx:8860) @%p4599 bra BB0_843;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe680 (main.1.sm_70.ptx:8876) shfl.sync.idx.b32 %r1932|%p1341, %r12042, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 423 (potential) branch divergence @  PC=0xe6a0 (main.1.sm_70.ptx:8880) @%p4599 bra BB0_845;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe708 (main.1.sm_70.ptx:8896) add.s32 %r24805, %r24805, 1;
GPGPU-Sim PTX: 424 (potential) branch divergence @  PC=0xe718 (main.1.sm_70.ptx:8898) @%p4603 bra BB0_837;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe720 (main.1.sm_70.ptx:8900) xor.b32 %r12105, %r6025, 84;
GPGPU-Sim PTX: 425 (potential) branch divergence @  PC=0xe7a8 (main.1.sm_70.ptx:8919) @%p4605 bra BB0_849;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe810 (main.1.sm_70.ptx:8935) shfl.sync.idx.b32 %r1947|%p1349, %r12114, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 426 (potential) branch divergence @  PC=0xe830 (main.1.sm_70.ptx:8939) @%p4605 bra BB0_851;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe898 (main.1.sm_70.ptx:8955) shfl.sync.idx.b32 %r1951|%p1353, %r12114, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 427 (potential) branch divergence @  PC=0xe8b8 (main.1.sm_70.ptx:8959) @%p4605 bra BB0_853;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe920 (main.1.sm_70.ptx:8975) shfl.sync.idx.b32 %r1955|%p1357, %r12114, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 428 (potential) branch divergence @  PC=0xe940 (main.1.sm_70.ptx:8979) @%p4605 bra BB0_855;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe9a8 (main.1.sm_70.ptx:8995) add.s32 %r24806, %r24806, 1;
GPGPU-Sim PTX: 429 (potential) branch divergence @  PC=0xe9b8 (main.1.sm_70.ptx:8997) @%p4609 bra BB0_847;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe9c0 (main.1.sm_70.ptx:8999) xor.b32 %r12177, %r6025, 85;
GPGPU-Sim PTX: 430 (potential) branch divergence @  PC=0xea48 (main.1.sm_70.ptx:9018) @%p4611 bra BB0_859;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xeab0 (main.1.sm_70.ptx:9034) shfl.sync.idx.b32 %r1970|%p1365, %r12186, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 431 (potential) branch divergence @  PC=0xead0 (main.1.sm_70.ptx:9038) @%p4611 bra BB0_861;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xeb38 (main.1.sm_70.ptx:9054) shfl.sync.idx.b32 %r1974|%p1369, %r12186, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 432 (potential) branch divergence @  PC=0xeb58 (main.1.sm_70.ptx:9058) @%p4611 bra BB0_863;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xebc0 (main.1.sm_70.ptx:9074) shfl.sync.idx.b32 %r1978|%p1373, %r12186, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 433 (potential) branch divergence @  PC=0xebe0 (main.1.sm_70.ptx:9078) @%p4611 bra BB0_865;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xec48 (main.1.sm_70.ptx:9094) add.s32 %r24807, %r24807, 1;
GPGPU-Sim PTX: 434 (potential) branch divergence @  PC=0xec58 (main.1.sm_70.ptx:9096) @%p4615 bra BB0_857;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xec60 (main.1.sm_70.ptx:9098) xor.b32 %r12249, %r6025, 86;
GPGPU-Sim PTX: 435 (potential) branch divergence @  PC=0xece8 (main.1.sm_70.ptx:9117) @%p4617 bra BB0_869;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xed50 (main.1.sm_70.ptx:9133) shfl.sync.idx.b32 %r1993|%p1381, %r12258, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 436 (potential) branch divergence @  PC=0xed70 (main.1.sm_70.ptx:9137) @%p4617 bra BB0_871;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xedd8 (main.1.sm_70.ptx:9153) shfl.sync.idx.b32 %r1997|%p1385, %r12258, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 437 (potential) branch divergence @  PC=0xedf8 (main.1.sm_70.ptx:9157) @%p4617 bra BB0_873;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xee60 (main.1.sm_70.ptx:9173) shfl.sync.idx.b32 %r2001|%p1389, %r12258, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 438 (potential) branch divergence @  PC=0xee80 (main.1.sm_70.ptx:9177) @%p4617 bra BB0_875;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xeee8 (main.1.sm_70.ptx:9193) add.s32 %r24808, %r24808, 1;
GPGPU-Sim PTX: 439 (potential) branch divergence @  PC=0xeef8 (main.1.sm_70.ptx:9195) @%p4621 bra BB0_867;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xef00 (main.1.sm_70.ptx:9197) xor.b32 %r12321, %r6025, 87;
GPGPU-Sim PTX: 440 (potential) branch divergence @  PC=0xef88 (main.1.sm_70.ptx:9216) @%p4623 bra BB0_879;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xeff0 (main.1.sm_70.ptx:9232) shfl.sync.idx.b32 %r2016|%p1397, %r12330, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 441 (potential) branch divergence @  PC=0xf010 (main.1.sm_70.ptx:9236) @%p4623 bra BB0_881;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf078 (main.1.sm_70.ptx:9252) shfl.sync.idx.b32 %r2020|%p1401, %r12330, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 442 (potential) branch divergence @  PC=0xf098 (main.1.sm_70.ptx:9256) @%p4623 bra BB0_883;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf100 (main.1.sm_70.ptx:9272) shfl.sync.idx.b32 %r2024|%p1405, %r12330, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 443 (potential) branch divergence @  PC=0xf120 (main.1.sm_70.ptx:9276) @%p4623 bra BB0_885;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf188 (main.1.sm_70.ptx:9292) add.s32 %r24809, %r24809, 1;
GPGPU-Sim PTX: 444 (potential) branch divergence @  PC=0xf198 (main.1.sm_70.ptx:9294) @%p4627 bra BB0_877;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf1a0 (main.1.sm_70.ptx:9296) xor.b32 %r12393, %r6025, 88;
GPGPU-Sim PTX: 445 (potential) branch divergence @  PC=0xf228 (main.1.sm_70.ptx:9315) @%p4629 bra BB0_889;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf290 (main.1.sm_70.ptx:9331) shfl.sync.idx.b32 %r2039|%p1413, %r12402, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 446 (potential) branch divergence @  PC=0xf2b0 (main.1.sm_70.ptx:9335) @%p4629 bra BB0_891;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf318 (main.1.sm_70.ptx:9351) shfl.sync.idx.b32 %r2043|%p1417, %r12402, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 447 (potential) branch divergence @  PC=0xf338 (main.1.sm_70.ptx:9355) @%p4629 bra BB0_893;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf3a0 (main.1.sm_70.ptx:9371) shfl.sync.idx.b32 %r2047|%p1421, %r12402, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 448 (potential) branch divergence @  PC=0xf3c0 (main.1.sm_70.ptx:9375) @%p4629 bra BB0_895;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf428 (main.1.sm_70.ptx:9391) add.s32 %r24810, %r24810, 1;
GPGPU-Sim PTX: 449 (potential) branch divergence @  PC=0xf438 (main.1.sm_70.ptx:9393) @%p4633 bra BB0_887;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf440 (main.1.sm_70.ptx:9395) xor.b32 %r12465, %r6025, 89;
GPGPU-Sim PTX: 450 (potential) branch divergence @  PC=0xf4c8 (main.1.sm_70.ptx:9414) @%p4635 bra BB0_899;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf530 (main.1.sm_70.ptx:9430) shfl.sync.idx.b32 %r2062|%p1429, %r12474, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 451 (potential) branch divergence @  PC=0xf550 (main.1.sm_70.ptx:9434) @%p4635 bra BB0_901;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf5b8 (main.1.sm_70.ptx:9450) shfl.sync.idx.b32 %r2066|%p1433, %r12474, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 452 (potential) branch divergence @  PC=0xf5d8 (main.1.sm_70.ptx:9454) @%p4635 bra BB0_903;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf640 (main.1.sm_70.ptx:9470) shfl.sync.idx.b32 %r2070|%p1437, %r12474, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 453 (potential) branch divergence @  PC=0xf660 (main.1.sm_70.ptx:9474) @%p4635 bra BB0_905;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf6c8 (main.1.sm_70.ptx:9490) add.s32 %r24811, %r24811, 1;
GPGPU-Sim PTX: 454 (potential) branch divergence @  PC=0xf6d8 (main.1.sm_70.ptx:9492) @%p4639 bra BB0_897;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf6e0 (main.1.sm_70.ptx:9494) xor.b32 %r12537, %r6025, 90;
GPGPU-Sim PTX: 455 (potential) branch divergence @  PC=0xf768 (main.1.sm_70.ptx:9513) @%p4641 bra BB0_909;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf7d0 (main.1.sm_70.ptx:9529) shfl.sync.idx.b32 %r2085|%p1445, %r12546, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 456 (potential) branch divergence @  PC=0xf7f0 (main.1.sm_70.ptx:9533) @%p4641 bra BB0_911;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf858 (main.1.sm_70.ptx:9549) shfl.sync.idx.b32 %r2089|%p1449, %r12546, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 457 (potential) branch divergence @  PC=0xf878 (main.1.sm_70.ptx:9553) @%p4641 bra BB0_913;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf8e0 (main.1.sm_70.ptx:9569) shfl.sync.idx.b32 %r2093|%p1453, %r12546, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 458 (potential) branch divergence @  PC=0xf900 (main.1.sm_70.ptx:9573) @%p4641 bra BB0_915;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf968 (main.1.sm_70.ptx:9589) add.s32 %r24812, %r24812, 1;
GPGPU-Sim PTX: 459 (potential) branch divergence @  PC=0xf978 (main.1.sm_70.ptx:9591) @%p4645 bra BB0_907;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf980 (main.1.sm_70.ptx:9593) xor.b32 %r12609, %r6025, 91;
GPGPU-Sim PTX: 460 (potential) branch divergence @  PC=0xfa08 (main.1.sm_70.ptx:9612) @%p4647 bra BB0_919;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfa70 (main.1.sm_70.ptx:9628) shfl.sync.idx.b32 %r2108|%p1461, %r12618, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 461 (potential) branch divergence @  PC=0xfa90 (main.1.sm_70.ptx:9632) @%p4647 bra BB0_921;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfaf8 (main.1.sm_70.ptx:9648) shfl.sync.idx.b32 %r2112|%p1465, %r12618, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 462 (potential) branch divergence @  PC=0xfb18 (main.1.sm_70.ptx:9652) @%p4647 bra BB0_923;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfb80 (main.1.sm_70.ptx:9668) shfl.sync.idx.b32 %r2116|%p1469, %r12618, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 463 (potential) branch divergence @  PC=0xfba0 (main.1.sm_70.ptx:9672) @%p4647 bra BB0_925;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfc08 (main.1.sm_70.ptx:9688) add.s32 %r24813, %r24813, 1;
GPGPU-Sim PTX: 464 (potential) branch divergence @  PC=0xfc18 (main.1.sm_70.ptx:9690) @%p4651 bra BB0_917;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfc20 (main.1.sm_70.ptx:9692) xor.b32 %r12681, %r6025, 92;
GPGPU-Sim PTX: 465 (potential) branch divergence @  PC=0xfca8 (main.1.sm_70.ptx:9711) @%p4653 bra BB0_929;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfd10 (main.1.sm_70.ptx:9727) shfl.sync.idx.b32 %r2131|%p1477, %r12690, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 466 (potential) branch divergence @  PC=0xfd30 (main.1.sm_70.ptx:9731) @%p4653 bra BB0_931;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfd98 (main.1.sm_70.ptx:9747) shfl.sync.idx.b32 %r2135|%p1481, %r12690, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 467 (potential) branch divergence @  PC=0xfdb8 (main.1.sm_70.ptx:9751) @%p4653 bra BB0_933;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfe20 (main.1.sm_70.ptx:9767) shfl.sync.idx.b32 %r2139|%p1485, %r12690, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 468 (potential) branch divergence @  PC=0xfe40 (main.1.sm_70.ptx:9771) @%p4653 bra BB0_935;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfea8 (main.1.sm_70.ptx:9787) add.s32 %r24814, %r24814, 1;
GPGPU-Sim PTX: 469 (potential) branch divergence @  PC=0xfeb8 (main.1.sm_70.ptx:9789) @%p4657 bra BB0_927;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfec0 (main.1.sm_70.ptx:9791) xor.b32 %r12753, %r6025, 93;
GPGPU-Sim PTX: 470 (potential) branch divergence @  PC=0xff48 (main.1.sm_70.ptx:9810) @%p4659 bra BB0_939;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xffb0 (main.1.sm_70.ptx:9826) shfl.sync.idx.b32 %r2154|%p1493, %r12762, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 471 (potential) branch divergence @  PC=0xffd0 (main.1.sm_70.ptx:9830) @%p4659 bra BB0_941;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10038 (main.1.sm_70.ptx:9846) shfl.sync.idx.b32 %r2158|%p1497, %r12762, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 472 (potential) branch divergence @  PC=0x10058 (main.1.sm_70.ptx:9850) @%p4659 bra BB0_943;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x100c0 (main.1.sm_70.ptx:9866) shfl.sync.idx.b32 %r2162|%p1501, %r12762, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 473 (potential) branch divergence @  PC=0x100e0 (main.1.sm_70.ptx:9870) @%p4659 bra BB0_945;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10148 (main.1.sm_70.ptx:9886) add.s32 %r24815, %r24815, 1;
GPGPU-Sim PTX: 474 (potential) branch divergence @  PC=0x10158 (main.1.sm_70.ptx:9888) @%p4663 bra BB0_937;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10160 (main.1.sm_70.ptx:9890) xor.b32 %r12825, %r6025, 94;
GPGPU-Sim PTX: 475 (potential) branch divergence @  PC=0x101e8 (main.1.sm_70.ptx:9909) @%p4665 bra BB0_949;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10250 (main.1.sm_70.ptx:9925) shfl.sync.idx.b32 %r2177|%p1509, %r12834, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 476 (potential) branch divergence @  PC=0x10270 (main.1.sm_70.ptx:9929) @%p4665 bra BB0_951;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x102d8 (main.1.sm_70.ptx:9945) shfl.sync.idx.b32 %r2181|%p1513, %r12834, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 477 (potential) branch divergence @  PC=0x102f8 (main.1.sm_70.ptx:9949) @%p4665 bra BB0_953;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10360 (main.1.sm_70.ptx:9965) shfl.sync.idx.b32 %r2185|%p1517, %r12834, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 478 (potential) branch divergence @  PC=0x10380 (main.1.sm_70.ptx:9969) @%p4665 bra BB0_955;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x103e8 (main.1.sm_70.ptx:9985) add.s32 %r24816, %r24816, 1;
GPGPU-Sim PTX: 479 (potential) branch divergence @  PC=0x103f8 (main.1.sm_70.ptx:9987) @%p4669 bra BB0_947;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10400 (main.1.sm_70.ptx:9989) xor.b32 %r12897, %r6025, 95;
GPGPU-Sim PTX: 480 (potential) branch divergence @  PC=0x10488 (main.1.sm_70.ptx:10008) @%p4671 bra BB0_959;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x104f0 (main.1.sm_70.ptx:10024) shfl.sync.idx.b32 %r2200|%p1525, %r12906, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 481 (potential) branch divergence @  PC=0x10510 (main.1.sm_70.ptx:10028) @%p4671 bra BB0_961;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10578 (main.1.sm_70.ptx:10044) shfl.sync.idx.b32 %r2204|%p1529, %r12906, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 482 (potential) branch divergence @  PC=0x10598 (main.1.sm_70.ptx:10048) @%p4671 bra BB0_963;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10600 (main.1.sm_70.ptx:10064) shfl.sync.idx.b32 %r2208|%p1533, %r12906, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 483 (potential) branch divergence @  PC=0x10620 (main.1.sm_70.ptx:10068) @%p4671 bra BB0_965;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10688 (main.1.sm_70.ptx:10084) add.s32 %r24817, %r24817, 1;
GPGPU-Sim PTX: 484 (potential) branch divergence @  PC=0x10698 (main.1.sm_70.ptx:10086) @%p4675 bra BB0_957;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x106a0 (main.1.sm_70.ptx:10088) xor.b32 %r12969, %r6025, 96;
GPGPU-Sim PTX: 485 (potential) branch divergence @  PC=0x10728 (main.1.sm_70.ptx:10107) @%p4677 bra BB0_969;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10790 (main.1.sm_70.ptx:10123) shfl.sync.idx.b32 %r2223|%p1541, %r12978, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 486 (potential) branch divergence @  PC=0x107b0 (main.1.sm_70.ptx:10127) @%p4677 bra BB0_971;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10818 (main.1.sm_70.ptx:10143) shfl.sync.idx.b32 %r2227|%p1545, %r12978, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 487 (potential) branch divergence @  PC=0x10838 (main.1.sm_70.ptx:10147) @%p4677 bra BB0_973;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x108a0 (main.1.sm_70.ptx:10163) shfl.sync.idx.b32 %r2231|%p1549, %r12978, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 488 (potential) branch divergence @  PC=0x108c0 (main.1.sm_70.ptx:10167) @%p4677 bra BB0_975;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10928 (main.1.sm_70.ptx:10183) add.s32 %r24818, %r24818, 1;
GPGPU-Sim PTX: 489 (potential) branch divergence @  PC=0x10938 (main.1.sm_70.ptx:10185) @%p4681 bra BB0_967;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10940 (main.1.sm_70.ptx:10187) xor.b32 %r13041, %r6025, 97;
GPGPU-Sim PTX: 490 (potential) branch divergence @  PC=0x109c8 (main.1.sm_70.ptx:10206) @%p4683 bra BB0_979;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10a30 (main.1.sm_70.ptx:10222) shfl.sync.idx.b32 %r2246|%p1557, %r13050, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 491 (potential) branch divergence @  PC=0x10a50 (main.1.sm_70.ptx:10226) @%p4683 bra BB0_981;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10ab8 (main.1.sm_70.ptx:10242) shfl.sync.idx.b32 %r2250|%p1561, %r13050, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 492 (potential) branch divergence @  PC=0x10ad8 (main.1.sm_70.ptx:10246) @%p4683 bra BB0_983;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10b40 (main.1.sm_70.ptx:10262) shfl.sync.idx.b32 %r2254|%p1565, %r13050, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 493 (potential) branch divergence @  PC=0x10b60 (main.1.sm_70.ptx:10266) @%p4683 bra BB0_985;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10bc8 (main.1.sm_70.ptx:10282) add.s32 %r24819, %r24819, 1;
GPGPU-Sim PTX: 494 (potential) branch divergence @  PC=0x10bd8 (main.1.sm_70.ptx:10284) @%p4687 bra BB0_977;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10be0 (main.1.sm_70.ptx:10286) xor.b32 %r13113, %r6025, 98;
GPGPU-Sim PTX: 495 (potential) branch divergence @  PC=0x10c68 (main.1.sm_70.ptx:10305) @%p4689 bra BB0_989;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10cd0 (main.1.sm_70.ptx:10321) shfl.sync.idx.b32 %r2269|%p1573, %r13122, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 496 (potential) branch divergence @  PC=0x10cf0 (main.1.sm_70.ptx:10325) @%p4689 bra BB0_991;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10d58 (main.1.sm_70.ptx:10341) shfl.sync.idx.b32 %r2273|%p1577, %r13122, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 497 (potential) branch divergence @  PC=0x10d78 (main.1.sm_70.ptx:10345) @%p4689 bra BB0_993;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10de0 (main.1.sm_70.ptx:10361) shfl.sync.idx.b32 %r2277|%p1581, %r13122, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 498 (potential) branch divergence @  PC=0x10e00 (main.1.sm_70.ptx:10365) @%p4689 bra BB0_995;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10e68 (main.1.sm_70.ptx:10381) add.s32 %r24820, %r24820, 1;
GPGPU-Sim PTX: 499 (potential) branch divergence @  PC=0x10e78 (main.1.sm_70.ptx:10383) @%p4693 bra BB0_987;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10e80 (main.1.sm_70.ptx:10385) xor.b32 %r13185, %r6025, 99;
GPGPU-Sim PTX: 500 (potential) branch divergence @  PC=0x10f08 (main.1.sm_70.ptx:10404) @%p4695 bra BB0_999;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10f70 (main.1.sm_70.ptx:10420) shfl.sync.idx.b32 %r2292|%p1589, %r13194, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 501 (potential) branch divergence @  PC=0x10f90 (main.1.sm_70.ptx:10424) @%p4695 bra BB0_1001;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10ff8 (main.1.sm_70.ptx:10440) shfl.sync.idx.b32 %r2296|%p1593, %r13194, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 502 (potential) branch divergence @  PC=0x11018 (main.1.sm_70.ptx:10444) @%p4695 bra BB0_1003;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11080 (main.1.sm_70.ptx:10460) shfl.sync.idx.b32 %r2300|%p1597, %r13194, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 503 (potential) branch divergence @  PC=0x110a0 (main.1.sm_70.ptx:10464) @%p4695 bra BB0_1005;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11108 (main.1.sm_70.ptx:10480) add.s32 %r24821, %r24821, 1;
GPGPU-Sim PTX: 504 (potential) branch divergence @  PC=0x11118 (main.1.sm_70.ptx:10482) @%p4699 bra BB0_997;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11120 (main.1.sm_70.ptx:10484) xor.b32 %r13257, %r6025, 100;
GPGPU-Sim PTX: 505 (potential) branch divergence @  PC=0x111a8 (main.1.sm_70.ptx:10503) @%p4701 bra BB0_1009;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11210 (main.1.sm_70.ptx:10519) shfl.sync.idx.b32 %r2315|%p1605, %r13266, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 506 (potential) branch divergence @  PC=0x11230 (main.1.sm_70.ptx:10523) @%p4701 bra BB0_1011;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11298 (main.1.sm_70.ptx:10539) shfl.sync.idx.b32 %r2319|%p1609, %r13266, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 507 (potential) branch divergence @  PC=0x112b8 (main.1.sm_70.ptx:10543) @%p4701 bra BB0_1013;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11320 (main.1.sm_70.ptx:10559) shfl.sync.idx.b32 %r2323|%p1613, %r13266, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 508 (potential) branch divergence @  PC=0x11340 (main.1.sm_70.ptx:10563) @%p4701 bra BB0_1015;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x113a8 (main.1.sm_70.ptx:10579) add.s32 %r24822, %r24822, 1;
GPGPU-Sim PTX: 509 (potential) branch divergence @  PC=0x113b8 (main.1.sm_70.ptx:10581) @%p4705 bra BB0_1007;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x113c0 (main.1.sm_70.ptx:10583) xor.b32 %r13329, %r6025, 101;
GPGPU-Sim PTX: 510 (potential) branch divergence @  PC=0x11448 (main.1.sm_70.ptx:10602) @%p4707 bra BB0_1019;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x114b0 (main.1.sm_70.ptx:10618) shfl.sync.idx.b32 %r2338|%p1621, %r13338, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 511 (potential) branch divergence @  PC=0x114d0 (main.1.sm_70.ptx:10622) @%p4707 bra BB0_1021;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11538 (main.1.sm_70.ptx:10638) shfl.sync.idx.b32 %r2342|%p1625, %r13338, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 512 (potential) branch divergence @  PC=0x11558 (main.1.sm_70.ptx:10642) @%p4707 bra BB0_1023;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x115c0 (main.1.sm_70.ptx:10658) shfl.sync.idx.b32 %r2346|%p1629, %r13338, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 513 (potential) branch divergence @  PC=0x115e0 (main.1.sm_70.ptx:10662) @%p4707 bra BB0_1025;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11648 (main.1.sm_70.ptx:10678) add.s32 %r24823, %r24823, 1;
GPGPU-Sim PTX: 514 (potential) branch divergence @  PC=0x11658 (main.1.sm_70.ptx:10680) @%p4711 bra BB0_1017;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11660 (main.1.sm_70.ptx:10682) xor.b32 %r13401, %r6025, 102;
GPGPU-Sim PTX: 515 (potential) branch divergence @  PC=0x116e8 (main.1.sm_70.ptx:10701) @%p4713 bra BB0_1029;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11750 (main.1.sm_70.ptx:10717) shfl.sync.idx.b32 %r2361|%p1637, %r13410, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 516 (potential) branch divergence @  PC=0x11770 (main.1.sm_70.ptx:10721) @%p4713 bra BB0_1031;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x117d8 (main.1.sm_70.ptx:10737) shfl.sync.idx.b32 %r2365|%p1641, %r13410, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 517 (potential) branch divergence @  PC=0x117f8 (main.1.sm_70.ptx:10741) @%p4713 bra BB0_1033;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11860 (main.1.sm_70.ptx:10757) shfl.sync.idx.b32 %r2369|%p1645, %r13410, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 518 (potential) branch divergence @  PC=0x11880 (main.1.sm_70.ptx:10761) @%p4713 bra BB0_1035;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x118e8 (main.1.sm_70.ptx:10777) add.s32 %r24824, %r24824, 1;
GPGPU-Sim PTX: 519 (potential) branch divergence @  PC=0x118f8 (main.1.sm_70.ptx:10779) @%p4717 bra BB0_1027;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11900 (main.1.sm_70.ptx:10781) xor.b32 %r13473, %r6025, 103;
GPGPU-Sim PTX: 520 (potential) branch divergence @  PC=0x11988 (main.1.sm_70.ptx:10800) @%p4719 bra BB0_1039;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x119f0 (main.1.sm_70.ptx:10816) shfl.sync.idx.b32 %r2384|%p1653, %r13482, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 521 (potential) branch divergence @  PC=0x11a10 (main.1.sm_70.ptx:10820) @%p4719 bra BB0_1041;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11a78 (main.1.sm_70.ptx:10836) shfl.sync.idx.b32 %r2388|%p1657, %r13482, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 522 (potential) branch divergence @  PC=0x11a98 (main.1.sm_70.ptx:10840) @%p4719 bra BB0_1043;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11b00 (main.1.sm_70.ptx:10856) shfl.sync.idx.b32 %r2392|%p1661, %r13482, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 523 (potential) branch divergence @  PC=0x11b20 (main.1.sm_70.ptx:10860) @%p4719 bra BB0_1045;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11b88 (main.1.sm_70.ptx:10876) add.s32 %r24825, %r24825, 1;
GPGPU-Sim PTX: 524 (potential) branch divergence @  PC=0x11b98 (main.1.sm_70.ptx:10878) @%p4723 bra BB0_1037;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11ba0 (main.1.sm_70.ptx:10880) xor.b32 %r13545, %r6025, 104;
GPGPU-Sim PTX: 525 (potential) branch divergence @  PC=0x11c28 (main.1.sm_70.ptx:10899) @%p4725 bra BB0_1049;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11c90 (main.1.sm_70.ptx:10915) shfl.sync.idx.b32 %r2407|%p1669, %r13554, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 526 (potential) branch divergence @  PC=0x11cb0 (main.1.sm_70.ptx:10919) @%p4725 bra BB0_1051;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11d18 (main.1.sm_70.ptx:10935) shfl.sync.idx.b32 %r2411|%p1673, %r13554, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 527 (potential) branch divergence @  PC=0x11d38 (main.1.sm_70.ptx:10939) @%p4725 bra BB0_1053;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11da0 (main.1.sm_70.ptx:10955) shfl.sync.idx.b32 %r2415|%p1677, %r13554, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 528 (potential) branch divergence @  PC=0x11dc0 (main.1.sm_70.ptx:10959) @%p4725 bra BB0_1055;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11e28 (main.1.sm_70.ptx:10975) add.s32 %r24826, %r24826, 1;
GPGPU-Sim PTX: 529 (potential) branch divergence @  PC=0x11e38 (main.1.sm_70.ptx:10977) @%p4729 bra BB0_1047;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11e40 (main.1.sm_70.ptx:10979) xor.b32 %r13617, %r6025, 105;
GPGPU-Sim PTX: 530 (potential) branch divergence @  PC=0x11ec8 (main.1.sm_70.ptx:10998) @%p4731 bra BB0_1059;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11f30 (main.1.sm_70.ptx:11014) shfl.sync.idx.b32 %r2430|%p1685, %r13626, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 531 (potential) branch divergence @  PC=0x11f50 (main.1.sm_70.ptx:11018) @%p4731 bra BB0_1061;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11fb8 (main.1.sm_70.ptx:11034) shfl.sync.idx.b32 %r2434|%p1689, %r13626, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 532 (potential) branch divergence @  PC=0x11fd8 (main.1.sm_70.ptx:11038) @%p4731 bra BB0_1063;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12040 (main.1.sm_70.ptx:11054) shfl.sync.idx.b32 %r2438|%p1693, %r13626, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 533 (potential) branch divergence @  PC=0x12060 (main.1.sm_70.ptx:11058) @%p4731 bra BB0_1065;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x120c8 (main.1.sm_70.ptx:11074) add.s32 %r24827, %r24827, 1;
GPGPU-Sim PTX: 534 (potential) branch divergence @  PC=0x120d8 (main.1.sm_70.ptx:11076) @%p4735 bra BB0_1057;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x120e0 (main.1.sm_70.ptx:11078) xor.b32 %r13689, %r6025, 106;
GPGPU-Sim PTX: 535 (potential) branch divergence @  PC=0x12168 (main.1.sm_70.ptx:11097) @%p4737 bra BB0_1069;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x121d0 (main.1.sm_70.ptx:11113) shfl.sync.idx.b32 %r2453|%p1701, %r13698, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 536 (potential) branch divergence @  PC=0x121f0 (main.1.sm_70.ptx:11117) @%p4737 bra BB0_1071;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12258 (main.1.sm_70.ptx:11133) shfl.sync.idx.b32 %r2457|%p1705, %r13698, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 537 (potential) branch divergence @  PC=0x12278 (main.1.sm_70.ptx:11137) @%p4737 bra BB0_1073;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x122e0 (main.1.sm_70.ptx:11153) shfl.sync.idx.b32 %r2461|%p1709, %r13698, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 538 (potential) branch divergence @  PC=0x12300 (main.1.sm_70.ptx:11157) @%p4737 bra BB0_1075;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12368 (main.1.sm_70.ptx:11173) add.s32 %r24828, %r24828, 1;
GPGPU-Sim PTX: 539 (potential) branch divergence @  PC=0x12378 (main.1.sm_70.ptx:11175) @%p4741 bra BB0_1067;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12380 (main.1.sm_70.ptx:11177) xor.b32 %r13761, %r6025, 107;
GPGPU-Sim PTX: 540 (potential) branch divergence @  PC=0x12408 (main.1.sm_70.ptx:11196) @%p4743 bra BB0_1079;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12470 (main.1.sm_70.ptx:11212) shfl.sync.idx.b32 %r2476|%p1717, %r13770, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 541 (potential) branch divergence @  PC=0x12490 (main.1.sm_70.ptx:11216) @%p4743 bra BB0_1081;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x124f8 (main.1.sm_70.ptx:11232) shfl.sync.idx.b32 %r2480|%p1721, %r13770, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 542 (potential) branch divergence @  PC=0x12518 (main.1.sm_70.ptx:11236) @%p4743 bra BB0_1083;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12580 (main.1.sm_70.ptx:11252) shfl.sync.idx.b32 %r2484|%p1725, %r13770, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 543 (potential) branch divergence @  PC=0x125a0 (main.1.sm_70.ptx:11256) @%p4743 bra BB0_1085;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12608 (main.1.sm_70.ptx:11272) add.s32 %r24829, %r24829, 1;
GPGPU-Sim PTX: 544 (potential) branch divergence @  PC=0x12618 (main.1.sm_70.ptx:11274) @%p4747 bra BB0_1077;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12620 (main.1.sm_70.ptx:11276) xor.b32 %r13833, %r6025, 108;
GPGPU-Sim PTX: 545 (potential) branch divergence @  PC=0x126a8 (main.1.sm_70.ptx:11295) @%p4749 bra BB0_1089;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12710 (main.1.sm_70.ptx:11311) shfl.sync.idx.b32 %r2499|%p1733, %r13842, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 546 (potential) branch divergence @  PC=0x12730 (main.1.sm_70.ptx:11315) @%p4749 bra BB0_1091;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12798 (main.1.sm_70.ptx:11331) shfl.sync.idx.b32 %r2503|%p1737, %r13842, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 547 (potential) branch divergence @  PC=0x127b8 (main.1.sm_70.ptx:11335) @%p4749 bra BB0_1093;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12820 (main.1.sm_70.ptx:11351) shfl.sync.idx.b32 %r2507|%p1741, %r13842, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 548 (potential) branch divergence @  PC=0x12840 (main.1.sm_70.ptx:11355) @%p4749 bra BB0_1095;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x128a8 (main.1.sm_70.ptx:11371) add.s32 %r24830, %r24830, 1;
GPGPU-Sim PTX: 549 (potential) branch divergence @  PC=0x128b8 (main.1.sm_70.ptx:11373) @%p4753 bra BB0_1087;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x128c0 (main.1.sm_70.ptx:11375) xor.b32 %r13905, %r6025, 109;
GPGPU-Sim PTX: 550 (potential) branch divergence @  PC=0x12948 (main.1.sm_70.ptx:11394) @%p4755 bra BB0_1099;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x129b0 (main.1.sm_70.ptx:11410) shfl.sync.idx.b32 %r2522|%p1749, %r13914, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 551 (potential) branch divergence @  PC=0x129d0 (main.1.sm_70.ptx:11414) @%p4755 bra BB0_1101;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12a38 (main.1.sm_70.ptx:11430) shfl.sync.idx.b32 %r2526|%p1753, %r13914, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 552 (potential) branch divergence @  PC=0x12a58 (main.1.sm_70.ptx:11434) @%p4755 bra BB0_1103;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12ac0 (main.1.sm_70.ptx:11450) shfl.sync.idx.b32 %r2530|%p1757, %r13914, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 553 (potential) branch divergence @  PC=0x12ae0 (main.1.sm_70.ptx:11454) @%p4755 bra BB0_1105;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12b48 (main.1.sm_70.ptx:11470) add.s32 %r24831, %r24831, 1;
GPGPU-Sim PTX: 554 (potential) branch divergence @  PC=0x12b58 (main.1.sm_70.ptx:11472) @%p4759 bra BB0_1097;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12b60 (main.1.sm_70.ptx:11474) xor.b32 %r13977, %r6025, 110;
GPGPU-Sim PTX: 555 (potential) branch divergence @  PC=0x12be8 (main.1.sm_70.ptx:11493) @%p4761 bra BB0_1109;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12c50 (main.1.sm_70.ptx:11509) shfl.sync.idx.b32 %r2545|%p1765, %r13986, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 556 (potential) branch divergence @  PC=0x12c70 (main.1.sm_70.ptx:11513) @%p4761 bra BB0_1111;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12cd8 (main.1.sm_70.ptx:11529) shfl.sync.idx.b32 %r2549|%p1769, %r13986, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 557 (potential) branch divergence @  PC=0x12cf8 (main.1.sm_70.ptx:11533) @%p4761 bra BB0_1113;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12d60 (main.1.sm_70.ptx:11549) shfl.sync.idx.b32 %r2553|%p1773, %r13986, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 558 (potential) branch divergence @  PC=0x12d80 (main.1.sm_70.ptx:11553) @%p4761 bra BB0_1115;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12de8 (main.1.sm_70.ptx:11569) add.s32 %r24832, %r24832, 1;
GPGPU-Sim PTX: 559 (potential) branch divergence @  PC=0x12df8 (main.1.sm_70.ptx:11571) @%p4765 bra BB0_1107;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12e00 (main.1.sm_70.ptx:11573) xor.b32 %r14049, %r6025, 111;
GPGPU-Sim PTX: 560 (potential) branch divergence @  PC=0x12e88 (main.1.sm_70.ptx:11592) @%p4767 bra BB0_1119;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12ef0 (main.1.sm_70.ptx:11608) shfl.sync.idx.b32 %r2568|%p1781, %r14058, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 561 (potential) branch divergence @  PC=0x12f10 (main.1.sm_70.ptx:11612) @%p4767 bra BB0_1121;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12f78 (main.1.sm_70.ptx:11628) shfl.sync.idx.b32 %r2572|%p1785, %r14058, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 562 (potential) branch divergence @  PC=0x12f98 (main.1.sm_70.ptx:11632) @%p4767 bra BB0_1123;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13000 (main.1.sm_70.ptx:11648) shfl.sync.idx.b32 %r2576|%p1789, %r14058, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 563 (potential) branch divergence @  PC=0x13020 (main.1.sm_70.ptx:11652) @%p4767 bra BB0_1125;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13088 (main.1.sm_70.ptx:11668) add.s32 %r24833, %r24833, 1;
GPGPU-Sim PTX: 564 (potential) branch divergence @  PC=0x13098 (main.1.sm_70.ptx:11670) @%p4771 bra BB0_1117;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x130a0 (main.1.sm_70.ptx:11672) xor.b32 %r14121, %r6025, 112;
GPGPU-Sim PTX: 565 (potential) branch divergence @  PC=0x13128 (main.1.sm_70.ptx:11691) @%p4773 bra BB0_1129;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13190 (main.1.sm_70.ptx:11707) shfl.sync.idx.b32 %r2591|%p1797, %r14130, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 566 (potential) branch divergence @  PC=0x131b0 (main.1.sm_70.ptx:11711) @%p4773 bra BB0_1131;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13218 (main.1.sm_70.ptx:11727) shfl.sync.idx.b32 %r2595|%p1801, %r14130, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 567 (potential) branch divergence @  PC=0x13238 (main.1.sm_70.ptx:11731) @%p4773 bra BB0_1133;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x132a0 (main.1.sm_70.ptx:11747) shfl.sync.idx.b32 %r2599|%p1805, %r14130, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 568 (potential) branch divergence @  PC=0x132c0 (main.1.sm_70.ptx:11751) @%p4773 bra BB0_1135;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13328 (main.1.sm_70.ptx:11767) add.s32 %r24834, %r24834, 1;
GPGPU-Sim PTX: 569 (potential) branch divergence @  PC=0x13338 (main.1.sm_70.ptx:11769) @%p4777 bra BB0_1127;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13340 (main.1.sm_70.ptx:11771) xor.b32 %r14193, %r6025, 113;
GPGPU-Sim PTX: 570 (potential) branch divergence @  PC=0x133c8 (main.1.sm_70.ptx:11790) @%p4779 bra BB0_1139;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13430 (main.1.sm_70.ptx:11806) shfl.sync.idx.b32 %r2614|%p1813, %r14202, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 571 (potential) branch divergence @  PC=0x13450 (main.1.sm_70.ptx:11810) @%p4779 bra BB0_1141;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x134b8 (main.1.sm_70.ptx:11826) shfl.sync.idx.b32 %r2618|%p1817, %r14202, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 572 (potential) branch divergence @  PC=0x134d8 (main.1.sm_70.ptx:11830) @%p4779 bra BB0_1143;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13540 (main.1.sm_70.ptx:11846) shfl.sync.idx.b32 %r2622|%p1821, %r14202, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 573 (potential) branch divergence @  PC=0x13560 (main.1.sm_70.ptx:11850) @%p4779 bra BB0_1145;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x135c8 (main.1.sm_70.ptx:11866) add.s32 %r24835, %r24835, 1;
GPGPU-Sim PTX: 574 (potential) branch divergence @  PC=0x135d8 (main.1.sm_70.ptx:11868) @%p4783 bra BB0_1137;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x135e0 (main.1.sm_70.ptx:11870) xor.b32 %r14265, %r6025, 114;
GPGPU-Sim PTX: 575 (potential) branch divergence @  PC=0x13668 (main.1.sm_70.ptx:11889) @%p4785 bra BB0_1149;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x136d0 (main.1.sm_70.ptx:11905) shfl.sync.idx.b32 %r2637|%p1829, %r14274, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 576 (potential) branch divergence @  PC=0x136f0 (main.1.sm_70.ptx:11909) @%p4785 bra BB0_1151;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13758 (main.1.sm_70.ptx:11925) shfl.sync.idx.b32 %r2641|%p1833, %r14274, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 577 (potential) branch divergence @  PC=0x13778 (main.1.sm_70.ptx:11929) @%p4785 bra BB0_1153;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x137e0 (main.1.sm_70.ptx:11945) shfl.sync.idx.b32 %r2645|%p1837, %r14274, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 578 (potential) branch divergence @  PC=0x13800 (main.1.sm_70.ptx:11949) @%p4785 bra BB0_1155;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13868 (main.1.sm_70.ptx:11965) add.s32 %r24836, %r24836, 1;
GPGPU-Sim PTX: 579 (potential) branch divergence @  PC=0x13878 (main.1.sm_70.ptx:11967) @%p4789 bra BB0_1147;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13880 (main.1.sm_70.ptx:11969) xor.b32 %r14337, %r6025, 115;
GPGPU-Sim PTX: 580 (potential) branch divergence @  PC=0x13908 (main.1.sm_70.ptx:11988) @%p4791 bra BB0_1159;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13970 (main.1.sm_70.ptx:12004) shfl.sync.idx.b32 %r2660|%p1845, %r14346, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 581 (potential) branch divergence @  PC=0x13990 (main.1.sm_70.ptx:12008) @%p4791 bra BB0_1161;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x139f8 (main.1.sm_70.ptx:12024) shfl.sync.idx.b32 %r2664|%p1849, %r14346, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 582 (potential) branch divergence @  PC=0x13a18 (main.1.sm_70.ptx:12028) @%p4791 bra BB0_1163;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13a80 (main.1.sm_70.ptx:12044) shfl.sync.idx.b32 %r2668|%p1853, %r14346, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 583 (potential) branch divergence @  PC=0x13aa0 (main.1.sm_70.ptx:12048) @%p4791 bra BB0_1165;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13b08 (main.1.sm_70.ptx:12064) add.s32 %r24837, %r24837, 1;
GPGPU-Sim PTX: 584 (potential) branch divergence @  PC=0x13b18 (main.1.sm_70.ptx:12066) @%p4795 bra BB0_1157;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13b20 (main.1.sm_70.ptx:12068) xor.b32 %r14409, %r6025, 116;
GPGPU-Sim PTX: 585 (potential) branch divergence @  PC=0x13ba8 (main.1.sm_70.ptx:12087) @%p4797 bra BB0_1169;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13c10 (main.1.sm_70.ptx:12103) shfl.sync.idx.b32 %r2683|%p1861, %r14418, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 586 (potential) branch divergence @  PC=0x13c30 (main.1.sm_70.ptx:12107) @%p4797 bra BB0_1171;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13c98 (main.1.sm_70.ptx:12123) shfl.sync.idx.b32 %r2687|%p1865, %r14418, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 587 (potential) branch divergence @  PC=0x13cb8 (main.1.sm_70.ptx:12127) @%p4797 bra BB0_1173;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13d20 (main.1.sm_70.ptx:12143) shfl.sync.idx.b32 %r2691|%p1869, %r14418, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 588 (potential) branch divergence @  PC=0x13d40 (main.1.sm_70.ptx:12147) @%p4797 bra BB0_1175;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13da8 (main.1.sm_70.ptx:12163) add.s32 %r24838, %r24838, 1;
GPGPU-Sim PTX: 589 (potential) branch divergence @  PC=0x13db8 (main.1.sm_70.ptx:12165) @%p4801 bra BB0_1167;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13dc0 (main.1.sm_70.ptx:12167) xor.b32 %r14481, %r6025, 117;
GPGPU-Sim PTX: 590 (potential) branch divergence @  PC=0x13e48 (main.1.sm_70.ptx:12186) @%p4803 bra BB0_1179;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13eb0 (main.1.sm_70.ptx:12202) shfl.sync.idx.b32 %r2706|%p1877, %r14490, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 591 (potential) branch divergence @  PC=0x13ed0 (main.1.sm_70.ptx:12206) @%p4803 bra BB0_1181;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13f38 (main.1.sm_70.ptx:12222) shfl.sync.idx.b32 %r2710|%p1881, %r14490, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 592 (potential) branch divergence @  PC=0x13f58 (main.1.sm_70.ptx:12226) @%p4803 bra BB0_1183;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13fc0 (main.1.sm_70.ptx:12242) shfl.sync.idx.b32 %r2714|%p1885, %r14490, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 593 (potential) branch divergence @  PC=0x13fe0 (main.1.sm_70.ptx:12246) @%p4803 bra BB0_1185;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14048 (main.1.sm_70.ptx:12262) add.s32 %r24839, %r24839, 1;
GPGPU-Sim PTX: 594 (potential) branch divergence @  PC=0x14058 (main.1.sm_70.ptx:12264) @%p4807 bra BB0_1177;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14060 (main.1.sm_70.ptx:12266) xor.b32 %r14553, %r6025, 118;
GPGPU-Sim PTX: 595 (potential) branch divergence @  PC=0x140e8 (main.1.sm_70.ptx:12285) @%p4809 bra BB0_1189;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14150 (main.1.sm_70.ptx:12301) shfl.sync.idx.b32 %r2729|%p1893, %r14562, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 596 (potential) branch divergence @  PC=0x14170 (main.1.sm_70.ptx:12305) @%p4809 bra BB0_1191;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x141d8 (main.1.sm_70.ptx:12321) shfl.sync.idx.b32 %r2733|%p1897, %r14562, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 597 (potential) branch divergence @  PC=0x141f8 (main.1.sm_70.ptx:12325) @%p4809 bra BB0_1193;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14260 (main.1.sm_70.ptx:12341) shfl.sync.idx.b32 %r2737|%p1901, %r14562, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 598 (potential) branch divergence @  PC=0x14280 (main.1.sm_70.ptx:12345) @%p4809 bra BB0_1195;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x142e8 (main.1.sm_70.ptx:12361) add.s32 %r24840, %r24840, 1;
GPGPU-Sim PTX: 599 (potential) branch divergence @  PC=0x142f8 (main.1.sm_70.ptx:12363) @%p4813 bra BB0_1187;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14300 (main.1.sm_70.ptx:12365) xor.b32 %r14625, %r6025, 119;
GPGPU-Sim PTX: 600 (potential) branch divergence @  PC=0x14388 (main.1.sm_70.ptx:12384) @%p4815 bra BB0_1199;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x143f0 (main.1.sm_70.ptx:12400) shfl.sync.idx.b32 %r2752|%p1909, %r14634, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 601 (potential) branch divergence @  PC=0x14410 (main.1.sm_70.ptx:12404) @%p4815 bra BB0_1201;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14478 (main.1.sm_70.ptx:12420) shfl.sync.idx.b32 %r2756|%p1913, %r14634, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 602 (potential) branch divergence @  PC=0x14498 (main.1.sm_70.ptx:12424) @%p4815 bra BB0_1203;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14500 (main.1.sm_70.ptx:12440) shfl.sync.idx.b32 %r2760|%p1917, %r14634, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 603 (potential) branch divergence @  PC=0x14520 (main.1.sm_70.ptx:12444) @%p4815 bra BB0_1205;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14588 (main.1.sm_70.ptx:12460) add.s32 %r24841, %r24841, 1;
GPGPU-Sim PTX: 604 (potential) branch divergence @  PC=0x14598 (main.1.sm_70.ptx:12462) @%p4819 bra BB0_1197;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x145a0 (main.1.sm_70.ptx:12464) xor.b32 %r14697, %r6025, 120;
GPGPU-Sim PTX: 605 (potential) branch divergence @  PC=0x14628 (main.1.sm_70.ptx:12483) @%p4821 bra BB0_1209;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14690 (main.1.sm_70.ptx:12499) shfl.sync.idx.b32 %r2775|%p1925, %r14706, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 606 (potential) branch divergence @  PC=0x146b0 (main.1.sm_70.ptx:12503) @%p4821 bra BB0_1211;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14718 (main.1.sm_70.ptx:12519) shfl.sync.idx.b32 %r2779|%p1929, %r14706, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 607 (potential) branch divergence @  PC=0x14738 (main.1.sm_70.ptx:12523) @%p4821 bra BB0_1213;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x147a0 (main.1.sm_70.ptx:12539) shfl.sync.idx.b32 %r2783|%p1933, %r14706, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 608 (potential) branch divergence @  PC=0x147c0 (main.1.sm_70.ptx:12543) @%p4821 bra BB0_1215;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14828 (main.1.sm_70.ptx:12559) add.s32 %r24842, %r24842, 1;
GPGPU-Sim PTX: 609 (potential) branch divergence @  PC=0x14838 (main.1.sm_70.ptx:12561) @%p4825 bra BB0_1207;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14840 (main.1.sm_70.ptx:12563) xor.b32 %r14769, %r6025, 121;
GPGPU-Sim PTX: 610 (potential) branch divergence @  PC=0x148c8 (main.1.sm_70.ptx:12582) @%p4827 bra BB0_1219;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14930 (main.1.sm_70.ptx:12598) shfl.sync.idx.b32 %r2798|%p1941, %r14778, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 611 (potential) branch divergence @  PC=0x14950 (main.1.sm_70.ptx:12602) @%p4827 bra BB0_1221;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x149b8 (main.1.sm_70.ptx:12618) shfl.sync.idx.b32 %r2802|%p1945, %r14778, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 612 (potential) branch divergence @  PC=0x149d8 (main.1.sm_70.ptx:12622) @%p4827 bra BB0_1223;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14a40 (main.1.sm_70.ptx:12638) shfl.sync.idx.b32 %r2806|%p1949, %r14778, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 613 (potential) branch divergence @  PC=0x14a60 (main.1.sm_70.ptx:12642) @%p4827 bra BB0_1225;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14ac8 (main.1.sm_70.ptx:12658) add.s32 %r24843, %r24843, 1;
GPGPU-Sim PTX: 614 (potential) branch divergence @  PC=0x14ad8 (main.1.sm_70.ptx:12660) @%p4831 bra BB0_1217;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14ae0 (main.1.sm_70.ptx:12662) xor.b32 %r14841, %r6025, 122;
GPGPU-Sim PTX: 615 (potential) branch divergence @  PC=0x14b68 (main.1.sm_70.ptx:12681) @%p4833 bra BB0_1229;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14bd0 (main.1.sm_70.ptx:12697) shfl.sync.idx.b32 %r2821|%p1957, %r14850, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 616 (potential) branch divergence @  PC=0x14bf0 (main.1.sm_70.ptx:12701) @%p4833 bra BB0_1231;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14c58 (main.1.sm_70.ptx:12717) shfl.sync.idx.b32 %r2825|%p1961, %r14850, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 617 (potential) branch divergence @  PC=0x14c78 (main.1.sm_70.ptx:12721) @%p4833 bra BB0_1233;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14ce0 (main.1.sm_70.ptx:12737) shfl.sync.idx.b32 %r2829|%p1965, %r14850, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 618 (potential) branch divergence @  PC=0x14d00 (main.1.sm_70.ptx:12741) @%p4833 bra BB0_1235;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14d68 (main.1.sm_70.ptx:12757) add.s32 %r24844, %r24844, 1;
GPGPU-Sim PTX: 619 (potential) branch divergence @  PC=0x14d78 (main.1.sm_70.ptx:12759) @%p4837 bra BB0_1227;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14d80 (main.1.sm_70.ptx:12761) xor.b32 %r14913, %r6025, 123;
GPGPU-Sim PTX: 620 (potential) branch divergence @  PC=0x14e08 (main.1.sm_70.ptx:12780) @%p4839 bra BB0_1239;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14e70 (main.1.sm_70.ptx:12796) shfl.sync.idx.b32 %r2844|%p1973, %r14922, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 621 (potential) branch divergence @  PC=0x14e90 (main.1.sm_70.ptx:12800) @%p4839 bra BB0_1241;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14ef8 (main.1.sm_70.ptx:12816) shfl.sync.idx.b32 %r2848|%p1977, %r14922, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 622 (potential) branch divergence @  PC=0x14f18 (main.1.sm_70.ptx:12820) @%p4839 bra BB0_1243;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14f80 (main.1.sm_70.ptx:12836) shfl.sync.idx.b32 %r2852|%p1981, %r14922, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 623 (potential) branch divergence @  PC=0x14fa0 (main.1.sm_70.ptx:12840) @%p4839 bra BB0_1245;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15008 (main.1.sm_70.ptx:12856) add.s32 %r24845, %r24845, 1;
GPGPU-Sim PTX: 624 (potential) branch divergence @  PC=0x15018 (main.1.sm_70.ptx:12858) @%p4843 bra BB0_1237;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15020 (main.1.sm_70.ptx:12860) xor.b32 %r14985, %r6025, 124;
GPGPU-Sim PTX: 625 (potential) branch divergence @  PC=0x150a8 (main.1.sm_70.ptx:12879) @%p4845 bra BB0_1249;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15110 (main.1.sm_70.ptx:12895) shfl.sync.idx.b32 %r2867|%p1989, %r14994, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 626 (potential) branch divergence @  PC=0x15130 (main.1.sm_70.ptx:12899) @%p4845 bra BB0_1251;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15198 (main.1.sm_70.ptx:12915) shfl.sync.idx.b32 %r2871|%p1993, %r14994, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 627 (potential) branch divergence @  PC=0x151b8 (main.1.sm_70.ptx:12919) @%p4845 bra BB0_1253;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15220 (main.1.sm_70.ptx:12935) shfl.sync.idx.b32 %r2875|%p1997, %r14994, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 628 (potential) branch divergence @  PC=0x15240 (main.1.sm_70.ptx:12939) @%p4845 bra BB0_1255;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x152a8 (main.1.sm_70.ptx:12955) add.s32 %r24846, %r24846, 1;
GPGPU-Sim PTX: 629 (potential) branch divergence @  PC=0x152b8 (main.1.sm_70.ptx:12957) @%p4849 bra BB0_1247;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x152c0 (main.1.sm_70.ptx:12959) xor.b32 %r15057, %r6025, 125;
GPGPU-Sim PTX: 630 (potential) branch divergence @  PC=0x15348 (main.1.sm_70.ptx:12978) @%p4851 bra BB0_1259;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x153b0 (main.1.sm_70.ptx:12994) shfl.sync.idx.b32 %r2890|%p2005, %r15066, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 631 (potential) branch divergence @  PC=0x153d0 (main.1.sm_70.ptx:12998) @%p4851 bra BB0_1261;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15438 (main.1.sm_70.ptx:13014) shfl.sync.idx.b32 %r2894|%p2009, %r15066, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 632 (potential) branch divergence @  PC=0x15458 (main.1.sm_70.ptx:13018) @%p4851 bra BB0_1263;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x154c0 (main.1.sm_70.ptx:13034) shfl.sync.idx.b32 %r2898|%p2013, %r15066, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 633 (potential) branch divergence @  PC=0x154e0 (main.1.sm_70.ptx:13038) @%p4851 bra BB0_1265;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15548 (main.1.sm_70.ptx:13054) add.s32 %r24847, %r24847, 1;
GPGPU-Sim PTX: 634 (potential) branch divergence @  PC=0x15558 (main.1.sm_70.ptx:13056) @%p4855 bra BB0_1257;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15560 (main.1.sm_70.ptx:13058) xor.b32 %r15129, %r6025, 126;
GPGPU-Sim PTX: 635 (potential) branch divergence @  PC=0x155e8 (main.1.sm_70.ptx:13077) @%p4857 bra BB0_1269;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15650 (main.1.sm_70.ptx:13093) shfl.sync.idx.b32 %r2913|%p2021, %r15138, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 636 (potential) branch divergence @  PC=0x15670 (main.1.sm_70.ptx:13097) @%p4857 bra BB0_1271;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x156d8 (main.1.sm_70.ptx:13113) shfl.sync.idx.b32 %r2917|%p2025, %r15138, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 637 (potential) branch divergence @  PC=0x156f8 (main.1.sm_70.ptx:13117) @%p4857 bra BB0_1273;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15760 (main.1.sm_70.ptx:13133) shfl.sync.idx.b32 %r2921|%p2029, %r15138, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 638 (potential) branch divergence @  PC=0x15780 (main.1.sm_70.ptx:13137) @%p4857 bra BB0_1275;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x157e8 (main.1.sm_70.ptx:13153) add.s32 %r24848, %r24848, 1;
GPGPU-Sim PTX: 639 (potential) branch divergence @  PC=0x157f8 (main.1.sm_70.ptx:13155) @%p4861 bra BB0_1267;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15800 (main.1.sm_70.ptx:13157) xor.b32 %r15201, %r6025, 127;
GPGPU-Sim PTX: 640 (potential) branch divergence @  PC=0x15888 (main.1.sm_70.ptx:13176) @%p4863 bra BB0_1279;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x158f0 (main.1.sm_70.ptx:13192) shfl.sync.idx.b32 %r2936|%p2037, %r15210, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 641 (potential) branch divergence @  PC=0x15910 (main.1.sm_70.ptx:13196) @%p4863 bra BB0_1281;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15978 (main.1.sm_70.ptx:13212) shfl.sync.idx.b32 %r2940|%p2041, %r15210, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 642 (potential) branch divergence @  PC=0x15998 (main.1.sm_70.ptx:13216) @%p4863 bra BB0_1283;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15a00 (main.1.sm_70.ptx:13232) shfl.sync.idx.b32 %r2944|%p2045, %r15210, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 643 (potential) branch divergence @  PC=0x15a20 (main.1.sm_70.ptx:13236) @%p4863 bra BB0_1285;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15a88 (main.1.sm_70.ptx:13252) add.s32 %r24849, %r24849, 1;
GPGPU-Sim PTX: 644 (potential) branch divergence @  PC=0x15a98 (main.1.sm_70.ptx:13254) @%p4867 bra BB0_1277;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15aa0 (main.1.sm_70.ptx:13256) xor.b32 %r15273, %r6025, 128;
GPGPU-Sim PTX: 645 (potential) branch divergence @  PC=0x15b28 (main.1.sm_70.ptx:13275) @%p4869 bra BB0_1289;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15b90 (main.1.sm_70.ptx:13291) shfl.sync.idx.b32 %r2959|%p2053, %r15282, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 646 (potential) branch divergence @  PC=0x15bb0 (main.1.sm_70.ptx:13295) @%p4869 bra BB0_1291;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15c18 (main.1.sm_70.ptx:13311) shfl.sync.idx.b32 %r2963|%p2057, %r15282, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 647 (potential) branch divergence @  PC=0x15c38 (main.1.sm_70.ptx:13315) @%p4869 bra BB0_1293;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15ca0 (main.1.sm_70.ptx:13331) shfl.sync.idx.b32 %r2967|%p2061, %r15282, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 648 (potential) branch divergence @  PC=0x15cc0 (main.1.sm_70.ptx:13335) @%p4869 bra BB0_1295;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15d28 (main.1.sm_70.ptx:13351) add.s32 %r24850, %r24850, 1;
GPGPU-Sim PTX: 649 (potential) branch divergence @  PC=0x15d38 (main.1.sm_70.ptx:13353) @%p4873 bra BB0_1287;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15d40 (main.1.sm_70.ptx:13355) xor.b32 %r15345, %r6025, 129;
GPGPU-Sim PTX: 650 (potential) branch divergence @  PC=0x15dc8 (main.1.sm_70.ptx:13374) @%p4875 bra BB0_1299;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15e30 (main.1.sm_70.ptx:13390) shfl.sync.idx.b32 %r2982|%p2069, %r15354, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 651 (potential) branch divergence @  PC=0x15e50 (main.1.sm_70.ptx:13394) @%p4875 bra BB0_1301;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15eb8 (main.1.sm_70.ptx:13410) shfl.sync.idx.b32 %r2986|%p2073, %r15354, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 652 (potential) branch divergence @  PC=0x15ed8 (main.1.sm_70.ptx:13414) @%p4875 bra BB0_1303;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15f40 (main.1.sm_70.ptx:13430) shfl.sync.idx.b32 %r2990|%p2077, %r15354, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 653 (potential) branch divergence @  PC=0x15f60 (main.1.sm_70.ptx:13434) @%p4875 bra BB0_1305;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15fc8 (main.1.sm_70.ptx:13450) add.s32 %r24851, %r24851, 1;
GPGPU-Sim PTX: 654 (potential) branch divergence @  PC=0x15fd8 (main.1.sm_70.ptx:13452) @%p4879 bra BB0_1297;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15fe0 (main.1.sm_70.ptx:13454) xor.b32 %r15417, %r6025, 130;
GPGPU-Sim PTX: 655 (potential) branch divergence @  PC=0x16068 (main.1.sm_70.ptx:13473) @%p4881 bra BB0_1309;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x160d0 (main.1.sm_70.ptx:13489) shfl.sync.idx.b32 %r3005|%p2085, %r15426, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 656 (potential) branch divergence @  PC=0x160f0 (main.1.sm_70.ptx:13493) @%p4881 bra BB0_1311;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16158 (main.1.sm_70.ptx:13509) shfl.sync.idx.b32 %r3009|%p2089, %r15426, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 657 (potential) branch divergence @  PC=0x16178 (main.1.sm_70.ptx:13513) @%p4881 bra BB0_1313;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x161e0 (main.1.sm_70.ptx:13529) shfl.sync.idx.b32 %r3013|%p2093, %r15426, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 658 (potential) branch divergence @  PC=0x16200 (main.1.sm_70.ptx:13533) @%p4881 bra BB0_1315;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16268 (main.1.sm_70.ptx:13549) add.s32 %r24852, %r24852, 1;
GPGPU-Sim PTX: 659 (potential) branch divergence @  PC=0x16278 (main.1.sm_70.ptx:13551) @%p4885 bra BB0_1307;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16280 (main.1.sm_70.ptx:13553) xor.b32 %r15489, %r6025, 131;
GPGPU-Sim PTX: 660 (potential) branch divergence @  PC=0x16308 (main.1.sm_70.ptx:13572) @%p4887 bra BB0_1319;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16370 (main.1.sm_70.ptx:13588) shfl.sync.idx.b32 %r3028|%p2101, %r15498, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 661 (potential) branch divergence @  PC=0x16390 (main.1.sm_70.ptx:13592) @%p4887 bra BB0_1321;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x163f8 (main.1.sm_70.ptx:13608) shfl.sync.idx.b32 %r3032|%p2105, %r15498, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 662 (potential) branch divergence @  PC=0x16418 (main.1.sm_70.ptx:13612) @%p4887 bra BB0_1323;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16480 (main.1.sm_70.ptx:13628) shfl.sync.idx.b32 %r3036|%p2109, %r15498, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 663 (potential) branch divergence @  PC=0x164a0 (main.1.sm_70.ptx:13632) @%p4887 bra BB0_1325;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16508 (main.1.sm_70.ptx:13648) add.s32 %r24853, %r24853, 1;
GPGPU-Sim PTX: 664 (potential) branch divergence @  PC=0x16518 (main.1.sm_70.ptx:13650) @%p4891 bra BB0_1317;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16520 (main.1.sm_70.ptx:13652) xor.b32 %r15561, %r6025, 132;
GPGPU-Sim PTX: 665 (potential) branch divergence @  PC=0x165a8 (main.1.sm_70.ptx:13671) @%p4893 bra BB0_1329;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16610 (main.1.sm_70.ptx:13687) shfl.sync.idx.b32 %r3051|%p2117, %r15570, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 666 (potential) branch divergence @  PC=0x16630 (main.1.sm_70.ptx:13691) @%p4893 bra BB0_1331;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16698 (main.1.sm_70.ptx:13707) shfl.sync.idx.b32 %r3055|%p2121, %r15570, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 667 (potential) branch divergence @  PC=0x166b8 (main.1.sm_70.ptx:13711) @%p4893 bra BB0_1333;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16720 (main.1.sm_70.ptx:13727) shfl.sync.idx.b32 %r3059|%p2125, %r15570, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 668 (potential) branch divergence @  PC=0x16740 (main.1.sm_70.ptx:13731) @%p4893 bra BB0_1335;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x167a8 (main.1.sm_70.ptx:13747) add.s32 %r24854, %r24854, 1;
GPGPU-Sim PTX: 669 (potential) branch divergence @  PC=0x167b8 (main.1.sm_70.ptx:13749) @%p4897 bra BB0_1327;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x167c0 (main.1.sm_70.ptx:13751) xor.b32 %r15633, %r6025, 133;
GPGPU-Sim PTX: 670 (potential) branch divergence @  PC=0x16848 (main.1.sm_70.ptx:13770) @%p4899 bra BB0_1339;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x168b0 (main.1.sm_70.ptx:13786) shfl.sync.idx.b32 %r3074|%p2133, %r15642, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 671 (potential) branch divergence @  PC=0x168d0 (main.1.sm_70.ptx:13790) @%p4899 bra BB0_1341;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16938 (main.1.sm_70.ptx:13806) shfl.sync.idx.b32 %r3078|%p2137, %r15642, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 672 (potential) branch divergence @  PC=0x16958 (main.1.sm_70.ptx:13810) @%p4899 bra BB0_1343;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x169c0 (main.1.sm_70.ptx:13826) shfl.sync.idx.b32 %r3082|%p2141, %r15642, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 673 (potential) branch divergence @  PC=0x169e0 (main.1.sm_70.ptx:13830) @%p4899 bra BB0_1345;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16a48 (main.1.sm_70.ptx:13846) add.s32 %r24855, %r24855, 1;
GPGPU-Sim PTX: 674 (potential) branch divergence @  PC=0x16a58 (main.1.sm_70.ptx:13848) @%p4903 bra BB0_1337;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16a60 (main.1.sm_70.ptx:13850) xor.b32 %r15705, %r6025, 134;
GPGPU-Sim PTX: 675 (potential) branch divergence @  PC=0x16ae8 (main.1.sm_70.ptx:13869) @%p4905 bra BB0_1349;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16b50 (main.1.sm_70.ptx:13885) shfl.sync.idx.b32 %r3097|%p2149, %r15714, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 676 (potential) branch divergence @  PC=0x16b70 (main.1.sm_70.ptx:13889) @%p4905 bra BB0_1351;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16bd8 (main.1.sm_70.ptx:13905) shfl.sync.idx.b32 %r3101|%p2153, %r15714, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 677 (potential) branch divergence @  PC=0x16bf8 (main.1.sm_70.ptx:13909) @%p4905 bra BB0_1353;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16c60 (main.1.sm_70.ptx:13925) shfl.sync.idx.b32 %r3105|%p2157, %r15714, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 678 (potential) branch divergence @  PC=0x16c80 (main.1.sm_70.ptx:13929) @%p4905 bra BB0_1355;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16ce8 (main.1.sm_70.ptx:13945) add.s32 %r24856, %r24856, 1;
GPGPU-Sim PTX: 679 (potential) branch divergence @  PC=0x16cf8 (main.1.sm_70.ptx:13947) @%p4909 bra BB0_1347;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16d00 (main.1.sm_70.ptx:13949) xor.b32 %r15777, %r6025, 135;
GPGPU-Sim PTX: 680 (potential) branch divergence @  PC=0x16d88 (main.1.sm_70.ptx:13968) @%p4911 bra BB0_1359;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16df0 (main.1.sm_70.ptx:13984) shfl.sync.idx.b32 %r3120|%p2165, %r15786, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 681 (potential) branch divergence @  PC=0x16e10 (main.1.sm_70.ptx:13988) @%p4911 bra BB0_1361;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16e78 (main.1.sm_70.ptx:14004) shfl.sync.idx.b32 %r3124|%p2169, %r15786, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 682 (potential) branch divergence @  PC=0x16e98 (main.1.sm_70.ptx:14008) @%p4911 bra BB0_1363;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16f00 (main.1.sm_70.ptx:14024) shfl.sync.idx.b32 %r3128|%p2173, %r15786, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 683 (potential) branch divergence @  PC=0x16f20 (main.1.sm_70.ptx:14028) @%p4911 bra BB0_1365;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16f88 (main.1.sm_70.ptx:14044) add.s32 %r24857, %r24857, 1;
GPGPU-Sim PTX: 684 (potential) branch divergence @  PC=0x16f98 (main.1.sm_70.ptx:14046) @%p4915 bra BB0_1357;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16fa0 (main.1.sm_70.ptx:14048) xor.b32 %r15849, %r6025, 136;
GPGPU-Sim PTX: 685 (potential) branch divergence @  PC=0x17028 (main.1.sm_70.ptx:14067) @%p4917 bra BB0_1369;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17090 (main.1.sm_70.ptx:14083) shfl.sync.idx.b32 %r3143|%p2181, %r15858, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 686 (potential) branch divergence @  PC=0x170b0 (main.1.sm_70.ptx:14087) @%p4917 bra BB0_1371;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17118 (main.1.sm_70.ptx:14103) shfl.sync.idx.b32 %r3147|%p2185, %r15858, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 687 (potential) branch divergence @  PC=0x17138 (main.1.sm_70.ptx:14107) @%p4917 bra BB0_1373;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x171a0 (main.1.sm_70.ptx:14123) shfl.sync.idx.b32 %r3151|%p2189, %r15858, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 688 (potential) branch divergence @  PC=0x171c0 (main.1.sm_70.ptx:14127) @%p4917 bra BB0_1375;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17228 (main.1.sm_70.ptx:14143) add.s32 %r24858, %r24858, 1;
GPGPU-Sim PTX: 689 (potential) branch divergence @  PC=0x17238 (main.1.sm_70.ptx:14145) @%p4921 bra BB0_1367;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17240 (main.1.sm_70.ptx:14147) xor.b32 %r15921, %r6025, 137;
GPGPU-Sim PTX: 690 (potential) branch divergence @  PC=0x172c8 (main.1.sm_70.ptx:14166) @%p4923 bra BB0_1379;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17330 (main.1.sm_70.ptx:14182) shfl.sync.idx.b32 %r3166|%p2197, %r15930, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 691 (potential) branch divergence @  PC=0x17350 (main.1.sm_70.ptx:14186) @%p4923 bra BB0_1381;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x173b8 (main.1.sm_70.ptx:14202) shfl.sync.idx.b32 %r3170|%p2201, %r15930, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 692 (potential) branch divergence @  PC=0x173d8 (main.1.sm_70.ptx:14206) @%p4923 bra BB0_1383;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17440 (main.1.sm_70.ptx:14222) shfl.sync.idx.b32 %r3174|%p2205, %r15930, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 693 (potential) branch divergence @  PC=0x17460 (main.1.sm_70.ptx:14226) @%p4923 bra BB0_1385;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x174c8 (main.1.sm_70.ptx:14242) add.s32 %r24859, %r24859, 1;
GPGPU-Sim PTX: 694 (potential) branch divergence @  PC=0x174d8 (main.1.sm_70.ptx:14244) @%p4927 bra BB0_1377;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x174e0 (main.1.sm_70.ptx:14246) xor.b32 %r15993, %r6025, 138;
GPGPU-Sim PTX: 695 (potential) branch divergence @  PC=0x17568 (main.1.sm_70.ptx:14265) @%p4929 bra BB0_1389;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x175d0 (main.1.sm_70.ptx:14281) shfl.sync.idx.b32 %r3189|%p2213, %r16002, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 696 (potential) branch divergence @  PC=0x175f0 (main.1.sm_70.ptx:14285) @%p4929 bra BB0_1391;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17658 (main.1.sm_70.ptx:14301) shfl.sync.idx.b32 %r3193|%p2217, %r16002, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 697 (potential) branch divergence @  PC=0x17678 (main.1.sm_70.ptx:14305) @%p4929 bra BB0_1393;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x176e0 (main.1.sm_70.ptx:14321) shfl.sync.idx.b32 %r3197|%p2221, %r16002, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 698 (potential) branch divergence @  PC=0x17700 (main.1.sm_70.ptx:14325) @%p4929 bra BB0_1395;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17768 (main.1.sm_70.ptx:14341) add.s32 %r24860, %r24860, 1;
GPGPU-Sim PTX: 699 (potential) branch divergence @  PC=0x17778 (main.1.sm_70.ptx:14343) @%p4933 bra BB0_1387;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17780 (main.1.sm_70.ptx:14345) xor.b32 %r16065, %r6025, 139;
GPGPU-Sim PTX: 700 (potential) branch divergence @  PC=0x17808 (main.1.sm_70.ptx:14364) @%p4935 bra BB0_1399;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17870 (main.1.sm_70.ptx:14380) shfl.sync.idx.b32 %r3212|%p2229, %r16074, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 701 (potential) branch divergence @  PC=0x17890 (main.1.sm_70.ptx:14384) @%p4935 bra BB0_1401;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178f8 (main.1.sm_70.ptx:14400) shfl.sync.idx.b32 %r3216|%p2233, %r16074, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 702 (potential) branch divergence @  PC=0x17918 (main.1.sm_70.ptx:14404) @%p4935 bra BB0_1403;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17980 (main.1.sm_70.ptx:14420) shfl.sync.idx.b32 %r3220|%p2237, %r16074, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 703 (potential) branch divergence @  PC=0x179a0 (main.1.sm_70.ptx:14424) @%p4935 bra BB0_1405;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17a08 (main.1.sm_70.ptx:14440) add.s32 %r24861, %r24861, 1;
GPGPU-Sim PTX: 704 (potential) branch divergence @  PC=0x17a18 (main.1.sm_70.ptx:14442) @%p4939 bra BB0_1397;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17a20 (main.1.sm_70.ptx:14444) xor.b32 %r16137, %r6025, 140;
GPGPU-Sim PTX: 705 (potential) branch divergence @  PC=0x17aa8 (main.1.sm_70.ptx:14463) @%p4941 bra BB0_1409;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17b10 (main.1.sm_70.ptx:14479) shfl.sync.idx.b32 %r3235|%p2245, %r16146, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 706 (potential) branch divergence @  PC=0x17b30 (main.1.sm_70.ptx:14483) @%p4941 bra BB0_1411;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17b98 (main.1.sm_70.ptx:14499) shfl.sync.idx.b32 %r3239|%p2249, %r16146, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 707 (potential) branch divergence @  PC=0x17bb8 (main.1.sm_70.ptx:14503) @%p4941 bra BB0_1413;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17c20 (main.1.sm_70.ptx:14519) shfl.sync.idx.b32 %r3243|%p2253, %r16146, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 708 (potential) branch divergence @  PC=0x17c40 (main.1.sm_70.ptx:14523) @%p4941 bra BB0_1415;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17ca8 (main.1.sm_70.ptx:14539) add.s32 %r24862, %r24862, 1;
GPGPU-Sim PTX: 709 (potential) branch divergence @  PC=0x17cb8 (main.1.sm_70.ptx:14541) @%p4945 bra BB0_1407;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17cc0 (main.1.sm_70.ptx:14543) xor.b32 %r16209, %r6025, 141;
GPGPU-Sim PTX: 710 (potential) branch divergence @  PC=0x17d48 (main.1.sm_70.ptx:14562) @%p4947 bra BB0_1419;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17db0 (main.1.sm_70.ptx:14578) shfl.sync.idx.b32 %r3258|%p2261, %r16218, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 711 (potential) branch divergence @  PC=0x17dd0 (main.1.sm_70.ptx:14582) @%p4947 bra BB0_1421;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17e38 (main.1.sm_70.ptx:14598) shfl.sync.idx.b32 %r3262|%p2265, %r16218, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 712 (potential) branch divergence @  PC=0x17e58 (main.1.sm_70.ptx:14602) @%p4947 bra BB0_1423;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17ec0 (main.1.sm_70.ptx:14618) shfl.sync.idx.b32 %r3266|%p2269, %r16218, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 713 (potential) branch divergence @  PC=0x17ee0 (main.1.sm_70.ptx:14622) @%p4947 bra BB0_1425;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17f48 (main.1.sm_70.ptx:14638) add.s32 %r24863, %r24863, 1;
GPGPU-Sim PTX: 714 (potential) branch divergence @  PC=0x17f58 (main.1.sm_70.ptx:14640) @%p4951 bra BB0_1417;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17f60 (main.1.sm_70.ptx:14642) xor.b32 %r16281, %r6025, 142;
GPGPU-Sim PTX: 715 (potential) branch divergence @  PC=0x17fe8 (main.1.sm_70.ptx:14661) @%p4953 bra BB0_1429;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18050 (main.1.sm_70.ptx:14677) shfl.sync.idx.b32 %r3281|%p2277, %r16290, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 716 (potential) branch divergence @  PC=0x18070 (main.1.sm_70.ptx:14681) @%p4953 bra BB0_1431;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x180d8 (main.1.sm_70.ptx:14697) shfl.sync.idx.b32 %r3285|%p2281, %r16290, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 717 (potential) branch divergence @  PC=0x180f8 (main.1.sm_70.ptx:14701) @%p4953 bra BB0_1433;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18160 (main.1.sm_70.ptx:14717) shfl.sync.idx.b32 %r3289|%p2285, %r16290, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 718 (potential) branch divergence @  PC=0x18180 (main.1.sm_70.ptx:14721) @%p4953 bra BB0_1435;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x181e8 (main.1.sm_70.ptx:14737) add.s32 %r24864, %r24864, 1;
GPGPU-Sim PTX: 719 (potential) branch divergence @  PC=0x181f8 (main.1.sm_70.ptx:14739) @%p4957 bra BB0_1427;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18200 (main.1.sm_70.ptx:14741) xor.b32 %r16353, %r6025, 143;
GPGPU-Sim PTX: 720 (potential) branch divergence @  PC=0x18288 (main.1.sm_70.ptx:14760) @%p4959 bra BB0_1439;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x182f0 (main.1.sm_70.ptx:14776) shfl.sync.idx.b32 %r3304|%p2293, %r16362, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 721 (potential) branch divergence @  PC=0x18310 (main.1.sm_70.ptx:14780) @%p4959 bra BB0_1441;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18378 (main.1.sm_70.ptx:14796) shfl.sync.idx.b32 %r3308|%p2297, %r16362, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 722 (potential) branch divergence @  PC=0x18398 (main.1.sm_70.ptx:14800) @%p4959 bra BB0_1443;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18400 (main.1.sm_70.ptx:14816) shfl.sync.idx.b32 %r3312|%p2301, %r16362, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 723 (potential) branch divergence @  PC=0x18420 (main.1.sm_70.ptx:14820) @%p4959 bra BB0_1445;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18488 (main.1.sm_70.ptx:14836) add.s32 %r24865, %r24865, 1;
GPGPU-Sim PTX: 724 (potential) branch divergence @  PC=0x18498 (main.1.sm_70.ptx:14838) @%p4963 bra BB0_1437;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x184a0 (main.1.sm_70.ptx:14840) xor.b32 %r16425, %r6025, 144;
GPGPU-Sim PTX: 725 (potential) branch divergence @  PC=0x18528 (main.1.sm_70.ptx:14859) @%p4965 bra BB0_1449;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18590 (main.1.sm_70.ptx:14875) shfl.sync.idx.b32 %r3327|%p2309, %r16434, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 726 (potential) branch divergence @  PC=0x185b0 (main.1.sm_70.ptx:14879) @%p4965 bra BB0_1451;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18618 (main.1.sm_70.ptx:14895) shfl.sync.idx.b32 %r3331|%p2313, %r16434, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 727 (potential) branch divergence @  PC=0x18638 (main.1.sm_70.ptx:14899) @%p4965 bra BB0_1453;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x186a0 (main.1.sm_70.ptx:14915) shfl.sync.idx.b32 %r3335|%p2317, %r16434, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 728 (potential) branch divergence @  PC=0x186c0 (main.1.sm_70.ptx:14919) @%p4965 bra BB0_1455;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18728 (main.1.sm_70.ptx:14935) add.s32 %r24866, %r24866, 1;
GPGPU-Sim PTX: 729 (potential) branch divergence @  PC=0x18738 (main.1.sm_70.ptx:14937) @%p4969 bra BB0_1447;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18740 (main.1.sm_70.ptx:14939) xor.b32 %r16497, %r6025, 145;
GPGPU-Sim PTX: 730 (potential) branch divergence @  PC=0x187c8 (main.1.sm_70.ptx:14958) @%p4971 bra BB0_1459;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18830 (main.1.sm_70.ptx:14974) shfl.sync.idx.b32 %r3350|%p2325, %r16506, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 731 (potential) branch divergence @  PC=0x18850 (main.1.sm_70.ptx:14978) @%p4971 bra BB0_1461;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x188b8 (main.1.sm_70.ptx:14994) shfl.sync.idx.b32 %r3354|%p2329, %r16506, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 732 (potential) branch divergence @  PC=0x188d8 (main.1.sm_70.ptx:14998) @%p4971 bra BB0_1463;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18940 (main.1.sm_70.ptx:15014) shfl.sync.idx.b32 %r3358|%p2333, %r16506, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 733 (potential) branch divergence @  PC=0x18960 (main.1.sm_70.ptx:15018) @%p4971 bra BB0_1465;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x189c8 (main.1.sm_70.ptx:15034) add.s32 %r24867, %r24867, 1;
GPGPU-Sim PTX: 734 (potential) branch divergence @  PC=0x189d8 (main.1.sm_70.ptx:15036) @%p4975 bra BB0_1457;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x189e0 (main.1.sm_70.ptx:15038) xor.b32 %r16569, %r6025, 146;
GPGPU-Sim PTX: 735 (potential) branch divergence @  PC=0x18a68 (main.1.sm_70.ptx:15057) @%p4977 bra BB0_1469;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18ad0 (main.1.sm_70.ptx:15073) shfl.sync.idx.b32 %r3373|%p2341, %r16578, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 736 (potential) branch divergence @  PC=0x18af0 (main.1.sm_70.ptx:15077) @%p4977 bra BB0_1471;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18b58 (main.1.sm_70.ptx:15093) shfl.sync.idx.b32 %r3377|%p2345, %r16578, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 737 (potential) branch divergence @  PC=0x18b78 (main.1.sm_70.ptx:15097) @%p4977 bra BB0_1473;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18be0 (main.1.sm_70.ptx:15113) shfl.sync.idx.b32 %r3381|%p2349, %r16578, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 738 (potential) branch divergence @  PC=0x18c00 (main.1.sm_70.ptx:15117) @%p4977 bra BB0_1475;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18c68 (main.1.sm_70.ptx:15133) add.s32 %r24868, %r24868, 1;
GPGPU-Sim PTX: 739 (potential) branch divergence @  PC=0x18c78 (main.1.sm_70.ptx:15135) @%p4981 bra BB0_1467;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18c80 (main.1.sm_70.ptx:15137) xor.b32 %r16641, %r6025, 147;
GPGPU-Sim PTX: 740 (potential) branch divergence @  PC=0x18d08 (main.1.sm_70.ptx:15156) @%p4983 bra BB0_1479;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18d70 (main.1.sm_70.ptx:15172) shfl.sync.idx.b32 %r3396|%p2357, %r16650, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 741 (potential) branch divergence @  PC=0x18d90 (main.1.sm_70.ptx:15176) @%p4983 bra BB0_1481;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18df8 (main.1.sm_70.ptx:15192) shfl.sync.idx.b32 %r3400|%p2361, %r16650, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 742 (potential) branch divergence @  PC=0x18e18 (main.1.sm_70.ptx:15196) @%p4983 bra BB0_1483;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18e80 (main.1.sm_70.ptx:15212) shfl.sync.idx.b32 %r3404|%p2365, %r16650, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 743 (potential) branch divergence @  PC=0x18ea0 (main.1.sm_70.ptx:15216) @%p4983 bra BB0_1485;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18f08 (main.1.sm_70.ptx:15232) add.s32 %r24869, %r24869, 1;
GPGPU-Sim PTX: 744 (potential) branch divergence @  PC=0x18f18 (main.1.sm_70.ptx:15234) @%p4987 bra BB0_1477;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18f20 (main.1.sm_70.ptx:15236) xor.b32 %r16713, %r6025, 148;
GPGPU-Sim PTX: 745 (potential) branch divergence @  PC=0x18fa8 (main.1.sm_70.ptx:15255) @%p4989 bra BB0_1489;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19010 (main.1.sm_70.ptx:15271) shfl.sync.idx.b32 %r3419|%p2373, %r16722, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 746 (potential) branch divergence @  PC=0x19030 (main.1.sm_70.ptx:15275) @%p4989 bra BB0_1491;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19098 (main.1.sm_70.ptx:15291) shfl.sync.idx.b32 %r3423|%p2377, %r16722, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 747 (potential) branch divergence @  PC=0x190b8 (main.1.sm_70.ptx:15295) @%p4989 bra BB0_1493;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19120 (main.1.sm_70.ptx:15311) shfl.sync.idx.b32 %r3427|%p2381, %r16722, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 748 (potential) branch divergence @  PC=0x19140 (main.1.sm_70.ptx:15315) @%p4989 bra BB0_1495;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x191a8 (main.1.sm_70.ptx:15331) add.s32 %r24870, %r24870, 1;
GPGPU-Sim PTX: 749 (potential) branch divergence @  PC=0x191b8 (main.1.sm_70.ptx:15333) @%p4993 bra BB0_1487;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x191c0 (main.1.sm_70.ptx:15335) xor.b32 %r16785, %r6025, 149;
GPGPU-Sim PTX: 750 (potential) branch divergence @  PC=0x19248 (main.1.sm_70.ptx:15354) @%p4995 bra BB0_1499;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x192b0 (main.1.sm_70.ptx:15370) shfl.sync.idx.b32 %r3442|%p2389, %r16794, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 751 (potential) branch divergence @  PC=0x192d0 (main.1.sm_70.ptx:15374) @%p4995 bra BB0_1501;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19338 (main.1.sm_70.ptx:15390) shfl.sync.idx.b32 %r3446|%p2393, %r16794, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 752 (potential) branch divergence @  PC=0x19358 (main.1.sm_70.ptx:15394) @%p4995 bra BB0_1503;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x193c0 (main.1.sm_70.ptx:15410) shfl.sync.idx.b32 %r3450|%p2397, %r16794, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 753 (potential) branch divergence @  PC=0x193e0 (main.1.sm_70.ptx:15414) @%p4995 bra BB0_1505;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19448 (main.1.sm_70.ptx:15430) add.s32 %r24871, %r24871, 1;
GPGPU-Sim PTX: 754 (potential) branch divergence @  PC=0x19458 (main.1.sm_70.ptx:15432) @%p4999 bra BB0_1497;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19460 (main.1.sm_70.ptx:15434) xor.b32 %r16857, %r6025, 150;
GPGPU-Sim PTX: 755 (potential) branch divergence @  PC=0x194e8 (main.1.sm_70.ptx:15453) @%p5001 bra BB0_1509;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19550 (main.1.sm_70.ptx:15469) shfl.sync.idx.b32 %r3465|%p2405, %r16866, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 756 (potential) branch divergence @  PC=0x19570 (main.1.sm_70.ptx:15473) @%p5001 bra BB0_1511;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x195d8 (main.1.sm_70.ptx:15489) shfl.sync.idx.b32 %r3469|%p2409, %r16866, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 757 (potential) branch divergence @  PC=0x195f8 (main.1.sm_70.ptx:15493) @%p5001 bra BB0_1513;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19660 (main.1.sm_70.ptx:15509) shfl.sync.idx.b32 %r3473|%p2413, %r16866, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 758 (potential) branch divergence @  PC=0x19680 (main.1.sm_70.ptx:15513) @%p5001 bra BB0_1515;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x196e8 (main.1.sm_70.ptx:15529) add.s32 %r24872, %r24872, 1;
GPGPU-Sim PTX: 759 (potential) branch divergence @  PC=0x196f8 (main.1.sm_70.ptx:15531) @%p5005 bra BB0_1507;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19700 (main.1.sm_70.ptx:15533) xor.b32 %r16929, %r6025, 151;
GPGPU-Sim PTX: 760 (potential) branch divergence @  PC=0x19788 (main.1.sm_70.ptx:15552) @%p5007 bra BB0_1519;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x197f0 (main.1.sm_70.ptx:15568) shfl.sync.idx.b32 %r3488|%p2421, %r16938, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 761 (potential) branch divergence @  PC=0x19810 (main.1.sm_70.ptx:15572) @%p5007 bra BB0_1521;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19878 (main.1.sm_70.ptx:15588) shfl.sync.idx.b32 %r3492|%p2425, %r16938, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 762 (potential) branch divergence @  PC=0x19898 (main.1.sm_70.ptx:15592) @%p5007 bra BB0_1523;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19900 (main.1.sm_70.ptx:15608) shfl.sync.idx.b32 %r3496|%p2429, %r16938, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 763 (potential) branch divergence @  PC=0x19920 (main.1.sm_70.ptx:15612) @%p5007 bra BB0_1525;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19988 (main.1.sm_70.ptx:15628) add.s32 %r24873, %r24873, 1;
GPGPU-Sim PTX: 764 (potential) branch divergence @  PC=0x19998 (main.1.sm_70.ptx:15630) @%p5011 bra BB0_1517;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x199a0 (main.1.sm_70.ptx:15632) xor.b32 %r17001, %r6025, 152;
GPGPU-Sim PTX: 765 (potential) branch divergence @  PC=0x19a28 (main.1.sm_70.ptx:15651) @%p5013 bra BB0_1529;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19a90 (main.1.sm_70.ptx:15667) shfl.sync.idx.b32 %r3511|%p2437, %r17010, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 766 (potential) branch divergence @  PC=0x19ab0 (main.1.sm_70.ptx:15671) @%p5013 bra BB0_1531;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19b18 (main.1.sm_70.ptx:15687) shfl.sync.idx.b32 %r3515|%p2441, %r17010, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 767 (potential) branch divergence @  PC=0x19b38 (main.1.sm_70.ptx:15691) @%p5013 bra BB0_1533;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19ba0 (main.1.sm_70.ptx:15707) shfl.sync.idx.b32 %r3519|%p2445, %r17010, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 768 (potential) branch divergence @  PC=0x19bc0 (main.1.sm_70.ptx:15711) @%p5013 bra BB0_1535;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19c28 (main.1.sm_70.ptx:15727) add.s32 %r24874, %r24874, 1;
GPGPU-Sim PTX: 769 (potential) branch divergence @  PC=0x19c38 (main.1.sm_70.ptx:15729) @%p5017 bra BB0_1527;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19c40 (main.1.sm_70.ptx:15731) xor.b32 %r17073, %r6025, 153;
GPGPU-Sim PTX: 770 (potential) branch divergence @  PC=0x19cc8 (main.1.sm_70.ptx:15750) @%p5019 bra BB0_1539;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19d30 (main.1.sm_70.ptx:15766) shfl.sync.idx.b32 %r3534|%p2453, %r17082, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 771 (potential) branch divergence @  PC=0x19d50 (main.1.sm_70.ptx:15770) @%p5019 bra BB0_1541;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19db8 (main.1.sm_70.ptx:15786) shfl.sync.idx.b32 %r3538|%p2457, %r17082, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 772 (potential) branch divergence @  PC=0x19dd8 (main.1.sm_70.ptx:15790) @%p5019 bra BB0_1543;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19e40 (main.1.sm_70.ptx:15806) shfl.sync.idx.b32 %r3542|%p2461, %r17082, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 773 (potential) branch divergence @  PC=0x19e60 (main.1.sm_70.ptx:15810) @%p5019 bra BB0_1545;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19ec8 (main.1.sm_70.ptx:15826) add.s32 %r24875, %r24875, 1;
GPGPU-Sim PTX: 774 (potential) branch divergence @  PC=0x19ed8 (main.1.sm_70.ptx:15828) @%p5023 bra BB0_1537;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19ee0 (main.1.sm_70.ptx:15830) xor.b32 %r17145, %r6025, 154;
GPGPU-Sim PTX: 775 (potential) branch divergence @  PC=0x19f68 (main.1.sm_70.ptx:15849) @%p5025 bra BB0_1549;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19fd0 (main.1.sm_70.ptx:15865) shfl.sync.idx.b32 %r3557|%p2469, %r17154, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 776 (potential) branch divergence @  PC=0x19ff0 (main.1.sm_70.ptx:15869) @%p5025 bra BB0_1551;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a058 (main.1.sm_70.ptx:15885) shfl.sync.idx.b32 %r3561|%p2473, %r17154, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 777 (potential) branch divergence @  PC=0x1a078 (main.1.sm_70.ptx:15889) @%p5025 bra BB0_1553;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a0e0 (main.1.sm_70.ptx:15905) shfl.sync.idx.b32 %r3565|%p2477, %r17154, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 778 (potential) branch divergence @  PC=0x1a100 (main.1.sm_70.ptx:15909) @%p5025 bra BB0_1555;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a168 (main.1.sm_70.ptx:15925) add.s32 %r24876, %r24876, 1;
GPGPU-Sim PTX: 779 (potential) branch divergence @  PC=0x1a178 (main.1.sm_70.ptx:15927) @%p5029 bra BB0_1547;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a180 (main.1.sm_70.ptx:15929) xor.b32 %r17217, %r6025, 155;
GPGPU-Sim PTX: 780 (potential) branch divergence @  PC=0x1a208 (main.1.sm_70.ptx:15948) @%p5031 bra BB0_1559;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a270 (main.1.sm_70.ptx:15964) shfl.sync.idx.b32 %r3580|%p2485, %r17226, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 781 (potential) branch divergence @  PC=0x1a290 (main.1.sm_70.ptx:15968) @%p5031 bra BB0_1561;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a2f8 (main.1.sm_70.ptx:15984) shfl.sync.idx.b32 %r3584|%p2489, %r17226, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 782 (potential) branch divergence @  PC=0x1a318 (main.1.sm_70.ptx:15988) @%p5031 bra BB0_1563;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a380 (main.1.sm_70.ptx:16004) shfl.sync.idx.b32 %r3588|%p2493, %r17226, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 783 (potential) branch divergence @  PC=0x1a3a0 (main.1.sm_70.ptx:16008) @%p5031 bra BB0_1565;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a408 (main.1.sm_70.ptx:16024) add.s32 %r24877, %r24877, 1;
GPGPU-Sim PTX: 784 (potential) branch divergence @  PC=0x1a418 (main.1.sm_70.ptx:16026) @%p5035 bra BB0_1557;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a420 (main.1.sm_70.ptx:16028) xor.b32 %r17289, %r6025, 156;
GPGPU-Sim PTX: 785 (potential) branch divergence @  PC=0x1a4a8 (main.1.sm_70.ptx:16047) @%p5037 bra BB0_1569;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a510 (main.1.sm_70.ptx:16063) shfl.sync.idx.b32 %r3603|%p2501, %r17298, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 786 (potential) branch divergence @  PC=0x1a530 (main.1.sm_70.ptx:16067) @%p5037 bra BB0_1571;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a598 (main.1.sm_70.ptx:16083) shfl.sync.idx.b32 %r3607|%p2505, %r17298, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 787 (potential) branch divergence @  PC=0x1a5b8 (main.1.sm_70.ptx:16087) @%p5037 bra BB0_1573;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a620 (main.1.sm_70.ptx:16103) shfl.sync.idx.b32 %r3611|%p2509, %r17298, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 788 (potential) branch divergence @  PC=0x1a640 (main.1.sm_70.ptx:16107) @%p5037 bra BB0_1575;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a6a8 (main.1.sm_70.ptx:16123) add.s32 %r24878, %r24878, 1;
GPGPU-Sim PTX: 789 (potential) branch divergence @  PC=0x1a6b8 (main.1.sm_70.ptx:16125) @%p5041 bra BB0_1567;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a6c0 (main.1.sm_70.ptx:16127) xor.b32 %r17361, %r6025, 157;
GPGPU-Sim PTX: 790 (potential) branch divergence @  PC=0x1a748 (main.1.sm_70.ptx:16146) @%p5043 bra BB0_1579;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a7b0 (main.1.sm_70.ptx:16162) shfl.sync.idx.b32 %r3626|%p2517, %r17370, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 791 (potential) branch divergence @  PC=0x1a7d0 (main.1.sm_70.ptx:16166) @%p5043 bra BB0_1581;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a838 (main.1.sm_70.ptx:16182) shfl.sync.idx.b32 %r3630|%p2521, %r17370, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 792 (potential) branch divergence @  PC=0x1a858 (main.1.sm_70.ptx:16186) @%p5043 bra BB0_1583;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a8c0 (main.1.sm_70.ptx:16202) shfl.sync.idx.b32 %r3634|%p2525, %r17370, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 793 (potential) branch divergence @  PC=0x1a8e0 (main.1.sm_70.ptx:16206) @%p5043 bra BB0_1585;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a948 (main.1.sm_70.ptx:16222) add.s32 %r24879, %r24879, 1;
GPGPU-Sim PTX: 794 (potential) branch divergence @  PC=0x1a958 (main.1.sm_70.ptx:16224) @%p5047 bra BB0_1577;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a960 (main.1.sm_70.ptx:16226) xor.b32 %r17433, %r6025, 158;
GPGPU-Sim PTX: 795 (potential) branch divergence @  PC=0x1a9e8 (main.1.sm_70.ptx:16245) @%p5049 bra BB0_1589;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1aa50 (main.1.sm_70.ptx:16261) shfl.sync.idx.b32 %r3649|%p2533, %r17442, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 796 (potential) branch divergence @  PC=0x1aa70 (main.1.sm_70.ptx:16265) @%p5049 bra BB0_1591;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1aad8 (main.1.sm_70.ptx:16281) shfl.sync.idx.b32 %r3653|%p2537, %r17442, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 797 (potential) branch divergence @  PC=0x1aaf8 (main.1.sm_70.ptx:16285) @%p5049 bra BB0_1593;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ab60 (main.1.sm_70.ptx:16301) shfl.sync.idx.b32 %r3657|%p2541, %r17442, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 798 (potential) branch divergence @  PC=0x1ab80 (main.1.sm_70.ptx:16305) @%p5049 bra BB0_1595;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1abe8 (main.1.sm_70.ptx:16321) add.s32 %r24880, %r24880, 1;
GPGPU-Sim PTX: 799 (potential) branch divergence @  PC=0x1abf8 (main.1.sm_70.ptx:16323) @%p5053 bra BB0_1587;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ac00 (main.1.sm_70.ptx:16325) xor.b32 %r17505, %r6025, 159;
GPGPU-Sim PTX: 800 (potential) branch divergence @  PC=0x1ac88 (main.1.sm_70.ptx:16344) @%p5055 bra BB0_1599;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1acf0 (main.1.sm_70.ptx:16360) shfl.sync.idx.b32 %r3672|%p2549, %r17514, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 801 (potential) branch divergence @  PC=0x1ad10 (main.1.sm_70.ptx:16364) @%p5055 bra BB0_1601;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ad78 (main.1.sm_70.ptx:16380) shfl.sync.idx.b32 %r3676|%p2553, %r17514, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 802 (potential) branch divergence @  PC=0x1ad98 (main.1.sm_70.ptx:16384) @%p5055 bra BB0_1603;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ae00 (main.1.sm_70.ptx:16400) shfl.sync.idx.b32 %r3680|%p2557, %r17514, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 803 (potential) branch divergence @  PC=0x1ae20 (main.1.sm_70.ptx:16404) @%p5055 bra BB0_1605;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ae88 (main.1.sm_70.ptx:16420) add.s32 %r24881, %r24881, 1;
GPGPU-Sim PTX: 804 (potential) branch divergence @  PC=0x1ae98 (main.1.sm_70.ptx:16422) @%p5059 bra BB0_1597;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1aea0 (main.1.sm_70.ptx:16424) xor.b32 %r17577, %r6025, 160;
GPGPU-Sim PTX: 805 (potential) branch divergence @  PC=0x1af28 (main.1.sm_70.ptx:16443) @%p5061 bra BB0_1609;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1af90 (main.1.sm_70.ptx:16459) shfl.sync.idx.b32 %r3695|%p2565, %r17586, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 806 (potential) branch divergence @  PC=0x1afb0 (main.1.sm_70.ptx:16463) @%p5061 bra BB0_1611;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b018 (main.1.sm_70.ptx:16479) shfl.sync.idx.b32 %r3699|%p2569, %r17586, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 807 (potential) branch divergence @  PC=0x1b038 (main.1.sm_70.ptx:16483) @%p5061 bra BB0_1613;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b0a0 (main.1.sm_70.ptx:16499) shfl.sync.idx.b32 %r3703|%p2573, %r17586, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 808 (potential) branch divergence @  PC=0x1b0c0 (main.1.sm_70.ptx:16503) @%p5061 bra BB0_1615;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b128 (main.1.sm_70.ptx:16519) add.s32 %r24882, %r24882, 1;
GPGPU-Sim PTX: 809 (potential) branch divergence @  PC=0x1b138 (main.1.sm_70.ptx:16521) @%p5065 bra BB0_1607;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b140 (main.1.sm_70.ptx:16523) xor.b32 %r17649, %r6025, 161;
GPGPU-Sim PTX: 810 (potential) branch divergence @  PC=0x1b1c8 (main.1.sm_70.ptx:16542) @%p5067 bra BB0_1619;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b230 (main.1.sm_70.ptx:16558) shfl.sync.idx.b32 %r3718|%p2581, %r17658, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 811 (potential) branch divergence @  PC=0x1b250 (main.1.sm_70.ptx:16562) @%p5067 bra BB0_1621;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b2b8 (main.1.sm_70.ptx:16578) shfl.sync.idx.b32 %r3722|%p2585, %r17658, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 812 (potential) branch divergence @  PC=0x1b2d8 (main.1.sm_70.ptx:16582) @%p5067 bra BB0_1623;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b340 (main.1.sm_70.ptx:16598) shfl.sync.idx.b32 %r3726|%p2589, %r17658, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 813 (potential) branch divergence @  PC=0x1b360 (main.1.sm_70.ptx:16602) @%p5067 bra BB0_1625;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b3c8 (main.1.sm_70.ptx:16618) add.s32 %r24883, %r24883, 1;
GPGPU-Sim PTX: 814 (potential) branch divergence @  PC=0x1b3d8 (main.1.sm_70.ptx:16620) @%p5071 bra BB0_1617;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b3e0 (main.1.sm_70.ptx:16622) xor.b32 %r17721, %r6025, 162;
GPGPU-Sim PTX: 815 (potential) branch divergence @  PC=0x1b468 (main.1.sm_70.ptx:16641) @%p5073 bra BB0_1629;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b4d0 (main.1.sm_70.ptx:16657) shfl.sync.idx.b32 %r3741|%p2597, %r17730, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 816 (potential) branch divergence @  PC=0x1b4f0 (main.1.sm_70.ptx:16661) @%p5073 bra BB0_1631;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b558 (main.1.sm_70.ptx:16677) shfl.sync.idx.b32 %r3745|%p2601, %r17730, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 817 (potential) branch divergence @  PC=0x1b578 (main.1.sm_70.ptx:16681) @%p5073 bra BB0_1633;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b5e0 (main.1.sm_70.ptx:16697) shfl.sync.idx.b32 %r3749|%p2605, %r17730, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 818 (potential) branch divergence @  PC=0x1b600 (main.1.sm_70.ptx:16701) @%p5073 bra BB0_1635;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b668 (main.1.sm_70.ptx:16717) add.s32 %r24884, %r24884, 1;
GPGPU-Sim PTX: 819 (potential) branch divergence @  PC=0x1b678 (main.1.sm_70.ptx:16719) @%p5077 bra BB0_1627;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b680 (main.1.sm_70.ptx:16721) xor.b32 %r17793, %r6025, 163;
GPGPU-Sim PTX: 820 (potential) branch divergence @  PC=0x1b708 (main.1.sm_70.ptx:16740) @%p5079 bra BB0_1639;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b770 (main.1.sm_70.ptx:16756) shfl.sync.idx.b32 %r3764|%p2613, %r17802, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 821 (potential) branch divergence @  PC=0x1b790 (main.1.sm_70.ptx:16760) @%p5079 bra BB0_1641;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b7f8 (main.1.sm_70.ptx:16776) shfl.sync.idx.b32 %r3768|%p2617, %r17802, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 822 (potential) branch divergence @  PC=0x1b818 (main.1.sm_70.ptx:16780) @%p5079 bra BB0_1643;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b880 (main.1.sm_70.ptx:16796) shfl.sync.idx.b32 %r3772|%p2621, %r17802, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 823 (potential) branch divergence @  PC=0x1b8a0 (main.1.sm_70.ptx:16800) @%p5079 bra BB0_1645;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b908 (main.1.sm_70.ptx:16816) add.s32 %r24885, %r24885, 1;
GPGPU-Sim PTX: 824 (potential) branch divergence @  PC=0x1b918 (main.1.sm_70.ptx:16818) @%p5083 bra BB0_1637;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b920 (main.1.sm_70.ptx:16820) xor.b32 %r17865, %r6025, 164;
GPGPU-Sim PTX: 825 (potential) branch divergence @  PC=0x1b9a8 (main.1.sm_70.ptx:16839) @%p5085 bra BB0_1649;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ba10 (main.1.sm_70.ptx:16855) shfl.sync.idx.b32 %r3787|%p2629, %r17874, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 826 (potential) branch divergence @  PC=0x1ba30 (main.1.sm_70.ptx:16859) @%p5085 bra BB0_1651;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ba98 (main.1.sm_70.ptx:16875) shfl.sync.idx.b32 %r3791|%p2633, %r17874, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 827 (potential) branch divergence @  PC=0x1bab8 (main.1.sm_70.ptx:16879) @%p5085 bra BB0_1653;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bb20 (main.1.sm_70.ptx:16895) shfl.sync.idx.b32 %r3795|%p2637, %r17874, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 828 (potential) branch divergence @  PC=0x1bb40 (main.1.sm_70.ptx:16899) @%p5085 bra BB0_1655;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bba8 (main.1.sm_70.ptx:16915) add.s32 %r24886, %r24886, 1;
GPGPU-Sim PTX: 829 (potential) branch divergence @  PC=0x1bbb8 (main.1.sm_70.ptx:16917) @%p5089 bra BB0_1647;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bbc0 (main.1.sm_70.ptx:16919) xor.b32 %r17937, %r6025, 165;
GPGPU-Sim PTX: 830 (potential) branch divergence @  PC=0x1bc48 (main.1.sm_70.ptx:16938) @%p5091 bra BB0_1659;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bcb0 (main.1.sm_70.ptx:16954) shfl.sync.idx.b32 %r3810|%p2645, %r17946, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 831 (potential) branch divergence @  PC=0x1bcd0 (main.1.sm_70.ptx:16958) @%p5091 bra BB0_1661;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bd38 (main.1.sm_70.ptx:16974) shfl.sync.idx.b32 %r3814|%p2649, %r17946, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 832 (potential) branch divergence @  PC=0x1bd58 (main.1.sm_70.ptx:16978) @%p5091 bra BB0_1663;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bdc0 (main.1.sm_70.ptx:16994) shfl.sync.idx.b32 %r3818|%p2653, %r17946, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 833 (potential) branch divergence @  PC=0x1bde0 (main.1.sm_70.ptx:16998) @%p5091 bra BB0_1665;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1be48 (main.1.sm_70.ptx:17014) add.s32 %r24887, %r24887, 1;
GPGPU-Sim PTX: 834 (potential) branch divergence @  PC=0x1be58 (main.1.sm_70.ptx:17016) @%p5095 bra BB0_1657;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1be60 (main.1.sm_70.ptx:17018) xor.b32 %r18009, %r6025, 166;
GPGPU-Sim PTX: 835 (potential) branch divergence @  PC=0x1bee8 (main.1.sm_70.ptx:17037) @%p5097 bra BB0_1669;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bf50 (main.1.sm_70.ptx:17053) shfl.sync.idx.b32 %r3833|%p2661, %r18018, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 836 (potential) branch divergence @  PC=0x1bf70 (main.1.sm_70.ptx:17057) @%p5097 bra BB0_1671;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bfd8 (main.1.sm_70.ptx:17073) shfl.sync.idx.b32 %r3837|%p2665, %r18018, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 837 (potential) branch divergence @  PC=0x1bff8 (main.1.sm_70.ptx:17077) @%p5097 bra BB0_1673;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c060 (main.1.sm_70.ptx:17093) shfl.sync.idx.b32 %r3841|%p2669, %r18018, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 838 (potential) branch divergence @  PC=0x1c080 (main.1.sm_70.ptx:17097) @%p5097 bra BB0_1675;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c0e8 (main.1.sm_70.ptx:17113) add.s32 %r24888, %r24888, 1;
GPGPU-Sim PTX: 839 (potential) branch divergence @  PC=0x1c0f8 (main.1.sm_70.ptx:17115) @%p5101 bra BB0_1667;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c100 (main.1.sm_70.ptx:17117) xor.b32 %r18081, %r6025, 167;
GPGPU-Sim PTX: 840 (potential) branch divergence @  PC=0x1c188 (main.1.sm_70.ptx:17136) @%p5103 bra BB0_1679;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c1f0 (main.1.sm_70.ptx:17152) shfl.sync.idx.b32 %r3856|%p2677, %r18090, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 841 (potential) branch divergence @  PC=0x1c210 (main.1.sm_70.ptx:17156) @%p5103 bra BB0_1681;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c278 (main.1.sm_70.ptx:17172) shfl.sync.idx.b32 %r3860|%p2681, %r18090, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 842 (potential) branch divergence @  PC=0x1c298 (main.1.sm_70.ptx:17176) @%p5103 bra BB0_1683;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c300 (main.1.sm_70.ptx:17192) shfl.sync.idx.b32 %r3864|%p2685, %r18090, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 843 (potential) branch divergence @  PC=0x1c320 (main.1.sm_70.ptx:17196) @%p5103 bra BB0_1685;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c388 (main.1.sm_70.ptx:17212) add.s32 %r24889, %r24889, 1;
GPGPU-Sim PTX: 844 (potential) branch divergence @  PC=0x1c398 (main.1.sm_70.ptx:17214) @%p5107 bra BB0_1677;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c3a0 (main.1.sm_70.ptx:17216) xor.b32 %r18153, %r6025, 168;
GPGPU-Sim PTX: 845 (potential) branch divergence @  PC=0x1c428 (main.1.sm_70.ptx:17235) @%p5109 bra BB0_1689;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c490 (main.1.sm_70.ptx:17251) shfl.sync.idx.b32 %r3879|%p2693, %r18162, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 846 (potential) branch divergence @  PC=0x1c4b0 (main.1.sm_70.ptx:17255) @%p5109 bra BB0_1691;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c518 (main.1.sm_70.ptx:17271) shfl.sync.idx.b32 %r3883|%p2697, %r18162, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 847 (potential) branch divergence @  PC=0x1c538 (main.1.sm_70.ptx:17275) @%p5109 bra BB0_1693;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c5a0 (main.1.sm_70.ptx:17291) shfl.sync.idx.b32 %r3887|%p2701, %r18162, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 848 (potential) branch divergence @  PC=0x1c5c0 (main.1.sm_70.ptx:17295) @%p5109 bra BB0_1695;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c628 (main.1.sm_70.ptx:17311) add.s32 %r24890, %r24890, 1;
GPGPU-Sim PTX: 849 (potential) branch divergence @  PC=0x1c638 (main.1.sm_70.ptx:17313) @%p5113 bra BB0_1687;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c640 (main.1.sm_70.ptx:17315) xor.b32 %r18225, %r6025, 169;
GPGPU-Sim PTX: 850 (potential) branch divergence @  PC=0x1c6c8 (main.1.sm_70.ptx:17334) @%p5115 bra BB0_1699;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c730 (main.1.sm_70.ptx:17350) shfl.sync.idx.b32 %r3902|%p2709, %r18234, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 851 (potential) branch divergence @  PC=0x1c750 (main.1.sm_70.ptx:17354) @%p5115 bra BB0_1701;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c7b8 (main.1.sm_70.ptx:17370) shfl.sync.idx.b32 %r3906|%p2713, %r18234, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 852 (potential) branch divergence @  PC=0x1c7d8 (main.1.sm_70.ptx:17374) @%p5115 bra BB0_1703;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c840 (main.1.sm_70.ptx:17390) shfl.sync.idx.b32 %r3910|%p2717, %r18234, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 853 (potential) branch divergence @  PC=0x1c860 (main.1.sm_70.ptx:17394) @%p5115 bra BB0_1705;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c8c8 (main.1.sm_70.ptx:17410) add.s32 %r24891, %r24891, 1;
GPGPU-Sim PTX: 854 (potential) branch divergence @  PC=0x1c8d8 (main.1.sm_70.ptx:17412) @%p5119 bra BB0_1697;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c8e0 (main.1.sm_70.ptx:17414) xor.b32 %r18297, %r6025, 170;
GPGPU-Sim PTX: 855 (potential) branch divergence @  PC=0x1c968 (main.1.sm_70.ptx:17433) @%p5121 bra BB0_1709;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c9d0 (main.1.sm_70.ptx:17449) shfl.sync.idx.b32 %r3925|%p2725, %r18306, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 856 (potential) branch divergence @  PC=0x1c9f0 (main.1.sm_70.ptx:17453) @%p5121 bra BB0_1711;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ca58 (main.1.sm_70.ptx:17469) shfl.sync.idx.b32 %r3929|%p2729, %r18306, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 857 (potential) branch divergence @  PC=0x1ca78 (main.1.sm_70.ptx:17473) @%p5121 bra BB0_1713;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1cae0 (main.1.sm_70.ptx:17489) shfl.sync.idx.b32 %r3933|%p2733, %r18306, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 858 (potential) branch divergence @  PC=0x1cb00 (main.1.sm_70.ptx:17493) @%p5121 bra BB0_1715;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1cb68 (main.1.sm_70.ptx:17509) add.s32 %r24892, %r24892, 1;
GPGPU-Sim PTX: 859 (potential) branch divergence @  PC=0x1cb78 (main.1.sm_70.ptx:17511) @%p5125 bra BB0_1707;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1cb80 (main.1.sm_70.ptx:17513) xor.b32 %r18369, %r6025, 171;
GPGPU-Sim PTX: 860 (potential) branch divergence @  PC=0x1cc08 (main.1.sm_70.ptx:17532) @%p5127 bra BB0_1719;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1cc70 (main.1.sm_70.ptx:17548) shfl.sync.idx.b32 %r3948|%p2741, %r18378, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 861 (potential) branch divergence @  PC=0x1cc90 (main.1.sm_70.ptx:17552) @%p5127 bra BB0_1721;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ccf8 (main.1.sm_70.ptx:17568) shfl.sync.idx.b32 %r3952|%p2745, %r18378, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 862 (potential) branch divergence @  PC=0x1cd18 (main.1.sm_70.ptx:17572) @%p5127 bra BB0_1723;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1cd80 (main.1.sm_70.ptx:17588) shfl.sync.idx.b32 %r3956|%p2749, %r18378, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 863 (potential) branch divergence @  PC=0x1cda0 (main.1.sm_70.ptx:17592) @%p5127 bra BB0_1725;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ce08 (main.1.sm_70.ptx:17608) add.s32 %r24893, %r24893, 1;
GPGPU-Sim PTX: 864 (potential) branch divergence @  PC=0x1ce18 (main.1.sm_70.ptx:17610) @%p5131 bra BB0_1717;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ce20 (main.1.sm_70.ptx:17612) xor.b32 %r18441, %r6025, 172;
GPGPU-Sim PTX: 865 (potential) branch divergence @  PC=0x1cea8 (main.1.sm_70.ptx:17631) @%p5133 bra BB0_1729;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1cf10 (main.1.sm_70.ptx:17647) shfl.sync.idx.b32 %r3971|%p2757, %r18450, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 866 (potential) branch divergence @  PC=0x1cf30 (main.1.sm_70.ptx:17651) @%p5133 bra BB0_1731;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1cf98 (main.1.sm_70.ptx:17667) shfl.sync.idx.b32 %r3975|%p2761, %r18450, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 867 (potential) branch divergence @  PC=0x1cfb8 (main.1.sm_70.ptx:17671) @%p5133 bra BB0_1733;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d020 (main.1.sm_70.ptx:17687) shfl.sync.idx.b32 %r3979|%p2765, %r18450, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 868 (potential) branch divergence @  PC=0x1d040 (main.1.sm_70.ptx:17691) @%p5133 bra BB0_1735;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d0a8 (main.1.sm_70.ptx:17707) add.s32 %r24894, %r24894, 1;
GPGPU-Sim PTX: 869 (potential) branch divergence @  PC=0x1d0b8 (main.1.sm_70.ptx:17709) @%p5137 bra BB0_1727;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d0c0 (main.1.sm_70.ptx:17711) xor.b32 %r18513, %r6025, 173;
GPGPU-Sim PTX: 870 (potential) branch divergence @  PC=0x1d148 (main.1.sm_70.ptx:17730) @%p5139 bra BB0_1739;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d1b0 (main.1.sm_70.ptx:17746) shfl.sync.idx.b32 %r3994|%p2773, %r18522, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 871 (potential) branch divergence @  PC=0x1d1d0 (main.1.sm_70.ptx:17750) @%p5139 bra BB0_1741;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d238 (main.1.sm_70.ptx:17766) shfl.sync.idx.b32 %r3998|%p2777, %r18522, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 872 (potential) branch divergence @  PC=0x1d258 (main.1.sm_70.ptx:17770) @%p5139 bra BB0_1743;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d2c0 (main.1.sm_70.ptx:17786) shfl.sync.idx.b32 %r4002|%p2781, %r18522, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 873 (potential) branch divergence @  PC=0x1d2e0 (main.1.sm_70.ptx:17790) @%p5139 bra BB0_1745;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d348 (main.1.sm_70.ptx:17806) add.s32 %r24895, %r24895, 1;
GPGPU-Sim PTX: 874 (potential) branch divergence @  PC=0x1d358 (main.1.sm_70.ptx:17808) @%p5143 bra BB0_1737;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d360 (main.1.sm_70.ptx:17810) xor.b32 %r18585, %r6025, 174;
GPGPU-Sim PTX: 875 (potential) branch divergence @  PC=0x1d3e8 (main.1.sm_70.ptx:17829) @%p5145 bra BB0_1749;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d450 (main.1.sm_70.ptx:17845) shfl.sync.idx.b32 %r4017|%p2789, %r18594, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 876 (potential) branch divergence @  PC=0x1d470 (main.1.sm_70.ptx:17849) @%p5145 bra BB0_1751;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d4d8 (main.1.sm_70.ptx:17865) shfl.sync.idx.b32 %r4021|%p2793, %r18594, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 877 (potential) branch divergence @  PC=0x1d4f8 (main.1.sm_70.ptx:17869) @%p5145 bra BB0_1753;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d560 (main.1.sm_70.ptx:17885) shfl.sync.idx.b32 %r4025|%p2797, %r18594, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 878 (potential) branch divergence @  PC=0x1d580 (main.1.sm_70.ptx:17889) @%p5145 bra BB0_1755;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d5e8 (main.1.sm_70.ptx:17905) add.s32 %r24896, %r24896, 1;
GPGPU-Sim PTX: 879 (potential) branch divergence @  PC=0x1d5f8 (main.1.sm_70.ptx:17907) @%p5149 bra BB0_1747;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d600 (main.1.sm_70.ptx:17909) xor.b32 %r18657, %r6025, 175;
GPGPU-Sim PTX: 880 (potential) branch divergence @  PC=0x1d688 (main.1.sm_70.ptx:17928) @%p5151 bra BB0_1759;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d6f0 (main.1.sm_70.ptx:17944) shfl.sync.idx.b32 %r4040|%p2805, %r18666, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 881 (potential) branch divergence @  PC=0x1d710 (main.1.sm_70.ptx:17948) @%p5151 bra BB0_1761;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d778 (main.1.sm_70.ptx:17964) shfl.sync.idx.b32 %r4044|%p2809, %r18666, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 882 (potential) branch divergence @  PC=0x1d798 (main.1.sm_70.ptx:17968) @%p5151 bra BB0_1763;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d800 (main.1.sm_70.ptx:17984) shfl.sync.idx.b32 %r4048|%p2813, %r18666, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 883 (potential) branch divergence @  PC=0x1d820 (main.1.sm_70.ptx:17988) @%p5151 bra BB0_1765;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d888 (main.1.sm_70.ptx:18004) add.s32 %r24897, %r24897, 1;
GPGPU-Sim PTX: 884 (potential) branch divergence @  PC=0x1d898 (main.1.sm_70.ptx:18006) @%p5155 bra BB0_1757;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8a0 (main.1.sm_70.ptx:18008) xor.b32 %r18729, %r6025, 176;
GPGPU-Sim PTX: 885 (potential) branch divergence @  PC=0x1d928 (main.1.sm_70.ptx:18027) @%p5157 bra BB0_1769;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d990 (main.1.sm_70.ptx:18043) shfl.sync.idx.b32 %r4063|%p2821, %r18738, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 886 (potential) branch divergence @  PC=0x1d9b0 (main.1.sm_70.ptx:18047) @%p5157 bra BB0_1771;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1da18 (main.1.sm_70.ptx:18063) shfl.sync.idx.b32 %r4067|%p2825, %r18738, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 887 (potential) branch divergence @  PC=0x1da38 (main.1.sm_70.ptx:18067) @%p5157 bra BB0_1773;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1daa0 (main.1.sm_70.ptx:18083) shfl.sync.idx.b32 %r4071|%p2829, %r18738, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 888 (potential) branch divergence @  PC=0x1dac0 (main.1.sm_70.ptx:18087) @%p5157 bra BB0_1775;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1db28 (main.1.sm_70.ptx:18103) add.s32 %r24898, %r24898, 1;
GPGPU-Sim PTX: 889 (potential) branch divergence @  PC=0x1db38 (main.1.sm_70.ptx:18105) @%p5161 bra BB0_1767;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1db40 (main.1.sm_70.ptx:18107) xor.b32 %r18801, %r6025, 177;
GPGPU-Sim PTX: 890 (potential) branch divergence @  PC=0x1dbc8 (main.1.sm_70.ptx:18126) @%p5163 bra BB0_1779;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1dc30 (main.1.sm_70.ptx:18142) shfl.sync.idx.b32 %r4086|%p2837, %r18810, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 891 (potential) branch divergence @  PC=0x1dc50 (main.1.sm_70.ptx:18146) @%p5163 bra BB0_1781;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1dcb8 (main.1.sm_70.ptx:18162) shfl.sync.idx.b32 %r4090|%p2841, %r18810, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 892 (potential) branch divergence @  PC=0x1dcd8 (main.1.sm_70.ptx:18166) @%p5163 bra BB0_1783;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1dd40 (main.1.sm_70.ptx:18182) shfl.sync.idx.b32 %r4094|%p2845, %r18810, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 893 (potential) branch divergence @  PC=0x1dd60 (main.1.sm_70.ptx:18186) @%p5163 bra BB0_1785;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ddc8 (main.1.sm_70.ptx:18202) add.s32 %r24899, %r24899, 1;
GPGPU-Sim PTX: 894 (potential) branch divergence @  PC=0x1ddd8 (main.1.sm_70.ptx:18204) @%p5167 bra BB0_1777;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1dde0 (main.1.sm_70.ptx:18206) xor.b32 %r18873, %r6025, 178;
GPGPU-Sim PTX: 895 (potential) branch divergence @  PC=0x1de68 (main.1.sm_70.ptx:18225) @%p5169 bra BB0_1789;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ded0 (main.1.sm_70.ptx:18241) shfl.sync.idx.b32 %r4109|%p2853, %r18882, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 896 (potential) branch divergence @  PC=0x1def0 (main.1.sm_70.ptx:18245) @%p5169 bra BB0_1791;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1df58 (main.1.sm_70.ptx:18261) shfl.sync.idx.b32 %r4113|%p2857, %r18882, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 897 (potential) branch divergence @  PC=0x1df78 (main.1.sm_70.ptx:18265) @%p5169 bra BB0_1793;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1dfe0 (main.1.sm_70.ptx:18281) shfl.sync.idx.b32 %r4117|%p2861, %r18882, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 898 (potential) branch divergence @  PC=0x1e000 (main.1.sm_70.ptx:18285) @%p5169 bra BB0_1795;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e068 (main.1.sm_70.ptx:18301) add.s32 %r24900, %r24900, 1;
GPGPU-Sim PTX: 899 (potential) branch divergence @  PC=0x1e078 (main.1.sm_70.ptx:18303) @%p5173 bra BB0_1787;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e080 (main.1.sm_70.ptx:18305) xor.b32 %r18945, %r6025, 179;
GPGPU-Sim PTX: 900 (potential) branch divergence @  PC=0x1e108 (main.1.sm_70.ptx:18324) @%p5175 bra BB0_1799;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e170 (main.1.sm_70.ptx:18340) shfl.sync.idx.b32 %r4132|%p2869, %r18954, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 901 (potential) branch divergence @  PC=0x1e190 (main.1.sm_70.ptx:18344) @%p5175 bra BB0_1801;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e1f8 (main.1.sm_70.ptx:18360) shfl.sync.idx.b32 %r4136|%p2873, %r18954, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 902 (potential) branch divergence @  PC=0x1e218 (main.1.sm_70.ptx:18364) @%p5175 bra BB0_1803;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e280 (main.1.sm_70.ptx:18380) shfl.sync.idx.b32 %r4140|%p2877, %r18954, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 903 (potential) branch divergence @  PC=0x1e2a0 (main.1.sm_70.ptx:18384) @%p5175 bra BB0_1805;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e308 (main.1.sm_70.ptx:18400) add.s32 %r24901, %r24901, 1;
GPGPU-Sim PTX: 904 (potential) branch divergence @  PC=0x1e318 (main.1.sm_70.ptx:18402) @%p5179 bra BB0_1797;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e320 (main.1.sm_70.ptx:18404) xor.b32 %r19017, %r6025, 180;
GPGPU-Sim PTX: 905 (potential) branch divergence @  PC=0x1e3a8 (main.1.sm_70.ptx:18423) @%p5181 bra BB0_1809;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e410 (main.1.sm_70.ptx:18439) shfl.sync.idx.b32 %r4155|%p2885, %r19026, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 906 (potential) branch divergence @  PC=0x1e430 (main.1.sm_70.ptx:18443) @%p5181 bra BB0_1811;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e498 (main.1.sm_70.ptx:18459) shfl.sync.idx.b32 %r4159|%p2889, %r19026, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 907 (potential) branch divergence @  PC=0x1e4b8 (main.1.sm_70.ptx:18463) @%p5181 bra BB0_1813;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e520 (main.1.sm_70.ptx:18479) shfl.sync.idx.b32 %r4163|%p2893, %r19026, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 908 (potential) branch divergence @  PC=0x1e540 (main.1.sm_70.ptx:18483) @%p5181 bra BB0_1815;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e5a8 (main.1.sm_70.ptx:18499) add.s32 %r24902, %r24902, 1;
GPGPU-Sim PTX: 909 (potential) branch divergence @  PC=0x1e5b8 (main.1.sm_70.ptx:18501) @%p5185 bra BB0_1807;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e5c0 (main.1.sm_70.ptx:18503) xor.b32 %r19089, %r6025, 181;
GPGPU-Sim PTX: 910 (potential) branch divergence @  PC=0x1e648 (main.1.sm_70.ptx:18522) @%p5187 bra BB0_1819;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e6b0 (main.1.sm_70.ptx:18538) shfl.sync.idx.b32 %r4178|%p2901, %r19098, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 911 (potential) branch divergence @  PC=0x1e6d0 (main.1.sm_70.ptx:18542) @%p5187 bra BB0_1821;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e738 (main.1.sm_70.ptx:18558) shfl.sync.idx.b32 %r4182|%p2905, %r19098, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 912 (potential) branch divergence @  PC=0x1e758 (main.1.sm_70.ptx:18562) @%p5187 bra BB0_1823;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e7c0 (main.1.sm_70.ptx:18578) shfl.sync.idx.b32 %r4186|%p2909, %r19098, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 913 (potential) branch divergence @  PC=0x1e7e0 (main.1.sm_70.ptx:18582) @%p5187 bra BB0_1825;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e848 (main.1.sm_70.ptx:18598) add.s32 %r24903, %r24903, 1;
GPGPU-Sim PTX: 914 (potential) branch divergence @  PC=0x1e858 (main.1.sm_70.ptx:18600) @%p5191 bra BB0_1817;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e860 (main.1.sm_70.ptx:18602) xor.b32 %r19161, %r6025, 182;
GPGPU-Sim PTX: 915 (potential) branch divergence @  PC=0x1e8e8 (main.1.sm_70.ptx:18621) @%p5193 bra BB0_1829;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e950 (main.1.sm_70.ptx:18637) shfl.sync.idx.b32 %r4201|%p2917, %r19170, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 916 (potential) branch divergence @  PC=0x1e970 (main.1.sm_70.ptx:18641) @%p5193 bra BB0_1831;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e9d8 (main.1.sm_70.ptx:18657) shfl.sync.idx.b32 %r4205|%p2921, %r19170, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 917 (potential) branch divergence @  PC=0x1e9f8 (main.1.sm_70.ptx:18661) @%p5193 bra BB0_1833;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ea60 (main.1.sm_70.ptx:18677) shfl.sync.idx.b32 %r4209|%p2925, %r19170, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 918 (potential) branch divergence @  PC=0x1ea80 (main.1.sm_70.ptx:18681) @%p5193 bra BB0_1835;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1eae8 (main.1.sm_70.ptx:18697) add.s32 %r24904, %r24904, 1;
GPGPU-Sim PTX: 919 (potential) branch divergence @  PC=0x1eaf8 (main.1.sm_70.ptx:18699) @%p5197 bra BB0_1827;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1eb00 (main.1.sm_70.ptx:18701) xor.b32 %r19233, %r6025, 183;
GPGPU-Sim PTX: 920 (potential) branch divergence @  PC=0x1eb88 (main.1.sm_70.ptx:18720) @%p5199 bra BB0_1839;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ebf0 (main.1.sm_70.ptx:18736) shfl.sync.idx.b32 %r4224|%p2933, %r19242, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 921 (potential) branch divergence @  PC=0x1ec10 (main.1.sm_70.ptx:18740) @%p5199 bra BB0_1841;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ec78 (main.1.sm_70.ptx:18756) shfl.sync.idx.b32 %r4228|%p2937, %r19242, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 922 (potential) branch divergence @  PC=0x1ec98 (main.1.sm_70.ptx:18760) @%p5199 bra BB0_1843;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ed00 (main.1.sm_70.ptx:18776) shfl.sync.idx.b32 %r4232|%p2941, %r19242, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 923 (potential) branch divergence @  PC=0x1ed20 (main.1.sm_70.ptx:18780) @%p5199 bra BB0_1845;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ed88 (main.1.sm_70.ptx:18796) add.s32 %r24905, %r24905, 1;
GPGPU-Sim PTX: 924 (potential) branch divergence @  PC=0x1ed98 (main.1.sm_70.ptx:18798) @%p5203 bra BB0_1837;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1eda0 (main.1.sm_70.ptx:18800) xor.b32 %r19305, %r6025, 184;
GPGPU-Sim PTX: 925 (potential) branch divergence @  PC=0x1ee28 (main.1.sm_70.ptx:18819) @%p5205 bra BB0_1849;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ee90 (main.1.sm_70.ptx:18835) shfl.sync.idx.b32 %r4247|%p2949, %r19314, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 926 (potential) branch divergence @  PC=0x1eeb0 (main.1.sm_70.ptx:18839) @%p5205 bra BB0_1851;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ef18 (main.1.sm_70.ptx:18855) shfl.sync.idx.b32 %r4251|%p2953, %r19314, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 927 (potential) branch divergence @  PC=0x1ef38 (main.1.sm_70.ptx:18859) @%p5205 bra BB0_1853;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1efa0 (main.1.sm_70.ptx:18875) shfl.sync.idx.b32 %r4255|%p2957, %r19314, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 928 (potential) branch divergence @  PC=0x1efc0 (main.1.sm_70.ptx:18879) @%p5205 bra BB0_1855;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f028 (main.1.sm_70.ptx:18895) add.s32 %r24906, %r24906, 1;
GPGPU-Sim PTX: 929 (potential) branch divergence @  PC=0x1f038 (main.1.sm_70.ptx:18897) @%p5209 bra BB0_1847;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f040 (main.1.sm_70.ptx:18899) xor.b32 %r19377, %r6025, 185;
GPGPU-Sim PTX: 930 (potential) branch divergence @  PC=0x1f0c8 (main.1.sm_70.ptx:18918) @%p5211 bra BB0_1859;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f130 (main.1.sm_70.ptx:18934) shfl.sync.idx.b32 %r4270|%p2965, %r19386, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 931 (potential) branch divergence @  PC=0x1f150 (main.1.sm_70.ptx:18938) @%p5211 bra BB0_1861;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f1b8 (main.1.sm_70.ptx:18954) shfl.sync.idx.b32 %r4274|%p2969, %r19386, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 932 (potential) branch divergence @  PC=0x1f1d8 (main.1.sm_70.ptx:18958) @%p5211 bra BB0_1863;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f240 (main.1.sm_70.ptx:18974) shfl.sync.idx.b32 %r4278|%p2973, %r19386, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 933 (potential) branch divergence @  PC=0x1f260 (main.1.sm_70.ptx:18978) @%p5211 bra BB0_1865;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f2c8 (main.1.sm_70.ptx:18994) add.s32 %r24907, %r24907, 1;
GPGPU-Sim PTX: 934 (potential) branch divergence @  PC=0x1f2d8 (main.1.sm_70.ptx:18996) @%p5215 bra BB0_1857;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f2e0 (main.1.sm_70.ptx:18998) xor.b32 %r19449, %r6025, 186;
GPGPU-Sim PTX: 935 (potential) branch divergence @  PC=0x1f368 (main.1.sm_70.ptx:19017) @%p5217 bra BB0_1869;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f3d0 (main.1.sm_70.ptx:19033) shfl.sync.idx.b32 %r4293|%p2981, %r19458, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 936 (potential) branch divergence @  PC=0x1f3f0 (main.1.sm_70.ptx:19037) @%p5217 bra BB0_1871;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f458 (main.1.sm_70.ptx:19053) shfl.sync.idx.b32 %r4297|%p2985, %r19458, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 937 (potential) branch divergence @  PC=0x1f478 (main.1.sm_70.ptx:19057) @%p5217 bra BB0_1873;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f4e0 (main.1.sm_70.ptx:19073) shfl.sync.idx.b32 %r4301|%p2989, %r19458, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 938 (potential) branch divergence @  PC=0x1f500 (main.1.sm_70.ptx:19077) @%p5217 bra BB0_1875;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f568 (main.1.sm_70.ptx:19093) add.s32 %r24908, %r24908, 1;
GPGPU-Sim PTX: 939 (potential) branch divergence @  PC=0x1f578 (main.1.sm_70.ptx:19095) @%p5221 bra BB0_1867;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f580 (main.1.sm_70.ptx:19097) xor.b32 %r19521, %r6025, 187;
GPGPU-Sim PTX: 940 (potential) branch divergence @  PC=0x1f608 (main.1.sm_70.ptx:19116) @%p5223 bra BB0_1879;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f670 (main.1.sm_70.ptx:19132) shfl.sync.idx.b32 %r4316|%p2997, %r19530, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 941 (potential) branch divergence @  PC=0x1f690 (main.1.sm_70.ptx:19136) @%p5223 bra BB0_1881;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f6f8 (main.1.sm_70.ptx:19152) shfl.sync.idx.b32 %r4320|%p3001, %r19530, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 942 (potential) branch divergence @  PC=0x1f718 (main.1.sm_70.ptx:19156) @%p5223 bra BB0_1883;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f780 (main.1.sm_70.ptx:19172) shfl.sync.idx.b32 %r4324|%p3005, %r19530, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 943 (potential) branch divergence @  PC=0x1f7a0 (main.1.sm_70.ptx:19176) @%p5223 bra BB0_1885;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f808 (main.1.sm_70.ptx:19192) add.s32 %r24909, %r24909, 1;
GPGPU-Sim PTX: 944 (potential) branch divergence @  PC=0x1f818 (main.1.sm_70.ptx:19194) @%p5227 bra BB0_1877;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f820 (main.1.sm_70.ptx:19196) xor.b32 %r19593, %r6025, 188;
GPGPU-Sim PTX: 945 (potential) branch divergence @  PC=0x1f8a8 (main.1.sm_70.ptx:19215) @%p5229 bra BB0_1889;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f910 (main.1.sm_70.ptx:19231) shfl.sync.idx.b32 %r4339|%p3013, %r19602, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 946 (potential) branch divergence @  PC=0x1f930 (main.1.sm_70.ptx:19235) @%p5229 bra BB0_1891;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f998 (main.1.sm_70.ptx:19251) shfl.sync.idx.b32 %r4343|%p3017, %r19602, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 947 (potential) branch divergence @  PC=0x1f9b8 (main.1.sm_70.ptx:19255) @%p5229 bra BB0_1893;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fa20 (main.1.sm_70.ptx:19271) shfl.sync.idx.b32 %r4347|%p3021, %r19602, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 948 (potential) branch divergence @  PC=0x1fa40 (main.1.sm_70.ptx:19275) @%p5229 bra BB0_1895;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1faa8 (main.1.sm_70.ptx:19291) add.s32 %r24910, %r24910, 1;
GPGPU-Sim PTX: 949 (potential) branch divergence @  PC=0x1fab8 (main.1.sm_70.ptx:19293) @%p5233 bra BB0_1887;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fac0 (main.1.sm_70.ptx:19295) xor.b32 %r19665, %r6025, 189;
GPGPU-Sim PTX: 950 (potential) branch divergence @  PC=0x1fb48 (main.1.sm_70.ptx:19314) @%p5235 bra BB0_1899;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fbb0 (main.1.sm_70.ptx:19330) shfl.sync.idx.b32 %r4362|%p3029, %r19674, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 951 (potential) branch divergence @  PC=0x1fbd0 (main.1.sm_70.ptx:19334) @%p5235 bra BB0_1901;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fc38 (main.1.sm_70.ptx:19350) shfl.sync.idx.b32 %r4366|%p3033, %r19674, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 952 (potential) branch divergence @  PC=0x1fc58 (main.1.sm_70.ptx:19354) @%p5235 bra BB0_1903;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fcc0 (main.1.sm_70.ptx:19370) shfl.sync.idx.b32 %r4370|%p3037, %r19674, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 953 (potential) branch divergence @  PC=0x1fce0 (main.1.sm_70.ptx:19374) @%p5235 bra BB0_1905;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fd48 (main.1.sm_70.ptx:19390) add.s32 %r24911, %r24911, 1;
GPGPU-Sim PTX: 954 (potential) branch divergence @  PC=0x1fd58 (main.1.sm_70.ptx:19392) @%p5239 bra BB0_1897;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fd60 (main.1.sm_70.ptx:19394) xor.b32 %r19737, %r6025, 190;
GPGPU-Sim PTX: 955 (potential) branch divergence @  PC=0x1fde8 (main.1.sm_70.ptx:19413) @%p5241 bra BB0_1909;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fe50 (main.1.sm_70.ptx:19429) shfl.sync.idx.b32 %r4385|%p3045, %r19746, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 956 (potential) branch divergence @  PC=0x1fe70 (main.1.sm_70.ptx:19433) @%p5241 bra BB0_1911;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fed8 (main.1.sm_70.ptx:19449) shfl.sync.idx.b32 %r4389|%p3049, %r19746, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 957 (potential) branch divergence @  PC=0x1fef8 (main.1.sm_70.ptx:19453) @%p5241 bra BB0_1913;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff60 (main.1.sm_70.ptx:19469) shfl.sync.idx.b32 %r4393|%p3053, %r19746, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 958 (potential) branch divergence @  PC=0x1ff80 (main.1.sm_70.ptx:19473) @%p5241 bra BB0_1915;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ffe8 (main.1.sm_70.ptx:19489) add.s32 %r24912, %r24912, 1;
GPGPU-Sim PTX: 959 (potential) branch divergence @  PC=0x1fff8 (main.1.sm_70.ptx:19491) @%p5245 bra BB0_1907;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20000 (main.1.sm_70.ptx:19493) xor.b32 %r19809, %r6025, 191;
GPGPU-Sim PTX: 960 (potential) branch divergence @  PC=0x20088 (main.1.sm_70.ptx:19512) @%p5247 bra BB0_1919;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x200f0 (main.1.sm_70.ptx:19528) shfl.sync.idx.b32 %r4408|%p3061, %r19818, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 961 (potential) branch divergence @  PC=0x20110 (main.1.sm_70.ptx:19532) @%p5247 bra BB0_1921;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20178 (main.1.sm_70.ptx:19548) shfl.sync.idx.b32 %r4412|%p3065, %r19818, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 962 (potential) branch divergence @  PC=0x20198 (main.1.sm_70.ptx:19552) @%p5247 bra BB0_1923;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20200 (main.1.sm_70.ptx:19568) shfl.sync.idx.b32 %r4416|%p3069, %r19818, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 963 (potential) branch divergence @  PC=0x20220 (main.1.sm_70.ptx:19572) @%p5247 bra BB0_1925;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20288 (main.1.sm_70.ptx:19588) add.s32 %r24913, %r24913, 1;
GPGPU-Sim PTX: 964 (potential) branch divergence @  PC=0x20298 (main.1.sm_70.ptx:19590) @%p5251 bra BB0_1917;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x202a0 (main.1.sm_70.ptx:19592) xor.b32 %r19881, %r6025, 192;
GPGPU-Sim PTX: 965 (potential) branch divergence @  PC=0x20328 (main.1.sm_70.ptx:19611) @%p5253 bra BB0_1929;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20390 (main.1.sm_70.ptx:19627) shfl.sync.idx.b32 %r4431|%p3077, %r19890, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 966 (potential) branch divergence @  PC=0x203b0 (main.1.sm_70.ptx:19631) @%p5253 bra BB0_1931;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20418 (main.1.sm_70.ptx:19647) shfl.sync.idx.b32 %r4435|%p3081, %r19890, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 967 (potential) branch divergence @  PC=0x20438 (main.1.sm_70.ptx:19651) @%p5253 bra BB0_1933;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x204a0 (main.1.sm_70.ptx:19667) shfl.sync.idx.b32 %r4439|%p3085, %r19890, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 968 (potential) branch divergence @  PC=0x204c0 (main.1.sm_70.ptx:19671) @%p5253 bra BB0_1935;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20528 (main.1.sm_70.ptx:19687) add.s32 %r24914, %r24914, 1;
GPGPU-Sim PTX: 969 (potential) branch divergence @  PC=0x20538 (main.1.sm_70.ptx:19689) @%p5257 bra BB0_1927;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20540 (main.1.sm_70.ptx:19691) xor.b32 %r19953, %r6025, 193;
GPGPU-Sim PTX: 970 (potential) branch divergence @  PC=0x205c8 (main.1.sm_70.ptx:19710) @%p5259 bra BB0_1939;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20630 (main.1.sm_70.ptx:19726) shfl.sync.idx.b32 %r4454|%p3093, %r19962, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 971 (potential) branch divergence @  PC=0x20650 (main.1.sm_70.ptx:19730) @%p5259 bra BB0_1941;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x206b8 (main.1.sm_70.ptx:19746) shfl.sync.idx.b32 %r4458|%p3097, %r19962, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 972 (potential) branch divergence @  PC=0x206d8 (main.1.sm_70.ptx:19750) @%p5259 bra BB0_1943;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20740 (main.1.sm_70.ptx:19766) shfl.sync.idx.b32 %r4462|%p3101, %r19962, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 973 (potential) branch divergence @  PC=0x20760 (main.1.sm_70.ptx:19770) @%p5259 bra BB0_1945;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x207c8 (main.1.sm_70.ptx:19786) add.s32 %r24915, %r24915, 1;
GPGPU-Sim PTX: 974 (potential) branch divergence @  PC=0x207d8 (main.1.sm_70.ptx:19788) @%p5263 bra BB0_1937;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x207e0 (main.1.sm_70.ptx:19790) xor.b32 %r20025, %r6025, 194;
GPGPU-Sim PTX: 975 (potential) branch divergence @  PC=0x20868 (main.1.sm_70.ptx:19809) @%p5265 bra BB0_1949;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x208d0 (main.1.sm_70.ptx:19825) shfl.sync.idx.b32 %r4477|%p3109, %r20034, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 976 (potential) branch divergence @  PC=0x208f0 (main.1.sm_70.ptx:19829) @%p5265 bra BB0_1951;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20958 (main.1.sm_70.ptx:19845) shfl.sync.idx.b32 %r4481|%p3113, %r20034, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 977 (potential) branch divergence @  PC=0x20978 (main.1.sm_70.ptx:19849) @%p5265 bra BB0_1953;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x209e0 (main.1.sm_70.ptx:19865) shfl.sync.idx.b32 %r4485|%p3117, %r20034, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 978 (potential) branch divergence @  PC=0x20a00 (main.1.sm_70.ptx:19869) @%p5265 bra BB0_1955;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20a68 (main.1.sm_70.ptx:19885) add.s32 %r24916, %r24916, 1;
GPGPU-Sim PTX: 979 (potential) branch divergence @  PC=0x20a78 (main.1.sm_70.ptx:19887) @%p5269 bra BB0_1947;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20a80 (main.1.sm_70.ptx:19889) xor.b32 %r20097, %r6025, 195;
GPGPU-Sim PTX: 980 (potential) branch divergence @  PC=0x20b08 (main.1.sm_70.ptx:19908) @%p5271 bra BB0_1959;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20b70 (main.1.sm_70.ptx:19924) shfl.sync.idx.b32 %r4500|%p3125, %r20106, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 981 (potential) branch divergence @  PC=0x20b90 (main.1.sm_70.ptx:19928) @%p5271 bra BB0_1961;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20bf8 (main.1.sm_70.ptx:19944) shfl.sync.idx.b32 %r4504|%p3129, %r20106, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 982 (potential) branch divergence @  PC=0x20c18 (main.1.sm_70.ptx:19948) @%p5271 bra BB0_1963;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20c80 (main.1.sm_70.ptx:19964) shfl.sync.idx.b32 %r4508|%p3133, %r20106, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 983 (potential) branch divergence @  PC=0x20ca0 (main.1.sm_70.ptx:19968) @%p5271 bra BB0_1965;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20d08 (main.1.sm_70.ptx:19984) add.s32 %r24917, %r24917, 1;
GPGPU-Sim PTX: 984 (potential) branch divergence @  PC=0x20d18 (main.1.sm_70.ptx:19986) @%p5275 bra BB0_1957;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20d20 (main.1.sm_70.ptx:19988) xor.b32 %r20169, %r6025, 196;
GPGPU-Sim PTX: 985 (potential) branch divergence @  PC=0x20da8 (main.1.sm_70.ptx:20007) @%p5277 bra BB0_1969;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20e10 (main.1.sm_70.ptx:20023) shfl.sync.idx.b32 %r4523|%p3141, %r20178, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 986 (potential) branch divergence @  PC=0x20e30 (main.1.sm_70.ptx:20027) @%p5277 bra BB0_1971;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20e98 (main.1.sm_70.ptx:20043) shfl.sync.idx.b32 %r4527|%p3145, %r20178, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 987 (potential) branch divergence @  PC=0x20eb8 (main.1.sm_70.ptx:20047) @%p5277 bra BB0_1973;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20f20 (main.1.sm_70.ptx:20063) shfl.sync.idx.b32 %r4531|%p3149, %r20178, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 988 (potential) branch divergence @  PC=0x20f40 (main.1.sm_70.ptx:20067) @%p5277 bra BB0_1975;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20fa8 (main.1.sm_70.ptx:20083) add.s32 %r24918, %r24918, 1;
GPGPU-Sim PTX: 989 (potential) branch divergence @  PC=0x20fb8 (main.1.sm_70.ptx:20085) @%p5281 bra BB0_1967;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20fc0 (main.1.sm_70.ptx:20087) xor.b32 %r20241, %r6025, 197;
GPGPU-Sim PTX: 990 (potential) branch divergence @  PC=0x21048 (main.1.sm_70.ptx:20106) @%p5283 bra BB0_1979;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x210b0 (main.1.sm_70.ptx:20122) shfl.sync.idx.b32 %r4546|%p3157, %r20250, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 991 (potential) branch divergence @  PC=0x210d0 (main.1.sm_70.ptx:20126) @%p5283 bra BB0_1981;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21138 (main.1.sm_70.ptx:20142) shfl.sync.idx.b32 %r4550|%p3161, %r20250, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 992 (potential) branch divergence @  PC=0x21158 (main.1.sm_70.ptx:20146) @%p5283 bra BB0_1983;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x211c0 (main.1.sm_70.ptx:20162) shfl.sync.idx.b32 %r4554|%p3165, %r20250, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 993 (potential) branch divergence @  PC=0x211e0 (main.1.sm_70.ptx:20166) @%p5283 bra BB0_1985;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21248 (main.1.sm_70.ptx:20182) add.s32 %r24919, %r24919, 1;
GPGPU-Sim PTX: 994 (potential) branch divergence @  PC=0x21258 (main.1.sm_70.ptx:20184) @%p5287 bra BB0_1977;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21260 (main.1.sm_70.ptx:20186) xor.b32 %r20313, %r6025, 198;
GPGPU-Sim PTX: 995 (potential) branch divergence @  PC=0x212e8 (main.1.sm_70.ptx:20205) @%p5289 bra BB0_1989;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21350 (main.1.sm_70.ptx:20221) shfl.sync.idx.b32 %r4569|%p3173, %r20322, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 996 (potential) branch divergence @  PC=0x21370 (main.1.sm_70.ptx:20225) @%p5289 bra BB0_1991;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x213d8 (main.1.sm_70.ptx:20241) shfl.sync.idx.b32 %r4573|%p3177, %r20322, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 997 (potential) branch divergence @  PC=0x213f8 (main.1.sm_70.ptx:20245) @%p5289 bra BB0_1993;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21460 (main.1.sm_70.ptx:20261) shfl.sync.idx.b32 %r4577|%p3181, %r20322, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 998 (potential) branch divergence @  PC=0x21480 (main.1.sm_70.ptx:20265) @%p5289 bra BB0_1995;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x214e8 (main.1.sm_70.ptx:20281) add.s32 %r24920, %r24920, 1;
GPGPU-Sim PTX: 999 (potential) branch divergence @  PC=0x214f8 (main.1.sm_70.ptx:20283) @%p5293 bra BB0_1987;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21500 (main.1.sm_70.ptx:20285) xor.b32 %r20385, %r6025, 199;
GPGPU-Sim PTX: 1000 (potential) branch divergence @  PC=0x21588 (main.1.sm_70.ptx:20304) @%p5295 bra BB0_1999;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x215f0 (main.1.sm_70.ptx:20320) shfl.sync.idx.b32 %r4592|%p3189, %r20394, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 1001 (potential) branch divergence @  PC=0x21610 (main.1.sm_70.ptx:20324) @%p5295 bra BB0_2001;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21678 (main.1.sm_70.ptx:20340) shfl.sync.idx.b32 %r4596|%p3193, %r20394, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 1002 (potential) branch divergence @  PC=0x21698 (main.1.sm_70.ptx:20344) @%p5295 bra BB0_2003;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21700 (main.1.sm_70.ptx:20360) shfl.sync.idx.b32 %r4600|%p3197, %r20394, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 1003 (potential) branch divergence @  PC=0x21720 (main.1.sm_70.ptx:20364) @%p5295 bra BB0_2005;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21788 (main.1.sm_70.ptx:20380) add.s32 %r24921, %r24921, 1;
GPGPU-Sim PTX: 1004 (potential) branch divergence @  PC=0x21798 (main.1.sm_70.ptx:20382) @%p5299 bra BB0_1997;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x217a0 (main.1.sm_70.ptx:20384) xor.b32 %r20457, %r6025, 200;
GPGPU-Sim PTX: 1005 (potential) branch divergence @  PC=0x21828 (main.1.sm_70.ptx:20403) @%p5301 bra BB0_2009;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21890 (main.1.sm_70.ptx:20419) shfl.sync.idx.b32 %r4615|%p3205, %r20466, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 1006 (potential) branch divergence @  PC=0x218b0 (main.1.sm_70.ptx:20423) @%p5301 bra BB0_2011;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21918 (main.1.sm_70.ptx:20439) shfl.sync.idx.b32 %r4619|%p3209, %r20466, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 1007 (potential) branch divergence @  PC=0x21938 (main.1.sm_70.ptx:20443) @%p5301 bra BB0_2013;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x219a0 (main.1.sm_70.ptx:20459) shfl.sync.idx.b32 %r4623|%p3213, %r20466, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 1008 (potential) branch divergence @  PC=0x219c0 (main.1.sm_70.ptx:20463) @%p5301 bra BB0_2015;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21a28 (main.1.sm_70.ptx:20479) add.s32 %r24922, %r24922, 1;
GPGPU-Sim PTX: 1009 (potential) branch divergence @  PC=0x21a38 (main.1.sm_70.ptx:20481) @%p5305 bra BB0_2007;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21a40 (main.1.sm_70.ptx:20483) xor.b32 %r20529, %r6025, 201;
GPGPU-Sim PTX: 1010 (potential) branch divergence @  PC=0x21ac8 (main.1.sm_70.ptx:20502) @%p5307 bra BB0_2019;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21b30 (main.1.sm_70.ptx:20518) shfl.sync.idx.b32 %r4638|%p3221, %r20538, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 1011 (potential) branch divergence @  PC=0x21b50 (main.1.sm_70.ptx:20522) @%p5307 bra BB0_2021;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21bb8 (main.1.sm_70.ptx:20538) shfl.sync.idx.b32 %r4642|%p3225, %r20538, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 1012 (potential) branch divergence @  PC=0x21bd8 (main.1.sm_70.ptx:20542) @%p5307 bra BB0_2023;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21c40 (main.1.sm_70.ptx:20558) shfl.sync.idx.b32 %r4646|%p3229, %r20538, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 1013 (potential) branch divergence @  PC=0x21c60 (main.1.sm_70.ptx:20562) @%p5307 bra BB0_2025;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21cc8 (main.1.sm_70.ptx:20578) add.s32 %r24923, %r24923, 1;
GPGPU-Sim PTX: 1014 (potential) branch divergence @  PC=0x21cd8 (main.1.sm_70.ptx:20580) @%p5311 bra BB0_2017;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21ce0 (main.1.sm_70.ptx:20582) xor.b32 %r20601, %r6025, 202;
GPGPU-Sim PTX: 1015 (potential) branch divergence @  PC=0x21d68 (main.1.sm_70.ptx:20601) @%p5313 bra BB0_2029;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21dd0 (main.1.sm_70.ptx:20617) shfl.sync.idx.b32 %r4661|%p3237, %r20610, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 1016 (potential) branch divergence @  PC=0x21df0 (main.1.sm_70.ptx:20621) @%p5313 bra BB0_2031;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21e58 (main.1.sm_70.ptx:20637) shfl.sync.idx.b32 %r4665|%p3241, %r20610, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 1017 (potential) branch divergence @  PC=0x21e78 (main.1.sm_70.ptx:20641) @%p5313 bra BB0_2033;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21ee0 (main.1.sm_70.ptx:20657) shfl.sync.idx.b32 %r4669|%p3245, %r20610, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 1018 (potential) branch divergence @  PC=0x21f00 (main.1.sm_70.ptx:20661) @%p5313 bra BB0_2035;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21f68 (main.1.sm_70.ptx:20677) add.s32 %r24924, %r24924, 1;
GPGPU-Sim PTX: 1019 (potential) branch divergence @  PC=0x21f78 (main.1.sm_70.ptx:20679) @%p5317 bra BB0_2027;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21f80 (main.1.sm_70.ptx:20681) xor.b32 %r20673, %r6025, 203;
GPGPU-Sim PTX: 1020 (potential) branch divergence @  PC=0x22008 (main.1.sm_70.ptx:20700) @%p5319 bra BB0_2039;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22070 (main.1.sm_70.ptx:20716) shfl.sync.idx.b32 %r4684|%p3253, %r20682, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 1021 (potential) branch divergence @  PC=0x22090 (main.1.sm_70.ptx:20720) @%p5319 bra BB0_2041;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x220f8 (main.1.sm_70.ptx:20736) shfl.sync.idx.b32 %r4688|%p3257, %r20682, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 1022 (potential) branch divergence @  PC=0x22118 (main.1.sm_70.ptx:20740) @%p5319 bra BB0_2043;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22180 (main.1.sm_70.ptx:20756) shfl.sync.idx.b32 %r4692|%p3261, %r20682, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 1023 (potential) branch divergence @  PC=0x221a0 (main.1.sm_70.ptx:20760) @%p5319 bra BB0_2045;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22208 (main.1.sm_70.ptx:20776) add.s32 %r24925, %r24925, 1;
GPGPU-Sim PTX: 1024 (potential) branch divergence @  PC=0x22218 (main.1.sm_70.ptx:20778) @%p5323 bra BB0_2037;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22220 (main.1.sm_70.ptx:20780) xor.b32 %r20745, %r6025, 204;
GPGPU-Sim PTX: 1025 (potential) branch divergence @  PC=0x222a8 (main.1.sm_70.ptx:20799) @%p5325 bra BB0_2049;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22310 (main.1.sm_70.ptx:20815) shfl.sync.idx.b32 %r4707|%p3269, %r20754, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 1026 (potential) branch divergence @  PC=0x22330 (main.1.sm_70.ptx:20819) @%p5325 bra BB0_2051;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22398 (main.1.sm_70.ptx:20835) shfl.sync.idx.b32 %r4711|%p3273, %r20754, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 1027 (potential) branch divergence @  PC=0x223b8 (main.1.sm_70.ptx:20839) @%p5325 bra BB0_2053;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22420 (main.1.sm_70.ptx:20855) shfl.sync.idx.b32 %r4715|%p3277, %r20754, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 1028 (potential) branch divergence @  PC=0x22440 (main.1.sm_70.ptx:20859) @%p5325 bra BB0_2055;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x224a8 (main.1.sm_70.ptx:20875) add.s32 %r24926, %r24926, 1;
GPGPU-Sim PTX: 1029 (potential) branch divergence @  PC=0x224b8 (main.1.sm_70.ptx:20877) @%p5329 bra BB0_2047;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x224c0 (main.1.sm_70.ptx:20879) xor.b32 %r20817, %r6025, 205;
GPGPU-Sim PTX: 1030 (potential) branch divergence @  PC=0x22548 (main.1.sm_70.ptx:20898) @%p5331 bra BB0_2059;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x225b0 (main.1.sm_70.ptx:20914) shfl.sync.idx.b32 %r4730|%p3285, %r20826, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 1031 (potential) branch divergence @  PC=0x225d0 (main.1.sm_70.ptx:20918) @%p5331 bra BB0_2061;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22638 (main.1.sm_70.ptx:20934) shfl.sync.idx.b32 %r4734|%p3289, %r20826, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 1032 (potential) branch divergence @  PC=0x22658 (main.1.sm_70.ptx:20938) @%p5331 bra BB0_2063;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x226c0 (main.1.sm_70.ptx:20954) shfl.sync.idx.b32 %r4738|%p3293, %r20826, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 1033 (potential) branch divergence @  PC=0x226e0 (main.1.sm_70.ptx:20958) @%p5331 bra BB0_2065;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22748 (main.1.sm_70.ptx:20974) add.s32 %r24927, %r24927, 1;
GPGPU-Sim PTX: 1034 (potential) branch divergence @  PC=0x22758 (main.1.sm_70.ptx:20976) @%p5335 bra BB0_2057;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22760 (main.1.sm_70.ptx:20978) xor.b32 %r20889, %r6025, 206;
GPGPU-Sim PTX: 1035 (potential) branch divergence @  PC=0x227e8 (main.1.sm_70.ptx:20997) @%p5337 bra BB0_2069;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22850 (main.1.sm_70.ptx:21013) shfl.sync.idx.b32 %r4753|%p3301, %r20898, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 1036 (potential) branch divergence @  PC=0x22870 (main.1.sm_70.ptx:21017) @%p5337 bra BB0_2071;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x228d8 (main.1.sm_70.ptx:21033) shfl.sync.idx.b32 %r4757|%p3305, %r20898, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 1037 (potential) branch divergence @  PC=0x228f8 (main.1.sm_70.ptx:21037) @%p5337 bra BB0_2073;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22960 (main.1.sm_70.ptx:21053) shfl.sync.idx.b32 %r4761|%p3309, %r20898, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 1038 (potential) branch divergence @  PC=0x22980 (main.1.sm_70.ptx:21057) @%p5337 bra BB0_2075;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x229e8 (main.1.sm_70.ptx:21073) add.s32 %r24928, %r24928, 1;
GPGPU-Sim PTX: 1039 (potential) branch divergence @  PC=0x229f8 (main.1.sm_70.ptx:21075) @%p5341 bra BB0_2067;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22a00 (main.1.sm_70.ptx:21077) xor.b32 %r20961, %r6025, 207;
GPGPU-Sim PTX: 1040 (potential) branch divergence @  PC=0x22a88 (main.1.sm_70.ptx:21096) @%p5343 bra BB0_2079;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22af0 (main.1.sm_70.ptx:21112) shfl.sync.idx.b32 %r4776|%p3317, %r20970, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 1041 (potential) branch divergence @  PC=0x22b10 (main.1.sm_70.ptx:21116) @%p5343 bra BB0_2081;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22b78 (main.1.sm_70.ptx:21132) shfl.sync.idx.b32 %r4780|%p3321, %r20970, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 1042 (potential) branch divergence @  PC=0x22b98 (main.1.sm_70.ptx:21136) @%p5343 bra BB0_2083;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22c00 (main.1.sm_70.ptx:21152) shfl.sync.idx.b32 %r4784|%p3325, %r20970, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 1043 (potential) branch divergence @  PC=0x22c20 (main.1.sm_70.ptx:21156) @%p5343 bra BB0_2085;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22c88 (main.1.sm_70.ptx:21172) add.s32 %r24929, %r24929, 1;
GPGPU-Sim PTX: 1044 (potential) branch divergence @  PC=0x22c98 (main.1.sm_70.ptx:21174) @%p5347 bra BB0_2077;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22ca0 (main.1.sm_70.ptx:21176) xor.b32 %r21033, %r6025, 208;
GPGPU-Sim PTX: 1045 (potential) branch divergence @  PC=0x22d28 (main.1.sm_70.ptx:21195) @%p5349 bra BB0_2089;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22d90 (main.1.sm_70.ptx:21211) shfl.sync.idx.b32 %r4799|%p3333, %r21042, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 1046 (potential) branch divergence @  PC=0x22db0 (main.1.sm_70.ptx:21215) @%p5349 bra BB0_2091;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22e18 (main.1.sm_70.ptx:21231) shfl.sync.idx.b32 %r4803|%p3337, %r21042, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 1047 (potential) branch divergence @  PC=0x22e38 (main.1.sm_70.ptx:21235) @%p5349 bra BB0_2093;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22ea0 (main.1.sm_70.ptx:21251) shfl.sync.idx.b32 %r4807|%p3341, %r21042, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 1048 (potential) branch divergence @  PC=0x22ec0 (main.1.sm_70.ptx:21255) @%p5349 bra BB0_2095;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22f28 (main.1.sm_70.ptx:21271) add.s32 %r24930, %r24930, 1;
GPGPU-Sim PTX: 1049 (potential) branch divergence @  PC=0x22f38 (main.1.sm_70.ptx:21273) @%p5353 bra BB0_2087;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22f40 (main.1.sm_70.ptx:21275) xor.b32 %r21105, %r6025, 209;
GPGPU-Sim PTX: 1050 (potential) branch divergence @  PC=0x22fc8 (main.1.sm_70.ptx:21294) @%p5355 bra BB0_2099;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23030 (main.1.sm_70.ptx:21310) shfl.sync.idx.b32 %r4822|%p3349, %r21114, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 1051 (potential) branch divergence @  PC=0x23050 (main.1.sm_70.ptx:21314) @%p5355 bra BB0_2101;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x230b8 (main.1.sm_70.ptx:21330) shfl.sync.idx.b32 %r4826|%p3353, %r21114, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 1052 (potential) branch divergence @  PC=0x230d8 (main.1.sm_70.ptx:21334) @%p5355 bra BB0_2103;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23140 (main.1.sm_70.ptx:21350) shfl.sync.idx.b32 %r4830|%p3357, %r21114, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 1053 (potential) branch divergence @  PC=0x23160 (main.1.sm_70.ptx:21354) @%p5355 bra BB0_2105;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x231c8 (main.1.sm_70.ptx:21370) add.s32 %r24931, %r24931, 1;
GPGPU-Sim PTX: 1054 (potential) branch divergence @  PC=0x231d8 (main.1.sm_70.ptx:21372) @%p5359 bra BB0_2097;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x231e0 (main.1.sm_70.ptx:21374) xor.b32 %r21177, %r6025, 210;
GPGPU-Sim PTX: 1055 (potential) branch divergence @  PC=0x23268 (main.1.sm_70.ptx:21393) @%p5361 bra BB0_2109;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x232d0 (main.1.sm_70.ptx:21409) shfl.sync.idx.b32 %r4845|%p3365, %r21186, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 1056 (potential) branch divergence @  PC=0x232f0 (main.1.sm_70.ptx:21413) @%p5361 bra BB0_2111;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23358 (main.1.sm_70.ptx:21429) shfl.sync.idx.b32 %r4849|%p3369, %r21186, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 1057 (potential) branch divergence @  PC=0x23378 (main.1.sm_70.ptx:21433) @%p5361 bra BB0_2113;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x233e0 (main.1.sm_70.ptx:21449) shfl.sync.idx.b32 %r4853|%p3373, %r21186, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 1058 (potential) branch divergence @  PC=0x23400 (main.1.sm_70.ptx:21453) @%p5361 bra BB0_2115;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23468 (main.1.sm_70.ptx:21469) add.s32 %r24932, %r24932, 1;
GPGPU-Sim PTX: 1059 (potential) branch divergence @  PC=0x23478 (main.1.sm_70.ptx:21471) @%p5365 bra BB0_2107;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23480 (main.1.sm_70.ptx:21473) xor.b32 %r21249, %r6025, 211;
GPGPU-Sim PTX: 1060 (potential) branch divergence @  PC=0x23508 (main.1.sm_70.ptx:21492) @%p5367 bra BB0_2119;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23570 (main.1.sm_70.ptx:21508) shfl.sync.idx.b32 %r4868|%p3381, %r21258, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 1061 (potential) branch divergence @  PC=0x23590 (main.1.sm_70.ptx:21512) @%p5367 bra BB0_2121;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x235f8 (main.1.sm_70.ptx:21528) shfl.sync.idx.b32 %r4872|%p3385, %r21258, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 1062 (potential) branch divergence @  PC=0x23618 (main.1.sm_70.ptx:21532) @%p5367 bra BB0_2123;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23680 (main.1.sm_70.ptx:21548) shfl.sync.idx.b32 %r4876|%p3389, %r21258, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 1063 (potential) branch divergence @  PC=0x236a0 (main.1.sm_70.ptx:21552) @%p5367 bra BB0_2125;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23708 (main.1.sm_70.ptx:21568) add.s32 %r24933, %r24933, 1;
GPGPU-Sim PTX: 1064 (potential) branch divergence @  PC=0x23718 (main.1.sm_70.ptx:21570) @%p5371 bra BB0_2117;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23720 (main.1.sm_70.ptx:21572) xor.b32 %r21321, %r6025, 212;
GPGPU-Sim PTX: 1065 (potential) branch divergence @  PC=0x237a8 (main.1.sm_70.ptx:21591) @%p5373 bra BB0_2129;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23810 (main.1.sm_70.ptx:21607) shfl.sync.idx.b32 %r4891|%p3397, %r21330, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 1066 (potential) branch divergence @  PC=0x23830 (main.1.sm_70.ptx:21611) @%p5373 bra BB0_2131;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23898 (main.1.sm_70.ptx:21627) shfl.sync.idx.b32 %r4895|%p3401, %r21330, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 1067 (potential) branch divergence @  PC=0x238b8 (main.1.sm_70.ptx:21631) @%p5373 bra BB0_2133;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23920 (main.1.sm_70.ptx:21647) shfl.sync.idx.b32 %r4899|%p3405, %r21330, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 1068 (potential) branch divergence @  PC=0x23940 (main.1.sm_70.ptx:21651) @%p5373 bra BB0_2135;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x239a8 (main.1.sm_70.ptx:21667) add.s32 %r24934, %r24934, 1;
GPGPU-Sim PTX: 1069 (potential) branch divergence @  PC=0x239b8 (main.1.sm_70.ptx:21669) @%p5377 bra BB0_2127;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x239c0 (main.1.sm_70.ptx:21671) xor.b32 %r21393, %r6025, 213;
GPGPU-Sim PTX: 1070 (potential) branch divergence @  PC=0x23a48 (main.1.sm_70.ptx:21690) @%p5379 bra BB0_2139;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23ab0 (main.1.sm_70.ptx:21706) shfl.sync.idx.b32 %r4914|%p3413, %r21402, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 1071 (potential) branch divergence @  PC=0x23ad0 (main.1.sm_70.ptx:21710) @%p5379 bra BB0_2141;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23b38 (main.1.sm_70.ptx:21726) shfl.sync.idx.b32 %r4918|%p3417, %r21402, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 1072 (potential) branch divergence @  PC=0x23b58 (main.1.sm_70.ptx:21730) @%p5379 bra BB0_2143;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23bc0 (main.1.sm_70.ptx:21746) shfl.sync.idx.b32 %r4922|%p3421, %r21402, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 1073 (potential) branch divergence @  PC=0x23be0 (main.1.sm_70.ptx:21750) @%p5379 bra BB0_2145;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23c48 (main.1.sm_70.ptx:21766) add.s32 %r24935, %r24935, 1;
GPGPU-Sim PTX: 1074 (potential) branch divergence @  PC=0x23c58 (main.1.sm_70.ptx:21768) @%p5383 bra BB0_2137;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23c60 (main.1.sm_70.ptx:21770) xor.b32 %r21465, %r6025, 214;
GPGPU-Sim PTX: 1075 (potential) branch divergence @  PC=0x23ce8 (main.1.sm_70.ptx:21789) @%p5385 bra BB0_2149;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23d50 (main.1.sm_70.ptx:21805) shfl.sync.idx.b32 %r4937|%p3429, %r21474, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 1076 (potential) branch divergence @  PC=0x23d70 (main.1.sm_70.ptx:21809) @%p5385 bra BB0_2151;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23dd8 (main.1.sm_70.ptx:21825) shfl.sync.idx.b32 %r4941|%p3433, %r21474, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 1077 (potential) branch divergence @  PC=0x23df8 (main.1.sm_70.ptx:21829) @%p5385 bra BB0_2153;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23e60 (main.1.sm_70.ptx:21845) shfl.sync.idx.b32 %r4945|%p3437, %r21474, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 1078 (potential) branch divergence @  PC=0x23e80 (main.1.sm_70.ptx:21849) @%p5385 bra BB0_2155;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23ee8 (main.1.sm_70.ptx:21865) add.s32 %r24936, %r24936, 1;
GPGPU-Sim PTX: 1079 (potential) branch divergence @  PC=0x23ef8 (main.1.sm_70.ptx:21867) @%p5389 bra BB0_2147;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23f00 (main.1.sm_70.ptx:21869) xor.b32 %r21537, %r6025, 215;
GPGPU-Sim PTX: 1080 (potential) branch divergence @  PC=0x23f88 (main.1.sm_70.ptx:21888) @%p5391 bra BB0_2159;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23ff0 (main.1.sm_70.ptx:21904) shfl.sync.idx.b32 %r4960|%p3445, %r21546, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 1081 (potential) branch divergence @  PC=0x24010 (main.1.sm_70.ptx:21908) @%p5391 bra BB0_2161;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24078 (main.1.sm_70.ptx:21924) shfl.sync.idx.b32 %r4964|%p3449, %r21546, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 1082 (potential) branch divergence @  PC=0x24098 (main.1.sm_70.ptx:21928) @%p5391 bra BB0_2163;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24100 (main.1.sm_70.ptx:21944) shfl.sync.idx.b32 %r4968|%p3453, %r21546, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 1083 (potential) branch divergence @  PC=0x24120 (main.1.sm_70.ptx:21948) @%p5391 bra BB0_2165;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24188 (main.1.sm_70.ptx:21964) add.s32 %r24937, %r24937, 1;
GPGPU-Sim PTX: 1084 (potential) branch divergence @  PC=0x24198 (main.1.sm_70.ptx:21966) @%p5395 bra BB0_2157;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x241a0 (main.1.sm_70.ptx:21968) xor.b32 %r21609, %r6025, 216;
GPGPU-Sim PTX: 1085 (potential) branch divergence @  PC=0x24228 (main.1.sm_70.ptx:21987) @%p5397 bra BB0_2169;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24290 (main.1.sm_70.ptx:22003) shfl.sync.idx.b32 %r4983|%p3461, %r21618, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 1086 (potential) branch divergence @  PC=0x242b0 (main.1.sm_70.ptx:22007) @%p5397 bra BB0_2171;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24318 (main.1.sm_70.ptx:22023) shfl.sync.idx.b32 %r4987|%p3465, %r21618, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 1087 (potential) branch divergence @  PC=0x24338 (main.1.sm_70.ptx:22027) @%p5397 bra BB0_2173;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x243a0 (main.1.sm_70.ptx:22043) shfl.sync.idx.b32 %r4991|%p3469, %r21618, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 1088 (potential) branch divergence @  PC=0x243c0 (main.1.sm_70.ptx:22047) @%p5397 bra BB0_2175;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24428 (main.1.sm_70.ptx:22063) add.s32 %r24938, %r24938, 1;
GPGPU-Sim PTX: 1089 (potential) branch divergence @  PC=0x24438 (main.1.sm_70.ptx:22065) @%p5401 bra BB0_2167;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24440 (main.1.sm_70.ptx:22067) xor.b32 %r21681, %r6025, 217;
GPGPU-Sim PTX: 1090 (potential) branch divergence @  PC=0x244c8 (main.1.sm_70.ptx:22086) @%p5403 bra BB0_2179;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24530 (main.1.sm_70.ptx:22102) shfl.sync.idx.b32 %r5006|%p3477, %r21690, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 1091 (potential) branch divergence @  PC=0x24550 (main.1.sm_70.ptx:22106) @%p5403 bra BB0_2181;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x245b8 (main.1.sm_70.ptx:22122) shfl.sync.idx.b32 %r5010|%p3481, %r21690, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 1092 (potential) branch divergence @  PC=0x245d8 (main.1.sm_70.ptx:22126) @%p5403 bra BB0_2183;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24640 (main.1.sm_70.ptx:22142) shfl.sync.idx.b32 %r5014|%p3485, %r21690, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 1093 (potential) branch divergence @  PC=0x24660 (main.1.sm_70.ptx:22146) @%p5403 bra BB0_2185;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x246c8 (main.1.sm_70.ptx:22162) add.s32 %r24939, %r24939, 1;
GPGPU-Sim PTX: 1094 (potential) branch divergence @  PC=0x246d8 (main.1.sm_70.ptx:22164) @%p5407 bra BB0_2177;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x246e0 (main.1.sm_70.ptx:22166) xor.b32 %r21753, %r6025, 218;
GPGPU-Sim PTX: 1095 (potential) branch divergence @  PC=0x24768 (main.1.sm_70.ptx:22185) @%p5409 bra BB0_2189;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x247d0 (main.1.sm_70.ptx:22201) shfl.sync.idx.b32 %r5029|%p3493, %r21762, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 1096 (potential) branch divergence @  PC=0x247f0 (main.1.sm_70.ptx:22205) @%p5409 bra BB0_2191;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24858 (main.1.sm_70.ptx:22221) shfl.sync.idx.b32 %r5033|%p3497, %r21762, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 1097 (potential) branch divergence @  PC=0x24878 (main.1.sm_70.ptx:22225) @%p5409 bra BB0_2193;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x248e0 (main.1.sm_70.ptx:22241) shfl.sync.idx.b32 %r5037|%p3501, %r21762, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 1098 (potential) branch divergence @  PC=0x24900 (main.1.sm_70.ptx:22245) @%p5409 bra BB0_2195;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24968 (main.1.sm_70.ptx:22261) add.s32 %r24940, %r24940, 1;
GPGPU-Sim PTX: 1099 (potential) branch divergence @  PC=0x24978 (main.1.sm_70.ptx:22263) @%p5413 bra BB0_2187;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24980 (main.1.sm_70.ptx:22265) xor.b32 %r21825, %r6025, 219;
GPGPU-Sim PTX: 1100 (potential) branch divergence @  PC=0x24a08 (main.1.sm_70.ptx:22284) @%p5415 bra BB0_2199;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24a70 (main.1.sm_70.ptx:22300) shfl.sync.idx.b32 %r5052|%p3509, %r21834, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 1101 (potential) branch divergence @  PC=0x24a90 (main.1.sm_70.ptx:22304) @%p5415 bra BB0_2201;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24af8 (main.1.sm_70.ptx:22320) shfl.sync.idx.b32 %r5056|%p3513, %r21834, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 1102 (potential) branch divergence @  PC=0x24b18 (main.1.sm_70.ptx:22324) @%p5415 bra BB0_2203;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24b80 (main.1.sm_70.ptx:22340) shfl.sync.idx.b32 %r5060|%p3517, %r21834, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 1103 (potential) branch divergence @  PC=0x24ba0 (main.1.sm_70.ptx:22344) @%p5415 bra BB0_2205;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24c08 (main.1.sm_70.ptx:22360) add.s32 %r24941, %r24941, 1;
GPGPU-Sim PTX: 1104 (potential) branch divergence @  PC=0x24c18 (main.1.sm_70.ptx:22362) @%p5419 bra BB0_2197;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24c20 (main.1.sm_70.ptx:22364) xor.b32 %r21897, %r6025, 220;
GPGPU-Sim PTX: 1105 (potential) branch divergence @  PC=0x24ca8 (main.1.sm_70.ptx:22383) @%p5421 bra BB0_2209;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24d10 (main.1.sm_70.ptx:22399) shfl.sync.idx.b32 %r5075|%p3525, %r21906, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 1106 (potential) branch divergence @  PC=0x24d30 (main.1.sm_70.ptx:22403) @%p5421 bra BB0_2211;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24d98 (main.1.sm_70.ptx:22419) shfl.sync.idx.b32 %r5079|%p3529, %r21906, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 1107 (potential) branch divergence @  PC=0x24db8 (main.1.sm_70.ptx:22423) @%p5421 bra BB0_2213;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24e20 (main.1.sm_70.ptx:22439) shfl.sync.idx.b32 %r5083|%p3533, %r21906, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 1108 (potential) branch divergence @  PC=0x24e40 (main.1.sm_70.ptx:22443) @%p5421 bra BB0_2215;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24ea8 (main.1.sm_70.ptx:22459) add.s32 %r24942, %r24942, 1;
GPGPU-Sim PTX: 1109 (potential) branch divergence @  PC=0x24eb8 (main.1.sm_70.ptx:22461) @%p5425 bra BB0_2207;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24ec0 (main.1.sm_70.ptx:22463) xor.b32 %r21969, %r6025, 221;
GPGPU-Sim PTX: 1110 (potential) branch divergence @  PC=0x24f48 (main.1.sm_70.ptx:22482) @%p5427 bra BB0_2219;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24fb0 (main.1.sm_70.ptx:22498) shfl.sync.idx.b32 %r5098|%p3541, %r21978, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 1111 (potential) branch divergence @  PC=0x24fd0 (main.1.sm_70.ptx:22502) @%p5427 bra BB0_2221;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25038 (main.1.sm_70.ptx:22518) shfl.sync.idx.b32 %r5102|%p3545, %r21978, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 1112 (potential) branch divergence @  PC=0x25058 (main.1.sm_70.ptx:22522) @%p5427 bra BB0_2223;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x250c0 (main.1.sm_70.ptx:22538) shfl.sync.idx.b32 %r5106|%p3549, %r21978, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 1113 (potential) branch divergence @  PC=0x250e0 (main.1.sm_70.ptx:22542) @%p5427 bra BB0_2225;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25148 (main.1.sm_70.ptx:22558) add.s32 %r24943, %r24943, 1;
GPGPU-Sim PTX: 1114 (potential) branch divergence @  PC=0x25158 (main.1.sm_70.ptx:22560) @%p5431 bra BB0_2217;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25160 (main.1.sm_70.ptx:22562) xor.b32 %r22041, %r6025, 222;
GPGPU-Sim PTX: 1115 (potential) branch divergence @  PC=0x251e8 (main.1.sm_70.ptx:22581) @%p5433 bra BB0_2229;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25250 (main.1.sm_70.ptx:22597) shfl.sync.idx.b32 %r5121|%p3557, %r22050, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 1116 (potential) branch divergence @  PC=0x25270 (main.1.sm_70.ptx:22601) @%p5433 bra BB0_2231;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x252d8 (main.1.sm_70.ptx:22617) shfl.sync.idx.b32 %r5125|%p3561, %r22050, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 1117 (potential) branch divergence @  PC=0x252f8 (main.1.sm_70.ptx:22621) @%p5433 bra BB0_2233;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25360 (main.1.sm_70.ptx:22637) shfl.sync.idx.b32 %r5129|%p3565, %r22050, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 1118 (potential) branch divergence @  PC=0x25380 (main.1.sm_70.ptx:22641) @%p5433 bra BB0_2235;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x253e8 (main.1.sm_70.ptx:22657) add.s32 %r24944, %r24944, 1;
GPGPU-Sim PTX: 1119 (potential) branch divergence @  PC=0x253f8 (main.1.sm_70.ptx:22659) @%p5437 bra BB0_2227;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25400 (main.1.sm_70.ptx:22661) xor.b32 %r22113, %r6025, 223;
GPGPU-Sim PTX: 1120 (potential) branch divergence @  PC=0x25488 (main.1.sm_70.ptx:22680) @%p5439 bra BB0_2239;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x254f0 (main.1.sm_70.ptx:22696) shfl.sync.idx.b32 %r5144|%p3573, %r22122, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 1121 (potential) branch divergence @  PC=0x25510 (main.1.sm_70.ptx:22700) @%p5439 bra BB0_2241;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25578 (main.1.sm_70.ptx:22716) shfl.sync.idx.b32 %r5148|%p3577, %r22122, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 1122 (potential) branch divergence @  PC=0x25598 (main.1.sm_70.ptx:22720) @%p5439 bra BB0_2243;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25600 (main.1.sm_70.ptx:22736) shfl.sync.idx.b32 %r5152|%p3581, %r22122, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 1123 (potential) branch divergence @  PC=0x25620 (main.1.sm_70.ptx:22740) @%p5439 bra BB0_2245;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25688 (main.1.sm_70.ptx:22756) add.s32 %r24945, %r24945, 1;
GPGPU-Sim PTX: 1124 (potential) branch divergence @  PC=0x25698 (main.1.sm_70.ptx:22758) @%p5443 bra BB0_2237;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x256a0 (main.1.sm_70.ptx:22760) xor.b32 %r22185, %r6025, 224;
GPGPU-Sim PTX: 1125 (potential) branch divergence @  PC=0x25728 (main.1.sm_70.ptx:22779) @%p5445 bra BB0_2249;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25790 (main.1.sm_70.ptx:22795) shfl.sync.idx.b32 %r5167|%p3589, %r22194, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 1126 (potential) branch divergence @  PC=0x257b0 (main.1.sm_70.ptx:22799) @%p5445 bra BB0_2251;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25818 (main.1.sm_70.ptx:22815) shfl.sync.idx.b32 %r5171|%p3593, %r22194, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 1127 (potential) branch divergence @  PC=0x25838 (main.1.sm_70.ptx:22819) @%p5445 bra BB0_2253;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x258a0 (main.1.sm_70.ptx:22835) shfl.sync.idx.b32 %r5175|%p3597, %r22194, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 1128 (potential) branch divergence @  PC=0x258c0 (main.1.sm_70.ptx:22839) @%p5445 bra BB0_2255;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25928 (main.1.sm_70.ptx:22855) add.s32 %r24946, %r24946, 1;
GPGPU-Sim PTX: 1129 (potential) branch divergence @  PC=0x25938 (main.1.sm_70.ptx:22857) @%p5449 bra BB0_2247;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25940 (main.1.sm_70.ptx:22859) xor.b32 %r22257, %r6025, 225;
GPGPU-Sim PTX: 1130 (potential) branch divergence @  PC=0x259c8 (main.1.sm_70.ptx:22878) @%p5451 bra BB0_2259;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25a30 (main.1.sm_70.ptx:22894) shfl.sync.idx.b32 %r5190|%p3605, %r22266, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 1131 (potential) branch divergence @  PC=0x25a50 (main.1.sm_70.ptx:22898) @%p5451 bra BB0_2261;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25ab8 (main.1.sm_70.ptx:22914) shfl.sync.idx.b32 %r5194|%p3609, %r22266, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 1132 (potential) branch divergence @  PC=0x25ad8 (main.1.sm_70.ptx:22918) @%p5451 bra BB0_2263;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25b40 (main.1.sm_70.ptx:22934) shfl.sync.idx.b32 %r5198|%p3613, %r22266, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 1133 (potential) branch divergence @  PC=0x25b60 (main.1.sm_70.ptx:22938) @%p5451 bra BB0_2265;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25bc8 (main.1.sm_70.ptx:22954) add.s32 %r24947, %r24947, 1;
GPGPU-Sim PTX: 1134 (potential) branch divergence @  PC=0x25bd8 (main.1.sm_70.ptx:22956) @%p5455 bra BB0_2257;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25be0 (main.1.sm_70.ptx:22958) xor.b32 %r22329, %r6025, 226;
GPGPU-Sim PTX: 1135 (potential) branch divergence @  PC=0x25c68 (main.1.sm_70.ptx:22977) @%p5457 bra BB0_2269;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25cd0 (main.1.sm_70.ptx:22993) shfl.sync.idx.b32 %r5213|%p3621, %r22338, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 1136 (potential) branch divergence @  PC=0x25cf0 (main.1.sm_70.ptx:22997) @%p5457 bra BB0_2271;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25d58 (main.1.sm_70.ptx:23013) shfl.sync.idx.b32 %r5217|%p3625, %r22338, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 1137 (potential) branch divergence @  PC=0x25d78 (main.1.sm_70.ptx:23017) @%p5457 bra BB0_2273;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25de0 (main.1.sm_70.ptx:23033) shfl.sync.idx.b32 %r5221|%p3629, %r22338, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 1138 (potential) branch divergence @  PC=0x25e00 (main.1.sm_70.ptx:23037) @%p5457 bra BB0_2275;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25e68 (main.1.sm_70.ptx:23053) add.s32 %r24948, %r24948, 1;
GPGPU-Sim PTX: 1139 (potential) branch divergence @  PC=0x25e78 (main.1.sm_70.ptx:23055) @%p5461 bra BB0_2267;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25e80 (main.1.sm_70.ptx:23057) xor.b32 %r22401, %r6025, 227;
GPGPU-Sim PTX: 1140 (potential) branch divergence @  PC=0x25f08 (main.1.sm_70.ptx:23076) @%p5463 bra BB0_2279;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25f70 (main.1.sm_70.ptx:23092) shfl.sync.idx.b32 %r5236|%p3637, %r22410, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 1141 (potential) branch divergence @  PC=0x25f90 (main.1.sm_70.ptx:23096) @%p5463 bra BB0_2281;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25ff8 (main.1.sm_70.ptx:23112) shfl.sync.idx.b32 %r5240|%p3641, %r22410, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 1142 (potential) branch divergence @  PC=0x26018 (main.1.sm_70.ptx:23116) @%p5463 bra BB0_2283;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26080 (main.1.sm_70.ptx:23132) shfl.sync.idx.b32 %r5244|%p3645, %r22410, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 1143 (potential) branch divergence @  PC=0x260a0 (main.1.sm_70.ptx:23136) @%p5463 bra BB0_2285;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26108 (main.1.sm_70.ptx:23152) add.s32 %r24949, %r24949, 1;
GPGPU-Sim PTX: 1144 (potential) branch divergence @  PC=0x26118 (main.1.sm_70.ptx:23154) @%p5467 bra BB0_2277;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26120 (main.1.sm_70.ptx:23156) xor.b32 %r22473, %r6025, 228;
GPGPU-Sim PTX: 1145 (potential) branch divergence @  PC=0x261a8 (main.1.sm_70.ptx:23175) @%p5469 bra BB0_2289;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26210 (main.1.sm_70.ptx:23191) shfl.sync.idx.b32 %r5259|%p3653, %r22482, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 1146 (potential) branch divergence @  PC=0x26230 (main.1.sm_70.ptx:23195) @%p5469 bra BB0_2291;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26298 (main.1.sm_70.ptx:23211) shfl.sync.idx.b32 %r5263|%p3657, %r22482, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 1147 (potential) branch divergence @  PC=0x262b8 (main.1.sm_70.ptx:23215) @%p5469 bra BB0_2293;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26320 (main.1.sm_70.ptx:23231) shfl.sync.idx.b32 %r5267|%p3661, %r22482, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 1148 (potential) branch divergence @  PC=0x26340 (main.1.sm_70.ptx:23235) @%p5469 bra BB0_2295;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x263a8 (main.1.sm_70.ptx:23251) add.s32 %r24950, %r24950, 1;
GPGPU-Sim PTX: 1149 (potential) branch divergence @  PC=0x263b8 (main.1.sm_70.ptx:23253) @%p5473 bra BB0_2287;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x263c0 (main.1.sm_70.ptx:23255) xor.b32 %r22545, %r6025, 229;
GPGPU-Sim PTX: 1150 (potential) branch divergence @  PC=0x26448 (main.1.sm_70.ptx:23274) @%p5475 bra BB0_2299;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x264b0 (main.1.sm_70.ptx:23290) shfl.sync.idx.b32 %r5282|%p3669, %r22554, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 1151 (potential) branch divergence @  PC=0x264d0 (main.1.sm_70.ptx:23294) @%p5475 bra BB0_2301;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26538 (main.1.sm_70.ptx:23310) shfl.sync.idx.b32 %r5286|%p3673, %r22554, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 1152 (potential) branch divergence @  PC=0x26558 (main.1.sm_70.ptx:23314) @%p5475 bra BB0_2303;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x265c0 (main.1.sm_70.ptx:23330) shfl.sync.idx.b32 %r5290|%p3677, %r22554, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 1153 (potential) branch divergence @  PC=0x265e0 (main.1.sm_70.ptx:23334) @%p5475 bra BB0_2305;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26648 (main.1.sm_70.ptx:23350) add.s32 %r24951, %r24951, 1;
GPGPU-Sim PTX: 1154 (potential) branch divergence @  PC=0x26658 (main.1.sm_70.ptx:23352) @%p5479 bra BB0_2297;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26660 (main.1.sm_70.ptx:23354) xor.b32 %r22617, %r6025, 230;
GPGPU-Sim PTX: 1155 (potential) branch divergence @  PC=0x266f0 (main.1.sm_70.ptx:23374) @%p5481 bra BB0_2309;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26758 (main.1.sm_70.ptx:23390) shfl.sync.idx.b32 %r5306|%p3685, %r22626, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 1156 (potential) branch divergence @  PC=0x26778 (main.1.sm_70.ptx:23394) @%p5481 bra BB0_2311;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x267e0 (main.1.sm_70.ptx:23410) shfl.sync.idx.b32 %r5310|%p3689, %r22626, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 1157 (potential) branch divergence @  PC=0x26800 (main.1.sm_70.ptx:23414) @%p5481 bra BB0_2313;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26868 (main.1.sm_70.ptx:23430) shfl.sync.idx.b32 %r5314|%p3693, %r22626, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 1158 (potential) branch divergence @  PC=0x26888 (main.1.sm_70.ptx:23434) @%p5481 bra BB0_2315;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x268f0 (main.1.sm_70.ptx:23450) add.s32 %r24952, %r24952, 1;
GPGPU-Sim PTX: 1159 (potential) branch divergence @  PC=0x26900 (main.1.sm_70.ptx:23452) @%p5485 bra BB0_2307;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26908 (main.1.sm_70.ptx:23454) xor.b32 %r22689, %r6025, 231;
GPGPU-Sim PTX: 1160 (potential) branch divergence @  PC=0x26998 (main.1.sm_70.ptx:23474) @%p5487 bra BB0_2319;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26a00 (main.1.sm_70.ptx:23490) shfl.sync.idx.b32 %r5331|%p3701, %r22700, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 1161 (potential) branch divergence @  PC=0x26a20 (main.1.sm_70.ptx:23494) @%p5487 bra BB0_2321;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26a88 (main.1.sm_70.ptx:23510) shfl.sync.idx.b32 %r5335|%p3705, %r22700, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 1162 (potential) branch divergence @  PC=0x26aa8 (main.1.sm_70.ptx:23514) @%p5487 bra BB0_2323;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26b10 (main.1.sm_70.ptx:23530) shfl.sync.idx.b32 %r5339|%p3709, %r22700, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 1163 (potential) branch divergence @  PC=0x26b30 (main.1.sm_70.ptx:23534) @%p5487 bra BB0_2325;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26b98 (main.1.sm_70.ptx:23550) add.s32 %r24953, %r24953, 1;
GPGPU-Sim PTX: 1164 (potential) branch divergence @  PC=0x26bb0 (main.1.sm_70.ptx:23553) @%p5491 bra BB0_2317;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26bb8 (main.1.sm_70.ptx:23555) xor.b32 %r22763, %r6025, 232;
GPGPU-Sim PTX: 1165 (potential) branch divergence @  PC=0x26c48 (main.1.sm_70.ptx:23575) @%p5493 bra BB0_2329;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26cb0 (main.1.sm_70.ptx:23591) shfl.sync.idx.b32 %r5357|%p3717, %r22774, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 1166 (potential) branch divergence @  PC=0x26cd0 (main.1.sm_70.ptx:23595) @%p5493 bra BB0_2331;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26d38 (main.1.sm_70.ptx:23611) shfl.sync.idx.b32 %r5361|%p3721, %r22774, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 1167 (potential) branch divergence @  PC=0x26d58 (main.1.sm_70.ptx:23615) @%p5493 bra BB0_2333;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26dc0 (main.1.sm_70.ptx:23631) shfl.sync.idx.b32 %r5365|%p3725, %r22774, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 1168 (potential) branch divergence @  PC=0x26de0 (main.1.sm_70.ptx:23635) @%p5493 bra BB0_2335;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26e48 (main.1.sm_70.ptx:23651) add.s32 %r24955, %r24955, 1;
GPGPU-Sim PTX: 1169 (potential) branch divergence @  PC=0x26e60 (main.1.sm_70.ptx:23654) @%p5497 bra BB0_2327;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26e68 (main.1.sm_70.ptx:23656) xor.b32 %r22837, %r6025, 233;
GPGPU-Sim PTX: 1170 (potential) branch divergence @  PC=0x26ef8 (main.1.sm_70.ptx:23676) @%p5499 bra BB0_2339;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26f60 (main.1.sm_70.ptx:23692) shfl.sync.idx.b32 %r5383|%p3733, %r22848, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 1171 (potential) branch divergence @  PC=0x26f80 (main.1.sm_70.ptx:23696) @%p5499 bra BB0_2341;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26fe8 (main.1.sm_70.ptx:23712) shfl.sync.idx.b32 %r5387|%p3737, %r22848, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 1172 (potential) branch divergence @  PC=0x27008 (main.1.sm_70.ptx:23716) @%p5499 bra BB0_2343;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27070 (main.1.sm_70.ptx:23732) shfl.sync.idx.b32 %r5391|%p3741, %r22848, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 1173 (potential) branch divergence @  PC=0x27090 (main.1.sm_70.ptx:23736) @%p5499 bra BB0_2345;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x270f8 (main.1.sm_70.ptx:23752) add.s32 %r24957, %r24957, 1;
GPGPU-Sim PTX: 1174 (potential) branch divergence @  PC=0x27110 (main.1.sm_70.ptx:23755) @%p5503 bra BB0_2337;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27118 (main.1.sm_70.ptx:23757) xor.b32 %r22911, %r6025, 234;
GPGPU-Sim PTX: 1175 (potential) branch divergence @  PC=0x271a8 (main.1.sm_70.ptx:23777) @%p5505 bra BB0_2349;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27210 (main.1.sm_70.ptx:23793) shfl.sync.idx.b32 %r5409|%p3749, %r22922, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 1176 (potential) branch divergence @  PC=0x27230 (main.1.sm_70.ptx:23797) @%p5505 bra BB0_2351;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27298 (main.1.sm_70.ptx:23813) shfl.sync.idx.b32 %r5413|%p3753, %r22922, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 1177 (potential) branch divergence @  PC=0x272b8 (main.1.sm_70.ptx:23817) @%p5505 bra BB0_2353;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27320 (main.1.sm_70.ptx:23833) shfl.sync.idx.b32 %r5417|%p3757, %r22922, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 1178 (potential) branch divergence @  PC=0x27340 (main.1.sm_70.ptx:23837) @%p5505 bra BB0_2355;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x273a8 (main.1.sm_70.ptx:23853) add.s32 %r24959, %r24959, 1;
GPGPU-Sim PTX: 1179 (potential) branch divergence @  PC=0x273c0 (main.1.sm_70.ptx:23856) @%p5509 bra BB0_2347;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x273c8 (main.1.sm_70.ptx:23858) xor.b32 %r22985, %r6025, 235;
GPGPU-Sim PTX: 1180 (potential) branch divergence @  PC=0x27458 (main.1.sm_70.ptx:23878) @%p5511 bra BB0_2359;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x274c0 (main.1.sm_70.ptx:23894) shfl.sync.idx.b32 %r5435|%p3765, %r22996, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 1181 (potential) branch divergence @  PC=0x274e0 (main.1.sm_70.ptx:23898) @%p5511 bra BB0_2361;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27548 (main.1.sm_70.ptx:23914) shfl.sync.idx.b32 %r5439|%p3769, %r22996, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 1182 (potential) branch divergence @  PC=0x27568 (main.1.sm_70.ptx:23918) @%p5511 bra BB0_2363;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x275d0 (main.1.sm_70.ptx:23934) shfl.sync.idx.b32 %r5443|%p3773, %r22996, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 1183 (potential) branch divergence @  PC=0x275f0 (main.1.sm_70.ptx:23938) @%p5511 bra BB0_2365;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27658 (main.1.sm_70.ptx:23954) add.s32 %r24961, %r24961, 1;
GPGPU-Sim PTX: 1184 (potential) branch divergence @  PC=0x27670 (main.1.sm_70.ptx:23957) @%p5515 bra BB0_2357;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27678 (main.1.sm_70.ptx:23959) xor.b32 %r23059, %r6025, 236;
GPGPU-Sim PTX: 1185 (potential) branch divergence @  PC=0x27708 (main.1.sm_70.ptx:23979) @%p5517 bra BB0_2369;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27770 (main.1.sm_70.ptx:23995) shfl.sync.idx.b32 %r5461|%p3781, %r23070, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 1186 (potential) branch divergence @  PC=0x27790 (main.1.sm_70.ptx:23999) @%p5517 bra BB0_2371;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x277f8 (main.1.sm_70.ptx:24015) shfl.sync.idx.b32 %r5465|%p3785, %r23070, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 1187 (potential) branch divergence @  PC=0x27818 (main.1.sm_70.ptx:24019) @%p5517 bra BB0_2373;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27880 (main.1.sm_70.ptx:24035) shfl.sync.idx.b32 %r5469|%p3789, %r23070, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 1188 (potential) branch divergence @  PC=0x278a0 (main.1.sm_70.ptx:24039) @%p5517 bra BB0_2375;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27908 (main.1.sm_70.ptx:24055) add.s32 %r24963, %r24963, 1;
GPGPU-Sim PTX: 1189 (potential) branch divergence @  PC=0x27920 (main.1.sm_70.ptx:24058) @%p5521 bra BB0_2367;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27928 (main.1.sm_70.ptx:24060) xor.b32 %r23133, %r6025, 237;
GPGPU-Sim PTX: 1190 (potential) branch divergence @  PC=0x279b8 (main.1.sm_70.ptx:24080) @%p5523 bra BB0_2379;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27a20 (main.1.sm_70.ptx:24096) shfl.sync.idx.b32 %r5487|%p3797, %r23144, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 1191 (potential) branch divergence @  PC=0x27a40 (main.1.sm_70.ptx:24100) @%p5523 bra BB0_2381;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27aa8 (main.1.sm_70.ptx:24116) shfl.sync.idx.b32 %r5491|%p3801, %r23144, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 1192 (potential) branch divergence @  PC=0x27ac8 (main.1.sm_70.ptx:24120) @%p5523 bra BB0_2383;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27b30 (main.1.sm_70.ptx:24136) shfl.sync.idx.b32 %r5495|%p3805, %r23144, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 1193 (potential) branch divergence @  PC=0x27b50 (main.1.sm_70.ptx:24140) @%p5523 bra BB0_2385;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27bb8 (main.1.sm_70.ptx:24156) add.s32 %r24965, %r24965, 1;
GPGPU-Sim PTX: 1194 (potential) branch divergence @  PC=0x27bd0 (main.1.sm_70.ptx:24159) @%p5527 bra BB0_2377;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27bd8 (main.1.sm_70.ptx:24161) xor.b32 %r23207, %r6025, 238;
GPGPU-Sim PTX: 1195 (potential) branch divergence @  PC=0x27c68 (main.1.sm_70.ptx:24181) @%p5529 bra BB0_2389;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27cd0 (main.1.sm_70.ptx:24197) shfl.sync.idx.b32 %r5513|%p3813, %r23218, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 1196 (potential) branch divergence @  PC=0x27cf0 (main.1.sm_70.ptx:24201) @%p5529 bra BB0_2391;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27d58 (main.1.sm_70.ptx:24217) shfl.sync.idx.b32 %r5517|%p3817, %r23218, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 1197 (potential) branch divergence @  PC=0x27d78 (main.1.sm_70.ptx:24221) @%p5529 bra BB0_2393;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27de0 (main.1.sm_70.ptx:24237) shfl.sync.idx.b32 %r5521|%p3821, %r23218, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 1198 (potential) branch divergence @  PC=0x27e00 (main.1.sm_70.ptx:24241) @%p5529 bra BB0_2395;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27e68 (main.1.sm_70.ptx:24257) add.s32 %r24967, %r24967, 1;
GPGPU-Sim PTX: 1199 (potential) branch divergence @  PC=0x27e80 (main.1.sm_70.ptx:24260) @%p5533 bra BB0_2387;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27e88 (main.1.sm_70.ptx:24262) xor.b32 %r23281, %r6025, 239;
GPGPU-Sim PTX: 1200 (potential) branch divergence @  PC=0x27f18 (main.1.sm_70.ptx:24282) @%p5535 bra BB0_2399;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27f80 (main.1.sm_70.ptx:24298) shfl.sync.idx.b32 %r5539|%p3829, %r23292, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 1201 (potential) branch divergence @  PC=0x27fa0 (main.1.sm_70.ptx:24302) @%p5535 bra BB0_2401;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28008 (main.1.sm_70.ptx:24318) shfl.sync.idx.b32 %r5543|%p3833, %r23292, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 1202 (potential) branch divergence @  PC=0x28028 (main.1.sm_70.ptx:24322) @%p5535 bra BB0_2403;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28090 (main.1.sm_70.ptx:24338) shfl.sync.idx.b32 %r5547|%p3837, %r23292, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 1203 (potential) branch divergence @  PC=0x280b0 (main.1.sm_70.ptx:24342) @%p5535 bra BB0_2405;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28118 (main.1.sm_70.ptx:24358) add.s32 %r24969, %r24969, 1;
GPGPU-Sim PTX: 1204 (potential) branch divergence @  PC=0x28130 (main.1.sm_70.ptx:24361) @%p5539 bra BB0_2397;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28138 (main.1.sm_70.ptx:24363) xor.b32 %r23355, %r6025, 240;
GPGPU-Sim PTX: 1205 (potential) branch divergence @  PC=0x281c8 (main.1.sm_70.ptx:24383) @%p5541 bra BB0_2409;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28230 (main.1.sm_70.ptx:24399) shfl.sync.idx.b32 %r5565|%p3845, %r23366, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 1206 (potential) branch divergence @  PC=0x28250 (main.1.sm_70.ptx:24403) @%p5541 bra BB0_2411;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x282b8 (main.1.sm_70.ptx:24419) shfl.sync.idx.b32 %r5569|%p3849, %r23366, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 1207 (potential) branch divergence @  PC=0x282d8 (main.1.sm_70.ptx:24423) @%p5541 bra BB0_2413;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28340 (main.1.sm_70.ptx:24439) shfl.sync.idx.b32 %r5573|%p3853, %r23366, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 1208 (potential) branch divergence @  PC=0x28360 (main.1.sm_70.ptx:24443) @%p5541 bra BB0_2415;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x283c8 (main.1.sm_70.ptx:24459) add.s32 %r24971, %r24971, 1;
GPGPU-Sim PTX: 1209 (potential) branch divergence @  PC=0x283e0 (main.1.sm_70.ptx:24462) @%p5545 bra BB0_2407;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x283e8 (main.1.sm_70.ptx:24464) xor.b32 %r23429, %r6025, 241;
GPGPU-Sim PTX: 1210 (potential) branch divergence @  PC=0x28478 (main.1.sm_70.ptx:24484) @%p5547 bra BB0_2419;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x284e0 (main.1.sm_70.ptx:24500) shfl.sync.idx.b32 %r5591|%p3861, %r23440, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 1211 (potential) branch divergence @  PC=0x28500 (main.1.sm_70.ptx:24504) @%p5547 bra BB0_2421;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28568 (main.1.sm_70.ptx:24520) shfl.sync.idx.b32 %r5595|%p3865, %r23440, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 1212 (potential) branch divergence @  PC=0x28588 (main.1.sm_70.ptx:24524) @%p5547 bra BB0_2423;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x285f0 (main.1.sm_70.ptx:24540) shfl.sync.idx.b32 %r5599|%p3869, %r23440, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 1213 (potential) branch divergence @  PC=0x28610 (main.1.sm_70.ptx:24544) @%p5547 bra BB0_2425;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28678 (main.1.sm_70.ptx:24560) add.s32 %r24973, %r24973, 1;
GPGPU-Sim PTX: 1214 (potential) branch divergence @  PC=0x28690 (main.1.sm_70.ptx:24563) @%p5551 bra BB0_2417;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28698 (main.1.sm_70.ptx:24565) xor.b32 %r23503, %r6025, 242;
GPGPU-Sim PTX: 1215 (potential) branch divergence @  PC=0x28728 (main.1.sm_70.ptx:24585) @%p5553 bra BB0_2429;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28790 (main.1.sm_70.ptx:24601) shfl.sync.idx.b32 %r5617|%p3877, %r23514, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 1216 (potential) branch divergence @  PC=0x287b0 (main.1.sm_70.ptx:24605) @%p5553 bra BB0_2431;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28818 (main.1.sm_70.ptx:24621) shfl.sync.idx.b32 %r5621|%p3881, %r23514, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 1217 (potential) branch divergence @  PC=0x28838 (main.1.sm_70.ptx:24625) @%p5553 bra BB0_2433;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x288a0 (main.1.sm_70.ptx:24641) shfl.sync.idx.b32 %r5625|%p3885, %r23514, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 1218 (potential) branch divergence @  PC=0x288c0 (main.1.sm_70.ptx:24645) @%p5553 bra BB0_2435;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28928 (main.1.sm_70.ptx:24661) add.s32 %r24975, %r24975, 1;
GPGPU-Sim PTX: 1219 (potential) branch divergence @  PC=0x28940 (main.1.sm_70.ptx:24664) @%p5557 bra BB0_2427;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28948 (main.1.sm_70.ptx:24666) xor.b32 %r23577, %r6025, 243;
GPGPU-Sim PTX: 1220 (potential) branch divergence @  PC=0x289d8 (main.1.sm_70.ptx:24686) @%p5559 bra BB0_2439;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28a40 (main.1.sm_70.ptx:24702) shfl.sync.idx.b32 %r5643|%p3893, %r23588, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 1221 (potential) branch divergence @  PC=0x28a60 (main.1.sm_70.ptx:24706) @%p5559 bra BB0_2441;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28ac8 (main.1.sm_70.ptx:24722) shfl.sync.idx.b32 %r5647|%p3897, %r23588, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 1222 (potential) branch divergence @  PC=0x28ae8 (main.1.sm_70.ptx:24726) @%p5559 bra BB0_2443;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28b50 (main.1.sm_70.ptx:24742) shfl.sync.idx.b32 %r5651|%p3901, %r23588, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 1223 (potential) branch divergence @  PC=0x28b70 (main.1.sm_70.ptx:24746) @%p5559 bra BB0_2445;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28bd8 (main.1.sm_70.ptx:24762) add.s32 %r24977, %r24977, 1;
GPGPU-Sim PTX: 1224 (potential) branch divergence @  PC=0x28bf0 (main.1.sm_70.ptx:24765) @%p5563 bra BB0_2437;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28bf8 (main.1.sm_70.ptx:24767) xor.b32 %r23651, %r6025, 244;
GPGPU-Sim PTX: 1225 (potential) branch divergence @  PC=0x28c88 (main.1.sm_70.ptx:24787) @%p5565 bra BB0_2449;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28cf0 (main.1.sm_70.ptx:24803) shfl.sync.idx.b32 %r5669|%p3909, %r23662, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 1226 (potential) branch divergence @  PC=0x28d10 (main.1.sm_70.ptx:24807) @%p5565 bra BB0_2451;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28d78 (main.1.sm_70.ptx:24823) shfl.sync.idx.b32 %r5673|%p3913, %r23662, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 1227 (potential) branch divergence @  PC=0x28d98 (main.1.sm_70.ptx:24827) @%p5565 bra BB0_2453;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28e00 (main.1.sm_70.ptx:24843) shfl.sync.idx.b32 %r5677|%p3917, %r23662, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 1228 (potential) branch divergence @  PC=0x28e20 (main.1.sm_70.ptx:24847) @%p5565 bra BB0_2455;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28e88 (main.1.sm_70.ptx:24863) add.s32 %r24979, %r24979, 1;
GPGPU-Sim PTX: 1229 (potential) branch divergence @  PC=0x28ea0 (main.1.sm_70.ptx:24866) @%p5569 bra BB0_2447;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28ea8 (main.1.sm_70.ptx:24868) xor.b32 %r23725, %r6025, 245;
GPGPU-Sim PTX: 1230 (potential) branch divergence @  PC=0x28f38 (main.1.sm_70.ptx:24888) @%p5571 bra BB0_2459;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28fa0 (main.1.sm_70.ptx:24904) shfl.sync.idx.b32 %r5695|%p3925, %r23736, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 1231 (potential) branch divergence @  PC=0x28fc0 (main.1.sm_70.ptx:24908) @%p5571 bra BB0_2461;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29028 (main.1.sm_70.ptx:24924) shfl.sync.idx.b32 %r5699|%p3929, %r23736, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 1232 (potential) branch divergence @  PC=0x29048 (main.1.sm_70.ptx:24928) @%p5571 bra BB0_2463;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x290b0 (main.1.sm_70.ptx:24944) shfl.sync.idx.b32 %r5703|%p3933, %r23736, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 1233 (potential) branch divergence @  PC=0x290d0 (main.1.sm_70.ptx:24948) @%p5571 bra BB0_2465;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29138 (main.1.sm_70.ptx:24964) add.s32 %r24981, %r24981, 1;
GPGPU-Sim PTX: 1234 (potential) branch divergence @  PC=0x29150 (main.1.sm_70.ptx:24967) @%p5575 bra BB0_2457;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29158 (main.1.sm_70.ptx:24969) xor.b32 %r23799, %r6025, 246;
GPGPU-Sim PTX: 1235 (potential) branch divergence @  PC=0x291e8 (main.1.sm_70.ptx:24989) @%p5577 bra BB0_2469;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29250 (main.1.sm_70.ptx:25005) shfl.sync.idx.b32 %r5721|%p3941, %r23810, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 1236 (potential) branch divergence @  PC=0x29270 (main.1.sm_70.ptx:25009) @%p5577 bra BB0_2471;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x292d8 (main.1.sm_70.ptx:25025) shfl.sync.idx.b32 %r5725|%p3945, %r23810, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 1237 (potential) branch divergence @  PC=0x292f8 (main.1.sm_70.ptx:25029) @%p5577 bra BB0_2473;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29360 (main.1.sm_70.ptx:25045) shfl.sync.idx.b32 %r5729|%p3949, %r23810, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 1238 (potential) branch divergence @  PC=0x29380 (main.1.sm_70.ptx:25049) @%p5577 bra BB0_2475;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x293e8 (main.1.sm_70.ptx:25065) add.s32 %r24983, %r24983, 1;
GPGPU-Sim PTX: 1239 (potential) branch divergence @  PC=0x29400 (main.1.sm_70.ptx:25068) @%p5581 bra BB0_2467;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29408 (main.1.sm_70.ptx:25070) xor.b32 %r23873, %r6025, 247;
GPGPU-Sim PTX: 1240 (potential) branch divergence @  PC=0x29498 (main.1.sm_70.ptx:25090) @%p5583 bra BB0_2479;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29500 (main.1.sm_70.ptx:25106) shfl.sync.idx.b32 %r5747|%p3957, %r23884, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 1241 (potential) branch divergence @  PC=0x29520 (main.1.sm_70.ptx:25110) @%p5583 bra BB0_2481;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29588 (main.1.sm_70.ptx:25126) shfl.sync.idx.b32 %r5751|%p3961, %r23884, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 1242 (potential) branch divergence @  PC=0x295a8 (main.1.sm_70.ptx:25130) @%p5583 bra BB0_2483;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29610 (main.1.sm_70.ptx:25146) shfl.sync.idx.b32 %r5755|%p3965, %r23884, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 1243 (potential) branch divergence @  PC=0x29630 (main.1.sm_70.ptx:25150) @%p5583 bra BB0_2485;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29698 (main.1.sm_70.ptx:25166) add.s32 %r24985, %r24985, 1;
GPGPU-Sim PTX: 1244 (potential) branch divergence @  PC=0x296b0 (main.1.sm_70.ptx:25169) @%p5587 bra BB0_2477;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x296b8 (main.1.sm_70.ptx:25171) xor.b32 %r23947, %r6025, 248;
GPGPU-Sim PTX: 1245 (potential) branch divergence @  PC=0x29748 (main.1.sm_70.ptx:25191) @%p5589 bra BB0_2489;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x297b0 (main.1.sm_70.ptx:25207) shfl.sync.idx.b32 %r5773|%p3973, %r23958, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 1246 (potential) branch divergence @  PC=0x297d0 (main.1.sm_70.ptx:25211) @%p5589 bra BB0_2491;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29838 (main.1.sm_70.ptx:25227) shfl.sync.idx.b32 %r5777|%p3977, %r23958, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 1247 (potential) branch divergence @  PC=0x29858 (main.1.sm_70.ptx:25231) @%p5589 bra BB0_2493;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x298c0 (main.1.sm_70.ptx:25247) shfl.sync.idx.b32 %r5781|%p3981, %r23958, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 1248 (potential) branch divergence @  PC=0x298e0 (main.1.sm_70.ptx:25251) @%p5589 bra BB0_2495;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29948 (main.1.sm_70.ptx:25267) add.s32 %r24987, %r24987, 1;
GPGPU-Sim PTX: 1249 (potential) branch divergence @  PC=0x29960 (main.1.sm_70.ptx:25270) @%p5593 bra BB0_2487;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29968 (main.1.sm_70.ptx:25272) xor.b32 %r24021, %r6025, 249;
GPGPU-Sim PTX: 1250 (potential) branch divergence @  PC=0x299f8 (main.1.sm_70.ptx:25292) @%p5595 bra BB0_2499;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29a60 (main.1.sm_70.ptx:25308) shfl.sync.idx.b32 %r5799|%p3989, %r24032, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 1251 (potential) branch divergence @  PC=0x29a80 (main.1.sm_70.ptx:25312) @%p5595 bra BB0_2501;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29ae8 (main.1.sm_70.ptx:25328) shfl.sync.idx.b32 %r5803|%p3993, %r24032, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 1252 (potential) branch divergence @  PC=0x29b08 (main.1.sm_70.ptx:25332) @%p5595 bra BB0_2503;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29b70 (main.1.sm_70.ptx:25348) shfl.sync.idx.b32 %r5807|%p3997, %r24032, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 1253 (potential) branch divergence @  PC=0x29b90 (main.1.sm_70.ptx:25352) @%p5595 bra BB0_2505;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29bf8 (main.1.sm_70.ptx:25368) add.s32 %r24989, %r24989, 1;
GPGPU-Sim PTX: 1254 (potential) branch divergence @  PC=0x29c10 (main.1.sm_70.ptx:25371) @%p5599 bra BB0_2497;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29c18 (main.1.sm_70.ptx:25373) xor.b32 %r24095, %r6025, 250;
GPGPU-Sim PTX: 1255 (potential) branch divergence @  PC=0x29ca8 (main.1.sm_70.ptx:25393) @%p5601 bra BB0_2509;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29d10 (main.1.sm_70.ptx:25409) shfl.sync.idx.b32 %r5825|%p4005, %r24106, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 1256 (potential) branch divergence @  PC=0x29d30 (main.1.sm_70.ptx:25413) @%p5601 bra BB0_2511;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29d98 (main.1.sm_70.ptx:25429) shfl.sync.idx.b32 %r5829|%p4009, %r24106, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 1257 (potential) branch divergence @  PC=0x29db8 (main.1.sm_70.ptx:25433) @%p5601 bra BB0_2513;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29e20 (main.1.sm_70.ptx:25449) shfl.sync.idx.b32 %r5833|%p4013, %r24106, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 1258 (potential) branch divergence @  PC=0x29e40 (main.1.sm_70.ptx:25453) @%p5601 bra BB0_2515;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29ea8 (main.1.sm_70.ptx:25469) add.s32 %r24991, %r24991, 1;
GPGPU-Sim PTX: 1259 (potential) branch divergence @  PC=0x29ec0 (main.1.sm_70.ptx:25472) @%p5605 bra BB0_2507;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29ec8 (main.1.sm_70.ptx:25474) xor.b32 %r24169, %r6025, 251;
GPGPU-Sim PTX: 1260 (potential) branch divergence @  PC=0x29f58 (main.1.sm_70.ptx:25494) @%p5607 bra BB0_2519;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29fc0 (main.1.sm_70.ptx:25510) shfl.sync.idx.b32 %r5851|%p4021, %r24180, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 1261 (potential) branch divergence @  PC=0x29fe0 (main.1.sm_70.ptx:25514) @%p5607 bra BB0_2521;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a048 (main.1.sm_70.ptx:25530) shfl.sync.idx.b32 %r5855|%p4025, %r24180, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 1262 (potential) branch divergence @  PC=0x2a068 (main.1.sm_70.ptx:25534) @%p5607 bra BB0_2523;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0d0 (main.1.sm_70.ptx:25550) shfl.sync.idx.b32 %r5859|%p4029, %r24180, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 1263 (potential) branch divergence @  PC=0x2a0f0 (main.1.sm_70.ptx:25554) @%p5607 bra BB0_2525;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a158 (main.1.sm_70.ptx:25570) add.s32 %r24993, %r24993, 1;
GPGPU-Sim PTX: 1264 (potential) branch divergence @  PC=0x2a170 (main.1.sm_70.ptx:25573) @%p5611 bra BB0_2517;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a178 (main.1.sm_70.ptx:25575) xor.b32 %r24243, %r6025, 252;
GPGPU-Sim PTX: 1265 (potential) branch divergence @  PC=0x2a208 (main.1.sm_70.ptx:25595) @%p5613 bra BB0_2529;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a270 (main.1.sm_70.ptx:25611) shfl.sync.idx.b32 %r5877|%p4037, %r24254, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 1266 (potential) branch divergence @  PC=0x2a290 (main.1.sm_70.ptx:25615) @%p5613 bra BB0_2531;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a2f8 (main.1.sm_70.ptx:25631) shfl.sync.idx.b32 %r5881|%p4041, %r24254, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 1267 (potential) branch divergence @  PC=0x2a318 (main.1.sm_70.ptx:25635) @%p5613 bra BB0_2533;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a380 (main.1.sm_70.ptx:25651) shfl.sync.idx.b32 %r5885|%p4045, %r24254, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 1268 (potential) branch divergence @  PC=0x2a3a0 (main.1.sm_70.ptx:25655) @%p5613 bra BB0_2535;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a408 (main.1.sm_70.ptx:25671) add.s32 %r24995, %r24995, 1;
GPGPU-Sim PTX: 1269 (potential) branch divergence @  PC=0x2a420 (main.1.sm_70.ptx:25674) @%p5617 bra BB0_2527;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a428 (main.1.sm_70.ptx:25676) xor.b32 %r24317, %r6025, 253;
GPGPU-Sim PTX: 1270 (potential) branch divergence @  PC=0x2a4b8 (main.1.sm_70.ptx:25696) @%p5619 bra BB0_2539;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a520 (main.1.sm_70.ptx:25712) shfl.sync.idx.b32 %r5903|%p4053, %r24328, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 1271 (potential) branch divergence @  PC=0x2a540 (main.1.sm_70.ptx:25716) @%p5619 bra BB0_2541;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a5a8 (main.1.sm_70.ptx:25732) shfl.sync.idx.b32 %r5907|%p4057, %r24328, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 1272 (potential) branch divergence @  PC=0x2a5c8 (main.1.sm_70.ptx:25736) @%p5619 bra BB0_2543;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a630 (main.1.sm_70.ptx:25752) shfl.sync.idx.b32 %r5911|%p4061, %r24328, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 1273 (potential) branch divergence @  PC=0x2a650 (main.1.sm_70.ptx:25756) @%p5619 bra BB0_2545;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a6b8 (main.1.sm_70.ptx:25772) add.s32 %r24997, %r24997, 1;
GPGPU-Sim PTX: 1274 (potential) branch divergence @  PC=0x2a6d0 (main.1.sm_70.ptx:25775) @%p5623 bra BB0_2537;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a6d8 (main.1.sm_70.ptx:25777) xor.b32 %r24391, %r6025, 254;
GPGPU-Sim PTX: 1275 (potential) branch divergence @  PC=0x2a768 (main.1.sm_70.ptx:25797) @%p5625 bra BB0_2549;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a7d0 (main.1.sm_70.ptx:25813) shfl.sync.idx.b32 %r5929|%p4069, %r24402, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 1276 (potential) branch divergence @  PC=0x2a7f0 (main.1.sm_70.ptx:25817) @%p5625 bra BB0_2551;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a858 (main.1.sm_70.ptx:25833) shfl.sync.idx.b32 %r5933|%p4073, %r24402, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 1277 (potential) branch divergence @  PC=0x2a878 (main.1.sm_70.ptx:25837) @%p5625 bra BB0_2553;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a8e0 (main.1.sm_70.ptx:25853) shfl.sync.idx.b32 %r5937|%p4077, %r24402, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 1278 (potential) branch divergence @  PC=0x2a900 (main.1.sm_70.ptx:25857) @%p5625 bra BB0_2555;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a968 (main.1.sm_70.ptx:25873) add.s32 %r24999, %r24999, 1;
GPGPU-Sim PTX: 1279 (potential) branch divergence @  PC=0x2a980 (main.1.sm_70.ptx:25876) @%p5629 bra BB0_2547;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a988 (main.1.sm_70.ptx:25878) xor.b32 %r24465, %r6025, 255;
GPGPU-Sim PTX: 1280 (potential) branch divergence @  PC=0x2aa18 (main.1.sm_70.ptx:25898) @%p5631 bra BB0_2559;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2aa80 (main.1.sm_70.ptx:25914) shfl.sync.idx.b32 %r5955|%p4085, %r24476, %r6033, %r6063, %r6064;
GPGPU-Sim PTX: 1281 (potential) branch divergence @  PC=0x2aaa0 (main.1.sm_70.ptx:25918) @%p5631 bra BB0_2561;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ab08 (main.1.sm_70.ptx:25934) shfl.sync.idx.b32 %r5959|%p4089, %r24476, %r6043, %r6063, %r6064;
GPGPU-Sim PTX: 1282 (potential) branch divergence @  PC=0x2ab28 (main.1.sm_70.ptx:25938) @%p5631 bra BB0_2563;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ab90 (main.1.sm_70.ptx:25954) shfl.sync.idx.b32 %r5963|%p4093, %r24476, %r6034, %r6063, %r6064;
GPGPU-Sim PTX: 1283 (potential) branch divergence @  PC=0x2abb0 (main.1.sm_70.ptx:25958) @%p5631 bra BB0_2565;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ac18 (main.1.sm_70.ptx:25974) add.s32 %r25001, %r25001, 1;
GPGPU-Sim PTX: 1284 (potential) branch divergence @  PC=0x2ac48 (main.1.sm_70.ptx:25980) @%p5635 bra BB0_2557;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ac50 (main.1.sm_70.ptx:25982) mov.u64 %rd11777, keccakf_rndc;
GPGPU-Sim PTX: 1285 (potential) branch divergence @  PC=0x2b528 (main.1.sm_70.ptx:26470) @%p5636 bra BB0_2567;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b530 (main.1.sm_70.ptx:26472) ld.param.u64 %rd7647, [_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j_param_2];
GPGPU-Sim PTX: 1286 (potential) branch divergence @  PC=0x2b6b0 (main.1.sm_70.ptx:26524) @%p5655 bra BB0_2570;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b6e8 (main.1.sm_70.ptx:26534) ld.param.u64 %rd7648, [_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j_param_2];
GPGPU-Sim PTX: 1287 (potential) branch divergence @  PC=0x2b7c8 (main.1.sm_70.ptx:26566) @%p5674 bra BB0_2572;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b800 (main.1.sm_70.ptx:26576) ld.param.u64 %rd7649, [_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j_param_2];
GPGPU-Sim PTX: 1288 (potential) branch divergence @  PC=0x2b8e0 (main.1.sm_70.ptx:26608) @%p5693 bra BB0_2574;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b918 (main.1.sm_70.ptx:26618) ld.param.u64 %rd7650, [_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j_param_2];
GPGPU-Sim PTX: 1289 (potential) branch divergence @  PC=0x2b9f8 (main.1.sm_70.ptx:26650) @%p5712 bra BB0_2576;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ba30 (main.1.sm_70.ptx:26660) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'.
GPGPU-Sim PTX: pushing kernel '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j' to stream 1, gridDim= (4,1,1) blockDim = (256,1,1) 
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 1 has 1 operations
GPGPU-Sim API:       0 :  stream operation kernel
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: CTA/core = 3, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
Destroy streams for kernel 1: size 0
kernel_name = _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j 
kernel_launch_uid = 1 
gpu_sim_cycle = 453743
gpu_sim_insn = 60336480
gpu_ipc =     132.9750
gpu_tot_sim_cycle = 453743
gpu_tot_sim_insn = 60336480
gpu_tot_ipc =     132.9750
gpu_tot_issued_cta = 4
gpu_occupancy = 12.4862% 
gpu_tot_occupancy = 12.4862% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0090
partiton_level_parallism_total  =       0.0090
partiton_level_parallism_util =       1.1077
partiton_level_parallism_util_total  =       1.1077
L2_BW  =       0.3276 GB/Sec
L2_BW_total  =       0.3276 GB/Sec
gpu_total_sim_rate=91976

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 17920, Miss = 1024, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 17920, Miss = 1028, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 17920, Miss = 1028, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 71682
	L1D_total_cache_misses = 4110
	L1D_total_cache_miss_rate = 0.0573
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.038
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 67572
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1030
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1032
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 2048
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 69634
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][TOTAL_ACCESS] = 2048

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
93992, 93992, 93992, 93992, 93992, 93992, 93992, 93992, 
gpgpu_n_tot_thrd_icount = 99399008
gpgpu_n_tot_w_icount = 3106219
gpgpu_n_stall_shd_mem = 38274
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 2048
gpgpu_n_mem_read_global = 2056
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1052672
gpgpu_n_store_insn = 16384
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 49152
gpgpu_n_param_mem_insn = 8192
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 38274
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:953413	W0_Idle:6549	W0_Scoreboard:3157958	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:1572864	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1434880
single_issue_nums: WS0:751936	WS1:751936	WS2:751936	WS3:751936	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16448 {8:2056,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 81920 {40:2048,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 82240 {40:2056,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 16384 {8:2048,}
maxmflatency = 976 
max_icnt2mem_latency = 599 
maxmrqlatency = 36 
max_icnt2sh_latency = 4 
averagemflatency = 431 
avg_icnt2mem_latency = 171 
avg_mrq_latency = 17 
avg_icnt2sh_latency = 2 
mrq_lat_table:127 	136 	192 	384 	960 	249 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2056 	219 	1829 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	2067 	59 	113 	228 	1484 	153 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	4101 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	18 	0 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6280      5866         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      6266      5854         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      6254      5839         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      6241      5827         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6228      5814         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      6215      5800         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      6203      5788         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      6188      5775         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5658      6073         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5646      6060         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5633      6047         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5621      6033         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5606      6021         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5594      6008         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5581      5995         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5569      5981         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5762      6176         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5748      6163         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5736      6151         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5723      6136         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5710      6124         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5696      6111         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5684      6099         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5671      6085         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5554      5969         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5542      5956         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5529      5943         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5515      5930         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5503      5918         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5490      5903         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5477      5891         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      5463      5878         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2048/64 = 32.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 2048
min_bank_accesses = 0!
chip skew: 64/64 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        877       688    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        821       679    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        813       670    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        804       661    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        794       652    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        785       642    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        777       634    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        768       625    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        616       759    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        607       750    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        598       741    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        590       731    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        581       723    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        571       714    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        563       705    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        554       695    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:        652       794    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:        642       786    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:        634       777    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:        625       768    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:        616       758    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:        606       750    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:        598       741    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:        589       732    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:        581       723    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:        572       714    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:        563       704    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:        553       696    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:        545       687    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:        536       678    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:        527       668    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:        517       660    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        976       720       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[1]:        967       710       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[2]:        959       702       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[3]:        949       693       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[4]:        940       684       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[5]:        931       674       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[6]:        923       665       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[7]:        912       657       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[8]:        721       834       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[9]:        710       824       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[10]:        702       815       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[11]:        693       806       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[12]:        685       798       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[13]:        675       788       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[14]:        667       779       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[15]:        657       770       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[16]:        720       904         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        710       895         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        701       887         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        693       876         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        684       868         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        674       859         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        665       851         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        657       842         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        721       762         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        712       752         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        702       743         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        693       734         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        684       726         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        676       715         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        666       707         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        657       698         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=340708 n_nop=340642 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=196 dram_eff=0.3265
bk0: 32a 340666i bk1: 32a 340666i bk2: 0a 340708i bk3: 0a 340708i bk4: 0a 340708i bk5: 0a 340708i bk6: 0a 340708i bk7: 0a 340708i bk8: 0a 340708i bk9: 0a 340708i bk10: 0a 340708i bk11: 0a 340708i bk12: 0a 340708i bk13: 0a 340708i bk14: 0a 340708i bk15: 0a 340708i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 340708 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 340560 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 340708 
n_nop = 340642 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002289 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00228935
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=340708 n_nop=340642 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=196 dram_eff=0.3265
bk0: 32a 340666i bk1: 32a 340666i bk2: 0a 340708i bk3: 0a 340708i bk4: 0a 340708i bk5: 0a 340708i bk6: 0a 340708i bk7: 0a 340708i bk8: 0a 340708i bk9: 0a 340708i bk10: 0a 340708i bk11: 0a 340708i bk12: 0a 340708i bk13: 0a 340708i bk14: 0a 340708i bk15: 0a 340708i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 340708 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 340560 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 340708 
n_nop = 340642 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002289 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00228935
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=340708 n_nop=340642 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=196 dram_eff=0.3265
bk0: 32a 340666i bk1: 32a 340666i bk2: 0a 340708i bk3: 0a 340708i bk4: 0a 340708i bk5: 0a 340708i bk6: 0a 340708i bk7: 0a 340708i bk8: 0a 340708i bk9: 0a 340708i bk10: 0a 340708i bk11: 0a 340708i bk12: 0a 340708i bk13: 0a 340708i bk14: 0a 340708i bk15: 0a 340708i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 340708 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 340560 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 340708 
n_nop = 340642 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002245 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00224532
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=340708 n_nop=340642 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=196 dram_eff=0.3265
bk0: 32a 340666i bk1: 32a 340666i bk2: 0a 340708i bk3: 0a 340708i bk4: 0a 340708i bk5: 0a 340708i bk6: 0a 340708i bk7: 0a 340708i bk8: 0a 340708i bk9: 0a 340708i bk10: 0a 340708i bk11: 0a 340708i bk12: 0a 340708i bk13: 0a 340708i bk14: 0a 340708i bk15: 0a 340708i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 340708 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 340560 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 340708 
n_nop = 340642 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002289 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00228935
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=340708 n_nop=340642 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=196 dram_eff=0.3265
bk0: 32a 340667i bk1: 32a 340666i bk2: 0a 340708i bk3: 0a 340708i bk4: 0a 340708i bk5: 0a 340708i bk6: 0a 340708i bk7: 0a 340708i bk8: 0a 340708i bk9: 0a 340708i bk10: 0a 340708i bk11: 0a 340708i bk12: 0a 340708i bk13: 0a 340708i bk14: 0a 340708i bk15: 0a 340708i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 340708 
util_bw = 64 
Wasted_Col = 83 
Wasted_Row = 0 
Idle = 340561 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 59 
rwq = 0 
CCDLc_limit_alone = 59 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 340708 
n_nop = 340642 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002248 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00224826
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=340708 n_nop=340642 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=196 dram_eff=0.3265
bk0: 32a 340666i bk1: 32a 340666i bk2: 0a 340708i bk3: 0a 340708i bk4: 0a 340708i bk5: 0a 340708i bk6: 0a 340708i bk7: 0a 340708i bk8: 0a 340708i bk9: 0a 340708i bk10: 0a 340708i bk11: 0a 340708i bk12: 0a 340708i bk13: 0a 340708i bk14: 0a 340708i bk15: 0a 340708i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 340708 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 340560 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 340708 
n_nop = 340642 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002289 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00228935
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=340708 n_nop=340642 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=196 dram_eff=0.3265
bk0: 32a 340666i bk1: 32a 340666i bk2: 0a 340708i bk3: 0a 340708i bk4: 0a 340708i bk5: 0a 340708i bk6: 0a 340708i bk7: 0a 340708i bk8: 0a 340708i bk9: 0a 340708i bk10: 0a 340708i bk11: 0a 340708i bk12: 0a 340708i bk13: 0a 340708i bk14: 0a 340708i bk15: 0a 340708i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 340708 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 340560 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 340708 
n_nop = 340642 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002289 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00228935
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=340708 n_nop=340642 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=196 dram_eff=0.3265
bk0: 32a 340666i bk1: 32a 340666i bk2: 0a 340708i bk3: 0a 340708i bk4: 0a 340708i bk5: 0a 340708i bk6: 0a 340708i bk7: 0a 340708i bk8: 0a 340708i bk9: 0a 340708i bk10: 0a 340708i bk11: 0a 340708i bk12: 0a 340708i bk13: 0a 340708i bk14: 0a 340708i bk15: 0a 340708i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 340708 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 340560 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 340708 
n_nop = 340642 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002245 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00224532
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=340708 n_nop=340642 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=196 dram_eff=0.3265
bk0: 32a 340666i bk1: 32a 340666i bk2: 0a 340708i bk3: 0a 340708i bk4: 0a 340708i bk5: 0a 340708i bk6: 0a 340708i bk7: 0a 340708i bk8: 0a 340708i bk9: 0a 340708i bk10: 0a 340708i bk11: 0a 340708i bk12: 0a 340708i bk13: 0a 340708i bk14: 0a 340708i bk15: 0a 340708i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 340708 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 340560 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 340708 
n_nop = 340642 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002245 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00224532
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=340708 n_nop=340642 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=196 dram_eff=0.3265
bk0: 32a 340667i bk1: 32a 340666i bk2: 0a 340708i bk3: 0a 340708i bk4: 0a 340708i bk5: 0a 340708i bk6: 0a 340708i bk7: 0a 340708i bk8: 0a 340708i bk9: 0a 340708i bk10: 0a 340708i bk11: 0a 340708i bk12: 0a 340708i bk13: 0a 340708i bk14: 0a 340708i bk15: 0a 340708i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 340708 
util_bw = 64 
Wasted_Col = 83 
Wasted_Row = 0 
Idle = 340561 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 59 
rwq = 0 
CCDLc_limit_alone = 59 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 340708 
n_nop = 340642 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002248 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00224826
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=340708 n_nop=340642 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=196 dram_eff=0.3265
bk0: 32a 340666i bk1: 32a 340666i bk2: 0a 340708i bk3: 0a 340708i bk4: 0a 340708i bk5: 0a 340708i bk6: 0a 340708i bk7: 0a 340708i bk8: 0a 340708i bk9: 0a 340708i bk10: 0a 340708i bk11: 0a 340708i bk12: 0a 340708i bk13: 0a 340708i bk14: 0a 340708i bk15: 0a 340708i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 340708 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 340560 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 340708 
n_nop = 340642 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002289 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00228935
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=340708 n_nop=340642 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=196 dram_eff=0.3265
bk0: 32a 340666i bk1: 32a 340666i bk2: 0a 340708i bk3: 0a 340708i bk4: 0a 340708i bk5: 0a 340708i bk6: 0a 340708i bk7: 0a 340708i bk8: 0a 340708i bk9: 0a 340708i bk10: 0a 340708i bk11: 0a 340708i bk12: 0a 340708i bk13: 0a 340708i bk14: 0a 340708i bk15: 0a 340708i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 340708 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 340560 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 340708 
n_nop = 340642 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002289 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00228935
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=340708 n_nop=340642 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=196 dram_eff=0.3265
bk0: 32a 340666i bk1: 32a 340666i bk2: 0a 340708i bk3: 0a 340708i bk4: 0a 340708i bk5: 0a 340708i bk6: 0a 340708i bk7: 0a 340708i bk8: 0a 340708i bk9: 0a 340708i bk10: 0a 340708i bk11: 0a 340708i bk12: 0a 340708i bk13: 0a 340708i bk14: 0a 340708i bk15: 0a 340708i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 340708 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 340560 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 340708 
n_nop = 340642 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002245 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00224532
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=340708 n_nop=340642 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=196 dram_eff=0.3265
bk0: 32a 340667i bk1: 32a 340666i bk2: 0a 340708i bk3: 0a 340708i bk4: 0a 340708i bk5: 0a 340708i bk6: 0a 340708i bk7: 0a 340708i bk8: 0a 340708i bk9: 0a 340708i bk10: 0a 340708i bk11: 0a 340708i bk12: 0a 340708i bk13: 0a 340708i bk14: 0a 340708i bk15: 0a 340708i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 340708 
util_bw = 64 
Wasted_Col = 83 
Wasted_Row = 0 
Idle = 340561 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 59 
rwq = 0 
CCDLc_limit_alone = 59 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 340708 
n_nop = 340642 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002248 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00224826
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=340708 n_nop=340642 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=196 dram_eff=0.3265
bk0: 32a 340666i bk1: 32a 340666i bk2: 0a 340708i bk3: 0a 340708i bk4: 0a 340708i bk5: 0a 340708i bk6: 0a 340708i bk7: 0a 340708i bk8: 0a 340708i bk9: 0a 340708i bk10: 0a 340708i bk11: 0a 340708i bk12: 0a 340708i bk13: 0a 340708i bk14: 0a 340708i bk15: 0a 340708i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 340708 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 340560 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 340708 
n_nop = 340642 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002289 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00228935
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=340708 n_nop=340642 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=196 dram_eff=0.3265
bk0: 32a 340666i bk1: 32a 340666i bk2: 0a 340708i bk3: 0a 340708i bk4: 0a 340708i bk5: 0a 340708i bk6: 0a 340708i bk7: 0a 340708i bk8: 0a 340708i bk9: 0a 340708i bk10: 0a 340708i bk11: 0a 340708i bk12: 0a 340708i bk13: 0a 340708i bk14: 0a 340708i bk15: 0a 340708i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 340708 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 340560 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 340708 
n_nop = 340642 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002289 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00228935
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=340708 n_nop=340642 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=196 dram_eff=0.3265
bk0: 32a 340666i bk1: 32a 340667i bk2: 0a 340708i bk3: 0a 340708i bk4: 0a 340708i bk5: 0a 340708i bk6: 0a 340708i bk7: 0a 340708i bk8: 0a 340708i bk9: 0a 340708i bk10: 0a 340708i bk11: 0a 340708i bk12: 0a 340708i bk13: 0a 340708i bk14: 0a 340708i bk15: 0a 340708i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 340708 
util_bw = 64 
Wasted_Col = 83 
Wasted_Row = 0 
Idle = 340561 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 59 
rwq = 0 
CCDLc_limit_alone = 59 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 340708 
n_nop = 340642 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002248 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00224826
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=340708 n_nop=340642 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=196 dram_eff=0.3265
bk0: 32a 340666i bk1: 32a 340666i bk2: 0a 340708i bk3: 0a 340708i bk4: 0a 340708i bk5: 0a 340708i bk6: 0a 340708i bk7: 0a 340708i bk8: 0a 340708i bk9: 0a 340708i bk10: 0a 340708i bk11: 0a 340708i bk12: 0a 340708i bk13: 0a 340708i bk14: 0a 340708i bk15: 0a 340708i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 340708 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 340560 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 340708 
n_nop = 340642 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002289 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00228935
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=340708 n_nop=340642 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=196 dram_eff=0.3265
bk0: 32a 340666i bk1: 32a 340666i bk2: 0a 340708i bk3: 0a 340708i bk4: 0a 340708i bk5: 0a 340708i bk6: 0a 340708i bk7: 0a 340708i bk8: 0a 340708i bk9: 0a 340708i bk10: 0a 340708i bk11: 0a 340708i bk12: 0a 340708i bk13: 0a 340708i bk14: 0a 340708i bk15: 0a 340708i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 340708 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 340560 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 340708 
n_nop = 340642 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002289 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00228935
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=340708 n_nop=340642 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=196 dram_eff=0.3265
bk0: 32a 340666i bk1: 32a 340666i bk2: 0a 340708i bk3: 0a 340708i bk4: 0a 340708i bk5: 0a 340708i bk6: 0a 340708i bk7: 0a 340708i bk8: 0a 340708i bk9: 0a 340708i bk10: 0a 340708i bk11: 0a 340708i bk12: 0a 340708i bk13: 0a 340708i bk14: 0a 340708i bk15: 0a 340708i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 340708 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 340560 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 340708 
n_nop = 340642 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002245 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00224532
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=340708 n_nop=340642 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=196 dram_eff=0.3265
bk0: 32a 340666i bk1: 32a 340667i bk2: 0a 340708i bk3: 0a 340708i bk4: 0a 340708i bk5: 0a 340708i bk6: 0a 340708i bk7: 0a 340708i bk8: 0a 340708i bk9: 0a 340708i bk10: 0a 340708i bk11: 0a 340708i bk12: 0a 340708i bk13: 0a 340708i bk14: 0a 340708i bk15: 0a 340708i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 340708 
util_bw = 64 
Wasted_Col = 83 
Wasted_Row = 0 
Idle = 340561 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 59 
rwq = 0 
CCDLc_limit_alone = 59 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 340708 
n_nop = 340642 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002248 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00224826
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=340708 n_nop=340642 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=196 dram_eff=0.3265
bk0: 32a 340666i bk1: 32a 340666i bk2: 0a 340708i bk3: 0a 340708i bk4: 0a 340708i bk5: 0a 340708i bk6: 0a 340708i bk7: 0a 340708i bk8: 0a 340708i bk9: 0a 340708i bk10: 0a 340708i bk11: 0a 340708i bk12: 0a 340708i bk13: 0a 340708i bk14: 0a 340708i bk15: 0a 340708i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 340708 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 340560 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 340708 
n_nop = 340642 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002289 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00228935
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=340708 n_nop=340642 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=196 dram_eff=0.3265
bk0: 32a 340666i bk1: 32a 340666i bk2: 0a 340708i bk3: 0a 340708i bk4: 0a 340708i bk5: 0a 340708i bk6: 0a 340708i bk7: 0a 340708i bk8: 0a 340708i bk9: 0a 340708i bk10: 0a 340708i bk11: 0a 340708i bk12: 0a 340708i bk13: 0a 340708i bk14: 0a 340708i bk15: 0a 340708i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 340708 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 340560 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 340708 
n_nop = 340642 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002289 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00228935
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=340708 n_nop=340642 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=196 dram_eff=0.3265
bk0: 32a 340666i bk1: 32a 340666i bk2: 0a 340708i bk3: 0a 340708i bk4: 0a 340708i bk5: 0a 340708i bk6: 0a 340708i bk7: 0a 340708i bk8: 0a 340708i bk9: 0a 340708i bk10: 0a 340708i bk11: 0a 340708i bk12: 0a 340708i bk13: 0a 340708i bk14: 0a 340708i bk15: 0a 340708i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 340708 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 340560 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 340708 
n_nop = 340642 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002289 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00228935
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=340708 n_nop=340642 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=196 dram_eff=0.3265
bk0: 32a 340666i bk1: 32a 340666i bk2: 0a 340708i bk3: 0a 340708i bk4: 0a 340708i bk5: 0a 340708i bk6: 0a 340708i bk7: 0a 340708i bk8: 0a 340708i bk9: 0a 340708i bk10: 0a 340708i bk11: 0a 340708i bk12: 0a 340708i bk13: 0a 340708i bk14: 0a 340708i bk15: 0a 340708i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 340708 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 340560 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 340708 
n_nop = 340642 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002245 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00224532
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=340708 n_nop=340642 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=196 dram_eff=0.3265
bk0: 32a 340666i bk1: 32a 340666i bk2: 0a 340708i bk3: 0a 340708i bk4: 0a 340708i bk5: 0a 340708i bk6: 0a 340708i bk7: 0a 340708i bk8: 0a 340708i bk9: 0a 340708i bk10: 0a 340708i bk11: 0a 340708i bk12: 0a 340708i bk13: 0a 340708i bk14: 0a 340708i bk15: 0a 340708i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 340708 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 340560 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 340708 
n_nop = 340642 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002289 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00228935
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=340708 n_nop=340642 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=196 dram_eff=0.3265
bk0: 32a 340666i bk1: 32a 340667i bk2: 0a 340708i bk3: 0a 340708i bk4: 0a 340708i bk5: 0a 340708i bk6: 0a 340708i bk7: 0a 340708i bk8: 0a 340708i bk9: 0a 340708i bk10: 0a 340708i bk11: 0a 340708i bk12: 0a 340708i bk13: 0a 340708i bk14: 0a 340708i bk15: 0a 340708i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 340708 
util_bw = 64 
Wasted_Col = 83 
Wasted_Row = 0 
Idle = 340561 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 59 
rwq = 0 
CCDLc_limit_alone = 59 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 340708 
n_nop = 340642 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002248 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00224826
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=340708 n_nop=340642 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=196 dram_eff=0.3265
bk0: 32a 340666i bk1: 32a 340666i bk2: 0a 340708i bk3: 0a 340708i bk4: 0a 340708i bk5: 0a 340708i bk6: 0a 340708i bk7: 0a 340708i bk8: 0a 340708i bk9: 0a 340708i bk10: 0a 340708i bk11: 0a 340708i bk12: 0a 340708i bk13: 0a 340708i bk14: 0a 340708i bk15: 0a 340708i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 340708 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 340560 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 340708 
n_nop = 340642 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002289 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00228935
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=340708 n_nop=340642 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=196 dram_eff=0.3265
bk0: 32a 340666i bk1: 32a 340666i bk2: 0a 340708i bk3: 0a 340708i bk4: 0a 340708i bk5: 0a 340708i bk6: 0a 340708i bk7: 0a 340708i bk8: 0a 340708i bk9: 0a 340708i bk10: 0a 340708i bk11: 0a 340708i bk12: 0a 340708i bk13: 0a 340708i bk14: 0a 340708i bk15: 0a 340708i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 340708 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 340560 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 340708 
n_nop = 340642 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002289 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00228935
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=340708 n_nop=340642 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=196 dram_eff=0.3265
bk0: 32a 340666i bk1: 32a 340666i bk2: 0a 340708i bk3: 0a 340708i bk4: 0a 340708i bk5: 0a 340708i bk6: 0a 340708i bk7: 0a 340708i bk8: 0a 340708i bk9: 0a 340708i bk10: 0a 340708i bk11: 0a 340708i bk12: 0a 340708i bk13: 0a 340708i bk14: 0a 340708i bk15: 0a 340708i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 340708 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 340560 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 340708 
n_nop = 340642 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002245 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00224532
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=340708 n_nop=340642 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=196 dram_eff=0.3265
bk0: 32a 340666i bk1: 32a 340667i bk2: 0a 340708i bk3: 0a 340708i bk4: 0a 340708i bk5: 0a 340708i bk6: 0a 340708i bk7: 0a 340708i bk8: 0a 340708i bk9: 0a 340708i bk10: 0a 340708i bk11: 0a 340708i bk12: 0a 340708i bk13: 0a 340708i bk14: 0a 340708i bk15: 0a 340708i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 340708 
util_bw = 64 
Wasted_Col = 83 
Wasted_Row = 0 
Idle = 340561 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 59 
rwq = 0 
CCDLc_limit_alone = 59 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 340708 
n_nop = 340642 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002248 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00224826
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=340708 n_nop=340642 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001878
n_activity=196 dram_eff=0.3265
bk0: 32a 340666i bk1: 32a 340666i bk2: 0a 340708i bk3: 0a 340708i bk4: 0a 340708i bk5: 0a 340708i bk6: 0a 340708i bk7: 0a 340708i bk8: 0a 340708i bk9: 0a 340708i bk10: 0a 340708i bk11: 0a 340708i bk12: 0a 340708i bk13: 0a 340708i bk14: 0a 340708i bk15: 0a 340708i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 340708 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 340560 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 340708 
n_nop = 340642 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002289 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00228935

========= L2 cache stats =========
L2_cache_bank[0]: Access = 168, Miss = 64, Miss_rate = 0.381, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 4104
L2_total_cache_misses = 2560
L2_total_cache_miss_rate = 0.6238
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 1536
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2056
	L2_cache_stats_breakdown[LOCAL_ACC_W][TOTAL_ACCESS] = 2048
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=4104
icnt_total_pkts_simt_to_mem=4104
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 4104
Req_Network_cycles = 453743
Req_Network_injected_packets_per_cycle =       0.0090 
Req_Network_conflicts_per_cycle =       0.0101
Req_Network_conflicts_per_cycle_util =       1.2397
Req_Bank_Level_Parallism =       1.1077
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0166
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0001

Reply_Network_injected_packets_num = 4104
Reply_Network_cycles = 453743
Reply_Network_injected_packets_per_cycle =        0.0090
Reply_Network_conflicts_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle_util =       0.0048
Reply_Bank_Level_Parallism =       1.3012
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0001
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 10 min, 56 sec (656 sec)
gpgpu_simulation_rate = 91976 (inst/sec)
gpgpu_simulation_rate = 691 (cycle/sec)
gpgpu_silicon_slowdown = 1638205x
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcdd0fff4c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdd0fff40..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdd0fff38..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdd0fff30..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcdd0fff48..

GPGPU-Sim PTX: cudaLaunch for 0x0x4123e6 (mode=performance simulation) on stream 1
GPGPU-Sim PTX: PDOM analysis already done for _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j 
GPGPU-Sim PTX: pushing kernel '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j' to stream 1, gridDim= (4,1,1) blockDim = (256,1,1) 
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 1 has 1 operations
GPGPU-Sim API:       0 :  stream operation kernel
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
Destroy streams for kernel 2: size 0
kernel_name = _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j 
kernel_launch_uid = 2 
gpu_sim_cycle = 454766
gpu_sim_insn = 60336288
gpu_ipc =     132.6755
gpu_tot_sim_cycle = 908509
gpu_tot_sim_insn = 120672768
gpu_tot_ipc =     132.8251
gpu_tot_issued_cta = 8
gpu_occupancy = 12.4866% 
gpu_tot_occupancy = 12.4864% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0090
partiton_level_parallism_total  =       0.0090
partiton_level_parallism_util =       1.2188
partiton_level_parallism_util_total  =       1.1606
L2_BW  =       0.3271 GB/Sec
L2_BW_total  =       0.3273 GB/Sec
gpu_total_sim_rate=78922

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 17920, Miss = 1024, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 17920, Miss = 1028, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 17920, Miss = 1028, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 17920, Miss = 1028, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 17920, Miss = 1028, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 17920, Miss = 1028, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 143364
	L1D_total_cache_misses = 8224
	L1D_total_cache_miss_rate = 0.0574
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.038
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 135140
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2062
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2066
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 4096
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 139268
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][TOTAL_ACCESS] = 4096

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
93992, 93992, 93992, 93992, 93992, 93992, 93992, 93992, 
gpgpu_n_tot_thrd_icount = 198797824
gpgpu_n_tot_w_icount = 6212432
gpgpu_n_stall_shd_mem = 76548
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 4096
gpgpu_n_mem_read_global = 4114
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2105344
gpgpu_n_store_insn = 32768
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 98304
gpgpu_n_param_mem_insn = 16384
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 76548
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1904552	W0_Idle:13219	W0_Scoreboard:6315469	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:3145728	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2869760
single_issue_nums: WS0:1503872	WS1:1503872	WS2:1503872	WS3:1503872	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 32912 {8:4114,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 163840 {40:4096,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 164560 {40:4114,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 32768 {8:4096,}
maxmflatency = 976 
max_icnt2mem_latency = 599 
maxmrqlatency = 36 
max_icnt2sh_latency = 4 
averagemflatency = 430 
avg_icnt2mem_latency = 172 
avg_mrq_latency = 13 
avg_icnt2sh_latency = 2 
mrq_lat_table:301 	360 	577 	1151 	1458 	249 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4114 	465 	3631 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	4136 	118 	226 	456 	2968 	306 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	8207 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	32 	1 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6280      5866         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      6266      5854         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      6254      5839         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      6241      5827         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6228      5814         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      6215      5800         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      6203      5788         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      6188      5775         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5658      6073         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5646      6060         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5633      6047         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5621      6033         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5606      6021         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5594      6008         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5581      5995         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5569      5981         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5762      6176         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5748      6163         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5736      6151         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5723      6136         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5710      6124         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5696      6111         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5684      6099         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5671      6085         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5554      5969         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5542      5956         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5529      5943         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5515      5930         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5503      5918         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5490      5903         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5477      5891         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      5463      5878         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 4096/64 = 64.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 4096
min_bank_accesses = 0!
chip skew: 128/128 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        883       688    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        821       679    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        813       670    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        804       661    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        794       652    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        785       642    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        777       634    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        768       625    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        616       759    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        607       750    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        598       741    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        590       731    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        581       723    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        571       714    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        563       705    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        554       695    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:        652       794    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:        642       786    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:        634       777    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:        625       768    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:        616       758    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:        606       750    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:        598       741    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:        589       732    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:        581       723    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:        572       714    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:        563       704    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:        553       696    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:        545       687    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:        536       678    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:        527       668    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:        517       660    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        976       736       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[1]:        967       726       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[2]:        959       718       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[3]:        949       709       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[4]:        940       700       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[5]:        931       690       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[6]:        923       681       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[7]:        912       673       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[8]:        737       834       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[9]:        726       824       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[10]:        718       815       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[11]:        709       806       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[12]:        701       798       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[13]:        691       788       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[14]:        683       779       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[15]:        673       770       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[16]:        736       904       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[17]:        726       895       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[18]:        717       887       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[19]:        709       876       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[20]:        700       868       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[21]:        690       859       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[22]:        681       851       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[23]:        673       842       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[24]:        737       762       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[25]:        728       752       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[26]:        718       743       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[27]:        709       734       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[28]:        700       726       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[29]:        692       715       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[30]:        682       707       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[31]:        673       698       187         0         0         0       187         0       187         0         0         0       187         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=682184 n_nop=682054 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001876
n_activity=368 dram_eff=0.3478
bk0: 64a 682112i bk1: 64a 682112i bk2: 0a 682184i bk3: 0a 682184i bk4: 0a 682184i bk5: 0a 682184i bk6: 0a 682184i bk7: 0a 682184i bk8: 0a 682184i bk9: 0a 682184i bk10: 0a 682184i bk11: 0a 682184i bk12: 0a 682184i bk13: 0a 682184i bk14: 0a 682184i bk15: 0a 682184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 682184 
util_bw = 128 
Wasted_Col = 144 
Wasted_Row = 0 
Idle = 681912 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 120 
rwq = 0 
CCDLc_limit_alone = 120 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 682184 
n_nop = 682054 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001759 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00175906
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=682184 n_nop=682054 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001876
n_activity=368 dram_eff=0.3478
bk0: 64a 682112i bk1: 64a 682112i bk2: 0a 682184i bk3: 0a 682184i bk4: 0a 682184i bk5: 0a 682184i bk6: 0a 682184i bk7: 0a 682184i bk8: 0a 682184i bk9: 0a 682184i bk10: 0a 682184i bk11: 0a 682184i bk12: 0a 682184i bk13: 0a 682184i bk14: 0a 682184i bk15: 0a 682184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 682184 
util_bw = 128 
Wasted_Col = 144 
Wasted_Row = 0 
Idle = 681912 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 120 
rwq = 0 
CCDLc_limit_alone = 120 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 682184 
n_nop = 682054 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001759 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00175906
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=682184 n_nop=682054 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001876
n_activity=368 dram_eff=0.3478
bk0: 64a 682112i bk1: 64a 682113i bk2: 0a 682184i bk3: 0a 682184i bk4: 0a 682184i bk5: 0a 682184i bk6: 0a 682184i bk7: 0a 682184i bk8: 0a 682184i bk9: 0a 682184i bk10: 0a 682184i bk11: 0a 682184i bk12: 0a 682184i bk13: 0a 682184i bk14: 0a 682184i bk15: 0a 682184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 682184 
util_bw = 128 
Wasted_Col = 143 
Wasted_Row = 0 
Idle = 681913 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 682184 
n_nop = 682054 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001717 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00171655
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=682184 n_nop=682054 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001876
n_activity=368 dram_eff=0.3478
bk0: 64a 682112i bk1: 64a 682112i bk2: 0a 682184i bk3: 0a 682184i bk4: 0a 682184i bk5: 0a 682184i bk6: 0a 682184i bk7: 0a 682184i bk8: 0a 682184i bk9: 0a 682184i bk10: 0a 682184i bk11: 0a 682184i bk12: 0a 682184i bk13: 0a 682184i bk14: 0a 682184i bk15: 0a 682184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 682184 
util_bw = 128 
Wasted_Col = 144 
Wasted_Row = 0 
Idle = 681912 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 120 
rwq = 0 
CCDLc_limit_alone = 120 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 682184 
n_nop = 682054 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001759 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00175906
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=682184 n_nop=682054 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001876
n_activity=368 dram_eff=0.3478
bk0: 64a 682114i bk1: 64a 682112i bk2: 0a 682184i bk3: 0a 682184i bk4: 0a 682184i bk5: 0a 682184i bk6: 0a 682184i bk7: 0a 682184i bk8: 0a 682184i bk9: 0a 682184i bk10: 0a 682184i bk11: 0a 682184i bk12: 0a 682184i bk13: 0a 682184i bk14: 0a 682184i bk15: 0a 682184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 682184 
util_bw = 128 
Wasted_Col = 142 
Wasted_Row = 0 
Idle = 681914 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 118 
rwq = 0 
CCDLc_limit_alone = 118 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 682184 
n_nop = 682054 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001718 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00171801
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=682184 n_nop=682054 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001876
n_activity=368 dram_eff=0.3478
bk0: 64a 682112i bk1: 64a 682112i bk2: 0a 682184i bk3: 0a 682184i bk4: 0a 682184i bk5: 0a 682184i bk6: 0a 682184i bk7: 0a 682184i bk8: 0a 682184i bk9: 0a 682184i bk10: 0a 682184i bk11: 0a 682184i bk12: 0a 682184i bk13: 0a 682184i bk14: 0a 682184i bk15: 0a 682184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 682184 
util_bw = 128 
Wasted_Col = 144 
Wasted_Row = 0 
Idle = 681912 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 120 
rwq = 0 
CCDLc_limit_alone = 120 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 682184 
n_nop = 682054 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001759 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00175906
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=682184 n_nop=682054 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001876
n_activity=368 dram_eff=0.3478
bk0: 64a 682112i bk1: 64a 682112i bk2: 0a 682184i bk3: 0a 682184i bk4: 0a 682184i bk5: 0a 682184i bk6: 0a 682184i bk7: 0a 682184i bk8: 0a 682184i bk9: 0a 682184i bk10: 0a 682184i bk11: 0a 682184i bk12: 0a 682184i bk13: 0a 682184i bk14: 0a 682184i bk15: 0a 682184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 682184 
util_bw = 128 
Wasted_Col = 144 
Wasted_Row = 0 
Idle = 681912 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 120 
rwq = 0 
CCDLc_limit_alone = 120 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 682184 
n_nop = 682054 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001759 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00175906
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=682184 n_nop=682054 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001876
n_activity=368 dram_eff=0.3478
bk0: 64a 682113i bk1: 64a 682112i bk2: 0a 682184i bk3: 0a 682184i bk4: 0a 682184i bk5: 0a 682184i bk6: 0a 682184i bk7: 0a 682184i bk8: 0a 682184i bk9: 0a 682184i bk10: 0a 682184i bk11: 0a 682184i bk12: 0a 682184i bk13: 0a 682184i bk14: 0a 682184i bk15: 0a 682184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 682184 
util_bw = 128 
Wasted_Col = 143 
Wasted_Row = 0 
Idle = 681913 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 682184 
n_nop = 682054 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001717 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00171655
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=682184 n_nop=682054 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001876
n_activity=368 dram_eff=0.3478
bk0: 64a 682113i bk1: 64a 682112i bk2: 0a 682184i bk3: 0a 682184i bk4: 0a 682184i bk5: 0a 682184i bk6: 0a 682184i bk7: 0a 682184i bk8: 0a 682184i bk9: 0a 682184i bk10: 0a 682184i bk11: 0a 682184i bk12: 0a 682184i bk13: 0a 682184i bk14: 0a 682184i bk15: 0a 682184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 682184 
util_bw = 128 
Wasted_Col = 143 
Wasted_Row = 0 
Idle = 681913 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 682184 
n_nop = 682054 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001717 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00171655
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=682184 n_nop=682054 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001876
n_activity=368 dram_eff=0.3478
bk0: 64a 682114i bk1: 64a 682112i bk2: 0a 682184i bk3: 0a 682184i bk4: 0a 682184i bk5: 0a 682184i bk6: 0a 682184i bk7: 0a 682184i bk8: 0a 682184i bk9: 0a 682184i bk10: 0a 682184i bk11: 0a 682184i bk12: 0a 682184i bk13: 0a 682184i bk14: 0a 682184i bk15: 0a 682184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 682184 
util_bw = 128 
Wasted_Col = 142 
Wasted_Row = 0 
Idle = 681914 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 118 
rwq = 0 
CCDLc_limit_alone = 118 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 682184 
n_nop = 682054 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001718 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00171801
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=682184 n_nop=682054 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001876
n_activity=368 dram_eff=0.3478
bk0: 64a 682112i bk1: 64a 682112i bk2: 0a 682184i bk3: 0a 682184i bk4: 0a 682184i bk5: 0a 682184i bk6: 0a 682184i bk7: 0a 682184i bk8: 0a 682184i bk9: 0a 682184i bk10: 0a 682184i bk11: 0a 682184i bk12: 0a 682184i bk13: 0a 682184i bk14: 0a 682184i bk15: 0a 682184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 682184 
util_bw = 128 
Wasted_Col = 144 
Wasted_Row = 0 
Idle = 681912 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 120 
rwq = 0 
CCDLc_limit_alone = 120 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 682184 
n_nop = 682054 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001759 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00175906
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=682184 n_nop=682054 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001876
n_activity=368 dram_eff=0.3478
bk0: 64a 682112i bk1: 64a 682112i bk2: 0a 682184i bk3: 0a 682184i bk4: 0a 682184i bk5: 0a 682184i bk6: 0a 682184i bk7: 0a 682184i bk8: 0a 682184i bk9: 0a 682184i bk10: 0a 682184i bk11: 0a 682184i bk12: 0a 682184i bk13: 0a 682184i bk14: 0a 682184i bk15: 0a 682184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 682184 
util_bw = 128 
Wasted_Col = 144 
Wasted_Row = 0 
Idle = 681912 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 120 
rwq = 0 
CCDLc_limit_alone = 120 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 682184 
n_nop = 682054 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001759 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00175906
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=682184 n_nop=682054 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001876
n_activity=368 dram_eff=0.3478
bk0: 64a 682113i bk1: 64a 682112i bk2: 0a 682184i bk3: 0a 682184i bk4: 0a 682184i bk5: 0a 682184i bk6: 0a 682184i bk7: 0a 682184i bk8: 0a 682184i bk9: 0a 682184i bk10: 0a 682184i bk11: 0a 682184i bk12: 0a 682184i bk13: 0a 682184i bk14: 0a 682184i bk15: 0a 682184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 682184 
util_bw = 128 
Wasted_Col = 143 
Wasted_Row = 0 
Idle = 681913 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 682184 
n_nop = 682054 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001717 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00171655
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=682184 n_nop=682054 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001876
n_activity=368 dram_eff=0.3478
bk0: 64a 682114i bk1: 64a 682112i bk2: 0a 682184i bk3: 0a 682184i bk4: 0a 682184i bk5: 0a 682184i bk6: 0a 682184i bk7: 0a 682184i bk8: 0a 682184i bk9: 0a 682184i bk10: 0a 682184i bk11: 0a 682184i bk12: 0a 682184i bk13: 0a 682184i bk14: 0a 682184i bk15: 0a 682184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 682184 
util_bw = 128 
Wasted_Col = 142 
Wasted_Row = 0 
Idle = 681914 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 118 
rwq = 0 
CCDLc_limit_alone = 118 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 682184 
n_nop = 682054 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001718 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00171801
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=682184 n_nop=682054 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001876
n_activity=368 dram_eff=0.3478
bk0: 64a 682112i bk1: 64a 682112i bk2: 0a 682184i bk3: 0a 682184i bk4: 0a 682184i bk5: 0a 682184i bk6: 0a 682184i bk7: 0a 682184i bk8: 0a 682184i bk9: 0a 682184i bk10: 0a 682184i bk11: 0a 682184i bk12: 0a 682184i bk13: 0a 682184i bk14: 0a 682184i bk15: 0a 682184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 682184 
util_bw = 128 
Wasted_Col = 144 
Wasted_Row = 0 
Idle = 681912 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 120 
rwq = 0 
CCDLc_limit_alone = 120 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 682184 
n_nop = 682054 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001759 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00175906
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=682184 n_nop=682054 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001876
n_activity=368 dram_eff=0.3478
bk0: 64a 682112i bk1: 64a 682112i bk2: 0a 682184i bk3: 0a 682184i bk4: 0a 682184i bk5: 0a 682184i bk6: 0a 682184i bk7: 0a 682184i bk8: 0a 682184i bk9: 0a 682184i bk10: 0a 682184i bk11: 0a 682184i bk12: 0a 682184i bk13: 0a 682184i bk14: 0a 682184i bk15: 0a 682184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 682184 
util_bw = 128 
Wasted_Col = 144 
Wasted_Row = 0 
Idle = 681912 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 120 
rwq = 0 
CCDLc_limit_alone = 120 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 682184 
n_nop = 682054 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001759 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00175906
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=682184 n_nop=682054 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001876
n_activity=368 dram_eff=0.3478
bk0: 64a 682112i bk1: 64a 682114i bk2: 0a 682184i bk3: 0a 682184i bk4: 0a 682184i bk5: 0a 682184i bk6: 0a 682184i bk7: 0a 682184i bk8: 0a 682184i bk9: 0a 682184i bk10: 0a 682184i bk11: 0a 682184i bk12: 0a 682184i bk13: 0a 682184i bk14: 0a 682184i bk15: 0a 682184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 682184 
util_bw = 128 
Wasted_Col = 142 
Wasted_Row = 0 
Idle = 681914 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 118 
rwq = 0 
CCDLc_limit_alone = 118 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 682184 
n_nop = 682054 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001718 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00171801
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=682184 n_nop=682054 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001876
n_activity=368 dram_eff=0.3478
bk0: 64a 682112i bk1: 64a 682112i bk2: 0a 682184i bk3: 0a 682184i bk4: 0a 682184i bk5: 0a 682184i bk6: 0a 682184i bk7: 0a 682184i bk8: 0a 682184i bk9: 0a 682184i bk10: 0a 682184i bk11: 0a 682184i bk12: 0a 682184i bk13: 0a 682184i bk14: 0a 682184i bk15: 0a 682184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 682184 
util_bw = 128 
Wasted_Col = 144 
Wasted_Row = 0 
Idle = 681912 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 120 
rwq = 0 
CCDLc_limit_alone = 120 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 682184 
n_nop = 682054 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001759 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00175906
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=682184 n_nop=682054 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001876
n_activity=368 dram_eff=0.3478
bk0: 64a 682112i bk1: 64a 682112i bk2: 0a 682184i bk3: 0a 682184i bk4: 0a 682184i bk5: 0a 682184i bk6: 0a 682184i bk7: 0a 682184i bk8: 0a 682184i bk9: 0a 682184i bk10: 0a 682184i bk11: 0a 682184i bk12: 0a 682184i bk13: 0a 682184i bk14: 0a 682184i bk15: 0a 682184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 682184 
util_bw = 128 
Wasted_Col = 144 
Wasted_Row = 0 
Idle = 681912 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 120 
rwq = 0 
CCDLc_limit_alone = 120 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 682184 
n_nop = 682054 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001759 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00175906
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=682184 n_nop=682054 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001876
n_activity=368 dram_eff=0.3478
bk0: 64a 682112i bk1: 64a 682113i bk2: 0a 682184i bk3: 0a 682184i bk4: 0a 682184i bk5: 0a 682184i bk6: 0a 682184i bk7: 0a 682184i bk8: 0a 682184i bk9: 0a 682184i bk10: 0a 682184i bk11: 0a 682184i bk12: 0a 682184i bk13: 0a 682184i bk14: 0a 682184i bk15: 0a 682184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 682184 
util_bw = 128 
Wasted_Col = 143 
Wasted_Row = 0 
Idle = 681913 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 682184 
n_nop = 682054 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001717 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00171655
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=682184 n_nop=682054 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001876
n_activity=368 dram_eff=0.3478
bk0: 64a 682112i bk1: 64a 682114i bk2: 0a 682184i bk3: 0a 682184i bk4: 0a 682184i bk5: 0a 682184i bk6: 0a 682184i bk7: 0a 682184i bk8: 0a 682184i bk9: 0a 682184i bk10: 0a 682184i bk11: 0a 682184i bk12: 0a 682184i bk13: 0a 682184i bk14: 0a 682184i bk15: 0a 682184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 682184 
util_bw = 128 
Wasted_Col = 142 
Wasted_Row = 0 
Idle = 681914 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 118 
rwq = 0 
CCDLc_limit_alone = 118 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 682184 
n_nop = 682054 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001718 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00171801
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=682184 n_nop=682054 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001876
n_activity=368 dram_eff=0.3478
bk0: 64a 682112i bk1: 64a 682112i bk2: 0a 682184i bk3: 0a 682184i bk4: 0a 682184i bk5: 0a 682184i bk6: 0a 682184i bk7: 0a 682184i bk8: 0a 682184i bk9: 0a 682184i bk10: 0a 682184i bk11: 0a 682184i bk12: 0a 682184i bk13: 0a 682184i bk14: 0a 682184i bk15: 0a 682184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 682184 
util_bw = 128 
Wasted_Col = 144 
Wasted_Row = 0 
Idle = 681912 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 120 
rwq = 0 
CCDLc_limit_alone = 120 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 682184 
n_nop = 682054 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001759 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00175906
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=682184 n_nop=682054 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001876
n_activity=368 dram_eff=0.3478
bk0: 64a 682112i bk1: 64a 682112i bk2: 0a 682184i bk3: 0a 682184i bk4: 0a 682184i bk5: 0a 682184i bk6: 0a 682184i bk7: 0a 682184i bk8: 0a 682184i bk9: 0a 682184i bk10: 0a 682184i bk11: 0a 682184i bk12: 0a 682184i bk13: 0a 682184i bk14: 0a 682184i bk15: 0a 682184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 682184 
util_bw = 128 
Wasted_Col = 144 
Wasted_Row = 0 
Idle = 681912 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 120 
rwq = 0 
CCDLc_limit_alone = 120 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 682184 
n_nop = 682054 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001759 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00175906
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=682184 n_nop=682054 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001876
n_activity=368 dram_eff=0.3478
bk0: 64a 682112i bk1: 64a 682112i bk2: 0a 682184i bk3: 0a 682184i bk4: 0a 682184i bk5: 0a 682184i bk6: 0a 682184i bk7: 0a 682184i bk8: 0a 682184i bk9: 0a 682184i bk10: 0a 682184i bk11: 0a 682184i bk12: 0a 682184i bk13: 0a 682184i bk14: 0a 682184i bk15: 0a 682184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 682184 
util_bw = 128 
Wasted_Col = 144 
Wasted_Row = 0 
Idle = 681912 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 120 
rwq = 0 
CCDLc_limit_alone = 120 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 682184 
n_nop = 682054 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001759 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00175906
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=682184 n_nop=682054 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001876
n_activity=368 dram_eff=0.3478
bk0: 64a 682113i bk1: 64a 682112i bk2: 0a 682184i bk3: 0a 682184i bk4: 0a 682184i bk5: 0a 682184i bk6: 0a 682184i bk7: 0a 682184i bk8: 0a 682184i bk9: 0a 682184i bk10: 0a 682184i bk11: 0a 682184i bk12: 0a 682184i bk13: 0a 682184i bk14: 0a 682184i bk15: 0a 682184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 682184 
util_bw = 128 
Wasted_Col = 143 
Wasted_Row = 0 
Idle = 681913 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 682184 
n_nop = 682054 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001717 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00171655
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=682184 n_nop=682054 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001876
n_activity=368 dram_eff=0.3478
bk0: 64a 682112i bk1: 64a 682112i bk2: 0a 682184i bk3: 0a 682184i bk4: 0a 682184i bk5: 0a 682184i bk6: 0a 682184i bk7: 0a 682184i bk8: 0a 682184i bk9: 0a 682184i bk10: 0a 682184i bk11: 0a 682184i bk12: 0a 682184i bk13: 0a 682184i bk14: 0a 682184i bk15: 0a 682184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 682184 
util_bw = 128 
Wasted_Col = 144 
Wasted_Row = 0 
Idle = 681912 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 120 
rwq = 0 
CCDLc_limit_alone = 120 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 682184 
n_nop = 682054 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001759 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00175906
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=682184 n_nop=682054 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001876
n_activity=368 dram_eff=0.3478
bk0: 64a 682112i bk1: 64a 682114i bk2: 0a 682184i bk3: 0a 682184i bk4: 0a 682184i bk5: 0a 682184i bk6: 0a 682184i bk7: 0a 682184i bk8: 0a 682184i bk9: 0a 682184i bk10: 0a 682184i bk11: 0a 682184i bk12: 0a 682184i bk13: 0a 682184i bk14: 0a 682184i bk15: 0a 682184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 682184 
util_bw = 128 
Wasted_Col = 142 
Wasted_Row = 0 
Idle = 681914 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 118 
rwq = 0 
CCDLc_limit_alone = 118 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 682184 
n_nop = 682054 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001718 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00171801
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=682184 n_nop=682054 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001876
n_activity=368 dram_eff=0.3478
bk0: 64a 682112i bk1: 64a 682112i bk2: 0a 682184i bk3: 0a 682184i bk4: 0a 682184i bk5: 0a 682184i bk6: 0a 682184i bk7: 0a 682184i bk8: 0a 682184i bk9: 0a 682184i bk10: 0a 682184i bk11: 0a 682184i bk12: 0a 682184i bk13: 0a 682184i bk14: 0a 682184i bk15: 0a 682184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 682184 
util_bw = 128 
Wasted_Col = 144 
Wasted_Row = 0 
Idle = 681912 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 120 
rwq = 0 
CCDLc_limit_alone = 120 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 682184 
n_nop = 682054 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001759 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00175906
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=682184 n_nop=682054 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001876
n_activity=368 dram_eff=0.3478
bk0: 64a 682112i bk1: 64a 682112i bk2: 0a 682184i bk3: 0a 682184i bk4: 0a 682184i bk5: 0a 682184i bk6: 0a 682184i bk7: 0a 682184i bk8: 0a 682184i bk9: 0a 682184i bk10: 0a 682184i bk11: 0a 682184i bk12: 0a 682184i bk13: 0a 682184i bk14: 0a 682184i bk15: 0a 682184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 682184 
util_bw = 128 
Wasted_Col = 144 
Wasted_Row = 0 
Idle = 681912 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 120 
rwq = 0 
CCDLc_limit_alone = 120 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 682184 
n_nop = 682054 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001759 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00175906
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=682184 n_nop=682054 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001876
n_activity=368 dram_eff=0.3478
bk0: 64a 682112i bk1: 64a 682113i bk2: 0a 682184i bk3: 0a 682184i bk4: 0a 682184i bk5: 0a 682184i bk6: 0a 682184i bk7: 0a 682184i bk8: 0a 682184i bk9: 0a 682184i bk10: 0a 682184i bk11: 0a 682184i bk12: 0a 682184i bk13: 0a 682184i bk14: 0a 682184i bk15: 0a 682184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 682184 
util_bw = 128 
Wasted_Col = 143 
Wasted_Row = 0 
Idle = 681913 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 682184 
n_nop = 682054 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001717 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00171655
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=682184 n_nop=682054 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001876
n_activity=368 dram_eff=0.3478
bk0: 64a 682112i bk1: 64a 682114i bk2: 0a 682184i bk3: 0a 682184i bk4: 0a 682184i bk5: 0a 682184i bk6: 0a 682184i bk7: 0a 682184i bk8: 0a 682184i bk9: 0a 682184i bk10: 0a 682184i bk11: 0a 682184i bk12: 0a 682184i bk13: 0a 682184i bk14: 0a 682184i bk15: 0a 682184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 682184 
util_bw = 128 
Wasted_Col = 142 
Wasted_Row = 0 
Idle = 681914 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 118 
rwq = 0 
CCDLc_limit_alone = 118 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 682184 
n_nop = 682054 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001718 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00171801
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=682184 n_nop=682054 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001876
n_activity=368 dram_eff=0.3478
bk0: 64a 682112i bk1: 64a 682112i bk2: 0a 682184i bk3: 0a 682184i bk4: 0a 682184i bk5: 0a 682184i bk6: 0a 682184i bk7: 0a 682184i bk8: 0a 682184i bk9: 0a 682184i bk10: 0a 682184i bk11: 0a 682184i bk12: 0a 682184i bk13: 0a 682184i bk14: 0a 682184i bk15: 0a 682184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 682184 
util_bw = 128 
Wasted_Col = 144 
Wasted_Row = 0 
Idle = 681912 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 120 
rwq = 0 
CCDLc_limit_alone = 120 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 682184 
n_nop = 682054 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001759 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00175906

========= L2 cache stats =========
L2_cache_bank[0]: Access = 210, Miss = 96, Miss_rate = 0.457, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 192, Miss = 96, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 192, Miss = 96, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 192, Miss = 96, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 192, Miss = 96, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 192, Miss = 96, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 192, Miss = 96, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 192, Miss = 96, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 192, Miss = 96, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 192, Miss = 96, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 192, Miss = 96, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 192, Miss = 96, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 192, Miss = 96, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 192, Miss = 96, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 192, Miss = 96, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 192, Miss = 96, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 192, Miss = 96, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 192, Miss = 96, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 192, Miss = 96, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 192, Miss = 96, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 192, Miss = 96, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 192, Miss = 96, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 192, Miss = 96, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 192, Miss = 96, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 192, Miss = 96, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 192, Miss = 96, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 192, Miss = 96, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 192, Miss = 96, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 192, Miss = 96, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 192, Miss = 96, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 192, Miss = 96, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 192, Miss = 96, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 8210
L2_total_cache_misses = 5120
L2_total_cache_miss_rate = 0.6236
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1024
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3072
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 3072
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 256
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 768
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4114
	L2_cache_stats_breakdown[LOCAL_ACC_W][TOTAL_ACCESS] = 4096
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=8210
icnt_total_pkts_simt_to_mem=8210
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 8210
Req_Network_cycles = 908509
Req_Network_injected_packets_per_cycle =       0.0090 
Req_Network_conflicts_per_cycle =       0.0101
Req_Network_conflicts_per_cycle_util =       1.2986
Req_Bank_Level_Parallism =       1.1606
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0168
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0001

Reply_Network_injected_packets_num = 8210
Reply_Network_cycles = 908509
Reply_Network_injected_packets_per_cycle =        0.0090
Reply_Network_conflicts_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle_util =       0.0025
Reply_Bank_Level_Parallism =       1.3741
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0001
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 25 min, 29 sec (1529 sec)
gpgpu_simulation_rate = 78922 (inst/sec)
gpgpu_simulation_rate = 594 (cycle/sec)
gpgpu_silicon_slowdown = 1905723x
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcdd0fff4c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdd0fff40..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdd0fff38..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcdd0fff30..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcdd0fff48..

GPGPU-Sim PTX: cudaLaunch for 0x0x4123e6 (mode=performance simulation) on stream 1
GPGPU-Sim PTX: PDOM analysis already done for _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j 
GPGPU-Sim PTX: pushing kernel '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j' to stream 1, gridDim= (4,1,1) blockDim = (256,1,1) 
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 1 has 1 operations
GPGPU-Sim API:       0 :  stream operation kernel
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
