/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [26:0] _04_;
  wire [3:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [5:0] celloutsig_0_12z;
  wire [4:0] celloutsig_0_13z;
  wire [13:0] celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [6:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [5:0] celloutsig_0_24z;
  wire celloutsig_0_27z;
  wire [4:0] celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [2:0] celloutsig_0_45z;
  wire celloutsig_0_5z;
  wire celloutsig_0_69z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [13:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [16:0] celloutsig_1_11z;
  wire [6:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [17:0] celloutsig_1_14z;
  wire [10:0] celloutsig_1_16z;
  wire [2:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [9:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [4:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = !(celloutsig_0_2z[3] ? celloutsig_0_0z[2] : celloutsig_0_2z[4]);
  assign celloutsig_1_7z = !(celloutsig_1_6z[2] ? celloutsig_1_1z[3] : celloutsig_1_0z);
  assign celloutsig_1_8z = !(celloutsig_1_1z[4] ? celloutsig_1_6z[2] : celloutsig_1_1z[5]);
  assign celloutsig_1_19z = !(in_data[185] ? celloutsig_1_16z[1] : celloutsig_1_3z[0]);
  assign celloutsig_0_16z = !(celloutsig_0_7z ? celloutsig_0_6z : celloutsig_0_14z[5]);
  assign celloutsig_0_19z = !(celloutsig_0_6z ? _00_ : celloutsig_0_9z);
  assign celloutsig_0_27z = !(celloutsig_0_19z ? in_data[75] : celloutsig_0_6z);
  assign celloutsig_0_32z = ~(celloutsig_0_3z ^ celloutsig_0_12z[3]);
  assign celloutsig_0_40z = ~(celloutsig_0_24z[3] ^ celloutsig_0_17z);
  assign celloutsig_0_5z = ~(celloutsig_0_1z ^ in_data[41]);
  assign celloutsig_0_6z = ~(_01_ ^ celloutsig_0_5z);
  assign celloutsig_0_69z = ~(celloutsig_0_40z ^ celloutsig_0_45z[2]);
  assign celloutsig_1_2z = ~(celloutsig_1_1z[4] ^ in_data[115]);
  assign celloutsig_1_4z = ~(celloutsig_1_1z[5] ^ celloutsig_1_1z[8]);
  assign celloutsig_0_7z = ~(in_data[90] ^ _02_);
  assign celloutsig_1_13z = ~(celloutsig_1_6z[1] ^ celloutsig_1_9z[0]);
  assign celloutsig_0_10z = ~(celloutsig_0_8z[4] ^ _03_);
  assign celloutsig_0_11z = ~(celloutsig_0_1z ^ celloutsig_0_3z);
  assign celloutsig_0_17z = ~(celloutsig_0_6z ^ celloutsig_0_3z);
  assign celloutsig_1_11z = { in_data[101:99], celloutsig_1_5z[3:1], celloutsig_1_5z[1], celloutsig_1_6z, celloutsig_1_9z } + { celloutsig_1_1z[2:0], celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_8z };
  assign celloutsig_1_16z = { celloutsig_1_14z[13:12], celloutsig_1_12z, celloutsig_1_14z[4], celloutsig_1_13z } + { in_data[125:123], celloutsig_1_12z, celloutsig_1_13z };
  assign celloutsig_0_18z = { in_data[86:82], celloutsig_0_16z, celloutsig_0_1z } + celloutsig_0_8z[8:2];
  assign celloutsig_0_2z = in_data[46:42] + { in_data[2], celloutsig_0_0z };
  reg [6:0] _28_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _28_ <= 7'h00;
    else _28_ <= in_data[25:19];
  assign { _00_, _04_[19], _02_, _04_[17], _01_, _03_, _04_[14] } = _28_;
  reg [2:0] _29_;
  always_ff @(posedge clkin_data[32], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _29_ <= 3'h0;
    else _29_ <= celloutsig_0_24z[2:0];
  assign out_data[2:0] = _29_;
  assign celloutsig_0_0z = in_data[48] ? in_data[79:76] : in_data[17:14];
  assign celloutsig_1_1z = celloutsig_1_0z ? { in_data[162:154], 1'h1 } : { in_data[191:183], 1'h0 };
  assign celloutsig_1_9z = celloutsig_1_7z ? { in_data[133], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_4z } : { celloutsig_1_1z[7:5], 2'h0 };
  assign { celloutsig_1_14z[17:12], celloutsig_1_14z[4:0] } = celloutsig_1_6z[3] ? { celloutsig_1_1z[4:3], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_5z[3:1], celloutsig_1_5z[1] } : { celloutsig_1_11z[10:5], celloutsig_1_6z[4], 1'h0, celloutsig_1_6z[2:0] };
  assign celloutsig_1_18z = celloutsig_1_11z[10] ? celloutsig_1_1z[2:0] : celloutsig_1_9z[3:1];
  assign celloutsig_0_14z = celloutsig_0_6z ? { celloutsig_0_2z[4:2], celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_2z } : { celloutsig_0_13z[4:1], 1'h0, celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_3z, 1'h0 };
  assign celloutsig_0_24z = celloutsig_0_13z[1] ? in_data[80:75] : celloutsig_0_18z[6:1];
  assign celloutsig_1_0z = | in_data[182:176];
  assign celloutsig_0_9z = | celloutsig_0_8z[8:0];
  assign celloutsig_0_1z = | in_data[88:80];
  assign celloutsig_0_45z = { celloutsig_0_0z[3:2], celloutsig_0_27z } ^ { celloutsig_0_10z, celloutsig_0_16z, celloutsig_0_32z };
  assign celloutsig_1_3z = { celloutsig_1_1z[5:2], celloutsig_1_0z } ^ { celloutsig_1_1z[7:5], celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_6z = in_data[147:143] ^ { celloutsig_1_3z[2], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_1_12z = { in_data[99:96], celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_7z } ^ { celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_9z };
  assign celloutsig_0_8z = in_data[33:20] ^ { in_data[19:15], celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_3z };
  assign celloutsig_0_12z = { in_data[11:8], celloutsig_0_3z, celloutsig_0_10z } ^ { celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_0_13z = { celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_10z } ^ { _00_, _04_[19], _02_, _04_[17], _01_ };
  assign { celloutsig_1_5z[1], celloutsig_1_5z[3:2] } = { celloutsig_1_0z, in_data[164:163] } ^ { celloutsig_1_4z, celloutsig_1_3z[3:2] };
  assign { _04_[23:20], _04_[18], _04_[16:15], _04_[9], _04_[6:0] } = { celloutsig_0_45z, _00_, _02_, _01_, _03_, celloutsig_0_11z, _00_, _04_[19], _02_, _04_[17], _01_, _03_, _04_[14] };
  assign celloutsig_1_14z[11:5] = celloutsig_1_12z;
  assign celloutsig_1_5z[0] = celloutsig_1_5z[1];
  assign { out_data[130:128], out_data[96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_69z };
endmodule
