Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Apr 15 03:40:47 2025
| Host         : LAPTOP-6R0BMEKF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert   1           
TIMING-18  Warning   Missing input or output delay  74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (62)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (62)
--------------------------------
 There are 62 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.532       -9.597                     49                 1151        0.090        0.000                      0                 1151        3.750        0.000                       0                   442  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              -0.532       -9.597                     49                 1147        0.090        0.000                      0                 1147        3.750        0.000                       0                   442  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                    5.999        0.000                      0                    4        1.092        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :           49  Failing Endpoints,  Worst Slack       -0.532ns,  Total Violation       -9.597ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.532ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.410ns  (logic 1.820ns (17.483%)  route 8.590ns (82.517%))
  Logic Levels:           11  (LUT3=1 LUT4=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.553     5.137    sm/clk_IBUF_BUFG
    SLICE_X41Y57         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57         FDSE (Prop_fdse_C_Q)         0.456     5.593 f  sm/D_states_q_reg[7]/Q
                         net (fo=139, routed)         1.007     6.600    sm/D_states_q_reg[7]_0[2]
    SLICE_X44Y57         LUT3 (Prop_lut3_I0_O)        0.124     6.724 r  sm/ram_reg_i_103/O
                         net (fo=36, routed)          1.058     7.781    sm/ram_reg_i_103_n_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I4_O)        0.124     7.905 r  sm/D_registers_d_reg[5]_i_64/O
                         net (fo=3, routed)           0.791     8.697    sm/D_registers_d_reg[5]_i_64_n_0
    SLICE_X40Y60         LUT6 (Prop_lut6_I4_O)        0.124     8.821 r  sm/ram_reg_i_67/O
                         net (fo=46, routed)          0.935     9.756    sm/M_sm_ra1[1]
    SLICE_X42Y60         LUT6 (Prop_lut6_I2_O)        0.124     9.880 f  sm/out_sig0_carry_i_12/O
                         net (fo=1, routed)           0.820    10.700    sm/out_sig0_carry_i_12_n_0
    SLICE_X44Y59         LUT5 (Prop_lut5_I4_O)        0.124    10.824 f  sm/out_sig0_carry_i_1/O
                         net (fo=19, routed)          0.779    11.603    L_reg/M_reg_rd1[0]
    SLICE_X41Y57         LUT6 (Prop_lut6_I5_O)        0.124    11.727 f  L_reg/D_states_q[2]_i_39/O
                         net (fo=2, routed)           0.599    12.326    L_reg/D_states_q[2]_i_39_n_0
    SLICE_X46Y55         LUT4 (Prop_lut4_I3_O)        0.124    12.450 f  L_reg/D_states_q[2]_i_19/O
                         net (fo=9, routed)           0.574    13.024    sm/D_states_q_reg[2]_1
    SLICE_X51Y55         LUT6 (Prop_lut6_I0_O)        0.124    13.148 r  sm/D_states_q[3]_i_26/O
                         net (fo=1, routed)           0.263    13.411    sm/D_states_q[3]_i_26_n_0
    SLICE_X51Y55         LUT6 (Prop_lut6_I0_O)        0.124    13.535 r  sm/D_states_q[3]_i_13/O
                         net (fo=1, routed)           0.554    14.089    sm/D_states_q[3]_i_13_n_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I5_O)        0.124    14.213 r  sm/D_states_q[3]_i_2/O
                         net (fo=1, routed)           0.508    14.720    sm/D_states_q[3]_i_2_n_0
    SLICE_X46Y57         LUT6 (Prop_lut6_I0_O)        0.124    14.844 r  sm/D_states_q[3]_i_1/O
                         net (fo=1, routed)           0.703    15.547    sm/D_states_d__0[3]
    SLICE_X41Y58         FDRE                                         r  sm/D_states_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.436    14.840    sm/clk_IBUF_BUFG
    SLICE_X41Y58         FDRE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.272    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X41Y58         FDRE (Setup_fdre_C_D)       -0.061    15.016    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.016    
                         arrival time                         -15.547    
  -------------------------------------------------------------------
                         slack                                 -0.532    

Slack (VIOLATED) :        -0.435ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.832ns  (logic 2.694ns (27.400%)  route 7.138ns (72.600%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.553     5.137    sm/clk_IBUF_BUFG
    SLICE_X43Y58         FDSE                                         r  sm/D_states_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDSE (Prop_fdse_C_Q)         0.456     5.593 f  sm/D_states_q_reg[2]/Q
                         net (fo=174, routed)         1.099     6.692    sm/D_states_q[2]
    SLICE_X41Y59         LUT5 (Prop_lut5_I1_O)        0.124     6.816 r  sm/D_raddr_q[1]_i_4/O
                         net (fo=4, routed)           0.823     7.639    sm/D_raddr_q[1]_i_4_n_0
    SLICE_X40Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.763 r  sm/ram_reg_i_118/O
                         net (fo=2, routed)           0.575     8.338    sm/ram_reg_i_118_n_0
    SLICE_X44Y59         LUT6 (Prop_lut6_I1_O)        0.124     8.462 r  sm/D_registers_d_reg[5]_i_61/O
                         net (fo=2, routed)           0.733     9.195    sm/D_registers_d_reg[5]_i_61_n_0
    SLICE_X47Y59         LUT6 (Prop_lut6_I2_O)        0.124     9.319 r  sm/out_sig0_carry_i_31/O
                         net (fo=1, routed)           0.154     9.474    sm/out_sig0_carry_i_31_n_0
    SLICE_X47Y59         LUT6 (Prop_lut6_I0_O)        0.124     9.598 r  sm/out_sig0_carry_i_21/O
                         net (fo=9, routed)           0.712    10.310    sm/M_sm_bsel[0]
    SLICE_X46Y59         LUT4 (Prop_lut4_I0_O)        0.124    10.434 r  sm/out_sig0_carry__1_i_16/O
                         net (fo=17, routed)          0.508    10.942    sm/D_ddr_q_reg_0
    SLICE_X44Y61         LUT5 (Prop_lut5_I4_O)        0.124    11.066 r  sm/out_sig0_carry__0_i_21/O
                         net (fo=3, routed)           0.699    11.765    L_reg/out_sig0_inferred__0/i__carry__0
    SLICE_X46Y62         LUT2 (Prop_lut2_I1_O)        0.124    11.889 r  L_reg/out_sig0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.889    alum/ram_reg_i_79_0[3]
    SLICE_X46Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.265 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.265    alum/out_sig0_carry__0_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.580 r  alum/out_sig0_carry__1/O[3]
                         net (fo=1, routed)           0.625    13.205    sm/data0[11]
    SLICE_X49Y63         LUT4 (Prop_lut4_I3_O)        0.307    13.512 r  sm/ram_reg_i_60/O
                         net (fo=1, routed)           0.302    13.814    sm/ram_reg_i_60_n_0
    SLICE_X48Y64         LUT6 (Prop_lut6_I3_O)        0.124    13.938 r  sm/ram_reg_i_22/O
                         net (fo=3, routed)           0.317    14.255    display/ram_reg_12
    SLICE_X49Y64         LUT5 (Prop_lut5_I3_O)        0.124    14.379 r  display/ram_reg_i_2__0/O
                         net (fo=1, routed)           0.590    14.969    brams/bram2/ram_reg_1[11]
    RAMB18_X1Y27         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.473    14.878    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y27         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.135    
                         clock uncertainty           -0.035    15.100    
    RAMB18_X1Y27         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    14.534    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.534    
                         arrival time                         -14.969    
  -------------------------------------------------------------------
                         slack                                 -0.435    

Slack (VIOLATED) :        -0.424ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.826ns  (logic 2.694ns (27.417%)  route 7.132ns (72.583%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.553     5.137    sm/clk_IBUF_BUFG
    SLICE_X43Y58         FDSE                                         r  sm/D_states_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDSE (Prop_fdse_C_Q)         0.456     5.593 f  sm/D_states_q_reg[2]/Q
                         net (fo=174, routed)         1.099     6.692    sm/D_states_q[2]
    SLICE_X41Y59         LUT5 (Prop_lut5_I1_O)        0.124     6.816 r  sm/D_raddr_q[1]_i_4/O
                         net (fo=4, routed)           0.823     7.639    sm/D_raddr_q[1]_i_4_n_0
    SLICE_X40Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.763 r  sm/ram_reg_i_118/O
                         net (fo=2, routed)           0.575     8.338    sm/ram_reg_i_118_n_0
    SLICE_X44Y59         LUT6 (Prop_lut6_I1_O)        0.124     8.462 r  sm/D_registers_d_reg[5]_i_61/O
                         net (fo=2, routed)           0.733     9.195    sm/D_registers_d_reg[5]_i_61_n_0
    SLICE_X47Y59         LUT6 (Prop_lut6_I2_O)        0.124     9.319 r  sm/out_sig0_carry_i_31/O
                         net (fo=1, routed)           0.154     9.474    sm/out_sig0_carry_i_31_n_0
    SLICE_X47Y59         LUT6 (Prop_lut6_I0_O)        0.124     9.598 r  sm/out_sig0_carry_i_21/O
                         net (fo=9, routed)           0.712    10.310    sm/M_sm_bsel[0]
    SLICE_X46Y59         LUT4 (Prop_lut4_I0_O)        0.124    10.434 r  sm/out_sig0_carry__1_i_16/O
                         net (fo=17, routed)          0.508    10.942    sm/D_ddr_q_reg_0
    SLICE_X44Y61         LUT5 (Prop_lut5_I4_O)        0.124    11.066 r  sm/out_sig0_carry__0_i_21/O
                         net (fo=3, routed)           0.699    11.765    L_reg/out_sig0_inferred__0/i__carry__0
    SLICE_X46Y62         LUT2 (Prop_lut2_I1_O)        0.124    11.889 r  L_reg/out_sig0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.889    alum/ram_reg_i_79_0[3]
    SLICE_X46Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.265 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.265    alum/out_sig0_carry__0_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.580 r  alum/out_sig0_carry__1/O[3]
                         net (fo=1, routed)           0.625    13.205    sm/data0[11]
    SLICE_X49Y63         LUT4 (Prop_lut4_I3_O)        0.307    13.512 r  sm/ram_reg_i_60/O
                         net (fo=1, routed)           0.302    13.814    sm/ram_reg_i_60_n_0
    SLICE_X48Y64         LUT6 (Prop_lut6_I3_O)        0.124    13.938 r  sm/ram_reg_i_22/O
                         net (fo=3, routed)           0.466    14.405    display/ram_reg_12
    SLICE_X48Y62         LUT5 (Prop_lut5_I3_O)        0.124    14.529 r  display/ram_reg_i_2/O
                         net (fo=1, routed)           0.434    14.963    brams/bram1/ADDRARDADDR[11]
    RAMB18_X1Y24         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.478    14.883    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y24         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.140    
                         clock uncertainty           -0.035    15.105    
    RAMB18_X1Y24         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    14.539    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.539    
                         arrival time                         -14.963    
  -------------------------------------------------------------------
                         slack                                 -0.424    

Slack (VIOLATED) :        -0.423ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.825ns  (logic 2.599ns (26.452%)  route 7.226ns (73.548%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.553     5.137    sm/clk_IBUF_BUFG
    SLICE_X43Y58         FDSE                                         r  sm/D_states_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDSE (Prop_fdse_C_Q)         0.456     5.593 f  sm/D_states_q_reg[2]/Q
                         net (fo=174, routed)         1.212     6.805    sm/D_states_q[2]
    SLICE_X38Y58         LUT3 (Prop_lut3_I0_O)        0.124     6.929 r  sm/ram_reg_i_95/O
                         net (fo=5, routed)           0.968     7.897    sm/ram_reg_i_95_n_0
    SLICE_X38Y59         LUT6 (Prop_lut6_I0_O)        0.124     8.021 r  sm/ram_reg_i_136/O
                         net (fo=2, routed)           0.682     8.703    sm/ram_reg_i_136_n_0
    SLICE_X38Y59         LUT6 (Prop_lut6_I0_O)        0.124     8.827 r  sm/ram_reg_i_96/O
                         net (fo=13, routed)          0.998     9.825    L_reg/M_sm_ra2[0]
    SLICE_X46Y58         LUT6 (Prop_lut6_I3_O)        0.124     9.949 r  L_reg/ram_reg_i_48/O
                         net (fo=8, routed)           0.643    10.592    sm/ram_reg_0
    SLICE_X46Y59         LUT5 (Prop_lut5_I0_O)        0.124    10.716 r  sm/out_sig0_carry_i_16/O
                         net (fo=3, routed)           0.742    11.458    L_reg/out_sig0_inferred__0/i__carry
    SLICE_X47Y61         LUT2 (Prop_lut2_I1_O)        0.124    11.582 r  L_reg/i__carry_i_7__3/O
                         net (fo=1, routed)           0.000    11.582    alum/ram_reg_i_40_0[0]
    SLICE_X47Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.114 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.114    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.427 r  alum/out_sig0_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.625    13.052    sm/data1[7]
    SLICE_X49Y62         LUT4 (Prop_lut4_I2_O)        0.306    13.358 r  sm/ram_reg_i_76/O
                         net (fo=1, routed)           0.299    13.657    sm/ram_reg_i_76_n_0
    SLICE_X48Y63         LUT5 (Prop_lut5_I1_O)        0.124    13.781 r  sm/ram_reg_i_31/O
                         net (fo=3, routed)           0.482    14.263    display/ram_reg_14
    SLICE_X48Y65         LUT5 (Prop_lut5_I3_O)        0.124    14.387 r  display/ram_reg_i_6/O
                         net (fo=1, routed)           0.576    14.962    brams/bram1/ADDRARDADDR[7]
    RAMB18_X1Y24         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.478    14.883    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y24         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.140    
                         clock uncertainty           -0.035    15.105    
    RAMB18_X1Y24         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    14.539    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.539    
                         arrival time                         -14.962    
  -------------------------------------------------------------------
                         slack                                 -0.423    

Slack (VIOLATED) :        -0.413ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.810ns  (logic 2.599ns (26.494%)  route 7.211ns (73.506%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.553     5.137    sm/clk_IBUF_BUFG
    SLICE_X43Y58         FDSE                                         r  sm/D_states_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDSE (Prop_fdse_C_Q)         0.456     5.593 f  sm/D_states_q_reg[2]/Q
                         net (fo=174, routed)         1.212     6.805    sm/D_states_q[2]
    SLICE_X38Y58         LUT3 (Prop_lut3_I0_O)        0.124     6.929 r  sm/ram_reg_i_95/O
                         net (fo=5, routed)           0.968     7.897    sm/ram_reg_i_95_n_0
    SLICE_X38Y59         LUT6 (Prop_lut6_I0_O)        0.124     8.021 r  sm/ram_reg_i_136/O
                         net (fo=2, routed)           0.682     8.703    sm/ram_reg_i_136_n_0
    SLICE_X38Y59         LUT6 (Prop_lut6_I0_O)        0.124     8.827 r  sm/ram_reg_i_96/O
                         net (fo=13, routed)          0.998     9.825    L_reg/M_sm_ra2[0]
    SLICE_X46Y58         LUT6 (Prop_lut6_I3_O)        0.124     9.949 r  L_reg/ram_reg_i_48/O
                         net (fo=8, routed)           0.643    10.592    sm/ram_reg_0
    SLICE_X46Y59         LUT5 (Prop_lut5_I0_O)        0.124    10.716 r  sm/out_sig0_carry_i_16/O
                         net (fo=3, routed)           0.742    11.458    L_reg/out_sig0_inferred__0/i__carry
    SLICE_X47Y61         LUT2 (Prop_lut2_I1_O)        0.124    11.582 r  L_reg/i__carry_i_7__3/O
                         net (fo=1, routed)           0.000    11.582    alum/ram_reg_i_40_0[0]
    SLICE_X47Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.114 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.114    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.427 r  alum/out_sig0_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.625    13.052    sm/data1[7]
    SLICE_X49Y62         LUT4 (Prop_lut4_I2_O)        0.306    13.358 r  sm/ram_reg_i_76/O
                         net (fo=1, routed)           0.299    13.657    sm/ram_reg_i_76_n_0
    SLICE_X48Y63         LUT5 (Prop_lut5_I1_O)        0.124    13.781 r  sm/ram_reg_i_31/O
                         net (fo=3, routed)           0.323    14.105    display/ram_reg_14
    SLICE_X48Y64         LUT5 (Prop_lut5_I3_O)        0.124    14.229 r  display/ram_reg_i_6__0/O
                         net (fo=1, routed)           0.718    14.947    brams/bram2/ram_reg_1[7]
    RAMB18_X1Y27         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.473    14.878    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y27         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.135    
                         clock uncertainty           -0.035    15.100    
    RAMB18_X1Y27         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    14.534    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.534    
                         arrival time                         -14.947    
  -------------------------------------------------------------------
                         slack                                 -0.413    

Slack (VIOLATED) :        -0.409ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.282ns  (logic 1.944ns (18.907%)  route 8.338ns (81.093%))
  Logic Levels:           12  (LUT3=1 LUT4=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.553     5.137    sm/clk_IBUF_BUFG
    SLICE_X41Y57         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57         FDSE (Prop_fdse_C_Q)         0.456     5.593 f  sm/D_states_q_reg[7]/Q
                         net (fo=139, routed)         1.007     6.600    sm/D_states_q_reg[7]_0[2]
    SLICE_X44Y57         LUT3 (Prop_lut3_I0_O)        0.124     6.724 r  sm/ram_reg_i_103/O
                         net (fo=36, routed)          1.058     7.781    sm/ram_reg_i_103_n_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I4_O)        0.124     7.905 r  sm/D_registers_d_reg[5]_i_64/O
                         net (fo=3, routed)           0.791     8.697    sm/D_registers_d_reg[5]_i_64_n_0
    SLICE_X40Y60         LUT6 (Prop_lut6_I4_O)        0.124     8.821 r  sm/ram_reg_i_67/O
                         net (fo=46, routed)          0.935     9.756    sm/M_sm_ra1[1]
    SLICE_X42Y60         LUT6 (Prop_lut6_I2_O)        0.124     9.880 f  sm/out_sig0_carry_i_12/O
                         net (fo=1, routed)           0.820    10.700    sm/out_sig0_carry_i_12_n_0
    SLICE_X44Y59         LUT5 (Prop_lut5_I4_O)        0.124    10.824 f  sm/out_sig0_carry_i_1/O
                         net (fo=19, routed)          0.779    11.603    L_reg/M_reg_rd1[0]
    SLICE_X41Y57         LUT6 (Prop_lut6_I5_O)        0.124    11.727 f  L_reg/D_states_q[2]_i_39/O
                         net (fo=2, routed)           0.599    12.326    L_reg/D_states_q[2]_i_39_n_0
    SLICE_X46Y55         LUT4 (Prop_lut4_I3_O)        0.124    12.450 f  L_reg/D_states_q[2]_i_19/O
                         net (fo=9, routed)           0.703    13.153    sm/D_states_q_reg[2]_1
    SLICE_X49Y55         LUT6 (Prop_lut6_I4_O)        0.124    13.277 r  sm/D_states_q[2]_i_40/O
                         net (fo=1, routed)           0.151    13.428    sm/D_states_q[2]_i_40_n_0
    SLICE_X49Y55         LUT6 (Prop_lut6_I0_O)        0.124    13.552 r  sm/D_states_q[2]_i_27/O
                         net (fo=1, routed)           0.348    13.900    sm/D_states_q[2]_i_27_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I4_O)        0.124    14.024 r  sm/D_states_q[2]_i_8/O
                         net (fo=1, routed)           0.158    14.182    sm/D_states_q[2]_i_8_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124    14.306 r  sm/D_states_q[2]_i_2/O
                         net (fo=1, routed)           0.658    14.964    sm/D_states_q[2]_i_2_n_0
    SLICE_X43Y56         LUT6 (Prop_lut6_I0_O)        0.124    15.088 r  sm/D_states_q[2]_i_1/O
                         net (fo=1, routed)           0.331    15.419    sm/D_states_d__0[2]
    SLICE_X43Y58         FDSE                                         r  sm/D_states_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.436    14.840    sm/clk_IBUF_BUFG
    SLICE_X43Y58         FDSE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.272    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X43Y58         FDSE (Setup_fdse_C_D)       -0.067    15.010    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.010    
                         arrival time                         -15.419    
  -------------------------------------------------------------------
                         slack                                 -0.409    

Slack (VIOLATED) :        -0.399ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.120ns  (logic 2.271ns (22.440%)  route 7.849ns (77.560%))
  Logic Levels:           12  (LUT2=2 LUT4=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.553     5.137    sm/clk_IBUF_BUFG
    SLICE_X41Y58         FDRE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDRE (Prop_fdre_C_Q)         0.456     5.593 f  sm/D_states_q_reg[3]/Q
                         net (fo=133, routed)         1.391     6.984    sm/D_states_q[3]
    SLICE_X48Y58         LUT4 (Prop_lut4_I1_O)        0.124     7.108 r  sm/D_waddr_q[1]_i_6/O
                         net (fo=4, routed)           0.557     7.666    sm/D_waddr_q[1]_i_6_n_0
    SLICE_X46Y58         LUT6 (Prop_lut6_I2_O)        0.124     7.790 r  sm/ram_reg_i_130/O
                         net (fo=1, routed)           0.452     8.242    sm/ram_reg_i_130_n_0
    SLICE_X46Y58         LUT6 (Prop_lut6_I5_O)        0.124     8.366 r  sm/ram_reg_i_70/O
                         net (fo=1, routed)           0.957     9.323    sm/ram_reg_i_70_n_0
    SLICE_X44Y60         LUT6 (Prop_lut6_I2_O)        0.124     9.447 r  sm/ram_reg_i_28/O
                         net (fo=29, routed)          0.632    10.079    L_reg/M_sm_ra1[2]
    SLICE_X43Y64         MUXF7 (Prop_muxf7_S_O)       0.276    10.355 r  L_reg/ram_reg_i_24/O
                         net (fo=32, routed)          0.471    10.826    L_reg/D_registers_q_reg[0][10]_0
    SLICE_X40Y62         LUT2 (Prop_lut2_I1_O)        0.299    11.125 f  L_reg/D_states_q[0]_i_98/O
                         net (fo=1, routed)           0.294    11.419    L_reg/D_states_q[0]_i_98_n_0
    SLICE_X42Y62         LUT6 (Prop_lut6_I1_O)        0.124    11.543 f  L_reg/D_states_q[0]_i_86/O
                         net (fo=3, routed)           0.612    12.155    L_reg/D_states_q[0]_i_86_n_0
    SLICE_X41Y62         LUT2 (Prop_lut2_I0_O)        0.124    12.279 f  L_reg/D_states_q[6]_i_17/O
                         net (fo=2, routed)           0.504    12.782    L_reg/D_states_q[6]_i_17_n_0
    SLICE_X38Y58         LUT6 (Prop_lut6_I5_O)        0.124    12.906 r  L_reg/D_states_q[0]_i_79/O
                         net (fo=1, routed)           0.452    13.358    sm/D_states_q[0]_i_5_0
    SLICE_X38Y58         LUT6 (Prop_lut6_I0_O)        0.124    13.482 r  sm/D_states_q[0]_i_30/O
                         net (fo=1, routed)           0.307    13.790    sm/D_states_q[0]_i_30_n_0
    SLICE_X38Y57         LUT6 (Prop_lut6_I5_O)        0.124    13.914 r  sm/D_states_q[0]_i_5/O
                         net (fo=1, routed)           0.512    14.426    sm/D_states_q[0]_i_5_n_0
    SLICE_X41Y57         LUT6 (Prop_lut6_I2_O)        0.124    14.550 r  sm/D_states_q[0]_i_1/O
                         net (fo=9, routed)           0.708    15.257    sm/D_states_q[0]_i_1_n_0
    SLICE_X45Y58         FDSE                                         r  sm/D_states_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.437    14.841    sm/clk_IBUF_BUFG
    SLICE_X45Y58         FDSE                                         r  sm/D_states_q_reg[0]/C
                         clock pessimism              0.258    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X45Y58         FDSE (Setup_fdse_C_CE)      -0.205    14.859    sm/D_states_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.859    
                         arrival time                         -15.257    
  -------------------------------------------------------------------
                         slack                                 -0.399    

Slack (VIOLATED) :        -0.386ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.269ns  (logic 1.944ns (18.930%)  route 8.325ns (81.070%))
  Logic Levels:           12  (LUT3=2 LUT4=1 LUT5=1 LUT6=8)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.553     5.137    sm/clk_IBUF_BUFG
    SLICE_X41Y57         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57         FDSE (Prop_fdse_C_Q)         0.456     5.593 f  sm/D_states_q_reg[7]/Q
                         net (fo=139, routed)         1.007     6.600    sm/D_states_q_reg[7]_0[2]
    SLICE_X44Y57         LUT3 (Prop_lut3_I0_O)        0.124     6.724 r  sm/ram_reg_i_103/O
                         net (fo=36, routed)          1.058     7.781    sm/ram_reg_i_103_n_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I4_O)        0.124     7.905 r  sm/D_registers_d_reg[5]_i_64/O
                         net (fo=3, routed)           0.791     8.697    sm/D_registers_d_reg[5]_i_64_n_0
    SLICE_X40Y60         LUT6 (Prop_lut6_I4_O)        0.124     8.821 r  sm/ram_reg_i_67/O
                         net (fo=46, routed)          0.935     9.756    sm/M_sm_ra1[1]
    SLICE_X42Y60         LUT6 (Prop_lut6_I2_O)        0.124     9.880 r  sm/out_sig0_carry_i_12/O
                         net (fo=1, routed)           0.820    10.700    sm/out_sig0_carry_i_12_n_0
    SLICE_X44Y59         LUT5 (Prop_lut5_I4_O)        0.124    10.824 r  sm/out_sig0_carry_i_1/O
                         net (fo=19, routed)          0.779    11.603    L_reg/M_reg_rd1[0]
    SLICE_X41Y57         LUT6 (Prop_lut6_I5_O)        0.124    11.727 r  L_reg/D_states_q[2]_i_39/O
                         net (fo=2, routed)           0.599    12.326    L_reg/D_states_q[2]_i_39_n_0
    SLICE_X46Y55         LUT4 (Prop_lut4_I3_O)        0.124    12.450 r  L_reg/D_states_q[2]_i_19/O
                         net (fo=9, routed)           0.474    12.923    sm/D_states_q_reg[2]_1
    SLICE_X45Y56         LUT3 (Prop_lut3_I2_O)        0.124    13.047 f  sm/D_states_q[3]_i_31/O
                         net (fo=2, routed)           0.507    13.554    sm/D_states_q[3]_i_31_n_0
    SLICE_X44Y56         LUT6 (Prop_lut6_I2_O)        0.124    13.678 r  sm/D_states_q[1]_i_35/O
                         net (fo=1, routed)           0.280    13.958    sm/D_states_q[1]_i_35_n_0
    SLICE_X44Y56         LUT6 (Prop_lut6_I0_O)        0.124    14.082 r  sm/D_states_q[1]_i_8/O
                         net (fo=1, routed)           0.159    14.241    sm/D_states_q[1]_i_8_n_0
    SLICE_X44Y56         LUT6 (Prop_lut6_I0_O)        0.124    14.365 r  sm/D_states_q[1]_i_2/O
                         net (fo=1, routed)           0.575    14.939    sm/D_states_q[1]_i_2_n_0
    SLICE_X44Y57         LUT6 (Prop_lut6_I0_O)        0.124    15.063 r  sm/D_states_q[1]_i_1/O
                         net (fo=1, routed)           0.343    15.406    sm/D_states_d__0[1]
    SLICE_X41Y57         FDSE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.436    14.840    sm/clk_IBUF_BUFG
    SLICE_X41Y57         FDSE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.297    15.137    
                         clock uncertainty           -0.035    15.102    
    SLICE_X41Y57         FDSE (Setup_fdse_C_D)       -0.081    15.021    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.021    
                         arrival time                         -15.406    
  -------------------------------------------------------------------
                         slack                                 -0.386    

Slack (VIOLATED) :        -0.376ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.773ns  (logic 2.501ns (25.590%)  route 7.272ns (74.410%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.553     5.137    sm/clk_IBUF_BUFG
    SLICE_X43Y58         FDSE                                         r  sm/D_states_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDSE (Prop_fdse_C_Q)         0.456     5.593 f  sm/D_states_q_reg[2]/Q
                         net (fo=174, routed)         1.212     6.805    sm/D_states_q[2]
    SLICE_X38Y58         LUT3 (Prop_lut3_I0_O)        0.124     6.929 r  sm/ram_reg_i_95/O
                         net (fo=5, routed)           0.968     7.897    sm/ram_reg_i_95_n_0
    SLICE_X38Y59         LUT6 (Prop_lut6_I0_O)        0.124     8.021 r  sm/ram_reg_i_136/O
                         net (fo=2, routed)           0.682     8.703    sm/ram_reg_i_136_n_0
    SLICE_X38Y59         LUT6 (Prop_lut6_I0_O)        0.124     8.827 r  sm/ram_reg_i_96/O
                         net (fo=13, routed)          0.998     9.825    L_reg/M_sm_ra2[0]
    SLICE_X46Y58         LUT6 (Prop_lut6_I3_O)        0.124     9.949 r  L_reg/ram_reg_i_48/O
                         net (fo=8, routed)           0.643    10.592    sm/ram_reg_0
    SLICE_X46Y59         LUT5 (Prop_lut5_I0_O)        0.124    10.716 r  sm/out_sig0_carry_i_16/O
                         net (fo=3, routed)           0.742    11.458    L_reg/out_sig0_inferred__0/i__carry
    SLICE_X47Y61         LUT2 (Prop_lut2_I1_O)        0.124    11.582 r  L_reg/i__carry_i_7__3/O
                         net (fo=1, routed)           0.000    11.582    alum/ram_reg_i_40_0[0]
    SLICE_X47Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.114 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.114    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.336 r  alum/out_sig0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.630    12.966    sm/data1[4]
    SLICE_X49Y63         LUT4 (Prop_lut4_I2_O)        0.299    13.265 r  sm/ram_reg_i_79/O
                         net (fo=1, routed)           0.303    13.569    sm/ram_reg_i_79_n_0
    SLICE_X48Y64         LUT5 (Prop_lut5_I1_O)        0.124    13.693 r  sm/ram_reg_i_34/O
                         net (fo=3, routed)           0.518    14.210    sm/ram_reg_i_34_n_0
    SLICE_X48Y66         LUT5 (Prop_lut5_I2_O)        0.124    14.334 r  sm/ram_reg_i_9/O
                         net (fo=1, routed)           0.576    14.910    brams/bram2/ram_reg_1[4]
    RAMB18_X1Y27         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.473    14.878    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y27         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.135    
                         clock uncertainty           -0.035    15.100    
    RAMB18_X1Y27         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    14.534    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.534    
                         arrival time                         -14.910    
  -------------------------------------------------------------------
                         slack                                 -0.376    

Slack (VIOLATED) :        -0.290ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.688ns  (logic 2.617ns (27.014%)  route 7.071ns (72.986%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.553     5.137    sm/clk_IBUF_BUFG
    SLICE_X43Y58         FDSE                                         r  sm/D_states_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDSE (Prop_fdse_C_Q)         0.456     5.593 f  sm/D_states_q_reg[2]/Q
                         net (fo=174, routed)         1.212     6.805    sm/D_states_q[2]
    SLICE_X38Y58         LUT3 (Prop_lut3_I0_O)        0.124     6.929 r  sm/ram_reg_i_95/O
                         net (fo=5, routed)           0.968     7.897    sm/ram_reg_i_95_n_0
    SLICE_X38Y59         LUT6 (Prop_lut6_I0_O)        0.124     8.021 r  sm/ram_reg_i_136/O
                         net (fo=2, routed)           0.682     8.703    sm/ram_reg_i_136_n_0
    SLICE_X38Y59         LUT6 (Prop_lut6_I0_O)        0.124     8.827 r  sm/ram_reg_i_96/O
                         net (fo=13, routed)          0.998     9.825    L_reg/M_sm_ra2[0]
    SLICE_X46Y58         LUT6 (Prop_lut6_I3_O)        0.124     9.949 r  L_reg/ram_reg_i_48/O
                         net (fo=8, routed)           0.643    10.592    sm/ram_reg_0
    SLICE_X46Y59         LUT5 (Prop_lut5_I0_O)        0.124    10.716 r  sm/out_sig0_carry_i_16/O
                         net (fo=3, routed)           0.742    11.458    L_reg/out_sig0_inferred__0/i__carry
    SLICE_X47Y61         LUT2 (Prop_lut2_I1_O)        0.124    11.582 r  L_reg/i__carry_i_7__3/O
                         net (fo=1, routed)           0.000    11.582    alum/ram_reg_i_40_0[0]
    SLICE_X47Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.114 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.114    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.448 r  alum/out_sig0_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.399    12.847    sm/data1[5]
    SLICE_X45Y63         LUT4 (Prop_lut4_I2_O)        0.303    13.150 r  sm/ram_reg_i_78/O
                         net (fo=1, routed)           0.512    13.662    sm/ram_reg_i_78_n_0
    SLICE_X49Y63         LUT5 (Prop_lut5_I1_O)        0.124    13.786 r  sm/ram_reg_i_33/O
                         net (fo=3, routed)           0.327    14.112    sm/ram_reg_i_33_n_0
    SLICE_X48Y65         LUT5 (Prop_lut5_I2_O)        0.124    14.236 r  sm/ram_reg_i_8/O
                         net (fo=1, routed)           0.588    14.825    brams/bram2/ram_reg_1[5]
    RAMB18_X1Y27         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.473    14.878    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y27         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.135    
                         clock uncertainty           -0.035    15.100    
    RAMB18_X1Y27         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    14.534    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.534    
                         arrival time                         -14.825    
  -------------------------------------------------------------------
                         slack                                 -0.290    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 D_gamecounter_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D_gamecounter_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.355ns (76.531%)  route 0.109ns (23.469%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.567     1.511    clk_IBUF_BUFG
    SLICE_X51Y49         FDRE                                         r  D_gamecounter_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  D_gamecounter_q_reg[11]/Q
                         net (fo=1, routed)           0.108     1.760    D_gamecounter_q_reg_n_0_[11]
    SLICE_X51Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.920 r  D_gamecounter_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.921    D_gamecounter_q_reg[8]_i_1_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.975 r  D_gamecounter_q_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.975    D_gamecounter_q_reg[12]_i_1_n_7
    SLICE_X51Y50         FDRE                                         r  D_gamecounter_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.835     2.025    clk_IBUF_BUFG
    SLICE_X51Y50         FDRE                                         r  D_gamecounter_q_reg[12]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X51Y50         FDRE (Hold_fdre_C_D)         0.105     1.885    D_gamecounter_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 D_gamecounter_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D_gamecounter_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.366ns (77.074%)  route 0.109ns (22.926%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.567     1.511    clk_IBUF_BUFG
    SLICE_X51Y49         FDRE                                         r  D_gamecounter_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  D_gamecounter_q_reg[11]/Q
                         net (fo=1, routed)           0.108     1.760    D_gamecounter_q_reg_n_0_[11]
    SLICE_X51Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.920 r  D_gamecounter_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.921    D_gamecounter_q_reg[8]_i_1_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.986 r  D_gamecounter_q_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.986    D_gamecounter_q_reg[12]_i_1_n_5
    SLICE_X51Y50         FDRE                                         r  D_gamecounter_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.835     2.025    clk_IBUF_BUFG
    SLICE_X51Y50         FDRE                                         r  D_gamecounter_q_reg[14]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X51Y50         FDRE (Hold_fdre_C_D)         0.105     1.885    D_gamecounter_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.742%)  route 0.120ns (25.258%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.564     1.508    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X43Y49         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  aseg_driver/ctr/D_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.119     1.768    aseg_driver/ctr/D_ctr_q_reg[7]
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.928 r  aseg_driver/ctr/D_ctr_q_reg[4]_i_1__6/CO[3]
                         net (fo=1, routed)           0.001     1.929    aseg_driver/ctr/D_ctr_q_reg[4]_i_1__6_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.983 r  aseg_driver/ctr/D_ctr_q_reg[8]_i_1__6/O[0]
                         net (fo=1, routed)           0.000     1.983    aseg_driver/ctr/D_ctr_q_reg[8]_i_1__6_n_7
    SLICE_X43Y50         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.832     2.021    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X43Y50         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[8]/C
                         clock pessimism             -0.246     1.776    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.105     1.881    aseg_driver/ctr/D_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.313%)  route 0.120ns (24.687%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.564     1.508    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X43Y49         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  aseg_driver/ctr/D_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.119     1.768    aseg_driver/ctr/D_ctr_q_reg[7]
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.928 r  aseg_driver/ctr/D_ctr_q_reg[4]_i_1__6/CO[3]
                         net (fo=1, routed)           0.001     1.929    aseg_driver/ctr/D_ctr_q_reg[4]_i_1__6_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.994 r  aseg_driver/ctr/D_ctr_q_reg[8]_i_1__6/O[2]
                         net (fo=1, routed)           0.000     1.994    aseg_driver/ctr/D_ctr_q_reg[8]_i_1__6_n_5
    SLICE_X43Y50         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.832     2.021    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X43Y50         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[10]/C
                         clock pessimism             -0.246     1.776    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.105     1.881    aseg_driver/ctr/D_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.164ns (35.618%)  route 0.296ns (64.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.560     1.504    sr1/clk_IBUF_BUFG
    SLICE_X54Y65         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y65         FDRE (Prop_fdre_C_Q)         0.164     1.668 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.296     1.964    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y65         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.828     2.018    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y65         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.539    
    SLICE_X56Y65         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.849    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.164ns (35.618%)  route 0.296ns (64.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.560     1.504    sr1/clk_IBUF_BUFG
    SLICE_X54Y65         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y65         FDRE (Prop_fdre_C_Q)         0.164     1.668 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.296     1.964    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y65         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.828     2.018    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y65         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.480     1.539    
    SLICE_X56Y65         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.849    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.164ns (35.618%)  route 0.296ns (64.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.560     1.504    sr1/clk_IBUF_BUFG
    SLICE_X54Y65         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y65         FDRE (Prop_fdre_C_Q)         0.164     1.668 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.296     1.964    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X56Y65         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.828     2.018    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y65         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.480     1.539    
    SLICE_X56Y65         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.849    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.164ns (35.618%)  route 0.296ns (64.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.560     1.504    sr1/clk_IBUF_BUFG
    SLICE_X54Y65         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y65         FDRE (Prop_fdre_C_Q)         0.164     1.668 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.296     1.964    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X56Y65         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.828     2.018    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y65         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.480     1.539    
    SLICE_X56Y65         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.849    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 D_gamecounter_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D_gamecounter_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.391ns (78.221%)  route 0.109ns (21.779%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.567     1.511    clk_IBUF_BUFG
    SLICE_X51Y49         FDRE                                         r  D_gamecounter_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  D_gamecounter_q_reg[11]/Q
                         net (fo=1, routed)           0.108     1.760    D_gamecounter_q_reg_n_0_[11]
    SLICE_X51Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.920 r  D_gamecounter_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.921    D_gamecounter_q_reg[8]_i_1_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.011 r  D_gamecounter_q_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.011    D_gamecounter_q_reg[12]_i_1_n_6
    SLICE_X51Y50         FDRE                                         r  D_gamecounter_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.835     2.025    clk_IBUF_BUFG
    SLICE_X51Y50         FDRE                                         r  D_gamecounter_q_reg[13]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X51Y50         FDRE (Hold_fdre_C_D)         0.105     1.885    D_gamecounter_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 D_gamecounter_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D_gamecounter_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.391ns (78.221%)  route 0.109ns (21.779%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.567     1.511    clk_IBUF_BUFG
    SLICE_X51Y49         FDRE                                         r  D_gamecounter_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  D_gamecounter_q_reg[11]/Q
                         net (fo=1, routed)           0.108     1.760    D_gamecounter_q_reg_n_0_[11]
    SLICE_X51Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.920 r  D_gamecounter_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.921    D_gamecounter_q_reg[8]_i_1_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.011 r  D_gamecounter_q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.011    D_gamecounter_q_reg[12]_i_1_n_4
    SLICE_X51Y50         FDRE                                         r  D_gamecounter_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.835     2.025    clk_IBUF_BUFG
    SLICE_X51Y50         FDRE                                         r  D_gamecounter_q_reg[15]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X51Y50         FDRE (Hold_fdre_C_D)         0.105     1.885    D_gamecounter_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.126    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y24   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y27   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y16   sm/D_debug_dff_q_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y59   D_buff4_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y59   D_buff4_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y59   D_buff4_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y59   D_buff4_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X51Y47   D_gamecounter_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X51Y49   D_gamecounter_q_reg[10]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y65   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y65   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y65   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y65   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y65   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y65   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y65   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y65   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y65   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y65   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y65   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y65   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y65   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y65   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y65   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y65   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y65   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y65   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y65   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y65   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        5.999ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.092ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.999ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.557ns  (logic 0.940ns (26.424%)  route 2.617ns (73.576%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.553     5.137    sm/clk_IBUF_BUFG
    SLICE_X43Y58         FDSE                                         r  sm/D_states_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDSE (Prop_fdse_C_Q)         0.456     5.593 r  sm/D_states_q_reg[2]/Q
                         net (fo=174, routed)         0.953     6.546    sm/D_states_q[2]
    SLICE_X40Y58         LUT2 (Prop_lut2_I1_O)        0.152     6.698 f  sm/D_stage_q[3]_i_2/O
                         net (fo=12, routed)          0.503     7.202    sm/D_stage_q[3]_i_2_n_0
    SLICE_X36Y58         LUT6 (Prop_lut6_I0_O)        0.332     7.534 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           1.161     8.694    fifo_reset_cond/AS[0]
    SLICE_X38Y66         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.428    14.832    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X38Y66         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.258    15.090    
                         clock uncertainty           -0.035    15.055    
    SLICE_X38Y66         FDPE (Recov_fdpe_C_PRE)     -0.361    14.694    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.694    
                         arrival time                          -8.694    
  -------------------------------------------------------------------
                         slack                                  5.999    

Slack (MET) :             5.999ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.557ns  (logic 0.940ns (26.424%)  route 2.617ns (73.576%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.553     5.137    sm/clk_IBUF_BUFG
    SLICE_X43Y58         FDSE                                         r  sm/D_states_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDSE (Prop_fdse_C_Q)         0.456     5.593 r  sm/D_states_q_reg[2]/Q
                         net (fo=174, routed)         0.953     6.546    sm/D_states_q[2]
    SLICE_X40Y58         LUT2 (Prop_lut2_I1_O)        0.152     6.698 f  sm/D_stage_q[3]_i_2/O
                         net (fo=12, routed)          0.503     7.202    sm/D_stage_q[3]_i_2_n_0
    SLICE_X36Y58         LUT6 (Prop_lut6_I0_O)        0.332     7.534 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           1.161     8.694    fifo_reset_cond/AS[0]
    SLICE_X38Y66         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.428    14.832    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X38Y66         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.258    15.090    
                         clock uncertainty           -0.035    15.055    
    SLICE_X38Y66         FDPE (Recov_fdpe_C_PRE)     -0.361    14.694    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.694    
                         arrival time                          -8.694    
  -------------------------------------------------------------------
                         slack                                  5.999    

Slack (MET) :             5.999ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.557ns  (logic 0.940ns (26.424%)  route 2.617ns (73.576%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.553     5.137    sm/clk_IBUF_BUFG
    SLICE_X43Y58         FDSE                                         r  sm/D_states_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDSE (Prop_fdse_C_Q)         0.456     5.593 r  sm/D_states_q_reg[2]/Q
                         net (fo=174, routed)         0.953     6.546    sm/D_states_q[2]
    SLICE_X40Y58         LUT2 (Prop_lut2_I1_O)        0.152     6.698 f  sm/D_stage_q[3]_i_2/O
                         net (fo=12, routed)          0.503     7.202    sm/D_stage_q[3]_i_2_n_0
    SLICE_X36Y58         LUT6 (Prop_lut6_I0_O)        0.332     7.534 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           1.161     8.694    fifo_reset_cond/AS[0]
    SLICE_X38Y66         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.428    14.832    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X38Y66         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.258    15.090    
                         clock uncertainty           -0.035    15.055    
    SLICE_X38Y66         FDPE (Recov_fdpe_C_PRE)     -0.361    14.694    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.694    
                         arrival time                          -8.694    
  -------------------------------------------------------------------
                         slack                                  5.999    

Slack (MET) :             5.999ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.557ns  (logic 0.940ns (26.424%)  route 2.617ns (73.576%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.553     5.137    sm/clk_IBUF_BUFG
    SLICE_X43Y58         FDSE                                         r  sm/D_states_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDSE (Prop_fdse_C_Q)         0.456     5.593 r  sm/D_states_q_reg[2]/Q
                         net (fo=174, routed)         0.953     6.546    sm/D_states_q[2]
    SLICE_X40Y58         LUT2 (Prop_lut2_I1_O)        0.152     6.698 f  sm/D_stage_q[3]_i_2/O
                         net (fo=12, routed)          0.503     7.202    sm/D_stage_q[3]_i_2_n_0
    SLICE_X36Y58         LUT6 (Prop_lut6_I0_O)        0.332     7.534 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           1.161     8.694    fifo_reset_cond/AS[0]
    SLICE_X38Y66         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.428    14.832    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X38Y66         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.258    15.090    
                         clock uncertainty           -0.035    15.055    
    SLICE_X38Y66         FDPE (Recov_fdpe_C_PRE)     -0.361    14.694    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.694    
                         arrival time                          -8.694    
  -------------------------------------------------------------------
                         slack                                  5.999    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.092ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 0.186ns (17.707%)  route 0.864ns (82.293%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.560     1.504    sm/clk_IBUF_BUFG
    SLICE_X41Y58         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDRE (Prop_fdre_C_Q)         0.141     1.645 f  sm/D_states_q_reg[6]/Q
                         net (fo=166, routed)         0.417     2.061    sm/D_states_q[6]
    SLICE_X36Y58         LUT6 (Prop_lut6_I3_O)        0.045     2.106 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.448     2.554    fifo_reset_cond/AS[0]
    SLICE_X38Y66         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.822     2.012    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X38Y66         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.533    
    SLICE_X38Y66         FDPE (Remov_fdpe_C_PRE)     -0.071     1.462    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           2.554    
  -------------------------------------------------------------------
                         slack                                  1.092    

Slack (MET) :             1.092ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 0.186ns (17.707%)  route 0.864ns (82.293%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.560     1.504    sm/clk_IBUF_BUFG
    SLICE_X41Y58         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDRE (Prop_fdre_C_Q)         0.141     1.645 f  sm/D_states_q_reg[6]/Q
                         net (fo=166, routed)         0.417     2.061    sm/D_states_q[6]
    SLICE_X36Y58         LUT6 (Prop_lut6_I3_O)        0.045     2.106 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.448     2.554    fifo_reset_cond/AS[0]
    SLICE_X38Y66         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.822     2.012    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X38Y66         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.533    
    SLICE_X38Y66         FDPE (Remov_fdpe_C_PRE)     -0.071     1.462    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           2.554    
  -------------------------------------------------------------------
                         slack                                  1.092    

Slack (MET) :             1.092ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 0.186ns (17.707%)  route 0.864ns (82.293%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.560     1.504    sm/clk_IBUF_BUFG
    SLICE_X41Y58         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDRE (Prop_fdre_C_Q)         0.141     1.645 f  sm/D_states_q_reg[6]/Q
                         net (fo=166, routed)         0.417     2.061    sm/D_states_q[6]
    SLICE_X36Y58         LUT6 (Prop_lut6_I3_O)        0.045     2.106 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.448     2.554    fifo_reset_cond/AS[0]
    SLICE_X38Y66         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.822     2.012    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X38Y66         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.533    
    SLICE_X38Y66         FDPE (Remov_fdpe_C_PRE)     -0.071     1.462    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           2.554    
  -------------------------------------------------------------------
                         slack                                  1.092    

Slack (MET) :             1.092ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 0.186ns (17.707%)  route 0.864ns (82.293%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.560     1.504    sm/clk_IBUF_BUFG
    SLICE_X41Y58         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDRE (Prop_fdre_C_Q)         0.141     1.645 f  sm/D_states_q_reg[6]/Q
                         net (fo=166, routed)         0.417     2.061    sm/D_states_q[6]
    SLICE_X36Y58         LUT6 (Prop_lut6_I3_O)        0.045     2.106 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.448     2.554    fifo_reset_cond/AS[0]
    SLICE_X38Y66         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.822     2.012    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X38Y66         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.533    
    SLICE_X38Y66         FDPE (Remov_fdpe_C_PRE)     -0.071     1.462    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           2.554    
  -------------------------------------------------------------------
                         slack                                  1.092    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            62 Endpoints
Min Delay            62 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.936ns  (logic 10.178ns (25.485%)  route 29.759ns (74.515%))
  Logic Levels:           34  (CARRY4=6 LUT2=3 LUT3=3 LUT4=3 LUT5=3 LUT6=15 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.553     5.137    sm/clk_IBUF_BUFG
    SLICE_X41Y57         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57         FDSE (Prop_fdse_C_Q)         0.456     5.593 f  sm/D_states_q_reg[7]/Q
                         net (fo=139, routed)         1.007     6.600    sm/D_states_q_reg[7]_0[2]
    SLICE_X44Y57         LUT3 (Prop_lut3_I0_O)        0.124     6.724 r  sm/ram_reg_i_103/O
                         net (fo=36, routed)          1.058     7.781    sm/ram_reg_i_103_n_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I4_O)        0.124     7.905 r  sm/D_registers_d_reg[5]_i_64/O
                         net (fo=3, routed)           0.791     8.697    sm/D_registers_d_reg[5]_i_64_n_0
    SLICE_X40Y60         LUT6 (Prop_lut6_I4_O)        0.124     8.821 r  sm/ram_reg_i_67/O
                         net (fo=46, routed)          2.311    11.132    L_reg/M_sm_ra1[1]
    SLICE_X38Y60         LUT6 (Prop_lut6_I3_O)        0.124    11.256 f  L_reg/L_3fc85710_remainder0__0_carry_i_24/O
                         net (fo=1, routed)           0.955    12.211    L_reg/L_3fc85710_remainder0__0_carry_i_24_n_0
    SLICE_X37Y60         LUT5 (Prop_lut5_I2_O)        0.124    12.335 r  L_reg/L_3fc85710_remainder0__0_carry_i_21/O
                         net (fo=2, routed)           1.004    13.339    L_reg/L_3fc85710_remainder0__0_carry_i_21_n_0
    SLICE_X40Y65         LUT2 (Prop_lut2_I0_O)        0.124    13.463 r  L_reg/L_3fc85710_remainder0__0_carry_i_22/O
                         net (fo=2, routed)           0.679    14.142    L_reg/L_3fc85710_remainder0__0_carry_i_22_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I5_O)        0.124    14.266 f  L_reg/L_3fc85710_remainder0__0_carry__1_i_9/O
                         net (fo=2, routed)           0.822    15.088    L_reg/L_3fc85710_remainder0__0_carry__1_i_9_n_0
    SLICE_X40Y66         LUT3 (Prop_lut3_I2_O)        0.152    15.240 f  L_reg/L_3fc85710_remainder0__0_carry__1_i_7/O
                         net (fo=6, routed)           1.002    16.242    L_reg/L_3fc85710_remainder0__0_carry__1_i_7_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I0_O)        0.332    16.574 r  L_reg/L_3fc85710_remainder0__0_carry_i_10/O
                         net (fo=6, routed)           0.754    17.328    sm/L_3fc85710_remainder0__0_carry
    SLICE_X41Y65         LUT4 (Prop_lut4_I1_O)        0.124    17.452 r  sm/L_3fc85710_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    17.452    timerseg_driver/decimal_renderer/S[1]
    SLICE_X41Y65         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.032 f  timerseg_driver/decimal_renderer/L_3fc85710_remainder0__0_carry/O[2]
                         net (fo=1, routed)           0.837    18.869    L_reg/L_3fc85710_remainder0[2]
    SLICE_X42Y66         LUT6 (Prop_lut6_I0_O)        0.302    19.171 r  L_reg/i__carry_i_15__0/O
                         net (fo=10, routed)          0.812    19.983    L_reg/i__carry_i_15__0_n_0
    SLICE_X44Y68         LUT2 (Prop_lut2_I0_O)        0.124    20.107 r  L_reg/i__carry__0_i_9__0/O
                         net (fo=15, routed)          1.438    21.545    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X45Y70         LUT3 (Prop_lut3_I2_O)        0.124    21.669 f  L_reg/i__carry__0_i_21__0/O
                         net (fo=6, routed)           0.974    22.642    L_reg/i__carry__0_i_21__0_n_0
    SLICE_X46Y69         LUT4 (Prop_lut4_I1_O)        0.124    22.766 f  L_reg/i__carry_i_24__0/O
                         net (fo=1, routed)           0.817    23.584    L_reg/i__carry_i_24__0_n_0
    SLICE_X45Y69         LUT6 (Prop_lut6_I1_O)        0.124    23.708 f  L_reg/i__carry_i_14__0/O
                         net (fo=4, routed)           0.632    24.340    L_reg/i__carry_i_14__0_n_0
    SLICE_X45Y70         LUT6 (Prop_lut6_I5_O)        0.124    24.464 r  L_reg/i__carry_i_16__1/O
                         net (fo=3, routed)           1.093    25.557    L_reg/i__carry_i_16__1_n_0
    SLICE_X43Y69         LUT5 (Prop_lut5_I4_O)        0.124    25.681 r  L_reg/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000    25.681    timerseg_driver/decimal_renderer/i__carry_i_13_0[3]
    SLICE_X43Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.082 r  timerseg_driver/decimal_renderer/L_3fc85710_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.082    timerseg_driver/decimal_renderer/L_3fc85710_remainder0_inferred__0/i__carry_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.196 r  timerseg_driver/decimal_renderer/L_3fc85710_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.196    timerseg_driver/decimal_renderer/L_3fc85710_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.418 f  timerseg_driver/decimal_renderer/L_3fc85710_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=5, routed)           0.978    27.396    L_reg/L_3fc85710_remainder0_inferred__1/i__carry__2[0]
    SLICE_X44Y72         LUT6 (Prop_lut6_I0_O)        0.299    27.695 f  L_reg/i__carry__1_i_2/O
                         net (fo=2, routed)           1.176    28.871    L_reg/i__carry__0_i_11__0_0[2]
    SLICE_X42Y72         LUT6 (Prop_lut6_I5_O)        0.124    28.995 r  L_reg/i__carry_i_35/O
                         net (fo=6, routed)           0.948    29.943    L_reg/i__carry_i_35_n_0
    SLICE_X41Y70         LUT6 (Prop_lut6_I5_O)        0.124    30.067 f  L_reg/i__carry_i_40/O
                         net (fo=1, routed)           0.291    30.358    L_reg/i__carry_i_40_n_0
    SLICE_X41Y71         LUT6 (Prop_lut6_I4_O)        0.124    30.482 r  L_reg/i__carry_i_18/O
                         net (fo=3, routed)           1.344    31.826    L_reg/i__carry_i_18_n_0
    SLICE_X41Y64         LUT2 (Prop_lut2_I0_O)        0.124    31.950 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.715    32.665    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_20[0]
    SLICE_X40Y70         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    33.172 r  timerseg_driver/decimal_renderer/L_3fc85710_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    33.172    timerseg_driver/decimal_renderer/L_3fc85710_remainder0_inferred__1/i__carry_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    33.411 r  timerseg_driver/decimal_renderer/L_3fc85710_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.968    34.379    timerseg_driver/decimal_renderer/L_3fc85710_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X39Y72         LUT4 (Prop_lut4_I0_O)        0.302    34.681 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_33/O
                         net (fo=1, routed)           0.667    35.348    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_33_n_0
    SLICE_X39Y72         LUT5 (Prop_lut5_I4_O)        0.124    35.472 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=4, routed)           1.010    36.482    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X38Y70         LUT6 (Prop_lut6_I5_O)        0.124    36.606 f  L_reg/timerseg_OBUF[10]_inst_i_26/O
                         net (fo=1, routed)           0.658    37.264    L_reg/timerseg_OBUF[10]_inst_i_26_n_0
    SLICE_X38Y69         LUT6 (Prop_lut6_I1_O)        0.124    37.388 r  L_reg/timerseg_OBUF[10]_inst_i_6/O
                         net (fo=7, routed)           0.837    38.225    L_reg/timerseg_OBUF[10]_inst_i_6_n_0
    SLICE_X39Y70         LUT6 (Prop_lut6_I4_O)        0.124    38.349 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.181    41.530    timerseg_OBUF[6]
    C7                   OBUF (Prop_obuf_I_O)         3.544    45.073 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    45.073    timerseg[6]
    C7                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.635ns  (logic 10.208ns (25.754%)  route 29.428ns (74.246%))
  Logic Levels:           34  (CARRY4=6 LUT2=3 LUT3=3 LUT4=3 LUT5=3 LUT6=15 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.553     5.137    sm/clk_IBUF_BUFG
    SLICE_X41Y57         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57         FDSE (Prop_fdse_C_Q)         0.456     5.593 f  sm/D_states_q_reg[7]/Q
                         net (fo=139, routed)         1.007     6.600    sm/D_states_q_reg[7]_0[2]
    SLICE_X44Y57         LUT3 (Prop_lut3_I0_O)        0.124     6.724 r  sm/ram_reg_i_103/O
                         net (fo=36, routed)          1.058     7.781    sm/ram_reg_i_103_n_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I4_O)        0.124     7.905 r  sm/D_registers_d_reg[5]_i_64/O
                         net (fo=3, routed)           0.791     8.697    sm/D_registers_d_reg[5]_i_64_n_0
    SLICE_X40Y60         LUT6 (Prop_lut6_I4_O)        0.124     8.821 r  sm/ram_reg_i_67/O
                         net (fo=46, routed)          2.311    11.132    L_reg/M_sm_ra1[1]
    SLICE_X38Y60         LUT6 (Prop_lut6_I3_O)        0.124    11.256 f  L_reg/L_3fc85710_remainder0__0_carry_i_24/O
                         net (fo=1, routed)           0.955    12.211    L_reg/L_3fc85710_remainder0__0_carry_i_24_n_0
    SLICE_X37Y60         LUT5 (Prop_lut5_I2_O)        0.124    12.335 r  L_reg/L_3fc85710_remainder0__0_carry_i_21/O
                         net (fo=2, routed)           1.004    13.339    L_reg/L_3fc85710_remainder0__0_carry_i_21_n_0
    SLICE_X40Y65         LUT2 (Prop_lut2_I0_O)        0.124    13.463 r  L_reg/L_3fc85710_remainder0__0_carry_i_22/O
                         net (fo=2, routed)           0.679    14.142    L_reg/L_3fc85710_remainder0__0_carry_i_22_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I5_O)        0.124    14.266 f  L_reg/L_3fc85710_remainder0__0_carry__1_i_9/O
                         net (fo=2, routed)           0.822    15.088    L_reg/L_3fc85710_remainder0__0_carry__1_i_9_n_0
    SLICE_X40Y66         LUT3 (Prop_lut3_I2_O)        0.152    15.240 f  L_reg/L_3fc85710_remainder0__0_carry__1_i_7/O
                         net (fo=6, routed)           1.002    16.242    L_reg/L_3fc85710_remainder0__0_carry__1_i_7_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I0_O)        0.332    16.574 r  L_reg/L_3fc85710_remainder0__0_carry_i_10/O
                         net (fo=6, routed)           0.754    17.328    sm/L_3fc85710_remainder0__0_carry
    SLICE_X41Y65         LUT4 (Prop_lut4_I1_O)        0.124    17.452 r  sm/L_3fc85710_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    17.452    timerseg_driver/decimal_renderer/S[1]
    SLICE_X41Y65         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.032 f  timerseg_driver/decimal_renderer/L_3fc85710_remainder0__0_carry/O[2]
                         net (fo=1, routed)           0.837    18.869    L_reg/L_3fc85710_remainder0[2]
    SLICE_X42Y66         LUT6 (Prop_lut6_I0_O)        0.302    19.171 r  L_reg/i__carry_i_15__0/O
                         net (fo=10, routed)          0.812    19.983    L_reg/i__carry_i_15__0_n_0
    SLICE_X44Y68         LUT2 (Prop_lut2_I0_O)        0.124    20.107 r  L_reg/i__carry__0_i_9__0/O
                         net (fo=15, routed)          1.438    21.545    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X45Y70         LUT3 (Prop_lut3_I2_O)        0.124    21.669 f  L_reg/i__carry__0_i_21__0/O
                         net (fo=6, routed)           0.974    22.642    L_reg/i__carry__0_i_21__0_n_0
    SLICE_X46Y69         LUT4 (Prop_lut4_I1_O)        0.124    22.766 f  L_reg/i__carry_i_24__0/O
                         net (fo=1, routed)           0.817    23.584    L_reg/i__carry_i_24__0_n_0
    SLICE_X45Y69         LUT6 (Prop_lut6_I1_O)        0.124    23.708 f  L_reg/i__carry_i_14__0/O
                         net (fo=4, routed)           0.632    24.340    L_reg/i__carry_i_14__0_n_0
    SLICE_X45Y70         LUT6 (Prop_lut6_I5_O)        0.124    24.464 r  L_reg/i__carry_i_16__1/O
                         net (fo=3, routed)           1.093    25.557    L_reg/i__carry_i_16__1_n_0
    SLICE_X43Y69         LUT5 (Prop_lut5_I4_O)        0.124    25.681 r  L_reg/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000    25.681    timerseg_driver/decimal_renderer/i__carry_i_13_0[3]
    SLICE_X43Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.082 r  timerseg_driver/decimal_renderer/L_3fc85710_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.082    timerseg_driver/decimal_renderer/L_3fc85710_remainder0_inferred__0/i__carry_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.196 r  timerseg_driver/decimal_renderer/L_3fc85710_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.196    timerseg_driver/decimal_renderer/L_3fc85710_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.418 f  timerseg_driver/decimal_renderer/L_3fc85710_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=5, routed)           0.978    27.396    L_reg/L_3fc85710_remainder0_inferred__1/i__carry__2[0]
    SLICE_X44Y72         LUT6 (Prop_lut6_I0_O)        0.299    27.695 f  L_reg/i__carry__1_i_2/O
                         net (fo=2, routed)           1.176    28.871    L_reg/i__carry__0_i_11__0_0[2]
    SLICE_X42Y72         LUT6 (Prop_lut6_I5_O)        0.124    28.995 r  L_reg/i__carry_i_35/O
                         net (fo=6, routed)           0.948    29.943    L_reg/i__carry_i_35_n_0
    SLICE_X41Y70         LUT6 (Prop_lut6_I5_O)        0.124    30.067 f  L_reg/i__carry_i_40/O
                         net (fo=1, routed)           0.291    30.358    L_reg/i__carry_i_40_n_0
    SLICE_X41Y71         LUT6 (Prop_lut6_I4_O)        0.124    30.482 r  L_reg/i__carry_i_18/O
                         net (fo=3, routed)           1.344    31.826    L_reg/i__carry_i_18_n_0
    SLICE_X41Y64         LUT2 (Prop_lut2_I0_O)        0.124    31.950 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.715    32.665    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_20[0]
    SLICE_X40Y70         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    33.172 r  timerseg_driver/decimal_renderer/L_3fc85710_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    33.172    timerseg_driver/decimal_renderer/L_3fc85710_remainder0_inferred__1/i__carry_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    33.411 r  timerseg_driver/decimal_renderer/L_3fc85710_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.968    34.379    timerseg_driver/decimal_renderer/L_3fc85710_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X39Y72         LUT4 (Prop_lut4_I0_O)        0.302    34.681 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_33/O
                         net (fo=1, routed)           0.667    35.348    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_33_n_0
    SLICE_X39Y72         LUT5 (Prop_lut5_I4_O)        0.124    35.472 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=4, routed)           1.010    36.482    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X38Y70         LUT6 (Prop_lut6_I5_O)        0.124    36.606 f  L_reg/timerseg_OBUF[10]_inst_i_26/O
                         net (fo=1, routed)           0.658    37.264    L_reg/timerseg_OBUF[10]_inst_i_26_n_0
    SLICE_X38Y69         LUT6 (Prop_lut6_I1_O)        0.124    37.388 r  L_reg/timerseg_OBUF[10]_inst_i_6/O
                         net (fo=7, routed)           0.749    38.137    L_reg/timerseg_OBUF[10]_inst_i_6_n_0
    SLICE_X39Y69         LUT6 (Prop_lut6_I4_O)        0.124    38.261 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.937    41.199    timerseg_OBUF[10]
    D4                   OBUF (Prop_obuf_I_O)         3.574    44.772 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    44.772    timerseg[10]
    D4                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.559ns  (logic 10.160ns (25.683%)  route 29.399ns (74.317%))
  Logic Levels:           34  (CARRY4=6 LUT2=3 LUT3=3 LUT4=3 LUT5=3 LUT6=15 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.553     5.137    sm/clk_IBUF_BUFG
    SLICE_X41Y57         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57         FDSE (Prop_fdse_C_Q)         0.456     5.593 f  sm/D_states_q_reg[7]/Q
                         net (fo=139, routed)         1.007     6.600    sm/D_states_q_reg[7]_0[2]
    SLICE_X44Y57         LUT3 (Prop_lut3_I0_O)        0.124     6.724 r  sm/ram_reg_i_103/O
                         net (fo=36, routed)          1.058     7.781    sm/ram_reg_i_103_n_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I4_O)        0.124     7.905 r  sm/D_registers_d_reg[5]_i_64/O
                         net (fo=3, routed)           0.791     8.697    sm/D_registers_d_reg[5]_i_64_n_0
    SLICE_X40Y60         LUT6 (Prop_lut6_I4_O)        0.124     8.821 r  sm/ram_reg_i_67/O
                         net (fo=46, routed)          2.311    11.132    L_reg/M_sm_ra1[1]
    SLICE_X38Y60         LUT6 (Prop_lut6_I3_O)        0.124    11.256 f  L_reg/L_3fc85710_remainder0__0_carry_i_24/O
                         net (fo=1, routed)           0.955    12.211    L_reg/L_3fc85710_remainder0__0_carry_i_24_n_0
    SLICE_X37Y60         LUT5 (Prop_lut5_I2_O)        0.124    12.335 r  L_reg/L_3fc85710_remainder0__0_carry_i_21/O
                         net (fo=2, routed)           1.004    13.339    L_reg/L_3fc85710_remainder0__0_carry_i_21_n_0
    SLICE_X40Y65         LUT2 (Prop_lut2_I0_O)        0.124    13.463 r  L_reg/L_3fc85710_remainder0__0_carry_i_22/O
                         net (fo=2, routed)           0.679    14.142    L_reg/L_3fc85710_remainder0__0_carry_i_22_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I5_O)        0.124    14.266 f  L_reg/L_3fc85710_remainder0__0_carry__1_i_9/O
                         net (fo=2, routed)           0.822    15.088    L_reg/L_3fc85710_remainder0__0_carry__1_i_9_n_0
    SLICE_X40Y66         LUT3 (Prop_lut3_I2_O)        0.152    15.240 f  L_reg/L_3fc85710_remainder0__0_carry__1_i_7/O
                         net (fo=6, routed)           1.002    16.242    L_reg/L_3fc85710_remainder0__0_carry__1_i_7_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I0_O)        0.332    16.574 r  L_reg/L_3fc85710_remainder0__0_carry_i_10/O
                         net (fo=6, routed)           0.754    17.328    sm/L_3fc85710_remainder0__0_carry
    SLICE_X41Y65         LUT4 (Prop_lut4_I1_O)        0.124    17.452 r  sm/L_3fc85710_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    17.452    timerseg_driver/decimal_renderer/S[1]
    SLICE_X41Y65         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.032 f  timerseg_driver/decimal_renderer/L_3fc85710_remainder0__0_carry/O[2]
                         net (fo=1, routed)           0.837    18.869    L_reg/L_3fc85710_remainder0[2]
    SLICE_X42Y66         LUT6 (Prop_lut6_I0_O)        0.302    19.171 r  L_reg/i__carry_i_15__0/O
                         net (fo=10, routed)          0.812    19.983    L_reg/i__carry_i_15__0_n_0
    SLICE_X44Y68         LUT2 (Prop_lut2_I0_O)        0.124    20.107 r  L_reg/i__carry__0_i_9__0/O
                         net (fo=15, routed)          1.438    21.545    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X45Y70         LUT3 (Prop_lut3_I2_O)        0.124    21.669 f  L_reg/i__carry__0_i_21__0/O
                         net (fo=6, routed)           0.974    22.642    L_reg/i__carry__0_i_21__0_n_0
    SLICE_X46Y69         LUT4 (Prop_lut4_I1_O)        0.124    22.766 f  L_reg/i__carry_i_24__0/O
                         net (fo=1, routed)           0.817    23.584    L_reg/i__carry_i_24__0_n_0
    SLICE_X45Y69         LUT6 (Prop_lut6_I1_O)        0.124    23.708 f  L_reg/i__carry_i_14__0/O
                         net (fo=4, routed)           0.632    24.340    L_reg/i__carry_i_14__0_n_0
    SLICE_X45Y70         LUT6 (Prop_lut6_I5_O)        0.124    24.464 r  L_reg/i__carry_i_16__1/O
                         net (fo=3, routed)           1.093    25.557    L_reg/i__carry_i_16__1_n_0
    SLICE_X43Y69         LUT5 (Prop_lut5_I4_O)        0.124    25.681 r  L_reg/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000    25.681    timerseg_driver/decimal_renderer/i__carry_i_13_0[3]
    SLICE_X43Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.082 r  timerseg_driver/decimal_renderer/L_3fc85710_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.082    timerseg_driver/decimal_renderer/L_3fc85710_remainder0_inferred__0/i__carry_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.196 r  timerseg_driver/decimal_renderer/L_3fc85710_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.196    timerseg_driver/decimal_renderer/L_3fc85710_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.418 f  timerseg_driver/decimal_renderer/L_3fc85710_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=5, routed)           0.978    27.396    L_reg/L_3fc85710_remainder0_inferred__1/i__carry__2[0]
    SLICE_X44Y72         LUT6 (Prop_lut6_I0_O)        0.299    27.695 f  L_reg/i__carry__1_i_2/O
                         net (fo=2, routed)           1.176    28.871    L_reg/i__carry__0_i_11__0_0[2]
    SLICE_X42Y72         LUT6 (Prop_lut6_I5_O)        0.124    28.995 r  L_reg/i__carry_i_35/O
                         net (fo=6, routed)           0.948    29.943    L_reg/i__carry_i_35_n_0
    SLICE_X41Y70         LUT6 (Prop_lut6_I5_O)        0.124    30.067 f  L_reg/i__carry_i_40/O
                         net (fo=1, routed)           0.291    30.358    L_reg/i__carry_i_40_n_0
    SLICE_X41Y71         LUT6 (Prop_lut6_I4_O)        0.124    30.482 r  L_reg/i__carry_i_18/O
                         net (fo=3, routed)           1.344    31.826    L_reg/i__carry_i_18_n_0
    SLICE_X41Y64         LUT2 (Prop_lut2_I0_O)        0.124    31.950 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.715    32.665    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_20[0]
    SLICE_X40Y70         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    33.172 r  timerseg_driver/decimal_renderer/L_3fc85710_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    33.172    timerseg_driver/decimal_renderer/L_3fc85710_remainder0_inferred__1/i__carry_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    33.411 f  timerseg_driver/decimal_renderer/L_3fc85710_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.968    34.379    timerseg_driver/decimal_renderer/L_3fc85710_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X39Y72         LUT4 (Prop_lut4_I0_O)        0.302    34.681 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_33/O
                         net (fo=1, routed)           0.667    35.348    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_33_n_0
    SLICE_X39Y72         LUT5 (Prop_lut5_I4_O)        0.124    35.472 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=4, routed)           0.630    36.102    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X38Y70         LUT6 (Prop_lut6_I5_O)        0.124    36.226 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=1, routed)           0.671    36.896    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X40Y69         LUT6 (Prop_lut6_I2_O)        0.124    37.020 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.003    38.023    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X39Y70         LUT6 (Prop_lut6_I3_O)        0.124    38.147 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.023    41.170    timerseg_OBUF[1]
    D5                   OBUF (Prop_obuf_I_O)         3.526    44.696 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    44.696    timerseg[1]
    D5                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.541ns  (logic 10.181ns (25.748%)  route 29.360ns (74.252%))
  Logic Levels:           34  (CARRY4=6 LUT2=3 LUT3=3 LUT4=3 LUT5=3 LUT6=15 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.553     5.137    sm/clk_IBUF_BUFG
    SLICE_X41Y57         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57         FDSE (Prop_fdse_C_Q)         0.456     5.593 f  sm/D_states_q_reg[7]/Q
                         net (fo=139, routed)         1.007     6.600    sm/D_states_q_reg[7]_0[2]
    SLICE_X44Y57         LUT3 (Prop_lut3_I0_O)        0.124     6.724 r  sm/ram_reg_i_103/O
                         net (fo=36, routed)          1.058     7.781    sm/ram_reg_i_103_n_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I4_O)        0.124     7.905 r  sm/D_registers_d_reg[5]_i_64/O
                         net (fo=3, routed)           0.791     8.697    sm/D_registers_d_reg[5]_i_64_n_0
    SLICE_X40Y60         LUT6 (Prop_lut6_I4_O)        0.124     8.821 r  sm/ram_reg_i_67/O
                         net (fo=46, routed)          2.311    11.132    L_reg/M_sm_ra1[1]
    SLICE_X38Y60         LUT6 (Prop_lut6_I3_O)        0.124    11.256 f  L_reg/L_3fc85710_remainder0__0_carry_i_24/O
                         net (fo=1, routed)           0.955    12.211    L_reg/L_3fc85710_remainder0__0_carry_i_24_n_0
    SLICE_X37Y60         LUT5 (Prop_lut5_I2_O)        0.124    12.335 r  L_reg/L_3fc85710_remainder0__0_carry_i_21/O
                         net (fo=2, routed)           1.004    13.339    L_reg/L_3fc85710_remainder0__0_carry_i_21_n_0
    SLICE_X40Y65         LUT2 (Prop_lut2_I0_O)        0.124    13.463 r  L_reg/L_3fc85710_remainder0__0_carry_i_22/O
                         net (fo=2, routed)           0.679    14.142    L_reg/L_3fc85710_remainder0__0_carry_i_22_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I5_O)        0.124    14.266 f  L_reg/L_3fc85710_remainder0__0_carry__1_i_9/O
                         net (fo=2, routed)           0.822    15.088    L_reg/L_3fc85710_remainder0__0_carry__1_i_9_n_0
    SLICE_X40Y66         LUT3 (Prop_lut3_I2_O)        0.152    15.240 f  L_reg/L_3fc85710_remainder0__0_carry__1_i_7/O
                         net (fo=6, routed)           1.002    16.242    L_reg/L_3fc85710_remainder0__0_carry__1_i_7_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I0_O)        0.332    16.574 r  L_reg/L_3fc85710_remainder0__0_carry_i_10/O
                         net (fo=6, routed)           0.754    17.328    sm/L_3fc85710_remainder0__0_carry
    SLICE_X41Y65         LUT4 (Prop_lut4_I1_O)        0.124    17.452 r  sm/L_3fc85710_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    17.452    timerseg_driver/decimal_renderer/S[1]
    SLICE_X41Y65         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.032 f  timerseg_driver/decimal_renderer/L_3fc85710_remainder0__0_carry/O[2]
                         net (fo=1, routed)           0.837    18.869    L_reg/L_3fc85710_remainder0[2]
    SLICE_X42Y66         LUT6 (Prop_lut6_I0_O)        0.302    19.171 r  L_reg/i__carry_i_15__0/O
                         net (fo=10, routed)          0.812    19.983    L_reg/i__carry_i_15__0_n_0
    SLICE_X44Y68         LUT2 (Prop_lut2_I0_O)        0.124    20.107 r  L_reg/i__carry__0_i_9__0/O
                         net (fo=15, routed)          1.438    21.545    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X45Y70         LUT3 (Prop_lut3_I2_O)        0.124    21.669 f  L_reg/i__carry__0_i_21__0/O
                         net (fo=6, routed)           0.974    22.642    L_reg/i__carry__0_i_21__0_n_0
    SLICE_X46Y69         LUT4 (Prop_lut4_I1_O)        0.124    22.766 f  L_reg/i__carry_i_24__0/O
                         net (fo=1, routed)           0.817    23.584    L_reg/i__carry_i_24__0_n_0
    SLICE_X45Y69         LUT6 (Prop_lut6_I1_O)        0.124    23.708 f  L_reg/i__carry_i_14__0/O
                         net (fo=4, routed)           0.632    24.340    L_reg/i__carry_i_14__0_n_0
    SLICE_X45Y70         LUT6 (Prop_lut6_I5_O)        0.124    24.464 r  L_reg/i__carry_i_16__1/O
                         net (fo=3, routed)           1.093    25.557    L_reg/i__carry_i_16__1_n_0
    SLICE_X43Y69         LUT5 (Prop_lut5_I4_O)        0.124    25.681 r  L_reg/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000    25.681    timerseg_driver/decimal_renderer/i__carry_i_13_0[3]
    SLICE_X43Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.082 r  timerseg_driver/decimal_renderer/L_3fc85710_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.082    timerseg_driver/decimal_renderer/L_3fc85710_remainder0_inferred__0/i__carry_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.196 r  timerseg_driver/decimal_renderer/L_3fc85710_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.196    timerseg_driver/decimal_renderer/L_3fc85710_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.418 f  timerseg_driver/decimal_renderer/L_3fc85710_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=5, routed)           0.978    27.396    L_reg/L_3fc85710_remainder0_inferred__1/i__carry__2[0]
    SLICE_X44Y72         LUT6 (Prop_lut6_I0_O)        0.299    27.695 f  L_reg/i__carry__1_i_2/O
                         net (fo=2, routed)           1.176    28.871    L_reg/i__carry__0_i_11__0_0[2]
    SLICE_X42Y72         LUT6 (Prop_lut6_I5_O)        0.124    28.995 r  L_reg/i__carry_i_35/O
                         net (fo=6, routed)           0.948    29.943    L_reg/i__carry_i_35_n_0
    SLICE_X41Y70         LUT6 (Prop_lut6_I5_O)        0.124    30.067 f  L_reg/i__carry_i_40/O
                         net (fo=1, routed)           0.291    30.358    L_reg/i__carry_i_40_n_0
    SLICE_X41Y71         LUT6 (Prop_lut6_I4_O)        0.124    30.482 r  L_reg/i__carry_i_18/O
                         net (fo=3, routed)           1.344    31.826    L_reg/i__carry_i_18_n_0
    SLICE_X41Y64         LUT2 (Prop_lut2_I0_O)        0.124    31.950 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.715    32.665    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_20[0]
    SLICE_X40Y70         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    33.172 r  timerseg_driver/decimal_renderer/L_3fc85710_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    33.172    timerseg_driver/decimal_renderer/L_3fc85710_remainder0_inferred__1/i__carry_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    33.411 r  timerseg_driver/decimal_renderer/L_3fc85710_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.968    34.379    timerseg_driver/decimal_renderer/L_3fc85710_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X39Y72         LUT4 (Prop_lut4_I0_O)        0.302    34.681 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_33/O
                         net (fo=1, routed)           0.667    35.348    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_33_n_0
    SLICE_X39Y72         LUT5 (Prop_lut5_I4_O)        0.124    35.472 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=4, routed)           0.964    36.436    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X38Y69         LUT6 (Prop_lut6_I5_O)        0.124    36.560 r  L_reg/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=1, routed)           0.286    36.846    L_reg/timerseg_OBUF[10]_inst_i_19_n_0
    SLICE_X38Y69         LUT6 (Prop_lut6_I2_O)        0.124    36.970 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.838    37.808    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X39Y70         LUT6 (Prop_lut6_I0_O)        0.124    37.932 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.199    41.131    timerseg_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.547    44.678 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    44.678    timerseg[0]
    C6                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.417ns  (logic 10.213ns (25.911%)  route 29.203ns (74.089%))
  Logic Levels:           34  (CARRY4=6 LUT2=3 LUT3=3 LUT4=3 LUT5=3 LUT6=15 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.553     5.137    sm/clk_IBUF_BUFG
    SLICE_X41Y57         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57         FDSE (Prop_fdse_C_Q)         0.456     5.593 f  sm/D_states_q_reg[7]/Q
                         net (fo=139, routed)         1.007     6.600    sm/D_states_q_reg[7]_0[2]
    SLICE_X44Y57         LUT3 (Prop_lut3_I0_O)        0.124     6.724 r  sm/ram_reg_i_103/O
                         net (fo=36, routed)          1.058     7.781    sm/ram_reg_i_103_n_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I4_O)        0.124     7.905 r  sm/D_registers_d_reg[5]_i_64/O
                         net (fo=3, routed)           0.791     8.697    sm/D_registers_d_reg[5]_i_64_n_0
    SLICE_X40Y60         LUT6 (Prop_lut6_I4_O)        0.124     8.821 r  sm/ram_reg_i_67/O
                         net (fo=46, routed)          2.311    11.132    L_reg/M_sm_ra1[1]
    SLICE_X38Y60         LUT6 (Prop_lut6_I3_O)        0.124    11.256 f  L_reg/L_3fc85710_remainder0__0_carry_i_24/O
                         net (fo=1, routed)           0.955    12.211    L_reg/L_3fc85710_remainder0__0_carry_i_24_n_0
    SLICE_X37Y60         LUT5 (Prop_lut5_I2_O)        0.124    12.335 r  L_reg/L_3fc85710_remainder0__0_carry_i_21/O
                         net (fo=2, routed)           1.004    13.339    L_reg/L_3fc85710_remainder0__0_carry_i_21_n_0
    SLICE_X40Y65         LUT2 (Prop_lut2_I0_O)        0.124    13.463 r  L_reg/L_3fc85710_remainder0__0_carry_i_22/O
                         net (fo=2, routed)           0.679    14.142    L_reg/L_3fc85710_remainder0__0_carry_i_22_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I5_O)        0.124    14.266 f  L_reg/L_3fc85710_remainder0__0_carry__1_i_9/O
                         net (fo=2, routed)           0.822    15.088    L_reg/L_3fc85710_remainder0__0_carry__1_i_9_n_0
    SLICE_X40Y66         LUT3 (Prop_lut3_I2_O)        0.152    15.240 f  L_reg/L_3fc85710_remainder0__0_carry__1_i_7/O
                         net (fo=6, routed)           1.002    16.242    L_reg/L_3fc85710_remainder0__0_carry__1_i_7_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I0_O)        0.332    16.574 r  L_reg/L_3fc85710_remainder0__0_carry_i_10/O
                         net (fo=6, routed)           0.754    17.328    sm/L_3fc85710_remainder0__0_carry
    SLICE_X41Y65         LUT4 (Prop_lut4_I1_O)        0.124    17.452 r  sm/L_3fc85710_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    17.452    timerseg_driver/decimal_renderer/S[1]
    SLICE_X41Y65         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.032 f  timerseg_driver/decimal_renderer/L_3fc85710_remainder0__0_carry/O[2]
                         net (fo=1, routed)           0.837    18.869    L_reg/L_3fc85710_remainder0[2]
    SLICE_X42Y66         LUT6 (Prop_lut6_I0_O)        0.302    19.171 r  L_reg/i__carry_i_15__0/O
                         net (fo=10, routed)          0.812    19.983    L_reg/i__carry_i_15__0_n_0
    SLICE_X44Y68         LUT2 (Prop_lut2_I0_O)        0.124    20.107 r  L_reg/i__carry__0_i_9__0/O
                         net (fo=15, routed)          1.438    21.545    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X45Y70         LUT3 (Prop_lut3_I2_O)        0.124    21.669 f  L_reg/i__carry__0_i_21__0/O
                         net (fo=6, routed)           0.974    22.642    L_reg/i__carry__0_i_21__0_n_0
    SLICE_X46Y69         LUT4 (Prop_lut4_I1_O)        0.124    22.766 f  L_reg/i__carry_i_24__0/O
                         net (fo=1, routed)           0.817    23.584    L_reg/i__carry_i_24__0_n_0
    SLICE_X45Y69         LUT6 (Prop_lut6_I1_O)        0.124    23.708 f  L_reg/i__carry_i_14__0/O
                         net (fo=4, routed)           0.632    24.340    L_reg/i__carry_i_14__0_n_0
    SLICE_X45Y70         LUT6 (Prop_lut6_I5_O)        0.124    24.464 r  L_reg/i__carry_i_16__1/O
                         net (fo=3, routed)           1.093    25.557    L_reg/i__carry_i_16__1_n_0
    SLICE_X43Y69         LUT5 (Prop_lut5_I4_O)        0.124    25.681 r  L_reg/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000    25.681    timerseg_driver/decimal_renderer/i__carry_i_13_0[3]
    SLICE_X43Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.082 r  timerseg_driver/decimal_renderer/L_3fc85710_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.082    timerseg_driver/decimal_renderer/L_3fc85710_remainder0_inferred__0/i__carry_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.196 r  timerseg_driver/decimal_renderer/L_3fc85710_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.196    timerseg_driver/decimal_renderer/L_3fc85710_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.418 f  timerseg_driver/decimal_renderer/L_3fc85710_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=5, routed)           0.978    27.396    L_reg/L_3fc85710_remainder0_inferred__1/i__carry__2[0]
    SLICE_X44Y72         LUT6 (Prop_lut6_I0_O)        0.299    27.695 f  L_reg/i__carry__1_i_2/O
                         net (fo=2, routed)           1.176    28.871    L_reg/i__carry__0_i_11__0_0[2]
    SLICE_X42Y72         LUT6 (Prop_lut6_I5_O)        0.124    28.995 r  L_reg/i__carry_i_35/O
                         net (fo=6, routed)           0.948    29.943    L_reg/i__carry_i_35_n_0
    SLICE_X41Y70         LUT6 (Prop_lut6_I5_O)        0.124    30.067 f  L_reg/i__carry_i_40/O
                         net (fo=1, routed)           0.291    30.358    L_reg/i__carry_i_40_n_0
    SLICE_X41Y71         LUT6 (Prop_lut6_I4_O)        0.124    30.482 r  L_reg/i__carry_i_18/O
                         net (fo=3, routed)           1.344    31.826    L_reg/i__carry_i_18_n_0
    SLICE_X41Y64         LUT2 (Prop_lut2_I0_O)        0.124    31.950 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.715    32.665    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_20[0]
    SLICE_X40Y70         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    33.172 r  timerseg_driver/decimal_renderer/L_3fc85710_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    33.172    timerseg_driver/decimal_renderer/L_3fc85710_remainder0_inferred__1/i__carry_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    33.411 r  timerseg_driver/decimal_renderer/L_3fc85710_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.968    34.379    timerseg_driver/decimal_renderer/L_3fc85710_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X39Y72         LUT4 (Prop_lut4_I0_O)        0.302    34.681 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_33/O
                         net (fo=1, routed)           0.667    35.348    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_33_n_0
    SLICE_X39Y72         LUT5 (Prop_lut5_I4_O)        0.124    35.472 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=4, routed)           1.010    36.482    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X38Y70         LUT6 (Prop_lut6_I5_O)        0.124    36.606 f  L_reg/timerseg_OBUF[10]_inst_i_26/O
                         net (fo=1, routed)           0.658    37.264    L_reg/timerseg_OBUF[10]_inst_i_26_n_0
    SLICE_X38Y69         LUT6 (Prop_lut6_I1_O)        0.124    37.388 r  L_reg/timerseg_OBUF[10]_inst_i_6/O
                         net (fo=7, routed)           0.679    38.067    L_reg/timerseg_OBUF[10]_inst_i_6_n_0
    SLICE_X39Y69         LUT6 (Prop_lut6_I4_O)        0.124    38.191 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.783    40.974    timerseg_OBUF[4]
    C4                   OBUF (Prop_obuf_I_O)         3.579    44.554 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    44.554    timerseg[4]
    C4                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.265ns  (logic 10.157ns (25.867%)  route 29.108ns (74.133%))
  Logic Levels:           34  (CARRY4=6 LUT2=3 LUT3=3 LUT4=3 LUT5=3 LUT6=15 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.553     5.137    sm/clk_IBUF_BUFG
    SLICE_X41Y57         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57         FDSE (Prop_fdse_C_Q)         0.456     5.593 f  sm/D_states_q_reg[7]/Q
                         net (fo=139, routed)         1.007     6.600    sm/D_states_q_reg[7]_0[2]
    SLICE_X44Y57         LUT3 (Prop_lut3_I0_O)        0.124     6.724 r  sm/ram_reg_i_103/O
                         net (fo=36, routed)          1.058     7.781    sm/ram_reg_i_103_n_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I4_O)        0.124     7.905 r  sm/D_registers_d_reg[5]_i_64/O
                         net (fo=3, routed)           0.791     8.697    sm/D_registers_d_reg[5]_i_64_n_0
    SLICE_X40Y60         LUT6 (Prop_lut6_I4_O)        0.124     8.821 r  sm/ram_reg_i_67/O
                         net (fo=46, routed)          2.311    11.132    L_reg/M_sm_ra1[1]
    SLICE_X38Y60         LUT6 (Prop_lut6_I3_O)        0.124    11.256 f  L_reg/L_3fc85710_remainder0__0_carry_i_24/O
                         net (fo=1, routed)           0.955    12.211    L_reg/L_3fc85710_remainder0__0_carry_i_24_n_0
    SLICE_X37Y60         LUT5 (Prop_lut5_I2_O)        0.124    12.335 r  L_reg/L_3fc85710_remainder0__0_carry_i_21/O
                         net (fo=2, routed)           1.004    13.339    L_reg/L_3fc85710_remainder0__0_carry_i_21_n_0
    SLICE_X40Y65         LUT2 (Prop_lut2_I0_O)        0.124    13.463 r  L_reg/L_3fc85710_remainder0__0_carry_i_22/O
                         net (fo=2, routed)           0.679    14.142    L_reg/L_3fc85710_remainder0__0_carry_i_22_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I5_O)        0.124    14.266 f  L_reg/L_3fc85710_remainder0__0_carry__1_i_9/O
                         net (fo=2, routed)           0.822    15.088    L_reg/L_3fc85710_remainder0__0_carry__1_i_9_n_0
    SLICE_X40Y66         LUT3 (Prop_lut3_I2_O)        0.152    15.240 f  L_reg/L_3fc85710_remainder0__0_carry__1_i_7/O
                         net (fo=6, routed)           1.002    16.242    L_reg/L_3fc85710_remainder0__0_carry__1_i_7_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I0_O)        0.332    16.574 r  L_reg/L_3fc85710_remainder0__0_carry_i_10/O
                         net (fo=6, routed)           0.754    17.328    sm/L_3fc85710_remainder0__0_carry
    SLICE_X41Y65         LUT4 (Prop_lut4_I1_O)        0.124    17.452 r  sm/L_3fc85710_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    17.452    timerseg_driver/decimal_renderer/S[1]
    SLICE_X41Y65         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.032 f  timerseg_driver/decimal_renderer/L_3fc85710_remainder0__0_carry/O[2]
                         net (fo=1, routed)           0.837    18.869    L_reg/L_3fc85710_remainder0[2]
    SLICE_X42Y66         LUT6 (Prop_lut6_I0_O)        0.302    19.171 r  L_reg/i__carry_i_15__0/O
                         net (fo=10, routed)          0.812    19.983    L_reg/i__carry_i_15__0_n_0
    SLICE_X44Y68         LUT2 (Prop_lut2_I0_O)        0.124    20.107 r  L_reg/i__carry__0_i_9__0/O
                         net (fo=15, routed)          1.438    21.545    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X45Y70         LUT3 (Prop_lut3_I2_O)        0.124    21.669 f  L_reg/i__carry__0_i_21__0/O
                         net (fo=6, routed)           0.974    22.642    L_reg/i__carry__0_i_21__0_n_0
    SLICE_X46Y69         LUT4 (Prop_lut4_I1_O)        0.124    22.766 f  L_reg/i__carry_i_24__0/O
                         net (fo=1, routed)           0.817    23.584    L_reg/i__carry_i_24__0_n_0
    SLICE_X45Y69         LUT6 (Prop_lut6_I1_O)        0.124    23.708 f  L_reg/i__carry_i_14__0/O
                         net (fo=4, routed)           0.632    24.340    L_reg/i__carry_i_14__0_n_0
    SLICE_X45Y70         LUT6 (Prop_lut6_I5_O)        0.124    24.464 r  L_reg/i__carry_i_16__1/O
                         net (fo=3, routed)           1.093    25.557    L_reg/i__carry_i_16__1_n_0
    SLICE_X43Y69         LUT5 (Prop_lut5_I4_O)        0.124    25.681 r  L_reg/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000    25.681    timerseg_driver/decimal_renderer/i__carry_i_13_0[3]
    SLICE_X43Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.082 r  timerseg_driver/decimal_renderer/L_3fc85710_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.082    timerseg_driver/decimal_renderer/L_3fc85710_remainder0_inferred__0/i__carry_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.196 r  timerseg_driver/decimal_renderer/L_3fc85710_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.196    timerseg_driver/decimal_renderer/L_3fc85710_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.418 f  timerseg_driver/decimal_renderer/L_3fc85710_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=5, routed)           0.978    27.396    L_reg/L_3fc85710_remainder0_inferred__1/i__carry__2[0]
    SLICE_X44Y72         LUT6 (Prop_lut6_I0_O)        0.299    27.695 f  L_reg/i__carry__1_i_2/O
                         net (fo=2, routed)           1.176    28.871    L_reg/i__carry__0_i_11__0_0[2]
    SLICE_X42Y72         LUT6 (Prop_lut6_I5_O)        0.124    28.995 r  L_reg/i__carry_i_35/O
                         net (fo=6, routed)           0.948    29.943    L_reg/i__carry_i_35_n_0
    SLICE_X41Y70         LUT6 (Prop_lut6_I5_O)        0.124    30.067 f  L_reg/i__carry_i_40/O
                         net (fo=1, routed)           0.291    30.358    L_reg/i__carry_i_40_n_0
    SLICE_X41Y71         LUT6 (Prop_lut6_I4_O)        0.124    30.482 r  L_reg/i__carry_i_18/O
                         net (fo=3, routed)           1.344    31.826    L_reg/i__carry_i_18_n_0
    SLICE_X41Y64         LUT2 (Prop_lut2_I0_O)        0.124    31.950 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.715    32.665    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_20[0]
    SLICE_X40Y70         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    33.172 r  timerseg_driver/decimal_renderer/L_3fc85710_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    33.172    timerseg_driver/decimal_renderer/L_3fc85710_remainder0_inferred__1/i__carry_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    33.411 r  timerseg_driver/decimal_renderer/L_3fc85710_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.968    34.379    timerseg_driver/decimal_renderer/L_3fc85710_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X39Y72         LUT4 (Prop_lut4_I0_O)        0.302    34.681 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_33/O
                         net (fo=1, routed)           0.667    35.348    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_33_n_0
    SLICE_X39Y72         LUT5 (Prop_lut5_I4_O)        0.124    35.472 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=4, routed)           1.010    36.482    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X38Y70         LUT6 (Prop_lut6_I5_O)        0.124    36.606 f  L_reg/timerseg_OBUF[10]_inst_i_26/O
                         net (fo=1, routed)           0.658    37.264    L_reg/timerseg_OBUF[10]_inst_i_26_n_0
    SLICE_X38Y69         LUT6 (Prop_lut6_I1_O)        0.124    37.388 r  L_reg/timerseg_OBUF[10]_inst_i_6/O
                         net (fo=7, routed)           0.681    38.069    L_reg/timerseg_OBUF[10]_inst_i_6_n_0
    SLICE_X39Y69         LUT6 (Prop_lut6_I4_O)        0.124    38.193 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.687    40.879    timerseg_OBUF[9]
    G5                   OBUF (Prop_obuf_I_O)         3.523    44.402 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    44.402    timerseg[9]
    G5                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.191ns  (logic 10.151ns (25.901%)  route 29.040ns (74.099%))
  Logic Levels:           34  (CARRY4=6 LUT2=3 LUT3=3 LUT4=3 LUT5=3 LUT6=15 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.553     5.137    sm/clk_IBUF_BUFG
    SLICE_X41Y57         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57         FDSE (Prop_fdse_C_Q)         0.456     5.593 f  sm/D_states_q_reg[7]/Q
                         net (fo=139, routed)         1.007     6.600    sm/D_states_q_reg[7]_0[2]
    SLICE_X44Y57         LUT3 (Prop_lut3_I0_O)        0.124     6.724 r  sm/ram_reg_i_103/O
                         net (fo=36, routed)          1.058     7.781    sm/ram_reg_i_103_n_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I4_O)        0.124     7.905 r  sm/D_registers_d_reg[5]_i_64/O
                         net (fo=3, routed)           0.791     8.697    sm/D_registers_d_reg[5]_i_64_n_0
    SLICE_X40Y60         LUT6 (Prop_lut6_I4_O)        0.124     8.821 r  sm/ram_reg_i_67/O
                         net (fo=46, routed)          2.311    11.132    L_reg/M_sm_ra1[1]
    SLICE_X38Y60         LUT6 (Prop_lut6_I3_O)        0.124    11.256 f  L_reg/L_3fc85710_remainder0__0_carry_i_24/O
                         net (fo=1, routed)           0.955    12.211    L_reg/L_3fc85710_remainder0__0_carry_i_24_n_0
    SLICE_X37Y60         LUT5 (Prop_lut5_I2_O)        0.124    12.335 r  L_reg/L_3fc85710_remainder0__0_carry_i_21/O
                         net (fo=2, routed)           1.004    13.339    L_reg/L_3fc85710_remainder0__0_carry_i_21_n_0
    SLICE_X40Y65         LUT2 (Prop_lut2_I0_O)        0.124    13.463 r  L_reg/L_3fc85710_remainder0__0_carry_i_22/O
                         net (fo=2, routed)           0.679    14.142    L_reg/L_3fc85710_remainder0__0_carry_i_22_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I5_O)        0.124    14.266 f  L_reg/L_3fc85710_remainder0__0_carry__1_i_9/O
                         net (fo=2, routed)           0.822    15.088    L_reg/L_3fc85710_remainder0__0_carry__1_i_9_n_0
    SLICE_X40Y66         LUT3 (Prop_lut3_I2_O)        0.152    15.240 f  L_reg/L_3fc85710_remainder0__0_carry__1_i_7/O
                         net (fo=6, routed)           1.002    16.242    L_reg/L_3fc85710_remainder0__0_carry__1_i_7_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I0_O)        0.332    16.574 r  L_reg/L_3fc85710_remainder0__0_carry_i_10/O
                         net (fo=6, routed)           0.754    17.328    sm/L_3fc85710_remainder0__0_carry
    SLICE_X41Y65         LUT4 (Prop_lut4_I1_O)        0.124    17.452 r  sm/L_3fc85710_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    17.452    timerseg_driver/decimal_renderer/S[1]
    SLICE_X41Y65         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.032 f  timerseg_driver/decimal_renderer/L_3fc85710_remainder0__0_carry/O[2]
                         net (fo=1, routed)           0.837    18.869    L_reg/L_3fc85710_remainder0[2]
    SLICE_X42Y66         LUT6 (Prop_lut6_I0_O)        0.302    19.171 r  L_reg/i__carry_i_15__0/O
                         net (fo=10, routed)          0.812    19.983    L_reg/i__carry_i_15__0_n_0
    SLICE_X44Y68         LUT2 (Prop_lut2_I0_O)        0.124    20.107 r  L_reg/i__carry__0_i_9__0/O
                         net (fo=15, routed)          1.438    21.545    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X45Y70         LUT3 (Prop_lut3_I2_O)        0.124    21.669 f  L_reg/i__carry__0_i_21__0/O
                         net (fo=6, routed)           0.974    22.642    L_reg/i__carry__0_i_21__0_n_0
    SLICE_X46Y69         LUT4 (Prop_lut4_I1_O)        0.124    22.766 f  L_reg/i__carry_i_24__0/O
                         net (fo=1, routed)           0.817    23.584    L_reg/i__carry_i_24__0_n_0
    SLICE_X45Y69         LUT6 (Prop_lut6_I1_O)        0.124    23.708 f  L_reg/i__carry_i_14__0/O
                         net (fo=4, routed)           0.632    24.340    L_reg/i__carry_i_14__0_n_0
    SLICE_X45Y70         LUT6 (Prop_lut6_I5_O)        0.124    24.464 r  L_reg/i__carry_i_16__1/O
                         net (fo=3, routed)           1.093    25.557    L_reg/i__carry_i_16__1_n_0
    SLICE_X43Y69         LUT5 (Prop_lut5_I4_O)        0.124    25.681 r  L_reg/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000    25.681    timerseg_driver/decimal_renderer/i__carry_i_13_0[3]
    SLICE_X43Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.082 r  timerseg_driver/decimal_renderer/L_3fc85710_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.082    timerseg_driver/decimal_renderer/L_3fc85710_remainder0_inferred__0/i__carry_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.196 r  timerseg_driver/decimal_renderer/L_3fc85710_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.196    timerseg_driver/decimal_renderer/L_3fc85710_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.418 f  timerseg_driver/decimal_renderer/L_3fc85710_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=5, routed)           0.978    27.396    L_reg/L_3fc85710_remainder0_inferred__1/i__carry__2[0]
    SLICE_X44Y72         LUT6 (Prop_lut6_I0_O)        0.299    27.695 f  L_reg/i__carry__1_i_2/O
                         net (fo=2, routed)           1.176    28.871    L_reg/i__carry__0_i_11__0_0[2]
    SLICE_X42Y72         LUT6 (Prop_lut6_I5_O)        0.124    28.995 r  L_reg/i__carry_i_35/O
                         net (fo=6, routed)           0.948    29.943    L_reg/i__carry_i_35_n_0
    SLICE_X41Y70         LUT6 (Prop_lut6_I5_O)        0.124    30.067 f  L_reg/i__carry_i_40/O
                         net (fo=1, routed)           0.291    30.358    L_reg/i__carry_i_40_n_0
    SLICE_X41Y71         LUT6 (Prop_lut6_I4_O)        0.124    30.482 r  L_reg/i__carry_i_18/O
                         net (fo=3, routed)           1.344    31.826    L_reg/i__carry_i_18_n_0
    SLICE_X41Y64         LUT2 (Prop_lut2_I0_O)        0.124    31.950 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.715    32.665    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_20[0]
    SLICE_X40Y70         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    33.172 r  timerseg_driver/decimal_renderer/L_3fc85710_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    33.172    timerseg_driver/decimal_renderer/L_3fc85710_remainder0_inferred__1/i__carry_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    33.411 r  timerseg_driver/decimal_renderer/L_3fc85710_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.968    34.379    timerseg_driver/decimal_renderer/L_3fc85710_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X39Y72         LUT4 (Prop_lut4_I0_O)        0.302    34.681 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_33/O
                         net (fo=1, routed)           0.667    35.348    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_33_n_0
    SLICE_X39Y72         LUT5 (Prop_lut5_I4_O)        0.124    35.472 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=4, routed)           1.010    36.482    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X38Y70         LUT6 (Prop_lut6_I5_O)        0.124    36.606 f  L_reg/timerseg_OBUF[10]_inst_i_26/O
                         net (fo=1, routed)           0.658    37.264    L_reg/timerseg_OBUF[10]_inst_i_26_n_0
    SLICE_X38Y69         LUT6 (Prop_lut6_I1_O)        0.124    37.388 r  L_reg/timerseg_OBUF[10]_inst_i_6/O
                         net (fo=7, routed)           0.754    38.142    L_reg/timerseg_OBUF[10]_inst_i_6_n_0
    SLICE_X39Y69         LUT6 (Prop_lut6_I4_O)        0.124    38.266 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.545    40.811    timerseg_OBUF[3]
    G4                   OBUF (Prop_obuf_I_O)         3.517    44.328 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    44.328    timerseg[3]
    G4                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.326ns  (logic 11.464ns (32.453%)  route 23.862ns (67.547%))
  Logic Levels:           32  (CARRY4=7 LUT2=5 LUT3=2 LUT4=4 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.546     5.130    L_reg/clk_IBUF_BUFG
    SLICE_X43Y66         FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDRE (Prop_fdre_C_Q)         0.456     5.586 f  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=16, routed)          2.160     7.746    L_reg/D_registers_q_reg[2][9]_0[6]
    SLICE_X37Y50         LUT3 (Prop_lut3_I1_O)        0.150     7.896 r  L_reg/L_3fc85710_remainder0__0_carry__1_i_10/O
                         net (fo=4, routed)           0.994     8.890    L_reg/L_3fc85710_remainder0__0_carry__1_i_10_n_0
    SLICE_X40Y51         LUT5 (Prop_lut5_I4_O)        0.326     9.216 f  L_reg/L_3fc85710_remainder0__0_carry__1_i_7__0/O
                         net (fo=7, routed)           1.216    10.432    L_reg/L_3fc85710_remainder0__0_carry__1_i_7__0_n_0
    SLICE_X38Y49         LUT4 (Prop_lut4_I2_O)        0.148    10.580 r  L_reg/L_3fc85710_remainder0__0_carry_i_17__0/O
                         net (fo=2, routed)           0.813    11.392    L_reg/L_3fc85710_remainder0__0_carry_i_17__0_n_0
    SLICE_X37Y49         LUT2 (Prop_lut2_I0_O)        0.328    11.720 r  L_reg/L_3fc85710_remainder0__0_carry_i_10__0/O
                         net (fo=6, routed)           0.820    12.540    L_reg/L_3fc85710_remainder0__0_carry_i_10__0_n_0
    SLICE_X39Y49         LUT4 (Prop_lut4_I0_O)        0.124    12.664 r  L_reg/L_3fc85710_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.664    aseg_driver/decimal_renderer/i__carry_i_6__1_0[1]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.214 r  aseg_driver/decimal_renderer/L_3fc85710_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.001    13.215    aseg_driver/decimal_renderer/L_3fc85710_remainder0__0_carry_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.454 f  aseg_driver/decimal_renderer/L_3fc85710_remainder0__0_carry__0/O[2]
                         net (fo=6, routed)           1.161    14.615    L_reg/L_3fc85710_remainder0_1[6]
    SLICE_X34Y50         LUT3 (Prop_lut3_I2_O)        0.302    14.917 f  L_reg/i__carry__0_i_21/O
                         net (fo=5, routed)           0.583    15.500    L_reg/i__carry__0_i_21_n_0
    SLICE_X31Y51         LUT6 (Prop_lut6_I5_O)        0.124    15.624 r  L_reg/i__carry_i_21__1/O
                         net (fo=4, routed)           1.008    16.632    L_reg/i__carry_i_21__1_n_0
    SLICE_X33Y51         LUT6 (Prop_lut6_I2_O)        0.124    16.756 f  L_reg/i__carry__0_i_17__0/O
                         net (fo=2, routed)           0.802    17.559    L_reg/i__carry__0_i_17__0_n_0
    SLICE_X35Y51         LUT2 (Prop_lut2_I1_O)        0.150    17.709 r  L_reg/i__carry_i_17__1/O
                         net (fo=4, routed)           0.850    18.559    L_reg/i__carry_i_17__1_n_0
    SLICE_X35Y52         LUT6 (Prop_lut6_I0_O)        0.332    18.891 r  L_reg/i__carry__0_i_10__2/O
                         net (fo=2, routed)           0.676    19.566    L_reg/i__carry__0_i_10__2_n_0
    SLICE_X35Y52         LUT4 (Prop_lut4_I3_O)        0.124    19.690 r  L_reg/i__carry__0_i_2__1/O
                         net (fo=2, routed)           0.666    20.357    L_reg/D_registers_q_reg[2][8]_0[2]
    SLICE_X34Y52         LUT5 (Prop_lut5_I0_O)        0.124    20.481 r  L_reg/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000    20.481    aseg_driver/decimal_renderer/i__carry__0_i_11__2_0[2]
    SLICE_X34Y52         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.861 r  aseg_driver/decimal_renderer/L_3fc85710_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.861    aseg_driver/decimal_renderer/L_3fc85710_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.080 f  aseg_driver/decimal_renderer/L_3fc85710_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           1.167    22.247    L_reg/L_3fc85710_remainder0_inferred__1/i__carry__2_0[0]
    SLICE_X33Y49         LUT5 (Prop_lut5_I0_O)        0.295    22.542 f  L_reg/i__carry_i_26__1/O
                         net (fo=1, routed)           0.263    22.805    L_reg/i__carry_i_26__1_n_0
    SLICE_X33Y49         LUT5 (Prop_lut5_I0_O)        0.124    22.929 f  L_reg/i__carry_i_24__1/O
                         net (fo=6, routed)           0.508    23.437    L_reg/i__carry_i_24__1_n_0
    SLICE_X33Y49         LUT2 (Prop_lut2_I1_O)        0.118    23.555 f  L_reg/i__carry_i_23__1/O
                         net (fo=7, routed)           0.739    24.294    L_reg/i__carry_i_23__1_n_0
    SLICE_X33Y48         LUT2 (Prop_lut2_I0_O)        0.352    24.646 r  L_reg/i__carry_i_14__1/O
                         net (fo=5, routed)           1.074    25.720    L_reg/i__carry_i_14__1_n_0
    SLICE_X33Y47         LUT5 (Prop_lut5_I4_O)        0.354    26.074 r  L_reg/i__carry_i_21__2/O
                         net (fo=2, routed)           0.659    26.733    L_reg/i__carry_i_21__2_n_0
    SLICE_X33Y46         LUT6 (Prop_lut6_I3_O)        0.326    27.059 r  L_reg/i__carry_i_8__2/O
                         net (fo=3, routed)           0.597    27.656    L_reg/i__carry_i_8__2_n_0
    SLICE_X33Y46         LUT2 (Prop_lut2_I0_O)        0.124    27.780 r  L_reg/i__carry_i_1__2/O
                         net (fo=1, routed)           0.333    28.113    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_17[2]
    SLICE_X32Y46         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    28.498 r  aseg_driver/decimal_renderer/L_3fc85710_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.498    aseg_driver/decimal_renderer/L_3fc85710_remainder0_inferred__1/i__carry_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.612 r  aseg_driver/decimal_renderer/L_3fc85710_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.612    aseg_driver/decimal_renderer/L_3fc85710_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.925 f  aseg_driver/decimal_renderer/L_3fc85710_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.866    29.791    aseg_driver/decimal_renderer/L_3fc85710_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X33Y48         LUT6 (Prop_lut6_I5_O)        0.306    30.097 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_20/O
                         net (fo=1, routed)           0.403    30.500    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_20_n_0
    SLICE_X33Y47         LUT5 (Prop_lut5_I0_O)        0.124    30.624 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_8/O
                         net (fo=3, routed)           0.957    31.581    aseg_driver/decimal_renderer/L_3fc85710_remainder0_inferred__1/i__carry__0_0
    SLICE_X33Y46         LUT4 (Prop_lut4_I0_O)        0.152    31.733 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_11/O
                         net (fo=1, routed)           0.946    32.679    aseg_driver/ctr/aseg_OBUF[0]_inst_i_1_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I2_O)        0.326    33.005 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.833    33.838    aseg_driver/ctr/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X35Y45         LUT5 (Prop_lut5_I3_O)        0.154    33.992 r  aseg_driver/ctr/aseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.766    36.759    aseg_OBUF[6]
    L5                   OBUF (Prop_obuf_I_O)         3.697    40.456 r  aseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    40.456    aseg[6]
    L5                                                                r  aseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.258ns  (logic 11.261ns (31.939%)  route 23.997ns (68.061%))
  Logic Levels:           32  (CARRY4=7 LUT2=5 LUT3=2 LUT4=4 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.546     5.130    L_reg/clk_IBUF_BUFG
    SLICE_X43Y66         FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDRE (Prop_fdre_C_Q)         0.456     5.586 f  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=16, routed)          2.160     7.746    L_reg/D_registers_q_reg[2][9]_0[6]
    SLICE_X37Y50         LUT3 (Prop_lut3_I1_O)        0.150     7.896 r  L_reg/L_3fc85710_remainder0__0_carry__1_i_10/O
                         net (fo=4, routed)           0.994     8.890    L_reg/L_3fc85710_remainder0__0_carry__1_i_10_n_0
    SLICE_X40Y51         LUT5 (Prop_lut5_I4_O)        0.326     9.216 f  L_reg/L_3fc85710_remainder0__0_carry__1_i_7__0/O
                         net (fo=7, routed)           1.216    10.432    L_reg/L_3fc85710_remainder0__0_carry__1_i_7__0_n_0
    SLICE_X38Y49         LUT4 (Prop_lut4_I2_O)        0.148    10.580 r  L_reg/L_3fc85710_remainder0__0_carry_i_17__0/O
                         net (fo=2, routed)           0.813    11.392    L_reg/L_3fc85710_remainder0__0_carry_i_17__0_n_0
    SLICE_X37Y49         LUT2 (Prop_lut2_I0_O)        0.328    11.720 r  L_reg/L_3fc85710_remainder0__0_carry_i_10__0/O
                         net (fo=6, routed)           0.820    12.540    L_reg/L_3fc85710_remainder0__0_carry_i_10__0_n_0
    SLICE_X39Y49         LUT4 (Prop_lut4_I0_O)        0.124    12.664 r  L_reg/L_3fc85710_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.664    aseg_driver/decimal_renderer/i__carry_i_6__1_0[1]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.214 r  aseg_driver/decimal_renderer/L_3fc85710_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.001    13.215    aseg_driver/decimal_renderer/L_3fc85710_remainder0__0_carry_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.454 f  aseg_driver/decimal_renderer/L_3fc85710_remainder0__0_carry__0/O[2]
                         net (fo=6, routed)           1.161    14.615    L_reg/L_3fc85710_remainder0_1[6]
    SLICE_X34Y50         LUT3 (Prop_lut3_I2_O)        0.302    14.917 f  L_reg/i__carry__0_i_21/O
                         net (fo=5, routed)           0.583    15.500    L_reg/i__carry__0_i_21_n_0
    SLICE_X31Y51         LUT6 (Prop_lut6_I5_O)        0.124    15.624 r  L_reg/i__carry_i_21__1/O
                         net (fo=4, routed)           1.008    16.632    L_reg/i__carry_i_21__1_n_0
    SLICE_X33Y51         LUT6 (Prop_lut6_I2_O)        0.124    16.756 f  L_reg/i__carry__0_i_17__0/O
                         net (fo=2, routed)           0.802    17.559    L_reg/i__carry__0_i_17__0_n_0
    SLICE_X35Y51         LUT2 (Prop_lut2_I1_O)        0.150    17.709 r  L_reg/i__carry_i_17__1/O
                         net (fo=4, routed)           0.850    18.559    L_reg/i__carry_i_17__1_n_0
    SLICE_X35Y52         LUT6 (Prop_lut6_I0_O)        0.332    18.891 r  L_reg/i__carry__0_i_10__2/O
                         net (fo=2, routed)           0.676    19.566    L_reg/i__carry__0_i_10__2_n_0
    SLICE_X35Y52         LUT4 (Prop_lut4_I3_O)        0.124    19.690 r  L_reg/i__carry__0_i_2__1/O
                         net (fo=2, routed)           0.666    20.357    L_reg/D_registers_q_reg[2][8]_0[2]
    SLICE_X34Y52         LUT5 (Prop_lut5_I0_O)        0.124    20.481 r  L_reg/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000    20.481    aseg_driver/decimal_renderer/i__carry__0_i_11__2_0[2]
    SLICE_X34Y52         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.861 r  aseg_driver/decimal_renderer/L_3fc85710_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.861    aseg_driver/decimal_renderer/L_3fc85710_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.080 f  aseg_driver/decimal_renderer/L_3fc85710_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           1.167    22.247    L_reg/L_3fc85710_remainder0_inferred__1/i__carry__2_0[0]
    SLICE_X33Y49         LUT5 (Prop_lut5_I0_O)        0.295    22.542 f  L_reg/i__carry_i_26__1/O
                         net (fo=1, routed)           0.263    22.805    L_reg/i__carry_i_26__1_n_0
    SLICE_X33Y49         LUT5 (Prop_lut5_I0_O)        0.124    22.929 f  L_reg/i__carry_i_24__1/O
                         net (fo=6, routed)           0.508    23.437    L_reg/i__carry_i_24__1_n_0
    SLICE_X33Y49         LUT2 (Prop_lut2_I1_O)        0.118    23.555 f  L_reg/i__carry_i_23__1/O
                         net (fo=7, routed)           0.739    24.294    L_reg/i__carry_i_23__1_n_0
    SLICE_X33Y48         LUT2 (Prop_lut2_I0_O)        0.352    24.646 r  L_reg/i__carry_i_14__1/O
                         net (fo=5, routed)           1.074    25.720    L_reg/i__carry_i_14__1_n_0
    SLICE_X33Y47         LUT5 (Prop_lut5_I4_O)        0.354    26.074 r  L_reg/i__carry_i_21__2/O
                         net (fo=2, routed)           0.659    26.733    L_reg/i__carry_i_21__2_n_0
    SLICE_X33Y46         LUT6 (Prop_lut6_I3_O)        0.326    27.059 r  L_reg/i__carry_i_8__2/O
                         net (fo=3, routed)           0.597    27.656    L_reg/i__carry_i_8__2_n_0
    SLICE_X33Y46         LUT2 (Prop_lut2_I0_O)        0.124    27.780 r  L_reg/i__carry_i_1__2/O
                         net (fo=1, routed)           0.333    28.113    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_17[2]
    SLICE_X32Y46         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    28.498 r  aseg_driver/decimal_renderer/L_3fc85710_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.498    aseg_driver/decimal_renderer/L_3fc85710_remainder0_inferred__1/i__carry_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.612 r  aseg_driver/decimal_renderer/L_3fc85710_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.612    aseg_driver/decimal_renderer/L_3fc85710_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.925 f  aseg_driver/decimal_renderer/L_3fc85710_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.866    29.791    aseg_driver/decimal_renderer/L_3fc85710_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X33Y48         LUT6 (Prop_lut6_I5_O)        0.306    30.097 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_20/O
                         net (fo=1, routed)           0.403    30.500    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_20_n_0
    SLICE_X33Y47         LUT5 (Prop_lut5_I0_O)        0.124    30.624 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_8/O
                         net (fo=3, routed)           0.957    31.581    aseg_driver/decimal_renderer/L_3fc85710_remainder0_inferred__1/i__carry__0_0
    SLICE_X33Y46         LUT4 (Prop_lut4_I0_O)        0.152    31.733 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_11/O
                         net (fo=1, routed)           0.946    32.679    aseg_driver/ctr/aseg_OBUF[0]_inst_i_1_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I2_O)        0.326    33.005 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.833    33.838    aseg_driver/ctr/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X35Y45         LUT5 (Prop_lut5_I3_O)        0.124    33.962 r  aseg_driver/ctr/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.902    36.864    aseg_OBUF[3]
    P4                   OBUF (Prop_obuf_I_O)         3.524    40.388 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.388    aseg[3]
    P4                                                                r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.214ns  (logic 11.254ns (31.958%)  route 23.960ns (68.042%))
  Logic Levels:           32  (CARRY4=7 LUT2=5 LUT3=3 LUT4=4 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.546     5.130    L_reg/clk_IBUF_BUFG
    SLICE_X43Y66         FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDRE (Prop_fdre_C_Q)         0.456     5.586 f  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=16, routed)          2.160     7.746    L_reg/D_registers_q_reg[2][9]_0[6]
    SLICE_X37Y50         LUT3 (Prop_lut3_I1_O)        0.150     7.896 r  L_reg/L_3fc85710_remainder0__0_carry__1_i_10/O
                         net (fo=4, routed)           0.994     8.890    L_reg/L_3fc85710_remainder0__0_carry__1_i_10_n_0
    SLICE_X40Y51         LUT5 (Prop_lut5_I4_O)        0.326     9.216 f  L_reg/L_3fc85710_remainder0__0_carry__1_i_7__0/O
                         net (fo=7, routed)           1.216    10.432    L_reg/L_3fc85710_remainder0__0_carry__1_i_7__0_n_0
    SLICE_X38Y49         LUT4 (Prop_lut4_I2_O)        0.148    10.580 r  L_reg/L_3fc85710_remainder0__0_carry_i_17__0/O
                         net (fo=2, routed)           0.813    11.392    L_reg/L_3fc85710_remainder0__0_carry_i_17__0_n_0
    SLICE_X37Y49         LUT2 (Prop_lut2_I0_O)        0.328    11.720 r  L_reg/L_3fc85710_remainder0__0_carry_i_10__0/O
                         net (fo=6, routed)           0.820    12.540    L_reg/L_3fc85710_remainder0__0_carry_i_10__0_n_0
    SLICE_X39Y49         LUT4 (Prop_lut4_I0_O)        0.124    12.664 r  L_reg/L_3fc85710_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.664    aseg_driver/decimal_renderer/i__carry_i_6__1_0[1]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.214 r  aseg_driver/decimal_renderer/L_3fc85710_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.001    13.215    aseg_driver/decimal_renderer/L_3fc85710_remainder0__0_carry_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.454 f  aseg_driver/decimal_renderer/L_3fc85710_remainder0__0_carry__0/O[2]
                         net (fo=6, routed)           1.161    14.615    L_reg/L_3fc85710_remainder0_1[6]
    SLICE_X34Y50         LUT3 (Prop_lut3_I2_O)        0.302    14.917 f  L_reg/i__carry__0_i_21/O
                         net (fo=5, routed)           0.583    15.500    L_reg/i__carry__0_i_21_n_0
    SLICE_X31Y51         LUT6 (Prop_lut6_I5_O)        0.124    15.624 r  L_reg/i__carry_i_21__1/O
                         net (fo=4, routed)           1.008    16.632    L_reg/i__carry_i_21__1_n_0
    SLICE_X33Y51         LUT6 (Prop_lut6_I2_O)        0.124    16.756 f  L_reg/i__carry__0_i_17__0/O
                         net (fo=2, routed)           0.802    17.559    L_reg/i__carry__0_i_17__0_n_0
    SLICE_X35Y51         LUT2 (Prop_lut2_I1_O)        0.150    17.709 r  L_reg/i__carry_i_17__1/O
                         net (fo=4, routed)           0.850    18.559    L_reg/i__carry_i_17__1_n_0
    SLICE_X35Y52         LUT6 (Prop_lut6_I0_O)        0.332    18.891 r  L_reg/i__carry__0_i_10__2/O
                         net (fo=2, routed)           0.676    19.566    L_reg/i__carry__0_i_10__2_n_0
    SLICE_X35Y52         LUT4 (Prop_lut4_I3_O)        0.124    19.690 r  L_reg/i__carry__0_i_2__1/O
                         net (fo=2, routed)           0.666    20.357    L_reg/D_registers_q_reg[2][8]_0[2]
    SLICE_X34Y52         LUT5 (Prop_lut5_I0_O)        0.124    20.481 r  L_reg/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000    20.481    aseg_driver/decimal_renderer/i__carry__0_i_11__2_0[2]
    SLICE_X34Y52         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.861 r  aseg_driver/decimal_renderer/L_3fc85710_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.861    aseg_driver/decimal_renderer/L_3fc85710_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.080 f  aseg_driver/decimal_renderer/L_3fc85710_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           1.167    22.247    L_reg/L_3fc85710_remainder0_inferred__1/i__carry__2_0[0]
    SLICE_X33Y49         LUT5 (Prop_lut5_I0_O)        0.295    22.542 f  L_reg/i__carry_i_26__1/O
                         net (fo=1, routed)           0.263    22.805    L_reg/i__carry_i_26__1_n_0
    SLICE_X33Y49         LUT5 (Prop_lut5_I0_O)        0.124    22.929 f  L_reg/i__carry_i_24__1/O
                         net (fo=6, routed)           0.508    23.437    L_reg/i__carry_i_24__1_n_0
    SLICE_X33Y49         LUT2 (Prop_lut2_I1_O)        0.118    23.555 f  L_reg/i__carry_i_23__1/O
                         net (fo=7, routed)           0.739    24.294    L_reg/i__carry_i_23__1_n_0
    SLICE_X33Y48         LUT2 (Prop_lut2_I0_O)        0.352    24.646 r  L_reg/i__carry_i_14__1/O
                         net (fo=5, routed)           1.074    25.720    L_reg/i__carry_i_14__1_n_0
    SLICE_X33Y47         LUT5 (Prop_lut5_I4_O)        0.354    26.074 r  L_reg/i__carry_i_21__2/O
                         net (fo=2, routed)           0.659    26.733    L_reg/i__carry_i_21__2_n_0
    SLICE_X33Y46         LUT6 (Prop_lut6_I3_O)        0.326    27.059 r  L_reg/i__carry_i_8__2/O
                         net (fo=3, routed)           0.597    27.656    L_reg/i__carry_i_8__2_n_0
    SLICE_X33Y46         LUT2 (Prop_lut2_I0_O)        0.124    27.780 r  L_reg/i__carry_i_1__2/O
                         net (fo=1, routed)           0.333    28.113    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_17[2]
    SLICE_X32Y46         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    28.498 r  aseg_driver/decimal_renderer/L_3fc85710_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.498    aseg_driver/decimal_renderer/L_3fc85710_remainder0_inferred__1/i__carry_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.612 r  aseg_driver/decimal_renderer/L_3fc85710_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.612    aseg_driver/decimal_renderer/L_3fc85710_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.925 f  aseg_driver/decimal_renderer/L_3fc85710_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.866    29.791    aseg_driver/decimal_renderer/L_3fc85710_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X33Y48         LUT6 (Prop_lut6_I5_O)        0.306    30.097 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_20/O
                         net (fo=1, routed)           0.403    30.500    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_20_n_0
    SLICE_X33Y47         LUT5 (Prop_lut5_I0_O)        0.124    30.624 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_8/O
                         net (fo=3, routed)           0.957    31.581    aseg_driver/decimal_renderer/L_3fc85710_remainder0_inferred__1/i__carry__0_0
    SLICE_X33Y46         LUT4 (Prop_lut4_I0_O)        0.152    31.733 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_11/O
                         net (fo=1, routed)           0.946    32.679    aseg_driver/ctr/aseg_OBUF[0]_inst_i_1_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I2_O)        0.326    33.005 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.838    33.843    aseg_driver/ctr/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X35Y45         LUT3 (Prop_lut3_I2_O)        0.124    33.967 r  aseg_driver/ctr/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.860    36.827    aseg_OBUF[0]
    P5                   OBUF (Prop_obuf_I_O)         3.517    40.344 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.344    aseg[0]
    P5                                                                r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_buff4_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.711ns  (logic 1.363ns (79.671%)  route 0.348ns (20.329%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  D_buff4_q_reg[2]/Q
                         net (fo=3, routed)           0.348     2.025    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.247 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.247    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.748ns  (logic 1.404ns (80.310%)  route 0.344ns (19.690%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.128     1.664 r  D_buff4_q_reg[3]/Q
                         net (fo=2, routed)           0.344     2.008    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.276     3.284 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.284    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.787ns  (logic 1.414ns (79.126%)  route 0.373ns (20.874%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.593     1.537    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y55         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y55         FDPE (Prop_fdpe_C_Q)         0.128     1.665 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.373     2.038    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.286     3.324 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.324    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.802ns  (logic 1.367ns (75.822%)  route 0.436ns (24.178%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  D_buff4_q_reg[0]/Q
                         net (fo=5, routed)           0.436     2.113    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.338 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.338    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.843ns  (logic 1.409ns (76.429%)  route 0.434ns (23.571%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.128     1.664 r  D_buff4_q_reg[1]/Q
                         net (fo=4, routed)           0.434     2.098    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.281     3.379 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.379    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.925ns  (logic 1.392ns (72.280%)  route 0.534ns (27.720%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.561     1.505    display/clk_IBUF_BUFG
    SLICE_X54Y62         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y62         FDRE (Prop_fdre_C_Q)         0.164     1.669 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.534     2.203    matbot_OBUF[0]
    J4                   OBUF (Prop_obuf_I_O)         1.228     3.430 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.430    matbot[0]
    J4                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.971ns  (logic 1.409ns (71.475%)  route 0.562ns (28.525%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.561     1.505    display/clk_IBUF_BUFG
    SLICE_X54Y62         FDRE                                         r  display/D_rgb_data_1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y62         FDRE (Prop_fdre_C_Q)         0.164     1.669 r  display/D_rgb_data_1_q_reg[2]/Q
                         net (fo=1, routed)           0.562     2.231    matbot_OBUF[2]
    H3                   OBUF (Prop_obuf_I_O)         1.245     3.476 r  matbot_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.476    matbot[2]
    H3                                                                r  matbot[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_2030978835[1].cond_butt_sel_desel/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.996ns  (logic 1.415ns (70.898%)  route 0.581ns (29.102%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.593     1.537    forLoop_idx_0_2030978835[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X62Y55         FDRE                                         r  forLoop_idx_0_2030978835[1].cond_butt_sel_desel/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y55         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  forLoop_idx_0_2030978835[1].cond_butt_sel_desel/D_ctr_q_reg[0]/Q
                         net (fo=2, routed)           0.227     1.905    forLoop_idx_0_2030978835[1].cond_butt_sel_desel/D_ctr_q_reg[0]
    SLICE_X63Y56         LUT6 (Prop_lut6_I2_O)        0.045     1.950 r  forLoop_idx_0_2030978835[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=6, routed)           0.354     2.304    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.533 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.533    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.030ns  (logic 1.383ns (68.149%)  route 0.646ns (31.851%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.560     1.504    display/clk_IBUF_BUFG
    SLICE_X48Y63         FDRE                                         r  display/D_rgb_data_1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y63         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  display/D_rgb_data_1_q_reg[1]/Q
                         net (fo=1, routed)           0.646     2.291    matbot_OBUF[1]
    J3                   OBUF (Prop_obuf_I_O)         1.242     3.533 r  matbot_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.533    matbot[1]
    J3                                                                r  matbot[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cond_butt_next_play/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.016ns  (logic 1.439ns (71.365%)  route 0.577ns (28.635%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.593     1.537    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X64Y53         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y53         FDRE (Prop_fdre_C_Q)         0.164     1.701 r  cond_butt_next_play/D_ctr_q_reg[0]/Q
                         net (fo=2, routed)           0.223     1.924    cond_butt_next_play/D_ctr_q_reg[0]
    SLICE_X65Y54         LUT6 (Prop_lut6_I2_O)        0.045     1.969 r  cond_butt_next_play/io_led_OBUF[6]_inst_i_1/O
                         net (fo=4, routed)           0.354     2.323    io_led_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.230     3.553 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.553    io_led[6]
    L3                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.417ns  (logic 1.628ns (36.855%)  route 2.789ns (63.145%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.890     3.394    reset_cond/butt_reset_IBUF
    SLICE_X65Y62         LUT1 (Prop_lut1_I0_O)        0.124     3.518 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.899     4.417    reset_cond/M_reset_cond_in
    SLICE_X65Y55         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.509     4.913    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y55         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.417ns  (logic 1.628ns (36.855%)  route 2.789ns (63.145%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.890     3.394    reset_cond/butt_reset_IBUF
    SLICE_X65Y62         LUT1 (Prop_lut1_I0_O)        0.124     3.518 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.899     4.417    reset_cond/M_reset_cond_in
    SLICE_X65Y55         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.509     4.913    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y55         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.417ns  (logic 1.628ns (36.855%)  route 2.789ns (63.145%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.890     3.394    reset_cond/butt_reset_IBUF
    SLICE_X65Y62         LUT1 (Prop_lut1_I0_O)        0.124     3.518 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.899     4.417    reset_cond/M_reset_cond_in
    SLICE_X65Y55         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.509     4.913    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y55         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.417ns  (logic 1.628ns (36.855%)  route 2.789ns (63.145%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.890     3.394    reset_cond/butt_reset_IBUF
    SLICE_X65Y62         LUT1 (Prop_lut1_I0_O)        0.124     3.518 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.899     4.417    reset_cond/M_reset_cond_in
    SLICE_X65Y55         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.509     4.913    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y55         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.417ns  (logic 1.628ns (36.855%)  route 2.789ns (63.145%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.890     3.394    reset_cond/butt_reset_IBUF
    SLICE_X65Y62         LUT1 (Prop_lut1_I0_O)        0.124     3.518 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.899     4.417    reset_cond/M_reset_cond_in
    SLICE_X65Y55         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.509     4.913    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y55         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_546415067[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.362ns  (logic 1.625ns (37.249%)  route 2.737ns (62.751%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.737     4.238    forLoop_idx_0_546415067[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X62Y51         LUT1 (Prop_lut1_I0_O)        0.124     4.362 r  forLoop_idx_0_546415067[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     4.362    forLoop_idx_0_546415067[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X62Y51         FDRE                                         r  forLoop_idx_0_546415067[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.510     4.914    forLoop_idx_0_546415067[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X62Y51         FDRE                                         r  forLoop_idx_0_546415067[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_546415067[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.073ns  (logic 1.615ns (39.648%)  route 2.458ns (60.352%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         1.491     1.491 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           2.458     3.949    forLoop_idx_0_546415067[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X63Y59         LUT1 (Prop_lut1_I0_O)        0.124     4.073 r  forLoop_idx_0_546415067[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     4.073    forLoop_idx_0_546415067[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X63Y59         FDRE                                         r  forLoop_idx_0_546415067[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.507     4.911    forLoop_idx_0_546415067[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X63Y59         FDRE                                         r  forLoop_idx_0_546415067[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_546415067[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.892ns  (logic 1.619ns (41.587%)  route 2.274ns (58.413%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.901ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           2.274     3.768    forLoop_idx_0_546415067[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X58Y69         LUT1 (Prop_lut1_I0_O)        0.124     3.892 r  forLoop_idx_0_546415067[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     3.892    forLoop_idx_0_546415067[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X58Y69         FDRE                                         r  forLoop_idx_0_546415067[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.497     4.901    forLoop_idx_0_546415067[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y69         FDRE                                         r  forLoop_idx_0_546415067[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_546415067[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.470ns  (logic 1.617ns (46.615%)  route 1.852ns (53.385%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.901ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.852     3.346    forLoop_idx_0_546415067[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X58Y69         LUT1 (Prop_lut1_I0_O)        0.124     3.470 r  forLoop_idx_0_546415067[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     3.470    forLoop_idx_0_546415067[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X58Y69         FDRE                                         r  forLoop_idx_0_546415067[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.497     4.901    forLoop_idx_0_546415067[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y69         FDRE                                         r  forLoop_idx_0_546415067[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.448ns  (logic 1.622ns (47.051%)  route 1.826ns (52.949%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         1.498     1.498 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.826     3.324    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X60Y56         LUT1 (Prop_lut1_I0_O)        0.124     3.448 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     3.448    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X60Y56         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         1.508     4.912    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X60Y56         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_2030978835[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.854ns  (logic 0.307ns (35.959%)  route 0.547ns (64.041%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.547     0.809    forLoop_idx_0_2030978835[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X63Y59         LUT1 (Prop_lut1_I0_O)        0.045     0.854 r  forLoop_idx_0_2030978835[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.854    forLoop_idx_0_2030978835[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X63Y59         FDRE                                         r  forLoop_idx_0_2030978835[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.862     2.052    forLoop_idx_0_2030978835[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X63Y59         FDRE                                         r  forLoop_idx_0_2030978835[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_2030978835[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.009ns  (logic 0.300ns (29.700%)  route 0.709ns (70.300%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.709     0.964    forLoop_idx_0_2030978835[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X62Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.009 r  forLoop_idx_0_2030978835[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.009    forLoop_idx_0_2030978835[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X62Y52         FDRE                                         r  forLoop_idx_0_2030978835[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.864     2.054    forLoop_idx_0_2030978835[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X62Y52         FDRE                                         r  forLoop_idx_0_2030978835[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.048ns  (logic 0.311ns (29.689%)  route 0.737ns (70.311%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         0.266     0.266 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.737     1.003    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X60Y56         LUT1 (Prop_lut1_I0_O)        0.045     1.048 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.048    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X60Y56         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.861     2.051    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X60Y56         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_546415067[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.069ns  (logic 0.306ns (28.623%)  route 0.763ns (71.377%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           0.763     1.024    forLoop_idx_0_546415067[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X58Y69         LUT1 (Prop_lut1_I0_O)        0.045     1.069 r  forLoop_idx_0_546415067[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.069    forLoop_idx_0_546415067[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X58Y69         FDRE                                         r  forLoop_idx_0_546415067[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.851     2.041    forLoop_idx_0_546415067[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y69         FDRE                                         r  forLoop_idx_0_546415067[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_546415067[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.234ns  (logic 0.307ns (24.910%)  route 0.927ns (75.090%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           0.927     1.189    forLoop_idx_0_546415067[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X58Y69         LUT1 (Prop_lut1_I0_O)        0.045     1.234 r  forLoop_idx_0_546415067[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.234    forLoop_idx_0_546415067[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X58Y69         FDRE                                         r  forLoop_idx_0_546415067[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.851     2.041    forLoop_idx_0_546415067[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y69         FDRE                                         r  forLoop_idx_0_546415067[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_546415067[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.290ns  (logic 0.304ns (23.542%)  route 0.986ns (76.458%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           0.986     1.245    forLoop_idx_0_546415067[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X63Y59         LUT1 (Prop_lut1_I0_O)        0.045     1.290 r  forLoop_idx_0_546415067[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.290    forLoop_idx_0_546415067[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X63Y59         FDRE                                         r  forLoop_idx_0_546415067[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.862     2.052    forLoop_idx_0_546415067[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X63Y59         FDRE                                         r  forLoop_idx_0_546415067[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.413ns  (logic 0.316ns (22.387%)  route 1.097ns (77.613%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.760     1.032    reset_cond/butt_reset_IBUF
    SLICE_X65Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.077 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.337     1.413    reset_cond/M_reset_cond_in
    SLICE_X65Y55         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.863     2.053    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y55         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.413ns  (logic 0.316ns (22.387%)  route 1.097ns (77.613%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.760     1.032    reset_cond/butt_reset_IBUF
    SLICE_X65Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.077 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.337     1.413    reset_cond/M_reset_cond_in
    SLICE_X65Y55         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.863     2.053    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y55         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.413ns  (logic 0.316ns (22.387%)  route 1.097ns (77.613%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.760     1.032    reset_cond/butt_reset_IBUF
    SLICE_X65Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.077 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.337     1.413    reset_cond/M_reset_cond_in
    SLICE_X65Y55         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.863     2.053    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y55         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.413ns  (logic 0.316ns (22.387%)  route 1.097ns (77.613%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.760     1.032    reset_cond/butt_reset_IBUF
    SLICE_X65Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.077 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.337     1.413    reset_cond/M_reset_cond_in
    SLICE_X65Y55         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=441, routed)         0.863     2.053    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y55         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C





