{"vcs1":{"timestamp_begin":1684245667.723350129, "rt":1.48, "ut":0.47, "st":0.24}}
{"vcselab":{"timestamp_begin":1684245669.297791644, "rt":1.36, "ut":0.48, "st":0.19}}
{"link":{"timestamp_begin":1684245670.733243376, "rt":0.49, "ut":0.24, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684245667.049814353}
{"VCS_COMP_START_TIME": 1684245667.049814353}
{"VCS_COMP_END_TIME": 1684245672.813393731}
{"VCS_USER_OPTIONS": "testbench.v test_syn.v -v /home/m110/m110061576/process/CBDK_TSMC90GUTM_Arm_f1.0/orig_lib/aci/sc-x/verilog/tsmc090.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330592}}
{"stitch_vcselab": {"peak_mem": 220732}}
