#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Mar 30 18:55:38 2022
# Process ID: 12556
# Current directory: X:/SAP/final
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2464 X:\SAP\final\final.xpr
# Log file: X:/SAP/final/vivado.log
# Journal file: X:/SAP/final\vivado.jou
#-----------------------------------------------------------
start_gui
open_project X:/SAP/final/final.xpr
update_compile_order -fileset sources_1
create_bd_design "tlacitko"
update_compile_order -fileset sources_1
set_property  ip_repo_paths  X:/SAP/lib_SAP_2022_02_02 [current_project]
update_ip_catalog
create_bd_port -dir I -type ce clk
create_bd_port -dir I a
set_property location {-10 -18} [get_bd_ports a]
create_bd_port -dir O b
set_property location {60 -33} [get_bd_ports b]
startgroup
create_bd_cell -type ip -vlnv FIT:user:debounce:1.0 debounce_0
endgroup
connect_bd_net [get_bd_ports clk] [get_bd_pins debounce_0/clk]
connect_bd_net [get_bd_ports a] [get_bd_pins debounce_0/tl_in]
connect_bd_net [get_bd_ports b] [get_bd_pins debounce_0/tl_out]
save_bd_design
delete_bd_objs [get_bd_nets debounce_0_tl_out]
startgroup
create_bd_cell -type ip -vlnv FIT:user:dff:1.0 dff_0
endgroup
connect_bd_net [get_bd_ports b] [get_bd_pins dff_0/q]
delete_bd_objs [get_bd_nets dff_0_q]
connect_bd_net [get_bd_pins debounce_0/tl_out] [get_bd_pins dff_0/d]
connect_bd_net [get_bd_ports b] [get_bd_pins debounce_0/tl_out]
delete_bd_objs [get_bd_nets debounce_0_tl_out]
connect_bd_net [get_bd_ports a] [get_bd_pins dff_0/d]
connect_bd_net [get_bd_ports clk] [get_bd_pins dff_0/clk]
set_property location {372 -20} [get_bd_ports b]
startgroup
create_bd_cell -type ip -vlnv FIT:user:and:1.0 and_0
endgroup
startgroup
create_bd_cell -type ip -vlnv FIT:user:inv:1.0 inv_0
endgroup
connect_bd_net [get_bd_pins debounce_0/tl_out] [get_bd_pins inv_0/I]
connect_bd_net [get_bd_pins inv_0/O] [get_bd_pins and_0/I0]
connect_bd_net [get_bd_pins dff_0/q] [get_bd_pins and_0/I1]
save_bd_design
set_property location {2.5 720 -68} [get_bd_cells and_0]
delete_bd_objs [get_bd_nets inv_0_O]
delete_bd_objs [get_bd_nets debounce_0_tl_out]
delete_bd_objs [get_bd_nets dff_0_q]
connect_bd_net [get_bd_pins dff_0/q] [get_bd_pins inv_0/I]
set_property location {2 371 16} [get_bd_cells inv_0]
connect_bd_net [get_bd_pins inv_0/O] [get_bd_pins and_0/I1]
connect_bd_net [get_bd_pins debounce_0/tl_out] [get_bd_pins and_0/I0]
save_bd_design
startgroup
create_bd_cell -type ip -vlnv FIT:user:gnd:1.0 gnd_0
endgroup
set_property location {0.5 46 123} [get_bd_cells gnd_0]
connect_bd_net [get_bd_pins gnd_0/O] [get_bd_pins dff_0/reset]
save_bd_design
connect_bd_net [get_bd_ports b] [get_bd_pins and_0/O]
save_bd_design
create_bd_design "dekoder"
update_compile_order -fileset sources_1
open_bd_design {X:/SAP/final/final.srcs/sources_1/bd/tlacitko/tlacitko.bd}
current_bd_design [get_bd_designs dekoder]
create_bd_port -dir I a
copy_bd_objs /  [get_bd_ports {a}]
copy_bd_objs /  [get_bd_ports {a1}]
set_property name b [get_bd_ports a1]
set_property name c [get_bd_ports a2]
create_bd_port -dir I -type rst reset
set_property CONFIG.POLARITY ACTIVE_HIGH [get_bd_ports reset]
create_bd_port -dir O error
create_bd_port -dir I x0
delete_bd_objs [get_bd_ports x0]
create_bd_port -dir O x0
create_bd_port -dir O x1
delete_bd_objs [get_bd_ports error] [get_bd_ports reset] [get_bd_ports x1] [get_bd_ports c] [get_bd_ports x0] [get_bd_ports b] [get_bd_ports a]
export_ip_user_files -of_objects  [get_files X:/SAP/final/final.srcs/sources_1/bd/dekoder/dekoder.bd] -no_script -reset -force -quiet
remove_files  X:/SAP/final/final.srcs/sources_1/bd/dekoder/dekoder.bd
file delete -force X:/SAP/final/final.srcs/sources_1/bd/dekoder
import_files -norecurse {X:/SAP/decoder_mix.vhd X:/SAP/l4_next_state_logic.vhd X:/SAP/l2_algebra_4x2.vhd X:/SAP/l4_output_logic.vhd}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files X:/SAP/final/final.srcs/sources_1/imports/SAP/l2_algebra_4x2.vhd] -no_script -reset -force -quiet
remove_files  X:/SAP/final/final.srcs/sources_1/imports/SAP/l2_algebra_4x2.vhd
file delete -force X:/SAP/final/final.srcs/sources_1/imports/SAP/l2_algebra_4x2.vhd
import_files -norecurse X:/SAP/dekoder.vhd
update_compile_order -fileset sources_1
open_bd_design {X:/SAP/final/final.srcs/sources_1/bd/tlacitko/tlacitko.bd}
source X:/SAP/lib_SAP_2022_02_02/gen_bd_vhdl.tcl
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
open_bd_design {X:/SAP/final/final.srcs/sources_1/bd/tlacitko/tlacitko.bd}
create_bd_design "code_lock"
update_compile_order -fileset sources_1
create_bd_cell -type module -reference next_state_logic next_state_logic_0
create_bd_cell -type module -reference dekoder dekoder_0
current_bd_design [get_bd_designs tlacitko]
save_bd_design
close_bd_design [get_bd_designs tlacitko]
create_bd_cell -type module -reference tlacitko_vhdl tlacitko_vhdl_0
create_bd_cell -type module -reference output_logic output_logic_0
set_property location {3 520 -133} [get_bd_cells output_logic_0]
set_property location {3.5 659 -127} [get_bd_cells output_logic_0]
set_property location {3 450 -109} [get_bd_cells next_state_logic_0]
copy_bd_objs /  [get_bd_cells {tlacitko_vhdl_0}]
copy_bd_objs /  [get_bd_cells {tlacitko_vhdl_0}]
set_property location {1 115 -13} [get_bd_cells tlacitko_vhdl_1]
set_property location {1 73 102} [get_bd_cells tlacitko_vhdl_2]
set_property location {2.5 451 -138} [get_bd_cells next_state_logic_0]
set_property location {3.5 635 -141} [get_bd_cells output_logic_0]
startgroup
set_property location {1 105 -127} [get_bd_cells tlacitko_vhdl_1]
set_property location {1 105 -7} [get_bd_cells tlacitko_vhdl_2]
set_property location {1 105 -357} [get_bd_cells tlacitko_vhdl_0]
endgroup
set_property location {1 82 -252} [get_bd_cells tlacitko_vhdl_0]
save_bd_design
delete_bd_objs [get_bd_cells next_state_logic_0]
delete_bd_objs [get_bd_cells output_logic_0]
save_bd_design
create_bd_design "automat"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type module -reference next_state_logic next_state_logic_0
create_bd_cell -type module -reference output_logic output_logic_0
endgroup
set_property location {2.5 407 104} [get_bd_cells output_logic_0]
set_property location {0.5 79 91} [get_bd_cells next_state_logic_0]
create_bd_port -dir I -type ce clk
create_bd_port -dir I reset
create_bd_design "dekoder_full"
update_compile_order -fileset sources_1
current_bd_design [get_bd_designs code_lock]
delete_bd_objs [get_bd_cells dekoder_0]
save_bd_design
close_bd_design [get_bd_designs code_lock]
save_bd_design
current_bd_design [get_bd_designs dekoder_full]
create_bd_cell -type module -reference dekoder dekoder_0
create_bd_port -dir I reset
delete_bd_objs [get_bd_ports reset]
create_bd_port -dir I -type rst reset
set_property CONFIG.POLARITY ACTIVE_HIGH [get_bd_ports reset]
create_bd_port -dir O error
connect_bd_net [get_bd_ports reset] [get_bd_ports error]
startgroup
create_bd_cell -type ip -vlnv FIT:user:and:1.0 and_0
endgroup
connect_bd_net [get_bd_pins dekoder_0/x0] [get_bd_pins and_0/I0]
connect_bd_net [get_bd_pins dekoder_0/x1] [get_bd_pins and_0/I1]
startgroup
create_bd_cell -type ip -vlnv FIT:user:or:1.0 or_0
endgroup
connect_bd_net [get_bd_pins and_0/O] [get_bd_pins or_0/I1]
connect_bd_net [get_bd_ports reset] [get_bd_pins or_0/I0]
delete_bd_objs [get_bd_nets reset_1]
connect_bd_net [get_bd_ports reset] [get_bd_pins or_0/I0]
connect_bd_net [get_bd_ports error] [get_bd_pins or_0/O]
create_bd_port -dir O x0
copy_bd_objs /  [get_bd_ports {x0}]
set_property location {686 50} [get_bd_ports x1]
connect_bd_net [get_bd_ports x0] [get_bd_pins dekoder_0/x0]
connect_bd_net [get_bd_ports x1] [get_bd_pins dekoder_0/x1]
startgroup
make_bd_pins_external  [get_bd_cells dekoder_0]
make_bd_intf_pins_external  [get_bd_cells dekoder_0]
endgroup
set_property name c [get_bd_ports c_0]
set_property name b [get_bd_ports b_0]
set_property name a [get_bd_ports a_0]
save_bd_design
source X:/SAP/lib_SAP_2022_02_02/gen_bd_vhdl.tcl
validate_bd_design -force
save_bd_design
close_bd_design [get_bd_designs dekoder_full]
startgroup
create_bd_cell -type ip -vlnv FIT:user:dff:1.0 dff_0
endgroup
copy_bd_objs /  [get_bd_cells {dff_0}]
copy_bd_objs /  [get_bd_cells {dff_0}]
set_property location {2 265 214} [get_bd_cells dff_2]
set_property location {2 270 72} [get_bd_cells dff_1]
set_property location {2 219 -86} [get_bd_cells dff_0]
connect_bd_net [get_bd_pins next_state_logic_0/d0] [get_bd_pins dff_0/d]
connect_bd_net [get_bd_pins next_state_logic_0/d1] [get_bd_pins dff_1/d]
connect_bd_net [get_bd_pins next_state_logic_0/d2] [get_bd_pins dff_2/d]
connect_bd_net [get_bd_ports clk] [get_bd_pins dff_2/clk]
connect_bd_net [get_bd_ports clk] [get_bd_pins dff_1/clk]
connect_bd_net [get_bd_ports clk] [get_bd_pins dff_0/clk]
connect_bd_net [get_bd_ports reset] [get_bd_pins dff_0/reset]
connect_bd_net [get_bd_ports reset] [get_bd_pins dff_1/reset]
connect_bd_net [get_bd_ports reset] [get_bd_pins dff_2/reset]
save_bd_design
open_bd_design {X:/SAP/final/final.srcs/sources_1/bd/dekoder_full/dekoder_full.bd}
current_bd_design [get_bd_designs automat]
connect_bd_net [get_bd_pins dff_0/q] [get_bd_pins next_state_logic_0/q0]
connect_bd_net [get_bd_pins dff_1/q] [get_bd_pins next_state_logic_0/q1]
connect_bd_net [get_bd_pins dff_2/q] [get_bd_pins next_state_logic_0/q2]
startgroup
make_bd_pins_external  [get_bd_cells next_state_logic_0]
make_bd_intf_pins_external  [get_bd_cells next_state_logic_0]
endgroup
set_property name x0 [get_bd_ports x0_0]
set_property name x1 [get_bd_ports x1_0]
save_bd_design
set_property location {2.5 480 59} [get_bd_cells output_logic_0]
connect_bd_net [get_bd_pins dff_1/q] [get_bd_pins output_logic_0/q1]
connect_bd_net [get_bd_pins dff_0/q] [get_bd_pins output_logic_0/q0]
connect_bd_net [get_bd_pins dff_2/q] [get_bd_pins output_logic_0/q2]
create_bd_port -dir O led
connect_bd_net [get_bd_ports led] [get_bd_pins output_logic_0/y]
save_bd_design
create_bd_port -dir O q0
copy_bd_objs /  [get_bd_ports {q0}]
set_property location {837 -58} [get_bd_ports q1]
copy_bd_objs /  [get_bd_ports {q1}]
set_property location {854 -8} [get_bd_ports q2]
connect_bd_net [get_bd_ports q0] [get_bd_pins dff_0/q]
connect_bd_net [get_bd_ports q1] [get_bd_pins dff_1/q]
connect_bd_net [get_bd_ports q2] [get_bd_pins dff_2/q]
save_bd_design
