{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1665473865141 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1665473865142 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 11 14:37:45 2022 " "Processing started: Tue Oct 11 14:37:45 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1665473865142 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1665473865142 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab1_CE221 -c Lab1_CE221 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab1_CE221 -c Lab1_CE221" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1665473865142 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1665473865471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_ce221.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab1_ce221.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab1_CE221 " "Found entity 1: Lab1_CE221" {  } { { "Lab1_CE221.bdf" "" { Schematic "C:/Users/ADMIN/workspace/Lab1_CE221/Lab1_CE221.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665473865505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665473865505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2to1 " "Found entity 1: MUX2to1" {  } { { "MUX2to1.v" "" { Text "C:/Users/ADMIN/workspace/Lab1_CE221/MUX2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665473865507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665473865507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2to1_8bit " "Found entity 1: MUX2to1_8bit" {  } { { "MUX2to1_8bit.v" "" { Text "C:/Users/ADMIN/workspace/Lab1_CE221/MUX2to1_8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665473865509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665473865509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux5to1_1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux5to1_1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX5to1_1bit " "Found entity 1: MUX5to1_1bit" {  } { { "MUX5to1_1bit.v" "" { Text "C:/Users/ADMIN/workspace/Lab1_CE221/MUX5to1_1bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665473865511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665473865511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux5to1_3bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux5to1_3bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX5to1_3bit " "Found entity 1: MUX5to1_3bit" {  } { { "MUX5to1_3bit.v" "" { Text "C:/Users/ADMIN/workspace/Lab1_CE221/MUX5to1_3bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665473865513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665473865513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcddecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file bcddecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCDDecoder " "Found entity 1: BCDDecoder" {  } { { "BCDDecoder.v" "" { Text "C:/Users/ADMIN/workspace/Lab1_CE221/BCDDecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665473865515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665473865515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "character.v 1 1 " "Found 1 design units, including 1 entities, in source file character.v" { { "Info" "ISGN_ENTITY_NAME" "1 Character " "Found entity 1: Character" {  } { { "Character.v" "" { Text "C:/Users/ADMIN/workspace/Lab1_CE221/Character.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665473865517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665473865517 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "hex7 HEX7 hexshow.v(2) " "Verilog HDL Declaration information at hexshow.v(2): object \"hex7\" differs only in case from object \"HEX7\" in the same scope" {  } { { "hexshow.v" "" { Text "C:/Users/ADMIN/workspace/Lab1_CE221/hexshow.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1665473865519 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "hex6 HEX6 hexshow.v(3) " "Verilog HDL Declaration information at hexshow.v(3): object \"hex6\" differs only in case from object \"HEX6\" in the same scope" {  } { { "hexshow.v" "" { Text "C:/Users/ADMIN/workspace/Lab1_CE221/hexshow.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1665473865519 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "hex5 HEX5 hexshow.v(4) " "Verilog HDL Declaration information at hexshow.v(4): object \"hex5\" differs only in case from object \"HEX5\" in the same scope" {  } { { "hexshow.v" "" { Text "C:/Users/ADMIN/workspace/Lab1_CE221/hexshow.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1665473865519 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "hex4 HEX4 hexshow.v(5) " "Verilog HDL Declaration information at hexshow.v(5): object \"hex4\" differs only in case from object \"HEX4\" in the same scope" {  } { { "hexshow.v" "" { Text "C:/Users/ADMIN/workspace/Lab1_CE221/hexshow.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1665473865519 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "hex3 HEX3 hexshow.v(6) " "Verilog HDL Declaration information at hexshow.v(6): object \"hex3\" differs only in case from object \"HEX3\" in the same scope" {  } { { "hexshow.v" "" { Text "C:/Users/ADMIN/workspace/Lab1_CE221/hexshow.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1665473865519 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "hex2 HEX2 hexshow.v(7) " "Verilog HDL Declaration information at hexshow.v(7): object \"hex2\" differs only in case from object \"HEX2\" in the same scope" {  } { { "hexshow.v" "" { Text "C:/Users/ADMIN/workspace/Lab1_CE221/hexshow.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1665473865519 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "hex1 HEX1 hexshow.v(8) " "Verilog HDL Declaration information at hexshow.v(8): object \"hex1\" differs only in case from object \"HEX1\" in the same scope" {  } { { "hexshow.v" "" { Text "C:/Users/ADMIN/workspace/Lab1_CE221/hexshow.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1665473865519 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "hex0 HEX0 hexshow.v(9) " "Verilog HDL Declaration information at hexshow.v(9): object \"hex0\" differs only in case from object \"HEX0\" in the same scope" {  } { { "hexshow.v" "" { Text "C:/Users/ADMIN/workspace/Lab1_CE221/hexshow.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1665473865519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexshow.v 1 1 " "Found 1 design units, including 1 entities, in source file hexshow.v" { { "Info" "ISGN_ENTITY_NAME" "1 hexshow " "Found entity 1: hexshow" {  } { { "hexshow.v" "" { Text "C:/Users/ADMIN/workspace/Lab1_CE221/hexshow.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665473865520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665473865520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex.bdf 1 1 " "Found 1 design units, including 1 entities, in source file hex.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 hex " "Found entity 1: hex" {  } { { "hex.bdf" "" { Schematic "C:/Users/ADMIN/workspace/Lab1_CE221/hex.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665473865521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665473865521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_4bit " "Found entity 1: decoder_4bit" {  } { { "decoder_4bit.v" "" { Text "C:/Users/ADMIN/workspace/Lab1_CE221/decoder_4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665473865523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665473865523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment7.v 1 1 " "Found 1 design units, including 1 entities, in source file segment7.v" { { "Info" "ISGN_ENTITY_NAME" "1 segment7 " "Found entity 1: segment7" {  } { { "segment7.v" "" { Text "C:/Users/ADMIN/workspace/Lab1_CE221/segment7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665473865525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665473865525 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ab MUX5to1_1bit.v(6) " "Verilog HDL Implicit Net warning at MUX5to1_1bit.v(6): created implicit net for \"ab\"" {  } { { "MUX5to1_1bit.v" "" { Text "C:/Users/ADMIN/workspace/Lab1_CE221/MUX5to1_1bit.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665473865525 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cd MUX5to1_1bit.v(7) " "Verilog HDL Implicit Net warning at MUX5to1_1bit.v(7): created implicit net for \"cd\"" {  } { { "MUX5to1_1bit.v" "" { Text "C:/Users/ADMIN/workspace/Lab1_CE221/MUX5to1_1bit.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665473865525 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "abcd MUX5to1_1bit.v(8) " "Verilog HDL Implicit Net warning at MUX5to1_1bit.v(8): created implicit net for \"abcd\"" {  } { { "MUX5to1_1bit.v" "" { Text "C:/Users/ADMIN/workspace/Lab1_CE221/MUX5to1_1bit.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665473865526 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab1_CE221 " "Elaborating entity \"Lab1_CE221\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1665473865552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_4bit decoder_4bit:inst " "Elaborating entity \"decoder_4bit\" for hierarchy \"decoder_4bit:inst\"" {  } { { "Lab1_CE221.bdf" "inst" { Schematic "C:/Users/ADMIN/workspace/Lab1_CE221/Lab1_CE221.bdf" { { 144 488 656 224 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665473865555 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 decoder_4bit.v(18) " "Verilog HDL assignment warning at decoder_4bit.v(18): truncated value with size 32 to match size of target (4)" {  } { { "decoder_4bit.v" "" { Text "C:/Users/ADMIN/workspace/Lab1_CE221/decoder_4bit.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1665473865556 "|Lab1_CE221|decoder_4bit:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment7 decoder_4bit:inst\|segment7:seg0 " "Elaborating entity \"segment7\" for hierarchy \"decoder_4bit:inst\|segment7:seg0\"" {  } { { "decoder_4bit.v" "seg0" { Text "C:/Users/ADMIN/workspace/Lab1_CE221/decoder_4bit.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665473865567 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[5\] GND " "Pin \"hex1\[5\]\" is stuck at GND" {  } { { "Lab1_CE221.bdf" "" { Schematic "C:/Users/ADMIN/workspace/Lab1_CE221/Lab1_CE221.bdf" { { 184 656 832 200 "hex1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665473865765 "|Lab1_CE221|hex1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[4\] GND " "Pin \"hex1\[4\]\" is stuck at GND" {  } { { "Lab1_CE221.bdf" "" { Schematic "C:/Users/ADMIN/workspace/Lab1_CE221/Lab1_CE221.bdf" { { 184 656 832 200 "hex1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665473865765 "|Lab1_CE221|hex1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[0\] VCC " "Pin \"hex1\[0\]\" is stuck at VCC" {  } { { "Lab1_CE221.bdf" "" { Schematic "C:/Users/ADMIN/workspace/Lab1_CE221/Lab1_CE221.bdf" { { 184 656 832 200 "hex1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665473865765 "|Lab1_CE221|hex1[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1665473865765 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ADMIN/workspace/Lab1_CE221/output_files/Lab1_CE221.map.smsg " "Generated suppressed messages file C:/Users/ADMIN/workspace/Lab1_CE221/output_files/Lab1_CE221.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1665473865811 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1665473865882 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665473865882 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "26 " "Implemented 26 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1665473865903 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1665473865903 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1665473865903 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1665473865903 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4595 " "Peak virtual memory: 4595 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1665473865917 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 11 14:37:45 2022 " "Processing ended: Tue Oct 11 14:37:45 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1665473865917 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1665473865917 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1665473865917 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1665473865917 ""}
