0.6
2018.2
Jun 14 2018
20:41:02
E:/home/Documents/GIKI Folder/3rd Semester/CE221 - Digital Logic Design/Verilog/JK-Flipflop/JK-Flipflop.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
E:/home/Documents/GIKI Folder/3rd Semester/CE221 - Digital Logic Design/Verilog/JK-Flipflop/JK-Flipflop.srcs/sim_1/new/jk_flipflop_tb.v,1764531882,verilog,,,,jk_flipflop_tb,,,,,,,,
E:/home/Documents/GIKI Folder/3rd Semester/CE221 - Digital Logic Design/Verilog/JK-Flipflop/JK-Flipflop.srcs/sources_1/new/jk_flipflop.v,1764531654,verilog,,E:/home/Documents/GIKI Folder/3rd Semester/CE221 - Digital Logic Design/Verilog/JK-Flipflop/JK-Flipflop.srcs/sim_1/new/jk_flipflop_tb.v,,jk_flipflop,,,,,,,,
