
*** Running vivado
    with args -log MOD_HW.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source MOD_HW.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source MOD_HW.tcl -notrace
Command: link_design -top MOD_HW -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'd:/demo2/autoPUF/autoPUF.srcs/sources_1/ip/ila/ila.dcp' for cell 'inst_ila'
INFO: [Project 1-454] Reading design checkpoint 'd:/demo2/autoPUF/autoPUF.srcs/sources_1/ip/vio/vio.dcp' for cell 'inst_vio'
INFO: [Netlist 29-17] Analyzing 89 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: inst_ila UUID: f1dd75a8-7315-5b6f-98e4-d8e494bd4b4c 
INFO: [Chipscope 16-324] Core: inst_vio UUID: 111bbb8d-c4c1-534a-8767-d335c434611b 
Parsing XDC File [d:/demo2/autoPUF/autoPUF.srcs/sources_1/ip/vio/vio.xdc] for cell 'inst_vio'
Finished Parsing XDC File [d:/demo2/autoPUF/autoPUF.srcs/sources_1/ip/vio/vio.xdc] for cell 'inst_vio'
Parsing XDC File [d:/demo2/autoPUF/autoPUF.srcs/sources_1/ip/ila/ila_v6_2/constraints/ila_impl.xdc] for cell 'inst_ila/inst'
Finished Parsing XDC File [d:/demo2/autoPUF/autoPUF.srcs/sources_1/ip/ila/ila_v6_2/constraints/ila_impl.xdc] for cell 'inst_ila/inst'
Parsing XDC File [d:/demo2/autoPUF/autoPUF.srcs/sources_1/ip/ila/ila_v6_2/constraints/ila.xdc] for cell 'inst_ila/inst'
Finished Parsing XDC File [d:/demo2/autoPUF/autoPUF.srcs/sources_1/ip/ila/ila_v6_2/constraints/ila.xdc] for cell 'inst_ila/inst'
Parsing XDC File [D:/demo2/autoPUF/autoPUF.srcs/constrs_1/port.xdc]
Finished Parsing XDC File [D:/demo2/autoPUF/autoPUF.srcs/constrs_1/port.xdc]
Parsing XDC File [D:/demo2/autoPUF/autoPUF.srcs/constrs_1/new/place.xdc]
Finished Parsing XDC File [D:/demo2/autoPUF/autoPUF.srcs/constrs_1/new/place.xdc]
Parsing XDC File [D:/demo2/autoPUF/autoPUF.srcs/constrs_1/new/pblock.xdc]
Finished Parsing XDC File [D:/demo2/autoPUF/autoPUF.srcs/constrs_1/new/pblock.xdc]
Parsing XDC File [D:/demo2/autoPUF/autoPUF.srcs/constrs_1/new/route.xdc]
Finished Parsing XDC File [D:/demo2/autoPUF/autoPUF.srcs/constrs_1/new/route.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 701.008 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 52 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 52 instances

11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 701.008 ; gain = 366.426
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.822 . Memory (MB): peak = 716.203 ; gain = 15.195

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1e8b8a003

Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1266.422 ; gain = 550.219

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "2b2a96d1b32614ff".
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [d:/demo2/autoPUF/autoPUF.runs/impl_1/.Xil/Vivado-17668-JUSAexcalibur/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "wr_clk_period": no such variable
 [d:/demo2/autoPUF/autoPUF.runs/impl_1/.Xil/Vivado-17668-JUSAexcalibur/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:12]
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "skew_value": no such variable
 [d:/demo2/autoPUF/autoPUF.runs/impl_1/.Xil/Vivado-17668-JUSAexcalibur/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:17]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [d:/demo2/autoPUF/autoPUF.runs/impl_1/.Xil/Vivado-17668-JUSAexcalibur/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "skew_value": no such variable
 [d:/demo2/autoPUF/autoPUF.runs/impl_1/.Xil/Vivado-17668-JUSAexcalibur/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:20]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [d:/demo2/autoPUF/autoPUF.runs/impl_1/.Xil/Vivado-17668-JUSAexcalibur/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "rd_clk_period_2": no such variable
 [d:/demo2/autoPUF/autoPUF.runs/impl_1/.Xil/Vivado-17668-JUSAexcalibur/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:25]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [d:/demo2/autoPUF/autoPUF.runs/impl_1/.Xil/Vivado-17668-JUSAexcalibur/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "skew_value_2": no such variable
 [d:/demo2/autoPUF/autoPUF.runs/impl_1/.Xil/Vivado-17668-JUSAexcalibur/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:33]
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "skew_value_2": no such variable
 [d:/demo2/autoPUF/autoPUF.runs/impl_1/.Xil/Vivado-17668-JUSAexcalibur/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:36]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1388.828 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 194d93163

Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 1388.828 ; gain = 20.727

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 2144e7212

Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 1388.828 ; gain = 20.727
INFO: [Opt 31-389] Phase Retarget created 10 cells and removed 17 cells
INFO: [Opt 31-1021] In phase Retarget, 223 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 2c0a3e34a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 1388.828 ; gain = 20.727
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 16 cells
INFO: [Opt 31-1021] In phase Constant propagation, 329 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 29ccca6bd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 1388.828 ; gain = 20.727
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 48 cells
INFO: [Opt 31-1021] In phase Sweep, 1884 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG chcontrol/CH_GEN_BUFG_inst to drive 64 load(s) on clock net ch_gen
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 5 BUFG optimization | Checksum: 200c6ffbc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 1388.828 ; gain = 20.727
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.
INFO: [Opt 31-1021] In phase BUFG optimization, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: 28b84bd0e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 1388.828 ; gain = 20.727
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 28b84bd0e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 1388.828 ; gain = 20.727
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 64 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              10  |              17  |                                            223  |
|  Constant propagation         |               0  |              16  |                                            329  |
|  Sweep                        |               0  |              48  |                                           1884  |
|  BUFG optimization            |               1  |               0  |                                              2  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             64  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1388.828 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 28b84bd0e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 1388.828 ; gain = 20.727

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=27.898 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 4 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 4 newly gated: 0 Total Ports: 8
Ending PowerOpt Patch Enables Task | Checksum: 1fe40cf50

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1553.574 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1fe40cf50

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1553.574 ; gain = 164.746

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1fe40cf50

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1553.574 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1553.574 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 2dadd160b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1553.574 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 2 Warnings, 10 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:38 . Memory (MB): peak = 1553.574 ; gain = 852.566
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1553.574 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1553.574 ; gain = 0.000
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.168 . Memory (MB): peak = 1553.574 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/demo2/autoPUF/autoPUF.runs/impl_1/MOD_HW_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file MOD_HW_drc_opted.rpt -pb MOD_HW_drc_opted.pb -rpx MOD_HW_drc_opted.rpx
Command: report_drc -file MOD_HW_drc_opted.rpt -pb MOD_HW_drc_opted.pb -rpx MOD_HW_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/demo2/autoPUF/autoPUF.runs/impl_1/MOD_HW_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1553.574 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 13be88dc7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1553.574 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1553.574 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Place 30-568] A LUT 'chcontrol/control[4]_i_2' is driving clock pin of 5 registers. This could lead to large hold time violations. First few involved registers are:
	chcontrol/control_reg[0] {FDCE}
	chcontrol/control_reg[3] {FDCE}
	chcontrol/control_reg[4] {FDCE}
	chcontrol/control_reg[1] {FDCE}
	chcontrol/control_reg[2] {FDCE}
WARNING: [Place 30-568] A LUT 'apuf/path1/genblk2[31].adjblock/mux' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	apuf/arbiter/inst_RSP {FDCE}
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 108755460

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1553.574 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1398749d5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1553.574 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1398749d5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1553.574 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1398749d5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1553.574 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1c3e88d5c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1553.574 ; gain = 0.000

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1553.574 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: f9428afc

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1553.574 ; gain = 0.000
Phase 2 Global Placement | Checksum: 10d8056af

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1553.574 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 10d8056af

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1553.574 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 111a3cb52

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1553.574 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 19f442e91

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1553.574 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: d5455900

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1553.574 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 232fdaadb

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1553.574 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 2815db9a9

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1553.574 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1a7465342

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1553.574 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1a7465342

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1553.574 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 20c565e50

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 20c565e50

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1553.574 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=27.933. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 19a317fac

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1553.574 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 19a317fac

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1553.574 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 19a317fac

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1553.574 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 24feebff4

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1553.574 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1553.574 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 2dcacf174

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1553.574 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2dcacf174

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1553.574 ; gain = 0.000
Ending Placer Task | Checksum: 2a0b50a36

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1553.574 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
77 Infos, 4 Warnings, 10 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1553.574 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1553.574 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1553.574 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.470 . Memory (MB): peak = 1553.574 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/demo2/autoPUF/autoPUF.runs/impl_1/MOD_HW_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file MOD_HW_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 1553.574 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file MOD_HW_utilization_placed.rpt -pb MOD_HW_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file MOD_HW_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1553.574 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: f1e8eec8 ConstDB: 0 ShapeSum: f90edb26 RouteDB: b5bd4048

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: d20f79c9

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 1558.352 ; gain = 4.777
Post Restoration Checksum: NetGraph: e129d2c NumContArr: 399bd8bf Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 47ae75eb

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 1590.637 ; gain = 37.063

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 47ae75eb

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 1597.609 ; gain = 44.035

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 47ae75eb

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 1597.609 ; gain = 44.035
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: d97811a8

Time (s): cpu = 00:00:33 ; elapsed = 00:00:29 . Memory (MB): peak = 1608.582 ; gain = 55.008
INFO: [Route 35-416] Intermediate Timing Summary | WNS=27.933 | TNS=0.000  | WHS=-0.158 | THS=-18.230|

Phase 2 Router Initialization | Checksum: 16807067f

Time (s): cpu = 00:00:33 ; elapsed = 00:00:29 . Memory (MB): peak = 1608.582 ; gain = 55.008

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 14bdc2958

Time (s): cpu = 00:00:34 ; elapsed = 00:00:30 . Memory (MB): peak = 1612.105 ; gain = 58.531

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 255
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=26.683 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: b97afdf1

Time (s): cpu = 00:00:35 ; elapsed = 00:00:31 . Memory (MB): peak = 1612.113 ; gain = 58.539

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=26.683 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 188d6c4bf

Time (s): cpu = 00:00:35 ; elapsed = 00:00:31 . Memory (MB): peak = 1612.113 ; gain = 58.539
Phase 4 Rip-up And Reroute | Checksum: 188d6c4bf

Time (s): cpu = 00:00:35 ; elapsed = 00:00:31 . Memory (MB): peak = 1612.113 ; gain = 58.539

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 188d6c4bf

Time (s): cpu = 00:00:35 ; elapsed = 00:00:31 . Memory (MB): peak = 1612.113 ; gain = 58.539

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 188d6c4bf

Time (s): cpu = 00:00:35 ; elapsed = 00:00:31 . Memory (MB): peak = 1612.113 ; gain = 58.539
Phase 5 Delay and Skew Optimization | Checksum: 188d6c4bf

Time (s): cpu = 00:00:35 ; elapsed = 00:00:31 . Memory (MB): peak = 1612.113 ; gain = 58.539

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 138375656

Time (s): cpu = 00:00:36 ; elapsed = 00:00:31 . Memory (MB): peak = 1612.113 ; gain = 58.539
INFO: [Route 35-416] Intermediate Timing Summary | WNS=26.834 | TNS=0.000  | WHS=0.094  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 154141b82

Time (s): cpu = 00:00:36 ; elapsed = 00:00:31 . Memory (MB): peak = 1612.113 ; gain = 58.539
Phase 6 Post Hold Fix | Checksum: 154141b82

Time (s): cpu = 00:00:36 ; elapsed = 00:00:31 . Memory (MB): peak = 1612.113 ; gain = 58.539

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.577767 %
  Global Horizontal Routing Utilization  = 0.80595 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 181e4f1bb

Time (s): cpu = 00:00:36 ; elapsed = 00:00:31 . Memory (MB): peak = 1612.113 ; gain = 58.539

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 181e4f1bb

Time (s): cpu = 00:00:36 ; elapsed = 00:00:31 . Memory (MB): peak = 1614.125 ; gain = 60.551

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 107a5876f

Time (s): cpu = 00:00:36 ; elapsed = 00:00:32 . Memory (MB): peak = 1614.125 ; gain = 60.551

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=26.834 | TNS=0.000  | WHS=0.094  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 107a5876f

Time (s): cpu = 00:00:36 ; elapsed = 00:00:32 . Memory (MB): peak = 1614.125 ; gain = 60.551
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:36 ; elapsed = 00:00:32 . Memory (MB): peak = 1614.125 ; gain = 60.551

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
95 Infos, 4 Warnings, 10 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:33 . Memory (MB): peak = 1614.125 ; gain = 60.551
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1614.125 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1614.125 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.519 . Memory (MB): peak = 1614.125 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/demo2/autoPUF/autoPUF.runs/impl_1/MOD_HW_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file MOD_HW_drc_routed.rpt -pb MOD_HW_drc_routed.pb -rpx MOD_HW_drc_routed.rpx
Command: report_drc -file MOD_HW_drc_routed.rpt -pb MOD_HW_drc_routed.pb -rpx MOD_HW_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/demo2/autoPUF/autoPUF.runs/impl_1/MOD_HW_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file MOD_HW_methodology_drc_routed.rpt -pb MOD_HW_methodology_drc_routed.pb -rpx MOD_HW_methodology_drc_routed.rpx
Command: report_methodology -file MOD_HW_methodology_drc_routed.rpt -pb MOD_HW_methodology_drc_routed.pb -rpx MOD_HW_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/demo2/autoPUF/autoPUF.runs/impl_1/MOD_HW_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file MOD_HW_power_routed.rpt -pb MOD_HW_power_summary_routed.pb -rpx MOD_HW_power_routed.rpx
Command: report_power -file MOD_HW_power_routed.rpt -pb MOD_HW_power_summary_routed.pb -rpx MOD_HW_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
107 Infos, 4 Warnings, 10 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file MOD_HW_route_status.rpt -pb MOD_HW_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file MOD_HW_timing_summary_routed.rpt -pb MOD_HW_timing_summary_routed.pb -rpx MOD_HW_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file MOD_HW_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file MOD_HW_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file MOD_HW_bus_skew_routed.rpt -pb MOD_HW_bus_skew_routed.pb -rpx MOD_HW_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Mar 15 13:56:35 2019...

*** Running vivado
    with args -log MOD_HW.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source MOD_HW.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source MOD_HW.tcl -notrace
Command: open_checkpoint MOD_HW_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 243.199 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 107 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.510 . Memory (MB): peak = 1226.680 ; gain = 0.695
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.510 . Memory (MB): peak = 1226.680 ; gain = 0.695
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1226.680 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 58 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 52 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.3 (64-bit) build 2405991
open_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1227.465 ; gain = 984.266
Command: write_bitstream -force MOD_HW.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC PDRC-153] Gated clock check: Net apuf/path1/genblk2[31].adjblock/OUT is a gated clock net sourced by a combinational pin apuf/path1/genblk2[31].adjblock/mux/O, cell apuf/path1/genblk2[31].adjblock/mux. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net chcontrol/control_clk is a gated clock net sourced by a combinational pin chcontrol/control[4]_i_2/O, cell chcontrol/control[4]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net lfsr/OUT_reg[0]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin lfsr/OUT_reg[0]_LDC_i_1/O, cell lfsr/OUT_reg[0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net lfsr/OUT_reg[10]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin lfsr/OUT_reg[10]_LDC_i_1/O, cell lfsr/OUT_reg[10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net lfsr/OUT_reg[11]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin lfsr/OUT_reg[11]_LDC_i_1/O, cell lfsr/OUT_reg[11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net lfsr/OUT_reg[12]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin lfsr/OUT_reg[12]_LDC_i_1/O, cell lfsr/OUT_reg[12]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net lfsr/OUT_reg[13]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin lfsr/OUT_reg[13]_LDC_i_1/O, cell lfsr/OUT_reg[13]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net lfsr/OUT_reg[14]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin lfsr/OUT_reg[14]_LDC_i_1/O, cell lfsr/OUT_reg[14]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net lfsr/OUT_reg[15]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin lfsr/OUT_reg[15]_LDC_i_1/O, cell lfsr/OUT_reg[15]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net lfsr/OUT_reg[16]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin lfsr/OUT_reg[16]_LDC_i_1/O, cell lfsr/OUT_reg[16]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net lfsr/OUT_reg[17]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin lfsr/OUT_reg[17]_LDC_i_1/O, cell lfsr/OUT_reg[17]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net lfsr/OUT_reg[18]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin lfsr/OUT_reg[18]_LDC_i_1/O, cell lfsr/OUT_reg[18]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net lfsr/OUT_reg[19]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin lfsr/OUT_reg[19]_LDC_i_1/O, cell lfsr/OUT_reg[19]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net lfsr/OUT_reg[1]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin lfsr/OUT_reg[1]_LDC_i_1/O, cell lfsr/OUT_reg[1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net lfsr/OUT_reg[20]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin lfsr/OUT_reg[20]_LDC_i_1/O, cell lfsr/OUT_reg[20]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net lfsr/OUT_reg[21]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin lfsr/OUT_reg[21]_LDC_i_1/O, cell lfsr/OUT_reg[21]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net lfsr/OUT_reg[22]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin lfsr/OUT_reg[22]_LDC_i_1/O, cell lfsr/OUT_reg[22]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net lfsr/OUT_reg[23]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin lfsr/OUT_reg[23]_LDC_i_1/O, cell lfsr/OUT_reg[23]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net lfsr/OUT_reg[24]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin lfsr/OUT_reg[24]_LDC_i_1/O, cell lfsr/OUT_reg[24]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net lfsr/OUT_reg[25]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin lfsr/OUT_reg[25]_LDC_i_1/O, cell lfsr/OUT_reg[25]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net lfsr/OUT_reg[26]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin lfsr/OUT_reg[26]_LDC_i_1/O, cell lfsr/OUT_reg[26]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net lfsr/OUT_reg[27]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin lfsr/OUT_reg[27]_LDC_i_1/O, cell lfsr/OUT_reg[27]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net lfsr/OUT_reg[28]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin lfsr/OUT_reg[28]_LDC_i_1/O, cell lfsr/OUT_reg[28]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net lfsr/OUT_reg[29]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin lfsr/OUT_reg[29]_LDC_i_1/O, cell lfsr/OUT_reg[29]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net lfsr/OUT_reg[2]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin lfsr/OUT_reg[2]_LDC_i_1/O, cell lfsr/OUT_reg[2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net lfsr/OUT_reg[30]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin lfsr/OUT_reg[30]_LDC_i_1/O, cell lfsr/OUT_reg[30]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net lfsr/OUT_reg[31]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin lfsr/OUT_reg[31]_LDC_i_1/O, cell lfsr/OUT_reg[31]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net lfsr/OUT_reg[3]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin lfsr/OUT_reg[3]_LDC_i_1/O, cell lfsr/OUT_reg[3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net lfsr/OUT_reg[4]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin lfsr/OUT_reg[4]_LDC_i_1/O, cell lfsr/OUT_reg[4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net lfsr/OUT_reg[5]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin lfsr/OUT_reg[5]_LDC_i_1/O, cell lfsr/OUT_reg[5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net lfsr/OUT_reg[6]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin lfsr/OUT_reg[6]_LDC_i_1/O, cell lfsr/OUT_reg[6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net lfsr/OUT_reg[7]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin lfsr/OUT_reg[7]_LDC_i_1/O, cell lfsr/OUT_reg[7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net lfsr/OUT_reg[8]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin lfsr/OUT_reg[8]_LDC_i_1/O, cell lfsr/OUT_reg[8]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net lfsr/OUT_reg[9]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin lfsr/OUT_reg[9]_LDC_i_1/O, cell lfsr/OUT_reg[9]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT apuf/path1/genblk2[31].adjblock/mux is driving clock pin of 1 cells. This could lead to large hold time violations. Involved cells are:
apuf/arbiter/inst_RSP
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT chcontrol/control[4]_i_2 is driving clock pin of 5 cells. This could lead to large hold time violations. Involved cells are:
chcontrol/control_reg[0], chcontrol/control_reg[1], chcontrol/control_reg[2], chcontrol/control_reg[3], and chcontrol/control_reg[4]
WARNING: [DRC RTSTAT-10] No routable loads: 25 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tms, inst_ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[13], inst_ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[14]... and (the first 15 of 23 listed).
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 38 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./MOD_HW.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 38 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 1739.246 ; gain = 511.270
INFO: [Common 17-206] Exiting Vivado at Fri Mar 15 13:58:24 2019...
