#-----------------------------------------------------------
# Vivado v2018.3.1 (64-bit)
# SW Build 2489853 on Tue Mar 26 04:20:25 MDT 2019
# IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
# Start of session at: Sun May 24 03:38:50 2020
# Process ID: 23952
# Current directory: F:/FILE/FPGA/ZYNQ/08_LAN/04_LWIP_RGMII
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent43068 F:\FILE\FPGA\ZYNQ\08_LAN\04_LWIP_RGMII\02_LWIP_RGMII.xpr
# Log file: F:/FILE/FPGA/ZYNQ/08_LAN/04_LWIP_RGMII/vivado.log
# Journal file: F:/FILE/FPGA/ZYNQ/08_LAN/04_LWIP_RGMII\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/FILE/FPGA/ZYNQ/08_LAN/04_LWIP_RGMII/02_LWIP_RGMII.xpr
INFO: [Project 1-313] Project file moved from 'F:/FILE/FPGA/ZYNQ/08_LAN/02_LWIP_RGMII' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 897.832 ; gain = 255.473
update_compile_order -fileset sources_1
open_bd_design {F:/FILE/FPGA/ZYNQ/08_LAN/04_LWIP_RGMII/02_LWIP_RGMII.srcs/sources_1/bd/system/system.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding cell -- xilinx.com:ip:axi_ethernet:7.1 - axi_ethernet_0
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Successfully read diagram <system> from BD file <F:/FILE/FPGA/ZYNQ/08_LAN/04_LWIP_RGMII/02_LWIP_RGMII.srcs/sources_1/bd/system/system.bd>
WARNING: [BD 41-1731] Type mismatch between connected pins: /c_counter_binary_0/THRESH0(data) and /c_shift_ram_0/CE(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /pcs_pma/gt0_qplloutclk_out(undef) and /gt0_qplloutclk_out(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /pcs_pma/gt0_qplloutrefclk_out(undef) and /gt0_qplloutrefclk_out(clk)
open_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.613 ; gain = 4.863
exit
INFO: [Common 17-206] Exiting Vivado at Sun May 24 03:40:09 2020...
