
G:\Embedded_Programming _Principles\week11\Assignment3.zip_expanded\Assignment3\Debug\Assignment3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000071ac  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000264  08007340  08007340  00017340  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080075a4  080075a4  000175a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080075ac  080075ac  000175ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  080075b0  080075b0  000175b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000540  20000000  080075b4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000170  20000540  08007af4  00020540  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  200006b0  08007af4  000206b0  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020540  2**0
                  CONTENTS, READONLY
 10 .debug_info   00012323  00000000  00000000  00020570  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00002874  00000000  00000000  00032893  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00009acf  00000000  00000000  00035107  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00000cc8  00000000  00000000  0003ebd8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000fd8  00000000  00000000  0003f8a0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   00006818  00000000  00000000  00040878  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    0000492e  00000000  00000000  00047090  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007e  00000000  00000000  0004b9be  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00003044  00000000  00000000  0004ba3c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000540 	.word	0x20000540
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08007324 	.word	0x08007324

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000544 	.word	0x20000544
 80001cc:	08007324 	.word	0x08007324

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f092 0f00 	teq	r2, #0
 800056a:	bf14      	ite	ne
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	4770      	bxeq	lr
 8000572:	b530      	push	{r4, r5, lr}
 8000574:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000578:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800057c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000580:	e720      	b.n	80003c4 <__adddf3+0x138>
 8000582:	bf00      	nop

08000584 <__aeabi_ul2d>:
 8000584:	ea50 0201 	orrs.w	r2, r0, r1
 8000588:	bf08      	it	eq
 800058a:	4770      	bxeq	lr
 800058c:	b530      	push	{r4, r5, lr}
 800058e:	f04f 0500 	mov.w	r5, #0
 8000592:	e00a      	b.n	80005aa <__aeabi_l2d+0x16>

08000594 <__aeabi_l2d>:
 8000594:	ea50 0201 	orrs.w	r2, r0, r1
 8000598:	bf08      	it	eq
 800059a:	4770      	bxeq	lr
 800059c:	b530      	push	{r4, r5, lr}
 800059e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005a2:	d502      	bpl.n	80005aa <__aeabi_l2d+0x16>
 80005a4:	4240      	negs	r0, r0
 80005a6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005aa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005ae:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005b2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005b6:	f43f aedc 	beq.w	8000372 <__adddf3+0xe6>
 80005ba:	f04f 0203 	mov.w	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005d2:	f1c2 0320 	rsb	r3, r2, #32
 80005d6:	fa00 fc03 	lsl.w	ip, r0, r3
 80005da:	fa20 f002 	lsr.w	r0, r0, r2
 80005de:	fa01 fe03 	lsl.w	lr, r1, r3
 80005e2:	ea40 000e 	orr.w	r0, r0, lr
 80005e6:	fa21 f102 	lsr.w	r1, r1, r2
 80005ea:	4414      	add	r4, r2
 80005ec:	e6c1      	b.n	8000372 <__adddf3+0xe6>
 80005ee:	bf00      	nop

080005f0 <__aeabi_dmul>:
 80005f0:	b570      	push	{r4, r5, r6, lr}
 80005f2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005f6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005fa:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005fe:	bf1d      	ittte	ne
 8000600:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000604:	ea94 0f0c 	teqne	r4, ip
 8000608:	ea95 0f0c 	teqne	r5, ip
 800060c:	f000 f8de 	bleq	80007cc <__aeabi_dmul+0x1dc>
 8000610:	442c      	add	r4, r5
 8000612:	ea81 0603 	eor.w	r6, r1, r3
 8000616:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800061a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800061e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000622:	bf18      	it	ne
 8000624:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000628:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800062c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000630:	d038      	beq.n	80006a4 <__aeabi_dmul+0xb4>
 8000632:	fba0 ce02 	umull	ip, lr, r0, r2
 8000636:	f04f 0500 	mov.w	r5, #0
 800063a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800063e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000642:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000646:	f04f 0600 	mov.w	r6, #0
 800064a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800064e:	f09c 0f00 	teq	ip, #0
 8000652:	bf18      	it	ne
 8000654:	f04e 0e01 	orrne.w	lr, lr, #1
 8000658:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800065c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000660:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000664:	d204      	bcs.n	8000670 <__aeabi_dmul+0x80>
 8000666:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800066a:	416d      	adcs	r5, r5
 800066c:	eb46 0606 	adc.w	r6, r6, r6
 8000670:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000674:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000678:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800067c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000680:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000684:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000688:	bf88      	it	hi
 800068a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800068e:	d81e      	bhi.n	80006ce <__aeabi_dmul+0xde>
 8000690:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000694:	bf08      	it	eq
 8000696:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800069a:	f150 0000 	adcs.w	r0, r0, #0
 800069e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006a8:	ea46 0101 	orr.w	r1, r6, r1
 80006ac:	ea40 0002 	orr.w	r0, r0, r2
 80006b0:	ea81 0103 	eor.w	r1, r1, r3
 80006b4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b8:	bfc2      	ittt	gt
 80006ba:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006be:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006c2:	bd70      	popgt	{r4, r5, r6, pc}
 80006c4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006c8:	f04f 0e00 	mov.w	lr, #0
 80006cc:	3c01      	subs	r4, #1
 80006ce:	f300 80ab 	bgt.w	8000828 <__aeabi_dmul+0x238>
 80006d2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006d6:	bfde      	ittt	le
 80006d8:	2000      	movle	r0, #0
 80006da:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006de:	bd70      	pople	{r4, r5, r6, pc}
 80006e0:	f1c4 0400 	rsb	r4, r4, #0
 80006e4:	3c20      	subs	r4, #32
 80006e6:	da35      	bge.n	8000754 <__aeabi_dmul+0x164>
 80006e8:	340c      	adds	r4, #12
 80006ea:	dc1b      	bgt.n	8000724 <__aeabi_dmul+0x134>
 80006ec:	f104 0414 	add.w	r4, r4, #20
 80006f0:	f1c4 0520 	rsb	r5, r4, #32
 80006f4:	fa00 f305 	lsl.w	r3, r0, r5
 80006f8:	fa20 f004 	lsr.w	r0, r0, r4
 80006fc:	fa01 f205 	lsl.w	r2, r1, r5
 8000700:	ea40 0002 	orr.w	r0, r0, r2
 8000704:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000708:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800070c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000710:	fa21 f604 	lsr.w	r6, r1, r4
 8000714:	eb42 0106 	adc.w	r1, r2, r6
 8000718:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800071c:	bf08      	it	eq
 800071e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000722:	bd70      	pop	{r4, r5, r6, pc}
 8000724:	f1c4 040c 	rsb	r4, r4, #12
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f304 	lsl.w	r3, r0, r4
 8000730:	fa20 f005 	lsr.w	r0, r0, r5
 8000734:	fa01 f204 	lsl.w	r2, r1, r4
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000744:	f141 0100 	adc.w	r1, r1, #0
 8000748:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800074c:	bf08      	it	eq
 800074e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000752:	bd70      	pop	{r4, r5, r6, pc}
 8000754:	f1c4 0520 	rsb	r5, r4, #32
 8000758:	fa00 f205 	lsl.w	r2, r0, r5
 800075c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000760:	fa20 f304 	lsr.w	r3, r0, r4
 8000764:	fa01 f205 	lsl.w	r2, r1, r5
 8000768:	ea43 0302 	orr.w	r3, r3, r2
 800076c:	fa21 f004 	lsr.w	r0, r1, r4
 8000770:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000774:	fa21 f204 	lsr.w	r2, r1, r4
 8000778:	ea20 0002 	bic.w	r0, r0, r2
 800077c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f094 0f00 	teq	r4, #0
 8000790:	d10f      	bne.n	80007b2 <__aeabi_dmul+0x1c2>
 8000792:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000796:	0040      	lsls	r0, r0, #1
 8000798:	eb41 0101 	adc.w	r1, r1, r1
 800079c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a0:	bf08      	it	eq
 80007a2:	3c01      	subeq	r4, #1
 80007a4:	d0f7      	beq.n	8000796 <__aeabi_dmul+0x1a6>
 80007a6:	ea41 0106 	orr.w	r1, r1, r6
 80007aa:	f095 0f00 	teq	r5, #0
 80007ae:	bf18      	it	ne
 80007b0:	4770      	bxne	lr
 80007b2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007b6:	0052      	lsls	r2, r2, #1
 80007b8:	eb43 0303 	adc.w	r3, r3, r3
 80007bc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c0:	bf08      	it	eq
 80007c2:	3d01      	subeq	r5, #1
 80007c4:	d0f7      	beq.n	80007b6 <__aeabi_dmul+0x1c6>
 80007c6:	ea43 0306 	orr.w	r3, r3, r6
 80007ca:	4770      	bx	lr
 80007cc:	ea94 0f0c 	teq	r4, ip
 80007d0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007d4:	bf18      	it	ne
 80007d6:	ea95 0f0c 	teqne	r5, ip
 80007da:	d00c      	beq.n	80007f6 <__aeabi_dmul+0x206>
 80007dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e0:	bf18      	it	ne
 80007e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007e6:	d1d1      	bne.n	800078c <__aeabi_dmul+0x19c>
 80007e8:	ea81 0103 	eor.w	r1, r1, r3
 80007ec:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f0:	f04f 0000 	mov.w	r0, #0
 80007f4:	bd70      	pop	{r4, r5, r6, pc}
 80007f6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007fa:	bf06      	itte	eq
 80007fc:	4610      	moveq	r0, r2
 80007fe:	4619      	moveq	r1, r3
 8000800:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000804:	d019      	beq.n	800083a <__aeabi_dmul+0x24a>
 8000806:	ea94 0f0c 	teq	r4, ip
 800080a:	d102      	bne.n	8000812 <__aeabi_dmul+0x222>
 800080c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000810:	d113      	bne.n	800083a <__aeabi_dmul+0x24a>
 8000812:	ea95 0f0c 	teq	r5, ip
 8000816:	d105      	bne.n	8000824 <__aeabi_dmul+0x234>
 8000818:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800081c:	bf1c      	itt	ne
 800081e:	4610      	movne	r0, r2
 8000820:	4619      	movne	r1, r3
 8000822:	d10a      	bne.n	800083a <__aeabi_dmul+0x24a>
 8000824:	ea81 0103 	eor.w	r1, r1, r3
 8000828:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800082c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000830:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000834:	f04f 0000 	mov.w	r0, #0
 8000838:	bd70      	pop	{r4, r5, r6, pc}
 800083a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800083e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000842:	bd70      	pop	{r4, r5, r6, pc}

08000844 <__aeabi_ddiv>:
 8000844:	b570      	push	{r4, r5, r6, lr}
 8000846:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800084a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800084e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000852:	bf1d      	ittte	ne
 8000854:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000858:	ea94 0f0c 	teqne	r4, ip
 800085c:	ea95 0f0c 	teqne	r5, ip
 8000860:	f000 f8a7 	bleq	80009b2 <__aeabi_ddiv+0x16e>
 8000864:	eba4 0405 	sub.w	r4, r4, r5
 8000868:	ea81 0e03 	eor.w	lr, r1, r3
 800086c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000870:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000874:	f000 8088 	beq.w	8000988 <__aeabi_ddiv+0x144>
 8000878:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800087c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000880:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000884:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000888:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800088c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000890:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000894:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000898:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800089c:	429d      	cmp	r5, r3
 800089e:	bf08      	it	eq
 80008a0:	4296      	cmpeq	r6, r2
 80008a2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008a6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008aa:	d202      	bcs.n	80008b2 <__aeabi_ddiv+0x6e>
 80008ac:	085b      	lsrs	r3, r3, #1
 80008ae:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b2:	1ab6      	subs	r6, r6, r2
 80008b4:	eb65 0503 	sbc.w	r5, r5, r3
 80008b8:	085b      	lsrs	r3, r3, #1
 80008ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80008be:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008c2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d8:	085b      	lsrs	r3, r3, #1
 80008da:	ea4f 0232 	mov.w	r2, r2, rrx
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000920:	ea55 0e06 	orrs.w	lr, r5, r6
 8000924:	d018      	beq.n	8000958 <__aeabi_ddiv+0x114>
 8000926:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800092a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800092e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000932:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000936:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800093a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800093e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000942:	d1c0      	bne.n	80008c6 <__aeabi_ddiv+0x82>
 8000944:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000948:	d10b      	bne.n	8000962 <__aeabi_ddiv+0x11e>
 800094a:	ea41 0100 	orr.w	r1, r1, r0
 800094e:	f04f 0000 	mov.w	r0, #0
 8000952:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000956:	e7b6      	b.n	80008c6 <__aeabi_ddiv+0x82>
 8000958:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800095c:	bf04      	itt	eq
 800095e:	4301      	orreq	r1, r0
 8000960:	2000      	moveq	r0, #0
 8000962:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000966:	bf88      	it	hi
 8000968:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800096c:	f63f aeaf 	bhi.w	80006ce <__aeabi_dmul+0xde>
 8000970:	ebb5 0c03 	subs.w	ip, r5, r3
 8000974:	bf04      	itt	eq
 8000976:	ebb6 0c02 	subseq.w	ip, r6, r2
 800097a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800097e:	f150 0000 	adcs.w	r0, r0, #0
 8000982:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000986:	bd70      	pop	{r4, r5, r6, pc}
 8000988:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800098c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000990:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000994:	bfc2      	ittt	gt
 8000996:	ebd4 050c 	rsbsgt	r5, r4, ip
 800099a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800099e:	bd70      	popgt	{r4, r5, r6, pc}
 80009a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009a4:	f04f 0e00 	mov.w	lr, #0
 80009a8:	3c01      	subs	r4, #1
 80009aa:	e690      	b.n	80006ce <__aeabi_dmul+0xde>
 80009ac:	ea45 0e06 	orr.w	lr, r5, r6
 80009b0:	e68d      	b.n	80006ce <__aeabi_dmul+0xde>
 80009b2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009b6:	ea94 0f0c 	teq	r4, ip
 80009ba:	bf08      	it	eq
 80009bc:	ea95 0f0c 	teqeq	r5, ip
 80009c0:	f43f af3b 	beq.w	800083a <__aeabi_dmul+0x24a>
 80009c4:	ea94 0f0c 	teq	r4, ip
 80009c8:	d10a      	bne.n	80009e0 <__aeabi_ddiv+0x19c>
 80009ca:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009ce:	f47f af34 	bne.w	800083a <__aeabi_dmul+0x24a>
 80009d2:	ea95 0f0c 	teq	r5, ip
 80009d6:	f47f af25 	bne.w	8000824 <__aeabi_dmul+0x234>
 80009da:	4610      	mov	r0, r2
 80009dc:	4619      	mov	r1, r3
 80009de:	e72c      	b.n	800083a <__aeabi_dmul+0x24a>
 80009e0:	ea95 0f0c 	teq	r5, ip
 80009e4:	d106      	bne.n	80009f4 <__aeabi_ddiv+0x1b0>
 80009e6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009ea:	f43f aefd 	beq.w	80007e8 <__aeabi_dmul+0x1f8>
 80009ee:	4610      	mov	r0, r2
 80009f0:	4619      	mov	r1, r3
 80009f2:	e722      	b.n	800083a <__aeabi_dmul+0x24a>
 80009f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f8:	bf18      	it	ne
 80009fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009fe:	f47f aec5 	bne.w	800078c <__aeabi_dmul+0x19c>
 8000a02:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a06:	f47f af0d 	bne.w	8000824 <__aeabi_dmul+0x234>
 8000a0a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a0e:	f47f aeeb 	bne.w	80007e8 <__aeabi_dmul+0x1f8>
 8000a12:	e712      	b.n	800083a <__aeabi_dmul+0x24a>

08000a14 <__gedf2>:
 8000a14:	f04f 3cff 	mov.w	ip, #4294967295
 8000a18:	e006      	b.n	8000a28 <__cmpdf2+0x4>
 8000a1a:	bf00      	nop

08000a1c <__ledf2>:
 8000a1c:	f04f 0c01 	mov.w	ip, #1
 8000a20:	e002      	b.n	8000a28 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__cmpdf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a34:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a38:	bf18      	it	ne
 8000a3a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a3e:	d01b      	beq.n	8000a78 <__cmpdf2+0x54>
 8000a40:	b001      	add	sp, #4
 8000a42:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a46:	bf0c      	ite	eq
 8000a48:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a4c:	ea91 0f03 	teqne	r1, r3
 8000a50:	bf02      	ittt	eq
 8000a52:	ea90 0f02 	teqeq	r0, r2
 8000a56:	2000      	moveq	r0, #0
 8000a58:	4770      	bxeq	lr
 8000a5a:	f110 0f00 	cmn.w	r0, #0
 8000a5e:	ea91 0f03 	teq	r1, r3
 8000a62:	bf58      	it	pl
 8000a64:	4299      	cmppl	r1, r3
 8000a66:	bf08      	it	eq
 8000a68:	4290      	cmpeq	r0, r2
 8000a6a:	bf2c      	ite	cs
 8000a6c:	17d8      	asrcs	r0, r3, #31
 8000a6e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a72:	f040 0001 	orr.w	r0, r0, #1
 8000a76:	4770      	bx	lr
 8000a78:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a7c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a80:	d102      	bne.n	8000a88 <__cmpdf2+0x64>
 8000a82:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a86:	d107      	bne.n	8000a98 <__cmpdf2+0x74>
 8000a88:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a8c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a90:	d1d6      	bne.n	8000a40 <__cmpdf2+0x1c>
 8000a92:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a96:	d0d3      	beq.n	8000a40 <__cmpdf2+0x1c>
 8000a98:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a9c:	4770      	bx	lr
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_cdrcmple>:
 8000aa0:	4684      	mov	ip, r0
 8000aa2:	4610      	mov	r0, r2
 8000aa4:	4662      	mov	r2, ip
 8000aa6:	468c      	mov	ip, r1
 8000aa8:	4619      	mov	r1, r3
 8000aaa:	4663      	mov	r3, ip
 8000aac:	e000      	b.n	8000ab0 <__aeabi_cdcmpeq>
 8000aae:	bf00      	nop

08000ab0 <__aeabi_cdcmpeq>:
 8000ab0:	b501      	push	{r0, lr}
 8000ab2:	f7ff ffb7 	bl	8000a24 <__cmpdf2>
 8000ab6:	2800      	cmp	r0, #0
 8000ab8:	bf48      	it	mi
 8000aba:	f110 0f00 	cmnmi.w	r0, #0
 8000abe:	bd01      	pop	{r0, pc}

08000ac0 <__aeabi_dcmpeq>:
 8000ac0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac4:	f7ff fff4 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000ac8:	bf0c      	ite	eq
 8000aca:	2001      	moveq	r0, #1
 8000acc:	2000      	movne	r0, #0
 8000ace:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ad2:	bf00      	nop

08000ad4 <__aeabi_dcmplt>:
 8000ad4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad8:	f7ff ffea 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000adc:	bf34      	ite	cc
 8000ade:	2001      	movcc	r0, #1
 8000ae0:	2000      	movcs	r0, #0
 8000ae2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_dcmple>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff ffe0 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000af0:	bf94      	ite	ls
 8000af2:	2001      	movls	r0, #1
 8000af4:	2000      	movhi	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmpge>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffce 	bl	8000aa0 <__aeabi_cdrcmple>
 8000b04:	bf94      	ite	ls
 8000b06:	2001      	movls	r0, #1
 8000b08:	2000      	movhi	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmpgt>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffc4 	bl	8000aa0 <__aeabi_cdrcmple>
 8000b18:	bf34      	ite	cc
 8000b1a:	2001      	movcc	r0, #1
 8000b1c:	2000      	movcs	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpun>:
 8000b24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b2c:	d102      	bne.n	8000b34 <__aeabi_dcmpun+0x10>
 8000b2e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b32:	d10a      	bne.n	8000b4a <__aeabi_dcmpun+0x26>
 8000b34:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b3c:	d102      	bne.n	8000b44 <__aeabi_dcmpun+0x20>
 8000b3e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b42:	d102      	bne.n	8000b4a <__aeabi_dcmpun+0x26>
 8000b44:	f04f 0000 	mov.w	r0, #0
 8000b48:	4770      	bx	lr
 8000b4a:	f04f 0001 	mov.w	r0, #1
 8000b4e:	4770      	bx	lr

08000b50 <__aeabi_d2iz>:
 8000b50:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b54:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b58:	d215      	bcs.n	8000b86 <__aeabi_d2iz+0x36>
 8000b5a:	d511      	bpl.n	8000b80 <__aeabi_d2iz+0x30>
 8000b5c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b60:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b64:	d912      	bls.n	8000b8c <__aeabi_d2iz+0x3c>
 8000b66:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b6a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b6e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b72:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b76:	fa23 f002 	lsr.w	r0, r3, r2
 8000b7a:	bf18      	it	ne
 8000b7c:	4240      	negne	r0, r0
 8000b7e:	4770      	bx	lr
 8000b80:	f04f 0000 	mov.w	r0, #0
 8000b84:	4770      	bx	lr
 8000b86:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b8a:	d105      	bne.n	8000b98 <__aeabi_d2iz+0x48>
 8000b8c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b90:	bf08      	it	eq
 8000b92:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	bf00      	nop

08000ba0 <__aeabi_d2f>:
 8000ba0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ba4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ba8:	bf24      	itt	cs
 8000baa:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bae:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bb2:	d90d      	bls.n	8000bd0 <__aeabi_d2f+0x30>
 8000bb4:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bb8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bbc:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc0:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bc4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bc8:	bf08      	it	eq
 8000bca:	f020 0001 	biceq.w	r0, r0, #1
 8000bce:	4770      	bx	lr
 8000bd0:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bd4:	d121      	bne.n	8000c1a <__aeabi_d2f+0x7a>
 8000bd6:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bda:	bfbc      	itt	lt
 8000bdc:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be0:	4770      	bxlt	lr
 8000be2:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000be6:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bea:	f1c2 0218 	rsb	r2, r2, #24
 8000bee:	f1c2 0c20 	rsb	ip, r2, #32
 8000bf2:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bf6:	fa20 f002 	lsr.w	r0, r0, r2
 8000bfa:	bf18      	it	ne
 8000bfc:	f040 0001 	orrne.w	r0, r0, #1
 8000c00:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c04:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c08:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c0c:	ea40 000c 	orr.w	r0, r0, ip
 8000c10:	fa23 f302 	lsr.w	r3, r3, r2
 8000c14:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c18:	e7cc      	b.n	8000bb4 <__aeabi_d2f+0x14>
 8000c1a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c1e:	d107      	bne.n	8000c30 <__aeabi_d2f+0x90>
 8000c20:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c24:	bf1e      	ittt	ne
 8000c26:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c2a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c2e:	4770      	bxne	lr
 8000c30:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c34:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c38:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c3c:	4770      	bx	lr
 8000c3e:	bf00      	nop

08000c40 <__aeabi_uldivmod>:
 8000c40:	b953      	cbnz	r3, 8000c58 <__aeabi_uldivmod+0x18>
 8000c42:	b94a      	cbnz	r2, 8000c58 <__aeabi_uldivmod+0x18>
 8000c44:	2900      	cmp	r1, #0
 8000c46:	bf08      	it	eq
 8000c48:	2800      	cmpeq	r0, #0
 8000c4a:	bf1c      	itt	ne
 8000c4c:	f04f 31ff 	movne.w	r1, #4294967295
 8000c50:	f04f 30ff 	movne.w	r0, #4294967295
 8000c54:	f000 b97e 	b.w	8000f54 <__aeabi_idiv0>
 8000c58:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c5c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c60:	f000 f806 	bl	8000c70 <__udivmoddi4>
 8000c64:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c68:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c6c:	b004      	add	sp, #16
 8000c6e:	4770      	bx	lr

08000c70 <__udivmoddi4>:
 8000c70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c74:	468c      	mov	ip, r1
 8000c76:	460e      	mov	r6, r1
 8000c78:	4604      	mov	r4, r0
 8000c7a:	9d08      	ldr	r5, [sp, #32]
 8000c7c:	2b00      	cmp	r3, #0
 8000c7e:	d150      	bne.n	8000d22 <__udivmoddi4+0xb2>
 8000c80:	428a      	cmp	r2, r1
 8000c82:	4617      	mov	r7, r2
 8000c84:	d96c      	bls.n	8000d60 <__udivmoddi4+0xf0>
 8000c86:	fab2 fe82 	clz	lr, r2
 8000c8a:	f1be 0f00 	cmp.w	lr, #0
 8000c8e:	d00b      	beq.n	8000ca8 <__udivmoddi4+0x38>
 8000c90:	f1ce 0420 	rsb	r4, lr, #32
 8000c94:	fa20 f404 	lsr.w	r4, r0, r4
 8000c98:	fa01 f60e 	lsl.w	r6, r1, lr
 8000c9c:	ea44 0c06 	orr.w	ip, r4, r6
 8000ca0:	fa02 f70e 	lsl.w	r7, r2, lr
 8000ca4:	fa00 f40e 	lsl.w	r4, r0, lr
 8000ca8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000cac:	0c22      	lsrs	r2, r4, #16
 8000cae:	fbbc f0f9 	udiv	r0, ip, r9
 8000cb2:	fa1f f887 	uxth.w	r8, r7
 8000cb6:	fb09 c610 	mls	r6, r9, r0, ip
 8000cba:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
 8000cbe:	fb00 f308 	mul.w	r3, r0, r8
 8000cc2:	42b3      	cmp	r3, r6
 8000cc4:	d909      	bls.n	8000cda <__udivmoddi4+0x6a>
 8000cc6:	19f6      	adds	r6, r6, r7
 8000cc8:	f100 32ff 	add.w	r2, r0, #4294967295
 8000ccc:	f080 8122 	bcs.w	8000f14 <__udivmoddi4+0x2a4>
 8000cd0:	42b3      	cmp	r3, r6
 8000cd2:	f240 811f 	bls.w	8000f14 <__udivmoddi4+0x2a4>
 8000cd6:	3802      	subs	r0, #2
 8000cd8:	443e      	add	r6, r7
 8000cda:	1af6      	subs	r6, r6, r3
 8000cdc:	b2a2      	uxth	r2, r4
 8000cde:	fbb6 f3f9 	udiv	r3, r6, r9
 8000ce2:	fb09 6613 	mls	r6, r9, r3, r6
 8000ce6:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
 8000cea:	fb03 f808 	mul.w	r8, r3, r8
 8000cee:	45a0      	cmp	r8, r4
 8000cf0:	d909      	bls.n	8000d06 <__udivmoddi4+0x96>
 8000cf2:	19e4      	adds	r4, r4, r7
 8000cf4:	f103 32ff 	add.w	r2, r3, #4294967295
 8000cf8:	f080 810a 	bcs.w	8000f10 <__udivmoddi4+0x2a0>
 8000cfc:	45a0      	cmp	r8, r4
 8000cfe:	f240 8107 	bls.w	8000f10 <__udivmoddi4+0x2a0>
 8000d02:	3b02      	subs	r3, #2
 8000d04:	443c      	add	r4, r7
 8000d06:	ebc8 0404 	rsb	r4, r8, r4
 8000d0a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000d0e:	2100      	movs	r1, #0
 8000d10:	2d00      	cmp	r5, #0
 8000d12:	d062      	beq.n	8000dda <__udivmoddi4+0x16a>
 8000d14:	fa24 f40e 	lsr.w	r4, r4, lr
 8000d18:	2300      	movs	r3, #0
 8000d1a:	602c      	str	r4, [r5, #0]
 8000d1c:	606b      	str	r3, [r5, #4]
 8000d1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d22:	428b      	cmp	r3, r1
 8000d24:	d907      	bls.n	8000d36 <__udivmoddi4+0xc6>
 8000d26:	2d00      	cmp	r5, #0
 8000d28:	d055      	beq.n	8000dd6 <__udivmoddi4+0x166>
 8000d2a:	2100      	movs	r1, #0
 8000d2c:	e885 0041 	stmia.w	r5, {r0, r6}
 8000d30:	4608      	mov	r0, r1
 8000d32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d36:	fab3 f183 	clz	r1, r3
 8000d3a:	2900      	cmp	r1, #0
 8000d3c:	f040 8090 	bne.w	8000e60 <__udivmoddi4+0x1f0>
 8000d40:	42b3      	cmp	r3, r6
 8000d42:	d302      	bcc.n	8000d4a <__udivmoddi4+0xda>
 8000d44:	4282      	cmp	r2, r0
 8000d46:	f200 80f8 	bhi.w	8000f3a <__udivmoddi4+0x2ca>
 8000d4a:	1a84      	subs	r4, r0, r2
 8000d4c:	eb66 0603 	sbc.w	r6, r6, r3
 8000d50:	2001      	movs	r0, #1
 8000d52:	46b4      	mov	ip, r6
 8000d54:	2d00      	cmp	r5, #0
 8000d56:	d040      	beq.n	8000dda <__udivmoddi4+0x16a>
 8000d58:	e885 1010 	stmia.w	r5, {r4, ip}
 8000d5c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d60:	b912      	cbnz	r2, 8000d68 <__udivmoddi4+0xf8>
 8000d62:	2701      	movs	r7, #1
 8000d64:	fbb7 f7f2 	udiv	r7, r7, r2
 8000d68:	fab7 fe87 	clz	lr, r7
 8000d6c:	f1be 0f00 	cmp.w	lr, #0
 8000d70:	d135      	bne.n	8000dde <__udivmoddi4+0x16e>
 8000d72:	1bf3      	subs	r3, r6, r7
 8000d74:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000d78:	fa1f fc87 	uxth.w	ip, r7
 8000d7c:	2101      	movs	r1, #1
 8000d7e:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d82:	0c22      	lsrs	r2, r4, #16
 8000d84:	fb08 3610 	mls	r6, r8, r0, r3
 8000d88:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
 8000d8c:	fb0c f300 	mul.w	r3, ip, r0
 8000d90:	42b3      	cmp	r3, r6
 8000d92:	d907      	bls.n	8000da4 <__udivmoddi4+0x134>
 8000d94:	19f6      	adds	r6, r6, r7
 8000d96:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d9a:	d202      	bcs.n	8000da2 <__udivmoddi4+0x132>
 8000d9c:	42b3      	cmp	r3, r6
 8000d9e:	f200 80ce 	bhi.w	8000f3e <__udivmoddi4+0x2ce>
 8000da2:	4610      	mov	r0, r2
 8000da4:	1af6      	subs	r6, r6, r3
 8000da6:	b2a2      	uxth	r2, r4
 8000da8:	fbb6 f3f8 	udiv	r3, r6, r8
 8000dac:	fb08 6613 	mls	r6, r8, r3, r6
 8000db0:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
 8000db4:	fb0c fc03 	mul.w	ip, ip, r3
 8000db8:	45a4      	cmp	ip, r4
 8000dba:	d907      	bls.n	8000dcc <__udivmoddi4+0x15c>
 8000dbc:	19e4      	adds	r4, r4, r7
 8000dbe:	f103 32ff 	add.w	r2, r3, #4294967295
 8000dc2:	d202      	bcs.n	8000dca <__udivmoddi4+0x15a>
 8000dc4:	45a4      	cmp	ip, r4
 8000dc6:	f200 80b5 	bhi.w	8000f34 <__udivmoddi4+0x2c4>
 8000dca:	4613      	mov	r3, r2
 8000dcc:	ebcc 0404 	rsb	r4, ip, r4
 8000dd0:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dd4:	e79c      	b.n	8000d10 <__udivmoddi4+0xa0>
 8000dd6:	4629      	mov	r1, r5
 8000dd8:	4628      	mov	r0, r5
 8000dda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dde:	f1ce 0120 	rsb	r1, lr, #32
 8000de2:	fa06 f30e 	lsl.w	r3, r6, lr
 8000de6:	fa07 f70e 	lsl.w	r7, r7, lr
 8000dea:	fa20 f901 	lsr.w	r9, r0, r1
 8000dee:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000df2:	40ce      	lsrs	r6, r1
 8000df4:	ea49 0903 	orr.w	r9, r9, r3
 8000df8:	fbb6 faf8 	udiv	sl, r6, r8
 8000dfc:	ea4f 4419 	mov.w	r4, r9, lsr #16
 8000e00:	fb08 661a 	mls	r6, r8, sl, r6
 8000e04:	fa1f fc87 	uxth.w	ip, r7
 8000e08:	ea44 4306 	orr.w	r3, r4, r6, lsl #16
 8000e0c:	fb0a f20c 	mul.w	r2, sl, ip
 8000e10:	429a      	cmp	r2, r3
 8000e12:	fa00 f40e 	lsl.w	r4, r0, lr
 8000e16:	d90a      	bls.n	8000e2e <__udivmoddi4+0x1be>
 8000e18:	19db      	adds	r3, r3, r7
 8000e1a:	f10a 31ff 	add.w	r1, sl, #4294967295
 8000e1e:	f080 8087 	bcs.w	8000f30 <__udivmoddi4+0x2c0>
 8000e22:	429a      	cmp	r2, r3
 8000e24:	f240 8084 	bls.w	8000f30 <__udivmoddi4+0x2c0>
 8000e28:	f1aa 0a02 	sub.w	sl, sl, #2
 8000e2c:	443b      	add	r3, r7
 8000e2e:	1a9b      	subs	r3, r3, r2
 8000e30:	fa1f f989 	uxth.w	r9, r9
 8000e34:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e38:	fb08 3311 	mls	r3, r8, r1, r3
 8000e3c:	ea49 4303 	orr.w	r3, r9, r3, lsl #16
 8000e40:	fb01 f60c 	mul.w	r6, r1, ip
 8000e44:	429e      	cmp	r6, r3
 8000e46:	d907      	bls.n	8000e58 <__udivmoddi4+0x1e8>
 8000e48:	19db      	adds	r3, r3, r7
 8000e4a:	f101 32ff 	add.w	r2, r1, #4294967295
 8000e4e:	d26b      	bcs.n	8000f28 <__udivmoddi4+0x2b8>
 8000e50:	429e      	cmp	r6, r3
 8000e52:	d969      	bls.n	8000f28 <__udivmoddi4+0x2b8>
 8000e54:	3902      	subs	r1, #2
 8000e56:	443b      	add	r3, r7
 8000e58:	1b9b      	subs	r3, r3, r6
 8000e5a:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8000e5e:	e78e      	b.n	8000d7e <__udivmoddi4+0x10e>
 8000e60:	f1c1 0e20 	rsb	lr, r1, #32
 8000e64:	fa22 f40e 	lsr.w	r4, r2, lr
 8000e68:	408b      	lsls	r3, r1
 8000e6a:	4323      	orrs	r3, r4
 8000e6c:	fa20 f70e 	lsr.w	r7, r0, lr
 8000e70:	fa06 f401 	lsl.w	r4, r6, r1
 8000e74:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000e78:	fa26 f60e 	lsr.w	r6, r6, lr
 8000e7c:	433c      	orrs	r4, r7
 8000e7e:	fbb6 f9fc 	udiv	r9, r6, ip
 8000e82:	0c27      	lsrs	r7, r4, #16
 8000e84:	fb0c 6619 	mls	r6, ip, r9, r6
 8000e88:	fa1f f883 	uxth.w	r8, r3
 8000e8c:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
 8000e90:	fb09 f708 	mul.w	r7, r9, r8
 8000e94:	42b7      	cmp	r7, r6
 8000e96:	fa02 f201 	lsl.w	r2, r2, r1
 8000e9a:	fa00 fa01 	lsl.w	sl, r0, r1
 8000e9e:	d908      	bls.n	8000eb2 <__udivmoddi4+0x242>
 8000ea0:	18f6      	adds	r6, r6, r3
 8000ea2:	f109 30ff 	add.w	r0, r9, #4294967295
 8000ea6:	d241      	bcs.n	8000f2c <__udivmoddi4+0x2bc>
 8000ea8:	42b7      	cmp	r7, r6
 8000eaa:	d93f      	bls.n	8000f2c <__udivmoddi4+0x2bc>
 8000eac:	f1a9 0902 	sub.w	r9, r9, #2
 8000eb0:	441e      	add	r6, r3
 8000eb2:	1bf6      	subs	r6, r6, r7
 8000eb4:	b2a0      	uxth	r0, r4
 8000eb6:	fbb6 f4fc 	udiv	r4, r6, ip
 8000eba:	fb0c 6614 	mls	r6, ip, r4, r6
 8000ebe:	ea40 4706 	orr.w	r7, r0, r6, lsl #16
 8000ec2:	fb04 f808 	mul.w	r8, r4, r8
 8000ec6:	45b8      	cmp	r8, r7
 8000ec8:	d907      	bls.n	8000eda <__udivmoddi4+0x26a>
 8000eca:	18ff      	adds	r7, r7, r3
 8000ecc:	f104 30ff 	add.w	r0, r4, #4294967295
 8000ed0:	d228      	bcs.n	8000f24 <__udivmoddi4+0x2b4>
 8000ed2:	45b8      	cmp	r8, r7
 8000ed4:	d926      	bls.n	8000f24 <__udivmoddi4+0x2b4>
 8000ed6:	3c02      	subs	r4, #2
 8000ed8:	441f      	add	r7, r3
 8000eda:	ea44 4009 	orr.w	r0, r4, r9, lsl #16
 8000ede:	ebc8 0707 	rsb	r7, r8, r7
 8000ee2:	fba0 8902 	umull	r8, r9, r0, r2
 8000ee6:	454f      	cmp	r7, r9
 8000ee8:	4644      	mov	r4, r8
 8000eea:	464e      	mov	r6, r9
 8000eec:	d314      	bcc.n	8000f18 <__udivmoddi4+0x2a8>
 8000eee:	d029      	beq.n	8000f44 <__udivmoddi4+0x2d4>
 8000ef0:	b365      	cbz	r5, 8000f4c <__udivmoddi4+0x2dc>
 8000ef2:	ebba 0304 	subs.w	r3, sl, r4
 8000ef6:	eb67 0706 	sbc.w	r7, r7, r6
 8000efa:	fa07 fe0e 	lsl.w	lr, r7, lr
 8000efe:	40cb      	lsrs	r3, r1
 8000f00:	40cf      	lsrs	r7, r1
 8000f02:	ea4e 0303 	orr.w	r3, lr, r3
 8000f06:	e885 0088 	stmia.w	r5, {r3, r7}
 8000f0a:	2100      	movs	r1, #0
 8000f0c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f10:	4613      	mov	r3, r2
 8000f12:	e6f8      	b.n	8000d06 <__udivmoddi4+0x96>
 8000f14:	4610      	mov	r0, r2
 8000f16:	e6e0      	b.n	8000cda <__udivmoddi4+0x6a>
 8000f18:	ebb8 0402 	subs.w	r4, r8, r2
 8000f1c:	eb69 0603 	sbc.w	r6, r9, r3
 8000f20:	3801      	subs	r0, #1
 8000f22:	e7e5      	b.n	8000ef0 <__udivmoddi4+0x280>
 8000f24:	4604      	mov	r4, r0
 8000f26:	e7d8      	b.n	8000eda <__udivmoddi4+0x26a>
 8000f28:	4611      	mov	r1, r2
 8000f2a:	e795      	b.n	8000e58 <__udivmoddi4+0x1e8>
 8000f2c:	4681      	mov	r9, r0
 8000f2e:	e7c0      	b.n	8000eb2 <__udivmoddi4+0x242>
 8000f30:	468a      	mov	sl, r1
 8000f32:	e77c      	b.n	8000e2e <__udivmoddi4+0x1be>
 8000f34:	3b02      	subs	r3, #2
 8000f36:	443c      	add	r4, r7
 8000f38:	e748      	b.n	8000dcc <__udivmoddi4+0x15c>
 8000f3a:	4608      	mov	r0, r1
 8000f3c:	e70a      	b.n	8000d54 <__udivmoddi4+0xe4>
 8000f3e:	3802      	subs	r0, #2
 8000f40:	443e      	add	r6, r7
 8000f42:	e72f      	b.n	8000da4 <__udivmoddi4+0x134>
 8000f44:	45c2      	cmp	sl, r8
 8000f46:	d3e7      	bcc.n	8000f18 <__udivmoddi4+0x2a8>
 8000f48:	463e      	mov	r6, r7
 8000f4a:	e7d1      	b.n	8000ef0 <__udivmoddi4+0x280>
 8000f4c:	4629      	mov	r1, r5
 8000f4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f52:	bf00      	nop

08000f54 <__aeabi_idiv0>:
 8000f54:	4770      	bx	lr
 8000f56:	bf00      	nop

08000f58 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f58:	b510      	push	{r4, lr}
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock/1000);
 8000f5a:	4b08      	ldr	r3, [pc, #32]	; (8000f7c <HAL_InitTick+0x24>)
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f5c:	4604      	mov	r4, r0
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock/1000);
 8000f5e:	6818      	ldr	r0, [r3, #0]
 8000f60:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f64:	fbb0 f0f3 	udiv	r0, r0, r3
 8000f68:	f000 fc8e 	bl	8001888 <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0);
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	4621      	mov	r1, r4
 8000f70:	f04f 30ff 	mov.w	r0, #4294967295
 8000f74:	f000 fc54 	bl	8001820 <HAL_NVIC_SetPriority>

  /* Return function status */
  return HAL_OK;
}
 8000f78:	2000      	movs	r0, #0
 8000f7a:	bd10      	pop	{r4, pc}
 8000f7c:	20000000 	.word	0x20000000

08000f80 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f80:	b508      	push	{r3, lr}
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f82:	2003      	movs	r0, #3
 8000f84:	f000 fc3a 	bl	80017fc <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000f88:	2000      	movs	r0, #0
 8000f8a:	f7ff ffe5 	bl	8000f58 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000f8e:	f002 fc7d 	bl	800388c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
}
 8000f92:	2000      	movs	r0, #0
 8000f94:	bd08      	pop	{r3, pc}
	...

08000f98 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 8000f98:	4a02      	ldr	r2, [pc, #8]	; (8000fa4 <HAL_IncTick+0xc>)
 8000f9a:	6813      	ldr	r3, [r2, #0]
 8000f9c:	3301      	adds	r3, #1
 8000f9e:	6013      	str	r3, [r2, #0]
 8000fa0:	4770      	bx	lr
 8000fa2:	bf00      	nop
 8000fa4:	20000594 	.word	0x20000594

08000fa8 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000fa8:	4b01      	ldr	r3, [pc, #4]	; (8000fb0 <HAL_GetTick+0x8>)
 8000faa:	6818      	ldr	r0, [r3, #0]
}
 8000fac:	4770      	bx	lr
 8000fae:	bf00      	nop
 8000fb0:	20000594 	.word	0x20000594

08000fb4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay: specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000fb4:	b538      	push	{r3, r4, r5, lr}
 8000fb6:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000fb8:	f7ff fff6 	bl	8000fa8 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000fbc:	1c63      	adds	r3, r4, #1
  * @param Delay: specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
  uint32_t tickstart = HAL_GetTick();
 8000fbe:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
  {
    wait++;
 8000fc0:	bf18      	it	ne
 8000fc2:	3401      	addne	r4, #1
  } 

  while((HAL_GetTick() - tickstart) < wait)
 8000fc4:	f7ff fff0 	bl	8000fa8 <HAL_GetTick>
 8000fc8:	1b40      	subs	r0, r0, r5
 8000fca:	4284      	cmp	r4, r0
 8000fcc:	d8fa      	bhi.n	8000fc4 <HAL_Delay+0x10>
  {
  }
}
 8000fce:	bd38      	pop	{r3, r4, r5, pc}

08000fd0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000fd0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  
  ADC_Common_TypeDef *tmpADC_Common;
  uint32_t tmpCFGR = 0;
  __IO uint32_t wait_loop_index = 0;
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	9301      	str	r3, [sp, #4]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000fd6:	4604      	mov	r4, r0
 8000fd8:	2800      	cmp	r0, #0
 8000fda:	f000 80c4 	beq.w	8001166 <HAL_ADC_Init+0x196>
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));
 
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000fde:	6d85      	ldr	r5, [r0, #88]	; 0x58
 8000fe0:	b925      	cbnz	r5, 8000fec <HAL_ADC_Init+0x1c>
  {
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000fe2:	f002 fc99 	bl	8003918 <HAL_ADC_MspInit>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8000fe6:	65e5      	str	r5, [r4, #92]	; 0x5c
    
    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8000fe8:	f884 5054 	strb.w	r5, [r4, #84]	; 0x54
  }
  
  
  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  /*  Exit deep power down mode if still in that state */
  if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_DEEPPWD))
 8000fec:	6823      	ldr	r3, [r4, #0]
 8000fee:	689a      	ldr	r2, [r3, #8]
 8000ff0:	0092      	lsls	r2, r2, #2
  {
    /* Exit deep power down mode */ 
    CLEAR_BIT(hadc->Instance->CR, ADC_CR_DEEPPWD);
 8000ff2:	bf42      	ittt	mi
 8000ff4:	689a      	ldrmi	r2, [r3, #8]
 8000ff6:	f022 5200 	bicmi.w	r2, r2, #536870912	; 0x20000000
 8000ffa:	609a      	strmi	r2, [r3, #8]
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor 
     re-applied once the ADC voltage regulator is enabled */    
  }
  
  if  (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN))
 8000ffc:	689a      	ldr	r2, [r3, #8]
 8000ffe:	00d7      	lsls	r7, r2, #3
 8001000:	d504      	bpl.n	800100c <HAL_ADC_Init+0x3c>
  }
  
  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN))  
 8001002:	689a      	ldr	r2, [r3, #8]
 8001004:	00d6      	lsls	r6, r2, #3
 8001006:	d513      	bpl.n	8001030 <HAL_ADC_Init+0x60>
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001008:	2000      	movs	r0, #0
 800100a:	e01a      	b.n	8001042 <HAL_ADC_Init+0x72>
  }
  
  if  (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN))
  {  
    /* Enable ADC internal voltage regulator */
    SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN);
 800100c:	689a      	ldr	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially                    */
    /*       CPU processing cycles.                                           */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / (1000000 * 2)));
 800100e:	495c      	ldr	r1, [pc, #368]	; (8001180 <HAL_ADC_Init+0x1b0>)
  }
  
  if  (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN))
  {  
    /* Enable ADC internal voltage regulator */
    SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN);
 8001010:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001014:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially                    */
    /*       CPU processing cycles.                                           */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / (1000000 * 2)));
 8001016:	4a5b      	ldr	r2, [pc, #364]	; (8001184 <HAL_ADC_Init+0x1b4>)
 8001018:	6812      	ldr	r2, [r2, #0]
 800101a:	fbb2 f1f1 	udiv	r1, r2, r1
 800101e:	220a      	movs	r2, #10
 8001020:	434a      	muls	r2, r1
    while(wait_loop_index != 0)
    {
      wait_loop_index--;
 8001022:	9201      	str	r2, [sp, #4]
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially                    */
    /*       CPU processing cycles.                                           */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / (1000000 * 2)));
    while(wait_loop_index != 0)
 8001024:	9a01      	ldr	r2, [sp, #4]
 8001026:	2a00      	cmp	r2, #0
 8001028:	d0eb      	beq.n	8001002 <HAL_ADC_Init+0x32>
    {
      wait_loop_index--;
 800102a:	9a01      	ldr	r2, [sp, #4]
 800102c:	3a01      	subs	r2, #1
 800102e:	e7f8      	b.n	8001022 <HAL_ADC_Init+0x52>
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN))  
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001030:	6da2      	ldr	r2, [r4, #88]	; 0x58
 8001032:	f042 0210 	orr.w	r2, r2, #16
 8001036:	65a2      	str	r2, [r4, #88]	; 0x58
    
    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001038:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 800103a:	f042 0201 	orr.w	r2, r2, #1
 800103e:	65e2      	str	r2, [r4, #92]	; 0x5c
    
    tmp_hal_status = HAL_ERROR;
 8001040:	2001      	movs	r0, #1
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001042:	6da2      	ldr	r2, [r4, #88]	; 0x58
 8001044:	06d5      	lsls	r5, r2, #27
 8001046:	f100 808a 	bmi.w	800115e <HAL_ADC_Init+0x18e>
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)  )
 800104a:	689a      	ldr	r2, [r3, #8]
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800104c:	0751      	lsls	r1, r2, #29
 800104e:	f100 8086 	bmi.w	800115e <HAL_ADC_Init+0x18e>
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)  )
  {
    
    /* Initialize the ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL);
 8001052:	6da2      	ldr	r2, [r4, #88]	; 0x58
 8001054:	f042 0202 	orr.w	r2, r2, #2
 8001058:	65a2      	str	r2, [r4, #88]	; 0x58
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if ((ADC_IS_ENABLE(hadc) == RESET)   &&
 800105a:	689a      	ldr	r2, [r3, #8]
 800105c:	f002 0203 	and.w	r2, r2, #3
 8001060:	2a01      	cmp	r2, #1
 8001062:	f040 8082 	bne.w	800116a <HAL_ADC_Init+0x19a>
 8001066:	681a      	ldr	r2, [r3, #0]
 8001068:	07d2      	lsls	r2, r2, #31
 800106a:	d57e      	bpl.n	800116a <HAL_ADC_Init+0x19a>
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800106c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001070:	fa91 f1a1 	rbit	r1, r1
 8001074:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS(hadc->Init.ContinuousConvMode)           |
 8001078:	fab1 f581 	clz	r5, r1
                hadc->Init.Overrun                                           |
                hadc->Init.DataAlign                                         |
                hadc->Init.Resolution                                        |
                ADC_CFGR_REG_DISCONTINUOUS(hadc->Init.DiscontinuousConvMode)  );
 800107c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800107e:	fa92 f2a2 	rbit	r2, r2
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS(hadc->Init.ContinuousConvMode)           |
 8001082:	68e1      	ldr	r1, [r4, #12]
 8001084:	6ba7      	ldr	r7, [r4, #56]	; 0x38
 8001086:	430f      	orrs	r7, r1
 8001088:	68a1      	ldr	r1, [r4, #8]
 800108a:	430f      	orrs	r7, r1
 800108c:	69e1      	ldr	r1, [r4, #28]
                hadc->Init.Overrun                                           |
                hadc->Init.DataAlign                                         |
                hadc->Init.Resolution                                        |
                ADC_CFGR_REG_DISCONTINUOUS(hadc->Init.DiscontinuousConvMode)  );
 800108e:	fab2 f282 	clz	r2, r2
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS(hadc->Init.ContinuousConvMode)           |
 8001092:	40a9      	lsls	r1, r5
 8001094:	4339      	orrs	r1, r7
 8001096:	fa06 f202 	lsl.w	r2, r6, r2
                hadc->Init.Overrun                                           |
                hadc->Init.DataAlign                                         |
                hadc->Init.Resolution                                        |
                ADC_CFGR_REG_DISCONTINUOUS(hadc->Init.DiscontinuousConvMode)  );
    
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800109a:	2e01      	cmp	r6, #1
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS(hadc->Init.ContinuousConvMode)           |
 800109c:	ea42 0201 	orr.w	r2, r2, r1
                hadc->Init.Overrun                                           |
                hadc->Init.DataAlign                                         |
                hadc->Init.Resolution                                        |
                ADC_CFGR_REG_DISCONTINUOUS(hadc->Init.DiscontinuousConvMode)  );
    
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80010a0:	d109      	bne.n	80010b6 <HAL_ADC_Init+0xe6>
 80010a2:	f44f 2160 	mov.w	r1, #917504	; 0xe0000
 80010a6:	fa91 f1a1 	rbit	r1, r1
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80010aa:	fab1 f581 	clz	r5, r1
 80010ae:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 80010b0:	3901      	subs	r1, #1
 80010b2:	40a9      	lsls	r1, r5
 80010b4:	430a      	orrs	r2, r1
    /* start.                                                                 */
    /*  - external trigger to start conversion     Init.ExternalTrigConv      */
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /* Note:  parameter ExternalTrigConvEdge set to "trigger edge none" is    */
    /*        equivalent to software start.                                   */
    if ((hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80010b6:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
 80010b8:	2d01      	cmp	r5, #1
 80010ba:	d003      	beq.n	80010c4 <HAL_ADC_Init+0xf4>
    &&  (hadc->Init.ExternalTrigConvEdge != ADC_EXTERNALTRIGCONVEDGE_NONE))
 80010bc:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80010be:	b109      	cbz	r1, 80010c4 <HAL_ADC_Init+0xf4>
    {
      tmpCFGR |= ( hadc->Init.ExternalTrigConv |  hadc->Init.ExternalTrigConvEdge);
 80010c0:	4329      	orrs	r1, r5
 80010c2:	430a      	orrs	r2, r1
    }
    
     /* Update Configuration Register CFGR */
     MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR); 
 80010c4:	68dd      	ldr	r5, [r3, #12]
 80010c6:	4930      	ldr	r1, [pc, #192]	; (8001188 <HAL_ADC_Init+0x1b8>)
 80010c8:	4029      	ands	r1, r5
 80010ca:	430a      	orrs	r2, r1
 80010cc:	60da      	str	r2, [r3, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80010ce:	689a      	ldr	r2, [r3, #8]
 80010d0:	f012 0f0c 	tst.w	r2, #12
 80010d4:	d12e      	bne.n	8001134 <HAL_ADC_Init+0x164>
 80010d6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80010da:	fa92 f2a2 	rbit	r2, r2
 80010de:	2502      	movs	r5, #2
    {
      tmpCFGR = ( ADC_CFGR_DFSDM(hadc)                                 |
                  ADC_CFGR_AUTOWAIT(hadc->Init.LowPowerAutoWait)       |
 80010e0:	fab2 f282 	clz	r2, r2
 80010e4:	fa95 f5a5 	rbit	r5, r5
                  ADC_CFGR_DMACONTREQ(hadc->Init.DMAContinuousRequests) );
 80010e8:	fab5 f685 	clz	r6, r5
               
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);                    
 80010ec:	69a5      	ldr	r5, [r4, #24]
 80010ee:	68d9      	ldr	r1, [r3, #12]
 80010f0:	fa05 f202 	lsl.w	r2, r5, r2
 80010f4:	6b65      	ldr	r5, [r4, #52]	; 0x34
 80010f6:	40b5      	lsls	r5, r6
 80010f8:	4315      	orrs	r5, r2
 80010fa:	f421 4280 	bic.w	r2, r1, #16384	; 0x4000
 80010fe:	f022 0202 	bic.w	r2, r2, #2
 8001102:	432a      	orrs	r2, r5
 8001104:	60da      	str	r2, [r3, #12]
    
 
      if (hadc->Init.OversamplingMode == ENABLE)
 8001106:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8001108:	2a01      	cmp	r2, #1
 800110a:	d10f      	bne.n	800112c <HAL_ADC_Init+0x15c>
       /* Configuration of Oversampler:                                       */
       /*  - Oversampling Ratio                                               */
       /*  - Right bit shift                                                  */
       /*  - Triggered mode                                                   */
       /*  - Oversampling mode (continued/resumed)                            */
       MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS, 
 800110c:	6c25      	ldr	r5, [r4, #64]	; 0x40
 800110e:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8001110:	6919      	ldr	r1, [r3, #16]
 8001112:	432a      	orrs	r2, r5
 8001114:	6ca5      	ldr	r5, [r4, #72]	; 0x48
 8001116:	f042 0201 	orr.w	r2, r2, #1
 800111a:	432a      	orrs	r2, r5
 800111c:	6ce5      	ldr	r5, [r4, #76]	; 0x4c
 800111e:	4315      	orrs	r5, r2
 8001120:	f421 62ff 	bic.w	r2, r1, #2040	; 0x7f8
 8001124:	f022 0205 	bic.w	r2, r2, #5
 8001128:	432a      	orrs	r2, r5
 800112a:	e002      	b.n	8001132 <HAL_ADC_Init+0x162>
                               hadc->Init.Oversampling.OversamplingStopReset);
      }
      else
      {
        /* Disable Regular OverSampling */
        CLEAR_BIT( hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800112c:	691a      	ldr	r2, [r3, #16]
 800112e:	f022 0201 	bic.w	r2, r2, #1
 8001132:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001134:	6922      	ldr	r2, [r4, #16]
 8001136:	2a01      	cmp	r2, #1
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));  
 8001138:	bf08      	it	eq
 800113a:	6a21      	ldreq	r1, [r4, #32]
 800113c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800113e:	bf03      	ittte	eq
 8001140:	f101 31ff 	addeq.w	r1, r1, #4294967295
 8001144:	f022 020f 	biceq.w	r2, r2, #15
 8001148:	430a      	orreq	r2, r1
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800114a:	f022 020f 	bicne.w	r2, r2, #15
 800114e:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001150:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001152:	f023 0303 	bic.w	r3, r3, #3
 8001156:	f043 0301 	orr.w	r3, r3, #1
 800115a:	65a3      	str	r3, [r4, #88]	; 0x58
 800115c:	e00d      	b.n	800117a <HAL_ADC_Init+0x1aa>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800115e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001160:	f043 0310 	orr.w	r3, r3, #16
 8001164:	65a3      	str	r3, [r4, #88]	; 0x58
  __IO uint32_t wait_loop_index = 0;
  
  /* Check ADC handle */
  if(hadc == NULL)
  {
    return HAL_ERROR;
 8001166:	2001      	movs	r0, #1
 8001168:	e007      	b.n	800117a <HAL_ADC_Init+0x1aa>
      /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
           
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_PRESC|ADC_CCR_CKMODE, hadc->Init.ClockPrescaler);
 800116a:	4d08      	ldr	r5, [pc, #32]	; (800118c <HAL_ADC_Init+0x1bc>)
 800116c:	68aa      	ldr	r2, [r5, #8]
 800116e:	f422 117c 	bic.w	r1, r2, #4128768	; 0x3f0000
 8001172:	6862      	ldr	r2, [r4, #4]
 8001174:	430a      	orrs	r2, r1
 8001176:	60aa      	str	r2, [r5, #8]
 8001178:	e778      	b.n	800106c <HAL_ADC_Init+0x9c>
    tmp_hal_status = HAL_ERROR;
  }  /*  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL)  && (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)  ) */
  
  /* Return function status */
  return tmp_hal_status;
}
 800117a:	b003      	add	sp, #12
 800117c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800117e:	bf00      	nop
 8001180:	001e8480 	.word	0x001e8480
 8001184:	20000000 	.word	0x20000000
 8001188:	fff0c007 	.word	0xfff0c007
 800118c:	50040300 	.word	0x50040300

08001190 <HAL_ADC_PollForConversion>:
  *         available. Therefore, EOC is set for a too short period to be 
  *         reliably polled.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8001190:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8001192:	6945      	ldr	r5, [r0, #20]
 8001194:	2d08      	cmp	r5, #8
  *         available. Therefore, EOC is set for a too short period to be 
  *         reliably polled.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8001196:	4604      	mov	r4, r0
 8001198:	460e      	mov	r6, r1
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 800119a:	d00a      	beq.n	80011b2 <HAL_ADC_PollForConversion+0x22>
       
    /* Check whether dual regular conversions are disabled or unavailable. */
    if (ADC_IS_DUAL_REGULAR_CONVERSION_ENABLE(hadc) == RESET)  
    {
      /* Check DMAEN bit in handle ADC CFGR register */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != RESET)
 800119c:	6803      	ldr	r3, [r0, #0]
 800119e:	68db      	ldr	r3, [r3, #12]
 80011a0:	07dd      	lsls	r5, r3, #31
 80011a2:	d505      	bpl.n	80011b0 <HAL_ADC_PollForConversion+0x20>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80011a4:	6d83      	ldr	r3, [r0, #88]	; 0x58
 80011a6:	f043 0320 	orr.w	r3, r3, #32
 80011aa:	6583      	str	r3, [r0, #88]	; 0x58
        return HAL_ERROR;
 80011ac:	2001      	movs	r0, #1
 80011ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return HAL_ERROR;
      }
    }
    
    /* no DMA transfer detected, polling ADC_FLAG_EOC is possible */
    tmp_Flag_EOC = ADC_FLAG_EOC;
 80011b0:	2504      	movs	r5, #4
  }
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 80011b2:	f7ff fef9 	bl	8000fa8 <HAL_GetTick>
 80011b6:	4607      	mov	r7, r0
  
  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 80011b8:	6823      	ldr	r3, [r4, #0]
 80011ba:	681a      	ldr	r2, [r3, #0]
 80011bc:	4215      	tst	r5, r2
 80011be:	d111      	bne.n	80011e4 <HAL_ADC_PollForConversion+0x54>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 80011c0:	1c70      	adds	r0, r6, #1
 80011c2:	d0fa      	beq.n	80011ba <HAL_ADC_PollForConversion+0x2a>
    {
      if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 80011c4:	b946      	cbnz	r6, 80011d8 <HAL_ADC_PollForConversion+0x48>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80011c6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80011c8:	f043 0304 	orr.w	r3, r3, #4
 80011cc:	65a3      	str	r3, [r4, #88]	; 0x58
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80011ce:	2300      	movs	r3, #0
 80011d0:	f884 3054 	strb.w	r3, [r4, #84]	; 0x54
        
        return HAL_TIMEOUT;
 80011d4:	2003      	movs	r0, #3
 80011d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 80011d8:	f7ff fee6 	bl	8000fa8 <HAL_GetTick>
 80011dc:	1bc0      	subs	r0, r0, r7
 80011de:	4286      	cmp	r6, r0
 80011e0:	d2ea      	bcs.n	80011b8 <HAL_ADC_PollForConversion+0x28>
 80011e2:	e7f0      	b.n	80011c6 <HAL_ADC_PollForConversion+0x36>
  }
  
  /* Next, to clear the polled flag as well as to update the handle State,
     EOS is checked and the relevant configuration register is retrieved. */
  /*   1. Check whether or not EOS is set */
  if (HAL_IS_BIT_CLR(hadc->Instance->ISR, ADC_FLAG_EOS))
 80011e4:	681a      	ldr	r2, [r3, #0]
  /*  2. Check whether or not hadc is the handle of a Slave ADC with dual
   regular conversions enabled. */
   if (ADC_INDEPENDENT_OR_NONMULTIMODEREGULAR_SLAVE(hadc)) 
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);  
 80011e6:	68d8      	ldr	r0, [r3, #12]
    tmpADC_Master = ADC_MASTER_REGISTER(hadc);
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
  }

  /* Clear polled flag */
  if (tmp_Flag_EOC == ADC_FLAG_EOS)
 80011e8:	2d08      	cmp	r5, #8
  }
  
  /* Next, to clear the polled flag as well as to update the handle State,
     EOS is checked and the relevant configuration register is retrieved. */
  /*   1. Check whether or not EOS is set */
  if (HAL_IS_BIT_CLR(hadc->Instance->ISR, ADC_FLAG_EOS))
 80011ea:	f002 0208 	and.w	r2, r2, #8
    tmpADC_Master = ADC_MASTER_REGISTER(hadc);
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
  }

  /* Clear polled flag */
  if (tmp_Flag_EOC == ADC_FLAG_EOS)
 80011ee:	d101      	bne.n	80011f4 <HAL_ADC_PollForConversion+0x64>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);  
 80011f0:	601d      	str	r5, [r3, #0]
 80011f2:	e003      	b.n	80011fc <HAL_ADC_PollForConversion+0x6c>
    /* For regular groups, no new conversion will start before EOC is cleared.*/
    /* Note that 1. reading DR clears EOC.                                    */ 
    /*           2. in multimode with dual regular conversions enabled (when  */
    /*              multimode feature is available), Master AUTDLY bit is     */
    /*              checked.                                                  */
    if (READ_BIT (tmp_cfgr, ADC_CFGR_AUTDLY) == RESET)
 80011f4:	0441      	lsls	r1, r0, #17
    {
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80011f6:	bf5c      	itt	pl
 80011f8:	2104      	movpl	r1, #4
 80011fa:	6019      	strpl	r1, [r3, #0]
    }
  }
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80011fc:	6da1      	ldr	r1, [r4, #88]	; 0x58
 80011fe:	f441 7100 	orr.w	r1, r1, #512	; 0x200
 8001202:	65a1      	str	r1, [r4, #88]	; 0x58
        2. conversions are software-triggered
        3. CONT bit is reset (that of handle ADC or Master ADC if applicable)          
     Then regular conversions are over and HAL_ADC_STATE_REG_BUSY can be reset.
        4. additionally, if no injected conversions are on-going, HAL_ADC_STATE_READY
          can be set */
  if ((tmp_eos_raised)
 8001204:	b90a      	cbnz	r2, 800120a <HAL_ADC_PollForConversion+0x7a>
       SET_BIT(hadc->State, HAL_ADC_STATE_READY);
     }
   }
  
  /* Return function status */
  return HAL_OK;
 8001206:	2000      	movs	r0, #0
 8001208:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        3. CONT bit is reset (that of handle ADC or Master ADC if applicable)          
     Then regular conversions are over and HAL_ADC_STATE_REG_BUSY can be reset.
        4. additionally, if no injected conversions are on-going, HAL_ADC_STATE_READY
          can be set */
  if ((tmp_eos_raised)
   && (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 800120a:	68db      	ldr	r3, [r3, #12]
 800120c:	f413 6f40 	tst.w	r3, #3072	; 0xc00
 8001210:	d1f9      	bne.n	8001206 <HAL_ADC_PollForConversion+0x76>
   && (READ_BIT (tmp_cfgr, ADC_CFGR_CONT) == RESET))
 8001212:	0483      	lsls	r3, r0, #18
 8001214:	d4f7      	bmi.n	8001206 <HAL_ADC_PollForConversion+0x76>
   {
     CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001216:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001218:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800121c:	65a3      	str	r3, [r4, #88]	; 0x58
     /* If no injected conversion on-going, set HAL_ADC_STATE_READY bit */
     if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800121e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8001220:	f410 5080 	ands.w	r0, r0, #4096	; 0x1000
 8001224:	d1ef      	bne.n	8001206 <HAL_ADC_PollForConversion+0x76>
     { 
       SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001226:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001228:	f043 0301 	orr.w	r3, r3, #1
 800122c:	65a3      	str	r3, [r4, #88]	; 0x58
     }
   }
  
  /* Return function status */
  return HAL_OK;
}
 800122e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08001230 <HAL_ADC_GetValue>:

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8001230:	6803      	ldr	r3, [r0, #0]
 8001232:	6c18      	ldr	r0, [r3, #64]	; 0x40
}
 8001234:	4770      	bx	lr
	...

08001238 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001238:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  ADC_Common_TypeDef *tmpADC_Common;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0;
 800123a:	2300      	movs	r3, #0
 800123c:	9301      	str	r3, [sp, #4]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800123e:	f890 3054 	ldrb.w	r3, [r0, #84]	; 0x54
 8001242:	2b01      	cmp	r3, #1
 8001244:	f000 815a 	beq.w	80014fc <HAL_ADC_ConfigChannel+0x2c4>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001248:	6803      	ldr	r3, [r0, #0]
 800124a:	689a      	ldr	r2, [r3, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800124c:	2401      	movs	r4, #1
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800124e:	0756      	lsls	r6, r2, #29
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001250:	f880 4054 	strb.w	r4, [r0, #84]	; 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001254:	f100 8149 	bmi.w	80014ea <HAL_ADC_ConfigChannel+0x2b2>
  {
    
      /* Regular sequence configuration */
      /* Clear the old SQx bits then set the new ones for the selected rank */
      /* For Rank 1 to 4 */
      if (sConfig->Rank < 5)
 8001258:	684a      	ldr	r2, [r1, #4]
 800125a:	680c      	ldr	r4, [r1, #0]
 800125c:	2a04      	cmp	r2, #4
 800125e:	f44f 65f8 	mov.w	r5, #1984	; 0x7c0
 8001262:	d815      	bhi.n	8001290 <HAL_ADC_ConfigChannel+0x58>
      {      
        MODIFY_REG(hadc->Instance->SQR1, 
 8001264:	6b1f      	ldr	r7, [r3, #48]	; 0x30
 8001266:	fa95 f6a5 	rbit	r6, r5
 800126a:	fab6 f686 	clz	r6, r6
 800126e:	fa95 f5a5 	rbit	r5, r5
 8001272:	f04f 0e1f 	mov.w	lr, #31
 8001276:	4356      	muls	r6, r2
 8001278:	fab5 f585 	clz	r5, r5
 800127c:	fa0e f606 	lsl.w	r6, lr, r6
 8001280:	436a      	muls	r2, r5
 8001282:	ea27 0606 	bic.w	r6, r7, r6
 8001286:	fa04 f202 	lsl.w	r2, r4, r2
 800128a:	4332      	orrs	r2, r6
 800128c:	631a      	str	r2, [r3, #48]	; 0x30
 800128e:	e048      	b.n	8001322 <HAL_ADC_ConfigChannel+0xea>
                  ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank), 
                  ADC_SQR1_RK(sConfig->Channel, sConfig->Rank));
      }
      /* For Rank 5 to 9 */
      else if (sConfig->Rank < 10)
 8001290:	2a09      	cmp	r2, #9
 8001292:	d816      	bhi.n	80012c2 <HAL_ADC_ConfigChannel+0x8a>
      {
        MODIFY_REG(hadc->Instance->SQR2, 
 8001294:	f8d3 e034 	ldr.w	lr, [r3, #52]	; 0x34
 8001298:	fa95 f6a5 	rbit	r6, r5
 800129c:	fab6 f686 	clz	r6, r6
 80012a0:	1f57      	subs	r7, r2, #5
 80012a2:	fa95 f5a5 	rbit	r5, r5
 80012a6:	fab5 f285 	clz	r2, r5
 80012aa:	437e      	muls	r6, r7
 80012ac:	251f      	movs	r5, #31
 80012ae:	fa05 f606 	lsl.w	r6, r5, r6
 80012b2:	437a      	muls	r2, r7
 80012b4:	ea2e 0606 	bic.w	r6, lr, r6
 80012b8:	fa04 f202 	lsl.w	r2, r4, r2
 80012bc:	4332      	orrs	r2, r6
 80012be:	635a      	str	r2, [r3, #52]	; 0x34
 80012c0:	e02f      	b.n	8001322 <HAL_ADC_ConfigChannel+0xea>
                  ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank), 
                  ADC_SQR2_RK(sConfig->Channel, sConfig->Rank));
      }
      /* For Rank 10 to 14 */
      else if (sConfig->Rank < 15)
 80012c2:	2a0e      	cmp	r2, #14
 80012c4:	d817      	bhi.n	80012f6 <HAL_ADC_ConfigChannel+0xbe>
      {
        MODIFY_REG(hadc->Instance->SQR3, 
 80012c6:	f8d3 e038 	ldr.w	lr, [r3, #56]	; 0x38
 80012ca:	fa95 f7a5 	rbit	r7, r5
 80012ce:	fab7 f787 	clz	r7, r7
 80012d2:	f1a2 060a 	sub.w	r6, r2, #10
 80012d6:	fa95 f5a5 	rbit	r5, r5
 80012da:	fab5 f285 	clz	r2, r5
 80012de:	4377      	muls	r7, r6
 80012e0:	251f      	movs	r5, #31
 80012e2:	fa05 f707 	lsl.w	r7, r5, r7
 80012e6:	4372      	muls	r2, r6
 80012e8:	ea2e 0707 	bic.w	r7, lr, r7
 80012ec:	fa04 f202 	lsl.w	r2, r4, r2
 80012f0:	433a      	orrs	r2, r7
 80012f2:	639a      	str	r2, [r3, #56]	; 0x38
 80012f4:	e015      	b.n	8001322 <HAL_ADC_ConfigChannel+0xea>
                  ADC_SQR3_RK(sConfig->Channel, sConfig->Rank));
      }
      /* For Rank 15 to 16 */
      else
      {   
        MODIFY_REG(hadc->Instance->SQR4, 
 80012f6:	6bdf      	ldr	r7, [r3, #60]	; 0x3c
 80012f8:	fa95 f6a5 	rbit	r6, r5
 80012fc:	fab6 f686 	clz	r6, r6
 8001300:	3a0f      	subs	r2, #15
 8001302:	fa95 f5a5 	rbit	r5, r5
 8001306:	f04f 0e1f 	mov.w	lr, #31
 800130a:	4356      	muls	r6, r2
 800130c:	fab5 f585 	clz	r5, r5
 8001310:	fa0e f606 	lsl.w	r6, lr, r6
 8001314:	436a      	muls	r2, r5
 8001316:	ea27 0606 	bic.w	r6, r7, r6
 800131a:	fa04 f202 	lsl.w	r2, r4, r2
 800131e:	4332      	orrs	r2, r6
 8001320:	63da      	str	r2, [r3, #60]	; 0x3c
      /* Parameters update conditioned to ADC state:                              */
      /* Parameters that can be updated when ADC is disabled or enabled without   */
      /* conversion on going on regular group:                                    */
      /*  - Channel sampling time                                                 */
      /*  - Channel offset                                                        */
      if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8001322:	689a      	ldr	r2, [r3, #8]
 8001324:	f012 0f0c 	tst.w	r2, #12
 8001328:	f040 80c1 	bne.w	80014ae <HAL_ADC_ConfigChannel+0x276>
      {
       
        /* Channel sampling time configuration */
        /* Clear the old sample time then set the new one for the selected channel */
        /* For channels 10 to 18 */
        if (sConfig->Channel >= ADC_CHANNEL_10)
 800132c:	2c09      	cmp	r4, #9
 800132e:	f04f 0238 	mov.w	r2, #56	; 0x38
 8001332:	688f      	ldr	r7, [r1, #8]
 8001334:	d919      	bls.n	800136a <HAL_ADC_ConfigChannel+0x132>
        {
          ADC_SMPR2_SETTING(hadc, sConfig->SamplingTime, sConfig->Channel);
 8001336:	f8d3 c018 	ldr.w	ip, [r3, #24]
 800133a:	fa92 fea2 	rbit	lr, r2
 800133e:	fabe fe8e 	clz	lr, lr
 8001342:	f1a4 060a 	sub.w	r6, r4, #10
 8001346:	fa92 f2a2 	rbit	r2, r2
 800134a:	fab2 f582 	clz	r5, r2
 800134e:	fb06 f20e 	mul.w	r2, r6, lr
 8001352:	f04f 0e07 	mov.w	lr, #7
 8001356:	fa0e f202 	lsl.w	r2, lr, r2
 800135a:	436e      	muls	r6, r5
 800135c:	ea2c 0202 	bic.w	r2, ip, r2
 8001360:	fa07 f506 	lsl.w	r5, r7, r6
 8001364:	4315      	orrs	r5, r2
 8001366:	619d      	str	r5, [r3, #24]
 8001368:	e014      	b.n	8001394 <HAL_ADC_ConfigChannel+0x15c>
        }
        else /* For channels 0 to 9 */
        {
          ADC_SMPR1_SETTING(hadc, sConfig->SamplingTime, sConfig->Channel);
 800136a:	695d      	ldr	r5, [r3, #20]
 800136c:	fa92 f6a2 	rbit	r6, r2
 8001370:	fab6 f686 	clz	r6, r6
 8001374:	fa92 f2a2 	rbit	r2, r2
 8001378:	f04f 0e07 	mov.w	lr, #7
 800137c:	fab2 f282 	clz	r2, r2
 8001380:	4366      	muls	r6, r4
 8001382:	fa0e f606 	lsl.w	r6, lr, r6
 8001386:	4362      	muls	r2, r4
 8001388:	ea25 0606 	bic.w	r6, r5, r6
 800138c:	fa07 f502 	lsl.w	r5, r7, r2
 8001390:	4335      	orrs	r5, r6
 8001392:	615d      	str	r5, [r3, #20]
  
       /* Configure the offset: offset enable/disable, channel, offset value */
  
       /* Shift the offset with respect to the selected ADC resolution. */
       /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
       tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8001394:	68da      	ldr	r2, [r3, #12]
      
       switch (sConfig->OffsetNumber)
 8001396:	690d      	ldr	r5, [r1, #16]
  
       /* Configure the offset: offset enable/disable, channel, offset value */
  
       /* Shift the offset with respect to the selected ADC resolution. */
       /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
       tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8001398:	694e      	ldr	r6, [r1, #20]
 800139a:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 800139e:	0052      	lsls	r2, r2, #1
      
       switch (sConfig->OffsetNumber)
 80013a0:	3d01      	subs	r5, #1
  
       /* Configure the offset: offset enable/disable, channel, offset value */
  
       /* Shift the offset with respect to the selected ADC resolution. */
       /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
       tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 80013a2:	4096      	lsls	r6, r2
 80013a4:	f04f 42f8 	mov.w	r2, #2080374784	; 0x7c000000
      
       switch (sConfig->OffsetNumber)
 80013a8:	2d03      	cmp	r5, #3
 80013aa:	d83e      	bhi.n	800142a <HAL_ADC_ConfigChannel+0x1f2>
 80013ac:	e8df f005 	tbb	[pc, r5]
 80013b0:	2f201102 	.word	0x2f201102
        /* Configure offset register i when applicable:                         */
        /* - Enable offset                                                      */
        /* - Set channel number                                                 */
        /* - Set offset value                                                   */
       case ADC_OFFSET_1:
          MODIFY_REG(hadc->Instance->OFR1,
 80013b4:	6e1f      	ldr	r7, [r3, #96]	; 0x60
 80013b6:	fa92 f5a2 	rbit	r5, r2
 80013ba:	4a97      	ldr	r2, [pc, #604]	; (8001618 <HAL_ADC_ConfigChannel+0x3e0>)
 80013bc:	403a      	ands	r2, r7
 80013be:	fab5 f585 	clz	r5, r5
 80013c2:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80013c6:	4332      	orrs	r2, r6
 80013c8:	fa04 f505 	lsl.w	r5, r4, r5
 80013cc:	432a      	orrs	r2, r5
 80013ce:	661a      	str	r2, [r3, #96]	; 0x60
                  ADC_OFR_FIELDS,
                  ADC_OFR1_OFFSET1_EN | ADC_OFR_CHANNEL(sConfig->Channel) | tmpOffsetShifted);                                   
         break;
 80013d0:	e06d      	b.n	80014ae <HAL_ADC_ConfigChannel+0x276>
      
       case ADC_OFFSET_2:
         MODIFY_REG(hadc->Instance->OFR2,
 80013d2:	6e5f      	ldr	r7, [r3, #100]	; 0x64
 80013d4:	fa92 f5a2 	rbit	r5, r2
 80013d8:	4a8f      	ldr	r2, [pc, #572]	; (8001618 <HAL_ADC_ConfigChannel+0x3e0>)
 80013da:	403a      	ands	r2, r7
 80013dc:	fab5 f585 	clz	r5, r5
 80013e0:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80013e4:	4332      	orrs	r2, r6
 80013e6:	fa04 f505 	lsl.w	r5, r4, r5
 80013ea:	432a      	orrs	r2, r5
 80013ec:	665a      	str	r2, [r3, #100]	; 0x64
                  ADC_OFR_FIELDS, 
                  ADC_OFR2_OFFSET2_EN | ADC_OFR_CHANNEL(sConfig->Channel) | tmpOffsetShifted);                                  
         break;
 80013ee:	e05e      	b.n	80014ae <HAL_ADC_ConfigChannel+0x276>
          
       case ADC_OFFSET_3:
         MODIFY_REG(hadc->Instance->OFR3,
 80013f0:	6e9f      	ldr	r7, [r3, #104]	; 0x68
 80013f2:	fa92 f2a2 	rbit	r2, r2
 80013f6:	4d88      	ldr	r5, [pc, #544]	; (8001618 <HAL_ADC_ConfigChannel+0x3e0>)
 80013f8:	403d      	ands	r5, r7
 80013fa:	fab2 f282 	clz	r2, r2
 80013fe:	f045 4500 	orr.w	r5, r5, #2147483648	; 0x80000000
 8001402:	432e      	orrs	r6, r5
 8001404:	fa04 f202 	lsl.w	r2, r4, r2
 8001408:	4332      	orrs	r2, r6
 800140a:	669a      	str	r2, [r3, #104]	; 0x68
                  ADC_OFR_FIELDS,
                  ADC_OFR3_OFFSET3_EN | ADC_OFR_CHANNEL(sConfig->Channel) | tmpOffsetShifted);                                  
         break;
 800140c:	e04f      	b.n	80014ae <HAL_ADC_ConfigChannel+0x276>
      
       case ADC_OFFSET_4:
         MODIFY_REG(hadc->Instance->OFR4,
 800140e:	6edf      	ldr	r7, [r3, #108]	; 0x6c
 8001410:	fa92 f2a2 	rbit	r2, r2
 8001414:	4d80      	ldr	r5, [pc, #512]	; (8001618 <HAL_ADC_ConfigChannel+0x3e0>)
 8001416:	403d      	ands	r5, r7
 8001418:	fab2 f282 	clz	r2, r2
 800141c:	f045 4500 	orr.w	r5, r5, #2147483648	; 0x80000000
 8001420:	432e      	orrs	r6, r5
 8001422:	fa04 f202 	lsl.w	r2, r4, r2
 8001426:	4332      	orrs	r2, r6
 8001428:	e040      	b.n	80014ac <HAL_ADC_ConfigChannel+0x274>
       /* Case ADC_OFFSET_NONE */
       default :
       /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is enabled.
          If this is the case, offset OFRx is disabled since
          sConfig->OffsetNumber = ADC_OFFSET_NONE. */
         if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800142a:	6e1d      	ldr	r5, [r3, #96]	; 0x60
 800142c:	fa92 f2a2 	rbit	r2, r2
 8001430:	fab2 f282 	clz	r2, r2
 8001434:	fa04 f202 	lsl.w	r2, r4, r2
 8001438:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
 800143c:	4295      	cmp	r5, r2
         {
           CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 800143e:	bf02      	ittt	eq
 8001440:	6e1a      	ldreq	r2, [r3, #96]	; 0x60
 8001442:	f022 4200 	biceq.w	r2, r2, #2147483648	; 0x80000000
 8001446:	661a      	streq	r2, [r3, #96]	; 0x60
         }
         if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001448:	6e5d      	ldr	r5, [r3, #100]	; 0x64
 800144a:	f04f 42f8 	mov.w	r2, #2080374784	; 0x7c000000
 800144e:	fa92 f2a2 	rbit	r2, r2
 8001452:	fab2 f282 	clz	r2, r2
 8001456:	fa04 f202 	lsl.w	r2, r4, r2
 800145a:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
 800145e:	4295      	cmp	r5, r2
         {
           CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN);
 8001460:	bf02      	ittt	eq
 8001462:	6e5a      	ldreq	r2, [r3, #100]	; 0x64
 8001464:	f022 4200 	biceq.w	r2, r2, #2147483648	; 0x80000000
 8001468:	665a      	streq	r2, [r3, #100]	; 0x64
         }
         if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800146a:	6e9d      	ldr	r5, [r3, #104]	; 0x68
 800146c:	f04f 42f8 	mov.w	r2, #2080374784	; 0x7c000000
 8001470:	fa92 f2a2 	rbit	r2, r2
 8001474:	fab2 f282 	clz	r2, r2
 8001478:	fa04 f202 	lsl.w	r2, r4, r2
 800147c:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
 8001480:	4295      	cmp	r5, r2
         {
           CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8001482:	bf02      	ittt	eq
 8001484:	6e9a      	ldreq	r2, [r3, #104]	; 0x68
 8001486:	f022 4200 	biceq.w	r2, r2, #2147483648	; 0x80000000
 800148a:	669a      	streq	r2, [r3, #104]	; 0x68
         }
         if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800148c:	6edd      	ldr	r5, [r3, #108]	; 0x6c
 800148e:	f04f 42f8 	mov.w	r2, #2080374784	; 0x7c000000
 8001492:	fa92 f2a2 	rbit	r2, r2
 8001496:	fab2 f282 	clz	r2, r2
 800149a:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
 800149e:	fa04 f202 	lsl.w	r2, r4, r2
 80014a2:	4295      	cmp	r5, r2
 80014a4:	d103      	bne.n	80014ae <HAL_ADC_ConfigChannel+0x276>
         {
           CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 80014a6:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 80014a8:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80014ac:	66da      	str	r2, [r3, #108]	; 0x6c
    
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (ADC_IS_ENABLE(hadc) == RESET)
 80014ae:	689a      	ldr	r2, [r3, #8]
 80014b0:	f002 0203 	and.w	r2, r2, #3
 80014b4:	2a01      	cmp	r2, #1
 80014b6:	d102      	bne.n	80014be <HAL_ADC_ConfigChannel+0x286>
 80014b8:	681a      	ldr	r2, [r3, #0]
 80014ba:	07d5      	lsls	r5, r2, #31
 80014bc:	d413      	bmi.n	80014e6 <HAL_ADC_ConfigChannel+0x2ae>
    {
      /* Configuration of differential mode */
      if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 80014be:	68ca      	ldr	r2, [r1, #12]
 80014c0:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 80014c4:	f04f 0201 	mov.w	r2, #1
 80014c8:	d01a      	beq.n	8001500 <HAL_ADC_ConfigChannel+0x2c8>
      {
        /* Disable differential mode (default mode: single-ended) */
        CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 80014ca:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 80014ce:	40a2      	lsls	r2, r4
 80014d0:	ea21 0202 	bic.w	r2, r1, r2
 80014d4:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      tmpADC_Common = ADC_COMMON_REGISTER(hadc);
    
  
      /* If the requested internal measurement path has already been enabled,   */
      /* bypass the configuration processing.                                   */
      if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80014d8:	2c11      	cmp	r4, #17
 80014da:	d14b      	bne.n	8001574 <HAL_ADC_ConfigChannel+0x33c>
            (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 80014dc:	4a4f      	ldr	r2, [pc, #316]	; (800161c <HAL_ADC_ConfigChannel+0x3e4>)
 80014de:	6892      	ldr	r2, [r2, #8]
      tmpADC_Common = ADC_COMMON_REGISTER(hadc);
    
  
      /* If the requested internal measurement path has already been enabled,   */
      /* bypass the configuration processing.                                   */
      if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80014e0:	f412 0f00 	tst.w	r2, #8388608	; 0x800000
            (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
          ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
            (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
          ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 80014e4:	d054      	beq.n	8001590 <HAL_ADC_ConfigChannel+0x358>
  * @param  sConfig: Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80014e6:	2400      	movs	r4, #0
 80014e8:	e003      	b.n	80014f2 <HAL_ADC_ConfigChannel+0x2ba>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80014ea:	6d83      	ldr	r3, [r0, #88]	; 0x58
 80014ec:	f043 0320 	orr.w	r3, r3, #32
 80014f0:	6583      	str	r3, [r0, #88]	; 0x58
    
    tmp_hal_status = HAL_ERROR;
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80014f2:	2300      	movs	r3, #0
 80014f4:	f880 3054 	strb.w	r3, [r0, #84]	; 0x54
  
  /* Return function status */
  return tmp_hal_status;
 80014f8:	4620      	mov	r0, r4
 80014fa:	e08a      	b.n	8001612 <HAL_ADC_ConfigChannel+0x3da>
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80014fc:	2002      	movs	r0, #2
 80014fe:	e088      	b.n	8001612 <HAL_ADC_ConfigChannel+0x3da>
        CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
      }
      else
      {
        /* Enable differential mode */
        SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8001500:	f8d3 50b0 	ldr.w	r5, [r3, #176]	; 0xb0
 8001504:	40a2      	lsls	r2, r4
 8001506:	432a      	orrs	r2, r5
        
        /* Sampling time configuration of channel ADC_IN+1 (negative input)     */
        /* Clear the old sample time then set the new one for the selected      */
        /* channel.                                                             */
        /* Starting from channel 9, SMPR2 register must be configured           */
        if (sConfig->Channel >= ADC_CHANNEL_9)
 8001508:	2c08      	cmp	r4, #8
        CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
      }
      else
      {
        /* Enable differential mode */
        SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 800150a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 800150e:	688d      	ldr	r5, [r1, #8]
 8001510:	f04f 0238 	mov.w	r2, #56	; 0x38
        
        /* Sampling time configuration of channel ADC_IN+1 (negative input)     */
        /* Clear the old sample time then set the new one for the selected      */
        /* channel.                                                             */
        /* Starting from channel 9, SMPR2 register must be configured           */
        if (sConfig->Channel >= ADC_CHANNEL_9)
 8001514:	d917      	bls.n	8001546 <HAL_ADC_ConfigChannel+0x30e>
        {
          ADC_SMPR2_SETTING(hadc, sConfig->SamplingTime, sConfig->Channel+1);
 8001516:	699f      	ldr	r7, [r3, #24]
 8001518:	fa92 f6a2 	rbit	r6, r2
 800151c:	fab6 f686 	clz	r6, r6
 8001520:	f1a4 0109 	sub.w	r1, r4, #9
 8001524:	fa92 f2a2 	rbit	r2, r2
 8001528:	f04f 0e07 	mov.w	lr, #7
 800152c:	fab2 f282 	clz	r2, r2
 8001530:	434e      	muls	r6, r1
 8001532:	fa0e f606 	lsl.w	r6, lr, r6
 8001536:	4351      	muls	r1, r2
 8001538:	ea27 0606 	bic.w	r6, r7, r6
 800153c:	fa05 f201 	lsl.w	r2, r5, r1
 8001540:	4332      	orrs	r2, r6
 8001542:	619a      	str	r2, [r3, #24]
 8001544:	e7c8      	b.n	80014d8 <HAL_ADC_ConfigChannel+0x2a0>
        }
        else /* For channels 0 to 8, SMPR1 must be configured */
        {
          ADC_SMPR1_SETTING(hadc, sConfig->SamplingTime, sConfig->Channel+1);
 8001546:	695f      	ldr	r7, [r3, #20]
 8001548:	fa92 f6a2 	rbit	r6, r2
 800154c:	fab6 f686 	clz	r6, r6
 8001550:	1c61      	adds	r1, r4, #1
 8001552:	fa92 f2a2 	rbit	r2, r2
 8001556:	f04f 0e07 	mov.w	lr, #7
 800155a:	fab2 f282 	clz	r2, r2
 800155e:	434e      	muls	r6, r1
 8001560:	fa0e f606 	lsl.w	r6, lr, r6
 8001564:	434a      	muls	r2, r1
 8001566:	ea27 0606 	bic.w	r6, r7, r6
 800156a:	fa05 f202 	lsl.w	r2, r5, r2
 800156e:	4332      	orrs	r2, r6
 8001570:	615a      	str	r2, [r3, #20]
 8001572:	e7b1      	b.n	80014d8 <HAL_ADC_ConfigChannel+0x2a0>
    
  
      /* If the requested internal measurement path has already been enabled,   */
      /* bypass the configuration processing.                                   */
      if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
            (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8001574:	2c12      	cmp	r4, #18
 8001576:	d104      	bne.n	8001582 <HAL_ADC_ConfigChannel+0x34a>
          ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
            (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8001578:	4a28      	ldr	r2, [pc, #160]	; (800161c <HAL_ADC_ConfigChannel+0x3e4>)
 800157a:	6892      	ldr	r2, [r2, #8]
  
      /* If the requested internal measurement path has already been enabled,   */
      /* bypass the configuration processing.                                   */
      if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
            (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
          ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 800157c:	f012 7f80 	tst.w	r2, #16777216	; 0x1000000
 8001580:	e7b0      	b.n	80014e4 <HAL_ADC_ConfigChannel+0x2ac>
            (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8001582:	2c00      	cmp	r4, #0
 8001584:	d1af      	bne.n	80014e6 <HAL_ADC_ConfigChannel+0x2ae>
          ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
            (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 8001586:	4a25      	ldr	r2, [pc, #148]	; (800161c <HAL_ADC_ConfigChannel+0x3e4>)
 8001588:	6892      	ldr	r2, [r2, #8]
      /* bypass the configuration processing.                                   */
      if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
            (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
          ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
            (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
          ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 800158a:	f412 0f80 	tst.w	r2, #4194304	; 0x400000
 800158e:	e7a9      	b.n	80014e4 <HAL_ADC_ConfigChannel+0x2ac>
      {
        /* Configuration of common ADC parameters (continuation)                */
  
        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if ((ADC_IS_ENABLE(hadc) == RESET)   &&
 8001590:	689a      	ldr	r2, [r3, #8]
 8001592:	f002 0203 	and.w	r2, r2, #3
 8001596:	2a01      	cmp	r2, #1
 8001598:	d108      	bne.n	80015ac <HAL_ADC_ConfigChannel+0x374>
 800159a:	6819      	ldr	r1, [r3, #0]
 800159c:	07c9      	lsls	r1, r1, #31
 800159e:	d505      	bpl.n	80015ac <HAL_ADC_ConfigChannel+0x374>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else  
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80015a0:	6d83      	ldr	r3, [r0, #88]	; 0x58
 80015a2:	f043 0320 	orr.w	r3, r3, #32
 80015a6:	6583      	str	r3, [r0, #88]	; 0x58
          
          tmp_hal_status = HAL_ERROR;
 80015a8:	4614      	mov	r4, r2
 80015aa:	e7a2      	b.n	80014f2 <HAL_ADC_ConfigChannel+0x2ba>
        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if ((ADC_IS_ENABLE(hadc) == RESET)   &&
           (ADC_ANY_OTHER_ENABLED(hadc) == RESET) )
        {
          if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80015ac:	2c11      	cmp	r4, #17
 80015ae:	d116      	bne.n	80015de <HAL_ADC_ConfigChannel+0x3a6>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc)) 
 80015b0:	4a1b      	ldr	r2, [pc, #108]	; (8001620 <HAL_ADC_ConfigChannel+0x3e8>)
 80015b2:	4293      	cmp	r3, r2
 80015b4:	d197      	bne.n	80014e6 <HAL_ADC_ConfigChannel+0x2ae>
            {
              SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 80015b6:	f8d2 3308 	ldr.w	r3, [r2, #776]	; 0x308
 80015ba:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80015be:	f8c2 3308 	str.w	r3, [r2, #776]	; 0x308
            
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially          */
              /*       CPU processing cycles.                                 */
              wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / (1000000 * 2)));
 80015c2:	4b18      	ldr	r3, [pc, #96]	; (8001624 <HAL_ADC_ConfigChannel+0x3ec>)
 80015c4:	4a18      	ldr	r2, [pc, #96]	; (8001628 <HAL_ADC_ConfigChannel+0x3f0>)
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	fbb3 f2f2 	udiv	r2, r3, r2
 80015cc:	2378      	movs	r3, #120	; 0x78
 80015ce:	4353      	muls	r3, r2
              while(wait_loop_index != 0)
              {
                wait_loop_index--;
 80015d0:	9301      	str	r3, [sp, #4]
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially          */
              /*       CPU processing cycles.                                 */
              wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / (1000000 * 2)));
              while(wait_loop_index != 0)
 80015d2:	9b01      	ldr	r3, [sp, #4]
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d086      	beq.n	80014e6 <HAL_ADC_ConfigChannel+0x2ae>
              {
                wait_loop_index--;
 80015d8:	9b01      	ldr	r3, [sp, #4]
 80015da:	3b01      	subs	r3, #1
 80015dc:	e7f8      	b.n	80015d0 <HAL_ADC_ConfigChannel+0x398>
              }
            }
          }
          else if (sConfig->Channel == ADC_CHANNEL_VBAT)
 80015de:	2c12      	cmp	r4, #18
 80015e0:	d109      	bne.n	80015f6 <HAL_ADC_ConfigChannel+0x3be>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80015e2:	4a0f      	ldr	r2, [pc, #60]	; (8001620 <HAL_ADC_ConfigChannel+0x3e8>)
 80015e4:	4293      	cmp	r3, r2
            {
              SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 80015e6:	bf02      	ittt	eq
 80015e8:	f8d2 3308 	ldreq.w	r3, [r2, #776]	; 0x308
 80015ec:	f043 7380 	orreq.w	r3, r3, #16777216	; 0x1000000
 80015f0:	f8c2 3308 	streq.w	r3, [r2, #776]	; 0x308
 80015f4:	e777      	b.n	80014e6 <HAL_ADC_ConfigChannel+0x2ae>
            }
          }
          else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 80015f6:	2c00      	cmp	r4, #0
 80015f8:	f47f af75 	bne.w	80014e6 <HAL_ADC_ConfigChannel+0x2ae>
          { 
            if (ADC_VREFINT_INSTANCE(hadc))
 80015fc:	4a08      	ldr	r2, [pc, #32]	; (8001620 <HAL_ADC_ConfigChannel+0x3e8>)
 80015fe:	4293      	cmp	r3, r2
 8001600:	f47f af71 	bne.w	80014e6 <HAL_ADC_ConfigChannel+0x2ae>
            {
              SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8001604:	f8d2 3308 	ldr.w	r3, [r2, #776]	; 0x308
 8001608:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800160c:	f8c2 3308 	str.w	r3, [r2, #776]	; 0x308
 8001610:	e76f      	b.n	80014f2 <HAL_ADC_ConfigChannel+0x2ba>
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
  
  /* Return function status */
  return tmp_hal_status;
}
 8001612:	b003      	add	sp, #12
 8001614:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001616:	bf00      	nop
 8001618:	03fff000 	.word	0x03fff000
 800161c:	50040300 	.word	0x50040300
 8001620:	50040000 	.word	0x50040000
 8001624:	20000000 	.word	0x20000000
 8001628:	001e8480 	.word	0x001e8480

0800162c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 800162c:	b538      	push	{r3, r4, r5, lr}
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800162e:	6803      	ldr	r3, [r0, #0]
 8001630:	689a      	ldr	r2, [r3, #8]
 8001632:	f002 0203 	and.w	r2, r2, #3
 8001636:	2a01      	cmp	r2, #1
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8001638:	4604      	mov	r4, r0
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800163a:	d104      	bne.n	8001646 <ADC_Enable+0x1a>
 800163c:	681a      	ldr	r2, [r3, #0]
 800163e:	07d1      	lsls	r1, r2, #31
 8001640:	d501      	bpl.n	8001646 <ADC_Enable+0x1a>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8001642:	2000      	movs	r0, #0
 8001644:	bd38      	pop	{r3, r4, r5, pc}
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8001646:	6899      	ldr	r1, [r3, #8]
 8001648:	4a10      	ldr	r2, [pc, #64]	; (800168c <ADC_Enable+0x60>)
 800164a:	400a      	ands	r2, r1
 800164c:	b99a      	cbnz	r2, 8001676 <ADC_Enable+0x4a>
      
      return HAL_ERROR;
    }
    
    /* Enable the ADC peripheral */
    ADC_ENABLE(hadc);
 800164e:	689a      	ldr	r2, [r3, #8]
 8001650:	f042 0201 	orr.w	r2, r2, #1
 8001654:	609a      	str	r2, [r3, #8]
    
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 8001656:	f7ff fca7 	bl	8000fa8 <HAL_GetTick>
 800165a:	4605      	mov	r5, r0
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800165c:	6823      	ldr	r3, [r4, #0]
 800165e:	681a      	ldr	r2, [r3, #0]
 8001660:	07d2      	lsls	r2, r2, #31
 8001662:	d4ee      	bmi.n	8001642 <ADC_Enable+0x16>
          has been cleared (after a calibration), ADEN bit is reset by the 
          calibration logic.
			    The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      ADC_ENABLE(hadc);
 8001664:	689a      	ldr	r2, [r3, #8]
 8001666:	f042 0201 	orr.w	r2, r2, #1
 800166a:	609a      	str	r2, [r3, #8]

      if((HAL_GetTick()-tickstart) > ADC_ENABLE_TIMEOUT)
 800166c:	f7ff fc9c 	bl	8000fa8 <HAL_GetTick>
 8001670:	1b40      	subs	r0, r0, r5
 8001672:	2802      	cmp	r0, #2
 8001674:	d9f2      	bls.n	800165c <ADC_Enable+0x30>
      {  
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001676:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001678:	f043 0310 	orr.w	r3, r3, #16
 800167c:	65a3      	str	r3, [r4, #88]	; 0x58
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800167e:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8001680:	f043 0301 	orr.w	r3, r3, #1
 8001684:	65e3      	str	r3, [r4, #92]	; 0x5c
      
        return HAL_ERROR;
 8001686:	2001      	movs	r0, #1
 8001688:	bd38      	pop	{r3, r4, r5, pc}
 800168a:	bf00      	nop
 800168c:	8000003f 	.word	0x8000003f

08001690 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001690:	b538      	push	{r3, r4, r5, lr}
  ADC_TypeDef       *tmpADC_Master;
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001692:	6803      	ldr	r3, [r0, #0]
 8001694:	689b      	ldr	r3, [r3, #8]
 8001696:	f013 0504 	ands.w	r5, r3, #4
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 800169a:	4604      	mov	r4, r0
  ADC_TypeDef       *tmpADC_Master;
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800169c:	d134      	bne.n	8001708 <HAL_ADC_Start+0x78>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800169e:	f890 3054 	ldrb.w	r3, [r0, #84]	; 0x54
 80016a2:	2b01      	cmp	r3, #1
 80016a4:	d030      	beq.n	8001708 <HAL_ADC_Start+0x78>
 80016a6:	2301      	movs	r3, #1
 80016a8:	f880 3054 	strb.w	r3, [r0, #84]	; 0x54
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80016ac:	f7ff ffbe 	bl	800162c <ADC_Enable>
  
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80016b0:	bb38      	cbnz	r0, 8001702 <HAL_ADC_Start+0x72>
    {
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80016b2:	6da3      	ldr	r3, [r4, #88]	; 0x58
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
      }
    
      /* Clear regular group conversion flag and overrun flag                   */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80016b4:	6822      	ldr	r2, [r4, #0]
  
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
    {
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80016b6:	f413 5380 	ands.w	r3, r3, #4096	; 0x1000
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR|HAL_ADC_ERROR_DMA));         
 80016ba:	bf1c      	itt	ne
 80016bc:	6de3      	ldrne	r3, [r4, #92]	; 0x5c
 80016be:	f023 0306 	bicne.w	r3, r3, #6
      }
      else
      {  
        /* Set ADC error code to none */
        ADC_CLEAR_ERRORCODE(hadc); 
 80016c2:	65e3      	str	r3, [r4, #92]	; 0x5c
      }
      /* Clear HAL_ADC_STATE_READY and regular conversion results bits, set HAL_ADC_STATE_REG_BUSY bit */
      ADC_STATE_CLR_SET(hadc->State, (HAL_ADC_STATE_READY|HAL_ADC_STATE_REG_EOC|HAL_ADC_STATE_REG_OVR|HAL_ADC_STATE_REG_EOSMP), HAL_ADC_STATE_REG_BUSY);
 80016c4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80016c6:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80016ca:	f023 0301 	bic.w	r3, r3, #1
 80016ce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80016d2:	65a3      	str	r3, [r4, #88]	; 0x58
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - by default if ADC is Master or Independent or if multimode feature is not available
        - if multimode setting is set to independent mode (no dual regular or injected conversions are configured) */
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80016d4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80016d6:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80016da:	65a3      	str	r3, [r4, #88]	; 0x58
      }
    
      /* Clear regular group conversion flag and overrun flag                   */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80016dc:	231c      	movs	r3, #28
 80016de:	6013      	str	r3, [r2, #0]
      if (ADC_INDEPENDENT_OR_NONMULTIMODEREGULAR_SLAVE(hadc))
      {
        /* Multimode feature is not available or ADC Instance is Independent or Master, 
           or is not Slave ADC with dual regular conversions enabled. 
           Then, set HAL_ADC_STATE_INJ_BUSY bit and reset HAL_ADC_STATE_INJ_EOC bit if JAUTO is set. */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 80016e0:	68d3      	ldr	r3, [r2, #12]
 80016e2:	019b      	lsls	r3, r3, #6
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80016e4:	bf41      	itttt	mi
 80016e6:	6da3      	ldrmi	r3, [r4, #88]	; 0x58
 80016e8:	f423 5340 	bicmi.w	r3, r3, #12288	; 0x3000
 80016ec:	f443 5380 	orrmi.w	r3, r3, #4096	; 0x1000
 80016f0:	65a3      	strmi	r3, [r4, #88]	; 0x58
        }
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
        /* Start ADC */
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 80016f2:	6893      	ldr	r3, [r2, #8]
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
        }
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80016f4:	2000      	movs	r0, #0
        /* Start ADC */
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 80016f6:	f043 0304 	orr.w	r3, r3, #4
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
        }
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80016fa:	f884 0054 	strb.w	r0, [r4, #84]	; 0x54
        /* Start ADC */
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 80016fe:	6093      	str	r3, [r2, #8]
 8001700:	bd38      	pop	{r3, r4, r5, pc}
      } /* if (ADC_INDEPENDENT_OR_NONMULTIMODEREGULAR_SLAVE(hadc)) */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001702:	f884 5054 	strb.w	r5, [r4, #84]	; 0x54
 8001706:	bd38      	pop	{r3, r4, r5, pc}
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001708:	2002      	movs	r0, #2
  }
  
  /* Return function status */
  return tmp_hal_status;
}
 800170a:	bd38      	pop	{r3, r4, r5, pc}

0800170c <ADC_Disable>:
  *         stopped.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 800170c:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart = 0;
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if (ADC_IS_ENABLE(hadc) != RESET)
 800170e:	6803      	ldr	r3, [r0, #0]
  *         stopped.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8001710:	4604      	mov	r4, r0
  uint32_t tickstart = 0;
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8001712:	6898      	ldr	r0, [r3, #8]
 8001714:	f000 0003 	and.w	r0, r0, #3
 8001718:	2801      	cmp	r0, #1
 800171a:	d001      	beq.n	8001720 <ADC_Disable+0x14>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800171c:	2000      	movs	r0, #0
 800171e:	bd38      	pop	{r3, r4, r5, pc}
  uint32_t tickstart = 0;
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8001720:	681a      	ldr	r2, [r3, #0]
 8001722:	07d2      	lsls	r2, r2, #31
 8001724:	d5fa      	bpl.n	800171c <ADC_Disable+0x10>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8001726:	689a      	ldr	r2, [r3, #8]
 8001728:	f002 020d 	and.w	r2, r2, #13
 800172c:	2a01      	cmp	r2, #1
 800172e:	d109      	bne.n	8001744 <ADC_Disable+0x38>
    {
      /* Disable the ADC peripheral */
      ADC_DISABLE(hadc);
 8001730:	689a      	ldr	r2, [r3, #8]
 8001732:	f042 0202 	orr.w	r2, r2, #2
 8001736:	609a      	str	r2, [r3, #8]
 8001738:	2203      	movs	r2, #3
 800173a:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800173c:	f7ff fc34 	bl	8000fa8 <HAL_GetTick>
 8001740:	4605      	mov	r5, r0
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8001742:	e008      	b.n	8001756 <ADC_Disable+0x4a>
      ADC_DISABLE(hadc);
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001744:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001746:	f043 0310 	orr.w	r3, r3, #16
 800174a:	65a3      	str	r3, [r4, #88]	; 0x58
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800174c:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 800174e:	f043 0301 	orr.w	r3, r3, #1
 8001752:	65e3      	str	r3, [r4, #92]	; 0x5c
      
      return HAL_ERROR;
 8001754:	bd38      	pop	{r3, r4, r5, pc}
     
    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8001756:	6823      	ldr	r3, [r4, #0]
 8001758:	689b      	ldr	r3, [r3, #8]
 800175a:	07db      	lsls	r3, r3, #31
 800175c:	d5de      	bpl.n	800171c <ADC_Disable+0x10>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800175e:	f7ff fc23 	bl	8000fa8 <HAL_GetTick>
 8001762:	1b40      	subs	r0, r0, r5
 8001764:	2802      	cmp	r0, #2
 8001766:	d9f6      	bls.n	8001756 <ADC_Disable+0x4a>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001768:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800176a:	f043 0310 	orr.w	r3, r3, #16
 800176e:	65a3      	str	r3, [r4, #88]	; 0x58
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001770:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8001772:	f043 0301 	orr.w	r3, r3, #1
 8001776:	65e3      	str	r3, [r4, #92]	; 0x5c
        
        return HAL_ERROR;
 8001778:	2001      	movs	r0, #1
 800177a:	bd38      	pop	{r3, r4, r5, pc}

0800177c <HAL_ADCEx_Calibration_Start>:
  *            @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *            @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc, uint32_t SingleDiff)
{
 800177c:	b538      	push	{r3, r4, r5, lr}
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 800177e:	f890 3054 	ldrb.w	r3, [r0, #84]	; 0x54
 8001782:	2b01      	cmp	r3, #1
  *            @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *            @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc, uint32_t SingleDiff)
{
 8001784:	4604      	mov	r4, r0
 8001786:	460d      	mov	r5, r1
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001788:	d035      	beq.n	80017f6 <HAL_ADCEx_Calibration_Start+0x7a>
 800178a:	2301      	movs	r3, #1
 800178c:	f880 3054 	strb.w	r3, [r0, #84]	; 0x54
  
  /* Calibration prerequisite: ADC must be disabled. */
  
  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8001790:	f7ff ffbc 	bl	800170c <ADC_Disable>
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
  {
    /* Change ADC state */
    /* Clear HAL_ADC_STATE_REG_BUSY and HAL_ADC_STATE_INJ_BUSY bits, set HAL_ADC_STATE_BUSY_INTERNAL bit */
    ADC_STATE_CLR_SET(hadc->State, (HAL_ADC_STATE_REG_BUSY|HAL_ADC_STATE_INJ_BUSY), HAL_ADC_STATE_BUSY_INTERNAL);
 8001794:	6da3      	ldr	r3, [r4, #88]	; 0x58
  
  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8001796:	bb38      	cbnz	r0, 80017e8 <HAL_ADCEx_Calibration_Start+0x6c>
  {
    /* Change ADC state */
    /* Clear HAL_ADC_STATE_REG_BUSY and HAL_ADC_STATE_INJ_BUSY bits, set HAL_ADC_STATE_BUSY_INTERNAL bit */
    ADC_STATE_CLR_SET(hadc->State, (HAL_ADC_STATE_REG_BUSY|HAL_ADC_STATE_INJ_BUSY), HAL_ADC_STATE_BUSY_INTERNAL);
 8001798:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800179c:	f023 0302 	bic.w	r3, r3, #2
 80017a0:	f043 0302 	orr.w	r3, r3, #2
 80017a4:	65a3      	str	r3, [r4, #88]	; 0x58
    
    /* Select calibration mode single ended or differential ended */
    MODIFY_REG(hadc->Instance->CR, ADC_CR_ADCALDIF, SingleDiff);
 80017a6:	6823      	ldr	r3, [r4, #0]
 80017a8:	6899      	ldr	r1, [r3, #8]
 80017aa:	f021 4180 	bic.w	r1, r1, #1073741824	; 0x40000000
 80017ae:	430d      	orrs	r5, r1
 80017b0:	609d      	str	r5, [r3, #8]
    
    /* Start ADC calibration */
    SET_BIT(hadc->Instance->CR, ADC_CR_ADCAL);
 80017b2:	689a      	ldr	r2, [r3, #8]
 80017b4:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80017b8:	609a      	str	r2, [r3, #8]
    
    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 80017ba:	f44f 427a 	mov.w	r2, #64000	; 0xfa00
 80017be:	6899      	ldr	r1, [r3, #8]
 80017c0:	2900      	cmp	r1, #0
 80017c2:	da0b      	bge.n	80017dc <HAL_ADCEx_Calibration_Start+0x60>
    {
      WaitLoopIndex++;
      if (WaitLoopIndex >= ADC_CALIBRATION_TIMEOUT)
 80017c4:	3a01      	subs	r2, #1
 80017c6:	d1fa      	bne.n	80017be <HAL_ADCEx_Calibration_Start+0x42>
      {
        /* Update ADC state machine to error */
        /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_ERROR_INTERNAL bit */
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_ERROR_INTERNAL);
 80017c8:	6da3      	ldr	r3, [r4, #88]	; 0x58
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80017ca:	f884 2054 	strb.w	r2, [r4, #84]	; 0x54
      WaitLoopIndex++;
      if (WaitLoopIndex >= ADC_CALIBRATION_TIMEOUT)
      {
        /* Update ADC state machine to error */
        /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_ERROR_INTERNAL bit */
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_ERROR_INTERNAL);
 80017ce:	f023 0312 	bic.w	r3, r3, #18
 80017d2:	f043 0310 	orr.w	r3, r3, #16
 80017d6:	65a3      	str	r3, [r4, #88]	; 0x58
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
        
        return HAL_ERROR;
 80017d8:	2001      	movs	r0, #1
 80017da:	bd38      	pop	{r3, r4, r5, pc}
      }
    }
    
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80017dc:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80017de:	f023 0303 	bic.w	r3, r3, #3
 80017e2:	f043 0301 	orr.w	r3, r3, #1
 80017e6:	e001      	b.n	80017ec <HAL_ADCEx_Calibration_Start+0x70>
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80017e8:	f043 0310 	orr.w	r3, r3, #16
 80017ec:	65a3      	str	r3, [r4, #88]	; 0x58
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80017ee:	2300      	movs	r3, #0
 80017f0:	f884 3054 	strb.w	r3, [r4, #84]	; 0x54
  
  /* Return function status */
  return tmp_hal_status;
 80017f4:	bd38      	pop	{r3, r4, r5, pc}
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 80017f6:	2002      	movs	r0, #2
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
  
  /* Return function status */
  return tmp_hal_status;
}
 80017f8:	bd38      	pop	{r3, r4, r5, pc}
	...

080017fc <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80017fc:	4a07      	ldr	r2, [pc, #28]	; (800181c <HAL_NVIC_SetPriorityGrouping+0x20>)
 80017fe:	68d3      	ldr	r3, [r2, #12]
 8001800:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001804:	041b      	lsls	r3, r3, #16
 8001806:	0c1b      	lsrs	r3, r3, #16
 8001808:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
 800180c:	0200      	lsls	r0, r0, #8
 800180e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001812:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
 8001816:	4303      	orrs	r3, r0
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
  SCB->AIRCR =  reg_value;
 8001818:	60d3      	str	r3, [r2, #12]
 800181a:	4770      	bx	lr
 800181c:	e000ed00 	.word	0xe000ed00

08001820 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001820:	4b17      	ldr	r3, [pc, #92]	; (8001880 <HAL_NVIC_SetPriority+0x60>)
 8001822:	68db      	ldr	r3, [r3, #12]
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001824:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001828:	b530      	push	{r4, r5, lr}
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800182a:	f1c3 0407 	rsb	r4, r3, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800182e:	1d1d      	adds	r5, r3, #4
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001830:	2c04      	cmp	r4, #4
 8001832:	bf28      	it	cs
 8001834:	2404      	movcs	r4, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001836:	2d06      	cmp	r5, #6

  return (
 8001838:	f04f 0501 	mov.w	r5, #1
 800183c:	fa05 f404 	lsl.w	r4, r5, r4
 8001840:	f104 34ff 	add.w	r4, r4, #4294967295
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001844:	bf8c      	ite	hi
 8001846:	3b03      	subhi	r3, #3
 8001848:	2300      	movls	r3, #0

  return (
 800184a:	400c      	ands	r4, r1
 800184c:	409c      	lsls	r4, r3
 800184e:	fa05 f303 	lsl.w	r3, r5, r3
 8001852:	3b01      	subs	r3, #1
 8001854:	401a      	ands	r2, r3
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
 8001856:	2800      	cmp	r0, #0
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

  return (
 8001858:	ea42 0204 	orr.w	r2, r2, r4
 800185c:	ea4f 1202 	mov.w	r2, r2, lsl #4
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001860:	bfaf      	iteee	ge
 8001862:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001866:	f000 000f 	andlt.w	r0, r0, #15
 800186a:	4b06      	ldrlt	r3, [pc, #24]	; (8001884 <HAL_NVIC_SetPriority+0x64>)
 800186c:	b2d2      	uxtblt	r2, r2
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800186e:	bfa5      	ittet	ge
 8001870:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
 8001874:	b2d2      	uxtbge	r2, r2
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001876:	541a      	strblt	r2, [r3, r0]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001878:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 800187c:	bd30      	pop	{r4, r5, pc}
 800187e:	bf00      	nop
 8001880:	e000ed00 	.word	0xe000ed00
 8001884:	e000ed14 	.word	0xe000ed14

08001888 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001888:	3801      	subs	r0, #1
 800188a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800188e:	d20a      	bcs.n	80018a6 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001890:	4b06      	ldr	r3, [pc, #24]	; (80018ac <HAL_SYSTICK_Config+0x24>)
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001892:	4a07      	ldr	r2, [pc, #28]	; (80018b0 <HAL_SYSTICK_Config+0x28>)
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001894:	6058      	str	r0, [r3, #4]
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001896:	21f0      	movs	r1, #240	; 0xf0
 8001898:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800189c:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800189e:	2207      	movs	r2, #7
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80018a0:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80018a2:	601a      	str	r2, [r3, #0]
 80018a4:	4770      	bx	lr
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
  {
    return (1UL);                                                   /* Reload value impossible */
 80018a6:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80018a8:	4770      	bx	lr
 80018aa:	bf00      	nop
 80018ac:	e000e010 	.word	0xe000e010
 80018b0:	e000ed00 	.word	0xe000ed00

080018b4 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 80018b4:	4b04      	ldr	r3, [pc, #16]	; (80018c8 <HAL_SYSTICK_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 80018b6:	681a      	ldr	r2, [r3, #0]
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 80018b8:	2804      	cmp	r0, #4
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 80018ba:	bf0c      	ite	eq
 80018bc:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 80018c0:	f022 0204 	bicne.w	r2, r2, #4
 80018c4:	601a      	str	r2, [r3, #0]
 80018c6:	4770      	bx	lr
 80018c8:	e000e010 	.word	0xe000e010

080018cc <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 80018cc:	4770      	bx	lr

080018ce <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  Handle SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 80018ce:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 80018d0:	f7ff fffc 	bl	80018cc <HAL_SYSTICK_Callback>
 80018d4:	bd08      	pop	{r3, pc}
	...

080018d8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80018d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80018dc:	b085      	sub	sp, #20
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 80018de:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018e0:	f8df c168 	ldr.w	ip, [pc, #360]	; 8001a4c <HAL_GPIO_Init+0x174>
 80018e4:	4c57      	ldr	r4, [pc, #348]	; (8001a44 <HAL_GPIO_Init+0x16c>)
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 80018e6:	9301      	str	r3, [sp, #4]
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2];
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80018e8:	f04f 080f 	mov.w	r8, #15
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
  uint32_t position = 0x00;
 80018ec:	2300      	movs	r3, #0
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 80018ee:	9a01      	ldr	r2, [sp, #4]
 80018f0:	40da      	lsrs	r2, r3
 80018f2:	f000 80a4 	beq.w	8001a3e <HAL_GPIO_Init+0x166>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80018f6:	2201      	movs	r2, #1
 80018f8:	fa02 f903 	lsl.w	r9, r2, r3

    if(iocurrent)
 80018fc:	9a01      	ldr	r2, [sp, #4]
 80018fe:	ea12 0509 	ands.w	r5, r2, r9
 8001902:	f000 809a 	beq.w	8001a3a <HAL_GPIO_Init+0x162>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001906:	684a      	ldr	r2, [r1, #4]
 8001908:	f022 0a10 	bic.w	sl, r2, #16
 800190c:	f1ba 0f02 	cmp.w	sl, #2
 8001910:	d113      	bne.n	800193a <HAL_GPIO_Init+0x62>
 8001912:	ea4f 0ed3 	mov.w	lr, r3, lsr #3
 8001916:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800191a:	f003 0b07 	and.w	fp, r3, #7
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 800191e:	f8de 7020 	ldr.w	r7, [lr, #32]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8001922:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 8001926:	fa08 f60b 	lsl.w	r6, r8, fp
 800192a:	ea27 0706 	bic.w	r7, r7, r6
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 800192e:	690e      	ldr	r6, [r1, #16]
 8001930:	fa06 f60b 	lsl.w	r6, r6, fp
 8001934:	433e      	orrs	r6, r7
        GPIOx->AFR[position >> 3] = temp;
 8001936:	f8ce 6020 	str.w	r6, [lr, #32]
 800193a:	ea4f 0e43 	mov.w	lr, r3, lsl #1
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODE0 << (position * 2));
 800193e:	2603      	movs	r6, #3
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
        GPIOx->AFR[position >> 3] = temp;
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001940:	6807      	ldr	r7, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2));
 8001942:	fa06 f60e 	lsl.w	r6, r6, lr
 8001946:	43f6      	mvns	r6, r6
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001948:	f002 0b03 	and.w	fp, r2, #3
        GPIOx->AFR[position >> 3] = temp;
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODE0 << (position * 2));
 800194c:	4037      	ands	r7, r6
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800194e:	fa0b fb0e 	lsl.w	fp, fp, lr
      GPIOx->MODER = temp;

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001952:	f10a 3aff 	add.w	sl, sl, #4294967295
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODE0 << (position * 2));
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001956:	ea4b 0707 	orr.w	r7, fp, r7
      GPIOx->MODER = temp;

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800195a:	f1ba 0f01 	cmp.w	sl, #1

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODE0 << (position * 2));
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
      GPIOx->MODER = temp;
 800195e:	6007      	str	r7, [r0, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001960:	d811      	bhi.n	8001986 <HAL_GPIO_Init+0xae>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001962:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2));
 8001964:	ea06 0a07 	and.w	sl, r6, r7
        temp |= (GPIO_Init->Speed << (position * 2));
 8001968:	68cf      	ldr	r7, [r1, #12]
 800196a:	fa07 f70e 	lsl.w	r7, r7, lr
 800196e:	ea47 070a 	orr.w	r7, r7, sl
        GPIOx->OSPEEDR = temp;
 8001972:	6087      	str	r7, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001974:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001976:	ea27 0909 	bic.w	r9, r7, r9
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 800197a:	f3c2 1700 	ubfx	r7, r2, #4, #1
 800197e:	409f      	lsls	r7, r3
 8001980:	ea47 0709 	orr.w	r7, r7, r9
        GPIOx->OTYPER = temp;
 8001984:	6047      	str	r7, [r0, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001986:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2));
 8001988:	403e      	ands	r6, r7
      temp |= ((GPIO_Init->Pull) << (position * 2));
 800198a:	688f      	ldr	r7, [r1, #8]
 800198c:	fa07 f70e 	lsl.w	r7, r7, lr
 8001990:	433e      	orrs	r6, r7
      GPIOx->PUPDR = temp;
 8001992:	60c6      	str	r6, [r0, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001994:	00d6      	lsls	r6, r2, #3
 8001996:	d550      	bpl.n	8001a3a <HAL_GPIO_Init+0x162>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001998:	f8dc 6060 	ldr.w	r6, [ip, #96]	; 0x60
 800199c:	f046 0601 	orr.w	r6, r6, #1
 80019a0:	f8cc 6060 	str.w	r6, [ip, #96]	; 0x60
 80019a4:	f8dc 6060 	ldr.w	r6, [ip, #96]	; 0x60
 80019a8:	f006 0601 	and.w	r6, r6, #1
 80019ac:	9603      	str	r6, [sp, #12]
 80019ae:	9e03      	ldr	r6, [sp, #12]
 80019b0:	f023 0603 	bic.w	r6, r3, #3
 80019b4:	f106 4680 	add.w	r6, r6, #1073741824	; 0x40000000
 80019b8:	f506 3680 	add.w	r6, r6, #65536	; 0x10000

        temp = SYSCFG->EXTICR[position >> 2];
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80019bc:	f003 0903 	and.w	r9, r3, #3
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2];
 80019c0:	68b7      	ldr	r7, [r6, #8]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80019c2:	ea4f 0989 	mov.w	r9, r9, lsl #2
 80019c6:	fa08 fe09 	lsl.w	lr, r8, r9
        temp |= (GPIO_GET_INDEX(GPIOx) << (4 * (position & 0x03)));
 80019ca:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2];
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80019ce:	ea27 0a0e 	bic.w	sl, r7, lr
        temp |= (GPIO_GET_INDEX(GPIOx) << (4 * (position & 0x03)));
 80019d2:	d00b      	beq.n	80019ec <HAL_GPIO_Init+0x114>
 80019d4:	4f1c      	ldr	r7, [pc, #112]	; (8001a48 <HAL_GPIO_Init+0x170>)
 80019d6:	42b8      	cmp	r0, r7
 80019d8:	d00b      	beq.n	80019f2 <HAL_GPIO_Init+0x11a>
 80019da:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 80019de:	42b8      	cmp	r0, r7
 80019e0:	bf14      	ite	ne
 80019e2:	f04f 0e07 	movne.w	lr, #7
 80019e6:	f04f 0e02 	moveq.w	lr, #2
 80019ea:	e004      	b.n	80019f6 <HAL_GPIO_Init+0x11e>
 80019ec:	f04f 0e00 	mov.w	lr, #0
 80019f0:	e001      	b.n	80019f6 <HAL_GPIO_Init+0x11e>
 80019f2:	f04f 0e01 	mov.w	lr, #1
 80019f6:	fa0e f909 	lsl.w	r9, lr, r9
 80019fa:	ea49 070a 	orr.w	r7, r9, sl
        SYSCFG->EXTICR[position >> 2] = temp;
 80019fe:	60b7      	str	r7, [r6, #8]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001a00:	4e10      	ldr	r6, [pc, #64]	; (8001a44 <HAL_GPIO_Init+0x16c>)
 8001a02:	6836      	ldr	r6, [r6, #0]
        temp &= ~((uint32_t)iocurrent);
 8001a04:	43ef      	mvns	r7, r5
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001a06:	f412 3f80 	tst.w	r2, #65536	; 0x10000
        temp |= (GPIO_GET_INDEX(GPIOx) << (4 * (position & 0x03)));
        SYSCFG->EXTICR[position >> 2] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
        temp &= ~((uint32_t)iocurrent);
 8001a0a:	bf0c      	ite	eq
 8001a0c:	403e      	andeq	r6, r7
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
        {
          temp |= iocurrent;
 8001a0e:	432e      	orrne	r6, r5
        }
        EXTI->IMR1 = temp;
 8001a10:	6026      	str	r6, [r4, #0]

        temp = EXTI->EMR1;
 8001a12:	6866      	ldr	r6, [r4, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001a14:	f412 3f00 	tst.w	r2, #131072	; 0x20000
          temp |= iocurrent;
        }
        EXTI->IMR1 = temp;

        temp = EXTI->EMR1;
        temp &= ~((uint32_t)iocurrent);
 8001a18:	bf0c      	ite	eq
 8001a1a:	403e      	andeq	r6, r7
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
        {
          temp |= iocurrent;
 8001a1c:	432e      	orrne	r6, r5
        }
        EXTI->EMR1 = temp;
 8001a1e:	6066      	str	r6, [r4, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001a20:	68a6      	ldr	r6, [r4, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001a22:	f412 1f80 	tst.w	r2, #1048576	; 0x100000
        }
        EXTI->EMR1 = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
        temp &= ~((uint32_t)iocurrent);
 8001a26:	bf0c      	ite	eq
 8001a28:	403e      	andeq	r6, r7
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
        {
          temp |= iocurrent;
 8001a2a:	432e      	orrne	r6, r5
        }
        EXTI->RTSR1 = temp;
 8001a2c:	60a6      	str	r6, [r4, #8]

        temp = EXTI->FTSR1;
 8001a2e:	68e6      	ldr	r6, [r4, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001a30:	0292      	lsls	r2, r2, #10
          temp |= iocurrent;
        }
        EXTI->RTSR1 = temp;

        temp = EXTI->FTSR1;
        temp &= ~((uint32_t)iocurrent);
 8001a32:	bf54      	ite	pl
 8001a34:	403e      	andpl	r6, r7
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
        {
          temp |= iocurrent;
 8001a36:	432e      	orrmi	r6, r5
        }
        EXTI->FTSR1 = temp;
 8001a38:	60e6      	str	r6, [r4, #12]
      }
    }
    
    position++;
 8001a3a:	3301      	adds	r3, #1
 8001a3c:	e757      	b.n	80018ee <HAL_GPIO_Init+0x16>
  }
}
 8001a3e:	b005      	add	sp, #20
 8001a40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001a44:	40010400 	.word	0x40010400
 8001a48:	48000400 	.word	0x48000400
 8001a4c:	40021000 	.word	0x40021000

08001a50 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001a50:	b10a      	cbz	r2, 8001a56 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001a52:	6181      	str	r1, [r0, #24]
 8001a54:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001a56:	6281      	str	r1, [r0, #40]	; 0x28
 8001a58:	4770      	bx	lr
	...

08001a5c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2)
  */  
uint32_t HAL_PWREx_GetVoltageRange(void)
{
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001a5c:	4b02      	ldr	r3, [pc, #8]	; (8001a68 <HAL_PWREx_GetVoltageRange+0xc>)
 8001a5e:	6818      	ldr	r0, [r3, #0]
}
 8001a60:	f400 60c0 	and.w	r0, r0, #1536	; 0x600
 8001a64:	4770      	bx	lr
 8001a66:	bf00      	nop
 8001a68:	40007000 	.word	0x40007000

08001a6c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.                    
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001a6c:	4b17      	ldr	r3, [pc, #92]	; (8001acc <HAL_PWREx_ControlVoltageScaling+0x60>)
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));
  
  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001a6e:	681a      	ldr	r2, [r3, #0]
  uint32_t wait_loop_index = 0;  

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));
  
  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001a70:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001a74:	f402 62c0 	and.w	r2, r2, #1536	; 0x600
  uint32_t wait_loop_index = 0;  

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));
  
  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001a78:	d11a      	bne.n	8001ab0 <HAL_PWREx_ControlVoltageScaling+0x44>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001a7a:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 8001a7e:	d020      	beq.n	8001ac2 <HAL_PWREx_ControlVoltageScaling+0x56>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001a80:	681a      	ldr	r2, [r3, #0]
      
      /* Wait until VOSF is cleared */      
      wait_loop_index = (PWR_FLAG_SETTING_DELAY_US * (SystemCoreClock / 1000000));
 8001a82:	4913      	ldr	r1, [pc, #76]	; (8001ad0 <HAL_PWREx_ControlVoltageScaling+0x64>)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001a84:	f422 62c0 	bic.w	r2, r2, #1536	; 0x600
 8001a88:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001a8c:	601a      	str	r2, [r3, #0]
      
      /* Wait until VOSF is cleared */      
      wait_loop_index = (PWR_FLAG_SETTING_DELAY_US * (SystemCoreClock / 1000000));
 8001a8e:	4a11      	ldr	r2, [pc, #68]	; (8001ad4 <HAL_PWREx_ControlVoltageScaling+0x68>)
 8001a90:	6812      	ldr	r2, [r2, #0]
 8001a92:	fbb2 f1f1 	udiv	r1, r2, r1
 8001a96:	2232      	movs	r2, #50	; 0x32
 8001a98:	434a      	muls	r2, r1
      while ((wait_loop_index != 0) && (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)))
 8001a9a:	b122      	cbz	r2, 8001aa6 <HAL_PWREx_ControlVoltageScaling+0x3a>
 8001a9c:	6959      	ldr	r1, [r3, #20]
 8001a9e:	0549      	lsls	r1, r1, #21
 8001aa0:	d501      	bpl.n	8001aa6 <HAL_PWREx_ControlVoltageScaling+0x3a>
      {
        wait_loop_index--;
 8001aa2:	3a01      	subs	r2, #1
 8001aa4:	e7f9      	b.n	8001a9a <HAL_PWREx_ControlVoltageScaling+0x2e>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001aa6:	4b09      	ldr	r3, [pc, #36]	; (8001acc <HAL_PWREx_ControlVoltageScaling+0x60>)
 8001aa8:	695b      	ldr	r3, [r3, #20]
 8001aaa:	055b      	lsls	r3, r3, #21
 8001aac:	d40b      	bmi.n	8001ac6 <HAL_PWREx_ControlVoltageScaling+0x5a>
 8001aae:	e008      	b.n	8001ac2 <HAL_PWREx_ControlVoltageScaling+0x56>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001ab0:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001ab4:	bf1f      	itttt	ne
 8001ab6:	681a      	ldrne	r2, [r3, #0]
 8001ab8:	f422 62c0 	bicne.w	r2, r2, #1536	; 0x600
 8001abc:	f442 6280 	orrne.w	r2, r2, #1024	; 0x400
 8001ac0:	601a      	strne	r2, [r3, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
  
  return HAL_OK;
 8001ac2:	2000      	movs	r0, #0
 8001ac4:	4770      	bx	lr
      {
        wait_loop_index--;
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
      {
        return HAL_TIMEOUT;
 8001ac6:	2003      	movs	r0, #3
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
  
  return HAL_OK;
}  
 8001ac8:	4770      	bx	lr
 8001aca:	bf00      	nop
 8001acc:	40007000 	.word	0x40007000
 8001ad0:	000f4240 	.word	0x000f4240
 8001ad4:	20000000 	.word	0x20000000

08001ad8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001ad8:	b537      	push	{r0, r1, r2, r4, r5, lr}
  uint32_t vos = 0;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
  
  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001ada:	4d1e      	ldr	r5, [pc, #120]	; (8001b54 <RCC_SetFlashLatencyFromMSIRange+0x7c>)
 8001adc:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8001ade:	00d9      	lsls	r1, r3, #3
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001ae0:	4604      	mov	r4, r0
  uint32_t vos = 0;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
  
  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001ae2:	d502      	bpl.n	8001aea <RCC_SetFlashLatencyFromMSIRange+0x12>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8001ae4:	f7ff ffba 	bl	8001a5c <HAL_PWREx_GetVoltageRange>
 8001ae8:	e00e      	b.n	8001b08 <RCC_SetFlashLatencyFromMSIRange+0x30>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001aea:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8001aec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001af0:	65ab      	str	r3, [r5, #88]	; 0x58
 8001af2:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8001af4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001af8:	9301      	str	r3, [sp, #4]
 8001afa:	9b01      	ldr	r3, [sp, #4]
    vos = HAL_PWREx_GetVoltageRange();
 8001afc:	f7ff ffae 	bl	8001a5c <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_DISABLE();
 8001b00:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8001b02:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001b06:	65ab      	str	r3, [r5, #88]	; 0x58
  }
  
  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001b08:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8001b0c:	d106      	bne.n	8001b1c <RCC_SetFlashLatencyFromMSIRange+0x44>
  {
    if(msirange > RCC_MSIRANGE_8)
 8001b0e:	2c80      	cmp	r4, #128	; 0x80
 8001b10:	d90c      	bls.n	8001b2c <RCC_SetFlashLatencyFromMSIRange+0x54>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8001b12:	2ca0      	cmp	r4, #160	; 0xa0
        latency = FLASH_LATENCY_2; /* 2WS */
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001b14:	bf8c      	ite	hi
 8001b16:	2302      	movhi	r3, #2
 8001b18:	2301      	movls	r3, #1
 8001b1a:	e00c      	b.n	8001b36 <RCC_SetFlashLatencyFromMSIRange+0x5e>
    }
    /* else MSI <= 16Mhz default FLASH_LATENCY_0 0WS */
  }
  else
  {
    if(msirange > RCC_MSIRANGE_8)
 8001b1c:	2c80      	cmp	r4, #128	; 0x80
 8001b1e:	d807      	bhi.n	8001b30 <RCC_SetFlashLatencyFromMSIRange+0x58>
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8001b20:	d008      	beq.n	8001b34 <RCC_SetFlashLatencyFromMSIRange+0x5c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001b22:	f1a4 0270 	sub.w	r2, r4, #112	; 0x70
 8001b26:	4253      	negs	r3, r2
 8001b28:	4153      	adcs	r3, r2
 8001b2a:	e004      	b.n	8001b36 <RCC_SetFlashLatencyFromMSIRange+0x5e>
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
  uint32_t vos = 0;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001b2c:	2300      	movs	r3, #0
 8001b2e:	e002      	b.n	8001b36 <RCC_SetFlashLatencyFromMSIRange+0x5e>
  else
  {
    if(msirange > RCC_MSIRANGE_8)
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8001b30:	2303      	movs	r3, #3
 8001b32:	e000      	b.n	8001b36 <RCC_SetFlashLatencyFromMSIRange+0x5e>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001b34:	2302      	movs	r3, #2
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
  }
       
  __HAL_FLASH_SET_LATENCY(latency);
 8001b36:	4908      	ldr	r1, [pc, #32]	; (8001b58 <RCC_SetFlashLatencyFromMSIRange+0x80>)
 8001b38:	680a      	ldr	r2, [r1, #0]
 8001b3a:	f022 0207 	bic.w	r2, r2, #7
 8001b3e:	431a      	orrs	r2, r3
 8001b40:	600a      	str	r2, [r1, #0]
  
  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 8001b42:	6808      	ldr	r0, [r1, #0]
 8001b44:	f000 0007 	and.w	r0, r0, #7
  {
    return HAL_ERROR;
  }
  
  return HAL_OK;
}
 8001b48:	1ac0      	subs	r0, r0, r3
 8001b4a:	bf18      	it	ne
 8001b4c:	2001      	movne	r0, #1
 8001b4e:	b003      	add	sp, #12
 8001b50:	bd30      	pop	{r4, r5, pc}
 8001b52:	bf00      	nop
 8001b54:	40021000 	.word	0x40021000
 8001b58:	40022000 	.word	0x40022000

08001b5c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001b5c:	b570      	push	{r4, r5, r6, lr}
  uint32_t msirange = 0U, pllvco = 0U, pllsource = 0U, pllr = 2U, pllm = 2U;
  uint32_t sysclockfreq = 0U;

  if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI) ||
 8001b5e:	4c4a      	ldr	r4, [pc, #296]	; (8001c88 <HAL_RCC_GetSysClockFreq+0x12c>)
 8001b60:	68a3      	ldr	r3, [r4, #8]
 8001b62:	f013 0f0c 	tst.w	r3, #12
 8001b66:	d009      	beq.n	8001b7c <HAL_RCC_GetSysClockFreq+0x20>
     ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_MSI)))
 8001b68:	68a3      	ldr	r3, [r4, #8]
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  uint32_t msirange = 0U, pllvco = 0U, pllsource = 0U, pllr = 2U, pllm = 2U;
  uint32_t sysclockfreq = 0U;

  if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI) ||
 8001b6a:	f003 030c 	and.w	r3, r3, #12
 8001b6e:	2b0c      	cmp	r3, #12
 8001b70:	d126      	bne.n	8001bc0 <HAL_RCC_GetSysClockFreq+0x64>
     ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_MSI)))
 8001b72:	68e3      	ldr	r3, [r4, #12]
 8001b74:	f003 0303 	and.w	r3, r3, #3
 8001b78:	2b01      	cmp	r3, #1
 8001b7a:	d121      	bne.n	8001bc0 <HAL_RCC_GetSysClockFreq+0x64>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == RESET)
 8001b7c:	6822      	ldr	r2, [r4, #0]
 8001b7e:	4b42      	ldr	r3, [pc, #264]	; (8001c88 <HAL_RCC_GetSysClockFreq+0x12c>)
 8001b80:	0712      	lsls	r2, r2, #28
 8001b82:	d40a      	bmi.n	8001b9a <HAL_RCC_GetSysClockFreq+0x3e>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = (RCC->CSR & RCC_CSR_MSISRANGE) >> POSITION_VAL(RCC_CSR_MSISRANGE);
 8001b84:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001b88:	f44f 6270 	mov.w	r2, #3840	; 0xf00
 8001b8c:	fa92 f2a2 	rbit	r2, r2
 8001b90:	fab2 f282 	clz	r2, r2
 8001b94:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8001b98:	e007      	b.n	8001baa <HAL_RCC_GetSysClockFreq+0x4e>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = (RCC->CR & RCC_CR_MSIRANGE) >> POSITION_VAL(RCC_CR_MSIRANGE);
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	22f0      	movs	r2, #240	; 0xf0
 8001b9e:	fa92 f2a2 	rbit	r2, r2
 8001ba2:	fab2 f282 	clz	r2, r2
 8001ba6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001baa:	40d3      	lsrs	r3, r2
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8001bac:	4a37      	ldr	r2, [pc, #220]	; (8001c8c <HAL_RCC_GetSysClockFreq+0x130>)
 8001bae:	f852 6023 	ldr.w	r6, [r2, r3, lsl #2]

    if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI)
 8001bb2:	68a3      	ldr	r3, [r4, #8]
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001bb4:	f013 0f0c 	tst.w	r3, #12
 8001bb8:	bf0c      	ite	eq
 8001bba:	4630      	moveq	r0, r6
 8001bbc:	2000      	movne	r0, #0
 8001bbe:	e011      	b.n	8001be4 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8001bc0:	68a3      	ldr	r3, [r4, #8]
 8001bc2:	f003 030c 	and.w	r3, r3, #12
 8001bc6:	2b04      	cmp	r3, #4
 8001bc8:	d007      	beq.n	8001bda <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
  }
  else if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8001bca:	4b2f      	ldr	r3, [pc, #188]	; (8001c88 <HAL_RCC_GetSysClockFreq+0x12c>)
 8001bcc:	689b      	ldr	r3, [r3, #8]
 8001bce:	f003 030c 	and.w	r3, r3, #12
 8001bd2:	2b08      	cmp	r3, #8
 8001bd4:	d104      	bne.n	8001be0 <HAL_RCC_GetSysClockFreq+0x84>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001bd6:	482e      	ldr	r0, [pc, #184]	; (8001c90 <HAL_RCC_GetSysClockFreq+0x134>)
 8001bd8:	e000      	b.n	8001bdc <HAL_RCC_GetSysClockFreq+0x80>
    }
  }
  else if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001bda:	482e      	ldr	r0, [pc, #184]	; (8001c94 <HAL_RCC_GetSysClockFreq+0x138>)
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  uint32_t msirange = 0U, pllvco = 0U, pllsource = 0U, pllr = 2U, pllm = 2U;
 8001bdc:	2600      	movs	r6, #0
 8001bde:	e001      	b.n	8001be4 <HAL_RCC_GetSysClockFreq+0x88>
  uint32_t sysclockfreq = 0U;
 8001be0:	2000      	movs	r0, #0
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  uint32_t msirange = 0U, pllvco = 0U, pllsource = 0U, pllr = 2U, pllm = 2U;
 8001be2:	4606      	mov	r6, r0
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
  }

  if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8001be4:	68a3      	ldr	r3, [r4, #8]
 8001be6:	4a28      	ldr	r2, [pc, #160]	; (8001c88 <HAL_RCC_GetSysClockFreq+0x12c>)
 8001be8:	f003 030c 	and.w	r3, r3, #12
 8001bec:	2b0c      	cmp	r3, #12
 8001bee:	d149      	bne.n	8001c84 <HAL_RCC_GetSysClockFreq+0x128>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8001bf0:	68d1      	ldr	r1, [r2, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> POSITION_VAL(RCC_PLLCFGR_PLLM)) + 1U ;
 8001bf2:	68d3      	ldr	r3, [r2, #12]
 8001bf4:	2070      	movs	r0, #112	; 0x70
 8001bf6:	fa90 f0a0 	rbit	r0, r0
 8001bfa:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8001bfe:	fab0 f080 	clz	r0, r0
 8001c02:	fa23 f000 	lsr.w	r0, r3, r0

    switch (pllsource)
 8001c06:	f001 0303 	and.w	r3, r1, #3
 8001c0a:	2b02      	cmp	r3, #2

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> POSITION_VAL(RCC_PLLCFGR_PLLM)) + 1U ;
 8001c0c:	f100 0501 	add.w	r5, r0, #1
 8001c10:	f44f 41fe 	mov.w	r1, #32512	; 0x7f00

    switch (pllsource)
 8001c14:	d00c      	beq.n	8001c30 <HAL_RCC_GetSysClockFreq+0xd4>
 8001c16:	2b03      	cmp	r3, #3
 8001c18:	d119      	bne.n	8001c4e <HAL_RCC_GetSysClockFreq+0xf2>
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN));
      break;

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN));
 8001c1a:	68d3      	ldr	r3, [r2, #12]
 8001c1c:	fa91 f1a1 	rbit	r1, r1
 8001c20:	fab1 f181 	clz	r1, r1
 8001c24:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
 8001c28:	fa23 f101 	lsr.w	r1, r3, r1
 8001c2c:	4a18      	ldr	r2, [pc, #96]	; (8001c90 <HAL_RCC_GetSysClockFreq+0x134>)
 8001c2e:	e009      	b.n	8001c44 <HAL_RCC_GetSysClockFreq+0xe8>
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> POSITION_VAL(RCC_PLLCFGR_PLLM)) + 1U ;

    switch (pllsource)
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN));
 8001c30:	68d3      	ldr	r3, [r2, #12]
 8001c32:	fa91 f1a1 	rbit	r1, r1
 8001c36:	4a17      	ldr	r2, [pc, #92]	; (8001c94 <HAL_RCC_GetSysClockFreq+0x138>)
 8001c38:	fab1 f181 	clz	r1, r1
 8001c3c:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
 8001c40:	fa23 f101 	lsr.w	r1, r3, r1
      break;

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN));
 8001c44:	fbb2 f0f5 	udiv	r0, r2, r5
 8001c48:	fb00 f301 	mul.w	r3, r0, r1
      break;
 8001c4c:	e00b      	b.n	8001c66 <HAL_RCC_GetSysClockFreq+0x10a>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = (msirange / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN));
 8001c4e:	68d2      	ldr	r2, [r2, #12]
 8001c50:	fa91 f1a1 	rbit	r1, r1
 8001c54:	fab1 f181 	clz	r1, r1
 8001c58:	f402 42fe 	and.w	r2, r2, #32512	; 0x7f00
 8001c5c:	40ca      	lsrs	r2, r1
 8001c5e:	fbb6 f0f5 	udiv	r0, r6, r5
 8001c62:	fb00 f302 	mul.w	r3, r0, r2
      break;
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> POSITION_VAL(RCC_PLLCFGR_PLLR)) + 1U ) * 2U;
 8001c66:	68e2      	ldr	r2, [r4, #12]
 8001c68:	f04f 60c0 	mov.w	r0, #100663296	; 0x6000000
 8001c6c:	fa90 f0a0 	rbit	r0, r0
 8001c70:	fab0 f080 	clz	r0, r0
    sysclockfreq = pllvco/pllr;
 8001c74:	f002 62c0 	and.w	r2, r2, #100663296	; 0x6000000
 8001c78:	fa22 f000 	lsr.w	r0, r2, r0
 8001c7c:	3001      	adds	r0, #1
 8001c7e:	0040      	lsls	r0, r0, #1
 8001c80:	fbb3 f0f0 	udiv	r0, r3, r0
  }

  return sysclockfreq;
}
 8001c84:	bd70      	pop	{r4, r5, r6, pc}
 8001c86:	bf00      	nop
 8001c88:	40021000 	.word	0x40021000
 8001c8c:	080073a8 	.word	0x080073a8
 8001c90:	007a1200 	.word	0x007a1200
 8001c94:	00f42400 	.word	0x00f42400

08001c98 <HAL_RCC_OscConfig>:
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001c98:	6803      	ldr	r3, [r0, #0]
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001c9a:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001c9e:	06dd      	lsls	r5, r3, #27
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001ca0:	4604      	mov	r4, r0
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001ca2:	f140 808f 	bpl.w	8001dc4 <HAL_RCC_OscConfig+0x12c>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI) )
 8001ca6:	4d9e      	ldr	r5, [pc, #632]	; (8001f20 <HAL_RCC_OscConfig+0x288>)
 8001ca8:	68ab      	ldr	r3, [r5, #8]
 8001caa:	f013 0f0c 	tst.w	r3, #12
 8001cae:	d153      	bne.n	8001d58 <HAL_RCC_OscConfig+0xc0>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != RESET) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001cb0:	682b      	ldr	r3, [r5, #0]
 8001cb2:	0798      	lsls	r0, r3, #30
 8001cb4:	d503      	bpl.n	8001cbe <HAL_RCC_OscConfig+0x26>
 8001cb6:	69a3      	ldr	r3, [r4, #24]
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	f000 8256 	beq.w	800216a <HAL_RCC_OscConfig+0x4d2>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001cbe:	682a      	ldr	r2, [r5, #0]
 8001cc0:	4b97      	ldr	r3, [pc, #604]	; (8001f20 <HAL_RCC_OscConfig+0x288>)
 8001cc2:	6a20      	ldr	r0, [r4, #32]
 8001cc4:	0711      	lsls	r1, r2, #28
 8001cc6:	bf56      	itet	pl
 8001cc8:	f8d3 3094 	ldrpl.w	r3, [r3, #148]	; 0x94
 8001ccc:	681b      	ldrmi	r3, [r3, #0]
 8001cce:	091b      	lsrpl	r3, r3, #4
 8001cd0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001cd4:	4283      	cmp	r3, r0
 8001cd6:	d216      	bcs.n	8001d06 <HAL_RCC_OscConfig+0x6e>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001cd8:	f7ff fefe 	bl	8001ad8 <RCC_SetFlashLatencyFromMSIRange>
 8001cdc:	2800      	cmp	r0, #0
 8001cde:	f040 8244 	bne.w	800216a <HAL_RCC_OscConfig+0x4d2>
          {
            return HAL_ERROR;
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001ce2:	682b      	ldr	r3, [r5, #0]
 8001ce4:	f043 0308 	orr.w	r3, r3, #8
 8001ce8:	602b      	str	r3, [r5, #0]
 8001cea:	682b      	ldr	r3, [r5, #0]
 8001cec:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001cf0:	6a23      	ldr	r3, [r4, #32]
 8001cf2:	4313      	orrs	r3, r2
 8001cf4:	602b      	str	r3, [r5, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001cf6:	686b      	ldr	r3, [r5, #4]
 8001cf8:	69e2      	ldr	r2, [r4, #28]
 8001cfa:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001cfe:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001d02:	606b      	str	r3, [r5, #4]
 8001d04:	e014      	b.n	8001d30 <HAL_RCC_OscConfig+0x98>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001d06:	682b      	ldr	r3, [r5, #0]
 8001d08:	f043 0308 	orr.w	r3, r3, #8
 8001d0c:	602b      	str	r3, [r5, #0]
 8001d0e:	682b      	ldr	r3, [r5, #0]
 8001d10:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001d14:	4303      	orrs	r3, r0
 8001d16:	602b      	str	r3, [r5, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001d18:	686b      	ldr	r3, [r5, #4]
 8001d1a:	69e2      	ldr	r2, [r4, #28]
 8001d1c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001d20:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001d24:	606b      	str	r3, [r5, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001d26:	f7ff fed7 	bl	8001ad8 <RCC_SetFlashLatencyFromMSIRange>
 8001d2a:	2800      	cmp	r0, #0
 8001d2c:	f040 821d 	bne.w	800216a <HAL_RCC_OscConfig+0x4d2>
            return HAL_ERROR;
          }          
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 8001d30:	f7ff ff14 	bl	8001b5c <HAL_RCC_GetSysClockFreq>
 8001d34:	68ab      	ldr	r3, [r5, #8]
 8001d36:	22f0      	movs	r2, #240	; 0xf0
 8001d38:	fa92 f2a2 	rbit	r2, r2
 8001d3c:	fab2 f282 	clz	r2, r2
 8001d40:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001d44:	40d3      	lsrs	r3, r2
 8001d46:	4a77      	ldr	r2, [pc, #476]	; (8001f24 <HAL_RCC_OscConfig+0x28c>)
 8001d48:	5cd3      	ldrb	r3, [r2, r3]
 8001d4a:	40d8      	lsrs	r0, r3
 8001d4c:	4b76      	ldr	r3, [pc, #472]	; (8001f28 <HAL_RCC_OscConfig+0x290>)
 8001d4e:	6018      	str	r0, [r3, #0]
        
        /* Configure the source of time base considering new system clocks settings*/
        HAL_InitTick (TICK_INT_PRIORITY);
 8001d50:	2000      	movs	r0, #0
 8001d52:	f7ff f901 	bl	8000f58 <HAL_InitTick>
 8001d56:	e035      	b.n	8001dc4 <HAL_RCC_OscConfig+0x12c>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001d58:	6983      	ldr	r3, [r0, #24]
 8001d5a:	b31b      	cbz	r3, 8001da4 <HAL_RCC_OscConfig+0x10c>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001d5c:	682b      	ldr	r3, [r5, #0]
 8001d5e:	f043 0301 	orr.w	r3, r3, #1
 8001d62:	602b      	str	r3, [r5, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001d64:	f7ff f920 	bl	8000fa8 <HAL_GetTick>
 8001d68:	4606      	mov	r6, r0

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == RESET)
 8001d6a:	682a      	ldr	r2, [r5, #0]
 8001d6c:	4b6c      	ldr	r3, [pc, #432]	; (8001f20 <HAL_RCC_OscConfig+0x288>)
 8001d6e:	0792      	lsls	r2, r2, #30
 8001d70:	d406      	bmi.n	8001d80 <HAL_RCC_OscConfig+0xe8>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001d72:	f7ff f919 	bl	8000fa8 <HAL_GetTick>
 8001d76:	1b80      	subs	r0, r0, r6
 8001d78:	2802      	cmp	r0, #2
 8001d7a:	d9f6      	bls.n	8001d6a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001d7c:	2003      	movs	r0, #3
 8001d7e:	e1f5      	b.n	800216c <HAL_RCC_OscConfig+0x4d4>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001d80:	681a      	ldr	r2, [r3, #0]
 8001d82:	f042 0208 	orr.w	r2, r2, #8
 8001d86:	601a      	str	r2, [r3, #0]
 8001d88:	681a      	ldr	r2, [r3, #0]
 8001d8a:	f022 01f0 	bic.w	r1, r2, #240	; 0xf0
 8001d8e:	6a22      	ldr	r2, [r4, #32]
 8001d90:	430a      	orrs	r2, r1
 8001d92:	601a      	str	r2, [r3, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001d94:	685a      	ldr	r2, [r3, #4]
 8001d96:	69e1      	ldr	r1, [r4, #28]
 8001d98:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8001d9c:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8001da0:	605a      	str	r2, [r3, #4]
 8001da2:	e00f      	b.n	8001dc4 <HAL_RCC_OscConfig+0x12c>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001da4:	682b      	ldr	r3, [r5, #0]
 8001da6:	f023 0301 	bic.w	r3, r3, #1
 8001daa:	602b      	str	r3, [r5, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001dac:	f7ff f8fc 	bl	8000fa8 <HAL_GetTick>
 8001db0:	4606      	mov	r6, r0

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != RESET)
 8001db2:	682b      	ldr	r3, [r5, #0]
 8001db4:	079f      	lsls	r7, r3, #30
 8001db6:	d505      	bpl.n	8001dc4 <HAL_RCC_OscConfig+0x12c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001db8:	f7ff f8f6 	bl	8000fa8 <HAL_GetTick>
 8001dbc:	1b80      	subs	r0, r0, r6
 8001dbe:	2802      	cmp	r0, #2
 8001dc0:	d9f7      	bls.n	8001db2 <HAL_RCC_OscConfig+0x11a>
 8001dc2:	e7db      	b.n	8001d7c <HAL_RCC_OscConfig+0xe4>
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001dc4:	6823      	ldr	r3, [r4, #0]
 8001dc6:	07de      	lsls	r6, r3, #31
 8001dc8:	d403      	bmi.n	8001dd2 <HAL_RCC_OscConfig+0x13a>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001dca:	6823      	ldr	r3, [r4, #0]
 8001dcc:	079d      	lsls	r5, r3, #30
 8001dce:	d448      	bmi.n	8001e62 <HAL_RCC_OscConfig+0x1ca>
 8001dd0:	e09f      	b.n	8001f12 <HAL_RCC_OscConfig+0x27a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || 
 8001dd2:	4d53      	ldr	r5, [pc, #332]	; (8001f20 <HAL_RCC_OscConfig+0x288>)
 8001dd4:	68ab      	ldr	r3, [r5, #8]
 8001dd6:	f003 030c 	and.w	r3, r3, #12
 8001dda:	2b08      	cmp	r3, #8
 8001ddc:	d009      	beq.n	8001df2 <HAL_RCC_OscConfig+0x15a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001dde:	68ab      	ldr	r3, [r5, #8]
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || 
 8001de0:	f003 030c 	and.w	r3, r3, #12
 8001de4:	2b0c      	cmp	r3, #12
 8001de6:	d10b      	bne.n	8001e00 <HAL_RCC_OscConfig+0x168>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001de8:	68eb      	ldr	r3, [r5, #12]
 8001dea:	f003 0303 	and.w	r3, r3, #3
 8001dee:	2b03      	cmp	r3, #3
 8001df0:	d106      	bne.n	8001e00 <HAL_RCC_OscConfig+0x168>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001df2:	682b      	ldr	r3, [r5, #0]
 8001df4:	0398      	lsls	r0, r3, #14
 8001df6:	d5e8      	bpl.n	8001dca <HAL_RCC_OscConfig+0x132>
 8001df8:	6863      	ldr	r3, [r4, #4]
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d1e5      	bne.n	8001dca <HAL_RCC_OscConfig+0x132>
 8001dfe:	e1b4      	b.n	800216a <HAL_RCC_OscConfig+0x4d2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001e00:	6863      	ldr	r3, [r4, #4]
 8001e02:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001e06:	d006      	beq.n	8001e16 <HAL_RCC_OscConfig+0x17e>
 8001e08:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001e0c:	d108      	bne.n	8001e20 <HAL_RCC_OscConfig+0x188>
 8001e0e:	682b      	ldr	r3, [r5, #0]
 8001e10:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001e14:	602b      	str	r3, [r5, #0]
 8001e16:	682b      	ldr	r3, [r5, #0]
 8001e18:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e1c:	602b      	str	r3, [r5, #0]
 8001e1e:	e008      	b.n	8001e32 <HAL_RCC_OscConfig+0x19a>
 8001e20:	682a      	ldr	r2, [r5, #0]
 8001e22:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001e26:	602a      	str	r2, [r5, #0]
 8001e28:	682a      	ldr	r2, [r5, #0]
 8001e2a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001e2e:	602a      	str	r2, [r5, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001e30:	b15b      	cbz	r3, 8001e4a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e32:	f7ff f8b9 	bl	8000fa8 <HAL_GetTick>
 8001e36:	4606      	mov	r6, r0

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == RESET)
 8001e38:	682b      	ldr	r3, [r5, #0]
 8001e3a:	0399      	lsls	r1, r3, #14
 8001e3c:	d4c5      	bmi.n	8001dca <HAL_RCC_OscConfig+0x132>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001e3e:	f7ff f8b3 	bl	8000fa8 <HAL_GetTick>
 8001e42:	1b80      	subs	r0, r0, r6
 8001e44:	2864      	cmp	r0, #100	; 0x64
 8001e46:	d9f7      	bls.n	8001e38 <HAL_RCC_OscConfig+0x1a0>
 8001e48:	e798      	b.n	8001d7c <HAL_RCC_OscConfig+0xe4>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e4a:	f7ff f8ad 	bl	8000fa8 <HAL_GetTick>
 8001e4e:	4606      	mov	r6, r0

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 8001e50:	682b      	ldr	r3, [r5, #0]
 8001e52:	039a      	lsls	r2, r3, #14
 8001e54:	d5b9      	bpl.n	8001dca <HAL_RCC_OscConfig+0x132>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001e56:	f7ff f8a7 	bl	8000fa8 <HAL_GetTick>
 8001e5a:	1b80      	subs	r0, r0, r6
 8001e5c:	2864      	cmp	r0, #100	; 0x64
 8001e5e:	d9f7      	bls.n	8001e50 <HAL_RCC_OscConfig+0x1b8>
 8001e60:	e78c      	b.n	8001d7c <HAL_RCC_OscConfig+0xe4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||
 8001e62:	4d2f      	ldr	r5, [pc, #188]	; (8001f20 <HAL_RCC_OscConfig+0x288>)
 8001e64:	68ab      	ldr	r3, [r5, #8]
 8001e66:	f003 030c 	and.w	r3, r3, #12
 8001e6a:	2b04      	cmp	r3, #4
 8001e6c:	d009      	beq.n	8001e82 <HAL_RCC_OscConfig+0x1ea>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001e6e:	68ab      	ldr	r3, [r5, #8]
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||
 8001e70:	f003 030c 	and.w	r3, r3, #12
 8001e74:	2b0c      	cmp	r3, #12
 8001e76:	d11a      	bne.n	8001eae <HAL_RCC_OscConfig+0x216>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001e78:	68eb      	ldr	r3, [r5, #12]
 8001e7a:	f003 0303 	and.w	r3, r3, #3
 8001e7e:	2b02      	cmp	r3, #2
 8001e80:	d115      	bne.n	8001eae <HAL_RCC_OscConfig+0x216>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001e82:	682b      	ldr	r3, [r5, #0]
 8001e84:	055b      	lsls	r3, r3, #21
 8001e86:	d503      	bpl.n	8001e90 <HAL_RCC_OscConfig+0x1f8>
 8001e88:	68e3      	ldr	r3, [r4, #12]
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	f000 816d 	beq.w	800216a <HAL_RCC_OscConfig+0x4d2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e90:	686b      	ldr	r3, [r5, #4]
 8001e92:	f04f 52f8 	mov.w	r2, #520093696	; 0x1f000000
 8001e96:	fa92 f2a2 	rbit	r2, r2
 8001e9a:	6921      	ldr	r1, [r4, #16]
 8001e9c:	fab2 f282 	clz	r2, r2
 8001ea0:	fa01 f202 	lsl.w	r2, r1, r2
 8001ea4:	f023 53f8 	bic.w	r3, r3, #520093696	; 0x1f000000
 8001ea8:	4313      	orrs	r3, r2
 8001eaa:	606b      	str	r3, [r5, #4]
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001eac:	e031      	b.n	8001f12 <HAL_RCC_OscConfig+0x27a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001eae:	68e3      	ldr	r3, [r4, #12]
 8001eb0:	b1fb      	cbz	r3, 8001ef2 <HAL_RCC_OscConfig+0x25a>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001eb2:	682b      	ldr	r3, [r5, #0]
 8001eb4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001eb8:	602b      	str	r3, [r5, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001eba:	f7ff f875 	bl	8000fa8 <HAL_GetTick>
 8001ebe:	4606      	mov	r6, r0

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 8001ec0:	682b      	ldr	r3, [r5, #0]
 8001ec2:	4817      	ldr	r0, [pc, #92]	; (8001f20 <HAL_RCC_OscConfig+0x288>)
 8001ec4:	055f      	lsls	r7, r3, #21
 8001ec6:	d405      	bmi.n	8001ed4 <HAL_RCC_OscConfig+0x23c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ec8:	f7ff f86e 	bl	8000fa8 <HAL_GetTick>
 8001ecc:	1b80      	subs	r0, r0, r6
 8001ece:	2802      	cmp	r0, #2
 8001ed0:	d9f6      	bls.n	8001ec0 <HAL_RCC_OscConfig+0x228>
 8001ed2:	e753      	b.n	8001d7c <HAL_RCC_OscConfig+0xe4>
            return HAL_TIMEOUT;
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ed4:	6843      	ldr	r3, [r0, #4]
 8001ed6:	f04f 52f8 	mov.w	r2, #520093696	; 0x1f000000
 8001eda:	fa92 f2a2 	rbit	r2, r2
 8001ede:	6921      	ldr	r1, [r4, #16]
 8001ee0:	fab2 f282 	clz	r2, r2
 8001ee4:	fa01 f202 	lsl.w	r2, r1, r2
 8001ee8:	f023 53f8 	bic.w	r3, r3, #520093696	; 0x1f000000
 8001eec:	4313      	orrs	r3, r2
 8001eee:	6043      	str	r3, [r0, #4]
 8001ef0:	e00f      	b.n	8001f12 <HAL_RCC_OscConfig+0x27a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001ef2:	682b      	ldr	r3, [r5, #0]
 8001ef4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001ef8:	602b      	str	r3, [r5, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001efa:	f7ff f855 	bl	8000fa8 <HAL_GetTick>
 8001efe:	4606      	mov	r6, r0

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != RESET)
 8001f00:	682b      	ldr	r3, [r5, #0]
 8001f02:	0558      	lsls	r0, r3, #21
 8001f04:	d505      	bpl.n	8001f12 <HAL_RCC_OscConfig+0x27a>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001f06:	f7ff f84f 	bl	8000fa8 <HAL_GetTick>
 8001f0a:	1b80      	subs	r0, r0, r6
 8001f0c:	2802      	cmp	r0, #2
 8001f0e:	d9f7      	bls.n	8001f00 <HAL_RCC_OscConfig+0x268>
 8001f10:	e734      	b.n	8001d7c <HAL_RCC_OscConfig+0xe4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001f12:	6823      	ldr	r3, [r4, #0]
 8001f14:	0719      	lsls	r1, r3, #28
 8001f16:	d409      	bmi.n	8001f2c <HAL_RCC_OscConfig+0x294>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001f18:	6823      	ldr	r3, [r4, #0]
 8001f1a:	075a      	lsls	r2, r3, #29
 8001f1c:	d42f      	bmi.n	8001f7e <HAL_RCC_OscConfig+0x2e6>
 8001f1e:	e097      	b.n	8002050 <HAL_RCC_OscConfig+0x3b8>
 8001f20:	40021000 	.word	0x40021000
 8001f24:	0800738e 	.word	0x0800738e
 8001f28:	20000000 	.word	0x20000000
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001f2c:	6963      	ldr	r3, [r4, #20]
 8001f2e:	4d91      	ldr	r5, [pc, #580]	; (8002174 <HAL_RCC_OscConfig+0x4dc>)
 8001f30:	b193      	cbz	r3, 8001f58 <HAL_RCC_OscConfig+0x2c0>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001f32:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 8001f36:	f043 0301 	orr.w	r3, r3, #1
 8001f3a:	f8c5 3094 	str.w	r3, [r5, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f3e:	f7ff f833 	bl	8000fa8 <HAL_GetTick>
 8001f42:	4606      	mov	r6, r0

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == RESET)
 8001f44:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 8001f48:	079b      	lsls	r3, r3, #30
 8001f4a:	d4e5      	bmi.n	8001f18 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f4c:	f7ff f82c 	bl	8000fa8 <HAL_GetTick>
 8001f50:	1b80      	subs	r0, r0, r6
 8001f52:	2802      	cmp	r0, #2
 8001f54:	d9f6      	bls.n	8001f44 <HAL_RCC_OscConfig+0x2ac>
 8001f56:	e711      	b.n	8001d7c <HAL_RCC_OscConfig+0xe4>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001f58:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 8001f5c:	f023 0301 	bic.w	r3, r3, #1
 8001f60:	f8c5 3094 	str.w	r3, [r5, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f64:	f7ff f820 	bl	8000fa8 <HAL_GetTick>
 8001f68:	4606      	mov	r6, r0

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != RESET)
 8001f6a:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 8001f6e:	079f      	lsls	r7, r3, #30
 8001f70:	d5d2      	bpl.n	8001f18 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f72:	f7ff f819 	bl	8000fa8 <HAL_GetTick>
 8001f76:	1b80      	subs	r0, r0, r6
 8001f78:	2802      	cmp	r0, #2
 8001f7a:	d9f6      	bls.n	8001f6a <HAL_RCC_OscConfig+0x2d2>
 8001f7c:	e6fe      	b.n	8001d7c <HAL_RCC_OscConfig+0xe4>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001f7e:	4d7d      	ldr	r5, [pc, #500]	; (8002174 <HAL_RCC_OscConfig+0x4dc>)
 8001f80:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8001f82:	00d8      	lsls	r0, r3, #3
 8001f84:	d40a      	bmi.n	8001f9c <HAL_RCC_OscConfig+0x304>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001f86:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8001f88:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f8c:	65ab      	str	r3, [r5, #88]	; 0x58
 8001f8e:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8001f90:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f94:	9301      	str	r3, [sp, #4]
 8001f96:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8001f98:	2701      	movs	r7, #1
 8001f9a:	e000      	b.n	8001f9e <HAL_RCC_OscConfig+0x306>
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
  {
    FlagStatus       pwrclkchanged = RESET;
 8001f9c:	2700      	movs	r7, #0
    {
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001f9e:	4e76      	ldr	r6, [pc, #472]	; (8002178 <HAL_RCC_OscConfig+0x4e0>)
 8001fa0:	6833      	ldr	r3, [r6, #0]
 8001fa2:	05d9      	lsls	r1, r3, #23
 8001fa4:	d503      	bpl.n	8001fae <HAL_RCC_OscConfig+0x316>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001fa6:	68a3      	ldr	r3, [r4, #8]
 8001fa8:	2b01      	cmp	r3, #1
 8001faa:	d111      	bne.n	8001fd0 <HAL_RCC_OscConfig+0x338>
 8001fac:	e018      	b.n	8001fe0 <HAL_RCC_OscConfig+0x348>
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001fae:	6833      	ldr	r3, [r6, #0]
 8001fb0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001fb4:	6033      	str	r3, [r6, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001fb6:	f7fe fff7 	bl	8000fa8 <HAL_GetTick>
 8001fba:	4680      	mov	r8, r0

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001fbc:	6833      	ldr	r3, [r6, #0]
 8001fbe:	05da      	lsls	r2, r3, #23
 8001fc0:	d4f1      	bmi.n	8001fa6 <HAL_RCC_OscConfig+0x30e>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001fc2:	f7fe fff1 	bl	8000fa8 <HAL_GetTick>
 8001fc6:	ebc8 0000 	rsb	r0, r8, r0
 8001fca:	2802      	cmp	r0, #2
 8001fcc:	d9f6      	bls.n	8001fbc <HAL_RCC_OscConfig+0x324>
 8001fce:	e6d5      	b.n	8001d7c <HAL_RCC_OscConfig+0xe4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001fd0:	2b05      	cmp	r3, #5
 8001fd2:	d10c      	bne.n	8001fee <HAL_RCC_OscConfig+0x356>
 8001fd4:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
 8001fd8:	f043 0304 	orr.w	r3, r3, #4
 8001fdc:	f8c5 3090 	str.w	r3, [r5, #144]	; 0x90
 8001fe0:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
 8001fe4:	f043 0301 	orr.w	r3, r3, #1
 8001fe8:	f8c5 3090 	str.w	r3, [r5, #144]	; 0x90
 8001fec:	e00c      	b.n	8002008 <HAL_RCC_OscConfig+0x370>
 8001fee:	f8d5 2090 	ldr.w	r2, [r5, #144]	; 0x90
 8001ff2:	f022 0201 	bic.w	r2, r2, #1
 8001ff6:	f8c5 2090 	str.w	r2, [r5, #144]	; 0x90
 8001ffa:	f8d5 2090 	ldr.w	r2, [r5, #144]	; 0x90
 8001ffe:	f022 0204 	bic.w	r2, r2, #4
 8002002:	f8c5 2090 	str.w	r2, [r5, #144]	; 0x90

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002006:	b173      	cbz	r3, 8002026 <HAL_RCC_OscConfig+0x38e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002008:	f7fe ffce 	bl	8000fa8 <HAL_GetTick>

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == RESET)
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800200c:	f241 3888 	movw	r8, #5000	; 0x1388

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002010:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == RESET)
 8002012:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
 8002016:	079b      	lsls	r3, r3, #30
 8002018:	d40e      	bmi.n	8002038 <HAL_RCC_OscConfig+0x3a0>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800201a:	f7fe ffc5 	bl	8000fa8 <HAL_GetTick>
 800201e:	1b80      	subs	r0, r0, r6
 8002020:	4540      	cmp	r0, r8
 8002022:	d9f6      	bls.n	8002012 <HAL_RCC_OscConfig+0x37a>
 8002024:	e6aa      	b.n	8001d7c <HAL_RCC_OscConfig+0xe4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002026:	f7fe ffbf 	bl	8000fa8 <HAL_GetTick>

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != RESET)
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800202a:	f241 3888 	movw	r8, #5000	; 0x1388
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800202e:	4606      	mov	r6, r0

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != RESET)
 8002030:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
 8002034:	0798      	lsls	r0, r3, #30
 8002036:	d405      	bmi.n	8002044 <HAL_RCC_OscConfig+0x3ac>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002038:	b157      	cbz	r7, 8002050 <HAL_RCC_OscConfig+0x3b8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800203a:	6dab      	ldr	r3, [r5, #88]	; 0x58
 800203c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002040:	65ab      	str	r3, [r5, #88]	; 0x58
 8002042:	e005      	b.n	8002050 <HAL_RCC_OscConfig+0x3b8>
      tickstart = HAL_GetTick();

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != RESET)
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002044:	f7fe ffb0 	bl	8000fa8 <HAL_GetTick>
 8002048:	1b80      	subs	r0, r0, r6
 800204a:	4540      	cmp	r0, r8
 800204c:	d9f0      	bls.n	8002030 <HAL_RCC_OscConfig+0x398>
 800204e:	e695      	b.n	8001d7c <HAL_RCC_OscConfig+0xe4>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002050:	6823      	ldr	r3, [r4, #0]
 8002052:	0699      	lsls	r1, r3, #26
 8002054:	d402      	bmi.n	800205c <HAL_RCC_OscConfig+0x3c4>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002056:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8002058:	bb4a      	cbnz	r2, 80020ae <HAL_RCC_OscConfig+0x416>
 800205a:	e05f      	b.n	800211c <HAL_RCC_OscConfig+0x484>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800205c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800205e:	4d45      	ldr	r5, [pc, #276]	; (8002174 <HAL_RCC_OscConfig+0x4dc>)
 8002060:	b193      	cbz	r3, 8002088 <HAL_RCC_OscConfig+0x3f0>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002062:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 8002066:	f043 0301 	orr.w	r3, r3, #1
 800206a:	f8c5 3098 	str.w	r3, [r5, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800206e:	f7fe ff9b 	bl	8000fa8 <HAL_GetTick>
 8002072:	4606      	mov	r6, r0

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == RESET)
 8002074:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 8002078:	079a      	lsls	r2, r3, #30
 800207a:	d4ec      	bmi.n	8002056 <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800207c:	f7fe ff94 	bl	8000fa8 <HAL_GetTick>
 8002080:	1b80      	subs	r0, r0, r6
 8002082:	2802      	cmp	r0, #2
 8002084:	d9f6      	bls.n	8002074 <HAL_RCC_OscConfig+0x3dc>
 8002086:	e679      	b.n	8001d7c <HAL_RCC_OscConfig+0xe4>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002088:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 800208c:	f023 0301 	bic.w	r3, r3, #1
 8002090:	f8c5 3098 	str.w	r3, [r5, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002094:	f7fe ff88 	bl	8000fa8 <HAL_GetTick>
 8002098:	4606      	mov	r6, r0

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != RESET)
 800209a:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 800209e:	079b      	lsls	r3, r3, #30
 80020a0:	d5d9      	bpl.n	8002056 <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80020a2:	f7fe ff81 	bl	8000fa8 <HAL_GetTick>
 80020a6:	1b80      	subs	r0, r0, r6
 80020a8:	2802      	cmp	r0, #2
 80020aa:	d9f6      	bls.n	800209a <HAL_RCC_OscConfig+0x402>
 80020ac:	e666      	b.n	8001d7c <HAL_RCC_OscConfig+0xe4>
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80020ae:	4d31      	ldr	r5, [pc, #196]	; (8002174 <HAL_RCC_OscConfig+0x4dc>)
 80020b0:	68ab      	ldr	r3, [r5, #8]
 80020b2:	f003 030c 	and.w	r3, r3, #12
 80020b6:	2b0c      	cmp	r3, #12
 80020b8:	d057      	beq.n	800216a <HAL_RCC_OscConfig+0x4d2>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80020ba:	682b      	ldr	r3, [r5, #0]
  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
    {
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80020bc:	2a02      	cmp	r2, #2
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80020be:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80020c2:	602b      	str	r3, [r5, #0]
  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
    {
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80020c4:	d138      	bne.n	8002138 <HAL_RCC_OscConfig+0x4a0>

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020c6:	f7fe ff6f 	bl	8000fa8 <HAL_GetTick>
 80020ca:	4606      	mov	r6, r0

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 80020cc:	682b      	ldr	r3, [r5, #0]
 80020ce:	4829      	ldr	r0, [pc, #164]	; (8002174 <HAL_RCC_OscConfig+0x4dc>)
 80020d0:	019f      	lsls	r7, r3, #6
 80020d2:	d425      	bmi.n	8002120 <HAL_RCC_OscConfig+0x488>
            return HAL_TIMEOUT;
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80020d4:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 80020d6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80020d8:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80020da:	06f6      	lsls	r6, r6, #27
 80020dc:	ea46 2103 	orr.w	r1, r6, r3, lsl #8
 80020e0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80020e2:	3a01      	subs	r2, #1
 80020e4:	430b      	orrs	r3, r1
 80020e6:	ea43 1102 	orr.w	r1, r3, r2, lsl #4
 80020ea:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80020ec:	085b      	lsrs	r3, r3, #1
 80020ee:	3b01      	subs	r3, #1
 80020f0:	ea41 5243 	orr.w	r2, r1, r3, lsl #21
 80020f4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80020f6:	085b      	lsrs	r3, r3, #1
 80020f8:	3b01      	subs	r3, #1
 80020fa:	ea42 6343 	orr.w	r3, r2, r3, lsl #25
 80020fe:	60c3      	str	r3, [r0, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002100:	6803      	ldr	r3, [r0, #0]
 8002102:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002106:	6003      	str	r3, [r0, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002108:	68c3      	ldr	r3, [r0, #12]
 800210a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800210e:	60c3      	str	r3, [r0, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002110:	f7fe ff4a 	bl	8000fa8 <HAL_GetTick>
 8002114:	4604      	mov	r4, r0

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == RESET)
 8002116:	682b      	ldr	r3, [r5, #0]
 8002118:	0199      	lsls	r1, r3, #6
 800211a:	d507      	bpl.n	800212c <HAL_RCC_OscConfig+0x494>
    else
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
 800211c:	2000      	movs	r0, #0
 800211e:	e025      	b.n	800216c <HAL_RCC_OscConfig+0x4d4>
        tickstart = HAL_GetTick();

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002120:	f7fe ff42 	bl	8000fa8 <HAL_GetTick>
 8002124:	1b80      	subs	r0, r0, r6
 8002126:	2802      	cmp	r0, #2
 8002128:	d9d0      	bls.n	80020cc <HAL_RCC_OscConfig+0x434>
 800212a:	e627      	b.n	8001d7c <HAL_RCC_OscConfig+0xe4>
        tickstart = HAL_GetTick();

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == RESET)
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800212c:	f7fe ff3c 	bl	8000fa8 <HAL_GetTick>
 8002130:	1b00      	subs	r0, r0, r4
 8002132:	2802      	cmp	r0, #2
 8002134:	d9ef      	bls.n	8002116 <HAL_RCC_OscConfig+0x47e>
 8002136:	e621      	b.n	8001d7c <HAL_RCC_OscConfig+0xe4>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();

        /* Disable all PLL outputs to save power if no PLLs on */
        if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == RESET)
 8002138:	682b      	ldr	r3, [r5, #0]
 800213a:	011a      	lsls	r2, r3, #4
           && 
           (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == RESET)
#endif /* RCC_PLLSAI2_SUPPORT */
          )
        {  
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800213c:	bf5e      	ittt	pl
 800213e:	68eb      	ldrpl	r3, [r5, #12]
 8002140:	f023 0303 	bicpl.w	r3, r3, #3
 8002144:	60eb      	strpl	r3, [r5, #12]
        }
        
#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8002146:	68eb      	ldr	r3, [r5, #12]
 8002148:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 800214c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002150:	60eb      	str	r3, [r5, #12]
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002152:	f7fe ff29 	bl	8000fa8 <HAL_GetTick>
 8002156:	4604      	mov	r4, r0

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8002158:	682b      	ldr	r3, [r5, #0]
 800215a:	019b      	lsls	r3, r3, #6
 800215c:	d5de      	bpl.n	800211c <HAL_RCC_OscConfig+0x484>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800215e:	f7fe ff23 	bl	8000fa8 <HAL_GetTick>
 8002162:	1b00      	subs	r0, r0, r4
 8002164:	2802      	cmp	r0, #2
 8002166:	d9f7      	bls.n	8002158 <HAL_RCC_OscConfig+0x4c0>
 8002168:	e608      	b.n	8001d7c <HAL_RCC_OscConfig+0xe4>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 800216a:	2001      	movs	r0, #1
    }
  }
  return HAL_OK;
}
 800216c:	b002      	add	sp, #8
 800216e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002172:	bf00      	nop
 8002174:	40021000 	.word	0x40021000
 8002178:	40007000 	.word	0x40007000

0800217c <HAL_RCC_ClockConfig>:
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 800217c:	4a57      	ldr	r2, [pc, #348]	; (80022dc <HAL_RCC_ClockConfig+0x160>)
 800217e:	6813      	ldr	r3, [r2, #0]
 8002180:	f003 0307 	and.w	r3, r3, #7
 8002184:	428b      	cmp	r3, r1
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002186:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800218a:	4605      	mov	r5, r0
 800218c:	460e      	mov	r6, r1
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 800218e:	d30a      	bcc.n	80021a6 <HAL_RCC_ClockConfig+0x2a>
      return HAL_ERROR;
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002190:	6829      	ldr	r1, [r5, #0]
 8002192:	0788      	lsls	r0, r1, #30
 8002194:	d514      	bpl.n	80021c0 <HAL_RCC_ClockConfig+0x44>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002196:	4852      	ldr	r0, [pc, #328]	; (80022e0 <HAL_RCC_ClockConfig+0x164>)
 8002198:	6883      	ldr	r3, [r0, #8]
 800219a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800219e:	68ab      	ldr	r3, [r5, #8]
 80021a0:	4313      	orrs	r3, r2
 80021a2:	6083      	str	r3, [r0, #8]
 80021a4:	e00c      	b.n	80021c0 <HAL_RCC_ClockConfig+0x44>

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80021a6:	6813      	ldr	r3, [r2, #0]
 80021a8:	f023 0307 	bic.w	r3, r3, #7
 80021ac:	430b      	orrs	r3, r1
 80021ae:	6013      	str	r3, [r2, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80021b0:	6813      	ldr	r3, [r2, #0]
 80021b2:	f003 0307 	and.w	r3, r3, #7
 80021b6:	4299      	cmp	r1, r3
 80021b8:	d0ea      	beq.n	8002190 <HAL_RCC_ClockConfig+0x14>
    {
      return HAL_ERROR;
 80021ba:	2001      	movs	r0, #1
 80021bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80021c0:	07ca      	lsls	r2, r1, #31
 80021c2:	d406      	bmi.n	80021d2 <HAL_RCC_ClockConfig+0x56>
      }
    }
  }
  
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 80021c4:	4a45      	ldr	r2, [pc, #276]	; (80022dc <HAL_RCC_ClockConfig+0x160>)
 80021c6:	6813      	ldr	r3, [r2, #0]
 80021c8:	f003 0307 	and.w	r3, r3, #7
 80021cc:	429e      	cmp	r6, r3
 80021ce:	d351      	bcc.n	8002274 <HAL_RCC_ClockConfig+0xf8>
 80021d0:	e05a      	b.n	8002288 <HAL_RCC_ClockConfig+0x10c>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80021d2:	686b      	ldr	r3, [r5, #4]
 80021d4:	4c42      	ldr	r4, [pc, #264]	; (80022e0 <HAL_RCC_ClockConfig+0x164>)
 80021d6:	2b02      	cmp	r3, #2
    {
      /* Check the HSE ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == RESET)
 80021d8:	6822      	ldr	r2, [r4, #0]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80021da:	d102      	bne.n	80021e2 <HAL_RCC_ClockConfig+0x66>
    {
      /* Check the HSE ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == RESET)
 80021dc:	f412 3f00 	tst.w	r2, #131072	; 0x20000
 80021e0:	e00a      	b.n	80021f8 <HAL_RCC_ClockConfig+0x7c>
      {
        return HAL_ERROR;
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80021e2:	2b03      	cmp	r3, #3
 80021e4:	d102      	bne.n	80021ec <HAL_RCC_ClockConfig+0x70>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == RESET)
 80021e6:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 80021ea:	e005      	b.n	80021f8 <HAL_RCC_ClockConfig+0x7c>
      {
        return HAL_ERROR;
      }
    }
    /* MSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80021ec:	b913      	cbnz	r3, 80021f4 <HAL_RCC_ClockConfig+0x78>
    {
      /* Check the MSI ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == RESET)
 80021ee:	f012 0f02 	tst.w	r2, #2
 80021f2:	e001      	b.n	80021f8 <HAL_RCC_ClockConfig+0x7c>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 80021f4:	f412 6f80 	tst.w	r2, #1024	; 0x400
 80021f8:	d0df      	beq.n	80021ba <HAL_RCC_ClockConfig+0x3e>
      {
        return HAL_ERROR;
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80021fa:	68a2      	ldr	r2, [r4, #8]
 80021fc:	f022 0203 	bic.w	r2, r2, #3
 8002200:	4313      	orrs	r3, r2
 8002202:	60a3      	str	r3, [r4, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002204:	f7fe fed0 	bl	8000fa8 <HAL_GetTick>

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002208:	686b      	ldr	r3, [r5, #4]
 800220a:	2b02      	cmp	r3, #2
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800220c:	4607      	mov	r7, r0

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_HSE)
      {
        if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800220e:	f241 3888 	movw	r8, #5000	; 0x1388
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);

    /* Get Start Tick*/
    tickstart = HAL_GetTick();

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002212:	d10c      	bne.n	800222e <HAL_RCC_ClockConfig+0xb2>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_HSE)
 8002214:	68a3      	ldr	r3, [r4, #8]
 8002216:	f003 030c 	and.w	r3, r3, #12
 800221a:	2b08      	cmp	r3, #8
 800221c:	d0d2      	beq.n	80021c4 <HAL_RCC_ClockConfig+0x48>
      {
        if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800221e:	f7fe fec3 	bl	8000fa8 <HAL_GetTick>
 8002222:	1bc0      	subs	r0, r0, r7
 8002224:	4540      	cmp	r0, r8
 8002226:	d9f5      	bls.n	8002214 <HAL_RCC_ClockConfig+0x98>
        {
          return HAL_TIMEOUT;
 8002228:	2003      	movs	r0, #3
 800222a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800222e:	2b03      	cmp	r3, #3
 8002230:	d10a      	bne.n	8002248 <HAL_RCC_ClockConfig+0xcc>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002232:	68a3      	ldr	r3, [r4, #8]
 8002234:	f003 030c 	and.w	r3, r3, #12
 8002238:	2b0c      	cmp	r3, #12
 800223a:	d0c3      	beq.n	80021c4 <HAL_RCC_ClockConfig+0x48>
      {
        if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800223c:	f7fe feb4 	bl	8000fa8 <HAL_GetTick>
 8002240:	1bc0      	subs	r0, r0, r7
 8002242:	4540      	cmp	r0, r8
 8002244:	d9f5      	bls.n	8002232 <HAL_RCC_ClockConfig+0xb6>
 8002246:	e7ef      	b.n	8002228 <HAL_RCC_ClockConfig+0xac>
        {
          return HAL_TIMEOUT;
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002248:	b973      	cbnz	r3, 8002268 <HAL_RCC_ClockConfig+0xec>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_MSI)
 800224a:	68a3      	ldr	r3, [r4, #8]
 800224c:	f013 0f0c 	tst.w	r3, #12
 8002250:	d0b8      	beq.n	80021c4 <HAL_RCC_ClockConfig+0x48>
      {
        if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002252:	f7fe fea9 	bl	8000fa8 <HAL_GetTick>
 8002256:	1bc0      	subs	r0, r0, r7
 8002258:	4540      	cmp	r0, r8
 800225a:	d9f6      	bls.n	800224a <HAL_RCC_ClockConfig+0xce>
 800225c:	e7e4      	b.n	8002228 <HAL_RCC_ClockConfig+0xac>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_HSI)
      {
        if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800225e:	f7fe fea3 	bl	8000fa8 <HAL_GetTick>
 8002262:	1bc0      	subs	r0, r0, r7
 8002264:	4540      	cmp	r0, r8
 8002266:	d8df      	bhi.n	8002228 <HAL_RCC_ClockConfig+0xac>
        }
      }
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_HSI)
 8002268:	68a3      	ldr	r3, [r4, #8]
 800226a:	f003 030c 	and.w	r3, r3, #12
 800226e:	2b04      	cmp	r3, #4
 8002270:	d1f5      	bne.n	800225e <HAL_RCC_ClockConfig+0xe2>
 8002272:	e7a7      	b.n	80021c4 <HAL_RCC_ClockConfig+0x48>
  
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002274:	6813      	ldr	r3, [r2, #0]
 8002276:	f023 0307 	bic.w	r3, r3, #7
 800227a:	4333      	orrs	r3, r6
 800227c:	6013      	str	r3, [r2, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800227e:	6813      	ldr	r3, [r2, #0]
 8002280:	f003 0307 	and.w	r3, r3, #7
 8002284:	429e      	cmp	r6, r3
 8002286:	d198      	bne.n	80021ba <HAL_RCC_ClockConfig+0x3e>
      return HAL_ERROR;
    }
  }
  
  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002288:	6829      	ldr	r1, [r5, #0]
 800228a:	4c15      	ldr	r4, [pc, #84]	; (80022e0 <HAL_RCC_ClockConfig+0x164>)
 800228c:	f011 0f04 	tst.w	r1, #4
 8002290:	d005      	beq.n	800229e <HAL_RCC_ClockConfig+0x122>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002292:	68a3      	ldr	r3, [r4, #8]
 8002294:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002298:	68eb      	ldr	r3, [r5, #12]
 800229a:	4313      	orrs	r3, r2
 800229c:	60a3      	str	r3, [r4, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800229e:	070b      	lsls	r3, r1, #28
 80022a0:	d506      	bpl.n	80022b0 <HAL_RCC_ClockConfig+0x134>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80022a2:	68a3      	ldr	r3, [r4, #8]
 80022a4:	692a      	ldr	r2, [r5, #16]
 80022a6:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 80022aa:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80022ae:	60a3      	str	r3, [r4, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 80022b0:	f7ff fc54 	bl	8001b5c <HAL_RCC_GetSysClockFreq>
 80022b4:	68a3      	ldr	r3, [r4, #8]
 80022b6:	22f0      	movs	r2, #240	; 0xf0
 80022b8:	fa92 f2a2 	rbit	r2, r2
 80022bc:	fab2 f282 	clz	r2, r2
 80022c0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80022c4:	40d3      	lsrs	r3, r2
 80022c6:	4a07      	ldr	r2, [pc, #28]	; (80022e4 <HAL_RCC_ClockConfig+0x168>)
 80022c8:	5cd3      	ldrb	r3, [r2, r3]
 80022ca:	40d8      	lsrs	r0, r3
 80022cc:	4b06      	ldr	r3, [pc, #24]	; (80022e8 <HAL_RCC_ClockConfig+0x16c>)
 80022ce:	6018      	str	r0, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80022d0:	2000      	movs	r0, #0
 80022d2:	f7fe fe41 	bl	8000f58 <HAL_InitTick>

  return HAL_OK;
 80022d6:	2000      	movs	r0, #0
}
 80022d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80022dc:	40022000 	.word	0x40022000
 80022e0:	40021000 	.word	0x40021000
 80022e4:	0800738e 	.word	0x0800738e
 80022e8:	20000000 	.word	0x20000000

080022ec <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 80022ec:	4b01      	ldr	r3, [pc, #4]	; (80022f4 <HAL_RCC_GetHCLKFreq+0x8>)
 80022ee:	6818      	ldr	r0, [r3, #0]
 80022f0:	4770      	bx	lr
 80022f2:	bf00      	nop
 80022f4:	20000000 	.word	0x20000000

080022f8 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> POSITION_VAL(RCC_CFGR_PPRE1)]);
 80022f8:	4b08      	ldr	r3, [pc, #32]	; (800231c <HAL_RCC_GetPCLK1Freq+0x24>)
 80022fa:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80022fe:	689b      	ldr	r3, [r3, #8]
 8002300:	fa92 f2a2 	rbit	r2, r2
 8002304:	fab2 f282 	clz	r2, r2
 8002308:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800230c:	40d3      	lsrs	r3, r2
 800230e:	4a04      	ldr	r2, [pc, #16]	; (8002320 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002310:	5cd3      	ldrb	r3, [r2, r3]
 8002312:	4a04      	ldr	r2, [pc, #16]	; (8002324 <HAL_RCC_GetPCLK1Freq+0x2c>)
 8002314:	6810      	ldr	r0, [r2, #0]
}
 8002316:	40d8      	lsrs	r0, r3
 8002318:	4770      	bx	lr
 800231a:	bf00      	nop
 800231c:	40021000 	.word	0x40021000
 8002320:	0800739e 	.word	0x0800739e
 8002324:	20000000 	.word	0x20000000

08002328 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> POSITION_VAL(RCC_CFGR_PPRE2)]);
 8002328:	4b08      	ldr	r3, [pc, #32]	; (800234c <HAL_RCC_GetPCLK2Freq+0x24>)
 800232a:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 800232e:	689b      	ldr	r3, [r3, #8]
 8002330:	fa92 f2a2 	rbit	r2, r2
 8002334:	fab2 f282 	clz	r2, r2
 8002338:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 800233c:	40d3      	lsrs	r3, r2
 800233e:	4a04      	ldr	r2, [pc, #16]	; (8002350 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002340:	5cd3      	ldrb	r3, [r2, r3]
 8002342:	4a04      	ldr	r2, [pc, #16]	; (8002354 <HAL_RCC_GetPCLK2Freq+0x2c>)
 8002344:	6810      	ldr	r0, [r2, #0]
}
 8002346:	40d8      	lsrs	r0, r3
 8002348:	4770      	bx	lr
 800234a:	bf00      	nop
 800234c:	40021000 	.word	0x40021000
 8002350:	0800739e 	.word	0x0800739e
 8002354:	20000000 	.word	0x20000000

08002358 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8002358:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));
  
  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800235a:	4b5a      	ldr	r3, [pc, #360]	; (80024c4 <RCCEx_PLLSAI1_Config+0x16c>)
 800235c:	68da      	ldr	r2, [r3, #12]
 800235e:	f012 0f03 	tst.w	r2, #3
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8002362:	4604      	mov	r4, r0
 8002364:	460e      	mov	r6, r1
 8002366:	461d      	mov	r5, r3
 8002368:	6800      	ldr	r0, [r0, #0]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));
  
  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800236a:	d013      	beq.n	8002394 <RCCEx_PLLSAI1_Config+0x3c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */ 
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800236c:	68da      	ldr	r2, [r3, #12]
 800236e:	f002 0203 	and.w	r2, r2, #3
 8002372:	4282      	cmp	r2, r0
 8002374:	d124      	bne.n	80023c0 <RCCEx_PLLSAI1_Config+0x68>
       || 
 8002376:	b31a      	cbz	r2, 80023c0 <RCCEx_PLLSAI1_Config+0x68>
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
       || 
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> POSITION_VAL(RCC_PLLCFGR_PLLM)) + 1U) != PllSai1->PLLSAI1M)
 8002378:	68da      	ldr	r2, [r3, #12]
 800237a:	2370      	movs	r3, #112	; 0x70
 800237c:	fa93 f3a3 	rbit	r3, r3
 8002380:	fab3 f183 	clz	r1, r3
  {
    /* PLL clock source and divider M already set, check that no request for change  */ 
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
       || 
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
       || 
 8002384:	f002 0370 	and.w	r3, r2, #112	; 0x70
 8002388:	40cb      	lsrs	r3, r1
 800238a:	6862      	ldr	r2, [r4, #4]
 800238c:	3301      	adds	r3, #1
 800238e:	4293      	cmp	r3, r2
 8002390:	d116      	bne.n	80023c0 <RCCEx_PLLSAI1_Config+0x68>
 8002392:	e025      	b.n	80023e0 <RCCEx_PLLSAI1_Config+0x88>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8002394:	2802      	cmp	r0, #2
 8002396:	d008      	beq.n	80023aa <RCCEx_PLLSAI1_Config+0x52>
 8002398:	2803      	cmp	r0, #3
 800239a:	d00a      	beq.n	80023b2 <RCCEx_PLLSAI1_Config+0x5a>
 800239c:	2801      	cmp	r0, #1
 800239e:	d10f      	bne.n	80023c0 <RCCEx_PLLSAI1_Config+0x68>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	079f      	lsls	r7, r3, #30
 80023a4:	f140 808d 	bpl.w	80024c2 <RCCEx_PLLSAI1_Config+0x16a>
 80023a8:	e00c      	b.n	80023c4 <RCCEx_PLLSAI1_Config+0x6c>
      {
        status = HAL_ERROR;
      }
      break;
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	f413 6f80 	tst.w	r3, #1024	; 0x400
 80023b0:	e005      	b.n	80023be <RCCEx_PLLSAI1_Config+0x66>
      {
        status = HAL_ERROR;
      }
      break;
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY) && HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80023b2:	681a      	ldr	r2, [r3, #0]
 80023b4:	0391      	lsls	r1, r2, #14
 80023b6:	d405      	bmi.n	80023c4 <RCCEx_PLLSAI1_Config+0x6c>
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 80023be:	d101      	bne.n	80023c4 <RCCEx_PLLSAI1_Config+0x6c>
 80023c0:	2001      	movs	r0, #1
 80023c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    }
    
    if(status == HAL_OK)
    {
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << POSITION_VAL(RCC_PLLCFGR_PLLM));
 80023c4:	68e9      	ldr	r1, [r5, #12]
 80023c6:	2370      	movs	r3, #112	; 0x70
 80023c8:	fa93 f3a3 	rbit	r3, r3
 80023cc:	fab3 f283 	clz	r2, r3
 80023d0:	6863      	ldr	r3, [r4, #4]
 80023d2:	3b01      	subs	r3, #1
 80023d4:	4093      	lsls	r3, r2
 80023d6:	f021 0273 	bic.w	r2, r1, #115	; 0x73
 80023da:	4310      	orrs	r0, r2
 80023dc:	4318      	orrs	r0, r3
 80023de:	60e8      	str	r0, [r5, #12]
  }
  
  if(status == HAL_OK)
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80023e0:	682b      	ldr	r3, [r5, #0]
 80023e2:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80023e6:	602b      	str	r3, [r5, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80023e8:	f7fe fdde 	bl	8000fa8 <HAL_GetTick>
 80023ec:	4607      	mov	r7, r0

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != RESET)
 80023ee:	682b      	ldr	r3, [r5, #0]
 80023f0:	4934      	ldr	r1, [pc, #208]	; (80024c4 <RCCEx_PLLSAI1_Config+0x16c>)
 80023f2:	011a      	lsls	r2, r3, #4
 80023f4:	d506      	bpl.n	8002404 <RCCEx_PLLSAI1_Config+0xac>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80023f6:	f7fe fdd7 	bl	8000fa8 <HAL_GetTick>
 80023fa:	1bc0      	subs	r0, r0, r7
 80023fc:	2802      	cmp	r0, #2
 80023fe:	d9f6      	bls.n	80023ee <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_TIMEOUT;
 8002400:	2003      	movs	r0, #3
 8002402:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002404:	f44f 43fe 	mov.w	r3, #32512	; 0x7f00
 8002408:	68a7      	ldr	r7, [r4, #8]
      }
    }

    if(status == HAL_OK)    
    {
      if(Divider == DIVIDER_P_UPDATE)
 800240a:	b9b6      	cbnz	r6, 800243a <RCCEx_PLLSAI1_Config+0xe2>
      {
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR, 
 800240c:	6908      	ldr	r0, [r1, #16]
 800240e:	fa93 f2a3 	rbit	r2, r3
 8002412:	f04f 4678 	mov.w	r6, #4160749568	; 0xf8000000
 8002416:	fab2 f282 	clz	r2, r2
 800241a:	fa96 f6a6 	rbit	r6, r6
 800241e:	fa07 f302 	lsl.w	r3, r7, r2
 8002422:	68e2      	ldr	r2, [r4, #12]
 8002424:	fab6 f686 	clz	r6, r6
 8002428:	40b2      	lsls	r2, r6
 800242a:	4313      	orrs	r3, r2
 800242c:	f020 4278 	bic.w	r2, r0, #4160749568	; 0xf8000000
 8002430:	f422 42fe 	bic.w	r2, r2, #32512	; 0x7f00
 8002434:	431a      	orrs	r2, r3
 8002436:	610a      	str	r2, [r1, #16]
 8002438:	e02d      	b.n	8002496 <RCCEx_PLLSAI1_Config+0x13e>
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1P, 
                   (PllSai1->PLLSAI1N << POSITION_VAL(RCC_PLLSAI1CFGR_PLLSAI1N)) | 
                   ((PllSai1->PLLSAI1P >> 4U) << POSITION_VAL(RCC_PLLSAI1CFGR_PLLSAI1P)));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800243a:	2e01      	cmp	r6, #1
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR, 
 800243c:	6908      	ldr	r0, [r1, #16]
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1P, 
                   (PllSai1->PLLSAI1N << POSITION_VAL(RCC_PLLSAI1CFGR_PLLSAI1N)) | 
                   ((PllSai1->PLLSAI1P >> 4U) << POSITION_VAL(RCC_PLLSAI1CFGR_PLLSAI1P)));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800243e:	d113      	bne.n	8002468 <RCCEx_PLLSAI1_Config+0x110>
 8002440:	fa93 f2a3 	rbit	r2, r3
 8002444:	f44f 03c0 	mov.w	r3, #6291456	; 0x600000
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR, 
 8002448:	fab2 f282 	clz	r2, r2
 800244c:	fa93 f3a3 	rbit	r3, r3
 8002450:	6926      	ldr	r6, [r4, #16]
 8002452:	0876      	lsrs	r6, r6, #1
 8002454:	fab3 f383 	clz	r3, r3
 8002458:	3e01      	subs	r6, #1
 800245a:	409e      	lsls	r6, r3
 800245c:	fa07 f302 	lsl.w	r3, r7, r2
 8002460:	4333      	orrs	r3, r6
 8002462:	f420 02c0 	bic.w	r2, r0, #6291456	; 0x600000
 8002466:	e012      	b.n	800248e <RCCEx_PLLSAI1_Config+0x136>
 8002468:	fa93 f2a3 	rbit	r2, r3
 800246c:	f04f 63c0 	mov.w	r3, #100663296	; 0x6000000
      }
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR, 
 8002470:	fab2 f282 	clz	r2, r2
 8002474:	fa93 f3a3 	rbit	r3, r3
 8002478:	6966      	ldr	r6, [r4, #20]
 800247a:	0876      	lsrs	r6, r6, #1
 800247c:	fab3 f383 	clz	r3, r3
 8002480:	3e01      	subs	r6, #1
 8002482:	409e      	lsls	r6, r3
 8002484:	fa07 f302 	lsl.w	r3, r7, r2
 8002488:	4333      	orrs	r3, r6
 800248a:	f020 62c0 	bic.w	r2, r0, #100663296	; 0x6000000
 800248e:	f422 42fe 	bic.w	r2, r2, #32512	; 0x7f00
 8002492:	4313      	orrs	r3, r2
 8002494:	610b      	str	r3, [r1, #16]
                   (PllSai1->PLLSAI1N << POSITION_VAL(RCC_PLLSAI1CFGR_PLLSAI1N)) | 
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << POSITION_VAL(RCC_PLLSAI1CFGR_PLLSAI1R)));
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8002496:	682b      	ldr	r3, [r5, #0]
 8002498:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800249c:	602b      	str	r3, [r5, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800249e:	f7fe fd83 	bl	8000fa8 <HAL_GetTick>
 80024a2:	4606      	mov	r6, r0

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == RESET)
 80024a4:	682b      	ldr	r3, [r5, #0]
 80024a6:	4a07      	ldr	r2, [pc, #28]	; (80024c4 <RCCEx_PLLSAI1_Config+0x16c>)
 80024a8:	011b      	lsls	r3, r3, #4
 80024aa:	d405      	bmi.n	80024b8 <RCCEx_PLLSAI1_Config+0x160>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80024ac:	f7fe fd7c 	bl	8000fa8 <HAL_GetTick>
 80024b0:	1b80      	subs	r0, r0, r6
 80024b2:	2802      	cmp	r0, #2
 80024b4:	d9f6      	bls.n	80024a4 <RCCEx_PLLSAI1_Config+0x14c>
 80024b6:	e7a3      	b.n	8002400 <RCCEx_PLLSAI1_Config+0xa8>
      }

      if(status == HAL_OK)    
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80024b8:	6911      	ldr	r1, [r2, #16]
 80024ba:	69a3      	ldr	r3, [r4, #24]
 80024bc:	430b      	orrs	r3, r1
 80024be:	6113      	str	r3, [r2, #16]
 80024c0:	2000      	movs	r0, #0
      }
    }
  }
  
  return status;
}
 80024c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80024c4:	40021000 	.word	0x40021000

080024c8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80024c8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80024cc:	6805      	ldr	r5, [r0, #0]
 80024ce:	f415 6500 	ands.w	r5, r5, #2048	; 0x800
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80024d2:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80024d4:	d01f      	beq.n	8002516 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80024d6:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 80024d8:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 80024dc:	d004      	beq.n	80024e8 <HAL_RCCEx_PeriphCLKConfig+0x20>
 80024de:	f5b1 0f40 	cmp.w	r1, #12582912	; 0xc00000
 80024e2:	d00c      	beq.n	80024fe <HAL_RCCEx_PeriphCLKConfig+0x36>
 80024e4:	b9b1      	cbnz	r1, 8002514 <HAL_RCCEx_PeriphCLKConfig+0x4c>
 80024e6:	e005      	b.n	80024f4 <HAL_RCCEx_PeriphCLKConfig+0x2c>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 80024e8:	4a96      	ldr	r2, [pc, #600]	; (8002744 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80024ea:	68d3      	ldr	r3, [r2, #12]
 80024ec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80024f0:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80024f2:	e004      	b.n	80024fe <HAL_RCCEx_PeriphCLKConfig+0x36>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80024f4:	3004      	adds	r0, #4
 80024f6:	f7ff ff2f 	bl	8002358 <RCCEx_PLLSAI1_Config>
    default:
      ret = HAL_ERROR;
      break;
    }

    if(ret == HAL_OK)
 80024fa:	4605      	mov	r5, r0
 80024fc:	b958      	cbnz	r0, 8002516 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80024fe:	4991      	ldr	r1, [pc, #580]	; (8002744 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8002500:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8002504:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002508:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800250a:	4313      	orrs	r3, r2
 800250c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002510:	2500      	movs	r5, #0
 8002512:	e000      	b.n	8002516 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    case RCC_SAI1CLKSOURCE_PIN:      /* External clock is used as source of SAI1 clock*/
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002514:	2501      	movs	r5, #1
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002516:	6823      	ldr	r3, [r4, #0]
 8002518:	039e      	lsls	r6, r3, #14
 800251a:	d55a      	bpl.n	80025d2 <HAL_RCCEx_PeriphCLKConfig+0x10a>
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800251c:	4e89      	ldr	r6, [pc, #548]	; (8002744 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 800251e:	6db3      	ldr	r3, [r6, #88]	; 0x58
 8002520:	00d8      	lsls	r0, r3, #3
 8002522:	d40a      	bmi.n	800253a <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002524:	6db3      	ldr	r3, [r6, #88]	; 0x58
 8002526:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800252a:	65b3      	str	r3, [r6, #88]	; 0x58
 800252c:	6db3      	ldr	r3, [r6, #88]	; 0x58
 800252e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002532:	9301      	str	r3, [sp, #4]
 8002534:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8002536:	2701      	movs	r7, #1
 8002538:	e000      	b.n	800253c <HAL_RCCEx_PeriphCLKConfig+0x74>
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
  {
    FlagStatus       pwrclkchanged = RESET;
 800253a:	2700      	movs	r7, #0
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800253c:	f8df 8208 	ldr.w	r8, [pc, #520]	; 8002748 <HAL_RCCEx_PeriphCLKConfig+0x280>
 8002540:	f8d8 3000 	ldr.w	r3, [r8]
 8002544:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002548:	f8c8 3000 	str.w	r3, [r8]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800254c:	f7fe fd2c 	bl	8000fa8 <HAL_GetTick>
 8002550:	4681      	mov	r9, r0

    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8002552:	f8d8 3000 	ldr.w	r3, [r8]
 8002556:	05d9      	lsls	r1, r3, #23
 8002558:	d406      	bmi.n	8002568 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800255a:	f7fe fd25 	bl	8000fa8 <HAL_GetTick>
 800255e:	ebc9 0000 	rsb	r0, r9, r0
 8002562:	2802      	cmp	r0, #2
 8002564:	d9f5      	bls.n	8002552 <HAL_RCCEx_PeriphCLKConfig+0x8a>
 8002566:	e02e      	b.n	80025c6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        ret = HAL_TIMEOUT;
        break;
      }
    }

    if(ret == HAL_OK)
 8002568:	bb75      	cbnz	r5, 80025c8 <HAL_RCCEx_PeriphCLKConfig+0x100>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800256a:	f8d6 3090 	ldr.w	r3, [r6, #144]	; 0x90
 800256e:	4a75      	ldr	r2, [pc, #468]	; (8002744 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
      
      if((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002570:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8002574:	d014      	beq.n	80025a0 <HAL_RCCEx_PeriphCLKConfig+0xd8>
 8002576:	6d21      	ldr	r1, [r4, #80]	; 0x50
 8002578:	428b      	cmp	r3, r1
 800257a:	d011      	beq.n	80025a0 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800257c:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002580:	f8d2 1090 	ldr.w	r1, [r2, #144]	; 0x90
 8002584:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
 8002588:	f8c2 1090 	str.w	r1, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800258c:	f8d2 1090 	ldr.w	r1, [r2, #144]	; 0x90
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
      
      if((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != PeriphClkInit->RTCClockSelection))
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002590:	f423 7340 	bic.w	r3, r3, #768	; 0x300
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002594:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 8002598:	f8c2 1090 	str.w	r1, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800259c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80025a0:	07da      	lsls	r2, r3, #31
 80025a2:	f140 80c2 	bpl.w	800272a <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025a6:	f7fe fcff 	bl	8000fa8 <HAL_GetTick>

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == RESET)
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80025aa:	f241 3988 	movw	r9, #5000	; 0x1388

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025ae:	4680      	mov	r8, r0

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == RESET)
 80025b0:	f8d6 3090 	ldr.w	r3, [r6, #144]	; 0x90
 80025b4:	079b      	lsls	r3, r3, #30
 80025b6:	f100 80b8 	bmi.w	800272a <HAL_RCCEx_PeriphCLKConfig+0x262>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80025ba:	f7fe fcf5 	bl	8000fa8 <HAL_GetTick>
 80025be:	ebc8 0000 	rsb	r0, r8, r0
 80025c2:	4548      	cmp	r0, r9
 80025c4:	d9f4      	bls.n	80025b0 <HAL_RCCEx_PeriphCLKConfig+0xe8>

    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
      {
        ret = HAL_TIMEOUT;
 80025c6:	2503      	movs	r5, #3
      /* set overall return value */
      status = ret;
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80025c8:	b11f      	cbz	r7, 80025d2 <HAL_RCCEx_PeriphCLKConfig+0x10a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80025ca:	6db3      	ldr	r3, [r6, #88]	; 0x58
 80025cc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80025d0:	65b3      	str	r3, [r6, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80025d2:	6823      	ldr	r3, [r4, #0]
 80025d4:	07df      	lsls	r7, r3, #31
 80025d6:	d508      	bpl.n	80025ea <HAL_RCCEx_PeriphCLKConfig+0x122>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80025d8:	485a      	ldr	r0, [pc, #360]	; (8002744 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80025da:	f8d0 2088 	ldr.w	r2, [r0, #136]	; 0x88
 80025de:	f022 0103 	bic.w	r1, r2, #3
 80025e2:	6a22      	ldr	r2, [r4, #32]
 80025e4:	430a      	orrs	r2, r1
 80025e6:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80025ea:	079e      	lsls	r6, r3, #30
 80025ec:	d508      	bpl.n	8002600 <HAL_RCCEx_PeriphCLKConfig+0x138>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80025ee:	4855      	ldr	r0, [pc, #340]	; (8002744 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80025f0:	f8d0 2088 	ldr.w	r2, [r0, #136]	; 0x88
 80025f4:	f022 010c 	bic.w	r1, r2, #12
 80025f8:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80025fa:	430a      	orrs	r2, r1
 80025fc:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002600:	0698      	lsls	r0, r3, #26
 8002602:	d508      	bpl.n	8002616 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002604:	484f      	ldr	r0, [pc, #316]	; (8002744 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8002606:	f8d0 2088 	ldr.w	r2, [r0, #136]	; 0x88
 800260a:	f422 6140 	bic.w	r1, r2, #3072	; 0xc00
 800260e:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8002610:	430a      	orrs	r2, r1
 8002612:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002616:	0599      	lsls	r1, r3, #22
 8002618:	d508      	bpl.n	800262c <HAL_RCCEx_PeriphCLKConfig+0x164>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800261a:	484a      	ldr	r0, [pc, #296]	; (8002744 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 800261c:	f8d0 2088 	ldr.w	r2, [r0, #136]	; 0x88
 8002620:	f422 2140 	bic.w	r1, r2, #786432	; 0xc0000
 8002624:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8002626:	430a      	orrs	r2, r1
 8002628:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800262c:	055a      	lsls	r2, r3, #21
 800262e:	d508      	bpl.n	8002642 <HAL_RCCEx_PeriphCLKConfig+0x17a>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002630:	4844      	ldr	r0, [pc, #272]	; (8002744 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8002632:	f8d0 2088 	ldr.w	r2, [r0, #136]	; 0x88
 8002636:	f422 1140 	bic.w	r1, r2, #3145728	; 0x300000
 800263a:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800263c:	430a      	orrs	r2, r1
 800263e:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002642:	065f      	lsls	r7, r3, #25
 8002644:	d508      	bpl.n	8002658 <HAL_RCCEx_PeriphCLKConfig+0x190>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002646:	483f      	ldr	r0, [pc, #252]	; (8002744 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8002648:	f8d0 2088 	ldr.w	r2, [r0, #136]	; 0x88
 800264c:	f422 5140 	bic.w	r1, r2, #12288	; 0x3000
 8002650:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8002652:	430a      	orrs	r2, r1
 8002654:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002658:	05de      	lsls	r6, r3, #23
 800265a:	d508      	bpl.n	800266e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800265c:	4839      	ldr	r0, [pc, #228]	; (8002744 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 800265e:	f8d0 2088 	ldr.w	r2, [r0, #136]	; 0x88
 8002662:	f422 3140 	bic.w	r1, r2, #196608	; 0x30000
 8002666:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8002668:	430a      	orrs	r2, r1
 800266a:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800266e:	0498      	lsls	r0, r3, #18
 8002670:	d51a      	bpl.n	80026a8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002672:	4a34      	ldr	r2, [pc, #208]	; (8002744 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8002674:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8002676:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800267a:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 800267e:	430b      	orrs	r3, r1

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002680:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002684:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002688:	d104      	bne.n	8002694 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800268a:	68d3      	ldr	r3, [r2, #12]
 800268c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002690:	60d3      	str	r3, [r2, #12]
 8002692:	e009      	b.n	80026a8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>
    }
    else
    {
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002694:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 8002698:	d106      	bne.n	80026a8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800269a:	2101      	movs	r1, #1
 800269c:	1d20      	adds	r0, r4, #4
 800269e:	f7ff fe5b 	bl	8002358 <RCCEx_PLLSAI1_Config>
      
        if(ret != HAL_OK)
 80026a2:	2800      	cmp	r0, #0
 80026a4:	bf18      	it	ne
 80026a6:	4605      	movne	r5, r0
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80026a8:	6823      	ldr	r3, [r4, #0]
 80026aa:	0359      	lsls	r1, r3, #13
 80026ac:	d51a      	bpl.n	80026e4 <HAL_RCCEx_PeriphCLKConfig+0x21c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80026ae:	4a25      	ldr	r2, [pc, #148]	; (8002744 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80026b0:	6c61      	ldr	r1, [r4, #68]	; 0x44
 80026b2:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80026b6:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 80026ba:	430b      	orrs	r3, r1

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80026bc:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80026c0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80026c4:	d104      	bne.n	80026d0 <HAL_RCCEx_PeriphCLKConfig+0x208>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80026c6:	68d3      	ldr	r3, [r2, #12]
 80026c8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80026cc:	60d3      	str	r3, [r2, #12]
 80026ce:	e009      	b.n	80026e4 <HAL_RCCEx_PeriphCLKConfig+0x21c>
    }
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80026d0:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 80026d4:	d106      	bne.n	80026e4 <HAL_RCCEx_PeriphCLKConfig+0x21c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80026d6:	2101      	movs	r1, #1
 80026d8:	1d20      	adds	r0, r4, #4
 80026da:	f7ff fe3d 	bl	8002358 <RCCEx_PLLSAI1_Config>
      
      if(ret != HAL_OK)
 80026de:	2800      	cmp	r0, #0
 80026e0:	bf18      	it	ne
 80026e2:	4605      	movne	r5, r0
      }
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80026e4:	6823      	ldr	r3, [r4, #0]
 80026e6:	045a      	lsls	r2, r3, #17
 80026e8:	d512      	bpl.n	8002710 <HAL_RCCEx_PeriphCLKConfig+0x248>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80026ea:	4916      	ldr	r1, [pc, #88]	; (8002744 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80026ec:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 80026ee:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 80026f2:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 80026f6:	4313      	orrs	r3, r2
    
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80026f8:	f1b2 5f80 	cmp.w	r2, #268435456	; 0x10000000
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80026fc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002700:	d106      	bne.n	8002710 <HAL_RCCEx_PeriphCLKConfig+0x248>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002702:	2102      	movs	r1, #2
 8002704:	1d20      	adds	r0, r4, #4
 8002706:	f7ff fe27 	bl	8002358 <RCCEx_PLLSAI1_Config>

      if(ret != HAL_OK)
 800270a:	2800      	cmp	r0, #0
 800270c:	bf18      	it	ne
 800270e:	4605      	movne	r5, r0
  }

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002710:	6823      	ldr	r3, [r4, #0]
 8002712:	041b      	lsls	r3, r3, #16
 8002714:	d512      	bpl.n	800273c <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8002716:	490b      	ldr	r1, [pc, #44]	; (8002744 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8002718:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 800271c:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8002720:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8002722:	4313      	orrs	r3, r2
 8002724:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
  }

#endif /* DFSDM1_Filter0 */

  return status;
 8002728:	e008      	b.n	800273c <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      
      if(ret == HAL_OK)
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800272a:	f8d6 3090 	ldr.w	r3, [r6, #144]	; 0x90
 800272e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002732:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8002734:	4313      	orrs	r3, r2
 8002736:	f8c6 3090 	str.w	r3, [r6, #144]	; 0x90
 800273a:	e745      	b.n	80025c8 <HAL_RCCEx_PeriphCLKConfig+0x100>
  }

#endif /* DFSDM1_Filter0 */

  return status;
}
 800273c:	4628      	mov	r0, r5
 800273e:	b003      	add	sp, #12
 8002740:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002744:	40021000 	.word	0x40021000
 8002748:	40007000 	.word	0x40007000

0800274c <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx = 0;
  uint32_t tmpccer = 0;
  uint32_t tmpcr2 = 0;

   /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800274c:	6a03      	ldr	r3, [r0, #32]
 800274e:	f023 0301 	bic.w	r3, r3, #1
 8002752:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002754:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002756:	6842      	ldr	r2, [r0, #4]
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config: The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002758:	b570      	push	{r4, r5, r6, lr}
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800275a:	6984      	ldr	r4, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800275c:	680d      	ldr	r5, [r1, #0]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800275e:	f424 3480 	bic.w	r4, r4, #65536	; 0x10000
 8002762:	f024 0473 	bic.w	r4, r4, #115	; 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002766:	432c      	orrs	r4, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002768:	688d      	ldr	r5, [r1, #8]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800276a:	f023 0302 	bic.w	r3, r3, #2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800276e:	432b      	orrs	r3, r5

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002770:	4d12      	ldr	r5, [pc, #72]	; (80027bc <TIM_OC1_SetConfig+0x70>)
 8002772:	42a8      	cmp	r0, r5
 8002774:	d006      	beq.n	8002784 <TIM_OC1_SetConfig+0x38>
 8002776:	4e12      	ldr	r6, [pc, #72]	; (80027c0 <TIM_OC1_SetConfig+0x74>)
 8002778:	42b0      	cmp	r0, r6
 800277a:	d003      	beq.n	8002784 <TIM_OC1_SetConfig+0x38>
 800277c:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8002780:	42b0      	cmp	r0, r6
 8002782:	d114      	bne.n	80027ae <TIM_OC1_SetConfig+0x62>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002784:	68ce      	ldr	r6, [r1, #12]
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002786:	f023 0308 	bic.w	r3, r3, #8
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800278a:	4333      	orrs	r3, r6
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800278c:	42a8      	cmp	r0, r5
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800278e:	f023 0304 	bic.w	r3, r3, #4
  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8002792:	d006      	beq.n	80027a2 <TIM_OC1_SetConfig+0x56>
 8002794:	4d0a      	ldr	r5, [pc, #40]	; (80027c0 <TIM_OC1_SetConfig+0x74>)
 8002796:	42a8      	cmp	r0, r5
 8002798:	d003      	beq.n	80027a2 <TIM_OC1_SetConfig+0x56>
 800279a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800279e:	42a8      	cmp	r0, r5
 80027a0:	d105      	bne.n	80027ae <TIM_OC1_SetConfig+0x62>
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80027a2:	694e      	ldr	r6, [r1, #20]
 80027a4:	698d      	ldr	r5, [r1, #24]
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80027a6:	f422 7240 	bic.w	r2, r2, #768	; 0x300
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80027aa:	4335      	orrs	r5, r6
 80027ac:	432a      	orrs	r2, r5
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80027ae:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80027b0:	684a      	ldr	r2, [r1, #4]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80027b2:	6184      	str	r4, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80027b4:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80027b6:	6203      	str	r3, [r0, #32]
 80027b8:	bd70      	pop	{r4, r5, r6, pc}
 80027ba:	bf00      	nop
 80027bc:	40012c00 	.word	0x40012c00
 80027c0:	40014000 	.word	0x40014000

080027c4 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx = 0;
  uint32_t tmpccer = 0;
  uint32_t tmpcr2 = 0;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80027c4:	6a03      	ldr	r3, [r0, #32]
 80027c6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80027ca:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80027cc:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80027ce:	6842      	ldr	r2, [r0, #4]
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config: The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80027d0:	b530      	push	{r4, r5, lr}
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80027d2:	69c4      	ldr	r4, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80027d4:	680d      	ldr	r5, [r1, #0]
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80027d6:	f424 3480 	bic.w	r4, r4, #65536	; 0x10000
 80027da:	f024 0473 	bic.w	r4, r4, #115	; 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80027de:	432c      	orrs	r4, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8);
 80027e0:	688d      	ldr	r5, [r1, #8]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80027e2:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8);
 80027e6:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80027ea:	4d0f      	ldr	r5, [pc, #60]	; (8002828 <TIM_OC3_SetConfig+0x64>)
 80027ec:	42a8      	cmp	r0, r5
 80027ee:	d107      	bne.n	8002800 <TIM_OC3_SetConfig+0x3c>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8);
 80027f0:	68cd      	ldr	r5, [r1, #12]
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80027f2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8);
 80027f6:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80027fa:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80027fe:	e005      	b.n	800280c <TIM_OC3_SetConfig+0x48>
  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8002800:	4d0a      	ldr	r5, [pc, #40]	; (800282c <TIM_OC3_SetConfig+0x68>)
 8002802:	42a8      	cmp	r0, r5
 8002804:	d002      	beq.n	800280c <TIM_OC3_SetConfig+0x48>
 8002806:	4d0a      	ldr	r5, [pc, #40]	; (8002830 <TIM_OC3_SetConfig+0x6c>)
 8002808:	42a8      	cmp	r0, r5
 800280a:	d107      	bne.n	800281c <TIM_OC3_SetConfig+0x58>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4);
 800280c:	694d      	ldr	r5, [r1, #20]
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800280e:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4);
 8002812:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4);
 8002816:	698d      	ldr	r5, [r1, #24]
 8002818:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800281c:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800281e:	684a      	ldr	r2, [r1, #4]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002820:	61c4      	str	r4, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002822:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002824:	6203      	str	r3, [r0, #32]
}
 8002826:	bd30      	pop	{r4, r5, pc}
 8002828:	40012c00 	.word	0x40012c00
 800282c:	40014000 	.word	0x40014000
 8002830:	40014400 	.word	0x40014400

08002834 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx = 0;
  uint32_t tmpccer = 0;
  uint32_t tmpcr2 = 0;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002834:	6a03      	ldr	r3, [r0, #32]
 8002836:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800283a:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800283c:	6a02      	ldr	r2, [r0, #32]
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config: The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800283e:	b530      	push	{r4, r5, lr}
  TIMx->CCER &= ~TIM_CCER_CC4E;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002840:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002842:	69c3      	ldr	r3, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8);
 8002844:	680d      	ldr	r5, [r1, #0]
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002846:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800284a:	f423 43e6 	bic.w	r3, r3, #29440	; 0x7300

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8);
 800284e:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12);
 8002852:	688d      	ldr	r5, [r1, #8]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8);

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002854:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12);
 8002858:	ea42 3205 	orr.w	r2, r2, r5, lsl #12

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800285c:	4d0a      	ldr	r5, [pc, #40]	; (8002888 <TIM_OC4_SetConfig+0x54>)
 800285e:	42a8      	cmp	r0, r5
 8002860:	d007      	beq.n	8002872 <TIM_OC4_SetConfig+0x3e>
 8002862:	f505 55a0 	add.w	r5, r5, #5120	; 0x1400
 8002866:	42a8      	cmp	r0, r5
 8002868:	d003      	beq.n	8002872 <TIM_OC4_SetConfig+0x3e>
 800286a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800286e:	42a8      	cmp	r0, r5
 8002870:	d104      	bne.n	800287c <TIM_OC4_SetConfig+0x48>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

   /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6);
 8002872:	694d      	ldr	r5, [r1, #20]
  if(IS_TIM_BREAK_INSTANCE(TIMx))
  {
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

   /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002874:	f424 4480 	bic.w	r4, r4, #16384	; 0x4000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6);
 8002878:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800287c:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800287e:	61c3      	str	r3, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002880:	684b      	ldr	r3, [r1, #4]
 8002882:	6403      	str	r3, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002884:	6202      	str	r2, [r0, #32]
 8002886:	bd30      	pop	{r4, r5, pc}
 8002888:	40012c00 	.word	0x40012c00

0800288c <TIM_OC5_SetConfig>:
  uint32_t tmpccmrx = 0;
  uint32_t tmpccer = 0;
  uint32_t tmpcr2 = 0;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800288c:	6a03      	ldr	r3, [r0, #32]
 800288e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002892:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002894:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002896:	6842      	ldr	r2, [r0, #4]
  * @param  OC_Config: The ouput configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8002898:	b530      	push	{r4, r5, lr}
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800289a:	6d44      	ldr	r4, [r0, #84]	; 0x54

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800289c:	680d      	ldr	r5, [r1, #0]
  tmpcr2 =  TIMx->CR2;
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800289e:	f424 3480 	bic.w	r4, r4, #65536	; 0x10000
 80028a2:	f024 0470 	bic.w	r4, r4, #112	; 0x70
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80028a6:	432c      	orrs	r4, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16);
 80028a8:	688d      	ldr	r5, [r1, #8]
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80028aa:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16);
 80028ae:	ea43 4305 	orr.w	r3, r3, r5, lsl #16

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 80028b2:	4d0b      	ldr	r5, [pc, #44]	; (80028e0 <TIM_OC5_SetConfig+0x54>)
 80028b4:	42a8      	cmp	r0, r5
 80028b6:	d007      	beq.n	80028c8 <TIM_OC5_SetConfig+0x3c>
 80028b8:	f505 55a0 	add.w	r5, r5, #5120	; 0x1400
 80028bc:	42a8      	cmp	r0, r5
 80028be:	d003      	beq.n	80028c8 <TIM_OC5_SetConfig+0x3c>
 80028c0:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80028c4:	42a8      	cmp	r0, r5
 80028c6:	d104      	bne.n	80028d2 <TIM_OC5_SetConfig+0x46>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8);
 80028c8:	694d      	ldr	r5, [r1, #20]
  tmpccer |= (OC_Config->OCPolarity << 16);

  if(IS_TIM_BREAK_INSTANCE(TIMx))
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80028ca:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8);
 80028ce:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80028d2:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80028d4:	684a      	ldr	r2, [r1, #4]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80028d6:	6544      	str	r4, [r0, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80028d8:	6582      	str	r2, [r0, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80028da:	6203      	str	r3, [r0, #32]
 80028dc:	bd30      	pop	{r4, r5, pc}
 80028de:	bf00      	nop
 80028e0:	40012c00 	.word	0x40012c00

080028e4 <TIM_OC6_SetConfig>:
  uint32_t tmpccmrx = 0;
  uint32_t tmpccer = 0;
  uint32_t tmpcr2 = 0;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80028e4:	6a03      	ldr	r3, [r0, #32]
 80028e6:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80028ea:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80028ec:	6a02      	ldr	r2, [r0, #32]
  * @param  OC_Config: The ouput configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80028ee:	b530      	push	{r4, r5, lr}
  TIMx->CCER &= ~TIM_CCER_CC6E;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80028f0:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80028f2:	6d43      	ldr	r3, [r0, #84]	; 0x54

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8);
 80028f4:	680d      	ldr	r5, [r1, #0]
  tmpcr2 =  TIMx->CR2;
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80028f6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80028fa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8);
 80028fe:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20);
 8002902:	688d      	ldr	r5, [r1, #8]
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8);

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8002904:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20);
 8002908:	ea42 5205 	orr.w	r2, r2, r5, lsl #20

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800290c:	4d0a      	ldr	r5, [pc, #40]	; (8002938 <TIM_OC6_SetConfig+0x54>)
 800290e:	42a8      	cmp	r0, r5
 8002910:	d007      	beq.n	8002922 <TIM_OC6_SetConfig+0x3e>
 8002912:	f505 55a0 	add.w	r5, r5, #5120	; 0x1400
 8002916:	42a8      	cmp	r0, r5
 8002918:	d003      	beq.n	8002922 <TIM_OC6_SetConfig+0x3e>
 800291a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800291e:	42a8      	cmp	r0, r5
 8002920:	d104      	bne.n	800292c <TIM_OC6_SetConfig+0x48>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10);
 8002922:	694d      	ldr	r5, [r1, #20]
  tmpccer |= (OC_Config->OCPolarity << 20);

  if(IS_TIM_BREAK_INSTANCE(TIMx))
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8002924:	f424 2480 	bic.w	r4, r4, #262144	; 0x40000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10);
 8002928:	ea44 2485 	orr.w	r4, r4, r5, lsl #10
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800292c:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800292e:	6543      	str	r3, [r0, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8002930:	684b      	ldr	r3, [r1, #4]
 8002932:	65c3      	str	r3, [r0, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002934:	6202      	str	r2, [r0, #32]
 8002936:	bd30      	pop	{r4, r5, pc}
 8002938:	40012c00 	.word	0x40012c00

0800293c <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1 = 0;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800293c:	4a18      	ldr	r2, [pc, #96]	; (80029a0 <TIM_Base_SetConfig+0x64>)
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
  uint32_t tmpcr1 = 0;
  tmpcr1 = TIMx->CR1;
 800293e:	6803      	ldr	r3, [r0, #0]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002940:	4290      	cmp	r0, r2
  * @param  TIMx: TIM peripheral
  * @param  Structure: TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002942:	b510      	push	{r4, lr}
  uint32_t tmpcr1 = 0;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002944:	d002      	beq.n	800294c <TIM_Base_SetConfig+0x10>
 8002946:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800294a:	d109      	bne.n	8002960 <TIM_Base_SetConfig+0x24>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
 800294c:	684c      	ldr	r4, [r1, #4]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800294e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
  }

  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002952:	4290      	cmp	r0, r2
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
 8002954:	ea43 0304 	orr.w	r3, r3, r4
  }

  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002958:	d009      	beq.n	800296e <TIM_Base_SetConfig+0x32>
 800295a:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800295e:	d006      	beq.n	800296e <TIM_Base_SetConfig+0x32>
 8002960:	4a10      	ldr	r2, [pc, #64]	; (80029a4 <TIM_Base_SetConfig+0x68>)
 8002962:	4290      	cmp	r0, r2
 8002964:	d003      	beq.n	800296e <TIM_Base_SetConfig+0x32>
 8002966:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800296a:	4290      	cmp	r0, r2
 800296c:	d103      	bne.n	8002976 <TIM_Base_SetConfig+0x3a>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800296e:	68ca      	ldr	r2, [r1, #12]
  }

  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002970:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002974:	4313      	orrs	r3, r2
  }

  TIMx->CR1 = tmpcr1;
 8002976:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002978:	688b      	ldr	r3, [r1, #8]
 800297a:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 800297c:	680b      	ldr	r3, [r1, #0]
 800297e:	6283      	str	r3, [r0, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002980:	4b07      	ldr	r3, [pc, #28]	; (80029a0 <TIM_Base_SetConfig+0x64>)
 8002982:	4298      	cmp	r0, r3
 8002984:	d007      	beq.n	8002996 <TIM_Base_SetConfig+0x5a>
 8002986:	f503 53a0 	add.w	r3, r3, #5120	; 0x1400
 800298a:	4298      	cmp	r0, r3
 800298c:	d003      	beq.n	8002996 <TIM_Base_SetConfig+0x5a>
 800298e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002992:	4298      	cmp	r0, r3
 8002994:	d101      	bne.n	800299a <TIM_Base_SetConfig+0x5e>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002996:	690b      	ldr	r3, [r1, #16]
 8002998:	6303      	str	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter(only for TIM1 and TIM8) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800299a:	2301      	movs	r3, #1
 800299c:	6143      	str	r3, [r0, #20]
 800299e:	bd10      	pop	{r4, pc}
 80029a0:	40012c00 	.word	0x40012c00
 80029a4:	40014000 	.word	0x40014000

080029a8 <HAL_TIM_PWM_Init>:
  *         parameters in the TIM_HandleTypeDef and initialize the associated handle.
  * @param  htim: TIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80029a8:	b510      	push	{r4, lr}
  /* Check the TIM handle allocation */
  if(htim == NULL)
 80029aa:	4604      	mov	r4, r0
 80029ac:	b1a0      	cbz	r0, 80029d8 <HAL_TIM_PWM_Init+0x30>
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));

  if(htim->State == HAL_TIM_STATE_RESET)
 80029ae:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 80029b2:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80029b6:	b91b      	cbnz	r3, 80029c0 <HAL_TIM_PWM_Init+0x18>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80029b8:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38

    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80029bc:	f000 ffce 	bl	800395c <HAL_TIM_PWM_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 80029c0:	2302      	movs	r3, #2
 80029c2:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80029c6:	6820      	ldr	r0, [r4, #0]
 80029c8:	1d21      	adds	r1, r4, #4
 80029ca:	f7ff ffb7 	bl	800293c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 80029ce:	2301      	movs	r3, #1
 80029d0:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39

  return HAL_OK;
 80029d4:	2000      	movs	r0, #0
 80029d6:	bd10      	pop	{r4, pc}
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
  /* Check the TIM handle allocation */
  if(htim == NULL)
  {
    return HAL_ERROR;
 80029d8:	2001      	movs	r0, #1

  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;

  return HAL_OK;
}
 80029da:	bd10      	pop	{r4, pc}

080029dc <TIM_OC2_SetConfig>:
  uint32_t tmpccmrx = 0;
  uint32_t tmpccer = 0;
  uint32_t tmpcr2 = 0;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80029dc:	6a03      	ldr	r3, [r0, #32]
 80029de:	f023 0310 	bic.w	r3, r3, #16
 80029e2:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80029e4:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80029e6:	6842      	ldr	r2, [r0, #4]
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config: The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80029e8:	b530      	push	{r4, r5, lr}
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80029ea:	6984      	ldr	r4, [r0, #24]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
  tmpccmrx &= ~TIM_CCMR1_CC2S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8);
 80029ec:	680d      	ldr	r5, [r1, #0]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80029ee:	f024 7480 	bic.w	r4, r4, #16777216	; 0x1000000
 80029f2:	f424 44e6 	bic.w	r4, r4, #29440	; 0x7300

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8);
 80029f6:	ea44 2405 	orr.w	r4, r4, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4);
 80029fa:	688d      	ldr	r5, [r1, #8]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8);

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80029fc:	f023 0320 	bic.w	r3, r3, #32
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4);
 8002a00:	ea43 1305 	orr.w	r3, r3, r5, lsl #4

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002a04:	4d0f      	ldr	r5, [pc, #60]	; (8002a44 <TIM_OC2_SetConfig+0x68>)
 8002a06:	42a8      	cmp	r0, r5
 8002a08:	d107      	bne.n	8002a1a <TIM_OC2_SetConfig+0x3e>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4);
 8002a0a:	68cd      	ldr	r5, [r1, #12]
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002a0c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4);
 8002a10:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8002a14:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002a18:	e005      	b.n	8002a26 <TIM_OC2_SetConfig+0x4a>

  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8002a1a:	4d0b      	ldr	r5, [pc, #44]	; (8002a48 <TIM_OC2_SetConfig+0x6c>)
 8002a1c:	42a8      	cmp	r0, r5
 8002a1e:	d002      	beq.n	8002a26 <TIM_OC2_SetConfig+0x4a>
 8002a20:	4d0a      	ldr	r5, [pc, #40]	; (8002a4c <TIM_OC2_SetConfig+0x70>)
 8002a22:	42a8      	cmp	r0, r5
 8002a24:	d107      	bne.n	8002a36 <TIM_OC2_SetConfig+0x5a>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
    tmpcr2 &= ~TIM_CR2_OIS2N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2);
 8002a26:	694d      	ldr	r5, [r1, #20]
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002a28:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2);
 8002a2c:	ea42 0285 	orr.w	r2, r2, r5, lsl #2
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 8002a30:	698d      	ldr	r5, [r1, #24]
 8002a32:	ea42 0285 	orr.w	r2, r2, r5, lsl #2
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002a36:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002a38:	684a      	ldr	r2, [r1, #4]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002a3a:	6184      	str	r4, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002a3c:	6382      	str	r2, [r0, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002a3e:	6203      	str	r3, [r0, #32]
}
 8002a40:	bd30      	pop	{r4, r5, pc}
 8002a42:	bf00      	nop
 8002a44:	40012c00 	.word	0x40012c00
 8002a48:	40014000 	.word	0x40014000
 8002a4c:	40014400 	.word	0x40014400

08002a50 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef* sConfig,
                                            uint32_t Channel)
{
 8002a50:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002a52:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8002a56:	2b01      	cmp	r3, #1
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef* sConfig,
                                            uint32_t Channel)
{
 8002a58:	4604      	mov	r4, r0
 8002a5a:	460d      	mov	r5, r1
 8002a5c:	f04f 0002 	mov.w	r0, #2
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002a60:	d07b      	beq.n	8002b5a <HAL_TIM_PWM_ConfigChannel+0x10a>
 8002a62:	2301      	movs	r3, #1

  htim->State = HAL_TIM_STATE_BUSY;

  switch (Channel)
 8002a64:	2a08      	cmp	r2, #8
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002a66:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38

  htim->State = HAL_TIM_STATE_BUSY;
 8002a6a:	f884 0039 	strb.w	r0, [r4, #57]	; 0x39

  switch (Channel)
 8002a6e:	d03c      	beq.n	8002aea <HAL_TIM_PWM_ConfigChannel+0x9a>
 8002a70:	d813      	bhi.n	8002a9a <HAL_TIM_PWM_ConfigChannel+0x4a>
 8002a72:	b34a      	cbz	r2, 8002ac8 <HAL_TIM_PWM_ConfigChannel+0x78>
 8002a74:	2a04      	cmp	r2, #4
 8002a76:	d16a      	bne.n	8002b4e <HAL_TIM_PWM_ConfigChannel+0xfe>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002a78:	6820      	ldr	r0, [r4, #0]
 8002a7a:	f7ff ffaf 	bl	80029dc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002a7e:	6823      	ldr	r3, [r4, #0]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 8002a80:	6909      	ldr	r1, [r1, #16]

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002a82:	699a      	ldr	r2, [r3, #24]
 8002a84:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002a88:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002a8a:	699a      	ldr	r2, [r3, #24]
 8002a8c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002a90:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 8002a92:	699a      	ldr	r2, [r3, #24]
 8002a94:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8002a98:	e025      	b.n	8002ae6 <HAL_TIM_PWM_ConfigChannel+0x96>
  /* Process Locked */
  __HAL_LOCK(htim);

  htim->State = HAL_TIM_STATE_BUSY;

  switch (Channel)
 8002a9a:	2a10      	cmp	r2, #16
 8002a9c:	d036      	beq.n	8002b0c <HAL_TIM_PWM_ConfigChannel+0xbc>
 8002a9e:	2a14      	cmp	r2, #20
 8002aa0:	d044      	beq.n	8002b2c <HAL_TIM_PWM_ConfigChannel+0xdc>
 8002aa2:	2a0c      	cmp	r2, #12
 8002aa4:	d153      	bne.n	8002b4e <HAL_TIM_PWM_ConfigChannel+0xfe>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002aa6:	6820      	ldr	r0, [r4, #0]
 8002aa8:	f7ff fec4 	bl	8002834 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002aac:	6823      	ldr	r3, [r4, #0]

     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;
 8002aae:	6909      	ldr	r1, [r1, #16]

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002ab0:	69da      	ldr	r2, [r3, #28]
 8002ab2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002ab6:	61da      	str	r2, [r3, #28]

     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002ab8:	69da      	ldr	r2, [r3, #28]
 8002aba:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002abe:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;
 8002ac0:	69da      	ldr	r2, [r3, #28]
 8002ac2:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8002ac6:	e01f      	b.n	8002b08 <HAL_TIM_PWM_ConfigChannel+0xb8>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002ac8:	6820      	ldr	r0, [r4, #0]
 8002aca:	f7ff fe3f 	bl	800274c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002ace:	6823      	ldr	r3, [r4, #0]
 8002ad0:	699a      	ldr	r2, [r3, #24]
 8002ad2:	f042 0208 	orr.w	r2, r2, #8
 8002ad6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002ad8:	699a      	ldr	r2, [r3, #24]
 8002ada:	f022 0204 	bic.w	r2, r2, #4
 8002ade:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002ae0:	6999      	ldr	r1, [r3, #24]
 8002ae2:	692a      	ldr	r2, [r5, #16]
 8002ae4:	430a      	orrs	r2, r1
      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 8002ae6:	619a      	str	r2, [r3, #24]
    }
    break;
 8002ae8:	e031      	b.n	8002b4e <HAL_TIM_PWM_ConfigChannel+0xfe>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002aea:	6820      	ldr	r0, [r4, #0]
 8002aec:	f7ff fe6a 	bl	80027c4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002af0:	6823      	ldr	r3, [r4, #0]
 8002af2:	69da      	ldr	r2, [r3, #28]
 8002af4:	f042 0208 	orr.w	r2, r2, #8
 8002af8:	61da      	str	r2, [r3, #28]

     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002afa:	69da      	ldr	r2, [r3, #28]
 8002afc:	f022 0204 	bic.w	r2, r2, #4
 8002b00:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002b02:	69d9      	ldr	r1, [r3, #28]
 8002b04:	692a      	ldr	r2, [r5, #16]
 8002b06:	430a      	orrs	r2, r1
      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;

     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;
 8002b08:	61da      	str	r2, [r3, #28]
    }
    break;
 8002b0a:	e020      	b.n	8002b4e <HAL_TIM_PWM_ConfigChannel+0xfe>
    {
       /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

     /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8002b0c:	6820      	ldr	r0, [r4, #0]
 8002b0e:	f7ff febd 	bl	800288c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8002b12:	6823      	ldr	r3, [r4, #0]
 8002b14:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002b16:	f042 0208 	orr.w	r2, r2, #8
 8002b1a:	655a      	str	r2, [r3, #84]	; 0x54

     /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8002b1c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002b1e:	f022 0204 	bic.w	r2, r2, #4
 8002b22:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8002b24:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8002b26:	692a      	ldr	r2, [r5, #16]
 8002b28:	430a      	orrs	r2, r1
 8002b2a:	e00f      	b.n	8002b4c <HAL_TIM_PWM_ConfigChannel+0xfc>
    {
       /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

     /* Configure the Channel 5 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8002b2c:	6820      	ldr	r0, [r4, #0]
 8002b2e:	f7ff fed9 	bl	80028e4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8002b32:	6823      	ldr	r3, [r4, #0]

     /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8;
 8002b34:	6909      	ldr	r1, [r1, #16]

     /* Configure the Channel 5 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8002b36:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002b38:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002b3c:	655a      	str	r2, [r3, #84]	; 0x54

     /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8002b3e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002b40:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002b44:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8;
 8002b46:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002b48:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8002b4c:	655a      	str	r2, [r3, #84]	; 0x54

    default:
    break;
  }

  htim->State = HAL_TIM_STATE_READY;
 8002b4e:	2301      	movs	r3, #1

  __HAL_UNLOCK(htim);
 8002b50:	2000      	movs	r0, #0

    default:
    break;
  }

  htim->State = HAL_TIM_STATE_READY;
 8002b52:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39

  __HAL_UNLOCK(htim);
 8002b56:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38

  return HAL_OK;
}
 8002b5a:	bd38      	pop	{r3, r4, r5, pc}

08002b5c <TIM_CCxChannelCmd>:
  * @param  ChannelState: specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_Disable.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8002b5c:	b510      	push	{r4, lr}
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8002b5e:	2301      	movs	r3, #1
 8002b60:	6a04      	ldr	r4, [r0, #32]
 8002b62:	408b      	lsls	r3, r1
 8002b64:	ea24 0303 	bic.w	r3, r4, r3
 8002b68:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 8002b6a:	6a03      	ldr	r3, [r0, #32]
 8002b6c:	408a      	lsls	r2, r1
 8002b6e:	ea42 0103 	orr.w	r1, r2, r3
 8002b72:	6201      	str	r1, [r0, #32]
 8002b74:	bd10      	pop	{r4, pc}
	...

08002b78 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002b78:	b510      	push	{r4, lr}
 8002b7a:	4604      	mov	r4, r0
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002b7c:	2201      	movs	r2, #1
 8002b7e:	6800      	ldr	r0, [r0, #0]
 8002b80:	f7ff ffec 	bl	8002b5c <TIM_CCxChannelCmd>

  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002b84:	6823      	ldr	r3, [r4, #0]
 8002b86:	4a0a      	ldr	r2, [pc, #40]	; (8002bb0 <HAL_TIM_PWM_Start+0x38>)
 8002b88:	4293      	cmp	r3, r2
 8002b8a:	d007      	beq.n	8002b9c <HAL_TIM_PWM_Start+0x24>
 8002b8c:	f502 52a0 	add.w	r2, r2, #5120	; 0x1400
 8002b90:	4293      	cmp	r3, r2
 8002b92:	d003      	beq.n	8002b9c <HAL_TIM_PWM_Start+0x24>
 8002b94:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002b98:	4293      	cmp	r3, r2
 8002b9a:	d103      	bne.n	8002ba4 <HAL_TIM_PWM_Start+0x2c>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002b9c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002b9e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002ba2:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8002ba4:	681a      	ldr	r2, [r3, #0]
 8002ba6:	f042 0201 	orr.w	r2, r2, #1
 8002baa:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
}
 8002bac:	2000      	movs	r0, #0
 8002bae:	bd10      	pop	{r4, pc}
 8002bb0:	40012c00 	.word	0x40012c00

08002bb4 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002bb4:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8002bb8:	2b01      	cmp	r3, #1
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                      TIM_MasterConfigTypeDef * sMasterConfig)
{
 8002bba:	b530      	push	{r4, r5, lr}
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002bbc:	d018      	beq.n	8002bf0 <HAL_TIMEx_MasterConfigSynchronization+0x3c>

 /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002bbe:	6802      	ldr	r2, [r0, #0]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8002bc0:	4c0c      	ldr	r4, [pc, #48]	; (8002bf4 <HAL_TIMEx_MasterConfigSynchronization+0x40>)

  /* Check input state */
  __HAL_LOCK(htim);

 /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002bc2:	6853      	ldr	r3, [r2, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002bc4:	6895      	ldr	r5, [r2, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8002bc6:	42a2      	cmp	r2, r4
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8002bc8:	bf02      	ittt	eq
 8002bca:	684c      	ldreq	r4, [r1, #4]
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8002bcc:	f423 0370 	biceq.w	r3, r3, #15728640	; 0xf00000
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8002bd0:	4323      	orreq	r3, r4
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002bd2:	680c      	ldr	r4, [r1, #0]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002bd4:	6889      	ldr	r1, [r1, #8]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002bd6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002bda:	4323      	orrs	r3, r4

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 8002bdc:	f025 0480 	bic.w	r4, r5, #128	; 0x80
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002be0:	6053      	str	r3, [r2, #4]
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002be2:	4321      	orrs	r1, r4
  htim->Instance->CR2 = tmpcr2;

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;

  __HAL_UNLOCK(htim);
 8002be4:	2300      	movs	r3, #0

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8002be6:	6091      	str	r1, [r2, #8]

  __HAL_UNLOCK(htim);
 8002be8:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38

  return HAL_OK;
 8002bec:	4618      	mov	r0, r3
 8002bee:	bd30      	pop	{r4, r5, pc}
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002bf0:	2002      	movs	r0, #2
  htim->Instance->SMCR = tmpsmcr;

  __HAL_UNLOCK(htim);

  return HAL_OK;
}
 8002bf2:	bd30      	pop	{r4, r5, pc}
 8002bf4:	40012c00 	.word	0x40012c00

08002bf8 <HAL_TIMEx_ConfigBreakDeadTime>:
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  
  /* Check input state */
  __HAL_LOCK(htim);
 8002bf8:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8002bfc:	2b01      	cmp	r3, #1
  *         contains the BDTR Register configuration  information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef * sBreakDeadTimeConfig)
{
 8002bfe:	b510      	push	{r4, lr}
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  
  /* Check input state */
  __HAL_LOCK(htim);
 8002c00:	d034      	beq.n	8002c6c <HAL_TIMEx_ConfigBreakDeadTime+0x74>
  the OSSI State, the dead time value and the Automatic Output Enable Bit */
  
  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8002c02:	68cb      	ldr	r3, [r1, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
  MODIFY_REG(tmpbdtr, TIM_BDTR_MOE, sBreakDeadTimeConfig->AutomaticOutput);
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << BDTR_BKF_SHIFT));
  
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8002c04:	6804      	ldr	r4, [r0, #0]
  the OSSI State, the dead time value and the Automatic Output Enable Bit */
  
  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8002c06:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002c0a:	688b      	ldr	r3, [r1, #8]
 8002c0c:	4313      	orrs	r3, r2
 8002c0e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8002c12:	684b      	ldr	r3, [r1, #4]
 8002c14:	4313      	orrs	r3, r2
 8002c16:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8002c1a:	680b      	ldr	r3, [r1, #0]
 8002c1c:	4313      	orrs	r3, r2
 8002c1e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8002c22:	690b      	ldr	r3, [r1, #16]
 8002c24:	4313      	orrs	r3, r2
 8002c26:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8002c2a:	694b      	ldr	r3, [r1, #20]
 8002c2c:	4313      	orrs	r3, r2
 8002c2e:	6a8a      	ldr	r2, [r1, #40]	; 0x28
  MODIFY_REG(tmpbdtr, TIM_BDTR_MOE, sBreakDeadTimeConfig->AutomaticOutput);
 8002c30:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << BDTR_BKF_SHIFT));
 8002c34:	431a      	orrs	r2, r3
 8002c36:	698b      	ldr	r3, [r1, #24]
 8002c38:	f422 2270 	bic.w	r2, r2, #983040	; 0xf0000
 8002c3c:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
  
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8002c40:	4a0b      	ldr	r2, [pc, #44]	; (8002c70 <HAL_TIMEx_ConfigBreakDeadTime+0x78>)
 8002c42:	4294      	cmp	r4, r2
 8002c44:	d10c      	bne.n	8002c60 <HAL_TIMEx_ConfigBreakDeadTime+0x68>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    
    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << BDTR_BK2F_SHIFT));
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8002c46:	6a4a      	ldr	r2, [r1, #36]	; 0x24
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    
    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << BDTR_BK2F_SHIFT));
 8002c48:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8002c4c:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8002c50:	69ca      	ldr	r2, [r1, #28]
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    
    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << BDTR_BK2F_SHIFT));
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8002c52:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8002c56:	4313      	orrs	r3, r2
 8002c58:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8002c5c:	6a0b      	ldr	r3, [r1, #32]
 8002c5e:	4313      	orrs	r3, r2
  }
  
  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8002c60:	6463      	str	r3, [r4, #68]	; 0x44
  
  __HAL_UNLOCK(htim);
 8002c62:	2300      	movs	r3, #0
 8002c64:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38

  return HAL_OK;
 8002c68:	4618      	mov	r0, r3
 8002c6a:	bd10      	pop	{r4, pc}
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  
  /* Check input state */
  __HAL_LOCK(htim);
 8002c6c:	2002      	movs	r0, #2
  htim->Instance->BDTR = tmpbdtr;
  
  __HAL_UNLOCK(htim);

  return HAL_OK;
}
 8002c6e:	bd10      	pop	{r4, pc}
 8002c70:	40012c00 	.word	0x40012c00

08002c74 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart: UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002c74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c76:	4604      	mov	r4, r0
   *  set the M bits according to huart->Init.WordLength value
   *  set PCE and PS bits according to huart->Init.Parity value
   *  set TE and RE bits according to huart->Init.Mode value
   *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8002c78:	6805      	ldr	r5, [r0, #0]
 8002c7a:	6923      	ldr	r3, [r4, #16]
 8002c7c:	68a2      	ldr	r2, [r4, #8]
   *  the UART Word Length, Parity, Mode and oversampling:
   *  set the M bits according to huart->Init.WordLength value
   *  set PCE and PS bits according to huart->Init.Parity value
   *  set TE and RE bits according to huart->Init.Mode value
   *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002c7e:	69c1      	ldr	r1, [r0, #28]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8002c80:	6828      	ldr	r0, [r5, #0]
 8002c82:	431a      	orrs	r2, r3
 8002c84:	6963      	ldr	r3, [r4, #20]
 8002c86:	4313      	orrs	r3, r2
 8002c88:	ea43 0201 	orr.w	r2, r3, r1
 8002c8c:	4b7d      	ldr	r3, [pc, #500]	; (8002e84 <UART_SetConfig+0x210>)
 8002c8e:	4003      	ands	r3, r0
 8002c90:	4313      	orrs	r3, r2
 8002c92:	602b      	str	r3, [r5, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002c94:	686b      	ldr	r3, [r5, #4]
 8002c96:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002c9a:	68e3      	ldr	r3, [r4, #12]
 8002c9c:	4313      	orrs	r3, r2
   * - UART HardWare Flow Control: set CTSE and RTSE bits according
   *   to huart->Init.HwFlowCtl value
   * - one-bit sampling method versus three samples' majority rule according
   *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002c9e:	4a7a      	ldr	r2, [pc, #488]	; (8002e88 <UART_SetConfig+0x214>)
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002ca0:	606b      	str	r3, [r5, #4]
   * - UART HardWare Flow Control: set CTSE and RTSE bits according
   *   to huart->Init.HwFlowCtl value
   * - one-bit sampling method versus three samples' majority rule according
   *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002ca2:	4295      	cmp	r5, r2
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002ca4:	bf18      	it	ne
 8002ca6:	6a22      	ldrne	r2, [r4, #32]
  /* Configure
   * - UART HardWare Flow Control: set CTSE and RTSE bits according
   *   to huart->Init.HwFlowCtl value
   * - one-bit sampling method versus three samples' majority rule according
   *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002ca8:	69a3      	ldr	r3, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002caa:	bf18      	it	ne
 8002cac:	4313      	orrne	r3, r2
  }
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8002cae:	68aa      	ldr	r2, [r5, #8]
 8002cb0:	f422 6230 	bic.w	r2, r2, #2816	; 0xb00
 8002cb4:	4313      	orrs	r3, r2
 8002cb6:	60ab      	str	r3, [r5, #8]

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002cb8:	4b74      	ldr	r3, [pc, #464]	; (8002e8c <UART_SetConfig+0x218>)
 8002cba:	429d      	cmp	r5, r3
 8002cbc:	d107      	bne.n	8002cce <UART_SetConfig+0x5a>
 8002cbe:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
 8002cc2:	4a73      	ldr	r2, [pc, #460]	; (8002e90 <UART_SetConfig+0x21c>)
 8002cc4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002cc8:	f003 0303 	and.w	r3, r3, #3
 8002ccc:	e009      	b.n	8002ce2 <UART_SetConfig+0x6e>
 8002cce:	4b71      	ldr	r3, [pc, #452]	; (8002e94 <UART_SetConfig+0x220>)
 8002cd0:	429d      	cmp	r5, r3
 8002cd2:	d10b      	bne.n	8002cec <UART_SetConfig+0x78>
 8002cd4:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
 8002cd8:	4a6f      	ldr	r2, [pc, #444]	; (8002e98 <UART_SetConfig+0x224>)
 8002cda:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002cde:	f003 030c 	and.w	r3, r3, #12
        }
      }  /*   if ( (tmpreg < (3 * huart->Init.BaudRate) ) || (tmpreg > (4096 * huart->Init.BaudRate) )) */
    } /* if (tmpreg != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002ce2:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8002ce6:	5cd3      	ldrb	r3, [r2, r3]
 8002ce8:	d065      	beq.n	8002db6 <UART_SetConfig+0x142>
 8002cea:	e099      	b.n	8002e20 <UART_SetConfig+0x1ac>
    tmpreg |= huart->Init.OneBitSampling;
  }
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002cec:	4b66      	ldr	r3, [pc, #408]	; (8002e88 <UART_SetConfig+0x214>)
 8002cee:	429d      	cmp	r5, r3
 8002cf0:	f040 8089 	bne.w	8002e06 <UART_SetConfig+0x192>
 8002cf4:	f503 33c8 	add.w	r3, r3, #102400	; 0x19000
 8002cf8:	f8d3 5088 	ldr.w	r5, [r3, #136]	; 0x88
 8002cfc:	f405 6540 	and.w	r5, r5, #3072	; 0xc00
 8002d00:	f5b5 6f80 	cmp.w	r5, #1024	; 0x400
 8002d04:	d014      	beq.n	8002d30 <UART_SetConfig+0xbc>
 8002d06:	d805      	bhi.n	8002d14 <UART_SetConfig+0xa0>
 8002d08:	2d00      	cmp	r5, #0
 8002d0a:	f040 80b7 	bne.w	8002e7c <UART_SetConfig+0x208>
    tmpreg = 0;

    switch (clocksource)
    {
    case UART_CLOCKSOURCE_PCLK1:
      tmpreg = HAL_RCC_GetPCLK1Freq();
 8002d0e:	f7ff faf3 	bl	80022f8 <HAL_RCC_GetPCLK1Freq>
      break;
 8002d12:	e010      	b.n	8002d36 <UART_SetConfig+0xc2>
    tmpreg |= huart->Init.OneBitSampling;
  }
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002d14:	f5b5 6f00 	cmp.w	r5, #2048	; 0x800
 8002d18:	d007      	beq.n	8002d2a <UART_SetConfig+0xb6>
 8002d1a:	f5b5 6f40 	cmp.w	r5, #3072	; 0xc00
 8002d1e:	f040 80ad 	bne.w	8002e7c <UART_SetConfig+0x208>
 8002d22:	2508      	movs	r5, #8
      break;
    case UART_CLOCKSOURCE_SYSCLK:
      tmpreg = HAL_RCC_GetSysClockFreq();
      break;
    case UART_CLOCKSOURCE_LSE:
      tmpreg = (uint32_t) LSE_VALUE;
 8002d24:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8002d28:	e008      	b.n	8002d3c <UART_SetConfig+0xc8>
    tmpreg |= huart->Init.OneBitSampling;
  }
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002d2a:	2502      	movs	r5, #2
    {
    case UART_CLOCKSOURCE_PCLK1:
      tmpreg = HAL_RCC_GetPCLK1Freq();
      break;
    case UART_CLOCKSOURCE_HSI:
      tmpreg = (uint32_t) HSI_VALUE;
 8002d2c:	485b      	ldr	r0, [pc, #364]	; (8002e9c <UART_SetConfig+0x228>)
 8002d2e:	e005      	b.n	8002d3c <UART_SetConfig+0xc8>
      break;
    case UART_CLOCKSOURCE_SYSCLK:
      tmpreg = HAL_RCC_GetSysClockFreq();
 8002d30:	f7fe ff14 	bl	8001b5c <HAL_RCC_GetSysClockFreq>
      break;
 8002d34:	2504      	movs	r5, #4
        ret = HAL_ERROR;
      break;
    }

    /* if proper clock source reported */
    if (tmpreg != 0)
 8002d36:	2800      	cmp	r0, #0
 8002d38:	f000 809e 	beq.w	8002e78 <UART_SetConfig+0x204>
    {
      /* ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ( (tmpreg < (3 * huart->Init.BaudRate) ) ||
 8002d3c:	6862      	ldr	r2, [r4, #4]
 8002d3e:	eb02 0342 	add.w	r3, r2, r2, lsl #1
 8002d42:	4283      	cmp	r3, r0
 8002d44:	f200 809a 	bhi.w	8002e7c <UART_SetConfig+0x208>
 8002d48:	ebb0 3f02 	cmp.w	r0, r2, lsl #12
 8002d4c:	f200 8096 	bhi.w	8002e7c <UART_SetConfig+0x208>
      {
        ret = HAL_ERROR;
      }
      else
      {
        switch (clocksource)
 8002d50:	2d08      	cmp	r5, #8
 8002d52:	d827      	bhi.n	8002da4 <UART_SetConfig+0x130>
 8002d54:	e8df f005 	tbb	[pc, r5]
 8002d58:	26082605 	.word	0x26082605
 8002d5c:	2626260e 	.word	0x2626260e
 8002d60:	1b          	.byte	0x1b
 8002d61:	00          	.byte	0x00
        {
        case UART_CLOCKSOURCE_PCLK1:
          tmpreg = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8002d62:	f7ff fac9 	bl	80022f8 <HAL_RCC_GetPCLK1Freq>
 8002d66:	e007      	b.n	8002d78 <UART_SetConfig+0x104>
          break;
        case UART_CLOCKSOURCE_HSI:
          tmpreg = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate));
 8002d68:	484d      	ldr	r0, [pc, #308]	; (8002ea0 <UART_SetConfig+0x22c>)
 8002d6a:	0855      	lsrs	r5, r2, #1
 8002d6c:	2300      	movs	r3, #0
 8002d6e:	2100      	movs	r1, #0
 8002d70:	1940      	adds	r0, r0, r5
 8002d72:	e011      	b.n	8002d98 <UART_SetConfig+0x124>
          break;
        case UART_CLOCKSOURCE_SYSCLK:
          tmpreg = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002d74:	f7fe fef2 	bl	8001b5c <HAL_RCC_GetSysClockFreq>
 8002d78:	6862      	ldr	r2, [r4, #4]
 8002d7a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002d7e:	0856      	lsrs	r6, r2, #1
 8002d80:	2700      	movs	r7, #0
 8002d82:	fbe1 6700 	umlal	r6, r7, r1, r0
 8002d86:	2300      	movs	r3, #0
 8002d88:	4630      	mov	r0, r6
 8002d8a:	4639      	mov	r1, r7
 8002d8c:	e006      	b.n	8002d9c <UART_SetConfig+0x128>
          break;
        case UART_CLOCKSOURCE_LSE:
          tmpreg = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 8002d8e:	0850      	lsrs	r0, r2, #1
 8002d90:	2100      	movs	r1, #0
 8002d92:	2300      	movs	r3, #0
 8002d94:	f510 0000 	adds.w	r0, r0, #8388608	; 0x800000
 8002d98:	f141 0100 	adc.w	r1, r1, #0
 8002d9c:	f7fd ff50 	bl	8000c40 <__aeabi_uldivmod>
          break;
 8002da0:	2200      	movs	r2, #0
 8002da2:	e000      	b.n	8002da6 <UART_SetConfig+0x132>
        case UART_CLOCKSOURCE_UNDEFINED:
        default:
          ret = HAL_ERROR;
 8002da4:	2201      	movs	r2, #1
          break;
        }
   
        if ((tmpreg >= UART_LPUART_BRR_MIN) && (tmpreg <= UART_LPUART_BRR_MAX))
 8002da6:	4b3f      	ldr	r3, [pc, #252]	; (8002ea4 <UART_SetConfig+0x230>)
 8002da8:	f5a0 7140 	sub.w	r1, r0, #768	; 0x300
 8002dac:	4299      	cmp	r1, r3
 8002dae:	d865      	bhi.n	8002e7c <UART_SetConfig+0x208>
        {
           huart->Instance->BRR = tmpreg;
 8002db0:	6823      	ldr	r3, [r4, #0]
 8002db2:	60d8      	str	r0, [r3, #12]
 8002db4:	e063      	b.n	8002e7e <UART_SetConfig+0x20a>
    } /* if (tmpreg != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
  {
    switch (clocksource)
 8002db6:	2b08      	cmp	r3, #8
 8002db8:	d828      	bhi.n	8002e0c <UART_SetConfig+0x198>
 8002dba:	e8df f003 	tbb	[pc, r3]
 8002dbe:	0805      	.short	0x0805
 8002dc0:	2712270b 	.word	0x2712270b
 8002dc4:	2727      	.short	0x2727
 8002dc6:	1b          	.byte	0x1b
 8002dc7:	00          	.byte	0x00
    {
    case UART_CLOCKSOURCE_PCLK1:
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8002dc8:	f7ff fa96 	bl	80022f8 <HAL_RCC_GetPCLK1Freq>
 8002dcc:	e00b      	b.n	8002de6 <UART_SetConfig+0x172>
      break;
    case UART_CLOCKSOURCE_PCLK2:
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8002dce:	f7ff faab 	bl	8002328 <HAL_RCC_GetPCLK2Freq>
 8002dd2:	e008      	b.n	8002de6 <UART_SetConfig+0x172>
      break;
    case UART_CLOCKSOURCE_HSI:
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8002dd4:	6860      	ldr	r0, [r4, #4]
 8002dd6:	0842      	lsrs	r2, r0, #1
 8002dd8:	f102 73f4 	add.w	r3, r2, #31981568	; 0x1e80000
 8002ddc:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
 8002de0:	e00c      	b.n	8002dfc <UART_SetConfig+0x188>
      break;
    case UART_CLOCKSOURCE_SYSCLK:
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002de2:	f7fe febb 	bl	8001b5c <HAL_RCC_GetSysClockFreq>
 8002de6:	6863      	ldr	r3, [r4, #4]
 8002de8:	085a      	lsrs	r2, r3, #1
 8002dea:	eb02 0040 	add.w	r0, r2, r0, lsl #1
 8002dee:	fbb0 f3f3 	udiv	r3, r0, r3
 8002df2:	e005      	b.n	8002e00 <UART_SetConfig+0x18c>
      break;
    case UART_CLOCKSOURCE_LSE:
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8002df4:	6860      	ldr	r0, [r4, #4]
 8002df6:	0843      	lsrs	r3, r0, #1
 8002df8:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8002dfc:	fbb3 f3f0 	udiv	r3, r3, r0
 8002e00:	b29b      	uxth	r3, r3
{
  uint32_t tmpreg                     = 0x00000000;
  UART_ClockSourceTypeDef clocksource = UART_CLOCKSOURCE_UNDEFINED;
  uint16_t brrtemp                    = 0x0000;
  uint16_t usartdiv                   = 0x0000;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002e02:	2200      	movs	r2, #0
    case UART_CLOCKSOURCE_SYSCLK:
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
      break;
    case UART_CLOCKSOURCE_LSE:
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
      break;
 8002e04:	e004      	b.n	8002e10 <UART_SetConfig+0x19c>
        }
      }  /*   if ( (tmpreg < (3 * huart->Init.BaudRate) ) || (tmpreg > (4096 * huart->Init.BaudRate) )) */
    } /* if (tmpreg != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002e06:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8002e0a:	d137      	bne.n	8002e7c <UART_SetConfig+0x208>
    case UART_CLOCKSOURCE_LSE:
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
      break;
    case UART_CLOCKSOURCE_UNDEFINED:
    default:
        ret = HAL_ERROR;
 8002e0c:	2201      	movs	r2, #1
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
  uint32_t tmpreg                     = 0x00000000;
  UART_ClockSourceTypeDef clocksource = UART_CLOCKSOURCE_UNDEFINED;
  uint16_t brrtemp                    = 0x0000;
  uint16_t usartdiv                   = 0x0000;
 8002e0e:	2300      	movs	r3, #0
        ret = HAL_ERROR;
      break;
    }

    brrtemp = usartdiv & 0xFFF0;
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000F) >> 1U);
 8002e10:	f3c3 0042 	ubfx	r0, r3, #1, #3
    huart->Instance->BRR = brrtemp;
 8002e14:	6821      	ldr	r1, [r4, #0]
        ret = HAL_ERROR;
      break;
    }

    brrtemp = usartdiv & 0xFFF0;
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000F) >> 1U);
 8002e16:	f023 030f 	bic.w	r3, r3, #15
    huart->Instance->BRR = brrtemp;
 8002e1a:	4303      	orrs	r3, r0
 8002e1c:	60cb      	str	r3, [r1, #12]
 8002e1e:	e02e      	b.n	8002e7e <UART_SetConfig+0x20a>
  }
  else
  {
    switch (clocksource)
 8002e20:	2b08      	cmp	r3, #8
 8002e22:	d82b      	bhi.n	8002e7c <UART_SetConfig+0x208>
 8002e24:	e8df f003 	tbb	[pc, r3]
 8002e28:	2a0b0805 	.word	0x2a0b0805
 8002e2c:	2a2a2a14 	.word	0x2a2a2a14
 8002e30:	1e          	.byte	0x1e
 8002e31:	00          	.byte	0x00
    {
    case UART_CLOCKSOURCE_PCLK1:
      huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8002e32:	f7ff fa61 	bl	80022f8 <HAL_RCC_GetPCLK1Freq>
 8002e36:	e00d      	b.n	8002e54 <UART_SetConfig+0x1e0>
      break;
    case UART_CLOCKSOURCE_PCLK2:
      huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8002e38:	f7ff fa76 	bl	8002328 <HAL_RCC_GetPCLK2Freq>
 8002e3c:	e00a      	b.n	8002e54 <UART_SetConfig+0x1e0>
      break;
    case UART_CLOCKSOURCE_HSI:
      huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8002e3e:	6861      	ldr	r1, [r4, #4]
 8002e40:	084a      	lsrs	r2, r1, #1
 8002e42:	f502 0374 	add.w	r3, r2, #15990784	; 0xf40000
 8002e46:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 8002e4a:	fbb3 f3f1 	udiv	r3, r3, r1
 8002e4e:	e00f      	b.n	8002e70 <UART_SetConfig+0x1fc>
      break;
    case UART_CLOCKSOURCE_SYSCLK:
      huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002e50:	f7fe fe84 	bl	8001b5c <HAL_RCC_GetSysClockFreq>
 8002e54:	6863      	ldr	r3, [r4, #4]
 8002e56:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8002e5a:	fbb0 f0f3 	udiv	r0, r0, r3
 8002e5e:	b280      	uxth	r0, r0
 8002e60:	60e8      	str	r0, [r5, #12]
 8002e62:	e007      	b.n	8002e74 <UART_SetConfig+0x200>
      break;
    case UART_CLOCKSOURCE_LSE:
      huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8002e64:	6862      	ldr	r2, [r4, #4]
 8002e66:	0853      	lsrs	r3, r2, #1
 8002e68:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8002e6c:	fbb3 f3f2 	udiv	r3, r3, r2
 8002e70:	b29b      	uxth	r3, r3
 8002e72:	60eb      	str	r3, [r5, #12]
{
  uint32_t tmpreg                     = 0x00000000;
  UART_ClockSourceTypeDef clocksource = UART_CLOCKSOURCE_UNDEFINED;
  uint16_t brrtemp                    = 0x0000;
  uint16_t usartdiv                   = 0x0000;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002e74:	2200      	movs	r2, #0
    case UART_CLOCKSOURCE_SYSCLK:
      huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
      break;
    case UART_CLOCKSOURCE_LSE:
      huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
      break;
 8002e76:	e002      	b.n	8002e7e <UART_SetConfig+0x20a>
 8002e78:	4602      	mov	r2, r0
 8002e7a:	e000      	b.n	8002e7e <UART_SetConfig+0x20a>
    case UART_CLOCKSOURCE_UNDEFINED:
    default:
        ret = HAL_ERROR;
 8002e7c:	2201      	movs	r2, #1
    }
  }

  return ret;

}
 8002e7e:	4610      	mov	r0, r2
 8002e80:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002e82:	bf00      	nop
 8002e84:	efff69f3 	.word	0xefff69f3
 8002e88:	40008000 	.word	0x40008000
 8002e8c:	40013800 	.word	0x40013800
 8002e90:	08007340 	.word	0x08007340
 8002e94:	40004400 	.word	0x40004400
 8002e98:	08007344 	.word	0x08007344
 8002e9c:	00f42400 	.word	0x00f42400
 8002ea0:	f4240000 	.word	0xf4240000
 8002ea4:	000ffcff 	.word	0x000ffcff

08002ea8 <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002ea8:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002eaa:	07da      	lsls	r2, r3, #31
  * @brief Configure the UART peripheral advanced features.
  * @param huart: UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002eac:	b510      	push	{r4, lr}
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002eae:	d506      	bpl.n	8002ebe <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002eb0:	6804      	ldr	r4, [r0, #0]
 8002eb2:	6862      	ldr	r2, [r4, #4]
 8002eb4:	f422 3100 	bic.w	r1, r2, #131072	; 0x20000
 8002eb8:	6a82      	ldr	r2, [r0, #40]	; 0x28
 8002eba:	430a      	orrs	r2, r1
 8002ebc:	6062      	str	r2, [r4, #4]
  }

  /* if required, configure RX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002ebe:	079c      	lsls	r4, r3, #30
 8002ec0:	d506      	bpl.n	8002ed0 <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002ec2:	6804      	ldr	r4, [r0, #0]
 8002ec4:	6862      	ldr	r2, [r4, #4]
 8002ec6:	f422 3180 	bic.w	r1, r2, #65536	; 0x10000
 8002eca:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 8002ecc:	430a      	orrs	r2, r1
 8002ece:	6062      	str	r2, [r4, #4]
  }

  /* if required, configure data inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002ed0:	0759      	lsls	r1, r3, #29
 8002ed2:	d506      	bpl.n	8002ee2 <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002ed4:	6804      	ldr	r4, [r0, #0]
 8002ed6:	6862      	ldr	r2, [r4, #4]
 8002ed8:	f422 2180 	bic.w	r1, r2, #262144	; 0x40000
 8002edc:	6b02      	ldr	r2, [r0, #48]	; 0x30
 8002ede:	430a      	orrs	r2, r1
 8002ee0:	6062      	str	r2, [r4, #4]
  }

  /* if required, configure RX/TX pins swap */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002ee2:	071a      	lsls	r2, r3, #28
 8002ee4:	d506      	bpl.n	8002ef4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002ee6:	6804      	ldr	r4, [r0, #0]
 8002ee8:	6862      	ldr	r2, [r4, #4]
 8002eea:	f422 4100 	bic.w	r1, r2, #32768	; 0x8000
 8002eee:	6b42      	ldr	r2, [r0, #52]	; 0x34
 8002ef0:	430a      	orrs	r2, r1
 8002ef2:	6062      	str	r2, [r4, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002ef4:	06dc      	lsls	r4, r3, #27
 8002ef6:	d506      	bpl.n	8002f06 <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002ef8:	6804      	ldr	r4, [r0, #0]
 8002efa:	68a2      	ldr	r2, [r4, #8]
 8002efc:	f422 5180 	bic.w	r1, r2, #4096	; 0x1000
 8002f00:	6b82      	ldr	r2, [r0, #56]	; 0x38
 8002f02:	430a      	orrs	r2, r1
 8002f04:	60a2      	str	r2, [r4, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002f06:	0699      	lsls	r1, r3, #26
 8002f08:	d506      	bpl.n	8002f18 <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002f0a:	6804      	ldr	r4, [r0, #0]
 8002f0c:	68a2      	ldr	r2, [r4, #8]
 8002f0e:	f422 5100 	bic.w	r1, r2, #8192	; 0x2000
 8002f12:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8002f14:	430a      	orrs	r2, r1
 8002f16:	60a2      	str	r2, [r4, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002f18:	065a      	lsls	r2, r3, #25
 8002f1a:	d50f      	bpl.n	8002f3c <UART_AdvFeatureConfig+0x94>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002f1c:	6801      	ldr	r1, [r0, #0]
 8002f1e:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8002f20:	684a      	ldr	r2, [r1, #4]
 8002f22:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8002f26:	4322      	orrs	r2, r4
    /* set auto Baudrate detection parameters if detection is enabled */
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002f28:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
  /* if required, configure auto Baud rate detection scheme */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002f2c:	604a      	str	r2, [r1, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002f2e:	d105      	bne.n	8002f3c <UART_AdvFeatureConfig+0x94>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002f30:	684a      	ldr	r2, [r1, #4]
 8002f32:	f422 04c0 	bic.w	r4, r2, #6291456	; 0x600000
 8002f36:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8002f38:	4322      	orrs	r2, r4
 8002f3a:	604a      	str	r2, [r1, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002f3c:	061b      	lsls	r3, r3, #24
 8002f3e:	d506      	bpl.n	8002f4e <UART_AdvFeatureConfig+0xa6>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002f40:	6801      	ldr	r1, [r0, #0]
 8002f42:	684b      	ldr	r3, [r1, #4]
 8002f44:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8002f48:	6c83      	ldr	r3, [r0, #72]	; 0x48
 8002f4a:	4313      	orrs	r3, r2
 8002f4c:	604b      	str	r3, [r1, #4]
 8002f4e:	bd10      	pop	{r4, pc}

08002f50 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8002f50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002f54:	9d06      	ldr	r5, [sp, #24]
 8002f56:	4604      	mov	r4, r0
 8002f58:	460f      	mov	r7, r1
 8002f5a:	4616      	mov	r6, r2
 8002f5c:	4698      	mov	r8, r3
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002f5e:	6821      	ldr	r1, [r4, #0]
 8002f60:	69ca      	ldr	r2, [r1, #28]
 8002f62:	ea37 0302 	bics.w	r3, r7, r2
 8002f66:	bf0c      	ite	eq
 8002f68:	2201      	moveq	r2, #1
 8002f6a:	2200      	movne	r2, #0
 8002f6c:	42b2      	cmp	r2, r6
 8002f6e:	d11d      	bne.n	8002fac <UART_WaitOnFlagUntilTimeout+0x5c>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8002f70:	1c6b      	adds	r3, r5, #1
 8002f72:	d0f5      	beq.n	8002f60 <UART_WaitOnFlagUntilTimeout+0x10>
    {
      if((Timeout == 0) || ((HAL_GetTick()-Tickstart) > Timeout))
 8002f74:	b99d      	cbnz	r5, 8002f9e <UART_WaitOnFlagUntilTimeout+0x4e>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002f76:	6823      	ldr	r3, [r4, #0]
 8002f78:	681a      	ldr	r2, [r3, #0]
 8002f7a:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002f7e:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002f80:	689a      	ldr	r2, [r3, #8]
 8002f82:	f022 0201 	bic.w	r2, r2, #1
 8002f86:	609a      	str	r2, [r3, #8]

        huart->gState  = HAL_UART_STATE_READY;
 8002f88:	2320      	movs	r3, #32
 8002f8a:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
        huart->RxState = HAL_UART_STATE_READY;
 8002f8e:	f884 306a 	strb.w	r3, [r4, #106]	; 0x6a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002f92:	2300      	movs	r3, #0
 8002f94:	f884 3068 	strb.w	r3, [r4, #104]	; 0x68
 8002f98:	2003      	movs	r0, #3
 8002f9a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0) || ((HAL_GetTick()-Tickstart) > Timeout))
 8002f9e:	f7fe f803 	bl	8000fa8 <HAL_GetTick>
 8002fa2:	ebc8 0000 	rsb	r0, r8, r0
 8002fa6:	4285      	cmp	r5, r0
 8002fa8:	d2d9      	bcs.n	8002f5e <UART_WaitOnFlagUntilTimeout+0xe>
 8002faa:	e7e4      	b.n	8002f76 <UART_WaitOnFlagUntilTimeout+0x26>
        __HAL_UNLOCK(huart);
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 8002fac:	2000      	movs	r0, #0
}
 8002fae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08002fb2 <HAL_UART_Transmit>:
  * @param Size: Amount of data to be sent.
  * @param Timeout: Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002fb2:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8002fb6:	461f      	mov	r7, r3
  uint16_t* tmp;
  uint32_t tickstart = 0;

  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 8002fb8:	f890 3069 	ldrb.w	r3, [r0, #105]	; 0x69
 8002fbc:	2b20      	cmp	r3, #32
  * @param Size: Amount of data to be sent.
  * @param Timeout: Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002fbe:	4604      	mov	r4, r0
 8002fc0:	460d      	mov	r5, r1
 8002fc2:	4690      	mov	r8, r2
  uint16_t* tmp;
  uint32_t tickstart = 0;

  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 8002fc4:	d14b      	bne.n	800305e <HAL_UART_Transmit+0xac>
  {
    if((pData == NULL ) || (Size == 0))
 8002fc6:	2900      	cmp	r1, #0
 8002fc8:	d047      	beq.n	800305a <HAL_UART_Transmit+0xa8>
 8002fca:	2a00      	cmp	r2, #0
 8002fcc:	d045      	beq.n	800305a <HAL_UART_Transmit+0xa8>
    {
      return  HAL_ERROR;
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002fce:	f890 3068 	ldrb.w	r3, [r0, #104]	; 0x68
 8002fd2:	2b01      	cmp	r3, #1
 8002fd4:	d043      	beq.n	800305e <HAL_UART_Transmit+0xac>
 8002fd6:	2301      	movs	r3, #1
 8002fd8:	f880 3068 	strb.w	r3, [r0, #104]	; 0x68

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002fdc:	2300      	movs	r3, #0
 8002fde:	66c3      	str	r3, [r0, #108]	; 0x6c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002fe0:	2321      	movs	r3, #33	; 0x21
 8002fe2:	f880 3069 	strb.w	r3, [r0, #105]	; 0x69

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8002fe6:	f7fd ffdf 	bl	8000fa8 <HAL_GetTick>

    huart->TxXferSize = Size;
 8002fea:	f8a4 8050 	strh.w	r8, [r4, #80]	; 0x50

    huart->ErrorCode = HAL_UART_ERROR_NONE;
    huart->gState = HAL_UART_STATE_BUSY_TX;

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8002fee:	4606      	mov	r6, r0

    huart->TxXferSize = Size;
    huart->TxXferCount = Size;
 8002ff0:	f8a4 8052 	strh.w	r8, [r4, #82]	; 0x52
    while(huart->TxXferCount > 0)
 8002ff4:	f8b4 2052 	ldrh.w	r2, [r4, #82]	; 0x52
 8002ff8:	b292      	uxth	r2, r2
 8002ffa:	b302      	cbz	r2, 800303e <HAL_UART_Transmit+0x8c>
    {
      huart->TxXferCount--;
 8002ffc:	f8b4 3052 	ldrh.w	r3, [r4, #82]	; 0x52
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003000:	9700      	str	r7, [sp, #0]

    huart->TxXferSize = Size;
    huart->TxXferCount = Size;
    while(huart->TxXferCount > 0)
    {
      huart->TxXferCount--;
 8003002:	3b01      	subs	r3, #1
 8003004:	b29b      	uxth	r3, r3
 8003006:	f8a4 3052 	strh.w	r3, [r4, #82]	; 0x52
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800300a:	2200      	movs	r2, #0
 800300c:	4633      	mov	r3, r6
 800300e:	2180      	movs	r1, #128	; 0x80
 8003010:	4620      	mov	r0, r4
 8003012:	f7ff ff9d 	bl	8002f50 <UART_WaitOnFlagUntilTimeout>
 8003016:	b108      	cbz	r0, 800301c <HAL_UART_Transmit+0x6a>
      {
        return HAL_TIMEOUT;
 8003018:	2003      	movs	r0, #3
 800301a:	e021      	b.n	8003060 <HAL_UART_Transmit+0xae>
      }
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800301c:	68a3      	ldr	r3, [r4, #8]
 800301e:	6822      	ldr	r2, [r4, #0]
 8003020:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003024:	d107      	bne.n	8003036 <HAL_UART_Transmit+0x84>
 8003026:	6923      	ldr	r3, [r4, #16]
 8003028:	b92b      	cbnz	r3, 8003036 <HAL_UART_Transmit+0x84>
      {
        tmp = (uint16_t*) pData;
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FF);
 800302a:	f835 3b02 	ldrh.w	r3, [r5], #2
 800302e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003032:	8513      	strh	r3, [r2, #40]	; 0x28
        pData += 2;
 8003034:	e7de      	b.n	8002ff4 <HAL_UART_Transmit+0x42>
      }
      else
      {
        huart->Instance->TDR = (*pData++ & (uint8_t)0xFF);
 8003036:	782b      	ldrb	r3, [r5, #0]
 8003038:	8513      	strh	r3, [r2, #40]	; 0x28
 800303a:	3501      	adds	r5, #1
 800303c:	e7da      	b.n	8002ff4 <HAL_UART_Transmit+0x42>
      }
    }
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800303e:	9700      	str	r7, [sp, #0]
 8003040:	4633      	mov	r3, r6
 8003042:	2140      	movs	r1, #64	; 0x40
 8003044:	4620      	mov	r0, r4
 8003046:	f7ff ff83 	bl	8002f50 <UART_WaitOnFlagUntilTimeout>
 800304a:	2800      	cmp	r0, #0
 800304c:	d1e4      	bne.n	8003018 <HAL_UART_Transmit+0x66>
    {
      return HAL_TIMEOUT;
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800304e:	2320      	movs	r3, #32
 8003050:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003054:	f884 0068 	strb.w	r0, [r4, #104]	; 0x68

    return HAL_OK;
 8003058:	e002      	b.n	8003060 <HAL_UART_Transmit+0xae>
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
  {
    if((pData == NULL ) || (Size == 0))
    {
      return  HAL_ERROR;
 800305a:	2001      	movs	r0, #1
 800305c:	e000      	b.n	8003060 <HAL_UART_Transmit+0xae>

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 800305e:	2002      	movs	r0, #2
  }
}
 8003060:	b002      	add	sp, #8
 8003062:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08003066 <HAL_UART_Receive>:
  * @param Size: amount of data to be received.
  * @param Timeout: Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003066:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800306a:	4698      	mov	r8, r3
  uint16_t* tmp;
  uint16_t uhMask;
  uint32_t tickstart = 0;

  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY)
 800306c:	f890 306a 	ldrb.w	r3, [r0, #106]	; 0x6a
 8003070:	2b20      	cmp	r3, #32
  * @param Size: amount of data to be received.
  * @param Timeout: Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003072:	4604      	mov	r4, r0
 8003074:	460d      	mov	r5, r1
 8003076:	4616      	mov	r6, r2
  uint16_t* tmp;
  uint16_t uhMask;
  uint32_t tickstart = 0;

  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY)
 8003078:	d15d      	bne.n	8003136 <HAL_UART_Receive+0xd0>
  {
    if((pData == NULL ) || (Size == 0))
 800307a:	2900      	cmp	r1, #0
 800307c:	d059      	beq.n	8003132 <HAL_UART_Receive+0xcc>
 800307e:	2a00      	cmp	r2, #0
 8003080:	d057      	beq.n	8003132 <HAL_UART_Receive+0xcc>
    {
      return  HAL_ERROR;
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003082:	f890 3068 	ldrb.w	r3, [r0, #104]	; 0x68
 8003086:	2b01      	cmp	r3, #1
 8003088:	d055      	beq.n	8003136 <HAL_UART_Receive+0xd0>
 800308a:	2301      	movs	r3, #1
 800308c:	f880 3068 	strb.w	r3, [r0, #104]	; 0x68

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003090:	2300      	movs	r3, #0
 8003092:	66c3      	str	r3, [r0, #108]	; 0x6c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003094:	2322      	movs	r3, #34	; 0x22
 8003096:	f880 306a 	strb.w	r3, [r0, #106]	; 0x6a

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 800309a:	f7fd ff85 	bl	8000fa8 <HAL_GetTick>

    huart->RxXferSize = Size;
    huart->RxXferCount = Size;

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800309e:	68a3      	ldr	r3, [r4, #8]
    huart->RxState = HAL_UART_STATE_BUSY_RX;

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();

    huart->RxXferSize = Size;
 80030a0:	f8a4 6058 	strh.w	r6, [r4, #88]	; 0x58
    huart->RxXferCount = Size;

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 80030a4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000

    huart->ErrorCode = HAL_UART_ERROR_NONE;
    huart->RxState = HAL_UART_STATE_BUSY_RX;

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 80030a8:	4607      	mov	r7, r0

    huart->RxXferSize = Size;
    huart->RxXferCount = Size;
 80030aa:	f8a4 605a 	strh.w	r6, [r4, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 80030ae:	d104      	bne.n	80030ba <HAL_UART_Receive+0x54>
 80030b0:	6923      	ldr	r3, [r4, #16]
 80030b2:	b92b      	cbnz	r3, 80030c0 <HAL_UART_Receive+0x5a>
 80030b4:	f240 13ff 	movw	r3, #511	; 0x1ff
 80030b8:	e00d      	b.n	80030d6 <HAL_UART_Receive+0x70>
 80030ba:	b92b      	cbnz	r3, 80030c8 <HAL_UART_Receive+0x62>
 80030bc:	6923      	ldr	r3, [r4, #16]
 80030be:	b90b      	cbnz	r3, 80030c4 <HAL_UART_Receive+0x5e>
 80030c0:	23ff      	movs	r3, #255	; 0xff
 80030c2:	e008      	b.n	80030d6 <HAL_UART_Receive+0x70>
 80030c4:	237f      	movs	r3, #127	; 0x7f
 80030c6:	e006      	b.n	80030d6 <HAL_UART_Receive+0x70>
 80030c8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80030cc:	d105      	bne.n	80030da <HAL_UART_Receive+0x74>
 80030ce:	6923      	ldr	r3, [r4, #16]
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d0f7      	beq.n	80030c4 <HAL_UART_Receive+0x5e>
 80030d4:	233f      	movs	r3, #63	; 0x3f
 80030d6:	f8a4 305c 	strh.w	r3, [r4, #92]	; 0x5c
    uhMask = huart->Mask;
 80030da:	f8b4 605c 	ldrh.w	r6, [r4, #92]	; 0x5c

    /* as long as data have to be received */
    while(huart->RxXferCount > 0)
 80030de:	f8b4 005a 	ldrh.w	r0, [r4, #90]	; 0x5a
 80030e2:	b280      	uxth	r0, r0
 80030e4:	b1f8      	cbz	r0, 8003126 <HAL_UART_Receive+0xc0>
    {
      huart->RxXferCount--;
 80030e6:	f8b4 305a 	ldrh.w	r3, [r4, #90]	; 0x5a
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80030ea:	f8cd 8000 	str.w	r8, [sp]
    uhMask = huart->Mask;

    /* as long as data have to be received */
    while(huart->RxXferCount > 0)
    {
      huart->RxXferCount--;
 80030ee:	3b01      	subs	r3, #1
 80030f0:	b29b      	uxth	r3, r3
 80030f2:	f8a4 305a 	strh.w	r3, [r4, #90]	; 0x5a
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80030f6:	2200      	movs	r2, #0
 80030f8:	463b      	mov	r3, r7
 80030fa:	2120      	movs	r1, #32
 80030fc:	4620      	mov	r0, r4
 80030fe:	f7ff ff27 	bl	8002f50 <UART_WaitOnFlagUntilTimeout>
 8003102:	b9d0      	cbnz	r0, 800313a <HAL_UART_Receive+0xd4>
      {
        return HAL_TIMEOUT;
      }
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003104:	68a3      	ldr	r3, [r4, #8]
 8003106:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800310a:	6823      	ldr	r3, [r4, #0]
 800310c:	d106      	bne.n	800311c <HAL_UART_Receive+0xb6>
 800310e:	6922      	ldr	r2, [r4, #16]
 8003110:	b922      	cbnz	r2, 800311c <HAL_UART_Receive+0xb6>
      {
        tmp = (uint16_t*) pData ;
        *tmp = (uint16_t)(huart->Instance->RDR & uhMask);
 8003112:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8003114:	4033      	ands	r3, r6
 8003116:	f825 3b02 	strh.w	r3, [r5], #2
        pData +=2;
 800311a:	e7e0      	b.n	80030de <HAL_UART_Receive+0x78>
      }
      else
      {
        *pData++ = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 800311c:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800311e:	4033      	ands	r3, r6
 8003120:	702b      	strb	r3, [r5, #0]
 8003122:	3501      	adds	r5, #1
 8003124:	e7db      	b.n	80030de <HAL_UART_Receive+0x78>
      }
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8003126:	2320      	movs	r3, #32
 8003128:	f884 306a 	strb.w	r3, [r4, #106]	; 0x6a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800312c:	f884 0068 	strb.w	r0, [r4, #104]	; 0x68

    return HAL_OK;
 8003130:	e004      	b.n	800313c <HAL_UART_Receive+0xd6>
  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY)
  {
    if((pData == NULL ) || (Size == 0))
    {
      return  HAL_ERROR;
 8003132:	2001      	movs	r0, #1
 8003134:	e002      	b.n	800313c <HAL_UART_Receive+0xd6>

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 8003136:	2002      	movs	r0, #2
 8003138:	e000      	b.n	800313c <HAL_UART_Receive+0xd6>
    while(huart->RxXferCount > 0)
    {
      huart->RxXferCount--;
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
      {
        return HAL_TIMEOUT;
 800313a:	2003      	movs	r0, #3
  }
  else
  {
    return HAL_BUSY;
  }
}
 800313c:	b002      	add	sp, #8
 800313e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08003142 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003142:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8003144:	4604      	mov	r4, r0
  uint32_t tickstart = 0;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003146:	2600      	movs	r6, #0
 8003148:	66c6      	str	r6, [r0, #108]	; 0x6c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 800314a:	f7fd ff2d 	bl	8000fa8 <HAL_GetTick>

  /* Check if the Transmitter is enabled */
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800314e:	6823      	ldr	r3, [r4, #0]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	071a      	lsls	r2, r3, #28

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8003154:	4605      	mov	r5, r0

  /* Check if the Transmitter is enabled */
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003156:	d404      	bmi.n	8003162 <UART_CheckIdleState+0x20>
      /* Timeout occurred */
      return HAL_TIMEOUT;
    }
  }
  /* Check if the Receiver is enabled */
  if((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003158:	6823      	ldr	r3, [r4, #0]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	075b      	lsls	r3, r3, #29
 800315e:	d51a      	bpl.n	8003196 <UART_CheckIdleState+0x54>
 8003160:	e00d      	b.n	800317e <UART_CheckIdleState+0x3c>

  /* Check if the Transmitter is enabled */
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
  {
    /* Wait until TEACK flag is set */
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003162:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003166:	9300      	str	r3, [sp, #0]
 8003168:	4632      	mov	r2, r6
 800316a:	4603      	mov	r3, r0
 800316c:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003170:	4620      	mov	r0, r4
 8003172:	f7ff feed 	bl	8002f50 <UART_WaitOnFlagUntilTimeout>
 8003176:	2800      	cmp	r0, #0
 8003178:	d0ee      	beq.n	8003158 <UART_CheckIdleState+0x16>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800317a:	2003      	movs	r0, #3
 800317c:	e013      	b.n	80031a6 <UART_CheckIdleState+0x64>
  }
  /* Check if the Receiver is enabled */
  if((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
  {
    /* Wait until REACK flag is set */
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800317e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003182:	9300      	str	r3, [sp, #0]
 8003184:	2200      	movs	r2, #0
 8003186:	462b      	mov	r3, r5
 8003188:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800318c:	4620      	mov	r0, r4
 800318e:	f7ff fedf 	bl	8002f50 <UART_WaitOnFlagUntilTimeout>
 8003192:	2800      	cmp	r0, #0
 8003194:	d1f1      	bne.n	800317a <UART_CheckIdleState+0x38>
      return HAL_TIMEOUT;
    }
  }

  /* Initialize the UART State */
  huart->gState  = HAL_UART_STATE_READY;
 8003196:	2320      	movs	r3, #32
  huart->RxState = HAL_UART_STATE_READY;

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003198:	2000      	movs	r0, #0
      return HAL_TIMEOUT;
    }
  }

  /* Initialize the UART State */
  huart->gState  = HAL_UART_STATE_READY;
 800319a:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
  huart->RxState = HAL_UART_STATE_READY;

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800319e:	f884 0068 	strb.w	r0, [r4, #104]	; 0x68
    }
  }

  /* Initialize the UART State */
  huart->gState  = HAL_UART_STATE_READY;
  huart->RxState = HAL_UART_STATE_READY;
 80031a2:	f884 306a 	strb.w	r3, [r4, #106]	; 0x6a

  /* Process Unlocked */
  __HAL_UNLOCK(huart);

  return HAL_OK;
}
 80031a6:	b002      	add	sp, #8
 80031a8:	bd70      	pop	{r4, r5, r6, pc}

080031aa <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart: UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80031aa:	b510      	push	{r4, lr}
  /* Check the UART handle allocation */
  if(huart == NULL)
 80031ac:	4604      	mov	r4, r0
 80031ae:	b360      	cbz	r0, 800320a <HAL_UART_Init+0x60>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if(huart->gState == HAL_UART_STATE_RESET)
 80031b0:	f890 3069 	ldrb.w	r3, [r0, #105]	; 0x69
 80031b4:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80031b8:	b91b      	cbnz	r3, 80031c2 <HAL_UART_Init+0x18>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80031ba:	f880 2068 	strb.w	r2, [r0, #104]	; 0x68

    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80031be:	f000 fbfb 	bl	80039b8 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 80031c2:	6822      	ldr	r2, [r4, #0]

    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80031c4:	2324      	movs	r3, #36	; 0x24
 80031c6:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 80031ca:	6813      	ldr	r3, [r2, #0]
 80031cc:	f023 0301 	bic.w	r3, r3, #1
 80031d0:	6013      	str	r3, [r2, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80031d2:	4620      	mov	r0, r4
 80031d4:	f7ff fd4e 	bl	8002c74 <UART_SetConfig>
 80031d8:	2801      	cmp	r0, #1
 80031da:	d016      	beq.n	800320a <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80031dc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80031de:	b113      	cbz	r3, 80031e6 <HAL_UART_Init+0x3c>
  {
    UART_AdvFeatureConfig(huart);
 80031e0:	4620      	mov	r0, r4
 80031e2:	f7ff fe61 	bl	8002ea8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80031e6:	6823      	ldr	r3, [r4, #0]
 80031e8:	685a      	ldr	r2, [r3, #4]
 80031ea:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80031ee:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80031f0:	689a      	ldr	r2, [r3, #8]
 80031f2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80031f6:	609a      	str	r2, [r3, #8]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 80031f8:	681a      	ldr	r2, [r3, #0]
 80031fa:	f042 0201 	orr.w	r2, r2, #1

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80031fe:	4620      	mov	r0, r4
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 8003200:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
}
 8003202:	e8bd 4010 	ldmia.w	sp!, {r4, lr}

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003206:	f7ff bf9c 	b.w	8003142 <UART_CheckIdleState>
}
 800320a:	2001      	movs	r0, #1
 800320c:	bd10      	pop	{r4, pc}

0800320e <GPIO_SetBits>:
void HD44780_GotoXY(unsigned char x, unsigned char y);
void HD44780_PutStr(char *str);
void HD44780_ClrScr(void);

void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin) {
	HAL_GPIO_WritePin(GPIOx, GPIO_Pin, GPIO_PIN_SET);
 800320e:	2201      	movs	r2, #1
 8003210:	f7fe bc1e 	b.w	8001a50 <HAL_GPIO_WritePin>

08003214 <GPIO_ResetBits>:
}

void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin) {
	HAL_GPIO_WritePin(GPIOx, GPIO_Pin, GPIO_PIN_RESET);
 8003214:	2200      	movs	r2, #0
 8003216:	f7fe bc1b 	b.w	8001a50 <HAL_GPIO_WritePin>
	...

0800321c <hd44780_wr_hi_nibble>:
}

/* Function used from the CooCox HD44780 library */
/********************************************************************************************/
void hd44780_wr_hi_nibble(unsigned char data) {
 800321c:	b510      	push	{r4, lr}
 800321e:	4604      	mov	r4, r0
	if (data & 0x10) {
 8003220:	06e2      	lsls	r2, r4, #27
		GPIO_SetBits( HD44780_DATAPORT, HD44780_DATABIT4);
 8003222:	f04f 0110 	mov.w	r1, #16
 8003226:	481a      	ldr	r0, [pc, #104]	; (8003290 <hd44780_wr_hi_nibble+0x74>)
}

/* Function used from the CooCox HD44780 library */
/********************************************************************************************/
void hd44780_wr_hi_nibble(unsigned char data) {
	if (data & 0x10) {
 8003228:	d502      	bpl.n	8003230 <hd44780_wr_hi_nibble+0x14>
		GPIO_SetBits( HD44780_DATAPORT, HD44780_DATABIT4);
 800322a:	f7ff fff0 	bl	800320e <GPIO_SetBits>
 800322e:	e001      	b.n	8003234 <hd44780_wr_hi_nibble+0x18>
	} else {
		GPIO_ResetBits( HD44780_DATAPORT, HD44780_DATABIT4);
 8003230:	f7ff fff0 	bl	8003214 <GPIO_ResetBits>
	}
	if (data & 0x20) {
 8003234:	06a3      	lsls	r3, r4, #26
		GPIO_SetBits( HD44780_DATAPORT, HD44780_DATABIT5);
 8003236:	f04f 0120 	mov.w	r1, #32
 800323a:	4815      	ldr	r0, [pc, #84]	; (8003290 <hd44780_wr_hi_nibble+0x74>)
	if (data & 0x10) {
		GPIO_SetBits( HD44780_DATAPORT, HD44780_DATABIT4);
	} else {
		GPIO_ResetBits( HD44780_DATAPORT, HD44780_DATABIT4);
	}
	if (data & 0x20) {
 800323c:	d502      	bpl.n	8003244 <hd44780_wr_hi_nibble+0x28>
		GPIO_SetBits( HD44780_DATAPORT, HD44780_DATABIT5);
 800323e:	f7ff ffe6 	bl	800320e <GPIO_SetBits>
 8003242:	e001      	b.n	8003248 <hd44780_wr_hi_nibble+0x2c>
	} else {
		GPIO_ResetBits( HD44780_DATAPORT, HD44780_DATABIT5);
 8003244:	f7ff ffe6 	bl	8003214 <GPIO_ResetBits>
	}
	if (data & 0x40) {
 8003248:	0662      	lsls	r2, r4, #25
		GPIO_SetBits( HD44780_DATAPORT, HD44780_DATABIT6);
 800324a:	f04f 0140 	mov.w	r1, #64	; 0x40
 800324e:	4810      	ldr	r0, [pc, #64]	; (8003290 <hd44780_wr_hi_nibble+0x74>)
	if (data & 0x20) {
		GPIO_SetBits( HD44780_DATAPORT, HD44780_DATABIT5);
	} else {
		GPIO_ResetBits( HD44780_DATAPORT, HD44780_DATABIT5);
	}
	if (data & 0x40) {
 8003250:	d502      	bpl.n	8003258 <hd44780_wr_hi_nibble+0x3c>
		GPIO_SetBits( HD44780_DATAPORT, HD44780_DATABIT6);
 8003252:	f7ff ffdc 	bl	800320e <GPIO_SetBits>
 8003256:	e001      	b.n	800325c <hd44780_wr_hi_nibble+0x40>
	} else {
		GPIO_ResetBits( HD44780_DATAPORT, HD44780_DATABIT6);
 8003258:	f7ff ffdc 	bl	8003214 <GPIO_ResetBits>
	}
	if (data & 0x80) {
 800325c:	0623      	lsls	r3, r4, #24
		GPIO_SetBits( HD44780_DATAPORT, HD44780_DATABIT7);
 800325e:	f04f 0180 	mov.w	r1, #128	; 0x80
 8003262:	480b      	ldr	r0, [pc, #44]	; (8003290 <hd44780_wr_hi_nibble+0x74>)
	if (data & 0x40) {
		GPIO_SetBits( HD44780_DATAPORT, HD44780_DATABIT6);
	} else {
		GPIO_ResetBits( HD44780_DATAPORT, HD44780_DATABIT6);
	}
	if (data & 0x80) {
 8003264:	d502      	bpl.n	800326c <hd44780_wr_hi_nibble+0x50>
		GPIO_SetBits( HD44780_DATAPORT, HD44780_DATABIT7);
 8003266:	f7ff ffd2 	bl	800320e <GPIO_SetBits>
 800326a:	e001      	b.n	8003270 <hd44780_wr_hi_nibble+0x54>
	} else {
		GPIO_ResetBits( HD44780_DATAPORT, HD44780_DATABIT7);
 800326c:	f7ff ffd2 	bl	8003214 <GPIO_ResetBits>
	}

	/* set the EN signal */
	hd44780_EN_On();
 8003270:	2201      	movs	r2, #1
 8003272:	2102      	movs	r1, #2
 8003274:	4806      	ldr	r0, [pc, #24]	; (8003290 <hd44780_wr_hi_nibble+0x74>)
 8003276:	f7fe fbeb 	bl	8001a50 <HAL_GPIO_WritePin>

	/* wait */
	hd44780_EN_high_delay()
 800327a:	2002      	movs	r0, #2
 800327c:	f7fd fe9a 	bl	8000fb4 <HAL_Delay>
	;

	/* reset the EN signal */
	hd44780_EN_Off();
 8003280:	2200      	movs	r2, #0
 8003282:	2102      	movs	r1, #2
 8003284:	4802      	ldr	r0, [pc, #8]	; (8003290 <hd44780_wr_hi_nibble+0x74>)
}
 8003286:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	/* wait */
	hd44780_EN_high_delay()
	;

	/* reset the EN signal */
	hd44780_EN_Off();
 800328a:	f7fe bbe1 	b.w	8001a50 <HAL_GPIO_WritePin>
 800328e:	bf00      	nop
 8003290:	48000400 	.word	0x48000400

08003294 <hd44780_wr_lo_nibble>:
}

#if HD44780_CONF_BUS == HD44780_FUNC_BUS_4BIT

void hd44780_wr_lo_nibble(unsigned char data) {
 8003294:	b510      	push	{r4, lr}
 8003296:	4604      	mov	r4, r0
	if (data & 0x01) {
 8003298:	07e2      	lsls	r2, r4, #31
		GPIO_SetBits( HD44780_DATAPORT, HD44780_DATABIT4);
 800329a:	f04f 0110 	mov.w	r1, #16
 800329e:	481a      	ldr	r0, [pc, #104]	; (8003308 <hd44780_wr_lo_nibble+0x74>)
}

#if HD44780_CONF_BUS == HD44780_FUNC_BUS_4BIT

void hd44780_wr_lo_nibble(unsigned char data) {
	if (data & 0x01) {
 80032a0:	d502      	bpl.n	80032a8 <hd44780_wr_lo_nibble+0x14>
		GPIO_SetBits( HD44780_DATAPORT, HD44780_DATABIT4);
 80032a2:	f7ff ffb4 	bl	800320e <GPIO_SetBits>
 80032a6:	e001      	b.n	80032ac <hd44780_wr_lo_nibble+0x18>
	} else {
		GPIO_ResetBits( HD44780_DATAPORT, HD44780_DATABIT4);
 80032a8:	f7ff ffb4 	bl	8003214 <GPIO_ResetBits>
	}
	if (data & 0x02) {
 80032ac:	07a3      	lsls	r3, r4, #30
		GPIO_SetBits( HD44780_DATAPORT, HD44780_DATABIT5);
 80032ae:	f04f 0120 	mov.w	r1, #32
 80032b2:	4815      	ldr	r0, [pc, #84]	; (8003308 <hd44780_wr_lo_nibble+0x74>)
	if (data & 0x01) {
		GPIO_SetBits( HD44780_DATAPORT, HD44780_DATABIT4);
	} else {
		GPIO_ResetBits( HD44780_DATAPORT, HD44780_DATABIT4);
	}
	if (data & 0x02) {
 80032b4:	d502      	bpl.n	80032bc <hd44780_wr_lo_nibble+0x28>
		GPIO_SetBits( HD44780_DATAPORT, HD44780_DATABIT5);
 80032b6:	f7ff ffaa 	bl	800320e <GPIO_SetBits>
 80032ba:	e001      	b.n	80032c0 <hd44780_wr_lo_nibble+0x2c>
	} else {
		GPIO_ResetBits( HD44780_DATAPORT, HD44780_DATABIT5);
 80032bc:	f7ff ffaa 	bl	8003214 <GPIO_ResetBits>
	}
	if (data & 0x04) {
 80032c0:	0762      	lsls	r2, r4, #29
		GPIO_SetBits( HD44780_DATAPORT, HD44780_DATABIT6);
 80032c2:	f04f 0140 	mov.w	r1, #64	; 0x40
 80032c6:	4810      	ldr	r0, [pc, #64]	; (8003308 <hd44780_wr_lo_nibble+0x74>)
	if (data & 0x02) {
		GPIO_SetBits( HD44780_DATAPORT, HD44780_DATABIT5);
	} else {
		GPIO_ResetBits( HD44780_DATAPORT, HD44780_DATABIT5);
	}
	if (data & 0x04) {
 80032c8:	d502      	bpl.n	80032d0 <hd44780_wr_lo_nibble+0x3c>
		GPIO_SetBits( HD44780_DATAPORT, HD44780_DATABIT6);
 80032ca:	f7ff ffa0 	bl	800320e <GPIO_SetBits>
 80032ce:	e001      	b.n	80032d4 <hd44780_wr_lo_nibble+0x40>
	} else {
		GPIO_ResetBits( HD44780_DATAPORT, HD44780_DATABIT6);
 80032d0:	f7ff ffa0 	bl	8003214 <GPIO_ResetBits>
	}
	if (data & 0x08) {
 80032d4:	0723      	lsls	r3, r4, #28
		GPIO_SetBits( HD44780_DATAPORT, HD44780_DATABIT7);
 80032d6:	f04f 0180 	mov.w	r1, #128	; 0x80
 80032da:	480b      	ldr	r0, [pc, #44]	; (8003308 <hd44780_wr_lo_nibble+0x74>)
	if (data & 0x04) {
		GPIO_SetBits( HD44780_DATAPORT, HD44780_DATABIT6);
	} else {
		GPIO_ResetBits( HD44780_DATAPORT, HD44780_DATABIT6);
	}
	if (data & 0x08) {
 80032dc:	d502      	bpl.n	80032e4 <hd44780_wr_lo_nibble+0x50>
		GPIO_SetBits( HD44780_DATAPORT, HD44780_DATABIT7);
 80032de:	f7ff ff96 	bl	800320e <GPIO_SetBits>
 80032e2:	e001      	b.n	80032e8 <hd44780_wr_lo_nibble+0x54>
	} else {
		GPIO_ResetBits( HD44780_DATAPORT, HD44780_DATABIT7);
 80032e4:	f7ff ff96 	bl	8003214 <GPIO_ResetBits>
	}

	/* set the EN signal */
	hd44780_EN_On();
 80032e8:	2201      	movs	r2, #1
 80032ea:	2102      	movs	r1, #2
 80032ec:	4806      	ldr	r0, [pc, #24]	; (8003308 <hd44780_wr_lo_nibble+0x74>)
 80032ee:	f7fe fbaf 	bl	8001a50 <HAL_GPIO_WritePin>

	/* wait */
	hd44780_EN_high_delay()
 80032f2:	2002      	movs	r0, #2
 80032f4:	f7fd fe5e 	bl	8000fb4 <HAL_Delay>
	;

	/* reset the EN signal */
	hd44780_EN_Off();
 80032f8:	2200      	movs	r2, #0
 80032fa:	2102      	movs	r1, #2
 80032fc:	4802      	ldr	r0, [pc, #8]	; (8003308 <hd44780_wr_lo_nibble+0x74>)
}
 80032fe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	/* wait */
	hd44780_EN_high_delay()
	;

	/* reset the EN signal */
	hd44780_EN_Off();
 8003302:	f7fe bba5 	b.w	8001a50 <HAL_GPIO_WritePin>
 8003306:	bf00      	nop
 8003308:	48000400 	.word	0x48000400

0800330c <hd44780_write>:
}

/* 4bit bus version */
void hd44780_write(unsigned char data) {
 800330c:	b510      	push	{r4, lr}
 800330e:	4604      	mov	r4, r0
	/* send the data bits - high nibble first */
	hd44780_wr_hi_nibble(data);
 8003310:	f7ff ff84 	bl	800321c <hd44780_wr_hi_nibble>
	hd44780_wr_lo_nibble(data);
 8003314:	4620      	mov	r0, r4
}
 8003316:	e8bd 4010 	ldmia.w	sp!, {r4, lr}

/* 4bit bus version */
void hd44780_write(unsigned char data) {
	/* send the data bits - high nibble first */
	hd44780_wr_hi_nibble(data);
	hd44780_wr_lo_nibble(data);
 800331a:	f7ff bfbb 	b.w	8003294 <hd44780_wr_lo_nibble>
	...

08003320 <hd44780_wr_cmd>:
	hd44780_init_end_delay();

}
#endif /* HD44780_CONF_BUS == HD44780_FUNC_BUS_8BIT */

void hd44780_wr_cmd(unsigned char cmd) {
 8003320:	b510      	push	{r4, lr}
	hd44780_RS_Off();
 8003322:	2200      	movs	r2, #0
	hd44780_init_end_delay();

}
#endif /* HD44780_CONF_BUS == HD44780_FUNC_BUS_8BIT */

void hd44780_wr_cmd(unsigned char cmd) {
 8003324:	4604      	mov	r4, r0
	hd44780_RS_Off();
 8003326:	2101      	movs	r1, #1
 8003328:	4803      	ldr	r0, [pc, #12]	; (8003338 <hd44780_wr_cmd+0x18>)
 800332a:	f7fe fb91 	bl	8001a50 <HAL_GPIO_WritePin>
	hd44780_write(cmd);
 800332e:	4620      	mov	r0, r4
}
 8003330:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
}
#endif /* HD44780_CONF_BUS == HD44780_FUNC_BUS_8BIT */

void hd44780_wr_cmd(unsigned char cmd) {
	hd44780_RS_Off();
	hd44780_write(cmd);
 8003334:	f7ff bfea 	b.w	800330c <hd44780_write>
 8003338:	48000400 	.word	0x48000400

0800333c <hd44780_wr_data>:
}

void hd44780_wr_data(unsigned char data) {
 800333c:	b510      	push	{r4, lr}
	hd44780_RS_On();
 800333e:	2201      	movs	r2, #1
void hd44780_wr_cmd(unsigned char cmd) {
	hd44780_RS_Off();
	hd44780_write(cmd);
}

void hd44780_wr_data(unsigned char data) {
 8003340:	4604      	mov	r4, r0
	hd44780_RS_On();
 8003342:	4611      	mov	r1, r2
 8003344:	4803      	ldr	r0, [pc, #12]	; (8003354 <hd44780_wr_data+0x18>)
 8003346:	f7fe fb83 	bl	8001a50 <HAL_GPIO_WritePin>
	hd44780_write(data);
 800334a:	4620      	mov	r0, r4
}
 800334c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	hd44780_write(cmd);
}

void hd44780_wr_data(unsigned char data) {
	hd44780_RS_On();
	hd44780_write(data);
 8003350:	f7ff bfdc 	b.w	800330c <hd44780_write>
 8003354:	48000400 	.word	0x48000400

08003358 <HD44780_Init>:
void HD44780_Init(void) {
	GPIO_InitTypeDef GPIO_InitStructure;

	/* Configure the peripheral clocks for the HD44780 data and control lines */
	//RCC_AHBPeriphClockCmd(HD44780_RCC_AHBPeriph, ENABLE);
	__GPIOB_CLK_ENABLE()
 8003358:	4b29      	ldr	r3, [pc, #164]	; (8003400 <HD44780_Init+0xa8>)
 Special Note(s) : NONE

 Parameters			: NONE
 Return value		: NONE
 *********************************************************************************************/
void HD44780_Init(void) {
 800335a:	b570      	push	{r4, r5, r6, lr}
	GPIO_InitTypeDef GPIO_InitStructure;

	/* Configure the peripheral clocks for the HD44780 data and control lines */
	//RCC_AHBPeriphClockCmd(HD44780_RCC_AHBPeriph, ENABLE);
	__GPIOB_CLK_ENABLE()
 800335c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
			| HD44780_DATABIT5 | HD44780_DATABIT4;
	GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
	GPIO_InitStructure.Pull = GPIO_PULLUP;
	GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;

	HAL_GPIO_Init(HD44780_DATAPORT, &GPIO_InitStructure);
 800335e:	4d29      	ldr	r5, [pc, #164]	; (8003404 <HD44780_Init+0xac>)
void HD44780_Init(void) {
	GPIO_InitTypeDef GPIO_InitStructure;

	/* Configure the peripheral clocks for the HD44780 data and control lines */
	//RCC_AHBPeriphClockCmd(HD44780_RCC_AHBPeriph, ENABLE);
	__GPIOB_CLK_ENABLE()
 8003360:	f042 0202 	orr.w	r2, r2, #2
 8003364:	64da      	str	r2, [r3, #76]	; 0x4c
 8003366:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 Special Note(s) : NONE

 Parameters			: NONE
 Return value		: NONE
 *********************************************************************************************/
void HD44780_Init(void) {
 8003368:	b086      	sub	sp, #24
	GPIO_InitTypeDef GPIO_InitStructure;

	/* Configure the peripheral clocks for the HD44780 data and control lines */
	//RCC_AHBPeriphClockCmd(HD44780_RCC_AHBPeriph, ENABLE);
	__GPIOB_CLK_ENABLE()
 800336a:	f003 0302 	and.w	r3, r3, #2
 800336e:	9300      	str	r3, [sp, #0]
	;

	/* Configure the HD44780 Data lines (DB7 - DB4) as outputs*/
	GPIO_InitStructure.Pin = HD44780_DATABIT7 | HD44780_DATABIT6
			| HD44780_DATABIT5 | HD44780_DATABIT4;
	GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
 8003370:	2401      	movs	r4, #1
void HD44780_Init(void) {
	GPIO_InitTypeDef GPIO_InitStructure;

	/* Configure the peripheral clocks for the HD44780 data and control lines */
	//RCC_AHBPeriphClockCmd(HD44780_RCC_AHBPeriph, ENABLE);
	__GPIOB_CLK_ENABLE()
 8003372:	9b00      	ldr	r3, [sp, #0]
	;

	/* Configure the HD44780 Data lines (DB7 - DB4) as outputs*/
	GPIO_InitStructure.Pin = HD44780_DATABIT7 | HD44780_DATABIT6
			| HD44780_DATABIT5 | HD44780_DATABIT4;
	GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
 8003374:	9402      	str	r4, [sp, #8]
	//RCC_AHBPeriphClockCmd(HD44780_RCC_AHBPeriph, ENABLE);
	__GPIOB_CLK_ENABLE()
	;

	/* Configure the HD44780 Data lines (DB7 - DB4) as outputs*/
	GPIO_InitStructure.Pin = HD44780_DATABIT7 | HD44780_DATABIT6
 8003376:	23f0      	movs	r3, #240	; 0xf0
			| HD44780_DATABIT5 | HD44780_DATABIT4;
	GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
	GPIO_InitStructure.Pull = GPIO_PULLUP;
	GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
 8003378:	2603      	movs	r6, #3

	HAL_GPIO_Init(HD44780_DATAPORT, &GPIO_InitStructure);
 800337a:	a901      	add	r1, sp, #4
 800337c:	4628      	mov	r0, r5
	//RCC_AHBPeriphClockCmd(HD44780_RCC_AHBPeriph, ENABLE);
	__GPIOB_CLK_ENABLE()
	;

	/* Configure the HD44780 Data lines (DB7 - DB4) as outputs*/
	GPIO_InitStructure.Pin = HD44780_DATABIT7 | HD44780_DATABIT6
 800337e:	9301      	str	r3, [sp, #4]
			| HD44780_DATABIT5 | HD44780_DATABIT4;
	GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
	GPIO_InitStructure.Pull = GPIO_PULLUP;
 8003380:	9403      	str	r4, [sp, #12]
	GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
 8003382:	9604      	str	r6, [sp, #16]

	HAL_GPIO_Init(HD44780_DATAPORT, &GPIO_InitStructure);
 8003384:	f7fe faa8 	bl	80018d8 <HAL_GPIO_Init>

	/* Configure the HD44780 Control lines (RS, RW, EN) as outputs*/
	/* removed HD44780_RW_BIT from this declaration as we don't use
	 * R/~W on the LCD is grounded.
	 */
	GPIO_InitStructure.Pin = HD44780_RS_BIT |HD44780_RW_BIT| HD44780_EN_BIT;
 8003388:	230b      	movs	r3, #11
	GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
	GPIO_InitStructure.Pull = GPIO_PULLUP;
	GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;

	HAL_GPIO_Init(HD44780_CONTROLPORT, &GPIO_InitStructure);
 800338a:	a901      	add	r1, sp, #4
 800338c:	4628      	mov	r0, r5

	/* Configure the HD44780 Control lines (RS, RW, EN) as outputs*/
	/* removed HD44780_RW_BIT from this declaration as we don't use
	 * R/~W on the LCD is grounded.
	 */
	GPIO_InitStructure.Pin = HD44780_RS_BIT |HD44780_RW_BIT| HD44780_EN_BIT;
 800338e:	9301      	str	r3, [sp, #4]
	GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
 8003390:	9402      	str	r4, [sp, #8]
	GPIO_InitStructure.Pull = GPIO_PULLUP;
 8003392:	9403      	str	r4, [sp, #12]
	GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
 8003394:	9604      	str	r6, [sp, #16]

	HAL_GPIO_Init(HD44780_CONTROLPORT, &GPIO_InitStructure);
 8003396:	f7fe fa9f 	bl	80018d8 <HAL_GPIO_Init>

	/* clear control bits */
	hd44780_EN_Off();
 800339a:	4628      	mov	r0, r5
 800339c:	2200      	movs	r2, #0
 800339e:	2102      	movs	r1, #2
 80033a0:	f7fe fb56 	bl	8001a50 <HAL_GPIO_WritePin>
	hd44780_RS_Off();
 80033a4:	4621      	mov	r1, r4
 80033a6:	4628      	mov	r0, r5
 80033a8:	2200      	movs	r2, #0
 80033aa:	f7fe fb51 	bl	8001a50 <HAL_GPIO_WritePin>
	hd44780_RW_Off();
 80033ae:	2200      	movs	r2, #0
 80033b0:	2108      	movs	r1, #8
 80033b2:	4628      	mov	r0, r5
 80033b4:	f7fe fb4c 	bl	8001a50 <HAL_GPIO_WritePin>

	/* wait initial delay for LCD to settle */
	//HAL_Delay(100);		//added as nothing here and spec'd as 100ms after power-on. R. Hofer
	/* reset procedure - 3 function calls resets the device */
	hd44780_init_delay();
 80033b8:	2010      	movs	r0, #16
 80033ba:	f7fd fdfb 	bl	8000fb4 <HAL_Delay>
	hd44780_wr_hi_nibble( HD44780_CMD_RESET);
 80033be:	2030      	movs	r0, #48	; 0x30
 80033c0:	f7ff ff2c 	bl	800321c <hd44780_wr_hi_nibble>
	hd44780_init_delay2();
 80033c4:	2005      	movs	r0, #5
 80033c6:	f7fd fdf5 	bl	8000fb4 <HAL_Delay>
	hd44780_wr_hi_nibble( HD44780_CMD_RESET);
 80033ca:	2030      	movs	r0, #48	; 0x30
 80033cc:	f7ff ff26 	bl	800321c <hd44780_wr_hi_nibble>
	hd44780_init_delay3();
 80033d0:	4620      	mov	r0, r4
 80033d2:	f7fd fdef 	bl	8000fb4 <HAL_Delay>
	hd44780_wr_hi_nibble( HD44780_CMD_RESET);
 80033d6:	2030      	movs	r0, #48	; 0x30
 80033d8:	f7ff ff20 	bl	800321c <hd44780_wr_hi_nibble>

#if HD44780_CONF_BUS == HD44780_FUNC_BUS_4BIT
	/* 4bit interface */
	hd44780_wr_hi_nibble( HD44780_CMD_FUNCTION);
 80033dc:	2020      	movs	r0, #32
 80033de:	f7ff ff1d 	bl	800321c <hd44780_wr_hi_nibble>
#endif /* HD44780_CONF_BUS == HD44780_FUNC_BUS_4BIT */

	/* sets the configured values - can be set again only after reset */
	hd44780_function(HD44780_CONF_BUS, HD44780_CONF_LINES, HD44780_CONF_FONT);
 80033e2:	2028      	movs	r0, #40	; 0x28
 80033e4:	f7ff ff9c 	bl	8003320 <hd44780_wr_cmd>

	/* turn the display on with no cursor or blinking */
	hd44780_display(HD44780_DISP_ON, HD44780_DISP_CURS_OFF,
 80033e8:	200c      	movs	r0, #12
 80033ea:	f7ff ff99 	bl	8003320 <hd44780_wr_cmd>
			HD44780_DISP_BLINK_OFF);

	/* clear the display */
	hd44780_clear();
 80033ee:	4620      	mov	r0, r4
 80033f0:	f7ff ff96 	bl	8003320 <hd44780_wr_cmd>

	/* addr increment, shift cursor */
	hd44780_entry(HD44780_ENTRY_ADDR_INC, HD44780_ENTRY_SHIFT_CURS);
 80033f4:	2006      	movs	r0, #6
 80033f6:	f7ff ff93 	bl	8003320 <hd44780_wr_cmd>

}
 80033fa:	b006      	add	sp, #24
 80033fc:	bd70      	pop	{r4, r5, r6, pc}
 80033fe:	bf00      	nop
 8003400:	40021000 	.word	0x40021000
 8003404:	48000400 	.word	0x48000400

08003408 <HD44780_GotoXY>:

	if (x > (HD44780_DISP_LENGTH - 1))
		x = 0;

	if (y > (HD44780_DISP_ROWS - 1))
		y = 0;
 8003408:	2901      	cmp	r1, #1
 800340a:	bf88      	it	hi
 800340c:	2100      	movhi	r1, #0
 800340e:	4b04      	ldr	r3, [pc, #16]	; (8003420 <HD44780_GotoXY+0x18>)
		break;
	case 3:
		copy_y = 0xd4;
		break;
	}
	hd44780_wr_cmd(x + copy_y);
 8003410:	5c5b      	ldrb	r3, [r3, r1]
 *********************************************************************************************/
void HD44780_GotoXY(unsigned char x, unsigned char y) {
	unsigned char copy_y = 0;

	if (x > (HD44780_DISP_LENGTH - 1))
		x = 0;
 8003412:	280f      	cmp	r0, #15
 8003414:	bf88      	it	hi
 8003416:	2000      	movhi	r0, #0
		break;
	case 3:
		copy_y = 0xd4;
		break;
	}
	hd44780_wr_cmd(x + copy_y);
 8003418:	4418      	add	r0, r3
 800341a:	b2c0      	uxtb	r0, r0
 800341c:	f7ff bf80 	b.w	8003320 <hd44780_wr_cmd>
 8003420:	08007351 	.word	0x08007351

08003424 <HD44780_PutStr>:

 Parameters			: str			-	string (char array) to print

 Return value		: NONE
 *********************************************************************************************/
void HD44780_PutStr(char *str) {
 8003424:	b513      	push	{r0, r1, r4, lr}
	__IO unsigned int i = 0;
 8003426:	2300      	movs	r3, #0

 Parameters			: str			-	string (char array) to print

 Return value		: NONE
 *********************************************************************************************/
void HD44780_PutStr(char *str) {
 8003428:	4604      	mov	r4, r0
	__IO unsigned int i = 0;
 800342a:	9301      	str	r3, [sp, #4]

	do {
		HD44780_PutChar(str[i]);
 800342c:	9b01      	ldr	r3, [sp, #4]
 Parameters			: c				-	character to print

 Return value		: NONE
 *********************************************************************************************/
void HD44780_PutChar(unsigned char c) {
	hd44780_wr_data(c & 0xff);
 800342e:	5ce0      	ldrb	r0, [r4, r3]
 8003430:	f7ff ff84 	bl	800333c <hd44780_wr_data>
void HD44780_PutStr(char *str) {
	__IO unsigned int i = 0;

	do {
		HD44780_PutChar(str[i]);
		i++;
 8003434:	9b01      	ldr	r3, [sp, #4]
 8003436:	3301      	adds	r3, #1
 8003438:	9301      	str	r3, [sp, #4]
	} while (str[i] != '\0');
 800343a:	9b01      	ldr	r3, [sp, #4]
 800343c:	5ce3      	ldrb	r3, [r4, r3]
 800343e:	2b00      	cmp	r3, #0
 8003440:	d1f4      	bne.n	800342c <HD44780_PutStr+0x8>
}
 8003442:	b002      	add	sp, #8
 8003444:	bd10      	pop	{r4, pc}
	...

08003448 <redLedON>:
float measureTemperature();
/* USER CODE END PFP */

/* USER CODE BEGIN 0 */
void redLedON()
{
 8003448:	b508      	push	{r3, lr}
	HAL_GPIO_WritePin(LED_BLUE_GPIO_Port, LED_BLUE_Pin, GPIO_PIN_RESET); // blue led OFF
 800344a:	2200      	movs	r2, #0
 800344c:	2180      	movs	r1, #128	; 0x80
 800344e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003452:	f7fe fafd 	bl	8001a50 <HAL_GPIO_WritePin>
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, 60000); // red led ON
 8003456:	4b04      	ldr	r3, [pc, #16]	; (8003468 <redLedON+0x20>)
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	f64e 2260 	movw	r2, #60000	; 0xea60
 800345e:	641a      	str	r2, [r3, #64]	; 0x40
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 000); // green led OFF
 8003460:	2200      	movs	r2, #0
 8003462:	635a      	str	r2, [r3, #52]	; 0x34
 8003464:	bd08      	pop	{r3, pc}
 8003466:	bf00      	nop
 8003468:	20000600 	.word	0x20000600

0800346c <orangeLedON>:
}

void orangeLedON()
{
 800346c:	b508      	push	{r3, lr}
	HAL_GPIO_WritePin(LED_BLUE_GPIO_Port, LED_BLUE_Pin, GPIO_PIN_RESET); // blue led OFF
 800346e:	2200      	movs	r2, #0
 8003470:	2180      	movs	r1, #128	; 0x80
 8003472:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003476:	f7fe faeb 	bl	8001a50 <HAL_GPIO_WritePin>
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, 50000); // adjusting voltage of red led
 800347a:	4b04      	ldr	r3, [pc, #16]	; (800348c <orangeLedON+0x20>)
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	f24c 3250 	movw	r2, #50000	; 0xc350
 8003482:	641a      	str	r2, [r3, #64]	; 0x40
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 2500); // adjusting voltage of green led
 8003484:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8003488:	635a      	str	r2, [r3, #52]	; 0x34
 800348a:	bd08      	pop	{r3, pc}
 800348c:	20000600 	.word	0x20000600

08003490 <yellowLedON>:
}

void yellowLedON()
{
 8003490:	b508      	push	{r3, lr}
	HAL_GPIO_WritePin(LED_BLUE_GPIO_Port, LED_BLUE_Pin, GPIO_PIN_RESET); // blue led OFF
 8003492:	2200      	movs	r2, #0
 8003494:	2180      	movs	r1, #128	; 0x80
 8003496:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800349a:	f7fe fad9 	bl	8001a50 <HAL_GPIO_WritePin>
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, 30000); // adjusting voltage of red led
 800349e:	4b04      	ldr	r3, [pc, #16]	; (80034b0 <yellowLedON+0x20>)
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	f247 5230 	movw	r2, #30000	; 0x7530
 80034a6:	641a      	str	r2, [r3, #64]	; 0x40
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 6000); // adjusting voltage of green led
 80034a8:	f241 7270 	movw	r2, #6000	; 0x1770
 80034ac:	635a      	str	r2, [r3, #52]	; 0x34
 80034ae:	bd08      	pop	{r3, pc}
 80034b0:	20000600 	.word	0x20000600

080034b4 <blueLedON>:
}

void blueLedON()
{
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, 000); // red led OFF
 80034b4:	4b05      	ldr	r3, [pc, #20]	; (80034cc <blueLedON+0x18>)
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	2200      	movs	r2, #0
 80034ba:	641a      	str	r2, [r3, #64]	; 0x40
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 000); // green led OFF
	HAL_GPIO_WritePin(LED_BLUE_GPIO_Port, LED_BLUE_Pin, GPIO_PIN_SET); // blue led ON
 80034bc:	2180      	movs	r1, #128	; 0x80
}

void blueLedON()
{
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, 000); // red led OFF
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 000); // green led OFF
 80034be:	635a      	str	r2, [r3, #52]	; 0x34
	HAL_GPIO_WritePin(LED_BLUE_GPIO_Port, LED_BLUE_Pin, GPIO_PIN_SET); // blue led ON
 80034c0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80034c4:	2201      	movs	r2, #1
 80034c6:	f7fe bac3 	b.w	8001a50 <HAL_GPIO_WritePin>
 80034ca:	bf00      	nop
 80034cc:	20000600 	.word	0x20000600

080034d0 <displayTemperatureInLCD>:
}

void displayTemperatureInLCD(float temperature)
{
 80034d0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	char stringToDisplay[16] = "0"; // initializing a default value
 80034d2:	2330      	movs	r3, #48	; 0x30
 80034d4:	2400      	movs	r4, #0
	sprintf(stringToDisplay, "% 2.1f\337C", temperature);
 80034d6:	ee10 0a10 	vmov	r0, s0
	HAL_GPIO_WritePin(LED_BLUE_GPIO_Port, LED_BLUE_Pin, GPIO_PIN_SET); // blue led ON
}

void displayTemperatureInLCD(float temperature)
{
	char stringToDisplay[16] = "0"; // initializing a default value
 80034da:	e88d 0018 	stmia.w	sp, {r3, r4}
 80034de:	9402      	str	r4, [sp, #8]
 80034e0:	9403      	str	r4, [sp, #12]
	sprintf(stringToDisplay, "% 2.1f\337C", temperature);
 80034e2:	f7fd f831 	bl	8000548 <__aeabi_f2d>
 80034e6:	4602      	mov	r2, r0
 80034e8:	460b      	mov	r3, r1
 80034ea:	4668      	mov	r0, sp
 80034ec:	490a      	ldr	r1, [pc, #40]	; (8003518 <displayTemperatureInLCD+0x48>)
 80034ee:	f000 fbaf 	bl	8003c50 <sprintf>
 80034f2:	b2e0      	uxtb	r0, r4
	uint8_t StringSize = 0;
	while(stringToDisplay[StringSize] != '\0')
 80034f4:	ab04      	add	r3, sp, #16
 80034f6:	4403      	add	r3, r0
 80034f8:	3401      	adds	r4, #1
 80034fa:	f813 1c10 	ldrb.w	r1, [r3, #-16]
 80034fe:	2900      	cmp	r1, #0
 8003500:	d1f7      	bne.n	80034f2 <displayTemperatureInLCD+0x22>
	{
		StringSize++;
	}

	HD44780_GotoXY(16-StringSize, 0);
 8003502:	f1c0 0010 	rsb	r0, r0, #16
 8003506:	b2c0      	uxtb	r0, r0
 8003508:	f7ff ff7e 	bl	8003408 <HD44780_GotoXY>
	HD44780_PutStr(stringToDisplay);
 800350c:	4668      	mov	r0, sp
 800350e:	f7ff ff89 	bl	8003424 <HD44780_PutStr>

}
 8003512:	b004      	add	sp, #16
 8003514:	bd10      	pop	{r4, pc}
 8003516:	bf00      	nop
 8003518:	08007355 	.word	0x08007355

0800351c <startTimer>:
void startTimer()
{
 800351c:	b510      	push	{r4, lr}
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 800351e:	4c05      	ldr	r4, [pc, #20]	; (8003534 <startTimer+0x18>)
 8003520:	210c      	movs	r1, #12
 8003522:	4620      	mov	r0, r4
 8003524:	f7ff fb28 	bl	8002b78 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8003528:	4620      	mov	r0, r4
 800352a:	2100      	movs	r1, #0
}
 800352c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}

}
void startTimer()
{
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8003530:	f7ff bb22 	b.w	8002b78 <HAL_TIM_PWM_Start>
 8003534:	20000600 	.word	0x20000600

08003538 <measureTemperature>:
}

float measureTemperature()
{
 8003538:	b508      	push	{r3, lr}
	uint16_t ADCValue = 0;
	float VoltageValue = 0.0;
	float temperature = 0.0;

	ADCValue = HAL_ADC_GetValue(&hadc1);
 800353a:	4817      	ldr	r0, [pc, #92]	; (8003598 <measureTemperature+0x60>)
 800353c:	f7fd fe78 	bl	8001230 <HAL_ADC_GetValue>
	VoltageValue = (ADCValue *3.3) / 4095;
	temperature = (VoltageValue - 0.5) /0.010;

	return temperature;
 8003540:	b280      	uxth	r0, r0
 8003542:	f7fc ffef 	bl	8000524 <__aeabi_i2d>
 8003546:	a30e      	add	r3, pc, #56	; (adr r3, 8003580 <measureTemperature+0x48>)
 8003548:	e9d3 2300 	ldrd	r2, r3, [r3]
 800354c:	f7fd f850 	bl	80005f0 <__aeabi_dmul>
 8003550:	a30d      	add	r3, pc, #52	; (adr r3, 8003588 <measureTemperature+0x50>)
 8003552:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003556:	f7fd f975 	bl	8000844 <__aeabi_ddiv>
 800355a:	f7fd fb21 	bl	8000ba0 <__aeabi_d2f>
 800355e:	f7fc fff3 	bl	8000548 <__aeabi_f2d>
 8003562:	2200      	movs	r2, #0
 8003564:	4b0d      	ldr	r3, [pc, #52]	; (800359c <measureTemperature+0x64>)
 8003566:	f7fc fe8f 	bl	8000288 <__aeabi_dsub>
 800356a:	a309      	add	r3, pc, #36	; (adr r3, 8003590 <measureTemperature+0x58>)
 800356c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003570:	f7fd f968 	bl	8000844 <__aeabi_ddiv>
 8003574:	f7fd fb14 	bl	8000ba0 <__aeabi_d2f>
}
 8003578:	ee00 0a10 	vmov	s0, r0
 800357c:	bd08      	pop	{r3, pc}
 800357e:	bf00      	nop
 8003580:	66666666 	.word	0x66666666
 8003584:	400a6666 	.word	0x400a6666
 8003588:	00000000 	.word	0x00000000
 800358c:	40affe00 	.word	0x40affe00
 8003590:	47ae147b 	.word	0x47ae147b
 8003594:	3f847ae1 	.word	0x3f847ae1
 8003598:	20000598 	.word	0x20000598
 800359c:	3fe00000 	.word	0x3fe00000

080035a0 <SystemClock_Config>:
}

/** System Clock Configuration
 */
void SystemClock_Config(void)
{
 80035a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80035a2:	b0ad      	sub	sp, #180	; 0xb4

	/**Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
	RCC_OscInitStruct.MSIState = RCC_MSI_ON;
	RCC_OscInitStruct.MSICalibrationValue = 0;
 80035a4:	2300      	movs	r3, #0
	RCC_PeriphCLKInitTypeDef PeriphClkInit;

	/**Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
	RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80035a6:	2401      	movs	r4, #1
	RCC_OscInitStruct.MSICalibrationValue = 0;
	RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80035a8:	2502      	movs	r5, #2
	RCC_ClkInitTypeDef RCC_ClkInitStruct;
	RCC_PeriphCLKInitTypeDef PeriphClkInit;

	/**Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80035aa:	2610      	movs	r6, #16
	RCC_OscInitStruct.MSIState = RCC_MSI_ON;
	RCC_OscInitStruct.MSICalibrationValue = 0;
 80035ac:	930d      	str	r3, [sp, #52]	; 0x34
	RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
	RCC_OscInitStruct.PLL.PLLM = 1;
	RCC_OscInitStruct.PLL.PLLN = 16;
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80035ae:	2707      	movs	r7, #7
	/**Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
	RCC_OscInitStruct.MSIState = RCC_MSI_ON;
	RCC_OscInitStruct.MSICalibrationValue = 0;
	RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80035b0:	2360      	movs	r3, #96	; 0x60
	RCC_OscInitStruct.PLL.PLLM = 1;
	RCC_OscInitStruct.PLL.PLLN = 16;
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80035b2:	a806      	add	r0, sp, #24
	RCC_ClkInitTypeDef RCC_ClkInitStruct;
	RCC_PeriphCLKInitTypeDef PeriphClkInit;

	/**Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80035b4:	9606      	str	r6, [sp, #24]
	RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80035b6:	940c      	str	r4, [sp, #48]	; 0x30
	RCC_OscInitStruct.MSICalibrationValue = 0;
	RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80035b8:	930e      	str	r3, [sp, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80035ba:	9510      	str	r5, [sp, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80035bc:	9411      	str	r4, [sp, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLM = 1;
 80035be:	9412      	str	r4, [sp, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLN = 16;
 80035c0:	9613      	str	r6, [sp, #76]	; 0x4c
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80035c2:	9714      	str	r7, [sp, #80]	; 0x50
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80035c4:	9515      	str	r5, [sp, #84]	; 0x54
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80035c6:	9516      	str	r5, [sp, #88]	; 0x58
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80035c8:	f7fe fb66 	bl	8001c98 <HAL_RCC_OscConfig>
 80035cc:	b100      	cbz	r0, 80035d0 <SystemClock_Config+0x30>
 80035ce:	e7fe      	b.n	80035ce <SystemClock_Config+0x2e>
		Error_Handler();
	}

	/**Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80035d0:	230f      	movs	r3, #15
 80035d2:	9301      	str	r3, [sp, #4]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80035d4:	9003      	str	r0, [sp, #12]

	/**Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80035d6:	2303      	movs	r3, #3
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80035d8:	9004      	str	r0, [sp, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80035da:	9005      	str	r0, [sp, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80035dc:	4621      	mov	r1, r4
 80035de:	a801      	add	r0, sp, #4

	/**Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80035e0:	9302      	str	r3, [sp, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80035e2:	f7fe fdcb 	bl	800217c <HAL_RCC_ClockConfig>
 80035e6:	b100      	cbz	r0, 80035ea <SystemClock_Config+0x4a>
 80035e8:	e7fe      	b.n	80035e8 <SystemClock_Config+0x48>
	{
		Error_Handler();
	}

	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_ADC;
 80035ea:	f244 0302 	movw	r3, #16386	; 0x4002
 80035ee:	9317      	str	r3, [sp, #92]	; 0x5c
	PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
	PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 80035f0:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
	{
		Error_Handler();
	}

	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_ADC;
	PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80035f4:	9020      	str	r0, [sp, #128]	; 0x80
	PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 80035f6:	9329      	str	r3, [sp, #164]	; 0xa4
	PeriphClkInit.PLLSAI1.PLLSAI1N = 16;
	PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
	PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
	PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
	PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80035f8:	a817      	add	r0, sp, #92	; 0x5c
	PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
	PeriphClkInit.PLLSAI1.PLLSAI1N = 16;
	PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
	PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
	PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
	PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 80035fa:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
	}

	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_ADC;
	PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
	PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
	PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 80035fe:	9418      	str	r4, [sp, #96]	; 0x60
	PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8003600:	9419      	str	r4, [sp, #100]	; 0x64
	PeriphClkInit.PLLSAI1.PLLSAI1N = 16;
 8003602:	961a      	str	r6, [sp, #104]	; 0x68
	PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8003604:	971b      	str	r7, [sp, #108]	; 0x6c
	PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8003606:	951c      	str	r5, [sp, #112]	; 0x70
	PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8003608:	951d      	str	r5, [sp, #116]	; 0x74
	PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 800360a:	931e      	str	r3, [sp, #120]	; 0x78
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800360c:	f7fe ff5c 	bl	80024c8 <HAL_RCCEx_PeriphCLKConfig>
 8003610:	b100      	cbz	r0, 8003614 <SystemClock_Config+0x74>
 8003612:	e7fe      	b.n	8003612 <SystemClock_Config+0x72>
		Error_Handler();
	}

	/**Configure the main internal regulator output voltage
	 */
	if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8003614:	f44f 7000 	mov.w	r0, #512	; 0x200
 8003618:	f7fe fa28 	bl	8001a6c <HAL_PWREx_ControlVoltageScaling>
 800361c:	4604      	mov	r4, r0
 800361e:	b100      	cbz	r0, 8003622 <SystemClock_Config+0x82>
 8003620:	e7fe      	b.n	8003620 <SystemClock_Config+0x80>
		Error_Handler();
	}

	/**Configure the Systick interrupt time
	 */
	HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8003622:	f7fe fe63 	bl	80022ec <HAL_RCC_GetHCLKFreq>
 8003626:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800362a:	fbb0 f0f3 	udiv	r0, r0, r3
 800362e:	f7fe f92b 	bl	8001888 <HAL_SYSTICK_Config>

	/**Configure the Systick
	 */
	HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8003632:	2004      	movs	r0, #4
 8003634:	f7fe f93e 	bl	80018b4 <HAL_SYSTICK_CLKSourceConfig>

	/* SysTick_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8003638:	4622      	mov	r2, r4
 800363a:	4621      	mov	r1, r4
 800363c:	f04f 30ff 	mov.w	r0, #4294967295
 8003640:	f7fe f8ee 	bl	8001820 <HAL_NVIC_SetPriority>
}
 8003644:	b02d      	add	sp, #180	; 0xb4
 8003646:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003648 <main>:
	return temperature;
}
/* USER CODE END 0 */

int main(void)
{
 8003648:	b570      	push	{r4, r5, r6, lr}
 800364a:	ed2d 8b02 	vpush	{d8}
 800364e:	b098      	sub	sp, #96	; 0x60
	/* USER CODE END 1 */

	/* MCU Configuration----------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8003650:	f7fd fc96 	bl	8000f80 <HAL_Init>

	/* Configure the system clock */
	SystemClock_Config();
 8003654:	f7ff ffa4 	bl	80035a0 <SystemClock_Config>
{

	GPIO_InitTypeDef GPIO_InitStruct;

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8003658:	4b80      	ldr	r3, [pc, #512]	; (800385c <main+0x214>)

	ADC_ChannelConfTypeDef sConfig;

	/**Common config
	 */
	hadc1.Instance = ADC1;
 800365a:	4c81      	ldr	r4, [pc, #516]	; (8003860 <main+0x218>)
{

	GPIO_InitTypeDef GPIO_InitStruct;

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 800365c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800365e:	f042 0204 	orr.w	r2, r2, #4
 8003662:	64da      	str	r2, [r3, #76]	; 0x4c
 8003664:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003666:	f002 0204 	and.w	r2, r2, #4
 800366a:	9200      	str	r2, [sp, #0]
 800366c:	9a00      	ldr	r2, [sp, #0]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800366e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003670:	f042 0201 	orr.w	r2, r2, #1
 8003674:	64da      	str	r2, [r3, #76]	; 0x4c
 8003676:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003678:	f002 0201 	and.w	r2, r2, #1
 800367c:	9201      	str	r2, [sp, #4]
 800367e:	9a01      	ldr	r2, [sp, #4]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8003680:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003682:	f042 0202 	orr.w	r2, r2, #2
 8003686:	64da      	str	r2, [r3, #76]	; 0x4c
 8003688:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800368a:	f003 0302 	and.w	r3, r3, #2
 800368e:	9302      	str	r3, [sp, #8]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(LED_BLUE_GPIO_Port, LED_BLUE_Pin, GPIO_PIN_RESET);
 8003690:	2200      	movs	r2, #0
 8003692:	2180      	movs	r1, #128	; 0x80
 8003694:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
	GPIO_InitTypeDef GPIO_InitStruct;

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
	__HAL_RCC_GPIOA_CLK_ENABLE();
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8003698:	9b02      	ldr	r3, [sp, #8]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(LED_BLUE_GPIO_Port, LED_BLUE_Pin, GPIO_PIN_RESET);
 800369a:	f7fe f9d9 	bl	8001a50 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 800369e:	2200      	movs	r2, #0
 80036a0:	2108      	movs	r1, #8
 80036a2:	4870      	ldr	r0, [pc, #448]	; (8003864 <main+0x21c>)

	/*Configure GPIO pin : LED_BLUE_Pin */
	GPIO_InitStruct.Pin = LED_BLUE_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036a4:	2500      	movs	r5, #0

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(LED_BLUE_GPIO_Port, LED_BLUE_Pin, GPIO_PIN_RESET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 80036a6:	f7fe f9d3 	bl	8001a50 <HAL_GPIO_WritePin>

	/*Configure GPIO pin : LED_BLUE_Pin */
	GPIO_InitStruct.Pin = LED_BLUE_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80036aa:	2601      	movs	r6, #1

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);

	/*Configure GPIO pin : LED_BLUE_Pin */
	GPIO_InitStruct.Pin = LED_BLUE_Pin;
 80036ac:	2380      	movs	r3, #128	; 0x80
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
	GPIO_InitStruct.Pull = GPIO_NOPULL;
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
	HAL_GPIO_Init(LED_BLUE_GPIO_Port, &GPIO_InitStruct);
 80036ae:	a90d      	add	r1, sp, #52	; 0x34
 80036b0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);

	/*Configure GPIO pin : LED_BLUE_Pin */
	GPIO_InitStruct.Pin = LED_BLUE_Pin;
 80036b4:	930d      	str	r3, [sp, #52]	; 0x34
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80036b6:	960e      	str	r6, [sp, #56]	; 0x38
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036b8:	950f      	str	r5, [sp, #60]	; 0x3c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80036ba:	9510      	str	r5, [sp, #64]	; 0x40
	HAL_GPIO_Init(LED_BLUE_GPIO_Port, &GPIO_InitStruct);
 80036bc:	f7fe f90c 	bl	80018d8 <HAL_GPIO_Init>

	/*Configure GPIO pin : LD3_Pin */
	GPIO_InitStruct.Pin = LD3_Pin;
 80036c0:	2308      	movs	r3, #8
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
	GPIO_InitStruct.Pull = GPIO_NOPULL;
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
	HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 80036c2:	4868      	ldr	r0, [pc, #416]	; (8003864 <main+0x21c>)
	GPIO_InitStruct.Pull = GPIO_NOPULL;
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
	HAL_GPIO_Init(LED_BLUE_GPIO_Port, &GPIO_InitStruct);

	/*Configure GPIO pin : LD3_Pin */
	GPIO_InitStruct.Pin = LD3_Pin;
 80036c4:	930d      	str	r3, [sp, #52]	; 0x34
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
	GPIO_InitStruct.Pull = GPIO_NOPULL;
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
	HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 80036c6:	a90d      	add	r1, sp, #52	; 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
	HAL_GPIO_Init(LED_BLUE_GPIO_Port, &GPIO_InitStruct);

	/*Configure GPIO pin : LD3_Pin */
	GPIO_InitStruct.Pin = LD3_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80036c8:	960e      	str	r6, [sp, #56]	; 0x38
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036ca:	950f      	str	r5, [sp, #60]	; 0x3c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80036cc:	9510      	str	r5, [sp, #64]	; 0x40
	HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 80036ce:	f7fe f903 	bl	80018d8 <HAL_GPIO_Init>

	ADC_ChannelConfTypeDef sConfig;

	/**Common config
	 */
	hadc1.Instance = ADC1;
 80036d2:	4b65      	ldr	r3, [pc, #404]	; (8003868 <main+0x220>)
	hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
	hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80036d4:	60a5      	str	r5, [r4, #8]
	ADC_ChannelConfTypeDef sConfig;

	/**Common config
	 */
	hadc1.Instance = ADC1;
	hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80036d6:	e884 0028 	stmia.w	r4, {r3, r5}
	hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
	hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
	hadc1.Init.DMAContinuousRequests = DISABLE;
	hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
	hadc1.Init.OversamplingMode = DISABLE;
	if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80036da:	4620      	mov	r0, r4
	hadc1.Instance = ADC1;
	hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
	hadc1.Init.Resolution = ADC_RESOLUTION_12B;
	hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
	hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
	hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80036dc:	2304      	movs	r3, #4
	/**Common config
	 */
	hadc1.Instance = ADC1;
	hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
	hadc1.Init.Resolution = ADC_RESOLUTION_12B;
	hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80036de:	60e5      	str	r5, [r4, #12]
	hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80036e0:	6125      	str	r5, [r4, #16]
	hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80036e2:	6163      	str	r3, [r4, #20]
	hadc1.Init.LowPowerAutoWait = DISABLE;
 80036e4:	61a5      	str	r5, [r4, #24]
	hadc1.Init.ContinuousConvMode = DISABLE;
 80036e6:	61e5      	str	r5, [r4, #28]
	hadc1.Init.NbrOfConversion = 1;
 80036e8:	6226      	str	r6, [r4, #32]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 80036ea:	6265      	str	r5, [r4, #36]	; 0x24
	hadc1.Init.NbrOfDiscConversion = 1;
 80036ec:	62a6      	str	r6, [r4, #40]	; 0x28
	hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80036ee:	62e6      	str	r6, [r4, #44]	; 0x2c
	hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80036f0:	6325      	str	r5, [r4, #48]	; 0x30
	hadc1.Init.DMAContinuousRequests = DISABLE;
 80036f2:	6365      	str	r5, [r4, #52]	; 0x34
	hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80036f4:	63a5      	str	r5, [r4, #56]	; 0x38
	hadc1.Init.OversamplingMode = DISABLE;
 80036f6:	63e5      	str	r5, [r4, #60]	; 0x3c
	if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80036f8:	f7fd fc6a 	bl	8000fd0 <HAL_ADC_Init>
 80036fc:	b100      	cbz	r0, 8003700 <main+0xb8>
 80036fe:	e7fe      	b.n	80036fe <main+0xb6>
		Error_Handler();
	}

	/**Configure Regular Channel
	 */
	sConfig.Channel = ADC_CHANNEL_5;
 8003700:	2305      	movs	r3, #5
	sConfig.Rank = 1;
	sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8003702:	900f      	str	r0, [sp, #60]	; 0x3c
	sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8003704:	9010      	str	r0, [sp, #64]	; 0x40
	sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8003706:	9011      	str	r0, [sp, #68]	; 0x44
	sConfig.Offset = 0;
 8003708:	9012      	str	r0, [sp, #72]	; 0x48
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800370a:	a90d      	add	r1, sp, #52	; 0x34
 800370c:	4620      	mov	r0, r4
		Error_Handler();
	}

	/**Configure Regular Channel
	 */
	sConfig.Channel = ADC_CHANNEL_5;
 800370e:	930d      	str	r3, [sp, #52]	; 0x34
	sConfig.Rank = 1;
 8003710:	960e      	str	r6, [sp, #56]	; 0x38
	sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
	sConfig.SingleDiff = ADC_SINGLE_ENDED;
	sConfig.OffsetNumber = ADC_OFFSET_NONE;
	sConfig.Offset = 0;
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003712:	f7fd fd91 	bl	8001238 <HAL_ADC_ConfigChannel>
 8003716:	b100      	cbz	r0, 800371a <main+0xd2>
 8003718:	e7fe      	b.n	8003718 <main+0xd0>

/* USART2 init function */
static void MX_USART2_UART_Init(void)
{

	huart2.Instance = USART2;
 800371a:	4b54      	ldr	r3, [pc, #336]	; (800386c <main+0x224>)
	huart2.Init.BaudRate = 9600;
 800371c:	4954      	ldr	r1, [pc, #336]	; (8003870 <main+0x228>)
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800371e:	6098      	str	r0, [r3, #8]
/* USART2 init function */
static void MX_USART2_UART_Init(void)
{

	huart2.Instance = USART2;
	huart2.Init.BaudRate = 9600;
 8003720:	f44f 5216 	mov.w	r2, #9600	; 0x2580
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
	huart2.Init.StopBits = UART_STOPBITS_1;
 8003724:	60d8      	str	r0, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 8003726:	6118      	str	r0, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8003728:	250c      	movs	r5, #12
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800372a:	6198      	str	r0, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800372c:	61d8      	str	r0, [r3, #28]
	huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800372e:	6218      	str	r0, [r3, #32]
	huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003730:	6258      	str	r0, [r3, #36]	; 0x24
	if (HAL_UART_Init(&huart2) != HAL_OK)
 8003732:	4618      	mov	r0, r3
/* USART2 init function */
static void MX_USART2_UART_Init(void)
{

	huart2.Instance = USART2;
	huart2.Init.BaudRate = 9600;
 8003734:	e883 0006 	stmia.w	r3, {r1, r2}
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
	huart2.Init.StopBits = UART_STOPBITS_1;
	huart2.Init.Parity = UART_PARITY_NONE;
	huart2.Init.Mode = UART_MODE_TX_RX;
 8003738:	615d      	str	r5, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
	huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
	huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
	if (HAL_UART_Init(&huart2) != HAL_OK)
 800373a:	f7ff fd36 	bl	80031aa <HAL_UART_Init>
 800373e:	b100      	cbz	r0, 8003742 <main+0xfa>
 8003740:	e7fe      	b.n	8003740 <main+0xf8>

	TIM_MasterConfigTypeDef sMasterConfig;
	TIM_OC_InitTypeDef sConfigOC;
	TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig;

	htim1.Instance = TIM1;
 8003742:	4c4c      	ldr	r4, [pc, #304]	; (8003874 <main+0x22c>)
 8003744:	4b4c      	ldr	r3, [pc, #304]	; (8003878 <main+0x230>)
 8003746:	6023      	str	r3, [r4, #0]
	htim1.Init.Prescaler = 0;
 8003748:	6060      	str	r0, [r4, #4]
	htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800374a:	60a0      	str	r0, [r4, #8]
	htim1.Init.Period = 60000;
 800374c:	f64e 2360 	movw	r3, #60000	; 0xea60
	htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003750:	6120      	str	r0, [r4, #16]
	htim1.Init.RepetitionCounter = 0;
 8003752:	6160      	str	r0, [r4, #20]
	if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8003754:	4620      	mov	r0, r4
	TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig;

	htim1.Instance = TIM1;
	htim1.Init.Prescaler = 0;
	htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
	htim1.Init.Period = 60000;
 8003756:	60e3      	str	r3, [r4, #12]
	htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
	htim1.Init.RepetitionCounter = 0;
	if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8003758:	f7ff f926 	bl	80029a8 <HAL_TIM_PWM_Init>
 800375c:	b100      	cbz	r0, 8003760 <main+0x118>
 800375e:	e7fe      	b.n	800375e <main+0x116>
	{
		Error_Handler();
	}

	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003760:	9003      	str	r0, [sp, #12]
	sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8003762:	9004      	str	r0, [sp, #16]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003764:	9005      	str	r0, [sp, #20]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8003766:	a903      	add	r1, sp, #12
 8003768:	4620      	mov	r0, r4
 800376a:	f7ff fa23 	bl	8002bb4 <HAL_TIMEx_MasterConfigSynchronization>
 800376e:	4602      	mov	r2, r0
 8003770:	b100      	cbz	r0, 8003774 <main+0x12c>
 8003772:	e7fe      	b.n	8003772 <main+0x12a>
	{
		Error_Handler();
	}

	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003774:	2360      	movs	r3, #96	; 0x60
	sConfigOC.Pulse = 0;
 8003776:	9007      	str	r0, [sp, #28]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003778:	9008      	str	r0, [sp, #32]
	sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800377a:	9009      	str	r0, [sp, #36]	; 0x24
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800377c:	900a      	str	r0, [sp, #40]	; 0x28
	sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800377e:	900b      	str	r0, [sp, #44]	; 0x2c
	sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8003780:	900c      	str	r0, [sp, #48]	; 0x30
	if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003782:	a906      	add	r1, sp, #24
 8003784:	4620      	mov	r0, r4
	if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
	{
		Error_Handler();
	}

	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003786:	9306      	str	r3, [sp, #24]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
	sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
	sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
	sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
	if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003788:	f7ff f962 	bl	8002a50 <HAL_TIM_PWM_ConfigChannel>
 800378c:	b100      	cbz	r0, 8003790 <main+0x148>
 800378e:	e7fe      	b.n	800378e <main+0x146>
	{
		Error_Handler();
	}

	if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8003790:	462a      	mov	r2, r5
 8003792:	a906      	add	r1, sp, #24
 8003794:	4620      	mov	r0, r4
 8003796:	f7ff f95b 	bl	8002a50 <HAL_TIM_PWM_ConfigChannel>
 800379a:	b100      	cbz	r0, 800379e <main+0x156>
 800379c:	e7fe      	b.n	800379c <main+0x154>
	sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
	sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
	sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
	sBreakDeadTimeConfig.DeadTime = 0;
	sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
	sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800379e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
	if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
	{
		Error_Handler();
	}

	sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80037a2:	900d      	str	r0, [sp, #52]	; 0x34
	sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80037a4:	900e      	str	r0, [sp, #56]	; 0x38
	sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80037a6:	900f      	str	r0, [sp, #60]	; 0x3c
	sBreakDeadTimeConfig.DeadTime = 0;
 80037a8:	9010      	str	r0, [sp, #64]	; 0x40
	sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80037aa:	9011      	str	r0, [sp, #68]	; 0x44
	sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80037ac:	9312      	str	r3, [sp, #72]	; 0x48
	sBreakDeadTimeConfig.BreakFilter = 0;
 80037ae:	9013      	str	r0, [sp, #76]	; 0x4c
	sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80037b0:	9014      	str	r0, [sp, #80]	; 0x50
	sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80037b2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
	sBreakDeadTimeConfig.Break2Filter = 0;
 80037b6:	9016      	str	r0, [sp, #88]	; 0x58
	sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80037b8:	9017      	str	r0, [sp, #92]	; 0x5c
	if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80037ba:	a90d      	add	r1, sp, #52	; 0x34
 80037bc:	4620      	mov	r0, r4
	sBreakDeadTimeConfig.DeadTime = 0;
	sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
	sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
	sBreakDeadTimeConfig.BreakFilter = 0;
	sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
	sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80037be:	9315      	str	r3, [sp, #84]	; 0x54
	sBreakDeadTimeConfig.Break2Filter = 0;
	sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
	if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80037c0:	f7ff fa1a 	bl	8002bf8 <HAL_TIMEx_ConfigBreakDeadTime>
 80037c4:	b100      	cbz	r0, 80037c8 <main+0x180>
 80037c6:	e7fe      	b.n	80037c6 <main+0x17e>
	{
		Error_Handler();
	}

	HAL_TIM_MspPostInit(&htim1);
 80037c8:	4620      	mov	r0, r4
 80037ca:	f000 f8db 	bl	8003984 <HAL_TIM_MspPostInit>
	MX_ADC1_Init();
	MX_USART2_UART_Init();
	MX_TIM1_Init();

	/* USER CODE BEGIN 2 */
	HD44780_Init();
 80037ce:	f7ff fdc3 	bl	8003358 <HD44780_Init>
	startTimer();
 80037d2:	f7ff fea3 	bl	800351c <startTimer>

int main(void)
{

	/* USER CODE BEGIN 1 */
	float temperature = 0.0;
 80037d6:	ed9f 8a29 	vldr	s16, [pc, #164]	; 800387c <main+0x234>
	{
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */
		//		//HD44780_ClrScr();
		HAL_ADCEx_Calibration_Start(&hadc1,ADC_SINGLE_ENDED); // calibrating ADC
 80037da:	4821      	ldr	r0, [pc, #132]	; (8003860 <main+0x218>)
 80037dc:	2100      	movs	r1, #0
 80037de:	f7fd ffcd 	bl	800177c <HAL_ADCEx_Calibration_Start>

		if(HAL_ADC_Start(&hadc1) != HAL_OK)
 80037e2:	481f      	ldr	r0, [pc, #124]	; (8003860 <main+0x218>)
 80037e4:	f7fd ff54 	bl	8001690 <HAL_ADC_Start>
 80037e8:	b110      	cbz	r0, 80037f0 <main+0x1a8>
		{
			printf("\r\nError in ADC Start \r\n");
 80037ea:	4825      	ldr	r0, [pc, #148]	; (8003880 <main+0x238>)
 80037ec:	f000 fa28 	bl	8003c40 <puts>
		}
		if(HAL_ADC_PollForConversion(&hadc1, 10))
 80037f0:	210a      	movs	r1, #10
 80037f2:	481b      	ldr	r0, [pc, #108]	; (8003860 <main+0x218>)
 80037f4:	f7fd fccc 	bl	8001190 <HAL_ADC_PollForConversion>
 80037f8:	b118      	cbz	r0, 8003802 <main+0x1ba>
		{
			printf("\r\nError in ADC Timeout \r\n");
 80037fa:	4822      	ldr	r0, [pc, #136]	; (8003884 <main+0x23c>)
 80037fc:	f000 fa20 	bl	8003c40 <puts>
 8003800:	e003      	b.n	800380a <main+0x1c2>
		}
		else
		{
			temperature = measureTemperature();
 8003802:	f7ff fe99 	bl	8003538 <measureTemperature>
 8003806:	eeb0 8a40 	vmov.f32	s16, s0
		}

		displayTemperatureInLCD(temperature);
 800380a:	eeb0 0a48 	vmov.f32	s0, s16
 800380e:	f7ff fe5f 	bl	80034d0 <displayTemperatureInLCD>

		if(temperature > 25.0)
 8003812:	eef3 7a09 	vmov.f32	s15, #57	; 0x41c80000  25.0
 8003816:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800381a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800381e:	dd02      	ble.n	8003826 <main+0x1de>
		{
			redLedON();
 8003820:	f7ff fe12 	bl	8003448 <redLedON>
 8003824:	e015      	b.n	8003852 <main+0x20a>
		}
		else if(temperature > 15.0)
 8003826:	eef2 7a0e 	vmov.f32	s15, #46	; 0x41700000  15.0
 800382a:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800382e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003832:	dd02      	ble.n	800383a <main+0x1f2>
		{
			orangeLedON();
 8003834:	f7ff fe1a 	bl	800346c <orangeLedON>
 8003838:	e00b      	b.n	8003852 <main+0x20a>
		}
		else if(temperature > 5.0)
 800383a:	eef1 7a04 	vmov.f32	s15, #20	; 0x40a00000  5.0
 800383e:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8003842:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003846:	dd02      	ble.n	800384e <main+0x206>
		{
			yellowLedON();
 8003848:	f7ff fe22 	bl	8003490 <yellowLedON>
 800384c:	e001      	b.n	8003852 <main+0x20a>
		}
		else
		{
			blueLedON();
 800384e:	f7ff fe31 	bl	80034b4 <blueLedON>
		}

		HAL_Delay(1000);
 8003852:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003856:	f7fd fbad 	bl	8000fb4 <HAL_Delay>
	}
 800385a:	e7be      	b.n	80037da <main+0x192>
 800385c:	40021000 	.word	0x40021000
 8003860:	20000598 	.word	0x20000598
 8003864:	48000400 	.word	0x48000400
 8003868:	50040000 	.word	0x50040000
 800386c:	2000063c 	.word	0x2000063c
 8003870:	40004400 	.word	0x40004400
 8003874:	20000600 	.word	0x20000600
 8003878:	40012c00 	.word	0x40012c00
 800387c:	00000000 	.word	0x00000000
 8003880:	0800735e 	.word	0x0800735e
 8003884:	08007375 	.word	0x08007375

08003888 <Error_Handler>:
 * @brief  This function is executed in case of error occurrence.
 * @param  None
 * @retval None
 */
void Error_Handler(void)
{
 8003888:	e7fe      	b.n	8003888 <Error_Handler>
	...

0800388c <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800388c:	4b21      	ldr	r3, [pc, #132]	; (8003914 <HAL_MspInit+0x88>)
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800388e:	b507      	push	{r0, r1, r2, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003890:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003892:	f042 0201 	orr.w	r2, r2, #1
 8003896:	661a      	str	r2, [r3, #96]	; 0x60
 8003898:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800389a:	f002 0201 	and.w	r2, r2, #1
 800389e:	9200      	str	r2, [sp, #0]
 80038a0:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80038a2:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80038a4:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80038a8:	659a      	str	r2, [r3, #88]	; 0x58
 80038aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038ac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80038b0:	9301      	str	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80038b2:	2003      	movs	r0, #3
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
  __HAL_RCC_PWR_CLK_ENABLE();
 80038b4:	9b01      	ldr	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80038b6:	f7fd ffa1 	bl	80017fc <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 80038ba:	2200      	movs	r2, #0
 80038bc:	4611      	mov	r1, r2
 80038be:	f06f 000b 	mvn.w	r0, #11
 80038c2:	f7fd ffad 	bl	8001820 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 80038c6:	2200      	movs	r2, #0
 80038c8:	4611      	mov	r1, r2
 80038ca:	f06f 000a 	mvn.w	r0, #10
 80038ce:	f7fd ffa7 	bl	8001820 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 80038d2:	2200      	movs	r2, #0
 80038d4:	4611      	mov	r1, r2
 80038d6:	f06f 0009 	mvn.w	r0, #9
 80038da:	f7fd ffa1 	bl	8001820 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 80038de:	2200      	movs	r2, #0
 80038e0:	4611      	mov	r1, r2
 80038e2:	f06f 0004 	mvn.w	r0, #4
 80038e6:	f7fd ff9b 	bl	8001820 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 80038ea:	2200      	movs	r2, #0
 80038ec:	4611      	mov	r1, r2
 80038ee:	f06f 0003 	mvn.w	r0, #3
 80038f2:	f7fd ff95 	bl	8001820 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 80038f6:	2200      	movs	r2, #0
 80038f8:	4611      	mov	r1, r2
 80038fa:	f06f 0001 	mvn.w	r0, #1
 80038fe:	f7fd ff8f 	bl	8001820 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8003902:	2200      	movs	r2, #0
 8003904:	4611      	mov	r1, r2
 8003906:	f04f 30ff 	mov.w	r0, #4294967295
 800390a:	f7fd ff89 	bl	8001820 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800390e:	b003      	add	sp, #12
 8003910:	f85d fb04 	ldr.w	pc, [sp], #4
 8003914:	40021000 	.word	0x40021000

08003918 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003918:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hadc->Instance==ADC1)
 800391a:	6802      	ldr	r2, [r0, #0]
 800391c:	4b0e      	ldr	r3, [pc, #56]	; (8003958 <HAL_ADC_MspInit+0x40>)
 800391e:	429a      	cmp	r2, r3
 8003920:	d117      	bne.n	8003952 <HAL_ADC_MspInit+0x3a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8003922:	f103 4370 	add.w	r3, r3, #4026531840	; 0xf0000000
 8003926:	f5a3 33f8 	sub.w	r3, r3, #126976	; 0x1f000
    PA0-CK_IN     ------> ADC1_IN5 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800392a:	a901      	add	r1, sp, #4
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 800392c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800392e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003932:	64da      	str	r2, [r3, #76]	; 0x4c
 8003934:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003936:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800393a:	9300      	str	r3, [sp, #0]
 800393c:	9b00      	ldr	r3, [sp, #0]
  
    /**ADC1 GPIO Configuration    
    PA0-CK_IN     ------> ADC1_IN5 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800393e:	2301      	movs	r3, #1
 8003940:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8003942:	230b      	movs	r3, #11
 8003944:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003946:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    /**ADC1 GPIO Configuration    
    PA0-CK_IN     ------> ADC1_IN5 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800394a:	2300      	movs	r3, #0
 800394c:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800394e:	f7fd ffc3 	bl	80018d8 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8003952:	b007      	add	sp, #28
 8003954:	f85d fb04 	ldr.w	pc, [sp], #4
 8003958:	50040000 	.word	0x50040000

0800395c <HAL_TIM_PWM_MspInit>:
}

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{

  if(htim_pwm->Instance==TIM1)
 800395c:	6802      	ldr	r2, [r0, #0]
 800395e:	4b08      	ldr	r3, [pc, #32]	; (8003980 <HAL_TIM_PWM_MspInit+0x24>)
 8003960:	429a      	cmp	r2, r3
  /* USER CODE END ADC1_MspDeInit 1 */

}

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8003962:	b082      	sub	sp, #8

  if(htim_pwm->Instance==TIM1)
 8003964:	d10a      	bne.n	800397c <HAL_TIM_PWM_MspInit+0x20>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003966:	f503 4364 	add.w	r3, r3, #58368	; 0xe400
 800396a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800396c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003970:	661a      	str	r2, [r3, #96]	; 0x60
 8003972:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003974:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003978:	9301      	str	r3, [sp, #4]
 800397a:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 800397c:	b002      	add	sp, #8
 800397e:	4770      	bx	lr
 8003980:	40012c00 	.word	0x40012c00

08003984 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003984:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(htim->Instance==TIM1)
 8003986:	6802      	ldr	r2, [r0, #0]
 8003988:	4b0a      	ldr	r3, [pc, #40]	; (80039b4 <HAL_TIM_MspPostInit+0x30>)
 800398a:	429a      	cmp	r2, r3
 800398c:	d10e      	bne.n	80039ac <HAL_TIM_MspPostInit+0x28>
  
    /**TIM1 GPIO Configuration    
    PA8     ------> TIM1_CH1
    PA11     ------> TIM1_CH4 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11;
 800398e:	f44f 6310 	mov.w	r3, #2304	; 0x900
 8003992:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003994:	2302      	movs	r3, #2
 8003996:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003998:	2300      	movs	r3, #0
 800399a:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800399c:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800399e:	a901      	add	r1, sp, #4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80039a0:	2301      	movs	r3, #1
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80039a2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80039a6:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80039a8:	f7fd ff96 	bl	80018d8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80039ac:	b007      	add	sp, #28
 80039ae:	f85d fb04 	ldr.w	pc, [sp], #4
 80039b2:	bf00      	nop
 80039b4:	40012c00 	.word	0x40012c00

080039b8 <HAL_UART_MspInit>:
  /* USER CODE END TIM1_MspDeInit 1 */

}

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80039b8:	b570      	push	{r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART2)
 80039ba:	6802      	ldr	r2, [r0, #0]
 80039bc:	4b15      	ldr	r3, [pc, #84]	; (8003a14 <HAL_UART_MspInit+0x5c>)
 80039be:	429a      	cmp	r2, r3
  /* USER CODE END TIM1_MspDeInit 1 */

}

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80039c0:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART2)
 80039c2:	d125      	bne.n	8003a10 <HAL_UART_MspInit+0x58>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80039c4:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
    PA15 (JTDI)     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80039c8:	2403      	movs	r4, #3
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80039ca:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80039cc:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80039d0:	659a      	str	r2, [r3, #88]	; 0x58
 80039d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
    PA15 (JTDI)     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80039d4:	9404      	str	r4, [sp, #16]
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80039d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039da:	9300      	str	r3, [sp, #0]
 80039dc:	9b00      	ldr	r3, [sp, #0]
  
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA15 (JTDI)     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin;
 80039de:	2304      	movs	r3, #4
 80039e0:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80039e2:	2602      	movs	r6, #2
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80039e4:	2307      	movs	r3, #7
    PA2     ------> USART2_TX
    PA15 (JTDI)     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80039e6:	2501      	movs	r5, #1
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 80039e8:	a901      	add	r1, sp, #4
 80039ea:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80039ee:	9305      	str	r3, [sp, #20]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA15 (JTDI)     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80039f0:	9602      	str	r6, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80039f2:	9503      	str	r5, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 80039f4:	f7fd ff70 	bl	80018d8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VCP_RX_Pin;
 80039f8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 80039fc:	a901      	add	r1, sp, #4
 80039fe:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);

    GPIO_InitStruct.Pin = VCP_RX_Pin;
 8003a02:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a04:	9602      	str	r6, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003a06:	9503      	str	r5, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003a08:	9404      	str	r4, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
 8003a0a:	9405      	str	r4, [sp, #20]
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 8003a0c:	f7fd ff64 	bl	80018d8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8003a10:	b006      	add	sp, #24
 8003a12:	bd70      	pop	{r4, r5, r6, pc}
 8003a14:	40004400 	.word	0x40004400

08003a18 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8003a18:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003a1a:	f7fd fabd 	bl	8000f98 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003a1e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
  HAL_SYSTICK_IRQHandler();
 8003a22:	f7fd bf54 	b.w	80018ce <HAL_SYSTICK_IRQHandler>
	...

08003a28 <_write>:
{
	while (1) {}		/* Make sure we hang here */
}

int _write(int32_t file, uint8_t *ptr, int32_t len)
{
 8003a28:	b510      	push	{r4, lr}
	HAL_StatusTypeDef result = HAL_OK;
	result = HAL_UART_Transmit(&huart2,ptr,len,500);
 8003a2a:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
{
	while (1) {}		/* Make sure we hang here */
}

int _write(int32_t file, uint8_t *ptr, int32_t len)
{
 8003a2e:	4614      	mov	r4, r2
	HAL_StatusTypeDef result = HAL_OK;
	result = HAL_UART_Transmit(&huart2,ptr,len,500);
 8003a30:	4805      	ldr	r0, [pc, #20]	; (8003a48 <_write+0x20>)
 8003a32:	b292      	uxth	r2, r2
 8003a34:	f7ff fabd 	bl	8002fb2 <HAL_UART_Transmit>
	if(result == HAL_ERROR|| result == HAL_BUSY)
 8003a38:	3801      	subs	r0, #1
 8003a3a:	b2c0      	uxtb	r0, r0
 8003a3c:	2801      	cmp	r0, #1
 8003a3e:	d801      	bhi.n	8003a44 <_write+0x1c>
	{
		Error_Handler();
 8003a40:	f7ff ff22 	bl	8003888 <Error_Handler>
	}
	return len;
}
 8003a44:	4620      	mov	r0, r4
 8003a46:	bd10      	pop	{r4, pc}
 8003a48:	2000063c 	.word	0x2000063c

08003a4c <_sbrk>:
{
	extern char   end; /* Set by linker.  */
	static char * heap_end;
	char *        prev_heap_end;

	if (heap_end == 0) {
 8003a4c:	4b04      	ldr	r3, [pc, #16]	; (8003a60 <_sbrk+0x14>)
 8003a4e:	6819      	ldr	r1, [r3, #0]
	}
	return len;
}

void * _sbrk(int32_t incr)
{
 8003a50:	4602      	mov	r2, r0
	extern char   end; /* Set by linker.  */
	static char * heap_end;
	char *        prev_heap_end;

	if (heap_end == 0) {
 8003a52:	b909      	cbnz	r1, 8003a58 <_sbrk+0xc>
		heap_end = & end;
 8003a54:	4903      	ldr	r1, [pc, #12]	; (8003a64 <_sbrk+0x18>)
 8003a56:	6019      	str	r1, [r3, #0]
	}

	prev_heap_end = heap_end;
 8003a58:	6818      	ldr	r0, [r3, #0]
	heap_end += incr;
 8003a5a:	4402      	add	r2, r0
 8003a5c:	601a      	str	r2, [r3, #0]

	return (void *) prev_heap_end;
}
 8003a5e:	4770      	bx	lr
 8003a60:	2000055c 	.word	0x2000055c
 8003a64:	200006b0 	.word	0x200006b0

08003a68 <_close>:

int _close(int32_t file)
{
	errno = ENOSYS;
 8003a68:	4b02      	ldr	r3, [pc, #8]	; (8003a74 <_close+0xc>)
 8003a6a:	2258      	movs	r2, #88	; 0x58
 8003a6c:	601a      	str	r2, [r3, #0]
	return -1;
}
 8003a6e:	f04f 30ff 	mov.w	r0, #4294967295
 8003a72:	4770      	bx	lr
 8003a74:	200006ac 	.word	0x200006ac

08003a78 <_fstat>:


int _fstat(int32_t file, struct stat *st)
{
	errno = ENOSYS;
 8003a78:	4b02      	ldr	r3, [pc, #8]	; (8003a84 <_fstat+0xc>)
 8003a7a:	2258      	movs	r2, #88	; 0x58
 8003a7c:	601a      	str	r2, [r3, #0]
	return -1;
}
 8003a7e:	f04f 30ff 	mov.w	r0, #4294967295
 8003a82:	4770      	bx	lr
 8003a84:	200006ac 	.word	0x200006ac

08003a88 <_isatty>:

int _isatty(int32_t file)
{
	errno = ENOSYS;
 8003a88:	4b02      	ldr	r3, [pc, #8]	; (8003a94 <_isatty+0xc>)
 8003a8a:	2258      	movs	r2, #88	; 0x58
 8003a8c:	601a      	str	r2, [r3, #0]
	return 0;
}
 8003a8e:	2000      	movs	r0, #0
 8003a90:	4770      	bx	lr
 8003a92:	bf00      	nop
 8003a94:	200006ac 	.word	0x200006ac

08003a98 <_lseek>:

int _lseek(int32_t file, int32_t ptr, int32_t dir)
{
	errno = ENOSYS;
 8003a98:	4b02      	ldr	r3, [pc, #8]	; (8003aa4 <_lseek+0xc>)
 8003a9a:	2258      	movs	r2, #88	; 0x58
 8003a9c:	601a      	str	r2, [r3, #0]
	return -1;
}
 8003a9e:	f04f 30ff 	mov.w	r0, #4294967295
 8003aa2:	4770      	bx	lr
 8003aa4:	200006ac 	.word	0x200006ac

08003aa8 <_read>:

int _read(int32_t file, uint8_t *ptr, int32_t len)
{
 8003aa8:	b508      	push	{r3, lr}
	HAL_UART_Receive(&huart2,ptr,1,HAL_MAX_DELAY);
 8003aaa:	2201      	movs	r2, #1
 8003aac:	f04f 33ff 	mov.w	r3, #4294967295
 8003ab0:	4802      	ldr	r0, [pc, #8]	; (8003abc <_read+0x14>)
 8003ab2:	f7ff fad8 	bl	8003066 <HAL_UART_Receive>
	return 1;
}
 8003ab6:	2001      	movs	r0, #1
 8003ab8:	bd08      	pop	{r3, pc}
 8003aba:	bf00      	nop
 8003abc:	2000063c 	.word	0x2000063c

08003ac0 <SystemInit>:

void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003ac0:	490f      	ldr	r1, [pc, #60]	; (8003b00 <SystemInit+0x40>)
 8003ac2:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8003ac6:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003aca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8003ace:	4b0d      	ldr	r3, [pc, #52]	; (8003b04 <SystemInit+0x44>)
 8003ad0:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8003ad2:	2000      	movs	r0, #0
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8003ad4:	f042 0201 	orr.w	r2, r2, #1
 8003ad8:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8003ada:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= (uint32_t)0xEAF6FFFF;
 8003adc:	681a      	ldr	r2, [r3, #0]
 8003ade:	f022 52a8 	bic.w	r2, r2, #352321536	; 0x15000000
 8003ae2:	f422 2210 	bic.w	r2, r2, #589824	; 0x90000
 8003ae6:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000;
 8003ae8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003aec:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8003aee:	681a      	ldr	r2, [r3, #0]
 8003af0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003af4:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8003af6:	6198      	str	r0, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003af8:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8003afc:	608b      	str	r3, [r1, #8]
 8003afe:	4770      	bx	lr
 8003b00:	e000ed00 	.word	0xe000ed00
 8003b04:	40021000 	.word	0x40021000

08003b08 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8003b08:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003b40 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8003b0c:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8003b0e:	e003      	b.n	8003b18 <LoopCopyDataInit>

08003b10 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8003b10:	4b0c      	ldr	r3, [pc, #48]	; (8003b44 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8003b12:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8003b14:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8003b16:	3104      	adds	r1, #4

08003b18 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8003b18:	480b      	ldr	r0, [pc, #44]	; (8003b48 <LoopForever+0xa>)
	ldr	r3, =_edata
 8003b1a:	4b0c      	ldr	r3, [pc, #48]	; (8003b4c <LoopForever+0xe>)
	adds	r2, r0, r1
 8003b1c:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8003b1e:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8003b20:	d3f6      	bcc.n	8003b10 <CopyDataInit>
	ldr	r2, =_sbss
 8003b22:	4a0b      	ldr	r2, [pc, #44]	; (8003b50 <LoopForever+0x12>)
	b	LoopFillZerobss
 8003b24:	e002      	b.n	8003b2c <LoopFillZerobss>

08003b26 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8003b26:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8003b28:	f842 3b04 	str.w	r3, [r2], #4

08003b2c <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8003b2c:	4b09      	ldr	r3, [pc, #36]	; (8003b54 <LoopForever+0x16>)
	cmp	r2, r3
 8003b2e:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8003b30:	d3f9      	bcc.n	8003b26 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8003b32:	f7ff ffc5 	bl	8003ac0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003b36:	f000 f811 	bl	8003b5c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003b3a:	f7ff fd85 	bl	8003648 <main>

08003b3e <LoopForever>:

LoopForever:
    b LoopForever
 8003b3e:	e7fe      	b.n	8003b3e <LoopForever>

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8003b40:	2000c000 	.word	0x2000c000
/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
  b	LoopCopyDataInit

CopyDataInit:
	ldr	r3, =_sidata
 8003b44:	080075b4 	.word	0x080075b4
	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
	adds	r1, r1, #4

LoopCopyDataInit:
	ldr	r0, =_sdata
 8003b48:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8003b4c:	20000540 	.word	0x20000540
	adds	r2, r0, r1
	cmp	r2, r3
	bcc	CopyDataInit
	ldr	r2, =_sbss
 8003b50:	20000540 	.word	0x20000540
FillZerobss:
	movs	r3, #0
	str	r3, [r2], #4

LoopFillZerobss:
	ldr	r3, = _ebss
 8003b54:	200006b0 	.word	0x200006b0

08003b58 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003b58:	e7fe      	b.n	8003b58 <ADC1_IRQHandler>
	...

08003b5c <__libc_init_array>:
 8003b5c:	b570      	push	{r4, r5, r6, lr}
 8003b5e:	4b0e      	ldr	r3, [pc, #56]	; (8003b98 <__libc_init_array+0x3c>)
 8003b60:	4c0e      	ldr	r4, [pc, #56]	; (8003b9c <__libc_init_array+0x40>)
 8003b62:	1ae4      	subs	r4, r4, r3
 8003b64:	10a4      	asrs	r4, r4, #2
 8003b66:	2500      	movs	r5, #0
 8003b68:	461e      	mov	r6, r3
 8003b6a:	42a5      	cmp	r5, r4
 8003b6c:	d004      	beq.n	8003b78 <__libc_init_array+0x1c>
 8003b6e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003b72:	4798      	blx	r3
 8003b74:	3501      	adds	r5, #1
 8003b76:	e7f8      	b.n	8003b6a <__libc_init_array+0xe>
 8003b78:	f003 fbd4 	bl	8007324 <_init>
 8003b7c:	4c08      	ldr	r4, [pc, #32]	; (8003ba0 <__libc_init_array+0x44>)
 8003b7e:	4b09      	ldr	r3, [pc, #36]	; (8003ba4 <__libc_init_array+0x48>)
 8003b80:	1ae4      	subs	r4, r4, r3
 8003b82:	10a4      	asrs	r4, r4, #2
 8003b84:	2500      	movs	r5, #0
 8003b86:	461e      	mov	r6, r3
 8003b88:	42a5      	cmp	r5, r4
 8003b8a:	d004      	beq.n	8003b96 <__libc_init_array+0x3a>
 8003b8c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003b90:	4798      	blx	r3
 8003b92:	3501      	adds	r5, #1
 8003b94:	e7f8      	b.n	8003b88 <__libc_init_array+0x2c>
 8003b96:	bd70      	pop	{r4, r5, r6, pc}
 8003b98:	080075ac 	.word	0x080075ac
 8003b9c:	080075ac 	.word	0x080075ac
 8003ba0:	080075b0 	.word	0x080075b0
 8003ba4:	080075ac 	.word	0x080075ac

08003ba8 <_puts_r>:
 8003ba8:	b530      	push	{r4, r5, lr}
 8003baa:	4605      	mov	r5, r0
 8003bac:	b089      	sub	sp, #36	; 0x24
 8003bae:	4608      	mov	r0, r1
 8003bb0:	460c      	mov	r4, r1
 8003bb2:	f7fc fb0d 	bl	80001d0 <strlen>
 8003bb6:	4b1e      	ldr	r3, [pc, #120]	; (8003c30 <_puts_r+0x88>)
 8003bb8:	9306      	str	r3, [sp, #24]
 8003bba:	2301      	movs	r3, #1
 8003bbc:	9005      	str	r0, [sp, #20]
 8003bbe:	9307      	str	r3, [sp, #28]
 8003bc0:	4418      	add	r0, r3
 8003bc2:	ab04      	add	r3, sp, #16
 8003bc4:	9301      	str	r3, [sp, #4]
 8003bc6:	2302      	movs	r3, #2
 8003bc8:	9404      	str	r4, [sp, #16]
 8003bca:	9003      	str	r0, [sp, #12]
 8003bcc:	9302      	str	r3, [sp, #8]
 8003bce:	b125      	cbz	r5, 8003bda <_puts_r+0x32>
 8003bd0:	69ab      	ldr	r3, [r5, #24]
 8003bd2:	b913      	cbnz	r3, 8003bda <_puts_r+0x32>
 8003bd4:	4628      	mov	r0, r5
 8003bd6:	f001 fe93 	bl	8005900 <__sinit>
 8003bda:	69ab      	ldr	r3, [r5, #24]
 8003bdc:	68ac      	ldr	r4, [r5, #8]
 8003bde:	b913      	cbnz	r3, 8003be6 <_puts_r+0x3e>
 8003be0:	4628      	mov	r0, r5
 8003be2:	f001 fe8d 	bl	8005900 <__sinit>
 8003be6:	4b13      	ldr	r3, [pc, #76]	; (8003c34 <_puts_r+0x8c>)
 8003be8:	429c      	cmp	r4, r3
 8003bea:	d101      	bne.n	8003bf0 <_puts_r+0x48>
 8003bec:	686c      	ldr	r4, [r5, #4]
 8003bee:	e008      	b.n	8003c02 <_puts_r+0x5a>
 8003bf0:	4b11      	ldr	r3, [pc, #68]	; (8003c38 <_puts_r+0x90>)
 8003bf2:	429c      	cmp	r4, r3
 8003bf4:	d101      	bne.n	8003bfa <_puts_r+0x52>
 8003bf6:	68ac      	ldr	r4, [r5, #8]
 8003bf8:	e003      	b.n	8003c02 <_puts_r+0x5a>
 8003bfa:	4b10      	ldr	r3, [pc, #64]	; (8003c3c <_puts_r+0x94>)
 8003bfc:	429c      	cmp	r4, r3
 8003bfe:	bf08      	it	eq
 8003c00:	68ec      	ldreq	r4, [r5, #12]
 8003c02:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003c06:	049a      	lsls	r2, r3, #18
 8003c08:	d406      	bmi.n	8003c18 <_puts_r+0x70>
 8003c0a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8003c0c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003c10:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003c14:	81a3      	strh	r3, [r4, #12]
 8003c16:	6662      	str	r2, [r4, #100]	; 0x64
 8003c18:	aa01      	add	r2, sp, #4
 8003c1a:	4621      	mov	r1, r4
 8003c1c:	4628      	mov	r0, r5
 8003c1e:	f001 fff5 	bl	8005c0c <__sfvwrite_r>
 8003c22:	2800      	cmp	r0, #0
 8003c24:	bf14      	ite	ne
 8003c26:	f04f 30ff 	movne.w	r0, #4294967295
 8003c2a:	200a      	moveq	r0, #10
 8003c2c:	b009      	add	sp, #36	; 0x24
 8003c2e:	bd30      	pop	{r4, r5, pc}
 8003c30:	080073d8 	.word	0x080073d8
 8003c34:	0800743c 	.word	0x0800743c
 8003c38:	0800745c 	.word	0x0800745c
 8003c3c:	0800747c 	.word	0x0800747c

08003c40 <puts>:
 8003c40:	4b02      	ldr	r3, [pc, #8]	; (8003c4c <puts+0xc>)
 8003c42:	4601      	mov	r1, r0
 8003c44:	6818      	ldr	r0, [r3, #0]
 8003c46:	f7ff bfaf 	b.w	8003ba8 <_puts_r>
 8003c4a:	bf00      	nop
 8003c4c:	200000f4 	.word	0x200000f4

08003c50 <sprintf>:
 8003c50:	b40e      	push	{r1, r2, r3}
 8003c52:	b500      	push	{lr}
 8003c54:	b09c      	sub	sp, #112	; 0x70
 8003c56:	f44f 7102 	mov.w	r1, #520	; 0x208
 8003c5a:	ab1d      	add	r3, sp, #116	; 0x74
 8003c5c:	f8ad 1014 	strh.w	r1, [sp, #20]
 8003c60:	9002      	str	r0, [sp, #8]
 8003c62:	9006      	str	r0, [sp, #24]
 8003c64:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8003c68:	480a      	ldr	r0, [pc, #40]	; (8003c94 <sprintf+0x44>)
 8003c6a:	9104      	str	r1, [sp, #16]
 8003c6c:	9107      	str	r1, [sp, #28]
 8003c6e:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8003c72:	f853 2b04 	ldr.w	r2, [r3], #4
 8003c76:	f8ad 1016 	strh.w	r1, [sp, #22]
 8003c7a:	6800      	ldr	r0, [r0, #0]
 8003c7c:	9301      	str	r3, [sp, #4]
 8003c7e:	a902      	add	r1, sp, #8
 8003c80:	f000 f80a 	bl	8003c98 <_svfprintf_r>
 8003c84:	9b02      	ldr	r3, [sp, #8]
 8003c86:	2200      	movs	r2, #0
 8003c88:	701a      	strb	r2, [r3, #0]
 8003c8a:	b01c      	add	sp, #112	; 0x70
 8003c8c:	f85d eb04 	ldr.w	lr, [sp], #4
 8003c90:	b003      	add	sp, #12
 8003c92:	4770      	bx	lr
 8003c94:	200000f4 	.word	0x200000f4

08003c98 <_svfprintf_r>:
 8003c98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003c9c:	b0bd      	sub	sp, #244	; 0xf4
 8003c9e:	468b      	mov	fp, r1
 8003ca0:	9205      	str	r2, [sp, #20]
 8003ca2:	461f      	mov	r7, r3
 8003ca4:	4682      	mov	sl, r0
 8003ca6:	f002 f919 	bl	8005edc <_localeconv_r>
 8003caa:	6803      	ldr	r3, [r0, #0]
 8003cac:	930d      	str	r3, [sp, #52]	; 0x34
 8003cae:	4618      	mov	r0, r3
 8003cb0:	f7fc fa8e 	bl	80001d0 <strlen>
 8003cb4:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8003cb8:	9008      	str	r0, [sp, #32]
 8003cba:	0619      	lsls	r1, r3, #24
 8003cbc:	d515      	bpl.n	8003cea <_svfprintf_r+0x52>
 8003cbe:	f8db 3010 	ldr.w	r3, [fp, #16]
 8003cc2:	b993      	cbnz	r3, 8003cea <_svfprintf_r+0x52>
 8003cc4:	2140      	movs	r1, #64	; 0x40
 8003cc6:	4650      	mov	r0, sl
 8003cc8:	f002 f914 	bl	8005ef4 <_malloc_r>
 8003ccc:	f8cb 0000 	str.w	r0, [fp]
 8003cd0:	f8cb 0010 	str.w	r0, [fp, #16]
 8003cd4:	b930      	cbnz	r0, 8003ce4 <_svfprintf_r+0x4c>
 8003cd6:	230c      	movs	r3, #12
 8003cd8:	f8ca 3000 	str.w	r3, [sl]
 8003cdc:	f04f 30ff 	mov.w	r0, #4294967295
 8003ce0:	f000 bf95 	b.w	8004c0e <_svfprintf_r+0xf76>
 8003ce4:	2340      	movs	r3, #64	; 0x40
 8003ce6:	f8cb 3014 	str.w	r3, [fp, #20]
 8003cea:	ed9f 7b99 	vldr	d7, [pc, #612]	; 8003f50 <_svfprintf_r+0x2b8>
 8003cee:	ed8d 7b06 	vstr	d7, [sp, #24]
 8003cf2:	2300      	movs	r3, #0
 8003cf4:	ac2c      	add	r4, sp, #176	; 0xb0
 8003cf6:	941f      	str	r4, [sp, #124]	; 0x7c
 8003cf8:	9321      	str	r3, [sp, #132]	; 0x84
 8003cfa:	9320      	str	r3, [sp, #128]	; 0x80
 8003cfc:	9304      	str	r3, [sp, #16]
 8003cfe:	9311      	str	r3, [sp, #68]	; 0x44
 8003d00:	9310      	str	r3, [sp, #64]	; 0x40
 8003d02:	930a      	str	r3, [sp, #40]	; 0x28
 8003d04:	9d05      	ldr	r5, [sp, #20]
 8003d06:	462b      	mov	r3, r5
 8003d08:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003d0c:	b11a      	cbz	r2, 8003d16 <_svfprintf_r+0x7e>
 8003d0e:	2a25      	cmp	r2, #37	; 0x25
 8003d10:	d001      	beq.n	8003d16 <_svfprintf_r+0x7e>
 8003d12:	461d      	mov	r5, r3
 8003d14:	e7f7      	b.n	8003d06 <_svfprintf_r+0x6e>
 8003d16:	9b05      	ldr	r3, [sp, #20]
 8003d18:	1aee      	subs	r6, r5, r3
 8003d1a:	d017      	beq.n	8003d4c <_svfprintf_r+0xb4>
 8003d1c:	e884 0048 	stmia.w	r4, {r3, r6}
 8003d20:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003d22:	4433      	add	r3, r6
 8003d24:	9321      	str	r3, [sp, #132]	; 0x84
 8003d26:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8003d28:	3301      	adds	r3, #1
 8003d2a:	2b07      	cmp	r3, #7
 8003d2c:	9320      	str	r3, [sp, #128]	; 0x80
 8003d2e:	dc01      	bgt.n	8003d34 <_svfprintf_r+0x9c>
 8003d30:	3408      	adds	r4, #8
 8003d32:	e008      	b.n	8003d46 <_svfprintf_r+0xae>
 8003d34:	aa1f      	add	r2, sp, #124	; 0x7c
 8003d36:	4659      	mov	r1, fp
 8003d38:	4650      	mov	r0, sl
 8003d3a:	f002 fffc 	bl	8006d36 <__ssprint_r>
 8003d3e:	2800      	cmp	r0, #0
 8003d40:	f040 862c 	bne.w	800499c <_svfprintf_r+0xd04>
 8003d44:	ac2c      	add	r4, sp, #176	; 0xb0
 8003d46:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003d48:	4433      	add	r3, r6
 8003d4a:	930a      	str	r3, [sp, #40]	; 0x28
 8003d4c:	782b      	ldrb	r3, [r5, #0]
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	f000 861d 	beq.w	800498e <_svfprintf_r+0xcf6>
 8003d54:	2200      	movs	r2, #0
 8003d56:	1c6b      	adds	r3, r5, #1
 8003d58:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8003d5c:	4611      	mov	r1, r2
 8003d5e:	f04f 39ff 	mov.w	r9, #4294967295
 8003d62:	9209      	str	r2, [sp, #36]	; 0x24
 8003d64:	4615      	mov	r5, r2
 8003d66:	200a      	movs	r0, #10
 8003d68:	1c5e      	adds	r6, r3, #1
 8003d6a:	781b      	ldrb	r3, [r3, #0]
 8003d6c:	9605      	str	r6, [sp, #20]
 8003d6e:	9302      	str	r3, [sp, #8]
 8003d70:	9b02      	ldr	r3, [sp, #8]
 8003d72:	3b20      	subs	r3, #32
 8003d74:	2b58      	cmp	r3, #88	; 0x58
 8003d76:	f200 8263 	bhi.w	8004240 <_svfprintf_r+0x5a8>
 8003d7a:	e8df f013 	tbh	[pc, r3, lsl #1]
 8003d7e:	005c      	.short	0x005c
 8003d80:	02610261 	.word	0x02610261
 8003d84:	0261006b 	.word	0x0261006b
 8003d88:	02610261 	.word	0x02610261
 8003d8c:	02610261 	.word	0x02610261
 8003d90:	006e0261 	.word	0x006e0261
 8003d94:	02610059 	.word	0x02610059
 8003d98:	007c0079 	.word	0x007c0079
 8003d9c:	00a30261 	.word	0x00a30261
 8003da0:	00a600a6 	.word	0x00a600a6
 8003da4:	00a600a6 	.word	0x00a600a6
 8003da8:	00a600a6 	.word	0x00a600a6
 8003dac:	00a600a6 	.word	0x00a600a6
 8003db0:	026100a6 	.word	0x026100a6
 8003db4:	02610261 	.word	0x02610261
 8003db8:	02610261 	.word	0x02610261
 8003dbc:	02610261 	.word	0x02610261
 8003dc0:	02610261 	.word	0x02610261
 8003dc4:	00d60261 	.word	0x00d60261
 8003dc8:	0261010b 	.word	0x0261010b
 8003dcc:	0261010b 	.word	0x0261010b
 8003dd0:	02610261 	.word	0x02610261
 8003dd4:	00b90261 	.word	0x00b90261
 8003dd8:	02610261 	.word	0x02610261
 8003ddc:	02610152 	.word	0x02610152
 8003de0:	02610261 	.word	0x02610261
 8003de4:	02610261 	.word	0x02610261
 8003de8:	02610199 	.word	0x02610199
 8003dec:	00660261 	.word	0x00660261
 8003df0:	02610261 	.word	0x02610261
 8003df4:	02610261 	.word	0x02610261
 8003df8:	02610261 	.word	0x02610261
 8003dfc:	02610261 	.word	0x02610261
 8003e00:	02610261 	.word	0x02610261
 8003e04:	006100cd 	.word	0x006100cd
 8003e08:	010b010b 	.word	0x010b010b
 8003e0c:	00bc010b 	.word	0x00bc010b
 8003e10:	02610061 	.word	0x02610061
 8003e14:	00bf0261 	.word	0x00bf0261
 8003e18:	01340261 	.word	0x01340261
 8003e1c:	016f0154 	.word	0x016f0154
 8003e20:	026100ca 	.word	0x026100ca
 8003e24:	02610180 	.word	0x02610180
 8003e28:	0261019b 	.word	0x0261019b
 8003e2c:	01b30261 	.word	0x01b30261
 8003e30:	2201      	movs	r2, #1
 8003e32:	212b      	movs	r1, #43	; 0x2b
 8003e34:	e002      	b.n	8003e3c <_svfprintf_r+0x1a4>
 8003e36:	b909      	cbnz	r1, 8003e3c <_svfprintf_r+0x1a4>
 8003e38:	2201      	movs	r2, #1
 8003e3a:	2120      	movs	r1, #32
 8003e3c:	9b05      	ldr	r3, [sp, #20]
 8003e3e:	e793      	b.n	8003d68 <_svfprintf_r+0xd0>
 8003e40:	2a00      	cmp	r2, #0
 8003e42:	d077      	beq.n	8003f34 <_svfprintf_r+0x29c>
 8003e44:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 8003e48:	e074      	b.n	8003f34 <_svfprintf_r+0x29c>
 8003e4a:	b10a      	cbz	r2, 8003e50 <_svfprintf_r+0x1b8>
 8003e4c:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 8003e50:	4b41      	ldr	r3, [pc, #260]	; (8003f58 <_svfprintf_r+0x2c0>)
 8003e52:	e14b      	b.n	80040ec <_svfprintf_r+0x454>
 8003e54:	f045 0501 	orr.w	r5, r5, #1
 8003e58:	e7f0      	b.n	8003e3c <_svfprintf_r+0x1a4>
 8003e5a:	683e      	ldr	r6, [r7, #0]
 8003e5c:	9609      	str	r6, [sp, #36]	; 0x24
 8003e5e:	2e00      	cmp	r6, #0
 8003e60:	f107 0304 	add.w	r3, r7, #4
 8003e64:	db01      	blt.n	8003e6a <_svfprintf_r+0x1d2>
 8003e66:	461f      	mov	r7, r3
 8003e68:	e7e8      	b.n	8003e3c <_svfprintf_r+0x1a4>
 8003e6a:	4276      	negs	r6, r6
 8003e6c:	9609      	str	r6, [sp, #36]	; 0x24
 8003e6e:	461f      	mov	r7, r3
 8003e70:	f045 0504 	orr.w	r5, r5, #4
 8003e74:	e7e2      	b.n	8003e3c <_svfprintf_r+0x1a4>
 8003e76:	9e05      	ldr	r6, [sp, #20]
 8003e78:	9b05      	ldr	r3, [sp, #20]
 8003e7a:	7836      	ldrb	r6, [r6, #0]
 8003e7c:	9602      	str	r6, [sp, #8]
 8003e7e:	2e2a      	cmp	r6, #42	; 0x2a
 8003e80:	f103 0301 	add.w	r3, r3, #1
 8003e84:	d002      	beq.n	8003e8c <_svfprintf_r+0x1f4>
 8003e86:	f04f 0900 	mov.w	r9, #0
 8003e8a:	e00a      	b.n	8003ea2 <_svfprintf_r+0x20a>
 8003e8c:	f8d7 9000 	ldr.w	r9, [r7]
 8003e90:	9305      	str	r3, [sp, #20]
 8003e92:	1d3e      	adds	r6, r7, #4
 8003e94:	f1b9 0f00 	cmp.w	r9, #0
 8003e98:	4637      	mov	r7, r6
 8003e9a:	dacf      	bge.n	8003e3c <_svfprintf_r+0x1a4>
 8003e9c:	f04f 39ff 	mov.w	r9, #4294967295
 8003ea0:	e7cc      	b.n	8003e3c <_svfprintf_r+0x1a4>
 8003ea2:	9305      	str	r3, [sp, #20]
 8003ea4:	9b02      	ldr	r3, [sp, #8]
 8003ea6:	3b30      	subs	r3, #48	; 0x30
 8003ea8:	2b09      	cmp	r3, #9
 8003eaa:	d808      	bhi.n	8003ebe <_svfprintf_r+0x226>
 8003eac:	fb00 3909 	mla	r9, r0, r9, r3
 8003eb0:	9b05      	ldr	r3, [sp, #20]
 8003eb2:	461e      	mov	r6, r3
 8003eb4:	f816 3b01 	ldrb.w	r3, [r6], #1
 8003eb8:	9302      	str	r3, [sp, #8]
 8003eba:	4633      	mov	r3, r6
 8003ebc:	e7f1      	b.n	8003ea2 <_svfprintf_r+0x20a>
 8003ebe:	ea49 79e9 	orr.w	r9, r9, r9, asr #31
 8003ec2:	e755      	b.n	8003d70 <_svfprintf_r+0xd8>
 8003ec4:	f045 0580 	orr.w	r5, r5, #128	; 0x80
 8003ec8:	e7b8      	b.n	8003e3c <_svfprintf_r+0x1a4>
 8003eca:	2300      	movs	r3, #0
 8003ecc:	9309      	str	r3, [sp, #36]	; 0x24
 8003ece:	9b02      	ldr	r3, [sp, #8]
 8003ed0:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8003ed2:	3b30      	subs	r3, #48	; 0x30
 8003ed4:	fb00 3306 	mla	r3, r0, r6, r3
 8003ed8:	9309      	str	r3, [sp, #36]	; 0x24
 8003eda:	9b05      	ldr	r3, [sp, #20]
 8003edc:	461e      	mov	r6, r3
 8003ede:	f816 3b01 	ldrb.w	r3, [r6], #1
 8003ee2:	9302      	str	r3, [sp, #8]
 8003ee4:	9b02      	ldr	r3, [sp, #8]
 8003ee6:	9605      	str	r6, [sp, #20]
 8003ee8:	3b30      	subs	r3, #48	; 0x30
 8003eea:	2b09      	cmp	r3, #9
 8003eec:	d9ef      	bls.n	8003ece <_svfprintf_r+0x236>
 8003eee:	e73f      	b.n	8003d70 <_svfprintf_r+0xd8>
 8003ef0:	f045 0508 	orr.w	r5, r5, #8
 8003ef4:	e7a2      	b.n	8003e3c <_svfprintf_r+0x1a4>
 8003ef6:	f045 0540 	orr.w	r5, r5, #64	; 0x40
 8003efa:	e79f      	b.n	8003e3c <_svfprintf_r+0x1a4>
 8003efc:	9b05      	ldr	r3, [sp, #20]
 8003efe:	781b      	ldrb	r3, [r3, #0]
 8003f00:	2b6c      	cmp	r3, #108	; 0x6c
 8003f02:	d103      	bne.n	8003f0c <_svfprintf_r+0x274>
 8003f04:	9b05      	ldr	r3, [sp, #20]
 8003f06:	3301      	adds	r3, #1
 8003f08:	9305      	str	r3, [sp, #20]
 8003f0a:	e002      	b.n	8003f12 <_svfprintf_r+0x27a>
 8003f0c:	f045 0510 	orr.w	r5, r5, #16
 8003f10:	e794      	b.n	8003e3c <_svfprintf_r+0x1a4>
 8003f12:	f045 0520 	orr.w	r5, r5, #32
 8003f16:	e791      	b.n	8003e3c <_svfprintf_r+0x1a4>
 8003f18:	1d3b      	adds	r3, r7, #4
 8003f1a:	9303      	str	r3, [sp, #12]
 8003f1c:	2600      	movs	r6, #0
 8003f1e:	683b      	ldr	r3, [r7, #0]
 8003f20:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 8003f24:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 8003f28:	e199      	b.n	800425e <_svfprintf_r+0x5c6>
 8003f2a:	b10a      	cbz	r2, 8003f30 <_svfprintf_r+0x298>
 8003f2c:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 8003f30:	f045 0510 	orr.w	r5, r5, #16
 8003f34:	06aa      	lsls	r2, r5, #26
 8003f36:	d511      	bpl.n	8003f5c <_svfprintf_r+0x2c4>
 8003f38:	3707      	adds	r7, #7
 8003f3a:	f027 0707 	bic.w	r7, r7, #7
 8003f3e:	f107 0308 	add.w	r3, r7, #8
 8003f42:	9303      	str	r3, [sp, #12]
 8003f44:	e9d7 6700 	ldrd	r6, r7, [r7]
 8003f48:	e017      	b.n	8003f7a <_svfprintf_r+0x2e2>
 8003f4a:	bf00      	nop
 8003f4c:	f3af 8000 	nop.w
	...
 8003f58:	080073fa 	.word	0x080073fa
 8003f5c:	f015 0f10 	tst.w	r5, #16
 8003f60:	f107 0304 	add.w	r3, r7, #4
 8003f64:	d002      	beq.n	8003f6c <_svfprintf_r+0x2d4>
 8003f66:	9303      	str	r3, [sp, #12]
 8003f68:	683e      	ldr	r6, [r7, #0]
 8003f6a:	e005      	b.n	8003f78 <_svfprintf_r+0x2e0>
 8003f6c:	683e      	ldr	r6, [r7, #0]
 8003f6e:	9303      	str	r3, [sp, #12]
 8003f70:	f015 0f40 	tst.w	r5, #64	; 0x40
 8003f74:	bf18      	it	ne
 8003f76:	b236      	sxthne	r6, r6
 8003f78:	17f7      	asrs	r7, r6, #31
 8003f7a:	2e00      	cmp	r6, #0
 8003f7c:	f177 0300 	sbcs.w	r3, r7, #0
 8003f80:	f280 80de 	bge.w	8004140 <_svfprintf_r+0x4a8>
 8003f84:	4276      	negs	r6, r6
 8003f86:	f04f 032d 	mov.w	r3, #45	; 0x2d
 8003f8a:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 8003f8e:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 8003f92:	e0d5      	b.n	8004140 <_svfprintf_r+0x4a8>
 8003f94:	b10a      	cbz	r2, 8003f9a <_svfprintf_r+0x302>
 8003f96:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 8003f9a:	3707      	adds	r7, #7
 8003f9c:	f027 0707 	bic.w	r7, r7, #7
 8003fa0:	f107 0308 	add.w	r3, r7, #8
 8003fa4:	9303      	str	r3, [sp, #12]
 8003fa6:	ed97 7b00 	vldr	d7, [r7]
 8003faa:	ed8d 7b06 	vstr	d7, [sp, #24]
 8003fae:	9b06      	ldr	r3, [sp, #24]
 8003fb0:	9312      	str	r3, [sp, #72]	; 0x48
 8003fb2:	9b07      	ldr	r3, [sp, #28]
 8003fb4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003fb8:	9313      	str	r3, [sp, #76]	; 0x4c
 8003fba:	f04f 32ff 	mov.w	r2, #4294967295
 8003fbe:	4bab      	ldr	r3, [pc, #684]	; (800426c <_svfprintf_r+0x5d4>)
 8003fc0:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 8003fc4:	f7fc fdae 	bl	8000b24 <__aeabi_dcmpun>
 8003fc8:	2800      	cmp	r0, #0
 8003fca:	f040 84f1 	bne.w	80049b0 <_svfprintf_r+0xd18>
 8003fce:	f04f 32ff 	mov.w	r2, #4294967295
 8003fd2:	4ba6      	ldr	r3, [pc, #664]	; (800426c <_svfprintf_r+0x5d4>)
 8003fd4:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 8003fd8:	f7fc fd86 	bl	8000ae8 <__aeabi_dcmple>
 8003fdc:	2800      	cmp	r0, #0
 8003fde:	f040 84e7 	bne.w	80049b0 <_svfprintf_r+0xd18>
 8003fe2:	f000 bdfd 	b.w	8004be0 <_svfprintf_r+0xf48>
 8003fe6:	b10a      	cbz	r2, 8003fec <_svfprintf_r+0x354>
 8003fe8:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 8003fec:	f015 0f20 	tst.w	r5, #32
 8003ff0:	f107 0304 	add.w	r3, r7, #4
 8003ff4:	d007      	beq.n	8004006 <_svfprintf_r+0x36e>
 8003ff6:	990a      	ldr	r1, [sp, #40]	; 0x28
 8003ff8:	683a      	ldr	r2, [r7, #0]
 8003ffa:	17ce      	asrs	r6, r1, #31
 8003ffc:	4608      	mov	r0, r1
 8003ffe:	4631      	mov	r1, r6
 8004000:	e9c2 0100 	strd	r0, r1, [r2]
 8004004:	e00b      	b.n	800401e <_svfprintf_r+0x386>
 8004006:	06e9      	lsls	r1, r5, #27
 8004008:	d406      	bmi.n	8004018 <_svfprintf_r+0x380>
 800400a:	066a      	lsls	r2, r5, #25
 800400c:	d504      	bpl.n	8004018 <_svfprintf_r+0x380>
 800400e:	683a      	ldr	r2, [r7, #0]
 8004010:	f8bd 1028 	ldrh.w	r1, [sp, #40]	; 0x28
 8004014:	8011      	strh	r1, [r2, #0]
 8004016:	e002      	b.n	800401e <_svfprintf_r+0x386>
 8004018:	683a      	ldr	r2, [r7, #0]
 800401a:	990a      	ldr	r1, [sp, #40]	; 0x28
 800401c:	6011      	str	r1, [r2, #0]
 800401e:	461f      	mov	r7, r3
 8004020:	e670      	b.n	8003d04 <_svfprintf_r+0x6c>
 8004022:	f045 0510 	orr.w	r5, r5, #16
 8004026:	f015 0320 	ands.w	r3, r5, #32
 800402a:	d009      	beq.n	8004040 <_svfprintf_r+0x3a8>
 800402c:	3707      	adds	r7, #7
 800402e:	f027 0707 	bic.w	r7, r7, #7
 8004032:	f107 0308 	add.w	r3, r7, #8
 8004036:	e9d7 6700 	ldrd	r6, r7, [r7]
 800403a:	9303      	str	r3, [sp, #12]
 800403c:	2300      	movs	r3, #0
 800403e:	e07b      	b.n	8004138 <_svfprintf_r+0x4a0>
 8004040:	1d3a      	adds	r2, r7, #4
 8004042:	f015 0110 	ands.w	r1, r5, #16
 8004046:	9203      	str	r2, [sp, #12]
 8004048:	d105      	bne.n	8004056 <_svfprintf_r+0x3be>
 800404a:	f015 0340 	ands.w	r3, r5, #64	; 0x40
 800404e:	d002      	beq.n	8004056 <_svfprintf_r+0x3be>
 8004050:	883e      	ldrh	r6, [r7, #0]
 8004052:	2700      	movs	r7, #0
 8004054:	e7f2      	b.n	800403c <_svfprintf_r+0x3a4>
 8004056:	683e      	ldr	r6, [r7, #0]
 8004058:	2700      	movs	r7, #0
 800405a:	e06d      	b.n	8004138 <_svfprintf_r+0x4a0>
 800405c:	1d3b      	adds	r3, r7, #4
 800405e:	9303      	str	r3, [sp, #12]
 8004060:	2330      	movs	r3, #48	; 0x30
 8004062:	2278      	movs	r2, #120	; 0x78
 8004064:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 8004068:	4b81      	ldr	r3, [pc, #516]	; (8004270 <_svfprintf_r+0x5d8>)
 800406a:	683e      	ldr	r6, [r7, #0]
 800406c:	9311      	str	r3, [sp, #68]	; 0x44
 800406e:	2700      	movs	r7, #0
 8004070:	f045 0502 	orr.w	r5, r5, #2
 8004074:	f88d 2061 	strb.w	r2, [sp, #97]	; 0x61
 8004078:	2302      	movs	r3, #2
 800407a:	9202      	str	r2, [sp, #8]
 800407c:	e05c      	b.n	8004138 <_svfprintf_r+0x4a0>
 800407e:	2600      	movs	r6, #0
 8004080:	1d3b      	adds	r3, r7, #4
 8004082:	45b1      	cmp	r9, r6
 8004084:	9303      	str	r3, [sp, #12]
 8004086:	f8d7 8000 	ldr.w	r8, [r7]
 800408a:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 800408e:	db0a      	blt.n	80040a6 <_svfprintf_r+0x40e>
 8004090:	464a      	mov	r2, r9
 8004092:	4631      	mov	r1, r6
 8004094:	4640      	mov	r0, r8
 8004096:	f7fc f8a3 	bl	80001e0 <memchr>
 800409a:	2800      	cmp	r0, #0
 800409c:	f000 80ea 	beq.w	8004274 <_svfprintf_r+0x5dc>
 80040a0:	ebc8 0900 	rsb	r9, r8, r0
 80040a4:	e0e7      	b.n	8004276 <_svfprintf_r+0x5de>
 80040a6:	4640      	mov	r0, r8
 80040a8:	f7fc f892 	bl	80001d0 <strlen>
 80040ac:	4681      	mov	r9, r0
 80040ae:	e0e2      	b.n	8004276 <_svfprintf_r+0x5de>
 80040b0:	f045 0510 	orr.w	r5, r5, #16
 80040b4:	06ae      	lsls	r6, r5, #26
 80040b6:	d508      	bpl.n	80040ca <_svfprintf_r+0x432>
 80040b8:	3707      	adds	r7, #7
 80040ba:	f027 0707 	bic.w	r7, r7, #7
 80040be:	f107 0308 	add.w	r3, r7, #8
 80040c2:	9303      	str	r3, [sp, #12]
 80040c4:	e9d7 6700 	ldrd	r6, r7, [r7]
 80040c8:	e00a      	b.n	80040e0 <_svfprintf_r+0x448>
 80040ca:	1d3b      	adds	r3, r7, #4
 80040cc:	f015 0f10 	tst.w	r5, #16
 80040d0:	9303      	str	r3, [sp, #12]
 80040d2:	d103      	bne.n	80040dc <_svfprintf_r+0x444>
 80040d4:	0668      	lsls	r0, r5, #25
 80040d6:	d501      	bpl.n	80040dc <_svfprintf_r+0x444>
 80040d8:	883e      	ldrh	r6, [r7, #0]
 80040da:	e000      	b.n	80040de <_svfprintf_r+0x446>
 80040dc:	683e      	ldr	r6, [r7, #0]
 80040de:	2700      	movs	r7, #0
 80040e0:	2301      	movs	r3, #1
 80040e2:	e029      	b.n	8004138 <_svfprintf_r+0x4a0>
 80040e4:	b10a      	cbz	r2, 80040ea <_svfprintf_r+0x452>
 80040e6:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 80040ea:	4b61      	ldr	r3, [pc, #388]	; (8004270 <_svfprintf_r+0x5d8>)
 80040ec:	9311      	str	r3, [sp, #68]	; 0x44
 80040ee:	06a9      	lsls	r1, r5, #26
 80040f0:	d508      	bpl.n	8004104 <_svfprintf_r+0x46c>
 80040f2:	3707      	adds	r7, #7
 80040f4:	f027 0707 	bic.w	r7, r7, #7
 80040f8:	f107 0308 	add.w	r3, r7, #8
 80040fc:	9303      	str	r3, [sp, #12]
 80040fe:	e9d7 6700 	ldrd	r6, r7, [r7]
 8004102:	e00a      	b.n	800411a <_svfprintf_r+0x482>
 8004104:	1d3b      	adds	r3, r7, #4
 8004106:	f015 0f10 	tst.w	r5, #16
 800410a:	9303      	str	r3, [sp, #12]
 800410c:	d103      	bne.n	8004116 <_svfprintf_r+0x47e>
 800410e:	066a      	lsls	r2, r5, #25
 8004110:	d501      	bpl.n	8004116 <_svfprintf_r+0x47e>
 8004112:	883e      	ldrh	r6, [r7, #0]
 8004114:	e000      	b.n	8004118 <_svfprintf_r+0x480>
 8004116:	683e      	ldr	r6, [r7, #0]
 8004118:	2700      	movs	r7, #0
 800411a:	07eb      	lsls	r3, r5, #31
 800411c:	d50b      	bpl.n	8004136 <_svfprintf_r+0x49e>
 800411e:	ea56 0307 	orrs.w	r3, r6, r7
 8004122:	d008      	beq.n	8004136 <_svfprintf_r+0x49e>
 8004124:	2330      	movs	r3, #48	; 0x30
 8004126:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 800412a:	f89d 3008 	ldrb.w	r3, [sp, #8]
 800412e:	f88d 3061 	strb.w	r3, [sp, #97]	; 0x61
 8004132:	f045 0502 	orr.w	r5, r5, #2
 8004136:	2302      	movs	r3, #2
 8004138:	2200      	movs	r2, #0
 800413a:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 800413e:	e000      	b.n	8004142 <_svfprintf_r+0x4aa>
 8004140:	2301      	movs	r3, #1
 8004142:	f1b9 0f00 	cmp.w	r9, #0
 8004146:	f2c0 855c 	blt.w	8004c02 <_svfprintf_r+0xf6a>
 800414a:	ea56 0207 	orrs.w	r2, r6, r7
 800414e:	f025 0180 	bic.w	r1, r5, #128	; 0x80
 8004152:	d103      	bne.n	800415c <_svfprintf_r+0x4c4>
 8004154:	f1b9 0f00 	cmp.w	r9, #0
 8004158:	d05f      	beq.n	800421a <_svfprintf_r+0x582>
 800415a:	e006      	b.n	800416a <_svfprintf_r+0x4d2>
 800415c:	460d      	mov	r5, r1
 800415e:	2b01      	cmp	r3, #1
 8004160:	d025      	beq.n	80041ae <_svfprintf_r+0x516>
 8004162:	2b02      	cmp	r3, #2
 8004164:	d046      	beq.n	80041f4 <_svfprintf_r+0x55c>
 8004166:	4629      	mov	r1, r5
 8004168:	e007      	b.n	800417a <_svfprintf_r+0x4e2>
 800416a:	460d      	mov	r5, r1
 800416c:	2b01      	cmp	r3, #1
 800416e:	d022      	beq.n	80041b6 <_svfprintf_r+0x51e>
 8004170:	2b02      	cmp	r3, #2
 8004172:	d03d      	beq.n	80041f0 <_svfprintf_r+0x558>
 8004174:	4629      	mov	r1, r5
 8004176:	2600      	movs	r6, #0
 8004178:	2700      	movs	r7, #0
 800417a:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 800417e:	08f2      	lsrs	r2, r6, #3
 8004180:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
 8004184:	08f8      	lsrs	r0, r7, #3
 8004186:	f006 0307 	and.w	r3, r6, #7
 800418a:	4607      	mov	r7, r0
 800418c:	4616      	mov	r6, r2
 800418e:	3330      	adds	r3, #48	; 0x30
 8004190:	ea56 0207 	orrs.w	r2, r6, r7
 8004194:	f808 3d01 	strb.w	r3, [r8, #-1]!
 8004198:	d1f1      	bne.n	800417e <_svfprintf_r+0x4e6>
 800419a:	07e8      	lsls	r0, r5, #31
 800419c:	d548      	bpl.n	8004230 <_svfprintf_r+0x598>
 800419e:	2b30      	cmp	r3, #48	; 0x30
 80041a0:	d046      	beq.n	8004230 <_svfprintf_r+0x598>
 80041a2:	2330      	movs	r3, #48	; 0x30
 80041a4:	f808 3c01 	strb.w	r3, [r8, #-1]
 80041a8:	f108 38ff 	add.w	r8, r8, #4294967295
 80041ac:	e040      	b.n	8004230 <_svfprintf_r+0x598>
 80041ae:	2f00      	cmp	r7, #0
 80041b0:	bf08      	it	eq
 80041b2:	2e0a      	cmpeq	r6, #10
 80041b4:	d205      	bcs.n	80041c2 <_svfprintf_r+0x52a>
 80041b6:	f10d 08f0 	add.w	r8, sp, #240	; 0xf0
 80041ba:	3630      	adds	r6, #48	; 0x30
 80041bc:	f808 6d41 	strb.w	r6, [r8, #-65]!
 80041c0:	e029      	b.n	8004216 <_svfprintf_r+0x57e>
 80041c2:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 80041c6:	4630      	mov	r0, r6
 80041c8:	4639      	mov	r1, r7
 80041ca:	220a      	movs	r2, #10
 80041cc:	2300      	movs	r3, #0
 80041ce:	f7fc fd37 	bl	8000c40 <__aeabi_uldivmod>
 80041d2:	3230      	adds	r2, #48	; 0x30
 80041d4:	f808 2d01 	strb.w	r2, [r8, #-1]!
 80041d8:	2300      	movs	r3, #0
 80041da:	4630      	mov	r0, r6
 80041dc:	4639      	mov	r1, r7
 80041de:	220a      	movs	r2, #10
 80041e0:	f7fc fd2e 	bl	8000c40 <__aeabi_uldivmod>
 80041e4:	4606      	mov	r6, r0
 80041e6:	460f      	mov	r7, r1
 80041e8:	ea56 0307 	orrs.w	r3, r6, r7
 80041ec:	d1eb      	bne.n	80041c6 <_svfprintf_r+0x52e>
 80041ee:	e012      	b.n	8004216 <_svfprintf_r+0x57e>
 80041f0:	2600      	movs	r6, #0
 80041f2:	2700      	movs	r7, #0
 80041f4:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 80041f8:	f006 030f 	and.w	r3, r6, #15
 80041fc:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80041fe:	5cd3      	ldrb	r3, [r2, r3]
 8004200:	f808 3d01 	strb.w	r3, [r8, #-1]!
 8004204:	0933      	lsrs	r3, r6, #4
 8004206:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 800420a:	093a      	lsrs	r2, r7, #4
 800420c:	461e      	mov	r6, r3
 800420e:	4617      	mov	r7, r2
 8004210:	ea56 0307 	orrs.w	r3, r6, r7
 8004214:	d1f0      	bne.n	80041f8 <_svfprintf_r+0x560>
 8004216:	4629      	mov	r1, r5
 8004218:	e00a      	b.n	8004230 <_svfprintf_r+0x598>
 800421a:	b93b      	cbnz	r3, 800422c <_svfprintf_r+0x594>
 800421c:	07ea      	lsls	r2, r5, #31
 800421e:	d505      	bpl.n	800422c <_svfprintf_r+0x594>
 8004220:	f10d 08f0 	add.w	r8, sp, #240	; 0xf0
 8004224:	2330      	movs	r3, #48	; 0x30
 8004226:	f808 3d41 	strb.w	r3, [r8, #-65]!
 800422a:	e001      	b.n	8004230 <_svfprintf_r+0x598>
 800422c:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 8004230:	464e      	mov	r6, r9
 8004232:	f10d 09b0 	add.w	r9, sp, #176	; 0xb0
 8004236:	ebc8 0909 	rsb	r9, r8, r9
 800423a:	460d      	mov	r5, r1
 800423c:	2700      	movs	r7, #0
 800423e:	e01b      	b.n	8004278 <_svfprintf_r+0x5e0>
 8004240:	b10a      	cbz	r2, 8004246 <_svfprintf_r+0x5ae>
 8004242:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 8004246:	9b02      	ldr	r3, [sp, #8]
 8004248:	2b00      	cmp	r3, #0
 800424a:	f000 83a0 	beq.w	800498e <_svfprintf_r+0xcf6>
 800424e:	f89d 3008 	ldrb.w	r3, [sp, #8]
 8004252:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 8004256:	2600      	movs	r6, #0
 8004258:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 800425c:	9703      	str	r7, [sp, #12]
 800425e:	f04f 0901 	mov.w	r9, #1
 8004262:	4637      	mov	r7, r6
 8004264:	f10d 0888 	add.w	r8, sp, #136	; 0x88
 8004268:	e006      	b.n	8004278 <_svfprintf_r+0x5e0>
 800426a:	bf00      	nop
 800426c:	7fefffff 	.word	0x7fefffff
 8004270:	0800740b 	.word	0x0800740b
 8004274:	4606      	mov	r6, r0
 8004276:	4637      	mov	r7, r6
 8004278:	454e      	cmp	r6, r9
 800427a:	4633      	mov	r3, r6
 800427c:	bfb8      	it	lt
 800427e:	464b      	movlt	r3, r9
 8004280:	930b      	str	r3, [sp, #44]	; 0x2c
 8004282:	f89d 305f 	ldrb.w	r3, [sp, #95]	; 0x5f
 8004286:	b113      	cbz	r3, 800428e <_svfprintf_r+0x5f6>
 8004288:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800428a:	3301      	adds	r3, #1
 800428c:	930b      	str	r3, [sp, #44]	; 0x2c
 800428e:	f015 0302 	ands.w	r3, r5, #2
 8004292:	9314      	str	r3, [sp, #80]	; 0x50
 8004294:	bf1e      	ittt	ne
 8004296:	9b0b      	ldrne	r3, [sp, #44]	; 0x2c
 8004298:	3302      	addne	r3, #2
 800429a:	930b      	strne	r3, [sp, #44]	; 0x2c
 800429c:	f015 0384 	ands.w	r3, r5, #132	; 0x84
 80042a0:	9315      	str	r3, [sp, #84]	; 0x54
 80042a2:	d139      	bne.n	8004318 <_svfprintf_r+0x680>
 80042a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80042a6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80042a8:	1a9b      	subs	r3, r3, r2
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	930c      	str	r3, [sp, #48]	; 0x30
 80042ae:	dd33      	ble.n	8004318 <_svfprintf_r+0x680>
 80042b0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80042b2:	2b10      	cmp	r3, #16
 80042b4:	4ba6      	ldr	r3, [pc, #664]	; (8004550 <_svfprintf_r+0x8b8>)
 80042b6:	6023      	str	r3, [r4, #0]
 80042b8:	dd18      	ble.n	80042ec <_svfprintf_r+0x654>
 80042ba:	2310      	movs	r3, #16
 80042bc:	6063      	str	r3, [r4, #4]
 80042be:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80042c0:	3310      	adds	r3, #16
 80042c2:	9321      	str	r3, [sp, #132]	; 0x84
 80042c4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80042c6:	3301      	adds	r3, #1
 80042c8:	2b07      	cmp	r3, #7
 80042ca:	9320      	str	r3, [sp, #128]	; 0x80
 80042cc:	dc01      	bgt.n	80042d2 <_svfprintf_r+0x63a>
 80042ce:	3408      	adds	r4, #8
 80042d0:	e008      	b.n	80042e4 <_svfprintf_r+0x64c>
 80042d2:	aa1f      	add	r2, sp, #124	; 0x7c
 80042d4:	4659      	mov	r1, fp
 80042d6:	4650      	mov	r0, sl
 80042d8:	f002 fd2d 	bl	8006d36 <__ssprint_r>
 80042dc:	2800      	cmp	r0, #0
 80042de:	f040 835d 	bne.w	800499c <_svfprintf_r+0xd04>
 80042e2:	ac2c      	add	r4, sp, #176	; 0xb0
 80042e4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80042e6:	3b10      	subs	r3, #16
 80042e8:	930c      	str	r3, [sp, #48]	; 0x30
 80042ea:	e7e1      	b.n	80042b0 <_svfprintf_r+0x618>
 80042ec:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80042ee:	6063      	str	r3, [r4, #4]
 80042f0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80042f2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80042f4:	4413      	add	r3, r2
 80042f6:	9321      	str	r3, [sp, #132]	; 0x84
 80042f8:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80042fa:	3301      	adds	r3, #1
 80042fc:	2b07      	cmp	r3, #7
 80042fe:	9320      	str	r3, [sp, #128]	; 0x80
 8004300:	dc01      	bgt.n	8004306 <_svfprintf_r+0x66e>
 8004302:	3408      	adds	r4, #8
 8004304:	e008      	b.n	8004318 <_svfprintf_r+0x680>
 8004306:	aa1f      	add	r2, sp, #124	; 0x7c
 8004308:	4659      	mov	r1, fp
 800430a:	4650      	mov	r0, sl
 800430c:	f002 fd13 	bl	8006d36 <__ssprint_r>
 8004310:	2800      	cmp	r0, #0
 8004312:	f040 8343 	bne.w	800499c <_svfprintf_r+0xd04>
 8004316:	ac2c      	add	r4, sp, #176	; 0xb0
 8004318:	f89d 305f 	ldrb.w	r3, [sp, #95]	; 0x5f
 800431c:	b1bb      	cbz	r3, 800434e <_svfprintf_r+0x6b6>
 800431e:	f10d 035f 	add.w	r3, sp, #95	; 0x5f
 8004322:	6023      	str	r3, [r4, #0]
 8004324:	2301      	movs	r3, #1
 8004326:	6063      	str	r3, [r4, #4]
 8004328:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800432a:	3301      	adds	r3, #1
 800432c:	9321      	str	r3, [sp, #132]	; 0x84
 800432e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004330:	3301      	adds	r3, #1
 8004332:	2b07      	cmp	r3, #7
 8004334:	9320      	str	r3, [sp, #128]	; 0x80
 8004336:	dc01      	bgt.n	800433c <_svfprintf_r+0x6a4>
 8004338:	3408      	adds	r4, #8
 800433a:	e008      	b.n	800434e <_svfprintf_r+0x6b6>
 800433c:	aa1f      	add	r2, sp, #124	; 0x7c
 800433e:	4659      	mov	r1, fp
 8004340:	4650      	mov	r0, sl
 8004342:	f002 fcf8 	bl	8006d36 <__ssprint_r>
 8004346:	2800      	cmp	r0, #0
 8004348:	f040 8328 	bne.w	800499c <_svfprintf_r+0xd04>
 800434c:	ac2c      	add	r4, sp, #176	; 0xb0
 800434e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8004350:	b1b3      	cbz	r3, 8004380 <_svfprintf_r+0x6e8>
 8004352:	ab18      	add	r3, sp, #96	; 0x60
 8004354:	6023      	str	r3, [r4, #0]
 8004356:	2302      	movs	r3, #2
 8004358:	6063      	str	r3, [r4, #4]
 800435a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800435c:	3302      	adds	r3, #2
 800435e:	9321      	str	r3, [sp, #132]	; 0x84
 8004360:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004362:	3301      	adds	r3, #1
 8004364:	2b07      	cmp	r3, #7
 8004366:	9320      	str	r3, [sp, #128]	; 0x80
 8004368:	dc01      	bgt.n	800436e <_svfprintf_r+0x6d6>
 800436a:	3408      	adds	r4, #8
 800436c:	e008      	b.n	8004380 <_svfprintf_r+0x6e8>
 800436e:	aa1f      	add	r2, sp, #124	; 0x7c
 8004370:	4659      	mov	r1, fp
 8004372:	4650      	mov	r0, sl
 8004374:	f002 fcdf 	bl	8006d36 <__ssprint_r>
 8004378:	2800      	cmp	r0, #0
 800437a:	f040 830f 	bne.w	800499c <_svfprintf_r+0xd04>
 800437e:	ac2c      	add	r4, sp, #176	; 0xb0
 8004380:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8004382:	2b80      	cmp	r3, #128	; 0x80
 8004384:	d135      	bne.n	80043f2 <_svfprintf_r+0x75a>
 8004386:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004388:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800438a:	1a9b      	subs	r3, r3, r2
 800438c:	2b00      	cmp	r3, #0
 800438e:	dd30      	ble.n	80043f2 <_svfprintf_r+0x75a>
 8004390:	4a70      	ldr	r2, [pc, #448]	; (8004554 <_svfprintf_r+0x8bc>)
 8004392:	6022      	str	r2, [r4, #0]
 8004394:	2b10      	cmp	r3, #16
 8004396:	dd18      	ble.n	80043ca <_svfprintf_r+0x732>
 8004398:	2210      	movs	r2, #16
 800439a:	6062      	str	r2, [r4, #4]
 800439c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800439e:	3210      	adds	r2, #16
 80043a0:	9221      	str	r2, [sp, #132]	; 0x84
 80043a2:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80043a4:	3201      	adds	r2, #1
 80043a6:	2a07      	cmp	r2, #7
 80043a8:	9220      	str	r2, [sp, #128]	; 0x80
 80043aa:	dc01      	bgt.n	80043b0 <_svfprintf_r+0x718>
 80043ac:	3408      	adds	r4, #8
 80043ae:	e00a      	b.n	80043c6 <_svfprintf_r+0x72e>
 80043b0:	aa1f      	add	r2, sp, #124	; 0x7c
 80043b2:	4659      	mov	r1, fp
 80043b4:	4650      	mov	r0, sl
 80043b6:	930c      	str	r3, [sp, #48]	; 0x30
 80043b8:	f002 fcbd 	bl	8006d36 <__ssprint_r>
 80043bc:	2800      	cmp	r0, #0
 80043be:	f040 82ed 	bne.w	800499c <_svfprintf_r+0xd04>
 80043c2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80043c4:	ac2c      	add	r4, sp, #176	; 0xb0
 80043c6:	3b10      	subs	r3, #16
 80043c8:	e7e2      	b.n	8004390 <_svfprintf_r+0x6f8>
 80043ca:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80043cc:	6063      	str	r3, [r4, #4]
 80043ce:	4413      	add	r3, r2
 80043d0:	9321      	str	r3, [sp, #132]	; 0x84
 80043d2:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80043d4:	3301      	adds	r3, #1
 80043d6:	2b07      	cmp	r3, #7
 80043d8:	9320      	str	r3, [sp, #128]	; 0x80
 80043da:	dc01      	bgt.n	80043e0 <_svfprintf_r+0x748>
 80043dc:	3408      	adds	r4, #8
 80043de:	e008      	b.n	80043f2 <_svfprintf_r+0x75a>
 80043e0:	aa1f      	add	r2, sp, #124	; 0x7c
 80043e2:	4659      	mov	r1, fp
 80043e4:	4650      	mov	r0, sl
 80043e6:	f002 fca6 	bl	8006d36 <__ssprint_r>
 80043ea:	2800      	cmp	r0, #0
 80043ec:	f040 82d6 	bne.w	800499c <_svfprintf_r+0xd04>
 80043f0:	ac2c      	add	r4, sp, #176	; 0xb0
 80043f2:	ebc9 0606 	rsb	r6, r9, r6
 80043f6:	2e00      	cmp	r6, #0
 80043f8:	dd2e      	ble.n	8004458 <_svfprintf_r+0x7c0>
 80043fa:	4b56      	ldr	r3, [pc, #344]	; (8004554 <_svfprintf_r+0x8bc>)
 80043fc:	6023      	str	r3, [r4, #0]
 80043fe:	2e10      	cmp	r6, #16
 8004400:	dd16      	ble.n	8004430 <_svfprintf_r+0x798>
 8004402:	2310      	movs	r3, #16
 8004404:	6063      	str	r3, [r4, #4]
 8004406:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004408:	3310      	adds	r3, #16
 800440a:	9321      	str	r3, [sp, #132]	; 0x84
 800440c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800440e:	3301      	adds	r3, #1
 8004410:	2b07      	cmp	r3, #7
 8004412:	9320      	str	r3, [sp, #128]	; 0x80
 8004414:	dc01      	bgt.n	800441a <_svfprintf_r+0x782>
 8004416:	3408      	adds	r4, #8
 8004418:	e008      	b.n	800442c <_svfprintf_r+0x794>
 800441a:	aa1f      	add	r2, sp, #124	; 0x7c
 800441c:	4659      	mov	r1, fp
 800441e:	4650      	mov	r0, sl
 8004420:	f002 fc89 	bl	8006d36 <__ssprint_r>
 8004424:	2800      	cmp	r0, #0
 8004426:	f040 82b9 	bne.w	800499c <_svfprintf_r+0xd04>
 800442a:	ac2c      	add	r4, sp, #176	; 0xb0
 800442c:	3e10      	subs	r6, #16
 800442e:	e7e4      	b.n	80043fa <_svfprintf_r+0x762>
 8004430:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004432:	9821      	ldr	r0, [sp, #132]	; 0x84
 8004434:	6066      	str	r6, [r4, #4]
 8004436:	3301      	adds	r3, #1
 8004438:	4406      	add	r6, r0
 800443a:	2b07      	cmp	r3, #7
 800443c:	9621      	str	r6, [sp, #132]	; 0x84
 800443e:	9320      	str	r3, [sp, #128]	; 0x80
 8004440:	dc01      	bgt.n	8004446 <_svfprintf_r+0x7ae>
 8004442:	3408      	adds	r4, #8
 8004444:	e008      	b.n	8004458 <_svfprintf_r+0x7c0>
 8004446:	aa1f      	add	r2, sp, #124	; 0x7c
 8004448:	4659      	mov	r1, fp
 800444a:	4650      	mov	r0, sl
 800444c:	f002 fc73 	bl	8006d36 <__ssprint_r>
 8004450:	2800      	cmp	r0, #0
 8004452:	f040 82a3 	bne.w	800499c <_svfprintf_r+0xd04>
 8004456:	ac2c      	add	r4, sp, #176	; 0xb0
 8004458:	05eb      	lsls	r3, r5, #23
 800445a:	d414      	bmi.n	8004486 <_svfprintf_r+0x7ee>
 800445c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800445e:	e884 0300 	stmia.w	r4, {r8, r9}
 8004462:	444b      	add	r3, r9
 8004464:	9321      	str	r3, [sp, #132]	; 0x84
 8004466:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004468:	3301      	adds	r3, #1
 800446a:	2b07      	cmp	r3, #7
 800446c:	9320      	str	r3, [sp, #128]	; 0x80
 800446e:	f340 8244 	ble.w	80048fa <_svfprintf_r+0xc62>
 8004472:	aa1f      	add	r2, sp, #124	; 0x7c
 8004474:	4659      	mov	r1, fp
 8004476:	4650      	mov	r0, sl
 8004478:	f002 fc5d 	bl	8006d36 <__ssprint_r>
 800447c:	2800      	cmp	r0, #0
 800447e:	f040 828d 	bne.w	800499c <_svfprintf_r+0xd04>
 8004482:	ac2c      	add	r4, sp, #176	; 0xb0
 8004484:	e23a      	b.n	80048fc <_svfprintf_r+0xc64>
 8004486:	9b02      	ldr	r3, [sp, #8]
 8004488:	2b65      	cmp	r3, #101	; 0x65
 800448a:	f340 81ad 	ble.w	80047e8 <_svfprintf_r+0xb50>
 800448e:	2200      	movs	r2, #0
 8004490:	2300      	movs	r3, #0
 8004492:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004496:	f7fc fb13 	bl	8000ac0 <__aeabi_dcmpeq>
 800449a:	2800      	cmp	r0, #0
 800449c:	d05e      	beq.n	800455c <_svfprintf_r+0x8c4>
 800449e:	4b2e      	ldr	r3, [pc, #184]	; (8004558 <_svfprintf_r+0x8c0>)
 80044a0:	6023      	str	r3, [r4, #0]
 80044a2:	2301      	movs	r3, #1
 80044a4:	6063      	str	r3, [r4, #4]
 80044a6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80044a8:	3301      	adds	r3, #1
 80044aa:	9321      	str	r3, [sp, #132]	; 0x84
 80044ac:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80044ae:	3301      	adds	r3, #1
 80044b0:	2b07      	cmp	r3, #7
 80044b2:	9320      	str	r3, [sp, #128]	; 0x80
 80044b4:	dc01      	bgt.n	80044ba <_svfprintf_r+0x822>
 80044b6:	3408      	adds	r4, #8
 80044b8:	e008      	b.n	80044cc <_svfprintf_r+0x834>
 80044ba:	aa1f      	add	r2, sp, #124	; 0x7c
 80044bc:	4659      	mov	r1, fp
 80044be:	4650      	mov	r0, sl
 80044c0:	f002 fc39 	bl	8006d36 <__ssprint_r>
 80044c4:	2800      	cmp	r0, #0
 80044c6:	f040 8269 	bne.w	800499c <_svfprintf_r+0xd04>
 80044ca:	ac2c      	add	r4, sp, #176	; 0xb0
 80044cc:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80044ce:	9a04      	ldr	r2, [sp, #16]
 80044d0:	4293      	cmp	r3, r2
 80044d2:	db02      	blt.n	80044da <_svfprintf_r+0x842>
 80044d4:	07ee      	lsls	r6, r5, #31
 80044d6:	f140 8211 	bpl.w	80048fc <_svfprintf_r+0xc64>
 80044da:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80044dc:	6023      	str	r3, [r4, #0]
 80044de:	9b08      	ldr	r3, [sp, #32]
 80044e0:	6063      	str	r3, [r4, #4]
 80044e2:	9a08      	ldr	r2, [sp, #32]
 80044e4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80044e6:	4413      	add	r3, r2
 80044e8:	9321      	str	r3, [sp, #132]	; 0x84
 80044ea:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80044ec:	3301      	adds	r3, #1
 80044ee:	2b07      	cmp	r3, #7
 80044f0:	9320      	str	r3, [sp, #128]	; 0x80
 80044f2:	dc01      	bgt.n	80044f8 <_svfprintf_r+0x860>
 80044f4:	3408      	adds	r4, #8
 80044f6:	e008      	b.n	800450a <_svfprintf_r+0x872>
 80044f8:	aa1f      	add	r2, sp, #124	; 0x7c
 80044fa:	4659      	mov	r1, fp
 80044fc:	4650      	mov	r0, sl
 80044fe:	f002 fc1a 	bl	8006d36 <__ssprint_r>
 8004502:	2800      	cmp	r0, #0
 8004504:	f040 824a 	bne.w	800499c <_svfprintf_r+0xd04>
 8004508:	ac2c      	add	r4, sp, #176	; 0xb0
 800450a:	9b04      	ldr	r3, [sp, #16]
 800450c:	1e5e      	subs	r6, r3, #1
 800450e:	2e00      	cmp	r6, #0
 8004510:	f340 81f4 	ble.w	80048fc <_svfprintf_r+0xc64>
 8004514:	4f0f      	ldr	r7, [pc, #60]	; (8004554 <_svfprintf_r+0x8bc>)
 8004516:	f04f 0810 	mov.w	r8, #16
 800451a:	2e10      	cmp	r6, #16
 800451c:	f340 8159 	ble.w	80047d2 <_svfprintf_r+0xb3a>
 8004520:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004522:	3310      	adds	r3, #16
 8004524:	9321      	str	r3, [sp, #132]	; 0x84
 8004526:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004528:	3301      	adds	r3, #1
 800452a:	2b07      	cmp	r3, #7
 800452c:	e884 0180 	stmia.w	r4, {r7, r8}
 8004530:	9320      	str	r3, [sp, #128]	; 0x80
 8004532:	dc01      	bgt.n	8004538 <_svfprintf_r+0x8a0>
 8004534:	3408      	adds	r4, #8
 8004536:	e008      	b.n	800454a <_svfprintf_r+0x8b2>
 8004538:	aa1f      	add	r2, sp, #124	; 0x7c
 800453a:	4659      	mov	r1, fp
 800453c:	4650      	mov	r0, sl
 800453e:	f002 fbfa 	bl	8006d36 <__ssprint_r>
 8004542:	2800      	cmp	r0, #0
 8004544:	f040 822a 	bne.w	800499c <_svfprintf_r+0xd04>
 8004548:	ac2c      	add	r4, sp, #176	; 0xb0
 800454a:	3e10      	subs	r6, #16
 800454c:	e7e5      	b.n	800451a <_svfprintf_r+0x882>
 800454e:	bf00      	nop
 8004550:	0800741e 	.word	0x0800741e
 8004554:	080073da 	.word	0x080073da
 8004558:	0800741c 	.word	0x0800741c
 800455c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800455e:	2b00      	cmp	r3, #0
 8004560:	dc7c      	bgt.n	800465c <_svfprintf_r+0x9c4>
 8004562:	4b9f      	ldr	r3, [pc, #636]	; (80047e0 <_svfprintf_r+0xb48>)
 8004564:	6023      	str	r3, [r4, #0]
 8004566:	2301      	movs	r3, #1
 8004568:	6063      	str	r3, [r4, #4]
 800456a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800456c:	3301      	adds	r3, #1
 800456e:	9321      	str	r3, [sp, #132]	; 0x84
 8004570:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004572:	3301      	adds	r3, #1
 8004574:	2b07      	cmp	r3, #7
 8004576:	9320      	str	r3, [sp, #128]	; 0x80
 8004578:	dc01      	bgt.n	800457e <_svfprintf_r+0x8e6>
 800457a:	3408      	adds	r4, #8
 800457c:	e008      	b.n	8004590 <_svfprintf_r+0x8f8>
 800457e:	aa1f      	add	r2, sp, #124	; 0x7c
 8004580:	4659      	mov	r1, fp
 8004582:	4650      	mov	r0, sl
 8004584:	f002 fbd7 	bl	8006d36 <__ssprint_r>
 8004588:	2800      	cmp	r0, #0
 800458a:	f040 8207 	bne.w	800499c <_svfprintf_r+0xd04>
 800458e:	ac2c      	add	r4, sp, #176	; 0xb0
 8004590:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004592:	b923      	cbnz	r3, 800459e <_svfprintf_r+0x906>
 8004594:	9b04      	ldr	r3, [sp, #16]
 8004596:	b913      	cbnz	r3, 800459e <_svfprintf_r+0x906>
 8004598:	07e8      	lsls	r0, r5, #31
 800459a:	f140 81af 	bpl.w	80048fc <_svfprintf_r+0xc64>
 800459e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80045a0:	6023      	str	r3, [r4, #0]
 80045a2:	9b08      	ldr	r3, [sp, #32]
 80045a4:	6063      	str	r3, [r4, #4]
 80045a6:	9a08      	ldr	r2, [sp, #32]
 80045a8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80045aa:	4413      	add	r3, r2
 80045ac:	9321      	str	r3, [sp, #132]	; 0x84
 80045ae:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80045b0:	3301      	adds	r3, #1
 80045b2:	2b07      	cmp	r3, #7
 80045b4:	9320      	str	r3, [sp, #128]	; 0x80
 80045b6:	dc02      	bgt.n	80045be <_svfprintf_r+0x926>
 80045b8:	f104 0308 	add.w	r3, r4, #8
 80045bc:	e008      	b.n	80045d0 <_svfprintf_r+0x938>
 80045be:	aa1f      	add	r2, sp, #124	; 0x7c
 80045c0:	4659      	mov	r1, fp
 80045c2:	4650      	mov	r0, sl
 80045c4:	f002 fbb7 	bl	8006d36 <__ssprint_r>
 80045c8:	2800      	cmp	r0, #0
 80045ca:	f040 81e7 	bne.w	800499c <_svfprintf_r+0xd04>
 80045ce:	ab2c      	add	r3, sp, #176	; 0xb0
 80045d0:	9e19      	ldr	r6, [sp, #100]	; 0x64
 80045d2:	4276      	negs	r6, r6
 80045d4:	2e00      	cmp	r6, #0
 80045d6:	dd30      	ble.n	800463a <_svfprintf_r+0x9a2>
 80045d8:	4f82      	ldr	r7, [pc, #520]	; (80047e4 <_svfprintf_r+0xb4c>)
 80045da:	2410      	movs	r4, #16
 80045dc:	2e10      	cmp	r6, #16
 80045de:	dd16      	ble.n	800460e <_svfprintf_r+0x976>
 80045e0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80045e2:	601f      	str	r7, [r3, #0]
 80045e4:	3210      	adds	r2, #16
 80045e6:	9221      	str	r2, [sp, #132]	; 0x84
 80045e8:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80045ea:	605c      	str	r4, [r3, #4]
 80045ec:	3201      	adds	r2, #1
 80045ee:	2a07      	cmp	r2, #7
 80045f0:	9220      	str	r2, [sp, #128]	; 0x80
 80045f2:	dc01      	bgt.n	80045f8 <_svfprintf_r+0x960>
 80045f4:	3308      	adds	r3, #8
 80045f6:	e008      	b.n	800460a <_svfprintf_r+0x972>
 80045f8:	aa1f      	add	r2, sp, #124	; 0x7c
 80045fa:	4659      	mov	r1, fp
 80045fc:	4650      	mov	r0, sl
 80045fe:	f002 fb9a 	bl	8006d36 <__ssprint_r>
 8004602:	2800      	cmp	r0, #0
 8004604:	f040 81ca 	bne.w	800499c <_svfprintf_r+0xd04>
 8004608:	ab2c      	add	r3, sp, #176	; 0xb0
 800460a:	3e10      	subs	r6, #16
 800460c:	e7e6      	b.n	80045dc <_svfprintf_r+0x944>
 800460e:	4a75      	ldr	r2, [pc, #468]	; (80047e4 <_svfprintf_r+0xb4c>)
 8004610:	e883 0044 	stmia.w	r3, {r2, r6}
 8004614:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8004616:	4416      	add	r6, r2
 8004618:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800461a:	9621      	str	r6, [sp, #132]	; 0x84
 800461c:	3201      	adds	r2, #1
 800461e:	2a07      	cmp	r2, #7
 8004620:	9220      	str	r2, [sp, #128]	; 0x80
 8004622:	dc01      	bgt.n	8004628 <_svfprintf_r+0x990>
 8004624:	3308      	adds	r3, #8
 8004626:	e008      	b.n	800463a <_svfprintf_r+0x9a2>
 8004628:	aa1f      	add	r2, sp, #124	; 0x7c
 800462a:	4659      	mov	r1, fp
 800462c:	4650      	mov	r0, sl
 800462e:	f002 fb82 	bl	8006d36 <__ssprint_r>
 8004632:	2800      	cmp	r0, #0
 8004634:	f040 81b2 	bne.w	800499c <_svfprintf_r+0xd04>
 8004638:	ab2c      	add	r3, sp, #176	; 0xb0
 800463a:	9a04      	ldr	r2, [sp, #16]
 800463c:	605a      	str	r2, [r3, #4]
 800463e:	9904      	ldr	r1, [sp, #16]
 8004640:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8004642:	f8c3 8000 	str.w	r8, [r3]
 8004646:	440a      	add	r2, r1
 8004648:	9221      	str	r2, [sp, #132]	; 0x84
 800464a:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800464c:	3201      	adds	r2, #1
 800464e:	2a07      	cmp	r2, #7
 8004650:	9220      	str	r2, [sp, #128]	; 0x80
 8004652:	f73f af0e 	bgt.w	8004472 <_svfprintf_r+0x7da>
 8004656:	f103 0408 	add.w	r4, r3, #8
 800465a:	e14f      	b.n	80048fc <_svfprintf_r+0xc64>
 800465c:	9b04      	ldr	r3, [sp, #16]
 800465e:	42bb      	cmp	r3, r7
 8004660:	bfa8      	it	ge
 8004662:	463b      	movge	r3, r7
 8004664:	2b00      	cmp	r3, #0
 8004666:	461e      	mov	r6, r3
 8004668:	dd15      	ble.n	8004696 <_svfprintf_r+0x9fe>
 800466a:	6063      	str	r3, [r4, #4]
 800466c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800466e:	f8c4 8000 	str.w	r8, [r4]
 8004672:	4433      	add	r3, r6
 8004674:	9321      	str	r3, [sp, #132]	; 0x84
 8004676:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004678:	3301      	adds	r3, #1
 800467a:	2b07      	cmp	r3, #7
 800467c:	9320      	str	r3, [sp, #128]	; 0x80
 800467e:	dc01      	bgt.n	8004684 <_svfprintf_r+0x9ec>
 8004680:	3408      	adds	r4, #8
 8004682:	e008      	b.n	8004696 <_svfprintf_r+0x9fe>
 8004684:	aa1f      	add	r2, sp, #124	; 0x7c
 8004686:	4659      	mov	r1, fp
 8004688:	4650      	mov	r0, sl
 800468a:	f002 fb54 	bl	8006d36 <__ssprint_r>
 800468e:	2800      	cmp	r0, #0
 8004690:	f040 8184 	bne.w	800499c <_svfprintf_r+0xd04>
 8004694:	ac2c      	add	r4, sp, #176	; 0xb0
 8004696:	2e00      	cmp	r6, #0
 8004698:	bfac      	ite	ge
 800469a:	1bbe      	subge	r6, r7, r6
 800469c:	463e      	movlt	r6, r7
 800469e:	2e00      	cmp	r6, #0
 80046a0:	dd30      	ble.n	8004704 <_svfprintf_r+0xa6c>
 80046a2:	f04f 0910 	mov.w	r9, #16
 80046a6:	4b4f      	ldr	r3, [pc, #316]	; (80047e4 <_svfprintf_r+0xb4c>)
 80046a8:	6023      	str	r3, [r4, #0]
 80046aa:	2e10      	cmp	r6, #16
 80046ac:	dd16      	ble.n	80046dc <_svfprintf_r+0xa44>
 80046ae:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80046b0:	f8c4 9004 	str.w	r9, [r4, #4]
 80046b4:	3310      	adds	r3, #16
 80046b6:	9321      	str	r3, [sp, #132]	; 0x84
 80046b8:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80046ba:	3301      	adds	r3, #1
 80046bc:	2b07      	cmp	r3, #7
 80046be:	9320      	str	r3, [sp, #128]	; 0x80
 80046c0:	dc01      	bgt.n	80046c6 <_svfprintf_r+0xa2e>
 80046c2:	3408      	adds	r4, #8
 80046c4:	e008      	b.n	80046d8 <_svfprintf_r+0xa40>
 80046c6:	aa1f      	add	r2, sp, #124	; 0x7c
 80046c8:	4659      	mov	r1, fp
 80046ca:	4650      	mov	r0, sl
 80046cc:	f002 fb33 	bl	8006d36 <__ssprint_r>
 80046d0:	2800      	cmp	r0, #0
 80046d2:	f040 8163 	bne.w	800499c <_svfprintf_r+0xd04>
 80046d6:	ac2c      	add	r4, sp, #176	; 0xb0
 80046d8:	3e10      	subs	r6, #16
 80046da:	e7e4      	b.n	80046a6 <_svfprintf_r+0xa0e>
 80046dc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80046de:	6066      	str	r6, [r4, #4]
 80046e0:	441e      	add	r6, r3
 80046e2:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80046e4:	9621      	str	r6, [sp, #132]	; 0x84
 80046e6:	3301      	adds	r3, #1
 80046e8:	2b07      	cmp	r3, #7
 80046ea:	9320      	str	r3, [sp, #128]	; 0x80
 80046ec:	dc01      	bgt.n	80046f2 <_svfprintf_r+0xa5a>
 80046ee:	3408      	adds	r4, #8
 80046f0:	e008      	b.n	8004704 <_svfprintf_r+0xa6c>
 80046f2:	aa1f      	add	r2, sp, #124	; 0x7c
 80046f4:	4659      	mov	r1, fp
 80046f6:	4650      	mov	r0, sl
 80046f8:	f002 fb1d 	bl	8006d36 <__ssprint_r>
 80046fc:	2800      	cmp	r0, #0
 80046fe:	f040 814d 	bne.w	800499c <_svfprintf_r+0xd04>
 8004702:	ac2c      	add	r4, sp, #176	; 0xb0
 8004704:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004706:	9a04      	ldr	r2, [sp, #16]
 8004708:	4293      	cmp	r3, r2
 800470a:	4447      	add	r7, r8
 800470c:	db01      	blt.n	8004712 <_svfprintf_r+0xa7a>
 800470e:	07e9      	lsls	r1, r5, #31
 8004710:	d517      	bpl.n	8004742 <_svfprintf_r+0xaaa>
 8004712:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004714:	6023      	str	r3, [r4, #0]
 8004716:	9b08      	ldr	r3, [sp, #32]
 8004718:	6063      	str	r3, [r4, #4]
 800471a:	9a08      	ldr	r2, [sp, #32]
 800471c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800471e:	4413      	add	r3, r2
 8004720:	9321      	str	r3, [sp, #132]	; 0x84
 8004722:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004724:	3301      	adds	r3, #1
 8004726:	2b07      	cmp	r3, #7
 8004728:	9320      	str	r3, [sp, #128]	; 0x80
 800472a:	dc01      	bgt.n	8004730 <_svfprintf_r+0xa98>
 800472c:	3408      	adds	r4, #8
 800472e:	e008      	b.n	8004742 <_svfprintf_r+0xaaa>
 8004730:	aa1f      	add	r2, sp, #124	; 0x7c
 8004732:	4659      	mov	r1, fp
 8004734:	4650      	mov	r0, sl
 8004736:	f002 fafe 	bl	8006d36 <__ssprint_r>
 800473a:	2800      	cmp	r0, #0
 800473c:	f040 812e 	bne.w	800499c <_svfprintf_r+0xd04>
 8004740:	ac2c      	add	r4, sp, #176	; 0xb0
 8004742:	9b04      	ldr	r3, [sp, #16]
 8004744:	9a04      	ldr	r2, [sp, #16]
 8004746:	eb08 0603 	add.w	r6, r8, r3
 800474a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800474c:	1bf6      	subs	r6, r6, r7
 800474e:	1ad3      	subs	r3, r2, r3
 8004750:	429e      	cmp	r6, r3
 8004752:	bfa8      	it	ge
 8004754:	461e      	movge	r6, r3
 8004756:	2e00      	cmp	r6, #0
 8004758:	dd14      	ble.n	8004784 <_svfprintf_r+0xaec>
 800475a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800475c:	6027      	str	r7, [r4, #0]
 800475e:	4433      	add	r3, r6
 8004760:	9321      	str	r3, [sp, #132]	; 0x84
 8004762:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004764:	6066      	str	r6, [r4, #4]
 8004766:	3301      	adds	r3, #1
 8004768:	2b07      	cmp	r3, #7
 800476a:	9320      	str	r3, [sp, #128]	; 0x80
 800476c:	dc01      	bgt.n	8004772 <_svfprintf_r+0xada>
 800476e:	3408      	adds	r4, #8
 8004770:	e008      	b.n	8004784 <_svfprintf_r+0xaec>
 8004772:	aa1f      	add	r2, sp, #124	; 0x7c
 8004774:	4659      	mov	r1, fp
 8004776:	4650      	mov	r0, sl
 8004778:	f002 fadd 	bl	8006d36 <__ssprint_r>
 800477c:	2800      	cmp	r0, #0
 800477e:	f040 810d 	bne.w	800499c <_svfprintf_r+0xd04>
 8004782:	ac2c      	add	r4, sp, #176	; 0xb0
 8004784:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004786:	9a04      	ldr	r2, [sp, #16]
 8004788:	2e00      	cmp	r6, #0
 800478a:	eba2 0303 	sub.w	r3, r2, r3
 800478e:	bfac      	ite	ge
 8004790:	1b9e      	subge	r6, r3, r6
 8004792:	461e      	movlt	r6, r3
 8004794:	2e00      	cmp	r6, #0
 8004796:	f340 80b1 	ble.w	80048fc <_svfprintf_r+0xc64>
 800479a:	4f12      	ldr	r7, [pc, #72]	; (80047e4 <_svfprintf_r+0xb4c>)
 800479c:	f04f 0810 	mov.w	r8, #16
 80047a0:	2e10      	cmp	r6, #16
 80047a2:	dd16      	ble.n	80047d2 <_svfprintf_r+0xb3a>
 80047a4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80047a6:	3310      	adds	r3, #16
 80047a8:	9321      	str	r3, [sp, #132]	; 0x84
 80047aa:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80047ac:	3301      	adds	r3, #1
 80047ae:	2b07      	cmp	r3, #7
 80047b0:	e884 0180 	stmia.w	r4, {r7, r8}
 80047b4:	9320      	str	r3, [sp, #128]	; 0x80
 80047b6:	dc01      	bgt.n	80047bc <_svfprintf_r+0xb24>
 80047b8:	3408      	adds	r4, #8
 80047ba:	e008      	b.n	80047ce <_svfprintf_r+0xb36>
 80047bc:	aa1f      	add	r2, sp, #124	; 0x7c
 80047be:	4659      	mov	r1, fp
 80047c0:	4650      	mov	r0, sl
 80047c2:	f002 fab8 	bl	8006d36 <__ssprint_r>
 80047c6:	2800      	cmp	r0, #0
 80047c8:	f040 80e8 	bne.w	800499c <_svfprintf_r+0xd04>
 80047cc:	ac2c      	add	r4, sp, #176	; 0xb0
 80047ce:	3e10      	subs	r6, #16
 80047d0:	e7e6      	b.n	80047a0 <_svfprintf_r+0xb08>
 80047d2:	4b04      	ldr	r3, [pc, #16]	; (80047e4 <_svfprintf_r+0xb4c>)
 80047d4:	e884 0048 	stmia.w	r4, {r3, r6}
 80047d8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80047da:	441e      	add	r6, r3
 80047dc:	9621      	str	r6, [sp, #132]	; 0x84
 80047de:	e642      	b.n	8004466 <_svfprintf_r+0x7ce>
 80047e0:	0800741c 	.word	0x0800741c
 80047e4:	080073da 	.word	0x080073da
 80047e8:	9b04      	ldr	r3, [sp, #16]
 80047ea:	2b01      	cmp	r3, #1
 80047ec:	dc01      	bgt.n	80047f2 <_svfprintf_r+0xb5a>
 80047ee:	07ea      	lsls	r2, r5, #31
 80047f0:	d573      	bpl.n	80048da <_svfprintf_r+0xc42>
 80047f2:	2301      	movs	r3, #1
 80047f4:	6063      	str	r3, [r4, #4]
 80047f6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80047f8:	f8c4 8000 	str.w	r8, [r4]
 80047fc:	3301      	adds	r3, #1
 80047fe:	9321      	str	r3, [sp, #132]	; 0x84
 8004800:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004802:	3301      	adds	r3, #1
 8004804:	2b07      	cmp	r3, #7
 8004806:	9320      	str	r3, [sp, #128]	; 0x80
 8004808:	dc01      	bgt.n	800480e <_svfprintf_r+0xb76>
 800480a:	3408      	adds	r4, #8
 800480c:	e008      	b.n	8004820 <_svfprintf_r+0xb88>
 800480e:	aa1f      	add	r2, sp, #124	; 0x7c
 8004810:	4659      	mov	r1, fp
 8004812:	4650      	mov	r0, sl
 8004814:	f002 fa8f 	bl	8006d36 <__ssprint_r>
 8004818:	2800      	cmp	r0, #0
 800481a:	f040 80bf 	bne.w	800499c <_svfprintf_r+0xd04>
 800481e:	ac2c      	add	r4, sp, #176	; 0xb0
 8004820:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004822:	6023      	str	r3, [r4, #0]
 8004824:	9b08      	ldr	r3, [sp, #32]
 8004826:	6063      	str	r3, [r4, #4]
 8004828:	9a08      	ldr	r2, [sp, #32]
 800482a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800482c:	4413      	add	r3, r2
 800482e:	9321      	str	r3, [sp, #132]	; 0x84
 8004830:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004832:	3301      	adds	r3, #1
 8004834:	2b07      	cmp	r3, #7
 8004836:	9320      	str	r3, [sp, #128]	; 0x80
 8004838:	dc01      	bgt.n	800483e <_svfprintf_r+0xba6>
 800483a:	3408      	adds	r4, #8
 800483c:	e008      	b.n	8004850 <_svfprintf_r+0xbb8>
 800483e:	aa1f      	add	r2, sp, #124	; 0x7c
 8004840:	4659      	mov	r1, fp
 8004842:	4650      	mov	r0, sl
 8004844:	f002 fa77 	bl	8006d36 <__ssprint_r>
 8004848:	2800      	cmp	r0, #0
 800484a:	f040 80a7 	bne.w	800499c <_svfprintf_r+0xd04>
 800484e:	ac2c      	add	r4, sp, #176	; 0xb0
 8004850:	2300      	movs	r3, #0
 8004852:	2200      	movs	r2, #0
 8004854:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004858:	f7fc f932 	bl	8000ac0 <__aeabi_dcmpeq>
 800485c:	9b04      	ldr	r3, [sp, #16]
 800485e:	1e5e      	subs	r6, r3, #1
 8004860:	b9b8      	cbnz	r0, 8004892 <_svfprintf_r+0xbfa>
 8004862:	f108 0301 	add.w	r3, r8, #1
 8004866:	e884 0048 	stmia.w	r4, {r3, r6}
 800486a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800486c:	9a04      	ldr	r2, [sp, #16]
 800486e:	3b01      	subs	r3, #1
 8004870:	4413      	add	r3, r2
 8004872:	9321      	str	r3, [sp, #132]	; 0x84
 8004874:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004876:	3301      	adds	r3, #1
 8004878:	2b07      	cmp	r3, #7
 800487a:	9320      	str	r3, [sp, #128]	; 0x80
 800487c:	dd34      	ble.n	80048e8 <_svfprintf_r+0xc50>
 800487e:	aa1f      	add	r2, sp, #124	; 0x7c
 8004880:	4659      	mov	r1, fp
 8004882:	4650      	mov	r0, sl
 8004884:	f002 fa57 	bl	8006d36 <__ssprint_r>
 8004888:	2800      	cmp	r0, #0
 800488a:	f040 8087 	bne.w	800499c <_svfprintf_r+0xd04>
 800488e:	ac2c      	add	r4, sp, #176	; 0xb0
 8004890:	e02b      	b.n	80048ea <_svfprintf_r+0xc52>
 8004892:	2e00      	cmp	r6, #0
 8004894:	dd29      	ble.n	80048ea <_svfprintf_r+0xc52>
 8004896:	4fa7      	ldr	r7, [pc, #668]	; (8004b34 <_svfprintf_r+0xe9c>)
 8004898:	f04f 0810 	mov.w	r8, #16
 800489c:	2e10      	cmp	r6, #16
 800489e:	dd15      	ble.n	80048cc <_svfprintf_r+0xc34>
 80048a0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80048a2:	3310      	adds	r3, #16
 80048a4:	9321      	str	r3, [sp, #132]	; 0x84
 80048a6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80048a8:	3301      	adds	r3, #1
 80048aa:	2b07      	cmp	r3, #7
 80048ac:	e884 0180 	stmia.w	r4, {r7, r8}
 80048b0:	9320      	str	r3, [sp, #128]	; 0x80
 80048b2:	dc01      	bgt.n	80048b8 <_svfprintf_r+0xc20>
 80048b4:	3408      	adds	r4, #8
 80048b6:	e007      	b.n	80048c8 <_svfprintf_r+0xc30>
 80048b8:	aa1f      	add	r2, sp, #124	; 0x7c
 80048ba:	4659      	mov	r1, fp
 80048bc:	4650      	mov	r0, sl
 80048be:	f002 fa3a 	bl	8006d36 <__ssprint_r>
 80048c2:	2800      	cmp	r0, #0
 80048c4:	d16a      	bne.n	800499c <_svfprintf_r+0xd04>
 80048c6:	ac2c      	add	r4, sp, #176	; 0xb0
 80048c8:	3e10      	subs	r6, #16
 80048ca:	e7e7      	b.n	800489c <_svfprintf_r+0xc04>
 80048cc:	4b99      	ldr	r3, [pc, #612]	; (8004b34 <_svfprintf_r+0xe9c>)
 80048ce:	e884 0048 	stmia.w	r4, {r3, r6}
 80048d2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80048d4:	441e      	add	r6, r3
 80048d6:	9621      	str	r6, [sp, #132]	; 0x84
 80048d8:	e7cc      	b.n	8004874 <_svfprintf_r+0xbdc>
 80048da:	2301      	movs	r3, #1
 80048dc:	6063      	str	r3, [r4, #4]
 80048de:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80048e0:	f8c4 8000 	str.w	r8, [r4]
 80048e4:	3301      	adds	r3, #1
 80048e6:	e7c4      	b.n	8004872 <_svfprintf_r+0xbda>
 80048e8:	3408      	adds	r4, #8
 80048ea:	ab1b      	add	r3, sp, #108	; 0x6c
 80048ec:	6023      	str	r3, [r4, #0]
 80048ee:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80048f0:	6063      	str	r3, [r4, #4]
 80048f2:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80048f4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80048f6:	4413      	add	r3, r2
 80048f8:	e5b4      	b.n	8004464 <_svfprintf_r+0x7cc>
 80048fa:	3408      	adds	r4, #8
 80048fc:	076b      	lsls	r3, r5, #29
 80048fe:	d40b      	bmi.n	8004918 <_svfprintf_r+0xc80>
 8004900:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004902:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004904:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004906:	428a      	cmp	r2, r1
 8004908:	bfac      	ite	ge
 800490a:	189b      	addge	r3, r3, r2
 800490c:	185b      	addlt	r3, r3, r1
 800490e:	930a      	str	r3, [sp, #40]	; 0x28
 8004910:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004912:	2b00      	cmp	r3, #0
 8004914:	d035      	beq.n	8004982 <_svfprintf_r+0xcea>
 8004916:	e02e      	b.n	8004976 <_svfprintf_r+0xcde>
 8004918:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800491a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800491c:	1a9d      	subs	r5, r3, r2
 800491e:	2d00      	cmp	r5, #0
 8004920:	ddee      	ble.n	8004900 <_svfprintf_r+0xc68>
 8004922:	2610      	movs	r6, #16
 8004924:	4b84      	ldr	r3, [pc, #528]	; (8004b38 <_svfprintf_r+0xea0>)
 8004926:	6023      	str	r3, [r4, #0]
 8004928:	2d10      	cmp	r5, #16
 800492a:	dd13      	ble.n	8004954 <_svfprintf_r+0xcbc>
 800492c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800492e:	6066      	str	r6, [r4, #4]
 8004930:	3310      	adds	r3, #16
 8004932:	9321      	str	r3, [sp, #132]	; 0x84
 8004934:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004936:	3301      	adds	r3, #1
 8004938:	2b07      	cmp	r3, #7
 800493a:	9320      	str	r3, [sp, #128]	; 0x80
 800493c:	dc01      	bgt.n	8004942 <_svfprintf_r+0xcaa>
 800493e:	3408      	adds	r4, #8
 8004940:	e006      	b.n	8004950 <_svfprintf_r+0xcb8>
 8004942:	aa1f      	add	r2, sp, #124	; 0x7c
 8004944:	4659      	mov	r1, fp
 8004946:	4650      	mov	r0, sl
 8004948:	f002 f9f5 	bl	8006d36 <__ssprint_r>
 800494c:	bb30      	cbnz	r0, 800499c <_svfprintf_r+0xd04>
 800494e:	ac2c      	add	r4, sp, #176	; 0xb0
 8004950:	3d10      	subs	r5, #16
 8004952:	e7e7      	b.n	8004924 <_svfprintf_r+0xc8c>
 8004954:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004956:	6065      	str	r5, [r4, #4]
 8004958:	441d      	add	r5, r3
 800495a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800495c:	9521      	str	r5, [sp, #132]	; 0x84
 800495e:	3301      	adds	r3, #1
 8004960:	2b07      	cmp	r3, #7
 8004962:	9320      	str	r3, [sp, #128]	; 0x80
 8004964:	ddcc      	ble.n	8004900 <_svfprintf_r+0xc68>
 8004966:	aa1f      	add	r2, sp, #124	; 0x7c
 8004968:	4659      	mov	r1, fp
 800496a:	4650      	mov	r0, sl
 800496c:	f002 f9e3 	bl	8006d36 <__ssprint_r>
 8004970:	2800      	cmp	r0, #0
 8004972:	d0c5      	beq.n	8004900 <_svfprintf_r+0xc68>
 8004974:	e012      	b.n	800499c <_svfprintf_r+0xd04>
 8004976:	aa1f      	add	r2, sp, #124	; 0x7c
 8004978:	4659      	mov	r1, fp
 800497a:	4650      	mov	r0, sl
 800497c:	f002 f9db 	bl	8006d36 <__ssprint_r>
 8004980:	b960      	cbnz	r0, 800499c <_svfprintf_r+0xd04>
 8004982:	2300      	movs	r3, #0
 8004984:	9320      	str	r3, [sp, #128]	; 0x80
 8004986:	9f03      	ldr	r7, [sp, #12]
 8004988:	ac2c      	add	r4, sp, #176	; 0xb0
 800498a:	f7ff b9bb 	b.w	8003d04 <_svfprintf_r+0x6c>
 800498e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004990:	b123      	cbz	r3, 800499c <_svfprintf_r+0xd04>
 8004992:	aa1f      	add	r2, sp, #124	; 0x7c
 8004994:	4659      	mov	r1, fp
 8004996:	4650      	mov	r0, sl
 8004998:	f002 f9cd 	bl	8006d36 <__ssprint_r>
 800499c:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 80049a0:	f013 0f40 	tst.w	r3, #64	; 0x40
 80049a4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80049a6:	bf18      	it	ne
 80049a8:	f04f 33ff 	movne.w	r3, #4294967295
 80049ac:	4618      	mov	r0, r3
 80049ae:	e12e      	b.n	8004c0e <_svfprintf_r+0xf76>
 80049b0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80049b4:	4610      	mov	r0, r2
 80049b6:	4619      	mov	r1, r3
 80049b8:	f7fc f8b4 	bl	8000b24 <__aeabi_dcmpun>
 80049bc:	b160      	cbz	r0, 80049d8 <_svfprintf_r+0xd40>
 80049be:	4b5f      	ldr	r3, [pc, #380]	; (8004b3c <_svfprintf_r+0xea4>)
 80049c0:	4a5f      	ldr	r2, [pc, #380]	; (8004b40 <_svfprintf_r+0xea8>)
 80049c2:	9902      	ldr	r1, [sp, #8]
 80049c4:	f025 0580 	bic.w	r5, r5, #128	; 0x80
 80049c8:	2947      	cmp	r1, #71	; 0x47
 80049ca:	bfcc      	ite	gt
 80049cc:	4690      	movgt	r8, r2
 80049ce:	4698      	movle	r8, r3
 80049d0:	f04f 0903 	mov.w	r9, #3
 80049d4:	2600      	movs	r6, #0
 80049d6:	e44e      	b.n	8004276 <_svfprintf_r+0x5de>
 80049d8:	f1b9 3fff 	cmp.w	r9, #4294967295
 80049dc:	d00a      	beq.n	80049f4 <_svfprintf_r+0xd5c>
 80049de:	9b02      	ldr	r3, [sp, #8]
 80049e0:	f023 0320 	bic.w	r3, r3, #32
 80049e4:	2b47      	cmp	r3, #71	; 0x47
 80049e6:	d107      	bne.n	80049f8 <_svfprintf_r+0xd60>
 80049e8:	f1b9 0f00 	cmp.w	r9, #0
 80049ec:	bf08      	it	eq
 80049ee:	f04f 0901 	moveq.w	r9, #1
 80049f2:	e001      	b.n	80049f8 <_svfprintf_r+0xd60>
 80049f4:	f04f 0906 	mov.w	r9, #6
 80049f8:	f445 7380 	orr.w	r3, r5, #256	; 0x100
 80049fc:	930c      	str	r3, [sp, #48]	; 0x30
 80049fe:	9b07      	ldr	r3, [sp, #28]
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	da07      	bge.n	8004a14 <_svfprintf_r+0xd7c>
 8004a04:	9b06      	ldr	r3, [sp, #24]
 8004a06:	930e      	str	r3, [sp, #56]	; 0x38
 8004a08:	9b07      	ldr	r3, [sp, #28]
 8004a0a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8004a0e:	930f      	str	r3, [sp, #60]	; 0x3c
 8004a10:	232d      	movs	r3, #45	; 0x2d
 8004a12:	e004      	b.n	8004a1e <_svfprintf_r+0xd86>
 8004a14:	ed9d 7b06 	vldr	d7, [sp, #24]
 8004a18:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 8004a1c:	2300      	movs	r3, #0
 8004a1e:	930b      	str	r3, [sp, #44]	; 0x2c
 8004a20:	9b02      	ldr	r3, [sp, #8]
 8004a22:	f023 0720 	bic.w	r7, r3, #32
 8004a26:	2f46      	cmp	r7, #70	; 0x46
 8004a28:	d004      	beq.n	8004a34 <_svfprintf_r+0xd9c>
 8004a2a:	2f45      	cmp	r7, #69	; 0x45
 8004a2c:	d105      	bne.n	8004a3a <_svfprintf_r+0xda2>
 8004a2e:	f109 0601 	add.w	r6, r9, #1
 8004a32:	e003      	b.n	8004a3c <_svfprintf_r+0xda4>
 8004a34:	464e      	mov	r6, r9
 8004a36:	2103      	movs	r1, #3
 8004a38:	e001      	b.n	8004a3e <_svfprintf_r+0xda6>
 8004a3a:	464e      	mov	r6, r9
 8004a3c:	2102      	movs	r1, #2
 8004a3e:	ab1d      	add	r3, sp, #116	; 0x74
 8004a40:	9301      	str	r3, [sp, #4]
 8004a42:	ab1a      	add	r3, sp, #104	; 0x68
 8004a44:	9300      	str	r3, [sp, #0]
 8004a46:	4632      	mov	r2, r6
 8004a48:	ab19      	add	r3, sp, #100	; 0x64
 8004a4a:	ed9d 0b0e 	vldr	d0, [sp, #56]	; 0x38
 8004a4e:	4650      	mov	r0, sl
 8004a50:	f000 f976 	bl	8004d40 <_dtoa_r>
 8004a54:	2f47      	cmp	r7, #71	; 0x47
 8004a56:	4680      	mov	r8, r0
 8004a58:	d102      	bne.n	8004a60 <_svfprintf_r+0xdc8>
 8004a5a:	07eb      	lsls	r3, r5, #31
 8004a5c:	f140 80cd 	bpl.w	8004bfa <_svfprintf_r+0xf62>
 8004a60:	eb08 0306 	add.w	r3, r8, r6
 8004a64:	2f46      	cmp	r7, #70	; 0x46
 8004a66:	9304      	str	r3, [sp, #16]
 8004a68:	d111      	bne.n	8004a8e <_svfprintf_r+0xdf6>
 8004a6a:	f898 3000 	ldrb.w	r3, [r8]
 8004a6e:	2b30      	cmp	r3, #48	; 0x30
 8004a70:	d109      	bne.n	8004a86 <_svfprintf_r+0xdee>
 8004a72:	2200      	movs	r2, #0
 8004a74:	2300      	movs	r3, #0
 8004a76:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8004a7a:	f7fc f821 	bl	8000ac0 <__aeabi_dcmpeq>
 8004a7e:	b910      	cbnz	r0, 8004a86 <_svfprintf_r+0xdee>
 8004a80:	f1c6 0601 	rsb	r6, r6, #1
 8004a84:	9619      	str	r6, [sp, #100]	; 0x64
 8004a86:	9a04      	ldr	r2, [sp, #16]
 8004a88:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004a8a:	441a      	add	r2, r3
 8004a8c:	9204      	str	r2, [sp, #16]
 8004a8e:	2200      	movs	r2, #0
 8004a90:	2300      	movs	r3, #0
 8004a92:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8004a96:	f7fc f813 	bl	8000ac0 <__aeabi_dcmpeq>
 8004a9a:	b908      	cbnz	r0, 8004aa0 <_svfprintf_r+0xe08>
 8004a9c:	2230      	movs	r2, #48	; 0x30
 8004a9e:	e002      	b.n	8004aa6 <_svfprintf_r+0xe0e>
 8004aa0:	9b04      	ldr	r3, [sp, #16]
 8004aa2:	931d      	str	r3, [sp, #116]	; 0x74
 8004aa4:	e007      	b.n	8004ab6 <_svfprintf_r+0xe1e>
 8004aa6:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8004aa8:	9904      	ldr	r1, [sp, #16]
 8004aaa:	4299      	cmp	r1, r3
 8004aac:	d903      	bls.n	8004ab6 <_svfprintf_r+0xe1e>
 8004aae:	1c59      	adds	r1, r3, #1
 8004ab0:	911d      	str	r1, [sp, #116]	; 0x74
 8004ab2:	701a      	strb	r2, [r3, #0]
 8004ab4:	e7f7      	b.n	8004aa6 <_svfprintf_r+0xe0e>
 8004ab6:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8004ab8:	2f47      	cmp	r7, #71	; 0x47
 8004aba:	ebc8 0303 	rsb	r3, r8, r3
 8004abe:	9304      	str	r3, [sp, #16]
 8004ac0:	d108      	bne.n	8004ad4 <_svfprintf_r+0xe3c>
 8004ac2:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004ac4:	1cdf      	adds	r7, r3, #3
 8004ac6:	db01      	blt.n	8004acc <_svfprintf_r+0xe34>
 8004ac8:	4599      	cmp	r9, r3
 8004aca:	da68      	bge.n	8004b9e <_svfprintf_r+0xf06>
 8004acc:	9b02      	ldr	r3, [sp, #8]
 8004ace:	3b02      	subs	r3, #2
 8004ad0:	9302      	str	r3, [sp, #8]
 8004ad2:	e002      	b.n	8004ada <_svfprintf_r+0xe42>
 8004ad4:	9b02      	ldr	r3, [sp, #8]
 8004ad6:	2b65      	cmp	r3, #101	; 0x65
 8004ad8:	dc4a      	bgt.n	8004b70 <_svfprintf_r+0xed8>
 8004ada:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004adc:	f89d 2008 	ldrb.w	r2, [sp, #8]
 8004ae0:	f88d 206c 	strb.w	r2, [sp, #108]	; 0x6c
 8004ae4:	3b01      	subs	r3, #1
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	9319      	str	r3, [sp, #100]	; 0x64
 8004aea:	bfba      	itte	lt
 8004aec:	425b      	neglt	r3, r3
 8004aee:	222d      	movlt	r2, #45	; 0x2d
 8004af0:	222b      	movge	r2, #43	; 0x2b
 8004af2:	2b09      	cmp	r3, #9
 8004af4:	f88d 206d 	strb.w	r2, [sp, #109]	; 0x6d
 8004af8:	dd24      	ble.n	8004b44 <_svfprintf_r+0xeac>
 8004afa:	f10d 027b 	add.w	r2, sp, #123	; 0x7b
 8004afe:	200a      	movs	r0, #10
 8004b00:	fb93 f1f0 	sdiv	r1, r3, r0
 8004b04:	fb00 3311 	mls	r3, r0, r1, r3
 8004b08:	3330      	adds	r3, #48	; 0x30
 8004b0a:	2909      	cmp	r1, #9
 8004b0c:	f802 3d01 	strb.w	r3, [r2, #-1]!
 8004b10:	460b      	mov	r3, r1
 8004b12:	dcf5      	bgt.n	8004b00 <_svfprintf_r+0xe68>
 8004b14:	3330      	adds	r3, #48	; 0x30
 8004b16:	f802 3c01 	strb.w	r3, [r2, #-1]
 8004b1a:	1e51      	subs	r1, r2, #1
 8004b1c:	f10d 036e 	add.w	r3, sp, #110	; 0x6e
 8004b20:	f10d 007b 	add.w	r0, sp, #123	; 0x7b
 8004b24:	4281      	cmp	r1, r0
 8004b26:	461a      	mov	r2, r3
 8004b28:	d213      	bcs.n	8004b52 <_svfprintf_r+0xeba>
 8004b2a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004b2e:	f803 2b01 	strb.w	r2, [r3], #1
 8004b32:	e7f7      	b.n	8004b24 <_svfprintf_r+0xe8c>
 8004b34:	080073da 	.word	0x080073da
 8004b38:	0800741e 	.word	0x0800741e
 8004b3c:	080073f2 	.word	0x080073f2
 8004b40:	080073f6 	.word	0x080073f6
 8004b44:	2230      	movs	r2, #48	; 0x30
 8004b46:	4413      	add	r3, r2
 8004b48:	f88d 206e 	strb.w	r2, [sp, #110]	; 0x6e
 8004b4c:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
 8004b50:	aa1c      	add	r2, sp, #112	; 0x70
 8004b52:	ab1b      	add	r3, sp, #108	; 0x6c
 8004b54:	1ad3      	subs	r3, r2, r3
 8004b56:	9a04      	ldr	r2, [sp, #16]
 8004b58:	9310      	str	r3, [sp, #64]	; 0x40
 8004b5a:	2a01      	cmp	r2, #1
 8004b5c:	eb03 0902 	add.w	r9, r3, r2
 8004b60:	dc02      	bgt.n	8004b68 <_svfprintf_r+0xed0>
 8004b62:	f015 0701 	ands.w	r7, r5, #1
 8004b66:	d032      	beq.n	8004bce <_svfprintf_r+0xf36>
 8004b68:	9b08      	ldr	r3, [sp, #32]
 8004b6a:	2700      	movs	r7, #0
 8004b6c:	4499      	add	r9, r3
 8004b6e:	e02e      	b.n	8004bce <_svfprintf_r+0xf36>
 8004b70:	9b02      	ldr	r3, [sp, #8]
 8004b72:	2b66      	cmp	r3, #102	; 0x66
 8004b74:	d113      	bne.n	8004b9e <_svfprintf_r+0xf06>
 8004b76:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	dd07      	ble.n	8004b8c <_svfprintf_r+0xef4>
 8004b7c:	f1b9 0f00 	cmp.w	r9, #0
 8004b80:	d101      	bne.n	8004b86 <_svfprintf_r+0xeee>
 8004b82:	07ee      	lsls	r6, r5, #31
 8004b84:	d521      	bpl.n	8004bca <_svfprintf_r+0xf32>
 8004b86:	9a08      	ldr	r2, [sp, #32]
 8004b88:	4413      	add	r3, r2
 8004b8a:	e006      	b.n	8004b9a <_svfprintf_r+0xf02>
 8004b8c:	f1b9 0f00 	cmp.w	r9, #0
 8004b90:	d101      	bne.n	8004b96 <_svfprintf_r+0xefe>
 8004b92:	07ed      	lsls	r5, r5, #31
 8004b94:	d514      	bpl.n	8004bc0 <_svfprintf_r+0xf28>
 8004b96:	9b08      	ldr	r3, [sp, #32]
 8004b98:	3301      	adds	r3, #1
 8004b9a:	444b      	add	r3, r9
 8004b9c:	e015      	b.n	8004bca <_svfprintf_r+0xf32>
 8004b9e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004ba0:	9a04      	ldr	r2, [sp, #16]
 8004ba2:	4293      	cmp	r3, r2
 8004ba4:	db03      	blt.n	8004bae <_svfprintf_r+0xf16>
 8004ba6:	07e8      	lsls	r0, r5, #31
 8004ba8:	d50d      	bpl.n	8004bc6 <_svfprintf_r+0xf2e>
 8004baa:	9a08      	ldr	r2, [sp, #32]
 8004bac:	e006      	b.n	8004bbc <_svfprintf_r+0xf24>
 8004bae:	9a04      	ldr	r2, [sp, #16]
 8004bb0:	9908      	ldr	r1, [sp, #32]
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	440a      	add	r2, r1
 8004bb6:	dc05      	bgt.n	8004bc4 <_svfprintf_r+0xf2c>
 8004bb8:	f1c3 0301 	rsb	r3, r3, #1
 8004bbc:	4413      	add	r3, r2
 8004bbe:	e002      	b.n	8004bc6 <_svfprintf_r+0xf2e>
 8004bc0:	2301      	movs	r3, #1
 8004bc2:	e002      	b.n	8004bca <_svfprintf_r+0xf32>
 8004bc4:	4613      	mov	r3, r2
 8004bc6:	2267      	movs	r2, #103	; 0x67
 8004bc8:	9202      	str	r2, [sp, #8]
 8004bca:	9f19      	ldr	r7, [sp, #100]	; 0x64
 8004bcc:	4699      	mov	r9, r3
 8004bce:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004bd0:	b113      	cbz	r3, 8004bd8 <_svfprintf_r+0xf40>
 8004bd2:	232d      	movs	r3, #45	; 0x2d
 8004bd4:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 8004bd8:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004bda:	2600      	movs	r6, #0
 8004bdc:	f7ff bb4c 	b.w	8004278 <_svfprintf_r+0x5e0>
 8004be0:	2200      	movs	r2, #0
 8004be2:	2300      	movs	r3, #0
 8004be4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004be8:	f7fb ff74 	bl	8000ad4 <__aeabi_dcmplt>
 8004bec:	b110      	cbz	r0, 8004bf4 <_svfprintf_r+0xf5c>
 8004bee:	232d      	movs	r3, #45	; 0x2d
 8004bf0:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 8004bf4:	4b07      	ldr	r3, [pc, #28]	; (8004c14 <_svfprintf_r+0xf7c>)
 8004bf6:	4a08      	ldr	r2, [pc, #32]	; (8004c18 <_svfprintf_r+0xf80>)
 8004bf8:	e6e3      	b.n	80049c2 <_svfprintf_r+0xd2a>
 8004bfa:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8004bfc:	1a1b      	subs	r3, r3, r0
 8004bfe:	9304      	str	r3, [sp, #16]
 8004c00:	e75f      	b.n	8004ac2 <_svfprintf_r+0xe2a>
 8004c02:	ea56 0207 	orrs.w	r2, r6, r7
 8004c06:	f47f aaaa 	bne.w	800415e <_svfprintf_r+0x4c6>
 8004c0a:	f7ff baaf 	b.w	800416c <_svfprintf_r+0x4d4>
 8004c0e:	b03d      	add	sp, #244	; 0xf4
 8004c10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004c14:	080073ea 	.word	0x080073ea
 8004c18:	080073ee 	.word	0x080073ee

08004c1c <quorem>:
 8004c1c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c20:	6903      	ldr	r3, [r0, #16]
 8004c22:	690c      	ldr	r4, [r1, #16]
 8004c24:	429c      	cmp	r4, r3
 8004c26:	4680      	mov	r8, r0
 8004c28:	f300 8083 	bgt.w	8004d32 <quorem+0x116>
 8004c2c:	3c01      	subs	r4, #1
 8004c2e:	f101 0714 	add.w	r7, r1, #20
 8004c32:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 8004c36:	f100 0614 	add.w	r6, r0, #20
 8004c3a:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8004c3e:	eb06 030e 	add.w	r3, r6, lr
 8004c42:	9301      	str	r3, [sp, #4]
 8004c44:	3501      	adds	r5, #1
 8004c46:	f856 3024 	ldr.w	r3, [r6, r4, lsl #2]
 8004c4a:	fbb3 f5f5 	udiv	r5, r3, r5
 8004c4e:	eb07 090e 	add.w	r9, r7, lr
 8004c52:	2d00      	cmp	r5, #0
 8004c54:	d039      	beq.n	8004cca <quorem+0xae>
 8004c56:	f04f 0a00 	mov.w	sl, #0
 8004c5a:	4638      	mov	r0, r7
 8004c5c:	46b4      	mov	ip, r6
 8004c5e:	46d3      	mov	fp, sl
 8004c60:	f850 2b04 	ldr.w	r2, [r0], #4
 8004c64:	b293      	uxth	r3, r2
 8004c66:	fb05 a303 	mla	r3, r5, r3, sl
 8004c6a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8004c6e:	b29b      	uxth	r3, r3
 8004c70:	ebc3 030b 	rsb	r3, r3, fp
 8004c74:	0c12      	lsrs	r2, r2, #16
 8004c76:	f8bc b000 	ldrh.w	fp, [ip]
 8004c7a:	fb05 a202 	mla	r2, r5, r2, sl
 8004c7e:	fa13 f38b 	uxtah	r3, r3, fp
 8004c82:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8004c86:	fa1f fb82 	uxth.w	fp, r2
 8004c8a:	f8dc 2000 	ldr.w	r2, [ip]
 8004c8e:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8004c92:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004c96:	b29b      	uxth	r3, r3
 8004c98:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004c9c:	4581      	cmp	r9, r0
 8004c9e:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8004ca2:	f84c 3b04 	str.w	r3, [ip], #4
 8004ca6:	d2db      	bcs.n	8004c60 <quorem+0x44>
 8004ca8:	f856 300e 	ldr.w	r3, [r6, lr]
 8004cac:	b96b      	cbnz	r3, 8004cca <quorem+0xae>
 8004cae:	9b01      	ldr	r3, [sp, #4]
 8004cb0:	3b04      	subs	r3, #4
 8004cb2:	429e      	cmp	r6, r3
 8004cb4:	461a      	mov	r2, r3
 8004cb6:	d302      	bcc.n	8004cbe <quorem+0xa2>
 8004cb8:	f8c8 4010 	str.w	r4, [r8, #16]
 8004cbc:	e005      	b.n	8004cca <quorem+0xae>
 8004cbe:	6812      	ldr	r2, [r2, #0]
 8004cc0:	3b04      	subs	r3, #4
 8004cc2:	2a00      	cmp	r2, #0
 8004cc4:	d1f8      	bne.n	8004cb8 <quorem+0x9c>
 8004cc6:	3c01      	subs	r4, #1
 8004cc8:	e7f3      	b.n	8004cb2 <quorem+0x96>
 8004cca:	4640      	mov	r0, r8
 8004ccc:	f001 fd6f 	bl	80067ae <__mcmp>
 8004cd0:	2800      	cmp	r0, #0
 8004cd2:	db2c      	blt.n	8004d2e <quorem+0x112>
 8004cd4:	3501      	adds	r5, #1
 8004cd6:	4630      	mov	r0, r6
 8004cd8:	f04f 0e00 	mov.w	lr, #0
 8004cdc:	f857 1b04 	ldr.w	r1, [r7], #4
 8004ce0:	f8d0 c000 	ldr.w	ip, [r0]
 8004ce4:	b28a      	uxth	r2, r1
 8004ce6:	ebc2 030e 	rsb	r3, r2, lr
 8004cea:	0c09      	lsrs	r1, r1, #16
 8004cec:	fa13 f38c 	uxtah	r3, r3, ip
 8004cf0:	ebc1 421c 	rsb	r2, r1, ip, lsr #16
 8004cf4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004cf8:	b29b      	uxth	r3, r3
 8004cfa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004cfe:	45b9      	cmp	r9, r7
 8004d00:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8004d04:	f840 3b04 	str.w	r3, [r0], #4
 8004d08:	d2e8      	bcs.n	8004cdc <quorem+0xc0>
 8004d0a:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8004d0e:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8004d12:	b962      	cbnz	r2, 8004d2e <quorem+0x112>
 8004d14:	3b04      	subs	r3, #4
 8004d16:	429e      	cmp	r6, r3
 8004d18:	461a      	mov	r2, r3
 8004d1a:	d302      	bcc.n	8004d22 <quorem+0x106>
 8004d1c:	f8c8 4010 	str.w	r4, [r8, #16]
 8004d20:	e005      	b.n	8004d2e <quorem+0x112>
 8004d22:	6812      	ldr	r2, [r2, #0]
 8004d24:	3b04      	subs	r3, #4
 8004d26:	2a00      	cmp	r2, #0
 8004d28:	d1f8      	bne.n	8004d1c <quorem+0x100>
 8004d2a:	3c01      	subs	r4, #1
 8004d2c:	e7f3      	b.n	8004d16 <quorem+0xfa>
 8004d2e:	4628      	mov	r0, r5
 8004d30:	e000      	b.n	8004d34 <quorem+0x118>
 8004d32:	2000      	movs	r0, #0
 8004d34:	b003      	add	sp, #12
 8004d36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004d3a:	0000      	movs	r0, r0
 8004d3c:	0000      	movs	r0, r0
	...

08004d40 <_dtoa_r>:
 8004d40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d44:	ec59 8b10 	vmov	r8, r9, d0
 8004d48:	b097      	sub	sp, #92	; 0x5c
 8004d4a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8004d4c:	9106      	str	r1, [sp, #24]
 8004d4e:	4682      	mov	sl, r0
 8004d50:	9209      	str	r2, [sp, #36]	; 0x24
 8004d52:	9310      	str	r3, [sp, #64]	; 0x40
 8004d54:	9c20      	ldr	r4, [sp, #128]	; 0x80
 8004d56:	e9cd 8900 	strd	r8, r9, [sp]
 8004d5a:	b945      	cbnz	r5, 8004d6e <_dtoa_r+0x2e>
 8004d5c:	2010      	movs	r0, #16
 8004d5e:	f001 f8c1 	bl	8005ee4 <malloc>
 8004d62:	f8ca 0024 	str.w	r0, [sl, #36]	; 0x24
 8004d66:	6045      	str	r5, [r0, #4]
 8004d68:	6085      	str	r5, [r0, #8]
 8004d6a:	6005      	str	r5, [r0, #0]
 8004d6c:	60c5      	str	r5, [r0, #12]
 8004d6e:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
 8004d72:	6819      	ldr	r1, [r3, #0]
 8004d74:	b159      	cbz	r1, 8004d8e <_dtoa_r+0x4e>
 8004d76:	685a      	ldr	r2, [r3, #4]
 8004d78:	604a      	str	r2, [r1, #4]
 8004d7a:	2301      	movs	r3, #1
 8004d7c:	4093      	lsls	r3, r2
 8004d7e:	608b      	str	r3, [r1, #8]
 8004d80:	4650      	mov	r0, sl
 8004d82:	f001 fb3c 	bl	80063fe <_Bfree>
 8004d86:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
 8004d8a:	2200      	movs	r2, #0
 8004d8c:	601a      	str	r2, [r3, #0]
 8004d8e:	9b01      	ldr	r3, [sp, #4]
 8004d90:	4a9f      	ldr	r2, [pc, #636]	; (8005010 <_dtoa_r+0x2d0>)
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	bfbf      	itttt	lt
 8004d96:	2301      	movlt	r3, #1
 8004d98:	6023      	strlt	r3, [r4, #0]
 8004d9a:	9b01      	ldrlt	r3, [sp, #4]
 8004d9c:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8004da0:	bfb8      	it	lt
 8004da2:	9301      	strlt	r3, [sp, #4]
 8004da4:	9f01      	ldr	r7, [sp, #4]
 8004da6:	bfa4      	itt	ge
 8004da8:	2300      	movge	r3, #0
 8004daa:	6023      	strge	r3, [r4, #0]
 8004dac:	f027 4300 	bic.w	r3, r7, #2147483648	; 0x80000000
 8004db0:	0d1b      	lsrs	r3, r3, #20
 8004db2:	051b      	lsls	r3, r3, #20
 8004db4:	4293      	cmp	r3, r2
 8004db6:	d11d      	bne.n	8004df4 <_dtoa_r+0xb4>
 8004db8:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8004dba:	f242 730f 	movw	r3, #9999	; 0x270f
 8004dbe:	6013      	str	r3, [r2, #0]
 8004dc0:	9b00      	ldr	r3, [sp, #0]
 8004dc2:	b943      	cbnz	r3, 8004dd6 <_dtoa_r+0x96>
 8004dc4:	4a93      	ldr	r2, [pc, #588]	; (8005014 <_dtoa_r+0x2d4>)
 8004dc6:	4b94      	ldr	r3, [pc, #592]	; (8005018 <_dtoa_r+0x2d8>)
 8004dc8:	f3c7 0013 	ubfx	r0, r7, #0, #20
 8004dcc:	2800      	cmp	r0, #0
 8004dce:	bf14      	ite	ne
 8004dd0:	4618      	movne	r0, r3
 8004dd2:	4610      	moveq	r0, r2
 8004dd4:	e000      	b.n	8004dd8 <_dtoa_r+0x98>
 8004dd6:	4890      	ldr	r0, [pc, #576]	; (8005018 <_dtoa_r+0x2d8>)
 8004dd8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	f000 854a 	beq.w	8005874 <_dtoa_r+0xb34>
 8004de0:	78c3      	ldrb	r3, [r0, #3]
 8004de2:	b113      	cbz	r3, 8004dea <_dtoa_r+0xaa>
 8004de4:	f100 0308 	add.w	r3, r0, #8
 8004de8:	e000      	b.n	8004dec <_dtoa_r+0xac>
 8004dea:	1cc3      	adds	r3, r0, #3
 8004dec:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8004dee:	6013      	str	r3, [r2, #0]
 8004df0:	f000 bd40 	b.w	8005874 <_dtoa_r+0xb34>
 8004df4:	e9dd 4500 	ldrd	r4, r5, [sp]
 8004df8:	2200      	movs	r2, #0
 8004dfa:	2300      	movs	r3, #0
 8004dfc:	4620      	mov	r0, r4
 8004dfe:	4629      	mov	r1, r5
 8004e00:	f7fb fe5e 	bl	8000ac0 <__aeabi_dcmpeq>
 8004e04:	4680      	mov	r8, r0
 8004e06:	b158      	cbz	r0, 8004e20 <_dtoa_r+0xe0>
 8004e08:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8004e0a:	2301      	movs	r3, #1
 8004e0c:	6013      	str	r3, [r2, #0]
 8004e0e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	f000 8522 	beq.w	800585a <_dtoa_r+0xb1a>
 8004e16:	4881      	ldr	r0, [pc, #516]	; (800501c <_dtoa_r+0x2dc>)
 8004e18:	6018      	str	r0, [r3, #0]
 8004e1a:	3801      	subs	r0, #1
 8004e1c:	f000 bd2a 	b.w	8005874 <_dtoa_r+0xb34>
 8004e20:	aa14      	add	r2, sp, #80	; 0x50
 8004e22:	a915      	add	r1, sp, #84	; 0x54
 8004e24:	ec45 4b10 	vmov	d0, r4, r5
 8004e28:	4650      	mov	r0, sl
 8004e2a:	f001 fd3b 	bl	80068a4 <__d2b>
 8004e2e:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8004e32:	9002      	str	r0, [sp, #8]
 8004e34:	b15e      	cbz	r6, 8004e4e <_dtoa_r+0x10e>
 8004e36:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8004e3a:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8004e3e:	4620      	mov	r0, r4
 8004e40:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8004e44:	f2a6 36ff 	subw	r6, r6, #1023	; 0x3ff
 8004e48:	f8cd 8044 	str.w	r8, [sp, #68]	; 0x44
 8004e4c:	e01d      	b.n	8004e8a <_dtoa_r+0x14a>
 8004e4e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8004e50:	9e14      	ldr	r6, [sp, #80]	; 0x50
 8004e52:	441e      	add	r6, r3
 8004e54:	f206 4332 	addw	r3, r6, #1074	; 0x432
 8004e58:	2b20      	cmp	r3, #32
 8004e5a:	dd0a      	ble.n	8004e72 <_dtoa_r+0x132>
 8004e5c:	9a00      	ldr	r2, [sp, #0]
 8004e5e:	f206 4012 	addw	r0, r6, #1042	; 0x412
 8004e62:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8004e66:	fa22 f000 	lsr.w	r0, r2, r0
 8004e6a:	fa07 f303 	lsl.w	r3, r7, r3
 8004e6e:	4318      	orrs	r0, r3
 8004e70:	e004      	b.n	8004e7c <_dtoa_r+0x13c>
 8004e72:	f1c3 0020 	rsb	r0, r3, #32
 8004e76:	9b00      	ldr	r3, [sp, #0]
 8004e78:	fa03 f000 	lsl.w	r0, r3, r0
 8004e7c:	f7fb fb42 	bl	8000504 <__aeabi_ui2d>
 8004e80:	2301      	movs	r3, #1
 8004e82:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8004e86:	3e01      	subs	r6, #1
 8004e88:	9311      	str	r3, [sp, #68]	; 0x44
 8004e8a:	2200      	movs	r2, #0
 8004e8c:	4b64      	ldr	r3, [pc, #400]	; (8005020 <_dtoa_r+0x2e0>)
 8004e8e:	f7fb f9fb 	bl	8000288 <__aeabi_dsub>
 8004e92:	a359      	add	r3, pc, #356	; (adr r3, 8004ff8 <_dtoa_r+0x2b8>)
 8004e94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e98:	f7fb fbaa 	bl	80005f0 <__aeabi_dmul>
 8004e9c:	a358      	add	r3, pc, #352	; (adr r3, 8005000 <_dtoa_r+0x2c0>)
 8004e9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ea2:	f7fb f9f3 	bl	800028c <__adddf3>
 8004ea6:	4604      	mov	r4, r0
 8004ea8:	4630      	mov	r0, r6
 8004eaa:	460d      	mov	r5, r1
 8004eac:	f7fb fb3a 	bl	8000524 <__aeabi_i2d>
 8004eb0:	a355      	add	r3, pc, #340	; (adr r3, 8005008 <_dtoa_r+0x2c8>)
 8004eb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004eb6:	f7fb fb9b 	bl	80005f0 <__aeabi_dmul>
 8004eba:	4602      	mov	r2, r0
 8004ebc:	460b      	mov	r3, r1
 8004ebe:	4620      	mov	r0, r4
 8004ec0:	4629      	mov	r1, r5
 8004ec2:	f7fb f9e3 	bl	800028c <__adddf3>
 8004ec6:	4604      	mov	r4, r0
 8004ec8:	460d      	mov	r5, r1
 8004eca:	f7fb fe41 	bl	8000b50 <__aeabi_d2iz>
 8004ece:	2200      	movs	r2, #0
 8004ed0:	4683      	mov	fp, r0
 8004ed2:	2300      	movs	r3, #0
 8004ed4:	4620      	mov	r0, r4
 8004ed6:	4629      	mov	r1, r5
 8004ed8:	f7fb fdfc 	bl	8000ad4 <__aeabi_dcmplt>
 8004edc:	b158      	cbz	r0, 8004ef6 <_dtoa_r+0x1b6>
 8004ede:	4658      	mov	r0, fp
 8004ee0:	f7fb fb20 	bl	8000524 <__aeabi_i2d>
 8004ee4:	4602      	mov	r2, r0
 8004ee6:	460b      	mov	r3, r1
 8004ee8:	4620      	mov	r0, r4
 8004eea:	4629      	mov	r1, r5
 8004eec:	f7fb fde8 	bl	8000ac0 <__aeabi_dcmpeq>
 8004ef0:	b908      	cbnz	r0, 8004ef6 <_dtoa_r+0x1b6>
 8004ef2:	f10b 3bff 	add.w	fp, fp, #4294967295
 8004ef6:	f1bb 0f16 	cmp.w	fp, #22
 8004efa:	d80d      	bhi.n	8004f18 <_dtoa_r+0x1d8>
 8004efc:	4949      	ldr	r1, [pc, #292]	; (8005024 <_dtoa_r+0x2e4>)
 8004efe:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 8004f02:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004f06:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004f0a:	f7fb fe01 	bl	8000b10 <__aeabi_dcmpgt>
 8004f0e:	b130      	cbz	r0, 8004f1e <_dtoa_r+0x1de>
 8004f10:	f10b 3bff 	add.w	fp, fp, #4294967295
 8004f14:	2300      	movs	r3, #0
 8004f16:	e000      	b.n	8004f1a <_dtoa_r+0x1da>
 8004f18:	2301      	movs	r3, #1
 8004f1a:	930d      	str	r3, [sp, #52]	; 0x34
 8004f1c:	e000      	b.n	8004f20 <_dtoa_r+0x1e0>
 8004f1e:	900d      	str	r0, [sp, #52]	; 0x34
 8004f20:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8004f22:	1b9e      	subs	r6, r3, r6
 8004f24:	1e73      	subs	r3, r6, #1
 8004f26:	9305      	str	r3, [sp, #20]
 8004f28:	bf43      	ittte	mi
 8004f2a:	f1c3 0900 	rsbmi	r9, r3, #0
 8004f2e:	2300      	movmi	r3, #0
 8004f30:	9305      	strmi	r3, [sp, #20]
 8004f32:	f04f 0900 	movpl.w	r9, #0
 8004f36:	f1bb 0f00 	cmp.w	fp, #0
 8004f3a:	db07      	blt.n	8004f4c <_dtoa_r+0x20c>
 8004f3c:	9b05      	ldr	r3, [sp, #20]
 8004f3e:	f8cd b030 	str.w	fp, [sp, #48]	; 0x30
 8004f42:	445b      	add	r3, fp
 8004f44:	9305      	str	r3, [sp, #20]
 8004f46:	2300      	movs	r3, #0
 8004f48:	9307      	str	r3, [sp, #28]
 8004f4a:	e006      	b.n	8004f5a <_dtoa_r+0x21a>
 8004f4c:	f1cb 0300 	rsb	r3, fp, #0
 8004f50:	9307      	str	r3, [sp, #28]
 8004f52:	2300      	movs	r3, #0
 8004f54:	ebcb 0909 	rsb	r9, fp, r9
 8004f58:	930c      	str	r3, [sp, #48]	; 0x30
 8004f5a:	9b06      	ldr	r3, [sp, #24]
 8004f5c:	2b09      	cmp	r3, #9
 8004f5e:	d827      	bhi.n	8004fb0 <_dtoa_r+0x270>
 8004f60:	2b05      	cmp	r3, #5
 8004f62:	bfc4      	itt	gt
 8004f64:	3b04      	subgt	r3, #4
 8004f66:	9306      	strgt	r3, [sp, #24]
 8004f68:	9b06      	ldr	r3, [sp, #24]
 8004f6a:	f1a3 0302 	sub.w	r3, r3, #2
 8004f6e:	bfcc      	ite	gt
 8004f70:	2500      	movgt	r5, #0
 8004f72:	2501      	movle	r5, #1
 8004f74:	2b03      	cmp	r3, #3
 8004f76:	d820      	bhi.n	8004fba <_dtoa_r+0x27a>
 8004f78:	e8df f003 	tbb	[pc, r3]
 8004f7c:	04020e06 	.word	0x04020e06
 8004f80:	2301      	movs	r3, #1
 8004f82:	e002      	b.n	8004f8a <_dtoa_r+0x24a>
 8004f84:	2301      	movs	r3, #1
 8004f86:	e008      	b.n	8004f9a <_dtoa_r+0x25a>
 8004f88:	2300      	movs	r3, #0
 8004f8a:	9308      	str	r3, [sp, #32]
 8004f8c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	dd1c      	ble.n	8004fcc <_dtoa_r+0x28c>
 8004f92:	9303      	str	r3, [sp, #12]
 8004f94:	4698      	mov	r8, r3
 8004f96:	e01e      	b.n	8004fd6 <_dtoa_r+0x296>
 8004f98:	2300      	movs	r3, #0
 8004f9a:	9308      	str	r3, [sp, #32]
 8004f9c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004f9e:	445b      	add	r3, fp
 8004fa0:	f103 0801 	add.w	r8, r3, #1
 8004fa4:	9303      	str	r3, [sp, #12]
 8004fa6:	4643      	mov	r3, r8
 8004fa8:	2b01      	cmp	r3, #1
 8004faa:	bfb8      	it	lt
 8004fac:	2301      	movlt	r3, #1
 8004fae:	e012      	b.n	8004fd6 <_dtoa_r+0x296>
 8004fb0:	2501      	movs	r5, #1
 8004fb2:	2300      	movs	r3, #0
 8004fb4:	9306      	str	r3, [sp, #24]
 8004fb6:	9508      	str	r5, [sp, #32]
 8004fb8:	e001      	b.n	8004fbe <_dtoa_r+0x27e>
 8004fba:	2301      	movs	r3, #1
 8004fbc:	9308      	str	r3, [sp, #32]
 8004fbe:	f04f 33ff 	mov.w	r3, #4294967295
 8004fc2:	9303      	str	r3, [sp, #12]
 8004fc4:	4698      	mov	r8, r3
 8004fc6:	2200      	movs	r2, #0
 8004fc8:	2312      	movs	r3, #18
 8004fca:	e003      	b.n	8004fd4 <_dtoa_r+0x294>
 8004fcc:	2301      	movs	r3, #1
 8004fce:	9303      	str	r3, [sp, #12]
 8004fd0:	4698      	mov	r8, r3
 8004fd2:	461a      	mov	r2, r3
 8004fd4:	9209      	str	r2, [sp, #36]	; 0x24
 8004fd6:	f8da 4024 	ldr.w	r4, [sl, #36]	; 0x24
 8004fda:	2200      	movs	r2, #0
 8004fdc:	6062      	str	r2, [r4, #4]
 8004fde:	2104      	movs	r1, #4
 8004fe0:	f101 0214 	add.w	r2, r1, #20
 8004fe4:	429a      	cmp	r2, r3
 8004fe6:	d81f      	bhi.n	8005028 <_dtoa_r+0x2e8>
 8004fe8:	6862      	ldr	r2, [r4, #4]
 8004fea:	3201      	adds	r2, #1
 8004fec:	6062      	str	r2, [r4, #4]
 8004fee:	0049      	lsls	r1, r1, #1
 8004ff0:	e7f6      	b.n	8004fe0 <_dtoa_r+0x2a0>
 8004ff2:	bf00      	nop
 8004ff4:	f3af 8000 	nop.w
 8004ff8:	636f4361 	.word	0x636f4361
 8004ffc:	3fd287a7 	.word	0x3fd287a7
 8005000:	8b60c8b3 	.word	0x8b60c8b3
 8005004:	3fc68a28 	.word	0x3fc68a28
 8005008:	509f79fb 	.word	0x509f79fb
 800500c:	3fd34413 	.word	0x3fd34413
 8005010:	7ff00000 	.word	0x7ff00000
 8005014:	0800742e 	.word	0x0800742e
 8005018:	08007437 	.word	0x08007437
 800501c:	0800741d 	.word	0x0800741d
 8005020:	3ff80000 	.word	0x3ff80000
 8005024:	080074a8 	.word	0x080074a8
 8005028:	6861      	ldr	r1, [r4, #4]
 800502a:	4650      	mov	r0, sl
 800502c:	f001 f9b2 	bl	8006394 <_Balloc>
 8005030:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
 8005034:	6020      	str	r0, [r4, #0]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	9304      	str	r3, [sp, #16]
 800503a:	f1b8 0f0e 	cmp.w	r8, #14
 800503e:	f200 815d 	bhi.w	80052fc <_dtoa_r+0x5bc>
 8005042:	2d00      	cmp	r5, #0
 8005044:	f000 815a 	beq.w	80052fc <_dtoa_r+0x5bc>
 8005048:	ed9d 7b00 	vldr	d7, [sp]
 800504c:	f1bb 0f00 	cmp.w	fp, #0
 8005050:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 8005054:	dd31      	ble.n	80050ba <_dtoa_r+0x37a>
 8005056:	4aa0      	ldr	r2, [pc, #640]	; (80052d8 <_dtoa_r+0x598>)
 8005058:	f00b 030f 	and.w	r3, fp, #15
 800505c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8005060:	ed93 7b00 	vldr	d7, [r3]
 8005064:	ea4f 142b 	mov.w	r4, fp, asr #4
 8005068:	06e2      	lsls	r2, r4, #27
 800506a:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 800506e:	d50c      	bpl.n	800508a <_dtoa_r+0x34a>
 8005070:	4b9a      	ldr	r3, [pc, #616]	; (80052dc <_dtoa_r+0x59c>)
 8005072:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8005076:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800507a:	f7fb fbe3 	bl	8000844 <__aeabi_ddiv>
 800507e:	f004 040f 	and.w	r4, r4, #15
 8005082:	e9cd 0100 	strd	r0, r1, [sp]
 8005086:	2603      	movs	r6, #3
 8005088:	e000      	b.n	800508c <_dtoa_r+0x34c>
 800508a:	2602      	movs	r6, #2
 800508c:	4d93      	ldr	r5, [pc, #588]	; (80052dc <_dtoa_r+0x59c>)
 800508e:	b16c      	cbz	r4, 80050ac <_dtoa_r+0x36c>
 8005090:	07e3      	lsls	r3, r4, #31
 8005092:	d508      	bpl.n	80050a6 <_dtoa_r+0x366>
 8005094:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005098:	e9d5 2300 	ldrd	r2, r3, [r5]
 800509c:	f7fb faa8 	bl	80005f0 <__aeabi_dmul>
 80050a0:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80050a4:	3601      	adds	r6, #1
 80050a6:	1064      	asrs	r4, r4, #1
 80050a8:	3508      	adds	r5, #8
 80050aa:	e7f0      	b.n	800508e <_dtoa_r+0x34e>
 80050ac:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80050b0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80050b4:	f7fb fbc6 	bl	8000844 <__aeabi_ddiv>
 80050b8:	e020      	b.n	80050fc <_dtoa_r+0x3bc>
 80050ba:	f1cb 0400 	rsb	r4, fp, #0
 80050be:	b304      	cbz	r4, 8005102 <_dtoa_r+0x3c2>
 80050c0:	4b85      	ldr	r3, [pc, #532]	; (80052d8 <_dtoa_r+0x598>)
 80050c2:	4d86      	ldr	r5, [pc, #536]	; (80052dc <_dtoa_r+0x59c>)
 80050c4:	f004 020f 	and.w	r2, r4, #15
 80050c8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80050cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050d0:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80050d4:	f7fb fa8c 	bl	80005f0 <__aeabi_dmul>
 80050d8:	e9cd 0100 	strd	r0, r1, [sp]
 80050dc:	1124      	asrs	r4, r4, #4
 80050de:	2300      	movs	r3, #0
 80050e0:	2602      	movs	r6, #2
 80050e2:	b154      	cbz	r4, 80050fa <_dtoa_r+0x3ba>
 80050e4:	07e7      	lsls	r7, r4, #31
 80050e6:	d505      	bpl.n	80050f4 <_dtoa_r+0x3b4>
 80050e8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80050ec:	f7fb fa80 	bl	80005f0 <__aeabi_dmul>
 80050f0:	3601      	adds	r6, #1
 80050f2:	2301      	movs	r3, #1
 80050f4:	1064      	asrs	r4, r4, #1
 80050f6:	3508      	adds	r5, #8
 80050f8:	e7f3      	b.n	80050e2 <_dtoa_r+0x3a2>
 80050fa:	b11b      	cbz	r3, 8005104 <_dtoa_r+0x3c4>
 80050fc:	e9cd 0100 	strd	r0, r1, [sp]
 8005100:	e000      	b.n	8005104 <_dtoa_r+0x3c4>
 8005102:	2602      	movs	r6, #2
 8005104:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005106:	b1eb      	cbz	r3, 8005144 <_dtoa_r+0x404>
 8005108:	e9dd 4500 	ldrd	r4, r5, [sp]
 800510c:	2200      	movs	r2, #0
 800510e:	4b74      	ldr	r3, [pc, #464]	; (80052e0 <_dtoa_r+0x5a0>)
 8005110:	4620      	mov	r0, r4
 8005112:	4629      	mov	r1, r5
 8005114:	f7fb fcde 	bl	8000ad4 <__aeabi_dcmplt>
 8005118:	b1a0      	cbz	r0, 8005144 <_dtoa_r+0x404>
 800511a:	f1b8 0f00 	cmp.w	r8, #0
 800511e:	d011      	beq.n	8005144 <_dtoa_r+0x404>
 8005120:	9b03      	ldr	r3, [sp, #12]
 8005122:	2b00      	cmp	r3, #0
 8005124:	f340 80e6 	ble.w	80052f4 <_dtoa_r+0x5b4>
 8005128:	f10b 33ff 	add.w	r3, fp, #4294967295
 800512c:	930a      	str	r3, [sp, #40]	; 0x28
 800512e:	2200      	movs	r2, #0
 8005130:	4b6c      	ldr	r3, [pc, #432]	; (80052e4 <_dtoa_r+0x5a4>)
 8005132:	4620      	mov	r0, r4
 8005134:	4629      	mov	r1, r5
 8005136:	f7fb fa5b 	bl	80005f0 <__aeabi_dmul>
 800513a:	3601      	adds	r6, #1
 800513c:	e9cd 0100 	strd	r0, r1, [sp]
 8005140:	9f03      	ldr	r7, [sp, #12]
 8005142:	e002      	b.n	800514a <_dtoa_r+0x40a>
 8005144:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 8005148:	4647      	mov	r7, r8
 800514a:	4630      	mov	r0, r6
 800514c:	f7fb f9ea 	bl	8000524 <__aeabi_i2d>
 8005150:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005154:	f7fb fa4c 	bl	80005f0 <__aeabi_dmul>
 8005158:	2200      	movs	r2, #0
 800515a:	4b63      	ldr	r3, [pc, #396]	; (80052e8 <_dtoa_r+0x5a8>)
 800515c:	f7fb f896 	bl	800028c <__adddf3>
 8005160:	4604      	mov	r4, r0
 8005162:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 8005166:	b9cf      	cbnz	r7, 800519c <_dtoa_r+0x45c>
 8005168:	2200      	movs	r2, #0
 800516a:	4b60      	ldr	r3, [pc, #384]	; (80052ec <_dtoa_r+0x5ac>)
 800516c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005170:	f7fb f88a 	bl	8000288 <__aeabi_dsub>
 8005174:	4622      	mov	r2, r4
 8005176:	462b      	mov	r3, r5
 8005178:	e9cd 0100 	strd	r0, r1, [sp]
 800517c:	f7fb fcc8 	bl	8000b10 <__aeabi_dcmpgt>
 8005180:	2800      	cmp	r0, #0
 8005182:	f040 8241 	bne.w	8005608 <_dtoa_r+0x8c8>
 8005186:	4622      	mov	r2, r4
 8005188:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 800518c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005190:	f7fb fca0 	bl	8000ad4 <__aeabi_dcmplt>
 8005194:	2800      	cmp	r0, #0
 8005196:	f040 822e 	bne.w	80055f6 <_dtoa_r+0x8b6>
 800519a:	e0ab      	b.n	80052f4 <_dtoa_r+0x5b4>
 800519c:	9a08      	ldr	r2, [sp, #32]
 800519e:	4b4e      	ldr	r3, [pc, #312]	; (80052d8 <_dtoa_r+0x598>)
 80051a0:	1e79      	subs	r1, r7, #1
 80051a2:	2a00      	cmp	r2, #0
 80051a4:	d04a      	beq.n	800523c <_dtoa_r+0x4fc>
 80051a6:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 80051aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051ae:	2000      	movs	r0, #0
 80051b0:	494f      	ldr	r1, [pc, #316]	; (80052f0 <_dtoa_r+0x5b0>)
 80051b2:	f7fb fb47 	bl	8000844 <__aeabi_ddiv>
 80051b6:	4622      	mov	r2, r4
 80051b8:	462b      	mov	r3, r5
 80051ba:	f7fb f865 	bl	8000288 <__aeabi_dsub>
 80051be:	9c04      	ldr	r4, [sp, #16]
 80051c0:	4605      	mov	r5, r0
 80051c2:	460e      	mov	r6, r1
 80051c4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80051c8:	f7fb fcc2 	bl	8000b50 <__aeabi_d2iz>
 80051cc:	9012      	str	r0, [sp, #72]	; 0x48
 80051ce:	f7fb f9a9 	bl	8000524 <__aeabi_i2d>
 80051d2:	4602      	mov	r2, r0
 80051d4:	460b      	mov	r3, r1
 80051d6:	e9dd 0100 	ldrd	r0, r1, [sp]
 80051da:	f7fb f855 	bl	8000288 <__aeabi_dsub>
 80051de:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80051e0:	3330      	adds	r3, #48	; 0x30
 80051e2:	f804 3b01 	strb.w	r3, [r4], #1
 80051e6:	462a      	mov	r2, r5
 80051e8:	4633      	mov	r3, r6
 80051ea:	e9cd 0100 	strd	r0, r1, [sp]
 80051ee:	f7fb fc71 	bl	8000ad4 <__aeabi_dcmplt>
 80051f2:	2800      	cmp	r0, #0
 80051f4:	f040 8321 	bne.w	800583a <_dtoa_r+0xafa>
 80051f8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80051fc:	2000      	movs	r0, #0
 80051fe:	4938      	ldr	r1, [pc, #224]	; (80052e0 <_dtoa_r+0x5a0>)
 8005200:	f7fb f842 	bl	8000288 <__aeabi_dsub>
 8005204:	462a      	mov	r2, r5
 8005206:	4633      	mov	r3, r6
 8005208:	f7fb fc64 	bl	8000ad4 <__aeabi_dcmplt>
 800520c:	2800      	cmp	r0, #0
 800520e:	f040 80d2 	bne.w	80053b6 <_dtoa_r+0x676>
 8005212:	9b04      	ldr	r3, [sp, #16]
 8005214:	1ae3      	subs	r3, r4, r3
 8005216:	42bb      	cmp	r3, r7
 8005218:	da6c      	bge.n	80052f4 <_dtoa_r+0x5b4>
 800521a:	2200      	movs	r2, #0
 800521c:	4b31      	ldr	r3, [pc, #196]	; (80052e4 <_dtoa_r+0x5a4>)
 800521e:	4628      	mov	r0, r5
 8005220:	4631      	mov	r1, r6
 8005222:	f7fb f9e5 	bl	80005f0 <__aeabi_dmul>
 8005226:	2200      	movs	r2, #0
 8005228:	4605      	mov	r5, r0
 800522a:	460e      	mov	r6, r1
 800522c:	4b2d      	ldr	r3, [pc, #180]	; (80052e4 <_dtoa_r+0x5a4>)
 800522e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005232:	f7fb f9dd 	bl	80005f0 <__aeabi_dmul>
 8005236:	e9cd 0100 	strd	r0, r1, [sp]
 800523a:	e7c3      	b.n	80051c4 <_dtoa_r+0x484>
 800523c:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 8005240:	4622      	mov	r2, r4
 8005242:	462b      	mov	r3, r5
 8005244:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005248:	f7fb f9d2 	bl	80005f0 <__aeabi_dmul>
 800524c:	9b04      	ldr	r3, [sp, #16]
 800524e:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
 8005252:	19dc      	adds	r4, r3, r7
 8005254:	461d      	mov	r5, r3
 8005256:	e9dd 0100 	ldrd	r0, r1, [sp]
 800525a:	f7fb fc79 	bl	8000b50 <__aeabi_d2iz>
 800525e:	4606      	mov	r6, r0
 8005260:	f7fb f960 	bl	8000524 <__aeabi_i2d>
 8005264:	3630      	adds	r6, #48	; 0x30
 8005266:	4602      	mov	r2, r0
 8005268:	460b      	mov	r3, r1
 800526a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800526e:	f7fb f80b 	bl	8000288 <__aeabi_dsub>
 8005272:	f805 6b01 	strb.w	r6, [r5], #1
 8005276:	42ac      	cmp	r4, r5
 8005278:	e9cd 0100 	strd	r0, r1, [sp]
 800527c:	f04f 0200 	mov.w	r2, #0
 8005280:	d123      	bne.n	80052ca <_dtoa_r+0x58a>
 8005282:	4b1b      	ldr	r3, [pc, #108]	; (80052f0 <_dtoa_r+0x5b0>)
 8005284:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 8005288:	f7fb f800 	bl	800028c <__adddf3>
 800528c:	4602      	mov	r2, r0
 800528e:	460b      	mov	r3, r1
 8005290:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005294:	f7fb fc3c 	bl	8000b10 <__aeabi_dcmpgt>
 8005298:	2800      	cmp	r0, #0
 800529a:	f040 808c 	bne.w	80053b6 <_dtoa_r+0x676>
 800529e:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 80052a2:	2000      	movs	r0, #0
 80052a4:	4912      	ldr	r1, [pc, #72]	; (80052f0 <_dtoa_r+0x5b0>)
 80052a6:	f7fa ffef 	bl	8000288 <__aeabi_dsub>
 80052aa:	4602      	mov	r2, r0
 80052ac:	460b      	mov	r3, r1
 80052ae:	e9dd 0100 	ldrd	r0, r1, [sp]
 80052b2:	f7fb fc0f 	bl	8000ad4 <__aeabi_dcmplt>
 80052b6:	b1e8      	cbz	r0, 80052f4 <_dtoa_r+0x5b4>
 80052b8:	f814 3c01 	ldrb.w	r3, [r4, #-1]
 80052bc:	2b30      	cmp	r3, #48	; 0x30
 80052be:	f104 32ff 	add.w	r2, r4, #4294967295
 80052c2:	f040 82ba 	bne.w	800583a <_dtoa_r+0xafa>
 80052c6:	4614      	mov	r4, r2
 80052c8:	e7f6      	b.n	80052b8 <_dtoa_r+0x578>
 80052ca:	4b06      	ldr	r3, [pc, #24]	; (80052e4 <_dtoa_r+0x5a4>)
 80052cc:	f7fb f990 	bl	80005f0 <__aeabi_dmul>
 80052d0:	e9cd 0100 	strd	r0, r1, [sp]
 80052d4:	e7bf      	b.n	8005256 <_dtoa_r+0x516>
 80052d6:	bf00      	nop
 80052d8:	080074a8 	.word	0x080074a8
 80052dc:	08007570 	.word	0x08007570
 80052e0:	3ff00000 	.word	0x3ff00000
 80052e4:	40240000 	.word	0x40240000
 80052e8:	401c0000 	.word	0x401c0000
 80052ec:	40140000 	.word	0x40140000
 80052f0:	3fe00000 	.word	0x3fe00000
 80052f4:	e9dd 340e 	ldrd	r3, r4, [sp, #56]	; 0x38
 80052f8:	e88d 0018 	stmia.w	sp, {r3, r4}
 80052fc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80052fe:	2b00      	cmp	r3, #0
 8005300:	db7c      	blt.n	80053fc <_dtoa_r+0x6bc>
 8005302:	f1bb 0f0e 	cmp.w	fp, #14
 8005306:	dc79      	bgt.n	80053fc <_dtoa_r+0x6bc>
 8005308:	4b8f      	ldr	r3, [pc, #572]	; (8005548 <_dtoa_r+0x808>)
 800530a:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800530e:	e9d3 6700 	ldrd	r6, r7, [r3]
 8005312:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005314:	2b00      	cmp	r3, #0
 8005316:	da14      	bge.n	8005342 <_dtoa_r+0x602>
 8005318:	f1b8 0f00 	cmp.w	r8, #0
 800531c:	dc11      	bgt.n	8005342 <_dtoa_r+0x602>
 800531e:	f040 816c 	bne.w	80055fa <_dtoa_r+0x8ba>
 8005322:	2200      	movs	r2, #0
 8005324:	4b89      	ldr	r3, [pc, #548]	; (800554c <_dtoa_r+0x80c>)
 8005326:	4630      	mov	r0, r6
 8005328:	4639      	mov	r1, r7
 800532a:	f7fb f961 	bl	80005f0 <__aeabi_dmul>
 800532e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005332:	f7fb fbe3 	bl	8000afc <__aeabi_dcmpge>
 8005336:	4645      	mov	r5, r8
 8005338:	4646      	mov	r6, r8
 800533a:	2800      	cmp	r0, #0
 800533c:	f040 815f 	bne.w	80055fe <_dtoa_r+0x8be>
 8005340:	e166      	b.n	8005610 <_dtoa_r+0x8d0>
 8005342:	9c04      	ldr	r4, [sp, #16]
 8005344:	4632      	mov	r2, r6
 8005346:	463b      	mov	r3, r7
 8005348:	e9dd 0100 	ldrd	r0, r1, [sp]
 800534c:	f7fb fa7a 	bl	8000844 <__aeabi_ddiv>
 8005350:	f7fb fbfe 	bl	8000b50 <__aeabi_d2iz>
 8005354:	4605      	mov	r5, r0
 8005356:	f7fb f8e5 	bl	8000524 <__aeabi_i2d>
 800535a:	4632      	mov	r2, r6
 800535c:	463b      	mov	r3, r7
 800535e:	f7fb f947 	bl	80005f0 <__aeabi_dmul>
 8005362:	460b      	mov	r3, r1
 8005364:	4602      	mov	r2, r0
 8005366:	e9dd 0100 	ldrd	r0, r1, [sp]
 800536a:	f7fa ff8d 	bl	8000288 <__aeabi_dsub>
 800536e:	f105 0e30 	add.w	lr, r5, #48	; 0x30
 8005372:	f804 eb01 	strb.w	lr, [r4], #1
 8005376:	9b04      	ldr	r3, [sp, #16]
 8005378:	ebc3 0e04 	rsb	lr, r3, r4
 800537c:	45f0      	cmp	r8, lr
 800537e:	e9cd 0100 	strd	r0, r1, [sp]
 8005382:	d12e      	bne.n	80053e2 <_dtoa_r+0x6a2>
 8005384:	4602      	mov	r2, r0
 8005386:	460b      	mov	r3, r1
 8005388:	f7fa ff80 	bl	800028c <__adddf3>
 800538c:	4680      	mov	r8, r0
 800538e:	4689      	mov	r9, r1
 8005390:	4602      	mov	r2, r0
 8005392:	460b      	mov	r3, r1
 8005394:	4630      	mov	r0, r6
 8005396:	4639      	mov	r1, r7
 8005398:	f7fb fb9c 	bl	8000ad4 <__aeabi_dcmplt>
 800539c:	b978      	cbnz	r0, 80053be <_dtoa_r+0x67e>
 800539e:	4642      	mov	r2, r8
 80053a0:	464b      	mov	r3, r9
 80053a2:	4630      	mov	r0, r6
 80053a4:	4639      	mov	r1, r7
 80053a6:	f7fb fb8b 	bl	8000ac0 <__aeabi_dcmpeq>
 80053aa:	2800      	cmp	r0, #0
 80053ac:	f000 8247 	beq.w	800583e <_dtoa_r+0xafe>
 80053b0:	07e9      	lsls	r1, r5, #31
 80053b2:	d404      	bmi.n	80053be <_dtoa_r+0x67e>
 80053b4:	e243      	b.n	800583e <_dtoa_r+0xafe>
 80053b6:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
 80053ba:	e000      	b.n	80053be <_dtoa_r+0x67e>
 80053bc:	461c      	mov	r4, r3
 80053be:	f814 2c01 	ldrb.w	r2, [r4, #-1]
 80053c2:	2a39      	cmp	r2, #57	; 0x39
 80053c4:	f104 33ff 	add.w	r3, r4, #4294967295
 80053c8:	d107      	bne.n	80053da <_dtoa_r+0x69a>
 80053ca:	9a04      	ldr	r2, [sp, #16]
 80053cc:	429a      	cmp	r2, r3
 80053ce:	d1f5      	bne.n	80053bc <_dtoa_r+0x67c>
 80053d0:	9904      	ldr	r1, [sp, #16]
 80053d2:	2230      	movs	r2, #48	; 0x30
 80053d4:	f10b 0b01 	add.w	fp, fp, #1
 80053d8:	700a      	strb	r2, [r1, #0]
 80053da:	781a      	ldrb	r2, [r3, #0]
 80053dc:	3201      	adds	r2, #1
 80053de:	701a      	strb	r2, [r3, #0]
 80053e0:	e22d      	b.n	800583e <_dtoa_r+0xafe>
 80053e2:	2200      	movs	r2, #0
 80053e4:	4b5a      	ldr	r3, [pc, #360]	; (8005550 <_dtoa_r+0x810>)
 80053e6:	f7fb f903 	bl	80005f0 <__aeabi_dmul>
 80053ea:	2200      	movs	r2, #0
 80053ec:	2300      	movs	r3, #0
 80053ee:	e9cd 0100 	strd	r0, r1, [sp]
 80053f2:	f7fb fb65 	bl	8000ac0 <__aeabi_dcmpeq>
 80053f6:	2800      	cmp	r0, #0
 80053f8:	d0a4      	beq.n	8005344 <_dtoa_r+0x604>
 80053fa:	e220      	b.n	800583e <_dtoa_r+0xafe>
 80053fc:	9a08      	ldr	r2, [sp, #32]
 80053fe:	2a00      	cmp	r2, #0
 8005400:	d02d      	beq.n	800545e <_dtoa_r+0x71e>
 8005402:	9a06      	ldr	r2, [sp, #24]
 8005404:	2a01      	cmp	r2, #1
 8005406:	dc0a      	bgt.n	800541e <_dtoa_r+0x6de>
 8005408:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800540a:	b112      	cbz	r2, 8005412 <_dtoa_r+0x6d2>
 800540c:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8005410:	e002      	b.n	8005418 <_dtoa_r+0x6d8>
 8005412:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8005414:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8005418:	9d07      	ldr	r5, [sp, #28]
 800541a:	464c      	mov	r4, r9
 800541c:	e015      	b.n	800544a <_dtoa_r+0x70a>
 800541e:	9b07      	ldr	r3, [sp, #28]
 8005420:	f108 35ff 	add.w	r5, r8, #4294967295
 8005424:	42ab      	cmp	r3, r5
 8005426:	bfbf      	itttt	lt
 8005428:	9b07      	ldrlt	r3, [sp, #28]
 800542a:	9507      	strlt	r5, [sp, #28]
 800542c:	1aea      	sublt	r2, r5, r3
 800542e:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
 8005430:	bfb7      	itett	lt
 8005432:	189b      	addlt	r3, r3, r2
 8005434:	1b5d      	subge	r5, r3, r5
 8005436:	930c      	strlt	r3, [sp, #48]	; 0x30
 8005438:	2500      	movlt	r5, #0
 800543a:	f1b8 0f00 	cmp.w	r8, #0
 800543e:	bfb9      	ittee	lt
 8005440:	ebc8 0409 	rsblt	r4, r8, r9
 8005444:	2300      	movlt	r3, #0
 8005446:	464c      	movge	r4, r9
 8005448:	4643      	movge	r3, r8
 800544a:	9a05      	ldr	r2, [sp, #20]
 800544c:	2101      	movs	r1, #1
 800544e:	441a      	add	r2, r3
 8005450:	4650      	mov	r0, sl
 8005452:	4499      	add	r9, r3
 8005454:	9205      	str	r2, [sp, #20]
 8005456:	f001 f871 	bl	800653c <__i2b>
 800545a:	4606      	mov	r6, r0
 800545c:	e002      	b.n	8005464 <_dtoa_r+0x724>
 800545e:	9d07      	ldr	r5, [sp, #28]
 8005460:	9e08      	ldr	r6, [sp, #32]
 8005462:	464c      	mov	r4, r9
 8005464:	b15c      	cbz	r4, 800547e <_dtoa_r+0x73e>
 8005466:	9b05      	ldr	r3, [sp, #20]
 8005468:	2b00      	cmp	r3, #0
 800546a:	dd08      	ble.n	800547e <_dtoa_r+0x73e>
 800546c:	42a3      	cmp	r3, r4
 800546e:	9a05      	ldr	r2, [sp, #20]
 8005470:	bfa8      	it	ge
 8005472:	4623      	movge	r3, r4
 8005474:	ebc3 0909 	rsb	r9, r3, r9
 8005478:	1ae4      	subs	r4, r4, r3
 800547a:	1ad3      	subs	r3, r2, r3
 800547c:	9305      	str	r3, [sp, #20]
 800547e:	9b07      	ldr	r3, [sp, #28]
 8005480:	2b00      	cmp	r3, #0
 8005482:	dd1d      	ble.n	80054c0 <_dtoa_r+0x780>
 8005484:	9b08      	ldr	r3, [sp, #32]
 8005486:	b1ab      	cbz	r3, 80054b4 <_dtoa_r+0x774>
 8005488:	b185      	cbz	r5, 80054ac <_dtoa_r+0x76c>
 800548a:	4631      	mov	r1, r6
 800548c:	462a      	mov	r2, r5
 800548e:	4650      	mov	r0, sl
 8005490:	f001 f8ee 	bl	8006670 <__pow5mult>
 8005494:	9a02      	ldr	r2, [sp, #8]
 8005496:	4601      	mov	r1, r0
 8005498:	4606      	mov	r6, r0
 800549a:	4650      	mov	r0, sl
 800549c:	f001 f857 	bl	800654e <__multiply>
 80054a0:	9902      	ldr	r1, [sp, #8]
 80054a2:	4607      	mov	r7, r0
 80054a4:	4650      	mov	r0, sl
 80054a6:	f000 ffaa 	bl	80063fe <_Bfree>
 80054aa:	9702      	str	r7, [sp, #8]
 80054ac:	9b07      	ldr	r3, [sp, #28]
 80054ae:	1b5a      	subs	r2, r3, r5
 80054b0:	d006      	beq.n	80054c0 <_dtoa_r+0x780>
 80054b2:	e000      	b.n	80054b6 <_dtoa_r+0x776>
 80054b4:	9a07      	ldr	r2, [sp, #28]
 80054b6:	9902      	ldr	r1, [sp, #8]
 80054b8:	4650      	mov	r0, sl
 80054ba:	f001 f8d9 	bl	8006670 <__pow5mult>
 80054be:	9002      	str	r0, [sp, #8]
 80054c0:	2101      	movs	r1, #1
 80054c2:	4650      	mov	r0, sl
 80054c4:	f001 f83a 	bl	800653c <__i2b>
 80054c8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80054ca:	4605      	mov	r5, r0
 80054cc:	b35b      	cbz	r3, 8005526 <_dtoa_r+0x7e6>
 80054ce:	461a      	mov	r2, r3
 80054d0:	4601      	mov	r1, r0
 80054d2:	4650      	mov	r0, sl
 80054d4:	f001 f8cc 	bl	8006670 <__pow5mult>
 80054d8:	9b06      	ldr	r3, [sp, #24]
 80054da:	2b01      	cmp	r3, #1
 80054dc:	4605      	mov	r5, r0
 80054de:	dc18      	bgt.n	8005512 <_dtoa_r+0x7d2>
 80054e0:	9b00      	ldr	r3, [sp, #0]
 80054e2:	b983      	cbnz	r3, 8005506 <_dtoa_r+0x7c6>
 80054e4:	9b01      	ldr	r3, [sp, #4]
 80054e6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80054ea:	b973      	cbnz	r3, 800550a <_dtoa_r+0x7ca>
 80054ec:	9b01      	ldr	r3, [sp, #4]
 80054ee:	f023 4700 	bic.w	r7, r3, #2147483648	; 0x80000000
 80054f2:	0d3f      	lsrs	r7, r7, #20
 80054f4:	053f      	lsls	r7, r7, #20
 80054f6:	b14f      	cbz	r7, 800550c <_dtoa_r+0x7cc>
 80054f8:	9b05      	ldr	r3, [sp, #20]
 80054fa:	3301      	adds	r3, #1
 80054fc:	f109 0901 	add.w	r9, r9, #1
 8005500:	9305      	str	r3, [sp, #20]
 8005502:	2701      	movs	r7, #1
 8005504:	e002      	b.n	800550c <_dtoa_r+0x7cc>
 8005506:	2700      	movs	r7, #0
 8005508:	e000      	b.n	800550c <_dtoa_r+0x7cc>
 800550a:	9f00      	ldr	r7, [sp, #0]
 800550c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800550e:	b173      	cbz	r3, 800552e <_dtoa_r+0x7ee>
 8005510:	e000      	b.n	8005514 <_dtoa_r+0x7d4>
 8005512:	2700      	movs	r7, #0
 8005514:	692b      	ldr	r3, [r5, #16]
 8005516:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 800551a:	6918      	ldr	r0, [r3, #16]
 800551c:	f000 ffc1 	bl	80064a2 <__hi0bits>
 8005520:	f1c0 0020 	rsb	r0, r0, #32
 8005524:	e004      	b.n	8005530 <_dtoa_r+0x7f0>
 8005526:	9b06      	ldr	r3, [sp, #24]
 8005528:	2b01      	cmp	r3, #1
 800552a:	ddd9      	ble.n	80054e0 <_dtoa_r+0x7a0>
 800552c:	9f0c      	ldr	r7, [sp, #48]	; 0x30
 800552e:	2001      	movs	r0, #1
 8005530:	9b05      	ldr	r3, [sp, #20]
 8005532:	4418      	add	r0, r3
 8005534:	f010 001f 	ands.w	r0, r0, #31
 8005538:	d00e      	beq.n	8005558 <_dtoa_r+0x818>
 800553a:	f1c0 0320 	rsb	r3, r0, #32
 800553e:	2b04      	cmp	r3, #4
 8005540:	dd08      	ble.n	8005554 <_dtoa_r+0x814>
 8005542:	f1c0 001c 	rsb	r0, r0, #28
 8005546:	e008      	b.n	800555a <_dtoa_r+0x81a>
 8005548:	080074a8 	.word	0x080074a8
 800554c:	40140000 	.word	0x40140000
 8005550:	40240000 	.word	0x40240000
 8005554:	d006      	beq.n	8005564 <_dtoa_r+0x824>
 8005556:	4618      	mov	r0, r3
 8005558:	301c      	adds	r0, #28
 800555a:	9b05      	ldr	r3, [sp, #20]
 800555c:	4403      	add	r3, r0
 800555e:	4481      	add	r9, r0
 8005560:	4404      	add	r4, r0
 8005562:	9305      	str	r3, [sp, #20]
 8005564:	f1b9 0f00 	cmp.w	r9, #0
 8005568:	dd05      	ble.n	8005576 <_dtoa_r+0x836>
 800556a:	464a      	mov	r2, r9
 800556c:	9902      	ldr	r1, [sp, #8]
 800556e:	4650      	mov	r0, sl
 8005570:	f001 f8cc 	bl	800670c <__lshift>
 8005574:	9002      	str	r0, [sp, #8]
 8005576:	9b05      	ldr	r3, [sp, #20]
 8005578:	2b00      	cmp	r3, #0
 800557a:	dd05      	ble.n	8005588 <_dtoa_r+0x848>
 800557c:	4629      	mov	r1, r5
 800557e:	461a      	mov	r2, r3
 8005580:	4650      	mov	r0, sl
 8005582:	f001 f8c3 	bl	800670c <__lshift>
 8005586:	4605      	mov	r5, r0
 8005588:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800558a:	b1eb      	cbz	r3, 80055c8 <_dtoa_r+0x888>
 800558c:	4629      	mov	r1, r5
 800558e:	9802      	ldr	r0, [sp, #8]
 8005590:	f001 f90d 	bl	80067ae <__mcmp>
 8005594:	2800      	cmp	r0, #0
 8005596:	da17      	bge.n	80055c8 <_dtoa_r+0x888>
 8005598:	2300      	movs	r3, #0
 800559a:	220a      	movs	r2, #10
 800559c:	9902      	ldr	r1, [sp, #8]
 800559e:	4650      	mov	r0, sl
 80055a0:	f000 ff44 	bl	800642c <__multadd>
 80055a4:	9b08      	ldr	r3, [sp, #32]
 80055a6:	9002      	str	r0, [sp, #8]
 80055a8:	f10b 3bff 	add.w	fp, fp, #4294967295
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	f000 8158 	beq.w	8005862 <_dtoa_r+0xb22>
 80055b2:	2300      	movs	r3, #0
 80055b4:	4631      	mov	r1, r6
 80055b6:	220a      	movs	r2, #10
 80055b8:	4650      	mov	r0, sl
 80055ba:	f000 ff37 	bl	800642c <__multadd>
 80055be:	9b03      	ldr	r3, [sp, #12]
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	4606      	mov	r6, r0
 80055c4:	dc37      	bgt.n	8005636 <_dtoa_r+0x8f6>
 80055c6:	e033      	b.n	8005630 <_dtoa_r+0x8f0>
 80055c8:	f1b8 0f00 	cmp.w	r8, #0
 80055cc:	dc2a      	bgt.n	8005624 <_dtoa_r+0x8e4>
 80055ce:	9b06      	ldr	r3, [sp, #24]
 80055d0:	2b02      	cmp	r3, #2
 80055d2:	dd27      	ble.n	8005624 <_dtoa_r+0x8e4>
 80055d4:	f8cd 800c 	str.w	r8, [sp, #12]
 80055d8:	9b03      	ldr	r3, [sp, #12]
 80055da:	b983      	cbnz	r3, 80055fe <_dtoa_r+0x8be>
 80055dc:	4629      	mov	r1, r5
 80055de:	2205      	movs	r2, #5
 80055e0:	4650      	mov	r0, sl
 80055e2:	f000 ff23 	bl	800642c <__multadd>
 80055e6:	4601      	mov	r1, r0
 80055e8:	4605      	mov	r5, r0
 80055ea:	9802      	ldr	r0, [sp, #8]
 80055ec:	f001 f8df 	bl	80067ae <__mcmp>
 80055f0:	2800      	cmp	r0, #0
 80055f2:	dc0d      	bgt.n	8005610 <_dtoa_r+0x8d0>
 80055f4:	e003      	b.n	80055fe <_dtoa_r+0x8be>
 80055f6:	463d      	mov	r5, r7
 80055f8:	e000      	b.n	80055fc <_dtoa_r+0x8bc>
 80055fa:	2500      	movs	r5, #0
 80055fc:	462e      	mov	r6, r5
 80055fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005600:	9c04      	ldr	r4, [sp, #16]
 8005602:	ea6f 0b03 	mvn.w	fp, r3
 8005606:	e00a      	b.n	800561e <_dtoa_r+0x8de>
 8005608:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
 800560c:	463d      	mov	r5, r7
 800560e:	463e      	mov	r6, r7
 8005610:	9b04      	ldr	r3, [sp, #16]
 8005612:	9a04      	ldr	r2, [sp, #16]
 8005614:	1c5c      	adds	r4, r3, #1
 8005616:	2331      	movs	r3, #49	; 0x31
 8005618:	7013      	strb	r3, [r2, #0]
 800561a:	f10b 0b01 	add.w	fp, fp, #1
 800561e:	46b0      	mov	r8, r6
 8005620:	2600      	movs	r6, #0
 8005622:	e0f7      	b.n	8005814 <_dtoa_r+0xad4>
 8005624:	9b08      	ldr	r3, [sp, #32]
 8005626:	f8cd 800c 	str.w	r8, [sp, #12]
 800562a:	b923      	cbnz	r3, 8005636 <_dtoa_r+0x8f6>
 800562c:	9c04      	ldr	r4, [sp, #16]
 800562e:	e0b1      	b.n	8005794 <_dtoa_r+0xa54>
 8005630:	9b06      	ldr	r3, [sp, #24]
 8005632:	2b02      	cmp	r3, #2
 8005634:	dcd0      	bgt.n	80055d8 <_dtoa_r+0x898>
 8005636:	2c00      	cmp	r4, #0
 8005638:	dd05      	ble.n	8005646 <_dtoa_r+0x906>
 800563a:	4631      	mov	r1, r6
 800563c:	4622      	mov	r2, r4
 800563e:	4650      	mov	r0, sl
 8005640:	f001 f864 	bl	800670c <__lshift>
 8005644:	4606      	mov	r6, r0
 8005646:	b19f      	cbz	r7, 8005670 <_dtoa_r+0x930>
 8005648:	6871      	ldr	r1, [r6, #4]
 800564a:	4650      	mov	r0, sl
 800564c:	f000 fea2 	bl	8006394 <_Balloc>
 8005650:	6932      	ldr	r2, [r6, #16]
 8005652:	3202      	adds	r2, #2
 8005654:	4604      	mov	r4, r0
 8005656:	0092      	lsls	r2, r2, #2
 8005658:	f106 010c 	add.w	r1, r6, #12
 800565c:	300c      	adds	r0, #12
 800565e:	f000 fe69 	bl	8006334 <memcpy>
 8005662:	2201      	movs	r2, #1
 8005664:	4621      	mov	r1, r4
 8005666:	4650      	mov	r0, sl
 8005668:	f001 f850 	bl	800670c <__lshift>
 800566c:	4680      	mov	r8, r0
 800566e:	e000      	b.n	8005672 <_dtoa_r+0x932>
 8005670:	46b0      	mov	r8, r6
 8005672:	9b00      	ldr	r3, [sp, #0]
 8005674:	f8dd 9010 	ldr.w	r9, [sp, #16]
 8005678:	f003 0301 	and.w	r3, r3, #1
 800567c:	9305      	str	r3, [sp, #20]
 800567e:	4629      	mov	r1, r5
 8005680:	9802      	ldr	r0, [sp, #8]
 8005682:	f7ff facb 	bl	8004c1c <quorem>
 8005686:	4631      	mov	r1, r6
 8005688:	4604      	mov	r4, r0
 800568a:	f100 0730 	add.w	r7, r0, #48	; 0x30
 800568e:	9802      	ldr	r0, [sp, #8]
 8005690:	f001 f88d 	bl	80067ae <__mcmp>
 8005694:	4642      	mov	r2, r8
 8005696:	9000      	str	r0, [sp, #0]
 8005698:	4629      	mov	r1, r5
 800569a:	4650      	mov	r0, sl
 800569c:	f001 f8a3 	bl	80067e6 <__mdiff>
 80056a0:	68c3      	ldr	r3, [r0, #12]
 80056a2:	4602      	mov	r2, r0
 80056a4:	b93b      	cbnz	r3, 80056b6 <_dtoa_r+0x976>
 80056a6:	4601      	mov	r1, r0
 80056a8:	9007      	str	r0, [sp, #28]
 80056aa:	9802      	ldr	r0, [sp, #8]
 80056ac:	f001 f87f 	bl	80067ae <__mcmp>
 80056b0:	9a07      	ldr	r2, [sp, #28]
 80056b2:	4603      	mov	r3, r0
 80056b4:	e000      	b.n	80056b8 <_dtoa_r+0x978>
 80056b6:	2301      	movs	r3, #1
 80056b8:	4611      	mov	r1, r2
 80056ba:	4650      	mov	r0, sl
 80056bc:	9307      	str	r3, [sp, #28]
 80056be:	f000 fe9e 	bl	80063fe <_Bfree>
 80056c2:	9b07      	ldr	r3, [sp, #28]
 80056c4:	b94b      	cbnz	r3, 80056da <_dtoa_r+0x99a>
 80056c6:	9a06      	ldr	r2, [sp, #24]
 80056c8:	b93a      	cbnz	r2, 80056da <_dtoa_r+0x99a>
 80056ca:	9a05      	ldr	r2, [sp, #20]
 80056cc:	b92a      	cbnz	r2, 80056da <_dtoa_r+0x99a>
 80056ce:	2f39      	cmp	r7, #57	; 0x39
 80056d0:	d028      	beq.n	8005724 <_dtoa_r+0x9e4>
 80056d2:	9b00      	ldr	r3, [sp, #0]
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	dc1a      	bgt.n	800570e <_dtoa_r+0x9ce>
 80056d8:	e01b      	b.n	8005712 <_dtoa_r+0x9d2>
 80056da:	9a00      	ldr	r2, [sp, #0]
 80056dc:	2a00      	cmp	r2, #0
 80056de:	db04      	blt.n	80056ea <_dtoa_r+0x9aa>
 80056e0:	d11a      	bne.n	8005718 <_dtoa_r+0x9d8>
 80056e2:	9a06      	ldr	r2, [sp, #24]
 80056e4:	b9c2      	cbnz	r2, 8005718 <_dtoa_r+0x9d8>
 80056e6:	9a05      	ldr	r2, [sp, #20]
 80056e8:	b9b2      	cbnz	r2, 8005718 <_dtoa_r+0x9d8>
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	dd11      	ble.n	8005712 <_dtoa_r+0x9d2>
 80056ee:	2201      	movs	r2, #1
 80056f0:	9902      	ldr	r1, [sp, #8]
 80056f2:	4650      	mov	r0, sl
 80056f4:	f001 f80a 	bl	800670c <__lshift>
 80056f8:	4629      	mov	r1, r5
 80056fa:	9002      	str	r0, [sp, #8]
 80056fc:	f001 f857 	bl	80067ae <__mcmp>
 8005700:	2800      	cmp	r0, #0
 8005702:	dc02      	bgt.n	800570a <_dtoa_r+0x9ca>
 8005704:	d105      	bne.n	8005712 <_dtoa_r+0x9d2>
 8005706:	07fa      	lsls	r2, r7, #31
 8005708:	d503      	bpl.n	8005712 <_dtoa_r+0x9d2>
 800570a:	2f39      	cmp	r7, #57	; 0x39
 800570c:	d00a      	beq.n	8005724 <_dtoa_r+0x9e4>
 800570e:	f104 0731 	add.w	r7, r4, #49	; 0x31
 8005712:	f109 0401 	add.w	r4, r9, #1
 8005716:	e00c      	b.n	8005732 <_dtoa_r+0x9f2>
 8005718:	2b00      	cmp	r3, #0
 800571a:	f109 0401 	add.w	r4, r9, #1
 800571e:	dd0b      	ble.n	8005738 <_dtoa_r+0x9f8>
 8005720:	2f39      	cmp	r7, #57	; 0x39
 8005722:	d105      	bne.n	8005730 <_dtoa_r+0x9f0>
 8005724:	2339      	movs	r3, #57	; 0x39
 8005726:	f889 3000 	strb.w	r3, [r9]
 800572a:	f109 0901 	add.w	r9, r9, #1
 800572e:	e054      	b.n	80057da <_dtoa_r+0xa9a>
 8005730:	3701      	adds	r7, #1
 8005732:	f889 7000 	strb.w	r7, [r9]
 8005736:	e06d      	b.n	8005814 <_dtoa_r+0xad4>
 8005738:	9b04      	ldr	r3, [sp, #16]
 800573a:	9a03      	ldr	r2, [sp, #12]
 800573c:	f804 7c01 	strb.w	r7, [r4, #-1]
 8005740:	1ae3      	subs	r3, r4, r3
 8005742:	4293      	cmp	r3, r2
 8005744:	46a1      	mov	r9, r4
 8005746:	d03a      	beq.n	80057be <_dtoa_r+0xa7e>
 8005748:	2300      	movs	r3, #0
 800574a:	220a      	movs	r2, #10
 800574c:	9902      	ldr	r1, [sp, #8]
 800574e:	4650      	mov	r0, sl
 8005750:	f000 fe6c 	bl	800642c <__multadd>
 8005754:	4546      	cmp	r6, r8
 8005756:	9002      	str	r0, [sp, #8]
 8005758:	f04f 0300 	mov.w	r3, #0
 800575c:	f04f 020a 	mov.w	r2, #10
 8005760:	4631      	mov	r1, r6
 8005762:	4650      	mov	r0, sl
 8005764:	d104      	bne.n	8005770 <_dtoa_r+0xa30>
 8005766:	f000 fe61 	bl	800642c <__multadd>
 800576a:	4606      	mov	r6, r0
 800576c:	4680      	mov	r8, r0
 800576e:	e786      	b.n	800567e <_dtoa_r+0x93e>
 8005770:	f000 fe5c 	bl	800642c <__multadd>
 8005774:	4641      	mov	r1, r8
 8005776:	4606      	mov	r6, r0
 8005778:	2300      	movs	r3, #0
 800577a:	220a      	movs	r2, #10
 800577c:	4650      	mov	r0, sl
 800577e:	f000 fe55 	bl	800642c <__multadd>
 8005782:	4680      	mov	r8, r0
 8005784:	e77b      	b.n	800567e <_dtoa_r+0x93e>
 8005786:	2300      	movs	r3, #0
 8005788:	220a      	movs	r2, #10
 800578a:	9902      	ldr	r1, [sp, #8]
 800578c:	4650      	mov	r0, sl
 800578e:	f000 fe4d 	bl	800642c <__multadd>
 8005792:	9002      	str	r0, [sp, #8]
 8005794:	4629      	mov	r1, r5
 8005796:	9802      	ldr	r0, [sp, #8]
 8005798:	f7ff fa40 	bl	8004c1c <quorem>
 800579c:	f100 0730 	add.w	r7, r0, #48	; 0x30
 80057a0:	f804 7b01 	strb.w	r7, [r4], #1
 80057a4:	9b04      	ldr	r3, [sp, #16]
 80057a6:	9a03      	ldr	r2, [sp, #12]
 80057a8:	1ae3      	subs	r3, r4, r3
 80057aa:	4293      	cmp	r3, r2
 80057ac:	dbeb      	blt.n	8005786 <_dtoa_r+0xa46>
 80057ae:	9b04      	ldr	r3, [sp, #16]
 80057b0:	2a01      	cmp	r2, #1
 80057b2:	bfac      	ite	ge
 80057b4:	189b      	addge	r3, r3, r2
 80057b6:	3301      	addlt	r3, #1
 80057b8:	46b0      	mov	r8, r6
 80057ba:	4699      	mov	r9, r3
 80057bc:	2600      	movs	r6, #0
 80057be:	2201      	movs	r2, #1
 80057c0:	9902      	ldr	r1, [sp, #8]
 80057c2:	4650      	mov	r0, sl
 80057c4:	f000 ffa2 	bl	800670c <__lshift>
 80057c8:	4629      	mov	r1, r5
 80057ca:	9002      	str	r0, [sp, #8]
 80057cc:	f000 ffef 	bl	80067ae <__mcmp>
 80057d0:	2800      	cmp	r0, #0
 80057d2:	dc02      	bgt.n	80057da <_dtoa_r+0xa9a>
 80057d4:	d115      	bne.n	8005802 <_dtoa_r+0xac2>
 80057d6:	07fb      	lsls	r3, r7, #31
 80057d8:	d513      	bpl.n	8005802 <_dtoa_r+0xac2>
 80057da:	464c      	mov	r4, r9
 80057dc:	f814 3c01 	ldrb.w	r3, [r4, #-1]
 80057e0:	2b39      	cmp	r3, #57	; 0x39
 80057e2:	f104 32ff 	add.w	r2, r4, #4294967295
 80057e6:	d109      	bne.n	80057fc <_dtoa_r+0xabc>
 80057e8:	9b04      	ldr	r3, [sp, #16]
 80057ea:	4293      	cmp	r3, r2
 80057ec:	d104      	bne.n	80057f8 <_dtoa_r+0xab8>
 80057ee:	f10b 0b01 	add.w	fp, fp, #1
 80057f2:	2331      	movs	r3, #49	; 0x31
 80057f4:	9a04      	ldr	r2, [sp, #16]
 80057f6:	e002      	b.n	80057fe <_dtoa_r+0xabe>
 80057f8:	4614      	mov	r4, r2
 80057fa:	e7ef      	b.n	80057dc <_dtoa_r+0xa9c>
 80057fc:	3301      	adds	r3, #1
 80057fe:	7013      	strb	r3, [r2, #0]
 8005800:	e008      	b.n	8005814 <_dtoa_r+0xad4>
 8005802:	464c      	mov	r4, r9
 8005804:	f814 3c01 	ldrb.w	r3, [r4, #-1]
 8005808:	2b30      	cmp	r3, #48	; 0x30
 800580a:	f104 32ff 	add.w	r2, r4, #4294967295
 800580e:	d101      	bne.n	8005814 <_dtoa_r+0xad4>
 8005810:	4614      	mov	r4, r2
 8005812:	e7f7      	b.n	8005804 <_dtoa_r+0xac4>
 8005814:	4629      	mov	r1, r5
 8005816:	4650      	mov	r0, sl
 8005818:	f000 fdf1 	bl	80063fe <_Bfree>
 800581c:	f1b8 0f00 	cmp.w	r8, #0
 8005820:	d00d      	beq.n	800583e <_dtoa_r+0xafe>
 8005822:	b12e      	cbz	r6, 8005830 <_dtoa_r+0xaf0>
 8005824:	4546      	cmp	r6, r8
 8005826:	d003      	beq.n	8005830 <_dtoa_r+0xaf0>
 8005828:	4631      	mov	r1, r6
 800582a:	4650      	mov	r0, sl
 800582c:	f000 fde7 	bl	80063fe <_Bfree>
 8005830:	4641      	mov	r1, r8
 8005832:	4650      	mov	r0, sl
 8005834:	f000 fde3 	bl	80063fe <_Bfree>
 8005838:	e001      	b.n	800583e <_dtoa_r+0xafe>
 800583a:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
 800583e:	9902      	ldr	r1, [sp, #8]
 8005840:	4650      	mov	r0, sl
 8005842:	f000 fddc 	bl	80063fe <_Bfree>
 8005846:	2300      	movs	r3, #0
 8005848:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800584a:	7023      	strb	r3, [r4, #0]
 800584c:	f10b 0301 	add.w	r3, fp, #1
 8005850:	6013      	str	r3, [r2, #0]
 8005852:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005854:	b11b      	cbz	r3, 800585e <_dtoa_r+0xb1e>
 8005856:	601c      	str	r4, [r3, #0]
 8005858:	e001      	b.n	800585e <_dtoa_r+0xb1e>
 800585a:	4808      	ldr	r0, [pc, #32]	; (800587c <_dtoa_r+0xb3c>)
 800585c:	e00a      	b.n	8005874 <_dtoa_r+0xb34>
 800585e:	9804      	ldr	r0, [sp, #16]
 8005860:	e008      	b.n	8005874 <_dtoa_r+0xb34>
 8005862:	9b03      	ldr	r3, [sp, #12]
 8005864:	2b00      	cmp	r3, #0
 8005866:	f73f aee1 	bgt.w	800562c <_dtoa_r+0x8ec>
 800586a:	9b06      	ldr	r3, [sp, #24]
 800586c:	2b02      	cmp	r3, #2
 800586e:	f77f aedd 	ble.w	800562c <_dtoa_r+0x8ec>
 8005872:	e6b1      	b.n	80055d8 <_dtoa_r+0x898>
 8005874:	b017      	add	sp, #92	; 0x5c
 8005876:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800587a:	bf00      	nop
 800587c:	0800741c 	.word	0x0800741c

08005880 <_cleanup_r>:
 8005880:	4901      	ldr	r1, [pc, #4]	; (8005888 <_cleanup_r+0x8>)
 8005882:	f000 bb0d 	b.w	8005ea0 <_fwalk_reent>
 8005886:	bf00      	nop
 8005888:	08006fb1 	.word	0x08006fb1

0800588c <std.isra.0>:
 800588c:	2300      	movs	r3, #0
 800588e:	b510      	push	{r4, lr}
 8005890:	4604      	mov	r4, r0
 8005892:	6003      	str	r3, [r0, #0]
 8005894:	6043      	str	r3, [r0, #4]
 8005896:	6083      	str	r3, [r0, #8]
 8005898:	8181      	strh	r1, [r0, #12]
 800589a:	6643      	str	r3, [r0, #100]	; 0x64
 800589c:	81c2      	strh	r2, [r0, #14]
 800589e:	6103      	str	r3, [r0, #16]
 80058a0:	6143      	str	r3, [r0, #20]
 80058a2:	6183      	str	r3, [r0, #24]
 80058a4:	4619      	mov	r1, r3
 80058a6:	2208      	movs	r2, #8
 80058a8:	305c      	adds	r0, #92	; 0x5c
 80058aa:	f000 fd69 	bl	8006380 <memset>
 80058ae:	4b05      	ldr	r3, [pc, #20]	; (80058c4 <std.isra.0+0x38>)
 80058b0:	6263      	str	r3, [r4, #36]	; 0x24
 80058b2:	4b05      	ldr	r3, [pc, #20]	; (80058c8 <std.isra.0+0x3c>)
 80058b4:	62a3      	str	r3, [r4, #40]	; 0x28
 80058b6:	4b05      	ldr	r3, [pc, #20]	; (80058cc <std.isra.0+0x40>)
 80058b8:	62e3      	str	r3, [r4, #44]	; 0x2c
 80058ba:	4b05      	ldr	r3, [pc, #20]	; (80058d0 <std.isra.0+0x44>)
 80058bc:	6224      	str	r4, [r4, #32]
 80058be:	6323      	str	r3, [r4, #48]	; 0x30
 80058c0:	bd10      	pop	{r4, pc}
 80058c2:	bf00      	nop
 80058c4:	08006cb1 	.word	0x08006cb1
 80058c8:	08006cd3 	.word	0x08006cd3
 80058cc:	08006d0b 	.word	0x08006d0b
 80058d0:	08006d2f 	.word	0x08006d2f

080058d4 <__sfmoreglue>:
 80058d4:	b570      	push	{r4, r5, r6, lr}
 80058d6:	2368      	movs	r3, #104	; 0x68
 80058d8:	1e4d      	subs	r5, r1, #1
 80058da:	435d      	muls	r5, r3
 80058dc:	460e      	mov	r6, r1
 80058de:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80058e2:	f000 fb07 	bl	8005ef4 <_malloc_r>
 80058e6:	4604      	mov	r4, r0
 80058e8:	b140      	cbz	r0, 80058fc <__sfmoreglue+0x28>
 80058ea:	2100      	movs	r1, #0
 80058ec:	e880 0042 	stmia.w	r0, {r1, r6}
 80058f0:	300c      	adds	r0, #12
 80058f2:	60a0      	str	r0, [r4, #8]
 80058f4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80058f8:	f000 fd42 	bl	8006380 <memset>
 80058fc:	4620      	mov	r0, r4
 80058fe:	bd70      	pop	{r4, r5, r6, pc}

08005900 <__sinit>:
 8005900:	6983      	ldr	r3, [r0, #24]
 8005902:	b510      	push	{r4, lr}
 8005904:	4604      	mov	r4, r0
 8005906:	bb4b      	cbnz	r3, 800595c <__sinit+0x5c>
 8005908:	f8c0 30d8 	str.w	r3, [r0, #216]	; 0xd8
 800590c:	f8c0 30dc 	str.w	r3, [r0, #220]	; 0xdc
 8005910:	f8c0 30e0 	str.w	r3, [r0, #224]	; 0xe0
 8005914:	4b12      	ldr	r3, [pc, #72]	; (8005960 <__sinit+0x60>)
 8005916:	4a13      	ldr	r2, [pc, #76]	; (8005964 <__sinit+0x64>)
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	6282      	str	r2, [r0, #40]	; 0x28
 800591c:	4298      	cmp	r0, r3
 800591e:	bf04      	itt	eq
 8005920:	2301      	moveq	r3, #1
 8005922:	6183      	streq	r3, [r0, #24]
 8005924:	f000 f820 	bl	8005968 <__sfp>
 8005928:	6060      	str	r0, [r4, #4]
 800592a:	4620      	mov	r0, r4
 800592c:	f000 f81c 	bl	8005968 <__sfp>
 8005930:	60a0      	str	r0, [r4, #8]
 8005932:	4620      	mov	r0, r4
 8005934:	f000 f818 	bl	8005968 <__sfp>
 8005938:	2200      	movs	r2, #0
 800593a:	60e0      	str	r0, [r4, #12]
 800593c:	2104      	movs	r1, #4
 800593e:	6860      	ldr	r0, [r4, #4]
 8005940:	f7ff ffa4 	bl	800588c <std.isra.0>
 8005944:	2201      	movs	r2, #1
 8005946:	2109      	movs	r1, #9
 8005948:	68a0      	ldr	r0, [r4, #8]
 800594a:	f7ff ff9f 	bl	800588c <std.isra.0>
 800594e:	2202      	movs	r2, #2
 8005950:	2112      	movs	r1, #18
 8005952:	68e0      	ldr	r0, [r4, #12]
 8005954:	f7ff ff9a 	bl	800588c <std.isra.0>
 8005958:	2301      	movs	r3, #1
 800595a:	61a3      	str	r3, [r4, #24]
 800595c:	bd10      	pop	{r4, pc}
 800595e:	bf00      	nop
 8005960:	0800749c 	.word	0x0800749c
 8005964:	08005881 	.word	0x08005881

08005968 <__sfp>:
 8005968:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800596a:	4b1c      	ldr	r3, [pc, #112]	; (80059dc <__sfp+0x74>)
 800596c:	681e      	ldr	r6, [r3, #0]
 800596e:	69b3      	ldr	r3, [r6, #24]
 8005970:	4607      	mov	r7, r0
 8005972:	b913      	cbnz	r3, 800597a <__sfp+0x12>
 8005974:	4630      	mov	r0, r6
 8005976:	f7ff ffc3 	bl	8005900 <__sinit>
 800597a:	36d8      	adds	r6, #216	; 0xd8
 800597c:	68b4      	ldr	r4, [r6, #8]
 800597e:	6873      	ldr	r3, [r6, #4]
 8005980:	3b01      	subs	r3, #1
 8005982:	d404      	bmi.n	800598e <__sfp+0x26>
 8005984:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8005988:	b17d      	cbz	r5, 80059aa <__sfp+0x42>
 800598a:	3468      	adds	r4, #104	; 0x68
 800598c:	e7f8      	b.n	8005980 <__sfp+0x18>
 800598e:	6833      	ldr	r3, [r6, #0]
 8005990:	b10b      	cbz	r3, 8005996 <__sfp+0x2e>
 8005992:	6836      	ldr	r6, [r6, #0]
 8005994:	e7f2      	b.n	800597c <__sfp+0x14>
 8005996:	2104      	movs	r1, #4
 8005998:	4638      	mov	r0, r7
 800599a:	f7ff ff9b 	bl	80058d4 <__sfmoreglue>
 800599e:	6030      	str	r0, [r6, #0]
 80059a0:	2800      	cmp	r0, #0
 80059a2:	d1f6      	bne.n	8005992 <__sfp+0x2a>
 80059a4:	230c      	movs	r3, #12
 80059a6:	603b      	str	r3, [r7, #0]
 80059a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80059aa:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80059ae:	81e3      	strh	r3, [r4, #14]
 80059b0:	2301      	movs	r3, #1
 80059b2:	81a3      	strh	r3, [r4, #12]
 80059b4:	6665      	str	r5, [r4, #100]	; 0x64
 80059b6:	6025      	str	r5, [r4, #0]
 80059b8:	60a5      	str	r5, [r4, #8]
 80059ba:	6065      	str	r5, [r4, #4]
 80059bc:	6125      	str	r5, [r4, #16]
 80059be:	6165      	str	r5, [r4, #20]
 80059c0:	61a5      	str	r5, [r4, #24]
 80059c2:	2208      	movs	r2, #8
 80059c4:	4629      	mov	r1, r5
 80059c6:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80059ca:	f000 fcd9 	bl	8006380 <memset>
 80059ce:	6365      	str	r5, [r4, #52]	; 0x34
 80059d0:	63a5      	str	r5, [r4, #56]	; 0x38
 80059d2:	64a5      	str	r5, [r4, #72]	; 0x48
 80059d4:	64e5      	str	r5, [r4, #76]	; 0x4c
 80059d6:	4620      	mov	r0, r4
 80059d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80059da:	bf00      	nop
 80059dc:	0800749c 	.word	0x0800749c

080059e0 <__sfp_lock_acquire>:
 80059e0:	4770      	bx	lr

080059e2 <__sfp_lock_release>:
 80059e2:	4770      	bx	lr

080059e4 <_malloc_trim_r>:
 80059e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80059e8:	4f25      	ldr	r7, [pc, #148]	; (8005a80 <_malloc_trim_r+0x9c>)
 80059ea:	f8df 80a0 	ldr.w	r8, [pc, #160]	; 8005a8c <_malloc_trim_r+0xa8>
 80059ee:	4689      	mov	r9, r1
 80059f0:	4606      	mov	r6, r0
 80059f2:	f000 fccd 	bl	8006390 <__malloc_lock>
 80059f6:	68bb      	ldr	r3, [r7, #8]
 80059f8:	685d      	ldr	r5, [r3, #4]
 80059fa:	f1a8 0411 	sub.w	r4, r8, #17
 80059fe:	f025 0503 	bic.w	r5, r5, #3
 8005a02:	442c      	add	r4, r5
 8005a04:	ebc9 0404 	rsb	r4, r9, r4
 8005a08:	fbb4 f4f8 	udiv	r4, r4, r8
 8005a0c:	3c01      	subs	r4, #1
 8005a0e:	fb08 f404 	mul.w	r4, r8, r4
 8005a12:	4544      	cmp	r4, r8
 8005a14:	da05      	bge.n	8005a22 <_malloc_trim_r+0x3e>
 8005a16:	4630      	mov	r0, r6
 8005a18:	f000 fcbb 	bl	8006392 <__malloc_unlock>
 8005a1c:	2000      	movs	r0, #0
 8005a1e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005a22:	2100      	movs	r1, #0
 8005a24:	4630      	mov	r0, r6
 8005a26:	f001 f933 	bl	8006c90 <_sbrk_r>
 8005a2a:	68bb      	ldr	r3, [r7, #8]
 8005a2c:	442b      	add	r3, r5
 8005a2e:	4298      	cmp	r0, r3
 8005a30:	d1f1      	bne.n	8005a16 <_malloc_trim_r+0x32>
 8005a32:	4261      	negs	r1, r4
 8005a34:	4630      	mov	r0, r6
 8005a36:	f001 f92b 	bl	8006c90 <_sbrk_r>
 8005a3a:	3001      	adds	r0, #1
 8005a3c:	d110      	bne.n	8005a60 <_malloc_trim_r+0x7c>
 8005a3e:	2100      	movs	r1, #0
 8005a40:	4630      	mov	r0, r6
 8005a42:	f001 f925 	bl	8006c90 <_sbrk_r>
 8005a46:	68ba      	ldr	r2, [r7, #8]
 8005a48:	1a83      	subs	r3, r0, r2
 8005a4a:	2b0f      	cmp	r3, #15
 8005a4c:	dde3      	ble.n	8005a16 <_malloc_trim_r+0x32>
 8005a4e:	490d      	ldr	r1, [pc, #52]	; (8005a84 <_malloc_trim_r+0xa0>)
 8005a50:	6809      	ldr	r1, [r1, #0]
 8005a52:	1a40      	subs	r0, r0, r1
 8005a54:	490c      	ldr	r1, [pc, #48]	; (8005a88 <_malloc_trim_r+0xa4>)
 8005a56:	f043 0301 	orr.w	r3, r3, #1
 8005a5a:	6008      	str	r0, [r1, #0]
 8005a5c:	6053      	str	r3, [r2, #4]
 8005a5e:	e7da      	b.n	8005a16 <_malloc_trim_r+0x32>
 8005a60:	68bb      	ldr	r3, [r7, #8]
 8005a62:	4a09      	ldr	r2, [pc, #36]	; (8005a88 <_malloc_trim_r+0xa4>)
 8005a64:	1b2d      	subs	r5, r5, r4
 8005a66:	f045 0501 	orr.w	r5, r5, #1
 8005a6a:	605d      	str	r5, [r3, #4]
 8005a6c:	6813      	ldr	r3, [r2, #0]
 8005a6e:	4630      	mov	r0, r6
 8005a70:	1b1c      	subs	r4, r3, r4
 8005a72:	6014      	str	r4, [r2, #0]
 8005a74:	f000 fc8d 	bl	8006392 <__malloc_unlock>
 8005a78:	2001      	movs	r0, #1
 8005a7a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005a7e:	bf00      	nop
 8005a80:	20000130 	.word	0x20000130
 8005a84:	2000053c 	.word	0x2000053c
 8005a88:	2000056c 	.word	0x2000056c
 8005a8c:	00000080 	.word	0x00000080

08005a90 <_free_r>:
 8005a90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005a94:	4604      	mov	r4, r0
 8005a96:	4688      	mov	r8, r1
 8005a98:	2900      	cmp	r1, #0
 8005a9a:	f000 80ad 	beq.w	8005bf8 <_free_r+0x168>
 8005a9e:	f000 fc77 	bl	8006390 <__malloc_lock>
 8005aa2:	f858 2c04 	ldr.w	r2, [r8, #-4]
 8005aa6:	4d55      	ldr	r5, [pc, #340]	; (8005bfc <_free_r+0x16c>)
 8005aa8:	f022 0001 	bic.w	r0, r2, #1
 8005aac:	f1a8 0308 	sub.w	r3, r8, #8
 8005ab0:	181f      	adds	r7, r3, r0
 8005ab2:	68a9      	ldr	r1, [r5, #8]
 8005ab4:	687e      	ldr	r6, [r7, #4]
 8005ab6:	428f      	cmp	r7, r1
 8005ab8:	f026 0603 	bic.w	r6, r6, #3
 8005abc:	f002 0201 	and.w	r2, r2, #1
 8005ac0:	d11b      	bne.n	8005afa <_free_r+0x6a>
 8005ac2:	4430      	add	r0, r6
 8005ac4:	b93a      	cbnz	r2, 8005ad6 <_free_r+0x46>
 8005ac6:	f858 2c08 	ldr.w	r2, [r8, #-8]
 8005aca:	1a9b      	subs	r3, r3, r2
 8005acc:	4410      	add	r0, r2
 8005ace:	6899      	ldr	r1, [r3, #8]
 8005ad0:	68da      	ldr	r2, [r3, #12]
 8005ad2:	60ca      	str	r2, [r1, #12]
 8005ad4:	6091      	str	r1, [r2, #8]
 8005ad6:	f040 0201 	orr.w	r2, r0, #1
 8005ada:	605a      	str	r2, [r3, #4]
 8005adc:	60ab      	str	r3, [r5, #8]
 8005ade:	4b48      	ldr	r3, [pc, #288]	; (8005c00 <_free_r+0x170>)
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	4298      	cmp	r0, r3
 8005ae4:	d304      	bcc.n	8005af0 <_free_r+0x60>
 8005ae6:	4b47      	ldr	r3, [pc, #284]	; (8005c04 <_free_r+0x174>)
 8005ae8:	4620      	mov	r0, r4
 8005aea:	6819      	ldr	r1, [r3, #0]
 8005aec:	f7ff ff7a 	bl	80059e4 <_malloc_trim_r>
 8005af0:	4620      	mov	r0, r4
 8005af2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005af6:	f000 bc4c 	b.w	8006392 <__malloc_unlock>
 8005afa:	607e      	str	r6, [r7, #4]
 8005afc:	b97a      	cbnz	r2, 8005b1e <_free_r+0x8e>
 8005afe:	f858 1c08 	ldr.w	r1, [r8, #-8]
 8005b02:	1a5b      	subs	r3, r3, r1
 8005b04:	4408      	add	r0, r1
 8005b06:	6899      	ldr	r1, [r3, #8]
 8005b08:	f105 0e08 	add.w	lr, r5, #8
 8005b0c:	4571      	cmp	r1, lr
 8005b0e:	d008      	beq.n	8005b22 <_free_r+0x92>
 8005b10:	f8d3 e00c 	ldr.w	lr, [r3, #12]
 8005b14:	f8c1 e00c 	str.w	lr, [r1, #12]
 8005b18:	f8ce 1008 	str.w	r1, [lr, #8]
 8005b1c:	e002      	b.n	8005b24 <_free_r+0x94>
 8005b1e:	2200      	movs	r2, #0
 8005b20:	e000      	b.n	8005b24 <_free_r+0x94>
 8005b22:	2201      	movs	r2, #1
 8005b24:	19b9      	adds	r1, r7, r6
 8005b26:	6849      	ldr	r1, [r1, #4]
 8005b28:	07c9      	lsls	r1, r1, #31
 8005b2a:	d40e      	bmi.n	8005b4a <_free_r+0xba>
 8005b2c:	4430      	add	r0, r6
 8005b2e:	68b9      	ldr	r1, [r7, #8]
 8005b30:	b942      	cbnz	r2, 8005b44 <_free_r+0xb4>
 8005b32:	4e35      	ldr	r6, [pc, #212]	; (8005c08 <_free_r+0x178>)
 8005b34:	42b1      	cmp	r1, r6
 8005b36:	d105      	bne.n	8005b44 <_free_r+0xb4>
 8005b38:	616b      	str	r3, [r5, #20]
 8005b3a:	612b      	str	r3, [r5, #16]
 8005b3c:	2201      	movs	r2, #1
 8005b3e:	60d9      	str	r1, [r3, #12]
 8005b40:	6099      	str	r1, [r3, #8]
 8005b42:	e002      	b.n	8005b4a <_free_r+0xba>
 8005b44:	68fe      	ldr	r6, [r7, #12]
 8005b46:	60ce      	str	r6, [r1, #12]
 8005b48:	60b1      	str	r1, [r6, #8]
 8005b4a:	f040 0101 	orr.w	r1, r0, #1
 8005b4e:	6059      	str	r1, [r3, #4]
 8005b50:	5018      	str	r0, [r3, r0]
 8005b52:	2a00      	cmp	r2, #0
 8005b54:	d1cc      	bne.n	8005af0 <_free_r+0x60>
 8005b56:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8005b5a:	d212      	bcs.n	8005b82 <_free_r+0xf2>
 8005b5c:	08c0      	lsrs	r0, r0, #3
 8005b5e:	1081      	asrs	r1, r0, #2
 8005b60:	2201      	movs	r2, #1
 8005b62:	fa02 f101 	lsl.w	r1, r2, r1
 8005b66:	686a      	ldr	r2, [r5, #4]
 8005b68:	3001      	adds	r0, #1
 8005b6a:	430a      	orrs	r2, r1
 8005b6c:	606a      	str	r2, [r5, #4]
 8005b6e:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 8005b72:	f855 1030 	ldr.w	r1, [r5, r0, lsl #3]
 8005b76:	6099      	str	r1, [r3, #8]
 8005b78:	3a08      	subs	r2, #8
 8005b7a:	60da      	str	r2, [r3, #12]
 8005b7c:	f845 3030 	str.w	r3, [r5, r0, lsl #3]
 8005b80:	e038      	b.n	8005bf4 <_free_r+0x164>
 8005b82:	0a42      	lsrs	r2, r0, #9
 8005b84:	2a04      	cmp	r2, #4
 8005b86:	d802      	bhi.n	8005b8e <_free_r+0xfe>
 8005b88:	0982      	lsrs	r2, r0, #6
 8005b8a:	3238      	adds	r2, #56	; 0x38
 8005b8c:	e015      	b.n	8005bba <_free_r+0x12a>
 8005b8e:	2a14      	cmp	r2, #20
 8005b90:	d801      	bhi.n	8005b96 <_free_r+0x106>
 8005b92:	325b      	adds	r2, #91	; 0x5b
 8005b94:	e011      	b.n	8005bba <_free_r+0x12a>
 8005b96:	2a54      	cmp	r2, #84	; 0x54
 8005b98:	d802      	bhi.n	8005ba0 <_free_r+0x110>
 8005b9a:	0b02      	lsrs	r2, r0, #12
 8005b9c:	326e      	adds	r2, #110	; 0x6e
 8005b9e:	e00c      	b.n	8005bba <_free_r+0x12a>
 8005ba0:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8005ba4:	d802      	bhi.n	8005bac <_free_r+0x11c>
 8005ba6:	0bc2      	lsrs	r2, r0, #15
 8005ba8:	3277      	adds	r2, #119	; 0x77
 8005baa:	e006      	b.n	8005bba <_free_r+0x12a>
 8005bac:	f240 5154 	movw	r1, #1364	; 0x554
 8005bb0:	428a      	cmp	r2, r1
 8005bb2:	bf9a      	itte	ls
 8005bb4:	0c82      	lsrls	r2, r0, #18
 8005bb6:	327c      	addls	r2, #124	; 0x7c
 8005bb8:	227e      	movhi	r2, #126	; 0x7e
 8005bba:	1c51      	adds	r1, r2, #1
 8005bbc:	eb05 06c2 	add.w	r6, r5, r2, lsl #3
 8005bc0:	f855 1031 	ldr.w	r1, [r5, r1, lsl #3]
 8005bc4:	4f0d      	ldr	r7, [pc, #52]	; (8005bfc <_free_r+0x16c>)
 8005bc6:	428e      	cmp	r6, r1
 8005bc8:	d10b      	bne.n	8005be2 <_free_r+0x152>
 8005bca:	2101      	movs	r1, #1
 8005bcc:	1092      	asrs	r2, r2, #2
 8005bce:	fa01 f202 	lsl.w	r2, r1, r2
 8005bd2:	6879      	ldr	r1, [r7, #4]
 8005bd4:	4311      	orrs	r1, r2
 8005bd6:	6079      	str	r1, [r7, #4]
 8005bd8:	4631      	mov	r1, r6
 8005bda:	e008      	b.n	8005bee <_free_r+0x15e>
 8005bdc:	6889      	ldr	r1, [r1, #8]
 8005bde:	428e      	cmp	r6, r1
 8005be0:	d004      	beq.n	8005bec <_free_r+0x15c>
 8005be2:	684a      	ldr	r2, [r1, #4]
 8005be4:	f022 0203 	bic.w	r2, r2, #3
 8005be8:	4290      	cmp	r0, r2
 8005bea:	d3f7      	bcc.n	8005bdc <_free_r+0x14c>
 8005bec:	68ce      	ldr	r6, [r1, #12]
 8005bee:	60de      	str	r6, [r3, #12]
 8005bf0:	6099      	str	r1, [r3, #8]
 8005bf2:	60b3      	str	r3, [r6, #8]
 8005bf4:	60cb      	str	r3, [r1, #12]
 8005bf6:	e77b      	b.n	8005af0 <_free_r+0x60>
 8005bf8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005bfc:	20000130 	.word	0x20000130
 8005c00:	20000538 	.word	0x20000538
 8005c04:	20000568 	.word	0x20000568
 8005c08:	20000138 	.word	0x20000138

08005c0c <__sfvwrite_r>:
 8005c0c:	6893      	ldr	r3, [r2, #8]
 8005c0e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c12:	4606      	mov	r6, r0
 8005c14:	460c      	mov	r4, r1
 8005c16:	4690      	mov	r8, r2
 8005c18:	b90b      	cbnz	r3, 8005c1e <__sfvwrite_r+0x12>
 8005c1a:	2000      	movs	r0, #0
 8005c1c:	e13b      	b.n	8005e96 <__sfvwrite_r+0x28a>
 8005c1e:	898b      	ldrh	r3, [r1, #12]
 8005c20:	0718      	lsls	r0, r3, #28
 8005c22:	d50f      	bpl.n	8005c44 <__sfvwrite_r+0x38>
 8005c24:	690b      	ldr	r3, [r1, #16]
 8005c26:	b16b      	cbz	r3, 8005c44 <__sfvwrite_r+0x38>
 8005c28:	f8b4 900c 	ldrh.w	r9, [r4, #12]
 8005c2c:	f8d8 b000 	ldr.w	fp, [r8]
 8005c30:	f009 0502 	and.w	r5, r9, #2
 8005c34:	b2ad      	uxth	r5, r5
 8005c36:	b355      	cbz	r5, 8005c8e <__sfvwrite_r+0x82>
 8005c38:	f04f 0900 	mov.w	r9, #0
 8005c3c:	464f      	mov	r7, r9
 8005c3e:	f8df a25c 	ldr.w	sl, [pc, #604]	; 8005e9c <__sfvwrite_r+0x290>
 8005c42:	e01b      	b.n	8005c7c <__sfvwrite_r+0x70>
 8005c44:	4621      	mov	r1, r4
 8005c46:	4630      	mov	r0, r6
 8005c48:	f001 f906 	bl	8006e58 <__swsetup_r>
 8005c4c:	2800      	cmp	r0, #0
 8005c4e:	d0eb      	beq.n	8005c28 <__sfvwrite_r+0x1c>
 8005c50:	e11f      	b.n	8005e92 <__sfvwrite_r+0x286>
 8005c52:	4557      	cmp	r7, sl
 8005c54:	463b      	mov	r3, r7
 8005c56:	464a      	mov	r2, r9
 8005c58:	bf28      	it	cs
 8005c5a:	4653      	movcs	r3, sl
 8005c5c:	6a21      	ldr	r1, [r4, #32]
 8005c5e:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 8005c60:	4630      	mov	r0, r6
 8005c62:	47a8      	blx	r5
 8005c64:	2800      	cmp	r0, #0
 8005c66:	f340 8110 	ble.w	8005e8a <__sfvwrite_r+0x27e>
 8005c6a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8005c6e:	4481      	add	r9, r0
 8005c70:	1a3f      	subs	r7, r7, r0
 8005c72:	1a18      	subs	r0, r3, r0
 8005c74:	f8c8 0008 	str.w	r0, [r8, #8]
 8005c78:	2800      	cmp	r0, #0
 8005c7a:	d0ce      	beq.n	8005c1a <__sfvwrite_r+0xe>
 8005c7c:	2f00      	cmp	r7, #0
 8005c7e:	d1e8      	bne.n	8005c52 <__sfvwrite_r+0x46>
 8005c80:	f8db 9000 	ldr.w	r9, [fp]
 8005c84:	f8db 7004 	ldr.w	r7, [fp, #4]
 8005c88:	f10b 0b08 	add.w	fp, fp, #8
 8005c8c:	e7f6      	b.n	8005c7c <__sfvwrite_r+0x70>
 8005c8e:	f019 0901 	ands.w	r9, r9, #1
 8005c92:	d003      	beq.n	8005c9c <__sfvwrite_r+0x90>
 8005c94:	9500      	str	r5, [sp, #0]
 8005c96:	46a9      	mov	r9, r5
 8005c98:	46aa      	mov	sl, r5
 8005c9a:	e0bd      	b.n	8005e18 <__sfvwrite_r+0x20c>
 8005c9c:	464f      	mov	r7, r9
 8005c9e:	b937      	cbnz	r7, 8005cae <__sfvwrite_r+0xa2>
 8005ca0:	f8db 9000 	ldr.w	r9, [fp]
 8005ca4:	f8db 7004 	ldr.w	r7, [fp, #4]
 8005ca8:	f10b 0b08 	add.w	fp, fp, #8
 8005cac:	e7f7      	b.n	8005c9e <__sfvwrite_r+0x92>
 8005cae:	89a2      	ldrh	r2, [r4, #12]
 8005cb0:	68a5      	ldr	r5, [r4, #8]
 8005cb2:	0591      	lsls	r1, r2, #22
 8005cb4:	d552      	bpl.n	8005d5c <__sfvwrite_r+0x150>
 8005cb6:	42af      	cmp	r7, r5
 8005cb8:	d342      	bcc.n	8005d40 <__sfvwrite_r+0x134>
 8005cba:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8005cbe:	d03d      	beq.n	8005d3c <__sfvwrite_r+0x130>
 8005cc0:	6921      	ldr	r1, [r4, #16]
 8005cc2:	6823      	ldr	r3, [r4, #0]
 8005cc4:	1a5b      	subs	r3, r3, r1
 8005cc6:	9300      	str	r3, [sp, #0]
 8005cc8:	6963      	ldr	r3, [r4, #20]
 8005cca:	2002      	movs	r0, #2
 8005ccc:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8005cd0:	fb93 faf0 	sdiv	sl, r3, r0
 8005cd4:	9b00      	ldr	r3, [sp, #0]
 8005cd6:	3301      	adds	r3, #1
 8005cd8:	443b      	add	r3, r7
 8005cda:	459a      	cmp	sl, r3
 8005cdc:	bf38      	it	cc
 8005cde:	469a      	movcc	sl, r3
 8005ce0:	0553      	lsls	r3, r2, #21
 8005ce2:	d510      	bpl.n	8005d06 <__sfvwrite_r+0xfa>
 8005ce4:	4651      	mov	r1, sl
 8005ce6:	4630      	mov	r0, r6
 8005ce8:	f000 f904 	bl	8005ef4 <_malloc_r>
 8005cec:	4605      	mov	r5, r0
 8005cee:	b1c0      	cbz	r0, 8005d22 <__sfvwrite_r+0x116>
 8005cf0:	9a00      	ldr	r2, [sp, #0]
 8005cf2:	6921      	ldr	r1, [r4, #16]
 8005cf4:	f000 fb1e 	bl	8006334 <memcpy>
 8005cf8:	89a3      	ldrh	r3, [r4, #12]
 8005cfa:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8005cfe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005d02:	81a3      	strh	r3, [r4, #12]
 8005d04:	e010      	b.n	8005d28 <__sfvwrite_r+0x11c>
 8005d06:	4652      	mov	r2, sl
 8005d08:	4630      	mov	r0, r6
 8005d0a:	f000 fe19 	bl	8006940 <_realloc_r>
 8005d0e:	4605      	mov	r5, r0
 8005d10:	b950      	cbnz	r0, 8005d28 <__sfvwrite_r+0x11c>
 8005d12:	6921      	ldr	r1, [r4, #16]
 8005d14:	4630      	mov	r0, r6
 8005d16:	f7ff febb 	bl	8005a90 <_free_r>
 8005d1a:	89a3      	ldrh	r3, [r4, #12]
 8005d1c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005d20:	81a3      	strh	r3, [r4, #12]
 8005d22:	230c      	movs	r3, #12
 8005d24:	6033      	str	r3, [r6, #0]
 8005d26:	e0b0      	b.n	8005e8a <__sfvwrite_r+0x27e>
 8005d28:	9b00      	ldr	r3, [sp, #0]
 8005d2a:	6125      	str	r5, [r4, #16]
 8005d2c:	441d      	add	r5, r3
 8005d2e:	ebc3 030a 	rsb	r3, r3, sl
 8005d32:	6025      	str	r5, [r4, #0]
 8005d34:	f8c4 a014 	str.w	sl, [r4, #20]
 8005d38:	463d      	mov	r5, r7
 8005d3a:	60a3      	str	r3, [r4, #8]
 8005d3c:	42af      	cmp	r7, r5
 8005d3e:	d200      	bcs.n	8005d42 <__sfvwrite_r+0x136>
 8005d40:	463d      	mov	r5, r7
 8005d42:	462a      	mov	r2, r5
 8005d44:	4649      	mov	r1, r9
 8005d46:	6820      	ldr	r0, [r4, #0]
 8005d48:	f000 faff 	bl	800634a <memmove>
 8005d4c:	68a3      	ldr	r3, [r4, #8]
 8005d4e:	1b5b      	subs	r3, r3, r5
 8005d50:	60a3      	str	r3, [r4, #8]
 8005d52:	6823      	ldr	r3, [r4, #0]
 8005d54:	441d      	add	r5, r3
 8005d56:	6025      	str	r5, [r4, #0]
 8005d58:	463d      	mov	r5, r7
 8005d5a:	e029      	b.n	8005db0 <__sfvwrite_r+0x1a4>
 8005d5c:	6820      	ldr	r0, [r4, #0]
 8005d5e:	6923      	ldr	r3, [r4, #16]
 8005d60:	4298      	cmp	r0, r3
 8005d62:	d802      	bhi.n	8005d6a <__sfvwrite_r+0x15e>
 8005d64:	6962      	ldr	r2, [r4, #20]
 8005d66:	4297      	cmp	r7, r2
 8005d68:	d213      	bcs.n	8005d92 <__sfvwrite_r+0x186>
 8005d6a:	42bd      	cmp	r5, r7
 8005d6c:	bf28      	it	cs
 8005d6e:	463d      	movcs	r5, r7
 8005d70:	462a      	mov	r2, r5
 8005d72:	4649      	mov	r1, r9
 8005d74:	f000 fae9 	bl	800634a <memmove>
 8005d78:	68a3      	ldr	r3, [r4, #8]
 8005d7a:	6822      	ldr	r2, [r4, #0]
 8005d7c:	1b5b      	subs	r3, r3, r5
 8005d7e:	442a      	add	r2, r5
 8005d80:	60a3      	str	r3, [r4, #8]
 8005d82:	6022      	str	r2, [r4, #0]
 8005d84:	b9a3      	cbnz	r3, 8005db0 <__sfvwrite_r+0x1a4>
 8005d86:	4621      	mov	r1, r4
 8005d88:	4630      	mov	r0, r6
 8005d8a:	f001 f9f3 	bl	8007174 <_fflush_r>
 8005d8e:	b178      	cbz	r0, 8005db0 <__sfvwrite_r+0x1a4>
 8005d90:	e07b      	b.n	8005e8a <__sfvwrite_r+0x27e>
 8005d92:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8005d96:	42bb      	cmp	r3, r7
 8005d98:	bf28      	it	cs
 8005d9a:	463b      	movcs	r3, r7
 8005d9c:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 8005d9e:	fb93 f3f2 	sdiv	r3, r3, r2
 8005da2:	6a21      	ldr	r1, [r4, #32]
 8005da4:	4353      	muls	r3, r2
 8005da6:	4630      	mov	r0, r6
 8005da8:	464a      	mov	r2, r9
 8005daa:	47a8      	blx	r5
 8005dac:	1e05      	subs	r5, r0, #0
 8005dae:	dd6c      	ble.n	8005e8a <__sfvwrite_r+0x27e>
 8005db0:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8005db4:	44a9      	add	r9, r5
 8005db6:	1b7f      	subs	r7, r7, r5
 8005db8:	1b5d      	subs	r5, r3, r5
 8005dba:	f8c8 5008 	str.w	r5, [r8, #8]
 8005dbe:	2d00      	cmp	r5, #0
 8005dc0:	f47f af6d 	bne.w	8005c9e <__sfvwrite_r+0x92>
 8005dc4:	e729      	b.n	8005c1a <__sfvwrite_r+0xe>
 8005dc6:	9b00      	ldr	r3, [sp, #0]
 8005dc8:	b383      	cbz	r3, 8005e2c <__sfvwrite_r+0x220>
 8005dca:	6820      	ldr	r0, [r4, #0]
 8005dcc:	6921      	ldr	r1, [r4, #16]
 8005dce:	6962      	ldr	r2, [r4, #20]
 8005dd0:	4555      	cmp	r5, sl
 8005dd2:	462b      	mov	r3, r5
 8005dd4:	bf28      	it	cs
 8005dd6:	4653      	movcs	r3, sl
 8005dd8:	4288      	cmp	r0, r1
 8005dda:	d936      	bls.n	8005e4a <__sfvwrite_r+0x23e>
 8005ddc:	68a7      	ldr	r7, [r4, #8]
 8005dde:	4417      	add	r7, r2
 8005de0:	42bb      	cmp	r3, r7
 8005de2:	dd32      	ble.n	8005e4a <__sfvwrite_r+0x23e>
 8005de4:	4649      	mov	r1, r9
 8005de6:	463a      	mov	r2, r7
 8005de8:	f000 faaf 	bl	800634a <memmove>
 8005dec:	6823      	ldr	r3, [r4, #0]
 8005dee:	443b      	add	r3, r7
 8005df0:	6023      	str	r3, [r4, #0]
 8005df2:	4621      	mov	r1, r4
 8005df4:	4630      	mov	r0, r6
 8005df6:	f001 f9bd 	bl	8007174 <_fflush_r>
 8005dfa:	2800      	cmp	r0, #0
 8005dfc:	d145      	bne.n	8005e8a <__sfvwrite_r+0x27e>
 8005dfe:	1bed      	subs	r5, r5, r7
 8005e00:	d03c      	beq.n	8005e7c <__sfvwrite_r+0x270>
 8005e02:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8005e06:	44b9      	add	r9, r7
 8005e08:	ebc7 0a0a 	rsb	sl, r7, sl
 8005e0c:	1bdf      	subs	r7, r3, r7
 8005e0e:	f8c8 7008 	str.w	r7, [r8, #8]
 8005e12:	2f00      	cmp	r7, #0
 8005e14:	f43f af01 	beq.w	8005c1a <__sfvwrite_r+0xe>
 8005e18:	f1ba 0f00 	cmp.w	sl, #0
 8005e1c:	d1d3      	bne.n	8005dc6 <__sfvwrite_r+0x1ba>
 8005e1e:	2300      	movs	r3, #0
 8005e20:	e89b 0600 	ldmia.w	fp, {r9, sl}
 8005e24:	9300      	str	r3, [sp, #0]
 8005e26:	f10b 0b08 	add.w	fp, fp, #8
 8005e2a:	e7f5      	b.n	8005e18 <__sfvwrite_r+0x20c>
 8005e2c:	4652      	mov	r2, sl
 8005e2e:	210a      	movs	r1, #10
 8005e30:	4648      	mov	r0, r9
 8005e32:	f7fa f9d5 	bl	80001e0 <memchr>
 8005e36:	b118      	cbz	r0, 8005e40 <__sfvwrite_r+0x234>
 8005e38:	3001      	adds	r0, #1
 8005e3a:	ebc9 0500 	rsb	r5, r9, r0
 8005e3e:	e001      	b.n	8005e44 <__sfvwrite_r+0x238>
 8005e40:	f10a 0501 	add.w	r5, sl, #1
 8005e44:	2301      	movs	r3, #1
 8005e46:	9300      	str	r3, [sp, #0]
 8005e48:	e7bf      	b.n	8005dca <__sfvwrite_r+0x1be>
 8005e4a:	4293      	cmp	r3, r2
 8005e4c:	db08      	blt.n	8005e60 <__sfvwrite_r+0x254>
 8005e4e:	6aa7      	ldr	r7, [r4, #40]	; 0x28
 8005e50:	6a21      	ldr	r1, [r4, #32]
 8005e52:	4613      	mov	r3, r2
 8005e54:	4630      	mov	r0, r6
 8005e56:	464a      	mov	r2, r9
 8005e58:	47b8      	blx	r7
 8005e5a:	1e07      	subs	r7, r0, #0
 8005e5c:	dccf      	bgt.n	8005dfe <__sfvwrite_r+0x1f2>
 8005e5e:	e014      	b.n	8005e8a <__sfvwrite_r+0x27e>
 8005e60:	461a      	mov	r2, r3
 8005e62:	4649      	mov	r1, r9
 8005e64:	9301      	str	r3, [sp, #4]
 8005e66:	f000 fa70 	bl	800634a <memmove>
 8005e6a:	9b01      	ldr	r3, [sp, #4]
 8005e6c:	68a2      	ldr	r2, [r4, #8]
 8005e6e:	1ad2      	subs	r2, r2, r3
 8005e70:	60a2      	str	r2, [r4, #8]
 8005e72:	6822      	ldr	r2, [r4, #0]
 8005e74:	441a      	add	r2, r3
 8005e76:	6022      	str	r2, [r4, #0]
 8005e78:	461f      	mov	r7, r3
 8005e7a:	e7c0      	b.n	8005dfe <__sfvwrite_r+0x1f2>
 8005e7c:	4621      	mov	r1, r4
 8005e7e:	4630      	mov	r0, r6
 8005e80:	f001 f978 	bl	8007174 <_fflush_r>
 8005e84:	b908      	cbnz	r0, 8005e8a <__sfvwrite_r+0x27e>
 8005e86:	9500      	str	r5, [sp, #0]
 8005e88:	e7bb      	b.n	8005e02 <__sfvwrite_r+0x1f6>
 8005e8a:	89a3      	ldrh	r3, [r4, #12]
 8005e8c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005e90:	81a3      	strh	r3, [r4, #12]
 8005e92:	f04f 30ff 	mov.w	r0, #4294967295
 8005e96:	b003      	add	sp, #12
 8005e98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e9c:	7ffffc00 	.word	0x7ffffc00

08005ea0 <_fwalk_reent>:
 8005ea0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005ea4:	4680      	mov	r8, r0
 8005ea6:	4689      	mov	r9, r1
 8005ea8:	f100 04d8 	add.w	r4, r0, #216	; 0xd8
 8005eac:	2600      	movs	r6, #0
 8005eae:	b194      	cbz	r4, 8005ed6 <_fwalk_reent+0x36>
 8005eb0:	68a5      	ldr	r5, [r4, #8]
 8005eb2:	6867      	ldr	r7, [r4, #4]
 8005eb4:	3f01      	subs	r7, #1
 8005eb6:	d40c      	bmi.n	8005ed2 <_fwalk_reent+0x32>
 8005eb8:	89ab      	ldrh	r3, [r5, #12]
 8005eba:	2b01      	cmp	r3, #1
 8005ebc:	d907      	bls.n	8005ece <_fwalk_reent+0x2e>
 8005ebe:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005ec2:	3301      	adds	r3, #1
 8005ec4:	d003      	beq.n	8005ece <_fwalk_reent+0x2e>
 8005ec6:	4629      	mov	r1, r5
 8005ec8:	4640      	mov	r0, r8
 8005eca:	47c8      	blx	r9
 8005ecc:	4306      	orrs	r6, r0
 8005ece:	3568      	adds	r5, #104	; 0x68
 8005ed0:	e7f0      	b.n	8005eb4 <_fwalk_reent+0x14>
 8005ed2:	6824      	ldr	r4, [r4, #0]
 8005ed4:	e7eb      	b.n	8005eae <_fwalk_reent+0xe>
 8005ed6:	4630      	mov	r0, r6
 8005ed8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08005edc <_localeconv_r>:
 8005edc:	4800      	ldr	r0, [pc, #0]	; (8005ee0 <_localeconv_r+0x4>)
 8005ede:	4770      	bx	lr
 8005ee0:	200000f8 	.word	0x200000f8

08005ee4 <malloc>:
 8005ee4:	4b02      	ldr	r3, [pc, #8]	; (8005ef0 <malloc+0xc>)
 8005ee6:	4601      	mov	r1, r0
 8005ee8:	6818      	ldr	r0, [r3, #0]
 8005eea:	f000 b803 	b.w	8005ef4 <_malloc_r>
 8005eee:	bf00      	nop
 8005ef0:	200000f4 	.word	0x200000f4

08005ef4 <_malloc_r>:
 8005ef4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ef8:	f101 040b 	add.w	r4, r1, #11
 8005efc:	2c16      	cmp	r4, #22
 8005efe:	b085      	sub	sp, #20
 8005f00:	4681      	mov	r9, r0
 8005f02:	d903      	bls.n	8005f0c <_malloc_r+0x18>
 8005f04:	f034 0407 	bics.w	r4, r4, #7
 8005f08:	d501      	bpl.n	8005f0e <_malloc_r+0x1a>
 8005f0a:	e002      	b.n	8005f12 <_malloc_r+0x1e>
 8005f0c:	2410      	movs	r4, #16
 8005f0e:	428c      	cmp	r4, r1
 8005f10:	d203      	bcs.n	8005f1a <_malloc_r+0x26>
 8005f12:	230c      	movs	r3, #12
 8005f14:	f8c9 3000 	str.w	r3, [r9]
 8005f18:	e1ea      	b.n	80062f0 <_malloc_r+0x3fc>
 8005f1a:	4648      	mov	r0, r9
 8005f1c:	f000 fa38 	bl	8006390 <__malloc_lock>
 8005f20:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
 8005f24:	4d9e      	ldr	r5, [pc, #632]	; (80061a0 <_malloc_r+0x2ac>)
 8005f26:	d217      	bcs.n	8005f58 <_malloc_r+0x64>
 8005f28:	f104 0208 	add.w	r2, r4, #8
 8005f2c:	442a      	add	r2, r5
 8005f2e:	f1a2 0108 	sub.w	r1, r2, #8
 8005f32:	6856      	ldr	r6, [r2, #4]
 8005f34:	428e      	cmp	r6, r1
 8005f36:	ea4f 03d4 	mov.w	r3, r4, lsr #3
 8005f3a:	d102      	bne.n	8005f42 <_malloc_r+0x4e>
 8005f3c:	68d6      	ldr	r6, [r2, #12]
 8005f3e:	42b2      	cmp	r2, r6
 8005f40:	d008      	beq.n	8005f54 <_malloc_r+0x60>
 8005f42:	6873      	ldr	r3, [r6, #4]
 8005f44:	68f2      	ldr	r2, [r6, #12]
 8005f46:	68b1      	ldr	r1, [r6, #8]
 8005f48:	f023 0303 	bic.w	r3, r3, #3
 8005f4c:	60ca      	str	r2, [r1, #12]
 8005f4e:	4433      	add	r3, r6
 8005f50:	6091      	str	r1, [r2, #8]
 8005f52:	e02f      	b.n	8005fb4 <_malloc_r+0xc0>
 8005f54:	3302      	adds	r3, #2
 8005f56:	e03d      	b.n	8005fd4 <_malloc_r+0xe0>
 8005f58:	0a63      	lsrs	r3, r4, #9
 8005f5a:	d01a      	beq.n	8005f92 <_malloc_r+0x9e>
 8005f5c:	2b04      	cmp	r3, #4
 8005f5e:	d802      	bhi.n	8005f66 <_malloc_r+0x72>
 8005f60:	09a3      	lsrs	r3, r4, #6
 8005f62:	3338      	adds	r3, #56	; 0x38
 8005f64:	e018      	b.n	8005f98 <_malloc_r+0xa4>
 8005f66:	2b14      	cmp	r3, #20
 8005f68:	d801      	bhi.n	8005f6e <_malloc_r+0x7a>
 8005f6a:	335b      	adds	r3, #91	; 0x5b
 8005f6c:	e014      	b.n	8005f98 <_malloc_r+0xa4>
 8005f6e:	2b54      	cmp	r3, #84	; 0x54
 8005f70:	d802      	bhi.n	8005f78 <_malloc_r+0x84>
 8005f72:	0b23      	lsrs	r3, r4, #12
 8005f74:	336e      	adds	r3, #110	; 0x6e
 8005f76:	e00f      	b.n	8005f98 <_malloc_r+0xa4>
 8005f78:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 8005f7c:	d802      	bhi.n	8005f84 <_malloc_r+0x90>
 8005f7e:	0be3      	lsrs	r3, r4, #15
 8005f80:	3377      	adds	r3, #119	; 0x77
 8005f82:	e009      	b.n	8005f98 <_malloc_r+0xa4>
 8005f84:	f240 5254 	movw	r2, #1364	; 0x554
 8005f88:	4293      	cmp	r3, r2
 8005f8a:	d804      	bhi.n	8005f96 <_malloc_r+0xa2>
 8005f8c:	0ca3      	lsrs	r3, r4, #18
 8005f8e:	337c      	adds	r3, #124	; 0x7c
 8005f90:	e002      	b.n	8005f98 <_malloc_r+0xa4>
 8005f92:	233f      	movs	r3, #63	; 0x3f
 8005f94:	e000      	b.n	8005f98 <_malloc_r+0xa4>
 8005f96:	237e      	movs	r3, #126	; 0x7e
 8005f98:	1c5a      	adds	r2, r3, #1
 8005f9a:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 8005f9e:	f1a2 0008 	sub.w	r0, r2, #8
 8005fa2:	6856      	ldr	r6, [r2, #4]
 8005fa4:	e00c      	b.n	8005fc0 <_malloc_r+0xcc>
 8005fa6:	2900      	cmp	r1, #0
 8005fa8:	68f1      	ldr	r1, [r6, #12]
 8005faa:	db08      	blt.n	8005fbe <_malloc_r+0xca>
 8005fac:	68b3      	ldr	r3, [r6, #8]
 8005fae:	60d9      	str	r1, [r3, #12]
 8005fb0:	608b      	str	r3, [r1, #8]
 8005fb2:	18b3      	adds	r3, r6, r2
 8005fb4:	685a      	ldr	r2, [r3, #4]
 8005fb6:	f042 0201 	orr.w	r2, r2, #1
 8005fba:	605a      	str	r2, [r3, #4]
 8005fbc:	e1a3      	b.n	8006306 <_malloc_r+0x412>
 8005fbe:	460e      	mov	r6, r1
 8005fc0:	4286      	cmp	r6, r0
 8005fc2:	d006      	beq.n	8005fd2 <_malloc_r+0xde>
 8005fc4:	6872      	ldr	r2, [r6, #4]
 8005fc6:	f022 0203 	bic.w	r2, r2, #3
 8005fca:	1b11      	subs	r1, r2, r4
 8005fcc:	290f      	cmp	r1, #15
 8005fce:	ddea      	ble.n	8005fa6 <_malloc_r+0xb2>
 8005fd0:	3b01      	subs	r3, #1
 8005fd2:	3301      	adds	r3, #1
 8005fd4:	4a72      	ldr	r2, [pc, #456]	; (80061a0 <_malloc_r+0x2ac>)
 8005fd6:	692e      	ldr	r6, [r5, #16]
 8005fd8:	f102 0708 	add.w	r7, r2, #8
 8005fdc:	42be      	cmp	r6, r7
 8005fde:	4639      	mov	r1, r7
 8005fe0:	d079      	beq.n	80060d6 <_malloc_r+0x1e2>
 8005fe2:	6870      	ldr	r0, [r6, #4]
 8005fe4:	f020 0003 	bic.w	r0, r0, #3
 8005fe8:	ebc4 0e00 	rsb	lr, r4, r0
 8005fec:	f1be 0f0f 	cmp.w	lr, #15
 8005ff0:	dd0d      	ble.n	800600e <_malloc_r+0x11a>
 8005ff2:	1933      	adds	r3, r6, r4
 8005ff4:	f044 0401 	orr.w	r4, r4, #1
 8005ff8:	6074      	str	r4, [r6, #4]
 8005ffa:	6153      	str	r3, [r2, #20]
 8005ffc:	6113      	str	r3, [r2, #16]
 8005ffe:	f04e 0201 	orr.w	r2, lr, #1
 8006002:	60df      	str	r7, [r3, #12]
 8006004:	609f      	str	r7, [r3, #8]
 8006006:	605a      	str	r2, [r3, #4]
 8006008:	f843 e00e 	str.w	lr, [r3, lr]
 800600c:	e17b      	b.n	8006306 <_malloc_r+0x412>
 800600e:	f1be 0f00 	cmp.w	lr, #0
 8006012:	6157      	str	r7, [r2, #20]
 8006014:	6117      	str	r7, [r2, #16]
 8006016:	db05      	blt.n	8006024 <_malloc_r+0x130>
 8006018:	4430      	add	r0, r6
 800601a:	6843      	ldr	r3, [r0, #4]
 800601c:	f043 0301 	orr.w	r3, r3, #1
 8006020:	6043      	str	r3, [r0, #4]
 8006022:	e170      	b.n	8006306 <_malloc_r+0x412>
 8006024:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8006028:	d215      	bcs.n	8006056 <_malloc_r+0x162>
 800602a:	08c0      	lsrs	r0, r0, #3
 800602c:	ea4f 0ea0 	mov.w	lr, r0, asr #2
 8006030:	2701      	movs	r7, #1
 8006032:	fa07 fe0e 	lsl.w	lr, r7, lr
 8006036:	6857      	ldr	r7, [r2, #4]
 8006038:	3001      	adds	r0, #1
 800603a:	ea4e 0707 	orr.w	r7, lr, r7
 800603e:	6057      	str	r7, [r2, #4]
 8006040:	eb02 07c0 	add.w	r7, r2, r0, lsl #3
 8006044:	f852 e030 	ldr.w	lr, [r2, r0, lsl #3]
 8006048:	f8c6 e008 	str.w	lr, [r6, #8]
 800604c:	3f08      	subs	r7, #8
 800604e:	60f7      	str	r7, [r6, #12]
 8006050:	f842 6030 	str.w	r6, [r2, r0, lsl #3]
 8006054:	e03d      	b.n	80060d2 <_malloc_r+0x1de>
 8006056:	0a42      	lsrs	r2, r0, #9
 8006058:	2a04      	cmp	r2, #4
 800605a:	d802      	bhi.n	8006062 <_malloc_r+0x16e>
 800605c:	0982      	lsrs	r2, r0, #6
 800605e:	3238      	adds	r2, #56	; 0x38
 8006060:	e015      	b.n	800608e <_malloc_r+0x19a>
 8006062:	2a14      	cmp	r2, #20
 8006064:	d801      	bhi.n	800606a <_malloc_r+0x176>
 8006066:	325b      	adds	r2, #91	; 0x5b
 8006068:	e011      	b.n	800608e <_malloc_r+0x19a>
 800606a:	2a54      	cmp	r2, #84	; 0x54
 800606c:	d802      	bhi.n	8006074 <_malloc_r+0x180>
 800606e:	0b02      	lsrs	r2, r0, #12
 8006070:	326e      	adds	r2, #110	; 0x6e
 8006072:	e00c      	b.n	800608e <_malloc_r+0x19a>
 8006074:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8006078:	d802      	bhi.n	8006080 <_malloc_r+0x18c>
 800607a:	0bc2      	lsrs	r2, r0, #15
 800607c:	3277      	adds	r2, #119	; 0x77
 800607e:	e006      	b.n	800608e <_malloc_r+0x19a>
 8006080:	f240 5754 	movw	r7, #1364	; 0x554
 8006084:	42ba      	cmp	r2, r7
 8006086:	bf9a      	itte	ls
 8006088:	0c82      	lsrls	r2, r0, #18
 800608a:	327c      	addls	r2, #124	; 0x7c
 800608c:	227e      	movhi	r2, #126	; 0x7e
 800608e:	1c57      	adds	r7, r2, #1
 8006090:	eb05 0ec2 	add.w	lr, r5, r2, lsl #3
 8006094:	f855 7037 	ldr.w	r7, [r5, r7, lsl #3]
 8006098:	f8df c104 	ldr.w	ip, [pc, #260]	; 80061a0 <_malloc_r+0x2ac>
 800609c:	45be      	cmp	lr, r7
 800609e:	d10d      	bne.n	80060bc <_malloc_r+0x1c8>
 80060a0:	2001      	movs	r0, #1
 80060a2:	1092      	asrs	r2, r2, #2
 80060a4:	fa00 f202 	lsl.w	r2, r0, r2
 80060a8:	f8dc 0004 	ldr.w	r0, [ip, #4]
 80060ac:	4310      	orrs	r0, r2
 80060ae:	f8cc 0004 	str.w	r0, [ip, #4]
 80060b2:	4672      	mov	r2, lr
 80060b4:	e009      	b.n	80060ca <_malloc_r+0x1d6>
 80060b6:	68bf      	ldr	r7, [r7, #8]
 80060b8:	45be      	cmp	lr, r7
 80060ba:	d004      	beq.n	80060c6 <_malloc_r+0x1d2>
 80060bc:	687a      	ldr	r2, [r7, #4]
 80060be:	f022 0203 	bic.w	r2, r2, #3
 80060c2:	4290      	cmp	r0, r2
 80060c4:	d3f7      	bcc.n	80060b6 <_malloc_r+0x1c2>
 80060c6:	68fa      	ldr	r2, [r7, #12]
 80060c8:	46be      	mov	lr, r7
 80060ca:	60f2      	str	r2, [r6, #12]
 80060cc:	f8c6 e008 	str.w	lr, [r6, #8]
 80060d0:	6096      	str	r6, [r2, #8]
 80060d2:	f8ce 600c 	str.w	r6, [lr, #12]
 80060d6:	2001      	movs	r0, #1
 80060d8:	109a      	asrs	r2, r3, #2
 80060da:	fa00 f202 	lsl.w	r2, r0, r2
 80060de:	6868      	ldr	r0, [r5, #4]
 80060e0:	4282      	cmp	r2, r0
 80060e2:	d85f      	bhi.n	80061a4 <_malloc_r+0x2b0>
 80060e4:	4202      	tst	r2, r0
 80060e6:	d106      	bne.n	80060f6 <_malloc_r+0x202>
 80060e8:	f023 0303 	bic.w	r3, r3, #3
 80060ec:	0052      	lsls	r2, r2, #1
 80060ee:	4202      	tst	r2, r0
 80060f0:	f103 0304 	add.w	r3, r3, #4
 80060f4:	d0fa      	beq.n	80060ec <_malloc_r+0x1f8>
 80060f6:	eb05 08c3 	add.w	r8, r5, r3, lsl #3
 80060fa:	46c2      	mov	sl, r8
 80060fc:	469c      	mov	ip, r3
 80060fe:	f8da 600c 	ldr.w	r6, [sl, #12]
 8006102:	4556      	cmp	r6, sl
 8006104:	d02c      	beq.n	8006160 <_malloc_r+0x26c>
 8006106:	6870      	ldr	r0, [r6, #4]
 8006108:	68f7      	ldr	r7, [r6, #12]
 800610a:	f020 0003 	bic.w	r0, r0, #3
 800610e:	ebc4 0e00 	rsb	lr, r4, r0
 8006112:	f1be 0f0f 	cmp.w	lr, #15
 8006116:	dd11      	ble.n	800613c <_malloc_r+0x248>
 8006118:	1933      	adds	r3, r6, r4
 800611a:	f044 0401 	orr.w	r4, r4, #1
 800611e:	6074      	str	r4, [r6, #4]
 8006120:	f856 2f08 	ldr.w	r2, [r6, #8]!
 8006124:	60d7      	str	r7, [r2, #12]
 8006126:	60ba      	str	r2, [r7, #8]
 8006128:	f04e 0201 	orr.w	r2, lr, #1
 800612c:	616b      	str	r3, [r5, #20]
 800612e:	612b      	str	r3, [r5, #16]
 8006130:	60d9      	str	r1, [r3, #12]
 8006132:	6099      	str	r1, [r3, #8]
 8006134:	605a      	str	r2, [r3, #4]
 8006136:	f843 e00e 	str.w	lr, [r3, lr]
 800613a:	e00b      	b.n	8006154 <_malloc_r+0x260>
 800613c:	f1be 0f00 	cmp.w	lr, #0
 8006140:	db0c      	blt.n	800615c <_malloc_r+0x268>
 8006142:	1833      	adds	r3, r6, r0
 8006144:	685a      	ldr	r2, [r3, #4]
 8006146:	f042 0201 	orr.w	r2, r2, #1
 800614a:	605a      	str	r2, [r3, #4]
 800614c:	f856 3f08 	ldr.w	r3, [r6, #8]!
 8006150:	60df      	str	r7, [r3, #12]
 8006152:	60bb      	str	r3, [r7, #8]
 8006154:	4648      	mov	r0, r9
 8006156:	f000 f91c 	bl	8006392 <__malloc_unlock>
 800615a:	e0d8      	b.n	800630e <_malloc_r+0x41a>
 800615c:	463e      	mov	r6, r7
 800615e:	e7d0      	b.n	8006102 <_malloc_r+0x20e>
 8006160:	f10c 0c01 	add.w	ip, ip, #1
 8006164:	f01c 0f03 	tst.w	ip, #3
 8006168:	f10a 0a08 	add.w	sl, sl, #8
 800616c:	d1c7      	bne.n	80060fe <_malloc_r+0x20a>
 800616e:	0798      	lsls	r0, r3, #30
 8006170:	d104      	bne.n	800617c <_malloc_r+0x288>
 8006172:	686b      	ldr	r3, [r5, #4]
 8006174:	ea23 0302 	bic.w	r3, r3, r2
 8006178:	606b      	str	r3, [r5, #4]
 800617a:	e005      	b.n	8006188 <_malloc_r+0x294>
 800617c:	f858 0908 	ldr.w	r0, [r8], #-8
 8006180:	4580      	cmp	r8, r0
 8006182:	f103 33ff 	add.w	r3, r3, #4294967295
 8006186:	d0f2      	beq.n	800616e <_malloc_r+0x27a>
 8006188:	6868      	ldr	r0, [r5, #4]
 800618a:	0052      	lsls	r2, r2, #1
 800618c:	4282      	cmp	r2, r0
 800618e:	d809      	bhi.n	80061a4 <_malloc_r+0x2b0>
 8006190:	b142      	cbz	r2, 80061a4 <_malloc_r+0x2b0>
 8006192:	4663      	mov	r3, ip
 8006194:	4202      	tst	r2, r0
 8006196:	d1ae      	bne.n	80060f6 <_malloc_r+0x202>
 8006198:	3304      	adds	r3, #4
 800619a:	0052      	lsls	r2, r2, #1
 800619c:	e7fa      	b.n	8006194 <_malloc_r+0x2a0>
 800619e:	bf00      	nop
 80061a0:	20000130 	.word	0x20000130
 80061a4:	f8d5 b008 	ldr.w	fp, [r5, #8]
 80061a8:	f8db 6004 	ldr.w	r6, [fp, #4]
 80061ac:	f026 0603 	bic.w	r6, r6, #3
 80061b0:	42b4      	cmp	r4, r6
 80061b2:	d803      	bhi.n	80061bc <_malloc_r+0x2c8>
 80061b4:	1b33      	subs	r3, r6, r4
 80061b6:	2b0f      	cmp	r3, #15
 80061b8:	f300 809c 	bgt.w	80062f4 <_malloc_r+0x400>
 80061bc:	4a56      	ldr	r2, [pc, #344]	; (8006318 <_malloc_r+0x424>)
 80061be:	4957      	ldr	r1, [pc, #348]	; (800631c <_malloc_r+0x428>)
 80061c0:	6812      	ldr	r2, [r2, #0]
 80061c2:	6808      	ldr	r0, [r1, #0]
 80061c4:	9101      	str	r1, [sp, #4]
 80061c6:	f102 0810 	add.w	r8, r2, #16
 80061ca:	4a55      	ldr	r2, [pc, #340]	; (8006320 <_malloc_r+0x42c>)
 80061cc:	9203      	str	r2, [sp, #12]
 80061ce:	3001      	adds	r0, #1
 80061d0:	bf18      	it	ne
 80061d2:	f102 31ff 	addne.w	r1, r2, #4294967295
 80061d6:	44a0      	add	r8, r4
 80061d8:	bf1e      	ittt	ne
 80061da:	4488      	addne	r8, r1
 80061dc:	4251      	negne	r1, r2
 80061de:	ea01 0808 	andne.w	r8, r1, r8
 80061e2:	eb0b 0306 	add.w	r3, fp, r6
 80061e6:	4641      	mov	r1, r8
 80061e8:	4648      	mov	r0, r9
 80061ea:	9302      	str	r3, [sp, #8]
 80061ec:	f000 fd50 	bl	8006c90 <_sbrk_r>
 80061f0:	1c42      	adds	r2, r0, #1
 80061f2:	4607      	mov	r7, r0
 80061f4:	d06f      	beq.n	80062d6 <_malloc_r+0x3e2>
 80061f6:	9b02      	ldr	r3, [sp, #8]
 80061f8:	9a03      	ldr	r2, [sp, #12]
 80061fa:	4283      	cmp	r3, r0
 80061fc:	d901      	bls.n	8006202 <_malloc_r+0x30e>
 80061fe:	45ab      	cmp	fp, r5
 8006200:	d169      	bne.n	80062d6 <_malloc_r+0x3e2>
 8006202:	f8df a128 	ldr.w	sl, [pc, #296]	; 800632c <_malloc_r+0x438>
 8006206:	f8df c128 	ldr.w	ip, [pc, #296]	; 8006330 <_malloc_r+0x43c>
 800620a:	f8da 0000 	ldr.w	r0, [sl]
 800620e:	42bb      	cmp	r3, r7
 8006210:	4440      	add	r0, r8
 8006212:	f8ca 0000 	str.w	r0, [sl]
 8006216:	d108      	bne.n	800622a <_malloc_r+0x336>
 8006218:	ea13 0f0c 	tst.w	r3, ip
 800621c:	d105      	bne.n	800622a <_malloc_r+0x336>
 800621e:	68ab      	ldr	r3, [r5, #8]
 8006220:	4446      	add	r6, r8
 8006222:	f046 0601 	orr.w	r6, r6, #1
 8006226:	605e      	str	r6, [r3, #4]
 8006228:	e049      	b.n	80062be <_malloc_r+0x3ca>
 800622a:	9901      	ldr	r1, [sp, #4]
 800622c:	f8d1 e000 	ldr.w	lr, [r1]
 8006230:	f1be 3fff 	cmp.w	lr, #4294967295
 8006234:	bf15      	itete	ne
 8006236:	1afb      	subne	r3, r7, r3
 8006238:	4b38      	ldreq	r3, [pc, #224]	; (800631c <_malloc_r+0x428>)
 800623a:	181b      	addne	r3, r3, r0
 800623c:	601f      	streq	r7, [r3, #0]
 800623e:	bf18      	it	ne
 8006240:	f8ca 3000 	strne.w	r3, [sl]
 8006244:	f017 0307 	ands.w	r3, r7, #7
 8006248:	bf1c      	itt	ne
 800624a:	f1c3 0308 	rsbne	r3, r3, #8
 800624e:	18ff      	addne	r7, r7, r3
 8006250:	44b8      	add	r8, r7
 8006252:	441a      	add	r2, r3
 8006254:	ea08 080c 	and.w	r8, r8, ip
 8006258:	ebc8 0802 	rsb	r8, r8, r2
 800625c:	4641      	mov	r1, r8
 800625e:	4648      	mov	r0, r9
 8006260:	f000 fd16 	bl	8006c90 <_sbrk_r>
 8006264:	1c43      	adds	r3, r0, #1
 8006266:	bf04      	itt	eq
 8006268:	4638      	moveq	r0, r7
 800626a:	f04f 0800 	moveq.w	r8, #0
 800626e:	f8da 3000 	ldr.w	r3, [sl]
 8006272:	60af      	str	r7, [r5, #8]
 8006274:	1bc2      	subs	r2, r0, r7
 8006276:	4442      	add	r2, r8
 8006278:	4443      	add	r3, r8
 800627a:	f042 0201 	orr.w	r2, r2, #1
 800627e:	45ab      	cmp	fp, r5
 8006280:	f8ca 3000 	str.w	r3, [sl]
 8006284:	607a      	str	r2, [r7, #4]
 8006286:	d01a      	beq.n	80062be <_malloc_r+0x3ca>
 8006288:	2e0f      	cmp	r6, #15
 800628a:	d802      	bhi.n	8006292 <_malloc_r+0x39e>
 800628c:	2301      	movs	r3, #1
 800628e:	607b      	str	r3, [r7, #4]
 8006290:	e021      	b.n	80062d6 <_malloc_r+0x3e2>
 8006292:	f8db 3004 	ldr.w	r3, [fp, #4]
 8006296:	3e0c      	subs	r6, #12
 8006298:	f026 0607 	bic.w	r6, r6, #7
 800629c:	f003 0301 	and.w	r3, r3, #1
 80062a0:	4333      	orrs	r3, r6
 80062a2:	f8cb 3004 	str.w	r3, [fp, #4]
 80062a6:	eb0b 0306 	add.w	r3, fp, r6
 80062aa:	2205      	movs	r2, #5
 80062ac:	2e0f      	cmp	r6, #15
 80062ae:	605a      	str	r2, [r3, #4]
 80062b0:	609a      	str	r2, [r3, #8]
 80062b2:	d904      	bls.n	80062be <_malloc_r+0x3ca>
 80062b4:	f10b 0108 	add.w	r1, fp, #8
 80062b8:	4648      	mov	r0, r9
 80062ba:	f7ff fbe9 	bl	8005a90 <_free_r>
 80062be:	4a19      	ldr	r2, [pc, #100]	; (8006324 <_malloc_r+0x430>)
 80062c0:	f8da 3000 	ldr.w	r3, [sl]
 80062c4:	6811      	ldr	r1, [r2, #0]
 80062c6:	428b      	cmp	r3, r1
 80062c8:	bf88      	it	hi
 80062ca:	6013      	strhi	r3, [r2, #0]
 80062cc:	4a16      	ldr	r2, [pc, #88]	; (8006328 <_malloc_r+0x434>)
 80062ce:	6811      	ldr	r1, [r2, #0]
 80062d0:	428b      	cmp	r3, r1
 80062d2:	bf88      	it	hi
 80062d4:	6013      	strhi	r3, [r2, #0]
 80062d6:	68ab      	ldr	r3, [r5, #8]
 80062d8:	685a      	ldr	r2, [r3, #4]
 80062da:	f022 0203 	bic.w	r2, r2, #3
 80062de:	4294      	cmp	r4, r2
 80062e0:	eba2 0304 	sub.w	r3, r2, r4
 80062e4:	d801      	bhi.n	80062ea <_malloc_r+0x3f6>
 80062e6:	2b0f      	cmp	r3, #15
 80062e8:	dc04      	bgt.n	80062f4 <_malloc_r+0x400>
 80062ea:	4648      	mov	r0, r9
 80062ec:	f000 f851 	bl	8006392 <__malloc_unlock>
 80062f0:	2600      	movs	r6, #0
 80062f2:	e00c      	b.n	800630e <_malloc_r+0x41a>
 80062f4:	68ae      	ldr	r6, [r5, #8]
 80062f6:	f044 0201 	orr.w	r2, r4, #1
 80062fa:	4434      	add	r4, r6
 80062fc:	f043 0301 	orr.w	r3, r3, #1
 8006300:	6072      	str	r2, [r6, #4]
 8006302:	60ac      	str	r4, [r5, #8]
 8006304:	6063      	str	r3, [r4, #4]
 8006306:	4648      	mov	r0, r9
 8006308:	f000 f843 	bl	8006392 <__malloc_unlock>
 800630c:	3608      	adds	r6, #8
 800630e:	4630      	mov	r0, r6
 8006310:	b005      	add	sp, #20
 8006312:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006316:	bf00      	nop
 8006318:	20000568 	.word	0x20000568
 800631c:	2000053c 	.word	0x2000053c
 8006320:	00000080 	.word	0x00000080
 8006324:	20000564 	.word	0x20000564
 8006328:	20000560 	.word	0x20000560
 800632c:	2000056c 	.word	0x2000056c
 8006330:	0000007f 	.word	0x0000007f

08006334 <memcpy>:
 8006334:	b510      	push	{r4, lr}
 8006336:	1e43      	subs	r3, r0, #1
 8006338:	440a      	add	r2, r1
 800633a:	4291      	cmp	r1, r2
 800633c:	d004      	beq.n	8006348 <memcpy+0x14>
 800633e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006342:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006346:	e7f8      	b.n	800633a <memcpy+0x6>
 8006348:	bd10      	pop	{r4, pc}

0800634a <memmove>:
 800634a:	4288      	cmp	r0, r1
 800634c:	b510      	push	{r4, lr}
 800634e:	eb01 0302 	add.w	r3, r1, r2
 8006352:	d801      	bhi.n	8006358 <memmove+0xe>
 8006354:	1e42      	subs	r2, r0, #1
 8006356:	e00b      	b.n	8006370 <memmove+0x26>
 8006358:	4298      	cmp	r0, r3
 800635a:	d2fb      	bcs.n	8006354 <memmove+0xa>
 800635c:	1881      	adds	r1, r0, r2
 800635e:	1ad2      	subs	r2, r2, r3
 8006360:	42d3      	cmn	r3, r2
 8006362:	d004      	beq.n	800636e <memmove+0x24>
 8006364:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006368:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800636c:	e7f8      	b.n	8006360 <memmove+0x16>
 800636e:	bd10      	pop	{r4, pc}
 8006370:	4299      	cmp	r1, r3
 8006372:	d004      	beq.n	800637e <memmove+0x34>
 8006374:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006378:	f802 4f01 	strb.w	r4, [r2, #1]!
 800637c:	e7f8      	b.n	8006370 <memmove+0x26>
 800637e:	bd10      	pop	{r4, pc}

08006380 <memset>:
 8006380:	4402      	add	r2, r0
 8006382:	4603      	mov	r3, r0
 8006384:	4293      	cmp	r3, r2
 8006386:	d002      	beq.n	800638e <memset+0xe>
 8006388:	f803 1b01 	strb.w	r1, [r3], #1
 800638c:	e7fa      	b.n	8006384 <memset+0x4>
 800638e:	4770      	bx	lr

08006390 <__malloc_lock>:
 8006390:	4770      	bx	lr

08006392 <__malloc_unlock>:
 8006392:	4770      	bx	lr

08006394 <_Balloc>:
 8006394:	b570      	push	{r4, r5, r6, lr}
 8006396:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8006398:	4604      	mov	r4, r0
 800639a:	460e      	mov	r6, r1
 800639c:	b93d      	cbnz	r5, 80063ae <_Balloc+0x1a>
 800639e:	2010      	movs	r0, #16
 80063a0:	f7ff fda0 	bl	8005ee4 <malloc>
 80063a4:	6260      	str	r0, [r4, #36]	; 0x24
 80063a6:	6045      	str	r5, [r0, #4]
 80063a8:	6085      	str	r5, [r0, #8]
 80063aa:	6005      	str	r5, [r0, #0]
 80063ac:	60c5      	str	r5, [r0, #12]
 80063ae:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80063b0:	68eb      	ldr	r3, [r5, #12]
 80063b2:	b143      	cbz	r3, 80063c6 <_Balloc+0x32>
 80063b4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80063b6:	68db      	ldr	r3, [r3, #12]
 80063b8:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 80063bc:	b178      	cbz	r0, 80063de <_Balloc+0x4a>
 80063be:	6802      	ldr	r2, [r0, #0]
 80063c0:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 80063c4:	e017      	b.n	80063f6 <_Balloc+0x62>
 80063c6:	2221      	movs	r2, #33	; 0x21
 80063c8:	2104      	movs	r1, #4
 80063ca:	4620      	mov	r0, r4
 80063cc:	f000 fdb2 	bl	8006f34 <_calloc_r>
 80063d0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80063d2:	60e8      	str	r0, [r5, #12]
 80063d4:	68db      	ldr	r3, [r3, #12]
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d1ec      	bne.n	80063b4 <_Balloc+0x20>
 80063da:	2000      	movs	r0, #0
 80063dc:	bd70      	pop	{r4, r5, r6, pc}
 80063de:	2101      	movs	r1, #1
 80063e0:	fa01 f506 	lsl.w	r5, r1, r6
 80063e4:	1d6a      	adds	r2, r5, #5
 80063e6:	0092      	lsls	r2, r2, #2
 80063e8:	4620      	mov	r0, r4
 80063ea:	f000 fda3 	bl	8006f34 <_calloc_r>
 80063ee:	2800      	cmp	r0, #0
 80063f0:	d0f3      	beq.n	80063da <_Balloc+0x46>
 80063f2:	6046      	str	r6, [r0, #4]
 80063f4:	6085      	str	r5, [r0, #8]
 80063f6:	2300      	movs	r3, #0
 80063f8:	6103      	str	r3, [r0, #16]
 80063fa:	60c3      	str	r3, [r0, #12]
 80063fc:	bd70      	pop	{r4, r5, r6, pc}

080063fe <_Bfree>:
 80063fe:	b570      	push	{r4, r5, r6, lr}
 8006400:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8006402:	4606      	mov	r6, r0
 8006404:	460d      	mov	r5, r1
 8006406:	b93c      	cbnz	r4, 8006418 <_Bfree+0x1a>
 8006408:	2010      	movs	r0, #16
 800640a:	f7ff fd6b 	bl	8005ee4 <malloc>
 800640e:	6270      	str	r0, [r6, #36]	; 0x24
 8006410:	6044      	str	r4, [r0, #4]
 8006412:	6084      	str	r4, [r0, #8]
 8006414:	6004      	str	r4, [r0, #0]
 8006416:	60c4      	str	r4, [r0, #12]
 8006418:	b13d      	cbz	r5, 800642a <_Bfree+0x2c>
 800641a:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800641c:	686a      	ldr	r2, [r5, #4]
 800641e:	68db      	ldr	r3, [r3, #12]
 8006420:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006424:	6029      	str	r1, [r5, #0]
 8006426:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800642a:	bd70      	pop	{r4, r5, r6, pc}

0800642c <__multadd>:
 800642c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006430:	690d      	ldr	r5, [r1, #16]
 8006432:	461f      	mov	r7, r3
 8006434:	4606      	mov	r6, r0
 8006436:	460c      	mov	r4, r1
 8006438:	f101 0e14 	add.w	lr, r1, #20
 800643c:	2300      	movs	r3, #0
 800643e:	f8de 0000 	ldr.w	r0, [lr]
 8006442:	b281      	uxth	r1, r0
 8006444:	fb02 7101 	mla	r1, r2, r1, r7
 8006448:	0c0f      	lsrs	r7, r1, #16
 800644a:	0c00      	lsrs	r0, r0, #16
 800644c:	fb02 7000 	mla	r0, r2, r0, r7
 8006450:	b289      	uxth	r1, r1
 8006452:	3301      	adds	r3, #1
 8006454:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8006458:	429d      	cmp	r5, r3
 800645a:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800645e:	f84e 1b04 	str.w	r1, [lr], #4
 8006462:	dcec      	bgt.n	800643e <__multadd+0x12>
 8006464:	b1d7      	cbz	r7, 800649c <__multadd+0x70>
 8006466:	68a3      	ldr	r3, [r4, #8]
 8006468:	429d      	cmp	r5, r3
 800646a:	db12      	blt.n	8006492 <__multadd+0x66>
 800646c:	6861      	ldr	r1, [r4, #4]
 800646e:	4630      	mov	r0, r6
 8006470:	3101      	adds	r1, #1
 8006472:	f7ff ff8f 	bl	8006394 <_Balloc>
 8006476:	6922      	ldr	r2, [r4, #16]
 8006478:	3202      	adds	r2, #2
 800647a:	f104 010c 	add.w	r1, r4, #12
 800647e:	4680      	mov	r8, r0
 8006480:	0092      	lsls	r2, r2, #2
 8006482:	300c      	adds	r0, #12
 8006484:	f7ff ff56 	bl	8006334 <memcpy>
 8006488:	4621      	mov	r1, r4
 800648a:	4630      	mov	r0, r6
 800648c:	f7ff ffb7 	bl	80063fe <_Bfree>
 8006490:	4644      	mov	r4, r8
 8006492:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006496:	3501      	adds	r5, #1
 8006498:	615f      	str	r7, [r3, #20]
 800649a:	6125      	str	r5, [r4, #16]
 800649c:	4620      	mov	r0, r4
 800649e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080064a2 <__hi0bits>:
 80064a2:	0c03      	lsrs	r3, r0, #16
 80064a4:	041b      	lsls	r3, r3, #16
 80064a6:	b913      	cbnz	r3, 80064ae <__hi0bits+0xc>
 80064a8:	0400      	lsls	r0, r0, #16
 80064aa:	2310      	movs	r3, #16
 80064ac:	e000      	b.n	80064b0 <__hi0bits+0xe>
 80064ae:	2300      	movs	r3, #0
 80064b0:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80064b4:	bf04      	itt	eq
 80064b6:	0200      	lsleq	r0, r0, #8
 80064b8:	3308      	addeq	r3, #8
 80064ba:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80064be:	bf04      	itt	eq
 80064c0:	0100      	lsleq	r0, r0, #4
 80064c2:	3304      	addeq	r3, #4
 80064c4:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80064c8:	bf04      	itt	eq
 80064ca:	0080      	lsleq	r0, r0, #2
 80064cc:	3302      	addeq	r3, #2
 80064ce:	2800      	cmp	r0, #0
 80064d0:	db03      	blt.n	80064da <__hi0bits+0x38>
 80064d2:	0042      	lsls	r2, r0, #1
 80064d4:	d503      	bpl.n	80064de <__hi0bits+0x3c>
 80064d6:	1c58      	adds	r0, r3, #1
 80064d8:	4770      	bx	lr
 80064da:	4618      	mov	r0, r3
 80064dc:	4770      	bx	lr
 80064de:	2020      	movs	r0, #32
 80064e0:	4770      	bx	lr

080064e2 <__lo0bits>:
 80064e2:	6803      	ldr	r3, [r0, #0]
 80064e4:	f013 0207 	ands.w	r2, r3, #7
 80064e8:	d00b      	beq.n	8006502 <__lo0bits+0x20>
 80064ea:	07d9      	lsls	r1, r3, #31
 80064ec:	d422      	bmi.n	8006534 <__lo0bits+0x52>
 80064ee:	079a      	lsls	r2, r3, #30
 80064f0:	bf4b      	itete	mi
 80064f2:	085b      	lsrmi	r3, r3, #1
 80064f4:	089b      	lsrpl	r3, r3, #2
 80064f6:	6003      	strmi	r3, [r0, #0]
 80064f8:	6003      	strpl	r3, [r0, #0]
 80064fa:	bf4c      	ite	mi
 80064fc:	2001      	movmi	r0, #1
 80064fe:	2002      	movpl	r0, #2
 8006500:	4770      	bx	lr
 8006502:	b299      	uxth	r1, r3
 8006504:	b909      	cbnz	r1, 800650a <__lo0bits+0x28>
 8006506:	0c1b      	lsrs	r3, r3, #16
 8006508:	2210      	movs	r2, #16
 800650a:	f013 0fff 	tst.w	r3, #255	; 0xff
 800650e:	bf04      	itt	eq
 8006510:	0a1b      	lsreq	r3, r3, #8
 8006512:	3208      	addeq	r2, #8
 8006514:	0719      	lsls	r1, r3, #28
 8006516:	bf04      	itt	eq
 8006518:	091b      	lsreq	r3, r3, #4
 800651a:	3204      	addeq	r2, #4
 800651c:	0799      	lsls	r1, r3, #30
 800651e:	bf04      	itt	eq
 8006520:	089b      	lsreq	r3, r3, #2
 8006522:	3202      	addeq	r2, #2
 8006524:	07d9      	lsls	r1, r3, #31
 8006526:	d402      	bmi.n	800652e <__lo0bits+0x4c>
 8006528:	085b      	lsrs	r3, r3, #1
 800652a:	d005      	beq.n	8006538 <__lo0bits+0x56>
 800652c:	3201      	adds	r2, #1
 800652e:	6003      	str	r3, [r0, #0]
 8006530:	4610      	mov	r0, r2
 8006532:	4770      	bx	lr
 8006534:	2000      	movs	r0, #0
 8006536:	4770      	bx	lr
 8006538:	2020      	movs	r0, #32
 800653a:	4770      	bx	lr

0800653c <__i2b>:
 800653c:	b510      	push	{r4, lr}
 800653e:	460c      	mov	r4, r1
 8006540:	2101      	movs	r1, #1
 8006542:	f7ff ff27 	bl	8006394 <_Balloc>
 8006546:	2201      	movs	r2, #1
 8006548:	6144      	str	r4, [r0, #20]
 800654a:	6102      	str	r2, [r0, #16]
 800654c:	bd10      	pop	{r4, pc}

0800654e <__multiply>:
 800654e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006552:	4614      	mov	r4, r2
 8006554:	690a      	ldr	r2, [r1, #16]
 8006556:	6923      	ldr	r3, [r4, #16]
 8006558:	429a      	cmp	r2, r3
 800655a:	bfb8      	it	lt
 800655c:	460b      	movlt	r3, r1
 800655e:	4688      	mov	r8, r1
 8006560:	bfbc      	itt	lt
 8006562:	46a0      	movlt	r8, r4
 8006564:	461c      	movlt	r4, r3
 8006566:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800656a:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800656e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8006572:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8006576:	eb07 0609 	add.w	r6, r7, r9
 800657a:	429e      	cmp	r6, r3
 800657c:	bfc8      	it	gt
 800657e:	3101      	addgt	r1, #1
 8006580:	f7ff ff08 	bl	8006394 <_Balloc>
 8006584:	f100 0514 	add.w	r5, r0, #20
 8006588:	eb05 0c86 	add.w	ip, r5, r6, lsl #2
 800658c:	462b      	mov	r3, r5
 800658e:	2200      	movs	r2, #0
 8006590:	4563      	cmp	r3, ip
 8006592:	d202      	bcs.n	800659a <__multiply+0x4c>
 8006594:	f843 2b04 	str.w	r2, [r3], #4
 8006598:	e7fa      	b.n	8006590 <__multiply+0x42>
 800659a:	f104 0214 	add.w	r2, r4, #20
 800659e:	f108 0114 	add.w	r1, r8, #20
 80065a2:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 80065a6:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 80065aa:	9300      	str	r3, [sp, #0]
 80065ac:	9b00      	ldr	r3, [sp, #0]
 80065ae:	9201      	str	r2, [sp, #4]
 80065b0:	4293      	cmp	r3, r2
 80065b2:	d957      	bls.n	8006664 <__multiply+0x116>
 80065b4:	f8b2 b000 	ldrh.w	fp, [r2]
 80065b8:	f1bb 0f00 	cmp.w	fp, #0
 80065bc:	d023      	beq.n	8006606 <__multiply+0xb8>
 80065be:	4689      	mov	r9, r1
 80065c0:	46ae      	mov	lr, r5
 80065c2:	f04f 0800 	mov.w	r8, #0
 80065c6:	f859 4b04 	ldr.w	r4, [r9], #4
 80065ca:	f8be a000 	ldrh.w	sl, [lr]
 80065ce:	b2a3      	uxth	r3, r4
 80065d0:	fb0b a303 	mla	r3, fp, r3, sl
 80065d4:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80065d8:	f8de 4000 	ldr.w	r4, [lr]
 80065dc:	4443      	add	r3, r8
 80065de:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80065e2:	fb0b 840a 	mla	r4, fp, sl, r8
 80065e6:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 80065ea:	46f2      	mov	sl, lr
 80065ec:	b29b      	uxth	r3, r3
 80065ee:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80065f2:	454f      	cmp	r7, r9
 80065f4:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80065f8:	f84a 3b04 	str.w	r3, [sl], #4
 80065fc:	d901      	bls.n	8006602 <__multiply+0xb4>
 80065fe:	46d6      	mov	lr, sl
 8006600:	e7e1      	b.n	80065c6 <__multiply+0x78>
 8006602:	f8ce 8004 	str.w	r8, [lr, #4]
 8006606:	9b01      	ldr	r3, [sp, #4]
 8006608:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800660c:	3204      	adds	r2, #4
 800660e:	f1ba 0f00 	cmp.w	sl, #0
 8006612:	d021      	beq.n	8006658 <__multiply+0x10a>
 8006614:	682b      	ldr	r3, [r5, #0]
 8006616:	462c      	mov	r4, r5
 8006618:	4689      	mov	r9, r1
 800661a:	f04f 0800 	mov.w	r8, #0
 800661e:	f8b9 e000 	ldrh.w	lr, [r9]
 8006622:	f8b4 b002 	ldrh.w	fp, [r4, #2]
 8006626:	fb0a be0e 	mla	lr, sl, lr, fp
 800662a:	44f0      	add	r8, lr
 800662c:	46a3      	mov	fp, r4
 800662e:	b29b      	uxth	r3, r3
 8006630:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8006634:	f84b 3b04 	str.w	r3, [fp], #4
 8006638:	f859 3b04 	ldr.w	r3, [r9], #4
 800663c:	f8b4 e004 	ldrh.w	lr, [r4, #4]
 8006640:	0c1b      	lsrs	r3, r3, #16
 8006642:	fb0a e303 	mla	r3, sl, r3, lr
 8006646:	eb03 4318 	add.w	r3, r3, r8, lsr #16
 800664a:	454f      	cmp	r7, r9
 800664c:	ea4f 4813 	mov.w	r8, r3, lsr #16
 8006650:	d901      	bls.n	8006656 <__multiply+0x108>
 8006652:	465c      	mov	r4, fp
 8006654:	e7e3      	b.n	800661e <__multiply+0xd0>
 8006656:	6063      	str	r3, [r4, #4]
 8006658:	3504      	adds	r5, #4
 800665a:	e7a7      	b.n	80065ac <__multiply+0x5e>
 800665c:	f85c 3d04 	ldr.w	r3, [ip, #-4]!
 8006660:	b913      	cbnz	r3, 8006668 <__multiply+0x11a>
 8006662:	3e01      	subs	r6, #1
 8006664:	2e00      	cmp	r6, #0
 8006666:	dcf9      	bgt.n	800665c <__multiply+0x10e>
 8006668:	6106      	str	r6, [r0, #16]
 800666a:	b003      	add	sp, #12
 800666c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08006670 <__pow5mult>:
 8006670:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006674:	4615      	mov	r5, r2
 8006676:	f012 0203 	ands.w	r2, r2, #3
 800667a:	4606      	mov	r6, r0
 800667c:	460f      	mov	r7, r1
 800667e:	d007      	beq.n	8006690 <__pow5mult+0x20>
 8006680:	3a01      	subs	r2, #1
 8006682:	4c21      	ldr	r4, [pc, #132]	; (8006708 <__pow5mult+0x98>)
 8006684:	2300      	movs	r3, #0
 8006686:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800668a:	f7ff fecf 	bl	800642c <__multadd>
 800668e:	4607      	mov	r7, r0
 8006690:	10ad      	asrs	r5, r5, #2
 8006692:	d036      	beq.n	8006702 <__pow5mult+0x92>
 8006694:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8006696:	b93c      	cbnz	r4, 80066a8 <__pow5mult+0x38>
 8006698:	2010      	movs	r0, #16
 800669a:	f7ff fc23 	bl	8005ee4 <malloc>
 800669e:	6270      	str	r0, [r6, #36]	; 0x24
 80066a0:	6044      	str	r4, [r0, #4]
 80066a2:	6084      	str	r4, [r0, #8]
 80066a4:	6004      	str	r4, [r0, #0]
 80066a6:	60c4      	str	r4, [r0, #12]
 80066a8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80066ac:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80066b0:	b94c      	cbnz	r4, 80066c6 <__pow5mult+0x56>
 80066b2:	f240 2171 	movw	r1, #625	; 0x271
 80066b6:	4630      	mov	r0, r6
 80066b8:	f7ff ff40 	bl	800653c <__i2b>
 80066bc:	2300      	movs	r3, #0
 80066be:	f8c8 0008 	str.w	r0, [r8, #8]
 80066c2:	4604      	mov	r4, r0
 80066c4:	6003      	str	r3, [r0, #0]
 80066c6:	f04f 0800 	mov.w	r8, #0
 80066ca:	07eb      	lsls	r3, r5, #31
 80066cc:	d50a      	bpl.n	80066e4 <__pow5mult+0x74>
 80066ce:	4639      	mov	r1, r7
 80066d0:	4622      	mov	r2, r4
 80066d2:	4630      	mov	r0, r6
 80066d4:	f7ff ff3b 	bl	800654e <__multiply>
 80066d8:	4639      	mov	r1, r7
 80066da:	4681      	mov	r9, r0
 80066dc:	4630      	mov	r0, r6
 80066de:	f7ff fe8e 	bl	80063fe <_Bfree>
 80066e2:	464f      	mov	r7, r9
 80066e4:	106d      	asrs	r5, r5, #1
 80066e6:	d00c      	beq.n	8006702 <__pow5mult+0x92>
 80066e8:	6820      	ldr	r0, [r4, #0]
 80066ea:	b108      	cbz	r0, 80066f0 <__pow5mult+0x80>
 80066ec:	4604      	mov	r4, r0
 80066ee:	e7ec      	b.n	80066ca <__pow5mult+0x5a>
 80066f0:	4622      	mov	r2, r4
 80066f2:	4621      	mov	r1, r4
 80066f4:	4630      	mov	r0, r6
 80066f6:	f7ff ff2a 	bl	800654e <__multiply>
 80066fa:	6020      	str	r0, [r4, #0]
 80066fc:	f8c0 8000 	str.w	r8, [r0]
 8006700:	e7f4      	b.n	80066ec <__pow5mult+0x7c>
 8006702:	4638      	mov	r0, r7
 8006704:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006708:	08007598 	.word	0x08007598

0800670c <__lshift>:
 800670c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006710:	460c      	mov	r4, r1
 8006712:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006716:	6926      	ldr	r6, [r4, #16]
 8006718:	6849      	ldr	r1, [r1, #4]
 800671a:	68a3      	ldr	r3, [r4, #8]
 800671c:	4456      	add	r6, sl
 800671e:	4607      	mov	r7, r0
 8006720:	4691      	mov	r9, r2
 8006722:	1c75      	adds	r5, r6, #1
 8006724:	42ab      	cmp	r3, r5
 8006726:	da02      	bge.n	800672e <__lshift+0x22>
 8006728:	3101      	adds	r1, #1
 800672a:	005b      	lsls	r3, r3, #1
 800672c:	e7fa      	b.n	8006724 <__lshift+0x18>
 800672e:	4638      	mov	r0, r7
 8006730:	f7ff fe30 	bl	8006394 <_Balloc>
 8006734:	2300      	movs	r3, #0
 8006736:	4680      	mov	r8, r0
 8006738:	f100 0114 	add.w	r1, r0, #20
 800673c:	461a      	mov	r2, r3
 800673e:	4553      	cmp	r3, sl
 8006740:	da03      	bge.n	800674a <__lshift+0x3e>
 8006742:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8006746:	3301      	adds	r3, #1
 8006748:	e7f9      	b.n	800673e <__lshift+0x32>
 800674a:	ea2a 73ea 	bic.w	r3, sl, sl, asr #31
 800674e:	6920      	ldr	r0, [r4, #16]
 8006750:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8006754:	f019 091f 	ands.w	r9, r9, #31
 8006758:	f104 0114 	add.w	r1, r4, #20
 800675c:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
 8006760:	d014      	beq.n	800678c <__lshift+0x80>
 8006762:	f1c9 0c20 	rsb	ip, r9, #32
 8006766:	2200      	movs	r2, #0
 8006768:	6808      	ldr	r0, [r1, #0]
 800676a:	fa00 f009 	lsl.w	r0, r0, r9
 800676e:	4302      	orrs	r2, r0
 8006770:	469a      	mov	sl, r3
 8006772:	f843 2b04 	str.w	r2, [r3], #4
 8006776:	f851 2b04 	ldr.w	r2, [r1], #4
 800677a:	458e      	cmp	lr, r1
 800677c:	fa22 f20c 	lsr.w	r2, r2, ip
 8006780:	d8f2      	bhi.n	8006768 <__lshift+0x5c>
 8006782:	f8ca 2004 	str.w	r2, [sl, #4]
 8006786:	b142      	cbz	r2, 800679a <__lshift+0x8e>
 8006788:	1cb5      	adds	r5, r6, #2
 800678a:	e006      	b.n	800679a <__lshift+0x8e>
 800678c:	3b04      	subs	r3, #4
 800678e:	f851 2b04 	ldr.w	r2, [r1], #4
 8006792:	f843 2f04 	str.w	r2, [r3, #4]!
 8006796:	458e      	cmp	lr, r1
 8006798:	d8f9      	bhi.n	800678e <__lshift+0x82>
 800679a:	3d01      	subs	r5, #1
 800679c:	4638      	mov	r0, r7
 800679e:	f8c8 5010 	str.w	r5, [r8, #16]
 80067a2:	4621      	mov	r1, r4
 80067a4:	f7ff fe2b 	bl	80063fe <_Bfree>
 80067a8:	4640      	mov	r0, r8
 80067aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

080067ae <__mcmp>:
 80067ae:	6903      	ldr	r3, [r0, #16]
 80067b0:	690a      	ldr	r2, [r1, #16]
 80067b2:	1a9b      	subs	r3, r3, r2
 80067b4:	b510      	push	{r4, lr}
 80067b6:	d111      	bne.n	80067dc <__mcmp+0x2e>
 80067b8:	0092      	lsls	r2, r2, #2
 80067ba:	3014      	adds	r0, #20
 80067bc:	3114      	adds	r1, #20
 80067be:	1883      	adds	r3, r0, r2
 80067c0:	440a      	add	r2, r1
 80067c2:	f853 4d04 	ldr.w	r4, [r3, #-4]!
 80067c6:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 80067ca:	428c      	cmp	r4, r1
 80067cc:	d002      	beq.n	80067d4 <__mcmp+0x26>
 80067ce:	d307      	bcc.n	80067e0 <__mcmp+0x32>
 80067d0:	2001      	movs	r0, #1
 80067d2:	bd10      	pop	{r4, pc}
 80067d4:	4298      	cmp	r0, r3
 80067d6:	d3f4      	bcc.n	80067c2 <__mcmp+0x14>
 80067d8:	2000      	movs	r0, #0
 80067da:	bd10      	pop	{r4, pc}
 80067dc:	4618      	mov	r0, r3
 80067de:	bd10      	pop	{r4, pc}
 80067e0:	f04f 30ff 	mov.w	r0, #4294967295
 80067e4:	bd10      	pop	{r4, pc}

080067e6 <__mdiff>:
 80067e6:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80067ea:	460c      	mov	r4, r1
 80067ec:	4607      	mov	r7, r0
 80067ee:	4611      	mov	r1, r2
 80067f0:	4620      	mov	r0, r4
 80067f2:	4615      	mov	r5, r2
 80067f4:	f7ff ffdb 	bl	80067ae <__mcmp>
 80067f8:	1e06      	subs	r6, r0, #0
 80067fa:	d108      	bne.n	800680e <__mdiff+0x28>
 80067fc:	4631      	mov	r1, r6
 80067fe:	4638      	mov	r0, r7
 8006800:	f7ff fdc8 	bl	8006394 <_Balloc>
 8006804:	2301      	movs	r3, #1
 8006806:	6103      	str	r3, [r0, #16]
 8006808:	6146      	str	r6, [r0, #20]
 800680a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800680e:	bfbc      	itt	lt
 8006810:	4623      	movlt	r3, r4
 8006812:	462c      	movlt	r4, r5
 8006814:	4638      	mov	r0, r7
 8006816:	6861      	ldr	r1, [r4, #4]
 8006818:	bfba      	itte	lt
 800681a:	461d      	movlt	r5, r3
 800681c:	2601      	movlt	r6, #1
 800681e:	2600      	movge	r6, #0
 8006820:	f7ff fdb8 	bl	8006394 <_Balloc>
 8006824:	692b      	ldr	r3, [r5, #16]
 8006826:	60c6      	str	r6, [r0, #12]
 8006828:	6926      	ldr	r6, [r4, #16]
 800682a:	f105 0914 	add.w	r9, r5, #20
 800682e:	3414      	adds	r4, #20
 8006830:	eb04 0786 	add.w	r7, r4, r6, lsl #2
 8006834:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8006838:	f100 0514 	add.w	r5, r0, #20
 800683c:	f04f 0c00 	mov.w	ip, #0
 8006840:	f854 3b04 	ldr.w	r3, [r4], #4
 8006844:	f859 2b04 	ldr.w	r2, [r9], #4
 8006848:	fa1c f183 	uxtah	r1, ip, r3
 800684c:	fa1f fe82 	uxth.w	lr, r2
 8006850:	0c12      	lsrs	r2, r2, #16
 8006852:	ebce 0101 	rsb	r1, lr, r1
 8006856:	ebc2 4313 	rsb	r3, r2, r3, lsr #16
 800685a:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800685e:	b289      	uxth	r1, r1
 8006860:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8006864:	45c8      	cmp	r8, r9
 8006866:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800686a:	46a6      	mov	lr, r4
 800686c:	f845 3b04 	str.w	r3, [r5], #4
 8006870:	d8e6      	bhi.n	8006840 <__mdiff+0x5a>
 8006872:	45be      	cmp	lr, r7
 8006874:	d20e      	bcs.n	8006894 <__mdiff+0xae>
 8006876:	f85e 1b04 	ldr.w	r1, [lr], #4
 800687a:	fa1c f281 	uxtah	r2, ip, r1
 800687e:	1413      	asrs	r3, r2, #16
 8006880:	eb03 4311 	add.w	r3, r3, r1, lsr #16
 8006884:	b292      	uxth	r2, r2
 8006886:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800688a:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800688e:	f845 2b04 	str.w	r2, [r5], #4
 8006892:	e7ee      	b.n	8006872 <__mdiff+0x8c>
 8006894:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8006898:	b90b      	cbnz	r3, 800689e <__mdiff+0xb8>
 800689a:	3e01      	subs	r6, #1
 800689c:	e7fa      	b.n	8006894 <__mdiff+0xae>
 800689e:	6106      	str	r6, [r0, #16]
 80068a0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

080068a4 <__d2b>:
 80068a4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80068a8:	460e      	mov	r6, r1
 80068aa:	2101      	movs	r1, #1
 80068ac:	ec59 8b10 	vmov	r8, r9, d0
 80068b0:	4615      	mov	r5, r2
 80068b2:	f7ff fd6f 	bl	8006394 <_Balloc>
 80068b6:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80068ba:	4607      	mov	r7, r0
 80068bc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80068c0:	b10c      	cbz	r4, 80068c6 <__d2b+0x22>
 80068c2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80068c6:	9301      	str	r3, [sp, #4]
 80068c8:	f1b8 0f00 	cmp.w	r8, #0
 80068cc:	d019      	beq.n	8006902 <__d2b+0x5e>
 80068ce:	a802      	add	r0, sp, #8
 80068d0:	f840 8d08 	str.w	r8, [r0, #-8]!
 80068d4:	f7ff fe05 	bl	80064e2 <__lo0bits>
 80068d8:	9b00      	ldr	r3, [sp, #0]
 80068da:	b148      	cbz	r0, 80068f0 <__d2b+0x4c>
 80068dc:	9a01      	ldr	r2, [sp, #4]
 80068de:	f1c0 0120 	rsb	r1, r0, #32
 80068e2:	fa02 f101 	lsl.w	r1, r2, r1
 80068e6:	430b      	orrs	r3, r1
 80068e8:	40c2      	lsrs	r2, r0
 80068ea:	617b      	str	r3, [r7, #20]
 80068ec:	9201      	str	r2, [sp, #4]
 80068ee:	e000      	b.n	80068f2 <__d2b+0x4e>
 80068f0:	617b      	str	r3, [r7, #20]
 80068f2:	9b01      	ldr	r3, [sp, #4]
 80068f4:	61bb      	str	r3, [r7, #24]
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	bf14      	ite	ne
 80068fa:	2102      	movne	r1, #2
 80068fc:	2101      	moveq	r1, #1
 80068fe:	6139      	str	r1, [r7, #16]
 8006900:	e007      	b.n	8006912 <__d2b+0x6e>
 8006902:	a801      	add	r0, sp, #4
 8006904:	f7ff fded 	bl	80064e2 <__lo0bits>
 8006908:	9b01      	ldr	r3, [sp, #4]
 800690a:	617b      	str	r3, [r7, #20]
 800690c:	2101      	movs	r1, #1
 800690e:	6139      	str	r1, [r7, #16]
 8006910:	3020      	adds	r0, #32
 8006912:	b134      	cbz	r4, 8006922 <__d2b+0x7e>
 8006914:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8006918:	4404      	add	r4, r0
 800691a:	6034      	str	r4, [r6, #0]
 800691c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8006920:	e009      	b.n	8006936 <__d2b+0x92>
 8006922:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8006926:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800692a:	6030      	str	r0, [r6, #0]
 800692c:	6918      	ldr	r0, [r3, #16]
 800692e:	f7ff fdb8 	bl	80064a2 <__hi0bits>
 8006932:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8006936:	6028      	str	r0, [r5, #0]
 8006938:	4638      	mov	r0, r7
 800693a:	b003      	add	sp, #12
 800693c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08006940 <_realloc_r>:
 8006940:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006944:	4681      	mov	r9, r0
 8006946:	460c      	mov	r4, r1
 8006948:	b929      	cbnz	r1, 8006956 <_realloc_r+0x16>
 800694a:	4611      	mov	r1, r2
 800694c:	b003      	add	sp, #12
 800694e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006952:	f7ff bacf 	b.w	8005ef4 <_malloc_r>
 8006956:	9201      	str	r2, [sp, #4]
 8006958:	f7ff fd1a 	bl	8006390 <__malloc_lock>
 800695c:	9a01      	ldr	r2, [sp, #4]
 800695e:	f854 ec04 	ldr.w	lr, [r4, #-4]
 8006962:	f102 080b 	add.w	r8, r2, #11
 8006966:	f1b8 0f16 	cmp.w	r8, #22
 800696a:	f1a4 0b08 	sub.w	fp, r4, #8
 800696e:	f02e 0503 	bic.w	r5, lr, #3
 8006972:	d903      	bls.n	800697c <_realloc_r+0x3c>
 8006974:	f038 0807 	bics.w	r8, r8, #7
 8006978:	d502      	bpl.n	8006980 <_realloc_r+0x40>
 800697a:	e003      	b.n	8006984 <_realloc_r+0x44>
 800697c:	f04f 0810 	mov.w	r8, #16
 8006980:	4590      	cmp	r8, r2
 8006982:	d204      	bcs.n	800698e <_realloc_r+0x4e>
 8006984:	230c      	movs	r3, #12
 8006986:	f8c9 3000 	str.w	r3, [r9]
 800698a:	2000      	movs	r0, #0
 800698c:	e17d      	b.n	8006c8a <_realloc_r+0x34a>
 800698e:	45a8      	cmp	r8, r5
 8006990:	f340 8150 	ble.w	8006c34 <_realloc_r+0x2f4>
 8006994:	4ba6      	ldr	r3, [pc, #664]	; (8006c30 <_realloc_r+0x2f0>)
 8006996:	6898      	ldr	r0, [r3, #8]
 8006998:	eb0b 0105 	add.w	r1, fp, r5
 800699c:	4281      	cmp	r1, r0
 800699e:	684f      	ldr	r7, [r1, #4]
 80069a0:	d005      	beq.n	80069ae <_realloc_r+0x6e>
 80069a2:	f027 0601 	bic.w	r6, r7, #1
 80069a6:	440e      	add	r6, r1
 80069a8:	6876      	ldr	r6, [r6, #4]
 80069aa:	07f6      	lsls	r6, r6, #31
 80069ac:	d426      	bmi.n	80069fc <_realloc_r+0xbc>
 80069ae:	f027 0a03 	bic.w	sl, r7, #3
 80069b2:	4281      	cmp	r1, r0
 80069b4:	eb05 070a 	add.w	r7, r5, sl
 80069b8:	d118      	bne.n	80069ec <_realloc_r+0xac>
 80069ba:	f108 0610 	add.w	r6, r8, #16
 80069be:	42b7      	cmp	r7, r6
 80069c0:	db1f      	blt.n	8006a02 <_realloc_r+0xc2>
 80069c2:	eb0b 0008 	add.w	r0, fp, r8
 80069c6:	ebc8 0707 	rsb	r7, r8, r7
 80069ca:	f047 0701 	orr.w	r7, r7, #1
 80069ce:	6098      	str	r0, [r3, #8]
 80069d0:	6047      	str	r7, [r0, #4]
 80069d2:	f854 3c04 	ldr.w	r3, [r4, #-4]
 80069d6:	f003 0301 	and.w	r3, r3, #1
 80069da:	ea43 0308 	orr.w	r3, r3, r8
 80069de:	4648      	mov	r0, r9
 80069e0:	f844 3c04 	str.w	r3, [r4, #-4]
 80069e4:	f7ff fcd5 	bl	8006392 <__malloc_unlock>
 80069e8:	4620      	mov	r0, r4
 80069ea:	e14e      	b.n	8006c8a <_realloc_r+0x34a>
 80069ec:	45b8      	cmp	r8, r7
 80069ee:	dc08      	bgt.n	8006a02 <_realloc_r+0xc2>
 80069f0:	68cb      	ldr	r3, [r1, #12]
 80069f2:	688a      	ldr	r2, [r1, #8]
 80069f4:	463d      	mov	r5, r7
 80069f6:	60d3      	str	r3, [r2, #12]
 80069f8:	609a      	str	r2, [r3, #8]
 80069fa:	e11b      	b.n	8006c34 <_realloc_r+0x2f4>
 80069fc:	f04f 0a00 	mov.w	sl, #0
 8006a00:	4651      	mov	r1, sl
 8006a02:	f01e 0f01 	tst.w	lr, #1
 8006a06:	f040 80c3 	bne.w	8006b90 <_realloc_r+0x250>
 8006a0a:	f854 7c08 	ldr.w	r7, [r4, #-8]
 8006a0e:	ebc7 070b 	rsb	r7, r7, fp
 8006a12:	687e      	ldr	r6, [r7, #4]
 8006a14:	f026 0603 	bic.w	r6, r6, #3
 8006a18:	442e      	add	r6, r5
 8006a1a:	2900      	cmp	r1, #0
 8006a1c:	f000 8083 	beq.w	8006b26 <_realloc_r+0x1e6>
 8006a20:	4281      	cmp	r1, r0
 8006a22:	44b2      	add	sl, r6
 8006a24:	d147      	bne.n	8006ab6 <_realloc_r+0x176>
 8006a26:	f108 0110 	add.w	r1, r8, #16
 8006a2a:	458a      	cmp	sl, r1
 8006a2c:	db7b      	blt.n	8006b26 <_realloc_r+0x1e6>
 8006a2e:	463e      	mov	r6, r7
 8006a30:	68fa      	ldr	r2, [r7, #12]
 8006a32:	f856 1f08 	ldr.w	r1, [r6, #8]!
 8006a36:	60ca      	str	r2, [r1, #12]
 8006a38:	6091      	str	r1, [r2, #8]
 8006a3a:	1f2a      	subs	r2, r5, #4
 8006a3c:	2a24      	cmp	r2, #36	; 0x24
 8006a3e:	d825      	bhi.n	8006a8c <_realloc_r+0x14c>
 8006a40:	2a13      	cmp	r2, #19
 8006a42:	d91b      	bls.n	8006a7c <_realloc_r+0x13c>
 8006a44:	6821      	ldr	r1, [r4, #0]
 8006a46:	60b9      	str	r1, [r7, #8]
 8006a48:	6861      	ldr	r1, [r4, #4]
 8006a4a:	60f9      	str	r1, [r7, #12]
 8006a4c:	2a1b      	cmp	r2, #27
 8006a4e:	d803      	bhi.n	8006a58 <_realloc_r+0x118>
 8006a50:	f107 0210 	add.w	r2, r7, #16
 8006a54:	3408      	adds	r4, #8
 8006a56:	e012      	b.n	8006a7e <_realloc_r+0x13e>
 8006a58:	68a1      	ldr	r1, [r4, #8]
 8006a5a:	6139      	str	r1, [r7, #16]
 8006a5c:	68e1      	ldr	r1, [r4, #12]
 8006a5e:	6179      	str	r1, [r7, #20]
 8006a60:	2a24      	cmp	r2, #36	; 0x24
 8006a62:	bf01      	itttt	eq
 8006a64:	6922      	ldreq	r2, [r4, #16]
 8006a66:	61ba      	streq	r2, [r7, #24]
 8006a68:	6961      	ldreq	r1, [r4, #20]
 8006a6a:	61f9      	streq	r1, [r7, #28]
 8006a6c:	bf19      	ittee	ne
 8006a6e:	f107 0218 	addne.w	r2, r7, #24
 8006a72:	3410      	addne	r4, #16
 8006a74:	f107 0220 	addeq.w	r2, r7, #32
 8006a78:	3418      	addeq	r4, #24
 8006a7a:	e000      	b.n	8006a7e <_realloc_r+0x13e>
 8006a7c:	4632      	mov	r2, r6
 8006a7e:	6821      	ldr	r1, [r4, #0]
 8006a80:	6011      	str	r1, [r2, #0]
 8006a82:	6861      	ldr	r1, [r4, #4]
 8006a84:	6051      	str	r1, [r2, #4]
 8006a86:	68a1      	ldr	r1, [r4, #8]
 8006a88:	6091      	str	r1, [r2, #8]
 8006a8a:	e005      	b.n	8006a98 <_realloc_r+0x158>
 8006a8c:	4621      	mov	r1, r4
 8006a8e:	4630      	mov	r0, r6
 8006a90:	9301      	str	r3, [sp, #4]
 8006a92:	f7ff fc5a 	bl	800634a <memmove>
 8006a96:	9b01      	ldr	r3, [sp, #4]
 8006a98:	eb07 0208 	add.w	r2, r7, r8
 8006a9c:	ebc8 0a0a 	rsb	sl, r8, sl
 8006aa0:	609a      	str	r2, [r3, #8]
 8006aa2:	f04a 0301 	orr.w	r3, sl, #1
 8006aa6:	6053      	str	r3, [r2, #4]
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	f003 0301 	and.w	r3, r3, #1
 8006aae:	ea43 0308 	orr.w	r3, r3, r8
 8006ab2:	607b      	str	r3, [r7, #4]
 8006ab4:	e0b6      	b.n	8006c24 <_realloc_r+0x2e4>
 8006ab6:	45d0      	cmp	r8, sl
 8006ab8:	dc35      	bgt.n	8006b26 <_realloc_r+0x1e6>
 8006aba:	68cb      	ldr	r3, [r1, #12]
 8006abc:	688a      	ldr	r2, [r1, #8]
 8006abe:	4638      	mov	r0, r7
 8006ac0:	60d3      	str	r3, [r2, #12]
 8006ac2:	609a      	str	r2, [r3, #8]
 8006ac4:	f850 2f08 	ldr.w	r2, [r0, #8]!
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	60d3      	str	r3, [r2, #12]
 8006acc:	609a      	str	r2, [r3, #8]
 8006ace:	1f2a      	subs	r2, r5, #4
 8006ad0:	2a24      	cmp	r2, #36	; 0x24
 8006ad2:	d823      	bhi.n	8006b1c <_realloc_r+0x1dc>
 8006ad4:	2a13      	cmp	r2, #19
 8006ad6:	d91a      	bls.n	8006b0e <_realloc_r+0x1ce>
 8006ad8:	6823      	ldr	r3, [r4, #0]
 8006ada:	60bb      	str	r3, [r7, #8]
 8006adc:	6863      	ldr	r3, [r4, #4]
 8006ade:	60fb      	str	r3, [r7, #12]
 8006ae0:	2a1b      	cmp	r2, #27
 8006ae2:	d803      	bhi.n	8006aec <_realloc_r+0x1ac>
 8006ae4:	f107 0010 	add.w	r0, r7, #16
 8006ae8:	3408      	adds	r4, #8
 8006aea:	e010      	b.n	8006b0e <_realloc_r+0x1ce>
 8006aec:	68a3      	ldr	r3, [r4, #8]
 8006aee:	613b      	str	r3, [r7, #16]
 8006af0:	68e3      	ldr	r3, [r4, #12]
 8006af2:	617b      	str	r3, [r7, #20]
 8006af4:	2a24      	cmp	r2, #36	; 0x24
 8006af6:	bf01      	itttt	eq
 8006af8:	6923      	ldreq	r3, [r4, #16]
 8006afa:	61bb      	streq	r3, [r7, #24]
 8006afc:	6963      	ldreq	r3, [r4, #20]
 8006afe:	61fb      	streq	r3, [r7, #28]
 8006b00:	bf19      	ittee	ne
 8006b02:	f107 0018 	addne.w	r0, r7, #24
 8006b06:	3410      	addne	r4, #16
 8006b08:	f107 0020 	addeq.w	r0, r7, #32
 8006b0c:	3418      	addeq	r4, #24
 8006b0e:	6823      	ldr	r3, [r4, #0]
 8006b10:	6003      	str	r3, [r0, #0]
 8006b12:	6863      	ldr	r3, [r4, #4]
 8006b14:	6043      	str	r3, [r0, #4]
 8006b16:	68a3      	ldr	r3, [r4, #8]
 8006b18:	6083      	str	r3, [r0, #8]
 8006b1a:	e002      	b.n	8006b22 <_realloc_r+0x1e2>
 8006b1c:	4621      	mov	r1, r4
 8006b1e:	f7ff fc14 	bl	800634a <memmove>
 8006b22:	4655      	mov	r5, sl
 8006b24:	e02e      	b.n	8006b84 <_realloc_r+0x244>
 8006b26:	45b0      	cmp	r8, r6
 8006b28:	dc32      	bgt.n	8006b90 <_realloc_r+0x250>
 8006b2a:	4638      	mov	r0, r7
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	f850 2f08 	ldr.w	r2, [r0, #8]!
 8006b32:	60d3      	str	r3, [r2, #12]
 8006b34:	609a      	str	r2, [r3, #8]
 8006b36:	1f2a      	subs	r2, r5, #4
 8006b38:	2a24      	cmp	r2, #36	; 0x24
 8006b3a:	d825      	bhi.n	8006b88 <_realloc_r+0x248>
 8006b3c:	2a13      	cmp	r2, #19
 8006b3e:	d91a      	bls.n	8006b76 <_realloc_r+0x236>
 8006b40:	6823      	ldr	r3, [r4, #0]
 8006b42:	60bb      	str	r3, [r7, #8]
 8006b44:	6863      	ldr	r3, [r4, #4]
 8006b46:	60fb      	str	r3, [r7, #12]
 8006b48:	2a1b      	cmp	r2, #27
 8006b4a:	d803      	bhi.n	8006b54 <_realloc_r+0x214>
 8006b4c:	f107 0010 	add.w	r0, r7, #16
 8006b50:	3408      	adds	r4, #8
 8006b52:	e010      	b.n	8006b76 <_realloc_r+0x236>
 8006b54:	68a3      	ldr	r3, [r4, #8]
 8006b56:	613b      	str	r3, [r7, #16]
 8006b58:	68e3      	ldr	r3, [r4, #12]
 8006b5a:	617b      	str	r3, [r7, #20]
 8006b5c:	2a24      	cmp	r2, #36	; 0x24
 8006b5e:	bf01      	itttt	eq
 8006b60:	6923      	ldreq	r3, [r4, #16]
 8006b62:	61bb      	streq	r3, [r7, #24]
 8006b64:	6963      	ldreq	r3, [r4, #20]
 8006b66:	61fb      	streq	r3, [r7, #28]
 8006b68:	bf19      	ittee	ne
 8006b6a:	f107 0018 	addne.w	r0, r7, #24
 8006b6e:	3410      	addne	r4, #16
 8006b70:	f107 0020 	addeq.w	r0, r7, #32
 8006b74:	3418      	addeq	r4, #24
 8006b76:	6823      	ldr	r3, [r4, #0]
 8006b78:	6003      	str	r3, [r0, #0]
 8006b7a:	6863      	ldr	r3, [r4, #4]
 8006b7c:	6043      	str	r3, [r0, #4]
 8006b7e:	68a3      	ldr	r3, [r4, #8]
 8006b80:	6083      	str	r3, [r0, #8]
 8006b82:	4635      	mov	r5, r6
 8006b84:	46bb      	mov	fp, r7
 8006b86:	e055      	b.n	8006c34 <_realloc_r+0x2f4>
 8006b88:	4621      	mov	r1, r4
 8006b8a:	f7ff fbde 	bl	800634a <memmove>
 8006b8e:	e7f8      	b.n	8006b82 <_realloc_r+0x242>
 8006b90:	4611      	mov	r1, r2
 8006b92:	4648      	mov	r0, r9
 8006b94:	f7ff f9ae 	bl	8005ef4 <_malloc_r>
 8006b98:	4606      	mov	r6, r0
 8006b9a:	2800      	cmp	r0, #0
 8006b9c:	d042      	beq.n	8006c24 <_realloc_r+0x2e4>
 8006b9e:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8006ba2:	f023 0301 	bic.w	r3, r3, #1
 8006ba6:	f1a0 0208 	sub.w	r2, r0, #8
 8006baa:	445b      	add	r3, fp
 8006bac:	429a      	cmp	r2, r3
 8006bae:	d105      	bne.n	8006bbc <_realloc_r+0x27c>
 8006bb0:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8006bb4:	f023 0303 	bic.w	r3, r3, #3
 8006bb8:	441d      	add	r5, r3
 8006bba:	e03b      	b.n	8006c34 <_realloc_r+0x2f4>
 8006bbc:	1f2a      	subs	r2, r5, #4
 8006bbe:	2a24      	cmp	r2, #36	; 0x24
 8006bc0:	d829      	bhi.n	8006c16 <_realloc_r+0x2d6>
 8006bc2:	2a13      	cmp	r2, #19
 8006bc4:	d91e      	bls.n	8006c04 <_realloc_r+0x2c4>
 8006bc6:	6823      	ldr	r3, [r4, #0]
 8006bc8:	6003      	str	r3, [r0, #0]
 8006bca:	6863      	ldr	r3, [r4, #4]
 8006bcc:	6043      	str	r3, [r0, #4]
 8006bce:	2a1b      	cmp	r2, #27
 8006bd0:	d804      	bhi.n	8006bdc <_realloc_r+0x29c>
 8006bd2:	f100 0308 	add.w	r3, r0, #8
 8006bd6:	f104 0208 	add.w	r2, r4, #8
 8006bda:	e015      	b.n	8006c08 <_realloc_r+0x2c8>
 8006bdc:	68a3      	ldr	r3, [r4, #8]
 8006bde:	6083      	str	r3, [r0, #8]
 8006be0:	68e3      	ldr	r3, [r4, #12]
 8006be2:	60c3      	str	r3, [r0, #12]
 8006be4:	2a24      	cmp	r2, #36	; 0x24
 8006be6:	bf01      	itttt	eq
 8006be8:	6923      	ldreq	r3, [r4, #16]
 8006bea:	6103      	streq	r3, [r0, #16]
 8006bec:	6961      	ldreq	r1, [r4, #20]
 8006bee:	6141      	streq	r1, [r0, #20]
 8006bf0:	bf19      	ittee	ne
 8006bf2:	f100 0310 	addne.w	r3, r0, #16
 8006bf6:	f104 0210 	addne.w	r2, r4, #16
 8006bfa:	f100 0318 	addeq.w	r3, r0, #24
 8006bfe:	f104 0218 	addeq.w	r2, r4, #24
 8006c02:	e001      	b.n	8006c08 <_realloc_r+0x2c8>
 8006c04:	4603      	mov	r3, r0
 8006c06:	4622      	mov	r2, r4
 8006c08:	6811      	ldr	r1, [r2, #0]
 8006c0a:	6019      	str	r1, [r3, #0]
 8006c0c:	6851      	ldr	r1, [r2, #4]
 8006c0e:	6059      	str	r1, [r3, #4]
 8006c10:	6892      	ldr	r2, [r2, #8]
 8006c12:	609a      	str	r2, [r3, #8]
 8006c14:	e002      	b.n	8006c1c <_realloc_r+0x2dc>
 8006c16:	4621      	mov	r1, r4
 8006c18:	f7ff fb97 	bl	800634a <memmove>
 8006c1c:	4621      	mov	r1, r4
 8006c1e:	4648      	mov	r0, r9
 8006c20:	f7fe ff36 	bl	8005a90 <_free_r>
 8006c24:	4648      	mov	r0, r9
 8006c26:	f7ff fbb4 	bl	8006392 <__malloc_unlock>
 8006c2a:	4630      	mov	r0, r6
 8006c2c:	e02d      	b.n	8006c8a <_realloc_r+0x34a>
 8006c2e:	bf00      	nop
 8006c30:	20000130 	.word	0x20000130
 8006c34:	ebc8 0205 	rsb	r2, r8, r5
 8006c38:	2a0f      	cmp	r2, #15
 8006c3a:	f8db 3004 	ldr.w	r3, [fp, #4]
 8006c3e:	d914      	bls.n	8006c6a <_realloc_r+0x32a>
 8006c40:	f003 0301 	and.w	r3, r3, #1
 8006c44:	eb0b 0108 	add.w	r1, fp, r8
 8006c48:	ea43 0308 	orr.w	r3, r3, r8
 8006c4c:	f8cb 3004 	str.w	r3, [fp, #4]
 8006c50:	f042 0301 	orr.w	r3, r2, #1
 8006c54:	440a      	add	r2, r1
 8006c56:	604b      	str	r3, [r1, #4]
 8006c58:	6853      	ldr	r3, [r2, #4]
 8006c5a:	f043 0301 	orr.w	r3, r3, #1
 8006c5e:	6053      	str	r3, [r2, #4]
 8006c60:	3108      	adds	r1, #8
 8006c62:	4648      	mov	r0, r9
 8006c64:	f7fe ff14 	bl	8005a90 <_free_r>
 8006c68:	e00a      	b.n	8006c80 <_realloc_r+0x340>
 8006c6a:	f003 0301 	and.w	r3, r3, #1
 8006c6e:	432b      	orrs	r3, r5
 8006c70:	eb0b 0205 	add.w	r2, fp, r5
 8006c74:	f8cb 3004 	str.w	r3, [fp, #4]
 8006c78:	6853      	ldr	r3, [r2, #4]
 8006c7a:	f043 0301 	orr.w	r3, r3, #1
 8006c7e:	6053      	str	r3, [r2, #4]
 8006c80:	4648      	mov	r0, r9
 8006c82:	f7ff fb86 	bl	8006392 <__malloc_unlock>
 8006c86:	f10b 0008 	add.w	r0, fp, #8
 8006c8a:	b003      	add	sp, #12
 8006c8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08006c90 <_sbrk_r>:
 8006c90:	b538      	push	{r3, r4, r5, lr}
 8006c92:	4c06      	ldr	r4, [pc, #24]	; (8006cac <_sbrk_r+0x1c>)
 8006c94:	2300      	movs	r3, #0
 8006c96:	4605      	mov	r5, r0
 8006c98:	4608      	mov	r0, r1
 8006c9a:	6023      	str	r3, [r4, #0]
 8006c9c:	f7fc fed6 	bl	8003a4c <_sbrk>
 8006ca0:	1c43      	adds	r3, r0, #1
 8006ca2:	d102      	bne.n	8006caa <_sbrk_r+0x1a>
 8006ca4:	6823      	ldr	r3, [r4, #0]
 8006ca6:	b103      	cbz	r3, 8006caa <_sbrk_r+0x1a>
 8006ca8:	602b      	str	r3, [r5, #0]
 8006caa:	bd38      	pop	{r3, r4, r5, pc}
 8006cac:	200006ac 	.word	0x200006ac

08006cb0 <__sread>:
 8006cb0:	b510      	push	{r4, lr}
 8006cb2:	460c      	mov	r4, r1
 8006cb4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006cb8:	f000 fb00 	bl	80072bc <_read_r>
 8006cbc:	2800      	cmp	r0, #0
 8006cbe:	bfab      	itete	ge
 8006cc0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006cc2:	89a3      	ldrhlt	r3, [r4, #12]
 8006cc4:	181b      	addge	r3, r3, r0
 8006cc6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006cca:	bfac      	ite	ge
 8006ccc:	6563      	strge	r3, [r4, #84]	; 0x54
 8006cce:	81a3      	strhlt	r3, [r4, #12]
 8006cd0:	bd10      	pop	{r4, pc}

08006cd2 <__swrite>:
 8006cd2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006cd6:	461f      	mov	r7, r3
 8006cd8:	898b      	ldrh	r3, [r1, #12]
 8006cda:	05db      	lsls	r3, r3, #23
 8006cdc:	4605      	mov	r5, r0
 8006cde:	460c      	mov	r4, r1
 8006ce0:	4616      	mov	r6, r2
 8006ce2:	d505      	bpl.n	8006cf0 <__swrite+0x1e>
 8006ce4:	2302      	movs	r3, #2
 8006ce6:	2200      	movs	r2, #0
 8006ce8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006cec:	f000 fa6c 	bl	80071c8 <_lseek_r>
 8006cf0:	89a3      	ldrh	r3, [r4, #12]
 8006cf2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006cf6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006cfa:	81a3      	strh	r3, [r4, #12]
 8006cfc:	4632      	mov	r2, r6
 8006cfe:	463b      	mov	r3, r7
 8006d00:	4628      	mov	r0, r5
 8006d02:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006d06:	f000 b895 	b.w	8006e34 <_write_r>

08006d0a <__sseek>:
 8006d0a:	b510      	push	{r4, lr}
 8006d0c:	460c      	mov	r4, r1
 8006d0e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006d12:	f000 fa59 	bl	80071c8 <_lseek_r>
 8006d16:	1c43      	adds	r3, r0, #1
 8006d18:	89a3      	ldrh	r3, [r4, #12]
 8006d1a:	bf15      	itete	ne
 8006d1c:	6560      	strne	r0, [r4, #84]	; 0x54
 8006d1e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006d22:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006d26:	81a3      	strheq	r3, [r4, #12]
 8006d28:	bf18      	it	ne
 8006d2a:	81a3      	strhne	r3, [r4, #12]
 8006d2c:	bd10      	pop	{r4, pc}

08006d2e <__sclose>:
 8006d2e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006d32:	f000 b92d 	b.w	8006f90 <_close_r>

08006d36 <__ssprint_r>:
 8006d36:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d3a:	4693      	mov	fp, r2
 8006d3c:	6892      	ldr	r2, [r2, #8]
 8006d3e:	4681      	mov	r9, r0
 8006d40:	460c      	mov	r4, r1
 8006d42:	b34a      	cbz	r2, 8006d98 <__ssprint_r+0x62>
 8006d44:	2300      	movs	r3, #0
 8006d46:	f8db a000 	ldr.w	sl, [fp]
 8006d4a:	9301      	str	r3, [sp, #4]
 8006d4c:	461f      	mov	r7, r3
 8006d4e:	e006      	b.n	8006d5e <__ssprint_r+0x28>
 8006d50:	f8da 3000 	ldr.w	r3, [sl]
 8006d54:	f8da 7004 	ldr.w	r7, [sl, #4]
 8006d58:	9301      	str	r3, [sp, #4]
 8006d5a:	f10a 0a08 	add.w	sl, sl, #8
 8006d5e:	2f00      	cmp	r7, #0
 8006d60:	d0f6      	beq.n	8006d50 <__ssprint_r+0x1a>
 8006d62:	68a6      	ldr	r6, [r4, #8]
 8006d64:	42b7      	cmp	r7, r6
 8006d66:	d360      	bcc.n	8006e2a <__ssprint_r+0xf4>
 8006d68:	89a0      	ldrh	r0, [r4, #12]
 8006d6a:	f410 6f90 	tst.w	r0, #1152	; 0x480
 8006d6e:	d117      	bne.n	8006da0 <__ssprint_r+0x6a>
 8006d70:	42b7      	cmp	r7, r6
 8006d72:	d35a      	bcc.n	8006e2a <__ssprint_r+0xf4>
 8006d74:	4632      	mov	r2, r6
 8006d76:	9901      	ldr	r1, [sp, #4]
 8006d78:	6820      	ldr	r0, [r4, #0]
 8006d7a:	f7ff fae6 	bl	800634a <memmove>
 8006d7e:	68a2      	ldr	r2, [r4, #8]
 8006d80:	1b92      	subs	r2, r2, r6
 8006d82:	60a2      	str	r2, [r4, #8]
 8006d84:	6822      	ldr	r2, [r4, #0]
 8006d86:	4416      	add	r6, r2
 8006d88:	f8db 2008 	ldr.w	r2, [fp, #8]
 8006d8c:	6026      	str	r6, [r4, #0]
 8006d8e:	1bd7      	subs	r7, r2, r7
 8006d90:	f8cb 7008 	str.w	r7, [fp, #8]
 8006d94:	2f00      	cmp	r7, #0
 8006d96:	d1db      	bne.n	8006d50 <__ssprint_r+0x1a>
 8006d98:	2000      	movs	r0, #0
 8006d9a:	f8cb 0004 	str.w	r0, [fp, #4]
 8006d9e:	e046      	b.n	8006e2e <__ssprint_r+0xf8>
 8006da0:	6825      	ldr	r5, [r4, #0]
 8006da2:	6921      	ldr	r1, [r4, #16]
 8006da4:	ebc1 0805 	rsb	r8, r1, r5
 8006da8:	f108 0201 	add.w	r2, r8, #1
 8006dac:	6965      	ldr	r5, [r4, #20]
 8006dae:	443a      	add	r2, r7
 8006db0:	2302      	movs	r3, #2
 8006db2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006db6:	fb95 f5f3 	sdiv	r5, r5, r3
 8006dba:	4295      	cmp	r5, r2
 8006dbc:	bf38      	it	cc
 8006dbe:	4615      	movcc	r5, r2
 8006dc0:	0543      	lsls	r3, r0, #21
 8006dc2:	d510      	bpl.n	8006de6 <__ssprint_r+0xb0>
 8006dc4:	4629      	mov	r1, r5
 8006dc6:	4648      	mov	r0, r9
 8006dc8:	f7ff f894 	bl	8005ef4 <_malloc_r>
 8006dcc:	4606      	mov	r6, r0
 8006dce:	b1a0      	cbz	r0, 8006dfa <__ssprint_r+0xc4>
 8006dd0:	4642      	mov	r2, r8
 8006dd2:	6921      	ldr	r1, [r4, #16]
 8006dd4:	f7ff faae 	bl	8006334 <memcpy>
 8006dd8:	89a2      	ldrh	r2, [r4, #12]
 8006dda:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 8006dde:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006de2:	81a2      	strh	r2, [r4, #12]
 8006de4:	e018      	b.n	8006e18 <__ssprint_r+0xe2>
 8006de6:	462a      	mov	r2, r5
 8006de8:	4648      	mov	r0, r9
 8006dea:	f7ff fda9 	bl	8006940 <_realloc_r>
 8006dee:	4606      	mov	r6, r0
 8006df0:	b990      	cbnz	r0, 8006e18 <__ssprint_r+0xe2>
 8006df2:	6921      	ldr	r1, [r4, #16]
 8006df4:	4648      	mov	r0, r9
 8006df6:	f7fe fe4b 	bl	8005a90 <_free_r>
 8006dfa:	220c      	movs	r2, #12
 8006dfc:	f8c9 2000 	str.w	r2, [r9]
 8006e00:	89a2      	ldrh	r2, [r4, #12]
 8006e02:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006e06:	81a2      	strh	r2, [r4, #12]
 8006e08:	2200      	movs	r2, #0
 8006e0a:	f8cb 2008 	str.w	r2, [fp, #8]
 8006e0e:	f8cb 2004 	str.w	r2, [fp, #4]
 8006e12:	f04f 30ff 	mov.w	r0, #4294967295
 8006e16:	e00a      	b.n	8006e2e <__ssprint_r+0xf8>
 8006e18:	6126      	str	r6, [r4, #16]
 8006e1a:	6165      	str	r5, [r4, #20]
 8006e1c:	4446      	add	r6, r8
 8006e1e:	ebc8 0505 	rsb	r5, r8, r5
 8006e22:	6026      	str	r6, [r4, #0]
 8006e24:	60a5      	str	r5, [r4, #8]
 8006e26:	463e      	mov	r6, r7
 8006e28:	e7a2      	b.n	8006d70 <__ssprint_r+0x3a>
 8006e2a:	463e      	mov	r6, r7
 8006e2c:	e7a2      	b.n	8006d74 <__ssprint_r+0x3e>
 8006e2e:	b003      	add	sp, #12
 8006e30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08006e34 <_write_r>:
 8006e34:	b538      	push	{r3, r4, r5, lr}
 8006e36:	4c07      	ldr	r4, [pc, #28]	; (8006e54 <_write_r+0x20>)
 8006e38:	4605      	mov	r5, r0
 8006e3a:	4608      	mov	r0, r1
 8006e3c:	4611      	mov	r1, r2
 8006e3e:	2200      	movs	r2, #0
 8006e40:	6022      	str	r2, [r4, #0]
 8006e42:	461a      	mov	r2, r3
 8006e44:	f7fc fdf0 	bl	8003a28 <_write>
 8006e48:	1c43      	adds	r3, r0, #1
 8006e4a:	d102      	bne.n	8006e52 <_write_r+0x1e>
 8006e4c:	6823      	ldr	r3, [r4, #0]
 8006e4e:	b103      	cbz	r3, 8006e52 <_write_r+0x1e>
 8006e50:	602b      	str	r3, [r5, #0]
 8006e52:	bd38      	pop	{r3, r4, r5, pc}
 8006e54:	200006ac 	.word	0x200006ac

08006e58 <__swsetup_r>:
 8006e58:	4b32      	ldr	r3, [pc, #200]	; (8006f24 <__swsetup_r+0xcc>)
 8006e5a:	b570      	push	{r4, r5, r6, lr}
 8006e5c:	681d      	ldr	r5, [r3, #0]
 8006e5e:	4606      	mov	r6, r0
 8006e60:	460c      	mov	r4, r1
 8006e62:	b125      	cbz	r5, 8006e6e <__swsetup_r+0x16>
 8006e64:	69ab      	ldr	r3, [r5, #24]
 8006e66:	b913      	cbnz	r3, 8006e6e <__swsetup_r+0x16>
 8006e68:	4628      	mov	r0, r5
 8006e6a:	f7fe fd49 	bl	8005900 <__sinit>
 8006e6e:	4b2e      	ldr	r3, [pc, #184]	; (8006f28 <__swsetup_r+0xd0>)
 8006e70:	429c      	cmp	r4, r3
 8006e72:	d101      	bne.n	8006e78 <__swsetup_r+0x20>
 8006e74:	686c      	ldr	r4, [r5, #4]
 8006e76:	e008      	b.n	8006e8a <__swsetup_r+0x32>
 8006e78:	4b2c      	ldr	r3, [pc, #176]	; (8006f2c <__swsetup_r+0xd4>)
 8006e7a:	429c      	cmp	r4, r3
 8006e7c:	d101      	bne.n	8006e82 <__swsetup_r+0x2a>
 8006e7e:	68ac      	ldr	r4, [r5, #8]
 8006e80:	e003      	b.n	8006e8a <__swsetup_r+0x32>
 8006e82:	4b2b      	ldr	r3, [pc, #172]	; (8006f30 <__swsetup_r+0xd8>)
 8006e84:	429c      	cmp	r4, r3
 8006e86:	bf08      	it	eq
 8006e88:	68ec      	ldreq	r4, [r5, #12]
 8006e8a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006e8e:	b29a      	uxth	r2, r3
 8006e90:	0715      	lsls	r5, r2, #28
 8006e92:	d41d      	bmi.n	8006ed0 <__swsetup_r+0x78>
 8006e94:	06d0      	lsls	r0, r2, #27
 8006e96:	d402      	bmi.n	8006e9e <__swsetup_r+0x46>
 8006e98:	2209      	movs	r2, #9
 8006e9a:	6032      	str	r2, [r6, #0]
 8006e9c:	e03a      	b.n	8006f14 <__swsetup_r+0xbc>
 8006e9e:	0751      	lsls	r1, r2, #29
 8006ea0:	d512      	bpl.n	8006ec8 <__swsetup_r+0x70>
 8006ea2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006ea4:	b141      	cbz	r1, 8006eb8 <__swsetup_r+0x60>
 8006ea6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006eaa:	4299      	cmp	r1, r3
 8006eac:	d002      	beq.n	8006eb4 <__swsetup_r+0x5c>
 8006eae:	4630      	mov	r0, r6
 8006eb0:	f7fe fdee 	bl	8005a90 <_free_r>
 8006eb4:	2300      	movs	r3, #0
 8006eb6:	6363      	str	r3, [r4, #52]	; 0x34
 8006eb8:	89a3      	ldrh	r3, [r4, #12]
 8006eba:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006ebe:	81a3      	strh	r3, [r4, #12]
 8006ec0:	2300      	movs	r3, #0
 8006ec2:	6063      	str	r3, [r4, #4]
 8006ec4:	6923      	ldr	r3, [r4, #16]
 8006ec6:	6023      	str	r3, [r4, #0]
 8006ec8:	89a3      	ldrh	r3, [r4, #12]
 8006eca:	f043 0308 	orr.w	r3, r3, #8
 8006ece:	81a3      	strh	r3, [r4, #12]
 8006ed0:	6923      	ldr	r3, [r4, #16]
 8006ed2:	b94b      	cbnz	r3, 8006ee8 <__swsetup_r+0x90>
 8006ed4:	89a3      	ldrh	r3, [r4, #12]
 8006ed6:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006eda:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006ede:	d003      	beq.n	8006ee8 <__swsetup_r+0x90>
 8006ee0:	4621      	mov	r1, r4
 8006ee2:	4630      	mov	r0, r6
 8006ee4:	f000 f9ae 	bl	8007244 <__smakebuf_r>
 8006ee8:	89a2      	ldrh	r2, [r4, #12]
 8006eea:	f012 0301 	ands.w	r3, r2, #1
 8006eee:	d005      	beq.n	8006efc <__swsetup_r+0xa4>
 8006ef0:	2300      	movs	r3, #0
 8006ef2:	60a3      	str	r3, [r4, #8]
 8006ef4:	6963      	ldr	r3, [r4, #20]
 8006ef6:	425b      	negs	r3, r3
 8006ef8:	61a3      	str	r3, [r4, #24]
 8006efa:	e003      	b.n	8006f04 <__swsetup_r+0xac>
 8006efc:	0792      	lsls	r2, r2, #30
 8006efe:	bf58      	it	pl
 8006f00:	6963      	ldrpl	r3, [r4, #20]
 8006f02:	60a3      	str	r3, [r4, #8]
 8006f04:	6923      	ldr	r3, [r4, #16]
 8006f06:	b95b      	cbnz	r3, 8006f20 <__swsetup_r+0xc8>
 8006f08:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006f0c:	f003 0080 	and.w	r0, r3, #128	; 0x80
 8006f10:	b280      	uxth	r0, r0
 8006f12:	b130      	cbz	r0, 8006f22 <__swsetup_r+0xca>
 8006f14:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006f18:	81a3      	strh	r3, [r4, #12]
 8006f1a:	f04f 30ff 	mov.w	r0, #4294967295
 8006f1e:	bd70      	pop	{r4, r5, r6, pc}
 8006f20:	2000      	movs	r0, #0
 8006f22:	bd70      	pop	{r4, r5, r6, pc}
 8006f24:	200000f4 	.word	0x200000f4
 8006f28:	0800743c 	.word	0x0800743c
 8006f2c:	0800745c 	.word	0x0800745c
 8006f30:	0800747c 	.word	0x0800747c

08006f34 <_calloc_r>:
 8006f34:	b510      	push	{r4, lr}
 8006f36:	4351      	muls	r1, r2
 8006f38:	f7fe ffdc 	bl	8005ef4 <_malloc_r>
 8006f3c:	4604      	mov	r4, r0
 8006f3e:	b320      	cbz	r0, 8006f8a <_calloc_r+0x56>
 8006f40:	f850 2c04 	ldr.w	r2, [r0, #-4]
 8006f44:	f022 0203 	bic.w	r2, r2, #3
 8006f48:	3a04      	subs	r2, #4
 8006f4a:	2a24      	cmp	r2, #36	; 0x24
 8006f4c:	d81a      	bhi.n	8006f84 <_calloc_r+0x50>
 8006f4e:	2a13      	cmp	r2, #19
 8006f50:	d912      	bls.n	8006f78 <_calloc_r+0x44>
 8006f52:	2100      	movs	r1, #0
 8006f54:	2a1b      	cmp	r2, #27
 8006f56:	6001      	str	r1, [r0, #0]
 8006f58:	6041      	str	r1, [r0, #4]
 8006f5a:	d802      	bhi.n	8006f62 <_calloc_r+0x2e>
 8006f5c:	f100 0308 	add.w	r3, r0, #8
 8006f60:	e00b      	b.n	8006f7a <_calloc_r+0x46>
 8006f62:	2a24      	cmp	r2, #36	; 0x24
 8006f64:	6081      	str	r1, [r0, #8]
 8006f66:	60c1      	str	r1, [r0, #12]
 8006f68:	bf11      	iteee	ne
 8006f6a:	f100 0310 	addne.w	r3, r0, #16
 8006f6e:	6101      	streq	r1, [r0, #16]
 8006f70:	f100 0318 	addeq.w	r3, r0, #24
 8006f74:	6141      	streq	r1, [r0, #20]
 8006f76:	e000      	b.n	8006f7a <_calloc_r+0x46>
 8006f78:	4603      	mov	r3, r0
 8006f7a:	2200      	movs	r2, #0
 8006f7c:	601a      	str	r2, [r3, #0]
 8006f7e:	605a      	str	r2, [r3, #4]
 8006f80:	609a      	str	r2, [r3, #8]
 8006f82:	e002      	b.n	8006f8a <_calloc_r+0x56>
 8006f84:	2100      	movs	r1, #0
 8006f86:	f7ff f9fb 	bl	8006380 <memset>
 8006f8a:	4620      	mov	r0, r4
 8006f8c:	bd10      	pop	{r4, pc}
	...

08006f90 <_close_r>:
 8006f90:	b538      	push	{r3, r4, r5, lr}
 8006f92:	4c06      	ldr	r4, [pc, #24]	; (8006fac <_close_r+0x1c>)
 8006f94:	2300      	movs	r3, #0
 8006f96:	4605      	mov	r5, r0
 8006f98:	4608      	mov	r0, r1
 8006f9a:	6023      	str	r3, [r4, #0]
 8006f9c:	f7fc fd64 	bl	8003a68 <_close>
 8006fa0:	1c43      	adds	r3, r0, #1
 8006fa2:	d102      	bne.n	8006faa <_close_r+0x1a>
 8006fa4:	6823      	ldr	r3, [r4, #0]
 8006fa6:	b103      	cbz	r3, 8006faa <_close_r+0x1a>
 8006fa8:	602b      	str	r3, [r5, #0]
 8006faa:	bd38      	pop	{r3, r4, r5, pc}
 8006fac:	200006ac 	.word	0x200006ac

08006fb0 <_fclose_r>:
 8006fb0:	b570      	push	{r4, r5, r6, lr}
 8006fb2:	4605      	mov	r5, r0
 8006fb4:	460c      	mov	r4, r1
 8006fb6:	b909      	cbnz	r1, 8006fbc <_fclose_r+0xc>
 8006fb8:	2000      	movs	r0, #0
 8006fba:	bd70      	pop	{r4, r5, r6, pc}
 8006fbc:	b118      	cbz	r0, 8006fc6 <_fclose_r+0x16>
 8006fbe:	6983      	ldr	r3, [r0, #24]
 8006fc0:	b90b      	cbnz	r3, 8006fc6 <_fclose_r+0x16>
 8006fc2:	f7fe fc9d 	bl	8005900 <__sinit>
 8006fc6:	4b20      	ldr	r3, [pc, #128]	; (8007048 <_fclose_r+0x98>)
 8006fc8:	429c      	cmp	r4, r3
 8006fca:	d101      	bne.n	8006fd0 <_fclose_r+0x20>
 8006fcc:	686c      	ldr	r4, [r5, #4]
 8006fce:	e008      	b.n	8006fe2 <_fclose_r+0x32>
 8006fd0:	4b1e      	ldr	r3, [pc, #120]	; (800704c <_fclose_r+0x9c>)
 8006fd2:	429c      	cmp	r4, r3
 8006fd4:	d101      	bne.n	8006fda <_fclose_r+0x2a>
 8006fd6:	68ac      	ldr	r4, [r5, #8]
 8006fd8:	e003      	b.n	8006fe2 <_fclose_r+0x32>
 8006fda:	4b1d      	ldr	r3, [pc, #116]	; (8007050 <_fclose_r+0xa0>)
 8006fdc:	429c      	cmp	r4, r3
 8006fde:	bf08      	it	eq
 8006fe0:	68ec      	ldreq	r4, [r5, #12]
 8006fe2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d0e6      	beq.n	8006fb8 <_fclose_r+0x8>
 8006fea:	4621      	mov	r1, r4
 8006fec:	4628      	mov	r0, r5
 8006fee:	f000 f831 	bl	8007054 <__sflush_r>
 8006ff2:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8006ff4:	4606      	mov	r6, r0
 8006ff6:	b133      	cbz	r3, 8007006 <_fclose_r+0x56>
 8006ff8:	6a21      	ldr	r1, [r4, #32]
 8006ffa:	4628      	mov	r0, r5
 8006ffc:	4798      	blx	r3
 8006ffe:	2800      	cmp	r0, #0
 8007000:	bfb8      	it	lt
 8007002:	f04f 36ff 	movlt.w	r6, #4294967295
 8007006:	89a3      	ldrh	r3, [r4, #12]
 8007008:	061b      	lsls	r3, r3, #24
 800700a:	d503      	bpl.n	8007014 <_fclose_r+0x64>
 800700c:	6921      	ldr	r1, [r4, #16]
 800700e:	4628      	mov	r0, r5
 8007010:	f7fe fd3e 	bl	8005a90 <_free_r>
 8007014:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007016:	b141      	cbz	r1, 800702a <_fclose_r+0x7a>
 8007018:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800701c:	4299      	cmp	r1, r3
 800701e:	d002      	beq.n	8007026 <_fclose_r+0x76>
 8007020:	4628      	mov	r0, r5
 8007022:	f7fe fd35 	bl	8005a90 <_free_r>
 8007026:	2300      	movs	r3, #0
 8007028:	6363      	str	r3, [r4, #52]	; 0x34
 800702a:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800702c:	b121      	cbz	r1, 8007038 <_fclose_r+0x88>
 800702e:	4628      	mov	r0, r5
 8007030:	f7fe fd2e 	bl	8005a90 <_free_r>
 8007034:	2300      	movs	r3, #0
 8007036:	64a3      	str	r3, [r4, #72]	; 0x48
 8007038:	f7fe fcd2 	bl	80059e0 <__sfp_lock_acquire>
 800703c:	2300      	movs	r3, #0
 800703e:	81a3      	strh	r3, [r4, #12]
 8007040:	f7fe fccf 	bl	80059e2 <__sfp_lock_release>
 8007044:	4630      	mov	r0, r6
 8007046:	bd70      	pop	{r4, r5, r6, pc}
 8007048:	0800743c 	.word	0x0800743c
 800704c:	0800745c 	.word	0x0800745c
 8007050:	0800747c 	.word	0x0800747c

08007054 <__sflush_r>:
 8007054:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007058:	b293      	uxth	r3, r2
 800705a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800705e:	4605      	mov	r5, r0
 8007060:	0718      	lsls	r0, r3, #28
 8007062:	460c      	mov	r4, r1
 8007064:	d460      	bmi.n	8007128 <__sflush_r+0xd4>
 8007066:	684b      	ldr	r3, [r1, #4]
 8007068:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800706c:	2b00      	cmp	r3, #0
 800706e:	818a      	strh	r2, [r1, #12]
 8007070:	dc02      	bgt.n	8007078 <__sflush_r+0x24>
 8007072:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007074:	2b00      	cmp	r3, #0
 8007076:	dd17      	ble.n	80070a8 <__sflush_r+0x54>
 8007078:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800707a:	b1ae      	cbz	r6, 80070a8 <__sflush_r+0x54>
 800707c:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8007080:	2300      	movs	r3, #0
 8007082:	b292      	uxth	r2, r2
 8007084:	682f      	ldr	r7, [r5, #0]
 8007086:	602b      	str	r3, [r5, #0]
 8007088:	b10a      	cbz	r2, 800708e <__sflush_r+0x3a>
 800708a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800708c:	e015      	b.n	80070ba <__sflush_r+0x66>
 800708e:	6a21      	ldr	r1, [r4, #32]
 8007090:	2301      	movs	r3, #1
 8007092:	4628      	mov	r0, r5
 8007094:	47b0      	blx	r6
 8007096:	1c41      	adds	r1, r0, #1
 8007098:	d10f      	bne.n	80070ba <__sflush_r+0x66>
 800709a:	682b      	ldr	r3, [r5, #0]
 800709c:	b16b      	cbz	r3, 80070ba <__sflush_r+0x66>
 800709e:	2b1d      	cmp	r3, #29
 80070a0:	d001      	beq.n	80070a6 <__sflush_r+0x52>
 80070a2:	2b16      	cmp	r3, #22
 80070a4:	d103      	bne.n	80070ae <__sflush_r+0x5a>
 80070a6:	602f      	str	r7, [r5, #0]
 80070a8:	2000      	movs	r0, #0
 80070aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80070ae:	89a3      	ldrh	r3, [r4, #12]
 80070b0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80070b4:	81a3      	strh	r3, [r4, #12]
 80070b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80070ba:	89a3      	ldrh	r3, [r4, #12]
 80070bc:	075a      	lsls	r2, r3, #29
 80070be:	d505      	bpl.n	80070cc <__sflush_r+0x78>
 80070c0:	6863      	ldr	r3, [r4, #4]
 80070c2:	1ac0      	subs	r0, r0, r3
 80070c4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80070c6:	b10b      	cbz	r3, 80070cc <__sflush_r+0x78>
 80070c8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80070ca:	1ac0      	subs	r0, r0, r3
 80070cc:	2300      	movs	r3, #0
 80070ce:	4602      	mov	r2, r0
 80070d0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80070d2:	6a21      	ldr	r1, [r4, #32]
 80070d4:	4628      	mov	r0, r5
 80070d6:	47b0      	blx	r6
 80070d8:	1c43      	adds	r3, r0, #1
 80070da:	89a3      	ldrh	r3, [r4, #12]
 80070dc:	d106      	bne.n	80070ec <__sflush_r+0x98>
 80070de:	6829      	ldr	r1, [r5, #0]
 80070e0:	291d      	cmp	r1, #29
 80070e2:	d83e      	bhi.n	8007162 <__sflush_r+0x10e>
 80070e4:	4a22      	ldr	r2, [pc, #136]	; (8007170 <__sflush_r+0x11c>)
 80070e6:	40ca      	lsrs	r2, r1
 80070e8:	07d6      	lsls	r6, r2, #31
 80070ea:	d53a      	bpl.n	8007162 <__sflush_r+0x10e>
 80070ec:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80070f0:	b21b      	sxth	r3, r3
 80070f2:	2200      	movs	r2, #0
 80070f4:	6062      	str	r2, [r4, #4]
 80070f6:	04d9      	lsls	r1, r3, #19
 80070f8:	6922      	ldr	r2, [r4, #16]
 80070fa:	81a3      	strh	r3, [r4, #12]
 80070fc:	6022      	str	r2, [r4, #0]
 80070fe:	d504      	bpl.n	800710a <__sflush_r+0xb6>
 8007100:	1c42      	adds	r2, r0, #1
 8007102:	d101      	bne.n	8007108 <__sflush_r+0xb4>
 8007104:	682b      	ldr	r3, [r5, #0]
 8007106:	b903      	cbnz	r3, 800710a <__sflush_r+0xb6>
 8007108:	6560      	str	r0, [r4, #84]	; 0x54
 800710a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800710c:	602f      	str	r7, [r5, #0]
 800710e:	2900      	cmp	r1, #0
 8007110:	d0ca      	beq.n	80070a8 <__sflush_r+0x54>
 8007112:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007116:	4299      	cmp	r1, r3
 8007118:	d002      	beq.n	8007120 <__sflush_r+0xcc>
 800711a:	4628      	mov	r0, r5
 800711c:	f7fe fcb8 	bl	8005a90 <_free_r>
 8007120:	2000      	movs	r0, #0
 8007122:	6360      	str	r0, [r4, #52]	; 0x34
 8007124:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007128:	690f      	ldr	r7, [r1, #16]
 800712a:	2f00      	cmp	r7, #0
 800712c:	d0bc      	beq.n	80070a8 <__sflush_r+0x54>
 800712e:	079b      	lsls	r3, r3, #30
 8007130:	680e      	ldr	r6, [r1, #0]
 8007132:	bf08      	it	eq
 8007134:	694b      	ldreq	r3, [r1, #20]
 8007136:	600f      	str	r7, [r1, #0]
 8007138:	bf18      	it	ne
 800713a:	2300      	movne	r3, #0
 800713c:	ebc7 0806 	rsb	r8, r7, r6
 8007140:	608b      	str	r3, [r1, #8]
 8007142:	e002      	b.n	800714a <__sflush_r+0xf6>
 8007144:	4407      	add	r7, r0
 8007146:	ebc0 0808 	rsb	r8, r0, r8
 800714a:	f1b8 0f00 	cmp.w	r8, #0
 800714e:	ddab      	ble.n	80070a8 <__sflush_r+0x54>
 8007150:	4643      	mov	r3, r8
 8007152:	463a      	mov	r2, r7
 8007154:	6a21      	ldr	r1, [r4, #32]
 8007156:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007158:	4628      	mov	r0, r5
 800715a:	47b0      	blx	r6
 800715c:	2800      	cmp	r0, #0
 800715e:	dcf1      	bgt.n	8007144 <__sflush_r+0xf0>
 8007160:	89a3      	ldrh	r3, [r4, #12]
 8007162:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007166:	81a3      	strh	r3, [r4, #12]
 8007168:	f04f 30ff 	mov.w	r0, #4294967295
 800716c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007170:	20400001 	.word	0x20400001

08007174 <_fflush_r>:
 8007174:	b538      	push	{r3, r4, r5, lr}
 8007176:	690b      	ldr	r3, [r1, #16]
 8007178:	4605      	mov	r5, r0
 800717a:	460c      	mov	r4, r1
 800717c:	b1db      	cbz	r3, 80071b6 <_fflush_r+0x42>
 800717e:	b118      	cbz	r0, 8007188 <_fflush_r+0x14>
 8007180:	6983      	ldr	r3, [r0, #24]
 8007182:	b90b      	cbnz	r3, 8007188 <_fflush_r+0x14>
 8007184:	f7fe fbbc 	bl	8005900 <__sinit>
 8007188:	4b0c      	ldr	r3, [pc, #48]	; (80071bc <_fflush_r+0x48>)
 800718a:	429c      	cmp	r4, r3
 800718c:	d101      	bne.n	8007192 <_fflush_r+0x1e>
 800718e:	686c      	ldr	r4, [r5, #4]
 8007190:	e008      	b.n	80071a4 <_fflush_r+0x30>
 8007192:	4b0b      	ldr	r3, [pc, #44]	; (80071c0 <_fflush_r+0x4c>)
 8007194:	429c      	cmp	r4, r3
 8007196:	d101      	bne.n	800719c <_fflush_r+0x28>
 8007198:	68ac      	ldr	r4, [r5, #8]
 800719a:	e003      	b.n	80071a4 <_fflush_r+0x30>
 800719c:	4b09      	ldr	r3, [pc, #36]	; (80071c4 <_fflush_r+0x50>)
 800719e:	429c      	cmp	r4, r3
 80071a0:	bf08      	it	eq
 80071a2:	68ec      	ldreq	r4, [r5, #12]
 80071a4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80071a8:	b12b      	cbz	r3, 80071b6 <_fflush_r+0x42>
 80071aa:	4621      	mov	r1, r4
 80071ac:	4628      	mov	r0, r5
 80071ae:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80071b2:	f7ff bf4f 	b.w	8007054 <__sflush_r>
 80071b6:	2000      	movs	r0, #0
 80071b8:	bd38      	pop	{r3, r4, r5, pc}
 80071ba:	bf00      	nop
 80071bc:	0800743c 	.word	0x0800743c
 80071c0:	0800745c 	.word	0x0800745c
 80071c4:	0800747c 	.word	0x0800747c

080071c8 <_lseek_r>:
 80071c8:	b538      	push	{r3, r4, r5, lr}
 80071ca:	4c07      	ldr	r4, [pc, #28]	; (80071e8 <_lseek_r+0x20>)
 80071cc:	4605      	mov	r5, r0
 80071ce:	4608      	mov	r0, r1
 80071d0:	4611      	mov	r1, r2
 80071d2:	2200      	movs	r2, #0
 80071d4:	6022      	str	r2, [r4, #0]
 80071d6:	461a      	mov	r2, r3
 80071d8:	f7fc fc5e 	bl	8003a98 <_lseek>
 80071dc:	1c43      	adds	r3, r0, #1
 80071de:	d102      	bne.n	80071e6 <_lseek_r+0x1e>
 80071e0:	6823      	ldr	r3, [r4, #0]
 80071e2:	b103      	cbz	r3, 80071e6 <_lseek_r+0x1e>
 80071e4:	602b      	str	r3, [r5, #0]
 80071e6:	bd38      	pop	{r3, r4, r5, pc}
 80071e8:	200006ac 	.word	0x200006ac

080071ec <__swhatbuf_r>:
 80071ec:	b570      	push	{r4, r5, r6, lr}
 80071ee:	460e      	mov	r6, r1
 80071f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80071f4:	2900      	cmp	r1, #0
 80071f6:	b090      	sub	sp, #64	; 0x40
 80071f8:	4614      	mov	r4, r2
 80071fa:	461d      	mov	r5, r3
 80071fc:	da0a      	bge.n	8007214 <__swhatbuf_r+0x28>
 80071fe:	89b3      	ldrh	r3, [r6, #12]
 8007200:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007204:	2200      	movs	r2, #0
 8007206:	b298      	uxth	r0, r3
 8007208:	602a      	str	r2, [r5, #0]
 800720a:	b1b0      	cbz	r0, 800723a <__swhatbuf_r+0x4e>
 800720c:	2340      	movs	r3, #64	; 0x40
 800720e:	6023      	str	r3, [r4, #0]
 8007210:	4610      	mov	r0, r2
 8007212:	e015      	b.n	8007240 <__swhatbuf_r+0x54>
 8007214:	aa01      	add	r2, sp, #4
 8007216:	f000 f863 	bl	80072e0 <_fstat_r>
 800721a:	2800      	cmp	r0, #0
 800721c:	dbef      	blt.n	80071fe <__swhatbuf_r+0x12>
 800721e:	9a02      	ldr	r2, [sp, #8]
 8007220:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8007224:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8007228:	425a      	negs	r2, r3
 800722a:	415a      	adcs	r2, r3
 800722c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007230:	602a      	str	r2, [r5, #0]
 8007232:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8007236:	6023      	str	r3, [r4, #0]
 8007238:	e002      	b.n	8007240 <__swhatbuf_r+0x54>
 800723a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800723e:	6023      	str	r3, [r4, #0]
 8007240:	b010      	add	sp, #64	; 0x40
 8007242:	bd70      	pop	{r4, r5, r6, pc}

08007244 <__smakebuf_r>:
 8007244:	898b      	ldrh	r3, [r1, #12]
 8007246:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007248:	079e      	lsls	r6, r3, #30
 800724a:	4605      	mov	r5, r0
 800724c:	460c      	mov	r4, r1
 800724e:	d410      	bmi.n	8007272 <__smakebuf_r+0x2e>
 8007250:	ab01      	add	r3, sp, #4
 8007252:	466a      	mov	r2, sp
 8007254:	f7ff ffca 	bl	80071ec <__swhatbuf_r>
 8007258:	9900      	ldr	r1, [sp, #0]
 800725a:	4606      	mov	r6, r0
 800725c:	4628      	mov	r0, r5
 800725e:	f7fe fe49 	bl	8005ef4 <_malloc_r>
 8007262:	b968      	cbnz	r0, 8007280 <__smakebuf_r+0x3c>
 8007264:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007268:	059a      	lsls	r2, r3, #22
 800726a:	d422      	bmi.n	80072b2 <__smakebuf_r+0x6e>
 800726c:	f043 0302 	orr.w	r3, r3, #2
 8007270:	81a3      	strh	r3, [r4, #12]
 8007272:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007276:	6023      	str	r3, [r4, #0]
 8007278:	6123      	str	r3, [r4, #16]
 800727a:	2301      	movs	r3, #1
 800727c:	6163      	str	r3, [r4, #20]
 800727e:	e018      	b.n	80072b2 <__smakebuf_r+0x6e>
 8007280:	4b0d      	ldr	r3, [pc, #52]	; (80072b8 <__smakebuf_r+0x74>)
 8007282:	62ab      	str	r3, [r5, #40]	; 0x28
 8007284:	89a3      	ldrh	r3, [r4, #12]
 8007286:	6020      	str	r0, [r4, #0]
 8007288:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800728c:	81a3      	strh	r3, [r4, #12]
 800728e:	9b00      	ldr	r3, [sp, #0]
 8007290:	6163      	str	r3, [r4, #20]
 8007292:	9b01      	ldr	r3, [sp, #4]
 8007294:	6120      	str	r0, [r4, #16]
 8007296:	b14b      	cbz	r3, 80072ac <__smakebuf_r+0x68>
 8007298:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800729c:	4628      	mov	r0, r5
 800729e:	f000 f831 	bl	8007304 <_isatty_r>
 80072a2:	b118      	cbz	r0, 80072ac <__smakebuf_r+0x68>
 80072a4:	89a3      	ldrh	r3, [r4, #12]
 80072a6:	f043 0301 	orr.w	r3, r3, #1
 80072aa:	81a3      	strh	r3, [r4, #12]
 80072ac:	89a0      	ldrh	r0, [r4, #12]
 80072ae:	4330      	orrs	r0, r6
 80072b0:	81a0      	strh	r0, [r4, #12]
 80072b2:	b002      	add	sp, #8
 80072b4:	bd70      	pop	{r4, r5, r6, pc}
 80072b6:	bf00      	nop
 80072b8:	08005881 	.word	0x08005881

080072bc <_read_r>:
 80072bc:	b538      	push	{r3, r4, r5, lr}
 80072be:	4c07      	ldr	r4, [pc, #28]	; (80072dc <_read_r+0x20>)
 80072c0:	4605      	mov	r5, r0
 80072c2:	4608      	mov	r0, r1
 80072c4:	4611      	mov	r1, r2
 80072c6:	2200      	movs	r2, #0
 80072c8:	6022      	str	r2, [r4, #0]
 80072ca:	461a      	mov	r2, r3
 80072cc:	f7fc fbec 	bl	8003aa8 <_read>
 80072d0:	1c43      	adds	r3, r0, #1
 80072d2:	d102      	bne.n	80072da <_read_r+0x1e>
 80072d4:	6823      	ldr	r3, [r4, #0]
 80072d6:	b103      	cbz	r3, 80072da <_read_r+0x1e>
 80072d8:	602b      	str	r3, [r5, #0]
 80072da:	bd38      	pop	{r3, r4, r5, pc}
 80072dc:	200006ac 	.word	0x200006ac

080072e0 <_fstat_r>:
 80072e0:	b538      	push	{r3, r4, r5, lr}
 80072e2:	4c07      	ldr	r4, [pc, #28]	; (8007300 <_fstat_r+0x20>)
 80072e4:	2300      	movs	r3, #0
 80072e6:	4605      	mov	r5, r0
 80072e8:	4608      	mov	r0, r1
 80072ea:	4611      	mov	r1, r2
 80072ec:	6023      	str	r3, [r4, #0]
 80072ee:	f7fc fbc3 	bl	8003a78 <_fstat>
 80072f2:	1c43      	adds	r3, r0, #1
 80072f4:	d102      	bne.n	80072fc <_fstat_r+0x1c>
 80072f6:	6823      	ldr	r3, [r4, #0]
 80072f8:	b103      	cbz	r3, 80072fc <_fstat_r+0x1c>
 80072fa:	602b      	str	r3, [r5, #0]
 80072fc:	bd38      	pop	{r3, r4, r5, pc}
 80072fe:	bf00      	nop
 8007300:	200006ac 	.word	0x200006ac

08007304 <_isatty_r>:
 8007304:	b538      	push	{r3, r4, r5, lr}
 8007306:	4c06      	ldr	r4, [pc, #24]	; (8007320 <_isatty_r+0x1c>)
 8007308:	2300      	movs	r3, #0
 800730a:	4605      	mov	r5, r0
 800730c:	4608      	mov	r0, r1
 800730e:	6023      	str	r3, [r4, #0]
 8007310:	f7fc fbba 	bl	8003a88 <_isatty>
 8007314:	1c43      	adds	r3, r0, #1
 8007316:	d102      	bne.n	800731e <_isatty_r+0x1a>
 8007318:	6823      	ldr	r3, [r4, #0]
 800731a:	b103      	cbz	r3, 800731e <_isatty_r+0x1a>
 800731c:	602b      	str	r3, [r5, #0]
 800731e:	bd38      	pop	{r3, r4, r5, pc}
 8007320:	200006ac 	.word	0x200006ac

08007324 <_init>:
 8007324:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007326:	bf00      	nop
 8007328:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800732a:	bc08      	pop	{r3}
 800732c:	469e      	mov	lr, r3
 800732e:	4770      	bx	lr

08007330 <_fini>:
 8007330:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007332:	bf00      	nop
 8007334:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007336:	bc08      	pop	{r3}
 8007338:	469e      	mov	lr, r3
 800733a:	4770      	bx	lr
