#-----------------------------------------------------------
# Vivado v2020.2.2 (64-bit)
# SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
# IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
# Start of session at: Fri Mar 11 17:24:01 2022
# Process ID: 4884
# Current directory: /home/duyliontran/xilinx/zturn-driver
# Command line: vivado
# Log file: /home/duyliontran/xilinx/zturn-driver/vivado.log
# Journal file: /home/duyliontran/xilinx/zturn-driver/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/duyliontran/xilinx/pynq-test/pynq-test.xpr
WARNING: [Board 49-91] Board repository path '/home/duyliontran/xilinx/vitis_20202_workspace/pynqz1_calculator_system_hw_link/Hardware/calculator_container.build/link/vivado/vpl/.local/hw_platform/board' does not exist, it will not be used to search board files.
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory '/home/duyliontran/xilinx/vitis_20202_workspace/pynqz1_calculator_system_hw_link/Hardware/calculator_container.build/link/vivado/vpl/.local/hw_platform/board'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/duyliontran/xilinx/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_pnq_0_1

INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 7479.551 ; gain = 80.105 ; free physical = 11100 ; free virtual = 28659
update_compile_order -fileset sources_1
open_bd_design {/home/duyliontran/xilinx/pynq-test/pynq-test.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file </home/duyliontran/xilinx/pynq-test/pynq-test.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - axi_intc_0
Adding component instance block -- SnowLion:hls:pnq:1.0 - pnq
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Successfully read diagram <design_1> from block design file </home/duyliontran/xilinx/pynq-test/pynq-test.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 8888.133 ; gain = 1235.500 ; free physical = 10977 ; free virtual = 28538
report_ip_status -name ip_status 
upgrade_ip -vlnv SnowLion:hls:pnq:1.0 [get_ips  design_1_pnq_0_1] -log ip_upgrade.log
Upgrading '/home/duyliontran/xilinx/pynq-test/pynq-test.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_pnq_0_1 (plus_and_square 1.0) from revision 2112412739 to revision 2112412758
Wrote  : </home/duyliontran/xilinx/pynq-test/pynq-test.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/duyliontran/xilinx/pynq-test/pynq-test.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/duyliontran/xilinx/pynq-test/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_pnq_0_1] -no_script -sync -force -quiet
report_ip_status -name ip_status 
validate_bd_design
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [xilinx.com:ip:axi_intc:4.1-4] /axi_intc_0: Could not determine interrupt input port type - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-13] /axi_intc_0: Interrupt output connection Bus is selected, but the interrupt bus interface is not connected to a matching interface. Please consider selecting Single instead.
save_bd_design
Wrote  : </home/duyliontran/xilinx/pynq-test/pynq-test.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/duyliontran/xilinx/pynq-test/pynq-test.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
make_wrapper -files [get_files /home/duyliontran/xilinx/pynq-test/pynq-test.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/duyliontran/xilinx/pynq-test/pynq-test.gen/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : /home/duyliontran/xilinx/pynq-test/pynq-test.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/duyliontran/xilinx/pynq-test/pynq-test.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </home/duyliontran/xilinx/pynq-test/pynq-test.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : /home/duyliontran/xilinx/pynq-test/pynq-test.gen/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : /home/duyliontran/xilinx/pynq-test/pynq-test.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/duyliontran/xilinx/pynq-test/pynq-test.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block pnq .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/duyliontran/xilinx/pynq-test/pynq-test.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/duyliontran/xilinx/pynq-test/pynq-test.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/duyliontran/xilinx/pynq-test/pynq-test.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/duyliontran/xilinx/pynq-test/pynq-test.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_pc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_pnq_0_1
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 792bc3360bdcdc5a; cache size = 27.840 MB.
[Fri Mar 11 17:26:18 2022] Launched design_1_pnq_0_1_synth_1, synth_1...
Run output will be captured here:
design_1_pnq_0_1_synth_1: /home/duyliontran/xilinx/pynq-test/pynq-test.runs/design_1_pnq_0_1_synth_1/runme.log
synth_1: /home/duyliontran/xilinx/pynq-test/pynq-test.runs/synth_1/runme.log
[Fri Mar 11 17:26:18 2022] Launched impl_1...
Run output will be captured here: /home/duyliontran/xilinx/pynq-test/pynq-test.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 9347.027 ; gain = 181.352 ; free physical = 10790 ; free virtual = 28321
write_bd_tcl -force /home/duyliontran/xilinx/pynq-test/pnq.tcl
INFO: [BD 5-148] Tcl file written out </home/duyliontran/xilinx/pynq-test/pnq.tcl>.

close_project
open_project /home/duyliontran/xilinx/zturn-driver/zturn-driver.xpr
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory '/home/duyliontran/xilinx/vitis_20202_workspace/pynqz1_calculator_system_hw_link/Hardware/calculator_container.build/link/vivado/vpl/.local/hw_platform/board'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/duyliontran/xilinx/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'zturn.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
zturn_pnq_0_1

open_bd_design {/home/duyliontran/xilinx/zturn-driver/zturn-driver.srcs/sources_1/bd/zturn/zturn.bd}
Reading block design file </home/duyliontran/xilinx/zturn-driver/zturn-driver.srcs/sources_1/bd/zturn/zturn.bd>...
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - axi_intc_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_145M
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- SnowLion:hls:pnq:1.0 - pnq_0
Successfully read diagram <zturn> from block design file </home/duyliontran/xilinx/zturn-driver/zturn-driver.srcs/sources_1/bd/zturn/zturn.bd>
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
upgrade_ip -vlnv SnowLion:hls:pnq:1.0 [get_ips  zturn_pnq_0_1] -log ip_upgrade.log
Upgrading '/home/duyliontran/xilinx/zturn-driver/zturn-driver.srcs/sources_1/bd/zturn/zturn.bd'
INFO: [IP_Flow 19-3422] Upgraded zturn_pnq_0_1 (plus_and_square 1.0) from revision 2112412349 to revision 2112412758
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 'interrupt'
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 's_axi_BUS_A'
WARNING: [IP_Flow 19-4697] Upgrade has added interface 's_axi_control' (xilinx.com:interface:aximm:1.0)
WARNING: [IP_Flow 19-3670] Detected external interface differences while upgrading 'zturn_pnq_0_1'.
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'interrupt'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's_axi_BUS_A_ARADDR'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's_axi_BUS_A_ARREADY'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's_axi_BUS_A_ARVALID'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's_axi_BUS_A_AWADDR'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's_axi_BUS_A_AWREADY'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's_axi_BUS_A_AWVALID'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's_axi_BUS_A_BREADY'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's_axi_BUS_A_BRESP'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's_axi_BUS_A_BVALID'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's_axi_BUS_A_RDATA'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's_axi_BUS_A_RREADY'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's_axi_BUS_A_RRESP'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's_axi_BUS_A_RVALID'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's_axi_BUS_A_WDATA'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's_axi_BUS_A_WREADY'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's_axi_BUS_A_WSTRB'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's_axi_BUS_A_WVALID'
WARNING: [IP_Flow 19-4698] Upgrade has added port 's_axi_control_ARADDR'
WARNING: [IP_Flow 19-4698] Upgrade has added port 's_axi_control_ARREADY'
WARNING: [IP_Flow 19-4698] Upgrade has added port 's_axi_control_ARVALID'
WARNING: [IP_Flow 19-4698] Upgrade has added port 's_axi_control_AWADDR'
WARNING: [IP_Flow 19-4698] Upgrade has added port 's_axi_control_AWREADY'
WARNING: [IP_Flow 19-4698] Upgrade has added port 's_axi_control_AWVALID'
WARNING: [IP_Flow 19-4698] Upgrade has added port 's_axi_control_BREADY'
WARNING: [IP_Flow 19-4698] Upgrade has added port 's_axi_control_BRESP'
WARNING: [IP_Flow 19-4698] Upgrade has added port 's_axi_control_BVALID'
WARNING: [IP_Flow 19-4698] Upgrade has added port 's_axi_control_RDATA'
WARNING: [IP_Flow 19-4698] Upgrade has added port 's_axi_control_RREADY'
WARNING: [IP_Flow 19-4698] Upgrade has added port 's_axi_control_RRESP'
WARNING: [IP_Flow 19-4698] Upgrade has added port 's_axi_control_RVALID'
WARNING: [IP_Flow 19-4698] Upgrade has added port 's_axi_control_WDATA'
WARNING: [IP_Flow 19-4698] Upgrade has added port 's_axi_control_WREADY'
WARNING: [IP_Flow 19-4698] Upgrade has added port 's_axi_control_WSTRB'
WARNING: [IP_Flow 19-4698] Upgrade has added port 's_axi_control_WVALID'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'zturn_pnq_0_1'. These changes may impact your design.
WARNING: [IP_Flow 19-5893] Upgrade has removed address block 's_axi_BUS_A/Reg'
WARNING: [IP_Flow 19-5892] Upgrade has added address block 's_axi_control/Reg'
WARNING: [IP_Flow 19-5891] Detected addressing differences while upgrading 'zturn_pnq_0_1'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1165] The interface pin 's_axi_BUS_A' with bus definition 'xilinx.com:interface:aximm:1.0' is not found on the upgraded version of the cell '/pnq_0'. Its connection to the interface net 'ps7_0_axi_periph_M01_AXI' has been removed. 
CRITICAL WARNING: [BD 41-1167] The pin 'interrupt' is not found on the upgraded version of the cell '/pnq_0'. Its connection to the net 'pnq_0_interrupt' has been removed.
CRITICAL WARNING: [BD 41-1173] Cannot restore assignment <0x4000_0000 [ 64K ]> from slave segment '/pnq_0/s_axi_BUS_A/Reg' to address space '/processing_system7_0/Data'. This slave segment no longer exists.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'zturn_pnq_0_1' has identified issues that may require user intervention. Please review the upgrade log '/home/duyliontran/xilinx/zturn-driver/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
WARNING: [BD 41-597] NET <pnq_0_interrupt> has no source
Wrote  : </home/duyliontran/xilinx/zturn-driver/zturn-driver.srcs/sources_1/bd/zturn/zturn.bd> 
Wrote  : </home/duyliontran/xilinx/zturn-driver/zturn-driver.srcs/sources_1/bd/zturn/ui/bd_15fbcfb7.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/duyliontran/xilinx/zturn-driver/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips zturn_pnq_0_1] -no_script -sync -force -quiet
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (150 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (150 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (150 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/pnq_0/s_axi_control} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins pnq_0/s_axi_control]
Slave segment '/pnq_0/s_axi_control/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4000_0000 [ 64K ]>.
connect_bd_net [get_bd_pins xlconcat_0/In0] [get_bd_pins xlconstant_0/dout]
validate_bd_design
WARNING: [xilinx.com:ip:axi_intc:4.1-4] /axi_intc_0: Could not determine interrupt input port type - using default interrupt type Rising Edge. Please change this manually if necessary.
WARNING: [xilinx.com:ip:axi_intc:4.1-13] /axi_intc_0: Interrupt output connection Bus is selected, but the interrupt bus interface is not connected to a matching interface. Please consider selecting Single instead.
save_bd_design
Wrote  : </home/duyliontran/xilinx/zturn-driver/zturn-driver.srcs/sources_1/bd/zturn/zturn.bd> 
Wrote  : </home/duyliontran/xilinx/zturn-driver/zturn-driver.srcs/sources_1/bd/zturn/ui/bd_15fbcfb7.ui> 
make_wrapper -files [get_files /home/duyliontran/xilinx/zturn-driver/zturn-driver.srcs/sources_1/bd/zturn/zturn.bd] -top
INFO: [BD 41-1662] The design 'zturn.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/duyliontran/xilinx/zturn-driver/zturn-driver.gen/sources_1/bd/zturn/synth/zturn.v
VHDL Output written to : /home/duyliontran/xilinx/zturn-driver/zturn-driver.gen/sources_1/bd/zturn/sim/zturn.v
VHDL Output written to : /home/duyliontran/xilinx/zturn-driver/zturn-driver.gen/sources_1/bd/zturn/hdl/zturn_wrapper.v
reset_run synth_1
reset_run zturn_axi_intc_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [BD 41-1662] The design 'zturn.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </home/duyliontran/xilinx/zturn-driver/zturn-driver.srcs/sources_1/bd/zturn/zturn.bd> 
VHDL Output written to : /home/duyliontran/xilinx/zturn-driver/zturn-driver.gen/sources_1/bd/zturn/synth/zturn.v
VHDL Output written to : /home/duyliontran/xilinx/zturn-driver/zturn-driver.gen/sources_1/bd/zturn/sim/zturn.v
VHDL Output written to : /home/duyliontran/xilinx/zturn-driver/zturn-driver.gen/sources_1/bd/zturn/hdl/zturn_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_intc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pnq_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/duyliontran/xilinx/zturn-driver/zturn-driver.gen/sources_1/bd/zturn/ip/zturn_auto_pc_0/zturn_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/duyliontran/xilinx/zturn-driver/zturn-driver.gen/sources_1/bd/zturn/hw_handoff/zturn.hwh
Generated Block Design Tcl file /home/duyliontran/xilinx/zturn-driver/zturn-driver.gen/sources_1/bd/zturn/hw_handoff/zturn_bd.tcl
Generated Hardware Definition File /home/duyliontran/xilinx/zturn-driver/zturn-driver.gen/sources_1/bd/zturn/synth/zturn.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP zturn_auto_pc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP zturn_axi_intc_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP zturn_pnq_0_1
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zturn_auto_pc_0, cache-ID = 4a5ed9378b9da7ed; cache size = 12.085 MB.
[Fri Mar 11 17:38:36 2022] Launched zturn_axi_intc_0_0_synth_1, zturn_pnq_0_1_synth_1, synth_1...
Run output will be captured here:
zturn_axi_intc_0_0_synth_1: /home/duyliontran/xilinx/zturn-driver/zturn-driver.runs/zturn_axi_intc_0_0_synth_1/runme.log
zturn_pnq_0_1_synth_1: /home/duyliontran/xilinx/zturn-driver/zturn-driver.runs/zturn_pnq_0_1_synth_1/runme.log
synth_1: /home/duyliontran/xilinx/zturn-driver/zturn-driver.runs/synth_1/runme.log
[Fri Mar 11 17:38:36 2022] Launched impl_1...
Run output will be captured here: /home/duyliontran/xilinx/zturn-driver/zturn-driver.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 9480.516 ; gain = 126.184 ; free physical = 11973 ; free virtual = 29690
write_hw_platform -fixed -include_bit -force -file /home/duyliontran/xilinx/zturn-driver/zturn_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: /home/duyliontran/xilinx/zturn-driver/zturn_wrapper.xsa ...
INFO: [Hsi 55-2053] elapsed time for repository (/tools/Xilinx/Vivado/2020.2/data/embeddedsw) loading 0 seconds
INFO: [Vivado 12-12467] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: /home/duyliontran/xilinx/zturn-driver/zturn_wrapper.xsa
write_hw_platform: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 9480.516 ; gain = 0.000 ; free physical = 12156 ; free virtual = 29853
write_hw_platform -fixed -include_bit -force -file /home/duyliontran/xilinx/zturn-driver/zturn_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: /home/duyliontran/xilinx/zturn-driver/zturn_wrapper.xsa ...
INFO: [Vivado 12-12467] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: /home/duyliontran/xilinx/zturn-driver/zturn_wrapper.xsa
exit
INFO: [Common 17-206] Exiting Vivado at Fri Mar 11 20:25:23 2022...
