{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1717724134402 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717724134403 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun  6 18:35:34 2024 " "Processing started: Thu Jun  6 18:35:34 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717724134403 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717724134403 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DDAV -c DDAV " "Command: quartus_map --read_settings_files=on --write_settings_files=off DDAV -c DDAV" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717724134403 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1717724134885 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1717724134886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "C:/Users/parth/Documents/DAV/DDAV/ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717724143471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717724143471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.v 1 1 " "Found 1 design units, including 1 entities, in source file clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "clock.v" "" { Text "C:/Users/parth/Documents/DAV/DDAV/clock.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717724143474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717724143474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/vga.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717724143476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717724143476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ping_pong_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file ping_pong_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ping_pong_ram " "Found entity 1: ping_pong_ram" {  } { { "ping_pong_ram.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/ping_pong_ram.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717724143478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717724143478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "graphics.sv 1 1 " "Found 1 design units, including 1 entities, in source file graphics.sv" { { "Info" "ISGN_ENTITY_NAME" "1 graphics " "Found entity 1: graphics" {  } { { "graphics.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/graphics.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717724143480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717724143480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file game_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 game_top " "Found entity 1: game_top" {  } { { "game_top.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/game_top.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717724143483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717724143483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nes_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file nes_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nes_controller " "Found entity 1: nes_controller" {  } { { "nes_controller.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/nes_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717724143485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717724143485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nes_controller_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file nes_controller_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nes_controller_top " "Found entity 1: nes_controller_top" {  } { { "nes_controller_top.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/nes_controller_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717724143486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717724143486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/clock_divider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717724143488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717724143488 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "player.sv(39) " "Verilog HDL information at player.sv(39): always construct contains both blocking and non-blocking assignments" {  } { { "player.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/player.sv" 39 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1717724143490 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "left LEFT player.sv(4) " "Verilog HDL Declaration information at player.sv(4): object \"left\" differs only in case from object \"LEFT\" in the same scope" {  } { { "player.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/player.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1717724143490 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "right RIGHT player.sv(5) " "Verilog HDL Declaration information at player.sv(5): object \"right\" differs only in case from object \"RIGHT\" in the same scope" {  } { { "player.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/player.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1717724143490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "player.sv 1 1 " "Found 1 design units, including 1 entities, in source file player.sv" { { "Info" "ISGN_ENTITY_NAME" "1 player " "Found entity 1: player" {  } { { "player.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/player.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717724143491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717724143491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "player_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file player_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 player_tb " "Found entity 1: player_tb" {  } { { "player_tb.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/player_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717724143493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717724143493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fireball.sv 1 1 " "Found 1 design units, including 1 entities, in source file fireball.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fireball " "Found entity 1: fireball" {  } { { "fireball.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/fireball.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717724143495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717724143495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_handler.sv 1 1 " "Found 1 design units, including 1 entities, in source file game_handler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 game_handler " "Found entity 1: game_handler" {  } { { "game_handler.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/game_handler.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717724143497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717724143497 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "player_one_start game_top.sv(248) " "Verilog HDL Implicit Net warning at game_top.sv(248): created implicit net for \"player_one_start\"" {  } { { "game_top.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/game_top.sv" 248 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717724143497 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "player_two_start game_top.sv(249) " "Verilog HDL Implicit Net warning at game_top.sv(249): created implicit net for \"player_two_start\"" {  } { { "game_top.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/game_top.sv" 249 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717724143497 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "game_top " "Elaborating entity \"game_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1717724143597 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 game_top.sv(32) " "Verilog HDL assignment warning at game_top.sv(32): truncated value with size 32 to match size of target (10)" {  } { { "game_top.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/game_top.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717724143600 "|game_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 game_top.sv(33) " "Verilog HDL assignment warning at game_top.sv(33): truncated value with size 32 to match size of target (10)" {  } { { "game_top.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/game_top.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717724143600 "|game_top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "player_one_start 0 game_top.sv(248) " "Net \"player_one_start\" at game_top.sv(248) has no driver or initial value, using a default initial value '0'" {  } { { "game_top.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/game_top.sv" 248 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1717724143600 "|game_top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "player_two_start 0 game_top.sv(249) " "Net \"player_two_start\" at game_top.sv(249) has no driver or initial value, using a default initial value '0'" {  } { { "game_top.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/game_top.sv" 249 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1717724143600 "|game_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "leds game_top.sv(18) " "Output port \"leds\" at game_top.sv(18) has no driver" {  } { { "game_top.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/game_top.sv" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1717724143600 "|game_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock clock:clk_ " "Elaborating entity \"clock\" for hierarchy \"clock:clk_\"" {  } { { "game_top.sv" "clk_" { Text "C:/Users/parth/Documents/DAV/DDAV/game_top.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717724143610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clock:clk_\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"clock:clk_\|altpll:altpll_component\"" {  } { { "clock.v" "altpll_component" { Text "C:/Users/parth/Documents/DAV/DDAV/clock.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717724143654 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clock:clk_\|altpll:altpll_component " "Elaborated megafunction instantiation \"clock:clk_\|altpll:altpll_component\"" {  } { { "clock.v" "" { Text "C:/Users/parth/Documents/DAV/DDAV/clock.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717724143656 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clock:clk_\|altpll:altpll_component " "Instantiated megafunction \"clock:clk_\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717724143657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717724143657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717724143657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717724143657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717724143657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 50 " "Parameter \"clk1_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717724143657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717724143657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717724143657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717724143657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717724143657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717724143657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717724143657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=clock " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=clock\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717724143657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717724143657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717724143657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717724143657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717724143657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717724143657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717724143657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717724143657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717724143657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717724143657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717724143657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717724143657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717724143657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717724143657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717724143657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717724143657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717724143657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717724143657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717724143657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717724143657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717724143657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717724143657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717724143657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717724143657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717724143657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717724143657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717724143657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717724143657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717724143657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717724143657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717724143657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717724143657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717724143657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717724143657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717724143657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717724143657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717724143657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717724143657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717724143657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717724143657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717724143657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717724143657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717724143657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717724143657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717724143657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717724143657 ""}  } { { "clock.v" "" { Text "C:/Users/parth/Documents/DAV/DDAV/clock.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1717724143657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clock_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clock_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_altpll " "Found entity 1: clock_altpll" {  } { { "db/clock_altpll.v" "" { Text "C:/Users/parth/Documents/DAV/DDAV/db/clock_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717724143723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717724143723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_altpll clock:clk_\|altpll:altpll_component\|clock_altpll:auto_generated " "Elaborating entity \"clock_altpll\" for hierarchy \"clock:clk_\|altpll:altpll_component\|clock_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717724143724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "graphics graphics:graphics_ " "Elaborating entity \"graphics\" for hierarchy \"graphics:graphics_\"" {  } { { "game_top.sv" "graphics_" { Text "C:/Users/parth/Documents/DAV/DDAV/game_top.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717724143728 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 graphics.sv(150) " "Verilog HDL assignment warning at graphics.sv(150): truncated value with size 32 to match size of target (14)" {  } { { "graphics.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/graphics.sv" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717724143757 "|game_top|graphics:graphics_"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "SPRITE " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"SPRITE\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1717724143810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ping_pong_ram ping_pong_ram:ram_ " "Elaborating entity \"ping_pong_ram\" for hierarchy \"ping_pong_ram:ram_\"" {  } { { "game_top.sv" "ram_" { Text "C:/Users/parth/Documents/DAV/DDAV/game_top.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717724143836 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 ping_pong_ram.sv(35) " "Verilog HDL assignment warning at ping_pong_ram.sv(35): truncated value with size 32 to match size of target (14)" {  } { { "ping_pong_ram.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/ping_pong_ram.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717724143837 "|game_top|ping_pong_ram:ram_"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ping_pong_ram:ram_\|ram:memory_a " "Elaborating entity \"ram\" for hierarchy \"ping_pong_ram:ram_\|ram:memory_a\"" {  } { { "ping_pong_ram.sv" "memory_a" { Text "C:/Users/parth/Documents/DAV/DDAV/ping_pong_ram.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717724143847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ping_pong_ram:ram_\|ram:memory_a\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ping_pong_ram:ram_\|ram:memory_a\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "altsyncram_component" { Text "C:/Users/parth/Documents/DAV/DDAV/ram.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717724143889 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ping_pong_ram:ram_\|ram:memory_a\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ping_pong_ram:ram_\|ram:memory_a\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "" { Text "C:/Users/parth/Documents/DAV/DDAV/ram.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717724143890 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ping_pong_ram:ram_\|ram:memory_a\|altsyncram:altsyncram_component " "Instantiated megafunction \"ping_pong_ram:ram_\|ram:memory_a\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717724143890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717724143890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717724143890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717724143890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717724143890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 12288 " "Parameter \"numwords_a\" = \"12288\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717724143890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717724143890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717724143890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717724143890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717724143890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717724143890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717724143890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717724143890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717724143890 ""}  } { { "ram.v" "" { Text "C:/Users/parth/Documents/DAV/DDAV/ram.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1717724143890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tte1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tte1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tte1 " "Found entity 1: altsyncram_tte1" {  } { { "db/altsyncram_tte1.tdf" "" { Text "C:/Users/parth/Documents/DAV/DDAV/db/altsyncram_tte1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717724143948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717724143948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tte1 ping_pong_ram:ram_\|ram:memory_a\|altsyncram:altsyncram_component\|altsyncram_tte1:auto_generated " "Elaborating entity \"altsyncram_tte1\" for hierarchy \"ping_pong_ram:ram_\|ram:memory_a\|altsyncram:altsyncram_component\|altsyncram_tte1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717724143948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_97a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_97a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_97a " "Found entity 1: decode_97a" {  } { { "db/decode_97a.tdf" "" { Text "C:/Users/parth/Documents/DAV/DDAV/db/decode_97a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717724144006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717724144006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_97a ping_pong_ram:ram_\|ram:memory_a\|altsyncram:altsyncram_component\|altsyncram_tte1:auto_generated\|decode_97a:decode3 " "Elaborating entity \"decode_97a\" for hierarchy \"ping_pong_ram:ram_\|ram:memory_a\|altsyncram:altsyncram_component\|altsyncram_tte1:auto_generated\|decode_97a:decode3\"" {  } { { "db/altsyncram_tte1.tdf" "decode3" { Text "C:/Users/parth/Documents/DAV/DDAV/db/altsyncram_tte1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717724144007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_2j9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_2j9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_2j9 " "Found entity 1: decode_2j9" {  } { { "db/decode_2j9.tdf" "" { Text "C:/Users/parth/Documents/DAV/DDAV/db/decode_2j9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717724144058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717724144058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_2j9 ping_pong_ram:ram_\|ram:memory_a\|altsyncram:altsyncram_component\|altsyncram_tte1:auto_generated\|decode_2j9:rden_decode " "Elaborating entity \"decode_2j9\" for hierarchy \"ping_pong_ram:ram_\|ram:memory_a\|altsyncram:altsyncram_component\|altsyncram_tte1:auto_generated\|decode_2j9:rden_decode\"" {  } { { "db/altsyncram_tte1.tdf" "rden_decode" { Text "C:/Users/parth/Documents/DAV/DDAV/db/altsyncram_tte1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717724144058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_p1b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_p1b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_p1b " "Found entity 1: mux_p1b" {  } { { "db/mux_p1b.tdf" "" { Text "C:/Users/parth/Documents/DAV/DDAV/db/mux_p1b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717724144117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717724144117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_p1b ping_pong_ram:ram_\|ram:memory_a\|altsyncram:altsyncram_component\|altsyncram_tte1:auto_generated\|mux_p1b:mux2 " "Elaborating entity \"mux_p1b\" for hierarchy \"ping_pong_ram:ram_\|ram:memory_a\|altsyncram:altsyncram_component\|altsyncram_tte1:auto_generated\|mux_p1b:mux2\"" {  } { { "db/altsyncram_tte1.tdf" "mux2" { Text "C:/Users/parth/Documents/DAV/DDAV/db/altsyncram_tte1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717724144117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga vga:vga_ " "Elaborating entity \"vga\" for hierarchy \"vga:vga_\"" {  } { { "game_top.sv" "vga_" { Text "C:/Users/parth/Documents/DAV/DDAV/game_top.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717724144141 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.sv(68) " "Verilog HDL assignment warning at vga.sv(68): truncated value with size 32 to match size of target (10)" {  } { { "vga.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/vga.sv" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717724144142 "|game_top|vga:vga_"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.sv(71) " "Verilog HDL assignment warning at vga.sv(71): truncated value with size 32 to match size of target (10)" {  } { { "vga.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/vga.sv" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717724144142 "|game_top|vga:vga_"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga.sv(78) " "Verilog HDL assignment warning at vga.sv(78): truncated value with size 32 to match size of target (1)" {  } { { "vga.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/vga.sv" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717724144142 "|game_top|vga:vga_"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga.sv(79) " "Verilog HDL assignment warning at vga.sv(79): truncated value with size 32 to match size of target (1)" {  } { { "vga.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/vga.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717724144142 "|game_top|vga:vga_"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nes_controller nes_controller:nc_one_ " "Elaborating entity \"nes_controller\" for hierarchy \"nes_controller:nc_one_\"" {  } { { "game_top.sv" "nc_one_" { Text "C:/Users/parth/Documents/DAV/DDAV/game_top.sv" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717724144143 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 nes_controller.sv(49) " "Verilog HDL assignment warning at nes_controller.sv(49): truncated value with size 32 to match size of target (3)" {  } { { "nes_controller.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/nes_controller.sv" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717724144144 "|nes_controller_top|nes_controller:nc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider nes_controller:nc_one_\|clock_divider:polling_clock_ " "Elaborating entity \"clock_divider\" for hierarchy \"nes_controller:nc_one_\|clock_divider:polling_clock_\"" {  } { { "nes_controller.sv" "polling_clock_" { Text "C:/Users/parth/Documents/DAV/DDAV/nes_controller.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717724144145 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 clock_divider.sv(7) " "Verilog HDL assignment warning at clock_divider.sv(7): truncated value with size 32 to match size of target (21)" {  } { { "clock_divider.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/clock_divider.sv" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717724144146 "|nes_controller_top|nes_controller:nc|clock_divider:polling_clock_"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 clock_divider.sv(26) " "Verilog HDL assignment warning at clock_divider.sv(26): truncated value with size 32 to match size of target (21)" {  } { { "clock_divider.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/clock_divider.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717724144146 "|nes_controller_top|nes_controller:nc|clock_divider:polling_clock_"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "player player:player_one_ " "Elaborating entity \"player\" for hierarchy \"player:player_one_\"" {  } { { "game_top.sv" "player_one_" { Text "C:/Users/parth/Documents/DAV/DDAV/game_top.sv" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717724144147 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SPRITE globals.svh(93) " "Verilog HDL or VHDL warning at globals.svh(93): object \"SPRITE\" assigned a value but never read" {  } { { "globals.svh" "" { Text "C:/Users/parth/Documents/DAV/DDAV/globals.svh" 93 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1717724144149 "|game_top|player:player_one_"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GAME_OVER_BITMAP globals.svh(115) " "Verilog HDL or VHDL warning at globals.svh(115): object \"GAME_OVER_BITMAP\" assigned a value but never read" {  } { { "globals.svh" "" { Text "C:/Users/parth/Documents/DAV/DDAV/globals.svh" 115 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1717724144149 "|game_top|player:player_one_"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PLAYER_BLANK_WINS_BITMAP globals.svh(128) " "Verilog HDL or VHDL warning at globals.svh(128): object \"PLAYER_BLANK_WINS_BITMAP\" assigned a value but never read" {  } { { "globals.svh" "" { Text "C:/Users/parth/Documents/DAV/DDAV/globals.svh" 128 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1717724144149 "|game_top|player:player_one_"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ONE_BITMAP globals.svh(140) " "Verilog HDL or VHDL warning at globals.svh(140): object \"ONE_BITMAP\" assigned a value but never read" {  } { { "globals.svh" "" { Text "C:/Users/parth/Documents/DAV/DDAV/globals.svh" 140 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1717724144149 "|game_top|player:player_one_"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "TWO_BITMAP globals.svh(152) " "Verilog HDL or VHDL warning at globals.svh(152): object \"TWO_BITMAP\" assigned a value but never read" {  } { { "globals.svh" "" { Text "C:/Users/parth/Documents/DAV/DDAV/globals.svh" 152 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1717724144149 "|game_top|player:player_one_"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 player.sv(26) " "Verilog HDL assignment warning at player.sv(26): truncated value with size 32 to match size of target (10)" {  } { { "player.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/player.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717724144149 "|game_top|player:player_one_"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 player.sv(47) " "Verilog HDL assignment warning at player.sv(47): truncated value with size 2 to match size of target (1)" {  } { { "player.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/player.sv" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717724144149 "|game_top|player:player_one_"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 player.sv(48) " "Verilog HDL assignment warning at player.sv(48): truncated value with size 32 to match size of target (2)" {  } { { "player.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/player.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717724144149 "|game_top|player:player_one_"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 player.sv(53) " "Verilog HDL assignment warning at player.sv(53): truncated value with size 32 to match size of target (4)" {  } { { "player.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/player.sv" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717724144149 "|game_top|player:player_one_"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 player.sv(65) " "Verilog HDL assignment warning at player.sv(65): truncated value with size 32 to match size of target (10)" {  } { { "player.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/player.sv" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717724144149 "|game_top|player:player_one_"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 player.sv(67) " "Verilog HDL assignment warning at player.sv(67): truncated value with size 32 to match size of target (3)" {  } { { "player.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/player.sv" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717724144149 "|game_top|player:player_one_"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 player.sv(102) " "Verilog HDL assignment warning at player.sv(102): truncated value with size 32 to match size of target (10)" {  } { { "player.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/player.sv" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717724144149 "|game_top|player:player_one_"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 player.sv(107) " "Verilog HDL assignment warning at player.sv(107): truncated value with size 32 to match size of target (2)" {  } { { "player.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/player.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717724144149 "|game_top|player:player_one_"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 player.sv(110) " "Verilog HDL assignment warning at player.sv(110): truncated value with size 32 to match size of target (10)" {  } { { "player.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/player.sv" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717724144149 "|game_top|player:player_one_"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 player.sv(115) " "Verilog HDL assignment warning at player.sv(115): truncated value with size 32 to match size of target (2)" {  } { { "player.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/player.sv" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717724144149 "|game_top|player:player_one_"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "35 6 player.sv(134) " "Verilog HDL assignment warning at player.sv(134): truncated value with size 35 to match size of target (6)" {  } { { "player.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/player.sv" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717724144149 "|game_top|player:player_one_"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "35 6 player.sv(136) " "Verilog HDL assignment warning at player.sv(136): truncated value with size 35 to match size of target (6)" {  } { { "player.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/player.sv" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717724144149 "|game_top|player:player_one_"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "SPRITE " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"SPRITE\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1717724144149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fireball fireball:fireball_one_ " "Elaborating entity \"fireball\" for hierarchy \"fireball:fireball_one_\"" {  } { { "game_top.sv" "fireball_one_" { Text "C:/Users/parth/Documents/DAV/DDAV/game_top.sv" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717724144150 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SPRITE globals.svh(93) " "Verilog HDL or VHDL warning at globals.svh(93): object \"SPRITE\" assigned a value but never read" {  } { { "globals.svh" "" { Text "C:/Users/parth/Documents/DAV/DDAV/globals.svh" 93 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1717724144152 "|game_top|fireball:fireball_one_"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GAME_OVER_BITMAP globals.svh(115) " "Verilog HDL or VHDL warning at globals.svh(115): object \"GAME_OVER_BITMAP\" assigned a value but never read" {  } { { "globals.svh" "" { Text "C:/Users/parth/Documents/DAV/DDAV/globals.svh" 115 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1717724144152 "|game_top|fireball:fireball_one_"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PLAYER_BLANK_WINS_BITMAP globals.svh(128) " "Verilog HDL or VHDL warning at globals.svh(128): object \"PLAYER_BLANK_WINS_BITMAP\" assigned a value but never read" {  } { { "globals.svh" "" { Text "C:/Users/parth/Documents/DAV/DDAV/globals.svh" 128 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1717724144152 "|game_top|fireball:fireball_one_"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ONE_BITMAP globals.svh(140) " "Verilog HDL or VHDL warning at globals.svh(140): object \"ONE_BITMAP\" assigned a value but never read" {  } { { "globals.svh" "" { Text "C:/Users/parth/Documents/DAV/DDAV/globals.svh" 140 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1717724144152 "|game_top|fireball:fireball_one_"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "TWO_BITMAP globals.svh(152) " "Verilog HDL or VHDL warning at globals.svh(152): object \"TWO_BITMAP\" assigned a value but never read" {  } { { "globals.svh" "" { Text "C:/Users/parth/Documents/DAV/DDAV/globals.svh" 152 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1717724144152 "|game_top|fireball:fireball_one_"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 fireball.sv(40) " "Verilog HDL assignment warning at fireball.sv(40): truncated value with size 32 to match size of target (5)" {  } { { "fireball.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/fireball.sv" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717724144152 "|game_top|fireball:fireball_one_"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 fireball.sv(43) " "Verilog HDL assignment warning at fireball.sv(43): truncated value with size 32 to match size of target (2)" {  } { { "fireball.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/fireball.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717724144152 "|game_top|fireball:fireball_one_"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 fireball.sv(57) " "Verilog HDL assignment warning at fireball.sv(57): truncated value with size 32 to match size of target (2)" {  } { { "fireball.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/fireball.sv" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717724144152 "|game_top|fireball:fireball_one_"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fireball.sv(59) " "Verilog HDL assignment warning at fireball.sv(59): truncated value with size 32 to match size of target (10)" {  } { { "fireball.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/fireball.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717724144152 "|game_top|fireball:fireball_one_"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 fireball.sv(63) " "Verilog HDL assignment warning at fireball.sv(63): truncated value with size 32 to match size of target (2)" {  } { { "fireball.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/fireball.sv" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717724144152 "|game_top|fireball:fireball_one_"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fireball.sv(68) " "Verilog HDL assignment warning at fireball.sv(68): truncated value with size 32 to match size of target (10)" {  } { { "fireball.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/fireball.sv" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717724144152 "|game_top|fireball:fireball_one_"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fireball.sv(70) " "Verilog HDL assignment warning at fireball.sv(70): truncated value with size 32 to match size of target (10)" {  } { { "fireball.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/fireball.sv" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717724144152 "|game_top|fireball:fireball_one_"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fireball.sv(75) " "Verilog HDL assignment warning at fireball.sv(75): truncated value with size 32 to match size of target (10)" {  } { { "fireball.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/fireball.sv" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717724144152 "|game_top|fireball:fireball_one_"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fireball.sv(79) " "Verilog HDL assignment warning at fireball.sv(79): truncated value with size 32 to match size of target (10)" {  } { { "fireball.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/fireball.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717724144152 "|game_top|fireball:fireball_one_"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 fireball.sv(83) " "Verilog HDL assignment warning at fireball.sv(83): truncated value with size 32 to match size of target (2)" {  } { { "fireball.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/fireball.sv" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717724144152 "|game_top|fireball:fireball_one_"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 fireball.sv(93) " "Verilog HDL assignment warning at fireball.sv(93): truncated value with size 32 to match size of target (2)" {  } { { "fireball.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/fireball.sv" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717724144152 "|game_top|fireball:fireball_one_"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fireball.sv(95) " "Verilog HDL assignment warning at fireball.sv(95): truncated value with size 32 to match size of target (10)" {  } { { "fireball.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/fireball.sv" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717724144152 "|game_top|fireball:fireball_one_"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fireball.sv(98) " "Verilog HDL assignment warning at fireball.sv(98): truncated value with size 32 to match size of target (10)" {  } { { "fireball.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/fireball.sv" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717724144152 "|game_top|fireball:fireball_one_"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 fireball.sv(106) " "Verilog HDL assignment warning at fireball.sv(106): truncated value with size 32 to match size of target (2)" {  } { { "fireball.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/fireball.sv" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717724144152 "|game_top|fireball:fireball_one_"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fireball.sv(108) " "Verilog HDL assignment warning at fireball.sv(108): truncated value with size 32 to match size of target (10)" {  } { { "fireball.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/fireball.sv" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717724144152 "|game_top|fireball:fireball_one_"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fireball.sv(111) " "Verilog HDL assignment warning at fireball.sv(111): truncated value with size 32 to match size of target (10)" {  } { { "fireball.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/fireball.sv" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717724144152 "|game_top|fireball:fireball_one_"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "SPRITE " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"SPRITE\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1717724144152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_handler game_handler:game_handler_ " "Elaborating entity \"game_handler\" for hierarchy \"game_handler:game_handler_\"" {  } { { "game_top.sv" "game_handler_" { Text "C:/Users/parth/Documents/DAV/DDAV/game_top.sv" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717724144154 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SPRITE globals.svh(93) " "Verilog HDL or VHDL warning at globals.svh(93): object \"SPRITE\" assigned a value but never read" {  } { { "globals.svh" "" { Text "C:/Users/parth/Documents/DAV/DDAV/globals.svh" 93 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1717724144156 "|game_top|game_handler:game_handler_"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GAME_OVER_BITMAP globals.svh(115) " "Verilog HDL or VHDL warning at globals.svh(115): object \"GAME_OVER_BITMAP\" assigned a value but never read" {  } { { "globals.svh" "" { Text "C:/Users/parth/Documents/DAV/DDAV/globals.svh" 115 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1717724144157 "|game_top|game_handler:game_handler_"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PLAYER_BLANK_WINS_BITMAP globals.svh(128) " "Verilog HDL or VHDL warning at globals.svh(128): object \"PLAYER_BLANK_WINS_BITMAP\" assigned a value but never read" {  } { { "globals.svh" "" { Text "C:/Users/parth/Documents/DAV/DDAV/globals.svh" 128 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1717724144157 "|game_top|game_handler:game_handler_"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ONE_BITMAP globals.svh(140) " "Verilog HDL or VHDL warning at globals.svh(140): object \"ONE_BITMAP\" assigned a value but never read" {  } { { "globals.svh" "" { Text "C:/Users/parth/Documents/DAV/DDAV/globals.svh" 140 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1717724144157 "|game_top|game_handler:game_handler_"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "TWO_BITMAP globals.svh(152) " "Verilog HDL or VHDL warning at globals.svh(152): object \"TWO_BITMAP\" assigned a value but never read" {  } { { "globals.svh" "" { Text "C:/Users/parth/Documents/DAV/DDAV/globals.svh" 152 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1717724144157 "|game_top|game_handler:game_handler_"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 game_handler.sv(46) " "Verilog HDL assignment warning at game_handler.sv(46): truncated value with size 32 to match size of target (7)" {  } { { "game_handler.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/game_handler.sv" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717724144157 "|game_top|game_handler:game_handler_"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 game_handler.sv(48) " "Verilog HDL assignment warning at game_handler.sv(48): truncated value with size 32 to match size of target (7)" {  } { { "game_handler.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/game_handler.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717724144157 "|game_top|game_handler:game_handler_"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 game_handler.sv(57) " "Verilog HDL assignment warning at game_handler.sv(57): truncated value with size 32 to match size of target (7)" {  } { { "game_handler.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/game_handler.sv" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717724144157 "|game_top|game_handler:game_handler_"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 game_handler.sv(59) " "Verilog HDL assignment warning at game_handler.sv(59): truncated value with size 32 to match size of target (7)" {  } { { "game_handler.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/game_handler.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717724144157 "|game_top|game_handler:game_handler_"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "SPRITE " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"SPRITE\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1717724144157 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 polling_clock_ 32 21 " "Port \"ordered port 1\" on the entity instantiation of \"polling_clock_\" is connected to a signal of width 32. The formal width of the signal in the module is 21.  The extra bits will be ignored." {  } { { "nes_controller.sv" "polling_clock_" { Text "C:/Users/parth/Documents/DAV/DDAV/nes_controller.sv" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1717724144222 "|game_top|nes_controller:nc_one_|clock_divider:polling_clock_"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 polling_clock_ 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"polling_clock_\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "nes_controller.sv" "polling_clock_" { Text "C:/Users/parth/Documents/DAV/DDAV/nes_controller.sv" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1717724144222 "|game_top|nes_controller:nc_one_|clock_divider:polling_clock_"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ping_pong_ram:ram_\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ping_pong_ram:ram_\|Div0\"" {  } { { "ping_pong_ram.sv" "Div0" { Text "C:/Users/parth/Documents/DAV/DDAV/ping_pong_ram.sv" 35 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1717724146364 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ping_pong_ram:ram_\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ping_pong_ram:ram_\|Div1\"" {  } { { "ping_pong_ram.sv" "Div1" { Text "C:/Users/parth/Documents/DAV/DDAV/ping_pong_ram.sv" 35 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1717724146364 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1717724146364 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ping_pong_ram:ram_\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"ping_pong_ram:ram_\|lpm_divide:Div0\"" {  } { { "ping_pong_ram.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/ping_pong_ram.sv" 35 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717724146406 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ping_pong_ram:ram_\|lpm_divide:Div0 " "Instantiated megafunction \"ping_pong_ram:ram_\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717724146406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717724146406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717724146406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717724146406 ""}  } { { "ping_pong_ram.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/ping_pong_ram.sv" 35 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1717724146406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_htl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_htl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_htl " "Found entity 1: lpm_divide_htl" {  } { { "db/lpm_divide_htl.tdf" "" { Text "C:/Users/parth/Documents/DAV/DDAV/db/lpm_divide_htl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717724146457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717724146457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_jlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_jlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_jlh " "Found entity 1: sign_div_unsign_jlh" {  } { { "db/sign_div_unsign_jlh.tdf" "" { Text "C:/Users/parth/Documents/DAV/DDAV/db/sign_div_unsign_jlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717724146471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717724146471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ghe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ghe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ghe " "Found entity 1: alt_u_div_ghe" {  } { { "db/alt_u_div_ghe.tdf" "" { Text "C:/Users/parth/Documents/DAV/DDAV/db/alt_u_div_ghe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717724146488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717724146488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Users/parth/Documents/DAV/DDAV/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717724146546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717724146546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/parth/Documents/DAV/DDAV/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717724146618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717724146618 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1717724146963 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "red\[0\] GND " "Pin \"red\[0\]\" is stuck at GND" {  } { { "game_top.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/game_top.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717724147779 "|game_top|red[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[0\] GND " "Pin \"green\[0\]\" is stuck at GND" {  } { { "game_top.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/game_top.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717724147779 "|game_top|green[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue\[0\] GND " "Pin \"blue\[0\]\" is stuck at GND" {  } { { "game_top.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/game_top.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717724147779 "|game_top|blue[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue\[1\] GND " "Pin \"blue\[1\]\" is stuck at GND" {  } { { "game_top.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/game_top.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717724147779 "|game_top|blue[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[0\] GND " "Pin \"leds\[0\]\" is stuck at GND" {  } { { "game_top.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/game_top.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717724147779 "|game_top|leds[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[1\] GND " "Pin \"leds\[1\]\" is stuck at GND" {  } { { "game_top.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/game_top.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717724147779 "|game_top|leds[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[2\] GND " "Pin \"leds\[2\]\" is stuck at GND" {  } { { "game_top.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/game_top.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717724147779 "|game_top|leds[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[3\] GND " "Pin \"leds\[3\]\" is stuck at GND" {  } { { "game_top.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/game_top.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717724147779 "|game_top|leds[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[4\] GND " "Pin \"leds\[4\]\" is stuck at GND" {  } { { "game_top.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/game_top.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717724147779 "|game_top|leds[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[5\] GND " "Pin \"leds\[5\]\" is stuck at GND" {  } { { "game_top.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/game_top.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717724147779 "|game_top|leds[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[6\] GND " "Pin \"leds\[6\]\" is stuck at GND" {  } { { "game_top.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/game_top.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717724147779 "|game_top|leds[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[7\] GND " "Pin \"leds\[7\]\" is stuck at GND" {  } { { "game_top.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/game_top.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717724147779 "|game_top|leds[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[8\] GND " "Pin \"leds\[8\]\" is stuck at GND" {  } { { "game_top.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/game_top.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717724147779 "|game_top|leds[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[9\] GND " "Pin \"leds\[9\]\" is stuck at GND" {  } { { "game_top.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/game_top.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717724147779 "|game_top|leds[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1717724147779 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1717724147914 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/parth/Documents/DAV/DDAV/output_files/DDAV.map.smsg " "Generated suppressed messages file C:/Users/parth/Documents/DAV/DDAV/output_files/DDAV.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717724149988 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1717724150208 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717724150208 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1700 " "Implemented 1700 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1717724150358 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1717724150358 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1635 " "Implemented 1635 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1717724150358 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1717724150358 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1717724150358 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1717724150358 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 82 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 82 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4905 " "Peak virtual memory: 4905 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717724150394 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun  6 18:35:50 2024 " "Processing ended: Thu Jun  6 18:35:50 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717724150394 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717724150394 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717724150394 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1717724150394 ""}
