<!doctype html>
<html class="no-js" lang="en">
  <head><meta charset="utf-8"/>
    <meta name="viewport" content="width=device-width,initial-scale=1"/>
    <meta name="color-scheme" content="light dark"><meta name="viewport" content="width=device-width, initial-scale=1" />
<link rel="index" title="Index" href="../../genindex.html" /><link rel="search" title="Search" href="../../search.html" />

    <link rel="shortcut icon" href="../../_static/icon.svg"/><!-- Generated with Sphinx 7.2.2 and Furo 2023.08.17 -->
        <title>IP Template - HDL, Analog Devices v0.1 documentation</title>
      <link rel="stylesheet" type="text/css" href="../../_static/pygments.css?v=a746c00c" />
    <link rel="stylesheet" type="text/css" href="../../_static/styles/furo.css?v=135e06be" />
    <link rel="stylesheet" type="text/css" href="../../_static/styles/furo-extensions.css?v=36a5483c" />
    <link rel="stylesheet" type="text/css" href="../../_static/custom.css?v=732c4615" />
    
    


<style>
  body {
    --color-code-background: #f8f8f8;
  --color-code-foreground: black;
  
  }
  @media not print {
    body[data-theme="dark"] {
      --color-code-background: #202020;
  --color-code-foreground: #d0d0d0;
  
    }
    @media (prefers-color-scheme: dark) {
      body:not([data-theme="light"]) {
        --color-code-background: #202020;
  --color-code-foreground: #d0d0d0;
  
      }
    }
  }
</style></head>
  <body>
    
    <script>
      document.body.dataset.theme = localStorage.getItem("theme") || "auto";
    </script>
    

<svg xmlns="http://www.w3.org/2000/svg" style="display: none;">
  <symbol id="svg-toc" viewBox="0 0 24 24">
    <title>Contents</title>
    <svg stroke="currentColor" fill="currentColor" stroke-width="0" viewBox="0 0 1024 1024">
      <path d="M408 442h480c4.4 0 8-3.6 8-8v-56c0-4.4-3.6-8-8-8H408c-4.4 0-8 3.6-8 8v56c0 4.4 3.6 8 8 8zm-8 204c0 4.4 3.6 8 8 8h480c4.4 0 8-3.6 8-8v-56c0-4.4-3.6-8-8-8H408c-4.4 0-8 3.6-8 8v56zm504-486H120c-4.4 0-8 3.6-8 8v56c0 4.4 3.6 8 8 8h784c4.4 0 8-3.6 8-8v-56c0-4.4-3.6-8-8-8zm0 632H120c-4.4 0-8 3.6-8 8v56c0 4.4 3.6 8 8 8h784c4.4 0 8-3.6 8-8v-56c0-4.4-3.6-8-8-8zM115.4 518.9L271.7 642c5.8 4.6 14.4.5 14.4-6.9V388.9c0-7.4-8.5-11.5-14.4-6.9L115.4 505.1a8.74 8.74 0 0 0 0 13.8z"/>
    </svg>
  </symbol>
  <symbol id="svg-menu" viewBox="0 0 24 24">
    <title>Menu</title>
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" fill="none" stroke="currentColor"
      stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="feather-menu">
      <line x1="3" y1="12" x2="21" y2="12"></line>
      <line x1="3" y1="6" x2="21" y2="6"></line>
      <line x1="3" y1="18" x2="21" y2="18"></line>
    </svg>
  </symbol>
  <symbol id="svg-arrow-right" viewBox="0 0 24 24">
    <title>Expand</title>
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" fill="none" stroke="currentColor"
      stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="feather-chevron-right">
      <polyline points="9 18 15 12 9 6"></polyline>
    </svg>
  </symbol>
  <symbol id="svg-sun" viewBox="0 0 24 24">
    <title>Light mode</title>
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" fill="none" stroke="currentColor"
      stroke-width="1.5" stroke-linecap="round" stroke-linejoin="round" class="feather-sun">
      <circle cx="12" cy="12" r="5"></circle>
      <line x1="12" y1="1" x2="12" y2="3"></line>
      <line x1="12" y1="21" x2="12" y2="23"></line>
      <line x1="4.22" y1="4.22" x2="5.64" y2="5.64"></line>
      <line x1="18.36" y1="18.36" x2="19.78" y2="19.78"></line>
      <line x1="1" y1="12" x2="3" y2="12"></line>
      <line x1="21" y1="12" x2="23" y2="12"></line>
      <line x1="4.22" y1="19.78" x2="5.64" y2="18.36"></line>
      <line x1="18.36" y1="5.64" x2="19.78" y2="4.22"></line>
    </svg>
  </symbol>
  <symbol id="svg-moon" viewBox="0 0 24 24">
    <title>Dark mode</title>
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" fill="none" stroke="currentColor"
      stroke-width="1.5" stroke-linecap="round" stroke-linejoin="round" class="icon-tabler-moon">
      <path stroke="none" d="M0 0h24v24H0z" fill="none" />
      <path d="M12 3c.132 0 .263 0 .393 0a7.5 7.5 0 0 0 7.92 12.446a9 9 0 1 1 -8.313 -12.454z" />
    </svg>
  </symbol>
  <symbol id="svg-sun-half" viewBox="0 0 24 24">
    <title>Auto light/dark mode</title>
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" fill="none" stroke="currentColor"
      stroke-width="1.5" stroke-linecap="round" stroke-linejoin="round" class="icon-tabler-shadow">
      <path stroke="none" d="M0 0h24v24H0z" fill="none"/>
      <circle cx="12" cy="12" r="9" />
      <path d="M13 12h5" />
      <path d="M13 15h4" />
      <path d="M13 18h1" />
      <path d="M13 9h4" />
      <path d="M13 6h1" />
    </svg>
  </symbol>
</svg>

<input type="checkbox" class="sidebar-toggle" name="__navigation" id="__navigation">
<input type="checkbox" class="sidebar-toggle" name="__toc" id="__toc">
<label class="overlay sidebar-overlay" for="__navigation">
  <div class="visually-hidden">Hide navigation sidebar</div>
</label>
<label class="overlay toc-overlay" for="__toc">
  <div class="visually-hidden">Hide table of contents sidebar</div>
</label>



<div class="page">
  <header class="mobile-header">
    <div class="header-left">
      <label class="nav-overlay-icon" for="__navigation">
        <div class="visually-hidden">Toggle site navigation sidebar</div>
        <i class="icon"><svg><use href="#svg-menu"></use></svg></i>
      </label>
    </div>
    <div class="header-center">
      <a href="../../index.html"><div class="brand">HDL, Analog Devices v0.1 documentation</div></a>
    </div>
    <div class="header-right">
      <div class="theme-toggle-container theme-toggle-header">
        <button class="theme-toggle">
          <div class="visually-hidden">Toggle Light / Dark / Auto color theme</div>
          <svg class="theme-icon-when-auto"><use href="#svg-sun-half"></use></svg>
          <svg class="theme-icon-when-dark"><use href="#svg-moon"></use></svg>
          <svg class="theme-icon-when-light"><use href="#svg-sun"></use></svg>
        </button>
      </div>
      <label class="toc-overlay-icon toc-header-icon" for="__toc">
        <div class="visually-hidden">Toggle table of contents sidebar</div>
        <i class="icon"><svg><use href="#svg-toc"></use></svg></i>
      </label>
    </div>
  </header>
  <aside class="sidebar-drawer">
    <div class="sidebar-container">
      
      <div class="sidebar-sticky"><a class="sidebar-brand" href="../../index.html">
  
  
  <span class="sidebar-brand-text">HDL, Analog Devices v0.1 documentation</span>
  
</a><form class="sidebar-search-container" method="get" action="../../search.html" role="search">
  <input class="sidebar-search" placeholder="Search" name="q" aria-label="Search">
  <input type="hidden" name="check_keywords" value="yes">
  <input type="hidden" name="area" value="default">
</form>
<div id="searchbox"></div><div class="sidebar-scroll"><div class="sidebar-tree">
  <p class="caption" role="heading"><span class="caption-text">User guide</span></p>
<ul>
<li class="toctree-l1 has-children"><a class="reference internal" href="../../user_guide/index.html">User Guide</a><input class="toctree-checkbox" id="toctree-checkbox-1" name="toctree-checkbox-1" role="switch" type="checkbox"/><label for="toctree-checkbox-1"><div class="visually-hidden">Toggle navigation of User Guide</div><i class="icon"><svg><use href="#svg-arrow-right"></use></svg></i></label><ul>
<li class="toctree-l2"><a class="reference internal" href="../../user_guide/introduction.html">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../user_guide/git_repository.html">Git repository</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../user_guide/releases.html">Releases</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../user_guide/build_hdl.html">Build an HDL project</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../user_guide/architecture.html">HDL architecture</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../user_guide/ip_cores.html">IP cores</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../user_guide/porting_project.html">Porting reference designs</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../user_guide/customize_hdl.html">Customize HDL projects</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../user_guide/hdl_coding_guideline.html">HDL coding guideline</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../user_guide/docs_guidelines.html">Documentation guidelines</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../user_guide/third_party.html">Third party forks</a></li>
</ul>
</li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Libraries</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../axi_dmac/index.html">High-Speed DMA Controller</a></li>
<li class="toctree-l1 has-children"><a class="reference internal" href="../spi_engine/index.html">SPI Engine</a><input class="toctree-checkbox" id="toctree-checkbox-2" name="toctree-checkbox-2" role="switch" type="checkbox"/><label for="toctree-checkbox-2"><div class="visually-hidden">Toggle navigation of SPI Engine</div><i class="icon"><svg><use href="#svg-arrow-right"></use></svg></i></label><ul>
<li class="toctree-l2"><a class="reference internal" href="../spi_engine/spi_engine_execution.html">Execution Module</a></li>
<li class="toctree-l2"><a class="reference internal" href="../spi_engine/axi_spi_engine.html">AXI Module</a></li>
<li class="toctree-l2"><a class="reference internal" href="../spi_engine/spi_engine_offload.html">Offload Module</a></li>
<li class="toctree-l2"><a class="reference internal" href="../spi_engine/spi_engine_interconnect.html">Interconnect Module</a></li>
<li class="toctree-l2"><a class="reference internal" href="../spi_engine/control-interface.html">Control Interface</a></li>
<li class="toctree-l2"><a class="reference internal" href="../spi_engine/offload-control-interface.html">Offload Control Interface</a></li>
<li class="toctree-l2"><a class="reference internal" href="../spi_engine/spi-bus-interface.html">SPI Bus Interface</a></li>
<li class="toctree-l2"><a class="reference internal" href="../spi_engine/instruction-format.html">Instruction Set Specification</a></li>
<li class="toctree-l2"><a class="reference internal" href="../spi_engine/tutorial.html">Tutorial - PulSAR ADC</a></li>
</ul>
</li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Projects</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../projects/ad9081_fmca_ebz/index.html">AD9081-FMCA-EBZ/AD9082-FMCA-EBZ HDL project</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../projects/ad9783_ebz/index.html">AD9783-EBZ HDL project</a></li>
</ul>

</div>
</div>

      </div>
      
    </div>
  </aside>
  <div class="main">
    <div class="content">
      <div class="article-container">
        <a href="#" class="back-to-top muted-link">
          <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24">
            <path d="M13 20h-2V8l-5.5 5.5-1.42-1.42L12 4.16l7.92 7.92-1.42 1.42L13 8v12z"></path>
          </svg>
          <span>Back to top</span>
        </a>
        <div class="content-icon-container">
          
<div class="theme-toggle-container theme-toggle-content">
            <button class="theme-toggle">
              <div class="visually-hidden">Toggle Light / Dark / Auto color theme</div>
              <svg class="theme-icon-when-auto"><use href="#svg-sun-half"></use></svg>
              <svg class="theme-icon-when-dark"><use href="#svg-moon"></use></svg>
              <svg class="theme-icon-when-light"><use href="#svg-sun"></use></svg>
            </button>
          </div>
          <label class="toc-overlay-icon toc-content-icon" for="__toc">
            <div class="visually-hidden">Toggle table of contents sidebar</div>
            <i class="icon"><svg><use href="#svg-toc"></use></svg></i>
          </label>
        </div>
        <article role="main">
          <section id="ip-template">
<span id="template-ip"></span><h1>IP Template<a class="headerlink" href="#ip-template" title="Link to this heading">#</a></h1>
<figure class="align-default" id="id1">
<object data="../../_images/symbol-5615329cad08feceacf00638ba63deefa7f7665a.svg" type="image/svg+xml">
            <p class="warning">// ***************************************************************************
// ***************************************************************************
// Copyright (C) 2015-2023 Analog Devices, Inc. All rights reserved.
//
// In this HDL repository, there are many different and unique modules, consisting
// of various HDL (Verilog or VHDL) components. The individual modules are
// developed independently, and may be accompanied by separate and unique license
// terms.
//
// The user should read each of these license terms, and understand the
// freedoms and responsibilities that he or she has by using this source/core.
//
// This core is distributed in the hope that it will be useful, but WITHOUT ANY
// WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR
// A PARTICULAR PURPOSE.
//
// Redistribution and use of source or resulting binaries, with or without modification
// of this file, are permitted under one of the following two license terms:
//
//   1. The GNU General Public License version 2 as published by the
//      Free Software Foundation, which can be found in the top level directory
//      of this repository (LICENSE_GPL2), and also online at:
//      &lt;https://www.gnu.org/licenses/old-licenses/gpl-2.0.html&gt;
//
// OR
//
//   2. An ADI specific BSD license, which can be found in the top level directory
//      of this repository (LICENSE_ADIBSD), and also on-line at:
//      https://github.com/analogdevicesinc/hdl/blob/master/LICENSE_ADIBSD
//      This will allow to generate bit files and not release the source code,
//      as long as it attaches to an ADI device.
//
// ***************************************************************************
// ***************************************************************************

`timescale 1ns/100ps

module spi_engine_execution #(

  parameter NUM_OF_CS = 1,
  parameter DEFAULT_SPI_CFG = 0,
  parameter DEFAULT_CLK_DIV = 0,
  parameter DATA_WIDTH = 8,                   // Valid data widths values are 8/16/24/32
  parameter NUM_OF_SDI = 1,
  parameter [0:0] SDO_DEFAULT = 1'b0,
  parameter ECHO_SCLK = 0,
  parameter [1:0] SDI_DELAY = 2'b00
) (
  input clk,
  input resetn,

  output reg active,

  output cmd_ready,
  input cmd_valid,
  input [15:0] cmd,

  input sdo_data_valid,
  output reg sdo_data_ready,
  input [(DATA_WIDTH-1):0] sdo_data,

  input sdi_data_ready,
  output reg sdi_data_valid,
  output [(NUM_OF_SDI * DATA_WIDTH)-1:0] sdi_data,

  input sync_ready,
  output reg sync_valid,
  output [7:0] sync,

  input echo_sclk,
  output reg sclk,
  output reg sdo,
  output reg sdo_t,
  input [NUM_OF_SDI-1:0] sdi,
  output reg [NUM_OF_CS-1:0] cs,
  output reg three_wire
);

  localparam CMD_TRANSFER = 2'b00;
  localparam CMD_CHIPSELECT = 2'b01;
  localparam CMD_WRITE = 2'b10;
  localparam CMD_MISC = 2'b11;

  localparam MISC_SYNC = 1'b0;
  localparam MISC_SLEEP = 1'b1;

  localparam REG_CLK_DIV = 2'b00;
  localparam REG_CONFIG = 2'b01;
  localparam REG_WORD_LENGTH = 2'b10;

  localparam BIT_COUNTER_WIDTH = DATA_WIDTH &gt; 16 ? 5 :
                                 DATA_WIDTH &gt; 8  ? 4 : 3;

  localparam BIT_COUNTER_CARRY = 2** (BIT_COUNTER_WIDTH + 1);
  localparam BIT_COUNTER_CLEAR = {{8{1'b1}}, {BIT_COUNTER_WIDTH{1'b0}}, 1'b1};

  reg sclk_int = 1'b0;
  wire sdo_int_s;
  reg sdo_t_int = 1'b0;

  reg idle;

  reg [7:0] clk_div_counter = 'h00;
  reg [7:0] clk_div_counter_next = 'h00;
  reg clk_div_last;

  reg [(BIT_COUNTER_WIDTH+8):0] counter = 'h00;

  wire [7:0] sleep_counter = counter[(BIT_COUNTER_WIDTH+8):(BIT_COUNTER_WIDTH+1)];
  wire [1:0] cs_sleep_counter = counter[(BIT_COUNTER_WIDTH+2):(BIT_COUNTER_WIDTH+1)];
  wire [(BIT_COUNTER_WIDTH-1):0] bit_counter = counter[BIT_COUNTER_WIDTH:1];
  wire [7:0] transfer_counter = counter[(BIT_COUNTER_WIDTH+8):(BIT_COUNTER_WIDTH+1)];
  wire ntx_rx = counter[0];

  reg trigger = 1'b0;
  reg trigger_next = 1'b0;
  reg wait_for_io = 1'b0;
  reg transfer_active = 1'b0;

  wire last_bit;
  wire first_bit;
  reg last_transfer;
  reg [7:0] word_length = DATA_WIDTH;
  reg [7:0] left_aligned = 8'b0;
  wire end_of_word;

  reg [7:0] sdi_counter = 8'b0;

  assign first_bit = ((bit_counter == 'h0) ||  (bit_counter == word_length));

  reg [15:0] cmd_d1;

  reg cpha = DEFAULT_SPI_CFG[0];
  reg cpol = DEFAULT_SPI_CFG[1];
  reg [7:0] clk_div = DEFAULT_CLK_DIV;

  reg sdo_enabled = 1'b0;
  reg sdi_enabled = 1'b0;

  reg [(DATA_WIDTH-1):0] data_sdo_shift = 'h0;

  reg [SDI_DELAY+1:0] trigger_rx_d = {(SDI_DELAY+2){1'b0}};

  wire [1:0] inst = cmd[13:12];
  wire [1:0] inst_d1 = cmd_d1[13:12];

  wire exec_cmd = cmd_ready &amp;&amp; cmd_valid;
  wire exec_transfer_cmd = exec_cmd &amp;&amp; inst == CMD_TRANSFER;

  wire exec_write_cmd = exec_cmd &amp;&amp; inst == CMD_WRITE;
  wire exec_chipselect_cmd = exec_cmd &amp;&amp; inst == CMD_CHIPSELECT;
  wire exec_misc_cmd = exec_cmd &amp;&amp; inst == CMD_MISC;
  wire exec_sync_cmd = exec_misc_cmd &amp;&amp; cmd[8] == MISC_SYNC;

  wire trigger_tx;
  wire trigger_rx;

  wire sleep_counter_compare;
  wire cs_sleep_counter_compare;

  wire io_ready1;
  wire io_ready2;
  wire trigger_rx_s;

  wire last_sdi_bit;
  wire end_of_sdi_latch;

  (* direct_enable = &quot;yes&quot; *) wire cs_gen;

  assign cs_gen = inst_d1 == CMD_CHIPSELECT &amp;&amp; cs_sleep_counter_compare == 1'b1;
  assign cmd_ready = idle;

  always &#64;(posedge clk) begin
    if (exec_transfer_cmd) begin
      sdo_enabled &lt;= cmd[8];
      sdi_enabled &lt;= cmd[9];
    end
  end

  always &#64;(posedge clk) begin
    if (cmd_ready &amp; cmd_valid)
     cmd_d1 &lt;= cmd;
  end

  always &#64;(posedge clk) begin
    if (resetn == 1'b0) begin
      active &lt;= 1'b0;
    end else begin
      if (exec_cmd == 1'b1)
        active &lt;= 1'b1;
      else if (sync_ready == 1'b1 &amp;&amp; sync_valid == 1'b1)
        active &lt;= 1'b0;
    end
  end

  // Load the interface configurations from the 'Configuration Write'
  // instruction
  always &#64;(posedge clk) begin
    if (resetn == 1'b0) begin
      cpha &lt;= DEFAULT_SPI_CFG[0];
      cpol &lt;= DEFAULT_SPI_CFG[1];
      three_wire &lt;= DEFAULT_SPI_CFG[2];
      clk_div &lt;= DEFAULT_CLK_DIV;
      word_length &lt;= DATA_WIDTH;
      left_aligned &lt;= 8'b0;
    end else if (exec_write_cmd == 1'b1) begin
      if (cmd[9:8] == REG_CONFIG) begin
        cpha &lt;= cmd[0];
        cpol &lt;= cmd[1];
        three_wire &lt;= cmd[2];
      end else if (cmd[9:8] == REG_CLK_DIV) begin
        clk_div &lt;= cmd[7:0];
      end else if (cmd[9:8] == REG_WORD_LENGTH) begin
        // the max value of this reg must be DATA_WIDTH
        word_length &lt;= cmd[7:0];
        left_aligned &lt;= DATA_WIDTH - cmd[7:0];
      end
    end
  end

  always &#64;(posedge clk) begin
    if ((clk_div_last == 1'b0 &amp;&amp; idle == 1'b0 &amp;&amp; wait_for_io == 1'b0 &amp;&amp;
      clk_div_counter == 'h01) || clk_div == 'h00)
      clk_div_last &lt;= 1'b1;
    else
      clk_div_last &lt;= 1'b0;
  end

  always &#64;(posedge clk) begin
    if (clk_div_last == 1'b1 || idle == 1'b1 || wait_for_io == 1'b1) begin
      clk_div_counter &lt;= clk_div;
      trigger &lt;= 1'b1;
    end else begin
      clk_div_counter &lt;= clk_div_counter - 1'b1;
      trigger &lt;= 1'b0;
    end
  end

  assign trigger_tx = trigger == 1'b1 &amp;&amp; ntx_rx == 1'b0;
  assign trigger_rx = trigger == 1'b1 &amp;&amp; ntx_rx == 1'b1;

  assign sleep_counter_compare = sleep_counter == cmd_d1[7:0] &amp;&amp; clk_div_last == 1'b1;
  assign cs_sleep_counter_compare = cs_sleep_counter == cmd_d1[9:8] &amp;&amp; clk_div_last == 1'b1;

  always &#64;(posedge clk) begin
    if (idle == 1'b1) begin
      counter &lt;= 'h00;
    end else if (clk_div_last == 1'b1 &amp;&amp; wait_for_io == 1'b0) begin
      if (bit_counter == word_length) begin
          counter &lt;= (counter &amp; BIT_COUNTER_CLEAR) + (transfer_active ? 'h1 : 'h10) + BIT_COUNTER_CARRY;
      end else begin
        counter &lt;= counter + (transfer_active ? 'h1 : 'h10);
      end
    end
  end

  always &#64;(posedge clk) begin
    if (resetn == 1'b0) begin
      idle &lt;= 1'b1;
    end else begin
      if (exec_transfer_cmd || exec_chipselect_cmd || exec_misc_cmd) begin
        idle &lt;= 1'b0;
      end else begin
        case (inst_d1)
        CMD_TRANSFER: begin
          if (transfer_active == 1'b0 &amp;&amp; wait_for_io == 1'b0 &amp;&amp; end_of_sdi_latch == 1'b1)
            idle &lt;= 1'b1;
        end
        CMD_CHIPSELECT: begin
          if (cs_sleep_counter_compare)
            idle &lt;= 1'b1;
        end
        CMD_MISC: begin
          case (cmd_d1[8])
          MISC_SLEEP: begin
            if (sleep_counter_compare)
              idle &lt;= 1'b1;
          end
          MISC_SYNC: begin
            if (sync_ready)
              idle &lt;= 1'b1;
          end
          endcase
        end
        endcase
      end
    end
  end

  always &#64;(posedge clk) begin
    if (resetn == 1'b0) begin
      cs &lt;= 'hff;
    end else if (cs_gen) begin
      cs &lt;= cmd_d1[NUM_OF_CS-1:0];
    end
  end

  always &#64;(posedge clk) begin
    if (resetn == 1'b0) begin
      sync_valid &lt;= 1'b0;
    end else begin
      if (exec_sync_cmd == 1'b1) begin
        sync_valid &lt;= 1'b1;
      end else if (sync_ready == 1'b1) begin
        sync_valid &lt;= 1'b0;
      end
    end
  end

  assign sync = cmd_d1[7:0];

  always &#64;(posedge clk) begin
    if (resetn == 1'b0)
      sdo_data_ready &lt;= 1'b0;
    else if (sdo_enabled == 1'b1 &amp;&amp; first_bit == 1'b1 &amp;&amp; trigger_tx == 1'b1 &amp;&amp; transfer_active == 1'b1)
      sdo_data_ready &lt;= 1'b1;
    else if (sdo_data_valid == 1'b1)
      sdo_data_ready &lt;= 1'b0;
  end

  assign io_ready1 = (sdi_data_valid == 1'b0 || sdi_data_ready == 1'b1) &amp;&amp;
          (sdo_enabled == 1'b0 || last_transfer == 1'b1 || sdo_data_valid == 1'b1);
  assign io_ready2 = (sdi_enabled == 1'b0 || sdi_data_ready == 1'b1) &amp;&amp;
          (sdo_enabled == 1'b0 || last_transfer == 1'b1 || sdo_data_valid == 1'b1);

  always &#64;(posedge clk) begin
    if (idle == 1'b1) begin
      last_transfer &lt;= 1'b0;
    end else if (trigger_tx == 1'b1 &amp;&amp; transfer_active == 1'b1) begin
      if (transfer_counter == cmd_d1[7:0])
        last_transfer &lt;= 1'b1;
      else
        last_transfer &lt;= 1'b0;
    end
  end

  always &#64;(posedge clk) begin
    if (resetn == 1'b0) begin
      transfer_active &lt;= 1'b0;
      wait_for_io &lt;= 1'b0;
    end else begin
      if (exec_transfer_cmd == 1'b1) begin
        wait_for_io &lt;= 1'b1;
        transfer_active &lt;= 1'b0;
      end else if (wait_for_io == 1'b1 &amp;&amp; io_ready1 == 1'b1) begin
        wait_for_io &lt;= 1'b0;
        if (last_transfer == 1'b0)
          transfer_active &lt;= 1'b1;
        else
          transfer_active &lt;= 1'b0;
      end else if (transfer_active == 1'b1 &amp;&amp; end_of_word == 1'b1) begin
        if (last_transfer == 1'b1 || io_ready2 == 1'b0)
          transfer_active &lt;= 1'b0;
        if (io_ready2 == 1'b0)
          wait_for_io &lt;= 1'b1;
      end
    end
  end

  always &#64;(posedge clk) begin
    if (transfer_active == 1'b1 || wait_for_io == 1'b1)
    begin
      sdo_t_int &lt;= ~sdo_enabled;
    end else begin
      sdo_t_int &lt;= 1'b1;
    end
  end

  // Load the SDO parallel data into the SDO shift register. In case of a custom
  // data width, additional bit shifting must done at load.
  always &#64;(posedge clk) begin
    if ((inst_d1 == CMD_TRANSFER) &amp;&amp; (!sdo_enabled)) begin
      data_sdo_shift &lt;= {DATA_WIDTH{SDO_DEFAULT}};
    end else if (transfer_active == 1'b1 &amp;&amp; trigger_tx == 1'b1) begin
      if (first_bit == 1'b1)
        data_sdo_shift &lt;= sdo_data &lt;&lt; left_aligned;
      else
        data_sdo_shift &lt;= {data_sdo_shift[(DATA_WIDTH-2):0], 1'b0};
    end
  end

  assign sdo_int_s = data_sdo_shift[DATA_WIDTH-1];

  // In case of an interface with high clock rate (SCLK &gt; 50MHz), the latch of
  // the SDI line can be delayed with 1, 2 or 3 SPI core clock cycle.
  // Taking the fact that in high SCLK frequencies the pre-scaler most likely will
  // be set to 0, to reduce the core clock's speed, this delay will mean that SDI will
  // be latched at one of the next consecutive SCLK edge.

  always &#64;(posedge clk) begin
    trigger_rx_d &lt;= {trigger_rx_d, trigger_rx};
  end

  assign trigger_rx_s = trigger_rx_d[SDI_DELAY+1];

  // Load the serial data into SDI shift register(s), then link it to the output
  // register of the module
  // NOTE: ECHO_SCLK mode can be used when the SCLK line is looped back to the FPGA
  // through an other level shifter, in order to remove the round-trip timing delays
  // introduced by the level shifters. This can improve the timing significantly
  // on higher SCLK rates. Devices like ad4630 have an echod SCLK, which can be
  // used to latch the MISO lines, improving the overall timing margin of the
  // interface.

  wire cs_active_s = (inst_d1 == CMD_CHIPSELECT) &amp; ~(&amp;cmd_d1[NUM_OF_CS-1:0]);
  genvar i;

  // NOTE: SPI configuration (CPOL/PHA) is only hardware configurable at this point
  generate
  if (ECHO_SCLK == 1) begin : g_echo_sclk_miso_latch

    reg [7:0] sdi_counter_d = 8'b0;
    reg [7:0] sdi_transfer_counter = 8'b0;
    reg [7:0] num_of_transfers = 8'b0;
    reg [(NUM_OF_SDI * DATA_WIDTH)-1:0] sdi_data_latch = {(NUM_OF_SDI * DATA_WIDTH){1'b0}};

    if ((DEFAULT_SPI_CFG[1:0] == 2'b01) || (DEFAULT_SPI_CFG[1:0] == 2'b10)) begin : g_echo_miso_nshift_reg

      // MISO shift register runs on negative echo_sclk
      for (i=0; i&lt;NUM_OF_SDI; i=i+1) begin: g_sdi_shift_reg
        reg [DATA_WIDTH-1:0] data_sdi_shift;

        always &#64;(negedge echo_sclk or posedge cs_active_s) begin
          if (cs_active_s) begin
            data_sdi_shift &lt;= 0;
          end else begin
            data_sdi_shift &lt;= {data_sdi_shift, sdi[i]};
          end
        end

        // intended LATCH
        always &#64;(negedge echo_sclk) begin
          if (last_sdi_bit)
            sdi_data_latch[i*DATA_WIDTH+:DATA_WIDTH] &lt;= {data_sdi_shift, sdi[i]};
        end

      end

      always &#64;(posedge echo_sclk or posedge cs_active_s) begin
        if (cs_active_s == 1'b1) begin
          sdi_counter &lt;= 8'b0;
          sdi_counter_d &lt;= 8'b0;
        end else begin
          sdi_counter &lt;= (sdi_counter == word_length-1) ? 8'b0 : sdi_counter + 1'b1;
          sdi_counter_d &lt;= sdi_counter;
        end
      end

    end else begin : g_echo_miso_pshift_reg

      // MISO shift register runs on positive echo_sclk
      for (i=0; i&lt;NUM_OF_SDI; i=i+1) begin: g_sdi_shift_reg
        reg [DATA_WIDTH-1:0] data_sdi_shift;
        always &#64;(posedge echo_sclk or posedge cs_active_s) begin
          if (cs_active_s) begin
            data_sdi_shift &lt;= 0;
          end else begin
            data_sdi_shift &lt;= {data_sdi_shift, sdi[i]};
          end
        end
        // intended LATCH
        always &#64;(posedge echo_sclk) begin
          if (last_sdi_bit)
            sdi_data_latch[i*DATA_WIDTH+:DATA_WIDTH] &lt;= data_sdi_shift;
        end
      end

      always &#64;(posedge echo_sclk or posedge cs_active_s) begin
        if (cs_active_s == 1'b1) begin
          sdi_counter &lt;= 8'b0;
          sdi_counter_d &lt;= 8'b0;
        end else begin
          sdi_counter &lt;= (sdi_counter == word_length-1) ? 8'b0 : sdi_counter + 1'b1;
          sdi_counter_d &lt;= sdi_counter;
        end
      end

    end

    assign sdi_data = sdi_data_latch;
    assign last_sdi_bit = (sdi_counter == 0) &amp;&amp; (sdi_counter_d == word_length-1);

    // sdi_data_valid is synchronous to SPI clock, so synchronize the
    // last_sdi_bit to SPI clock

    reg [3:0] last_sdi_bit_m = 4'b0;
    always &#64;(posedge clk) begin
      if (cs_active_s) begin
        last_sdi_bit_m &lt;= 4'b0;
      end else begin
        last_sdi_bit_m &lt;= {last_sdi_bit_m, last_sdi_bit};
      end
    end

    always &#64;(posedge clk) begin
      if (cs_active_s) begin
        sdi_data_valid &lt;= 1'b0;
      end else if (sdi_enabled == 1'b1 &amp;&amp;
                   last_sdi_bit_m[3] == 1'b0 &amp;&amp;
                   last_sdi_bit_m[2] == 1'b1) begin
        sdi_data_valid &lt;= 1'b1;
      end else if (sdi_data_ready == 1'b1) begin
        sdi_data_valid &lt;= 1'b0;
      end
    end

    always &#64;(posedge clk) begin
      if (cs_active_s) begin
        num_of_transfers &lt;= 8'b0;
      end else begin
        if (cmd_d1[15:12] == 4'b0) begin
          num_of_transfers &lt;= cmd_d1[7:0] + 1'b1; // cmd_d1 contains the NUM_OF_TRANSFERS - 1
        end
      end
    end

    always &#64;(posedge clk) begin
      if (cs_active_s) begin
        sdi_transfer_counter &lt;= 0;
      end else if (last_sdi_bit_m[2] == 1'b0 &amp;&amp;
                   last_sdi_bit_m[1] == 1'b1) begin
        sdi_transfer_counter &lt;= sdi_transfer_counter + 1'b1;
      end
    end

    assign end_of_sdi_latch = last_sdi_bit_m[2] &amp; (sdi_transfer_counter == num_of_transfers);

  end /* g_echo_sclk_miso_latch */
  else
  begin : g_sclk_miso_latch

    assign end_of_sdi_latch = 1'b1;

    for (i=0; i&lt;NUM_OF_SDI; i=i+1) begin: g_sdi_shift_reg

      reg [DATA_WIDTH-1:0] data_sdi_shift;

      always &#64;(posedge clk) begin
        if (cs_active_s) begin
          data_sdi_shift &lt;= 0;
        end else begin
          if (trigger_rx_s == 1'b1) begin
            data_sdi_shift &lt;= {data_sdi_shift, sdi[i]};
          end
        end
      end

      assign sdi_data[i*DATA_WIDTH+:DATA_WIDTH] = data_sdi_shift;

    end

    assign last_sdi_bit = (sdi_counter == word_length-1);
    always &#64;(posedge clk) begin
      if (resetn == 1'b0) begin
        sdi_counter &lt;= 8'b0;
      end else begin
        if (trigger_rx_s == 1'b1) begin
          sdi_counter &lt;= last_sdi_bit ? 8'b0 : sdi_counter + 1'b1;
        end
      end
    end

    always &#64;(posedge clk) begin
      if (resetn == 1'b0)
        sdi_data_valid &lt;= 1'b0;
      else if (sdi_enabled == 1'b1 &amp;&amp; last_sdi_bit == 1'b1 &amp;&amp; trigger_rx_s == 1'b1)
        sdi_data_valid &lt;= 1'b1;
      else if (sdi_data_ready == 1'b1)
        sdi_data_valid &lt;= 1'b0;
    end

  end /* g_sclk_miso_latch */
  endgenerate

  // end_of_word will signal the end of a transaction, pushing the command
  // stream execution to the next command. end_of_word in normal mode can be
  // generated using the global bit_counter
  assign last_bit = bit_counter == word_length - 1;
  assign end_of_word = last_bit == 1'b1 &amp;&amp; ntx_rx == 1'b1 &amp;&amp; clk_div_last == 1'b1;

  always &#64;(posedge clk) begin
    if (transfer_active == 1'b1) begin
      sclk_int &lt;= cpol ^ cpha ^ ntx_rx;
    end else begin
      sclk_int &lt;= cpol;
    end
  end

  // Additional register stage to improve timing
  always &#64;(posedge clk) begin
    sclk &lt;= sclk_int;
    sdo &lt;= sdo_int_s;
    sdo_t &lt;= sdo_t_int;
  end

endmodule</p></object>
<figcaption>
<p><span class="caption-text">spi_engine_execution</span><a class="headerlink" href="#id1" title="Link to this image">#</a></p>
</figcaption>
</figure>
<section id="features">
<h2>Features<a class="headerlink" href="#features" title="Link to this heading">#</a></h2>
<ul class="simple">
<li><p>AXI-based configuration</p></li>
<li><p>Vivado and Quartus Compatible</p></li>
</ul>
</section>
<section id="files">
<h2>Files<a class="headerlink" href="#files" title="Link to this heading">#</a></h2>
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Name</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><a class="reference external" href="https://github.com/analogdevicesinc/hdl/blob/master/library/axi_dmac/axi_dmac.v">axi_dmac.v</a></p></td>
<td><p>Verilog source for the peripheral.</p></td>
</tr>
</tbody>
</table>
</div>
</section>
<section id="block-diagram">
<h2>Block Diagram<a class="headerlink" href="#block-diagram" title="Link to this heading">#</a></h2>
<img alt="Template IP block diagram" class="align-center" src="../../_images/block_diagram.svg" /></section>
<section id="configuration-parameters">
<h2>Configuration Parameters<a class="headerlink" href="#configuration-parameters" title="Link to this heading">#</a></h2>
<div><section id="hdl-parameters">
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Name</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">DATA_WIDTH</span></code></td>
<td><section>
<p>Data width of the parallel SDI/SDO data interfaces.</p>
</section>
</td>
</tr>
</tbody>
</table>
</div>
</section>
</div></section>
<section id="interface">
<span id="template-ip-interface"></span><h2>Interface<a class="headerlink" href="#interface" title="Link to this heading">#</a></h2>
<div></div></section>
<section id="detailed-architecture">
<h2>Detailed Architecture<a class="headerlink" href="#detailed-architecture" title="Link to this heading">#</a></h2>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="o">..</span> <span class="n">image</span><span class="p">::</span> <span class="n">detailed_architecture</span><span class="o">.</span><span class="n">svg</span>
   <span class="p">:</span><span class="n">alt</span><span class="p">:</span> <span class="n">Template</span> <span class="n">IP</span> <span class="n">detailed</span> <span class="n">architecture</span>
   <span class="p">:</span><span class="n">align</span><span class="p">:</span> <span class="n">center</span>
</pre></div>
</div>
</section>
<section id="detailed-description">
<h2>Detailed Description<a class="headerlink" href="#detailed-description" title="Link to this heading">#</a></h2>
<p>The top module instantiates</p>
<ul class="simple">
<li><p>The ADC channel register map.</p></li>
<li><p>The ADC common register map.</p></li>
<li><p>The AXI handling interface.</p></li>
</ul>
<p>The data from the interface module is processed by the ADC channel module.
The Up_adc_common  module implements the ADC COMMON register map, allowing for
basic monitoring and control of the ADC.
The Up_adc_channel module implements the ADC CHANNEL register map, allowing for
basic monitoring and control of the ADC’s channel.</p>
</section>
<section id="register-map">
<h2>Register Map<a class="headerlink" href="#register-map" title="Link to this heading">#</a></h2>
<div><section id="hdl-regmap">
<section id="register-map-Base (common to all cores)">
<h4>Base (common to all cores) (Base (common to all cores))<a class="headerlink" href="#register-map-Base (common to all cores)" title="Link to this heading">#</a></h4>
<div class="collapsible docutils container">
<input class="collapsible_input" id="cc26e3cbc5121058c1531ab9056a6838885ff6ea" name="cc26e3cbc5121058c1531ab9056a6838885ff6ea" type="checkbox"></input><label for="cc26e3cbc5121058c1531ab9056a6838885ff6ea"><p>Register map table.</p>
<div class="icon"></div></label><div class="collapsible_content docutils container">
<div class="table-wrapper regmap docutils container">
<table class="regmap docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>DWORD</p></th>
<th class="head"><p>BYTE</p></th>
<th class="head"><p>BITS</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Default</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">0x0</span></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">REG_VERSION</span></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td class="description"><section>
<p>Version and Scratch Registers</p>
</section>
</td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">[31:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">VERSION[31:0]</span></code></td>
<td><p>RO</p></td>
<td class="default"><p>0x00000000</p></td>
<td class="description"><section>
<p>Version number. Unique to all cores.</p>
</section>
</td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">0x1</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">0x4</span></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">REG_ID</span></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td class="description"><section>
<p>Version and Scratch Registers</p>
</section>
</td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">[31:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">ID[31:0]</span></code></td>
<td><p>RO</p></td>
<td class="default"><p>0x00000000</p></td>
<td class="description"><section>
<p>Instance identifier number.</p>
</section>
</td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">0x2</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">0x8</span></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">REG_SCRATCH</span></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td class="description"><section>
<p>Version and Scratch Registers</p>
</section>
</td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">[31:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">SCRATCH[31:0]</span></code></td>
<td><p>RW</p></td>
<td class="default"><p>0x00000000</p></td>
<td class="description"><section>
<p>Scratch register.</p>
</section>
</td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">0x3</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">0xc</span></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">REG_CONFIG</span></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td class="description"><section>
<p>Version and Scratch Registers</p>
</section>
</td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">[0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">IQCORRECTION_DISABLE</span></code></td>
<td><p>RO</p></td>
<td class="default"><p>0x0</p></td>
<td class="description"><section>
<p>If set, indicates that the IQ Correction module was not implemented. (as a result of a configuration of the IP instance)</p>
</section>
</td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">[1]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">DCFILTER_DISABLE</span></code></td>
<td><p>RO</p></td>
<td class="default"><p>0x0</p></td>
<td class="description"><section>
</section>
</td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">[2]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">DATAFORMAT_DISABLE</span></code></td>
<td><p>RO</p></td>
<td class="default"><p>0x0</p></td>
<td class="description"><section>
</section>
</td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">[3]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">USERPORTS_DISABLE</span></code></td>
<td><p>RO</p></td>
<td class="default"><p>0x0</p></td>
<td class="description"><section>
</section>
</td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">[4]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">MODE_1R1T</span></code></td>
<td><p>RO</p></td>
<td class="default"><p>0x0</p></td>
<td class="description"><section>
</section>
</td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">[5]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">DELAY_CONTROL_DISABLE</span></code></td>
<td><p>RO</p></td>
<td class="default"><p>0x0</p></td>
<td class="description"><section>
</section>
</td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">[6]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">DDS_DISABLE</span></code></td>
<td><p>RO</p></td>
<td class="default"><p>0x0</p></td>
<td class="description"><section>
</section>
</td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">[7]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">CMOS_OR_LVDS_N</span></code></td>
<td><p>RO</p></td>
<td class="default"><p>0x0</p></td>
<td class="description"><section>
</section>
</td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">[8]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">PPS_RECEIVER_ENABLE</span></code></td>
<td><p>RO</p></td>
<td class="default"><p>0x0</p></td>
<td class="description"><section>
</section>
</td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">[9]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">SCALECORRECTION_ONLY</span></code></td>
<td><p>RO</p></td>
<td class="default"><p>0x0</p></td>
<td class="description"><section>
</section>
</td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">[12]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">EXT_SYNC</span></code></td>
<td><p>RO</p></td>
<td class="default"><p>0x0</p></td>
<td class="description"><section>
</section>
</td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">[13]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RD_RAW_DATA</span></code></td>
<td><p>RO</p></td>
<td class="default"><p>0x0</p></td>
<td class="description"><section>
</section>
</td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">0x4</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">0x10</span></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">REG_PPS_IRQ_MASK</span></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td class="description"><section>
<p>PPS Interrupt mask</p>
</section>
</td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">[0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">PPS_IRQ_MASK</span></code></td>
<td><p>RW</p></td>
<td class="default"><p>0x1</p></td>
<td class="description"><section>
<p>Mask bit for the 1PPS receiver interrupt</p>
</section>
</td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">0x7</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">0x1c</span></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">REG_FPGA_INFO</span></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td class="description"><section>
<p>FPGA device information <a class="reference external" href="https://github.com/analogdevicesinc/hdl/blob/master/library/scripts/adi_intel_device_info_enc.tcl">adi_intel_device_info_enc.tcl</a> (Intel encoded values) <a class="reference external" href="https://github.com/analogdevicesinc/hdl/blob/master/library/scripts/adi_xilinx_device_info_enc.tcl">adi_xilinx_device_info_enc.tcl</a> (Xilinx encoded values)</p>
</section>
</td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">[31:24]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">FPGA_TECHNOLOGY</span></code></td>
<td><p>RO</p></td>
<td class="default"><p>0x0</p></td>
<td class="description"><section>
<p>Encoded value describing the technology/generation of the FPGA device (arria 10/7series)</p>
</section>
</td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">[23:16]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">FPGA_FAMILY</span></code></td>
<td><p>RO</p></td>
<td class="default"><p>0x0</p></td>
<td class="description"><section>
</section>
</td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">[15:8]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">SPEED_GRADE</span></code></td>
<td><p>RO</p></td>
<td class="default"><p>0x0</p></td>
<td class="description"><section>
</section>
</td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">[7:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">DEV_PACKAGE</span></code></td>
<td><p>RO</p></td>
<td class="default"><p>0x0</p></td>
<td class="description"><section>
</section>
</td>
</tr>
</tbody>
</table>
</div>
</div>
</div>
</section>
</section>
</div><div><section id="hdl-regmap">
<section id="register-map-ADC Common (axi_ad*)">
<h4>ADC Common (axi_ad*) (ADC Common (axi_ad*))<a class="headerlink" href="#register-map-ADC Common (axi_ad*)" title="Link to this heading">#</a></h4>
<div class="collapsible docutils container">
<input class="collapsible_input" id="cc26e3cbc5121058c1531ab9056a6838885ff6ea" name="cc26e3cbc5121058c1531ab9056a6838885ff6ea" type="checkbox"></input><label for="cc26e3cbc5121058c1531ab9056a6838885ff6ea"><p>Register map table.</p>
<div class="icon"></div></label><div class="collapsible_content docutils container">
<div class="table-wrapper regmap docutils container">
<table class="regmap docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>DWORD</p></th>
<th class="head"><p>BYTE</p></th>
<th class="head"><p>BITS</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Default</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">0x10</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">0x40</span></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">REG_RSTN</span></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td class="description"><section>
<p>ADC Interface Control &amp; Status</p>
</section>
</td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">[2]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">CE_N</span></code></td>
<td><p>RW</p></td>
<td class="default"><p>0x0</p></td>
<td class="description"><section>
<p>Clock enable, default is enabled(0x0). An inverse version of the signal is exported out of the module to control clock enables</p>
</section>
</td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">[1]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">MMCM_RSTN</span></code></td>
<td><p>RW</p></td>
<td class="default"><p>0x0</p></td>
<td class="description"><section>
</section>
</td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">[0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RSTN</span></code></td>
<td><p>RW</p></td>
<td class="default"><p>0x0</p></td>
<td class="description"><section>
</section>
</td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">0x11</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">0x44</span></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">REG_CNTRL</span></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td class="description"><section>
<p>ADC Interface Control &amp; Status</p>
</section>
</td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">[16]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">SDR_DDR_N</span></code></td>
<td><p>RW</p></td>
<td class="default"><p>0x0</p></td>
<td class="description"><section>
<p>Interface type (1 represents SDR, 0 represents DDR)</p>
</section>
</td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">[15]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">SYMB_OP</span></code></td>
<td><p>RW</p></td>
<td class="default"><p>0x0</p></td>
<td class="description"><section>
</section>
</td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">[14]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">SYMB_8_16B</span></code></td>
<td><p>RW</p></td>
<td class="default"><p>0x0</p></td>
<td class="description"><section>
</section>
</td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">[12:8]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">NUM_LANES[4:0]</span></code></td>
<td><p>RW</p></td>
<td class="default"><p>0x0</p></td>
<td class="description"><section>
</section>
</td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">[3]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">SYNC</span></code></td>
<td><p>RW</p></td>
<td class="default"><p>0x0</p></td>
<td class="description"><section>
</section>
</td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">[2]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">R1_MODE</span></code></td>
<td><p>RW</p></td>
<td class="default"><p>0x0</p></td>
<td class="description"><section>
</section>
</td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">[1]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">DDR_EDGESEL</span></code></td>
<td><p>RW</p></td>
<td class="default"><p>0x0</p></td>
<td class="description"><section>
</section>
</td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">[0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">PIN_MODE</span></code></td>
<td><p>RW</p></td>
<td class="default"><p>0x0</p></td>
<td class="description"><section>
</section>
</td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">0x12</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">0x48</span></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">REG_CNTRL_2</span></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td class="description"><section>
<p>ADC Interface Control &amp; Status</p>
</section>
</td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">[1]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">EXT_SYNC_ARM</span></code></td>
<td><p>RW</p></td>
<td class="default"><p>0x0</p></td>
<td class="description"><section>
<p>Setting this bit will arm the trigger mechanism sensitive to an external sync signal. Once the external sync signal goes high it synchronizes channels within a ADC, and across multiple instances. This bit has an effect only the EXT_SYNC synthesis parameter is set. This bit self clears.</p>
</section>
</td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">[2]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">EXT_SYNC_DISARM</span></code></td>
<td><p>RW</p></td>
<td class="default"><p>0x0</p></td>
<td class="description"><section>
</section>
</td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">[8]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">MANUAL_SYNC_REQUEST</span></code></td>
<td><p>RW</p></td>
<td class="default"><p>0x0</p></td>
<td class="description"><section>
</section>
</td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">0x13</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">0x4c</span></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">REG_CNTRL_3</span></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td class="description"><section>
<p>ADC Interface Control &amp; Status</p>
</section>
</td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">[8]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">CRC_EN</span></code></td>
<td><p>RW</p></td>
<td class="default"><p>0x0</p></td>
<td class="description"><section>
<p>Setting this bit will enable the CRC generation.</p>
</section>
</td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">[7:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">CUSTOM_CONTROL</span></code></td>
<td><p>RW</p></td>
<td class="default"><p>0x00</p></td>
<td class="description"><section>
</section>
</td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">0x15</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">0x54</span></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">REG_CLK_FREQ</span></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td class="description"><section>
<p>ADC Interface Control &amp; Status</p>
</section>
</td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">[31:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">CLK_FREQ[31:0]</span></code></td>
<td><p>RO</p></td>
<td class="default"><p>0x0000</p></td>
<td class="description"><section>
<p>Interface clock frequency. This is relative to the processor clock and in many cases is 100MHz. The number is represented as unsigned 16.16 format. Assuming a 100MHz processor clock the minimum is 1.523kHz and maximum is 6.554THz. The actual interface clock is CLK_FREQ * CLK_RATIO (see below). Note that the actual sampling clock may not be the same as the interface clock- software must consider device specific implementation parameters to calculate the final sampling clock.</p>
</section>
</td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">0x16</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">0x58</span></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">REG_CLK_RATIO</span></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td class="description"><section>
<p>ADC Interface Control &amp; Status</p>
</section>
</td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">[31:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">CLK_RATIO[31:0]</span></code></td>
<td><p>RO</p></td>
<td class="default"><p>0x0000</p></td>
<td class="description"><section>
<p>Interface clock ratio - as a factor actual received clock. This is implementation specific and depends on any serial to parallel conversion and interface type (ddr/sdr/qdr).</p>
</section>
</td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">0x17</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">0x5c</span></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">REG_STATUS</span></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td class="description"><section>
<p>ADC Interface Control &amp; Status</p>
</section>
</td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">[4]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">ADC_CTRL_STATUS</span></code></td>
<td><p>RO</p></td>
<td class="default"><p>0x0</p></td>
<td class="description"><section>
<p>If set, indicates that the device’​s register data is available on the data bus.</p>
</section>
</td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">[3]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">PN_ERR</span></code></td>
<td><p>RO</p></td>
<td class="default"><p>0x0</p></td>
<td class="description"><section>
</section>
</td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">[2]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">PN_OOS</span></code></td>
<td><p>RO</p></td>
<td class="default"><p>0x0</p></td>
<td class="description"><section>
</section>
</td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">[1]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">OVER_RANGE</span></code></td>
<td><p>RO</p></td>
<td class="default"><p>0x0</p></td>
<td class="description"><section>
</section>
</td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">[0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">STATUS</span></code></td>
<td><p>RO</p></td>
<td class="default"><p>0x0</p></td>
<td class="description"><section>
</section>
</td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">0x18</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">0x60</span></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">REG_DELAY_CNTRL</span></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td class="description"><section>
<p>ADC Interface Control &amp; Status(‘’Deprecated from version 9’’)</p>
</section>
</td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">[17]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">DELAY_SEL</span></code></td>
<td><p>RW</p></td>
<td class="default"><p>0x0</p></td>
<td class="description"><section>
<p>Delay select, a 0x0 to 0x1 transition in this register initiates a delay access controlled by the registers below.</p>
</section>
</td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">[16]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">DELAY_RWN</span></code></td>
<td><p>RW</p></td>
<td class="default"><p>0x0</p></td>
<td class="description"><section>
</section>
</td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">[15:8]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">DELAY_ADDRESS[7:0]</span></code></td>
<td><p>RW</p></td>
<td class="default"><p>0x00</p></td>
<td class="description"><section>
</section>
</td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">[4:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">DELAY_WDATA[4:0]</span></code></td>
<td><p>RW</p></td>
<td class="default"><p>0x0</p></td>
<td class="description"><section>
</section>
</td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">0x19</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">0x64</span></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">REG_DELAY_STATUS</span></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td class="description"><section>
<p>ADC Interface Control &amp; Status(‘’Deprecated from version 9’’)</p>
</section>
</td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">[9]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">DELAY_LOCKED</span></code></td>
<td><p>RO</p></td>
<td class="default"><p>0x0</p></td>
<td class="description"><section>
<p>Indicates delay locked (0x1) state. If this bit is read 0x0, delay control has failed to calibrate the elements.</p>
</section>
</td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">[8]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">DELAY_STATUS</span></code></td>
<td><p>RO</p></td>
<td class="default"><p>0x0</p></td>
<td class="description"><section>
</section>
</td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">[4:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">DELAY_RDATA[4:0]</span></code></td>
<td><p>RO</p></td>
<td class="default"><p>0x0</p></td>
<td class="description"><section>
</section>
</td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">0x1a</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">0x68</span></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">REG_SYNC_STATUS</span></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td class="description"><section>
<p>ADC Synchronization Status register</p>
</section>
</td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">[0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">ADC_SYNC</span></code></td>
<td><p>RO</p></td>
<td class="default"><p>0x0</p></td>
<td class="description"><section>
<p>ADC synchronization status. Will be set to 1 after the synchronization has been completed or while waiting for the synchronization signal in JESD204 systems.</p>
</section>
</td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">0x1c</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">0x70</span></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">REG_DRP_CNTRL</span></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td class="description"><section>
<p>ADC Interface Control &amp; Status</p>
</section>
</td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">[28]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">DRP_RWN</span></code></td>
<td><p>RW</p></td>
<td class="default"><p>0x0</p></td>
<td class="description"><section>
<p>DRP read (0x1) or write (0x0) select (does not include GTX lanes). NOT-APPLICABLE if DRP_DISABLE is set (0x1).</p>
</section>
</td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">[27:16]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">DRP_ADDRESS[11:0]</span></code></td>
<td><p>RW</p></td>
<td class="default"><p>0x00</p></td>
<td class="description"><section>
</section>
</td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">[15:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RESERVED[15:0]</span></code></td>
<td><p>RO</p></td>
<td class="default"><p>0x0000</p></td>
<td class="description"><section>
</section>
</td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">0x1d</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">0x74</span></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">REG_DRP_STATUS</span></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td class="description"><section>
<p>ADC Interface Control &amp; Status</p>
</section>
</td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">[17]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">DRP_LOCKED</span></code></td>
<td><p>RO</p></td>
<td class="default"><p>0x0</p></td>
<td class="description"><section>
<p>If set indicates that the DRP has been locked.</p>
</section>
</td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">[16]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">DRP_STATUS</span></code></td>
<td><p>RO</p></td>
<td class="default"><p>0x0</p></td>
<td class="description"><section>
</section>
</td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">[15:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RESERVED[15:0]</span></code></td>
<td><p>RO</p></td>
<td class="default"><p>0x00</p></td>
<td class="description"><section>
</section>
</td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">0x1e</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">0x78</span></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">REG_DRP_WDATA</span></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td class="description"><section>
<p>ADC DRP Write Data</p>
</section>
</td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">[15:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">DRP_WDATA[15:0]</span></code></td>
<td><p>RW</p></td>
<td class="default"><p>0x00</p></td>
<td class="description"><section>
<p>DRP write data (does not include GTX lanes). NOT-APPLICABLE if DRP_DISABLE is set (0x1).</p>
</section>
</td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">0x1f</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">0x7c</span></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">REG_DRP_RDATA</span></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td class="description"><section>
<p>ADC DRP Read Data</p>
</section>
</td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">[15:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">DRP_RDATA[15:0]</span></code></td>
<td><p>RO</p></td>
<td class="default"><p>0x00</p></td>
<td class="description"><section>
<p>DRP read data (does not include GTX lanes).</p>
</section>
</td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">0x20</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">0x80</span></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">REG_ADC_CONFIG_WR</span></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td class="description"><section>
<p>ADC Write Configuration ​Data</p>
</section>
</td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">[31:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">ADC_CONFIG_WR[31:0]</span></code></td>
<td><p>RW</p></td>
<td class="default"><p>0x0000</p></td>
<td class="description"><section>
<p>Custom ​Write to the available registers.</p>
</section>
</td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">0x21</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">0x84</span></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">REG_ADC_CONFIG_RD</span></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td class="description"><section>
<p>ADC Read Configuration ​Data</p>
</section>
</td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">[31:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">ADC_CONFIG_RD[31:0]</span></code></td>
<td><p>RO</p></td>
<td class="default"><p>0x0000</p></td>
<td class="description"><section>
<p>Custom read of the available registers.</p>
</section>
</td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">0x22</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">0x88</span></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">REG_UI_STATUS</span></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td class="description"><section>
<p>User Interface Status</p>
</section>
</td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">[2]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">UI_OVF</span></code></td>
<td><p>RW1C</p></td>
<td class="default"><p>0x0</p></td>
<td class="description"><section>
<p>User Interface overflow. If set, indicates an overflow occurred during data transfer at the user interface (FIFO interface). Software must write a 0x1 to clear this register bit.</p>
</section>
</td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">[1]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">UI_UNF</span></code></td>
<td><p>RW1C</p></td>
<td class="default"><p>0x0</p></td>
<td class="description"><section>
</section>
</td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">[0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">UI_RESERVED</span></code></td>
<td><p>RW1C</p></td>
<td class="default"><p>0x0</p></td>
<td class="description"><section>
</section>
</td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">0x23</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">0x8c</span></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">REG_ADC_CONFIG_CTRL</span></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td class="description"><section>
<p>ADC RD/WR configuration</p>
</section>
</td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">[31:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">ADC_CONFIG_CTRL[31:​0]</span></code></td>
<td><p>RW</p></td>
<td class="default"><p>0x0000</p></td>
<td class="description"><section>
<p>Control RD/WR requests to the device’​s register map: bit 1 - RD (‘b1) , WR (‘b0), bit 0 - enable WR/RD operation.</p>
</section>
</td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">0x28</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">0xa0</span></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">REG_USR_CNTRL_1</span></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td class="description"><section>
<p>ADC Interface Control &amp; Status</p>
</section>
</td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">[7:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">USR_CHANMAX[7:0]</span></code></td>
<td><p>RW</p></td>
<td class="default"><p>0x00</p></td>
<td class="description"><section>
<p>This indicates the maximum number of inputs for the channel data multiplexers. User may add different processing modules post data capture as another input to this common multiplexer. NOT-APPLICABLE if USERPORTS_DISABLE is set (0x1).</p>
</section>
</td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">0x29</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">0xa4</span></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">REG_ADC_START_CODE</span></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td class="description"><section>
<p>ADC Synchronization start word</p>
</section>
</td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">[31:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">ADC_START_CODE[31:0]</span></code></td>
<td><p>RW</p></td>
<td class="default"><p>0x00000000</p></td>
<td class="description"><section>
<p>This sets the startcode that is used by the ADCs for synchronization NOT-APPLICABLE if START_CODE_DISABLE is set (0x1).</p>
</section>
</td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">0x2e</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">0xb8</span></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">REG_ADC_GPIO_IN</span></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td class="description"><section>
<p>ADC GPIO inputs</p>
</section>
</td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">[31:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">ADC_GPIO_IN[31:0]</span></code></td>
<td><p>RO</p></td>
<td class="default"><p>0x00000000</p></td>
<td class="description"><section>
<p>This reads auxiliary GPI pins of the ADC core</p>
</section>
</td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">0x2f</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">0xbc</span></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">REG_ADC_GPIO_OUT</span></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td class="description"><section>
<p>ADC GPIO outputs</p>
</section>
</td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">[31:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">ADC_GPIO_OUT[31:0]</span></code></td>
<td><p>RW</p></td>
<td class="default"><p>0x00000000</p></td>
<td class="description"><section>
<p>This controls auxiliary GPO pins of the ADC core NOT-APPLICABLE if GPIO_DISABLE is set (0x1).</p>
</section>
</td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">0x30</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">0xc0</span></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">REG_PPS_COUNTER</span></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td class="description"><section>
<p>PPS Counter register</p>
</section>
</td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">[31:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">PPS_COUNTER[31:0]</span></code></td>
<td><p>RO</p></td>
<td class="default"><p>0x00000000</p></td>
<td class="description"><section>
<p>Counts the core clock cycles (can be a device clock or interface clock) between two 1PPS pulse.</p>
</section>
</td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">0x31</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">0xc4</span></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">REG_PPS_STATUS</span></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td class="description"><section>
<p>PPS Status register</p>
</section>
</td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">[0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">PPS_STATUS</span></code></td>
<td><p>RO</p></td>
<td class="default"><p>0x0</p></td>
<td class="description"><section>
<p>If this bit is asserted there is no incomming 1PPS signal. Maybe the source is out of sync or it’s not active.</p>
</section>
</td>
</tr>
</tbody>
</table>
</div>
</div>
</div>
</section>
</section>
</div><div><section id="hdl-regmap">
<section id="register-map-ADC Channel (axi_ad*)">
<h4>ADC Channel (axi_ad*) (ADC Channel (axi_ad*))<a class="headerlink" href="#register-map-ADC Channel (axi_ad*)" title="Link to this heading">#</a></h4>
<div class="collapsible docutils container">
<input class="collapsible_input" id="cc26e3cbc5121058c1531ab9056a6838885ff6ea" name="cc26e3cbc5121058c1531ab9056a6838885ff6ea" type="checkbox"></input><label for="cc26e3cbc5121058c1531ab9056a6838885ff6ea"><p>Register map table.</p>
<div class="icon"></div></label><div class="collapsible_content docutils container">
<div class="table-wrapper regmap docutils container">
<table class="regmap docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>DWORD</p></th>
<th class="head"><p>BYTE</p></th>
<th class="head"><p>BITS</p></th>
<th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Default</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">0x100</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">0x400</span></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">REG_CHAN_CNTRL</span></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td class="description"><section>
<p>ADC Interface Control &amp; Status</p>
</section>
</td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">[11]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">ADC_LB_OWR</span></code></td>
<td><p>RW</p></td>
<td class="default"><p>0x0</p></td>
<td class="description"><section>
<p>If set, forces ADC_DATA_SEL to 1, enabling data loopback</p>
</section>
</td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">[10]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">ADC_PN_SEL_OWR</span></code></td>
<td><p>RW</p></td>
<td class="default"><p>0x0</p></td>
<td class="description"><section>
</section>
</td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">[9]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">IQCOR_ENB</span></code></td>
<td><p>RW</p></td>
<td class="default"><p>0x0</p></td>
<td class="description"><section>
</section>
</td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">[8]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">DCFILT_ENB</span></code></td>
<td><p>RW</p></td>
<td class="default"><p>0x0</p></td>
<td class="description"><section>
</section>
</td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">[6]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">FORMAT_SIGNEXT</span></code></td>
<td><p>RW</p></td>
<td class="default"><p>0x0</p></td>
<td class="description"><section>
</section>
</td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">[5]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">FORMAT_TYPE</span></code></td>
<td><p>RW</p></td>
<td class="default"><p>0x0</p></td>
<td class="description"><section>
</section>
</td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">[4]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">FORMAT_ENABLE</span></code></td>
<td><p>RW</p></td>
<td class="default"><p>0x0</p></td>
<td class="description"><section>
</section>
</td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">[3]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RESERVED</span></code></td>
<td><p>RO</p></td>
<td class="default"><p>0x0</p></td>
<td class="description"><section>
</section>
</td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">[2]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RESERVED</span></code></td>
<td><p>RO</p></td>
<td class="default"><p>0x0</p></td>
<td class="description"><section>
</section>
</td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">[1]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">ADC_PN_TYPE_OWR</span></code></td>
<td><p>RW</p></td>
<td class="default"><p>0x0</p></td>
<td class="description"><section>
</section>
</td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">[0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">ENABLE</span></code></td>
<td><p>RW</p></td>
<td class="default"><p>0x0</p></td>
<td class="description"><section>
</section>
</td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">0x101</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">0x404</span></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">REG_CHAN_STATUS</span></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td class="description"><section>
<p>ADC Interface Control &amp; Status</p>
</section>
</td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">[12]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">CRC_ERR</span></code></td>
<td><p>RW1C</p></td>
<td class="default"><p>0x0</p></td>
<td class="description"><section>
<p>CRC errors. If set, indicates CRC error. Software must first clear this bit before initiating a transfer and monitor afterwards.</p>
</section>
</td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">[11:4]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">STATUS_HEADER</span></code></td>
<td><p>RO</p></td>
<td class="default"><p>0x00</p></td>
<td class="description"><section>
</section>
</td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">[2]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">PN_ERR</span></code></td>
<td><p>RW1C</p></td>
<td class="default"><p>0x0</p></td>
<td class="description"><section>
</section>
</td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">[1]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">PN_OOS</span></code></td>
<td><p>RW1C</p></td>
<td class="default"><p>0x0</p></td>
<td class="description"><section>
</section>
</td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">[0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">OVER_RANGE</span></code></td>
<td><p>RW1C</p></td>
<td class="default"><p>0x0</p></td>
<td class="description"><section>
</section>
</td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">0x102</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">0x408</span></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">REG_CHAN_RAW_DATA</span></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td class="description"><section>
<p>ADC Raw Data Reading</p>
</section>
</td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">[31:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">ADC_READ_DATA[31:0]</span></code></td>
<td><p>RO</p></td>
<td class="default"><p>0x0000</p></td>
<td class="description"><section>
<p>Raw data read from the ADC.</p>
</section>
</td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">0x104</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">0x410</span></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">REG_CHAN_CNTRL_1</span></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td class="description"><section>
<p>ADC Interface Control &amp; Status</p>
</section>
</td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">[31:16]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">DCFILT_OFFSET[15:0]</span></code></td>
<td><p>RW</p></td>
<td class="default"><p>0x0000</p></td>
<td class="description"><section>
<p>DC removal (if equipped) offset. This is a 2’s complement number added to the incoming data to remove a known DC offset. NOT-APPLICABLE if DCFILTER_DISABLE is set (0x1).</p>
</section>
</td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">[15:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">DCFILT_COEFF[15:0]</span></code></td>
<td><p>RW</p></td>
<td class="default"><p>0x0000</p></td>
<td class="description"><section>
</section>
</td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">0x105</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">0x414</span></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">REG_CHAN_CNTRL_2</span></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td class="description"><section>
<p>ADC Interface Control &amp; Status</p>
</section>
</td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">[31:16]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">IQCOR_COEFF_1[15:0]</span></code></td>
<td><p>RW</p></td>
<td class="default"><p>0x0000</p></td>
<td class="description"><section>
<p>IQ correction (if equipped) coefficient. If scale &amp; offset is implemented, this is the scale value and the format is 1.1.14 (sign, integer and fractional bits). If matrix multiplication is used, this is the channel I coefficient and the format is 1.1.14 (sign, integer and fractional bits). If SCALECORRECTION_ONLY is set, this implements the scale value correction for the current channel with the format 1.1.14 (sign, integer and fractional bits). NOT-APPLICABLE if IQCORRECTION_DISABLE is set (0x1).</p>
</section>
</td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">[15:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">IQCOR_COEFF_2[15:0]</span></code></td>
<td><p>RW</p></td>
<td class="default"><p>0x0000</p></td>
<td class="description"><section>
</section>
</td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">0x106</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">0x418</span></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">REG_CHAN_CNTRL_3</span></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td class="description"><section>
<p>ADC Interface Control &amp; Status</p>
</section>
</td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">[19:16]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">ADC_PN_SEL[3:0]</span></code></td>
<td><p>RW</p></td>
<td class="default"><p>0x0</p></td>
<td class="description"><section>
<p>Selects the PN monitor sequence type (available only if ADC supports it). \ - 0x0: pn9a (device specific, modified pn9) \ - 0x1: pn23a (device specific, modified pn23) \ - 0x4: pn7 (standard O.150) \ - 0x5: pn15 (standard O.150) \ - 0x6: pn23 (standard O.150) \ - 0x7: pn31 (standard O.150) \ - 0x9: pnX (device specific, e.g. ad9361) \ - 0x0A: Nibble ramp (Device specific e.g. adrv9001) \ - 0x0B: 16 bit ramp (Device specific e.g. adrv9001) \</p>
</section>
</td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">[3:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">ADC_DATA_SEL[3:0]</span></code></td>
<td><p>RW</p></td>
<td class="default"><p>0x0</p></td>
<td class="description"><section>
</section>
</td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">0x108</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">0x420</span></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">REG_CHAN_USR_CNTRL_1</span></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td class="description"><section>
<p>ADC Interface Control &amp; Status</p>
</section>
</td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">[25]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">USR_DATATYPE_BE</span></code></td>
<td><p>RO</p></td>
<td class="default"><p>0x0</p></td>
<td class="description"><section>
<p>The user data type format- if set, indicates big endian (default is little endian). NOT-APPLICABLE if USERPORTS_DISABLE is set (0x1).</p>
</section>
</td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">[24]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">USR_DATATYPE_SIGNED</span></code></td>
<td><p>RO</p></td>
<td class="default"><p>0x0</p></td>
<td class="description"><section>
</section>
</td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">[23:16]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">USR_DATATYPE_SHIFT[7:0]</span></code></td>
<td><p>RO</p></td>
<td class="default"><p>0x00</p></td>
<td class="description"><section>
</section>
</td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">[15:8]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">USR_DATATYPE_TOTAL_BITS[7:0]</span></code></td>
<td><p>RO</p></td>
<td class="default"><p>0x00</p></td>
<td class="description"><section>
</section>
</td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">[7:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">USR_DATATYPE_BITS[7:0]</span></code></td>
<td><p>RO</p></td>
<td class="default"><p>0x00</p></td>
<td class="description"><section>
</section>
</td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">0x109</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">0x424</span></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">REG_CHAN_USR_CNTRL_2</span></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td class="description"><section>
<p>ADC Interface Control &amp; Status</p>
</section>
</td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">[31:16]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">USR_DECIMATION_M[15:0]</span></code></td>
<td><p>RW</p></td>
<td class="default"><p>0x0000</p></td>
<td class="description"><section>
<p>This holds the user decimation M value of the channel that is currently being selected on the multiplexer above. The total decimation factor is of the form M/N. NOT-APPLICABLE if USERPORTS_DISABLE is set (0x1).</p>
</section>
</td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">[15:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">USR_DECIMATION_N[15:0]</span></code></td>
<td><p>RW</p></td>
<td class="default"><p>0x0000</p></td>
<td class="description"><section>
</section>
</td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">0x10a</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">0x428</span></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">REG_CHAN_CNTRL_4</span></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td class="description"><section>
<p>ADC Interface Control &amp; Status</p>
</section>
</td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">[31:3]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">RESERVED[28:0]</span></code></td>
<td><p>RO</p></td>
<td class="default"><p>0x00000000</p></td>
<td class="description"><section>
<p>Reserved for backward compatibility.</p>
</section>
</td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">[2:0]</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">SOFTSPAN</span> <span class="pre">[2:0]</span></code></td>
<td><p>RW</p></td>
<td class="default"><p>0x7</p></td>
<td class="description"><section>
</section>
</td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">0x110</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">0x440</span></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">REG_*</span></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td class="description"><section>
<p>Channel 1, similar to register 0x100 to 0x10f.</p>
</section>
</td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">0x120</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">0x480</span></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">REG_*</span></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td class="description"><section>
</section>
</td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">0x1f0</span></code></td>
<td><code class="docutils literal notranslate"><span class="pre">0x7c0</span></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"><span class="pre">REG_*</span></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td><code class="docutils literal notranslate"></code></td>
<td class="description"><section>
</section>
</td>
</tr>
</tbody>
</table>
</div>
</div>
</div>
</section>
</section>
</div></section>
<section id="design-guidelines">
<h2>Design Guidelines<a class="headerlink" href="#design-guidelines" title="Link to this heading">#</a></h2>
<p>The control of the chip is done through an SPI interface, which is needed at the
system level.
The <a class="reference internal" href="#template-ip-interface"><span class="std std-ref">Interface</span></a> must be connected directly to the top file of
the design, as IO primitives are part of the  IP.</p>
<p>The example design uses a DMA to move the data from the output of the IP to memory.
If the data needs to be processed in HDL before moving to the memory, it can be
done at the output of the IP (at the  system level) or inside the ADC interface
module (at the IP level).
The example design uses a processor to program all the registers.
If no processor is available in your system, you  can create your IP starting
from the interface module.</p>
</section>
<section id="software-guidelines">
<h2>Software Guidelines<a class="headerlink" href="#software-guidelines" title="Link to this heading">#</a></h2>
<p>Linux is supported also using <a class="reference external" href="https://github.com/analogdevicesinc/linux">ADI Linux repository</a>.</p>
</section>
<section id="references">
<h2>References<a class="headerlink" href="#references" title="Link to this heading">#</a></h2>
<ul class="simple">
<li><p><a class="reference external" href="https://github.com/analogdevicesinc/hdl">ADI HDL repository</a>, <a class="reference external" href="https://github.com/analogdevicesinc/hdl/blob/master/library/axi_ad777x">axi_ad777x</a> library.</p></li>
<li><p><a class="reference external" href="https://github.com/analogdevicesinc/linux">ADI Linux repository</a>.</p></li>
<li><p><a class="reference external" href="https://www.xilinx.com/support/documentation/data_sheets/ds190-Zynq-7000-Overview.pdf">Zynq-7000 SoC Overview</a>.</p></li>
<li><p><a class="reference external" href="https://www.xilinx.com/support/documentation/user_guides/ug865-Zynq-7000-Pkg-Pinout.pdf">Zynq-7000 SoC Packaging and Pinout</a>.</p></li>
</ul>
</section>
</section>

    <script type="text/javascript">
        function init() {
            WaveDrom.ProcessAll();
        }
        window.onload = init;
    </script>
        </article>
      </div>
      <footer>
        
        <div class="related-pages">
          
          
        </div>
        <div class="bottom-of-page">
          <div class="left-details">
            <div class="copyright">
                Copyright &#169; 2023, Analog Devices Inc
            </div>
            Made with <a href="https://www.sphinx-doc.org/">Sphinx</a> and <a class="muted-link" href="https://pradyunsg.me">@pradyunsg</a>'s
            
            <a href="https://github.com/pradyunsg/furo">Furo</a>
            
          </div>
          <div class="right-details">
            
          </div>
        </div>
        
      </footer>
    </div>
    <aside class="toc-drawer">
      
      
      <div class="toc-sticky toc-scroll">
        <div class="toc-title-container">
          <span class="toc-title">
            On this page
          </span>
        </div>
        <div class="toc-tree-container">
          <div class="toc-tree">
            <ul>
<li><a class="reference internal" href="#">IP Template</a><ul>
<li><a class="reference internal" href="#features">Features</a></li>
<li><a class="reference internal" href="#files">Files</a></li>
<li><a class="reference internal" href="#block-diagram">Block Diagram</a></li>
<li><a class="reference internal" href="#configuration-parameters">Configuration Parameters</a></li>
<li><a class="reference internal" href="#interface">Interface</a></li>
<li><a class="reference internal" href="#detailed-architecture">Detailed Architecture</a></li>
<li><a class="reference internal" href="#detailed-description">Detailed Description</a></li>
<li><a class="reference internal" href="#register-map">Register Map</a></li>
<li><a class="reference internal" href="#design-guidelines">Design Guidelines</a></li>
<li><a class="reference internal" href="#software-guidelines">Software Guidelines</a></li>
<li><a class="reference internal" href="#references">References</a></li>
</ul>
</li>
</ul>

          </div>
        </div>
      </div>
      
      
    </aside>
  </div>
</div><script src="../../_static/documentation_options.js?v=34cd777e"></script>
    <script src="../../_static/doctools.js?v=888ff710"></script>
    <script src="../../_static/sphinx_highlight.js?v=dc90522c"></script>
    <script src="../../_static/scripts/furo.js?v=32e29ea5"></script>
    <script src="https://wavedrom.com/skins/default.js"></script>
    <script src="https://wavedrom.com/wavedrom.min.js"></script>
    </body>
</html>