var group__UDMA__Peripheral__Access__Layer =
[
    [ "UDMA Register Masks", "group__UDMA__Register__Masks.html", "group__UDMA__Register__Masks" ],
    [ "UDMA_GC Peripheral Access Layer", "group__UDMA__GC__Peripheral__Access__Layer.html", "group__UDMA__GC__Peripheral__Access__Layer" ],
    [ "UDMA_Type", "structUDMA__Type.html", [
      [ "RX_CFG", "group__EFUSE__REGS__Peripheral__Access__Layer.html#ga54d8a7fa408932dc1d5c63a64e0d0ea9", null ],
      [ "RX_INITCFG", "group__EFUSE__REGS__Peripheral__Access__Layer.html#ga4ec647141335da415443c0e84b0f9178", null ],
      [ "RX_SADDR", "group__EFUSE__REGS__Peripheral__Access__Layer.html#ga0b79866e8dd545f74e5838fc51ed61b3", null ],
      [ "RX_SIZE", "group__EFUSE__REGS__Peripheral__Access__Layer.html#ga69580075a5e2897e823ef7fd35e8dfd4", null ],
      [ "TX_CFG", "group__EFUSE__REGS__Peripheral__Access__Layer.html#ga905d3396d085a1443c60ef25e7eab997", null ],
      [ "TX_INITCFG", "group__EFUSE__REGS__Peripheral__Access__Layer.html#ga7cdbfb4c091305c0794eea5a7daf5c14", null ],
      [ "TX_SADDR", "group__EFUSE__REGS__Peripheral__Access__Layer.html#gac6736e13b3a07ab1a31fe8193f85a026", null ],
      [ "TX_SIZE", "group__EFUSE__REGS__Peripheral__Access__Layer.html#ga8c2907ad8dc1de04a9bebb0ea6f9e4a1", null ]
    ] ],
    [ "UDMA_PERIPH_OFFSET", "group__UDMA__Peripheral__Access__Layer.html#gaa5ae208f8a88dc99f866ba97bd7f0d8d", null ],
    [ "UDMA_Type", "group__UDMA__Peripheral__Access__Layer.html#gaa917da97932339aa2742f50c623becea", null ]
];