Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
| Date         : Tue Apr 02 02:12:51 2019
| Host         : DESKTOP-5S4MHT1 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file UART_TX_control_sets_placed.rpt
| Design       : UART_TX
| Device       : xc7k325t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |    19 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               7 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              14 |            9 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------+-------------------------+------------------+------------------+----------------+
| Clock Signal |      Enable Signal      | Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------+-------------------------+------------------+------------------+----------------+
|  i_Clk_BUFG  | r_TX_Done_i_1_n_0       |                  |                1 |              1 |
|  i_Clk_BUFG  | o_TX_Active_i_1_n_0     |                  |                1 |              1 |
|  i_Clk_BUFG  |                         |                  |                2 |              7 |
|  i_Clk_BUFG  | r_Clk_Count[10]_i_1_n_0 |                  |                7 |             12 |
+--------------+-------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     2 |
| 7      |                     1 |
| 12     |                     1 |
+--------+-----------------------+


