#-----------------------------------------------------------
# Vivado v2013.4 (64-bit)
# SW Build 353583 on Mon Dec  9 17:26:26 MST 2013
# IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
# Start of session at: Wed Apr  1 20:35:21 2015
# Process ID: 22484
# Log file: /home/michael/android_partial_reconfiguration/boot/vivado.log
# Journal file: /home/michael/android_partial_reconfiguration/boot/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/michael/android_partial_reconfiguration/hdmi_ref/vivado/projects/adv7511/zed/adv7511_zed.xpr
open_bd_design {/home/michael/android_partial_reconfiguration/hdmi_ref/vivado/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/system.bd}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
set_param memdata.disableAnnotatedBMM 1
set_param memdata.disableBRAMInitStrings 1
set_param memdata.ignoreEmbeddedBMMProperties 1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
open_run impl_1
export_hardware [get_files /home/michael/android_partial_reconfiguration/hdmi_ref/vivado/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/system.bd] [get_runs impl_1] -bitstream
launch_sdk -bit /home/michael/android_partial_reconfiguration/hdmi_ref/vivado/projects/adv7511/zed/adv7511_zed.sdk/SDK/SDK_Export/hw/system_top.bit -workspace /home/michael/android_partial_reconfiguration/hdmi_ref/vivado/projects/adv7511/zed/adv7511_zed.sdk/SDK/SDK_Export -hwspec /home/michael/android_partial_reconfiguration/hdmi_ref/vivado/projects/adv7511/zed/adv7511_zed.sdk/SDK/SDK_Export/hw/system.xml
close_project
create_project aes_no_hdmi /D/xilinx_workspace/aes_no_hdmi -part xc7z020clg484-1
set_property board em.avnet.com:zynq:zed:d [current_project]
set_property ip_repo_paths  /D/xilinx_workspace/aes_runner [current_fileset]
update_ip_catalog
create_bd_design "design_1"
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.3 processing_system7_0
endgroup
startgroup
set_property -dict [list CONFIG.preset {ZedBoard}] [get_bd_cells processing_system7_0]
set_property -dict [list CONFIG.PCW_USE_S_AXI_HP0 {1}] [get_bd_cells processing_system7_0]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" }  [get_bd_cells processing_system7_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:aes:1.0 aes_0
endgroup
set_property location {0.5 -58 260} [get_bd_cells aes_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" }  [get_bd_intf_pins aes_0/S_AXI_AXI4LITES]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "New Blk_Mem_Gen" }  [get_bd_intf_pins aes_0/s_data_in_V_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "New Blk_Mem_Gen" }  [get_bd_intf_pins aes_0/s_encrypted_out_V_PORTB]
startgroup
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.use_bram_block {BRAM_Controller}] [get_bd_cells aes_0_bram]
endgroup
startgroup
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM}] [get_bd_cells aes_0_bram_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_cdma:4.1 axi_cdma_0
endgroup
set_property location {2 530 520} [get_bd_cells axi_cdma_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/aes_0/M_AXI_AXI_DMA_SLAVE" }  [get_bd_intf_pins axi_cdma_0/S_AXI_LITE]
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_HP0 {1}] [get_bd_cells processing_system7_0]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/axi_cdma_0/M_AXI" }  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
startgroup
set_property -dict [list CONFIG.Component_Name {design_1_axi_cdma_0_0} CONFIG.C_INCLUDE_SG {0}] [get_bd_cells axi_cdma_0]
endgroup
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.NUM_SI {3}] [get_bd_cells axi_mem_intercon]
endgroup
startgroup
set_property -dict [list CONFIG.NUM_SI {1} CONFIG.NUM_MI {3}] [get_bd_cells axi_mem_intercon]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:3.0 axi_bram_ctrl_0
endgroup
set_property location {6 1873 466} [get_bd_cells axi_bram_ctrl_0]
set_property -dict [list CONFIG.SINGLE_PORT_BRAM {1}] [get_bd_cells axi_bram_ctrl_0]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/aes_0_bram" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/axi_cdma_0/M_AXI" }  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:3.0 axi_bram_ctrl_1
endgroup
set_property location {6 1907 603} [get_bd_cells axi_bram_ctrl_1]
set_property -dict [list CONFIG.SINGLE_PORT_BRAM {1}] [get_bd_cells axi_bram_ctrl_1]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/aes_0_bram_0" }  [get_bd_intf_pins axi_bram_ctrl_1/BRAM_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/axi_cdma_0/M_AXI" }  [get_bd_intf_pins axi_bram_ctrl_1/S_AXI]
save_bd_design
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.0 xlconstant_0
endgroup
set_property location {2 627 668} [get_bd_cells xlconstant_0]
connect_bd_net [get_bd_pins xlconstant_0/const] [get_bd_pins aes_0/ap_start]
connect_bd_net [get_bd_pins axi_cdma_0/cdma_introut] [get_bd_pins aes_0/read_finished_interrupt_V]
connect_bd_net -net [get_bd_nets axi_cdma_0_cdma_introut] [get_bd_pins aes_0/write_finished_interrupt_V] [get_bd_pins axi_cdma_0/cdma_introut]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {1} CONFIG.C_ALL_INPUTS {1}] [get_bd_cells axi_gpio_0]
endgroup
connect_bd_net [get_bd_pins aes_0/finished] [get_bd_pins axi_gpio_0/gpio_io_i]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" }  [get_bd_intf_pins axi_gpio_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "Custom" }  [get_bd_intf_pins axi_gpio_0/GPIO]
delete_bd_objs [get_bd_intf_nets axi_gpio_0_GPIO]
delete_bd_objs [get_bd_intf_ports gpio_rtl]
save_bd_design
regenerate_bd_layout
save_bd_design
launch_runs impl_1 -to_step write_bitstream
make_wrapper -files [get_files /D/xilinx_workspace/aes_no_hdmi/aes_no_hdmi.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse /D/xilinx_workspace/aes_no_hdmi/aes_no_hdmi.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
open_run impl_1
export_hardware [get_files /D/xilinx_workspace/aes_no_hdmi/aes_no_hdmi.srcs/sources_1/bd/design_1/design_1.bd] [get_runs impl_1] -bitstream
launch_sdk -bit /D/xilinx_workspace/aes_no_hdmi/aes_no_hdmi.sdk/SDK/SDK_Export/hw/design_1_wrapper.bit -workspace /D/xilinx_workspace/aes_no_hdmi/aes_no_hdmi.sdk/SDK/SDK_Export -hwspec /D/xilinx_workspace/aes_no_hdmi/aes_no_hdmi.sdk/SDK/SDK_Export/hw/design_1.xml
open_bd_design {/D/xilinx_workspace/aes_no_hdmi/aes_no_hdmi.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.C_M_AXI_AXI_DMA_SLAVE_TARGET_ADDR {0x44A00000}] [get_bd_cells aes_0]
endgroup
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
refresh_design
export_hardware [get_files /D/xilinx_workspace/aes_no_hdmi/aes_no_hdmi.srcs/sources_1/bd/design_1/design_1.bd] [get_runs impl_1] -bitstream
launch_sdk -bit /D/xilinx_workspace/aes_no_hdmi/aes_no_hdmi.sdk/SDK/SDK_Export/hw/design_1_wrapper.bit -workspace /D/xilinx_workspace/aes_no_hdmi/aes_no_hdmi.sdk/SDK/SDK_Export -hwspec /D/xilinx_workspace/aes_no_hdmi/aes_no_hdmi.sdk/SDK/SDK_Export/hw/design_1.xml
