<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.20"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Inverter: AXI4Stream_InverterWrapper Entity Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Inverter
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.20 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#Generics">Generics</a> &#124;
<a href="#Ports">Ports</a> &#124;
<a href="#Libraries">Libraries</a> &#124;
<a href="#Use_20Clauses">Use Clauses</a>  </div>
  <div class="headertitle">
<div class="title">AXI4Stream_InverterWrapper Entity Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>The output of this module contains <em>m00_axis_tdata</em> which is the inverted input <em>s00_axis_tdata</em> (In reality just the bytes after the 54th are inverted, since the first 54 bytes contain the BMP header, which must be kept untouched), <em>m00_axis_tvalid</em>, which is basically a sampled version of the <em>s00_axis_tvalid</em> coming from the DMA, <em>s00_axis_tready</em>, which is the same of the <em>m00_axis_tready</em> coming from the "following DMA" and <em>m00_axis_tlast</em>, which is the sampled version of the incoming <em>s00_axis_tlast</em>. Furthermore, in case of <em>DEBUG_MODE = TRUE</em>, the module shows two additional ports, <em>counter</em> and <em>file_dimension</em>, which are used for debugging with the ILA.  
 <a href="class_a_x_i4_stream___inverter_wrapper.html#details">More...</a></p>
<div class="dynheader">
Inheritance diagram for AXI4Stream_InverterWrapper:</div>
<div class="dyncontent">
<div class="center"><img src="class_a_x_i4_stream___inverter_wrapper__inherit__graph.png" border="0" usemap="#a_a_x_i4_stream___inverter_wrapper_inherit__map" alt="Inheritance graph"/></div>
<map name="_a_x_i4_stream___inverter_wrapper_inherit__map" id="_a_x_i4_stream___inverter_wrapper_inherit__map">
<area shape="rect" title="The output of this module contains m00_axis_tdata which is the inverted input s00_axis_tdata (In real..." alt="" coords="5,80,192,107"/>
<area shape="rect" href="class_a_x_i4_stream___inverter.html" title="The entity of this module can be described by the following images:" alt="" coords="29,155,168,181"/>
<area shape="rect" href="class_inverter.html" title="The output of this module contains inverted_tdata which is the inverted input in_tdata (In reality ju..." alt="" coords="67,5,130,32"/>
<area shape="rect" href="classtb___a_x_i4_stream___inverter.html" title=" " alt="" coords="21,229,177,256"/>
</map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<div class="dynheader">
Collaboration diagram for AXI4Stream_InverterWrapper:</div>
<div class="dyncontent">
<div class="center"><img src="class_a_x_i4_stream___inverter_wrapper__coll__graph.png" border="0" usemap="#a_a_x_i4_stream___inverter_wrapper_coll__map" alt="Collaboration graph"/></div>
<map name="_a_x_i4_stream___inverter_wrapper_coll__map" id="_a_x_i4_stream___inverter_wrapper_coll__map">
<area shape="rect" title="The output of this module contains m00_axis_tdata which is the inverted input s00_axis_tdata (In real..." alt="" coords="5,80,192,107"/>
<area shape="rect" href="class_inverter.html" title="The output of this module contains inverted_tdata which is the inverted input in_tdata (In reality ju..." alt="" coords="67,5,130,32"/>
</map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Entities</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_a_x_i4_stream___inverter_wrapper_1_1_behavioral.html">Behavioral</a> &#160;</td><td class="memItemRight" valign="bottom">architecture</td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The module is the HDL wrapper and instantiates the <em><a class="el" href="class_inverter.html" title="The output of this module contains inverted_tdata which is the inverted input in_tdata (In reality ju...">Inverter</a></em>.  <a href="class_a_x_i4_stream___inverter_wrapper_1_1_behavioral.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Libraries"></a>
Libraries</h2></td></tr>
 <tr class="memitem:ae4f03c286607f3181e16b9aa12d0c6d4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_a_x_i4_stream___inverter_wrapper.html#ae4f03c286607f3181e16b9aa12d0c6d4">IEEE</a>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:ae4f03c286607f3181e16b9aa12d0c6d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Standard IEEE Library.  <a href="#ae4f03c286607f3181e16b9aa12d0c6d4"></a><br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Use_20Clauses"></a>
Use Clauses</h2></td></tr>
 <tr class="memitem:aa4b2b25246a821511120e3149b003563"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_a_x_i4_stream___inverter_wrapper.html#aa4b2b25246a821511120e3149b003563">STD_LOGIC_1164</a>&#160;</td><td class="memItemRight" valign="bottom">  </td></tr>
<tr class="memdesc:aa4b2b25246a821511120e3149b003563"><td class="mdescLeft">&#160;</td><td class="mdescRight">Standard Logic Vector Library.  <a href="#aa4b2b25246a821511120e3149b003563"></a><br /></td></tr>
<tr class="memitem:ae00f3f04545af57582ff10609eee23e2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_a_x_i4_stream___inverter_wrapper.html#ae00f3f04545af57582ff10609eee23e2">NUMERIC_STD</a>&#160;</td><td class="memItemRight" valign="bottom">  </td></tr>
<tr class="memdesc:ae00f3f04545af57582ff10609eee23e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Numeric Library.  <a href="#ae00f3f04545af57582ff10609eee23e2"></a><br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Generics"></a>
Generics</h2></td></tr>
 <tr class="memitem:a8294319c0aedd2b32a38da362c1c6105"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_a_x_i4_stream___inverter_wrapper.html#a8294319c0aedd2b32a38da362c1c6105">DEBUG_MODE</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="keywordtype">BOOLEAN</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">TRUE</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:a8294319c0aedd2b32a38da362c1c6105"><td class="mdescLeft">&#160;</td><td class="mdescRight">If DEBUG_MODE = TRUE, the module shows the ports counter and file_dimension in such a way we can use them for debugging with ILA.  <a href="#a8294319c0aedd2b32a38da362c1c6105"></a><br /></td></tr>
<tr class="memitem:aec62547080d0e4d4624ffbc5a4528787"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_a_x_i4_stream___inverter_wrapper.html#aec62547080d0e4d4624ffbc5a4528787">DATA_WIDTH</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="keywordtype">POSITIVE</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">range</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">TO</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:aec62547080d0e4d4624ffbc5a4528787"><td class="mdescLeft">&#160;</td><td class="mdescRight">The incoming image can have values that range from 0 to 255 by definition, so the data can be represented by just 8 bits.  <a href="#aec62547080d0e4d4624ffbc5a4528787"></a><br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="3"><h2 class="groupheader"><a name="Ports"></a>
Ports</h2></td></tr>
 <tr class="memitem:ab94494fc37d4189a4207f6d068d25cf7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_a_x_i4_stream___inverter_wrapper.html#ab94494fc37d4189a4207f6d068d25cf7">resetn</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">STD_LOGIC</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ab94494fc37d4189a4207f6d068d25cf7"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Synchronous resetn active low.  <a href="#ab94494fc37d4189a4207f6d068d25cf7"></a><br /></td></tr>
<tr class="memitem:a70120f1e8cec2d88609e7ce3c4d8f941"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_a_x_i4_stream___inverter_wrapper.html#a70120f1e8cec2d88609e7ce3c4d8f941">clk</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">STD_LOGIC</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a70120f1e8cec2d88609e7ce3c4d8f941"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">PS Clock.  <a href="#a70120f1e8cec2d88609e7ce3c4d8f941"></a><br /></td></tr>
<tr class="memitem:a2fc5d0684e644ac8fbf2c8485558f098"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_a_x_i4_stream___inverter_wrapper.html#a2fc5d0684e644ac8fbf2c8485558f098">s00_axis_tdata</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">STD_LOGIC_VECTOR</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_a_x_i4_stream___inverter_wrapper.html#aec62547080d0e4d4624ffbc5a4528787">DATA_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a2fc5d0684e644ac8fbf2c8485558f098"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Incoming data from the DMA/Chip2Chip.  <a href="#a2fc5d0684e644ac8fbf2c8485558f098"></a><br /></td></tr>
<tr class="memitem:a30de33c5a1f37a75de8237627c8c84e1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_a_x_i4_stream___inverter_wrapper.html#a30de33c5a1f37a75de8237627c8c84e1">s00_axis_tvalid</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">STD_LOGIC</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a30de33c5a1f37a75de8237627c8c84e1"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Valid of the incoming data.  <a href="#a30de33c5a1f37a75de8237627c8c84e1"></a><br /></td></tr>
<tr class="memitem:a38509f76932edd948678f4c84ac8924b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_a_x_i4_stream___inverter_wrapper.html#a38509f76932edd948678f4c84ac8924b">s00_axis_tlast</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">STD_LOGIC</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a38509f76932edd948678f4c84ac8924b"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">End of the incoming packet.  <a href="#a38509f76932edd948678f4c84ac8924b"></a><br /></td></tr>
<tr class="memitem:ac42b0be8253dd65340bbc01fe4297a93"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_a_x_i4_stream___inverter_wrapper.html#ac42b0be8253dd65340bbc01fe4297a93">s00_axis_tready</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">STD_LOGIC</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ac42b0be8253dd65340bbc01fe4297a93"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Ready of the *Inverter*: basically it is the same of the ready coming from the "following DMA".  <a href="#ac42b0be8253dd65340bbc01fe4297a93"></a><br /></td></tr>
<tr class="memitem:ae3958827e7731b432c6766ab226cc025"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_a_x_i4_stream___inverter_wrapper.html#ae3958827e7731b432c6766ab226cc025">m00_axis_tdata</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">STD_LOGIC_VECTOR</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_a_x_i4_stream___inverter_wrapper.html#aec62547080d0e4d4624ffbc5a4528787">DATA_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ae3958827e7731b432c6766ab226cc025"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Inverted output: Just the bytes after the 54th are inverted, indeed the Header is not touched.  <a href="#ae3958827e7731b432c6766ab226cc025"></a><br /></td></tr>
<tr class="memitem:ad5dd8230d41bf9e17125c2aa96c87d72"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_a_x_i4_stream___inverter_wrapper.html#ad5dd8230d41bf9e17125c2aa96c87d72">m00_axis_tvalid</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">STD_LOGIC</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ad5dd8230d41bf9e17125c2aa96c87d72"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Output valid: basically it is the sampled version of *s00_axis_tvalid*.  <a href="#ad5dd8230d41bf9e17125c2aa96c87d72"></a><br /></td></tr>
<tr class="memitem:a73e8dc9586e4e496fe8f9ab0f107c1ab"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_a_x_i4_stream___inverter_wrapper.html#a73e8dc9586e4e496fe8f9ab0f107c1ab">m00_axis_tlast</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">STD_LOGIC</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a73e8dc9586e4e496fe8f9ab0f107c1ab"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">End of the exiting packets: it is the sampled version of *s00_axis_tlast*.  <a href="#a73e8dc9586e4e496fe8f9ab0f107c1ab"></a><br /></td></tr>
<tr class="memitem:a1227cb1b69c530d36beda36998aa3b21"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_a_x_i4_stream___inverter_wrapper.html#a1227cb1b69c530d36beda36998aa3b21">m00_axis_tready</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">STD_LOGIC</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a1227cb1b69c530d36beda36998aa3b21"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Ready of the DMA/Chip2Chip.  <a href="#a1227cb1b69c530d36beda36998aa3b21"></a><br /></td></tr>
<tr class="memitem:af584e1b68a7ac19c87e3460ea5e9f31b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_a_x_i4_stream___inverter_wrapper.html#af584e1b68a7ac19c87e3460ea5e9f31b">counter</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">STD_LOGIC_VECTOR</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:af584e1b68a7ac19c87e3460ea5e9f31b"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">If *DEBUG_MODE = TRUE*, this port is shown and represents the actual value of the internal packet counter, which counts the number of incoming packets.  <a href="#af584e1b68a7ac19c87e3460ea5e9f31b"></a><br /></td></tr>
<tr class="memitem:acdc1fe26f89b98287224a3c41b467af0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_a_x_i4_stream___inverter_wrapper.html#acdc1fe26f89b98287224a3c41b467af0">file_dimension</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">STD_LOGIC_VECTOR</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:acdc1fe26f89b98287224a3c41b467af0"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">If <em>DEBUG_MODE = TRUE</em>, this port is shown and represents the dimension of the incoming file, read from the Header.  <a href="#acdc1fe26f89b98287224a3c41b467af0"></a><br /></td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>The output of this module contains <em>m00_axis_tdata</em> which is the inverted input <em>s00_axis_tdata</em> (In reality just the bytes after the 54th are inverted, since the first 54 bytes contain the BMP header, which must be kept untouched), <em>m00_axis_tvalid</em>, which is basically a sampled version of the <em>s00_axis_tvalid</em> coming from the DMA, <em>s00_axis_tready</em>, which is the same of the <em>m00_axis_tready</em> coming from the "following DMA" and <em>m00_axis_tlast</em>, which is the sampled version of the incoming <em>s00_axis_tlast</em>. Furthermore, in case of <em>DEBUG_MODE = TRUE</em>, the module shows two additional ports, <em>counter</em> and <em>file_dimension</em>, which are used for debugging with the ILA. </p>
</div><h2 class="groupheader">Member Data Documentation</h2>
<a id="a70120f1e8cec2d88609e7ce3c4d8f941"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70120f1e8cec2d88609e7ce3c4d8f941">&#9670;&nbsp;</a></span>clk</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_a_x_i4_stream___inverter_wrapper.html#a70120f1e8cec2d88609e7ce3c4d8f941">clk</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">STD_LOGIC</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>PS Clock. </p>

</div>
</div>
<a id="af584e1b68a7ac19c87e3460ea5e9f31b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af584e1b68a7ac19c87e3460ea5e9f31b">&#9670;&nbsp;</a></span>counter</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_a_x_i4_stream___inverter_wrapper.html#af584e1b68a7ac19c87e3460ea5e9f31b">counter</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">STD_LOGIC_VECTOR</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>If *DEBUG_MODE = TRUE*, this port is shown and represents the actual value of the internal packet counter, which counts the number of incoming packets. </p>

</div>
</div>
<a id="aec62547080d0e4d4624ffbc5a4528787"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec62547080d0e4d4624ffbc5a4528787">&#9670;&nbsp;</a></span>DATA_WIDTH</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_a_x_i4_stream___inverter_wrapper.html#aec62547080d0e4d4624ffbc5a4528787">DATA_WIDTH</a> <b><span class="vhdlchar"> </span></b> <b><span class="keywordtype">POSITIVE</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">range</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">TO</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Generic</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>The incoming image can have values that range from 0 to 255 by definition, so the data can be represented by just 8 bits. </p>

</div>
</div>
<a id="a8294319c0aedd2b32a38da362c1c6105"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8294319c0aedd2b32a38da362c1c6105">&#9670;&nbsp;</a></span>DEBUG_MODE</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_a_x_i4_stream___inverter_wrapper.html#a8294319c0aedd2b32a38da362c1c6105">DEBUG_MODE</a> <b><span class="vhdlchar"> </span></b> <b><span class="keywordtype">BOOLEAN</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">TRUE</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Generic</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>If DEBUG_MODE = TRUE, the module shows the ports counter and file_dimension in such a way we can use them for debugging with ILA. </p>

</div>
</div>
<a id="acdc1fe26f89b98287224a3c41b467af0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acdc1fe26f89b98287224a3c41b467af0">&#9670;&nbsp;</a></span>file_dimension</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_a_x_i4_stream___inverter_wrapper.html#acdc1fe26f89b98287224a3c41b467af0">file_dimension</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">STD_LOGIC_VECTOR</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>If <em>DEBUG_MODE = TRUE</em>, this port is shown and represents the dimension of the incoming file, read from the Header. </p>

</div>
</div>
<a id="ae4f03c286607f3181e16b9aa12d0c6d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4f03c286607f3181e16b9aa12d0c6d4">&#9670;&nbsp;</a></span>IEEE</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_a_x_i4_stream___inverter_wrapper.html#ae4f03c286607f3181e16b9aa12d0c6d4">IEEE</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Library</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Standard IEEE Library. </p>

</div>
</div>
<a id="ae3958827e7731b432c6766ab226cc025"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3958827e7731b432c6766ab226cc025">&#9670;&nbsp;</a></span>m00_axis_tdata</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_a_x_i4_stream___inverter_wrapper.html#ae3958827e7731b432c6766ab226cc025">m00_axis_tdata</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">STD_LOGIC_VECTOR</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_a_x_i4_stream___inverter_wrapper.html#aec62547080d0e4d4624ffbc5a4528787">DATA_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Inverted output: Just the bytes after the 54th are inverted, indeed the Header is not touched. </p>

</div>
</div>
<a id="a73e8dc9586e4e496fe8f9ab0f107c1ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73e8dc9586e4e496fe8f9ab0f107c1ab">&#9670;&nbsp;</a></span>m00_axis_tlast</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_a_x_i4_stream___inverter_wrapper.html#a73e8dc9586e4e496fe8f9ab0f107c1ab">m00_axis_tlast</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">STD_LOGIC</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>End of the exiting packets: it is the sampled version of *s00_axis_tlast*. </p>

</div>
</div>
<a id="a1227cb1b69c530d36beda36998aa3b21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1227cb1b69c530d36beda36998aa3b21">&#9670;&nbsp;</a></span>m00_axis_tready</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_a_x_i4_stream___inverter_wrapper.html#a1227cb1b69c530d36beda36998aa3b21">m00_axis_tready</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">STD_LOGIC</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Ready of the DMA/Chip2Chip. </p>

</div>
</div>
<a id="ad5dd8230d41bf9e17125c2aa96c87d72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5dd8230d41bf9e17125c2aa96c87d72">&#9670;&nbsp;</a></span>m00_axis_tvalid</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_a_x_i4_stream___inverter_wrapper.html#ad5dd8230d41bf9e17125c2aa96c87d72">m00_axis_tvalid</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">STD_LOGIC</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Output valid: basically it is the sampled version of *s00_axis_tvalid*. </p>

</div>
</div>
<a id="ae00f3f04545af57582ff10609eee23e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae00f3f04545af57582ff10609eee23e2">&#9670;&nbsp;</a></span>NUMERIC_STD</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_a_x_i4_stream___inverter_wrapper.html#ae00f3f04545af57582ff10609eee23e2">NUMERIC_STD</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">use clause</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Numeric Library. </p>

</div>
</div>
<a id="ab94494fc37d4189a4207f6d068d25cf7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab94494fc37d4189a4207f6d068d25cf7">&#9670;&nbsp;</a></span>resetn</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_a_x_i4_stream___inverter_wrapper.html#ab94494fc37d4189a4207f6d068d25cf7">resetn</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">STD_LOGIC</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Synchronous resetn active low. </p>

</div>
</div>
<a id="a2fc5d0684e644ac8fbf2c8485558f098"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2fc5d0684e644ac8fbf2c8485558f098">&#9670;&nbsp;</a></span>s00_axis_tdata</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_a_x_i4_stream___inverter_wrapper.html#a2fc5d0684e644ac8fbf2c8485558f098">s00_axis_tdata</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">STD_LOGIC_VECTOR</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_a_x_i4_stream___inverter_wrapper.html#aec62547080d0e4d4624ffbc5a4528787">DATA_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Incoming data from the DMA/Chip2Chip. </p>

</div>
</div>
<a id="a38509f76932edd948678f4c84ac8924b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38509f76932edd948678f4c84ac8924b">&#9670;&nbsp;</a></span>s00_axis_tlast</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_a_x_i4_stream___inverter_wrapper.html#a38509f76932edd948678f4c84ac8924b">s00_axis_tlast</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">STD_LOGIC</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>End of the incoming packet. </p>

</div>
</div>
<a id="ac42b0be8253dd65340bbc01fe4297a93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac42b0be8253dd65340bbc01fe4297a93">&#9670;&nbsp;</a></span>s00_axis_tready</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_a_x_i4_stream___inverter_wrapper.html#ac42b0be8253dd65340bbc01fe4297a93">s00_axis_tready</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">STD_LOGIC</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Ready of the *Inverter*: basically it is the same of the ready coming from the "following DMA". </p>

</div>
</div>
<a id="a30de33c5a1f37a75de8237627c8c84e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30de33c5a1f37a75de8237627c8c84e1">&#9670;&nbsp;</a></span>s00_axis_tvalid</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_a_x_i4_stream___inverter_wrapper.html#a30de33c5a1f37a75de8237627c8c84e1">s00_axis_tvalid</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">STD_LOGIC</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Valid of the incoming data. </p>

</div>
</div>
<a id="aa4b2b25246a821511120e3149b003563"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4b2b25246a821511120e3149b003563">&#9670;&nbsp;</a></span>STD_LOGIC_1164</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_a_x_i4_stream___inverter_wrapper.html#aa4b2b25246a821511120e3149b003563">STD_LOGIC_1164</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">use clause</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Standard Logic Vector Library. </p>

</div>
</div>
<hr/>The documentation for this class was generated from the following file:<ul>
<li>D:/MW/MW/Utility_Ip_Core/ip_repo/AXI4Stream_Inverter/hdl/<a class="el" href="_a_x_i4_stream___inverter_wrapper_8vhd.html">AXI4Stream_InverterWrapper.vhd</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="http://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.8.20
</small></address>
</body>
</html>
