// Seed: 4186006283
module module_0;
  always @(negedge id_1) begin
    id_1 <= 1;
  end
  assign id_1 = id_1;
  always #1;
  id_2(
      .id_0(1),
      .id_1(1),
      .id_2(~id_1),
      .id_3(1),
      .id_4(1),
      .id_5(1),
      .id_6(1'b0),
      .id_7(1'b0),
      .id_8(1'd0),
      .id_9(1)
  );
  assign id_2 = id_2;
endmodule
module module_1;
  wire id_1;
  module_0();
  wire id_2;
  assign id_2 = id_1;
endmodule
