# Cadence-Virtuoso-Projects

This repository is a collection of my **Cadence Virtuoso labs and projects** completed in the 
**VLSI System Design Lab (EE 6540L, Fall 2025)** at Wright State University, as well as 
independent extensions like an **8-bit CPU/ALU**.

The work is implemented using **45nm CMOS technology** and demonstrates 
**industry-relevant skills in ASIC/RTL design, digital VLSI, and verification**.

##  Skills Demonstrated
- **Cadence Virtuoso + Spectre**: schematic design, simulation, waveform verification  
- **45nm CMOS**: transistor-level digital circuit design and analysis  
- **Circuit Design**: inverters, NAND/NOR, D flip-flops, adders/subtractors, counters, decoders  
- **System-Level Design**: Prime number detector, 8-bit adder/subtractor, 8-bit CPU/ALU  
- **Analysis**: propagation delay, power, energy-delay product (EDP), and optimization  

##  Labs & Projects  
- <a href = "https://github.com/KeerthiPatil-RTL/Cadence-Virtuoso-Projects/blob/b46559fff5da700f8d139dbc72d92d851128b159/UNIX%20commands/Report.md">UNIX Commands</a> 
- <a href = "https://github.com/KeerthiPatil-RTL/Cadence-Virtuoso-Projects/blob/1f547fa93c86ab4b67b09a3f18e6f4f7903a4e52/Lab1_PrimeNumberDetector/Report.md">Lab 1: 4-bit Prime Number Detector & 1 Detector</a>    
- <a href = "https://github.com/KeerthiPatil-RTL/Cadence-Virtuoso-Projects/blob/1f547fa93c86ab4b67b09a3f18e6f4f7903a4e52/Lab2_Inverter%20and%203-Input%20NAND%20(Transistor-Level%20Design)/Report.md">Lab 2: Inverter and 3-input NAND</a>    
- <a href = "https://github.com/KeerthiPatil-RTL/Cadence-Virtuoso-Projects/blob/4a2d3ec85bf523ccca4122c49c4e83d38c71a940/Lab%203_Inverter%20Layout%20%26%20NAND%20Stick%20Diagram/Report.md">Lab 3: Inverter Layout & NAND Stick Diagram</a>  
- <a href = "https://github.com/KeerthiPatil-RTL/Cadence-Virtuoso-Projects/blob/110be3fdc3070887602bcc84baf5a11ec47287f3/Lab%204_Standard%20Cell%20Design/Report.md">Lab 4: Standard Cell Design</a>   
- <a href = "https://github.com/KeerthiPatil-RTL/Cadence-Virtuoso-Projects/blob/cd572a7f978599eab984dba75baff294a3fffa8a/Lab%205%3A%204-bit%20Adder%20or%20subtractor%20(compound%20and%20standard%20gates)/Report.md">Lab 5: 4-bit Adder/Subtractor (Compound vs Standard Gate)</a>   
- <a href = "https://github.com/KeerthiPatil-RTL/Cadence-Virtuoso-Projects/blob/4ac795d5c3880885f2eb2bc92e5387ea4ebab306/Lab%206%3A%20D%20Flip-Flop%20with%20Preset%20%26%20Clear/Report.md">Lab 6: D Flip-Flop with Preset & Clear</a>     
- <a href = "https://github.com/KeerthiPatil-RTL/Cadence-Virtuoso-Projects/blob/6c45382afbde5d70de18578c19a4db8b49467b28/Lab%207%3A%204-bit%20Binary-decimal%20Down%20Counter/Report.md"> Lab 7: 4-bit Binary-decimal Down Counter</a>    
- <a href = "https://github.com/KeerthiPatil-RTL/Cadence-Virtuoso-Projects/blob/abef7685442a89b09a3998029e52878c94a0b6aa/Lab%208%3A%203-to-8%20Decoder%20with%20optimized%20EDP/Report.md"> Lab 8: 3-to-8 Decoder with optimized EDP</a>
- **Project**: High-Performance 8-bit ALU Microarchitecture Design    
- **Project**: 8-bit RISC CPU Architecture & RTL Implementation 

##  Certifications
- Semiconductor 101 (Cadence University)  
- Front-End Digital Design & Verification v2.0 (in progress)  

##  Career Relevance
This repository highlights my **hands-on training in Cadence tools** and 
**CMOS VLSI design flow**, aligning with roles in:  
- ASIC/RTL Design  
- Digital VLSI & SoC Development  
- Design Verification  
