#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Apr 27 22:30:21 2020
# Process ID: 1996
# Current directory: D:/Programming/Git/cse125/Lab3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11308 D:\Programming\Git\cse125\Lab3\Lab3.xpr
# Log file: D:/Programming/Git/cse125/Lab3/vivado.log
# Journal file: D:/Programming/Git/cse125/Lab3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Programming/Git/cse125/Lab3/Lab3.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1036.566 ; gain = 363.918
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programming/Git/cse125/Lab3/Lab3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'directed_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Programming/Git/cse125/Lab3/Lab3.sim/sim_1/behav/xsim/testfile.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Programming/Git/cse125/Lab3/Lab3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj directed_test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Programming/Git/cse125/Lab3/Lab3.sim/sim_1/behav/xsim'
"xelab -wto 0a2d6f54d6eb4df48f4b40200a9fa1b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot directed_test_behav xil_defaultlib.directed_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0a2d6f54d6eb4df48f4b40200a9fa1b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot directed_test_behav xil_defaultlib.directed_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Programming/Git/cse125/Lab3/Lab3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "directed_test_behav -key {Behavioral:sim_1:Functional:directed_test} -tclbatch {directed_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source directed_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file testfile.txt
WARNING: file D:\CSE125\cse125\Lab3\out.txt could not be opened
$stop called at time : 645 ns : File "D:/Programming/Git/cse125/Lab3/Lab3.srcs/sim_1/imports/receive/directed_test.v" Line 182
INFO: [USF-XSim-96] XSim completed. Design snapshot 'directed_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1113.188 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programming/Git/cse125/Lab3/Lab3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'directed_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Programming/Git/cse125/Lab3/Lab3.sim/sim_1/behav/xsim/testfile.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Programming/Git/cse125/Lab3/Lab3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj directed_test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programming/Git/cse125/Lab3/Lab3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Programming/Git/cse125/Lab3/Lab3.sim/sim_1/behav/xsim'
"xelab -wto 0a2d6f54d6eb4df48f4b40200a9fa1b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot directed_test_behav xil_defaultlib.directed_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0a2d6f54d6eb4df48f4b40200a9fa1b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot directed_test_behav xil_defaultlib.directed_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: Too many words specified in data file testfile.txt
WARNING: file D:\CSE125\cse125\Lab3\out.txt could not be opened
$stop called at time : 645 ns : File "D:/Programming/Git/cse125/Lab3/Lab3.srcs/sim_1/imports/receive/directed_test.v" Line 182
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1113.188 ; gain = 0.000
run 10 us
run 10 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programming/Git/cse125/Lab3/Lab3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'directed_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Programming/Git/cse125/Lab3/Lab3.sim/sim_1/behav/xsim/testfile.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Programming/Git/cse125/Lab3/Lab3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj directed_test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programming/Git/cse125/Lab3/Lab3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Programming/Git/cse125/Lab3/Lab3.sim/sim_1/behav/xsim'
"xelab -wto 0a2d6f54d6eb4df48f4b40200a9fa1b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot directed_test_behav xil_defaultlib.directed_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0a2d6f54d6eb4df48f4b40200a9fa1b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot directed_test_behav xil_defaultlib.directed_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: Too many words specified in data file testfile.txt
WARNING: file D:\CSE125\cse125\Lab3\out.txt could not be opened
$stop called at time : 645 ns : File "D:/Programming/Git/cse125/Lab3/Lab3.srcs/sim_1/imports/receive/directed_test.v" Line 182
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1185.195 ; gain = 28.113
set_property is_enabled false [get_files  D:/Programming/Git/cse125/Lab3/Lab3.srcs/sim_1/imports/receive/directed_test.v]
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -force -norecurse D:/Programming/cse125/lab3/receive/directed_test.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programming/Git/cse125/Lab3/Lab3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'directed_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Programming/Git/cse125/Lab3/Lab3.sim/sim_1/behav/xsim/testfile.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Programming/Git/cse125/Lab3/Lab3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj directed_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2458] undeclared symbol chose, assumed default net type wire [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:44]
INFO: [VRFC 10-2458] undeclared symbol shifit_out, assumed default net type wire [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:44]
INFO: [VRFC 10-311] analyzing module fifo_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Git/cse125/Lab3/Lab3.srcs/sim_1/imports/receive/directed_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module directed_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programming/Git/cse125/Lab3/Lab3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Programming/Git/cse125/Lab3/Lab3.sim/sim_1/behav/xsim'
"xelab -wto 0a2d6f54d6eb4df48f4b40200a9fa1b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot directed_test_behav xil_defaultlib.directed_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0a2d6f54d6eb4df48f4b40200a9fa1b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot directed_test_behav xil_defaultlib.directed_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fifo_stage
Compiling module xil_defaultlib.fifo_default
Compiling module xil_defaultlib.directed_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot directed_test_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/Programming/Git/cse125/Lab3/Lab3.sim/sim_1/behav/xsim/xsim.dir/directed_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/Programming/Git/cse125/Lab3/Lab3.sim/sim_1/behav/xsim/xsim.dir/directed_test_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Apr 27 23:07:36 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 27 23:07:36 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: file D:\CSE125\cse125\Lab3\out.txt could not be opened
$stop called at time : 735 ns : File "D:/Programming/Git/cse125/Lab3/Lab3.srcs/sim_1/imports/receive/directed_test.v" Line 212
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1229.793 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programming/Git/cse125/Lab3/Lab3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'directed_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Programming/Git/cse125/Lab3/Lab3.sim/sim_1/behav/xsim/testfile.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Programming/Git/cse125/Lab3/Lab3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj directed_test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programming/Git/cse125/Lab3/Lab3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Programming/Git/cse125/Lab3/Lab3.sim/sim_1/behav/xsim'
"xelab -wto 0a2d6f54d6eb4df48f4b40200a9fa1b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot directed_test_behav xil_defaultlib.directed_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0a2d6f54d6eb4df48f4b40200a9fa1b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot directed_test_behav xil_defaultlib.directed_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: file D:\CSE125\cse125\Lab3\out.txt could not be opened
$stop called at time : 735 ns : File "D:/Programming/Git/cse125/Lab3/Lab3.srcs/sim_1/imports/receive/directed_test.v" Line 212
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1229.793 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programming/Git/cse125/Lab3/Lab3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'directed_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Programming/Git/cse125/Lab3/Lab3.sim/sim_1/behav/xsim/testfile.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Programming/Git/cse125/Lab3/Lab3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj directed_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2458] undeclared symbol chose, assumed default net type wire [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:44]
INFO: [VRFC 10-2458] undeclared symbol shifit_out, assumed default net type wire [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:44]
INFO: [VRFC 10-311] analyzing module fifo_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Git/cse125/Lab3/Lab3.srcs/sim_1/imports/receive/directed_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module directed_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programming/Git/cse125/Lab3/Lab3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Programming/Git/cse125/Lab3/Lab3.sim/sim_1/behav/xsim'
"xelab -wto 0a2d6f54d6eb4df48f4b40200a9fa1b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot directed_test_behav xil_defaultlib.directed_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0a2d6f54d6eb4df48f4b40200a9fa1b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot directed_test_behav xil_defaultlib.directed_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fifo_stage
Compiling module xil_defaultlib.fifo_default
Compiling module xil_defaultlib.directed_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot directed_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: file D:\CSE125\cse125\Lab3\out.txt could not be opened
$stop called at time : 735 ns : File "D:/Programming/Git/cse125/Lab3/Lab3.srcs/sim_1/imports/receive/directed_test.v" Line 212
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1236.828 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programming/Git/cse125/Lab3/Lab3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'directed_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Programming/Git/cse125/Lab3/Lab3.sim/sim_1/behav/xsim/testfile.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Programming/Git/cse125/Lab3/Lab3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj directed_test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programming/Git/cse125/Lab3/Lab3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Programming/Git/cse125/Lab3/Lab3.sim/sim_1/behav/xsim'
"xelab -wto 0a2d6f54d6eb4df48f4b40200a9fa1b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot directed_test_behav xil_defaultlib.directed_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0a2d6f54d6eb4df48f4b40200a9fa1b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot directed_test_behav xil_defaultlib.directed_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: file D:\CSE125\cse125\Lab3\out.txt could not be opened
$stop called at time : 735 ns : File "D:/Programming/Git/cse125/Lab3/Lab3.srcs/sim_1/imports/receive/directed_test.v" Line 212
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1236.828 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programming/Git/cse125/Lab3/Lab3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'directed_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Programming/Git/cse125/Lab3/Lab3.sim/sim_1/behav/xsim/testfile.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Programming/Git/cse125/Lab3/Lab3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj directed_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2458] undeclared symbol chose, assumed default net type wire [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:44]
INFO: [VRFC 10-2458] undeclared symbol shifit_out, assumed default net type wire [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:44]
INFO: [VRFC 10-311] analyzing module fifo_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Git/cse125/Lab3/Lab3.srcs/sim_1/imports/receive/directed_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module directed_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programming/Git/cse125/Lab3/Lab3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Programming/Git/cse125/Lab3/Lab3.sim/sim_1/behav/xsim'
"xelab -wto 0a2d6f54d6eb4df48f4b40200a9fa1b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot directed_test_behav xil_defaultlib.directed_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0a2d6f54d6eb4df48f4b40200a9fa1b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot directed_test_behav xil_defaultlib.directed_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fifo_stage
Compiling module xil_defaultlib.fifo_default
Compiling module xil_defaultlib.directed_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot directed_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: file D:\CSE125\cse125\Lab3\out.txt could not be opened
$stop called at time : 735 ns : File "D:/Programming/Git/cse125/Lab3/Lab3.srcs/sim_1/imports/receive/directed_test.v" Line 212
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1236.828 ; gain = 0.000
run 10 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programming/Git/cse125/Lab3/Lab3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'directed_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Programming/Git/cse125/Lab3/Lab3.sim/sim_1/behav/xsim/testfile.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Programming/Git/cse125/Lab3/Lab3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj directed_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2458] undeclared symbol chose, assumed default net type wire [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:44]
INFO: [VRFC 10-2458] undeclared symbol shifit_out, assumed default net type wire [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:44]
INFO: [VRFC 10-311] analyzing module fifo_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Git/cse125/Lab3/Lab3.srcs/sim_1/imports/receive/directed_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module directed_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programming/Git/cse125/Lab3/Lab3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Programming/Git/cse125/Lab3/Lab3.sim/sim_1/behav/xsim'
"xelab -wto 0a2d6f54d6eb4df48f4b40200a9fa1b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot directed_test_behav xil_defaultlib.directed_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0a2d6f54d6eb4df48f4b40200a9fa1b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot directed_test_behav xil_defaultlib.directed_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fifo_stage
Compiling module xil_defaultlib.fifo_default
Compiling module xil_defaultlib.directed_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot directed_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: file D:\CSE125\cse125\Lab3\out.txt could not be opened
$stop called at time : 735 ns : File "D:/Programming/Git/cse125/Lab3/Lab3.srcs/sim_1/imports/receive/directed_test.v" Line 212
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1236.828 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programming/Git/cse125/Lab3/Lab3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'directed_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Programming/Git/cse125/Lab3/Lab3.sim/sim_1/behav/xsim/testfile.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Programming/Git/cse125/Lab3/Lab3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj directed_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2458] undeclared symbol chose, assumed default net type wire [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:44]
INFO: [VRFC 10-2458] undeclared symbol shifit_out, assumed default net type wire [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:44]
INFO: [VRFC 10-311] analyzing module fifo_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Git/cse125/Lab3/Lab3.srcs/sim_1/imports/receive/directed_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module directed_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programming/Git/cse125/Lab3/Lab3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Programming/Git/cse125/Lab3/Lab3.sim/sim_1/behav/xsim'
"xelab -wto 0a2d6f54d6eb4df48f4b40200a9fa1b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot directed_test_behav xil_defaultlib.directed_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0a2d6f54d6eb4df48f4b40200a9fa1b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot directed_test_behav xil_defaultlib.directed_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fifo_stage
Compiling module xil_defaultlib.fifo_default
Compiling module xil_defaultlib.directed_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot directed_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: file D:\CSE125\cse125\Lab3\out.txt could not be opened
$stop called at time : 735 ns : File "D:/Programming/Git/cse125/Lab3/Lab3.srcs/sim_1/imports/receive/directed_test.v" Line 212
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1236.828 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programming/Git/cse125/Lab3/Lab3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'directed_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Programming/Git/cse125/Lab3/Lab3.sim/sim_1/behav/xsim/testfile.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Programming/Git/cse125/Lab3/Lab3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj directed_test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programming/Git/cse125/Lab3/Lab3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Programming/Git/cse125/Lab3/Lab3.sim/sim_1/behav/xsim'
"xelab -wto 0a2d6f54d6eb4df48f4b40200a9fa1b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot directed_test_behav xil_defaultlib.directed_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0a2d6f54d6eb4df48f4b40200a9fa1b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot directed_test_behav xil_defaultlib.directed_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: file D:\CSE125\cse125\Lab3\out.txt could not be opened
$stop called at time : 735 ns : File "D:/Programming/Git/cse125/Lab3/Lab3.srcs/sim_1/imports/receive/directed_test.v" Line 212
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1236.828 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programming/Git/cse125/Lab3/Lab3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'directed_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Programming/Git/cse125/Lab3/Lab3.sim/sim_1/behav/xsim/testfile.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Programming/Git/cse125/Lab3/Lab3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj directed_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2458] undeclared symbol chose, assumed default net type wire [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:44]
INFO: [VRFC 10-2458] undeclared symbol shifit_out, assumed default net type wire [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:44]
INFO: [VRFC 10-311] analyzing module fifo_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Git/cse125/Lab3/Lab3.srcs/sim_1/imports/receive/directed_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module directed_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programming/Git/cse125/Lab3/Lab3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Programming/Git/cse125/Lab3/Lab3.sim/sim_1/behav/xsim'
"xelab -wto 0a2d6f54d6eb4df48f4b40200a9fa1b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot directed_test_behav xil_defaultlib.directed_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0a2d6f54d6eb4df48f4b40200a9fa1b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot directed_test_behav xil_defaultlib.directed_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fifo_stage
Compiling module xil_defaultlib.fifo_default
Compiling module xil_defaultlib.directed_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot directed_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
$stop called at time : 735 ns : File "D:/Programming/Git/cse125/Lab3/Lab3.srcs/sim_1/imports/receive/directed_test.v" Line 212
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1236.828 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programming/Git/cse125/Lab3/Lab3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'directed_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Programming/Git/cse125/Lab3/Lab3.sim/sim_1/behav/xsim/testfile.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Programming/Git/cse125/Lab3/Lab3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj directed_test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programming/Git/cse125/Lab3/Lab3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Programming/Git/cse125/Lab3/Lab3.sim/sim_1/behav/xsim'
"xelab -wto 0a2d6f54d6eb4df48f4b40200a9fa1b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot directed_test_behav xil_defaultlib.directed_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0a2d6f54d6eb4df48f4b40200a9fa1b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot directed_test_behav xil_defaultlib.directed_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
$stop called at time : 735 ns : File "D:/Programming/Git/cse125/Lab3/Lab3.srcs/sim_1/imports/receive/directed_test.v" Line 212
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1236.828 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programming/Git/cse125/Lab3/Lab3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'directed_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Programming/Git/cse125/Lab3/Lab3.sim/sim_1/behav/xsim/testfile.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Programming/Git/cse125/Lab3/Lab3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj directed_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2458] undeclared symbol chose, assumed default net type wire [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:44]
INFO: [VRFC 10-2458] undeclared symbol shifit_out, assumed default net type wire [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:44]
INFO: [VRFC 10-311] analyzing module fifo_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Git/cse125/Lab3/Lab3.srcs/sim_1/imports/receive/directed_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module directed_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programming/Git/cse125/Lab3/Lab3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Programming/Git/cse125/Lab3/Lab3.sim/sim_1/behav/xsim'
"xelab -wto 0a2d6f54d6eb4df48f4b40200a9fa1b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot directed_test_behav xil_defaultlib.directed_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0a2d6f54d6eb4df48f4b40200a9fa1b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot directed_test_behav xil_defaultlib.directed_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 16 for port 'data_in' [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sim_1/imports/receive/directed_test.v:32]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 64 for port 'si' [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:116]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fifo_stage
Compiling module xil_defaultlib.fifo_default
Compiling module xil_defaultlib.directed_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot directed_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
$stop called at time : 735 ns : File "D:/Programming/Git/cse125/Lab3/Lab3.srcs/sim_1/imports/receive/directed_test.v" Line 212
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1236.828 ; gain = 0.000
update_compile_order -fileset sim_1
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programming/Git/cse125/Lab3/Lab3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fifo' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Programming/Git/cse125/Lab3/Lab3.sim/sim_1/behav/xsim/testfile.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Programming/Git/cse125/Lab3/Lab3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fifo_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programming/Git/cse125/Lab3/Lab3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Programming/Git/cse125/Lab3/Lab3.sim/sim_1/behav/xsim'
"xelab -wto 0a2d6f54d6eb4df48f4b40200a9fa1b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fifo_behav xil_defaultlib.fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0a2d6f54d6eb4df48f4b40200a9fa1b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fifo_behav xil_defaultlib.fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 64 for port 'si' [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:116]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fifo_stage
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.glbl
Built simulation snapshot fifo_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/Programming/Git/cse125/Lab3/Lab3.sim/sim_1/behav/xsim/xsim.dir/fifo_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/Programming/Git/cse125/Lab3/Lab3.sim/sim_1/behav/xsim/xsim.dir/fifo_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Apr 27 23:46:19 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 27 23:46:19 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
$stop called at time : 735 ns : File "D:/Programming/Git/cse125/Lab3/Lab3.srcs/sim_1/imports/receive/directed_test.v" Line 212
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1236.828 ; gain = 0.000
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "D:/Programming/Git/cse125/Lab3/Lab3.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "D:/Programming/Git/cse125/Lab3/Lab3.sim/sim_1/behav/xsim/simulate.log"
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Programming/Git/cse125/Lab3/Lab3.runs/synth_1

launch_runs impl_1 -jobs 2
[Mon Apr 27 23:48:09 2020] Launched synth_1...
Run output will be captured here: D:/Programming/Git/cse125/Lab3/Lab3.runs/synth_1/runme.log
[Mon Apr 27 23:48:09 2020] Launched impl_1...
Run output will be captured here: D:/Programming/Git/cse125/Lab3/Lab3.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
open_run impl_1
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1414.770 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.110 . Memory (MB): peak = 2101.309 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.110 . Memory (MB): peak = 2101.309 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2101.309 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 2211.305 ; gain = 974.477
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programming/Git/cse125/Lab3/Lab3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fifo' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Programming/Git/cse125/Lab3/Lab3.sim/sim_1/behav/xsim/testfile.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Programming/Git/cse125/Lab3/Lab3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fifo_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Programming/Git/cse125/Lab3/Lab3.sim/sim_1/behav/xsim'
"xelab -wto 0a2d6f54d6eb4df48f4b40200a9fa1b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fifo_behav xil_defaultlib.fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0a2d6f54d6eb4df48f4b40200a9fa1b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fifo_behav xil_defaultlib.fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 64 for port 'si' [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:116]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Programming/Git/cse125/Lab3/Lab3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fifo_behav -key {Behavioral:sim_1:Functional:fifo} -tclbatch {fifo.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source fifo.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fifo_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2264.059 ; gain = 13.398
update_compile_order -fileset sim_1
relaunch_sim
ERROR: [Vivado 12-106] *** Exception: ui.utils.e: ui.frmwork.CommandFailedException: Unknown exception occurred ui.frmwork.CommandFailedException: Unknown exception occurred
	at ui.views.simulator.executive.simulationi.SimulationExecutive_getCallStacksData(Native Method)
	at ui.views.O.c.a.gzr(SourceFile:1302)
	at ui.views.O.a.B.reset(SourceFile:393)
	at ui.views.O.a.B.a(SourceFile:328)
	at ui.views.O.a.A.reset(SourceFile:274)
	at ui.views.O.a.x.reset(SourceFile:67)
	at ui.views.O.a.D.reset(SourceFile:124)
	at ui.views.O.a.D.a(SourceFile:114)
	at ui.frmwork.b.l.d(SourceFile:42)
	at ui.frmwork.G.i(SourceFile:253)
	at ui.frmwork.G.fireTclEvent(SourceFile:350)
	at ui.views.simulator.executive.simulationi.SimulationExecutive_setTreeWindowTreeHeight(Native Method)
	at ui.views.O.c.a.b(SourceFile:674)
	at ui.views.O.i.f.gzG(SourceFile:116)
	at ui.views.O.i.i.componentResized(SourceFile:139)
	at java.desktop/java.awt.Component.processComponentEvent(Unknown Source)
	at java.desktop/java.awt.Component.processEvent(Unknown Source)
	at java.desktop/java.awt.Container.processEvent(Unknown Source)
	at java.desktop/java.awt.Component.dispatchEventImpl(Unknown Source)
	at java.desktop/java.awt.Container.dispatchEventImpl(Unknown Source)
	at java.desktop/java.awt.Component.dispatchEvent(Unknown Source)
	at java.desktop/java.awt.EventQueue.dispatchEventImpl(Unknown Source)
	at java.desktop/java.awt.EventQueue.access$500(Unknown Source)
	at java.desktop/java.awt.EventQueue$3.run(Unknown Source)
	at java.desktop/java.awt.EventQueue$3.run(Unknown Source)
	at java.base/java.security.AccessController.doPrivileged(Native Method)
	at java.base/java.security.ProtectionDomain$JavaSecurityAccessImpl.doIntersectionPrivilege(Unknown Source)
	at java.base/java.security.ProtectionDomain$JavaSecurityAccessImpl.doIntersectionPrivilege(Unknown Source)
	at java.desktop/java.awt.EventQueue$4.run(Unknown Source)
	at java.desktop/java.awt.EventQueue$4.run(Unknown Source)
	at java.base/java.security.AccessController.doPrivileged(Native Method)
	at java.base/java.security.ProtectionDomain$JavaSecurityAccessImpl.doIntersectionPrivilege(Unknown Source)
	at java.desktop/java.awt.EventQueue.dispatchEvent(Unknown Source)
	at ui.frmwork.b.d.dispatchEvent(SourceFile:88)
	at java.desktop/java.awt.EventDispatchThread.pumpOneEventForFilters(Unknown Source)
	at java.desktop/java.awt.EventDispatchThread.pumpEventsForFilter(Unknown Source)
	at java.desktop/java.awt.EventDispatchThread.pumpEventsForFilter(Unknown Source)
	at java.desktop/java.awt.WaitDispatchSupport$2.run(Unknown Source)
	at java.desktop/java.awt.WaitDispatchSupport$4.run(Unknown Source)
	at java.desktop/java.awt.WaitDispatchSupport$4.run(Unknown Source)
	at java.base/java.security.AccessController.doPrivileged(Native Method)
	at java.desktop/java.awt.WaitDispatchSupport.enter(Unknown Source)
	at java.desktop/java.awt.Dialog.show(Unknown Source)
	at java.desktop/java.awt.Component.show(Unknown Source)
	at java.desktop/java.awt.Component.setVisible(Unknown Source)
	at java.desktop/java.awt.Window.setVisible(Unknown Source)
	at java.desktop/java.awt.Dialog.setVisible(Unknown Source)
	at ui.b.c.g.setVisible(SourceFile:919)
	at ui.b.c.bB.showDialog(SourceFile:978)
	at ui.b.c.bI.actionPerformed(SourceFile:1120)
	at ui.b.c.bB.cSz(SourceFile:1079)
	at ui.views.c.t.b.a.run(SourceFile:81)
	at ui.frmwork.a.epE(SourceFile:132)
	at ui.frmwork.Y.erq(SourceFile:66)
	at ui.bm.actionPerformed(SourceFile:547)
	at java.desktop/javax.swing.AbstractButton.fireActionPerformed(Unknown Source)
	at ui.utils.p.b.E.fireActionPerformed(SourceFile:243)
	at java.desktop/javax.swing.AbstractButton$Handler.actionPerformed(Unknown Source)
	at java.desktop/javax.swing.DefaultButtonModel.fireActionPerformed(Unknown Source)
	at java.desktop/javax.swing.DefaultButtonModel.setPressed(Unknown Source)
	at java.desktop/javax.swing.plaf.basic.BasicButtonListener.mouseReleased(Unknown Source)
	at com.jidesoft.plaf.basic.BasicJideButtonListener.mouseReleased(Unknown Source)
	at java.desktop/java.awt.AWTEventMulticaster.mouseReleased(Unknown Source)
	at java.desktop/java.awt.AWTEventMulticaster.mouseReleased(Unknown Source)
	at java.desktop/java.awt.AWTEventMulticaster.mouseReleased(Unknown Source)
	at java.desktop/java.awt.AWTEventMulticaster.mouseReleased(Unknown Source)
	at java.desktop/java.awt.Component.processMouseEvent(Unknown Source)
	at java.desktop/javax.swing.JComponent.processMouseEvent(Unknown Source)
	at java.desktop/java.awt.Component.processEvent(Unknown Source)
	at java.desktop/java.awt.Container.processEvent(Unknown Source)
	at java.desktop/java.awt.Component.dispatchEventImpl(Unknown Source)
	at java.desktop/java.awt.Container.dispatchEventImpl(Unknown Source)
	at java.desktop/java.awt.Component.dispatchEvent(Unknown Source)
	at java.desktop/java.awt.LightweightDispatcher.retargetMouseEvent(Unknown Source)
	at java.desktop/java.awt.LightweightDispatcher.processMouseEvent(Unknown Source)
	at java.desktop/java.awt.LightweightDispatcher.dispatchEvent(Unknown Source)
	at java.desktop/java.awt.Container.dispatchEventImpl(Unknown Source)
	at java.desktop/java.awt.Window.dispatchEventImpl(Unknown Source)
	at java.desktop/java.awt.Component.dispatchEvent(Unknown Source)
	at java.desktop/java.awt.EventQueue.dispatchEventImpl(Unknown Source)
	at java.desktop/java.awt.EventQueue.access$500(Unknown Source)
	at java.desktop/java.awt.EventQueue$3.run(Unknown Source)
	at java.desktop/java.awt.EventQueue$3.run(Unknown Source)
	at java.base/java.security.AccessController.doPrivileged(Native Method)
	at java.base/java.security.ProtectionDomain$JavaSecurityAccessImpl.doIntersectionPrivilege(Unknown Source)
	at java.base/java.security.ProtectionDomain$JavaSecurityAccessImpl.doIntersectionPrivilege(Unknown Source)
	at java.desktop/java.awt.EventQueue$4.run(Unknown Source)
	at java.desktop/java.awt.EventQueue$4.run(Unknown Source)
	at java.base/java.security.AccessController.doPrivileged(Native Method)
	at java.base/java.security.ProtectionDomain$JavaSecurityAccessImpl.doIntersectionPrivilege(Unknown Source)
	at java.desktop/java.awt.EventQueue.dispatchEvent(Unknown Source)
	at ui.frmwork.b.d.dispatchEvent(SourceFile:88)
	at java.desktop/java.awt.EventDispatchThread.pumpOneEventForFilters(Unknown Source)
	at java.desktop/java.awt.EventDispatchThread.pumpEventsForFilter(Unknown Source)
	at java.desktop/java.awt.EventDispatchThread.pumpEventsForHierarchy(Unknown Source)
	at java.desktop/java.awt.EventDispatchThread.pumpEvents(Unknown Source)
	at java.desktop/java.awt.EventDispatchThread.pumpEvents(Unknown Source)
	at java.desktop/java.awt.EventDispatchThread.run(Unknown Source)
 (See D:/Programming/Git/cse125/Lab3/vivado_pid1996.debug)
