<def f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMAddressingModes.h' l='473' ll='476' type='unsigned int llvm::ARM_AM::getAM5Opc(llvm::ARM_AM::AddrOpc Opc, unsigned char Offset)'/>
<doc f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMAddressingModes.h' l='461'>//===--------------------------------------------------------------------===//
  // Addressing Mode #5
  //===--------------------------------------------------------------------===//
  //
  // This is used for coprocessor instructions, such as FP load/stores.
  //
  // addrmode5 := reg +/- imm8*4
  //
  // The first operand is always a Reg.  The second operand encodes the
  // operation (add or subtract) in bit 8 and the immediate in bits 0-7.

  /// getAM5Opc - This function encodes the addrmode5 opc field.</doc>
<use f='llvm/llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp' l='917' u='c' c='_ZN12_GLOBAL__N_115ARMDAGToDAGISel17IsAddressingMode5EN4llvm7SDValueERS2_S3_b'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp' l='944' u='c' c='_ZN12_GLOBAL__N_115ARMDAGToDAGISel17IsAddressingMode5EN4llvm7SDValueERS2_S3_b'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp' l='956' u='c' c='_ZN12_GLOBAL__N_115ARMDAGToDAGISel17IsAddressingMode5EN4llvm7SDValueERS2_S3_b'/>
<use f='llvm/llvm/lib/Target/ARM/AsmParser/ARMAsmParser.cpp' l='2593' u='c' c='_ZNK12_GLOBAL__N_110ARMOperand20addAddrMode5OperandsERN4llvm6MCInstEj'/>
<use f='llvm/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp' l='2380' u='c' c='_ZL22DecodeAddrMode5OperandRN4llvm6MCInstEjmPKv'/>
<use f='llvm/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp' l='2382' u='c' c='_ZL22DecodeAddrMode5OperandRN4llvm6MCInstEjmPKv'/>
