

================================================================
== Vitis HLS Report for 'fft32_Pipeline_4'
================================================================
* Date:           Tue Jun 24 23:16:30 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        FFT_sol
* Solution:       opt_1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z030-sbv485-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.153 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  50.000 ns|  50.000 ns|    5|    5|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        3|        3|         1|          1|          1|     4|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.15>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%phi_ln114 = alloca i32 1"   --->   Operation 4 'alloca' 'phi_ln114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%w_real_1_0 = alloca i32 1"   --->   Operation 5 'alloca' 'w_real_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%w_real_2_0 = alloca i32 1"   --->   Operation 6 'alloca' 'w_real_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%w_imag_1_0 = alloca i32 1"   --->   Operation 7 'alloca' 'w_imag_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%w_imag_2_0 = alloca i32 1"   --->   Operation 8 'alloca' 'w_imag_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln0 = store i2 0, i2 %phi_ln114"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayctor.loop95_ifconv"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%phi_ln114_load = load i2 %phi_ln114" [FFT32_sol.cpp:114]   --->   Operation 11 'load' 'phi_ln114_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%w_real_1_0_load = load i16 %w_real_1_0" [./FFT32.h:18->FFT32_sol.cpp:114]   --->   Operation 12 'load' 'w_real_1_0_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%w_real_2_0_load = load i16 %w_real_2_0" [./FFT32.h:18->FFT32_sol.cpp:114]   --->   Operation 13 'load' 'w_real_2_0_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%w_imag_1_0_load = load i16 %w_imag_1_0" [./FFT32.h:18->FFT32_sol.cpp:114]   --->   Operation 14 'load' 'w_imag_1_0_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%w_imag_2_0_load = load i16 %w_imag_2_0" [./FFT32.h:18->FFT32_sol.cpp:114]   --->   Operation 15 'load' 'w_imag_2_0_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 16 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%speclooptripcount_ln114 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [FFT32_sol.cpp:114]   --->   Operation 17 'speclooptripcount' 'speclooptripcount_ln114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.56ns)   --->   "%add_ln114 = add i2 %phi_ln114_load, i2 1" [FFT32_sol.cpp:114]   --->   Operation 18 'add' 'add_ln114' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (1.56ns)   --->   "%icmp_ln18_1 = icmp_eq  i2 %phi_ln114_load, i2 1" [./FFT32.h:18->FFT32_sol.cpp:114]   --->   Operation 19 'icmp' 'icmp_ln18_1' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (1.56ns)   --->   "%icmp_ln18_2 = icmp_eq  i2 %phi_ln114_load, i2 2" [./FFT32.h:18->FFT32_sol.cpp:114]   --->   Operation 20 'icmp' 'icmp_ln18_2' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.80ns)   --->   "%select_ln18_1 = select i1 %icmp_ln18_2, i16 0, i16 %w_real_2_0_load" [./FFT32.h:18->FFT32_sol.cpp:114]   --->   Operation 21 'select' 'select_ln18_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.80ns)   --->   "%select_ln18_2 = select i1 %icmp_ln18_1, i16 0, i16 %w_real_1_0_load" [./FFT32.h:18->FFT32_sol.cpp:114]   --->   Operation 22 'select' 'select_ln18_2' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.80ns)   --->   "%select_ln18_4 = select i1 %icmp_ln18_2, i16 0, i16 %w_imag_2_0_load" [./FFT32.h:18->FFT32_sol.cpp:114]   --->   Operation 23 'select' 'select_ln18_4' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.80ns)   --->   "%select_ln18_5 = select i1 %icmp_ln18_1, i16 0, i16 %w_imag_1_0_load" [./FFT32.h:18->FFT32_sol.cpp:114]   --->   Operation 24 'select' 'select_ln18_5' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (1.56ns)   --->   "%icmp_ln114 = icmp_eq  i2 %phi_ln114_load, i2 3" [FFT32_sol.cpp:114]   --->   Operation 25 'icmp' 'icmp_ln114' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%store_ln114 = store i16 %select_ln18_4, i16 %w_imag_2_0" [FFT32_sol.cpp:114]   --->   Operation 26 'store' 'store_ln114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%store_ln114 = store i16 %select_ln18_5, i16 %w_imag_1_0" [FFT32_sol.cpp:114]   --->   Operation 27 'store' 'store_ln114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%store_ln114 = store i16 %select_ln18_1, i16 %w_real_2_0" [FFT32_sol.cpp:114]   --->   Operation 28 'store' 'store_ln114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%store_ln114 = store i16 %select_ln18_2, i16 %w_real_1_0" [FFT32_sol.cpp:114]   --->   Operation 29 'store' 'store_ln114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln114 = store i2 %add_ln114, i2 %phi_ln114" [FFT32_sol.cpp:114]   --->   Operation 30 'store' 'store_ln114' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln114 = br i1 %icmp_ln114, void %arrayctor.loop95_ifconv, void %for.body107.preheader.exitStub" [FFT32_sol.cpp:114]   --->   Operation 31 'br' 'br_ln114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%store_ln0 = store i16 0, i16 %select_ln18_out"   --->   Operation 32 'store' 'store_ln0' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%store_ln18 = store i16 %select_ln18_1, i16 %select_ln18_1_out" [./FFT32.h:18->FFT32_sol.cpp:114]   --->   Operation 33 'store' 'store_ln18' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%store_ln18 = store i16 %select_ln18_2, i16 %select_ln18_2_out" [./FFT32.h:18->FFT32_sol.cpp:114]   --->   Operation 34 'store' 'store_ln18' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%store_ln0 = store i16 0, i16 %select_ln18_3_out"   --->   Operation 35 'store' 'store_ln0' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%store_ln18 = store i16 %select_ln18_4, i16 %select_ln18_4_out" [./FFT32.h:18->FFT32_sol.cpp:114]   --->   Operation 36 'store' 'store_ln18' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%store_ln18 = store i16 %select_ln18_5, i16 %select_ln18_5_out" [./FFT32.h:18->FFT32_sol.cpp:114]   --->   Operation 37 'store' 'store_ln18' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 38 'ret' 'ret_ln0' <Predicate = (icmp_ln114)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.153ns
The critical path consists of the following:
	'alloca' operation ('phi_ln114') [7]  (0.000 ns)
	'load' operation ('phi_ln114_load', FFT32_sol.cpp:114) on local variable 'phi_ln114' [15]  (0.000 ns)
	'add' operation ('add_ln114', FFT32_sol.cpp:114) [22]  (1.565 ns)
	'store' operation ('store_ln114', FFT32_sol.cpp:114) of variable 'add_ln114', FFT32_sol.cpp:114 on local variable 'phi_ln114' [34]  (1.588 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
