/*
 * capt_seq.c - auto-generated by CHDK code_gen.
 */
#include "lolevel.h"
#include "platform.h"
#include "core.h"

#define USE_STUBS_NRFLAG 1          // see stubs_entry.S

#include "../../../generic/capt_seq.c"

/*************************************************************/
//** capt_seq_task @ 0xFFC49060 - 0xFFC492D0, length=157
void __attribute__((naked,noinline)) capt_seq_task() {
asm volatile (
"    STMFD   SP!, {R3-R7,LR} \n"
"    LDR     R7, =0x1217C \n"
"    LDR     R6, =0x2820 \n"

"loc_FFC4906C:\n"
"    LDR     R0, [R6, #4] \n"
"    MOV     R2, #0 \n"
"    MOV     R1, SP \n"
"    BL      sub_FFC16370 /*_ReceiveMessageQueue*/ \n"
"    TST     R0, #1 \n"
"    BEQ     loc_FFC49098 \n"
"    LDR     R1, =0x588 \n"
"    LDR     R0, =0xFFC48C68 \n"
"    BL      _DebugAssert \n"
"    BL      _ExitTask \n"
"    LDMFD   SP!, {R3-R7,PC} \n"

"loc_FFC49098:\n"
"    LDR     R0, [SP] \n"
"    LDR     R1, [R0] \n"
"    CMP     R1, #0x1D \n"
"    ADDLS   PC, PC, R1, LSL#2 \n"
"    B       loc_FFC49294 \n"
"    B       loc_FFC49124 \n"
"    B       loc_FFC4912C \n"
"    B       loc_FFC49154 \n"
"    B       loc_FFC49168 \n"
"    B       loc_FFC49160 \n"
"    B       loc_FFC49170 \n"
"    B       loc_FFC49178 \n"
"    B       loc_FFC49184 \n"
"    B       loc_FFC491DC \n"
"    B       loc_FFC49168 \n"
"    B       loc_FFC491E4 \n"
"    B       loc_FFC491F0 \n"
"    B       loc_FFC491F8 \n"
"    B       loc_FFC49200 \n"
"    B       loc_FFC49208 \n"
"    B       loc_FFC49210 \n"
"    B       loc_FFC49218 \n"
"    B       loc_FFC49220 \n"
"    B       loc_FFC4922C \n"
"    B       loc_FFC49234 \n"
"    B       loc_FFC4923C \n"
"    B       loc_FFC49244 \n"
"    B       loc_FFC4924C \n"
"    B       loc_FFC49258 \n"
"    B       loc_FFC49260 \n"
"    B       loc_FFC49268 \n"
"    B       loc_FFC49270 \n"
"    B       loc_FFC49278 \n"
"    B       loc_FFC49284 \n"
"    B       loc_FFC492A0 \n"

"loc_FFC49124:\n"
"    BL      sub_FFC4993C \n"
"    BL      shooting_expo_param_override\n"    // +
"    B       loc_FFC4917C \n"

"loc_FFC4912C:\n"
"    MOV     R0, #0xC \n"
"    BL      sub_FFC4D434 \n"
"    TST     R0, #1 \n"
"    LDR     R0, [SP] \n"
"    MOVNE   R1, #1 \n"
"    LDRNE   R2, [R0, #0xC] \n"
"    MOVNE   R0, #1 \n"
"    BNE     loc_FFC491D4 \n"
"    BL      sub_FFC493BC_my \n"  // --> Patched. Old value = 0xFFC493BC.
"    B       loc_FFC492A0 \n"

"loc_FFC49154:\n"
"    MOV     R0, #1 \n"
"    BL      sub_FFC49B48 \n"
"    B       loc_FFC492A0 \n"

"loc_FFC49160:\n"
"    BL      sub_FFC495A0 \n"
"    B       loc_FFC492A0 \n"

"loc_FFC49168:\n"
"    BL      sub_FFC4991C \n"
"    B       loc_FFC492A0 \n"

"loc_FFC49170:\n"
"    BL      sub_FFC49924 \n"
"    B       loc_FFC492A0 \n"

"loc_FFC49178:\n"
"    BL      sub_FFC49A68 \n"

"loc_FFC4917C:\n"
"    BL      sub_FFC47158 \n"
"    B       loc_FFC492A0 \n"

"loc_FFC49184:\n"
"    LDR     R4, [R0, #0xC] \n"
"    BL      sub_FFC4992C \n"
"    MOV     R0, R4 \n"
"    BL      sub_FFCFB4E8 \n"
"    TST     R0, #1 \n"
"    MOV     R5, R0 \n"
"    BNE     loc_FFC491C4 \n"
"    BL      sub_FFC5958C \n"
"    STR     R0, [R4, #0x18] \n"
"    MOV     R0, R4 \n"
"    BL      sub_FFCFC384 \n"
"    MOV     R0, R4 \n"
"    BL      sub_FFCFC758 \n"
"    MOV     R5, R0 \n"
"    LDR     R0, [R4, #0x18] \n"
"    BL      sub_FFC597A0 \n"

"loc_FFC491C4:\n"
"    BL      sub_FFC4991C \n"
"    MOV     R2, R4 \n"
"    MOV     R1, #9 \n"
"    MOV     R0, R5 \n"

"loc_FFC491D4:\n"
"    BL      sub_FFC475A0 \n"
"    B       loc_FFC492A0 \n"

"loc_FFC491DC:\n"
"    BL      sub_FFC49AC8 \n"
"    B       loc_FFC4917C \n"

"loc_FFC491E4:\n"
"    LDR     R0, [R7, #0x4C] \n"
"    BL      sub_FFC49E58 \n"
"    B       loc_FFC492A0 \n"

"loc_FFC491F0:\n"
"    BL      sub_FFC4A100 \n"
"    B       loc_FFC492A0 \n"

"loc_FFC491F8:\n"
"    BL      sub_FFC4A194 \n"
"    B       loc_FFC492A0 \n"

"loc_FFC49200:\n"
"    BL      sub_FFCFB708 \n"
"    B       loc_FFC492A0 \n"

"loc_FFC49208:\n"
"    BL      sub_FFCFB8E8 \n"
"    B       loc_FFC492A0 \n"

"loc_FFC49210:\n"
"    BL      sub_FFCFB978 \n"
"    B       loc_FFC492A0 \n"

"loc_FFC49218:\n"
"    BL      sub_FFCFBA20 \n"
"    B       loc_FFC492A0 \n"

"loc_FFC49220:\n"
"    MOV     R0, #0 \n"
"    BL      sub_FFCFBBDC \n"
"    B       loc_FFC492A0 \n"

"loc_FFC4922C:\n"
"    BL      sub_FFCFBD14 \n"
"    B       loc_FFC492A0 \n"

"loc_FFC49234:\n"
"    BL      sub_FFCFBDA4 \n"
"    B       loc_FFC492A0 \n"

"loc_FFC4923C:\n"
"    BL      sub_FFCFBE64 \n"
"    B       loc_FFC492A0 \n"

"loc_FFC49244:\n"
"    BL      sub_FFC49CB0 \n"
"    B       loc_FFC492A0 \n"

"loc_FFC4924C:\n"
"    BL      sub_FFC49CDC \n"
"    BL      sub_FFC14634 \n"
"    B       loc_FFC492A0 \n"

"loc_FFC49258:\n"
"    BL      sub_FFCFBADC \n"
"    B       loc_FFC492A0 \n"

"loc_FFC49260:\n"
"    BL      sub_FFCFBB20 \n"
"    B       loc_FFC492A0 \n"

"loc_FFC49268:\n"
"    BL      sub_FFC4BCA0 \n"
"    B       loc_FFC492A0 \n"

"loc_FFC49270:\n"
"    BL      sub_FFC4BCFC \n"
"    B       loc_FFC492A0 \n"

"loc_FFC49278:\n"
"    BL      sub_FFC4BD58 \n"
"    BL      sub_FFC4BD18 \n"
"    B       loc_FFC492A0 \n"

"loc_FFC49284:\n"
"    LDRH    R0, [R7, #0x90] \n"
"    CMP     R0, #4 \n"
"    BLNE    sub_FFC4BFC4 \n"
"    B       loc_FFC492A0 \n"

"loc_FFC49294:\n"
"    LDR     R1, =0x6C9 \n"
"    LDR     R0, =0xFFC48C68 \n"
"    BL      _DebugAssert \n"

"loc_FFC492A0:\n"
"    LDR     R0, [SP] \n"
"    LDR     R1, [R0, #4] \n"
"    LDR     R0, [R6] \n"
"    BL      sub_FFC514E4 /*_SetEventFlag*/ \n"
"    LDR     R4, [SP] \n"
"    LDR     R0, [R4, #8] \n"
"    CMP     R0, #0 \n"
"    LDREQ   R1, =0x12B \n"
"    LDREQ   R0, =0xFFC48C68 \n"
"    BLEQ    _DebugAssert \n"
"    MOV     R0, #0 \n"
"    STR     R0, [R4, #8] \n"
"    B       loc_FFC4906C \n"
);
}

/*************************************************************/
//** sub_FFC493BC_my @ 0xFFC493BC - 0xFFC494A0, length=58
void __attribute__((naked,noinline)) sub_FFC493BC_my() {
asm volatile (
"    STMFD   SP!, {R3-R5,LR} \n"
"    LDR     R4, [R0, #0xC] \n"
"    LDR     R0, [R4, #8] \n"
"    ORR     R0, R0, #1 \n"
"    STR     R0, [R4, #8] \n"
"    MOV     R0, #2 \n"
"    BL      sub_FFC450E0 \n"
"    BL      sub_FFC4992C \n"
"    MOV     R0, R4 \n"
"    BL      sub_FFC49C64 \n"
"    MOV     R0, R4 \n"
"    BL      sub_FFCFB158 \n"
"    CMP     R0, #0 \n"
"    MOV     R0, R4 \n"
"    BEQ     loc_FFC49414 \n"
"    BL      sub_FFCFB1E4 \n"
"    TST     R0, #1 \n"
"    MOVNE   R2, R4 \n"
"    LDMNEFD SP!, {R3-R5,LR} \n"
"    MOVNE   R1, #1 \n"
"    BNE     sub_FFC475A0 \n"
"    B       loc_FFC49418 \n"

"loc_FFC49414:\n"
"    BL      sub_FFCFB1A8 \n"

"loc_FFC49418:\n"
"    MOV     R0, #0 \n"
"    STR     R0, [SP] \n"
"    LDR     R0, =0x1217C \n"
"    MOV     R2, #2 \n"
"    LDRH    R0, [R0, #0x8E] \n"
"    MOV     R1, SP \n"
"    CMP     R0, #3 \n"
"    LDRNE   R0, [R4, #0xC] \n"
"    CMPNE   R0, #1 \n"
"    MOVHI   R0, #1 \n"
"    STRHI   R0, [SP] \n"
"    LDR     R0, =0x123 \n"
"    BL      _SetPropertyCase \n"
"    BL      sub_FFD1D100 \n"
"    BL      sub_FFC5958C \n"
"    STR     R0, [R4, #0x18] \n"
"    MOV     R0, R4 \n"
"    BL      sub_FFCFC384 \n"
"    BL      sub_FFCFCEC0 \n"
"    MOV     R0, R4 \n"
"    BL      sub_FFCFC44C_my \n"  // --> Patched. Old value = 0xFFCFC44C.
"    MOV     R5, R0 \n"
"    BL      capt_seq_hook_raw_here\n"               // added
"    BL      sub_FFC4BCFC \n"
"    BL      sub_FFC4BD44 \n"
"    BL      sub_FFC4BD84 \n"
"    MOV     R2, R4 \n"
"    MOV     R1, #1 \n"
"    MOV     R0, R5 \n"
"    BL      sub_FFC475A0 \n"
"    BL      sub_FFCFC6FC \n"
"    CMP     R0, #0 \n"
"    LDRNE   R0, [R4, #8] \n"
"    ORRNE   R0, R0, #0x2000 \n"
"    STRNE   R0, [R4, #8] \n"
"    LDMFD   SP!, {R3-R5,PC} \n"
);
}

/*************************************************************/
//** sub_FFCFC44C_my @ 0xFFCFC44C - 0xFFCFC4F4, length=43
void __attribute__((naked,noinline)) sub_FFCFC44C_my() {
asm volatile (
"    STMFD   SP!, {R0-R8,LR} \n"
"    MOV     R4, R0 \n"
"    BL      sub_FFCFD02C \n"
"    MVN     R1, #0 \n"
"    BL      sub_FFC51518 /*_ClearEventFlag*/ \n"
"    LDR     R5, =0x5AD8 \n"
"    LDR     R0, [R5, #0xC] \n"
"    CMP     R0, #0 \n"
"    BNE     loc_FFCFC49C \n"
"    MOV     R1, #1 \n"
"    MOV     R0, #0 \n"
"    BL      sub_FFC16BB8 /*_CreateMessageQueueStrictly*/ \n"
"    STR     R0, [R5, #0xC] \n"
"    MOV     R3, #0 \n"
"    STR     R3, [SP] \n"
"    LDR     R3, =0xFFCFBF54 \n"
"    LDR     R0, =0xFFCFC6C4 \n"
"    MOV     R2, #0x400 \n"
"    MOV     R1, #0x17 \n"
"    BL      sub_FFC16B84 /*_CreateTaskStrictly*/ \n"

"loc_FFCFC49C:\n"
"    MOV     R2, #4 \n"
"    ADD     R1, SP, #8 \n"
"    MOV     R0, #0x8A \n"
"    BL      _GetPropertyCase \n"
"    TST     R0, #1 \n"
"    LDRNE   R1, =0x3A7 \n"
"    LDRNE   R0, =0xFFCFC1C0 \n"
"    BLNE    _DebugAssert \n"
"    LDR     R7, =0x12238 \n"
"    LDR     R8, =0x1217C \n"
"    LDRSH   R1, [R7, #0xE] \n"
"    LDR     R0, [R8, #0x84] \n"
"    BL      sub_FFCC34D8 \n"
"    BL      _GetCCDTemperature \n"
"    LDR     R3, =0x5AE0 \n"
"    STRH    R0, [R4, #0x9C] \n"
"    SUB     R2, R3, #4 \n"
"    STRD    R2, [SP] \n"
"    MOV     R1, R0 \n"
"    LDRH    R0, [R8, #0x54] \n"
"    LDRSH   R2, [R7, #0xC] \n"
"    SUB     R3, R3, #8 \n"
"    BL      sub_FFCFD610 \n"
"    BL      wait_until_remote_button_is_released\n" // added
"    BL      capt_seq_hook_set_nr\n"                 // added
"    LDR     PC, =0xFFCFC4F8 \n"  // Continue in firmware
);
}

/*************************************************************/
//** exp_drv_task @ 0xFFC7DDCC - 0xFFC7E384, length=367
void __attribute__((naked,noinline)) exp_drv_task() {
asm volatile (
"    STMFD   SP!, {R4-R8,LR} \n"
"    SUB     SP, SP, #0x20 \n"
"    LDR     R8, =0xBB8 \n"
"    LDR     R7, =0x38A8 \n"
"    LDR     R5, =0x16CD8 \n"
"    MOV     R0, #0 \n"
"    ADD     R6, SP, #0x10 \n"
"    STR     R0, [SP, #0xC] \n"

"loc_FFC7DDEC:\n"
"    LDR     R0, [R7, #0x20] \n"
"    MOV     R2, #0 \n"
"    ADD     R1, SP, #0x1C \n"
"    BL      sub_FFC16370 /*_ReceiveMessageQueue*/ \n"
"    LDR     R0, [SP, #0xC] \n"
"    CMP     R0, #1 \n"
"    BNE     loc_FFC7DE38 \n"
"    LDR     R0, [SP, #0x1C] \n"
"    LDR     R0, [R0] \n"
"    CMP     R0, #0x13 \n"
"    CMPNE   R0, #0x14 \n"
"    CMPNE   R0, #0x15 \n"
"    CMPNE   R0, #0x16 \n"
"    BEQ     loc_FFC7DF54 \n"
"    CMP     R0, #0x28 \n"
"    BEQ     loc_FFC7DF2C \n"
"    ADD     R1, SP, #0xC \n"
"    MOV     R0, #0 \n"
"    BL      sub_FFC7DD7C \n"

"loc_FFC7DE38:\n"
"    LDR     R0, [SP, #0x1C] \n"
"    LDR     R1, [R0] \n"
"    CMP     R1, #0x2D \n"
"    BNE     loc_FFC7DE68 \n"
"    LDR     R0, [SP, #0x1C] \n"
"    BL      sub_FFC7F080 \n"
"    LDR     R0, [R7, #0x1C] \n"
"    MOV     R1, #1 \n"
"    BL      sub_FFC514E4 /*_SetEventFlag*/ \n"
"    BL      _ExitTask \n"
"    ADD     SP, SP, #0x20 \n"
"    LDMFD   SP!, {R4-R8,PC} \n"

"loc_FFC7DE68:\n"
"    CMP     R1, #0x2C \n"
"    BNE     loc_FFC7DE84 \n"
"    LDR     R2, [R0, #0x88]! \n"
"    LDR     R1, [R0, #4] \n"
"    MOV     R0, R1 \n"
"    BLX     R2 \n"
"    B       loc_FFC7E37C \n"

"loc_FFC7DE84:\n"
"    CMP     R1, #0x26 \n"
"    BNE     loc_FFC7DED4 \n"
"    LDR     R0, [R7, #0x1C] \n"
"    MOV     R1, #0x80 \n"
"    BL      sub_FFC51518 /*_ClearEventFlag*/ \n"
"    LDR     R0, =0xFFC7A758 \n"
"    MOV     R1, #0x80 \n"
"    BL      sub_FFCF15A4 \n"
"    LDR     R0, [R7, #0x1C] \n"
"    MOV     R2, R8 \n"
"    MOV     R1, #0x80 \n"
"    BL      sub_FFC51424 /*_WaitForAllEventFlag*/ \n"
"    TST     R0, #1 \n"
"    LDRNE   R1, =0xDC6 \n"
"    BNE     loc_FFC7DF18 \n"

"loc_FFC7DEC0:\n"
"    LDR     R1, [SP, #0x1C] \n"
"    LDR     R0, [R1, #0x8C] \n"
"    LDR     R1, [R1, #0x88] \n"
"    BLX     R1 \n"
"    B       loc_FFC7E37C \n"

"loc_FFC7DED4:\n"
"    CMP     R1, #0x27 \n"
"    BNE     loc_FFC7DF24 \n"
"    ADD     R1, SP, #0xC \n"
"    BL      sub_FFC7DD7C \n"
"    LDR     R0, [R7, #0x1C] \n"
"    MOV     R1, #0x100 \n"
"    BL      sub_FFC51518 /*_ClearEventFlag*/ \n"
"    LDR     R0, =0xFFC7A768 \n"
"    MOV     R1, #0x100 \n"
"    BL      sub_FFCF182C \n"
"    LDR     R0, [R7, #0x1C] \n"
"    MOV     R2, R8 \n"
"    MOV     R1, #0x100 \n"
"    BL      sub_FFC51424 /*_WaitForAllEventFlag*/ \n"
"    TST     R0, #1 \n"
"    BEQ     loc_FFC7DEC0 \n"
"    MOV     R1, #0xDD0 \n"

"loc_FFC7DF18:\n"
"    LDR     R0, =0xFFC7AD98 \n"
"    BL      _DebugAssert \n"
"    B       loc_FFC7DEC0 \n"

"loc_FFC7DF24:\n"
"    CMP     R1, #0x28 \n"
"    BNE     loc_FFC7DF3C \n"

"loc_FFC7DF2C:\n"
"    LDR     R0, [SP, #0x1C] \n"
"    ADD     R1, SP, #0xC \n"
"    BL      sub_FFC7DD7C \n"
"    B       loc_FFC7DEC0 \n"

"loc_FFC7DF3C:\n"
"    CMP     R1, #0x2B \n"
"    BNE     loc_FFC7DF54 \n"
"    BL      sub_FFC6D278 \n"
"    BL      sub_FFC6DF04 \n"
"    BL      sub_FFC6DA3C \n"
"    B       loc_FFC7DEC0 \n"

"loc_FFC7DF54:\n"
"    LDR     R0, [SP, #0x1C] \n"
"    MOV     R4, #1 \n"
"    LDR     R1, [R0] \n"
"    CMP     R1, #0x11 \n"
"    CMPNE   R1, #0x12 \n"
"    BNE     loc_FFC7DFC4 \n"
"    LDR     R1, [R0, #0x7C] \n"
"    ADD     R1, R1, R1, LSL#1 \n"
"    ADD     R1, R0, R1, LSL#2 \n"
"    SUB     R1, R1, #8 \n"
"    LDMIA   R1, {R2-R4} \n"
"    STMIA   R6, {R2-R4} \n"
"    BL      sub_FFC7C830 \n"
"    LDR     R0, [SP, #0x1C] \n"
"    LDR     R1, [R0, #0x7C] \n"
"    LDR     R3, [R0, #0x88] \n"
"    LDR     R2, [R0, #0x8C] \n"
"    ADD     R0, R0, #4 \n"
"    BLX     R3 \n"
"    LDR     R0, [SP, #0x1C] \n"
"    BL      sub_FFC7F438 \n"
"    LDR     R0, [SP, #0x1C] \n"
"    LDR     R1, [R0, #0x7C] \n"
"    LDR     R3, [R0, #0x90] \n"
"    LDR     R2, [R0, #0x94] \n"
"    ADD     R0, R0, #4 \n"
"    BLX     R3 \n"
"    B       loc_FFC7E2BC \n"

"loc_FFC7DFC4:\n"
"    CMP     R1, #0x13 \n"
"    CMPNE   R1, #0x14 \n"
"    CMPNE   R1, #0x15 \n"
"    CMPNE   R1, #0x16 \n"
"    BNE     loc_FFC7E07C \n"
"    ADD     R3, SP, #0xC \n"
"    MOV     R2, SP \n"
"    ADD     R1, SP, #0x10 \n"
"    BL      sub_FFC7CA74 \n"
"    CMP     R0, #1 \n"
"    MOV     R4, R0 \n"
"    CMPNE   R4, #5 \n"
"    BNE     loc_FFC7E018 \n"
"    LDR     R0, [SP, #0x1C] \n"
"    MOV     R2, R4 \n"
"    LDR     R1, [R0, #0x7C]! \n"
"    LDR     R12, [R0, #0xC]! \n"
"    LDR     R3, [R0, #4] \n"
"    MOV     R0, SP \n"
"    BLX     R12 \n"
"    B       loc_FFC7E050 \n"

"loc_FFC7E018:\n"
"    LDR     R0, [SP, #0x1C] \n"
"    CMP     R4, #2 \n"
"    LDR     R3, [R0, #0x8C] \n"
"    CMPNE   R4, #6 \n"
"    BNE     loc_FFC7E064 \n"
"    LDR     R12, [R0, #0x88] \n"
"    MOV     R0, SP \n"
"    MOV     R2, R4 \n"
"    MOV     R1, #1 \n"
"    BLX     R12 \n"
"    LDR     R0, [SP, #0x1C] \n"
"    MOV     R2, SP \n"
"    ADD     R1, SP, #0x10 \n"
"    BL      sub_FFC7DA9C \n"

"loc_FFC7E050:\n"
"    LDR     R0, [SP, #0x1C] \n"
"    LDR     R2, [SP, #0xC] \n"
"    MOV     R1, R4 \n"
"    BL      sub_FFC7DD1C \n"
"    B       loc_FFC7E2BC \n"

"loc_FFC7E064:\n"
"    LDR     R1, [R0, #0x7C] \n"
"    LDR     R12, [R0, #0x88] \n"
"    ADD     R0, R0, #4 \n"
"    MOV     R2, R4 \n"
"    BLX     R12 \n"
"    B       loc_FFC7E2BC \n"

"loc_FFC7E07C:\n"
"    CMP     R1, #0x22 \n"
"    CMPNE   R1, #0x23 \n"
"    BNE     loc_FFC7E0C8 \n"
"    LDR     R1, [R0, #0x7C] \n"
"    ADD     R1, R1, R1, LSL#1 \n"
"    ADD     R1, R0, R1, LSL#2 \n"
"    SUB     R1, R1, #8 \n"
"    LDMIA   R1, {R2-R4} \n"
"    STMIA   R6, {R2-R4} \n"
"    BL      sub_FFC7BDBC \n"
"    LDR     R0, [SP, #0x1C] \n"
"    LDR     R1, [R0, #0x7C] \n"
"    LDR     R3, [R0, #0x88] \n"
"    LDR     R2, [R0, #0x8C] \n"
"    ADD     R0, R0, #4 \n"
"    BLX     R3 \n"
"    LDR     R0, [SP, #0x1C] \n"
"    BL      sub_FFC7C0AC \n"
"    B       loc_FFC7E2BC \n"

"loc_FFC7E0C8:\n"
"    ADD     R1, R0, #4 \n"
"    LDMIA   R1, {R2,R3,R12} \n"
"    STMIA   R6, {R2,R3,R12} \n"
"    LDR     R1, [R0] \n"
"    CMP     R1, #0x25 \n"
"    ADDLS   PC, PC, R1, LSL#2 \n"
"    B       loc_FFC7E29C \n"
"    B       loc_FFC7E17C \n"
"    B       loc_FFC7E17C \n"
"    B       loc_FFC7E184 \n"
"    B       loc_FFC7E18C \n"
"    B       loc_FFC7E18C \n"
"    B       loc_FFC7E18C \n"
"    B       loc_FFC7E17C \n"
"    B       loc_FFC7E184 \n"
"    B       loc_FFC7E18C \n"
"    B       loc_FFC7E18C \n"
"    B       loc_FFC7E1A4 \n"
"    B       loc_FFC7E1A4 \n"
"    B       loc_FFC7E290 \n"
"    B       loc_FFC7E298 \n"
"    B       loc_FFC7E298 \n"
"    B       loc_FFC7E298 \n"
"    B       loc_FFC7E298 \n"
"    B       loc_FFC7E29C \n"
"    B       loc_FFC7E29C \n"
"    B       loc_FFC7E29C \n"
"    B       loc_FFC7E29C \n"
"    B       loc_FFC7E29C \n"
"    B       loc_FFC7E29C \n"
"    B       loc_FFC7E194 \n"
"    B       loc_FFC7E19C \n"
"    B       loc_FFC7E19C \n"
"    B       loc_FFC7E1B0 \n"
"    B       loc_FFC7E1B0 \n"
"    B       loc_FFC7E1B8 \n"
"    B       loc_FFC7E1E8 \n"
"    B       loc_FFC7E218 \n"
"    B       loc_FFC7E248 \n"
"    B       loc_FFC7E278 \n"
"    B       loc_FFC7E278 \n"
"    B       loc_FFC7E29C \n"
"    B       loc_FFC7E29C \n"
"    B       loc_FFC7E280 \n"
"    B       loc_FFC7E288 \n"

"loc_FFC7E17C:\n"
"    BL      sub_FFC7AC44 \n"
"    B       loc_FFC7E29C \n"

"loc_FFC7E184:\n"
"    BL      sub_FFC7AEB8 \n"
"    B       loc_FFC7E29C \n"

"loc_FFC7E18C:\n"
"    BL      sub_FFC7B0BC \n"
"    B       loc_FFC7E29C \n"

"loc_FFC7E194:\n"
"    BL      sub_FFC7B324 \n"
"    B       loc_FFC7E29C \n"

"loc_FFC7E19C:\n"
"    BL      sub_FFC7B518 \n"
"    B       loc_FFC7E29C \n"

"loc_FFC7E1A4:\n"
"    BL      sub_FFC7B7A8_my \n"  // --> Patched. Old value = 0xFFC7B7A8.
"    MOV     R4, #0 \n"
"    B       loc_FFC7E29C \n"

"loc_FFC7E1B0:\n"
"    BL      sub_FFC7B8E4 \n"
"    B       loc_FFC7E29C \n"

"loc_FFC7E1B8:\n"
"    LDRH    R1, [R0, #4] \n"
"    STRH    R1, [SP, #0x10] \n"
"    LDRH    R1, [R5, #2] \n"
"    STRH    R1, [SP, #0x12] \n"
"    LDRH    R1, [R5, #4] \n"
"    STRH    R1, [SP, #0x14] \n"
"    LDRH    R1, [R5, #6] \n"
"    STRH    R1, [SP, #0x16] \n"
"    LDRH    R1, [R0, #0xC] \n"
"    STRH    R1, [SP, #0x18] \n"
"    BL      sub_FFC7F0F4 \n"
"    B       loc_FFC7E29C \n"

"loc_FFC7E1E8:\n"
"    LDRH    R1, [R0, #4] \n"
"    STRH    R1, [SP, #0x10] \n"
"    LDRH    R1, [R5, #2] \n"
"    STRH    R1, [SP, #0x12] \n"
"    LDRH    R1, [R5, #4] \n"
"    STRH    R1, [SP, #0x14] \n"
"    LDRH    R1, [R5, #6] \n"
"    STRH    R1, [SP, #0x16] \n"
"    LDRH    R1, [R5, #8] \n"
"    STRH    R1, [SP, #0x18] \n"
"    BL      sub_FFC7F254 \n"
"    B       loc_FFC7E29C \n"

"loc_FFC7E218:\n"
"    LDRH    R1, [R5] \n"
"    STRH    R1, [SP, #0x10] \n"
"    LDRH    R1, [R0, #6] \n"
"    STRH    R1, [SP, #0x12] \n"
"    LDRH    R1, [R5, #4] \n"
"    STRH    R1, [SP, #0x14] \n"
"    LDRH    R1, [R5, #6] \n"
"    STRH    R1, [SP, #0x16] \n"
"    LDRH    R1, [R5, #8] \n"
"    STRH    R1, [SP, #0x18] \n"
"    BL      sub_FFC7F300 \n"
"    B       loc_FFC7E29C \n"

"loc_FFC7E248:\n"
"    LDRH    R1, [R5] \n"
"    STRH    R1, [SP, #0x10] \n"
"    LDRH    R1, [R5, #2] \n"
"    STRH    R1, [SP, #0x12] \n"
"    LDRH    R1, [R5, #4] \n"
"    STRH    R1, [SP, #0x14] \n"
"    LDRH    R1, [R5, #6] \n"
"    STRH    R1, [SP, #0x16] \n"
"    LDRH    R1, [R0, #0xC] \n"
"    STRH    R1, [SP, #0x18] \n"
"    BL      sub_FFC7F3A0 \n"
"    B       loc_FFC7E29C \n"

"loc_FFC7E278:\n"
"    BL      sub_FFC7BB84 \n"
"    B       loc_FFC7E29C \n"

"loc_FFC7E280:\n"
"    BL      sub_FFC7C1B0 \n"
"    B       loc_FFC7E29C \n"

"loc_FFC7E288:\n"
"    BL      sub_FFC7C3E8 \n"
"    B       loc_FFC7E29C \n"

"loc_FFC7E290:\n"
"    BL      sub_FFC7C560 \n"
"    B       loc_FFC7E29C \n"

"loc_FFC7E298:\n"
"    BL      sub_FFC7C6F8 \n"

"loc_FFC7E29C:\n"
"    LDR     R0, [SP, #0x1C] \n"
"    LDR     R1, [R0, #0x7C] \n"
"    LDR     R3, [R0, #0x88] \n"
"    LDR     R2, [R0, #0x8C] \n"
"    ADD     R0, R0, #4 \n"
"    BLX     R3 \n"
"    CMP     R4, #1 \n"
"    BNE     loc_FFC7E304 \n"

"loc_FFC7E2BC:\n"
"    LDR     R0, [SP, #0x1C] \n"
"    MOV     R2, #0xC \n"
"    LDR     R1, [R0, #0x7C] \n"
"    ADD     R1, R1, R1, LSL#1 \n"
"    ADD     R0, R0, R1, LSL#2 \n"
"    SUB     R4, R0, #8 \n"
"    LDR     R0, =0x16CD8 \n"
"    ADD     R1, SP, #0x10 \n"
"    BL      sub_FFE6C354 \n"
"    LDR     R0, =0x16CE4 \n"
"    MOV     R2, #0xC \n"
"    ADD     R1, SP, #0x10 \n"
"    BL      sub_FFE6C354 \n"
"    LDR     R0, =0x16CF0 \n"
"    MOV     R2, #0xC \n"
"    MOV     R1, R4 \n"
"    BL      sub_FFE6C354 \n"
"    B       loc_FFC7E37C \n"

"loc_FFC7E304:\n"
"    LDR     R0, [SP, #0x1C] \n"
"    LDR     R0, [R0] \n"
"    CMP     R0, #0xB \n"
"    BNE     loc_FFC7E34C \n"
"    MOV     R3, #0 \n"
"    STR     R3, [SP] \n"
"    MOV     R3, #1 \n"
"    MOV     R2, #1 \n"
"    MOV     R1, #1 \n"
"    MOV     R0, #0 \n"
"    BL      sub_FFC7AA4C \n"
"    MOV     R3, #0 \n"
"    STR     R3, [SP] \n"
"    MOV     R3, #1 \n"
"    MOV     R2, #1 \n"
"    MOV     R1, #1 \n"
"    MOV     R0, #0 \n"
"    B       loc_FFC7E378 \n"

"loc_FFC7E34C:\n"
"    MOV     R3, #1 \n"
"    MOV     R2, #1 \n"
"    MOV     R1, #1 \n"
"    MOV     R0, #1 \n"
"    STR     R3, [SP] \n"
"    BL      sub_FFC7AA4C \n"
"    MOV     R3, #1 \n"
"    MOV     R2, #1 \n"
"    MOV     R1, #1 \n"
"    MOV     R0, #1 \n"
"    STR     R3, [SP] \n"

"loc_FFC7E378:\n"
"    BL      sub_FFC7AB8C \n"

"loc_FFC7E37C:\n"
"    LDR     R0, [SP, #0x1C] \n"
"    BL      sub_FFC7F080 \n"
"    B       loc_FFC7DDEC \n"
);
}

/*************************************************************/
//** sub_FFC7B7A8_my @ 0xFFC7B7A8 - 0xFFC7B864, length=48
void __attribute__((naked,noinline)) sub_FFC7B7A8_my() {
asm volatile (
"    STMFD   SP!, {R4-R8,LR} \n"
"    LDR     R7, =0x38A8 \n"
"    MOV     R4, R0 \n"
"    LDR     R0, [R7, #0x1C] \n"
"    MOV     R1, #0x3E \n"
"    BL      sub_FFC51518 /*_ClearEventFlag*/ \n"
"    LDRSH   R0, [R4, #4] \n"
"    MOV     R2, #0 \n"
"    MOV     R1, #0 \n"
"    BL      sub_FFC7A7DC \n"
"    MOV     R6, R0 \n"
"    LDRSH   R0, [R4, #6] \n"
"    BL      sub_FFC7A8EC \n"
"    LDRSH   R0, [R4, #8] \n"
"    BL      sub_FFC7A944 \n"
"    LDRSH   R0, [R4, #0xA] \n"
"    BL      sub_FFC7A99C \n"
"    LDRSH   R0, [R4, #0xC] \n"
"    BL      sub_FFC7A9F4 \n"
"    MOV     R5, R0 \n"
"    LDR     R0, [R4] \n"
"    LDR     R8, =0x16CF0 \n"
"    CMP     R0, #0xB \n"
"    MOVEQ   R6, #0 \n"
"    MOVEQ   R5, #0 \n"
"    BEQ     loc_FFC7B838 \n"
"    CMP     R6, #1 \n"
"    BNE     loc_FFC7B838 \n"
"    LDRSH   R0, [R4, #4] \n"
"    LDR     R1, =0xFFC7A748 \n"
"    MOV     R2, #2 \n"
"    BL      sub_FFCF16F8 \n"
"    STRH    R0, [R4, #4] \n"
"    MOV     R0, #0 \n"
"    STR     R0, [R7, #0x28] \n"
"    B       loc_FFC7B840 \n"

"loc_FFC7B838:\n"
"    LDRH    R0, [R8] \n"
"    STRH    R0, [R4, #4] \n"

"loc_FFC7B840:\n"
"    CMP     R5, #1 \n"
"    LDRNEH  R0, [R8, #8] \n"
"    BNE     loc_FFC7B85C \n"
"    LDRSH   R0, [R4, #0xC] \n"
"    LDR     R1, =0xFFC7A7CC \n"
"    MOV     R2, #0x20 \n"
"    BL      sub_FFC7F0B0 \n"

"loc_FFC7B85C:\n"
"    STRH    R0, [R4, #0xC] \n"
"    LDRSH   R0, [R4, #6] \n"
"    BL      sub_FFC6CFE8_my \n"  // --> Patched. Old value = 0xFFC6CFE8.
"    LDR     PC, =0xFFC7B868 \n"  // Continue in firmware
);
}

/*************************************************************/
//** sub_FFC6CFE8_my @ 0xFFC6CFE8 - 0xFFC6D050, length=27
void __attribute__((naked,noinline)) sub_FFC6CFE8_my() {
asm volatile (
"    STMFD   SP!, {R4-R6,LR} \n"
"    LDR     R5, =0x359C \n"
"    MOV     R4, R0 \n"
"    LDR     R0, [R5, #4] \n"
"    CMP     R0, #1 \n"
"    MOVNE   R1, #0x140 \n"
"    LDRNE   R0, =0xFFC6CDEC \n"
"    BLNE    _DebugAssert \n"
"    CMN     R4, #0xC00 \n"
"    LDREQSH R4, [R5, #2] \n"
"    CMN     R4, #0xC00 \n"
"    LDREQ   R1, =0x146 \n"
"    LDREQ   R0, =0xFFC6CDEC \n"
"    STRH    R4, [R5, #2] \n"
"    BLEQ    _DebugAssert \n"
"    MOV     R0, R4 \n"
"    BL      apex2us \n"  // --> Patched. Old value = _apex2us.
"    MOV     R4, R0 \n"
//"  BL      _sub_FFC929A4 \n"  // --> Nullsub call removed.
"    MOV     R0, R4 \n"
"    BL      sub_FFC96B60 \n"
"    TST     R0, #1 \n"
"    LDRNE   R1, =0x14B \n"
"    LDMNEFD SP!, {R4-R6,LR} \n"
"    LDRNE   R0, =0xFFC6CDEC \n"
"    BNE     _DebugAssert \n"
"    LDMFD   SP!, {R4-R6,PC} \n"
);
}
