#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_0000000000982340 .scope module, "testbench" "testbench" 2 1;
 .timescale 0 0;
v00000000009cc800_0 .net "act_ram", 0 0, v0000000000986ee0_0;  1 drivers
v00000000009cd520_0 .net "address", 6 0, v00000000009cd020_0;  1 drivers
v00000000009ce1a0_0 .net "ans", 7 0, L_00000000009d3c30;  1 drivers
v00000000009ce420_0 .net "b", 7 0, L_00000000009d2f10;  1 drivers
v00000000009ce240_0 .net "bit_number", 2 0, v00000000009870c0_0;  1 drivers
v00000000009ce2e0_0 .net "carry", 0 0, L_00000000009d3190;  1 drivers
v00000000009ccc60_0 .var "clk", 0 0;
v00000000009cca80_0 .net "clk1", 0 0, v00000000009cce40_0;  1 drivers
v00000000009ce4c0_0 .net "clk2", 0 0, v00000000009cdf20_0;  1 drivers
v00000000009ce560_0 .net "clk3", 0 0, v00000000009cd840_0;  1 drivers
v00000000009d3730_0 .net "clk4", 0 0, v00000000009cdc00_0;  1 drivers
v00000000009d3690_0 .net "counter", 7 0, v0000000000985fe0_0;  1 drivers
v00000000009d3870_0 .net "d", 0 0, v00000000009878e0_0;  1 drivers
RS_000000000098a7b8 .resolv tri, L_00000000009d3af0, L_00000000009d2e70;
v00000000009d44f0_0 .net8 "data_bus", 7 0, RS_000000000098a7b8;  2 drivers
v00000000009d3050_0 .net "in_mux", 7 0, v00000000009ce060_0;  1 drivers
v00000000009d4590_0 .net "inst", 3 0, v0000000000987c00_0;  1 drivers
v00000000009d3b90_0 .net "inst_reg", 7 0, v00000000009cd3e0_0;  1 drivers
v00000000009d2970_0 .net "k", 7 0, v00000000009cd2a0_0;  1 drivers
v00000000009d41d0_0 .net "opcode", 13 0, L_000000000094c220;  1 drivers
v00000000009d3f50_0 .net "read_direction", 0 0, v0000000000987d40_0;  1 drivers
v00000000009d4630_0 .var "reset", 0 0;
v00000000009d30f0_0 .net "switch_a_m", 0 0, v0000000000986080_0;  1 drivers
v00000000009d39b0_0 .net "w", 7 0, v0000000000986e40_0;  1 drivers
v00000000009d3230_0 .net "writeEn", 0 0, v0000000000986120_0;  1 drivers
S_0000000000941b70 .scope module, "u0" "pcounter" 2 16, 3 1 0, S_0000000000982340;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "counter"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "clk3"
    .port_info 3 /INPUT 1 "reset"
    .port_info 4 /INPUT 1 "read_direction"
    .port_info 5 /INPUT 8 "direction"
v0000000000986440_0 .net "clk", 0 0, v00000000009cce40_0;  alias, 1 drivers
v0000000000986760_0 .net "clk3", 0 0, v00000000009cd840_0;  alias, 1 drivers
v0000000000985fe0_0 .var "counter", 7 0;
v00000000009866c0_0 .net8 "direction", 7 0, RS_000000000098a7b8;  alias, 2 drivers
v00000000009864e0_0 .net "read_direction", 0 0, v0000000000987d40_0;  alias, 1 drivers
v0000000000986580_0 .net "reset", 0 0, v00000000009d4630_0;  1 drivers
E_000000000097a520 .event posedge, v0000000000986580_0, v0000000000986760_0, v0000000000986440_0;
S_0000000000941cf0 .scope module, "u1" "alu" 2 18, 4 1 0, S_0000000000982340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset"
    .port_info 1 /INPUT 1 "writeEn"
    .port_info 2 /INPUT 1 "clk2"
    .port_info 3 /INPUT 3 "bit_number"
    .port_info 4 /INPUT 4 "inst"
    .port_info 5 /INPUT 8 "b"
    .port_info 6 /INPUT 8 "a"
    .port_info 7 /OUTPUT 1 "carry"
    .port_info 8 /OUTPUT 8 "ansf"
v0000000000986800_0 .net "a", 7 0, v0000000000986e40_0;  alias, 1 drivers
v0000000000987480_0 .var "ans", 8 0;
v0000000000986d00_0 .net "ansf", 7 0, L_00000000009d3c30;  alias, 1 drivers
v0000000000986b20_0 .net "b", 7 0, L_00000000009d2f10;  alias, 1 drivers
v00000000009868a0_0 .net "bit_number", 2 0, v00000000009870c0_0;  alias, 1 drivers
v0000000000987660_0 .net "carry", 0 0, L_00000000009d3190;  alias, 1 drivers
v0000000000986bc0_0 .net "clk2", 0 0, v00000000009cdf20_0;  alias, 1 drivers
v0000000000987020_0 .net "inst", 3 0, v0000000000987c00_0;  alias, 1 drivers
v0000000000986940_0 .net "reset", 0 0, v00000000009d4630_0;  alias, 1 drivers
v0000000000987200_0 .var "set", 7 0;
v0000000000987980_0 .net "writeEn", 0 0, v0000000000986120_0;  alias, 1 drivers
E_000000000097afa0 .event edge, v00000000009868a0_0, v0000000000986800_0, v0000000000986b20_0, v0000000000987020_0;
L_00000000009d3c30 .part v0000000000987480_0, 0, 8;
L_00000000009d3190 .part v0000000000987480_0, 8, 1;
S_0000000000954750 .scope module, "u10" "buffer_alu" 2 33, 5 1 0, S_0000000000982340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk3"
    .port_info 1 /INPUT 1 "clk4"
    .port_info 2 /INPUT 8 "ansf"
    .port_info 3 /OUTPUT 8 "data_bus"
o000000000098acf8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v00000000009872a0_0 name=_s0
v0000000000987ac0_0 .net "ansf", 7 0, L_00000000009d3c30;  alias, 1 drivers
v0000000000986c60_0 .net "clk3", 0 0, v00000000009cd840_0;  alias, 1 drivers
v0000000000987700_0 .net "clk4", 0 0, v00000000009cdc00_0;  alias, 1 drivers
v0000000000987340_0 .net8 "data_bus", 7 0, RS_000000000098a7b8;  alias, 2 drivers
L_00000000009d2e70 .functor MUXZ 8, o000000000098acf8, L_00000000009d3c30, v00000000009cd840_0, C4<>;
S_00000000009548d0 .scope module, "u2" "w_reg" 2 20, 6 1 0, S_0000000000982340;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "ans"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "d"
    .port_info 4 /OUTPUT 8 "w"
v0000000000986260_0 .net "ans", 7 0, L_00000000009d3c30;  alias, 1 drivers
v00000000009873e0_0 .net "clk", 0 0, v00000000009cd840_0;  alias, 1 drivers
v00000000009869e0_0 .net "d", 0 0, v00000000009878e0_0;  alias, 1 drivers
v0000000000986da0_0 .net "reset", 0 0, v00000000009d4630_0;  alias, 1 drivers
v0000000000986e40_0 .var "w", 7 0;
E_000000000097a760 .event posedge, v0000000000986580_0, v0000000000986760_0;
S_0000000000955c00 .scope module, "u3" "decode" 2 21, 7 1 0, S_0000000000982340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk1"
    .port_info 1 /INPUT 1 "clk2"
    .port_info 2 /INPUT 1 "clk3"
    .port_info 3 /INPUT 1 "clk4"
    .port_info 4 /INPUT 8 "inst_reg"
    .port_info 5 /OUTPUT 1 "d"
    .port_info 6 /OUTPUT 1 "switch_a_m"
    .port_info 7 /OUTPUT 1 "writeEn"
    .port_info 8 /OUTPUT 1 "act_ram"
    .port_info 9 /OUTPUT 1 "read_direction"
    .port_info 10 /OUTPUT 3 "bit_number"
    .port_info 11 /OUTPUT 4 "inst"
v0000000000986ee0_0 .var "act_ram", 0 0;
v00000000009870c0_0 .var "bit_number", 2 0;
v00000000009875c0_0 .net "clk1", 0 0, v00000000009cce40_0;  alias, 1 drivers
v0000000000987160_0 .net "clk2", 0 0, v00000000009cdf20_0;  alias, 1 drivers
v00000000009877a0_0 .net "clk3", 0 0, v00000000009cd840_0;  alias, 1 drivers
v0000000000987840_0 .net "clk4", 0 0, v00000000009cdc00_0;  alias, 1 drivers
v00000000009878e0_0 .var "d", 0 0;
v0000000000987c00_0 .var "inst", 3 0;
v0000000000987ca0_0 .net "inst_reg", 7 0, v00000000009cd3e0_0;  alias, 1 drivers
v0000000000987d40_0 .var "read_direction", 0 0;
v0000000000986080_0 .var "switch_a_m", 0 0;
v0000000000986120_0 .var "writeEn", 0 0;
E_000000000097b3e0/0 .event edge, v0000000000987700_0, v0000000000986760_0, v0000000000986bc0_0, v0000000000986440_0;
E_000000000097b3e0/1 .event edge, v0000000000987ca0_0;
E_000000000097b3e0 .event/or E_000000000097b3e0/0, E_000000000097b3e0/1;
S_0000000000955d80 .scope module, "u4" "alu_mux" 2 24, 8 1 0, S_0000000000982340;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "b"
    .port_info 1 /INPUT 8 "k"
    .port_info 2 /INPUT 8 "f"
    .port_info 3 /INPUT 1 "switch_a_m"
v0000000000986300_0 .net "b", 7 0, L_00000000009d2f10;  alias, 1 drivers
v00000000009863a0_0 .net "f", 7 0, v00000000009ce060_0;  alias, 1 drivers
v00000000009764a0_0 .net "k", 7 0, v00000000009cd2a0_0;  alias, 1 drivers
v00000000009cc8a0_0 .net "switch_a_m", 0 0, v0000000000986080_0;  alias, 1 drivers
L_00000000009d2f10 .functor MUXZ 8, v00000000009cd2a0_0, v00000000009ce060_0, v0000000000986080_0, C4<>;
S_0000000000928f90 .scope module, "u5" "inst_reg" 2 25, 9 1 0, S_0000000000982340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 14 "rom"
    .port_info 3 /OUTPUT 7 "address"
    .port_info 4 /OUTPUT 8 "out_decode"
    .port_info 5 /OUTPUT 8 "k"
v00000000009cd020_0 .var "address", 6 0;
v00000000009cd660_0 .net "clk", 0 0, v00000000009cdc00_0;  alias, 1 drivers
v00000000009cd2a0_0 .var "k", 7 0;
v00000000009cd3e0_0 .var "out_decode", 7 0;
v00000000009ccf80_0 .net "reset", 0 0, v00000000009d4630_0;  alias, 1 drivers
v00000000009cd0c0_0 .net "rom", 13 0, L_000000000094c220;  alias, 1 drivers
E_000000000097b5e0 .event posedge, v0000000000986580_0, v0000000000987700_0;
S_0000000000929110 .scope module, "u6" "rom" 2 27, 10 1 0, S_0000000000982340;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "counter"
    .port_info 1 /OUTPUT 14 "opcode"
L_000000000094c220 .functor BUFZ 14, L_00000000009d2b50, C4<00000000000000>, C4<00000000000000>, C4<00000000000000>;
v00000000009cda20_0 .net *"_s0", 13 0, L_00000000009d2b50;  1 drivers
v00000000009ce380_0 .net *"_s2", 10 0, L_00000000009d3a50;  1 drivers
L_00000000028b2018 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v00000000009ccd00_0 .net *"_s5", 2 0, L_00000000028b2018;  1 drivers
v00000000009ce600_0 .net "counter", 7 0, v0000000000985fe0_0;  alias, 1 drivers
v00000000009cd5c0 .array "memory", 1000 0, 13 0;
v00000000009cd200_0 .net "opcode", 13 0, L_000000000094c220;  alias, 1 drivers
L_00000000009d2b50 .array/port v00000000009cd5c0, L_00000000009d3a50;
L_00000000009d3a50 .concat [ 8 3 0 0], v0000000000985fe0_0, L_00000000028b2018;
S_0000000000952340 .scope module, "u7" "clocks" 2 28, 11 1 0, S_0000000000982340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 1 "clk1"
    .port_info 3 /OUTPUT 1 "clk2"
    .port_info 4 /OUTPUT 1 "clk3"
    .port_info 5 /OUTPUT 1 "clk4"
    .port_info 6 /OUTPUT 2 "counter"
v00000000009cd700_0 .net "clk", 0 0, v00000000009ccc60_0;  1 drivers
v00000000009cce40_0 .var "clk1", 0 0;
v00000000009cdf20_0 .var "clk2", 0 0;
v00000000009cd840_0 .var "clk3", 0 0;
v00000000009cdc00_0 .var "clk4", 0 0;
v00000000009cd480_0 .var "counter", 1 0;
v00000000009cd7a0_0 .net "reset", 0 0, v00000000009d4630_0;  alias, 1 drivers
E_000000000097b6e0 .event posedge, v0000000000986580_0, v00000000009cd700_0;
S_00000000009524c0 .scope module, "u8" "ram" 2 31, 12 1 0, S_0000000000982340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk2"
    .port_info 1 /INPUT 1 "clk3"
    .port_info 2 /INPUT 1 "clk4"
    .port_info 3 /INPUT 1 "clk1"
    .port_info 4 /INPUT 1 "writeEn"
    .port_info 5 /INPUT 1 "act_ram"
    .port_info 6 /INPUT 1 "d"
    .port_info 7 /INPUT 7 "address_r"
    .port_info 8 /INOUT 8 "data"
P_0000000000952640 .param/l "A" 0 12 1, +C4<00000000000000000000000000000111>;
P_0000000000952678 .param/l "M" 0 12 1, +C4<00000000000000000000000000001000>;
P_00000000009526b0 .param/l "N" 0 12 1, +C4<00000000000000000000000001000100>;
L_000000000094c0d0 .functor AND 1, v0000000000986ee0_0, L_00000000009d2a10, C4<1>, C4<1>;
v00000000009cd8e0_0 .net *"_s1", 0 0, L_00000000009d2a10;  1 drivers
v00000000009ccda0_0 .net *"_s2", 0 0, L_000000000094c0d0;  1 drivers
o000000000098b7a8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v00000000009ccb20_0 name=_s4
v00000000009cd160_0 .net "act_ram", 0 0, v0000000000986ee0_0;  alias, 1 drivers
v00000000009cd980_0 .net "address_r", 6 0, v00000000009cd020_0;  alias, 1 drivers
o000000000098b7d8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000009cd340_0 .net "clk1", 0 0, o000000000098b7d8;  0 drivers
o000000000098b808 .functor BUFZ 1, C4<z>; HiZ drive
v00000000009cdde0_0 .net "clk2", 0 0, o000000000098b808;  0 drivers
o000000000098b838 .functor BUFZ 1, C4<z>; HiZ drive
v00000000009cdac0_0 .net "clk3", 0 0, o000000000098b838;  0 drivers
v00000000009cdb60_0 .net "clk4", 0 0, v00000000009cdc00_0;  alias, 1 drivers
v00000000009cdca0_0 .net "d", 0 0, v00000000009878e0_0;  alias, 1 drivers
v00000000009ccee0_0 .net8 "data", 7 0, RS_000000000098a7b8;  alias, 2 drivers
v00000000009cc940_0 .var "data_out", 7 0;
v00000000009cc9e0 .array "memoria", 68 0, 7 0;
v00000000009cdd40_0 .net "writeEn", 0 0, v0000000000986120_0;  alias, 1 drivers
E_000000000097bbe0 .event edge, v0000000000987980_0, v0000000000986ee0_0, v00000000009cd020_0;
E_000000000097b6a0/0 .event edge, v00000000009869e0_0, v00000000009866c0_0, v0000000000986ee0_0, v00000000009cd020_0;
E_000000000097b6a0/1 .event edge, v0000000000987980_0;
E_000000000097b6a0 .event/or E_000000000097b6a0/0, E_000000000097b6a0/1;
L_00000000009d2a10 .reduce/nor v0000000000986120_0;
L_00000000009d3af0 .functor MUXZ 8, o000000000098b7a8, v00000000009cc940_0, L_000000000094c0d0, C4<>;
S_00000000009441c0 .scope module, "u9" "data_reg" 2 30, 13 1 0, S_0000000000982340;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "writeEn"
    .port_info 4 /OUTPUT 8 "f"
v00000000009cde80_0 .net "clk", 0 0, v00000000009cdf20_0;  alias, 1 drivers
v00000000009cdfc0_0 .net8 "data", 7 0, RS_000000000098a7b8;  alias, 2 drivers
v00000000009ce060_0 .var "f", 7 0;
v00000000009ce100_0 .net "reset", 0 0, v00000000009d4630_0;  alias, 1 drivers
v00000000009ccbc0_0 .net "writeEn", 0 0, v0000000000986120_0;  alias, 1 drivers
E_000000000097bb60 .event posedge, v0000000000986580_0, v0000000000986bc0_0;
    .scope S_0000000000941b70;
T_0 ;
    %wait E_000000000097a520;
    %load/vec4 v0000000000986580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000000985fe0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000000009864e0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000986760_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v00000000009866c0_0;
    %assign/vec4 v0000000000985fe0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v00000000009864e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000986440_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0000000000985fe0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000000000985fe0_0, 0;
T_0.4 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000000000941cf0;
T_1 ;
    %wait E_000000000097afa0;
    %load/vec4 v00000000009868a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %load/vec4 v0000000000987200_0;
    %assign/vec4 v0000000000987200_0, 0;
    %jmp T_1.9;
T_1.0 ;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0000000000987200_0, 0;
    %jmp T_1.9;
T_1.1 ;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0000000000987200_0, 0;
    %jmp T_1.9;
T_1.2 ;
    %pushi/vec4 4, 0, 8;
    %assign/vec4 v0000000000987200_0, 0;
    %jmp T_1.9;
T_1.3 ;
    %pushi/vec4 8, 0, 8;
    %assign/vec4 v0000000000987200_0, 0;
    %jmp T_1.9;
T_1.4 ;
    %pushi/vec4 16, 0, 8;
    %assign/vec4 v0000000000987200_0, 0;
    %jmp T_1.9;
T_1.5 ;
    %pushi/vec4 32, 0, 8;
    %assign/vec4 v0000000000987200_0, 0;
    %jmp T_1.9;
T_1.6 ;
    %pushi/vec4 64, 0, 8;
    %assign/vec4 v0000000000987200_0, 0;
    %jmp T_1.9;
T_1.7 ;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0000000000987200_0, 0;
    %jmp T_1.9;
T_1.9 ;
    %pop/vec4 1;
    %load/vec4 v0000000000987020_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.16, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_1.17, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_1.18, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_1.19, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_1.20, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_1.21, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_1.22, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_1.23, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_1.24, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_1.25, 6;
    %load/vec4 v0000000000987480_0;
    %assign/vec4 v0000000000987480_0, 0;
    %jmp T_1.27;
T_1.10 ;
    %load/vec4 v0000000000986b20_0;
    %pad/u 9;
    %assign/vec4 v0000000000987480_0, 0;
    %jmp T_1.27;
T_1.11 ;
    %load/vec4 v0000000000986800_0;
    %pad/u 9;
    %assign/vec4 v0000000000987480_0, 0;
    %jmp T_1.27;
T_1.12 ;
    %load/vec4 v0000000000986800_0;
    %pad/u 9;
    %load/vec4 v0000000000986b20_0;
    %pad/u 9;
    %add;
    %assign/vec4 v0000000000987480_0, 0;
    %jmp T_1.27;
T_1.13 ;
    %load/vec4 v0000000000986b20_0;
    %pad/u 9;
    %load/vec4 v0000000000986800_0;
    %pad/u 9;
    %sub;
    %assign/vec4 v0000000000987480_0, 0;
    %jmp T_1.27;
T_1.14 ;
    %load/vec4 v0000000000986800_0;
    %pad/u 9;
    %load/vec4 v0000000000986b20_0;
    %pad/u 9;
    %and;
    %assign/vec4 v0000000000987480_0, 0;
    %jmp T_1.27;
T_1.15 ;
    %load/vec4 v0000000000986b20_0;
    %pad/u 9;
    %addi 1, 0, 9;
    %assign/vec4 v0000000000987480_0, 0;
    %jmp T_1.27;
T_1.16 ;
    %load/vec4 v0000000000986b20_0;
    %pad/u 9;
    %subi 1, 0, 9;
    %assign/vec4 v0000000000987480_0, 0;
    %jmp T_1.27;
T_1.17 ;
    %load/vec4 v0000000000986800_0;
    %pad/u 9;
    %load/vec4 v0000000000986b20_0;
    %pad/u 9;
    %xor;
    %assign/vec4 v0000000000987480_0, 0;
    %jmp T_1.27;
T_1.18 ;
    %load/vec4 v0000000000986b20_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0000000000987660_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 9;
    %assign/vec4 v0000000000987480_0, 0;
    %jmp T_1.27;
T_1.19 ;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0000000000987480_0, 0;
    %jmp T_1.27;
T_1.20 ;
    %load/vec4 v0000000000986800_0;
    %pad/u 9;
    %load/vec4 v0000000000986b20_0;
    %pad/u 9;
    %or;
    %assign/vec4 v0000000000987480_0, 0;
    %jmp T_1.27;
T_1.21 ;
    %load/vec4 v0000000000986b20_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0000000000986b20_0;
    %parti/s 4, 4, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 9;
    %assign/vec4 v0000000000987480_0, 0;
    %jmp T_1.27;
T_1.22 ;
    %load/vec4 v0000000000986b20_0;
    %pad/u 9;
    %inv;
    %assign/vec4 v0000000000987480_0, 0;
    %jmp T_1.27;
T_1.23 ;
    %load/vec4 v0000000000986b20_0;
    %pad/u 9;
    %load/vec4 v0000000000987200_0;
    %pad/u 9;
    %or;
    %assign/vec4 v0000000000987480_0, 0;
    %jmp T_1.27;
T_1.24 ;
    %load/vec4 v0000000000986b20_0;
    %pad/u 9;
    %load/vec4 v0000000000987200_0;
    %pad/u 9;
    %inv;
    %and;
    %assign/vec4 v0000000000987480_0, 0;
    %jmp T_1.27;
T_1.25 ;
    %load/vec4 v0000000000987660_0;
    %load/vec4 v0000000000986b20_0;
    %parti/s 7, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 9;
    %assign/vec4 v0000000000987480_0, 0;
    %jmp T_1.27;
T_1.27 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000000009548d0;
T_2 ;
    %wait E_000000000097a760;
    %load/vec4 v0000000000986da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000000986e40_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000000009869e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v0000000000986260_0;
    %assign/vec4 v0000000000986e40_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000000000955c00;
T_3 ;
    %wait E_000000000097b3e0;
    %load/vec4 v0000000000987ca0_0;
    %parti/s 2, 6, 4;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000986ee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000987d40_0, 0;
    %load/vec4 v0000000000987ca0_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v00000000009878e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000986080_0, 0;
    %load/vec4 v0000000000987ca0_0;
    %parti/s 4, 2, 3;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000000000987c00_0, 0;
    %jmp T_3.17;
T_3.2 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000000000987c00_0, 0;
    %jmp T_3.17;
T_3.3 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000000000987c00_0, 0;
    %jmp T_3.17;
T_3.4 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000000000987c00_0, 0;
    %jmp T_3.17;
T_3.5 ;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0000000000987c00_0, 0;
    %jmp T_3.17;
T_3.6 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000000000987c00_0, 0;
    %jmp T_3.17;
T_3.7 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000000000987c00_0, 0;
    %jmp T_3.17;
T_3.8 ;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0000000000987c00_0, 0;
    %jmp T_3.17;
T_3.9 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000987c00_0, 0;
    %jmp T_3.17;
T_3.10 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000000000987c00_0, 0;
    %jmp T_3.17;
T_3.11 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000000000987c00_0, 0;
    %jmp T_3.17;
T_3.12 ;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0000000000987c00_0, 0;
    %jmp T_3.17;
T_3.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000000000987c00_0, 0;
    %jmp T_3.17;
T_3.14 ;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0000000000987c00_0, 0;
    %jmp T_3.17;
T_3.15 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000000000987c00_0, 0;
    %jmp T_3.17;
T_3.17 ;
    %pop/vec4 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000000000987ca0_0;
    %parti/s 2, 6, 4;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_3.18, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000986ee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000987d40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000009878e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000986080_0, 0;
    %load/vec4 v0000000000987ca0_0;
    %parti/s 3, 1, 2;
    %store/vec4 v00000000009870c0_0, 0, 3;
    %load/vec4 v0000000000987ca0_0;
    %parti/s 4, 2, 3;
    %dup/vec4;
    %pushi/vec4 3, 3, 4;
    %cmp/x;
    %jmp/1 T_3.20, 4;
    %dup/vec4;
    %pushi/vec4 7, 3, 4;
    %cmp/x;
    %jmp/1 T_3.21, 4;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000000000987c00_0, 0;
    %jmp T_3.23;
T_3.20 ;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0000000000987c00_0, 0;
    %jmp T_3.23;
T_3.21 ;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0000000000987c00_0, 0;
    %jmp T_3.23;
T_3.23 ;
    %pop/vec4 1;
    %jmp T_3.19;
T_3.18 ;
    %load/vec4 v0000000000987ca0_0;
    %parti/s 2, 6, 4;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_3.24, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000986ee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000987d40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000009878e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000986080_0, 0;
    %load/vec4 v0000000000987ca0_0;
    %parti/s 4, 2, 3;
    %dup/vec4;
    %pushi/vec4 3, 3, 4;
    %cmp/x;
    %jmp/1 T_3.26, 4;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/x;
    %jmp/1 T_3.27, 4;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/x;
    %jmp/1 T_3.28, 4;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/x;
    %jmp/1 T_3.29, 4;
    %dup/vec4;
    %pushi/vec4 13, 1, 4;
    %cmp/x;
    %jmp/1 T_3.30, 4;
    %dup/vec4;
    %pushi/vec4 15, 1, 4;
    %cmp/x;
    %jmp/1 T_3.31, 4;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000000000987c00_0, 0;
    %jmp T_3.33;
T_3.26 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000987c00_0, 0;
    %jmp T_3.33;
T_3.27 ;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0000000000987c00_0, 0;
    %jmp T_3.33;
T_3.28 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000000000987c00_0, 0;
    %jmp T_3.33;
T_3.29 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000000000987c00_0, 0;
    %jmp T_3.33;
T_3.30 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000000000987c00_0, 0;
    %jmp T_3.33;
T_3.31 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000000000987c00_0, 0;
    %jmp T_3.33;
T_3.33 ;
    %pop/vec4 1;
    %jmp T_3.25;
T_3.24 ;
    %load/vec4 v0000000000987ca0_0;
    %parti/s 2, 6, 4;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_3.34, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000009878e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000986ee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000986080_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000987d40_0, 0, 1;
    %load/vec4 v0000000000987ca0_0;
    %parti/s 1, 5, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_3.36, 6;
    %load/vec4 v0000000000987c00_0;
    %assign/vec4 v0000000000987c00_0, 0;
    %jmp T_3.38;
T_3.36 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000987c00_0, 0;
    %jmp T_3.38;
T_3.38 ;
    %pop/vec4 1;
T_3.34 ;
T_3.25 ;
T_3.19 ;
T_3.1 ;
    %load/vec4 v00000000009877a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.39, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000986120_0, 0, 1;
    %jmp T_3.40;
T_3.39 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000986120_0, 0, 1;
T_3.40 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000000000928f90;
T_4 ;
    %wait E_000000000097b5e0;
    %load/vec4 v00000000009ccf80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000000009cd2a0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v00000000009cd020_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000000009cd3e0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000000009cd0c0_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v00000000009cd2a0_0, 0;
    %load/vec4 v00000000009cd0c0_0;
    %parti/s 7, 0, 2;
    %assign/vec4 v00000000009cd020_0, 0;
    %load/vec4 v00000000009cd0c0_0;
    %parti/s 8, 6, 4;
    %assign/vec4 v00000000009cd3e0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000000000929110;
T_5 ;
    %vpi_call/w 10 8 "$readmemb", "instruction.list", v00000000009cd5c0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0000000000952340;
T_6 ;
    %wait E_000000000097b6e0;
    %load/vec4 v00000000009cd7a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000000009cd480_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v00000000009cd480_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000009cce40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000009cdf20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000009cd840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000009cdc00_0, 0;
    %load/vec4 v00000000009cd480_0;
    %addi 1, 0, 2;
    %assign/vec4 v00000000009cd480_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v00000000009cd480_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000009cce40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000009cdf20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000009cd840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000009cdc00_0, 0;
    %load/vec4 v00000000009cd480_0;
    %addi 1, 0, 2;
    %assign/vec4 v00000000009cd480_0, 0;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v00000000009cd480_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000009cce40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000009cdf20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000009cd840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000009cdc00_0, 0;
    %load/vec4 v00000000009cd480_0;
    %addi 1, 0, 2;
    %assign/vec4 v00000000009cd480_0, 0;
    %jmp T_6.7;
T_6.6 ;
    %load/vec4 v00000000009cd480_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_6.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000009cce40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000009cdf20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000009cd840_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000009cdc00_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000000009cd480_0, 0;
T_6.8 ;
T_6.7 ;
T_6.5 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00000000009441c0;
T_7 ;
    %wait E_000000000097bb60;
    %load/vec4 v00000000009ce100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000000009ce060_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000000009cdfc0_0;
    %assign/vec4 v00000000009ce060_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000000009524c0;
T_8 ;
    %wait E_000000000097b6a0;
    %load/vec4 v00000000009cdd40_0;
    %load/vec4 v00000000009cd160_0;
    %and;
    %load/vec4 v00000000009cdca0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v00000000009ccee0_0;
    %load/vec4 v00000000009cd980_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000009cc9e0, 0, 4;
T_8.0 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00000000009524c0;
T_9 ;
    %wait E_000000000097bbe0;
    %load/vec4 v00000000009cd160_0;
    %load/vec4 v00000000009cdd40_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v00000000009cd980_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v00000000009cc9e0, 4;
    %assign/vec4 v00000000009cc940_0, 0;
T_9.0 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000000000982340;
T_10 ;
    %vpi_call/w 2 37 "$display", "\012q1 \011q2 \011q3 \011q4 \011opcode \011\011\011inst \011ans \011\011data_bus \011\011b \011\011w \011\011pc \011\011read_d" {0 0 0};
    %vpi_call/w 2 38 "$monitor", "%b \011%b \011%b \011%b \011%b%b \011%b \011%b \011%b \011%b \011%b \011%b \011%b", v00000000009cca80_0, v00000000009ce4c0_0, v00000000009ce560_0, v00000000009d3730_0, v00000000009d3b90_0, v00000000009cd520_0, v00000000009d4590_0, v00000000009ce1a0_0, v00000000009d44f0_0, v00000000009ce420_0, v00000000009d39b0_0, v00000000009d3690_0, v00000000009d3f50_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009ccc60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009d4630_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000009d4630_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009d4630_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0000000000982340;
T_11 ;
    %delay 1, 0;
    %load/vec4 v00000000009ccc60_0;
    %inv;
    %store/vec4 v00000000009ccc60_0, 0, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_0000000000982340;
T_12 ;
    %delay 150, 0;
    %vpi_call/w 2 51 "$finish" {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "./testbench.sv";
    "./program_counter.sv";
    "./alu.sv";
    "./buffer_alu.sv";
    "./w_reg.sv";
    "./decode.sv";
    "./alu_mux.sv";
    "./inst_reg.sv";
    "./rom.sv";
    "./clocks.sv";
    "./ram.sv";
    "./data_reg.sv";
