// Seed: 732779720
module module_0;
  logic id_0 = 1;
  assign id_0 = 1'b0;
  logic id_1;
  logic id_2;
  type_7 id_3 (1);
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input id_4;
  input id_3;
  inout id_2;
  output id_1;
  logic id_4 = 1;
endmodule
`define pp_4 0
`timescale 1ps / 1ps
