{"Source Block": ["verilog-ethernet/rtl/eth_arb_mux.v@111:121@HdlStmAssign", "reg  [ID_WIDTH-1:0]   m_eth_payload_axis_tid_int;\nreg  [DEST_WIDTH-1:0] m_eth_payload_axis_tdest_int;\nreg  [USER_WIDTH-1:0] m_eth_payload_axis_tuser_int;\nwire                  m_eth_payload_axis_tready_int_early;\n\nassign s_eth_hdr_ready = (!s_eth_hdr_ready_mask_reg && grant_valid) << grant_encoded;\n\nassign s_eth_payload_axis_tready = (m_eth_payload_axis_tready_int_reg && grant_valid) << grant_encoded;\n\nassign m_eth_hdr_valid = m_eth_hdr_valid_reg;\nassign m_eth_dest_mac = m_eth_dest_mac_reg;\n"], "Clone Blocks": [["verilog-ethernet/rtl/eth_mux.v@108:118", "reg                   m_eth_payload_axis_tready_int_reg = 1'b0;\nreg                   m_eth_payload_axis_tlast_int;\nreg  [ID_WIDTH-1:0]   m_eth_payload_axis_tid_int;\nreg  [DEST_WIDTH-1:0] m_eth_payload_axis_tdest_int;\nreg  [USER_WIDTH-1:0] m_eth_payload_axis_tuser_int;\nwire                  m_eth_payload_axis_tready_int_early;\n\nassign s_eth_hdr_ready = s_eth_hdr_ready_reg;\n\nassign s_eth_payload_axis_tready = s_eth_payload_axis_tready_reg;\n\n"], ["verilog-ethernet/rtl/ip_arb_mux.v@152:162", "reg  [USER_WIDTH-1:0] m_ip_payload_axis_tuser_int;\nwire                  m_ip_payload_axis_tready_int_early;\n\nassign s_ip_hdr_ready = (!s_ip_hdr_ready_mask_reg && grant_valid) << grant_encoded;\n\nassign s_ip_payload_axis_tready = (m_ip_payload_axis_tready_int_reg && grant_valid) << grant_encoded;\n\nassign m_ip_hdr_valid = m_ip_hdr_valid_reg;\nassign m_eth_dest_mac = m_eth_dest_mac_reg;\nassign m_eth_src_mac = m_eth_src_mac_reg;\nassign m_eth_type = m_eth_type_reg;\n"], ["verilog-ethernet/rtl/ip_eth_tx.v@158:168", "reg       m_eth_payload_axis_tready_int_reg = 1'b0;\nreg       m_eth_payload_axis_tlast_int;\nreg       m_eth_payload_axis_tuser_int;\nwire      m_eth_payload_axis_tready_int_early;\n\nassign s_ip_hdr_ready = s_ip_hdr_ready_reg;\nassign s_ip_payload_axis_tready = s_ip_payload_axis_tready_reg;\n\nassign m_eth_hdr_valid = m_eth_hdr_valid_reg;\nassign m_eth_dest_mac = m_eth_dest_mac_reg;\nassign m_eth_src_mac = m_eth_src_mac_reg;\n"], ["verilog-ethernet/rtl/eth_arb_mux.v@107:117", "reg  [KEEP_WIDTH-1:0] m_eth_payload_axis_tkeep_int;\nreg                   m_eth_payload_axis_tvalid_int;\nreg                   m_eth_payload_axis_tready_int_reg = 1'b0;\nreg                   m_eth_payload_axis_tlast_int;\nreg  [ID_WIDTH-1:0]   m_eth_payload_axis_tid_int;\nreg  [DEST_WIDTH-1:0] m_eth_payload_axis_tdest_int;\nreg  [USER_WIDTH-1:0] m_eth_payload_axis_tuser_int;\nwire                  m_eth_payload_axis_tready_int_early;\n\nassign s_eth_hdr_ready = (!s_eth_hdr_ready_mask_reg && grant_valid) << grant_encoded;\n\n"], ["verilog-ethernet/rtl/ip_eth_tx.v@156:166", "reg [7:0] m_eth_payload_axis_tdata_int;\nreg       m_eth_payload_axis_tvalid_int;\nreg       m_eth_payload_axis_tready_int_reg = 1'b0;\nreg       m_eth_payload_axis_tlast_int;\nreg       m_eth_payload_axis_tuser_int;\nwire      m_eth_payload_axis_tready_int_early;\n\nassign s_ip_hdr_ready = s_ip_hdr_ready_reg;\nassign s_ip_payload_axis_tready = s_ip_payload_axis_tready_reg;\n\nassign m_eth_hdr_valid = m_eth_hdr_valid_reg;\n"], ["verilog-ethernet/rtl/eth_demux.v@112:122", "reg  [ID_WIDTH-1:0]   m_eth_payload_axis_tid_int;\nreg  [DEST_WIDTH-1:0] m_eth_payload_axis_tdest_int;\nreg  [USER_WIDTH-1:0] m_eth_payload_axis_tuser_int;\nwire                  m_eth_payload_axis_tready_int_early;\n\nassign s_eth_hdr_ready = s_eth_hdr_ready_reg && enable;\n\nassign s_eth_payload_axis_tready = s_eth_payload_axis_tready_reg && enable;\n\nassign m_eth_hdr_valid = m_eth_hdr_valid_reg;\nassign m_eth_dest_mac = {M_COUNT{m_eth_dest_mac_reg}};\n"], ["verilog-ethernet/rtl/eth_arb_mux.v@108:118", "reg                   m_eth_payload_axis_tvalid_int;\nreg                   m_eth_payload_axis_tready_int_reg = 1'b0;\nreg                   m_eth_payload_axis_tlast_int;\nreg  [ID_WIDTH-1:0]   m_eth_payload_axis_tid_int;\nreg  [DEST_WIDTH-1:0] m_eth_payload_axis_tdest_int;\nreg  [USER_WIDTH-1:0] m_eth_payload_axis_tuser_int;\nwire                  m_eth_payload_axis_tready_int_early;\n\nassign s_eth_hdr_ready = (!s_eth_hdr_ready_mask_reg && grant_valid) << grant_encoded;\n\nassign s_eth_payload_axis_tready = (m_eth_payload_axis_tready_int_reg && grant_valid) << grant_encoded;\n"], ["verilog-ethernet/rtl/ip_arb_mux.v@147:157", "reg                   m_ip_payload_axis_tvalid_int;\nreg                   m_ip_payload_axis_tready_int_reg = 1'b0;\nreg                   m_ip_payload_axis_tlast_int;\nreg  [ID_WIDTH-1:0]   m_ip_payload_axis_tid_int;\nreg  [DEST_WIDTH-1:0] m_ip_payload_axis_tdest_int;\nreg  [USER_WIDTH-1:0] m_ip_payload_axis_tuser_int;\nwire                  m_ip_payload_axis_tready_int_early;\n\nassign s_ip_hdr_ready = (!s_ip_hdr_ready_mask_reg && grant_valid) << grant_encoded;\n\nassign s_ip_payload_axis_tready = (m_ip_payload_axis_tready_int_reg && grant_valid) << grant_encoded;\n"], ["verilog-ethernet/rtl/eth_demux.v@109:119", "reg  [M_COUNT-1:0]    m_eth_payload_axis_tvalid_int;\nreg                   m_eth_payload_axis_tready_int_reg = 1'b0;\nreg                   m_eth_payload_axis_tlast_int;\nreg  [ID_WIDTH-1:0]   m_eth_payload_axis_tid_int;\nreg  [DEST_WIDTH-1:0] m_eth_payload_axis_tdest_int;\nreg  [USER_WIDTH-1:0] m_eth_payload_axis_tuser_int;\nwire                  m_eth_payload_axis_tready_int_early;\n\nassign s_eth_hdr_ready = s_eth_hdr_ready_reg && enable;\n\nassign s_eth_payload_axis_tready = s_eth_payload_axis_tready_reg && enable;\n"], ["verilog-ethernet/rtl/ip_arb_mux.v@148:158", "reg                   m_ip_payload_axis_tready_int_reg = 1'b0;\nreg                   m_ip_payload_axis_tlast_int;\nreg  [ID_WIDTH-1:0]   m_ip_payload_axis_tid_int;\nreg  [DEST_WIDTH-1:0] m_ip_payload_axis_tdest_int;\nreg  [USER_WIDTH-1:0] m_ip_payload_axis_tuser_int;\nwire                  m_ip_payload_axis_tready_int_early;\n\nassign s_ip_hdr_ready = (!s_ip_hdr_ready_mask_reg && grant_valid) << grant_encoded;\n\nassign s_ip_payload_axis_tready = (m_ip_payload_axis_tready_int_reg && grant_valid) << grant_encoded;\n\n"], ["verilog-ethernet/rtl/eth_mux.v@107:117", "reg                   m_eth_payload_axis_tvalid_int;\nreg                   m_eth_payload_axis_tready_int_reg = 1'b0;\nreg                   m_eth_payload_axis_tlast_int;\nreg  [ID_WIDTH-1:0]   m_eth_payload_axis_tid_int;\nreg  [DEST_WIDTH-1:0] m_eth_payload_axis_tdest_int;\nreg  [USER_WIDTH-1:0] m_eth_payload_axis_tuser_int;\nwire                  m_eth_payload_axis_tready_int_early;\n\nassign s_eth_hdr_ready = s_eth_hdr_ready_reg;\n\nassign s_eth_payload_axis_tready = s_eth_payload_axis_tready_reg;\n"], ["verilog-ethernet/rtl/eth_arb_mux.v@113:123", "reg  [USER_WIDTH-1:0] m_eth_payload_axis_tuser_int;\nwire                  m_eth_payload_axis_tready_int_early;\n\nassign s_eth_hdr_ready = (!s_eth_hdr_ready_mask_reg && grant_valid) << grant_encoded;\n\nassign s_eth_payload_axis_tready = (m_eth_payload_axis_tready_int_reg && grant_valid) << grant_encoded;\n\nassign m_eth_hdr_valid = m_eth_hdr_valid_reg;\nassign m_eth_dest_mac = m_eth_dest_mac_reg;\nassign m_eth_src_mac = m_eth_src_mac_reg;\nassign m_eth_type = m_eth_type_reg;\n"], ["verilog-ethernet/rtl/eth_demux.v@108:118", "reg  [KEEP_WIDTH-1:0] m_eth_payload_axis_tkeep_int;\nreg  [M_COUNT-1:0]    m_eth_payload_axis_tvalid_int;\nreg                   m_eth_payload_axis_tready_int_reg = 1'b0;\nreg                   m_eth_payload_axis_tlast_int;\nreg  [ID_WIDTH-1:0]   m_eth_payload_axis_tid_int;\nreg  [DEST_WIDTH-1:0] m_eth_payload_axis_tdest_int;\nreg  [USER_WIDTH-1:0] m_eth_payload_axis_tuser_int;\nwire                  m_eth_payload_axis_tready_int_early;\n\nassign s_eth_hdr_ready = s_eth_hdr_ready_reg && enable;\n\n"], ["verilog-ethernet/rtl/ip_mux.v@149:159", "reg  [ID_WIDTH-1:0]   m_ip_payload_axis_tid_int;\nreg  [DEST_WIDTH-1:0] m_ip_payload_axis_tdest_int;\nreg  [USER_WIDTH-1:0] m_ip_payload_axis_tuser_int;\nwire                  m_ip_payload_axis_tready_int_early;\n\nassign s_ip_hdr_ready = s_ip_hdr_ready_reg;\n\nassign s_ip_payload_axis_tready = s_ip_payload_axis_tready_reg;\n\nassign m_ip_hdr_valid = m_ip_hdr_valid_reg;\nassign m_eth_dest_mac = m_eth_dest_mac_reg;\n"], ["verilog-ethernet/rtl/ip_demux.v@151:161", "reg  [ID_WIDTH-1:0]   m_ip_payload_axis_tid_int;\nreg  [DEST_WIDTH-1:0] m_ip_payload_axis_tdest_int;\nreg  [USER_WIDTH-1:0] m_ip_payload_axis_tuser_int;\nwire                  m_ip_payload_axis_tready_int_early;\n\nassign s_ip_hdr_ready = s_ip_hdr_ready_reg && enable;\n\nassign s_ip_payload_axis_tready = s_ip_payload_axis_tready_reg && enable;\n\nassign m_ip_hdr_valid = m_ip_hdr_valid_reg;\nassign m_eth_dest_mac = {M_COUNT{m_eth_dest_mac_reg}};\n"], ["verilog-ethernet/rtl/eth_mux.v@110:120", "reg  [ID_WIDTH-1:0]   m_eth_payload_axis_tid_int;\nreg  [DEST_WIDTH-1:0] m_eth_payload_axis_tdest_int;\nreg  [USER_WIDTH-1:0] m_eth_payload_axis_tuser_int;\nwire                  m_eth_payload_axis_tready_int_early;\n\nassign s_eth_hdr_ready = s_eth_hdr_ready_reg;\n\nassign s_eth_payload_axis_tready = s_eth_payload_axis_tready_reg;\n\nassign m_eth_hdr_valid = m_eth_hdr_valid_reg;\nassign m_eth_dest_mac = m_eth_dest_mac_reg;\n"], ["verilog-ethernet/rtl/eth_arb_mux.v@109:119", "reg                   m_eth_payload_axis_tready_int_reg = 1'b0;\nreg                   m_eth_payload_axis_tlast_int;\nreg  [ID_WIDTH-1:0]   m_eth_payload_axis_tid_int;\nreg  [DEST_WIDTH-1:0] m_eth_payload_axis_tdest_int;\nreg  [USER_WIDTH-1:0] m_eth_payload_axis_tuser_int;\nwire                  m_eth_payload_axis_tready_int_early;\n\nassign s_eth_hdr_ready = (!s_eth_hdr_ready_mask_reg && grant_valid) << grant_encoded;\n\nassign s_eth_payload_axis_tready = (m_eth_payload_axis_tready_int_reg && grant_valid) << grant_encoded;\n\n"], ["verilog-ethernet/rtl/ip_arb_mux.v@150:160", "reg  [ID_WIDTH-1:0]   m_ip_payload_axis_tid_int;\nreg  [DEST_WIDTH-1:0] m_ip_payload_axis_tdest_int;\nreg  [USER_WIDTH-1:0] m_ip_payload_axis_tuser_int;\nwire                  m_ip_payload_axis_tready_int_early;\n\nassign s_ip_hdr_ready = (!s_ip_hdr_ready_mask_reg && grant_valid) << grant_encoded;\n\nassign s_ip_payload_axis_tready = (m_ip_payload_axis_tready_int_reg && grant_valid) << grant_encoded;\n\nassign m_ip_hdr_valid = m_ip_hdr_valid_reg;\nassign m_eth_dest_mac = m_eth_dest_mac_reg;\n"], ["verilog-ethernet/rtl/eth_demux.v@110:120", "reg                   m_eth_payload_axis_tready_int_reg = 1'b0;\nreg                   m_eth_payload_axis_tlast_int;\nreg  [ID_WIDTH-1:0]   m_eth_payload_axis_tid_int;\nreg  [DEST_WIDTH-1:0] m_eth_payload_axis_tdest_int;\nreg  [USER_WIDTH-1:0] m_eth_payload_axis_tuser_int;\nwire                  m_eth_payload_axis_tready_int_early;\n\nassign s_eth_hdr_ready = s_eth_hdr_ready_reg && enable;\n\nassign s_eth_payload_axis_tready = s_eth_payload_axis_tready_reg && enable;\n\n"], ["verilog-ethernet/rtl/ip_eth_tx_64.v@180:190", "reg        m_eth_payload_axis_tready_int_reg = 1'b0;\nreg        m_eth_payload_axis_tlast_int;\nreg        m_eth_payload_axis_tuser_int;\nwire       m_eth_payload_axis_tready_int_early;\n\nassign s_ip_hdr_ready = s_ip_hdr_ready_reg;\nassign s_ip_payload_axis_tready = s_ip_payload_axis_tready_reg;\n\nassign m_eth_hdr_valid = m_eth_hdr_valid_reg;\nassign m_eth_dest_mac = m_eth_dest_mac_reg;\nassign m_eth_src_mac = m_eth_src_mac_reg;\n"], ["verilog-ethernet/rtl/udp_arb_mux.v@162:172", "reg  [ID_WIDTH-1:0]   m_udp_payload_axis_tid_int;\nreg  [DEST_WIDTH-1:0] m_udp_payload_axis_tdest_int;\nreg  [USER_WIDTH-1:0] m_udp_payload_axis_tuser_int;\nwire                  m_udp_payload_axis_tready_int_early;\n\nassign s_udp_hdr_ready = (!s_udp_hdr_ready_mask_reg && grant_valid) << grant_encoded;\n\nassign s_udp_payload_axis_tready = (m_udp_payload_axis_tready_int_reg && grant_valid) << grant_encoded;\n\nassign m_udp_hdr_valid = m_udp_hdr_valid_reg;\nassign m_eth_dest_mac = m_eth_dest_mac_reg;\n"]], "Diff Content": {"Delete": [[116, "assign s_eth_hdr_ready = (!s_eth_hdr_ready_mask_reg && grant_valid) << grant_encoded;\n"]], "Add": [[116, "assign s_eth_hdr_ready = s_eth_hdr_ready_reg;\n"]]}}