;buildInfoPackage: chisel3, version: 3.4-SNAPSHOT, scalaVersion: 2.12.12, sbtVersion: 1.3.10
circuit Blackbox : 
  extmodule BlackboxInline : 
    input in1 : UInt<32>
    input in2 : UInt<32>
    output out : UInt<33>
    
    defname = BlackboxInline
    
    
  module Blackbox : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip val0 : UInt<33>, flip val1 : UInt<32>, flip val2 : UInt<32>, valOut : UInt<33>}
    
    inst submodule_inst of BlackboxInline @[Blackbox.scala 18:30]
    submodule_inst.out is invalid
    submodule_inst.in2 is invalid
    submodule_inst.in1 is invalid
    submodule_inst.in1 <= io.val1 @[Blackbox.scala 19:25]
    submodule_inst.in2 <= io.val2 @[Blackbox.scala 20:25]
    node _io_valOut_T = xor(submodule_inst.out, io.val0) @[Blackbox.scala 21:38]
    io.valOut <= _io_valOut_T @[Blackbox.scala 21:13]
    
