#!/bin/sh

# Clean up the run directory
rm -rf results
mkdir results
rm -f xaui_v6_2_top.ngc
#####################################################
# VHDL Design Flow
#####################################################
echo 'Synthesizing vhdl sample design with XST'
xst -ifn xst.scr
cp xaui_v6_2_top.ngc results
#####################################################
# Copy the netlist generated by Coregen
#####################################################
echo 'Copying the CoreGEN generated netlist to the results directory'
cd results
cp ../../../xaui_v6_2.ngc xaui_v6_2.ngc

#  Copy the constraints files generated by Coregen
echo 'Copying constraints file from example design directory to the results directory.'
cp ../../example_design/xaui_v6_2_top.ucf .

echo 'Running ngdbuild'
ngdbuild xaui_v6_2_top

echo 'Running map'
map xaui_v6_2_top -o mapped.ncd

echo 'Running par'
par -n 0 -s 1 -ol high -w mapped.ncd routed.dir mapped.pcf
mv routed.dir/*.ncd routed.ncd

echo 'Running trce'
trce -e 10 routed -o routed mapped.pcf

echo 'Running design through bitgen'
bitgen -w routed

echo 'Running netgen to create gate level VHDL model'
netgen -ofmt vhdl -sim -dir . -tm xaui_v6_2_top -w routed.ncd routed.vhd
#####################################################
