#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Fri Apr 13 13:31:08 2018
# Process ID: 10672
# Current directory: H:/Documents/andor
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8336 H:\Documents\andor\andor.xpr
# Log file: H:/Documents/andor/vivado.log
# Journal file: H:/Documents/andor\vivado.jou
#-----------------------------------------------------------
start_gui
open_project H:/Documents/andor/andor.xpr
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - C:/Xilinx/Vivado/2017.3/data/boards/board_files/zybo-z7-10/board.xml, Invalid xml file C:/Xilinx/Vivado/2017.3/data/boards/board_files/zybo-z7-10/board.xml: equal sign expected
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.3/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/Documents/andor/andor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'andxor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/Documents/andor/andor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj andxor_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Documents/andor/andor.srcs/sources_1/imports/Documents/andxor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andxor
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/Documents/andor/andor.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 1e846948ed554d52a168dfd1589fc4d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot andxor_behav xil_defaultlib.andxor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.andxor
Compiling module xil_defaultlib.glbl
Built simulation snapshot andxor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/Documents/andor/andor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "andxor_behav -key {Behavioral:sim_1:Functional:andxor} -tclbatch {andxor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.3
Time resolution is 1 ps
source andxor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
AND of X and Y is 0101010101010100
 AND of each bit in X and Y is 0
 AND of each bit in X and Y is 0
 AND of each bit in X and Y is 1
 AND of each bit in X and Y is 0
 AND of each bit in X and Y is 1
 AND of each bit in X and Y is 0
 AND of each bit in X and Y is 1
 AND of each bit in X and Y is 0
 AND of each bit in X and Y is 1
 AND of each bit in X and Y is 0
 AND of each bit in X and Y is 1
 AND of each bit in X and Y is 0
 AND of each bit in X and Y is 1
 AND of each bit in X and Y is 0
 AND of each bit in X and Y is 1
 AND of each bit in X and Y is 0
SUMING together the AND bits will give us 00000111
XORING each sumbit will produce a  output of... 00000100
INFO: [USF-XSim-96] XSim completed. Design snapshot 'andxor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 853.762 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/Documents/andor/andor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'andxor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/Documents/andor/andor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj andxor_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Documents/andor/andor.srcs/sources_1/imports/Documents/andxor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andxor
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/Documents/andor/andor.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 1e846948ed554d52a168dfd1589fc4d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot andxor_behav xil_defaultlib.andxor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.andxor
Compiling module xil_defaultlib.glbl
Built simulation snapshot andxor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/Documents/andor/andor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "andxor_behav -key {Behavioral:sim_1:Functional:andxor} -tclbatch {andxor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.3
Time resolution is 1 ps
source andxor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
AND of X and Y is 0101010101010100
 AND of each bit in X and Y is 0
 AND of each bit in X and Y is 0
 AND of each bit in X and Y is 1
 AND of each bit in X and Y is 0
 AND of each bit in X and Y is 1
 AND of each bit in X and Y is 0
 AND of each bit in X and Y is 1
 AND of each bit in X and Y is 0
 AND of each bit in X and Y is 1
 AND of each bit in X and Y is 0
 AND of each bit in X and Y is 1
 AND of each bit in X and Y is 0
 AND of each bit in X and Y is 1
 AND of each bit in X and Y is 0
 AND of each bit in X and Y is 1
 AND of each bit in X and Y is 0
SUMING together the AND bits will give us 00000111
XORING each sumbit will produce a  output of... 00000100
$finish called at time : 50 ns : File "H:/Documents/andor/andor.srcs/sources_1/imports/Documents/andxor.sv" Line 38
INFO: [USF-XSim-96] XSim completed. Design snapshot 'andxor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/Documents/andor/andor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'andxor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/Documents/andor/andor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj andxor_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/Documents/andor/andor.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 1e846948ed554d52a168dfd1589fc4d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot andxor_behav xil_defaultlib.andxor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/Documents/andor/andor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "andxor_behav -key {Behavioral:sim_1:Functional:andxor} -tclbatch {andxor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.3
Time resolution is 1 ps
source andxor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
AND of X and Y is 0101010101010100
 AND of each bit in X and Y is 0
 AND of each bit in X and Y is 0
 AND of each bit in X and Y is 1
 AND of each bit in X and Y is 0
 AND of each bit in X and Y is 1
 AND of each bit in X and Y is 0
 AND of each bit in X and Y is 1
 AND of each bit in X and Y is 0
 AND of each bit in X and Y is 1
 AND of each bit in X and Y is 0
 AND of each bit in X and Y is 1
 AND of each bit in X and Y is 0
 AND of each bit in X and Y is 1
 AND of each bit in X and Y is 0
 AND of each bit in X and Y is 1
 AND of each bit in X and Y is 0
SUMING together the AND bits will give us 00000111
XORING each sumbit will produce a  output of... 00000100
$finish called at time : 50 ns : File "H:/Documents/andor/andor.srcs/sources_1/imports/Documents/andxor.sv" Line 38
INFO: [USF-XSim-96] XSim completed. Design snapshot 'andxor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/Documents/andor/andor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'andxor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/Documents/andor/andor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj andxor_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Documents/andor/andor.srcs/sources_1/imports/Documents/andxor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andxor
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/Documents/andor/andor.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 1e846948ed554d52a168dfd1589fc4d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot andxor_behav xil_defaultlib.andxor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.andxor
Compiling module xil_defaultlib.glbl
Built simulation snapshot andxor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/Documents/andor/andor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "andxor_behav -key {Behavioral:sim_1:Functional:andxor} -tclbatch {andxor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.3
Time resolution is 1 ps
source andxor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
AND of X and Y is 0101010101010100
 AND of each bit in X and Y is 0
 AND of each bit in X and Y is 0
 AND of each bit in X and Y is 1
 AND of each bit in X and Y is 0
 AND of each bit in X and Y is 1
 AND of each bit in X and Y is 0
 AND of each bit in X and Y is 1
 AND of each bit in X and Y is 0
 AND of each bit in X and Y is 1
 AND of each bit in X and Y is 0
 AND of each bit in X and Y is 1
 AND of each bit in X and Y is 0
 AND of each bit in X and Y is 1
 AND of each bit in X and Y is 0
 AND of each bit in X and Y is 1
 AND of each bit in X and Y is 0
SUMING together the AND bits will give us 00000111
XORING each sumbit will produce a  output of... 00000100
INFO: [USF-XSim-96] XSim completed. Design snapshot 'andxor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/Documents/andor/andor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'andxor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/Documents/andor/andor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj andxor_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Documents/andor/andor.srcs/sources_1/imports/Documents/andxor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andxor
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/Documents/andor/andor.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 1e846948ed554d52a168dfd1589fc4d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot andxor_behav xil_defaultlib.andxor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.andxor
Compiling module xil_defaultlib.glbl
Built simulation snapshot andxor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/Documents/andor/andor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "andxor_behav -key {Behavioral:sim_1:Functional:andxor} -tclbatch {andxor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.3
Time resolution is 1 ps
source andxor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
AND of X and Y is 0101010101010100
 AND of each bit in X and Y is 0
 AND of each bit in X and Y is 0
 AND of each bit in X and Y is 1
 AND of each bit in X and Y is 0
 AND of each bit in X and Y is 1
 AND of each bit in X and Y is 0
 AND of each bit in X and Y is 1
 AND of each bit in X and Y is 0
 AND of each bit in X and Y is 1
 AND of each bit in X and Y is 0
 AND of each bit in X and Y is 1
 AND of each bit in X and Y is 0
 AND of each bit in X and Y is 1
 AND of each bit in X and Y is 0
 AND of each bit in X and Y is 1
 AND of each bit in X and Y is 0
SUMING together the AND bits will give us 00000111
XORING each sumbit will produce a  output of... 00000100
$finish called at time : 100 ns : File "H:/Documents/andor/andor.srcs/sources_1/imports/Documents/andxor.sv" Line 38
INFO: [USF-XSim-96] XSim completed. Design snapshot 'andxor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
add_bp {H:/Documents/andor/andor.srcs/sources_1/imports/Documents/andxor.sv} 38
remove_bps -file {H:/Documents/andor/andor.srcs/sources_1/imports/Documents/andxor.sv} -line 38
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/Documents/andor/andor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'andxor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/Documents/andor/andor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj andxor_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Documents/andor/andor.srcs/sources_1/imports/Documents/andxor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andxor
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/Documents/andor/andor.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 1e846948ed554d52a168dfd1589fc4d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot andxor_behav xil_defaultlib.andxor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.andxor
Compiling module xil_defaultlib.glbl
Built simulation snapshot andxor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/Documents/andor/andor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "andxor_behav -key {Behavioral:sim_1:Functional:andxor} -tclbatch {andxor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.3
Time resolution is 1 ps
source andxor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
AND of X and Y is 0101010101010100
 AND of each bit in X and Y is 0
 AND of each bit in X and Y is 0
 AND of each bit in X and Y is 1
 AND of each bit in X and Y is 0
 AND of each bit in X and Y is 1
 AND of each bit in X and Y is 0
 AND of each bit in X and Y is 1
 AND of each bit in X and Y is 0
 AND of each bit in X and Y is 1
 AND of each bit in X and Y is 0
 AND of each bit in X and Y is 1
 AND of each bit in X and Y is 0
 AND of each bit in X and Y is 1
 AND of each bit in X and Y is 0
 AND of each bit in X and Y is 1
 AND of each bit in X and Y is 0
SUMING together the AND bits will give us 00000111
XORING each sumbit will produce a  output of... 00000100
$finish called at time : 100 ns : File "H:/Documents/andor/andor.srcs/sources_1/imports/Documents/andxor.sv" Line 36
INFO: [USF-XSim-96] XSim completed. Design snapshot 'andxor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Apr 13 14:22:55 2018...
