
---------- Begin Simulation Statistics ----------
final_tick                                70929895000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    965                       # Simulator instruction rate (inst/s)
host_mem_usage                               15195868                       # Number of bytes of host memory used
host_op_rate                                      989                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 67902.22                       # Real time elapsed on the host
host_tick_rate                                 295693                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    65517067                       # Number of instructions simulated
sim_ops                                      67156908                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.020078                       # Number of seconds simulated
sim_ticks                                 20078202500                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             71.804754                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   91103                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               126876                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1786                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             10124                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            108764                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              17371                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           21430                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             4059                       # Number of indirect misses.
system.cpu.branchPred.lookups                  203146                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   34986                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         2436                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1110151                       # Number of instructions committed
system.cpu.committedOps                       1258717                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.215860                       # CPI: cycles per instruction
system.cpu.discardedOps                         28980                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             602945                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            311063                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           144149                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         3085112                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.237200                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     1787                       # number of quiesce instructions executed
system.cpu.numCycles                          4680241                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      1787                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  696644     55.35%     55.35% # Class of committed instruction
system.cpu.op_class_0::IntMult                   4030      0.32%     55.67% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::MemRead                 337340     26.80%     82.47% # Class of committed instruction
system.cpu.op_class_0::MemWrite                220703     17.53%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1258717                       # Class of committed instruction
system.cpu.quiesceCycles                     27444883                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         1595129                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           18                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         2440                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          5022                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  70929895000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  70929895000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  70929895000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  70929895000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              784423                       # Transaction distribution
system.membus.trans_dist::ReadResp             786314                       # Transaction distribution
system.membus.trans_dist::WriteReq             420605                       # Transaction distribution
system.membus.trans_dist::WriteResp            420605                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1410                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1006                       # Transaction distribution
system.membus.trans_dist::ReadExReq               692                       # Transaction distribution
system.membus.trans_dist::ReadExResp              692                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            248                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1658                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          562                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          562                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           98                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         7286                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         6952                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        29120                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        43456                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      2373635                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      2373635                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2417653                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        15872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        15872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         2496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        14572                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       238144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        40141                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       295353                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     75955060                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     75955060                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                76266285                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1209337                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000033                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.005751                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1209297    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      40      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1209337                       # Request fanout histogram
system.membus.reqLayer6.occupancy          3146267390                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              15.7                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            36835125                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              566515                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             7080750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  70929895000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           33455694                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy         4787885754                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             23.8                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1243750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  70929895000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       196608                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        49152                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       245760                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       196608                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       245760                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        50688                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         6144                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        55296                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      9792112                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      2448028                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total     12240140                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      2448028                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      9792112                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total     12240140                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0     12240140                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma     12240140                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     24480279                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  70929895000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  70929895000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  70929895000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       868352                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       868352                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      1639628                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      1639628                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          630                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        11740                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        16126                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           30                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           54                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        29120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       122976                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       147552                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        73728                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      4703894                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      4777622                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        21504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        30720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        15360                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        27648                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         3298                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         3298                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      5015960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          990                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        12914                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        25343                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           87                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        40141                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1967196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      2360412                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1179648                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     75262220                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     76441868                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       344064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       491520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       245760                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       442368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        52684                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        52684                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     79828993                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         8503630875                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             42.4                       # Network utilization (%)
system.acctest.local_bus.numRequests          5500815                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          757                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.21                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   6900929789                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         34.4                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   4246988000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         21.2                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  70929895000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  70929895000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  70929895000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       393216                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       737280                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       147456                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       165888                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         4608                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        53760                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     19584223                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      7344084                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      9792112                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     36720419                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      9792112                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      7344084                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     17136195                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     19584223                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     17136195                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     17136195                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     53856614                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  70929895000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  70929895000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  70929895000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  70929895000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  70929895000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  70929895000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  70929895000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       147456                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       147456                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        52684                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       200140                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         4608                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       344064                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       348672                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       147456                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1649                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       149105                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      7344084                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     17136195                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       24480279                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      7344084                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      2623940                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       9968024                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      7344084                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     24480279                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      2623940                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      34448303                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  70929895000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       782601                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       782586                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       404224                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       404224                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        49200                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      2315095                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         1536                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1660                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      2373635                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1573980                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     74082636                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        52684                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     75955060                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      1453982                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      1453982    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      1453982                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   3399363910                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         16.9                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   4317121000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         21.5                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  70929895000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     35945184                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       983040                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1179648                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     38107872                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984156                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967196                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8986296                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        36864                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      9053880                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30768                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276528                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1790259063                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     48960558                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     58752670                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1897972291                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     48960558                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     49016141                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     97976699                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1839219621                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     97976699                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     58752670                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1995948990                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  70929895000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  70929895000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  70929895000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  70929895000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     68681740                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     24641536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     93519884                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     38469632                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     50620684                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     89090316                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     17170435                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       770048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     17946627                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      9617408                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      1581899                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     11199307                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   3420711590                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1227277990                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      9792112                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4657781691                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1915989840                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2521176086                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4437165927                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   5336701430                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   3748454076                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      9792112                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   9094947618                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  70929895000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  70929895000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  70929895000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  70929895000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  70929895000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  70929895000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  70929895000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  70929895000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  70929895000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  70929895000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  70929895000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  70929895000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  70929895000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  70929895000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  70929895000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  70929895000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  70929895000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  70929895000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  70929895000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        15872                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         2496                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        18368                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        15872                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        15872                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          248                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           39                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          287                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       790509                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       124314                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         914823                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       790509                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       790509                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       790509                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       124314                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        914823                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  70929895000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  70929895000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  70929895000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  70929895000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  70929895000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  70929895000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  70929895000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  70929895000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  70929895000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  70929895000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  70929895000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  70929895000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  70929895000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  70929895000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       590940                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     49441228                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        52748                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         147904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           50232820                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        90240                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       983040                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     24641536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        25960576                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         9240                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       772522                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          827                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            2311                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              784900                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1410                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        15360                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       385024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             405634                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     29431918                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2462432979                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      2627128                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           7366396                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2501858421                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4494426                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     48960558                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1227277990                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      9792112                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      2448028                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1292973114                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4494426                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     78392476                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   3689710969                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      9792112                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      2448028                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      2627128                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          7366396                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3794831534                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1410.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     24600.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   1157108.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      3072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       768.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       834.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      2311.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000382020250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1299                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1299                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1405571                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             430421                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      784912                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     405634                       # Number of write requests accepted
system.mem_ctrls.readBursts                    784912                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   405634                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    443                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             49043                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             49039                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             49012                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             49028                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             48993                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             49060                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             49042                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             48990                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             49009                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             49020                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            49084                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            49043                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            49009                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            48998                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            49043                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            49051                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             25345                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             25357                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             25367                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             25352                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             25338                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             25355                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             25363                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             25361                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             25360                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             25344                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            25351                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            25346                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            25332                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            25345                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            25339                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            25343                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.52                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.33                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  26292793065                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3922320000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             46884973065                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33516.68                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    4999.97                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59766.51                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      1707                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   731367                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  377203                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.99                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     6                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                784906                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               405634                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2985                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1085                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3099                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    4534                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  681376                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   27827                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   27636                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   27686                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    1154                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    1676                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    825                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    777                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   2949                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    306                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    287                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    258                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  29203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  66455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  63022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  29614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  10302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   9355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   5847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   5450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   5597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   6396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   6209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   5541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   4893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   4060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   3577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   3449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   3408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   3406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   3410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   3477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   3705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   3895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   4449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   4352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   4030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   3737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   3733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   3718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   3632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   3625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   3693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   3702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   2265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   3800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   5036                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81490                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    934.599485                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   852.303727                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   241.758359                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2349      2.88%      2.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2054      2.52%      5.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1119      1.37%      6.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1510      1.85%      8.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1657      2.03%     10.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1039      1.28%     11.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1121      1.38%     13.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1546      1.90%     15.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        69095     84.79%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81490                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1299                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     603.850654                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1294.529661                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           917     70.59%     70.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            1      0.08%     70.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.08%     70.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            2      0.15%     70.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            5      0.38%     71.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            4      0.31%     71.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          155     11.93%     83.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            4      0.31%     83.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            2      0.15%     83.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.08%     84.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.08%     84.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.08%     84.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.08%     84.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          162     12.47%     96.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            2      0.15%     96.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.08%     97.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            4      0.31%     97.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            3      0.23%     97.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6016-6143            1      0.08%     97.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            3      0.23%     97.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6784-6911            1      0.08%     97.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7040-7167            1      0.08%     98.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7295           25      1.92%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7424-7551            1      0.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1299                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1299                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     312.238645                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     60.617034                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    452.726273                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            856     65.90%     65.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            29      2.23%     68.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            11      0.85%     68.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            7      0.54%     69.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            1      0.08%     69.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            4      0.31%     69.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            4      0.31%     70.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            4      0.31%     70.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.08%     70.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            2      0.15%     70.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.08%     70.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            2      0.15%     70.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            3      0.23%     71.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            1      0.08%     71.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            2      0.15%     71.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            2      0.15%     71.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            1      0.08%     71.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::896-927            1      0.08%     71.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            3      0.23%     71.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           13      1.00%     72.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          351     27.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1299                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               50205696                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   28352                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                25958272                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                50233588                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             25960576                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2500.51                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1292.86                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2501.90                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1292.97                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        29.64                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    19.54                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   10.10                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   20078366625                       # Total gap between requests
system.mem_ctrls.avgGap                      16864.84                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       590940                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     49413196                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        52876                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       147904                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        91392                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       983040                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     24641536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        45696                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 29431917.523493450135                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2461036838.332515239716                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 2633502.675351541024                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 7366396.469006625935                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4551801.885651865974                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 48960558.097767964005                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1227277989.650717020035                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 9792111.619553593919                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 2275900.942825932987                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         9240                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       772527                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          834                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         2311                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1410                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        15360                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       385024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    908696515                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  45772410240                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    103115540                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    100750770                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  34183247730                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  15606212635                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 362450874915                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   2066661750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma   1674953345                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     98343.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59250.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    123639.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     43596.18                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  24243438.11                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1016029.47                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    941372.16                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    672741.46                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   2180928.83                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.15                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         40217098.050001                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         28068255.600000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1426758450                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       563702056.500000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     192210656.399989                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     381904977.900010                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     112819939.499995                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       2745681433.949968                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        136.749365                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5745246575                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1086120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  13247982425                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  70929895000                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                3574                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          1787                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9599305.190263                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2641141.655915                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         1787    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       181000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     21872625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            1787                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     53775936625                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  17153958375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  70929895000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       428919                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           428919                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       428919                       # number of overall hits
system.cpu.icache.overall_hits::total          428919                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          248                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            248                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          248                       # number of overall misses
system.cpu.icache.overall_misses::total           248                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     10768750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10768750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     10768750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10768750                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       429167                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       429167                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       429167                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       429167                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000578                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000578                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000578                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000578                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43422.379032                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43422.379032                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43422.379032                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43422.379032                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          248                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          248                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          248                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          248                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     10374750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10374750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     10374750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10374750                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000578                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000578                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000578                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000578                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41833.669355                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41833.669355                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41833.669355                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41833.669355                       # average overall mshr miss latency
system.cpu.icache.replacements                     66                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       428919                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          428919                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          248                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           248                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     10768750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10768750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       429167                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       429167                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000578                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000578                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43422.379032                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43422.379032                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          248                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          248                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     10374750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10374750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000578                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000578                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41833.669355                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41833.669355                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  70929895000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           399.096968                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2962080                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                66                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                 44880                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   399.096968                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.779486                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.779486                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          402                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          401                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.785156                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            858582                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           858582                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  70929895000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  70929895000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  70929895000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       542308                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           542308                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       542308                       # number of overall hits
system.cpu.dcache.overall_hits::total          542308                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         2975                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2975                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         2975                       # number of overall misses
system.cpu.dcache.overall_misses::total          2975                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    226735000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    226735000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    226735000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    226735000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       545283                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       545283                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       545283                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       545283                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005456                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005456                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005456                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005456                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 76213.445378                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 76213.445378                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 76213.445378                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 76213.445378                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1410                       # number of writebacks
system.cpu.dcache.writebacks::total              1410                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          625                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          625                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          625                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          625                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         2350                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         2350                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         2350                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         2350                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        18203                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        18203                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    178361625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    178361625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    178361625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    178361625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     39579750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     39579750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004310                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004310                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004310                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004310                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75898.563830                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75898.563830                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75898.563830                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75898.563830                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2174.353129                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2174.353129                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   2350                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       339680                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          339680                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1663                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1663                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    127824375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    127824375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       341343                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       341343                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004872                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004872                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76863.725195                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76863.725195                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1658                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1658                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1822                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1822                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    125021500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    125021500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     39579750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     39579750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004857                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004857                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75405.006031                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75405.006031                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21723.243688                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21723.243688                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       202628                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         202628                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1312                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1312                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     98910625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     98910625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       203940                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       203940                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006433                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006433                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 75389.195884                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 75389.195884                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          620                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          620                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          692                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          692                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        16381                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        16381                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     53340125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     53340125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003393                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003393                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 77081.105491                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77081.105491                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  70929895000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               52221                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2350                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             22.221702                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           85                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          353                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           44                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2183482                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2183482                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  70929895000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  70929895000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                70930820000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    965                       # Simulator instruction rate (inst/s)
host_mem_usage                               15195868                       # Number of bytes of host memory used
host_op_rate                                      989                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 67902.33                       # Real time elapsed on the host
host_tick_rate                                 295706                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    65517936                       # Number of instructions simulated
sim_ops                                      67157978                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.020079                       # Number of seconds simulated
sim_ticks                                 20079127500                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             71.777325                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   91145                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               126983                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1786                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             10140                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            108796                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              17371                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           21430                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             4059                       # Number of indirect misses.
system.cpu.branchPred.lookups                  203310                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   35029                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         2436                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1111020                       # Number of instructions committed
system.cpu.committedOps                       1259787                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.213894                       # CPI: cycles per instruction
system.cpu.discardedOps                         29025                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             603542                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            311332                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           144234                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         3085498                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.237310                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     1787                       # number of quiesce instructions executed
system.cpu.numCycles                          4681721                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      1787                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  697264     55.35%     55.35% # Class of committed instruction
system.cpu.op_class_0::IntMult                   4030      0.32%     55.67% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.67% # Class of committed instruction
system.cpu.op_class_0::MemRead                 337588     26.80%     82.46% # Class of committed instruction
system.cpu.op_class_0::MemWrite                220904     17.54%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1259787                       # Class of committed instruction
system.cpu.quiesceCycles                     27444883                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         1596223                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           18                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         2442                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          5027                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  70930820000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  70930820000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  70930820000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  70930820000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              784496                       # Transaction distribution
system.membus.trans_dist::ReadResp             786389                       # Transaction distribution
system.membus.trans_dist::WriteReq             420605                       # Transaction distribution
system.membus.trans_dist::WriteResp            420605                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1411                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1007                       # Transaction distribution
system.membus.trans_dist::ReadExReq               692                       # Transaction distribution
system.membus.trans_dist::ReadExResp              692                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            249                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1660                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          564                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          564                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           98                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         7286                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         6958                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        29120                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        43462                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      2373780                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      2373780                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2417806                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        15936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        15936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         2496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        14572                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       238336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        40141                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       295545                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     75959668                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     75959668                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                76271149                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1209413                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000033                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.005751                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1209373    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      40      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1209413                       # Request fanout histogram
system.membus.reqLayer6.occupancy          3146372890                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              15.7                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            36835125                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              567640                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             7080750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  70930820000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           33466529                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy         4788274514                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             23.8                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1248750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  70930820000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       196608                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        49152                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       245760                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       196608                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       245760                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        50688                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         6144                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        55296                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      9791661                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      2447915                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total     12239576                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      2447915                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      9791661                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total     12239576                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0     12239576                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma     12239576                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     24479151                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  70930820000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  70930820000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  70930820000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       868352                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       868352                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      1639773                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      1639772                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          630                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        11740                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        16126                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           30                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           54                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        29120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       122976                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       147552                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        73728                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      4704042                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      4777770                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        21504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        30720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        15360                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        27648                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         3439                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         3439                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      5016249                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          990                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        12914                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        25343                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           87                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        40141                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1967196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      2360412                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1179648                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     75264588                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     76444236                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       344064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       491520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       245760                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       442368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        54956                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        54956                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     79833633                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         8504138000                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             42.4                       # Network utilization (%)
system.acctest.local_bus.numRequests          5501104                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          757                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.21                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   6901382914                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         34.4                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   4247132000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         21.2                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  70930820000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  70930820000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  70930820000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       393216                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       737280                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       147456                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       165888                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         4608                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        53760                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     19583321                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      7343745                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      9791661                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     36718727                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      9791661                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      7343745                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     17135406                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     19583321                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     17135406                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     17135406                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     53854133                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  70930820000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  70930820000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  70930820000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  70930820000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  70930820000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  70930820000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  70930820000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       147456                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       147456                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        54956                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       202412                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         4608                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       344064                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       348672                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       147456                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1720                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       149176                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      7343745                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     17135406                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       24479151                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      7343745                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      2736972                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total      10080717                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      7343745                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     24479151                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      2736972                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      34559868                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  70930820000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       782674                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       782658                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       404224                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       404224                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        49200                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      2315168                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         1536                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1732                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      2373780                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1573980                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     74084940                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        54988                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     75959668                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      1454055                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      1454055    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      1454055                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   3399460035                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         16.9                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   4317481000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         21.5                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  70930820000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     35945184                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       983040                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1179648                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     38107872                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984156                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967196                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8986296                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        36864                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      9053880                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30768                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276528                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1790176590                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     48958303                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     58749963                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1897884856                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     48958303                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     49013883                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     97972185                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1839134893                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     97972185                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     58749963                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1995857041                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  70930820000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  70930820000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  70930820000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  70930820000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     68681740                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     24641536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     93519884                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     38469632                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     50623052                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     89092684                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     17170435                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       770048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     17946627                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      9617408                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      1581973                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     11199381                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   3420554006                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1227221452                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      9791661                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4657567118                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1915901575                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2521177875                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4437079450                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   5336455581                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   3748399327                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      9791661                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   9094646568                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  70930820000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  70930820000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  70930820000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  70930820000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  70930820000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  70930820000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  70930820000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  70930820000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  70930820000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  70930820000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  70930820000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  70930820000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  70930820000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  70930820000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  70930820000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  70930820000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  70930820000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  70930820000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  70930820000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        15936                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         2496                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        18432                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        15936                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        15936                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          249                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           39                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          288                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       793660                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       124308                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         917968                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       793660                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       793660                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       793660                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       124308                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        917968                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  70930820000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  70930820000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  70930820000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  70930820000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  70930820000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  70930820000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  70930820000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  70930820000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  70930820000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  70930820000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  70930820000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  70930820000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  70930820000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  70930820000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       590940                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     49443404                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        55180                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         148032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           50237556                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        90304                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       983040                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     24641536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        25960640                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         9240                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       772556                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          865                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            2313                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              784974                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1411                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        15360                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       385024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             405635                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     29430562                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2462427912                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      2748127                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           7372432                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2501979033                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4497407                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     48958303                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1227221452                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      9791661                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      2447915                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1292916737                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4497407                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     78388864                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   3689649363                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      9791661                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      2447915                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      2748127                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          7372432                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3794895769                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1411.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     24600.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   1157145.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      3072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       768.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       870.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      2313.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000382020250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1301                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1301                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1405644                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             430451                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      784987                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     405635                       # Number of write requests accepted
system.mem_ctrls.readBursts                    784987                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   405635                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    443                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             49043                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             49039                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             49029                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             49044                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             48993                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             49060                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             49058                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             49013                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             49009                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             49020                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            49084                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            49043                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            49009                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            48998                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            49044                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            49052                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             25345                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             25357                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             25367                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             25365                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             25354                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             25357                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             25363                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             25361                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             25360                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             25344                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            25351                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            25346                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            25332                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            25345                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            25340                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            25343                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.52                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.33                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  26303530485                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3922690000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             46897652985                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33527.16                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    4999.96                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59776.96                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      1707                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   731434                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  377232                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     6                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                784981                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               405635                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2985                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1085                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3099                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    4534                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  681376                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   27827                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   27636                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   27686                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    1155                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    1683                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    827                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    779                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   2991                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    322                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    289                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    260                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  29203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  66455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  63022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  29614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  10302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   9355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   5847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   5450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   5597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   6396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   6209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   5541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   4893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   4060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   3577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   3449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   3408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   3406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   3410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   3477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   3705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   3895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   4449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   4352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   4030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   3737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   3734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   3718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   3632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   3625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   3693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   3702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   2265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   3800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   5036                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81501                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    934.579355                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   852.257825                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   241.785897                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2351      2.88%      2.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2054      2.52%      5.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1119      1.37%      6.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1510      1.85%      8.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1658      2.03%     10.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1039      1.27%     11.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1122      1.38%     13.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1546      1.90%     15.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        69102     84.79%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81501                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1301                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     603.003075                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1293.714760                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           919     70.64%     70.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            1      0.08%     70.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.08%     70.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            2      0.15%     70.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            5      0.38%     71.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            4      0.31%     71.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          155     11.91%     83.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            4      0.31%     83.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            2      0.15%     84.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.08%     84.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.08%     84.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.08%     84.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.08%     84.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          162     12.45%     96.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            2      0.15%     96.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.08%     97.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            4      0.31%     97.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            3      0.23%     97.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6016-6143            1      0.08%     97.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            3      0.23%     97.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6784-6911            1      0.08%     97.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7040-7167            1      0.08%     98.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7295           25      1.92%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7424-7551            1      0.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1301                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1301                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     311.783244                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     60.493040                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    452.526858                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            858     65.95%     65.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            29      2.23%     68.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            11      0.85%     69.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            7      0.54%     69.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            1      0.08%     69.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            4      0.31%     69.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            4      0.31%     70.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            4      0.31%     70.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.08%     70.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            2      0.15%     70.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.08%     70.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            2      0.15%     71.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            3      0.23%     71.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            1      0.08%     71.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            2      0.15%     71.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            2      0.15%     71.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            1      0.08%     71.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::896-927            1      0.08%     71.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            3      0.23%     72.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           13      1.00%     73.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          351     26.98%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1301                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               50210432                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   28352                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                25960320                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                50238388                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             25960640                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2500.63                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1292.90                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2502.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1292.92                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        29.64                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    19.54                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   10.10                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   20079300250                       # Total gap between requests
system.mem_ctrls.avgGap                      16864.55                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       590940                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     49415308                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        55372                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       148032                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        91456                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       983040                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     24641536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        47680                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 29430561.661606065929                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2461028647.783625125885                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 2757689.546022356022                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 7372431.894762360491                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4554779.583923654631                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 48958302.595568463206                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1227221451.728916168213                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 9791660.519113691524                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 2374605.171464746352                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         9240                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       772564                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          870                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         2313                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1411                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        15360                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       385024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    908696515                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  45778475310                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    109585225                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    100895935                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  34183363125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  15606212635                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 362450874915                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   2066661750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma   1719343230                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     98343.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59255.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    125960.03                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     43621.24                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  24226338.15                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1016029.47                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    941372.16                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    672741.46                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   2238728.16                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.15                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         40222032.300001                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         28072044.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        1426893037.500000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       563746528.500000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     192210656.399989                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     381929980.650010                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     112819939.499995                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       2745894218.849968                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        136.753662                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5745246575                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1086120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  13248907425                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  70930820000                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                3574                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          1787                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9599305.190263                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2641141.655915                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         1787    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       181000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     21872625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            1787                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     53776861625                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  17153958375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  70930820000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       429209                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           429209                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       429209                       # number of overall hits
system.cpu.icache.overall_hits::total          429209                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          249                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            249                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          249                       # number of overall misses
system.cpu.icache.overall_misses::total           249                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     10811875                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10811875                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     10811875                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10811875                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       429458                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       429458                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       429458                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       429458                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000580                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000580                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000580                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000580                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43421.184739                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43421.184739                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43421.184739                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43421.184739                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          249                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          249                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          249                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          249                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     10416125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10416125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     10416125                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10416125                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000580                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000580                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000580                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000580                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41831.827309                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41831.827309                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41831.827309                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41831.827309                       # average overall mshr miss latency
system.cpu.icache.replacements                     66                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       429209                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          429209                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          249                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           249                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     10811875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10811875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       429458                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       429458                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000580                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000580                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43421.184739                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43421.184739                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          249                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          249                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     10416125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10416125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000580                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000580                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41831.827309                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41831.827309                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  70930820000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           399.097146                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            14827456                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               469                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          31615.044776                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   399.097146                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.779487                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.779487                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          403                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          401                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.787109                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            859165                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           859165                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  70930820000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  70930820000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  70930820000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       542770                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           542770                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       542770                       # number of overall hits
system.cpu.dcache.overall_hits::total          542770                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         2977                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2977                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         2977                       # number of overall misses
system.cpu.dcache.overall_misses::total          2977                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    226946875                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    226946875                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    226946875                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    226946875                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       545747                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       545747                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       545747                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       545747                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005455                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005455                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005455                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005455                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 76233.414511                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 76233.414511                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 76233.414511                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 76233.414511                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1411                       # number of writebacks
system.cpu.dcache.writebacks::total              1411                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          625                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          625                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          625                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          625                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         2352                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         2352                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         2352                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         2352                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        18203                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        18203                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    178570500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    178570500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    178570500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    178570500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     39579750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     39579750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004310                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004310                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004310                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004310                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75922.831633                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75922.831633                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75922.831633                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75922.831633                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2174.353129                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2174.353129                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   2352                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       339941                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          339941                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1665                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1665                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    128036250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    128036250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       341606                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       341606                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004874                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004874                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76898.648649                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76898.648649                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1660                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1660                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1822                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1822                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    125230375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    125230375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     39579750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     39579750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004859                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004859                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75439.984940                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75439.984940                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21723.243688                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21723.243688                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       202829                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         202829                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1312                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1312                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     98910625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     98910625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       204141                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       204141                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006427                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006427                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 75389.195884                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 75389.195884                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          620                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          620                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          692                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          692                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        16381                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        16381                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     53340125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     53340125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003390                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003390                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 77081.105491                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77081.105491                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  70930820000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              547517                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2864                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            191.172137                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           82                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          354                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           44                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2185340                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2185340                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  70930820000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  70930820000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
