INFO: [XSIM 43-3496] Using init file passed via -initfile option "/opt/xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_chebyshev_openmp_top glbl -prj chebyshev_openmp.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /opt/xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s chebyshev_openmp 
Multi-threading is on. Using 14 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Chebyshev/proj/sol/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Chebyshev/proj/sol/sim/verilog/AESL_automem_data_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_data_out
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Chebyshev/proj/sol/sim/verilog/chebyshev_openmp_mul_mul_16s_16s_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chebyshev_openmp_mul_mul_16s_16s_32_1_1_DSP48_1
INFO: [VRFC 10-311] analyzing module chebyshev_openmp_mul_mul_16s_16s_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Chebyshev/proj/sol/sim/verilog/chebyshev_openmp_mul_mul_16s_16s_28_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chebyshev_openmp_mul_mul_16s_16s_28_1_1_DSP48_0
INFO: [VRFC 10-311] analyzing module chebyshev_openmp_mul_mul_16s_16s_28_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Chebyshev/proj/sol/sim/verilog/AESL_automem_data_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_data_in
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Chebyshev/proj/sol/sim/verilog/chebyshev_openmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chebyshev_openmp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Chebyshev/proj/sol/sim/verilog/chebyshev_openmp.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_chebyshev_openmp_top
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.chebyshev_openmp_mul_mul_16s_16s...
Compiling module xil_defaultlib.chebyshev_openmp_mul_mul_16s_16s...
Compiling module xil_defaultlib.chebyshev_openmp_mul_mul_16s_16s...
Compiling module xil_defaultlib.chebyshev_openmp_mul_mul_16s_16s...
Compiling module xil_defaultlib.chebyshev_openmp
Compiling module xil_defaultlib.AESL_automem_data_in
Compiling module xil_defaultlib.AESL_automem_data_out
Compiling module xil_defaultlib.apatb_chebyshev_openmp_top
Compiling module work.glbl
Built simulation snapshot chebyshev_openmp
