---
id: 2247
title: x264对各个CPU特性的支持
date: 2011-03-24T11:51:36+00:00
author: chen
layout: post
guid: http://blog.yikuyiku.com/?p=2247
permalink: /2247.html
categories:
  - 备忘
tags:
  - x264
---
来自http://forum.doom9.org/showthread.php?t=160204

#define X264\_CPU\_CACHELINE_32 0x000001 /\* avoid memory loads that span the border between two cachelines \*/
  
#define X264\_CPU\_CACHELINE_64 0x000002 /\* 32/64 is the size of a cacheline in bytes \*/
  
#define X264\_CPU\_ALTIVEC 0x000004
  
#define X264\_CPU\_MMX 0x000008
  
#define X264\_CPU\_MMXEXT 0x000010 /\* MMX2 aka MMXEXT aka ISSE \*/
  
#define X264\_CPU\_SSE 0x000020
  
#define X264\_CPU\_SSE2 0x000040
  
#define X264\_CPU\_SSE2\_IS\_SLOW 0x000080 /\* avoid most SSE2 functions on Athlon64 \*/
  
#define X264\_CPU\_SSE2\_IS\_FAST 0x000100 /\* a few functions are only faster on Core2 and Phenom \*/
  
#define X264\_CPU\_SSE3 0x000200
  
#define X264\_CPU\_SSSE3 0x000400
  
#define X264\_CPU\_SHUFFLE\_IS\_FAST 0x000800 /\* Penryn, Nehalem, and Phenom have fast shuffle units \*/
  
#define X264\_CPU\_STACK_MOD4 0x001000 /\* if stack is only mod4 and not mod16 \*/
  
#define X264\_CPU\_SSE4 0x002000 /\* SSE4.1 \*/
  
#define X264\_CPU\_SSE42 0x004000 /\* SSE4.2 \*/
  
#define X264\_CPU\_SSE_MISALIGN 0x008000 /\* Phenom support for misaligned SSE instruction arguments \*/
  
#define X264\_CPU\_LZCNT 0x010000 /\* Phenom support for &#8220;leading zero count&#8221; instruction. \*/
  
#define X264\_CPU\_ARMV6 0x020000
  
#define X264\_CPU\_NEON 0x040000 /\* ARM NEON \*/
  
#define X264\_CPU\_FAST\_NEON\_MRC 0x080000 /\* Transfer from NEON to ARM register is fast (Cortex-A9) \*/
  
#define X264\_CPU\_SLOW_CTZ 0x100000 /\* BSR/BSF x86 instructions are really slow on some CPUs \*/
  
#define X264\_CPU\_SLOW_ATOM 0x200000 /\* The Atom just sucks \*/
  
#define X264\_CPU\_AVX 0x400000 /* AVX support: requires OS support even if YMM registers
                                             
\* aren&#8217;t used. \*/