Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Reading design: sliding_average.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "sliding_average.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "sliding_average"
Output Format                      : NGC
Target Device                      : xc6slx45-3-fgg484

---- Source Options
Top Module Name                    : sliding_average
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : NO
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/moro/Apuntes/EMB3/Project/GenericSlidingAverage3/sliding_average.vhd" into library work
Parsing entity <sliding_average>.
Parsing architecture <Behavioral> of entity <sliding_average>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <sliding_average> (architecture <Behavioral>) with generics from library <work>.
WARNING:HDLCompiler:871 - "/home/moro/Apuntes/EMB3/Project/GenericSlidingAverage3/sliding_average.vhd" Line 92: Using initial value 16 for c_h_fp since it is never assigned
WARNING:HDLCompiler:871 - "/home/moro/Apuntes/EMB3/Project/GenericSlidingAverage3/sliding_average.vhd" Line 93: Using initial value 96 for c_h_sp since it is never assigned
WARNING:HDLCompiler:871 - "/home/moro/Apuntes/EMB3/Project/GenericSlidingAverage3/sliding_average.vhd" Line 94: Using initial value 48 for c_h_bp since it is never assigned
WARNING:HDLCompiler:871 - "/home/moro/Apuntes/EMB3/Project/GenericSlidingAverage3/sliding_average.vhd" Line 95: Using initial value 640 for c_h_px since it is never assigned
WARNING:HDLCompiler:871 - "/home/moro/Apuntes/EMB3/Project/GenericSlidingAverage3/sliding_average.vhd" Line 97: Using initial value 144 for c_hs_offset since it is never assigned
WARNING:HDLCompiler:871 - "/home/moro/Apuntes/EMB3/Project/GenericSlidingAverage3/sliding_average.vhd" Line 98: Using initial value 800 for c_pixel_pr_line since it is never assigned
WARNING:HDLCompiler:871 - "/home/moro/Apuntes/EMB3/Project/GenericSlidingAverage3/sliding_average.vhd" Line 103: Using initial value 10 for c_v_fp since it is never assigned
WARNING:HDLCompiler:871 - "/home/moro/Apuntes/EMB3/Project/GenericSlidingAverage3/sliding_average.vhd" Line 104: Using initial value 2 for c_v_sp since it is never assigned
WARNING:HDLCompiler:871 - "/home/moro/Apuntes/EMB3/Project/GenericSlidingAverage3/sliding_average.vhd" Line 105: Using initial value 33 for c_v_bp since it is never assigned
WARNING:HDLCompiler:871 - "/home/moro/Apuntes/EMB3/Project/GenericSlidingAverage3/sliding_average.vhd" Line 106: Using initial value 480 for c_v_ln since it is never assigned
WARNING:HDLCompiler:871 - "/home/moro/Apuntes/EMB3/Project/GenericSlidingAverage3/sliding_average.vhd" Line 108: Using initial value 35 for c_vs_offset since it is never assigned
WARNING:HDLCompiler:871 - "/home/moro/Apuntes/EMB3/Project/GenericSlidingAverage3/sliding_average.vhd" Line 109: Using initial value 525 for c_lines_pr_frame since it is never assigned
WARNING:HDLCompiler:89 - "/home/moro/Apuntes/EMB3/Project/GenericSlidingAverage3/sliding_average.vhd" Line 76: <divider> remains a black-box since it has no binding entity.
ERROR:HDLCompiler:890 - "/home/moro/Apuntes/EMB3/Project/GenericSlidingAverage3/sliding_average.vhd" Line 211: wait statement without UNTIL clause not supported for synthesis
Netlist sliding_average(10)(Behavioral) remains a blackbox, due to errors in its contents
--> 


Total memory usage is 319348 kilobytes

Number of errors   :    1 (   0 filtered)
Number of warnings :   13 (   0 filtered)
Number of infos    :    0 (   0 filtered)

