{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 08 15:31:35 2018 " "Info: Processing started: Fri Jun 08 15:31:35 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off calculadora -c calculadora " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off calculadora -c calculadora" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculadora.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file calculadora.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 calculadora-struct " "Info: Found design unit 1: calculadora-struct" {  } { { "calculadora.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/calculadora.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 calculadora " "Info: Found entity 1: calculadora" {  } { { "calculadora.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/calculadora.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "calculadora " "Info: Elaborating entity \"calculadora\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "inv.vhd 2 1 " "Warning: Using design file inv.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inv-synth " "Info: Found design unit 1: inv-synth" {  } { { "inv.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/inv.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 inv " "Info: Found entity 1: inv" {  } { { "inv.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/inv.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inv inv:inversor " "Info: Elaborating entity \"inv\" for hierarchy \"inv:inversor\"" {  } { { "calculadora.vhd" "inversor" { Text "C:/Users/Italo/Desktop/Projeto final/calculadora.vhd" 41 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "mux2.vhd 2 1 " "Warning: Using design file mux2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-synth " "Info: Found design unit 1: mux2-synth" {  } { { "mux2.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/mux2.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Info: Found entity 1: mux2" {  } { { "mux2.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/mux2.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:multiplexador0 " "Info: Elaborating entity \"mux2\" for hierarchy \"mux2:multiplexador0\"" {  } { { "calculadora.vhd" "multiplexador0" { Text "C:/Users/Italo/Desktop/Projeto final/calculadora.vhd" 43 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "flop.vhd 2 1 " "Warning: Using design file flop.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flop-synth " "Info: Found design unit 1: flop-synth" {  } { { "flop.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/flop.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 flop " "Info: Found entity 1: flop" {  } { { "flop.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/flop.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flop flop:acumulador " "Info: Elaborating entity \"flop\" for hierarchy \"flop:acumulador\"" {  } { { "calculadora.vhd" "acumulador" { Text "C:/Users/Italo/Desktop/Projeto final/calculadora.vhd" 47 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "cla16.vhd 2 1 " "Warning: Using design file cla16.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cla16-struct " "Info: Found design unit 1: cla16-struct" {  } { { "cla16.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/cla16.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cla16 " "Info: Found entity 1: cla16" {  } { { "cla16.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/cla16.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla16 cla16:somador " "Info: Elaborating entity \"cla16\" for hierarchy \"cla16:somador\"" {  } { { "calculadora.vhd" "somador" { Text "C:/Users/Italo/Desktop/Projeto final/calculadora.vhd" 49 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ignore cla16.vhd(29) " "Warning (10036): Verilog HDL or VHDL warning at cla16.vhd(29): object \"ignore\" assigned a value but never read" {  } { { "cla16.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/cla16.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "cla4.vhd 2 1 " "Warning: Using design file cla4.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cla4-struct " "Info: Found design unit 1: cla4-struct" {  } { { "cla4.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/cla4.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cla4 " "Info: Found entity 1: cla4" {  } { { "cla4.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/cla4.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla4 cla16:somador\|cla4:cla4_1 " "Info: Elaborating entity \"cla4\" for hierarchy \"cla16:somador\|cla4:cla4_1\"" {  } { { "cla16.vhd" "cla4_1" { Text "C:/Users/Italo/Desktop/Projeto final/cla16.vhd" 32 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ignore cla4.vhd(27) " "Warning (10036): Verilog HDL or VHDL warning at cla4.vhd(27): object \"ignore\" assigned a value but never read" {  } { { "cla4.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/cla4.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "vuaparalela.vhd 2 1 " "Warning: Using design file vuaparalela.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vuaparalela-synth " "Info: Found design unit 1: vuaparalela-synth" {  } { { "vuaparalela.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/vuaparalela.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 vuaparalela " "Info: Found entity 1: vuaparalela" {  } { { "vuaparalela.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/vuaparalela.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vuaparalela cla16:somador\|cla4:cla4_1\|vuaparalela:carry " "Info: Elaborating entity \"vuaparalela\" for hierarchy \"cla16:somador\|cla4:cla4_1\|vuaparalela:carry\"" {  } { { "cla4.vhd" "carry" { Text "C:/Users/Italo/Desktop/Projeto final/cla4.vhd" 30 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "fulladder.vhd 2 1 " "Warning: Using design file fulladder.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder-synth " "Info: Found design unit 1: fulladder-synth" {  } { { "fulladder.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/fulladder.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Info: Found entity 1: fulladder" {  } { { "fulladder.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/fulladder.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder cla16:somador\|cla4:cla4_1\|fulladder:somador0 " "Info: Elaborating entity \"fulladder\" for hierarchy \"cla16:somador\|cla4:cla4_1\|fulladder:somador0\"" {  } { { "cla4.vhd" "somador0" { Text "C:/Users/Italo/Desktop/Projeto final/cla4.vhd" 31 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "vuaparalela16bits.vhd 2 1 " "Warning: Using design file vuaparalela16bits.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vuaparalela16bits-synth " "Info: Found design unit 1: vuaparalela16bits-synth" {  } { { "vuaparalela16bits.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/vuaparalela16bits.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 vuaparalela16bits " "Info: Found entity 1: vuaparalela16bits" {  } { { "vuaparalela16bits.vhd" "" { Text "C:/Users/Italo/Desktop/Projeto final/vuaparalela16bits.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vuaparalela16bits cla16:somador\|vuaparalela16bits:v1 " "Info: Elaborating entity \"vuaparalela16bits\" for hierarchy \"cla16:somador\|vuaparalela16bits:v1\"" {  } { { "cla16.vhd" "v1" { Text "C:/Users/Italo/Desktop/Projeto final/cla16.vhd" 37 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "167 " "Info: Implemented 167 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Info: Implemented 19 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Info: Implemented 17 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "131 " "Info: Implemented 131 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "266 " "Info: Peak virtual memory: 266 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 08 15:31:37 2018 " "Info: Processing ended: Fri Jun 08 15:31:37 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
