Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Wed Jul  1 00:58:03 2020
| Host         : Laptop running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -file ./report/FIR16BitA_timing_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 52 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.369        0.000                      0                12858        0.124        0.000                      0                12858        4.020        0.000                       0                  6429  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.369        0.000                      0                12858        0.124        0.000                      0                12858        4.020        0.000                       0                  6429  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.369ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.124ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.369ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/ap_enable_reg_pp0_iter0_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ram_reg/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.810ns  (logic 1.400ns (15.890%)  route 7.410ns (84.110%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6430, unset)         0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X63Y23         FDRE                                         r  bd_0_i/hls_inst/U0/ap_enable_reg_pp0_iter0_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/U0/ap_enable_reg_pp0_iter0_reg_reg/Q
                         net (fo=10, routed)          0.777     2.206    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ap_enable_reg_pp0_iter0_reg
    SLICE_X59Y24         LUT3 (Prop_lut3_I2_O)        0.124     2.330 f  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/tmp_4_7_reg_3034[31]_i_2/O
                         net (fo=115, routed)         1.005     3.334    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/tmp_4_7_reg_3034[31]_i_2_n_0
    SLICE_X62Y29         LUT2 (Prop_lut2_I1_O)        0.117     3.451 f  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_70/O
                         net (fo=72, routed)          0.832     4.283    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/m_filterArray_address01114_out
    SLICE_X63Y23         LUT4 (Prop_lut4_I3_O)        0.331     4.614 f  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_738/O
                         net (fo=49, routed)          1.897     6.511    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_738_n_0
    SLICE_X86Y28         LUT5 (Prop_lut5_I1_O)        0.124     6.635 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_482/O
                         net (fo=1, routed)           1.156     7.791    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_482_n_0
    SLICE_X79Y26         LUT6 (Prop_lut6_I0_O)        0.124     7.915 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_164/O
                         net (fo=1, routed)           0.398     8.313    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_164_n_0
    SLICE_X77Y26         LUT6 (Prop_lut6_I0_O)        0.124     8.437 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/ram_reg_i_29/O
                         net (fo=1, routed)           1.346     9.783    bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/DIADI[4]
    RAMB18_X3Y4          RAMB18E1                                     r  bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ram_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=6430, unset)         0.924    10.924    bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ap_clk
    RAMB18_X3Y4          RAMB18E1                                     r  bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB18_X3Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[4])
                                                     -0.737    10.152    bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         10.152    
                         arrival time                          -9.783    
  -------------------------------------------------------------------
                         slack                                  0.369    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/tmp_84_reg_3788_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/FIR16BitA_fmul_32ns_32ns_32_4_max_dsp_1_U2/din0_buf1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.897%)  route 0.080ns (30.103%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6430, unset)         0.410     0.410    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X31Y24         FDRE                                         r  bd_0_i/hls_inst/U0/tmp_84_reg_3788_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/tmp_84_reg_3788_reg[20]/Q
                         net (fo=1, routed)           0.080     0.631    bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/din0_buf1_reg[31]_0[20]
    SLICE_X30Y24         LUT6 (Prop_lut6_I5_O)        0.045     0.676 r  bd_0_i/hls_inst/U0/FIR16BitA_BUS_A_s_axi_U/din0_buf1[20]_i_1/O
                         net (fo=1, routed)           0.000     0.676    bd_0_i/hls_inst/U0/FIR16BitA_fmul_32ns_32ns_32_4_max_dsp_1_U2/din0[20]
    SLICE_X30Y24         FDRE                                         r  bd_0_i/hls_inst/U0/FIR16BitA_fmul_32ns_32ns_32_4_max_dsp_1_U2/din0_buf1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6430, unset)         0.432     0.432    bd_0_i/hls_inst/U0/FIR16BitA_fmul_32ns_32ns_32_4_max_dsp_1_U2/ap_clk
    SLICE_X30Y24         FDRE                                         r  bd_0_i/hls_inst/U0/FIR16BitA_fmul_32ns_32ns_32_4_max_dsp_1_U2/din0_buf1_reg[20]/C
                         clock pessimism              0.000     0.432    
    SLICE_X30Y24         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/U0/FIR16BitA_fmul_32ns_32ns_32_4_max_dsp_1_U2/din0_buf1_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.676    
  -------------------------------------------------------------------
                         slack                                  0.124    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y4   bd_0_i/hls_inst/U0/m_filterArray_U/FIR16BitA_m_filterArray_ram_U/ram_reg/CLKARDCLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y27  bd_0_i/hls_inst/U0/FIR16BitA_sitofp_32s_32_6_1_U3/FIR16BitA_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y27  bd_0_i/hls_inst/U0/FIR16BitA_sitofp_32s_32_6_1_U3/FIR16BitA_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl3/CLK



