$date
	Sat Oct 22 23:12:18 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#188760
b11110 !
1"
#188762
b11110 &
b11110 %
1$
#188763
0"
#188766
b1111 &
b1111 %
#188770
b101110 &
b101110 %
#188774
b10111 &
b10111 %
#188778
b1000110 &
b1000110 %
#188782
b100011 &
b100011 %
#188786
b1101010 &
b1101010 %
#188790
b110101 &
b110101 %
#188794
b10100000 &
b10100000 %
#188798
b1010000 &
b1010000 %
#188802
b101000 &
b101000 %
#188806
b10100 &
b10100 %
#188810
b1010 &
b1010 %
#188814
b101 &
b101 %
#188818
b10000 &
b10000 %
#188822
b1000 &
b1000 %
#188826
b100 &
b100 %
#188830
b10 &
b10 %
#188834
b1 &
b1 %
1#
#188838
b0 &
0#
b0 %
0$
#1232619
b10 !
1"
#1232622
b10 &
b10 %
1$
#1232623
0"
#1232626
b1 &
b1 %
1#
#1232630
b0 &
0#
b0 %
0$
#2223135
b101 !
1"
#2223138
b101 &
b101 %
1$
#2223139
0"
#2223142
b10000 &
b10000 %
#2223146
b1000 &
b1000 %
#2223150
b100 &
b100 %
#2223154
b10 &
b10 %
#2223158
b1 &
1#
b1 %
#2223162
b0 &
b0 %
0#
0$
#4500012
