$date
	Mon Sep 08 14:52:37 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module TB_D_using_T $end
$var wire 1 ! Q $end
$var reg 1 " CLK $end
$var reg 1 # D $end
$var reg 1 $ RST $end
$scope module newD $end
$var wire 1 % D $end
$var wire 1 ! Q $end
$var wire 1 & T_input $end
$var wire 1 ' clk $end
$var wire 1 ( rst $end
$scope module tff1 $end
$var wire 1 & T $end
$var wire 1 ' clk $end
$var wire 1 ( rst $end
$var reg 1 ) Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x)
1(
0'
x&
0%
1$
0#
0"
x!
$end
#5
0&
0)
0!
1"
1'
#8
0$
0(
#10
0"
0'
#15
1"
1'
#20
0"
0'
#25
1"
1'
#29
1&
1#
1%
#30
0"
0'
#35
0&
1)
1!
1"
1'
#39
1&
0#
0%
#40
0"
0'
#45
0&
0)
0!
1"
1'
#49
1&
1#
1%
#50
0"
0'
#55
0&
1)
1!
1"
1'
#60
0"
0'
#65
1"
1'
#69
1&
0#
0%
#70
0"
0'
#75
0&
0)
0!
1"
1'
#79
1$
1(
#80
0"
0'
#84
0$
0(
#85
1"
1'
#90
0"
0'
#95
1"
1'
#99
