# 32-bits MIPS Processor
A processor running on MIPS architecture written in VHDL. The MIPS architecture has a multi-cycle datapath with the 
following supported instructions:
  ADD/ADDI,
  SUB,
  AND/ANDI,
  OR/ORI,
  SLL/SRL,
  LW/SW,
  BEQ,
  BNE,
  J
