
W
Command: %s
1870*	planAhead2+
)read_checkpoint ip_car_wrapper_routed.dcpZ12-2866
K
-Analyzing %s Unisim elements for replacement
17*netlist2
12Z29-17
O
2Unisim Transformation completed in %s CPU seconds
28*netlist2
0Z29-28
K
Netlist was created with %s %s291*project2
Vivado2
2013.2Z1-479
„
Loading clock regions from %s
13*device2M
KF:/Xilinx/Vivado/2013.2/data\parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xmlZ21-13
…
Loading clock buffers from %s
11*device2N
LF:/Xilinx/Vivado/2013.2/data\parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xmlZ21-11
…
&Loading clock placement rules from %s
318*place2E
CF:/Xilinx/Vivado/2013.2/data/parts/xilinx/zynq/ClockPlacerRules.xmlZ30-318
ƒ
)Loading package pin functions from %s...
17*device2A
?F:/Xilinx/Vivado/2013.2/data\parts/xilinx/zynq/PinFunctions.xmlZ21-17

Loading package from %s
16*device2P
NF:/Xilinx/Vivado/2013.2/data\parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xmlZ21-16
x
Loading io standards from %s
15*device2B
@F:/Xilinx/Vivado/2013.2/data\./parts/xilinx/zynq/IOStandards.xmlZ21-15
1
Pushed %s inverter(s).
98*opt2
8Z31-138
M
 Attempting to get a license: %s
78*common2
Internal_bitstreamZ17-78
K
Failed to get a license: %s
295*common2
Internal_bitstreamZ17-301
ª
Parsing XDC File [%s]
179*designutils2t
rC:/Users/Administrator/Desktop/ZedBoard/Prj/IPCar/IPCar/IPCar.runs/impl_1/.Xil/Vivado-5356-/dcp/ip_car_wrapper.xdcZ20-179
³
Finished Parsing XDC File [%s]
178*designutils2t
rC:/Users/Administrator/Desktop/ZedBoard/Prj/IPCar/IPCar/IPCar.runs/impl_1/.Xil/Vivado-5356-/dcp/ip_car_wrapper.xdcZ20-178
6
Reading XDEF placement.
206*designutilsZ20-206
4
Reading XDEF routing.
207*designutilsZ20-207
¦
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2
Read XDEF File: 2

00:00:002
00:00:00.0782	
573.7422
0.000Z17-268
3
Restoring placement.
754*designutilsZ20-754
“
ORestored %s out of %s XDEF sites from archive | CPU: %s secs | Memory: %s MB |
403*designutils2
1472
1472

0.0000002

0.000000Z20-403
…
!Unisim Transformation Summary:
%s111*project2I
G  A total of 1 instances were transformed.
  WIRE => IBUF: 1 instances
Z1-111
1
%Phase 0 | Netlist Checksum: d6bdde40
*common
¥
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2
read_checkpoint: 2

00:00:362

00:00:432	
573.7422	
353.973Z17-268
v
@Attempting to get a license for feature '%s' and/or device '%s'
308*common2
Implementation2	
xc7z020Z17-347
f
0Got license for feature '%s' and/or device '%s'
310*common2
Implementation2	
xc7z020Z17-349
]
,Running DRC as a precondition to command %s
1349*	planAhead2
write_bitstreamZ12-1349
5
Running DRC with %s threads
24*drc2
2Z23-27
K
DRC finished with %s
1905*	planAhead2
0 Errors, 4 WarningsZ12-3199
`
BPlease refer to the DRC report (report_drc) for more information.
1906*	planAheadZ12-3200
6
Loading data files...
1271*designutilsZ12-1165
5
Loading site data...
1273*designutilsZ12-1167
6
Loading route data...
1272*designutilsZ12-1166
6
Processing options...
1362*designutilsZ12-1514
3
Creating bitmap...
1249*designutilsZ12-1141
.
Creating bitstream...
7*	bitstreamZ40-7
J
Writing bitstream %s...
11*	bitstream2
./ip_car_wrapper.bitZ40-11
=
Bitgen Completed Successfully.
1606*	planAheadZ12-1842
¥
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2
write_bitstream: 2

00:00:402

00:00:422	
794.8162	
221.074Z17-268


End Record