{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1538744895739 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1538744895743 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 05 14:08:15 2018 " "Processing started: Fri Oct 05 14:08:15 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1538744895743 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1538744895743 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta LimeSDR-Mini_lms7_trx -c LimeSDR-Mini_lms7_trx " "Command: quartus_sta LimeSDR-Mini_lms7_trx -c LimeSDR-Mini_lms7_trx" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1538744895743 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1538744895859 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1538744897943 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1538744897971 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1538744897971 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538744898677 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1538744898677 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_0rn1 " "Entity dcfifo_0rn1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_kd9:dffpipe9\|dffe10a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_kd9:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538744898677 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_jd9:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_jd9:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538744898677 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1538744898677 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_36o1 " "Entity dcfifo_36o1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_1f9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_1f9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538744898677 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_0f9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_0f9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538744898677 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1538744898677 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_3dn1 " "Entity dcfifo_3dn1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_md9:dffpipe9\|dffe10a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_md9:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538744898677 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ld9:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ld9:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538744898677 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1538744898677 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_3hn1 " "Entity dcfifo_3hn1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ve9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ve9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538744898677 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ue9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ue9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538744898677 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1538744898677 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_bvn1 " "Entity dcfifo_bvn1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe17\|dffe18a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe17\|dffe18a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538744898677 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe14\|dffe15a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe14\|dffe15a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538744898677 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1538744898677 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_sfn1 " "Entity dcfifo_sfn1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_od9:dffpipe12\|dffe13a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_od9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538744898677 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_nd9:dffpipe9\|dffe10a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_nd9:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538744898677 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1538744898677 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_utn1 " "Entity dcfifo_utn1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe17\|dffe18a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe17\|dffe18a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538744898677 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe14\|dffe15a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe14\|dffe15a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538744898677 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1538744898677 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pll_altpll " "Entity pll_altpll" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from ** -to *phasedone_state*  " "set_false_path -from ** -to *phasedone_state* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538744898677 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from ** -to *internal_phasestep*  " "set_false_path -from ** -to *internal_phasestep* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538744898677 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1538744898677 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538744898677 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1538744898677 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1538744898677 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1538744898677 ""}
{ "Info" "ISTA_SDC_FOUND" "lms_ctr/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'lms_ctr/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1538744898784 ""}
{ "Info" "ISTA_SDC_FOUND" "lms_ctr/synthesis/submodules/altera_onchip_flash.sdc " "Reading SDC File: 'lms_ctr/synthesis/submodules/altera_onchip_flash.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1538744898809 ""}
{ "Info" "ISTA_SDC_FOUND" "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.sdc " "Reading SDC File: 'lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1538744898819 ""}
{ "Info" "ISTA_SDC_FOUND" "LMS7002_timing.sdc " "Reading SDC File: 'LMS7002_timing.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1538744898849 ""}
{ "Info" "ISTA_SDC_FOUND" "FT601_timing.sdc " "Reading SDC File: 'FT601_timing.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1538744898911 ""}
{ "Info" "ISTA_SDC_FOUND" "timing.sdc " "Reading SDC File: 'timing.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1538744898918 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1538744898919 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Timing Analyzer" 0 -1 1538744898932 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "timing.sdc 154 SPARE_IO_PULL_UP* port " "Ignored filter at timing.sdc(154): SPARE_IO_PULL_UP* could not be matched with a port" {  } { { "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini-PPS-Sync-GW/LimeSDR-Mini_lms7_trx/timing.sdc" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini-PPS-Sync-GW/LimeSDR-Mini_lms7_trx/timing.sdc" 154 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1538744898947 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path timing.sdc 154 Argument <from> is an empty collection " "Ignored set_false_path at timing.sdc(154): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports SPARE_IO_PULL_UP*\] " "set_false_path -from \[get_ports SPARE_IO_PULL_UP*\]" {  } { { "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini-PPS-Sync-GW/LimeSDR-Mini_lms7_trx/timing.sdc" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini-PPS-Sync-GW/LimeSDR-Mini_lms7_trx/timing.sdc" 154 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1538744898948 ""}  } { { "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini-PPS-Sync-GW/LimeSDR-Mini_lms7_trx/timing.sdc" "" { Text "C:/Users/Matt/Documents/IIB Project/LimeSDR/LimeSDR-Mini-PPS-Sync-GW/LimeSDR-Mini_lms7_trx/timing.sdc" 154 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1538744898948 ""}
{ "Info" "ISTA_SDC_FOUND" "Clock_groups.sdc " "Reading SDC File: 'Clock_groups.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1538744898952 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1538744899033 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1538744899033 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_BE\[0\] rising FT_CLK fall min " "Port \"FT_BE\[0\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1538744899049 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_BE\[0\] rising FT_CLK rise min " "Port \"FT_BE\[0\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1538744899049 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_BE\[1\] rising FT_CLK fall min " "Port \"FT_BE\[1\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1538744899049 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_BE\[1\] rising FT_CLK rise min " "Port \"FT_BE\[1\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1538744899049 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_BE\[2\] rising FT_CLK fall min " "Port \"FT_BE\[2\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1538744899049 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_BE\[2\] rising FT_CLK rise min " "Port \"FT_BE\[2\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1538744899049 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_BE\[3\] rising FT_CLK fall min " "Port \"FT_BE\[3\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1538744899049 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_BE\[3\] rising FT_CLK rise min " "Port \"FT_BE\[3\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1538744899049 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[0\] rising FT_CLK fall min " "Port \"FT_D\[0\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1538744899049 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[0\] rising FT_CLK rise min " "Port \"FT_D\[0\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1538744899049 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[10\] rising FT_CLK fall min " "Port \"FT_D\[10\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1538744899049 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[10\] rising FT_CLK rise min " "Port \"FT_D\[10\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1538744899049 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[11\] rising FT_CLK fall min " "Port \"FT_D\[11\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1538744899049 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[11\] rising FT_CLK rise min " "Port \"FT_D\[11\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1538744899049 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[12\] rising FT_CLK fall min " "Port \"FT_D\[12\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1538744899049 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[12\] rising FT_CLK rise min " "Port \"FT_D\[12\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1538744899049 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[13\] rising FT_CLK fall min " "Port \"FT_D\[13\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1538744899049 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[13\] rising FT_CLK rise min " "Port \"FT_D\[13\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1538744899049 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[14\] rising FT_CLK fall min " "Port \"FT_D\[14\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1538744899049 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[14\] rising FT_CLK rise min " "Port \"FT_D\[14\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1538744899049 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[15\] rising FT_CLK fall min " "Port \"FT_D\[15\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1538744899049 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[15\] rising FT_CLK rise min " "Port \"FT_D\[15\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1538744899050 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[16\] rising FT_CLK fall min " "Port \"FT_D\[16\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1538744899050 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[16\] rising FT_CLK rise min " "Port \"FT_D\[16\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1538744899050 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[17\] rising FT_CLK fall min " "Port \"FT_D\[17\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1538744899050 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[17\] rising FT_CLK rise min " "Port \"FT_D\[17\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1538744899050 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[18\] rising FT_CLK fall min " "Port \"FT_D\[18\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1538744899050 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[18\] rising FT_CLK rise min " "Port \"FT_D\[18\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1538744899050 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[19\] rising FT_CLK fall min " "Port \"FT_D\[19\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1538744899050 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[19\] rising FT_CLK rise min " "Port \"FT_D\[19\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1538744899050 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[1\] rising FT_CLK fall min " "Port \"FT_D\[1\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1538744899050 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[1\] rising FT_CLK rise min " "Port \"FT_D\[1\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1538744899050 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[20\] rising FT_CLK fall min " "Port \"FT_D\[20\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1538744899050 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[20\] rising FT_CLK rise min " "Port \"FT_D\[20\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1538744899050 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[21\] rising FT_CLK fall min " "Port \"FT_D\[21\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1538744899050 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[21\] rising FT_CLK rise min " "Port \"FT_D\[21\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1538744899050 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[22\] rising FT_CLK fall min " "Port \"FT_D\[22\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1538744899050 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[22\] rising FT_CLK rise min " "Port \"FT_D\[22\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1538744899050 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[23\] rising FT_CLK fall min " "Port \"FT_D\[23\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1538744899050 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[23\] rising FT_CLK rise min " "Port \"FT_D\[23\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1538744899050 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[24\] rising FT_CLK fall min " "Port \"FT_D\[24\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1538744899050 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[24\] rising FT_CLK rise min " "Port \"FT_D\[24\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1538744899050 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[25\] rising FT_CLK fall min " "Port \"FT_D\[25\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1538744899050 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[25\] rising FT_CLK rise min " "Port \"FT_D\[25\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1538744899050 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[26\] rising FT_CLK fall min " "Port \"FT_D\[26\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1538744899050 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[26\] rising FT_CLK rise min " "Port \"FT_D\[26\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1538744899050 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[27\] rising FT_CLK fall min " "Port \"FT_D\[27\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1538744899050 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[27\] rising FT_CLK rise min " "Port \"FT_D\[27\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1538744899050 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[28\] rising FT_CLK fall min " "Port \"FT_D\[28\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1538744899050 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[28\] rising FT_CLK rise min " "Port \"FT_D\[28\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1538744899050 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[29\] rising FT_CLK fall min " "Port \"FT_D\[29\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1538744899050 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[29\] rising FT_CLK rise min " "Port \"FT_D\[29\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1538744899050 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[2\] rising FT_CLK fall min " "Port \"FT_D\[2\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1538744899050 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[2\] rising FT_CLK rise min " "Port \"FT_D\[2\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1538744899050 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[30\] rising FT_CLK fall min " "Port \"FT_D\[30\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1538744899050 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[30\] rising FT_CLK rise min " "Port \"FT_D\[30\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1538744899050 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[31\] rising FT_CLK fall min " "Port \"FT_D\[31\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1538744899050 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[31\] rising FT_CLK rise min " "Port \"FT_D\[31\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1538744899050 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[3\] rising FT_CLK fall min " "Port \"FT_D\[3\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1538744899050 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[3\] rising FT_CLK rise min " "Port \"FT_D\[3\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1538744899050 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[4\] rising FT_CLK fall min " "Port \"FT_D\[4\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1538744899050 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[4\] rising FT_CLK rise min " "Port \"FT_D\[4\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1538744899050 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[5\] rising FT_CLK fall min " "Port \"FT_D\[5\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1538744899051 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[5\] rising FT_CLK rise min " "Port \"FT_D\[5\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1538744899051 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[6\] rising FT_CLK fall min " "Port \"FT_D\[6\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1538744899051 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[6\] rising FT_CLK rise min " "Port \"FT_D\[6\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1538744899051 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[7\] rising FT_CLK fall min " "Port \"FT_D\[7\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1538744899051 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[7\] rising FT_CLK rise min " "Port \"FT_D\[7\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1538744899051 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[8\] rising FT_CLK fall min " "Port \"FT_D\[8\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1538744899051 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[8\] rising FT_CLK rise min " "Port \"FT_D\[8\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1538744899051 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[9\] rising FT_CLK fall min " "Port \"FT_D\[9\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1538744899051 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_D\[9\] rising FT_CLK rise min " "Port \"FT_D\[9\]\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1538744899051 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_WRn rising FT_CLK fall min " "Port \"FT_WRn\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1538744899051 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output FT_WRn rising FT_CLK rise min " "Port \"FT_WRn\" relative to the rising edge of clock \"FT_CLK\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1538744899051 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1538744899108 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst10\|u0\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc was found missing 1 generated clock that corresponds to a base clock with a period of: 181.818 " "Node: inst10\|u0\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc was found missing 1 generated clock that corresponds to a base clock with a period of: 181.818" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1538744899120 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: TX_C0 with master clock period: 8.000 found on PLL node: inst7\|altpll_inst3\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 6.250 " "Clock: TX_C0 with master clock period: 8.000 found on PLL node: inst7\|altpll_inst3\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 6.250" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1538744899120 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: TX_C1 with master clock period: 8.000 found on PLL node: inst7\|altpll_inst3\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 6.250 " "Clock: TX_C1 with master clock period: 8.000 found on PLL node: inst7\|altpll_inst3\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 6.250" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1538744899120 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: RX_C2 with master clock period: 8.000 found on PLL node: inst7\|altpll_inst3\|auto_generated\|pll1\|clk\[2\] does not match the master clock period requirement: 6.250 " "Clock: RX_C2 with master clock period: 8.000 found on PLL node: inst7\|altpll_inst3\|auto_generated\|pll1\|clk\[2\] does not match the master clock period requirement: 6.250" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1538744899120 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: RX_C3 with master clock period: 8.000 found on PLL node: inst7\|altpll_inst3\|auto_generated\|pll1\|clk\[3\] does not match the master clock period requirement: 6.250 " "Clock: RX_C3 with master clock period: 8.000 found on PLL node: inst7\|altpll_inst3\|auto_generated\|pll1\|clk\[3\] does not match the master clock period requirement: 6.250" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1538744899120 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1538744899120 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "FT_CLK_VIRT " "Virtual clock FT_CLK_VIRT is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Timing Analyzer" 0 -1 1538744899120 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1538744899121 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1538744899148 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1538744899262 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.097 " "Worst-case setup slack is 0.097" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744899324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744899324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.097               0.000 LMS_FCLK1  " "    0.097               0.000 LMS_FCLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744899324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.487               0.000 RX_C3  " "    0.487               0.000 RX_C3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744899324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.963               0.000 FT_CLK  " "    0.963               0.000 FT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744899324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.005               0.000 TX_C1  " "    1.005               0.000 TX_C1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744899324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.199               0.000 LMK_CLK  " "    5.199               0.000 LMK_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744899324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.161               0.000 ONCHIP_FLASH_CLK  " "   10.161               0.000 ONCHIP_FLASH_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744899324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.623               0.000 FPGA_SPI_SCLK  " "   17.623               0.000 FPGA_SPI_SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744899324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.287               0.000 DUAL_BOOT_CLK  " "   18.287               0.000 DUAL_BOOT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744899324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.019               0.000 FPGA_SPI_SCLK_out  " "   30.019               0.000 FPGA_SPI_SCLK_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744899324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.424               0.000 altera_reserved_tck  " "   45.424               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744899324 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1538744899324 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.264 " "Worst-case hold slack is 0.264" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744899382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744899382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.264               0.000 TX_C1  " "    0.264               0.000 TX_C1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744899382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.273               0.000 RX_C3  " "    0.273               0.000 RX_C3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744899382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.274               0.000 FT_CLK  " "    0.274               0.000 FT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744899382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.294               0.000 LMK_CLK  " "    0.294               0.000 LMK_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744899382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.360               0.000 altera_reserved_tck  " "    0.360               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744899382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.363               0.000 FPGA_SPI_SCLK  " "    0.363               0.000 FPGA_SPI_SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744899382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.437               0.000 LMS_FCLK1  " "    0.437               0.000 LMS_FCLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744899382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.818               0.000 DUAL_BOOT_CLK  " "    1.818               0.000 DUAL_BOOT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744899382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.414               0.000 ONCHIP_FLASH_CLK  " "    4.414               0.000 ONCHIP_FLASH_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744899382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.589               0.000 FPGA_SPI_SCLK_out  " "   34.589               0.000 FPGA_SPI_SCLK_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744899382 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1538744899382 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.169 " "Worst-case recovery slack is 0.169" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744899404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744899404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.169               0.000 RX_C3  " "    0.169               0.000 RX_C3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744899404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.382               0.000 TX_C1  " "    4.382               0.000 TX_C1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744899404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.505               0.000 LMK_CLK  " "   10.505               0.000 LMK_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744899404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.607               0.000 FPGA_SPI_SCLK  " "   20.607               0.000 FPGA_SPI_SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744899404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.573               0.000 altera_reserved_tck  " "   97.573               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744899404 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1538744899404 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.198 " "Worst-case removal slack is 0.198" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744899429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744899429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.198               0.000 LMK_CLK  " "    0.198               0.000 LMK_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744899429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.985               0.000 RX_C3  " "    0.985               0.000 RX_C3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744899429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.011               0.000 TX_C1  " "    1.011               0.000 TX_C1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744899429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.393               0.000 altera_reserved_tck  " "    1.393               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744899429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.215               0.000 FPGA_SPI_SCLK  " "    2.215               0.000 FPGA_SPI_SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744899429 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1538744899429 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.000 " "Worst-case minimum pulse width slack is 0.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744899443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744899443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.000               0.000 DUAL_BOOT_CLK  " "    0.000               0.000 DUAL_BOOT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744899443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.992               0.000 LMS_MCLK2  " "    0.992               0.000 LMS_MCLK2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744899443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.099               0.000 RX_C3  " "    3.099               0.000 RX_C3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744899443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.099               0.000 TX_C1  " "    3.099               0.000 TX_C1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744899443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.556               0.000 LMS_FCLK1  " "    3.556               0.000 LMS_FCLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744899443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.556               0.000 LMS_FCLK2  " "    3.556               0.000 LMS_FCLK2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744899443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.556               0.000 RX_C2  " "    3.556               0.000 RX_C2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744899443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.556               0.000 TX_C0  " "    3.556               0.000 TX_C0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744899443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000               0.000 LMS_MCLK1  " "    4.000               0.000 LMS_MCLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744899443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.547               0.000 FT_CLK  " "    4.547               0.000 FT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744899443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.338               0.000 LMK_CLK  " "   10.338               0.000 LMK_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744899443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.867               0.000 ONCHIP_FLASH_CLK  " "   47.867               0.000 ONCHIP_FLASH_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744899443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.721               0.000 FPGA_SPI_SCLK  " "   49.721               0.000 FPGA_SPI_SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744899443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.727               0.000 altera_reserved_tck  " "   49.727               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744899443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   95.556               0.000 FPGA_SPI_SCLK_out  " "   95.556               0.000 FPGA_SPI_SCLK_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744899443 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1538744899443 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 437 synchronizer chains. " "Report Metastability: Found 437 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 784 years or 2.47e+10 seconds. " "Worst-Case MTBF of Design is 784 years or 2.47e+10 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538744899506 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538744899506 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 437 " "Number of Synchronizer Chains Found: 437" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538744899506 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538744899506 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.529 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.529" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538744899506 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 5.503 ns " "Worst Case Available Settling Time: 5.503 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538744899506 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538744899506 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538744899506 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.5 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.5" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538744899506 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538744899506 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538744899506 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1538744899506 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1538744899517 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1538744899563 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1538744902993 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1538744903497 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1538744903497 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1538744903497 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst10\|u0\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc was found missing 1 generated clock that corresponds to a base clock with a period of: 181.818 " "Node: inst10\|u0\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc was found missing 1 generated clock that corresponds to a base clock with a period of: 181.818" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1538744903508 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: TX_C0 with master clock period: 8.000 found on PLL node: inst7\|altpll_inst3\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 6.250 " "Clock: TX_C0 with master clock period: 8.000 found on PLL node: inst7\|altpll_inst3\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 6.250" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1538744903508 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: TX_C1 with master clock period: 8.000 found on PLL node: inst7\|altpll_inst3\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 6.250 " "Clock: TX_C1 with master clock period: 8.000 found on PLL node: inst7\|altpll_inst3\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 6.250" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1538744903508 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: RX_C2 with master clock period: 8.000 found on PLL node: inst7\|altpll_inst3\|auto_generated\|pll1\|clk\[2\] does not match the master clock period requirement: 6.250 " "Clock: RX_C2 with master clock period: 8.000 found on PLL node: inst7\|altpll_inst3\|auto_generated\|pll1\|clk\[2\] does not match the master clock period requirement: 6.250" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1538744903508 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: RX_C3 with master clock period: 8.000 found on PLL node: inst7\|altpll_inst3\|auto_generated\|pll1\|clk\[3\] does not match the master clock period requirement: 6.250 " "Clock: RX_C3 with master clock period: 8.000 found on PLL node: inst7\|altpll_inst3\|auto_generated\|pll1\|clk\[3\] does not match the master clock period requirement: 6.250" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1538744903508 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1538744903508 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "FT_CLK_VIRT " "Virtual clock FT_CLK_VIRT is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Timing Analyzer" 0 -1 1538744903508 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.092 " "Worst-case setup slack is 0.092" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744903654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744903654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.092               0.000 LMS_FCLK1  " "    0.092               0.000 LMS_FCLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744903654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.809               0.000 RX_C3  " "    0.809               0.000 RX_C3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744903654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.238               0.000 FT_CLK  " "    1.238               0.000 FT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744903654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.349               0.000 TX_C1  " "    1.349               0.000 TX_C1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744903654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.349               0.000 LMK_CLK  " "    5.349               0.000 LMK_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744903654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.153               0.000 ONCHIP_FLASH_CLK  " "   11.153               0.000 ONCHIP_FLASH_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744903654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.766               0.000 FPGA_SPI_SCLK  " "   17.766               0.000 FPGA_SPI_SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744903654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.513               0.000 DUAL_BOOT_CLK  " "   18.513               0.000 DUAL_BOOT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744903654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.144               0.000 FPGA_SPI_SCLK_out  " "   30.144               0.000 FPGA_SPI_SCLK_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744903654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.703               0.000 altera_reserved_tck  " "   45.703               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744903654 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1538744903654 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.135 " "Worst-case hold slack is 0.135" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744903704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744903704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.135               0.000 LMK_CLK  " "    0.135               0.000 LMK_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744903704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.240               0.000 TX_C1  " "    0.240               0.000 TX_C1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744903704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.246               0.000 RX_C3  " "    0.246               0.000 RX_C3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744903704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.249               0.000 FT_CLK  " "    0.249               0.000 FT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744903704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.323               0.000 altera_reserved_tck  " "    0.323               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744903704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.324               0.000 FPGA_SPI_SCLK  " "    0.324               0.000 FPGA_SPI_SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744903704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.460               0.000 LMS_FCLK1  " "    0.460               0.000 LMS_FCLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744903704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.457               0.000 DUAL_BOOT_CLK  " "    1.457               0.000 DUAL_BOOT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744903704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.009               0.000 ONCHIP_FLASH_CLK  " "    4.009               0.000 ONCHIP_FLASH_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744903704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.500               0.000 FPGA_SPI_SCLK_out  " "   34.500               0.000 FPGA_SPI_SCLK_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744903704 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1538744903704 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.265 " "Worst-case recovery slack is 0.265" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744903722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744903722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.265               0.000 RX_C3  " "    0.265               0.000 RX_C3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744903722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.519               0.000 TX_C1  " "    4.519               0.000 TX_C1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744903722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.585               0.000 LMK_CLK  " "   10.585               0.000 LMK_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744903722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.770               0.000 FPGA_SPI_SCLK  " "   20.770               0.000 FPGA_SPI_SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744903722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.689               0.000 altera_reserved_tck  " "   97.689               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744903722 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1538744903722 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.112 " "Worst-case removal slack is 0.112" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744903740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744903740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.112               0.000 LMK_CLK  " "    0.112               0.000 LMK_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744903740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.901               0.000 RX_C3  " "    0.901               0.000 RX_C3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744903740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.926               0.000 TX_C1  " "    0.926               0.000 TX_C1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744903740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.248               0.000 altera_reserved_tck  " "    1.248               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744903740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.962               0.000 FPGA_SPI_SCLK  " "    1.962               0.000 FPGA_SPI_SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744903740 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1538744903740 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1538744903750 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.450 " "Worst-case minimum pulse width slack is -1.450" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744903755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744903755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.450          -10652.684 LMS_MCLK2  " "   -1.450          -10652.684 LMS_MCLK2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744903755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.000               0.000 DUAL_BOOT_CLK  " "    0.000               0.000 DUAL_BOOT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744903755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.099               0.000 RX_C3  " "    3.099               0.000 RX_C3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744903755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.099               0.000 TX_C1  " "    3.099               0.000 TX_C1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744903755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.522               0.000 RX_C2  " "    3.522               0.000 RX_C2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744903755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.556               0.000 LMS_FCLK1  " "    3.556               0.000 LMS_FCLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744903755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.556               0.000 LMS_FCLK2  " "    3.556               0.000 LMS_FCLK2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744903755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.556               0.000 TX_C0  " "    3.556               0.000 TX_C0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744903755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000               0.000 LMS_MCLK1  " "    4.000               0.000 LMS_MCLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744903755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.566               0.000 FT_CLK  " "    4.566               0.000 FT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744903755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.327               0.000 LMK_CLK  " "   10.327               0.000 LMK_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744903755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.858               0.000 ONCHIP_FLASH_CLK  " "   47.858               0.000 ONCHIP_FLASH_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744903755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.543               0.000 FPGA_SPI_SCLK  " "   49.543               0.000 FPGA_SPI_SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744903755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.690               0.000 altera_reserved_tck  " "   49.690               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744903755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   95.556               0.000 FPGA_SPI_SCLK_out  " "   95.556               0.000 FPGA_SPI_SCLK_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744903755 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1538744903755 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 437 synchronizer chains. " "Report Metastability: Found 437 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 2.78e+03 years or 8.77e+10 seconds. " "Worst-Case MTBF of Design is 2.78e+03 years or 8.77e+10 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538744903815 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538744903815 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 437 " "Number of Synchronizer Chains Found: 437" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538744903815 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538744903815 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.529 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.529" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538744903815 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 5.576 ns " "Worst Case Available Settling Time: 5.576 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538744903815 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538744903815 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538744903815 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.5 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.5" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538744903815 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538744903815 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538744903815 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1538744903815 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1538744903824 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1538744904214 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1538744904214 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1538744904215 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst10\|u0\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc was found missing 1 generated clock that corresponds to a base clock with a period of: 181.818 " "Node: inst10\|u0\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc was found missing 1 generated clock that corresponds to a base clock with a period of: 181.818" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1538744904225 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: TX_C0 with master clock period: 8.000 found on PLL node: inst7\|altpll_inst3\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 6.250 " "Clock: TX_C0 with master clock period: 8.000 found on PLL node: inst7\|altpll_inst3\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 6.250" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1538744904225 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: TX_C1 with master clock period: 8.000 found on PLL node: inst7\|altpll_inst3\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 6.250 " "Clock: TX_C1 with master clock period: 8.000 found on PLL node: inst7\|altpll_inst3\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 6.250" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1538744904225 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: RX_C2 with master clock period: 8.000 found on PLL node: inst7\|altpll_inst3\|auto_generated\|pll1\|clk\[2\] does not match the master clock period requirement: 6.250 " "Clock: RX_C2 with master clock period: 8.000 found on PLL node: inst7\|altpll_inst3\|auto_generated\|pll1\|clk\[2\] does not match the master clock period requirement: 6.250" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1538744904225 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: RX_C3 with master clock period: 8.000 found on PLL node: inst7\|altpll_inst3\|auto_generated\|pll1\|clk\[3\] does not match the master clock period requirement: 6.250 " "Clock: RX_C3 with master clock period: 8.000 found on PLL node: inst7\|altpll_inst3\|auto_generated\|pll1\|clk\[3\] does not match the master clock period requirement: 6.250" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1538744904225 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1538744904225 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "FT_CLK_VIRT " "Virtual clock FT_CLK_VIRT is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Timing Analyzer" 0 -1 1538744904225 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.353 " "Worst-case setup slack is 0.353" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744904273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744904273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 LMS_FCLK1  " "    0.353               0.000 LMS_FCLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744904273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.156               0.000 RX_C3  " "    1.156               0.000 RX_C3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744904273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.067               0.000 FT_CLK  " "    2.067               0.000 FT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744904273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.354               0.000 TX_C1  " "    5.354               0.000 TX_C1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744904273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.730               0.000 LMK_CLK  " "    8.730               0.000 LMK_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744904273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.188               0.000 ONCHIP_FLASH_CLK  " "   19.188               0.000 ONCHIP_FLASH_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744904273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   21.733               0.000 DUAL_BOOT_CLK  " "   21.733               0.000 DUAL_BOOT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744904273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   21.806               0.000 FPGA_SPI_SCLK  " "   21.806               0.000 FPGA_SPI_SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744904273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   32.821               0.000 FPGA_SPI_SCLK_out  " "   32.821               0.000 FPGA_SPI_SCLK_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744904273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.357               0.000 altera_reserved_tck  " "   48.357               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744904273 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1538744904273 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1538744904317 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.023 " "Worst-case hold slack is -0.023" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744904322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744904322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.023              -0.023 LMK_CLK  " "   -0.023              -0.023 LMK_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744904322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.071               0.000 RX_C3  " "    0.071               0.000 RX_C3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744904322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.094               0.000 TX_C1  " "    0.094               0.000 TX_C1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744904322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.100               0.000 FT_CLK  " "    0.100               0.000 FT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744904322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 FPGA_SPI_SCLK  " "    0.152               0.000 FPGA_SPI_SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744904322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 altera_reserved_tck  " "    0.152               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744904322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.482               0.000 DUAL_BOOT_CLK  " "    0.482               0.000 DUAL_BOOT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744904322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.652               0.000 ONCHIP_FLASH_CLK  " "    0.652               0.000 ONCHIP_FLASH_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744904322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.673               0.000 LMS_FCLK1  " "    0.673               0.000 LMS_FCLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744904322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.907               0.000 FPGA_SPI_SCLK_out  " "   34.907               0.000 FPGA_SPI_SCLK_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744904322 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1538744904322 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 2.429 " "Worst-case recovery slack is 2.429" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744904340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744904340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.429               0.000 RX_C3  " "    2.429               0.000 RX_C3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744904340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.369               0.000 TX_C1  " "    6.369               0.000 TX_C1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744904340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.928               0.000 LMK_CLK  " "   11.928               0.000 LMK_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744904340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.201               0.000 FPGA_SPI_SCLK  " "   23.201               0.000 FPGA_SPI_SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744904340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.912               0.000 altera_reserved_tck  " "   98.912               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744904340 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1538744904340 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.013 " "Worst-case removal slack is 0.013" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744904357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744904357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.013               0.000 LMK_CLK  " "    0.013               0.000 LMK_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744904357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.408               0.000 RX_C3  " "    0.408               0.000 RX_C3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744904357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.415               0.000 TX_C1  " "    0.415               0.000 TX_C1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744904357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.558               0.000 altera_reserved_tck  " "    0.558               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744904357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.797               0.000 FPGA_SPI_SCLK  " "    0.797               0.000 FPGA_SPI_SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744904357 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1538744904357 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.000 " "Worst-case minimum pulse width slack is 0.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744904372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744904372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.000               0.000 DUAL_BOOT_CLK  " "    0.000               0.000 DUAL_BOOT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744904372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.268               0.000 LMS_MCLK2  " "    1.268               0.000 LMS_MCLK2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744904372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.562               0.000 RX_C2  " "    3.562               0.000 RX_C2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744904372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.589               0.000 RX_C3  " "    3.589               0.000 RX_C3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744904372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.650               0.000 TX_C1  " "    3.650               0.000 TX_C1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744904372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.674               0.000 TX_C0  " "    3.674               0.000 TX_C0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744904372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000               0.000 LMS_FCLK1  " "    4.000               0.000 LMS_FCLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744904372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000               0.000 LMS_FCLK2  " "    4.000               0.000 LMS_FCLK2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744904372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000               0.000 LMS_MCLK1  " "    4.000               0.000 LMS_MCLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744904372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.259               0.000 FT_CLK  " "    4.259               0.000 FT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744904372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.155               0.000 LMK_CLK  " "   10.155               0.000 LMK_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744904372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.955               0.000 ONCHIP_FLASH_CLK  " "   47.955               0.000 ONCHIP_FLASH_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744904372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.608               0.000 FPGA_SPI_SCLK  " "   49.608               0.000 FPGA_SPI_SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744904372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.689               0.000 altera_reserved_tck  " "   49.689               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744904372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.000               0.000 FPGA_SPI_SCLK_out  " "   96.000               0.000 FPGA_SPI_SCLK_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538744904372 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1538744904372 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 437 synchronizer chains. " "Report Metastability: Found 437 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 5.52e+08 years or 1.74e+16 seconds. " "Worst-Case MTBF of Design is 5.52e+08 years or 1.74e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538744904433 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538744904433 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 437 " "Number of Synchronizer Chains Found: 437" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538744904433 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538744904433 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.529 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.529" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538744904433 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 6.924 ns " "Worst Case Available Settling Time: 6.924 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538744904433 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538744904433 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538744904433 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.5 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.5" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538744904433 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538744904433 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1538744904433 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1538744904433 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1538744905342 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1538744905348 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 100 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 100 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4989 " "Peak virtual memory: 4989 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1538744905494 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 05 14:08:25 2018 " "Processing ended: Fri Oct 05 14:08:25 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1538744905494 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1538744905494 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1538744905494 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1538744905494 ""}
