{
    "files.associations": {
        "*.sv": "systemverilog",
        "bitset": "cpp"
    }
}