{
  "Top": "LSTM_Top",
  "RtlTop": "LSTM_Top",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1"
  },
  "HlsSolution": {"Config": [
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog",
      "config_export -version=2025.5.22"
    ]},
  "Args": {
    "in": {
      "index": "0",
      "type": {
        "kinds": [
          "struct",
          "array"
        ],
        "dataType": "ap_axiu<32, 1, 1, 1>",
        "arraySizes": ["784"],
        "structImpl": "flat-interface",
        "fields": {
          "data": {
            "order": "0",
            "dataType": "ap_uint",
            "dataWidth": "32",
            "portRef": "TDATA",
            "structImpl": "interface"
          },
          "keep": {
            "order": "1",
            "dataType": "ap_uint",
            "dataWidth": "4",
            "portRef": "TDATA",
            "structImpl": "interface"
          },
          "strb": {
            "order": "2",
            "dataType": "ap_uint",
            "dataWidth": "4",
            "portRef": "TDATA",
            "structImpl": "interface"
          },
          "user": {
            "order": "3",
            "dataType": "ap_uint",
            "dataWidth": "1",
            "portRef": "TDATA",
            "structImpl": "interface"
          },
          "last": {
            "order": "4",
            "dataType": "ap_uint",
            "dataWidth": "1",
            "portRef": "TDATA",
            "structImpl": "interface"
          },
          "id": {
            "order": "5",
            "dataType": "ap_uint",
            "dataWidth": "1",
            "portRef": "TDATA",
            "structImpl": "interface"
          },
          "dest": {
            "order": "6",
            "dataType": "ap_uint",
            "dataWidth": "1",
            "portRef": "TDATA",
            "structImpl": "interface"
          }
        }
      }
    },
    "out": {
      "index": "1",
      "type": {
        "kinds": [
          "struct",
          "array"
        ],
        "dataType": "ap_axiu<32, 1, 1, 1>",
        "arraySizes": ["10"],
        "structImpl": "flat-interface",
        "fields": {
          "data": {
            "order": "0",
            "dataType": "ap_uint",
            "dataWidth": "32",
            "portRef": "TDATA",
            "structImpl": "interface"
          },
          "keep": {
            "order": "1",
            "dataType": "ap_uint",
            "dataWidth": "4",
            "portRef": "TDATA",
            "structImpl": "interface"
          },
          "strb": {
            "order": "2",
            "dataType": "ap_uint",
            "dataWidth": "4",
            "portRef": "TDATA",
            "structImpl": "interface"
          },
          "user": {
            "order": "3",
            "dataType": "ap_uint",
            "dataWidth": "1",
            "portRef": "TDATA",
            "structImpl": "interface"
          },
          "last": {
            "order": "4",
            "dataType": "ap_uint",
            "dataWidth": "1",
            "portRef": "TDATA",
            "structImpl": "interface"
          },
          "id": {
            "order": "5",
            "dataType": "ap_uint",
            "dataWidth": "1",
            "portRef": "TDATA",
            "structImpl": "interface"
          },
          "dest": {
            "order": "6",
            "dataType": "ap_uint",
            "dataWidth": "1",
            "portRef": "TDATA",
            "structImpl": "interface"
          }
        }
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "27795943",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "LSTM_Top",
    "Version": "2025.5",
    "DisplayName": "Lstm_top",
    "Revision": "22",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": [
      "..\/rnn_top.cpp",
      "..\/rnn.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/exp_generic_double_s.vhd",
      "impl\/vhdl\/exp_generic_doublhbi.vhd",
      "impl\/vhdl\/exp_generic_doublibs.vhd",
      "impl\/vhdl\/exp_generic_doubljbC.vhd",
      "impl\/vhdl\/fill_n.vhd",
      "impl\/vhdl\/generic_tanh_float_s.vhd",
      "impl\/vhdl\/geva_1.vhd",
      "impl\/vhdl\/hprod.vhd",
      "impl\/vhdl\/infer.vhd",
      "impl\/vhdl\/infer_Bias0_c.vhd",
      "impl\/vhdl\/infer_Bias0_f.vhd",
      "impl\/vhdl\/infer_Bias0_i.vhd",
      "impl\/vhdl\/infer_Bias0_o.vhd",
      "impl\/vhdl\/infer_Bias_lc.vhd",
      "impl\/vhdl\/infer_gate_f.vhd",
      "impl\/vhdl\/infer_vec_i.vhd",
      "impl\/vhdl\/infer_Weight0_c.vhd",
      "impl\/vhdl\/infer_Weight0_f.vhd",
      "impl\/vhdl\/infer_Weight0_i.vhd",
      "impl\/vhdl\/infer_Weight0_o.vhd",
      "impl\/vhdl\/infer_Weight_lc.vhd",
      "impl\/vhdl\/LSTM_Top_dadd_64neOg.vhd",
      "impl\/vhdl\/LSTM_Top_ddiv_64nfYi.vhd",
      "impl\/vhdl\/LSTM_Top_dexp_64ng8j.vhd",
      "impl\/vhdl\/LSTM_Top_fadd_32nbkb.vhd",
      "impl\/vhdl\/LSTM_Top_faddfsubpcA.vhd",
      "impl\/vhdl\/LSTM_Top_fcmp_32nsc4.vhd",
      "impl\/vhdl\/LSTM_Top_fdiv_32nrcU.vhd",
      "impl\/vhdl\/LSTM_Top_fmul_32nqcK.vhd",
      "impl\/vhdl\/LSTM_Top_fpext_32dEe.vhd",
      "impl\/vhdl\/LSTM_Top_fptrunc_cud.vhd",
      "impl\/vhdl\/LSTM_Top_mac_mulaocq.vhd",
      "impl\/vhdl\/LSTM_Top_mul_36nslbW.vhd",
      "impl\/vhdl\/LSTM_Top_mul_44nsmb6.vhd",
      "impl\/vhdl\/LSTM_Top_mul_50nsncg.vhd",
      "impl\/vhdl\/LSTM_Top_mul_72nskbM.vhd",
      "impl\/vhdl\/mnist_lstm.vhd",
      "impl\/vhdl\/mnist_lstm_img_dat.vhd",
      "impl\/vhdl\/mnist_lstm_res.vhd",
      "impl\/vhdl\/regslice_core.vhd",
      "impl\/vhdl\/sigmoid.vhd",
      "impl\/vhdl\/LSTM_Top.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/exp_generic_double_s.v",
      "impl\/verilog\/exp_generic_doublhbi.v",
      "impl\/verilog\/exp_generic_doublhbi_rom.dat",
      "impl\/verilog\/exp_generic_doublibs.v",
      "impl\/verilog\/exp_generic_doublibs_rom.dat",
      "impl\/verilog\/exp_generic_doubljbC.v",
      "impl\/verilog\/exp_generic_doubljbC_rom.dat",
      "impl\/verilog\/fill_n.v",
      "impl\/verilog\/generic_tanh_float_s.v",
      "impl\/verilog\/geva_1.v",
      "impl\/verilog\/hprod.v",
      "impl\/verilog\/infer.v",
      "impl\/verilog\/infer_Bias0_c.v",
      "impl\/verilog\/infer_Bias0_c_rom.dat",
      "impl\/verilog\/infer_Bias0_f.v",
      "impl\/verilog\/infer_Bias0_f_rom.dat",
      "impl\/verilog\/infer_Bias0_i.v",
      "impl\/verilog\/infer_Bias0_i_rom.dat",
      "impl\/verilog\/infer_Bias0_o.v",
      "impl\/verilog\/infer_Bias0_o_rom.dat",
      "impl\/verilog\/infer_Bias_lc.v",
      "impl\/verilog\/infer_Bias_lc_rom.dat",
      "impl\/verilog\/infer_gate_f.v",
      "impl\/verilog\/infer_vec_i.v",
      "impl\/verilog\/infer_Weight0_c.v",
      "impl\/verilog\/infer_Weight0_c_rom.dat",
      "impl\/verilog\/infer_Weight0_f.v",
      "impl\/verilog\/infer_Weight0_f_rom.dat",
      "impl\/verilog\/infer_Weight0_i.v",
      "impl\/verilog\/infer_Weight0_i_rom.dat",
      "impl\/verilog\/infer_Weight0_o.v",
      "impl\/verilog\/infer_Weight0_o_rom.dat",
      "impl\/verilog\/infer_Weight_lc.v",
      "impl\/verilog\/infer_Weight_lc_rom.dat",
      "impl\/verilog\/LSTM_Top_dadd_64neOg.v",
      "impl\/verilog\/LSTM_Top_ddiv_64nfYi.v",
      "impl\/verilog\/LSTM_Top_dexp_64ng8j.v",
      "impl\/verilog\/LSTM_Top_fadd_32nbkb.v",
      "impl\/verilog\/LSTM_Top_faddfsubpcA.v",
      "impl\/verilog\/LSTM_Top_fcmp_32nsc4.v",
      "impl\/verilog\/LSTM_Top_fdiv_32nrcU.v",
      "impl\/verilog\/LSTM_Top_fmul_32nqcK.v",
      "impl\/verilog\/LSTM_Top_fpext_32dEe.v",
      "impl\/verilog\/LSTM_Top_fptrunc_cud.v",
      "impl\/verilog\/LSTM_Top_mac_mulaocq.v",
      "impl\/verilog\/LSTM_Top_mul_36nslbW.v",
      "impl\/verilog\/LSTM_Top_mul_44nsmb6.v",
      "impl\/verilog\/LSTM_Top_mul_50nsncg.v",
      "impl\/verilog\/LSTM_Top_mul_72nskbM.v",
      "impl\/verilog\/mnist_lstm.v",
      "impl\/verilog\/mnist_lstm_img_dat.v",
      "impl\/verilog\/mnist_lstm_res.v",
      "impl\/verilog\/regslice_core.v",
      "impl\/verilog\/sigmoid.v",
      "impl\/verilog\/LSTM_Top.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/LSTM_Top_ap_dadd_3_full_dsp_64_ip.tcl",
      "impl\/misc\/LSTM_Top_ap_ddiv_29_no_dsp_64_ip.tcl",
      "impl\/misc\/LSTM_Top_ap_dexp_16_full_dsp_64_ip.tcl",
      "impl\/misc\/LSTM_Top_ap_fadd_3_full_dsp_32_ip.tcl",
      "impl\/misc\/LSTM_Top_ap_faddfsub_3_full_dsp_32_ip.tcl",
      "impl\/misc\/LSTM_Top_ap_fcmp_0_no_dsp_32_ip.tcl",
      "impl\/misc\/LSTM_Top_ap_fdiv_14_no_dsp_32_ip.tcl",
      "impl\/misc\/LSTM_Top_ap_fmul_2_max_dsp_32_ip.tcl",
      "impl\/misc\/LSTM_Top_ap_fpext_0_no_dsp_32_ip.tcl",
      "impl\/misc\/LSTM_Top_ap_fptrunc_0_no_dsp_64_ip.tcl"
    ],
    "DesignXml": "D:\/npu_dla\/lab3\/lab3_student\/lab3_student\/lstm_hls\/solution1\/.autopilot\/db\/LSTM_Top.design.xml",
    "DebugDir": "D:\/npu_dla\/lab3\/lab3_student\/lab3_student\/lstm_hls\/solution1\/.debug",
    "ProtoInst": ["D:\/npu_dla\/lab3\/lab3_student\/lab3_student\/lstm_hls\/solution1\/.debug\/LSTM_Top.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": [
      {
        "name": "LSTM_Top_ap_dadd_3_full_dsp_64",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name LSTM_Top_ap_dadd_3_full_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "name": "LSTM_Top_ap_ddiv_29_no_dsp_64",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 29 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name LSTM_Top_ap_ddiv_29_no_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "name": "LSTM_Top_ap_dexp_16_full_dsp_64",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 16 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name LSTM_Top_ap_dexp_16_full_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Exponential CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "name": "LSTM_Top_ap_fadd_3_full_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name LSTM_Top_ap_fadd_3_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "LSTM_Top_ap_faddfsub_3_full_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name LSTM_Top_ap_faddfsub_3_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "LSTM_Top_ap_fcmp_0_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name LSTM_Top_ap_fcmp_0_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Custom CONFIG.result_tlast_behv Null"
      },
      {
        "name": "LSTM_Top_ap_fdiv_14_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 14 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name LSTM_Top_ap_fdiv_14_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "LSTM_Top_ap_fmul_2_max_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name LSTM_Top_ap_fmul_2_max_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "LSTM_Top_ap_fpext_0_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name LSTM_Top_ap_fpext_0_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "name": "LSTM_Top_ap_fptrunc_0_no_dsp_64",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name LSTM_Top_ap_fptrunc_0_no_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "buses": "in_r out_r",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst_n",
      "bundle_role": "default"
    },
    "in_r": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "in_r",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"},
        "TDEST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TKEEP": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "TSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "TUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TID": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "port_width": {
        "TDATA": "32",
        "TDEST": "1",
        "TID": "1",
        "TKEEP": "4",
        "TLAST": "1",
        "TSTRB": "4",
        "TUSER": "1"
      }
    },
    "out_r": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "out_r",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"},
        "TDEST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TKEEP": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "TSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "TUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TID": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "port_width": {
        "TDATA": "32",
        "TDEST": "1",
        "TID": "1",
        "TKEEP": "4",
        "TLAST": "1",
        "TSTRB": "4",
        "TUSER": "1"
      }
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "in_r_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "in_r_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "in_r_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "in_r_TDEST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "in_r_TKEEP": {
      "dir": "in",
      "width": "4"
    },
    "in_r_TSTRB": {
      "dir": "in",
      "width": "4"
    },
    "in_r_TUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "in_r_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "in_r_TID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "out_r_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "out_r_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "out_r_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "out_r_TDEST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "out_r_TKEEP": {
      "dir": "out",
      "width": "4"
    },
    "out_r_TSTRB": {
      "dir": "out",
      "width": "4"
    },
    "out_r_TUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "out_r_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "out_r_TID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "LSTM_Top",
      "Instances": [{
          "ModuleName": "mnist_lstm",
          "InstanceName": "grp_mnist_lstm_fu_76",
          "Instances": [{
              "ModuleName": "infer",
              "InstanceName": "grp_infer_fu_215",
              "Instances": [
                {
                  "ModuleName": "sigmoid",
                  "InstanceName": "grp_sigmoid_fu_763"
                },
                {
                  "ModuleName": "generic_tanh_float_s",
                  "InstanceName": "grp_generic_tanh_float_s_fu_769",
                  "Instances": [{
                      "ModuleName": "exp_generic_double_s",
                      "InstanceName": "grp_exp_generic_double_s_fu_89"
                    }]
                },
                {
                  "ModuleName": "geva_1",
                  "InstanceName": "grp_geva_1_fu_782"
                },
                {
                  "ModuleName": "hprod",
                  "InstanceName": "grp_hprod_fu_792"
                },
                {
                  "ModuleName": "fill_n",
                  "InstanceName": "grp_fill_n_fu_799"
                }
              ]
            }]
        }]
    },
    "Info": {
      "fill_n": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "geva_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "sigmoid": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "exp_generic_double_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "generic_tanh_float_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "hprod": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "infer": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "mnist_lstm": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "LSTM_Top": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "fill_n": {
        "Latency": {
          "LatencyBest": "129",
          "LatencyAvg": "129",
          "LatencyWorst": "129",
          "PipelineII": "129",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "3.254"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "128",
            "Latency": "128",
            "PipelineII": "",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "10",
          "LUT": "52",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "geva_1": {
        "Latency": {
          "LatencyBest": "1025",
          "LatencyAvg": "1025",
          "LatencyWorst": "1025",
          "PipelineII": "1025",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "7.256"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "128",
            "Latency": "1024",
            "PipelineII": "",
            "PipelineDepth": "8"
          }],
        "Area": {
          "DSP48E": "2",
          "FF": "333",
          "LUT": "489",
          "BRAM_18K": "0",
          "URAM": "0"
        }
      },
      "sigmoid": {
        "Latency": {
          "LatencyBest": "7553",
          "LatencyAvg": "7553",
          "LatencyWorst": "7553",
          "PipelineII": "7553",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.683"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "128",
            "Latency": "7552",
            "PipelineII": "",
            "PipelineDepth": "59"
          }],
        "Area": {
          "DSP48E": "29",
          "FF": "5773",
          "LUT": "8152",
          "BRAM_18K": "0",
          "URAM": "0"
        }
      },
      "exp_generic_double_s": {
        "Latency": {
          "LatencyBest": "19",
          "LatencyAvg": "19",
          "LatencyWorst": "19",
          "PipelineII": "1",
          "PipelineDepth": "20",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "9.514"
        },
        "Area": {
          "BRAM_18K": "15",
          "DSP48E": "29",
          "FF": "2897",
          "LUT": "3269",
          "URAM": "0"
        }
      },
      "generic_tanh_float_s": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "19",
          "LatencyWorst": "61",
          "PipelineIIMin": "1",
          "PipelineIIMax": "61",
          "PipelineII": "1 ~ 61",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "9.514"
        },
        "Area": {
          "BRAM_18K": "15",
          "DSP48E": "37",
          "FF": "5264",
          "LUT": "7619",
          "URAM": "0"
        }
      },
      "hprod": {
        "Latency": {
          "LatencyBest": "897",
          "LatencyAvg": "897",
          "LatencyWorst": "897",
          "PipelineII": "897",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "5.702"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "128",
            "Latency": "896",
            "PipelineII": "",
            "PipelineDepth": "7"
          }],
        "Area": {
          "DSP48E": "3",
          "FF": "271",
          "LUT": "402",
          "BRAM_18K": "0",
          "URAM": "0"
        }
      },
      "infer": {
        "Latency": {
          "LatencyBest": "27795126",
          "LatencyAvg": "27924150",
          "LatencyWorst": "28225206",
          "PipelineIIMin": "27795126",
          "PipelineIIMax": "28225206",
          "PipelineII": "27795126 ~ 28225206",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "9.514"
        },
        "Loops": [
          {
            "Name": "memset_gate_f",
            "TripCount": "128",
            "Latency": "127",
            "PipelineII": "",
            "PipelineDepth": "1"
          },
          {
            "Name": "memset_gate_i",
            "TripCount": "128",
            "Latency": "127",
            "PipelineII": "",
            "PipelineDepth": "1"
          },
          {
            "Name": "memset_stat_C",
            "TripCount": "128",
            "Latency": "127",
            "PipelineII": "",
            "PipelineDepth": "1"
          },
          {
            "Name": "memset_C_t",
            "TripCount": "128",
            "Latency": "127",
            "PipelineII": "",
            "PipelineDepth": "1"
          },
          {
            "Name": "memset_gate_o",
            "TripCount": "128",
            "Latency": "127",
            "PipelineII": "",
            "PipelineDepth": "1"
          },
          {
            "Name": "memset_h_t",
            "TripCount": "128",
            "Latency": "127",
            "PipelineII": "",
            "PipelineDepth": "1"
          },
          {
            "Name": "Loop 7",
            "TripCount": "28",
            "LatencyMin": "27778884",
            "LatencyMax": "28208964",
            "Latency": "27778884 ~ 28208964",
            "PipelineII": "",
            "PipelineDepthMin": "992103",
            "PipelineDepthMax": "1007463",
            "PipelineDepth": "992103 ~ 1007463",
            "Loops": [
              {
                "Name": "Loop 7.1",
                "TripCount": "28",
                "Latency": "56",
                "PipelineII": "",
                "PipelineDepth": "2"
              },
              {
                "Name": "Loop 7.2",
                "TripCount": "128",
                "Latency": "256",
                "PipelineII": "",
                "PipelineDepth": "2"
              },
              {
                "Name": "Loop 7.3",
                "TripCount": "128",
                "Latency": "239872",
                "PipelineII": "",
                "PipelineDepth": "1874",
                "Loops": [{
                    "Name": "Loop 7.3.1",
                    "TripCount": "156",
                    "Latency": "1872",
                    "PipelineII": "",
                    "PipelineDepth": "12"
                  }]
              },
              {
                "Name": "Loop 7.4",
                "TripCount": "128",
                "Latency": "239872",
                "PipelineII": "",
                "PipelineDepth": "1874",
                "Loops": [{
                    "Name": "Loop 7.4.1",
                    "TripCount": "156",
                    "Latency": "1872",
                    "PipelineII": "",
                    "PipelineDepth": "12"
                  }]
              },
              {
                "Name": "Loop 7.5",
                "TripCount": "128",
                "Latency": "239872",
                "PipelineII": "",
                "PipelineDepth": "1874",
                "Loops": [{
                    "Name": "Loop 7.5.1",
                    "TripCount": "156",
                    "Latency": "1872",
                    "PipelineII": "",
                    "PipelineDepth": "12"
                  }]
              },
              {
                "Name": "Loop 7.6",
                "TripCount": "128",
                "LatencyMin": "640",
                "LatencyMax": "8320",
                "Latency": "640 ~ 8320",
                "PipelineII": "",
                "PipelineDepthMin": "5",
                "PipelineDepthMax": "65",
                "PipelineDepth": "5 ~ 65"
              },
              {
                "Name": "Loop 7.7",
                "TripCount": "128",
                "Latency": "239872",
                "PipelineII": "",
                "PipelineDepth": "1874",
                "Loops": [{
                    "Name": "Loop 7.7.1",
                    "TripCount": "156",
                    "Latency": "1872",
                    "PipelineII": "",
                    "PipelineDepth": "12"
                  }]
              },
              {
                "Name": "Loop 7.8",
                "TripCount": "128",
                "LatencyMin": "640",
                "LatencyMax": "8320",
                "Latency": "640 ~ 8320",
                "PipelineII": "",
                "PipelineDepthMin": "5",
                "PipelineDepthMax": "65",
                "PipelineDepth": "5 ~ 65"
              }
            ]
          },
          {
            "Name": "Loop 8",
            "TripCount": "10",
            "Latency": "10",
            "PipelineII": "",
            "PipelineDepth": "1"
          },
          {
            "Name": "Loop 9",
            "TripCount": "10",
            "Latency": "15380",
            "PipelineII": "",
            "PipelineDepth": "1538",
            "Loops": [{
                "Name": "Loop 9.1",
                "TripCount": "128",
                "Latency": "1536",
                "PipelineII": "",
                "PipelineDepth": "12"
              }]
          },
          {
            "Name": "Loop 10",
            "TripCount": "10",
            "Latency": "80",
            "PipelineII": "",
            "PipelineDepth": "8"
          }
        ],
        "Area": {
          "BRAM_18K": "287",
          "DSP48E": "76",
          "FF": "13028",
          "LUT": "19923",
          "URAM": "0"
        }
      },
      "mnist_lstm": {
        "Latency": {
          "LatencyBest": "27795940",
          "LatencyAvg": "27924964",
          "LatencyWorst": "28226020",
          "PipelineIIMin": "27795940",
          "PipelineIIMax": "28226020",
          "PipelineII": "27795940 ~ 28226020",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "9.514"
        },
        "Loops": [
          {
            "Name": "Loop 1",
            "TripCount": "784",
            "Latency": "799",
            "PipelineII": "1",
            "PipelineDepth": "17"
          },
          {
            "Name": "Loop 2",
            "TripCount": "10",
            "Latency": "10",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }
        ],
        "Area": {
          "BRAM_18K": "289",
          "DSP48E": "76",
          "FF": "14066",
          "LUT": "21245",
          "URAM": "0"
        }
      },
      "LSTM_Top": {
        "Latency": {
          "LatencyBest": "27795943",
          "LatencyAvg": "27924967",
          "LatencyWorst": "28226023",
          "PipelineIIMin": "27795944",
          "PipelineIIMax": "28226024",
          "PipelineII": "27795944 ~ 28226024",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "9.514"
        },
        "Area": {
          "BRAM_18K": "289",
          "DSP48E": "76",
          "FF": "14071",
          "LUT": "21283",
          "URAM": "0"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "LSTM_Top",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-05-22 20:22:08 +0800",
    "ToolName": "vivado_hls",
    "ToolVersion": "2019.2"
  }
}
