id,title,note,excerpt,url,folder,tags,created,cover,highlights,favorite
876791661,RISC-V In The Datacenter Is No Risky Proposition,,"It was only a matter of time, perhaps, but the skyrocketing costs of designing chips is colliding with the ever-increasing need for performance,",https://www.nextplatform.com/2023/04/04/risc-v-in-the-datacenter-is-no-risky-proposition,my_library,"cpus, datacenters, riscv, semiconductors",2023-04-05T16:40:17.000Z,https://www.nextplatform.com/wp-content/uploads/2023/02/ventana-square_chip_1-logo-1024x1024.png,,False
876780193,openhwgroup/cva6: The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux,,The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux - openhwgroup/cva6,https://github.com/pulp-platform/ariane,my_library,"cpus, riscv",2021-12-02T01:42:38.000Z,https://opengraph.githubassets.com/f8758c88608ca07d85d6ecc7bad65b2c19fdcb03ffff3e784071d3b31be36fb2/openhwgroup/cva6,,False
876780189,Eecs 2016 1,,,https://people.eecs.berkeley.edu/~krste/papers/EECS-2016-1.pdf,my_library,"cpus, riscv",2021-12-02T01:42:23.000Z,,,False
876771844,"RISC-V from scratch 2: Hardware layouts, linker scripts, and C runtimes",,"A post describing how C programs get to the main function. Devicetree layouts, linker scripts, minimal C runtimes, GDB and QEMU, basic RISC-V assembly, and other topics are reviewed along the way.",https://twilco.github.io/riscv-from-scratch/2019/04/27/riscv-from-scratch-2.html,my_library,"cpus, riscv, semiconductors",2019-08-28T23:38:15.000Z,,,False
