circuit ImmGen : @[:@2.0]
  module ImmGen : @[:@3.2]
    input clock : Clock @[:@4.4]
    input reset : UInt<1> @[:@5.4]
    input io_ins : UInt<32> @[:@6.4]
    input io_PC : UInt<32> @[:@6.4]
    output io_S_Imm : SInt<32> @[:@6.4]
    output io_SB_Imm : SInt<32> @[:@6.4]
    output io_U_Imm : SInt<32> @[:@6.4]
    output io_UJ_Imm : SInt<32> @[:@6.4]
    output io_I_Imm : SInt<32> @[:@6.4]
  
    node imm7 = bits(io_ins, 7, 7) @[ImmGen.scala 18:34:@8.4]
    node imm11 = bits(io_ins, 11, 8) @[ImmGen.scala 19:35:@9.4]
    node imm19 = bits(io_ins, 19, 12) @[ImmGen.scala 20:35:@10.4]
    node imm20 = bits(io_ins, 20, 20) @[ImmGen.scala 21:35:@11.4]
    node imm24 = bits(io_ins, 24, 21) @[ImmGen.scala 22:35:@12.4]
    node imm30 = bits(io_ins, 30, 25) @[ImmGen.scala 23:35:@13.4]
    node imm31 = bits(io_ins, 31, 31) @[ImmGen.scala 24:35:@14.4]
    node _T_19 = bits(imm31, 0, 0) @[Bitwise.scala 72:15:@15.4]
    node _T_22 = mux(_T_19, UInt<20>("hfffff"), UInt<20>("h0")) @[Bitwise.scala 72:12:@16.4]
    node _T_23 = cat(imm24, imm20) @[Cat.scala 30:58:@17.4]
    node _T_24 = cat(_T_22, imm31) @[Cat.scala 30:58:@18.4]
    node _T_25 = cat(_T_24, imm30) @[Cat.scala 30:58:@19.4]
    node _T_26 = cat(_T_25, _T_23) @[Cat.scala 30:58:@20.4]
    node _T_27 = asSInt(_T_26) @[ImmGen.scala 26:73:@21.4]
    node _T_28 = bits(imm31, 0, 0) @[Bitwise.scala 72:15:@23.4]
    node _T_31 = mux(_T_28, UInt<20>("hfffff"), UInt<20>("h0")) @[Bitwise.scala 72:12:@24.4]
    node _T_32 = cat(imm11, imm7) @[Cat.scala 30:58:@25.4]
    node _T_33 = cat(_T_31, imm31) @[Cat.scala 30:58:@26.4]
    node _T_34 = cat(_T_33, imm30) @[Cat.scala 30:58:@27.4]
    node _T_35 = cat(_T_34, _T_32) @[Cat.scala 30:58:@28.4]
    node _T_36 = asSInt(_T_35) @[ImmGen.scala 27:72:@29.4]
    node _T_37 = bits(imm31, 0, 0) @[Bitwise.scala 72:15:@31.4]
    node _T_40 = mux(_T_37, UInt<19>("h7ffff"), UInt<19>("h0")) @[Bitwise.scala 72:12:@32.4]
    node _T_42 = cat(imm30, imm11) @[Cat.scala 30:58:@33.4]
    node _T_43 = cat(_T_42, UInt<1>("h0")) @[Cat.scala 30:58:@34.4]
    node _T_44 = cat(_T_40, imm31) @[Cat.scala 30:58:@35.4]
    node _T_45 = cat(_T_44, imm7) @[Cat.scala 30:58:@36.4]
    node _T_46 = cat(_T_45, _T_43) @[Cat.scala 30:58:@37.4]
    node _T_47 = asSInt(_T_46) @[ImmGen.scala 28:77:@38.4]
    node _T_48 = asSInt(io_PC) @[ImmGen.scala 28:92:@39.4]
    node _T_49 = add(_T_47, _T_48) @[ImmGen.scala 28:84:@40.4]
    node _T_50 = tail(_T_49, 1) @[ImmGen.scala 28:84:@41.4]
    node _T_51 = asSInt(_T_50) @[ImmGen.scala 28:84:@42.4]
    node _T_52 = bits(imm31, 0, 0) @[Bitwise.scala 72:15:@44.4]
    node _T_55 = mux(_T_52, UInt<12>("hfff"), UInt<12>("h0")) @[Bitwise.scala 72:12:@45.4]
    node _T_56 = cat(imm24, imm20) @[Cat.scala 30:58:@46.4]
    node _T_57 = cat(_T_56, imm19) @[Cat.scala 30:58:@47.4]
    node _T_58 = cat(_T_55, imm31) @[Cat.scala 30:58:@48.4]
    node _T_59 = cat(_T_58, imm30) @[Cat.scala 30:58:@49.4]
    node _T_60 = cat(_T_59, _T_57) @[Cat.scala 30:58:@50.4]
    node _T_62 = dshl(_T_60, UInt<4>("hc")) @[ImmGen.scala 29:80:@51.4]
    node _T_63 = asSInt(_T_62) @[ImmGen.scala 29:91:@52.4]
    node _T_64 = bits(imm31, 0, 0) @[Bitwise.scala 72:15:@54.4]
    node _T_67 = mux(_T_64, UInt<11>("h7ff"), UInt<11>("h0")) @[Bitwise.scala 72:12:@55.4]
    node _T_69 = cat(imm30, imm24) @[Cat.scala 30:58:@56.4]
    node _T_70 = cat(_T_69, UInt<1>("h0")) @[Cat.scala 30:58:@57.4]
    node _T_71 = cat(imm19, imm20) @[Cat.scala 30:58:@58.4]
    node _T_72 = cat(_T_67, imm31) @[Cat.scala 30:58:@59.4]
    node _T_73 = cat(_T_72, _T_71) @[Cat.scala 30:58:@60.4]
    node _T_74 = cat(_T_73, _T_70) @[Cat.scala 30:58:@61.4]
    node _T_75 = asSInt(_T_74) @[ImmGen.scala 30:84:@62.4]
    node _T_76 = asSInt(io_PC) @[ImmGen.scala 30:99:@63.4]
    node _T_77 = add(_T_75, _T_76) @[ImmGen.scala 30:91:@64.4]
    node _T_78 = tail(_T_77, 1) @[ImmGen.scala 30:91:@65.4]
    node _T_79 = asSInt(_T_78) @[ImmGen.scala 30:91:@66.4]
    io_S_Imm <= _T_36 @[ImmGen.scala 27:26:@30.4]
    io_SB_Imm <= _T_51 @[ImmGen.scala 28:27:@43.4]
    io_U_Imm <= asSInt(bits(_T_63, 31, 0)) @[ImmGen.scala 29:26:@53.4]
    io_UJ_Imm <= _T_79 @[ImmGen.scala 30:27:@67.4]
    io_I_Imm <= _T_27 @[ImmGen.scala 26:26:@22.4]
