; iccavr asm header file for xm64A1
; generated by maschag 0.8.7 on 06-22-2009
;-------------------------------------------------------------
;
; Memory info
FLASHEND                =0x10FFF
E2END                   =0x07FF
RAMSTART                =0x2000
RAMEND                  =0x2FFF
XRAMEND                 =0xFFFFFF
;
;-------------------------------------------------------------
;
; XMega A bit definitions
;
; CPU - CPU
;
; CPU.CCP masks
CPU_CCP_gm              =0xFF
CPU_CCP_gp              =0
;
; CPU.SREG masks
;
; CCP signatures
CCP_SPM_gc              =0x9D
CCP_IOREG_gc            =0xD8
;
; CLK - Clock System
;
; CLK.CTRL masks
CLK_SCLKSEL_gm          =0x07
CLK_SCLKSEL_gp          =0
;
; System Clock Selection
CLK_SCLKSEL_RC2M_gc     =0x00
CLK_SCLKSEL_RC32M_gc    =0x01
CLK_SCLKSEL_RC32K_gc    =0x02
CLK_SCLKSEL_XOSC_gc     =0x03
CLK_SCLKSEL_PLL_gc      =0x04
;
; CLK.PSCTRL masks
CLK_PSADIV_gm           =0x7C
CLK_PSADIV_gp           =2
CLK_PSBCDIV_gm          =0x03
CLK_PSBCDIV_gp          =0
;
; Prescaler A Division Factor
CLK_PSADIV_1_gc         =0x00
CLK_PSADIV_2_gc         =0x04
CLK_PSADIV_4_gc         =0x0C
CLK_PSADIV_8_gc         =0x14
CLK_PSADIV_16_gc        =0x1C
CLK_PSADIV_32_gc        =0x24
CLK_PSADIV_64_gc        =0x2C
CLK_PSADIV_128_gc       =0x34
CLK_PSADIV_256_gc       =0x3C
CLK_PSADIV_512_gc       =0x44
;
; Prescaler B and C Division Factor
CLK_PSBCDIV_1_1_gc      =0x00
CLK_PSBCDIV_1_2_gc      =0x01
CLK_PSBCDIV_4_1_gc      =0x02
CLK_PSBCDIV_2_2_gc      =0x03
;
; CLK.LOCK masks
CLK_LOCK_bm             =0x01
CLK_LOCK_bp             =0
;
; CLK.RTCCTRL masks
CLK_RTCSRC_gm           =0x0E
CLK_RTCSRC_gp           =1
CLK_RTCEN_bm            =0x01
CLK_RTCEN_bp            =0
;
; RTC Clock Source
CLK_RTCSRC_ULP_gc       =0x00
CLK_RTCSRC_TOSC_gc      =0x02
CLK_RTCSRC_RCOSC_gc     =0x04
CLK_RTCSRC_TOSC32_gc    =0x0A
;
; PR.PR masks
PR_EBI_bm               =0x08
PR_EBI_bp               =3
PR_RTC_bm               =0x04
PR_RTC_bp               =2
PR_EVSYS_bm             =0x02
PR_EVSYS_bp             =1
PR_DMA_bm               =0x01
PR_DMA_bp               =0
;
; PR.PRP... masks
PR_DAC_bm               =0x04
PR_DAC_bp               =2
PR_ADC_bm               =0x02
PR_ADC_bp               =1
PR_AC_bm                =0x01
PR_AC_bp                =0
;
; PR.PRPC masks
PR_TWI_bm               =0x40
PR_TWI_bp               =6
PR_USART1_bm            =0x20
PR_USART1_bp            =5
PR_USART0_bm            =0x10
PR_USART0_bp            =4
PR_SPI_bm               =0x08
PR_SPI_bp               =3
PR_HIRES_bm             =0x04
PR_HIRES_bp             =2
PR_TC1_bm               =0x02
PR_TC1_bp               =1
PR_TC0_bm               =0x01
PR_TC0_bp               =0
;
; SLEEP - Sleep Controller
;
; SLEEP.CTRL masks
SLEEP_SMODE_gm          =0x0E
SLEEP_SMODE_gp          =1
SLEEP_SEN_bm            =0x01
SLEEP_SEN_bp            =0
;
; Sleep Mode
SLEEP_SMODE_IDLE_gc     =0x00
SLEEP_SMODE_PDOWN_gc    =0x04
SLEEP_SMODE_PSAVE_gc    =0x06
SLEEP_SMODE_STDBY_gc    =0x0C
SLEEP_SMODE_ESTDBY_gc   =0x0E
;
; OSC - Oscillator
;
; OSC.CTRL masks
OSC_PLLEN_bm            =0x10
OSC_PLLEN_bp            =4
OSC_XOSCEN_bm           =0x08
OSC_XOSCEN_bp           =3
OSC_RC32KEN_bm          =0x04
OSC_RC32KEN_bp          =2
OSC_RC32MEN_bm          =0x02
OSC_RC32MEN_bp          =1
OSC_RC2MEN_bm           =0x01
OSC_RC2MEN_bp           =0
;
; OSC.STATUS masks
OSC_PLLRDY_bm           =0x10
OSC_PLLRDY_bp           =4
OSC_XOSCRDY_bm          =0x08
OSC_XOSCRDY_bp          =3
OSC_RC32KRDY_bm         =0x04
OSC_RC32KRDY_bp         =2
OSC_RC32MRDY_bm         =0x02
OSC_RC32MRDY_bp         =1
OSC_RC2MRDY_bm          =0x01
OSC_RC2MRDY_bp          =0
;
; OSC.XOSCCTRL masks
OSC_FRQRANGE_gm         =0xC0
OSC_FRQRANGE_gp         =6
OSC_X32KLPM_bm          =0x20
OSC_X32KLPM_bp          =5
OSC_XOSCSEL_gm          =0x0F
OSC_XOSCSEL_gp          =0
OSC_FRQRANGE_04TO2_gc   =0x00
OSC_FRQRANGE_2TO9_gc    =0x40
OSC_FRQRANGE_9TO12_gc   =0x80
OSC_FRQRANGE_12TO16_gc  =0xC0
OSC_XOSCSEL_EXTCLK_gc   =0x00
OSC_XOSCSEL_32KHz_gc    =0x02
OSC_XOSCSEL_XTAL_256CLK_gc=0x03
OSC_XOSCSEL_XTAL_1KCLK_gc=0x07
OSC_XOSCSEL_XTAL_16KCLK_gc=0x0B
;
; OSC.XOSCFAIL masks
OSC_XOSCFDIF_bm         =0x02
OSC_XOSCFDIF_bp         =1
OSC_XOSCFDEN_bm         =0x01
OSC_XOSCFDEN_bp         =0
;
; OSC.PLLCTRL masks
OSC_PLLSRC_gm           =0xC0
OSC_PLLSRC_gp           =6
OSC_PLLFAC_gm           =0x1F
OSC_PLLFAC_gp           =0
OSC_PLLSRC_RC2M_gc      =0x00
OSC_PLLSRC_RC32M_gc     =0x80
OSC_PLLSRC_XOSC_gc      =0xC0
;
; OSC.DFLLCTRL masks
OSC_RC32MCREF_bm        =0x02
OSC_RC32MCREF_bp        =1
OSC_RC2MCREF_bm         =0x01
OSC_RC2MCREF_bp         =0
;
; DFLL - DFLL
;
; DFLL.CALA masks
DFLL_CALL_gm            =0xFE
DFLL_CALL_gp            =1
DFLL_ENABLE_bm          =0x01
DFLL_ENABLE_bp          =0
;
; DFLL.CALB masks
DFLL_CALH_gm            =0x3F
DFLL_CALH_gp            =0
;
; RST - Reset
;
; RST.STATUS masks
RST_SDRF_bm             =0x40
RST_SDRF_bp             =6
RST_SRF_bm              =0x20
RST_SRF_bp              =5
RST_PDIRF_bm            =0x10
RST_PDIRF_bp            =4
RST_WDRF_bm             =0x08
RST_WDRF_bp             =3
RST_BORF_bm             =0x04
RST_BORF_bp             =2
RST_EXTRF_bm            =0x02
RST_EXTRF_bp            =1
RST_PORF_bm             =0x01
RST_PORF_bp             =0
;
; RST.CTRL masks
RST_SWRST_bm            =0x01
RST_SWRST_bp            =0
;
; WDT - Watch-Dog Timer
;
; WDT.CTRL masks
WDT_PER_gm              =0x3C
WDT_PER_gp              =2
WDT_ENABLE_bm           =0x02
WDT_ENABLE_bp           =1
WDT_CEN_bm              =0x01
WDT_CEN_bp              =0
WDT_PER_8CLK_gc         =0x00
WDT_PER_16CLK_gc        =0x04
WDT_PER_32CLK_gc        =0x08
WDT_PER_64CLK_gc        =0x0C
WDT_PER_128CLK_gc       =0x10
WDT_PER_256CLK_gc       =0x14
WDT_PER_512CLK_gc       =0x18
WDT_PER_1KCLK_gc        =0x1C
WDT_PER_2KCLK_gc        =0x20
WDT_PER_4KCLK_gc        =0x24
WDT_PER_8KCLK_gc        =0x28
;
; WDT.WINCTRL masks
WDT_WPER_gm             =0x3C
WDT_WPER_gp             =2
WDT_WEN_bm              =0x02
WDT_WEN_bp              =1
WDT_WCEN_bm             =0x01
WDT_WCEN_bp             =0
WDT_WPER_8CLK_gc        =0x00
WDT_WPER_16CLK_gc       =0x04
WDT_WPER_32CLK_gc       =0x08
WDT_WPER_64CLK_gc       =0x0C
WDT_WPER_128CLK_gc      =0x10
WDT_WPER_256CLK_gc      =0x14
WDT_WPER_512CLK_gc      =0x18
WDT_WPER_1KCLK_gc       =0x1C
WDT_WPER_2KCLK_gc       =0x20
WDT_WPER_4KCLK_gc       =0x24
WDT_WPER_8KCLK_gc       =0x28
;
; WDT.STATUS masks
WDT_SYNCBUSY_bm         =0x01
WDT_SYNCBUSY_bp         =0
;
; PMIC - Programmable Multi-level Interrupt Controller
;
; PMIC.STATUS masks
PMIC_NMIEX_bm           =0x80
PMIC_NMIEX_bp           =7
PMIC_HILVLEX_bm         =0x04
PMIC_HILVLEX_bp         =2
PMIC_MEDLVLEX_bm        =0x02
PMIC_MEDLVLEX_bp        =1
PMIC_LOLVLEX_bm         =0x01
PMIC_LOLVLEX_bp         =0
;
; PMIC.CTRL masks
PMIC_RREN_bm            =0x80
PMIC_RREN_bp            =7
PMIC_IVSEL_bm           =0x40
PMIC_IVSEL_bp           =6
PMIC_HILVLEN_bm         =0x04
PMIC_HILVLEN_bp         =2
PMIC_MEDLVLEN_bm        =0x02
PMIC_MEDLVLEN_bp        =1
PMIC_LOLVLEN_bm         =0x01
PMIC_LOLVLEN_bp         =0
;
; DMA - DMA Controller
;
; DMA_CH.CTRL masks
DMA_CH_ENABLE_bm        =0x80
DMA_CH_ENABLE_bp        =7
DMA_CH_RESET_bm         =0x40
DMA_CH_RESET_bp         =6
DMA_CH_REPEAT_bm        =0x20
DMA_CH_REPEAT_bp        =5
DMA_CH_TRFREQ_bm        =0x10
DMA_CH_TRFREQ_bp        =4
DMA_CH_SINGLE_bm        =0x04
DMA_CH_SINGLE_bp        =2
DMA_CH_BURSTLEN_gm      =0x03
DMA_CH_BURSTLEN_gp      =0
DMA_CH_BURSTLEN_1BYTE_gc=0x00
DMA_CH_BURSTLEN_2BYTE_gc=0x01
DMA_CH_BURSTLEN_4BYTE_gc=0x02
DMA_CH_BURSTLEN_8BYTE_gc=0x03
;
; DMA_CH.ADDRCTRL masks
DMA_CH_SRCRELOAD_gm     =0xC0
DMA_CH_SRCRELOAD_gp     =6
DMA_CH_SRCDIR_gm        =0x30
DMA_CH_SRCDIR_gp        =4
DMA_CH_DESTRELOAD_gm    =0x0C
DMA_CH_DESTRELOAD_gp    =2
DMA_CH_DESTDIR_gm       =0x03
DMA_CH_DESTDIR_gp       =0
DMA_CH_SRCRELOAD_NONE_gc=0x00
DMA_CH_SRCRELOAD_BLOCK_gc=0x40
DMA_CH_SRCRELOAD_BURST_gc=0x80
DMA_CH_SRCRELOAD_TRANSACTION_gc=0xC0
DMA_CH_SRCDIR_FIXED_gc  =0x00
DMA_CH_SRCDIR_INC_gc    =0x10
DMA_CH_SRCDIR_DEC_gc    =0x20
DMA_CH_DESTRELOAD_NONE_gc=0x00
DMA_CH_DESTRELOAD_BLOCK_gc=0x04
DMA_CH_DESTRELOAD_BURST_gc=0x08
DMA_CH_DESTRELOAD_TRANSACTION_gc=0x0C
DMA_CH_DESTDIR_FIXED_gc =0x00
DMA_CH_DESTDIR_INC_gc   =0x01
DMA_CH_DESTDIR_DEC_gc   =0x02
;
; DMA.CTRL masks
DMA_ENABLE_bm           =0x80
DMA_ENABLE_bp           =7
DMA_RESET_bm            =0x40
DMA_RESET_bp            =6
DMA_DBUFMODE_gm         =0x0C
DMA_DBUFMODE_gp         =2
DMA_PRIMODE_gm          =0x03
DMA_PRIMODE_gp          =0
DMA_DBUFMODE_DISABLED_gc=0x00
DMA_DBUFMODE_CH01_gc    =0x04
DMA_DBUFMODE_CH23_gc    =0x08
DMA_DBUFMODE_CH01CH23_gc=0x0C
DMA_PRIMODE_RR0123_gc   =0x00
DMA_PRIMODE_CH0RR123_gc =0x01
DMA_PRIMODE_CH01RR23_gc =0x02
DMA_PRIMODE_CH0123_gc   =0x03
;
; DMA.CH.TRNINTCTRL masks
DMA_CH_TRNINTLVL_gm     =0x03
DMA_CH_TRNINTLVL_gp     =0
DMA_CH_TRNINTLVL_OFF_gc =0x00
DMA_CH_TRNINTLVL_LO_gc  =0x01
DMA_CH_TRNINTLVL_MED_gc =0x02
DMA_CH_TRNINTLVL_HI_gc  =0x03
;
; DMA.ERRINTCTRL masks
DMA_CH_ERRINTLVL_gm     =0x0C
DMA_CH_ERRINTLVL_gp     =2
DMA_CH_ERRINTLVL_OFF_gc =0x00
DMA_CH_ERRINTLVL_LO_gc  =0x04
DMA_CH_ERRINTLVL_MED_gc =0x08
DMA_CH_ERRINTLVL_HI_gc  =0x0C
;
; DMA.INTFLAGS masks
DMA_CH3ERRIF_bm         =0x80
DMA_CH3ERRIF_bp         =7
DMA_CH2ERRIF_bm         =0x40
DMA_CH2ERRIF_bp         =6
DMA_CH1ERRIF_bm         =0x20
DMA_CH1ERRIF_bp         =5
DMA_CH0ERRIF_bm         =0x10
DMA_CH0ERRIF_bp         =4
DMA_CH3TRNIF_bm         =0x08
DMA_CH3TRNIF_bp         =3
DMA_CH2TRNIF_bm         =0x04
DMA_CH2TRNIF_bp         =2
DMA_CH1TRNIF_bm         =0x02
DMA_CH1TRNIF_bp         =1
DMA_CH0TRNIF_bm         =0x01
DMA_CH0TRNIF_bp         =0
;
; DMA.STATUS masks
DMA_CH3BUSY_bm          =0x80
DMA_CH3BUSY_bp          =7
DMA_CH2BUSY_bm          =0x40
DMA_CH2BUSY_bp          =6
DMA_CH1BUSY_bm          =0x20
DMA_CH1BUSY_bp          =5
DMA_CH0BUSY_bm          =0x10
DMA_CH0BUSY_bp          =4
DMA_CH3PEND_bm          =0x08
DMA_CH3PEND_bp          =3
DMA_CH2PEND_bm          =0x04
DMA_CH2PEND_bp          =2
DMA_CH1PEND_bm          =0x02
DMA_CH1PEND_bp          =1
DMA_CH0PEND_bm          =0x01
DMA_CH0PEND_bp          =0
;
; Transfer trigger source
DMA_CH_TRIGSRC_OFF_gc   =0x00
DMA_CH_TRIGSRC_EVSYS_CH0_gc=0x01
DMA_CH_TRIGSRC_EVSYS_CH1_gc=0x02
DMA_CH_TRIGSRC_EVSYS_CH2_gc=0x03
DMA_CH_TRIGSRC_ADCA_CH0_gc=0x10
DMA_CH_TRIGSRC_ADCA_CH1_gc=0x11
DMA_CH_TRIGSRC_ADCA_CH2_gc=0x12
DMA_CH_TRIGSRC_ADCA_CH3_gc=0x13
DMA_CH_TRIGSRC_ADCA_CH4_gc=0x14
DMA_CH_TRIGSRC_DACA_CH0_gc=0x15
DMA_CH_TRIGSRC_DACA_CH1_gc=0x16
DMA_CH_TRIGSRC_ADCB_CH0_gc=0x20
DMA_CH_TRIGSRC_ADCB_CH1_gc=0x21
DMA_CH_TRIGSRC_ADCB_CH2_gc=0x22
DMA_CH_TRIGSRC_ADCB_CH3_gc=0x23
DMA_CH_TRIGSRC_ADCB_CH4_gc=0x24
DMA_CH_TRIGSRC_DACB_CH0_gc=0x25
DMA_CH_TRIGSRC_DACB_CH1_gc=0x26
DMA_CH_TRIGSRC_TCC0_OVF_gc=0x40
DMA_CH_TRIGSRC_TCC0_ERR_gc=0x41
DMA_CH_TRIGSRC_TCC0_CCA_gc=0x42
DMA_CH_TRIGSRC_TCC0_CCB_gc=0x43
DMA_CH_TRIGSRC_TCC0_CCC_gc=0x44
DMA_CH_TRIGSRC_TCC0_CCD_gc=0x45
DMA_CH_TRIGSRC_TCC1_OVF_gc=0x46
DMA_CH_TRIGSRC_TCC1_ERR_gc=0x47
DMA_CH_TRIGSRC_TCC1_CCA_gc=0x48
DMA_CH_TRIGSRC_TCC1_CCB_gc=0x49
DMA_CH_TRIGSRC_SPIC_gc  =0x4A
DMA_CH_TRIGSRC_USARTC0_RXC_gc=0x4B
DMA_CH_TRIGSRC_USARTC0_DRE_gc=0x4C
DMA_CH_TRIGSRC_USARTC1_RXC_gc=0x4E
DMA_CH_TRIGSRC_USARTC1_DRE_gc=0x4F
DMA_CH_TRIGSRC_TCD0_OVF_gc=0x60
DMA_CH_TRIGSRC_TCD0_ERR_gc=0x61
DMA_CH_TRIGSRC_TCD0_CCA_gc=0x62
DMA_CH_TRIGSRC_TCD0_CCB_gc=0x63
DMA_CH_TRIGSRC_TCD0_CCC_gc=0x64
DMA_CH_TRIGSRC_TCD0_CCD_gc=0x65
DMA_CH_TRIGSRC_TCD1_OVF_gc=0x66
DMA_CH_TRIGSRC_TCD1_ERR_gc=0x67
DMA_CH_TRIGSRC_TCD1_CCA_gc=0x68
DMA_CH_TRIGSRC_TCD1_CCB_gc=0x69
DMA_CH_TRIGSRC_SPID_gc  =0x6A
DMA_CH_TRIGSRC_USARTD0_RXC_gc=0x6B
DMA_CH_TRIGSRC_USARTD0_DRE_gc=0x6C
DMA_CH_TRIGSRC_USARTD1_RXC_gc=0x6E
DMA_CH_TRIGSRC_USARTD1_DRE_gc=0x6F
DMA_CH_TRIGSRC_TCE0_OVF_gc=0x80
DMA_CH_TRIGSRC_TCE0_ERR_gc=0x81
DMA_CH_TRIGSRC_TCE0_CCA_gc=0x82
DMA_CH_TRIGSRC_TCE0_CCB_gc=0x83
DMA_CH_TRIGSRC_TCE0_CCC_gc=0x84
DMA_CH_TRIGSRC_TCE0_CCD_gc=0x85
DMA_CH_TRIGSRC_TCE1_OVF_gc=0x86
DMA_CH_TRIGSRC_TCE1_ERR_gc=0x87
DMA_CH_TRIGSRC_TCE1_CCA_gc=0x88
DMA_CH_TRIGSRC_TCE1_CCB_gc=0x89
DMA_CH_TRIGSRC_SPIE_gc  =0x8A
DMA_CH_TRIGSRC_USARTE0_RXC_gc=0x8B
DMA_CH_TRIGSRC_USARTE0_DRE_gc=0x8C
DMA_CH_TRIGSRC_USARTE1_RXC_gc=0x8E
DMA_CH_TRIGSRC_USARTE1_DRE_gc=0x8F
DMA_CH_TRIGSRC_TCF0_OVF_gc=0xA0
DMA_CH_TRIGSRC_TCF0_ERR_gc=0xA1
DMA_CH_TRIGSRC_TCF0_CCA_gc=0xA2
DMA_CH_TRIGSRC_TCF0_CCB_gc=0xA3
DMA_CH_TRIGSRC_TCF0_CCC_gc=0xA4
DMA_CH_TRIGSRC_TCF0_CCD_gc=0xA5
DMA_CH_TRIGSRC_TCF1_OVF_gc=0xA6
DMA_CH_TRIGSRC_TCF1_ERR_gc=0xA7
DMA_CH_TRIGSRC_TCF1_CCA_gc=0xA8
DMA_CH_TRIGSRC_TCF1_CCB_gc=0xA9
DMA_CH_TRIGSRC_SPIF_gc  =0xAA
DMA_CH_TRIGSRC_USARTF0_RXC_gc=0xAB
DMA_CH_TRIGSRC_USARTF0_DRE_gc=0xAC
DMA_CH_TRIGSRC_USARTF1_RXC_gc=0xAE
DMA_CH_TRIGSRC_USARTF1_DRE_gc=0xAF
;
; EVSYS - Event System
;
; EVSYS.CH0MUX masks
EVSYS_CHMUX_gm          =0xFF
EVSYS_CHMUX_gp          =0
EVSYS_CHMUX_OFF_gc      =0x00
EVSYS_CHMUX_RTC_OVF_gc  =0x08
EVSYS_CHMUX_RTC_CMP_gc  =0x09
EVSYS_CHMUX_ACA_CH0_gc  =0x10
EVSYS_CHMUX_ACA_CH1_gc  =0x11
EVSYS_CHMUX_ACA_WIN_gc  =0x12
EVSYS_CHMUX_ACB_CH0_gc  =0x13
EVSYS_CHMUX_ACB_CH1_gc  =0x14
EVSYS_CHMUX_ACB_WIN_gc  =0x15
EVSYS_CHMUX_ADCA_CH0_gc =0x20
EVSYS_CHMUX_ADCA_CH1_gc =0x21
EVSYS_CHMUX_ADCA_CH2_gc =0x22
EVSYS_CHMUX_ADCA_CH3_gc =0x23
EVSYS_CHMUX_ADCB_CH0_gc =0x24
EVSYS_CHMUX_ADCB_CH1_gc =0x25
EVSYS_CHMUX_ADCB_CH2_gc =0x26
EVSYS_CHMUX_ADCB_CH3_gc =0x27
EVSYS_CHMUX_PORTA_PIN0_gc=0x50
EVSYS_CHMUX_PORTA_PIN1_gc=0x51
EVSYS_CHMUX_PORTA_PIN2_gc=0x52
EVSYS_CHMUX_PORTA_PIN3_gc=0x53
EVSYS_CHMUX_PORTA_PIN4_gc=0x54
EVSYS_CHMUX_PORTA_PIN5_gc=0x55
EVSYS_CHMUX_PORTA_PIN6_gc=0x56
EVSYS_CHMUX_PORTA_PIN7_gc=0x57
EVSYS_CHMUX_PORTB_PIN0_gc=0x58
EVSYS_CHMUX_PORTB_PIN1_gc=0x59
EVSYS_CHMUX_PORTB_PIN2_gc=0x5A
EVSYS_CHMUX_PORTB_PIN3_gc=0x5B
EVSYS_CHMUX_PORTB_PIN4_gc=0x5C
EVSYS_CHMUX_PORTB_PIN5_gc=0x5D
EVSYS_CHMUX_PORTB_PIN6_gc=0x5E
EVSYS_CHMUX_PORTB_PIN7_gc=0x5F
EVSYS_CHMUX_PORTC_PIN0_gc=0x60
EVSYS_CHMUX_PORTC_PIN1_gc=0x61
EVSYS_CHMUX_PORTC_PIN2_gc=0x62
EVSYS_CHMUX_PORTC_PIN3_gc=0x63
EVSYS_CHMUX_PORTC_PIN4_gc=0x64
EVSYS_CHMUX_PORTC_PIN5_gc=0x65
EVSYS_CHMUX_PORTC_PIN6_gc=0x66
EVSYS_CHMUX_PORTC_PIN7_gc=0x67
EVSYS_CHMUX_PORTD_PIN0_gc=0x68
EVSYS_CHMUX_PORTD_PIN1_gc=0x69
EVSYS_CHMUX_PORTD_PIN2_gc=0x6A
EVSYS_CHMUX_PORTD_PIN3_gc=0x6B
EVSYS_CHMUX_PORTD_PIN4_gc=0x6C
EVSYS_CHMUX_PORTD_PIN5_gc=0x6D
EVSYS_CHMUX_PORTD_PIN6_gc=0x6E
EVSYS_CHMUX_PORTD_PIN7_gc=0x6F
EVSYS_CHMUX_PORTE_PIN0_gc=0x70
EVSYS_CHMUX_PORTE_PIN1_gc=0x71
EVSYS_CHMUX_PORTE_PIN2_gc=0x72
EVSYS_CHMUX_PORTE_PIN3_gc=0x73
EVSYS_CHMUX_PORTE_PIN4_gc=0x74
EVSYS_CHMUX_PORTE_PIN5_gc=0x75
EVSYS_CHMUX_PORTE_PIN6_gc=0x76
EVSYS_CHMUX_PORTE_PIN7_gc=0x77
EVSYS_CHMUX_PORTF_PIN0_gc=0x78
EVSYS_CHMUX_PORTF_PIN1_gc=0x79
EVSYS_CHMUX_PORTF_PIN2_gc=0x7A
EVSYS_CHMUX_PORTF_PIN3_gc=0x7B
EVSYS_CHMUX_PORTF_PIN4_gc=0x7C
EVSYS_CHMUX_PORTF_PIN5_gc=0x7D
EVSYS_CHMUX_PORTF_PIN6_gc=0x7E
EVSYS_CHMUX_PORTF_PIN7_gc=0x7F
EVSYS_CHMUX_PRESCALER_1_gc=0x80
EVSYS_CHMUX_PRESCALER_2_gc=0x81
EVSYS_CHMUX_PRESCALER_4_gc=0x82
EVSYS_CHMUX_PRESCALER_8_gc=0x83
EVSYS_CHMUX_PRESCALER_16_gc=0x84
EVSYS_CHMUX_PRESCALER_32_gc=0x85
EVSYS_CHMUX_PRESCALER_64_gc=0x86
EVSYS_CHMUX_PRESCALER_128_gc=0x87
EVSYS_CHMUX_PRESCALER_256_gc=0x88
EVSYS_CHMUX_PRESCALER_512_gc=0x89
EVSYS_CHMUX_PRESCALER_1024_gc=0x8A
EVSYS_CHMUX_PRESCALER_2048_gc=0x8B
EVSYS_CHMUX_PRESCALER_4096_gc=0x8C
EVSYS_CHMUX_PRESCALER_8192_gc=0x8D
EVSYS_CHMUX_PRESCALER_16384_gc=0x8E
EVSYS_CHMUX_PRESCALER_32768_gc=0x8F
EVSYS_CHMUX_TCC0_OVF_gc =0xC0
EVSYS_CHMUX_TCC0_ERR_gc =0xC1
EVSYS_CHMUX_TCC0_CCA_gc =0xC4
EVSYS_CHMUX_TCC0_CCB_gc =0xC5
EVSYS_CHMUX_TCC0_CCC_gc =0xC6
EVSYS_CHMUX_TCC0_CCD_gc =0xC7
EVSYS_CHMUX_TCC1_OVF_gc =0xC8
EVSYS_CHMUX_TCC1_ERR_gc =0xC9
EVSYS_CHMUX_TCC1_CCA_gc =0xCC
EVSYS_CHMUX_TCC1_CCB_gc =0xCD
EVSYS_CHMUX_TCD0_OVF_gc =0xD0
EVSYS_CHMUX_TCD0_ERR_gc =0xD1
EVSYS_CHMUX_TCD0_CCA_gc =0xD4
EVSYS_CHMUX_TCD0_CCB_gc =0xD5
EVSYS_CHMUX_TCD0_CCC_gc =0xD6
EVSYS_CHMUX_TCD0_CCD_gc =0xD7
EVSYS_CHMUX_TCD1_OVF_gc =0xD8
EVSYS_CHMUX_TCD1_ERR_gc =0xD9
EVSYS_CHMUX_TCD1_CCA_gc =0xDC
EVSYS_CHMUX_TCD1_CCB_gc =0xDD
EVSYS_CHMUX_TCE0_OVF_gc =0xE0
EVSYS_CHMUX_TCE0_ERR_gc =0xE1
EVSYS_CHMUX_TCE0_CCA_gc =0xE4
EVSYS_CHMUX_TCE0_CCB_gc =0xE5
EVSYS_CHMUX_TCE0_CCC_gc =0xE6
EVSYS_CHMUX_TCE0_CCD_gc =0xE7
EVSYS_CHMUX_TCE1_OVF_gc =0xE8
EVSYS_CHMUX_TCE1_ERR_gc =0xE9
EVSYS_CHMUX_TCE1_CCA_gc =0xEC
EVSYS_CHMUX_TCE1_CCB_gc =0xED
EVSYS_CHMUX_TCF0_OVF_gc =0xF0
EVSYS_CHMUX_TCF0_ERR_gc =0xF1
EVSYS_CHMUX_TCF0_CCA_gc =0xF4
EVSYS_CHMUX_TCF0_CCB_gc =0xF5
EVSYS_CHMUX_TCF0_CCC_gc =0xF6
EVSYS_CHMUX_TCF0_CCD_gc =0xF7
EVSYS_CHMUX_TCF1_OVF_gc =0xF8
EVSYS_CHMUX_TCF1_ERR_gc =0xF9
EVSYS_CHMUX_TCF1_CCA_gc =0xFC
EVSYS_CHMUX_TCF1_CCB_gc =0xFD
;
; EVSYS.CH0CTRL masks
EVSYS_QDIRM_gm          =0x60
EVSYS_QDIRM_gp          =5
EVSYS_QDIEN_bm          =0x10
EVSYS_QDIEN_bp          =4
EVSYS_QDEN_bm           =0x08
EVSYS_QDEN_bp           =3
EVSYS_DIGFILT_gm        =0x07
EVSYS_DIGFILT_gp        =0
EVSYS_QDIRM_00_gc       =0x00
EVSYS_QDIRM_01_gc       =0x20
EVSYS_QDIRM_10_gc       =0x40
EVSYS_QDIRM_11_gc       =0x60
EVSYS_DIGFILT_1SAMPLE_gc=0x00
EVSYS_DIGFILT_2SAMPLES_gc=0x01
EVSYS_DIGFILT_3SAMPLES_gc=0x02
EVSYS_DIGFILT_4SAMPLES_gc=0x03
EVSYS_DIGFILT_5SAMPLES_gc=0x04
EVSYS_DIGFILT_6SAMPLES_gc=0x05
EVSYS_DIGFILT_7SAMPLES_gc=0x06
EVSYS_DIGFILT_8SAMPLES_gc=0x07
;
; NVM - Non Volatile Memory
;
; NVM.CMD masks
NVM_CMD_gm              =0xFF
NVM_CMD_gp              =0
NVM_CMD_NO_OPERATION_gc =0x00
NVM_CMD_READ_CALIB_ROW_gc=0x02
NVM_CMD_READ_USER_SIG_ROW_gc=0x03
NVM_CMD_READ_EEPROM_gc  =0x06
NVM_CMD_READ_FUSES_gc   =0x07
NVM_CMD_WRITE_LOCK_BITS_gc=0x08
NVM_CMD_ERASE_USER_SIG_ROW_gc=0x18
NVM_CMD_WRITE_USER_SIG_ROW_gc=0x1A
NVM_CMD_ERASE_APP_gc    =0x20
NVM_CMD_ERASE_APP_PAGE_gc=0x22
NVM_CMD_LOAD_FLASH_BUFFER_gc=0x23
NVM_CMD_WRITE_APP_PAGE_gc=0x24
NVM_CMD_ERASE_WRITE_APP_PAGE_gc=0x25
NVM_CMD_ERASE_FLASH_BUFFER_gc=0x26
NVM_CMD_ERASE_BOOT_PAGE_gc=0x2A
NVM_CMD_WRITE_BOOT_PAGE_gc=0x2C
NVM_CMD_ERASE_WRITE_BOOT_PAGE_gc=0x2D
NVM_CMD_ERASE_EEPROM_gc =0x30
NVM_CMD_ERASE_EEPROM_PAGE_gc=0x32
NVM_CMD_LOAD_EEPROM_BUFFER_gc=0x33
NVM_CMD_WRITE_EEPROM_PAGE_gc=0x34
NVM_CMD_ERASE_WRITE_EEPROM_PAGE_gc=0x35
NVM_CMD_ERASE_EEPROM_BUFFER_gc=0x36
NVM_CMD_APP_CRC_gc      =0x38
NVM_CMD_BOOT_CRC_gc     =0x39
NVM_CMD_FLASH_RANGE_CRC_gc=0x3A
;
; NVM.CTRLA masks
NVM_CMDEX_bm            =0x01
NVM_CMDEX_bp            =0
;
; NVM.CTRLB masks
NVM_EEMAPEN_bm          =0x08
NVM_EEMAPEN_bp          =3
NVM_FPRM_bm             =0x04
NVM_FPRM_bp             =2
NVM_EPRM_bm             =0x02
NVM_EPRM_bp             =1
NVM_SPMLOCK_bm          =0x01
NVM_SPMLOCK_bp          =0
;
; NVM.INTCTRL masks
NVM_SPMLVL_gm           =0x0C
NVM_SPMLVL_gp           =2
NVM_EELVL_gm            =0x03
NVM_EELVL_gp            =0
NVM_SPMLVL_OFF_gc       =0x00
NVM_SPMLVL_LO_gc        =0x04
NVM_SPMLVL_MED_gc       =0x08
NVM_SPMLVL_HI_gc        =0x0C
NVM_EELVL_OFF_gc        =0x00
NVM_EELVL_LO_gc         =0x01
NVM_EELVL_MED_gc        =0x02
NVM_EELVL_HI_gc         =0x03
;
; NVM.STATUS masks
NVM_NVMBUSY_bm          =0x80
NVM_NVMBUSY_bp          =7
NVM_FBUSY_bm            =0x40
NVM_FBUSY_bp            =6
NVM_EELOAD_bm           =0x02
NVM_EELOAD_bp           =1
NVM_FLOAD_bm            =0x01
NVM_FLOAD_bp            =0
;
; NVM.LOCKBITS masks
NVM_BLBB_gm             =0xC0
NVM_BLBB_gp             =6
NVM_BLBA_gm             =0x30
NVM_BLBA_gp             =4
NVM_BLBAT_gm            =0x0C
NVM_BLBAT_gp            =2
NVM_LB_gm               =0x03
NVM_LB_gp               =0
NVM_BLBB_NOLOCK_gc      =0xC0
NVM_BLBB_WLOCK_gc       =0x80
NVM_BLBB_RLOCK_gc       =0x40
NVM_BLBB_RWLOCK_gc      =0x00
NVM_BLBA_NOLOCK_gc      =0x30
NVM_BLBA_WLOCK_gc       =0x20
NVM_BLBA_RLOCK_gc       =0x10
NVM_BLBA_RWLOCK_gc      =0x00
NVM_BLBAT_NOLOCK_gc     =0x0C
NVM_BLBAT_WLOCK_gc      =0x08
NVM_BLBAT_RLOCK_gc      =0x04
NVM_BLBAT_RWLOCK_gc     =0x00
NVM_LB_NOLOCK_gc        =0x03
NVM_LB_WLOCK_gc         =0x02
NVM_LB_RWLOCK_gc        =0x00
;
; NVM_LOCKBITS.LOCKBITS masks
NVM_LOCKBITS_BLBB_gm    =0xC0
NVM_LOCKBITS_BLBB_gp    =6
NVM_LOCKBITS_BLBA_gm    =0x30
NVM_LOCKBITS_BLBA_gp    =4
NVM_LOCKBITS_BLBAT_gm   =0x0C
NVM_LOCKBITS_BLBAT_gp   =2
NVM_LOCKBITS_LB_gm      =0x03
NVM_LOCKBITS_LB_gp      =0
;
; NVM_FUSES.FUSEBYTE0 masks
NVM_FUSES_JTAGUSERID_gm =0xFF
NVM_FUSES_JTAGUSERID_gp =0
;
; NVM_FUSES.FUSEBYTE1 masks
NVM_FUSES_WDWP_gm       =0xF0
NVM_FUSES_WDWPER_gm     =0xF0
NVM_FUSES_WDWP_gp       =4
NVM_FUSES_WDWPER_gp     =4
NVM_FUSES_WDP_gm        =0x0F
NVM_FUSES_WDPER_gm      =0x0F
NVM_FUSES_WDP_gp        =0
NVM_FUSES_WDPER_gp      =0
NVM_FUSES_WDPD_8CLK_gc  =0x00
NVM_FUSES_WDPD_16CLK_gc =0x10
NVM_FUSES_WDPD_32CLK_gc =0x20
NVM_FUSES_WDPD_64CLK_gc =0x30
NVM_FUSES_WDPD_128CLK_gc=0x40
NVM_FUSES_WDPD_256CLK_gc=0x50
NVM_FUSES_WDPD_512CLK_gc=0x60
NVM_FUSES_WDPD_1KCLK_gc =0x70
NVM_FUSES_WDPD_2KCLK_gc =0x80
NVM_FUSES_WDPD_4KCLK_gc =0x90
NVM_FUSES_WDPD_8KCLK_gc =0xA0
NVM_FUSES_WDWP_8CLK_gc  =0x00
NVM_FUSES_WDWP_16CLK_gc =0x10
NVM_FUSES_WDWP_32CLK_gc =0x20
NVM_FUSES_WDWP_64CLK_gc =0x30
NVM_FUSES_WDWP_128CLK_gc=0x40
NVM_FUSES_WDWP_256CLK_gc=0x50
NVM_FUSES_WDWP_512CLK_gc=0x60
NVM_FUSES_WDWP_1KCLK_gc =0x70
NVM_FUSES_WDWP_2KCLK_gc =0x80
NVM_FUSES_WDWP_4KCLK_gc =0x90
NVM_FUSES_WDWP_8KCLK_gc =0xA0
NVM_FUSES_WDWPER_8CLK_gc=0x00
NVM_FUSES_WDWPER_16CLK_gc=0x10
NVM_FUSES_WDWPER_32CLK_gc=0x20
NVM_FUSES_WDWPER_64CLK_gc=0x30
NVM_FUSES_WDWPER_128CLK_gc=0x40
NVM_FUSES_WDWPER_256CLK_gc=0x50
NVM_FUSES_WDWPER_512CLK_gc=0x60
NVM_FUSES_WDWPER_1KCLK_gc=0x70
NVM_FUSES_WDWPER_2KCLK_gc=0x80
NVM_FUSES_WDWPER_4KCLK_gc=0x90
NVM_FUSES_WDWPER_8KCLK_gc=0xA0
NVM_FUSES_WDP_8CLK_gc   =0x00
NVM_FUSES_WDP_16CLK_gc  =0x01
NVM_FUSES_WDP_32CLK_gc  =0x02
NVM_FUSES_WDP_64CLK_gc  =0x03
NVM_FUSES_WDP_128CLK_gc =0x04
NVM_FUSES_WDP_256CLK_gc =0x05
NVM_FUSES_WDP_512CLK_gc =0x06
NVM_FUSES_WDP_1KCLK_gc  =0x07
NVM_FUSES_WDP_2KCLK_gc  =0x08
NVM_FUSES_WDP_4KCLK_gc  =0x09
NVM_FUSES_WDP_8KCLK_gc  =0x0A
NVM_FUSES_WDPER_8CLK_gc =0x00
NVM_FUSES_WDPER_16CLK_gc=0x01
NVM_FUSES_WDPER_32CLK_gc=0x02
NVM_FUSES_WDPER_64CLK_gc=0x03
NVM_FUSES_WDPER_128CLK_gc=0x04
NVM_FUSES_WDPER_256CLK_gc=0x05
NVM_FUSES_WDPER_512CLK_gc=0x06
NVM_FUSES_WDPER_1KCLK_gc=0x07
NVM_FUSES_WDPER_2KCLK_gc=0x08
NVM_FUSES_WDPER_4KCLK_gc=0x09
NVM_FUSES_WDPER_8KCLK_gc=0x0A
;
; NVM_FUSES.FUSEBYTE2 masks
NVM_FUSES_DVSDON_bm     =0x80
NVM_FUSES_DVSDON_bp     =7
NVM_FUSES_BOOTRST_bm    =0x40
NVM_FUSES_BOOTRST_bp    =6
NVM_FUSES_BODPD_gm      =0x03
NVM_FUSES_BODPD_gp      =0
NVM_FUSES_BODPD_INSAMPLEDMODE_gc=0x01
NVM_FUSES_BODPD_CONTINOUSLY_gc=0x02
NVM_FUSES_BODPD_DISABLED_gc=0x03
;
; NVM_FUSES.FUSEBYTE4 masks
NVM_FUSES_RSTDISBL_bm   =0x10
NVM_FUSES_RSTDISBL_bp   =4
NVM_FUSES_SUT_gm        =0x0C
NVM_FUSES_SUT_gp        =2
NVM_FUSES_STARTUPTIME_gm=0x0C
NVM_FUSES_STARTUPTIME_gp=2
NVM_FUSES_WDLOCK_bm     =0x02
NVM_FUSES_WDLOCK_bp     =1
NVM_FUSES_JTAGEN_bm     =0x01
NVM_FUSES_JTAGEN_bp     =0
;
; NVM_FUSES.FUSEBYTE5 masks
NVM_FUSES_BODACT_gm     =0x30
NVM_FUSES_BODACT_gp     =4
NVM_FUSES_EESAVE_bm     =0x08
NVM_FUSES_EESAVE_bp     =3
NVM_FUSES_BODLVL_gm     =0x07
NVM_FUSES_BODLVL_gp     =0
NVM_FUSES_BODLEVEL_gm   =0x07
NVM_FUSES_BODLEVEL_gp   =0
NVM_FUSES_BODACT_INSAMPLEDMODE_gc=0x10
NVM_FUSES_BODACT_CONTINOUSLY_gc=0x20
NVM_FUSES_BODACT_DISABLED_gc=0x30
;
; Fuses (?)
;
; Boot Loader Section Reset Vector
BOOTRST_BOOTLDR_gc      =0x00
BOOTRST_APPLICATION_gc  =0x40
;
; BOD operation
BOD_INSAMPLEDMODE_gc    =0x04
BOD_CONTINOUSLY_gc      =0x08
BOD_DISABLED_gc         =0x0C
;
; Watchdog (Window) Timeout Period
WD_8CLK_gc              =0x00
WD_16CLK_gc             =0x10
WD_32CLK_gc             =0x20
WD_64CLK_gc             =0x30
WD_128CLK_gc            =0x40
WD_256CLK_gc            =0x50
WD_512CLK_gc            =0x60
WD_1KCLK_gc             =0x70
WD_2KCLK_gc             =0x80
WD_4KCLK_gc             =0x90
WD_8KCLK_gc             =0xA0
;
; Start-up Time
SUT_0MS_gc              =0x0C
SUT_4MS_gc              =0x04
SUT_64MS_gc             =0x00
;
; Brown Out Detection Voltage Level
BODLVL_1V6_gc           =0x07
BODLVL_1V8_gc           =0x06
BODLVL_2V0_gc           =0x05
BODLVL_2V2_gc           =0x04
BODLVL_2V4_gc           =0x03
BODLVL_2V7_gc           =0x02
BODLVL_2V9_gc           =0x01
BODLVL_3V2_gc           =0x00
;
; AC - Analog Comparator
;
; AC.AC0CTRL masks
AC_INTMODE_gm           =0xC0
AC_INTMODE_gp           =6
AC_INTLVL_gm            =0x30
AC_INTLVL_gp            =4
AC_HSMODE_bm            =0x08
AC_HSMODE_bp            =3
AC_HYSMODE_gm           =0x06
AC_HYSMODE_gp           =1
AC_ENABLE_bm            =0x01
AC_ENABLE_bp            =0
AC_INTMODE_BOTHEDGES_gc =0x00
AC_INTMODE_FALLING_gc   =0x80
AC_INTMODE_RISING_gc    =0xC0
AC_INTLVL_OFF_gc        =0x00
AC_INTLVL_LO_gc         =0x10
AC_INTLVL_MED_gc        =0x20
AC_INTLVL_HI_gc         =0x30
AC_HYSMODE_NO_gc        =0x00
AC_HYSMODE_SMALL_gc     =0x02
AC_HYSMODE_LARGE_gc     =0x04
;
; AC.AC1CTRL masks
;
; Masks already defined
;
; AC.AC0MUXCTRL masks
AC_MUXPOS_gm            =0x38
AC_MUXPOS_gp            =3
AC_MUXNEG_gm            =0x07
AC_MUXNEG_gp            =0
AC_MUXPOS_PIN0_gc       =0x00
AC_MUXPOS_PIN1_gc       =0x08
AC_MUXPOS_PIN2_gc       =0x10
AC_MUXPOS_PIN4_gc       =0x18
AC_MUXPOS_PIN6_gc       =0x20
AC_MUXPOS_DAC_gc        =0x28
AC_MUXPOS_BANDGAP_gc    =0x30
AC_MUXPOS_SCALER_gc     =0x38
AC_MUXNEG_PIN0_gc       =0x00
AC_MUXNEG_PIN1_gc       =0x01
AC_MUXNEG_PIN3_gc       =0x02
AC_MUXNEG_PIN5_gc       =0x03
AC_MUXNEG_PIN7_gc       =0x04
AC_MUXNEG_DAC_gc        =0x05
AC_MUXNEG_BANDGAP_gc    =0x06
AC_MUXNEG_SCALER_gc     =0x07
;
; AC.CTRLA masks
AC_AC0OUT_bm            =0x01
AC_AC0OUT_bp            =0
;
; AC.CTRLB masks
AC_SCALEFAC_gm          =0x3F
AC_SCALEFAC_gp          =0
;
; AC.WINCTRL masks
AC_WEN_bm               =0x10
AC_WEN_bp               =4
AC_WINTMODE_gm          =0x0C
AC_WINTMODE_gp          =2
AC_WINTLVL_gm           =0x03
AC_WINTLVL_gp           =0
AC_WINTMODE_ABOVE_gc    =0x00
AC_WINTMODE_INSIDE_gc   =0x04
AC_WINTMODE_BELOW_gc    =0x08
AC_WINTMODE_OUTSIDE_gc  =0x0C
AC_WINTLVL_OFF_gc       =0x00
AC_WINTLVL_LO_gc        =0x01
AC_WINTLVL_MED_gc       =0x02
AC_WINTLVL_HI_gc        =0x03
;
; AC.STATUS masks
AC_WSTATE_gm            =0xC0
AC_WSTATE_gp            =6
AC_AC1STATE_bm          =0x20
AC_AC1STATE_bp          =5
AC_AC0STATE_bm          =0x10
AC_AC0STATE_bp          =4
AC_WIF_bm               =0x04
AC_WIF_bp               =2
AC_AC1IF_bm             =0x02
AC_AC1IF_bp             =1
AC_AC0IF_bm             =0x01
AC_AC0IF_bp             =0
AC_WSTATE_ABOVE_gc      =0x00
AC_WSTATE_INSIDE_gc     =0x40
AC_WSTATE_BELOW_gc      =0x80
;
; ADC - Analog/Digital Converter
;
; ADC_CH_CTRL masks
ADC_CH_START_bm         =0x80
ADC_CH_START_bp         =7
ADC_CH_GAIN_gm          =0x1C
ADC_CH_GAINFAC_gp       =2
ADC_CH_INPUTMODE_gm     =0x03
ADC_CH_INPUTMODE_gp     =0
ADC_CH_GAIN_1X_gc       =0x00
ADC_CH_GAIN_2X_gc       =0x04
ADC_CH_GAIN_4X_gc       =0x08
ADC_CH_GAIN_8X_gc       =0x0C
ADC_CH_GAIN_16X_gc      =0x10
ADC_CH_GAIN_32X_gc      =0x14
ADC_CH_GAIN_64X_gc      =0x18
ADC_CH_INPUTMODE_INTERNAL_gc=0x00
ADC_CH_INPUTMODE_SINGLEENDED_gc=0x01
ADC_CH_INPUTMODE_DIFF_gc=0x02
ADC_CH_INPUTMODE_DIFFWGAIN_gc=0x03
;
; ADC_CH_MUXCTRL masks
ADC_CH_MUXPOS_gm        =0x38
ADC_CH_MUXPOS_gp        =3
ADC_CH_MUXNEG_gm        =0x03
ADC_CH_MUXNEG_gp        =0
ADC_CH_MUXPOS_PIN0_gc   =0x00
ADC_CH_MUXPOS_PIN1_gc   =0x08
ADC_CH_MUXPOS_PIN2_gc   =0x10
ADC_CH_MUXPOS_PIN3_gc   =0x18
ADC_CH_MUXPOS_PIN4_gc   =0x20
ADC_CH_MUXPOS_PIN5_gc   =0x28
ADC_CH_MUXPOS_PIN6_gc   =0x30
ADC_CH_MUXPOS_PIN7_gc   =0x38
;
; for ADC_CH_CTRL_INPUTMODE_INTERNAL:
ADC_CH_MUXINT_TEMP_gc   =0x00
ADC_CH_MUXINT_BANDGAP_gc=0x08
ADC_CH_MUXINT_SCALEDVCC_gc=0x10
ADC_CH_MUXINT_DAC_gc    =0x18
ADC_CH_MUXNEG_PIN0_gc   =0x00
ADC_CH_MUXNEG_PIN1_gc   =0x01
ADC_CH_MUXNEG_PIN2_gc   =0x02
ADC_CH_MUXNEG_PIN3_gc   =0x03
;
; ADC_CH_INTCTRL masks
ADC_CH_INTMODE_gm       =0x0C
ADC_CH_INTMODE_gp       =2
ADC_CH_INTLVL_gm        =0x03
ADC_CH_INTLVL_gp        =0
ADC_CH_INTMODE_COMPLETE_gc=0x00
ADC_CH_INTMODE_BELOW_gc =0x04
ADC_CH_INTMODE_ABOVE_gc =0x0C
ADC_CH_INTLVL_OFF_gc    =0x00
ADC_CH_INTLVL_LO_gc     =0x01
ADC_CH_INTLVL_MED_gc    =0x02
ADC_CH_INTLVL_HI_gc     =0x03
;
; ADC_CH_INTFLAG masks
ADC_CH_IF_bm            =0x01
ADC_CH_IF_bp            =0
;
; ADC.CTRLA masks
ADC_DMASEL_gm           =0xC0
ADC_DMASEL_gp           =5
ADC_CH3START_bm         =0x20
ADC_CH3START_bp         =5
ADC_CH2START_bm         =0x10
ADC_CH2START_bp         =4
ADC_CH1START_bm         =0x08
ADC_CH1START_bp         =3
ADC_CH0START_bm         =0x04
ADC_CH0START_bp         =2
ADC_FLUSH_bm            =0x02
ADC_FLUSH_bp            =1
ADC_ENABLE_bm           =0x01
ADC_ENABLE_bp           =0
ADC_DMASEL_OFF_gc       =0x00
ADC_DMASEL_CH01_gc      =0x40
ADC_DMASEL_CH012_gc     =0x80
ADC_DMASEL_CH0123_gc    =0xC0
;
; ADC.CTRLB masks
ADC_CONVMODE_bm         =0x10
ADC_CONVMODE_bp         =4
ADC_FREERUN_bm          =0x08
ADC_FREERUN_bp          =3
ADC_RESOLUTION_gm       =0x06
ADC_RESOLUTION_gp       =1
ADC_RESOLUTION_12BIT_gc =0x00
ADC_RESOLUTION_8BIT_gc  =0x04
ADC_RESOLUTION_LEFT12BIT_gc=0x06
;
; ADC.REFCTRL masks
ADC_REFSEL_gm           =0x30
ADC_REFSEL_gp           =4
ADC_BANDGAP_bm          =0x02
ADC_BANDGAP_bp          =1
ADC_TEMPREF_bm          =0x01
ADC_TEMPREF_bp          =0
ADC_REFSEL_INT1V_gc     =0x00
ADC_REFSEL_INTVCC_gc    =0x10
ADC_REFSEL_AREFA_gc     =0x20
ADC_REFSEL_AREFB_gc     =0x30
;
; ADC.EVCTRL masks
ADC_SWEEP_gm            =0xC0
ADC_SWEEP_gp            =6
ADC_EVSEL_gm            =0x38
ADC_EVSEL_gp            =3
ADC_EVACT_gm            =0x07
ADC_EVACT_gp            =0
ADC_SWEEP_0_gc          =0x00
ADC_SWEEP_01_gc         =0x40
ADC_SWEEP_012_gc        =0x80
ADC_SWEEP_0123_gc       =0xC0
ADC_EVSEL_0123_gc       =0x00
ADC_EVSEL_1234_gc       =0x08
ADC_EVSEL_2345_gc       =0x10
ADC_EVSEL_3456_gc       =0x18
ADC_EVSEL_4567_gc       =0x20
ADC_EVSEL_567_gc        =0x28
ADC_EVSEL_67_gc         =0x30
ADC_EVSEL_7_gc          =0x38
ADC_EVACT_NONE_gc       =0x00
ADC_EVACT_CH0_gc        =0x01
ADC_EVACT_CH01_gc       =0x02
ADC_EVACT_CH012_gc      =0x03
ADC_EVACT_CH0123_gc     =0x04
ADC_EVACT_SWEEP_gc      =0x05
ADC_EVACT_SYNCHSWEEP_gc =0x06
;
; ADC.PRESCALER masks
ADC_PRESCALER_gm        =0x07
ADC_PRESCALER_gp        =0
ADC_PRESCALER_DIV1_gc   =0x00
ADC_PRESCALER_DIV2_gc   =0x01
ADC_PRESCALER_DIV4_gc   =0x02
ADC_PRESCALER_DIV8_gc   =0x03
ADC_PRESCALER_DIV16_gc  =0x04
ADC_PRESCALER_DIV32_gc  =0x05
ADC_PRESCALER_DIV64_gc  =0x06
;
; ADC.CALCTRL masks
ADC_CAL_bm              =0x01
ADC_CAL_bp              =0
ADC_CALIBRATE_bm        =0x01
ADC_CALIBRATE_bp        =0
;
; ADC.INTFLAGS masks
ADC_CH0IF_bm            =0x01
ADC_CH0IF_bp            =0
ADC_CH1IF_bm            =0x02
ADC_CH1IF_bp            =1
ADC_CH2IF_bm            =0x04
ADC_CH2IF_bp            =2
ADC_CH3IF_bm            =0x08
ADC_CH3IF_bp            =3
;
; DAC - Digital/Analog Converter
;
; DAC.CTRLA masks
DAC_CH1EN_bm            =0x08
DAC_CH1EN_bp            =3
DAC_CH0EN_bm            =0x04
DAC_CH0EN_bp            =2
DAC_LPMODE_bm           =0x02
DAC_LPMODE_bp           =1
DAC_ENABLE_bm           =0x01
DAC_ENABLE_bp           =0
;
; DAC.CTRLB masks
DAC_CHSEL_gm            =0x60
DAC_CHSEL_gp            =5
DAC_CH1TRIG_bm          =0x02
DAC_CH1TRIG_bp          =1
DAC_CH0TRIG_bm          =0x01
DAC_CH0TRIG_bp          =0
DAC_CHSEL_SINGLE_gc     =0x00
DAC_CHSEL_DUAL_gc       =0x40
;
; DAC.CTRLC masks
DAC_REFSEL_gm           =0x18
DAC_REFSEL_gp           =3
DAC_TRUEGND_bm          =0x04
DAC_TRUEGND_bp          =2
DAC_LEFTADJ_bm          =0x01
DAC_LEFTADJ_bp          =0
DAC_REFSEL_INT1V_gc     =0x00
DAC_REFSEL_AVCC_gc      =0x08
DAC_REFSEL_AREFA_gc     =0x10
DAC_REFSEL_AREFB_gc     =0x18
;
; DAC.EVCTRL masks
DAC_EVSEL_gm            =0x07
DAC_EVSEL_gp            =0
DAC_EVSEL_EV0_gc        =0x00
DAC_EVSEL_EV1_gc        =0x01
DAC_EVSEL_EV2_gc        =0x02
DAC_EVSEL_EV3_gc        =0x03
DAC_EVSEL_EV4_gc        =0x04
DAC_EVSEL_EV5_gc        =0x05
DAC_EVSEL_EV6_gc        =0x06
DAC_EVSEL_EV7_gc        =0x07
;
; DAC.TIMCTRL masks
DAC_CONINTVAL_gm        =0x70
DAC_CONINTVAL_gp        =4
DAC_REFRESH_gm          =0x0F
DAC_REFRESH_gp          =0
DAC_CONINTVAL_1CLK_gc   =0x00
DAC_CONINTVAL_2CLK_gc   =0x10
DAC_CONINTVAL_4CLK_gc   =0x20
DAC_CONINTVAL_8CLK_gc   =0x30
DAC_CONINTVAL_16CLK_gc  =0x40
DAC_CONINTVAL_32CLK_gc  =0x50
DAC_CONINTVAL_64CLK_gc  =0x60
DAC_CONINTVAL_128CLK_gc =0x70
DAC_REFRESH_16CLK_gc    =0x00
DAC_REFRESH_32CLK_gc    =0x01
DAC_REFRESH_64CLK_gc    =0x02
DAC_REFRESH_128CLK_gc   =0x03
DAC_REFRESH_256CLK_gc   =0x04
DAC_REFRESH_512CLK_gc   =0x05
DAC_REFRESH_1024CLK_gc  =0x06
DAC_REFRESH_2048CLK_gc  =0x07
DAC_REFRESH_4096CLK_gc  =0x08
DAC_REFRESH_8192CLK_gc  =0x09
DAC_REFRESH_16384CLK_gc =0x0A
DAC_REFRESH_32768CLK_gc =0x0B
DAC_REFRESH_65536CLK_gc =0x0C
DAC_REFRESH_OFF_gc      =0x0F
;
; DAC.STATUS masks
DAC_CH1DRE_bm           =0x02
DAC_CH1DRE_bp           =1
DAC_CH0DRE_bm           =0x01
DAC_CH0DRE_bp           =0
;
; RTC - Real-Time Clock
;
; RTC.CTRL masks
RTC_PRESCALER_gm        =0x07
RTC_PRESCALER_gp        =0
RTC_PRESCALER_OFF_gc    =0x00
RTC_PRESCALER_DIV1_gc   =0x01
RTC_PRESCALER_DIV2_gc   =0x02
RTC_PRESCALER_DIV8_gc   =0x03
RTC_PRESCALER_DIV16_gc  =0x04
RTC_PRESCALER_DIV64_gc  =0x05
RTC_PRESCALER_DIV256_gc =0x06
RTC_PRESCALER_DIV1024_gc=0x07
;
; RTC.STATUS masks
RTC_SYNCBUSY_bm         =0x01
RTC_SYNCBUSY_bp         =0
;
; RTC.INTCTRL masks
RTC_COMPINTLVL_gm       =0x0C
RTC_COMPINTLVL_gp       =2
RTC_OVFINTLVL_gm        =0x03
RTC_OVFINTLVL_gp        =0
RTC_COMPINTLVL_OFF_gc   =0x00
RTC_COMPINTLVL_LO_gc    =0x04
RTC_COMPINTLVL_MED_gc   =0x08
RTC_COMPINTLVL_HI_gc    =0x0C
RTC_OVFINTLVL_OFF_gc    =0x00
RTC_OVFINTLVL_LO_gc     =0x01
RTC_OVFINTLVL_MED_gc    =0x02
RTC_OVFINTLVL_HI_gc     =0x03
;
; RTC.INTFLAGS masks
RTC_COMPIF_bm           =0x02
RTC_COMPIF_bp           =1
RTC_OVFIF_bm            =0x01
RTC_OVFIF_bp            =0
;
; EBI - External Bus Interface
;
; EBI_CS.CTRLA masks
EBI_CS_ASPACE_gm        =0x7C
EBI_CS_ASPACE_gp        =2
EBI_CS_MODE_gm          =0x03
EBI_CS_MODE_gp          =0
EBI_CS_ASPACE_256B_gc   =0x00
EBI_CS_ASPACE_512B_gc   =0x04
EBI_CS_ASPACE_1KB_gc    =0x08
EBI_CS_ASPACE_2KB_gc    =0x0C
EBI_CS_ASPACE_4KB_gc    =0x10
EBI_CS_ASPACE_8KB_gc    =0x14
EBI_CS_ASPACE_16KB_gc   =0x18
EBI_CS_ASPACE_32KB_gc   =0x1C
EBI_CS_ASPACE_64KB_gc   =0x20
EBI_CS_ASPACE_128KB_gc  =0x24
EBI_CS_ASPACE_256KB_gc  =0x28
EBI_CS_ASPACE_512KB_gc  =0x2C
EBI_CS_ASPACE_1MB_gc    =0x30
EBI_CS_ASPACE_2MB_gc    =0x34
EBI_CS_ASPACE_4MB_gc    =0x38
EBI_CS_ASPACE_8MB_gc    =0x3C
EBI_CS_ASPACE_16M_gc    =0x40
EBI_CS_MODE_DISABLED_gc =0x00
EBI_CS_MODE_SRAM_gc     =0x01
EBI_CS_MODE_LPC_gc      =0x02
EBI_CS_MODE_SDRAM_gc    =0x03
;
; EBI_CS.CTRLB masks
EBI_CS_SRWS_gm          =0x07
EBI_CS_SRWS_gp          =0
EBI_CS_SDINITDONE_bm    =0x80
EBI_CS_SDINITDONE_bp    =7
EBI_CS_SDSREN_bm        =0x04
EBI_CS_SDSREN_bp        =2
EBI_CS_SDMODE_gm        =0x03
EBI_CS_SDMODE_gp        =0
EBI_CS_SRWS_0CLK_gc     =0x00
EBI_CS_SRWS_1CLK_gc     =0x01
EBI_CS_SRWS_2CLK_gc     =0x02
EBI_CS_SRWS_3CLK_gc     =0x03
EBI_CS_SRWS_4CLK_gc     =0x04
EBI_CS_SRWS_5CLK_gc     =0x05
EBI_CS_SRWS_6CLK_gc     =0x06
EBI_CS_SRWS_7CLK_gc     =0x07
EBI_CS_SDMODE_NORMAL_gc =0x00
EBI_CS_SDMODE_LOAD_gc   =0x01
;
; EBI.CTRL masks
EBI_SDDATAW_gm          =0xC0
EBI_SDDATAW_gp          =6
EBI_LPCMODE_gm          =0x30
EBI_LPCMODE_gp          =4
EBI_SRMODE_gm           =0x0C
EBI_SRMODE_gp           =2
EBI_IFMODE_gm           =0x03
EBI_IFMODE_gp           =0
EBI_SDDATAW_4BIT_gc     =0x00
EBI_SDDATAW_8BIT_gc     =0x40
EBI_LPCMODE_ALE1_gc     =0x00
EBI_LPCMODE_ALE12_gc    =0x20
EBI_SRMODE_ALE1_gc      =0x00
EBI_SRMODE_ALE2_gc      =0x04
EBI_SRMODE_ALE12_gc     =0x08
EBI_SRMODE_NOALE_gc     =0x0C
EBI_IFMODE_DISABLED_gc  =0x00
EBI_IFMODE_3PORT_gc     =0x01
EBI_IFMODE_4PORT_gc     =0x02
EBI_IFMODE_2PORT_gc     =0x03
;
; EBI.SDRAMCTRLA masks
EBI_SDCAS_bm            =0x08
EBI_SDCAS_bp            =3
EBI_SDROW_bm            =0x04
EBI_SDROW_bp            =2
EBI_SDCOL_gm            =0x03
EBI_SDCOL_gp            =0
EBI_SDCOL_8BIT_gc       =0x00
EBI_SDCOL_9BIT_gc       =0x01
EBI_SDCOL_10BIT_gc      =0x02
EBI_SDCOL_11BIT_gc      =0x03
;
; EBI.SDRAMCTRLB masks
EBI_MRDLY_gm            =0xC0
EBI_MRDLY_gp            =6
EBI_ROWCYCDLY_gm        =0x38
EBI_ROWCYCDLY_gp        =3
EBI_RPDLY_gm            =0x07
EBI_RPDLY_gp            =0
EBI_MRDLY_0CLK_gc       =0x00
EBI_MRDLY_1CLK_gc       =0x40
EBI_MRDLY_2CLK_gc       =0x80
EBI_MRDLY_3CLK_gc       =0xC0
EBI_ROWCYCDLY_0CLK_gc   =0x00
EBI_ROWCYCDLY_1CLK_gc   =0x08
EBI_ROWCYCDLY_2CLK_gc   =0x10
EBI_ROWCYCDLY_3CLK_gc   =0x18
EBI_ROWCYCDLY_4CLK_gc   =0x20
EBI_ROWCYCDLY_5CLK_gc   =0x28
EBI_ROWCYCDLY_6CLK_gc   =0x30
EBI_ROWCYCDLY_7CLK_gc   =0x38
EBI_RPDLY_0CLK_gc       =0x00
EBI_RPDLY_1CLK_gc       =0x01
EBI_RPDLY_2CLK_gc       =0x02
EBI_RPDLY_3CLK_gc       =0x03
EBI_RPDLY_4CLK_gc       =0x04
EBI_RPDLY_5CLK_gc       =0x05
EBI_RPDLY_6CLK_gc       =0x06
EBI_RPDLY_7CLK_gc       =0x07
;
; EBI.SDRAMCTRLC masks
EBI_WRDLY_gm            =0xC0
EBI_WRDLY_gp            =6
EBI_ESRDLY_gm           =0x38
EBI_ESRDLY_gp           =3
EBI_ROWCOLDLY_gm        =0x07
EBI_ROWCOLDLY_gp        =0
EBI_WRDLY_0CLK_gc       =0x00
EBI_WRDLY_1CLK_gc       =0x40
EBI_WRDLY_2CLK_gc       =0x80
EBI_WRDLY_3CLK_gc       =0xC0
EBI_ESRDLY_0CLK_gc      =0x00
EBI_ESRDLY_1CLK_gc      =0x08
EBI_ESRDLY_2CLK_gc      =0x10
EBI_ESRDLY_3CLK_gc      =0x18
EBI_ESRDLY_4CLK_gc      =0x20
EBI_ESRDLY_5CLK_gc      =0x28
EBI_ESRDLY_6CLK_gc      =0x30
EBI_ESRDLY_7CLK_gc      =0x38
EBI_ROWCOLDLY_0CLK_gc   =0x00
EBI_ROWCOLDLY_1CLK_gc   =0x01
EBI_ROWCOLDLY_2CLK_gc   =0x02
EBI_ROWCOLDLY_3CLK_gc   =0x03
EBI_ROWCOLDLY_4CLK_gc   =0x04
EBI_ROWCOLDLY_5CLK_gc   =0x05
EBI_ROWCOLDLY_6CLK_gc   =0x06
EBI_ROWCOLDLY_7CLK_gc   =0x07
;
; TWI - Two-Wire Interface
;
; TWI_MASTER.CTRLA masks
TWI_MASTER_INTLVL_gm    =0xC0
TWI_MASTER_INTLVL_gp    =6
TWI_MASTER_RIEN_bm      =0x20
TWI_MASTER_RIEN_bp      =5
TWI_MASTER_WIEN_bm      =0x10
TWI_MASTER_WIEN_bp      =4
TWI_MASTER_ENABLE_bm    =0x08
TWI_MASTER_ENABLE_bp    =3
TWI_MASTER_INTLVL_OFF_gc=0x00
TWI_MASTER_INTLVL_LO_gc =0x40
TWI_MASTER_INTLVL_MED_gc=0x80
TWI_MASTER_INTLVL_HI_gc =0xC0
;
; TWI_MASTER.CTRLB masks
TWI_MASTER_TIMEOUT_gm   =0x0C
TWI_MASTER_TIMEOUT_gp   =2
TWI_MASTER_QCEN_bm      =0x02
TWI_MASTER_QCEN_bp      =1
TWI_MASTER_SMEN_bm      =0x01
TWI_MASTER_SMEN_bp      =0
TWI_MASTER_TIMEOUT_DISABLED_gc=0x00
TWI_MASTER_TIMEOUT_50US_gc=0x04
TWI_MASTER_TIMEOUT_100US_gc=0x08
TWI_MASTER_TIMEOUT_200US_gc=0x0C
;
; TWI_MASTER.CTRLC masks
TWI_MASTER_ACKACT_bm    =0x04
TWI_MASTER_ACKACT_bp    =2
TWI_MASTER_CMD_gm       =0x03
TWI_MASTER_CMD_gp       =0
TWI_MASTER_CMD_NOACT_gc =0x00
TWI_MASTER_CMD_REPSTART_gc=0x01
TWI_MASTER_CMD_RECVTRANS_gc=0x02
TWI_MASTER_CMD_STOP_gc  =0x03
;
; TWI_MASTER.STATUS masks
TWI_MASTER_RIF_bm       =0x80
TWI_MASTER_RIF_bp       =7
TWI_MASTER_WIF_bm       =0x40
TWI_MASTER_WIF_bp       =6
TWI_MASTER_CLKHOLD_bm   =0x20
TWI_MASTER_CLKHOLD_bp   =5
TWI_MASTER_RXACK_bm     =0x10
TWI_MASTER_RXACK_bp     =4
TWI_MASTER_ARBLOST_bm   =0x08
TWI_MASTER_ARBLOST_bp   =3
TWI_MASTER_BUSERR_bm    =0x04
TWI_MASTER_BUSERR_bp    =2
TWI_MASTER_BUSSTATE_gm  =0x03
TWI_MASTER_BUSSTATE_gp  =0
TWI_MASTER_BUSSTATE_UNKNOWN_gc=0x00
TWI_MASTER_BUSSTATE_IDLE_gc=0x01
TWI_MASTER_BUSSTATE_OWNER_gc=0x02
TWI_MASTER_BUSSTATE_BUSY_gc=0x03
;
; TWI_SLAVE.CTRLA masks
TWI_SLAVE_INTLVL_gm     =0xC0
TWI_SLAVE_INTLVL_gp     =6
TWI_SLAVE_DIEN_bm       =0x20
TWI_SLAVE_DIEN_bp       =5
TWI_SLAVE_APIEN_bm      =0x10
TWI_SLAVE_APIEN_bp      =4
TWI_SLAVE_ENABLE_bm     =0x08
TWI_SLAVE_ENABLE_bp     =3
TWI_SLAVE_PIEN_bm       =0x04
TWI_SLAVE_PIEN_bp       =2
TWI_SLAVE_PMEN_bm       =0x02
TWI_SLAVE_PMEN_bp       =1
TWI_SLAVE_SMEN_bm       =0x01
TWI_SLAVE_SMEN_bp       =0
TWI_SLAVE_INTLVL_OFF_gc =0x00
TWI_SLAVE_INTLVL_LO_gc  =0x40
TWI_SLAVE_INTLVL_MED_gc =0x80
TWI_SLAVE_INTLVL_HI_gc  =0xC0
;
; TWI_SLAVE.CTRLB masks
TWI_SLAVE_ACKACT_bm     =0x04
TWI_SLAVE_ACKACT_bp     =2
TWI_SLAVE_CMD_gm        =0x03
TWI_SLAVE_CMD_gp        =0
TWI_SLAVE_CMD_NOACT_gc  =0x00
TWI_SLAVE_CMD_COMPTRANS_gc=0x02
TWI_SLAVE_CMD_RESPONSE_gc=0x03
;
; TWI_SLAVE.STATUS masks
TWI_SLAVE_DIF_bm        =0x80
TWI_SLAVE_DIF_bp        =7
TWI_SLAVE_APIF_bm       =0x40
TWI_SLAVE_APIF_bp       =6
TWI_SLAVE_CLKHOLD_bm    =0x20
TWI_SLAVE_CLKHOLD_bp    =5
TWI_SLAVE_RXACK_bm      =0x10
TWI_SLAVE_RXACK_bp      =4
TWI_SLAVE_COLL_bm       =0x08
TWI_SLAVE_COLL_bp       =3
TWI_SLAVE_BUSERR_bm     =0x04
TWI_SLAVE_BUSERR_bp     =2
TWI_SLAVE_DIR_bm        =0x02
TWI_SLAVE_DIR_bp        =1
TWI_SLAVE_AP_bm         =0x01
TWI_SLAVE_AP_bp         =0
;
; TWI.CTRL masks
TWI_EDIEN_bm            =0x01
TWI_EDIEN_bp            =0
;
; PORT - Port Configuration
;
; PORTCFG.VPCTRLA masks
PORTCFG_VP1MAP_gm       =0xF0
PORTCFG_VP1MAP_gp       =4
PORTCFG_VP0MAP_gm       =0x0F
PORTCFG_VP0MAP_gp       =0
PORTCFG_VP1MAP_PORTA_gc =0x00
PORTCFG_VP1MAP_PORTB_gc =0x10
PORTCFG_VP1MAP_PORTC_gc =0x20
PORTCFG_VP1MAP_PORTD_gc =0x30
PORTCFG_VP1MAP_PORTE_gc =0x40
PORTCFG_VP1MAP_PORTF_gc =0x50
PORTCFG_VP1MAP_PORTG_gc =0x60
PORTCFG_VP1MAP_PORTH_gc =0x70
PORTCFG_VP1MAP_PORTJ_gc =0x80
PORTCFG_VP1MAP_PORTK_gc =0x90
PORTCFG_VP1MAP_PORTL_gc =0xA0
PORTCFG_VP1MAP_PORTM_gc =0xB0
PORTCFG_VP1MAP_PORTN_gc =0xC0
PORTCFG_VP1MAP_PORTP_gc =0xD0
PORTCFG_VP1MAP_PORTQ_gc =0xE0
PORTCFG_VP1MAP_PORTR_gc =0xF0
PORTCFG_VP0MAP_PORTA_gc =0x00
PORTCFG_VP0MAP_PORTB_gc =0x01
PORTCFG_VP0MAP_PORTC_gc =0x02
PORTCFG_VP0MAP_PORTD_gc =0x03
PORTCFG_VP0MAP_PORTE_gc =0x04
PORTCFG_VP0MAP_PORTF_gc =0x05
PORTCFG_VP0MAP_PORTG_gc =0x06
PORTCFG_VP0MAP_PORTH_gc =0x07
PORTCFG_VP0MAP_PORTJ_gc =0x08
PORTCFG_VP0MAP_PORTK_gc =0x09
PORTCFG_VP0MAP_PORTL_gc =0x0A
PORTCFG_VP0MAP_PORTM_gc =0x0B
PORTCFG_VP0MAP_PORTN_gc =0x0C
PORTCFG_VP0MAP_PORTP_gc =0x0D
PORTCFG_VP0MAP_PORTQ_gc =0x0E
PORTCFG_VP0MAP_PORTR_gc =0x0F
;
; PORTCFG.VPCTRLB masks
PORTCFG_VP3MAP_gm       =0xF0
PORTCFG_VP3MAP_gp       =4
PORTCFG_VP2MAP_gm       =0x0F
PORTCFG_VP2MAP_gp       =0
PORTCFG_VP3MAP_PORTA_gc =0x00
PORTCFG_VP3MAP_PORTB_gc =0x10
PORTCFG_VP3MAP_PORTC_gc =0x20
PORTCFG_VP3MAP_PORTD_gc =0x30
PORTCFG_VP3MAP_PORTE_gc =0x40
PORTCFG_VP3MAP_PORTF_gc =0x50
PORTCFG_VP3MAP_PORTG_gc =0x60
PORTCFG_VP3MAP_PORTH_gc =0x70
PORTCFG_VP3MAP_PORTJ_gc =0x80
PORTCFG_VP3MAP_PORTK_gc =0x90
PORTCFG_VP3MAP_PORTL_gc =0xA0
PORTCFG_VP3MAP_PORTM_gc =0xB0
PORTCFG_VP3MAP_PORTN_gc =0xC0
PORTCFG_VP3MAP_PORTP_gc =0xD0
PORTCFG_VP3MAP_PORTQ_gc =0xE0
PORTCFG_VP3MAP_PORTR_gc =0xF0
PORTCFG_VP2MAP_PORTA_gc =0x00
PORTCFG_VP2MAP_PORTB_gc =0x01
PORTCFG_VP2MAP_PORTC_gc =0x02
PORTCFG_VP2MAP_PORTD_gc =0x03
PORTCFG_VP2MAP_PORTE_gc =0x04
PORTCFG_VP2MAP_PORTF_gc =0x05
PORTCFG_VP2MAP_PORTG_gc =0x06
PORTCFG_VP2MAP_PORTH_gc =0x07
PORTCFG_VP2MAP_PORTJ_gc =0x08
PORTCFG_VP2MAP_PORTK_gc =0x09
PORTCFG_VP2MAP_PORTL_gc =0x0A
PORTCFG_VP2MAP_PORTM_gc =0x0B
PORTCFG_VP2MAP_PORTN_gc =0x0C
PORTCFG_VP2MAP_PORTP_gc =0x0D
PORTCFG_VP2MAP_PORTQ_gc =0x0E
PORTCFG_VP2MAP_PORTR_gc =0x0F
;
; PORTCFG.CLKEVOUT masks
PORTCFG_CLKOUT_gm       =0x03
PORTCFG_CLKOUT_gp       =0
PORTCFG_EVOUT_gm        =0x30
PORTCFG_EVOUT_gp        =4
PORTCFG_CLKOUT_OFF_gc   =0x00
PORTCFG_CLKOUT_PC7_gc   =0x01
PORTCFG_CLKOUT_PD7_gc   =0x02
PORTCFG_CLKOUT_PE7_gc   =0x03
PORTCFG_EVOUT_OFF_gc    =0x00
PORTCFG_EVOUT_PC7_gc    =0x10
PORTCFG_EVOUT_PD7_gc    =0x20
PORTCFG_EVOUT_PE7_gc    =0x30
;
; VPORT.INTFLAGS masks
VPORT_INT1IF_bm         =0x02
VPORT_INT1IF_bp         =1
VPORT_INT0IF_bm         =0x01
VPORT_INT0IF_bp         =0
;
; PORT.INTCTRL masks
PORT_INT1LVL_gm         =0x0C
PORT_INT1LVL_gp         =2
PORT_INT0LVL_gm         =0x03
PORT_INT0LVL_gp         =0
PORT_INT1LVL_OFF_gc     =0x00
PORT_INT1LVL_LO_gc      =0x04
PORT_INT1LVL_MED_gc     =0x08
PORT_INT1LVL_HI_gc      =0x0C
PORT_INT0LVL_OFF_gc     =0x00
PORT_INT0LVL_LO_gc      =0x01
PORT_INT0LVL_MED_gc     =0x02
PORT_INT0LVL_HI_gc      =0x03
;
; PORT.INTFLAGS masks
PORT_INT1IF_bm          =0x02
PORT_INT1IF_bp          =1
PORT_INT0IF_bm          =0x01
PORT_INT0IF_bp          =0
;
; PORT.PIN0CTRL masks
PORT_SRLEN_bm           =0x80
PORT_SRLEN_bp           =7
PORT_INVEN_bm           =0x40
PORT_INVEN_bp           =6
PORT_OPC_gm             =0x38
PORT_OPC_gp             =3
PORT_ISC_gm             =0x07
PORT_ISC_gp             =0
PORT_OPC_TOTEM_gc       =0x00
PORT_OPC_BUSKEEPER_gc   =0x08
PORT_OPC_PULLDOWN_gc    =0x10
PORT_OPC_PULLUP_gc      =0x18
PORT_OPC_WIREDOR_gc     =0x20
PORT_OPC_WIREDAND_gc    =0x28
PORT_OPC_WIREDORPULL_gc =0x30
PORT_OPC_WIREDANDPULL_gc=0x38
PORT_ISC_BOTHEDGES_gc   =0x00
PORT_ISC_RISING_gc      =0x01
PORT_ISC_FALLING_gc     =0x02
PORT_ISC_LEVEL_gc       =0x03
PORT_ISC_INPUT_DISABLE_gc=0x07
;
; TC - 16-bit Timer/Counter With PWM
;
; TC0.CTRLA masks
TC0_CLKSEL_gm           =0x0F
TC0_CLKSEL_gp           =0
;
; TC0.CTRLB masks
TC0_CCDEN_bm            =0x80
TC0_CCDEN_bp            =7
TC0_CCCEN_bm            =0x40
TC0_CCCEN_bp            =6
TC0_CCBEN_bm            =0x20
TC0_CCBEN_bp            =5
TC0_CCAEN_bm            =0x10
TC0_CCAEN_bp            =4
TC0_WGMODE_gm           =0x07
TC0_WGMODE_gp           =0
;
; TC0.CTRLC masks
TC0_CMPD_bm             =0x08
TC0_CMPD_bp             =3
TC0_CMPC_bm             =0x04
TC0_CMPC_bp             =2
TC0_CMPB_bm             =0x02
TC0_CMPB_bp             =1
TC0_CMPA_bm             =0x01
TC0_CMPA_bp             =0
;
; TC0.CTRLD masks
TC0_EVACT_gm            =0xE0
TC0_EVACT_gp            =5
TC0_EVDLY_bm            =0x10
TC0_EVDLY_bp            =4
TC0_EVSEL_gm            =0x0F
TC0_EVSEL_gp            =0
;
; TC0.CTRLE masks
TC0_DTHM_bm             =0x02
TC0_DTHM_bp             =1
TC0_BYTEM_bm            =0x01
TC0_BYTEM_bp            =0
;
; TC0.INTCTRLA masks
TC0_ERRINTLVL_gm        =0x0C
TC0_ERRINTLVL_gp        =2
TC0_OVFINTLVL_gm        =0x03
TC0_OVFINTLVL_gp        =0
;
; TC0.INTCTRLB masks
TC0_CCDINTLVL_gm        =0xC0
TC0_CCDINTLVL_gp        =6
TC0_CCCINTLVL_gm        =0x30
TC0_CCCINTLVL_gp        =4
TC0_CCBINTLVL_gm        =0x0C
TC0_CCBINTLVL_gp        =2
TC0_CCAINTLVL_gm        =0x03
TC0_CCAINTLVL_gp        =0
;
; TC0.CTRLFCLR masks
TC0_CMD_gm              =0x0C
TC0_CMD_gp              =2
TC0_LUPD_bm             =0x02
TC0_LUPD_bp             =1
TC0_DIR_bm              =0x01
TC0_DIR_bp              =0
;
; TC0.CTRLGCLR masks
TC0_CCDBV_bm            =0x10
TC0_CCDBV_bp            =4
TC0_CCCBV_bm            =0x08
TC0_CCCBV_bp            =3
TC0_CCBBV_bm            =0x04
TC0_CCBBV_bp            =2
TC0_CCABV_bm            =0x02
TC0_CCABV_bp            =1
TC0_PERBV_bm            =0x01
TC0_PERBV_bp            =0
;
; TC0.CTRLGSET masks
;
; Masks already defined
;
; TC0.INTFLAGS masks
TC0_CCDIF_bm            =0x80
TC0_CCDIF_bp            =7
TC0_CCCIF_bm            =0x40
TC0_CCCIF_bp            =6
TC0_CCBIF_bm            =0x20
TC0_CCBIF_bp            =5
TC0_CCAIF_bm            =0x10
TC0_CCAIF_bp            =4
TC0_ERRIF_bm            =0x02
TC0_ERRIF_bp            =1
TC0_OVFIF_bm            =0x01
TC0_OVFIF_bp            =0
;
; TC1.CTRLA masks
TC1_CLKSEL_gm           =0x0F
TC1_CLKSEL_gp           =0
;
; TC1.CTRLB masks
TC1_CCBEN_bm            =0x20
TC1_CCBEN_bp            =5
TC1_CCAEN_bm            =0x10
TC1_CCAEN_bp            =4
TC1_WGMODE_gm           =0x07
TC1_WGMODE_gp           =0
;
; TC1.CTRLC masks
TC1_CMPB_bm             =0x02
TC1_CMPB_bp             =1
TC1_CMPA_bm             =0x01
TC1_CMPA_bp             =0
;
; TC1.CTRLD masks
TC1_EVACT_gm            =0xE0
TC1_EVACT_gp            =5
TC1_EVDLY_bm            =0x10
TC1_EVDLY_bp            =4
TC1_EVSEL_gm            =0x0F
TC1_EVSEL_gp            =0
;
; TC1.CTRLE masks
TC1_DTHM_bm             =0x02
TC1_DTHM_bp             =1
TC1_BYTEM_bm            =0x01
TC1_BYTEM_bp            =0
;
; TC1.INTCTRLA masks
TC1_ERRINTLVL_gm        =0x0C
TC1_ERRINTLVL_gp        =2
TC1_OVFINTLVL_gm        =0x03
TC1_OVFINTLVL_gp        =0
;
; TC1.INTCTRLB masks
TC1_CCBINTLVL_gm        =0x0C
TC1_CCBINTLVL_gp        =2
TC1_CCAINTLVL_gm        =0x03
TC1_CCAINTLVL_gp        =0
;
; TC1.CTRLFCLR masks
TC1_CMD_gm              =0x0C
TC1_CMD_gp              =2
TC1_LUPD_bm             =0x02
TC1_LUPD_bp             =1
TC1_DIR_bm              =0x01
TC1_DIR_bp              =0
;
; TC1.CTRLFSET masks
;
; Masks already defined
;
; TC1.CTRLGCLR masks
TC1_CCBBV_bm            =0x04
TC1_CCBBV_bp            =2
TC1_CCABV_bm            =0x02
TC1_CCABV_bp            =1
TC1_PERBV_bm            =0x01
TC1_PERBV_bp            =0
;
; TC1.INTFLAGS masks
TC1_CCBIF_bm            =0x20
TC1_CCBIF_bp            =5
TC1_CCAIF_bm            =0x10
TC1_CCAIF_bp            =4
TC1_ERRIF_bm            =0x02
TC1_ERRIF_bp            =1
TC1_OVFIF_bm            =0x01
TC1_OVFIF_bp            =0
;
; AWEX.CTRL masks
AWEX_FDACT_gm           =0xC0
AWEX_FDACT_gp           =0
AWEX_PGM_bm             =0x20
AWEX_PGM_bp             =5
AWEX_CWCM_bm            =0x10
AWEX_CWCM_bp            =4
AWEX_DTICCDEN_bm        =0x08
AWEX_DTICCDEN_bp        =3
AWEX_DTICCCEN_bm        =0x04
AWEX_DTICCCEN_bp        =2
AWEX_DTICCBEN_bm        =0x02
AWEX_DTICCBEN_bp        =1
AWEX_DTICCAEN_bm        =0x01
AWEX_DTICCAEN_bp        =0
;
; AWEX.STATUS masks
AWEX_FDF_bm             =0x04
AWEX_FDF_bp             =2
AWEX_DTHSBUFV_bm        =0x02
AWEX_DTHSBUFV_bp        =1
AWEX_DTLSBUFV_bm        =0x01
AWEX_DTLSBUFV_bp        =0
;
; HIRES.CTRL masks
HIRES_HREN_gm           =0x03
HIRES_HREN_gp           =0
;
; Clock Selection
TC_CLKSEL_OFF_gc        =0x00
TC_CLKSEL_DIV1_gc       =0x01
TC_CLKSEL_DIV2_gc       =0x02
TC_CLKSEL_DIV4_gc       =0x03
TC_CLKSEL_DIV8_gc       =0x04
TC_CLKSEL_DIV64_gc      =0x05
TC_CLKSEL_DIV256_gc     =0x06
TC_CLKSEL_DIV1024_gc    =0x07
TC_CLKSEL_EVCH0_gc      =0x08
TC_CLKSEL_EVCH1_gc      =0x09
TC_CLKSEL_EVCH2_gc      =0x0A
TC_CLKSEL_EVCH3_gc      =0x0B
TC_CLKSEL_EVCH4_gc      =0x0C
TC_CLKSEL_EVCH5_gc      =0x0D
TC_CLKSEL_EVCH6_gc      =0x0E
TC_CLKSEL_EVCH7_gc      =0x0F
;
; Waveform Generation Mode
TC_WGMODE_NORMAL_gc     =0x00
TC_WGMODE_FRQ_gc        =0x01
TC_WGMODE_SS_gc         =0x03
TC_WGMODE_DS_T_gc       =0x05
TC_WGMODE_DS_TB_gc      =0x06
TC_WGMODE_DS_B_gc       =0x07
;
; Event Action
TC_EVACT_OFF_gc         =0x00
TC_EVACT_CAPT_gc        =0x20
TC_EVACT_UPDOWN_gc      =0x40
TC_EVACT_QDEC_gc        =0x60
TC_EVACT_RESTART_gc     =0x80
TC_EVACT_FRQ_gc         =0xA0
TC_EVACT_PW_gc          =0xC0
;
; Event Selection
TC_EVSEL_OFF_gc         =0x00
TC_EVSEL_CH0_gc         =0x08
TC_EVSEL_CH1_gc         =0x09
TC_EVSEL_CH2_gc         =0x0A
TC_EVSEL_CH3_gc         =0x0B
TC_EVSEL_CH4_gc         =0x0C
TC_EVSEL_CH5_gc         =0x0D
TC_EVSEL_CH6_gc         =0x0E
TC_EVSEL_CH7_gc         =0x0F
;
; Error Interrupt Level
TC_ERRINTLVL_OFF_gc     =0x00
TC_ERRINTLVL_LO_gc      =0x04
TC_ERRINTLVL_MED_gc     =0x08
TC_ERRINTLVL_HI_gc      =0x0C
;
; Overflow Interrupt Level
TC_OVFINTLVL_OFF_gc     =0x00
TC_OVFINTLVL_LO_gc      =0x01
TC_OVFINTLVL_MED_gc     =0x02
TC_OVFINTLVL_HI_gc      =0x03
;
; Compare or Capture D Interrupt Level
TC_CCDINTLVL_OFF_gc     =0x00
TC_CCDINTLVL_LO_gc      =0x40
TC_CCDINTLVL_MED_gc     =0x80
TC_CCDINTLVL_HI_gc      =0xC0
;
; Compare or Capture C Interrupt Level
TC_CCCINTLVL_OFF_gc     =0x00
TC_CCCINTLVL_LO_gc      =0x10
TC_CCCINTLVL_MED_gc     =0x20
TC_CCCINTLVL_HI_gc      =0x30
;
; Compare or Capture B Interrupt Level
TC_CCBINTLVL_OFF_gc     =0x00
TC_CCBINTLVL_LO_gc      =0x04
TC_CCBINTLVL_MED_gc     =0x08
TC_CCBINTLVL_HI_gc      =0x0C
;
; Compare or Capture A Interrupt Level
TC_CCAINTLVL_OFF_gc     =0x00
TC_CCAINTLVL_LO_gc      =0x01
TC_CCAINTLVL_MED_gc     =0x02
TC_CCAINTLVL_HI_gc      =0x03
;
; Timer/Counter Command
TC_CMD_NONE_gc          =0x00
TC_CMD_UPDATE_gc        =0x04
TC_CMD_RESTART_gc       =0x08
TC_CMD_RESET_gc         =0x0C
;
; Fault Detect Action
AWEX_FDACT_NONE_gc      =0x00
AWEX_FDACT_CLEAROE_gc   =0x01
AWEX_FDACT_CLEARDIR_gc  =0x03
;
; High Resolution Enable
HIRES_HREN_NONE_gc      =0x00
HIRES_HREN_TC0_gc       =0x01
HIRES_HREN_TC1_gc       =0x02
HIRES_HREN_BOTH_gc      =0x03
;
; USART - Universal Asynchronous Receiver-Transmitter
;
; USART.STATUS masks
USART_RXCIF_bm          =0x80
USART_RXCIF_bp          =7
USART_TXCIF_bm          =0x40
USART_TXCIF_bp          =6
USART_DREIF_bm          =0x20
USART_DREIF_bp          =5
USART_FERR_bm           =0x10
USART_FERR_bp           =4
USART_BUFOVF_bm         =0x08
USART_BUFOVF_bp         =3
USART_PERR_bm           =0x04
USART_PERR_bp           =2
USART_RXB8_bm           =0x01
USART_RXB8_bp           =0
;
; USART.CTRLA masks
USART_RXCINTLVL_gm      =0x30
USART_RXCINTLVL_gp      =4
USART_TXCINTLVL_gm      =0x0C
USART_TXCINTLVL_gp      =2
USART_DREINTLVL_gm      =0x03
USART_DREINTLVL_gp      =0
;
; USART.CTRLB masks
USART_RXEN_bm           =0x10
USART_RXEN_bp           =4
USART_TXEN_bm           =0x08
USART_TXEN_bp           =3
USART_CLK2X_bm          =0x04
USART_CLK2X_bp          =2
USART_MPCM_bm           =0x02
USART_MPCM_bp           =1
USART_TXB8_bm           =0x01
USART_TXB8_bp           =0
;
; USART.CTRLC masks
USART_CMODE_gm          =0xC0
USART_CMODE_gp          =6
USART_PMODE_gm          =0x30
USART_PMODE_gp          =4
USART_PMODE0_bm         =16
USART_SBMODE_bm         =0x08
USART_SBMODE_bp         =3
USART_CHSIZE_gm         =0x07
USART_CHSIZE_gp         =0
;
; USART.BAUDCTRLA masks
USART_BSEL_gm           =0xFF
USART_BSEL_gp           =0
;
; USART.BAUDCTRLB masks
USART_BSCALE_gm         =0xF0
USART_BSCALE_gp         =4
USART_BSELH_gm          =0x0F
USART_BSELH_gp          =0
USART_RXCINTLVL_OFF_gc  =0x00
USART_RXCINTLVL_LO_gc   =0x10
USART_RXCINTLVL_MED_gc  =0x20
USART_RXCINTLVL_HI_gc   =0x30
USART_TXCINTLVL_OFF_gc  =0x00
USART_TXCINTLVL_LO_gc   =0x04
USART_TXCINTLVL_MED_gc  =0x08
USART_TXCINTLVL_HI_gc   =0x0C
USART_DREINTLVL_OFF_gc  =0x00
USART_DREINTLVL_LO_gc   =0x01
USART_DREINTLVL_MED_gc  =0x02
USART_DREINTLVL_HI_gc   =0x03
;
; Character Size
USART_CHSIZE_5BIT_gc    =0x00
USART_CHSIZE_6BIT_gc    =0x01
USART_CHSIZE_7BIT_gc    =0x02
USART_CHSIZE_8BIT_gc    =0x03
USART_CHSIZE_9BIT_gc    =0x07
;
; Communication Mode
USART_CMODE_ASYNCHRONOUS_gc=0x00
USART_CMODE_SYNCHRONOUS_gc=0x40
USART_CMODE_IRDA_gc     =0x80
USART_CMODE_MSPI_gc     =0xC0
;
; Parity Mode
USART_PMODE_DISABLED_gc =0x00
USART_PMODE_EVEN_gc     =0x02
USART_PMODE_ODD_gc      =0x03
;
; SPI - Serial Periph
;
; SPI.CTRL masks
SPI_CLK2X_bm            =0x80
SPI_CLK2X_bp            =7
SPI_ENABLE_bm           =0x40
SPI_ENABLE_bp           =6
SPI_DORD_bm             =0x20
SPI_DORD_bp             =5
SPI_MASTER_bm           =0x10
SPI_MASTER_bp           =4
SPI_MODE_gm             =0x0C
SPI_MODE_gp             =2
SPI_PRESCALER_gm        =0x03
SPI_PRESCALER_gp        =0
;
; SPI.INTCTRL masks
SPI_INTLVL_gm           =0x03
SPI_INTLVL_gp           =0
;
; SPI.STATUS masks
SPI_IF_bm               =0x80
SPI_IF_bp               =7
SPI_WRCOL_bm            =0x40
SPI_WRCOL_bp            =6
;
; SPI Mode
SPI_MODE_0_gc           =0x00
SPI_MODE_1_gc           =0x04
SPI_MODE_2_gc           =0x08
SPI_MODE_3_gc           =0x0C
;
; Prescaler setting
SPI_PRESCALER_DIV4_gc   =0x00
SPI_PRESCALER_DIV16_gc  =0x01
SPI_PRESCALER_DIV64_gc  =0x02
SPI_PRESCALER_DIV128_gc =0x03
;
; Interrupt level
SPI_INTLVL_OFF_gc       =0x00
SPI_INTLVL_LO_gc        =0x01
SPI_INTLVL_MED_gc       =0x02
SPI_INTLVL_HI_gc        =0x03
;
; IRCOM - IrDA Periph
;
; IRCOM.CTRL  bit masks and bit positions
IRCOM_EVSEL_gm          =0x0F
IRCOM_EVSEL_gp          =0
IRCOM_EVSEL_OFF_gc      =0x00
IRCOM_EVSEL0_gc         =0x08
IRCOM_EVSEL1_gc         =0x09
IRCOM_EVSEL2_gc         =0x0A
IRCOM_EVSEL3_gc         =0x0B
IRCOM_EVSEL4_gc         =0x0C
IRCOM_EVSEL5_gc         =0x0D
IRCOM_EVSEL6_gc         =0x0E
IRCOM_EVSEL7_gc         =0x0F
IRDA_EVSEL_OFF_gc       =0x00
IRDA_EVSEL_0_gc         =0x08
IRDA_EVSEL_1_gc         =0x09
IRDA_EVSEL_2_gc         =0x0A
IRDA_EVSEL_3_gc         =0x0B
IRDA_EVSEL_4_gc         =0x0C
IRDA_EVSEL_5_gc         =0x0D
IRDA_EVSEL_6_gc         =0x0E
IRDA_EVSEL_7_gc         =0x0F
;
; AES Encryption Unit
;
; AES.INTCTRL  bit masks and bit positions
AES_INTLVL_gm           =0x03
AES_INTLVL_gp           =0
AES_INTLVL_OFF_gc       =0x00
AES_INTLVL_LO_gc        =0x01
AES_INTLVL_MED_gc       =0x02
AES_INTLVL_HI_gc        =0x03
;
; IO Registers Addresses
;
; GPIO registers
GPIO                    =0x00
GPIO_GPIO0              =0x00
GPIO_GPIO1              =0x01
GPIO_GPIO2              =0x02
GPIO_GPIO3              =0x03
GPIO_GPIO4              =0x04
GPIO_GPIO5              =0x05
GPIO_GPIO6              =0x06
GPIO_GPIO7              =0x07
GPIO_GPIO8              =0x08
GPIO_GPIO9              =0x09
GPIO_GPIOA              =0x0A
GPIO_GPIOB              =0x0B
GPIO_GPIOC              =0x0C
GPIO_GPIOD              =0x0D
GPIO_GPIOE              =0x0E
GPIO_GPIOF              =0x0F
;
; VPORT registers
VPORT0                  =0x10
VPORT0_DIR              =0x10
VPORT0_OUT              =0x11
VPORT0_IN               =0x12
VPORT0_INTFLAGS         =0x13
VPORT1                  =0x14
VPORT1_DIR              =0x14
VPORT1_OUT              =0x15
VPORT1_IN               =0x16
VPORT1_INTFLAGS         =0x17
VPORT2                  =0x18
VPORT2_DIR              =0x18
VPORT2_OUT              =0x19
VPORT2_IN               =0x1A
VPORT2_INTFLAGS         =0x1B
VPORT3                  =0x1C
VPORT3_DIR              =0x1C
VPORT3_OUT              =0x1D
VPORT3_IN               =0x1E
VPORT3_INTFLAGS         =0x1F
;
; CPU registers
CPU                     =0x30
CPU_CCP                 =0x34
CPU_RAMPD               =0x38
CPU_RAMPX               =0x39
CPU_RAMPY               =0x3A
CPU_RAMPZ               =0x3B
CPU_EIND                =0x3C
CPU_SP                  =0x3D
CPU_SPL                 =0x3D
CPU_SPH                 =0x3E
CPU_SREG                =0x3F
;
; CLK registers
CLK                     =0x40
CLK_CTRL                =0x40
CLK_PSCTRL              =0x41
CLK_LOCK                =0x42
CLK_RTCCTRL             =0x43
;
; SLEEP registers
SLEEP                   =0x48
SLEEP_CTRL              =0x48
;
; OSC registers
OSC                     =0x50
OSC_CTRL                =0x50
OSC_STATUS              =0x51
OSC_XOSCCTRL            =0x52
OSC_XOSCFAIL            =0x53
OSC_RC32KCAL            =0x54
OSC_PLLCTRL             =0x55
OSC_DFLLCTRL            =0x56
;
; DFFLRC registers
DFLLRC32M               =0x60
DFLLRC32M_CTRL          =0x60
DFLLRC32M_CALA          =0x62
DFLLRC32M_CALB          =0x63
DFLLRC32M_COMP0         =0x64
DFLLRC32M_COMP1         =0x65
DFLLRC32M_COMP2         =0x66
DFLLRC2M                =0x68
DFLLRC2M_CTRL           =0x68
DFLLRC2M_CALA           =0x6A
DFLLRC2M_CALB           =0x6B
DFLLRC2M_COMP0          =0x6C
DFLLRC2M_COMP1          =0x6D
DFLLRC2M_COMP2          =0x6E
;
; PR registers
PR                      =0x70
PR_PR                   =0x70
PR_PRPA                 =0x71
PR_PRPB                 =0x72
PR_PRPC                 =0x73
PR_PRPD                 =0x74
PR_PRPE                 =0x75
PR_PRPF                 =0x76
;
; RST registers
RST                     =0x78
RST_STATUS              =0x78
RST_CTRL                =0x79
;
; WDT registers
WDT                     =0x80
WDT_CTRL                =0x80
WDT_WINCTRL             =0x81
WDT_STATUS              =0x82
;
; MCU registers
MCU                     =0x90
MCU_DEVID0              =0x90
MCU_DEVID1              =0x91
MCU_DEVID2              =0x92
MCU_REVID               =0x93
MCU_JTAGUID             =0x94
MCU_MCUCR               =0x96
MCU_EVSYSLOCK           =0x98
MCU_AWEXLOCK            =0x99
;
; PMIC registers
PMIC                    =0xA0
PMIC_STATUS             =0xA0
PMIC_INTPRI             =0xA1
PMIC_CTRL               =0xA2
;
; PORTCFG registers
PORTCFG                 =0xB0
PORTCFG_MPCMASK         =0xB0
PORTCFG_VPCTRLA         =0xB2
PORTCFG_VPCTRLB         =0xB3
PORTCFG_CLKEVOUT        =0xB4
;
; AES registers
AES                     =0xC0
AES_CTRL                =0xC0
AES_STATUS              =0xC1
AES_STATE               =0xC2
AES_KEY                 =0xC3
AES_INTCTRL             =0xC4
;
; DMA registers
DMA                     =0x100
DMA_CTRL                =0x100
DMA_INTFLAGS            =0x103
DMA_STATUS              =0x104
DMA_TEMP                =0x106
DMA_TEMPL               =0x106
DMA_TEMPH               =0x107
DMA_CH0                 =0x110
DMA_CH0_CTRLA           =0x110
DMA_CH0_CTRLB           =0x111
DMA_CH0_ADDRCTRL        =0x112
DMA_CH0_TRIGSRC         =0x113
DMA_CH0_TRFCNT          =0x114
DMA_CH0_TRFCNTL         =0x114
DMA_CH0_TRFCNTH         =0x115
DMA_CH0_REPCNT          =0x116
DMA_CH0_SRCADDR         =0x118
DMA_CH0_SRCADDR0        =0x118
DMA_CH0_SRCADDR1        =0x119
DMA_CH0_SRCADDR2        =0x11A
DMA_CH0_SRCADDR3        =0x11B
DMA_CH0_DESTADDR        =0x11C
DMA_CH0_DESTADDR0       =0x11C
DMA_CH0_DESTADDR1       =0x11D
DMA_CH0_DESTADDR2       =0x11E
DMA_CH0_DESTADDR3       =0x11F
DMA_CH1                 =0x120
DMA_CH1_CTRLA           =0x120
DMA_CH1_CTRLB           =0x121
DMA_CH1_ADDRCTRL        =0x122
DMA_CH1_TRIGSRC         =0x123
DMA_CH1_TRFCNT          =0x124
DMA_CH1_TRFCNTL         =0x124
DMA_CH1_TRFCNTH         =0x125
DMA_CH1_REPCNT          =0x126
DMA_CH1_SRCADDR         =0x128
DMA_CH1_SRCADDR0        =0x128
DMA_CH1_SRCADDR1        =0x129
DMA_CH1_SRCADDR2        =0x12A
DMA_CH1_SRCADDR3        =0x12B
DMA_CH1_DESTADDR        =0x12C
DMA_CH1_DESTADDR0       =0x12C
DMA_CH1_DESTADDR1       =0x12D
DMA_CH1_DESTADDR2       =0x12E
DMA_CH1_DESTADDR3       =0x12F
DMA_CH2                 =0x130
DMA_CH2_CTRLA           =0x130
DMA_CH2_CTRLB           =0x131
DMA_CH2_ADDRCTRL        =0x132
DMA_CH2_TRIGSRC         =0x133
DMA_CH2_TRFCNT          =0x134
DMA_CH2_TRFCNTL         =0x134
DMA_CH2_TRFCNTH         =0x135
DMA_CH2_REPCNT          =0x136
DMA_CH2_SRCADDR         =0x138
DMA_CH2_SRCADDR0        =0x138
DMA_CH2_SRCADDR1        =0x139
DMA_CH2_SRCADDR2        =0x13A
DMA_CH2_SRCADDR3        =0x13B
DMA_CH2_DESTADDR        =0x13C
DMA_CH2_DESTADDR0       =0x13C
DMA_CH2_DESTADDR1       =0x13D
DMA_CH2_DESTADDR2       =0x13E
DMA_CH2_DESTADDR3       =0x13F
DMA_CH3                 =0x140
DMA_CH3_CTRLA           =0x140
DMA_CH3_CTRLB           =0x141
DMA_CH3_ADDRCTRL        =0x142
DMA_CH3_TRIGSRC         =0x143
DMA_CH3_TRFCNT          =0x144
DMA_CH3_TRFCNTL         =0x144
DMA_CH3_TRFCNTH         =0x145
DMA_CH3_REPCNT          =0x146
DMA_CH3_SRCADDR         =0x148
DMA_CH3_SRCADDR0        =0x148
DMA_CH3_SRCADDR1        =0x149
DMA_CH3_SRCADDR2        =0x14A
DMA_CH3_SRCADDR3        =0x14B
DMA_CH3_DESTADDR        =0x14C
DMA_CH3_DESTADDR0       =0x14C
DMA_CH3_DESTADDR1       =0x14D
DMA_CH3_DESTADDR2       =0x14E
DMA_CH3_DESTADDR3       =0x14F
;
; EVSYS registers
EVSYS                   =0x180
EVSYS_CH0MUX            =0x180
EVSYS_CH1MUX            =0x181
EVSYS_CH2MUX            =0x182
EVSYS_CH3MUX            =0x183
EVSYS_CH4MUX            =0x184
EVSYS_CH5MUX            =0x185
EVSYS_CH6MUX            =0x186
EVSYS_CH7MUX            =0x187
EVSYS_CH0CTRL           =0x188
EVSYS_CH1CTRL           =0x189
EVSYS_CH2CTRL           =0x18A
EVSYS_CH3CTRL           =0x18B
EVSYS_CH4CTRL           =0x18C
EVSYS_CH5CTRL           =0x18D
EVSYS_CH6CTRL           =0x18E
EVSYS_CH7CTRL           =0x18F
EVSYS_STROBE            =0x190
EVSYS_DATA              =0x191
;
; NVM controller registers
NVM                     =0x1C0
NVM_ADDR0               =0x1C0
NVM_ADDR1               =0x1C1
NVM_ADDR2               =0x1C2
NVM_DATA0               =0x1C4
NVM_DATA1               =0x1C5
NVM_DATA2               =0x1C6
NVM_CMD                 =0x1CA
NVM_CTRLA               =0x1CB
NVM_CTRLB               =0x1CC
NVM_INTCTRL             =0x1CD
NVM_STATUS              =0x1CF
NVM_LOCKBITS            =0x1D0
;
; ADC registers
ADCA                    =0x200
ADCA_CTRLA              =0x200
ADCA_CTRLB              =0x201
ADCA_REFCTRL            =0x202
ADCA_EVCTRL             =0x203
ADCA_PRESCALER          =0x204
ADCA_INTFLAGS           =0x206
ADCA_TEMP               =0x207
ADCA_CAL                =0x20C
ADCA_CALL               =0x20C
ADCA_CALH               =0x20D
ADCA_CH0RES             =0x210
ADCA_CH0RESL            =0x210
ADCA_CH0RESH            =0x211
ADCA_CH1RES             =0x212
ADCA_CH1RESL            =0x212
ADCA_CH1RESH            =0x213
ADCA_CH2RES             =0x214
ADCA_CH2RESL            =0x214
ADCA_CH2RESH            =0x215
ADCA_CH3RES             =0x216
ADCA_CH3RESL            =0x216
ADCA_CH3RESH            =0x217
ADCA_CMP                =0x218
ADCA_CMPL               =0x218
ADCA_CMPH               =0x219
ADCA_CH0                =0x220
ADCA_CH0_CTRL           =0x220
ADCA_CH0_MUXCTRL        =0x221
ADCA_CH0_INTCTRL        =0x222
ADCA_CH0_INTFLAG        =0x223
ADCA_CH0_RES            =0x224
ADCA_CH0_RESL           =0x224
ADCA_CH0_RESH           =0x225
ADCA_CH1                =0x228
ADCA_CH1_CTRL           =0x228
ADCA_CH1_MUXCTRL        =0x229
ADCA_CH1_INTCTRL        =0x22A
ADCA_CH1_INTFLAG        =0x22B
ADCA_CH1_RES            =0x22C
ADCA_CH1_RESL           =0x22C
ADCA_CH1_RESH           =0x22D
ADCA_CH2                =0x230
ADCA_CH2_CTRL           =0x230
ADCA_CH2_MUXCTRL        =0x231
ADCA_CH2_INTCTRL        =0x232
ADCA_CH2_INTFLAG        =0x233
ADCA_CH2_RES            =0x234
ADCA_CH2_RESL           =0x234
ADCA_CH2_RESH           =0x235
ADCA_CH3                =0x238
ADCA_CH3_CTRL           =0x238
ADCA_CH3_MUXCTRL        =0x239
ADCA_CH3_INTCTRL        =0x23A
ADCA_CH3_INTFLAG        =0x23B
ADCA_CH3_RES            =0x23C
ADCA_CH3_RESL           =0x23C
ADCA_CH3_RESH           =0x23D
ADCB                    =0x240
ADCB_CTRLA              =0x240
ADCB_CTRLB              =0x241
ADCB_REFCTRL            =0x242
ADCB_EVCTRL             =0x243
ADCB_PRESCALER          =0x244
ADCB_INTFLAGS           =0x246
ADCB_TEMP               =0x247
ADCB_CAL                =0x24C
ADCB_CALL               =0x24C
ADCB_CALH               =0x24D
ADCB_CH0RES             =0x250
ADCB_CH0RESL            =0x250
ADCB_CH0RESH            =0x251
ADCB_CH1RES             =0x252
ADCB_CH1RESL            =0x252
ADCB_CH1RESH            =0x253
ADCB_CH2RES             =0x254
ADCB_CH2RESL            =0x254
ADCB_CH2RESH            =0x255
ADCB_CH3RES             =0x256
ADCB_CH3RESL            =0x256
ADCB_CH3RESH            =0x257
ADCB_CMP                =0x258
ADCB_CMPL               =0x258
ADCB_CMPH               =0x259
ADCB_CH0                =0x260
ADCB_CH0_CTRL           =0x260
ADCB_CH0_MUXCTRL        =0x261
ADCB_CH0_INTCTRL        =0x262
ADCB_CH0_INTFLAG        =0x263
ADCB_CH0_RES            =0x264
ADCB_CH0_RESL           =0x264
ADCB_CH0_RESH           =0x265
ADCB_CH1                =0x268
ADCB_CH1_CTRL           =0x268
ADCB_CH1_MUXCTRL        =0x269
ADCB_CH1_INTCTRL        =0x26A
ADCB_CH1_INTFLAG        =0x26B
ADCB_CH1_RES            =0x26C
ADCB_CH1_RESL           =0x26C
ADCB_CH1_RESH           =0x26D
ADCB_CH2                =0x270
ADCB_CH2_CTRL           =0x270
ADCB_CH2_MUXCTRL        =0x271
ADCB_CH2_INTCTRL        =0x272
ADCB_CH2_INTFLAG        =0x273
ADCB_CH2_RES            =0x274
ADCB_CH2_RESL           =0x274
ADCB_CH2_RESH           =0x275
ADCB_CH3                =0x278
ADCB_CH3_CTRL           =0x278
ADCB_CH3_MUXCTRL        =0x279
ADCB_CH3_INTCTRL        =0x27A
ADCB_CH3_INTFLAG        =0x27B
ADCB_CH3_RES            =0x27C
ADCB_CH3_RESL           =0x27C
ADCB_CH3_RESH           =0x27D
;
; DAC registers
DACA                    =0x300
DACA_CTRLA              =0x300
DACA_CTRLB              =0x301
DACA_CTRLC              =0x302
DACA_EVCTRL             =0x303
DACA_TIMCTRL            =0x304
DACA_STATUS             =0x305
DACA_GAINCAL            =0x308
DACA_OFFSETCAL          =0x309
DACA_CH0DATA            =0x318
DACA_CH0DATAL           =0x318
DACA_CH0DATAH           =0x319
DACA_CH1DATA            =0x31A
DACA_CH1DATAL           =0x31A
DACA_CH1DATAH           =0x31B
DACB                    =0x320
DACB_CTRLA              =0x320
DACB_CTRLB              =0x321
DACB_CTRLC              =0x322
DACB_EVCTRL             =0x323
DACB_TIMCTRL            =0x324
DACB_STATUS             =0x325
DACB_GAINCAL            =0x328
DACB_OFFSETCAL          =0x329
DACB_CH0DATA            =0x338
DACB_CH0DATAL           =0x338
DACB_CH0DATAH           =0x339
DACB_CH1DATA            =0x33A
DACB_CH1DATAL           =0x33A
DACB_CH1DATAH           =0x33B
;
; AC registers
ACA                     =0x380
ACA_AC0CTRL             =0x380
ACA_AC1CTRL             =0x381
ACA_AC0MUXCTRL          =0x382
ACA_AC1MUXCTRL          =0x383
ACA_CTRLA               =0x384
ACA_CTRLB               =0x385
ACA_WINCTRL             =0x386
ACA_STATUS              =0x387
ACB                     =0x390
ACB_AC0CTRL             =0x390
ACB_AC1CTRL             =0x391
ACB_AC0MUXCTRL          =0x392
ACB_AC1MUXCTRL          =0x393
ACB_CTRLA               =0x394
ACB_CTRLB               =0x395
ACB_WINCTRL             =0x396
ACB_STATUS              =0x397
;
; RTC registers
RTC                     =0x400
RTC_CTRL                =0x400
RTC_STATUS              =0x401
RTC_INTCTRL             =0x402
RTC_INTFLAGS            =0x403
RTC_TEMP                =0x404
RTC_CNT                 =0x408
RTC_CNTL                =0x408
RTC_CNTH                =0x409
RTC_PER                 =0x40A
RTC_PERL                =0x40A
RTC_PERH                =0x40B
RTC_COMP                =0x40C
RTC_COMPL               =0x40C
RTC_COMPH               =0x40D
;
; EBI registers
EBI                     =0x440
EBI_CTRL                =0x440
EBI_SDRAMCTRLA          =0x441
EBI_REFRESH             =0x444
EBI_REFRESHL            =0x444
EBI_REFRESHH            =0x445
EBI_INITDLY             =0x446
EBI_INITDLYL            =0x446
EBI_INITDLYH            =0x447
EBI_SDRAMCTRLB          =0x448
EBI_SDRAMCTRLC          =0x449
EBI_CS0                 =0x450
EBI_CS0_CTRLA           =0x450
EBI_CS0_CTRLB           =0x451
EBI_CS0_BASEADDR        =0x452
EBI_CS0_BASEADDRL       =0x452
EBI_CS0_BASEADDRH       =0x453
EBI_CS1                 =0x454
EBI_CS1_CTRLA           =0x454
EBI_CS1_CTRLB           =0x455
EBI_CS1_BASEADDR        =0x456
EBI_CS1_BASEADDRL       =0x456
EBI_CS1_BASEADDRH       =0x457
EBI_CS2                 =0x458
EBI_CS2_CTRLA           =0x458
EBI_CS2_CTRLB           =0x459
EBI_CS2_BASEADDR        =0x45A
EBI_CS2_BASEADDRL       =0x45A
EBI_CS2_BASEADDRH       =0x45B
EBI_CS3                 =0x45C
EBI_CS3_CTRLA           =0x45C
EBI_CS3_CTRLB           =0x45D
EBI_CS3_BASEADDR        =0x45E
EBI_CS3_BASEADDRL       =0x45E
EBI_CS3_BASEADDRH       =0x45F
;
; TWI registers
TWIC                    =0x480
TWIC_CTRL               =0x480
TWIC_MASTER             =0x481
TWIC_MASTER_CTRLA       =0x481
TWIC_MASTER_CTRLB       =0x482
TWIC_MASTER_CTRLC       =0x483
TWIC_MASTER_STATUS      =0x484
TWIC_MASTER_BAUD        =0x485
TWIC_MASTER_ADDR        =0x486
TWIC_MASTER_DATA        =0x487
TWIC_SLAVE              =0x488
TWIC_SLAVE_CTRLA        =0x488
TWIC_SLAVE_CTRLB        =0x489
TWIC_SLAVE_STATUS       =0x48A
TWIC_SLAVE_ADDR         =0x48B
TWIC_SLAVE_DATA         =0x48C
TWIE                    =0x4A0
TWIE_CTRL               =0x4A0
TWIE_MASTER             =0x4A1
TWIE_MASTER_CTRLA       =0x4A1
TWIE_MASTER_CTRLB       =0x4A2
TWIE_MASTER_CTRLC       =0x4A3
TWIE_MASTER_STATUS      =0x4A4
TWIE_MASTER_BAUD        =0x4A5
TWIE_MASTER_ADDR        =0x4A6
TWIE_MASTER_DATA        =0x4A7
TWIE_SLAVE              =0x4A8
TWIE_SLAVE_CTRLA        =0x4A8
TWIE_SLAVE_CTRLB        =0x4A9
TWIE_SLAVE_STATUS       =0x4AA
TWIE_SLAVE_ADDR         =0x4AB
TWIE_SLAVE_DATA         =0x4AC
;
; PORT registers
PORTA                   =0x600
PORTA_DIR               =0x600
PORTA_DIRSET            =0x601
PORTA_DIRCLR            =0x602
PORTA_DIRTGL            =0x603
PORTA_OUT               =0x604
PORTA_OUTSET            =0x605
PORTA_OUTCLR            =0x606
PORTA_OUTTGL            =0x607
PORTA_IN                =0x608
PORTA_INTLVL            =0x609
PORTA_INT0MASK          =0x60A
PORTA_INT1MASK          =0x60B
PORTA_INTFLAGS          =0x60C
PORTA_PIN0CTRL          =0x610
PORTA_PIN1CTRL          =0x611
PORTA_PIN2CTRL          =0x612
PORTA_PIN3CTRL          =0x613
PORTA_PIN4CTRL          =0x614
PORTA_PIN5CTRL          =0x615
PORTA_PIN6CTRL          =0x616
PORTA_PIN7CTRL          =0x617
PORTB                   =0x620
PORTB_DIR               =0x620
PORTB_DIRSET            =0x621
PORTB_DIRCLR            =0x622
PORTB_DIRTGL            =0x623
PORTB_OUT               =0x624
PORTB_OUTSET            =0x625
PORTB_OUTCLR            =0x626
PORTB_OUTTGL            =0x627
PORTB_IN                =0x628
PORTB_INTLVL            =0x629
PORTB_INT0MASK          =0x62A
PORTB_INT1MASK          =0x62B
PORTB_INTFLAGS          =0x62C
PORTB_PIN0CTRL          =0x630
PORTB_PIN1CTRL          =0x631
PORTB_PIN2CTRL          =0x632
PORTB_PIN3CTRL          =0x633
PORTB_PIN4CTRL          =0x634
PORTB_PIN5CTRL          =0x635
PORTB_PIN6CTRL          =0x636
PORTB_PIN7CTRL          =0x637
PORTC                   =0x640
PORTC_DIR               =0x640
PORTC_DIRSET            =0x641
PORTC_DIRCLR            =0x642
PORTC_DIRTGL            =0x643
PORTC_OUT               =0x644
PORTC_OUTSET            =0x645
PORTC_OUTCLR            =0x646
PORTC_OUTTGL            =0x647
PORTC_IN                =0x648
PORTC_INTLVL            =0x649
PORTC_INT0MASK          =0x64A
PORTC_INT1MASK          =0x64B
PORTC_INTFLAGS          =0x64C
PORTC_PIN0CTRL          =0x650
PORTC_PIN1CTRL          =0x651
PORTC_PIN2CTRL          =0x652
PORTC_PIN3CTRL          =0x653
PORTC_PIN4CTRL          =0x654
PORTC_PIN5CTRL          =0x655
PORTC_PIN6CTRL          =0x656
PORTC_PIN7CTRL          =0x657
PORTD                   =0x660
PORTD_DIR               =0x660
PORTD_DIRSET            =0x661
PORTD_DIRCLR            =0x662
PORTD_DIRTGL            =0x663
PORTD_OUT               =0x664
PORTD_OUTSET            =0x665
PORTD_OUTCLR            =0x666
PORTD_OUTTGL            =0x667
PORTD_IN                =0x668
PORTD_INTLVL            =0x669
PORTD_INT0MASK          =0x66A
PORTD_INT1MASK          =0x66B
PORTD_INTFLAGS          =0x66C
PORTD_PIN0CTRL          =0x670
PORTD_PIN1CTRL          =0x671
PORTD_PIN2CTRL          =0x672
PORTD_PIN3CTRL          =0x673
PORTD_PIN4CTRL          =0x674
PORTD_PIN5CTRL          =0x675
PORTD_PIN6CTRL          =0x676
PORTD_PIN7CTRL          =0x677
PORTE                   =0x680
PORTE_DIR               =0x680
PORTE_DIRSET            =0x681
PORTE_DIRCLR            =0x682
PORTE_DIRTGL            =0x683
PORTE_OUT               =0x684
PORTE_OUTSET            =0x685
PORTE_OUTCLR            =0x686
PORTE_OUTTGL            =0x687
PORTE_IN                =0x688
PORTE_INTLVL            =0x689
PORTE_INT0MASK          =0x68A
PORTE_INT1MASK          =0x68B
PORTE_INTFLAGS          =0x68C
PORTE_PIN0CTRL          =0x690
PORTE_PIN1CTRL          =0x691
PORTE_PIN2CTRL          =0x692
PORTE_PIN3CTRL          =0x693
PORTE_PIN4CTRL          =0x694
PORTE_PIN5CTRL          =0x695
PORTE_PIN6CTRL          =0x696
PORTE_PIN7CTRL          =0x697
PORTF                   =0x6A0
PORTF_DIR               =0x6A0
PORTF_DIRSET            =0x6A1
PORTF_DIRCLR            =0x6A2
PORTF_DIRTGL            =0x6A3
PORTF_OUT               =0x6A4
PORTF_OUTSET            =0x6A5
PORTF_OUTCLR            =0x6A6
PORTF_OUTTGL            =0x6A7
PORTF_IN                =0x6A8
PORTF_INTLVL            =0x6A9
PORTF_INT0MASK          =0x6AA
PORTF_INT1MASK          =0x6AB
PORTF_INTFLAGS          =0x6AC
PORTF_PIN0CTRL          =0x6B0
PORTF_PIN1CTRL          =0x6B1
PORTF_PIN2CTRL          =0x6B2
PORTF_PIN3CTRL          =0x6B3
PORTF_PIN4CTRL          =0x6B4
PORTF_PIN5CTRL          =0x6B5
PORTF_PIN6CTRL          =0x6B6
PORTF_PIN7CTRL          =0x6B7
PORTG                   =0x6C0
PORTG_DIR               =0x6C0
PORTG_DIRSET            =0x6C1
PORTG_DIRCLR            =0x6C2
PORTG_DIRTGL            =0x6C3
PORTG_OUT               =0x6C4
PORTG_OUTSET            =0x6C5
PORTG_OUTCLR            =0x6C6
PORTG_OUTTGL            =0x6C7
PORTG_IN                =0x6C8
PORTG_INTLVL            =0x6C9
PORTG_INT0MASK          =0x6CA
PORTG_INT1MASK          =0x6CB
PORTG_INTFLAGS          =0x6CC
PORTG_PIN0CTRL          =0x6D0
PORTG_PIN1CTRL          =0x6D1
PORTG_PIN2CTRL          =0x6D2
PORTG_PIN3CTRL          =0x6D3
PORTG_PIN4CTRL          =0x6D4
PORTG_PIN5CTRL          =0x6D5
PORTG_PIN6CTRL          =0x6D6
PORTG_PIN7CTRL          =0x6D7
PORTH                   =0x6E0
PORTH_DIR               =0x6E0
PORTH_DIRSET            =0x6E1
PORTH_DIRCLR            =0x6E2
PORTH_DIRTGL            =0x6E3
PORTH_OUT               =0x6E4
PORTH_OUTSET            =0x6E5
PORTH_OUTCLR            =0x6E6
PORTH_OUTTGL            =0x6E7
PORTH_IN                =0x6E8
PORTH_INTLVL            =0x6E9
PORTH_INT0MASK          =0x6EA
PORTH_INT1MASK          =0x6EB
PORTH_INTFLAGS          =0x6EC
PORTH_PIN0CTRL          =0x6F0
PORTH_PIN1CTRL          =0x6F1
PORTH_PIN2CTRL          =0x6F2
PORTH_PIN3CTRL          =0x6F3
PORTH_PIN4CTRL          =0x6F4
PORTH_PIN5CTRL          =0x6F5
PORTH_PIN6CTRL          =0x6F6
PORTH_PIN7CTRL          =0x6F7
PORTJ                   =0x700
PORTJ_DIR               =0x700
PORTJ_DIRSET            =0x701
PORTJ_DIRCLR            =0x702
PORTJ_DIRTGL            =0x703
PORTJ_OUT               =0x704
PORTJ_OUTSET            =0x705
PORTJ_OUTCLR            =0x706
PORTJ_OUTTGL            =0x707
PORTJ_IN                =0x708
PORTJ_INTLVL            =0x709
PORTJ_INT0MASK          =0x70A
PORTJ_INT1MASK          =0x70B
PORTJ_INTFLAGS          =0x70C
PORTJ_PIN0CTRL          =0x710
PORTJ_PIN1CTRL          =0x711
PORTJ_PIN2CTRL          =0x712
PORTJ_PIN3CTRL          =0x713
PORTJ_PIN4CTRL          =0x714
PORTJ_PIN5CTRL          =0x715
PORTJ_PIN6CTRL          =0x716
PORTJ_PIN7CTRL          =0x717
PORTK                   =0x720
PORTK_DIR               =0x720
PORTK_DIRSET            =0x721
PORTK_DIRCLR            =0x722
PORTK_DIRTGL            =0x723
PORTK_OUT               =0x724
PORTK_OUTSET            =0x725
PORTK_OUTCLR            =0x726
PORTK_OUTTGL            =0x727
PORTK_IN                =0x728
PORTK_INTLVL            =0x729
PORTK_INT0MASK          =0x72A
PORTK_INT1MASK          =0x72B
PORTK_INTFLAGS          =0x72C
PORTK_PIN0CTRL          =0x730
PORTK_PIN1CTRL          =0x731
PORTK_PIN2CTRL          =0x732
PORTK_PIN3CTRL          =0x733
PORTK_PIN4CTRL          =0x734
PORTK_PIN5CTRL          =0x735
PORTK_PIN6CTRL          =0x736
PORTK_PIN7CTRL          =0x737
PORTQ                   =0x7C0
PORTQ_DIR               =0x7C0
PORTQ_DIRSET            =0x7C1
PORTQ_DIRCLR            =0x7C2
PORTQ_DIRTGL            =0x7C3
PORTQ_OUT               =0x7C4
PORTQ_OUTSET            =0x7C5
PORTQ_OUTCLR            =0x7C6
PORTQ_OUTTGL            =0x7C7
PORTQ_IN                =0x7C8
PORTQ_INTLVL            =0x7C9
PORTQ_INT0MASK          =0x7CA
PORTQ_INT1MASK          =0x7CB
PORTQ_INTFLAGS          =0x7CC
PORTQ_PIN0CTRL          =0x7D0
PORTQ_PIN1CTRL          =0x7D1
PORTQ_PIN2CTRL          =0x7D2
PORTQ_PIN3CTRL          =0x7D3
PORTQ_PIN4CTRL          =0x7D4
PORTQ_PIN5CTRL          =0x7D5
PORTQ_PIN6CTRL          =0x7D6
PORTQ_PIN7CTRL          =0x7D7
PORTR                   =0x7E0
PORTR_DIR               =0x7E0
PORTR_DIRSET            =0x7E1
PORTR_DIRCLR            =0x7E2
PORTR_DIRTGL            =0x7E3
PORTR_OUT               =0x7E4
PORTR_OUTSET            =0x7E5
PORTR_OUTCLR            =0x7E6
PORTR_OUTTGL            =0x7E7
PORTR_IN                =0x7E8
PORTR_INTLVL            =0x7E9
PORTR_INT0MASK          =0x7EA
PORTR_INT1MASK          =0x7EB
PORTR_INTFLAGS          =0x7EC
PORTR_PIN0CTRL          =0x7F0
PORTR_PIN1CTRL          =0x7F1
PORTR_PIN2CTRL          =0x7F2
PORTR_PIN3CTRL          =0x7F3
PORTR_PIN4CTRL          =0x7F4
PORTR_PIN5CTRL          =0x7F5
PORTR_PIN6CTRL          =0x7F6
PORTR_PIN7CTRL          =0x7F7
;
; TC registers
TCC0                    =0x800
TCC0_CTRLA              =0x800
TCC0_CTRLB              =0x801
TCC0_CTRLC              =0x802
TCC0_CTRLD              =0x803
TCC0_CTRLE              =0x804
TCC0_INTCTRLA           =0x806
TCC0_INTCTRLB           =0x807
TCC0_CTRLFCLR           =0x808
TCC0_CTRLFSET           =0x809
TCC0_CTRLGCLR           =0x80A
TCC0_CTRLGSET           =0x80B
TCC0_INTFLAGS           =0x80C
TCC0_TEMP               =0x80F
TCC0_CNT                =0x820
TCC0_CNTL               =0x820
TCC0_CNTH               =0x821
TCC0_PER                =0x826
TCC0_PERL               =0x826
TCC0_PERH               =0x827
TCC0_CCA                =0x828
TCC0_CCAL               =0x828
TCC0_CCAH               =0x829
TCC0_CCB                =0x82A
TCC0_CCBL               =0x82A
TCC0_CCBH               =0x82B
TCC0_CCC                =0x82C
TCC0_CCCL               =0x82C
TCC0_CCCH               =0x82D
TCC0_CCD                =0x82E
TCC0_CCDL               =0x82E
TCC0_CCDH               =0x82F
TCC0_PERBUF             =0x836
TCC0_PERBUFL            =0x836
TCC0_PERBUFH            =0x837
TCC0_CCABUF             =0x838
TCC0_CCABUFL            =0x838
TCC0_CCABUFH            =0x839
TCC0_CCBBUF             =0x83A
TCC0_CCBBUFL            =0x83A
TCC0_CCBBUFH            =0x83B
TCC0_CCCBUF             =0x83C
TCC0_CCCBUFL            =0x83C
TCC0_CCCBUFH            =0x83D
TCC0_CCDBUF             =0x83E
TCC0_CCDBUFL            =0x83E
TCC0_CCDBUFH            =0x83F
TCC1                    =0x840
TCC1_CTRLA              =0x840
TCC1_CTRLB              =0x841
TCC1_CTRLC              =0x842
TCC1_CTRLD              =0x843
TCC1_CTRLE              =0x844
TCC1_INTCTRLA           =0x846
TCC1_INTCTRLB           =0x847
TCC1_CTRLFCLR           =0x848
TCC1_CTRLFSET           =0x849
TCC1_CTRLGCLR           =0x84A
TCC1_CTRLGSET           =0x84B
TCC1_INTFLAGS           =0x84C
TCC1_TEMP               =0x84F
TCC1_CNT                =0x860
TCC1_CNTL               =0x860
TCC1_CNTH               =0x861
TCC1_PER                =0x866
TCC1_PERL               =0x866
TCC1_PERH               =0x867
TCC1_CCA                =0x868
TCC1_CCAL               =0x868
TCC1_CCAH               =0x869
TCC1_CCB                =0x86A
TCC1_CCBL               =0x86A
TCC1_CCBH               =0x86B
TCC1_CCC                =0x86C
TCC1_CCCL               =0x86C
TCC1_CCCH               =0x86D
TCC1_CCD                =0x86E
TCC1_CCDL               =0x86E
TCC1_CCDH               =0x86F
TCC1_PERBUF             =0x876
TCC1_PERBUFL            =0x876
TCC1_PERBUFH            =0x877
TCC1_CCABUF             =0x878
TCC1_CCABUFL            =0x878
TCC1_CCABUFH            =0x879
TCC1_CCBBUF             =0x87A
TCC1_CCBBUFL            =0x87A
TCC1_CCBBUFH            =0x87B
TCC1_CCCBUF             =0x87C
TCC1_CCCBUFL            =0x87C
TCC1_CCCBUFH            =0x87D
TCC1_CCDBUF             =0x87E
TCC1_CCDBUFL            =0x87E
TCC1_CCDBUFH            =0x87F
TCD0                    =0x900
TCD0_CTRLA              =0x900
TCD0_CTRLB              =0x901
TCD0_CTRLC              =0x902
TCD0_CTRLD              =0x903
TCD0_CTRLE              =0x904
TCD0_INTCTRLA           =0x906
TCD0_INTCTRLB           =0x907
TCD0_CTRLFCLR           =0x908
TCD0_CTRLFSET           =0x909
TCD0_CTRLGCLR           =0x90A
TCD0_CTRLGSET           =0x90B
TCD0_INTFLAGS           =0x90C
TCD0_TEMP               =0x90F
TCD0_CNT                =0x920
TCD0_CNTL               =0x920
TCD0_CNTH               =0x921
TCD0_PER                =0x926
TCD0_PERL               =0x926
TCD0_PERH               =0x927
TCD0_CCA                =0x928
TCD0_CCAL               =0x928
TCD0_CCAH               =0x929
TCD0_CCB                =0x92A
TCD0_CCBL               =0x92A
TCD0_CCBH               =0x92B
TCD0_CCC                =0x92C
TCD0_CCCL               =0x92C
TCD0_CCCH               =0x92D
TCD0_CCD                =0x92E
TCD0_CCDL               =0x92E
TCD0_CCDH               =0x92F
TCD0_PERBUF             =0x936
TCD0_PERBUFL            =0x936
TCD0_PERBUFH            =0x937
TCD0_CCABUF             =0x938
TCD0_CCABUFL            =0x938
TCD0_CCABUFH            =0x939
TCD0_CCBBUF             =0x93A
TCD0_CCBBUFL            =0x93A
TCD0_CCBBUFH            =0x93B
TCD0_CCCBUF             =0x93C
TCD0_CCCBUFL            =0x93C
TCD0_CCCBUFH            =0x93D
TCD0_CCDBUF             =0x93E
TCD0_CCDBUFL            =0x93E
TCD0_CCDBUFH            =0x93F
TCD1                    =0x940
TCD1_CTRLA              =0x940
TCD1_CTRLB              =0x941
TCD1_CTRLC              =0x942
TCD1_CTRLD              =0x943
TCD1_CTRLE              =0x944
TCD1_INTCTRLA           =0x946
TCD1_INTCTRLB           =0x947
TCD1_CTRLFCLR           =0x948
TCD1_CTRLFSET           =0x949
TCD1_CTRLGCLR           =0x94A
TCD1_CTRLGSET           =0x94B
TCD1_INTFLAGS           =0x94C
TCD1_TEMP               =0x94F
TCD1_CNT                =0x960
TCD1_CNTL               =0x960
TCD1_CNTH               =0x961
TCD1_PER                =0x966
TCD1_PERL               =0x966
TCD1_PERH               =0x967
TCD1_CCA                =0x968
TCD1_CCAL               =0x968
TCD1_CCAH               =0x969
TCD1_CCB                =0x96A
TCD1_CCBL               =0x96A
TCD1_CCBH               =0x96B
TCD1_CCC                =0x96C
TCD1_CCCL               =0x96C
TCD1_CCCH               =0x96D
TCD1_CCD                =0x96E
TCD1_CCDL               =0x96E
TCD1_CCDH               =0x96F
TCD1_PERBUF             =0x976
TCD1_PERBUFL            =0x976
TCD1_PERBUFH            =0x977
TCD1_CCABUF             =0x978
TCD1_CCABUFL            =0x978
TCD1_CCABUFH            =0x979
TCD1_CCBBUF             =0x97A
TCD1_CCBBUFL            =0x97A
TCD1_CCBBUFH            =0x97B
TCD1_CCCBUF             =0x97C
TCD1_CCCBUFL            =0x97C
TCD1_CCCBUFH            =0x97D
TCD1_CCDBUF             =0x97E
TCD1_CCDBUFL            =0x97E
TCD1_CCDBUFH            =0x97F
TCE0                    =0xA00
TCE0_CTRLA              =0xA00
TCE0_CTRLB              =0xA01
TCE0_CTRLC              =0xA02
TCE0_CTRLD              =0xA03
TCE0_CTRLE              =0xA04
TCE0_INTCTRLA           =0xA06
TCE0_INTCTRLB           =0xA07
TCE0_CTRLFCLR           =0xA08
TCE0_CTRLFSET           =0xA09
TCE0_CTRLGCLR           =0xA0A
TCE0_CTRLGSET           =0xA0B
TCE0_INTFLAGS           =0xA0C
TCE0_TEMP               =0xA0F
TCE0_CNT                =0xA20
TCE0_CNTL               =0xA20
TCE0_CNTH               =0xA21
TCE0_PER                =0xA26
TCE0_PERL               =0xA26
TCE0_PERH               =0xA27
TCE0_CCA                =0xA28
TCE0_CCAL               =0xA28
TCE0_CCAH               =0xA29
TCE0_CCB                =0xA2A
TCE0_CCBL               =0xA2A
TCE0_CCBH               =0xA2B
TCE0_CCC                =0xA2C
TCE0_CCCL               =0xA2C
TCE0_CCCH               =0xA2D
TCE0_CCD                =0xA2E
TCE0_CCDL               =0xA2E
TCE0_CCDH               =0xA2F
TCE0_PERBUF             =0xA36
TCE0_PERBUFL            =0xA36
TCE0_PERBUFH            =0xA37
TCE0_CCABUF             =0xA38
TCE0_CCABUFL            =0xA38
TCE0_CCABUFH            =0xA39
TCE0_CCBBUF             =0xA3A
TCE0_CCBBUFL            =0xA3A
TCE0_CCBBUFH            =0xA3B
TCE0_CCCBUF             =0xA3C
TCE0_CCCBUFL            =0xA3C
TCE0_CCCBUFH            =0xA3D
TCE0_CCDBUF             =0xA3E
TCE0_CCDBUFL            =0xA3E
TCE0_CCDBUFH            =0xA3F
TCE1                    =0xA40
TCE1_CTRLA              =0xA40
TCE1_CTRLB              =0xA41
TCE1_CTRLC              =0xA42
TCE1_CTRLD              =0xA43
TCE1_CTRLE              =0xA44
TCE1_INTCTRLA           =0xA46
TCE1_INTCTRLB           =0xA47
TCE1_CTRLFCLR           =0xA48
TCE1_CTRLFSET           =0xA49
TCE1_CTRLGCLR           =0xA4A
TCE1_CTRLGSET           =0xA4B
TCE1_INTFLAGS           =0xA4C
TCE1_TEMP               =0xA4F
TCE1_CNT                =0xA60
TCE1_CNTL               =0xA60
TCE1_CNTH               =0xA61
TCE1_PER                =0xA66
TCE1_PERL               =0xA66
TCE1_PERH               =0xA67
TCE1_CCA                =0xA68
TCE1_CCAL               =0xA68
TCE1_CCAH               =0xA69
TCE1_CCB                =0xA6A
TCE1_CCBL               =0xA6A
TCE1_CCBH               =0xA6B
TCE1_CCC                =0xA6C
TCE1_CCCL               =0xA6C
TCE1_CCCH               =0xA6D
TCE1_CCD                =0xA6E
TCE1_CCDL               =0xA6E
TCE1_CCDH               =0xA6F
TCE1_PERBUF             =0xA76
TCE1_PERBUFL            =0xA76
TCE1_PERBUFH            =0xA77
TCE1_CCABUF             =0xA78
TCE1_CCABUFL            =0xA78
TCE1_CCABUFH            =0xA79
TCE1_CCBBUF             =0xA7A
TCE1_CCBBUFL            =0xA7A
TCE1_CCBBUFH            =0xA7B
TCE1_CCCBUF             =0xA7C
TCE1_CCCBUFL            =0xA7C
TCE1_CCCBUFH            =0xA7D
TCE1_CCDBUF             =0xA7E
TCE1_CCDBUFL            =0xA7E
TCE1_CCDBUFH            =0xA7F
TCF0                    =0xB00
TCF0_CTRLA              =0xB00
TCF0_CTRLB              =0xB01
TCF0_CTRLC              =0xB02
TCF0_CTRLD              =0xB03
TCF0_CTRLE              =0xB04
TCF0_INTCTRLA           =0xB06
TCF0_INTCTRLB           =0xB07
TCF0_CTRLFCLR           =0xB08
TCF0_CTRLFSET           =0xB09
TCF0_CTRLGCLR           =0xB0A
TCF0_CTRLGSET           =0xB0B
TCF0_INTFLAGS           =0xB0C
TCF0_TEMP               =0xB0F
TCF0_CNT                =0xB20
TCF0_CNTL               =0xB20
TCF0_CNTH               =0xB21
TCF0_PER                =0xB26
TCF0_PERL               =0xB26
TCF0_PERH               =0xB27
TCF0_CCA                =0xB28
TCF0_CCAL               =0xB28
TCF0_CCAH               =0xB29
TCF0_CCB                =0xB2A
TCF0_CCBL               =0xB2A
TCF0_CCBH               =0xB2B
TCF0_CCC                =0xB2C
TCF0_CCCL               =0xB2C
TCF0_CCCH               =0xB2D
TCF0_CCD                =0xB2E
TCF0_CCDL               =0xB2E
TCF0_CCDH               =0xB2F
TCF0_PERBUF             =0xB36
TCF0_PERBUFL            =0xB36
TCF0_PERBUFH            =0xB37
TCF0_CCABUF             =0xB38
TCF0_CCABUFL            =0xB38
TCF0_CCABUFH            =0xB39
TCF0_CCBBUF             =0xB3A
TCF0_CCBBUFL            =0xB3A
TCF0_CCBBUFH            =0xB3B
TCF0_CCCBUF             =0xB3C
TCF0_CCCBUFL            =0xB3C
TCF0_CCCBUFH            =0xB3D
TCF0_CCDBUF             =0xB3E
TCF0_CCDBUFL            =0xB3E
TCF0_CCDBUFH            =0xB3F
TCF1                    =0xB40
TCF1_CTRLA              =0xB40
TCF1_CTRLB              =0xB41
TCF1_CTRLC              =0xB42
TCF1_CTRLD              =0xB43
TCF1_CTRLE              =0xB44
TCF1_INTCTRLA           =0xB46
TCF1_INTCTRLB           =0xB47
TCF1_CTRLFCLR           =0xB48
TCF1_CTRLFSET           =0xB49
TCF1_CTRLGCLR           =0xB4A
TCF1_CTRLGSET           =0xB4B
TCF1_INTFLAGS           =0xB4C
TCF1_TEMP               =0xB4F
TCF1_CNT                =0xB60
TCF1_CNTL               =0xB60
TCF1_CNTH               =0xB61
TCF1_PER                =0xB66
TCF1_PERL               =0xB66
TCF1_PERH               =0xB67
TCF1_CCA                =0xB68
TCF1_CCAL               =0xB68
TCF1_CCAH               =0xB69
TCF1_CCB                =0xB6A
TCF1_CCBL               =0xB6A
TCF1_CCBH               =0xB6B
TCF1_CCC                =0xB6C
TCF1_CCCL               =0xB6C
TCF1_CCCH               =0xB6D
TCF1_CCD                =0xB6E
TCF1_CCDL               =0xB6E
TCF1_CCDH               =0xB6F
TCF1_PERBUF             =0xB76
TCF1_PERBUFL            =0xB76
TCF1_PERBUFH            =0xB77
TCF1_CCABUF             =0xB78
TCF1_CCABUFL            =0xB78
TCF1_CCABUFH            =0xB79
TCF1_CCBBUF             =0xB7A
TCF1_CCBBUFL            =0xB7A
TCF1_CCBBUFH            =0xB7B
TCF1_CCCBUF             =0xB7C
TCF1_CCCBUFL            =0xB7C
TCF1_CCCBUFH            =0xB7D
TCF1_CCDBUF             =0xB7E
TCF1_CCDBUFL            =0xB7E
TCF1_CCDBUFH            =0xB7F
;
; AWEX registers
AWEXC                   =0x880
AWEXC_CTRLA             =0x880
AWEXC_FDEMASK           =0x882
AWEXC_FDCTRL            =0x883
AWEXC_STATUS            =0x884
AWEXC_DTBS              =0x886
AWEXC_DTBUFBS           =0x887
AWEXC_DTLS              =0x888
AWEXC_DTHS              =0x889
AWEXC_DTBUFLS           =0x88A
AWEXC_DTBUFHS           =0x88B
AWEXC_OUTOVEN           =0x88C
AWEXE                   =0xA80
AWEXE_CTRLA             =0xA80
AWEXE_FDEMASK           =0xA82
AWEXE_FDCTRL            =0xA83
AWEXE_STATUS            =0xA84
AWEXE_DTBS              =0xA86
AWEXE_DTBUFBS           =0xA87
AWEXE_DTLS              =0xA88
AWEXE_DTHS              =0xA89
AWEXE_DTBUFLS           =0xA8A
AWEXE_DTBUFHS           =0xA8B
AWEXE_OUTOVEN           =0xA8C
;
; HIRES registers
HIRESC                  =0x890
HIRESC_CTRLA            =0x890
HIRESD                  =0x990
HIRESD_CTRLA            =0x990
HIRESE                  =0xA90
HIRESE_CTRLA            =0xA90
HIRESF                  =0xB90
HIRESF_CTRLA            =0xB90
;
; USART registers
USARTC0                 =0x8A0
USARTC0_DATA            =0x8A0
USARTC0_STATUS          =0x8A1
USARTC0_CTRLA           =0x8A3
USARTC0_CTRLB           =0x8A4
USARTC0_CTRLC           =0x8A5
USARTC0_BAUDCTRLA       =0x8A6
USARTC0_BAUDCTRLB       =0x8A7
USARTC1                 =0x8B0
USARTC1_DATA            =0x8B0
USARTC1_STATUS          =0x8B1
USARTC1_CTRLA           =0x8B3
USARTC1_CTRLB           =0x8B4
USARTC1_CTRLC           =0x8B5
USARTC1_BAUDCTRLA       =0x8B6
USARTC1_BAUDCTRLB       =0x8B7
USARTD0                 =0x9A0
USARTD0_DATA            =0x9A0
USARTD0_STATUS          =0x9A1
USARTD0_CTRLA           =0x9A3
USARTD0_CTRLB           =0x9A4
USARTD0_CTRLC           =0x9A5
USARTD0_BAUDCTRLA       =0x9A6
USARTD0_BAUDCTRLB       =0x9A7
USARTD1                 =0x9B0
USARTD1_DATA            =0x9B0
USARTD1_STATUS          =0x9B1
USARTD1_CTRLA           =0x9B3
USARTD1_CTRLB           =0x9B4
USARTD1_CTRLC           =0x9B5
USARTD1_BAUDCTRLA       =0x9B6
USARTD1_BAUDCTRLB       =0x9B7
USARTE0                 =0xAA0
USARTE0_DATA            =0xAA0
USARTE0_STATUS          =0xAA1
USARTE0_CTRLA           =0xAA3
USARTE0_CTRLB           =0xAA4
USARTE0_CTRLC           =0xAA5
USARTE0_BAUDCTRLA       =0xAA6
USARTE0_BAUDCTRLB       =0xAA7
USARTE1                 =0xAB0
USARTE1_DATA            =0xAB0
USARTE1_STATUS          =0xAB1
USARTE1_CTRLA           =0xAB3
USARTE1_CTRLB           =0xAB4
USARTE1_CTRLC           =0xAB5
USARTE1_BAUDCTRLA       =0xAB6
USARTE1_BAUDCTRLB       =0xAB7
USARTF0                 =0xBA0
USARTF0_DATA            =0xBA0
USARTF0_STATUS          =0xBA1
USARTF0_CTRLA           =0xBA3
USARTF0_CTRLB           =0xBA4
USARTF0_CTRLC           =0xBA5
USARTF0_BAUDCTRLA       =0xBA6
USARTF0_BAUDCTRLB       =0xBA7
USARTF1                 =0xBB0
USARTF1_DATA            =0xBB0
USARTF1_STATUS          =0xBB1
USARTF1_CTRLA           =0xBB3
USARTF1_CTRLB           =0xBB4
USARTF1_CTRLC           =0xBB5
USARTF1_BAUDCTRLA       =0xBB6
USARTF1_BAUDCTRLB       =0xBB7
;
; IRCOM
IRCOM                   =0x8F8
IRCOM_TXPLCTRL          =0x8F8
IRCOM_RXPLCTRL          =0x8F9
IRCOM_CTRL              =0x8FA
;
; SPI registers
SPIC                    =0x8C0
SPIC_CTRL               =0x8C0
SPIC_INTCTRL            =0x8C1
SPIC_STATUS             =0x8C2
SPIC_DATA               =0x8C3
SPID                    =0x9C0
SPID_CTRL               =0x9C0
SPID_INTCTRL            =0x9C1
SPID_STATUS             =0x9C2
SPID_DATA               =0x9C3
SPIE                    =0xAC0
SPIE_CTRL               =0xAC0
SPIE_INTCTRL            =0xAC1
SPIE_STATUS             =0xAC2
SPIE_DATA               =0xAC3
SPIF                    =0xBC0
SPIF_CTRL               =0xBC0
SPIF_INTCTRL            =0xBC1
SPIF_STATUS             =0xBC2
SPIF_DATA               =0xBC3
;
; ------------------------------------------------------------
;
; Interrupt Vector Macros
;
.macro set_vector_OSCF_INT
 .area vector (abs)
 .org  0x04
  jmp  @0
 .area text
.endmacro
.macro set_vector_OSCF_OSCF
 .area vector (abs)
 .org  0x04
  jmp  @0
 .area text
.endmacro
.macro set_vector_OSCF
 .area vector (abs)
 .org  0x04
  jmp  @0
 .area text
.endmacro
.macro set_vector_PORTC_INT0
 .area vector (abs)
 .org  0x08
  jmp  @0
 .area text
.endmacro
.macro set_vector_PORTC_INT1
 .area vector (abs)
 .org  0x0C
  jmp  @0
 .area text
.endmacro
.macro set_vector_PORTR_INT0
 .area vector (abs)
 .org  0x10
  jmp  @0
 .area text
.endmacro
.macro set_vector_PORTR_INT1
 .area vector (abs)
 .org  0x14
  jmp  @0
 .area text
.endmacro
.macro set_vector_DMA_CH0
 .area vector (abs)
 .org  0x18
  jmp  @0
 .area text
.endmacro
.macro set_vector_DMA_CH1
 .area vector (abs)
 .org  0x1C
  jmp  @0
 .area text
.endmacro
.macro set_vector_DMA_CH2
 .area vector (abs)
 .org  0x20
  jmp  @0
 .area text
.endmacro
.macro set_vector_DMA_CH3
 .area vector (abs)
 .org  0x24
  jmp  @0
 .area text
.endmacro
.macro set_vector_RTC_PER
 .area vector (abs)
 .org  0x28
  jmp  @0
 .area text
.endmacro
.macro set_vector_RTC_OVF
 .area vector (abs)
 .org  0x28
  jmp  @0
 .area text
.endmacro
.macro set_vector_RTC_COMP
 .area vector (abs)
 .org  0x2C
  jmp  @0
 .area text
.endmacro
.macro set_vector_TWIC_MASTER
 .area vector (abs)
 .org  0x30
  jmp  @0
 .area text
.endmacro
.macro set_vector_TWIC_SLAVE
 .area vector (abs)
 .org  0x34
  jmp  @0
 .area text
.endmacro
.macro set_vector_TCC0_OVF
 .area vector (abs)
 .org  0x38
  jmp  @0
 .area text
.endmacro
.macro set_vector_TCC0_ERR
 .area vector (abs)
 .org  0x3C
  jmp  @0
 .area text
.endmacro
.macro set_vector_TCC0_CCA
 .area vector (abs)
 .org  0x40
  jmp  @0
 .area text
.endmacro
.macro set_vector_TCC0_CCB
 .area vector (abs)
 .org  0x44
  jmp  @0
 .area text
.endmacro
.macro set_vector_TCC0_CCC
 .area vector (abs)
 .org  0x48
  jmp  @0
 .area text
.endmacro
.macro set_vector_TCC0_CCD
 .area vector (abs)
 .org  0x4C
  jmp  @0
 .area text
.endmacro
.macro set_vector_TCC1_OVF
 .area vector (abs)
 .org  0x50
  jmp  @0
 .area text
.endmacro
.macro set_vector_TCC1_ERR
 .area vector (abs)
 .org  0x54
  jmp  @0
 .area text
.endmacro
.macro set_vector_TCC1_CCA
 .area vector (abs)
 .org  0x58
  jmp  @0
 .area text
.endmacro
.macro set_vector_TCC1_CCB
 .area vector (abs)
 .org  0x5C
  jmp  @0
 .area text
.endmacro
.macro set_vector_SPIC_INT
 .area vector (abs)
 .org  0x60
  jmp  @0
 .area text
.endmacro
.macro set_vector_SPIC_SPI
 .area vector (abs)
 .org  0x60
  jmp  @0
 .area text
.endmacro
.macro set_vector_SPIC
 .area vector (abs)
 .org  0x60
  jmp  @0
 .area text
.endmacro
.macro set_vector_USARTC0_RXC
 .area vector (abs)
 .org  0x64
  jmp  @0
 .area text
.endmacro
.macro set_vector_USARTC0_DRE
 .area vector (abs)
 .org  0x68
  jmp  @0
 .area text
.endmacro
.macro set_vector_USARTC0_TXC
 .area vector (abs)
 .org  0x6C
  jmp  @0
 .area text
.endmacro
.macro set_vector_USARTC1_RXC
 .area vector (abs)
 .org  0x70
  jmp  @0
 .area text
.endmacro
.macro set_vector_USARTC1_DRE
 .area vector (abs)
 .org  0x74
  jmp  @0
 .area text
.endmacro
.macro set_vector_USARTC1_TXC
 .area vector (abs)
 .org  0x78
  jmp  @0
 .area text
.endmacro
.macro set_vector_AES_INT
 .area vector (abs)
 .org  0x7C
  jmp  @0
 .area text
.endmacro
.macro set_vector_AES_AES
 .area vector (abs)
 .org  0x7C
  jmp  @0
 .area text
.endmacro
.macro set_vector_AES
 .area vector (abs)
 .org  0x7C
  jmp  @0
 .area text
.endmacro
.macro set_vector_NVM_EE
 .area vector (abs)
 .org  0x80
  jmp  @0
 .area text
.endmacro
.macro set_vector_NVM_SPM
 .area vector (abs)
 .org  0x84
  jmp  @0
 .area text
.endmacro
.macro set_vector_PORTB_INT0
 .area vector (abs)
 .org  0x88
  jmp  @0
 .area text
.endmacro
.macro set_vector_PORTB_INT1
 .area vector (abs)
 .org  0x8C
  jmp  @0
 .area text
.endmacro
.macro set_vector_ACB_COMP0
 .area vector (abs)
 .org  0x90
  jmp  @0
 .area text
.endmacro
.macro set_vector_ACB_COMP1
 .area vector (abs)
 .org  0x94
  jmp  @0
 .area text
.endmacro
.macro set_vector_ACB_WINDOW
 .area vector (abs)
 .org  0x98
  jmp  @0
 .area text
.endmacro
.macro set_vector_ADCB_CH0
 .area vector (abs)
 .org  0x9C
  jmp  @0
 .area text
.endmacro
.macro set_vector_ADCB_CH1
 .area vector (abs)
 .org  0xA0
  jmp  @0
 .area text
.endmacro
.macro set_vector_ADCB_CH2
 .area vector (abs)
 .org  0xA4
  jmp  @0
 .area text
.endmacro
.macro set_vector_ADCB_CH3
 .area vector (abs)
 .org  0xA8
  jmp  @0
 .area text
.endmacro
.macro set_vector_PORTE_INT0
 .area vector (abs)
 .org  0xAC
  jmp  @0
 .area text
.endmacro
.macro set_vector_PORTE_INT1
 .area vector (abs)
 .org  0xB0
  jmp  @0
 .area text
.endmacro
.macro set_vector_TWIE_MASTER
 .area vector (abs)
 .org  0xB4
  jmp  @0
 .area text
.endmacro
.macro set_vector_TWIE_SLAVE
 .area vector (abs)
 .org  0xB8
  jmp  @0
 .area text
.endmacro
.macro set_vector_TCE0_OVF
 .area vector (abs)
 .org  0xBC
  jmp  @0
 .area text
.endmacro
.macro set_vector_TCE0_ERR
 .area vector (abs)
 .org  0xC0
  jmp  @0
 .area text
.endmacro
.macro set_vector_TCE0_CCA
 .area vector (abs)
 .org  0xC4
  jmp  @0
 .area text
.endmacro
.macro set_vector_TCE0_CCB
 .area vector (abs)
 .org  0xC8
  jmp  @0
 .area text
.endmacro
.macro set_vector_TCE0_CCC
 .area vector (abs)
 .org  0xCC
  jmp  @0
 .area text
.endmacro
.macro set_vector_TCE0_CCD
 .area vector (abs)
 .org  0xD0
  jmp  @0
 .area text
.endmacro
.macro set_vector_TCE1_OVF
 .area vector (abs)
 .org  0xD4
  jmp  @0
 .area text
.endmacro
.macro set_vector_TCE1_ERR
 .area vector (abs)
 .org  0xD8
  jmp  @0
 .area text
.endmacro
.macro set_vector_TCE1_CCA
 .area vector (abs)
 .org  0xDC
  jmp  @0
 .area text
.endmacro
.macro set_vector_TCE1_CCB
 .area vector (abs)
 .org  0xE0
  jmp  @0
 .area text
.endmacro
.macro set_vector_SPIE_INT
 .area vector (abs)
 .org  0xE4
  jmp  @0
 .area text
.endmacro
.macro set_vector_SPIE_SPI
 .area vector (abs)
 .org  0xE4
  jmp  @0
 .area text
.endmacro
.macro set_vector_SPIE
 .area vector (abs)
 .org  0xE4
  jmp  @0
 .area text
.endmacro
.macro set_vector_USARTE0_RXC
 .area vector (abs)
 .org  0xE8
  jmp  @0
 .area text
.endmacro
.macro set_vector_USARTE0_DRE
 .area vector (abs)
 .org  0xEC
  jmp  @0
 .area text
.endmacro
.macro set_vector_USARTE0_TXC
 .area vector (abs)
 .org  0xF0
  jmp  @0
 .area text
.endmacro
.macro set_vector_USARTE1_RXC
 .area vector (abs)
 .org  0xF4
  jmp  @0
 .area text
.endmacro
.macro set_vector_USARTE1_DRE
 .area vector (abs)
 .org  0xF8
  jmp  @0
 .area text
.endmacro
.macro set_vector_USARTE1_TXC
 .area vector (abs)
 .org  0xFC
  jmp  @0
 .area text
.endmacro
.macro set_vector_PORTD_INT0
 .area vector (abs)
 .org  0x100
  jmp  @0
 .area text
.endmacro
.macro set_vector_PORTD_INT1
 .area vector (abs)
 .org  0x104
  jmp  @0
 .area text
.endmacro
.macro set_vector_PORTA_INT0
 .area vector (abs)
 .org  0x108
  jmp  @0
 .area text
.endmacro
.macro set_vector_PORTA_INT1
 .area vector (abs)
 .org  0x10C
  jmp  @0
 .area text
.endmacro
.macro set_vector_ACA_COMP0
 .area vector (abs)
 .org  0x110
  jmp  @0
 .area text
.endmacro
.macro set_vector_ACA_COMP1
 .area vector (abs)
 .org  0x114
  jmp  @0
 .area text
.endmacro
.macro set_vector_ACA_WINDOW
 .area vector (abs)
 .org  0x118
  jmp  @0
 .area text
.endmacro
.macro set_vector_ADCA_CH0
 .area vector (abs)
 .org  0x11C
  jmp  @0
 .area text
.endmacro
.macro set_vector_ADCA_CH1
 .area vector (abs)
 .org  0x120
  jmp  @0
 .area text
.endmacro
.macro set_vector_ADCA_CH2
 .area vector (abs)
 .org  0x124
  jmp  @0
 .area text
.endmacro
.macro set_vector_ADCA_CH3
 .area vector (abs)
 .org  0x128
  jmp  @0
 .area text
.endmacro
.macro set_vector_TWID_MASTER
 .area vector (abs)
 .org  0x12C
  jmp  @0
 .area text
.endmacro
.macro set_vector_TWID_SLAVE
 .area vector (abs)
 .org  0x130
  jmp  @0
 .area text
.endmacro
.macro set_vector_TCD0_OVF
 .area vector (abs)
 .org  0x134
  jmp  @0
 .area text
.endmacro
.macro set_vector_TCD0_ERR
 .area vector (abs)
 .org  0x138
  jmp  @0
 .area text
.endmacro
.macro set_vector_TCD0_CCA
 .area vector (abs)
 .org  0x13C
  jmp  @0
 .area text
.endmacro
.macro set_vector_TCD0_CCB
 .area vector (abs)
 .org  0x140
  jmp  @0
 .area text
.endmacro
.macro set_vector_TCD0_CCC
 .area vector (abs)
 .org  0x144
  jmp  @0
 .area text
.endmacro
.macro set_vector_TCD0_CCD
 .area vector (abs)
 .org  0x148
  jmp  @0
 .area text
.endmacro
.macro set_vector_TCD1_OVF
 .area vector (abs)
 .org  0x14C
  jmp  @0
 .area text
.endmacro
.macro set_vector_TCD1_ERR
 .area vector (abs)
 .org  0x150
  jmp  @0
 .area text
.endmacro
.macro set_vector_TCD1_CCA
 .area vector (abs)
 .org  0x154
  jmp  @0
 .area text
.endmacro
.macro set_vector_TCD1_CCB
 .area vector (abs)
 .org  0x158
  jmp  @0
 .area text
.endmacro
.macro set_vector_SPID_INT
 .area vector (abs)
 .org  0x15C
  jmp  @0
 .area text
.endmacro
.macro set_vector_SPID_SPI
 .area vector (abs)
 .org  0x15C
  jmp  @0
 .area text
.endmacro
.macro set_vector_SPID
 .area vector (abs)
 .org  0x15C
  jmp  @0
 .area text
.endmacro
.macro set_vector_USARTD0_RXC
 .area vector (abs)
 .org  0x160
  jmp  @0
 .area text
.endmacro
.macro set_vector_USARTD0_DRE
 .area vector (abs)
 .org  0x164
  jmp  @0
 .area text
.endmacro
.macro set_vector_USARTD0_TXC
 .area vector (abs)
 .org  0x168
  jmp  @0
 .area text
.endmacro
.macro set_vector_USARTD1_RXC
 .area vector (abs)
 .org  0x16C
  jmp  @0
 .area text
.endmacro
.macro set_vector_USARTD1_DRE
 .area vector (abs)
 .org  0x170
  jmp  @0
 .area text
.endmacro
.macro set_vector_USARTD1_TXC
 .area vector (abs)
 .org  0x174
  jmp  @0
 .area text
.endmacro
.macro set_vector_PORTQ_INT0
 .area vector (abs)
 .org  0x178
  jmp  @0
 .area text
.endmacro
.macro set_vector_PORTQ_INT1
 .area vector (abs)
 .org  0x17C
  jmp  @0
 .area text
.endmacro
.macro set_vector_PORTH_INT0
 .area vector (abs)
 .org  0x180
  jmp  @0
 .area text
.endmacro
.macro set_vector_PORTH_INT1
 .area vector (abs)
 .org  0x184
  jmp  @0
 .area text
.endmacro
.macro set_vector_PORTJ_INT0
 .area vector (abs)
 .org  0x188
  jmp  @0
 .area text
.endmacro
.macro set_vector_PORTJ_INT1
 .area vector (abs)
 .org  0x18C
  jmp  @0
 .area text
.endmacro
.macro set_vector_PORTK_INT0
 .area vector (abs)
 .org  0x190
  jmp  @0
 .area text
.endmacro
.macro set_vector_PORTK_INT1
 .area vector (abs)
 .org  0x194
  jmp  @0
 .area text
.endmacro
.macro set_vector_PORTF_INT0
 .area vector (abs)
 .org  0x1A0
  jmp  @0
 .area text
.endmacro
.macro set_vector_PORTF_INT1
 .area vector (abs)
 .org  0x1A4
  jmp  @0
 .area text
.endmacro
.macro set_vector_TWIF_MASTER
 .area vector (abs)
 .org  0x1A8
  jmp  @0
 .area text
.endmacro
.macro set_vector_TWIF_SLAVE
 .area vector (abs)
 .org  0x1AC
  jmp  @0
 .area text
.endmacro
.macro set_vector_TCF0_OVF
 .area vector (abs)
 .org  0x1B0
  jmp  @0
 .area text
.endmacro
.macro set_vector_TCF0_ERR
 .area vector (abs)
 .org  0x1B4
  jmp  @0
 .area text
.endmacro
.macro set_vector_TCF0_CCA
 .area vector (abs)
 .org  0x1B8
  jmp  @0
 .area text
.endmacro
.macro set_vector_TCF0_CCB
 .area vector (abs)
 .org  0x1BC
  jmp  @0
 .area text
.endmacro
.macro set_vector_TCF0_CCC
 .area vector (abs)
 .org  0x1C0
  jmp  @0
 .area text
.endmacro
.macro set_vector_TCF0_CCD
 .area vector (abs)
 .org  0x1C4
  jmp  @0
 .area text
.endmacro
.macro set_vector_TCF1_OVF
 .area vector (abs)
 .org  0x1C8
  jmp  @0
 .area text
.endmacro
.macro set_vector_TCF1_ERR
 .area vector (abs)
 .org  0x1CC
  jmp  @0
 .area text
.endmacro
.macro set_vector_TCF1_CCA
 .area vector (abs)
 .org  0x1D0
  jmp  @0
 .area text
.endmacro
.macro set_vector_TCF1_CCB
 .area vector (abs)
 .org  0x1D4
  jmp  @0
 .area text
.endmacro
.macro set_vector_SPIF_INT
 .area vector (abs)
 .org  0x1D8
  jmp  @0
 .area text
.endmacro
.macro set_vector_SPIF_SPI
 .area vector (abs)
 .org  0x1D8
  jmp  @0
 .area text
.endmacro
.macro set_vector_SPIF
 .area vector (abs)
 .org  0x1D8
  jmp  @0
 .area text
.endmacro
.macro set_vector_USARTF0_RXC
 .area vector (abs)
 .org  0x1DC
  jmp  @0
 .area text
.endmacro
.macro set_vector_USARTF0_DRE
 .area vector (abs)
 .org  0x1E0
  jmp  @0
 .area text
.endmacro
.macro set_vector_USARTF0_TXC
 .area vector (abs)
 .org  0x1E4
  jmp  @0
 .area text
.endmacro
.macro set_vector_USARTF1_RXC
 .area vector (abs)
 .org  0x1E8
  jmp  @0
 .area text
.endmacro
.macro set_vector_USARTF1_DRE
 .area vector (abs)
 .org  0x1EC
  jmp  @0
 .area text
.endmacro
.macro set_vector_USARTF1_TXC
 .area vector (abs)
 .org  0x1F0
  jmp  @0
 .area text
.endmacro
;------
;<eof>
