$date
	Sat Oct 22 21:16:44 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#768206
b11100 &
b11100 %
1$
b11100 !
1"
#768207
0"
#768210
b1110 &
b1110 %
#768214
b111 &
b111 %
#768218
b10110 &
b10110 %
#768222
b1011 &
b1011 %
#768226
b100010 &
b100010 %
#768230
b10001 &
b10001 %
#768234
b110100 &
b110100 %
#768238
b11010 &
b11010 %
#768242
b1101 &
b1101 %
#768246
b101000 &
b101000 %
#768250
b10100 &
b10100 %
#768254
b1010 &
b1010 %
#768258
b101 &
b101 %
#768262
b10000 &
b10000 %
#768266
b1000 &
b1000 %
#768270
b100 &
b100 %
#768274
b10 &
b10 %
#768278
b1 &
1#
b1 %
#768282
b0 &
b0 %
0#
0$
#1748075
b1011 !
1"
#1748078
b1011 &
b1011 %
1$
#1748079
0"
#1748082
b100010 &
b100010 %
#1748086
b10001 &
b10001 %
#1748090
b110100 &
b110100 %
#1748094
b11010 &
b11010 %
#1748098
b1101 &
b1101 %
#1748102
b101000 &
b101000 %
#1748106
b10100 &
b10100 %
#1748110
b1010 &
b1010 %
#1748114
b101 &
b101 %
#1748118
b10000 &
b10000 %
#1748122
b1000 &
b1000 %
#1748126
b100 &
b100 %
#1748130
b10 &
b10 %
#1748134
b1 &
1#
b1 %
#1748138
b0 &
b0 %
0#
0$
#2747682
b100 &
b100 %
1$
b100 !
1"
#2747683
0"
#2747686
b10 &
b10 %
#2747690
b1 &
b1 %
1#
#2747694
b0 &
0#
b0 %
0$
#4500012
