

================================================================
== Vitis HLS Report for 'RFIFilter_0_2048_double_Pipeline_loop_114'
================================================================
* Date:           Wed Jul  5 23:25:33 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        top_graph_top_rfi_C
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.438 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2053|     2053|  20.530 us|  20.530 us|  2053|  2053|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_1  |     2051|     2051|         5|          1|          1|  2048|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.57>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%av_threshold_i_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %av_threshold_i"   --->   Operation 9 'read' 'av_threshold_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sub_i_to_int_i_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %sub_i_to_int_i"   --->   Operation 10 'read' 'sub_i_to_int_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sub_i_i_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %sub_i_i"   --->   Operation 11 'read' 'sub_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%icmp_ln20_2_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln20_2"   --->   Operation 12 'read' 'icmp_ln20_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sub_i_neg_i_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %sub_i_neg_i"   --->   Operation 13 'read' 'sub_i_neg_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln0 = store i12 0, i12 %i"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z9madFilterPdidS_.exit.i"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i_10 = load i12 %i" [../include/rfiFilter.hpp:19]   --->   Operation 16 'load' 'i_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 17 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.99ns)   --->   "%icmp_ln19 = icmp_eq  i12 %i_10, i12 2048" [../include/rfiFilter.hpp:19]   --->   Operation 18 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2048, i64 2048, i64 2048"   --->   Operation 19 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.54ns)   --->   "%add_ln19 = add i12 %i_10, i12 1" [../include/rfiFilter.hpp:19]   --->   Operation 20 'add' 'add_ln19' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln19 = br i1 %icmp_ln19, void %.split2.i_ifconv, void %_Z9madFilterPdidS_.exit29.i.preheader.exitStub" [../include/rfiFilter.hpp:19]   --->   Operation 21 'br' 'br_ln19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i_12_cast_i = zext i12 %i_10" [../include/rfiFilter.hpp:19]   --->   Operation 22 'zext' 'i_12_cast_i' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%RIi_addr = getelementptr i64 %RIi, i64 0, i64 %i_12_cast_i" [../include/rfiFilter.hpp:20]   --->   Operation 23 'getelementptr' 'RIi_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (3.25ns)   --->   "%RIi_load = load i11 %RIi_addr" [../include/rfiFilter.hpp:20]   --->   Operation 24 'load' 'RIi_load' <Predicate = (!icmp_ln19)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i11 @_ssdm_op_PartSelect.i11.i63.i32.i32, i63 %sub_i_neg_i_read, i32 52, i32 62" [../include/rfiFilter.hpp:20]   --->   Operation 25 'partselect' 'tmp_9' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.88ns)   --->   "%icmp_ln20_3 = icmp_ne  i11 %tmp_9, i11 2047" [../include/rfiFilter.hpp:20]   --->   Operation 26 'icmp' 'icmp_ln20_3' <Predicate = (!icmp_ln19)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i11 @_ssdm_op_PartSelect.i11.i63.i32.i32, i63 %sub_i_to_int_i_read, i32 52, i32 62" [../include/rfiFilter.hpp:22]   --->   Operation 27 'partselect' 'tmp_12' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.88ns)   --->   "%icmp_ln22 = icmp_ne  i11 %tmp_12, i11 2047" [../include/rfiFilter.hpp:22]   --->   Operation 28 'icmp' 'icmp_ln22' <Predicate = (!icmp_ln19)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln19 = store i12 %add_ln19, i12 %i" [../include/rfiFilter.hpp:19]   --->   Operation 29 'store' 'store_ln19' <Predicate = (!icmp_ln19)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 30 [1/2] (3.25ns)   --->   "%RIi_load = load i11 %RIi_addr" [../include/rfiFilter.hpp:20]   --->   Operation 30 'load' 'RIi_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>

State 3 <SV = 2> <Delay = 5.46>
ST_3 : Operation 31 [2/2] (5.46ns)   --->   "%tmp_8 = fcmp_olt  i64 %RIi_load, i64 0" [../include/rfiFilter.hpp:20]   --->   Operation 31 'dcmp' 'tmp_8' <Predicate = true> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [2/2] (5.46ns)   --->   "%tmp_10 = fcmp_olt  i64 %RIi_load, i64 %sub_i_i_read" [../include/rfiFilter.hpp:20]   --->   Operation 32 'dcmp' 'tmp_10' <Predicate = true> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [2/2] (5.46ns)   --->   "%tmp_11 = fcmp_ogt  i64 %RIi_load, i64 0" [../include/rfiFilter.hpp:22]   --->   Operation 33 'dcmp' 'tmp_11' <Predicate = true> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [2/2] (5.46ns)   --->   "%tmp_13 = fcmp_ogt  i64 %RIi_load, i64 %av_threshold_i_read" [../include/rfiFilter.hpp:22]   --->   Operation 34 'dcmp' 'tmp_13' <Predicate = true> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.43>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%bitcast_ln20 = bitcast i64 %RIi_load" [../include/rfiFilter.hpp:20]   --->   Operation 35 'bitcast' 'bitcast_ln20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln20, i32 52, i32 62" [../include/rfiFilter.hpp:20]   --->   Operation 36 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln20 = trunc i64 %bitcast_ln20" [../include/rfiFilter.hpp:20]   --->   Operation 37 'trunc' 'trunc_ln20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (1.88ns)   --->   "%icmp_ln20 = icmp_ne  i11 %tmp_7, i11 2047" [../include/rfiFilter.hpp:20]   --->   Operation 38 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (2.89ns)   --->   "%icmp_ln20_1 = icmp_eq  i52 %trunc_ln20, i52 0" [../include/rfiFilter.hpp:20]   --->   Operation 39 'icmp' 'icmp_ln20_1' <Predicate = true> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.97ns)   --->   "%or_ln20 = or i1 %icmp_ln20_1, i1 %icmp_ln20" [../include/rfiFilter.hpp:20]   --->   Operation 40 'or' 'or_ln20' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/2] (5.46ns)   --->   "%tmp_8 = fcmp_olt  i64 %RIi_load, i64 0" [../include/rfiFilter.hpp:20]   --->   Operation 41 'dcmp' 'tmp_8' <Predicate = true> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node and_ln20_1)   --->   "%or_ln20_1 = or i1 %icmp_ln20_2_read, i1 %icmp_ln20_3" [../include/rfiFilter.hpp:20]   --->   Operation 42 'or' 'or_ln20_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node and_ln20_1)   --->   "%and_ln20 = and i1 %or_ln20, i1 %or_ln20_1" [../include/rfiFilter.hpp:20]   --->   Operation 43 'and' 'and_ln20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/2] (5.46ns)   --->   "%tmp_10 = fcmp_olt  i64 %RIi_load, i64 %sub_i_i_read" [../include/rfiFilter.hpp:20]   --->   Operation 44 'dcmp' 'tmp_10' <Predicate = true> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node and_ln20_1)   --->   "%and_ln20_2 = and i1 %and_ln20, i1 %tmp_10" [../include/rfiFilter.hpp:20]   --->   Operation 45 'and' 'and_ln20_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln20_1 = and i1 %and_ln20_2, i1 %tmp_8" [../include/rfiFilter.hpp:20]   --->   Operation 46 'and' 'and_ln20_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/2] (5.46ns)   --->   "%tmp_11 = fcmp_ogt  i64 %RIi_load, i64 0" [../include/rfiFilter.hpp:22]   --->   Operation 47 'dcmp' 'tmp_11' <Predicate = true> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_1)   --->   "%or_ln22 = or i1 %icmp_ln20_2_read, i1 %icmp_ln22" [../include/rfiFilter.hpp:22]   --->   Operation 48 'or' 'or_ln22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_1)   --->   "%and_ln22 = and i1 %or_ln20, i1 %or_ln22" [../include/rfiFilter.hpp:22]   --->   Operation 49 'and' 'and_ln22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/2] (5.46ns)   --->   "%tmp_13 = fcmp_ogt  i64 %RIi_load, i64 %av_threshold_i_read" [../include/rfiFilter.hpp:22]   --->   Operation 50 'dcmp' 'tmp_13' <Predicate = true> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_1)   --->   "%and_ln22_2 = and i1 %and_ln22, i1 %tmp_13" [../include/rfiFilter.hpp:22]   --->   Operation 51 'and' 'and_ln22_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln22_1 = and i1 %and_ln22_2, i1 %tmp_11" [../include/rfiFilter.hpp:22]   --->   Operation 52 'and' 'and_ln22_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 59 'ret' 'ret_ln0' <Predicate = (icmp_ln19)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.73>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [../include/rfiFilter.hpp:19]   --->   Operation 53 'specloopname' 'specloopname_ln19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%RIo_addr = getelementptr i64 %RIo, i64 0, i64 %i_12_cast_i" [../include/rfiFilter.hpp:21]   --->   Operation 54 'getelementptr' 'RIo_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node select_ln20)   --->   "%select_ln22 = select i1 %and_ln22_1, i64 %av_threshold_i_read, i64 %RIi_load" [../include/rfiFilter.hpp:22]   --->   Operation 55 'select' 'select_ln22' <Predicate = (!and_ln20_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln20 = select i1 %and_ln20_1, i64 %sub_i_i_read, i64 %select_ln22" [../include/rfiFilter.hpp:20]   --->   Operation 56 'select' 'select_ln20' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (3.25ns)   --->   "%store_ln21 = store i64 %select_ln20, i11 %RIo_addr" [../include/rfiFilter.hpp:21]   --->   Operation 57 'store' 'store_ln21' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z9madFilterPdidS_.exit.i"   --->   Operation 58 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ RIi]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ sub_i_neg_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ icmp_ln20_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sub_i_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ RIo]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ sub_i_to_int_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ av_threshold_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                   (alloca           ) [ 010000]
av_threshold_i_read (read             ) [ 011111]
sub_i_to_int_i_read (read             ) [ 000000]
sub_i_i_read        (read             ) [ 011111]
icmp_ln20_2_read    (read             ) [ 011110]
sub_i_neg_i_read    (read             ) [ 000000]
store_ln0           (store            ) [ 000000]
br_ln0              (br               ) [ 000000]
i_10                (load             ) [ 000000]
specpipeline_ln0    (specpipeline     ) [ 000000]
icmp_ln19           (icmp             ) [ 011110]
empty               (speclooptripcount) [ 000000]
add_ln19            (add              ) [ 000000]
br_ln19             (br               ) [ 000000]
i_12_cast_i         (zext             ) [ 011111]
RIi_addr            (getelementptr    ) [ 011000]
tmp_9               (partselect       ) [ 000000]
icmp_ln20_3         (icmp             ) [ 011110]
tmp_12              (partselect       ) [ 000000]
icmp_ln22           (icmp             ) [ 011110]
store_ln19          (store            ) [ 000000]
RIi_load            (load             ) [ 010111]
bitcast_ln20        (bitcast          ) [ 000000]
tmp_7               (partselect       ) [ 000000]
trunc_ln20          (trunc            ) [ 000000]
icmp_ln20           (icmp             ) [ 000000]
icmp_ln20_1         (icmp             ) [ 000000]
or_ln20             (or               ) [ 000000]
tmp_8               (dcmp             ) [ 000000]
or_ln20_1           (or               ) [ 000000]
and_ln20            (and              ) [ 000000]
tmp_10              (dcmp             ) [ 000000]
and_ln20_2          (and              ) [ 000000]
and_ln20_1          (and              ) [ 010001]
tmp_11              (dcmp             ) [ 000000]
or_ln22             (or               ) [ 000000]
and_ln22            (and              ) [ 000000]
tmp_13              (dcmp             ) [ 000000]
and_ln22_2          (and              ) [ 000000]
and_ln22_1          (and              ) [ 010001]
specloopname_ln19   (specloopname     ) [ 000000]
RIo_addr            (getelementptr    ) [ 000000]
select_ln22         (select           ) [ 000000]
select_ln20         (select           ) [ 000000]
store_ln21          (store            ) [ 000000]
br_ln0              (br               ) [ 000000]
ret_ln0             (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="RIi">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RIi"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sub_i_neg_i">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub_i_neg_i"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="icmp_ln20_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="icmp_ln20_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sub_i_i">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub_i_i"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="RIo">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RIo"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="sub_i_to_int_i">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub_i_to_int_i"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="av_threshold_i">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="av_threshold_i"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i63"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i63.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="i_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="av_threshold_i_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="64" slack="0"/>
<pin id="66" dir="0" index="1" bw="64" slack="0"/>
<pin id="67" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="av_threshold_i_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="sub_i_to_int_i_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="63" slack="0"/>
<pin id="72" dir="0" index="1" bw="63" slack="0"/>
<pin id="73" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_i_to_int_i_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="sub_i_i_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="64" slack="0"/>
<pin id="78" dir="0" index="1" bw="64" slack="0"/>
<pin id="79" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_i_i_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="icmp_ln20_2_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="icmp_ln20_2_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="sub_i_neg_i_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="63" slack="0"/>
<pin id="90" dir="0" index="1" bw="63" slack="0"/>
<pin id="91" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_i_neg_i_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="RIi_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="64" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="12" slack="0"/>
<pin id="98" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="RIi_addr/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_access_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="11" slack="0"/>
<pin id="103" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="104" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="RIi_load/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="RIo_addr_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="64" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="12" slack="4"/>
<pin id="111" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="RIo_addr/5 "/>
</bind>
</comp>

<comp id="114" class="1004" name="store_ln21_access_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="11" slack="0"/>
<pin id="116" dir="0" index="1" bw="64" slack="0"/>
<pin id="117" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln21/5 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="64" slack="1"/>
<pin id="122" dir="0" index="1" bw="64" slack="0"/>
<pin id="123" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="64" slack="1"/>
<pin id="127" dir="0" index="1" bw="64" slack="2"/>
<pin id="128" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_10/3 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="64" slack="1"/>
<pin id="131" dir="0" index="1" bw="64" slack="0"/>
<pin id="132" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_11/3 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="64" slack="1"/>
<pin id="136" dir="0" index="1" bw="64" slack="2"/>
<pin id="137" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_13/3 "/>
</bind>
</comp>

<comp id="138" class="1004" name="store_ln0_store_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="12" slack="0"/>
<pin id="141" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="i_10_load_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="12" slack="0"/>
<pin id="145" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_10/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="icmp_ln19_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="12" slack="0"/>
<pin id="148" dir="0" index="1" bw="12" slack="0"/>
<pin id="149" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="add_ln19_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="12" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="i_12_cast_i_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="12" slack="0"/>
<pin id="160" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_12_cast_i/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="tmp_9_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="11" slack="0"/>
<pin id="165" dir="0" index="1" bw="63" slack="0"/>
<pin id="166" dir="0" index="2" bw="7" slack="0"/>
<pin id="167" dir="0" index="3" bw="7" slack="0"/>
<pin id="168" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="icmp_ln20_3_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="11" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20_3/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="tmp_12_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="11" slack="0"/>
<pin id="181" dir="0" index="1" bw="63" slack="0"/>
<pin id="182" dir="0" index="2" bw="7" slack="0"/>
<pin id="183" dir="0" index="3" bw="7" slack="0"/>
<pin id="184" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="icmp_ln22_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="11" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="store_ln19_store_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="12" slack="0"/>
<pin id="197" dir="0" index="1" bw="12" slack="0"/>
<pin id="198" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="bitcast_ln20_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="64" slack="2"/>
<pin id="202" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln20/4 "/>
</bind>
</comp>

<comp id="203" class="1004" name="tmp_7_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="11" slack="0"/>
<pin id="205" dir="0" index="1" bw="64" slack="0"/>
<pin id="206" dir="0" index="2" bw="7" slack="0"/>
<pin id="207" dir="0" index="3" bw="7" slack="0"/>
<pin id="208" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="213" class="1004" name="trunc_ln20_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="64" slack="0"/>
<pin id="215" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln20/4 "/>
</bind>
</comp>

<comp id="217" class="1004" name="icmp_ln20_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="11" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/4 "/>
</bind>
</comp>

<comp id="223" class="1004" name="icmp_ln20_1_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="52" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20_1/4 "/>
</bind>
</comp>

<comp id="229" class="1004" name="or_ln20_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln20/4 "/>
</bind>
</comp>

<comp id="235" class="1004" name="or_ln20_1_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="3"/>
<pin id="237" dir="0" index="1" bw="1" slack="3"/>
<pin id="238" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln20_1/4 "/>
</bind>
</comp>

<comp id="239" class="1004" name="and_ln20_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln20/4 "/>
</bind>
</comp>

<comp id="245" class="1004" name="and_ln20_2_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="0"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln20_2/4 "/>
</bind>
</comp>

<comp id="251" class="1004" name="and_ln20_1_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln20_1/4 "/>
</bind>
</comp>

<comp id="257" class="1004" name="or_ln22_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="3"/>
<pin id="259" dir="0" index="1" bw="1" slack="3"/>
<pin id="260" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln22/4 "/>
</bind>
</comp>

<comp id="261" class="1004" name="and_ln22_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln22/4 "/>
</bind>
</comp>

<comp id="267" class="1004" name="and_ln22_2_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="0"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln22_2/4 "/>
</bind>
</comp>

<comp id="273" class="1004" name="and_ln22_1_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="0"/>
<pin id="275" dir="0" index="1" bw="1" slack="0"/>
<pin id="276" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln22_1/4 "/>
</bind>
</comp>

<comp id="279" class="1004" name="select_ln22_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="1"/>
<pin id="281" dir="0" index="1" bw="64" slack="4"/>
<pin id="282" dir="0" index="2" bw="64" slack="3"/>
<pin id="283" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln22/5 "/>
</bind>
</comp>

<comp id="284" class="1004" name="select_ln20_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="1"/>
<pin id="286" dir="0" index="1" bw="64" slack="4"/>
<pin id="287" dir="0" index="2" bw="64" slack="0"/>
<pin id="288" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln20/5 "/>
</bind>
</comp>

<comp id="291" class="1005" name="i_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="12" slack="0"/>
<pin id="293" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="298" class="1005" name="av_threshold_i_read_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="64" slack="2"/>
<pin id="300" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="av_threshold_i_read "/>
</bind>
</comp>

<comp id="304" class="1005" name="sub_i_i_read_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="64" slack="2"/>
<pin id="306" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="sub_i_i_read "/>
</bind>
</comp>

<comp id="310" class="1005" name="icmp_ln20_2_read_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="3"/>
<pin id="312" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln20_2_read "/>
</bind>
</comp>

<comp id="316" class="1005" name="icmp_ln19_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="3"/>
<pin id="318" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln19 "/>
</bind>
</comp>

<comp id="320" class="1005" name="i_12_cast_i_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="64" slack="4"/>
<pin id="322" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="i_12_cast_i "/>
</bind>
</comp>

<comp id="325" class="1005" name="RIi_addr_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="11" slack="1"/>
<pin id="327" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="RIi_addr "/>
</bind>
</comp>

<comp id="330" class="1005" name="icmp_ln20_3_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="3"/>
<pin id="332" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln20_3 "/>
</bind>
</comp>

<comp id="335" class="1005" name="icmp_ln22_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="3"/>
<pin id="337" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln22 "/>
</bind>
</comp>

<comp id="340" class="1005" name="RIi_load_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="64" slack="1"/>
<pin id="342" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="RIi_load "/>
</bind>
</comp>

<comp id="350" class="1005" name="and_ln20_1_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="1"/>
<pin id="352" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln20_1 "/>
</bind>
</comp>

<comp id="355" class="1005" name="and_ln22_1_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="1"/>
<pin id="357" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln22_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="14" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="68"><net_src comp="16" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="12" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="18" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="10" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="16" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="20" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="4" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="18" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="2" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="99"><net_src comp="0" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="40" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="94" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="112"><net_src comp="8" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="40" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="119"><net_src comp="107" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="124"><net_src comp="50" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="133"><net_src comp="50" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="142"><net_src comp="22" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="150"><net_src comp="143" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="32" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="143" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="38" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="161"><net_src comp="143" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="162"><net_src comp="158" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="169"><net_src comp="42" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="170"><net_src comp="88" pin="2"/><net_sink comp="163" pin=1"/></net>

<net id="171"><net_src comp="44" pin="0"/><net_sink comp="163" pin=2"/></net>

<net id="172"><net_src comp="46" pin="0"/><net_sink comp="163" pin=3"/></net>

<net id="177"><net_src comp="163" pin="4"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="48" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="185"><net_src comp="42" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="186"><net_src comp="70" pin="2"/><net_sink comp="179" pin=1"/></net>

<net id="187"><net_src comp="44" pin="0"/><net_sink comp="179" pin=2"/></net>

<net id="188"><net_src comp="46" pin="0"/><net_sink comp="179" pin=3"/></net>

<net id="193"><net_src comp="179" pin="4"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="48" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="199"><net_src comp="152" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="209"><net_src comp="52" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="210"><net_src comp="200" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="211"><net_src comp="44" pin="0"/><net_sink comp="203" pin=2"/></net>

<net id="212"><net_src comp="46" pin="0"/><net_sink comp="203" pin=3"/></net>

<net id="216"><net_src comp="200" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="221"><net_src comp="203" pin="4"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="48" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="227"><net_src comp="213" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="54" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="233"><net_src comp="223" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="217" pin="2"/><net_sink comp="229" pin=1"/></net>

<net id="243"><net_src comp="229" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="235" pin="2"/><net_sink comp="239" pin=1"/></net>

<net id="249"><net_src comp="239" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="125" pin="2"/><net_sink comp="245" pin=1"/></net>

<net id="255"><net_src comp="245" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="120" pin="2"/><net_sink comp="251" pin=1"/></net>

<net id="265"><net_src comp="229" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="257" pin="2"/><net_sink comp="261" pin=1"/></net>

<net id="271"><net_src comp="261" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="134" pin="2"/><net_sink comp="267" pin=1"/></net>

<net id="277"><net_src comp="267" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="129" pin="2"/><net_sink comp="273" pin=1"/></net>

<net id="289"><net_src comp="279" pin="3"/><net_sink comp="284" pin=2"/></net>

<net id="290"><net_src comp="284" pin="3"/><net_sink comp="114" pin=1"/></net>

<net id="294"><net_src comp="60" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="296"><net_src comp="291" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="297"><net_src comp="291" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="301"><net_src comp="64" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="303"><net_src comp="298" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="307"><net_src comp="76" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="309"><net_src comp="304" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="313"><net_src comp="82" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="315"><net_src comp="310" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="319"><net_src comp="146" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="158" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="328"><net_src comp="94" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="333"><net_src comp="173" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="338"><net_src comp="189" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="343"><net_src comp="101" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="345"><net_src comp="340" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="346"><net_src comp="340" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="347"><net_src comp="340" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="348"><net_src comp="340" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="349"><net_src comp="340" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="353"><net_src comp="251" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="358"><net_src comp="273" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="279" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: RIo | {5 }
 - Input state : 
	Port: RFIFilter<0, 2048, double>_Pipeline_loop_114 : RIi | {1 2 }
	Port: RFIFilter<0, 2048, double>_Pipeline_loop_114 : sub_i_neg_i | {1 }
	Port: RFIFilter<0, 2048, double>_Pipeline_loop_114 : icmp_ln20_2 | {1 }
	Port: RFIFilter<0, 2048, double>_Pipeline_loop_114 : sub_i_i | {1 }
	Port: RFIFilter<0, 2048, double>_Pipeline_loop_114 : sub_i_to_int_i | {1 }
	Port: RFIFilter<0, 2048, double>_Pipeline_loop_114 : av_threshold_i | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_10 : 1
		icmp_ln19 : 2
		add_ln19 : 2
		br_ln19 : 3
		i_12_cast_i : 2
		RIi_addr : 3
		RIi_load : 4
		icmp_ln20_3 : 1
		icmp_ln22 : 1
		store_ln19 : 3
	State 2
	State 3
	State 4
		tmp_7 : 1
		trunc_ln20 : 1
		icmp_ln20 : 2
		icmp_ln20_1 : 2
		or_ln20 : 3
		and_ln20 : 3
		and_ln20_2 : 3
		and_ln20_1 : 3
		and_ln22 : 3
		and_ln22_2 : 3
		and_ln22_1 : 3
	State 5
		select_ln20 : 1
		store_ln21 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|  select  |       select_ln22_fu_279       |    0    |    64   |
|          |       select_ln20_fu_284       |    0    |    64   |
|----------|--------------------------------|---------|---------|
|          |        icmp_ln19_fu_146        |    0    |    12   |
|          |       icmp_ln20_3_fu_173       |    0    |    11   |
|   icmp   |        icmp_ln22_fu_189        |    0    |    11   |
|          |        icmp_ln20_fu_217        |    0    |    11   |
|          |       icmp_ln20_1_fu_223       |    0    |    24   |
|----------|--------------------------------|---------|---------|
|    add   |         add_ln19_fu_152        |    0    |    12   |
|----------|--------------------------------|---------|---------|
|          |         and_ln20_fu_239        |    0    |    2    |
|          |        and_ln20_2_fu_245       |    0    |    2    |
|    and   |        and_ln20_1_fu_251       |    0    |    2    |
|          |         and_ln22_fu_261        |    0    |    2    |
|          |        and_ln22_2_fu_267       |    0    |    2    |
|          |        and_ln22_1_fu_273       |    0    |    2    |
|----------|--------------------------------|---------|---------|
|          |         or_ln20_fu_229         |    0    |    2    |
|    or    |        or_ln20_1_fu_235        |    0    |    2    |
|          |         or_ln22_fu_257         |    0    |    2    |
|----------|--------------------------------|---------|---------|
|          | av_threshold_i_read_read_fu_64 |    0    |    0    |
|          | sub_i_to_int_i_read_read_fu_70 |    0    |    0    |
|   read   |     sub_i_i_read_read_fu_76    |    0    |    0    |
|          |   icmp_ln20_2_read_read_fu_82  |    0    |    0    |
|          |   sub_i_neg_i_read_read_fu_88  |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |           grp_fu_120           |    0    |    0    |
|   dcmp   |           grp_fu_125           |    0    |    0    |
|          |           grp_fu_129           |    0    |    0    |
|          |           grp_fu_134           |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   zext   |       i_12_cast_i_fu_158       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |          tmp_9_fu_163          |    0    |    0    |
|partselect|          tmp_12_fu_179         |    0    |    0    |
|          |          tmp_7_fu_203          |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   trunc  |        trunc_ln20_fu_213       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |   227   |
|----------|--------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|      RIi_addr_reg_325     |   11   |
|      RIi_load_reg_340     |   64   |
|     and_ln20_1_reg_350    |    1   |
|     and_ln22_1_reg_355    |    1   |
|av_threshold_i_read_reg_298|   64   |
|    i_12_cast_i_reg_320    |   64   |
|         i_reg_291         |   12   |
|     icmp_ln19_reg_316     |    1   |
|  icmp_ln20_2_read_reg_310 |    1   |
|    icmp_ln20_3_reg_330    |    1   |
|     icmp_ln22_reg_335     |    1   |
|    sub_i_i_read_reg_304   |   64   |
+---------------------------+--------+
|           Total           |   285  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_101 |  p0  |   2  |  11  |   22   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   22   ||  1.588  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   227  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   285  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   285  |   236  |
+-----------+--------+--------+--------+
