{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1641828426797 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1641828426797 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 10 17:27:06 2022 " "Processing started: Mon Jan 10 17:27:06 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1641828426797 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641828426797 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off STOPWATCH -c STOPWATCH " "Command: quartus_map --read_settings_files=on --write_settings_files=off STOPWATCH -c STOPWATCH" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641828426797 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1641828427136 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1641828427136 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a1 A1 UPTO9COUNT.sv(2) " "Verilog HDL Declaration information at UPTO9COUNT.sv(2): object \"a1\" differs only in case from object \"A1\" in the same scope" {  } { { "UPTO9COUNT.sv" "" { Text "D:/ZC-CIE 239/project/UPTO9COUNT.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641828433232 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a2 A2 UPTO9COUNT.sv(2) " "Verilog HDL Declaration information at UPTO9COUNT.sv(2): object \"a2\" differs only in case from object \"A2\" in the same scope" {  } { { "UPTO9COUNT.sv" "" { Text "D:/ZC-CIE 239/project/UPTO9COUNT.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641828433232 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a3 A3 UPTO9COUNT.sv(2) " "Verilog HDL Declaration information at UPTO9COUNT.sv(2): object \"a3\" differs only in case from object \"A3\" in the same scope" {  } { { "UPTO9COUNT.sv" "" { Text "D:/ZC-CIE 239/project/UPTO9COUNT.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641828433232 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a4 A4 UPTO9COUNT.sv(2) " "Verilog HDL Declaration information at UPTO9COUNT.sv(2): object \"a4\" differs only in case from object \"A4\" in the same scope" {  } { { "UPTO9COUNT.sv" "" { Text "D:/ZC-CIE 239/project/UPTO9COUNT.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641828433232 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a5 A5 UPTO9COUNT.sv(2) " "Verilog HDL Declaration information at UPTO9COUNT.sv(2): object \"a5\" differs only in case from object \"A5\" in the same scope" {  } { { "UPTO9COUNT.sv" "" { Text "D:/ZC-CIE 239/project/UPTO9COUNT.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641828433232 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a1 A1 UPTO9COUNT.sv(17) " "Verilog HDL Declaration information at UPTO9COUNT.sv(17): object \"a1\" differs only in case from object \"A1\" in the same scope" {  } { { "UPTO9COUNT.sv" "" { Text "D:/ZC-CIE 239/project/UPTO9COUNT.sv" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641828433232 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a2 A2 UPTO9COUNT.sv(17) " "Verilog HDL Declaration information at UPTO9COUNT.sv(17): object \"a2\" differs only in case from object \"A2\" in the same scope" {  } { { "UPTO9COUNT.sv" "" { Text "D:/ZC-CIE 239/project/UPTO9COUNT.sv" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641828433232 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a3 A3 UPTO9COUNT.sv(17) " "Verilog HDL Declaration information at UPTO9COUNT.sv(17): object \"a3\" differs only in case from object \"A3\" in the same scope" {  } { { "UPTO9COUNT.sv" "" { Text "D:/ZC-CIE 239/project/UPTO9COUNT.sv" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641828433232 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a4 A4 UPTO9COUNT.sv(17) " "Verilog HDL Declaration information at UPTO9COUNT.sv(17): object \"a4\" differs only in case from object \"A4\" in the same scope" {  } { { "UPTO9COUNT.sv" "" { Text "D:/ZC-CIE 239/project/UPTO9COUNT.sv" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641828433232 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a5 A5 UPTO9COUNT.sv(17) " "Verilog HDL Declaration information at UPTO9COUNT.sv(17): object \"a5\" differs only in case from object \"A5\" in the same scope" {  } { { "UPTO9COUNT.sv" "" { Text "D:/ZC-CIE 239/project/UPTO9COUNT.sv" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641828433232 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a1 A1 UPTO9COUNT.sv(32) " "Verilog HDL Declaration information at UPTO9COUNT.sv(32): object \"a1\" differs only in case from object \"A1\" in the same scope" {  } { { "UPTO9COUNT.sv" "" { Text "D:/ZC-CIE 239/project/UPTO9COUNT.sv" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641828433232 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a2 A2 UPTO9COUNT.sv(32) " "Verilog HDL Declaration information at UPTO9COUNT.sv(32): object \"a2\" differs only in case from object \"A2\" in the same scope" {  } { { "UPTO9COUNT.sv" "" { Text "D:/ZC-CIE 239/project/UPTO9COUNT.sv" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641828433232 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a3 A3 UPTO9COUNT.sv(32) " "Verilog HDL Declaration information at UPTO9COUNT.sv(32): object \"a3\" differs only in case from object \"A3\" in the same scope" {  } { { "UPTO9COUNT.sv" "" { Text "D:/ZC-CIE 239/project/UPTO9COUNT.sv" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641828433232 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a4 A4 UPTO9COUNT.sv(32) " "Verilog HDL Declaration information at UPTO9COUNT.sv(32): object \"a4\" differs only in case from object \"A4\" in the same scope" {  } { { "UPTO9COUNT.sv" "" { Text "D:/ZC-CIE 239/project/UPTO9COUNT.sv" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641828433232 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a5 A5 UPTO9COUNT.sv(32) " "Verilog HDL Declaration information at UPTO9COUNT.sv(32): object \"a5\" differs only in case from object \"A5\" in the same scope" {  } { { "UPTO9COUNT.sv" "" { Text "D:/ZC-CIE 239/project/UPTO9COUNT.sv" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641828433232 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a6 A6 UPTO9COUNT.sv(32) " "Verilog HDL Declaration information at UPTO9COUNT.sv(32): object \"a6\" differs only in case from object \"A6\" in the same scope" {  } { { "UPTO9COUNT.sv" "" { Text "D:/ZC-CIE 239/project/UPTO9COUNT.sv" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641828433232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "upto9count.sv 4 4 " "Found 4 design units, including 4 entities, in source file upto9count.sv" { { "Info" "ISGN_ENTITY_NAME" "1 logicblockof9d1 " "Found entity 1: logicblockof9d1" {  } { { "UPTO9COUNT.sv" "" { Text "D:/ZC-CIE 239/project/UPTO9COUNT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641828433232 ""} { "Info" "ISGN_ENTITY_NAME" "2 logicblockof9d2 " "Found entity 2: logicblockof9d2" {  } { { "UPTO9COUNT.sv" "" { Text "D:/ZC-CIE 239/project/UPTO9COUNT.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641828433232 ""} { "Info" "ISGN_ENTITY_NAME" "3 logicblockof9d3 " "Found entity 3: logicblockof9d3" {  } { { "UPTO9COUNT.sv" "" { Text "D:/ZC-CIE 239/project/UPTO9COUNT.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641828433232 ""} { "Info" "ISGN_ENTITY_NAME" "4 UPTO9C " "Found entity 4: UPTO9C" {  } { { "UPTO9COUNT.sv" "" { Text "D:/ZC-CIE 239/project/UPTO9COUNT.sv" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641828433232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641828433232 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a1 A1 UPTO5C.sv(2) " "Verilog HDL Declaration information at UPTO5C.sv(2): object \"a1\" differs only in case from object \"A1\" in the same scope" {  } { { "UPTO5C.sv" "" { Text "D:/ZC-CIE 239/project/UPTO5C.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641828433357 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a2 A2 UPTO5C.sv(2) " "Verilog HDL Declaration information at UPTO5C.sv(2): object \"a2\" differs only in case from object \"A2\" in the same scope" {  } { { "UPTO5C.sv" "" { Text "D:/ZC-CIE 239/project/UPTO5C.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641828433357 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a3 A3 UPTO5C.sv(2) " "Verilog HDL Declaration information at UPTO5C.sv(2): object \"a3\" differs only in case from object \"A3\" in the same scope" {  } { { "UPTO5C.sv" "" { Text "D:/ZC-CIE 239/project/UPTO5C.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641828433357 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a4 A4 UPTO5C.sv(2) " "Verilog HDL Declaration information at UPTO5C.sv(2): object \"a4\" differs only in case from object \"A4\" in the same scope" {  } { { "UPTO5C.sv" "" { Text "D:/ZC-CIE 239/project/UPTO5C.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641828433357 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a1 A1 UPTO5C.sv(15) " "Verilog HDL Declaration information at UPTO5C.sv(15): object \"a1\" differs only in case from object \"A1\" in the same scope" {  } { { "UPTO5C.sv" "" { Text "D:/ZC-CIE 239/project/UPTO5C.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641828433357 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a2 A2 UPTO5C.sv(15) " "Verilog HDL Declaration information at UPTO5C.sv(15): object \"a2\" differs only in case from object \"A2\" in the same scope" {  } { { "UPTO5C.sv" "" { Text "D:/ZC-CIE 239/project/UPTO5C.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641828433357 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a3 A3 UPTO5C.sv(15) " "Verilog HDL Declaration information at UPTO5C.sv(15): object \"a3\" differs only in case from object \"A3\" in the same scope" {  } { { "UPTO5C.sv" "" { Text "D:/ZC-CIE 239/project/UPTO5C.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641828433357 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a4 A4 UPTO5C.sv(15) " "Verilog HDL Declaration information at UPTO5C.sv(15): object \"a4\" differs only in case from object \"A4\" in the same scope" {  } { { "UPTO5C.sv" "" { Text "D:/ZC-CIE 239/project/UPTO5C.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641828433357 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a5 A5 UPTO5C.sv(15) " "Verilog HDL Declaration information at UPTO5C.sv(15): object \"a5\" differs only in case from object \"A5\" in the same scope" {  } { { "UPTO5C.sv" "" { Text "D:/ZC-CIE 239/project/UPTO5C.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641828433357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "upto5c.sv 3 3 " "Found 3 design units, including 3 entities, in source file upto5c.sv" { { "Info" "ISGN_ENTITY_NAME" "1 logicblockof5d1 " "Found entity 1: logicblockof5d1" {  } { { "UPTO5C.sv" "" { Text "D:/ZC-CIE 239/project/UPTO5C.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641828433357 ""} { "Info" "ISGN_ENTITY_NAME" "2 logicblockof5d2 " "Found entity 2: logicblockof5d2" {  } { { "UPTO5C.sv" "" { Text "D:/ZC-CIE 239/project/UPTO5C.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641828433357 ""} { "Info" "ISGN_ENTITY_NAME" "3 UPTO5C " "Found entity 3: UPTO5C" {  } { { "UPTO5C.sv" "" { Text "D:/ZC-CIE 239/project/UPTO5C.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641828433357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641828433357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "todisplay.sv 2 2 " "Found 2 design units, including 2 entities, in source file todisplay.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "ToDisplay.sv" "" { Text "D:/ZC-CIE 239/project/ToDisplay.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641828433389 ""} { "Info" "ISGN_ENTITY_NAME" "2 Todisplay " "Found entity 2: Todisplay" {  } { { "ToDisplay.sv" "" { Text "D:/ZC-CIE 239/project/ToDisplay.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641828433389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641828433389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stopwatch_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file stopwatch_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 STOPWATCH_TB " "Found entity 1: STOPWATCH_TB" {  } { { "STOPWATCH_TB.sv" "" { Text "D:/ZC-CIE 239/project/STOPWATCH_TB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641828433389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641828433389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stopwatch.sv 1 1 " "Found 1 design units, including 1 entities, in source file stopwatch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 STOPWATCH " "Found entity 1: STOPWATCH" {  } { { "STOPWATCH.sv" "" { Text "D:/ZC-CIE 239/project/STOPWATCH.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641828433389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641828433389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serialload5.sv 1 1 " "Found 1 design units, including 1 entities, in source file serialload5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SerialLoad5 " "Found entity 1: SerialLoad5" {  } { { "SerialLoad5.sv" "" { Text "D:/ZC-CIE 239/project/SerialLoad5.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641828433389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641828433389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "min_sec_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file min_sec_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MIN_SEC_COUNTER " "Found entity 1: MIN_SEC_COUNTER" {  } { { "MIN_SEC_COUNTER.sv" "" { Text "D:/ZC-CIE 239/project/MIN_SEC_COUNTER.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641828433389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641828433389 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LOAD load MAINFSM.sv(1) " "Verilog HDL Declaration information at MAINFSM.sv(1): object \"LOAD\" differs only in case from object \"load\" in the same scope" {  } { { "MAINFSM.sv" "" { Text "D:/ZC-CIE 239/project/MAINFSM.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641828433498 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "MAINFSM.sv(150) " "Verilog HDL information at MAINFSM.sv(150): always construct contains both blocking and non-blocking assignments" {  } { { "MAINFSM.sv" "" { Text "D:/ZC-CIE 239/project/MAINFSM.sv" 150 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1641828433498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mainfsm.sv 2 2 " "Found 2 design units, including 2 entities, in source file mainfsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MAINFSM " "Found entity 1: MAINFSM" {  } { { "MAINFSM.sv" "" { Text "D:/ZC-CIE 239/project/MAINFSM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641828433498 ""} { "Info" "ISGN_ENTITY_NAME" "2 clkdiv " "Found entity 2: clkdiv" {  } { { "MAINFSM.sv" "" { Text "D:/ZC-CIE 239/project/MAINFSM.sv" 138 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641828433498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641828433498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gattedclocks.sv 1 1 " "Found 1 design units, including 1 entities, in source file gattedclocks.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ANDGCLK " "Found entity 1: ANDGCLK" {  } { { "GATTEDCLOCKS.sv" "" { Text "D:/ZC-CIE 239/project/GATTEDCLOCKS.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641828433498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641828433498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "disp_hex_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file disp_hex_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 disp_hex_mux " "Found entity 1: disp_hex_mux" {  } { { "Disp_hex_mux.sv" "" { Text "D:/ZC-CIE 239/project/Disp_hex_mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641828433514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641828433514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flip_flop.sv 2 2 " "Found 2 design units, including 2 entities, in source file d_flip_flop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 d_ff " "Found entity 1: d_ff" {  } { { "D_flip_flop.sv" "" { Text "D:/ZC-CIE 239/project/D_flip_flop.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641828433514 ""} { "Info" "ISGN_ENTITY_NAME" "2 d_ff1 " "Found entity 2: d_ff1" {  } { { "D_flip_flop.sv" "" { Text "D:/ZC-CIE 239/project/D_flip_flop.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641828433514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641828433514 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "restb D_flip_flop.sv(15) " "Verilog HDL Implicit Net warning at D_flip_flop.sv(15): created implicit net for \"restb\"" {  } { { "D_flip_flop.sv" "" { Text "D:/ZC-CIE 239/project/D_flip_flop.sv" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641828433529 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "setb D_flip_flop.sv(16) " "Verilog HDL Implicit Net warning at D_flip_flop.sv(16): created implicit net for \"setb\"" {  } { { "D_flip_flop.sv" "" { Text "D:/ZC-CIE 239/project/D_flip_flop.sv" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641828433529 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "t1 D_flip_flop.sv(17) " "Verilog HDL Implicit Net warning at D_flip_flop.sv(17): created implicit net for \"t1\"" {  } { { "D_flip_flop.sv" "" { Text "D:/ZC-CIE 239/project/D_flip_flop.sv" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641828433529 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "t2 D_flip_flop.sv(17) " "Verilog HDL Implicit Net warning at D_flip_flop.sv(17): created implicit net for \"t2\"" {  } { { "D_flip_flop.sv" "" { Text "D:/ZC-CIE 239/project/D_flip_flop.sv" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641828433529 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "t4 D_flip_flop.sv(17) " "Verilog HDL Implicit Net warning at D_flip_flop.sv(17): created implicit net for \"t4\"" {  } { { "D_flip_flop.sv" "" { Text "D:/ZC-CIE 239/project/D_flip_flop.sv" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641828433529 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "t3 D_flip_flop.sv(19) " "Verilog HDL Implicit Net warning at D_flip_flop.sv(19): created implicit net for \"t3\"" {  } { { "D_flip_flop.sv" "" { Text "D:/ZC-CIE 239/project/D_flip_flop.sv" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641828433529 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "STOPWATCH " "Elaborating entity \"STOPWATCH\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1641828433576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkdiv clkdiv:CLOCKTO1SEC " "Elaborating entity \"clkdiv\" for hierarchy \"clkdiv:CLOCKTO1SEC\"" {  } { { "STOPWATCH.sv" "CLOCKTO1SEC" { Text "D:/ZC-CIE 239/project/STOPWATCH.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641828433607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAINFSM MAINFSM:MYFSM " "Elaborating entity \"MAINFSM\" for hierarchy \"MAINFSM:MYFSM\"" {  } { { "STOPWATCH.sv" "MYFSM" { Text "D:/ZC-CIE 239/project/STOPWATCH.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641828433655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIN_SEC_COUNTER MIN_SEC_COUNTER:MYCLKCOUNT " "Elaborating entity \"MIN_SEC_COUNTER\" for hierarchy \"MIN_SEC_COUNTER:MYCLKCOUNT\"" {  } { { "STOPWATCH.sv" "MYCLKCOUNT" { Text "D:/ZC-CIE 239/project/STOPWATCH.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641828433686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ANDGCLK MIN_SEC_COUNTER:MYCLKCOUNT\|ANDGCLK:A1 " "Elaborating entity \"ANDGCLK\" for hierarchy \"MIN_SEC_COUNTER:MYCLKCOUNT\|ANDGCLK:A1\"" {  } { { "MIN_SEC_COUNTER.sv" "A1" { Text "D:/ZC-CIE 239/project/MIN_SEC_COUNTER.sv" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641828433701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_ff MIN_SEC_COUNTER:MYCLKCOUNT\|ANDGCLK:A1\|d_ff:DFF1 " "Elaborating entity \"d_ff\" for hierarchy \"MIN_SEC_COUNTER:MYCLKCOUNT\|ANDGCLK:A1\|d_ff:DFF1\"" {  } { { "GATTEDCLOCKS.sv" "DFF1" { Text "D:/ZC-CIE 239/project/GATTEDCLOCKS.sv" 3 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641828433701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_ff1 MIN_SEC_COUNTER:MYCLKCOUNT\|ANDGCLK:A1\|d_ff:DFF1\|d_ff1:mydff " "Elaborating entity \"d_ff1\" for hierarchy \"MIN_SEC_COUNTER:MYCLKCOUNT\|ANDGCLK:A1\|d_ff:DFF1\|d_ff1:mydff\"" {  } { { "D_flip_flop.sv" "mydff" { Text "D:/ZC-CIE 239/project/D_flip_flop.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641828433732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UPTO9C MIN_SEC_COUNTER:MYCLKCOUNT\|UPTO9C:SEC_ONES " "Elaborating entity \"UPTO9C\" for hierarchy \"MIN_SEC_COUNTER:MYCLKCOUNT\|UPTO9C:SEC_ONES\"" {  } { { "MIN_SEC_COUNTER.sv" "SEC_ONES" { Text "D:/ZC-CIE 239/project/MIN_SEC_COUNTER.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641828433748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logicblockof9d1 MIN_SEC_COUNTER:MYCLKCOUNT\|UPTO9C:SEC_ONES\|logicblockof9d1:LB1 " "Elaborating entity \"logicblockof9d1\" for hierarchy \"MIN_SEC_COUNTER:MYCLKCOUNT\|UPTO9C:SEC_ONES\|logicblockof9d1:LB1\"" {  } { { "UPTO9COUNT.sv" "LB1" { Text "D:/ZC-CIE 239/project/UPTO9COUNT.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641828433779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logicblockof9d2 MIN_SEC_COUNTER:MYCLKCOUNT\|UPTO9C:SEC_ONES\|logicblockof9d2:LB2 " "Elaborating entity \"logicblockof9d2\" for hierarchy \"MIN_SEC_COUNTER:MYCLKCOUNT\|UPTO9C:SEC_ONES\|logicblockof9d2:LB2\"" {  } { { "UPTO9COUNT.sv" "LB2" { Text "D:/ZC-CIE 239/project/UPTO9COUNT.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641828433795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logicblockof9d3 MIN_SEC_COUNTER:MYCLKCOUNT\|UPTO9C:SEC_ONES\|logicblockof9d3:LB3 " "Elaborating entity \"logicblockof9d3\" for hierarchy \"MIN_SEC_COUNTER:MYCLKCOUNT\|UPTO9C:SEC_ONES\|logicblockof9d3:LB3\"" {  } { { "UPTO9COUNT.sv" "LB3" { Text "D:/ZC-CIE 239/project/UPTO9COUNT.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641828433811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UPTO5C MIN_SEC_COUNTER:MYCLKCOUNT\|UPTO5C:SEC_TENS " "Elaborating entity \"UPTO5C\" for hierarchy \"MIN_SEC_COUNTER:MYCLKCOUNT\|UPTO5C:SEC_TENS\"" {  } { { "MIN_SEC_COUNTER.sv" "SEC_TENS" { Text "D:/ZC-CIE 239/project/MIN_SEC_COUNTER.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641828433826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logicblockof5d1 MIN_SEC_COUNTER:MYCLKCOUNT\|UPTO5C:SEC_TENS\|logicblockof5d1:LB1 " "Elaborating entity \"logicblockof5d1\" for hierarchy \"MIN_SEC_COUNTER:MYCLKCOUNT\|UPTO5C:SEC_TENS\|logicblockof5d1:LB1\"" {  } { { "UPTO5C.sv" "LB1" { Text "D:/ZC-CIE 239/project/UPTO5C.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641828433842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logicblockof5d2 MIN_SEC_COUNTER:MYCLKCOUNT\|UPTO5C:SEC_TENS\|logicblockof5d2:LB2 " "Elaborating entity \"logicblockof5d2\" for hierarchy \"MIN_SEC_COUNTER:MYCLKCOUNT\|UPTO5C:SEC_TENS\|logicblockof5d2:LB2\"" {  } { { "UPTO5C.sv" "LB2" { Text "D:/ZC-CIE 239/project/UPTO5C.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641828433873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Todisplay Todisplay:MYDISPLAY " "Elaborating entity \"Todisplay\" for hierarchy \"Todisplay:MYDISPLAY\"" {  } { { "STOPWATCH.sv" "MYDISPLAY" { Text "D:/ZC-CIE 239/project/STOPWATCH.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641828433889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1 Todisplay:MYDISPLAY\|mux2x1:mymux00 " "Elaborating entity \"mux2x1\" for hierarchy \"Todisplay:MYDISPLAY\|mux2x1:mymux00\"" {  } { { "ToDisplay.sv" "mymux00" { Text "D:/ZC-CIE 239/project/ToDisplay.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641828433905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disp_hex_mux disp_hex_mux:finaldisplay " "Elaborating entity \"disp_hex_mux\" for hierarchy \"disp_hex_mux:finaldisplay\"" {  } { { "STOPWATCH.sv" "finaldisplay" { Text "D:/ZC-CIE 239/project/STOPWATCH.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641828433920 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Disp_hex_mux.sv(26) " "Verilog HDL assignment warning at Disp_hex_mux.sv(26): truncated value with size 32 to match size of target (4)" {  } { { "Disp_hex_mux.sv" "" { Text "D:/ZC-CIE 239/project/Disp_hex_mux.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641828433936 "|STOPWATCH|disp_hex_mux:finaldisplay"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "load5min serielload5 " "Node instance \"load5min\" instantiates undefined entity \"serielload5\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "MIN_SEC_COUNTER.sv" "load5min" { Text "D:/ZC-CIE 239/project/MIN_SEC_COUNTER.sv" 15 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1641828433952 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/ZC-CIE 239/project/output_files/STOPWATCH.map.smsg " "Generated suppressed messages file D:/ZC-CIE 239/project/output_files/STOPWATCH.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641828433983 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4708 " "Peak virtual memory: 4708 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1641828434014 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jan 10 17:27:14 2022 " "Processing ended: Mon Jan 10 17:27:14 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1641828434014 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1641828434014 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1641828434014 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1641828434014 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 8 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 8 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1641828434718 ""}
