-- generated by newgenasym Wed Sep 26 10:48:02 2007

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity salf78 is
    port (    
	GND1:      INOUT  STD_LOGIC;    
	GND2:      INOUT  STD_LOGIC;    
	GND3:      INOUT  STD_LOGIC;    
	GND4:      INOUT  STD_LOGIC;    
	GND5:      INOUT  STD_LOGIC;    
	GND6:      INOUT  STD_LOGIC;    
	INPUT:     INOUT  STD_LOGIC;    
	OUTPUT1:   INOUT  STD_LOGIC);
end salf78;
