Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Thu Jan 16 00:38:00 2020
| Host             : HIH-D-6446 running 64-bit Service Pack 1  (build 7601)
| Command          : report_power -file embedded_design_power_routed.rpt -pb embedded_design_power_summary_routed.pb -rpx embedded_design_power_routed.rpx
| Design           : embedded_design
| Device           : xc7z100ffg900-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 2.173        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.926        |
| Device Static (W)        | 0.247        |
| Effective TJA (C/W)      | 1.8          |
| Max Ambient (C)          | 81.2         |
| Junction Temperature (C) | 28.8         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.034 |        9 |       --- |             --- |
| Slice Logic              |     0.009 |     9646 |       --- |             --- |
|   LUT as Logic           |     0.007 |     3114 |    277400 |            1.12 |
|   Register               |    <0.001 |     4924 |    554800 |            0.89 |
|   CARRY4                 |    <0.001 |      222 |     69350 |            0.32 |
|   LUT as Distributed RAM |    <0.001 |       26 |    108200 |            0.02 |
|   LUT as Shift Register  |    <0.001 |      148 |    108200 |            0.14 |
|   F7/F8 Muxes            |    <0.001 |        4 |    277400 |           <0.01 |
|   Others                 |     0.000 |      471 |       --- |             --- |
| Signals                  |     0.013 |     7439 |       --- |             --- |
| Block RAM                |     0.005 |        2 |       755 |            0.26 |
| MMCM                     |     0.220 |        2 |         8 |           25.00 |
| DSPs                     |     0.006 |        9 |      2020 |            0.45 |
| I/O                      |     0.011 |       36 |       362 |            9.94 |
| PS7                      |     1.628 |        1 |       --- |             --- |
| Static Power             |     0.247 |          |           |                 |
| Total                    |     2.173 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.144 |       0.068 |      0.076 |
| Vccaux    |       1.800 |     0.166 |       0.123 |      0.043 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.006 |       0.005 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.003 |       0.000 |      0.003 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.833 |       0.815 |      0.018 |
| Vccpaux   |       1.800 |     0.062 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.018 |       0.015 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       1.800 |     0.004 |       0.003 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.3                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+----------------------------------+-----------------------------------------------------------+-----------------+
| Clock                            | Domain                                                    | Constraint (ns) |
+----------------------------------+-----------------------------------------------------------+-----------------+
| clk_fpga_0                       | ps_subsys_i/proc_arm/inst/FCLK_CLK_unbuffered[0]          |            10.0 |
| clk_fpga_1                       | ps_subsys_i/proc_arm/inst/FCLK_CLK1                       |             5.0 |
| clk_fpga_1                       | ps_subsys_i/proc_arm/inst/FCLK_CLK_unbuffered[1]          |             5.0 |
| clk_out1_ps_subsys_clk_wiz_0_0_1 | ps_subsys_i/clk_wiz_0/inst/clk_out1_ps_subsys_clk_wiz_0_0 |            81.4 |
| clkfbout_ps_subsys_clk_wiz_0_0_1 | ps_subsys_i/clk_wiz_0/inst/clkfbout_ps_subsys_clk_wiz_0_0 |            45.0 |
| mmcm_clk_0_s                     | ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s  |             6.7 |
| mmcm_fb_clk_s                    | ps_subsys_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_fb_clk_s |            55.0 |
+----------------------------------+-----------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------------------------------------------------+-----------+
| Name                                                                                 | Power (W) |
+--------------------------------------------------------------------------------------+-----------+
| embedded_design                                                                      |     1.926 |
|   iic_main_scl_iobuf                                                                 |     0.000 |
|   iic_main_sda_iobuf                                                                 |     0.000 |
|   ps_subsys_i                                                                        |     1.915 |
|     axi_hdmi_clkgen                                                                  |     0.104 |
|       inst                                                                           |     0.104 |
|         i_mmcm_drp                                                                   |     0.101 |
|         i_up_axi                                                                     |     0.001 |
|         i_up_clkgen                                                                  |     0.001 |
|           i_drp_cntrl                                                                |    <0.001 |
|           i_drp_rst_reg                                                              |    <0.001 |
|           i_mmcm_rst_reg                                                             |    <0.001 |
|     axi_hdmi_core                                                                    |     0.040 |
|       inst                                                                           |     0.040 |
|         i_tx_core                                                                    |     0.031 |
|           i_csc_RGB2CrYCb                                                            |     0.019 |
|             i_csc_1_Cb                                                               |     0.007 |
|               i_add_c4                                                               |     0.004 |
|               i_mul_c1                                                               |     0.001 |
|                 i_mult_macro                                                         |     0.001 |
|               i_mul_c2                                                               |     0.001 |
|                 i_mult_macro                                                         |     0.001 |
|               i_mul_c3                                                               |     0.001 |
|                 i_mult_macro                                                         |     0.001 |
|             i_csc_1_Cr                                                               |     0.007 |
|               i_add_c4                                                               |     0.004 |
|               i_mul_c1                                                               |     0.001 |
|                 i_mult_macro                                                         |     0.001 |
|               i_mul_c2                                                               |    <0.001 |
|                 i_mult_macro                                                         |    <0.001 |
|               i_mul_c3                                                               |    <0.001 |
|                 i_mult_macro                                                         |    <0.001 |
|             i_csc_1_Y                                                                |     0.005 |
|               i_add_c4                                                               |     0.003 |
|               i_mul_c1                                                               |    <0.001 |
|                 i_mult_macro                                                         |    <0.001 |
|               i_mul_c2                                                               |    <0.001 |
|                 i_mult_macro                                                         |    <0.001 |
|               i_mul_c3                                                               |    <0.001 |
|                 i_mult_macro                                                         |    <0.001 |
|           i_mem                                                                      |     0.006 |
|           i_ss_444to422                                                              |     0.002 |
|         i_up                                                                         |     0.006 |
|           i_hdmi_clock_mon                                                           |     0.001 |
|           i_hdmi_rst_reg                                                             |    <0.001 |
|           i_hdmi_xfer_cntrl                                                          |     0.003 |
|           i_hdmi_xfer_status                                                         |    <0.001 |
|           i_vdma_rst_reg                                                             |    <0.001 |
|           i_vdma_xfer_status                                                         |    <0.001 |
|         i_up_axi                                                                     |     0.002 |
|         i_vdma                                                                       |    <0.001 |
|     axi_hdmi_dma                                                                     |     0.008 |
|       U0                                                                             |     0.008 |
|         AXI_LITE_REG_INTERFACE_I                                                     |     0.001 |
|           GEN_AXI_LITE_IF.AXI_LITE_IF_I                                              |     0.001 |
|             GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I |    <0.001 |
|           GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.MM2S_INTRPT_CROSSING_I    |    <0.001 |
|         GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR                                     |     0.002 |
|           I_CMDSTS                                                                   |    <0.001 |
|           I_SM                                                                       |    <0.001 |
|           I_STS_MNGR                                                                 |    <0.001 |
|           VIDEO_GENLOCK_I                                                            |    <0.001 |
|             DYNAMIC_GENLOCK_FOR_SLAVE.GENLOCK_MUX_I                                  |     0.000 |
|           VIDEO_REG_I                                                                |    <0.001 |
|             GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I                     |    <0.001 |
|         GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I                                               |    <0.001 |
|         GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I                                          |    <0.001 |
|           GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO       |    <0.001 |
|             fg_inst                                                                  |    <0.001 |
|               inst_fifo_gen                                                          |    <0.001 |
|                 gconvfifo.rf                                                         |    <0.001 |
|                   grf.rf                                                             |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                         |    <0.001 |
|                       gr1.gr1_int.rfwft                                              |    <0.001 |
|                       grss.rsts                                                      |    <0.001 |
|                         c1                                                           |    <0.001 |
|                         c2                                                           |    <0.001 |
|                       rpntr                                                          |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                         |    <0.001 |
|                       gwss.wsts                                                      |    <0.001 |
|                         c0                                                           |    <0.001 |
|                         c1                                                           |    <0.001 |
|                       wpntr                                                          |    <0.001 |
|                     gntv_or_sync_fifo.mem                                            |    <0.001 |
|                       gbm.gbmg.gbmgb.ngecc.bmg                                       |    <0.001 |
|                         inst_blk_mem_gen                                             |    <0.001 |
|                           gnbram.gnativebmg.native_blk_mem_gen                       |    <0.001 |
|                             valid.cstr                                               |    <0.001 |
|                               ramloop[0].ram.r                                       |    <0.001 |
|                                 prim_noinit.ram                                      |    <0.001 |
|           GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.I_MSTR_SKID                           |    <0.001 |
|         GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I                                     |    <0.001 |
|           GEN_REG_DIRECT_MODE.REGDIRECT_I                                            |    <0.001 |
|           I_DMA_REGISTER                                                             |    <0.001 |
|           LITE_READ_MUX_I                                                            |     0.000 |
|         GEN_SPRT_FOR_MM2S.MM2S_SOF_I                                                 |    <0.001 |
|         GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I                                             |    <0.001 |
|         I_AXI_DMA_INTRPT                                                             |    <0.001 |
|         I_PRMRY_DATAMOVER                                                            |     0.002 |
|           GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                          |     0.002 |
|             I_ADDR_CNTL                                                              |    <0.001 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                         |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                             |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                   |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                          |    <0.001 |
|                     DYNSHREG_F_I                                                     |    <0.001 |
|             I_CMD_STATUS                                                             |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                     |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                             |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                   |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                          |    <0.001 |
|                     DYNSHREG_F_I                                                     |    <0.001 |
|               I_CMD_FIFO                                                             |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                             |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                   |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                          |    <0.001 |
|                     DYNSHREG_F_I                                                     |    <0.001 |
|             I_MSTR_PCC                                                               |     0.001 |
|             I_RD_DATA_CNTL                                                           |    <0.001 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                    |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                             |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                   |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                          |    <0.001 |
|                     DYNSHREG_F_I                                                     |    <0.001 |
|             I_RD_STATUS_CNTLR                                                        |    <0.001 |
|             I_RESET                                                                  |    <0.001 |
|         I_RST_MODULE                                                                 |    <0.001 |
|           GEN_RESET_FOR_MM2S.RESET_I                                                 |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I                                         |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I                                        |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I                                         |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I                                       |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I                                         |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I                                        |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I                                         |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I                                       |    <0.001 |
|             GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I                                     |    <0.001 |
|             GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I                                     |    <0.001 |
|     axi_hdmi_interconnect                                                            |    <0.001 |
|       s00_couplers                                                                   |    <0.001 |
|         auto_pc                                                                      |    <0.001 |
|           inst                                                                       |    <0.001 |
|             gen_axi4_axi3.axi3_conv_inst                                             |    <0.001 |
|               USE_READ.USE_SPLIT_R.read_addr_inst                                    |    <0.001 |
|                 USE_R_CHANNEL.cmd_queue                                              |    <0.001 |
|                   inst                                                               |    <0.001 |
|                     fifo_gen_inst                                                    |    <0.001 |
|                       inst_fifo_gen                                                  |    <0.001 |
|                         gconvfifo.rf                                                 |    <0.001 |
|                           grf.rf                                                     |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                 |    <0.001 |
|                               gr1.gr1_int.rfwft                                      |    <0.001 |
|                               grss.rsts                                              |    <0.001 |
|                               rpntr                                                  |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                 |    <0.001 |
|                               gwss.wsts                                              |    <0.001 |
|                               wpntr                                                  |    <0.001 |
|                             gntv_or_sync_fifo.mem                                    |    <0.001 |
|                               gdm.dm_gen.dm                                          |    <0.001 |
|                                 RAM_reg_0_31_0_0                                     |    <0.001 |
|                             rstblk                                                   |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst    |    <0.001 |
|               USE_READ.USE_SPLIT_R.read_data_inst                                    |    <0.001 |
|     axi_iic_main                                                                     |     0.002 |
|       U0                                                                             |     0.002 |
|         X_IIC                                                                        |     0.002 |
|           DYN_MASTER_I                                                               |    <0.001 |
|           FILTER_I                                                                   |    <0.001 |
|             SCL_DEBOUNCE                                                             |    <0.001 |
|               INPUT_DOUBLE_REGS                                                      |    <0.001 |
|             SDA_DEBOUNCE                                                             |    <0.001 |
|               INPUT_DOUBLE_REGS                                                      |    <0.001 |
|           IIC_CONTROL_I                                                              |    <0.001 |
|             BITCNT                                                                   |    <0.001 |
|             CLKCNT                                                                   |    <0.001 |
|             I2CDATA_REG                                                              |    <0.001 |
|             I2CHEADER_REG                                                            |    <0.001 |
|             SETUP_CNT                                                                |    <0.001 |
|           READ_FIFO_I                                                                |    <0.001 |
|           REG_INTERFACE_I                                                            |    <0.001 |
|           WRITE_FIFO_CTRL_I                                                          |    <0.001 |
|           WRITE_FIFO_I                                                               |    <0.001 |
|           X_AXI_IPIF_SSP1                                                            |    <0.001 |
|             AXI_LITE_IPIF_I                                                          |    <0.001 |
|               I_SLAVE_ATTACHMENT                                                     |    <0.001 |
|                 I_DECODER                                                            |    <0.001 |
|             X_INTERRUPT_CONTROL                                                      |    <0.001 |
|             X_SOFT_RESET                                                             |    <0.001 |
|     axi_interconnect_1                                                               |     0.006 |
|       s00_couplers                                                                   |     0.005 |
|         auto_pc                                                                      |     0.005 |
|           inst                                                                       |     0.005 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                     |     0.005 |
|               RD.ar_channel_0                                                        |    <0.001 |
|                 ar_cmd_fsm_0                                                         |    <0.001 |
|                 cmd_translator_0                                                     |    <0.001 |
|                   incr_cmd_0                                                         |    <0.001 |
|                   wrap_cmd_0                                                         |    <0.001 |
|               RD.r_channel_0                                                         |     0.001 |
|                 rd_data_fifo_0                                                       |    <0.001 |
|                 transaction_fifo_0                                                   |    <0.001 |
|               SI_REG                                                                 |     0.002 |
|                 ar.ar_pipe                                                           |    <0.001 |
|                 aw.aw_pipe                                                           |    <0.001 |
|                 b.b_pipe                                                             |    <0.001 |
|                 r.r_pipe                                                             |    <0.001 |
|               WR.aw_channel_0                                                        |    <0.001 |
|                 aw_cmd_fsm_0                                                         |    <0.001 |
|                 cmd_translator_0                                                     |    <0.001 |
|                   incr_cmd_0                                                         |    <0.001 |
|                   wrap_cmd_0                                                         |    <0.001 |
|               WR.b_channel_0                                                         |    <0.001 |
|                 bid_fifo_0                                                           |    <0.001 |
|                 bresp_fifo_0                                                         |    <0.001 |
|       xbar                                                                           |    <0.001 |
|         inst                                                                         |    <0.001 |
|           gen_sasd.crossbar_sasd_0                                                   |    <0.001 |
|             addr_arbiter_inst                                                        |    <0.001 |
|             gen_decerr.decerr_slave_inst                                             |    <0.001 |
|             reg_slice_r                                                              |    <0.001 |
|             splitter_ar                                                              |    <0.001 |
|             splitter_aw                                                              |    <0.001 |
|     axi_spdif_tx_core                                                                |     0.001 |
|       U0                                                                             |     0.001 |
|         TENC                                                                         |    <0.001 |
|         ctrlif                                                                       |    <0.001 |
|         pl330_dma_gen.fifo                                                           |    <0.001 |
|           fifo                                                                       |    <0.001 |
|             data_fifo_reg_0_7_0_5                                                    |    <0.001 |
|             data_fifo_reg_0_7_12_17                                                  |    <0.001 |
|             data_fifo_reg_0_7_18_23                                                  |    <0.001 |
|             data_fifo_reg_0_7_24_29                                                  |    <0.001 |
|             data_fifo_reg_0_7_30_31                                                  |    <0.001 |
|             data_fifo_reg_0_7_6_11                                                   |    <0.001 |
|     axi_uartlite_0                                                                   |    <0.001 |
|       U0                                                                             |    <0.001 |
|         AXI_LITE_IPIF_I                                                              |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                         |    <0.001 |
|             I_DECODER                                                                |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I          |     0.000 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I          |     0.000 |
|         UARTLITE_CORE_I                                                              |    <0.001 |
|           BAUD_RATE_I                                                                |    <0.001 |
|           UARTLITE_RX_I                                                              |    <0.001 |
|             DELAY_16_I                                                               |    <0.001 |
|             INPUT_DOUBLE_REGS3                                                       |    <0.001 |
|             SRL_FIFO_I                                                               |    <0.001 |
|               I_SRL_FIFO_RBU_F                                                       |    <0.001 |
|                 CNTR_INCR_DECR_ADDN_F_I                                              |    <0.001 |
|                 DYNSHREG_F_I                                                         |    <0.001 |
|           UARTLITE_TX_I                                                              |    <0.001 |
|             MID_START_BIT_SRL16_I                                                    |    <0.001 |
|             SRL_FIFO_I                                                               |    <0.001 |
|               I_SRL_FIFO_RBU_F                                                       |    <0.001 |
|                 CNTR_INCR_DECR_ADDN_F_I                                              |    <0.001 |
|                 DYNSHREG_F_I                                                         |    <0.001 |
|     clk_wiz_0                                                                        |     0.122 |
|       inst                                                                           |     0.122 |
|     proc_arm                                                                         |     1.630 |
|       inst                                                                           |     1.630 |
|     proc_sys_reset_0                                                                 |    <0.001 |
|       U0                                                                             |    <0.001 |
|         EXT_LPF                                                                      |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                  |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                  |    <0.001 |
|         SEQ                                                                          |    <0.001 |
|           SEQ_COUNTER                                                                |    <0.001 |
|     xlconcat_0                                                                       |     0.000 |
+--------------------------------------------------------------------------------------+-----------+


