;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* BLE */
BLE_bless_isr__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
BLE_bless_isr__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
BLE_bless_isr__INTC_MASK EQU 0x1000
BLE_bless_isr__INTC_NUMBER EQU 12
BLE_bless_isr__INTC_PRIOR_MASK EQU 0xC0
BLE_bless_isr__INTC_PRIOR_NUM EQU 3
BLE_bless_isr__INTC_PRIOR_REG EQU CYREG_CM0_IPR3
BLE_bless_isr__INTC_SET_EN_REG EQU CYREG_CM0_ISER
BLE_bless_isr__INTC_SET_PD_REG EQU CYREG_CM0_ISPR
BLE_cy_m0s8_ble__ADC_BUMP1 EQU CYREG_BLE_BLERD_ADC_BUMP1
BLE_cy_m0s8_ble__ADC_BUMP2 EQU CYREG_BLE_BLERD_ADC_BUMP2
BLE_cy_m0s8_ble__ADV_CH_TX_POWER EQU CYREG_BLE_BLELL_ADV_CH_TX_POWER
BLE_cy_m0s8_ble__ADV_CONFIG EQU CYREG_BLE_BLELL_ADV_CONFIG
BLE_cy_m0s8_ble__ADV_INTERVAL_TIMEOUT EQU CYREG_BLE_BLELL_ADV_INTERVAL_TIMEOUT
BLE_cy_m0s8_ble__ADV_INTR EQU CYREG_BLE_BLELL_ADV_INTR
BLE_cy_m0s8_ble__ADV_NEXT_INSTANT EQU CYREG_BLE_BLELL_ADV_NEXT_INSTANT
BLE_cy_m0s8_ble__ADV_PARAMS EQU CYREG_BLE_BLELL_ADV_PARAMS
BLE_cy_m0s8_ble__ADV_SCN_RSP_TX_FIFO EQU CYREG_BLE_BLELL_ADV_SCN_RSP_TX_FIFO
BLE_cy_m0s8_ble__ADV_TX_DATA_FIFO EQU CYREG_BLE_BLELL_ADV_TX_DATA_FIFO
BLE_cy_m0s8_ble__AGC EQU CYREG_BLE_BLERD_AGC
BLE_cy_m0s8_ble__BALUN EQU CYREG_BLE_BLERD_BALUN
BLE_cy_m0s8_ble__BB_BUMP1 EQU CYREG_BLE_BLERD_BB_BUMP1
BLE_cy_m0s8_ble__BB_BUMP2 EQU CYREG_BLE_BLERD_BB_BUMP2
BLE_cy_m0s8_ble__BB_XO EQU CYREG_BLE_BLERD_BB_XO
BLE_cy_m0s8_ble__BB_XO_CAPTRIM EQU CYREG_BLE_BLERD_BB_XO_CAPTRIM
BLE_cy_m0s8_ble__CE_CNFG_STS_REGISTER EQU CYREG_BLE_BLELL_CE_CNFG_STS_REGISTER
BLE_cy_m0s8_ble__CE_LENGTH EQU CYREG_BLE_BLELL_CE_LENGTH
BLE_cy_m0s8_ble__CFG_1_FCAL EQU CYREG_BLE_BLERD_CFG_1_FCAL
BLE_cy_m0s8_ble__CFG_2_FCAL EQU CYREG_BLE_BLERD_CFG_2_FCAL
BLE_cy_m0s8_ble__CFG_3_FCAL EQU CYREG_BLE_BLERD_CFG_3_FCAL
BLE_cy_m0s8_ble__CFG_4_FCAL EQU CYREG_BLE_BLERD_CFG_4_FCAL
BLE_cy_m0s8_ble__CFG_5_FCAL EQU CYREG_BLE_BLERD_CFG_5_FCAL
BLE_cy_m0s8_ble__CFG_6_FCAL EQU CYREG_BLE_BLERD_CFG_6_FCAL
BLE_cy_m0s8_ble__CFG1 EQU CYREG_BLE_BLERD_CFG1
BLE_cy_m0s8_ble__CFG2 EQU CYREG_BLE_BLERD_CFG2
BLE_cy_m0s8_ble__CFGCTRL EQU CYREG_BLE_BLERD_CFGCTRL
BLE_cy_m0s8_ble__CLOCK_CONFIG EQU CYREG_BLE_BLELL_CLOCK_CONFIG
BLE_cy_m0s8_ble__COMMAND_REGISTER EQU CYREG_BLE_BLELL_COMMAND_REGISTER
BLE_cy_m0s8_ble__CONN_CE_COUNTER EQU CYREG_BLE_BLELL_CONN_CE_COUNTER
BLE_cy_m0s8_ble__CONN_CE_INSTANT EQU CYREG_BLE_BLELL_CONN_CE_INSTANT
BLE_cy_m0s8_ble__CONN_CH_TX_POWER EQU CYREG_BLE_BLELL_CONN_CH_TX_POWER
BLE_cy_m0s8_ble__CONN_CONFIG EQU CYREG_BLE_BLELL_CONN_CONFIG
BLE_cy_m0s8_ble__CONN_INDEX EQU CYREG_BLE_BLELL_CONN_INDEX
BLE_cy_m0s8_ble__CONN_INTERVAL EQU CYREG_BLE_BLELL_CONN_INTERVAL
BLE_cy_m0s8_ble__CONN_INTR EQU CYREG_BLE_BLELL_CONN_INTR
BLE_cy_m0s8_ble__CONN_INTR_MASK EQU CYREG_BLE_BLELL_CONN_INTR_MASK
BLE_cy_m0s8_ble__CONN_PARAM1 EQU CYREG_BLE_BLELL_CONN_PARAM1
BLE_cy_m0s8_ble__CONN_PARAM2 EQU CYREG_BLE_BLELL_CONN_PARAM2
BLE_cy_m0s8_ble__CONN_REQ_WORD0 EQU CYREG_BLE_BLELL_CONN_REQ_WORD0
BLE_cy_m0s8_ble__CONN_REQ_WORD1 EQU CYREG_BLE_BLELL_CONN_REQ_WORD1
BLE_cy_m0s8_ble__CONN_REQ_WORD10 EQU CYREG_BLE_BLELL_CONN_REQ_WORD10
BLE_cy_m0s8_ble__CONN_REQ_WORD11 EQU CYREG_BLE_BLELL_CONN_REQ_WORD11
BLE_cy_m0s8_ble__CONN_REQ_WORD2 EQU CYREG_BLE_BLELL_CONN_REQ_WORD2
BLE_cy_m0s8_ble__CONN_REQ_WORD3 EQU CYREG_BLE_BLELL_CONN_REQ_WORD3
BLE_cy_m0s8_ble__CONN_REQ_WORD4 EQU CYREG_BLE_BLELL_CONN_REQ_WORD4
BLE_cy_m0s8_ble__CONN_REQ_WORD5 EQU CYREG_BLE_BLELL_CONN_REQ_WORD5
BLE_cy_m0s8_ble__CONN_REQ_WORD6 EQU CYREG_BLE_BLELL_CONN_REQ_WORD6
BLE_cy_m0s8_ble__CONN_REQ_WORD7 EQU CYREG_BLE_BLELL_CONN_REQ_WORD7
BLE_cy_m0s8_ble__CONN_REQ_WORD8 EQU CYREG_BLE_BLELL_CONN_REQ_WORD8
BLE_cy_m0s8_ble__CONN_REQ_WORD9 EQU CYREG_BLE_BLELL_CONN_REQ_WORD9
BLE_cy_m0s8_ble__CONN_RXMEM_BASE_ADDR EQU CYREG_BLE_BLELL_CONN_RXMEM_BASE_ADDR
BLE_cy_m0s8_ble__CONN_STATUS EQU CYREG_BLE_BLELL_CONN_STATUS
BLE_cy_m0s8_ble__CONN_TXMEM_BASE_ADDR EQU CYREG_BLE_BLELL_CONN_TXMEM_BASE_ADDR
BLE_cy_m0s8_ble__CONN_UPDATE_NEW_INTERVAL EQU CYREG_BLE_BLELL_CONN_UPDATE_NEW_INTERVAL
BLE_cy_m0s8_ble__CONN_UPDATE_NEW_LATENCY EQU CYREG_BLE_BLELL_CONN_UPDATE_NEW_LATENCY
BLE_cy_m0s8_ble__CONN_UPDATE_NEW_SL_INTERVAL EQU CYREG_BLE_BLELL_CONN_UPDATE_NEW_SL_INTERVAL
BLE_cy_m0s8_ble__CONN_UPDATE_NEW_SUP_TO EQU CYREG_BLE_BLELL_CONN_UPDATE_NEW_SUP_TO
BLE_cy_m0s8_ble__CTR1 EQU CYREG_BLE_BLERD_CTR1
BLE_cy_m0s8_ble__DATA_CHANNELS_H0 EQU CYREG_BLE_BLELL_DATA_CHANNELS_H0
BLE_cy_m0s8_ble__DATA_CHANNELS_H1 EQU CYREG_BLE_BLELL_DATA_CHANNELS_H1
BLE_cy_m0s8_ble__DATA_CHANNELS_L0 EQU CYREG_BLE_BLELL_DATA_CHANNELS_L0
BLE_cy_m0s8_ble__DATA_CHANNELS_L1 EQU CYREG_BLE_BLELL_DATA_CHANNELS_L1
BLE_cy_m0s8_ble__DATA_CHANNELS_M0 EQU CYREG_BLE_BLELL_DATA_CHANNELS_M0
BLE_cy_m0s8_ble__DATA_CHANNELS_M1 EQU CYREG_BLE_BLELL_DATA_CHANNELS_M1
BLE_cy_m0s8_ble__DATA_LIST_ACK_UPDATE__STATUS EQU CYREG_BLE_BLELL_DATA_LIST_ACK_UPDATE__STATUS
BLE_cy_m0s8_ble__DATA_LIST_SENT_UPDATE__STATUS EQU CYREG_BLE_BLELL_DATA_LIST_SENT_UPDATE__STATUS
BLE_cy_m0s8_ble__DATA_MEM_DESCRIPTOR0 EQU CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR0
BLE_cy_m0s8_ble__DATA_MEM_DESCRIPTOR1 EQU CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR1
BLE_cy_m0s8_ble__DATA_MEM_DESCRIPTOR2 EQU CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR2
BLE_cy_m0s8_ble__DATA_MEM_DESCRIPTOR3 EQU CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR3
BLE_cy_m0s8_ble__DATA_MEM_DESCRIPTOR4 EQU CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR4
BLE_cy_m0s8_ble__DATA0 EQU CYREG_BLE_BLELL_DATA0
BLE_cy_m0s8_ble__DATA1 EQU CYREG_BLE_BLELL_DATA1
BLE_cy_m0s8_ble__DATA10 EQU CYREG_BLE_BLELL_DATA10
BLE_cy_m0s8_ble__DATA11 EQU CYREG_BLE_BLELL_DATA11
BLE_cy_m0s8_ble__DATA12 EQU CYREG_BLE_BLELL_DATA12
BLE_cy_m0s8_ble__DATA13 EQU CYREG_BLE_BLELL_DATA13
BLE_cy_m0s8_ble__DATA2 EQU CYREG_BLE_BLELL_DATA2
BLE_cy_m0s8_ble__DATA3 EQU CYREG_BLE_BLELL_DATA3
BLE_cy_m0s8_ble__DATA4 EQU CYREG_BLE_BLELL_DATA4
BLE_cy_m0s8_ble__DATA5 EQU CYREG_BLE_BLELL_DATA5
BLE_cy_m0s8_ble__DATA6 EQU CYREG_BLE_BLELL_DATA6
BLE_cy_m0s8_ble__DATA7 EQU CYREG_BLE_BLELL_DATA7
BLE_cy_m0s8_ble__DATA8 EQU CYREG_BLE_BLELL_DATA8
BLE_cy_m0s8_ble__DATA9 EQU CYREG_BLE_BLELL_DATA9
BLE_cy_m0s8_ble__DBG_1 EQU CYREG_BLE_BLERD_DBG_1
BLE_cy_m0s8_ble__DBG_2 EQU CYREG_BLE_BLERD_DBG_2
BLE_cy_m0s8_ble__DBG_3 EQU CYREG_BLE_BLERD_DBG_3
BLE_cy_m0s8_ble__DBG_BB EQU CYREG_BLE_BLERD_DBG_BB
BLE_cy_m0s8_ble__DBUS EQU CYREG_BLE_BLERD_DBUS
BLE_cy_m0s8_ble__DC EQU CYREG_BLE_BLERD_DC
BLE_cy_m0s8_ble__DCCAL EQU CYREG_BLE_BLERD_DCCAL
BLE_cy_m0s8_ble__DEV_PUB_ADDR_H EQU CYREG_BLE_BLELL_DEV_PUB_ADDR_H
BLE_cy_m0s8_ble__DEV_PUB_ADDR_L EQU CYREG_BLE_BLELL_DEV_PUB_ADDR_L
BLE_cy_m0s8_ble__DEV_PUB_ADDR_M EQU CYREG_BLE_BLELL_DEV_PUB_ADDR_M
BLE_cy_m0s8_ble__DEVICE_RAND_ADDR_H EQU CYREG_BLE_BLELL_DEVICE_RAND_ADDR_H
BLE_cy_m0s8_ble__DEVICE_RAND_ADDR_L EQU CYREG_BLE_BLELL_DEVICE_RAND_ADDR_L
BLE_cy_m0s8_ble__DEVICE_RAND_ADDR_M EQU CYREG_BLE_BLELL_DEVICE_RAND_ADDR_M
BLE_cy_m0s8_ble__DIAG1 EQU CYREG_BLE_BLERD_DIAG1
BLE_cy_m0s8_ble__DPLL_CONFIG EQU CYREG_BLE_BLELL_DPLL_CONFIG
BLE_cy_m0s8_ble__DSM1 EQU CYREG_BLE_BLERD_DSM1
BLE_cy_m0s8_ble__DSM2 EQU CYREG_BLE_BLERD_DSM2
BLE_cy_m0s8_ble__DSM3 EQU CYREG_BLE_BLERD_DSM3
BLE_cy_m0s8_ble__DSM4 EQU CYREG_BLE_BLERD_DSM4
BLE_cy_m0s8_ble__DSM5 EQU CYREG_BLE_BLERD_DSM5
BLE_cy_m0s8_ble__DSM6 EQU CYREG_BLE_BLERD_DSM6
BLE_cy_m0s8_ble__DTM_RX_PKT_COUNT EQU CYREG_BLE_BLELL_DTM_RX_PKT_COUNT
BLE_cy_m0s8_ble__ENC_CONFIG EQU CYREG_BLE_BLELL_ENC_CONFIG
BLE_cy_m0s8_ble__ENC_INTR EQU CYREG_BLE_BLELL_ENC_INTR
BLE_cy_m0s8_ble__ENC_INTR_EN EQU CYREG_BLE_BLELL_ENC_INTR_EN
BLE_cy_m0s8_ble__ENC_KEY0 EQU CYREG_BLE_BLELL_ENC_KEY0
BLE_cy_m0s8_ble__ENC_KEY1 EQU CYREG_BLE_BLELL_ENC_KEY1
BLE_cy_m0s8_ble__ENC_KEY2 EQU CYREG_BLE_BLELL_ENC_KEY2
BLE_cy_m0s8_ble__ENC_KEY3 EQU CYREG_BLE_BLELL_ENC_KEY3
BLE_cy_m0s8_ble__ENC_KEY4 EQU CYREG_BLE_BLELL_ENC_KEY4
BLE_cy_m0s8_ble__ENC_KEY5 EQU CYREG_BLE_BLELL_ENC_KEY5
BLE_cy_m0s8_ble__ENC_KEY6 EQU CYREG_BLE_BLELL_ENC_KEY6
BLE_cy_m0s8_ble__ENC_KEY7 EQU CYREG_BLE_BLELL_ENC_KEY7
BLE_cy_m0s8_ble__ENC_PARAMS EQU CYREG_BLE_BLELL_ENC_PARAMS
BLE_cy_m0s8_ble__EVENT_ENABLE EQU CYREG_BLE_BLELL_EVENT_ENABLE
BLE_cy_m0s8_ble__EVENT_INTR EQU CYREG_BLE_BLELL_EVENT_INTR
BLE_cy_m0s8_ble__FCAL_TEST EQU CYREG_BLE_BLERD_FCAL_TEST
BLE_cy_m0s8_ble__FPD_TEST EQU CYREG_BLE_BLERD_FPD_TEST
BLE_cy_m0s8_ble__FSM EQU CYREG_BLE_BLERD_FSM
BLE_cy_m0s8_ble__IM EQU CYREG_BLE_BLERD_IM
BLE_cy_m0s8_ble__INIT_CONFIG EQU CYREG_BLE_BLELL_INIT_CONFIG
BLE_cy_m0s8_ble__INIT_INTERVAL EQU CYREG_BLE_BLELL_INIT_INTERVAL
BLE_cy_m0s8_ble__INIT_INTR EQU CYREG_BLE_BLELL_INIT_INTR
BLE_cy_m0s8_ble__INIT_NEXT_INSTANT EQU CYREG_BLE_BLELL_INIT_NEXT_INSTANT
BLE_cy_m0s8_ble__INIT_PARAM EQU CYREG_BLE_BLELL_INIT_PARAM
BLE_cy_m0s8_ble__INIT_SCN_ADV_RX_FIFO EQU CYREG_BLE_BLELL_INIT_SCN_ADV_RX_FIFO
BLE_cy_m0s8_ble__INIT_WINDOW EQU CYREG_BLE_BLELL_INIT_WINDOW
BLE_cy_m0s8_ble__IQMIS EQU CYREG_BLE_BLERD_IQMIS
BLE_cy_m0s8_ble__IV_MASTER0 EQU CYREG_BLE_BLELL_IV_MASTER0
BLE_cy_m0s8_ble__IV_MASTER1 EQU CYREG_BLE_BLELL_IV_MASTER1
BLE_cy_m0s8_ble__IV_SLAVE0 EQU CYREG_BLE_BLELL_IV_SLAVE0
BLE_cy_m0s8_ble__IV_SLAVE1 EQU CYREG_BLE_BLELL_IV_SLAVE1
BLE_cy_m0s8_ble__KVCAL EQU CYREG_BLE_BLERD_KVCAL
BLE_cy_m0s8_ble__LDO EQU CYREG_BLE_BLERD_LDO
BLE_cy_m0s8_ble__LDO_BYPASS EQU CYREG_BLE_BLERD_LDO_BYPASS
BLE_cy_m0s8_ble__LE_PING_TIMER_ADDR EQU CYREG_BLE_BLELL_LE_PING_TIMER_ADDR
BLE_cy_m0s8_ble__LE_PING_TIMER_NEXT_EXP EQU CYREG_BLE_BLELL_LE_PING_TIMER_NEXT_EXP
BLE_cy_m0s8_ble__LE_PING_TIMER_OFFSET EQU CYREG_BLE_BLELL_LE_PING_TIMER_OFFSET
BLE_cy_m0s8_ble__LE_PING_TIMER_WRAP_COUNT EQU CYREG_BLE_BLELL_LE_PING_TIMER_WRAP_COUNT
BLE_cy_m0s8_ble__LE_RF_TEST_MODE EQU CYREG_BLE_BLELL_LE_RF_TEST_MODE
BLE_cy_m0s8_ble__LF_CLK_CTRL EQU CYREG_BLE_BLESS_LF_CLK_CTRL
BLE_cy_m0s8_ble__LL_CLK_EN EQU CYREG_BLE_BLESS_LL_CLK_EN
BLE_cy_m0s8_ble__LL_DSM_CTRL EQU CYREG_BLE_BLESS_LL_DSM_CTRL
BLE_cy_m0s8_ble__LL_DSM_INTR_STAT EQU CYREG_BLE_BLESS_LL_DSM_INTR_STAT
BLE_cy_m0s8_ble__LLH_FEATURE_CONFIG EQU CYREG_BLE_BLELL_LLH_FEATURE_CONFIG
BLE_cy_m0s8_ble__MIC_IN0 EQU CYREG_BLE_BLELL_MIC_IN0
BLE_cy_m0s8_ble__MIC_IN1 EQU CYREG_BLE_BLELL_MIC_IN1
BLE_cy_m0s8_ble__MIC_OUT0 EQU CYREG_BLE_BLELL_MIC_OUT0
BLE_cy_m0s8_ble__MIC_OUT1 EQU CYREG_BLE_BLELL_MIC_OUT1
BLE_cy_m0s8_ble__MODEM EQU CYREG_BLE_BLERD_MODEM
BLE_cy_m0s8_ble__MONI EQU CYREG_BLE_BLERD_MONI
BLE_cy_m0s8_ble__NEXT_CE_INSTANT EQU CYREG_BLE_BLELL_NEXT_CE_INSTANT
BLE_cy_m0s8_ble__NEXT_RESP_TIMER_EXP EQU CYREG_BLE_BLELL_NEXT_RESP_TIMER_EXP
BLE_cy_m0s8_ble__NEXT_SUP_TO EQU CYREG_BLE_BLELL_NEXT_SUP_TO
BLE_cy_m0s8_ble__OFFSET_TO_FIRST_INSTANT EQU CYREG_BLE_BLELL_OFFSET_TO_FIRST_INSTANT
BLE_cy_m0s8_ble__PACKET_COUNTER0 EQU CYREG_BLE_BLELL_PACKET_COUNTER0
BLE_cy_m0s8_ble__PACKET_COUNTER1 EQU CYREG_BLE_BLELL_PACKET_COUNTER1
BLE_cy_m0s8_ble__PACKET_COUNTER2 EQU CYREG_BLE_BLELL_PACKET_COUNTER2
BLE_cy_m0s8_ble__PDU_ACCESS_ADDR_H_REGISTER EQU CYREG_BLE_BLELL_PDU_ACCESS_ADDR_H_REGISTER
BLE_cy_m0s8_ble__PDU_ACCESS_ADDR_L_REGISTER EQU CYREG_BLE_BLELL_PDU_ACCESS_ADDR_L_REGISTER
BLE_cy_m0s8_ble__PDU_RESP_TIMER EQU CYREG_BLE_BLELL_PDU_RESP_TIMER
BLE_cy_m0s8_ble__PEER_ADDR_H EQU CYREG_BLE_BLELL_PEER_ADDR_H
BLE_cy_m0s8_ble__PEER_ADDR_L EQU CYREG_BLE_BLELL_PEER_ADDR_L
BLE_cy_m0s8_ble__PEER_ADDR_M EQU CYREG_BLE_BLELL_PEER_ADDR_M
BLE_cy_m0s8_ble__POC_REG__TIM_CONTROL EQU CYREG_BLE_BLELL_POC_REG__TIM_CONTROL
BLE_cy_m0s8_ble__RCCAL EQU CYREG_BLE_BLERD_RCCAL
BLE_cy_m0s8_ble__READ_IQ_1 EQU CYREG_BLE_BLERD_READ_IQ_1
BLE_cy_m0s8_ble__READ_IQ_2 EQU CYREG_BLE_BLERD_READ_IQ_2
BLE_cy_m0s8_ble__READ_IQ_3 EQU CYREG_BLE_BLERD_READ_IQ_3
BLE_cy_m0s8_ble__READ_IQ_4 EQU CYREG_BLE_BLERD_READ_IQ_4
BLE_cy_m0s8_ble__RECEIVE_TRIG_CTRL EQU CYREG_BLE_BLELL_RECEIVE_TRIG_CTRL
BLE_cy_m0s8_ble__RF_CONFIG EQU CYREG_BLE_BLESS_RF_CONFIG
BLE_cy_m0s8_ble__RMAP EQU CYREG_BLE_BLERD_RMAP
BLE_cy_m0s8_ble__RSSI EQU CYREG_BLE_BLERD_RSSI
BLE_cy_m0s8_ble__RX EQU CYREG_BLE_BLERD_RX
BLE_cy_m0s8_ble__RX_BUMP1 EQU CYREG_BLE_BLERD_RX_BUMP1
BLE_cy_m0s8_ble__RX_BUMP2 EQU CYREG_BLE_BLERD_RX_BUMP2
BLE_cy_m0s8_ble__SCAN_CONFIG EQU CYREG_BLE_BLELL_SCAN_CONFIG
BLE_cy_m0s8_ble__SCAN_INTERVAL EQU CYREG_BLE_BLELL_SCAN_INTERVAL
BLE_cy_m0s8_ble__SCAN_INTR EQU CYREG_BLE_BLELL_SCAN_INTR
BLE_cy_m0s8_ble__SCAN_NEXT_INSTANT EQU CYREG_BLE_BLELL_SCAN_NEXT_INSTANT
BLE_cy_m0s8_ble__SCAN_PARAM EQU CYREG_BLE_BLELL_SCAN_PARAM
BLE_cy_m0s8_ble__SCAN_WINDOW EQU CYREG_BLE_BLELL_SCAN_WINDOW
BLE_cy_m0s8_ble__SL_CONN_INTERVAL EQU CYREG_BLE_BLELL_SL_CONN_INTERVAL
BLE_cy_m0s8_ble__SLAVE_LATENCY EQU CYREG_BLE_BLELL_SLAVE_LATENCY
BLE_cy_m0s8_ble__SLAVE_TIMING_CONTROL EQU CYREG_BLE_BLELL_SLAVE_TIMING_CONTROL
BLE_cy_m0s8_ble__SLV_WIN_ADJ EQU CYREG_BLE_BLELL_SLV_WIN_ADJ
BLE_cy_m0s8_ble__SUP_TIMEOUT EQU CYREG_BLE_BLELL_SUP_TIMEOUT
BLE_cy_m0s8_ble__SY EQU CYREG_BLE_BLERD_SY
BLE_cy_m0s8_ble__SY_BUMP1 EQU CYREG_BLE_BLERD_SY_BUMP1
BLE_cy_m0s8_ble__SY_BUMP2 EQU CYREG_BLE_BLERD_SY_BUMP2
BLE_cy_m0s8_ble__TEST EQU CYREG_BLE_BLERD_TEST
BLE_cy_m0s8_ble__TEST2_SY EQU CYREG_BLE_BLERD_TEST2_SY
BLE_cy_m0s8_ble__THRSHD1 EQU CYREG_BLE_BLERD_THRSHD1
BLE_cy_m0s8_ble__THRSHD2 EQU CYREG_BLE_BLERD_THRSHD2
BLE_cy_m0s8_ble__THRSHD3 EQU CYREG_BLE_BLERD_THRSHD3
BLE_cy_m0s8_ble__THRSHD4 EQU CYREG_BLE_BLERD_THRSHD4
BLE_cy_m0s8_ble__THRSHD5 EQU CYREG_BLE_BLERD_THRSHD5
BLE_cy_m0s8_ble__TIM_COUNTER_L EQU CYREG_BLE_BLELL_TIM_COUNTER_L
BLE_cy_m0s8_ble__TRANSMIT_WINDOW_OFFSET EQU CYREG_BLE_BLELL_TRANSMIT_WINDOW_OFFSET
BLE_cy_m0s8_ble__TRANSMIT_WINDOW_SIZE EQU CYREG_BLE_BLELL_TRANSMIT_WINDOW_SIZE
BLE_cy_m0s8_ble__TX EQU CYREG_BLE_BLERD_TX
BLE_cy_m0s8_ble__TX_BUMP1 EQU CYREG_BLE_BLERD_TX_BUMP1
BLE_cy_m0s8_ble__TX_BUMP2 EQU CYREG_BLE_BLERD_TX_BUMP2
BLE_cy_m0s8_ble__TX_EN_EXT_DELAY EQU CYREG_BLE_BLELL_TX_EN_EXT_DELAY
BLE_cy_m0s8_ble__TX_RX_ON_DELAY EQU CYREG_BLE_BLELL_TX_RX_ON_DELAY
BLE_cy_m0s8_ble__TX_RX_SYNTH_DELAY EQU CYREG_BLE_BLELL_TX_RX_SYNTH_DELAY
BLE_cy_m0s8_ble__TXRX_HOP EQU CYREG_BLE_BLELL_TXRX_HOP
BLE_cy_m0s8_ble__WAKEUP_CONFIG EQU CYREG_BLE_BLELL_WAKEUP_CONFIG
BLE_cy_m0s8_ble__WAKEUP_CONTROL EQU CYREG_BLE_BLELL_WAKEUP_CONTROL
BLE_cy_m0s8_ble__WCO_CONFIG EQU CYREG_BLE_BLESS_WCO_CONFIG
BLE_cy_m0s8_ble__WCO_STATUS EQU CYREG_BLE_BLESS_WCO_STATUS
BLE_cy_m0s8_ble__WCO_TRIM EQU CYREG_BLE_BLESS_WCO_TRIM
BLE_cy_m0s8_ble__WHITELIST_BASE_ADDR EQU CYREG_BLE_BLELL_WHITELIST_BASE_ADDR
BLE_cy_m0s8_ble__WIN_MIN_STEP_SIZE EQU CYREG_BLE_BLELL_WIN_MIN_STEP_SIZE
BLE_cy_m0s8_ble__WINDOW_WIDEN_INTVL EQU CYREG_BLE_BLELL_WINDOW_WIDEN_INTVL
BLE_cy_m0s8_ble__WINDOW_WIDEN_WINOFF EQU CYREG_BLE_BLELL_WINDOW_WIDEN_WINOFF
BLE_cy_m0s8_ble__WL_ADDR_TYPE EQU CYREG_BLE_BLELL_WL_ADDR_TYPE
BLE_cy_m0s8_ble__WL_ENABLE EQU CYREG_BLE_BLELL_WL_ENABLE
BLE_cy_m0s8_ble__XTAL_CLK_DIV_CONFIG EQU CYREG_BLE_BLESS_XTAL_CLK_DIV_CONFIG

/* SW2 */
SW2__0__DR EQU CYREG_GPIO_PRT2_DR
SW2__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
SW2__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
SW2__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
SW2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
SW2__0__HSIOM_MASK EQU 0xF0000000
SW2__0__HSIOM_SHIFT EQU 28
SW2__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
SW2__0__INTR EQU CYREG_GPIO_PRT2_INTR
SW2__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
SW2__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
SW2__0__MASK EQU 0x80
SW2__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
SW2__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
SW2__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
SW2__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
SW2__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
SW2__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
SW2__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
SW2__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
SW2__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
SW2__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
SW2__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
SW2__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
SW2__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
SW2__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
SW2__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
SW2__0__PC EQU CYREG_GPIO_PRT2_PC
SW2__0__PC2 EQU CYREG_GPIO_PRT2_PC2
SW2__0__PORT EQU 2
SW2__0__PS EQU CYREG_GPIO_PRT2_PS
SW2__0__SHIFT EQU 7
SW2__DR EQU CYREG_GPIO_PRT2_DR
SW2__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
SW2__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
SW2__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
SW2__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
SW2__INTR EQU CYREG_GPIO_PRT2_INTR
SW2__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
SW2__INTSTAT EQU CYREG_GPIO_PRT2_INTR
SW2__MASK EQU 0x80
SW2__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
SW2__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
SW2__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
SW2__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
SW2__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
SW2__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
SW2__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
SW2__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
SW2__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
SW2__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
SW2__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
SW2__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
SW2__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
SW2__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
SW2__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
SW2__PC EQU CYREG_GPIO_PRT2_PC
SW2__PC2 EQU CYREG_GPIO_PRT2_PC2
SW2__PORT EQU 2
SW2__PS EQU CYREG_GPIO_PRT2_PS
SW2__SHIFT EQU 7
SW2__SNAP EQU CYREG_GPIO_PRT2_INTR

/* WDT */
WDT_Interrupt__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
WDT_Interrupt__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
WDT_Interrupt__INTC_MASK EQU 0x100
WDT_Interrupt__INTC_NUMBER EQU 8
WDT_Interrupt__INTC_PRIOR_MASK EQU 0xC0
WDT_Interrupt__INTC_PRIOR_NUM EQU 3
WDT_Interrupt__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
WDT_Interrupt__INTC_SET_EN_REG EQU CYREG_CM0_ISER
WDT_Interrupt__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* Rows */
Rows__0__DR EQU CYREG_GPIO_PRT2_DR
Rows__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Rows__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Rows__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Rows__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Rows__0__HSIOM_MASK EQU 0x0000000F
Rows__0__HSIOM_SHIFT EQU 0
Rows__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Rows__0__INTR EQU CYREG_GPIO_PRT2_INTR
Rows__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Rows__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Rows__0__MASK EQU 0x01
Rows__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Rows__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Rows__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Rows__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Rows__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Rows__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Rows__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Rows__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Rows__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Rows__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Rows__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Rows__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Rows__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Rows__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Rows__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Rows__0__PC EQU CYREG_GPIO_PRT2_PC
Rows__0__PC2 EQU CYREG_GPIO_PRT2_PC2
Rows__0__PORT EQU 2
Rows__0__PS EQU CYREG_GPIO_PRT2_PS
Rows__0__SHIFT EQU 0
Rows__1__DR EQU CYREG_GPIO_PRT2_DR
Rows__1__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Rows__1__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Rows__1__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Rows__1__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Rows__1__HSIOM_MASK EQU 0x000000F0
Rows__1__HSIOM_SHIFT EQU 4
Rows__1__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Rows__1__INTR EQU CYREG_GPIO_PRT2_INTR
Rows__1__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Rows__1__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Rows__1__MASK EQU 0x02
Rows__1__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Rows__1__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Rows__1__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Rows__1__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Rows__1__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Rows__1__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Rows__1__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Rows__1__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Rows__1__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Rows__1__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Rows__1__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Rows__1__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Rows__1__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Rows__1__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Rows__1__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Rows__1__PC EQU CYREG_GPIO_PRT2_PC
Rows__1__PC2 EQU CYREG_GPIO_PRT2_PC2
Rows__1__PORT EQU 2
Rows__1__PS EQU CYREG_GPIO_PRT2_PS
Rows__1__SHIFT EQU 1
Rows__2__DR EQU CYREG_GPIO_PRT2_DR
Rows__2__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Rows__2__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Rows__2__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Rows__2__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Rows__2__HSIOM_MASK EQU 0x00000F00
Rows__2__HSIOM_SHIFT EQU 8
Rows__2__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Rows__2__INTR EQU CYREG_GPIO_PRT2_INTR
Rows__2__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Rows__2__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Rows__2__MASK EQU 0x04
Rows__2__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Rows__2__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Rows__2__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Rows__2__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Rows__2__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Rows__2__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Rows__2__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Rows__2__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Rows__2__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Rows__2__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Rows__2__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Rows__2__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Rows__2__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Rows__2__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Rows__2__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Rows__2__PC EQU CYREG_GPIO_PRT2_PC
Rows__2__PC2 EQU CYREG_GPIO_PRT2_PC2
Rows__2__PORT EQU 2
Rows__2__PS EQU CYREG_GPIO_PRT2_PS
Rows__2__SHIFT EQU 2
Rows__3__DR EQU CYREG_GPIO_PRT2_DR
Rows__3__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Rows__3__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Rows__3__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Rows__3__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Rows__3__HSIOM_MASK EQU 0x0000F000
Rows__3__HSIOM_SHIFT EQU 12
Rows__3__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Rows__3__INTR EQU CYREG_GPIO_PRT2_INTR
Rows__3__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Rows__3__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Rows__3__MASK EQU 0x08
Rows__3__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Rows__3__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Rows__3__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Rows__3__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Rows__3__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Rows__3__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Rows__3__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Rows__3__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Rows__3__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Rows__3__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Rows__3__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Rows__3__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Rows__3__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Rows__3__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Rows__3__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Rows__3__PC EQU CYREG_GPIO_PRT2_PC
Rows__3__PC2 EQU CYREG_GPIO_PRT2_PC2
Rows__3__PORT EQU 2
Rows__3__PS EQU CYREG_GPIO_PRT2_PS
Rows__3__SHIFT EQU 3
Rows__4__DR EQU CYREG_GPIO_PRT2_DR
Rows__4__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Rows__4__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Rows__4__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Rows__4__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Rows__4__HSIOM_MASK EQU 0x000F0000
Rows__4__HSIOM_SHIFT EQU 16
Rows__4__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Rows__4__INTR EQU CYREG_GPIO_PRT2_INTR
Rows__4__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Rows__4__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Rows__4__MASK EQU 0x10
Rows__4__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Rows__4__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Rows__4__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Rows__4__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Rows__4__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Rows__4__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Rows__4__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Rows__4__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Rows__4__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Rows__4__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Rows__4__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Rows__4__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Rows__4__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Rows__4__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Rows__4__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Rows__4__PC EQU CYREG_GPIO_PRT2_PC
Rows__4__PC2 EQU CYREG_GPIO_PRT2_PC2
Rows__4__PORT EQU 2
Rows__4__PS EQU CYREG_GPIO_PRT2_PS
Rows__4__SHIFT EQU 4
Rows__DR EQU CYREG_GPIO_PRT2_DR
Rows__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Rows__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Rows__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Rows__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Rows__INTR EQU CYREG_GPIO_PRT2_INTR
Rows__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Rows__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Rows__MASK EQU 0x1F
Rows__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Rows__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Rows__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Rows__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Rows__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Rows__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Rows__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Rows__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Rows__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Rows__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Rows__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Rows__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Rows__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Rows__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Rows__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Rows__PC EQU CYREG_GPIO_PRT2_PC
Rows__PC2 EQU CYREG_GPIO_PRT2_PC2
Rows__PORT EQU 2
Rows__PS EQU CYREG_GPIO_PRT2_PS
Rows__SHIFT EQU 0

/* DP_CLK */
DP_CLK__0__DR EQU CYREG_GPIO_PRT0_DR
DP_CLK__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
DP_CLK__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
DP_CLK__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
DP_CLK__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
DP_CLK__0__HSIOM_MASK EQU 0x0000F000
DP_CLK__0__HSIOM_SHIFT EQU 12
DP_CLK__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
DP_CLK__0__INTR EQU CYREG_GPIO_PRT0_INTR
DP_CLK__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
DP_CLK__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
DP_CLK__0__MASK EQU 0x08
DP_CLK__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
DP_CLK__0__OUT_SEL_SHIFT EQU 6
DP_CLK__0__OUT_SEL_VAL EQU 2
DP_CLK__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
DP_CLK__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
DP_CLK__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
DP_CLK__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
DP_CLK__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
DP_CLK__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
DP_CLK__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
DP_CLK__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
DP_CLK__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
DP_CLK__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
DP_CLK__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
DP_CLK__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
DP_CLK__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
DP_CLK__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
DP_CLK__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
DP_CLK__0__PC EQU CYREG_GPIO_PRT0_PC
DP_CLK__0__PC2 EQU CYREG_GPIO_PRT0_PC2
DP_CLK__0__PORT EQU 0
DP_CLK__0__PS EQU CYREG_GPIO_PRT0_PS
DP_CLK__0__SHIFT EQU 3
DP_CLK__DR EQU CYREG_GPIO_PRT0_DR
DP_CLK__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
DP_CLK__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
DP_CLK__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
DP_CLK__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
DP_CLK__INTR EQU CYREG_GPIO_PRT0_INTR
DP_CLK__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
DP_CLK__INTSTAT EQU CYREG_GPIO_PRT0_INTR
DP_CLK__MASK EQU 0x08
DP_CLK__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
DP_CLK__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
DP_CLK__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
DP_CLK__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
DP_CLK__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
DP_CLK__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
DP_CLK__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
DP_CLK__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
DP_CLK__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
DP_CLK__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
DP_CLK__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
DP_CLK__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
DP_CLK__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
DP_CLK__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
DP_CLK__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
DP_CLK__PC EQU CYREG_GPIO_PRT0_PC
DP_CLK__PC2 EQU CYREG_GPIO_PRT0_PC2
DP_CLK__PORT EQU 0
DP_CLK__PS EQU CYREG_GPIO_PRT0_PS
DP_CLK__SHIFT EQU 3

/* DP_CLR */
DP_CLR__0__DR EQU CYREG_GPIO_PRT1_DR
DP_CLR__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
DP_CLR__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
DP_CLR__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
DP_CLR__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
DP_CLR__0__HSIOM_MASK EQU 0x0F000000
DP_CLR__0__HSIOM_SHIFT EQU 24
DP_CLR__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
DP_CLR__0__INTR EQU CYREG_GPIO_PRT1_INTR
DP_CLR__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
DP_CLR__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
DP_CLR__0__MASK EQU 0x40
DP_CLR__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
DP_CLR__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
DP_CLR__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
DP_CLR__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
DP_CLR__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
DP_CLR__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
DP_CLR__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
DP_CLR__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
DP_CLR__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
DP_CLR__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
DP_CLR__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
DP_CLR__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
DP_CLR__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
DP_CLR__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
DP_CLR__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
DP_CLR__0__PC EQU CYREG_GPIO_PRT1_PC
DP_CLR__0__PC2 EQU CYREG_GPIO_PRT1_PC2
DP_CLR__0__PORT EQU 1
DP_CLR__0__PS EQU CYREG_GPIO_PRT1_PS
DP_CLR__0__SHIFT EQU 6
DP_CLR__DR EQU CYREG_GPIO_PRT1_DR
DP_CLR__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
DP_CLR__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
DP_CLR__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
DP_CLR__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
DP_CLR__INTR EQU CYREG_GPIO_PRT1_INTR
DP_CLR__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
DP_CLR__INTSTAT EQU CYREG_GPIO_PRT1_INTR
DP_CLR__MASK EQU 0x40
DP_CLR__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
DP_CLR__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
DP_CLR__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
DP_CLR__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
DP_CLR__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
DP_CLR__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
DP_CLR__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
DP_CLR__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
DP_CLR__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
DP_CLR__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
DP_CLR__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
DP_CLR__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
DP_CLR__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
DP_CLR__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
DP_CLR__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
DP_CLR__PC EQU CYREG_GPIO_PRT1_PC
DP_CLR__PC2 EQU CYREG_GPIO_PRT1_PC2
DP_CLR__PORT EQU 1
DP_CLR__PS EQU CYREG_GPIO_PRT1_PS
DP_CLR__SHIFT EQU 6

/* DP_DAT */
DP_DAT__0__DR EQU CYREG_GPIO_PRT0_DR
DP_DAT__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
DP_DAT__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
DP_DAT__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
DP_DAT__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
DP_DAT__0__HSIOM_MASK EQU 0x000F0000
DP_DAT__0__HSIOM_SHIFT EQU 16
DP_DAT__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
DP_DAT__0__INTR EQU CYREG_GPIO_PRT0_INTR
DP_DAT__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
DP_DAT__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
DP_DAT__0__MASK EQU 0x10
DP_DAT__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
DP_DAT__0__OUT_SEL_SHIFT EQU 8
DP_DAT__0__OUT_SEL_VAL EQU 3
DP_DAT__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
DP_DAT__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
DP_DAT__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
DP_DAT__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
DP_DAT__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
DP_DAT__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
DP_DAT__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
DP_DAT__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
DP_DAT__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
DP_DAT__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
DP_DAT__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
DP_DAT__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
DP_DAT__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
DP_DAT__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
DP_DAT__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
DP_DAT__0__PC EQU CYREG_GPIO_PRT0_PC
DP_DAT__0__PC2 EQU CYREG_GPIO_PRT0_PC2
DP_DAT__0__PORT EQU 0
DP_DAT__0__PS EQU CYREG_GPIO_PRT0_PS
DP_DAT__0__SHIFT EQU 4
DP_DAT__DR EQU CYREG_GPIO_PRT0_DR
DP_DAT__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
DP_DAT__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
DP_DAT__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
DP_DAT__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
DP_DAT__INTR EQU CYREG_GPIO_PRT0_INTR
DP_DAT__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
DP_DAT__INTSTAT EQU CYREG_GPIO_PRT0_INTR
DP_DAT__MASK EQU 0x10
DP_DAT__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
DP_DAT__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
DP_DAT__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
DP_DAT__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
DP_DAT__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
DP_DAT__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
DP_DAT__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
DP_DAT__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
DP_DAT__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
DP_DAT__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
DP_DAT__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
DP_DAT__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
DP_DAT__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
DP_DAT__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
DP_DAT__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
DP_DAT__PC EQU CYREG_GPIO_PRT0_PC
DP_DAT__PC2 EQU CYREG_GPIO_PRT0_PC2
DP_DAT__PORT EQU 0
DP_DAT__PS EQU CYREG_GPIO_PRT0_PS
DP_DAT__SHIFT EQU 4

/* SPIM_1 */
SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL2
SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL2
SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL2
SPIM_1_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL2
SPIM_1_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL2
SPIM_1_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK2
SPIM_1_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK2
SPIM_1_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK2
SPIM_1_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK2
SPIM_1_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL2
SPIM_1_BSPIM_BitCounter__CONTROL_REG EQU CYREG_UDB_W8_CTL2
SPIM_1_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST2
SPIM_1_BSPIM_BitCounter__COUNT_REG EQU CYREG_UDB_W8_CTL2
SPIM_1_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST2
SPIM_1_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK2
SPIM_1_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK2
SPIM_1_BSPIM_BitCounter__PERIOD_REG EQU CYREG_UDB_W8_MSK2
SPIM_1_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL2
SPIM_1_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST2
SPIM_1_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_UDB_W8_MSK2
SPIM_1_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK2
SPIM_1_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK2
SPIM_1_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL2
SPIM_1_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST2
SPIM_1_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST2
SPIM_1_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_UDB_W8_ST2
SPIM_1_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL0
SPIM_1_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST0
SPIM_1_BSPIM_RxStsReg__32BIT_MASK_REG EQU CYREG_UDB_W32_MSK
SPIM_1_BSPIM_RxStsReg__32BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL
SPIM_1_BSPIM_RxStsReg__32BIT_STATUS_REG EQU CYREG_UDB_W32_ST
SPIM_1_BSPIM_RxStsReg__4__MASK EQU 0x10
SPIM_1_BSPIM_RxStsReg__4__POS EQU 4
SPIM_1_BSPIM_RxStsReg__5__MASK EQU 0x20
SPIM_1_BSPIM_RxStsReg__5__POS EQU 5
SPIM_1_BSPIM_RxStsReg__6__MASK EQU 0x40
SPIM_1_BSPIM_RxStsReg__6__POS EQU 6
SPIM_1_BSPIM_RxStsReg__MASK EQU 0x70
SPIM_1_BSPIM_RxStsReg__MASK_REG EQU CYREG_UDB_W8_MSK0
SPIM_1_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL0
SPIM_1_BSPIM_RxStsReg__STATUS_REG EQU CYREG_UDB_W8_ST0
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A01
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A11
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D01
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D11
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL1
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F01
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F11
SPIM_1_BSPIM_sR8_Dp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A1
SPIM_1_BSPIM_sR8_Dp_u0__A0_REG EQU CYREG_UDB_W8_A01
SPIM_1_BSPIM_sR8_Dp_u0__A1_REG EQU CYREG_UDB_W8_A11
SPIM_1_BSPIM_sR8_Dp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D1
SPIM_1_BSPIM_sR8_Dp_u0__D0_REG EQU CYREG_UDB_W8_D01
SPIM_1_BSPIM_sR8_Dp_u0__D1_REG EQU CYREG_UDB_W8_D11
SPIM_1_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL1
SPIM_1_BSPIM_sR8_Dp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F1
SPIM_1_BSPIM_sR8_Dp_u0__F0_REG EQU CYREG_UDB_W8_F01
SPIM_1_BSPIM_sR8_Dp_u0__F1_REG EQU CYREG_UDB_W8_F11
SPIM_1_BSPIM_TxStsReg__0__MASK EQU 0x01
SPIM_1_BSPIM_TxStsReg__0__POS EQU 0
SPIM_1_BSPIM_TxStsReg__1__MASK EQU 0x02
SPIM_1_BSPIM_TxStsReg__1__POS EQU 1
SPIM_1_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL1
SPIM_1_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST1
SPIM_1_BSPIM_TxStsReg__2__MASK EQU 0x04
SPIM_1_BSPIM_TxStsReg__2__POS EQU 2
SPIM_1_BSPIM_TxStsReg__3__MASK EQU 0x08
SPIM_1_BSPIM_TxStsReg__3__POS EQU 3
SPIM_1_BSPIM_TxStsReg__4__MASK EQU 0x10
SPIM_1_BSPIM_TxStsReg__4__POS EQU 4
SPIM_1_BSPIM_TxStsReg__MASK EQU 0x1F
SPIM_1_BSPIM_TxStsReg__MASK_REG EQU CYREG_UDB_W8_MSK1
SPIM_1_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL1
SPIM_1_BSPIM_TxStsReg__STATUS_REG EQU CYREG_UDB_W8_ST1
SPIM_1_IntClock__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL11
SPIM_1_IntClock__DIV_ID EQU 0x00000040
SPIM_1_IntClock__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
SPIM_1_IntClock__PA_DIV_ID EQU 0x000000FF

/* CP_MISO */
CP_MISO__0__DR EQU CYREG_GPIO_PRT0_DR
CP_MISO__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CP_MISO__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CP_MISO__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CP_MISO__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
CP_MISO__0__HSIOM_MASK EQU 0x000000F0
CP_MISO__0__HSIOM_SHIFT EQU 4
CP_MISO__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CP_MISO__0__INTR EQU CYREG_GPIO_PRT0_INTR
CP_MISO__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CP_MISO__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CP_MISO__0__MASK EQU 0x02
CP_MISO__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
CP_MISO__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
CP_MISO__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
CP_MISO__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
CP_MISO__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
CP_MISO__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
CP_MISO__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
CP_MISO__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
CP_MISO__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
CP_MISO__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
CP_MISO__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
CP_MISO__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
CP_MISO__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
CP_MISO__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
CP_MISO__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
CP_MISO__0__PC EQU CYREG_GPIO_PRT0_PC
CP_MISO__0__PC2 EQU CYREG_GPIO_PRT0_PC2
CP_MISO__0__PORT EQU 0
CP_MISO__0__PS EQU CYREG_GPIO_PRT0_PS
CP_MISO__0__SHIFT EQU 1
CP_MISO__DR EQU CYREG_GPIO_PRT0_DR
CP_MISO__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CP_MISO__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CP_MISO__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CP_MISO__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CP_MISO__INTR EQU CYREG_GPIO_PRT0_INTR
CP_MISO__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CP_MISO__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CP_MISO__MASK EQU 0x02
CP_MISO__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
CP_MISO__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
CP_MISO__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
CP_MISO__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
CP_MISO__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
CP_MISO__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
CP_MISO__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
CP_MISO__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
CP_MISO__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
CP_MISO__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
CP_MISO__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
CP_MISO__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
CP_MISO__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
CP_MISO__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
CP_MISO__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
CP_MISO__PC EQU CYREG_GPIO_PRT0_PC
CP_MISO__PC2 EQU CYREG_GPIO_PRT0_PC2
CP_MISO__PORT EQU 0
CP_MISO__PS EQU CYREG_GPIO_PRT0_PS
CP_MISO__SHIFT EQU 1

/* Columns */
Columns__0__DR EQU CYREG_GPIO_PRT1_DR
Columns__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Columns__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Columns__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Columns__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Columns__0__HSIOM_MASK EQU 0x000000F0
Columns__0__HSIOM_SHIFT EQU 4
Columns__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Columns__0__INTR EQU CYREG_GPIO_PRT1_INTR
Columns__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Columns__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Columns__0__MASK EQU 0x02
Columns__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Columns__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Columns__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Columns__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Columns__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Columns__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Columns__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Columns__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Columns__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Columns__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Columns__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Columns__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Columns__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Columns__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Columns__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Columns__0__PC EQU CYREG_GPIO_PRT1_PC
Columns__0__PC2 EQU CYREG_GPIO_PRT1_PC2
Columns__0__PORT EQU 1
Columns__0__PS EQU CYREG_GPIO_PRT1_PS
Columns__0__SHIFT EQU 1
Columns__1__DR EQU CYREG_GPIO_PRT1_DR
Columns__1__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Columns__1__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Columns__1__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Columns__1__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Columns__1__HSIOM_MASK EQU 0x00000F00
Columns__1__HSIOM_SHIFT EQU 8
Columns__1__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Columns__1__INTR EQU CYREG_GPIO_PRT1_INTR
Columns__1__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Columns__1__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Columns__1__MASK EQU 0x04
Columns__1__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Columns__1__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Columns__1__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Columns__1__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Columns__1__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Columns__1__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Columns__1__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Columns__1__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Columns__1__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Columns__1__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Columns__1__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Columns__1__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Columns__1__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Columns__1__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Columns__1__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Columns__1__PC EQU CYREG_GPIO_PRT1_PC
Columns__1__PC2 EQU CYREG_GPIO_PRT1_PC2
Columns__1__PORT EQU 1
Columns__1__PS EQU CYREG_GPIO_PRT1_PS
Columns__1__SHIFT EQU 2
Columns__2__DR EQU CYREG_GPIO_PRT1_DR
Columns__2__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Columns__2__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Columns__2__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Columns__2__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Columns__2__HSIOM_MASK EQU 0x0000F000
Columns__2__HSIOM_SHIFT EQU 12
Columns__2__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Columns__2__INTR EQU CYREG_GPIO_PRT1_INTR
Columns__2__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Columns__2__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Columns__2__MASK EQU 0x08
Columns__2__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Columns__2__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Columns__2__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Columns__2__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Columns__2__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Columns__2__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Columns__2__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Columns__2__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Columns__2__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Columns__2__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Columns__2__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Columns__2__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Columns__2__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Columns__2__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Columns__2__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Columns__2__PC EQU CYREG_GPIO_PRT1_PC
Columns__2__PC2 EQU CYREG_GPIO_PRT1_PC2
Columns__2__PORT EQU 1
Columns__2__PS EQU CYREG_GPIO_PRT1_PS
Columns__2__SHIFT EQU 3
Columns__DR EQU CYREG_GPIO_PRT1_DR
Columns__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Columns__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Columns__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Columns__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Columns__INTR EQU CYREG_GPIO_PRT1_INTR
Columns__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Columns__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Columns__MASK EQU 0x0E
Columns__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Columns__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Columns__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Columns__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Columns__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Columns__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Columns__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Columns__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Columns__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Columns__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Columns__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Columns__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Columns__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Columns__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Columns__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Columns__PC EQU CYREG_GPIO_PRT1_PC
Columns__PC2 EQU CYREG_GPIO_PRT1_PC2
Columns__PORT EQU 1
Columns__PS EQU CYREG_GPIO_PRT1_PS
Columns__SHIFT EQU 1

/* CapsLock_LED */
CapsLock_LED__0__DR EQU CYREG_GPIO_PRT3_DR
CapsLock_LED__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
CapsLock_LED__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
CapsLock_LED__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
CapsLock_LED__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
CapsLock_LED__0__HSIOM_MASK EQU 0xF0000000
CapsLock_LED__0__HSIOM_SHIFT EQU 28
CapsLock_LED__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapsLock_LED__0__INTR EQU CYREG_GPIO_PRT3_INTR
CapsLock_LED__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapsLock_LED__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
CapsLock_LED__0__MASK EQU 0x80
CapsLock_LED__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
CapsLock_LED__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
CapsLock_LED__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
CapsLock_LED__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
CapsLock_LED__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
CapsLock_LED__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
CapsLock_LED__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
CapsLock_LED__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
CapsLock_LED__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
CapsLock_LED__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
CapsLock_LED__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
CapsLock_LED__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
CapsLock_LED__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
CapsLock_LED__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
CapsLock_LED__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
CapsLock_LED__0__PC EQU CYREG_GPIO_PRT3_PC
CapsLock_LED__0__PC2 EQU CYREG_GPIO_PRT3_PC2
CapsLock_LED__0__PORT EQU 3
CapsLock_LED__0__PS EQU CYREG_GPIO_PRT3_PS
CapsLock_LED__0__SHIFT EQU 7
CapsLock_LED__DR EQU CYREG_GPIO_PRT3_DR
CapsLock_LED__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
CapsLock_LED__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
CapsLock_LED__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
CapsLock_LED__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapsLock_LED__INTR EQU CYREG_GPIO_PRT3_INTR
CapsLock_LED__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapsLock_LED__INTSTAT EQU CYREG_GPIO_PRT3_INTR
CapsLock_LED__MASK EQU 0x80
CapsLock_LED__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
CapsLock_LED__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
CapsLock_LED__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
CapsLock_LED__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
CapsLock_LED__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
CapsLock_LED__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
CapsLock_LED__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
CapsLock_LED__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
CapsLock_LED__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
CapsLock_LED__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
CapsLock_LED__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
CapsLock_LED__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
CapsLock_LED__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
CapsLock_LED__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
CapsLock_LED__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
CapsLock_LED__PC EQU CYREG_GPIO_PRT3_PC
CapsLock_LED__PC2 EQU CYREG_GPIO_PRT3_PC2
CapsLock_LED__PORT EQU 3
CapsLock_LED__PS EQU CYREG_GPIO_PRT3_PS
CapsLock_LED__SHIFT EQU 7

/* Disconnect_LED */
Disconnect_LED__0__DR EQU CYREG_GPIO_PRT2_DR
Disconnect_LED__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Disconnect_LED__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Disconnect_LED__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Disconnect_LED__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Disconnect_LED__0__HSIOM_MASK EQU 0x0F000000
Disconnect_LED__0__HSIOM_SHIFT EQU 24
Disconnect_LED__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Disconnect_LED__0__INTR EQU CYREG_GPIO_PRT2_INTR
Disconnect_LED__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Disconnect_LED__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Disconnect_LED__0__MASK EQU 0x40
Disconnect_LED__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Disconnect_LED__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Disconnect_LED__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Disconnect_LED__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Disconnect_LED__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Disconnect_LED__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Disconnect_LED__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Disconnect_LED__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Disconnect_LED__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Disconnect_LED__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Disconnect_LED__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Disconnect_LED__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Disconnect_LED__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Disconnect_LED__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Disconnect_LED__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Disconnect_LED__0__PC EQU CYREG_GPIO_PRT2_PC
Disconnect_LED__0__PC2 EQU CYREG_GPIO_PRT2_PC2
Disconnect_LED__0__PORT EQU 2
Disconnect_LED__0__PS EQU CYREG_GPIO_PRT2_PS
Disconnect_LED__0__SHIFT EQU 6
Disconnect_LED__DR EQU CYREG_GPIO_PRT2_DR
Disconnect_LED__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Disconnect_LED__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Disconnect_LED__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Disconnect_LED__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Disconnect_LED__INTR EQU CYREG_GPIO_PRT2_INTR
Disconnect_LED__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Disconnect_LED__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Disconnect_LED__MASK EQU 0x40
Disconnect_LED__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Disconnect_LED__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Disconnect_LED__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Disconnect_LED__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Disconnect_LED__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Disconnect_LED__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Disconnect_LED__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Disconnect_LED__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Disconnect_LED__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Disconnect_LED__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Disconnect_LED__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Disconnect_LED__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Disconnect_LED__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Disconnect_LED__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Disconnect_LED__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Disconnect_LED__PC EQU CYREG_GPIO_PRT2_PC
Disconnect_LED__PC2 EQU CYREG_GPIO_PRT2_PC2
Disconnect_LED__PORT EQU 2
Disconnect_LED__PS EQU CYREG_GPIO_PRT2_PS
Disconnect_LED__SHIFT EQU 6

/* Advertising_LED */
Advertising_LED__0__DR EQU CYREG_GPIO_PRT3_DR
Advertising_LED__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Advertising_LED__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Advertising_LED__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Advertising_LED__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Advertising_LED__0__HSIOM_MASK EQU 0x0F000000
Advertising_LED__0__HSIOM_SHIFT EQU 24
Advertising_LED__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Advertising_LED__0__INTR EQU CYREG_GPIO_PRT3_INTR
Advertising_LED__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Advertising_LED__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Advertising_LED__0__MASK EQU 0x40
Advertising_LED__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Advertising_LED__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Advertising_LED__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Advertising_LED__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Advertising_LED__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Advertising_LED__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Advertising_LED__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Advertising_LED__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Advertising_LED__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Advertising_LED__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Advertising_LED__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Advertising_LED__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Advertising_LED__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Advertising_LED__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Advertising_LED__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Advertising_LED__0__PC EQU CYREG_GPIO_PRT3_PC
Advertising_LED__0__PC2 EQU CYREG_GPIO_PRT3_PC2
Advertising_LED__0__PORT EQU 3
Advertising_LED__0__PS EQU CYREG_GPIO_PRT3_PS
Advertising_LED__0__SHIFT EQU 6
Advertising_LED__DR EQU CYREG_GPIO_PRT3_DR
Advertising_LED__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Advertising_LED__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Advertising_LED__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Advertising_LED__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Advertising_LED__INTR EQU CYREG_GPIO_PRT3_INTR
Advertising_LED__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Advertising_LED__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Advertising_LED__MASK EQU 0x40
Advertising_LED__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Advertising_LED__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Advertising_LED__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Advertising_LED__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Advertising_LED__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Advertising_LED__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Advertising_LED__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Advertising_LED__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Advertising_LED__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Advertising_LED__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Advertising_LED__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Advertising_LED__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Advertising_LED__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Advertising_LED__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Advertising_LED__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Advertising_LED__PC EQU CYREG_GPIO_PRT3_PC
Advertising_LED__PC2 EQU CYREG_GPIO_PRT3_PC2
Advertising_LED__PORT EQU 3
Advertising_LED__PS EQU CYREG_GPIO_PRT3_PS
Advertising_LED__SHIFT EQU 6

/* Wakeup_Interrupt */
Wakeup_Interrupt__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
Wakeup_Interrupt__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
Wakeup_Interrupt__INTC_MASK EQU 0x04
Wakeup_Interrupt__INTC_NUMBER EQU 2
Wakeup_Interrupt__INTC_PRIOR_MASK EQU 0xC00000
Wakeup_Interrupt__INTC_PRIOR_NUM EQU 3
Wakeup_Interrupt__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
Wakeup_Interrupt__INTC_SET_EN_REG EQU CYREG_CM0_ISER
Wakeup_Interrupt__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 48000000
CYDEV_BCLK__HFCLK__KHZ EQU 48000
CYDEV_BCLK__HFCLK__MHZ EQU 48
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x0E34119E
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4F
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4F_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 10
CYDEV_DFT_SELECT_CLK1 EQU 11
CYDEV_HEAP_SIZE EQU 0x400
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDR_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 0
CYIPBLOCK_m0s8bless_VERSION EQU 1
CYIPBLOCK_m0s8cpussv2_VERSION EQU 1
CYIPBLOCK_m0s8csd_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8udbif_VERSION EQU 1
CYIPBLOCK_s8pass4al_VERSION EQU 1
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
