Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Dec  6 23:14:05 2023
| Host         : LAPTOP-QBFB0P9N running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file caravel_timing_summary_routed.rpt -pb caravel_timing_summary_routed.pb -rpx caravel_timing_summary_routed.rpx -warn_on_violation
| Design       : caravel
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                              Violations  
---------  ----------------  ---------------------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree                    2           
TIMING-17  Critical Warning  Non-clocked sequential cell              1000        
LUTAR-1    Warning           LUT drives async reset alert             4           
SYNTH-4    Warning           Shallow depth for a dedicated block RAM  2           
TIMING-18  Warning           Missing input or output delay            43          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4005)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2872)
5. checking no_input_delay (40)
6. checking no_output_delay (41)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4005)
---------------------------
 There are 615 register/latch pins with no clock driven by root clock pin: mprj_io[3] (HIGH)

 There are 660 register/latch pins with no clock driven by root clock pin: mprj_io[4] (HIGH)

 There are 310 register/latch pins with no clock driven by root clock pin: housekeeping/serial_bb_clock_reg/Q (HIGH)

 There are 500 register/latch pins with no clock driven by root clock pin: housekeeping/serial_bb_enable_reg/Q (HIGH)

 There are 190 register/latch pins with no clock driven by root clock pin: housekeeping/serial_bb_load_reg/Q (HIGH)

 There are 310 register/latch pins with no clock driven by root clock pin: housekeeping/serial_clock_pre_reg/Q (HIGH)

 There are 190 register/latch pins with no clock driven by root clock pin: housekeeping/serial_load_pre_reg/Q (HIGH)

 There are 615 register/latch pins with no clock driven by root clock pin: housekeeping/wbbd_busy_reg/Q (HIGH)

 There are 615 register/latch pins with no clock driven by root clock pin: housekeeping/wbbd_sck_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2872)
---------------------------------------------------
 There are 2872 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (40)
-------------------------------
 There are 40 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (41)
--------------------------------
 There are 39 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 2 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.335        0.000                      0                 6771        0.019        0.000                      0                 6771        6.250        0.000                       0                  2755  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clock  {0.000 7.500}      15.000          66.667          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock               2.335        0.000                      0                 6687        0.019        0.000                      0                 6687        6.250        0.000                       0                  2755  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clock              clock                    4.908        0.000                      0                   84        0.742        0.000                      0                   84  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clock                       
(none)                      clock         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        2.335ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.335ns  (required time - arrival time)
  Source:                 soc/core/FSM_onehot_grant_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            soc/core/VexRiscv/RegFilePlugin_regFile_reg_1/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clock rise@15.000ns - clock rise@0.000ns)
  Data Path Delay:        11.846ns  (logic 1.888ns (15.938%)  route 9.958ns (84.062%))
  Logic Levels:           10  (LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.514ns = ( 19.514 - 15.000 ) 
    Source Clock Delay      (SCD):    4.986ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  clock_IBUF_inst/O
                         net (fo=5, routed)           2.171     3.229    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  clock_IBUF_BUFG_inst/O
                         net (fo=2576, routed)        1.656     4.986    soc/core/clock_IBUF_BUFG
    SLICE_X47Y32         FDRE                                         r  soc/core/FSM_onehot_grant_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y32         FDRE (Prop_fdre_C_Q)         0.456     5.442 r  soc/core/FSM_onehot_grant_reg[2]/Q
                         net (fo=127, routed)         1.551     6.994    soc/core/grant_reg[0]
    SLICE_X23Y32         LUT1 (Prop_lut1_I0_O)        0.118     7.112 r  soc/core/grant_reg[0]_hold_fix/O
                         net (fo=29, routed)          1.482     8.594    soc/core/VexRiscv/IBusCachedPlugin_cache/grant_reg[0]_hold_fix_1_alias
    SLICE_X45Y35         LUT5 (Prop_lut5_I4_O)        0.326     8.920 r  soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_0_i_5/O
                         net (fo=18, routed)          1.178    10.097    soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[10]_0
    SLICE_X40Y46         LUT4 (Prop_lut4_I3_O)        0.124    10.221 r  soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[6]_i_5/O
                         net (fo=1, routed)           0.497    10.719    soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[6]_i_5_n_0
    SLICE_X41Y46         LUT6 (Prop_lut6_I4_O)        0.124    10.843 r  soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[6]_i_2/O
                         net (fo=4, routed)           0.680    11.523    soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[6]_i_6_0
    SLICE_X48Y43         LUT6 (Prop_lut6_I2_O)        0.124    11.647 f  soc/core/VexRiscv/IBusCachedPlugin_cache/count[0]_i_10/O
                         net (fo=1, routed)           0.433    12.080    soc/core/VexRiscv/IBusCachedPlugin_cache/count[0]_i_10_n_0
    SLICE_X48Y43         LUT6 (Prop_lut6_I3_O)        0.124    12.204 r  soc/core/VexRiscv/IBusCachedPlugin_cache/count[0]_i_4/O
                         net (fo=7, routed)           0.970    13.174    soc/core/VexRiscv/IBusCachedPlugin_cache/count[0]_i_4_n_0
    SLICE_X45Y30         LUT6 (Prop_lut6_I4_O)        0.124    13.298 r  soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5/O
                         net (fo=2, routed)           0.359    13.657    soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5_n_0
    SLICE_X44Y30         LUT6 (Prop_lut6_I2_O)        0.124    13.781 f  soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_1/O
                         net (fo=116, routed)         0.774    14.555    soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_1
    SLICE_X44Y26         LUT6 (Prop_lut6_I5_O)        0.124    14.679 r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_switch_Fetcher_l362[2]_i_2/O
                         net (fo=16, routed)          0.887    15.566    soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_switch_Fetcher_l362[2]_i_2_n_0
    SLICE_X49Y32         LUT3 (Prop_lut3_I1_O)        0.120    15.686 r  soc/core/VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_1_i_1/O
                         net (fo=1, routed)           1.147    16.833    soc/core/VexRiscv/decode_RegFilePlugin_regFileReadAddress1[4]
    RAMB18_X2Y14         RAMB18E1                                     r  soc/core/VexRiscv/RegFilePlugin_regFile_reg_1/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     15.000    15.000 r  
    U7                                                0.000    15.000 r  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    U7                   IBUF (Prop_ibuf_I_O)         0.924    15.924 r  clock_IBUF_inst/O
                         net (fo=5, routed)           1.972    17.896    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.987 r  clock_IBUF_BUFG_inst/O
                         net (fo=2576, routed)        1.527    19.514    soc/core/VexRiscv/clock_IBUF_BUFG
    RAMB18_X2Y14         RAMB18E1                                     r  soc/core/VexRiscv/RegFilePlugin_regFile_reg_1/CLKARDCLK
                         clock pessimism              0.458    19.972    
                         clock uncertainty           -0.035    19.936    
    RAMB18_X2Y14         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.769    19.167    soc/core/VexRiscv/RegFilePlugin_regFile_reg_1
  -------------------------------------------------------------------
                         required time                         19.167    
                         arrival time                         -16.833    
  -------------------------------------------------------------------
                         slack                                  2.335    

Slack (MET) :             2.363ns  (required time - arrival time)
  Source:                 soc/core/FSM_onehot_grant_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            soc/core/VexRiscv/RegFilePlugin_regFile_reg_1/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clock rise@15.000ns - clock rise@0.000ns)
  Data Path Delay:        11.813ns  (logic 1.887ns (15.974%)  route 9.926ns (84.026%))
  Logic Levels:           10  (LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.514ns = ( 19.514 - 15.000 ) 
    Source Clock Delay      (SCD):    4.986ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  clock_IBUF_inst/O
                         net (fo=5, routed)           2.171     3.229    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  clock_IBUF_BUFG_inst/O
                         net (fo=2576, routed)        1.656     4.986    soc/core/clock_IBUF_BUFG
    SLICE_X47Y32         FDRE                                         r  soc/core/FSM_onehot_grant_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y32         FDRE (Prop_fdre_C_Q)         0.456     5.442 r  soc/core/FSM_onehot_grant_reg[2]/Q
                         net (fo=127, routed)         1.551     6.994    soc/core/grant_reg[0]
    SLICE_X23Y32         LUT1 (Prop_lut1_I0_O)        0.118     7.112 r  soc/core/grant_reg[0]_hold_fix/O
                         net (fo=29, routed)          1.482     8.594    soc/core/VexRiscv/IBusCachedPlugin_cache/grant_reg[0]_hold_fix_1_alias
    SLICE_X45Y35         LUT5 (Prop_lut5_I4_O)        0.326     8.920 r  soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_0_i_5/O
                         net (fo=18, routed)          1.178    10.097    soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[10]_0
    SLICE_X40Y46         LUT4 (Prop_lut4_I3_O)        0.124    10.221 r  soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[6]_i_5/O
                         net (fo=1, routed)           0.497    10.719    soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[6]_i_5_n_0
    SLICE_X41Y46         LUT6 (Prop_lut6_I4_O)        0.124    10.843 r  soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[6]_i_2/O
                         net (fo=4, routed)           0.680    11.523    soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[6]_i_6_0
    SLICE_X48Y43         LUT6 (Prop_lut6_I2_O)        0.124    11.647 f  soc/core/VexRiscv/IBusCachedPlugin_cache/count[0]_i_10/O
                         net (fo=1, routed)           0.433    12.080    soc/core/VexRiscv/IBusCachedPlugin_cache/count[0]_i_10_n_0
    SLICE_X48Y43         LUT6 (Prop_lut6_I3_O)        0.124    12.204 r  soc/core/VexRiscv/IBusCachedPlugin_cache/count[0]_i_4/O
                         net (fo=7, routed)           0.970    13.174    soc/core/VexRiscv/IBusCachedPlugin_cache/count[0]_i_4_n_0
    SLICE_X45Y30         LUT6 (Prop_lut6_I4_O)        0.124    13.298 r  soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5/O
                         net (fo=2, routed)           0.359    13.657    soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5_n_0
    SLICE_X44Y30         LUT6 (Prop_lut6_I2_O)        0.124    13.781 f  soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_1/O
                         net (fo=116, routed)         0.774    14.555    soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_1
    SLICE_X44Y26         LUT6 (Prop_lut6_I5_O)        0.124    14.679 r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_switch_Fetcher_l362[2]_i_2/O
                         net (fo=16, routed)          0.854    15.533    soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_switch_Fetcher_l362[2]_i_2_n_0
    SLICE_X48Y32         LUT3 (Prop_lut3_I1_O)        0.119    15.652 r  soc/core/VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_1_i_2/O
                         net (fo=1, routed)           1.147    16.799    soc/core/VexRiscv/decode_RegFilePlugin_regFileReadAddress1[3]
    RAMB18_X2Y14         RAMB18E1                                     r  soc/core/VexRiscv/RegFilePlugin_regFile_reg_1/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     15.000    15.000 r  
    U7                                                0.000    15.000 r  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    U7                   IBUF (Prop_ibuf_I_O)         0.924    15.924 r  clock_IBUF_inst/O
                         net (fo=5, routed)           1.972    17.896    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.987 r  clock_IBUF_BUFG_inst/O
                         net (fo=2576, routed)        1.527    19.514    soc/core/VexRiscv/clock_IBUF_BUFG
    RAMB18_X2Y14         RAMB18E1                                     r  soc/core/VexRiscv/RegFilePlugin_regFile_reg_1/CLKARDCLK
                         clock pessimism              0.458    19.972    
                         clock uncertainty           -0.035    19.936    
    RAMB18_X2Y14         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.774    19.162    soc/core/VexRiscv/RegFilePlugin_regFile_reg_1
  -------------------------------------------------------------------
                         required time                         19.162    
                         arrival time                         -16.799    
  -------------------------------------------------------------------
                         slack                                  2.363    

Slack (MET) :             2.465ns  (required time - arrival time)
  Source:                 soc/core/FSM_onehot_grant_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            soc/core/VexRiscv/RegFilePlugin_regFile_reg_2/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clock rise@15.000ns - clock rise@0.000ns)
  Data Path Delay:        11.708ns  (logic 1.921ns (16.408%)  route 9.787ns (83.592%))
  Logic Levels:           10  (LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.510ns = ( 19.510 - 15.000 ) 
    Source Clock Delay      (SCD):    4.986ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  clock_IBUF_inst/O
                         net (fo=5, routed)           2.171     3.229    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  clock_IBUF_BUFG_inst/O
                         net (fo=2576, routed)        1.656     4.986    soc/core/clock_IBUF_BUFG
    SLICE_X47Y32         FDRE                                         r  soc/core/FSM_onehot_grant_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y32         FDRE (Prop_fdre_C_Q)         0.456     5.442 r  soc/core/FSM_onehot_grant_reg[2]/Q
                         net (fo=127, routed)         1.551     6.994    soc/core/grant_reg[0]
    SLICE_X23Y32         LUT1 (Prop_lut1_I0_O)        0.118     7.112 r  soc/core/grant_reg[0]_hold_fix/O
                         net (fo=29, routed)          1.482     8.594    soc/core/VexRiscv/IBusCachedPlugin_cache/grant_reg[0]_hold_fix_1_alias
    SLICE_X45Y35         LUT5 (Prop_lut5_I4_O)        0.326     8.920 r  soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_0_i_5/O
                         net (fo=18, routed)          1.178    10.097    soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[10]_0
    SLICE_X40Y46         LUT4 (Prop_lut4_I3_O)        0.124    10.221 r  soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[6]_i_5/O
                         net (fo=1, routed)           0.497    10.719    soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[6]_i_5_n_0
    SLICE_X41Y46         LUT6 (Prop_lut6_I4_O)        0.124    10.843 r  soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[6]_i_2/O
                         net (fo=4, routed)           0.680    11.523    soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[6]_i_6_0
    SLICE_X48Y43         LUT6 (Prop_lut6_I2_O)        0.124    11.647 f  soc/core/VexRiscv/IBusCachedPlugin_cache/count[0]_i_10/O
                         net (fo=1, routed)           0.433    12.080    soc/core/VexRiscv/IBusCachedPlugin_cache/count[0]_i_10_n_0
    SLICE_X48Y43         LUT6 (Prop_lut6_I3_O)        0.124    12.204 r  soc/core/VexRiscv/IBusCachedPlugin_cache/count[0]_i_4/O
                         net (fo=7, routed)           0.970    13.174    soc/core/VexRiscv/IBusCachedPlugin_cache/count[0]_i_4_n_0
    SLICE_X45Y30         LUT6 (Prop_lut6_I4_O)        0.124    13.298 r  soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5/O
                         net (fo=2, routed)           0.359    13.657    soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5_n_0
    SLICE_X44Y30         LUT6 (Prop_lut6_I2_O)        0.124    13.781 f  soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_1/O
                         net (fo=116, routed)         0.774    14.555    soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_1
    SLICE_X44Y26         LUT6 (Prop_lut6_I5_O)        0.124    14.679 r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_switch_Fetcher_l362[2]_i_2/O
                         net (fo=16, routed)          0.892    15.571    soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_switch_Fetcher_l362[2]_i_2_n_0
    SLICE_X46Y30         LUT3 (Prop_lut3_I1_O)        0.153    15.724 r  soc/core/VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_2_i_5/O
                         net (fo=1, routed)           0.971    16.694    soc/core/VexRiscv/decode_RegFilePlugin_regFileReadAddress2[0]
    RAMB18_X2Y13         RAMB18E1                                     r  soc/core/VexRiscv/RegFilePlugin_regFile_reg_2/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     15.000    15.000 r  
    U7                                                0.000    15.000 r  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    U7                   IBUF (Prop_ibuf_I_O)         0.924    15.924 r  clock_IBUF_inst/O
                         net (fo=5, routed)           1.972    17.896    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.987 r  clock_IBUF_BUFG_inst/O
                         net (fo=2576, routed)        1.523    19.510    soc/core/VexRiscv/clock_IBUF_BUFG
    RAMB18_X2Y13         RAMB18E1                                     r  soc/core/VexRiscv/RegFilePlugin_regFile_reg_2/CLKARDCLK
                         clock pessimism              0.458    19.968    
                         clock uncertainty           -0.035    19.932    
    RAMB18_X2Y13         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.773    19.159    soc/core/VexRiscv/RegFilePlugin_regFile_reg_2
  -------------------------------------------------------------------
                         required time                         19.159    
                         arrival time                         -16.694    
  -------------------------------------------------------------------
                         slack                                  2.465    

Slack (MET) :             2.509ns  (required time - arrival time)
  Source:                 soc/core/FSM_onehot_grant_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            soc/core/VexRiscv/RegFilePlugin_regFile_reg_1/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clock rise@15.000ns - clock rise@0.000ns)
  Data Path Delay:        11.875ns  (logic 1.892ns (15.933%)  route 9.983ns (84.067%))
  Logic Levels:           10  (LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.514ns = ( 19.514 - 15.000 ) 
    Source Clock Delay      (SCD):    4.986ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  clock_IBUF_inst/O
                         net (fo=5, routed)           2.171     3.229    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  clock_IBUF_BUFG_inst/O
                         net (fo=2576, routed)        1.656     4.986    soc/core/clock_IBUF_BUFG
    SLICE_X47Y32         FDRE                                         r  soc/core/FSM_onehot_grant_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y32         FDRE (Prop_fdre_C_Q)         0.456     5.442 r  soc/core/FSM_onehot_grant_reg[2]/Q
                         net (fo=127, routed)         1.551     6.994    soc/core/grant_reg[0]
    SLICE_X23Y32         LUT1 (Prop_lut1_I0_O)        0.118     7.112 r  soc/core/grant_reg[0]_hold_fix/O
                         net (fo=29, routed)          1.482     8.594    soc/core/VexRiscv/IBusCachedPlugin_cache/grant_reg[0]_hold_fix_1_alias
    SLICE_X45Y35         LUT5 (Prop_lut5_I4_O)        0.326     8.920 r  soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_0_i_5/O
                         net (fo=18, routed)          1.178    10.097    soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[10]_0
    SLICE_X40Y46         LUT4 (Prop_lut4_I3_O)        0.124    10.221 r  soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[6]_i_5/O
                         net (fo=1, routed)           0.497    10.719    soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[6]_i_5_n_0
    SLICE_X41Y46         LUT6 (Prop_lut6_I4_O)        0.124    10.843 r  soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[6]_i_2/O
                         net (fo=4, routed)           0.680    11.523    soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[6]_i_6_0
    SLICE_X48Y43         LUT6 (Prop_lut6_I2_O)        0.124    11.647 f  soc/core/VexRiscv/IBusCachedPlugin_cache/count[0]_i_10/O
                         net (fo=1, routed)           0.433    12.080    soc/core/VexRiscv/IBusCachedPlugin_cache/count[0]_i_10_n_0
    SLICE_X48Y43         LUT6 (Prop_lut6_I3_O)        0.124    12.204 r  soc/core/VexRiscv/IBusCachedPlugin_cache/count[0]_i_4/O
                         net (fo=7, routed)           0.970    13.174    soc/core/VexRiscv/IBusCachedPlugin_cache/count[0]_i_4_n_0
    SLICE_X45Y30         LUT6 (Prop_lut6_I4_O)        0.124    13.298 r  soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5/O
                         net (fo=2, routed)           0.359    13.657    soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5_n_0
    SLICE_X44Y30         LUT6 (Prop_lut6_I2_O)        0.124    13.781 f  soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_1/O
                         net (fo=116, routed)         0.774    14.555    soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_1
    SLICE_X44Y26         LUT6 (Prop_lut6_I5_O)        0.124    14.679 r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_switch_Fetcher_l362[2]_i_2/O
                         net (fo=16, routed)          0.892    15.571    soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_switch_Fetcher_l362[2]_i_2_n_0
    SLICE_X46Y30         LUT3 (Prop_lut3_I1_O)        0.124    15.695 r  soc/core/VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_1_i_5/O
                         net (fo=1, routed)           1.167    16.861    soc/core/VexRiscv/decode_RegFilePlugin_regFileReadAddress1[0]
    RAMB18_X2Y14         RAMB18E1                                     r  soc/core/VexRiscv/RegFilePlugin_regFile_reg_1/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     15.000    15.000 r  
    U7                                                0.000    15.000 r  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    U7                   IBUF (Prop_ibuf_I_O)         0.924    15.924 r  clock_IBUF_inst/O
                         net (fo=5, routed)           1.972    17.896    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.987 r  clock_IBUF_BUFG_inst/O
                         net (fo=2576, routed)        1.527    19.514    soc/core/VexRiscv/clock_IBUF_BUFG
    RAMB18_X2Y14         RAMB18E1                                     r  soc/core/VexRiscv/RegFilePlugin_regFile_reg_1/CLKARDCLK
                         clock pessimism              0.458    19.972    
                         clock uncertainty           -0.035    19.936    
    RAMB18_X2Y14         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    19.370    soc/core/VexRiscv/RegFilePlugin_regFile_reg_1
  -------------------------------------------------------------------
                         required time                         19.370    
                         arrival time                         -16.861    
  -------------------------------------------------------------------
                         slack                                  2.509    

Slack (MET) :             2.555ns  (required time - arrival time)
  Source:                 soc/core/FSM_onehot_grant_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            soc/core/VexRiscv/RegFilePlugin_regFile_reg_2/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clock rise@15.000ns - clock rise@0.000ns)
  Data Path Delay:        11.623ns  (logic 1.918ns (16.502%)  route 9.705ns (83.498%))
  Logic Levels:           10  (LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.510ns = ( 19.510 - 15.000 ) 
    Source Clock Delay      (SCD):    4.986ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  clock_IBUF_inst/O
                         net (fo=5, routed)           2.171     3.229    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  clock_IBUF_BUFG_inst/O
                         net (fo=2576, routed)        1.656     4.986    soc/core/clock_IBUF_BUFG
    SLICE_X47Y32         FDRE                                         r  soc/core/FSM_onehot_grant_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y32         FDRE (Prop_fdre_C_Q)         0.456     5.442 r  soc/core/FSM_onehot_grant_reg[2]/Q
                         net (fo=127, routed)         1.551     6.994    soc/core/grant_reg[0]
    SLICE_X23Y32         LUT1 (Prop_lut1_I0_O)        0.118     7.112 r  soc/core/grant_reg[0]_hold_fix/O
                         net (fo=29, routed)          1.482     8.594    soc/core/VexRiscv/IBusCachedPlugin_cache/grant_reg[0]_hold_fix_1_alias
    SLICE_X45Y35         LUT5 (Prop_lut5_I4_O)        0.326     8.920 r  soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_0_i_5/O
                         net (fo=18, routed)          1.178    10.097    soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[10]_0
    SLICE_X40Y46         LUT4 (Prop_lut4_I3_O)        0.124    10.221 r  soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[6]_i_5/O
                         net (fo=1, routed)           0.497    10.719    soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[6]_i_5_n_0
    SLICE_X41Y46         LUT6 (Prop_lut6_I4_O)        0.124    10.843 r  soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[6]_i_2/O
                         net (fo=4, routed)           0.680    11.523    soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[6]_i_6_0
    SLICE_X48Y43         LUT6 (Prop_lut6_I2_O)        0.124    11.647 f  soc/core/VexRiscv/IBusCachedPlugin_cache/count[0]_i_10/O
                         net (fo=1, routed)           0.433    12.080    soc/core/VexRiscv/IBusCachedPlugin_cache/count[0]_i_10_n_0
    SLICE_X48Y43         LUT6 (Prop_lut6_I3_O)        0.124    12.204 r  soc/core/VexRiscv/IBusCachedPlugin_cache/count[0]_i_4/O
                         net (fo=7, routed)           0.970    13.174    soc/core/VexRiscv/IBusCachedPlugin_cache/count[0]_i_4_n_0
    SLICE_X45Y30         LUT6 (Prop_lut6_I4_O)        0.124    13.298 r  soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5/O
                         net (fo=2, routed)           0.359    13.657    soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5_n_0
    SLICE_X44Y30         LUT6 (Prop_lut6_I2_O)        0.124    13.781 f  soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_1/O
                         net (fo=116, routed)         0.774    14.555    soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_1
    SLICE_X44Y26         LUT6 (Prop_lut6_I5_O)        0.124    14.679 r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_switch_Fetcher_l362[2]_i_2/O
                         net (fo=16, routed)          0.801    15.480    soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_switch_Fetcher_l362[2]_i_2_n_0
    SLICE_X47Y29         LUT3 (Prop_lut3_I1_O)        0.150    15.630 r  soc/core/VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_2_i_2/O
                         net (fo=1, routed)           0.979    16.609    soc/core/VexRiscv/decode_RegFilePlugin_regFileReadAddress2[3]
    RAMB18_X2Y13         RAMB18E1                                     r  soc/core/VexRiscv/RegFilePlugin_regFile_reg_2/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     15.000    15.000 r  
    U7                                                0.000    15.000 r  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    U7                   IBUF (Prop_ibuf_I_O)         0.924    15.924 r  clock_IBUF_inst/O
                         net (fo=5, routed)           1.972    17.896    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.987 r  clock_IBUF_BUFG_inst/O
                         net (fo=2576, routed)        1.523    19.510    soc/core/VexRiscv/clock_IBUF_BUFG
    RAMB18_X2Y13         RAMB18E1                                     r  soc/core/VexRiscv/RegFilePlugin_regFile_reg_2/CLKARDCLK
                         clock pessimism              0.458    19.968    
                         clock uncertainty           -0.035    19.932    
    RAMB18_X2Y13         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.768    19.164    soc/core/VexRiscv/RegFilePlugin_regFile_reg_2
  -------------------------------------------------------------------
                         required time                         19.164    
                         arrival time                         -16.609    
  -------------------------------------------------------------------
                         slack                                  2.555    

Slack (MET) :             2.622ns  (required time - arrival time)
  Source:                 soc/core/FSM_onehot_grant_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            soc/core/VexRiscv/RegFilePlugin_regFile_reg_2/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clock rise@15.000ns - clock rise@0.000ns)
  Data Path Delay:        11.555ns  (logic 1.888ns (16.339%)  route 9.667ns (83.661%))
  Logic Levels:           10  (LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.510ns = ( 19.510 - 15.000 ) 
    Source Clock Delay      (SCD):    4.986ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  clock_IBUF_inst/O
                         net (fo=5, routed)           2.171     3.229    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  clock_IBUF_BUFG_inst/O
                         net (fo=2576, routed)        1.656     4.986    soc/core/clock_IBUF_BUFG
    SLICE_X47Y32         FDRE                                         r  soc/core/FSM_onehot_grant_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y32         FDRE (Prop_fdre_C_Q)         0.456     5.442 r  soc/core/FSM_onehot_grant_reg[2]/Q
                         net (fo=127, routed)         1.551     6.994    soc/core/grant_reg[0]
    SLICE_X23Y32         LUT1 (Prop_lut1_I0_O)        0.118     7.112 r  soc/core/grant_reg[0]_hold_fix/O
                         net (fo=29, routed)          1.482     8.594    soc/core/VexRiscv/IBusCachedPlugin_cache/grant_reg[0]_hold_fix_1_alias
    SLICE_X45Y35         LUT5 (Prop_lut5_I4_O)        0.326     8.920 r  soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_0_i_5/O
                         net (fo=18, routed)          1.178    10.097    soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[10]_0
    SLICE_X40Y46         LUT4 (Prop_lut4_I3_O)        0.124    10.221 r  soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[6]_i_5/O
                         net (fo=1, routed)           0.497    10.719    soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[6]_i_5_n_0
    SLICE_X41Y46         LUT6 (Prop_lut6_I4_O)        0.124    10.843 r  soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[6]_i_2/O
                         net (fo=4, routed)           0.680    11.523    soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[6]_i_6_0
    SLICE_X48Y43         LUT6 (Prop_lut6_I2_O)        0.124    11.647 f  soc/core/VexRiscv/IBusCachedPlugin_cache/count[0]_i_10/O
                         net (fo=1, routed)           0.433    12.080    soc/core/VexRiscv/IBusCachedPlugin_cache/count[0]_i_10_n_0
    SLICE_X48Y43         LUT6 (Prop_lut6_I3_O)        0.124    12.204 r  soc/core/VexRiscv/IBusCachedPlugin_cache/count[0]_i_4/O
                         net (fo=7, routed)           0.970    13.174    soc/core/VexRiscv/IBusCachedPlugin_cache/count[0]_i_4_n_0
    SLICE_X45Y30         LUT6 (Prop_lut6_I4_O)        0.124    13.298 r  soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5/O
                         net (fo=2, routed)           0.359    13.657    soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5_n_0
    SLICE_X44Y30         LUT6 (Prop_lut6_I2_O)        0.124    13.781 f  soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_1/O
                         net (fo=116, routed)         0.774    14.555    soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_1
    SLICE_X44Y26         LUT6 (Prop_lut6_I5_O)        0.124    14.679 r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_switch_Fetcher_l362[2]_i_2/O
                         net (fo=16, routed)          0.802    15.481    soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_switch_Fetcher_l362[2]_i_2_n_0
    SLICE_X40Y28         LUT3 (Prop_lut3_I1_O)        0.120    15.601 r  soc/core/VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_2_i_1/O
                         net (fo=1, routed)           0.941    16.542    soc/core/VexRiscv/decode_RegFilePlugin_regFileReadAddress2[4]
    RAMB18_X2Y13         RAMB18E1                                     r  soc/core/VexRiscv/RegFilePlugin_regFile_reg_2/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     15.000    15.000 r  
    U7                                                0.000    15.000 r  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    U7                   IBUF (Prop_ibuf_I_O)         0.924    15.924 r  clock_IBUF_inst/O
                         net (fo=5, routed)           1.972    17.896    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.987 r  clock_IBUF_BUFG_inst/O
                         net (fo=2576, routed)        1.523    19.510    soc/core/VexRiscv/clock_IBUF_BUFG
    RAMB18_X2Y13         RAMB18E1                                     r  soc/core/VexRiscv/RegFilePlugin_regFile_reg_2/CLKARDCLK
                         clock pessimism              0.458    19.968    
                         clock uncertainty           -0.035    19.932    
    RAMB18_X2Y13         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.769    19.163    soc/core/VexRiscv/RegFilePlugin_regFile_reg_2
  -------------------------------------------------------------------
                         required time                         19.163    
                         arrival time                         -16.542    
  -------------------------------------------------------------------
                         slack                                  2.622    

Slack (MET) :             2.681ns  (required time - arrival time)
  Source:                 soc/core/FSM_onehot_grant_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            soc/core/VexRiscv/RegFilePlugin_regFile_reg_1/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clock rise@15.000ns - clock rise@0.000ns)
  Data Path Delay:        11.703ns  (logic 1.892ns (16.167%)  route 9.811ns (83.833%))
  Logic Levels:           10  (LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.514ns = ( 19.514 - 15.000 ) 
    Source Clock Delay      (SCD):    4.986ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  clock_IBUF_inst/O
                         net (fo=5, routed)           2.171     3.229    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  clock_IBUF_BUFG_inst/O
                         net (fo=2576, routed)        1.656     4.986    soc/core/clock_IBUF_BUFG
    SLICE_X47Y32         FDRE                                         r  soc/core/FSM_onehot_grant_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y32         FDRE (Prop_fdre_C_Q)         0.456     5.442 r  soc/core/FSM_onehot_grant_reg[2]/Q
                         net (fo=127, routed)         1.551     6.994    soc/core/grant_reg[0]
    SLICE_X23Y32         LUT1 (Prop_lut1_I0_O)        0.118     7.112 r  soc/core/grant_reg[0]_hold_fix/O
                         net (fo=29, routed)          1.482     8.594    soc/core/VexRiscv/IBusCachedPlugin_cache/grant_reg[0]_hold_fix_1_alias
    SLICE_X45Y35         LUT5 (Prop_lut5_I4_O)        0.326     8.920 r  soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_0_i_5/O
                         net (fo=18, routed)          1.178    10.097    soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[10]_0
    SLICE_X40Y46         LUT4 (Prop_lut4_I3_O)        0.124    10.221 r  soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[6]_i_5/O
                         net (fo=1, routed)           0.497    10.719    soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[6]_i_5_n_0
    SLICE_X41Y46         LUT6 (Prop_lut6_I4_O)        0.124    10.843 r  soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[6]_i_2/O
                         net (fo=4, routed)           0.680    11.523    soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[6]_i_6_0
    SLICE_X48Y43         LUT6 (Prop_lut6_I2_O)        0.124    11.647 f  soc/core/VexRiscv/IBusCachedPlugin_cache/count[0]_i_10/O
                         net (fo=1, routed)           0.433    12.080    soc/core/VexRiscv/IBusCachedPlugin_cache/count[0]_i_10_n_0
    SLICE_X48Y43         LUT6 (Prop_lut6_I3_O)        0.124    12.204 r  soc/core/VexRiscv/IBusCachedPlugin_cache/count[0]_i_4/O
                         net (fo=7, routed)           0.970    13.174    soc/core/VexRiscv/IBusCachedPlugin_cache/count[0]_i_4_n_0
    SLICE_X45Y30         LUT6 (Prop_lut6_I4_O)        0.124    13.298 r  soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5/O
                         net (fo=2, routed)           0.359    13.657    soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5_n_0
    SLICE_X44Y30         LUT6 (Prop_lut6_I2_O)        0.124    13.781 f  soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_1/O
                         net (fo=116, routed)         0.774    14.555    soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_1
    SLICE_X44Y26         LUT6 (Prop_lut6_I5_O)        0.124    14.679 r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_switch_Fetcher_l362[2]_i_2/O
                         net (fo=16, routed)          0.887    15.566    soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_switch_Fetcher_l362[2]_i_2_n_0
    SLICE_X49Y32         LUT3 (Prop_lut3_I1_O)        0.124    15.690 r  soc/core/VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_1_i_3/O
                         net (fo=1, routed)           0.999    16.689    soc/core/VexRiscv/decode_RegFilePlugin_regFileReadAddress1[2]
    RAMB18_X2Y14         RAMB18E1                                     r  soc/core/VexRiscv/RegFilePlugin_regFile_reg_1/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     15.000    15.000 r  
    U7                                                0.000    15.000 r  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    U7                   IBUF (Prop_ibuf_I_O)         0.924    15.924 r  clock_IBUF_inst/O
                         net (fo=5, routed)           1.972    17.896    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.987 r  clock_IBUF_BUFG_inst/O
                         net (fo=2576, routed)        1.527    19.514    soc/core/VexRiscv/clock_IBUF_BUFG
    RAMB18_X2Y14         RAMB18E1                                     r  soc/core/VexRiscv/RegFilePlugin_regFile_reg_1/CLKARDCLK
                         clock pessimism              0.458    19.972    
                         clock uncertainty           -0.035    19.936    
    RAMB18_X2Y14         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    19.370    soc/core/VexRiscv/RegFilePlugin_regFile_reg_1
  -------------------------------------------------------------------
                         required time                         19.370    
                         arrival time                         -16.689    
  -------------------------------------------------------------------
                         slack                                  2.681    

Slack (MET) :             2.687ns  (required time - arrival time)
  Source:                 soc/core/FSM_onehot_grant_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            soc/core/VexRiscv/RegFilePlugin_regFile_reg_1/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clock rise@15.000ns - clock rise@0.000ns)
  Data Path Delay:        11.697ns  (logic 1.892ns (16.175%)  route 9.805ns (83.825%))
  Logic Levels:           10  (LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.514ns = ( 19.514 - 15.000 ) 
    Source Clock Delay      (SCD):    4.986ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  clock_IBUF_inst/O
                         net (fo=5, routed)           2.171     3.229    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  clock_IBUF_BUFG_inst/O
                         net (fo=2576, routed)        1.656     4.986    soc/core/clock_IBUF_BUFG
    SLICE_X47Y32         FDRE                                         r  soc/core/FSM_onehot_grant_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y32         FDRE (Prop_fdre_C_Q)         0.456     5.442 r  soc/core/FSM_onehot_grant_reg[2]/Q
                         net (fo=127, routed)         1.551     6.994    soc/core/grant_reg[0]
    SLICE_X23Y32         LUT1 (Prop_lut1_I0_O)        0.118     7.112 r  soc/core/grant_reg[0]_hold_fix/O
                         net (fo=29, routed)          1.482     8.594    soc/core/VexRiscv/IBusCachedPlugin_cache/grant_reg[0]_hold_fix_1_alias
    SLICE_X45Y35         LUT5 (Prop_lut5_I4_O)        0.326     8.920 r  soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_0_i_5/O
                         net (fo=18, routed)          1.178    10.097    soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[10]_0
    SLICE_X40Y46         LUT4 (Prop_lut4_I3_O)        0.124    10.221 r  soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[6]_i_5/O
                         net (fo=1, routed)           0.497    10.719    soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[6]_i_5_n_0
    SLICE_X41Y46         LUT6 (Prop_lut6_I4_O)        0.124    10.843 r  soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[6]_i_2/O
                         net (fo=4, routed)           0.680    11.523    soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[6]_i_6_0
    SLICE_X48Y43         LUT6 (Prop_lut6_I2_O)        0.124    11.647 f  soc/core/VexRiscv/IBusCachedPlugin_cache/count[0]_i_10/O
                         net (fo=1, routed)           0.433    12.080    soc/core/VexRiscv/IBusCachedPlugin_cache/count[0]_i_10_n_0
    SLICE_X48Y43         LUT6 (Prop_lut6_I3_O)        0.124    12.204 r  soc/core/VexRiscv/IBusCachedPlugin_cache/count[0]_i_4/O
                         net (fo=7, routed)           0.970    13.174    soc/core/VexRiscv/IBusCachedPlugin_cache/count[0]_i_4_n_0
    SLICE_X45Y30         LUT6 (Prop_lut6_I4_O)        0.124    13.298 r  soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5/O
                         net (fo=2, routed)           0.359    13.657    soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5_n_0
    SLICE_X44Y30         LUT6 (Prop_lut6_I2_O)        0.124    13.781 f  soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_1/O
                         net (fo=116, routed)         0.774    14.555    soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_1
    SLICE_X44Y26         LUT6 (Prop_lut6_I5_O)        0.124    14.679 r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_switch_Fetcher_l362[2]_i_2/O
                         net (fo=16, routed)          0.854    15.533    soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_switch_Fetcher_l362[2]_i_2_n_0
    SLICE_X48Y32         LUT3 (Prop_lut3_I1_O)        0.124    15.657 r  soc/core/VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_1_i_4/O
                         net (fo=1, routed)           1.027    16.684    soc/core/VexRiscv/decode_RegFilePlugin_regFileReadAddress1[1]
    RAMB18_X2Y14         RAMB18E1                                     r  soc/core/VexRiscv/RegFilePlugin_regFile_reg_1/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     15.000    15.000 r  
    U7                                                0.000    15.000 r  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    U7                   IBUF (Prop_ibuf_I_O)         0.924    15.924 r  clock_IBUF_inst/O
                         net (fo=5, routed)           1.972    17.896    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.987 r  clock_IBUF_BUFG_inst/O
                         net (fo=2576, routed)        1.527    19.514    soc/core/VexRiscv/clock_IBUF_BUFG
    RAMB18_X2Y14         RAMB18E1                                     r  soc/core/VexRiscv/RegFilePlugin_regFile_reg_1/CLKARDCLK
                         clock pessimism              0.458    19.972    
                         clock uncertainty           -0.035    19.936    
    RAMB18_X2Y14         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    19.370    soc/core/VexRiscv/RegFilePlugin_regFile_reg_1
  -------------------------------------------------------------------
                         required time                         19.370    
                         arrival time                         -16.684    
  -------------------------------------------------------------------
                         slack                                  2.687    

Slack (MET) :             2.771ns  (required time - arrival time)
  Source:                 soc/core/FSM_onehot_grant_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            soc/core/VexRiscv/RegFilePlugin_regFile_reg_2/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clock rise@15.000ns - clock rise@0.000ns)
  Data Path Delay:        11.401ns  (logic 1.887ns (16.552%)  route 9.514ns (83.448%))
  Logic Levels:           10  (LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.510ns = ( 19.510 - 15.000 ) 
    Source Clock Delay      (SCD):    4.986ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  clock_IBUF_inst/O
                         net (fo=5, routed)           2.171     3.229    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  clock_IBUF_BUFG_inst/O
                         net (fo=2576, routed)        1.656     4.986    soc/core/clock_IBUF_BUFG
    SLICE_X47Y32         FDRE                                         r  soc/core/FSM_onehot_grant_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y32         FDRE (Prop_fdre_C_Q)         0.456     5.442 r  soc/core/FSM_onehot_grant_reg[2]/Q
                         net (fo=127, routed)         1.551     6.994    soc/core/grant_reg[0]
    SLICE_X23Y32         LUT1 (Prop_lut1_I0_O)        0.118     7.112 r  soc/core/grant_reg[0]_hold_fix/O
                         net (fo=29, routed)          1.482     8.594    soc/core/VexRiscv/IBusCachedPlugin_cache/grant_reg[0]_hold_fix_1_alias
    SLICE_X45Y35         LUT5 (Prop_lut5_I4_O)        0.326     8.920 r  soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_0_i_5/O
                         net (fo=18, routed)          1.178    10.097    soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[10]_0
    SLICE_X40Y46         LUT4 (Prop_lut4_I3_O)        0.124    10.221 r  soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[6]_i_5/O
                         net (fo=1, routed)           0.497    10.719    soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[6]_i_5_n_0
    SLICE_X41Y46         LUT6 (Prop_lut6_I4_O)        0.124    10.843 r  soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[6]_i_2/O
                         net (fo=4, routed)           0.680    11.523    soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[6]_i_6_0
    SLICE_X48Y43         LUT6 (Prop_lut6_I2_O)        0.124    11.647 f  soc/core/VexRiscv/IBusCachedPlugin_cache/count[0]_i_10/O
                         net (fo=1, routed)           0.433    12.080    soc/core/VexRiscv/IBusCachedPlugin_cache/count[0]_i_10_n_0
    SLICE_X48Y43         LUT6 (Prop_lut6_I3_O)        0.124    12.204 r  soc/core/VexRiscv/IBusCachedPlugin_cache/count[0]_i_4/O
                         net (fo=7, routed)           0.970    13.174    soc/core/VexRiscv/IBusCachedPlugin_cache/count[0]_i_4_n_0
    SLICE_X45Y30         LUT6 (Prop_lut6_I4_O)        0.124    13.298 r  soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5/O
                         net (fo=2, routed)           0.359    13.657    soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5_n_0
    SLICE_X44Y30         LUT6 (Prop_lut6_I2_O)        0.124    13.781 f  soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_1/O
                         net (fo=116, routed)         0.774    14.555    soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_1
    SLICE_X44Y26         LUT6 (Prop_lut6_I5_O)        0.124    14.679 r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_switch_Fetcher_l362[2]_i_2/O
                         net (fo=16, routed)          0.633    15.312    soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_switch_Fetcher_l362[2]_i_2_n_0
    SLICE_X47Y29         LUT3 (Prop_lut3_I1_O)        0.119    15.431 r  soc/core/VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_2_i_3/O
                         net (fo=1, routed)           0.956    16.387    soc/core/VexRiscv/decode_RegFilePlugin_regFileReadAddress2[2]
    RAMB18_X2Y13         RAMB18E1                                     r  soc/core/VexRiscv/RegFilePlugin_regFile_reg_2/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     15.000    15.000 r  
    U7                                                0.000    15.000 r  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    U7                   IBUF (Prop_ibuf_I_O)         0.924    15.924 r  clock_IBUF_inst/O
                         net (fo=5, routed)           1.972    17.896    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.987 r  clock_IBUF_BUFG_inst/O
                         net (fo=2576, routed)        1.523    19.510    soc/core/VexRiscv/clock_IBUF_BUFG
    RAMB18_X2Y13         RAMB18E1                                     r  soc/core/VexRiscv/RegFilePlugin_regFile_reg_2/CLKARDCLK
                         clock pessimism              0.458    19.968    
                         clock uncertainty           -0.035    19.932    
    RAMB18_X2Y13         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.774    19.158    soc/core/VexRiscv/RegFilePlugin_regFile_reg_2
  -------------------------------------------------------------------
                         required time                         19.158    
                         arrival time                         -16.387    
  -------------------------------------------------------------------
                         slack                                  2.771    

Slack (MET) :             2.956ns  (required time - arrival time)
  Source:                 soc/core/FSM_onehot_grant_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            soc/core/VexRiscv/RegFilePlugin_regFile_reg_2/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clock rise@15.000ns - clock rise@0.000ns)
  Data Path Delay:        11.424ns  (logic 1.892ns (16.561%)  route 9.532ns (83.439%))
  Logic Levels:           10  (LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.510ns = ( 19.510 - 15.000 ) 
    Source Clock Delay      (SCD):    4.986ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  clock_IBUF_inst/O
                         net (fo=5, routed)           2.171     3.229    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  clock_IBUF_BUFG_inst/O
                         net (fo=2576, routed)        1.656     4.986    soc/core/clock_IBUF_BUFG
    SLICE_X47Y32         FDRE                                         r  soc/core/FSM_onehot_grant_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y32         FDRE (Prop_fdre_C_Q)         0.456     5.442 r  soc/core/FSM_onehot_grant_reg[2]/Q
                         net (fo=127, routed)         1.551     6.994    soc/core/grant_reg[0]
    SLICE_X23Y32         LUT1 (Prop_lut1_I0_O)        0.118     7.112 r  soc/core/grant_reg[0]_hold_fix/O
                         net (fo=29, routed)          1.482     8.594    soc/core/VexRiscv/IBusCachedPlugin_cache/grant_reg[0]_hold_fix_1_alias
    SLICE_X45Y35         LUT5 (Prop_lut5_I4_O)        0.326     8.920 r  soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_0_i_5/O
                         net (fo=18, routed)          1.178    10.097    soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[10]_0
    SLICE_X40Y46         LUT4 (Prop_lut4_I3_O)        0.124    10.221 r  soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[6]_i_5/O
                         net (fo=1, routed)           0.497    10.719    soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[6]_i_5_n_0
    SLICE_X41Y46         LUT6 (Prop_lut6_I4_O)        0.124    10.843 r  soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[6]_i_2/O
                         net (fo=4, routed)           0.680    11.523    soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[6]_i_6_0
    SLICE_X48Y43         LUT6 (Prop_lut6_I2_O)        0.124    11.647 f  soc/core/VexRiscv/IBusCachedPlugin_cache/count[0]_i_10/O
                         net (fo=1, routed)           0.433    12.080    soc/core/VexRiscv/IBusCachedPlugin_cache/count[0]_i_10_n_0
    SLICE_X48Y43         LUT6 (Prop_lut6_I3_O)        0.124    12.204 r  soc/core/VexRiscv/IBusCachedPlugin_cache/count[0]_i_4/O
                         net (fo=7, routed)           0.970    13.174    soc/core/VexRiscv/IBusCachedPlugin_cache/count[0]_i_4_n_0
    SLICE_X45Y30         LUT6 (Prop_lut6_I4_O)        0.124    13.298 r  soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5/O
                         net (fo=2, routed)           0.359    13.657    soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5_n_0
    SLICE_X44Y30         LUT6 (Prop_lut6_I2_O)        0.124    13.781 f  soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_1/O
                         net (fo=116, routed)         0.774    14.555    soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_1
    SLICE_X44Y26         LUT6 (Prop_lut6_I5_O)        0.124    14.679 r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_switch_Fetcher_l362[2]_i_2/O
                         net (fo=16, routed)          0.633    15.312    soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_switch_Fetcher_l362[2]_i_2_n_0
    SLICE_X47Y29         LUT3 (Prop_lut3_I1_O)        0.124    15.436 r  soc/core/VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_2_i_4/O
                         net (fo=1, routed)           0.974    16.411    soc/core/VexRiscv/decode_RegFilePlugin_regFileReadAddress2[1]
    RAMB18_X2Y13         RAMB18E1                                     r  soc/core/VexRiscv/RegFilePlugin_regFile_reg_2/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     15.000    15.000 r  
    U7                                                0.000    15.000 r  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    U7                   IBUF (Prop_ibuf_I_O)         0.924    15.924 r  clock_IBUF_inst/O
                         net (fo=5, routed)           1.972    17.896    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.987 r  clock_IBUF_BUFG_inst/O
                         net (fo=2576, routed)        1.523    19.510    soc/core/VexRiscv/clock_IBUF_BUFG
    RAMB18_X2Y13         RAMB18E1                                     r  soc/core/VexRiscv/RegFilePlugin_regFile_reg_2/CLKARDCLK
                         clock pessimism              0.458    19.968    
                         clock uncertainty           -0.035    19.932    
    RAMB18_X2Y13         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    19.366    soc/core/VexRiscv/RegFilePlugin_regFile_reg_2
  -------------------------------------------------------------------
                         required time                         19.366    
                         arrival time                         -16.411    
  -------------------------------------------------------------------
                         slack                                  2.956    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 soc/core/mgmtsoc_vexriscv_i_cmd_payload_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            soc/core/VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.226ns (56.916%)  route 0.171ns (43.084%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clock_IBUF_inst/O
                         net (fo=5, routed)           0.663     0.949    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clock_IBUF_BUFG_inst/O
                         net (fo=2576, routed)        0.550     1.525    soc/core/clock_IBUF_BUFG
    SLICE_X49Y29         FDRE                                         r  soc/core/mgmtsoc_vexriscv_i_cmd_payload_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y29         FDRE (Prop_fdre_C_Q)         0.128     1.653 r  soc/core/mgmtsoc_vexriscv_i_cmd_payload_data_reg[4]/Q
                         net (fo=2, routed)           0.171     1.824    soc/core/VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[31]_1[4]
    SLICE_X50Y29         LUT5 (Prop_lut5_I4_O)        0.098     1.922 r  soc/core/VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen[4]_i_1/O
                         net (fo=1, routed)           0.000     1.922    soc/core/VexRiscv/IBusCachedPlugin_cache/p_1_in_0[4]
    SLICE_X50Y29         FDRE                                         r  soc/core/VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clock_IBUF_inst/O
                         net (fo=5, routed)           0.719     1.195    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clock_IBUF_BUFG_inst/O
                         net (fo=2576, routed)        0.812     2.036    soc/core/VexRiscv/IBusCachedPlugin_cache/clock_IBUF_BUFG
    SLICE_X50Y29         FDRE                                         r  soc/core/VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[4]/C
                         clock pessimism             -0.254     1.782    
    SLICE_X50Y29         FDRE (Hold_fdre_C_D)         0.121     1.903    soc/core/VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 housekeeping/serial_data_staging_2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            housekeeping/serial_data_staging_2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.349%)  route 0.199ns (51.651%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clock_IBUF_inst/O
                         net (fo=5, routed)           0.663     0.949    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clock_IBUF_BUFG_inst/O
                         net (fo=2576, routed)        0.588     1.563    housekeeping/clock_IBUF_BUFG
    SLICE_X85Y47         FDCE                                         r  housekeeping/serial_data_staging_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y47         FDCE (Prop_fdce_C_Q)         0.141     1.704 r  housekeeping/serial_data_staging_2_reg[0]/Q
                         net (fo=1, routed)           0.199     1.903    housekeeping/serial_data_staging_2_reg_n_0_[0]
    SLICE_X85Y50         LUT5 (Prop_lut5_I0_O)        0.045     1.948 r  housekeeping/serial_data_staging_2[1]_i_1/O
                         net (fo=1, routed)           0.000     1.948    housekeeping/serial_data_staging_2[1]
    SLICE_X85Y50         FDCE                                         r  housekeeping/serial_data_staging_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clock_IBUF_inst/O
                         net (fo=5, routed)           0.719     1.195    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clock_IBUF_BUFG_inst/O
                         net (fo=2576, routed)        0.855     2.079    housekeeping/clock_IBUF_BUFG
    SLICE_X85Y50         FDCE                                         r  housekeeping/serial_data_staging_2_reg[1]/C
                         clock pessimism             -0.249     1.830    
    SLICE_X85Y50         FDCE (Hold_fdce_C_D)         0.091     1.921    housekeeping/serial_data_staging_2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc/core/uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            soc/core/storage_reg_0_15_6_9/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clock_IBUF_inst/O
                         net (fo=5, routed)           0.663     0.949    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clock_IBUF_BUFG_inst/O
                         net (fo=2576, routed)        0.581     1.556    soc/core/clock_IBUF_BUFG
    SLICE_X55Y47         FDRE                                         r  soc/core/uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y47         FDRE (Prop_fdre_C_Q)         0.141     1.697 r  soc/core/uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     1.914    soc/core/storage_reg_0_15_6_9/ADDRD0
    SLICE_X54Y47         RAMD32                                       r  soc/core/storage_reg_0_15_6_9/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clock_IBUF_inst/O
                         net (fo=5, routed)           0.719     1.195    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clock_IBUF_BUFG_inst/O
                         net (fo=2576, routed)        0.849     2.073    soc/core/storage_reg_0_15_6_9/WCLK
    SLICE_X54Y47         RAMD32                                       r  soc/core/storage_reg_0_15_6_9/RAMA/CLK
                         clock pessimism             -0.504     1.569    
    SLICE_X54Y47         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.879    soc/core/storage_reg_0_15_6_9/RAMA
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc/core/uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            soc/core/storage_reg_0_15_6_9/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clock_IBUF_inst/O
                         net (fo=5, routed)           0.663     0.949    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clock_IBUF_BUFG_inst/O
                         net (fo=2576, routed)        0.581     1.556    soc/core/clock_IBUF_BUFG
    SLICE_X55Y47         FDRE                                         r  soc/core/uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y47         FDRE (Prop_fdre_C_Q)         0.141     1.697 r  soc/core/uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     1.914    soc/core/storage_reg_0_15_6_9/ADDRD0
    SLICE_X54Y47         RAMD32                                       r  soc/core/storage_reg_0_15_6_9/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clock_IBUF_inst/O
                         net (fo=5, routed)           0.719     1.195    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clock_IBUF_BUFG_inst/O
                         net (fo=2576, routed)        0.849     2.073    soc/core/storage_reg_0_15_6_9/WCLK
    SLICE_X54Y47         RAMD32                                       r  soc/core/storage_reg_0_15_6_9/RAMA_D1/CLK
                         clock pessimism             -0.504     1.569    
    SLICE_X54Y47         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.879    soc/core/storage_reg_0_15_6_9/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc/core/uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            soc/core/storage_reg_0_15_6_9/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clock_IBUF_inst/O
                         net (fo=5, routed)           0.663     0.949    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clock_IBUF_BUFG_inst/O
                         net (fo=2576, routed)        0.581     1.556    soc/core/clock_IBUF_BUFG
    SLICE_X55Y47         FDRE                                         r  soc/core/uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y47         FDRE (Prop_fdre_C_Q)         0.141     1.697 r  soc/core/uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     1.914    soc/core/storage_reg_0_15_6_9/ADDRD0
    SLICE_X54Y47         RAMD32                                       r  soc/core/storage_reg_0_15_6_9/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clock_IBUF_inst/O
                         net (fo=5, routed)           0.719     1.195    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clock_IBUF_BUFG_inst/O
                         net (fo=2576, routed)        0.849     2.073    soc/core/storage_reg_0_15_6_9/WCLK
    SLICE_X54Y47         RAMD32                                       r  soc/core/storage_reg_0_15_6_9/RAMB/CLK
                         clock pessimism             -0.504     1.569    
    SLICE_X54Y47         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.879    soc/core/storage_reg_0_15_6_9/RAMB
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc/core/uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            soc/core/storage_reg_0_15_6_9/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clock_IBUF_inst/O
                         net (fo=5, routed)           0.663     0.949    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clock_IBUF_BUFG_inst/O
                         net (fo=2576, routed)        0.581     1.556    soc/core/clock_IBUF_BUFG
    SLICE_X55Y47         FDRE                                         r  soc/core/uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y47         FDRE (Prop_fdre_C_Q)         0.141     1.697 r  soc/core/uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     1.914    soc/core/storage_reg_0_15_6_9/ADDRD0
    SLICE_X54Y47         RAMD32                                       r  soc/core/storage_reg_0_15_6_9/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clock_IBUF_inst/O
                         net (fo=5, routed)           0.719     1.195    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clock_IBUF_BUFG_inst/O
                         net (fo=2576, routed)        0.849     2.073    soc/core/storage_reg_0_15_6_9/WCLK
    SLICE_X54Y47         RAMD32                                       r  soc/core/storage_reg_0_15_6_9/RAMB_D1/CLK
                         clock pessimism             -0.504     1.569    
    SLICE_X54Y47         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.879    soc/core/storage_reg_0_15_6_9/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc/core/uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            soc/core/storage_reg_0_15_6_9/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clock_IBUF_inst/O
                         net (fo=5, routed)           0.663     0.949    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clock_IBUF_BUFG_inst/O
                         net (fo=2576, routed)        0.581     1.556    soc/core/clock_IBUF_BUFG
    SLICE_X55Y47         FDRE                                         r  soc/core/uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y47         FDRE (Prop_fdre_C_Q)         0.141     1.697 r  soc/core/uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     1.914    soc/core/storage_reg_0_15_6_9/ADDRD0
    SLICE_X54Y47         RAMD32                                       r  soc/core/storage_reg_0_15_6_9/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clock_IBUF_inst/O
                         net (fo=5, routed)           0.719     1.195    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clock_IBUF_BUFG_inst/O
                         net (fo=2576, routed)        0.849     2.073    soc/core/storage_reg_0_15_6_9/WCLK
    SLICE_X54Y47         RAMD32                                       r  soc/core/storage_reg_0_15_6_9/RAMC/CLK
                         clock pessimism             -0.504     1.569    
    SLICE_X54Y47         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.879    soc/core/storage_reg_0_15_6_9/RAMC
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc/core/uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            soc/core/storage_reg_0_15_6_9/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clock_IBUF_inst/O
                         net (fo=5, routed)           0.663     0.949    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clock_IBUF_BUFG_inst/O
                         net (fo=2576, routed)        0.581     1.556    soc/core/clock_IBUF_BUFG
    SLICE_X55Y47         FDRE                                         r  soc/core/uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y47         FDRE (Prop_fdre_C_Q)         0.141     1.697 r  soc/core/uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     1.914    soc/core/storage_reg_0_15_6_9/ADDRD0
    SLICE_X54Y47         RAMD32                                       r  soc/core/storage_reg_0_15_6_9/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clock_IBUF_inst/O
                         net (fo=5, routed)           0.719     1.195    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clock_IBUF_BUFG_inst/O
                         net (fo=2576, routed)        0.849     2.073    soc/core/storage_reg_0_15_6_9/WCLK
    SLICE_X54Y47         RAMD32                                       r  soc/core/storage_reg_0_15_6_9/RAMC_D1/CLK
                         clock pessimism             -0.504     1.569    
    SLICE_X54Y47         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.879    soc/core/storage_reg_0_15_6_9/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc/core/uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            soc/core/storage_reg_0_15_6_9/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clock_IBUF_inst/O
                         net (fo=5, routed)           0.663     0.949    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clock_IBUF_BUFG_inst/O
                         net (fo=2576, routed)        0.581     1.556    soc/core/clock_IBUF_BUFG
    SLICE_X55Y47         FDRE                                         r  soc/core/uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y47         FDRE (Prop_fdre_C_Q)         0.141     1.697 r  soc/core/uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     1.914    soc/core/storage_reg_0_15_6_9/ADDRD0
    SLICE_X54Y47         RAMS32                                       r  soc/core/storage_reg_0_15_6_9/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clock_IBUF_inst/O
                         net (fo=5, routed)           0.719     1.195    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clock_IBUF_BUFG_inst/O
                         net (fo=2576, routed)        0.849     2.073    soc/core/storage_reg_0_15_6_9/WCLK
    SLICE_X54Y47         RAMS32                                       r  soc/core/storage_reg_0_15_6_9/RAMD/CLK
                         clock pessimism             -0.504     1.569    
    SLICE_X54Y47         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.879    soc/core/storage_reg_0_15_6_9/RAMD
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc/core/uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            soc/core/storage_reg_0_15_6_9/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clock_IBUF_inst/O
                         net (fo=5, routed)           0.663     0.949    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clock_IBUF_BUFG_inst/O
                         net (fo=2576, routed)        0.581     1.556    soc/core/clock_IBUF_BUFG
    SLICE_X55Y47         FDRE                                         r  soc/core/uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y47         FDRE (Prop_fdre_C_Q)         0.141     1.697 r  soc/core/uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     1.914    soc/core/storage_reg_0_15_6_9/ADDRD0
    SLICE_X54Y47         RAMS32                                       r  soc/core/storage_reg_0_15_6_9/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clock_IBUF_inst/O
                         net (fo=5, routed)           0.719     1.195    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clock_IBUF_BUFG_inst/O
                         net (fo=2576, routed)        0.849     2.073    soc/core/storage_reg_0_15_6_9/WCLK
    SLICE_X54Y47         RAMS32                                       r  soc/core/storage_reg_0_15_6_9/RAMD_D1/CLK
                         clock pessimism             -0.504     1.569    
    SLICE_X54Y47         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.879    soc/core/storage_reg_0_15_6_9/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.035    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 7.500 }
Period(ns):         15.000
Sources:            { clock }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         15.000      12.056     RAMB36_X3Y9   mprj/uart/user_bram/RAM_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         15.000      12.056     RAMB36_X3Y8   mprj/uart/user_bram/RAM_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         15.000      12.056     RAMB36_X3Y5   mprj/uart/user_bram/RAM_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         15.000      12.056     RAMB36_X3Y4   mprj/uart/user_bram/RAM_reg_3/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         15.000      12.056     RAMB18_X3Y14  soc/core/RAM128/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         15.000      12.056     RAMB18_X3Y14  soc/core/RAM128/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         15.000      12.056     RAMB18_X3Y12  soc/core/RAM256/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         15.000      12.056     RAMB18_X3Y12  soc/core/RAM256/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         15.000      12.056     RAMB18_X2Y14  soc/core/VexRiscv/RegFilePlugin_regFile_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         15.000      12.056     RAMB18_X2Y14  soc/core/VexRiscv/RegFilePlugin_regFile_reg_1/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         7.500       6.250      SLICE_X50Y49  soc/core/storage_1_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         7.500       6.250      SLICE_X50Y49  soc/core/storage_1_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         7.500       6.250      SLICE_X50Y49  soc/core/storage_1_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         7.500       6.250      SLICE_X50Y49  soc/core/storage_1_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         7.500       6.250      SLICE_X50Y49  soc/core/storage_1_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         7.500       6.250      SLICE_X50Y49  soc/core/storage_1_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         7.500       6.250      SLICE_X50Y49  soc/core/storage_1_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         7.500       6.250      SLICE_X50Y49  soc/core/storage_1_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         7.500       6.250      SLICE_X50Y49  soc/core/storage_1_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         7.500       6.250      SLICE_X50Y49  soc/core/storage_1_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         7.500       6.250      SLICE_X50Y49  soc/core/storage_1_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         7.500       6.250      SLICE_X50Y49  soc/core/storage_1_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         7.500       6.250      SLICE_X50Y49  soc/core/storage_1_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         7.500       6.250      SLICE_X50Y49  soc/core/storage_1_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         7.500       6.250      SLICE_X50Y49  soc/core/storage_1_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         7.500       6.250      SLICE_X50Y49  soc/core/storage_1_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         7.500       6.250      SLICE_X50Y49  soc/core/storage_1_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         7.500       6.250      SLICE_X50Y49  soc/core/storage_1_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         7.500       6.250      SLICE_X50Y49  soc/core/storage_1_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         7.500       6.250      SLICE_X50Y49  soc/core/storage_1_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        4.908ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.742ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.908ns  (required time - arrival time)
  Source:                 soc/core/FSM_onehot_grant_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            mprj/uart/transmission/clk_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (clock rise@15.000ns - clock rise@0.000ns)
  Data Path Delay:        10.231ns  (logic 1.396ns (13.645%)  route 8.835ns (86.355%))
  Logic Levels:           6  (LUT1=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.535ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.387ns = ( 20.387 - 15.000 ) 
    Source Clock Delay      (SCD):    4.986ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  clock_IBUF_inst/O
                         net (fo=5, routed)           2.171     3.229    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  clock_IBUF_BUFG_inst/O
                         net (fo=2576, routed)        1.656     4.986    soc/core/clock_IBUF_BUFG
    SLICE_X47Y32         FDRE                                         r  soc/core/FSM_onehot_grant_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y32         FDRE (Prop_fdre_C_Q)         0.456     5.442 r  soc/core/FSM_onehot_grant_reg[2]/Q
                         net (fo=127, routed)         1.551     6.994    soc/core/grant_reg[0]
    SLICE_X23Y32         LUT1 (Prop_lut1_I0_O)        0.118     7.112 r  soc/core/grant_reg[0]_hold_fix/O
                         net (fo=29, routed)          1.482     8.594    soc/core/VexRiscv/IBusCachedPlugin_cache/grant_reg[0]_hold_fix_1_alias
    SLICE_X45Y35         LUT5 (Prop_lut5_I4_O)        0.326     8.920 r  soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_0_i_5/O
                         net (fo=18, routed)          1.178    10.097    soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[10]_0
    SLICE_X40Y46         LUT4 (Prop_lut4_I3_O)        0.124    10.221 r  soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[6]_i_5/O
                         net (fo=1, routed)           0.497    10.719    soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[6]_i_5_n_0
    SLICE_X41Y46         LUT6 (Prop_lut6_I4_O)        0.124    10.843 r  soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[6]_i_2/O
                         net (fo=4, routed)           0.811    11.653    soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[6]_i_6_0
    SLICE_X45Y41         LUT6 (Prop_lut6_I5_O)        0.124    11.777 f  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_6/O
                         net (fo=6, routed)           1.562    13.340    housekeeping/hkspi/clear_req_reg
    SLICE_X56Y42         LUT5 (Prop_lut5_I0_O)        0.124    13.464 f  housekeeping/hkspi/FSM_sequential_state[2]_i_3/O
                         net (fo=84, routed)          1.754    15.217    mprj/uart/transmission/clear_req_reg_0
    SLICE_X66Y28         FDCE                                         f  mprj/uart/transmission/clk_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     15.000    15.000 r  
    U7                                                0.000    15.000 r  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    U7                   IBUF (Prop_ibuf_I_O)         0.924    15.924 r  clock_IBUF_inst/O
                         net (fo=5, routed)           2.218    18.142    soc/core/VexRiscv/IBusCachedPlugin_cache/clock_IBUF
    SLICE_X50Y47         LUT2 (Prop_lut2_I0_O)        0.100    18.242 r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_5/O
                         net (fo=1, routed)           0.512    18.754    soc_n_78
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    18.845 r  FSM_sequential_state_reg[2]_i_2/O
                         net (fo=84, routed)          1.542    20.387    mprj/uart/transmission/clk_u
    SLICE_X66Y28         FDCE                                         r  mprj/uart/transmission/clk_cnt_reg[1]/C
                         clock pessimism              0.134    20.522    
                         clock uncertainty           -0.035    20.486    
    SLICE_X66Y28         FDCE (Recov_fdce_C_CLR)     -0.361    20.125    mprj/uart/transmission/clk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         20.125    
                         arrival time                         -15.217    
  -------------------------------------------------------------------
                         slack                                  4.908    

Slack (MET) :             4.908ns  (required time - arrival time)
  Source:                 soc/core/FSM_onehot_grant_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            mprj/uart/transmission/clk_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (clock rise@15.000ns - clock rise@0.000ns)
  Data Path Delay:        10.231ns  (logic 1.396ns (13.645%)  route 8.835ns (86.355%))
  Logic Levels:           6  (LUT1=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.535ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.387ns = ( 20.387 - 15.000 ) 
    Source Clock Delay      (SCD):    4.986ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  clock_IBUF_inst/O
                         net (fo=5, routed)           2.171     3.229    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  clock_IBUF_BUFG_inst/O
                         net (fo=2576, routed)        1.656     4.986    soc/core/clock_IBUF_BUFG
    SLICE_X47Y32         FDRE                                         r  soc/core/FSM_onehot_grant_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y32         FDRE (Prop_fdre_C_Q)         0.456     5.442 r  soc/core/FSM_onehot_grant_reg[2]/Q
                         net (fo=127, routed)         1.551     6.994    soc/core/grant_reg[0]
    SLICE_X23Y32         LUT1 (Prop_lut1_I0_O)        0.118     7.112 r  soc/core/grant_reg[0]_hold_fix/O
                         net (fo=29, routed)          1.482     8.594    soc/core/VexRiscv/IBusCachedPlugin_cache/grant_reg[0]_hold_fix_1_alias
    SLICE_X45Y35         LUT5 (Prop_lut5_I4_O)        0.326     8.920 r  soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_0_i_5/O
                         net (fo=18, routed)          1.178    10.097    soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[10]_0
    SLICE_X40Y46         LUT4 (Prop_lut4_I3_O)        0.124    10.221 r  soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[6]_i_5/O
                         net (fo=1, routed)           0.497    10.719    soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[6]_i_5_n_0
    SLICE_X41Y46         LUT6 (Prop_lut6_I4_O)        0.124    10.843 r  soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[6]_i_2/O
                         net (fo=4, routed)           0.811    11.653    soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[6]_i_6_0
    SLICE_X45Y41         LUT6 (Prop_lut6_I5_O)        0.124    11.777 f  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_6/O
                         net (fo=6, routed)           1.562    13.340    housekeeping/hkspi/clear_req_reg
    SLICE_X56Y42         LUT5 (Prop_lut5_I0_O)        0.124    13.464 f  housekeeping/hkspi/FSM_sequential_state[2]_i_3/O
                         net (fo=84, routed)          1.754    15.217    mprj/uart/transmission/clear_req_reg_0
    SLICE_X66Y28         FDCE                                         f  mprj/uart/transmission/clk_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     15.000    15.000 r  
    U7                                                0.000    15.000 r  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    U7                   IBUF (Prop_ibuf_I_O)         0.924    15.924 r  clock_IBUF_inst/O
                         net (fo=5, routed)           2.218    18.142    soc/core/VexRiscv/IBusCachedPlugin_cache/clock_IBUF
    SLICE_X50Y47         LUT2 (Prop_lut2_I0_O)        0.100    18.242 r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_5/O
                         net (fo=1, routed)           0.512    18.754    soc_n_78
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    18.845 r  FSM_sequential_state_reg[2]_i_2/O
                         net (fo=84, routed)          1.542    20.387    mprj/uart/transmission/clk_u
    SLICE_X66Y28         FDCE                                         r  mprj/uart/transmission/clk_cnt_reg[3]/C
                         clock pessimism              0.134    20.522    
                         clock uncertainty           -0.035    20.486    
    SLICE_X66Y28         FDCE (Recov_fdce_C_CLR)     -0.361    20.125    mprj/uart/transmission/clk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         20.125    
                         arrival time                         -15.217    
  -------------------------------------------------------------------
                         slack                                  4.908    

Slack (MET) :             4.908ns  (required time - arrival time)
  Source:                 soc/core/FSM_onehot_grant_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            mprj/uart/transmission/clk_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (clock rise@15.000ns - clock rise@0.000ns)
  Data Path Delay:        10.231ns  (logic 1.396ns (13.645%)  route 8.835ns (86.355%))
  Logic Levels:           6  (LUT1=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.535ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.387ns = ( 20.387 - 15.000 ) 
    Source Clock Delay      (SCD):    4.986ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  clock_IBUF_inst/O
                         net (fo=5, routed)           2.171     3.229    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  clock_IBUF_BUFG_inst/O
                         net (fo=2576, routed)        1.656     4.986    soc/core/clock_IBUF_BUFG
    SLICE_X47Y32         FDRE                                         r  soc/core/FSM_onehot_grant_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y32         FDRE (Prop_fdre_C_Q)         0.456     5.442 r  soc/core/FSM_onehot_grant_reg[2]/Q
                         net (fo=127, routed)         1.551     6.994    soc/core/grant_reg[0]
    SLICE_X23Y32         LUT1 (Prop_lut1_I0_O)        0.118     7.112 r  soc/core/grant_reg[0]_hold_fix/O
                         net (fo=29, routed)          1.482     8.594    soc/core/VexRiscv/IBusCachedPlugin_cache/grant_reg[0]_hold_fix_1_alias
    SLICE_X45Y35         LUT5 (Prop_lut5_I4_O)        0.326     8.920 r  soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_0_i_5/O
                         net (fo=18, routed)          1.178    10.097    soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[10]_0
    SLICE_X40Y46         LUT4 (Prop_lut4_I3_O)        0.124    10.221 r  soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[6]_i_5/O
                         net (fo=1, routed)           0.497    10.719    soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[6]_i_5_n_0
    SLICE_X41Y46         LUT6 (Prop_lut6_I4_O)        0.124    10.843 r  soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[6]_i_2/O
                         net (fo=4, routed)           0.811    11.653    soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[6]_i_6_0
    SLICE_X45Y41         LUT6 (Prop_lut6_I5_O)        0.124    11.777 f  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_6/O
                         net (fo=6, routed)           1.562    13.340    housekeeping/hkspi/clear_req_reg
    SLICE_X56Y42         LUT5 (Prop_lut5_I0_O)        0.124    13.464 f  housekeeping/hkspi/FSM_sequential_state[2]_i_3/O
                         net (fo=84, routed)          1.754    15.217    mprj/uart/transmission/clear_req_reg_0
    SLICE_X66Y28         FDCE                                         f  mprj/uart/transmission/clk_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     15.000    15.000 r  
    U7                                                0.000    15.000 r  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    U7                   IBUF (Prop_ibuf_I_O)         0.924    15.924 r  clock_IBUF_inst/O
                         net (fo=5, routed)           2.218    18.142    soc/core/VexRiscv/IBusCachedPlugin_cache/clock_IBUF
    SLICE_X50Y47         LUT2 (Prop_lut2_I0_O)        0.100    18.242 r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_5/O
                         net (fo=1, routed)           0.512    18.754    soc_n_78
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    18.845 r  FSM_sequential_state_reg[2]_i_2/O
                         net (fo=84, routed)          1.542    20.387    mprj/uart/transmission/clk_u
    SLICE_X66Y28         FDCE                                         r  mprj/uart/transmission/clk_cnt_reg[5]/C
                         clock pessimism              0.134    20.522    
                         clock uncertainty           -0.035    20.486    
    SLICE_X66Y28         FDCE (Recov_fdce_C_CLR)     -0.361    20.125    mprj/uart/transmission/clk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         20.125    
                         arrival time                         -15.217    
  -------------------------------------------------------------------
                         slack                                  4.908    

Slack (MET) :             4.908ns  (required time - arrival time)
  Source:                 soc/core/FSM_onehot_grant_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            mprj/uart/transmission/clk_cnt_reg[7]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (clock rise@15.000ns - clock rise@0.000ns)
  Data Path Delay:        10.231ns  (logic 1.396ns (13.645%)  route 8.835ns (86.355%))
  Logic Levels:           6  (LUT1=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.535ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.387ns = ( 20.387 - 15.000 ) 
    Source Clock Delay      (SCD):    4.986ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  clock_IBUF_inst/O
                         net (fo=5, routed)           2.171     3.229    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  clock_IBUF_BUFG_inst/O
                         net (fo=2576, routed)        1.656     4.986    soc/core/clock_IBUF_BUFG
    SLICE_X47Y32         FDRE                                         r  soc/core/FSM_onehot_grant_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y32         FDRE (Prop_fdre_C_Q)         0.456     5.442 r  soc/core/FSM_onehot_grant_reg[2]/Q
                         net (fo=127, routed)         1.551     6.994    soc/core/grant_reg[0]
    SLICE_X23Y32         LUT1 (Prop_lut1_I0_O)        0.118     7.112 r  soc/core/grant_reg[0]_hold_fix/O
                         net (fo=29, routed)          1.482     8.594    soc/core/VexRiscv/IBusCachedPlugin_cache/grant_reg[0]_hold_fix_1_alias
    SLICE_X45Y35         LUT5 (Prop_lut5_I4_O)        0.326     8.920 r  soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_0_i_5/O
                         net (fo=18, routed)          1.178    10.097    soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[10]_0
    SLICE_X40Y46         LUT4 (Prop_lut4_I3_O)        0.124    10.221 r  soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[6]_i_5/O
                         net (fo=1, routed)           0.497    10.719    soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[6]_i_5_n_0
    SLICE_X41Y46         LUT6 (Prop_lut6_I4_O)        0.124    10.843 r  soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[6]_i_2/O
                         net (fo=4, routed)           0.811    11.653    soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[6]_i_6_0
    SLICE_X45Y41         LUT6 (Prop_lut6_I5_O)        0.124    11.777 f  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_6/O
                         net (fo=6, routed)           1.562    13.340    housekeeping/hkspi/clear_req_reg
    SLICE_X56Y42         LUT5 (Prop_lut5_I0_O)        0.124    13.464 f  housekeeping/hkspi/FSM_sequential_state[2]_i_3/O
                         net (fo=84, routed)          1.754    15.217    mprj/uart/transmission/clear_req_reg_0
    SLICE_X66Y28         FDCE                                         f  mprj/uart/transmission/clk_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     15.000    15.000 r  
    U7                                                0.000    15.000 r  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    U7                   IBUF (Prop_ibuf_I_O)         0.924    15.924 r  clock_IBUF_inst/O
                         net (fo=5, routed)           2.218    18.142    soc/core/VexRiscv/IBusCachedPlugin_cache/clock_IBUF
    SLICE_X50Y47         LUT2 (Prop_lut2_I0_O)        0.100    18.242 r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_5/O
                         net (fo=1, routed)           0.512    18.754    soc_n_78
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    18.845 r  FSM_sequential_state_reg[2]_i_2/O
                         net (fo=84, routed)          1.542    20.387    mprj/uart/transmission/clk_u
    SLICE_X66Y28         FDCE                                         r  mprj/uart/transmission/clk_cnt_reg[7]/C
                         clock pessimism              0.134    20.522    
                         clock uncertainty           -0.035    20.486    
    SLICE_X66Y28         FDCE (Recov_fdce_C_CLR)     -0.361    20.125    mprj/uart/transmission/clk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         20.125    
                         arrival time                         -15.217    
  -------------------------------------------------------------------
                         slack                                  4.908    

Slack (MET) :             4.945ns  (required time - arrival time)
  Source:                 soc/core/FSM_onehot_grant_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            mprj/uart/transmission/clk_cnt_reg[18]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (clock rise@15.000ns - clock rise@0.000ns)
  Data Path Delay:        10.153ns  (logic 1.396ns (13.750%)  route 8.757ns (86.250%))
  Logic Levels:           6  (LUT1=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.538ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.390ns = ( 20.390 - 15.000 ) 
    Source Clock Delay      (SCD):    4.986ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  clock_IBUF_inst/O
                         net (fo=5, routed)           2.171     3.229    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  clock_IBUF_BUFG_inst/O
                         net (fo=2576, routed)        1.656     4.986    soc/core/clock_IBUF_BUFG
    SLICE_X47Y32         FDRE                                         r  soc/core/FSM_onehot_grant_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y32         FDRE (Prop_fdre_C_Q)         0.456     5.442 r  soc/core/FSM_onehot_grant_reg[2]/Q
                         net (fo=127, routed)         1.551     6.994    soc/core/grant_reg[0]
    SLICE_X23Y32         LUT1 (Prop_lut1_I0_O)        0.118     7.112 r  soc/core/grant_reg[0]_hold_fix/O
                         net (fo=29, routed)          1.482     8.594    soc/core/VexRiscv/IBusCachedPlugin_cache/grant_reg[0]_hold_fix_1_alias
    SLICE_X45Y35         LUT5 (Prop_lut5_I4_O)        0.326     8.920 r  soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_0_i_5/O
                         net (fo=18, routed)          1.178    10.097    soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[10]_0
    SLICE_X40Y46         LUT4 (Prop_lut4_I3_O)        0.124    10.221 r  soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[6]_i_5/O
                         net (fo=1, routed)           0.497    10.719    soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[6]_i_5_n_0
    SLICE_X41Y46         LUT6 (Prop_lut6_I4_O)        0.124    10.843 r  soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[6]_i_2/O
                         net (fo=4, routed)           0.811    11.653    soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[6]_i_6_0
    SLICE_X45Y41         LUT6 (Prop_lut6_I5_O)        0.124    11.777 f  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_6/O
                         net (fo=6, routed)           1.562    13.340    housekeeping/hkspi/clear_req_reg
    SLICE_X56Y42         LUT5 (Prop_lut5_I0_O)        0.124    13.464 f  housekeeping/hkspi/FSM_sequential_state[2]_i_3/O
                         net (fo=84, routed)          1.675    15.139    mprj/uart/transmission/clear_req_reg_0
    SLICE_X68Y31         FDCE                                         f  mprj/uart/transmission/clk_cnt_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     15.000    15.000 r  
    U7                                                0.000    15.000 r  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    U7                   IBUF (Prop_ibuf_I_O)         0.924    15.924 r  clock_IBUF_inst/O
                         net (fo=5, routed)           2.218    18.142    soc/core/VexRiscv/IBusCachedPlugin_cache/clock_IBUF
    SLICE_X50Y47         LUT2 (Prop_lut2_I0_O)        0.100    18.242 r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_5/O
                         net (fo=1, routed)           0.512    18.754    soc_n_78
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    18.845 r  FSM_sequential_state_reg[2]_i_2/O
                         net (fo=84, routed)          1.545    20.390    mprj/uart/transmission/clk_u
    SLICE_X68Y31         FDCE                                         r  mprj/uart/transmission/clk_cnt_reg[18]/C
                         clock pessimism              0.134    20.525    
                         clock uncertainty           -0.035    20.489    
    SLICE_X68Y31         FDCE (Recov_fdce_C_CLR)     -0.405    20.084    mprj/uart/transmission/clk_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         20.084    
                         arrival time                         -15.139    
  -------------------------------------------------------------------
                         slack                                  4.945    

Slack (MET) :             4.945ns  (required time - arrival time)
  Source:                 soc/core/FSM_onehot_grant_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            mprj/uart/transmission/clk_cnt_reg[19]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (clock rise@15.000ns - clock rise@0.000ns)
  Data Path Delay:        10.153ns  (logic 1.396ns (13.750%)  route 8.757ns (86.250%))
  Logic Levels:           6  (LUT1=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.538ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.390ns = ( 20.390 - 15.000 ) 
    Source Clock Delay      (SCD):    4.986ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  clock_IBUF_inst/O
                         net (fo=5, routed)           2.171     3.229    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  clock_IBUF_BUFG_inst/O
                         net (fo=2576, routed)        1.656     4.986    soc/core/clock_IBUF_BUFG
    SLICE_X47Y32         FDRE                                         r  soc/core/FSM_onehot_grant_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y32         FDRE (Prop_fdre_C_Q)         0.456     5.442 r  soc/core/FSM_onehot_grant_reg[2]/Q
                         net (fo=127, routed)         1.551     6.994    soc/core/grant_reg[0]
    SLICE_X23Y32         LUT1 (Prop_lut1_I0_O)        0.118     7.112 r  soc/core/grant_reg[0]_hold_fix/O
                         net (fo=29, routed)          1.482     8.594    soc/core/VexRiscv/IBusCachedPlugin_cache/grant_reg[0]_hold_fix_1_alias
    SLICE_X45Y35         LUT5 (Prop_lut5_I4_O)        0.326     8.920 r  soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_0_i_5/O
                         net (fo=18, routed)          1.178    10.097    soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[10]_0
    SLICE_X40Y46         LUT4 (Prop_lut4_I3_O)        0.124    10.221 r  soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[6]_i_5/O
                         net (fo=1, routed)           0.497    10.719    soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[6]_i_5_n_0
    SLICE_X41Y46         LUT6 (Prop_lut6_I4_O)        0.124    10.843 r  soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[6]_i_2/O
                         net (fo=4, routed)           0.811    11.653    soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[6]_i_6_0
    SLICE_X45Y41         LUT6 (Prop_lut6_I5_O)        0.124    11.777 f  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_6/O
                         net (fo=6, routed)           1.562    13.340    housekeeping/hkspi/clear_req_reg
    SLICE_X56Y42         LUT5 (Prop_lut5_I0_O)        0.124    13.464 f  housekeeping/hkspi/FSM_sequential_state[2]_i_3/O
                         net (fo=84, routed)          1.675    15.139    mprj/uart/transmission/clear_req_reg_0
    SLICE_X68Y31         FDCE                                         f  mprj/uart/transmission/clk_cnt_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     15.000    15.000 r  
    U7                                                0.000    15.000 r  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    U7                   IBUF (Prop_ibuf_I_O)         0.924    15.924 r  clock_IBUF_inst/O
                         net (fo=5, routed)           2.218    18.142    soc/core/VexRiscv/IBusCachedPlugin_cache/clock_IBUF
    SLICE_X50Y47         LUT2 (Prop_lut2_I0_O)        0.100    18.242 r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_5/O
                         net (fo=1, routed)           0.512    18.754    soc_n_78
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    18.845 r  FSM_sequential_state_reg[2]_i_2/O
                         net (fo=84, routed)          1.545    20.390    mprj/uart/transmission/clk_u
    SLICE_X68Y31         FDCE                                         r  mprj/uart/transmission/clk_cnt_reg[19]/C
                         clock pessimism              0.134    20.525    
                         clock uncertainty           -0.035    20.489    
    SLICE_X68Y31         FDCE (Recov_fdce_C_CLR)     -0.405    20.084    mprj/uart/transmission/clk_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         20.084    
                         arrival time                         -15.139    
  -------------------------------------------------------------------
                         slack                                  4.945    

Slack (MET) :             4.945ns  (required time - arrival time)
  Source:                 soc/core/FSM_onehot_grant_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            mprj/uart/transmission/clk_cnt_reg[20]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (clock rise@15.000ns - clock rise@0.000ns)
  Data Path Delay:        10.153ns  (logic 1.396ns (13.750%)  route 8.757ns (86.250%))
  Logic Levels:           6  (LUT1=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.538ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.390ns = ( 20.390 - 15.000 ) 
    Source Clock Delay      (SCD):    4.986ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  clock_IBUF_inst/O
                         net (fo=5, routed)           2.171     3.229    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  clock_IBUF_BUFG_inst/O
                         net (fo=2576, routed)        1.656     4.986    soc/core/clock_IBUF_BUFG
    SLICE_X47Y32         FDRE                                         r  soc/core/FSM_onehot_grant_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y32         FDRE (Prop_fdre_C_Q)         0.456     5.442 r  soc/core/FSM_onehot_grant_reg[2]/Q
                         net (fo=127, routed)         1.551     6.994    soc/core/grant_reg[0]
    SLICE_X23Y32         LUT1 (Prop_lut1_I0_O)        0.118     7.112 r  soc/core/grant_reg[0]_hold_fix/O
                         net (fo=29, routed)          1.482     8.594    soc/core/VexRiscv/IBusCachedPlugin_cache/grant_reg[0]_hold_fix_1_alias
    SLICE_X45Y35         LUT5 (Prop_lut5_I4_O)        0.326     8.920 r  soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_0_i_5/O
                         net (fo=18, routed)          1.178    10.097    soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[10]_0
    SLICE_X40Y46         LUT4 (Prop_lut4_I3_O)        0.124    10.221 r  soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[6]_i_5/O
                         net (fo=1, routed)           0.497    10.719    soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[6]_i_5_n_0
    SLICE_X41Y46         LUT6 (Prop_lut6_I4_O)        0.124    10.843 r  soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[6]_i_2/O
                         net (fo=4, routed)           0.811    11.653    soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[6]_i_6_0
    SLICE_X45Y41         LUT6 (Prop_lut6_I5_O)        0.124    11.777 f  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_6/O
                         net (fo=6, routed)           1.562    13.340    housekeeping/hkspi/clear_req_reg
    SLICE_X56Y42         LUT5 (Prop_lut5_I0_O)        0.124    13.464 f  housekeeping/hkspi/FSM_sequential_state[2]_i_3/O
                         net (fo=84, routed)          1.675    15.139    mprj/uart/transmission/clear_req_reg_0
    SLICE_X68Y31         FDCE                                         f  mprj/uart/transmission/clk_cnt_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     15.000    15.000 r  
    U7                                                0.000    15.000 r  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    U7                   IBUF (Prop_ibuf_I_O)         0.924    15.924 r  clock_IBUF_inst/O
                         net (fo=5, routed)           2.218    18.142    soc/core/VexRiscv/IBusCachedPlugin_cache/clock_IBUF
    SLICE_X50Y47         LUT2 (Prop_lut2_I0_O)        0.100    18.242 r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_5/O
                         net (fo=1, routed)           0.512    18.754    soc_n_78
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    18.845 r  FSM_sequential_state_reg[2]_i_2/O
                         net (fo=84, routed)          1.545    20.390    mprj/uart/transmission/clk_u
    SLICE_X68Y31         FDCE                                         r  mprj/uart/transmission/clk_cnt_reg[20]/C
                         clock pessimism              0.134    20.525    
                         clock uncertainty           -0.035    20.489    
    SLICE_X68Y31         FDCE (Recov_fdce_C_CLR)     -0.405    20.084    mprj/uart/transmission/clk_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         20.084    
                         arrival time                         -15.139    
  -------------------------------------------------------------------
                         slack                                  4.945    

Slack (MET) :             4.945ns  (required time - arrival time)
  Source:                 soc/core/FSM_onehot_grant_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            mprj/uart/transmission/clk_cnt_reg[21]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (clock rise@15.000ns - clock rise@0.000ns)
  Data Path Delay:        10.153ns  (logic 1.396ns (13.750%)  route 8.757ns (86.250%))
  Logic Levels:           6  (LUT1=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.538ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.390ns = ( 20.390 - 15.000 ) 
    Source Clock Delay      (SCD):    4.986ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  clock_IBUF_inst/O
                         net (fo=5, routed)           2.171     3.229    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  clock_IBUF_BUFG_inst/O
                         net (fo=2576, routed)        1.656     4.986    soc/core/clock_IBUF_BUFG
    SLICE_X47Y32         FDRE                                         r  soc/core/FSM_onehot_grant_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y32         FDRE (Prop_fdre_C_Q)         0.456     5.442 r  soc/core/FSM_onehot_grant_reg[2]/Q
                         net (fo=127, routed)         1.551     6.994    soc/core/grant_reg[0]
    SLICE_X23Y32         LUT1 (Prop_lut1_I0_O)        0.118     7.112 r  soc/core/grant_reg[0]_hold_fix/O
                         net (fo=29, routed)          1.482     8.594    soc/core/VexRiscv/IBusCachedPlugin_cache/grant_reg[0]_hold_fix_1_alias
    SLICE_X45Y35         LUT5 (Prop_lut5_I4_O)        0.326     8.920 r  soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_0_i_5/O
                         net (fo=18, routed)          1.178    10.097    soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[10]_0
    SLICE_X40Y46         LUT4 (Prop_lut4_I3_O)        0.124    10.221 r  soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[6]_i_5/O
                         net (fo=1, routed)           0.497    10.719    soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[6]_i_5_n_0
    SLICE_X41Y46         LUT6 (Prop_lut6_I4_O)        0.124    10.843 r  soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[6]_i_2/O
                         net (fo=4, routed)           0.811    11.653    soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[6]_i_6_0
    SLICE_X45Y41         LUT6 (Prop_lut6_I5_O)        0.124    11.777 f  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_6/O
                         net (fo=6, routed)           1.562    13.340    housekeeping/hkspi/clear_req_reg
    SLICE_X56Y42         LUT5 (Prop_lut5_I0_O)        0.124    13.464 f  housekeeping/hkspi/FSM_sequential_state[2]_i_3/O
                         net (fo=84, routed)          1.675    15.139    mprj/uart/transmission/clear_req_reg_0
    SLICE_X68Y31         FDCE                                         f  mprj/uart/transmission/clk_cnt_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     15.000    15.000 r  
    U7                                                0.000    15.000 r  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    U7                   IBUF (Prop_ibuf_I_O)         0.924    15.924 r  clock_IBUF_inst/O
                         net (fo=5, routed)           2.218    18.142    soc/core/VexRiscv/IBusCachedPlugin_cache/clock_IBUF
    SLICE_X50Y47         LUT2 (Prop_lut2_I0_O)        0.100    18.242 r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_5/O
                         net (fo=1, routed)           0.512    18.754    soc_n_78
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    18.845 r  FSM_sequential_state_reg[2]_i_2/O
                         net (fo=84, routed)          1.545    20.390    mprj/uart/transmission/clk_u
    SLICE_X68Y31         FDCE                                         r  mprj/uart/transmission/clk_cnt_reg[21]/C
                         clock pessimism              0.134    20.525    
                         clock uncertainty           -0.035    20.489    
    SLICE_X68Y31         FDCE (Recov_fdce_C_CLR)     -0.405    20.084    mprj/uart/transmission/clk_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         20.084    
                         arrival time                         -15.139    
  -------------------------------------------------------------------
                         slack                                  4.945    

Slack (MET) :             4.950ns  (required time - arrival time)
  Source:                 soc/core/FSM_onehot_grant_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            mprj/uart/transmission/clk_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (clock rise@15.000ns - clock rise@0.000ns)
  Data Path Delay:        10.231ns  (logic 1.396ns (13.645%)  route 8.835ns (86.355%))
  Logic Levels:           6  (LUT1=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.535ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.387ns = ( 20.387 - 15.000 ) 
    Source Clock Delay      (SCD):    4.986ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  clock_IBUF_inst/O
                         net (fo=5, routed)           2.171     3.229    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  clock_IBUF_BUFG_inst/O
                         net (fo=2576, routed)        1.656     4.986    soc/core/clock_IBUF_BUFG
    SLICE_X47Y32         FDRE                                         r  soc/core/FSM_onehot_grant_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y32         FDRE (Prop_fdre_C_Q)         0.456     5.442 r  soc/core/FSM_onehot_grant_reg[2]/Q
                         net (fo=127, routed)         1.551     6.994    soc/core/grant_reg[0]
    SLICE_X23Y32         LUT1 (Prop_lut1_I0_O)        0.118     7.112 r  soc/core/grant_reg[0]_hold_fix/O
                         net (fo=29, routed)          1.482     8.594    soc/core/VexRiscv/IBusCachedPlugin_cache/grant_reg[0]_hold_fix_1_alias
    SLICE_X45Y35         LUT5 (Prop_lut5_I4_O)        0.326     8.920 r  soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_0_i_5/O
                         net (fo=18, routed)          1.178    10.097    soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[10]_0
    SLICE_X40Y46         LUT4 (Prop_lut4_I3_O)        0.124    10.221 r  soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[6]_i_5/O
                         net (fo=1, routed)           0.497    10.719    soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[6]_i_5_n_0
    SLICE_X41Y46         LUT6 (Prop_lut6_I4_O)        0.124    10.843 r  soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[6]_i_2/O
                         net (fo=4, routed)           0.811    11.653    soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[6]_i_6_0
    SLICE_X45Y41         LUT6 (Prop_lut6_I5_O)        0.124    11.777 f  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_6/O
                         net (fo=6, routed)           1.562    13.340    housekeeping/hkspi/clear_req_reg
    SLICE_X56Y42         LUT5 (Prop_lut5_I0_O)        0.124    13.464 f  housekeeping/hkspi/FSM_sequential_state[2]_i_3/O
                         net (fo=84, routed)          1.754    15.217    mprj/uart/transmission/clear_req_reg_0
    SLICE_X66Y28         FDCE                                         f  mprj/uart/transmission/clk_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     15.000    15.000 r  
    U7                                                0.000    15.000 r  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    U7                   IBUF (Prop_ibuf_I_O)         0.924    15.924 r  clock_IBUF_inst/O
                         net (fo=5, routed)           2.218    18.142    soc/core/VexRiscv/IBusCachedPlugin_cache/clock_IBUF
    SLICE_X50Y47         LUT2 (Prop_lut2_I0_O)        0.100    18.242 r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_5/O
                         net (fo=1, routed)           0.512    18.754    soc_n_78
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    18.845 r  FSM_sequential_state_reg[2]_i_2/O
                         net (fo=84, routed)          1.542    20.387    mprj/uart/transmission/clk_u
    SLICE_X66Y28         FDCE                                         r  mprj/uart/transmission/clk_cnt_reg[0]/C
                         clock pessimism              0.134    20.522    
                         clock uncertainty           -0.035    20.486    
    SLICE_X66Y28         FDCE (Recov_fdce_C_CLR)     -0.319    20.167    mprj/uart/transmission/clk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         20.167    
                         arrival time                         -15.217    
  -------------------------------------------------------------------
                         slack                                  4.950    

Slack (MET) :             4.950ns  (required time - arrival time)
  Source:                 soc/core/FSM_onehot_grant_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            mprj/uart/transmission/clk_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (clock rise@15.000ns - clock rise@0.000ns)
  Data Path Delay:        10.231ns  (logic 1.396ns (13.645%)  route 8.835ns (86.355%))
  Logic Levels:           6  (LUT1=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.535ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.387ns = ( 20.387 - 15.000 ) 
    Source Clock Delay      (SCD):    4.986ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  clock_IBUF_inst/O
                         net (fo=5, routed)           2.171     3.229    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.330 r  clock_IBUF_BUFG_inst/O
                         net (fo=2576, routed)        1.656     4.986    soc/core/clock_IBUF_BUFG
    SLICE_X47Y32         FDRE                                         r  soc/core/FSM_onehot_grant_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y32         FDRE (Prop_fdre_C_Q)         0.456     5.442 r  soc/core/FSM_onehot_grant_reg[2]/Q
                         net (fo=127, routed)         1.551     6.994    soc/core/grant_reg[0]
    SLICE_X23Y32         LUT1 (Prop_lut1_I0_O)        0.118     7.112 r  soc/core/grant_reg[0]_hold_fix/O
                         net (fo=29, routed)          1.482     8.594    soc/core/VexRiscv/IBusCachedPlugin_cache/grant_reg[0]_hold_fix_1_alias
    SLICE_X45Y35         LUT5 (Prop_lut5_I4_O)        0.326     8.920 r  soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_0_i_5/O
                         net (fo=18, routed)          1.178    10.097    soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[10]_0
    SLICE_X40Y46         LUT4 (Prop_lut4_I3_O)        0.124    10.221 r  soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[6]_i_5/O
                         net (fo=1, routed)           0.497    10.719    soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[6]_i_5_n_0
    SLICE_X41Y46         LUT6 (Prop_lut6_I4_O)        0.124    10.843 r  soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[6]_i_2/O
                         net (fo=4, routed)           0.811    11.653    soc/core/VexRiscv/IBusCachedPlugin_cache/io_out_r[6]_i_6_0
    SLICE_X45Y41         LUT6 (Prop_lut6_I5_O)        0.124    11.777 f  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_6/O
                         net (fo=6, routed)           1.562    13.340    housekeeping/hkspi/clear_req_reg
    SLICE_X56Y42         LUT5 (Prop_lut5_I0_O)        0.124    13.464 f  housekeeping/hkspi/FSM_sequential_state[2]_i_3/O
                         net (fo=84, routed)          1.754    15.217    mprj/uart/transmission/clear_req_reg_0
    SLICE_X66Y28         FDCE                                         f  mprj/uart/transmission/clk_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     15.000    15.000 r  
    U7                                                0.000    15.000 r  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    U7                   IBUF (Prop_ibuf_I_O)         0.924    15.924 r  clock_IBUF_inst/O
                         net (fo=5, routed)           2.218    18.142    soc/core/VexRiscv/IBusCachedPlugin_cache/clock_IBUF
    SLICE_X50Y47         LUT2 (Prop_lut2_I0_O)        0.100    18.242 r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_5/O
                         net (fo=1, routed)           0.512    18.754    soc_n_78
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    18.845 r  FSM_sequential_state_reg[2]_i_2/O
                         net (fo=84, routed)          1.542    20.387    mprj/uart/transmission/clk_u
    SLICE_X66Y28         FDCE                                         r  mprj/uart/transmission/clk_cnt_reg[2]/C
                         clock pessimism              0.134    20.522    
                         clock uncertainty           -0.035    20.486    
    SLICE_X66Y28         FDCE (Recov_fdce_C_CLR)     -0.319    20.167    mprj/uart/transmission/clk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         20.167    
                         arrival time                         -15.217    
  -------------------------------------------------------------------
                         slack                                  4.950    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.742ns  (arrival time - required time)
  Source:                 soc/core/VexRiscv/dBus_cmd_rData_address_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            mprj/uart/receive/irq_reg/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        1.829ns  (logic 0.231ns (12.631%)  route 1.598ns (87.369%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.902ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clock_IBUF_inst/O
                         net (fo=5, routed)           0.663     0.949    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clock_IBUF_BUFG_inst/O
                         net (fo=2576, routed)        0.558     1.533    soc/core/VexRiscv/clock_IBUF_BUFG
    SLICE_X40Y39         FDRE                                         r  soc/core/VexRiscv/dBus_cmd_rData_address_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  soc/core/VexRiscv/dBus_cmd_rData_address_reg[27]/Q
                         net (fo=3, routed)           0.532     2.207    soc/core/VexRiscv/IBusCachedPlugin_cache/slave_sel_r_reg[0][26]
    SLICE_X45Y41         LUT6 (Prop_lut6_I1_O)        0.045     2.252 f  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_6/O
                         net (fo=6, routed)           0.695     2.947    housekeeping/hkspi/clear_req_reg
    SLICE_X56Y42         LUT5 (Prop_lut5_I0_O)        0.045     2.992 f  housekeeping/hkspi/FSM_sequential_state[2]_i_3/O
                         net (fo=84, routed)          0.370     3.362    mprj/uart/receive/rx_index_reg[2]_0
    SLICE_X57Y36         FDCE                                         f  mprj/uart/receive/irq_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clock_IBUF_inst/O
                         net (fo=5, routed)           1.257     1.733    soc/core/VexRiscv/IBusCachedPlugin_cache/clock_IBUF
    SLICE_X50Y47         LUT2 (Prop_lut2_I0_O)        0.056     1.789 r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_5/O
                         net (fo=1, routed)           0.239     2.028    soc_n_78
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.057 r  FSM_sequential_state_reg[2]_i_2/O
                         net (fo=84, routed)          0.845     2.902    mprj/uart/receive/clk_u
    SLICE_X57Y36         FDCE                                         r  mprj/uart/receive/irq_reg/C
                         clock pessimism             -0.190     2.712    
    SLICE_X57Y36         FDCE (Remov_fdce_C_CLR)     -0.092     2.620    mprj/uart/receive/irq_reg
  -------------------------------------------------------------------
                         required time                         -2.620    
                         arrival time                           3.362    
  -------------------------------------------------------------------
                         slack                                  0.742    

Slack (MET) :             0.849ns  (arrival time - required time)
  Source:                 soc/core/VexRiscv/dBus_cmd_rData_address_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            mprj/uart/receive/rx_index_reg[0]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        1.962ns  (logic 0.231ns (11.776%)  route 1.731ns (88.224%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.903ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clock_IBUF_inst/O
                         net (fo=5, routed)           0.663     0.949    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clock_IBUF_BUFG_inst/O
                         net (fo=2576, routed)        0.558     1.533    soc/core/VexRiscv/clock_IBUF_BUFG
    SLICE_X40Y39         FDRE                                         r  soc/core/VexRiscv/dBus_cmd_rData_address_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  soc/core/VexRiscv/dBus_cmd_rData_address_reg[27]/Q
                         net (fo=3, routed)           0.532     2.207    soc/core/VexRiscv/IBusCachedPlugin_cache/slave_sel_r_reg[0][26]
    SLICE_X45Y41         LUT6 (Prop_lut6_I1_O)        0.045     2.252 f  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_6/O
                         net (fo=6, routed)           0.695     2.947    housekeeping/hkspi/clear_req_reg
    SLICE_X56Y42         LUT5 (Prop_lut5_I0_O)        0.045     2.992 f  housekeeping/hkspi/FSM_sequential_state[2]_i_3/O
                         net (fo=84, routed)          0.503     3.495    mprj/uart/receive/rx_index_reg[2]_0
    SLICE_X62Y35         FDCE                                         f  mprj/uart/receive/rx_index_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clock_IBUF_inst/O
                         net (fo=5, routed)           1.257     1.733    soc/core/VexRiscv/IBusCachedPlugin_cache/clock_IBUF
    SLICE_X50Y47         LUT2 (Prop_lut2_I0_O)        0.056     1.789 r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_5/O
                         net (fo=1, routed)           0.239     2.028    soc_n_78
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.057 r  FSM_sequential_state_reg[2]_i_2/O
                         net (fo=84, routed)          0.846     2.903    mprj/uart/receive/clk_u
    SLICE_X62Y35         FDCE                                         r  mprj/uart/receive/rx_index_reg[0]/C
                         clock pessimism             -0.190     2.713    
    SLICE_X62Y35         FDCE (Remov_fdce_C_CLR)     -0.067     2.646    mprj/uart/receive/rx_index_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.646    
                         arrival time                           3.495    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.849ns  (arrival time - required time)
  Source:                 soc/core/VexRiscv/dBus_cmd_rData_address_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            mprj/uart/receive/rx_index_reg[1]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        1.962ns  (logic 0.231ns (11.776%)  route 1.731ns (88.224%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.903ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clock_IBUF_inst/O
                         net (fo=5, routed)           0.663     0.949    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clock_IBUF_BUFG_inst/O
                         net (fo=2576, routed)        0.558     1.533    soc/core/VexRiscv/clock_IBUF_BUFG
    SLICE_X40Y39         FDRE                                         r  soc/core/VexRiscv/dBus_cmd_rData_address_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  soc/core/VexRiscv/dBus_cmd_rData_address_reg[27]/Q
                         net (fo=3, routed)           0.532     2.207    soc/core/VexRiscv/IBusCachedPlugin_cache/slave_sel_r_reg[0][26]
    SLICE_X45Y41         LUT6 (Prop_lut6_I1_O)        0.045     2.252 f  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_6/O
                         net (fo=6, routed)           0.695     2.947    housekeeping/hkspi/clear_req_reg
    SLICE_X56Y42         LUT5 (Prop_lut5_I0_O)        0.045     2.992 f  housekeeping/hkspi/FSM_sequential_state[2]_i_3/O
                         net (fo=84, routed)          0.503     3.495    mprj/uart/receive/rx_index_reg[2]_0
    SLICE_X62Y35         FDCE                                         f  mprj/uart/receive/rx_index_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clock_IBUF_inst/O
                         net (fo=5, routed)           1.257     1.733    soc/core/VexRiscv/IBusCachedPlugin_cache/clock_IBUF
    SLICE_X50Y47         LUT2 (Prop_lut2_I0_O)        0.056     1.789 r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_5/O
                         net (fo=1, routed)           0.239     2.028    soc_n_78
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.057 r  FSM_sequential_state_reg[2]_i_2/O
                         net (fo=84, routed)          0.846     2.903    mprj/uart/receive/clk_u
    SLICE_X62Y35         FDCE                                         r  mprj/uart/receive/rx_index_reg[1]/C
                         clock pessimism             -0.190     2.713    
    SLICE_X62Y35         FDCE (Remov_fdce_C_CLR)     -0.067     2.646    mprj/uart/receive/rx_index_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.646    
                         arrival time                           3.495    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.877ns  (arrival time - required time)
  Source:                 soc/core/VexRiscv/dBus_cmd_rData_address_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            mprj/uart/ctrl/o_tx_reg[0]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        1.962ns  (logic 0.231ns (11.771%)  route 1.731ns (88.229%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.900ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clock_IBUF_inst/O
                         net (fo=5, routed)           0.663     0.949    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clock_IBUF_BUFG_inst/O
                         net (fo=2576, routed)        0.558     1.533    soc/core/VexRiscv/clock_IBUF_BUFG
    SLICE_X40Y39         FDRE                                         r  soc/core/VexRiscv/dBus_cmd_rData_address_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  soc/core/VexRiscv/dBus_cmd_rData_address_reg[27]/Q
                         net (fo=3, routed)           0.532     2.207    soc/core/VexRiscv/IBusCachedPlugin_cache/slave_sel_r_reg[0][26]
    SLICE_X45Y41         LUT6 (Prop_lut6_I1_O)        0.045     2.252 f  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_6/O
                         net (fo=6, routed)           0.695     2.947    housekeeping/hkspi/clear_req_reg
    SLICE_X56Y42         LUT5 (Prop_lut5_I0_O)        0.045     2.992 f  housekeeping/hkspi/FSM_sequential_state[2]_i_3/O
                         net (fo=84, routed)          0.504     3.495    mprj/uart/ctrl/o_rx_finish_reg_0
    SLICE_X64Y32         FDCE                                         f  mprj/uart/ctrl/o_tx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clock_IBUF_inst/O
                         net (fo=5, routed)           1.257     1.733    soc/core/VexRiscv/IBusCachedPlugin_cache/clock_IBUF
    SLICE_X50Y47         LUT2 (Prop_lut2_I0_O)        0.056     1.789 r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_5/O
                         net (fo=1, routed)           0.239     2.028    soc_n_78
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.057 r  FSM_sequential_state_reg[2]_i_2/O
                         net (fo=84, routed)          0.843     2.900    mprj/uart/ctrl/clk_u
    SLICE_X64Y32         FDCE                                         r  mprj/uart/ctrl/o_tx_reg[0]/C
                         clock pessimism             -0.190     2.710    
    SLICE_X64Y32         FDCE (Remov_fdce_C_CLR)     -0.092     2.618    mprj/uart/ctrl/o_tx_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.618    
                         arrival time                           3.495    
  -------------------------------------------------------------------
                         slack                                  0.877    

Slack (MET) :             0.877ns  (arrival time - required time)
  Source:                 soc/core/VexRiscv/dBus_cmd_rData_address_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            mprj/uart/ctrl/tx_buffer_reg[0]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        1.962ns  (logic 0.231ns (11.771%)  route 1.731ns (88.229%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.900ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clock_IBUF_inst/O
                         net (fo=5, routed)           0.663     0.949    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clock_IBUF_BUFG_inst/O
                         net (fo=2576, routed)        0.558     1.533    soc/core/VexRiscv/clock_IBUF_BUFG
    SLICE_X40Y39         FDRE                                         r  soc/core/VexRiscv/dBus_cmd_rData_address_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  soc/core/VexRiscv/dBus_cmd_rData_address_reg[27]/Q
                         net (fo=3, routed)           0.532     2.207    soc/core/VexRiscv/IBusCachedPlugin_cache/slave_sel_r_reg[0][26]
    SLICE_X45Y41         LUT6 (Prop_lut6_I1_O)        0.045     2.252 f  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_6/O
                         net (fo=6, routed)           0.695     2.947    housekeeping/hkspi/clear_req_reg
    SLICE_X56Y42         LUT5 (Prop_lut5_I0_O)        0.045     2.992 f  housekeeping/hkspi/FSM_sequential_state[2]_i_3/O
                         net (fo=84, routed)          0.504     3.495    mprj/uart/ctrl/o_rx_finish_reg_0
    SLICE_X64Y32         FDCE                                         f  mprj/uart/ctrl/tx_buffer_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clock_IBUF_inst/O
                         net (fo=5, routed)           1.257     1.733    soc/core/VexRiscv/IBusCachedPlugin_cache/clock_IBUF
    SLICE_X50Y47         LUT2 (Prop_lut2_I0_O)        0.056     1.789 r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_5/O
                         net (fo=1, routed)           0.239     2.028    soc_n_78
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.057 r  FSM_sequential_state_reg[2]_i_2/O
                         net (fo=84, routed)          0.843     2.900    mprj/uart/ctrl/clk_u
    SLICE_X64Y32         FDCE                                         r  mprj/uart/ctrl/tx_buffer_reg[0]/C
                         clock pessimism             -0.190     2.710    
    SLICE_X64Y32         FDCE (Remov_fdce_C_CLR)     -0.092     2.618    mprj/uart/ctrl/tx_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.618    
                         arrival time                           3.495    
  -------------------------------------------------------------------
                         slack                                  0.877    

Slack (MET) :             0.885ns  (arrival time - required time)
  Source:                 soc/core/VexRiscv/dBus_cmd_rData_address_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            mprj/uart/receive/clk_cnt_reg[26]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        1.970ns  (logic 0.231ns (11.724%)  route 1.739ns (88.276%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.900ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clock_IBUF_inst/O
                         net (fo=5, routed)           0.663     0.949    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clock_IBUF_BUFG_inst/O
                         net (fo=2576, routed)        0.558     1.533    soc/core/VexRiscv/clock_IBUF_BUFG
    SLICE_X40Y39         FDRE                                         r  soc/core/VexRiscv/dBus_cmd_rData_address_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  soc/core/VexRiscv/dBus_cmd_rData_address_reg[27]/Q
                         net (fo=3, routed)           0.532     2.207    soc/core/VexRiscv/IBusCachedPlugin_cache/slave_sel_r_reg[0][26]
    SLICE_X45Y41         LUT6 (Prop_lut6_I1_O)        0.045     2.252 f  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_6/O
                         net (fo=6, routed)           0.695     2.947    housekeeping/hkspi/clear_req_reg
    SLICE_X56Y42         LUT5 (Prop_lut5_I0_O)        0.045     2.992 f  housekeeping/hkspi/FSM_sequential_state[2]_i_3/O
                         net (fo=84, routed)          0.511     3.503    mprj/uart/receive/rx_index_reg[2]_0
    SLICE_X59Y33         FDCE                                         f  mprj/uart/receive/clk_cnt_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clock_IBUF_inst/O
                         net (fo=5, routed)           1.257     1.733    soc/core/VexRiscv/IBusCachedPlugin_cache/clock_IBUF
    SLICE_X50Y47         LUT2 (Prop_lut2_I0_O)        0.056     1.789 r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_5/O
                         net (fo=1, routed)           0.239     2.028    soc_n_78
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.057 r  FSM_sequential_state_reg[2]_i_2/O
                         net (fo=84, routed)          0.843     2.900    mprj/uart/receive/clk_u
    SLICE_X59Y33         FDCE                                         r  mprj/uart/receive/clk_cnt_reg[26]/C
                         clock pessimism             -0.190     2.710    
    SLICE_X59Y33         FDCE (Remov_fdce_C_CLR)     -0.092     2.618    mprj/uart/receive/clk_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.618    
                         arrival time                           3.503    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.885ns  (arrival time - required time)
  Source:                 soc/core/VexRiscv/dBus_cmd_rData_address_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            mprj/uart/receive/clk_cnt_reg[27]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        1.970ns  (logic 0.231ns (11.724%)  route 1.739ns (88.276%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.900ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clock_IBUF_inst/O
                         net (fo=5, routed)           0.663     0.949    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clock_IBUF_BUFG_inst/O
                         net (fo=2576, routed)        0.558     1.533    soc/core/VexRiscv/clock_IBUF_BUFG
    SLICE_X40Y39         FDRE                                         r  soc/core/VexRiscv/dBus_cmd_rData_address_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  soc/core/VexRiscv/dBus_cmd_rData_address_reg[27]/Q
                         net (fo=3, routed)           0.532     2.207    soc/core/VexRiscv/IBusCachedPlugin_cache/slave_sel_r_reg[0][26]
    SLICE_X45Y41         LUT6 (Prop_lut6_I1_O)        0.045     2.252 f  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_6/O
                         net (fo=6, routed)           0.695     2.947    housekeeping/hkspi/clear_req_reg
    SLICE_X56Y42         LUT5 (Prop_lut5_I0_O)        0.045     2.992 f  housekeeping/hkspi/FSM_sequential_state[2]_i_3/O
                         net (fo=84, routed)          0.511     3.503    mprj/uart/receive/rx_index_reg[2]_0
    SLICE_X59Y33         FDCE                                         f  mprj/uart/receive/clk_cnt_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clock_IBUF_inst/O
                         net (fo=5, routed)           1.257     1.733    soc/core/VexRiscv/IBusCachedPlugin_cache/clock_IBUF
    SLICE_X50Y47         LUT2 (Prop_lut2_I0_O)        0.056     1.789 r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_5/O
                         net (fo=1, routed)           0.239     2.028    soc_n_78
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.057 r  FSM_sequential_state_reg[2]_i_2/O
                         net (fo=84, routed)          0.843     2.900    mprj/uart/receive/clk_u
    SLICE_X59Y33         FDCE                                         r  mprj/uart/receive/clk_cnt_reg[27]/C
                         clock pessimism             -0.190     2.710    
    SLICE_X59Y33         FDCE (Remov_fdce_C_CLR)     -0.092     2.618    mprj/uart/receive/clk_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.618    
                         arrival time                           3.503    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.885ns  (arrival time - required time)
  Source:                 soc/core/VexRiscv/dBus_cmd_rData_address_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            mprj/uart/receive/clk_cnt_reg[28]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        1.970ns  (logic 0.231ns (11.724%)  route 1.739ns (88.276%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.900ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clock_IBUF_inst/O
                         net (fo=5, routed)           0.663     0.949    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clock_IBUF_BUFG_inst/O
                         net (fo=2576, routed)        0.558     1.533    soc/core/VexRiscv/clock_IBUF_BUFG
    SLICE_X40Y39         FDRE                                         r  soc/core/VexRiscv/dBus_cmd_rData_address_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  soc/core/VexRiscv/dBus_cmd_rData_address_reg[27]/Q
                         net (fo=3, routed)           0.532     2.207    soc/core/VexRiscv/IBusCachedPlugin_cache/slave_sel_r_reg[0][26]
    SLICE_X45Y41         LUT6 (Prop_lut6_I1_O)        0.045     2.252 f  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_6/O
                         net (fo=6, routed)           0.695     2.947    housekeeping/hkspi/clear_req_reg
    SLICE_X56Y42         LUT5 (Prop_lut5_I0_O)        0.045     2.992 f  housekeeping/hkspi/FSM_sequential_state[2]_i_3/O
                         net (fo=84, routed)          0.511     3.503    mprj/uart/receive/rx_index_reg[2]_0
    SLICE_X59Y33         FDCE                                         f  mprj/uart/receive/clk_cnt_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clock_IBUF_inst/O
                         net (fo=5, routed)           1.257     1.733    soc/core/VexRiscv/IBusCachedPlugin_cache/clock_IBUF
    SLICE_X50Y47         LUT2 (Prop_lut2_I0_O)        0.056     1.789 r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_5/O
                         net (fo=1, routed)           0.239     2.028    soc_n_78
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.057 r  FSM_sequential_state_reg[2]_i_2/O
                         net (fo=84, routed)          0.843     2.900    mprj/uart/receive/clk_u
    SLICE_X59Y33         FDCE                                         r  mprj/uart/receive/clk_cnt_reg[28]/C
                         clock pessimism             -0.190     2.710    
    SLICE_X59Y33         FDCE (Remov_fdce_C_CLR)     -0.092     2.618    mprj/uart/receive/clk_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.618    
                         arrival time                           3.503    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.885ns  (arrival time - required time)
  Source:                 soc/core/VexRiscv/dBus_cmd_rData_address_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            mprj/uart/receive/clk_cnt_reg[29]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        1.970ns  (logic 0.231ns (11.724%)  route 1.739ns (88.276%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.900ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clock_IBUF_inst/O
                         net (fo=5, routed)           0.663     0.949    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clock_IBUF_BUFG_inst/O
                         net (fo=2576, routed)        0.558     1.533    soc/core/VexRiscv/clock_IBUF_BUFG
    SLICE_X40Y39         FDRE                                         r  soc/core/VexRiscv/dBus_cmd_rData_address_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  soc/core/VexRiscv/dBus_cmd_rData_address_reg[27]/Q
                         net (fo=3, routed)           0.532     2.207    soc/core/VexRiscv/IBusCachedPlugin_cache/slave_sel_r_reg[0][26]
    SLICE_X45Y41         LUT6 (Prop_lut6_I1_O)        0.045     2.252 f  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_6/O
                         net (fo=6, routed)           0.695     2.947    housekeeping/hkspi/clear_req_reg
    SLICE_X56Y42         LUT5 (Prop_lut5_I0_O)        0.045     2.992 f  housekeeping/hkspi/FSM_sequential_state[2]_i_3/O
                         net (fo=84, routed)          0.511     3.503    mprj/uart/receive/rx_index_reg[2]_0
    SLICE_X59Y33         FDCE                                         f  mprj/uart/receive/clk_cnt_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clock_IBUF_inst/O
                         net (fo=5, routed)           1.257     1.733    soc/core/VexRiscv/IBusCachedPlugin_cache/clock_IBUF
    SLICE_X50Y47         LUT2 (Prop_lut2_I0_O)        0.056     1.789 r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_5/O
                         net (fo=1, routed)           0.239     2.028    soc_n_78
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.057 r  FSM_sequential_state_reg[2]_i_2/O
                         net (fo=84, routed)          0.843     2.900    mprj/uart/receive/clk_u
    SLICE_X59Y33         FDCE                                         r  mprj/uart/receive/clk_cnt_reg[29]/C
                         clock pessimism             -0.190     2.710    
    SLICE_X59Y33         FDCE (Remov_fdce_C_CLR)     -0.092     2.618    mprj/uart/receive/clk_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.618    
                         arrival time                           3.503    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.885ns  (arrival time - required time)
  Source:                 soc/core/VexRiscv/dBus_cmd_rData_address_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            mprj/uart/receive/clk_cnt_reg[30]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        1.970ns  (logic 0.231ns (11.724%)  route 1.739ns (88.276%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.900ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clock_IBUF_inst/O
                         net (fo=5, routed)           0.663     0.949    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clock_IBUF_BUFG_inst/O
                         net (fo=2576, routed)        0.558     1.533    soc/core/VexRiscv/clock_IBUF_BUFG
    SLICE_X40Y39         FDRE                                         r  soc/core/VexRiscv/dBus_cmd_rData_address_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  soc/core/VexRiscv/dBus_cmd_rData_address_reg[27]/Q
                         net (fo=3, routed)           0.532     2.207    soc/core/VexRiscv/IBusCachedPlugin_cache/slave_sel_r_reg[0][26]
    SLICE_X45Y41         LUT6 (Prop_lut6_I1_O)        0.045     2.252 f  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_6/O
                         net (fo=6, routed)           0.695     2.947    housekeeping/hkspi/clear_req_reg
    SLICE_X56Y42         LUT5 (Prop_lut5_I0_O)        0.045     2.992 f  housekeeping/hkspi/FSM_sequential_state[2]_i_3/O
                         net (fo=84, routed)          0.511     3.503    mprj/uart/receive/rx_index_reg[2]_0
    SLICE_X59Y33         FDCE                                         f  mprj/uart/receive/clk_cnt_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clock_IBUF_inst/O
                         net (fo=5, routed)           1.257     1.733    soc/core/VexRiscv/IBusCachedPlugin_cache/clock_IBUF
    SLICE_X50Y47         LUT2 (Prop_lut2_I0_O)        0.056     1.789 r  soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state[2]_i_5/O
                         net (fo=1, routed)           0.239     2.028    soc_n_78
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.057 r  FSM_sequential_state_reg[2]_i_2/O
                         net (fo=84, routed)          0.843     2.900    mprj/uart/receive/clk_u
    SLICE_X59Y33         FDCE                                         r  mprj/uart/receive/clk_cnt_reg[30]/C
                         clock pessimism             -0.190     2.710    
    SLICE_X59Y33         FDCE (Remov_fdce_C_CLR)     -0.092     2.618    mprj/uart/receive/clk_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.618    
                         arrival time                           3.503    
  -------------------------------------------------------------------
                         slack                                  0.885    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          2913 Endpoints
Min Delay          2913 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mprj_io[2]
                            (input port)
  Destination:            housekeeping/hkspi/ldata_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.076ns  (logic 2.326ns (16.522%)  route 11.751ns (83.478%))
  Logic Levels:           8  (IBUF=1 LUT3=1 LUT5=2 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  mprj_io[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    mprj_io_IOBUF[2]_inst/IO
    P15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  mprj_io_IOBUF[2]_inst/IBUF/O
                         net (fo=19, routed)          4.798     5.763    housekeeping/hkspi/mprj_io_IBUF[2]
    SLICE_X62Y44         LUT5 (Prop_lut5_I0_O)        0.124     5.887 r  housekeeping/hkspi/gpio_configure[3][12]_i_3/O
                         net (fo=276, routed)         2.538     8.425    housekeeping/hkspi/sel0[0]
    SLICE_X102Y57        LUT3 (Prop_lut3_I0_O)        0.150     8.575 r  housekeeping/hkspi/wb_dat_o[14]_i_29/O
                         net (fo=1, routed)           1.084     9.659    housekeeping/hkspi/wb_dat_o[14]_i_29_n_0
    SLICE_X86Y54         LUT6 (Prop_lut6_I2_O)        0.328     9.987 r  housekeeping/hkspi/wb_dat_o[14]_i_19/O
                         net (fo=1, routed)           0.000     9.987    housekeeping/hkspi/wb_dat_o[14]_i_19_n_0
    SLICE_X86Y54         MUXF7 (Prop_muxf7_I1_O)      0.214    10.201 r  housekeeping/hkspi/wb_dat_o_reg[14]_i_10/O
                         net (fo=1, routed)           0.787    10.988    housekeeping/hkspi/wb_dat_o_reg[14]_i_10_n_0
    SLICE_X82Y50         LUT6 (Prop_lut6_I0_O)        0.297    11.285 r  housekeeping/hkspi/wb_dat_o[14]_i_4/O
                         net (fo=1, routed)           0.771    12.056    housekeeping/hkspi/wb_dat_o[14]_i_4_n_0
    SLICE_X76Y46         LUT6 (Prop_lut6_I4_O)        0.124    12.180 r  housekeeping/hkspi/wb_dat_o[14]_i_1/O
                         net (fo=5, routed)           1.204    13.384    housekeeping/hkspi/wbbd_busy_reg_15
    SLICE_X64Y41         LUT5 (Prop_lut5_I4_O)        0.124    13.508 r  housekeeping/hkspi/ldata[6]_i_1/O
                         net (fo=1, routed)           0.568    14.076    housekeeping/hkspi/ldata[6]_i_1_n_0
    SLICE_X64Y41         FDCE                                         r  housekeeping/hkspi/ldata_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj_io[2]
                            (input port)
  Destination:            housekeeping/hkspi/ldata_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.896ns  (logic 2.096ns (15.082%)  route 11.800ns (84.918%))
  Logic Levels:           8  (IBUF=1 LUT3=1 LUT5=3 LUT6=2 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  mprj_io[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    mprj_io_IOBUF[2]_inst/IO
    P15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  mprj_io_IOBUF[2]_inst/IBUF/O
                         net (fo=19, routed)          4.798     5.763    housekeeping/hkspi/mprj_io_IBUF[2]
    SLICE_X62Y44         LUT5 (Prop_lut5_I0_O)        0.124     5.887 r  housekeeping/hkspi/gpio_configure[3][12]_i_3/O
                         net (fo=276, routed)         2.404     8.291    housekeeping/hkspi/sel0[0]
    SLICE_X90Y54         LUT3 (Prop_lut3_I0_O)        0.124     8.415 r  housekeeping/hkspi/wb_dat_o[13]_i_26/O
                         net (fo=1, routed)           0.670     9.085    housekeeping/hkspi/wb_dat_o[13]_i_26_n_0
    SLICE_X90Y54         LUT5 (Prop_lut5_I2_O)        0.124     9.209 r  housekeeping/hkspi/wb_dat_o[13]_i_17/O
                         net (fo=1, routed)           1.156    10.365    housekeeping/hkspi/wb_dat_o[13]_i_17_n_0
    SLICE_X86Y50         LUT6 (Prop_lut6_I0_O)        0.124    10.489 r  housekeeping/hkspi/wb_dat_o[13]_i_10/O
                         net (fo=1, routed)           0.000    10.489    housekeeping/hkspi/wb_dat_o[13]_i_10_n_0
    SLICE_X86Y50         MUXF7 (Prop_muxf7_I1_O)      0.214    10.703 r  housekeeping/hkspi/wb_dat_o_reg[13]_i_4/O
                         net (fo=1, routed)           0.627    11.330    housekeeping/hkspi/wb_dat_o_reg[13]_i_4_n_0
    SLICE_X82Y46         LUT6 (Prop_lut6_I4_O)        0.297    11.627 r  housekeeping/hkspi/wb_dat_o[13]_i_1/O
                         net (fo=5, routed)           1.502    13.129    housekeeping/hkspi/wbbd_busy_reg_14
    SLICE_X64Y41         LUT5 (Prop_lut5_I4_O)        0.124    13.253 r  housekeeping/hkspi/ldata[5]_i_1/O
                         net (fo=1, routed)           0.643    13.896    housekeeping/hkspi/ldata[5]_i_1_n_0
    SLICE_X64Y41         FDCE                                         r  housekeeping/hkspi/ldata_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj_io[2]
                            (input port)
  Destination:            flash_io0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.564ns  (logic 3.969ns (29.262%)  route 9.595ns (70.738%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  mprj_io[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    mprj_io_IOBUF[2]_inst/IO
    P15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  mprj_io_IOBUF[2]_inst/IBUF/O
                         net (fo=19, routed)          5.631     6.596    housekeeping/hkspi/mprj_io_IBUF[2]
    SLICE_X34Y43         LUT3 (Prop_lut3_I2_O)        0.148     6.744 r  housekeeping/hkspi/flash_io0_OBUFT_inst_i_1/O
                         net (fo=1, routed)           3.964    10.708    flash_io0_OBUF
    V10                  OBUFT (Prop_obuft_I_O)       2.857    13.564 r  flash_io0_OBUFT_inst/O
                         net (fo=0)                   0.000    13.564    flash_io0
    V10                                                               r  flash_io0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj_io[2]
                            (input port)
  Destination:            housekeeping/hkspi/ldata_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.366ns  (logic 2.351ns (17.587%)  route 11.016ns (82.413%))
  Logic Levels:           8  (IBUF=1 LUT3=1 LUT5=2 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  mprj_io[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    mprj_io_IOBUF[2]_inst/IO
    P15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  mprj_io_IOBUF[2]_inst/IBUF/O
                         net (fo=19, routed)          4.798     5.763    housekeeping/hkspi/mprj_io_IBUF[2]
    SLICE_X62Y44         LUT5 (Prop_lut5_I0_O)        0.124     5.887 r  housekeeping/hkspi/gpio_configure[3][12]_i_3/O
                         net (fo=276, routed)         2.535     8.422    housekeeping/hkspi/sel0[0]
    SLICE_X102Y57        LUT3 (Prop_lut3_I0_O)        0.150     8.572 r  housekeeping/hkspi/wb_dat_o[15]_i_29/O
                         net (fo=1, routed)           0.839     9.411    housekeeping/hkspi/wb_dat_o[15]_i_29_n_0
    SLICE_X90Y54         LUT6 (Prop_lut6_I2_O)        0.348     9.759 r  housekeeping/hkspi/wb_dat_o[15]_i_22/O
                         net (fo=1, routed)           1.092    10.851    housekeeping/hkspi/wb_dat_o[15]_i_22_n_0
    SLICE_X87Y49         LUT6 (Prop_lut6_I0_O)        0.124    10.975 r  housekeeping/hkspi/wb_dat_o[15]_i_14/O
                         net (fo=1, routed)           0.000    10.975    housekeeping/hkspi/wb_dat_o[15]_i_14_n_0
    SLICE_X87Y49         MUXF7 (Prop_muxf7_I1_O)      0.217    11.192 r  housekeeping/hkspi/wb_dat_o_reg[15]_i_7/O
                         net (fo=1, routed)           0.612    11.804    housekeeping/hkspi/wb_dat_o_reg[15]_i_7_n_0
    SLICE_X84Y45         LUT6 (Prop_lut6_I4_O)        0.299    12.103 r  housekeeping/hkspi/wb_dat_o[15]_i_3/O
                         net (fo=5, routed)           1.139    13.242    housekeeping/hkspi/wbbd_busy_reg_16
    SLICE_X65Y41         LUT5 (Prop_lut5_I4_O)        0.124    13.366 r  housekeeping/hkspi/ldata[7]_i_2/O
                         net (fo=1, routed)           0.000    13.366    housekeeping/hkspi/ldata[7]_i_2_n_0
    SLICE_X65Y41         FDCE                                         r  housekeeping/hkspi/ldata_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj_io[2]
                            (input port)
  Destination:            housekeeping/hkspi/ldata_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.330ns  (logic 1.735ns (13.014%)  route 11.595ns (86.986%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  mprj_io[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    mprj_io_IOBUF[2]_inst/IO
    P15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  mprj_io_IOBUF[2]_inst/IBUF/O
                         net (fo=19, routed)          4.798     5.763    housekeeping/hkspi/mprj_io_IBUF[2]
    SLICE_X62Y44         LUT5 (Prop_lut5_I0_O)        0.124     5.887 r  housekeeping/hkspi/gpio_configure[3][12]_i_3/O
                         net (fo=276, routed)         2.535     8.422    housekeeping/hkspi/sel0[0]
    SLICE_X92Y58         LUT6 (Prop_lut6_I0_O)        0.124     8.546 r  housekeeping/hkspi/wb_dat_o[8]_i_22/O
                         net (fo=1, routed)           1.295     9.842    housekeeping/hkspi/wb_dat_o[8]_i_22_n_0
    SLICE_X88Y47         LUT6 (Prop_lut6_I1_O)        0.124     9.966 r  housekeeping/hkspi/wb_dat_o[8]_i_10/O
                         net (fo=1, routed)           0.720    10.686    housekeeping/hkspi/wb_dat_o[8]_i_10_n_0
    SLICE_X84Y46         LUT6 (Prop_lut6_I0_O)        0.124    10.810 r  housekeeping/hkspi/wb_dat_o[8]_i_4/O
                         net (fo=1, routed)           0.444    11.254    housekeeping/hkspi/wb_dat_o[8]_i_4_n_0
    SLICE_X84Y43         LUT6 (Prop_lut6_I4_O)        0.124    11.378 r  housekeeping/hkspi/wb_dat_o[8]_i_1/O
                         net (fo=5, routed)           1.304    12.682    housekeeping/hkspi/wbbd_busy_reg_21
    SLICE_X62Y41         LUT4 (Prop_lut4_I2_O)        0.150    12.832 r  housekeeping/hkspi/ldata[0]_i_1/O
                         net (fo=1, routed)           0.498    13.330    housekeeping/hkspi/ldata[0]_i_1_n_0
    SLICE_X64Y41         FDCE                                         r  housekeeping/hkspi/ldata_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj_io[2]
                            (input port)
  Destination:            housekeeping/hkspi/ldata_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.297ns  (logic 2.101ns (15.798%)  route 11.197ns (84.202%))
  Logic Levels:           8  (IBUF=1 LUT2=1 LUT5=2 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  mprj_io[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    mprj_io_IOBUF[2]_inst/IO
    P15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 f  mprj_io_IOBUF[2]_inst/IBUF/O
                         net (fo=19, routed)          4.798     5.763    housekeeping/hkspi/mprj_io_IBUF[2]
    SLICE_X62Y44         LUT5 (Prop_lut5_I0_O)        0.124     5.887 f  housekeeping/hkspi/gpio_configure[3][12]_i_3/O
                         net (fo=276, routed)         2.016     7.903    housekeeping/hkspi/sel0[0]
    SLICE_X88Y46         LUT2 (Prop_lut2_I1_O)        0.124     8.027 r  housekeeping/hkspi/wb_dat_o[11]_i_33/O
                         net (fo=1, routed)           1.024     9.051    housekeeping/hkspi/wb_dat_o[11]_i_33_n_0
    SLICE_X90Y53         LUT6 (Prop_lut6_I0_O)        0.124     9.175 r  housekeeping/hkspi/wb_dat_o[11]_i_21/O
                         net (fo=1, routed)           1.405    10.580    housekeeping/hkspi/wb_dat_o[11]_i_21_n_0
    SLICE_X70Y47         LUT6 (Prop_lut6_I0_O)        0.124    10.704 r  housekeeping/hkspi/wb_dat_o[11]_i_11/O
                         net (fo=1, routed)           0.000    10.704    housekeeping/hkspi/wb_dat_o[11]_i_11_n_0
    SLICE_X70Y47         MUXF7 (Prop_muxf7_I1_O)      0.217    10.921 r  housekeeping/hkspi/wb_dat_o_reg[11]_i_4/O
                         net (fo=1, routed)           0.643    11.564    housekeeping/hkspi/wb_dat_o_reg[11]_i_4_n_0
    SLICE_X70Y43         LUT6 (Prop_lut6_I4_O)        0.299    11.863 r  housekeeping/hkspi/wb_dat_o[11]_i_1/O
                         net (fo=5, routed)           1.311    13.173    housekeeping/hkspi/wbbd_busy_reg_18
    SLICE_X65Y41         LUT5 (Prop_lut5_I4_O)        0.124    13.297 r  housekeeping/hkspi/ldata[3]_i_1/O
                         net (fo=1, routed)           0.000    13.297    housekeeping/hkspi/ldata[3]_i_1_n_0
    SLICE_X65Y41         FDCE                                         r  housekeeping/hkspi/ldata_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 resetb
                            (input port)
  Destination:            housekeeping/gpio_configure_reg[29][1]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.761ns  (logic 1.156ns (9.059%)  route 11.605ns (90.941%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y12                                               0.000     0.000 r  resetb (IN)
                         net (fo=0)                   0.000     0.000    resetb
    Y12                  IBUF (Prop_ibuf_I_O)         1.032     1.032 r  resetb_IBUF_inst/O
                         net (fo=8, routed)           4.331     5.364    housekeeping/resetb_IBUF
    SLICE_X57Y42         LUT1 (Prop_lut1_I0_O)        0.124     5.488 f  housekeeping/FSM_sequential_xfer_state[0]_i_2/O
                         net (fo=662, routed)         7.274    12.761    housekeeping/pad_flash_csb_oeb0
    SLICE_X80Y51         FDPE                                         f  housekeeping/gpio_configure_reg[29][1]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 resetb
                            (input port)
  Destination:            housekeeping/gpio_configure_reg[29][2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.761ns  (logic 1.156ns (9.059%)  route 11.605ns (90.941%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y12                                               0.000     0.000 r  resetb (IN)
                         net (fo=0)                   0.000     0.000    resetb
    Y12                  IBUF (Prop_ibuf_I_O)         1.032     1.032 r  resetb_IBUF_inst/O
                         net (fo=8, routed)           4.331     5.364    housekeeping/resetb_IBUF
    SLICE_X57Y42         LUT1 (Prop_lut1_I0_O)        0.124     5.488 f  housekeeping/FSM_sequential_xfer_state[0]_i_2/O
                         net (fo=662, routed)         7.274    12.761    housekeeping/pad_flash_csb_oeb0
    SLICE_X80Y51         FDCE                                         f  housekeeping/gpio_configure_reg[29][2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 resetb
                            (input port)
  Destination:            housekeeping/gpio_configure_reg[29][3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.761ns  (logic 1.156ns (9.059%)  route 11.605ns (90.941%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y12                                               0.000     0.000 r  resetb (IN)
                         net (fo=0)                   0.000     0.000    resetb
    Y12                  IBUF (Prop_ibuf_I_O)         1.032     1.032 r  resetb_IBUF_inst/O
                         net (fo=8, routed)           4.331     5.364    housekeeping/resetb_IBUF
    SLICE_X57Y42         LUT1 (Prop_lut1_I0_O)        0.124     5.488 f  housekeeping/FSM_sequential_xfer_state[0]_i_2/O
                         net (fo=662, routed)         7.274    12.761    housekeeping/pad_flash_csb_oeb0
    SLICE_X80Y51         FDCE                                         f  housekeeping/gpio_configure_reg[29][3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 resetb
                            (input port)
  Destination:            housekeeping/gpio_configure_reg[29][4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.761ns  (logic 1.156ns (9.059%)  route 11.605ns (90.941%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y12                                               0.000     0.000 r  resetb (IN)
                         net (fo=0)                   0.000     0.000    resetb
    Y12                  IBUF (Prop_ibuf_I_O)         1.032     1.032 r  resetb_IBUF_inst/O
                         net (fo=8, routed)           4.331     5.364    housekeeping/resetb_IBUF
    SLICE_X57Y42         LUT1 (Prop_lut1_I0_O)        0.124     5.488 f  housekeeping/FSM_sequential_xfer_state[0]_i_2/O
                         net (fo=662, routed)         7.274    12.761    housekeeping/pad_flash_csb_oeb0
    SLICE_X80Y51         FDCE                                         f  housekeeping/gpio_configure_reg[29][4]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gpio_control_in_1[3]/shift_register_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            gpio_control_in_1[3]/shift_register_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.205ns  (logic 0.128ns (62.580%)  route 0.077ns (37.420%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y32         FDCE                         0.000     0.000 r  gpio_control_in_1[3]/shift_register_reg[0]/C
    SLICE_X76Y32         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  gpio_control_in_1[3]/shift_register_reg[0]/Q
                         net (fo=2, routed)           0.077     0.205    gpio_control_in_1[3]/shift_register_reg_n_0_[0]
    SLICE_X76Y32         FDCE                                         r  gpio_control_in_1[3]/shift_register_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpio_control_bidir_1[1]/shift_register_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            gpio_control_bidir_1[1]/shift_register_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y35         FDCE                         0.000     0.000 r  gpio_control_bidir_1[1]/shift_register_reg[10]/C
    SLICE_X67Y35         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  gpio_control_bidir_1[1]/shift_register_reg[10]/Q
                         net (fo=2, routed)           0.068     0.209    gpio_control_bidir_1[1]/shift_register_reg_n_0_[10]
    SLICE_X67Y35         FDCE                                         r  gpio_control_bidir_1[1]/shift_register_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpio_control_bidir_2[0]/shift_register_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            gpio_control_bidir_2[0]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y36         FDCE                         0.000     0.000 r  gpio_control_bidir_2[0]/shift_register_reg[1]/C
    SLICE_X87Y36         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  gpio_control_bidir_2[0]/shift_register_reg[1]/Q
                         net (fo=2, routed)           0.068     0.209    gpio_control_bidir_2[0]/shift_register_reg_n_0_[1]
    SLICE_X86Y36         SRL16E                                       r  gpio_control_bidir_2[0]/shift_register_reg[8]_srl7_gpio_control_in_1a_c_5/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpio_control_in_1[1]/shift_register_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            gpio_control_in_1[1]/shift_register_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y32         FDCE                         0.000     0.000 r  gpio_control_in_1[1]/shift_register_reg[10]/C
    SLICE_X71Y32         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  gpio_control_in_1[1]/shift_register_reg[10]/Q
                         net (fo=2, routed)           0.068     0.209    gpio_control_in_1[1]/shift_register_reg_n_0_[10]
    SLICE_X71Y32         FDCE                                         r  gpio_control_in_1[1]/shift_register_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpio_control_in_1[2]/shift_register_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            gpio_control_in_1[2]/shift_register_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.211ns  (logic 0.141ns (66.870%)  route 0.070ns (33.130%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y32         FDCE                         0.000     0.000 r  gpio_control_in_1[2]/shift_register_reg[0]/C
    SLICE_X74Y32         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  gpio_control_in_1[2]/shift_register_reg[0]/Q
                         net (fo=2, routed)           0.070     0.211    gpio_control_in_1[2]/shift_register_reg_n_0_[0]
    SLICE_X74Y32         FDCE                                         r  gpio_control_in_1[2]/shift_register_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpio_control_in_1[0]/shift_register_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            gpio_control_in_1[0]/shift_register_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.218ns  (logic 0.141ns (64.541%)  route 0.077ns (35.459%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y32         FDCE                         0.000     0.000 r  gpio_control_in_1[0]/shift_register_reg[10]/C
    SLICE_X72Y32         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  gpio_control_in_1[0]/shift_register_reg[10]/Q
                         net (fo=2, routed)           0.077     0.218    gpio_control_in_1[0]/shift_register_reg_n_0_[10]
    SLICE_X72Y32         FDCE                                         r  gpio_control_in_1[0]/shift_register_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpio_control_in_1[3]/shift_register_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            gpio_control_in_1[3]/shift_register_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.218ns  (logic 0.141ns (64.541%)  route 0.077ns (35.459%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y33         FDCE                         0.000     0.000 r  gpio_control_in_1[3]/shift_register_reg[10]/C
    SLICE_X78Y33         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  gpio_control_in_1[3]/shift_register_reg[10]/Q
                         net (fo=2, routed)           0.077     0.218    gpio_control_in_1[3]/shift_register_reg_n_0_[10]
    SLICE_X78Y33         FDCE                                         r  gpio_control_in_1[3]/shift_register_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpio_control_in_1a[3]/shift_register_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            gpio_control_in_1a[3]/shift_register_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.218ns  (logic 0.141ns (64.541%)  route 0.077ns (35.459%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y35         FDCE                         0.000     0.000 r  gpio_control_in_1a[3]/shift_register_reg[10]/C
    SLICE_X64Y35         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  gpio_control_in_1a[3]/shift_register_reg[10]/Q
                         net (fo=2, routed)           0.077     0.218    gpio_control_in_1a[3]/shift_register_reg_n_0_[10]
    SLICE_X64Y35         FDCE                                         r  gpio_control_in_1a[3]/shift_register_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpio_control_bidir_1[0]/shift_register_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            gpio_control_bidir_1[0]/shift_register_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.219ns  (logic 0.141ns (64.522%)  route 0.078ns (35.478%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y40         FDCE                         0.000     0.000 r  gpio_control_bidir_1[0]/shift_register_reg[10]/C
    SLICE_X60Y40         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  gpio_control_bidir_1[0]/shift_register_reg[10]/Q
                         net (fo=2, routed)           0.078     0.219    gpio_control_bidir_1[0]/shift_register_reg_n_0_[10]
    SLICE_X60Y40         FDCE                                         r  gpio_control_bidir_1[0]/shift_register_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpio_control_in_2[15]/shift_register_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            gpio_control_in_2[15]/gpio_outenb_reg_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.223ns  (logic 0.148ns (66.369%)  route 0.075ns (33.631%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y35         FDCE                         0.000     0.000 r  gpio_control_in_2[15]/shift_register_reg[1]/C
    SLICE_X86Y35         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  gpio_control_in_2[15]/shift_register_reg[1]/Q
                         net (fo=2, routed)           0.075     0.223    gpio_control_in_2[15]/shift_register_reg_n_0_[1]
    SLICE_X87Y35         FDPE                                         r  gpio_control_in_2[15]/gpio_outenb_reg_P/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clock
  To Clock:  

Max Delay          1690 Endpoints
Min Delay          1690 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock
                            (clock source 'clock'  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            mprj_io[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.693ns  (logic 4.183ns (32.956%)  route 8.510ns (67.044%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock fall edge)      7.500     7.500 f  
    U7                                                0.000     7.500 f  clock (IN)
                         net (fo=0)                   0.000     7.500    clock
    U7                   IBUF (Prop_ibuf_I_O)         1.058     8.558 f  clock_IBUF_inst/O
                         net (fo=5, routed)           3.958    12.517    housekeeping/clock_IBUF
    SLICE_X74Y38         LUT3 (Prop_lut3_I0_O)        0.152    12.669 f  housekeeping/mprj_io_IOBUF[14]_inst_i_4/O
                         net (fo=1, routed)           1.148    13.817    gpio_control_in_1[6]/mgmt_io_out_hk[0]
    SLICE_X82Y37         LUT5 (Prop_lut5_I2_O)        0.326    14.143 f  gpio_control_in_1[6]/mprj_io_IOBUF[14]_inst_i_1/O
                         net (fo=1, routed)           3.403    17.546    mprj_io_IOBUF[14]_inst/I
    W16                  OBUFT (Prop_obuft_I_O)       2.647    20.193 f  mprj_io_IOBUF[14]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    20.193    mprj_io[14]
    W16                                                               f  mprj_io[14] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock
                            (clock source 'clock'  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            mprj_io[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.273ns  (logic 3.953ns (32.205%)  route 8.321ns (67.795%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock fall edge)      7.500     7.500 f  
    U7                                                0.000     7.500 f  clock (IN)
                         net (fo=0)                   0.000     7.500    clock
    U7                   IBUF (Prop_ibuf_I_O)         1.058     8.558 f  clock_IBUF_inst/O
                         net (fo=5, routed)           3.958    12.517    housekeeping/clock_IBUF
    SLICE_X74Y38         LUT3 (Prop_lut3_I0_O)        0.124    12.641 f  housekeeping/mprj_io_IOBUF[15]_inst_i_4/O
                         net (fo=1, routed)           0.771    13.412    gpio_control_in_1[7]/mgmt_io_out_hk[0]
    SLICE_X80Y33         LUT5 (Prop_lut5_I2_O)        0.124    13.536 f  gpio_control_in_1[7]/mprj_io_IOBUF[15]_inst_i_1/O
                         net (fo=1, routed)           3.591    17.127    mprj_io_IOBUF[15]_inst/I
    V16                  OBUFT (Prop_obuft_I_O)       2.646    19.773 f  mprj_io_IOBUF[15]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    19.773    mprj_io[15]
    V16                                                               f  mprj_io[15] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/uart/io_oeb_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            mprj_io[36]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.450ns  (logic 3.312ns (31.697%)  route 7.137ns (68.303%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  clock_IBUF_inst/O
                         net (fo=5, routed)           2.607     3.665    soc/core/VexRiscv/IBusCachedPlugin_cache/clock_IBUF
    SLICE_X50Y47         LUT4 (Prop_lut4_I0_O)        0.116     3.781 r  soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_0_i_7/O
                         net (fo=1, routed)           0.730     4.511    soc_n_79
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.305     4.816 r  RAM_reg_0_i_1/O
                         net (fo=92, routed)          1.727     6.543    mprj/uart/clk
    SLICE_X60Y41         FDRE                                         r  mprj/uart/io_oeb_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y41         FDRE (Prop_fdre_C_Q)         0.456     6.999 f  mprj/uart/io_oeb_r_reg[3]/Q
                         net (fo=35, routed)          3.221    10.220    gpio_control_bidir_2[1]/io_oeb[0]
    SLICE_X90Y38         LUT4 (Prop_lut4_I0_O)        0.124    10.344 f  gpio_control_bidir_2[1]/mprj_io_IOBUF[36]_inst_i_4/O
                         net (fo=1, routed)           3.917    14.261    mprj_io_IOBUF[36]_inst/T
    Y16                  OBUFT (TriStatE_obuft_T_O)
                                                      2.732    16.993 r  mprj_io_IOBUF[36]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    16.993    mprj_io[36]
    Y16                                                               r  mprj_io[36] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/uart/io_oeb_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            mprj_io[34]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.210ns  (logic 3.571ns (34.978%)  route 6.639ns (65.022%))
  Logic Levels:           2  (LUT3=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  clock_IBUF_inst/O
                         net (fo=5, routed)           2.607     3.665    soc/core/VexRiscv/IBusCachedPlugin_cache/clock_IBUF
    SLICE_X50Y47         LUT4 (Prop_lut4_I0_O)        0.116     3.781 r  soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_0_i_7/O
                         net (fo=1, routed)           0.730     4.511    soc_n_79
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.305     4.816 r  RAM_reg_0_i_1/O
                         net (fo=92, routed)          1.727     6.543    mprj/uart/clk
    SLICE_X60Y41         FDRE                                         r  mprj/uart/io_oeb_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y41         FDRE (Prop_fdre_C_Q)         0.456     6.999 f  mprj/uart/io_oeb_r_reg[3]/Q
                         net (fo=35, routed)          2.607     9.606    gpio_control_in_2[15]/io_oeb[0]
    SLICE_X87Y35         LUT3 (Prop_lut3_I0_O)        0.150     9.756 f  gpio_control_in_2[15]/mprj_io_IOBUF[34]_inst_i_4/O
                         net (fo=1, routed)           4.032    13.788    mprj_io_IOBUF[34]_inst/T
    W14                  OBUFT (TriStatE_obuft_T_O)
                                                      2.965    16.753 r  mprj_io_IOBUF[34]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    16.753    mprj_io[34]
    W14                                                               r  mprj_io[34] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/uart/io_oeb_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            mprj_io[33]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.936ns  (logic 3.332ns (33.533%)  route 6.604ns (66.467%))
  Logic Levels:           2  (LUT3=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  clock_IBUF_inst/O
                         net (fo=5, routed)           2.607     3.665    soc/core/VexRiscv/IBusCachedPlugin_cache/clock_IBUF
    SLICE_X50Y47         LUT4 (Prop_lut4_I0_O)        0.116     3.781 r  soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_0_i_7/O
                         net (fo=1, routed)           0.730     4.511    soc_n_79
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.305     4.816 r  RAM_reg_0_i_1/O
                         net (fo=92, routed)          1.727     6.543    mprj/uart/clk
    SLICE_X60Y41         FDRE                                         r  mprj/uart/io_oeb_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y41         FDRE (Prop_fdre_C_Q)         0.456     6.999 f  mprj/uart/io_oeb_r_reg[3]/Q
                         net (fo=35, routed)          2.607     9.606    gpio_control_in_2[14]/io_oeb[0]
    SLICE_X87Y35         LUT3 (Prop_lut3_I0_O)        0.124     9.730 f  gpio_control_in_2[14]/mprj_io_IOBUF[33]_inst_i_4/O
                         net (fo=1, routed)           3.997    13.728    mprj_io_IOBUF[33]_inst/T
    Y14                  OBUFT (TriStatE_obuft_T_O)
                                                      2.752    16.479 r  mprj_io_IOBUF[33]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    16.479    mprj_io[33]
    Y14                                                               r  mprj_io[33] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/uart/io_oeb_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            mprj_io[35]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.854ns  (logic 3.310ns (33.588%)  route 6.544ns (66.412%))
  Logic Levels:           2  (LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  clock_IBUF_inst/O
                         net (fo=5, routed)           2.607     3.665    soc/core/VexRiscv/IBusCachedPlugin_cache/clock_IBUF
    SLICE_X50Y47         LUT4 (Prop_lut4_I0_O)        0.116     3.781 r  soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_0_i_7/O
                         net (fo=1, routed)           0.730     4.511    soc_n_79
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.305     4.816 r  RAM_reg_0_i_1/O
                         net (fo=92, routed)          1.727     6.543    mprj/uart/clk
    SLICE_X60Y41         FDRE                                         r  mprj/uart/io_oeb_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y41         FDRE (Prop_fdre_C_Q)         0.456     6.999 f  mprj/uart/io_oeb_r_reg[3]/Q
                         net (fo=35, routed)          2.552     9.551    gpio_control_bidir_2[0]/io_oeb[0]
    SLICE_X86Y37         LUT6 (Prop_lut6_I0_O)        0.124     9.675 f  gpio_control_bidir_2[0]/mprj_io_IOBUF[35]_inst_i_6/O
                         net (fo=1, routed)           3.993    13.668    mprj_io_IOBUF[35]_inst/T
    Y17                  OBUFT (TriStatE_obuft_T_O)
                                                      2.730    16.398 r  mprj_io_IOBUF[35]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    16.398    mprj_io[35]
    Y17                                                               r  mprj_io[35] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/uart/io_oeb_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            mprj_io[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.742ns  (logic 3.563ns (36.570%)  route 6.179ns (63.430%))
  Logic Levels:           2  (LUT3=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  clock_IBUF_inst/O
                         net (fo=5, routed)           2.607     3.665    soc/core/VexRiscv/IBusCachedPlugin_cache/clock_IBUF
    SLICE_X50Y47         LUT4 (Prop_lut4_I0_O)        0.116     3.781 r  soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_0_i_7/O
                         net (fo=1, routed)           0.730     4.511    soc_n_79
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.305     4.816 r  RAM_reg_0_i_1/O
                         net (fo=92, routed)          1.727     6.543    mprj/uart/clk
    SLICE_X60Y41         FDRE                                         r  mprj/uart/io_oeb_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y41         FDRE (Prop_fdre_C_Q)         0.456     6.999 f  mprj/uart/io_oeb_r_reg[3]/Q
                         net (fo=35, routed)          1.976     8.975    gpio_control_in_1a[2]/io_oeb[0]
    SLICE_X72Y34         LUT3 (Prop_lut3_I0_O)        0.152     9.127 f  gpio_control_in_1a[2]/mprj_io_IOBUF[4]_inst_i_4/O
                         net (fo=1, routed)           4.203    13.331    mprj_io_IOBUF[4]_inst/T
    U14                  OBUFT (TriStatE_obuft_T_O)
                                                      2.955    16.285 r  mprj_io_IOBUF[4]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    16.285    mprj_io[4]
    U14                                                               r  mprj_io[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/uart/io_oeb_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            mprj_io[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.591ns  (logic 3.492ns (36.403%)  route 6.100ns (63.597%))
  Logic Levels:           2  (LUT3=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  clock_IBUF_inst/O
                         net (fo=5, routed)           2.607     3.665    soc/core/VexRiscv/IBusCachedPlugin_cache/clock_IBUF
    SLICE_X50Y47         LUT4 (Prop_lut4_I0_O)        0.116     3.781 r  soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_0_i_7/O
                         net (fo=1, routed)           0.730     4.511    soc_n_79
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.305     4.816 r  RAM_reg_0_i_1/O
                         net (fo=92, routed)          1.727     6.543    mprj/uart/clk
    SLICE_X60Y41         FDRE                                         r  mprj/uart/io_oeb_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y41         FDRE (Prop_fdre_C_Q)         0.456     6.999 f  mprj/uart/io_oeb_r_reg[3]/Q
                         net (fo=35, routed)          2.526     9.525    gpio_control_in_1[8]/io_oeb[0]
    SLICE_X80Y33         LUT3 (Prop_lut3_I0_O)        0.152     9.677 f  gpio_control_in_1[8]/mprj_io_IOBUF[16]_inst_i_4/O
                         net (fo=1, routed)           3.574    13.251    mprj_io_IOBUF[16]_inst/T
    Y19                  OBUFT (TriStatE_obuft_T_O)
                                                      2.884    16.135 r  mprj_io_IOBUF[16]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    16.135    mprj_io[16]
    Y19                                                               r  mprj_io[16] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/uart/io_oeb_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            mprj_io[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.479ns  (logic 3.500ns (36.920%)  route 5.979ns (63.080%))
  Logic Levels:           2  (LUT3=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  clock_IBUF_inst/O
                         net (fo=5, routed)           2.607     3.665    soc/core/VexRiscv/IBusCachedPlugin_cache/clock_IBUF
    SLICE_X50Y47         LUT4 (Prop_lut4_I0_O)        0.116     3.781 r  soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_0_i_7/O
                         net (fo=1, routed)           0.730     4.511    soc_n_79
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.305     4.816 r  RAM_reg_0_i_1/O
                         net (fo=92, routed)          1.727     6.543    mprj/uart/clk
    SLICE_X60Y41         FDRE                                         r  mprj/uart/io_oeb_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y41         FDRE (Prop_fdre_C_Q)         0.456     6.999 f  mprj/uart/io_oeb_r_reg[3]/Q
                         net (fo=35, routed)          2.266     9.265    gpio_control_in_1[10]/io_oeb[0]
    SLICE_X77Y36         LUT3 (Prop_lut3_I0_O)        0.150     9.415 f  gpio_control_in_1[10]/mprj_io_IOBUF[18]_inst_i_4/O
                         net (fo=1, routed)           3.713    13.128    mprj_io_IOBUF[18]_inst/T
    W20                  OBUFT (TriStatE_obuft_T_O)
                                                      2.894    16.022 r  mprj_io_IOBUF[18]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    16.022    mprj_io[18]
    W20                                                               r  mprj_io[18] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mprj/uart/io_oeb_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            mprj_io[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.429ns  (logic 3.222ns (34.172%)  route 6.207ns (65.828%))
  Logic Levels:           2  (LUT3=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  clock_IBUF_inst/O
                         net (fo=5, routed)           2.607     3.665    soc/core/VexRiscv/IBusCachedPlugin_cache/clock_IBUF
    SLICE_X50Y47         LUT4 (Prop_lut4_I0_O)        0.116     3.781 r  soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_0_i_7/O
                         net (fo=1, routed)           0.730     4.511    soc_n_79
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.305     4.816 r  RAM_reg_0_i_1/O
                         net (fo=92, routed)          1.727     6.543    mprj/uart/clk
    SLICE_X60Y41         FDRE                                         r  mprj/uart/io_oeb_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y41         FDRE (Prop_fdre_C_Q)         0.456     6.999 f  mprj/uart/io_oeb_r_reg[3]/Q
                         net (fo=35, routed)          2.866     9.866    gpio_control_in_1[5]/io_oeb[0]
    SLICE_X82Y37         LUT3 (Prop_lut3_I0_O)        0.124     9.990 f  gpio_control_in_1[5]/mprj_io_IOBUF[13]_inst_i_4/O
                         net (fo=1, routed)           3.341    13.330    mprj_io_IOBUF[13]_inst/T
    R16                  OBUFT (TriStatE_obuft_T_O)
                                                      2.642    15.972 r  mprj_io_IOBUF[13]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    15.972    mprj_io[13]
    R16                                                               r  mprj_io[13] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 housekeeping/wbbd_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            housekeeping/mgmt_gpio_data_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.186ns (51.064%)  route 0.178ns (48.936%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clock_IBUF_inst/O
                         net (fo=5, routed)           0.663     0.949    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clock_IBUF_BUFG_inst/O
                         net (fo=2576, routed)        0.579     1.554    housekeeping/clock_IBUF_BUFG
    SLICE_X56Y39         FDCE                                         r  housekeeping/wbbd_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y39         FDCE (Prop_fdce_C_Q)         0.141     1.695 r  housekeeping/wbbd_data_reg[7]/Q
                         net (fo=4, routed)           0.178     1.873    housekeeping/hkspi/mgmt_gpio_data_reg[15][7]
    SLICE_X67Y38         LUT5 (Prop_lut5_I0_O)        0.045     1.918 r  housekeeping/hkspi/mgmt_gpio_data[7]_i_2/O
                         net (fo=1, routed)           0.000     1.918    housekeeping/hkspi_n_101
    SLICE_X67Y38         FDCE                                         r  housekeeping/mgmt_gpio_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 housekeeping/wbbd_data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            housekeeping/mgmt_gpio_data_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.431ns  (logic 0.186ns (43.126%)  route 0.245ns (56.874%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clock_IBUF_inst/O
                         net (fo=5, routed)           0.663     0.949    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clock_IBUF_BUFG_inst/O
                         net (fo=2576, routed)        0.578     1.553    housekeeping/clock_IBUF_BUFG
    SLICE_X57Y37         FDCE                                         r  housekeeping/wbbd_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y37         FDCE (Prop_fdce_C_Q)         0.141     1.694 r  housekeeping/wbbd_data_reg[4]/Q
                         net (fo=4, routed)           0.245     1.939    housekeeping/hkspi/mgmt_gpio_data_reg[15][4]
    SLICE_X70Y38         LUT5 (Prop_lut5_I0_O)        0.045     1.984 r  housekeeping/hkspi/mgmt_gpio_data[20]_i_1/O
                         net (fo=1, routed)           0.000     1.984    housekeeping/hkspi_n_88
    SLICE_X70Y38         FDCE                                         r  housekeeping/mgmt_gpio_data_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 housekeeping/wbbd_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            housekeeping/mgmt_gpio_data_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.441ns  (logic 0.186ns (42.142%)  route 0.255ns (57.858%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clock_IBUF_inst/O
                         net (fo=5, routed)           0.663     0.949    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clock_IBUF_BUFG_inst/O
                         net (fo=2576, routed)        0.579     1.554    housekeeping/clock_IBUF_BUFG
    SLICE_X56Y39         FDCE                                         r  housekeeping/wbbd_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y39         FDCE (Prop_fdce_C_Q)         0.141     1.695 r  housekeeping/wbbd_data_reg[5]/Q
                         net (fo=4, routed)           0.255     1.950    housekeeping/hkspi/mgmt_gpio_data_reg[15][5]
    SLICE_X68Y38         LUT5 (Prop_lut5_I0_O)        0.045     1.995 r  housekeeping/hkspi/mgmt_gpio_data[21]_i_1/O
                         net (fo=1, routed)           0.000     1.995    housekeeping/hkspi_n_87
    SLICE_X68Y38         FDCE                                         r  housekeeping/mgmt_gpio_data_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 housekeeping/wbbd_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            housekeeping/mgmt_gpio_data_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.462ns  (logic 0.186ns (40.281%)  route 0.276ns (59.719%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clock_IBUF_inst/O
                         net (fo=5, routed)           0.663     0.949    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clock_IBUF_BUFG_inst/O
                         net (fo=2576, routed)        0.578     1.553    housekeeping/clock_IBUF_BUFG
    SLICE_X57Y37         FDCE                                         r  housekeeping/wbbd_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y37         FDCE (Prop_fdce_C_Q)         0.141     1.694 r  housekeeping/wbbd_data_reg[3]/Q
                         net (fo=4, routed)           0.276     1.970    housekeeping/hkspi/mgmt_gpio_data_reg[15][3]
    SLICE_X71Y38         LUT5 (Prop_lut5_I0_O)        0.045     2.015 r  housekeeping/hkspi/mgmt_gpio_data[3]_i_1/O
                         net (fo=1, routed)           0.000     2.015    housekeeping/hkspi_n_105
    SLICE_X71Y38         FDCE                                         r  housekeeping/mgmt_gpio_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 housekeeping/wbbd_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            housekeeping/mgmt_gpio_data_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.465ns  (logic 0.186ns (39.986%)  route 0.279ns (60.014%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clock_IBUF_inst/O
                         net (fo=5, routed)           0.663     0.949    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clock_IBUF_BUFG_inst/O
                         net (fo=2576, routed)        0.578     1.553    housekeeping/clock_IBUF_BUFG
    SLICE_X57Y37         FDCE                                         r  housekeeping/wbbd_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y37         FDCE (Prop_fdce_C_Q)         0.141     1.694 r  housekeeping/wbbd_data_reg[2]/Q
                         net (fo=5, routed)           0.279     1.973    housekeeping/hkspi/mgmt_gpio_data_reg[15][2]
    SLICE_X69Y38         LUT5 (Prop_lut5_I0_O)        0.045     2.018 r  housekeeping/hkspi/mgmt_gpio_data[2]_i_1/O
                         net (fo=1, routed)           0.000     2.018    housekeeping/hkspi_n_106
    SLICE_X69Y38         FDCE                                         r  housekeeping/mgmt_gpio_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 housekeeping/wbbd_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            housekeeping/mgmt_gpio_data_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.468ns  (logic 0.186ns (39.708%)  route 0.282ns (60.292%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clock_IBUF_inst/O
                         net (fo=5, routed)           0.663     0.949    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clock_IBUF_BUFG_inst/O
                         net (fo=2576, routed)        0.579     1.554    housekeeping/clock_IBUF_BUFG
    SLICE_X56Y39         FDCE                                         r  housekeeping/wbbd_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y39         FDCE (Prop_fdce_C_Q)         0.141     1.695 r  housekeeping/wbbd_data_reg[5]/Q
                         net (fo=4, routed)           0.282     1.978    housekeeping/hkspi/mgmt_gpio_data_reg[15][5]
    SLICE_X67Y38         LUT5 (Prop_lut5_I0_O)        0.045     2.023 r  housekeeping/hkspi/mgmt_gpio_data[5]_i_1/O
                         net (fo=1, routed)           0.000     2.023    housekeeping/hkspi_n_103
    SLICE_X67Y38         FDCE                                         r  housekeeping/mgmt_gpio_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 housekeeping/wbbd_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            housekeeping/mgmt_gpio_data_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.482ns  (logic 0.186ns (38.629%)  route 0.296ns (61.371%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clock_IBUF_inst/O
                         net (fo=5, routed)           0.663     0.949    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clock_IBUF_BUFG_inst/O
                         net (fo=2576, routed)        0.579     1.554    housekeeping/clock_IBUF_BUFG
    SLICE_X56Y39         FDCE                                         r  housekeeping/wbbd_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y39         FDCE (Prop_fdce_C_Q)         0.141     1.695 r  housekeeping/wbbd_data_reg[6]/Q
                         net (fo=4, routed)           0.296     1.991    housekeeping/hkspi/mgmt_gpio_data_reg[15][6]
    SLICE_X70Y39         LUT5 (Prop_lut5_I0_O)        0.045     2.036 r  housekeeping/hkspi/mgmt_gpio_data[22]_i_1/O
                         net (fo=1, routed)           0.000     2.036    housekeeping/hkspi_n_86
    SLICE_X70Y39         FDCE                                         r  housekeeping/mgmt_gpio_data_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 housekeeping/wbbd_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            housekeeping/mgmt_gpio_data_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.532ns  (logic 0.186ns (34.984%)  route 0.346ns (65.016%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clock_IBUF_inst/O
                         net (fo=5, routed)           0.663     0.949    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clock_IBUF_BUFG_inst/O
                         net (fo=2576, routed)        0.579     1.554    housekeeping/clock_IBUF_BUFG
    SLICE_X56Y39         FDCE                                         r  housekeeping/wbbd_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y39         FDCE (Prop_fdce_C_Q)         0.141     1.695 r  housekeeping/wbbd_data_reg[6]/Q
                         net (fo=4, routed)           0.346     2.041    housekeeping/hkspi/mgmt_gpio_data_reg[15][6]
    SLICE_X66Y40         LUT5 (Prop_lut5_I0_O)        0.045     2.086 r  housekeeping/hkspi/mgmt_gpio_data[6]_i_1/O
                         net (fo=1, routed)           0.000     2.086    housekeeping/hkspi_n_102
    SLICE_X66Y40         FDCE                                         r  housekeeping/mgmt_gpio_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 housekeeping/wbbd_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            housekeeping/mgmt_gpio_data_buf_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.535ns  (logic 0.186ns (34.799%)  route 0.349ns (65.201%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clock_IBUF_inst/O
                         net (fo=5, routed)           0.663     0.949    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clock_IBUF_BUFG_inst/O
                         net (fo=2576, routed)        0.578     1.553    housekeeping/clock_IBUF_BUFG
    SLICE_X57Y37         FDCE                                         r  housekeeping/wbbd_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y37         FDCE (Prop_fdce_C_Q)         0.141     1.694 r  housekeeping/wbbd_data_reg[2]/Q
                         net (fo=5, routed)           0.349     2.043    housekeeping/hkspi/mgmt_gpio_data_reg[15][2]
    SLICE_X73Y38         LUT3 (Prop_lut3_I0_O)        0.045     2.088 r  housekeeping/hkspi/gpio_configure[3][10]_i_1/O
                         net (fo=88, routed)          0.000     2.088    housekeeping/hkspi_n_81
    SLICE_X73Y38         FDCE                                         r  housekeeping/mgmt_gpio_data_buf_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 housekeeping/wbbd_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            housekeeping/mgmt_gpio_data_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.544ns  (logic 0.186ns (34.214%)  route 0.358ns (65.786%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clock_IBUF_inst/O
                         net (fo=5, routed)           0.663     0.949    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clock_IBUF_BUFG_inst/O
                         net (fo=2576, routed)        0.578     1.553    housekeeping/clock_IBUF_BUFG
    SLICE_X57Y37         FDCE                                         r  housekeeping/wbbd_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y37         FDCE (Prop_fdce_C_Q)         0.141     1.694 r  housekeeping/wbbd_data_reg[0]/Q
                         net (fo=8, routed)           0.358     2.052    housekeeping/hkspi/mgmt_gpio_data_reg[15][0]
    SLICE_X66Y40         LUT5 (Prop_lut5_I2_O)        0.045     2.097 r  housekeeping/hkspi/mgmt_gpio_data[0]_i_1/O
                         net (fo=1, routed)           0.000     2.097    housekeeping/hkspi_n_108
    SLICE_X66Y40         FDCE                                         r  housekeeping/mgmt_gpio_data_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clock

Max Delay           366 Endpoints
Min Delay           366 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mprj_io[2]
                            (input port)
  Destination:            housekeeping/wb_dat_o_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.171ns  (logic 2.377ns (16.771%)  route 11.795ns (83.229%))
  Logic Levels:           8  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        4.531ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.531ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  mprj_io[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    mprj_io_IOBUF[2]_inst/IO
    P15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  mprj_io_IOBUF[2]_inst/IBUF/O
                         net (fo=19, routed)          4.798     5.763    housekeeping/hkspi/mprj_io_IBUF[2]
    SLICE_X62Y44         LUT5 (Prop_lut5_I0_O)        0.124     5.887 r  housekeeping/hkspi/gpio_configure[3][12]_i_3/O
                         net (fo=276, routed)         2.535     8.422    housekeeping/hkspi/sel0[0]
    SLICE_X102Y57        LUT3 (Prop_lut3_I0_O)        0.150     8.572 r  housekeeping/hkspi/wb_dat_o[15]_i_29/O
                         net (fo=1, routed)           0.839     9.411    housekeeping/hkspi/wb_dat_o[15]_i_29_n_0
    SLICE_X90Y54         LUT6 (Prop_lut6_I2_O)        0.348     9.759 r  housekeeping/hkspi/wb_dat_o[15]_i_22/O
                         net (fo=1, routed)           1.092    10.851    housekeeping/hkspi/wb_dat_o[15]_i_22_n_0
    SLICE_X87Y49         LUT6 (Prop_lut6_I0_O)        0.124    10.975 r  housekeeping/hkspi/wb_dat_o[15]_i_14/O
                         net (fo=1, routed)           0.000    10.975    housekeeping/hkspi/wb_dat_o[15]_i_14_n_0
    SLICE_X87Y49         MUXF7 (Prop_muxf7_I1_O)      0.217    11.192 r  housekeeping/hkspi/wb_dat_o_reg[15]_i_7/O
                         net (fo=1, routed)           0.612    11.804    housekeeping/hkspi/wb_dat_o_reg[15]_i_7_n_0
    SLICE_X84Y45         LUT6 (Prop_lut6_I4_O)        0.299    12.103 r  housekeeping/hkspi/wb_dat_o[15]_i_3/O
                         net (fo=5, routed)           1.581    13.684    housekeeping/hkspi/wbbd_busy_reg_16
    SLICE_X58Y31         LUT4 (Prop_lut4_I3_O)        0.150    13.834 r  housekeeping/hkspi/wb_dat_o[7]_i_2/O
                         net (fo=1, routed)           0.337    14.171    housekeeping/hkspi_n_173
    SLICE_X58Y33         FDSE                                         r  housekeeping/wb_dat_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U7                   IBUF (Prop_ibuf_I_O)         0.924     0.924 r  clock_IBUF_inst/O
                         net (fo=5, routed)           1.972     2.896    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.987 r  clock_IBUF_BUFG_inst/O
                         net (fo=2576, routed)        1.544     4.531    housekeeping/clock_IBUF_BUFG
    SLICE_X58Y33         FDSE                                         r  housekeeping/wb_dat_o_reg[7]/C

Slack:                    inf
  Source:                 mprj_io[2]
                            (input port)
  Destination:            housekeeping/wb_dat_o_reg[23]/D
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.170ns  (logic 2.351ns (16.589%)  route 11.820ns (83.411%))
  Logic Levels:           8  (IBUF=1 LUT3=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        4.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.532ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  mprj_io[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    mprj_io_IOBUF[2]_inst/IO
    P15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  mprj_io_IOBUF[2]_inst/IBUF/O
                         net (fo=19, routed)          4.798     5.763    housekeeping/hkspi/mprj_io_IBUF[2]
    SLICE_X62Y44         LUT5 (Prop_lut5_I0_O)        0.124     5.887 r  housekeeping/hkspi/gpio_configure[3][12]_i_3/O
                         net (fo=276, routed)         2.535     8.422    housekeeping/hkspi/sel0[0]
    SLICE_X102Y57        LUT3 (Prop_lut3_I0_O)        0.150     8.572 r  housekeeping/hkspi/wb_dat_o[15]_i_29/O
                         net (fo=1, routed)           0.839     9.411    housekeeping/hkspi/wb_dat_o[15]_i_29_n_0
    SLICE_X90Y54         LUT6 (Prop_lut6_I2_O)        0.348     9.759 r  housekeeping/hkspi/wb_dat_o[15]_i_22/O
                         net (fo=1, routed)           1.092    10.851    housekeeping/hkspi/wb_dat_o[15]_i_22_n_0
    SLICE_X87Y49         LUT6 (Prop_lut6_I0_O)        0.124    10.975 r  housekeeping/hkspi/wb_dat_o[15]_i_14/O
                         net (fo=1, routed)           0.000    10.975    housekeeping/hkspi/wb_dat_o[15]_i_14_n_0
    SLICE_X87Y49         MUXF7 (Prop_muxf7_I1_O)      0.217    11.192 r  housekeeping/hkspi/wb_dat_o_reg[15]_i_7/O
                         net (fo=1, routed)           0.612    11.804    housekeeping/hkspi/wb_dat_o_reg[15]_i_7_n_0
    SLICE_X84Y45         LUT6 (Prop_lut6_I4_O)        0.299    12.103 r  housekeeping/hkspi/wb_dat_o[15]_i_3/O
                         net (fo=5, routed)           1.943    14.046    housekeeping/hkspi/wbbd_busy_reg_16
    SLICE_X58Y34         LUT5 (Prop_lut5_I4_O)        0.124    14.170 r  housekeeping/hkspi/wb_dat_o[23]_i_2/O
                         net (fo=1, routed)           0.000    14.170    housekeeping/hkspi_n_165
    SLICE_X58Y34         FDSE                                         r  housekeeping/wb_dat_o_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U7                   IBUF (Prop_ibuf_I_O)         0.924     0.924 r  clock_IBUF_inst/O
                         net (fo=5, routed)           1.972     2.896    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.987 r  clock_IBUF_BUFG_inst/O
                         net (fo=2576, routed)        1.545     4.532    housekeeping/clock_IBUF_BUFG
    SLICE_X58Y34         FDSE                                         r  housekeeping/wb_dat_o_reg[23]/C

Slack:                    inf
  Source:                 mprj_io[2]
                            (input port)
  Destination:            housekeeping/wb_dat_o_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.991ns  (logic 2.322ns (16.594%)  route 11.669ns (83.406%))
  Logic Levels:           8  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        4.531ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.531ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  mprj_io[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    mprj_io_IOBUF[2]_inst/IO
    P15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  mprj_io_IOBUF[2]_inst/IBUF/O
                         net (fo=19, routed)          4.798     5.763    housekeeping/hkspi/mprj_io_IBUF[2]
    SLICE_X62Y44         LUT5 (Prop_lut5_I0_O)        0.124     5.887 r  housekeeping/hkspi/gpio_configure[3][12]_i_3/O
                         net (fo=276, routed)         2.538     8.425    housekeeping/hkspi/sel0[0]
    SLICE_X102Y57        LUT3 (Prop_lut3_I0_O)        0.150     8.575 r  housekeeping/hkspi/wb_dat_o[14]_i_29/O
                         net (fo=1, routed)           1.084     9.659    housekeeping/hkspi/wb_dat_o[14]_i_29_n_0
    SLICE_X86Y54         LUT6 (Prop_lut6_I2_O)        0.328     9.987 r  housekeeping/hkspi/wb_dat_o[14]_i_19/O
                         net (fo=1, routed)           0.000     9.987    housekeeping/hkspi/wb_dat_o[14]_i_19_n_0
    SLICE_X86Y54         MUXF7 (Prop_muxf7_I1_O)      0.214    10.201 r  housekeeping/hkspi/wb_dat_o_reg[14]_i_10/O
                         net (fo=1, routed)           0.787    10.988    housekeeping/hkspi/wb_dat_o_reg[14]_i_10_n_0
    SLICE_X82Y50         LUT6 (Prop_lut6_I0_O)        0.297    11.285 r  housekeeping/hkspi/wb_dat_o[14]_i_4/O
                         net (fo=1, routed)           0.771    12.056    housekeeping/hkspi/wb_dat_o[14]_i_4_n_0
    SLICE_X76Y46         LUT6 (Prop_lut6_I4_O)        0.124    12.180 r  housekeeping/hkspi/wb_dat_o[14]_i_1/O
                         net (fo=5, routed)           1.309    13.489    housekeeping/hkspi/wbbd_busy_reg_15
    SLICE_X59Y34         LUT4 (Prop_lut4_I3_O)        0.120    13.609 r  housekeeping/hkspi/wb_dat_o[6]_i_1/O
                         net (fo=1, routed)           0.382    13.991    housekeeping/hkspi_n_174
    SLICE_X58Y33         FDSE                                         r  housekeeping/wb_dat_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U7                   IBUF (Prop_ibuf_I_O)         0.924     0.924 r  clock_IBUF_inst/O
                         net (fo=5, routed)           1.972     2.896    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.987 r  clock_IBUF_BUFG_inst/O
                         net (fo=2576, routed)        1.544     4.531    housekeeping/clock_IBUF_BUFG
    SLICE_X58Y33         FDSE                                         r  housekeeping/wb_dat_o_reg[6]/C

Slack:                    inf
  Source:                 mprj_io[2]
                            (input port)
  Destination:            housekeeping/wb_dat_o_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.949ns  (logic 2.095ns (15.016%)  route 11.855ns (84.983%))
  Logic Levels:           8  (IBUF=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        4.527ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.527ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  mprj_io[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    mprj_io_IOBUF[2]_inst/IO
    P15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 f  mprj_io_IOBUF[2]_inst/IBUF/O
                         net (fo=19, routed)          4.798     5.763    housekeeping/hkspi/mprj_io_IBUF[2]
    SLICE_X62Y44         LUT5 (Prop_lut5_I0_O)        0.124     5.887 f  housekeeping/hkspi/gpio_configure[3][12]_i_3/O
                         net (fo=276, routed)         2.016     7.903    housekeeping/hkspi/sel0[0]
    SLICE_X88Y46         LUT2 (Prop_lut2_I1_O)        0.124     8.027 r  housekeeping/hkspi/wb_dat_o[11]_i_33/O
                         net (fo=1, routed)           1.024     9.051    housekeeping/hkspi/wb_dat_o[11]_i_33_n_0
    SLICE_X90Y53         LUT6 (Prop_lut6_I0_O)        0.124     9.175 r  housekeeping/hkspi/wb_dat_o[11]_i_21/O
                         net (fo=1, routed)           1.405    10.580    housekeeping/hkspi/wb_dat_o[11]_i_21_n_0
    SLICE_X70Y47         LUT6 (Prop_lut6_I0_O)        0.124    10.704 r  housekeeping/hkspi/wb_dat_o[11]_i_11/O
                         net (fo=1, routed)           0.000    10.704    housekeeping/hkspi/wb_dat_o[11]_i_11_n_0
    SLICE_X70Y47         MUXF7 (Prop_muxf7_I1_O)      0.217    10.921 r  housekeeping/hkspi/wb_dat_o_reg[11]_i_4/O
                         net (fo=1, routed)           0.643    11.564    housekeeping/hkspi/wb_dat_o_reg[11]_i_4_n_0
    SLICE_X70Y43         LUT6 (Prop_lut6_I4_O)        0.299    11.863 r  housekeeping/hkspi/wb_dat_o[11]_i_1/O
                         net (fo=5, routed)           1.445    13.308    housekeeping/hkspi/wbbd_busy_reg_18
    SLICE_X57Y31         LUT4 (Prop_lut4_I3_O)        0.118    13.426 r  housekeeping/hkspi/wb_dat_o[3]_i_1/O
                         net (fo=1, routed)           0.524    13.949    housekeeping/hkspi_n_177
    SLICE_X57Y30         FDSE                                         r  housekeeping/wb_dat_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U7                   IBUF (Prop_ibuf_I_O)         0.924     0.924 r  clock_IBUF_inst/O
                         net (fo=5, routed)           1.972     2.896    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.987 r  clock_IBUF_BUFG_inst/O
                         net (fo=2576, routed)        1.540     4.527    housekeeping/clock_IBUF_BUFG
    SLICE_X57Y30         FDSE                                         r  housekeeping/wb_dat_o_reg[3]/C

Slack:                    inf
  Source:                 mprj_io[2]
                            (input port)
  Destination:            housekeeping/wb_dat_o_reg[31]/D
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.808ns  (logic 2.351ns (17.024%)  route 11.457ns (82.976%))
  Logic Levels:           8  (IBUF=1 LUT3=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        4.528ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.528ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  mprj_io[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    mprj_io_IOBUF[2]_inst/IO
    P15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  mprj_io_IOBUF[2]_inst/IBUF/O
                         net (fo=19, routed)          4.798     5.763    housekeeping/hkspi/mprj_io_IBUF[2]
    SLICE_X62Y44         LUT5 (Prop_lut5_I0_O)        0.124     5.887 r  housekeeping/hkspi/gpio_configure[3][12]_i_3/O
                         net (fo=276, routed)         2.535     8.422    housekeeping/hkspi/sel0[0]
    SLICE_X102Y57        LUT3 (Prop_lut3_I0_O)        0.150     8.572 r  housekeeping/hkspi/wb_dat_o[15]_i_29/O
                         net (fo=1, routed)           0.839     9.411    housekeeping/hkspi/wb_dat_o[15]_i_29_n_0
    SLICE_X90Y54         LUT6 (Prop_lut6_I2_O)        0.348     9.759 r  housekeeping/hkspi/wb_dat_o[15]_i_22/O
                         net (fo=1, routed)           1.092    10.851    housekeeping/hkspi/wb_dat_o[15]_i_22_n_0
    SLICE_X87Y49         LUT6 (Prop_lut6_I0_O)        0.124    10.975 r  housekeeping/hkspi/wb_dat_o[15]_i_14/O
                         net (fo=1, routed)           0.000    10.975    housekeeping/hkspi/wb_dat_o[15]_i_14_n_0
    SLICE_X87Y49         MUXF7 (Prop_muxf7_I1_O)      0.217    11.192 r  housekeeping/hkspi/wb_dat_o_reg[15]_i_7/O
                         net (fo=1, routed)           0.612    11.804    housekeeping/hkspi/wb_dat_o_reg[15]_i_7_n_0
    SLICE_X84Y45         LUT6 (Prop_lut6_I4_O)        0.299    12.103 r  housekeeping/hkspi/wb_dat_o[15]_i_3/O
                         net (fo=5, routed)           1.581    13.684    housekeeping/hkspi/wbbd_busy_reg_16
    SLICE_X58Y31         LUT5 (Prop_lut5_I4_O)        0.124    13.808 r  housekeeping/hkspi/wb_dat_o[31]_i_2/O
                         net (fo=1, routed)           0.000    13.808    housekeeping/hkspi_n_157
    SLICE_X58Y31         FDSE                                         r  housekeeping/wb_dat_o_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U7                   IBUF (Prop_ibuf_I_O)         0.924     0.924 r  clock_IBUF_inst/O
                         net (fo=5, routed)           1.972     2.896    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.987 r  clock_IBUF_BUFG_inst/O
                         net (fo=2576, routed)        1.541     4.528    housekeeping/clock_IBUF_BUFG
    SLICE_X58Y31         FDSE                                         r  housekeeping/wb_dat_o_reg[31]/C

Slack:                    inf
  Source:                 mprj_io[2]
                            (input port)
  Destination:            housekeeping/wb_dat_o_reg[22]/D
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.801ns  (logic 2.326ns (16.852%)  route 11.475ns (83.148%))
  Logic Levels:           8  (IBUF=1 LUT3=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        4.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.532ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  mprj_io[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    mprj_io_IOBUF[2]_inst/IO
    P15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  mprj_io_IOBUF[2]_inst/IBUF/O
                         net (fo=19, routed)          4.798     5.763    housekeeping/hkspi/mprj_io_IBUF[2]
    SLICE_X62Y44         LUT5 (Prop_lut5_I0_O)        0.124     5.887 r  housekeeping/hkspi/gpio_configure[3][12]_i_3/O
                         net (fo=276, routed)         2.538     8.425    housekeeping/hkspi/sel0[0]
    SLICE_X102Y57        LUT3 (Prop_lut3_I0_O)        0.150     8.575 r  housekeeping/hkspi/wb_dat_o[14]_i_29/O
                         net (fo=1, routed)           1.084     9.659    housekeeping/hkspi/wb_dat_o[14]_i_29_n_0
    SLICE_X86Y54         LUT6 (Prop_lut6_I2_O)        0.328     9.987 r  housekeeping/hkspi/wb_dat_o[14]_i_19/O
                         net (fo=1, routed)           0.000     9.987    housekeeping/hkspi/wb_dat_o[14]_i_19_n_0
    SLICE_X86Y54         MUXF7 (Prop_muxf7_I1_O)      0.214    10.201 r  housekeeping/hkspi/wb_dat_o_reg[14]_i_10/O
                         net (fo=1, routed)           0.787    10.988    housekeeping/hkspi/wb_dat_o_reg[14]_i_10_n_0
    SLICE_X82Y50         LUT6 (Prop_lut6_I0_O)        0.297    11.285 r  housekeeping/hkspi/wb_dat_o[14]_i_4/O
                         net (fo=1, routed)           0.771    12.056    housekeeping/hkspi/wb_dat_o[14]_i_4_n_0
    SLICE_X76Y46         LUT6 (Prop_lut6_I4_O)        0.124    12.180 r  housekeeping/hkspi/wb_dat_o[14]_i_1/O
                         net (fo=5, routed)           1.497    13.677    housekeeping/hkspi/wbbd_busy_reg_15
    SLICE_X57Y34         LUT5 (Prop_lut5_I4_O)        0.124    13.801 r  housekeeping/hkspi/wb_dat_o[22]_i_1/O
                         net (fo=1, routed)           0.000    13.801    housekeeping/hkspi_n_166
    SLICE_X57Y34         FDSE                                         r  housekeeping/wb_dat_o_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U7                   IBUF (Prop_ibuf_I_O)         0.924     0.924 r  clock_IBUF_inst/O
                         net (fo=5, routed)           1.972     2.896    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.987 r  clock_IBUF_BUFG_inst/O
                         net (fo=2576, routed)        1.545     4.532    housekeeping/clock_IBUF_BUFG
    SLICE_X57Y34         FDSE                                         r  housekeeping/wb_dat_o_reg[22]/C

Slack:                    inf
  Source:                 mprj_io[2]
                            (input port)
  Destination:            housekeeping/wb_dat_o_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.750ns  (logic 2.088ns (15.183%)  route 11.662ns (84.817%))
  Logic Levels:           8  (IBUF=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        4.527ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.527ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  mprj_io[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    mprj_io_IOBUF[2]_inst/IO
    P15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  mprj_io_IOBUF[2]_inst/IBUF/O
                         net (fo=19, routed)          4.798     5.763    housekeeping/hkspi/mprj_io_IBUF[2]
    SLICE_X62Y44         LUT5 (Prop_lut5_I0_O)        0.124     5.887 r  housekeeping/hkspi/gpio_configure[3][12]_i_3/O
                         net (fo=276, routed)         2.404     8.291    housekeeping/hkspi/sel0[0]
    SLICE_X90Y54         LUT3 (Prop_lut3_I0_O)        0.124     8.415 r  housekeeping/hkspi/wb_dat_o[13]_i_26/O
                         net (fo=1, routed)           0.670     9.085    housekeeping/hkspi/wb_dat_o[13]_i_26_n_0
    SLICE_X90Y54         LUT5 (Prop_lut5_I2_O)        0.124     9.209 r  housekeeping/hkspi/wb_dat_o[13]_i_17/O
                         net (fo=1, routed)           1.156    10.365    housekeeping/hkspi/wb_dat_o[13]_i_17_n_0
    SLICE_X86Y50         LUT6 (Prop_lut6_I0_O)        0.124    10.489 r  housekeeping/hkspi/wb_dat_o[13]_i_10/O
                         net (fo=1, routed)           0.000    10.489    housekeeping/hkspi/wb_dat_o[13]_i_10_n_0
    SLICE_X86Y50         MUXF7 (Prop_muxf7_I1_O)      0.214    10.703 r  housekeeping/hkspi/wb_dat_o_reg[13]_i_4/O
                         net (fo=1, routed)           0.627    11.330    housekeeping/hkspi/wb_dat_o_reg[13]_i_4_n_0
    SLICE_X82Y46         LUT6 (Prop_lut6_I4_O)        0.297    11.627 r  housekeeping/hkspi/wb_dat_o[13]_i_1/O
                         net (fo=5, routed)           1.540    13.167    housekeeping/hkspi/wbbd_busy_reg_14
    SLICE_X58Y31         LUT4 (Prop_lut4_I3_O)        0.116    13.283 r  housekeeping/hkspi/wb_dat_o[5]_i_1/O
                         net (fo=1, routed)           0.467    13.750    housekeeping/hkspi_n_175
    SLICE_X57Y30         FDSE                                         r  housekeeping/wb_dat_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U7                   IBUF (Prop_ibuf_I_O)         0.924     0.924 r  clock_IBUF_inst/O
                         net (fo=5, routed)           1.972     2.896    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.987 r  clock_IBUF_BUFG_inst/O
                         net (fo=2576, routed)        1.540     4.527    housekeeping/clock_IBUF_BUFG
    SLICE_X57Y30         FDSE                                         r  housekeeping/wb_dat_o_reg[5]/C

Slack:                    inf
  Source:                 mprj_io[2]
                            (input port)
  Destination:            housekeeping/wb_dat_o_reg[14]/D
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.714ns  (logic 2.202ns (16.055%)  route 11.512ns (83.945%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        4.531ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.531ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  mprj_io[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    mprj_io_IOBUF[2]_inst/IO
    P15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  mprj_io_IOBUF[2]_inst/IBUF/O
                         net (fo=19, routed)          4.798     5.763    housekeeping/hkspi/mprj_io_IBUF[2]
    SLICE_X62Y44         LUT5 (Prop_lut5_I0_O)        0.124     5.887 r  housekeeping/hkspi/gpio_configure[3][12]_i_3/O
                         net (fo=276, routed)         2.538     8.425    housekeeping/hkspi/sel0[0]
    SLICE_X102Y57        LUT3 (Prop_lut3_I0_O)        0.150     8.575 r  housekeeping/hkspi/wb_dat_o[14]_i_29/O
                         net (fo=1, routed)           1.084     9.659    housekeeping/hkspi/wb_dat_o[14]_i_29_n_0
    SLICE_X86Y54         LUT6 (Prop_lut6_I2_O)        0.328     9.987 r  housekeeping/hkspi/wb_dat_o[14]_i_19/O
                         net (fo=1, routed)           0.000     9.987    housekeeping/hkspi/wb_dat_o[14]_i_19_n_0
    SLICE_X86Y54         MUXF7 (Prop_muxf7_I1_O)      0.214    10.201 r  housekeeping/hkspi/wb_dat_o_reg[14]_i_10/O
                         net (fo=1, routed)           0.787    10.988    housekeeping/hkspi/wb_dat_o_reg[14]_i_10_n_0
    SLICE_X82Y50         LUT6 (Prop_lut6_I0_O)        0.297    11.285 r  housekeeping/hkspi/wb_dat_o[14]_i_4/O
                         net (fo=1, routed)           0.771    12.056    housekeeping/hkspi/wb_dat_o[14]_i_4_n_0
    SLICE_X76Y46         LUT6 (Prop_lut6_I4_O)        0.124    12.180 r  housekeeping/hkspi/wb_dat_o[14]_i_1/O
                         net (fo=5, routed)           1.534    13.714    housekeeping/hkspi_n_72
    SLICE_X56Y33         FDSE                                         r  housekeeping/wb_dat_o_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U7                   IBUF (Prop_ibuf_I_O)         0.924     0.924 r  clock_IBUF_inst/O
                         net (fo=5, routed)           1.972     2.896    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.987 r  clock_IBUF_BUFG_inst/O
                         net (fo=2576, routed)        1.544     4.531    housekeeping/clock_IBUF_BUFG
    SLICE_X56Y33         FDSE                                         r  housekeeping/wb_dat_o_reg[14]/C

Slack:                    inf
  Source:                 mprj_io[2]
                            (input port)
  Destination:            housekeeping/wb_dat_o_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.710ns  (logic 2.227ns (16.241%)  route 11.483ns (83.759%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        4.531ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.531ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  mprj_io[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    mprj_io_IOBUF[2]_inst/IO
    P15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  mprj_io_IOBUF[2]_inst/IBUF/O
                         net (fo=19, routed)          4.798     5.763    housekeeping/hkspi/mprj_io_IBUF[2]
    SLICE_X62Y44         LUT5 (Prop_lut5_I0_O)        0.124     5.887 r  housekeeping/hkspi/gpio_configure[3][12]_i_3/O
                         net (fo=276, routed)         2.535     8.422    housekeeping/hkspi/sel0[0]
    SLICE_X102Y57        LUT3 (Prop_lut3_I0_O)        0.150     8.572 r  housekeeping/hkspi/wb_dat_o[15]_i_29/O
                         net (fo=1, routed)           0.839     9.411    housekeeping/hkspi/wb_dat_o[15]_i_29_n_0
    SLICE_X90Y54         LUT6 (Prop_lut6_I2_O)        0.348     9.759 r  housekeeping/hkspi/wb_dat_o[15]_i_22/O
                         net (fo=1, routed)           1.092    10.851    housekeeping/hkspi/wb_dat_o[15]_i_22_n_0
    SLICE_X87Y49         LUT6 (Prop_lut6_I0_O)        0.124    10.975 r  housekeeping/hkspi/wb_dat_o[15]_i_14/O
                         net (fo=1, routed)           0.000    10.975    housekeeping/hkspi/wb_dat_o[15]_i_14_n_0
    SLICE_X87Y49         MUXF7 (Prop_muxf7_I1_O)      0.217    11.192 r  housekeeping/hkspi/wb_dat_o_reg[15]_i_7/O
                         net (fo=1, routed)           0.612    11.804    housekeeping/hkspi/wb_dat_o_reg[15]_i_7_n_0
    SLICE_X84Y45         LUT6 (Prop_lut6_I4_O)        0.299    12.103 r  housekeeping/hkspi/wb_dat_o[15]_i_3/O
                         net (fo=5, routed)           1.607    13.710    housekeeping/hkspi_n_73
    SLICE_X56Y33         FDSE                                         r  housekeeping/wb_dat_o_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U7                   IBUF (Prop_ibuf_I_O)         0.924     0.924 r  clock_IBUF_inst/O
                         net (fo=5, routed)           1.972     2.896    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.987 r  clock_IBUF_BUFG_inst/O
                         net (fo=2576, routed)        1.544     4.531    housekeeping/clock_IBUF_BUFG
    SLICE_X56Y33         FDSE                                         r  housekeeping/wb_dat_o_reg[15]/C

Slack:                    inf
  Source:                 mprj_io[2]
                            (input port)
  Destination:            housekeeping/wb_dat_o_reg[30]/D
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.613ns  (logic 2.326ns (17.085%)  route 11.287ns (82.915%))
  Logic Levels:           8  (IBUF=1 LUT3=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        4.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.532ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  mprj_io[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    mprj_io_IOBUF[2]_inst/IO
    P15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  mprj_io_IOBUF[2]_inst/IBUF/O
                         net (fo=19, routed)          4.798     5.763    housekeeping/hkspi/mprj_io_IBUF[2]
    SLICE_X62Y44         LUT5 (Prop_lut5_I0_O)        0.124     5.887 r  housekeeping/hkspi/gpio_configure[3][12]_i_3/O
                         net (fo=276, routed)         2.538     8.425    housekeeping/hkspi/sel0[0]
    SLICE_X102Y57        LUT3 (Prop_lut3_I0_O)        0.150     8.575 r  housekeeping/hkspi/wb_dat_o[14]_i_29/O
                         net (fo=1, routed)           1.084     9.659    housekeeping/hkspi/wb_dat_o[14]_i_29_n_0
    SLICE_X86Y54         LUT6 (Prop_lut6_I2_O)        0.328     9.987 r  housekeeping/hkspi/wb_dat_o[14]_i_19/O
                         net (fo=1, routed)           0.000     9.987    housekeeping/hkspi/wb_dat_o[14]_i_19_n_0
    SLICE_X86Y54         MUXF7 (Prop_muxf7_I1_O)      0.214    10.201 r  housekeeping/hkspi/wb_dat_o_reg[14]_i_10/O
                         net (fo=1, routed)           0.787    10.988    housekeeping/hkspi/wb_dat_o_reg[14]_i_10_n_0
    SLICE_X82Y50         LUT6 (Prop_lut6_I0_O)        0.297    11.285 r  housekeeping/hkspi/wb_dat_o[14]_i_4/O
                         net (fo=1, routed)           0.771    12.056    housekeeping/hkspi/wb_dat_o[14]_i_4_n_0
    SLICE_X76Y46         LUT6 (Prop_lut6_I4_O)        0.124    12.180 r  housekeeping/hkspi/wb_dat_o[14]_i_1/O
                         net (fo=5, routed)           1.309    13.489    housekeeping/hkspi/wbbd_busy_reg_15
    SLICE_X59Y34         LUT5 (Prop_lut5_I4_O)        0.124    13.613 r  housekeeping/hkspi/wb_dat_o[30]_i_1/O
                         net (fo=1, routed)           0.000    13.613    housekeeping/hkspi_n_158
    SLICE_X59Y34         FDSE                                         r  housekeeping/wb_dat_o_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U7                   IBUF (Prop_ibuf_I_O)         0.924     0.924 r  clock_IBUF_inst/O
                         net (fo=5, routed)           1.972     2.896    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.987 r  clock_IBUF_BUFG_inst/O
                         net (fo=2576, routed)        1.545     4.532    housekeeping/clock_IBUF_BUFG
    SLICE_X59Y34         FDSE                                         r  housekeeping/wb_dat_o_reg[30]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 housekeeping/serial_xfer_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            housekeeping/serial_busy_reg/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.373ns  (logic 0.209ns (56.009%)  route 0.164ns (43.991%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y46         FDCE                         0.000     0.000 r  housekeeping/serial_xfer_reg/C
    SLICE_X62Y46         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  housekeeping/serial_xfer_reg/Q
                         net (fo=3, routed)           0.164     0.328    housekeeping/serial_xfer
    SLICE_X62Y47         LUT5 (Prop_lut5_I0_O)        0.045     0.373 r  housekeeping/serial_busy_i_1/O
                         net (fo=1, routed)           0.000     0.373    housekeeping/serial_busy_i_1_n_0
    SLICE_X62Y47         FDCE                                         r  housekeeping/serial_busy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clock_IBUF_inst/O
                         net (fo=5, routed)           0.719     1.195    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clock_IBUF_BUFG_inst/O
                         net (fo=2576, routed)        0.852     2.076    housekeeping/clock_IBUF_BUFG
    SLICE_X62Y47         FDCE                                         r  housekeeping/serial_busy_reg/C

Slack:                    inf
  Source:                 housekeeping/irq_spi_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            soc/core/multiregimpl134_regs0_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.284%)  route 0.310ns (68.716%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y46         FDCE                         0.000     0.000 r  housekeeping/irq_spi_reg/C
    SLICE_X65Y46         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  housekeeping/irq_spi_reg/Q
                         net (fo=3, routed)           0.310     0.451    soc/core/irq_spi[0]
    SLICE_X66Y50         FDRE                                         r  soc/core/multiregimpl134_regs0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clock_IBUF_inst/O
                         net (fo=5, routed)           0.719     1.195    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clock_IBUF_BUFG_inst/O
                         net (fo=2576, routed)        0.851     2.075    soc/core/clock_IBUF_BUFG
    SLICE_X66Y50         FDRE                                         r  soc/core/multiregimpl134_regs0_reg/C

Slack:                    inf
  Source:                 housekeeping/gpio_configure_reg[36][0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            housekeeping/serial_data_staging_2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.556ns  (logic 0.231ns (41.582%)  route 0.325ns (58.418%))
  Logic Levels:           3  (FDPE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y47         FDPE                         0.000     0.000 r  housekeeping/gpio_configure_reg[36][0]/C
    SLICE_X88Y47         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  housekeeping/gpio_configure_reg[36][0]/Q
                         net (fo=2, routed)           0.215     0.356    housekeeping/gpio_configure_reg_n_0_[36][0]
    SLICE_X87Y47         LUT5 (Prop_lut5_I2_O)        0.045     0.401 r  housekeeping/serial_data_staging_2[0]_i_5/O
                         net (fo=1, routed)           0.109     0.511    housekeeping/serial_data_staging_2[0]_i_5_n_0
    SLICE_X85Y47         LUT6 (Prop_lut6_I4_O)        0.045     0.556 r  housekeeping/serial_data_staging_2[0]_i_1/O
                         net (fo=1, routed)           0.000     0.556    housekeeping/serial_data_staging_2[0]
    SLICE_X85Y47         FDCE                                         r  housekeeping/serial_data_staging_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clock_IBUF_inst/O
                         net (fo=5, routed)           0.719     1.195    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clock_IBUF_BUFG_inst/O
                         net (fo=2576, routed)        0.857     2.081    housekeeping/clock_IBUF_BUFG
    SLICE_X85Y47         FDCE                                         r  housekeeping/serial_data_staging_2_reg[0]/C

Slack:                    inf
  Source:                 housekeeping/irq_2_inputsrc_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            soc/core/multiregimpl136_regs0_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.186ns (31.834%)  route 0.398ns (68.166%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y40         FDCE                         0.000     0.000 r  housekeeping/irq_2_inputsrc_reg/C
    SLICE_X71Y40         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  housekeeping/irq_2_inputsrc_reg/Q
                         net (fo=3, routed)           0.398     0.539    housekeeping/p_44_in[1]
    SLICE_X66Y50         LUT2 (Prop_lut2_I0_O)        0.045     0.584 r  housekeeping/multiregimpl136_regs0_i_1/O
                         net (fo=1, routed)           0.000     0.584    soc/core/irq_spi[2]
    SLICE_X66Y50         FDRE                                         r  soc/core/multiregimpl136_regs0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clock_IBUF_inst/O
                         net (fo=5, routed)           0.719     1.195    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clock_IBUF_BUFG_inst/O
                         net (fo=2576, routed)        0.851     2.075    soc/core/clock_IBUF_BUFG
    SLICE_X66Y50         FDRE                                         r  soc/core/multiregimpl136_regs0_reg/C

Slack:                    inf
  Source:                 housekeeping/gpio_configure_reg[37][5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            housekeeping/serial_data_staging_2_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.585ns  (logic 0.231ns (39.482%)  route 0.354ns (60.518%))
  Logic Levels:           3  (FDCE=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y54         FDCE                         0.000     0.000 r  housekeeping/gpio_configure_reg[37][5]/C
    SLICE_X88Y54         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  housekeeping/gpio_configure_reg[37][5]/Q
                         net (fo=2, routed)           0.140     0.281    housekeeping/gpio_configure_reg_n_0_[37][5]
    SLICE_X86Y53         LUT5 (Prop_lut5_I0_O)        0.045     0.326 r  housekeeping/serial_data_staging_2[5]_i_2/O
                         net (fo=1, routed)           0.214     0.540    housekeeping/serial_data_staging_2[5]_i_2_n_0
    SLICE_X85Y50         LUT5 (Prop_lut5_I2_O)        0.045     0.585 r  housekeeping/serial_data_staging_2[5]_i_1/O
                         net (fo=1, routed)           0.000     0.585    housekeeping/serial_data_staging_2[5]
    SLICE_X85Y50         FDCE                                         r  housekeeping/serial_data_staging_2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clock_IBUF_inst/O
                         net (fo=5, routed)           0.719     1.195    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clock_IBUF_BUFG_inst/O
                         net (fo=2576, routed)        0.855     2.079    housekeeping/clock_IBUF_BUFG
    SLICE_X85Y50         FDCE                                         r  housekeeping/serial_data_staging_2_reg[5]/C

Slack:                    inf
  Source:                 housekeeping/gpio_configure_reg[34][12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            housekeeping/serial_data_staging_2_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.595ns  (logic 0.276ns (46.348%)  route 0.319ns (53.652%))
  Logic Levels:           4  (FDCE=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y48         FDCE                         0.000     0.000 r  housekeeping/gpio_configure_reg[34][12]/C
    SLICE_X77Y48         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  housekeeping/gpio_configure_reg[34][12]/Q
                         net (fo=2, routed)           0.071     0.212    housekeeping/data87[4]
    SLICE_X76Y48         LUT6 (Prop_lut6_I1_O)        0.045     0.257 r  housekeeping/serial_data_staging_2[12]_i_4/O
                         net (fo=1, routed)           0.097     0.354    housekeeping/serial_data_staging_2[12]_i_4_n_0
    SLICE_X76Y48         LUT5 (Prop_lut5_I4_O)        0.045     0.399 r  housekeeping/serial_data_staging_2[12]_i_2/O
                         net (fo=1, routed)           0.152     0.550    housekeeping/serial_data_staging_2[12]_i_2_n_0
    SLICE_X76Y49         LUT5 (Prop_lut5_I2_O)        0.045     0.595 r  housekeeping/serial_data_staging_2[12]_i_1/O
                         net (fo=1, routed)           0.000     0.595    housekeeping/serial_data_staging_2[12]
    SLICE_X76Y49         FDCE                                         r  housekeeping/serial_data_staging_2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clock_IBUF_inst/O
                         net (fo=5, routed)           0.719     1.195    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clock_IBUF_BUFG_inst/O
                         net (fo=2576, routed)        0.856     2.080    housekeeping/clock_IBUF_BUFG
    SLICE_X76Y49         FDCE                                         r  housekeeping/serial_data_staging_2_reg[12]/C

Slack:                    inf
  Source:                 housekeeping/gpio_configure_reg[20][0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            housekeeping/serial_data_staging_1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.602ns  (logic 0.359ns (59.672%)  route 0.243ns (40.328%))
  Logic Levels:           4  (FDPE=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y48         FDPE                         0.000     0.000 r  housekeeping/gpio_configure_reg[20][0]/C
    SLICE_X85Y48         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  housekeeping/gpio_configure_reg[20][0]/Q
                         net (fo=3, routed)           0.129     0.270    housekeeping/gpio_configure_reg_n_0_[20][0]
    SLICE_X87Y48         LUT6 (Prop_lut6_I5_O)        0.045     0.315 r  housekeeping/serial_data_staging_1[0]_i_8/O
                         net (fo=1, routed)           0.000     0.315    housekeeping/serial_data_staging_1[0]_i_8_n_0
    SLICE_X87Y48         MUXF7 (Prop_muxf7_I1_O)      0.065     0.380 r  housekeeping/serial_data_staging_1_reg[0]_i_3/O
                         net (fo=1, routed)           0.114     0.494    housekeeping/serial_data_staging_1_reg[0]_i_3_n_0
    SLICE_X85Y47         LUT6 (Prop_lut6_I2_O)        0.108     0.602 r  housekeeping/serial_data_staging_1[0]_i_1/O
                         net (fo=1, routed)           0.000     0.602    housekeeping/serial_data_staging_1[0]
    SLICE_X85Y47         FDCE                                         r  housekeeping/serial_data_staging_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clock_IBUF_inst/O
                         net (fo=5, routed)           0.719     1.195    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clock_IBUF_BUFG_inst/O
                         net (fo=2576, routed)        0.857     2.081    housekeeping/clock_IBUF_BUFG
    SLICE_X85Y47         FDCE                                         r  housekeeping/serial_data_staging_1_reg[0]/C

Slack:                    inf
  Source:                 housekeeping/irq_1_inputsrc_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            soc/core/multiregimpl135_regs0_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.620ns  (logic 0.186ns (29.977%)  route 0.434ns (70.023%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y39         FDCE                         0.000     0.000 r  housekeeping/irq_1_inputsrc_reg/C
    SLICE_X74Y39         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  housekeeping/irq_1_inputsrc_reg/Q
                         net (fo=3, routed)           0.434     0.575    housekeeping/p_44_in[0]
    SLICE_X66Y50         LUT2 (Prop_lut2_I0_O)        0.045     0.620 r  housekeeping/multiregimpl135_regs0_i_1/O
                         net (fo=1, routed)           0.000     0.620    soc/core/irq_spi[1]
    SLICE_X66Y50         FDRE                                         r  soc/core/multiregimpl135_regs0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clock_IBUF_inst/O
                         net (fo=5, routed)           0.719     1.195    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clock_IBUF_BUFG_inst/O
                         net (fo=2576, routed)        0.851     2.075    soc/core/clock_IBUF_BUFG
    SLICE_X66Y50         FDRE                                         r  soc/core/multiregimpl135_regs0_reg/C

Slack:                    inf
  Source:                 housekeeping/gpio_configure_reg[24][3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            housekeeping/serial_data_staging_1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.628ns  (logic 0.379ns (60.346%)  route 0.249ns (39.654%))
  Logic Levels:           5  (FDCE=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y47         FDCE                         0.000     0.000 r  housekeeping/gpio_configure_reg[24][3]/C
    SLICE_X74Y47         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  housekeeping/gpio_configure_reg[24][3]/Q
                         net (fo=3, routed)           0.133     0.274    housekeeping/p_26_in
    SLICE_X74Y47         LUT6 (Prop_lut6_I5_O)        0.045     0.319 r  housekeeping/serial_data_staging_1[3]_i_10/O
                         net (fo=1, routed)           0.000     0.319    housekeeping/serial_data_staging_1[3]_i_10_n_0
    SLICE_X74Y47         MUXF7 (Prop_muxf7_I0_O)      0.062     0.381 r  housekeeping/serial_data_staging_1_reg[3]_i_5/O
                         net (fo=1, routed)           0.000     0.381    housekeeping/serial_data_staging_1_reg[3]_i_5_n_0
    SLICE_X74Y47         MUXF8 (Prop_muxf8_I1_O)      0.019     0.400 r  housekeeping/serial_data_staging_1_reg[3]_i_2/O
                         net (fo=1, routed)           0.116     0.516    housekeeping/serial_data_staging_1_reg[3]_i_2_n_0
    SLICE_X77Y47         LUT5 (Prop_lut5_I2_O)        0.112     0.628 r  housekeeping/serial_data_staging_1[3]_i_1/O
                         net (fo=1, routed)           0.000     0.628    housekeeping/serial_data_staging_1[3]
    SLICE_X77Y47         FDCE                                         r  housekeeping/serial_data_staging_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clock_IBUF_inst/O
                         net (fo=5, routed)           0.719     1.195    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clock_IBUF_BUFG_inst/O
                         net (fo=2576, routed)        0.856     2.080    housekeeping/clock_IBUF_BUFG
    SLICE_X77Y47         FDCE                                         r  housekeeping/serial_data_staging_1_reg[3]/C

Slack:                    inf
  Source:                 housekeeping/gpio_configure_reg[36][7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            housekeeping/serial_data_staging_2_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.633ns  (logic 0.254ns (40.105%)  route 0.379ns (59.895%))
  Logic Levels:           3  (FDCE=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y54         FDCE                         0.000     0.000 r  housekeeping/gpio_configure_reg[36][7]/C
    SLICE_X86Y54         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  housekeeping/gpio_configure_reg[36][7]/Q
                         net (fo=2, routed)           0.093     0.257    housekeeping/gpio_configure_reg_n_0_[36][7]
    SLICE_X87Y54         LUT5 (Prop_lut5_I2_O)        0.045     0.302 r  housekeeping/serial_data_staging_2[7]_i_2/O
                         net (fo=1, routed)           0.286     0.588    housekeeping/serial_data_staging_2[7]_i_2_n_0
    SLICE_X85Y50         LUT5 (Prop_lut5_I2_O)        0.045     0.633 r  housekeeping/serial_data_staging_2[7]_i_1/O
                         net (fo=1, routed)           0.000     0.633    housekeeping/serial_data_staging_2[7]
    SLICE_X85Y50         FDCE                                         r  housekeeping/serial_data_staging_2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U7                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clock_IBUF_inst/O
                         net (fo=5, routed)           0.719     1.195    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clock_IBUF_BUFG_inst/O
                         net (fo=2576, routed)        0.855     2.079    housekeeping/clock_IBUF_BUFG
    SLICE_X85Y50         FDCE                                         r  housekeeping/serial_data_staging_2_reg[7]/C





