
*** Running vivado
    with args -log LeNet.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source LeNet.tcl



****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Dec  6 19:19:53 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source LeNet.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 550.898 ; gain = 259.340
Command: synth_design -top LeNet -part xc7vx485tffg1157-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-86] Your Synthesis license expires in 3 day(s)
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 114592
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1050.574 ; gain = 498.711
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'LeNet' [D:/workshop_verify/lenet_cnn/lenet_cnn.srcs/sources_1/imports/LeNet_CNN-main/Verilog_Source/LeNet.v:2]
INFO: [Synth 8-3876] $readmem data file 'W.mem' is read successfully [D:/workshop_verify/lenet_cnn/lenet_cnn.srcs/sources_1/imports/LeNet_CNN-main/Verilog_Source/LeNet.v:55]
INFO: [Synth 8-3876] $readmem data file 'Test_image.mem' is read successfully [D:/workshop_verify/lenet_cnn/lenet_cnn.srcs/sources_1/imports/LeNet_CNN-main/Verilog_Source/LeNet.v:56]
INFO: [Synth 8-6157] synthesizing module 'Conv3D' [D:/workshop_verify/lenet_cnn/lenet_cnn.srcs/sources_1/imports/LeNet_CNN-main/Verilog_Source/Conv3D.v:3]
	Parameter M bound to: 32 - type: integer 
	Parameter N bound to: 0 - type: integer 
	Parameter Ma bound to: 16 - type: integer 
	Parameter S_f bound to: 5 - type: integer 
	Parameter N_f bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'PE_Matrix6F' [D:/workshop_verify/lenet_cnn/lenet_cnn.srcs/sources_1/imports/LeNet_CNN-main/Verilog_Source/Conv3D.v:136]
	Parameter M bound to: 32 - type: integer 
	Parameter N bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'PE_Array' [D:/workshop_verify/lenet_cnn/lenet_cnn.srcs/sources_1/imports/LeNet_CNN-main/Verilog_Source/PE_Array.v:3]
	Parameter M bound to: 32 - type: integer 
	Parameter N bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'PE' [D:/workshop_verify/lenet_cnn/lenet_cnn.srcs/sources_1/imports/LeNet_CNN-main/Verilog_Source/PE.v:3]
	Parameter M bound to: 32 - type: integer 
	Parameter N bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Multiplication' [D:/workshop_verify/lenet_cnn/lenet_cnn.srcs/sources_1/imports/LeNet_CNN-main/Verilog_Source/Multiplication.v:3]
	Parameter M bound to: 32 - type: integer 
	Parameter N bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Multiplication' (0#1) [D:/workshop_verify/lenet_cnn/lenet_cnn.srcs/sources_1/imports/LeNet_CNN-main/Verilog_Source/Multiplication.v:3]
INFO: [Synth 8-6155] done synthesizing module 'PE' (0#1) [D:/workshop_verify/lenet_cnn/lenet_cnn.srcs/sources_1/imports/LeNet_CNN-main/Verilog_Source/PE.v:3]
INFO: [Synth 8-6155] done synthesizing module 'PE_Array' (0#1) [D:/workshop_verify/lenet_cnn/lenet_cnn.srcs/sources_1/imports/LeNet_CNN-main/Verilog_Source/PE_Array.v:3]
WARNING: [Synth 8-7071] port 'IoO' of module 'PE_Array' is unconnected for instance 'A6' [D:/workshop_verify/lenet_cnn/lenet_cnn.srcs/sources_1/imports/LeNet_CNN-main/Verilog_Source/Conv3D.v:183]
WARNING: [Synth 8-7071] port 'Io1' of module 'PE_Array' is unconnected for instance 'A6' [D:/workshop_verify/lenet_cnn/lenet_cnn.srcs/sources_1/imports/LeNet_CNN-main/Verilog_Source/Conv3D.v:183]
WARNING: [Synth 8-7071] port 'Io2' of module 'PE_Array' is unconnected for instance 'A6' [D:/workshop_verify/lenet_cnn/lenet_cnn.srcs/sources_1/imports/LeNet_CNN-main/Verilog_Source/Conv3D.v:183]
WARNING: [Synth 8-7071] port 'Io3' of module 'PE_Array' is unconnected for instance 'A6' [D:/workshop_verify/lenet_cnn/lenet_cnn.srcs/sources_1/imports/LeNet_CNN-main/Verilog_Source/Conv3D.v:183]
WARNING: [Synth 8-7071] port 'Io4' of module 'PE_Array' is unconnected for instance 'A6' [D:/workshop_verify/lenet_cnn/lenet_cnn.srcs/sources_1/imports/LeNet_CNN-main/Verilog_Source/Conv3D.v:183]
WARNING: [Synth 8-7023] instance 'A6' of module 'PE_Array' has 19 connections declared, but only 14 given [D:/workshop_verify/lenet_cnn/lenet_cnn.srcs/sources_1/imports/LeNet_CNN-main/Verilog_Source/Conv3D.v:183]
INFO: [Synth 8-6155] done synthesizing module 'PE_Matrix6F' (0#1) [D:/workshop_verify/lenet_cnn/lenet_cnn.srcs/sources_1/imports/LeNet_CNN-main/Verilog_Source/Conv3D.v:136]
INFO: [Synth 8-6155] done synthesizing module 'Conv3D' (0#1) [D:/workshop_verify/lenet_cnn/lenet_cnn.srcs/sources_1/imports/LeNet_CNN-main/Verilog_Source/Conv3D.v:3]
INFO: [Synth 8-6157] synthesizing module 'FC' [D:/workshop_verify/lenet_cnn/lenet_cnn.srcs/sources_1/imports/LeNet_CNN-main/Verilog_Source/FC.v:3]
	Parameter M bound to: 32 - type: integer 
	Parameter N bound to: 0 - type: integer 
	Parameter Ma bound to: 16 - type: integer 
	Parameter N_f bound to: 12 - type: integer 
	Parameter C bound to: 10 - type: integer 
	Parameter S_P_o bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'softmax' [D:/workshop_verify/lenet_cnn/lenet_cnn.srcs/sources_1/imports/LeNet_CNN-main/Verilog_Source/softmax.v:2]
INFO: [Synth 8-6157] synthesizing module 'max2' [D:/workshop_verify/lenet_cnn/lenet_cnn.srcs/sources_1/imports/LeNet_CNN-main/Verilog_Source/max2.v:3]
	Parameter M bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'max2' (0#1) [D:/workshop_verify/lenet_cnn/lenet_cnn.srcs/sources_1/imports/LeNet_CNN-main/Verilog_Source/max2.v:3]
INFO: [Synth 8-6155] done synthesizing module 'softmax' (0#1) [D:/workshop_verify/lenet_cnn/lenet_cnn.srcs/sources_1/imports/LeNet_CNN-main/Verilog_Source/softmax.v:2]
INFO: [Synth 8-6157] synthesizing module 'MACC' [D:/workshop_verify/lenet_cnn/lenet_cnn.srcs/sources_1/imports/LeNet_CNN-main/Verilog_Source/MACC.v:3]
	Parameter M bound to: 32 - type: integer 
	Parameter N bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MACC' (0#1) [D:/workshop_verify/lenet_cnn/lenet_cnn.srcs/sources_1/imports/LeNet_CNN-main/Verilog_Source/MACC.v:3]
INFO: [Synth 8-6155] done synthesizing module 'FC' (0#1) [D:/workshop_verify/lenet_cnn/lenet_cnn.srcs/sources_1/imports/LeNet_CNN-main/Verilog_Source/FC.v:3]
INFO: [Synth 8-6155] done synthesizing module 'LeNet' (0#1) [D:/workshop_verify/lenet_cnn/lenet_cnn.srcs/sources_1/imports/LeNet_CNN-main/Verilog_Source/LeNet.v:2]
WARNING: [Synth 8-7137] Register A_reg in module Conv3D has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/workshop_verify/lenet_cnn/lenet_cnn.srcs/sources_1/imports/LeNet_CNN-main/Verilog_Source/Conv3D.v:46]
WARNING: [Synth 8-11357] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  P1_reg with 27648 registers
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1467.273 ; gain = 915.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1467.273 ; gain = 915.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1467.273 ; gain = 915.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1844.523 ; gain = 1292.660
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 223   
	   3 Input   32 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 30    
	   2 Input   12 Bit       Adders := 39    
	   2 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1126  
	               16 Bit    Registers := 19    
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Multipliers : 
	              16x32  Multipliers := 3     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 178   
	 785 Input   32 Bit        Muxes := 5     
	   2 Input   16 Bit        Muxes := 7     
	   2 Input    1 Bit        Muxes := 1152  
	   4 Input    1 Bit        Muxes := 96    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP PE4/mult/R, operation Mode is: A*B.
DSP Report: operator PE4/mult/R is absorbed into DSP PE4/mult/R.
DSP Report: operator PE4/mult/R is absorbed into DSP PE4/mult/R.
DSP Report: Generating DSP PE4/mult/R, operation Mode is: A*B.
DSP Report: operator PE4/mult/R is absorbed into DSP PE4/mult/R.
DSP Report: operator PE4/mult/R is absorbed into DSP PE4/mult/R.
DSP Report: Generating DSP PE4/mult/R, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator PE4/mult/R is absorbed into DSP PE4/mult/R.
DSP Report: operator PE4/mult/R is absorbed into DSP PE4/mult/R.
DSP Report: Generating DSP PE3/mult/R, operation Mode is: A*B.
DSP Report: operator PE3/mult/R is absorbed into DSP PE3/mult/R.
DSP Report: operator PE3/mult/R is absorbed into DSP PE3/mult/R.
DSP Report: Generating DSP PE3/mult/R, operation Mode is: A*B.
DSP Report: operator PE3/mult/R is absorbed into DSP PE3/mult/R.
DSP Report: operator PE3/mult/R is absorbed into DSP PE3/mult/R.
DSP Report: Generating DSP PE3/mult/R, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator PE3/mult/R is absorbed into DSP PE3/mult/R.
DSP Report: operator PE3/mult/R is absorbed into DSP PE3/mult/R.
DSP Report: Generating DSP PE2/mult/R, operation Mode is: A*B.
DSP Report: operator PE2/mult/R is absorbed into DSP PE2/mult/R.
DSP Report: operator PE2/mult/R is absorbed into DSP PE2/mult/R.
DSP Report: Generating DSP PE2/mult/R, operation Mode is: A*B.
DSP Report: operator PE2/mult/R is absorbed into DSP PE2/mult/R.
DSP Report: operator PE2/mult/R is absorbed into DSP PE2/mult/R.
DSP Report: Generating DSP PE2/mult/R, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator PE2/mult/R is absorbed into DSP PE2/mult/R.
DSP Report: operator PE2/mult/R is absorbed into DSP PE2/mult/R.
DSP Report: Generating DSP PE1/mult/R, operation Mode is: A*B.
DSP Report: operator PE1/mult/R is absorbed into DSP PE1/mult/R.
DSP Report: operator PE1/mult/R is absorbed into DSP PE1/mult/R.
DSP Report: Generating DSP PE1/mult/R, operation Mode is: A*B.
DSP Report: operator PE1/mult/R is absorbed into DSP PE1/mult/R.
DSP Report: operator PE1/mult/R is absorbed into DSP PE1/mult/R.
DSP Report: Generating DSP PE1/mult/R, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator PE1/mult/R is absorbed into DSP PE1/mult/R.
DSP Report: operator PE1/mult/R is absorbed into DSP PE1/mult/R.
DSP Report: Generating DSP PE0/mult/R, operation Mode is: A*B.
DSP Report: operator PE0/mult/R is absorbed into DSP PE0/mult/R.
DSP Report: operator PE0/mult/R is absorbed into DSP PE0/mult/R.
DSP Report: Generating DSP PE0/mult/R, operation Mode is: A*B.
DSP Report: operator PE0/mult/R is absorbed into DSP PE0/mult/R.
DSP Report: operator PE0/mult/R is absorbed into DSP PE0/mult/R.
DSP Report: Generating DSP PE0/mult/R, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator PE0/mult/R is absorbed into DSP PE0/mult/R.
DSP Report: operator PE0/mult/R is absorbed into DSP PE0/mult/R.
DSP Report: Generating DSP A7, operation Mode is: A2*B.
DSP Report: register Fi_reg is absorbed into DSP A7.
DSP Report: operator A7 is absorbed into DSP A7.
DSP Report: Generating DSP A5, operation Mode is: PCIN+(A:0x0):B2+C.
DSP Report: register A5 is absorbed into DSP A5.
DSP Report: operator A5 is absorbed into DSP A5.
DSP Report: Generating DSP A4, operation Mode is: A*B.
DSP Report: operator A4 is absorbed into DSP A4.
DSP Report: operator A4 is absorbed into DSP A4.
DSP Report: Generating DSP A4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator A4 is absorbed into DSP A4.
DSP Report: operator A4 is absorbed into DSP A4.
DSP Report: Generating DSP A2, operation Mode is: C'+(D'+(A:0x1))*B.
DSP Report: register A2 is absorbed into DSP A2.
DSP Report: register Fi_reg is absorbed into DSP A2.
DSP Report: register Fi_reg is absorbed into DSP A2.
DSP Report: operator Fi0 is absorbed into DSP A2.
DSP Report: operator A2 is absorbed into DSP A2.
DSP Report: operator A3 is absorbed into DSP A2.
DSP Report: Generating DSP A1, operation Mode is: A*B.
DSP Report: operator A1 is absorbed into DSP A1.
DSP Report: Generating DSP finish4, operation Mode is: A*B.
DSP Report: operator finish4 is absorbed into DSP finish4.
DSP Report: Generating DSP finish3, operation Mode is: A*B.
DSP Report: operator finish3 is absorbed into DSP finish3.
DSP Report: operator finish3 is absorbed into DSP finish3.
DSP Report: Generating DSP finish3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator finish3 is absorbed into DSP finish3.
DSP Report: operator finish3 is absorbed into DSP finish3.
DSP Report: Generating DSP w0, operation Mode is: C'+(D'+(A:0x1))*(B:0x5).
DSP Report: register w0 is absorbed into DSP w0.
DSP Report: register Fi_reg is absorbed into DSP w0.
DSP Report: register Fi_reg is absorbed into DSP w0.
DSP Report: operator w0 is absorbed into DSP w0.
DSP Report: operator w1 is absorbed into DSP w0.
DSP Report: operator Fi0 is absorbed into DSP w0.
DSP Report: Generating DSP Aw50, operation Mode is: A*(B:0x19).
DSP Report: operator Aw50 is absorbed into DSP Aw50.
DSP Report: Generating DSP Aw100, operation Mode is: A*(B:0x32).
DSP Report: operator Aw100 is absorbed into DSP Aw100.
DSP Report: Generating DSP Aw150, operation Mode is: A*(B:0x4b).
DSP Report: operator Aw150 is absorbed into DSP Aw150.
DSP Report: Generating DSP Aw200, operation Mode is: A*(B:0x64).
DSP Report: operator Aw200 is absorbed into DSP Aw200.
DSP Report: Generating DSP Aw250, operation Mode is: A*(B:0x7d).
DSP Report: operator Aw250 is absorbed into DSP Aw250.
DSP Report: Generating DSP CA4, operation Mode is: C+A*B.
DSP Report: operator CA4 is absorbed into DSP CA4.
DSP Report: operator CA5 is absorbed into DSP CA4.
DSP Report: Generating DSP CA3, operation Mode is: A*B.
DSP Report: operator CA3 is absorbed into DSP CA3.
DSP Report: operator CA3 is absorbed into DSP CA3.
DSP Report: Generating DSP CA3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator CA3 is absorbed into DSP CA3.
DSP Report: operator CA3 is absorbed into DSP CA3.
DSP Report: Generating DSP a0, operation Mode is: A*B.
DSP Report: operator a0 is absorbed into DSP a0.
DSP Report: Generating DSP A12, operation Mode is: A*B2.
DSP Report: register ori_reg is absorbed into DSP A12.
DSP Report: operator A12 is absorbed into DSP A12.
DSP Report: Generating DSP A10, operation Mode is: (D'+(A:0x1))*B.
DSP Report: register ori_reg is absorbed into DSP A10.
DSP Report: register ori_reg is absorbed into DSP A10.
DSP Report: operator A10 is absorbed into DSP A10.
DSP Report: operator ori0 is absorbed into DSP A10.
