V 50
K _ topctrlchange
Y 1
D 0 0 360 280
Z 10
i 9
P 1 0 240 20 240 0 2 0
L 20 240 10 0 2 0 1 0 change[1:0]
A 0 250 10 0 2 0 PINTYPE=IN
P 3 0 220 20 220 0 2 0
L 20 220 10 0 2 0 1 0 s_loadin1
A 0 230 10 0 2 0 PINTYPE=IN
P 4 0 200 20 200 0 2 0
L 20 200 10 0 2 0 1 0 s_loadin2
A 0 210 10 0 2 0 PINTYPE=IN
P 6 0 180 20 180 0 2 0
L 20 180 10 0 2 0 1 0 s_rstin1
A 0 190 10 0 2 0 PINTYPE=IN
P 7 0 160 20 160 0 2 0
L 20 160 10 0 2 0 1 0 s_rstin2
A 0 170 10 0 2 0 PINTYPE=IN
P 9 0 140 20 140 0 2 0
L 20 140 10 0 2 0 1 0 s_acqin1
A 0 150 10 0 2 0 PINTYPE=IN
P 10 0 120 20 120 0 2 0
L 20 120 10 0 2 0 1 0 s_acqin2
A 0 130 10 0 2 0 PINTYPE=IN
P 12 0 100 20 100 0 2 0
L 20 100 10 0 2 0 1 0 ddsrstin1
A 0 110 10 0 2 0 PINTYPE=IN
P 13 0 80 20 80 0 2 0
L 20 80 10 0 2 0 1 0 ddsrstin2
A 0 90 10 0 2 0 PINTYPE=IN
P 15 0 60 20 60 0 2 0
L 20 60 10 0 2 0 1 0 s_acqnumin1[9:0]
A 0 70 10 0 2 0 PINTYPE=IN
P 16 0 40 20 40 0 2 0
L 20 40 10 0 2 0 1 0 s_acqnumin2[9:0]
A 0 50 10 0 2 0 PINTYPE=IN
P 2 360 240 340 240 0 3 0
L 280 240 10 0 2 0 1 0 s_load
A 340 250 10 0 2 0 PINTYPE=OUT
P 5 360 220 340 220 0 3 0
L 290 220 10 0 2 0 1 0 s_rst
A 340 230 10 0 2 0 PINTYPE=OUT
P 8 360 200 340 200 0 3 0
L 270 200 10 0 2 0 1 0 s_start
A 340 210 10 0 2 0 PINTYPE=OUT
P 11 360 180 340 180 0 3 0
L 270 180 10 0 2 0 1 0 dds_rst
A 340 190 10 0 2 0 PINTYPE=OUT
P 14 360 160 340 160 0 3 0
L 210 160 10 0 2 0 1 0 s_acqnum[9:0]
A 340 170 10 0 2 0 PINTYPE=OUT
U 20 10 10 0 2 3 DEVICE=topctrlchange
U 20 0 10 0 3 0 VFILE=D:/FPGA_PROGRAM/NMR_FPGA/hdl/topctrlchange.v
U 20 -10 10 0 3 0 ACCEL=VCS
U 20 -20 10 0 3 0 LEVEL=VERILOG
U 20 -30 10 0 3 0 VERILOG=topctrlchange
U 20 -40 10 0 3 0 PINORDER=change[1:0] s_load s_loadin1 s_loadin2 s_rst s_rstin1 s_rstin2 s_start s_acqin1 s_acqin2 dds_rst ddsrstin1 ddsrstin2 s_acqnum[9:0] s_acqnumin1[9:0] s_acqnumin2[9:0] 
b 20 20 340 260
E
