read -sv run_verilog_mid/adder_32b_16_68_f469ab96501117d0d30784a52beff1bc.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_16_68_f469ab96501117d0d30784a52beff1bc_yosys.v
