// Seed: 38857166
module module_0 (
    output uwire id_0,
    output tri   id_1,
    input  wor   id_2,
    input  tri0  id_3,
    input  wand  id_4,
    input  tri0  id_5,
    input  wand  id_6,
    input  wire  id_7
);
  assign id_0 = id_5;
endmodule
module module_1 (
    output supply0 id_0,
    input tri0 id_1,
    input uwire id_2,
    output logic id_3,
    output logic id_4,
    output wire id_5,
    input logic id_6,
    input tri0 id_7,
    input wire id_8,
    output wand id_9,
    output wire id_10,
    input logic id_11
);
  assign id_3 = 1'b0;
  assign id_5 = 1 && 1;
  assign id_3 = id_11;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_8,
      id_8,
      id_1,
      id_7,
      id_8,
      id_7
  );
  assign modCall_1.id_7 = 0;
  initial begin : LABEL_0
    id_3 <= id_6;
  end
  assign id_0 = 1'b0;
  assign id_4 = id_11;
endmodule
