0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/lucas/Documents/fpga/lab6/lab6_2_1/lab6_2_1.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Users/lucas/Documents/fpga/lab6/lab6_2_1/lab6_2_1.srcs/sources_1/imports/new/T_ff_behav.v,1582776328,verilog,,C:/Users/lucas/Documents/fpga/lab6/lab6_2_1/lab6_2_1.srcs/sources_1/new/counter.v,,T_ff_enable_behavior,,,,,,,,
C:/Users/lucas/Documents/fpga/lab6/lab6_2_1/lab6_2_1.srcs/sources_1/new/counter.v,1583423126,verilog,,C:/Users/lucas/Documents/fpga/lab6/lab6_2_1/lab6_2_1.srcs/sources_1/new/counter_tb.v,,counter,,,,,,,,
C:/Users/lucas/Documents/fpga/lab6/lab6_2_1/lab6_2_1.srcs/sources_1/new/counter_tb.v,1584571196,verilog,,,,counter_tb,,,,,,,,
