set\_active\_design
===================

.. currentmodule:: ansys.aedt.core.emit

.. automethod:: Emit.set_active_design