{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1725551844247 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1725551844248 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep  5 12:57:24 2024 " "Processing started: Thu Sep  5 12:57:24 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1725551844248 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725551844248 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Sram_CIC -c Sram_CIC " "Command: quartus_map --read_settings_files=on --write_settings_files=off Sram_CIC -c Sram_CIC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725551844248 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1725551845004 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1725551845004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gazpa/documents/github/proyecto_final_dome/camara/programador/programador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gazpa/documents/github/proyecto_final_dome/camara/programador/programador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 programador-rtl " "Found design unit 1: programador-rtl" {  } { { "../../Camara/programador/programador.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Camara/programador/programador.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725551860601 ""} { "Info" "ISGN_ENTITY_NAME" "1 programador " "Found entity 1: programador" {  } { { "../../Camara/programador/programador.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Camara/programador/programador.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725551860601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725551860601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gazpa/documents/github/proyecto_final_dome/camara/programador/controlador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gazpa/documents/github/proyecto_final_dome/camara/programador/controlador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlador-rtl " "Found design unit 1: controlador-rtl" {  } { { "../../Camara/programador/controlador.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Camara/programador/controlador.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725551860605 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlador " "Found entity 1: controlador" {  } { { "../../Camara/programador/controlador.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Camara/programador/controlador.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725551860605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725551860605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gazpa/documents/github/proyecto_final_dome/camara/programador/programador_controlador_block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/gazpa/documents/github/proyecto_final_dome/camara/programador/programador_controlador_block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Programador_controlador_block " "Found entity 1: Programador_controlador_block" {  } { { "../../Camara/programador/Programador_controlador_block.bdf" "" { Schematic "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Camara/programador/Programador_controlador_block.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725551860608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725551860608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sram-behav " "Found design unit 1: sram-behav" {  } { { "sram.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/sram.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725551860612 ""} { "Info" "ISGN_ENTITY_NAME" "1 sram " "Found entity 1: sram" {  } { { "sram.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/sram.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725551860612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725551860612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "capture_input_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file capture_input_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Capture_Input_Controller-arch " "Found design unit 1: Capture_Input_Controller-arch" {  } { { "Capture_Input_Controller.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Capture_Input_Controller.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725551860615 ""} { "Info" "ISGN_ENTITY_NAME" "1 Capture_Input_Controller " "Found entity 1: Capture_Input_Controller" {  } { { "Capture_Input_Controller.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Capture_Input_Controller.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725551860615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725551860615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor-arch " "Found design unit 1: divisor-arch" {  } { { "divisor.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/divisor.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725551860619 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor " "Found entity 1: divisor" {  } { { "divisor.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/divisor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725551860619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725551860619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic_sram_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic_sram_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CIC_SRAM_controller-rtl " "Found design unit 1: CIC_SRAM_controller-rtl" {  } { { "CIC_SRAM_controller.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/CIC_SRAM_controller.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725551860623 ""} { "Info" "ISGN_ENTITY_NAME" "1 CIC_SRAM_controller " "Found entity 1: CIC_SRAM_controller" {  } { { "CIC_SRAM_controller.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/CIC_SRAM_controller.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725551860623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725551860623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "todo_junto_optimizado.bdf 1 1 " "Found 1 design units, including 1 entities, in source file todo_junto_optimizado.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 todo_junto_optimizado " "Found entity 1: todo_junto_optimizado" {  } { { "todo_junto_optimizado.bdf" "" { Schematic "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/todo_junto_optimizado.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725551860626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725551860626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_cic_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sram_cic_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sram_CIC_3-rtl " "Found design unit 1: Sram_CIC_3-rtl" {  } { { "Sram_CIC_3.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Sram_CIC_3.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725551860629 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sram_CIC_3 " "Found entity 1: Sram_CIC_3" {  } { { "Sram_CIC_3.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Sram_CIC_3.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725551860629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725551860629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_TX-RTL " "Found design unit 1: UART_TX-RTL" {  } { { "UART_TX.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/UART_TX.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725551860633 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_TX " "Found entity 1: UART_TX" {  } { { "UART_TX.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/UART_TX.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725551860633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725551860633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "todo_junto_uart.bdf 1 1 " "Found 1 design units, including 1 entities, in source file todo_junto_uart.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 todo_junto_UART " "Found entity 1: todo_junto_UART" {  } { { "todo_junto_UART.bdf" "" { Schematic "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/todo_junto_UART.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725551860636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725551860636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic_sram_controller_uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic_sram_controller_uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CIC_SRAM_controller_UART-rtl " "Found design unit 1: CIC_SRAM_controller_UART-rtl" {  } { { "CIC_SRAM_controller_UART.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/CIC_SRAM_controller_UART.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725551860640 ""} { "Info" "ISGN_ENTITY_NAME" "1 CIC_SRAM_controller_UART " "Found entity 1: CIC_SRAM_controller_UART" {  } { { "CIC_SRAM_controller_UART.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/CIC_SRAM_controller_UART.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725551860640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725551860640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_cic_completo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sram_cic_completo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sram_CIC_completo-rtl " "Found design unit 1: sram_CIC_completo-rtl" {  } { { "sram_cic_completo.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/sram_cic_completo.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725551860645 ""} { "Info" "ISGN_ENTITY_NAME" "1 sram_CIC_completo " "Found entity 1: sram_CIC_completo" {  } { { "sram_cic_completo.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/sram_cic_completo.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725551860645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725551860645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic_sram_controller_uart_mod.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic_sram_controller_uart_mod.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CIC_SRAM_controller_UART_mod-rtl " "Found design unit 1: CIC_SRAM_controller_UART_mod-rtl" {  } { { "CIC_SRAM_controller_UART_mod.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/CIC_SRAM_controller_UART_mod.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725551860649 ""} { "Info" "ISGN_ENTITY_NAME" "1 CIC_SRAM_controller_UART_mod " "Found entity 1: CIC_SRAM_controller_UART_mod" {  } { { "CIC_SRAM_controller_UART_mod.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/CIC_SRAM_controller_UART_mod.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725551860649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725551860649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "todo_junto_uart_2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file todo_junto_uart_2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 todo_junto_UART_2 " "Found entity 1: todo_junto_UART_2" {  } { { "todo_junto_UART_2.bdf" "" { Schematic "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/todo_junto_UART_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725551860653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725551860653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer_intermed.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buffer_intermed.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buffer_intermed-arch " "Found design unit 1: buffer_intermed-arch" {  } { { "buffer_intermed.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/buffer_intermed.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725551860657 ""} { "Info" "ISGN_ENTITY_NAME" "1 buffer_intermed " "Found entity 1: buffer_intermed" {  } { { "buffer_intermed.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/buffer_intermed.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725551860657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725551860657 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "todo_junto_UART " "Elaborating entity \"todo_junto_UART\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1725551860734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Programador_controlador_block Programador_controlador_block:inst5 " "Elaborating entity \"Programador_controlador_block\" for hierarchy \"Programador_controlador_block:inst5\"" {  } { { "todo_junto_UART.bdf" "inst5" { Schematic "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/todo_junto_UART.bdf" { { 432 880 1040 560 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725551860758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlador Programador_controlador_block:inst5\|controlador:inst " "Elaborating entity \"controlador\" for hierarchy \"Programador_controlador_block:inst5\|controlador:inst\"" {  } { { "../../Camara/programador/Programador_controlador_block.bdf" "inst" { Schematic "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Camara/programador/Programador_controlador_block.bdf" { { 96 272 432 272 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725551860763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "programador Programador_controlador_block:inst5\|programador:inst1 " "Elaborating entity \"programador\" for hierarchy \"Programador_controlador_block:inst5\|programador:inst1\"" {  } { { "../../Camara/programador/Programador_controlador_block.bdf" "inst1" { Schematic "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Camara/programador/Programador_controlador_block.bdf" { { 112 528 704 256 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725551860769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor divisor:inst2 " "Elaborating entity \"divisor\" for hierarchy \"divisor:inst2\"" {  } { { "todo_junto_UART.bdf" "inst2" { Schematic "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/todo_junto_UART.bdf" { { 432 632 784 512 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725551860773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram sram:inst3 " "Elaborating entity \"sram\" for hierarchy \"sram:inst3\"" {  } { { "todo_junto_UART.bdf" "inst3" { Schematic "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/todo_junto_UART.bdf" { { 104 1056 1320 280 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725551860775 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S_RAM_STATE sram.vhd(35) " "Verilog HDL or VHDL warning at sram.vhd(35): object \"S_RAM_STATE\" assigned a value but never read" {  } { { "sram.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/sram.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1725551860777 "|Block1|sram:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S_READ sram.vhd(38) " "Verilog HDL or VHDL warning at sram.vhd(38): object \"S_READ\" assigned a value but never read" {  } { { "sram.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/sram.vhd" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1725551860778 "|Block1|sram:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RESET_N sram.vhd(45) " "VHDL Process Statement warning at sram.vhd(45): signal \"RESET_N\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sram.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/sram.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1725551860778 "|Block1|sram:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SRAM_CE_N sram.vhd(43) " "VHDL Process Statement warning at sram.vhd(43): inferring latch(es) for signal or variable \"SRAM_CE_N\", which holds its previous value in one or more paths through the process" {  } { { "sram.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/sram.vhd" 43 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1725551860778 "|Block1|sram:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_CE_N sram.vhd(43) " "Inferred latch for \"SRAM_CE_N\" at sram.vhd(43)" {  } { { "sram.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/sram.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725551860778 "|Block1|sram:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CIC_SRAM_controller_UART CIC_SRAM_controller_UART:inst " "Elaborating entity \"CIC_SRAM_controller_UART\" for hierarchy \"CIC_SRAM_controller_UART:inst\"" {  } { { "todo_junto_UART.bdf" "inst" { Schematic "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/todo_junto_UART.bdf" { { 72 696 944 312 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725551860779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_TX UART_TX:inst6 " "Elaborating entity \"UART_TX\" for hierarchy \"UART_TX:inst6\"" {  } { { "todo_junto_UART.bdf" "inst6" { Schematic "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/todo_junto_UART.bdf" { { 624 928 1152 736 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725551860784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sram_CIC_3 Sram_CIC_3:inst1 " "Elaborating entity \"Sram_CIC_3\" for hierarchy \"Sram_CIC_3:inst1\"" {  } { { "todo_junto_UART.bdf" "inst1" { Schematic "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/todo_junto_UART.bdf" { { 168 400 608 344 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725551860786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer_intermed buffer_intermed:inst7 " "Elaborating entity \"buffer_intermed\" for hierarchy \"buffer_intermed:inst7\"" {  } { { "todo_junto_UART.bdf" "inst7" { Schematic "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/todo_junto_UART.bdf" { { 448 224 448 560 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725551860789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Capture_Input_Controller Capture_Input_Controller:inst4 " "Elaborating entity \"Capture_Input_Controller\" for hierarchy \"Capture_Input_Controller:inst4\"" {  } { { "todo_junto_UART.bdf" "inst4" { Schematic "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/todo_junto_UART.bdf" { { 232 112 328 408 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725551860791 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Sram_CIC_3:inst1\|add\[14\] " "Converted tri-state buffer \"Sram_CIC_3:inst1\|add\[14\]\" feeding internal logic into a wire" {  } { { "Sram_CIC_3.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Sram_CIC_3.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725551861109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Sram_CIC_3:inst1\|add\[13\] " "Converted tri-state buffer \"Sram_CIC_3:inst1\|add\[13\]\" feeding internal logic into a wire" {  } { { "Sram_CIC_3.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Sram_CIC_3.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725551861109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Sram_CIC_3:inst1\|add\[12\] " "Converted tri-state buffer \"Sram_CIC_3:inst1\|add\[12\]\" feeding internal logic into a wire" {  } { { "Sram_CIC_3.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Sram_CIC_3.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725551861109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Sram_CIC_3:inst1\|add\[11\] " "Converted tri-state buffer \"Sram_CIC_3:inst1\|add\[11\]\" feeding internal logic into a wire" {  } { { "Sram_CIC_3.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Sram_CIC_3.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725551861109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Sram_CIC_3:inst1\|add\[10\] " "Converted tri-state buffer \"Sram_CIC_3:inst1\|add\[10\]\" feeding internal logic into a wire" {  } { { "Sram_CIC_3.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Sram_CIC_3.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725551861109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Sram_CIC_3:inst1\|add\[9\] " "Converted tri-state buffer \"Sram_CIC_3:inst1\|add\[9\]\" feeding internal logic into a wire" {  } { { "Sram_CIC_3.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Sram_CIC_3.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725551861109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Sram_CIC_3:inst1\|add\[8\] " "Converted tri-state buffer \"Sram_CIC_3:inst1\|add\[8\]\" feeding internal logic into a wire" {  } { { "Sram_CIC_3.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Sram_CIC_3.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725551861109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Sram_CIC_3:inst1\|add\[7\] " "Converted tri-state buffer \"Sram_CIC_3:inst1\|add\[7\]\" feeding internal logic into a wire" {  } { { "Sram_CIC_3.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Sram_CIC_3.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725551861109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Sram_CIC_3:inst1\|add\[6\] " "Converted tri-state buffer \"Sram_CIC_3:inst1\|add\[6\]\" feeding internal logic into a wire" {  } { { "Sram_CIC_3.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Sram_CIC_3.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725551861109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Sram_CIC_3:inst1\|add\[5\] " "Converted tri-state buffer \"Sram_CIC_3:inst1\|add\[5\]\" feeding internal logic into a wire" {  } { { "Sram_CIC_3.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Sram_CIC_3.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725551861109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Sram_CIC_3:inst1\|add\[4\] " "Converted tri-state buffer \"Sram_CIC_3:inst1\|add\[4\]\" feeding internal logic into a wire" {  } { { "Sram_CIC_3.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Sram_CIC_3.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725551861109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Sram_CIC_3:inst1\|add\[3\] " "Converted tri-state buffer \"Sram_CIC_3:inst1\|add\[3\]\" feeding internal logic into a wire" {  } { { "Sram_CIC_3.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Sram_CIC_3.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725551861109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Sram_CIC_3:inst1\|add\[2\] " "Converted tri-state buffer \"Sram_CIC_3:inst1\|add\[2\]\" feeding internal logic into a wire" {  } { { "Sram_CIC_3.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Sram_CIC_3.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725551861109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Sram_CIC_3:inst1\|add\[1\] " "Converted tri-state buffer \"Sram_CIC_3:inst1\|add\[1\]\" feeding internal logic into a wire" {  } { { "Sram_CIC_3.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Sram_CIC_3.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725551861109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Sram_CIC_3:inst1\|add\[0\] " "Converted tri-state buffer \"Sram_CIC_3:inst1\|add\[0\]\" feeding internal logic into a wire" {  } { { "Sram_CIC_3.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Sram_CIC_3.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725551861109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Sram_CIC_3:inst1\|data_o\[15\] " "Converted tri-state buffer \"Sram_CIC_3:inst1\|data_o\[15\]\" feeding internal logic into a wire" {  } { { "Sram_CIC_3.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Sram_CIC_3.vhd" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725551861109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Sram_CIC_3:inst1\|data_o\[14\] " "Converted tri-state buffer \"Sram_CIC_3:inst1\|data_o\[14\]\" feeding internal logic into a wire" {  } { { "Sram_CIC_3.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Sram_CIC_3.vhd" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725551861109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Sram_CIC_3:inst1\|data_o\[13\] " "Converted tri-state buffer \"Sram_CIC_3:inst1\|data_o\[13\]\" feeding internal logic into a wire" {  } { { "Sram_CIC_3.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Sram_CIC_3.vhd" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725551861109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Sram_CIC_3:inst1\|data_o\[12\] " "Converted tri-state buffer \"Sram_CIC_3:inst1\|data_o\[12\]\" feeding internal logic into a wire" {  } { { "Sram_CIC_3.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Sram_CIC_3.vhd" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725551861109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Sram_CIC_3:inst1\|data_o\[11\] " "Converted tri-state buffer \"Sram_CIC_3:inst1\|data_o\[11\]\" feeding internal logic into a wire" {  } { { "Sram_CIC_3.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Sram_CIC_3.vhd" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725551861109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Sram_CIC_3:inst1\|data_o\[10\] " "Converted tri-state buffer \"Sram_CIC_3:inst1\|data_o\[10\]\" feeding internal logic into a wire" {  } { { "Sram_CIC_3.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Sram_CIC_3.vhd" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725551861109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Sram_CIC_3:inst1\|data_o\[9\] " "Converted tri-state buffer \"Sram_CIC_3:inst1\|data_o\[9\]\" feeding internal logic into a wire" {  } { { "Sram_CIC_3.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Sram_CIC_3.vhd" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725551861109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Sram_CIC_3:inst1\|data_o\[8\] " "Converted tri-state buffer \"Sram_CIC_3:inst1\|data_o\[8\]\" feeding internal logic into a wire" {  } { { "Sram_CIC_3.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Sram_CIC_3.vhd" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725551861109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Sram_CIC_3:inst1\|data_o\[7\] " "Converted tri-state buffer \"Sram_CIC_3:inst1\|data_o\[7\]\" feeding internal logic into a wire" {  } { { "Sram_CIC_3.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Sram_CIC_3.vhd" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725551861109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Sram_CIC_3:inst1\|data_o\[6\] " "Converted tri-state buffer \"Sram_CIC_3:inst1\|data_o\[6\]\" feeding internal logic into a wire" {  } { { "Sram_CIC_3.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Sram_CIC_3.vhd" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725551861109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Sram_CIC_3:inst1\|data_o\[5\] " "Converted tri-state buffer \"Sram_CIC_3:inst1\|data_o\[5\]\" feeding internal logic into a wire" {  } { { "Sram_CIC_3.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Sram_CIC_3.vhd" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725551861109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Sram_CIC_3:inst1\|data_o\[4\] " "Converted tri-state buffer \"Sram_CIC_3:inst1\|data_o\[4\]\" feeding internal logic into a wire" {  } { { "Sram_CIC_3.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Sram_CIC_3.vhd" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725551861109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Sram_CIC_3:inst1\|data_o\[3\] " "Converted tri-state buffer \"Sram_CIC_3:inst1\|data_o\[3\]\" feeding internal logic into a wire" {  } { { "Sram_CIC_3.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Sram_CIC_3.vhd" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725551861109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Sram_CIC_3:inst1\|data_o\[2\] " "Converted tri-state buffer \"Sram_CIC_3:inst1\|data_o\[2\]\" feeding internal logic into a wire" {  } { { "Sram_CIC_3.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Sram_CIC_3.vhd" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725551861109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Sram_CIC_3:inst1\|data_o\[1\] " "Converted tri-state buffer \"Sram_CIC_3:inst1\|data_o\[1\]\" feeding internal logic into a wire" {  } { { "Sram_CIC_3.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Sram_CIC_3.vhd" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725551861109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Sram_CIC_3:inst1\|data_o\[0\] " "Converted tri-state buffer \"Sram_CIC_3:inst1\|data_o\[0\]\" feeding internal logic into a wire" {  } { { "Sram_CIC_3.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Sram_CIC_3.vhd" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725551861109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Sram_CIC_3:inst1\|reset_o " "Converted tri-state buffer \"Sram_CIC_3:inst1\|reset_o\" feeding internal logic into a wire" {  } { { "Sram_CIC_3.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Sram_CIC_3.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725551861109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Sram_CIC_3:inst1\|r_w_O " "Converted tri-state buffer \"Sram_CIC_3:inst1\|r_w_O\" feeding internal logic into a wire" {  } { { "Sram_CIC_3.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Sram_CIC_3.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725551861109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Sram_CIC_3:inst1\|add\[15\] " "Converted tri-state buffer \"Sram_CIC_3:inst1\|add\[15\]\" feeding internal logic into a wire" {  } { { "Sram_CIC_3.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Sram_CIC_3.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725551861109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Sram_CIC_3:inst1\|add\[16\] " "Converted tri-state buffer \"Sram_CIC_3:inst1\|add\[16\]\" feeding internal logic into a wire" {  } { { "Sram_CIC_3.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Sram_CIC_3.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725551861109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Sram_CIC_3:inst1\|add\[17\] " "Converted tri-state buffer \"Sram_CIC_3:inst1\|add\[17\]\" feeding internal logic into a wire" {  } { { "Sram_CIC_3.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Sram_CIC_3.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725551861109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Sram_CIC_3:inst1\|add\[18\] " "Converted tri-state buffer \"Sram_CIC_3:inst1\|add\[18\]\" feeding internal logic into a wire" {  } { { "Sram_CIC_3.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Sram_CIC_3.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725551861109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Sram_CIC_3:inst1\|add\[19\] " "Converted tri-state buffer \"Sram_CIC_3:inst1\|add\[19\]\" feeding internal logic into a wire" {  } { { "Sram_CIC_3.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/Sram_CIC_3.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725551861109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CIC_SRAM_controller_UART:inst\|data\[12\] " "Converted tri-state buffer \"CIC_SRAM_controller_UART:inst\|data\[12\]\" feeding internal logic into a wire" {  } { { "CIC_SRAM_controller_UART.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/CIC_SRAM_controller_UART.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725551861109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CIC_SRAM_controller_UART:inst\|data\[11\] " "Converted tri-state buffer \"CIC_SRAM_controller_UART:inst\|data\[11\]\" feeding internal logic into a wire" {  } { { "CIC_SRAM_controller_UART.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/CIC_SRAM_controller_UART.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725551861109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CIC_SRAM_controller_UART:inst\|data\[10\] " "Converted tri-state buffer \"CIC_SRAM_controller_UART:inst\|data\[10\]\" feeding internal logic into a wire" {  } { { "CIC_SRAM_controller_UART.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/CIC_SRAM_controller_UART.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725551861109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CIC_SRAM_controller_UART:inst\|data\[9\] " "Converted tri-state buffer \"CIC_SRAM_controller_UART:inst\|data\[9\]\" feeding internal logic into a wire" {  } { { "CIC_SRAM_controller_UART.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/CIC_SRAM_controller_UART.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725551861109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CIC_SRAM_controller_UART:inst\|data\[8\] " "Converted tri-state buffer \"CIC_SRAM_controller_UART:inst\|data\[8\]\" feeding internal logic into a wire" {  } { { "CIC_SRAM_controller_UART.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/CIC_SRAM_controller_UART.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725551861109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CIC_SRAM_controller_UART:inst\|data\[7\] " "Converted tri-state buffer \"CIC_SRAM_controller_UART:inst\|data\[7\]\" feeding internal logic into a wire" {  } { { "CIC_SRAM_controller_UART.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/CIC_SRAM_controller_UART.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725551861109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CIC_SRAM_controller_UART:inst\|data\[6\] " "Converted tri-state buffer \"CIC_SRAM_controller_UART:inst\|data\[6\]\" feeding internal logic into a wire" {  } { { "CIC_SRAM_controller_UART.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/CIC_SRAM_controller_UART.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725551861109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CIC_SRAM_controller_UART:inst\|data\[5\] " "Converted tri-state buffer \"CIC_SRAM_controller_UART:inst\|data\[5\]\" feeding internal logic into a wire" {  } { { "CIC_SRAM_controller_UART.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/CIC_SRAM_controller_UART.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725551861109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CIC_SRAM_controller_UART:inst\|data\[4\] " "Converted tri-state buffer \"CIC_SRAM_controller_UART:inst\|data\[4\]\" feeding internal logic into a wire" {  } { { "CIC_SRAM_controller_UART.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/CIC_SRAM_controller_UART.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725551861109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CIC_SRAM_controller_UART:inst\|data\[3\] " "Converted tri-state buffer \"CIC_SRAM_controller_UART:inst\|data\[3\]\" feeding internal logic into a wire" {  } { { "CIC_SRAM_controller_UART.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/CIC_SRAM_controller_UART.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725551861109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CIC_SRAM_controller_UART:inst\|data\[2\] " "Converted tri-state buffer \"CIC_SRAM_controller_UART:inst\|data\[2\]\" feeding internal logic into a wire" {  } { { "CIC_SRAM_controller_UART.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/CIC_SRAM_controller_UART.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725551861109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CIC_SRAM_controller_UART:inst\|data\[1\] " "Converted tri-state buffer \"CIC_SRAM_controller_UART:inst\|data\[1\]\" feeding internal logic into a wire" {  } { { "CIC_SRAM_controller_UART.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/CIC_SRAM_controller_UART.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725551861109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CIC_SRAM_controller_UART:inst\|data\[0\] " "Converted tri-state buffer \"CIC_SRAM_controller_UART:inst\|data\[0\]\" feeding internal logic into a wire" {  } { { "CIC_SRAM_controller_UART.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/CIC_SRAM_controller_UART.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725551861109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CIC_SRAM_controller_UART:inst\|data\[13\] " "Converted tri-state buffer \"CIC_SRAM_controller_UART:inst\|data\[13\]\" feeding internal logic into a wire" {  } { { "CIC_SRAM_controller_UART.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/CIC_SRAM_controller_UART.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725551861109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CIC_SRAM_controller_UART:inst\|data\[14\] " "Converted tri-state buffer \"CIC_SRAM_controller_UART:inst\|data\[14\]\" feeding internal logic into a wire" {  } { { "CIC_SRAM_controller_UART.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/CIC_SRAM_controller_UART.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725551861109 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CIC_SRAM_controller_UART:inst\|data\[15\] " "Converted tri-state buffer \"CIC_SRAM_controller_UART:inst\|data\[15\]\" feeding internal logic into a wire" {  } { { "CIC_SRAM_controller_UART.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/CIC_SRAM_controller_UART.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1725551861109 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1725551861109 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sram.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/sram.vhd" 22 -1 0 } } { "sram.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/sram.vhd" 23 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1725551861721 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1725551861721 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Reset_camara VCC " "Pin \"Reset_camara\" is stuck at VCC" {  } { { "todo_junto_UART.bdf" "" { Schematic "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/todo_junto_UART.bdf" { { 520 1128 1304 536 "Reset_camara" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725551861894 "|todo_junto_UART|Reset_camara"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE GND " "Pin \"SRAM_CE\" is stuck at GND" {  } { { "todo_junto_UART.bdf" "" { Schematic "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/todo_junto_UART.bdf" { { 176 1392 1568 192 "SRAM_CE" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725551861894 "|todo_junto_UART|SRAM_CE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1725551861894 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1725551862016 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1725551863004 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725551863004 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Pix_data\[7\] " "No output dependent on input pin \"Pix_data\[7\]\"" {  } { { "todo_junto_UART.bdf" "" { Schematic "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/todo_junto_UART.bdf" { { 368 -120 48 384 "Pix_data" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725551863153 "|todo_junto_UART|Pix_data[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Pix_data\[6\] " "No output dependent on input pin \"Pix_data\[6\]\"" {  } { { "todo_junto_UART.bdf" "" { Schematic "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/todo_junto_UART.bdf" { { 368 -120 48 384 "Pix_data" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725551863153 "|todo_junto_UART|Pix_data[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Pix_data\[5\] " "No output dependent on input pin \"Pix_data\[5\]\"" {  } { { "todo_junto_UART.bdf" "" { Schematic "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/todo_junto_UART.bdf" { { 368 -120 48 384 "Pix_data" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725551863153 "|todo_junto_UART|Pix_data[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Pix_data\[4\] " "No output dependent on input pin \"Pix_data\[4\]\"" {  } { { "todo_junto_UART.bdf" "" { Schematic "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/todo_junto_UART.bdf" { { 368 -120 48 384 "Pix_data" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725551863153 "|todo_junto_UART|Pix_data[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Pix_data\[3\] " "No output dependent on input pin \"Pix_data\[3\]\"" {  } { { "todo_junto_UART.bdf" "" { Schematic "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/todo_junto_UART.bdf" { { 368 -120 48 384 "Pix_data" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725551863153 "|todo_junto_UART|Pix_data[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Pix_data\[2\] " "No output dependent on input pin \"Pix_data\[2\]\"" {  } { { "todo_junto_UART.bdf" "" { Schematic "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/todo_junto_UART.bdf" { { 368 -120 48 384 "Pix_data" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725551863153 "|todo_junto_UART|Pix_data[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Pix_data\[1\] " "No output dependent on input pin \"Pix_data\[1\]\"" {  } { { "todo_junto_UART.bdf" "" { Schematic "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/todo_junto_UART.bdf" { { 368 -120 48 384 "Pix_data" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725551863153 "|todo_junto_UART|Pix_data[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Pix_data\[0\] " "No output dependent on input pin \"Pix_data\[0\]\"" {  } { { "todo_junto_UART.bdf" "" { Schematic "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Sram_Controlador_camara/todo_junto_UART.bdf" { { 368 -120 48 384 "Pix_data" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725551863153 "|todo_junto_UART|Pix_data[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1725551863153 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "552 " "Implemented 552 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1725551863154 ""} { "Info" "ICUT_CUT_TM_OPINS" "61 " "Implemented 61 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1725551863154 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "17 " "Implemented 17 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1725551863154 ""} { "Info" "ICUT_CUT_TM_LCELLS" "459 " "Implemented 459 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1725551863154 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1725551863154 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 72 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 72 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4795 " "Peak virtual memory: 4795 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1725551863200 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep  5 12:57:43 2024 " "Processing ended: Thu Sep  5 12:57:43 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1725551863200 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1725551863200 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1725551863200 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1725551863200 ""}
