# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../testing.srcs/sources_1/new/ALU.v" \
"../../../../testing.srcs/sources_1/new/DataMemory.v" \
"../../../../testing.srcs/sources_1/new/Instruction_mem.v" \
"../../../../testing.srcs/sources_1/new/RegisterFile.v" \
"../../../../testing.srcs/sources_1/new/alu_control.v" \
"../../../../testing.srcs/sources_1/new/control.v" \
"../../../../testing.srcs/sources_1/new/dff.v" \
"../../../../testing.srcs/sources_1/new/instruction_decoder.v" \
"../../../../testing.srcs/sources_1/new/mux2.v" \
"../../../../testing.srcs/sources_1/new/mux4.v" \
"../../../../testing.srcs/sources_1/new/pc_block.v" \
"../../../../testing.srcs/sources_1/new/pc_comb.v" \
"../../../../testing.srcs/sources_1/new/signextender.v" \
"../../../../testing.srcs/sources_1/new/signextender2.v" \
"../../../../testing.srcs/sim_1/new/pc_test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
