Timing Analyzer report for pfa_sensor_fusion
Tue Aug 12 15:57:54 2025
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'clk_div'
 14. Slow 1200mV 85C Model Setup: 'clk_50MHz'
 15. Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Hold: 'clk_div'
 17. Slow 1200mV 85C Model Hold: 'clk_50MHz'
 18. Slow 1200mV 85C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Recovery: 'clk_div'
 20. Slow 1200mV 85C Model Removal: 'clk_div'
 21. Slow 1200mV 85C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 85C Model Metastability Summary
 23. Slow 1200mV 0C Model Fmax Summary
 24. Slow 1200mV 0C Model Setup Summary
 25. Slow 1200mV 0C Model Hold Summary
 26. Slow 1200mV 0C Model Recovery Summary
 27. Slow 1200mV 0C Model Removal Summary
 28. Slow 1200mV 0C Model Minimum Pulse Width Summary
 29. Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 30. Slow 1200mV 0C Model Setup: 'clk_div'
 31. Slow 1200mV 0C Model Setup: 'clk_50MHz'
 32. Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 33. Slow 1200mV 0C Model Hold: 'clk_div'
 34. Slow 1200mV 0C Model Hold: 'clk_50MHz'
 35. Slow 1200mV 0C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 36. Slow 1200mV 0C Model Recovery: 'clk_div'
 37. Slow 1200mV 0C Model Removal: 'clk_div'
 38. Slow 1200mV 0C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 39. Slow 1200mV 0C Model Metastability Summary
 40. Fast 1200mV 0C Model Setup Summary
 41. Fast 1200mV 0C Model Hold Summary
 42. Fast 1200mV 0C Model Recovery Summary
 43. Fast 1200mV 0C Model Removal Summary
 44. Fast 1200mV 0C Model Minimum Pulse Width Summary
 45. Fast 1200mV 0C Model Setup: 'clk_div'
 46. Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 47. Fast 1200mV 0C Model Setup: 'clk_50MHz'
 48. Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 49. Fast 1200mV 0C Model Hold: 'clk_div'
 50. Fast 1200mV 0C Model Hold: 'clk_50MHz'
 51. Fast 1200mV 0C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 52. Fast 1200mV 0C Model Recovery: 'clk_div'
 53. Fast 1200mV 0C Model Removal: 'clk_div'
 54. Fast 1200mV 0C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 55. Fast 1200mV 0C Model Metastability Summary
 56. Multicorner Timing Analysis Summary
 57. Board Trace Model Assignments
 58. Input Transition Times
 59. Signal Integrity Metrics (Slow 1200mv 0c Model)
 60. Signal Integrity Metrics (Slow 1200mv 85c Model)
 61. Signal Integrity Metrics (Fast 1200mv 0c Model)
 62. Setup Transfers
 63. Hold Transfers
 64. Recovery Transfers
 65. Removal Transfers
 66. Report TCCS
 67. Report RSKM
 68. Unconstrained Paths Summary
 69. Clock Status Summary
 70. Unconstrained Input Ports
 71. Unconstrained Output Ports
 72. Unconstrained Input Ports
 73. Unconstrained Output Ports
 74. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; pfa_sensor_fusion                                       ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE6E22C8                                             ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.61        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  13.5%      ;
;     Processors 3-12        ;   4.8%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                              ;
+------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+--------------------------------------------------------+----------------------------------------------------------+
; Clock Name                                           ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master    ; Source                                                 ; Targets                                                  ;
+------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+--------------------------------------------------------+----------------------------------------------------------+
; clk_50MHz                                            ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                        ; { clk_50MHz }                                            ;
; clk_div                                              ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                        ; { clk_div }                                              ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 7.516  ; 133.05 MHz ; 0.000 ; 3.758  ; 50.00      ; 56        ; 149         ;       ;        ;           ;            ; false    ; clk_50MHz ; pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pll_inst|altpll_component|auto_generated|pll1|clk[0] } ;
+------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+--------------------------------------------------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                        ;
+-----------+-----------------+------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                           ; Note ;
+-----------+-----------------+------------------------------------------------------+------+
; 53.38 MHz ; 53.38 MHz       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 95.6 MHz  ; 95.6 MHz        ; clk_div                                              ;      ;
+-----------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                            ;
+------------------------------------------------------+---------+---------------+
; Clock                                                ; Slack   ; End Point TNS ;
+------------------------------------------------------+---------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -11.219 ; -7962.466     ;
; clk_div                                              ; -9.460  ; -243.882      ;
; clk_50MHz                                            ; -0.917  ; -0.917        ;
+------------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                           ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.431 ; 0.000         ;
; clk_div                                              ; 0.502 ; 0.000         ;
; clk_50MHz                                            ; 0.709 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                        ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -6.320 ; -237.487      ;
; clk_div                                              ; -3.101 ; -153.987      ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                        ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; clk_div                                              ; 1.719 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.811 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                             ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; clk_div                                              ; -1.487 ; -99.629       ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.315  ; 0.000         ;
; clk_50MHz                                            ; 9.761  ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                          ;
+---------+-----------------------------------------+---------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                               ; To Node                                           ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------+---------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -11.219 ; fifo_buffer:pixel_fifo|write_ptr_bin[4] ; vga_frame_reader:frame_reader|pixels_read_reg[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.406      ; 19.142     ;
; -11.123 ; fifo_buffer:pixel_fifo|write_ptr_bin[4] ; vga_frame_reader:frame_reader|pixels_read_reg[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.376      ; 19.016     ;
; -11.112 ; fifo_buffer:pixel_fifo|write_ptr_bin[4] ; vga_frame_reader:frame_reader|pixels_read_reg[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.376      ; 19.005     ;
; -11.104 ; fifo_buffer:pixel_fifo|write_ptr_bin[5] ; vga_frame_reader:frame_reader|pixels_read_reg[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.406      ; 19.027     ;
; -11.072 ; fifo_buffer:pixel_fifo|write_ptr_bin[6] ; vga_frame_reader:frame_reader|pixels_read_reg[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.406      ; 18.995     ;
; -11.033 ; fifo_buffer:pixel_fifo|write_ptr_bin[4] ; vga_frame_reader:frame_reader|pixels_read_reg[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.376      ; 18.926     ;
; -11.008 ; fifo_buffer:pixel_fifo|write_ptr_bin[5] ; vga_frame_reader:frame_reader|pixels_read_reg[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.376      ; 18.901     ;
; -10.997 ; fifo_buffer:pixel_fifo|write_ptr_bin[5] ; vga_frame_reader:frame_reader|pixels_read_reg[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.376      ; 18.890     ;
; -10.978 ; fifo_buffer:pixel_fifo|write_ptr_bin[4] ; vga_frame_reader:frame_reader|pixels_read_reg[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.376      ; 18.871     ;
; -10.976 ; fifo_buffer:pixel_fifo|write_ptr_bin[6] ; vga_frame_reader:frame_reader|pixels_read_reg[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.376      ; 18.869     ;
; -10.965 ; fifo_buffer:pixel_fifo|write_ptr_bin[6] ; vga_frame_reader:frame_reader|pixels_read_reg[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.376      ; 18.858     ;
; -10.918 ; fifo_buffer:pixel_fifo|write_ptr_bin[5] ; vga_frame_reader:frame_reader|pixels_read_reg[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.376      ; 18.811     ;
; -10.900 ; fifo_buffer:pixel_fifo|write_ptr_bin[4] ; vga_frame_reader:frame_reader|pixels_read_reg[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.406      ; 18.823     ;
; -10.886 ; fifo_buffer:pixel_fifo|write_ptr_bin[6] ; vga_frame_reader:frame_reader|pixels_read_reg[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.376      ; 18.779     ;
; -10.863 ; fifo_buffer:pixel_fifo|write_ptr_bin[5] ; vga_frame_reader:frame_reader|pixels_read_reg[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.376      ; 18.756     ;
; -10.848 ; fifo_buffer:pixel_fifo|write_ptr_bin[4] ; vga_frame_reader:frame_reader|pixels_read_reg[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.406      ; 18.771     ;
; -10.831 ; fifo_buffer:pixel_fifo|write_ptr_bin[6] ; vga_frame_reader:frame_reader|pixels_read_reg[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.376      ; 18.724     ;
; -10.817 ; fifo_buffer:pixel_fifo|write_ptr_bin[7] ; vga_frame_reader:frame_reader|pixels_read_reg[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.406      ; 18.740     ;
; -10.785 ; fifo_buffer:pixel_fifo|write_ptr_bin[5] ; vga_frame_reader:frame_reader|pixels_read_reg[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.406      ; 18.708     ;
; -10.753 ; fifo_buffer:pixel_fifo|write_ptr_bin[6] ; vga_frame_reader:frame_reader|pixels_read_reg[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.406      ; 18.676     ;
; -10.733 ; fifo_buffer:pixel_fifo|write_ptr_bin[5] ; vga_frame_reader:frame_reader|pixels_read_reg[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.406      ; 18.656     ;
; -10.721 ; fifo_buffer:pixel_fifo|write_ptr_bin[7] ; vga_frame_reader:frame_reader|pixels_read_reg[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.376      ; 18.614     ;
; -10.710 ; fifo_buffer:pixel_fifo|write_ptr_bin[7] ; vga_frame_reader:frame_reader|pixels_read_reg[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.376      ; 18.603     ;
; -10.701 ; fifo_buffer:pixel_fifo|write_ptr_bin[6] ; vga_frame_reader:frame_reader|pixels_read_reg[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.406      ; 18.624     ;
; -10.636 ; fifo_buffer:pixel_fifo|write_ptr_bin[4] ; vga_frame_reader:frame_reader|pixels_read_reg[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.376      ; 18.529     ;
; -10.631 ; fifo_buffer:pixel_fifo|write_ptr_bin[7] ; vga_frame_reader:frame_reader|pixels_read_reg[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.376      ; 18.524     ;
; -10.576 ; fifo_buffer:pixel_fifo|write_ptr_bin[7] ; vga_frame_reader:frame_reader|pixels_read_reg[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.376      ; 18.469     ;
; -10.541 ; fifo_buffer:pixel_fifo|write_ptr_bin[4] ; vga_frame_reader:frame_reader|pixels_read_reg[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.376      ; 18.434     ;
; -10.521 ; fifo_buffer:pixel_fifo|write_ptr_bin[5] ; vga_frame_reader:frame_reader|pixels_read_reg[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.376      ; 18.414     ;
; -10.498 ; fifo_buffer:pixel_fifo|write_ptr_bin[7] ; vga_frame_reader:frame_reader|pixels_read_reg[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.406      ; 18.421     ;
; -10.491 ; fifo_buffer:pixel_fifo|write_ptr_bin[4] ; vga_frame_reader:frame_reader|pixels_read_reg[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.376      ; 18.384     ;
; -10.489 ; fifo_buffer:pixel_fifo|write_ptr_bin[6] ; vga_frame_reader:frame_reader|pixels_read_reg[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.376      ; 18.382     ;
; -10.446 ; fifo_buffer:pixel_fifo|write_ptr_bin[7] ; vga_frame_reader:frame_reader|pixels_read_reg[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.406      ; 18.369     ;
; -10.433 ; fifo_buffer:pixel_fifo|write_ptr_bin[4] ; vga_frame_reader:frame_reader|pixels_read_reg[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.358      ; 18.308     ;
; -10.426 ; fifo_buffer:pixel_fifo|write_ptr_bin[5] ; vga_frame_reader:frame_reader|pixels_read_reg[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.376      ; 18.319     ;
; -10.417 ; fifo_buffer:pixel_fifo|write_ptr_bin[4] ; vga_frame_reader:frame_reader|pixels_read_reg[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.085     ; 17.849     ;
; -10.394 ; fifo_buffer:pixel_fifo|write_ptr_bin[6] ; vga_frame_reader:frame_reader|pixels_read_reg[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.376      ; 18.287     ;
; -10.378 ; fifo_buffer:pixel_fifo|write_ptr_bin[4] ; vga_frame_reader:frame_reader|pixels_read_reg[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.392      ; 18.287     ;
; -10.376 ; fifo_buffer:pixel_fifo|write_ptr_bin[5] ; vga_frame_reader:frame_reader|pixels_read_reg[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.376      ; 18.269     ;
; -10.375 ; fifo_buffer:pixel_fifo|write_ptr_bin[3] ; vga_frame_reader:frame_reader|pixels_read_reg[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.406      ; 18.298     ;
; -10.366 ; fifo_buffer:pixel_fifo|write_ptr_bin[4] ; vga_frame_reader:frame_reader|pixels_read_reg[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.085     ; 17.798     ;
; -10.346 ; fifo_buffer:pixel_fifo|write_ptr_bin[2] ; vga_frame_reader:frame_reader|pixels_read_reg[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.406      ; 18.269     ;
; -10.344 ; fifo_buffer:pixel_fifo|write_ptr_bin[6] ; vga_frame_reader:frame_reader|pixels_read_reg[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.376      ; 18.237     ;
; -10.318 ; fifo_buffer:pixel_fifo|write_ptr_bin[5] ; vga_frame_reader:frame_reader|pixels_read_reg[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.358      ; 18.193     ;
; -10.302 ; fifo_buffer:pixel_fifo|write_ptr_bin[5] ; vga_frame_reader:frame_reader|pixels_read_reg[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.085     ; 17.734     ;
; -10.286 ; fifo_buffer:pixel_fifo|write_ptr_bin[6] ; vga_frame_reader:frame_reader|pixels_read_reg[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.358      ; 18.161     ;
; -10.279 ; fifo_buffer:pixel_fifo|write_ptr_bin[4] ; vga_frame_reader:frame_reader|pixels_in_line[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.072     ; 17.724     ;
; -10.279 ; fifo_buffer:pixel_fifo|write_ptr_bin[3] ; vga_frame_reader:frame_reader|pixels_read_reg[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.376      ; 18.172     ;
; -10.278 ; fifo_buffer:pixel_fifo|write_ptr_bin[4] ; vga_frame_reader:frame_reader|pixels_in_line[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.072     ; 17.723     ;
; -10.278 ; fifo_buffer:pixel_fifo|write_ptr_bin[4] ; vga_frame_reader:frame_reader|pixels_in_line[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.072     ; 17.723     ;
; -10.271 ; fifo_buffer:pixel_fifo|write_ptr_bin[4] ; vga_frame_reader:frame_reader|pixels_in_line[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.072     ; 17.716     ;
; -10.270 ; fifo_buffer:pixel_fifo|write_ptr_bin[6] ; vga_frame_reader:frame_reader|pixels_read_reg[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.085     ; 17.702     ;
; -10.268 ; fifo_buffer:pixel_fifo|write_ptr_bin[3] ; vga_frame_reader:frame_reader|pixels_read_reg[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.376      ; 18.161     ;
; -10.263 ; fifo_buffer:pixel_fifo|write_ptr_bin[5] ; vga_frame_reader:frame_reader|pixels_read_reg[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.392      ; 18.172     ;
; -10.251 ; fifo_buffer:pixel_fifo|write_ptr_bin[5] ; vga_frame_reader:frame_reader|pixels_read_reg[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.085     ; 17.683     ;
; -10.250 ; fifo_buffer:pixel_fifo|write_ptr_bin[2] ; vga_frame_reader:frame_reader|pixels_read_reg[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.376      ; 18.143     ;
; -10.239 ; fifo_buffer:pixel_fifo|write_ptr_bin[2] ; vga_frame_reader:frame_reader|pixels_read_reg[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.376      ; 18.132     ;
; -10.234 ; fifo_buffer:pixel_fifo|write_ptr_bin[7] ; vga_frame_reader:frame_reader|pixels_read_reg[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.376      ; 18.127     ;
; -10.231 ; fifo_buffer:pixel_fifo|write_ptr_bin[4] ; vga_frame_reader:frame_reader|pixels_read_reg[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.392      ; 18.140     ;
; -10.231 ; fifo_buffer:pixel_fifo|write_ptr_bin[6] ; vga_frame_reader:frame_reader|pixels_read_reg[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.392      ; 18.140     ;
; -10.219 ; fifo_buffer:pixel_fifo|write_ptr_bin[6] ; vga_frame_reader:frame_reader|pixels_read_reg[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.085     ; 17.651     ;
; -10.209 ; fifo_buffer:pixel_fifo|write_ptr_bin[4] ; vga_frame_reader:frame_reader|pixels_read_reg[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.392      ; 18.118     ;
; -10.189 ; fifo_buffer:pixel_fifo|write_ptr_bin[3] ; vga_frame_reader:frame_reader|pixels_read_reg[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.376      ; 18.082     ;
; -10.164 ; fifo_buffer:pixel_fifo|write_ptr_bin[5] ; vga_frame_reader:frame_reader|pixels_in_line[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.072     ; 17.609     ;
; -10.163 ; fifo_buffer:pixel_fifo|write_ptr_bin[5] ; vga_frame_reader:frame_reader|pixels_in_line[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.072     ; 17.608     ;
; -10.163 ; fifo_buffer:pixel_fifo|write_ptr_bin[5] ; vga_frame_reader:frame_reader|pixels_in_line[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.072     ; 17.608     ;
; -10.160 ; fifo_buffer:pixel_fifo|write_ptr_bin[4] ; vga_frame_reader:frame_reader|pixels_in_line[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.072     ; 17.605     ;
; -10.160 ; fifo_buffer:pixel_fifo|write_ptr_bin[2] ; vga_frame_reader:frame_reader|pixels_read_reg[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.376      ; 18.053     ;
; -10.156 ; fifo_buffer:pixel_fifo|write_ptr_bin[5] ; vga_frame_reader:frame_reader|pixels_in_line[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.072     ; 17.601     ;
; -10.139 ; fifo_buffer:pixel_fifo|write_ptr_bin[7] ; vga_frame_reader:frame_reader|pixels_read_reg[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.376      ; 18.032     ;
; -10.134 ; fifo_buffer:pixel_fifo|write_ptr_bin[3] ; vga_frame_reader:frame_reader|pixels_read_reg[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.376      ; 18.027     ;
; -10.132 ; fifo_buffer:pixel_fifo|write_ptr_bin[6] ; vga_frame_reader:frame_reader|pixels_in_line[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.072     ; 17.577     ;
; -10.131 ; fifo_buffer:pixel_fifo|write_ptr_bin[6] ; vga_frame_reader:frame_reader|pixels_in_line[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.072     ; 17.576     ;
; -10.131 ; fifo_buffer:pixel_fifo|write_ptr_bin[6] ; vga_frame_reader:frame_reader|pixels_in_line[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.072     ; 17.576     ;
; -10.124 ; fifo_buffer:pixel_fifo|write_ptr_bin[6] ; vga_frame_reader:frame_reader|pixels_in_line[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.072     ; 17.569     ;
; -10.116 ; fifo_buffer:pixel_fifo|write_ptr_bin[5] ; vga_frame_reader:frame_reader|pixels_read_reg[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.392      ; 18.025     ;
; -10.105 ; fifo_buffer:pixel_fifo|write_ptr_bin[2] ; vga_frame_reader:frame_reader|pixels_read_reg[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.376      ; 17.998     ;
; -10.094 ; fifo_buffer:pixel_fifo|write_ptr_bin[5] ; vga_frame_reader:frame_reader|pixels_read_reg[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.392      ; 18.003     ;
; -10.089 ; fifo_buffer:pixel_fifo|write_ptr_bin[7] ; vga_frame_reader:frame_reader|pixels_read_reg[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.376      ; 17.982     ;
; -10.086 ; fifo_buffer:pixel_fifo|write_ptr_bin[4] ; vga_frame_reader:frame_reader|pixels_read_reg[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.392      ; 17.995     ;
; -10.084 ; fifo_buffer:pixel_fifo|write_ptr_bin[6] ; vga_frame_reader:frame_reader|pixels_read_reg[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.392      ; 17.993     ;
; -10.081 ; fifo_buffer:pixel_fifo|write_ptr_bin[8] ; vga_frame_reader:frame_reader|pixels_read_reg[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.406      ; 18.004     ;
; -10.062 ; fifo_buffer:pixel_fifo|write_ptr_bin[6] ; vga_frame_reader:frame_reader|pixels_read_reg[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.392      ; 17.971     ;
; -10.056 ; fifo_buffer:pixel_fifo|write_ptr_bin[3] ; vga_frame_reader:frame_reader|pixels_read_reg[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.406      ; 17.979     ;
; -10.045 ; fifo_buffer:pixel_fifo|write_ptr_bin[5] ; vga_frame_reader:frame_reader|pixels_in_line[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.072     ; 17.490     ;
; -10.031 ; fifo_buffer:pixel_fifo|write_ptr_bin[7] ; vga_frame_reader:frame_reader|pixels_read_reg[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.358      ; 17.906     ;
; -10.027 ; fifo_buffer:pixel_fifo|write_ptr_bin[2] ; vga_frame_reader:frame_reader|pixels_read_reg[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.406      ; 17.950     ;
; -10.015 ; fifo_buffer:pixel_fifo|write_ptr_bin[4] ; vga_frame_reader:frame_reader|pixels_read_reg[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.085     ; 17.447     ;
; -10.015 ; fifo_buffer:pixel_fifo|write_ptr_bin[7] ; vga_frame_reader:frame_reader|pixels_read_reg[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.085     ; 17.447     ;
; -10.013 ; fifo_buffer:pixel_fifo|write_ptr_bin[6] ; vga_frame_reader:frame_reader|pixels_in_line[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.072     ; 17.458     ;
; -10.004 ; fifo_buffer:pixel_fifo|write_ptr_bin[3] ; vga_frame_reader:frame_reader|pixels_read_reg[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.406      ; 17.927     ;
; -9.985  ; fifo_buffer:pixel_fifo|write_ptr_bin[8] ; vga_frame_reader:frame_reader|pixels_read_reg[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.376      ; 17.878     ;
; -9.976  ; fifo_buffer:pixel_fifo|write_ptr_bin[7] ; vga_frame_reader:frame_reader|pixels_read_reg[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.392      ; 17.885     ;
; -9.975  ; fifo_buffer:pixel_fifo|write_ptr_bin[2] ; vga_frame_reader:frame_reader|pixels_read_reg[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.406      ; 17.898     ;
; -9.974  ; fifo_buffer:pixel_fifo|write_ptr_bin[8] ; vga_frame_reader:frame_reader|pixels_read_reg[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.376      ; 17.867     ;
; -9.971  ; fifo_buffer:pixel_fifo|write_ptr_bin[5] ; vga_frame_reader:frame_reader|pixels_read_reg[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.392      ; 17.880     ;
; -9.964  ; fifo_buffer:pixel_fifo|write_ptr_bin[7] ; vga_frame_reader:frame_reader|pixels_read_reg[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.085     ; 17.396     ;
; -9.939  ; fifo_buffer:pixel_fifo|write_ptr_bin[6] ; vga_frame_reader:frame_reader|pixels_read_reg[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.392      ; 17.848     ;
; -9.930  ; fifo_buffer:pixel_fifo|write_ptr_bin[4] ; vga_frame_reader:frame_reader|pixels_in_line[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.072     ; 17.375     ;
; -9.928  ; fifo_buffer:pixel_fifo|write_ptr_bin[4] ; vga_frame_reader:frame_reader|pixels_in_line[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.072     ; 17.373     ;
+---------+-----------------------------------------+---------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_div'                                                                                                                                                                          ;
+--------+------------------------------------------------+-----------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                 ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+-----------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -9.460 ; fifo_buffer:pixel_fifo|read_ptr_bin[2]         ; fifo_buffer:pixel_fifo|read_data[2]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.082     ; 10.379     ;
; -9.180 ; fifo_buffer:pixel_fifo|read_ptr_bin[3]         ; fifo_buffer:pixel_fifo|read_data[2]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.082     ; 10.099     ;
; -9.056 ; fifo_buffer:pixel_fifo|read_ptr_bin[0]         ; fifo_buffer:pixel_fifo|read_data[1]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.090     ; 9.967      ;
; -9.017 ; fifo_buffer:pixel_fifo|read_ptr_bin[1]         ; fifo_buffer:pixel_fifo|read_data[1]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.090     ; 9.928      ;
; -8.798 ; fifo_buffer:pixel_fifo|read_ptr_bin[6]         ; fifo_buffer:pixel_fifo|read_data[2]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.082     ; 9.717      ;
; -8.792 ; fifo_buffer:pixel_fifo|read_ptr_bin[6]         ; fifo_buffer:pixel_fifo|read_data[1]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.090     ; 9.703      ;
; -8.769 ; fifo_buffer:pixel_fifo|read_ptr_bin[0]         ; fifo_buffer:pixel_fifo|read_data[2]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.082     ; 9.688      ;
; -8.755 ; fifo_buffer:pixel_fifo|read_ptr_bin[4]         ; fifo_buffer:pixel_fifo|read_data[1]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.090     ; 9.666      ;
; -8.729 ; fifo_buffer:pixel_fifo|read_ptr_bin[7]         ; fifo_buffer:pixel_fifo|read_data[2]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.082     ; 9.648      ;
; -8.710 ; fifo_buffer:pixel_fifo|read_ptr_bin[7]         ; fifo_buffer:pixel_fifo|read_data[1]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.090     ; 9.621      ;
; -8.667 ; fifo_buffer:pixel_fifo|read_ptr_bin[2]         ; fifo_buffer:pixel_fifo|read_data[1]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.090     ; 9.578      ;
; -8.616 ; fifo_buffer:pixel_fifo|read_ptr_bin[4]         ; fifo_buffer:pixel_fifo|read_data[0]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.082     ; 9.535      ;
; -8.566 ; fifo_buffer:pixel_fifo|read_ptr_bin[4]         ; fifo_buffer:pixel_fifo|read_data[2]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.082     ; 9.485      ;
; -8.556 ; fifo_buffer:pixel_fifo|read_ptr_bin[5]         ; fifo_buffer:pixel_fifo|read_data[2]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.082     ; 9.475      ;
; -8.512 ; fifo_buffer:pixel_fifo|read_ptr_bin[5]         ; fifo_buffer:pixel_fifo|read_data[0]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.082     ; 9.431      ;
; -8.498 ; fifo_buffer:pixel_fifo|read_ptr_bin[1]         ; fifo_buffer:pixel_fifo|read_data[2]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.082     ; 9.417      ;
; -8.405 ; fifo_buffer:pixel_fifo|read_ptr_bin[5]         ; fifo_buffer:pixel_fifo|read_data[1]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.090     ; 9.316      ;
; -8.396 ; fifo_buffer:pixel_fifo|read_ptr_bin[3]         ; fifo_buffer:pixel_fifo|read_data[1]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.090     ; 9.307      ;
; -8.303 ; fifo_buffer:pixel_fifo|read_ptr_bin[1]         ; fifo_buffer:pixel_fifo|read_data[0]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.082     ; 9.222      ;
; -8.220 ; fifo_buffer:pixel_fifo|read_ptr_bin[3]         ; fifo_buffer:pixel_fifo|read_data[0]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.082     ; 9.139      ;
; -8.159 ; fifo_buffer:pixel_fifo|read_ptr_bin[0]         ; fifo_buffer:pixel_fifo|read_data[0]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.082     ; 9.078      ;
; -8.118 ; fifo_buffer:pixel_fifo|read_ptr_bin[7]         ; fifo_buffer:pixel_fifo|read_data[0]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.082     ; 9.037      ;
; -8.110 ; fifo_buffer:pixel_fifo|read_ptr_bin[6]         ; fifo_buffer:pixel_fifo|read_data[0]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.082     ; 9.029      ;
; -8.106 ; fifo_buffer:pixel_fifo|read_ptr_bin[2]         ; fifo_buffer:pixel_fifo|read_data[0]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.082     ; 9.025      ;
; -7.915 ; fifo_buffer:pixel_fifo|memory~7                ; fifo_buffer:pixel_fifo|read_data[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.913      ; 9.753      ;
; -7.577 ; fifo_buffer:pixel_fifo|memory~580              ; fifo_buffer:pixel_fifo|read_data[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.930      ; 9.432      ;
; -7.425 ; fifo_buffer:pixel_fifo|read_ptr_gray[6]        ; fifo_buffer:pixel_fifo|read_ptr_gray[6] ; clk_div                                              ; clk_div     ; 1.000        ; -0.082     ; 8.344      ;
; -7.423 ; fifo_buffer:pixel_fifo|read_ptr_gray[6]        ; fifo_buffer:pixel_fifo|read_ptr_gray[7] ; clk_div                                              ; clk_div     ; 1.000        ; -0.082     ; 8.342      ;
; -7.422 ; fifo_buffer:pixel_fifo|read_ptr_gray[1]        ; fifo_buffer:pixel_fifo|read_ptr_gray[6] ; clk_div                                              ; clk_div     ; 1.000        ; -0.086     ; 8.337      ;
; -7.420 ; fifo_buffer:pixel_fifo|read_ptr_gray[1]        ; fifo_buffer:pixel_fifo|read_ptr_gray[7] ; clk_div                                              ; clk_div     ; 1.000        ; -0.086     ; 8.335      ;
; -7.404 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[1] ; fifo_buffer:pixel_fifo|read_ptr_gray[6] ; clk_div                                              ; clk_div     ; 1.000        ; -0.086     ; 8.319      ;
; -7.402 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[1] ; fifo_buffer:pixel_fifo|read_ptr_gray[7] ; clk_div                                              ; clk_div     ; 1.000        ; -0.086     ; 8.317      ;
; -7.368 ; fifo_buffer:pixel_fifo|memory~1076             ; fifo_buffer:pixel_fifo|read_data[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.948      ; 9.241      ;
; -7.330 ; fifo_buffer:pixel_fifo|read_ptr_gray[6]        ; fifo_buffer:pixel_fifo|read_ptr_gray[8] ; clk_div                                              ; clk_div     ; 1.000        ; -0.081     ; 8.250      ;
; -7.327 ; fifo_buffer:pixel_fifo|read_ptr_gray[1]        ; fifo_buffer:pixel_fifo|read_ptr_gray[8] ; clk_div                                              ; clk_div     ; 1.000        ; -0.085     ; 8.243      ;
; -7.309 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[1] ; fifo_buffer:pixel_fifo|read_ptr_gray[8] ; clk_div                                              ; clk_div     ; 1.000        ; -0.085     ; 8.225      ;
; -7.283 ; fifo_buffer:pixel_fifo|memory~137              ; fifo_buffer:pixel_fifo|read_data[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.447      ; 8.655      ;
; -7.235 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[6] ; fifo_buffer:pixel_fifo|read_ptr_gray[6] ; clk_div                                              ; clk_div     ; 1.000        ; -0.082     ; 8.154      ;
; -7.233 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[6] ; fifo_buffer:pixel_fifo|read_ptr_gray[7] ; clk_div                                              ; clk_div     ; 1.000        ; -0.082     ; 8.152      ;
; -7.229 ; fifo_buffer:pixel_fifo|read_ptr_gray[4]        ; fifo_buffer:pixel_fifo|read_ptr_gray[6] ; clk_div                                              ; clk_div     ; 1.000        ; -0.082     ; 8.148      ;
; -7.227 ; fifo_buffer:pixel_fifo|read_ptr_gray[4]        ; fifo_buffer:pixel_fifo|read_ptr_gray[7] ; clk_div                                              ; clk_div     ; 1.000        ; -0.082     ; 8.146      ;
; -7.223 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[4] ; fifo_buffer:pixel_fifo|read_ptr_gray[6] ; clk_div                                              ; clk_div     ; 1.000        ; -0.082     ; 8.142      ;
; -7.221 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[4] ; fifo_buffer:pixel_fifo|read_ptr_gray[7] ; clk_div                                              ; clk_div     ; 1.000        ; -0.082     ; 8.140      ;
; -7.183 ; fifo_buffer:pixel_fifo|memory~416              ; fifo_buffer:pixel_fifo|read_data[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.400      ; 8.508      ;
; -7.175 ; fifo_buffer:pixel_fifo|memory~851              ; fifo_buffer:pixel_fifo|read_data[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.448      ; 8.548      ;
; -7.173 ; fifo_buffer:pixel_fifo|memory~196              ; fifo_buffer:pixel_fifo|read_data[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.909      ; 9.007      ;
; -7.155 ; fifo_buffer:pixel_fifo|memory~559              ; fifo_buffer:pixel_fifo|read_data[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.434      ; 8.514      ;
; -7.152 ; fifo_buffer:pixel_fifo|memory~64               ; fifo_buffer:pixel_fifo|read_data[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.344      ; 8.421      ;
; -7.146 ; fifo_buffer:pixel_fifo|memory~1250             ; fifo_buffer:pixel_fifo|read_data[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.475      ; 8.546      ;
; -7.146 ; fifo_buffer:pixel_fifo|memory~1079             ; fifo_buffer:pixel_fifo|read_data[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.916      ; 8.987      ;
; -7.141 ; fifo_buffer:pixel_fifo|read_ptr_gray[2]        ; fifo_buffer:pixel_fifo|read_ptr_gray[6] ; clk_div                                              ; clk_div     ; 1.000        ; -0.081     ; 8.061      ;
; -7.140 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[6] ; fifo_buffer:pixel_fifo|read_ptr_gray[8] ; clk_div                                              ; clk_div     ; 1.000        ; -0.081     ; 8.060      ;
; -7.139 ; fifo_buffer:pixel_fifo|read_ptr_gray[2]        ; fifo_buffer:pixel_fifo|read_ptr_gray[7] ; clk_div                                              ; clk_div     ; 1.000        ; -0.081     ; 8.059      ;
; -7.134 ; fifo_buffer:pixel_fifo|read_ptr_gray[4]        ; fifo_buffer:pixel_fifo|read_ptr_gray[8] ; clk_div                                              ; clk_div     ; 1.000        ; -0.081     ; 8.054      ;
; -7.130 ; fifo_buffer:pixel_fifo|memory~1463             ; fifo_buffer:pixel_fifo|read_data[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.917      ; 8.972      ;
; -7.128 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[4] ; fifo_buffer:pixel_fifo|read_ptr_gray[8] ; clk_div                                              ; clk_div     ; 1.000        ; -0.081     ; 8.048      ;
; -7.106 ; fifo_buffer:pixel_fifo|memory~295              ; fifo_buffer:pixel_fifo|read_data[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.911      ; 8.942      ;
; -7.095 ; fifo_buffer:pixel_fifo|memory~1252             ; fifo_buffer:pixel_fifo|read_data[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.426      ; 8.446      ;
; -7.085 ; fifo_buffer:pixel_fifo|memory~391              ; fifo_buffer:pixel_fifo|read_data[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.893      ; 8.903      ;
; -7.080 ; fifo_buffer:pixel_fifo|memory~199              ; fifo_buffer:pixel_fifo|read_data[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.343      ; 8.348      ;
; -7.065 ; fifo_buffer:pixel_fifo|memory~388              ; fifo_buffer:pixel_fifo|read_data[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.397      ; 8.387      ;
; -7.056 ; fifo_buffer:pixel_fifo|memory~208              ; fifo_buffer:pixel_fifo|read_data[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.438      ; 8.419      ;
; -7.047 ; fifo_buffer:pixel_fifo|memory~1276             ; fifo_buffer:pixel_fifo|read_data[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.429      ; 8.401      ;
; -7.046 ; fifo_buffer:pixel_fifo|read_ptr_gray[2]        ; fifo_buffer:pixel_fifo|read_ptr_gray[8] ; clk_div                                              ; clk_div     ; 1.000        ; -0.080     ; 7.967      ;
; -7.045 ; fifo_buffer:pixel_fifo|read_ptr_gray[5]        ; fifo_buffer:pixel_fifo|read_ptr_gray[6] ; clk_div                                              ; clk_div     ; 1.000        ; -0.083     ; 7.963      ;
; -7.043 ; fifo_buffer:pixel_fifo|read_ptr_gray[5]        ; fifo_buffer:pixel_fifo|read_ptr_gray[7] ; clk_div                                              ; clk_div     ; 1.000        ; -0.083     ; 7.961      ;
; -7.037 ; fifo_buffer:pixel_fifo|read_ptr_gray[0]        ; fifo_buffer:pixel_fifo|read_ptr_gray[6] ; clk_div                                              ; clk_div     ; 1.000        ; -0.086     ; 7.952      ;
; -7.035 ; fifo_buffer:pixel_fifo|read_ptr_gray[0]        ; fifo_buffer:pixel_fifo|read_ptr_gray[7] ; clk_div                                              ; clk_div     ; 1.000        ; -0.086     ; 7.950      ;
; -7.031 ; fifo_buffer:pixel_fifo|memory~899              ; fifo_buffer:pixel_fifo|read_data[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.439      ; 8.395      ;
; -7.020 ; fifo_buffer:pixel_fifo|memory~871              ; fifo_buffer:pixel_fifo|read_data[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.474      ; 8.419      ;
; -7.012 ; fifo_buffer:pixel_fifo|memory~583              ; fifo_buffer:pixel_fifo|read_data[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.897      ; 8.834      ;
; -7.009 ; fifo_buffer:pixel_fifo|memory~1                ; fifo_buffer:pixel_fifo|read_data[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.465      ; 8.399      ;
; -7.004 ; fifo_buffer:pixel_fifo|memory~640              ; fifo_buffer:pixel_fifo|read_data[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.425      ; 8.354      ;
; -7.003 ; fifo_buffer:pixel_fifo|memory~29               ; fifo_buffer:pixel_fifo|read_data[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.426      ; 8.354      ;
; -7.002 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[0] ; fifo_buffer:pixel_fifo|read_ptr_gray[6] ; clk_div                                              ; clk_div     ; 1.000        ; -0.086     ; 7.917      ;
; -7.000 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[0] ; fifo_buffer:pixel_fifo|read_ptr_gray[7] ; clk_div                                              ; clk_div     ; 1.000        ; -0.086     ; 7.915      ;
; -6.989 ; fifo_buffer:pixel_fifo|memory~512              ; fifo_buffer:pixel_fifo|read_data[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.468      ; 8.382      ;
; -6.988 ; fifo_buffer:pixel_fifo|memory~887              ; fifo_buffer:pixel_fifo|read_data[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.487      ; 8.400      ;
; -6.980 ; fifo_buffer:pixel_fifo|memory~1229             ; fifo_buffer:pixel_fifo|read_data[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.408      ; 8.313      ;
; -6.970 ; fifo_buffer:pixel_fifo|memory~352              ; fifo_buffer:pixel_fifo|read_data[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.480      ; 8.375      ;
; -6.970 ; fifo_buffer:pixel_fifo|read_ptr_gray[6]        ; fifo_buffer:pixel_fifo|read_ptr_gray[3] ; clk_div                                              ; clk_div     ; 1.000        ; -0.083     ; 7.888      ;
; -6.967 ; fifo_buffer:pixel_fifo|memory~1001             ; fifo_buffer:pixel_fifo|read_data[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.917      ; 8.809      ;
; -6.967 ; fifo_buffer:pixel_fifo|read_ptr_gray[1]        ; fifo_buffer:pixel_fifo|read_ptr_gray[3] ; clk_div                                              ; clk_div     ; 1.000        ; -0.087     ; 7.881      ;
; -6.962 ; fifo_buffer:pixel_fifo|memory~1277             ; fifo_buffer:pixel_fifo|read_data[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.437      ; 8.324      ;
; -6.954 ; fifo_buffer:pixel_fifo|memory~1088             ; fifo_buffer:pixel_fifo|read_data[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.428      ; 8.307      ;
; -6.954 ; fifo_buffer:pixel_fifo|memory~1235             ; fifo_buffer:pixel_fifo|read_data[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.407      ; 8.286      ;
; -6.950 ; fifo_buffer:pixel_fifo|read_ptr_gray[5]        ; fifo_buffer:pixel_fifo|read_ptr_gray[8] ; clk_div                                              ; clk_div     ; 1.000        ; -0.082     ; 7.869      ;
; -6.949 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[1] ; fifo_buffer:pixel_fifo|read_ptr_gray[3] ; clk_div                                              ; clk_div     ; 1.000        ; -0.087     ; 7.863      ;
; -6.946 ; fifo_buffer:pixel_fifo|memory~69               ; fifo_buffer:pixel_fifo|read_data[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.398      ; 8.269      ;
; -6.942 ; fifo_buffer:pixel_fifo|read_ptr_gray[0]        ; fifo_buffer:pixel_fifo|read_ptr_gray[8] ; clk_div                                              ; clk_div     ; 1.000        ; -0.085     ; 7.858      ;
; -6.938 ; fifo_buffer:pixel_fifo|memory~1369             ; fifo_buffer:pixel_fifo|read_data[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.440      ; 8.303      ;
; -6.925 ; fifo_buffer:pixel_fifo|memory~128              ; fifo_buffer:pixel_fifo|read_data[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.403      ; 8.253      ;
; -6.913 ; fifo_buffer:pixel_fifo|read_ptr_gray[3]        ; fifo_buffer:pixel_fifo|read_ptr_gray[6] ; clk_div                                              ; clk_div     ; 1.000        ; -0.081     ; 7.833      ;
; -6.911 ; fifo_buffer:pixel_fifo|read_ptr_gray[3]        ; fifo_buffer:pixel_fifo|read_ptr_gray[7] ; clk_div                                              ; clk_div     ; 1.000        ; -0.081     ; 7.831      ;
; -6.909 ; fifo_buffer:pixel_fifo|memory~125              ; fifo_buffer:pixel_fifo|read_data[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.438      ; 8.272      ;
; -6.907 ; fifo_buffer:pixel_fifo|memory~1283             ; fifo_buffer:pixel_fifo|read_data[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.446      ; 8.278      ;
; -6.907 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[0] ; fifo_buffer:pixel_fifo|read_ptr_gray[8] ; clk_div                                              ; clk_div     ; 1.000        ; -0.085     ; 7.823      ;
; -6.906 ; fifo_buffer:pixel_fifo|read_ptr_gray[6]        ; fifo_buffer:pixel_fifo|read_ptr_gray[4] ; clk_div                                              ; clk_div     ; 1.000        ; -0.082     ; 7.825      ;
; -6.903 ; fifo_buffer:pixel_fifo|read_ptr_gray[1]        ; fifo_buffer:pixel_fifo|read_ptr_gray[4] ; clk_div                                              ; clk_div     ; 1.000        ; -0.086     ; 7.818      ;
; -6.902 ; vga_display_controller:vga_ctrl|h_count[7]     ; fifo_buffer:pixel_fifo|read_ptr_gray[6] ; clk_div                                              ; clk_div     ; 1.000        ; -0.049     ; 7.854      ;
+--------+------------------------------------------------+-----------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_50MHz'                                                           ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+
; -0.917 ; clk_div   ; clk_div ; clk_div      ; clk_50MHz   ; 0.500        ; 1.793      ; 3.462      ;
; -0.375 ; clk_div   ; clk_div ; clk_div      ; clk_50MHz   ; 1.000        ; 1.793      ; 3.420      ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                                                                                   ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.431 ; vga_frame_reader:frame_reader|pixels_read_reg[14]   ; vga_frame_reader:frame_reader|pixels_read_reg[14]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 0.746      ;
; 0.431 ; vga_frame_reader:frame_reader|pixels_read_reg[11]   ; vga_frame_reader:frame_reader|pixels_read_reg[11]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 0.746      ;
; 0.431 ; vga_frame_reader:frame_reader|pixels_read_reg[8]    ; vga_frame_reader:frame_reader|pixels_read_reg[8]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 0.746      ;
; 0.432 ; vga_frame_reader:frame_reader|pixels_read_reg[15]   ; vga_frame_reader:frame_reader|pixels_read_reg[15]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; vga_frame_reader:frame_reader|pixels_read_reg[17]   ; vga_frame_reader:frame_reader|pixels_read_reg[17]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; vga_frame_reader:frame_reader|pixels_read_reg[16]   ; vga_frame_reader:frame_reader|pixels_read_reg[16]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; vga_frame_reader:frame_reader|pixels_read_reg[13]   ; vga_frame_reader:frame_reader|pixels_read_reg[13]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; vga_frame_reader:frame_reader|pixels_read_reg[12]   ; vga_frame_reader:frame_reader|pixels_read_reg[12]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; vga_frame_reader:frame_reader|pixels_read_reg[10]   ; vga_frame_reader:frame_reader|pixels_read_reg[10]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; vga_frame_reader:frame_reader|pixels_read_reg[9]    ; vga_frame_reader:frame_reader|pixels_read_reg[9]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; vga_frame_reader:frame_reader|pixels_read_reg[7]    ; vga_frame_reader:frame_reader|pixels_read_reg[7]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; vga_frame_reader:frame_reader|pixels_read_reg[5]    ; vga_frame_reader:frame_reader|pixels_read_reg[5]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; vga_frame_reader:frame_reader|pixels_read_reg[4]    ; vga_frame_reader:frame_reader|pixels_read_reg[4]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; vga_frame_reader:frame_reader|pixels_read_reg[3]    ; vga_frame_reader:frame_reader|pixels_read_reg[3]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.746      ;
; 0.433 ; vga_frame_reader:frame_reader|pixels_read_reg[6]    ; vga_frame_reader:frame_reader|pixels_read_reg[6]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.451 ; vga_frame_reader:frame_reader|pixels_in_line[7]     ; vga_frame_reader:frame_reader|pixels_in_line[7]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; vga_frame_reader:frame_reader|pixels_in_line[0]     ; vga_frame_reader:frame_reader|pixels_in_line[0]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; vga_frame_reader:frame_reader|pixels_in_line[1]     ; vga_frame_reader:frame_reader|pixels_in_line[1]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; vga_frame_reader:frame_reader|pixels_in_line[2]     ; vga_frame_reader:frame_reader|pixels_in_line[2]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; vga_frame_reader:frame_reader|pixels_in_line[3]     ; vga_frame_reader:frame_reader|pixels_in_line[3]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; vga_frame_reader:frame_reader|pixels_in_line[4]     ; vga_frame_reader:frame_reader|pixels_in_line[4]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; vga_frame_reader:frame_reader|pixels_in_line[5]     ; vga_frame_reader:frame_reader|pixels_in_line[5]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; vga_frame_reader:frame_reader|pixels_in_line[9]     ; vga_frame_reader:frame_reader|pixels_in_line[9]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; vga_frame_reader:frame_reader|pixels_in_line[6]     ; vga_frame_reader:frame_reader|pixels_in_line[6]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; vga_frame_reader:frame_reader|pixels_in_line[8]     ; vga_frame_reader:frame_reader|pixels_in_line[8]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.452 ; vga_frame_reader:frame_reader|pixels_read_reg[0]    ; vga_frame_reader:frame_reader|pixels_read_reg[0]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vga_frame_reader:frame_reader|pixels_read_reg[2]    ; vga_frame_reader:frame_reader|pixels_read_reg[2]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vga_frame_reader:frame_reader|pixels_read_reg[1]    ; vga_frame_reader:frame_reader|pixels_read_reg[1]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; sdram_controller:sdram_ctrl|tx_enable_reg           ; sdram_controller:sdram_ctrl|tx_enable_reg                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_controller:sdram_ctrl|addr_reg[7]             ; sdram_controller:sdram_ctrl|addr_reg[7]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_controller:sdram_ctrl|addr_reg[10]            ; sdram_controller:sdram_ctrl|addr_reg[10]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sys_state.SYS_DISPLAYING                            ; sys_state.SYS_DISPLAYING                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_controller:sdram_ctrl|refresh_twice_reg       ; sdram_controller:sdram_ctrl|refresh_twice_reg                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_controller:sdram_ctrl|init_done_reg           ; sdram_controller:sdram_ctrl|init_done_reg                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_controller:sdram_ctrl|old_state_reg.ST_NOP    ; sdram_controller:sdram_ctrl|old_state_reg.ST_NOP                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; image_loader:img_loader|state.LOADING               ; image_loader:img_loader|state.LOADING                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; image_loader:img_loader|state.IDLE                  ; image_loader:img_loader|state.IDLE                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; image_loader:img_loader|state.COMPLETE              ; image_loader:img_loader|state.COMPLETE                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; image_loader:img_loader|start_loading_latched       ; image_loader:img_loader|start_loading_latched                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sys_state.SYS_LOADING                               ; sys_state.SYS_LOADING                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; button_was_pressed                                  ; button_was_pressed                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sys_state.SYS_WAIT_INIT                             ; sys_state.SYS_WAIT_INIT                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_frame_reader:frame_reader|state.WAIT_READY      ; vga_frame_reader:frame_reader|state.WAIT_READY                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_frame_reader:frame_reader|state.READING         ; vga_frame_reader:frame_reader|state.READING                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_frame_reader:frame_reader|state.IDLE            ; vga_frame_reader:frame_reader|state.IDLE                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_frame_reader:frame_reader|state.WAIT_NEXT_FRAME ; vga_frame_reader:frame_reader|state.WAIT_NEXT_FRAME                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_frame_reader:frame_reader|current_line[9]       ; vga_frame_reader:frame_reader|current_line[9]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_frame_reader:frame_reader|current_line[8]       ; vga_frame_reader:frame_reader|current_line[8]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_frame_reader:frame_reader|current_line[6]       ; vga_frame_reader:frame_reader|current_line[6]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_frame_reader:frame_reader|current_line[5]       ; vga_frame_reader:frame_reader|current_line[5]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_frame_reader:frame_reader|current_line[1]       ; vga_frame_reader:frame_reader|current_line[1]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_frame_reader:frame_reader|sdram_ready_latched   ; vga_frame_reader:frame_reader|sdram_ready_latched                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; vga_frame_reader:frame_reader|current_line[0]       ; vga_frame_reader:frame_reader|current_line[0]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vga_frame_reader:frame_reader|current_line[7]       ; vga_frame_reader:frame_reader|current_line[7]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vga_frame_reader:frame_reader|current_line[4]       ; vga_frame_reader:frame_reader|current_line[4]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vga_frame_reader:frame_reader|current_line[3]       ; vga_frame_reader:frame_reader|current_line[3]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vga_frame_reader:frame_reader|current_line[2]       ; vga_frame_reader:frame_reader|current_line[2]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.502 ; sdram_controller:sdram_ctrl|state.ST_BURST_STOP     ; sdram_controller:sdram_ctrl|old_state_reg.ST_BURST_STOP                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sdram_controller:sdram_ctrl|cas_shift_reg[1]        ; sdram_controller:sdram_ctrl|cas_shift_reg[2]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.503 ; image_loader:img_loader|pixel_addr_reg[6]           ; image_loader:img_loader|image_rom:rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a6~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.230      ;
; 0.504 ; sdram_controller:sdram_ctrl|state.ST_WRITE          ; sdram_controller:sdram_ctrl|old_state_reg.ST_WRITE                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.797      ;
; 0.508 ; image_loader:img_loader|pixel_addr_reg[3]           ; image_loader:img_loader|image_rom:rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a6~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.235      ;
; 0.513 ; image_loader:img_loader|pixel_addr_reg[0]           ; image_loader:img_loader|image_rom:rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a6~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.240      ;
; 0.516 ; image_loader:img_loader|pixel_addr_reg[9]           ; image_loader:img_loader|image_rom:rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a8~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.244      ;
; 0.519 ; image_loader:img_loader|pixel_addr_reg[2]           ; image_loader:img_loader|image_rom:rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a6~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.246      ;
; 0.525 ; vga_frame_reader:frame_reader|state.START_READ      ; vga_frame_reader:frame_reader|state.READING                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.818      ;
; 0.526 ; image_loader:img_loader|pixel_addr_reg[7]           ; image_loader:img_loader|image_rom:rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a6~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.253      ;
; 0.528 ; image_loader:img_loader|pixel_addr_reg[4]           ; image_loader:img_loader|image_rom:rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a6~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.255      ;
; 0.562 ; sdram_controller:sdram_ctrl|state.ST_NOP            ; sdram_controller:sdram_ctrl|old_state_reg.ST_NOP                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.855      ;
; 0.656 ; sdram_controller:sdram_ctrl|old_state_reg.ST_NOP    ; sdram_controller:sdram_ctrl|state.ST_POWER_UP                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.949      ;
; 0.665 ; sdram_controller:sdram_ctrl|old_state_reg.ST_WRITE  ; sdram_controller:sdram_ctrl|state.ST_BURST_STOP                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.958      ;
; 0.678 ; sdram_controller:sdram_ctrl|refresh_twice_reg       ; sdram_controller:sdram_ctrl|state.ST_SET_MODE_REG                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.971      ;
; 0.680 ; vga_frame_reader:frame_reader|frame_start_sync1     ; vga_frame_reader:frame_reader|frame_start_sync2                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.993      ;
; 0.682 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[2]       ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[2]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.995      ;
; 0.698 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[9]       ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[9]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.993      ;
; 0.699 ; sdram_controller:sdram_ctrl|cas_shift_reg[2]        ; sdram_controller:sdram_ctrl|rx_enable_reg                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.992      ;
; 0.700 ; sdram_controller:sdram_ctrl|state.ST_ACTIVE         ; sdram_controller:sdram_ctrl|old_state_reg.ST_ACTIVE                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.993      ;
; 0.706 ; sdram_controller:sdram_ctrl|cas_shift_reg[0]        ; sdram_controller:sdram_ctrl|cas_shift_reg[1]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.999      ;
; 0.742 ; timeout_counter[11]                                 ; timeout_counter[11]                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.035      ;
; 0.742 ; timeout_counter[9]                                  ; timeout_counter[9]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.035      ;
; 0.743 ; timeout_counter[15]                                 ; timeout_counter[15]                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.036      ;
; 0.743 ; timeout_counter[7]                                  ; timeout_counter[7]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.036      ;
; 0.744 ; timeout_counter[13]                                 ; timeout_counter[13]                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.037      ;
; 0.745 ; timeout_counter[17]                                 ; timeout_counter[17]                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.038      ;
; 0.745 ; timeout_counter[1]                                  ; timeout_counter[1]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.038      ;
; 0.746 ; timeout_counter[14]                                 ; timeout_counter[14]                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; timeout_counter[12]                                 ; timeout_counter[12]                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; timeout_counter[10]                                 ; timeout_counter[10]                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; timeout_counter[8]                                  ; timeout_counter[8]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; timeout_counter[5]                                  ; timeout_counter[5]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; timeout_counter[3]                                  ; timeout_counter[3]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; timeout_counter[2]                                  ; timeout_counter[2]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.039      ;
; 0.747 ; timeout_counter[23]                                 ; timeout_counter[23]                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; timeout_counter[21]                                 ; timeout_counter[21]                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; timeout_counter[19]                                 ; timeout_counter[19]                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; timeout_counter[18]                                 ; timeout_counter[18]                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; timeout_counter[6]                                  ; timeout_counter[6]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.748 ; sdram_controller:sdram_ctrl|refresh_count_reg[8]    ; sdram_controller:sdram_ctrl|refresh_count_reg[8]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.040      ;
; 0.748 ; timeout_counter[16]                                 ; timeout_counter[16]                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.041      ;
; 0.749 ; timeout_counter[20]                                 ; timeout_counter[20]                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.042      ;
+-------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_div'                                                                                                                                         ;
+-------+------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.502 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[2] ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[2] ; clk_div      ; clk_div     ; 0.000        ; 0.082      ; 0.796      ;
; 0.508 ; fifo_buffer:pixel_fifo|read_ptr_bin[9]         ; fifo_buffer:pixel_fifo|read_ptr_bin[9]         ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 0.801      ;
; 0.698 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[6] ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[6] ; clk_div      ; clk_div     ; 0.000        ; 0.082      ; 0.992      ;
; 0.698 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[3] ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[3] ; clk_div      ; clk_div     ; 0.000        ; 0.082      ; 0.992      ;
; 0.754 ; vga_display_controller:vga_ctrl|h_count[2]     ; vga_display_controller:vga_ctrl|h_count[2]     ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.047      ;
; 0.761 ; fifo_buffer:pixel_fifo|read_ptr_bin[1]         ; fifo_buffer:pixel_fifo|read_ptr_bin[1]         ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; vga_display_controller:vga_ctrl|h_count[1]     ; vga_display_controller:vga_ctrl|h_count[1]     ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.054      ;
; 0.763 ; fifo_buffer:pixel_fifo|read_ptr_bin[6]         ; fifo_buffer:pixel_fifo|read_ptr_bin[6]         ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; fifo_buffer:pixel_fifo|read_ptr_bin[7]         ; fifo_buffer:pixel_fifo|read_ptr_bin[7]         ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.056      ;
; 0.765 ; fifo_buffer:pixel_fifo|read_ptr_bin[8]         ; fifo_buffer:pixel_fifo|read_ptr_bin[8]         ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; vga_display_controller:vga_ctrl|v_count[8]     ; vga_display_controller:vga_ctrl|v_count[8]     ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.058      ;
; 0.768 ; fifo_buffer:pixel_fifo|read_ptr_bin[5]         ; fifo_buffer:pixel_fifo|read_ptr_bin[5]         ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.061      ;
; 0.769 ; vga_display_controller:vga_ctrl|v_count[1]     ; vga_display_controller:vga_ctrl|v_count[1]     ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.062      ;
; 0.771 ; fifo_buffer:pixel_fifo|read_ptr_bin[4]         ; fifo_buffer:pixel_fifo|read_ptr_bin[4]         ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.064      ;
; 0.771 ; vga_display_controller:vga_ctrl|v_count[4]     ; vga_display_controller:vga_ctrl|v_count[4]     ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.064      ;
; 0.771 ; vga_display_controller:vga_ctrl|h_count[3]     ; vga_display_controller:vga_ctrl|h_count[3]     ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.064      ;
; 0.773 ; vga_display_controller:vga_ctrl|h_count[4]     ; vga_display_controller:vga_ctrl|h_count[4]     ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.066      ;
; 0.777 ; vga_display_controller:vga_ctrl|v_count[5]     ; vga_display_controller:vga_ctrl|v_count[5]     ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.070      ;
; 0.777 ; vga_display_controller:vga_ctrl|h_count[7]     ; vga_display_controller:vga_ctrl|h_count[7]     ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.070      ;
; 0.779 ; vga_display_controller:vga_ctrl|v_count[7]     ; vga_display_controller:vga_ctrl|v_count[7]     ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.072      ;
; 0.780 ; vga_display_controller:vga_ctrl|v_count[6]     ; vga_display_controller:vga_ctrl|v_count[6]     ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.073      ;
; 0.780 ; vga_display_controller:vga_ctrl|h_count[6]     ; vga_display_controller:vga_ctrl|h_count[6]     ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.073      ;
; 0.795 ; fifo_buffer:pixel_fifo|read_ptr_bin[0]         ; fifo_buffer:pixel_fifo|read_ptr_bin[0]         ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.088      ;
; 0.795 ; vga_display_controller:vga_ctrl|h_count[0]     ; vga_display_controller:vga_ctrl|h_count[0]     ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.088      ;
; 0.846 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[9] ; vga_display_controller:vga_ctrl|fifo_was_read  ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.139      ;
; 0.964 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[1] ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[1] ; clk_div      ; clk_div     ; 0.000        ; 0.087      ; 1.263      ;
; 1.115 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[7] ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[7] ; clk_div      ; clk_div     ; 0.000        ; 0.079      ; 1.406      ;
; 1.115 ; vga_display_controller:vga_ctrl|h_count[2]     ; vga_display_controller:vga_ctrl|h_count[3]     ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.408      ;
; 1.116 ; vga_display_controller:vga_ctrl|h_count[1]     ; vga_display_controller:vga_ctrl|h_count[2]     ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.409      ;
; 1.117 ; fifo_buffer:pixel_fifo|read_ptr_bin[7]         ; fifo_buffer:pixel_fifo|read_ptr_bin[8]         ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.410      ;
; 1.123 ; fifo_buffer:pixel_fifo|read_ptr_bin[5]         ; fifo_buffer:pixel_fifo|read_ptr_bin[6]         ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.416      ;
; 1.124 ; vga_display_controller:vga_ctrl|h_count[2]     ; vga_display_controller:vga_ctrl|h_count[4]     ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.417      ;
; 1.124 ; fifo_buffer:pixel_fifo|read_ptr_bin[6]         ; fifo_buffer:pixel_fifo|read_ptr_bin[7]         ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.417      ;
; 1.125 ; vga_display_controller:vga_ctrl|h_count[3]     ; vga_display_controller:vga_ctrl|h_count[4]     ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.418      ;
; 1.126 ; fifo_buffer:pixel_fifo|read_ptr_bin[8]         ; fifo_buffer:pixel_fifo|read_ptr_bin[9]         ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.419      ;
; 1.132 ; vga_display_controller:vga_ctrl|v_count[5]     ; vga_display_controller:vga_ctrl|v_count[6]     ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.425      ;
; 1.132 ; fifo_buffer:pixel_fifo|read_ptr_bin[4]         ; fifo_buffer:pixel_fifo|read_ptr_bin[5]         ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.425      ;
; 1.132 ; vga_display_controller:vga_ctrl|v_count[4]     ; vga_display_controller:vga_ctrl|v_count[5]     ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.425      ;
; 1.133 ; vga_display_controller:vga_ctrl|v_count[7]     ; vga_display_controller:vga_ctrl|v_count[8]     ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.426      ;
; 1.133 ; vga_display_controller:vga_ctrl|h_count[0]     ; vga_display_controller:vga_ctrl|h_count[1]     ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.426      ;
; 1.133 ; fifo_buffer:pixel_fifo|read_ptr_bin[6]         ; fifo_buffer:pixel_fifo|read_ptr_bin[8]         ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.426      ;
; 1.136 ; vga_display_controller:vga_ctrl|v_count[0]     ; vga_display_controller:vga_ctrl|v_count[1]     ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.429      ;
; 1.138 ; fifo_buffer:pixel_fifo|read_ptr_bin[0]         ; fifo_buffer:pixel_fifo|read_ptr_bin[1]         ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.431      ;
; 1.141 ; vga_display_controller:vga_ctrl|h_count[6]     ; vga_display_controller:vga_ctrl|h_count[7]     ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.434      ;
; 1.141 ; vga_display_controller:vga_ctrl|v_count[6]     ; vga_display_controller:vga_ctrl|v_count[7]     ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.434      ;
; 1.141 ; fifo_buffer:pixel_fifo|read_ptr_bin[4]         ; fifo_buffer:pixel_fifo|read_ptr_bin[6]         ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.434      ;
; 1.141 ; vga_display_controller:vga_ctrl|v_count[4]     ; vga_display_controller:vga_ctrl|v_count[6]     ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.434      ;
; 1.142 ; vga_display_controller:vga_ctrl|h_count[0]     ; vga_display_controller:vga_ctrl|h_count[2]     ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.435      ;
; 1.143 ; vga_display_controller:vga_ctrl|h_count[4]     ; vga_display_controller:vga_ctrl|h_count[6]     ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.436      ;
; 1.150 ; vga_display_controller:vga_ctrl|v_count[6]     ; vga_display_controller:vga_ctrl|v_count[8]     ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.443      ;
; 1.166 ; vga_display_controller:vga_ctrl|v_count[2]     ; vga_display_controller:vga_ctrl|v_count[4]     ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.459      ;
; 1.234 ; vga_display_controller:vga_ctrl|fifo_was_read  ; vga_display_controller:vga_ctrl|rgb[2]         ; clk_div      ; clk_div     ; 0.000        ; 0.089      ; 1.535      ;
; 1.236 ; vga_display_controller:vga_ctrl|fifo_was_read  ; vga_display_controller:vga_ctrl|rgb[0]         ; clk_div      ; clk_div     ; 0.000        ; 0.089      ; 1.537      ;
; 1.236 ; vga_display_controller:vga_ctrl|fifo_was_read  ; vga_display_controller:vga_ctrl|rgb[1]         ; clk_div      ; clk_div     ; 0.000        ; 0.089      ; 1.537      ;
; 1.247 ; vga_display_controller:vga_ctrl|h_count[1]     ; vga_display_controller:vga_ctrl|h_count[3]     ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.540      ;
; 1.248 ; fifo_buffer:pixel_fifo|read_ptr_bin[7]         ; fifo_buffer:pixel_fifo|read_ptr_bin[9]         ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.541      ;
; 1.254 ; fifo_buffer:pixel_fifo|read_ptr_bin[5]         ; fifo_buffer:pixel_fifo|read_ptr_bin[7]         ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.547      ;
; 1.255 ; fifo_buffer:pixel_fifo|read_ptr_bin[1]         ; fifo_buffer:pixel_fifo|read_ptr_bin[4]         ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.548      ;
; 1.256 ; vga_display_controller:vga_ctrl|h_count[1]     ; vga_display_controller:vga_ctrl|h_count[4]     ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.549      ;
; 1.263 ; fifo_buffer:pixel_fifo|read_ptr_bin[5]         ; fifo_buffer:pixel_fifo|read_ptr_bin[8]         ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.556      ;
; 1.263 ; vga_display_controller:vga_ctrl|v_count[5]     ; vga_display_controller:vga_ctrl|v_count[7]     ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.556      ;
; 1.263 ; vga_display_controller:vga_ctrl|v_count[1]     ; vga_display_controller:vga_ctrl|v_count[4]     ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.556      ;
; 1.264 ; vga_display_controller:vga_ctrl|h_count[2]     ; vga_display_controller:vga_ctrl|h_count[6]     ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.557      ;
; 1.264 ; fifo_buffer:pixel_fifo|read_ptr_bin[6]         ; fifo_buffer:pixel_fifo|read_ptr_bin[9]         ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.557      ;
; 1.265 ; vga_display_controller:vga_ctrl|h_count[3]     ; vga_display_controller:vga_ctrl|h_count[6]     ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.558      ;
; 1.272 ; vga_display_controller:vga_ctrl|v_count[5]     ; vga_display_controller:vga_ctrl|v_count[8]     ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.565      ;
; 1.272 ; fifo_buffer:pixel_fifo|read_ptr_bin[4]         ; fifo_buffer:pixel_fifo|read_ptr_bin[7]         ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.565      ;
; 1.272 ; vga_display_controller:vga_ctrl|v_count[4]     ; vga_display_controller:vga_ctrl|v_count[7]     ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.565      ;
; 1.273 ; vga_display_controller:vga_ctrl|h_count[0]     ; vga_display_controller:vga_ctrl|h_count[3]     ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.566      ;
; 1.274 ; vga_display_controller:vga_ctrl|h_count[4]     ; vga_display_controller:vga_ctrl|h_count[7]     ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.567      ;
; 1.281 ; fifo_buffer:pixel_fifo|read_ptr_bin[4]         ; fifo_buffer:pixel_fifo|read_ptr_bin[8]         ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.574      ;
; 1.281 ; vga_display_controller:vga_ctrl|v_count[4]     ; vga_display_controller:vga_ctrl|v_count[8]     ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.574      ;
; 1.282 ; vga_display_controller:vga_ctrl|h_count[0]     ; vga_display_controller:vga_ctrl|h_count[4]     ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.575      ;
; 1.285 ; vga_display_controller:vga_ctrl|v_count[0]     ; vga_display_controller:vga_ctrl|v_count[4]     ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.578      ;
; 1.287 ; fifo_buffer:pixel_fifo|read_ptr_bin[0]         ; fifo_buffer:pixel_fifo|read_ptr_bin[4]         ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.580      ;
; 1.297 ; vga_display_controller:vga_ctrl|v_count[2]     ; vga_display_controller:vga_ctrl|v_count[5]     ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.590      ;
; 1.299 ; vga_display_controller:vga_ctrl|v_count[4]     ; vga_display_controller:vga_ctrl|fifo_was_read  ; clk_div      ; clk_div     ; 0.000        ; 0.080      ; 1.591      ;
; 1.306 ; vga_display_controller:vga_ctrl|v_count[2]     ; vga_display_controller:vga_ctrl|v_count[6]     ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.599      ;
; 1.314 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[8] ; vga_display_controller:vga_ctrl|fifo_was_read  ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.607      ;
; 1.338 ; vga_display_controller:vga_ctrl|v_count[9]     ; vga_display_controller:vga_ctrl|v_count[3]     ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.631      ;
; 1.339 ; vga_display_controller:vga_ctrl|v_count[9]     ; vga_display_controller:vga_ctrl|v_count[9]     ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.632      ;
; 1.348 ; fifo_buffer:pixel_fifo|read_ptr_bin[3]         ; fifo_buffer:pixel_fifo|read_ptr_bin[4]         ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.641      ;
; 1.363 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[0] ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[0] ; clk_div      ; clk_div     ; 0.000        ; 0.082      ; 1.657      ;
; 1.375 ; fifo_buffer:pixel_fifo|read_ptr_bin[8]         ; fifo_buffer:pixel_fifo|read_data[2]            ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.668      ;
; 1.386 ; fifo_buffer:pixel_fifo|read_ptr_bin[1]         ; fifo_buffer:pixel_fifo|read_ptr_bin[5]         ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.679      ;
; 1.394 ; fifo_buffer:pixel_fifo|read_ptr_bin[5]         ; fifo_buffer:pixel_fifo|read_ptr_bin[9]         ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.687      ;
; 1.394 ; vga_display_controller:vga_ctrl|v_count[1]     ; vga_display_controller:vga_ctrl|v_count[5]     ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.687      ;
; 1.395 ; fifo_buffer:pixel_fifo|read_ptr_bin[1]         ; fifo_buffer:pixel_fifo|read_ptr_bin[6]         ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.688      ;
; 1.395 ; vga_display_controller:vga_ctrl|h_count[2]     ; vga_display_controller:vga_ctrl|h_count[7]     ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.688      ;
; 1.396 ; vga_display_controller:vga_ctrl|h_count[1]     ; vga_display_controller:vga_ctrl|h_count[6]     ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.689      ;
; 1.396 ; vga_display_controller:vga_ctrl|h_count[3]     ; vga_display_controller:vga_ctrl|h_count[7]     ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.689      ;
; 1.398 ; vga_display_controller:vga_ctrl|v_count[3]     ; vga_display_controller:vga_ctrl|v_count[4]     ; clk_div      ; clk_div     ; 0.000        ; 0.082      ; 1.692      ;
; 1.400 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[4] ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[4] ; clk_div      ; clk_div     ; 0.000        ; 0.078      ; 1.690      ;
; 1.403 ; vga_display_controller:vga_ctrl|v_count[1]     ; vga_display_controller:vga_ctrl|v_count[6]     ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.696      ;
; 1.409 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[5] ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[5] ; clk_div      ; clk_div     ; 0.000        ; 0.082      ; 1.703      ;
; 1.412 ; fifo_buffer:pixel_fifo|read_ptr_bin[4]         ; fifo_buffer:pixel_fifo|read_ptr_bin[9]         ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.705      ;
; 1.416 ; vga_display_controller:vga_ctrl|v_count[0]     ; vga_display_controller:vga_ctrl|v_count[5]     ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.709      ;
; 1.418 ; fifo_buffer:pixel_fifo|read_ptr_bin[0]         ; fifo_buffer:pixel_fifo|read_ptr_bin[5]         ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.711      ;
; 1.422 ; vga_display_controller:vga_ctrl|h_count[0]     ; vga_display_controller:vga_ctrl|h_count[6]     ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.715      ;
; 1.425 ; vga_display_controller:vga_ctrl|v_count[0]     ; vga_display_controller:vga_ctrl|v_count[6]     ; clk_div      ; clk_div     ; 0.000        ; 0.081      ; 1.718      ;
+-------+------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_50MHz'                                                           ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 0.709 ; clk_div   ; clk_div ; clk_div      ; clk_50MHz   ; 0.000        ; 1.859      ; 3.071      ;
; 1.288 ; clk_div   ; clk_div ; clk_div      ; clk_50MHz   ; -0.500       ; 1.859      ; 3.150      ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                               ;
+--------+----------------+-----------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node      ; To Node                                             ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------+-----------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -6.320 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_bin[0]             ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.472     ; 3.803      ;
; -6.320 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_bin[1]             ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.472     ; 3.803      ;
; -6.320 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_bin[2]             ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.472     ; 3.803      ;
; -6.320 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_bin[3]             ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.472     ; 3.803      ;
; -6.320 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_bin[4]             ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.472     ; 3.803      ;
; -6.320 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_bin[5]             ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.472     ; 3.803      ;
; -6.320 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_bin[6]             ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.472     ; 3.803      ;
; -6.320 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_bin[7]             ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.472     ; 3.803      ;
; -6.320 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_bin[8]             ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.472     ; 3.803      ;
; -6.320 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_bin[9]             ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.472     ; 3.803      ;
; -6.320 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray[0]            ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.472     ; 3.803      ;
; -6.320 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray[4]            ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.472     ; 3.803      ;
; -6.268 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[5]       ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.475     ; 3.748      ;
; -6.268 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[8]       ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.475     ; 3.748      ;
; -6.268 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[9]       ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.475     ; 3.748      ;
; -6.268 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray[5]            ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.475     ; 3.748      ;
; -6.268 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[5]       ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.475     ; 3.748      ;
; -6.268 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[4]       ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.475     ; 3.748      ;
; -6.268 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[9]       ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.475     ; 3.748      ;
; -6.268 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[6]       ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.475     ; 3.748      ;
; -6.268 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[7]       ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.475     ; 3.748      ;
; -6.268 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[0]       ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.475     ; 3.748      ;
; -5.952 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[1]       ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.031     ; 3.876      ;
; -5.952 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[0]       ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.031     ; 3.876      ;
; -5.952 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray[8]            ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.031     ; 3.876      ;
; -5.952 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray[7]            ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.031     ; 3.876      ;
; -5.877 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[6]       ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.034     ; 3.798      ;
; -5.877 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[7]       ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.034     ; 3.798      ;
; -5.877 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[4]       ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.034     ; 3.798      ;
; -5.877 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray[2]            ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.034     ; 3.798      ;
; -5.877 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray[3]            ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.034     ; 3.798      ;
; -5.877 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray[6]            ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.034     ; 3.798      ;
; -5.877 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[3]       ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.034     ; 3.798      ;
; -5.863 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[2]       ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.041     ; 3.777      ;
; -5.863 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[3]       ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.041     ; 3.777      ;
; -5.863 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray[1]            ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.041     ; 3.777      ;
; -5.863 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[2]       ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.041     ; 3.777      ;
; -5.863 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[1]       ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.041     ; 3.777      ;
; -4.705 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[8]       ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.474     ; 2.186      ;
; 2.299  ; reset_sync_133 ; sdram_controller:sdram_ctrl|old_state_reg.ST_NOP    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.120     ; 5.098      ;
; 2.299  ; reset_sync_133 ; sdram_controller:sdram_ctrl|state.ST_POWER_UP       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.120     ; 5.098      ;
; 2.299  ; reset_sync_133 ; sdram_controller:sdram_ctrl|state.ST_PRECHARGE      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.120     ; 5.098      ;
; 2.299  ; reset_sync_133 ; sdram_controller:sdram_ctrl|state.ST_NOP            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.120     ; 5.098      ;
; 2.556  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_bin[1]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.080     ; 4.881      ;
; 2.556  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray[0]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.080     ; 4.881      ;
; 2.556  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_bin[2]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.080     ; 4.881      ;
; 2.556  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_bin[3]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.080     ; 4.881      ;
; 2.556  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_bin[4]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.080     ; 4.881      ;
; 2.556  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray[4]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.080     ; 4.881      ;
; 2.556  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_bin[7]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.080     ; 4.881      ;
; 2.556  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_bin[8]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.080     ; 4.881      ;
; 2.556  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_bin[9]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.080     ; 4.881      ;
; 2.556  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_bin[6]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.080     ; 4.881      ;
; 2.556  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_bin[5]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.080     ; 4.881      ;
; 2.556  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.080     ; 4.881      ;
; 2.608  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray[5]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.083     ; 4.826      ;
; 2.608  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.083     ; 4.826      ;
; 2.608  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.083     ; 4.826      ;
; 2.608  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.083     ; 4.826      ;
; 2.608  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.083     ; 4.826      ;
; 2.608  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.083     ; 4.826      ;
; 2.608  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.083     ; 4.826      ;
; 2.608  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.083     ; 4.826      ;
; 2.608  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[8]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.083     ; 4.826      ;
; 2.608  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.083     ; 4.826      ;
; 2.781  ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.082     ; 4.654      ;
; 2.781  ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.082     ; 4.654      ;
; 2.781  ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.082     ; 4.654      ;
; 2.782  ; reset_sync_133 ; vga_frame_reader:frame_reader|state.WAIT_READY      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.095     ; 4.640      ;
; 2.782  ; reset_sync_133 ; vga_frame_reader:frame_reader|state.READING         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.095     ; 4.640      ;
; 2.782  ; reset_sync_133 ; vga_frame_reader:frame_reader|state.START_READ      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.095     ; 4.640      ;
; 2.782  ; reset_sync_133 ; vga_frame_reader:frame_reader|state.IDLE            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.095     ; 4.640      ;
; 2.782  ; reset_sync_133 ; vga_frame_reader:frame_reader|state.WAIT_NEXT_FRAME ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.095     ; 4.640      ;
; 2.782  ; reset_sync_133 ; vga_frame_reader:frame_reader|state.FRAME_COMPLETE  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.095     ; 4.640      ;
; 2.782  ; reset_sync_133 ; vga_frame_reader:frame_reader|current_line[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.102     ; 4.633      ;
; 2.782  ; reset_sync_133 ; vga_frame_reader:frame_reader|current_line[8]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.102     ; 4.633      ;
; 2.782  ; reset_sync_133 ; vga_frame_reader:frame_reader|current_line[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.102     ; 4.633      ;
; 2.782  ; reset_sync_133 ; vga_frame_reader:frame_reader|current_line[5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.102     ; 4.633      ;
; 2.782  ; reset_sync_133 ; vga_frame_reader:frame_reader|current_line[1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.102     ; 4.633      ;
; 2.782  ; reset_sync_133 ; vga_frame_reader:frame_reader|last_vga_line[0]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.120     ; 4.615      ;
; 2.782  ; reset_sync_133 ; vga_frame_reader:frame_reader|last_vga_line[2]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.120     ; 4.615      ;
; 2.782  ; reset_sync_133 ; vga_frame_reader:frame_reader|last_vga_line[3]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.120     ; 4.615      ;
; 2.782  ; reset_sync_133 ; vga_frame_reader:frame_reader|last_vga_line[6]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.120     ; 4.615      ;
; 2.782  ; reset_sync_133 ; vga_frame_reader:frame_reader|last_vga_line[7]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.120     ; 4.615      ;
; 2.782  ; reset_sync_133 ; vga_frame_reader:frame_reader|last_vga_line[1]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.120     ; 4.615      ;
; 2.782  ; reset_sync_133 ; vga_frame_reader:frame_reader|last_vga_line[4]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.120     ; 4.615      ;
; 2.782  ; reset_sync_133 ; vga_frame_reader:frame_reader|last_vga_line[5]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.120     ; 4.615      ;
; 2.782  ; reset_sync_133 ; vga_frame_reader:frame_reader|vga_y_sync2[9]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.114     ; 4.621      ;
; 2.782  ; reset_sync_133 ; vga_frame_reader:frame_reader|vga_y_sync2[7]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.114     ; 4.621      ;
; 2.782  ; reset_sync_133 ; vga_frame_reader:frame_reader|frame_start_prev      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.095     ; 4.640      ;
; 2.782  ; reset_sync_133 ; vga_frame_reader:frame_reader|sdram_ready_latched   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.095     ; 4.640      ;
; 2.782  ; reset_sync_133 ; sdram_controller:sdram_ctrl|rx_enable_reg           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.103     ; 4.632      ;
; 2.782  ; reset_sync_133 ; sdram_controller:sdram_ctrl|cas_shift_reg[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.103     ; 4.632      ;
; 2.782  ; reset_sync_133 ; sdram_controller:sdram_ctrl|cas_shift_reg[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.103     ; 4.632      ;
; 2.782  ; reset_sync_133 ; sdram_controller:sdram_ctrl|cas_shift_reg[1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.103     ; 4.632      ;
; 2.782  ; reset_sync_133 ; sdram_controller:sdram_ctrl|old_state_reg.ST_READ   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.103     ; 4.632      ;
; 2.782  ; reset_sync_133 ; vga_frame_reader:frame_reader|vga_y_sync1[5]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.114     ; 4.621      ;
; 2.783  ; reset_sync_133 ; vga_frame_reader:frame_reader|current_line[0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.120     ; 4.614      ;
; 2.783  ; reset_sync_133 ; vga_frame_reader:frame_reader|current_line[7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.120     ; 4.614      ;
; 2.783  ; reset_sync_133 ; vga_frame_reader:frame_reader|current_line[4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.120     ; 4.614      ;
+--------+----------------+-----------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clk_div'                                                                                                                                              ;
+--------+----------------+------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node      ; To Node                                        ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------+------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -3.101 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.928      ; 4.954      ;
; -3.101 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[8] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.928      ; 4.954      ;
; -3.101 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[9] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.917      ; 4.943      ;
; -3.101 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[8] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.917      ; 4.943      ;
; -3.101 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.928      ; 4.954      ;
; -3.101 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.928      ; 4.954      ;
; -3.101 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.928      ; 4.954      ;
; -3.101 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.928      ; 4.954      ;
; -3.071 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[6]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.906      ; 4.902      ;
; -3.071 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[7]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.906      ; 4.902      ;
; -3.071 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[8]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.906      ; 4.902      ;
; -3.071 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[9]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.906      ; 4.902      ;
; -3.071 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[3]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.906      ; 4.902      ;
; -3.071 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[4]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.906      ; 4.902      ;
; -3.071 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.906      ; 4.902      ;
; -3.071 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.906      ; 4.902      ;
; -3.071 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[5]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.906      ; 4.902      ;
; -3.071 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.906      ; 4.902      ;
; -3.027 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.929      ; 4.881      ;
; -3.027 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.929      ; 4.881      ;
; -3.027 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[9] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.929      ; 4.881      ;
; -3.026 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.925      ; 4.876      ;
; -3.026 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.925      ; 4.876      ;
; -3.026 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.925      ; 4.876      ;
; -3.026 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[4]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.925      ; 4.876      ;
; -3.026 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.925      ; 4.876      ;
; -3.026 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[7]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.925      ; 4.876      ;
; -3.026 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.925      ; 4.876      ;
; -3.026 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.925      ; 4.876      ;
; -3.026 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[6]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.925      ; 4.876      ;
; -3.006 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.924      ; 4.855      ;
; -3.006 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.924      ; 4.855      ;
; -3.006 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.924      ; 4.855      ;
; -3.006 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.924      ; 4.855      ;
; -3.006 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.924      ; 4.855      ;
; -3.006 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[3]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.924      ; 4.855      ;
; -3.006 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.924      ; 4.855      ;
; -2.975 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[8]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.926      ; 4.826      ;
; -2.975 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[5]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.926      ; 4.826      ;
; -2.955 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[0]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.080     ; 3.876      ;
; -2.955 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[1]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.080     ; 3.876      ;
; -2.955 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[1] ; clk_div                                              ; clk_div     ; 1.000        ; -0.080     ; 3.876      ;
; -2.955 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[0] ; clk_div                                              ; clk_div     ; 1.000        ; -0.080     ; 3.876      ;
; -2.955 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[8] ; clk_div                                              ; clk_div     ; 1.000        ; -0.091     ; 3.865      ;
; -2.955 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[9] ; clk_div                                              ; clk_div     ; 1.000        ; -0.091     ; 3.865      ;
; -2.955 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[8] ; clk_div                                              ; clk_div     ; 1.000        ; -0.080     ; 3.876      ;
; -2.955 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[7] ; clk_div                                              ; clk_div     ; 1.000        ; -0.080     ; 3.876      ;
; -2.925 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[0]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.102     ; 3.824      ;
; -2.925 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[6]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.102     ; 3.824      ;
; -2.925 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[9]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.102     ; 3.824      ;
; -2.925 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[8]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.102     ; 3.824      ;
; -2.925 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[7]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.102     ; 3.824      ;
; -2.925 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[5]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.102     ; 3.824      ;
; -2.925 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[4]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.102     ; 3.824      ;
; -2.925 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[3]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.102     ; 3.824      ;
; -2.925 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[2]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.102     ; 3.824      ;
; -2.925 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[1]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.102     ; 3.824      ;
; -2.881 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[9] ; clk_div                                              ; clk_div     ; 1.000        ; -0.079     ; 3.803      ;
; -2.881 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[0] ; clk_div                                              ; clk_div     ; 1.000        ; -0.079     ; 3.803      ;
; -2.881 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[4] ; clk_div                                              ; clk_div     ; 1.000        ; -0.079     ; 3.803      ;
; -2.880 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[6]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.083     ; 3.798      ;
; -2.880 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[7]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.083     ; 3.798      ;
; -2.880 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[4]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.083     ; 3.798      ;
; -2.880 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[6] ; clk_div                                              ; clk_div     ; 1.000        ; -0.083     ; 3.798      ;
; -2.880 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[7] ; clk_div                                              ; clk_div     ; 1.000        ; -0.083     ; 3.798      ;
; -2.880 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[4] ; clk_div                                              ; clk_div     ; 1.000        ; -0.083     ; 3.798      ;
; -2.880 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[5] ; clk_div                                              ; clk_div     ; 1.000        ; -0.083     ; 3.798      ;
; -2.880 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[5] ; clk_div                                              ; clk_div     ; 1.000        ; -0.083     ; 3.798      ;
; -2.880 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[6] ; clk_div                                              ; clk_div     ; 1.000        ; -0.083     ; 3.798      ;
; -2.860 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[3]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.084     ; 3.777      ;
; -2.860 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[2]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.084     ; 3.777      ;
; -2.860 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[3] ; clk_div                                              ; clk_div     ; 1.000        ; -0.084     ; 3.777      ;
; -2.860 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[2] ; clk_div                                              ; clk_div     ; 1.000        ; -0.084     ; 3.777      ;
; -2.860 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[2] ; clk_div                                              ; clk_div     ; 1.000        ; -0.084     ; 3.777      ;
; -2.860 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[3] ; clk_div                                              ; clk_div     ; 1.000        ; -0.084     ; 3.777      ;
; -2.860 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[1] ; clk_div                                              ; clk_div     ; 1.000        ; -0.084     ; 3.777      ;
; -2.829 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[5]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.082     ; 3.748      ;
; -2.829 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[8]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.082     ; 3.748      ;
; -1.718 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[7]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.115     ; 2.604      ;
; -1.718 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[6]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.115     ; 2.604      ;
; -1.718 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[4]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.115     ; 2.604      ;
; -1.718 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[3]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.115     ; 2.604      ;
; -1.718 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[2]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.115     ; 2.604      ;
; -1.718 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[1]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.115     ; 2.604      ;
; -1.718 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[0]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.115     ; 2.604      ;
; -1.518 ; reset_sync_25  ; vga_display_controller:vga_ctrl|rgb[0]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.084     ; 2.435      ;
; -1.518 ; reset_sync_25  ; vga_display_controller:vga_ctrl|rgb[1]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.084     ; 2.435      ;
; -1.518 ; reset_sync_25  ; vga_display_controller:vga_ctrl|rgb[2]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.084     ; 2.435      ;
; -1.335 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[0]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.090     ; 2.246      ;
; -1.335 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[2]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.090     ; 2.246      ;
; -1.335 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[8]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.090     ; 2.246      ;
; -1.335 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[7]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.090     ; 2.246      ;
; -1.335 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[6]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.090     ; 2.246      ;
; -1.335 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[5]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.090     ; 2.246      ;
; -1.335 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[4]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.090     ; 2.246      ;
; -1.335 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[1]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.090     ; 2.246      ;
; -1.317 ; reset_sync_25  ; vga_display_controller:vga_ctrl|fifo_was_read  ; clk_div                                              ; clk_div     ; 1.000        ; -0.091     ; 2.227      ;
; -1.317 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[9]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.091     ; 2.227      ;
; -1.317 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[3]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.091     ; 2.227      ;
; -1.317 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[5]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.091     ; 2.227      ;
+--------+----------------+------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clk_div'                                                                                                                                              ;
+-------+----------------+------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node      ; To Node                                        ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 1.719 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[8]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.475      ; 4.476      ;
; 1.719 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[5]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.475      ; 4.476      ;
; 1.751 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.473      ; 4.506      ;
; 1.751 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.473      ; 4.506      ;
; 1.751 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.473      ; 4.506      ;
; 1.751 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.473      ; 4.506      ;
; 1.751 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.473      ; 4.506      ;
; 1.751 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[3]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.473      ; 4.506      ;
; 1.751 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.473      ; 4.506      ;
; 1.776 ; reset_sync_25  ; vga_display_controller:vga_ctrl|fifo_was_read  ; clk_div                                              ; clk_div     ; 0.000        ; 0.072      ; 2.060      ;
; 1.776 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[9]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.072      ; 2.060      ;
; 1.776 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[3]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.072      ; 2.060      ;
; 1.776 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[5]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.072      ; 2.060      ;
; 1.776 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[8]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.072      ; 2.060      ;
; 1.776 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[9]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.072      ; 2.060      ;
; 1.783 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[0]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.073      ; 2.068      ;
; 1.783 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[2]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.073      ; 2.068      ;
; 1.783 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[8]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.073      ; 2.068      ;
; 1.783 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[7]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.073      ; 2.068      ;
; 1.783 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[6]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.073      ; 2.068      ;
; 1.783 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[5]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.073      ; 2.068      ;
; 1.783 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[4]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.073      ; 2.068      ;
; 1.783 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[1]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.073      ; 2.068      ;
; 1.787 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.478      ; 4.547      ;
; 1.787 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.478      ; 4.547      ;
; 1.787 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[9] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.478      ; 4.547      ;
; 1.788 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.474      ; 4.544      ;
; 1.788 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.474      ; 4.544      ;
; 1.788 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.474      ; 4.544      ;
; 1.788 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[4]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.474      ; 4.544      ;
; 1.788 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.474      ; 4.544      ;
; 1.788 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[7]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.474      ; 4.544      ;
; 1.788 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.474      ; 4.544      ;
; 1.788 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.474      ; 4.544      ;
; 1.788 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[6]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.474      ; 4.544      ;
; 1.826 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[6]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.454      ; 4.562      ;
; 1.826 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[7]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.454      ; 4.562      ;
; 1.826 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[8]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.454      ; 4.562      ;
; 1.826 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[9]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.454      ; 4.562      ;
; 1.826 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[3]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.454      ; 4.562      ;
; 1.826 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[4]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.454      ; 4.562      ;
; 1.826 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.454      ; 4.562      ;
; 1.826 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.454      ; 4.562      ;
; 1.826 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[5]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.454      ; 4.562      ;
; 1.826 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.454      ; 4.562      ;
; 1.848 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.478      ; 4.608      ;
; 1.848 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[8] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.478      ; 4.608      ;
; 1.848 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.478      ; 4.608      ;
; 1.848 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.478      ; 4.608      ;
; 1.848 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.478      ; 4.608      ;
; 1.848 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.478      ; 4.608      ;
; 1.853 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[9] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.465      ; 4.600      ;
; 1.853 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[8] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.465      ; 4.600      ;
; 1.929 ; reset_sync_25  ; vga_display_controller:vga_ctrl|rgb[0]         ; clk_div                                              ; clk_div     ; 0.000        ; 0.080      ; 2.221      ;
; 1.929 ; reset_sync_25  ; vga_display_controller:vga_ctrl|rgb[1]         ; clk_div                                              ; clk_div     ; 0.000        ; 0.080      ; 2.221      ;
; 1.929 ; reset_sync_25  ; vga_display_controller:vga_ctrl|rgb[2]         ; clk_div                                              ; clk_div     ; 0.000        ; 0.080      ; 2.221      ;
; 2.127 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[7]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.048      ; 2.387      ;
; 2.127 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[6]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.048      ; 2.387      ;
; 2.127 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[4]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.048      ; 2.387      ;
; 2.127 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[3]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.048      ; 2.387      ;
; 2.127 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[2]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.048      ; 2.387      ;
; 2.127 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[1]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.048      ; 2.387      ;
; 2.127 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[0]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.048      ; 2.387      ;
; 3.021 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[5]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.082      ; 3.315      ;
; 3.021 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[8]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.082      ; 3.315      ;
; 3.053 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[3]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.080      ; 3.345      ;
; 3.053 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[2]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.080      ; 3.345      ;
; 3.053 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[3] ; clk_div                                              ; clk_div     ; 0.000        ; 0.080      ; 3.345      ;
; 3.053 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[2] ; clk_div                                              ; clk_div     ; 0.000        ; 0.080      ; 3.345      ;
; 3.053 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[2] ; clk_div                                              ; clk_div     ; 0.000        ; 0.080      ; 3.345      ;
; 3.053 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[3] ; clk_div                                              ; clk_div     ; 0.000        ; 0.080      ; 3.345      ;
; 3.053 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[1] ; clk_div                                              ; clk_div     ; 0.000        ; 0.080      ; 3.345      ;
; 3.089 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[9] ; clk_div                                              ; clk_div     ; 0.000        ; 0.085      ; 3.386      ;
; 3.089 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[0] ; clk_div                                              ; clk_div     ; 0.000        ; 0.085      ; 3.386      ;
; 3.089 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[4] ; clk_div                                              ; clk_div     ; 0.000        ; 0.085      ; 3.386      ;
; 3.090 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[6]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.081      ; 3.383      ;
; 3.090 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[7]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.081      ; 3.383      ;
; 3.090 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[4]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.081      ; 3.383      ;
; 3.090 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[6] ; clk_div                                              ; clk_div     ; 0.000        ; 0.081      ; 3.383      ;
; 3.090 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[7] ; clk_div                                              ; clk_div     ; 0.000        ; 0.081      ; 3.383      ;
; 3.090 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[4] ; clk_div                                              ; clk_div     ; 0.000        ; 0.081      ; 3.383      ;
; 3.090 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[5] ; clk_div                                              ; clk_div     ; 0.000        ; 0.081      ; 3.383      ;
; 3.090 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[5] ; clk_div                                              ; clk_div     ; 0.000        ; 0.081      ; 3.383      ;
; 3.090 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[6] ; clk_div                                              ; clk_div     ; 0.000        ; 0.081      ; 3.383      ;
; 3.128 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[0]         ; clk_div                                              ; clk_div     ; 0.000        ; 0.061      ; 3.401      ;
; 3.128 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[6]         ; clk_div                                              ; clk_div     ; 0.000        ; 0.061      ; 3.401      ;
; 3.128 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[9]         ; clk_div                                              ; clk_div     ; 0.000        ; 0.061      ; 3.401      ;
; 3.128 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[8]         ; clk_div                                              ; clk_div     ; 0.000        ; 0.061      ; 3.401      ;
; 3.128 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[7]         ; clk_div                                              ; clk_div     ; 0.000        ; 0.061      ; 3.401      ;
; 3.128 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[5]         ; clk_div                                              ; clk_div     ; 0.000        ; 0.061      ; 3.401      ;
; 3.128 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[4]         ; clk_div                                              ; clk_div     ; 0.000        ; 0.061      ; 3.401      ;
; 3.128 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[3]         ; clk_div                                              ; clk_div     ; 0.000        ; 0.061      ; 3.401      ;
; 3.128 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[2]         ; clk_div                                              ; clk_div     ; 0.000        ; 0.061      ; 3.401      ;
; 3.128 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[1]         ; clk_div                                              ; clk_div     ; 0.000        ; 0.061      ; 3.401      ;
; 3.150 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[0]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.085      ; 3.447      ;
; 3.150 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[1]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.085      ; 3.447      ;
; 3.150 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[1] ; clk_div                                              ; clk_div     ; 0.000        ; 0.085      ; 3.447      ;
; 3.150 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[0] ; clk_div                                              ; clk_div     ; 0.000        ; 0.085      ; 3.447      ;
; 3.150 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[8] ; clk_div                                              ; clk_div     ; 0.000        ; 0.085      ; 3.447      ;
; 3.150 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[7] ; clk_div                                              ; clk_div     ; 0.000        ; 0.085      ; 3.447      ;
+-------+----------------+------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                              ;
+-------+----------------+----------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node      ; To Node                                            ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+----------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 2.811 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[8]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 3.106      ;
; 3.466 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[14]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.595      ; 4.273      ;
; 3.466 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[11]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.595      ; 4.273      ;
; 3.466 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.595      ; 4.273      ;
; 3.481 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.580      ; 4.273      ;
; 3.481 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.580      ; 4.273      ;
; 3.481 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.580      ; 4.273      ;
; 3.481 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.580      ; 4.273      ;
; 3.496 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[15]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.564      ; 4.272      ;
; 3.496 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[17]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.564      ; 4.272      ;
; 3.496 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[16]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.564      ; 4.272      ;
; 3.496 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[13]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.564      ; 4.272      ;
; 3.496 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[12]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.564      ; 4.272      ;
; 3.496 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[10]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.564      ; 4.272      ;
; 3.496 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.564      ; 4.272      ;
; 3.517 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.545      ; 4.274      ;
; 3.517 ; reset_sync_133 ; vga_frame_reader:frame_reader|frame_start_sync2    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.534      ; 4.263      ;
; 3.517 ; reset_sync_133 ; vga_frame_reader:frame_reader|frame_start_sync1    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.534      ; 4.263      ;
; 3.517 ; reset_sync_133 ; vga_frame_reader:frame_reader|vga_y_sync1[7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.534      ; 4.263      ;
; 3.517 ; reset_sync_133 ; vga_frame_reader:frame_reader|vga_y_sync1[8]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.534      ; 4.263      ;
; 3.517 ; reset_sync_133 ; vga_frame_reader:frame_reader|vga_y_sync1[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.534      ; 4.263      ;
; 3.517 ; reset_sync_133 ; vga_frame_reader:frame_reader|vga_y_sync1[2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.534      ; 4.263      ;
; 3.517 ; reset_sync_133 ; vga_frame_reader:frame_reader|vga_y_sync1[1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.534      ; 4.263      ;
; 3.517 ; reset_sync_133 ; vga_frame_reader:frame_reader|vga_y_sync1[0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.534      ; 4.263      ;
; 3.520 ; reset_sync_133 ; vga_frame_reader:frame_reader|vga_y_sync1[4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.510      ; 4.242      ;
; 3.530 ; reset_sync_133 ; vga_frame_reader:frame_reader|vga_y_sync2[0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.496      ; 4.238      ;
; 3.530 ; reset_sync_133 ; vga_frame_reader:frame_reader|vga_y_sync2[1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.496      ; 4.238      ;
; 3.530 ; reset_sync_133 ; vga_frame_reader:frame_reader|vga_y_sync2[2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.496      ; 4.238      ;
; 3.530 ; reset_sync_133 ; vga_frame_reader:frame_reader|vga_y_sync2[3]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.496      ; 4.238      ;
; 3.530 ; reset_sync_133 ; vga_frame_reader:frame_reader|vga_y_sync2[5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.496      ; 4.238      ;
; 3.530 ; reset_sync_133 ; vga_frame_reader:frame_reader|vga_y_sync2[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.496      ; 4.238      ;
; 3.530 ; reset_sync_133 ; vga_frame_reader:frame_reader|vga_y_sync2[4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.496      ; 4.238      ;
; 3.615 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[8]      ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.926     ; 2.001      ;
; 3.759 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray[1]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 4.506      ;
; 3.759 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[1]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 4.506      ;
; 3.759 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[2]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 4.506      ;
; 3.759 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[2]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 4.506      ;
; 3.759 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[3]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 4.506      ;
; 3.791 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray[2]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.541      ; 4.544      ;
; 3.791 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray[3]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.541      ; 4.544      ;
; 3.791 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray[6]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.541      ; 4.544      ;
; 3.791 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[3]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.541      ; 4.544      ;
; 3.791 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[4]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.541      ; 4.544      ;
; 3.791 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[6]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.541      ; 4.544      ;
; 3.791 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[7]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.541      ; 4.544      ;
; 3.851 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray[7]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.545      ; 4.608      ;
; 3.851 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray[8]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.545      ; 4.608      ;
; 3.851 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[0]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.545      ; 4.608      ;
; 3.851 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[1]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.545      ; 4.608      ;
; 3.958 ; reset_sync_133 ; sdram_controller:sdram_ctrl|addr_reg[10]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 4.225      ;
; 3.958 ; reset_sync_133 ; sdram_controller:sdram_ctrl|state.ST_OPERATE       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 4.226      ;
; 3.958 ; reset_sync_133 ; sdram_controller:sdram_ctrl|cols_read_reg[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 4.227      ;
; 3.958 ; reset_sync_133 ; sdram_controller:sdram_ctrl|cols_read_reg[5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 4.227      ;
; 3.958 ; reset_sync_133 ; sdram_controller:sdram_ctrl|cols_read_reg[4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 4.227      ;
; 3.958 ; reset_sync_133 ; sdram_controller:sdram_ctrl|cols_read_reg[2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 4.227      ;
; 3.958 ; reset_sync_133 ; sdram_controller:sdram_ctrl|cols_read_reg[1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 4.227      ;
; 3.958 ; reset_sync_133 ; sdram_controller:sdram_ctrl|cols_read_reg[0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 4.227      ;
; 3.958 ; reset_sync_133 ; sdram_controller:sdram_ctrl|cols_read_reg[3]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 4.227      ;
; 3.958 ; reset_sync_133 ; sdram_controller:sdram_ctrl|cols_read_reg[7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 4.227      ;
; 3.958 ; reset_sync_133 ; sdram_controller:sdram_ctrl|rows_read_reg[1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 4.226      ;
; 3.958 ; reset_sync_133 ; sdram_controller:sdram_ctrl|rows_read_reg[8]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 4.226      ;
; 3.958 ; reset_sync_133 ; sdram_controller:sdram_ctrl|rows_read_reg[0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 4.226      ;
; 3.958 ; reset_sync_133 ; sdram_controller:sdram_ctrl|rows_read_reg[2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 4.226      ;
; 3.958 ; reset_sync_133 ; sdram_controller:sdram_ctrl|rows_read_reg[3]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 4.226      ;
; 3.958 ; reset_sync_133 ; sdram_controller:sdram_ctrl|rows_read_reg[4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 4.226      ;
; 3.958 ; reset_sync_133 ; sdram_controller:sdram_ctrl|rows_read_reg[5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 4.226      ;
; 3.958 ; reset_sync_133 ; sdram_controller:sdram_ctrl|rows_read_reg[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 4.226      ;
; 3.958 ; reset_sync_133 ; sdram_controller:sdram_ctrl|rows_read_reg[7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 4.226      ;
; 3.958 ; reset_sync_133 ; sdram_controller:sdram_ctrl|rows_read_reg[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 4.226      ;
; 3.958 ; reset_sync_133 ; sdram_controller:sdram_ctrl|rows_read_reg[10]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 4.226      ;
; 3.958 ; reset_sync_133 ; sdram_controller:sdram_ctrl|rows_read_reg[11]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 4.226      ;
; 3.958 ; reset_sync_133 ; sdram_controller:sdram_ctrl|state.ST_BURST_STOP    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 4.226      ;
; 3.958 ; reset_sync_133 ; sdram_controller:sdram_ctrl|state.ST_READ          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 4.226      ;
; 3.958 ; reset_sync_133 ; start_sync2                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 4.228      ;
; 3.958 ; reset_sync_133 ; sdram_controller:sdram_ctrl|delay_count_reg[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 4.225      ;
; 3.958 ; reset_sync_133 ; sdram_controller:sdram_ctrl|delay_count_reg[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 4.225      ;
; 3.958 ; reset_sync_133 ; sdram_controller:sdram_ctrl|delay_count_reg[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 4.225      ;
; 3.958 ; reset_sync_133 ; sdram_controller:sdram_ctrl|delay_count_reg[3]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 4.225      ;
; 3.958 ; reset_sync_133 ; sdram_controller:sdram_ctrl|delay_count_reg[4]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 4.225      ;
; 3.958 ; reset_sync_133 ; sdram_controller:sdram_ctrl|delay_count_reg[5]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 4.225      ;
; 3.958 ; reset_sync_133 ; sdram_controller:sdram_ctrl|delay_count_reg[6]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 4.225      ;
; 3.958 ; reset_sync_133 ; sdram_controller:sdram_ctrl|delay_count_reg[7]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 4.225      ;
; 3.958 ; reset_sync_133 ; sdram_controller:sdram_ctrl|delay_count_reg[8]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 4.225      ;
; 3.958 ; reset_sync_133 ; sdram_controller:sdram_ctrl|delay_count_reg[9]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 4.225      ;
; 3.958 ; reset_sync_133 ; sdram_controller:sdram_ctrl|delay_count_reg[10]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 4.225      ;
; 3.958 ; reset_sync_133 ; sdram_controller:sdram_ctrl|delay_count_reg[11]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 4.225      ;
; 3.958 ; reset_sync_133 ; sdram_controller:sdram_ctrl|delay_count_reg[12]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 4.225      ;
; 3.958 ; reset_sync_133 ; sdram_controller:sdram_ctrl|delay_count_reg[13]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 4.225      ;
; 3.958 ; reset_sync_133 ; sdram_controller:sdram_ctrl|delay_count_reg[14]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 4.225      ;
; 3.958 ; reset_sync_133 ; sdram_controller:sdram_ctrl|cols_written_reg[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 4.227      ;
; 3.958 ; reset_sync_133 ; sdram_controller:sdram_ctrl|cols_written_reg[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 4.227      ;
; 3.958 ; reset_sync_133 ; sdram_controller:sdram_ctrl|cols_written_reg[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 4.227      ;
; 3.958 ; reset_sync_133 ; sdram_controller:sdram_ctrl|cols_written_reg[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 4.227      ;
; 3.958 ; reset_sync_133 ; sdram_controller:sdram_ctrl|cols_written_reg[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 4.227      ;
; 3.958 ; reset_sync_133 ; sdram_controller:sdram_ctrl|cols_written_reg[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 4.227      ;
; 3.958 ; reset_sync_133 ; sdram_controller:sdram_ctrl|cols_written_reg[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 4.227      ;
; 3.958 ; reset_sync_133 ; sdram_controller:sdram_ctrl|cols_written_reg[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 4.227      ;
; 3.958 ; reset_sync_133 ; sdram_controller:sdram_ctrl|state.ST_WRITE         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 4.226      ;
; 3.958 ; reset_sync_133 ; sdram_controller:sdram_ctrl|old_state_reg.ST_WRITE ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 4.226      ;
; 3.958 ; reset_sync_133 ; sdram_controller:sdram_ctrl|tx_enable_reg          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 4.226      ;
+-------+----------------+----------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                         ;
+-----------+-----------------+------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                           ; Note ;
+-----------+-----------------+------------------------------------------------------+------+
; 57.15 MHz ; 57.15 MHz       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 99.51 MHz ; 99.51 MHz       ; clk_div                                              ;      ;
+-----------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -9.981 ; -6610.600     ;
; clk_div                                              ; -9.049 ; -225.998      ;
; clk_50MHz                                            ; -0.812 ; -0.812        ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.381 ; 0.000         ;
; clk_div                                              ; 0.469 ; 0.000         ;
; clk_50MHz                                            ; 0.648 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                         ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -5.761 ; -215.971      ;
; clk_div                                              ; -3.060 ; -147.938      ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                         ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; clk_div                                              ; 1.592 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.548 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; clk_div                                              ; -1.487 ; -99.629       ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.315  ; 0.000         ;
; clk_50MHz                                            ; 9.750  ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                          ;
+--------+-----------------------------------------+---------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                           ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+---------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -9.981 ; fifo_buffer:pixel_fifo|write_ptr_bin[4] ; vga_frame_reader:frame_reader|pixels_read_reg[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.382      ; 17.881     ;
; -9.856 ; fifo_buffer:pixel_fifo|write_ptr_bin[5] ; vga_frame_reader:frame_reader|pixels_read_reg[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.382      ; 17.756     ;
; -9.855 ; fifo_buffer:pixel_fifo|write_ptr_bin[6] ; vga_frame_reader:frame_reader|pixels_read_reg[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.382      ; 17.755     ;
; -9.851 ; fifo_buffer:pixel_fifo|write_ptr_bin[4] ; vga_frame_reader:frame_reader|pixels_read_reg[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.349      ; 17.718     ;
; -9.833 ; fifo_buffer:pixel_fifo|write_ptr_bin[4] ; vga_frame_reader:frame_reader|pixels_read_reg[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.349      ; 17.700     ;
; -9.790 ; fifo_buffer:pixel_fifo|write_ptr_bin[4] ; vga_frame_reader:frame_reader|pixels_read_reg[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.349      ; 17.657     ;
; -9.726 ; fifo_buffer:pixel_fifo|write_ptr_bin[5] ; vga_frame_reader:frame_reader|pixels_read_reg[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.349      ; 17.593     ;
; -9.725 ; fifo_buffer:pixel_fifo|write_ptr_bin[6] ; vga_frame_reader:frame_reader|pixels_read_reg[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.349      ; 17.592     ;
; -9.708 ; fifo_buffer:pixel_fifo|write_ptr_bin[4] ; vga_frame_reader:frame_reader|pixels_read_reg[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.349      ; 17.575     ;
; -9.708 ; fifo_buffer:pixel_fifo|write_ptr_bin[5] ; vga_frame_reader:frame_reader|pixels_read_reg[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.349      ; 17.575     ;
; -9.707 ; fifo_buffer:pixel_fifo|write_ptr_bin[6] ; vga_frame_reader:frame_reader|pixels_read_reg[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.349      ; 17.574     ;
; -9.672 ; fifo_buffer:pixel_fifo|write_ptr_bin[4] ; vga_frame_reader:frame_reader|pixels_read_reg[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.382      ; 17.572     ;
; -9.665 ; fifo_buffer:pixel_fifo|write_ptr_bin[5] ; vga_frame_reader:frame_reader|pixels_read_reg[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.349      ; 17.532     ;
; -9.664 ; fifo_buffer:pixel_fifo|write_ptr_bin[6] ; vga_frame_reader:frame_reader|pixels_read_reg[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.349      ; 17.531     ;
; -9.651 ; fifo_buffer:pixel_fifo|write_ptr_bin[4] ; vga_frame_reader:frame_reader|pixels_read_reg[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.382      ; 17.551     ;
; -9.583 ; fifo_buffer:pixel_fifo|write_ptr_bin[5] ; vga_frame_reader:frame_reader|pixels_read_reg[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.349      ; 17.450     ;
; -9.582 ; fifo_buffer:pixel_fifo|write_ptr_bin[6] ; vga_frame_reader:frame_reader|pixels_read_reg[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.349      ; 17.449     ;
; -9.571 ; fifo_buffer:pixel_fifo|write_ptr_bin[7] ; vga_frame_reader:frame_reader|pixels_read_reg[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.382      ; 17.471     ;
; -9.547 ; fifo_buffer:pixel_fifo|write_ptr_bin[5] ; vga_frame_reader:frame_reader|pixels_read_reg[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.382      ; 17.447     ;
; -9.546 ; fifo_buffer:pixel_fifo|write_ptr_bin[6] ; vga_frame_reader:frame_reader|pixels_read_reg[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.382      ; 17.446     ;
; -9.526 ; fifo_buffer:pixel_fifo|write_ptr_bin[5] ; vga_frame_reader:frame_reader|pixels_read_reg[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.382      ; 17.426     ;
; -9.525 ; fifo_buffer:pixel_fifo|write_ptr_bin[6] ; vga_frame_reader:frame_reader|pixels_read_reg[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.382      ; 17.425     ;
; -9.441 ; fifo_buffer:pixel_fifo|write_ptr_bin[7] ; vga_frame_reader:frame_reader|pixels_read_reg[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.349      ; 17.308     ;
; -9.423 ; fifo_buffer:pixel_fifo|write_ptr_bin[7] ; vga_frame_reader:frame_reader|pixels_read_reg[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.349      ; 17.290     ;
; -9.383 ; fifo_buffer:pixel_fifo|write_ptr_bin[4] ; vga_frame_reader:frame_reader|pixels_read_reg[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.349      ; 17.250     ;
; -9.380 ; fifo_buffer:pixel_fifo|write_ptr_bin[7] ; vga_frame_reader:frame_reader|pixels_read_reg[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.349      ; 17.247     ;
; -9.332 ; fifo_buffer:pixel_fifo|write_ptr_bin[4] ; vga_frame_reader:frame_reader|pixels_read_reg[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.349      ; 17.199     ;
; -9.298 ; fifo_buffer:pixel_fifo|write_ptr_bin[7] ; vga_frame_reader:frame_reader|pixels_read_reg[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.349      ; 17.165     ;
; -9.266 ; fifo_buffer:pixel_fifo|write_ptr_bin[4] ; vga_frame_reader:frame_reader|pixels_read_reg[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.337      ; 17.121     ;
; -9.262 ; fifo_buffer:pixel_fifo|write_ptr_bin[7] ; vga_frame_reader:frame_reader|pixels_read_reg[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.382      ; 17.162     ;
; -9.258 ; fifo_buffer:pixel_fifo|write_ptr_bin[4] ; vga_frame_reader:frame_reader|pixels_read_reg[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.349      ; 17.125     ;
; -9.258 ; fifo_buffer:pixel_fifo|write_ptr_bin[5] ; vga_frame_reader:frame_reader|pixels_read_reg[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.349      ; 17.125     ;
; -9.257 ; fifo_buffer:pixel_fifo|write_ptr_bin[6] ; vga_frame_reader:frame_reader|pixels_read_reg[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.349      ; 17.124     ;
; -9.250 ; fifo_buffer:pixel_fifo|write_ptr_bin[4] ; vga_frame_reader:frame_reader|pixels_read_reg[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.075     ; 16.693     ;
; -9.241 ; fifo_buffer:pixel_fifo|write_ptr_bin[7] ; vga_frame_reader:frame_reader|pixels_read_reg[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.382      ; 17.141     ;
; -9.207 ; fifo_buffer:pixel_fifo|write_ptr_bin[5] ; vga_frame_reader:frame_reader|pixels_read_reg[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.349      ; 17.074     ;
; -9.206 ; fifo_buffer:pixel_fifo|write_ptr_bin[6] ; vga_frame_reader:frame_reader|pixels_read_reg[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.349      ; 17.073     ;
; -9.180 ; fifo_buffer:pixel_fifo|write_ptr_bin[4] ; vga_frame_reader:frame_reader|pixels_read_reg[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.373      ; 17.071     ;
; -9.178 ; fifo_buffer:pixel_fifo|write_ptr_bin[3] ; vga_frame_reader:frame_reader|pixels_read_reg[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.382      ; 17.078     ;
; -9.176 ; fifo_buffer:pixel_fifo|write_ptr_bin[4] ; vga_frame_reader:frame_reader|pixels_read_reg[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.075     ; 16.619     ;
; -9.146 ; fifo_buffer:pixel_fifo|write_ptr_bin[2] ; vga_frame_reader:frame_reader|pixels_read_reg[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.382      ; 17.046     ;
; -9.141 ; fifo_buffer:pixel_fifo|write_ptr_bin[5] ; vga_frame_reader:frame_reader|pixels_read_reg[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.337      ; 16.996     ;
; -9.140 ; fifo_buffer:pixel_fifo|write_ptr_bin[6] ; vga_frame_reader:frame_reader|pixels_read_reg[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.337      ; 16.995     ;
; -9.133 ; fifo_buffer:pixel_fifo|write_ptr_bin[5] ; vga_frame_reader:frame_reader|pixels_read_reg[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.349      ; 17.000     ;
; -9.132 ; fifo_buffer:pixel_fifo|write_ptr_bin[6] ; vga_frame_reader:frame_reader|pixels_read_reg[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.349      ; 16.999     ;
; -9.125 ; fifo_buffer:pixel_fifo|write_ptr_bin[5] ; vga_frame_reader:frame_reader|pixels_read_reg[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.075     ; 16.568     ;
; -9.124 ; fifo_buffer:pixel_fifo|write_ptr_bin[6] ; vga_frame_reader:frame_reader|pixels_read_reg[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.075     ; 16.567     ;
; -9.110 ; fifo_buffer:pixel_fifo|write_ptr_bin[4] ; vga_frame_reader:frame_reader|pixels_in_line[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.067     ; 16.561     ;
; -9.109 ; fifo_buffer:pixel_fifo|write_ptr_bin[4] ; vga_frame_reader:frame_reader|pixels_in_line[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.067     ; 16.560     ;
; -9.109 ; fifo_buffer:pixel_fifo|write_ptr_bin[4] ; vga_frame_reader:frame_reader|pixels_in_line[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.067     ; 16.560     ;
; -9.103 ; fifo_buffer:pixel_fifo|write_ptr_bin[4] ; vga_frame_reader:frame_reader|pixels_in_line[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.067     ; 16.554     ;
; -9.063 ; fifo_buffer:pixel_fifo|write_ptr_bin[4] ; vga_frame_reader:frame_reader|pixels_read_reg[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.373      ; 16.954     ;
; -9.055 ; fifo_buffer:pixel_fifo|write_ptr_bin[5] ; vga_frame_reader:frame_reader|pixels_read_reg[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.373      ; 16.946     ;
; -9.054 ; fifo_buffer:pixel_fifo|write_ptr_bin[4] ; vga_frame_reader:frame_reader|pixels_read_reg[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.373      ; 16.945     ;
; -9.054 ; fifo_buffer:pixel_fifo|write_ptr_bin[6] ; vga_frame_reader:frame_reader|pixels_read_reg[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.373      ; 16.945     ;
; -9.051 ; fifo_buffer:pixel_fifo|write_ptr_bin[5] ; vga_frame_reader:frame_reader|pixels_read_reg[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.075     ; 16.494     ;
; -9.050 ; fifo_buffer:pixel_fifo|write_ptr_bin[6] ; vga_frame_reader:frame_reader|pixels_read_reg[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.075     ; 16.493     ;
; -9.048 ; fifo_buffer:pixel_fifo|write_ptr_bin[3] ; vga_frame_reader:frame_reader|pixels_read_reg[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.349      ; 16.915     ;
; -9.039 ; fifo_buffer:pixel_fifo|write_ptr_bin[4] ; vga_frame_reader:frame_reader|pixels_in_line[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.067     ; 16.490     ;
; -9.030 ; fifo_buffer:pixel_fifo|write_ptr_bin[3] ; vga_frame_reader:frame_reader|pixels_read_reg[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.349      ; 16.897     ;
; -9.016 ; fifo_buffer:pixel_fifo|write_ptr_bin[2] ; vga_frame_reader:frame_reader|pixels_read_reg[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.349      ; 16.883     ;
; -8.998 ; fifo_buffer:pixel_fifo|write_ptr_bin[2] ; vga_frame_reader:frame_reader|pixels_read_reg[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.349      ; 16.865     ;
; -8.987 ; fifo_buffer:pixel_fifo|write_ptr_bin[3] ; vga_frame_reader:frame_reader|pixels_read_reg[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.349      ; 16.854     ;
; -8.985 ; fifo_buffer:pixel_fifo|write_ptr_bin[5] ; vga_frame_reader:frame_reader|pixels_in_line[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.067     ; 16.436     ;
; -8.984 ; fifo_buffer:pixel_fifo|write_ptr_bin[6] ; vga_frame_reader:frame_reader|pixels_in_line[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.067     ; 16.435     ;
; -8.984 ; fifo_buffer:pixel_fifo|write_ptr_bin[5] ; vga_frame_reader:frame_reader|pixels_in_line[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.067     ; 16.435     ;
; -8.984 ; fifo_buffer:pixel_fifo|write_ptr_bin[5] ; vga_frame_reader:frame_reader|pixels_in_line[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.067     ; 16.435     ;
; -8.983 ; fifo_buffer:pixel_fifo|write_ptr_bin[6] ; vga_frame_reader:frame_reader|pixels_in_line[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.067     ; 16.434     ;
; -8.983 ; fifo_buffer:pixel_fifo|write_ptr_bin[6] ; vga_frame_reader:frame_reader|pixels_in_line[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.067     ; 16.434     ;
; -8.978 ; fifo_buffer:pixel_fifo|write_ptr_bin[5] ; vga_frame_reader:frame_reader|pixels_in_line[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.067     ; 16.429     ;
; -8.977 ; fifo_buffer:pixel_fifo|write_ptr_bin[6] ; vga_frame_reader:frame_reader|pixels_in_line[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.067     ; 16.428     ;
; -8.973 ; fifo_buffer:pixel_fifo|write_ptr_bin[7] ; vga_frame_reader:frame_reader|pixels_read_reg[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.349      ; 16.840     ;
; -8.961 ; fifo_buffer:pixel_fifo|write_ptr_bin[8] ; vga_frame_reader:frame_reader|pixels_read_reg[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.382      ; 16.861     ;
; -8.955 ; fifo_buffer:pixel_fifo|write_ptr_bin[2] ; vga_frame_reader:frame_reader|pixels_read_reg[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.349      ; 16.822     ;
; -8.938 ; fifo_buffer:pixel_fifo|write_ptr_bin[5] ; vga_frame_reader:frame_reader|pixels_read_reg[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.373      ; 16.829     ;
; -8.937 ; fifo_buffer:pixel_fifo|write_ptr_bin[6] ; vga_frame_reader:frame_reader|pixels_read_reg[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.373      ; 16.828     ;
; -8.929 ; fifo_buffer:pixel_fifo|write_ptr_bin[5] ; vga_frame_reader:frame_reader|pixels_read_reg[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.373      ; 16.820     ;
; -8.928 ; fifo_buffer:pixel_fifo|write_ptr_bin[4] ; vga_frame_reader:frame_reader|pixels_read_reg[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.373      ; 16.819     ;
; -8.928 ; fifo_buffer:pixel_fifo|write_ptr_bin[6] ; vga_frame_reader:frame_reader|pixels_read_reg[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.373      ; 16.819     ;
; -8.922 ; fifo_buffer:pixel_fifo|write_ptr_bin[7] ; vga_frame_reader:frame_reader|pixels_read_reg[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.349      ; 16.789     ;
; -8.914 ; fifo_buffer:pixel_fifo|write_ptr_bin[5] ; vga_frame_reader:frame_reader|pixels_in_line[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.067     ; 16.365     ;
; -8.913 ; fifo_buffer:pixel_fifo|write_ptr_bin[6] ; vga_frame_reader:frame_reader|pixels_in_line[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.067     ; 16.364     ;
; -8.905 ; fifo_buffer:pixel_fifo|write_ptr_bin[3] ; vga_frame_reader:frame_reader|pixels_read_reg[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.349      ; 16.772     ;
; -8.896 ; fifo_buffer:pixel_fifo|write_ptr_bin[4] ; vga_frame_reader:frame_reader|pixels_read_reg[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.075     ; 16.339     ;
; -8.873 ; fifo_buffer:pixel_fifo|write_ptr_bin[2] ; vga_frame_reader:frame_reader|pixels_read_reg[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.349      ; 16.740     ;
; -8.869 ; fifo_buffer:pixel_fifo|write_ptr_bin[3] ; vga_frame_reader:frame_reader|pixels_read_reg[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.382      ; 16.769     ;
; -8.856 ; fifo_buffer:pixel_fifo|write_ptr_bin[7] ; vga_frame_reader:frame_reader|pixels_read_reg[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.337      ; 16.711     ;
; -8.848 ; fifo_buffer:pixel_fifo|write_ptr_bin[3] ; vga_frame_reader:frame_reader|pixels_read_reg[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.382      ; 16.748     ;
; -8.848 ; fifo_buffer:pixel_fifo|write_ptr_bin[7] ; vga_frame_reader:frame_reader|pixels_read_reg[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.349      ; 16.715     ;
; -8.840 ; fifo_buffer:pixel_fifo|write_ptr_bin[7] ; vga_frame_reader:frame_reader|pixels_read_reg[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.075     ; 16.283     ;
; -8.837 ; fifo_buffer:pixel_fifo|write_ptr_bin[2] ; vga_frame_reader:frame_reader|pixels_read_reg[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.382      ; 16.737     ;
; -8.831 ; fifo_buffer:pixel_fifo|write_ptr_bin[8] ; vga_frame_reader:frame_reader|pixels_read_reg[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.349      ; 16.698     ;
; -8.816 ; fifo_buffer:pixel_fifo|write_ptr_bin[2] ; vga_frame_reader:frame_reader|pixels_read_reg[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.382      ; 16.716     ;
; -8.813 ; fifo_buffer:pixel_fifo|write_ptr_bin[8] ; vga_frame_reader:frame_reader|pixels_read_reg[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.349      ; 16.680     ;
; -8.803 ; fifo_buffer:pixel_fifo|write_ptr_bin[5] ; vga_frame_reader:frame_reader|pixels_read_reg[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.373      ; 16.694     ;
; -8.802 ; fifo_buffer:pixel_fifo|write_ptr_bin[6] ; vga_frame_reader:frame_reader|pixels_read_reg[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.373      ; 16.693     ;
; -8.797 ; fifo_buffer:pixel_fifo|write_ptr_bin[4] ; vga_frame_reader:frame_reader|pixels_in_line[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.067     ; 16.248     ;
; -8.794 ; fifo_buffer:pixel_fifo|write_ptr_bin[4] ; vga_frame_reader:frame_reader|pixels_in_line[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.067     ; 16.245     ;
; -8.793 ; fifo_buffer:pixel_fifo|write_ptr_bin[4] ; vga_frame_reader:frame_reader|pixels_in_line[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.067     ; 16.244     ;
; -8.791 ; fifo_buffer:pixel_fifo|write_ptr_bin[4] ; vga_frame_reader:frame_reader|pixels_in_line[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.067     ; 16.242     ;
+--------+-----------------------------------------+---------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_div'                                                                                                                                                                           ;
+--------+------------------------------------------------+-----------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                 ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+-----------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -9.049 ; fifo_buffer:pixel_fifo|read_ptr_bin[2]         ; fifo_buffer:pixel_fifo|read_data[2]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.072     ; 9.979      ;
; -8.728 ; fifo_buffer:pixel_fifo|read_ptr_bin[3]         ; fifo_buffer:pixel_fifo|read_data[2]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.072     ; 9.658      ;
; -8.473 ; fifo_buffer:pixel_fifo|read_ptr_bin[0]         ; fifo_buffer:pixel_fifo|read_data[1]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.081     ; 9.394      ;
; -8.410 ; fifo_buffer:pixel_fifo|read_ptr_bin[1]         ; fifo_buffer:pixel_fifo|read_data[1]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.081     ; 9.331      ;
; -8.342 ; fifo_buffer:pixel_fifo|read_ptr_bin[6]         ; fifo_buffer:pixel_fifo|read_data[1]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.081     ; 9.263      ;
; -8.314 ; fifo_buffer:pixel_fifo|read_ptr_bin[6]         ; fifo_buffer:pixel_fifo|read_data[2]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.072     ; 9.244      ;
; -8.259 ; fifo_buffer:pixel_fifo|read_ptr_bin[0]         ; fifo_buffer:pixel_fifo|read_data[2]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.072     ; 9.189      ;
; -8.254 ; fifo_buffer:pixel_fifo|read_ptr_bin[7]         ; fifo_buffer:pixel_fifo|read_data[1]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.081     ; 9.175      ;
; -8.240 ; fifo_buffer:pixel_fifo|read_ptr_bin[4]         ; fifo_buffer:pixel_fifo|read_data[1]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.081     ; 9.161      ;
; -8.205 ; fifo_buffer:pixel_fifo|read_ptr_bin[7]         ; fifo_buffer:pixel_fifo|read_data[2]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.072     ; 9.135      ;
; -8.174 ; fifo_buffer:pixel_fifo|read_ptr_bin[2]         ; fifo_buffer:pixel_fifo|read_data[1]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.081     ; 9.095      ;
; -8.083 ; fifo_buffer:pixel_fifo|read_ptr_bin[4]         ; fifo_buffer:pixel_fifo|read_data[2]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.072     ; 9.013      ;
; -8.051 ; fifo_buffer:pixel_fifo|read_ptr_bin[4]         ; fifo_buffer:pixel_fifo|read_data[0]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.072     ; 8.981      ;
; -8.030 ; fifo_buffer:pixel_fifo|read_ptr_bin[5]         ; fifo_buffer:pixel_fifo|read_data[2]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.072     ; 8.960      ;
; -7.958 ; fifo_buffer:pixel_fifo|read_ptr_bin[1]         ; fifo_buffer:pixel_fifo|read_data[2]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.072     ; 8.888      ;
; -7.957 ; fifo_buffer:pixel_fifo|read_ptr_bin[5]         ; fifo_buffer:pixel_fifo|read_data[1]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.081     ; 8.878      ;
; -7.951 ; fifo_buffer:pixel_fifo|read_ptr_bin[3]         ; fifo_buffer:pixel_fifo|read_data[1]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.081     ; 8.872      ;
; -7.910 ; fifo_buffer:pixel_fifo|read_ptr_bin[5]         ; fifo_buffer:pixel_fifo|read_data[0]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.072     ; 8.840      ;
; -7.844 ; fifo_buffer:pixel_fifo|read_ptr_bin[3]         ; fifo_buffer:pixel_fifo|read_data[0]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.072     ; 8.774      ;
; -7.833 ; fifo_buffer:pixel_fifo|read_ptr_bin[1]         ; fifo_buffer:pixel_fifo|read_data[0]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.072     ; 8.763      ;
; -7.747 ; fifo_buffer:pixel_fifo|read_ptr_bin[2]         ; fifo_buffer:pixel_fifo|read_data[0]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.072     ; 8.677      ;
; -7.713 ; fifo_buffer:pixel_fifo|read_ptr_bin[0]         ; fifo_buffer:pixel_fifo|read_data[0]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.072     ; 8.643      ;
; -7.686 ; fifo_buffer:pixel_fifo|read_ptr_bin[6]         ; fifo_buffer:pixel_fifo|read_data[0]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.072     ; 8.616      ;
; -7.674 ; fifo_buffer:pixel_fifo|read_ptr_bin[7]         ; fifo_buffer:pixel_fifo|read_data[0]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.072     ; 8.604      ;
; -7.586 ; fifo_buffer:pixel_fifo|memory~7                ; fifo_buffer:pixel_fifo|read_data[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.624      ; 9.136      ;
; -7.335 ; fifo_buffer:pixel_fifo|memory~580              ; fifo_buffer:pixel_fifo|read_data[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.638      ; 8.899      ;
; -7.302 ; fifo_buffer:pixel_fifo|memory~1076             ; fifo_buffer:pixel_fifo|read_data[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.656      ; 8.884      ;
; -7.117 ; fifo_buffer:pixel_fifo|memory~1079             ; fifo_buffer:pixel_fifo|read_data[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.625      ; 8.668      ;
; -7.091 ; fifo_buffer:pixel_fifo|memory~851              ; fifo_buffer:pixel_fifo|read_data[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.192      ; 8.209      ;
; -7.087 ; fifo_buffer:pixel_fifo|memory~1463             ; fifo_buffer:pixel_fifo|read_data[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.626      ; 8.639      ;
; -7.084 ; fifo_buffer:pixel_fifo|memory~416              ; fifo_buffer:pixel_fifo|read_data[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.144      ; 8.154      ;
; -7.072 ; fifo_buffer:pixel_fifo|memory~137              ; fifo_buffer:pixel_fifo|read_data[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.190      ; 8.188      ;
; -7.008 ; fifo_buffer:pixel_fifo|memory~559              ; fifo_buffer:pixel_fifo|read_data[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.178      ; 8.112      ;
; -6.995 ; fifo_buffer:pixel_fifo|memory~1250             ; fifo_buffer:pixel_fifo|read_data[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.218      ; 8.139      ;
; -6.989 ; fifo_buffer:pixel_fifo|memory~1276             ; fifo_buffer:pixel_fifo|read_data[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.170      ; 8.085      ;
; -6.978 ; fifo_buffer:pixel_fifo|memory~64               ; fifo_buffer:pixel_fifo|read_data[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.087      ; 7.991      ;
; -6.975 ; fifo_buffer:pixel_fifo|memory~899              ; fifo_buffer:pixel_fifo|read_data[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.176      ; 8.077      ;
; -6.961 ; fifo_buffer:pixel_fifo|memory~512              ; fifo_buffer:pixel_fifo|read_data[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.211      ; 8.098      ;
; -6.944 ; fifo_buffer:pixel_fifo|memory~1252             ; fifo_buffer:pixel_fifo|read_data[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.166      ; 8.036      ;
; -6.938 ; fifo_buffer:pixel_fifo|memory~887              ; fifo_buffer:pixel_fifo|read_data[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.231      ; 8.095      ;
; -6.937 ; fifo_buffer:pixel_fifo|memory~196              ; fifo_buffer:pixel_fifo|read_data[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.618      ; 8.481      ;
; -6.907 ; fifo_buffer:pixel_fifo|memory~208              ; fifo_buffer:pixel_fifo|read_data[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.172      ; 8.005      ;
; -6.895 ; fifo_buffer:pixel_fifo|memory~295              ; fifo_buffer:pixel_fifo|read_data[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.620      ; 8.441      ;
; -6.884 ; fifo_buffer:pixel_fifo|memory~871              ; fifo_buffer:pixel_fifo|read_data[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.217      ; 8.027      ;
; -6.882 ; fifo_buffer:pixel_fifo|memory~1088             ; fifo_buffer:pixel_fifo|read_data[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.167      ; 7.975      ;
; -6.874 ; fifo_buffer:pixel_fifo|memory~640              ; fifo_buffer:pixel_fifo|read_data[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.167      ; 7.967      ;
; -6.866 ; fifo_buffer:pixel_fifo|memory~1235             ; fifo_buffer:pixel_fifo|read_data[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.149      ; 7.941      ;
; -6.853 ; fifo_buffer:pixel_fifo|memory~1160             ; fifo_buffer:pixel_fifo|read_data[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.179      ; 7.958      ;
; -6.842 ; fifo_buffer:pixel_fifo|read_ptr_gray[6]        ; fifo_buffer:pixel_fifo|read_ptr_gray[6] ; clk_div                                              ; clk_div     ; 1.000        ; -0.073     ; 7.771      ;
; -6.840 ; fifo_buffer:pixel_fifo|read_ptr_gray[6]        ; fifo_buffer:pixel_fifo|read_ptr_gray[7] ; clk_div                                              ; clk_div     ; 1.000        ; -0.073     ; 7.769      ;
; -6.833 ; fifo_buffer:pixel_fifo|memory~1283             ; fifo_buffer:pixel_fifo|read_data[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.187      ; 7.946      ;
; -6.832 ; fifo_buffer:pixel_fifo|memory~1277             ; fifo_buffer:pixel_fifo|read_data[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.179      ; 7.937      ;
; -6.828 ; fifo_buffer:pixel_fifo|memory~352              ; fifo_buffer:pixel_fifo|read_data[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.215      ; 7.969      ;
; -6.826 ; fifo_buffer:pixel_fifo|memory~1229             ; fifo_buffer:pixel_fifo|read_data[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.149      ; 7.901      ;
; -6.816 ; fifo_buffer:pixel_fifo|memory~1001             ; fifo_buffer:pixel_fifo|read_data[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.626      ; 8.368      ;
; -6.813 ; fifo_buffer:pixel_fifo|memory~1369             ; fifo_buffer:pixel_fifo|read_data[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.183      ; 7.922      ;
; -6.811 ; fifo_buffer:pixel_fifo|memory~1303             ; fifo_buffer:pixel_fifo|read_data[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.169      ; 7.906      ;
; -6.811 ; fifo_buffer:pixel_fifo|memory~199              ; fifo_buffer:pixel_fifo|read_data[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.085      ; 7.822      ;
; -6.809 ; fifo_buffer:pixel_fifo|memory~391              ; fifo_buffer:pixel_fifo|read_data[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.603      ; 8.338      ;
; -6.806 ; fifo_buffer:pixel_fifo|memory~69               ; fifo_buffer:pixel_fifo|read_data[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.141      ; 7.873      ;
; -6.804 ; fifo_buffer:pixel_fifo|memory~908              ; fifo_buffer:pixel_fifo|read_data[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.182      ; 7.912      ;
; -6.802 ; fifo_buffer:pixel_fifo|read_ptr_gray[1]        ; fifo_buffer:pixel_fifo|read_ptr_gray[6] ; clk_div                                              ; clk_div     ; 1.000        ; -0.074     ; 7.730      ;
; -6.800 ; fifo_buffer:pixel_fifo|read_ptr_gray[1]        ; fifo_buffer:pixel_fifo|read_ptr_gray[7] ; clk_div                                              ; clk_div     ; 1.000        ; -0.074     ; 7.728      ;
; -6.788 ; fifo_buffer:pixel_fifo|memory~388              ; fifo_buffer:pixel_fifo|read_data[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.133      ; 7.847      ;
; -6.787 ; fifo_buffer:pixel_fifo|memory~474              ; fifo_buffer:pixel_fifo|read_data[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.155      ; 7.868      ;
; -6.787 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[1] ; fifo_buffer:pixel_fifo|read_ptr_gray[6] ; clk_div                                              ; clk_div     ; 1.000        ; -0.074     ; 7.715      ;
; -6.785 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[1] ; fifo_buffer:pixel_fifo|read_ptr_gray[7] ; clk_div                                              ; clk_div     ; 1.000        ; -0.074     ; 7.713      ;
; -6.775 ; fifo_buffer:pixel_fifo|memory~583              ; fifo_buffer:pixel_fifo|read_data[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.606      ; 8.307      ;
; -6.769 ; fifo_buffer:pixel_fifo|memory~1187             ; fifo_buffer:pixel_fifo|read_data[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.653      ; 8.348      ;
; -6.768 ; fifo_buffer:pixel_fifo|memory~1471             ; fifo_buffer:pixel_fifo|read_data[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.153      ; 7.847      ;
; -6.766 ; fifo_buffer:pixel_fifo|memory~1451             ; fifo_buffer:pixel_fifo|read_data[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.157      ; 7.849      ;
; -6.757 ; fifo_buffer:pixel_fifo|memory~1087             ; fifo_buffer:pixel_fifo|read_data[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.158      ; 7.841      ;
; -6.756 ; fifo_buffer:pixel_fifo|memory~29               ; fifo_buffer:pixel_fifo|read_data[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.176      ; 7.858      ;
; -6.754 ; fifo_buffer:pixel_fifo|read_ptr_gray[6]        ; fifo_buffer:pixel_fifo|read_ptr_gray[8] ; clk_div                                              ; clk_div     ; 1.000        ; -0.073     ; 7.683      ;
; -6.753 ; fifo_buffer:pixel_fifo|memory~49               ; fifo_buffer:pixel_fifo|read_data[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.197      ; 7.876      ;
; -6.747 ; fifo_buffer:pixel_fifo|memory~1511             ; fifo_buffer:pixel_fifo|read_data[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.624      ; 8.297      ;
; -6.740 ; fifo_buffer:pixel_fifo|memory~1054             ; fifo_buffer:pixel_fifo|read_data[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.617      ; 8.283      ;
; -6.737 ; fifo_buffer:pixel_fifo|memory~1267             ; fifo_buffer:pixel_fifo|read_data[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.165      ; 7.828      ;
; -6.736 ; fifo_buffer:pixel_fifo|memory~128              ; fifo_buffer:pixel_fifo|read_data[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.146      ; 7.808      ;
; -6.733 ; fifo_buffer:pixel_fifo|memory~340              ; fifo_buffer:pixel_fifo|read_data[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.195      ; 7.854      ;
; -6.728 ; fifo_buffer:pixel_fifo|memory~1134             ; fifo_buffer:pixel_fifo|read_data[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.167      ; 7.821      ;
; -6.723 ; fifo_buffer:pixel_fifo|memory~125              ; fifo_buffer:pixel_fifo|read_data[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.172      ; 7.821      ;
; -6.714 ; fifo_buffer:pixel_fifo|memory~1154             ; fifo_buffer:pixel_fifo|read_data[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.151      ; 7.791      ;
; -6.714 ; fifo_buffer:pixel_fifo|read_ptr_gray[1]        ; fifo_buffer:pixel_fifo|read_ptr_gray[8] ; clk_div                                              ; clk_div     ; 1.000        ; -0.074     ; 7.642      ;
; -6.708 ; fifo_buffer:pixel_fifo|memory~904              ; fifo_buffer:pixel_fifo|read_data[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.123      ; 7.757      ;
; -6.705 ; fifo_buffer:pixel_fifo|memory~1073             ; fifo_buffer:pixel_fifo|read_data[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.183      ; 7.814      ;
; -6.703 ; fifo_buffer:pixel_fifo|memory~947              ; fifo_buffer:pixel_fifo|read_data[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.205      ; 7.834      ;
; -6.699 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[1] ; fifo_buffer:pixel_fifo|read_ptr_gray[8] ; clk_div                                              ; clk_div     ; 1.000        ; -0.074     ; 7.627      ;
; -6.698 ; fifo_buffer:pixel_fifo|memory~313              ; fifo_buffer:pixel_fifo|read_data[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.119      ; 7.743      ;
; -6.698 ; fifo_buffer:pixel_fifo|memory~1108             ; fifo_buffer:pixel_fifo|read_data[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.156      ; 7.780      ;
; -6.696 ; fifo_buffer:pixel_fifo|memory~713              ; fifo_buffer:pixel_fifo|read_data[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.229      ; 7.851      ;
; -6.690 ; fifo_buffer:pixel_fifo|memory~263              ; fifo_buffer:pixel_fifo|read_data[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.176      ; 7.792      ;
; -6.688 ; fifo_buffer:pixel_fifo|memory~315              ; fifo_buffer:pixel_fifo|read_data[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.637      ; 8.251      ;
; -6.682 ; fifo_buffer:pixel_fifo|memory~1475             ; fifo_buffer:pixel_fifo|read_data[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.230      ; 7.838      ;
; -6.676 ; fifo_buffer:pixel_fifo|memory~410              ; fifo_buffer:pixel_fifo|read_data[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.154      ; 7.756      ;
; -6.674 ; fifo_buffer:pixel_fifo|memory~1367             ; fifo_buffer:pixel_fifo|read_data[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.157      ; 7.757      ;
; -6.670 ; fifo_buffer:pixel_fifo|memory~32               ; fifo_buffer:pixel_fifo|read_data[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.619      ; 8.215      ;
; -6.659 ; fifo_buffer:pixel_fifo|memory~81               ; fifo_buffer:pixel_fifo|read_data[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.201      ; 7.786      ;
; -6.658 ; fifo_buffer:pixel_fifo|memory~1                ; fifo_buffer:pixel_fifo|read_data[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.206      ; 7.790      ;
; -6.651 ; fifo_buffer:pixel_fifo|memory~875              ; fifo_buffer:pixel_fifo|read_data[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.220      ; 7.797      ;
+--------+------------------------------------------------+-----------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_50MHz'                                                            ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+
; -0.812 ; clk_div   ; clk_div ; clk_div      ; clk_50MHz   ; 0.500        ; 1.676      ; 3.220      ;
; -0.256 ; clk_div   ; clk_div ; clk_div      ; clk_50MHz   ; 1.000        ; 1.676      ; 3.164      ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                              ;
+-------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                                                                                   ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.381 ; vga_frame_reader:frame_reader|pixels_read_reg[14]   ; vga_frame_reader:frame_reader|pixels_read_reg[14]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.669      ;
; 0.381 ; vga_frame_reader:frame_reader|pixels_read_reg[11]   ; vga_frame_reader:frame_reader|pixels_read_reg[11]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.669      ;
; 0.381 ; vga_frame_reader:frame_reader|pixels_read_reg[8]    ; vga_frame_reader:frame_reader|pixels_read_reg[8]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.669      ;
; 0.382 ; vga_frame_reader:frame_reader|pixels_read_reg[7]    ; vga_frame_reader:frame_reader|pixels_read_reg[7]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; vga_frame_reader:frame_reader|pixels_read_reg[5]    ; vga_frame_reader:frame_reader|pixels_read_reg[5]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; vga_frame_reader:frame_reader|pixels_read_reg[4]    ; vga_frame_reader:frame_reader|pixels_read_reg[4]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; vga_frame_reader:frame_reader|pixels_read_reg[3]    ; vga_frame_reader:frame_reader|pixels_read_reg[3]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.383 ; vga_frame_reader:frame_reader|pixels_read_reg[15]   ; vga_frame_reader:frame_reader|pixels_read_reg[15]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; vga_frame_reader:frame_reader|pixels_read_reg[17]   ; vga_frame_reader:frame_reader|pixels_read_reg[17]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; vga_frame_reader:frame_reader|pixels_read_reg[16]   ; vga_frame_reader:frame_reader|pixels_read_reg[16]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; vga_frame_reader:frame_reader|pixels_read_reg[13]   ; vga_frame_reader:frame_reader|pixels_read_reg[13]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; vga_frame_reader:frame_reader|pixels_read_reg[12]   ; vga_frame_reader:frame_reader|pixels_read_reg[12]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; vga_frame_reader:frame_reader|pixels_read_reg[10]   ; vga_frame_reader:frame_reader|pixels_read_reg[10]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; vga_frame_reader:frame_reader|pixels_read_reg[9]    ; vga_frame_reader:frame_reader|pixels_read_reg[9]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; vga_frame_reader:frame_reader|pixels_read_reg[6]    ; vga_frame_reader:frame_reader|pixels_read_reg[6]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.400 ; vga_frame_reader:frame_reader|pixels_in_line[7]     ; vga_frame_reader:frame_reader|pixels_in_line[7]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; vga_frame_reader:frame_reader|pixels_in_line[0]     ; vga_frame_reader:frame_reader|pixels_in_line[0]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; vga_frame_reader:frame_reader|pixels_in_line[1]     ; vga_frame_reader:frame_reader|pixels_in_line[1]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; vga_frame_reader:frame_reader|pixels_in_line[2]     ; vga_frame_reader:frame_reader|pixels_in_line[2]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; vga_frame_reader:frame_reader|pixels_in_line[3]     ; vga_frame_reader:frame_reader|pixels_in_line[3]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; vga_frame_reader:frame_reader|pixels_in_line[4]     ; vga_frame_reader:frame_reader|pixels_in_line[4]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; vga_frame_reader:frame_reader|pixels_in_line[5]     ; vga_frame_reader:frame_reader|pixels_in_line[5]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; vga_frame_reader:frame_reader|pixels_in_line[9]     ; vga_frame_reader:frame_reader|pixels_in_line[9]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; vga_frame_reader:frame_reader|pixels_read_reg[0]    ; vga_frame_reader:frame_reader|pixels_read_reg[0]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; vga_frame_reader:frame_reader|pixels_read_reg[2]    ; vga_frame_reader:frame_reader|pixels_read_reg[2]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; vga_frame_reader:frame_reader|pixels_read_reg[1]    ; vga_frame_reader:frame_reader|pixels_read_reg[1]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; vga_frame_reader:frame_reader|pixels_in_line[6]     ; vga_frame_reader:frame_reader|pixels_in_line[6]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; vga_frame_reader:frame_reader|pixels_in_line[8]     ; vga_frame_reader:frame_reader|pixels_in_line[8]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; sdram_controller:sdram_ctrl|tx_enable_reg           ; sdram_controller:sdram_ctrl|tx_enable_reg                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_controller:sdram_ctrl|addr_reg[7]             ; sdram_controller:sdram_ctrl|addr_reg[7]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sys_state.SYS_DISPLAYING                            ; sys_state.SYS_DISPLAYING                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_controller:sdram_ctrl|init_done_reg           ; sdram_controller:sdram_ctrl|init_done_reg                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_controller:sdram_ctrl|old_state_reg.ST_NOP    ; sdram_controller:sdram_ctrl|old_state_reg.ST_NOP                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; image_loader:img_loader|state.LOADING               ; image_loader:img_loader|state.LOADING                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; image_loader:img_loader|state.IDLE                  ; image_loader:img_loader|state.IDLE                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; image_loader:img_loader|state.COMPLETE              ; image_loader:img_loader|state.COMPLETE                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; image_loader:img_loader|start_loading_latched       ; image_loader:img_loader|start_loading_latched                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sys_state.SYS_LOADING                               ; sys_state.SYS_LOADING                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; button_was_pressed                                  ; button_was_pressed                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sys_state.SYS_WAIT_INIT                             ; sys_state.SYS_WAIT_INIT                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_frame_reader:frame_reader|state.WAIT_READY      ; vga_frame_reader:frame_reader|state.WAIT_READY                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_frame_reader:frame_reader|state.READING         ; vga_frame_reader:frame_reader|state.READING                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_frame_reader:frame_reader|state.IDLE            ; vga_frame_reader:frame_reader|state.IDLE                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_frame_reader:frame_reader|state.WAIT_NEXT_FRAME ; vga_frame_reader:frame_reader|state.WAIT_NEXT_FRAME                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_frame_reader:frame_reader|current_line[9]       ; vga_frame_reader:frame_reader|current_line[9]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_frame_reader:frame_reader|current_line[8]       ; vga_frame_reader:frame_reader|current_line[8]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_frame_reader:frame_reader|current_line[6]       ; vga_frame_reader:frame_reader|current_line[6]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_frame_reader:frame_reader|current_line[5]       ; vga_frame_reader:frame_reader|current_line[5]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_frame_reader:frame_reader|current_line[1]       ; vga_frame_reader:frame_reader|current_line[1]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_frame_reader:frame_reader|sdram_ready_latched   ; vga_frame_reader:frame_reader|sdram_ready_latched                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; sdram_controller:sdram_ctrl|addr_reg[10]            ; sdram_controller:sdram_ctrl|addr_reg[10]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_controller:sdram_ctrl|refresh_twice_reg       ; sdram_controller:sdram_ctrl|refresh_twice_reg                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_frame_reader:frame_reader|current_line[0]       ; vga_frame_reader:frame_reader|current_line[0]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_frame_reader:frame_reader|current_line[7]       ; vga_frame_reader:frame_reader|current_line[7]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_frame_reader:frame_reader|current_line[4]       ; vga_frame_reader:frame_reader|current_line[4]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_frame_reader:frame_reader|current_line[3]       ; vga_frame_reader:frame_reader|current_line[3]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_frame_reader:frame_reader|current_line[2]       ; vga_frame_reader:frame_reader|current_line[2]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.470 ; sdram_controller:sdram_ctrl|state.ST_BURST_STOP     ; sdram_controller:sdram_ctrl|old_state_reg.ST_BURST_STOP                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.471 ; sdram_controller:sdram_ctrl|cas_shift_reg[1]        ; sdram_controller:sdram_ctrl|cas_shift_reg[2]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.472 ; sdram_controller:sdram_ctrl|state.ST_WRITE          ; sdram_controller:sdram_ctrl|old_state_reg.ST_WRITE                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.740      ;
; 0.474 ; image_loader:img_loader|pixel_addr_reg[6]           ; image_loader:img_loader|image_rom:rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a6~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.122      ;
; 0.481 ; image_loader:img_loader|pixel_addr_reg[3]           ; image_loader:img_loader|image_rom:rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a6~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.129      ;
; 0.484 ; image_loader:img_loader|pixel_addr_reg[0]           ; image_loader:img_loader|image_rom:rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a6~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.132      ;
; 0.487 ; image_loader:img_loader|pixel_addr_reg[9]           ; image_loader:img_loader|image_rom:rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a8~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 1.134      ;
; 0.489 ; image_loader:img_loader|pixel_addr_reg[2]           ; image_loader:img_loader|image_rom:rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a6~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.137      ;
; 0.490 ; vga_frame_reader:frame_reader|state.START_READ      ; vga_frame_reader:frame_reader|state.READING                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.758      ;
; 0.496 ; image_loader:img_loader|pixel_addr_reg[4]           ; image_loader:img_loader|image_rom:rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a6~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.144      ;
; 0.497 ; image_loader:img_loader|pixel_addr_reg[7]           ; image_loader:img_loader|image_rom:rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a6~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.145      ;
; 0.525 ; sdram_controller:sdram_ctrl|state.ST_NOP            ; sdram_controller:sdram_ctrl|old_state_reg.ST_NOP                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.793      ;
; 0.606 ; sdram_controller:sdram_ctrl|old_state_reg.ST_NOP    ; sdram_controller:sdram_ctrl|state.ST_POWER_UP                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.874      ;
; 0.622 ; sdram_controller:sdram_ctrl|old_state_reg.ST_WRITE  ; sdram_controller:sdram_ctrl|state.ST_BURST_STOP                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.890      ;
; 0.629 ; vga_frame_reader:frame_reader|frame_start_sync1     ; vga_frame_reader:frame_reader|frame_start_sync2                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.915      ;
; 0.630 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[2]       ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[2]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.916      ;
; 0.632 ; sdram_controller:sdram_ctrl|refresh_twice_reg       ; sdram_controller:sdram_ctrl|state.ST_SET_MODE_REG                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.899      ;
; 0.645 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[9]       ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[9]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.914      ;
; 0.645 ; sdram_controller:sdram_ctrl|cas_shift_reg[2]        ; sdram_controller:sdram_ctrl|rx_enable_reg                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.913      ;
; 0.646 ; sdram_controller:sdram_ctrl|state.ST_ACTIVE         ; sdram_controller:sdram_ctrl|old_state_reg.ST_ACTIVE                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.914      ;
; 0.653 ; sdram_controller:sdram_ctrl|cas_shift_reg[0]        ; sdram_controller:sdram_ctrl|cas_shift_reg[1]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.921      ;
; 0.668 ; vga_frame_reader:frame_reader|state.FRAME_COMPLETE  ; vga_frame_reader:frame_reader|state.WAIT_NEXT_FRAME                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.936      ;
; 0.684 ; sdram_controller:sdram_ctrl|rows_written_reg[8]     ; sdram_controller:sdram_ctrl|addr_reg[8]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.951      ;
; 0.684 ; sys_state.SYS_LOADING                               ; sys_state.SYS_DISPLAYING                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.952      ;
; 0.690 ; timeout_counter[11]                                 ; timeout_counter[11]                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.958      ;
; 0.690 ; timeout_counter[9]                                  ; timeout_counter[9]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.958      ;
; 0.690 ; timeout_counter[7]                                  ; timeout_counter[7]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.958      ;
; 0.691 ; timeout_counter[1]                                  ; timeout_counter[1]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.959      ;
; 0.692 ; timeout_counter[17]                                 ; timeout_counter[17]                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.959      ;
; 0.692 ; timeout_counter[15]                                 ; timeout_counter[15]                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.959      ;
; 0.693 ; timeout_counter[13]                                 ; timeout_counter[13]                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.960      ;
; 0.693 ; timeout_counter[5]                                  ; timeout_counter[5]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.961      ;
; 0.694 ; sdram_controller:sdram_ctrl|rows_written_reg[11]    ; sdram_controller:sdram_ctrl|addr_reg[11]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.961      ;
; 0.694 ; timeout_counter[10]                                 ; timeout_counter[10]                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.962      ;
; 0.695 ; timeout_counter[12]                                 ; timeout_counter[12]                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.962      ;
; 0.695 ; timeout_counter[3]                                  ; timeout_counter[3]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.963      ;
; 0.695 ; timeout_counter[2]                                  ; timeout_counter[2]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.963      ;
; 0.696 ; sdram_controller:sdram_ctrl|refresh_count_reg[8]    ; sdram_controller:sdram_ctrl|refresh_count_reg[8]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.963      ;
; 0.696 ; timeout_counter[23]                                 ; timeout_counter[23]                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.963      ;
; 0.696 ; timeout_counter[18]                                 ; timeout_counter[18]                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.963      ;
; 0.696 ; timeout_counter[8]                                  ; timeout_counter[8]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.964      ;
; 0.697 ; timeout_counter[21]                                 ; timeout_counter[21]                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.964      ;
; 0.697 ; timeout_counter[19]                                 ; timeout_counter[19]                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.964      ;
+-------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_div'                                                                                                                                          ;
+-------+------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.469 ; fifo_buffer:pixel_fifo|read_ptr_bin[9]         ; fifo_buffer:pixel_fifo|read_ptr_bin[9]         ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 0.736      ;
; 0.472 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[2] ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[2] ; clk_div      ; clk_div     ; 0.000        ; 0.073      ; 0.740      ;
; 0.645 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[6] ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[6] ; clk_div      ; clk_div     ; 0.000        ; 0.073      ; 0.913      ;
; 0.646 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[3] ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[3] ; clk_div      ; clk_div     ; 0.000        ; 0.073      ; 0.914      ;
; 0.703 ; vga_display_controller:vga_ctrl|h_count[2]     ; vga_display_controller:vga_ctrl|h_count[2]     ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 0.970      ;
; 0.705 ; vga_display_controller:vga_ctrl|h_count[1]     ; vga_display_controller:vga_ctrl|h_count[1]     ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 0.972      ;
; 0.707 ; fifo_buffer:pixel_fifo|read_ptr_bin[6]         ; fifo_buffer:pixel_fifo|read_ptr_bin[6]         ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; fifo_buffer:pixel_fifo|read_ptr_bin[1]         ; fifo_buffer:pixel_fifo|read_ptr_bin[1]         ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 0.974      ;
; 0.708 ; fifo_buffer:pixel_fifo|read_ptr_bin[7]         ; fifo_buffer:pixel_fifo|read_ptr_bin[7]         ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 0.975      ;
; 0.711 ; vga_display_controller:vga_ctrl|v_count[8]     ; vga_display_controller:vga_ctrl|v_count[8]     ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 0.978      ;
; 0.712 ; fifo_buffer:pixel_fifo|read_ptr_bin[8]         ; fifo_buffer:pixel_fifo|read_ptr_bin[8]         ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 0.979      ;
; 0.713 ; fifo_buffer:pixel_fifo|read_ptr_bin[5]         ; fifo_buffer:pixel_fifo|read_ptr_bin[5]         ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 0.980      ;
; 0.714 ; vga_display_controller:vga_ctrl|v_count[1]     ; vga_display_controller:vga_ctrl|v_count[1]     ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 0.981      ;
; 0.716 ; vga_display_controller:vga_ctrl|v_count[4]     ; vga_display_controller:vga_ctrl|v_count[4]     ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 0.983      ;
; 0.717 ; vga_display_controller:vga_ctrl|h_count[3]     ; vga_display_controller:vga_ctrl|h_count[3]     ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 0.984      ;
; 0.718 ; fifo_buffer:pixel_fifo|read_ptr_bin[4]         ; fifo_buffer:pixel_fifo|read_ptr_bin[4]         ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 0.985      ;
; 0.720 ; vga_display_controller:vga_ctrl|h_count[4]     ; vga_display_controller:vga_ctrl|h_count[4]     ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 0.987      ;
; 0.721 ; vga_display_controller:vga_ctrl|h_count[7]     ; vga_display_controller:vga_ctrl|h_count[7]     ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 0.988      ;
; 0.723 ; vga_display_controller:vga_ctrl|v_count[7]     ; vga_display_controller:vga_ctrl|v_count[7]     ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 0.990      ;
; 0.723 ; vga_display_controller:vga_ctrl|v_count[5]     ; vga_display_controller:vga_ctrl|v_count[5]     ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 0.990      ;
; 0.728 ; vga_display_controller:vga_ctrl|v_count[6]     ; vga_display_controller:vga_ctrl|v_count[6]     ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 0.995      ;
; 0.728 ; vga_display_controller:vga_ctrl|h_count[6]     ; vga_display_controller:vga_ctrl|h_count[6]     ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 0.995      ;
; 0.743 ; fifo_buffer:pixel_fifo|read_ptr_bin[0]         ; fifo_buffer:pixel_fifo|read_ptr_bin[0]         ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.010      ;
; 0.743 ; vga_display_controller:vga_ctrl|h_count[0]     ; vga_display_controller:vga_ctrl|h_count[0]     ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.010      ;
; 0.769 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[9] ; vga_display_controller:vga_ctrl|fifo_was_read  ; clk_div      ; clk_div     ; 0.000        ; 0.073      ; 1.037      ;
; 0.853 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[1] ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[1] ; clk_div      ; clk_div     ; 0.000        ; 0.075      ; 1.123      ;
; 1.011 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[7] ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[7] ; clk_div      ; clk_div     ; 0.000        ; 0.071      ; 1.277      ;
; 1.022 ; vga_display_controller:vga_ctrl|h_count[2]     ; vga_display_controller:vga_ctrl|h_count[3]     ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.289      ;
; 1.026 ; fifo_buffer:pixel_fifo|read_ptr_bin[6]         ; fifo_buffer:pixel_fifo|read_ptr_bin[7]         ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.293      ;
; 1.027 ; vga_display_controller:vga_ctrl|h_count[1]     ; vga_display_controller:vga_ctrl|h_count[2]     ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.294      ;
; 1.029 ; fifo_buffer:pixel_fifo|read_ptr_bin[8]         ; fifo_buffer:pixel_fifo|read_ptr_bin[9]         ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.296      ;
; 1.032 ; fifo_buffer:pixel_fifo|read_ptr_bin[7]         ; fifo_buffer:pixel_fifo|read_ptr_bin[8]         ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.299      ;
; 1.035 ; fifo_buffer:pixel_fifo|read_ptr_bin[5]         ; fifo_buffer:pixel_fifo|read_ptr_bin[6]         ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.302      ;
; 1.035 ; vga_display_controller:vga_ctrl|v_count[4]     ; vga_display_controller:vga_ctrl|v_count[5]     ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.302      ;
; 1.037 ; vga_display_controller:vga_ctrl|h_count[2]     ; vga_display_controller:vga_ctrl|h_count[4]     ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.304      ;
; 1.037 ; fifo_buffer:pixel_fifo|read_ptr_bin[4]         ; fifo_buffer:pixel_fifo|read_ptr_bin[5]         ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.304      ;
; 1.038 ; vga_display_controller:vga_ctrl|h_count[0]     ; vga_display_controller:vga_ctrl|h_count[1]     ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.305      ;
; 1.041 ; vga_display_controller:vga_ctrl|v_count[0]     ; vga_display_controller:vga_ctrl|v_count[1]     ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.308      ;
; 1.041 ; fifo_buffer:pixel_fifo|read_ptr_bin[6]         ; fifo_buffer:pixel_fifo|read_ptr_bin[8]         ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.308      ;
; 1.041 ; vga_display_controller:vga_ctrl|h_count[3]     ; vga_display_controller:vga_ctrl|h_count[4]     ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.308      ;
; 1.043 ; fifo_buffer:pixel_fifo|read_ptr_bin[0]         ; fifo_buffer:pixel_fifo|read_ptr_bin[1]         ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.310      ;
; 1.045 ; vga_display_controller:vga_ctrl|v_count[5]     ; vga_display_controller:vga_ctrl|v_count[6]     ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.312      ;
; 1.047 ; vga_display_controller:vga_ctrl|v_count[7]     ; vga_display_controller:vga_ctrl|v_count[8]     ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.314      ;
; 1.047 ; vga_display_controller:vga_ctrl|h_count[6]     ; vga_display_controller:vga_ctrl|h_count[7]     ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.314      ;
; 1.047 ; vga_display_controller:vga_ctrl|v_count[6]     ; vga_display_controller:vga_ctrl|v_count[7]     ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.314      ;
; 1.050 ; vga_display_controller:vga_ctrl|v_count[4]     ; vga_display_controller:vga_ctrl|v_count[6]     ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.317      ;
; 1.052 ; fifo_buffer:pixel_fifo|read_ptr_bin[4]         ; fifo_buffer:pixel_fifo|read_ptr_bin[6]         ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.319      ;
; 1.053 ; vga_display_controller:vga_ctrl|h_count[0]     ; vga_display_controller:vga_ctrl|h_count[2]     ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.320      ;
; 1.054 ; vga_display_controller:vga_ctrl|h_count[4]     ; vga_display_controller:vga_ctrl|h_count[6]     ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.321      ;
; 1.062 ; vga_display_controller:vga_ctrl|v_count[6]     ; vga_display_controller:vga_ctrl|v_count[8]     ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.329      ;
; 1.073 ; vga_display_controller:vga_ctrl|v_count[2]     ; vga_display_controller:vga_ctrl|v_count[4]     ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.340      ;
; 1.111 ; vga_display_controller:vga_ctrl|fifo_was_read  ; vga_display_controller:vga_ctrl|rgb[2]         ; clk_div      ; clk_div     ; 0.000        ; 0.080      ; 1.386      ;
; 1.112 ; vga_display_controller:vga_ctrl|fifo_was_read  ; vga_display_controller:vga_ctrl|rgb[0]         ; clk_div      ; clk_div     ; 0.000        ; 0.080      ; 1.387      ;
; 1.112 ; vga_display_controller:vga_ctrl|fifo_was_read  ; vga_display_controller:vga_ctrl|rgb[1]         ; clk_div      ; clk_div     ; 0.000        ; 0.080      ; 1.387      ;
; 1.121 ; vga_display_controller:vga_ctrl|h_count[1]     ; vga_display_controller:vga_ctrl|h_count[3]     ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.388      ;
; 1.127 ; fifo_buffer:pixel_fifo|read_ptr_bin[7]         ; fifo_buffer:pixel_fifo|read_ptr_bin[9]         ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.394      ;
; 1.133 ; fifo_buffer:pixel_fifo|read_ptr_bin[5]         ; fifo_buffer:pixel_fifo|read_ptr_bin[7]         ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.400      ;
; 1.147 ; vga_display_controller:vga_ctrl|v_count[5]     ; vga_display_controller:vga_ctrl|v_count[7]     ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.414      ;
; 1.148 ; fifo_buffer:pixel_fifo|read_ptr_bin[6]         ; fifo_buffer:pixel_fifo|read_ptr_bin[9]         ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.415      ;
; 1.149 ; vga_display_controller:vga_ctrl|h_count[1]     ; vga_display_controller:vga_ctrl|h_count[4]     ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.416      ;
; 1.153 ; fifo_buffer:pixel_fifo|read_ptr_bin[1]         ; fifo_buffer:pixel_fifo|read_ptr_bin[4]         ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.420      ;
; 1.157 ; fifo_buffer:pixel_fifo|read_ptr_bin[5]         ; fifo_buffer:pixel_fifo|read_ptr_bin[8]         ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.424      ;
; 1.157 ; vga_display_controller:vga_ctrl|v_count[4]     ; vga_display_controller:vga_ctrl|v_count[7]     ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.424      ;
; 1.159 ; vga_display_controller:vga_ctrl|h_count[2]     ; vga_display_controller:vga_ctrl|h_count[6]     ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.426      ;
; 1.159 ; fifo_buffer:pixel_fifo|read_ptr_bin[4]         ; fifo_buffer:pixel_fifo|read_ptr_bin[7]         ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.426      ;
; 1.160 ; vga_display_controller:vga_ctrl|v_count[1]     ; vga_display_controller:vga_ctrl|v_count[4]     ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.427      ;
; 1.160 ; vga_display_controller:vga_ctrl|h_count[0]     ; vga_display_controller:vga_ctrl|h_count[3]     ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.427      ;
; 1.161 ; vga_display_controller:vga_ctrl|h_count[4]     ; vga_display_controller:vga_ctrl|h_count[7]     ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.428      ;
; 1.163 ; vga_display_controller:vga_ctrl|h_count[3]     ; vga_display_controller:vga_ctrl|h_count[6]     ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.430      ;
; 1.167 ; vga_display_controller:vga_ctrl|v_count[5]     ; vga_display_controller:vga_ctrl|v_count[8]     ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.434      ;
; 1.172 ; vga_display_controller:vga_ctrl|v_count[4]     ; vga_display_controller:vga_ctrl|v_count[8]     ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.439      ;
; 1.174 ; fifo_buffer:pixel_fifo|read_ptr_bin[4]         ; fifo_buffer:pixel_fifo|read_ptr_bin[8]         ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.441      ;
; 1.175 ; vga_display_controller:vga_ctrl|h_count[0]     ; vga_display_controller:vga_ctrl|h_count[4]     ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.442      ;
; 1.178 ; vga_display_controller:vga_ctrl|v_count[0]     ; vga_display_controller:vga_ctrl|v_count[4]     ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.445      ;
; 1.180 ; vga_display_controller:vga_ctrl|v_count[2]     ; vga_display_controller:vga_ctrl|v_count[5]     ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.447      ;
; 1.180 ; fifo_buffer:pixel_fifo|read_ptr_bin[0]         ; fifo_buffer:pixel_fifo|read_ptr_bin[4]         ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.447      ;
; 1.195 ; vga_display_controller:vga_ctrl|v_count[2]     ; vga_display_controller:vga_ctrl|v_count[6]     ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.462      ;
; 1.197 ; vga_display_controller:vga_ctrl|v_count[4]     ; vga_display_controller:vga_ctrl|fifo_was_read  ; clk_div      ; clk_div     ; 0.000        ; 0.071      ; 1.463      ;
; 1.224 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[8] ; vga_display_controller:vga_ctrl|fifo_was_read  ; clk_div      ; clk_div     ; 0.000        ; 0.073      ; 1.492      ;
; 1.226 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[0] ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[0] ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.493      ;
; 1.234 ; fifo_buffer:pixel_fifo|read_ptr_bin[8]         ; fifo_buffer:pixel_fifo|read_data[2]            ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.501      ;
; 1.238 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[4] ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[4] ; clk_div      ; clk_div     ; 0.000        ; 0.071      ; 1.504      ;
; 1.242 ; vga_display_controller:vga_ctrl|v_count[9]     ; vga_display_controller:vga_ctrl|v_count[3]     ; clk_div      ; clk_div     ; 0.000        ; 0.073      ; 1.510      ;
; 1.244 ; vga_display_controller:vga_ctrl|v_count[9]     ; vga_display_controller:vga_ctrl|v_count[9]     ; clk_div      ; clk_div     ; 0.000        ; 0.073      ; 1.512      ;
; 1.247 ; fifo_buffer:pixel_fifo|read_ptr_bin[1]         ; fifo_buffer:pixel_fifo|read_ptr_bin[5]         ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.514      ;
; 1.255 ; fifo_buffer:pixel_fifo|read_ptr_bin[5]         ; fifo_buffer:pixel_fifo|read_ptr_bin[9]         ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.522      ;
; 1.258 ; vga_display_controller:vga_ctrl|v_count[1]     ; vga_display_controller:vga_ctrl|v_count[5]     ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.525      ;
; 1.260 ; vga_display_controller:vga_ctrl|h_count[3]     ; vga_display_controller:vga_ctrl|h_count[7]     ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.527      ;
; 1.264 ; fifo_buffer:pixel_fifo|read_ptr_bin[3]         ; fifo_buffer:pixel_fifo|read_ptr_bin[4]         ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.531      ;
; 1.266 ; vga_display_controller:vga_ctrl|h_count[2]     ; vga_display_controller:vga_ctrl|h_count[7]     ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.533      ;
; 1.267 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[5] ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[5] ; clk_div      ; clk_div     ; 0.000        ; 0.073      ; 1.535      ;
; 1.271 ; vga_display_controller:vga_ctrl|h_count[1]     ; vga_display_controller:vga_ctrl|h_count[6]     ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.538      ;
; 1.275 ; fifo_buffer:pixel_fifo|read_ptr_bin[1]         ; fifo_buffer:pixel_fifo|read_ptr_bin[6]         ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.542      ;
; 1.281 ; fifo_buffer:pixel_fifo|read_ptr_bin[4]         ; fifo_buffer:pixel_fifo|read_ptr_bin[9]         ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.548      ;
; 1.282 ; vga_display_controller:vga_ctrl|v_count[1]     ; vga_display_controller:vga_ctrl|v_count[6]     ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.549      ;
; 1.285 ; vga_display_controller:vga_ctrl|v_count[0]     ; vga_display_controller:vga_ctrl|v_count[5]     ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.552      ;
; 1.287 ; fifo_buffer:pixel_fifo|read_ptr_bin[0]         ; fifo_buffer:pixel_fifo|read_ptr_bin[5]         ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.554      ;
; 1.297 ; vga_display_controller:vga_ctrl|h_count[0]     ; vga_display_controller:vga_ctrl|h_count[6]     ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.564      ;
; 1.300 ; vga_display_controller:vga_ctrl|v_count[0]     ; vga_display_controller:vga_ctrl|v_count[6]     ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.567      ;
; 1.302 ; vga_display_controller:vga_ctrl|v_count[2]     ; vga_display_controller:vga_ctrl|v_count[7]     ; clk_div      ; clk_div     ; 0.000        ; 0.072      ; 1.569      ;
+-------+------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_50MHz'                                                            ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 0.648 ; clk_div   ; clk_div ; clk_div      ; clk_50MHz   ; 0.000        ; 1.735      ; 2.848      ;
; 1.227 ; clk_div   ; clk_div ; clk_div      ; clk_50MHz   ; -0.500       ; 1.735      ; 2.927      ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                ;
+--------+----------------+-----------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node      ; To Node                                             ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------+-----------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -5.761 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_bin[0]             ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.120     ; 3.597      ;
; -5.761 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_bin[1]             ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.120     ; 3.597      ;
; -5.761 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_bin[2]             ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.120     ; 3.597      ;
; -5.761 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_bin[3]             ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.120     ; 3.597      ;
; -5.761 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_bin[4]             ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.120     ; 3.597      ;
; -5.761 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_bin[5]             ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.120     ; 3.597      ;
; -5.761 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_bin[6]             ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.120     ; 3.597      ;
; -5.761 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_bin[7]             ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.120     ; 3.597      ;
; -5.761 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_bin[8]             ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.120     ; 3.597      ;
; -5.761 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_bin[9]             ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.120     ; 3.597      ;
; -5.761 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray[0]            ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.120     ; 3.597      ;
; -5.761 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray[4]            ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.120     ; 3.597      ;
; -5.704 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[5]       ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.122     ; 3.538      ;
; -5.704 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[8]       ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.122     ; 3.538      ;
; -5.704 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[9]       ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.122     ; 3.538      ;
; -5.704 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray[5]            ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.122     ; 3.538      ;
; -5.704 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[5]       ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.122     ; 3.538      ;
; -5.704 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[4]       ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.122     ; 3.538      ;
; -5.704 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[9]       ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.122     ; 3.538      ;
; -5.704 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[6]       ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.122     ; 3.538      ;
; -5.704 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[7]       ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.122     ; 3.538      ;
; -5.704 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[0]       ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.122     ; 3.538      ;
; -5.428 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[1]       ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.709     ; 3.675      ;
; -5.428 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[0]       ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.709     ; 3.675      ;
; -5.428 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray[8]            ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.709     ; 3.675      ;
; -5.428 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray[7]            ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.709     ; 3.675      ;
; -5.332 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[6]       ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.710     ; 3.578      ;
; -5.332 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[7]       ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.710     ; 3.578      ;
; -5.332 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[4]       ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.710     ; 3.578      ;
; -5.332 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray[2]            ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.710     ; 3.578      ;
; -5.332 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray[3]            ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.710     ; 3.578      ;
; -5.332 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray[6]            ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.710     ; 3.578      ;
; -5.332 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[3]       ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.710     ; 3.578      ;
; -5.317 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[2]       ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.717     ; 3.556      ;
; -5.317 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[3]       ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.717     ; 3.556      ;
; -5.317 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray[1]            ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.717     ; 3.556      ;
; -5.317 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[2]       ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.717     ; 3.556      ;
; -5.317 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[1]       ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.717     ; 3.556      ;
; -4.178 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[8]       ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.121     ; 2.013      ;
; 2.643  ; reset_sync_133 ; sdram_controller:sdram_ctrl|old_state_reg.ST_NOP    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.109     ; 4.766      ;
; 2.643  ; reset_sync_133 ; sdram_controller:sdram_ctrl|state.ST_POWER_UP       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.109     ; 4.766      ;
; 2.643  ; reset_sync_133 ; sdram_controller:sdram_ctrl|state.ST_PRECHARGE      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.109     ; 4.766      ;
; 2.643  ; reset_sync_133 ; sdram_controller:sdram_ctrl|state.ST_NOP            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.109     ; 4.766      ;
; 2.900  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_bin[1]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.072     ; 4.546      ;
; 2.900  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray[0]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.072     ; 4.546      ;
; 2.900  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_bin[2]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.072     ; 4.546      ;
; 2.900  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_bin[3]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.072     ; 4.546      ;
; 2.900  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_bin[4]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.072     ; 4.546      ;
; 2.900  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray[4]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.072     ; 4.546      ;
; 2.900  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_bin[7]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.072     ; 4.546      ;
; 2.900  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_bin[8]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.072     ; 4.546      ;
; 2.900  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_bin[9]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.072     ; 4.546      ;
; 2.900  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_bin[6]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.072     ; 4.546      ;
; 2.900  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_bin[5]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.072     ; 4.546      ;
; 2.900  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_bin[0]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.072     ; 4.546      ;
; 2.957  ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray[5]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.074     ; 4.487      ;
; 2.957  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.074     ; 4.487      ;
; 2.957  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.074     ; 4.487      ;
; 2.957  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.074     ; 4.487      ;
; 2.957  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.074     ; 4.487      ;
; 2.957  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.074     ; 4.487      ;
; 2.957  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.074     ; 4.487      ;
; 2.957  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.074     ; 4.487      ;
; 2.957  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[8]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.074     ; 4.487      ;
; 2.957  ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.074     ; 4.487      ;
; 3.097  ; reset_sync_133 ; vga_frame_reader:frame_reader|state.WAIT_READY      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.082     ; 4.339      ;
; 3.097  ; reset_sync_133 ; vga_frame_reader:frame_reader|state.READING         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.082     ; 4.339      ;
; 3.097  ; reset_sync_133 ; vga_frame_reader:frame_reader|state.START_READ      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.082     ; 4.339      ;
; 3.097  ; reset_sync_133 ; vga_frame_reader:frame_reader|state.IDLE            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.082     ; 4.339      ;
; 3.097  ; reset_sync_133 ; vga_frame_reader:frame_reader|state.WAIT_NEXT_FRAME ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.082     ; 4.339      ;
; 3.097  ; reset_sync_133 ; vga_frame_reader:frame_reader|state.FRAME_COMPLETE  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.082     ; 4.339      ;
; 3.097  ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.073     ; 4.348      ;
; 3.097  ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.073     ; 4.348      ;
; 3.097  ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.073     ; 4.348      ;
; 3.097  ; reset_sync_133 ; vga_frame_reader:frame_reader|frame_start_prev      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.082     ; 4.339      ;
; 3.097  ; reset_sync_133 ; vga_frame_reader:frame_reader|sdram_ready_latched   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.082     ; 4.339      ;
; 3.097  ; reset_sync_133 ; sdram_controller:sdram_ctrl|rx_enable_reg           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.094     ; 4.327      ;
; 3.097  ; reset_sync_133 ; sdram_controller:sdram_ctrl|cas_shift_reg[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.094     ; 4.327      ;
; 3.097  ; reset_sync_133 ; sdram_controller:sdram_ctrl|cas_shift_reg[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.094     ; 4.327      ;
; 3.097  ; reset_sync_133 ; sdram_controller:sdram_ctrl|cas_shift_reg[1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.094     ; 4.327      ;
; 3.097  ; reset_sync_133 ; sdram_controller:sdram_ctrl|old_state_reg.ST_READ   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.094     ; 4.327      ;
; 3.098  ; reset_sync_133 ; vga_frame_reader:frame_reader|current_line[0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.111     ; 4.309      ;
; 3.098  ; reset_sync_133 ; vga_frame_reader:frame_reader|current_line[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.093     ; 4.327      ;
; 3.098  ; reset_sync_133 ; vga_frame_reader:frame_reader|current_line[8]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.093     ; 4.327      ;
; 3.098  ; reset_sync_133 ; vga_frame_reader:frame_reader|current_line[7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.111     ; 4.309      ;
; 3.098  ; reset_sync_133 ; vga_frame_reader:frame_reader|current_line[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.093     ; 4.327      ;
; 3.098  ; reset_sync_133 ; vga_frame_reader:frame_reader|current_line[5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.093     ; 4.327      ;
; 3.098  ; reset_sync_133 ; vga_frame_reader:frame_reader|current_line[4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.111     ; 4.309      ;
; 3.098  ; reset_sync_133 ; vga_frame_reader:frame_reader|current_line[3]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.111     ; 4.309      ;
; 3.098  ; reset_sync_133 ; vga_frame_reader:frame_reader|current_line[2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.111     ; 4.309      ;
; 3.098  ; reset_sync_133 ; vga_frame_reader:frame_reader|current_line[1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.093     ; 4.327      ;
; 3.098  ; reset_sync_133 ; vga_frame_reader:frame_reader|last_vga_line[0]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.108     ; 4.312      ;
; 3.098  ; reset_sync_133 ; vga_frame_reader:frame_reader|last_vga_line[2]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.108     ; 4.312      ;
; 3.098  ; reset_sync_133 ; vga_frame_reader:frame_reader|last_vga_line[3]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.108     ; 4.312      ;
; 3.098  ; reset_sync_133 ; vga_frame_reader:frame_reader|last_vga_line[6]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.108     ; 4.312      ;
; 3.098  ; reset_sync_133 ; vga_frame_reader:frame_reader|last_vga_line[7]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.108     ; 4.312      ;
; 3.098  ; reset_sync_133 ; vga_frame_reader:frame_reader|last_vga_line[1]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.108     ; 4.312      ;
; 3.098  ; reset_sync_133 ; vga_frame_reader:frame_reader|last_vga_line[4]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.108     ; 4.312      ;
; 3.098  ; reset_sync_133 ; vga_frame_reader:frame_reader|last_vga_line[5]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.108     ; 4.312      ;
; 3.098  ; reset_sync_133 ; vga_frame_reader:frame_reader|vga_y_sync2[9]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.103     ; 4.317      ;
+--------+----------------+-----------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clk_div'                                                                                                                                               ;
+--------+----------------+------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node      ; To Node                                        ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------+------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -3.060 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.638      ; 4.624      ;
; -3.060 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[8] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.638      ; 4.624      ;
; -3.060 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.638      ; 4.624      ;
; -3.060 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.638      ; 4.624      ;
; -3.060 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.638      ; 4.624      ;
; -3.060 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.638      ; 4.624      ;
; -3.037 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[9] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.628      ; 4.591      ;
; -3.037 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[8] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.628      ; 4.591      ;
; -3.011 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[6]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.616      ; 4.553      ;
; -3.011 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[7]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.616      ; 4.553      ;
; -3.011 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[8]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.616      ; 4.553      ;
; -3.011 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[9]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.616      ; 4.553      ;
; -3.011 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[3]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.616      ; 4.553      ;
; -3.011 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[4]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.616      ; 4.553      ;
; -3.011 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.616      ; 4.553      ;
; -3.011 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.616      ; 4.553      ;
; -3.011 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[5]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.616      ; 4.553      ;
; -3.011 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.616      ; 4.553      ;
; -2.982 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.638      ; 4.546      ;
; -2.982 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.638      ; 4.546      ;
; -2.982 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[9] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.638      ; 4.546      ;
; -2.965 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.636      ; 4.527      ;
; -2.965 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.636      ; 4.527      ;
; -2.965 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.636      ; 4.527      ;
; -2.965 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[4]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.636      ; 4.527      ;
; -2.965 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.636      ; 4.527      ;
; -2.965 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[7]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.636      ; 4.527      ;
; -2.965 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.636      ; 4.527      ;
; -2.965 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.636      ; 4.527      ;
; -2.965 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[6]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.636      ; 4.527      ;
; -2.944 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.635      ; 4.505      ;
; -2.944 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.635      ; 4.505      ;
; -2.944 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.635      ; 4.505      ;
; -2.944 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.635      ; 4.505      ;
; -2.944 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.635      ; 4.505      ;
; -2.944 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[3]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.635      ; 4.505      ;
; -2.944 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.635      ; 4.505      ;
; -2.925 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[8]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.636      ; 4.487      ;
; -2.925 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[5]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 1.636      ; 4.487      ;
; -2.744 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[0]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.071     ; 3.675      ;
; -2.744 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[1]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.071     ; 3.675      ;
; -2.744 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[1] ; clk_div                                              ; clk_div     ; 1.000        ; -0.071     ; 3.675      ;
; -2.744 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[0] ; clk_div                                              ; clk_div     ; 1.000        ; -0.071     ; 3.675      ;
; -2.744 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[8] ; clk_div                                              ; clk_div     ; 1.000        ; -0.071     ; 3.675      ;
; -2.744 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[7] ; clk_div                                              ; clk_div     ; 1.000        ; -0.071     ; 3.675      ;
; -2.721 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[8] ; clk_div                                              ; clk_div     ; 1.000        ; -0.081     ; 3.642      ;
; -2.721 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[9] ; clk_div                                              ; clk_div     ; 1.000        ; -0.081     ; 3.642      ;
; -2.695 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[0]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.093     ; 3.604      ;
; -2.695 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[6]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.093     ; 3.604      ;
; -2.695 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[9]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.093     ; 3.604      ;
; -2.695 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[8]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.093     ; 3.604      ;
; -2.695 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[7]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.093     ; 3.604      ;
; -2.695 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[5]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.093     ; 3.604      ;
; -2.695 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[4]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.093     ; 3.604      ;
; -2.695 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[3]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.093     ; 3.604      ;
; -2.695 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[2]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.093     ; 3.604      ;
; -2.695 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[1]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.093     ; 3.604      ;
; -2.666 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[9] ; clk_div                                              ; clk_div     ; 1.000        ; -0.071     ; 3.597      ;
; -2.666 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[0] ; clk_div                                              ; clk_div     ; 1.000        ; -0.071     ; 3.597      ;
; -2.666 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[4] ; clk_div                                              ; clk_div     ; 1.000        ; -0.071     ; 3.597      ;
; -2.649 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[6]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.073     ; 3.578      ;
; -2.649 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[7]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.073     ; 3.578      ;
; -2.649 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[4]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.073     ; 3.578      ;
; -2.649 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[6] ; clk_div                                              ; clk_div     ; 1.000        ; -0.073     ; 3.578      ;
; -2.649 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[7] ; clk_div                                              ; clk_div     ; 1.000        ; -0.073     ; 3.578      ;
; -2.649 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[4] ; clk_div                                              ; clk_div     ; 1.000        ; -0.073     ; 3.578      ;
; -2.649 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[5] ; clk_div                                              ; clk_div     ; 1.000        ; -0.073     ; 3.578      ;
; -2.649 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[5] ; clk_div                                              ; clk_div     ; 1.000        ; -0.073     ; 3.578      ;
; -2.649 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[6] ; clk_div                                              ; clk_div     ; 1.000        ; -0.073     ; 3.578      ;
; -2.628 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[3]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.074     ; 3.556      ;
; -2.628 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[2]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.074     ; 3.556      ;
; -2.628 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[3] ; clk_div                                              ; clk_div     ; 1.000        ; -0.074     ; 3.556      ;
; -2.628 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[2] ; clk_div                                              ; clk_div     ; 1.000        ; -0.074     ; 3.556      ;
; -2.628 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[2] ; clk_div                                              ; clk_div     ; 1.000        ; -0.074     ; 3.556      ;
; -2.628 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[3] ; clk_div                                              ; clk_div     ; 1.000        ; -0.074     ; 3.556      ;
; -2.628 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[1] ; clk_div                                              ; clk_div     ; 1.000        ; -0.074     ; 3.556      ;
; -2.609 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[5]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.073     ; 3.538      ;
; -2.609 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[8]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.073     ; 3.538      ;
; -1.541 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[7]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.103     ; 2.440      ;
; -1.541 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[6]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.103     ; 2.440      ;
; -1.541 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[4]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.103     ; 2.440      ;
; -1.541 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[3]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.103     ; 2.440      ;
; -1.541 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[2]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.103     ; 2.440      ;
; -1.541 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[1]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.103     ; 2.440      ;
; -1.541 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[0]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.103     ; 2.440      ;
; -1.374 ; reset_sync_25  ; vga_display_controller:vga_ctrl|rgb[0]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.074     ; 2.302      ;
; -1.374 ; reset_sync_25  ; vga_display_controller:vga_ctrl|rgb[1]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.074     ; 2.302      ;
; -1.374 ; reset_sync_25  ; vga_display_controller:vga_ctrl|rgb[2]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.074     ; 2.302      ;
; -1.181 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[0]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.079     ; 2.104      ;
; -1.181 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[2]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.079     ; 2.104      ;
; -1.181 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[8]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.079     ; 2.104      ;
; -1.181 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[7]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.079     ; 2.104      ;
; -1.181 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[6]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.079     ; 2.104      ;
; -1.181 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[5]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.079     ; 2.104      ;
; -1.181 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[4]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.079     ; 2.104      ;
; -1.181 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[1]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.079     ; 2.104      ;
; -1.158 ; reset_sync_25  ; vga_display_controller:vga_ctrl|fifo_was_read  ; clk_div                                              ; clk_div     ; 1.000        ; -0.081     ; 2.079      ;
; -1.158 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[9]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.081     ; 2.079      ;
; -1.158 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[3]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.081     ; 2.079      ;
; -1.158 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[5]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.081     ; 2.079      ;
+--------+----------------+------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clk_div'                                                                                                                                               ;
+-------+----------------+------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node      ; To Node                                        ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 1.592 ; reset_sync_25  ; vga_display_controller:vga_ctrl|fifo_was_read  ; clk_div                                              ; clk_div     ; 0.000        ; 0.065      ; 1.852      ;
; 1.592 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[9]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.065      ; 1.852      ;
; 1.592 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[3]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.065      ; 1.852      ;
; 1.592 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[5]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.065      ; 1.852      ;
; 1.592 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[8]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.065      ; 1.852      ;
; 1.592 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[9]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.065      ; 1.852      ;
; 1.596 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[0]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.066      ; 1.857      ;
; 1.596 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[2]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.066      ; 1.857      ;
; 1.596 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[8]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.066      ; 1.857      ;
; 1.596 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[7]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.066      ; 1.857      ;
; 1.596 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[6]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.066      ; 1.857      ;
; 1.596 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[5]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.066      ; 1.857      ;
; 1.596 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[4]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.066      ; 1.857      ;
; 1.596 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[1]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.066      ; 1.857      ;
; 1.717 ; reset_sync_25  ; vga_display_controller:vga_ctrl|rgb[0]         ; clk_div                                              ; clk_div     ; 0.000        ; 0.072      ; 1.984      ;
; 1.717 ; reset_sync_25  ; vga_display_controller:vga_ctrl|rgb[1]         ; clk_div                                              ; clk_div     ; 0.000        ; 0.072      ; 1.984      ;
; 1.717 ; reset_sync_25  ; vga_display_controller:vga_ctrl|rgb[2]         ; clk_div                                              ; clk_div     ; 0.000        ; 0.072      ; 1.984      ;
; 1.719 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[8]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.122      ; 4.106      ;
; 1.719 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[5]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.122      ; 4.106      ;
; 1.750 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.121      ; 4.136      ;
; 1.750 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.121      ; 4.136      ;
; 1.750 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.121      ; 4.136      ;
; 1.750 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.121      ; 4.136      ;
; 1.750 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.121      ; 4.136      ;
; 1.750 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[3]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.121      ; 4.136      ;
; 1.750 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.121      ; 4.136      ;
; 1.780 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.124      ; 4.169      ;
; 1.780 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.124      ; 4.169      ;
; 1.780 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[9] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.124      ; 4.169      ;
; 1.782 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.122      ; 4.169      ;
; 1.782 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.122      ; 4.169      ;
; 1.782 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.122      ; 4.169      ;
; 1.782 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[4]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.122      ; 4.169      ;
; 1.782 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.122      ; 4.169      ;
; 1.782 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[7]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.122      ; 4.169      ;
; 1.782 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.122      ; 4.169      ;
; 1.782 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.122      ; 4.169      ;
; 1.782 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[6]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.122      ; 4.169      ;
; 1.822 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[6]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.101      ; 4.188      ;
; 1.822 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[7]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.101      ; 4.188      ;
; 1.822 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[8]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.101      ; 4.188      ;
; 1.822 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[9]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.101      ; 4.188      ;
; 1.822 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[3]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.101      ; 4.188      ;
; 1.822 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[4]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.101      ; 4.188      ;
; 1.822 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.101      ; 4.188      ;
; 1.822 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.101      ; 4.188      ;
; 1.822 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[5]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.101      ; 4.188      ;
; 1.822 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.101      ; 4.188      ;
; 1.837 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.123      ; 4.225      ;
; 1.837 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[8] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.123      ; 4.225      ;
; 1.837 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.123      ; 4.225      ;
; 1.837 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.123      ; 4.225      ;
; 1.837 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.123      ; 4.225      ;
; 1.837 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.123      ; 4.225      ;
; 1.846 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[9] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.114      ; 4.225      ;
; 1.846 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[8] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 2.114      ; 4.225      ;
; 1.908 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[7]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.042      ; 2.145      ;
; 1.908 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[6]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.042      ; 2.145      ;
; 1.908 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[4]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.042      ; 2.145      ;
; 1.908 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[3]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.042      ; 2.145      ;
; 1.908 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[2]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.042      ; 2.145      ;
; 1.908 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[1]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.042      ; 2.145      ;
; 1.908 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[0]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.042      ; 2.145      ;
; 2.712 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[5]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.073      ; 2.980      ;
; 2.712 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[8]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.073      ; 2.980      ;
; 2.743 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[3]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.072      ; 3.010      ;
; 2.743 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[2]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.072      ; 3.010      ;
; 2.743 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[3] ; clk_div                                              ; clk_div     ; 0.000        ; 0.072      ; 3.010      ;
; 2.743 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[2] ; clk_div                                              ; clk_div     ; 0.000        ; 0.072      ; 3.010      ;
; 2.743 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[2] ; clk_div                                              ; clk_div     ; 0.000        ; 0.072      ; 3.010      ;
; 2.743 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[3] ; clk_div                                              ; clk_div     ; 0.000        ; 0.072      ; 3.010      ;
; 2.743 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[1] ; clk_div                                              ; clk_div     ; 0.000        ; 0.072      ; 3.010      ;
; 2.773 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[9] ; clk_div                                              ; clk_div     ; 0.000        ; 0.075      ; 3.043      ;
; 2.773 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[0] ; clk_div                                              ; clk_div     ; 0.000        ; 0.075      ; 3.043      ;
; 2.773 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[4] ; clk_div                                              ; clk_div     ; 0.000        ; 0.075      ; 3.043      ;
; 2.775 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[6]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.073      ; 3.043      ;
; 2.775 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[7]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.073      ; 3.043      ;
; 2.775 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[4]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.073      ; 3.043      ;
; 2.775 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[6] ; clk_div                                              ; clk_div     ; 0.000        ; 0.073      ; 3.043      ;
; 2.775 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[7] ; clk_div                                              ; clk_div     ; 0.000        ; 0.073      ; 3.043      ;
; 2.775 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[4] ; clk_div                                              ; clk_div     ; 0.000        ; 0.073      ; 3.043      ;
; 2.775 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[5] ; clk_div                                              ; clk_div     ; 0.000        ; 0.073      ; 3.043      ;
; 2.775 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[5] ; clk_div                                              ; clk_div     ; 0.000        ; 0.073      ; 3.043      ;
; 2.775 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[6] ; clk_div                                              ; clk_div     ; 0.000        ; 0.073      ; 3.043      ;
; 2.815 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[0]         ; clk_div                                              ; clk_div     ; 0.000        ; 0.052      ; 3.062      ;
; 2.815 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[6]         ; clk_div                                              ; clk_div     ; 0.000        ; 0.052      ; 3.062      ;
; 2.815 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[9]         ; clk_div                                              ; clk_div     ; 0.000        ; 0.052      ; 3.062      ;
; 2.815 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[8]         ; clk_div                                              ; clk_div     ; 0.000        ; 0.052      ; 3.062      ;
; 2.815 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[7]         ; clk_div                                              ; clk_div     ; 0.000        ; 0.052      ; 3.062      ;
; 2.815 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[5]         ; clk_div                                              ; clk_div     ; 0.000        ; 0.052      ; 3.062      ;
; 2.815 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[4]         ; clk_div                                              ; clk_div     ; 0.000        ; 0.052      ; 3.062      ;
; 2.815 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[3]         ; clk_div                                              ; clk_div     ; 0.000        ; 0.052      ; 3.062      ;
; 2.815 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[2]         ; clk_div                                              ; clk_div     ; 0.000        ; 0.052      ; 3.062      ;
; 2.815 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[1]         ; clk_div                                              ; clk_div     ; 0.000        ; 0.052      ; 3.062      ;
; 2.830 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[0]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.074      ; 3.099      ;
; 2.830 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[1]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.074      ; 3.099      ;
; 2.830 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[1] ; clk_div                                              ; clk_div     ; 0.000        ; 0.074      ; 3.099      ;
; 2.830 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[0] ; clk_div                                              ; clk_div     ; 0.000        ; 0.074      ; 3.099      ;
; 2.830 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[8] ; clk_div                                              ; clk_div     ; 0.000        ; 0.074      ; 3.099      ;
; 2.830 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[7] ; clk_div                                              ; clk_div     ; 0.000        ; 0.074      ; 3.099      ;
+-------+----------------+------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                    ;
+-------+----------------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node      ; To Node                                                 ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 2.548 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[8]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.818      ;
; 3.088 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[14]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.551      ; 3.834      ;
; 3.088 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[11]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.551      ; 3.834      ;
; 3.088 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[8]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.551      ; 3.834      ;
; 3.098 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[7]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.541      ; 3.834      ;
; 3.098 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[5]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.541      ; 3.834      ;
; 3.098 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[4]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.541      ; 3.834      ;
; 3.098 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[3]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.541      ; 3.834      ;
; 3.122 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[15]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.516      ; 3.833      ;
; 3.122 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[17]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.516      ; 3.833      ;
; 3.122 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[16]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.516      ; 3.833      ;
; 3.122 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[13]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.516      ; 3.833      ;
; 3.122 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[12]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.516      ; 3.833      ;
; 3.122 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[10]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.516      ; 3.833      ;
; 3.122 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[9]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.516      ; 3.833      ;
; 3.133 ; reset_sync_133 ; vga_frame_reader:frame_reader|frame_start_sync2         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.496      ; 3.824      ;
; 3.133 ; reset_sync_133 ; vga_frame_reader:frame_reader|frame_start_sync1         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.496      ; 3.824      ;
; 3.133 ; reset_sync_133 ; vga_frame_reader:frame_reader|vga_y_sync1[7]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.496      ; 3.824      ;
; 3.133 ; reset_sync_133 ; vga_frame_reader:frame_reader|vga_y_sync1[8]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.496      ; 3.824      ;
; 3.133 ; reset_sync_133 ; vga_frame_reader:frame_reader|vga_y_sync1[9]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.496      ; 3.824      ;
; 3.133 ; reset_sync_133 ; vga_frame_reader:frame_reader|vga_y_sync1[2]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.496      ; 3.824      ;
; 3.133 ; reset_sync_133 ; vga_frame_reader:frame_reader|vga_y_sync1[1]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.496      ; 3.824      ;
; 3.133 ; reset_sync_133 ; vga_frame_reader:frame_reader|vga_y_sync1[0]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.496      ; 3.824      ;
; 3.136 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[6]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.504      ; 3.835      ;
; 3.137 ; reset_sync_133 ; vga_frame_reader:frame_reader|vga_y_sync1[4]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.472      ; 3.804      ;
; 3.140 ; reset_sync_133 ; vga_frame_reader:frame_reader|vga_y_sync2[0]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.463      ; 3.798      ;
; 3.140 ; reset_sync_133 ; vga_frame_reader:frame_reader|vga_y_sync2[1]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.463      ; 3.798      ;
; 3.140 ; reset_sync_133 ; vga_frame_reader:frame_reader|vga_y_sync2[2]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.463      ; 3.798      ;
; 3.140 ; reset_sync_133 ; vga_frame_reader:frame_reader|vga_y_sync2[3]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.463      ; 3.798      ;
; 3.140 ; reset_sync_133 ; vga_frame_reader:frame_reader|vga_y_sync2[5]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.463      ; 3.798      ;
; 3.140 ; reset_sync_133 ; vga_frame_reader:frame_reader|vga_y_sync2[6]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.463      ; 3.798      ;
; 3.140 ; reset_sync_133 ; vga_frame_reader:frame_reader|vga_y_sync2[4]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.463      ; 3.798      ;
; 3.163 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[8]           ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.635     ; 1.823      ;
; 3.445 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray[1]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.496      ; 4.136      ;
; 3.445 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[1]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.496      ; 4.136      ;
; 3.445 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[2]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.496      ; 4.136      ;
; 3.445 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[2]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.496      ; 4.136      ;
; 3.445 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[3]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.496      ; 4.136      ;
; 3.471 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray[2]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.503      ; 4.169      ;
; 3.471 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray[3]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.503      ; 4.169      ;
; 3.471 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray[6]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.503      ; 4.169      ;
; 3.471 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[3]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.503      ; 4.169      ;
; 3.471 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[4]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.503      ; 4.169      ;
; 3.471 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[6]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.503      ; 4.169      ;
; 3.471 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[7]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.503      ; 4.169      ;
; 3.526 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray[7]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.504      ; 4.225      ;
; 3.526 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray[8]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.504      ; 4.225      ;
; 3.526 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[0]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.504      ; 4.225      ;
; 3.526 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[1]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.504      ; 4.225      ;
; 3.547 ; reset_sync_133 ; sdram_controller:sdram_ctrl|addr_reg[0]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 3.791      ;
; 3.547 ; reset_sync_133 ; sdram_controller:sdram_ctrl|addr_reg[2]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 3.791      ;
; 3.547 ; reset_sync_133 ; sdram_controller:sdram_ctrl|addr_reg[3]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 3.791      ;
; 3.547 ; reset_sync_133 ; sdram_controller:sdram_ctrl|addr_reg[1]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 3.791      ;
; 3.547 ; reset_sync_133 ; sdram_controller:sdram_ctrl|state.ST_OPERATE            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 3.791      ;
; 3.547 ; reset_sync_133 ; sdram_controller:sdram_ctrl|state.ST_BURST_STOP         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 3.791      ;
; 3.547 ; reset_sync_133 ; sdram_controller:sdram_ctrl|state.ST_READ               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 3.791      ;
; 3.547 ; reset_sync_133 ; sdram_controller:sdram_ctrl|cols_written_reg[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 3.791      ;
; 3.547 ; reset_sync_133 ; sdram_controller:sdram_ctrl|cols_written_reg[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 3.791      ;
; 3.547 ; reset_sync_133 ; sdram_controller:sdram_ctrl|cols_written_reg[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 3.791      ;
; 3.547 ; reset_sync_133 ; sdram_controller:sdram_ctrl|cols_written_reg[3]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 3.791      ;
; 3.547 ; reset_sync_133 ; sdram_controller:sdram_ctrl|cols_written_reg[4]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 3.791      ;
; 3.547 ; reset_sync_133 ; sdram_controller:sdram_ctrl|cols_written_reg[5]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 3.791      ;
; 3.547 ; reset_sync_133 ; sdram_controller:sdram_ctrl|cols_written_reg[6]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 3.791      ;
; 3.547 ; reset_sync_133 ; sdram_controller:sdram_ctrl|cols_written_reg[7]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 3.791      ;
; 3.547 ; reset_sync_133 ; sdram_controller:sdram_ctrl|state.ST_WRITE              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 3.791      ;
; 3.547 ; reset_sync_133 ; sdram_controller:sdram_ctrl|old_state_reg.ST_WRITE      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 3.791      ;
; 3.547 ; reset_sync_133 ; sdram_controller:sdram_ctrl|tx_enable_reg               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 3.791      ;
; 3.547 ; reset_sync_133 ; image_loader:img_loader|state.IDLE                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 3.792      ;
; 3.547 ; reset_sync_133 ; sdram_controller:sdram_ctrl|init_done_reg               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 3.791      ;
; 3.547 ; reset_sync_133 ; timeout_counter[0]                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 3.793      ;
; 3.547 ; reset_sync_133 ; timeout_counter[2]                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 3.793      ;
; 3.547 ; reset_sync_133 ; timeout_counter[3]                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 3.793      ;
; 3.547 ; reset_sync_133 ; timeout_counter[4]                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 3.793      ;
; 3.547 ; reset_sync_133 ; timeout_counter[5]                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 3.793      ;
; 3.547 ; reset_sync_133 ; timeout_counter[6]                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 3.793      ;
; 3.547 ; reset_sync_133 ; timeout_counter[7]                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 3.793      ;
; 3.547 ; reset_sync_133 ; timeout_counter[8]                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 3.793      ;
; 3.547 ; reset_sync_133 ; timeout_counter[9]                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 3.793      ;
; 3.547 ; reset_sync_133 ; timeout_counter[10]                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 3.793      ;
; 3.547 ; reset_sync_133 ; timeout_counter[11]                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 3.793      ;
; 3.547 ; reset_sync_133 ; timeout_counter[1]                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 3.793      ;
; 3.547 ; reset_sync_133 ; image_loader:img_loader|state.COMPLETE                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 3.792      ;
; 3.547 ; reset_sync_133 ; image_loader:img_loader|start_loading_latched           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 3.792      ;
; 3.547 ; reset_sync_133 ; image_loader:img_loader|state.LOADING                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 3.792      ;
; 3.547 ; reset_sync_133 ; sdram_controller:sdram_ctrl|old_state_reg.ST_BURST_STOP ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 3.791      ;
; 3.548 ; reset_sync_133 ; sdram_controller:sdram_ctrl|addr_reg[4]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 3.791      ;
; 3.548 ; reset_sync_133 ; sdram_controller:sdram_ctrl|addr_reg[5]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 3.791      ;
; 3.548 ; reset_sync_133 ; sdram_controller:sdram_ctrl|addr_reg[6]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 3.791      ;
; 3.548 ; reset_sync_133 ; sdram_controller:sdram_ctrl|addr_reg[8]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 3.793      ;
; 3.548 ; reset_sync_133 ; sdram_controller:sdram_ctrl|addr_reg[9]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 3.793      ;
; 3.548 ; reset_sync_133 ; sdram_controller:sdram_ctrl|addr_reg[11]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 3.793      ;
; 3.548 ; reset_sync_133 ; sdram_controller:sdram_ctrl|addr_reg[7]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 3.793      ;
; 3.548 ; reset_sync_133 ; sdram_controller:sdram_ctrl|command_reg[2]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 3.793      ;
; 3.548 ; reset_sync_133 ; sdram_controller:sdram_ctrl|state.ST_ACTIVE             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 3.793      ;
; 3.548 ; reset_sync_133 ; sdram_controller:sdram_ctrl|cols_read_reg[6]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 3.792      ;
; 3.548 ; reset_sync_133 ; sdram_controller:sdram_ctrl|cols_read_reg[5]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 3.792      ;
; 3.548 ; reset_sync_133 ; sdram_controller:sdram_ctrl|cols_read_reg[4]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 3.792      ;
; 3.548 ; reset_sync_133 ; sdram_controller:sdram_ctrl|cols_read_reg[2]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 3.792      ;
; 3.548 ; reset_sync_133 ; sdram_controller:sdram_ctrl|cols_read_reg[1]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 3.792      ;
; 3.548 ; reset_sync_133 ; sdram_controller:sdram_ctrl|cols_read_reg[0]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 3.792      ;
+-------+----------------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; clk_div                                              ; -3.707 ; -79.820       ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.185 ; -44.624       ;
; clk_50MHz                                            ; -0.048 ; -0.048        ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.177 ; 0.000         ;
; clk_div                                              ; 0.195 ; 0.000         ;
; clk_50MHz                                            ; 0.238 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                         ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.936 ; -110.414      ;
; clk_div                                              ; -1.267 ; -51.153       ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                         ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; clk_div                                              ; 0.568 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.180 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; clk_div                                              ; -1.000 ; -67.000       ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.490  ; 0.000         ;
; clk_50MHz                                            ; 9.453  ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_div'                                                                                                                                                               ;
+--------+----------------------------------------+-------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                             ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+-------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -3.707 ; fifo_buffer:pixel_fifo|read_ptr_bin[3] ; fifo_buffer:pixel_fifo|read_data[2] ; clk_div                                              ; clk_div     ; 1.000        ; -0.037     ; 4.657      ;
; -3.703 ; fifo_buffer:pixel_fifo|read_ptr_bin[2] ; fifo_buffer:pixel_fifo|read_data[2] ; clk_div                                              ; clk_div     ; 1.000        ; -0.037     ; 4.653      ;
; -3.634 ; fifo_buffer:pixel_fifo|read_ptr_bin[0] ; fifo_buffer:pixel_fifo|read_data[1] ; clk_div                                              ; clk_div     ; 1.000        ; -0.045     ; 4.576      ;
; -3.599 ; fifo_buffer:pixel_fifo|read_ptr_bin[1] ; fifo_buffer:pixel_fifo|read_data[1] ; clk_div                                              ; clk_div     ; 1.000        ; -0.045     ; 4.541      ;
; -3.575 ; fifo_buffer:pixel_fifo|read_ptr_bin[4] ; fifo_buffer:pixel_fifo|read_data[2] ; clk_div                                              ; clk_div     ; 1.000        ; -0.037     ; 4.525      ;
; -3.565 ; fifo_buffer:pixel_fifo|read_ptr_bin[4] ; fifo_buffer:pixel_fifo|read_data[1] ; clk_div                                              ; clk_div     ; 1.000        ; -0.045     ; 4.507      ;
; -3.516 ; fifo_buffer:pixel_fifo|read_ptr_bin[5] ; fifo_buffer:pixel_fifo|read_data[2] ; clk_div                                              ; clk_div     ; 1.000        ; -0.037     ; 4.466      ;
; -3.471 ; fifo_buffer:pixel_fifo|memory~7        ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.965      ; 4.347      ;
; -3.457 ; fifo_buffer:pixel_fifo|read_ptr_bin[6] ; fifo_buffer:pixel_fifo|read_data[2] ; clk_div                                              ; clk_div     ; 1.000        ; -0.037     ; 4.407      ;
; -3.438 ; fifo_buffer:pixel_fifo|read_ptr_bin[7] ; fifo_buffer:pixel_fifo|read_data[2] ; clk_div                                              ; clk_div     ; 1.000        ; -0.037     ; 4.388      ;
; -3.427 ; fifo_buffer:pixel_fifo|read_ptr_bin[7] ; fifo_buffer:pixel_fifo|read_data[1] ; clk_div                                              ; clk_div     ; 1.000        ; -0.045     ; 4.369      ;
; -3.385 ; fifo_buffer:pixel_fifo|read_ptr_bin[6] ; fifo_buffer:pixel_fifo|read_data[1] ; clk_div                                              ; clk_div     ; 1.000        ; -0.045     ; 4.327      ;
; -3.362 ; fifo_buffer:pixel_fifo|read_ptr_bin[2] ; fifo_buffer:pixel_fifo|read_data[1] ; clk_div                                              ; clk_div     ; 1.000        ; -0.045     ; 4.304      ;
; -3.356 ; fifo_buffer:pixel_fifo|read_ptr_bin[4] ; fifo_buffer:pixel_fifo|read_data[0] ; clk_div                                              ; clk_div     ; 1.000        ; -0.036     ; 4.307      ;
; -3.335 ; fifo_buffer:pixel_fifo|memory~580      ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.973      ; 4.219      ;
; -3.313 ; fifo_buffer:pixel_fifo|memory~559      ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.764      ; 3.988      ;
; -3.313 ; fifo_buffer:pixel_fifo|read_ptr_bin[0] ; fifo_buffer:pixel_fifo|read_data[2] ; clk_div                                              ; clk_div     ; 1.000        ; -0.037     ; 4.263      ;
; -3.300 ; fifo_buffer:pixel_fifo|memory~1076     ; fifo_buffer:pixel_fifo|read_data[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.985      ; 4.196      ;
; -3.297 ; fifo_buffer:pixel_fifo|read_ptr_bin[5] ; fifo_buffer:pixel_fifo|read_data[1] ; clk_div                                              ; clk_div     ; 1.000        ; -0.045     ; 4.239      ;
; -3.277 ; fifo_buffer:pixel_fifo|read_ptr_bin[5] ; fifo_buffer:pixel_fifo|read_data[0] ; clk_div                                              ; clk_div     ; 1.000        ; -0.036     ; 4.228      ;
; -3.265 ; fifo_buffer:pixel_fifo|read_ptr_bin[1] ; fifo_buffer:pixel_fifo|read_data[0] ; clk_div                                              ; clk_div     ; 1.000        ; -0.036     ; 4.216      ;
; -3.261 ; fifo_buffer:pixel_fifo|read_ptr_bin[3] ; fifo_buffer:pixel_fifo|read_data[1] ; clk_div                                              ; clk_div     ; 1.000        ; -0.045     ; 4.203      ;
; -3.235 ; fifo_buffer:pixel_fifo|read_ptr_bin[1] ; fifo_buffer:pixel_fifo|read_data[2] ; clk_div                                              ; clk_div     ; 1.000        ; -0.037     ; 4.185      ;
; -3.226 ; fifo_buffer:pixel_fifo|memory~1252     ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.773      ; 3.910      ;
; -3.217 ; fifo_buffer:pixel_fifo|memory~416      ; fifo_buffer:pixel_fifo|read_data[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.756      ; 3.884      ;
; -3.212 ; fifo_buffer:pixel_fifo|read_ptr_bin[6] ; fifo_buffer:pixel_fifo|read_data[0] ; clk_div                                              ; clk_div     ; 1.000        ; -0.036     ; 4.163      ;
; -3.188 ; fifo_buffer:pixel_fifo|read_ptr_bin[7] ; fifo_buffer:pixel_fifo|read_data[0] ; clk_div                                              ; clk_div     ; 1.000        ; -0.036     ; 4.139      ;
; -3.163 ; fifo_buffer:pixel_fifo|memory~196      ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.959      ; 4.033      ;
; -3.160 ; fifo_buffer:pixel_fifo|memory~263      ; fifo_buffer:pixel_fifo|read_data[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.776      ; 3.847      ;
; -3.160 ; fifo_buffer:pixel_fifo|read_ptr_bin[0] ; fifo_buffer:pixel_fifo|read_data[0] ; clk_div                                              ; clk_div     ; 1.000        ; -0.036     ; 4.111      ;
; -3.154 ; fifo_buffer:pixel_fifo|read_ptr_bin[3] ; fifo_buffer:pixel_fifo|read_data[0] ; clk_div                                              ; clk_div     ; 1.000        ; -0.036     ; 4.105      ;
; -3.147 ; fifo_buffer:pixel_fifo|memory~388      ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.751      ; 3.809      ;
; -3.142 ; fifo_buffer:pixel_fifo|memory~391      ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.951      ; 4.004      ;
; -3.138 ; fifo_buffer:pixel_fifo|read_ptr_bin[2] ; fifo_buffer:pixel_fifo|read_data[0] ; clk_div                                              ; clk_div     ; 1.000        ; -0.036     ; 4.089      ;
; -3.130 ; fifo_buffer:pixel_fifo|memory~199      ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.733      ; 3.774      ;
; -3.126 ; fifo_buffer:pixel_fifo|memory~64       ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.734      ; 3.771      ;
; -3.125 ; fifo_buffer:pixel_fifo|memory~1463     ; fifo_buffer:pixel_fifo|read_data[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.966      ; 4.002      ;
; -3.111 ; fifo_buffer:pixel_fifo|memory~1079     ; fifo_buffer:pixel_fifo|read_data[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.966      ; 3.988      ;
; -3.099 ; fifo_buffer:pixel_fifo|memory~1475     ; fifo_buffer:pixel_fifo|read_data[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.803      ; 3.813      ;
; -3.085 ; fifo_buffer:pixel_fifo|memory~748      ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.786      ; 3.782      ;
; -3.084 ; fifo_buffer:pixel_fifo|memory~352      ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.792      ; 3.787      ;
; -3.081 ; fifo_buffer:pixel_fifo|memory~295      ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.961      ; 3.953      ;
; -3.074 ; fifo_buffer:pixel_fifo|memory~583      ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.952      ; 3.937      ;
; -3.074 ; fifo_buffer:pixel_fifo|memory~1276     ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.766      ; 3.751      ;
; -3.069 ; fifo_buffer:pixel_fifo|memory~340      ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.773      ; 3.753      ;
; -3.066 ; fifo_buffer:pixel_fifo|memory~713      ; fifo_buffer:pixel_fifo|read_data[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.802      ; 3.779      ;
; -3.065 ; fifo_buffer:pixel_fifo|memory~137      ; fifo_buffer:pixel_fifo|read_data[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.771      ; 3.747      ;
; -3.064 ; fifo_buffer:pixel_fifo|memory~509      ; fifo_buffer:pixel_fifo|read_data[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.786      ; 3.761      ;
; -3.051 ; fifo_buffer:pixel_fifo|memory~1250     ; fifo_buffer:pixel_fifo|read_data[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.796      ; 3.758      ;
; -3.039 ; fifo_buffer:pixel_fifo|memory~851      ; fifo_buffer:pixel_fifo|read_data[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.772      ; 3.722      ;
; -3.038 ; fifo_buffer:pixel_fifo|memory~208      ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.777      ; 3.726      ;
; -3.037 ; fifo_buffer:pixel_fifo|memory~81       ; fifo_buffer:pixel_fifo|read_data[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.781      ; 3.729      ;
; -3.037 ; fifo_buffer:pixel_fifo|memory~29       ; fifo_buffer:pixel_fifo|read_data[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.763      ; 3.711      ;
; -3.037 ; fifo_buffer:pixel_fifo|memory~1229     ; fifo_buffer:pixel_fifo|read_data[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.758      ; 3.706      ;
; -3.024 ; fifo_buffer:pixel_fifo|memory~640      ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.767      ; 3.702      ;
; -3.016 ; fifo_buffer:pixel_fifo|memory~871      ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.785      ; 3.712      ;
; -3.014 ; fifo_buffer:pixel_fifo|memory~1255     ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.770      ; 3.695      ;
; -3.012 ; fifo_buffer:pixel_fifo|memory~1283     ; fifo_buffer:pixel_fifo|read_data[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.788      ; 3.711      ;
; -3.010 ; fifo_buffer:pixel_fifo|memory~887      ; fifo_buffer:pixel_fifo|read_data[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.798      ; 3.719      ;
; -3.009 ; fifo_buffer:pixel_fifo|memory~1108     ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.760      ; 3.680      ;
; -2.999 ; fifo_buffer:pixel_fifo|memory~664      ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.777      ; 3.687      ;
; -2.997 ; fifo_buffer:pixel_fifo|memory~1451     ; fifo_buffer:pixel_fifo|read_data[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.764      ; 3.672      ;
; -2.990 ; fifo_buffer:pixel_fifo|memory~1088     ; fifo_buffer:pixel_fifo|read_data[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.772      ; 3.673      ;
; -2.990 ; fifo_buffer:pixel_fifo|memory~978      ; fifo_buffer:pixel_fifo|read_data[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.762      ; 3.663      ;
; -2.989 ; fifo_buffer:pixel_fifo|memory~52       ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.959      ; 3.859      ;
; -2.988 ; fifo_buffer:pixel_fifo|memory~1235     ; fifo_buffer:pixel_fifo|read_data[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.757      ; 3.656      ;
; -2.986 ; fifo_buffer:pixel_fifo|memory~1511     ; fifo_buffer:pixel_fifo|read_data[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.965      ; 3.862      ;
; -2.985 ; fifo_buffer:pixel_fifo|memory~979      ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.753      ; 3.649      ;
; -2.983 ; fifo_buffer:pixel_fifo|memory~1        ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.782      ; 3.676      ;
; -2.983 ; fifo_buffer:pixel_fifo|memory~1001     ; fifo_buffer:pixel_fifo|read_data[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.967      ; 3.861      ;
; -2.981 ; fifo_buffer:pixel_fifo|memory~514      ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.764      ; 3.656      ;
; -2.979 ; fifo_buffer:pixel_fifo|memory~899      ; fifo_buffer:pixel_fifo|read_data[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.782      ; 3.672      ;
; -2.978 ; fifo_buffer:pixel_fifo|memory~736      ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.783      ; 3.672      ;
; -2.978 ; fifo_buffer:pixel_fifo|memory~474      ; fifo_buffer:pixel_fifo|read_data[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.768      ; 3.657      ;
; -2.977 ; fifo_buffer:pixel_fifo|memory~517      ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.769      ; 3.657      ;
; -2.974 ; fifo_buffer:pixel_fifo|memory~49       ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.774      ; 3.659      ;
; -2.974 ; fifo_buffer:pixel_fifo|memory~1369     ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.764      ; 3.649      ;
; -2.970 ; fifo_buffer:pixel_fifo|memory~512      ; fifo_buffer:pixel_fifo|read_data[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.787      ; 3.668      ;
; -2.968 ; fifo_buffer:pixel_fifo|memory~4        ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.960      ; 3.839      ;
; -2.968 ; fifo_buffer:pixel_fifo|memory~193      ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.752      ; 3.631      ;
; -2.967 ; fifo_buffer:pixel_fifo|memory~32       ; fifo_buffer:pixel_fifo|read_data[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.962      ; 3.840      ;
; -2.959 ; fifo_buffer:pixel_fifo|memory~54       ; fifo_buffer:pixel_fifo|read_data[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.968      ; 3.838      ;
; -2.959 ; fifo_buffer:pixel_fifo|memory~1087     ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.764      ; 3.634      ;
; -2.958 ; fifo_buffer:pixel_fifo|memory~315      ; fifo_buffer:pixel_fifo|read_data[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.979      ; 3.848      ;
; -2.957 ; fifo_buffer:pixel_fifo|memory~676      ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.978      ; 3.846      ;
; -2.956 ; fifo_buffer:pixel_fifo|memory~1054     ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.958      ; 3.825      ;
; -2.955 ; fifo_buffer:pixel_fifo|memory~908      ; fifo_buffer:pixel_fifo|read_data[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.777      ; 3.643      ;
; -2.955 ; fifo_buffer:pixel_fifo|memory~69       ; fifo_buffer:pixel_fifo|read_data[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.757      ; 3.623      ;
; -2.953 ; fifo_buffer:pixel_fifo|memory~1277     ; fifo_buffer:pixel_fifo|read_data[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.774      ; 3.638      ;
; -2.951 ; fifo_buffer:pixel_fifo|memory~661      ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.786      ; 3.648      ;
; -2.951 ; fifo_buffer:pixel_fifo|memory~787      ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.768      ; 3.630      ;
; -2.950 ; fifo_buffer:pixel_fifo|memory~1160     ; fifo_buffer:pixel_fifo|read_data[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.778      ; 3.639      ;
; -2.945 ; fifo_buffer:pixel_fifo|memory~503      ; fifo_buffer:pixel_fifo|read_data[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.795      ; 3.651      ;
; -2.944 ; fifo_buffer:pixel_fifo|memory~1187     ; fifo_buffer:pixel_fifo|read_data[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.983      ; 3.838      ;
; -2.943 ; fifo_buffer:pixel_fifo|memory~709      ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.769      ; 3.623      ;
; -2.942 ; fifo_buffer:pixel_fifo|memory~1471     ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.762      ; 3.615      ;
; -2.939 ; fifo_buffer:pixel_fifo|memory~244      ; fifo_buffer:pixel_fifo|read_data[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.959      ; 3.809      ;
; -2.936 ; fifo_buffer:pixel_fifo|memory~410      ; fifo_buffer:pixel_fifo|read_data[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.761      ; 3.608      ;
; -2.936 ; fifo_buffer:pixel_fifo|memory~689      ; fifo_buffer:pixel_fifo|read_data[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.776      ; 3.623      ;
; -2.936 ; fifo_buffer:pixel_fifo|memory~125      ; fifo_buffer:pixel_fifo|read_data[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.780      ; 3.627      ;
+--------+----------------------------------------+-------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                             ;
+--------+--------------------------------------------+---------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                           ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+---------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -2.185 ; vga_display_controller:vga_ctrl|h_count[9] ; vga_frame_reader:frame_reader|frame_start_sync1   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.054     ; 1.072      ;
; -2.171 ; vga_display_controller:vga_ctrl|h_count[1] ; vga_frame_reader:frame_reader|frame_start_sync1   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.041     ; 1.071      ;
; -2.135 ; vga_display_controller:vga_ctrl|v_count[3] ; vga_frame_reader:frame_reader|vga_y_sync1[3]      ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.241     ; 0.835      ;
; -2.135 ; vga_display_controller:vga_ctrl|h_count[0] ; vga_frame_reader:frame_reader|frame_start_sync1   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.041     ; 1.035      ;
; -2.130 ; vga_display_controller:vga_ctrl|v_count[3] ; vga_frame_reader:frame_reader|frame_start_sync1   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.054     ; 1.017      ;
; -2.128 ; vga_display_controller:vga_ctrl|h_count[2] ; vga_frame_reader:frame_reader|frame_start_sync1   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.041     ; 1.028      ;
; -2.126 ; vga_display_controller:vga_ctrl|h_count[5] ; vga_frame_reader:frame_reader|frame_start_sync1   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.054     ; 1.013      ;
; -2.104 ; vga_display_controller:vga_ctrl|v_count[5] ; vga_frame_reader:frame_reader|frame_start_sync1   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.055     ; 0.990      ;
; -2.096 ; vga_display_controller:vga_ctrl|v_count[6] ; vga_frame_reader:frame_reader|frame_start_sync1   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.055     ; 0.982      ;
; -2.081 ; vga_display_controller:vga_ctrl|h_count[6] ; vga_frame_reader:frame_reader|frame_start_sync1   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.041     ; 0.981      ;
; -2.074 ; vga_display_controller:vga_ctrl|v_count[8] ; vga_frame_reader:frame_reader|frame_start_sync1   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.055     ; 0.960      ;
; -2.051 ; vga_display_controller:vga_ctrl|h_count[8] ; vga_frame_reader:frame_reader|frame_start_sync1   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.054     ; 0.938      ;
; -2.043 ; vga_display_controller:vga_ctrl|h_count[7] ; vga_frame_reader:frame_reader|frame_start_sync1   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.041     ; 0.943      ;
; -2.037 ; vga_display_controller:vga_ctrl|v_count[9] ; vga_frame_reader:frame_reader|frame_start_sync1   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.054     ; 0.924      ;
; -2.016 ; vga_display_controller:vga_ctrl|h_count[4] ; vga_frame_reader:frame_reader|frame_start_sync1   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.041     ; 0.916      ;
; -2.003 ; fifo_buffer:pixel_fifo|read_ptr_bin[9]     ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[9]     ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.220     ; 0.724      ;
; -1.948 ; vga_display_controller:vga_ctrl|v_count[7] ; vga_frame_reader:frame_reader|frame_start_sync1   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.055     ; 0.834      ;
; -1.931 ; vga_display_controller:vga_ctrl|v_count[6] ; vga_frame_reader:frame_reader|vga_y_sync1[6]      ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.230     ; 0.642      ;
; -1.931 ; vga_display_controller:vga_ctrl|h_count[3] ; vga_frame_reader:frame_reader|frame_start_sync1   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.041     ; 0.831      ;
; -1.928 ; vga_display_controller:vga_ctrl|v_count[5] ; vga_frame_reader:frame_reader|vga_y_sync1[5]      ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.247     ; 0.622      ;
; -1.921 ; vga_display_controller:vga_ctrl|v_count[9] ; vga_frame_reader:frame_reader|vga_y_sync1[9]      ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.054     ; 0.808      ;
; -1.912 ; vga_display_controller:vga_ctrl|v_count[4] ; vga_frame_reader:frame_reader|frame_start_sync1   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.055     ; 0.798      ;
; -1.902 ; vga_display_controller:vga_ctrl|v_count[0] ; vga_frame_reader:frame_reader|frame_start_sync1   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.055     ; 0.788      ;
; -1.858 ; vga_display_controller:vga_ctrl|v_count[4] ; vga_frame_reader:frame_reader|vga_y_sync1[4]      ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.069     ; 0.730      ;
; -1.837 ; vga_display_controller:vga_ctrl|v_count[1] ; vga_frame_reader:frame_reader|frame_start_sync1   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.055     ; 0.723      ;
; -1.768 ; vga_display_controller:vga_ctrl|v_count[7] ; vga_frame_reader:frame_reader|vga_y_sync1[7]      ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.055     ; 0.654      ;
; -1.744 ; fifo_buffer:pixel_fifo|read_ptr_gray[8]    ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[8]     ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.235     ; 0.450      ;
; -1.727 ; vga_display_controller:vga_ctrl|v_count[2] ; vga_frame_reader:frame_reader|frame_start_sync1   ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.055     ; 0.613      ;
; -1.680 ; fifo_buffer:pixel_fifo|read_ptr_gray[5]    ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[5]     ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.235     ; 0.386      ;
; -1.653 ; vga_display_controller:vga_ctrl|v_count[8] ; vga_frame_reader:frame_reader|vga_y_sync1[8]      ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.055     ; 0.539      ;
; -1.642 ; vga_display_controller:vga_ctrl|v_count[0] ; vga_frame_reader:frame_reader|vga_y_sync1[0]      ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.055     ; 0.528      ;
; -1.585 ; vga_display_controller:vga_ctrl|v_count[2] ; vga_frame_reader:frame_reader|vga_y_sync1[2]      ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.055     ; 0.471      ;
; -1.574 ; vga_display_controller:vga_ctrl|v_count[1] ; vga_frame_reader:frame_reader|vga_y_sync1[1]      ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.055     ; 0.460      ;
; -1.500 ; fifo_buffer:pixel_fifo|read_ptr_gray[6]    ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[6]     ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.054     ; 0.387      ;
; -1.499 ; fifo_buffer:pixel_fifo|read_ptr_gray[2]    ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[2]     ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.056     ; 0.384      ;
; -1.495 ; fifo_buffer:pixel_fifo|read_ptr_gray[0]    ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[0]     ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.054     ; 0.382      ;
; -1.495 ; fifo_buffer:pixel_fifo|read_ptr_gray[3]    ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[3]     ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.056     ; 0.380      ;
; -1.493 ; fifo_buffer:pixel_fifo|read_ptr_gray[7]    ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[7]     ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.054     ; 0.380      ;
; -1.493 ; fifo_buffer:pixel_fifo|read_ptr_gray[4]    ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[4]     ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.054     ; 0.380      ;
; -1.491 ; fifo_buffer:pixel_fifo|read_ptr_gray[1]    ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[1]     ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.054     ; 0.378      ;
; -0.689 ; fifo_buffer:pixel_fifo|write_ptr_bin[4]    ; vga_frame_reader:frame_reader|pixels_read_reg[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.161      ; 8.353      ;
; -0.648 ; fifo_buffer:pixel_fifo|write_ptr_bin[4]    ; vga_frame_reader:frame_reader|pixels_read_reg[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.151      ; 8.302      ;
; -0.601 ; fifo_buffer:pixel_fifo|write_ptr_bin[4]    ; vga_frame_reader:frame_reader|pixels_read_reg[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.151      ; 8.255      ;
; -0.555 ; fifo_buffer:pixel_fifo|write_ptr_bin[5]    ; vga_frame_reader:frame_reader|pixels_read_reg[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.161      ; 8.219      ;
; -0.545 ; fifo_buffer:pixel_fifo|write_ptr_bin[4]    ; vga_frame_reader:frame_reader|pixels_read_reg[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.151      ; 8.199      ;
; -0.539 ; fifo_buffer:pixel_fifo|write_ptr_bin[4]    ; vga_frame_reader:frame_reader|pixels_read_reg[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.161      ; 8.203      ;
; -0.535 ; fifo_buffer:pixel_fifo|write_ptr_bin[4]    ; vga_frame_reader:frame_reader|pixels_read_reg[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.151      ; 8.189      ;
; -0.514 ; fifo_buffer:pixel_fifo|write_ptr_bin[5]    ; vga_frame_reader:frame_reader|pixels_read_reg[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.151      ; 8.168      ;
; -0.498 ; fifo_buffer:pixel_fifo|write_ptr_bin[7]    ; vga_frame_reader:frame_reader|pixels_read_reg[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.161      ; 8.162      ;
; -0.491 ; fifo_buffer:pixel_fifo|write_ptr_bin[5]    ; vga_frame_reader:frame_reader|pixels_read_reg[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.151      ; 8.145      ;
; -0.483 ; fifo_buffer:pixel_fifo|write_ptr_bin[4]    ; vga_frame_reader:frame_reader|pixels_read_reg[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.161      ; 8.147      ;
; -0.475 ; fifo_buffer:pixel_fifo|write_ptr_bin[6]    ; vga_frame_reader:frame_reader|pixels_read_reg[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.161      ; 8.139      ;
; -0.457 ; fifo_buffer:pixel_fifo|write_ptr_bin[7]    ; vga_frame_reader:frame_reader|pixels_read_reg[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.151      ; 8.111      ;
; -0.435 ; fifo_buffer:pixel_fifo|write_ptr_bin[4]    ; vga_frame_reader:frame_reader|pixels_read_reg[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.151      ; 8.089      ;
; -0.435 ; fifo_buffer:pixel_fifo|write_ptr_bin[5]    ; vga_frame_reader:frame_reader|pixels_read_reg[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.151      ; 8.089      ;
; -0.434 ; fifo_buffer:pixel_fifo|write_ptr_bin[6]    ; vga_frame_reader:frame_reader|pixels_read_reg[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.151      ; 8.088      ;
; -0.434 ; fifo_buffer:pixel_fifo|write_ptr_bin[7]    ; vga_frame_reader:frame_reader|pixels_read_reg[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.151      ; 8.088      ;
; -0.425 ; fifo_buffer:pixel_fifo|write_ptr_bin[5]    ; vga_frame_reader:frame_reader|pixels_read_reg[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.151      ; 8.079      ;
; -0.411 ; fifo_buffer:pixel_fifo|write_ptr_bin[6]    ; vga_frame_reader:frame_reader|pixels_read_reg[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.151      ; 8.065      ;
; -0.405 ; fifo_buffer:pixel_fifo|write_ptr_bin[5]    ; vga_frame_reader:frame_reader|pixels_read_reg[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.161      ; 8.069      ;
; -0.386 ; fifo_buffer:pixel_fifo|write_ptr_bin[8]    ; vga_frame_reader:frame_reader|pixels_read_reg[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.161      ; 8.050      ;
; -0.378 ; fifo_buffer:pixel_fifo|write_ptr_bin[7]    ; vga_frame_reader:frame_reader|pixels_read_reg[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.151      ; 8.032      ;
; -0.373 ; fifo_buffer:pixel_fifo|write_ptr_bin[5]    ; vga_frame_reader:frame_reader|pixels_read_reg[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.161      ; 8.037      ;
; -0.368 ; fifo_buffer:pixel_fifo|write_ptr_bin[4]    ; vga_frame_reader:frame_reader|pixels_read_reg[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.151      ; 8.022      ;
; -0.368 ; fifo_buffer:pixel_fifo|write_ptr_bin[7]    ; vga_frame_reader:frame_reader|pixels_read_reg[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.151      ; 8.022      ;
; -0.355 ; fifo_buffer:pixel_fifo|write_ptr_bin[6]    ; vga_frame_reader:frame_reader|pixels_read_reg[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.151      ; 8.009      ;
; -0.348 ; fifo_buffer:pixel_fifo|write_ptr_bin[7]    ; vga_frame_reader:frame_reader|pixels_read_reg[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.161      ; 8.012      ;
; -0.345 ; fifo_buffer:pixel_fifo|write_ptr_bin[8]    ; vga_frame_reader:frame_reader|pixels_read_reg[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.151      ; 7.999      ;
; -0.345 ; fifo_buffer:pixel_fifo|write_ptr_bin[6]    ; vga_frame_reader:frame_reader|pixels_read_reg[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.151      ; 7.999      ;
; -0.334 ; fifo_buffer:pixel_fifo|write_ptr_bin[4]    ; vga_frame_reader:frame_reader|pixels_read_reg[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.143      ; 7.980      ;
; -0.333 ; fifo_buffer:pixel_fifo|write_ptr_bin[4]    ; vga_frame_reader:frame_reader|pixels_read_reg[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.151      ; 7.987      ;
; -0.325 ; fifo_buffer:pixel_fifo|write_ptr_bin[6]    ; vga_frame_reader:frame_reader|pixels_read_reg[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.161      ; 7.989      ;
; -0.322 ; fifo_buffer:pixel_fifo|write_ptr_bin[8]    ; vga_frame_reader:frame_reader|pixels_read_reg[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.151      ; 7.976      ;
; -0.316 ; fifo_buffer:pixel_fifo|write_ptr_bin[7]    ; vga_frame_reader:frame_reader|pixels_read_reg[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.161      ; 7.980      ;
; -0.301 ; fifo_buffer:pixel_fifo|write_ptr_bin[5]    ; vga_frame_reader:frame_reader|pixels_read_reg[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.151      ; 7.955      ;
; -0.298 ; fifo_buffer:pixel_fifo|write_ptr_bin[2]    ; vga_frame_reader:frame_reader|pixels_read_reg[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.161      ; 7.962      ;
; -0.293 ; fifo_buffer:pixel_fifo|write_ptr_bin[6]    ; vga_frame_reader:frame_reader|pixels_read_reg[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.161      ; 7.957      ;
; -0.283 ; fifo_buffer:pixel_fifo|write_ptr_bin[4]    ; vga_frame_reader:frame_reader|pixels_read_reg[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.038     ; 7.748      ;
; -0.266 ; fifo_buffer:pixel_fifo|write_ptr_bin[8]    ; vga_frame_reader:frame_reader|pixels_read_reg[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.151      ; 7.920      ;
; -0.260 ; fifo_buffer:pixel_fifo|write_ptr_bin[4]    ; vga_frame_reader:frame_reader|pixels_read_reg[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.155      ; 7.918      ;
; -0.257 ; fifo_buffer:pixel_fifo|write_ptr_bin[2]    ; vga_frame_reader:frame_reader|pixels_read_reg[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.151      ; 7.911      ;
; -0.256 ; fifo_buffer:pixel_fifo|write_ptr_bin[8]    ; vga_frame_reader:frame_reader|pixels_read_reg[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.151      ; 7.910      ;
; -0.247 ; fifo_buffer:pixel_fifo|write_ptr_bin[4]    ; vga_frame_reader:frame_reader|pixels_read_reg[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.038     ; 7.712      ;
; -0.245 ; fifo_buffer:pixel_fifo|write_ptr_bin[4]    ; vga_frame_reader:frame_reader|pixels_in_line[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.034     ; 7.714      ;
; -0.244 ; fifo_buffer:pixel_fifo|write_ptr_bin[7]    ; vga_frame_reader:frame_reader|pixels_read_reg[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.151      ; 7.898      ;
; -0.238 ; fifo_buffer:pixel_fifo|write_ptr_bin[4]    ; vga_frame_reader:frame_reader|pixels_read_reg[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.155      ; 7.896      ;
; -0.236 ; fifo_buffer:pixel_fifo|write_ptr_bin[8]    ; vga_frame_reader:frame_reader|pixels_read_reg[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.161      ; 7.900      ;
; -0.234 ; fifo_buffer:pixel_fifo|write_ptr_bin[5]    ; vga_frame_reader:frame_reader|pixels_read_reg[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.151      ; 7.888      ;
; -0.230 ; fifo_buffer:pixel_fifo|write_ptr_bin[3]    ; vga_frame_reader:frame_reader|pixels_read_reg[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.161      ; 7.894      ;
; -0.223 ; fifo_buffer:pixel_fifo|write_ptr_bin[4]    ; vga_frame_reader:frame_reader|pixels_in_line[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.034     ; 7.692      ;
; -0.223 ; fifo_buffer:pixel_fifo|write_ptr_bin[4]    ; vga_frame_reader:frame_reader|pixels_in_line[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.034     ; 7.692      ;
; -0.223 ; fifo_buffer:pixel_fifo|write_ptr_bin[5]    ; vga_frame_reader:frame_reader|pixels_read_reg[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.151      ; 7.877      ;
; -0.222 ; fifo_buffer:pixel_fifo|write_ptr_bin[4]    ; vga_frame_reader:frame_reader|pixels_in_line[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.034     ; 7.691      ;
; -0.221 ; fifo_buffer:pixel_fifo|write_ptr_bin[6]    ; vga_frame_reader:frame_reader|pixels_read_reg[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.151      ; 7.875      ;
; -0.214 ; fifo_buffer:pixel_fifo|write_ptr_bin[4]    ; vga_frame_reader:frame_reader|pixels_in_line[8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.034     ; 7.683      ;
; -0.210 ; fifo_buffer:pixel_fifo|write_ptr_bin[2]    ; vga_frame_reader:frame_reader|pixels_read_reg[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.151      ; 7.864      ;
; -0.204 ; fifo_buffer:pixel_fifo|write_ptr_bin[8]    ; vga_frame_reader:frame_reader|pixels_read_reg[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.161      ; 7.868      ;
; -0.200 ; fifo_buffer:pixel_fifo|write_ptr_bin[5]    ; vga_frame_reader:frame_reader|pixels_read_reg[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.143      ; 7.846      ;
; -0.191 ; fifo_buffer:pixel_fifo|write_ptr_bin[4]    ; vga_frame_reader:frame_reader|pixels_read_reg[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.155      ; 7.849      ;
; -0.189 ; fifo_buffer:pixel_fifo|write_ptr_bin[3]    ; vga_frame_reader:frame_reader|pixels_read_reg[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.151      ; 7.843      ;
+--------+--------------------------------------------+---------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_50MHz'                                                            ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+
; -0.048 ; clk_div   ; clk_div ; clk_div      ; clk_50MHz   ; 0.500        ; 0.786      ; 1.416      ;
; 0.440  ; clk_div   ; clk_div ; clk_div      ; clk_50MHz   ; 1.000        ; 0.786      ; 1.428      ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                              ;
+-------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                                                                                   ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.177 ; vga_frame_reader:frame_reader|pixels_read_reg[14]   ; vga_frame_reader:frame_reader|pixels_read_reg[14]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; vga_frame_reader:frame_reader|pixels_read_reg[11]   ; vga_frame_reader:frame_reader|pixels_read_reg[11]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; vga_frame_reader:frame_reader|pixels_read_reg[8]    ; vga_frame_reader:frame_reader|pixels_read_reg[8]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.307      ;
; 0.178 ; vga_frame_reader:frame_reader|pixels_read_reg[15]   ; vga_frame_reader:frame_reader|pixels_read_reg[15]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; vga_frame_reader:frame_reader|pixels_read_reg[17]   ; vga_frame_reader:frame_reader|pixels_read_reg[17]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; vga_frame_reader:frame_reader|pixels_read_reg[16]   ; vga_frame_reader:frame_reader|pixels_read_reg[16]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; vga_frame_reader:frame_reader|pixels_read_reg[13]   ; vga_frame_reader:frame_reader|pixels_read_reg[13]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; vga_frame_reader:frame_reader|pixels_read_reg[12]   ; vga_frame_reader:frame_reader|pixels_read_reg[12]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; vga_frame_reader:frame_reader|pixels_read_reg[10]   ; vga_frame_reader:frame_reader|pixels_read_reg[10]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; vga_frame_reader:frame_reader|pixels_read_reg[9]    ; vga_frame_reader:frame_reader|pixels_read_reg[9]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; vga_frame_reader:frame_reader|pixels_read_reg[7]    ; vga_frame_reader:frame_reader|pixels_read_reg[7]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; vga_frame_reader:frame_reader|pixels_read_reg[5]    ; vga_frame_reader:frame_reader|pixels_read_reg[5]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; vga_frame_reader:frame_reader|pixels_read_reg[4]    ; vga_frame_reader:frame_reader|pixels_read_reg[4]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; vga_frame_reader:frame_reader|pixels_read_reg[3]    ; vga_frame_reader:frame_reader|pixels_read_reg[3]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.179 ; vga_frame_reader:frame_reader|pixels_read_reg[6]    ; vga_frame_reader:frame_reader|pixels_read_reg[6]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.183 ; image_loader:img_loader|pixel_addr_reg[6]           ; image_loader:img_loader|image_rom:rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a6~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.506      ;
; 0.184 ; image_loader:img_loader|pixel_addr_reg[0]           ; image_loader:img_loader|image_rom:rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a6~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.507      ;
; 0.185 ; image_loader:img_loader|pixel_addr_reg[3]           ; image_loader:img_loader|image_rom:rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a6~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.508      ;
; 0.185 ; vga_frame_reader:frame_reader|pixels_in_line[7]     ; vga_frame_reader:frame_reader|pixels_in_line[7]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; vga_frame_reader:frame_reader|pixels_in_line[0]     ; vga_frame_reader:frame_reader|pixels_in_line[0]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; vga_frame_reader:frame_reader|pixels_in_line[1]     ; vga_frame_reader:frame_reader|pixels_in_line[1]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; vga_frame_reader:frame_reader|pixels_in_line[2]     ; vga_frame_reader:frame_reader|pixels_in_line[2]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; vga_frame_reader:frame_reader|pixels_in_line[3]     ; vga_frame_reader:frame_reader|pixels_in_line[3]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; vga_frame_reader:frame_reader|pixels_in_line[4]     ; vga_frame_reader:frame_reader|pixels_in_line[4]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; vga_frame_reader:frame_reader|pixels_in_line[5]     ; vga_frame_reader:frame_reader|pixels_in_line[5]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; vga_frame_reader:frame_reader|pixels_in_line[9]     ; vga_frame_reader:frame_reader|pixels_in_line[9]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; vga_frame_reader:frame_reader|pixels_in_line[6]     ; vga_frame_reader:frame_reader|pixels_in_line[6]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; vga_frame_reader:frame_reader|pixels_in_line[8]     ; vga_frame_reader:frame_reader|pixels_in_line[8]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; sdram_controller:sdram_ctrl|addr_reg[7]             ; sdram_controller:sdram_ctrl|addr_reg[7]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_controller:sdram_ctrl|refresh_twice_reg       ; sdram_controller:sdram_ctrl|refresh_twice_reg                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; image_loader:img_loader|pixel_addr_reg[9]           ; image_loader:img_loader|image_rom:rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a8~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.509      ;
; 0.186 ; vga_frame_reader:frame_reader|state.WAIT_READY      ; vga_frame_reader:frame_reader|state.WAIT_READY                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_frame_reader:frame_reader|state.READING         ; vga_frame_reader:frame_reader|state.READING                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_frame_reader:frame_reader|state.IDLE            ; vga_frame_reader:frame_reader|state.IDLE                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_frame_reader:frame_reader|state.WAIT_NEXT_FRAME ; vga_frame_reader:frame_reader|state.WAIT_NEXT_FRAME                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_frame_reader:frame_reader|current_line[9]       ; vga_frame_reader:frame_reader|current_line[9]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_frame_reader:frame_reader|current_line[8]       ; vga_frame_reader:frame_reader|current_line[8]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_frame_reader:frame_reader|current_line[6]       ; vga_frame_reader:frame_reader|current_line[6]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_frame_reader:frame_reader|current_line[5]       ; vga_frame_reader:frame_reader|current_line[5]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_frame_reader:frame_reader|current_line[1]       ; vga_frame_reader:frame_reader|current_line[1]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_frame_reader:frame_reader|pixels_read_reg[0]    ; vga_frame_reader:frame_reader|pixels_read_reg[0]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_frame_reader:frame_reader|pixels_read_reg[2]    ; vga_frame_reader:frame_reader|pixels_read_reg[2]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_frame_reader:frame_reader|pixels_read_reg[1]    ; vga_frame_reader:frame_reader|pixels_read_reg[1]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_frame_reader:frame_reader|sdram_ready_latched   ; vga_frame_reader:frame_reader|sdram_ready_latched                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sdram_controller:sdram_ctrl|tx_enable_reg           ; sdram_controller:sdram_ctrl|tx_enable_reg                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_controller:sdram_ctrl|addr_reg[10]            ; sdram_controller:sdram_ctrl|addr_reg[10]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sys_state.SYS_DISPLAYING                            ; sys_state.SYS_DISPLAYING                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_controller:sdram_ctrl|init_done_reg           ; sdram_controller:sdram_ctrl|init_done_reg                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_controller:sdram_ctrl|old_state_reg.ST_NOP    ; sdram_controller:sdram_ctrl|old_state_reg.ST_NOP                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; image_loader:img_loader|state.LOADING               ; image_loader:img_loader|state.LOADING                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; image_loader:img_loader|state.IDLE                  ; image_loader:img_loader|state.IDLE                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; image_loader:img_loader|state.COMPLETE              ; image_loader:img_loader|state.COMPLETE                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; image_loader:img_loader|start_loading_latched       ; image_loader:img_loader|start_loading_latched                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sys_state.SYS_LOADING                               ; sys_state.SYS_LOADING                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; button_was_pressed                                  ; button_was_pressed                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sys_state.SYS_WAIT_INIT                             ; sys_state.SYS_WAIT_INIT                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_frame_reader:frame_reader|current_line[0]       ; vga_frame_reader:frame_reader|current_line[0]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_frame_reader:frame_reader|current_line[7]       ; vga_frame_reader:frame_reader|current_line[7]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_frame_reader:frame_reader|current_line[4]       ; vga_frame_reader:frame_reader|current_line[4]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_frame_reader:frame_reader|current_line[3]       ; vga_frame_reader:frame_reader|current_line[3]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_frame_reader:frame_reader|current_line[2]       ; vga_frame_reader:frame_reader|current_line[2]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; image_loader:img_loader|pixel_addr_reg[4]           ; image_loader:img_loader|image_rom:rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a6~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.511      ;
; 0.189 ; image_loader:img_loader|pixel_addr_reg[2]           ; image_loader:img_loader|image_rom:rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a6~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.512      ;
; 0.194 ; sdram_controller:sdram_ctrl|state.ST_BURST_STOP     ; sdram_controller:sdram_ctrl|old_state_reg.ST_BURST_STOP                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sdram_controller:sdram_ctrl|cas_shift_reg[1]        ; sdram_controller:sdram_ctrl|cas_shift_reg[2]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.196 ; sdram_controller:sdram_ctrl|state.ST_WRITE          ; sdram_controller:sdram_ctrl|old_state_reg.ST_WRITE                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; image_loader:img_loader|pixel_addr_reg[7]           ; image_loader:img_loader|image_rom:rom|altsyncram:mem_rtl_0|altsyncram_sa81:auto_generated|ram_block1a6~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.519      ;
; 0.204 ; vga_frame_reader:frame_reader|state.START_READ      ; vga_frame_reader:frame_reader|state.READING                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.225 ; sdram_controller:sdram_ctrl|state.ST_NOP            ; sdram_controller:sdram_ctrl|old_state_reg.ST_NOP                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.345      ;
; 0.260 ; vga_frame_reader:frame_reader|frame_start_sync1     ; vga_frame_reader:frame_reader|frame_start_sync2                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.389      ;
; 0.262 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[2]       ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[2]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.390      ;
; 0.266 ; sdram_controller:sdram_ctrl|cas_shift_reg[2]        ; sdram_controller:sdram_ctrl|rx_enable_reg                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.387      ;
; 0.267 ; sdram_controller:sdram_ctrl|old_state_reg.ST_WRITE  ; sdram_controller:sdram_ctrl|state.ST_BURST_STOP                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; sdram_controller:sdram_ctrl|old_state_reg.ST_NOP    ; sdram_controller:sdram_ctrl|state.ST_POWER_UP                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; sdram_controller:sdram_ctrl|state.ST_ACTIVE         ; sdram_controller:sdram_ctrl|old_state_reg.ST_ACTIVE                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.388      ;
; 0.268 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[9]       ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[9]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.389      ;
; 0.269 ; sdram_controller:sdram_ctrl|refresh_twice_reg       ; sdram_controller:sdram_ctrl|state.ST_SET_MODE_REG                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.390      ;
; 0.270 ; sdram_controller:sdram_ctrl|cas_shift_reg[0]        ; sdram_controller:sdram_ctrl|cas_shift_reg[1]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.391      ;
; 0.284 ; vga_frame_reader:frame_reader|state.FRAME_COMPLETE  ; vga_frame_reader:frame_reader|state.WAIT_NEXT_FRAME                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.405      ;
; 0.291 ; sdram_controller:sdram_ctrl|rows_written_reg[8]     ; sdram_controller:sdram_ctrl|addr_reg[8]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.411      ;
; 0.295 ; timeout_counter[11]                                 ; timeout_counter[11]                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; sys_state.SYS_LOADING                               ; sys_state.SYS_DISPLAYING                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.296 ; timeout_counter[9]                                  ; timeout_counter[9]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.417      ;
; 0.297 ; timeout_counter[17]                                 ; timeout_counter[17]                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; timeout_counter[15]                                 ; timeout_counter[15]                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; timeout_counter[13]                                 ; timeout_counter[13]                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; timeout_counter[12]                                 ; timeout_counter[12]                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; timeout_counter[10]                                 ; timeout_counter[10]                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; timeout_counter[7]                                  ; timeout_counter[7]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; timeout_counter[5]                                  ; timeout_counter[5]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; timeout_counter[1]                                  ; timeout_counter[1]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.298 ; sdram_controller:sdram_ctrl|rows_written_reg[11]    ; sdram_controller:sdram_ctrl|addr_reg[11]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; timeout_counter[23]                                 ; timeout_counter[23]                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; timeout_counter[19]                                 ; timeout_counter[19]                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; timeout_counter[14]                                 ; timeout_counter[14]                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; timeout_counter[3]                                  ; timeout_counter[3]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; timeout_counter[2]                                  ; timeout_counter[2]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.299 ; sdram_controller:sdram_ctrl|refresh_count_reg[8]    ; sdram_controller:sdram_ctrl|refresh_count_reg[8]                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; timeout_counter[20]                                 ; timeout_counter[20]                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; timeout_counter[21]                                 ; timeout_counter[21]                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
+-------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_div'                                                                                                                                          ;
+-------+------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.195 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[2] ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[2] ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.316      ;
; 0.204 ; fifo_buffer:pixel_fifo|read_ptr_bin[9]         ; fifo_buffer:pixel_fifo|read_ptr_bin[9]         ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.325      ;
; 0.266 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[6] ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[6] ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.387      ;
; 0.267 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[3] ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[3] ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.388      ;
; 0.303 ; vga_display_controller:vga_ctrl|h_count[2]     ; vga_display_controller:vga_ctrl|h_count[2]     ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.423      ;
; 0.304 ; fifo_buffer:pixel_fifo|read_ptr_bin[6]         ; fifo_buffer:pixel_fifo|read_ptr_bin[6]         ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; fifo_buffer:pixel_fifo|read_ptr_bin[7]         ; fifo_buffer:pixel_fifo|read_ptr_bin[7]         ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; fifo_buffer:pixel_fifo|read_ptr_bin[1]         ; fifo_buffer:pixel_fifo|read_ptr_bin[1]         ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; vga_display_controller:vga_ctrl|h_count[1]     ; vga_display_controller:vga_ctrl|h_count[1]     ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.424      ;
; 0.306 ; fifo_buffer:pixel_fifo|read_ptr_bin[8]         ; fifo_buffer:pixel_fifo|read_ptr_bin[8]         ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; vga_display_controller:vga_ctrl|v_count[8]     ; vga_display_controller:vga_ctrl|v_count[8]     ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.427      ;
; 0.308 ; fifo_buffer:pixel_fifo|read_ptr_bin[5]         ; fifo_buffer:pixel_fifo|read_ptr_bin[5]         ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.429      ;
; 0.308 ; vga_display_controller:vga_ctrl|v_count[1]     ; vga_display_controller:vga_ctrl|v_count[1]     ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.429      ;
; 0.309 ; vga_display_controller:vga_ctrl|v_count[4]     ; vga_display_controller:vga_ctrl|v_count[4]     ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.430      ;
; 0.310 ; fifo_buffer:pixel_fifo|read_ptr_bin[4]         ; fifo_buffer:pixel_fifo|read_ptr_bin[4]         ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.431      ;
; 0.310 ; vga_display_controller:vga_ctrl|h_count[3]     ; vga_display_controller:vga_ctrl|h_count[3]     ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.430      ;
; 0.311 ; vga_display_controller:vga_ctrl|h_count[4]     ; vga_display_controller:vga_ctrl|h_count[4]     ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.431      ;
; 0.312 ; vga_display_controller:vga_ctrl|v_count[7]     ; vga_display_controller:vga_ctrl|v_count[7]     ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.433      ;
; 0.314 ; vga_display_controller:vga_ctrl|v_count[6]     ; vga_display_controller:vga_ctrl|v_count[6]     ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.435      ;
; 0.314 ; vga_display_controller:vga_ctrl|v_count[5]     ; vga_display_controller:vga_ctrl|v_count[5]     ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.435      ;
; 0.314 ; vga_display_controller:vga_ctrl|h_count[7]     ; vga_display_controller:vga_ctrl|h_count[7]     ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.434      ;
; 0.316 ; vga_display_controller:vga_ctrl|h_count[6]     ; vga_display_controller:vga_ctrl|h_count[6]     ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.436      ;
; 0.317 ; fifo_buffer:pixel_fifo|read_ptr_bin[0]         ; fifo_buffer:pixel_fifo|read_ptr_bin[0]         ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.438      ;
; 0.323 ; vga_display_controller:vga_ctrl|h_count[0]     ; vga_display_controller:vga_ctrl|h_count[0]     ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.443      ;
; 0.343 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[9] ; vga_display_controller:vga_ctrl|fifo_was_read  ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.464      ;
; 0.378 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[1] ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[1] ; clk_div      ; clk_div     ; 0.000        ; 0.040      ; 0.502      ;
; 0.430 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[7] ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[7] ; clk_div      ; clk_div     ; 0.000        ; 0.035      ; 0.549      ;
; 0.453 ; vga_display_controller:vga_ctrl|h_count[1]     ; vga_display_controller:vga_ctrl|h_count[2]     ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; fifo_buffer:pixel_fifo|read_ptr_bin[7]         ; fifo_buffer:pixel_fifo|read_ptr_bin[8]         ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.574      ;
; 0.457 ; fifo_buffer:pixel_fifo|read_ptr_bin[5]         ; fifo_buffer:pixel_fifo|read_ptr_bin[6]         ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.578      ;
; 0.459 ; vga_display_controller:vga_ctrl|h_count[3]     ; vga_display_controller:vga_ctrl|h_count[4]     ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.579      ;
; 0.461 ; vga_display_controller:vga_ctrl|v_count[7]     ; vga_display_controller:vga_ctrl|v_count[8]     ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.582      ;
; 0.461 ; vga_display_controller:vga_ctrl|h_count[2]     ; vga_display_controller:vga_ctrl|h_count[3]     ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.581      ;
; 0.462 ; fifo_buffer:pixel_fifo|read_ptr_bin[6]         ; fifo_buffer:pixel_fifo|read_ptr_bin[7]         ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.583      ;
; 0.463 ; vga_display_controller:vga_ctrl|v_count[5]     ; vga_display_controller:vga_ctrl|v_count[6]     ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.584      ;
; 0.464 ; fifo_buffer:pixel_fifo|read_ptr_bin[8]         ; fifo_buffer:pixel_fifo|read_ptr_bin[9]         ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; vga_display_controller:vga_ctrl|h_count[2]     ; vga_display_controller:vga_ctrl|h_count[4]     ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.584      ;
; 0.465 ; fifo_buffer:pixel_fifo|read_ptr_bin[6]         ; fifo_buffer:pixel_fifo|read_ptr_bin[8]         ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.586      ;
; 0.467 ; vga_display_controller:vga_ctrl|v_count[4]     ; vga_display_controller:vga_ctrl|v_count[5]     ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.588      ;
; 0.468 ; fifo_buffer:pixel_fifo|read_ptr_bin[4]         ; fifo_buffer:pixel_fifo|read_ptr_bin[5]         ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.589      ;
; 0.470 ; fifo_buffer:pixel_fifo|read_ptr_bin[0]         ; fifo_buffer:pixel_fifo|read_ptr_bin[1]         ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.591      ;
; 0.470 ; vga_display_controller:vga_ctrl|h_count[0]     ; vga_display_controller:vga_ctrl|h_count[1]     ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.590      ;
; 0.470 ; vga_display_controller:vga_ctrl|v_count[4]     ; vga_display_controller:vga_ctrl|v_count[6]     ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.591      ;
; 0.471 ; vga_display_controller:vga_ctrl|v_count[0]     ; vga_display_controller:vga_ctrl|v_count[1]     ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.592      ;
; 0.471 ; fifo_buffer:pixel_fifo|read_ptr_bin[4]         ; fifo_buffer:pixel_fifo|read_ptr_bin[6]         ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.592      ;
; 0.472 ; vga_display_controller:vga_ctrl|v_count[6]     ; vga_display_controller:vga_ctrl|v_count[7]     ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.593      ;
; 0.472 ; vga_display_controller:vga_ctrl|h_count[4]     ; vga_display_controller:vga_ctrl|h_count[6]     ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.592      ;
; 0.473 ; vga_display_controller:vga_ctrl|h_count[0]     ; vga_display_controller:vga_ctrl|h_count[2]     ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.593      ;
; 0.474 ; vga_display_controller:vga_ctrl|h_count[6]     ; vga_display_controller:vga_ctrl|h_count[7]     ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.594      ;
; 0.475 ; vga_display_controller:vga_ctrl|v_count[6]     ; vga_display_controller:vga_ctrl|v_count[8]     ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.596      ;
; 0.484 ; vga_display_controller:vga_ctrl|v_count[2]     ; vga_display_controller:vga_ctrl|v_count[4]     ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.605      ;
; 0.514 ; vga_display_controller:vga_ctrl|fifo_was_read  ; vga_display_controller:vga_ctrl|rgb[2]         ; clk_div      ; clk_div     ; 0.000        ; 0.045      ; 0.643      ;
; 0.516 ; vga_display_controller:vga_ctrl|fifo_was_read  ; vga_display_controller:vga_ctrl|rgb[0]         ; clk_div      ; clk_div     ; 0.000        ; 0.045      ; 0.645      ;
; 0.516 ; vga_display_controller:vga_ctrl|fifo_was_read  ; vga_display_controller:vga_ctrl|rgb[1]         ; clk_div      ; clk_div     ; 0.000        ; 0.045      ; 0.645      ;
; 0.516 ; vga_display_controller:vga_ctrl|h_count[1]     ; vga_display_controller:vga_ctrl|h_count[3]     ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.636      ;
; 0.516 ; fifo_buffer:pixel_fifo|read_ptr_bin[7]         ; fifo_buffer:pixel_fifo|read_ptr_bin[9]         ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.637      ;
; 0.519 ; fifo_buffer:pixel_fifo|read_ptr_bin[1]         ; fifo_buffer:pixel_fifo|read_ptr_bin[4]         ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.640      ;
; 0.519 ; vga_display_controller:vga_ctrl|h_count[1]     ; vga_display_controller:vga_ctrl|h_count[4]     ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.639      ;
; 0.520 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[8] ; vga_display_controller:vga_ctrl|fifo_was_read  ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.641      ;
; 0.520 ; fifo_buffer:pixel_fifo|read_ptr_bin[5]         ; fifo_buffer:pixel_fifo|read_ptr_bin[7]         ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.641      ;
; 0.523 ; fifo_buffer:pixel_fifo|read_ptr_bin[5]         ; fifo_buffer:pixel_fifo|read_ptr_bin[8]         ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.644      ;
; 0.523 ; vga_display_controller:vga_ctrl|v_count[1]     ; vga_display_controller:vga_ctrl|v_count[4]     ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.644      ;
; 0.525 ; vga_display_controller:vga_ctrl|h_count[3]     ; vga_display_controller:vga_ctrl|h_count[6]     ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.645      ;
; 0.526 ; vga_display_controller:vga_ctrl|v_count[5]     ; vga_display_controller:vga_ctrl|v_count[7]     ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.647      ;
; 0.527 ; vga_display_controller:vga_ctrl|v_count[4]     ; vga_display_controller:vga_ctrl|fifo_was_read  ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.647      ;
; 0.528 ; fifo_buffer:pixel_fifo|read_ptr_bin[6]         ; fifo_buffer:pixel_fifo|read_ptr_bin[9]         ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.649      ;
; 0.529 ; vga_display_controller:vga_ctrl|v_count[5]     ; vga_display_controller:vga_ctrl|v_count[8]     ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.650      ;
; 0.530 ; vga_display_controller:vga_ctrl|h_count[2]     ; vga_display_controller:vga_ctrl|h_count[6]     ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.650      ;
; 0.533 ; vga_display_controller:vga_ctrl|v_count[4]     ; vga_display_controller:vga_ctrl|v_count[7]     ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.654      ;
; 0.534 ; fifo_buffer:pixel_fifo|read_ptr_bin[4]         ; fifo_buffer:pixel_fifo|read_ptr_bin[7]         ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.655      ;
; 0.535 ; vga_display_controller:vga_ctrl|h_count[4]     ; vga_display_controller:vga_ctrl|h_count[7]     ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.655      ;
; 0.536 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[0] ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[0] ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.656      ;
; 0.536 ; vga_display_controller:vga_ctrl|h_count[0]     ; vga_display_controller:vga_ctrl|h_count[3]     ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.656      ;
; 0.536 ; vga_display_controller:vga_ctrl|v_count[4]     ; vga_display_controller:vga_ctrl|v_count[8]     ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.657      ;
; 0.537 ; fifo_buffer:pixel_fifo|read_ptr_bin[4]         ; fifo_buffer:pixel_fifo|read_ptr_bin[8]         ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.658      ;
; 0.539 ; fifo_buffer:pixel_fifo|read_ptr_bin[0]         ; fifo_buffer:pixel_fifo|read_ptr_bin[4]         ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.660      ;
; 0.539 ; vga_display_controller:vga_ctrl|h_count[0]     ; vga_display_controller:vga_ctrl|h_count[4]     ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.659      ;
; 0.540 ; vga_display_controller:vga_ctrl|v_count[0]     ; vga_display_controller:vga_ctrl|v_count[4]     ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.661      ;
; 0.543 ; vga_display_controller:vga_ctrl|v_count[9]     ; vga_display_controller:vga_ctrl|v_count[3]     ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.664      ;
; 0.544 ; vga_display_controller:vga_ctrl|v_count[9]     ; vga_display_controller:vga_ctrl|v_count[9]     ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.665      ;
; 0.544 ; fifo_buffer:pixel_fifo|read_ptr_bin[3]         ; fifo_buffer:pixel_fifo|read_ptr_bin[4]         ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.665      ;
; 0.546 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[5] ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[5] ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.667      ;
; 0.547 ; fifo_buffer:pixel_fifo|read_ptr_bin[8]         ; fifo_buffer:pixel_fifo|read_data[2]            ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.668      ;
; 0.547 ; vga_display_controller:vga_ctrl|v_count[2]     ; vga_display_controller:vga_ctrl|v_count[5]     ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.668      ;
; 0.550 ; vga_display_controller:vga_ctrl|v_count[2]     ; vga_display_controller:vga_ctrl|v_count[6]     ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.671      ;
; 0.550 ; vga_display_controller:vga_ctrl|v_count[3]     ; vga_display_controller:vga_ctrl|v_count[4]     ; clk_div      ; clk_div     ; 0.000        ; 0.038      ; 0.672      ;
; 0.568 ; vga_display_controller:vga_ctrl|v_count[9]     ; vga_display_controller:vga_ctrl|v_count[2]     ; clk_div      ; clk_div     ; 0.000        ; 0.038      ; 0.690      ;
; 0.569 ; vga_display_controller:vga_ctrl|v_count[9]     ; vga_display_controller:vga_ctrl|v_count[0]     ; clk_div      ; clk_div     ; 0.000        ; 0.038      ; 0.691      ;
; 0.579 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[4] ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[4] ; clk_div      ; clk_div     ; 0.000        ; 0.034      ; 0.697      ;
; 0.582 ; fifo_buffer:pixel_fifo|read_ptr_bin[1]         ; fifo_buffer:pixel_fifo|read_ptr_bin[5]         ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.703      ;
; 0.585 ; fifo_buffer:pixel_fifo|read_ptr_bin[1]         ; fifo_buffer:pixel_fifo|read_ptr_bin[6]         ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.706      ;
; 0.585 ; vga_display_controller:vga_ctrl|h_count[1]     ; vga_display_controller:vga_ctrl|h_count[6]     ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.705      ;
; 0.586 ; fifo_buffer:pixel_fifo|read_ptr_bin[5]         ; fifo_buffer:pixel_fifo|read_ptr_bin[9]         ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.707      ;
; 0.586 ; vga_display_controller:vga_ctrl|v_count[1]     ; vga_display_controller:vga_ctrl|v_count[5]     ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.707      ;
; 0.588 ; vga_display_controller:vga_ctrl|h_count[3]     ; vga_display_controller:vga_ctrl|h_count[7]     ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.708      ;
; 0.589 ; vga_display_controller:vga_ctrl|v_count[1]     ; vga_display_controller:vga_ctrl|v_count[6]     ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.710      ;
; 0.593 ; vga_display_controller:vga_ctrl|h_count[2]     ; vga_display_controller:vga_ctrl|h_count[7]     ; clk_div      ; clk_div     ; 0.000        ; 0.036      ; 0.713      ;
; 0.599 ; vga_display_controller:vga_ctrl|v_count[2]     ; vga_display_controller:vga_ctrl|v_count[2]     ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.720      ;
; 0.600 ; vga_display_controller:vga_ctrl|h_count[5]     ; vga_display_controller:vga_ctrl|h_count[6]     ; clk_div      ; clk_div     ; 0.000        ; 0.024      ; 0.708      ;
; 0.600 ; fifo_buffer:pixel_fifo|read_ptr_bin[4]         ; fifo_buffer:pixel_fifo|read_ptr_bin[9]         ; clk_div      ; clk_div     ; 0.000        ; 0.037      ; 0.721      ;
+-------+------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_50MHz'                                                            ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 0.238 ; clk_div   ; clk_div ; clk_div      ; clk_50MHz   ; 0.000        ; 0.816      ; 1.273      ;
; 0.749 ; clk_div   ; clk_div ; clk_div      ; clk_50MHz   ; -0.500       ; 0.816      ; 1.284      ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                ;
+--------+----------------+-----------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node      ; To Node                                             ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------+-----------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -2.936 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_bin[0]             ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.233     ; 1.644      ;
; -2.936 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_bin[1]             ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.233     ; 1.644      ;
; -2.936 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_bin[2]             ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.233     ; 1.644      ;
; -2.936 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_bin[3]             ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.233     ; 1.644      ;
; -2.936 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_bin[4]             ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.233     ; 1.644      ;
; -2.936 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_bin[5]             ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.233     ; 1.644      ;
; -2.936 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_bin[6]             ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.233     ; 1.644      ;
; -2.936 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_bin[7]             ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.233     ; 1.644      ;
; -2.936 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_bin[8]             ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.233     ; 1.644      ;
; -2.936 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_bin[9]             ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.233     ; 1.644      ;
; -2.936 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray[0]            ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.233     ; 1.644      ;
; -2.936 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray[4]            ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.233     ; 1.644      ;
; -2.895 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[5]       ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.235     ; 1.601      ;
; -2.895 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[8]       ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.235     ; 1.601      ;
; -2.895 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[9]       ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.235     ; 1.601      ;
; -2.895 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray[5]            ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.235     ; 1.601      ;
; -2.895 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[5]       ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.235     ; 1.601      ;
; -2.895 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[4]       ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.235     ; 1.601      ;
; -2.895 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[9]       ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.235     ; 1.601      ;
; -2.895 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[6]       ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.235     ; 1.601      ;
; -2.895 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[7]       ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.235     ; 1.601      ;
; -2.895 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[0]       ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.235     ; 1.601      ;
; -2.785 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[1]       ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.053     ; 1.673      ;
; -2.785 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[0]       ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.053     ; 1.673      ;
; -2.785 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray[8]            ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.053     ; 1.673      ;
; -2.785 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray[7]            ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.053     ; 1.673      ;
; -2.745 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[6]       ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.055     ; 1.631      ;
; -2.745 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[7]       ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.055     ; 1.631      ;
; -2.745 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[4]       ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.055     ; 1.631      ;
; -2.745 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray[2]            ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.055     ; 1.631      ;
; -2.745 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray[3]            ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.055     ; 1.631      ;
; -2.745 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray[6]            ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.055     ; 1.631      ;
; -2.745 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[3]       ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.055     ; 1.631      ;
; -2.732 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[2]       ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.058     ; 1.615      ;
; -2.732 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[3]       ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.058     ; 1.615      ;
; -2.732 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray[1]            ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.058     ; 1.615      ;
; -2.732 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[2]       ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.058     ; 1.615      ;
; -2.732 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[1]       ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.058     ; 1.615      ;
; -2.217 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[8]       ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -1.234     ; 0.924      ;
; 5.088  ; reset_sync_133 ; sdram_controller:sdram_ctrl|old_state_reg.ST_NOP    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.058     ; 2.357      ;
; 5.088  ; reset_sync_133 ; sdram_controller:sdram_ctrl|state.ST_POWER_UP       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.058     ; 2.357      ;
; 5.088  ; reset_sync_133 ; sdram_controller:sdram_ctrl|state.ST_PRECHARGE      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.058     ; 2.357      ;
; 5.088  ; reset_sync_133 ; sdram_controller:sdram_ctrl|state.ST_NOP            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.058     ; 2.357      ;
; 5.306  ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.036     ; 2.161      ;
; 5.306  ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.036     ; 2.161      ;
; 5.306  ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.036     ; 2.161      ;
; 5.306  ; reset_sync_133 ; vga_frame_reader:frame_reader|vga_y_sync2[9]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.058     ; 2.139      ;
; 5.306  ; reset_sync_133 ; vga_frame_reader:frame_reader|vga_y_sync2[7]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.058     ; 2.139      ;
; 5.306  ; reset_sync_133 ; vga_frame_reader:frame_reader|vga_y_sync1[5]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.058     ; 2.139      ;
; 5.307  ; reset_sync_133 ; vga_frame_reader:frame_reader|current_line[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.054     ; 2.142      ;
; 5.307  ; reset_sync_133 ; vga_frame_reader:frame_reader|current_line[8]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.054     ; 2.142      ;
; 5.307  ; reset_sync_133 ; vga_frame_reader:frame_reader|current_line[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.054     ; 2.142      ;
; 5.307  ; reset_sync_133 ; vga_frame_reader:frame_reader|current_line[5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.054     ; 2.142      ;
; 5.307  ; reset_sync_133 ; vga_frame_reader:frame_reader|current_line[1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.054     ; 2.142      ;
; 5.307  ; reset_sync_133 ; sdram_controller:sdram_ctrl|rx_enable_reg           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.055     ; 2.141      ;
; 5.307  ; reset_sync_133 ; sdram_controller:sdram_ctrl|cas_shift_reg[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.055     ; 2.141      ;
; 5.307  ; reset_sync_133 ; sdram_controller:sdram_ctrl|cas_shift_reg[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.055     ; 2.141      ;
; 5.307  ; reset_sync_133 ; sdram_controller:sdram_ctrl|cas_shift_reg[1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.055     ; 2.141      ;
; 5.307  ; reset_sync_133 ; sdram_controller:sdram_ctrl|old_state_reg.ST_READ   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.055     ; 2.141      ;
; 5.308  ; reset_sync_133 ; vga_frame_reader:frame_reader|state.WAIT_READY      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.043     ; 2.152      ;
; 5.308  ; reset_sync_133 ; vga_frame_reader:frame_reader|state.READING         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.043     ; 2.152      ;
; 5.308  ; reset_sync_133 ; vga_frame_reader:frame_reader|state.START_READ      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.043     ; 2.152      ;
; 5.308  ; reset_sync_133 ; vga_frame_reader:frame_reader|state.IDLE            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.043     ; 2.152      ;
; 5.308  ; reset_sync_133 ; vga_frame_reader:frame_reader|state.WAIT_NEXT_FRAME ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.043     ; 2.152      ;
; 5.308  ; reset_sync_133 ; vga_frame_reader:frame_reader|state.FRAME_COMPLETE  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.043     ; 2.152      ;
; 5.308  ; reset_sync_133 ; vga_frame_reader:frame_reader|current_line[0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.064     ; 2.131      ;
; 5.308  ; reset_sync_133 ; vga_frame_reader:frame_reader|current_line[7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.064     ; 2.131      ;
; 5.308  ; reset_sync_133 ; vga_frame_reader:frame_reader|current_line[4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.064     ; 2.131      ;
; 5.308  ; reset_sync_133 ; vga_frame_reader:frame_reader|current_line[3]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.064     ; 2.131      ;
; 5.308  ; reset_sync_133 ; vga_frame_reader:frame_reader|current_line[2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.064     ; 2.131      ;
; 5.308  ; reset_sync_133 ; vga_frame_reader:frame_reader|last_vga_line[0]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.063     ; 2.132      ;
; 5.308  ; reset_sync_133 ; vga_frame_reader:frame_reader|last_vga_line[2]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.063     ; 2.132      ;
; 5.308  ; reset_sync_133 ; vga_frame_reader:frame_reader|last_vga_line[3]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.063     ; 2.132      ;
; 5.308  ; reset_sync_133 ; vga_frame_reader:frame_reader|last_vga_line[6]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.063     ; 2.132      ;
; 5.308  ; reset_sync_133 ; vga_frame_reader:frame_reader|last_vga_line[7]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.063     ; 2.132      ;
; 5.308  ; reset_sync_133 ; vga_frame_reader:frame_reader|last_vga_line[1]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.063     ; 2.132      ;
; 5.308  ; reset_sync_133 ; vga_frame_reader:frame_reader|last_vga_line[4]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.063     ; 2.132      ;
; 5.308  ; reset_sync_133 ; vga_frame_reader:frame_reader|last_vga_line[5]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.063     ; 2.132      ;
; 5.308  ; reset_sync_133 ; vga_frame_reader:frame_reader|frame_start_prev      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.043     ; 2.152      ;
; 5.308  ; reset_sync_133 ; vga_frame_reader:frame_reader|sdram_ready_latched   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.043     ; 2.152      ;
; 5.309  ; reset_sync_133 ; sdram_controller:sdram_ctrl|addr_reg[4]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.058     ; 2.136      ;
; 5.309  ; reset_sync_133 ; sdram_controller:sdram_ctrl|addr_reg[5]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.058     ; 2.136      ;
; 5.309  ; reset_sync_133 ; sdram_controller:sdram_ctrl|addr_reg[6]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.058     ; 2.136      ;
; 5.309  ; reset_sync_133 ; sdram_controller:sdram_ctrl|addr_reg[7]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.057     ; 2.137      ;
; 5.309  ; reset_sync_133 ; sdram_controller:sdram_ctrl|command_reg[2]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.057     ; 2.137      ;
; 5.309  ; reset_sync_133 ; sdram_controller:sdram_ctrl|state.ST_ACTIVE         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.057     ; 2.137      ;
; 5.309  ; reset_sync_133 ; sdram_controller:sdram_ctrl|state.ST_OPERATE        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.058     ; 2.136      ;
; 5.309  ; reset_sync_133 ; sdram_controller:sdram_ctrl|command_reg[0]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.057     ; 2.137      ;
; 5.309  ; reset_sync_133 ; sdram_controller:sdram_ctrl|state.ST_BURST_STOP     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.058     ; 2.136      ;
; 5.309  ; reset_sync_133 ; sdram_controller:sdram_ctrl|state.ST_READ           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.058     ; 2.136      ;
; 5.309  ; reset_sync_133 ; sdram_controller:sdram_ctrl|state.ST_WRITE          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.058     ; 2.136      ;
; 5.309  ; reset_sync_133 ; sdram_controller:sdram_ctrl|old_state_reg.ST_WRITE  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.058     ; 2.136      ;
; 5.309  ; reset_sync_133 ; sdram_controller:sdram_ctrl|tx_enable_reg           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.058     ; 2.136      ;
; 5.309  ; reset_sync_133 ; image_loader:img_loader|pixel_addr_reg[0]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.057     ; 2.137      ;
; 5.309  ; reset_sync_133 ; image_loader:img_loader|pixel_addr_reg[1]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.057     ; 2.137      ;
; 5.309  ; reset_sync_133 ; image_loader:img_loader|pixel_addr_reg[2]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.057     ; 2.137      ;
; 5.309  ; reset_sync_133 ; image_loader:img_loader|pixel_addr_reg[3]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.057     ; 2.137      ;
; 5.309  ; reset_sync_133 ; image_loader:img_loader|pixel_addr_reg[4]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.057     ; 2.137      ;
; 5.309  ; reset_sync_133 ; image_loader:img_loader|pixel_addr_reg[5]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.057     ; 2.137      ;
; 5.309  ; reset_sync_133 ; image_loader:img_loader|pixel_addr_reg[6]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.057     ; 2.137      ;
+--------+----------------+-----------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clk_div'                                                                                                                                               ;
+--------+----------------+------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node      ; To Node                                        ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------+------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -1.267 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[9] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.964      ; 2.142      ;
; -1.267 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[8] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.964      ; 2.142      ;
; -1.257 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[6]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.959      ; 2.127      ;
; -1.257 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[7]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.959      ; 2.127      ;
; -1.257 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[8]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.959      ; 2.127      ;
; -1.257 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[9]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.959      ; 2.127      ;
; -1.257 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[3]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.959      ; 2.127      ;
; -1.257 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[4]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.959      ; 2.127      ;
; -1.257 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.959      ; 2.127      ;
; -1.257 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.959      ; 2.127      ;
; -1.257 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[5]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.959      ; 2.127      ;
; -1.257 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.959      ; 2.127      ;
; -1.252 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.975      ; 2.138      ;
; -1.252 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[8] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.975      ; 2.138      ;
; -1.252 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.975      ; 2.138      ;
; -1.252 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.975      ; 2.138      ;
; -1.252 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.975      ; 2.138      ;
; -1.252 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.975      ; 2.138      ;
; -1.222 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.976      ; 2.109      ;
; -1.222 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.976      ; 2.109      ;
; -1.222 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[9] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.976      ; 2.109      ;
; -1.212 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.973      ; 2.096      ;
; -1.212 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.973      ; 2.096      ;
; -1.212 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.973      ; 2.096      ;
; -1.212 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[4]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.973      ; 2.096      ;
; -1.212 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.973      ; 2.096      ;
; -1.212 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[7]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.973      ; 2.096      ;
; -1.212 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.973      ; 2.096      ;
; -1.212 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.973      ; 2.096      ;
; -1.212 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[6]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.973      ; 2.096      ;
; -1.197 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.972      ; 2.080      ;
; -1.197 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.972      ; 2.080      ;
; -1.197 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.972      ; 2.080      ;
; -1.197 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.972      ; 2.080      ;
; -1.197 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.972      ; 2.080      ;
; -1.197 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[3]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.972      ; 2.080      ;
; -1.197 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.972      ; 2.080      ;
; -1.181 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[8]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.974      ; 2.066      ;
; -1.181 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[5]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.004        ; 0.974      ; 2.066      ;
; -0.737 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[8] ; clk_div                                              ; clk_div     ; 1.000        ; -0.047     ; 1.677      ;
; -0.737 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[9] ; clk_div                                              ; clk_div     ; 1.000        ; -0.047     ; 1.677      ;
; -0.727 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[0]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.052     ; 1.662      ;
; -0.727 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[6]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.052     ; 1.662      ;
; -0.727 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[9]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.052     ; 1.662      ;
; -0.727 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[8]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.052     ; 1.662      ;
; -0.727 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[7]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.052     ; 1.662      ;
; -0.727 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[5]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.052     ; 1.662      ;
; -0.727 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[4]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.052     ; 1.662      ;
; -0.727 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[3]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.052     ; 1.662      ;
; -0.727 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[2]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.052     ; 1.662      ;
; -0.727 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[1]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.052     ; 1.662      ;
; -0.722 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[0]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.036     ; 1.673      ;
; -0.722 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[1]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.036     ; 1.673      ;
; -0.722 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[1] ; clk_div                                              ; clk_div     ; 1.000        ; -0.036     ; 1.673      ;
; -0.722 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[0] ; clk_div                                              ; clk_div     ; 1.000        ; -0.036     ; 1.673      ;
; -0.722 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[8] ; clk_div                                              ; clk_div     ; 1.000        ; -0.036     ; 1.673      ;
; -0.722 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[7] ; clk_div                                              ; clk_div     ; 1.000        ; -0.036     ; 1.673      ;
; -0.692 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[9] ; clk_div                                              ; clk_div     ; 1.000        ; -0.035     ; 1.644      ;
; -0.692 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[0] ; clk_div                                              ; clk_div     ; 1.000        ; -0.035     ; 1.644      ;
; -0.692 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[4] ; clk_div                                              ; clk_div     ; 1.000        ; -0.035     ; 1.644      ;
; -0.682 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[6]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.038     ; 1.631      ;
; -0.682 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[7]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.038     ; 1.631      ;
; -0.682 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[4]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.038     ; 1.631      ;
; -0.682 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[6] ; clk_div                                              ; clk_div     ; 1.000        ; -0.038     ; 1.631      ;
; -0.682 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[7] ; clk_div                                              ; clk_div     ; 1.000        ; -0.038     ; 1.631      ;
; -0.682 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[4] ; clk_div                                              ; clk_div     ; 1.000        ; -0.038     ; 1.631      ;
; -0.682 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[5] ; clk_div                                              ; clk_div     ; 1.000        ; -0.038     ; 1.631      ;
; -0.682 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[5] ; clk_div                                              ; clk_div     ; 1.000        ; -0.038     ; 1.631      ;
; -0.682 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[6] ; clk_div                                              ; clk_div     ; 1.000        ; -0.038     ; 1.631      ;
; -0.667 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[3]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.039     ; 1.615      ;
; -0.667 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[2]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.039     ; 1.615      ;
; -0.667 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[3] ; clk_div                                              ; clk_div     ; 1.000        ; -0.039     ; 1.615      ;
; -0.667 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[2] ; clk_div                                              ; clk_div     ; 1.000        ; -0.039     ; 1.615      ;
; -0.667 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[2] ; clk_div                                              ; clk_div     ; 1.000        ; -0.039     ; 1.615      ;
; -0.667 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[3] ; clk_div                                              ; clk_div     ; 1.000        ; -0.039     ; 1.615      ;
; -0.667 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[1] ; clk_div                                              ; clk_div     ; 1.000        ; -0.039     ; 1.615      ;
; -0.651 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[5]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.037     ; 1.601      ;
; -0.651 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[8]        ; clk_div                                              ; clk_div     ; 1.000        ; -0.037     ; 1.601      ;
; -0.262 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[7]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.059     ; 1.190      ;
; -0.262 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[6]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.059     ; 1.190      ;
; -0.262 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[4]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.059     ; 1.190      ;
; -0.262 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[3]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.059     ; 1.190      ;
; -0.262 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[2]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.059     ; 1.190      ;
; -0.262 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[1]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.059     ; 1.190      ;
; -0.262 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[0]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.059     ; 1.190      ;
; -0.134 ; reset_sync_25  ; vga_display_controller:vga_ctrl|rgb[0]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.039     ; 1.082      ;
; -0.134 ; reset_sync_25  ; vga_display_controller:vga_ctrl|rgb[1]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.039     ; 1.082      ;
; -0.134 ; reset_sync_25  ; vga_display_controller:vga_ctrl|rgb[2]         ; clk_div                                              ; clk_div     ; 1.000        ; -0.039     ; 1.082      ;
; -0.071 ; reset_sync_25  ; vga_display_controller:vga_ctrl|fifo_was_read  ; clk_div                                              ; clk_div     ; 1.000        ; -0.047     ; 1.011      ;
; -0.071 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[9]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.047     ; 1.011      ;
; -0.071 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[3]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.047     ; 1.011      ;
; -0.071 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[5]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.047     ; 1.011      ;
; -0.071 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[8]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.047     ; 1.011      ;
; -0.071 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[9]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.047     ; 1.011      ;
; -0.070 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[0]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.046     ; 1.011      ;
; -0.070 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[2]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.046     ; 1.011      ;
; -0.070 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[8]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.046     ; 1.011      ;
; -0.070 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[7]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.046     ; 1.011      ;
; -0.070 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[6]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.046     ; 1.011      ;
; -0.070 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[5]     ; clk_div                                              ; clk_div     ; 1.000        ; -0.046     ; 1.011      ;
+--------+----------------+------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clk_div'                                                                                                                                               ;
+-------+----------------+------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node      ; To Node                                        ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 0.568 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[8]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.235      ; 1.957      ;
; 0.568 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[5]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.235      ; 1.957      ;
; 0.588 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.233      ; 1.975      ;
; 0.588 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.233      ; 1.975      ;
; 0.588 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.233      ; 1.975      ;
; 0.588 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.233      ; 1.975      ;
; 0.588 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.233      ; 1.975      ;
; 0.588 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[3]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.233      ; 1.975      ;
; 0.588 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.233      ; 1.975      ;
; 0.591 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.234      ; 1.979      ;
; 0.591 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.234      ; 1.979      ;
; 0.591 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.234      ; 1.979      ;
; 0.591 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[4]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.234      ; 1.979      ;
; 0.591 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.234      ; 1.979      ;
; 0.591 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[7]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.234      ; 1.979      ;
; 0.591 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.234      ; 1.979      ;
; 0.591 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.234      ; 1.979      ;
; 0.591 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[6]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.234      ; 1.979      ;
; 0.592 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.237      ; 1.983      ;
; 0.592 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.237      ; 1.983      ;
; 0.592 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[9] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.237      ; 1.983      ;
; 0.612 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.236      ; 2.002      ;
; 0.612 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[8] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.236      ; 2.002      ;
; 0.612 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.236      ; 2.002      ;
; 0.612 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.236      ; 2.002      ;
; 0.612 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.236      ; 2.002      ;
; 0.612 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray[1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.236      ; 2.002      ;
; 0.639 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[6]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.220      ; 2.013      ;
; 0.639 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[7]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.220      ; 2.013      ;
; 0.639 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[8]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.220      ; 2.013      ;
; 0.639 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[9]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.220      ; 2.013      ;
; 0.639 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[3]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.220      ; 2.013      ;
; 0.639 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[4]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.220      ; 2.013      ;
; 0.639 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.220      ; 2.013      ;
; 0.639 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.220      ; 2.013      ;
; 0.639 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[5]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.220      ; 2.013      ;
; 0.639 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_bin[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.220      ; 2.013      ;
; 0.641 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[9] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.225      ; 2.020      ;
; 0.641 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[8] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div     ; 0.000        ; 1.225      ; 2.020      ;
; 0.755 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[0]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.028      ; 0.867      ;
; 0.755 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[2]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.028      ; 0.867      ;
; 0.755 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[8]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.028      ; 0.867      ;
; 0.755 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[7]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.028      ; 0.867      ;
; 0.755 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[6]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.028      ; 0.867      ;
; 0.755 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[5]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.028      ; 0.867      ;
; 0.755 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[4]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.028      ; 0.867      ;
; 0.755 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[1]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.028      ; 0.867      ;
; 0.761 ; reset_sync_25  ; vga_display_controller:vga_ctrl|fifo_was_read  ; clk_div                                              ; clk_div     ; 0.000        ; 0.027      ; 0.872      ;
; 0.761 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[9]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.027      ; 0.872      ;
; 0.761 ; reset_sync_25  ; vga_display_controller:vga_ctrl|v_count[3]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.027      ; 0.872      ;
; 0.761 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[5]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.027      ; 0.872      ;
; 0.761 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[8]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.027      ; 0.872      ;
; 0.761 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[9]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.027      ; 0.872      ;
; 0.812 ; reset_sync_25  ; vga_display_controller:vga_ctrl|rgb[0]         ; clk_div                                              ; clk_div     ; 0.000        ; 0.035      ; 0.931      ;
; 0.812 ; reset_sync_25  ; vga_display_controller:vga_ctrl|rgb[1]         ; clk_div                                              ; clk_div     ; 0.000        ; 0.035      ; 0.931      ;
; 0.812 ; reset_sync_25  ; vga_display_controller:vga_ctrl|rgb[2]         ; clk_div                                              ; clk_div     ; 0.000        ; 0.035      ; 0.931      ;
; 0.925 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[7]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.014      ; 1.023      ;
; 0.925 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[6]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.014      ; 1.023      ;
; 0.925 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[4]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.014      ; 1.023      ;
; 0.925 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[3]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.014      ; 1.023      ;
; 0.925 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[2]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.014      ; 1.023      ;
; 0.925 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[1]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.014      ; 1.023      ;
; 0.925 ; reset_sync_25  ; vga_display_controller:vga_ctrl|h_count[0]     ; clk_div                                              ; clk_div     ; 0.000        ; 0.014      ; 1.023      ;
; 1.357 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[5]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.037      ; 1.478      ;
; 1.357 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[8]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.037      ; 1.478      ;
; 1.377 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[3]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.035      ; 1.496      ;
; 1.377 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[2]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.035      ; 1.496      ;
; 1.377 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[3] ; clk_div                                              ; clk_div     ; 0.000        ; 0.035      ; 1.496      ;
; 1.377 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[2] ; clk_div                                              ; clk_div     ; 0.000        ; 0.035      ; 1.496      ;
; 1.377 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[2] ; clk_div                                              ; clk_div     ; 0.000        ; 0.035      ; 1.496      ;
; 1.377 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[3] ; clk_div                                              ; clk_div     ; 0.000        ; 0.035      ; 1.496      ;
; 1.377 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[1] ; clk_div                                              ; clk_div     ; 0.000        ; 0.035      ; 1.496      ;
; 1.380 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[6]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 1.500      ;
; 1.380 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[7]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 1.500      ;
; 1.380 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[4]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 1.500      ;
; 1.380 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[6] ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 1.500      ;
; 1.380 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[7] ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 1.500      ;
; 1.380 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[4] ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 1.500      ;
; 1.380 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[5] ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 1.500      ;
; 1.380 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[5] ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 1.500      ;
; 1.380 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[6] ; clk_div                                              ; clk_div     ; 0.000        ; 0.036      ; 1.500      ;
; 1.381 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[9] ; clk_div                                              ; clk_div     ; 0.000        ; 0.039      ; 1.504      ;
; 1.381 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[0] ; clk_div                                              ; clk_div     ; 0.000        ; 0.039      ; 1.504      ;
; 1.381 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[4] ; clk_div                                              ; clk_div     ; 0.000        ; 0.039      ; 1.504      ;
; 1.401 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[0]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.038      ; 1.523      ;
; 1.401 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray[1]        ; clk_div                                              ; clk_div     ; 0.000        ; 0.038      ; 1.523      ;
; 1.401 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[1] ; clk_div                                              ; clk_div     ; 0.000        ; 0.038      ; 1.523      ;
; 1.401 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync2[0] ; clk_div                                              ; clk_div     ; 0.000        ; 0.038      ; 1.523      ;
; 1.401 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[8] ; clk_div                                              ; clk_div     ; 0.000        ; 0.038      ; 1.523      ;
; 1.401 ; reset_sync_25  ; fifo_buffer:pixel_fifo|write_ptr_gray_sync1[7] ; clk_div                                              ; clk_div     ; 0.000        ; 0.038      ; 1.523      ;
; 1.428 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[0]         ; clk_div                                              ; clk_div     ; 0.000        ; 0.022      ; 1.534      ;
; 1.428 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[6]         ; clk_div                                              ; clk_div     ; 0.000        ; 0.022      ; 1.534      ;
; 1.428 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[9]         ; clk_div                                              ; clk_div     ; 0.000        ; 0.022      ; 1.534      ;
; 1.428 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[8]         ; clk_div                                              ; clk_div     ; 0.000        ; 0.022      ; 1.534      ;
; 1.428 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[7]         ; clk_div                                              ; clk_div     ; 0.000        ; 0.022      ; 1.534      ;
; 1.428 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[5]         ; clk_div                                              ; clk_div     ; 0.000        ; 0.022      ; 1.534      ;
; 1.428 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[4]         ; clk_div                                              ; clk_div     ; 0.000        ; 0.022      ; 1.534      ;
; 1.428 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[3]         ; clk_div                                              ; clk_div     ; 0.000        ; 0.022      ; 1.534      ;
; 1.428 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[2]         ; clk_div                                              ; clk_div     ; 0.000        ; 0.022      ; 1.534      ;
; 1.428 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_bin[1]         ; clk_div                                              ; clk_div     ; 0.000        ; 0.022      ; 1.534      ;
+-------+----------------+------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                              ;
+-------+----------------+---------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node      ; To Node                                           ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+---------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 1.180 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[8]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.302      ;
; 1.588 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.246      ; 1.918      ;
; 1.588 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.246      ; 1.918      ;
; 1.588 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.246      ; 1.918      ;
; 1.596 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 1.919      ;
; 1.596 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 1.919      ;
; 1.596 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 1.919      ;
; 1.596 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 1.919      ;
; 1.598 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 1.917      ;
; 1.598 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 1.917      ;
; 1.598 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 1.917      ;
; 1.598 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 1.917      ;
; 1.598 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 1.917      ;
; 1.598 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 1.917      ;
; 1.598 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 1.917      ;
; 1.610 ; reset_sync_133 ; vga_frame_reader:frame_reader|pixels_read_reg[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 1.920      ;
; 1.610 ; reset_sync_133 ; vga_frame_reader:frame_reader|frame_start_sync2   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 1.910      ;
; 1.610 ; reset_sync_133 ; vga_frame_reader:frame_reader|frame_start_sync1   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 1.910      ;
; 1.610 ; reset_sync_133 ; vga_frame_reader:frame_reader|vga_y_sync1[7]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 1.910      ;
; 1.610 ; reset_sync_133 ; vga_frame_reader:frame_reader|vga_y_sync1[8]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 1.910      ;
; 1.610 ; reset_sync_133 ; vga_frame_reader:frame_reader|vga_y_sync1[9]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 1.910      ;
; 1.610 ; reset_sync_133 ; vga_frame_reader:frame_reader|vga_y_sync1[2]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 1.910      ;
; 1.610 ; reset_sync_133 ; vga_frame_reader:frame_reader|vga_y_sync1[1]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 1.910      ;
; 1.610 ; reset_sync_133 ; vga_frame_reader:frame_reader|vga_y_sync1[0]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 1.910      ;
; 1.612 ; reset_sync_133 ; vga_frame_reader:frame_reader|vga_y_sync1[4]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.201      ; 1.897      ;
; 1.616 ; reset_sync_133 ; vga_frame_reader:frame_reader|vga_y_sync2[0]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.193      ; 1.893      ;
; 1.616 ; reset_sync_133 ; vga_frame_reader:frame_reader|vga_y_sync2[1]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.193      ; 1.893      ;
; 1.616 ; reset_sync_133 ; vga_frame_reader:frame_reader|vga_y_sync2[2]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.193      ; 1.893      ;
; 1.616 ; reset_sync_133 ; vga_frame_reader:frame_reader|vga_y_sync2[3]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.193      ; 1.893      ;
; 1.616 ; reset_sync_133 ; vga_frame_reader:frame_reader|vga_y_sync2[5]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.193      ; 1.893      ;
; 1.616 ; reset_sync_133 ; vga_frame_reader:frame_reader|vga_y_sync2[6]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.193      ; 1.893      ;
; 1.616 ; reset_sync_133 ; vga_frame_reader:frame_reader|vga_y_sync2[4]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.193      ; 1.893      ;
; 1.661 ; reset_sync_25  ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[8]     ; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.973     ; 0.872      ;
; 1.670 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray[1]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 1.975      ;
; 1.670 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 1.975      ;
; 1.670 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 1.975      ;
; 1.670 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 1.975      ;
; 1.670 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[3]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 1.975      ;
; 1.671 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray[2]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 1.979      ;
; 1.671 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray[3]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 1.979      ;
; 1.671 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray[6]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 1.979      ;
; 1.671 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync2[3]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 1.979      ;
; 1.671 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[4]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 1.979      ;
; 1.671 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[6]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 1.979      ;
; 1.671 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[7]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 1.979      ;
; 1.692 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray[7]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 2.002      ;
; 1.692 ; reset_sync_133 ; fifo_buffer:pixel_fifo|write_ptr_gray[8]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 2.002      ;
; 1.692 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 2.002      ;
; 1.692 ; reset_sync_133 ; fifo_buffer:pixel_fifo|read_ptr_gray_sync1[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 2.002      ;
; 1.787 ; reset_sync_133 ; sdram_controller:sdram_ctrl|addr_reg[4]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.024      ; 1.895      ;
; 1.787 ; reset_sync_133 ; sdram_controller:sdram_ctrl|addr_reg[5]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.024      ; 1.895      ;
; 1.787 ; reset_sync_133 ; sdram_controller:sdram_ctrl|addr_reg[6]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.024      ; 1.895      ;
; 1.787 ; reset_sync_133 ; sdram_controller:sdram_ctrl|addr_reg[8]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 1.896      ;
; 1.787 ; reset_sync_133 ; sdram_controller:sdram_ctrl|addr_reg[9]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 1.896      ;
; 1.787 ; reset_sync_133 ; sdram_controller:sdram_ctrl|addr_reg[11]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 1.896      ;
; 1.787 ; reset_sync_133 ; sdram_controller:sdram_ctrl|addr_reg[7]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 1.896      ;
; 1.787 ; reset_sync_133 ; sdram_controller:sdram_ctrl|command_reg[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 1.896      ;
; 1.787 ; reset_sync_133 ; sdram_controller:sdram_ctrl|state.ST_ACTIVE       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 1.896      ;
; 1.787 ; reset_sync_133 ; sdram_controller:sdram_ctrl|command_reg[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 1.896      ;
; 1.787 ; reset_sync_133 ; start_sync2                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 1.896      ;
; 1.787 ; reset_sync_133 ; sdram_controller:sdram_ctrl|rows_written_reg[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 1.897      ;
; 1.787 ; reset_sync_133 ; sdram_controller:sdram_ctrl|rows_written_reg[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 1.897      ;
; 1.787 ; reset_sync_133 ; sdram_controller:sdram_ctrl|rows_written_reg[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 1.897      ;
; 1.787 ; reset_sync_133 ; sdram_controller:sdram_ctrl|rows_written_reg[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 1.897      ;
; 1.787 ; reset_sync_133 ; sdram_controller:sdram_ctrl|rows_written_reg[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 1.897      ;
; 1.787 ; reset_sync_133 ; sdram_controller:sdram_ctrl|rows_written_reg[6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 1.897      ;
; 1.787 ; reset_sync_133 ; sdram_controller:sdram_ctrl|rows_written_reg[7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 1.897      ;
; 1.787 ; reset_sync_133 ; sdram_controller:sdram_ctrl|rows_written_reg[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 1.897      ;
; 1.787 ; reset_sync_133 ; image_loader:img_loader|pixel_addr_reg[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 1.896      ;
; 1.787 ; reset_sync_133 ; image_loader:img_loader|pixel_addr_reg[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 1.896      ;
; 1.787 ; reset_sync_133 ; image_loader:img_loader|pixel_addr_reg[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 1.896      ;
; 1.787 ; reset_sync_133 ; image_loader:img_loader|pixel_addr_reg[3]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 1.896      ;
; 1.787 ; reset_sync_133 ; image_loader:img_loader|pixel_addr_reg[4]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 1.896      ;
; 1.787 ; reset_sync_133 ; image_loader:img_loader|pixel_addr_reg[5]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 1.896      ;
; 1.787 ; reset_sync_133 ; image_loader:img_loader|pixel_addr_reg[6]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 1.896      ;
; 1.787 ; reset_sync_133 ; image_loader:img_loader|pixel_addr_reg[7]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 1.896      ;
; 1.787 ; reset_sync_133 ; image_loader:img_loader|pixel_addr_reg[8]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 1.896      ;
; 1.787 ; reset_sync_133 ; image_loader:img_loader|state.IDLE                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 1.896      ;
; 1.787 ; reset_sync_133 ; sys_state.SYS_WAIT_INIT                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 1.896      ;
; 1.787 ; reset_sync_133 ; start_sync3                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 1.896      ;
; 1.787 ; reset_sync_133 ; sys_state.SYS_WAIT_BUTTON                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 1.896      ;
; 1.787 ; reset_sync_133 ; button_was_pressed                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 1.896      ;
; 1.787 ; reset_sync_133 ; timeout_counter[0]                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 1.897      ;
; 1.787 ; reset_sync_133 ; timeout_counter[2]                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 1.897      ;
; 1.787 ; reset_sync_133 ; timeout_counter[3]                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 1.897      ;
; 1.787 ; reset_sync_133 ; timeout_counter[4]                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 1.897      ;
; 1.787 ; reset_sync_133 ; timeout_counter[5]                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 1.897      ;
; 1.787 ; reset_sync_133 ; timeout_counter[6]                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 1.897      ;
; 1.787 ; reset_sync_133 ; timeout_counter[7]                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 1.897      ;
; 1.787 ; reset_sync_133 ; timeout_counter[8]                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 1.897      ;
; 1.787 ; reset_sync_133 ; timeout_counter[9]                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 1.897      ;
; 1.787 ; reset_sync_133 ; timeout_counter[10]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 1.897      ;
; 1.787 ; reset_sync_133 ; timeout_counter[11]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 1.897      ;
; 1.787 ; reset_sync_133 ; timeout_counter[12]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 1.897      ;
; 1.787 ; reset_sync_133 ; timeout_counter[13]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 1.897      ;
; 1.787 ; reset_sync_133 ; timeout_counter[14]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 1.897      ;
; 1.787 ; reset_sync_133 ; timeout_counter[15]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 1.897      ;
; 1.787 ; reset_sync_133 ; timeout_counter[16]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 1.897      ;
; 1.787 ; reset_sync_133 ; timeout_counter[17]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 1.897      ;
; 1.787 ; reset_sync_133 ; timeout_counter[18]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 1.897      ;
+-------+----------------+---------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+----------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                  ;
+-------------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Clock                                                 ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack                                      ; -11.219   ; 0.177 ; -6.320   ; 0.568   ; -1.487              ;
;  clk_50MHz                                            ; -0.917    ; 0.238 ; N/A      ; N/A     ; 9.453               ;
;  clk_div                                              ; -9.460    ; 0.195 ; -3.101   ; 0.568   ; -1.487              ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -11.219   ; 0.177 ; -6.320   ; 1.180   ; 3.315               ;
; Design-wide TNS                                       ; -8207.265 ; 0.0   ; -391.474 ; 0.0     ; -99.629             ;
;  clk_50MHz                                            ; -0.917    ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  clk_div                                              ; -243.882  ; 0.000 ; -153.987 ; 0.000   ; -99.629             ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -7962.466 ; 0.000 ; -237.487 ; 0.000   ; 0.000               ;
+-------------------------------------------------------+-----------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; vga_red[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_green[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_blue[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_hsync      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_vsync      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sclk           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cke            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cs_n           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ras_n          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cas_n          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; we_n           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; addr[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; addr[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; addr[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; addr[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; addr[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; addr[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; addr[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; addr[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; addr[8]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; addr[9]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; addr[10]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; addr[11]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bank[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bank[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; udqm           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ldqm           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; status_leds[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; status_leds[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; status_leds[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; status_leds[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dq[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dq[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dq[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dq[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dq[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dq[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dq[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dq[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dq[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dq[9]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dq[10]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dq[11]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dq[12]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dq[13]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dq[14]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dq[15]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; dq[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dq[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dq[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dq[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dq[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dq[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dq[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dq[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dq[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dq[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dq[10]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dq[11]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dq[12]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dq[13]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dq[14]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dq[15]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; reset_n                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_50MHz               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; start_button            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; vga_red[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; vga_green[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; vga_blue[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; vga_hsync      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; vga_vsync      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sclk           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; cke            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; cs_n           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ras_n          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; cas_n          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; we_n           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; addr[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; addr[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; addr[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; addr[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; addr[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; addr[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; addr[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; addr[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; addr[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; addr[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; addr[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; addr[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; bank[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; bank[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; udqm           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ldqm           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; status_leds[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; status_leds[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; status_leds[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; status_leds[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; dq[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; dq[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; dq[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; dq[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; dq[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; dq[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; dq[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; dq[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; dq[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; dq[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; dq[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; dq[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; dq[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; dq[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; dq[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; dq[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; vga_red[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; vga_green[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; vga_blue[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; vga_hsync      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; vga_vsync      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sclk           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; cke            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; cs_n           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ras_n          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; cas_n          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; we_n           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; addr[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; addr[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; addr[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; addr[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; addr[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; addr[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; addr[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; addr[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; addr[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; addr[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; addr[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; addr[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; bank[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; bank[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; udqm           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ldqm           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; status_leds[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; status_leds[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; status_leds[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; status_leds[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; dq[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; dq[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; dq[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; dq[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; dq[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; dq[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; dq[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; dq[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; dq[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; dq[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; dq[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; dq[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; dq[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; dq[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; dq[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; dq[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; vga_red[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; vga_green[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; vga_blue[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; vga_hsync      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; vga_vsync      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sclk           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; cke            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; cs_n           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ras_n          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; cas_n          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; we_n           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; addr[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; addr[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; addr[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; addr[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; addr[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; addr[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; addr[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; addr[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; addr[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; addr[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; addr[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; addr[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; bank[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; bank[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; udqm           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ldqm           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; status_leds[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; status_leds[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; status_leds[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; status_leds[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; dq[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; dq[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; dq[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; dq[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; dq[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; dq[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; dq[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dq[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dq[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dq[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dq[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dq[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dq[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dq[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dq[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; dq[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                         ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; clk_div                                              ; clk_50MHz                                            ; 1        ; 1        ; 0        ; 0        ;
; clk_div                                              ; clk_div                                              ; 2943     ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div                                              ; 1546     ; 0        ; 0        ; 0        ;
; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40       ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 171410   ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                          ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; clk_div                                              ; clk_50MHz                                            ; 1        ; 1        ; 0        ; 0        ;
; clk_div                                              ; clk_div                                              ; 2943     ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div                                              ; 1546     ; 0        ; 0        ; 0        ;
; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 40       ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 171410   ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                      ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; clk_div                                              ; clk_div                                              ; 63       ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div                                              ; 39       ; 0        ; 0        ; 0        ;
; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 39       ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 279      ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                       ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; clk_div                                              ; clk_div                                              ; 63       ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_div                                              ; 39       ; 0        ; 0        ; 0        ;
; clk_div                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 39       ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 279      ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 5     ; 5    ;
; Unconstrained Input Port Paths  ; 1540  ; 1540 ;
; Unconstrained Output Ports      ; 41    ; 41   ;
; Unconstrained Output Port Paths ; 100   ; 100  ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                  ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; Target                                               ; Clock                                                ; Type      ; Status      ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; clk_50MHz                                            ; clk_50MHz                                            ; Base      ; Constrained ;
; clk_div                                              ; clk_div                                              ; Base      ; Constrained ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; dq[0]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[1]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[2]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reset_n      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; start_button ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; addr[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; addr[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; addr[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; addr[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; addr[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; addr[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; addr[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; addr[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; addr[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; addr[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; addr[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; addr[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cas_n          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[7]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[8]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[9]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[10]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[11]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[12]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[13]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[14]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[15]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ras_n          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sclk           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; status_leds[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; status_leds[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; status_leds[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; status_leds[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_blue[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_green[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_hsync      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_red[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_vsync      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; we_n           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; dq[0]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[1]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[2]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reset_n      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; start_button ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; addr[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; addr[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; addr[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; addr[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; addr[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; addr[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; addr[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; addr[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; addr[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; addr[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; addr[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; addr[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cas_n          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[7]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[8]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[9]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[10]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[11]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[12]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[13]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[14]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dq[15]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ras_n          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sclk           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; status_leds[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; status_leds[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; status_leds[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; status_leds[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_blue[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_green[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_hsync      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_red[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_vsync      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; we_n           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Tue Aug 12 15:57:51 2025
Info: Command: quartus_sta pfa_sensor_fusion -c pfa_sensor_fusion
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'pfa_sensor_fusion.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk_50MHz clk_50MHz
    Info (332110): create_generated_clock -source {pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 56 -multiply_by 149 -duty_cycle 50.00 -name {pll_inst|altpll_component|auto_generated|pll1|clk[0]} {pll_inst|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk_div clk_div
Warning (332125): Found combinational loop of 73 nodes File: C:/epsilon/5tudies/AIAC/Stages/Cap PFA 2A/Project/fpga-bev/output_files/fifo_buffer.sv Line: 64
    Warning (332126): Node "pixel_fifo|Equal0~4|combout"
    Warning (332126): Node "pixel_fifo|Equal0~7|datac"
    Warning (332126): Node "pixel_fifo|Equal0~7|combout"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next~0|datad"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next~0|combout"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next~1|dataa"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next~1|combout"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next[0]~3|dataa"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next[0]~3|cout"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next[1]~5|cin"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next[1]~5|combout"
    Warning (332126): Node "pixel_fifo|Equal0~3|dataa"
    Warning (332126): Node "pixel_fifo|Equal0~3|combout"
    Warning (332126): Node "pixel_fifo|Equal0~7|datab"
    Warning (332126): Node "pixel_fifo|Equal0~2|datab"
    Warning (332126): Node "pixel_fifo|Equal0~2|combout"
    Warning (332126): Node "pixel_fifo|Equal0~3|datab"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next[1]~5|cout"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next[2]~7|cin"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next[2]~7|combout"
    Warning (332126): Node "pixel_fifo|Equal0~2|dataa"
    Warning (332126): Node "pixel_fifo|Equal0~1|dataa"
    Warning (332126): Node "pixel_fifo|Equal0~1|combout"
    Warning (332126): Node "pixel_fifo|Equal0~2|datad"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next[2]~7|cout"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next[3]~9|cin"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next[3]~9|combout"
    Warning (332126): Node "pixel_fifo|Equal0~1|datad"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next[3]~9|cout"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next[4]~11|cin"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next[4]~11|combout"
    Warning (332126): Node "pixel_fifo|Equal0~0|dataa"
    Warning (332126): Node "pixel_fifo|Equal0~0|combout"
    Warning (332126): Node "pixel_fifo|Equal0~1|datab"
    Warning (332126): Node "pixel_fifo|write_ptr_gray_next[4]|datad"
    Warning (332126): Node "pixel_fifo|write_ptr_gray_next[4]|combout"
    Warning (332126): Node "pixel_fifo|Equal0~5|dataa"
    Warning (332126): Node "pixel_fifo|Equal0~5|combout"
    Warning (332126): Node "pixel_fifo|Equal0~7|datad"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next[4]~11|cout"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next[5]~13|cin"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next[5]~13|cout"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next[6]~15|cin"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next[6]~15|cout"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next[7]~17|cin"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next[7]~17|combout"
    Warning (332126): Node "pixel_fifo|write_ptr_gray_next[6]|dataa"
    Warning (332126): Node "pixel_fifo|write_ptr_gray_next[6]|combout"
    Warning (332126): Node "pixel_fifo|Equal0~6|datab"
    Warning (332126): Node "pixel_fifo|Equal0~6|combout"
    Warning (332126): Node "pixel_fifo|Equal0~7|dataa"
    Warning (332126): Node "pixel_fifo|write_ptr_gray_next[7]|datad"
    Warning (332126): Node "pixel_fifo|write_ptr_gray_next[7]|combout"
    Warning (332126): Node "pixel_fifo|Equal0~6|datad"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next[7]~17|cout"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next[8]~19|cin"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next[8]~19|combout"
    Warning (332126): Node "pixel_fifo|Equal0~4|datab"
    Warning (332126): Node "pixel_fifo|write_ptr_gray_next[7]|datab"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next[8]~19|cout"
    Warning (332126): Node "pixel_fifo|write_ptr_gray_next[9]~10|cin"
    Warning (332126): Node "pixel_fifo|write_ptr_gray_next[9]~10|combout"
    Warning (332126): Node "pixel_fifo|Equal0~4|dataa"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next[6]~15|combout"
    Warning (332126): Node "pixel_fifo|write_ptr_gray_next[6]|datad"
    Warning (332126): Node "pixel_fifo|write_ptr_gray_next[5]|datab"
    Warning (332126): Node "pixel_fifo|write_ptr_gray_next[5]|combout"
    Warning (332126): Node "pixel_fifo|Equal0~5|datad"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next[5]~13|combout"
    Warning (332126): Node "pixel_fifo|write_ptr_gray_next[4]|datac"
    Warning (332126): Node "pixel_fifo|write_ptr_gray_next[5]|datad"
    Warning (332126): Node "pixel_fifo|write_ptr_bin_next[0]~3|combout"
    Warning (332126): Node "pixel_fifo|Equal0~3|datad"
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -11.219
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -11.219           -7962.466 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -9.460            -243.882 clk_div 
    Info (332119):    -0.917              -0.917 clk_50MHz 
Info (332146): Worst-case hold slack is 0.431
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.431               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.502               0.000 clk_div 
    Info (332119):     0.709               0.000 clk_50MHz 
Info (332146): Worst-case recovery slack is -6.320
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.320            -237.487 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -3.101            -153.987 clk_div 
Info (332146): Worst-case removal slack is 1.719
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.719               0.000 clk_div 
    Info (332119):     2.811               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -1.487
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.487             -99.629 clk_div 
    Info (332119):     3.315               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.761               0.000 clk_50MHz 
Info (332114): Report Metastability: Found 32 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -9.981
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -9.981           -6610.600 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -9.049            -225.998 clk_div 
    Info (332119):    -0.812              -0.812 clk_50MHz 
Info (332146): Worst-case hold slack is 0.381
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.381               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.469               0.000 clk_div 
    Info (332119):     0.648               0.000 clk_50MHz 
Info (332146): Worst-case recovery slack is -5.761
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.761            -215.971 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -3.060            -147.938 clk_div 
Info (332146): Worst-case removal slack is 1.592
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.592               0.000 clk_div 
    Info (332119):     2.548               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -1.487
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.487             -99.629 clk_div 
    Info (332119):     3.315               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.750               0.000 clk_50MHz 
Info (332114): Report Metastability: Found 32 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.707
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.707             -79.820 clk_div 
    Info (332119):    -2.185             -44.624 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.048              -0.048 clk_50MHz 
Info (332146): Worst-case hold slack is 0.177
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.177               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.195               0.000 clk_div 
    Info (332119):     0.238               0.000 clk_50MHz 
Info (332146): Worst-case recovery slack is -2.936
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.936            -110.414 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.267             -51.153 clk_div 
Info (332146): Worst-case removal slack is 0.568
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.568               0.000 clk_div 
    Info (332119):     1.180               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -1.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.000             -67.000 clk_div 
    Info (332119):     3.490               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.453               0.000 clk_50MHz 
Info (332114): Report Metastability: Found 32 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 79 warnings
    Info: Peak virtual memory: 4892 megabytes
    Info: Processing ended: Tue Aug 12 15:57:54 2025
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


