

================================================================
== Vivado HLS Report for 'conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s'
================================================================
* Date:           Wed Jun 15 23:30:44 2022

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.429 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-------+---------+---------+
    |  Latency (cycles) |  Latency (absolute)  |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max    |  min  |   max   |   Type  |
    +---------+---------+----------+-----------+-------+---------+---------+
    |    28320|  2885100| 0.142 ms | 14.425 ms |  28320|  2885100|   none  |
    +---------+---------+----------+-----------+-------+---------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------+------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                                                 |                                                      |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |                             Instance                            |                        Module                        |   min   |   max   |    min   |    max   | min | max |   Type   |
        +-----------------------------------------------------------------+------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |grp_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config4_s_fu_532  |cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config4_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        +-----------------------------------------------------------------+------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1      |    28319|  2885099|  8 ~ 815 |          -|          -|  3540|    no    |
        | + ReuseLoop  |      799|      799|         1|          1|          1|   800|    yes   |
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    421|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      -|    3970|   1173|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    505|    -|
|Register         |        -|      -|    4271|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|    8241|   2099|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|       7|      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------+------------------------------------------------------+---------+-------+------+------+-----+
    |                             Instance                            |                        Module                        | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +-----------------------------------------------------------------+------------------------------------------------------+---------+-------+------+------+-----+
    |grp_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config4_s_fu_532  |cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config4_s  |        0|      0|  3970|  1028|    0|
    |myproject_axi_mux_83_32_1_1_U21                                  |myproject_axi_mux_83_32_1_1                           |        0|      0|     0|   145|    0|
    +-----------------------------------------------------------------+------------------------------------------------------+---------+-------+------+------+-----+
    |Total                                                            |                                                      |        0|      0|  3970|  1173|    0|
    +-----------------------------------------------------------------+------------------------------------------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |add_ln245_fu_777_p2     |     +    |      0|  0|  39|          32|           1|
    |add_ln247_fu_788_p2     |     +    |      0|  0|  39|          32|           1|
    |add_ln250_fu_737_p2     |     +    |      0|  0|  39|          32|           1|
    |add_ln252_fu_748_p2     |     +    |      0|  0|  39|          32|           1|
    |add_ln411_fu_674_p2     |     +    |      0|  0|  27|          20|          11|
    |i_fu_668_p2             |     +    |      0|  0|  12|          12|           1|
    |ir_fu_720_p2            |     +    |      0|  0|  14|          10|           1|
    |and_ln215_3_fu_656_p2   |    and   |      0|  0|   2|           1|           1|
    |and_ln215_4_fu_662_p2   |    and   |      0|  0|   2|           1|           1|
    |and_ln215_fu_650_p2     |    and   |      0|  0|   2|           1|           1|
    |ap_block_state16        |    and   |      0|  0|   2|           1|           1|
    |ap_condition_189        |    and   |      0|  0|   2|           1|           1|
    |ap_condition_198        |    and   |      0|  0|   2|           1|           1|
    |icmp_ln206_fu_817_p2    |   icmp   |      0|  0|  13|          12|          11|
    |icmp_ln215_4_fu_604_p2  |   icmp   |      0|  0|  18|          32|           3|
    |icmp_ln215_5_fu_624_p2  |   icmp   |      0|  0|  18|          30|           1|
    |icmp_ln215_6_fu_644_p2  |   icmp   |      0|  0|  18|          30|           1|
    |icmp_ln215_fu_594_p2    |   icmp   |      0|  0|  18|          32|           3|
    |icmp_ln237_fu_732_p2    |   icmp   |      0|  0|  18|          32|           6|
    |icmp_ln241_fu_772_p2    |   icmp   |      0|  0|  18|          32|           6|
    |icmp_ln404_fu_726_p2    |   icmp   |      0|  0|  13|          10|           9|
    |ap_block_state1         |    or    |      0|  0|   2|           1|           1|
    |select_ln247_fu_793_p3  |  select  |      0|  0|  32|           1|           3|
    |select_ln252_fu_753_p3  |  select  |      0|  0|  32|           1|           3|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 421|         389|          70|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                              |  89|         18|    1|         18|
    |ap_done                                |   9|          2|    1|          2|
    |ap_phi_mux_storemerge_i_phi_fu_525_p4  |   9|          2|   32|         64|
    |ap_phi_mux_tmp_V_133_phi_fu_495_p16    |  15|          3|   32|         96|
    |ap_phi_mux_tmp_V_134_phi_fu_464_p16    |  15|          3|   32|         96|
    |ap_phi_mux_tmp_V_135_phi_fu_433_p16    |  15|          3|   32|         96|
    |ap_phi_mux_tmp_V_136_phi_fu_402_p16    |  15|          3|   32|         96|
    |ap_phi_mux_tmp_V_137_phi_fu_371_p16    |  15|          3|   32|         96|
    |ap_phi_mux_tmp_V_138_phi_fu_340_p16    |  15|          3|   32|         96|
    |ap_phi_mux_tmp_V_139_phi_fu_309_p16    |  15|          3|   32|         96|
    |ap_phi_mux_tmp_V_140_phi_fu_278_p16    |  15|          3|   32|         96|
    |data_V_V_blk_n                         |   9|          2|    1|          2|
    |i_0_i18_reg_151                        |   9|          2|   12|         24|
    |ir1_0_i_i_i17_reg_163                  |   9|          2|   10|         20|
    |pX_9                                   |   9|          2|   32|         64|
    |pY_9                                   |   9|          2|   32|         64|
    |phi_mul_reg_262                        |   9|          2|   20|         40|
    |real_start                             |   9|          2|    1|          2|
    |res_V_V_blk_n                          |   9|          2|    1|          2|
    |res_V_V_din                            |  44|          9|   32|        288|
    |sX_9                                   |   9|          2|   32|         64|
    |storemerge_i_reg_521                   |   9|          2|   32|         64|
    |tmp_V_13316_reg_174                    |   9|          2|   32|         64|
    |tmp_V_133_reg_490                      |   9|          2|   32|         64|
    |tmp_V_13414_reg_185                    |   9|          2|   32|         64|
    |tmp_V_134_reg_459                      |   9|          2|   32|         64|
    |tmp_V_13512_reg_196                    |   9|          2|   32|         64|
    |tmp_V_135_reg_428                      |   9|          2|   32|         64|
    |tmp_V_13610_reg_207                    |   9|          2|   32|         64|
    |tmp_V_136_reg_397                      |   9|          2|   32|         64|
    |tmp_V_1378_reg_218                     |   9|          2|   32|         64|
    |tmp_V_137_reg_366                      |   9|          2|   32|         64|
    |tmp_V_1386_reg_229                     |   9|          2|   32|         64|
    |tmp_V_138_reg_335                      |   9|          2|   32|         64|
    |tmp_V_1394_reg_240                     |   9|          2|   32|         64|
    |tmp_V_139_reg_304                      |   9|          2|   32|         64|
    |tmp_V_1402_reg_251                     |   9|          2|   32|         64|
    |tmp_V_140_reg_273                      |   9|          2|   32|         64|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 505|        107| 1007|       2510|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------------+------+----+------+-----------+
    |                                     Name                                     |  FF  | LUT| Bits | Const Bits|
    +------------------------------------------------------------------------------+------+----+------+-----------+
    |and_ln215_4_reg_875                                                           |     1|   0|     1|          0|
    |ap_CS_fsm                                                                     |    17|   0|    17|          0|
    |ap_done_reg                                                                   |     1|   0|     1|          0|
    |grp_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config4_s_fu_532_ap_start_reg  |     1|   0|     1|          0|
    |i_0_i18_reg_151                                                               |    12|   0|    12|          0|
    |i_reg_879                                                                     |    12|   0|    12|          0|
    |icmp_ln215_4_reg_858                                                          |     1|   0|     1|          0|
    |icmp_ln215_reg_848                                                            |     1|   0|     1|          0|
    |icmp_ln237_reg_900                                                            |     1|   0|     1|          0|
    |icmp_ln241_reg_909                                                            |     1|   0|     1|          0|
    |ir1_0_i_i_i17_reg_163                                                         |    10|   0|    10|          0|
    |layer_in_V_21                                                                 |  3200|   0|  3200|          0|
    |pX_9                                                                          |    32|   0|    32|          0|
    |pX_9_load_reg_869                                                             |    32|   0|    32|          0|
    |pY_9                                                                          |    32|   0|    32|          0|
    |pY_9_load_reg_863                                                             |    32|   0|    32|          0|
    |phi_mul_reg_262                                                               |    20|   0|    20|          0|
    |sX_9                                                                          |    32|   0|    32|          0|
    |sX_9_load_reg_843                                                             |    32|   0|    32|          0|
    |sY_9                                                                          |    32|   0|    32|          0|
    |sY_9_load_reg_853                                                             |    32|   0|    32|          0|
    |select_ln247_reg_913                                                          |    32|   0|    32|          0|
    |select_ln252_reg_904                                                          |    32|   0|    32|          0|
    |start_once_reg                                                                |     1|   0|     1|          0|
    |storemerge_i_reg_521                                                          |    32|   0|    32|          0|
    |tmp_V_130_reg_828                                                             |    32|   0|    32|          0|
    |tmp_V_131_reg_833                                                             |    32|   0|    32|          0|
    |tmp_V_132_reg_838                                                             |    32|   0|    32|          0|
    |tmp_V_13316_reg_174                                                           |    32|   0|    32|          0|
    |tmp_V_133_reg_490                                                             |    32|   0|    32|          0|
    |tmp_V_13414_reg_185                                                           |    32|   0|    32|          0|
    |tmp_V_134_reg_459                                                             |    32|   0|    32|          0|
    |tmp_V_13512_reg_196                                                           |    32|   0|    32|          0|
    |tmp_V_135_reg_428                                                             |    32|   0|    32|          0|
    |tmp_V_13610_reg_207                                                           |    32|   0|    32|          0|
    |tmp_V_136_reg_397                                                             |    32|   0|    32|          0|
    |tmp_V_1378_reg_218                                                            |    32|   0|    32|          0|
    |tmp_V_137_reg_366                                                             |    32|   0|    32|          0|
    |tmp_V_1386_reg_229                                                            |    32|   0|    32|          0|
    |tmp_V_138_reg_335                                                             |    32|   0|    32|          0|
    |tmp_V_1394_reg_240                                                            |    32|   0|    32|          0|
    |tmp_V_139_reg_304                                                             |    32|   0|    32|          0|
    |tmp_V_1402_reg_251                                                            |    32|   0|    32|          0|
    |tmp_V_140_reg_273                                                             |    32|   0|    32|          0|
    |tmp_V_reg_823                                                                 |    32|   0|    32|          0|
    +------------------------------------------------------------------------------+------+----+------+-----------+
    |Total                                                                         |  4271|   0|  4271|          0|
    +------------------------------------------------------------------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+-------------------------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |                     Source Object                     |    C Type    |
+------------------+-----+-----+------------+-------------------------------------------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config4> | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config4> | return value |
|ap_start          |  in |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config4> | return value |
|start_full_n      |  in |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config4> | return value |
|ap_done           | out |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config4> | return value |
|ap_continue       |  in |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config4> | return value |
|ap_idle           | out |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config4> | return value |
|ap_ready          | out |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config4> | return value |
|start_out         | out |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config4> | return value |
|start_write       | out |    1| ap_ctrl_hs | conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config4> | return value |
|data_V_V_dout     |  in |   32|   ap_fifo  |                        data_V_V                       |    pointer   |
|data_V_V_empty_n  |  in |    1|   ap_fifo  |                        data_V_V                       |    pointer   |
|data_V_V_read     | out |    1|   ap_fifo  |                        data_V_V                       |    pointer   |
|res_V_V_din       | out |   32|   ap_fifo  |                        res_V_V                        |    pointer   |
|res_V_V_full_n    |  in |    1|   ap_fifo  |                        res_V_V                        |    pointer   |
|res_V_V_write     | out |    1|   ap_fifo  |                        res_V_V                        |    pointer   |
+------------------+-----+-----+------------+-------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 16 8 
8 --> 9 8 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %res_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3540, i64 3540, i64 3540)"   --->   Operation 20 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.76ns)   --->   "br label %.preheader.i.0" [firmware/nnet_utils/nnet_conv2d_stream.h:206->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 21 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.18>
ST_2 : Operation 22 [1/1] (2.18ns)   --->   "%tmp_V = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %data_V_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:210->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 22 'read' 'tmp_V' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 3 <SV = 2> <Delay = 2.18>
ST_3 : Operation 23 [1/1] (2.18ns)   --->   "%tmp_V_130 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %data_V_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:210->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 23 'read' 'tmp_V_130' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 4 <SV = 3> <Delay = 2.18>
ST_4 : Operation 24 [1/1] (2.18ns)   --->   "%tmp_V_131 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %data_V_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:210->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 24 'read' 'tmp_V_131' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 5 <SV = 4> <Delay = 2.18>
ST_5 : Operation 25 [1/1] (2.18ns)   --->   "%tmp_V_132 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %data_V_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:210->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 25 'read' 'tmp_V_132' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 26 [1/1] (0.00ns)   --->   "%tmpdata_V = call i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32(i32 %tmp_V_132, i32 %tmp_V_131, i32 %tmp_V_130, i32 %tmp_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:210->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 26 'bitconcatenate' 'tmpdata_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 27 [1/1] (0.00ns)   --->   "%layer_in_V_21_load = load i3200* @layer_in_V_21, align 16"   --->   Operation 27 'load' 'layer_in_V_21_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 28 [2/2] (3.25ns)   --->   "%call_ret = call fastcc i3200 @"cnnshift_arr<ap_fixed,ap_fixed<32,16,5,3,0>,config4>"(i128 %tmpdata_V, i3200 %layer_in_V_21_load)" [firmware/nnet_utils/nnet_conv2d_stream.h:210->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 28 'call' 'call_ret' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 4.42>
ST_7 : Operation 29 [1/1] (0.00ns)   --->   "%i_0_i18 = phi i12 [ 0, %codeRepl ], [ %i, %5 ]"   --->   Operation 29 'phi' 'i_0_i18' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 30 [1/2] (3.25ns)   --->   "%call_ret = call fastcc i3200 @"cnnshift_arr<ap_fixed,ap_fixed<32,16,5,3,0>,config4>"(i128 %tmpdata_V, i3200 %layer_in_V_21_load)" [firmware/nnet_utils/nnet_conv2d_stream.h:210->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 30 'call' 'call_ret' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 31 [1/1] (0.00ns)   --->   "store i3200 %call_ret, i3200* @layer_in_V_21, align 16" [firmware/nnet_utils/nnet_conv2d_stream.h:210->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 31 'store' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 32 [1/1] (0.00ns)   --->   "%sX_9_load = load i32* @sX_9, align 4" [firmware/nnet_utils/nnet_conv2d_stream.h:215->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 32 'load' 'sX_9_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 33 [1/1] (2.47ns)   --->   "%icmp_ln215 = icmp eq i32 %sX_9_load, 4" [firmware/nnet_utils/nnet_conv2d_stream.h:215->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 33 'icmp' 'icmp_ln215' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 34 [1/1] (0.00ns)   --->   "%sY_9_load = load i32* @sY_9, align 4" [firmware/nnet_utils/nnet_conv2d_stream.h:215->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 34 'load' 'sY_9_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 35 [1/1] (2.47ns)   --->   "%icmp_ln215_4 = icmp eq i32 %sY_9_load, 4" [firmware/nnet_utils/nnet_conv2d_stream.h:215->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 35 'icmp' 'icmp_ln215_4' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 36 [1/1] (0.00ns)   --->   "%pY_9_load = load i32* @pY_9, align 4" [firmware/nnet_utils/nnet_conv2d_stream.h:215->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 36 'load' 'pY_9_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_31 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %pY_9_load, i32 2, i32 31)" [firmware/nnet_utils/nnet_conv2d_stream.h:215->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 37 'partselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 38 [1/1] (2.46ns)   --->   "%icmp_ln215_5 = icmp sgt i30 %tmp_31, 0" [firmware/nnet_utils/nnet_conv2d_stream.h:215->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 38 'icmp' 'icmp_ln215_5' <Predicate = true> <Delay = 2.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 39 [1/1] (0.00ns)   --->   "%pX_9_load = load i32* @pX_9, align 4" [firmware/nnet_utils/nnet_conv2d_stream.h:215->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 39 'load' 'pX_9_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_32 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %pX_9_load, i32 2, i32 31)" [firmware/nnet_utils/nnet_conv2d_stream.h:215->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 40 'partselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 41 [1/1] (2.46ns)   --->   "%icmp_ln215_6 = icmp sgt i30 %tmp_32, 0" [firmware/nnet_utils/nnet_conv2d_stream.h:215->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 41 'icmp' 'icmp_ln215_6' <Predicate = true> <Delay = 2.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node and_ln215_4)   --->   "%and_ln215 = and i1 %icmp_ln215, %icmp_ln215_4" [firmware/nnet_utils/nnet_conv2d_stream.h:215->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 42 'and' 'and_ln215' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node and_ln215_4)   --->   "%and_ln215_3 = and i1 %icmp_ln215_5, %icmp_ln215_6" [firmware/nnet_utils/nnet_conv2d_stream.h:215->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 43 'and' 'and_ln215_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 44 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln215_4 = and i1 %and_ln215_3, %and_ln215" [firmware/nnet_utils/nnet_conv2d_stream.h:215->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 44 'and' 'and_ln215_4' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 45 [1/1] (1.54ns)   --->   "%i = add i12 %i_0_i18, 1" [firmware/nnet_utils/nnet_conv2d_stream.h:206->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 45 'add' 'i' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 46 [1/1] (0.00ns)   --->   "br i1 %and_ln215_4, label %"nnet::dense_large<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config4_mult>.region_begin", label %._crit_edge52.i" [firmware/nnet_utils/nnet_conv2d_stream.h:215->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 46 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 47 [1/1] (0.00ns)   --->   "%rbegin57_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([137 x i8]* @nnet_KD_KD_dense_large_MD_ap_fixed_MD_32_MC_AC_16_MC_AC_1) nounwind" [firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 47 'specregionbegin' 'rbegin57_i' <Predicate = (and_ln215_4)> <Delay = 0.00>
ST_7 : Operation 48 [1/1] (1.76ns)   --->   "br label %ReuseLoop_begin" [firmware/nnet_utils/nnet_dense_resource.h:404->firmware/nnet_utils/nnet_dense_resource.h:546->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 48 'br' <Predicate = (and_ln215_4)> <Delay = 1.76>

State 8 <SV = 7> <Delay = 4.24>
ST_8 : Operation 49 [1/1] (0.00ns)   --->   "%ir1_0_i_i_i17 = phi i10 [ 0, %"nnet::dense_large<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config4_mult>.region_begin" ], [ %ir, %ReuseLoop_end ]"   --->   Operation 49 'phi' 'ir1_0_i_i_i17' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_V_13316 = phi i32 [ 0, %"nnet::dense_large<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config4_mult>.region_begin" ], [ %tmp_V_133, %ReuseLoop_end ]"   --->   Operation 50 'phi' 'tmp_V_13316' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_V_13414 = phi i32 [ 0, %"nnet::dense_large<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config4_mult>.region_begin" ], [ %tmp_V_134, %ReuseLoop_end ]"   --->   Operation 51 'phi' 'tmp_V_13414' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_V_13512 = phi i32 [ 0, %"nnet::dense_large<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config4_mult>.region_begin" ], [ %tmp_V_135, %ReuseLoop_end ]"   --->   Operation 52 'phi' 'tmp_V_13512' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_V_13610 = phi i32 [ 0, %"nnet::dense_large<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config4_mult>.region_begin" ], [ %tmp_V_136, %ReuseLoop_end ]"   --->   Operation 53 'phi' 'tmp_V_13610' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_V_1378 = phi i32 [ 0, %"nnet::dense_large<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config4_mult>.region_begin" ], [ %tmp_V_137, %ReuseLoop_end ]"   --->   Operation 54 'phi' 'tmp_V_1378' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_V_1386 = phi i32 [ 0, %"nnet::dense_large<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config4_mult>.region_begin" ], [ %tmp_V_138, %ReuseLoop_end ]"   --->   Operation 55 'phi' 'tmp_V_1386' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_V_1394 = phi i32 [ 0, %"nnet::dense_large<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config4_mult>.region_begin" ], [ %tmp_V_139, %ReuseLoop_end ]"   --->   Operation 56 'phi' 'tmp_V_1394' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_V_1402 = phi i32 [ 0, %"nnet::dense_large<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config4_mult>.region_begin" ], [ %tmp_V_140, %ReuseLoop_end ]"   --->   Operation 57 'phi' 'tmp_V_1402' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "%phi_mul = phi i20 [ 0, %"nnet::dense_large<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config4_mult>.region_begin" ], [ %add_ln411, %ReuseLoop_end ]" [firmware/nnet_utils/nnet_dense_resource.h:411->firmware/nnet_utils/nnet_dense_resource.h:546->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 58 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str110) nounwind" [firmware/nnet_utils/nnet_dense_resource.h:404->firmware/nnet_utils/nnet_dense_resource.h:546->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 59 'specloopname' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str110)" [firmware/nnet_utils/nnet_dense_resource.h:404->firmware/nnet_utils/nnet_dense_resource.h:546->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 60 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str11) nounwind" [firmware/nnet_utils/nnet_dense_resource.h:405->firmware/nnet_utils/nnet_dense_resource.h:546->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 61 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 62 [1/1] (2.19ns)   --->   "%add_ln411 = add i20 %phi_mul, 1311" [firmware/nnet_utils/nnet_dense_resource.h:411->firmware/nnet_utils/nnet_dense_resource.h:546->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 62 'add' 'add_ln411' <Predicate = true> <Delay = 2.19> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln = call i3 @_ssdm_op_PartSelect.i3.i20.i32.i32(i20 %phi_mul, i32 17, i32 19)" [firmware/nnet_utils/nnet_dense_resource.h:422->firmware/nnet_utils/nnet_dense_resource.h:546->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 63 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 64 [1/1] (2.47ns)   --->   "%acc_0_V = call i32 @_ssdm_op_Mux.ap_auto.8i32.i3(i32 %tmp_V_13316, i32 %tmp_V_13414, i32 %tmp_V_13512, i32 %tmp_V_13610, i32 %tmp_V_1378, i32 %tmp_V_1386, i32 %tmp_V_1394, i32 %tmp_V_1402, i3 %trunc_ln)" [firmware/nnet_utils/nnet_dense_resource.h:422->firmware/nnet_utils/nnet_dense_resource.h:546->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 64 'mux' 'acc_0_V' <Predicate = true> <Delay = 2.47> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 65 [1/1] (1.73ns)   --->   "%ir = add i10 %ir1_0_i_i_i17, 1" [firmware/nnet_utils/nnet_dense_resource.h:404->firmware/nnet_utils/nnet_dense_resource.h:546->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 65 'add' 'ir' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 66 [1/1] (1.76ns)   --->   "switch i3 %trunc_ln, label %branch7 [
    i3 0, label %ReuseLoop_end
    i3 1, label %branch1
    i3 2, label %branch2
    i3 3, label %branch3
    i3 -4, label %branch4
    i3 -3, label %branch5
    i3 -2, label %branch6
  ]" [firmware/nnet_utils/nnet_dense_resource.h:422->firmware/nnet_utils/nnet_dense_resource.h:546->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 66 'switch' <Predicate = true> <Delay = 1.76>
ST_8 : Operation 67 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:422->firmware/nnet_utils/nnet_dense_resource.h:546->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 67 'br' <Predicate = (trunc_ln == 6)> <Delay = 1.76>
ST_8 : Operation 68 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:422->firmware/nnet_utils/nnet_dense_resource.h:546->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 68 'br' <Predicate = (trunc_ln == 5)> <Delay = 1.76>
ST_8 : Operation 69 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:422->firmware/nnet_utils/nnet_dense_resource.h:546->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 69 'br' <Predicate = (trunc_ln == 4)> <Delay = 1.76>
ST_8 : Operation 70 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:422->firmware/nnet_utils/nnet_dense_resource.h:546->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 70 'br' <Predicate = (trunc_ln == 3)> <Delay = 1.76>
ST_8 : Operation 71 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:422->firmware/nnet_utils/nnet_dense_resource.h:546->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 71 'br' <Predicate = (trunc_ln == 2)> <Delay = 1.76>
ST_8 : Operation 72 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:422->firmware/nnet_utils/nnet_dense_resource.h:546->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 72 'br' <Predicate = (trunc_ln == 1)> <Delay = 1.76>
ST_8 : Operation 73 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:422->firmware/nnet_utils/nnet_dense_resource.h:546->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 73 'br' <Predicate = (trunc_ln == 7)> <Delay = 1.76>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_V_140 = phi i32 [ %acc_0_V, %branch7 ], [ %tmp_V_1402, %branch6 ], [ %tmp_V_1402, %branch5 ], [ %tmp_V_1402, %branch4 ], [ %tmp_V_1402, %branch3 ], [ %tmp_V_1402, %branch2 ], [ %tmp_V_1402, %branch1 ], [ %tmp_V_1402, %ReuseLoop_begin ]"   --->   Operation 74 'phi' 'tmp_V_140' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_V_139 = phi i32 [ %tmp_V_1394, %branch7 ], [ %acc_0_V, %branch6 ], [ %tmp_V_1394, %branch5 ], [ %tmp_V_1394, %branch4 ], [ %tmp_V_1394, %branch3 ], [ %tmp_V_1394, %branch2 ], [ %tmp_V_1394, %branch1 ], [ %tmp_V_1394, %ReuseLoop_begin ]"   --->   Operation 75 'phi' 'tmp_V_139' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_V_138 = phi i32 [ %tmp_V_1386, %branch7 ], [ %tmp_V_1386, %branch6 ], [ %acc_0_V, %branch5 ], [ %tmp_V_1386, %branch4 ], [ %tmp_V_1386, %branch3 ], [ %tmp_V_1386, %branch2 ], [ %tmp_V_1386, %branch1 ], [ %tmp_V_1386, %ReuseLoop_begin ]"   --->   Operation 76 'phi' 'tmp_V_138' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_V_137 = phi i32 [ %tmp_V_1378, %branch7 ], [ %tmp_V_1378, %branch6 ], [ %tmp_V_1378, %branch5 ], [ %acc_0_V, %branch4 ], [ %tmp_V_1378, %branch3 ], [ %tmp_V_1378, %branch2 ], [ %tmp_V_1378, %branch1 ], [ %tmp_V_1378, %ReuseLoop_begin ]"   --->   Operation 77 'phi' 'tmp_V_137' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_V_136 = phi i32 [ %tmp_V_13610, %branch7 ], [ %tmp_V_13610, %branch6 ], [ %tmp_V_13610, %branch5 ], [ %tmp_V_13610, %branch4 ], [ %acc_0_V, %branch3 ], [ %tmp_V_13610, %branch2 ], [ %tmp_V_13610, %branch1 ], [ %tmp_V_13610, %ReuseLoop_begin ]"   --->   Operation 78 'phi' 'tmp_V_136' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_V_135 = phi i32 [ %tmp_V_13512, %branch7 ], [ %tmp_V_13512, %branch6 ], [ %tmp_V_13512, %branch5 ], [ %tmp_V_13512, %branch4 ], [ %tmp_V_13512, %branch3 ], [ %acc_0_V, %branch2 ], [ %tmp_V_13512, %branch1 ], [ %tmp_V_13512, %ReuseLoop_begin ]"   --->   Operation 79 'phi' 'tmp_V_135' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_V_134 = phi i32 [ %tmp_V_13414, %branch7 ], [ %tmp_V_13414, %branch6 ], [ %tmp_V_13414, %branch5 ], [ %tmp_V_13414, %branch4 ], [ %tmp_V_13414, %branch3 ], [ %tmp_V_13414, %branch2 ], [ %acc_0_V, %branch1 ], [ %tmp_V_13414, %ReuseLoop_begin ]"   --->   Operation 80 'phi' 'tmp_V_134' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_V_133 = phi i32 [ %tmp_V_13316, %branch7 ], [ %tmp_V_13316, %branch6 ], [ %tmp_V_13316, %branch5 ], [ %tmp_V_13316, %branch4 ], [ %tmp_V_13316, %branch3 ], [ %tmp_V_13316, %branch2 ], [ %tmp_V_13316, %branch1 ], [ %acc_0_V, %ReuseLoop_begin ]"   --->   Operation 81 'phi' 'tmp_V_133' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%empty_270 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str110, i32 %tmp)" [firmware/nnet_utils/nnet_dense_resource.h:434->firmware/nnet_utils/nnet_dense_resource.h:546->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 82 'specregionend' 'empty_270' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (1.77ns)   --->   "%icmp_ln404 = icmp eq i10 %ir1_0_i_i_i17, -225" [firmware/nnet_utils/nnet_dense_resource.h:404->firmware/nnet_utils/nnet_dense_resource.h:546->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 83 'icmp' 'icmp_ln404' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%empty_271 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 800, i64 800, i64 800)"   --->   Operation 84 'speclooptripcount' 'empty_271' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "br i1 %icmp_ln404, label %"nnet::dense_large<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config4_mult>.region_end", label %ReuseLoop_begin" [firmware/nnet_utils/nnet_dense_resource.h:404->firmware/nnet_utils/nnet_dense_resource.h:546->firmware/nnet_utils/nnet_conv2d_stream.h:222->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 85 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 2.18>
ST_9 : Operation 86 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %res_V_V, i32 %tmp_V_133)" [firmware/nnet_utils/nnet_conv2d_stream.h:229->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 86 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 10 <SV = 9> <Delay = 2.18>
ST_10 : Operation 87 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %res_V_V, i32 %tmp_V_134)" [firmware/nnet_utils/nnet_conv2d_stream.h:229->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 87 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 11 <SV = 10> <Delay = 2.18>
ST_11 : Operation 88 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %res_V_V, i32 %tmp_V_135)" [firmware/nnet_utils/nnet_conv2d_stream.h:229->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 88 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 12 <SV = 11> <Delay = 2.18>
ST_12 : Operation 89 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %res_V_V, i32 %tmp_V_136)" [firmware/nnet_utils/nnet_conv2d_stream.h:229->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 89 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 13 <SV = 12> <Delay = 2.18>
ST_13 : Operation 90 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %res_V_V, i32 %tmp_V_137)" [firmware/nnet_utils/nnet_conv2d_stream.h:229->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 90 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 14 <SV = 13> <Delay = 2.18>
ST_14 : Operation 91 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %res_V_V, i32 %tmp_V_138)" [firmware/nnet_utils/nnet_conv2d_stream.h:229->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 91 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 15 <SV = 14> <Delay = 2.18>
ST_15 : Operation 92 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %res_V_V, i32 %tmp_V_139)" [firmware/nnet_utils/nnet_conv2d_stream.h:229->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 92 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 16 <SV = 15> <Delay = 4.42>
ST_16 : Operation 93 [1/1] (0.00ns)   --->   "%rend58_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([137 x i8]* @nnet_KD_KD_dense_large_MD_ap_fixed_MD_32_MC_AC_16_MC_AC_1, i32 %rbegin57_i) nounwind" [firmware/nnet_utils/nnet_conv2d_stream.h:226->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 93 'specregionend' 'rend58_i' <Predicate = (and_ln215_4)> <Delay = 0.00>
ST_16 : Operation 94 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %res_V_V, i32 %tmp_V_140)" [firmware/nnet_utils/nnet_conv2d_stream.h:229->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 94 'write' <Predicate = (and_ln215_4)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_16 : Operation 95 [1/1] (0.00ns)   --->   "br label %._crit_edge52.i" [firmware/nnet_utils/nnet_conv2d_stream.h:234->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 95 'br' <Predicate = (and_ln215_4)> <Delay = 0.00>
ST_16 : Operation 96 [1/1] (2.47ns)   --->   "%icmp_ln237 = icmp eq i32 %pX_9_load, 58" [firmware/nnet_utils/nnet_conv2d_stream.h:237->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 96 'icmp' 'icmp_ln237' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 97 [1/1] (0.00ns)   --->   "br i1 %icmp_ln237, label %0, label %4" [firmware/nnet_utils/nnet_conv2d_stream.h:237->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 97 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 98 [1/1] (2.55ns)   --->   "%add_ln250 = add nsw i32 %pX_9_load, 1" [firmware/nnet_utils/nnet_conv2d_stream.h:250->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 98 'add' 'add_ln250' <Predicate = (!icmp_ln237)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 99 [1/1] (1.76ns)   --->   "store i32 %add_ln250, i32* @pX_9, align 4" [firmware/nnet_utils/nnet_conv2d_stream.h:250->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 99 'store' <Predicate = (!icmp_ln237)> <Delay = 1.76>
ST_16 : Operation 100 [1/1] (2.55ns)   --->   "%add_ln252 = add i32 %sX_9_load, 1" [firmware/nnet_utils/nnet_conv2d_stream.h:252->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 100 'add' 'add_ln252' <Predicate = (!icmp_ln237 & !icmp_ln215)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 101 [1/1] (0.69ns)   --->   "%select_ln252 = select i1 %icmp_ln215, i32 4, i32 %add_ln252" [firmware/nnet_utils/nnet_conv2d_stream.h:252->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 101 'select' 'select_ln252' <Predicate = (!icmp_ln237)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 102 [1/1] (1.76ns)   --->   "store i32 0, i32* @pX_9, align 4" [firmware/nnet_utils/nnet_conv2d_stream.h:239->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 102 'store' <Predicate = (icmp_ln237)> <Delay = 1.76>
ST_16 : Operation 103 [1/1] (1.76ns)   --->   "store i32 0, i32* @sX_9, align 4" [firmware/nnet_utils/nnet_conv2d_stream.h:240->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 103 'store' <Predicate = (icmp_ln237)> <Delay = 1.76>
ST_16 : Operation 104 [1/1] (2.47ns)   --->   "%icmp_ln241 = icmp eq i32 %pY_9_load, 59" [firmware/nnet_utils/nnet_conv2d_stream.h:241->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 104 'icmp' 'icmp_ln241' <Predicate = (icmp_ln237)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 105 [1/1] (0.00ns)   --->   "br i1 %icmp_ln241, label %1, label %2" [firmware/nnet_utils/nnet_conv2d_stream.h:241->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 105 'br' <Predicate = (icmp_ln237)> <Delay = 0.00>
ST_16 : Operation 106 [1/1] (2.55ns)   --->   "%add_ln245 = add nsw i32 %pY_9_load, 1" [firmware/nnet_utils/nnet_conv2d_stream.h:245->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 106 'add' 'add_ln245' <Predicate = (icmp_ln237 & !icmp_ln241)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 107 [1/1] (1.76ns)   --->   "store i32 %add_ln245, i32* @pY_9, align 4" [firmware/nnet_utils/nnet_conv2d_stream.h:245->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 107 'store' <Predicate = (icmp_ln237 & !icmp_ln241)> <Delay = 1.76>
ST_16 : Operation 108 [1/1] (2.55ns)   --->   "%add_ln247 = add i32 %sY_9_load, 1" [firmware/nnet_utils/nnet_conv2d_stream.h:247->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 108 'add' 'add_ln247' <Predicate = (icmp_ln237 & !icmp_ln241 & !icmp_ln215_4)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 109 [1/1] (0.69ns)   --->   "%select_ln247 = select i1 %icmp_ln215_4, i32 4, i32 %add_ln247" [firmware/nnet_utils/nnet_conv2d_stream.h:247->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 109 'select' 'select_ln247' <Predicate = (icmp_ln237 & !icmp_ln241)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 110 [1/1] (1.76ns)   --->   "store i32 0, i32* @pY_9, align 4" [firmware/nnet_utils/nnet_conv2d_stream.h:242->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 110 'store' <Predicate = (icmp_ln237 & icmp_ln241)> <Delay = 1.76>
ST_16 : Operation 111 [1/1] (1.76ns)   --->   "br label %3" [firmware/nnet_utils/nnet_conv2d_stream.h:244->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 111 'br' <Predicate = (icmp_ln237 & icmp_ln241)> <Delay = 1.76>

State 17 <SV = 16> <Delay = 1.99>
ST_17 : Operation 112 [1/1] (1.76ns)   --->   "store i32 %select_ln252, i32* @sX_9, align 4" [firmware/nnet_utils/nnet_conv2d_stream.h:252->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 112 'store' <Predicate = (!icmp_ln237)> <Delay = 1.76>
ST_17 : Operation 113 [1/1] (0.00ns)   --->   "br label %5"   --->   Operation 113 'br' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_17 : Operation 114 [1/1] (1.76ns)   --->   "br label %3"   --->   Operation 114 'br' <Predicate = (icmp_ln237 & !icmp_ln241)> <Delay = 1.76>
ST_17 : Operation 115 [1/1] (0.00ns)   --->   "%storemerge_i = phi i32 [ %select_ln247, %2 ], [ 0, %1 ]" [firmware/nnet_utils/nnet_conv2d_stream.h:247->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 115 'phi' 'storemerge_i' <Predicate = (icmp_ln237)> <Delay = 0.00>
ST_17 : Operation 116 [1/1] (0.00ns)   --->   "store i32 %storemerge_i, i32* @sY_9, align 4" [firmware/nnet_utils/nnet_conv2d_stream.h:243->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 116 'store' <Predicate = (icmp_ln237)> <Delay = 0.00>
ST_17 : Operation 117 [1/1] (0.00ns)   --->   "br label %5" [firmware/nnet_utils/nnet_conv2d_stream.h:249->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 117 'br' <Predicate = (icmp_ln237)> <Delay = 0.00>
ST_17 : Operation 118 [1/1] (1.99ns)   --->   "%icmp_ln206 = icmp eq i12 %i_0_i18, -557" [firmware/nnet_utils/nnet_conv2d_stream.h:206->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 118 'icmp' 'icmp_ln206' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 119 [1/1] (0.00ns)   --->   "%empty_272 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3540, i64 3540, i64 3540)"   --->   Operation 119 'speclooptripcount' 'empty_272' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 120 [1/1] (0.00ns)   --->   "br i1 %icmp_ln206, label %"conv_2d_large_cl_nopad_pad_me<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0>, config4>.exit", label %.preheader.i.0" [firmware/nnet_utils/nnet_conv2d_stream.h:206->firmware/nnet_utils/nnet_conv2d_stream.h:267]   --->   Operation 120 'br' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 121 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_conv2d_stream.h:273]   --->   Operation 121 'ret' <Predicate = (icmp_ln206)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ layer_in_V_21]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ layer_in_row_Array_V_3_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_3_1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_3_2_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_3_3_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_3_0_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_3_1_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_3_2_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_3_3_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_3_0_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_3_1_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_3_2_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_3_3_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_3_0_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_3_1_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_3_2_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_3_3_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ sX_9]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ sY_9]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pY_9]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pX_9]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0  (specinterface    ) [ 000000000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000000000]
empty              (speclooptripcount) [ 000000000000000000]
br_ln206           (br               ) [ 011111111111111111]
tmp_V              (read             ) [ 000111100000000000]
tmp_V_130          (read             ) [ 000011100000000000]
tmp_V_131          (read             ) [ 000001100000000000]
tmp_V_132          (read             ) [ 000000100000000000]
tmpdata_V          (bitconcatenate   ) [ 000000000000000000]
layer_in_V_21_load (load             ) [ 000000000000000000]
i_0_i18            (phi              ) [ 001111111111111111]
call_ret           (call             ) [ 000000000000000000]
store_ln210        (store            ) [ 000000000000000000]
sX_9_load          (load             ) [ 000000001111111110]
icmp_ln215         (icmp             ) [ 000000001111111110]
sY_9_load          (load             ) [ 000000001111111110]
icmp_ln215_4       (icmp             ) [ 000000001111111110]
pY_9_load          (load             ) [ 000000001111111110]
tmp_31             (partselect       ) [ 000000000000000000]
icmp_ln215_5       (icmp             ) [ 000000000000000000]
pX_9_load          (load             ) [ 000000001111111110]
tmp_32             (partselect       ) [ 000000000000000000]
icmp_ln215_6       (icmp             ) [ 000000000000000000]
and_ln215          (and              ) [ 000000000000000000]
and_ln215_3        (and              ) [ 000000000000000000]
and_ln215_4        (and              ) [ 001111111111111111]
i                  (add              ) [ 011111111111111111]
br_ln215           (br               ) [ 000000000000000000]
rbegin57_i         (specregionbegin  ) [ 000000001111111110]
br_ln404           (br               ) [ 001111111111111111]
ir1_0_i_i_i17      (phi              ) [ 000000001000000000]
tmp_V_13316        (phi              ) [ 000000001000000000]
tmp_V_13414        (phi              ) [ 000000001000000000]
tmp_V_13512        (phi              ) [ 000000001000000000]
tmp_V_13610        (phi              ) [ 000000001000000000]
tmp_V_1378         (phi              ) [ 000000001000000000]
tmp_V_1386         (phi              ) [ 000000001000000000]
tmp_V_1394         (phi              ) [ 000000001000000000]
tmp_V_1402         (phi              ) [ 000000001000000000]
phi_mul            (phi              ) [ 000000001000000000]
specloopname_ln404 (specloopname     ) [ 000000000000000000]
tmp                (specregionbegin  ) [ 000000000000000000]
specpipeline_ln405 (specpipeline     ) [ 000000000000000000]
add_ln411          (add              ) [ 001111111111111111]
trunc_ln           (partselect       ) [ 001111111111111111]
acc_0_V            (mux              ) [ 000000000000000000]
ir                 (add              ) [ 001111111111111111]
switch_ln422       (switch           ) [ 000000000000000000]
br_ln422           (br               ) [ 000000000000000000]
br_ln422           (br               ) [ 000000000000000000]
br_ln422           (br               ) [ 000000000000000000]
br_ln422           (br               ) [ 000000000000000000]
br_ln422           (br               ) [ 000000000000000000]
br_ln422           (br               ) [ 000000000000000000]
br_ln422           (br               ) [ 000000000000000000]
tmp_V_140          (phi              ) [ 001111111111111111]
tmp_V_139          (phi              ) [ 001111111111111111]
tmp_V_138          (phi              ) [ 001111111111111111]
tmp_V_137          (phi              ) [ 001111111111111111]
tmp_V_136          (phi              ) [ 001111111111111111]
tmp_V_135          (phi              ) [ 001111111111111111]
tmp_V_134          (phi              ) [ 001111111111111111]
tmp_V_133          (phi              ) [ 001111111111111111]
empty_270          (specregionend    ) [ 000000000000000000]
icmp_ln404         (icmp             ) [ 001111111111111111]
empty_271          (speclooptripcount) [ 000000000000000000]
br_ln404           (br               ) [ 001111111111111111]
write_ln229        (write            ) [ 000000000000000000]
write_ln229        (write            ) [ 000000000000000000]
write_ln229        (write            ) [ 000000000000000000]
write_ln229        (write            ) [ 000000000000000000]
write_ln229        (write            ) [ 000000000000000000]
write_ln229        (write            ) [ 000000000000000000]
write_ln229        (write            ) [ 000000000000000000]
rend58_i           (specregionend    ) [ 000000000000000000]
write_ln229        (write            ) [ 000000000000000000]
br_ln234           (br               ) [ 000000000000000000]
icmp_ln237         (icmp             ) [ 001111111111111111]
br_ln237           (br               ) [ 000000000000000000]
add_ln250          (add              ) [ 000000000000000000]
store_ln250        (store            ) [ 000000000000000000]
add_ln252          (add              ) [ 000000000000000000]
select_ln252       (select           ) [ 000000000000000001]
store_ln239        (store            ) [ 000000000000000000]
store_ln240        (store            ) [ 000000000000000000]
icmp_ln241         (icmp             ) [ 001111111111111111]
br_ln241           (br               ) [ 000000000000000000]
add_ln245          (add              ) [ 000000000000000000]
store_ln245        (store            ) [ 000000000000000000]
add_ln247          (add              ) [ 000000000000000000]
select_ln247       (select           ) [ 001111111111111111]
store_ln242        (store            ) [ 000000000000000000]
br_ln244           (br               ) [ 001111111111111111]
store_ln252        (store            ) [ 000000000000000000]
br_ln0             (br               ) [ 000000000000000000]
br_ln0             (br               ) [ 000000000000000000]
storemerge_i       (phi              ) [ 000000000000000001]
store_ln243        (store            ) [ 000000000000000000]
br_ln249           (br               ) [ 000000000000000000]
icmp_ln206         (icmp             ) [ 001111111111111111]
empty_272          (speclooptripcount) [ 000000000000000000]
br_ln206           (br               ) [ 011111111111111111]
ret_ln273          (ret              ) [ 000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="res_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="layer_in_V_21">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_V_21"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="layer_in_row_Array_V_3_0_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_3_0_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="layer_in_row_Array_V_3_1_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_3_1_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="layer_in_row_Array_V_3_2_0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_3_2_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="layer_in_row_Array_V_3_3_0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_3_3_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="layer_in_row_Array_V_3_0_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_3_0_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="layer_in_row_Array_V_3_1_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_3_1_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="layer_in_row_Array_V_3_2_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_3_2_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="layer_in_row_Array_V_3_3_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_3_3_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="layer_in_row_Array_V_3_0_2">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_3_0_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="layer_in_row_Array_V_3_1_2">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_3_1_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="layer_in_row_Array_V_3_2_2">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_3_2_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="layer_in_row_Array_V_3_3_2">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_3_3_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="layer_in_row_Array_V_3_0_3">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_3_0_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="layer_in_row_Array_V_3_1_3">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_3_1_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="layer_in_row_Array_V_3_2_3">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_3_2_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="layer_in_row_Array_V_3_3_3">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_3_3_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="sX_9">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sX_9"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="sY_9">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sY_9"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="pY_9">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pY_9"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="pX_9">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pX_9"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnnshift_arr<ap_fixed,ap_fixed<32,16,5,3,0>,config4>"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="6"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="nnet_KD_KD_dense_large_MD_ap_fixed_MD_32_MC_AC_16_MC_AC_1"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str110"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i20.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8i32.i3"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1004" name="grp_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/2 tmp_V_130/3 tmp_V_131/4 tmp_V_132/5 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_write_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="0" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="0" index="2" bw="32" slack="1"/>
<pin id="148" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln229/9 write_ln229/10 write_ln229/11 write_ln229/12 write_ln229/13 write_ln229/14 write_ln229/15 write_ln229/16 "/>
</bind>
</comp>

<comp id="151" class="1005" name="i_0_i18_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="12" slack="6"/>
<pin id="153" dir="1" index="1" bw="12" slack="6"/>
</pin_list>
<bind>
<opset="i_0_i18 (phireg) "/>
</bind>
</comp>

<comp id="155" class="1004" name="i_0_i18_phi_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="6"/>
<pin id="157" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="158" dir="0" index="2" bw="12" slack="0"/>
<pin id="159" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i18/7 "/>
</bind>
</comp>

<comp id="163" class="1005" name="ir1_0_i_i_i17_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="10" slack="1"/>
<pin id="165" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="ir1_0_i_i_i17 (phireg) "/>
</bind>
</comp>

<comp id="167" class="1004" name="ir1_0_i_i_i17_phi_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="1"/>
<pin id="169" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="170" dir="0" index="2" bw="10" slack="0"/>
<pin id="171" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ir1_0_i_i_i17/8 "/>
</bind>
</comp>

<comp id="174" class="1005" name="tmp_V_13316_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="1"/>
<pin id="176" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_13316 (phireg) "/>
</bind>
</comp>

<comp id="178" class="1004" name="tmp_V_13316_phi_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="1"/>
<pin id="180" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="181" dir="0" index="2" bw="32" slack="0"/>
<pin id="182" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_13316/8 "/>
</bind>
</comp>

<comp id="185" class="1005" name="tmp_V_13414_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="1"/>
<pin id="187" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_13414 (phireg) "/>
</bind>
</comp>

<comp id="189" class="1004" name="tmp_V_13414_phi_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="1"/>
<pin id="191" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="192" dir="0" index="2" bw="32" slack="0"/>
<pin id="193" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_13414/8 "/>
</bind>
</comp>

<comp id="196" class="1005" name="tmp_V_13512_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="1"/>
<pin id="198" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_13512 (phireg) "/>
</bind>
</comp>

<comp id="200" class="1004" name="tmp_V_13512_phi_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="1"/>
<pin id="202" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="203" dir="0" index="2" bw="32" slack="0"/>
<pin id="204" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_13512/8 "/>
</bind>
</comp>

<comp id="207" class="1005" name="tmp_V_13610_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="1"/>
<pin id="209" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_13610 (phireg) "/>
</bind>
</comp>

<comp id="211" class="1004" name="tmp_V_13610_phi_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="1"/>
<pin id="213" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="214" dir="0" index="2" bw="32" slack="0"/>
<pin id="215" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_13610/8 "/>
</bind>
</comp>

<comp id="218" class="1005" name="tmp_V_1378_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="1"/>
<pin id="220" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_1378 (phireg) "/>
</bind>
</comp>

<comp id="222" class="1004" name="tmp_V_1378_phi_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="1"/>
<pin id="224" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="225" dir="0" index="2" bw="32" slack="0"/>
<pin id="226" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="227" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_1378/8 "/>
</bind>
</comp>

<comp id="229" class="1005" name="tmp_V_1386_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="1"/>
<pin id="231" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_1386 (phireg) "/>
</bind>
</comp>

<comp id="233" class="1004" name="tmp_V_1386_phi_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="1"/>
<pin id="235" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="236" dir="0" index="2" bw="32" slack="0"/>
<pin id="237" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="238" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_1386/8 "/>
</bind>
</comp>

<comp id="240" class="1005" name="tmp_V_1394_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="1"/>
<pin id="242" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_1394 (phireg) "/>
</bind>
</comp>

<comp id="244" class="1004" name="tmp_V_1394_phi_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="1"/>
<pin id="246" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="247" dir="0" index="2" bw="32" slack="0"/>
<pin id="248" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="249" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_1394/8 "/>
</bind>
</comp>

<comp id="251" class="1005" name="tmp_V_1402_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="1"/>
<pin id="253" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_1402 (phireg) "/>
</bind>
</comp>

<comp id="255" class="1004" name="tmp_V_1402_phi_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="1"/>
<pin id="257" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="258" dir="0" index="2" bw="32" slack="0"/>
<pin id="259" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="260" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_1402/8 "/>
</bind>
</comp>

<comp id="262" class="1005" name="phi_mul_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="20" slack="1"/>
<pin id="264" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="266" class="1004" name="phi_mul_phi_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="1"/>
<pin id="268" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="269" dir="0" index="2" bw="20" slack="0"/>
<pin id="270" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="271" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/8 "/>
</bind>
</comp>

<comp id="273" class="1005" name="tmp_V_140_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="0"/>
<pin id="275" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tmp_V_140 (phireg) "/>
</bind>
</comp>

<comp id="278" class="1004" name="tmp_V_140_phi_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="0"/>
<pin id="280" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="281" dir="0" index="2" bw="32" slack="0"/>
<pin id="282" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="283" dir="0" index="4" bw="32" slack="0"/>
<pin id="284" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="285" dir="0" index="6" bw="32" slack="0"/>
<pin id="286" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="287" dir="0" index="8" bw="32" slack="0"/>
<pin id="288" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="289" dir="0" index="10" bw="32" slack="0"/>
<pin id="290" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="291" dir="0" index="12" bw="32" slack="0"/>
<pin id="292" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="293" dir="0" index="14" bw="32" slack="0"/>
<pin id="294" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="295" dir="1" index="16" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_140/8 "/>
</bind>
</comp>

<comp id="304" class="1005" name="tmp_V_139_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="0"/>
<pin id="306" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tmp_V_139 (phireg) "/>
</bind>
</comp>

<comp id="309" class="1004" name="tmp_V_139_phi_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="0"/>
<pin id="311" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="312" dir="0" index="2" bw="32" slack="0"/>
<pin id="313" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="314" dir="0" index="4" bw="32" slack="0"/>
<pin id="315" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="316" dir="0" index="6" bw="32" slack="0"/>
<pin id="317" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="318" dir="0" index="8" bw="32" slack="0"/>
<pin id="319" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="320" dir="0" index="10" bw="32" slack="0"/>
<pin id="321" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="322" dir="0" index="12" bw="32" slack="0"/>
<pin id="323" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="324" dir="0" index="14" bw="32" slack="0"/>
<pin id="325" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="326" dir="1" index="16" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_139/8 "/>
</bind>
</comp>

<comp id="335" class="1005" name="tmp_V_138_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="0"/>
<pin id="337" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tmp_V_138 (phireg) "/>
</bind>
</comp>

<comp id="340" class="1004" name="tmp_V_138_phi_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="0"/>
<pin id="342" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="343" dir="0" index="2" bw="32" slack="0"/>
<pin id="344" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="345" dir="0" index="4" bw="32" slack="0"/>
<pin id="346" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="347" dir="0" index="6" bw="32" slack="0"/>
<pin id="348" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="349" dir="0" index="8" bw="32" slack="0"/>
<pin id="350" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="351" dir="0" index="10" bw="32" slack="0"/>
<pin id="352" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="353" dir="0" index="12" bw="32" slack="0"/>
<pin id="354" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="355" dir="0" index="14" bw="32" slack="0"/>
<pin id="356" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="357" dir="1" index="16" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_138/8 "/>
</bind>
</comp>

<comp id="366" class="1005" name="tmp_V_137_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="0"/>
<pin id="368" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tmp_V_137 (phireg) "/>
</bind>
</comp>

<comp id="371" class="1004" name="tmp_V_137_phi_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="0"/>
<pin id="373" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="374" dir="0" index="2" bw="32" slack="0"/>
<pin id="375" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="376" dir="0" index="4" bw="32" slack="0"/>
<pin id="377" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="378" dir="0" index="6" bw="32" slack="0"/>
<pin id="379" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="380" dir="0" index="8" bw="32" slack="0"/>
<pin id="381" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="382" dir="0" index="10" bw="32" slack="0"/>
<pin id="383" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="384" dir="0" index="12" bw="32" slack="0"/>
<pin id="385" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="386" dir="0" index="14" bw="32" slack="0"/>
<pin id="387" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="388" dir="1" index="16" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_137/8 "/>
</bind>
</comp>

<comp id="397" class="1005" name="tmp_V_136_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="32" slack="0"/>
<pin id="399" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tmp_V_136 (phireg) "/>
</bind>
</comp>

<comp id="402" class="1004" name="tmp_V_136_phi_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="0"/>
<pin id="404" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="405" dir="0" index="2" bw="32" slack="0"/>
<pin id="406" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="407" dir="0" index="4" bw="32" slack="0"/>
<pin id="408" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="409" dir="0" index="6" bw="32" slack="0"/>
<pin id="410" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="411" dir="0" index="8" bw="32" slack="0"/>
<pin id="412" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="413" dir="0" index="10" bw="32" slack="0"/>
<pin id="414" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="415" dir="0" index="12" bw="32" slack="0"/>
<pin id="416" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="417" dir="0" index="14" bw="32" slack="0"/>
<pin id="418" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="419" dir="1" index="16" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_136/8 "/>
</bind>
</comp>

<comp id="428" class="1005" name="tmp_V_135_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="0"/>
<pin id="430" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tmp_V_135 (phireg) "/>
</bind>
</comp>

<comp id="433" class="1004" name="tmp_V_135_phi_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="32" slack="0"/>
<pin id="435" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="436" dir="0" index="2" bw="32" slack="0"/>
<pin id="437" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="438" dir="0" index="4" bw="32" slack="0"/>
<pin id="439" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="440" dir="0" index="6" bw="32" slack="0"/>
<pin id="441" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="442" dir="0" index="8" bw="32" slack="0"/>
<pin id="443" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="444" dir="0" index="10" bw="32" slack="0"/>
<pin id="445" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="446" dir="0" index="12" bw="32" slack="0"/>
<pin id="447" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="448" dir="0" index="14" bw="32" slack="0"/>
<pin id="449" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="450" dir="1" index="16" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_135/8 "/>
</bind>
</comp>

<comp id="459" class="1005" name="tmp_V_134_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="32" slack="0"/>
<pin id="461" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tmp_V_134 (phireg) "/>
</bind>
</comp>

<comp id="464" class="1004" name="tmp_V_134_phi_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="32" slack="0"/>
<pin id="466" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="467" dir="0" index="2" bw="32" slack="0"/>
<pin id="468" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="469" dir="0" index="4" bw="32" slack="0"/>
<pin id="470" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="471" dir="0" index="6" bw="32" slack="0"/>
<pin id="472" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="473" dir="0" index="8" bw="32" slack="0"/>
<pin id="474" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="475" dir="0" index="10" bw="32" slack="0"/>
<pin id="476" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="477" dir="0" index="12" bw="32" slack="0"/>
<pin id="478" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="479" dir="0" index="14" bw="32" slack="0"/>
<pin id="480" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="481" dir="1" index="16" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_134/8 "/>
</bind>
</comp>

<comp id="490" class="1005" name="tmp_V_133_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="32" slack="0"/>
<pin id="492" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tmp_V_133 (phireg) "/>
</bind>
</comp>

<comp id="495" class="1004" name="tmp_V_133_phi_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="32" slack="0"/>
<pin id="497" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="498" dir="0" index="2" bw="32" slack="0"/>
<pin id="499" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="500" dir="0" index="4" bw="32" slack="0"/>
<pin id="501" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="502" dir="0" index="6" bw="32" slack="0"/>
<pin id="503" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="504" dir="0" index="8" bw="32" slack="0"/>
<pin id="505" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="506" dir="0" index="10" bw="32" slack="0"/>
<pin id="507" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="508" dir="0" index="12" bw="32" slack="0"/>
<pin id="509" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="510" dir="0" index="14" bw="32" slack="0"/>
<pin id="511" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="512" dir="1" index="16" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_133/8 "/>
</bind>
</comp>

<comp id="521" class="1005" name="storemerge_i_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="32" slack="1"/>
<pin id="523" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="storemerge_i (phireg) "/>
</bind>
</comp>

<comp id="525" class="1004" name="storemerge_i_phi_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="32" slack="1"/>
<pin id="527" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="528" dir="0" index="2" bw="1" slack="1"/>
<pin id="529" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="530" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge_i/17 "/>
</bind>
</comp>

<comp id="532" class="1004" name="grp_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config4_s_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="3200" slack="0"/>
<pin id="534" dir="0" index="1" bw="128" slack="0"/>
<pin id="535" dir="0" index="2" bw="3200" slack="0"/>
<pin id="536" dir="0" index="3" bw="32" slack="0"/>
<pin id="537" dir="0" index="4" bw="32" slack="0"/>
<pin id="538" dir="0" index="5" bw="32" slack="0"/>
<pin id="539" dir="0" index="6" bw="32" slack="0"/>
<pin id="540" dir="0" index="7" bw="32" slack="0"/>
<pin id="541" dir="0" index="8" bw="32" slack="0"/>
<pin id="542" dir="0" index="9" bw="32" slack="0"/>
<pin id="543" dir="0" index="10" bw="32" slack="0"/>
<pin id="544" dir="0" index="11" bw="32" slack="0"/>
<pin id="545" dir="0" index="12" bw="32" slack="0"/>
<pin id="546" dir="0" index="13" bw="32" slack="0"/>
<pin id="547" dir="0" index="14" bw="32" slack="0"/>
<pin id="548" dir="0" index="15" bw="32" slack="0"/>
<pin id="549" dir="0" index="16" bw="32" slack="0"/>
<pin id="550" dir="0" index="17" bw="32" slack="0"/>
<pin id="551" dir="0" index="18" bw="32" slack="0"/>
<pin id="552" dir="1" index="19" bw="3200" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/6 "/>
</bind>
</comp>

<comp id="570" class="1004" name="tmpdata_V_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="128" slack="0"/>
<pin id="572" dir="0" index="1" bw="32" slack="1"/>
<pin id="573" dir="0" index="2" bw="32" slack="2"/>
<pin id="574" dir="0" index="3" bw="32" slack="3"/>
<pin id="575" dir="0" index="4" bw="32" slack="4"/>
<pin id="576" dir="1" index="5" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmpdata_V/6 "/>
</bind>
</comp>

<comp id="579" class="1004" name="layer_in_V_21_load_load_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="3200" slack="0"/>
<pin id="581" dir="1" index="1" bw="3200" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer_in_V_21_load/6 "/>
</bind>
</comp>

<comp id="584" class="1004" name="store_ln210_store_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="3200" slack="0"/>
<pin id="586" dir="0" index="1" bw="3200" slack="0"/>
<pin id="587" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln210/7 "/>
</bind>
</comp>

<comp id="590" class="1004" name="sX_9_load_load_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="32" slack="0"/>
<pin id="592" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sX_9_load/7 "/>
</bind>
</comp>

<comp id="594" class="1004" name="icmp_ln215_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="32" slack="0"/>
<pin id="596" dir="0" index="1" bw="32" slack="0"/>
<pin id="597" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln215/7 "/>
</bind>
</comp>

<comp id="600" class="1004" name="sY_9_load_load_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="32" slack="0"/>
<pin id="602" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sY_9_load/7 "/>
</bind>
</comp>

<comp id="604" class="1004" name="icmp_ln215_4_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="32" slack="0"/>
<pin id="606" dir="0" index="1" bw="32" slack="0"/>
<pin id="607" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln215_4/7 "/>
</bind>
</comp>

<comp id="610" class="1004" name="pY_9_load_load_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="32" slack="0"/>
<pin id="612" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pY_9_load/7 "/>
</bind>
</comp>

<comp id="614" class="1004" name="tmp_31_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="30" slack="0"/>
<pin id="616" dir="0" index="1" bw="32" slack="0"/>
<pin id="617" dir="0" index="2" bw="3" slack="0"/>
<pin id="618" dir="0" index="3" bw="6" slack="0"/>
<pin id="619" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_31/7 "/>
</bind>
</comp>

<comp id="624" class="1004" name="icmp_ln215_5_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="30" slack="0"/>
<pin id="626" dir="0" index="1" bw="30" slack="0"/>
<pin id="627" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln215_5/7 "/>
</bind>
</comp>

<comp id="630" class="1004" name="pX_9_load_load_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="32" slack="0"/>
<pin id="632" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pX_9_load/7 "/>
</bind>
</comp>

<comp id="634" class="1004" name="tmp_32_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="30" slack="0"/>
<pin id="636" dir="0" index="1" bw="32" slack="0"/>
<pin id="637" dir="0" index="2" bw="3" slack="0"/>
<pin id="638" dir="0" index="3" bw="6" slack="0"/>
<pin id="639" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_32/7 "/>
</bind>
</comp>

<comp id="644" class="1004" name="icmp_ln215_6_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="30" slack="0"/>
<pin id="646" dir="0" index="1" bw="30" slack="0"/>
<pin id="647" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln215_6/7 "/>
</bind>
</comp>

<comp id="650" class="1004" name="and_ln215_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="1" slack="0"/>
<pin id="652" dir="0" index="1" bw="1" slack="0"/>
<pin id="653" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln215/7 "/>
</bind>
</comp>

<comp id="656" class="1004" name="and_ln215_3_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="1" slack="0"/>
<pin id="658" dir="0" index="1" bw="1" slack="0"/>
<pin id="659" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln215_3/7 "/>
</bind>
</comp>

<comp id="662" class="1004" name="and_ln215_4_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="1" slack="0"/>
<pin id="664" dir="0" index="1" bw="1" slack="0"/>
<pin id="665" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln215_4/7 "/>
</bind>
</comp>

<comp id="668" class="1004" name="i_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="12" slack="0"/>
<pin id="670" dir="0" index="1" bw="1" slack="0"/>
<pin id="671" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/7 "/>
</bind>
</comp>

<comp id="674" class="1004" name="add_ln411_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="20" slack="0"/>
<pin id="676" dir="0" index="1" bw="12" slack="0"/>
<pin id="677" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln411/8 "/>
</bind>
</comp>

<comp id="680" class="1004" name="trunc_ln_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="3" slack="0"/>
<pin id="682" dir="0" index="1" bw="20" slack="0"/>
<pin id="683" dir="0" index="2" bw="6" slack="0"/>
<pin id="684" dir="0" index="3" bw="6" slack="0"/>
<pin id="685" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/8 "/>
</bind>
</comp>

<comp id="690" class="1004" name="acc_0_V_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="32" slack="0"/>
<pin id="692" dir="0" index="1" bw="32" slack="0"/>
<pin id="693" dir="0" index="2" bw="32" slack="0"/>
<pin id="694" dir="0" index="3" bw="32" slack="0"/>
<pin id="695" dir="0" index="4" bw="32" slack="0"/>
<pin id="696" dir="0" index="5" bw="32" slack="0"/>
<pin id="697" dir="0" index="6" bw="32" slack="0"/>
<pin id="698" dir="0" index="7" bw="32" slack="0"/>
<pin id="699" dir="0" index="8" bw="32" slack="0"/>
<pin id="700" dir="0" index="9" bw="3" slack="0"/>
<pin id="701" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="acc_0_V/8 "/>
</bind>
</comp>

<comp id="720" class="1004" name="ir_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="10" slack="0"/>
<pin id="722" dir="0" index="1" bw="1" slack="0"/>
<pin id="723" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ir/8 "/>
</bind>
</comp>

<comp id="726" class="1004" name="icmp_ln404_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="10" slack="0"/>
<pin id="728" dir="0" index="1" bw="10" slack="0"/>
<pin id="729" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln404/8 "/>
</bind>
</comp>

<comp id="732" class="1004" name="icmp_ln237_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="32" slack="9"/>
<pin id="734" dir="0" index="1" bw="32" slack="0"/>
<pin id="735" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln237/16 "/>
</bind>
</comp>

<comp id="737" class="1004" name="add_ln250_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="32" slack="9"/>
<pin id="739" dir="0" index="1" bw="1" slack="0"/>
<pin id="740" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln250/16 "/>
</bind>
</comp>

<comp id="742" class="1004" name="store_ln250_store_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="32" slack="0"/>
<pin id="744" dir="0" index="1" bw="32" slack="0"/>
<pin id="745" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln250/16 "/>
</bind>
</comp>

<comp id="748" class="1004" name="add_ln252_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="32" slack="9"/>
<pin id="750" dir="0" index="1" bw="1" slack="0"/>
<pin id="751" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln252/16 "/>
</bind>
</comp>

<comp id="753" class="1004" name="select_ln252_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="1" slack="9"/>
<pin id="755" dir="0" index="1" bw="32" slack="0"/>
<pin id="756" dir="0" index="2" bw="32" slack="0"/>
<pin id="757" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln252/16 "/>
</bind>
</comp>

<comp id="760" class="1004" name="store_ln239_store_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="1" slack="0"/>
<pin id="762" dir="0" index="1" bw="32" slack="0"/>
<pin id="763" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln239/16 "/>
</bind>
</comp>

<comp id="766" class="1004" name="store_ln240_store_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="1" slack="0"/>
<pin id="768" dir="0" index="1" bw="32" slack="0"/>
<pin id="769" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln240/16 "/>
</bind>
</comp>

<comp id="772" class="1004" name="icmp_ln241_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="32" slack="9"/>
<pin id="774" dir="0" index="1" bw="32" slack="0"/>
<pin id="775" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln241/16 "/>
</bind>
</comp>

<comp id="777" class="1004" name="add_ln245_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="32" slack="9"/>
<pin id="779" dir="0" index="1" bw="1" slack="0"/>
<pin id="780" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln245/16 "/>
</bind>
</comp>

<comp id="782" class="1004" name="store_ln245_store_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="32" slack="0"/>
<pin id="784" dir="0" index="1" bw="32" slack="0"/>
<pin id="785" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln245/16 "/>
</bind>
</comp>

<comp id="788" class="1004" name="add_ln247_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="32" slack="9"/>
<pin id="790" dir="0" index="1" bw="1" slack="0"/>
<pin id="791" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln247/16 "/>
</bind>
</comp>

<comp id="793" class="1004" name="select_ln247_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="1" slack="9"/>
<pin id="795" dir="0" index="1" bw="32" slack="0"/>
<pin id="796" dir="0" index="2" bw="32" slack="0"/>
<pin id="797" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln247/16 "/>
</bind>
</comp>

<comp id="800" class="1004" name="store_ln242_store_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="1" slack="0"/>
<pin id="802" dir="0" index="1" bw="32" slack="0"/>
<pin id="803" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln242/16 "/>
</bind>
</comp>

<comp id="806" class="1004" name="store_ln252_store_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="32" slack="1"/>
<pin id="808" dir="0" index="1" bw="32" slack="0"/>
<pin id="809" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln252/17 "/>
</bind>
</comp>

<comp id="811" class="1004" name="store_ln243_store_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="32" slack="0"/>
<pin id="813" dir="0" index="1" bw="32" slack="0"/>
<pin id="814" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln243/17 "/>
</bind>
</comp>

<comp id="817" class="1004" name="icmp_ln206_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="12" slack="10"/>
<pin id="819" dir="0" index="1" bw="12" slack="0"/>
<pin id="820" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln206/17 "/>
</bind>
</comp>

<comp id="823" class="1005" name="tmp_V_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="32" slack="4"/>
<pin id="825" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="828" class="1005" name="tmp_V_130_reg_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="32" slack="3"/>
<pin id="830" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_V_130 "/>
</bind>
</comp>

<comp id="833" class="1005" name="tmp_V_131_reg_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="32" slack="2"/>
<pin id="835" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_V_131 "/>
</bind>
</comp>

<comp id="838" class="1005" name="tmp_V_132_reg_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="32" slack="1"/>
<pin id="840" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_132 "/>
</bind>
</comp>

<comp id="843" class="1005" name="sX_9_load_reg_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="32" slack="9"/>
<pin id="845" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="sX_9_load "/>
</bind>
</comp>

<comp id="848" class="1005" name="icmp_ln215_reg_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="1" slack="9"/>
<pin id="850" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opset="icmp_ln215 "/>
</bind>
</comp>

<comp id="853" class="1005" name="sY_9_load_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="32" slack="9"/>
<pin id="855" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="sY_9_load "/>
</bind>
</comp>

<comp id="858" class="1005" name="icmp_ln215_4_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="1" slack="9"/>
<pin id="860" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opset="icmp_ln215_4 "/>
</bind>
</comp>

<comp id="863" class="1005" name="pY_9_load_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="32" slack="9"/>
<pin id="865" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="pY_9_load "/>
</bind>
</comp>

<comp id="869" class="1005" name="pX_9_load_reg_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="32" slack="9"/>
<pin id="871" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="pX_9_load "/>
</bind>
</comp>

<comp id="875" class="1005" name="and_ln215_4_reg_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="1" slack="1"/>
<pin id="877" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln215_4 "/>
</bind>
</comp>

<comp id="879" class="1005" name="i_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="12" slack="0"/>
<pin id="881" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="884" class="1005" name="add_ln411_reg_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="20" slack="0"/>
<pin id="886" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opset="add_ln411 "/>
</bind>
</comp>

<comp id="892" class="1005" name="ir_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="10" slack="0"/>
<pin id="894" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="ir "/>
</bind>
</comp>

<comp id="900" class="1005" name="icmp_ln237_reg_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="1" slack="1"/>
<pin id="902" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln237 "/>
</bind>
</comp>

<comp id="904" class="1005" name="select_ln252_reg_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="32" slack="1"/>
<pin id="906" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln252 "/>
</bind>
</comp>

<comp id="909" class="1005" name="icmp_ln241_reg_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="1" slack="1"/>
<pin id="911" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln241 "/>
</bind>
</comp>

<comp id="913" class="1005" name="select_ln247_reg_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="32" slack="1"/>
<pin id="915" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln247 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="142"><net_src comp="62" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="0" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="149"><net_src comp="130" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="2" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="68" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="161"><net_src comp="151" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="162"><net_src comp="155" pin="4"/><net_sink comp="151" pin=0"/></net>

<net id="166"><net_src comp="84" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="173"><net_src comp="163" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="177"><net_src comp="50" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="184"><net_src comp="174" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="188"><net_src comp="50" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="195"><net_src comp="185" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="199"><net_src comp="50" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="206"><net_src comp="196" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="210"><net_src comp="50" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="217"><net_src comp="207" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="221"><net_src comp="50" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="228"><net_src comp="218" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="232"><net_src comp="50" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="239"><net_src comp="229" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="243"><net_src comp="50" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="250"><net_src comp="240" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="254"><net_src comp="50" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="261"><net_src comp="251" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="265"><net_src comp="86" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="272"><net_src comp="262" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="276"><net_src comp="273" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="296"><net_src comp="255" pin="4"/><net_sink comp="278" pin=2"/></net>

<net id="297"><net_src comp="255" pin="4"/><net_sink comp="278" pin=4"/></net>

<net id="298"><net_src comp="255" pin="4"/><net_sink comp="278" pin=6"/></net>

<net id="299"><net_src comp="255" pin="4"/><net_sink comp="278" pin=8"/></net>

<net id="300"><net_src comp="255" pin="4"/><net_sink comp="278" pin=10"/></net>

<net id="301"><net_src comp="255" pin="4"/><net_sink comp="278" pin=12"/></net>

<net id="302"><net_src comp="255" pin="4"/><net_sink comp="278" pin=14"/></net>

<net id="303"><net_src comp="278" pin="16"/><net_sink comp="273" pin=0"/></net>

<net id="307"><net_src comp="304" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="327"><net_src comp="244" pin="4"/><net_sink comp="309" pin=0"/></net>

<net id="328"><net_src comp="244" pin="4"/><net_sink comp="309" pin=4"/></net>

<net id="329"><net_src comp="244" pin="4"/><net_sink comp="309" pin=6"/></net>

<net id="330"><net_src comp="244" pin="4"/><net_sink comp="309" pin=8"/></net>

<net id="331"><net_src comp="244" pin="4"/><net_sink comp="309" pin=10"/></net>

<net id="332"><net_src comp="244" pin="4"/><net_sink comp="309" pin=12"/></net>

<net id="333"><net_src comp="244" pin="4"/><net_sink comp="309" pin=14"/></net>

<net id="334"><net_src comp="309" pin="16"/><net_sink comp="304" pin=0"/></net>

<net id="338"><net_src comp="335" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="358"><net_src comp="233" pin="4"/><net_sink comp="340" pin=0"/></net>

<net id="359"><net_src comp="233" pin="4"/><net_sink comp="340" pin=2"/></net>

<net id="360"><net_src comp="233" pin="4"/><net_sink comp="340" pin=6"/></net>

<net id="361"><net_src comp="233" pin="4"/><net_sink comp="340" pin=8"/></net>

<net id="362"><net_src comp="233" pin="4"/><net_sink comp="340" pin=10"/></net>

<net id="363"><net_src comp="233" pin="4"/><net_sink comp="340" pin=12"/></net>

<net id="364"><net_src comp="233" pin="4"/><net_sink comp="340" pin=14"/></net>

<net id="365"><net_src comp="340" pin="16"/><net_sink comp="335" pin=0"/></net>

<net id="369"><net_src comp="366" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="389"><net_src comp="222" pin="4"/><net_sink comp="371" pin=0"/></net>

<net id="390"><net_src comp="222" pin="4"/><net_sink comp="371" pin=2"/></net>

<net id="391"><net_src comp="222" pin="4"/><net_sink comp="371" pin=4"/></net>

<net id="392"><net_src comp="222" pin="4"/><net_sink comp="371" pin=8"/></net>

<net id="393"><net_src comp="222" pin="4"/><net_sink comp="371" pin=10"/></net>

<net id="394"><net_src comp="222" pin="4"/><net_sink comp="371" pin=12"/></net>

<net id="395"><net_src comp="222" pin="4"/><net_sink comp="371" pin=14"/></net>

<net id="396"><net_src comp="371" pin="16"/><net_sink comp="366" pin=0"/></net>

<net id="400"><net_src comp="397" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="420"><net_src comp="211" pin="4"/><net_sink comp="402" pin=0"/></net>

<net id="421"><net_src comp="211" pin="4"/><net_sink comp="402" pin=2"/></net>

<net id="422"><net_src comp="211" pin="4"/><net_sink comp="402" pin=4"/></net>

<net id="423"><net_src comp="211" pin="4"/><net_sink comp="402" pin=6"/></net>

<net id="424"><net_src comp="211" pin="4"/><net_sink comp="402" pin=10"/></net>

<net id="425"><net_src comp="211" pin="4"/><net_sink comp="402" pin=12"/></net>

<net id="426"><net_src comp="211" pin="4"/><net_sink comp="402" pin=14"/></net>

<net id="427"><net_src comp="402" pin="16"/><net_sink comp="397" pin=0"/></net>

<net id="431"><net_src comp="428" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="451"><net_src comp="200" pin="4"/><net_sink comp="433" pin=0"/></net>

<net id="452"><net_src comp="200" pin="4"/><net_sink comp="433" pin=2"/></net>

<net id="453"><net_src comp="200" pin="4"/><net_sink comp="433" pin=4"/></net>

<net id="454"><net_src comp="200" pin="4"/><net_sink comp="433" pin=6"/></net>

<net id="455"><net_src comp="200" pin="4"/><net_sink comp="433" pin=8"/></net>

<net id="456"><net_src comp="200" pin="4"/><net_sink comp="433" pin=12"/></net>

<net id="457"><net_src comp="200" pin="4"/><net_sink comp="433" pin=14"/></net>

<net id="458"><net_src comp="433" pin="16"/><net_sink comp="428" pin=0"/></net>

<net id="462"><net_src comp="459" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="482"><net_src comp="189" pin="4"/><net_sink comp="464" pin=0"/></net>

<net id="483"><net_src comp="189" pin="4"/><net_sink comp="464" pin=2"/></net>

<net id="484"><net_src comp="189" pin="4"/><net_sink comp="464" pin=4"/></net>

<net id="485"><net_src comp="189" pin="4"/><net_sink comp="464" pin=6"/></net>

<net id="486"><net_src comp="189" pin="4"/><net_sink comp="464" pin=8"/></net>

<net id="487"><net_src comp="189" pin="4"/><net_sink comp="464" pin=10"/></net>

<net id="488"><net_src comp="189" pin="4"/><net_sink comp="464" pin=14"/></net>

<net id="489"><net_src comp="464" pin="16"/><net_sink comp="459" pin=0"/></net>

<net id="493"><net_src comp="490" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="513"><net_src comp="178" pin="4"/><net_sink comp="495" pin=0"/></net>

<net id="514"><net_src comp="178" pin="4"/><net_sink comp="495" pin=2"/></net>

<net id="515"><net_src comp="178" pin="4"/><net_sink comp="495" pin=4"/></net>

<net id="516"><net_src comp="178" pin="4"/><net_sink comp="495" pin=6"/></net>

<net id="517"><net_src comp="178" pin="4"/><net_sink comp="495" pin=8"/></net>

<net id="518"><net_src comp="178" pin="4"/><net_sink comp="495" pin=10"/></net>

<net id="519"><net_src comp="178" pin="4"/><net_sink comp="495" pin=12"/></net>

<net id="520"><net_src comp="495" pin="16"/><net_sink comp="490" pin=0"/></net>

<net id="524"><net_src comp="50" pin="0"/><net_sink comp="521" pin=0"/></net>

<net id="531"><net_src comp="521" pin="1"/><net_sink comp="525" pin=2"/></net>

<net id="553"><net_src comp="66" pin="0"/><net_sink comp="532" pin=0"/></net>

<net id="554"><net_src comp="6" pin="0"/><net_sink comp="532" pin=3"/></net>

<net id="555"><net_src comp="8" pin="0"/><net_sink comp="532" pin=4"/></net>

<net id="556"><net_src comp="10" pin="0"/><net_sink comp="532" pin=5"/></net>

<net id="557"><net_src comp="12" pin="0"/><net_sink comp="532" pin=6"/></net>

<net id="558"><net_src comp="14" pin="0"/><net_sink comp="532" pin=7"/></net>

<net id="559"><net_src comp="16" pin="0"/><net_sink comp="532" pin=8"/></net>

<net id="560"><net_src comp="18" pin="0"/><net_sink comp="532" pin=9"/></net>

<net id="561"><net_src comp="20" pin="0"/><net_sink comp="532" pin=10"/></net>

<net id="562"><net_src comp="22" pin="0"/><net_sink comp="532" pin=11"/></net>

<net id="563"><net_src comp="24" pin="0"/><net_sink comp="532" pin=12"/></net>

<net id="564"><net_src comp="26" pin="0"/><net_sink comp="532" pin=13"/></net>

<net id="565"><net_src comp="28" pin="0"/><net_sink comp="532" pin=14"/></net>

<net id="566"><net_src comp="30" pin="0"/><net_sink comp="532" pin=15"/></net>

<net id="567"><net_src comp="32" pin="0"/><net_sink comp="532" pin=16"/></net>

<net id="568"><net_src comp="34" pin="0"/><net_sink comp="532" pin=17"/></net>

<net id="569"><net_src comp="36" pin="0"/><net_sink comp="532" pin=18"/></net>

<net id="577"><net_src comp="64" pin="0"/><net_sink comp="570" pin=0"/></net>

<net id="578"><net_src comp="570" pin="5"/><net_sink comp="532" pin=1"/></net>

<net id="582"><net_src comp="4" pin="0"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="532" pin=2"/></net>

<net id="588"><net_src comp="532" pin="19"/><net_sink comp="584" pin=0"/></net>

<net id="589"><net_src comp="4" pin="0"/><net_sink comp="584" pin=1"/></net>

<net id="593"><net_src comp="38" pin="0"/><net_sink comp="590" pin=0"/></net>

<net id="598"><net_src comp="590" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="599"><net_src comp="70" pin="0"/><net_sink comp="594" pin=1"/></net>

<net id="603"><net_src comp="40" pin="0"/><net_sink comp="600" pin=0"/></net>

<net id="608"><net_src comp="600" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="609"><net_src comp="70" pin="0"/><net_sink comp="604" pin=1"/></net>

<net id="613"><net_src comp="42" pin="0"/><net_sink comp="610" pin=0"/></net>

<net id="620"><net_src comp="72" pin="0"/><net_sink comp="614" pin=0"/></net>

<net id="621"><net_src comp="610" pin="1"/><net_sink comp="614" pin=1"/></net>

<net id="622"><net_src comp="54" pin="0"/><net_sink comp="614" pin=2"/></net>

<net id="623"><net_src comp="74" pin="0"/><net_sink comp="614" pin=3"/></net>

<net id="628"><net_src comp="614" pin="4"/><net_sink comp="624" pin=0"/></net>

<net id="629"><net_src comp="76" pin="0"/><net_sink comp="624" pin=1"/></net>

<net id="633"><net_src comp="44" pin="0"/><net_sink comp="630" pin=0"/></net>

<net id="640"><net_src comp="72" pin="0"/><net_sink comp="634" pin=0"/></net>

<net id="641"><net_src comp="630" pin="1"/><net_sink comp="634" pin=1"/></net>

<net id="642"><net_src comp="54" pin="0"/><net_sink comp="634" pin=2"/></net>

<net id="643"><net_src comp="74" pin="0"/><net_sink comp="634" pin=3"/></net>

<net id="648"><net_src comp="634" pin="4"/><net_sink comp="644" pin=0"/></net>

<net id="649"><net_src comp="76" pin="0"/><net_sink comp="644" pin=1"/></net>

<net id="654"><net_src comp="594" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="655"><net_src comp="604" pin="2"/><net_sink comp="650" pin=1"/></net>

<net id="660"><net_src comp="624" pin="2"/><net_sink comp="656" pin=0"/></net>

<net id="661"><net_src comp="644" pin="2"/><net_sink comp="656" pin=1"/></net>

<net id="666"><net_src comp="656" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="667"><net_src comp="650" pin="2"/><net_sink comp="662" pin=1"/></net>

<net id="672"><net_src comp="155" pin="4"/><net_sink comp="668" pin=0"/></net>

<net id="673"><net_src comp="78" pin="0"/><net_sink comp="668" pin=1"/></net>

<net id="678"><net_src comp="266" pin="4"/><net_sink comp="674" pin=0"/></net>

<net id="679"><net_src comp="98" pin="0"/><net_sink comp="674" pin=1"/></net>

<net id="686"><net_src comp="100" pin="0"/><net_sink comp="680" pin=0"/></net>

<net id="687"><net_src comp="266" pin="4"/><net_sink comp="680" pin=1"/></net>

<net id="688"><net_src comp="102" pin="0"/><net_sink comp="680" pin=2"/></net>

<net id="689"><net_src comp="104" pin="0"/><net_sink comp="680" pin=3"/></net>

<net id="702"><net_src comp="106" pin="0"/><net_sink comp="690" pin=0"/></net>

<net id="703"><net_src comp="178" pin="4"/><net_sink comp="690" pin=1"/></net>

<net id="704"><net_src comp="189" pin="4"/><net_sink comp="690" pin=2"/></net>

<net id="705"><net_src comp="200" pin="4"/><net_sink comp="690" pin=3"/></net>

<net id="706"><net_src comp="211" pin="4"/><net_sink comp="690" pin=4"/></net>

<net id="707"><net_src comp="222" pin="4"/><net_sink comp="690" pin=5"/></net>

<net id="708"><net_src comp="233" pin="4"/><net_sink comp="690" pin=6"/></net>

<net id="709"><net_src comp="244" pin="4"/><net_sink comp="690" pin=7"/></net>

<net id="710"><net_src comp="255" pin="4"/><net_sink comp="690" pin=8"/></net>

<net id="711"><net_src comp="680" pin="4"/><net_sink comp="690" pin=9"/></net>

<net id="712"><net_src comp="690" pin="10"/><net_sink comp="278" pin=0"/></net>

<net id="713"><net_src comp="690" pin="10"/><net_sink comp="309" pin=2"/></net>

<net id="714"><net_src comp="690" pin="10"/><net_sink comp="340" pin=4"/></net>

<net id="715"><net_src comp="690" pin="10"/><net_sink comp="371" pin=6"/></net>

<net id="716"><net_src comp="690" pin="10"/><net_sink comp="402" pin=8"/></net>

<net id="717"><net_src comp="690" pin="10"/><net_sink comp="433" pin=10"/></net>

<net id="718"><net_src comp="690" pin="10"/><net_sink comp="464" pin=12"/></net>

<net id="719"><net_src comp="690" pin="10"/><net_sink comp="495" pin=14"/></net>

<net id="724"><net_src comp="167" pin="4"/><net_sink comp="720" pin=0"/></net>

<net id="725"><net_src comp="108" pin="0"/><net_sink comp="720" pin=1"/></net>

<net id="730"><net_src comp="167" pin="4"/><net_sink comp="726" pin=0"/></net>

<net id="731"><net_src comp="126" pin="0"/><net_sink comp="726" pin=1"/></net>

<net id="736"><net_src comp="132" pin="0"/><net_sink comp="732" pin=1"/></net>

<net id="741"><net_src comp="94" pin="0"/><net_sink comp="737" pin=1"/></net>

<net id="746"><net_src comp="737" pin="2"/><net_sink comp="742" pin=0"/></net>

<net id="747"><net_src comp="44" pin="0"/><net_sink comp="742" pin=1"/></net>

<net id="752"><net_src comp="94" pin="0"/><net_sink comp="748" pin=1"/></net>

<net id="758"><net_src comp="70" pin="0"/><net_sink comp="753" pin=1"/></net>

<net id="759"><net_src comp="748" pin="2"/><net_sink comp="753" pin=2"/></net>

<net id="764"><net_src comp="50" pin="0"/><net_sink comp="760" pin=0"/></net>

<net id="765"><net_src comp="44" pin="0"/><net_sink comp="760" pin=1"/></net>

<net id="770"><net_src comp="50" pin="0"/><net_sink comp="766" pin=0"/></net>

<net id="771"><net_src comp="38" pin="0"/><net_sink comp="766" pin=1"/></net>

<net id="776"><net_src comp="134" pin="0"/><net_sink comp="772" pin=1"/></net>

<net id="781"><net_src comp="94" pin="0"/><net_sink comp="777" pin=1"/></net>

<net id="786"><net_src comp="777" pin="2"/><net_sink comp="782" pin=0"/></net>

<net id="787"><net_src comp="42" pin="0"/><net_sink comp="782" pin=1"/></net>

<net id="792"><net_src comp="94" pin="0"/><net_sink comp="788" pin=1"/></net>

<net id="798"><net_src comp="70" pin="0"/><net_sink comp="793" pin=1"/></net>

<net id="799"><net_src comp="788" pin="2"/><net_sink comp="793" pin=2"/></net>

<net id="804"><net_src comp="50" pin="0"/><net_sink comp="800" pin=0"/></net>

<net id="805"><net_src comp="42" pin="0"/><net_sink comp="800" pin=1"/></net>

<net id="810"><net_src comp="38" pin="0"/><net_sink comp="806" pin=1"/></net>

<net id="815"><net_src comp="525" pin="4"/><net_sink comp="811" pin=0"/></net>

<net id="816"><net_src comp="40" pin="0"/><net_sink comp="811" pin=1"/></net>

<net id="821"><net_src comp="151" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="822"><net_src comp="136" pin="0"/><net_sink comp="817" pin=1"/></net>

<net id="826"><net_src comp="138" pin="2"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="570" pin=4"/></net>

<net id="831"><net_src comp="138" pin="2"/><net_sink comp="828" pin=0"/></net>

<net id="832"><net_src comp="828" pin="1"/><net_sink comp="570" pin=3"/></net>

<net id="836"><net_src comp="138" pin="2"/><net_sink comp="833" pin=0"/></net>

<net id="837"><net_src comp="833" pin="1"/><net_sink comp="570" pin=2"/></net>

<net id="841"><net_src comp="138" pin="2"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="570" pin=1"/></net>

<net id="846"><net_src comp="590" pin="1"/><net_sink comp="843" pin=0"/></net>

<net id="847"><net_src comp="843" pin="1"/><net_sink comp="748" pin=0"/></net>

<net id="851"><net_src comp="594" pin="2"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="856"><net_src comp="600" pin="1"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="788" pin=0"/></net>

<net id="861"><net_src comp="604" pin="2"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="793" pin=0"/></net>

<net id="866"><net_src comp="610" pin="1"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="868"><net_src comp="863" pin="1"/><net_sink comp="777" pin=0"/></net>

<net id="872"><net_src comp="630" pin="1"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="874"><net_src comp="869" pin="1"/><net_sink comp="737" pin=0"/></net>

<net id="878"><net_src comp="662" pin="2"/><net_sink comp="875" pin=0"/></net>

<net id="882"><net_src comp="668" pin="2"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="887"><net_src comp="674" pin="2"/><net_sink comp="884" pin=0"/></net>

<net id="888"><net_src comp="884" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="895"><net_src comp="720" pin="2"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="903"><net_src comp="732" pin="2"/><net_sink comp="900" pin=0"/></net>

<net id="907"><net_src comp="753" pin="3"/><net_sink comp="904" pin=0"/></net>

<net id="908"><net_src comp="904" pin="1"/><net_sink comp="806" pin=0"/></net>

<net id="912"><net_src comp="772" pin="2"/><net_sink comp="909" pin=0"/></net>

<net id="916"><net_src comp="793" pin="3"/><net_sink comp="913" pin=0"/></net>

<net id="917"><net_src comp="913" pin="1"/><net_sink comp="525" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_V_V | {9 10 11 12 13 14 15 16 }
	Port: layer_in_V_21 | {7 }
	Port: layer_in_row_Array_V_3_0_0 | {}
	Port: layer_in_row_Array_V_3_1_0 | {}
	Port: layer_in_row_Array_V_3_2_0 | {}
	Port: layer_in_row_Array_V_3_3_0 | {}
	Port: layer_in_row_Array_V_3_0_1 | {}
	Port: layer_in_row_Array_V_3_1_1 | {}
	Port: layer_in_row_Array_V_3_2_1 | {}
	Port: layer_in_row_Array_V_3_3_1 | {}
	Port: layer_in_row_Array_V_3_0_2 | {}
	Port: layer_in_row_Array_V_3_1_2 | {}
	Port: layer_in_row_Array_V_3_2_2 | {}
	Port: layer_in_row_Array_V_3_3_2 | {}
	Port: layer_in_row_Array_V_3_0_3 | {}
	Port: layer_in_row_Array_V_3_1_3 | {}
	Port: layer_in_row_Array_V_3_2_3 | {}
	Port: layer_in_row_Array_V_3_3_3 | {}
	Port: sX_9 | {16 17 }
	Port: sY_9 | {17 }
	Port: pY_9 | {16 }
	Port: pX_9 | {16 }
 - Input state : 
	Port: conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config4> : data_V_V | {2 3 4 5 }
	Port: conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config4> : layer_in_V_21 | {6 }
	Port: conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config4> : layer_in_row_Array_V_3_0_0 | {}
	Port: conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config4> : layer_in_row_Array_V_3_1_0 | {}
	Port: conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config4> : layer_in_row_Array_V_3_2_0 | {}
	Port: conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config4> : layer_in_row_Array_V_3_3_0 | {}
	Port: conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config4> : layer_in_row_Array_V_3_0_1 | {}
	Port: conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config4> : layer_in_row_Array_V_3_1_1 | {}
	Port: conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config4> : layer_in_row_Array_V_3_2_1 | {}
	Port: conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config4> : layer_in_row_Array_V_3_3_1 | {}
	Port: conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config4> : layer_in_row_Array_V_3_0_2 | {}
	Port: conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config4> : layer_in_row_Array_V_3_1_2 | {}
	Port: conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config4> : layer_in_row_Array_V_3_2_2 | {}
	Port: conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config4> : layer_in_row_Array_V_3_3_2 | {}
	Port: conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config4> : layer_in_row_Array_V_3_0_3 | {}
	Port: conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config4> : layer_in_row_Array_V_3_1_3 | {}
	Port: conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config4> : layer_in_row_Array_V_3_2_3 | {}
	Port: conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config4> : layer_in_row_Array_V_3_3_3 | {}
	Port: conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config4> : sX_9 | {7 }
	Port: conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config4> : sY_9 | {7 }
	Port: conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config4> : pY_9 | {7 }
	Port: conv_2d_cl_me<ap_fixed,ap_fixed<32,16,5,3,0>,config4> : pX_9 | {7 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
		call_ret : 1
	State 7
		store_ln210 : 1
		icmp_ln215 : 1
		icmp_ln215_4 : 1
		tmp_31 : 1
		icmp_ln215_5 : 2
		tmp_32 : 1
		icmp_ln215_6 : 2
		and_ln215 : 2
		and_ln215_3 : 3
		and_ln215_4 : 3
		i : 1
		br_ln215 : 3
	State 8
		add_ln411 : 1
		trunc_ln : 1
		acc_0_V : 2
		ir : 1
		switch_ln422 : 2
		tmp_V_140 : 3
		tmp_V_139 : 3
		tmp_V_138 : 3
		tmp_V_137 : 3
		tmp_V_136 : 3
		tmp_V_135 : 3
		tmp_V_134 : 3
		tmp_V_133 : 3
		empty_270 : 1
		icmp_ln404 : 1
		br_ln404 : 2
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
		br_ln237 : 1
		store_ln250 : 1
		select_ln252 : 1
		br_ln241 : 1
		store_ln245 : 1
		select_ln247 : 1
	State 17
		storemerge_i : 1
		store_ln243 : 2
		br_ln206 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------------------|---------|---------|
| Operation|                         Functional Unit                         |    FF   |   LUT   |
|----------|-----------------------------------------------------------------|---------|---------|
|   call   | grp_cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config4_s_fu_532 |   2944  |    0    |
|----------|-----------------------------------------------------------------|---------|---------|
|          |                             i_fu_668                            |    0    |    12   |
|          |                         add_ln411_fu_674                        |    0    |    27   |
|          |                            ir_fu_720                            |    0    |    14   |
|    add   |                         add_ln250_fu_737                        |    0    |    39   |
|          |                         add_ln252_fu_748                        |    0    |    39   |
|          |                         add_ln245_fu_777                        |    0    |    39   |
|          |                         add_ln247_fu_788                        |    0    |    39   |
|----------|-----------------------------------------------------------------|---------|---------|
|    mux   |                          acc_0_V_fu_690                         |    0    |   145   |
|----------|-----------------------------------------------------------------|---------|---------|
|          |                        icmp_ln215_fu_594                        |    0    |    18   |
|          |                       icmp_ln215_4_fu_604                       |    0    |    18   |
|          |                       icmp_ln215_5_fu_624                       |    0    |    18   |
|   icmp   |                       icmp_ln215_6_fu_644                       |    0    |    18   |
|          |                        icmp_ln404_fu_726                        |    0    |    13   |
|          |                        icmp_ln237_fu_732                        |    0    |    18   |
|          |                        icmp_ln241_fu_772                        |    0    |    18   |
|          |                        icmp_ln206_fu_817                        |    0    |    13   |
|----------|-----------------------------------------------------------------|---------|---------|
|  select  |                       select_ln252_fu_753                       |    0    |    32   |
|          |                       select_ln247_fu_793                       |    0    |    32   |
|----------|-----------------------------------------------------------------|---------|---------|
|          |                         and_ln215_fu_650                        |    0    |    2    |
|    and   |                        and_ln215_3_fu_656                       |    0    |    2    |
|          |                        and_ln215_4_fu_662                       |    0    |    2    |
|----------|-----------------------------------------------------------------|---------|---------|
|   read   |                         grp_read_fu_138                         |    0    |    0    |
|----------|-----------------------------------------------------------------|---------|---------|
|   write  |                         grp_write_fu_144                        |    0    |    0    |
|----------|-----------------------------------------------------------------|---------|---------|
|bitconcatenate|                         tmpdata_V_fu_570                        |    0    |    0    |
|----------|-----------------------------------------------------------------|---------|---------|
|          |                          tmp_31_fu_614                          |    0    |    0    |
|partselect|                          tmp_32_fu_634                          |    0    |    0    |
|          |                         trunc_ln_fu_680                         |    0    |    0    |
|----------|-----------------------------------------------------------------|---------|---------|
|   Total  |                                                                 |   2944  |   558   |
|----------|-----------------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|  add_ln411_reg_884  |   20   |
| and_ln215_4_reg_875 |    1   |
|   i_0_i18_reg_151   |   12   |
|      i_reg_879      |   12   |
| icmp_ln215_4_reg_858|    1   |
|  icmp_ln215_reg_848 |    1   |
|  icmp_ln237_reg_900 |    1   |
|  icmp_ln241_reg_909 |    1   |
|ir1_0_i_i_i17_reg_163|   10   |
|      ir_reg_892     |   10   |
|  pX_9_load_reg_869  |   32   |
|  pY_9_load_reg_863  |   32   |
|   phi_mul_reg_262   |   20   |
|  sX_9_load_reg_843  |   32   |
|  sY_9_load_reg_853  |   32   |
| select_ln247_reg_913|   32   |
| select_ln252_reg_904|   32   |
| storemerge_i_reg_521|   32   |
|  tmp_V_130_reg_828  |   32   |
|  tmp_V_131_reg_833  |   32   |
|  tmp_V_132_reg_838  |   32   |
| tmp_V_13316_reg_174 |   32   |
|  tmp_V_133_reg_490  |   32   |
| tmp_V_13414_reg_185 |   32   |
|  tmp_V_134_reg_459  |   32   |
| tmp_V_13512_reg_196 |   32   |
|  tmp_V_135_reg_428  |   32   |
| tmp_V_13610_reg_207 |   32   |
|  tmp_V_136_reg_397  |   32   |
|  tmp_V_1378_reg_218 |   32   |
|  tmp_V_137_reg_366  |   32   |
|  tmp_V_1386_reg_229 |   32   |
|  tmp_V_138_reg_335  |   32   |
|  tmp_V_1394_reg_240 |   32   |
|  tmp_V_139_reg_304  |   32   |
|  tmp_V_1402_reg_251 |   32   |
|  tmp_V_140_reg_273  |   32   |
|    tmp_V_reg_823    |   32   |
+---------------------+--------+
|        Total        |   953  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_144 |  p2  |   8  |  32  |   256  ||    41   |
|  i_0_i18_reg_151 |  p0  |   2  |  12  |   24   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   280  ||  3.7704 ||    50   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |  2944  |   558  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   50   |
|  Register |    -   |   953  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |  3897  |   608  |
+-----------+--------+--------+--------+
