version "19.2"
EngineDLLVersion "19.2"
TopRuleSet (RuleSet
name "Essentials"
build "DesignChecker 2019.2 (Build 5) 
Built on Sat Apr 20 2019 at 23:04"
UserDefinedSeverity "Default SeveritySet"
SeverityClassDefinition (SeverityClass
SeverityClassName "Default SeveritySet"
SeverityLevels [
(SeverityLevel
LevelName "Error"
Red 255
Green 0
Blue 0
Score 5
Weight 2
)
(SeverityLevel
LevelName "Warning"
Red 0
Green 0
Blue 255
Score 2
Weight 1
)
(SeverityLevel
LevelName "Note"
Red 0
Green 255
Blue 0
Score 1
Weight 1
)
]
)
RuleSets [
(RuleSet
name "Coding Practices"
UserDefinedSeverity "Default SeveritySet"
SeverityClassDefinition (SeverityClass
SeverityClassName "Default SeveritySet"
SeverityLevels [
(SeverityLevel
LevelName "Error"
Red 255
Green 0
Blue 0
Score 5
Weight 2
)
(SeverityLevel
LevelName "Warning"
Red 0
Green 0
Blue 255
Score 2
Weight 1
)
(SeverityLevel
LevelName "Note"
Red 0
Green 255
Blue 0
Score 1
Weight 1
)
]
)
RuleSets [
]
Rules [
(ConfiguredRule
BaseRuleName "Unused Declarations"
UserDefinedSeverity "Default SeveritySet"
Params [
(Params
ParamName "Name"
ParamValues [
"Unused Declarations"
]
)
(Params
ParamName "Severity"
ParamValues [
"Warning"
]
)
(Params
ParamName "Score"
ParamValues [
"2"
]
)
(Params
ParamName "Weight"
ParamValues [
"1"
]
)
(Params
ParamName "Language"
ParamValues [
"VHDL Any"
"Verilog Any"
]
)
(Params
ParamName "Hint"
ParamValues [
"The object has been declared but not used (read from or assigned to)."
]
)
(Params
ParamName "Short Description"
ParamValues [
"Checks for objects which have been declared, but are never used."
]
)
(Params
ParamName "Keywords"
ParamValues [
"unused"
"declarations"
"unread"
"unwritten"
"uncalled"
"identifiers"
]
)
(Params
ParamName "Detect"
ParamValues [
"Identifiers: Read but not Written"
"Identifiers: Written but not Read"
"Identifiers: Neither Read nor Written"
"Generics: Not Used"
"Functions: Not Called"
"Procedures: Not Called"
"Tasks: Not Called"
"Libraries: Not Used"
"Constants: Not Used"
"Parameters: Not Used"
]
)
(Params
ParamName "Consider Identifiers Slices"
ParamValues [
"Yes"
]
)
]
)
(ConfiguredRule
BaseRuleName "Unassigned Objects"
UserDefinedSeverity "Default SeveritySet"
Params [
(Params
ParamName "Name"
ParamValues [
"Unassigned Objects"
]
)
(Params
ParamName "Severity"
ParamValues [
"Warning"
]
)
(Params
ParamName "Score"
ParamValues [
"2"
]
)
(Params
ParamName "Weight"
ParamValues [
"1"
]
)
(Params
ParamName "Language"
ParamValues [
"VHDL Any"
"Verilog Any"
]
)
(Params
ParamName "Hint"
ParamValues [
"Objects should be assigned values before they are used."
]
)
(Params
ParamName "Short Description"
ParamValues [
"Checks objects are assigned values before they are used."
]
)
(Params
ParamName "Keywords"
ParamValues [
"unassigned"
"objects"
]
)
]
)
(ConfiguredRule
BaseRuleName "Unconnected Ports"
UserDefinedSeverity "Default SeveritySet"
Params [
(Params
ParamName "Name"
ParamValues [
"Unconnected Input Ports"
]
)
(Params
ParamName "Severity"
ParamValues [
"Error"
]
)
(Params
ParamName "Score"
ParamValues [
"5"
]
)
(Params
ParamName "Weight"
ParamValues [
"2"
]
)
(Params
ParamName "Language"
ParamValues [
"VHDL Any"
"Verilog Any"
]
)
(Params
ParamName "Hint"
ParamValues [
"All input ports should be driven by another signal or constant '0 or '1' value."
]
)
(Params
ParamName "Short Description"
ParamValues [
"Checks that input ports are connected."
]
)
(Params
ParamName "Keywords"
ParamValues [
"unconnected"
"ports"
"input"
"output"
"bi-directional"
]
)
(Params
ParamName "Applies To"
ParamValues [
"Input Ports"
]
)
(Params
ParamName "Detect Floating Connection"
ParamValues [
"Yes"
]
)
]
)
(ConfiguredRule
BaseRuleName "Gated Clocks"
UserDefinedSeverity "Default SeveritySet"
Params [
(Params
ParamName "Name"
ParamValues [
"Gated Clocks"
]
)
(Params
ParamName "Severity"
ParamValues [
"Warning"
]
)
(Params
ParamName "Score"
ParamValues [
"2"
]
)
(Params
ParamName "Weight"
ParamValues [
"1"
]
)
(Params
ParamName "Language"
ParamValues [
"VHDL Any"
"Verilog Any"
]
)
(Params
ParamName "Hint"
ParamValues [
"Avoid gated clocks missing enable at inactive clock edge."
]
)
(Params
ParamName "Short Description"
ParamValues [
"Checks for the use of gated clocks."
]
)
(Params
ParamName "Keywords"
ParamValues [
"clocks"
"gated"
"gating"
"synchronous"
"enable"
"load"
"register"
]
)
(Params
ParamName "Ignore"
ParamValues [
"Gated Clocks with Enable at Inactive Clock Edge"
]
)
]
)
(ConfiguredRule
BaseRuleName "Internally Generated Clocks"
UserDefinedSeverity "Default SeveritySet"
Params [
(Params
ParamName "Name"
ParamValues [
"Internally Generated Clocks"
]
)
(Params
ParamName "Severity"
ParamValues [
"Note"
]
)
(Params
ParamName "Score"
ParamValues [
"1"
]
)
(Params
ParamName "Weight"
ParamValues [
"1"
]
)
(Params
ParamName "Language"
ParamValues [
"VHDL Any"
"Verilog Any"
]
)
(Params
ParamName "Hint"
ParamValues [
"Internally generated clock."
]
)
(Params
ParamName "Short Description"
ParamValues [
"Checks any internally generated clocks."
]
)
(Params
ParamName "Keywords"
ParamValues [
"clocks"
"generated"
"internally"
"isolation"
"isolated"
]
)
(Params
ParamName "Action"
ParamValues [
"Disallow"
]
)
]
)
(ConfiguredRule
BaseRuleName "Internally Generated Resets"
UserDefinedSeverity "Default SeveritySet"
Params [
(Params
ParamName "Name"
ParamValues [
"Internally Generated Resets"
]
)
(Params
ParamName "Severity"
ParamValues [
"Warning"
]
)
(Params
ParamName "Score"
ParamValues [
"2"
]
)
(Params
ParamName "Weight"
ParamValues [
"1"
]
)
(Params
ParamName "Language"
ParamValues [
"VHDL Any"
"Verilog Any"
]
)
(Params
ParamName "Hint"
ParamValues [
"Internally generated asynchronous resets are not allowed."
]
)
(Params
ParamName "Short Description"
ParamValues [
"Checks for asynchronous internally generated resets without synchronizer circuit."
]
)
(Params
ParamName "Keywords"
ParamValues [
"asynchronous"
"generated"
"internally"
"isolation"
"isolated"
"resets"
"synchronous"
"style"
]
)
(Params
ParamName "Action"
ParamValues [
"Disallow"
]
)
(Params
ParamName "Reset Style"
ParamValues [
"Asynchronous"
]
)
(Params
ParamName "Ignore"
ParamValues [
"Synchronously de-asserted asynchronous resets"
]
)
]
)
(ConfiguredRule
BaseRuleName "Mixed Clocks Resets"
UserDefinedSeverity "Default SeveritySet"
Params [
(Params
ParamName "Name"
ParamValues [
"Mixed Clocks Resets"
]
)
(Params
ParamName "Severity"
ParamValues [
"Error"
]
)
(Params
ParamName "Score"
ParamValues [
"5"
]
)
(Params
ParamName "Weight"
ParamValues [
"2"
]
)
(Params
ParamName "Language"
ParamValues [
"VHDL Any"
"Verilog Any"
]
)
(Params
ParamName "Hint"
ParamValues [
"Do not use the same signal as a clock and reset."
]
)
(Params
ParamName "Short Description"
ParamValues [
"Checks for signals being used as both clock and reset."
]
)
(Params
ParamName "Keywords"
ParamValues [
"clocks"
"mixed"
"resets"
]
)
]
)
(ConfiguredRule
BaseRuleName "Consistent Resets"
UserDefinedSeverity "Default SeveritySet"
Params [
(Params
ParamName "Name"
ParamValues [
"Consistent Resets"
]
)
(Params
ParamName "Severity"
ParamValues [
"Error"
]
)
(Params
ParamName "Score"
ParamValues [
"5"
]
)
(Params
ParamName "Weight"
ParamValues [
"2"
]
)
(Params
ParamName "Language"
ParamValues [
"VHDL Any"
"Verilog Any"
]
)
(Params
ParamName "Hint"
ParamValues [
"Do not use the same reset signal with mixed styles or polarities within the same process/block."
]
)
(Params
ParamName "Short Description"
ParamValues [
"Checks the reset signal is used consistently."
]
)
(Params
ParamName "Keywords"
ParamValues [
"asynchronous"
"consistent"
"mixed"
"polarity"
"resets"
"synchronous"
"Verilog"
"VHDL"
]
)
(Params
ParamName "Disallow"
ParamValues [
"Mixed Synchronous/Asynchronous Styles"
"Mixed Polarities"
]
)
(Params
ParamName "Hierarchy Level"
ParamValues [
"Process"
]
)
(Params
ParamName "Applies To"
ParamValues [
"FSM State Variable Registers"
"Other Registers"
]
)
(Params
ParamName "Consistency"
ParamValues [
"Single Reset"
]
)
]
)
(ConfiguredRule
BaseRuleName "Multiple Drivers"
UserDefinedSeverity "Default SeveritySet"
Params [
(Params
ParamName "Name"
ParamValues [
"Multiple Drivers"
]
)
(Params
ParamName "Severity"
ParamValues [
"Warning"
]
)
(Params
ParamName "Score"
ParamValues [
"2"
]
)
(Params
ParamName "Weight"
ParamValues [
"1"
]
)
(Params
ParamName "Language"
ParamValues [
"VHDL Any"
"Verilog Any"
]
)
(Params
ParamName "Hint"
ParamValues [
"Do not assign to the same signal/variable in more than one sequential block."
]
)
(Params
ParamName "Short Description"
ParamValues [
"Checks for multiple drivers."
]
)
(Params
ParamName "Keywords"
ParamValues [
"drivers"
"multiple"
]
)
]
)
(ConfiguredRule
BaseRuleName "Matching Range"
UserDefinedSeverity "Default SeveritySet"
Params [
(Params
ParamName "Name"
ParamValues [
"Matching Range"
]
)
(Params
ParamName "Severity"
ParamValues [
"Error"
]
)
(Params
ParamName "Score"
ParamValues [
"5"
]
)
(Params
ParamName "Weight"
ParamValues [
"2"
]
)
(Params
ParamName "Language"
ParamValues [
"VHDL Any"
"Verilog Any"
]
)
(Params
ParamName "Hint"
ParamValues [
"Ensure bit widths on both sides of an assignment/comparison match and be wary of arithmetic which can cause overflow."
]
)
(Params
ParamName "Short Description"
ParamValues [
"Checks for compatible bit widths and ranges"
]
)
(Params
ParamName "Keywords"
ParamValues [
"assignments"
"associations"
"comparisons"
"declarations"
"explicit"
"port"
"net"
"widths"
"out-of-boud"
"index"
]
)
(Params
ParamName "Match"
ParamValues [
"Explicit Widths in Assignments"
"Explicit Widths in Associations"
"Operands of comparison operators"
"Out of Bounds Indexes"
"Port & Net Declarations"
]
)
(Params
ParamName "Ignore"
ParamValues [
"Increments to signals/variables resulting in single-bit overflow"
]
)
]
)
(ConfiguredRule
BaseRuleName "FSM Transitions"
UserDefinedSeverity "Default SeveritySet"
Params [
(Params
ParamName "Name"
ParamValues [
"FSM Transitions"
]
)
(Params
ParamName "Severity"
ParamValues [
"Error"
]
)
(Params
ParamName "Score"
ParamValues [
"5"
]
)
(Params
ParamName "Weight"
ParamValues [
"2"
]
)
(Params
ParamName "Language"
ParamValues [
"VHDL Any"
"Verilog Any"
]
)
(Params
ParamName "Hint"
ParamValues [
"Ensure no floating states, no dead-end states and FSM resets to a known state."
]
)
(Params
ParamName "Short Description"
ParamValues [
"Checks that unused states can transition to a recovery state and that all states transition to a known state."
]
)
(Params
ParamName "Keywords"
ParamValues [
"FSM"
"states"
"transitions"
"Verilog"
"VHDL"
]
)
(Params
ParamName "Detect"
ParamValues [
"Transitions Without Default Handling"
"States Without Incoming Transitions"
"States Without Outgoing Transitions"
]
)
(Params
ParamName "State Variables"
ParamValues [
"Reset to Known State"
]
)
]
)
(ConfiguredRule
BaseRuleName "Logical and Bitwise Operators"
UserDefinedSeverity "Default SeveritySet"
Params [
(Params
ParamName "Name"
ParamValues [
"Logical and Bitwise Operators"
]
)
(Params
ParamName "Severity"
ParamValues [
"Warning"
]
)
(Params
ParamName "Score"
ParamValues [
"2"
]
)
(Params
ParamName "Weight"
ParamValues [
"1"
]
)
(Params
ParamName "Language"
ParamValues [
"Verilog Any"
]
)
(Params
ParamName "Hint"
ParamValues [
"Use logical and bit-wise operators correctly."
]
)
(Params
ParamName "Short Description"
ParamValues [
"Checks for the correct usage of Verilog logical and bit-wise operators."
]
)
(Params
ParamName "Keywords"
ParamValues [
"bitwise"
"logical"
"operators"
]
)
]
)
(ConfiguredRule
BaseRuleName "Sub-Program Body"
UserDefinedSeverity "Default SeveritySet"
Params [
(Params
ParamName "Name"
ParamValues [
"Sub-Program Body"
]
)
(Params
ParamName "Severity"
ParamValues [
"Warning"
]
)
(Params
ParamName "Score"
ParamValues [
"2"
]
)
(Params
ParamName "Weight"
ParamValues [
"1"
]
)
(Params
ParamName "Language"
ParamValues [
"VHDL Any"
"Verilog Any"
]
)
(Params
ParamName "Hint"
ParamValues [
"Ensure the sub-program has only one exit point and is not recursive."
]
)
(Params
ParamName "Short Description"
ParamValues [
"Checks if the sub-program has a single exit point and is not recursive."
]
)
(Params
ParamName "Keywords"
ParamValues [
"subprogram"
"functions"
"procedures"
"local"
"variables"
"non-local"
]
)
(Params
ParamName "Sub-Program"
ParamValues [
"Functions"
"Procedures / Tasks"
]
)
(Params
ParamName "Allow Assign To"
ParamValues [
"<don't care>"
]
)
(Params
ParamName "Disallow"
ParamValues [
"Multiple exit points/return statements"
"Missing exit point/return statement"
"Recursion"
]
)
]
)
(ConfiguredRule
BaseRuleName "Undefined Design Units"
UserDefinedSeverity "Default SeveritySet"
Params [
(Params
ParamName "Name"
ParamValues [
"Unknown Objects"
]
)
(Params
ParamName "Severity"
ParamValues [
"Error"
]
)
(Params
ParamName "Score"
ParamValues [
"5"
]
)
(Params
ParamName "Weight"
ParamValues [
"2"
]
)
(Params
ParamName "Language"
ParamValues [
"VHDL Any"
"Verilog Any"
]
)
(Params
ParamName "Hint"
ParamValues [
"Objects must be declared before being used."
]
)
(Params
ParamName "Short Description"
ParamValues [
"Checks for objects which are used, but have not been declared."
]
)
(Params
ParamName "Keywords"
ParamValues [
"unknown"
"objects"
"identifiers"
"dependencies"
]
)
]
)
(ConfiguredRule
BaseRuleName "Feedthrough"
UserDefinedSeverity "Default SeveritySet"
Params [
(Params
ParamName "Name"
ParamValues [
"Avoid Feedthroughs"
]
)
(Params
ParamName "Severity"
ParamValues [
"Note"
]
)
(Params
ParamName "Score"
ParamValues [
"1"
]
)
(Params
ParamName "Weight"
ParamValues [
"1"
]
)
(Params
ParamName "Language"
ParamValues [
"VHDL Any"
"Verilog Any"
]
)
(Params
ParamName "Hint"
ParamValues [
"Avoid coding style that implies feedthroughs."
]
)
(Params
ParamName "Short Description"
ParamValues [
"Checks for HDL coding style that may involve disallowed logic."
]
)
(Params
ParamName "Keywords"
ParamValues [
"allowed"
"feedthroughs"
"logic"
"tristate"
"Verilog"
"VHDL"
]
)
]
)
(ConfiguredRule
BaseRuleName "Duplicate Assignments"
UserDefinedSeverity "Default SeveritySet"
Params [
(Params
ParamName "Name"
ParamValues [
"Duplicate Signal Assignments"
]
)
(Params
ParamName "Severity"
ParamValues [
"Warning"
]
)
(Params
ParamName "Score"
ParamValues [
"2"
]
)
(Params
ParamName "Weight"
ParamValues [
"1"
]
)
(Params
ParamName "Language"
ParamValues [
"VHDL Any"
"Verilog Any"
]
)
(Params
ParamName "Hint"
ParamValues [
"Do not assign to the same signal more than once within the same statement block."
]
)
(Params
ParamName "Short Description"
ParamValues [
"Checks for duplicate assignments within the same statement block."
]
)
(Params
ParamName "Keywords"
ParamValues [
"assignments"
"duplicate"
]
)
(Params
ParamName "Exclude Partial Overlaps"
ParamValues [
"Yes"
]
)
]
)
(ConfiguredRule
BaseRuleName "Mixed Case Naming"
UserDefinedSeverity "Default SeveritySet"
Params [
(Params
ParamName "Name"
ParamValues [
"Avoid Mixed Case Naming (for Differentiation) in Verilog"
]
)
(Params
ParamName "Severity"
ParamValues [
"Warning"
]
)
(Params
ParamName "Score"
ParamValues [
"2"
]
)
(Params
ParamName "Weight"
ParamValues [
"1"
]
)
(Params
ParamName "Language"
ParamValues [
"Verilog Any"
]
)
(Params
ParamName "Hint"
ParamValues [
"Do not differentiate names by case alone for Verilog designs"
]
)
(Params
ParamName "Short Description"
ParamValues [
"Checks that names are not differentiated only by case."
]
)
(Params
ParamName "Keywords"
ParamValues [
"case"
"mixed"
"naming"
"Verilog"
"VHDL"
]
)
]
)
(ConfiguredRule
BaseRuleName "Mixed Assignments"
UserDefinedSeverity "Default SeveritySet"
Params [
(Params
ParamName "Name"
ParamValues [
"Mixed Variable Assignments"
]
)
(Params
ParamName "Severity"
ParamValues [
"Warning"
]
)
(Params
ParamName "Score"
ParamValues [
"2"
]
)
(Params
ParamName "Weight"
ParamValues [
"1"
]
)
(Params
ParamName "Language"
ParamValues [
"Verilog Any"
]
)
(Params
ParamName "Hint"
ParamValues [
"Do not assign to the same variable using both Blocking and non-Blocking assignments."
]
)
(Params
ParamName "Short Description"
ParamValues [
"Checks if a Verilog variable is being assigned using both blocking & non-blocking assignments."
]
)
(Params
ParamName "Keywords"
ParamValues [
"assignments"
"mixed"
]
)
]
)
(ConfiguredRule
BaseRuleName "Port Mapping"
UserDefinedSeverity "Default SeveritySet"
Params [
(Params
ParamName "Name"
ParamValues [
"Port Mapping"
]
)
(Params
ParamName "Severity"
ParamValues [
"Note"
]
)
(Params
ParamName "Score"
ParamValues [
"1"
]
)
(Params
ParamName "Weight"
ParamValues [
"1"
]
)
(Params
ParamName "Language"
ParamValues [
"VHDL Any"
"Verilog Any"
]
)
(Params
ParamName "Hint"
ParamValues [
"Port Maps, with 5 or greater ports, should use named association & explicit widths for vectors."
]
)
(Params
ParamName "Short Description"
ParamValues [
"Checks for a consistent port mapping style."
]
)
(Params
ParamName "Keywords"
ParamValues [
"port"
"mapping"
"named"
"positional"
"style"
"logical"
"expressions"
"width"
"vector"
"non-explicit"
"SystemVerilog"
]
)
(Params
ParamName "Mapping Style"
ParamValues [
"Named"
]
)
(Params
ParamName "Threshold"
ParamValues [
"5"
]
)
(Params
ParamName "Disallow"
ParamValues [
"<none>"
]
)
]
)
]
)
(RuleSet
name "Downstream Checks"
UserDefinedSeverity "Default SeveritySet"
SeverityClassDefinition (SeverityClass
SeverityClassName "Default SeveritySet"
SeverityLevels [
(SeverityLevel
LevelName "Error"
Red 255
Green 0
Blue 0
Score 5
Weight 2
)
(SeverityLevel
LevelName "Warning"
Red 0
Green 0
Blue 255
Score 2
Weight 1
)
(SeverityLevel
LevelName "Note"
Red 0
Green 255
Blue 0
Score 1
Weight 1
)
]
)
RuleSets [
]
Rules [
(ConfiguredRule
BaseRuleName "Sensitivity List"
UserDefinedSeverity "Default SeveritySet"
Params [
(Params
ParamName "Name"
ParamValues [
"Sensitivity List"
]
)
(Params
ParamName "Severity"
ParamValues [
"Warning"
]
)
(Params
ParamName "Score"
ParamValues [
"2"
]
)
(Params
ParamName "Weight"
ParamValues [
"1"
]
)
(Params
ParamName "Language"
ParamValues [
"VHDL Any"
"Verilog Any"
]
)
(Params
ParamName "Hint"
ParamValues [
"Sensitivity list should be complete & contain only the signals needed by the process/block."
]
)
(Params
ParamName "Short Description"
ParamValues [
"Checks that sensitivity lists are complete and do not include unnecessary signals."
]
)
(Params
ParamName "Keywords"
ParamValues [
"missing"
"sensitivity"
"sliced"
"unneeded"
]
)
(Params
ParamName "Check For"
ParamValues [
"Missing Signals"
"Unneeded Signals"
"Sliced Signals"
]
)
]
)
(ConfiguredRule
BaseRuleName "Clock Used As Data"
UserDefinedSeverity "Default SeveritySet"
Params [
(Params
ParamName "Name"
ParamValues [
"Clock Used As Data"
]
)
(Params
ParamName "Severity"
ParamValues [
"Error"
]
)
(Params
ParamName "Score"
ParamValues [
"5"
]
)
(Params
ParamName "Weight"
ParamValues [
"2"
]
)
(Params
ParamName "Language"
ParamValues [
"VHDL Any"
"Verilog Any"
]
)
(Params
ParamName "Hint"
ParamValues [
"Avoid using clock signals as data."
]
)
(Params
ParamName "Short Description"
ParamValues [
"Checks for clock signals being used as data."
]
)
(Params
ParamName "Keywords"
ParamValues [
"clock"
"condition"
"data"
"race"
"Verilog"
"VHDL"
]
)
(Params
ParamName "Check"
ParamValues [
"Clock used as data internal to design"
]
)
]
)
(ConfiguredRule
BaseRuleName "Latch Inference"
UserDefinedSeverity "Default SeveritySet"
Params [
(Params
ParamName "Name"
ParamValues [
"Latch Inference"
]
)
(Params
ParamName "Severity"
ParamValues [
"Warning"
]
)
(Params
ParamName "Score"
ParamValues [
"2"
]
)
(Params
ParamName "Weight"
ParamValues [
"1"
]
)
(Params
ParamName "Language"
ParamValues [
"VHDL Any"
"Verilog Any"
]
)
(Params
ParamName "Hint"
ParamValues [
"Avoid latch inference."
]
)
(Params
ParamName "Short Description"
ParamValues [
"Checks for the possible inference of latches."
]
)
(Params
ParamName "Keywords"
ParamValues [
"latch"
"inference"
]
)
]
)
(ConfiguredRule
BaseRuleName "Register IO"
UserDefinedSeverity "Default SeveritySet"
Params [
(Params
ParamName "Name"
ParamValues [
"Register IO"
]
)
(Params
ParamName "Severity"
ParamValues [
"Note"
]
)
(Params
ParamName "Score"
ParamValues [
"1"
]
)
(Params
ParamName "Weight"
ParamValues [
"1"
]
)
(Params
ParamName "Language"
ParamValues [
"VHDL Any"
"Verilog Any"
]
)
(Params
ParamName "Hint"
ParamValues [
"All outputs of top-level block of a hierarchical design should be registered."
]
)
(Params
ParamName "Short Description"
ParamValues [
"Checks that process/block and FSM output ports are registered."
]
)
(Params
ParamName "Keywords"
ParamValues [
"register"
"input"
"output"
"IO"
]
)
(Params
ParamName "Detect Multiple Registrations"
ParamValues [
"No"
]
)
(Params
ParamName "Applies To"
ParamValues [
"Top-Level Block"
]
)
(Params
ParamName "Applies To Non-Clocked Blocks"
ParamValues [
"No"
]
)
(Params
ParamName "Check Inputs"
ParamValues [
"<none>"
]
)
(Params
ParamName "Check Outputs"
ParamValues [
"All Outputs"
]
)
(Params
ParamName "Check Asynchronous Controls"
ParamValues [
"No"
]
)
(Params
ParamName "Treat Latches as Registers"
ParamValues [
"No"
]
)
]
)
(ConfiguredRule
BaseRuleName "Initialization Assignments"
UserDefinedSeverity "Default SeveritySet"
Params [
(Params
ParamName "Name"
ParamValues [
"Initialization Assignments"
]
)
(Params
ParamName "Severity"
ParamValues [
"Warning"
]
)
(Params
ParamName "Score"
ParamValues [
"2"
]
)
(Params
ParamName "Weight"
ParamValues [
"1"
]
)
(Params
ParamName "Language"
ParamValues [
"VHDL Any"
"Verilog Any"
]
)
(Params
ParamName "Hint"
ParamValues [
"Do not use default initialization in place of explicit resets."
]
)
(Params
ParamName "Short Description"
ParamValues [
"Checks for the use of initialization assignments rather than explicit resets."
]
)
(Params
ParamName "Keywords"
ParamValues [
"assignments"
"initializations"
]
)
(Params
ParamName "Check"
ParamValues [
"Combinationally driven output ports"
"All signals/variables"
"Initial blocks"
]
)
]
)
(ConfiguredRule
BaseRuleName "Allowed Constructs"
UserDefinedSeverity "Default SeveritySet"
Params [
(Params
ParamName "Name"
ParamValues [
"Non Synthesizable Constructs"
]
)
(Params
ParamName "Severity"
ParamValues [
"Error"
]
)
(Params
ParamName "Score"
ParamValues [
"5"
]
)
(Params
ParamName "Weight"
ParamValues [
"2"
]
)
(Params
ParamName "Language"
ParamValues [
"VHDL Any"
"Verilog Any"
]
)
(Params
ParamName "Hint"
ParamValues [
"Avoid constructs which make the code non-synthesizable or non-portable between different synthesis tools."
]
)
(Params
ParamName "Short Description"
ParamValues [
"Checks for the use of non-synthesizable language constructs (except delays)"
]
)
(Params
ParamName "Keywords"
ParamValues [
"allowed"
"constructs"
"non-portable"
"non-synthesizable"
"portable"
"synthesizable"
"Verilog"
"VHDL"
]
)
(Params
ParamName "Disallowed Constructs"
ParamValues [
"ALIAS"
"deassign"
"defparam"
"Delayed Assignments"
"Enumeration Type as Array Index"
"event"
"FILE"
"force"
"forever Loops"
"fork join"
"Functions Returning Type Real"
"Gate Delays / Gate Strengths"
"Global Signals"
"Hierarchical Names"
"Incomplete Types"
"INERTIAL Delay"
"Infinite Loops"
"initial Blocks"
"Multiple Wait Statements on Same Clock"
"Net Strengths"
"POSTPONED"
"Procedural Continuous assign"
"PURE FUNCTION"
"release"
"specify"
"System Functions"
"System Tasks"
"time"
"TRANSPORT Delay"
"User Defined Primitives"
"WAIT"
"WAIT with Timeout"
"Zero Delayed Assignments"
]
)
]
)
(ConfiguredRule
BaseRuleName "Untested Edge Trigger"
UserDefinedSeverity "Default SeveritySet"
Params [
(Params
ParamName "Name"
ParamValues [
"Untested Edge Trigger"
]
)
(Params
ParamName "Severity"
ParamValues [
"Error"
]
)
(Params
ParamName "Score"
ParamValues [
"5"
]
)
(Params
ParamName "Weight"
ParamValues [
"2"
]
)
(Params
ParamName "Language"
ParamValues [
"Verilog Any"
]
)
(Params
ParamName "Hint"
ParamValues [
"Synthesis requires a single untested edge trigger event control signal in order to identify the clock."
]
)
(Params
ParamName "Short Description"
ParamValues [
"Checks for a single untested edge trigger in Verilog event control logic."
]
)
(Params
ParamName "Keywords"
ParamValues [
"edge"
"triggers"
]
)
]
)
(ConfiguredRule
BaseRuleName "Constrained Ranges & Bounds"
UserDefinedSeverity "Default SeveritySet"
Params [
(Params
ParamName "Name"
ParamValues [
"Constrained Ranges & Bounds"
]
)
(Params
ParamName "Severity"
ParamValues [
"Warning"
]
)
(Params
ParamName "Score"
ParamValues [
"2"
]
)
(Params
ParamName "Weight"
ParamValues [
"1"
]
)
(Params
ParamName "Language"
ParamValues [
"VHDL Any"
]
)
(Params
ParamName "Hint"
ParamValues [
"VHDL Integer, and Real number types should have ranges. Vector types should have bounds"
]
)
(Params
ParamName "Short Description"
ParamValues [
"Checks that all VHDL numbers have specified ranges and all vectors have specified bounds."
]
)
(Params
ParamName "Keywords"
ParamValues [
"bounds"
"constrained"
"ranges"
"vector"
"Verilog"
"VHDL"
]
)
(Params
ParamName "Applies To"
ParamValues [
"Ports"
"Signals"
"Variables"
"Types"
"For Loop Indexes"
]
)
(Params
ParamName "Range / Bound"
ParamValues [
"<all>"
]
)
(Params
ParamName "Range Type"
ParamValues [
"<don't care>"
]
)
]
)
(ConfiguredRule
BaseRuleName "Asynchronous Block"
UserDefinedSeverity "Default SeveritySet"
Params [
(Params
ParamName "Name"
ParamValues [
"Asynchronous Block"
]
)
(Params
ParamName "Severity"
ParamValues [
"Warning"
]
)
(Params
ParamName "Score"
ParamValues [
"2"
]
)
(Params
ParamName "Weight"
ParamValues [
"1"
]
)
(Params
ParamName "Language"
ParamValues [
"Verilog Any"
]
)
(Params
ParamName "Hint"
ParamValues [
"Asynchronous always block contains more than one sequential statement, this may be not synthesizable"
]
)
(Params
ParamName "Short Description"
ParamValues [
"Checks the synthesizability of asynchronous Verilog always blocks."
]
)
(Params
ParamName "Keywords"
ParamValues [
"asynchronous"
"block"
"Verilog"
"VHDL"
]
)
(Params
ParamName "Detect"
ParamValues [
"<all>"
]
)
]
)
(ConfiguredRule
BaseRuleName "Allowed Operators"
UserDefinedSeverity "Default SeveritySet"
Params [
(Params
ParamName "Name"
ParamValues [
"Non Synthesizable Operators"
]
)
(Params
ParamName "Severity"
ParamValues [
"Error"
]
)
(Params
ParamName "Score"
ParamValues [
"5"
]
)
(Params
ParamName "Weight"
ParamValues [
"2"
]
)
(Params
ParamName "Language"
ParamValues [
"VHDL Any"
"Verilog Any"
]
)
(Params
ParamName "Hint"
ParamValues [
"Do not use disallowed operators which make the code non-synthesizable or non-portable between different synthesis tools."
]
)
(Params
ParamName "Short Description"
ParamValues [
"Checks for disallowed operators usage."
]
)
(Params
ParamName "Keywords"
ParamValues [
"Operators"
"Verilog"
"VHDL"
]
)
(Params
ParamName "Scope"
ParamValues [
"<Design Units>"
"<Subprograms>"
"<Blocks>"
"File"
]
)
(Params
ParamName "Disallowed Operators"
ParamValues [
"Case Equality ( === )"
"Case Inequality ( !== )"
"Wild Equality ( ==? )"
"Wild Inequality ( !=? )"
]
)
(Params
ParamName "Ignore"
ParamValues [
"<don't care>"
]
)
]
)
(ConfiguredRule
BaseRuleName "Event Controls"
UserDefinedSeverity "Default SeveritySet"
Params [
(Params
ParamName "Name"
ParamValues [
"Unsynthesizable Event Controls"
]
)
(Params
ParamName "Severity"
ParamValues [
"Error"
]
)
(Params
ParamName "Score"
ParamValues [
"5"
]
)
(Params
ParamName "Weight"
ParamValues [
"2"
]
)
(Params
ParamName "Language"
ParamValues [
"Verilog Any"
]
)
(Params
ParamName "Hint"
ParamValues [
"Avoid the use of non-synthesizable Event Controls."
]
)
(Params
ParamName "Short Description"
ParamValues [
"Checks for unsynthesizable event controls in sensitivity lists."
]
)
(Params
ParamName "Keywords"
ParamValues [
"synthesizable"
"event"
"controls"
]
)
]
)
(ConfiguredRule
BaseRuleName "Asynchronous Reset Release"
UserDefinedSeverity "Default SeveritySet"
Params [
(Params
ParamName "Name"
ParamValues [
"Avoid Asynchronous Reset Release"
]
)
(Params
ParamName "Severity"
ParamValues [
"Error"
]
)
(Params
ParamName "Score"
ParamValues [
"5"
]
)
(Params
ParamName "Weight"
ParamValues [
"2"
]
)
(Params
ParamName "Language"
ParamValues [
"VHDL Any"
"Verilog Any"
]
)
(Params
ParamName "Hint"
ParamValues [
"Synchronize asynchronous resets so that the de-assertion edges are synchronous."
]
)
(Params
ParamName "Short Description"
ParamValues [
"Checks for asynchronous resets that are de-asserted asynchronously. [Design-wide]"
]
)
(Params
ParamName "Keywords"
ParamValues [
"asynchronous"
"reset"
"synchronous"
"release"
"synchronizer"
"SystemVerilog"
]
)
]
)
(ConfiguredRule
BaseRuleName "Combinatorial Feedback"
UserDefinedSeverity "Default SeveritySet"
Params [
(Params
ParamName "Name"
ParamValues [
"Combinational Feedback"
]
)
(Params
ParamName "Severity"
ParamValues [
"Error"
]
)
(Params
ParamName "Score"
ParamValues [
"5"
]
)
(Params
ParamName "Weight"
ParamValues [
"2"
]
)
(Params
ParamName "Language"
ParamValues [
"VHDL Any"
"Verilog Any"
]
)
(Params
ParamName "Hint"
ParamValues [
"Do not read and assign to the same signal in the same combinatorial process."
]
)
(Params
ParamName "Short Description"
ParamValues [
"Checks for possible combinatorial feedback."
]
)
(Params
ParamName "Keywords"
ParamValues [
"combinatorial"
"feedback"
"loop"
]
)
(Params
ParamName "Feedback Type"
ParamValues [
"<all>"
]
)
(Params
ParamName "Treat Latches as Combinational Elements"
ParamValues [
"Yes"
]
)
]
)
(ConfiguredRule
BaseRuleName "Continuous Assignments"
UserDefinedSeverity "Default SeveritySet"
Params [
(Params
ParamName "Name"
ParamValues [
"Continuous Assignments"
]
)
(Params
ParamName "Severity"
ParamValues [
"Warning"
]
)
(Params
ParamName "Score"
ParamValues [
"2"
]
)
(Params
ParamName "Weight"
ParamValues [
"1"
]
)
(Params
ParamName "Language"
ParamValues [
"Verilog Any"
]
)
(Params
ParamName "Hint"
ParamValues [
"Avoid the use of procedural continuous assignments, which can be non-synthesizable."
]
)
(Params
ParamName "Short Description"
ParamValues [
"Checks for the use of procedural continuous assignments (assign, force, release)"
]
)
(Params
ParamName "Keywords"
ParamValues [
"continuous"
"assignments"
]
)
]
)
(ConfiguredRule
BaseRuleName "Case Statement Style"
UserDefinedSeverity "Default SeveritySet"
Params [
(Params
ParamName "Name"
ParamValues [
"Ensure Proper Case Statement Specification"
]
)
(Params
ParamName "Severity"
ParamValues [
"Error"
]
)
(Params
ParamName "Score"
ParamValues [
"5"
]
)
(Params
ParamName "Weight"
ParamValues [
"2"
]
)
(Params
ParamName "Language"
ParamValues [
"VHDL Any"
"Verilog Any"
]
)
(Params
ParamName "Hint"
ParamValues [
"Do not use disallowed case statement styles"
]
)
(Params
ParamName "Short Description"
ParamValues [
"Checks for disallowed case statement styles"
]
)
(Params
ParamName "Keywords"
ParamValues [
"Case"
"Casex"
"Casez"
"incomplete"
"duplicate"
"items"
"others"
"clause"
]
)
(Params
ParamName "Disallowed Styles"
ParamValues [
"Overlapping Case Items"
"Others/Default clause not last case item"
"Unequal Case Expression and Case Item lengths"
"Case statements without others/default"
]
)
(Params
ParamName "Unreachable Case Item Analysis"
ParamValues [
"Ignore Others/Default Altogether"
]
)
]
)
(ConfiguredRule
BaseRuleName "Register Controllability"
UserDefinedSeverity "Default SeveritySet"
Params [
(Params
ParamName "Name"
ParamValues [
"Register Controllability"
]
)
(Params
ParamName "Severity"
ParamValues [
"Note"
]
)
(Params
ParamName "Score"
ParamValues [
"1"
]
)
(Params
ParamName "Weight"
ParamValues [
"1"
]
)
(Params
ParamName "Language"
ParamValues [
"VHDL Any"
"Verilog Any"
]
)
(Params
ParamName "Hint"
ParamValues [
"Checks for the controllability of register state bits in the design."
]
)
(Params
ParamName "Short Description"
ParamValues [
"Avoid state bits with dead-end value or stuck-at-fault."
]
)
(Params
ParamName "Keywords"
ParamValues [
"register"
"control"
"SystemVerilog"
]
)
(Params
ParamName "Check For"
ParamValues [
"Dead-End Value"
"Stuck-at-Fault"
]
)
(Params
ParamName "Check Partial Buses"
ParamValues [
"Yes"
]
)
]
)
(ConfiguredRule
BaseRuleName "VHDL Deferred Constants"
UserDefinedSeverity "Default SeveritySet"
Params [
(Params
ParamName "Name"
ParamValues [
"Avoid Uninitialized Deferred Constants"
]
)
(Params
ParamName "Severity"
ParamValues [
"Warning"
]
)
(Params
ParamName "Score"
ParamValues [
"2"
]
)
(Params
ParamName "Weight"
ParamValues [
"1"
]
)
(Params
ParamName "Language"
ParamValues [
"VHDL Any"
]
)
(Params
ParamName "Hint"
ParamValues [
"Avoid the use of Deferred VHDL Constants."
]
)
(Params
ParamName "Short Description"
ParamValues [
"Checks the usage of VHDL Deferred Constants."
]
)
(Params
ParamName "Keywords"
ParamValues [
"constants"
"declarations"
"deferred"
"uninitialized"
"VHDL"
]
)
]
)
(ConfiguredRule
BaseRuleName "Snake Paths"
UserDefinedSeverity "Default SeveritySet"
Params [
(Params
ParamName "Name"
ParamValues [
"Snake Paths"
]
)
(Params
ParamName "Severity"
ParamValues [
"Warning"
]
)
(Params
ParamName "Score"
ParamValues [
"2"
]
)
(Params
ParamName "Weight"
ParamValues [
"1"
]
)
(Params
ParamName "Language"
ParamValues [
"VHDL Any"
"Verilog Any"
]
)
(Params
ParamName "Hint"
ParamValues [
"Avoid long combinatorial paths spanning multiple levels hirarchy, greater than 10 deep."
]
)
(Params
ParamName "Short Description"
ParamValues [
"Avoid having long combinatorial paths spanning multiple levels hirarchy."
]
)
(Params
ParamName "Keywords"
ParamValues [
"snake"
"combinatorial"
"paths"
"SystemVerilog"
]
)
(Params
ParamName "Max. Allowed Hierarchy Levels"
ParamValues [
"10"
]
)
(Params
ParamName "Treat Latches as Registers"
ParamValues [
"No"
]
)
]
)
(ConfiguredRule
BaseRuleName "Re-entrant Outputs"
UserDefinedSeverity "Default SeveritySet"
Params [
(Params
ParamName "Name"
ParamValues [
"Re-entrant Outputs"
]
)
(Params
ParamName "Severity"
ParamValues [
"Warning"
]
)
(Params
ParamName "Score"
ParamValues [
"2"
]
)
(Params
ParamName "Weight"
ParamValues [
"1"
]
)
(Params
ParamName "Language"
ParamValues [
"VHDL Any"
"Verilog Any"
]
)
(Params
ParamName "Hint"
ParamValues [
"Checks if output of an instance is connected to an input of the same instance."
]
)
(Params
ParamName "Short Description"
ParamValues [
"Avoid ren-entrant outputs."
]
)
(Params
ParamName "Keywords"
ParamValues [
"re-entrant"
"outputs"
"SystemVerilog"
]
)
]
)
(ConfiguredRule
BaseRuleName "Reset Logic Function"
UserDefinedSeverity "Default SeveritySet"
Params [
(Params
ParamName "Name"
ParamValues [
"Reset Logic Function"
]
)
(Params
ParamName "Severity"
ParamValues [
"Warning"
]
)
(Params
ParamName "Score"
ParamValues [
"2"
]
)
(Params
ParamName "Weight"
ParamValues [
"1"
]
)
(Params
ParamName "Language"
ParamValues [
"VHDL Any"
"Verilog Any"
]
)
(Params
ParamName "Hint"
ParamValues [
"Reset signals should ONLY be used to clear the flip-flops in the design."
]
)
(Params
ParamName "Short Description"
ParamValues [
"Checks that reset signals are only used to reset the flip-flops in the design."
]
)
(Params
ParamName "Keywords"
ParamValues [
"function"
"logic"
"reset"
"SystemVerilog"
]
)
]
)
(ConfiguredRule
BaseRuleName "Controllable Resets"
UserDefinedSeverity "Default SeveritySet"
Params [
(Params
ParamName "Name"
ParamValues [
"Controllable Resets"
]
)
(Params
ParamName "Severity"
ParamValues [
"Warning"
]
)
(Params
ParamName "Score"
ParamValues [
"2"
]
)
(Params
ParamName "Weight"
ParamValues [
"1"
]
)
(Params
ParamName "Language"
ParamValues [
"VHDL Any"
"Verilog Any"
]
)
(Params
ParamName "Hint"
ParamValues [
"Do not keep the reset signal always asserted, always deasserted or undriven."
]
)
(Params
ParamName "Short Description"
ParamValues [
"Checks that the reset signal is not tied to VCC or tied to GND or undriven. [Design-wide]"
]
)
(Params
ParamName "Keywords"
ParamValues [
"fixed"
"resets"
"VCC"
"GND"
"undriven"
"SystemVerilog"
]
)
(Params
ParamName "Disallowed Reset"
ParamValues [
"Tied High (VCC)"
"Tied Low (GND)"
"Undriven"
]
)
]
)
(ConfiguredRule
BaseRuleName "Register Reset Control"
UserDefinedSeverity "Default SeveritySet"
Params [
(Params
ParamName "Name"
ParamValues [
"Register Reset Control"
]
)
(Params
ParamName "Severity"
ParamValues [
"Warning"
]
)
(Params
ParamName "Score"
ParamValues [
"2"
]
)
(Params
ParamName "Weight"
ParamValues [
"1"
]
)
(Params
ParamName "Language"
ParamValues [
"VHDL Any"
"Verilog Any"
]
)
(Params
ParamName "Hint"
ParamValues [
"All registers within same clock block use the similar reset control."
]
)
(Params
ParamName "Short Description"
ParamValues [
"Checks that all registers within each clock block have the same reset control. [Design-wide]"
]
)
(Params
ParamName "Keywords"
ParamValues [
"asynchronous"
"reset"
"style"
"synchronous"
"SystemVerilog"
]
)
(Params
ParamName "Applies To"
ParamValues [
"FSM State Variable Registers"
"Other Registers"
]
)
(Params
ParamName "Reset Mode"
ParamValues [
"<any>"
]
)
(Params
ParamName "Reset Polarity"
ParamValues [
"<don't care>"
]
)
(Params
ParamName "Ignore Non-Required Reset Mode"
ParamValues [
"Yes"
]
)
(Params
ParamName "Skip"
ParamValues [
"Clocked Blocks Which Do Not Contain Any Reset"
]
)
]
)
]
)
(RuleSet
name "Code Reuse"
UserDefinedSeverity "Default SeveritySet"
SeverityClassDefinition (SeverityClass
SeverityClassName "Default SeveritySet"
SeverityLevels [
(SeverityLevel
LevelName "Error"
Red 255
Green 0
Blue 0
Score 5
Weight 2
)
(SeverityLevel
LevelName "Warning"
Red 0
Green 0
Blue 255
Score 2
Weight 1
)
(SeverityLevel
LevelName "Note"
Red 0
Green 255
Blue 0
Score 1
Weight 1
)
]
)
RuleSets [
]
Rules [
(ConfiguredRule
BaseRuleName "Allowed Pragmas"
UserDefinedSeverity "Default SeveritySet"
Params [
(Params
ParamName "Name"
ParamValues [
"Disallowed Pragmas"
]
)
(Params
ParamName "Severity"
ParamValues [
"Warning"
]
)
(Params
ParamName "Score"
ParamValues [
"2"
]
)
(Params
ParamName "Weight"
ParamValues [
"1"
]
)
(Params
ParamName "Language"
ParamValues [
"VHDL Any"
"Verilog Any"
]
)
(Params
ParamName "Hint"
ParamValues [
"Avoid embedded, tool-specific pragmas/commands."
]
)
(Params
ParamName "Short Description"
ParamValues [
"Checks for the use of pragmas other than translate_on/off & synthesis_on/off"
]
)
(Params
ParamName "Keywords"
ParamValues [
"pragmas"
"synthesis"
]
)
(Params
ParamName "Disallowed Pragmas"
ParamValues [
"Other Specific Pragmas"
]
)
]
)
(ConfiguredRule
BaseRuleName "Vector Order"
UserDefinedSeverity "Default SeveritySet"
Params [
(Params
ParamName "Name"
ParamValues [
"Vector Order"
]
)
(Params
ParamName "Severity"
ParamValues [
"Warning"
]
)
(Params
ParamName "Score"
ParamValues [
"2"
]
)
(Params
ParamName "Weight"
ParamValues [
"1"
]
)
(Params
ParamName "Language"
ParamValues [
"VHDL Any"
"Verilog Any"
]
)
(Params
ParamName "Hint"
ParamValues [
"Ensure all vector dimensions are ordered high to low"
]
)
(Params
ParamName "Short Description"
ParamValues [
"Checks all vector dimensions are ordered high to low"
]
)
(Params
ParamName "Keywords"
ParamValues [
"order"
"vector"
]
)
(Params
ParamName "Style"
ParamValues [
"Descending"
]
)
(Params
ParamName "Applies To"
ParamValues [
"Vector Bounds"
]
)
(Params
ParamName "Low Index Bound"
ParamValues [
"<don't care>"
]
)
]
)
(ConfiguredRule
BaseRuleName "VITAL Ports"
UserDefinedSeverity "Default SeveritySet"
Params [
(Params
ParamName "Name"
ParamValues [
"Use IEEE port types for top level"
]
)
(Params
ParamName "Severity"
ParamValues [
"Note"
]
)
(Params
ParamName "Score"
ParamValues [
"1"
]
)
(Params
ParamName "Weight"
ParamValues [
"1"
]
)
(Params
ParamName "Language"
ParamValues [
"VHDL Any"
]
)
(Params
ParamName "Hint"
ParamValues [
"Top level ports must use STD_LOGIC_1164 types only."
]
)
(Params
ParamName "Short Description"
ParamValues [
"Checks that top-level ports use types from Std_Logic_1164 only."
]
)
(Params
ParamName "Keywords"
ParamValues [
"VITAL"
"port"
"type"
]
)
(Params
ParamName "Check VITAL Port Names"
ParamValues [
"No"
]
)
(Params
ParamName "Disallowed VITAL Port Modes"
ParamValues [
"Guarded"
"Linkage"
]
)
(Params
ParamName "VITAL Scalar Port Types"
ParamValues [
"std_logic"
"std_ulogic"
"Any other subtype of std_ulogic"
]
)
(Params
ParamName "VITAL Array Port Types"
ParamValues [
"std_logic_vector"
"std_ulogic_vector"
"signed"
"unsigned"
]
)
(Params
ParamName "Additional Checks"
ParamValues [
"<don't care>"
]
)
]
)
(ConfiguredRule
BaseRuleName "Number of Objects"
UserDefinedSeverity "Default SeveritySet"
Params [
(Params
ParamName "Name"
ParamValues [
"Avoid large design files"
]
)
(Params
ParamName "Severity"
ParamValues [
"Note"
]
)
(Params
ParamName "Score"
ParamValues [
"1"
]
)
(Params
ParamName "Weight"
ParamValues [
"1"
]
)
(Params
ParamName "Language"
ParamValues [
"VHDL Any"
"Verilog Any"
]
)
(Params
ParamName "Hint"
ParamValues [
"Number of HDL statements should not exceed the recommended maximum, 2500 statements per file.."
]
)
(Params
ParamName "Short Description"
ParamValues [
"Checks the maximum number of objects within a given scope."
]
)
(Params
ParamName "Keywords"
ParamValues [
"number"
"objects"
]
)
(Params
ParamName "Objects"
ParamValues [
"HDL Statements"
]
)
(Params
ParamName "Scope"
ParamValues [
"File"
]
)
(Params
ParamName "Maximum"
ParamValues [
"2500"
]
)
(Params
ParamName "Minimum"
ParamValues [
"<don't care>"
]
)
]
)
(ConfiguredRule
BaseRuleName "Allowed Types"
UserDefinedSeverity "Default SeveritySet"
Params [
(Params
ParamName "Name"
ParamValues [
"Use integer types for Array Bounds"
]
)
(Params
ParamName "Severity"
ParamValues [
"Note"
]
)
(Params
ParamName "Score"
ParamValues [
"1"
]
)
(Params
ParamName "Weight"
ParamValues [
"1"
]
)
(Params
ParamName "Language"
ParamValues [
"VHDL Any"
]
)
(Params
ParamName "Hint"
ParamValues [
"Use only allowed types for Array Bounds"
]
)
(Params
ParamName "Short Description"
ParamValues [
"Array bounds are usually have integer ranges"
]
)
(Params
ParamName "Keywords"
ParamValues [
"allowed"
"enumeration"
"IEEE"
"types"
"Verilog"
"VHDL"
]
)
(Params
ParamName "Applies To"
ParamValues [
"Array Bounds"
]
)
(Params
ParamName "Action"
ParamValues [
"Allow"
]
)
(Params
ParamName "Packages"
ParamValues [
"<don't care>"
]
)
(Params
ParamName "Types"
ParamValues [
"<integer types>"
]
)
(Params
ParamName "Excluded Types"
ParamValues [
"FSM State Variables Enum Type"
]
)
]
)
(ConfiguredRule
BaseRuleName "Allowed Types"
UserDefinedSeverity "Default SeveritySet"
Params [
(Params
ParamName "Name"
ParamValues [
"Use allowed types for Ports, Signals, VHDL Variables"
]
)
(Params
ParamName "Severity"
ParamValues [
"Note"
]
)
(Params
ParamName "Score"
ParamValues [
"1"
]
)
(Params
ParamName "Weight"
ParamValues [
"1"
]
)
(Params
ParamName "Language"
ParamValues [
"VHDL Any"
]
)
(Params
ParamName "Hint"
ParamValues [
"Use only allowed types for Ports, Signals, VHDL Variables"
]
)
(Params
ParamName "Short Description"
ParamValues [
"Checks item is based on IEEE, Integer, Record, Signed or Unsigned types."
]
)
(Params
ParamName "Keywords"
ParamValues [
"allowed"
"enumeration"
"IEEE"
"types"
"Verilog"
"VHDL"
]
)
(Params
ParamName "Applies To"
ParamValues [
"Ports"
"Signals"
"Global Signals"
"VHDL Variables"
]
)
(Params
ParamName "Action"
ParamValues [
"Allow"
]
)
(Params
ParamName "Packages"
ParamValues [
"<don't care>"
]
)
(Params
ParamName "Types"
ParamValues [
"<IEEE Types>"
"<integer types>"
"record"
"vhdl enum"
"boolean"
"character"
"string2"
"ieee.std_logic"
"ieee.std_ulogic"
"ieee.std_logic_vector"
"ieee.std_ulogic_vector"
"ieee.signed"
"ieee.unsigned"
]
)
(Params
ParamName "Excluded Types"
ParamValues [
"FSM State Variables Enum Type"
]
)
]
)
]
)
]
Rules [
]
)
