# fcl-fpga-inference
This repository contains the Verilog and Python code used to implement, test and optimize Fully Connected layers on FPGA boards.
