// Seed: 3257394086
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  wire  id_3;
  wire  id_4;
  logic id_5 = -1;
endmodule
module module_1 (
    input wire id_0,
    input tri id_1,
    input uwire id_2,
    output supply1 id_3,
    output supply0 id_4,
    input tri id_5,
    output wire id_6,
    input tri id_7,
    output tri1 id_8,
    output tri0 id_9,
    input wire id_10,
    input tri1 id_11,
    input tri1 id_12
);
  wire id_14;
  parameter id_15 = 1;
  reg id_16;
  module_0 modCall_1 (
      id_15,
      id_15
  );
  task id_17;
    integer id_18;
    id_16 = 1;
  endtask
  assign id_17 = ~id_1;
endmodule
