// Seed: 2519239447
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  id_4 :
  assert property (@(posedge id_2) id_2)
  else $unsigned(44);
  ;
  generate
    assign id_4 = id_2;
  endgenerate
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output logic [7:0] id_3;
  output wire id_2;
  input wire id_1;
  assign id_3[-1] = id_1 ? -1'h0 : 1 == -1;
  logic id_4;
  ;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4
  );
endmodule
