// Seed: 187271503
module module_0 (
    output wor id_0,
    input tri id_1,
    input supply0 id_2,
    input tri id_3,
    output tri id_4,
    input wand id_5
);
  always @(id_2) begin
    $display(id_0++, id_3, id_5 == id_2);
  end
  assign id_4 = 1'b0;
  assign id_4 = id_5;
  wire id_7;
endmodule
module module_1 (
    output wand id_0,
    output tri id_1,
    output wor id_2,
    input uwire id_3,
    output tri1 id_4,
    input supply1 id_5,
    output wand id_6,
    input tri1 id_7,
    output supply1 id_8,
    output wand id_9,
    input tri0 id_10,
    output tri id_11,
    input tri0 id_12,
    output tri1 id_13,
    input supply0 id_14,
    inout tri0 id_15
);
  wire id_17 = id_17;
  module_0(
      id_6, id_5, id_3, id_5, id_1, id_5
  );
endmodule
