{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683900712460 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683900712469 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 12 08:11:52 2023 " "Processing started: Fri May 12 08:11:52 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683900712469 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900712469 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off m68hc11 -c m68hc11 " "Command: quartus_map --read_settings_files=on --write_settings_files=off m68hc11 -c m68hc11" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900712469 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683900713039 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683900713039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram/ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-Behavioral " "Found design unit 1: ram-Behavioral" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/RAM/ram.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683900742605 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/RAM/ram.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683900742605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900742605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interrupciones/ctrl_interrupciones.vhd 2 1 " "Found 2 design units, including 1 entities, in source file interrupciones/ctrl_interrupciones.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ctrl_interrupciones-Behavioral " "Found design unit 1: ctrl_interrupciones-Behavioral" {  } { { "Interrupciones/ctrl_interrupciones.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Interrupciones/ctrl_interrupciones.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683900742605 ""} { "Info" "ISGN_ENTITY_NAME" "1 ctrl_interrupciones " "Found entity 1: ctrl_interrupciones" {  } { { "Interrupciones/ctrl_interrupciones.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Interrupciones/ctrl_interrupciones.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683900742605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900742605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flags/registro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flags/registro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro-Behavioral " "Found design unit 1: registro-Behavioral" {  } { { "flags/registro.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/flags/registro.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683900742615 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro " "Found entity 1: registro" {  } { { "flags/registro.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/flags/registro.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683900742615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900742615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flags/mux3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flags/mux3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3-Behavioral " "Found design unit 1: mux3-Behavioral" {  } { { "flags/mux3.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/flags/mux3.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683900742615 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "flags/mux3.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/flags/mux3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683900742615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900742615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flags/mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flags/mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-Behavioral " "Found design unit 1: mux2-Behavioral" {  } { { "flags/mux2.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/flags/mux2.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683900742625 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "flags/mux2.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/flags/mux2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683900742625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900742625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flags/mux1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flags/mux1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux1-Behavioral " "Found design unit 1: mux1-Behavioral" {  } { { "flags/mux1.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/flags/mux1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683900742625 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux1 " "Found entity 1: mux1" {  } { { "flags/mux1.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/flags/mux1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683900742625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900742625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flags/flags.bdf 1 1 " "Found 1 design units, including 1 entities, in source file flags/flags.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Flags " "Found entity 1: Flags" {  } { { "flags/Flags.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/flags/Flags.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683900742625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900742625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flags/divisor_datos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flags/divisor_datos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor_datos-Behavioral " "Found design unit 1: divisor_datos-Behavioral" {  } { { "flags/divisor_datos.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/flags/divisor_datos.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683900742635 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor_datos " "Found entity 1: divisor_datos" {  } { { "flags/divisor_datos.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/flags/divisor_datos.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683900742635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900742635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flags/concatenador_datos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flags/concatenador_datos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 concatenador_datos-Behavioral " "Found design unit 1: concatenador_datos-Behavioral" {  } { { "flags/concatenador_datos.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/flags/concatenador_datos.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683900742635 ""} { "Info" "ISGN_ENTITY_NAME" "1 concatenador_datos " "Found entity 1: concatenador_datos" {  } { { "flags/concatenador_datos.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/flags/concatenador_datos.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683900742635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900742635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador/contador_id.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador/contador_id.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_ID-Behavioral " "Found design unit 1: contador_ID-Behavioral" {  } { { "Contador/contador_id.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Contador/contador_id.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683900742635 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_ID " "Found entity 1: contador_ID" {  } { { "Contador/contador_id.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Contador/contador_id.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683900742635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900742635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador/contador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador/contador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador-Behavioral " "Found design unit 1: contador-Behavioral" {  } { { "Contador/contador.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Contador/contador.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683900742645 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "Contador/contador.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Contador/contador.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683900742645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900742645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acumulador/acumulador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file acumulador/acumulador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 acumulador-Behavioral " "Found design unit 1: acumulador-Behavioral" {  } { { "Acumulador/acumulador.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Acumulador/acumulador.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683900742645 ""} { "Info" "ISGN_ENTITY_NAME" "1 acumulador " "Found entity 1: acumulador" {  } { { "Acumulador/acumulador.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Acumulador/acumulador.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683900742645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900742645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "upa/upa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file upa/upa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 upa-Behavioral " "Found design unit 1: upa-Behavioral" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/UPA/upa.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683900742655 ""} { "Info" "ISGN_ENTITY_NAME" "1 upa " "Found entity 1: upa" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/UPA/upa.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683900742655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900742655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m68hc11.bdf 1 1 " "Found 1 design units, including 1 entities, in source file m68hc11.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 m68hc11 " "Found entity 1: m68hc11" {  } { { "m68hc11.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683900742655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900742655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "secuenciador/secuenciador.bdf 1 1 " "Found 1 design units, including 1 entities, in source file secuenciador/secuenciador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 secuenciador " "Found entity 1: secuenciador" {  } { { "Secuenciador/secuenciador.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/Secuenciador/secuenciador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683900742655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900742655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "secuenciador/memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file secuenciador/memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-Behavioral " "Found design unit 1: memory-Behavioral" {  } { { "Secuenciador/memory.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Secuenciador/memory.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683900742665 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "Secuenciador/memory.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Secuenciador/memory.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683900742665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900742665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "secuenciador/registro_sec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file secuenciador/registro_sec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro_sec-Behavioral " "Found design unit 1: registro_sec-Behavioral" {  } { { "Secuenciador/registro_sec.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Secuenciador/registro_sec.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683900742665 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro_sec " "Found entity 1: registro_sec" {  } { { "Secuenciador/registro_sec.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Secuenciador/registro_sec.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683900742665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900742665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "secuenciador/logica_seleccion.vhd 2 1 " "Found 2 design units, including 1 entities, in source file secuenciador/logica_seleccion.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logica_seleccion-Behavioral " "Found design unit 1: logica_seleccion-Behavioral" {  } { { "Secuenciador/logica_seleccion.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Secuenciador/logica_seleccion.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683900742665 ""} { "Info" "ISGN_ENTITY_NAME" "1 logica_seleccion " "Found entity 1: logica_seleccion" {  } { { "Secuenciador/logica_seleccion.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Secuenciador/logica_seleccion.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683900742665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900742665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "secuenciador/registro_microinst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file secuenciador/registro_microinst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro_MicroInst-Behavioral " "Found design unit 1: registro_MicroInst-Behavioral" {  } { { "Secuenciador/registro_MicroInst.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Secuenciador/registro_MicroInst.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683900742675 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro_MicroInst " "Found entity 1: registro_MicroInst" {  } { { "Secuenciador/registro_MicroInst.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Secuenciador/registro_MicroInst.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683900742675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900742675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro_instruccion.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro_instruccion.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro_instruccion-Behavioral " "Found design unit 1: registro_instruccion-Behavioral" {  } { { "registro_instruccion.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/registro_instruccion.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683900742675 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro_instruccion " "Found entity 1: registro_instruccion" {  } { { "registro_instruccion.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/registro_instruccion.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683900742675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900742675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bufferdatabus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bufferdatabus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bufferDataBus-Behavioral " "Found design unit 1: bufferDataBus-Behavioral" {  } { { "bufferDataBus.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/bufferDataBus.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683900742686 ""} { "Info" "ISGN_ENTITY_NAME" "1 bufferDataBus " "Found entity 1: bufferDataBus" {  } { { "bufferDataBus.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/bufferDataBus.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683900742686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900742686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro_direccion.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro_direccion.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro_direccion-Behavioral " "Found design unit 1: registro_direccion-Behavioral" {  } { { "registro_direccion.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/registro_direccion.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683900742686 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro_direccion " "Found entity 1: registro_direccion" {  } { { "registro_direccion.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/registro_direccion.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683900742686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900742686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "concatenador_entradas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file concatenador_entradas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 concatenador_entradas-Behavioral " "Found design unit 1: concatenador_entradas-Behavioral" {  } { { "concatenador_entradas.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/concatenador_entradas.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683900742686 ""} { "Info" "ISGN_ENTITY_NAME" "1 concatenador_entradas " "Found entity 1: concatenador_entradas" {  } { { "concatenador_entradas.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/concatenador_entradas.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683900742686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900742686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interrupciones/registro_interrupciones.vhd 2 1 " "Found 2 design units, including 1 entities, in source file interrupciones/registro_interrupciones.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro_interrupciones-Behavioral " "Found design unit 1: registro_interrupciones-Behavioral" {  } { { "Interrupciones/registro_interrupciones.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Interrupciones/registro_interrupciones.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683900742696 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro_interrupciones " "Found entity 1: registro_interrupciones" {  } { { "Interrupciones/registro_interrupciones.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Interrupciones/registro_interrupciones.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683900742696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900742696 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "m68hc11 " "Elaborating entity \"m68hc11\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683900742736 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Yupa2\[7..0\] Yupa " "Bus \"Yupa2\[7..0\]\" found using same base name as \"Yupa\", which might lead to a name conflict." {  } { { "m68hc11.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 344 2608 2840 616 "inst1" "" } { 344 2608 2840 616 "inst1" "" } { 344 2608 2840 616 "inst1" "" } { 344 2608 2840 616 "inst1" "" } { 344 2608 2840 616 "inst1" "" } { 344 2608 2840 616 "inst1" "" } { 344 2608 2840 616 "inst1" "" } { 344 2608 2840 616 "inst1" "" } { 344 2608 2840 616 "inst1" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1683900742876 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Yupa " "Converted elements in bus name \"Yupa\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Yupa\[7..0\] Yupa7..0 " "Converted element name(s) from \"Yupa\[7..0\]\" to \"Yupa7..0\"" {  } { { "m68hc11.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 344 2608 2840 616 "inst1" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1683900742876 ""}  } { { "m68hc11.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 344 2608 2840 616 "inst1" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1683900742876 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Yupa2 " "Converted elements in bus name \"Yupa2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Yupa2\[7..0\] Yupa27..0 " "Converted element name(s) from \"Yupa2\[7..0\]\" to \"Yupa27..0\"" {  } { { "m68hc11.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 344 2608 2840 616 "inst1" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1683900742876 ""}  } { { "m68hc11.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 344 2608 2840 616 "inst1" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1683900742876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Flags Flags:inst5 " "Elaborating entity \"Flags\" for hierarchy \"Flags:inst5\"" {  } { { "m68hc11.bdf" "inst5" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 776 2248 2440 1384 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683900742898 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "registro inst4 " "Block or symbol \"registro\" of instance \"inst4\" overlaps another block or symbol" {  } { { "flags/Flags.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/flags/Flags.bdf" { { 520 640 832 632 "inst4" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1683900742898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro Flags:inst5\|registro:inst4 " "Elaborating entity \"registro\" for hierarchy \"Flags:inst5\|registro:inst4\"" {  } { { "flags/Flags.bdf" "inst4" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/flags/Flags.bdf" { { 520 640 832 632 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683900742910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_datos Flags:inst5\|divisor_datos:inst15 " "Elaborating entity \"divisor_datos\" for hierarchy \"Flags:inst5\|divisor_datos:inst15\"" {  } { { "flags/Flags.bdf" "inst15" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/flags/Flags.bdf" { { 152 -368 -216 360 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683900743017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux1 Flags:inst5\|mux1:inst13 " "Elaborating entity \"mux1\" for hierarchy \"Flags:inst5\|mux1:inst13\"" {  } { { "flags/Flags.bdf" "inst13" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/flags/Flags.bdf" { { 120 232 368 232 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683900743027 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "output mux1.vhd(13) " "VHDL Process Statement warning at mux1.vhd(13): inferring latch(es) for signal or variable \"output\", which holds its previous value in one or more paths through the process" {  } { { "flags/mux1.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/flags/mux1.vhd" 13 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683900743035 "|m68hc11|Flags:inst5|mux1:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output mux1.vhd(13) " "Inferred latch for \"output\" at mux1.vhd(13)" {  } { { "flags/mux1.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/flags/mux1.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900743046 "|m68hc11|Flags:inst5|mux1:inst13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 Flags:inst5\|mux2:inst9 " "Elaborating entity \"mux2\" for hierarchy \"Flags:inst5\|mux2:inst9\"" {  } { { "flags/Flags.bdf" "inst9" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/flags/Flags.bdf" { { 232 224 368 376 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683900743065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 Flags:inst5\|mux3:inst10 " "Elaborating entity \"mux3\" for hierarchy \"Flags:inst5\|mux3:inst10\"" {  } { { "flags/Flags.bdf" "inst10" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/flags/Flags.bdf" { { 376 224 368 616 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683900743073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "concatenador_datos Flags:inst5\|concatenador_datos:inst14 " "Elaborating entity \"concatenador_datos\" for hierarchy \"Flags:inst5\|concatenador_datos:inst14\"" {  } { { "flags/Flags.bdf" "inst14" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/flags/Flags.bdf" { { 72 1152 1304 248 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683900743073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "secuenciador secuenciador:inst14 " "Elaborating entity \"secuenciador\" for hierarchy \"secuenciador:inst14\"" {  } { { "m68hc11.bdf" "inst14" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 152 880 1120 1208 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683900743088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro_sec secuenciador:inst14\|registro_sec:inst13 " "Elaborating entity \"registro_sec\" for hierarchy \"secuenciador:inst14\|registro_sec:inst13\"" {  } { { "Secuenciador/secuenciador.bdf" "inst13" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/Secuenciador/secuenciador.bdf" { { 192 912 1152 1264 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683900743100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory secuenciador:inst14\|memory:inst9 " "Elaborating entity \"memory\" for hierarchy \"secuenciador:inst14\|memory:inst9\"" {  } { { "Secuenciador/secuenciador.bdf" "inst9" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/Secuenciador/secuenciador.bdf" { { 224 624 800 304 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683900743116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX secuenciador:inst14\|BUSMUX:inst5 " "Elaborating entity \"BUSMUX\" for hierarchy \"secuenciador:inst14\|BUSMUX:inst5\"" {  } { { "Secuenciador/secuenciador.bdf" "inst5" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/Secuenciador/secuenciador.bdf" { { 208 256 368 296 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683900743254 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "secuenciador:inst14\|BUSMUX:inst5 " "Elaborated megafunction instantiation \"secuenciador:inst14\|BUSMUX:inst5\"" {  } { { "Secuenciador/secuenciador.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/Secuenciador/secuenciador.bdf" { { 208 256 368 296 "inst5" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683900743266 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "secuenciador:inst14\|BUSMUX:inst5 " "Instantiated megafunction \"secuenciador:inst14\|BUSMUX:inst5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 12 " "Parameter \"WIDTH\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683900743267 ""}  } { { "Secuenciador/secuenciador.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/Secuenciador/secuenciador.bdf" { { 208 256 368 296 "inst5" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683900743267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux secuenciador:inst14\|BUSMUX:inst5\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"secuenciador:inst14\|BUSMUX:inst5\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683900744010 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "secuenciador:inst14\|BUSMUX:inst5\|lpm_mux:\$00000 secuenciador:inst14\|BUSMUX:inst5 " "Elaborated megafunction instantiation \"secuenciador:inst14\|BUSMUX:inst5\|lpm_mux:\$00000\", which is child of megafunction instantiation \"secuenciador:inst14\|BUSMUX:inst5\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "Secuenciador/secuenciador.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/Secuenciador/secuenciador.bdf" { { 208 256 368 296 "inst5" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683900744024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_f7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_f7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_f7c " "Found entity 1: mux_f7c" {  } { { "db/mux_f7c.tdf" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/db/mux_f7c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683900744249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900744249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_f7c secuenciador:inst14\|BUSMUX:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated " "Elaborating entity \"mux_f7c\" for hierarchy \"secuenciador:inst14\|BUSMUX:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683900744249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logica_seleccion secuenciador:inst14\|logica_seleccion:inst3 " "Elaborating entity \"logica_seleccion\" for hierarchy \"secuenciador:inst14\|logica_seleccion:inst3\"" {  } { { "Secuenciador/secuenciador.bdf" "inst3" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/Secuenciador/secuenciador.bdf" { { 408 656 840 520 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683900744272 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SELECTOR logica_seleccion.vhd(17) " "VHDL Process Statement warning at logica_seleccion.vhd(17): inferring latch(es) for signal or variable \"SELECTOR\", which holds its previous value in one or more paths through the process" {  } { { "Secuenciador/logica_seleccion.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Secuenciador/logica_seleccion.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683900744272 "|m68hc11|secuenciador:inst14|logica_seleccion:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PL logica_seleccion.vhd(17) " "VHDL Process Statement warning at logica_seleccion.vhd(17): inferring latch(es) for signal or variable \"PL\", which holds its previous value in one or more paths through the process" {  } { { "Secuenciador/logica_seleccion.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Secuenciador/logica_seleccion.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683900744272 "|m68hc11|secuenciador:inst14|logica_seleccion:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MAP1 logica_seleccion.vhd(17) " "VHDL Process Statement warning at logica_seleccion.vhd(17): inferring latch(es) for signal or variable \"MAP1\", which holds its previous value in one or more paths through the process" {  } { { "Secuenciador/logica_seleccion.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Secuenciador/logica_seleccion.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683900744272 "|m68hc11|secuenciador:inst14|logica_seleccion:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "VECT logica_seleccion.vhd(17) " "VHDL Process Statement warning at logica_seleccion.vhd(17): inferring latch(es) for signal or variable \"VECT\", which holds its previous value in one or more paths through the process" {  } { { "Secuenciador/logica_seleccion.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Secuenciador/logica_seleccion.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683900744272 "|m68hc11|secuenciador:inst14|logica_seleccion:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECT logica_seleccion.vhd(17) " "Inferred latch for \"VECT\" at logica_seleccion.vhd(17)" {  } { { "Secuenciador/logica_seleccion.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Secuenciador/logica_seleccion.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900744276 "|m68hc11|secuenciador:inst14|logica_seleccion:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAP1 logica_seleccion.vhd(17) " "Inferred latch for \"MAP1\" at logica_seleccion.vhd(17)" {  } { { "Secuenciador/logica_seleccion.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Secuenciador/logica_seleccion.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900744276 "|m68hc11|secuenciador:inst14|logica_seleccion:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PL logica_seleccion.vhd(17) " "Inferred latch for \"PL\" at logica_seleccion.vhd(17)" {  } { { "Secuenciador/logica_seleccion.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Secuenciador/logica_seleccion.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900744276 "|m68hc11|secuenciador:inst14|logica_seleccion:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SELECTOR logica_seleccion.vhd(17) " "Inferred latch for \"SELECTOR\" at logica_seleccion.vhd(17)" {  } { { "Secuenciador/logica_seleccion.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Secuenciador/logica_seleccion.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900744277 "|m68hc11|secuenciador:inst14|logica_seleccion:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX secuenciador:inst14\|MUX:inst6 " "Elaborating entity \"MUX\" for hierarchy \"secuenciador:inst14\|MUX:inst6\"" {  } { { "Secuenciador/secuenciador.bdf" "inst6" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/Secuenciador/secuenciador.bdf" { { 40 1400 1512 128 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683900744336 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "secuenciador:inst14\|MUX:inst6 " "Elaborated megafunction instantiation \"secuenciador:inst14\|MUX:inst6\"" {  } { { "Secuenciador/secuenciador.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/Secuenciador/secuenciador.bdf" { { 40 1400 1512 128 "inst6" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683900744344 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "secuenciador:inst14\|MUX:inst6 " "Instantiated megafunction \"secuenciador:inst14\|MUX:inst6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 32 " "Parameter \"WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683900744344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHS 5 " "Parameter \"WIDTHS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683900744344 ""}  } { { "Secuenciador/secuenciador.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/Secuenciador/secuenciador.bdf" { { 40 1400 1512 128 "inst6" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683900744344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux secuenciador:inst14\|MUX:inst6\|lpm_mux:\$00001 " "Elaborating entity \"lpm_mux\" for hierarchy \"secuenciador:inst14\|MUX:inst6\|lpm_mux:\$00001\"" {  } { { "mux.tdf" "\$00001" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/mux.tdf" 43 11 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683900744466 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "secuenciador:inst14\|MUX:inst6\|lpm_mux:\$00001 secuenciador:inst14\|MUX:inst6 " "Elaborated megafunction instantiation \"secuenciador:inst14\|MUX:inst6\|lpm_mux:\$00001\", which is child of megafunction instantiation \"secuenciador:inst14\|MUX:inst6\"" {  } { { "mux.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/mux.tdf" 43 11 0 } } { "Secuenciador/secuenciador.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/Secuenciador/secuenciador.bdf" { { 40 1400 1512 128 "inst6" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683900744491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_k7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_k7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_k7c " "Found entity 1: mux_k7c" {  } { { "db/mux_k7c.tdf" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/db/mux_k7c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683900744577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900744577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_k7c secuenciador:inst14\|MUX:inst6\|lpm_mux:\$00001\|mux_k7c:auto_generated " "Elaborating entity \"mux_k7c\" for hierarchy \"secuenciador:inst14\|MUX:inst6\|lpm_mux:\$00001\|mux_k7c:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683900744577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro_MicroInst secuenciador:inst14\|registro_MicroInst:inst4 " "Elaborating entity \"registro_MicroInst\" for hierarchy \"secuenciador:inst14\|registro_MicroInst:inst4\"" {  } { { "Secuenciador/secuenciador.bdf" "inst4" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/Secuenciador/secuenciador.bdf" { { -40 144 384 72 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683900744586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl_interrupciones ctrl_interrupciones:inst3 " "Elaborating entity \"ctrl_interrupciones\" for hierarchy \"ctrl_interrupciones:inst3\"" {  } { { "m68hc11.bdf" "inst3" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 264 2088 2264 472 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683900744599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro_instruccion registro_instruccion:inst8 " "Elaborating entity \"registro_instruccion\" for hierarchy \"registro_instruccion:inst8\"" {  } { { "m68hc11.bdf" "inst8" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 224 448 680 336 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683900744613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acumulador acumulador:ACCB " "Elaborating entity \"acumulador\" for hierarchy \"acumulador:ACCB\"" {  } { { "m68hc11.bdf" "ACCB" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 152 2344 2520 296 "ACCB" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683900744627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufferDataBus bufferDataBus:BusAlta " "Elaborating entity \"bufferDataBus\" for hierarchy \"bufferDataBus:BusAlta\"" {  } { { "m68hc11.bdf" "BusAlta" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { -80 3256 3424 0 "BusAlta" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683900744640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:inst6 " "Elaborating entity \"ram\" for hierarchy \"ram:inst6\"" {  } { { "m68hc11.bdf" "inst6" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 304 3416 3528 496 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683900744650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro_direccion registro_direccion:inst " "Elaborating entity \"registro_direccion\" for hierarchy \"registro_direccion:inst\"" {  } { { "m68hc11.bdf" "inst" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 1592 3424 3536 1832 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683900744688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador contador:PC " "Elaborating entity \"contador\" for hierarchy \"contador:PC\"" {  } { { "m68hc11.bdf" "PC" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 1616 3136 3336 1792 "PC" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683900744699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_ID contador_ID:X " "Elaborating entity \"contador_ID\" for hierarchy \"contador_ID:X\"" {  } { { "m68hc11.bdf" "X" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 1616 2200 2400 1792 "X" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683900744711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "upa upa:inst1 " "Elaborating entity \"upa\" for hierarchy \"upa:inst1\"" {  } { { "m68hc11.bdf" "inst1" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 344 2608 2840 616 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683900744728 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R upa.vhd(107) " "VHDL Process Statement warning at upa.vhd(107): signal \"R\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/UPA/upa.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683900744728 "|m68hc11|upa:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S upa.vhd(108) " "VHDL Process Statement warning at upa.vhd(108): signal \"S\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/UPA/upa.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683900744728 "|m68hc11|upa:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R upa.vhd(112) " "VHDL Process Statement warning at upa.vhd(112): signal \"R\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/UPA/upa.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683900744728 "|m68hc11|upa:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S upa.vhd(113) " "VHDL Process Statement warning at upa.vhd(113): signal \"S\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/UPA/upa.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683900744728 "|m68hc11|upa:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R upa.vhd(122) " "VHDL Process Statement warning at upa.vhd(122): signal \"R\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/UPA/upa.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683900744728 "|m68hc11|upa:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S upa.vhd(123) " "VHDL Process Statement warning at upa.vhd(123): signal \"S\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/UPA/upa.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683900744728 "|m68hc11|upa:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R upa.vhd(53) " "VHDL Process Statement warning at upa.vhd(53): inferring latch(es) for signal or variable \"R\", which holds its previous value in one or more paths through the process" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/UPA/upa.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683900744748 "|m68hc11|upa:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "S upa.vhd(53) " "VHDL Process Statement warning at upa.vhd(53): inferring latch(es) for signal or variable \"S\", which holds its previous value in one or more paths through the process" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/UPA/upa.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683900744748 "|m68hc11|upa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[0\] upa.vhd(53) " "Inferred latch for \"S\[0\]\" at upa.vhd(53)" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/UPA/upa.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900744758 "|m68hc11|upa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[1\] upa.vhd(53) " "Inferred latch for \"S\[1\]\" at upa.vhd(53)" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/UPA/upa.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900744758 "|m68hc11|upa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[2\] upa.vhd(53) " "Inferred latch for \"S\[2\]\" at upa.vhd(53)" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/UPA/upa.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900744758 "|m68hc11|upa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[3\] upa.vhd(53) " "Inferred latch for \"S\[3\]\" at upa.vhd(53)" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/UPA/upa.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900744758 "|m68hc11|upa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[4\] upa.vhd(53) " "Inferred latch for \"S\[4\]\" at upa.vhd(53)" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/UPA/upa.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900744758 "|m68hc11|upa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[5\] upa.vhd(53) " "Inferred latch for \"S\[5\]\" at upa.vhd(53)" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/UPA/upa.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900744758 "|m68hc11|upa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[6\] upa.vhd(53) " "Inferred latch for \"S\[6\]\" at upa.vhd(53)" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/UPA/upa.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900744758 "|m68hc11|upa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[7\] upa.vhd(53) " "Inferred latch for \"S\[7\]\" at upa.vhd(53)" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/UPA/upa.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900744758 "|m68hc11|upa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[0\] upa.vhd(53) " "Inferred latch for \"R\[0\]\" at upa.vhd(53)" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/UPA/upa.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900744758 "|m68hc11|upa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[1\] upa.vhd(53) " "Inferred latch for \"R\[1\]\" at upa.vhd(53)" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/UPA/upa.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900744758 "|m68hc11|upa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[2\] upa.vhd(53) " "Inferred latch for \"R\[2\]\" at upa.vhd(53)" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/UPA/upa.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900744758 "|m68hc11|upa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[3\] upa.vhd(53) " "Inferred latch for \"R\[3\]\" at upa.vhd(53)" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/UPA/upa.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900744758 "|m68hc11|upa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[4\] upa.vhd(53) " "Inferred latch for \"R\[4\]\" at upa.vhd(53)" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/UPA/upa.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900744758 "|m68hc11|upa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[5\] upa.vhd(53) " "Inferred latch for \"R\[5\]\" at upa.vhd(53)" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/UPA/upa.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900744758 "|m68hc11|upa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[6\] upa.vhd(53) " "Inferred latch for \"R\[6\]\" at upa.vhd(53)" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/UPA/upa.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900744758 "|m68hc11|upa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[7\] upa.vhd(53) " "Inferred latch for \"R\[7\]\" at upa.vhd(53)" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/UPA/upa.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900744758 "|m68hc11|upa:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst13 " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst13\"" {  } { { "m68hc11.bdf" "inst13" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 568 2264 2376 656 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683900744779 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst13 " "Elaborated megafunction instantiation \"BUSMUX:inst13\"" {  } { { "m68hc11.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 568 2264 2376 656 "inst13" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683900744787 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst13 " "Instantiated megafunction \"BUSMUX:inst13\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 1 " "Parameter \"WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683900744787 ""}  } { { "m68hc11.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 568 2264 2376 656 "inst13" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683900744787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:inst13\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:inst13\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683900744795 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:inst13\|lpm_mux:\$00000 BUSMUX:inst13 " "Elaborated megafunction instantiation \"BUSMUX:inst13\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:inst13\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "m68hc11.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 568 2264 2376 656 "inst13" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683900744803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_t5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_t5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_t5c " "Found entity 1: mux_t5c" {  } { { "db/mux_t5c.tdf" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/db/mux_t5c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683900744853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900744853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_t5c BUSMUX:inst13\|lpm_mux:\$00000\|mux_t5c:auto_generated " "Elaborating entity \"mux_t5c\" for hierarchy \"BUSMUX:inst13\|lpm_mux:\$00000\|mux_t5c:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683900744863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst12 " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst12\"" {  } { { "m68hc11.bdf" "inst12" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { -32 2608 2696 80 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683900744871 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst12 " "Elaborated megafunction instantiation \"BUSMUX:inst12\"" {  } { { "m68hc11.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { -32 2608 2696 80 "inst12" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683900744887 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst12 " "Instantiated megafunction \"BUSMUX:inst12\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683900744887 ""}  } { { "m68hc11.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { -32 2608 2696 80 "inst12" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683900744887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:inst12\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:inst12\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683900744897 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:inst12\|lpm_mux:\$00000 BUSMUX:inst12 " "Elaborated megafunction instantiation \"BUSMUX:inst12\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:inst12\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "m68hc11.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { -32 2608 2696 80 "inst12" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683900744909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_46c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_46c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_46c " "Found entity 1: mux_46c" {  } { { "db/mux_46c.tdf" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/db/mux_46c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683900744954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900744954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_46c BUSMUX:inst12\|lpm_mux:\$00000\|mux_46c:auto_generated " "Elaborating entity \"mux_46c\" for hierarchy \"BUSMUX:inst12\|lpm_mux:\$00000\|mux_46c:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683900744954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro_interrupciones registro_interrupciones:IRX " "Elaborating entity \"registro_interrupciones\" for hierarchy \"registro_interrupciones:IRX\"" {  } { { "m68hc11.bdf" "IRX" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 1392 3064 3248 1504 "IRX" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683900744968 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk registro_interrupciones.vhd(45) " "VHDL Process Statement warning at registro_interrupciones.vhd(45): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Interrupciones/registro_interrupciones.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Interrupciones/registro_interrupciones.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683900744968 "|m68hc11|registro_interrupciones:IRX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "concatenador_entradas concatenador_entradas:inst2 " "Elaborating entity \"concatenador_entradas\" for hierarchy \"concatenador_entradas:inst2\"" {  } { { "m68hc11.bdf" "inst2" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 368 624 784 928 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683900744983 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"registro_direccion:inst\|valor_interno\[7\]\" " "Converted tri-state node feeding \"registro_direccion:inst\|valor_interno\[7\]\" into a selector" {  } { { "registro_direccion.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/registro_direccion.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1683900746237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"registro_direccion:inst\|valor_interno\[6\]\" " "Converted tri-state node feeding \"registro_direccion:inst\|valor_interno\[6\]\" into a selector" {  } { { "registro_direccion.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/registro_direccion.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1683900746237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"registro_direccion:inst\|valor_interno\[5\]\" " "Converted tri-state node feeding \"registro_direccion:inst\|valor_interno\[5\]\" into a selector" {  } { { "registro_direccion.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/registro_direccion.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1683900746237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"registro_direccion:inst\|valor_interno\[4\]\" " "Converted tri-state node feeding \"registro_direccion:inst\|valor_interno\[4\]\" into a selector" {  } { { "registro_direccion.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/registro_direccion.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1683900746237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"registro_direccion:inst\|valor_interno\[3\]\" " "Converted tri-state node feeding \"registro_direccion:inst\|valor_interno\[3\]\" into a selector" {  } { { "registro_direccion.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/registro_direccion.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1683900746237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"registro_direccion:inst\|valor_interno\[2\]\" " "Converted tri-state node feeding \"registro_direccion:inst\|valor_interno\[2\]\" into a selector" {  } { { "registro_direccion.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/registro_direccion.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1683900746237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"registro_direccion:inst\|valor_interno\[1\]\" " "Converted tri-state node feeding \"registro_direccion:inst\|valor_interno\[1\]\" into a selector" {  } { { "registro_direccion.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/registro_direccion.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1683900746237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"registro_direccion:inst\|valor_interno\[0\]\" " "Converted tri-state node feeding \"registro_direccion:inst\|valor_interno\[0\]\" into a selector" {  } { { "registro_direccion.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/registro_direccion.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1683900746237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"Flags:inst5\|mux3:inst10\|output\" " "Converted tri-state node feeding \"Flags:inst5\|mux3:inst10\|output\" into a selector" {  } { { "flags/mux3.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/flags/mux3.vhd" 16 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1683900746237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"Flags:inst5\|mux3:inst11\|output\" " "Converted tri-state node feeding \"Flags:inst5\|mux3:inst11\|output\" into a selector" {  } { { "flags/mux3.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/flags/mux3.vhd" 16 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1683900746237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "contador_ID:Y\|R15~synth " "Converted tri-state buffer \"contador_ID:Y\|R15~synth\" feeding internal logic into a wire" {  } { { "Contador/contador_id.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Contador/contador_id.vhd" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1683900746237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "contador_ID:Y\|R0~synth " "Converted tri-state buffer \"contador_ID:Y\|R0~synth\" feeding internal logic into a wire" {  } { { "Contador/contador_id.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Contador/contador_id.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1683900746237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "contador_ID:X\|R15~synth " "Converted tri-state buffer \"contador_ID:X\|R15~synth\" feeding internal logic into a wire" {  } { { "Contador/contador_id.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Contador/contador_id.vhd" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1683900746237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "contador_ID:X\|R0~synth " "Converted tri-state buffer \"contador_ID:X\|R0~synth\" feeding internal logic into a wire" {  } { { "Contador/contador_id.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Contador/contador_id.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1683900746237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "contador:AP\|R15~synth " "Converted tri-state buffer \"contador:AP\|R15~synth\" feeding internal logic into a wire" {  } { { "Contador/contador.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Contador/contador.vhd" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1683900746237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "contador:AP\|R0~synth " "Converted tri-state buffer \"contador:AP\|R0~synth\" feeding internal logic into a wire" {  } { { "Contador/contador.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Contador/contador.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1683900746237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "contador:PC\|R15~synth " "Converted tri-state buffer \"contador:PC\|R15~synth\" feeding internal logic into a wire" {  } { { "Contador/contador.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Contador/contador.vhd" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1683900746237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "contador:PC\|R0~synth " "Converted tri-state buffer \"contador:PC\|R0~synth\" feeding internal logic into a wire" {  } { { "Contador/contador.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Contador/contador.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1683900746237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"secuenciador:inst14\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[11\]\" " "Converted tri-state node feeding \"secuenciador:inst14\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[11\]\" into a selector" {  } { { "db/mux_f7c.tdf" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/db/mux_f7c.tdf" 29 13 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1683900746237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"secuenciador:inst14\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[10\]\" " "Converted tri-state node feeding \"secuenciador:inst14\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[10\]\" into a selector" {  } { { "db/mux_f7c.tdf" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/db/mux_f7c.tdf" 29 13 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1683900746237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"secuenciador:inst14\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[9\]\" " "Converted tri-state node feeding \"secuenciador:inst14\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[9\]\" into a selector" {  } { { "db/mux_f7c.tdf" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/db/mux_f7c.tdf" 29 13 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1683900746237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"secuenciador:inst14\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[8\]\" " "Converted tri-state node feeding \"secuenciador:inst14\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[8\]\" into a selector" {  } { { "db/mux_f7c.tdf" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/db/mux_f7c.tdf" 29 13 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1683900746237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"secuenciador:inst14\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[7\]\" " "Converted tri-state node feeding \"secuenciador:inst14\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[7\]\" into a selector" {  } { { "db/mux_f7c.tdf" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/db/mux_f7c.tdf" 29 13 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1683900746237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"secuenciador:inst14\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[6\]\" " "Converted tri-state node feeding \"secuenciador:inst14\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[6\]\" into a selector" {  } { { "db/mux_f7c.tdf" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/db/mux_f7c.tdf" 29 13 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1683900746237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"secuenciador:inst14\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[5\]\" " "Converted tri-state node feeding \"secuenciador:inst14\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[5\]\" into a selector" {  } { { "db/mux_f7c.tdf" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/db/mux_f7c.tdf" 29 13 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1683900746237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"secuenciador:inst14\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[4\]\" " "Converted tri-state node feeding \"secuenciador:inst14\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[4\]\" into a selector" {  } { { "db/mux_f7c.tdf" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/db/mux_f7c.tdf" 29 13 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1683900746237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"secuenciador:inst14\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[3\]\" " "Converted tri-state node feeding \"secuenciador:inst14\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[3\]\" into a selector" {  } { { "db/mux_f7c.tdf" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/db/mux_f7c.tdf" 29 13 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1683900746237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"secuenciador:inst14\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[2\]\" " "Converted tri-state node feeding \"secuenciador:inst14\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[2\]\" into a selector" {  } { { "db/mux_f7c.tdf" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/db/mux_f7c.tdf" 29 13 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1683900746237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"secuenciador:inst14\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[1\]\" " "Converted tri-state node feeding \"secuenciador:inst14\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[1\]\" into a selector" {  } { { "db/mux_f7c.tdf" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/db/mux_f7c.tdf" 29 13 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1683900746237 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"secuenciador:inst14\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[0\]\" " "Converted tri-state node feeding \"secuenciador:inst14\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[0\]\" into a selector" {  } { { "db/mux_f7c.tdf" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/db/mux_f7c.tdf" 29 13 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1683900746237 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1683900746237 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:inst1\|S\[0\] " "LATCH primitive \"upa:inst1\|S\[0\]\" is permanently enabled" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/UPA/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683900746386 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:inst1\|S\[1\] " "LATCH primitive \"upa:inst1\|S\[1\]\" is permanently enabled" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/UPA/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683900746386 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:inst1\|S\[2\] " "LATCH primitive \"upa:inst1\|S\[2\]\" is permanently enabled" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/UPA/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683900746386 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:inst1\|S\[3\] " "LATCH primitive \"upa:inst1\|S\[3\]\" is permanently enabled" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/UPA/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683900746386 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:inst1\|S\[4\] " "LATCH primitive \"upa:inst1\|S\[4\]\" is permanently enabled" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/UPA/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683900746386 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:inst1\|S\[5\] " "LATCH primitive \"upa:inst1\|S\[5\]\" is permanently enabled" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/UPA/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683900746386 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:inst1\|S\[6\] " "LATCH primitive \"upa:inst1\|S\[6\]\" is permanently enabled" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/UPA/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683900746386 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:inst1\|S\[7\] " "LATCH primitive \"upa:inst1\|S\[7\]\" is permanently enabled" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/UPA/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683900746386 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:inst1\|R\[0\] " "LATCH primitive \"upa:inst1\|R\[0\]\" is permanently enabled" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/UPA/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683900746386 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:inst1\|R\[1\] " "LATCH primitive \"upa:inst1\|R\[1\]\" is permanently enabled" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/UPA/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683900746386 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:inst1\|R\[2\] " "LATCH primitive \"upa:inst1\|R\[2\]\" is permanently enabled" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/UPA/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683900746386 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:inst1\|R\[3\] " "LATCH primitive \"upa:inst1\|R\[3\]\" is permanently enabled" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/UPA/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683900746386 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:inst1\|R\[4\] " "LATCH primitive \"upa:inst1\|R\[4\]\" is permanently enabled" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/UPA/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683900746386 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:inst1\|R\[5\] " "LATCH primitive \"upa:inst1\|R\[5\]\" is permanently enabled" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/UPA/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683900746386 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:inst1\|R\[6\] " "LATCH primitive \"upa:inst1\|R\[6\]\" is permanently enabled" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/UPA/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683900746386 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:inst1\|R\[7\] " "LATCH primitive \"upa:inst1\|R\[7\]\" is permanently enabled" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/UPA/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683900746386 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:inst1\|S\[0\] " "LATCH primitive \"upa:inst1\|S\[0\]\" is permanently enabled" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/UPA/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683900746396 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:inst1\|S\[1\] " "LATCH primitive \"upa:inst1\|S\[1\]\" is permanently enabled" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/UPA/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683900746396 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:inst1\|S\[2\] " "LATCH primitive \"upa:inst1\|S\[2\]\" is permanently enabled" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/UPA/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683900746396 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:inst1\|S\[3\] " "LATCH primitive \"upa:inst1\|S\[3\]\" is permanently enabled" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/UPA/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683900746396 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:inst1\|S\[4\] " "LATCH primitive \"upa:inst1\|S\[4\]\" is permanently enabled" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/UPA/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683900746396 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:inst1\|S\[5\] " "LATCH primitive \"upa:inst1\|S\[5\]\" is permanently enabled" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/UPA/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683900746396 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:inst1\|S\[6\] " "LATCH primitive \"upa:inst1\|S\[6\]\" is permanently enabled" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/UPA/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683900746396 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:inst1\|S\[7\] " "LATCH primitive \"upa:inst1\|S\[7\]\" is permanently enabled" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/UPA/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683900746396 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:inst1\|R\[0\] " "LATCH primitive \"upa:inst1\|R\[0\]\" is permanently enabled" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/UPA/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683900746396 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:inst1\|R\[1\] " "LATCH primitive \"upa:inst1\|R\[1\]\" is permanently enabled" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/UPA/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683900746396 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:inst1\|R\[2\] " "LATCH primitive \"upa:inst1\|R\[2\]\" is permanently enabled" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/UPA/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683900746396 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:inst1\|R\[3\] " "LATCH primitive \"upa:inst1\|R\[3\]\" is permanently enabled" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/UPA/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683900746396 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:inst1\|R\[4\] " "LATCH primitive \"upa:inst1\|R\[4\]\" is permanently enabled" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/UPA/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683900746396 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:inst1\|R\[5\] " "LATCH primitive \"upa:inst1\|R\[5\]\" is permanently enabled" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/UPA/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683900746396 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:inst1\|R\[6\] " "LATCH primitive \"upa:inst1\|R\[6\]\" is permanently enabled" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/UPA/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683900746396 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:inst1\|R\[7\] " "LATCH primitive \"upa:inst1\|R\[7\]\" is permanently enabled" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/UPA/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683900746396 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "ram:inst6\|mem " "RAM logic \"ram:inst6\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "RAM/ram.vhd" "mem" { Text "C:/intelFPGA_lite/18.0/oac/CISC/RAM/ram.vhd" 17 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1683900746656 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1683900746656 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Flags:inst5\|registro:inst5\|SALIDA bufferDataBus:BusBaja\|PortR\[5\] " "Removed fan-out from the always-disabled I/O buffer \"Flags:inst5\|registro:inst5\|SALIDA\" to the node \"bufferDataBus:BusBaja\|PortR\[5\]\"" {  } { { "flags/registro.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/flags/registro.vhd" 9 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683900747282 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Flags:inst5\|registro:inst3\|SALIDA bufferDataBus:BusBaja\|PortR\[3\] " "Removed fan-out from the always-disabled I/O buffer \"Flags:inst5\|registro:inst3\|SALIDA\" to the node \"bufferDataBus:BusBaja\|PortR\[3\]\"" {  } { { "flags/registro.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/flags/registro.vhd" 9 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683900747282 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "registro_interrupciones:IRI\|D\[3\] bufferDataBus:BusBaja\|PortR\[3\] " "Removed fan-out from the always-disabled I/O buffer \"registro_interrupciones:IRI\|D\[3\]\" to the node \"bufferDataBus:BusBaja\|PortR\[3\]\"" {  } { { "Interrupciones/registro_interrupciones.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Interrupciones/registro_interrupciones.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683900747282 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Flags:inst5\|registro:inst2\|SALIDA bufferDataBus:BusBaja\|PortR\[2\] " "Removed fan-out from the always-disabled I/O buffer \"Flags:inst5\|registro:inst2\|SALIDA\" to the node \"bufferDataBus:BusBaja\|PortR\[2\]\"" {  } { { "flags/registro.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/flags/registro.vhd" 9 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683900747282 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Flags:inst5\|registro:inst1\|SALIDA bufferDataBus:BusBaja\|PortR\[1\] " "Removed fan-out from the always-disabled I/O buffer \"Flags:inst5\|registro:inst1\|SALIDA\" to the node \"bufferDataBus:BusBaja\|PortR\[1\]\"" {  } { { "flags/registro.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/flags/registro.vhd" 9 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683900747282 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Flags:inst5\|registro:inst\|SALIDA bufferDataBus:BusBaja\|PortR\[0\] " "Removed fan-out from the always-disabled I/O buffer \"Flags:inst5\|registro:inst\|SALIDA\" to the node \"bufferDataBus:BusBaja\|PortR\[0\]\"" {  } { { "flags/registro.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/flags/registro.vhd" 9 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683900747282 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "bufferDataBus:BusAlta\|PortR\[7\] bufferDataBus:BusAlta\|PortL\[7\] " "Removed fan-out from the always-disabled I/O buffer \"bufferDataBus:BusAlta\|PortR\[7\]\" to the node \"bufferDataBus:BusAlta\|PortL\[7\]\"" {  } { { "bufferDataBus.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/bufferDataBus.vhd" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683900747282 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "bufferDataBus:BusBaja\|PortR\[7\] bufferDataBus:BusAlta\|PortL\[7\] " "Removed fan-out from the always-disabled I/O buffer \"bufferDataBus:BusBaja\|PortR\[7\]\" to the node \"bufferDataBus:BusAlta\|PortL\[7\]\"" {  } { { "bufferDataBus.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/bufferDataBus.vhd" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683900747282 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "bufferDataBus:BusAlta\|PortR\[6\] bufferDataBus:BusAlta\|PortL\[6\] " "Removed fan-out from the always-disabled I/O buffer \"bufferDataBus:BusAlta\|PortR\[6\]\" to the node \"bufferDataBus:BusAlta\|PortL\[6\]\"" {  } { { "bufferDataBus.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/bufferDataBus.vhd" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683900747282 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "bufferDataBus:BusBaja\|PortR\[6\] bufferDataBus:BusAlta\|PortL\[6\] " "Removed fan-out from the always-disabled I/O buffer \"bufferDataBus:BusBaja\|PortR\[6\]\" to the node \"bufferDataBus:BusAlta\|PortL\[6\]\"" {  } { { "bufferDataBus.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/bufferDataBus.vhd" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683900747282 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "bufferDataBus:BusAlta\|PortR\[5\] bufferDataBus:BusAlta\|PortL\[5\] " "Removed fan-out from the always-disabled I/O buffer \"bufferDataBus:BusAlta\|PortR\[5\]\" to the node \"bufferDataBus:BusAlta\|PortL\[5\]\"" {  } { { "bufferDataBus.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/bufferDataBus.vhd" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683900747282 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "bufferDataBus:BusBaja\|PortR\[5\] bufferDataBus:BusAlta\|PortL\[5\] " "Removed fan-out from the always-disabled I/O buffer \"bufferDataBus:BusBaja\|PortR\[5\]\" to the node \"bufferDataBus:BusAlta\|PortL\[5\]\"" {  } { { "bufferDataBus.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/bufferDataBus.vhd" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683900747282 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "bufferDataBus:BusAlta\|PortR\[4\] bufferDataBus:BusAlta\|PortL\[4\] " "Removed fan-out from the always-disabled I/O buffer \"bufferDataBus:BusAlta\|PortR\[4\]\" to the node \"bufferDataBus:BusAlta\|PortL\[4\]\"" {  } { { "bufferDataBus.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/bufferDataBus.vhd" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683900747282 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "bufferDataBus:BusBaja\|PortR\[4\] bufferDataBus:BusAlta\|PortL\[4\] " "Removed fan-out from the always-disabled I/O buffer \"bufferDataBus:BusBaja\|PortR\[4\]\" to the node \"bufferDataBus:BusAlta\|PortL\[4\]\"" {  } { { "bufferDataBus.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/bufferDataBus.vhd" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683900747282 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "bufferDataBus:BusAlta\|PortR\[3\] bufferDataBus:BusAlta\|PortL\[3\] " "Removed fan-out from the always-disabled I/O buffer \"bufferDataBus:BusAlta\|PortR\[3\]\" to the node \"bufferDataBus:BusAlta\|PortL\[3\]\"" {  } { { "bufferDataBus.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/bufferDataBus.vhd" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683900747282 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "bufferDataBus:BusBaja\|PortR\[3\] bufferDataBus:BusAlta\|PortL\[3\] " "Removed fan-out from the always-disabled I/O buffer \"bufferDataBus:BusBaja\|PortR\[3\]\" to the node \"bufferDataBus:BusAlta\|PortL\[3\]\"" {  } { { "bufferDataBus.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/bufferDataBus.vhd" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683900747282 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "bufferDataBus:BusAlta\|PortR\[2\] bufferDataBus:BusAlta\|PortL\[2\] " "Removed fan-out from the always-disabled I/O buffer \"bufferDataBus:BusAlta\|PortR\[2\]\" to the node \"bufferDataBus:BusAlta\|PortL\[2\]\"" {  } { { "bufferDataBus.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/bufferDataBus.vhd" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683900747282 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "bufferDataBus:BusBaja\|PortR\[2\] bufferDataBus:BusAlta\|PortL\[2\] " "Removed fan-out from the always-disabled I/O buffer \"bufferDataBus:BusBaja\|PortR\[2\]\" to the node \"bufferDataBus:BusAlta\|PortL\[2\]\"" {  } { { "bufferDataBus.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/bufferDataBus.vhd" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683900747282 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "bufferDataBus:BusAlta\|PortR\[1\] bufferDataBus:BusAlta\|PortL\[1\] " "Removed fan-out from the always-disabled I/O buffer \"bufferDataBus:BusAlta\|PortR\[1\]\" to the node \"bufferDataBus:BusAlta\|PortL\[1\]\"" {  } { { "bufferDataBus.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/bufferDataBus.vhd" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683900747282 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "bufferDataBus:BusBaja\|PortR\[1\] bufferDataBus:BusAlta\|PortL\[1\] " "Removed fan-out from the always-disabled I/O buffer \"bufferDataBus:BusBaja\|PortR\[1\]\" to the node \"bufferDataBus:BusAlta\|PortL\[1\]\"" {  } { { "bufferDataBus.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/bufferDataBus.vhd" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683900747282 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "bufferDataBus:BusAlta\|PortR\[0\] bufferDataBus:BusAlta\|PortL\[0\] " "Removed fan-out from the always-disabled I/O buffer \"bufferDataBus:BusAlta\|PortR\[0\]\" to the node \"bufferDataBus:BusAlta\|PortL\[0\]\"" {  } { { "bufferDataBus.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/bufferDataBus.vhd" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683900747282 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "bufferDataBus:BusBaja\|PortR\[0\] bufferDataBus:BusAlta\|PortL\[0\] " "Removed fan-out from the always-disabled I/O buffer \"bufferDataBus:BusBaja\|PortR\[0\]\" to the node \"bufferDataBus:BusAlta\|PortL\[0\]\"" {  } { { "bufferDataBus.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/bufferDataBus.vhd" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683900747282 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_ID:Y\|D\[7\] registro_instruccion:inst8\|valor_interno\[11\] " "Removed fan-out from the always-disabled I/O buffer \"contador_ID:Y\|D\[7\]\" to the node \"registro_instruccion:inst8\|valor_interno\[11\]\"" {  } { { "Contador/contador_id.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Contador/contador_id.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683900747282 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_ID:X\|D\[7\] registro_instruccion:inst8\|valor_interno\[11\] " "Removed fan-out from the always-disabled I/O buffer \"contador_ID:X\|D\[7\]\" to the node \"registro_instruccion:inst8\|valor_interno\[11\]\"" {  } { { "Contador/contador_id.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Contador/contador_id.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683900747282 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Flags:inst5\|registro:inst7\|SALIDA registro_instruccion:inst8\|valor_interno\[11\] " "Removed fan-out from the always-disabled I/O buffer \"Flags:inst5\|registro:inst7\|SALIDA\" to the node \"registro_instruccion:inst8\|valor_interno\[11\]\"" {  } { { "flags/registro.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/flags/registro.vhd" 9 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683900747282 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador:AP\|D\[7\] registro_instruccion:inst8\|valor_interno\[11\] " "Removed fan-out from the always-disabled I/O buffer \"contador:AP\|D\[7\]\" to the node \"registro_instruccion:inst8\|valor_interno\[11\]\"" {  } { { "Contador/contador.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Contador/contador.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683900747282 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "registro_interrupciones:IRI\|D\[7\] registro_instruccion:inst8\|valor_interno\[11\] " "Removed fan-out from the always-disabled I/O buffer \"registro_interrupciones:IRI\|D\[7\]\" to the node \"registro_instruccion:inst8\|valor_interno\[11\]\"" {  } { { "Interrupciones/registro_interrupciones.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Interrupciones/registro_interrupciones.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683900747282 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_ID:Y\|D\[6\] registro_instruccion:inst8\|valor_interno\[10\] " "Removed fan-out from the always-disabled I/O buffer \"contador_ID:Y\|D\[6\]\" to the node \"registro_instruccion:inst8\|valor_interno\[10\]\"" {  } { { "Contador/contador_id.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Contador/contador_id.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683900747282 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_ID:X\|D\[6\] registro_instruccion:inst8\|valor_interno\[10\] " "Removed fan-out from the always-disabled I/O buffer \"contador_ID:X\|D\[6\]\" to the node \"registro_instruccion:inst8\|valor_interno\[10\]\"" {  } { { "Contador/contador_id.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Contador/contador_id.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683900747282 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Flags:inst5\|registro:inst6\|SALIDA registro_instruccion:inst8\|valor_interno\[10\] " "Removed fan-out from the always-disabled I/O buffer \"Flags:inst5\|registro:inst6\|SALIDA\" to the node \"registro_instruccion:inst8\|valor_interno\[10\]\"" {  } { { "flags/registro.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/flags/registro.vhd" 9 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683900747282 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador:AP\|D\[6\] registro_instruccion:inst8\|valor_interno\[10\] " "Removed fan-out from the always-disabled I/O buffer \"contador:AP\|D\[6\]\" to the node \"registro_instruccion:inst8\|valor_interno\[10\]\"" {  } { { "Contador/contador.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Contador/contador.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683900747282 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "registro_interrupciones:IRI\|D\[6\] registro_instruccion:inst8\|valor_interno\[10\] " "Removed fan-out from the always-disabled I/O buffer \"registro_interrupciones:IRI\|D\[6\]\" to the node \"registro_instruccion:inst8\|valor_interno\[10\]\"" {  } { { "Interrupciones/registro_interrupciones.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Interrupciones/registro_interrupciones.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683900747282 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_ID:Y\|D\[5\] registro_instruccion:inst8\|valor_interno\[9\] " "Removed fan-out from the always-disabled I/O buffer \"contador_ID:Y\|D\[5\]\" to the node \"registro_instruccion:inst8\|valor_interno\[9\]\"" {  } { { "Contador/contador_id.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Contador/contador_id.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683900747282 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_ID:X\|D\[5\] registro_instruccion:inst8\|valor_interno\[9\] " "Removed fan-out from the always-disabled I/O buffer \"contador_ID:X\|D\[5\]\" to the node \"registro_instruccion:inst8\|valor_interno\[9\]\"" {  } { { "Contador/contador_id.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Contador/contador_id.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683900747282 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador:AP\|D\[5\] registro_instruccion:inst8\|valor_interno\[9\] " "Removed fan-out from the always-disabled I/O buffer \"contador:AP\|D\[5\]\" to the node \"registro_instruccion:inst8\|valor_interno\[9\]\"" {  } { { "Contador/contador.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Contador/contador.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683900747282 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "registro_interrupciones:IRI\|D\[5\] registro_instruccion:inst8\|valor_interno\[9\] " "Removed fan-out from the always-disabled I/O buffer \"registro_interrupciones:IRI\|D\[5\]\" to the node \"registro_instruccion:inst8\|valor_interno\[9\]\"" {  } { { "Interrupciones/registro_interrupciones.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Interrupciones/registro_interrupciones.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683900747282 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_ID:Y\|D\[4\] registro_instruccion:inst8\|valor_interno\[8\] " "Removed fan-out from the always-disabled I/O buffer \"contador_ID:Y\|D\[4\]\" to the node \"registro_instruccion:inst8\|valor_interno\[8\]\"" {  } { { "Contador/contador_id.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Contador/contador_id.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683900747282 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_ID:X\|D\[4\] registro_instruccion:inst8\|valor_interno\[8\] " "Removed fan-out from the always-disabled I/O buffer \"contador_ID:X\|D\[4\]\" to the node \"registro_instruccion:inst8\|valor_interno\[8\]\"" {  } { { "Contador/contador_id.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Contador/contador_id.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683900747282 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Flags:inst5\|registro:inst4\|SALIDA registro_instruccion:inst8\|valor_interno\[8\] " "Removed fan-out from the always-disabled I/O buffer \"Flags:inst5\|registro:inst4\|SALIDA\" to the node \"registro_instruccion:inst8\|valor_interno\[8\]\"" {  } { { "flags/registro.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/flags/registro.vhd" 9 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683900747282 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador:AP\|D\[4\] registro_instruccion:inst8\|valor_interno\[8\] " "Removed fan-out from the always-disabled I/O buffer \"contador:AP\|D\[4\]\" to the node \"registro_instruccion:inst8\|valor_interno\[8\]\"" {  } { { "Contador/contador.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Contador/contador.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683900747282 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "registro_interrupciones:IRI\|D\[4\] registro_instruccion:inst8\|valor_interno\[8\] " "Removed fan-out from the always-disabled I/O buffer \"registro_interrupciones:IRI\|D\[4\]\" to the node \"registro_instruccion:inst8\|valor_interno\[8\]\"" {  } { { "Interrupciones/registro_interrupciones.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Interrupciones/registro_interrupciones.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683900747282 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_ID:Y\|D\[3\] registro_instruccion:inst8\|valor_interno\[7\] " "Removed fan-out from the always-disabled I/O buffer \"contador_ID:Y\|D\[3\]\" to the node \"registro_instruccion:inst8\|valor_interno\[7\]\"" {  } { { "Contador/contador_id.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Contador/contador_id.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683900747282 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_ID:X\|D\[3\] registro_instruccion:inst8\|valor_interno\[7\] " "Removed fan-out from the always-disabled I/O buffer \"contador_ID:X\|D\[3\]\" to the node \"registro_instruccion:inst8\|valor_interno\[7\]\"" {  } { { "Contador/contador_id.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Contador/contador_id.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683900747282 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador:AP\|D\[3\] registro_instruccion:inst8\|valor_interno\[7\] " "Removed fan-out from the always-disabled I/O buffer \"contador:AP\|D\[3\]\" to the node \"registro_instruccion:inst8\|valor_interno\[7\]\"" {  } { { "Contador/contador.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Contador/contador.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683900747282 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_ID:Y\|D\[2\] registro_instruccion:inst8\|valor_interno\[6\] " "Removed fan-out from the always-disabled I/O buffer \"contador_ID:Y\|D\[2\]\" to the node \"registro_instruccion:inst8\|valor_interno\[6\]\"" {  } { { "Contador/contador_id.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Contador/contador_id.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683900747282 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_ID:X\|D\[2\] registro_instruccion:inst8\|valor_interno\[6\] " "Removed fan-out from the always-disabled I/O buffer \"contador_ID:X\|D\[2\]\" to the node \"registro_instruccion:inst8\|valor_interno\[6\]\"" {  } { { "Contador/contador_id.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Contador/contador_id.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683900747282 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador:AP\|D\[2\] registro_instruccion:inst8\|valor_interno\[6\] " "Removed fan-out from the always-disabled I/O buffer \"contador:AP\|D\[2\]\" to the node \"registro_instruccion:inst8\|valor_interno\[6\]\"" {  } { { "Contador/contador.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Contador/contador.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683900747282 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "registro_interrupciones:IRI\|D\[2\] registro_instruccion:inst8\|valor_interno\[6\] " "Removed fan-out from the always-disabled I/O buffer \"registro_interrupciones:IRI\|D\[2\]\" to the node \"registro_instruccion:inst8\|valor_interno\[6\]\"" {  } { { "Interrupciones/registro_interrupciones.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Interrupciones/registro_interrupciones.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683900747282 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_ID:Y\|D\[1\] registro_instruccion:inst8\|valor_interno\[5\] " "Removed fan-out from the always-disabled I/O buffer \"contador_ID:Y\|D\[1\]\" to the node \"registro_instruccion:inst8\|valor_interno\[5\]\"" {  } { { "Contador/contador_id.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Contador/contador_id.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683900747282 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_ID:X\|D\[1\] registro_instruccion:inst8\|valor_interno\[5\] " "Removed fan-out from the always-disabled I/O buffer \"contador_ID:X\|D\[1\]\" to the node \"registro_instruccion:inst8\|valor_interno\[5\]\"" {  } { { "Contador/contador_id.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Contador/contador_id.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683900747282 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador:AP\|D\[1\] registro_instruccion:inst8\|valor_interno\[5\] " "Removed fan-out from the always-disabled I/O buffer \"contador:AP\|D\[1\]\" to the node \"registro_instruccion:inst8\|valor_interno\[5\]\"" {  } { { "Contador/contador.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Contador/contador.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683900747282 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "registro_interrupciones:IRI\|D\[1\] registro_instruccion:inst8\|valor_interno\[5\] " "Removed fan-out from the always-disabled I/O buffer \"registro_interrupciones:IRI\|D\[1\]\" to the node \"registro_instruccion:inst8\|valor_interno\[5\]\"" {  } { { "Interrupciones/registro_interrupciones.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Interrupciones/registro_interrupciones.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683900747282 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_ID:Y\|D\[0\] registro_instruccion:inst8\|valor_interno\[4\] " "Removed fan-out from the always-disabled I/O buffer \"contador_ID:Y\|D\[0\]\" to the node \"registro_instruccion:inst8\|valor_interno\[4\]\"" {  } { { "Contador/contador_id.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Contador/contador_id.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683900747282 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_ID:X\|D\[0\] registro_instruccion:inst8\|valor_interno\[4\] " "Removed fan-out from the always-disabled I/O buffer \"contador_ID:X\|D\[0\]\" to the node \"registro_instruccion:inst8\|valor_interno\[4\]\"" {  } { { "Contador/contador_id.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Contador/contador_id.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683900747282 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador:AP\|D\[0\] registro_instruccion:inst8\|valor_interno\[4\] " "Removed fan-out from the always-disabled I/O buffer \"contador:AP\|D\[0\]\" to the node \"registro_instruccion:inst8\|valor_interno\[4\]\"" {  } { { "Contador/contador.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Contador/contador.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683900747282 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "registro_interrupciones:IRI\|D\[0\] registro_instruccion:inst8\|valor_interno\[4\] " "Removed fan-out from the always-disabled I/O buffer \"registro_interrupciones:IRI\|D\[0\]\" to the node \"registro_instruccion:inst8\|valor_interno\[4\]\"" {  } { { "Interrupciones/registro_interrupciones.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Interrupciones/registro_interrupciones.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683900747282 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_ID:Y\|C\[7\] acumulador:ACCA\|data_out\[7\] " "Removed fan-out from the always-disabled I/O buffer \"contador_ID:Y\|C\[7\]\" to the node \"acumulador:ACCA\|data_out\[7\]\"" {  } { { "Contador/contador_id.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Contador/contador_id.vhd" 9 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683900747282 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_ID:X\|C\[7\] acumulador:ACCA\|data_out\[7\] " "Removed fan-out from the always-disabled I/O buffer \"contador_ID:X\|C\[7\]\" to the node \"acumulador:ACCA\|data_out\[7\]\"" {  } { { "Contador/contador_id.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Contador/contador_id.vhd" 9 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683900747282 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador:AP\|C\[7\] acumulador:ACCA\|data_out\[7\] " "Removed fan-out from the always-disabled I/O buffer \"contador:AP\|C\[7\]\" to the node \"acumulador:ACCA\|data_out\[7\]\"" {  } { { "Contador/contador.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Contador/contador.vhd" 9 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683900747282 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "registro_interrupciones:IRI\|C\[7\] acumulador:ACCA\|data_out\[7\] " "Removed fan-out from the always-disabled I/O buffer \"registro_interrupciones:IRI\|C\[7\]\" to the node \"acumulador:ACCA\|data_out\[7\]\"" {  } { { "Interrupciones/registro_interrupciones.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Interrupciones/registro_interrupciones.vhd" 9 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683900747282 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_ID:Y\|C\[6\] acumulador:ACCA\|data_out\[6\] " "Removed fan-out from the always-disabled I/O buffer \"contador_ID:Y\|C\[6\]\" to the node \"acumulador:ACCA\|data_out\[6\]\"" {  } { { "Contador/contador_id.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Contador/contador_id.vhd" 9 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683900747282 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_ID:X\|C\[6\] acumulador:ACCA\|data_out\[6\] " "Removed fan-out from the always-disabled I/O buffer \"contador_ID:X\|C\[6\]\" to the node \"acumulador:ACCA\|data_out\[6\]\"" {  } { { "Contador/contador_id.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Contador/contador_id.vhd" 9 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683900747282 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador:AP\|C\[6\] acumulador:ACCA\|data_out\[6\] " "Removed fan-out from the always-disabled I/O buffer \"contador:AP\|C\[6\]\" to the node \"acumulador:ACCA\|data_out\[6\]\"" {  } { { "Contador/contador.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Contador/contador.vhd" 9 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683900747282 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "registro_interrupciones:IRI\|C\[6\] acumulador:ACCA\|data_out\[6\] " "Removed fan-out from the always-disabled I/O buffer \"registro_interrupciones:IRI\|C\[6\]\" to the node \"acumulador:ACCA\|data_out\[6\]\"" {  } { { "Interrupciones/registro_interrupciones.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Interrupciones/registro_interrupciones.vhd" 9 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683900747282 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_ID:Y\|C\[5\] acumulador:ACCA\|data_out\[5\] " "Removed fan-out from the always-disabled I/O buffer \"contador_ID:Y\|C\[5\]\" to the node \"acumulador:ACCA\|data_out\[5\]\"" {  } { { "Contador/contador_id.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Contador/contador_id.vhd" 9 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683900747282 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_ID:X\|C\[5\] acumulador:ACCA\|data_out\[5\] " "Removed fan-out from the always-disabled I/O buffer \"contador_ID:X\|C\[5\]\" to the node \"acumulador:ACCA\|data_out\[5\]\"" {  } { { "Contador/contador_id.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Contador/contador_id.vhd" 9 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683900747282 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador:AP\|C\[5\] acumulador:ACCA\|data_out\[5\] " "Removed fan-out from the always-disabled I/O buffer \"contador:AP\|C\[5\]\" to the node \"acumulador:ACCA\|data_out\[5\]\"" {  } { { "Contador/contador.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Contador/contador.vhd" 9 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683900747282 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "registro_interrupciones:IRI\|C\[5\] acumulador:ACCA\|data_out\[5\] " "Removed fan-out from the always-disabled I/O buffer \"registro_interrupciones:IRI\|C\[5\]\" to the node \"acumulador:ACCA\|data_out\[5\]\"" {  } { { "Interrupciones/registro_interrupciones.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Interrupciones/registro_interrupciones.vhd" 9 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683900747282 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_ID:Y\|C\[4\] acumulador:ACCA\|data_out\[4\] " "Removed fan-out from the always-disabled I/O buffer \"contador_ID:Y\|C\[4\]\" to the node \"acumulador:ACCA\|data_out\[4\]\"" {  } { { "Contador/contador_id.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Contador/contador_id.vhd" 9 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683900747282 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_ID:X\|C\[4\] acumulador:ACCA\|data_out\[4\] " "Removed fan-out from the always-disabled I/O buffer \"contador_ID:X\|C\[4\]\" to the node \"acumulador:ACCA\|data_out\[4\]\"" {  } { { "Contador/contador_id.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Contador/contador_id.vhd" 9 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683900747282 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador:AP\|C\[4\] acumulador:ACCA\|data_out\[4\] " "Removed fan-out from the always-disabled I/O buffer \"contador:AP\|C\[4\]\" to the node \"acumulador:ACCA\|data_out\[4\]\"" {  } { { "Contador/contador.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Contador/contador.vhd" 9 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683900747282 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "registro_interrupciones:IRI\|C\[4\] acumulador:ACCA\|data_out\[4\] " "Removed fan-out from the always-disabled I/O buffer \"registro_interrupciones:IRI\|C\[4\]\" to the node \"acumulador:ACCA\|data_out\[4\]\"" {  } { { "Interrupciones/registro_interrupciones.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Interrupciones/registro_interrupciones.vhd" 9 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683900747282 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_ID:Y\|C\[3\] acumulador:ACCA\|data_out\[3\] " "Removed fan-out from the always-disabled I/O buffer \"contador_ID:Y\|C\[3\]\" to the node \"acumulador:ACCA\|data_out\[3\]\"" {  } { { "Contador/contador_id.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Contador/contador_id.vhd" 9 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683900747282 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_ID:X\|C\[3\] acumulador:ACCA\|data_out\[3\] " "Removed fan-out from the always-disabled I/O buffer \"contador_ID:X\|C\[3\]\" to the node \"acumulador:ACCA\|data_out\[3\]\"" {  } { { "Contador/contador_id.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Contador/contador_id.vhd" 9 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683900747282 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador:AP\|C\[3\] acumulador:ACCA\|data_out\[3\] " "Removed fan-out from the always-disabled I/O buffer \"contador:AP\|C\[3\]\" to the node \"acumulador:ACCA\|data_out\[3\]\"" {  } { { "Contador/contador.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Contador/contador.vhd" 9 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683900747282 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "registro_interrupciones:IRI\|C\[3\] acumulador:ACCA\|data_out\[3\] " "Removed fan-out from the always-disabled I/O buffer \"registro_interrupciones:IRI\|C\[3\]\" to the node \"acumulador:ACCA\|data_out\[3\]\"" {  } { { "Interrupciones/registro_interrupciones.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Interrupciones/registro_interrupciones.vhd" 9 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683900747282 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_ID:Y\|C\[2\] acumulador:ACCA\|data_out\[2\] " "Removed fan-out from the always-disabled I/O buffer \"contador_ID:Y\|C\[2\]\" to the node \"acumulador:ACCA\|data_out\[2\]\"" {  } { { "Contador/contador_id.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Contador/contador_id.vhd" 9 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683900747282 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_ID:X\|C\[2\] acumulador:ACCA\|data_out\[2\] " "Removed fan-out from the always-disabled I/O buffer \"contador_ID:X\|C\[2\]\" to the node \"acumulador:ACCA\|data_out\[2\]\"" {  } { { "Contador/contador_id.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Contador/contador_id.vhd" 9 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683900747282 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador:AP\|C\[2\] acumulador:ACCA\|data_out\[2\] " "Removed fan-out from the always-disabled I/O buffer \"contador:AP\|C\[2\]\" to the node \"acumulador:ACCA\|data_out\[2\]\"" {  } { { "Contador/contador.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Contador/contador.vhd" 9 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683900747282 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "registro_interrupciones:IRI\|C\[2\] acumulador:ACCA\|data_out\[2\] " "Removed fan-out from the always-disabled I/O buffer \"registro_interrupciones:IRI\|C\[2\]\" to the node \"acumulador:ACCA\|data_out\[2\]\"" {  } { { "Interrupciones/registro_interrupciones.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Interrupciones/registro_interrupciones.vhd" 9 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683900747282 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_ID:Y\|C\[1\] acumulador:ACCA\|data_out\[1\] " "Removed fan-out from the always-disabled I/O buffer \"contador_ID:Y\|C\[1\]\" to the node \"acumulador:ACCA\|data_out\[1\]\"" {  } { { "Contador/contador_id.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Contador/contador_id.vhd" 9 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683900747282 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_ID:X\|C\[1\] acumulador:ACCA\|data_out\[1\] " "Removed fan-out from the always-disabled I/O buffer \"contador_ID:X\|C\[1\]\" to the node \"acumulador:ACCA\|data_out\[1\]\"" {  } { { "Contador/contador_id.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Contador/contador_id.vhd" 9 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683900747282 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador:AP\|C\[1\] acumulador:ACCA\|data_out\[1\] " "Removed fan-out from the always-disabled I/O buffer \"contador:AP\|C\[1\]\" to the node \"acumulador:ACCA\|data_out\[1\]\"" {  } { { "Contador/contador.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Contador/contador.vhd" 9 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683900747282 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "registro_interrupciones:IRI\|C\[1\] acumulador:ACCA\|data_out\[1\] " "Removed fan-out from the always-disabled I/O buffer \"registro_interrupciones:IRI\|C\[1\]\" to the node \"acumulador:ACCA\|data_out\[1\]\"" {  } { { "Interrupciones/registro_interrupciones.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Interrupciones/registro_interrupciones.vhd" 9 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683900747282 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_ID:Y\|C\[0\] acumulador:ACCA\|data_out\[0\] " "Removed fan-out from the always-disabled I/O buffer \"contador_ID:Y\|C\[0\]\" to the node \"acumulador:ACCA\|data_out\[0\]\"" {  } { { "Contador/contador_id.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Contador/contador_id.vhd" 9 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683900747282 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_ID:X\|C\[0\] acumulador:ACCA\|data_out\[0\] " "Removed fan-out from the always-disabled I/O buffer \"contador_ID:X\|C\[0\]\" to the node \"acumulador:ACCA\|data_out\[0\]\"" {  } { { "Contador/contador_id.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Contador/contador_id.vhd" 9 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683900747282 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador:AP\|C\[0\] acumulador:ACCA\|data_out\[0\] " "Removed fan-out from the always-disabled I/O buffer \"contador:AP\|C\[0\]\" to the node \"acumulador:ACCA\|data_out\[0\]\"" {  } { { "Contador/contador.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Contador/contador.vhd" 9 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683900747282 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "registro_interrupciones:IRI\|C\[0\] acumulador:ACCA\|data_out\[0\] " "Removed fan-out from the always-disabled I/O buffer \"registro_interrupciones:IRI\|C\[0\]\" to the node \"acumulador:ACCA\|data_out\[0\]\"" {  } { { "Interrupciones/registro_interrupciones.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Interrupciones/registro_interrupciones.vhd" 9 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1683900747282 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "Analysis & Synthesis" 0 -1 1683900747282 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "contador:AUX\|R15 secuenciador:inst14\|mux:inst6\|lpm_mux:\$00001\|mux_k7c:auto_generated\|_ " "Converted the fan-out from the tri-state buffer \"contador:AUX\|R15\" to the node \"secuenciador:inst14\|mux:inst6\|lpm_mux:\$00001\|mux_k7c:auto_generated\|_\" into an OR gate" {  } { { "Contador/contador.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Contador/contador.vhd" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1683900747288 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "acumulador:ACCB\|C\[7\] upa:inst1\|Mux35 " "Converted the fan-out from the tri-state buffer \"acumulador:ACCB\|C\[7\]\" to the node \"upa:inst1\|Mux35\" into an OR gate" {  } { { "Acumulador/acumulador.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Acumulador/acumulador.vhd" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1683900747288 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "acumulador:ACCA\|C\[7\] upa:inst1\|Add0 " "Converted the fan-out from the tri-state buffer \"acumulador:ACCA\|C\[7\]\" to the node \"upa:inst1\|Add0\" into an OR gate" {  } { { "Acumulador/acumulador.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Acumulador/acumulador.vhd" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1683900747288 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "acumulador:ACCB\|C\[6\] upa:inst1\|Mux34 " "Converted the fan-out from the tri-state buffer \"acumulador:ACCB\|C\[6\]\" to the node \"upa:inst1\|Mux34\" into an OR gate" {  } { { "Acumulador/acumulador.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Acumulador/acumulador.vhd" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1683900747288 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "acumulador:ACCA\|C\[6\] upa:inst1\|Add0 " "Converted the fan-out from the tri-state buffer \"acumulador:ACCA\|C\[6\]\" to the node \"upa:inst1\|Add0\" into an OR gate" {  } { { "Acumulador/acumulador.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Acumulador/acumulador.vhd" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1683900747288 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "acumulador:ACCB\|C\[5\] upa:inst1\|Mux33 " "Converted the fan-out from the tri-state buffer \"acumulador:ACCB\|C\[5\]\" to the node \"upa:inst1\|Mux33\" into an OR gate" {  } { { "Acumulador/acumulador.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Acumulador/acumulador.vhd" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1683900747288 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "acumulador:ACCA\|C\[5\] upa:inst1\|Add0 " "Converted the fan-out from the tri-state buffer \"acumulador:ACCA\|C\[5\]\" to the node \"upa:inst1\|Add0\" into an OR gate" {  } { { "Acumulador/acumulador.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Acumulador/acumulador.vhd" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1683900747288 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "acumulador:ACCB\|C\[4\] upa:inst1\|Mux32 " "Converted the fan-out from the tri-state buffer \"acumulador:ACCB\|C\[4\]\" to the node \"upa:inst1\|Mux32\" into an OR gate" {  } { { "Acumulador/acumulador.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Acumulador/acumulador.vhd" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1683900747288 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "acumulador:ACCA\|C\[4\] upa:inst1\|Add0 " "Converted the fan-out from the tri-state buffer \"acumulador:ACCA\|C\[4\]\" to the node \"upa:inst1\|Add0\" into an OR gate" {  } { { "Acumulador/acumulador.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Acumulador/acumulador.vhd" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1683900747288 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "acumulador:ACCB\|C\[3\] upa:inst1\|Mux31 " "Converted the fan-out from the tri-state buffer \"acumulador:ACCB\|C\[3\]\" to the node \"upa:inst1\|Mux31\" into an OR gate" {  } { { "Acumulador/acumulador.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Acumulador/acumulador.vhd" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1683900747288 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "acumulador:ACCA\|C\[3\] upa:inst1\|Add0 " "Converted the fan-out from the tri-state buffer \"acumulador:ACCA\|C\[3\]\" to the node \"upa:inst1\|Add0\" into an OR gate" {  } { { "Acumulador/acumulador.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Acumulador/acumulador.vhd" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1683900747288 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "acumulador:ACCB\|C\[2\] upa:inst1\|Mux30 " "Converted the fan-out from the tri-state buffer \"acumulador:ACCB\|C\[2\]\" to the node \"upa:inst1\|Mux30\" into an OR gate" {  } { { "Acumulador/acumulador.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Acumulador/acumulador.vhd" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1683900747288 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "acumulador:ACCA\|C\[2\] upa:inst1\|Add0 " "Converted the fan-out from the tri-state buffer \"acumulador:ACCA\|C\[2\]\" to the node \"upa:inst1\|Add0\" into an OR gate" {  } { { "Acumulador/acumulador.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Acumulador/acumulador.vhd" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1683900747288 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "acumulador:ACCB\|C\[1\] upa:inst1\|Mux29 " "Converted the fan-out from the tri-state buffer \"acumulador:ACCB\|C\[1\]\" to the node \"upa:inst1\|Mux29\" into an OR gate" {  } { { "Acumulador/acumulador.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Acumulador/acumulador.vhd" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1683900747288 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "acumulador:ACCA\|C\[1\] upa:inst1\|Add0 " "Converted the fan-out from the tri-state buffer \"acumulador:ACCA\|C\[1\]\" to the node \"upa:inst1\|Add0\" into an OR gate" {  } { { "Acumulador/acumulador.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Acumulador/acumulador.vhd" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1683900747288 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "acumulador:ACCB\|C\[0\] upa:inst1\|Mux27 " "Converted the fan-out from the tri-state buffer \"acumulador:ACCB\|C\[0\]\" to the node \"upa:inst1\|Mux27\" into an OR gate" {  } { { "Acumulador/acumulador.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Acumulador/acumulador.vhd" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1683900747288 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "acumulador:ACCA\|C\[0\] upa:inst1\|Add0 " "Converted the fan-out from the tri-state buffer \"acumulador:ACCA\|C\[0\]\" to the node \"upa:inst1\|Add0\" into an OR gate" {  } { { "Acumulador/acumulador.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Acumulador/acumulador.vhd" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1683900747288 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1683900747288 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "registro_interrupciones:IRX\|D\[7\] registro_instruccion:inst8\|valor_interno\[11\] " "Converted the fan-out from the tri-state buffer \"registro_interrupciones:IRX\|D\[7\]\" to the node \"registro_instruccion:inst8\|valor_interno\[11\]\" into an OR gate" {  } { { "Interrupciones/registro_interrupciones.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Interrupciones/registro_interrupciones.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1683900747289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "registro_interrupciones:IRX\|D\[6\] registro_instruccion:inst8\|valor_interno\[10\] " "Converted the fan-out from the tri-state buffer \"registro_interrupciones:IRX\|D\[6\]\" to the node \"registro_instruccion:inst8\|valor_interno\[10\]\" into an OR gate" {  } { { "Interrupciones/registro_interrupciones.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Interrupciones/registro_interrupciones.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1683900747289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "registro_interrupciones:IRX\|D\[5\] registro_instruccion:inst8\|valor_interno\[9\] " "Converted the fan-out from the tri-state buffer \"registro_interrupciones:IRX\|D\[5\]\" to the node \"registro_instruccion:inst8\|valor_interno\[9\]\" into an OR gate" {  } { { "Interrupciones/registro_interrupciones.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Interrupciones/registro_interrupciones.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1683900747289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "registro_interrupciones:IRX\|D\[4\] registro_instruccion:inst8\|valor_interno\[8\] " "Converted the fan-out from the tri-state buffer \"registro_interrupciones:IRX\|D\[4\]\" to the node \"registro_instruccion:inst8\|valor_interno\[8\]\" into an OR gate" {  } { { "Interrupciones/registro_interrupciones.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Interrupciones/registro_interrupciones.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1683900747289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "upa:inst1\|Yupa\[3\] registro_instruccion:inst8\|valor_interno\[7\] " "Converted the fan-out from the tri-state buffer \"upa:inst1\|Yupa\[3\]\" to the node \"registro_instruccion:inst8\|valor_interno\[7\]\" into an OR gate" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/UPA/upa.vhd" 25 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1683900747289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "registro_interrupciones:IRX\|D\[2\] registro_instruccion:inst8\|valor_interno\[6\] " "Converted the fan-out from the tri-state buffer \"registro_interrupciones:IRX\|D\[2\]\" to the node \"registro_instruccion:inst8\|valor_interno\[6\]\" into an OR gate" {  } { { "Interrupciones/registro_interrupciones.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Interrupciones/registro_interrupciones.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1683900747289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "registro_interrupciones:IRX\|D\[1\] registro_instruccion:inst8\|valor_interno\[5\] " "Converted the fan-out from the tri-state buffer \"registro_interrupciones:IRX\|D\[1\]\" to the node \"registro_instruccion:inst8\|valor_interno\[5\]\" into an OR gate" {  } { { "Interrupciones/registro_interrupciones.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Interrupciones/registro_interrupciones.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1683900747289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "registro_interrupciones:IRX\|D\[0\] registro_instruccion:inst8\|valor_interno\[4\] " "Converted the fan-out from the tri-state buffer \"registro_interrupciones:IRX\|D\[0\]\" to the node \"registro_instruccion:inst8\|valor_interno\[4\]\" into an OR gate" {  } { { "Interrupciones/registro_interrupciones.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Interrupciones/registro_interrupciones.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1683900747289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "registro_interrupciones:IRX\|C\[7\] acumulador:ACCA\|data_out\[7\] " "Converted the fan-out from the tri-state buffer \"registro_interrupciones:IRX\|C\[7\]\" to the node \"acumulador:ACCA\|data_out\[7\]\" into an OR gate" {  } { { "Interrupciones/registro_interrupciones.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Interrupciones/registro_interrupciones.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1683900747289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "registro_interrupciones:IRX\|C\[6\] acumulador:ACCA\|data_out\[6\] " "Converted the fan-out from the tri-state buffer \"registro_interrupciones:IRX\|C\[6\]\" to the node \"acumulador:ACCA\|data_out\[6\]\" into an OR gate" {  } { { "Interrupciones/registro_interrupciones.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Interrupciones/registro_interrupciones.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1683900747289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "registro_interrupciones:IRX\|C\[5\] acumulador:ACCA\|data_out\[5\] " "Converted the fan-out from the tri-state buffer \"registro_interrupciones:IRX\|C\[5\]\" to the node \"acumulador:ACCA\|data_out\[5\]\" into an OR gate" {  } { { "Interrupciones/registro_interrupciones.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Interrupciones/registro_interrupciones.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1683900747289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "registro_interrupciones:IRX\|C\[4\] acumulador:ACCA\|data_out\[4\] " "Converted the fan-out from the tri-state buffer \"registro_interrupciones:IRX\|C\[4\]\" to the node \"acumulador:ACCA\|data_out\[4\]\" into an OR gate" {  } { { "Interrupciones/registro_interrupciones.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Interrupciones/registro_interrupciones.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1683900747289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "registro_interrupciones:IRX\|C\[3\] acumulador:ACCA\|data_out\[3\] " "Converted the fan-out from the tri-state buffer \"registro_interrupciones:IRX\|C\[3\]\" to the node \"acumulador:ACCA\|data_out\[3\]\" into an OR gate" {  } { { "Interrupciones/registro_interrupciones.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Interrupciones/registro_interrupciones.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1683900747289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "registro_interrupciones:IRX\|C\[2\] acumulador:ACCA\|data_out\[2\] " "Converted the fan-out from the tri-state buffer \"registro_interrupciones:IRX\|C\[2\]\" to the node \"acumulador:ACCA\|data_out\[2\]\" into an OR gate" {  } { { "Interrupciones/registro_interrupciones.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Interrupciones/registro_interrupciones.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1683900747289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "registro_interrupciones:IRX\|C\[1\] acumulador:ACCA\|data_out\[1\] " "Converted the fan-out from the tri-state buffer \"registro_interrupciones:IRX\|C\[1\]\" to the node \"acumulador:ACCA\|data_out\[1\]\" into an OR gate" {  } { { "Interrupciones/registro_interrupciones.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Interrupciones/registro_interrupciones.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1683900747289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "registro_interrupciones:IRX\|C\[0\] acumulador:ACCA\|data_out\[0\] " "Converted the fan-out from the tri-state buffer \"registro_interrupciones:IRX\|C\[0\]\" to the node \"acumulador:ACCA\|data_out\[0\]\" into an OR gate" {  } { { "Interrupciones/registro_interrupciones.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Interrupciones/registro_interrupciones.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1683900747289 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1683900747289 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Secuenciador/registro_sec.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Secuenciador/registro_sec.vhd" 44 -1 0 } } { "Secuenciador/registro_sec.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Secuenciador/registro_sec.vhd" 16 -1 0 } } { "Secuenciador/registro_sec.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Secuenciador/registro_sec.vhd" 14 -1 0 } } { "Secuenciador/registro_sec.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Secuenciador/registro_sec.vhd" 20 -1 0 } } { "Secuenciador/registro_sec.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Secuenciador/registro_sec.vhd" 12 -1 0 } } { "Secuenciador/registro_sec.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Secuenciador/registro_sec.vhd" 29 -1 0 } } { "Secuenciador/registro_sec.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Secuenciador/registro_sec.vhd" 41 -1 0 } } { "Secuenciador/registro_sec.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Secuenciador/registro_sec.vhd" 37 -1 0 } } { "Secuenciador/registro_sec.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Secuenciador/registro_sec.vhd" 28 -1 0 } } { "Secuenciador/registro_sec.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Secuenciador/registro_sec.vhd" 39 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1683900747372 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1683900747372 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "AP_D\[15\] GND " "Pin \"AP_D\[15\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 1592 2792 2978 1608 "AP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683900747528 "|m68hc11|AP_D[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AP_D\[14\] GND " "Pin \"AP_D\[14\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 1592 2792 2978 1608 "AP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683900747528 "|m68hc11|AP_D[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AP_D\[13\] GND " "Pin \"AP_D\[13\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 1592 2792 2978 1608 "AP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683900747528 "|m68hc11|AP_D[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AP_D\[12\] GND " "Pin \"AP_D\[12\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 1592 2792 2978 1608 "AP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683900747528 "|m68hc11|AP_D[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AP_D\[11\] GND " "Pin \"AP_D\[11\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 1592 2792 2978 1608 "AP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683900747528 "|m68hc11|AP_D[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AP_D\[10\] GND " "Pin \"AP_D\[10\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 1592 2792 2978 1608 "AP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683900747528 "|m68hc11|AP_D[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AP_D\[9\] GND " "Pin \"AP_D\[9\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 1592 2792 2978 1608 "AP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683900747528 "|m68hc11|AP_D[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AP_D\[8\] GND " "Pin \"AP_D\[8\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 1592 2792 2978 1608 "AP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683900747528 "|m68hc11|AP_D[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AP_D\[7\] GND " "Pin \"AP_D\[7\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 1592 2792 2978 1608 "AP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683900747528 "|m68hc11|AP_D[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AP_D\[6\] GND " "Pin \"AP_D\[6\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 1592 2792 2978 1608 "AP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683900747528 "|m68hc11|AP_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AP_D\[5\] GND " "Pin \"AP_D\[5\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 1592 2792 2978 1608 "AP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683900747528 "|m68hc11|AP_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AP_D\[4\] GND " "Pin \"AP_D\[4\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 1592 2792 2978 1608 "AP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683900747528 "|m68hc11|AP_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AP_D\[3\] GND " "Pin \"AP_D\[3\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 1592 2792 2978 1608 "AP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683900747528 "|m68hc11|AP_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AP_D\[2\] GND " "Pin \"AP_D\[2\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 1592 2792 2978 1608 "AP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683900747528 "|m68hc11|AP_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AP_D\[1\] GND " "Pin \"AP_D\[1\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 1592 2792 2978 1608 "AP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683900747528 "|m68hc11|AP_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AP_D\[0\] GND " "Pin \"AP_D\[0\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 1592 2792 2978 1608 "AP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683900747528 "|m68hc11|AP_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX\[15\] GND " "Pin \"IX\[15\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 1448 3504 3680 1464 "IX\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683900747528 "|m68hc11|IX[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX\[14\] GND " "Pin \"IX\[14\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 1448 3504 3680 1464 "IX\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683900747528 "|m68hc11|IX[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX\[13\] GND " "Pin \"IX\[13\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 1448 3504 3680 1464 "IX\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683900747528 "|m68hc11|IX[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX\[12\] GND " "Pin \"IX\[12\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 1448 3504 3680 1464 "IX\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683900747528 "|m68hc11|IX[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX\[11\] GND " "Pin \"IX\[11\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 1448 3504 3680 1464 "IX\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683900747528 "|m68hc11|IX[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX\[10\] GND " "Pin \"IX\[10\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 1448 3504 3680 1464 "IX\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683900747528 "|m68hc11|IX[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX\[9\] GND " "Pin \"IX\[9\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 1448 3504 3680 1464 "IX\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683900747528 "|m68hc11|IX[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX\[8\] GND " "Pin \"IX\[8\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 1448 3504 3680 1464 "IX\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683900747528 "|m68hc11|IX[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX\[7\] GND " "Pin \"IX\[7\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 1448 3504 3680 1464 "IX\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683900747528 "|m68hc11|IX[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX\[6\] GND " "Pin \"IX\[6\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 1448 3504 3680 1464 "IX\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683900747528 "|m68hc11|IX[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX\[5\] GND " "Pin \"IX\[5\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 1448 3504 3680 1464 "IX\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683900747528 "|m68hc11|IX[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX\[4\] GND " "Pin \"IX\[4\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 1448 3504 3680 1464 "IX\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683900747528 "|m68hc11|IX[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX\[3\] VCC " "Pin \"IX\[3\]\" is stuck at VCC" {  } { { "m68hc11.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 1448 3504 3680 1464 "IX\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683900747528 "|m68hc11|IX[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX\[2\] GND " "Pin \"IX\[2\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 1448 3504 3680 1464 "IX\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683900747528 "|m68hc11|IX[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX\[1\] GND " "Pin \"IX\[1\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 1448 3504 3680 1464 "IX\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683900747528 "|m68hc11|IX[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX\[0\] GND " "Pin \"IX\[0\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 1448 3504 3680 1464 "IX\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683900747528 "|m68hc11|IX[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "X_D\[15\] GND " "Pin \"X_D\[15\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 1592 2216 2394 1608 "X_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683900747528 "|m68hc11|X_D[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "X_D\[14\] GND " "Pin \"X_D\[14\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 1592 2216 2394 1608 "X_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683900747528 "|m68hc11|X_D[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "X_D\[13\] GND " "Pin \"X_D\[13\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 1592 2216 2394 1608 "X_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683900747528 "|m68hc11|X_D[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "X_D\[12\] GND " "Pin \"X_D\[12\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 1592 2216 2394 1608 "X_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683900747528 "|m68hc11|X_D[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "X_D\[11\] GND " "Pin \"X_D\[11\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 1592 2216 2394 1608 "X_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683900747528 "|m68hc11|X_D[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "X_D\[10\] GND " "Pin \"X_D\[10\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 1592 2216 2394 1608 "X_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683900747528 "|m68hc11|X_D[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "X_D\[9\] GND " "Pin \"X_D\[9\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 1592 2216 2394 1608 "X_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683900747528 "|m68hc11|X_D[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "X_D\[8\] GND " "Pin \"X_D\[8\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 1592 2216 2394 1608 "X_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683900747528 "|m68hc11|X_D[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "X_D\[7\] GND " "Pin \"X_D\[7\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 1592 2216 2394 1608 "X_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683900747528 "|m68hc11|X_D[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "X_D\[6\] GND " "Pin \"X_D\[6\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 1592 2216 2394 1608 "X_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683900747528 "|m68hc11|X_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "X_D\[5\] GND " "Pin \"X_D\[5\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 1592 2216 2394 1608 "X_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683900747528 "|m68hc11|X_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "X_D\[4\] GND " "Pin \"X_D\[4\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 1592 2216 2394 1608 "X_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683900747528 "|m68hc11|X_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "X_D\[3\] GND " "Pin \"X_D\[3\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 1592 2216 2394 1608 "X_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683900747528 "|m68hc11|X_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "X_D\[2\] GND " "Pin \"X_D\[2\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 1592 2216 2394 1608 "X_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683900747528 "|m68hc11|X_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "X_D\[1\] GND " "Pin \"X_D\[1\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 1592 2216 2394 1608 "X_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683900747528 "|m68hc11|X_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "X_D\[0\] GND " "Pin \"X_D\[0\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 1592 2216 2394 1608 "X_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683900747528 "|m68hc11|X_D[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1683900747528 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1683900747594 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683900748157 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1683900748394 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683900748394 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "490 " "Implemented 490 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1683900748462 ""} { "Info" "ICUT_CUT_TM_OPINS" "126 " "Implemented 126 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1683900748462 ""} { "Info" "ICUT_CUT_TM_LCELLS" "360 " "Implemented 360 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1683900748462 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1683900748462 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 257 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 257 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4813 " "Peak virtual memory: 4813 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683900748483 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 12 08:12:28 2023 " "Processing ended: Fri May 12 08:12:28 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683900748483 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683900748483 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683900748483 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900748483 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1683900751297 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683900751306 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 12 08:12:30 2023 " "Processing started: Fri May 12 08:12:30 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683900751306 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1683900751306 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off m68hc11 -c m68hc11 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off m68hc11 -c m68hc11" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1683900751306 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1683900751459 ""}
{ "Info" "0" "" "Project  = m68hc11" {  } {  } 0 0 "Project  = m68hc11" 0 0 "Fitter" 0 0 1683900751459 ""}
{ "Info" "0" "" "Revision = m68hc11" {  } {  } 0 0 "Revision = m68hc11" 0 0 "Fitter" 0 0 1683900751459 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1683900751661 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1683900751661 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "m68hc11 10M08DAF484C8G " "Selected device 10M08DAF484C8G for design \"m68hc11\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1683900751681 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1683900751732 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1683900751732 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1683900752096 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1683900752107 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484C8GES " "Device 10M08DAF484C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1683900752428 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C8G " "Device 10M16DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1683900752428 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C8G " "Device 10M25DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1683900752428 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484C8GES " "Device 10M50DAF484C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1683900752428 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484C8G " "Device 10M50DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1683900752428 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C8G " "Device 10M40DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1683900752428 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1683900752428 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/oac/CISC/" { { 0 { 0 ""} 0 976 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1683900752439 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/oac/CISC/" { { 0 { 0 ""} 0 978 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1683900752439 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/oac/CISC/" { { 0 { 0 ""} 0 980 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1683900752439 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/oac/CISC/" { { 0 { 0 ""} 0 982 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1683900752439 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/oac/CISC/" { { 0 { 0 ""} 0 984 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1683900752439 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/oac/CISC/" { { 0 { 0 ""} 0 986 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1683900752439 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/oac/CISC/" { { 0 { 0 ""} 0 988 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1683900752439 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/oac/CISC/" { { 0 { 0 ""} 0 990 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1683900752439 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1683900752439 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1683900752439 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1683900752439 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1683900752439 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1683900752439 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1683900752439 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "130 130 " "No exact pin location assignment(s) for 130 pins of 130 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1683900752593 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "m68hc11.sdc " "Synopsys Design Constraints File file not found: 'm68hc11.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1683900754144 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1683900754144 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1683900754144 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1683900754144 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1683900754144 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L20n, DIFFOUT_L20n, High_Speed)) " "Automatically promoted node CLK~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L20n, DIFFOUT_L20n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1683900754211 ""}  } { { "m68hc11.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 0 528 696 16 "CLK" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/oac/CISC/" { { 0 { 0 ""} 0 968 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1683900754211 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "secuenciador:inst14\|registro_sec:inst13\|nCBD  " "Automatically promoted node secuenciador:inst14\|registro_sec:inst13\|nCBD " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1683900754211 ""}  } { { "Secuenciador/registro_sec.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Secuenciador/registro_sec.vhd" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/oac/CISC/" { { 0 { 0 ""} 0 408 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1683900754211 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "secuenciador:inst14\|registro_sec:inst13\|nCRI  " "Automatically promoted node secuenciador:inst14\|registro_sec:inst13\|nCRI " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1683900754211 ""}  } { { "Secuenciador/registro_sec.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Secuenciador/registro_sec.vhd" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/oac/CISC/" { { 0 { 0 ""} 0 401 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1683900754211 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RESET~input (placed in PIN M9 (CLK1p, DIFFIO_RX_L20p, DIFFOUT_L20p, High_Speed)) " "Automatically promoted node RESET~input (placed in PIN M9 (CLK1p, DIFFIO_RX_L20p, DIFFOUT_L20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1683900754211 ""}  } { { "m68hc11.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 24 528 696 40 "RESET" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/oac/CISC/" { { 0 { 0 ""} 0 967 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1683900754211 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1683900754697 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1683900754697 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1683900754697 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1683900754697 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1683900754697 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1683900754697 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1683900754697 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1683900754697 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1683900754749 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1683900754749 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1683900754749 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "128 unused 2.5V 2 126 0 " "Number of I/O pins in group: 128 (unused VREF, 2.5V VCCIO, 2 input, 126 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1683900754757 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1683900754757 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1683900754757 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1683900754757 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 16 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1683900754757 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 22 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1683900754757 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 36 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1683900754757 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 24 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1683900754757 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 28 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1683900754757 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 42 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1683900754757 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 24 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1683900754757 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1683900754757 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1683900754757 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1683900754757 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683900755407 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1683900755417 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1683900756194 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683900756327 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1683900756332 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1683900769240 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:13 " "Fitter placement operations ending: elapsed time is 00:00:13" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683900769240 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1683900799078 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X10_Y13 X20_Y25 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X10_Y13 to location X20_Y25" {  } { { "loc" "" { Generic "C:/intelFPGA_lite/18.0/oac/CISC/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X10_Y13 to location X20_Y25"} { { 12 { 0 ""} 10 13 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1683900800325 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1683900800325 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1683900802796 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1683900802796 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683900802796 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.84 " "Total time spent on timing analysis during the Fitter is 0.84 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1683900803170 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1683900803191 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1683900805023 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1683900805023 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1683900807390 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683900809430 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.0/oac/CISC/output_files/m68hc11.fit.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.0/oac/CISC/output_files/m68hc11.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1683900810181 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5353 " "Peak virtual memory: 5353 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683900811274 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 12 08:13:31 2023 " "Processing ended: Fri May 12 08:13:31 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683900811274 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:01 " "Elapsed time: 00:01:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683900811274 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683900811274 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1683900811274 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1683900813798 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683900813809 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 12 08:13:33 2023 " "Processing started: Fri May 12 08:13:33 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683900813809 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1683900813809 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off m68hc11 -c m68hc11 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off m68hc11 -c m68hc11" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1683900813809 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1683900814378 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1683900815422 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1683900815451 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4676 " "Peak virtual memory: 4676 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683900815931 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 12 08:13:35 2023 " "Processing ended: Fri May 12 08:13:35 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683900815931 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683900815931 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683900815931 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1683900815931 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1683900816815 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1683900818067 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683900818079 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 12 08:13:37 2023 " "Processing started: Fri May 12 08:13:37 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683900818079 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1683900818079 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta m68hc11 -c m68hc11 " "Command: quartus_sta m68hc11 -c m68hc11" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1683900818079 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1683900818229 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1683900818675 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1683900818675 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683900818705 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683900818705 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "m68hc11.sdc " "Synopsys Design Constraints File file not found: 'm68hc11.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1683900818843 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1683900818843 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1683900818843 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name secuenciador:inst14\|registro_sec:inst13\|nCRI secuenciador:inst14\|registro_sec:inst13\|nCRI " "create_clock -period 1.000 -name secuenciador:inst14\|registro_sec:inst13\|nCRI secuenciador:inst14\|registro_sec:inst13\|nCRI" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1683900818843 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name secuenciador:inst14\|registro_sec:inst13\|nCBD secuenciador:inst14\|registro_sec:inst13\|nCBD " "create_clock -period 1.000 -name secuenciador:inst14\|registro_sec:inst13\|nCBD secuenciador:inst14\|registro_sec:inst13\|nCBD" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1683900818843 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name secuenciador:inst14\|registro_sec:inst13\|CC secuenciador:inst14\|registro_sec:inst13\|CC " "create_clock -period 1.000 -name secuenciador:inst14\|registro_sec:inst13\|CC secuenciador:inst14\|registro_sec:inst13\|CC" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1683900818843 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name secuenciador:inst14\|registro_sec:inst13\|CZ secuenciador:inst14\|registro_sec:inst13\|CZ " "create_clock -period 1.000 -name secuenciador:inst14\|registro_sec:inst13\|CZ secuenciador:inst14\|registro_sec:inst13\|CZ" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1683900818843 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1683900818843 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1683900818843 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1683900818852 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1683900818852 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1683900818855 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1683900818873 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1683900818876 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.382 " "Worst-case setup slack is -7.382" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683900818879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683900818879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.382            -516.300 CLK  " "   -7.382            -516.300 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683900818879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.485              -4.485 secuenciador:inst14\|registro_sec:inst13\|CZ  " "   -4.485              -4.485 secuenciador:inst14\|registro_sec:inst13\|CZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683900818879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.861             -28.615 secuenciador:inst14\|registro_sec:inst13\|nCRI  " "   -3.861             -28.615 secuenciador:inst14\|registro_sec:inst13\|nCRI " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683900818879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.869              -1.869 secuenciador:inst14\|registro_sec:inst13\|CC  " "   -1.869              -1.869 secuenciador:inst14\|registro_sec:inst13\|CC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683900818879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.315               0.000 secuenciador:inst14\|registro_sec:inst13\|nCBD  " "    0.315               0.000 secuenciador:inst14\|registro_sec:inst13\|nCBD " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683900818879 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683900818879 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.075 " "Worst-case hold slack is -0.075" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683900818883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683900818883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.075              -0.148 secuenciador:inst14\|registro_sec:inst13\|nCBD  " "   -0.075              -0.148 secuenciador:inst14\|registro_sec:inst13\|nCBD " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683900818883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 CLK  " "    0.342               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683900818883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.911               0.000 secuenciador:inst14\|registro_sec:inst13\|nCRI  " "    0.911               0.000 secuenciador:inst14\|registro_sec:inst13\|nCRI " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683900818883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.448               0.000 secuenciador:inst14\|registro_sec:inst13\|CC  " "    2.448               0.000 secuenciador:inst14\|registro_sec:inst13\|CC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683900818883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.482               0.000 secuenciador:inst14\|registro_sec:inst13\|CZ  " "    3.482               0.000 secuenciador:inst14\|registro_sec:inst13\|CZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683900818883 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683900818883 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683900818887 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683900818889 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683900818892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683900818892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -171.031 CLK  " "   -3.000            -171.031 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683900818892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -11.896 secuenciador:inst14\|registro_sec:inst13\|nCBD  " "   -1.487             -11.896 secuenciador:inst14\|registro_sec:inst13\|nCBD " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683900818892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -11.896 secuenciador:inst14\|registro_sec:inst13\|nCRI  " "   -1.487             -11.896 secuenciador:inst14\|registro_sec:inst13\|nCRI " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683900818892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 secuenciador:inst14\|registro_sec:inst13\|CC  " "   -1.487              -1.487 secuenciador:inst14\|registro_sec:inst13\|CC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683900818892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 secuenciador:inst14\|registro_sec:inst13\|CZ  " "   -1.487              -1.487 secuenciador:inst14\|registro_sec:inst13\|CZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683900818892 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683900818892 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1683900818902 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1683900818955 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1683900823947 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1683900824033 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1683900824041 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.947 " "Worst-case setup slack is -6.947" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683900824046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683900824046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.947            -484.304 CLK  " "   -6.947            -484.304 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683900824046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.187              -4.187 secuenciador:inst14\|registro_sec:inst13\|CZ  " "   -4.187              -4.187 secuenciador:inst14\|registro_sec:inst13\|CZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683900824046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.745             -27.946 secuenciador:inst14\|registro_sec:inst13\|nCRI  " "   -3.745             -27.946 secuenciador:inst14\|registro_sec:inst13\|nCRI " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683900824046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.730              -1.730 secuenciador:inst14\|registro_sec:inst13\|CC  " "   -1.730              -1.730 secuenciador:inst14\|registro_sec:inst13\|CC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683900824046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.227               0.000 secuenciador:inst14\|registro_sec:inst13\|nCBD  " "    0.227               0.000 secuenciador:inst14\|registro_sec:inst13\|nCBD " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683900824046 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683900824046 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.046 " "Worst-case hold slack is 0.046" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683900824049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683900824049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.046               0.000 secuenciador:inst14\|registro_sec:inst13\|nCBD  " "    0.046               0.000 secuenciador:inst14\|registro_sec:inst13\|nCBD " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683900824049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 CLK  " "    0.305               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683900824049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.913               0.000 secuenciador:inst14\|registro_sec:inst13\|nCRI  " "    0.913               0.000 secuenciador:inst14\|registro_sec:inst13\|nCRI " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683900824049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.316               0.000 secuenciador:inst14\|registro_sec:inst13\|CC  " "    2.316               0.000 secuenciador:inst14\|registro_sec:inst13\|CC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683900824049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.224               0.000 secuenciador:inst14\|registro_sec:inst13\|CZ  " "    3.224               0.000 secuenciador:inst14\|registro_sec:inst13\|CZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683900824049 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683900824049 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683900824052 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683900824054 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683900824056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683900824056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -171.031 CLK  " "   -3.000            -171.031 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683900824056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -11.896 secuenciador:inst14\|registro_sec:inst13\|nCBD  " "   -1.487             -11.896 secuenciador:inst14\|registro_sec:inst13\|nCBD " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683900824056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -11.896 secuenciador:inst14\|registro_sec:inst13\|nCRI  " "   -1.487             -11.896 secuenciador:inst14\|registro_sec:inst13\|nCRI " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683900824056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 secuenciador:inst14\|registro_sec:inst13\|CC  " "   -1.487              -1.487 secuenciador:inst14\|registro_sec:inst13\|CC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683900824056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 secuenciador:inst14\|registro_sec:inst13\|CZ  " "   -1.487              -1.487 secuenciador:inst14\|registro_sec:inst13\|CZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683900824056 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683900824056 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1683900824067 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1683900824301 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1683900824308 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.446 " "Worst-case setup slack is -2.446" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683900824311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683900824311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.446            -144.382 CLK  " "   -2.446            -144.382 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683900824311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.435              -1.435 secuenciador:inst14\|registro_sec:inst13\|CZ  " "   -1.435              -1.435 secuenciador:inst14\|registro_sec:inst13\|CZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683900824311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.068              -7.772 secuenciador:inst14\|registro_sec:inst13\|nCRI  " "   -1.068              -7.772 secuenciador:inst14\|registro_sec:inst13\|nCRI " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683900824311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.442              -0.442 secuenciador:inst14\|registro_sec:inst13\|CC  " "   -0.442              -0.442 secuenciador:inst14\|registro_sec:inst13\|CC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683900824311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.604               0.000 secuenciador:inst14\|registro_sec:inst13\|nCBD  " "    0.604               0.000 secuenciador:inst14\|registro_sec:inst13\|nCBD " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683900824311 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683900824311 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.013 " "Worst-case hold slack is 0.013" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683900824316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683900824316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.013               0.000 secuenciador:inst14\|registro_sec:inst13\|nCBD  " "    0.013               0.000 secuenciador:inst14\|registro_sec:inst13\|nCBD " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683900824316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.144               0.000 CLK  " "    0.144               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683900824316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 secuenciador:inst14\|registro_sec:inst13\|nCRI  " "    0.430               0.000 secuenciador:inst14\|registro_sec:inst13\|nCRI " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683900824316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.202               0.000 secuenciador:inst14\|registro_sec:inst13\|CC  " "    1.202               0.000 secuenciador:inst14\|registro_sec:inst13\|CC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683900824316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.659               0.000 secuenciador:inst14\|registro_sec:inst13\|CZ  " "    1.659               0.000 secuenciador:inst14\|registro_sec:inst13\|CZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683900824316 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683900824316 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683900824318 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683900824321 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683900824323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683900824323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -120.210 CLK  " "   -3.000            -120.210 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683900824323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 secuenciador:inst14\|registro_sec:inst13\|nCBD  " "   -1.000              -8.000 secuenciador:inst14\|registro_sec:inst13\|nCBD " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683900824323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 secuenciador:inst14\|registro_sec:inst13\|nCRI  " "   -1.000              -8.000 secuenciador:inst14\|registro_sec:inst13\|nCRI " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683900824323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 secuenciador:inst14\|registro_sec:inst13\|CC  " "   -1.000              -1.000 secuenciador:inst14\|registro_sec:inst13\|CC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683900824323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 secuenciador:inst14\|registro_sec:inst13\|CZ  " "   -1.000              -1.000 secuenciador:inst14\|registro_sec:inst13\|CZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683900824323 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683900824323 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1683900826182 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1683900826182 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4760 " "Peak virtual memory: 4760 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683900826873 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 12 08:13:46 2023 " "Processing ended: Fri May 12 08:13:46 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683900826873 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683900826873 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683900826873 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1683900826873 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1683900828177 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683900828186 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 12 08:13:48 2023 " "Processing started: Fri May 12 08:13:48 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683900828186 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1683900828186 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off m68hc11 -c m68hc11 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off m68hc11 -c m68hc11" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1683900828186 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1683900828779 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1683900828812 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "m68hc11.vho C:/intelFPGA_lite/18.0/oac/CISC/simulation/modelsim/ simulation " "Generated file m68hc11.vho in folder \"C:/intelFPGA_lite/18.0/oac/CISC/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1683900828981 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4647 " "Peak virtual memory: 4647 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683900829012 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 12 08:13:49 2023 " "Processing ended: Fri May 12 08:13:49 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683900829012 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683900829012 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683900829012 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1683900829012 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 270 s " "Quartus Prime Full Compilation was successful. 0 errors, 270 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1683900829669 ""}
