{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733218293278 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733218293295 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 03 11:31:32 2024 " "Processing started: Tue Dec 03 11:31:32 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733218293295 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733218293295 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TopALU -c TopALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off TopALU -c TopALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733218293295 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1733218294321 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1733218294321 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX mux/MUX.v " "Entity \"MUX\" obtained from \"mux/MUX.v\" instead of from Quartus Prime megafunction library" {  } { { "mux/MUX.v" "" { Text "C:/Users/Acer/Desktop/GIU/Semester 5/Embedded Systems/TOPALU/mux/MUX.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1733218311924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux/mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux/mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "mux/MUX.v" "" { Text "C:/Users/Acer/Desktop/GIU/Semester 5/Embedded Systems/TOPALU/mux/MUX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733218311925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733218311925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mil1/xorgate.v 1 1 " "Found 1 design units, including 1 entities, in source file mil1/xorgate.v" { { "Info" "ISGN_ENTITY_NAME" "1 xorGate " "Found entity 1: xorGate" {  } { { "mil1/xorGate.v" "" { Text "C:/Users/Acer/Desktop/GIU/Semester 5/Embedded Systems/TOPALU/mil1/xorGate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733218311932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733218311932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mil1/orgate.v 1 1 " "Found 1 design units, including 1 entities, in source file mil1/orgate.v" { { "Info" "ISGN_ENTITY_NAME" "1 orGate " "Found entity 1: orGate" {  } { { "mil1/orGate.v" "" { Text "C:/Users/Acer/Desktop/GIU/Semester 5/Embedded Systems/TOPALU/mil1/orGate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733218311939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733218311939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mil1/multiplier.v 2 2 " "Found 2 design units, including 2 entities, in source file mil1/multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 HA " "Found entity 1: HA" {  } { { "mil1/Multiplier.v" "" { Text "C:/Users/Acer/Desktop/GIU/Semester 5/Embedded Systems/TOPALU/mil1/Multiplier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733218311946 ""} { "Info" "ISGN_ENTITY_NAME" "2 multiplier " "Found entity 2: multiplier" {  } { { "mil1/Multiplier.v" "" { Text "C:/Users/Acer/Desktop/GIU/Semester 5/Embedded Systems/TOPALU/mil1/Multiplier.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733218311946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733218311946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mil1/fullsubtractor.v 3 3 " "Found 3 design units, including 3 entities, in source file mil1/fullsubtractor.v" { { "Info" "ISGN_ENTITY_NAME" "1 halfsub " "Found entity 1: halfsub" {  } { { "mil1/Fullsubtractor.v" "" { Text "C:/Users/Acer/Desktop/GIU/Semester 5/Embedded Systems/TOPALU/mil1/Fullsubtractor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733218311956 ""} { "Info" "ISGN_ENTITY_NAME" "2 onebitfullsub " "Found entity 2: onebitfullsub" {  } { { "mil1/Fullsubtractor.v" "" { Text "C:/Users/Acer/Desktop/GIU/Semester 5/Embedded Systems/TOPALU/mil1/Fullsubtractor.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733218311956 ""} { "Info" "ISGN_ENTITY_NAME" "3 Fullsubtractor " "Found entity 3: Fullsubtractor" {  } { { "mil1/Fullsubtractor.v" "" { Text "C:/Users/Acer/Desktop/GIU/Semester 5/Embedded Systems/TOPALU/mil1/Fullsubtractor.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733218311956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733218311956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mil1/fulladder.v 3 3 " "Found 3 design units, including 3 entities, in source file mil1/fulladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 halfadder " "Found entity 1: halfadder" {  } { { "mil1/Fulladder.v" "" { Text "C:/Users/Acer/Desktop/GIU/Semester 5/Embedded Systems/TOPALU/mil1/Fulladder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733218311965 ""} { "Info" "ISGN_ENTITY_NAME" "2 onebitfulladder " "Found entity 2: onebitfulladder" {  } { { "mil1/Fulladder.v" "" { Text "C:/Users/Acer/Desktop/GIU/Semester 5/Embedded Systems/TOPALU/mil1/Fulladder.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733218311965 ""} { "Info" "ISGN_ENTITY_NAME" "3 Fulladder " "Found entity 3: Fulladder" {  } { { "mil1/Fulladder.v" "" { Text "C:/Users/Acer/Desktop/GIU/Semester 5/Embedded Systems/TOPALU/mil1/Fulladder.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733218311965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733218311965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mil1/andgate.v 1 1 " "Found 1 design units, including 1 entities, in source file mil1/andgate.v" { { "Info" "ISGN_ENTITY_NAME" "1 andGate " "Found entity 1: andGate" {  } { { "mil1/andGate.v" "" { Text "C:/Users/Acer/Desktop/GIU/Semester 5/Embedded Systems/TOPALU/mil1/andGate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733218311972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733218311972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topalu.v 4 4 " "Found 4 design units, including 4 entities, in source file topalu.v" { { "Info" "ISGN_ENTITY_NAME" "1 TopALU " "Found entity 1: TopALU" {  } { { "TopALU.v" "" { Text "C:/Users/Acer/Desktop/GIU/Semester 5/Embedded Systems/TOPALU/TopALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733218311980 ""} { "Info" "ISGN_ENTITY_NAME" "2 bit2_and " "Found entity 2: bit2_and" {  } { { "TopALU.v" "" { Text "C:/Users/Acer/Desktop/GIU/Semester 5/Embedded Systems/TOPALU/TopALU.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733218311980 ""} { "Info" "ISGN_ENTITY_NAME" "3 bit2_or " "Found entity 3: bit2_or" {  } { { "TopALU.v" "" { Text "C:/Users/Acer/Desktop/GIU/Semester 5/Embedded Systems/TOPALU/TopALU.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733218311980 ""} { "Info" "ISGN_ENTITY_NAME" "4 bit2_xor " "Found entity 4: bit2_xor" {  } { { "TopALU.v" "" { Text "C:/Users/Acer/Desktop/GIU/Semester 5/Embedded Systems/TOPALU/TopALU.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733218311980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733218311980 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopALU " "Elaborating entity \"TopALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1733218312050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit2_and bit2_and:and_gate " "Elaborating entity \"bit2_and\" for hierarchy \"bit2_and:and_gate\"" {  } { { "TopALU.v" "and_gate" { Text "C:/Users/Acer/Desktop/GIU/Semester 5/Embedded Systems/TOPALU/TopALU.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733218312073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit2_or bit2_or:or_gate " "Elaborating entity \"bit2_or\" for hierarchy \"bit2_or:or_gate\"" {  } { { "TopALU.v" "or_gate" { Text "C:/Users/Acer/Desktop/GIU/Semester 5/Embedded Systems/TOPALU/TopALU.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733218312093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit2_xor bit2_xor:xor_gate " "Elaborating entity \"bit2_xor\" for hierarchy \"bit2_xor:xor_gate\"" {  } { { "TopALU.v" "xor_gate" { Text "C:/Users/Acer/Desktop/GIU/Semester 5/Embedded Systems/TOPALU/TopALU.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733218312112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fulladder Fulladder:adder " "Elaborating entity \"Fulladder\" for hierarchy \"Fulladder:adder\"" {  } { { "TopALU.v" "adder" { Text "C:/Users/Acer/Desktop/GIU/Semester 5/Embedded Systems/TOPALU/TopALU.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733218312132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "onebitfulladder Fulladder:adder\|onebitfulladder:f1 " "Elaborating entity \"onebitfulladder\" for hierarchy \"Fulladder:adder\|onebitfulladder:f1\"" {  } { { "mil1/Fulladder.v" "f1" { Text "C:/Users/Acer/Desktop/GIU/Semester 5/Embedded Systems/TOPALU/mil1/Fulladder.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733218312138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "halfadder Fulladder:adder\|onebitfulladder:f1\|halfadder:h1 " "Elaborating entity \"halfadder\" for hierarchy \"Fulladder:adder\|onebitfulladder:f1\|halfadder:h1\"" {  } { { "mil1/Fulladder.v" "h1" { Text "C:/Users/Acer/Desktop/GIU/Semester 5/Embedded Systems/TOPALU/mil1/Fulladder.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733218312142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fullsubtractor Fullsubtractor:subtractor " "Elaborating entity \"Fullsubtractor\" for hierarchy \"Fullsubtractor:subtractor\"" {  } { { "TopALU.v" "subtractor" { Text "C:/Users/Acer/Desktop/GIU/Semester 5/Embedded Systems/TOPALU/TopALU.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733218312151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "onebitfullsub Fullsubtractor:subtractor\|onebitfullsub:o1 " "Elaborating entity \"onebitfullsub\" for hierarchy \"Fullsubtractor:subtractor\|onebitfullsub:o1\"" {  } { { "mil1/Fullsubtractor.v" "o1" { Text "C:/Users/Acer/Desktop/GIU/Semester 5/Embedded Systems/TOPALU/mil1/Fullsubtractor.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733218312154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "halfsub Fullsubtractor:subtractor\|onebitfullsub:o1\|halfsub:h1 " "Elaborating entity \"halfsub\" for hierarchy \"Fullsubtractor:subtractor\|onebitfullsub:o1\|halfsub:h1\"" {  } { { "mil1/Fullsubtractor.v" "h1" { Text "C:/Users/Acer/Desktop/GIU/Semester 5/Embedded Systems/TOPALU/mil1/Fullsubtractor.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733218312159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier multiplier:multiplier " "Elaborating entity \"multiplier\" for hierarchy \"multiplier:multiplier\"" {  } { { "TopALU.v" "multiplier" { Text "C:/Users/Acer/Desktop/GIU/Semester 5/Embedded Systems/TOPALU/TopALU.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733218312167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HA multiplier:multiplier\|HA:HA1 " "Elaborating entity \"HA\" for hierarchy \"multiplier:multiplier\|HA:HA1\"" {  } { { "mil1/Multiplier.v" "HA1" { Text "C:/Users/Acer/Desktop/GIU/Semester 5/Embedded Systems/TOPALU/mil1/Multiplier.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733218312172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX MUX:mux " "Elaborating entity \"MUX\" for hierarchy \"MUX:mux\"" {  } { { "TopALU.v" "mux" { Text "C:/Users/Acer/Desktop/GIU/Semester 5/Embedded Systems/TOPALU/TopALU.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733218312177 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1733218312942 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1733218313137 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1733218313787 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733218313787 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "18 " "Implemented 18 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1733218313853 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1733218313853 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7 " "Implemented 7 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1733218313853 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1733218313853 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4835 " "Peak virtual memory: 4835 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733218313881 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 03 11:31:53 2024 " "Processing ended: Tue Dec 03 11:31:53 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733218313881 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733218313881 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733218313881 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733218313881 ""}
