<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7z020clg484-1" LaunchTime="1688685146">
  <File Type="PA-TCL" Name="top.tcl"/>
  <File Type="RDS-PROPCONSTRS" Name="top_drc_synth.rpt"/>
  <File Type="REPORTS-TCL" Name="top_reports.tcl"/>
  <File Type="RDS-RDS" Name="top.vds"/>
  <File Type="RDS-UTIL" Name="top_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="top_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="top.dcp"/>
  <File Type="VDS-TIMINGSUMMARY" Name="top_timing_summary_synth.rpt"/>
  <File Type="VDS-TIMING-PB" Name="top_timing_summary_synth.pb"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1" RelGenDir="$PGENDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/imports/imports/ZEDBOARD-On-ChipSensors/clock.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../simon-tdc/simon/simon.srcs/sources_1/imports/ZEDBOARD-On-ChipSensors/clock.v"/>
        <Attr Name="ImportTime" Val="1688683372"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/SimonCipherVerilog-master/utility.vh">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../simon-tdc/simon/simon.srcs/sources_1/imports/SimonCipherVerilog-master/utility.vh"/>
        <Attr Name="ImportTime" Val="1688683372"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/imports/SimonCipherVerilog-master/key_expansion.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../simon-tdc/simon/simon.srcs/sources_1/imports/SimonCipherVerilog-master/key_expansion.v"/>
        <Attr Name="ImportTime" Val="1688683372"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/imports/SimonCipherVerilog-master/round.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../simon-tdc/simon/simon.srcs/sources_1/imports/SimonCipherVerilog-master/round.v"/>
        <Attr Name="ImportTime" Val="1688683372"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/imports/SimonCipherVerilog-master/simon.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../simon-tdc/simon/simon.srcs/sources_1/imports/SimonCipherVerilog-master/simon.v"/>
        <Attr Name="ImportTime" Val="1688683372"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/imports/ZEDBOARD-On-ChipSensors/tdc_top.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../simon-tdc/simon/simon.srcs/sources_1/imports/ZEDBOARD-On-ChipSensors/tdc_top.v"/>
        <Attr Name="ImportTime" Val="1688683372"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/imports/ZEDBOARD-On-ChipSensors/uartTX.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../simon-tdc/simon/simon.srcs/sources_1/imports/ZEDBOARD-On-ChipSensors/uartTX.v"/>
        <Attr Name="ImportTime" Val="1688683372"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/imports/ZEDBOARD-On-ChipSensors/uartrx.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../simon-tdc/simon/simon.srcs/sources_1/imports/ZEDBOARD-On-ChipSensors/uartrx.v"/>
        <Attr Name="ImportTime" Val="1688683372"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/imports/ZEDBOARD-On-ChipSensors/tdc_decode.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../simon-tdc/simon/simon.srcs/sources_1/imports/ZEDBOARD-On-ChipSensors/tdc_decode.vhd"/>
        <Attr Name="ImportTime" Val="1688683372"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/top.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../simon-tdc/simon/simon.srcs/sources_1/new/top.v"/>
        <Attr Name="ImportTime" Val="1688683372"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/top_tb.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../simon-tdc/simon/simon.srcs/sources_1/new/top_tb.v"/>
        <Attr Name="ImportTime" Val="1688683372"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/imports/SimonCipherVerilog-master/tb_simon.sv">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../simon-tdc/simon/simon.srcs/sources_1/imports/SimonCipherVerilog-master/tb_simon.sv"/>
        <Attr Name="ImportTime" Val="1688683372"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/imports/SimonCipherVerilog-master/tb_key_expansion.sv">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../simon-tdc/simon/simon.srcs/sources_1/imports/SimonCipherVerilog-master/tb_key_expansion.sv"/>
        <Attr Name="ImportTime" Val="1688683372"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="top"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/new/our_constraints.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../simon-tdc/simon/simon.srcs/constrs_1/imports/new/our_constraints.xdc"/>
        <Attr Name="ImportTime" Val="1688683372"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021">
      <Desc>Vivado Synthesis Defaults</Desc>
    </StratHandle>
    <Step Id="synth_design"/>
  </Strategy>
</GenRun>
