/*
 * Copyright 2025 The Torch-Spyre Authors.
 *
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 *     http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 */

#include "spyre_mem.h"

#include <ATen/EmptyTensor.h>
#include <ATen/detail/PrivateUse1HooksInterface.h>
#include <ATen/native/Resize.h>
#include <ATen/ops/set_cpu_dispatch.h>
#include <c10/core/MemoryFormat.h>
#include <c10/core/TensorOptions.h>
#include <c10/util/ArrayRef.h>
#include <pybind11/pybind11.h>
#include <torch/library.h>

#include <algorithm>
#include <functional>
#include <map>
#include <memory>
#include <string>
#include <unordered_map>
#include <utility>
#include <vector>

#include "logging.h"
#include "module.h"
#include "spyre_allocator.h"
#include "spyre_composite_address.h"
#include "spyre_storage_impl.h"
#include "spyre_stream.h"
#include "spyre_tensor_impl.h"
#include "types_mapping.h"

namespace py = pybind11;

namespace spyre {

/*
 * CPU stride for a dimension.
 *
 * @param sizes: dimension sizes of the CPU tensor
 * @param strides: dimension strides of the CPU tensor
 * @param device_sizes: dimension sizes of dev tensor
 * @param stride_map: mapping of strides of the CPU tensor to sizes of dev
 *                    tensor
 * @return index in `strides` that the `stride_map` value corresponds to.
 */
auto get_dim_map(c10::IntArrayRef sizes, c10::IntArrayRef strides,
                 c10::IntArrayRef device_sizes, c10::IntArrayRef stride_map)
    -> std::vector<int> {
  const int host_rank = strides.size();
  const int device_rank = stride_map.size();
  const int stick_dim_index = device_rank > 2 ? device_rank - 3 : 0;

  std::vector<int64_t> max_stride_le(device_rank, 0);
  std::vector<int> dim_map(device_rank, -1);

  for (int i = 0; i < host_rank; i++) {
    // Size 1 dimensions are ignored.
    if (sizes[i] == 1) continue;

    const int64_t hst = strides[i];

    // Expanded dimensions are ignored.
    if (hst == 0) continue;

    for (int j = 0; j < device_rank; j++) {
      // Size 1 dimensions are ignored.
      if (device_sizes[j] == 1) continue;

      const int64_t dst = stride_map[j];
      if (hst > max_stride_le[j] && hst <= dst) {
        max_stride_le[j] = hst;
        dim_map[j] = i;
      }
    }
  }

  if (dim_map[stick_dim_index] != -1) {
    dim_map[stick_dim_index] = dim_map[device_rank - 1];
  }

  return dim_map;
}

/* Generates the tile mapping between `strides` and `stride_map`.
 *
 * @param sizes: dimension sizes of the CPU tensor
 * @param strides: dimension strides of the CPU tensor
 * @param device_sizes: dimension sizes of dev tensor
 * @param stride_map: mapping of strides of the CPU tensor to sizes of dev
 *                    tensor
 * @return ordered indices (from back-to-front) in `stride_map` that the
 *         `strides` value corresponds to
 */
auto get_tile_map(c10::IntArrayRef sizes, c10::IntArrayRef strides,
                  c10::IntArrayRef device_sizes, c10::IntArrayRef stride_map)
    -> std::vector<std::vector<int>> {
  const std::vector<int> dim_map =
      get_dim_map(sizes, strides, device_sizes, stride_map);

  const int host_rank = strides.size();
  const int device_rank = stride_map.size();

  // Get the mapping of the indices of each dim in the dim map, ordered based
  // on increasing stride map value.
  //
  // Each pair in the inner vector comes in the form {stride, index}.
  //
  // For example:
  //   strides:       [320, 80, 1] ... which assumes sizes [*, 4, 80]
  //   device_sizes:  [4, 2, *, 64]
  //   stride_map:    [80, 64, 320, 1]
  //   dim_map:       [1, 2, 0, 2]
  //
  //   tile_pairs[0]: [(320, 2)]
  //   tile_pairs[1]: [(80, 0)]
  //   tile_pairs[2]: [(1, 3), (64, 1)]
  std::vector<std::map<int64_t, int>> tile_pairs(host_rank);

  const int stick_dim = dim_map[device_rank - 1];
  if (stick_dim != -1) {
    tile_pairs[stick_dim].insert({-1, device_rank - 1});
  }

  for (int i = device_rank - 2; i > -1; i--) {
    const int dim = dim_map[i];

    // Dimensions that do not appear in the dim map are ignored.
    if (dim == -1) continue;

    tile_pairs[dim].insert({stride_map[i], i});
  }

  // Reduce the tile pairs down to just the indices since the strides are no
  // longer needed now that mapping is ordered.
  //
  //   tile_pairs[0]: [(320, 2)]         ->  tile_map[0]: [2]
  //   tile_pairs[1]: [(80, 0)]          ->  tile_map[1]: [0]
  //   tile_pairs[2]: [(1, 3), (64, 1)]  ->  tile_map[2]: [3, 1]
  std::vector<std::vector<int>> tile_map(host_rank);
  for (int i = 0; i < host_rank; i++) {
    tile_map[i].reserve(tile_pairs[i].size());
    for (const auto& [stride, index] : tile_pairs[i]) {
      tile_map[i].push_back(index);
    }
  }

  return tile_map;
}

/*
 * Fills out size and strides for each dimension of the tensor.
 *
 * @param sizes: dimension sizes of the CPU tensor
 * @param strides: dimension strides of the CPU tensor
 * @param cpu_offset: storage offset of the CPU tensor
 * @param device_offset: storage offset of the dev tensor
 * @param stl: SpyreTensorLayout of dev tensor
 * @param host2device: direction of data conversion
 * @return description of data conversion
 */
auto get_device_stride_infos(c10::IntArrayRef sizes, c10::IntArrayRef strides,
                             int64_t cpu_offset, int64_t device_offset,
                             SpyreTensorLayout stl, bool host2device)
    -> std::vector<DataConversionStrideInfo> {
  const std::vector<std::vector<int>> tile_map =
      get_tile_map(sizes, strides, stl.device_size, stl.stride_map);

  const int host_rank = strides.size();
  const int device_rank = stl.stride_map.size();

  // The host strides based on stride_map, used for remainder calculation.
  std::vector<int64_t> host_strides(device_rank, 1);
  // The device strides are always contiguous strides for device sizes.
  std::vector<int64_t> device_strides(device_rank, 1);
  // The sizes for the first DataConversionStrideInfo match the device sizes
  // except for dimensions with a remainder.
  std::vector<int64_t> dcsi_sizes(device_rank, 1);

  int64_t prev_size = 1;
  for (int i = device_rank - 1; i > -1; i--) {
    if (stl.stride_map[i] == 0) {
      dcsi_sizes[i] = stl.device_size[i];
    }
    device_strides[i] = prev_size;
    prev_size *= stl.device_size[i];
    // Size 1 dimensions are ignored.
    if (stl.stride_map[i] == -1) continue;
    host_strides[i] = stl.stride_map[i];
  }

  // The sizes for the subsequent DataConversionStrideInfo (remainders) match
  // the first DataConversionStrideInfo sizes except for dimensions with a
  // remainder.
  std::vector<std::vector<int64_t>> remainders;

  // The offsets for the host and device are at the start of each remainder.
  std::vector<int64_t> host_offsets;
  std::vector<int64_t> device_offsets;

  // Iterate over host dimensions from back-to-front.
  for (int i = host_rank - 1; i > -1; i--) {
    // Dimensions that do not appear in the tile map are ignored.
    if (tile_map[i].size() == 0) continue;

    const int64_t host_stride = strides[i];
    int64_t host_size = sizes[i];

    // Fold leading host dimensions that do not appear in the tile map.
    for (int j = i - 1; j > -1 && tile_map[j].size() == 0; j--) {
      // Expanded dimensions are ignored.
      if (strides[j] == 0) continue;

      host_size *= sizes[j];
    }

    int64_t elements_before = 1;

    // Iterate over the device dimension that come from the host dimension from
    // back-to-front.
    //
    // These are stored in the tile map from back-to-front, so we are in effect
    // iterating them from front-to-back.
    for (int j = tile_map[i].size() - 1; j > -1; j--) {
      const int tile_index = tile_map[i][j];
      const int64_t tile_size = stl.device_size[tile_index];

      // Every divisor below is checked before it is used. Integer division by
      // zero raises SIGFPE, which is not catchable from Python: it terminates
      // the interpreter outright, so a malformed layout would abort the process
      // instead of surfacing a RuntimeError the caller can handle. A guard that
      // itself kills the process is worse than no guard.
      TORCH_CHECK(host_stride != 0,
                  "Invalid stride map: zero DMA stride for host dimension ", i,
                  " while mapping device dimension ", tile_index);

      const int64_t tile_stride = host_strides[tile_index] / host_stride;

      // Size 1 dimensions are ignored.
      if (tile_size == 1) continue;

      // A size-0 device dimension is malformed and is NOT covered by the
      // size-1 skip above. Letting it through sets dcsi_sizes[tile_index] to 0
      // below, which zeroes `elements_before`, and the next iteration of this
      // loop then evaluates `host_size % 0`. See issue #3604, where a
      // compiler-generated layout of device_size {0, 4, 32} reached here.
      TORCH_CHECK(tile_size > 0, "Invalid device size ", tile_size,
                  " for device dimension ", tile_index,
                  ": a zero-sized device dimension cannot describe host "
                  "dimension ",
                  i, " of size ", host_size);

      TORCH_CHECK(
          elements_before > 0,
          "Invalid device sizes and stride map for host sizes and strides");

      TORCH_CHECK(
          host_size % elements_before == 0,
          "Invalid device sizes and stride map for host sizes and strides");

      const int64_t current_elements = host_size / elements_before;

      TORCH_CHECK(tile_stride != 0, "Invalid stride map: device dimension ",
                  tile_index, " has stride ", host_strides[tile_index],
                  " which is smaller than the host DMA stride ", host_stride,
                  " for host dimension ", i);

      const int64_t remaining_elements = current_elements / tile_stride;

      TORCH_CHECK(
          remaining_elements > 0,
          "Invalid device sizes and stride map for host sizes and strides");

      if (current_elements % tile_stride == 0) {
        // When the current elements is evenly divisible by the tile stride then
        // this tile has no remainder.

        dcsi_sizes[tile_index] = std::min(remaining_elements, tile_size);

        elements_before *= dcsi_sizes[tile_index];
      } else {
        // When the current elements is not evenly divisible by the tile stride
        // then this tile and the next tile have a remainder.
        //
        // In these cases we get both tiles and compute the dcsi sizes and
        // remainders for this tile and the next tile using the information from
        // both tiles. We then update the remainders and offsets so they can be
        // used to populate subsequent DataConversionStrideInfo.

        TORCH_CHECK(j != 0, "Invalid tiling for dimension");
        j--;

        const int next_index = tile_map[i][j];
        const int64_t next_size = stl.device_size[next_index];
        const int64_t next_stride = host_strides[next_index] / host_stride;

        // Same reasoning as the divisor guards above: `next_stride` divides
        // below and `next_size` is a modulus, so both must be non-zero or the
        // process takes SIGFPE instead of raising.
        TORCH_CHECK(next_stride != 0, "Invalid stride map: device dimension ",
                    next_index, " has stride ", host_strides[next_index],
                    " which is smaller than the host DMA stride ", host_stride,
                    " for host dimension ", i);
        TORCH_CHECK(next_size > 0, "Invalid device size ", next_size,
                    " for device dimension ", next_index,
                    ": a zero-sized device dimension cannot describe host "
                    "dimension ",
                    i, " of size ", host_size);

        const int64_t tiled_elements = current_elements / next_stride;

        dcsi_sizes[tile_index] = remaining_elements;
        dcsi_sizes[next_index] = next_size;

        elements_before *= tiled_elements;

        std::vector<int64_t> remainder(device_rank, 0);
        remainder[tile_index] = 1;
        remainder[next_index] = tiled_elements % next_size;

        remainders.push_back(remainder);
        host_offsets.push_back(remaining_elements * host_strides[tile_index]);
        device_offsets.push_back(remaining_elements *
                                 device_strides[tile_index]);
      }
    }
  }

  // Create the first DataConversionStrideInfo.
  DataConversionStrideInfo stride_info;
  stride_info.size_ = dcsi_sizes;
  stride_info.stride_src_ = host2device ? host_strides : device_strides;
  stride_info.stride_dst_ = host2device ? device_strides : host_strides;
  stride_info.offset_src_ = host2device ? cpu_offset : device_offset;
  stride_info.offset_dst_ = host2device ? device_offset : cpu_offset;

  std::reverse(stride_info.size_.begin(), stride_info.size_.end());
  std::reverse(stride_info.stride_src_.begin(), stride_info.stride_src_.end());
  std::reverse(stride_info.stride_dst_.begin(), stride_info.stride_dst_.end());

  std::vector<DataConversionStrideInfo> stride_infos = {stride_info};

  // Iterate through the remainders and create subsequent
  // DataConversionStrideInfo for each.
  for (size_t i = 0; i < remainders.size(); i++) {
    std::reverse(remainders[i].begin(), remainders[i].end());
    const int64_t offset_src =
        host2device ? host_offsets[i] : device_offsets[i];
    const int64_t offset_dst =
        host2device ? device_offsets[i] : host_offsets[i];

    const size_t num_infos = stride_infos.size();
    for (size_t j = 0; j < num_infos; j++) {
      DataConversionStrideInfo info = stride_infos[j];
      for (int k = 0; k < device_rank; k++) {
        info.size_[k] =
            remainders[i][k] == 0 ? info.size_[k] : remainders[i][k];
      }
      info.offset_src_ += offset_src;
      info.offset_dst_ += offset_dst;
      stride_infos.push_back(info);
    }
  }

  return stride_infos;
}

/*
 * Generate description of data conversion for a tensor.
 *
 * @param cpu_tensor: CPU-side tensor (source for H2D, destination for D2H)
 * @param dev_tensor: device-side tensor (destination for H2D, source for D2H)
 * @return data conversion information
 */
auto generate_dci(const at::Tensor* cpu_tensor, const at::Tensor* dev_tensor,
                  SpyreTensorLayout stl, bool host2device)
    -> DataConversionInfo {
  // Support dtype conversion: populate DCI with both source and destination
  // dtype formats
  auto cpu_str_type = torchScalarToString[cpu_tensor->scalar_type()];
  auto dev_str_type = torchScalarToString[dev_tensor->scalar_type()];
  const auto [cpu_format_host, cpu_format_dev] =
      stringToDTDataFormatPair(cpu_str_type);
  TORCH_CHECK(cpu_format_host != DataFormats::INVALID &&
                  cpu_format_dev != DataFormats::INVALID,
              "Unsupported CPU tensor dtype for DMA transfer: ", cpu_str_type);

  // stl.device_dtype is the authoritative on-device element format.  For bool
  // tensors it may differ from the type-map default (SEN169_FP16): an fp32
  // comparison result is physically stored as IEEE_FP32 (32 elems/stick).
  //
  // IEEE_FP32 bool tensors are on-device intermediates produced by the
  // compiler; they are always read D2H and never written H2D.  Guard against
  // that assumption being violated so a future regression fails loudly rather
  // than silently transferring data with the wrong element size.
  TORCH_CHECK(
      !(host2device && dev_tensor->scalar_type() == c10::ScalarType::Bool &&
        stl.device_dtype == DataFormats::IEEE_FP32),
      "Unexpected H2D transfer to a bool tensor with IEEE_FP32 device format; "
      "fp32-format bool tensors are on-device intermediates and should never "
      "be H2D transfer destinations");
  DataConversionInfo dci{};
  dci.dci_dsName_ = "DCI-Tensor-0";
  dci.isHostToSen_ = host2device;
  dci.dataformat_src_ = host2device ? cpu_format_host : stl.device_dtype;
  dci.dataformat_dst_ = host2device ? stl.device_dtype : cpu_format_host;
  TORCH_CHECK(
      isDCIConversionSupported(dci.dataformat_src_, dci.dataformat_dst_),
      "Unsupported DCI data format conversion: src=",
      static_cast<int>(dci.dataformat_src_),
      " dst=", static_cast<int>(dci.dataformat_dst_),
      " (cpu_type=", cpu_str_type, ", dev_type=", dev_str_type, ")");

  auto spyre_tensor_impl =
      static_cast<SpyreTensorImpl*>(dev_tensor->unsafeGetTensorImpl());

  std::vector<int64_t> cpu_sizes = cpu_tensor->sizes().vec();
  std::vector<int64_t> cpu_strides = cpu_tensor->strides().vec();
  const std::vector<int64_t> dev_sizes = dev_tensor->sizes().vec();
  const std::vector<int64_t> dev_strides = dev_tensor->strides().vec();
  const std::vector<int64_t> dma_sizes = spyre_tensor_impl->dma_sizes;
  const std::vector<int64_t> dma_strides = spyre_tensor_impl->dma_strides;
  std::vector<int64_t> device_sizes = stl.device_size;

  const int64_t cpu_offset = cpu_tensor->storage_offset();
  int64_t dev_offset = dev_tensor->storage_offset();
  int64_t device_offset = 0;

  // While the source strides may differ from the destination strides when the
  // source is non-dense or overlapping, the source sizes should always match
  // the destination sizes.
  //
  // This is assumed to be true for the following logic, so this check should
  // not be removed unless the following logic is updated accordingly.
  TORCH_CHECK(cpu_sizes == dev_sizes,
              "Invalid device sizes for host sizes. Expected: ", cpu_sizes,
              ", got: ", dev_sizes);

  if (host2device) {
    TORCH_CHECK(dev_sizes == dma_sizes,
                "Invalid dma sizes for device sizes. Expected: ", dev_sizes,
                ", got: ", dma_sizes);
    TORCH_CHECK(dev_strides == dma_strides,
                "Invalid dma strides for device strides. Expected: ",
                dev_strides, ", got: ", dma_strides);
    TORCH_CHECK(
        dev_offset == 0,
        "Invalid destination storage offset. Expected: 0, got: ", dev_offset);
    if (cpu_strides != dev_strides) {
      // If the dev_strides do not match the cpu_strides then the cpu_tensor is
      // sliced and/or expanded.
      //
      // In these cases we update the stride_map of the SpyreTensorLayout to
      // reflect the cpu_strides instead of the dma_strides.
      //
      // Note that these updates are only applied to the local copy of the
      // SpyreTensorLayout. The SpyreTensorImpl for the dev_tensor is not
      // modified.
      const int host_rank = dev_tensor->dim();
      const int device_rank = stl.stride_map.size();

      std::vector<int64_t> dst_stride_map = stl.stride_map;
      std::vector<int64_t> dst_strides = dev_strides;

      // Adjust the dst_stride_map and dst_strides for all expanded dimension by
      // dividing all other stride values greater than expanded stride value by
      // the amount expanded.
      const std::vector<std::vector<int>> tile_map =
          get_tile_map(dma_sizes, dma_strides, stl.device_size, stl.stride_map);

      std::map<int64_t, int64_t> expands;
      for (int i = 0; i < host_rank; i++) {
        const int64_t cpu_stride = cpu_strides[i];
        const int64_t dev_stride = dev_strides[i];
        if (cpu_stride == 0) {
          const int64_t expand = cpu_sizes[i];
          expands.insert({dev_stride, expand});
          for (const int& j : tile_map[i]) {
            dst_stride_map[j] = 0;
          }
        }
      }

      for (int i = 0; i < device_rank; i++) {
        if (dst_stride_map[i] <= 0) continue;
        for (const auto& [stride, expand] : expands) {
          if (stl.stride_map[i] <= stride) continue;
          dst_stride_map[i] /= expand;
        }
      }

      for (int i = 0; i < host_rank; i++) {
        const int64_t dev_stride = dev_strides[i];
        for (const auto& [stride, expand] : expands) {
          if (dev_stride <= stride) continue;
          dst_strides[i] /= expand;
        }
      }

      stl.stride_map = dst_stride_map;

      // Adjust the dst_stride_map for all sliced dimension by multiplying all
      // other stride values greater than or equal to the sliced stride value
      // by the amount sliced.
      std::vector<int64_t> cpu_order(host_rank);
      std::iota(cpu_order.begin(), cpu_order.end(), 0);
      std::sort(cpu_order.begin(), cpu_order.end(),
                [&cpu_strides, &cpu_sizes](int64_t i1, int64_t i2) {
                  if (cpu_strides[i1] == cpu_strides[i2]) {
                    if (cpu_sizes[i1] == 1 && cpu_sizes[i2] == 1) {
                      return i1 < i2;
                    }
                    return cpu_sizes[i1] == 1;
                  }
                  return cpu_strides[i1] < cpu_strides[i2];
                });

      std::multimap<int64_t, int64_t> slices;
      int64_t current_slices = 1;
      for (const auto& i : cpu_order) {
        const int64_t cpu_stride = cpu_strides[i];
        const int64_t dev_stride = dst_strides[i];
        TORCH_CHECK(
            dev_stride > 0,
            "Invalid destination stride. Expected > 0, got: ", dev_stride);
        const int64_t slice = cpu_stride / dev_stride / current_slices;
        if (slice > 1) {
          slices.insert({dev_stride, slice});
          current_slices *= slice;
        }
      }

      for (int i = 0; i < device_rank; i++) {
        if (dst_stride_map[i] <= 0) continue;
        for (const auto& [stride, slice] : slices) {
          if (stl.stride_map[i] < stride) continue;
          dst_stride_map[i] *= slice;
        }
      }

      stl.stride_map = dst_stride_map;
    }
  } else {
    TORCH_CHECK(
        cpu_offset == 0,
        "Invalid destination storage offset. Expected: 0, got: ", cpu_offset);
    cpu_sizes = dma_sizes;
    cpu_strides = dma_strides;
    if (c10::multiply_integers(dma_sizes) > dev_tensor->numel()) {
      // If the dma_sizes contains more elements than dev_tensor contains then
      // the dev_tensor is a slice.
      //
      // In these cases we first update the dma_sizes and dma_strides to reflect
      // the cpu_tensor sizes and strides.
      //
      // We then update the stride_map of the SpyreTensorLayout to reflect the
      // updated dma_sizes and dma_strides.
      //
      // Finally we compute the device_offset based on the dev_tensor
      // storage_offset and updated values.
      //
      // Note that these updates are only applied to the local copy of the
      // dma_sizes, dma_strides, and SpyreTensorLayout. The SpyreTensorImpl for
      // the dev_tensor is not modified.
      const int host_rank = dev_tensor->dim();
      const int dma_rank = dma_strides.size();
      const int device_rank = stl.stride_map.size();

      cpu_sizes = cpu_tensor->sizes().vec();
      cpu_strides = cpu_tensor->strides().vec();

      // Inflate or deflate cpu_sizes, cpu_strides, dev_sizes, and dev_strides
      // to the same rank as dma_sizes and dma_strides.
      std::vector<int64_t> adjusted_cpu_sizes;
      std::vector<int64_t> adjusted_cpu_strides;
      std::vector<int64_t> adjusted_dev_sizes;
      std::vector<int64_t> adjusted_dev_strides;
      for (int i = 0; i < dma_rank; i++) {
        const int64_t dma_size = dma_sizes[i];
        const int64_t dma_stride = dma_strides[i];
        const int64_t next_stride = dma_size * dma_stride;
        int64_t product = 1;
        int64_t min_stride = dma_stride;
        for (int j = 0; j < host_rank; j++) {
          if (dev_strides[j] >= dma_stride && dev_strides[j] < next_stride) {
            product *= cpu_sizes[j];
            min_stride = std::min(min_stride, cpu_strides[j]);
          }
        }
        product = std::min(product, dma_size);
        adjusted_cpu_sizes.push_back(product);
        adjusted_cpu_strides.push_back(min_stride);
        adjusted_dev_sizes.push_back(product);
        adjusted_dev_strides.push_back(dma_stride);
      }
      cpu_sizes = std::move(adjusted_cpu_sizes);
      cpu_strides = std::move(adjusted_cpu_strides);

      // Reorder cpu_sizes and cpu_strides to the same ordering as dma_sizes and
      // dma_strides.
      std::vector<int64_t> dma_order(dma_rank);
      std::iota(dma_order.begin(), dma_order.end(), 0);
      std::sort(dma_order.begin(), dma_order.end(),
                [&dma_strides, &dma_sizes](int64_t i1, int64_t i2) {
                  if (dma_strides[i1] == dma_strides[i2]) {
                    if (dma_strides[i1] != 1 && dma_strides[i2] != 1) {
                      return i1 > i2;
                    }
                    return dma_sizes[i1] != 1;
                  }
                  return dma_strides[i1] > dma_strides[i2];
                });

      std::vector<int64_t> dev_order(dma_rank);
      std::iota(dev_order.begin(), dev_order.end(), 0);
      std::sort(
          dev_order.begin(), dev_order.end(),
          [&adjusted_dev_strides, &adjusted_dev_sizes](int64_t i1, int64_t i2) {
            if (adjusted_dev_strides[i1] == adjusted_dev_strides[i2]) {
              if (adjusted_dev_strides[i1] != 1 &&
                  adjusted_dev_strides[i2] != 1) {
                return i1 > i2;
              }
              return adjusted_dev_sizes[i1] != 1;
            }
            return adjusted_dev_strides[i1] > adjusted_dev_strides[i2];
          });

      std::vector<int64_t> ordered_sizes(dma_rank);
      std::vector<int64_t> ordered_strides(dma_rank);
      for (int i = 0; i < dma_rank; i++) {
        for (int j = 0; j < dma_rank; j++) {
          if (dev_order[i] == dma_order[j]) {
            ordered_sizes[i] = cpu_sizes[j];
            ordered_strides[i] = cpu_strides[j];
            break;
          }
        }
      }
      cpu_sizes = std::move(ordered_sizes);
      cpu_strides = std::move(ordered_strides);

      // Create a dst_stride_map that reflects cpu_sizes and cpu_strides.
      // This is done in 3 passes.

      // Pass 1: Fill dst_stride_map with the min of stride_map and cpu_strides.
      std::map<int64_t, int> dma_stride_to_j;
      for (int i = 0; i < dma_rank; i++) {
        if (dma_sizes[i] == 1) continue;
        dma_stride_to_j.insert({dma_strides[i], i});
      }

      std::vector<int64_t> dst_stride_map(device_rank, -2);
      for (int i = 0; i < device_rank; i++) {
        const int64_t device_size = stl.device_size[i];
        if (device_size == 1) {
          dst_stride_map[i] = -1;
          continue;
        }
        const int64_t device_stride = stl.stride_map[i];
        if (device_stride < 1) {
          dst_stride_map[i] = device_stride;
          continue;
        }
        if (dma_stride_to_j.find(device_stride) != dma_stride_to_j.end()) {
          const int j = dma_stride_to_j[device_stride];
          dst_stride_map[i] = std::min(device_stride, cpu_strides[j]);
        }
      }

      // Pass 2: Compute missing values (tiles) using dst_stride_map values.
      const std::vector<std::vector<int>> tile_map =
          get_tile_map(dma_sizes, dma_strides, stl.device_size, stl.stride_map);

      for (int i = 0; i < dma_rank; i++) {
        for (const int& j : tile_map[i]) {
          if (dst_stride_map[j] == -2) {
            int64_t prev_stride = 1;
            int prev_index = -1;
            for (int k = 0; k < device_rank; k++) {
              if (stl.device_size[k] == 1) continue;
              if (stl.stride_map[k] < 1) continue;
              if (stl.stride_map[k] >= stl.stride_map[j]) continue;
              if (stl.stride_map[k] >= prev_stride) {
                prev_stride = stl.stride_map[k];
                prev_index = k;
              }
            }
            if (prev_index != -1) {
              const int64_t tile_size = stl.stride_map[j] / prev_stride;
              prev_stride = dst_stride_map[prev_index];
              dst_stride_map[j] = tile_size * prev_stride;
            } else {
              dst_stride_map[j] = stl.stride_map[j];
            }
          }
        }
      }

      TORCH_CHECK(
          std::all_of(dst_stride_map.begin(), dst_stride_map.end(),
                      [](int64_t val) { return val != -2; }),
          "Invalid device sizes and stride map for host sizes and strides");

      // Pass 3: Update dst_stride_map values to reflect sliced sizes.
      for (int i = 0; i < dma_rank; i++) {
        for (const int& j : tile_map[i]) {
          if (cpu_sizes[i] == 1) {
            dst_stride_map[j] = -1;
          } else if (dst_stride_map[j] > cpu_sizes[i] * cpu_strides[i]) {
            dst_stride_map[j] = cpu_sizes[i] * cpu_strides[i];
          }
        }
      }

      // Compute the device_offset, which is the offset into stl.device_size,
      // based on the dev_tensor->storage_offset(), which is the offset into
      // dma_sizes.
      std::vector<int64_t> device_strides(device_rank, 1);
      int64_t device_stride = 1;
      for (int i = device_rank - 1; i >= 0; i--) {
        device_strides[i] = device_stride;
        device_stride *= stl.device_size[i];
      }

      std::map<int64_t, int, std::greater<int64_t>> stride_map_to_j;
      for (int i = 0; i < device_rank; i++) {
        if (stl.stride_map[i] <= 0) continue;
        if (stl.device_size[i] <= 1) continue;
        stride_map_to_j.insert({stl.stride_map[i], i});
      }

      for (const auto& [stride, index] : stride_map_to_j) {
        if (stride > dev_offset) continue;
        const int64_t slice = dev_offset / stride;
        device_offset += slice * device_strides[index];
        dev_offset -= slice * stride;
        if (dev_offset <= 0) break;
      }

      TORCH_CHECK(dev_offset == 0, "Invalid source storage offset");

      stl.stride_map = dst_stride_map;
    }
  }

  dci.dcsi_ = get_device_stride_infos(cpu_sizes, cpu_strides, cpu_offset,
                                      device_offset, stl, host2device);

  // Reverse PyTorch ordering
  std::reverse(cpu_sizes.begin(), cpu_sizes.end());
  std::reverse(device_sizes.begin(), device_sizes.end());
  dci.input_shape_ = host2device ? cpu_sizes : device_sizes;
  dci.output_shape_ = host2device ? device_sizes : cpu_sizes;
  if (SPYRE_LOG_ENABLED("spyre.runtime",
                        torch_spyre::logging::LogLevel::DEBUG)) {
    std::stringstream s;
    dci.exportJson(s);
    SPYRE_RUNTIME_DEBUG() << "DataConversionInfo: " << s.str();
  }
  return dci;
}

// Empty op needs C++ code and cannot be handled by python side fallback
at::Tensor spyre_empty(c10::IntArrayRef size,
                       std::optional<c10::ScalarType> dtype_opt,
                       std::optional<c10::Layout> layout_opt,
                       std::optional<c10::Device> device_opt,
                       std::optional<bool> pin_memory_opt,
                       std::optional<c10::MemoryFormat> memory_format_opt) {
  c10::Device device = device_opt.value_or(
      c10::impl::VirtualGuardImpl{c10::DeviceType::PrivateUse1}.getDevice());
  SPYRE_RUNTIME_DEBUG() << "shape=" << size << " on Spyre " << device;
  const auto dtype = c10::dtype_or_default(dtype_opt);
  TORCH_CHECK(device.is_privateuseone());
  TORCH_CHECK(c10::layout_or_default(layout_opt) == c10::Layout::Strided,
              "Non strided layout not supported");
  TORCH_CHECK(!c10::pinned_memory_or_default(pin_memory_opt),
              "Pin memory can only be on CPU");
  TORCH_CHECK(spyre::is_supported_dtype(dtype),
              "Spyre backend does not support dtype ", dtype);
  const auto memory_format =
      memory_format_opt.value_or(c10::MemoryFormat::Contiguous);
  TORCH_CHECK(memory_format == c10::MemoryFormat::Contiguous ||
                  memory_format == c10::MemoryFormat::Preserve,
              "Spyre backend only supports contiguous memory format, got: ",
              memory_format);
  const c10::DeviceGuard device_guard(device);

  auto device_layout = SpyreTensorLayout(size.vec(), dtype);
  size_t device_size_bytes = get_device_size_in_bytes(device_layout);
  int64_t cpu_numel = std::accumulate(size.begin(), size.end(), 1LL,
                                      std::multiplies<int64_t>());
  size_t cpu_size_bytes = cpu_numel * c10::elementSize(dtype);
  size_t size_bytes = std::max(device_size_bytes, cpu_size_bytes);
  constexpr c10::DispatchKeySet pu1_dks(c10::DispatchKey::PrivateUse1);
  auto tensor = at::detail::make_tensor_base<SpyreTensorImpl>(
      c10::Storage(c10::make_intrusive<SpyreStorageImpl>(
          c10::StorageImpl::use_byte_size_t(), size_bytes,
          &SpyreAllocator::instance(),
          /*resizeable=*/true)),
      pu1_dks, c10::scalarTypeToTypeMeta(dtype));

  auto spyre_tensor_impl =
      static_cast<SpyreTensorImpl*>(tensor.unsafeGetTensorImpl());
  spyre_tensor_impl->set_sizes_contiguous(size);
  spyre_tensor_impl->spyre_layout = device_layout;
  spyre_tensor_impl->dma_sizes = size.vec();
  spyre_tensor_impl->dma_strides = tensor.strides().vec();
  SPYRE_RUNTIME_DEBUG() << "SpyreTensorLayout: " << device_layout.toString();
  return tensor;
}

/**
 * This method will determine the size of the tensor on Spyre, then allocate
 * that space on the Spyre and and set the handle for the tensor to that of the
 * memory in the Spyre. For now, it allocates a CPU tensor with the correct
 * size, as the actual storage will stay on CPU until the rest of the stack is
 * ready to filter out the allocation and deallocation of memory from the graph
 * processing.
 */
at::Tensor spyre_empty_strided(c10::IntArrayRef size, c10::IntArrayRef stride,
                               std::optional<c10::ScalarType> dtype_opt,
                               std::optional<c10::Layout> layout_opt,
                               std::optional<c10::Device> device_opt,
                               std::optional<bool> pin_memory_opt) {
  // SETUP FOR Spyre TENSOR
  at::detail::check_size_nonnegative(size);
  const auto scalar_type = c10::dtype_or_default(dtype_opt);
  TORCH_CHECK(spyre::is_supported_dtype(scalar_type),
              "Spyre backend does not support dtype ", scalar_type);
  caffe2::TypeMeta dtype = c10::scalarTypeToTypeMeta(scalar_type);
  c10::Device device = device_opt.value_or(
      c10::impl::VirtualGuardImpl{c10::DeviceType::PrivateUse1}.getDevice());
  SPYRE_RUNTIME_DEBUG() << "Tensor info on CPU (Size:" << size
                        << ", Stride: " << stride << ", dtype: " << dtype
                        << ") to be mapped onto device " << device;
  auto device_layout = SpyreTensorLayout(size.vec(), stride.vec(), scalar_type,
                                         generic_stick_dim_order(size.size()));
  size_t device_size_bytes = get_device_size_in_bytes(device_layout);
  int64_t cpu_numel = std::accumulate(size.begin(), size.end(), 1LL,
                                      std::multiplies<int64_t>());
  size_t cpu_size_bytes = cpu_numel * c10::elementSize(scalar_type);
  size_t size_bytes = std::max(device_size_bytes, cpu_size_bytes);

  auto spyre_storage_impl = c10::make_intrusive<SpyreStorageImpl>(
      c10::StorageImpl::use_byte_size_t(), size_bytes,
      &SpyreAllocator::instance(),
      /*resizeable=*/true);
  auto spyre_storage = c10::Storage(spyre_storage_impl);

  // Create the Spyre Tensor
  const c10::DeviceGuard device_guard(device);
  constexpr c10::DispatchKeySet pu1_dks(c10::DispatchKey::PrivateUse1);
  auto tensor = at::detail::make_tensor_base<SpyreTensorImpl>(
      std::move(spyre_storage), pu1_dks, dtype);

  auto spyre_tensor_impl =
      static_cast<SpyreTensorImpl*>(tensor.unsafeGetTensorImpl());
  spyre_tensor_impl->set_sizes_and_strides(size, stride);

  spyre_tensor_impl->spyre_layout = device_layout;
  spyre_tensor_impl->dma_sizes = size.vec();
  spyre_tensor_impl->dma_strides = stride.vec();

  SPYRE_RUNTIME_DEBUG() << "SpyreTensorLayout: " << device_layout.toString();
  return tensor;
}

at::Tensor spyre_empty_with_layout(c10::IntArrayRef size,
                                   c10::IntArrayRef stride,
                                   c10::ScalarType dtype,
                                   SpyreTensorLayout device_layout,
                                   std::optional<c10::Device> device_opt) {
  at::detail::check_size_nonnegative(size);
  c10::Device device = device_opt.value_or(
      c10::impl::VirtualGuardImpl{c10::DeviceType::PrivateUse1}.getDevice());
  TORCH_CHECK(device.is_privateuseone(),
              "spyre_empty_with_layout expected a Spyre device, got ", device);
  const c10::DeviceGuard device_guard(device);

  size_t device_size_bytes = get_device_size_in_bytes(device_layout);
  int64_t cpu_numel = std::accumulate(size.begin(), size.end(), 1LL,
                                      std::multiplies<int64_t>());
  size_t cpu_size_bytes = cpu_numel * c10::elementSize(dtype);
  size_t size_bytes = std::max(device_size_bytes, cpu_size_bytes);
  auto spyre_storage_impl = c10::make_intrusive<SpyreStorageImpl>(
      c10::StorageImpl::use_byte_size_t(), size_bytes,
      &SpyreAllocator::instance(),
      /*resizeable=*/true);
  auto spyre_storage = c10::Storage(spyre_storage_impl);

  // Create the Spyre Tensor
  constexpr c10::DispatchKeySet pu1_dks(c10::DispatchKey::PrivateUse1);
  auto tensor = at::detail::make_tensor_base<SpyreTensorImpl>(
      std::move(spyre_storage), pu1_dks, c10::scalarTypeToTypeMeta(dtype));

  auto spyre_tensor_impl =
      static_cast<SpyreTensorImpl*>(tensor.unsafeGetTensorImpl());
  spyre_tensor_impl->set_sizes_and_strides(size, stride);
  spyre_tensor_impl->spyre_layout = device_layout;
  spyre_tensor_impl->dma_sizes = size.vec();
  spyre_tensor_impl->dma_strides = stride.vec();
  SPYRE_RUNTIME_DEBUG() << "SpyreTensorLayout: " << device_layout.toString();
  return tensor;
}

at::Tensor& spyre_set_storage(at::Tensor& result, at::Storage storage,
                              int64_t storage_offset, c10::IntArrayRef size,
                              c10::IntArrayRef stride) {
  SPYRE_RUNTIME_DEBUG() << "set method";
  return at::cpu::set_(result, storage, storage_offset, size, stride);
}

namespace {

// ---- KV-page range derivation -------------------------------------------------
//
// A production decoder KV cache is allocated by spyre-inference with an explicit
// SpyreTensorLayout (slot_major_kv_layout / head_major_kv_layout) that folds the
// page index into device dimension 0. One page is then a single contiguous
// physical interval at block_id * page_bytes.
//
// This must be derived from the DEVICE image, never from storage_offset() and
// numel(): those describe the host view. They happen to agree when
// head_size % elems_per_stick == 0, which holds for every decoder in scope, but
// that equality is a consequence of the layout and must not be assumed. An
// arbitrary allocation (e.g. torch.randn(10): 20 logical bytes in one padded
// 128-byte stick) diverges immediately.

std::vector<int64_t> row_major_strides(const std::vector<int64_t>& sizes) {
  std::vector<int64_t> out(sizes.size(), 1);
  for (int i = static_cast<int>(sizes.size()) - 2; i >= 0; i--) {
    out[i] = out[i + 1] * sizes[i + 1];
  }
  return out;
}

struct KvPageRange {
  size_t offset;
  size_t length;
};

// Validate the KV-page contract and return the one physical page interval.
// Throws (before any DMA is enqueued) if the tensor is not a recognized
// production KV cache.
KvPageRange derive_kv_page_range(const at::Tensor& cache, size_t block_id,
                                 const flex::CompositeAddress* composite_address) {
  // (1) On Spyre, with device layout metadata.
  TORCH_CHECK(cache.is_privateuseone(),
              "copy_kv_page_raw: cache must be a Spyre tensor, got device ",
              cache.device());
  const SpyreTensorLayout stl = get_spyre_tensor_layout(cache);
  const auto& ds = stl.device_size;
  const auto& sm = stl.stride_map;

  // (2) Rank-4 logical [N, X, Y, D] and rank-4 device image.
  TORCH_CHECK(cache.dim() == 4,
              "copy_kv_page_raw: expected a rank-4 KV cache [N,X,Y,D], got rank ",
              cache.dim());
  TORCH_CHECK(ds.size() == 4,
              "copy_kv_page_raw: expected a rank-4 device layout, got rank ",
              ds.size(), ". A generic tiled layout (rank 5) is not a supported "
              "KV cache; allocate via the spyre-inference allocate_pages path.");

  const int64_t num_blocks = cache.size(0);
  const int64_t head_size = cache.size(3);
  const int64_t eps = ds[3];

  // (3) Head size must fill whole sticks, or the device image is padded and no
  // single host-derived range can describe it.
  TORCH_CHECK(eps > 0, "copy_kv_page_raw: invalid stick width ", eps);
  TORCH_CHECK(head_size % eps == 0,
              "copy_kv_page_raw: head_size ", head_size,
              " is not a multiple of the stick width ", eps,
              "; the device image is padded and one byte range cannot describe "
              "a page");

  // (4) Device layout must be exactly [N*X, Y, D/eps, eps], row-major. This is
  // what makes a page contiguous; reject anything else rather than compute a
  // plausible-looking range for a scattered image.
  TORCH_CHECK(ds[2] * ds[3] == head_size,
              "copy_kv_page_raw: device layout stick dims ", ds[2], "x", ds[3],
              " do not cover head_size ", head_size);
  const auto expected_sm = row_major_strides(ds);
  TORCH_CHECK(sm == expected_sm,
              "copy_kv_page_raw: device stride_map is not row-major over "
              "device_size; a page is not one contiguous interval. Expected "
              "stride_map matching the row-major strides of the device size.");
  // Device dim 0 folds (page, inner) where inner is the block size for the
  // token-major layout [B,S,H,D] and the local KV head count for the head-major
  // layout [B,H,S,D]. The identity must be EXACT, not merely divisible: a
  // zero-offset prefix view such as cache[0:4] keeps the whole cache's layout
  // (spyre_views.cpp propagates spyre_layout verbatim) while reporting a
  // smaller size(0), so ds[0] % num_blocks == 0 still holds and page_bytes
  // would come out an integer multiple too large. Requiring
  // num_blocks * inner == ds[0] pins num_blocks to the real page count.
  TORCH_CHECK(num_blocks > 0,
              "copy_kv_page_raw: cache has no pages (size(0) = ", num_blocks, ")");
  const int64_t inner = ds[0] / num_blocks;
  TORCH_CHECK(num_blocks * inner == ds[0] &&
                  (inner == cache.size(1) || inner == cache.size(2)),
              "copy_kv_page_raw: device dim 0 (", ds[0],
              ") is not num_blocks (", num_blocks,
              ") times the per-page inner extent (got ", inner,
              ", expected size(1)=", cache.size(1), " or size(2)=",
              cache.size(2),
              "). Either the page index is not folded into device dimension 0, "
              "or this is a view over part of a cache rather than a whole "
              "cache; pass the full cache and a block_id.");

  // (5) The tensor must be the full cache, not an arbitrary slice of one.
  TORCH_CHECK(cache.storage_offset() == 0,
              "copy_kv_page_raw: expected the full cache allocation "
              "(storage_offset 0), got ", cache.storage_offset(),
              ". Pass the cache and a block_id, not a page view.");
  TORCH_CHECK(cache.is_contiguous(),
              "copy_kv_page_raw: expected a contiguous logical cache tensor");

  // (6) Block in range.
  TORCH_CHECK(static_cast<int64_t>(block_id) < num_blocks,
              "copy_kv_page_raw: block_id ", block_id, " out of range [0, ",
              num_blocks, ")");

  // Derive page_bytes from the device image, including stick padding.
  const uint64_t total_bytes = get_device_size_in_bytes(stl);

  TORCH_CHECK(total_bytes % static_cast<uint64_t>(num_blocks) == 0,
              "copy_kv_page_raw: device image ", total_bytes,
              " B does not divide evenly into ", num_blocks, " pages");
  const uint64_t page_bytes = total_bytes / static_cast<uint64_t>(num_blocks);
  const uint64_t offset = static_cast<uint64_t>(block_id) * page_bytes;

  // (7) Alignment and bounds against the physical allocation.
  TORCH_CHECK(page_bytes > 0, "copy_kv_page_raw: computed page_bytes is zero");
  TORCH_CHECK(offset % flex::DEVICE_ALIGNMENT == 0 &&
                  page_bytes % flex::DEVICE_ALIGNMENT == 0,
              "copy_kv_page_raw: page range must be ", flex::DEVICE_ALIGNMENT,
              "-byte aligned, got offset=", offset, " length=", page_bytes);
  const size_t alloc_bytes = composite_address->total_size();
  TORCH_CHECK(offset + page_bytes <= alloc_bytes,
              "copy_kv_page_raw: page range [", offset, ", ",
              offset + page_bytes, ") exceeds the allocation (", alloc_bytes,
              " B)");

  SPYRE_RUNTIME_DEBUG() << "copy_kv_page_raw: block " << block_id << " -> Range("
                        << offset << ", " << page_bytes << ") of " << alloc_bytes
                        << " B";
  return KvPageRange{static_cast<size_t>(offset),
                     static_cast<size_t>(page_bytes)};
}

}  // namespace

void copy_kv_page_raw(const at::Tensor& cache, size_t block_id,
                      const flex::SharedPool& pool, size_t slot_id,
                      bool to_device, bool non_blocking) {
  SpyreStream stream = getCurrentStream(cache.device());

  const flex::CompositeAddress* composite_address =
      spyre::get_composite_address(cache);

  // Validate and derive before enqueueing anything. On failure nothing is
  // submitted, so the host slot and device allocation are left untouched.
  const KvPageRange r =
      derive_kv_page_range(cache, block_id, composite_address);

  stream.copyRaw(pool, slot_id, composite_address, to_device,
                 flex::Range(r.offset, r.length));

  if (!non_blocking) {
    stream.synchronize();
  }
}

void copy_tensor_raw(const at::Tensor& dev_tensor, const flex::SharedPool& pool,
                     size_t slot_id, bool to_device, bool non_blocking) {
  c10::Device device = dev_tensor.device();
  SpyreStream stream = getCurrentStream(device);

  size_t offset = dev_tensor.storage_offset() * dev_tensor.element_size();
  size_t length = dev_tensor.numel() * dev_tensor.element_size();

  const flex::CompositeAddress* composite_address =
      spyre::get_composite_address(dev_tensor);

  TORCH_CHECK(offset % flex::DEVICE_ALIGNMENT == 0 &&
                  length % flex::DEVICE_ALIGNMENT == 0,
              "copy_tensor_raw: subrange must be 128-byte aligned, got offset=",
              offset, " length=", length);

  stream.copyRaw(pool, slot_id, composite_address, to_device,
                 flex::Range(offset, length));

  if (!non_blocking) {
    stream.synchronize();
  }
}

/**
 * This method handles copy between devices. When copying to Spyre, this method
 * marks the tensor to compute on Spyre, but continue to use CPU tensor for now
 * such that when we run an op on the tensor on the Spyre, it will have the
 * proper handle to the Spyre allocation
 */
at::Tensor spyre_copy_from(const at::Tensor& self, const at::Tensor& dst,
                           bool non_blocking) {
  SpyreStream stream;
  at::Tensor alloc_view;
  at::Tensor cpu_alloc;
  const at::Tensor* copy_from = &self;
  const at::Tensor* copy_to = &dst;
  bool non_overlapping_and_dense = true;

  if (dst.is_privateuseone()) {
    stream = getCurrentStream(dst.device());
  } else {
    stream = getCurrentStream(self.device());
    // D2H staging path: DMA the full physical allocation into a CPU buffer
    // using dma_sizes/dma_strides/spyre_layout (the layout the data was
    // written with), then apply the logical view on the CPU side.
    //
    // This path is taken when:
    //   (a) the tensor is expanded/repeated, where we transfer the minimal
    //       amount of data over DMA and allow the CPU to perform the
    //       expand/repeat.
    //   (b) the tensor is sliced along a tiled dimension, starts in the middle
    //       of a tile, and goes beyond the tile it starts in.
    //   (c) the tensor is sliced along a dimension not in the stride_map.
    if (self.is_privateuseone()) {
      auto* spyre_impl =
          static_cast<SpyreTensorImpl*>(self.unsafeGetTensorImpl());
      const bool expanded = std::ranges::any_of(
          self.strides(), [](const int64_t& stride) { return stride < 1; });
      const int64_t dma_numel = c10::multiply_integers(spyre_impl->dma_sizes);
      if (expanded || dma_numel < self.numel()) {
        non_overlapping_and_dense = false;
        c10::IntArrayRef alloc_sizes(spyre_impl->dma_sizes);
        c10::IntArrayRef alloc_strides(spyre_impl->dma_strides);
        alloc_view = at::as_strided(self, alloc_sizes, alloc_strides,
                                    /*storage_offset=*/0);
        cpu_alloc = at::empty(alloc_sizes, dst.options());
        copy_from = &alloc_view;
        copy_to = &cpu_alloc;
      } else if (dma_numel > self.numel()) {
        auto stl = spyre_impl->spyre_layout;
        const std::vector<std::vector<int>> tile_map =
            get_tile_map(spyre_impl->dma_sizes, spyre_impl->dma_strides,
                         stl.device_size, stl.stride_map);
        // Iterate through each dimension in self and ensure it either is found
        // in dma_strides or is a valid view of a stride in dma_strides.
        //
        // Dimensions that are not views will be found in dma_strides and the
        // tile_map. These dimensions are also checked to ensure they are valid
        // slices within the tile(s) they reside.
        //
        // Dimensions that are views will not be found in dma_strides or the
        // tile_map. These dimensions are also checked to ensure all views of
        // dma_sizes[n] have a product equal to dma_sizes[n] (no slice).
        const int self_rank = self.dim();
        const int dma_rank = spyre_impl->dma_strides.size();
        std::vector<bool> is_view(dma_rank, false);
        std::vector<int64_t> view_sizes(dma_rank, 1);
        for (int i = 0; i < self_rank; i++) {
          const int64_t stride = self.strides()[i];
          const int64_t size = self.sizes()[i];
          if (size == 1) continue;
          for (int j = 0; j < dma_rank; j++) {
            const int64_t dma_size = spyre_impl->dma_sizes[j];
            if (dma_size == 1) continue;
            const int64_t dma_stride = spyre_impl->dma_strides[j];
            const int64_t next_stride = dma_size * dma_stride;
            if (stride < dma_stride || stride >= next_stride) continue;
            if (size != dma_size) {
              // Try to find the index in the tile_map for this stride.
              size_t index = 0;
              for (; index < tile_map[j].size(); index++) {
                const int tile_index = tile_map[j][index];
                if (stl.stride_map[tile_index] == stride) break;
              }
              if (index < tile_map[j].size()) {
                // If the index was found in the tile_map we ensure that the
                // sliced start and size are in a valid locations within the
                // tile(s).
                const int64_t next_tile_stride =
                    index + 1 < tile_map[j].size()
                        ? stl.stride_map[tile_map[j][index + 1]]
                        : next_stride;
                const int64_t tile_size = next_tile_stride / stride;
                const int64_t offset = self.storage_offset() % next_stride;
                const int64_t dim_offset = offset / stride;
                const int64_t tile_offset = dim_offset % tile_size;
                if (tile_offset != 0 && tile_offset + size > tile_size) {
                  // Technically this is a slice, but the slice is on a tiled
                  // dimension, starts in the middle of a tile, and goes beyond
                  // the tile it starts in.
                  non_overlapping_and_dense = false;
                  break;
                }
              } else {
                // If the index was not found in the tile_map then this size is
                // a view of the original dimension in dma_sizes.
                is_view[j] = true;
              }
            }
            view_sizes[j] *= size;
            break;
          }
        }
        for (int i = 0; i < dma_rank; i++) {
          if (is_view[i] && view_sizes[i] != spyre_impl->dma_sizes[i]) {
            non_overlapping_and_dense = false;
            break;
          }
        }
        if (!non_overlapping_and_dense) {
          c10::IntArrayRef alloc_sizes(spyre_impl->dma_sizes);
          c10::IntArrayRef alloc_strides(spyre_impl->dma_strides);
          alloc_view = at::as_strided(self, alloc_sizes, alloc_strides,
                                      /*storage_offset=*/0);
          cpu_alloc = at::empty(alloc_sizes, dst.options());
          copy_from = &alloc_view;
          copy_to = &cpu_alloc;
        }
      }
    }
  }

  stream.copyAsync(*copy_from, *copy_to);
  if (!non_blocking) {
    stream.synchronize();
  }

  if (!non_overlapping_and_dense) {
    at::Tensor cpu_view = cpu_alloc.as_strided(self.sizes(), self.strides(),
                                               self.storage_offset());
    dst.copy_(cpu_view);
  }
  return dst;
}

at::Tensor empty_with_layout(
    c10::IntArrayRef size, SpyreTensorLayout device_layout,
    std::optional<c10::ScalarType> dtype_opt,
    std::optional<c10::Layout> layout_opt,
    std::optional<c10::Device> device_opt, std::optional<bool> pin_memory_opt,
    std::optional<c10::MemoryFormat> memory_format_opt) {
  c10::Device device = device_opt.value_or(
      c10::impl::VirtualGuardImpl{c10::DeviceType::PrivateUse1}.getDevice());
  SPYRE_RUNTIME_DEBUG() << "shape=" << size << " on Spyre " << device;
  const auto dtype = c10::dtype_or_default(dtype_opt);
  TORCH_CHECK(device.is_privateuseone());
  TORCH_CHECK(c10::layout_or_default(layout_opt) == c10::Layout::Strided,
              "Non strided layout not supported");
  TORCH_CHECK(!c10::pinned_memory_or_default(pin_memory_opt),
              "Pin memory can only be on CPU");
  TORCH_CHECK(spyre::is_supported_dtype(dtype),
              "Spyre backend does not support dtype ", dtype);
  const auto memory_format =
      memory_format_opt.value_or(c10::MemoryFormat::Contiguous);
  TORCH_CHECK(memory_format == c10::MemoryFormat::Contiguous ||
                  memory_format == c10::MemoryFormat::Preserve,
              "Spyre backend only supports contiguous memory format, got: ",
              memory_format);
  const c10::DeviceGuard device_guard(device);

  size_t device_size_bytes = get_device_size_in_bytes(device_layout);
  int64_t cpu_numel = std::accumulate(size.begin(), size.end(), 1LL,
                                      std::multiplies<int64_t>());
  size_t cpu_size_bytes = cpu_numel * c10::elementSize(dtype);
  size_t size_bytes = std::max(device_size_bytes, cpu_size_bytes);
  constexpr c10::DispatchKeySet pu1_dks(c10::DispatchKey::PrivateUse1);
  auto tensor = at::detail::make_tensor_base<SpyreTensorImpl>(
      c10::Storage(c10::make_intrusive<SpyreStorageImpl>(
          c10::StorageImpl::use_byte_size_t(), size_bytes,
          &SpyreAllocator::instance(),
          /*resizeable=*/true)),
      pu1_dks, c10::scalarTypeToTypeMeta(dtype));

  auto spyre_tensor_impl =
      static_cast<SpyreTensorImpl*>(tensor.unsafeGetTensorImpl());
  spyre_tensor_impl->set_sizes_contiguous(size);
  spyre_tensor_impl->spyre_layout = device_layout;
  spyre_tensor_impl->dma_sizes = size.vec();
  spyre_tensor_impl->dma_strides = tensor.strides().vec();
  SPYRE_RUNTIME_DEBUG() << "SpyreTensorLayout: " << device_layout.toString();
  return tensor;
}

at::Tensor py_empty_with_layout(
    c10::IntArrayRef size, SpyreTensorLayout device_layout,
    std::optional<c10::ScalarType> dtype_opt,
    std::optional<c10::Device> device_opt, std::optional<bool> pin_memory_opt,
    std::optional<c10::MemoryFormat> memory_format_opt) {
  return empty_with_layout(size, device_layout, dtype_opt,
                           /*layout_opt=*/std::nullopt, device_opt,
                           pin_memory_opt, memory_format_opt);
}

const at::Tensor& spyre_resize_(
    const at::Tensor& self, c10::SymIntArrayRef size,
    std::optional<c10::MemoryFormat> memory_format_opt) {
  auto size_int = c10::asIntArrayRefUnchecked(size);
  // Case 1: No-op.
  if (self.sizes() == size_int && self.is_contiguous()) {
    return self;
  }
  TORCH_CHECK(memory_format_opt != c10::MemoryFormat::Preserve,
              "aten::resize_ does not support MemoryFormat::Preserve");
  TORCH_CHECK(!memory_format_opt.has_value() ||
                  *memory_format_opt == c10::MemoryFormat::Contiguous,
              "aten::resize_ on Spyre only supports contiguous memory format");
  const auto dtype = c10::typeMetaToScalarType(self.dtype());
  TORCH_CHECK(spyre::is_supported_dtype(dtype),
              "Spyre backend does not support dtype ", dtype);

  auto* self_impl = static_cast<SpyreTensorImpl*>(self.unsafeGetTensorImpl());
  // Use STL device bytes (stick-padded) to determine if existing allocation
  // suffices.
  auto new_layout = SpyreTensorLayout(size_int.vec(), dtype);
  const size_t new_device_bytes = get_device_size_in_bytes(new_layout);
  const size_t new_cpu_bytes =
      at::detail::computeStorageNbytesContiguous(size_int, self.itemsize());
  const size_t new_size_bytes = std::max(new_device_bytes, new_cpu_bytes);
  // Case 2: Same-numel or shrink — reinterpret storage in-place, no data moved.
  // Only valid when new last dim ≤ old last dim; otherwise D2H reads into stick
  // padding.
  const int64_t new_numel = c10::multiply_integers(size_int);
  const bool last_dim_ok = size_int.empty() || self.sizes().empty() ||
                           size_int.back() <= self.sizes().back();
  if (new_size_bytes <= self.storage().nbytes() && new_numel <= self.numel() &&
      last_dim_ok) {
    self_impl->set_sizes_contiguous(size_int);
    self_impl->spyre_layout = new_layout;
    self_impl->dma_sizes = size_int.vec();
    self_impl->dma_strides = self_impl->strides().vec();
    SPYRE_RUNTIME_DEBUG() << "to shape=" << size_int
                          << " layout=" << self_impl->spyre_layout.toString();
    return self;
  }
  // Case 3: Reallocate — D2H → CPU resize_ → H2D. Handles expand and any
  // reshape where the new last dim > old last dim (stick-layout incompatible).
  // TODO(kunuruabhishek): avoid round-trip once restickify supports
  // cross-layout D2D copies.
  at::Tensor cpu_buf = self.cpu();
  cpu_buf.resize_(size_int);
  auto new_storage_impl = c10::make_intrusive<SpyreStorageImpl>(
      c10::StorageImpl::use_byte_size_t(), new_size_bytes,
      &SpyreAllocator::instance(), /*resizeable=*/true);
  self_impl->set_storage_keep_dtype(c10::Storage(new_storage_impl));
  self_impl->set_sizes_contiguous(size_int);
  self_impl->spyre_layout = new_layout;
  self_impl->dma_sizes = size_int.vec();
  self_impl->dma_strides = self_impl->strides().vec();
  at::_copy_from(cpu_buf, self, /*non_blocking=*/false);
  SPYRE_RUNTIME_DEBUG() << "expand to shape=" << size_int
                        << " layout=" << self_impl->spyre_layout.toString();
  return self;
}

at::Tensor spyre_fill_tensor(const at::Tensor& self, double value) {
  TORCH_CHECK(self.is_privateuseone(),
              "spyre_fill_tensor: tensor must be on spyre device");
  TORCH_CHECK(self.numel() > 0, "spyre_fill_tensor: cannot fill empty tensor");

  // Map torch dtype to DataFormats for the value->pattern conversion, which
  // fillAsync performs internally.
  DataFormats dtype = get_device_dtype(self.scalar_type());

  // Launch a device-side MEMORY_FILL DMA via the typed fillAsync overload.
  SpyreStream stream;
  stream.fillAsync(get_composite_address(self), value, dtype,
                   /*use_dmai=*/true);

  return self;
}

TORCH_LIBRARY_IMPL(aten, PrivateUse1, m) {
  m.impl("empty.memory_format", TORCH_FN(spyre_empty));
  m.impl("empty_strided", TORCH_FN(spyre_empty_strided));
  m.impl("set_.source_Storage_storage_offset", TORCH_FN(spyre_set_storage));
  m.impl("resize_", TORCH_FN(spyre_resize_));
}

}  // namespace spyre
