# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
vlib work
vcom -reportprogress 300 -work work /home/ms21.42/DLX/Files/DLX_vhd/000-globals.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 15:04:47 on Jun 13,2021
# vcom -reportprogress 300 -work work /home/ms21.42/DLX/Files/DLX_vhd/000-globals.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package myTypes
# End time: 15:04:48 on Jun 13,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms21.42/DLX/Files/DLX_vhd/000-globals.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 15:04:56 on Jun 13,2021
# vcom -reportprogress 300 -work work /home/ms21.42/DLX/Files/DLX_vhd/000-globals.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package myTypes
# End time: 15:04:56 on Jun 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms21.42/DLX/Files/DLX_vhd/a.b-datapath/alu2.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 15:05:00 on Jun 13,2021
# vcom -reportprogress 300 -work work /home/ms21.42/DLX/Files/DLX_vhd/a.b-datapath/alu2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity ALU
# -- Compiling architecture Architectural of ALU
# ** Error: /home/ms21.42/DLX/Files/DLX_vhd/a.b-datapath/alu2.vhd(214): near "OUTALU": (vcom-1576) expecting ';'.
# ** Error: /home/ms21.42/DLX/Files/DLX_vhd/a.b-datapath/alu2.vhd(216): near "OUTALU": (vcom-1576) expecting ';'.
# ** Note: /home/ms21.42/DLX/Files/DLX_vhd/a.b-datapath/alu2.vhd(224): VHDL Compiler exiting
# End time: 15:05:01 on Jun 13,2021, Elapsed time: 0:00:01
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work /home/ms21.42/DLX/Files/DLX_vhd/a.b-datapath/alu2.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 15:06:04 on Jun 13,2021
# vcom -reportprogress 300 -work work /home/ms21.42/DLX/Files/DLX_vhd/a.b-datapath/alu2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity ALU
# -- Compiling architecture Architectural of ALU
# -- Compiling configuration CFG_ALU_Architectural
# -- Loading entity ALU
# -- Loading architecture Architectural of ALU
# End time: 15:06:04 on Jun 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms21.42/DLX/Files/DLX_vhd/a.b-datapath/p4/p4_adder.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 15:07:01 on Jun 13,2021
# vcom -reportprogress 300 -work work /home/ms21.42/DLX/Files/DLX_vhd/a.b-datapath/p4/p4_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# ** Error: (vcom-11) Could not find work.constants.
# ** Error (suppressible): /home/ms21.42/DLX/Files/DLX_vhd/a.b-datapath/p4/p4_adder.vhd(4): (vcom-1195) Cannot find expanded name "work.constants".
# ** Error: /home/ms21.42/DLX/Files/DLX_vhd/a.b-datapath/p4/p4_adder.vhd(4): Unknown expanded name.
# ** Note: /home/ms21.42/DLX/Files/DLX_vhd/a.b-datapath/p4/p4_adder.vhd(9): VHDL Compiler exiting
# End time: 15:07:01 on Jun 13,2021, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
vcom -reportprogress 300 -work work /home/ms21.42/DLX/Files/DLX_vhd/a.b-datapath/p4/constants.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 15:07:31 on Jun 13,2021
# vcom -reportprogress 300 -work work /home/ms21.42/DLX/Files/DLX_vhd/a.b-datapath/p4/constants.vhd 
# -- Loading package STANDARD
# -- Compiling package CONSTANTS
# End time: 15:07:31 on Jun 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms21.42/DLX/Files/DLX_vhd/a.b-datapath/p4/constants.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 15:07:33 on Jun 13,2021
# vcom -reportprogress 300 -work work /home/ms21.42/DLX/Files/DLX_vhd/a.b-datapath/p4/constants.vhd 
# -- Loading package STANDARD
# -- Compiling package CONSTANTS
# End time: 15:07:33 on Jun 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms21.42/DLX/Files/DLX_vhd/a.b-datapath/p4/csb.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 15:07:37 on Jun 13,2021
# vcom -reportprogress 300 -work work /home/ms21.42/DLX/Files/DLX_vhd/a.b-datapath/p4/csb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package CONSTANTS
# -- Compiling entity CSB
# -- Compiling architecture STRUCTURAL of CSB
# -- Compiling configuration CFG_CSB_STRUCTURAL
# -- Loading entity CSB
# -- Loading architecture STRUCTURAL of CSB
# ** Error: (vcom-11) Could not find work.cfg_mux21_gen_structural.
# ** Error (suppressible): /home/ms21.42/DLX/Files/DLX_vhd/a.b-datapath/p4/csb.vhd(57): (vcom-1195) Cannot find expanded name "work.CFG_MUX21_GEN_STRUCTURAL".
# ** Error: /home/ms21.42/DLX/Files/DLX_vhd/a.b-datapath/p4/csb.vhd(57): (vcom-1106) Name (expanded name) is not a configuration name.
# ** Error: /home/ms21.42/DLX/Files/DLX_vhd/a.b-datapath/p4/csb.vhd(57): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.cfg_rca_structural.
# ** Error (suppressible): /home/ms21.42/DLX/Files/DLX_vhd/a.b-datapath/p4/csb.vhd(60): (vcom-1195) Cannot find expanded name "work.CFG_RCA_STRUCTURAL".
# ** Error: /home/ms21.42/DLX/Files/DLX_vhd/a.b-datapath/p4/csb.vhd(60): (vcom-1106) Name (expanded name) is not a configuration name.
# ** Error: /home/ms21.42/DLX/Files/DLX_vhd/a.b-datapath/p4/csb.vhd(60): Unknown expanded name.
# ** Note: /home/ms21.42/DLX/Files/DLX_vhd/a.b-datapath/p4/csb.vhd(64): VHDL Compiler exiting
# End time: 15:07:37 on Jun 13,2021, Elapsed time: 0:00:00
# Errors: 8, Warnings: 0
vcom -reportprogress 300 -work work /home/ms21.42/DLX/Files/DLX_vhd/a.b-datapath/p4/fa.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 15:07:39 on Jun 13,2021
# vcom -reportprogress 300 -work work /home/ms21.42/DLX/Files/DLX_vhd/a.b-datapath/p4/fa.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FA
# -- Compiling architecture BEHAVIORAL of FA
# -- Compiling configuration CFG_FA_BEHAVIORAL
# -- Loading entity FA
# -- Loading architecture BEHAVIORAL of FA
# End time: 15:07:39 on Jun 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms21.42/DLX/Files/DLX_vhd/a.b-datapath/p4/g.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 15:07:41 on Jun 13,2021
# vcom -reportprogress 300 -work work /home/ms21.42/DLX/Files/DLX_vhd/a.b-datapath/p4/g.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity G
# -- Compiling architecture behave of g
# -- Compiling configuration CFG_G_behave
# -- Loading entity G
# -- Loading architecture behave of g
# End time: 15:07:41 on Jun 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms21.42/DLX/Files/DLX_vhd/a.b-datapath/p4/iv.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 15:07:43 on Jun 13,2021
# vcom -reportprogress 300 -work work /home/ms21.42/DLX/Files/DLX_vhd/a.b-datapath/p4/iv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package CONSTANTS
# -- Compiling entity IV
# -- Compiling architecture BEHAVIORAL of IV
# -- Compiling configuration CFG_IV_BEHAVIORAL
# -- Loading entity IV
# -- Loading architecture BEHAVIORAL of IV
# End time: 15:07:43 on Jun 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms21.42/DLX/Files/DLX_vhd/a.b-datapath/p4/p.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 15:07:46 on Jun 13,2021
# vcom -reportprogress 300 -work work /home/ms21.42/DLX/Files/DLX_vhd/a.b-datapath/p4/p.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity P
# -- Compiling architecture behave of p
# -- Compiling configuration CFG_P_behavioral
# -- Loading entity P
# -- Loading architecture behave of p
# End time: 15:07:46 on Jun 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms21.42/DLX/Files/DLX_vhd/a.b-datapath/p4/nd2.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 15:07:47 on Jun 13,2021
# vcom -reportprogress 300 -work work /home/ms21.42/DLX/Files/DLX_vhd/a.b-datapath/p4/nd2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package CONSTANTS
# -- Compiling entity ND2
# -- Compiling architecture ARCH1 of ND2
# -- Compiling architecture ARCH2 of ND2
# -- Loading entity ND2
# -- Compiling configuration CFG_ND2_ARCH1
# -- Loading entity ND2
# -- Loading architecture ARCH1 of ND2
# -- Compiling configuration CFG_ND2_ARCH2
# -- Loading entity ND2
# -- Loading architecture ARCH2 of ND2
# End time: 15:07:47 on Jun 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms21.42/DLX/Files/DLX_vhd/a.b-datapath/p4/iv.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 15:07:49 on Jun 13,2021
# vcom -reportprogress 300 -work work /home/ms21.42/DLX/Files/DLX_vhd/a.b-datapath/p4/iv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package CONSTANTS
# -- Compiling entity IV
# -- Compiling architecture BEHAVIORAL of IV
# -- Compiling configuration CFG_IV_BEHAVIORAL
# -- Loading entity IV
# -- Loading architecture BEHAVIORAL of IV
# End time: 15:07:49 on Jun 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms21.42/DLX/Files/DLX_vhd/a.b-datapath/p4/p.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 15:07:51 on Jun 13,2021
# vcom -reportprogress 300 -work work /home/ms21.42/DLX/Files/DLX_vhd/a.b-datapath/p4/p.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity P
# -- Compiling architecture behave of p
# -- Compiling configuration CFG_P_behavioral
# -- Loading entity P
# -- Loading architecture behave of p
# End time: 15:07:51 on Jun 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms21.42/DLX/Files/DLX_vhd/a.b-datapath/p4/pg.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 15:07:54 on Jun 13,2021
# vcom -reportprogress 300 -work work /home/ms21.42/DLX/Files/DLX_vhd/a.b-datapath/p4/pg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity PG
# -- Compiling architecture arch of PG
# -- Compiling configuration CFG_pg_arch
# -- Loading entity PG
# -- Loading architecture arch of PG
# -- Loading entity G
# -- Loading entity P
# -- Loading configuration cfg_p_behavioral
# -- Loading configuration cfg_g_behave
# End time: 15:07:54 on Jun 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms21.42/DLX/Files/DLX_vhd/a.b-datapath/p4/lfsr.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 15:07:57 on Jun 13,2021
# vcom -reportprogress 300 -work work /home/ms21.42/DLX/Files/DLX_vhd/a.b-datapath/p4/lfsr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity LFSR16
# -- Compiling architecture RTL of LFSR16
# End time: 15:07:57 on Jun 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms21.42/DLX/Files/DLX_vhd/a.b-datapath/p4/mux21.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 15:07:59 on Jun 13,2021
# vcom -reportprogress 300 -work work /home/ms21.42/DLX/Files/DLX_vhd/a.b-datapath/p4/mux21.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package CONSTANTS
# -- Compiling entity MUX21
# -- Compiling architecture BEHAVIORAL_1 of MUX21
# -- Compiling architecture BEHAVIORAL_2 of MUX21
# -- Loading entity MUX21
# -- Compiling architecture BEHAVIORAL_3 of MUX21
# -- Loading entity MUX21
# -- Compiling architecture STRUCTURAL of MUX21
# -- Loading entity MUX21
# -- Compiling configuration CFG_MUX21_BEHAVIORAL_1
# -- Loading entity MUX21
# -- Loading architecture BEHAVIORAL_1 of MUX21
# -- Compiling configuration CFG_MUX21_BEHAVIORAL_2
# -- Loading entity MUX21
# -- Loading architecture BEHAVIORAL_2 of MUX21
# -- Compiling configuration CFG_MUX21_BEHAVIORAL_3
# -- Loading entity MUX21
# -- Loading architecture BEHAVIORAL_3 of MUX21
# -- Compiling configuration CFG_MUX21_STRUCTURAL
# -- Loading entity MUX21
# -- Loading architecture STRUCTURAL of MUX21
# -- Loading entity IV
# -- Loading entity ND2
# -- Loading configuration cfg_iv_behavioral
# -- Loading configuration cfg_nd2_arch2
# End time: 15:07:59 on Jun 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms21.42/DLX/Files/DLX_vhd/a.b-datapath/p4/rca.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 15:08:01 on Jun 13,2021
# vcom -reportprogress 300 -work work /home/ms21.42/DLX/Files/DLX_vhd/a.b-datapath/p4/rca.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package CONSTANTS
# -- Compiling entity RCA
# -- Compiling architecture STRUCTURAL of RCA
# -- Compiling architecture BEHAVIORAL of RCA
# -- Loading entity RCA
# -- Compiling configuration CFG_RCA_STRUCTURAL
# -- Loading entity RCA
# -- Loading architecture STRUCTURAL of RCA
# -- Loading entity FA
# -- Loading configuration cfg_fa_behavioral
# -- Compiling configuration CFG_RCA_BEHAVIORAL
# -- Loading entity RCA
# -- Loading architecture BEHAVIORAL of RCA
# End time: 15:08:01 on Jun 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms21.42/DLX/Files/DLX_vhd/a.b-datapath/p4/sum_gen.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 15:08:04 on Jun 13,2021
# vcom -reportprogress 300 -work work /home/ms21.42/DLX/Files/DLX_vhd/a.b-datapath/p4/sum_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package CONSTANTS
# -- Compiling entity SUM_GENERATOR
# -- Compiling architecture STRUCTURAL of SUM_GENERATOR
# -- Compiling configuration CFG_SUM_GENERATOR_STRUCTURAL
# -- Loading entity SUM_GENERATOR
# -- Loading architecture STRUCTURAL of SUM_GENERATOR
# -- Loading entity CSB
# ** Error: (vcom-11) Could not find work.cfg_csb_structural.
# ** Error (suppressible): /home/ms21.42/DLX/Files/DLX_vhd/a.b-datapath/p4/sum_gen.vhd(45): (vcom-1195) Cannot find expanded name "work.CFG_CSB_STRUCTURAL".
# ** Error: /home/ms21.42/DLX/Files/DLX_vhd/a.b-datapath/p4/sum_gen.vhd(45): (vcom-1106) Name (expanded name) is not a configuration name.
# ** Error: /home/ms21.42/DLX/Files/DLX_vhd/a.b-datapath/p4/sum_gen.vhd(45): Unknown expanded name.
# ** Note: /home/ms21.42/DLX/Files/DLX_vhd/a.b-datapath/p4/sum_gen.vhd(49): VHDL Compiler exiting
# End time: 15:08:04 on Jun 13,2021, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
vcom -reportprogress 300 -work work /home/ms21.42/DLX/Files/DLX_vhd/a.b-datapath/p4/csb.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 15:08:11 on Jun 13,2021
# vcom -reportprogress 300 -work work /home/ms21.42/DLX/Files/DLX_vhd/a.b-datapath/p4/csb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package CONSTANTS
# -- Compiling entity CSB
# -- Compiling architecture STRUCTURAL of CSB
# -- Compiling configuration CFG_CSB_STRUCTURAL
# -- Loading entity CSB
# -- Loading architecture STRUCTURAL of CSB
# -- Loading entity RCA
# ** Error: (vcom-11) Could not find work.cfg_mux21_gen_structural.
# ** Error (suppressible): /home/ms21.42/DLX/Files/DLX_vhd/a.b-datapath/p4/csb.vhd(57): (vcom-1195) Cannot find expanded name "work.CFG_MUX21_GEN_STRUCTURAL".
# ** Error: /home/ms21.42/DLX/Files/DLX_vhd/a.b-datapath/p4/csb.vhd(57): (vcom-1106) Name (expanded name) is not a configuration name.
# ** Error: /home/ms21.42/DLX/Files/DLX_vhd/a.b-datapath/p4/csb.vhd(57): Unknown expanded name.
# -- Loading configuration cfg_rca_structural
# ** Note: /home/ms21.42/DLX/Files/DLX_vhd/a.b-datapath/p4/csb.vhd(64): VHDL Compiler exiting
# End time: 15:08:11 on Jun 13,2021, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
vcom -reportprogress 300 -work work /home/ms21.42/DLX/Files/DLX_vhd/a.b-datapath/p4/mux21_generic.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 15:08:17 on Jun 13,2021
# vcom -reportprogress 300 -work work /home/ms21.42/DLX/Files/DLX_vhd/a.b-datapath/p4/mux21_generic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package CONSTANTS
# -- Compiling entity MUX21_GENERIC
# -- Compiling architecture BEHAVIOR of MUX21_GENERIC
# -- Compiling architecture struct of MUX21_GENERIC
# -- Loading entity MUX21_GENERIC
# -- Compiling configuration CFG_MUX21_GEN_BEHAVIORAL
# -- Loading entity MUX21_GENERIC
# -- Loading architecture BEHAVIOR of MUX21_GENERIC
# -- Compiling configuration CFG_MUX21_GEN_STRUCTURAL
# -- Loading entity MUX21_GENERIC
# -- Loading architecture struct of MUX21_GENERIC
# -- Loading entity MUX21
# -- Loading configuration cfg_mux21_behavioral_2
# End time: 15:08:17 on Jun 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms21.42/DLX/Files/DLX_vhd/a.b-datapath/p4/csb.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 15:08:19 on Jun 13,2021
# vcom -reportprogress 300 -work work /home/ms21.42/DLX/Files/DLX_vhd/a.b-datapath/p4/csb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package CONSTANTS
# -- Compiling entity CSB
# -- Compiling architecture STRUCTURAL of CSB
# -- Compiling configuration CFG_CSB_STRUCTURAL
# -- Loading entity CSB
# -- Loading architecture STRUCTURAL of CSB
# -- Loading entity RCA
# -- Loading entity MUX21_GENERIC
# -- Loading configuration cfg_mux21_gen_structural
# -- Loading configuration cfg_rca_structural
# End time: 15:08:19 on Jun 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms21.42/DLX/Files/DLX_vhd/a.b-datapath/p4/carry_generator.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 15:08:21 on Jun 13,2021
# vcom -reportprogress 300 -work work /home/ms21.42/DLX/Files/DLX_vhd/a.b-datapath/p4/carry_generator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package CONSTANTS
# -- Loading package NUMERIC_STD
# -- Compiling entity CARRY_GENERATOR
# -- Compiling architecture arch of carry_generator
# -- Compiling configuration CFG_CARRY_GENERATOR_arch
# -- Loading entity CARRY_GENERATOR
# -- Loading architecture arch of carry_generator
# -- Loading entity G
# -- Loading entity PG
# -- Loading configuration cfg_g_behave
# -- Loading configuration cfg_pg_arch
# End time: 15:08:21 on Jun 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms21.42/DLX/Files/DLX_vhd/a.b-datapath/p4/sum_gen.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 15:08:24 on Jun 13,2021
# vcom -reportprogress 300 -work work /home/ms21.42/DLX/Files/DLX_vhd/a.b-datapath/p4/sum_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package CONSTANTS
# -- Compiling entity SUM_GENERATOR
# -- Compiling architecture STRUCTURAL of SUM_GENERATOR
# -- Compiling configuration CFG_SUM_GENERATOR_STRUCTURAL
# -- Loading entity SUM_GENERATOR
# -- Loading architecture STRUCTURAL of SUM_GENERATOR
# -- Loading entity CSB
# -- Loading configuration cfg_csb_structural
# End time: 15:08:24 on Jun 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms21.42/DLX/Files/DLX_vhd/a.b-datapath/p4/rca.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 15:08:26 on Jun 13,2021
# vcom -reportprogress 300 -work work /home/ms21.42/DLX/Files/DLX_vhd/a.b-datapath/p4/rca.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package CONSTANTS
# -- Compiling entity RCA
# -- Compiling architecture STRUCTURAL of RCA
# -- Compiling architecture BEHAVIORAL of RCA
# -- Loading entity RCA
# -- Compiling configuration CFG_RCA_STRUCTURAL
# -- Loading entity RCA
# -- Loading architecture STRUCTURAL of RCA
# -- Loading entity FA
# -- Loading configuration cfg_fa_behavioral
# -- Compiling configuration CFG_RCA_BEHAVIORAL
# -- Loading entity RCA
# -- Loading architecture BEHAVIORAL of RCA
# End time: 15:08:26 on Jun 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms21.42/DLX/Files/DLX_vhd/a.b-datapath/p4/p4_adder.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 15:08:27 on Jun 13,2021
# vcom -reportprogress 300 -work work /home/ms21.42/DLX/Files/DLX_vhd/a.b-datapath/p4/p4_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package CONSTANTS
# -- Compiling entity P4_ADDER
# -- Compiling architecture STRUCTURAL of P4_ADDER
# -- Compiling configuration CFG_p4_adder
# -- Loading entity P4_ADDER
# -- Loading architecture STRUCTURAL of P4_ADDER
# -- Loading package MATH_REAL
# -- Loading package NUMERIC_STD
# -- Loading entity CARRY_GENERATOR
# -- Loading entity SUM_GENERATOR
# -- Loading configuration cfg_carry_generator_arch
# -- Loading configuration cfg_sum_generator_structural
# End time: 15:08:27 on Jun 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.cfg_alu_architectural
# vsim work.cfg_alu_architectural 
# Start time: 15:09:05 on Jun 13,2021
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: /home/ms21.42/DLX/Files/DLX_vhd/a.b-datapath/alu2.vhd(73): (vopt-3473) Component instance "/ALU/shifter : SHIFTER_GENERIC" is not bound.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading ieee.numeric_std(body)
# Loading work.mytypes
# Loading work.constants
# Loading ieee.std_logic_unsigned(body)
# Loading work.cfg_alu_architectural#1
# Loading work.alu(architectural)#1
# ** Warning: (vsim-3473) Component instance "shifter : SHIFTER_GENERIC" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /ALU File: /home/ms21.42/DLX/Files/DLX_vhd/a.b-datapath/alu2.vhd
# Loading work.p4_adder(structural)#1
# Loading ieee.math_real(body)
# Loading work.carry_generator(arch)#1
# Loading work.g(behave)#1
# Loading work.pg(arch)#1
# Loading work.csb(structural)#1
add wave *
run 150ns
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /alu/adder/sum_logic/SumBlock(7)/CSBI/RCA1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /alu/adder/sum_logic/SumBlock(7)/CSBI/RCA1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /alu/adder/sum_logic/SumBlock(7)/CSBI/RCA1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /alu/adder/sum_logic/SumBlock(7)/CSBI/RCA0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /alu/adder/sum_logic/SumBlock(7)/CSBI/RCA0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /alu/adder/sum_logic/SumBlock(7)/CSBI/RCA0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /alu/adder/sum_logic/SumBlock(6)/CSBI/RCA1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /alu/adder/sum_logic/SumBlock(6)/CSBI/RCA1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /alu/adder/sum_logic/SumBlock(6)/CSBI/RCA1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /alu/adder/sum_logic/SumBlock(6)/CSBI/RCA0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /alu/adder/sum_logic/SumBlock(6)/CSBI/RCA0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /alu/adder/sum_logic/SumBlock(6)/CSBI/RCA0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /alu/adder/sum_logic/SumBlock(5)/CSBI/RCA1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /alu/adder/sum_logic/SumBlock(5)/CSBI/RCA1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /alu/adder/sum_logic/SumBlock(5)/CSBI/RCA1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /alu/adder/sum_logic/SumBlock(5)/CSBI/RCA0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /alu/adder/sum_logic/SumBlock(5)/CSBI/RCA0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /alu/adder/sum_logic/SumBlock(5)/CSBI/RCA0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /alu/adder/sum_logic/SumBlock(4)/CSBI/RCA1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /alu/adder/sum_logic/SumBlock(4)/CSBI/RCA1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /alu/adder/sum_logic/SumBlock(4)/CSBI/RCA1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /alu/adder/sum_logic/SumBlock(4)/CSBI/RCA0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /alu/adder/sum_logic/SumBlock(4)/CSBI/RCA0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /alu/adder/sum_logic/SumBlock(4)/CSBI/RCA0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /alu/adder/sum_logic/SumBlock(3)/CSBI/RCA1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /alu/adder/sum_logic/SumBlock(3)/CSBI/RCA1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /alu/adder/sum_logic/SumBlock(3)/CSBI/RCA1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /alu/adder/sum_logic/SumBlock(3)/CSBI/RCA0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /alu/adder/sum_logic/SumBlock(3)/CSBI/RCA0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /alu/adder/sum_logic/SumBlock(3)/CSBI/RCA0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /alu/adder/sum_logic/SumBlock(2)/CSBI/RCA1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /alu/adder/sum_logic/SumBlock(2)/CSBI/RCA1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /alu/adder/sum_logic/SumBlock(2)/CSBI/RCA1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /alu/adder/sum_logic/SumBlock(2)/CSBI/RCA0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /alu/adder/sum_logic/SumBlock(2)/CSBI/RCA0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /alu/adder/sum_logic/SumBlock(2)/CSBI/RCA0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /alu/adder/sum_logic/SumBlock(1)/CSBI/RCA1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /alu/adder/sum_logic/SumBlock(1)/CSBI/RCA1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /alu/adder/sum_logic/SumBlock(1)/CSBI/RCA1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /alu/adder/sum_logic/SumBlock(1)/CSBI/RCA0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /alu/adder/sum_logic/SumBlock(1)/CSBI/RCA0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /alu/adder/sum_logic/SumBlock(1)/CSBI/RCA0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /alu/adder/sum_logic/SumBlock(0)/CSBI/RCA1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /alu/adder/sum_logic/SumBlock(0)/CSBI/RCA1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /alu/adder/sum_logic/SumBlock(0)/CSBI/RCA1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /alu/adder/sum_logic/SumBlock(0)/CSBI/RCA0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /alu/adder/sum_logic/SumBlock(0)/CSBI/RCA0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /alu/adder/sum_logic/SumBlock(0)/CSBI/RCA0
# End time: 15:10:19 on Jun 13,2021, Elapsed time: 0:01:14
# Errors: 0, Warnings: 50
