INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Sat Aug  3 13:47:29 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : video_filter
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.210ns  (required time - arrival time)
  Source:                 oehb13/data_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            oehb3/data_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.507ns  (logic 0.930ns (26.518%)  route 2.577ns (73.482%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.154ns = ( 5.154 - 4.000 ) 
    Source Clock Delay      (SCD):    1.286ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1444, unset)         1.286     1.286    oehb13/clk
    SLICE_X10Y104        FDCE                                         r  oehb13/data_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y104        FDCE (Prop_fdce_C_Q)         0.236     1.522 r  oehb13/data_reg_reg[2]/Q
                         net (fo=4, routed)           0.323     1.845    cmpi3/Q[1]
    SLICE_X11Y104        LUT2 (Prop_lut2_I0_O)        0.126     1.971 r  cmpi3/validArray[0]_i_9/O
                         net (fo=1, routed)           0.000     1.971    cmpi3/validArray[0]_i_9_n_0
    SLICE_X11Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     2.238 r  cmpi3/validArray_reg[0]_i_4/CO[3]
                         net (fo=17, routed)          0.413     2.652    control_merge4/oehb1/dataOutArray[0][0]
    SLICE_X11Y106        LUT6 (Prop_lut6_I1_O)        0.043     2.695 f  control_merge4/oehb1/data_reg[0]_i_2__5/O
                         net (fo=21, routed)          0.333     3.027    tehb1/control_merge4_dataOutArray_1
    SLICE_X10Y108        LUT4 (Prop_lut4_I0_O)        0.043     3.070 r  tehb1/reg_value_i_6/O
                         net (fo=2, routed)           0.239     3.309    tehb20/reg_value_i_2__13
    SLICE_X11Y108        LUT6 (Prop_lut6_I3_O)        0.043     3.352 r  tehb20/reg_value_i_15/O
                         net (fo=1, routed)           0.229     3.581    tehb17/fifo/reg_value_i_2__8
    SLICE_X11Y107        LUT6 (Prop_lut6_I3_O)        0.043     3.624 f  tehb17/fifo/reg_value_i_7/O
                         net (fo=1, routed)           0.437     4.060    oehb3/reg_value_reg_5
    SLICE_X12Y103        LUT6 (Prop_lut6_I3_O)        0.043     4.103 f  oehb3/reg_value_i_2__8/O
                         net (fo=8, routed)           0.208     4.311    fork3/generateBlocks[6].regblock/forkStop
    SLICE_X15Y103        LUT5 (Prop_lut5_I2_O)        0.043     4.354 f  fork3/generateBlocks[6].regblock/reg_value_i_2/O
                         net (fo=9, routed)           0.202     4.556    fork3/generateBlocks[4].regblock/validArray_reg[0]_1
    SLICE_X14Y102        LUT6 (Prop_lut6_I2_O)        0.043     4.599 r  fork3/generateBlocks[4].regblock/data_reg[5]_i_1__15/O
                         net (fo=6, routed)           0.194     4.793    oehb3/data_reg_reg[5]_2[0]
    SLICE_X13Y102        FDCE                                         r  oehb3/data_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=1444, unset)         1.154     5.154    oehb3/clk
    SLICE_X13Y102        FDCE                                         r  oehb3/data_reg_reg[3]/C
                         clock pessimism              0.085     5.239    
                         clock uncertainty           -0.035     5.204    
    SLICE_X13Y102        FDCE (Setup_fdce_C_CE)      -0.201     5.003    oehb3/data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.003    
                         arrival time                          -4.793    
  -------------------------------------------------------------------
                         slack                                  0.210    




