
# PlanAhead Generated physical constraints 

NET "VGA_HS_O" LOC = M14;
NET "VGA_VS_O" LOC = L13;
NET "CLK" LOC = T8;
NET "RST_BTN" LOC = C3;
NET "VGA_B[3]" LOC = N8;
NET "VGA_B[2]" LOC = P8;
NET "VGA_B[1]" LOC = M7;
NET "VGA_B[0]" LOC = P7;
NET "VGA_G[3]" LOC = M10;
NET "VGA_G[2]" LOC = L10;
NET "VGA_G[1]" LOC = P9;
NET "VGA_G[0]" LOC = N9;
NET "VGA_R[3]" LOC = M13;
NET "VGA_R[2]" LOC = N14;
NET "VGA_R[1]" LOC = L12;
NET "VGA_R[0]" LOC = M12;
