<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>third_party/ti/cc26xxware/inc/hw_cpu_dwt.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="Open-Thread-Logo-200x42.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">CLI and NCP Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_44f42edf5dd23d4deca0321224e9ce90.html">third_party</a></li><li class="navelem"><a class="el" href="dir_b6fe208a7a21be315c3bff71fe2aa296.html">ti</a></li><li class="navelem"><a class="el" href="dir_0f87a7e18e8ebfd6e62490fd1e1c0c84.html">cc26xxware</a></li><li class="navelem"><a class="el" href="dir_55f3f6d3cea898fdc8055b789ade61d3.html">inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">hw_cpu_dwt.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="hw__cpu__dwt_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/******************************************************************************</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">*  Filename:       hw_cpu_dwt_h</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">*  Revised:        2016-03-14 09:20:59 +0100 (Mon, 14 Mar 2016)</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">*  Revision:       45924</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">* Copyright (c) 2015 - 2016, Texas Instruments Incorporated</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">* All rights reserved.</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">* Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">* modification, are permitted provided that the following conditions are met:</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">* 1) Redistributions of source code must retain the above copyright notice,</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">*    this list of conditions and the following disclaimer.</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">* 2) Redistributions in binary form must reproduce the above copyright notice,</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">*    this list of conditions and the following disclaimer in the documentation</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">*    and/or other materials provided with the distribution.</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">* 3) Neither the name of the ORGANIZATION nor the names of its contributors may</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">*    be used to endorse or promote products derived from this software without</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">*    specific prior written permission.</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">* ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">* LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">* POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">******************************************************************************/</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#ifndef __HW_CPU_DWT_H__</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#define __HW_CPU_DWT_H__</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">// This section defines the register offsets of</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">// CPU_DWT component</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">// Control</span></div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#ab52c2e5a05bd9636b9f99fc23685d30c">   47</a></span>&#160;<span class="preprocessor">#define CPU_DWT_O_CTRL                                              0x00000000</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">// Current PC Sampler Cycle Count</span></div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#abd1405506162bed51c837e6a2bba402b">   50</a></span>&#160;<span class="preprocessor">#define CPU_DWT_O_CYCCNT                                            0x00000004</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">// CPI Count</span></div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#adee40500bbfbb34b230061f1b88741eb">   53</a></span>&#160;<span class="preprocessor">#define CPU_DWT_O_CPICNT                                            0x00000008</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">// Exception Overhead Count</span></div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#a6ba7a48f0dff2e29b82d6907141d02f6">   56</a></span>&#160;<span class="preprocessor">#define CPU_DWT_O_EXCCNT                                            0x0000000C</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">// Sleep Count</span></div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#ad5da6734f1883f119a3455032088e4e5">   59</a></span>&#160;<span class="preprocessor">#define CPU_DWT_O_SLEEPCNT                                          0x00000010</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">// LSU Count</span></div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#a93801b9701d51a6311cb076c18fad78c">   62</a></span>&#160;<span class="preprocessor">#define CPU_DWT_O_LSUCNT                                            0x00000014</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">// Fold Count</span></div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#aa40f13f3c272a5e627616332121f63c7">   65</a></span>&#160;<span class="preprocessor">#define CPU_DWT_O_FOLDCNT                                           0x00000018</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">// Program Counter Sample</span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#aba83bb7c2513631c786ccd67cfdfd231">   68</a></span>&#160;<span class="preprocessor">#define CPU_DWT_O_PCSR                                              0x0000001C</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">// Comparator 0</span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#a8c31d38d667bfe9d8e3922ac64430f8c">   71</a></span>&#160;<span class="preprocessor">#define CPU_DWT_O_COMP0                                             0x00000020</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">// Mask 0</span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#af6c1cb80f157c23fcdd207e9aa70a616">   74</a></span>&#160;<span class="preprocessor">#define CPU_DWT_O_MASK0                                             0x00000024</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment">// Function 0</span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#a77272608f79e949873e1472528cc2748">   77</a></span>&#160;<span class="preprocessor">#define CPU_DWT_O_FUNCTION0                                         0x00000028</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">// Comparator 1</span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#a335ed00346d56323965f2dd1bccc6dc3">   80</a></span>&#160;<span class="preprocessor">#define CPU_DWT_O_COMP1                                             0x00000030</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">// Mask 1</span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#af12036419df1bd4f14e23ac302fef455">   83</a></span>&#160;<span class="preprocessor">#define CPU_DWT_O_MASK1                                             0x00000034</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment">// Function 1</span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#ae2c205c3c26a4ff3183adf5b0f6e2207">   86</a></span>&#160;<span class="preprocessor">#define CPU_DWT_O_FUNCTION1                                         0x00000038</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment">// Comparator 2</span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#a4da777a3cd32ce50003ac076055f057d">   89</a></span>&#160;<span class="preprocessor">#define CPU_DWT_O_COMP2                                             0x00000040</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment">// Mask 2</span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#a70bf068efc123afadcb6362fe57f0c6a">   92</a></span>&#160;<span class="preprocessor">#define CPU_DWT_O_MASK2                                             0x00000044</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment">// Function 2</span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#af478fac8c09f40715774966c64d8652c">   95</a></span>&#160;<span class="preprocessor">#define CPU_DWT_O_FUNCTION2                                         0x00000048</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">// Comparator 3</span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#ac1ab7d4c9063f611c6c2f5a56942dcbe">   98</a></span>&#160;<span class="preprocessor">#define CPU_DWT_O_COMP3                                             0x00000050</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment">// Mask 3</span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#aeea6344e8cd3df811eb7721d6edd9bfb">  101</a></span>&#160;<span class="preprocessor">#define CPU_DWT_O_MASK3                                             0x00000054</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment">// Function 3</span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#af3f35d5dc3fea9f46e6b1133ddb4a492">  104</a></span>&#160;<span class="preprocessor">#define CPU_DWT_O_FUNCTION3                                         0x00000058</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment">// Register: CPU_DWT_O_CTRL</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment">// Field:    [25] NOCYCCNT</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment">// When set, CYCCNT is not supported.</span></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#af41d126c4d3771171f2ae841f8c302ec">  114</a></span>&#160;<span class="preprocessor">#define CPU_DWT_CTRL_NOCYCCNT                                       0x02000000</span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#abca116819a6b6b706dacabc419d6435d">  115</a></span>&#160;<span class="preprocessor">#define CPU_DWT_CTRL_NOCYCCNT_BITN                                          25</span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#a81fb25d27524f21c9c3e1c8af8e5031d">  116</a></span>&#160;<span class="preprocessor">#define CPU_DWT_CTRL_NOCYCCNT_M                                     0x02000000</span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#abf7caae446eac003c28c6f1c645633c0">  117</a></span>&#160;<span class="preprocessor">#define CPU_DWT_CTRL_NOCYCCNT_S                                             25</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment">// Field:    [24] NOPRFCNT</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment">// When set, FOLDCNT, LSUCNT, SLEEPCNT, EXCCNT, and CPICNT are not supported.</span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#a93bb90996e213dc9169ebdb0abbeef30">  122</a></span>&#160;<span class="preprocessor">#define CPU_DWT_CTRL_NOPRFCNT                                       0x01000000</span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#abb2df5d34483b78900727788dd9d7b51">  123</a></span>&#160;<span class="preprocessor">#define CPU_DWT_CTRL_NOPRFCNT_BITN                                          24</span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#a9ac898cbac9e556839a68b71659d4be1">  124</a></span>&#160;<span class="preprocessor">#define CPU_DWT_CTRL_NOPRFCNT_M                                     0x01000000</span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#a418c019d380891ecd662320288037d77">  125</a></span>&#160;<span class="preprocessor">#define CPU_DWT_CTRL_NOPRFCNT_S                                             24</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment">// Field:    [22] CYCEVTENA</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment">// Enables Cycle count event. Emits an event when the POSTCNT counter triggers</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment">// it. See CYCTAP and POSTPRESET for details. This event is only emitted if</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment">// PCSAMPLEENA is disabled. PCSAMPLEENA overrides the setting of this bit.</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment">// 0: Cycle count events disabled</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment">// 1: Cycle count events enabled</span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#ad2b5e03c18f8f1075f7fa446bb65fd83">  135</a></span>&#160;<span class="preprocessor">#define CPU_DWT_CTRL_CYCEVTENA                                      0x00400000</span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#a05badaf3e5637d887c9ce946e553927e">  136</a></span>&#160;<span class="preprocessor">#define CPU_DWT_CTRL_CYCEVTENA_BITN                                         22</span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#aebdda0672cdc32ef5ef9395350fc5d03">  137</a></span>&#160;<span class="preprocessor">#define CPU_DWT_CTRL_CYCEVTENA_M                                    0x00400000</span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#ad410d77631317470d06b4370b1a26e7a">  138</a></span>&#160;<span class="preprocessor">#define CPU_DWT_CTRL_CYCEVTENA_S                                            22</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment">// Field:    [21] FOLDEVTENA</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment">// Enables Folded instruction count event. Emits an event when FOLDCNT</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment">// overflows (every 256 cycles of folded instructions). A folded instruction is</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment">// one that does not incur even one cycle to execute. For example, an IT</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment">// instruction is folded away and so does not use up one cycle.</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment">// 0: Folded instruction count events disabled.</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment">// 1: Folded instruction count events enabled.</span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#a4aee338847e27bc68ff1f2a6f8aa9875">  149</a></span>&#160;<span class="preprocessor">#define CPU_DWT_CTRL_FOLDEVTENA                                     0x00200000</span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#ac931e20c00a116927760c5f8df401746">  150</a></span>&#160;<span class="preprocessor">#define CPU_DWT_CTRL_FOLDEVTENA_BITN                                        21</span></div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#ae4490514f5ca55139cc5ef8a0d6efe39">  151</a></span>&#160;<span class="preprocessor">#define CPU_DWT_CTRL_FOLDEVTENA_M                                   0x00200000</span></div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#a04a21d9ed650e89e266c5eda39c36613">  152</a></span>&#160;<span class="preprocessor">#define CPU_DWT_CTRL_FOLDEVTENA_S                                           21</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment">// Field:    [20] LSUEVTENA</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment">// Enables LSU count event. Emits an event when LSUCNT overflows (every 256</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment">// cycles of LSU operation). LSU counts include all LSU costs after the initial</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment">// cycle for the instruction.</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment">// 0: LSU count events disabled.</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment">// 1: LSU count events enabled.</span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#ad507b729766919950c4cef95c4c67c7e">  162</a></span>&#160;<span class="preprocessor">#define CPU_DWT_CTRL_LSUEVTENA                                      0x00100000</span></div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#aa04e067bba343a39b7118f7f7123855f">  163</a></span>&#160;<span class="preprocessor">#define CPU_DWT_CTRL_LSUEVTENA_BITN                                         20</span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#a52bb3ba237693576f05066a9ceadbf48">  164</a></span>&#160;<span class="preprocessor">#define CPU_DWT_CTRL_LSUEVTENA_M                                    0x00100000</span></div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#a73a600ece52db45e8e9e10d8eb2dbd36">  165</a></span>&#160;<span class="preprocessor">#define CPU_DWT_CTRL_LSUEVTENA_S                                            20</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment">// Field:    [19] SLEEPEVTENA</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment">// Enables Sleep count event. Emits an event when SLEEPCNT overflows (every 256</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment">// cycles that the processor is sleeping).</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment">// 0: Sleep count events disabled.</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment">// 1: Sleep count events enabled.</span></div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#a3467b3c3485bbbf0f1e9dbb558441fe5">  174</a></span>&#160;<span class="preprocessor">#define CPU_DWT_CTRL_SLEEPEVTENA                                    0x00080000</span></div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#adf6edb27ede82e8b0d2020814e568c06">  175</a></span>&#160;<span class="preprocessor">#define CPU_DWT_CTRL_SLEEPEVTENA_BITN                                       19</span></div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#acd1966e9023495ec5d4c3c86d3e91447">  176</a></span>&#160;<span class="preprocessor">#define CPU_DWT_CTRL_SLEEPEVTENA_M                                  0x00080000</span></div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#aba77e91e4d7b924d480327a063e3f0b8">  177</a></span>&#160;<span class="preprocessor">#define CPU_DWT_CTRL_SLEEPEVTENA_S                                          19</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment">// Field:    [18] EXCEVTENA</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment">// Enables Interrupt overhead event. Emits an event when EXCCNT overflows</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment">// (every 256 cycles of interrupt overhead).</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="comment">// 0x0: Interrupt overhead event disabled.</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="comment">// 0x1: Interrupt overhead event enabled.</span></div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#a269307834b998953325847dc9e134a33">  186</a></span>&#160;<span class="preprocessor">#define CPU_DWT_CTRL_EXCEVTENA                                      0x00040000</span></div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#ad0b4617464da34304105fdc29e51992d">  187</a></span>&#160;<span class="preprocessor">#define CPU_DWT_CTRL_EXCEVTENA_BITN                                         18</span></div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#a2bd2ea876675723936947ddd8ca39ef8">  188</a></span>&#160;<span class="preprocessor">#define CPU_DWT_CTRL_EXCEVTENA_M                                    0x00040000</span></div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#ae597f5bdc9c452ff0c344d8aae5b8428">  189</a></span>&#160;<span class="preprocessor">#define CPU_DWT_CTRL_EXCEVTENA_S                                            18</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment">// Field:    [17] CPIEVTENA</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment">// Enables CPI count event. Emits an event when CPICNT overflows (every 256</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment">// cycles of multi-cycle instructions).</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="comment">// 0: CPI counter events disabled.</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="comment">// 1: CPI counter events enabled.</span></div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#a2ba663fb10065ec155478536bf99ced4">  198</a></span>&#160;<span class="preprocessor">#define CPU_DWT_CTRL_CPIEVTENA                                      0x00020000</span></div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#a6ad1e1cc7ed15bdbcdb8345be2bbad82">  199</a></span>&#160;<span class="preprocessor">#define CPU_DWT_CTRL_CPIEVTENA_BITN                                         17</span></div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#a5b18617ac907228e6ecb01f507702902">  200</a></span>&#160;<span class="preprocessor">#define CPU_DWT_CTRL_CPIEVTENA_M                                    0x00020000</span></div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#a508634b72f97adeb6f333371bd1fa249">  201</a></span>&#160;<span class="preprocessor">#define CPU_DWT_CTRL_CPIEVTENA_S                                            17</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="comment">// Field:    [16] EXCTRCENA</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="comment">// Enables Interrupt event tracing.</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="comment">// 0: Interrupt event trace disabled.</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="comment">// 1: Interrupt event trace enabled.</span></div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#a5de0f6f3cc2784975fa171228f6b325a">  209</a></span>&#160;<span class="preprocessor">#define CPU_DWT_CTRL_EXCTRCENA                                      0x00010000</span></div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#a533e4cfba690a40b248ada3ea5385f7f">  210</a></span>&#160;<span class="preprocessor">#define CPU_DWT_CTRL_EXCTRCENA_BITN                                         16</span></div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#af8750ac702ce345f2b469e637e302f56">  211</a></span>&#160;<span class="preprocessor">#define CPU_DWT_CTRL_EXCTRCENA_M                                    0x00010000</span></div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#a3f3c01512a4b125b489be4304a97e159">  212</a></span>&#160;<span class="preprocessor">#define CPU_DWT_CTRL_EXCTRCENA_S                                            16</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="comment">// Field:    [12] PCSAMPLEENA</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="comment">// Enables PC Sampling event. A PC sample event is emitted when the POSTCNT</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="comment">// counter triggers it. See CYCTAP and POSTPRESET for details. Enabling this</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="comment">// bit overrides CYCEVTENA.</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="comment">// 0: PC Sampling event disabled.</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="comment">// 1: Sampling event enabled.</span></div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#a29d6d299c2fd2c5249c815f00d5f5687">  222</a></span>&#160;<span class="preprocessor">#define CPU_DWT_CTRL_PCSAMPLEENA                                    0x00001000</span></div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#a21ac4ca77fa06bfd84eb6410859d0083">  223</a></span>&#160;<span class="preprocessor">#define CPU_DWT_CTRL_PCSAMPLEENA_BITN                                       12</span></div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#aeab0f4afaa4ee98a70b491d6374ffbbf">  224</a></span>&#160;<span class="preprocessor">#define CPU_DWT_CTRL_PCSAMPLEENA_M                                  0x00001000</span></div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#a012d9c7decfd0f2916d52576f741c3f2">  225</a></span>&#160;<span class="preprocessor">#define CPU_DWT_CTRL_PCSAMPLEENA_S                                          12</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="comment">// Field: [11:10] SYNCTAP</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="comment">// Selects a synchronization packet rate. CYCCNTENA and CPU_ITM:TCR.SYNCENA</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="comment">// must also be enabled for this feature.</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="comment">// Synchronization packets (if enabled) are generated on tap transitions (0 to1</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="comment">// or 1 to 0).</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="comment">// ENUMs:</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="comment">// BIT28                    Tap at bit 28 of CYCCNT</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="comment">// BIT26                    Tap at bit 26 of CYCCNT</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="comment">// BIT24                    Tap at bit 24 of CYCCNT</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="comment">// DIS                      Disabled. No synchronization packets</span></div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#a9d9fb36a813d40de2f5539871fa8c4c6">  238</a></span>&#160;<span class="preprocessor">#define CPU_DWT_CTRL_SYNCTAP_W                                               2</span></div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#aa56bedd7fb9b48f95b437b4ac71f6507">  239</a></span>&#160;<span class="preprocessor">#define CPU_DWT_CTRL_SYNCTAP_M                                      0x00000C00</span></div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#a41477f34e23c39ce1874226480bce3a9">  240</a></span>&#160;<span class="preprocessor">#define CPU_DWT_CTRL_SYNCTAP_S                                              10</span></div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#a0b82f38a3134e60f3904d871cac4b1f4">  241</a></span>&#160;<span class="preprocessor">#define CPU_DWT_CTRL_SYNCTAP_BIT28                                  0x00000C00</span></div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#a7e233338a3d79dc4e114ea2570f8820b">  242</a></span>&#160;<span class="preprocessor">#define CPU_DWT_CTRL_SYNCTAP_BIT26                                  0x00000800</span></div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#aa04e8c1bbafa797b8748b1f20ca6cf77">  243</a></span>&#160;<span class="preprocessor">#define CPU_DWT_CTRL_SYNCTAP_BIT24                                  0x00000400</span></div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#a62e4c70188b36e55f5b36a92875319d4">  244</a></span>&#160;<span class="preprocessor">#define CPU_DWT_CTRL_SYNCTAP_DIS                                    0x00000000</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="comment">// Field:     [9] CYCTAP</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="comment">// Selects a tap on CYCCNT. These are spaced at bits [6] and [10]. When the</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="comment">// selected bit in CYCCNT changes from 0 to 1 or 1 to 0, it emits into the</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="comment">// POSTCNT, post-scalar counter. That counter then counts down. On a bit change</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="comment">// when post-scalar is 0, it triggers an event for PC sampling or cycle count</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="comment">// event (see details in CYCEVTENA).</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="comment">// ENUMs:</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="comment">// BIT10                    Selects bit [10] to tap</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="comment">// BIT6                     Selects bit [6] to tap</span></div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#a4680899813377ea845abb549e0dff9d6">  256</a></span>&#160;<span class="preprocessor">#define CPU_DWT_CTRL_CYCTAP                                         0x00000200</span></div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#af6aefc3b33474f7f8f13c07143d51bef">  257</a></span>&#160;<span class="preprocessor">#define CPU_DWT_CTRL_CYCTAP_BITN                                             9</span></div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#aca0bd98eb20fc2a624caabc71f8b0ccb">  258</a></span>&#160;<span class="preprocessor">#define CPU_DWT_CTRL_CYCTAP_M                                       0x00000200</span></div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#aac4c4447adad00ec99996ea05127085f">  259</a></span>&#160;<span class="preprocessor">#define CPU_DWT_CTRL_CYCTAP_S                                                9</span></div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#a4d999edb811b1eb0a39cad9c1df075aa">  260</a></span>&#160;<span class="preprocessor">#define CPU_DWT_CTRL_CYCTAP_BIT10                                   0x00000200</span></div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#a0b6276b93b7391022663179c4881be73">  261</a></span>&#160;<span class="preprocessor">#define CPU_DWT_CTRL_CYCTAP_BIT6                                    0x00000000</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="comment">// Field:   [8:5] POSTCNT</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="comment">// Post-scalar counter for CYCTAP. When the selected tapped bit changes from 0</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="comment">// to 1 or 1 to 0, the post scalar counter is down-counted when not 0. If 0, it</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="comment">// triggers an event for PCSAMPLEENA or CYCEVTENA use. It also reloads with the</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="comment">// value from POSTPRESET.</span></div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#a803d7cc9e7f5b8b3b8c8b2933b3b26b5">  269</a></span>&#160;<span class="preprocessor">#define CPU_DWT_CTRL_POSTCNT_W                                               4</span></div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#ad94ed61b720c8833f964804766b9dc46">  270</a></span>&#160;<span class="preprocessor">#define CPU_DWT_CTRL_POSTCNT_M                                      0x000001E0</span></div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#abe9a7a9f757047db019e3dcb2b87cfbd">  271</a></span>&#160;<span class="preprocessor">#define CPU_DWT_CTRL_POSTCNT_S                                               5</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="comment">// Field:   [4:1] POSTPRESET</span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="comment">// Reload value for post-scalar counter POSTCNT. When 0, events are triggered</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="comment">// on each tap change (a power of 2). If this field has a non-0 value, it forms</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="comment">// a count-down value, to be reloaded into POSTCNT each time it reaches 0. For</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="comment">// example, a value 1 in this register means an event is formed every other tap</span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="comment">// change.</span></div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#a6038efa55859452790a71882de837c66">  280</a></span>&#160;<span class="preprocessor">#define CPU_DWT_CTRL_POSTPRESET_W                                            4</span></div><div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#a55ca4286661a2b0589c4157783629845">  281</a></span>&#160;<span class="preprocessor">#define CPU_DWT_CTRL_POSTPRESET_M                                   0x0000001E</span></div><div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#ad45fc770057ea8606d5e29bbe6281f50">  282</a></span>&#160;<span class="preprocessor">#define CPU_DWT_CTRL_POSTPRESET_S                                            1</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="comment">// Field:     [0] CYCCNTENA</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="comment">// Enable CYCCNT, allowing it to increment and generate synchronization and</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="comment">// count events. If NOCYCCNT = 1, this bit reads zero and ignore writes.</span></div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#a91dfb02822f935df16ed5c015379bb82">  288</a></span>&#160;<span class="preprocessor">#define CPU_DWT_CTRL_CYCCNTENA                                      0x00000001</span></div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#a44bb86dde5797dfe66fcafc074183d58">  289</a></span>&#160;<span class="preprocessor">#define CPU_DWT_CTRL_CYCCNTENA_BITN                                          0</span></div><div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#a37f927af8b19da4dd62c4575413fe9e8">  290</a></span>&#160;<span class="preprocessor">#define CPU_DWT_CTRL_CYCCNTENA_M                                    0x00000001</span></div><div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#ab6e30396813b9f9988393ab9c3272237">  291</a></span>&#160;<span class="preprocessor">#define CPU_DWT_CTRL_CYCCNTENA_S                                             0</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="comment">// Register: CPU_DWT_O_CYCCNT</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="comment">// Field:  [31:0] CYCCNT</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="comment">// Current PC Sampler Cycle Counter count value. When enabled, this counter</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="comment">// counts the number of core cycles, except when the core is halted. The cycle</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="comment">// counter is a free running counter, counting upwards (this counter will not</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="comment">// advance in power modes where free-running clock to CPU stops). It wraps</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="comment">// around to 0 on overflow. The debugger must initialize this to 0 when first</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="comment">// enabling.</span></div><div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#a612822a643b321ff7b56bbcbb3dadb17">  306</a></span>&#160;<span class="preprocessor">#define CPU_DWT_CYCCNT_CYCCNT_W                                             32</span></div><div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#ad67f9f50f7cf8e73dc3ddc35d815d135">  307</a></span>&#160;<span class="preprocessor">#define CPU_DWT_CYCCNT_CYCCNT_M                                     0xFFFFFFFF</span></div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#a4c0c07452304e13688e6f0a63297f84c">  308</a></span>&#160;<span class="preprocessor">#define CPU_DWT_CYCCNT_CYCCNT_S                                              0</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="comment">// Register: CPU_DWT_O_CPICNT</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="comment">// Field:   [7:0] CPICNT</span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="comment">// Current CPI counter value. Increments on the additional cycles (the first</span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="comment">// cycle is not counted) required to execute all instructions except those</span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="comment">// recorded by LSUCNT. This counter also increments on all instruction fetch</span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="comment">// stalls. If CTRL.CPIEVTENA is set, an event is emitted when the counter</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="comment">// overflows. This counter initializes to 0 when it is enabled using</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="comment">// CTRL.CPIEVTENA.</span></div><div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#a5f48023573827b748da8460459416f41">  323</a></span>&#160;<span class="preprocessor">#define CPU_DWT_CPICNT_CPICNT_W                                              8</span></div><div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#ab668d32cdb0f7099cea8fbf9804638b2">  324</a></span>&#160;<span class="preprocessor">#define CPU_DWT_CPICNT_CPICNT_M                                     0x000000FF</span></div><div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#ac76df0bb414f3954a31401ed3e0a6bb2">  325</a></span>&#160;<span class="preprocessor">#define CPU_DWT_CPICNT_CPICNT_S                                              0</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="comment">// Register: CPU_DWT_O_EXCCNT</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="comment">// Field:   [7:0] EXCCNT</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="comment">// Current interrupt overhead counter value. Counts the total cycles spent in</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="comment">// interrupt processing (for example entry stacking, return unstacking,</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="comment">// pre-emption). An event is emitted on counter overflow (every 256 cycles).</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="comment">// This counter initializes to 0 when it is enabled using CTRL.EXCEVTENA.</span></div><div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#a904d0644dd3dbfa16014faf8bad9accc">  338</a></span>&#160;<span class="preprocessor">#define CPU_DWT_EXCCNT_EXCCNT_W                                              8</span></div><div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#afd45e110c7263732127cd42aa9b3b00d">  339</a></span>&#160;<span class="preprocessor">#define CPU_DWT_EXCCNT_EXCCNT_M                                     0x000000FF</span></div><div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#afbaa9e4856e1ac807dd610bff95c2e34">  340</a></span>&#160;<span class="preprocessor">#define CPU_DWT_EXCCNT_EXCCNT_S                                              0</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="comment">// Register: CPU_DWT_O_SLEEPCNT</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="comment">// Field:   [7:0] SLEEPCNT</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="comment">// Sleep counter. Counts the number of cycles during which the processor is</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="comment">// sleeping. An event is emitted on counter overflow (every 256 cycles). This</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="comment">// counter initializes to 0 when it is enabled using CTRL.SLEEPEVTENA. Note</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="comment">// that the sleep counter is clocked using CPU&#39;s free-running clock. In some</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="comment">// power modes the free-running clock to CPU is gated to minimize power</span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="comment">// consumption. This means that the sleep counter will be invalid in these</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="comment">// power modes.</span></div><div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#a082c81b22eb5f405ad31f2e46efbd7fe">  356</a></span>&#160;<span class="preprocessor">#define CPU_DWT_SLEEPCNT_SLEEPCNT_W                                          8</span></div><div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#a106954eb41d5046ee214a0c5cd7a8bea">  357</a></span>&#160;<span class="preprocessor">#define CPU_DWT_SLEEPCNT_SLEEPCNT_M                                 0x000000FF</span></div><div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#a590de16e47bea358880f0f77de1dd7a3">  358</a></span>&#160;<span class="preprocessor">#define CPU_DWT_SLEEPCNT_SLEEPCNT_S                                          0</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="comment">// Register: CPU_DWT_O_LSUCNT</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="comment">// Field:   [7:0] LSUCNT</span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="comment">// LSU counter. This counts the total number of cycles that the processor is</span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="comment">// processing an LSU operation. The initial execution cost of the instruction</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="comment">// is not counted. For example, an LDR that takes two cycles to complete</span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="comment">// increments this counter one cycle. Equivalently, an LDR that stalls for two</span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="comment">// cycles (i.e. takes four cycles to execute), increments this counter three</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="comment">// times. An event is emitted on counter overflow (every 256 cycles). This</span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="comment">// counter initializes to 0 when it is enabled using CTRL.LSUEVTENA.</span></div><div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#aa975f69cf1102d5af4470feec81979a0">  374</a></span>&#160;<span class="preprocessor">#define CPU_DWT_LSUCNT_LSUCNT_W                                              8</span></div><div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#aa4f3bbaf1f9b1c3928f79c1560669932">  375</a></span>&#160;<span class="preprocessor">#define CPU_DWT_LSUCNT_LSUCNT_M                                     0x000000FF</span></div><div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#ac9adae14a33a18614ef4056794cfc878">  376</a></span>&#160;<span class="preprocessor">#define CPU_DWT_LSUCNT_LSUCNT_S                                              0</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="comment">// Register: CPU_DWT_O_FOLDCNT</span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="comment">// Field:   [7:0] FOLDCNT</span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="comment">// This counts the total number folded instructions. This counter initializes</span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="comment">// to 0 when it is enabled using CTRL.FOLDEVTENA.</span></div><div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#a81747b0df4e7e2051dbeead74adbbdc1">  387</a></span>&#160;<span class="preprocessor">#define CPU_DWT_FOLDCNT_FOLDCNT_W                                            8</span></div><div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#a4fa57ccad7b0aa5eaa41879653517900">  388</a></span>&#160;<span class="preprocessor">#define CPU_DWT_FOLDCNT_FOLDCNT_M                                   0x000000FF</span></div><div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#ad5c9706598ca6d3f8ef56a48d53e104e">  389</a></span>&#160;<span class="preprocessor">#define CPU_DWT_FOLDCNT_FOLDCNT_S                                            0</span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="comment">// Register: CPU_DWT_O_PCSR</span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="comment">// Field:  [31:0] EIASAMPLE</span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="comment">// Execution instruction address sample, or 0xFFFFFFFF if the core is halted.</span></div><div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#a5a90a44145ac0e395408a7075dacbe4e">  399</a></span>&#160;<span class="preprocessor">#define CPU_DWT_PCSR_EIASAMPLE_W                                            32</span></div><div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#ab2c0626b72dbf49b4d0a616283e84504">  400</a></span>&#160;<span class="preprocessor">#define CPU_DWT_PCSR_EIASAMPLE_M                                    0xFFFFFFFF</span></div><div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#ab6a5fa613e9c73815ad34397f804c389">  401</a></span>&#160;<span class="preprocessor">#define CPU_DWT_PCSR_EIASAMPLE_S                                             0</span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="comment">// Register: CPU_DWT_O_COMP0</span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="comment">// Field:  [31:0] COMP</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="comment">// Reference value to compare against PC or the data address as given by</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="comment">// FUNCTION0. Comparator 0 can also compare against the value of the PC Sampler</span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="comment">// Counter (CYCCNT).</span></div><div class="line"><a name="l00413"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#a998e1a7c25f42383c1af3b4b7f6efe66">  413</a></span>&#160;<span class="preprocessor">#define CPU_DWT_COMP0_COMP_W                                                32</span></div><div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#abe6d82d4ee239d6e4b614d07e45c0ecc">  414</a></span>&#160;<span class="preprocessor">#define CPU_DWT_COMP0_COMP_M                                        0xFFFFFFFF</span></div><div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#a9d4086e713400375dbb7bbc5b5714e46">  415</a></span>&#160;<span class="preprocessor">#define CPU_DWT_COMP0_COMP_S                                                 0</span></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="comment">// Register: CPU_DWT_O_MASK0</span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="comment">// Field:   [3:0] MASK</span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="comment">// Mask on data address when matching against COMP0. This is the size of the</span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="comment">// ignore mask. That is, DWT matching is performed as:(ADDR ANDed with (0xFFFF</span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="comment">// left bit-shifted by MASK)) == COMP0. However, the actual comparison is</span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="comment">// slightly more complex to enable matching an address wherever it appears on a</span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="comment">// bus. So, if COMP0 is 3, this matches a word access of 0, because 3 would be</span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="comment">// within the word.</span></div><div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#a7e97b81cf33ab0be3142476095065229">  430</a></span>&#160;<span class="preprocessor">#define CPU_DWT_MASK0_MASK_W                                                 4</span></div><div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#ac3ca9f5440a96642c75780695bd6f200">  431</a></span>&#160;<span class="preprocessor">#define CPU_DWT_MASK0_MASK_M                                        0x0000000F</span></div><div class="line"><a name="l00432"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#aba3ea2870ef532e76afe70d0c7f8fbd7">  432</a></span>&#160;<span class="preprocessor">#define CPU_DWT_MASK0_MASK_S                                                 0</span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="comment">// Register: CPU_DWT_O_FUNCTION0</span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="comment">// Field:    [24] MATCHED</span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="comment">// This bit is set when the comparator matches, and indicates that the</span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="comment">// operation defined by FUNCTION has occurred since this bit was last read.</span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="comment">// This bit is cleared on read.</span></div><div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#a9a3f0c93ae88233c2241ff9567226a75">  444</a></span>&#160;<span class="preprocessor">#define CPU_DWT_FUNCTION0_MATCHED                                   0x01000000</span></div><div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#ab8002061c8b8972e6d78c110b08d9679">  445</a></span>&#160;<span class="preprocessor">#define CPU_DWT_FUNCTION0_MATCHED_BITN                                      24</span></div><div class="line"><a name="l00446"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#a1a4ff70e0e6b9956074986bd67261c55">  446</a></span>&#160;<span class="preprocessor">#define CPU_DWT_FUNCTION0_MATCHED_M                                 0x01000000</span></div><div class="line"><a name="l00447"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#a950a55dc63f9e7eea7b22338595a4549">  447</a></span>&#160;<span class="preprocessor">#define CPU_DWT_FUNCTION0_MATCHED_S                                         24</span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="comment">// Field:     [7] CYCMATCH</span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="comment">// This bit is only available in comparator 0. When set, COMP0 will compare</span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="comment">// against the cycle counter (CYCCNT).</span></div><div class="line"><a name="l00453"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#ad5a256aaeb3a11990fd5ab55592d748f">  453</a></span>&#160;<span class="preprocessor">#define CPU_DWT_FUNCTION0_CYCMATCH                                  0x00000080</span></div><div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#a821eb798480c50f9eb19a73fbe764522">  454</a></span>&#160;<span class="preprocessor">#define CPU_DWT_FUNCTION0_CYCMATCH_BITN                                      7</span></div><div class="line"><a name="l00455"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#ab4393254ed7cb305a5fd6abda36e13c6">  455</a></span>&#160;<span class="preprocessor">#define CPU_DWT_FUNCTION0_CYCMATCH_M                                0x00000080</span></div><div class="line"><a name="l00456"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#a42f76748edfc9942b2325b3339df67f9">  456</a></span>&#160;<span class="preprocessor">#define CPU_DWT_FUNCTION0_CYCMATCH_S                                         7</span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="comment">// Field:     [5] EMITRANGE</span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="comment">// Emit range field. This bit permits emitting offset when range match occurs.</span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="comment">// PC sampling is not supported when emit range is enabled.</span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="comment">// This field only applies for: FUNCTION = 1, 2, 3, 12, 13, 14, and 15.</span></div><div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#a17419275f0a1518be78693490be051ba">  463</a></span>&#160;<span class="preprocessor">#define CPU_DWT_FUNCTION0_EMITRANGE                                 0x00000020</span></div><div class="line"><a name="l00464"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#a33a0c7b95cafa1d5988f97702dffcce6">  464</a></span>&#160;<span class="preprocessor">#define CPU_DWT_FUNCTION0_EMITRANGE_BITN                                     5</span></div><div class="line"><a name="l00465"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#a87152b8a344e0504c96821ce8e0d29cc">  465</a></span>&#160;<span class="preprocessor">#define CPU_DWT_FUNCTION0_EMITRANGE_M                               0x00000020</span></div><div class="line"><a name="l00466"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#aeec26dd7e059c56c5fcc1d4041be0b93">  466</a></span>&#160;<span class="preprocessor">#define CPU_DWT_FUNCTION0_EMITRANGE_S                                        5</span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="comment">// Field:   [3:0] FUNCTION</span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="comment">// Function settings.</span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="comment">// 0x0: Disabled</span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="comment">// 0x1: EMITRANGE = 0, sample and emit PC through ITM. EMITRANGE = 1, emit</span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="comment">// address offset through ITM</span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="comment">// 0x2: EMITRANGE = 0, emit data through ITM on read and write. EMITRANGE = 1,</span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="comment">// emit data and address offset through ITM on read or write.</span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="comment">// 0x3: EMITRANGE = 0, sample PC and data value through ITM on read or write.</span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="comment">// EMITRANGE = 1, emit address offset and data value through ITM on read or</span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="comment">// write.</span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="comment">// 0x4: Watchpoint on PC match.</span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="comment">// 0x5: Watchpoint on read.</span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="comment">// 0x6: Watchpoint on write.</span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="comment">// 0x7: Watchpoint on read or write.</span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="comment">// 0x8: ETM trigger on PC match</span></div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="comment">// 0x9: ETM trigger on read</span></div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="comment">// 0xA: ETM trigger on write</span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="comment">// 0xB: ETM trigger on read or write</span></div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="comment">// 0xC: EMITRANGE = 0, sample data for read transfers. EMITRANGE = 1, sample</span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="comment">// Daddr (lower 16 bits) for read transfers</span></div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="comment">// 0xD: EMITRANGE = 0, sample data for write transfers. EMITRANGE = 1, sample</span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="comment">// Daddr (lower 16 bits) for write transfers</span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="comment">// 0xE: EMITRANGE = 0, sample PC + data for read transfers. EMITRANGE = 1,</span></div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="comment">// sample Daddr (lower 16 bits) + data for read transfers</span></div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="comment">// 0xF: EMITRANGE = 0, sample PC + data for write transfers. EMITRANGE = 1,</span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="comment">// sample Daddr (lower 16 bits) + data for write transfers</span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="comment">// Note 1: If the ETM is not fitted, then ETM trigger is not possible.</span></div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="comment">// Note 2: Data value is only sampled for accesses that do not fault (MPU or</span></div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="comment">// bus fault). The PC is sampled irrespective of any faults. The PC is only</span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="comment">// sampled for the first address of a burst.</span></div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="comment">// Note 3: PC match is not recommended for watchpoints because it stops after</span></div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="comment">// the instruction. It mainly guards and triggers the ETM.</span></div><div class="line"><a name="l00503"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#a25666e41d0f760828e346df12970cc97">  503</a></span>&#160;<span class="preprocessor">#define CPU_DWT_FUNCTION0_FUNCTION_W                                         4</span></div><div class="line"><a name="l00504"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#a4a96b0587ceeea912f185cd8930f5eff">  504</a></span>&#160;<span class="preprocessor">#define CPU_DWT_FUNCTION0_FUNCTION_M                                0x0000000F</span></div><div class="line"><a name="l00505"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#ad0f28d83eee13c77312f2d8e511bdfb7">  505</a></span>&#160;<span class="preprocessor">#define CPU_DWT_FUNCTION0_FUNCTION_S                                         0</span></div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="comment">// Register: CPU_DWT_O_COMP1</span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="comment">// Field:  [31:0] COMP</span></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="comment">// Reference value to compare against PC or the data address as given by</span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="comment">// FUNCTION1.</span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="comment">// Comparator 1 can also compare data values. So this register can contain</span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="comment">// reference values for data matching.</span></div><div class="line"><a name="l00518"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#aebd22b889424befbcc906a5d9cd02443">  518</a></span>&#160;<span class="preprocessor">#define CPU_DWT_COMP1_COMP_W                                                32</span></div><div class="line"><a name="l00519"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#af52a434d58a0d175edc0ab7e71414823">  519</a></span>&#160;<span class="preprocessor">#define CPU_DWT_COMP1_COMP_M                                        0xFFFFFFFF</span></div><div class="line"><a name="l00520"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#aecb72f7d0bd52206486b61f81927c81b">  520</a></span>&#160;<span class="preprocessor">#define CPU_DWT_COMP1_COMP_S                                                 0</span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="comment">// Register: CPU_DWT_O_MASK1</span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="comment">// Field:   [3:0] MASK</span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="comment">// Mask on data address when matching against COMP1. This is the size of the</span></div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="comment">// ignore mask. That is, DWT matching is performed as:(ADDR ANDed with (0xFFFF</span></div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="comment">// left bit-shifted by MASK)) == COMP1. However, the actual comparison is</span></div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="comment">// slightly more complex to enable matching an address wherever it appears on a</span></div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="comment">// bus. So, if COMP1 is 3, this matches a word access of 0, because 3 would be</span></div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="comment">// within the word.</span></div><div class="line"><a name="l00535"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#ac1325b246ec20eec819e6c07e1bcd4c9">  535</a></span>&#160;<span class="preprocessor">#define CPU_DWT_MASK1_MASK_W                                                 4</span></div><div class="line"><a name="l00536"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#afeaaa0a38d8d1251ca5dd33eeb8f705a">  536</a></span>&#160;<span class="preprocessor">#define CPU_DWT_MASK1_MASK_M                                        0x0000000F</span></div><div class="line"><a name="l00537"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#a03ca81e23c7bbc5878b214bfe542efdc">  537</a></span>&#160;<span class="preprocessor">#define CPU_DWT_MASK1_MASK_S                                                 0</span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="comment">// Register: CPU_DWT_O_FUNCTION1</span></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="comment">// Field:    [24] MATCHED</span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="comment">// This bit is set when the comparator matches, and indicates that the</span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="comment">// operation defined by FUNCTION has occurred since this bit was last read.</span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="comment">// This bit is cleared on read.</span></div><div class="line"><a name="l00549"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#af228038c210217788fb6d72d799d86cf">  549</a></span>&#160;<span class="preprocessor">#define CPU_DWT_FUNCTION1_MATCHED                                   0x01000000</span></div><div class="line"><a name="l00550"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#a2fcc02dc6fdeebed2f89c2786f438ce9">  550</a></span>&#160;<span class="preprocessor">#define CPU_DWT_FUNCTION1_MATCHED_BITN                                      24</span></div><div class="line"><a name="l00551"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#a60994461af880838359a39540c7dbd76">  551</a></span>&#160;<span class="preprocessor">#define CPU_DWT_FUNCTION1_MATCHED_M                                 0x01000000</span></div><div class="line"><a name="l00552"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#a0ae26da5fde293340b55405733a1fb14">  552</a></span>&#160;<span class="preprocessor">#define CPU_DWT_FUNCTION1_MATCHED_S                                         24</span></div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="comment">// Field: [19:16] DATAVADDR1</span></div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="comment">// Identity of a second linked address comparator for data value matching when</span></div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="comment">// DATAVMATCH == 1 and LNK1ENA == 1.</span></div><div class="line"><a name="l00558"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#a93d72100bf78f3b8a955dd613fb11cc3">  558</a></span>&#160;<span class="preprocessor">#define CPU_DWT_FUNCTION1_DATAVADDR1_W                                       4</span></div><div class="line"><a name="l00559"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#ad2c1bd0c2a35cd9886942a6165595c04">  559</a></span>&#160;<span class="preprocessor">#define CPU_DWT_FUNCTION1_DATAVADDR1_M                              0x000F0000</span></div><div class="line"><a name="l00560"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#a96a16d583fb2fcd549ae771647ff1b6e">  560</a></span>&#160;<span class="preprocessor">#define CPU_DWT_FUNCTION1_DATAVADDR1_S                                      16</span></div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="comment">// Field: [15:12] DATAVADDR0</span></div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="comment">// Identity of a linked address comparator for data value matching when</span></div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="comment">// DATAVMATCH == 1.</span></div><div class="line"><a name="l00566"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#a35fba603a191f1ccb504ee0d413ce5e4">  566</a></span>&#160;<span class="preprocessor">#define CPU_DWT_FUNCTION1_DATAVADDR0_W                                       4</span></div><div class="line"><a name="l00567"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#a70177f075d24a051caea9bf46755a59a">  567</a></span>&#160;<span class="preprocessor">#define CPU_DWT_FUNCTION1_DATAVADDR0_M                              0x0000F000</span></div><div class="line"><a name="l00568"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#a5247ee990c1bded2f81c12e3dda03019">  568</a></span>&#160;<span class="preprocessor">#define CPU_DWT_FUNCTION1_DATAVADDR0_S                                      12</span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="comment">// Field: [11:10] DATAVSIZE</span></div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="comment">// Defines the size of the data in the COMP1 register that is to be matched:</span></div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="comment">// 0x0: Byte</span></div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="comment">// 0x1: Halfword</span></div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="comment">// 0x2: Word</span></div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="comment">// 0x3: Unpredictable.</span></div><div class="line"><a name="l00578"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#abfc5f256f3ddcc8def97819040ba2117">  578</a></span>&#160;<span class="preprocessor">#define CPU_DWT_FUNCTION1_DATAVSIZE_W                                        2</span></div><div class="line"><a name="l00579"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#afe68f9af65f64b96ec944c0566f2346a">  579</a></span>&#160;<span class="preprocessor">#define CPU_DWT_FUNCTION1_DATAVSIZE_M                               0x00000C00</span></div><div class="line"><a name="l00580"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#afd8594c39e10f09fb359cc94839ae9ed">  580</a></span>&#160;<span class="preprocessor">#define CPU_DWT_FUNCTION1_DATAVSIZE_S                                       10</span></div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;</div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="comment">// Field:     [9] LNK1ENA</span></div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="comment">// Read only bit-field only supported in comparator 1.</span></div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="comment">// 0: DATAVADDR1 not supported</span></div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="comment">// 1: DATAVADDR1 supported (enabled)</span></div><div class="line"><a name="l00588"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#a897d2d872c46909084ea2860d8712afb">  588</a></span>&#160;<span class="preprocessor">#define CPU_DWT_FUNCTION1_LNK1ENA                                   0x00000200</span></div><div class="line"><a name="l00589"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#a71392ea9b6a772a2dc44bc88958a8602">  589</a></span>&#160;<span class="preprocessor">#define CPU_DWT_FUNCTION1_LNK1ENA_BITN                                       9</span></div><div class="line"><a name="l00590"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#ae4f80d2297b37371ad7fc10cb0bddc26">  590</a></span>&#160;<span class="preprocessor">#define CPU_DWT_FUNCTION1_LNK1ENA_M                                 0x00000200</span></div><div class="line"><a name="l00591"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#a74859847392bb4fc79179b4abac1eb77">  591</a></span>&#160;<span class="preprocessor">#define CPU_DWT_FUNCTION1_LNK1ENA_S                                          9</span></div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="comment">// Field:     [8] DATAVMATCH</span></div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="comment">// Data match feature:</span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="comment">// 0: Perform address comparison</span></div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="comment">// 1: Perform data value compare. The comparators given by DATAVADDR0 and</span></div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="comment">// DATAVADDR1 provide the address for the data comparison. The FUNCTION setting</span></div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="comment">// for the comparators given by DATAVADDR0 and DATAVADDR1 are overridden and</span></div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="comment">// those comparators only provide the address match for the data comparison.</span></div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="comment">// This bit is only available in comparator 1.</span></div><div class="line"><a name="l00604"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#a59e9f32378a3eec1cc2b40811cc4541d">  604</a></span>&#160;<span class="preprocessor">#define CPU_DWT_FUNCTION1_DATAVMATCH                                0x00000100</span></div><div class="line"><a name="l00605"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#abf9168e291596643cc907512baae3d22">  605</a></span>&#160;<span class="preprocessor">#define CPU_DWT_FUNCTION1_DATAVMATCH_BITN                                    8</span></div><div class="line"><a name="l00606"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#a7765485cf5c6e60d5d33551421d16266">  606</a></span>&#160;<span class="preprocessor">#define CPU_DWT_FUNCTION1_DATAVMATCH_M                              0x00000100</span></div><div class="line"><a name="l00607"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#a8fc2784c430fc76fdf500a7344f07523">  607</a></span>&#160;<span class="preprocessor">#define CPU_DWT_FUNCTION1_DATAVMATCH_S                                       8</span></div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="comment">// Field:     [5] EMITRANGE</span></div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="comment">// Emit range field. This bit permits emitting offset when range match occurs.</span></div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="comment">// PC sampling is not supported when emit range is enabled.</span></div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="comment">// This field only applies for: FUNCTION = 1, 2, 3, 12, 13, 14, and 15.</span></div><div class="line"><a name="l00614"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#a79fe006f5f93ce1aa7feeb40c7898a61">  614</a></span>&#160;<span class="preprocessor">#define CPU_DWT_FUNCTION1_EMITRANGE                                 0x00000020</span></div><div class="line"><a name="l00615"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#ac59e9d1a1f8f554248b567e135c02296">  615</a></span>&#160;<span class="preprocessor">#define CPU_DWT_FUNCTION1_EMITRANGE_BITN                                     5</span></div><div class="line"><a name="l00616"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#a34f4d31aa71ae59457f176a14ec29ce7">  616</a></span>&#160;<span class="preprocessor">#define CPU_DWT_FUNCTION1_EMITRANGE_M                               0x00000020</span></div><div class="line"><a name="l00617"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#acff363204f451d314a059cc6249ec59d">  617</a></span>&#160;<span class="preprocessor">#define CPU_DWT_FUNCTION1_EMITRANGE_S                                        5</span></div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;</div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="comment">// Field:   [3:0] FUNCTION</span></div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="comment">// Function settings:</span></div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="comment">// 0x0: Disabled</span></div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="comment">// 0x1: EMITRANGE = 0, sample and emit PC through ITM. EMITRANGE = 1, emit</span></div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="comment">// address offset through ITM</span></div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="comment">// 0x2: EMITRANGE = 0, emit data through ITM on read and write. EMITRANGE = 1,</span></div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="comment">// emit data and address offset through ITM on read or write.</span></div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="comment">// 0x3: EMITRANGE = 0, sample PC and data value through ITM on read or write.</span></div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="comment">// EMITRANGE = 1, emit address offset and data value through ITM on read or</span></div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;<span class="comment">// write.</span></div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="comment">// 0x4: Watchpoint on PC match.</span></div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="comment">// 0x5: Watchpoint on read.</span></div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="comment">// 0x6: Watchpoint on write.</span></div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="comment">// 0x7: Watchpoint on read or write.</span></div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="comment">// 0x8: ETM trigger on PC match</span></div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="comment">// 0x9: ETM trigger on read</span></div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="comment">// 0xA: ETM trigger on write</span></div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="comment">// 0xB: ETM trigger on read or write</span></div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="comment">// 0xC: EMITRANGE = 0, sample data for read transfers. EMITRANGE = 1, sample</span></div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="comment">// Daddr (lower 16 bits) for read transfers</span></div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="comment">// 0xD: EMITRANGE = 0, sample data for write transfers. EMITRANGE = 1, sample</span></div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="comment">// Daddr (lower 16 bits) for write transfers</span></div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="comment">// 0xE: EMITRANGE = 0, sample PC + data for read transfers. EMITRANGE = 1,</span></div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="comment">// sample Daddr (lower 16 bits) + data for read transfers</span></div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="comment">// 0xF: EMITRANGE = 0, sample PC + data for write transfers. EMITRANGE = 1,</span></div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="comment">// sample Daddr (lower 16 bits) + data for write transfers</span></div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;<span class="comment">// Note 1: If the ETM is not fitted, then ETM trigger is not possible.</span></div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="comment">// Note 2: Data value is only sampled for accesses that do not fault (MPU or</span></div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="comment">// bus fault). The PC is sampled irrespective of any faults. The PC is only</span></div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="comment">// sampled for the first address of a burst.</span></div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="comment">// Note 3: FUNCTION is overridden for comparators given by DATAVADDR0 and</span></div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;<span class="comment">// DATAVADDR1 if DATAVMATCH is also set. The comparators given by DATAVADDR0</span></div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;<span class="comment">// and DATAVADDR1 can then only perform address comparator matches for</span></div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="comment">// comparator 1 data matches.</span></div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="comment">// Note 4: If the data matching functionality is not included during</span></div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="comment">// implementation it is not possible to set DATAVADDR0, DATAVADDR1, or</span></div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="comment">// DATAVMATCH. This means that the data matching functionality is not available</span></div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;<span class="comment">// in the implementation. Test the availability of data matching by writing and</span></div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="comment">// reading DATAVMATCH. If it is not settable then data matching is unavailable.</span></div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="comment">// Note 5: PC match is not recommended for watchpoints because it stops after</span></div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="comment">// the instruction. It mainly guards and triggers the ETM.</span></div><div class="line"><a name="l00663"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#a95e3d7e7747abf237db4d9bd8cf19ceb">  663</a></span>&#160;<span class="preprocessor">#define CPU_DWT_FUNCTION1_FUNCTION_W                                         4</span></div><div class="line"><a name="l00664"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#aa5a7d26feb9caf287e1754be81e19a76">  664</a></span>&#160;<span class="preprocessor">#define CPU_DWT_FUNCTION1_FUNCTION_M                                0x0000000F</span></div><div class="line"><a name="l00665"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#ae3ef0f2a76ab17d292ab545539cf4136">  665</a></span>&#160;<span class="preprocessor">#define CPU_DWT_FUNCTION1_FUNCTION_S                                         0</span></div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;</div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="comment">// Register: CPU_DWT_O_COMP2</span></div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="comment">// Field:  [31:0] COMP</span></div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;<span class="comment">// Reference value to compare against PC or the data address as given by</span></div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="comment">// FUNCTION2.</span></div><div class="line"><a name="l00676"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#a0b7344253abb7fa0bd7fef66468122e5">  676</a></span>&#160;<span class="preprocessor">#define CPU_DWT_COMP2_COMP_W                                                32</span></div><div class="line"><a name="l00677"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#a936c87498d6978abe3f53e505e58e41b">  677</a></span>&#160;<span class="preprocessor">#define CPU_DWT_COMP2_COMP_M                                        0xFFFFFFFF</span></div><div class="line"><a name="l00678"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#a250d5554d382ec0f1620328258fdaea0">  678</a></span>&#160;<span class="preprocessor">#define CPU_DWT_COMP2_COMP_S                                                 0</span></div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;</div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;<span class="comment">// Register: CPU_DWT_O_MASK2</span></div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;<span class="comment">// Field:   [3:0] MASK</span></div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;<span class="comment">// Mask on data address when matching against COMP2. This is the size of the</span></div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;<span class="comment">// ignore mask. That is, DWT matching is performed as:(ADDR ANDed with (0xFFFF</span></div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;<span class="comment">// left bit-shifted by MASK)) == COMP2. However, the actual comparison is</span></div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;<span class="comment">// slightly more complex to enable matching an address wherever it appears on a</span></div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;<span class="comment">// bus. So, if COMP2 is 3, this matches a word access of 0, because 3 would be</span></div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="comment">// within the word.</span></div><div class="line"><a name="l00693"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#a367093d6303d8fce78832a913037708f">  693</a></span>&#160;<span class="preprocessor">#define CPU_DWT_MASK2_MASK_W                                                 4</span></div><div class="line"><a name="l00694"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#a3d891a410168c581c1766eed64520829">  694</a></span>&#160;<span class="preprocessor">#define CPU_DWT_MASK2_MASK_M                                        0x0000000F</span></div><div class="line"><a name="l00695"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#a83d8d55a07a91656b260993bf4992694">  695</a></span>&#160;<span class="preprocessor">#define CPU_DWT_MASK2_MASK_S                                                 0</span></div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;</div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="comment">// Register: CPU_DWT_O_FUNCTION2</span></div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;<span class="comment">// Field:    [24] MATCHED</span></div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="comment">// This bit is set when the comparator matches, and indicates that the</span></div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="comment">// operation defined by FUNCTION has occurred since this bit was last read.</span></div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="comment">// This bit is cleared on read.</span></div><div class="line"><a name="l00707"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#a6f18e97f6f673eefd283943aa1d980db">  707</a></span>&#160;<span class="preprocessor">#define CPU_DWT_FUNCTION2_MATCHED                                   0x01000000</span></div><div class="line"><a name="l00708"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#af68ed2929104c110d85fdab9741d74ac">  708</a></span>&#160;<span class="preprocessor">#define CPU_DWT_FUNCTION2_MATCHED_BITN                                      24</span></div><div class="line"><a name="l00709"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#ad51a0026c3773c230a6fd0478db31a8a">  709</a></span>&#160;<span class="preprocessor">#define CPU_DWT_FUNCTION2_MATCHED_M                                 0x01000000</span></div><div class="line"><a name="l00710"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#a181522e535a51423a4f61dbba88d5d53">  710</a></span>&#160;<span class="preprocessor">#define CPU_DWT_FUNCTION2_MATCHED_S                                         24</span></div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;</div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="comment">// Field:     [5] EMITRANGE</span></div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="comment">// Emit range field. This bit permits emitting offset when range match occurs.</span></div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="comment">// PC sampling is not supported when emit range is enabled.</span></div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;<span class="comment">// This field only applies for: FUNCTION = 1, 2, 3, 12, 13, 14, and 15.</span></div><div class="line"><a name="l00717"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#aa61376220650d42c4a7ef63160c3688d">  717</a></span>&#160;<span class="preprocessor">#define CPU_DWT_FUNCTION2_EMITRANGE                                 0x00000020</span></div><div class="line"><a name="l00718"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#a5d7b474effb0344a1301ae5e727e988a">  718</a></span>&#160;<span class="preprocessor">#define CPU_DWT_FUNCTION2_EMITRANGE_BITN                                     5</span></div><div class="line"><a name="l00719"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#a5c2e98906e1b689b8332918436fd4221">  719</a></span>&#160;<span class="preprocessor">#define CPU_DWT_FUNCTION2_EMITRANGE_M                               0x00000020</span></div><div class="line"><a name="l00720"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#a918f69c9d23f92dd32d1371d0bb51daa">  720</a></span>&#160;<span class="preprocessor">#define CPU_DWT_FUNCTION2_EMITRANGE_S                                        5</span></div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;</div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="comment">// Field:   [3:0] FUNCTION</span></div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="comment">// Function settings.</span></div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;<span class="comment">// 0x0: Disabled</span></div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;<span class="comment">// 0x1: EMITRANGE = 0, sample and emit PC through ITM. EMITRANGE = 1, emit</span></div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;<span class="comment">// address offset through ITM</span></div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="comment">// 0x2: EMITRANGE = 0, emit data through ITM on read and write. EMITRANGE = 1,</span></div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="comment">// emit data and address offset through ITM on read or write.</span></div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="comment">// 0x3: EMITRANGE = 0, sample PC and data value through ITM on read or write.</span></div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;<span class="comment">// EMITRANGE = 1, emit address offset and data value through ITM on read or</span></div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;<span class="comment">// write.</span></div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;<span class="comment">// 0x4: Watchpoint on PC match.</span></div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="comment">// 0x5: Watchpoint on read.</span></div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<span class="comment">// 0x6: Watchpoint on write.</span></div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;<span class="comment">// 0x7: Watchpoint on read or write.</span></div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="comment">// 0x8: ETM trigger on PC match</span></div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="comment">// 0x9: ETM trigger on read</span></div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="comment">// 0xA: ETM trigger on write</span></div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="comment">// 0xB: ETM trigger on read or write</span></div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<span class="comment">// 0xC: EMITRANGE = 0, sample data for read transfers. EMITRANGE = 1, sample</span></div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="comment">// Daddr (lower 16 bits) for read transfers</span></div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;<span class="comment">// 0xD: EMITRANGE = 0, sample data for write transfers. EMITRANGE = 1, sample</span></div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;<span class="comment">// Daddr (lower 16 bits) for write transfers</span></div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;<span class="comment">// 0xE: EMITRANGE = 0, sample PC + data for read transfers. EMITRANGE = 1,</span></div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;<span class="comment">// sample Daddr (lower 16 bits) + data for read transfers</span></div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="comment">// 0xF: EMITRANGE = 0, sample PC + data for write transfers. EMITRANGE = 1,</span></div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;<span class="comment">// sample Daddr (lower 16 bits) + data for write transfers</span></div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;<span class="comment">// Note 1: If the ETM is not fitted, then ETM trigger is not possible.</span></div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;<span class="comment">// Note 2: Data value is only sampled for accesses that do not fault (MPU or</span></div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;<span class="comment">// bus fault). The PC is sampled irrespective of any faults. The PC is only</span></div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;<span class="comment">// sampled for the first address of a burst.</span></div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;<span class="comment">// Note 3: PC match is not recommended for watchpoints because it stops after</span></div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;<span class="comment">// the instruction. It mainly guards and triggers the ETM.</span></div><div class="line"><a name="l00757"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#a26d43a46ab2458a64af9d5b57c9ec715">  757</a></span>&#160;<span class="preprocessor">#define CPU_DWT_FUNCTION2_FUNCTION_W                                         4</span></div><div class="line"><a name="l00758"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#aaacb5dde9e936fe83e2d74924076329a">  758</a></span>&#160;<span class="preprocessor">#define CPU_DWT_FUNCTION2_FUNCTION_M                                0x0000000F</span></div><div class="line"><a name="l00759"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#ad4d924e1263ccd81144c6af3e865243f">  759</a></span>&#160;<span class="preprocessor">#define CPU_DWT_FUNCTION2_FUNCTION_S                                         0</span></div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;</div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;<span class="comment">// Register: CPU_DWT_O_COMP3</span></div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;<span class="comment">// Field:  [31:0] COMP</span></div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="comment">// Reference value to compare against PC or the data address as given by</span></div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="comment">// FUNCTION3.</span></div><div class="line"><a name="l00770"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#a00def640341c1565e1f5d0a0a7c3f78e">  770</a></span>&#160;<span class="preprocessor">#define CPU_DWT_COMP3_COMP_W                                                32</span></div><div class="line"><a name="l00771"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#ade87bf0fa2abdb663eb5ae6e4f1576c1">  771</a></span>&#160;<span class="preprocessor">#define CPU_DWT_COMP3_COMP_M                                        0xFFFFFFFF</span></div><div class="line"><a name="l00772"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#a078824fafad2fb4b053aa6ce99dc4841">  772</a></span>&#160;<span class="preprocessor">#define CPU_DWT_COMP3_COMP_S                                                 0</span></div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;</div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;<span class="comment">// Register: CPU_DWT_O_MASK3</span></div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;<span class="comment">// Field:   [3:0] MASK</span></div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;<span class="comment">// Mask on data address when matching against COMP3. This is the size of the</span></div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;<span class="comment">// ignore mask. That is, DWT matching is performed as:(ADDR ANDed with (0xFFFF</span></div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;<span class="comment">// left bit-shifted by MASK)) == COMP3. However, the actual comparison is</span></div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;<span class="comment">// slightly more complex to enable matching an address wherever it appears on a</span></div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;<span class="comment">// bus. So, if COMP3 is 3, this matches a word access of 0, because 3 would be</span></div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<span class="comment">// within the word.</span></div><div class="line"><a name="l00787"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#add1777d2b17f4397006ce0ed929169f5">  787</a></span>&#160;<span class="preprocessor">#define CPU_DWT_MASK3_MASK_W                                                 4</span></div><div class="line"><a name="l00788"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#a7a88f13e6ab33d495c08de80dcec9bc2">  788</a></span>&#160;<span class="preprocessor">#define CPU_DWT_MASK3_MASK_M                                        0x0000000F</span></div><div class="line"><a name="l00789"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#aa3cb78ddca6d440dd86d11840a4d08ee">  789</a></span>&#160;<span class="preprocessor">#define CPU_DWT_MASK3_MASK_S                                                 0</span></div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;</div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;<span class="comment">// Register: CPU_DWT_O_FUNCTION3</span></div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;<span class="comment">// Field:    [24] MATCHED</span></div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;<span class="comment">// This bit is set when the comparator matches, and indicates that the</span></div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;<span class="comment">// operation defined by FUNCTION has occurred since this bit was last read.</span></div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;<span class="comment">// This bit is cleared on read.</span></div><div class="line"><a name="l00801"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#a2d44f358053f33172dcca61b563d97a9">  801</a></span>&#160;<span class="preprocessor">#define CPU_DWT_FUNCTION3_MATCHED                                   0x01000000</span></div><div class="line"><a name="l00802"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#a737045242317e281ef63b9376fc70dd8">  802</a></span>&#160;<span class="preprocessor">#define CPU_DWT_FUNCTION3_MATCHED_BITN                                      24</span></div><div class="line"><a name="l00803"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#a59b9085b2751418eabfea403102abf15">  803</a></span>&#160;<span class="preprocessor">#define CPU_DWT_FUNCTION3_MATCHED_M                                 0x01000000</span></div><div class="line"><a name="l00804"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#a6212a7cba79f8da2839db5feca437af3">  804</a></span>&#160;<span class="preprocessor">#define CPU_DWT_FUNCTION3_MATCHED_S                                         24</span></div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;</div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;<span class="comment">// Field:     [5] EMITRANGE</span></div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;<span class="comment">// Emit range field. This bit permits emitting offset when range match occurs.</span></div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;<span class="comment">// PC sampling is not supported when emit range is enabled.</span></div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;<span class="comment">// This field only applies for: FUNCTION = 1, 2, 3, 12, 13, 14, and 15.</span></div><div class="line"><a name="l00811"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#a9818d8a5d17e058c761e428a4f6ed784">  811</a></span>&#160;<span class="preprocessor">#define CPU_DWT_FUNCTION3_EMITRANGE                                 0x00000020</span></div><div class="line"><a name="l00812"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#af2cc792a4dcbeafcaeddfcd41e1f66cf">  812</a></span>&#160;<span class="preprocessor">#define CPU_DWT_FUNCTION3_EMITRANGE_BITN                                     5</span></div><div class="line"><a name="l00813"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#a1f6fb6cc7b29d8dd1292e16f773f9107">  813</a></span>&#160;<span class="preprocessor">#define CPU_DWT_FUNCTION3_EMITRANGE_M                               0x00000020</span></div><div class="line"><a name="l00814"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#a44f020abbbc7df17bc624f326b6c58a4">  814</a></span>&#160;<span class="preprocessor">#define CPU_DWT_FUNCTION3_EMITRANGE_S                                        5</span></div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;</div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;<span class="comment">// Field:   [3:0] FUNCTION</span></div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;<span class="comment">// Function settings.</span></div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;<span class="comment">// 0x0: Disabled</span></div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;<span class="comment">// 0x1: EMITRANGE = 0, sample and emit PC through ITM. EMITRANGE = 1, emit</span></div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;<span class="comment">// address offset through ITM</span></div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;<span class="comment">// 0x2: EMITRANGE = 0, emit data through ITM on read and write. EMITRANGE = 1,</span></div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;<span class="comment">// emit data and address offset through ITM on read or write.</span></div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;<span class="comment">// 0x3: EMITRANGE = 0, sample PC and data value through ITM on read or write.</span></div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;<span class="comment">// EMITRANGE = 1, emit address offset and data value through ITM on read or</span></div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;<span class="comment">// write.</span></div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;<span class="comment">// 0x4: Watchpoint on PC match.</span></div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;<span class="comment">// 0x5: Watchpoint on read.</span></div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;<span class="comment">// 0x6: Watchpoint on write.</span></div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;<span class="comment">// 0x7: Watchpoint on read or write.</span></div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;<span class="comment">// 0x8: ETM trigger on PC match</span></div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;<span class="comment">// 0x9: ETM trigger on read</span></div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;<span class="comment">// 0xA: ETM trigger on write</span></div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;<span class="comment">// 0xB: ETM trigger on read or write</span></div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;<span class="comment">// 0xC: EMITRANGE = 0, sample data for read transfers. EMITRANGE = 1, sample</span></div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;<span class="comment">// Daddr (lower 16 bits) for read transfers</span></div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;<span class="comment">// 0xD: EMITRANGE = 0, sample data for write transfers. EMITRANGE = 1, sample</span></div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;<span class="comment">// Daddr (lower 16 bits) for write transfers</span></div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;<span class="comment">// 0xE: EMITRANGE = 0, sample PC + data for read transfers. EMITRANGE = 1,</span></div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;<span class="comment">// sample Daddr (lower 16 bits) + data for read transfers</span></div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;<span class="comment">// 0xF: EMITRANGE = 0, sample PC + data for write transfers. EMITRANGE = 1,</span></div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;<span class="comment">// sample Daddr (lower 16 bits) + data for write transfers</span></div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;<span class="comment">// Note 1: If the ETM is not fitted, then ETM trigger is not possible.</span></div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;<span class="comment">// Note 2: Data value is only sampled for accesses that do not fault (MPU or</span></div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;<span class="comment">// bus fault). The PC is sampled irrespective of any faults. The PC is only</span></div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;<span class="comment">// sampled for the first address of a burst.</span></div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;<span class="comment">// Note 3: PC match is not recommended for watchpoints because it stops after</span></div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;<span class="comment">// the instruction. It mainly guards and triggers the ETM.</span></div><div class="line"><a name="l00851"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#aa31428855b20d6d3ec3f7ed80f30c1ae">  851</a></span>&#160;<span class="preprocessor">#define CPU_DWT_FUNCTION3_FUNCTION_W                                         4</span></div><div class="line"><a name="l00852"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#a53f57b202bc4a78c2e0591614a218d67">  852</a></span>&#160;<span class="preprocessor">#define CPU_DWT_FUNCTION3_FUNCTION_M                                0x0000000F</span></div><div class="line"><a name="l00853"></a><span class="lineno"><a class="line" href="hw__cpu__dwt_8h.html#aeb17db2995bf3dc6bd5d3848b6bcd18b">  853</a></span>&#160;<span class="preprocessor">#define CPU_DWT_FUNCTION3_FUNCTION_S                                         0</span></div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;</div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;</div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;<span class="preprocessor">#endif // __CPU_DWT__</span></div></div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:32:28 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
