axi_cache_bridge.v,verilog,xil_defaultlib,../../../../../../rtl/MIRROR_SWAMP/axi_cache_bridge/sim/axi_cache_bridge.v,incdir="$ref_dir/../../../ipstatic/hdl"incdir="../../../ipstatic/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
