// Seed: 3306018334
module module_0 (
    input tri0 id_0,
    input supply1 id_1,
    input supply1 id_2
);
  logic id_4 = 1;
  parameter id_5 = 1;
  assign module_1.id_0 = 0;
  logic id_6;
  ;
  wire id_7;
  wire id_8;
endmodule
module module_1 (
    output logic id_0,
    input  wand  id_1
);
  reg id_3 = (-1);
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1
  );
  always @(id_3 or 1) id_0 = id_1 == -1;
  assign id_0#(
      .id_1(-1),
      .id_3(1 << 1),
      .id_1(1),
      .id_1(1),
      .id_3(1)
  ) = id_3 !=? !(id_1);
  assign id_3 = -1'b0;
  buf primCall (id_0, id_3);
  always_comb @(posedge -1, negedge id_3) begin : LABEL_0
    if (1) begin : LABEL_1
      id_3 <= 1;
      if (-1'h0) disable id_4;
    end else begin : LABEL_2
      $signed(71);
      ;
      id_3 <= 1 != id_3;
    end
  end
endmodule
