{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651376773081 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651376773085 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 01 11:46:12 2022 " "Processing started: Sun May 01 11:46:12 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651376773085 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376773085 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISC -c RISC " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISC -c RISC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376773085 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651376773304 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651376773304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file risc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RISC " "Found entity 1: RISC" {  } { { "RISC.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/RISC/RISC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651376779944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779944 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RISC " "Elaborating entity \"RISC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651376779958 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pc_reg.v 1 1 " "Using design file pc_reg.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 pc_reg " "Found entity 1: pc_reg" {  } { { "pc_reg.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/pc_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651376779964 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1651376779964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_reg pc_reg:inst2 " "Elaborating entity \"pc_reg\" for hierarchy \"pc_reg:inst2\"" {  } { { "RISC.bdf" "inst2" { Schematic "D:/intelFPGA_lite/17.1/MCU/RISC/RISC.bdf" { { 304 808 1024 416 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651376779964 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux_pc.v 1 1 " "Using design file mux_pc.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux_pc " "Found entity 1: mux_pc" {  } { { "mux_pc.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/mux_pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651376779968 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1651376779968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_pc mux_pc:inst10 " "Elaborating entity \"mux_pc\" for hierarchy \"mux_pc:inst10\"" {  } { { "RISC.bdf" "inst10" { Schematic "D:/intelFPGA_lite/17.1/MCU/RISC/RISC.bdf" { { 280 440 672 392 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651376779969 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ex.v 1 1 " "Using design file ex.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ex " "Found entity 1: ex" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651376779973 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1651376779973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ex ex:inst9 " "Elaborating entity \"ex\" for hierarchy \"ex:inst9\"" {  } { { "RISC.bdf" "inst9" { Schematic "D:/intelFPGA_lite/17.1/MCU/RISC/RISC.bdf" { { 584 888 1136 728 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651376779973 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rd ex.v(18) " "Verilog HDL or VHDL warning at ex.v(18): object \"rd\" assigned a value but never read" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651376779975 "|RISC|ex:inst9"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rs1 ex.v(20) " "Verilog HDL or VHDL warning at ex.v(20): object \"rs1\" assigned a value but never read" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651376779975 "|RISC|ex:inst9"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rs2 ex.v(21) " "Verilog HDL or VHDL warning at ex.v(21): object \"rs2\" assigned a value but never read" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651376779975 "|RISC|ex:inst9"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "imm ex.v(22) " "Verilog HDL or VHDL warning at ex.v(22): object \"imm\" assigned a value but never read" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651376779975 "|RISC|ex:inst9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 ex.v(33) " "Verilog HDL assignment warning at ex.v(33): truncated value with size 33 to match size of target (32)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651376779975 "|RISC|ex:inst9"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rd_data_o ex.v(39) " "Verilog HDL Always Construct warning at ex.v(39): inferring latch(es) for variable \"rd_data_o\", which holds its previous value in one or more paths through the always construct" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651376779975 "|RISC|ex:inst9"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rd_addr_o ex.v(39) " "Verilog HDL Always Construct warning at ex.v(39): inferring latch(es) for variable \"rd_addr_o\", which holds its previous value in one or more paths through the always construct" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651376779975 "|RISC|ex:inst9"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rd_write_en ex.v(39) " "Verilog HDL Always Construct warning at ex.v(39): inferring latch(es) for variable \"rd_write_en\", which holds its previous value in one or more paths through the always construct" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651376779975 "|RISC|ex:inst9"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "jump_addr_o ex.v(39) " "Verilog HDL Always Construct warning at ex.v(39): inferring latch(es) for variable \"jump_addr_o\", which holds its previous value in one or more paths through the always construct" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651376779975 "|RISC|ex:inst9"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "jump_en_o ex.v(39) " "Verilog HDL Always Construct warning at ex.v(39): inferring latch(es) for variable \"jump_en_o\", which holds its previous value in one or more paths through the always construct" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651376779975 "|RISC|ex:inst9"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hold_flag_o ex.v(39) " "Verilog HDL Always Construct warning at ex.v(39): inferring latch(es) for variable \"hold_flag_o\", which holds its previous value in one or more paths through the always construct" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651376779975 "|RISC|ex:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_flag_o ex.v(39) " "Inferred latch for \"hold_flag_o\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779975 "|RISC|ex:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_en_o ex.v(39) " "Inferred latch for \"jump_en_o\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779975 "|RISC|ex:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_addr_o\[0\] ex.v(39) " "Inferred latch for \"jump_addr_o\[0\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779975 "|RISC|ex:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_addr_o\[1\] ex.v(39) " "Inferred latch for \"jump_addr_o\[1\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779975 "|RISC|ex:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_addr_o\[2\] ex.v(39) " "Inferred latch for \"jump_addr_o\[2\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779975 "|RISC|ex:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_addr_o\[3\] ex.v(39) " "Inferred latch for \"jump_addr_o\[3\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779975 "|RISC|ex:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_addr_o\[4\] ex.v(39) " "Inferred latch for \"jump_addr_o\[4\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779975 "|RISC|ex:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_addr_o\[5\] ex.v(39) " "Inferred latch for \"jump_addr_o\[5\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779975 "|RISC|ex:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_addr_o\[6\] ex.v(39) " "Inferred latch for \"jump_addr_o\[6\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779975 "|RISC|ex:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_addr_o\[7\] ex.v(39) " "Inferred latch for \"jump_addr_o\[7\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779975 "|RISC|ex:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_addr_o\[8\] ex.v(39) " "Inferred latch for \"jump_addr_o\[8\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779975 "|RISC|ex:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_addr_o\[9\] ex.v(39) " "Inferred latch for \"jump_addr_o\[9\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779975 "|RISC|ex:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_addr_o\[10\] ex.v(39) " "Inferred latch for \"jump_addr_o\[10\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779975 "|RISC|ex:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_addr_o\[11\] ex.v(39) " "Inferred latch for \"jump_addr_o\[11\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779975 "|RISC|ex:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_addr_o\[12\] ex.v(39) " "Inferred latch for \"jump_addr_o\[12\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779975 "|RISC|ex:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_addr_o\[13\] ex.v(39) " "Inferred latch for \"jump_addr_o\[13\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779975 "|RISC|ex:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_addr_o\[14\] ex.v(39) " "Inferred latch for \"jump_addr_o\[14\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779975 "|RISC|ex:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_addr_o\[15\] ex.v(39) " "Inferred latch for \"jump_addr_o\[15\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779975 "|RISC|ex:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_addr_o\[16\] ex.v(39) " "Inferred latch for \"jump_addr_o\[16\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779975 "|RISC|ex:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_addr_o\[17\] ex.v(39) " "Inferred latch for \"jump_addr_o\[17\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779975 "|RISC|ex:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_addr_o\[18\] ex.v(39) " "Inferred latch for \"jump_addr_o\[18\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779975 "|RISC|ex:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_addr_o\[19\] ex.v(39) " "Inferred latch for \"jump_addr_o\[19\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779975 "|RISC|ex:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_addr_o\[20\] ex.v(39) " "Inferred latch for \"jump_addr_o\[20\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779976 "|RISC|ex:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_addr_o\[21\] ex.v(39) " "Inferred latch for \"jump_addr_o\[21\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779976 "|RISC|ex:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_addr_o\[22\] ex.v(39) " "Inferred latch for \"jump_addr_o\[22\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779976 "|RISC|ex:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_addr_o\[23\] ex.v(39) " "Inferred latch for \"jump_addr_o\[23\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779976 "|RISC|ex:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_addr_o\[24\] ex.v(39) " "Inferred latch for \"jump_addr_o\[24\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779976 "|RISC|ex:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_addr_o\[25\] ex.v(39) " "Inferred latch for \"jump_addr_o\[25\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779976 "|RISC|ex:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_addr_o\[26\] ex.v(39) " "Inferred latch for \"jump_addr_o\[26\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779976 "|RISC|ex:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_addr_o\[27\] ex.v(39) " "Inferred latch for \"jump_addr_o\[27\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779976 "|RISC|ex:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_addr_o\[28\] ex.v(39) " "Inferred latch for \"jump_addr_o\[28\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779976 "|RISC|ex:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_addr_o\[29\] ex.v(39) " "Inferred latch for \"jump_addr_o\[29\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779976 "|RISC|ex:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_addr_o\[30\] ex.v(39) " "Inferred latch for \"jump_addr_o\[30\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779976 "|RISC|ex:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_addr_o\[31\] ex.v(39) " "Inferred latch for \"jump_addr_o\[31\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779976 "|RISC|ex:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_write_en ex.v(39) " "Inferred latch for \"rd_write_en\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779976 "|RISC|ex:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_addr_o\[0\] ex.v(39) " "Inferred latch for \"rd_addr_o\[0\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779976 "|RISC|ex:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_addr_o\[1\] ex.v(39) " "Inferred latch for \"rd_addr_o\[1\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779976 "|RISC|ex:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_addr_o\[2\] ex.v(39) " "Inferred latch for \"rd_addr_o\[2\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779976 "|RISC|ex:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_addr_o\[3\] ex.v(39) " "Inferred latch for \"rd_addr_o\[3\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779976 "|RISC|ex:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_addr_o\[4\] ex.v(39) " "Inferred latch for \"rd_addr_o\[4\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779976 "|RISC|ex:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_o\[0\] ex.v(39) " "Inferred latch for \"rd_data_o\[0\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779976 "|RISC|ex:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_o\[1\] ex.v(39) " "Inferred latch for \"rd_data_o\[1\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779976 "|RISC|ex:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_o\[2\] ex.v(39) " "Inferred latch for \"rd_data_o\[2\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779976 "|RISC|ex:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_o\[3\] ex.v(39) " "Inferred latch for \"rd_data_o\[3\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779976 "|RISC|ex:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_o\[4\] ex.v(39) " "Inferred latch for \"rd_data_o\[4\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779976 "|RISC|ex:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_o\[5\] ex.v(39) " "Inferred latch for \"rd_data_o\[5\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779976 "|RISC|ex:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_o\[6\] ex.v(39) " "Inferred latch for \"rd_data_o\[6\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779976 "|RISC|ex:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_o\[7\] ex.v(39) " "Inferred latch for \"rd_data_o\[7\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779976 "|RISC|ex:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_o\[8\] ex.v(39) " "Inferred latch for \"rd_data_o\[8\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779976 "|RISC|ex:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_o\[9\] ex.v(39) " "Inferred latch for \"rd_data_o\[9\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779976 "|RISC|ex:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_o\[10\] ex.v(39) " "Inferred latch for \"rd_data_o\[10\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779976 "|RISC|ex:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_o\[11\] ex.v(39) " "Inferred latch for \"rd_data_o\[11\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779976 "|RISC|ex:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_o\[12\] ex.v(39) " "Inferred latch for \"rd_data_o\[12\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779976 "|RISC|ex:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_o\[13\] ex.v(39) " "Inferred latch for \"rd_data_o\[13\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779976 "|RISC|ex:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_o\[14\] ex.v(39) " "Inferred latch for \"rd_data_o\[14\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779976 "|RISC|ex:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_o\[15\] ex.v(39) " "Inferred latch for \"rd_data_o\[15\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779976 "|RISC|ex:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_o\[16\] ex.v(39) " "Inferred latch for \"rd_data_o\[16\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779976 "|RISC|ex:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_o\[17\] ex.v(39) " "Inferred latch for \"rd_data_o\[17\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779976 "|RISC|ex:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_o\[18\] ex.v(39) " "Inferred latch for \"rd_data_o\[18\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779976 "|RISC|ex:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_o\[19\] ex.v(39) " "Inferred latch for \"rd_data_o\[19\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779976 "|RISC|ex:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_o\[20\] ex.v(39) " "Inferred latch for \"rd_data_o\[20\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779976 "|RISC|ex:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_o\[21\] ex.v(39) " "Inferred latch for \"rd_data_o\[21\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779976 "|RISC|ex:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_o\[22\] ex.v(39) " "Inferred latch for \"rd_data_o\[22\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779976 "|RISC|ex:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_o\[23\] ex.v(39) " "Inferred latch for \"rd_data_o\[23\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779976 "|RISC|ex:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_o\[24\] ex.v(39) " "Inferred latch for \"rd_data_o\[24\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779976 "|RISC|ex:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_o\[25\] ex.v(39) " "Inferred latch for \"rd_data_o\[25\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779976 "|RISC|ex:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_o\[26\] ex.v(39) " "Inferred latch for \"rd_data_o\[26\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779976 "|RISC|ex:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_o\[27\] ex.v(39) " "Inferred latch for \"rd_data_o\[27\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779976 "|RISC|ex:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_o\[28\] ex.v(39) " "Inferred latch for \"rd_data_o\[28\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779976 "|RISC|ex:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_o\[29\] ex.v(39) " "Inferred latch for \"rd_data_o\[29\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779976 "|RISC|ex:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_o\[30\] ex.v(39) " "Inferred latch for \"rd_data_o\[30\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779976 "|RISC|ex:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_o\[31\] ex.v(39) " "Inferred latch for \"rd_data_o\[31\]\" at ex.v(39)" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779976 "|RISC|ex:inst9"}
{ "Warning" "WSGN_SEARCH_FILE" "inst_id.v 1 1 " "Using design file inst_id.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 inst_id " "Found entity 1: inst_id" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651376779981 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1651376779981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_id inst_id:inst5 " "Elaborating entity \"inst_id\" for hierarchy \"inst_id:inst5\"" {  } { { "RISC.bdf" "inst5" { Schematic "D:/intelFPGA_lite/17.1/MCU/RISC/RISC.bdf" { { 552 416 656 728 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651376779981 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rs1_addr_o inst_id.v(33) " "Verilog HDL Always Construct warning at inst_id.v(33): inferring latch(es) for variable \"rs1_addr_o\", which holds its previous value in one or more paths through the always construct" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651376779983 "|RISC|inst_id:inst5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rs2_addr_o inst_id.v(33) " "Verilog HDL Always Construct warning at inst_id.v(33): inferring latch(es) for variable \"rs2_addr_o\", which holds its previous value in one or more paths through the always construct" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651376779983 "|RISC|inst_id:inst5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "op1_o inst_id.v(33) " "Verilog HDL Always Construct warning at inst_id.v(33): inferring latch(es) for variable \"op1_o\", which holds its previous value in one or more paths through the always construct" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651376779983 "|RISC|inst_id:inst5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "op2_o inst_id.v(33) " "Verilog HDL Always Construct warning at inst_id.v(33): inferring latch(es) for variable \"op2_o\", which holds its previous value in one or more paths through the always construct" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651376779983 "|RISC|inst_id:inst5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rd_addr_o inst_id.v(33) " "Verilog HDL Always Construct warning at inst_id.v(33): inferring latch(es) for variable \"rd_addr_o\", which holds its previous value in one or more paths through the always construct" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651376779983 "|RISC|inst_id:inst5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rd_write_en inst_id.v(33) " "Verilog HDL Always Construct warning at inst_id.v(33): inferring latch(es) for variable \"rd_write_en\", which holds its previous value in one or more paths through the always construct" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651376779983 "|RISC|inst_id:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_write_en inst_id.v(33) " "Inferred latch for \"rd_write_en\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779983 "|RISC|inst_id:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_addr_o\[0\] inst_id.v(33) " "Inferred latch for \"rd_addr_o\[0\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779983 "|RISC|inst_id:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_addr_o\[1\] inst_id.v(33) " "Inferred latch for \"rd_addr_o\[1\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779983 "|RISC|inst_id:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_addr_o\[2\] inst_id.v(33) " "Inferred latch for \"rd_addr_o\[2\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779983 "|RISC|inst_id:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_addr_o\[3\] inst_id.v(33) " "Inferred latch for \"rd_addr_o\[3\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779983 "|RISC|inst_id:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_addr_o\[4\] inst_id.v(33) " "Inferred latch for \"rd_addr_o\[4\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779983 "|RISC|inst_id:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_o\[0\] inst_id.v(33) " "Inferred latch for \"op2_o\[0\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779983 "|RISC|inst_id:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_o\[1\] inst_id.v(33) " "Inferred latch for \"op2_o\[1\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779983 "|RISC|inst_id:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_o\[2\] inst_id.v(33) " "Inferred latch for \"op2_o\[2\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779983 "|RISC|inst_id:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_o\[3\] inst_id.v(33) " "Inferred latch for \"op2_o\[3\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779983 "|RISC|inst_id:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_o\[4\] inst_id.v(33) " "Inferred latch for \"op2_o\[4\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779983 "|RISC|inst_id:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_o\[5\] inst_id.v(33) " "Inferred latch for \"op2_o\[5\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779983 "|RISC|inst_id:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_o\[6\] inst_id.v(33) " "Inferred latch for \"op2_o\[6\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779983 "|RISC|inst_id:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_o\[7\] inst_id.v(33) " "Inferred latch for \"op2_o\[7\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779983 "|RISC|inst_id:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_o\[8\] inst_id.v(33) " "Inferred latch for \"op2_o\[8\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779983 "|RISC|inst_id:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_o\[9\] inst_id.v(33) " "Inferred latch for \"op2_o\[9\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779983 "|RISC|inst_id:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_o\[10\] inst_id.v(33) " "Inferred latch for \"op2_o\[10\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779983 "|RISC|inst_id:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_o\[11\] inst_id.v(33) " "Inferred latch for \"op2_o\[11\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779983 "|RISC|inst_id:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_o\[12\] inst_id.v(33) " "Inferred latch for \"op2_o\[12\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779983 "|RISC|inst_id:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_o\[13\] inst_id.v(33) " "Inferred latch for \"op2_o\[13\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779983 "|RISC|inst_id:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_o\[14\] inst_id.v(33) " "Inferred latch for \"op2_o\[14\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779983 "|RISC|inst_id:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_o\[15\] inst_id.v(33) " "Inferred latch for \"op2_o\[15\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779983 "|RISC|inst_id:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_o\[16\] inst_id.v(33) " "Inferred latch for \"op2_o\[16\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779983 "|RISC|inst_id:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_o\[17\] inst_id.v(33) " "Inferred latch for \"op2_o\[17\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779983 "|RISC|inst_id:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_o\[18\] inst_id.v(33) " "Inferred latch for \"op2_o\[18\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779983 "|RISC|inst_id:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_o\[19\] inst_id.v(33) " "Inferred latch for \"op2_o\[19\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779983 "|RISC|inst_id:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_o\[20\] inst_id.v(33) " "Inferred latch for \"op2_o\[20\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779983 "|RISC|inst_id:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_o\[21\] inst_id.v(33) " "Inferred latch for \"op2_o\[21\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779983 "|RISC|inst_id:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_o\[22\] inst_id.v(33) " "Inferred latch for \"op2_o\[22\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779983 "|RISC|inst_id:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_o\[23\] inst_id.v(33) " "Inferred latch for \"op2_o\[23\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779983 "|RISC|inst_id:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_o\[24\] inst_id.v(33) " "Inferred latch for \"op2_o\[24\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779983 "|RISC|inst_id:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_o\[25\] inst_id.v(33) " "Inferred latch for \"op2_o\[25\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779983 "|RISC|inst_id:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_o\[26\] inst_id.v(33) " "Inferred latch for \"op2_o\[26\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779983 "|RISC|inst_id:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_o\[27\] inst_id.v(33) " "Inferred latch for \"op2_o\[27\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779983 "|RISC|inst_id:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_o\[28\] inst_id.v(33) " "Inferred latch for \"op2_o\[28\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779983 "|RISC|inst_id:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_o\[29\] inst_id.v(33) " "Inferred latch for \"op2_o\[29\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779983 "|RISC|inst_id:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_o\[30\] inst_id.v(33) " "Inferred latch for \"op2_o\[30\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779983 "|RISC|inst_id:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_o\[31\] inst_id.v(33) " "Inferred latch for \"op2_o\[31\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779983 "|RISC|inst_id:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1_o\[0\] inst_id.v(33) " "Inferred latch for \"op1_o\[0\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779983 "|RISC|inst_id:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1_o\[1\] inst_id.v(33) " "Inferred latch for \"op1_o\[1\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779983 "|RISC|inst_id:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1_o\[2\] inst_id.v(33) " "Inferred latch for \"op1_o\[2\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779983 "|RISC|inst_id:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1_o\[3\] inst_id.v(33) " "Inferred latch for \"op1_o\[3\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779983 "|RISC|inst_id:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1_o\[4\] inst_id.v(33) " "Inferred latch for \"op1_o\[4\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779984 "|RISC|inst_id:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1_o\[5\] inst_id.v(33) " "Inferred latch for \"op1_o\[5\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779984 "|RISC|inst_id:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1_o\[6\] inst_id.v(33) " "Inferred latch for \"op1_o\[6\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779984 "|RISC|inst_id:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1_o\[7\] inst_id.v(33) " "Inferred latch for \"op1_o\[7\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779984 "|RISC|inst_id:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1_o\[8\] inst_id.v(33) " "Inferred latch for \"op1_o\[8\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779984 "|RISC|inst_id:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1_o\[9\] inst_id.v(33) " "Inferred latch for \"op1_o\[9\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779984 "|RISC|inst_id:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1_o\[10\] inst_id.v(33) " "Inferred latch for \"op1_o\[10\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779984 "|RISC|inst_id:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1_o\[11\] inst_id.v(33) " "Inferred latch for \"op1_o\[11\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779984 "|RISC|inst_id:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1_o\[12\] inst_id.v(33) " "Inferred latch for \"op1_o\[12\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779984 "|RISC|inst_id:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1_o\[13\] inst_id.v(33) " "Inferred latch for \"op1_o\[13\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779984 "|RISC|inst_id:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1_o\[14\] inst_id.v(33) " "Inferred latch for \"op1_o\[14\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779984 "|RISC|inst_id:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1_o\[15\] inst_id.v(33) " "Inferred latch for \"op1_o\[15\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779984 "|RISC|inst_id:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1_o\[16\] inst_id.v(33) " "Inferred latch for \"op1_o\[16\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779984 "|RISC|inst_id:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1_o\[17\] inst_id.v(33) " "Inferred latch for \"op1_o\[17\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779984 "|RISC|inst_id:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1_o\[18\] inst_id.v(33) " "Inferred latch for \"op1_o\[18\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779984 "|RISC|inst_id:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1_o\[19\] inst_id.v(33) " "Inferred latch for \"op1_o\[19\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779984 "|RISC|inst_id:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1_o\[20\] inst_id.v(33) " "Inferred latch for \"op1_o\[20\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779984 "|RISC|inst_id:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1_o\[21\] inst_id.v(33) " "Inferred latch for \"op1_o\[21\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779984 "|RISC|inst_id:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1_o\[22\] inst_id.v(33) " "Inferred latch for \"op1_o\[22\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779984 "|RISC|inst_id:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1_o\[23\] inst_id.v(33) " "Inferred latch for \"op1_o\[23\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779984 "|RISC|inst_id:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1_o\[24\] inst_id.v(33) " "Inferred latch for \"op1_o\[24\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779984 "|RISC|inst_id:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1_o\[25\] inst_id.v(33) " "Inferred latch for \"op1_o\[25\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779984 "|RISC|inst_id:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1_o\[26\] inst_id.v(33) " "Inferred latch for \"op1_o\[26\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779984 "|RISC|inst_id:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1_o\[27\] inst_id.v(33) " "Inferred latch for \"op1_o\[27\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779984 "|RISC|inst_id:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1_o\[28\] inst_id.v(33) " "Inferred latch for \"op1_o\[28\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779984 "|RISC|inst_id:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1_o\[29\] inst_id.v(33) " "Inferred latch for \"op1_o\[29\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779984 "|RISC|inst_id:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1_o\[30\] inst_id.v(33) " "Inferred latch for \"op1_o\[30\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779984 "|RISC|inst_id:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op1_o\[31\] inst_id.v(33) " "Inferred latch for \"op1_o\[31\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779984 "|RISC|inst_id:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_addr_o\[0\] inst_id.v(33) " "Inferred latch for \"rs2_addr_o\[0\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779984 "|RISC|inst_id:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_addr_o\[1\] inst_id.v(33) " "Inferred latch for \"rs2_addr_o\[1\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779984 "|RISC|inst_id:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_addr_o\[2\] inst_id.v(33) " "Inferred latch for \"rs2_addr_o\[2\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779984 "|RISC|inst_id:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_addr_o\[3\] inst_id.v(33) " "Inferred latch for \"rs2_addr_o\[3\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779984 "|RISC|inst_id:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_addr_o\[4\] inst_id.v(33) " "Inferred latch for \"rs2_addr_o\[4\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779984 "|RISC|inst_id:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_addr_o\[0\] inst_id.v(33) " "Inferred latch for \"rs1_addr_o\[0\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779984 "|RISC|inst_id:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_addr_o\[1\] inst_id.v(33) " "Inferred latch for \"rs1_addr_o\[1\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779984 "|RISC|inst_id:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_addr_o\[2\] inst_id.v(33) " "Inferred latch for \"rs1_addr_o\[2\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779984 "|RISC|inst_id:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_addr_o\[3\] inst_id.v(33) " "Inferred latch for \"rs1_addr_o\[3\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779984 "|RISC|inst_id:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_addr_o\[4\] inst_id.v(33) " "Inferred latch for \"rs1_addr_o\[4\]\" at inst_id.v(33)" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376779984 "|RISC|inst_id:inst5"}
{ "Warning" "WSGN_SEARCH_FILE" "rom.v 1 1 " "Using design file rom.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651376779988 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1651376779988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom rom:inst " "Elaborating entity \"rom\" for hierarchy \"rom:inst\"" {  } { { "RISC.bdf" "inst" { Schematic "D:/intelFPGA_lite/17.1/MCU/RISC/RISC.bdf" { { 320 1088 1272 400 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651376779988 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.data_a 0 rom.v(5) " "Net \"memory.data_a\" at rom.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "rom.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/rom.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651376780010 "|RISC|rom:inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.waddr_a 0 rom.v(5) " "Net \"memory.waddr_a\" at rom.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "rom.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/rom.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651376780010 "|RISC|rom:inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.we_a 0 rom.v(5) " "Net \"memory.we_a\" at rom.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "rom.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/rom.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651376780010 "|RISC|rom:inst"}
{ "Warning" "WSGN_SEARCH_FILE" "regs.v 1 1 " "Using design file regs.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 regs " "Found entity 1: regs" {  } { { "regs.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/regs.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651376780021 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1651376780021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regs regs:inst3 " "Elaborating entity \"regs\" for hierarchy \"regs:inst3\"" {  } { { "RISC.bdf" "inst3" { Schematic "D:/intelFPGA_lite/17.1/MCU/RISC/RISC.bdf" { { 752 768 1024 928 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651376780021 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "regs regs.v(20) " "Verilog HDL warning at regs.v(20): initial value for variable regs should be constant" {  } { { "regs.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/regs.v" 20 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1651376780028 "|RISC|regs:inst3"}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/intelFPGA_lite/17.1/MCU/RISC/db/RISC.ram0_rom_1d582.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/intelFPGA_lite/17.1/MCU/RISC/db/RISC.ram0_rom_1d582.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1651376780353 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "inst_id:inst5\|rd_addr_o\[0\] " "LATCH primitive \"inst_id:inst5\|rd_addr_o\[0\]\" is permanently enabled" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651376780379 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "inst_id:inst5\|rd_addr_o\[1\] " "LATCH primitive \"inst_id:inst5\|rd_addr_o\[1\]\" is permanently enabled" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651376780380 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "inst_id:inst5\|rd_addr_o\[2\] " "LATCH primitive \"inst_id:inst5\|rd_addr_o\[2\]\" is permanently enabled" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651376780380 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "inst_id:inst5\|rd_addr_o\[3\] " "LATCH primitive \"inst_id:inst5\|rd_addr_o\[3\]\" is permanently enabled" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651376780380 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "inst_id:inst5\|rd_addr_o\[4\] " "LATCH primitive \"inst_id:inst5\|rd_addr_o\[4\]\" is permanently enabled" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651376780380 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "inst_id:inst5\|op2_o\[0\] " "LATCH primitive \"inst_id:inst5\|op2_o\[0\]\" is permanently enabled" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651376780380 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "inst_id:inst5\|op2_o\[1\] " "LATCH primitive \"inst_id:inst5\|op2_o\[1\]\" is permanently enabled" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651376780380 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "inst_id:inst5\|op2_o\[2\] " "LATCH primitive \"inst_id:inst5\|op2_o\[2\]\" is permanently enabled" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651376780380 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "inst_id:inst5\|op2_o\[3\] " "LATCH primitive \"inst_id:inst5\|op2_o\[3\]\" is permanently enabled" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651376780380 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "inst_id:inst5\|op2_o\[4\] " "LATCH primitive \"inst_id:inst5\|op2_o\[4\]\" is permanently enabled" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651376780380 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "inst_id:inst5\|op2_o\[5\] " "LATCH primitive \"inst_id:inst5\|op2_o\[5\]\" is permanently enabled" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651376780380 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "inst_id:inst5\|op2_o\[6\] " "LATCH primitive \"inst_id:inst5\|op2_o\[6\]\" is permanently enabled" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651376780380 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "inst_id:inst5\|op2_o\[7\] " "LATCH primitive \"inst_id:inst5\|op2_o\[7\]\" is permanently enabled" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651376780380 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "inst_id:inst5\|op2_o\[8\] " "LATCH primitive \"inst_id:inst5\|op2_o\[8\]\" is permanently enabled" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651376780380 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "inst_id:inst5\|op2_o\[9\] " "LATCH primitive \"inst_id:inst5\|op2_o\[9\]\" is permanently enabled" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651376780380 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "inst_id:inst5\|op2_o\[10\] " "LATCH primitive \"inst_id:inst5\|op2_o\[10\]\" is permanently enabled" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651376780380 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "inst_id:inst5\|op2_o\[11\] " "LATCH primitive \"inst_id:inst5\|op2_o\[11\]\" is permanently enabled" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651376780380 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "inst_id:inst5\|op2_o\[12\] " "LATCH primitive \"inst_id:inst5\|op2_o\[12\]\" is permanently enabled" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651376780380 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "inst_id:inst5\|op2_o\[13\] " "LATCH primitive \"inst_id:inst5\|op2_o\[13\]\" is permanently enabled" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651376780380 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "inst_id:inst5\|op2_o\[14\] " "LATCH primitive \"inst_id:inst5\|op2_o\[14\]\" is permanently enabled" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651376780380 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "inst_id:inst5\|op2_o\[15\] " "LATCH primitive \"inst_id:inst5\|op2_o\[15\]\" is permanently enabled" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651376780380 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "inst_id:inst5\|op2_o\[16\] " "LATCH primitive \"inst_id:inst5\|op2_o\[16\]\" is permanently enabled" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651376780380 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "inst_id:inst5\|op2_o\[17\] " "LATCH primitive \"inst_id:inst5\|op2_o\[17\]\" is permanently enabled" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651376780380 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "inst_id:inst5\|op2_o\[18\] " "LATCH primitive \"inst_id:inst5\|op2_o\[18\]\" is permanently enabled" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651376780380 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "inst_id:inst5\|op2_o\[19\] " "LATCH primitive \"inst_id:inst5\|op2_o\[19\]\" is permanently enabled" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651376780380 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "inst_id:inst5\|op2_o\[20\] " "LATCH primitive \"inst_id:inst5\|op2_o\[20\]\" is permanently enabled" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651376780380 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "inst_id:inst5\|op2_o\[21\] " "LATCH primitive \"inst_id:inst5\|op2_o\[21\]\" is permanently enabled" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651376780380 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "inst_id:inst5\|op2_o\[22\] " "LATCH primitive \"inst_id:inst5\|op2_o\[22\]\" is permanently enabled" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651376780380 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "inst_id:inst5\|op2_o\[23\] " "LATCH primitive \"inst_id:inst5\|op2_o\[23\]\" is permanently enabled" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651376780380 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "inst_id:inst5\|op2_o\[24\] " "LATCH primitive \"inst_id:inst5\|op2_o\[24\]\" is permanently enabled" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651376780380 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "inst_id:inst5\|op2_o\[25\] " "LATCH primitive \"inst_id:inst5\|op2_o\[25\]\" is permanently enabled" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651376780380 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "inst_id:inst5\|op2_o\[26\] " "LATCH primitive \"inst_id:inst5\|op2_o\[26\]\" is permanently enabled" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651376780380 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "inst_id:inst5\|op2_o\[27\] " "LATCH primitive \"inst_id:inst5\|op2_o\[27\]\" is permanently enabled" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651376780380 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "inst_id:inst5\|op2_o\[28\] " "LATCH primitive \"inst_id:inst5\|op2_o\[28\]\" is permanently enabled" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651376780380 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "inst_id:inst5\|op2_o\[29\] " "LATCH primitive \"inst_id:inst5\|op2_o\[29\]\" is permanently enabled" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651376780380 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "inst_id:inst5\|op2_o\[30\] " "LATCH primitive \"inst_id:inst5\|op2_o\[30\]\" is permanently enabled" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651376780380 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "inst_id:inst5\|op2_o\[31\] " "LATCH primitive \"inst_id:inst5\|op2_o\[31\]\" is permanently enabled" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651376780380 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "inst_id:inst5\|op1_o\[0\] " "LATCH primitive \"inst_id:inst5\|op1_o\[0\]\" is permanently enabled" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651376780380 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "inst_id:inst5\|op1_o\[1\] " "LATCH primitive \"inst_id:inst5\|op1_o\[1\]\" is permanently enabled" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651376780380 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "inst_id:inst5\|op1_o\[2\] " "LATCH primitive \"inst_id:inst5\|op1_o\[2\]\" is permanently enabled" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651376780380 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "inst_id:inst5\|op1_o\[3\] " "LATCH primitive \"inst_id:inst5\|op1_o\[3\]\" is permanently enabled" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651376780380 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "inst_id:inst5\|op1_o\[4\] " "LATCH primitive \"inst_id:inst5\|op1_o\[4\]\" is permanently enabled" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651376780380 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "inst_id:inst5\|op1_o\[5\] " "LATCH primitive \"inst_id:inst5\|op1_o\[5\]\" is permanently enabled" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651376780381 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "inst_id:inst5\|op1_o\[6\] " "LATCH primitive \"inst_id:inst5\|op1_o\[6\]\" is permanently enabled" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651376780381 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "inst_id:inst5\|op1_o\[7\] " "LATCH primitive \"inst_id:inst5\|op1_o\[7\]\" is permanently enabled" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651376780381 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "inst_id:inst5\|op1_o\[8\] " "LATCH primitive \"inst_id:inst5\|op1_o\[8\]\" is permanently enabled" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651376780381 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "inst_id:inst5\|op1_o\[9\] " "LATCH primitive \"inst_id:inst5\|op1_o\[9\]\" is permanently enabled" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651376780381 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "inst_id:inst5\|op1_o\[10\] " "LATCH primitive \"inst_id:inst5\|op1_o\[10\]\" is permanently enabled" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651376780381 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "inst_id:inst5\|op1_o\[11\] " "LATCH primitive \"inst_id:inst5\|op1_o\[11\]\" is permanently enabled" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651376780381 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "inst_id:inst5\|op1_o\[12\] " "LATCH primitive \"inst_id:inst5\|op1_o\[12\]\" is permanently enabled" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651376780381 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "inst_id:inst5\|op1_o\[13\] " "LATCH primitive \"inst_id:inst5\|op1_o\[13\]\" is permanently enabled" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651376780381 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "inst_id:inst5\|op1_o\[14\] " "LATCH primitive \"inst_id:inst5\|op1_o\[14\]\" is permanently enabled" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651376780381 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "inst_id:inst5\|op1_o\[15\] " "LATCH primitive \"inst_id:inst5\|op1_o\[15\]\" is permanently enabled" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651376780381 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "inst_id:inst5\|op1_o\[16\] " "LATCH primitive \"inst_id:inst5\|op1_o\[16\]\" is permanently enabled" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651376780381 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "inst_id:inst5\|op1_o\[17\] " "LATCH primitive \"inst_id:inst5\|op1_o\[17\]\" is permanently enabled" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651376780381 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "inst_id:inst5\|op1_o\[18\] " "LATCH primitive \"inst_id:inst5\|op1_o\[18\]\" is permanently enabled" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651376780381 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "inst_id:inst5\|op1_o\[19\] " "LATCH primitive \"inst_id:inst5\|op1_o\[19\]\" is permanently enabled" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651376780381 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "inst_id:inst5\|op1_o\[20\] " "LATCH primitive \"inst_id:inst5\|op1_o\[20\]\" is permanently enabled" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651376780381 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "inst_id:inst5\|op1_o\[21\] " "LATCH primitive \"inst_id:inst5\|op1_o\[21\]\" is permanently enabled" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651376780381 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "inst_id:inst5\|op1_o\[22\] " "LATCH primitive \"inst_id:inst5\|op1_o\[22\]\" is permanently enabled" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651376780381 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "inst_id:inst5\|op1_o\[23\] " "LATCH primitive \"inst_id:inst5\|op1_o\[23\]\" is permanently enabled" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651376780381 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "inst_id:inst5\|op1_o\[24\] " "LATCH primitive \"inst_id:inst5\|op1_o\[24\]\" is permanently enabled" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651376780381 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "inst_id:inst5\|op1_o\[25\] " "LATCH primitive \"inst_id:inst5\|op1_o\[25\]\" is permanently enabled" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651376780381 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "inst_id:inst5\|op1_o\[26\] " "LATCH primitive \"inst_id:inst5\|op1_o\[26\]\" is permanently enabled" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651376780381 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "inst_id:inst5\|op1_o\[27\] " "LATCH primitive \"inst_id:inst5\|op1_o\[27\]\" is permanently enabled" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651376780381 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "inst_id:inst5\|op1_o\[28\] " "LATCH primitive \"inst_id:inst5\|op1_o\[28\]\" is permanently enabled" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651376780381 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "inst_id:inst5\|op1_o\[29\] " "LATCH primitive \"inst_id:inst5\|op1_o\[29\]\" is permanently enabled" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651376780381 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "inst_id:inst5\|op1_o\[30\] " "LATCH primitive \"inst_id:inst5\|op1_o\[30\]\" is permanently enabled" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651376780381 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "inst_id:inst5\|op1_o\[31\] " "LATCH primitive \"inst_id:inst5\|op1_o\[31\]\" is permanently enabled" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651376780381 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "inst_id:inst5\|rs2_addr_o\[0\] " "LATCH primitive \"inst_id:inst5\|rs2_addr_o\[0\]\" is permanently enabled" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651376780381 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "inst_id:inst5\|rs2_addr_o\[1\] " "LATCH primitive \"inst_id:inst5\|rs2_addr_o\[1\]\" is permanently enabled" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651376780381 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "inst_id:inst5\|rs2_addr_o\[2\] " "LATCH primitive \"inst_id:inst5\|rs2_addr_o\[2\]\" is permanently enabled" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651376780382 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "inst_id:inst5\|rs2_addr_o\[3\] " "LATCH primitive \"inst_id:inst5\|rs2_addr_o\[3\]\" is permanently enabled" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651376780382 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "inst_id:inst5\|rs2_addr_o\[4\] " "LATCH primitive \"inst_id:inst5\|rs2_addr_o\[4\]\" is permanently enabled" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651376780382 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "inst_id:inst5\|rs1_addr_o\[0\] " "LATCH primitive \"inst_id:inst5\|rs1_addr_o\[0\]\" is permanently enabled" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651376780382 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "inst_id:inst5\|rs1_addr_o\[1\] " "LATCH primitive \"inst_id:inst5\|rs1_addr_o\[1\]\" is permanently enabled" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651376780382 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "inst_id:inst5\|rs1_addr_o\[2\] " "LATCH primitive \"inst_id:inst5\|rs1_addr_o\[2\]\" is permanently enabled" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651376780382 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "inst_id:inst5\|rs1_addr_o\[3\] " "LATCH primitive \"inst_id:inst5\|rs1_addr_o\[3\]\" is permanently enabled" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651376780382 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "inst_id:inst5\|rs1_addr_o\[4\] " "LATCH primitive \"inst_id:inst5\|rs1_addr_o\[4\]\" is permanently enabled" {  } { { "inst_id.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/inst_id.v" 33 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651376780382 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ex:inst9\|jump_addr_o\[15\] " "LATCH primitive \"ex:inst9\|jump_addr_o\[15\]\" is permanently enabled" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651376780384 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ex:inst9\|jump_addr_o\[14\] " "LATCH primitive \"ex:inst9\|jump_addr_o\[14\]\" is permanently enabled" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651376780384 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ex:inst9\|jump_addr_o\[13\] " "LATCH primitive \"ex:inst9\|jump_addr_o\[13\]\" is permanently enabled" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651376780384 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ex:inst9\|jump_addr_o\[12\] " "LATCH primitive \"ex:inst9\|jump_addr_o\[12\]\" is permanently enabled" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651376780384 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ex:inst9\|jump_addr_o\[11\] " "LATCH primitive \"ex:inst9\|jump_addr_o\[11\]\" is permanently enabled" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651376780384 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ex:inst9\|jump_addr_o\[10\] " "LATCH primitive \"ex:inst9\|jump_addr_o\[10\]\" is permanently enabled" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651376780384 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ex:inst9\|jump_addr_o\[9\] " "LATCH primitive \"ex:inst9\|jump_addr_o\[9\]\" is permanently enabled" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651376780384 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ex:inst9\|jump_addr_o\[8\] " "LATCH primitive \"ex:inst9\|jump_addr_o\[8\]\" is permanently enabled" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651376780384 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ex:inst9\|jump_addr_o\[7\] " "LATCH primitive \"ex:inst9\|jump_addr_o\[7\]\" is permanently enabled" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651376780385 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ex:inst9\|jump_addr_o\[6\] " "LATCH primitive \"ex:inst9\|jump_addr_o\[6\]\" is permanently enabled" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651376780385 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ex:inst9\|jump_addr_o\[5\] " "LATCH primitive \"ex:inst9\|jump_addr_o\[5\]\" is permanently enabled" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651376780385 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ex:inst9\|jump_addr_o\[4\] " "LATCH primitive \"ex:inst9\|jump_addr_o\[4\]\" is permanently enabled" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651376780385 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ex:inst9\|jump_addr_o\[3\] " "LATCH primitive \"ex:inst9\|jump_addr_o\[3\]\" is permanently enabled" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651376780385 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ex:inst9\|jump_addr_o\[2\] " "LATCH primitive \"ex:inst9\|jump_addr_o\[2\]\" is permanently enabled" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651376780385 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ex:inst9\|jump_addr_o\[1\] " "LATCH primitive \"ex:inst9\|jump_addr_o\[1\]\" is permanently enabled" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651376780385 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ex:inst9\|jump_addr_o\[0\] " "LATCH primitive \"ex:inst9\|jump_addr_o\[0\]\" is permanently enabled" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651376780385 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ex:inst9\|jump_en_o " "LATCH primitive \"ex:inst9\|jump_en_o\" is permanently enabled" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651376780385 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ex:inst9\|jump_addr_o\[17\] " "LATCH primitive \"ex:inst9\|jump_addr_o\[17\]\" is permanently enabled" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651376780385 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ex:inst9\|jump_addr_o\[18\] " "LATCH primitive \"ex:inst9\|jump_addr_o\[18\]\" is permanently enabled" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651376780385 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ex:inst9\|jump_addr_o\[19\] " "LATCH primitive \"ex:inst9\|jump_addr_o\[19\]\" is permanently enabled" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651376780385 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ex:inst9\|jump_addr_o\[20\] " "LATCH primitive \"ex:inst9\|jump_addr_o\[20\]\" is permanently enabled" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651376780385 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ex:inst9\|jump_addr_o\[21\] " "LATCH primitive \"ex:inst9\|jump_addr_o\[21\]\" is permanently enabled" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651376780385 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ex:inst9\|jump_addr_o\[22\] " "LATCH primitive \"ex:inst9\|jump_addr_o\[22\]\" is permanently enabled" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651376780385 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ex:inst9\|jump_addr_o\[23\] " "LATCH primitive \"ex:inst9\|jump_addr_o\[23\]\" is permanently enabled" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651376780385 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ex:inst9\|jump_addr_o\[24\] " "LATCH primitive \"ex:inst9\|jump_addr_o\[24\]\" is permanently enabled" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651376780385 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ex:inst9\|jump_addr_o\[25\] " "LATCH primitive \"ex:inst9\|jump_addr_o\[25\]\" is permanently enabled" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651376780385 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ex:inst9\|jump_addr_o\[26\] " "LATCH primitive \"ex:inst9\|jump_addr_o\[26\]\" is permanently enabled" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651376780385 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ex:inst9\|jump_addr_o\[27\] " "LATCH primitive \"ex:inst9\|jump_addr_o\[27\]\" is permanently enabled" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651376780385 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ex:inst9\|jump_addr_o\[28\] " "LATCH primitive \"ex:inst9\|jump_addr_o\[28\]\" is permanently enabled" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651376780385 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ex:inst9\|jump_addr_o\[29\] " "LATCH primitive \"ex:inst9\|jump_addr_o\[29\]\" is permanently enabled" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651376780385 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ex:inst9\|jump_addr_o\[30\] " "LATCH primitive \"ex:inst9\|jump_addr_o\[30\]\" is permanently enabled" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651376780385 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ex:inst9\|jump_addr_o\[31\] " "LATCH primitive \"ex:inst9\|jump_addr_o\[31\]\" is permanently enabled" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651376780385 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ex:inst9\|jump_addr_o\[16\] " "LATCH primitive \"ex:inst9\|jump_addr_o\[16\]\" is permanently enabled" {  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651376780385 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ex:inst9\|rd_data_o\[0\] " "Latch ex:inst9\|rd_data_o\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_reg:inst2\|curr_pc\[5\] " "Ports D and ENA on the latch are fed by the same signal pc_reg:inst2\|curr_pc\[5\]" {  } { { "pc_reg.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/pc_reg.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651376780611 ""}  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651376780611 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ex:inst9\|rd_write_en " "Latch ex:inst9\|rd_write_en has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_reg:inst2\|curr_pc\[5\] " "Ports D and ENA on the latch are fed by the same signal pc_reg:inst2\|curr_pc\[5\]" {  } { { "pc_reg.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/pc_reg.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651376780611 ""}  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651376780611 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ex:inst9\|rd_addr_o\[1\] " "Latch ex:inst9\|rd_addr_o\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_reg:inst2\|curr_pc\[5\] " "Ports D and ENA on the latch are fed by the same signal pc_reg:inst2\|curr_pc\[5\]" {  } { { "pc_reg.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/pc_reg.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651376780611 ""}  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651376780611 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ex:inst9\|rd_addr_o\[3\] " "Latch ex:inst9\|rd_addr_o\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_reg:inst2\|curr_pc\[9\] " "Ports D and ENA on the latch are fed by the same signal pc_reg:inst2\|curr_pc\[9\]" {  } { { "pc_reg.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/pc_reg.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651376780611 ""}  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651376780611 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ex:inst9\|rd_addr_o\[0\] " "Latch ex:inst9\|rd_addr_o\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_reg:inst2\|curr_pc\[5\] " "Ports D and ENA on the latch are fed by the same signal pc_reg:inst2\|curr_pc\[5\]" {  } { { "pc_reg.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/pc_reg.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651376780611 ""}  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651376780611 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ex:inst9\|rd_addr_o\[2\] " "Latch ex:inst9\|rd_addr_o\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_reg:inst2\|curr_pc\[9\] " "Ports D and ENA on the latch are fed by the same signal pc_reg:inst2\|curr_pc\[9\]" {  } { { "pc_reg.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/pc_reg.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651376780611 ""}  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651376780611 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ex:inst9\|rd_data_o\[1\] " "Latch ex:inst9\|rd_data_o\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_reg:inst2\|curr_pc\[5\] " "Ports D and ENA on the latch are fed by the same signal pc_reg:inst2\|curr_pc\[5\]" {  } { { "pc_reg.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/pc_reg.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651376780611 ""}  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651376780611 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ex:inst9\|rd_data_o\[2\] " "Latch ex:inst9\|rd_data_o\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_reg:inst2\|curr_pc\[5\] " "Ports D and ENA on the latch are fed by the same signal pc_reg:inst2\|curr_pc\[5\]" {  } { { "pc_reg.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/pc_reg.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651376780611 ""}  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651376780611 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ex:inst9\|rd_data_o\[3\] " "Latch ex:inst9\|rd_data_o\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_reg:inst2\|curr_pc\[5\] " "Ports D and ENA on the latch are fed by the same signal pc_reg:inst2\|curr_pc\[5\]" {  } { { "pc_reg.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/pc_reg.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651376780611 ""}  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651376780611 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ex:inst9\|rd_data_o\[4\] " "Latch ex:inst9\|rd_data_o\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_reg:inst2\|curr_pc\[5\] " "Ports D and ENA on the latch are fed by the same signal pc_reg:inst2\|curr_pc\[5\]" {  } { { "pc_reg.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/pc_reg.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651376780611 ""}  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651376780611 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ex:inst9\|rd_data_o\[5\] " "Latch ex:inst9\|rd_data_o\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_reg:inst2\|curr_pc\[5\] " "Ports D and ENA on the latch are fed by the same signal pc_reg:inst2\|curr_pc\[5\]" {  } { { "pc_reg.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/pc_reg.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651376780611 ""}  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651376780611 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ex:inst9\|rd_data_o\[6\] " "Latch ex:inst9\|rd_data_o\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_reg:inst2\|curr_pc\[5\] " "Ports D and ENA on the latch are fed by the same signal pc_reg:inst2\|curr_pc\[5\]" {  } { { "pc_reg.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/pc_reg.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651376780611 ""}  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651376780611 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ex:inst9\|rd_data_o\[7\] " "Latch ex:inst9\|rd_data_o\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_reg:inst2\|curr_pc\[5\] " "Ports D and ENA on the latch are fed by the same signal pc_reg:inst2\|curr_pc\[5\]" {  } { { "pc_reg.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/pc_reg.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651376780611 ""}  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651376780611 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ex:inst9\|rd_data_o\[8\] " "Latch ex:inst9\|rd_data_o\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_reg:inst2\|curr_pc\[5\] " "Ports D and ENA on the latch are fed by the same signal pc_reg:inst2\|curr_pc\[5\]" {  } { { "pc_reg.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/pc_reg.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651376780611 ""}  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651376780611 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ex:inst9\|rd_data_o\[9\] " "Latch ex:inst9\|rd_data_o\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_reg:inst2\|curr_pc\[5\] " "Ports D and ENA on the latch are fed by the same signal pc_reg:inst2\|curr_pc\[5\]" {  } { { "pc_reg.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/pc_reg.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651376780611 ""}  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651376780611 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ex:inst9\|rd_data_o\[10\] " "Latch ex:inst9\|rd_data_o\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_reg:inst2\|curr_pc\[5\] " "Ports D and ENA on the latch are fed by the same signal pc_reg:inst2\|curr_pc\[5\]" {  } { { "pc_reg.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/pc_reg.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651376780612 ""}  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651376780612 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ex:inst9\|rd_data_o\[11\] " "Latch ex:inst9\|rd_data_o\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_reg:inst2\|curr_pc\[5\] " "Ports D and ENA on the latch are fed by the same signal pc_reg:inst2\|curr_pc\[5\]" {  } { { "pc_reg.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/pc_reg.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651376780612 ""}  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651376780612 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ex:inst9\|rd_data_o\[12\] " "Latch ex:inst9\|rd_data_o\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_reg:inst2\|curr_pc\[5\] " "Ports D and ENA on the latch are fed by the same signal pc_reg:inst2\|curr_pc\[5\]" {  } { { "pc_reg.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/pc_reg.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651376780612 ""}  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651376780612 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ex:inst9\|rd_data_o\[13\] " "Latch ex:inst9\|rd_data_o\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_reg:inst2\|curr_pc\[5\] " "Ports D and ENA on the latch are fed by the same signal pc_reg:inst2\|curr_pc\[5\]" {  } { { "pc_reg.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/pc_reg.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651376780612 ""}  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651376780612 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ex:inst9\|rd_data_o\[14\] " "Latch ex:inst9\|rd_data_o\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_reg:inst2\|curr_pc\[5\] " "Ports D and ENA on the latch are fed by the same signal pc_reg:inst2\|curr_pc\[5\]" {  } { { "pc_reg.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/pc_reg.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651376780612 ""}  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651376780612 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ex:inst9\|rd_data_o\[15\] " "Latch ex:inst9\|rd_data_o\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_reg:inst2\|curr_pc\[5\] " "Ports D and ENA on the latch are fed by the same signal pc_reg:inst2\|curr_pc\[5\]" {  } { { "pc_reg.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/pc_reg.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651376780612 ""}  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651376780612 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ex:inst9\|rd_data_o\[16\] " "Latch ex:inst9\|rd_data_o\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_reg:inst2\|curr_pc\[5\] " "Ports D and ENA on the latch are fed by the same signal pc_reg:inst2\|curr_pc\[5\]" {  } { { "pc_reg.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/pc_reg.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651376780612 ""}  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651376780612 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ex:inst9\|rd_data_o\[17\] " "Latch ex:inst9\|rd_data_o\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_reg:inst2\|curr_pc\[5\] " "Ports D and ENA on the latch are fed by the same signal pc_reg:inst2\|curr_pc\[5\]" {  } { { "pc_reg.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/pc_reg.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651376780612 ""}  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651376780612 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ex:inst9\|rd_data_o\[18\] " "Latch ex:inst9\|rd_data_o\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_reg:inst2\|curr_pc\[5\] " "Ports D and ENA on the latch are fed by the same signal pc_reg:inst2\|curr_pc\[5\]" {  } { { "pc_reg.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/pc_reg.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651376780612 ""}  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651376780612 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ex:inst9\|rd_data_o\[19\] " "Latch ex:inst9\|rd_data_o\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_reg:inst2\|curr_pc\[5\] " "Ports D and ENA on the latch are fed by the same signal pc_reg:inst2\|curr_pc\[5\]" {  } { { "pc_reg.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/pc_reg.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651376780612 ""}  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651376780612 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ex:inst9\|rd_data_o\[20\] " "Latch ex:inst9\|rd_data_o\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_reg:inst2\|curr_pc\[5\] " "Ports D and ENA on the latch are fed by the same signal pc_reg:inst2\|curr_pc\[5\]" {  } { { "pc_reg.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/pc_reg.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651376780612 ""}  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651376780612 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ex:inst9\|rd_data_o\[21\] " "Latch ex:inst9\|rd_data_o\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_reg:inst2\|curr_pc\[5\] " "Ports D and ENA on the latch are fed by the same signal pc_reg:inst2\|curr_pc\[5\]" {  } { { "pc_reg.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/pc_reg.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651376780612 ""}  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651376780612 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ex:inst9\|rd_data_o\[22\] " "Latch ex:inst9\|rd_data_o\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_reg:inst2\|curr_pc\[5\] " "Ports D and ENA on the latch are fed by the same signal pc_reg:inst2\|curr_pc\[5\]" {  } { { "pc_reg.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/pc_reg.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651376780612 ""}  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651376780612 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ex:inst9\|rd_data_o\[23\] " "Latch ex:inst9\|rd_data_o\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_reg:inst2\|curr_pc\[5\] " "Ports D and ENA on the latch are fed by the same signal pc_reg:inst2\|curr_pc\[5\]" {  } { { "pc_reg.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/pc_reg.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651376780612 ""}  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651376780612 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ex:inst9\|rd_data_o\[24\] " "Latch ex:inst9\|rd_data_o\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_reg:inst2\|curr_pc\[5\] " "Ports D and ENA on the latch are fed by the same signal pc_reg:inst2\|curr_pc\[5\]" {  } { { "pc_reg.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/pc_reg.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651376780612 ""}  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651376780612 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ex:inst9\|rd_data_o\[25\] " "Latch ex:inst9\|rd_data_o\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_reg:inst2\|curr_pc\[5\] " "Ports D and ENA on the latch are fed by the same signal pc_reg:inst2\|curr_pc\[5\]" {  } { { "pc_reg.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/pc_reg.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651376780612 ""}  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651376780612 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ex:inst9\|rd_data_o\[26\] " "Latch ex:inst9\|rd_data_o\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_reg:inst2\|curr_pc\[5\] " "Ports D and ENA on the latch are fed by the same signal pc_reg:inst2\|curr_pc\[5\]" {  } { { "pc_reg.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/pc_reg.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651376780612 ""}  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651376780612 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ex:inst9\|rd_data_o\[27\] " "Latch ex:inst9\|rd_data_o\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_reg:inst2\|curr_pc\[5\] " "Ports D and ENA on the latch are fed by the same signal pc_reg:inst2\|curr_pc\[5\]" {  } { { "pc_reg.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/pc_reg.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651376780612 ""}  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651376780612 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ex:inst9\|rd_data_o\[28\] " "Latch ex:inst9\|rd_data_o\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_reg:inst2\|curr_pc\[5\] " "Ports D and ENA on the latch are fed by the same signal pc_reg:inst2\|curr_pc\[5\]" {  } { { "pc_reg.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/pc_reg.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651376780612 ""}  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651376780612 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ex:inst9\|rd_data_o\[29\] " "Latch ex:inst9\|rd_data_o\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_reg:inst2\|curr_pc\[5\] " "Ports D and ENA on the latch are fed by the same signal pc_reg:inst2\|curr_pc\[5\]" {  } { { "pc_reg.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/pc_reg.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651376780612 ""}  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651376780612 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ex:inst9\|rd_data_o\[30\] " "Latch ex:inst9\|rd_data_o\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_reg:inst2\|curr_pc\[5\] " "Ports D and ENA on the latch are fed by the same signal pc_reg:inst2\|curr_pc\[5\]" {  } { { "pc_reg.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/pc_reg.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651376780613 ""}  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651376780613 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ex:inst9\|rd_data_o\[31\] " "Latch ex:inst9\|rd_data_o\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc_reg:inst2\|curr_pc\[5\] " "Ports D and ENA on the latch are fed by the same signal pc_reg:inst2\|curr_pc\[5\]" {  } { { "pc_reg.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/pc_reg.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651376780613 ""}  } { { "ex.v" "" { Text "D:/intelFPGA_lite/17.1/MCU/RISC/ex.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651376780613 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ins_o\[31\] GND " "Pin \"ins_o\[31\]\" is stuck at GND" {  } { { "RISC.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/RISC/RISC.bdf" { { 344 1320 1496 360 "ins_o\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651376780736 "|RISC|ins_o[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ins_o\[30\] GND " "Pin \"ins_o\[30\]\" is stuck at GND" {  } { { "RISC.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/RISC/RISC.bdf" { { 344 1320 1496 360 "ins_o\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651376780736 "|RISC|ins_o[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ins_o\[29\] GND " "Pin \"ins_o\[29\]\" is stuck at GND" {  } { { "RISC.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/RISC/RISC.bdf" { { 344 1320 1496 360 "ins_o\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651376780736 "|RISC|ins_o[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ins_o\[28\] GND " "Pin \"ins_o\[28\]\" is stuck at GND" {  } { { "RISC.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/RISC/RISC.bdf" { { 344 1320 1496 360 "ins_o\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651376780736 "|RISC|ins_o[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ins_o\[27\] GND " "Pin \"ins_o\[27\]\" is stuck at GND" {  } { { "RISC.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/RISC/RISC.bdf" { { 344 1320 1496 360 "ins_o\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651376780736 "|RISC|ins_o[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ins_o\[26\] GND " "Pin \"ins_o\[26\]\" is stuck at GND" {  } { { "RISC.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/RISC/RISC.bdf" { { 344 1320 1496 360 "ins_o\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651376780736 "|RISC|ins_o[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ins_o\[25\] GND " "Pin \"ins_o\[25\]\" is stuck at GND" {  } { { "RISC.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/RISC/RISC.bdf" { { 344 1320 1496 360 "ins_o\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651376780736 "|RISC|ins_o[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ins_o\[24\] GND " "Pin \"ins_o\[24\]\" is stuck at GND" {  } { { "RISC.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/RISC/RISC.bdf" { { 344 1320 1496 360 "ins_o\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651376780736 "|RISC|ins_o[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ins_o\[19\] GND " "Pin \"ins_o\[19\]\" is stuck at GND" {  } { { "RISC.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/RISC/RISC.bdf" { { 344 1320 1496 360 "ins_o\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651376780736 "|RISC|ins_o[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ins_o\[18\] GND " "Pin \"ins_o\[18\]\" is stuck at GND" {  } { { "RISC.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/RISC/RISC.bdf" { { 344 1320 1496 360 "ins_o\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651376780736 "|RISC|ins_o[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ins_o\[16\] GND " "Pin \"ins_o\[16\]\" is stuck at GND" {  } { { "RISC.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/RISC/RISC.bdf" { { 344 1320 1496 360 "ins_o\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651376780736 "|RISC|ins_o[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ins_o\[14\] GND " "Pin \"ins_o\[14\]\" is stuck at GND" {  } { { "RISC.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/RISC/RISC.bdf" { { 344 1320 1496 360 "ins_o\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651376780736 "|RISC|ins_o[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ins_o\[13\] GND " "Pin \"ins_o\[13\]\" is stuck at GND" {  } { { "RISC.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/RISC/RISC.bdf" { { 344 1320 1496 360 "ins_o\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651376780736 "|RISC|ins_o[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ins_o\[11\] GND " "Pin \"ins_o\[11\]\" is stuck at GND" {  } { { "RISC.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/RISC/RISC.bdf" { { 344 1320 1496 360 "ins_o\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651376780736 "|RISC|ins_o[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ins_o\[3\] GND " "Pin \"ins_o\[3\]\" is stuck at GND" {  } { { "RISC.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/RISC/RISC.bdf" { { 344 1320 1496 360 "ins_o\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651376780736 "|RISC|ins_o[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ins_o\[2\] GND " "Pin \"ins_o\[2\]\" is stuck at GND" {  } { { "RISC.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/RISC/RISC.bdf" { { 344 1320 1496 360 "ins_o\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651376780736 "|RISC|ins_o[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "jump_addr_out\[0\] GND " "Pin \"jump_addr_out\[0\]\" is stuck at GND" {  } { { "RISC.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/RISC/RISC.bdf" { { 240 1544 1743 256 "jump_addr_out\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651376780736 "|RISC|jump_addr_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[0\] GND " "Pin \"pc\[0\]\" is stuck at GND" {  } { { "RISC.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/RISC/RISC.bdf" { { 432 1056 1232 448 "pc\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651376780736 "|RISC|pc[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_addr_o\[4\] GND " "Pin \"rd_addr_o\[4\]\" is stuck at GND" {  } { { "RISC.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/RISC/RISC.bdf" { { 536 856 1032 552 "rd_addr_o\[4..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651376780736 "|RISC|rd_addr_o[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rs1_addr_o\[4\] GND " "Pin \"rs1_addr_o\[4\]\" is stuck at GND" {  } { { "RISC.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/RISC/RISC.bdf" { { 504 856 1032 520 "rs1_addr_o\[4..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651376780736 "|RISC|rs1_addr_o[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rs1_addr_o\[3\] GND " "Pin \"rs1_addr_o\[3\]\" is stuck at GND" {  } { { "RISC.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/RISC/RISC.bdf" { { 504 856 1032 520 "rs1_addr_o\[4..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651376780736 "|RISC|rs1_addr_o[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rs1_addr_o\[1\] GND " "Pin \"rs1_addr_o\[1\]\" is stuck at GND" {  } { { "RISC.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/RISC/RISC.bdf" { { 504 856 1032 520 "rs1_addr_o\[4..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651376780736 "|RISC|rs1_addr_o[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rs2_addr_o\[4\] GND " "Pin \"rs2_addr_o\[4\]\" is stuck at GND" {  } { { "RISC.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/RISC/RISC.bdf" { { 520 856 1032 536 "rs2_addr_o\[4..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651376780736 "|RISC|rs2_addr_o[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rs2_addr_o\[3\] GND " "Pin \"rs2_addr_o\[3\]\" is stuck at GND" {  } { { "RISC.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/RISC/RISC.bdf" { { 520 856 1032 536 "rs2_addr_o\[4..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651376780736 "|RISC|rs2_addr_o[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rs2_addr_o\[0\] GND " "Pin \"rs2_addr_o\[0\]\" is stuck at GND" {  } { { "RISC.bdf" "" { Schematic "D:/intelFPGA_lite/17.1/MCU/RISC/RISC.bdf" { { 520 856 1032 536 "rs2_addr_o\[4..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651376780736 "|RISC|rs2_addr_o[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1651376780736 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1651376780803 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "352 " "352 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651376781172 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1651376781312 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651376781312 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "689 " "Implemented 689 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1651376781361 ""} { "Info" "ICUT_CUT_TM_OPINS" "209 " "Implemented 209 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1651376781361 ""} { "Info" "ICUT_CUT_TM_LCELLS" "477 " "Implemented 477 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1651376781361 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1651376781361 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 241 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 241 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4873 " "Peak virtual memory: 4873 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651376781377 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 01 11:46:21 2022 " "Processing ended: Sun May 01 11:46:21 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651376781377 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651376781377 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651376781377 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651376781377 ""}
