<stg><name>gau</name>


<trans_list>

<trans id="184" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4613" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="210" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4613" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4512" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="213" from="5" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4512" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="12" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="13" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="14" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_0

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %data, void @empty_3, i32, i32, void @empty, i32, i32, void @empty, void @empty, void @empty, i32, i32, i32, i32, void @empty, void @empty

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %data

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_r, void @empty_3, i32, i32, void @empty, i32, i32, void @empty, void @empty, void @empty, i32, i32, i32, i32, void @empty, void @empty

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %out_r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="24" op_0_bw="64">
<![CDATA[
:5 %line_buf = alloca i64

]]></Node>
<StgValue><ssdm name="line_buf"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
:6 %br_ln20 = br void %memset.loop21

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
memset.loop21:0 %empty = phi i10, void, i10 %empty_19, void %memset.loop21.split

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
memset.loop21:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
memset.loop21:2 %exitcond4613 = icmp_eq  i10 %empty, i10

]]></Node>
<StgValue><ssdm name="exitcond4613"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memset.loop21:3 %empty_18 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
memset.loop21:4 %empty_19 = add i10 %empty, i10

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memset.loop21:5 %br_ln0 = br i1 %exitcond4613, void %memset.loop21.split, void %memset.loop.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4613" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="10">
<![CDATA[
memset.loop21.split:0 %empty_20 = trunc i10 %empty

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4613" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="2" op_0_bw="2" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
memset.loop21.split:3 %tmp_2 = partselect i2 @_ssdm_op_PartSelect.i2.i10.i32.i32, i10 %empty, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4613" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
memset.loop21.split:4 %tmp_3 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %tmp_2, i3

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4613" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
memset.loop21.split:5 %empty_21 = or i5 %tmp_3, i5

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4613" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
memset.loop21.split:6 %empty_22 = icmp_ugt  i5 %tmp_3, i5 %empty_21

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4613" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
memset.loop21.split:7 %empty_23 = select i1 %empty_22, i5 %tmp_3, i5 %empty_21

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4613" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
memset.loop21.split:9 %empty_25 = sub i5, i5 %empty_23

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4613" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="8">
<![CDATA[
memset.loop21.split:1 %p_cast11 = zext i8 %empty_20

]]></Node>
<StgValue><ssdm name="p_cast11"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4613" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop21.split:2 %line_buf_addr = getelementptr i24 %line_buf, i64, i64 %p_cast11

]]></Node>
<StgValue><ssdm name="line_buf_addr"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4613" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
memset.loop21.split:8 %empty_24 = select i1 %empty_22, i5 %empty_21, i5 %tmp_3

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4613" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="24" op_0_bw="5">
<![CDATA[
memset.loop21.split:10 %empty_26 = zext i5 %empty_24

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4613" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="24" op_0_bw="5">
<![CDATA[
memset.loop21.split:11 %empty_27 = zext i5 %empty_25

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4613" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
memset.loop21.split:12 %empty_28 = select i1 %empty_22, i24, i24

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4613" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
memset.loop21.split:13 %empty_29 = shl i24, i24 %empty_26

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4613" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
memset.loop21.split:14 %empty_30 = lshr i24, i24 %empty_27

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4613" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
memset.loop21.split:15 %p_demorgan = and i24 %empty_29, i24 %empty_30

]]></Node>
<StgValue><ssdm name="p_demorgan"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4613" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
memset.loop21.split:16 %empty_31 = and i24 %empty_28, i24 %p_demorgan

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4613" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
memset.loop21.split:17 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4613" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="3" op_0_bw="2">
<![CDATA[
memset.loop21.split:18 %empty_32 = zext i2 %tmp_2

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4613" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
memset.loop21.split:19 %mask = shl i3, i3 %empty_32

]]></Node>
<StgValue><ssdm name="mask"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4613" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="24" op_3_bw="3">
<![CDATA[
memset.loop21.split:20 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i8 %line_buf_addr, i24 %empty_31, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4613" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
memset.loop21.split:21 %br_ln0 = br void %memset.loop21

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="32">
<![CDATA[
memset.loop.preheader:0 %window_buf_0_1_0 = alloca i32

]]></Node>
<StgValue><ssdm name="window_buf_0_1_0"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="32">
<![CDATA[
memset.loop.preheader:1 %window_buf_0_2_0 = alloca i32

]]></Node>
<StgValue><ssdm name="window_buf_0_2_0"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="32">
<![CDATA[
memset.loop.preheader:2 %window_buf_1_1_0 = alloca i32

]]></Node>
<StgValue><ssdm name="window_buf_1_1_0"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="32">
<![CDATA[
memset.loop.preheader:3 %window_buf_1_2_0 = alloca i32

]]></Node>
<StgValue><ssdm name="window_buf_1_2_0"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="32">
<![CDATA[
memset.loop.preheader:4 %window_buf_2_1_0 = alloca i32

]]></Node>
<StgValue><ssdm name="window_buf_2_1_0"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="32">
<![CDATA[
memset.loop.preheader:5 %window_buf_2_2_0 = alloca i32

]]></Node>
<StgValue><ssdm name="window_buf_2_2_0"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
memset.loop.preheader:6 %br_ln0 = br void %memset.loop

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="57" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
memset.loop:0 %empty_33 = phi i4 %empty_35, void %memset.loop.split50, i4, void %memset.loop.preheader

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
memset.loop:1 %phi_mul = phi i8 %next_mul, void %memset.loop.split50, i8, void %memset.loop.preheader

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
memset.loop:2 %phi_urem = phi i4 %idx_urem, void %memset.loop.split50, i4, void %memset.loop.preheader

]]></Node>
<StgValue><ssdm name="phi_urem"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="8">
<![CDATA[
memset.loop:3 %window_buf_0_1_0_load = load i8 %window_buf_0_1_0

]]></Node>
<StgValue><ssdm name="window_buf_0_1_0_load"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="8">
<![CDATA[
memset.loop:4 %window_buf_0_2_0_load = load i8 %window_buf_0_2_0

]]></Node>
<StgValue><ssdm name="window_buf_0_2_0_load"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8">
<![CDATA[
memset.loop:5 %window_buf_1_1_0_load = load i8 %window_buf_1_1_0

]]></Node>
<StgValue><ssdm name="window_buf_1_1_0_load"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="8">
<![CDATA[
memset.loop:6 %window_buf_1_2_0_load = load i8 %window_buf_1_2_0

]]></Node>
<StgValue><ssdm name="window_buf_1_2_0_load"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="8">
<![CDATA[
memset.loop:7 %window_buf_2_1_0_load = load i8 %window_buf_2_1_0

]]></Node>
<StgValue><ssdm name="window_buf_2_1_0_load"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="8">
<![CDATA[
memset.loop:8 %window_buf_2_2_0_load = load i8 %window_buf_2_2_0

]]></Node>
<StgValue><ssdm name="window_buf_2_2_0_load"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
memset.loop:9 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
memset.loop:10 %exitcond4512 = icmp_eq  i4 %empty_33, i4

]]></Node>
<StgValue><ssdm name="exitcond4512"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memset.loop:11 %empty_34 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
memset.loop:12 %empty_35 = add i4 %empty_33, i4

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memset.loop:13 %br_ln0 = br i1 %exitcond4512, void %memset.loop.split, void %split.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4512" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
memset.loop.split:0 %next_mul = add i8, i8 %phi_mul

]]></Node>
<StgValue><ssdm name="next_mul"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4512" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
memset.loop.split:1 %p_t = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %phi_mul, i32, i32

]]></Node>
<StgValue><ssdm name="p_t"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4512" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="2" op_0_bw="4">
<![CDATA[
memset.loop.split:2 %empty_36 = trunc i4 %phi_urem

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4512" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
memset.loop.split:3 %switch_ln0 = switch i2 %p_t, void %branch2, i2, void %branch0, i2, void %branch1

]]></Node>
<StgValue><ssdm name="switch_ln0"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4512" val="0"/>
<literal name="p_t" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
branch1:0 %switch_ln0 = switch i2 %empty_36, void %branch8, i2, void %memset.loop.split50, i2, void %branch7

]]></Node>
<StgValue><ssdm name="switch_ln0"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4512" val="0"/>
<literal name="p_t" val="1"/>
<literal name="empty_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch7:0 %store_ln0 = store i8, i8 %window_buf_1_1_0, i8 %window_buf_1_1_0_load

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4512" val="0"/>
<literal name="p_t" val="1"/>
<literal name="empty_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
branch7:1 %br_ln0 = br void %memset.loop.split50

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4512" val="0"/>
<literal name="p_t" val="1"/>
<literal name="empty_36" val="!0"/>
<literal name="empty_36" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch8:0 %store_ln0 = store i8, i8 %window_buf_1_2_0, i8 %window_buf_1_2_0_load

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4512" val="0"/>
<literal name="p_t" val="1"/>
<literal name="empty_36" val="!0"/>
<literal name="empty_36" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
branch8:1 %br_ln0 = br void %memset.loop.split50

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4512" val="0"/>
<literal name="p_t" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
branch0:0 %switch_ln0 = switch i2 %empty_36, void %branch5, i2, void %memset.loop.split50, i2, void %branch4

]]></Node>
<StgValue><ssdm name="switch_ln0"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4512" val="0"/>
<literal name="p_t" val="0"/>
<literal name="empty_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch4:0 %store_ln0 = store i8, i8 %window_buf_0_1_0, i8 %window_buf_0_1_0_load

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4512" val="0"/>
<literal name="p_t" val="0"/>
<literal name="empty_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
branch4:1 %br_ln0 = br void %memset.loop.split50

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4512" val="0"/>
<literal name="p_t" val="0"/>
<literal name="empty_36" val="!0"/>
<literal name="empty_36" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch5:0 %store_ln0 = store i8, i8 %window_buf_0_2_0, i8 %window_buf_0_2_0_load

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4512" val="0"/>
<literal name="p_t" val="0"/>
<literal name="empty_36" val="!0"/>
<literal name="empty_36" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
branch5:1 %br_ln0 = br void %memset.loop.split50

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4512" val="0"/>
<literal name="p_t" val="!0"/>
<literal name="p_t" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
branch2:0 %switch_ln0 = switch i2 %empty_36, void %branch11, i2, void %memset.loop.split50, i2, void %branch10

]]></Node>
<StgValue><ssdm name="switch_ln0"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4512" val="0"/>
<literal name="p_t" val="!0"/>
<literal name="p_t" val="!1"/>
<literal name="empty_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch10:0 %store_ln0 = store i8, i8 %window_buf_2_1_0, i8 %window_buf_2_1_0_load

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4512" val="0"/>
<literal name="p_t" val="!0"/>
<literal name="p_t" val="!1"/>
<literal name="empty_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0">
<![CDATA[
branch10:1 %br_ln0 = br void %memset.loop.split50

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4512" val="0"/>
<literal name="p_t" val="!0"/>
<literal name="p_t" val="!1"/>
<literal name="empty_36" val="!0"/>
<literal name="empty_36" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch11:0 %store_ln0 = store i8, i8 %window_buf_2_2_0, i8 %window_buf_2_2_0_load

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4512" val="0"/>
<literal name="p_t" val="!0"/>
<literal name="p_t" val="!1"/>
<literal name="empty_36" val="!0"/>
<literal name="empty_36" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0">
<![CDATA[
branch11:1 %br_ln0 = br void %memset.loop.split50

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4512" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
memset.loop.split50:0 %next_urem = add i4 %phi_urem, i4

]]></Node>
<StgValue><ssdm name="next_urem"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4512" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
memset.loop.split50:1 %empty_37 = icmp_ult  i4 %next_urem, i4

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4512" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
memset.loop.split50:2 %idx_urem = select i1 %empty_37, i4 %next_urem, i4

]]></Node>
<StgValue><ssdm name="idx_urem"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4512" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
memset.loop.split50:3 %br_ln0 = br void %memset.loop

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="94" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="32">
<![CDATA[
split.preheader:0 %window_buf_0_1 = alloca i32

]]></Node>
<StgValue><ssdm name="window_buf_0_1"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="32">
<![CDATA[
split.preheader:1 %window_buf_0_1_1 = alloca i32

]]></Node>
<StgValue><ssdm name="window_buf_0_1_1"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="32">
<![CDATA[
split.preheader:2 %window_buf_1_1 = alloca i32

]]></Node>
<StgValue><ssdm name="window_buf_1_1"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="32">
<![CDATA[
split.preheader:3 %window_buf_1_1_1 = alloca i32

]]></Node>
<StgValue><ssdm name="window_buf_1_1_1"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="32">
<![CDATA[
split.preheader:4 %window_buf_2_1 = alloca i32

]]></Node>
<StgValue><ssdm name="window_buf_2_1"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="32">
<![CDATA[
split.preheader:5 %window_buf_2_1_1 = alloca i32

]]></Node>
<StgValue><ssdm name="window_buf_2_1_1"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
split.preheader:6 %store_ln31 = store i8 %window_buf_2_2_0_load, i8 %window_buf_2_1_1

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
split.preheader:7 %store_ln31 = store i8 %window_buf_2_1_0_load, i8 %window_buf_2_1

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
split.preheader:8 %store_ln31 = store i8 %window_buf_1_2_0_load, i8 %window_buf_1_1_1

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
split.preheader:9 %store_ln31 = store i8 %window_buf_1_1_0_load, i8 %window_buf_1_1

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
split.preheader:10 %store_ln31 = store i8 %window_buf_0_2_0_load, i8 %window_buf_0_1_1

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
split.preheader:11 %store_ln31 = store i8 %window_buf_0_1_0_load, i8 %window_buf_0_1

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
split.preheader:12 %br_ln31 = br void %split

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="107" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
split:0 %yi = phi i9 %add_ln31, void, i9, void %split.preheader

]]></Node>
<StgValue><ssdm name="yi"/></StgValue>
</operation>

<operation id="108" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
split:1 %icmp_ln31 = icmp_eq  i9 %yi, i9

]]></Node>
<StgValue><ssdm name="icmp_ln31"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
split:2 %empty_38 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
split:3 %add_ln31 = add i9 %yi, i9

]]></Node>
<StgValue><ssdm name="add_ln31"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
split:4 %br_ln31 = br i1 %icmp_ln31, void %.split10, void

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split10:0 %specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln31"/></StgValue>
</operation>

<operation id="113" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="9">
<![CDATA[
.split10:1 %empty_39 = trunc i9 %yi

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="114" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split10:2 %tmp_6 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty_39, i8

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="115" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0">
<![CDATA[
.split10:3 %br_ln32 = br void

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>

<operation id="116" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0">
<![CDATA[
:0 %ret_ln73 = ret

]]></Node>
<StgValue><ssdm name="ret_ln73"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="117" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0 %xi = phi i9, void %.split10, i9 %add_ln32, void %.split8

]]></Node>
<StgValue><ssdm name="xi"/></StgValue>
</operation>

<operation id="118" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="9">
<![CDATA[
:4 %zext_ln32 = zext i9 %xi

]]></Node>
<StgValue><ssdm name="zext_ln32"/></StgValue>
</operation>

<operation id="119" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="9">
<![CDATA[
:5 %zext_ln32_1 = zext i9 %xi

]]></Node>
<StgValue><ssdm name="zext_ln32_1"/></StgValue>
</operation>

<operation id="120" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:6 %icmp_ln32 = icmp_eq  i9 %xi, i9

]]></Node>
<StgValue><ssdm name="icmp_ln32"/></StgValue>
</operation>

<operation id="121" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:8 %add_ln32 = add i9 %xi, i9

]]></Node>
<StgValue><ssdm name="add_ln32"/></StgValue>
</operation>

<operation id="122" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9 %br_ln32 = br i1 %icmp_ln32, void %.split8, void

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>

<operation id="123" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:5 %line_buf_addr_1 = getelementptr i24 %line_buf, i64, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="line_buf_addr_1"/></StgValue>
</operation>

<operation id="124" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8:9 %add_ln44 = add i16 %tmp_6, i16 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="add_ln44"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="125" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="24" op_0_bw="8">
<![CDATA[
.split8:6 %line_buf_load = load i8 %line_buf_addr_1

]]></Node>
<StgValue><ssdm name="line_buf_load"/></StgValue>
</operation>

<operation id="126" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="16">
<![CDATA[
.split8:10 %zext_ln44 = zext i16 %add_ln44

]]></Node>
<StgValue><ssdm name="zext_ln44"/></StgValue>
</operation>

<operation id="127" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:11 %data_addr = getelementptr i8 %data, i64, i64 %zext_ln44

]]></Node>
<StgValue><ssdm name="data_addr"/></StgValue>
</operation>

<operation id="128" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="16">
<![CDATA[
.split8:12 %window_buf_2_2 = load i16 %data_addr

]]></Node>
<StgValue><ssdm name="window_buf_2_2"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="129" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="24" op_0_bw="8">
<![CDATA[
.split8:6 %line_buf_load = load i8 %line_buf_addr_1

]]></Node>
<StgValue><ssdm name="line_buf_load"/></StgValue>
</operation>

<operation id="130" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:7 %window_buf_0_2 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %line_buf_load, i32, i32

]]></Node>
<StgValue><ssdm name="window_buf_0_2"/></StgValue>
</operation>

<operation id="131" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:8 %window_buf_1_2 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %line_buf_load, i32, i32

]]></Node>
<StgValue><ssdm name="window_buf_1_2"/></StgValue>
</operation>

<operation id="132" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="16">
<![CDATA[
.split8:12 %window_buf_2_2 = load i16 %data_addr

]]></Node>
<StgValue><ssdm name="window_buf_2_2"/></StgValue>
</operation>

<operation id="133" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:13 %tmp_1 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %line_buf_load, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="134" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:1 %window_buf_0_1_2 = load i8 %window_buf_0_1_1, void %store_ln31

]]></Node>
<StgValue><ssdm name="window_buf_0_1_2"/></StgValue>
</operation>

<operation id="135" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:3 %window_buf_2_1_2 = load i8 %window_buf_2_1_1, void %store_ln31

]]></Node>
<StgValue><ssdm name="window_buf_2_1_2"/></StgValue>
</operation>

<operation id="136" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.split8:0 %window_buf_0_1_load = load i8 %window_buf_0_1, void %store_ln31

]]></Node>
<StgValue><ssdm name="window_buf_0_1_load"/></StgValue>
</operation>

<operation id="137" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.split8:2 %window_buf_2_1_load = load i8 %window_buf_2_1, void %store_ln31

]]></Node>
<StgValue><ssdm name="window_buf_2_1_load"/></StgValue>
</operation>

<operation id="138" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="16">
<![CDATA[
.split8:14 %tmp_5 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i16, i8 %window_buf_2_2, i16 %tmp_1

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="139" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="24" op_3_bw="3" op_4_bw="0">
<![CDATA[
.split8:15 %store_ln44 = store void @_ssdm_op_Write.bram.i24, i8 %line_buf_addr_1, i24 %tmp_5, i3, i24 %line_buf_load

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="140" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="10" op_0_bw="8">
<![CDATA[
.split8:16 %zext_ln62 = zext i8 %window_buf_0_1_load

]]></Node>
<StgValue><ssdm name="zext_ln62"/></StgValue>
</operation>

<operation id="141" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="10" op_0_bw="8">
<![CDATA[
.split8:19 %zext_ln62_2 = zext i8 %window_buf_0_2

]]></Node>
<StgValue><ssdm name="zext_ln62_2"/></StgValue>
</operation>

<operation id="142" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="9" op_0_bw="8">
<![CDATA[
.split8:26 %zext_ln62_6 = zext i8 %window_buf_2_1_load

]]></Node>
<StgValue><ssdm name="zext_ln62_6"/></StgValue>
</operation>

<operation id="143" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.split8:27 %shl_ln62_4 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %window_buf_2_1_2, i1

]]></Node>
<StgValue><ssdm name="shl_ln62_4"/></StgValue>
</operation>

<operation id="144" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="10" op_0_bw="9">
<![CDATA[
.split8:28 %zext_ln62_7 = zext i9 %shl_ln62_4

]]></Node>
<StgValue><ssdm name="zext_ln62_7"/></StgValue>
</operation>

<operation id="145" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="9" op_0_bw="8">
<![CDATA[
.split8:29 %zext_ln62_8 = zext i8 %window_buf_2_2

]]></Node>
<StgValue><ssdm name="zext_ln62_8"/></StgValue>
</operation>

<operation id="146" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split8:35 %add_ln62_3 = add i10 %zext_ln62, i10 %zext_ln62_7

]]></Node>
<StgValue><ssdm name="add_ln62_3"/></StgValue>
</operation>

<operation id="147" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split8:37 %add_ln62_4 = add i9 %zext_ln62_8, i9 %zext_ln62_6

]]></Node>
<StgValue><ssdm name="add_ln62_4"/></StgValue>
</operation>

<operation id="148" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="10" op_0_bw="9">
<![CDATA[
.split8:38 %zext_ln62_12 = zext i9 %add_ln62_4

]]></Node>
<StgValue><ssdm name="zext_ln62_12"/></StgValue>
</operation>

<operation id="149" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split8:39 %add_ln62_5 = add i10 %zext_ln62_2, i10 %zext_ln62_12

]]></Node>
<StgValue><ssdm name="add_ln62_5"/></StgValue>
</operation>

<operation id="150" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:47 %store_ln44 = store i8 %window_buf_2_2, i8 %window_buf_2_1_1, void %store_ln31, i8 %window_buf_2_1_2

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="151" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:48 %store_ln0 = store i8 %window_buf_2_1_2, i8 %window_buf_2_1, i8 %window_buf_2_1_load, void %store_ln31

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="152" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:51 %store_ln40 = store i8 %window_buf_0_2, i8 %window_buf_0_1_1, void %store_ln31, i8 %window_buf_0_1_2

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="153" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:52 %store_ln0 = store i8 %window_buf_0_1_2, i8 %window_buf_0_1, i8 %window_buf_0_1_load, void %store_ln31

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="154" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:2 %window_buf_1_1_2 = load i8 %window_buf_1_1_1, void %store_ln31

]]></Node>
<StgValue><ssdm name="window_buf_1_1_2"/></StgValue>
</operation>

<operation id="155" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:7 %empty_40 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="156" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.split8:1 %window_buf_1_1_load = load i8 %window_buf_1_1, void %store_ln31

]]></Node>
<StgValue><ssdm name="window_buf_1_1_load"/></StgValue>
</operation>

<operation id="157" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.split8:17 %shl_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %window_buf_0_1_2, i1

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="158" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="10" op_0_bw="9">
<![CDATA[
.split8:18 %zext_ln62_1 = zext i9 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln62_1"/></StgValue>
</operation>

<operation id="159" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.split8:20 %shl_ln62_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %window_buf_1_1_load, i1

]]></Node>
<StgValue><ssdm name="shl_ln62_1"/></StgValue>
</operation>

<operation id="160" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="10" op_0_bw="9">
<![CDATA[
.split8:21 %zext_ln62_3 = zext i9 %shl_ln62_1

]]></Node>
<StgValue><ssdm name="zext_ln62_3"/></StgValue>
</operation>

<operation id="161" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
.split8:22 %shl_ln62_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %window_buf_1_1_2, i2

]]></Node>
<StgValue><ssdm name="shl_ln62_2"/></StgValue>
</operation>

<operation id="162" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="11" op_0_bw="10">
<![CDATA[
.split8:23 %zext_ln62_4 = zext i10 %shl_ln62_2

]]></Node>
<StgValue><ssdm name="zext_ln62_4"/></StgValue>
</operation>

<operation id="163" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.split8:24 %shl_ln62_3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %window_buf_1_2, i1

]]></Node>
<StgValue><ssdm name="shl_ln62_3"/></StgValue>
</operation>

<operation id="164" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="11" op_0_bw="9">
<![CDATA[
.split8:25 %zext_ln62_5 = zext i9 %shl_ln62_3

]]></Node>
<StgValue><ssdm name="zext_ln62_5"/></StgValue>
</operation>

<operation id="165" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split8:30 %add_ln62 = add i10 %zext_ln62_3, i10 %zext_ln62_1

]]></Node>
<StgValue><ssdm name="add_ln62"/></StgValue>
</operation>

<operation id="166" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="12" op_0_bw="10">
<![CDATA[
.split8:31 %zext_ln62_9 = zext i10 %add_ln62

]]></Node>
<StgValue><ssdm name="zext_ln62_9"/></StgValue>
</operation>

<operation id="167" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split8:32 %add_ln62_1 = add i11 %zext_ln62_5, i11 %zext_ln62_4

]]></Node>
<StgValue><ssdm name="add_ln62_1"/></StgValue>
</operation>

<operation id="168" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="12" op_0_bw="11">
<![CDATA[
.split8:33 %zext_ln62_10 = zext i11 %add_ln62_1

]]></Node>
<StgValue><ssdm name="zext_ln62_10"/></StgValue>
</operation>

<operation id="169" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split8:34 %add_ln62_2 = add i12 %zext_ln62_9, i12 %zext_ln62_10

]]></Node>
<StgValue><ssdm name="add_ln62_2"/></StgValue>
</operation>

<operation id="170" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="11" op_0_bw="10">
<![CDATA[
.split8:36 %zext_ln62_11 = zext i10 %add_ln62_3

]]></Node>
<StgValue><ssdm name="zext_ln62_11"/></StgValue>
</operation>

<operation id="171" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="11" op_0_bw="10">
<![CDATA[
.split8:40 %zext_ln62_13 = zext i10 %add_ln62_5

]]></Node>
<StgValue><ssdm name="zext_ln62_13"/></StgValue>
</operation>

<operation id="172" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split8:41 %add_ln62_6 = add i11 %zext_ln62_11, i11 %zext_ln62_13

]]></Node>
<StgValue><ssdm name="add_ln62_6"/></StgValue>
</operation>

<operation id="173" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="12" op_0_bw="11">
<![CDATA[
.split8:42 %zext_ln62_14 = zext i11 %add_ln62_6

]]></Node>
<StgValue><ssdm name="zext_ln62_14"/></StgValue>
</operation>

<operation id="174" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split8:43 %add_ln62_7 = add i12 %add_ln62_2, i12 %zext_ln62_14

]]></Node>
<StgValue><ssdm name="add_ln62_7"/></StgValue>
</operation>

<operation id="175" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:44 %trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln62_7, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="176" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:49 %store_ln40 = store i8 %window_buf_1_2, i8 %window_buf_1_1_1, void %store_ln31, i8 %window_buf_1_1_2

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="177" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:50 %store_ln0 = store i8 %window_buf_1_1_2, i8 %window_buf_1_1, i8 %window_buf_1_1_load, void %store_ln31

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="178" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split8:3 %specpipeline_ln32 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty

]]></Node>
<StgValue><ssdm name="specpipeline_ln32"/></StgValue>
</operation>

<operation id="179" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split8:4 %specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1

]]></Node>
<StgValue><ssdm name="specloopname_ln32"/></StgValue>
</operation>

<operation id="180" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:45 %out_addr = getelementptr i8 %out_r, i64, i64 %zext_ln44

]]></Node>
<StgValue><ssdm name="out_addr"/></StgValue>
</operation>

<operation id="181" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="8" op_1_bw="16">
<![CDATA[
.split8:46 %store_ln70 = store i8 %trunc_ln, i16 %out_addr

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="182" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0">
<![CDATA[
.split8:53 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="183" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void %split

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="222" name="data" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="data"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="223" name="out_r" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="out_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="225" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="224" toId="15">
</dataflow>
<dataflow id="227" from="empty_0" to="spectopmodule_ln0" fromId="226" toId="15">
</dataflow>
<dataflow id="229" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="228" toId="16">
</dataflow>
<dataflow id="230" from="data" to="specinterface_ln0" fromId="222" toId="16">
</dataflow>
<dataflow id="232" from="empty_3" to="specinterface_ln0" fromId="231" toId="16">
</dataflow>
<dataflow id="234" from="StgValue_233" to="specinterface_ln0" fromId="233" toId="16">
</dataflow>
<dataflow id="235" from="StgValue_233" to="specinterface_ln0" fromId="233" toId="16">
</dataflow>
<dataflow id="237" from="empty" to="specinterface_ln0" fromId="236" toId="16">
</dataflow>
<dataflow id="239" from="StgValue_238" to="specinterface_ln0" fromId="238" toId="16">
</dataflow>
<dataflow id="240" from="StgValue_233" to="specinterface_ln0" fromId="233" toId="16">
</dataflow>
<dataflow id="241" from="empty" to="specinterface_ln0" fromId="236" toId="16">
</dataflow>
<dataflow id="242" from="empty" to="specinterface_ln0" fromId="236" toId="16">
</dataflow>
<dataflow id="243" from="empty" to="specinterface_ln0" fromId="236" toId="16">
</dataflow>
<dataflow id="244" from="StgValue_233" to="specinterface_ln0" fromId="233" toId="16">
</dataflow>
<dataflow id="245" from="StgValue_233" to="specinterface_ln0" fromId="233" toId="16">
</dataflow>
<dataflow id="246" from="StgValue_233" to="specinterface_ln0" fromId="233" toId="16">
</dataflow>
<dataflow id="247" from="StgValue_233" to="specinterface_ln0" fromId="233" toId="16">
</dataflow>
<dataflow id="248" from="empty" to="specinterface_ln0" fromId="236" toId="16">
</dataflow>
<dataflow id="249" from="empty" to="specinterface_ln0" fromId="236" toId="16">
</dataflow>
<dataflow id="251" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="250" toId="17">
</dataflow>
<dataflow id="252" from="data" to="specbitsmap_ln0" fromId="222" toId="17">
</dataflow>
<dataflow id="253" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="228" toId="18">
</dataflow>
<dataflow id="254" from="out_r" to="specinterface_ln0" fromId="223" toId="18">
</dataflow>
<dataflow id="255" from="empty_3" to="specinterface_ln0" fromId="231" toId="18">
</dataflow>
<dataflow id="256" from="StgValue_233" to="specinterface_ln0" fromId="233" toId="18">
</dataflow>
<dataflow id="257" from="StgValue_233" to="specinterface_ln0" fromId="233" toId="18">
</dataflow>
<dataflow id="258" from="empty" to="specinterface_ln0" fromId="236" toId="18">
</dataflow>
<dataflow id="259" from="StgValue_238" to="specinterface_ln0" fromId="238" toId="18">
</dataflow>
<dataflow id="260" from="StgValue_233" to="specinterface_ln0" fromId="233" toId="18">
</dataflow>
<dataflow id="261" from="empty" to="specinterface_ln0" fromId="236" toId="18">
</dataflow>
<dataflow id="262" from="empty" to="specinterface_ln0" fromId="236" toId="18">
</dataflow>
<dataflow id="263" from="empty" to="specinterface_ln0" fromId="236" toId="18">
</dataflow>
<dataflow id="264" from="StgValue_233" to="specinterface_ln0" fromId="233" toId="18">
</dataflow>
<dataflow id="265" from="StgValue_233" to="specinterface_ln0" fromId="233" toId="18">
</dataflow>
<dataflow id="266" from="StgValue_233" to="specinterface_ln0" fromId="233" toId="18">
</dataflow>
<dataflow id="267" from="StgValue_233" to="specinterface_ln0" fromId="233" toId="18">
</dataflow>
<dataflow id="268" from="empty" to="specinterface_ln0" fromId="236" toId="18">
</dataflow>
<dataflow id="269" from="empty" to="specinterface_ln0" fromId="236" toId="18">
</dataflow>
<dataflow id="270" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="250" toId="19">
</dataflow>
<dataflow id="271" from="out_r" to="specbitsmap_ln0" fromId="223" toId="19">
</dataflow>
<dataflow id="273" from="StgValue_272" to="line_buf" fromId="272" toId="20">
</dataflow>
<dataflow id="275" from="StgValue_274" to="empty" fromId="274" toId="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="276" from="br_ln20" to="empty" fromId="21" toId="22">
</dataflow>
<dataflow id="277" from="empty_19" to="empty" fromId="26" toId="22">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4613" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="278" from="br_ln0" to="empty" fromId="49" toId="22">
<BackEdge/>
</dataflow>
<dataflow id="280" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="279" toId="23">
</dataflow>
<dataflow id="281" from="StgValue_238" to="specpipeline_ln0" fromId="238" toId="23">
</dataflow>
<dataflow id="283" from="StgValue_282" to="specpipeline_ln0" fromId="282" toId="23">
</dataflow>
<dataflow id="284" from="StgValue_282" to="specpipeline_ln0" fromId="282" toId="23">
</dataflow>
<dataflow id="285" from="StgValue_233" to="specpipeline_ln0" fromId="233" toId="23">
</dataflow>
<dataflow id="287" from="p_str" to="specpipeline_ln0" fromId="286" toId="23">
</dataflow>
<dataflow id="288" from="empty" to="exitcond4613" fromId="22" toId="24">
</dataflow>
<dataflow id="290" from="StgValue_289" to="exitcond4613" fromId="289" toId="24">
</dataflow>
<dataflow id="292" from="_ssdm_op_SpecLoopTripCount" to="empty_18" fromId="291" toId="25">
</dataflow>
<dataflow id="294" from="StgValue_293" to="empty_18" fromId="293" toId="25">
</dataflow>
<dataflow id="295" from="StgValue_293" to="empty_18" fromId="293" toId="25">
</dataflow>
<dataflow id="296" from="StgValue_293" to="empty_18" fromId="293" toId="25">
</dataflow>
<dataflow id="297" from="empty" to="empty_19" fromId="22" toId="26">
</dataflow>
<dataflow id="299" from="StgValue_298" to="empty_19" fromId="298" toId="26">
</dataflow>
<dataflow id="300" from="exitcond4613" to="br_ln0" fromId="24" toId="27">
</dataflow>
<dataflow id="301" from="empty" to="empty_20" fromId="22" toId="28">
</dataflow>
<dataflow id="303" from="_ssdm_op_PartSelect.i2.i10.i32.i32" to="tmp_2" fromId="302" toId="29">
</dataflow>
<dataflow id="304" from="empty" to="tmp_2" fromId="22" toId="29">
</dataflow>
<dataflow id="306" from="StgValue_305" to="tmp_2" fromId="305" toId="29">
</dataflow>
<dataflow id="308" from="StgValue_307" to="tmp_2" fromId="307" toId="29">
</dataflow>
<dataflow id="310" from="_ssdm_op_BitConcatenate.i5.i2.i3" to="tmp_3" fromId="309" toId="30">
</dataflow>
<dataflow id="311" from="tmp_2" to="tmp_3" fromId="29" toId="30">
</dataflow>
<dataflow id="313" from="StgValue_312" to="tmp_3" fromId="312" toId="30">
</dataflow>
<dataflow id="314" from="tmp_3" to="empty_21" fromId="30" toId="31">
</dataflow>
<dataflow id="316" from="StgValue_315" to="empty_21" fromId="315" toId="31">
</dataflow>
<dataflow id="317" from="tmp_3" to="empty_22" fromId="30" toId="32">
</dataflow>
<dataflow id="318" from="empty_21" to="empty_22" fromId="31" toId="32">
</dataflow>
<dataflow id="319" from="empty_22" to="empty_23" fromId="32" toId="33">
</dataflow>
<dataflow id="320" from="tmp_3" to="empty_23" fromId="30" toId="33">
</dataflow>
<dataflow id="321" from="empty_21" to="empty_23" fromId="31" toId="33">
</dataflow>
<dataflow id="323" from="StgValue_322" to="empty_25" fromId="322" toId="34">
</dataflow>
<dataflow id="324" from="empty_23" to="empty_25" fromId="33" toId="34">
</dataflow>
<dataflow id="325" from="empty_20" to="p_cast11" fromId="28" toId="35">
</dataflow>
<dataflow id="326" from="line_buf" to="line_buf_addr" fromId="20" toId="36">
</dataflow>
<dataflow id="328" from="StgValue_327" to="line_buf_addr" fromId="327" toId="36">
</dataflow>
<dataflow id="329" from="p_cast11" to="line_buf_addr" fromId="35" toId="36">
</dataflow>
<dataflow id="330" from="empty_22" to="empty_24" fromId="32" toId="37">
</dataflow>
<dataflow id="331" from="empty_21" to="empty_24" fromId="31" toId="37">
</dataflow>
<dataflow id="332" from="tmp_3" to="empty_24" fromId="30" toId="37">
</dataflow>
<dataflow id="333" from="empty_24" to="empty_26" fromId="37" toId="38">
</dataflow>
<dataflow id="334" from="empty_25" to="empty_27" fromId="34" toId="39">
</dataflow>
<dataflow id="335" from="empty_22" to="empty_28" fromId="32" toId="40">
</dataflow>
<dataflow id="337" from="StgValue_336" to="empty_28" fromId="336" toId="40">
</dataflow>
<dataflow id="338" from="StgValue_336" to="empty_28" fromId="336" toId="40">
</dataflow>
<dataflow id="340" from="StgValue_339" to="empty_29" fromId="339" toId="41">
</dataflow>
<dataflow id="341" from="empty_26" to="empty_29" fromId="38" toId="41">
</dataflow>
<dataflow id="342" from="StgValue_339" to="empty_30" fromId="339" toId="42">
</dataflow>
<dataflow id="343" from="empty_27" to="empty_30" fromId="39" toId="42">
</dataflow>
<dataflow id="344" from="empty_29" to="p_demorgan" fromId="41" toId="43">
</dataflow>
<dataflow id="345" from="empty_30" to="p_demorgan" fromId="42" toId="43">
</dataflow>
<dataflow id="346" from="empty_28" to="empty_31" fromId="40" toId="44">
</dataflow>
<dataflow id="347" from="p_demorgan" to="empty_31" fromId="43" toId="44">
</dataflow>
<dataflow id="349" from="_ssdm_op_SpecBRAMWithByteEnable" to="specbramwithbyteenable_ln0" fromId="348" toId="45">
</dataflow>
<dataflow id="350" from="line_buf" to="specbramwithbyteenable_ln0" fromId="20" toId="45">
</dataflow>
<dataflow id="351" from="tmp_2" to="empty_32" fromId="29" toId="46">
</dataflow>
<dataflow id="353" from="StgValue_352" to="mask" fromId="352" toId="47">
</dataflow>
<dataflow id="354" from="empty_32" to="mask" fromId="46" toId="47">
</dataflow>
<dataflow id="356" from="_ssdm_op_Write.bram.i24" to="store_ln0" fromId="355" toId="48">
</dataflow>
<dataflow id="357" from="line_buf_addr" to="store_ln0" fromId="36" toId="48">
</dataflow>
<dataflow id="358" from="empty_31" to="store_ln0" fromId="44" toId="48">
</dataflow>
<dataflow id="359" from="mask" to="store_ln0" fromId="47" toId="48">
</dataflow>
<dataflow id="360" from="StgValue_282" to="window_buf_0_1_0" fromId="282" toId="50">
</dataflow>
<dataflow id="361" from="StgValue_282" to="window_buf_0_2_0" fromId="282" toId="51">
</dataflow>
<dataflow id="362" from="StgValue_282" to="window_buf_1_1_0" fromId="282" toId="52">
</dataflow>
<dataflow id="363" from="StgValue_282" to="window_buf_1_2_0" fromId="282" toId="53">
</dataflow>
<dataflow id="364" from="StgValue_282" to="window_buf_2_1_0" fromId="282" toId="54">
</dataflow>
<dataflow id="365" from="StgValue_282" to="window_buf_2_2_0" fromId="282" toId="55">
</dataflow>
<dataflow id="366" from="empty_35" to="empty_33" fromId="69" toId="57">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4512" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="367" from="br_ln0" to="empty_33" fromId="93" toId="57">
<BackEdge/>
</dataflow>
<dataflow id="369" from="StgValue_368" to="empty_33" fromId="368" toId="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="370" from="br_ln0" to="empty_33" fromId="56" toId="57">
</dataflow>
<dataflow id="371" from="next_mul" to="phi_mul" fromId="71" toId="58">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4512" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="372" from="br_ln0" to="phi_mul" fromId="93" toId="58">
<BackEdge/>
</dataflow>
<dataflow id="374" from="StgValue_373" to="phi_mul" fromId="373" toId="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="375" from="br_ln0" to="phi_mul" fromId="56" toId="58">
</dataflow>
<dataflow id="376" from="idx_urem" to="phi_urem" fromId="92" toId="59">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4512" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="377" from="br_ln0" to="phi_urem" fromId="93" toId="59">
<BackEdge/>
</dataflow>
<dataflow id="378" from="StgValue_368" to="phi_urem" fromId="368" toId="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="379" from="br_ln0" to="phi_urem" fromId="56" toId="59">
</dataflow>
<dataflow id="380" from="window_buf_0_1_0" to="window_buf_0_1_0_load" fromId="50" toId="60">
</dataflow>
<dataflow id="381" from="window_buf_0_2_0" to="window_buf_0_2_0_load" fromId="51" toId="61">
</dataflow>
<dataflow id="382" from="window_buf_1_1_0" to="window_buf_1_1_0_load" fromId="52" toId="62">
</dataflow>
<dataflow id="383" from="window_buf_1_2_0" to="window_buf_1_2_0_load" fromId="53" toId="63">
</dataflow>
<dataflow id="384" from="window_buf_2_1_0" to="window_buf_2_1_0_load" fromId="54" toId="64">
</dataflow>
<dataflow id="385" from="window_buf_2_2_0" to="window_buf_2_2_0_load" fromId="55" toId="65">
</dataflow>
<dataflow id="386" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="279" toId="66">
</dataflow>
<dataflow id="387" from="StgValue_238" to="specpipeline_ln0" fromId="238" toId="66">
</dataflow>
<dataflow id="388" from="StgValue_282" to="specpipeline_ln0" fromId="282" toId="66">
</dataflow>
<dataflow id="389" from="StgValue_282" to="specpipeline_ln0" fromId="282" toId="66">
</dataflow>
<dataflow id="390" from="StgValue_233" to="specpipeline_ln0" fromId="233" toId="66">
</dataflow>
<dataflow id="391" from="p_str" to="specpipeline_ln0" fromId="286" toId="66">
</dataflow>
<dataflow id="392" from="empty_33" to="exitcond4512" fromId="57" toId="67">
</dataflow>
<dataflow id="394" from="StgValue_393" to="exitcond4512" fromId="393" toId="67">
</dataflow>
<dataflow id="395" from="_ssdm_op_SpecLoopTripCount" to="empty_34" fromId="291" toId="68">
</dataflow>
<dataflow id="397" from="StgValue_396" to="empty_34" fromId="396" toId="68">
</dataflow>
<dataflow id="398" from="StgValue_396" to="empty_34" fromId="396" toId="68">
</dataflow>
<dataflow id="399" from="StgValue_396" to="empty_34" fromId="396" toId="68">
</dataflow>
<dataflow id="400" from="empty_33" to="empty_35" fromId="57" toId="69">
</dataflow>
<dataflow id="402" from="StgValue_401" to="empty_35" fromId="401" toId="69">
</dataflow>
<dataflow id="403" from="exitcond4512" to="br_ln0" fromId="67" toId="70">
</dataflow>
<dataflow id="405" from="StgValue_404" to="next_mul" fromId="404" toId="71">
</dataflow>
<dataflow id="406" from="phi_mul" to="next_mul" fromId="58" toId="71">
</dataflow>
<dataflow id="408" from="_ssdm_op_PartSelect.i2.i8.i32.i32" to="p_t" fromId="407" toId="72">
</dataflow>
<dataflow id="409" from="phi_mul" to="p_t" fromId="58" toId="72">
</dataflow>
<dataflow id="411" from="StgValue_410" to="p_t" fromId="410" toId="72">
</dataflow>
<dataflow id="413" from="StgValue_412" to="p_t" fromId="412" toId="72">
</dataflow>
<dataflow id="414" from="phi_urem" to="empty_36" fromId="59" toId="73">
</dataflow>
<dataflow id="415" from="p_t" to="switch_ln0" fromId="72" toId="74">
</dataflow>
<dataflow id="417" from="StgValue_416" to="switch_ln0" fromId="416" toId="74">
</dataflow>
<dataflow id="419" from="StgValue_418" to="switch_ln0" fromId="418" toId="74">
</dataflow>
<dataflow id="420" from="empty_36" to="switch_ln0" fromId="73" toId="75">
</dataflow>
<dataflow id="421" from="StgValue_416" to="switch_ln0" fromId="416" toId="75">
</dataflow>
<dataflow id="422" from="StgValue_418" to="switch_ln0" fromId="418" toId="75">
</dataflow>
<dataflow id="423" from="StgValue_373" to="store_ln0" fromId="373" toId="76">
</dataflow>
<dataflow id="424" from="window_buf_1_1_0" to="store_ln0" fromId="52" toId="76">
</dataflow>
<dataflow id="425" from="StgValue_373" to="store_ln0" fromId="373" toId="78">
</dataflow>
<dataflow id="426" from="window_buf_1_2_0" to="store_ln0" fromId="53" toId="78">
</dataflow>
<dataflow id="427" from="empty_36" to="switch_ln0" fromId="73" toId="80">
</dataflow>
<dataflow id="428" from="StgValue_416" to="switch_ln0" fromId="416" toId="80">
</dataflow>
<dataflow id="429" from="StgValue_418" to="switch_ln0" fromId="418" toId="80">
</dataflow>
<dataflow id="430" from="StgValue_373" to="store_ln0" fromId="373" toId="81">
</dataflow>
<dataflow id="431" from="window_buf_0_1_0" to="store_ln0" fromId="50" toId="81">
</dataflow>
<dataflow id="432" from="StgValue_373" to="store_ln0" fromId="373" toId="83">
</dataflow>
<dataflow id="433" from="window_buf_0_2_0" to="store_ln0" fromId="51" toId="83">
</dataflow>
<dataflow id="434" from="empty_36" to="switch_ln0" fromId="73" toId="85">
</dataflow>
<dataflow id="435" from="StgValue_416" to="switch_ln0" fromId="416" toId="85">
</dataflow>
<dataflow id="436" from="StgValue_418" to="switch_ln0" fromId="418" toId="85">
</dataflow>
<dataflow id="437" from="StgValue_373" to="store_ln0" fromId="373" toId="86">
</dataflow>
<dataflow id="438" from="window_buf_2_1_0" to="store_ln0" fromId="54" toId="86">
</dataflow>
<dataflow id="439" from="StgValue_373" to="store_ln0" fromId="373" toId="88">
</dataflow>
<dataflow id="440" from="window_buf_2_2_0" to="store_ln0" fromId="55" toId="88">
</dataflow>
<dataflow id="441" from="phi_urem" to="next_urem" fromId="59" toId="90">
</dataflow>
<dataflow id="442" from="StgValue_401" to="next_urem" fromId="401" toId="90">
</dataflow>
<dataflow id="443" from="next_urem" to="empty_37" fromId="90" toId="91">
</dataflow>
<dataflow id="445" from="StgValue_444" to="empty_37" fromId="444" toId="91">
</dataflow>
<dataflow id="446" from="empty_37" to="idx_urem" fromId="91" toId="92">
</dataflow>
<dataflow id="447" from="next_urem" to="idx_urem" fromId="90" toId="92">
</dataflow>
<dataflow id="448" from="StgValue_368" to="idx_urem" fromId="368" toId="92">
</dataflow>
<dataflow id="449" from="StgValue_282" to="window_buf_0_1" fromId="282" toId="94">
</dataflow>
<dataflow id="450" from="StgValue_282" to="window_buf_0_1_1" fromId="282" toId="95">
</dataflow>
<dataflow id="451" from="StgValue_282" to="window_buf_1_1" fromId="282" toId="96">
</dataflow>
<dataflow id="452" from="StgValue_282" to="window_buf_1_1_1" fromId="282" toId="97">
</dataflow>
<dataflow id="453" from="StgValue_282" to="window_buf_2_1" fromId="282" toId="98">
</dataflow>
<dataflow id="454" from="StgValue_282" to="window_buf_2_1_1" fromId="282" toId="99">
</dataflow>
<dataflow id="455" from="window_buf_2_2_0_load" to="store_ln31" fromId="65" toId="100">
</dataflow>
<dataflow id="456" from="window_buf_2_1_1" to="store_ln31" fromId="99" toId="100">
</dataflow>
<dataflow id="457" from="window_buf_2_1_0_load" to="store_ln31" fromId="64" toId="101">
</dataflow>
<dataflow id="458" from="window_buf_2_1" to="store_ln31" fromId="98" toId="101">
</dataflow>
<dataflow id="459" from="window_buf_1_2_0_load" to="store_ln31" fromId="63" toId="102">
</dataflow>
<dataflow id="460" from="window_buf_1_1_1" to="store_ln31" fromId="97" toId="102">
</dataflow>
<dataflow id="461" from="window_buf_1_1_0_load" to="store_ln31" fromId="62" toId="103">
</dataflow>
<dataflow id="462" from="window_buf_1_1" to="store_ln31" fromId="96" toId="103">
</dataflow>
<dataflow id="463" from="window_buf_0_2_0_load" to="store_ln31" fromId="61" toId="104">
</dataflow>
<dataflow id="464" from="window_buf_0_1_1" to="store_ln31" fromId="95" toId="104">
</dataflow>
<dataflow id="465" from="window_buf_0_1_0_load" to="store_ln31" fromId="60" toId="105">
</dataflow>
<dataflow id="466" from="window_buf_0_1" to="store_ln31" fromId="94" toId="105">
</dataflow>
<dataflow id="467" from="add_ln31" to="yi" fromId="110" toId="107">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="468" from="br_ln0" to="yi" fromId="183" toId="107">
<BackEdge/>
</dataflow>
<dataflow id="470" from="StgValue_469" to="yi" fromId="469" toId="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="471" from="br_ln31" to="yi" fromId="106" toId="107">
</dataflow>
<dataflow id="472" from="yi" to="icmp_ln31" fromId="107" toId="108">
</dataflow>
<dataflow id="474" from="StgValue_473" to="icmp_ln31" fromId="473" toId="108">
</dataflow>
<dataflow id="475" from="_ssdm_op_SpecLoopTripCount" to="empty_38" fromId="291" toId="109">
</dataflow>
<dataflow id="477" from="StgValue_476" to="empty_38" fromId="476" toId="109">
</dataflow>
<dataflow id="478" from="StgValue_476" to="empty_38" fromId="476" toId="109">
</dataflow>
<dataflow id="479" from="StgValue_476" to="empty_38" fromId="476" toId="109">
</dataflow>
<dataflow id="480" from="yi" to="add_ln31" fromId="107" toId="110">
</dataflow>
<dataflow id="482" from="StgValue_481" to="add_ln31" fromId="481" toId="110">
</dataflow>
<dataflow id="483" from="icmp_ln31" to="br_ln31" fromId="108" toId="111">
</dataflow>
<dataflow id="485" from="_ssdm_op_SpecLoopName" to="specloopname_ln31" fromId="484" toId="112">
</dataflow>
<dataflow id="487" from="empty_2" to="specloopname_ln31" fromId="486" toId="112">
</dataflow>
<dataflow id="488" from="yi" to="empty_39" fromId="107" toId="113">
</dataflow>
<dataflow id="490" from="_ssdm_op_BitConcatenate.i16.i8.i8" to="tmp_6" fromId="489" toId="114">
</dataflow>
<dataflow id="491" from="empty_39" to="tmp_6" fromId="113" toId="114">
</dataflow>
<dataflow id="492" from="StgValue_373" to="tmp_6" fromId="373" toId="114">
</dataflow>
<dataflow id="493" from="StgValue_469" to="xi" fromId="469" toId="117">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="494" from="br_ln32" to="xi" fromId="115" toId="117">
</dataflow>
<dataflow id="495" from="add_ln32" to="xi" fromId="121" toId="117">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="496" from="br_ln0" to="xi" fromId="182" toId="117">
<BackEdge/>
</dataflow>
<dataflow id="497" from="xi" to="zext_ln32" fromId="117" toId="118">
</dataflow>
<dataflow id="498" from="xi" to="zext_ln32_1" fromId="117" toId="119">
</dataflow>
<dataflow id="499" from="xi" to="icmp_ln32" fromId="117" toId="120">
</dataflow>
<dataflow id="500" from="StgValue_473" to="icmp_ln32" fromId="473" toId="120">
</dataflow>
<dataflow id="501" from="xi" to="add_ln32" fromId="117" toId="121">
</dataflow>
<dataflow id="502" from="StgValue_481" to="add_ln32" fromId="481" toId="121">
</dataflow>
<dataflow id="503" from="icmp_ln32" to="br_ln32" fromId="120" toId="122">
</dataflow>
<dataflow id="504" from="line_buf" to="line_buf_addr_1" fromId="20" toId="123">
</dataflow>
<dataflow id="505" from="StgValue_327" to="line_buf_addr_1" fromId="327" toId="123">
</dataflow>
<dataflow id="506" from="zext_ln32" to="line_buf_addr_1" fromId="118" toId="123">
</dataflow>
<dataflow id="507" from="tmp_6" to="add_ln44" fromId="114" toId="124">
</dataflow>
<dataflow id="508" from="zext_ln32_1" to="add_ln44" fromId="119" toId="124">
</dataflow>
<dataflow id="509" from="line_buf_addr_1" to="line_buf_load" fromId="123" toId="125">
</dataflow>
<dataflow id="510" from="add_ln44" to="zext_ln44" fromId="124" toId="126">
</dataflow>
<dataflow id="511" from="data" to="data_addr" fromId="222" toId="127">
</dataflow>
<dataflow id="512" from="StgValue_327" to="data_addr" fromId="327" toId="127">
</dataflow>
<dataflow id="513" from="zext_ln44" to="data_addr" fromId="126" toId="127">
</dataflow>
<dataflow id="514" from="data_addr" to="window_buf_2_2" fromId="127" toId="128">
</dataflow>
<dataflow id="515" from="line_buf_addr_1" to="line_buf_load" fromId="123" toId="129">
</dataflow>
<dataflow id="517" from="_ssdm_op_PartSelect.i8.i24.i32.i32" to="window_buf_0_2" fromId="516" toId="130">
</dataflow>
<dataflow id="518" from="line_buf_load" to="window_buf_0_2" fromId="129" toId="130">
</dataflow>
<dataflow id="519" from="StgValue_305" to="window_buf_0_2" fromId="305" toId="130">
</dataflow>
<dataflow id="521" from="StgValue_520" to="window_buf_0_2" fromId="520" toId="130">
</dataflow>
<dataflow id="522" from="_ssdm_op_PartSelect.i8.i24.i32.i32" to="window_buf_1_2" fromId="516" toId="131">
</dataflow>
<dataflow id="523" from="line_buf_load" to="window_buf_1_2" fromId="129" toId="131">
</dataflow>
<dataflow id="525" from="StgValue_524" to="window_buf_1_2" fromId="524" toId="131">
</dataflow>
<dataflow id="527" from="StgValue_526" to="window_buf_1_2" fromId="526" toId="131">
</dataflow>
<dataflow id="528" from="data_addr" to="window_buf_2_2" fromId="127" toId="132">
</dataflow>
<dataflow id="530" from="_ssdm_op_PartSelect.i16.i24.i32.i32" to="tmp_1" fromId="529" toId="133">
</dataflow>
<dataflow id="531" from="line_buf_load" to="tmp_1" fromId="129" toId="133">
</dataflow>
<dataflow id="532" from="StgValue_305" to="tmp_1" fromId="305" toId="133">
</dataflow>
<dataflow id="533" from="StgValue_526" to="tmp_1" fromId="526" toId="133">
</dataflow>
<dataflow id="534" from="window_buf_0_1_1" to="window_buf_0_1_2" fromId="95" toId="134">
</dataflow>
<dataflow id="535" from="window_buf_2_1_1" to="window_buf_2_1_2" fromId="99" toId="135">
</dataflow>
<dataflow id="536" from="window_buf_0_1" to="window_buf_0_1_load" fromId="94" toId="136">
</dataflow>
<dataflow id="537" from="window_buf_2_1" to="window_buf_2_1_load" fromId="98" toId="137">
</dataflow>
<dataflow id="539" from="_ssdm_op_BitConcatenate.i24.i8.i16" to="tmp_5" fromId="538" toId="138">
</dataflow>
<dataflow id="540" from="window_buf_2_2" to="tmp_5" fromId="132" toId="138">
</dataflow>
<dataflow id="541" from="tmp_1" to="tmp_5" fromId="133" toId="138">
</dataflow>
<dataflow id="542" from="_ssdm_op_Write.bram.i24" to="store_ln44" fromId="355" toId="139">
</dataflow>
<dataflow id="543" from="line_buf_addr_1" to="store_ln44" fromId="123" toId="139">
</dataflow>
<dataflow id="544" from="tmp_5" to="store_ln44" fromId="138" toId="139">
</dataflow>
<dataflow id="546" from="StgValue_545" to="store_ln44" fromId="545" toId="139">
</dataflow>
<dataflow id="547" from="window_buf_0_1_load" to="zext_ln62" fromId="136" toId="140">
</dataflow>
<dataflow id="548" from="window_buf_0_2" to="zext_ln62_2" fromId="130" toId="141">
</dataflow>
<dataflow id="549" from="window_buf_2_1_load" to="zext_ln62_6" fromId="137" toId="142">
</dataflow>
<dataflow id="551" from="_ssdm_op_BitConcatenate.i9.i8.i1" to="shl_ln62_4" fromId="550" toId="143">
</dataflow>
<dataflow id="552" from="window_buf_2_1_2" to="shl_ln62_4" fromId="135" toId="143">
</dataflow>
<dataflow id="554" from="StgValue_553" to="shl_ln62_4" fromId="553" toId="143">
</dataflow>
<dataflow id="555" from="shl_ln62_4" to="zext_ln62_7" fromId="143" toId="144">
</dataflow>
<dataflow id="556" from="window_buf_2_2" to="zext_ln62_8" fromId="132" toId="145">
</dataflow>
<dataflow id="557" from="zext_ln62" to="add_ln62_3" fromId="140" toId="146">
</dataflow>
<dataflow id="558" from="zext_ln62_7" to="add_ln62_3" fromId="144" toId="146">
</dataflow>
<dataflow id="559" from="zext_ln62_8" to="add_ln62_4" fromId="145" toId="147">
</dataflow>
<dataflow id="560" from="zext_ln62_6" to="add_ln62_4" fromId="142" toId="147">
</dataflow>
<dataflow id="561" from="add_ln62_4" to="zext_ln62_12" fromId="147" toId="148">
</dataflow>
<dataflow id="562" from="zext_ln62_2" to="add_ln62_5" fromId="141" toId="149">
</dataflow>
<dataflow id="563" from="zext_ln62_12" to="add_ln62_5" fromId="148" toId="149">
</dataflow>
<dataflow id="564" from="window_buf_2_2" to="store_ln44" fromId="132" toId="150">
</dataflow>
<dataflow id="565" from="window_buf_2_1_1" to="store_ln44" fromId="99" toId="150">
</dataflow>
<dataflow id="566" from="window_buf_2_1_2" to="store_ln0" fromId="135" toId="151">
</dataflow>
<dataflow id="567" from="window_buf_2_1" to="store_ln0" fromId="98" toId="151">
</dataflow>
<dataflow id="568" from="window_buf_0_2" to="store_ln40" fromId="130" toId="152">
</dataflow>
<dataflow id="569" from="window_buf_0_1_1" to="store_ln40" fromId="95" toId="152">
</dataflow>
<dataflow id="570" from="window_buf_0_1_2" to="store_ln0" fromId="134" toId="153">
</dataflow>
<dataflow id="571" from="window_buf_0_1" to="store_ln0" fromId="94" toId="153">
</dataflow>
<dataflow id="572" from="window_buf_1_1_1" to="window_buf_1_1_2" fromId="97" toId="154">
</dataflow>
<dataflow id="573" from="_ssdm_op_SpecLoopTripCount" to="empty_40" fromId="291" toId="155">
</dataflow>
<dataflow id="574" from="StgValue_476" to="empty_40" fromId="476" toId="155">
</dataflow>
<dataflow id="575" from="StgValue_476" to="empty_40" fromId="476" toId="155">
</dataflow>
<dataflow id="576" from="StgValue_476" to="empty_40" fromId="476" toId="155">
</dataflow>
<dataflow id="577" from="window_buf_1_1" to="window_buf_1_1_load" fromId="96" toId="156">
</dataflow>
<dataflow id="578" from="_ssdm_op_BitConcatenate.i9.i8.i1" to="shl_ln" fromId="550" toId="157">
</dataflow>
<dataflow id="579" from="window_buf_0_1_2" to="shl_ln" fromId="134" toId="157">
</dataflow>
<dataflow id="580" from="StgValue_553" to="shl_ln" fromId="553" toId="157">
</dataflow>
<dataflow id="581" from="shl_ln" to="zext_ln62_1" fromId="157" toId="158">
</dataflow>
<dataflow id="582" from="_ssdm_op_BitConcatenate.i9.i8.i1" to="shl_ln62_1" fromId="550" toId="159">
</dataflow>
<dataflow id="583" from="window_buf_1_1_load" to="shl_ln62_1" fromId="156" toId="159">
</dataflow>
<dataflow id="584" from="StgValue_553" to="shl_ln62_1" fromId="553" toId="159">
</dataflow>
<dataflow id="585" from="shl_ln62_1" to="zext_ln62_3" fromId="159" toId="160">
</dataflow>
<dataflow id="587" from="_ssdm_op_BitConcatenate.i10.i8.i2" to="shl_ln62_2" fromId="586" toId="161">
</dataflow>
<dataflow id="588" from="window_buf_1_1_2" to="shl_ln62_2" fromId="154" toId="161">
</dataflow>
<dataflow id="589" from="StgValue_416" to="shl_ln62_2" fromId="416" toId="161">
</dataflow>
<dataflow id="590" from="shl_ln62_2" to="zext_ln62_4" fromId="161" toId="162">
</dataflow>
<dataflow id="591" from="_ssdm_op_BitConcatenate.i9.i8.i1" to="shl_ln62_3" fromId="550" toId="163">
</dataflow>
<dataflow id="592" from="window_buf_1_2" to="shl_ln62_3" fromId="131" toId="163">
</dataflow>
<dataflow id="593" from="StgValue_553" to="shl_ln62_3" fromId="553" toId="163">
</dataflow>
<dataflow id="594" from="shl_ln62_3" to="zext_ln62_5" fromId="163" toId="164">
</dataflow>
<dataflow id="595" from="zext_ln62_3" to="add_ln62" fromId="160" toId="165">
</dataflow>
<dataflow id="596" from="zext_ln62_1" to="add_ln62" fromId="158" toId="165">
</dataflow>
<dataflow id="597" from="add_ln62" to="zext_ln62_9" fromId="165" toId="166">
</dataflow>
<dataflow id="598" from="zext_ln62_5" to="add_ln62_1" fromId="164" toId="167">
</dataflow>
<dataflow id="599" from="zext_ln62_4" to="add_ln62_1" fromId="162" toId="167">
</dataflow>
<dataflow id="600" from="add_ln62_1" to="zext_ln62_10" fromId="167" toId="168">
</dataflow>
<dataflow id="601" from="zext_ln62_9" to="add_ln62_2" fromId="166" toId="169">
</dataflow>
<dataflow id="602" from="zext_ln62_10" to="add_ln62_2" fromId="168" toId="169">
</dataflow>
<dataflow id="603" from="add_ln62_3" to="zext_ln62_11" fromId="146" toId="170">
</dataflow>
<dataflow id="604" from="add_ln62_5" to="zext_ln62_13" fromId="149" toId="171">
</dataflow>
<dataflow id="605" from="zext_ln62_11" to="add_ln62_6" fromId="170" toId="172">
</dataflow>
<dataflow id="606" from="zext_ln62_13" to="add_ln62_6" fromId="171" toId="172">
</dataflow>
<dataflow id="607" from="add_ln62_6" to="zext_ln62_14" fromId="172" toId="173">
</dataflow>
<dataflow id="608" from="add_ln62_2" to="add_ln62_7" fromId="169" toId="174">
</dataflow>
<dataflow id="609" from="zext_ln62_14" to="add_ln62_7" fromId="173" toId="174">
</dataflow>
<dataflow id="611" from="_ssdm_op_PartSelect.i8.i12.i32.i32" to="trunc_ln" fromId="610" toId="175">
</dataflow>
<dataflow id="612" from="add_ln62_7" to="trunc_ln" fromId="174" toId="175">
</dataflow>
<dataflow id="614" from="StgValue_613" to="trunc_ln" fromId="613" toId="175">
</dataflow>
<dataflow id="616" from="StgValue_615" to="trunc_ln" fromId="615" toId="175">
</dataflow>
<dataflow id="617" from="window_buf_1_2" to="store_ln40" fromId="131" toId="176">
</dataflow>
<dataflow id="618" from="window_buf_1_1_1" to="store_ln40" fromId="97" toId="176">
</dataflow>
<dataflow id="619" from="window_buf_1_1_2" to="store_ln0" fromId="154" toId="177">
</dataflow>
<dataflow id="620" from="window_buf_1_1" to="store_ln0" fromId="96" toId="177">
</dataflow>
<dataflow id="621" from="_ssdm_op_SpecPipeline" to="specpipeline_ln32" fromId="279" toId="178">
</dataflow>
<dataflow id="622" from="StgValue_282" to="specpipeline_ln32" fromId="282" toId="178">
</dataflow>
<dataflow id="623" from="StgValue_282" to="specpipeline_ln32" fromId="282" toId="178">
</dataflow>
<dataflow id="624" from="StgValue_233" to="specpipeline_ln32" fromId="233" toId="178">
</dataflow>
<dataflow id="625" from="StgValue_233" to="specpipeline_ln32" fromId="233" toId="178">
</dataflow>
<dataflow id="626" from="empty" to="specpipeline_ln32" fromId="236" toId="178">
</dataflow>
<dataflow id="627" from="_ssdm_op_SpecLoopName" to="specloopname_ln32" fromId="484" toId="179">
</dataflow>
<dataflow id="629" from="empty_1" to="specloopname_ln32" fromId="628" toId="179">
</dataflow>
<dataflow id="630" from="out_r" to="out_addr" fromId="223" toId="180">
</dataflow>
<dataflow id="631" from="StgValue_327" to="out_addr" fromId="327" toId="180">
</dataflow>
<dataflow id="632" from="zext_ln44" to="out_addr" fromId="126" toId="180">
</dataflow>
<dataflow id="633" from="trunc_ln" to="store_ln70" fromId="175" toId="181">
</dataflow>
<dataflow id="634" from="out_addr" to="store_ln70" fromId="180" toId="181">
</dataflow>
<dataflow id="635" from="exitcond4613" to="StgValue_2" fromId="24" toId="2">
</dataflow>
<dataflow id="636" from="exitcond4613" to="StgValue_3" fromId="24" toId="3">
</dataflow>
<dataflow id="637" from="exitcond4512" to="StgValue_5" fromId="67" toId="5">
</dataflow>
<dataflow id="638" from="p_t" to="StgValue_5" fromId="72" toId="5">
</dataflow>
<dataflow id="639" from="empty_36" to="StgValue_5" fromId="73" toId="5">
</dataflow>
<dataflow id="640" from="icmp_ln31" to="StgValue_7" fromId="108" toId="7">
</dataflow>
<dataflow id="641" from="icmp_ln32" to="StgValue_8" fromId="120" toId="8">
</dataflow>
<dataflow id="642" from="icmp_ln32" to="StgValue_9" fromId="120" toId="9">
</dataflow>
<dataflow id="643" from="icmp_ln32" to="StgValue_10" fromId="120" toId="10">
</dataflow>
<dataflow id="644" from="icmp_ln32" to="StgValue_11" fromId="120" toId="11">
</dataflow>
<dataflow id="645" from="icmp_ln32" to="StgValue_12" fromId="120" toId="12">
</dataflow>
<dataflow id="646" from="icmp_ln32" to="StgValue_13" fromId="120" toId="13">
</dataflow>
<dataflow id="647" from="icmp_ln31" to="StgValue_8" fromId="108" toId="8">
</dataflow>
<dataflow id="648" from="icmp_ln31" to="StgValue_9" fromId="108" toId="9">
</dataflow>
<dataflow id="649" from="icmp_ln31" to="StgValue_10" fromId="108" toId="10">
</dataflow>
<dataflow id="650" from="icmp_ln31" to="StgValue_11" fromId="108" toId="11">
</dataflow>
<dataflow id="651" from="icmp_ln31" to="StgValue_12" fromId="108" toId="12">
</dataflow>
<dataflow id="652" from="icmp_ln31" to="StgValue_13" fromId="108" toId="13">
</dataflow>
</dataflows>


</stg>
