{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1722584123162 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1722584123162 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug  2 15:35:21 2024 " "Processing started: Fri Aug  2 15:35:21 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1722584123162 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722584123162 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off add_16 -c add_16 " "Command: quartus_map --read_settings_files=on --write_settings_files=off add_16 -c add_16" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722584123162 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1722584123787 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1722584123787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/adder/rtl/half_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/adder/rtl/half_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "../../adder/rtl/half_adder.v" "" { Text "D:/git-repository/fpga_training/adder/rtl/half_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722584131275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722584131275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/adder/rtl/full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/adder/rtl/full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "../../adder/rtl/full_adder.v" "" { Text "D:/git-repository/fpga_training/adder/rtl/full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722584131279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722584131279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/adder/rtl/add_16_simple.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/adder/rtl/add_16_simple.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_16_simple " "Found entity 1: add_16_simple" {  } { { "../../adder/rtl/add_16_simple.v" "" { Text "D:/git-repository/fpga_training/adder/rtl/add_16_simple.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722584131282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722584131282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/adder/rtl/add_16_seq.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/adder/rtl/add_16_seq.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_16_seq " "Found entity 1: add_16_seq" {  } { { "../../adder/rtl/add_16_seq.v" "" { Text "D:/git-repository/fpga_training/adder/rtl/add_16_seq.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722584131286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722584131286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/adder/rtl/add_16.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/adder/rtl/add_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_16 " "Found entity 1: add_16" {  } { { "../../adder/rtl/add_16.v" "" { Text "D:/git-repository/fpga_training/adder/rtl/add_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722584131289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722584131289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/adder/rtl/add_4.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/adder/rtl/add_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_4 " "Found entity 1: add_4" {  } { { "../../adder/rtl/add_4.v" "" { Text "D:/git-repository/fpga_training/adder/rtl/add_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722584131292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722584131292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/adder/sim/half_adder_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/adder/sim/half_adder_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 half_adder_tb " "Found entity 1: half_adder_tb" {  } { { "../../adder/sim/half_adder_tb.v" "" { Text "D:/git-repository/fpga_training/adder/sim/half_adder_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722584131296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722584131296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/adder/sim/add_16_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/adder/sim/add_16_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_add_16 " "Found entity 1: tb_add_16" {  } { { "../../adder/sim/add_16_tb.v" "" { Text "D:/git-repository/fpga_training/adder/sim/add_16_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722584131299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722584131299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/adder/sim/add_16_seq_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/adder/sim/add_16_seq_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_add_16_seq " "Found entity 1: tb_add_16_seq" {  } { { "../../adder/sim/add_16_seq_tb.v" "" { Text "D:/git-repository/fpga_training/adder/sim/add_16_seq_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722584131302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722584131302 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "add_16 " "Elaborating entity \"add_16\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1722584131336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_4 add_4:add_4_inst1 " "Elaborating entity \"add_4\" for hierarchy \"add_4:add_4_inst1\"" {  } { { "../../adder/rtl/add_16.v" "add_4_inst1" { Text "D:/git-repository/fpga_training/adder/rtl/add_16.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722584131391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder add_4:add_4_inst1\|full_adder:full_adder_inst1 " "Elaborating entity \"full_adder\" for hierarchy \"add_4:add_4_inst1\|full_adder:full_adder_inst1\"" {  } { { "../../adder/rtl/add_4.v" "full_adder_inst1" { Text "D:/git-repository/fpga_training/adder/rtl/add_4.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722584131399 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1722584132612 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1722584133100 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722584133100 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "15 " "Design contains 15 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ci\[1\] " "No output dependent on input pin \"ci\[1\]\"" {  } { { "../../adder/rtl/add_16.v" "" { Text "D:/git-repository/fpga_training/adder/rtl/add_16.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1722584133206 "|add_16|ci[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ci\[2\] " "No output dependent on input pin \"ci\[2\]\"" {  } { { "../../adder/rtl/add_16.v" "" { Text "D:/git-repository/fpga_training/adder/rtl/add_16.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1722584133206 "|add_16|ci[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ci\[3\] " "No output dependent on input pin \"ci\[3\]\"" {  } { { "../../adder/rtl/add_16.v" "" { Text "D:/git-repository/fpga_training/adder/rtl/add_16.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1722584133206 "|add_16|ci[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ci\[4\] " "No output dependent on input pin \"ci\[4\]\"" {  } { { "../../adder/rtl/add_16.v" "" { Text "D:/git-repository/fpga_training/adder/rtl/add_16.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1722584133206 "|add_16|ci[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ci\[5\] " "No output dependent on input pin \"ci\[5\]\"" {  } { { "../../adder/rtl/add_16.v" "" { Text "D:/git-repository/fpga_training/adder/rtl/add_16.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1722584133206 "|add_16|ci[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ci\[6\] " "No output dependent on input pin \"ci\[6\]\"" {  } { { "../../adder/rtl/add_16.v" "" { Text "D:/git-repository/fpga_training/adder/rtl/add_16.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1722584133206 "|add_16|ci[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ci\[7\] " "No output dependent on input pin \"ci\[7\]\"" {  } { { "../../adder/rtl/add_16.v" "" { Text "D:/git-repository/fpga_training/adder/rtl/add_16.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1722584133206 "|add_16|ci[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ci\[8\] " "No output dependent on input pin \"ci\[8\]\"" {  } { { "../../adder/rtl/add_16.v" "" { Text "D:/git-repository/fpga_training/adder/rtl/add_16.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1722584133206 "|add_16|ci[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ci\[9\] " "No output dependent on input pin \"ci\[9\]\"" {  } { { "../../adder/rtl/add_16.v" "" { Text "D:/git-repository/fpga_training/adder/rtl/add_16.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1722584133206 "|add_16|ci[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ci\[10\] " "No output dependent on input pin \"ci\[10\]\"" {  } { { "../../adder/rtl/add_16.v" "" { Text "D:/git-repository/fpga_training/adder/rtl/add_16.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1722584133206 "|add_16|ci[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ci\[11\] " "No output dependent on input pin \"ci\[11\]\"" {  } { { "../../adder/rtl/add_16.v" "" { Text "D:/git-repository/fpga_training/adder/rtl/add_16.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1722584133206 "|add_16|ci[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ci\[12\] " "No output dependent on input pin \"ci\[12\]\"" {  } { { "../../adder/rtl/add_16.v" "" { Text "D:/git-repository/fpga_training/adder/rtl/add_16.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1722584133206 "|add_16|ci[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ci\[13\] " "No output dependent on input pin \"ci\[13\]\"" {  } { { "../../adder/rtl/add_16.v" "" { Text "D:/git-repository/fpga_training/adder/rtl/add_16.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1722584133206 "|add_16|ci[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ci\[14\] " "No output dependent on input pin \"ci\[14\]\"" {  } { { "../../adder/rtl/add_16.v" "" { Text "D:/git-repository/fpga_training/adder/rtl/add_16.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1722584133206 "|add_16|ci[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ci\[15\] " "No output dependent on input pin \"ci\[15\]\"" {  } { { "../../adder/rtl/add_16.v" "" { Text "D:/git-repository/fpga_training/adder/rtl/add_16.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1722584133206 "|add_16|ci[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1722584133206 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "97 " "Implemented 97 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "48 " "Implemented 48 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1722584133207 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1722584133207 ""} { "Info" "ICUT_CUT_TM_LCELLS" "32 " "Implemented 32 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1722584133207 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1722584133207 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4777 " "Peak virtual memory: 4777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1722584133231 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug  2 15:35:33 2024 " "Processing ended: Fri Aug  2 15:35:33 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1722584133231 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1722584133231 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1722584133231 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1722584133231 ""}
