<pb_type name="DPRAM32" num_pb="2" blif_model=".subckt DPRAM32">
  <clock  name="CLK" num_pins="1" />

  <!-- A1 - Read port -->
  <input  name="A"   num_pins="5" />
  <output name="O"  num_pins="1" />

  <delay_matrix type="max" in_port="DPRAM32.A" out_port="DPRAM32.O">
    0.068e-9
    0.068e-9
    0.068e-9
    0.068e-9
    0.068e-9
  </delay_matrix>

  <!-- B1 - Write Port -->
  <input  name="WA"  num_pins="5" />
  <input  name="DI" num_pins="1" />
  <input  name="WE"  num_pins="1" />

  <T_setup      value="10e-12" port="DPRAM32.WA"  clock="CLK" />
  <T_clock_to_Q   max="10e-12" port="DPRAM32.WA"  clock="CLK" />
  <delay_constant max="10e-12" in_port="DPRAM32.WA"  out_port="DPRAM32.O" />
  <T_setup    value="10e-12" port="DPRAM32.WE"  clock="CLK" />
  <T_clock_to_Q   max="10e-12" port="DPRAM32.WE"  clock="CLK" />
  <delay_constant max="10e-12" in_port="DPRAM32.WE"  out_port="DPRAM32.O" />
  <T_setup    value="10e-12" port="DPRAM32.DI"  clock="CLK" />
  <T_clock_to_Q   max="10e-12" port="DPRAM32.DI"  clock="CLK" />
  <delay_constant max="10e-12" in_port="DPRAM32.DI"  out_port="DPRAM32.O" />
  <metadata>
    <meta name="fasm_params">
      INIT[31:0] = INIT_00
      INIT[63:32] = INIT_01
    </meta>
    <meta name="fasm_features">
      RAM
      SMALL
    </meta>
    <meta name="type">bel</meta>
    <meta name="subtype">memory</meta>
  </metadata>
</pb_type>
