git clone --depth 1 --no-tags https://github.com/theapi/beneater_fpga.git f:/verilog_sva_gh_scraper/data/full_repos/334721264
git clone --depth 1 --no-tags https://github.com/Featherweight-IP/fwspi-memio.git f:/verilog_sva_gh_scraper/data/full_repos/334532687
git clone --depth 1 --no-tags https://github.com/Bowenzbw/Reaction-Timer.git f:/verilog_sva_gh_scraper/data/full_repos/333660693
git clone --depth 1 --no-tags https://github.com/yusufaakgul/Mips32Processor.git f:/verilog_sva_gh_scraper/data/full_repos/338297597
git clone --depth 1 --no-tags https://github.com/Ryan-Lukas/VerilogDesign-fsm.git f:/verilog_sva_gh_scraper/data/full_repos/332378800
git clone --depth 1 --no-tags https://github.com/santhosh-kumar-creator/cdvdsvzv.git f:/verilog_sva_gh_scraper/data/full_repos/332673874
git clone --depth 1 --no-tags https://github.com/chrispin2510/verilog-hdl.git f:/verilog_sva_gh_scraper/data/full_repos/335915619
git clone --depth 1 --no-tags https://github.com/manoj9896/CS220.git f:/verilog_sva_gh_scraper/data/full_repos/333126487
git clone --depth 1 --no-tags https://github.com/ain1084/audio_level_meter.git f:/verilog_sva_gh_scraper/data/full_repos/334236449
git clone --depth 1 --no-tags https://github.com/DenRen/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/339844238
git clone --depth 1 --no-tags https://github.com/utkarshg99/CS220.git f:/verilog_sva_gh_scraper/data/full_repos/332330733
git clone --depth 1 --no-tags https://github.com/Linn39403/Verilog-Tutorial.git f:/verilog_sva_gh_scraper/data/full_repos/332370291
git clone --depth 1 --no-tags https://github.com/spencernao/HDLBits_Solutions.git f:/verilog_sva_gh_scraper/data/full_repos/339871734
git clone --depth 1 --no-tags https://github.com/VinothiniMuthu5/v1.git f:/verilog_sva_gh_scraper/data/full_repos/340337311
git clone --depth 1 --no-tags https://github.com/WProduction/ProjectOsziFPGA.git f:/verilog_sva_gh_scraper/data/full_repos/337954746
git clone --depth 1 --no-tags https://github.com/llamcpp/ECE3300L.git f:/verilog_sva_gh_scraper/data/full_repos/339506127
git clone --depth 1 --no-tags https://github.com/ufv-ciencia-da-computacao/tp01-oc2.git f:/verilog_sva_gh_scraper/data/full_repos/339220696
git clone --depth 1 --no-tags https://github.com/yuhao-kuo/rgb_fpga_driver.git f:/verilog_sva_gh_scraper/data/full_repos/338842590
git clone --depth 1 --no-tags https://github.com/changxu-ml19cx/ELEC5566M-Resources.git f:/verilog_sva_gh_scraper/data/full_repos/338301080
git clone --depth 1 --no-tags https://github.com/Oscarluiis/SistemasLogicos.git f:/verilog_sva_gh_scraper/data/full_repos/338440111
git clone --depth 1 --no-tags https://github.com/nicholas3d2/Digital-Systems-Labs.git f:/verilog_sva_gh_scraper/data/full_repos/336890603
git clone --depth 1 --no-tags https://github.com/nninarao09/ECEN350.git f:/verilog_sva_gh_scraper/data/full_repos/334773945
git clone --depth 1 --no-tags https://github.com/cloudn1ne/fpga_glitcher.git f:/verilog_sva_gh_scraper/data/full_repos/334640881
git clone --depth 1 --no-tags https://github.com/UJ-SIAO/SPI-MASTER-IP.git f:/verilog_sva_gh_scraper/data/full_repos/334650516
git clone --depth 1 --no-tags https://github.com/petermayes/PRM_CoilDriverCode_Mk8.git f:/verilog_sva_gh_scraper/data/full_repos/337042441
git clone --depth 1 --no-tags https://github.com/eugenemonnier/myFirstPGA.git f:/verilog_sva_gh_scraper/data/full_repos/336135176
git clone --depth 1 --no-tags https://github.com/gurcuoglu/TK-Gate-sartl-sayac.git f:/verilog_sva_gh_scraper/data/full_repos/331924725
git clone --depth 1 --no-tags https://github.com/NickWroble/ECEN-3002-FPGA-VLSI-Design.git f:/verilog_sva_gh_scraper/data/full_repos/335778086
git clone --depth 1 --no-tags https://github.com/ESEO-Tech/Verilog-Squash.git f:/verilog_sva_gh_scraper/data/full_repos/337038794
git clone --depth 1 --no-tags https://github.com/khushilms-cs19/iverilog_LD.git f:/verilog_sva_gh_scraper/data/full_repos/341175089
git clone --depth 1 --no-tags https://github.com/wellytung/bitcoin_core.git f:/verilog_sva_gh_scraper/data/full_repos/341158692
git clone --depth 1 --no-tags https://github.com/ryonaya/logic_design_Taiko.git f:/verilog_sva_gh_scraper/data/full_repos/340894888
git clone --depth 1 --no-tags https://github.com/Jim-CTChen/RISC-V-processor.git f:/verilog_sva_gh_scraper/data/full_repos/333809738
git clone --depth 1 --no-tags https://github.com/Brihany/Brithany.git f:/verilog_sva_gh_scraper/data/full_repos/333176615
git clone --depth 1 --no-tags https://github.com/anirudh-ashrit/Vending-Machine.git f:/verilog_sva_gh_scraper/data/full_repos/333649131
git clone --depth 1 --no-tags https://github.com/kahveciderin/verilog_viz.git f:/verilog_sva_gh_scraper/data/full_repos/334405686
git clone --depth 1 --no-tags https://github.com/manav1403/DD_course-project.git f:/verilog_sva_gh_scraper/data/full_repos/334691570
git clone --depth 1 --no-tags https://github.com/UJ-SIAO/Image-Display-Controller.git f:/verilog_sva_gh_scraper/data/full_repos/334659206
git clone --depth 1 --no-tags https://github.com/UJ-SIAO/IR-Infrared--decoder-IP.git f:/verilog_sva_gh_scraper/data/full_repos/334651706
git clone --depth 1 --no-tags https://github.com/ValeryAndreevichPushkarev/Cache-MemoryBlock.git f:/verilog_sva_gh_scraper/data/full_repos/339989608
git clone --depth 1 --no-tags https://github.com/samarth1612/Kogge-Stone-Adder-16-bit.git f:/verilog_sva_gh_scraper/data/full_repos/335963791
git clone --depth 1 --no-tags https://github.com/SARAMAG/UART.git f:/verilog_sva_gh_scraper/data/full_repos/339721923
git clone --depth 1 --no-tags https://github.com/thfreber/ECC43.git f:/verilog_sva_gh_scraper/data/full_repos/337507918
git clone --depth 1 --no-tags https://github.com/tarahijaharis/FPGA_Bridge.git f:/verilog_sva_gh_scraper/data/full_repos/340636337
git clone --depth 1 --no-tags https://github.com/devcat36/CHIP8-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/331506205
git clone --depth 1 --no-tags https://github.com/jasonsie88/digital_circuit_lab.git f:/verilog_sva_gh_scraper/data/full_repos/331610429
git clone --depth 1 --no-tags https://github.com/Ryan-Lukas/VerilogDesign-universal-shifts.git f:/verilog_sva_gh_scraper/data/full_repos/332375938
git clone --depth 1 --no-tags https://github.com/alexfang757/ece411-mp2.git f:/verilog_sva_gh_scraper/data/full_repos/337400475
git clone --depth 1 --no-tags https://github.com/Sibakumarpanda/Design-of-Arbiter-Verilog-Siba-Kumar-Panda.git f:/verilog_sva_gh_scraper/data/full_repos/336758472
git clone --depth 1 --no-tags https://github.com/Orzica/Turbo-Encoder.git f:/verilog_sva_gh_scraper/data/full_repos/339029800
git clone --depth 1 --no-tags https://github.com/Metal2/ISALab3.git f:/verilog_sva_gh_scraper/data/full_repos/339145115
git clone --depth 1 --no-tags https://github.com/highpreef/PS-2-Mouse-Interface.git f:/verilog_sva_gh_scraper/data/full_repos/337403808
git clone --depth 1 --no-tags https://github.com/ShihPingLin/NTHU_10720EE_223000_Logic_Design_Laboratory.git f:/verilog_sva_gh_scraper/data/full_repos/337586301
git clone --depth 1 --no-tags https://github.com/SaeeSaadat/ComputerArchitectureProject-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/336621841
git clone --depth 1 --no-tags https://github.com/aryanghbd/MIPS-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/336073593
git clone --depth 1 --no-tags https://github.com/RichardEGeorge/ULX3S-Passthru.git f:/verilog_sva_gh_scraper/data/full_repos/338588407
git clone --depth 1 --no-tags https://github.com/JohnnyBerb/ECE3300L_Lab1.git f:/verilog_sva_gh_scraper/data/full_repos/339199574
git clone --depth 1 --no-tags https://github.com/bojanaperovic/NARdomaci4.git f:/verilog_sva_gh_scraper/data/full_repos/339138947
git clone --depth 1 --no-tags https://github.com/shresta-m/Computer-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/336503312
git clone --depth 1 --no-tags https://github.com/JPC1994/374RISC_Proc_G21.git f:/verilog_sva_gh_scraper/data/full_repos/336379076
git clone --depth 1 --no-tags https://github.com/calphool/M2ToVGA.git f:/verilog_sva_gh_scraper/data/full_repos/336704868
git clone --depth 1 --no-tags https://github.com/Tommyr7/RISCV.git f:/verilog_sva_gh_scraper/data/full_repos/337029176
git clone --depth 1 --no-tags https://github.com/wolfram1293/3S_Hardware.git f:/verilog_sva_gh_scraper/data/full_repos/340886180
git clone --depth 1 --no-tags https://github.com/Andrew-LTC/Lab2.git f:/verilog_sva_gh_scraper/data/full_repos/341041062
git clone --depth 1 --no-tags https://github.com/faggiorick/LAB3_ISA_Group27.git f:/verilog_sva_gh_scraper/data/full_repos/340959287
git clone --depth 1 --no-tags https://github.com/jsl28/Hw2.git f:/verilog_sva_gh_scraper/data/full_repos/335977743
git clone --depth 1 --no-tags https://github.com/HateHanzo/asyn_fifo.git f:/verilog_sva_gh_scraper/data/full_repos/336148182
git clone --depth 1 --no-tags https://github.com/Ryan-Lukas/VerilogDesign-4bit-processor.git f:/verilog_sva_gh_scraper/data/full_repos/332380387
git clone --depth 1 --no-tags https://github.com/hcgcarry/computer_architecture_nctu.git f:/verilog_sva_gh_scraper/data/full_repos/332611233
git clone --depth 1 --no-tags https://github.com/Featherweight-IP/fwpit.git f:/verilog_sva_gh_scraper/data/full_repos/333896575
git clone --depth 1 --no-tags https://github.com/lixuf/E203_RC32IMAC.git f:/verilog_sva_gh_scraper/data/full_repos/334059961
git clone --depth 1 --no-tags https://github.com/Tatev2919/Synch_Fast_to_Slow.git f:/verilog_sva_gh_scraper/data/full_repos/334115491
git clone --depth 1 --no-tags https://github.com/Tatev2919/ROM.git f:/verilog_sva_gh_scraper/data/full_repos/334163607
git clone --depth 1 --no-tags https://github.com/pedrompt97/iob-div.git f:/verilog_sva_gh_scraper/data/full_repos/332874190
git clone --depth 1 --no-tags https://github.com/vadimpy/mipt_fpga.git f:/verilog_sva_gh_scraper/data/full_repos/339557683
git clone --depth 1 --no-tags https://github.com/SARAMAG/32BIT_SINGLE-STAGE_RISC-V_PROCESSOR.git f:/verilog_sva_gh_scraper/data/full_repos/339705558
git clone --depth 1 --no-tags https://github.com/henrytsai88/Claw-Machine.git f:/verilog_sva_gh_scraper/data/full_repos/332160497
git clone --depth 1 --no-tags https://github.com/varun-kr/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/332389067
git clone --depth 1 --no-tags https://github.com/ychoudhury/UTSA.git f:/verilog_sva_gh_scraper/data/full_repos/332869609
git clone --depth 1 --no-tags https://github.com/Kal-Abali/DigitalLogic.git f:/verilog_sva_gh_scraper/data/full_repos/331434819
git clone --depth 1 --no-tags https://github.com/sandy30538/MSOC_Final_Pairhmm.git f:/verilog_sva_gh_scraper/data/full_repos/331583257
git clone --depth 1 --no-tags https://github.com/Austin4705/VerilogTests.git f:/verilog_sva_gh_scraper/data/full_repos/332543523
git clone --depth 1 --no-tags https://github.com/jjg/fpga-experiments.git f:/verilog_sva_gh_scraper/data/full_repos/332544459
git clone --depth 1 --no-tags https://github.com/tejeshvaish/CS220.git f:/verilog_sva_gh_scraper/data/full_repos/332063526
git clone --depth 1 --no-tags https://github.com/jtschuster/dlxcapstone.git f:/verilog_sva_gh_scraper/data/full_repos/332538911
git clone --depth 1 --no-tags https://github.com/mbrea-c/mips32-single-cycle.git f:/verilog_sva_gh_scraper/data/full_repos/333071266
git clone --depth 1 --no-tags https://github.com/kanumadai/Vhdl.git f:/verilog_sva_gh_scraper/data/full_repos/333068571
git clone --depth 1 --no-tags https://github.com/AsicVault/asicvault-ip-cores.git f:/verilog_sva_gh_scraper/data/full_repos/334107727
git clone --depth 1 --no-tags https://github.com/sreyhani/FloatingMatrixMultiplier.git f:/verilog_sva_gh_scraper/data/full_repos/334702851
git clone --depth 1 --no-tags https://github.com/dattran96/Pulse-Oxymetry-and-FIR-Filter.git f:/verilog_sva_gh_scraper/data/full_repos/335237391
git clone --depth 1 --no-tags https://github.com/2bu14shashwata/VLSI_course_topics-.git f:/verilog_sva_gh_scraper/data/full_repos/335238924
git clone --depth 1 --no-tags https://github.com/SamanthaZhang-stu/Digital_Design_Modules.git f:/verilog_sva_gh_scraper/data/full_repos/335169039
git clone --depth 1 --no-tags https://github.com/mfkiwl/Generic_BRAM.git f:/verilog_sva_gh_scraper/data/full_repos/338752249
git clone --depth 1 --no-tags https://github.com/BrianEE07/DCLAB_Final.git f:/verilog_sva_gh_scraper/data/full_repos/339438720
git clone --depth 1 --no-tags https://github.com/thisstillwill/ELE206-Fall-2020.git f:/verilog_sva_gh_scraper/data/full_repos/334002647
git clone --depth 1 --no-tags https://github.com/cdh0527/Framework.git f:/verilog_sva_gh_scraper/data/full_repos/334169734
git clone --depth 1 --no-tags https://github.com/Sibakumarpanda/4bit-Counter.git f:/verilog_sva_gh_scraper/data/full_repos/336840437
git clone --depth 1 --no-tags https://github.com/hodjabedir/AES-Algoritmasi.git f:/verilog_sva_gh_scraper/data/full_repos/336800086
git clone --depth 1 --no-tags https://github.com/chongrufan123/key_reg_led.git f:/verilog_sva_gh_scraper/data/full_repos/336760417
git clone --depth 1 --no-tags https://github.com/nhcl1/ASIC-Design.git f:/verilog_sva_gh_scraper/data/full_repos/335448973
