<!DOCTYPE html>

<html class="NDPage NDContentPage"><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" /><meta http-equiv="X-UA-Compatible" content="IE=edge"><title>uvm_reg_predictor</title><link rel="stylesheet" type="text/css" href="../../styles/main.css" /><script type="text/javascript" src="../../styles/main.js"></script><script type="text/javascript">NDLoader.LoadJS("Content", "../../styles/");</script></head>

<!-- Generated by Natural Docs, version 2.3 -->

<!-- saved from url=(0016)http://localhost -->

<body onload="NDLoader.OnLoad('Content');">

<script type="text/javascript">var q = window.location.search;if (q.startsWith("?Theme=")){var t = q.slice(7);var e = t.indexOf(";");if (e != -1){  t = t.slice(0, e);  }document.documentElement.classList.add(t + "Theme")}</script>

<a name="Topic307"></a><div class="CTopic TClass LSystemVerilog first">
 <div class="CTitle">uvm_reg_predictor</div>
 <div class="NDClassPrototype HasParents" id="NDClassPrototype307"><a class="CPEntry Parent TClass" href="../../index.html#SystemVerilogClass:uvm_component" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,1561);" onmouseout="NDContentPage.OnLinkMouseOut(event);" ><div class="CPName">uvm_component</div></a><div class="CPEntry TClass Current"><div class="CPName">uvm_reg_predictor<span class="TemplateSignature"> #(<span class="SHKeyword">type</span> BUSTYPE=<span class="SHKeyword">int</span>)</span></div></div></div>
 <div class="CBody"><p>Updates the register model mirror based on observed bus transactions</p><p>This class converts observed bus transactions of type ~BUSTYPE~ to generic registers transactions, determines the register being accessed based on the bus address, then updates the register's mirror value with the observed bus data, subject to the register's access mode. See <a href="../../index.html#SystemVerilogClass:uvm_reg:predict" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,695);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >uvm_reg::predict</a> for details.</p><p>Memories can be large, so their accesses are not predicted.</p></div>
</div>

<a name="Variables"></a><a name="Topic308"></a><div class="CTopic TGroup LSystemVerilog">
 <div class="CTitle">Variables</div>
</div>

<a name="bus_in"></a><a name="Topic309"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">bus_in</div>
 <div id="NDPrototype309" class="NDPrototype WideForm"><div class="PSection PParameterSection CStyle"><div class="PParameterCells" data-WideColumnCount="5" data-NarrowColumnCount="4"><div class="PBeforeParameters" data-WideGridArea="1/1/3/2" data-NarrowGridArea="1/1/2/5" style="grid-area:1/1/3/2">uvm_analysis_imp #(</div><div class="PName InLastParameterColumn" data-WideGridArea="1/4/2/5" data-NarrowGridArea="2/3/3/4" style="grid-area:1/4/2/5">BUSTYPE,</div><div class="PType InFirstParameterColumn" data-WideGridArea="2/2/3/3" data-NarrowGridArea="3/1/4/2" style="grid-area:2/2/3/3"><a href="../../index.html#SystemVerilogClass:uvm_reg_predictor" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,307);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >uvm_reg_predictor</a>&nbsp;</div><div class="PSymbols" data-WideGridArea="2/3/3/4" data-NarrowGridArea="3/2/4/3" style="grid-area:2/3/3/4">#(</div><div class="PName InLastParameterColumn" data-WideGridArea="2/4/3/5" data-NarrowGridArea="3/3/4/4" style="grid-area:2/4/3/5">BUSTYPE)</div><div class="PAfterParameters" data-WideGridArea="2/5/3/6" data-NarrowGridArea="4/1/5/5" style="grid-area:2/5/3/6">) bus_in</div></div></div></div>
 <div class="CBody"><p>Observed bus transactions of type ~BUSTYPE~ are received from this port and processed.</p><p>For each incoming transaction, the predictor will attempt to get the register or memory handle corresponding to the observed bus address.</p><p>If there is a match, the predictor calls the register or memory's predict method, passing in the observed bus data. The register or memory mirror will be updated with this data, subject to its configured access behavior--RW, RO, WO, etc. The predictor will also convert the bus transaction to a generic <a href="../../index.html#SystemVerilogClass:uvm_reg_item" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,561);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >uvm_reg_item</a> and send it out the ~reg_ap~ analysis port.</p><p>If the register is wider than the bus, the predictor will collect the multiple bus transactions needed to determine the value being read or written.</p></div>
</div>

<a name="reg_ap"></a><a name="Topic310"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">reg_ap</div>
 <div id="NDPrototype310" class="NDPrototype WideForm"><div class="PSection PParameterSection CStyle"><div class="PParameterCells" data-WideColumnCount="3" data-NarrowColumnCount="2"><div class="PBeforeParameters" data-WideGridArea="1/1/2/2" data-NarrowGridArea="1/1/2/3" style="grid-area:1/1/2/2">uvm_analysis_port #(</div><div class="PName InFirstParameterColumn InLastParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3">uvm_reg_item</div><div class="PAfterParameters" data-WideGridArea="1/3/2/4" data-NarrowGridArea="3/1/4/3" style="grid-area:1/3/2/4">) reg_ap</div></div></div></div>
 <div class="CBody"><p>Analysis output port that publishes <a href="../../index.html#SystemVerilogClass:uvm_reg_item" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,561);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >uvm_reg_item</a> transactions converted from bus transactions received on ~bus_in~.</p></div>
</div>

<a name="map"></a><a name="Topic311"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">map</div>
 <div id="NDPrototype311" class="NDPrototype"><div class="PSection PPlainSection"><a href="../../index.html#SystemVerilogClass:uvm_reg_map" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,514);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >uvm_reg_map</a> map</div></div>
 <div class="CBody"><p>The map used to convert a bus address to the corresponding register or memory handle. Must be configured before the run phase.</p></div>
</div>

<a name="adapter"></a><a name="Topic312"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">adapter</div>
 <div id="NDPrototype312" class="NDPrototype"><div class="PSection PPlainSection"><a href="../../index.html#SystemVerilogClass:uvm_reg_adapter" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,36);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >uvm_reg_adapter</a> adapter</div></div>
 <div class="CBody"><p>The adapter used to convey the parameters of a bus operation in terms of a canonical <a href="../../index.html#SystemVerilogClass:uvm_reg_bus_op" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,582);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >uvm_reg_bus_op</a> datum.&nbsp; The <a href="../../index.html#SystemVerilogClass:uvm_reg_adapter" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,36);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >uvm_reg_adapter</a> must be configured before the run phase.</p></div>
</div>

<a name="Functions"></a><a name="Topic313"></a><div class="CTopic TGroup LSystemVerilog">
 <div class="CTitle">Functions</div>
</div>

<a name="new"></a><a name="Topic314"></a><div class="CTopic TFunction LSystemVerilog">
 <div class="CTitle">new</div>
 <div id="NDPrototype314" class="NDPrototype WideForm"><div class="PSection PParameterSection CStyle"><div class="PParameterCells" data-WideColumnCount="4" data-NarrowColumnCount="3"><div class="PBeforeParameters" data-WideGridArea="1/1/3/2" data-NarrowGridArea="1/1/2/4" style="grid-area:1/1/3/2"><span class="SHKeyword">function</span> new (</div><div class="PType InFirstParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3"><span class="SHKeyword">string</span>&nbsp;</div><div class="PName InLastParameterColumn" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4">name,</div><div class="PType InFirstParameterColumn" data-WideGridArea="2/2/3/3" data-NarrowGridArea="3/1/4/2" style="grid-area:2/2/3/3"><a href="../../index.html#SystemVerilogClass:uvm_component" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,1561);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >uvm_component</a>&nbsp;</div><div class="PName InLastParameterColumn" data-WideGridArea="2/3/3/4" data-NarrowGridArea="3/2/4/3" style="grid-area:2/3/3/4">parent</div><div class="PAfterParameters" data-WideGridArea="2/4/3/5" data-NarrowGridArea="4/1/5/4" style="grid-area:2/4/3/5">)</div></div></div></div>
 <div class="CBody"><p>Create a new instance of this type, giving it the optional ~name~ and ~parent~.</p></div>
</div>

<a name="pre_predict"></a><a name="Topic315"></a><div class="CTopic TFunction LSystemVerilog">
 <div class="CTitle">pre_predict</div>
 <div id="NDPrototype315" class="NDPrototype WideForm"><div class="PSection PParameterSection CStyle"><div class="PParameterCells" data-WideColumnCount="4" data-NarrowColumnCount="3"><div class="PBeforeParameters" data-WideGridArea="1/1/2/2" data-NarrowGridArea="1/1/2/4" style="grid-area:1/1/2/2"><span class="SHKeyword">virtual function</span> <span class="SHKeyword">void</span> pre_predict(</div><div class="PType InFirstParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3"><a href="../../index.html#SystemVerilogClass:uvm_reg_item" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,561);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >uvm_reg_item</a>&nbsp;</div><div class="PName InLastParameterColumn" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4">rw</div><div class="PAfterParameters" data-WideGridArea="1/4/2/5" data-NarrowGridArea="3/1/4/4" style="grid-area:1/4/2/5">)</div></div></div></div>
 <div class="CBody"><p>Override this method to change the value or re-direct the target register</p></div>
</div>

<a name="check_phase"></a><a name="Topic316"></a><div class="CTopic TFunction LSystemVerilog last">
 <div class="CTitle">check_phase</div>
 <div id="NDPrototype316" class="NDPrototype WideForm"><div class="PSection PParameterSection CStyle"><div class="PParameterCells" data-WideColumnCount="4" data-NarrowColumnCount="3"><div class="PBeforeParameters" data-WideGridArea="1/1/2/2" data-NarrowGridArea="1/1/2/4" style="grid-area:1/1/2/2"><span class="SHKeyword">virtual function</span> <span class="SHKeyword">void</span> check_phase(</div><div class="PType InFirstParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3"><a href="../../index.html#SystemVerilogClass:uvm_phase" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,1756);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >uvm_phase</a>&nbsp;</div><div class="PName InLastParameterColumn" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4">phase</div><div class="PAfterParameters" data-WideGridArea="1/4/2/5" data-NarrowGridArea="3/1/4/4" style="grid-area:1/4/2/5">)</div></div></div></div>
 <div class="CBody"><p>Checks that no pending register transactions are still enqueued.</p></div>
</div>

</body></html>