=====================  add2n.aag =====================
[LOG] Relation determinization time: 0.00283 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000624/0 sec (0.000316/0 sec, 0.000308/0 sec )
[LOG] Nr of iterations: 6 (2, 4 )
[LOG] Total clause computation time: 7.5e-05/0 sec (2.7e-05/2.7e-05 sec, 4.8e-05/4.8e-05 sec )
[LOG] Total clause minimization time: 9.6e-05/0 sec (2.8e-05/2.8e-05 sec, 6.8e-05/6.8e-05 sec )
[LOG] Total clause size reduction: 100 --> 8 (28 --> 2, 72 --> 6 )
[LOG] Average clause size reduction: 16.6667 --> 1.33333 (14 --> 1, 18 --> 1.5 )
[LOG] Overall execution time: 0.004129 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 6 2 1 23
Raw AIGER output size: aag 40 4 2 1 32
=====================  add2y.aag =====================
[LOG] Relation determinization time: 0.002425 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 12 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000485/0 sec (0.000293/0 sec, 0.000192/0 sec )
[LOG] Nr of iterations: 5 (3, 2 )
[LOG] Total clause computation time: 4.5e-05/0 sec (2.8e-05/2.8e-05 sec, 1.7e-05/1.7e-05 sec )
[LOG] Total clause minimization time: 4.2e-05/0 sec (2.4e-05/2.4e-05 sec, 1.8e-05/1.8e-05 sec )
[LOG] Total clause size reduction: 62 --> 3 (44 --> 2, 18 --> 1 )
[LOG] Average clause size reduction: 12.4 --> 0.6 (14.6667 --> 0.666667, 9 --> 0.5 )
[LOG] Overall execution time: 0.003633 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 25 6 2 1 17
Raw AIGER output size: aag 34 4 2 1 26
=====================  add4n.aag =====================
[LOG] Relation determinization time: 0.00538 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 35 new AND gates.
[LOG] Size before ABC: 66 AND gates.
[LOG] Size after ABC: 32 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002602/0 sec (0.000725/0 sec, 0.000744/0 sec, 0.000494/0 sec, 0.000639/0 sec )
[LOG] Nr of iterations: 15 (3, 6, 2, 4 )
[LOG] Total clause computation time: 0.000312/0 sec (7.1e-05/7.1e-05 sec, 0.0001/0.0001 sec, 5.4e-05/5.4e-05 sec, 8.7e-05/8.7e-05 sec )
[LOG] Total clause minimization time: 0.000512/0 sec (8e-05/8e-05 sec, 0.000241/0.000241 sec, 4e-05/4e-05 sec, 0.000151/0.000151 sec )
[LOG] Total clause size reduction: 706 --> 23 (140 --> 2, 330 --> 12, 62 --> 1, 174 --> 8 )
[LOG] Average clause size reduction: 47.0667 --> 1.53333 (46.6667 --> 0.666667, 55 --> 2, 31 --> 0.5, 43.5 --> 2 )
[LOG] Overall execution time: 0.006752 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 75 12 2 1 61
Raw AIGER output size: aag 107 8 2 1 96
=====================  add4y.aag =====================
[LOG] Relation determinization time: 0.004537 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 28 new AND gates.
[LOG] Size before ABC: 43 AND gates.
[LOG] Size after ABC: 25 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.001895/0 sec (0.000586/0 sec, 0.000463/0 sec, 0.000386/0 sec, 0.00046/0 sec )
[LOG] Nr of iterations: 12 (3, 3, 2, 4 )
[LOG] Total clause computation time: 0.000216/0 sec (6.6e-05/6.6e-05 sec, 5e-05/5e-05 sec, 3.6e-05/3.6e-05 sec, 6.4e-05/6.4e-05 sec )
[LOG] Total clause minimization time: 0.000313/0 sec (7.7e-05/7.7e-05 sec, 9.1e-05/9.1e-05 sec, 4.6e-05/4.6e-05 sec, 9.9e-05/9.9e-05 sec )
[LOG] Total clause size reduction: 380 --> 14 (108 --> 3, 100 --> 4, 46 --> 1, 126 --> 6 )
[LOG] Average clause size reduction: 31.6667 --> 1.16667 (36 --> 1, 33.3333 --> 1.33333, 23 --> 0.5, 31.5 --> 1.5 )
[LOG] Overall execution time: 0.005716 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 59 12 2 1 45
Raw AIGER output size: aag 84 8 2 1 73
=====================  add6n.aag =====================
[LOG] Relation determinization time: 0.011026 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 45 new AND gates.
[LOG] Size before ABC: 118 AND gates.
[LOG] Size after ABC: 41 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.006326/0 sec (0.000908/0 sec, 0.000779/0 sec, 0.000932/0 sec, 0.000731/0 sec, 0.000932/0 sec, 0.002044/0 sec )
[LOG] Nr of iterations: 25 (2, 2, 4, 2, 4, 11 )
[LOG] Total clause computation time: 0.000806/0 sec (7.8e-05/7.8e-05 sec, 8.2e-05/8.2e-05 sec, 0.000133/0.000133 sec, 4.9e-05/4.9e-05 sec, 0.000111/0.000111 sec, 0.000353/0.000353 sec )
[LOG] Total clause minimization time: 0.001769/0 sec (6.9e-05/6.9e-05 sec, 0.000119/0.000119 sec, 0.000203/0.000203 sec, 0.000109/0.000109 sec, 0.000231/0.000231 sec, 0.001038/0.001038 sec )
[LOG] Total clause size reduction: 1840 --> 47 (112 --> 1, 108 --> 3, 312 --> 6, 100 --> 2, 288 --> 6, 920 --> 29 )
[LOG] Average clause size reduction: 73.6 --> 1.88 (56 --> 0.5, 54 --> 1.5, 78 --> 1.5, 50 --> 1, 72 --> 1.5, 83.6364 --> 2.63636 )
[LOG] Overall execution time: 0.012502 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 119 18 2 1 99
Raw AIGER output size: aag 160 12 2 1 144
=====================  add6y.aag =====================
[LOG] Relation determinization time: 0.008766 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 45 new AND gates.
[LOG] Size before ABC: 87 AND gates.
[LOG] Size after ABC: 41 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.004978/0 sec (0.00079/0 sec, 0.00081/0 sec, 0.000718/0 sec, 0.001138/0 sec, 0.000746/0 sec, 0.000776/0 sec )
[LOG] Nr of iterations: 26 (3, 5, 4, 7, 3, 4 )
[LOG] Total clause computation time: 0.000703/0 sec (8.4e-05/8.4e-05 sec, 0.00012/0.00012 sec, 0.00011/0.00011 sec, 0.000216/0.000216 sec, 8e-05/8e-05 sec, 9.3e-05/9.3e-05 sec )
[LOG] Total clause minimization time: 0.001131/0 sec (7.8e-05/7.8e-05 sec, 0.000206/0.000206 sec, 0.000146/0.000146 sec, 0.000427/0.000427 sec, 0.000105/0.000105 sec, 0.000169/0.000169 sec )
[LOG] Total clause size reduction: 1516 --> 38 (172 --> 2, 328 --> 7, 234 --> 4, 444 --> 17, 140 --> 3, 198 --> 5 )
[LOG] Average clause size reduction: 58.3077 --> 1.46154 (57.3333 --> 0.666667, 65.6 --> 1.4, 58.5 --> 1, 63.4286 --> 2.42857, 46.6667 --> 1, 49.5 --> 1.25 )
[LOG] Overall execution time: 0.010267 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 18 2 1 73
Raw AIGER output size: aag 134 12 2 1 118
=====================  add8n.aag =====================
[LOG] Relation determinization time: 0.016889 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 63 new AND gates.
[LOG] Size before ABC: 150 AND gates.
[LOG] Size after ABC: 57 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.011445/0 sec (0.001375/0 sec, 0.001693/0 sec, 0.001405/0 sec, 0.001669/0 sec, 0.001337/0 sec, 0.001338/0 sec, 0.001319/0 sec, 0.001309/0 sec )
[LOG] Nr of iterations: 34 (2, 7, 5, 6, 4, 4, 3, 3 )
[LOG] Total clause computation time: 0.001361/0 sec (0.000106/0.000106 sec, 0.000307/0.000307 sec, 0.000166/0.000166 sec, 0.000269/0.000269 sec, 0.000128/0.000128 sec, 0.000138/0.000138 sec, 0.000107/0.000107 sec, 0.00014/0.00014 sec )
[LOG] Total clause minimization time: 0.002513/0 sec (0.000103/0.000103 sec, 0.000561/0.000561 sec, 0.000377/0.000377 sec, 0.000492/0.000492 sec, 0.000294/0.000294 sec, 0.000251/0.000251 sec, 0.000216/0.000216 sec, 0.000219/0.000219 sec )
[LOG] Total clause size reduction: 3676 --> 51 (154 --> 1, 900 --> 14, 584 --> 8, 710 --> 10, 414 --> 6, 402 --> 5, 260 --> 4, 252 --> 3 )
[LOG] Average clause size reduction: 108.118 --> 1.5 (77 --> 0.5, 128.571 --> 2, 116.8 --> 1.6, 118.333 --> 1.66667, 103.5 --> 1.5, 100.5 --> 1.25, 86.6667 --> 1.33333, 84 --> 1 )
[LOG] Overall execution time: 0.018686 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 24 2 1 137
Raw AIGER output size: aag 220 16 2 1 200
=====================  add8y.aag =====================
[LOG] Relation determinization time: 0.010626 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 63 new AND gates.
[LOG] Size before ABC: 82 AND gates.
[LOG] Size after ABC: 57 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.006831/0 sec (0.000969/0 sec, 0.000793/0 sec, 0.000807/0 sec, 0.00093/0 sec, 0.000852/0 sec, 0.000828/0 sec, 0.000851/0 sec, 0.000801/0 sec )
[LOG] Nr of iterations: 19 (2, 3, 2, 4, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.000876/0 sec (9e-05/9e-05 sec, 0.0001/0.0001 sec, 7.9e-05/7.9e-05 sec, 0.000122/0.000122 sec, 0.00011/0.00011 sec, 0.000123/0.000123 sec, 0.000134/0.000134 sec, 0.000118/0.000118 sec )
[LOG] Total clause minimization time: 0.000944/0 sec (7.5e-05/7.5e-05 sec, 0.000135/0.000135 sec, 8.6e-05/8.6e-05 sec, 0.000218/0.000218 sec, 0.000147/0.000147 sec, 0.000102/0.000102 sec, 0.000125/0.000125 sec, 5.6e-05/5.6e-05 sec )
[LOG] Total clause size reduction: 1158 --> 14 (118 --> 1, 228 --> 3, 110 --> 1, 318 --> 5, 102 --> 1, 98 --> 1, 94 --> 1, 90 --> 1 )
[LOG] Average clause size reduction: 60.9474 --> 0.736842 (59 --> 0.5, 76 --> 1, 55 --> 0.5, 79.5 --> 1.25, 51 --> 0.5, 49 --> 0.5, 47 --> 0.5, 45 --> 0.5 )
[LOG] Overall execution time: 0.012141 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 127 24 2 1 101
Raw AIGER output size: aag 184 16 2 1 164
=====================  add10n.aag =====================
[LOG] Relation determinization time: 0.023682 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 86 new AND gates.
[LOG] Size before ABC: 183 AND gates.
[LOG] Size after ABC: 78 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.017459/0 sec (0.002236/0 sec, 0.00136/0 sec, 0.001124/0 sec, 0.001581/0 sec, 0.001418/0 sec, 0.001965/0 sec, 0.001764/0 sec, 0.002038/0 sec, 0.001714/0 sec, 0.002259/0 sec )
[LOG] Nr of iterations: 40 (6, 2, 2, 4, 3, 5, 4, 5, 3, 6 )
[LOG] Total clause computation time: 0.0018/0 sec (0.00021/0.00021 sec, 0.000139/0.000139 sec, 7.3e-05/7.3e-05 sec, 0.000201/0.000201 sec, 0.000118/0.000118 sec, 0.000219/0.000219 sec, 0.000203/0.000203 sec, 0.000217/0.000217 sec, 0.000117/0.000117 sec, 0.000303/0.000303 sec )
[LOG] Total clause minimization time: 0.003925/0 sec (0.000538/0.000538 sec, 8.3e-05/8.3e-05 sec, 9.2e-05/9.2e-05 sec, 0.000363/0.000363 sec, 0.000179/0.000179 sec, 0.000624/0.000624 sec, 0.000392/0.000392 sec, 0.000573/0.000573 sec, 0.000344/0.000344 sec, 0.000737/0.000737 sec )
[LOG] Total clause size reduction: 5292 --> 62 (980 --> 9, 192 --> 1, 188 --> 1, 552 --> 5, 360 --> 3, 704 --> 11, 516 --> 7, 672 --> 8, 328 --> 5, 800 --> 12 )
[LOG] Average clause size reduction: 132.3 --> 1.55 (163.333 --> 1.5, 96 --> 0.5, 94 --> 0.5, 138 --> 1.25, 120 --> 1, 140.8 --> 2.2, 129 --> 1.75, 134.4 --> 1.6, 109.333 --> 1.66667, 133.333 --> 2 )
[LOG] Overall execution time: 0.025871 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 30 2 1 175
Raw AIGER output size: aag 285 20 2 1 261
=====================  add10y.aag =====================
[LOG] Relation determinization time: 0.017575 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 82 new AND gates.
[LOG] Size before ABC: 124 AND gates.
[LOG] Size after ABC: 73 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.012182/0 sec (0.001344/0 sec, 0.001222/0 sec, 0.001199/0 sec, 0.001265/0 sec, 0.001251/0 sec, 0.001382/0 sec, 0.001235/0 sec, 0.001063/0 sec, 0.001152/0 sec, 0.001069/0 sec )
[LOG] Nr of iterations: 32 (3, 4, 4, 3, 4, 4, 3, 3, 2, 2 )
[LOG] Total clause computation time: 0.001408/0 sec (0.000126/0.000126 sec, 0.000152/0.000152 sec, 0.000171/0.000171 sec, 0.00013/0.00013 sec, 0.000132/0.000132 sec, 0.000243/0.000243 sec, 0.000101/0.000101 sec, 0.000141/0.000141 sec, 9.5e-05/9.5e-05 sec, 0.000117/0.000117 sec )
[LOG] Total clause minimization time: 0.002203/0 sec (0.000165/0.000165 sec, 0.000249/0.000249 sec, 0.000266/0.000266 sec, 0.000305/0.000305 sec, 0.000295/0.000295 sec, 0.000307/0.000307 sec, 0.000246/0.000246 sec, 0.000122/0.000122 sec, 0.00017/0.00017 sec, 7.8e-05/7.8e-05 sec )
[LOG] Total clause size reduction: 2960 --> 39 (300 --> 2, 438 --> 5, 426 --> 5, 276 --> 6, 402 --> 5, 390 --> 7, 252 --> 5, 244 --> 2, 118 --> 1, 114 --> 1 )
[LOG] Average clause size reduction: 92.5 --> 1.21875 (100 --> 0.666667, 109.5 --> 1.25, 106.5 --> 1.25, 92 --> 2, 100.5 --> 1.25, 97.5 --> 1.75, 84 --> 1.66667, 81.3333 --> 0.666667, 59 --> 0.5, 57 --> 0.5 )
[LOG] Overall execution time: 0.019387 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 161 30 2 1 129
Raw AIGER output size: aag 234 20 2 1 211
=====================  add12n.aag =====================
[LOG] Relation determinization time: 0.036686 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 97 new AND gates.
[LOG] Size before ABC: 244 AND gates.
[LOG] Size after ABC: 88 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.029661/0 sec (0.002069/0 sec, 0.002029/0 sec, 0.002708/0 sec, 0.002107/0 sec, 0.002631/0 sec, 0.002117/0 sec, 0.003282/0 sec, 0.002146/0 sec, 0.003187/0 sec, 0.002681/0 sec, 0.002454/0 sec, 0.00225/0 sec )
[LOG] Nr of iterations: 49 (3, 3, 5, 3, 6, 3, 8, 2, 7, 3, 4, 2 )
[LOG] Total clause computation time: 0.002679/0 sec (0.000162/0.000162 sec, 0.000227/0.000227 sec, 0.000224/0.000224 sec, 0.000133/0.000133 sec, 0.000333/0.000333 sec, 0.000133/0.000133 sec, 0.000507/0.000507 sec, 0.000107/0.000107 sec, 0.000351/0.000351 sec, 0.00016/0.00016 sec, 0.000199/0.000199 sec, 0.000143/0.000143 sec )
[LOG] Total clause minimization time: 0.005891/0 sec (0.000192/0.000192 sec, 0.000205/0.000205 sec, 0.000755/0.000755 sec, 0.000232/0.000232 sec, 0.00073/0.00073 sec, 0.000314/0.000314 sec, 0.001058/0.001058 sec, 0.000117/0.000117 sec, 0.001101/0.001101 sec, 0.000578/0.000578 sec, 0.000471/0.000471 sec, 0.000138/0.000138 sec )
[LOG] Total clause size reduction: 7998 --> 81 (476 --> 2, 468 --> 3, 920 --> 11, 452 --> 3, 1110 --> 11, 436 --> 4, 1498 --> 17, 210 --> 1, 1236 --> 16, 404 --> 6, 594 --> 6, 194 --> 1 )
[LOG] Average clause size reduction: 163.224 --> 1.65306 (158.667 --> 0.666667, 156 --> 1, 184 --> 2.2, 150.667 --> 1, 185 --> 1.83333, 145.333 --> 1.33333, 187.25 --> 2.125, 105 --> 0.5, 176.571 --> 2.28571, 134.667 --> 2, 148.5 --> 1.5, 97 --> 0.5 )
[LOG] Overall execution time: 0.039359 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 251 36 2 1 213
Raw AIGER output size: aag 339 24 2 1 310
=====================  add12y.aag =====================
[LOG] Relation determinization time: 0.029739 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 99 new AND gates.
[LOG] Size before ABC: 196 AND gates.
[LOG] Size after ABC: 96 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.023296/0 sec (0.001748/0 sec, 0.001529/0 sec, 0.001648/0 sec, 0.002232/0 sec, 0.001625/0 sec, 0.001936/0 sec, 0.001864/0 sec, 0.002652/0 sec, 0.001937/0 sec, 0.001789/0 sec, 0.002631/0 sec, 0.001705/0 sec )
[LOG] Nr of iterations: 54 (4, 4, 5, 7, 4, 4, 4, 8, 3, 3, 6, 2 )
[LOG] Total clause computation time: 0.003785/0 sec (0.000208/0.000208 sec, 0.000186/0.000186 sec, 0.000225/0.000225 sec, 0.000395/0.000395 sec, 0.000172/0.000172 sec, 0.000433/0.000433 sec, 0.000291/0.000291 sec, 0.000528/0.000528 sec, 0.000379/0.000379 sec, 0.000286/0.000286 sec, 0.00051/0.00051 sec, 0.000172/0.000172 sec )
[LOG] Total clause minimization time: 0.00579/0 sec (0.000244/0.000244 sec, 0.000387/0.000387 sec, 0.000421/0.000421 sec, 0.00077/0.00077 sec, 0.000343/0.000343 sec, 0.000391/0.000391 sec, 0.000517/0.000517 sec, 0.000931/0.000931 sec, 0.000356/0.000356 sec, 0.000296/0.000296 sec, 0.00091/0.00091 sec, 0.000224/0.000224 sec )
[LOG] Total clause size reduction: 6772 --> 94 (546 --> 3, 534 --> 7, 696 --> 7, 1020 --> 15, 498 --> 6, 486 --> 8, 474 --> 6, 1078 --> 18, 300 --> 6, 292 --> 2, 710 --> 15, 138 --> 1 )
[LOG] Average clause size reduction: 125.407 --> 1.74074 (136.5 --> 0.75, 133.5 --> 1.75, 139.2 --> 1.4, 145.714 --> 2.14286, 124.5 --> 1.5, 121.5 --> 2, 118.5 --> 1.5, 134.75 --> 2.25, 100 --> 2, 97.3333 --> 0.666667, 118.333 --> 2.5, 69 --> 0.5 )
[LOG] Overall execution time: 0.031954 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 195 36 2 1 157
Raw AIGER output size: aag 291 24 2 1 256
=====================  add14n.aag =====================
[LOG] Relation determinization time: 0.05095 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 113 new AND gates.
[LOG] Size before ABC: 283 AND gates.
[LOG] Size after ABC: 106 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.042289/0 sec (0.002547/0 sec, 0.003894/0 sec, 0.002841/0 sec, 0.002454/0 sec, 0.002363/0 sec, 0.002858/0 sec, 0.002899/0 sec, 0.002988/0 sec, 0.004383/0 sec, 0.003977/0 sec, 0.002701/0 sec, 0.002503/0 sec, 0.00264/0 sec, 0.003241/0 sec )
[LOG] Nr of iterations: 55 (3, 9, 4, 3, 2, 4, 4, 3, 8, 6, 2, 2, 2, 3 )
[LOG] Total clause computation time: 0.003843/0 sec (0.000163/0.000163 sec, 0.0005/0.0005 sec, 0.000275/0.000275 sec, 0.000161/0.000161 sec, 0.000127/0.000127 sec, 0.00026/0.00026 sec, 0.000271/0.000271 sec, 0.0002/0.0002 sec, 0.000714/0.000714 sec, 0.000411/0.000411 sec, 0.000152/0.000152 sec, 0.00015/0.00015 sec, 0.000152/0.000152 sec, 0.000307/0.000307 sec )
[LOG] Total clause minimization time: 0.007961/0 sec (0.000275/0.000275 sec, 0.001376/0.001376 sec, 0.000504/0.000504 sec, 0.000342/0.000342 sec, 0.000135/0.000135 sec, 0.000533/0.000533 sec, 0.000559/0.000559 sec, 0.00049/0.00049 sec, 0.001464/0.001464 sec, 0.001177/0.001177 sec, 0.000184/0.000184 sec, 0.000156/0.000156 sec, 0.000153/0.000153 sec, 0.000613/0.000613 sec )
[LOG] Total clause size reduction: 10556 --> 94 (560 --> 3, 2208 --> 21, 816 --> 6, 536 --> 4, 264 --> 1, 780 --> 6, 768 --> 7, 504 --> 3, 1736 --> 18, 1220 --> 16, 240 --> 1, 236 --> 1, 232 --> 1, 456 --> 6 )
[LOG] Average clause size reduction: 191.927 --> 1.70909 (186.667 --> 1, 245.333 --> 2.33333, 204 --> 1.5, 178.667 --> 1.33333, 132 --> 0.5, 195 --> 1.5, 192 --> 1.75, 168 --> 1, 217 --> 2.25, 203.333 --> 2.66667, 120 --> 0.5, 118 --> 0.5, 116 --> 0.5, 152 --> 2 )
[LOG] Overall execution time: 0.053745 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 295 42 2 1 251
Raw AIGER output size: aag 401 28 2 1 364
=====================  add14y.aag =====================
[LOG] Relation determinization time: 0.034283 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 124 new AND gates.
[LOG] Size before ABC: 193 AND gates.
[LOG] Size after ABC: 112 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.027245/0 sec (0.001936/0 sec, 0.001769/0 sec, 0.00156/0 sec, 0.001321/0 sec, 0.002075/0 sec, 0.001535/0 sec, 0.001662/0 sec, 0.001855/0 sec, 0.002783/0 sec, 0.002187/0 sec, 0.002426/0 sec, 0.001982/0 sec, 0.002174/0 sec, 0.00198/0 sec )
[LOG] Nr of iterations: 51 (2, 4, 2, 2, 5, 2, 4, 4, 8, 3, 5, 3, 4, 3 )
[LOG] Total clause computation time: 0.003019/0 sec (0.000164/0.000164 sec, 0.000206/0.000206 sec, 0.000144/0.000144 sec, 0.00012/0.00012 sec, 0.000249/0.000249 sec, 8.1e-05/8.1e-05 sec, 0.00016/0.00016 sec, 0.000172/0.000172 sec, 0.000435/0.000435 sec, 0.000287/0.000287 sec, 0.000283/0.000283 sec, 0.000182/0.000182 sec, 0.000288/0.000288 sec, 0.000248/0.000248 sec )
[LOG] Total clause minimization time: 0.004867/0 sec (0.000157/0.000157 sec, 0.000326/0.000326 sec, 0.000156/0.000156 sec, 0.000131/0.000131 sec, 0.000645/0.000645 sec, 0.000137/0.000137 sec, 0.00034/0.00034 sec, 0.00036/0.00036 sec, 0.000964/0.000964 sec, 0.000252/0.000252 sec, 0.000599/0.000599 sec, 0.000246/0.000246 sec, 0.000379/0.000379 sec, 0.000175/0.000175 sec )
[LOG] Total clause size reduction: 6854 --> 69 (214 --> 1, 630 --> 5, 206 --> 1, 202 --> 1, 792 --> 10, 194 --> 1, 570 --> 5, 558 --> 5, 1274 --> 17, 356 --> 4, 696 --> 9, 340 --> 3, 498 --> 5, 324 --> 2 )
[LOG] Average clause size reduction: 134.392 --> 1.35294 (107 --> 0.5, 157.5 --> 1.25, 103 --> 0.5, 101 --> 0.5, 158.4 --> 2, 97 --> 0.5, 142.5 --> 1.25, 139.5 --> 1.25, 159.25 --> 2.125, 118.667 --> 1.33333, 139.2 --> 1.8, 113.333 --> 1, 124.5 --> 1.25, 108 --> 0.666667 )
[LOG] Overall execution time: 0.036544 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 229 42 2 1 185
Raw AIGER output size: aag 341 28 2 1 309
=====================  add16n.aag =====================
[LOG] Relation determinization time: 0.067347 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 142 new AND gates.
[LOG] Size before ABC: 323 AND gates.
[LOG] Size after ABC: 134 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.056663/0 sec (0.003188/0 sec, 0.002724/0 sec, 0.002426/0 sec, 0.004099/0 sec, 0.003046/0 sec, 0.003395/0 sec, 0.00344/0 sec, 0.003911/0 sec, 0.002857/0 sec, 0.0029/0 sec, 0.002893/0 sec, 0.005565/0 sec, 0.005438/0 sec, 0.00408/0 sec, 0.003006/0 sec, 0.003695/0 sec )
[LOG] Nr of iterations: 65 (3, 2, 2, 7, 2, 5, 4, 5, 2, 2, 2, 10, 8, 5, 2, 4 )
[LOG] Total clause computation time: 0.005593/0 sec (0.000214/0.000214 sec, 0.000146/0.000146 sec, 0.000146/0.000146 sec, 0.000558/0.000558 sec, 0.000165/0.000165 sec, 0.000365/0.000365 sec, 0.000312/0.000312 sec, 0.000432/0.000432 sec, 0.000191/0.000191 sec, 0.0002/0.0002 sec, 0.000188/0.000188 sec, 0.000924/0.000924 sec, 0.000686/0.000686 sec, 0.000491/0.000491 sec, 0.00019/0.00019 sec, 0.000385/0.000385 sec )
[LOG] Total clause minimization time: 0.010831/0 sec (0.000307/0.000307 sec, 0.000147/0.000147 sec, 0.000145/0.000145 sec, 0.001218/0.001218 sec, 0.000276/0.000276 sec, 0.000771/0.000771 sec, 0.000734/0.000734 sec, 0.000906/0.000906 sec, 0.000173/0.000173 sec, 0.000186/0.000186 sec, 0.000343/0.000343 sec, 0.002195/0.002195 sec, 0.002017/0.002017 sec, 0.000711/0.000711 sec, 0.000169/0.000169 sec, 0.000533/0.000533 sec )
[LOG] Total clause size reduction: 14130 --> 110 (644 --> 4, 318 --> 1, 314 --> 1, 1860 --> 14, 306 --> 2, 1208 --> 9, 894 --> 9, 1176 --> 7, 290 --> 1, 286 --> 1, 282 --> 3, 2502 --> 23, 1918 --> 22, 1080 --> 7, 266 --> 1, 786 --> 5 )
[LOG] Average clause size reduction: 217.385 --> 1.69231 (214.667 --> 1.33333, 159 --> 0.5, 157 --> 0.5, 265.714 --> 2, 153 --> 1, 241.6 --> 1.8, 223.5 --> 2.25, 235.2 --> 1.4, 145 --> 0.5, 143 --> 0.5, 141 --> 1.5, 250.2 --> 2.3, 239.75 --> 2.75, 216 --> 1.4, 133 --> 0.5, 196.5 --> 1.25 )
[LOG] Overall execution time: 0.070578 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.28 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 339 48 2 1 289
Raw AIGER output size: aag 473 32 2 1 431
=====================  add16y.aag =====================
[LOG] Relation determinization time: 0.054567 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 130 new AND gates.
[LOG] Size before ABC: 249 AND gates.
[LOG] Size after ABC: 124 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.045456/0 sec (0.002384/0 sec, 0.003479/0 sec, 0.003127/0 sec, 0.002141/0 sec, 0.002645/0 sec, 0.002577/0 sec, 0.002301/0 sec, 0.00368/0 sec, 0.002882/0 sec, 0.002584/0 sec, 0.003326/0 sec, 0.00246/0 sec, 0.002678/0 sec, 0.003011/0 sec, 0.003107/0 sec, 0.003074/0 sec )
[LOG] Nr of iterations: 72 (4, 9, 7, 2, 5, 3, 3, 8, 4, 3, 6, 3, 4, 6, 2, 3 )
[LOG] Total clause computation time: 0.005546/0 sec (0.000286/0.000286 sec, 0.000512/0.000512 sec, 0.000403/0.000403 sec, 0.000179/0.000179 sec, 0.000309/0.000309 sec, 0.000186/0.000186 sec, 0.000217/0.000217 sec, 0.000568/0.000568 sec, 0.000372/0.000372 sec, 0.000259/0.000259 sec, 0.000396/0.000396 sec, 0.000256/0.000256 sec, 0.000293/0.000293 sec, 0.000414/0.000414 sec, 0.000435/0.000435 sec, 0.000461/0.000461 sec )
[LOG] Total clause minimization time: 0.009902/0 sec (0.000302/0.000302 sec, 0.001353/0.001353 sec, 0.001044/0.001044 sec, 0.000201/0.000201 sec, 0.000541/0.000541 sec, 0.00054/0.00054 sec, 0.000189/0.000189 sec, 0.001237/0.001237 sec, 0.00054/0.00054 sec, 0.000243/0.000243 sec, 0.00104/0.00104 sec, 0.000227/0.000227 sec, 0.000499/0.000499 sec, 0.000659/0.000659 sec, 0.00063/0.00063 sec, 0.000657/0.000657 sec )
[LOG] Total clause size reduction: 12300 --> 112 (738 --> 3, 1936 --> 22, 1428 --> 15, 234 --> 1, 920 --> 7, 452 --> 5, 444 --> 2, 1526 --> 18, 642 --> 6, 420 --> 2, 1030 --> 9, 404 --> 2, 594 --> 5, 970 --> 10, 190 --> 1, 372 --> 4 )
[LOG] Average clause size reduction: 170.833 --> 1.55556 (184.5 --> 0.75, 215.111 --> 2.44444, 204 --> 2.14286, 117 --> 0.5, 184 --> 1.4, 150.667 --> 1.66667, 148 --> 0.666667, 190.75 --> 2.25, 160.5 --> 1.5, 140 --> 0.666667, 171.667 --> 1.5, 134.667 --> 0.666667, 148.5 --> 1.25, 161.667 --> 1.66667, 95 --> 0.5, 124 --> 1.33333 )
[LOG] Overall execution time: 0.057249 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 263 48 2 1 213
Raw AIGER output size: aag 387 32 2 1 343
=====================  add18n.aag =====================
[LOG] Relation determinization time: 0.094982 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 154 new AND gates.
[LOG] Size before ABC: 401 AND gates.
[LOG] Size after ABC: 140 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.0812/0 sec (0.003544/0 sec, 0.003836/0 sec, 0.004351/0 sec, 0.003366/0 sec, 0.007201/0 sec, 0.004854/0 sec, 0.004607/0 sec, 0.003766/0 sec, 0.004154/0 sec, 0.004782/0 sec, 0.00399/0 sec, 0.003475/0 sec, 0.004848/0 sec, 0.004142/0 sec, 0.004971/0 sec, 0.006277/0 sec, 0.004479/0 sec, 0.004557/0 sec )
[LOG] Nr of iterations: 84 (3, 4, 7, 2, 12, 6, 5, 2, 4, 6, 3, 2, 5, 3, 4, 8, 4, 4 )
[LOG] Total clause computation time: 0.007974/0 sec (0.000203/0.000203 sec, 0.000296/0.000296 sec, 0.000517/0.000517 sec, 0.000181/0.000181 sec, 0.001071/0.001071 sec, 0.000481/0.000481 sec, 0.000419/0.000419 sec, 0.000196/0.000196 sec, 0.000331/0.000331 sec, 0.000615/0.000615 sec, 0.000267/0.000267 sec, 0.000185/0.000185 sec, 0.000642/0.000642 sec, 0.000269/0.000269 sec, 0.000609/0.000609 sec, 0.000898/0.000898 sec, 0.000364/0.000364 sec, 0.00043/0.00043 sec )
[LOG] Total clause minimization time: 0.016901/0 sec (0.000422/0.000422 sec, 0.000648/0.000648 sec, 0.001044/0.001044 sec, 0.000178/0.000178 sec, 0.003215/0.003215 sec, 0.001172/0.001172 sec, 0.000925/0.000925 sec, 0.000199/0.000199 sec, 0.000765/0.000765 sec, 0.00118/0.00118 sec, 0.00036/0.00036 sec, 0.000153/0.000153 sec, 0.001149/0.001149 sec, 0.000639/0.000639 sec, 0.001105/0.001105 sec, 0.001978/0.001978 sec, 0.000772/0.000772 sec, 0.000997/0.000997 sec )
[LOG] Total clause size reduction: 21872 --> 156 (728 --> 4, 1080 --> 7, 2136 --> 12, 352 --> 1, 3828 --> 35, 1720 --> 10, 1360 --> 8, 336 --> 1, 996 --> 7, 1640 --> 11, 648 --> 3, 320 --> 1, 1264 --> 10, 624 --> 4, 924 --> 9, 2128 --> 18, 900 --> 6, 888 --> 9 )
[LOG] Average clause size reduction: 260.381 --> 1.85714 (242.667 --> 1.33333, 270 --> 1.75, 305.143 --> 1.71429, 176 --> 0.5, 319 --> 2.91667, 286.667 --> 1.66667, 272 --> 1.6, 168 --> 0.5, 249 --> 1.75, 273.333 --> 1.83333, 216 --> 1, 160 --> 0.5, 252.8 --> 2, 208 --> 1.33333, 231 --> 2.25, 266 --> 2.25, 225 --> 1.5, 222 --> 2.25 )
[LOG] Overall execution time: 0.098905 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.32 sec (Real time) / 0.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 383 54 2 1 327
Raw AIGER output size: aag 523 36 2 1 481
=====================  add18y.aag =====================
[LOG] Relation determinization time: 0.067552 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 152 new AND gates.
[LOG] Size before ABC: 262 AND gates.
[LOG] Size after ABC: 137 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.057072/0 sec (0.00246/0 sec, 0.003585/0 sec, 0.00321/0 sec, 0.00351/0 sec, 0.002806/0 sec, 0.002454/0 sec, 0.002854/0 sec, 0.002801/0 sec, 0.00283/0 sec, 0.002602/0 sec, 0.002736/0 sec, 0.003627/0 sec, 0.004715/0 sec, 0.003437/0 sec, 0.003114/0 sec, 0.003769/0 sec, 0.003035/0 sec, 0.003527/0 sec )
[LOG] Nr of iterations: 71 (3, 7, 6, 6, 3, 3, 4, 3, 2, 2, 3, 5, 7, 4, 2, 5, 2, 4 )
[LOG] Total clause computation time: 0.007904/0 sec (0.00022/0.00022 sec, 0.000454/0.000454 sec, 0.000467/0.000467 sec, 0.000477/0.000477 sec, 0.00037/0.00037 sec, 0.00023/0.00023 sec, 0.000323/0.000323 sec, 0.000352/0.000352 sec, 0.000362/0.000362 sec, 0.000208/0.000208 sec, 0.000333/0.000333 sec, 0.000629/0.000629 sec, 0.000894/0.000894 sec, 0.000449/0.000449 sec, 0.000515/0.000515 sec, 0.000552/0.000552 sec, 0.000523/0.000523 sec, 0.000546/0.000546 sec )
[LOG] Total clause minimization time: 0.01154/0 sec (0.000246/0.000246 sec, 0.001102/0.001102 sec, 0.000723/0.000723 sec, 0.000959/0.000959 sec, 0.000411/0.000411 sec, 0.000267/0.000267 sec, 0.000627/0.000627 sec, 0.000413/0.000413 sec, 0.000302/0.000302 sec, 0.000309/0.000309 sec, 0.000352/0.000352 sec, 0.000907/0.000907 sec, 0.001696/0.001696 sec, 0.000761/0.000761 sec, 0.000266/0.000266 sec, 0.001094/0.001094 sec, 0.000395/0.000395 sec, 0.00071/0.00071 sec )
[LOG] Total clause size reduction: 13078 --> 107 (556 --> 2, 1644 --> 17, 1350 --> 9, 1330 --> 13, 524 --> 3, 516 --> 2, 762 --> 7, 500 --> 3, 246 --> 1, 242 --> 1, 476 --> 3, 936 --> 10, 1380 --> 17, 678 --> 5, 222 --> 1, 872 --> 8, 214 --> 1, 630 --> 4 )
[LOG] Average clause size reduction: 184.197 --> 1.50704 (185.333 --> 0.666667, 234.857 --> 2.42857, 225 --> 1.5, 221.667 --> 2.16667, 174.667 --> 1, 172 --> 0.666667, 190.5 --> 1.75, 166.667 --> 1, 123 --> 0.5, 121 --> 0.5, 158.667 --> 1, 187.2 --> 2, 197.143 --> 2.42857, 169.5 --> 1.25, 111 --> 0.5, 174.4 --> 1.6, 107 --> 0.5, 157.5 --> 1 )
[LOG] Overall execution time: 0.07071 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 297 54 2 1 241
Raw AIGER output size: aag 434 36 2 1 393
=====================  add20n.aag =====================
[LOG] Relation determinization time: 0.104301 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 183 new AND gates.
[LOG] Size before ABC: 390 AND gates.
[LOG] Size after ABC: 165 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.089272/0 sec (0.003686/0 sec, 0.003572/0 sec, 0.003859/0 sec, 0.00412/0 sec, 0.004246/0 sec, 0.005805/0 sec, 0.00496/0 sec, 0.003617/0 sec, 0.004344/0 sec, 0.004353/0 sec, 0.003836/0 sec, 0.006296/0 sec, 0.003862/0 sec, 0.004351/0 sec, 0.005968/0 sec, 0.003629/0 sec, 0.004348/0 sec, 0.005511/0 sec, 0.00458/0 sec, 0.004329/0 sec )
[LOG] Nr of iterations: 75 (2, 2, 2, 4, 3, 7, 5, 2, 3, 4, 2, 9, 2, 3, 7, 2, 3, 7, 3, 3 )
[LOG] Total clause computation time: 0.006993/0 sec (0.000149/0.000149 sec, 0.000148/0.000148 sec, 0.000157/0.000157 sec, 0.000295/0.000295 sec, 0.000388/0.000388 sec, 0.000737/0.000737 sec, 0.000401/0.000401 sec, 0.00018/0.00018 sec, 0.000258/0.000258 sec, 0.000323/0.000323 sec, 0.000175/0.000175 sec, 0.000885/0.000885 sec, 0.000177/0.000177 sec, 0.000274/0.000274 sec, 0.000682/0.000682 sec, 0.000183/0.000183 sec, 0.000304/0.000304 sec, 0.000624/0.000624 sec, 0.000275/0.000275 sec, 0.000378/0.000378 sec )
[LOG] Total clause minimization time: 0.014635/0 sec (0.000272/0.000272 sec, 0.000177/0.000177 sec, 0.000194/0.000194 sec, 0.000697/0.000697 sec, 0.000374/0.000374 sec, 0.001678/0.001678 sec, 0.001028/0.001028 sec, 0.000179/0.000179 sec, 0.000828/0.000828 sec, 0.000849/0.000849 sec, 0.00019/0.00019 sec, 0.001915/0.001915 sec, 0.000242/0.000242 sec, 0.000474/0.000474 sec, 0.002045/0.002045 sec, 0.000169/0.000169 sec, 0.000508/0.000508 sec, 0.001479/0.001479 sec, 0.00067/0.00067 sec, 0.000667/0.000667 sec )
[LOG] Total clause size reduction: 20062 --> 114 (406 --> 1, 402 --> 1, 398 --> 1, 1182 --> 7, 780 --> 3, 2316 --> 15, 1528 --> 8, 378 --> 1, 748 --> 3, 1110 --> 7, 366 --> 1, 2896 --> 18, 358 --> 1, 708 --> 4, 2100 --> 16, 346 --> 1, 684 --> 4, 2028 --> 13, 668 --> 5, 660 --> 4 )
[LOG] Average clause size reduction: 267.493 --> 1.52 (203 --> 0.5, 201 --> 0.5, 199 --> 0.5, 295.5 --> 1.75, 260 --> 1, 330.857 --> 2.14286, 305.6 --> 1.6, 189 --> 0.5, 249.333 --> 1, 277.5 --> 1.75, 183 --> 0.5, 321.778 --> 2, 179 --> 0.5, 236 --> 1.33333, 300 --> 2.28571, 173 --> 0.5, 228 --> 1.33333, 289.714 --> 1.85714, 222.667 --> 1.66667, 220 --> 1.33333 )
[LOG] Overall execution time: 0.109091 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.31 sec (Real time) / 0.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.17 sec (Real time) / 0.16 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 427 60 2 1 365
Raw AIGER output size: aag 592 40 2 1 548
=====================  add20y.aag =====================
[LOG] Relation determinization time: 0.08241 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 169 new AND gates.
[LOG] Size before ABC: 296 AND gates.
[LOG] Size after ABC: 157 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.070728/0 sec (0.002878/0 sec, 0.002442/0 sec, 0.002839/0 sec, 0.002837/0 sec, 0.003179/0 sec, 0.004092/0 sec, 0.002782/0 sec, 0.002995/0 sec, 0.002692/0 sec, 0.002884/0 sec, 0.005272/0 sec, 0.003104/0 sec, 0.00422/0 sec, 0.003983/0 sec, 0.004394/0 sec, 0.004397/0 sec, 0.005352/0 sec, 0.003779/0 sec, 0.003294/0 sec, 0.003313/0 sec )
[LOG] Nr of iterations: 73 (3, 2, 3, 2, 3, 6, 2, 3, 2, 2, 8, 2, 5, 5, 5, 5, 6, 4, 3, 2 )
[LOG] Total clause computation time: 0.009097/0 sec (0.000286/0.000286 sec, 0.000174/0.000174 sec, 0.000242/0.000242 sec, 0.000265/0.000265 sec, 0.000339/0.000339 sec, 0.000639/0.000639 sec, 0.000362/0.000362 sec, 0.000357/0.000357 sec, 0.000271/0.000271 sec, 0.000374/0.000374 sec, 0.00097/0.00097 sec, 0.000307/0.000307 sec, 0.000522/0.000522 sec, 0.000597/0.000597 sec, 0.000809/0.000809 sec, 0.000618/0.000618 sec, 0.000652/0.000652 sec, 0.000489/0.000489 sec, 0.000454/0.000454 sec, 0.00037/0.00037 sec )
[LOG] Total clause minimization time: 0.013882/0 sec (0.000289/0.000289 sec, 0.000199/0.000199 sec, 0.00027/0.00027 sec, 0.00032/0.00032 sec, 0.000441/0.000441 sec, 0.001189/0.001189 sec, 0.00022/0.00022 sec, 0.000524/0.000524 sec, 0.000232/0.000232 sec, 0.000229/0.000229 sec, 0.001982/0.001982 sec, 0.000338/0.000338 sec, 0.001261/0.001261 sec, 0.000781/0.000781 sec, 0.000946/0.000946 sec, 0.001347/0.001347 sec, 0.001849/0.001849 sec, 0.000759/0.000759 sec, 0.000383/0.000383 sec, 0.000323/0.000323 sec )
[LOG] Total clause size reduction: 14186 --> 114 (620 --> 2, 306 --> 1, 604 --> 2, 298 --> 1, 588 --> 3, 1450 --> 13, 286 --> 1, 564 --> 5, 278 --> 1, 274 --> 1, 1890 --> 22, 266 --> 1, 1048 --> 11, 1032 --> 8, 1016 --> 8, 1000 --> 9, 1230 --> 15, 726 --> 7, 476 --> 2, 234 --> 1 )
[LOG] Average clause size reduction: 194.329 --> 1.56164 (206.667 --> 0.666667, 153 --> 0.5, 201.333 --> 0.666667, 149 --> 0.5, 196 --> 1, 241.667 --> 2.16667, 143 --> 0.5, 188 --> 1.66667, 139 --> 0.5, 137 --> 0.5, 236.25 --> 2.75, 133 --> 0.5, 209.6 --> 2.2, 206.4 --> 1.6, 203.2 --> 1.6, 200 --> 1.8, 205 --> 2.5, 181.5 --> 1.75, 158.667 --> 0.666667, 117 --> 0.5 )
[LOG] Overall execution time: 0.085971 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.29 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 331 60 2 1 269
Raw AIGER output size: aag 488 40 2 1 438
=====================  cnt2n.aag =====================
[LOG] Relation determinization time: 0.002418 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000286/0 sec (0.000286/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.003777 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 35 2 3 1 30
Raw AIGER output size: aag 35 1 3 1 31
=====================  cnt2y.aag =====================
[LOG] Relation determinization time: 0.002197 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000152/0 sec (0.000152/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.003253 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 16 2 3 1 11
Raw AIGER output size: aag 16 1 3 1 12
=====================  cnt3n.aag =====================
[LOG] Relation determinization time: 0.002625 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000404/0 sec (0.000404/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.003889 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 4 1 45
Raw AIGER output size: aag 51 1 4 1 46
=====================  cnt3y.aag =====================
[LOG] Relation determinization time: 0.002332 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.000201/0 sec (0.000201/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.003613 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 23 2 4 1 17
Raw AIGER output size: aag 23 1 4 1 18
=====================  cnt4n.aag =====================
[LOG] Relation determinization time: 0.002792 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000525/0 sec (0.000525/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.004096 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 67 2 5 1 60
Raw AIGER output size: aag 67 1 5 1 61
=====================  cnt4y.aag =====================
[LOG] Relation determinization time: 0.002131 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000234/0 sec (0.000234/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.003431 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 30 2 5 1 23
Raw AIGER output size: aag 30 1 5 1 24
=====================  cnt5n.aag =====================
[LOG] Relation determinization time: 0.002903 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00068/0 sec (0.00068/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.004471 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 83 2 6 1 75
Raw AIGER output size: aag 83 1 6 1 76
=====================  cnt5y.aag =====================
[LOG] Relation determinization time: 0.002372 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.000301/0 sec (0.000301/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.003549 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 2 6 1 29
Raw AIGER output size: aag 37 1 6 1 30
=====================  cnt6n.aag =====================
[LOG] Relation determinization time: 0.003186 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000833/0 sec (0.000833/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.004951 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 2 7 1 90
Raw AIGER output size: aag 99 1 7 1 91
=====================  cnt6y.aag =====================
[LOG] Relation determinization time: 0.002463 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000337/0 sec (0.000337/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.003681 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 44 2 7 1 35
Raw AIGER output size: aag 44 1 7 1 36
=====================  cnt7n.aag =====================
[LOG] Relation determinization time: 0.003576 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00092/0 sec (0.00092/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 3.4e-05/0 sec (3.4e-05/3.4e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.005257 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 115 2 8 1 105
Raw AIGER output size: aag 115 1 8 1 106
=====================  cnt7y.aag =====================
[LOG] Relation determinization time: 0.00244 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000335/0 sec (0.000335/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.003654 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 8 1 41
Raw AIGER output size: aag 51 1 8 1 42
=====================  cnt8n.aag =====================
[LOG] Relation determinization time: 0.003786 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001069/0 sec (0.001069/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.005639 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.29 sec (Real time) / 0.26 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 131 2 9 1 120
Raw AIGER output size: aag 131 1 9 1 121
=====================  cnt8y.aag =====================
[LOG] Relation determinization time: 0.002674 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000446/0 sec (0.000446/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.003959 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.18 sec (Real time) / 0.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 58 2 9 1 47
Raw AIGER output size: aag 58 1 9 1 48
=====================  cnt9n.aag =====================
[LOG] Relation determinization time: 0.004098 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001161/0 sec (0.001161/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 2e-06/0 sec (2e-06/2e-06 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.005869 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.78 sec (Real time) / 0.74 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 147 2 10 1 135
Raw AIGER output size: aag 147 1 10 1 136
=====================  cnt9y.aag =====================
[LOG] Relation determinization time: 0.002804 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000476/0 sec (0.000476/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.004249 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.43 sec (Real time) / 0.41 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 65 2 10 1 53
Raw AIGER output size: aag 65 1 10 1 54
=====================  cnt10n.aag =====================
[LOG] Relation determinization time: 0.004296 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001329/0 sec (0.001329/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.006159 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.28 sec (Real time) / 2.17 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 2 11 1 150
Raw AIGER output size: aag 163 1 11 1 151
=====================  cnt10y.aag =====================
[LOG] Relation determinization time: 0.002904 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.000505/0 sec (0.000505/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.004315 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.71 sec (Real time) / 1.63 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 2 11 1 59
Raw AIGER output size: aag 72 1 11 1 60
=====================  cnt11n.aag =====================
[LOG] Relation determinization time: 0.004482 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.001341/0 sec (0.001341/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.006549 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.67 sec (Real time) / 6.44 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 179 2 12 1 165
Raw AIGER output size: aag 179 1 12 1 166
=====================  cnt11y.aag =====================
[LOG] Relation determinization time: 0.003114 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.000617/0 sec (0.000617/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.004703 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.17 sec (Real time) / 4.92 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 79 2 12 1 65
Raw AIGER output size: aag 79 1 12 1 66
=====================  cnt15n.aag =====================
[LOG] Relation determinization time: 0.005439 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001933/0 sec (0.001933/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 2e-06/0 sec (2e-06/2e-06 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.008116 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 842.10 sec (Real time) / 828.10 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 243 2 16 1 225
Raw AIGER output size: aag 243 1 16 1 226
=====================  cnt15y.aag =====================
[LOG] Relation determinization time: 0.002502 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00065/0 sec (0.00065/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.003874 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 479.62 sec (Real time) / 469.19 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 107 2 16 1 89
Raw AIGER output size: aag 107 1 16 1 90
=====================  cnt20n.aag =====================
[LOG] Relation determinization time: 0.004006 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001914/0 sec (0.001914/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.006384 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.24 sec (Real time) / 9923.43 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 323 2 21 1 300
Raw AIGER output size: aag 323 1 21 1 301
=====================  cnt20y.aag =====================
[LOG] Relation determinization time: 0.002185 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000762/0 sec (0.000762/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.003433 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.33 sec (Real time) / 9918.71 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 142 2 21 1 119
Raw AIGER output size: aag 142 1 21 1 120
=====================  cnt25n.aag =====================
[LOG] Relation determinization time: 0.004718 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002346/0 sec (0.002346/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 5.6e-05/0 sec (5.6e-05/5.6e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.00786 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.36 sec (Real time) / 9919.25 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 403 2 26 1 375
Raw AIGER output size: aag 403 1 26 1 376
=====================  cnt25y.aag =====================
[LOG] Relation determinization time: 0.002441 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000932/0 sec (0.000932/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.003875 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.41 sec (Real time) / 9921.57 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 177 2 26 1 149
Raw AIGER output size: aag 177 1 26 1 150
=====================  cnt30n.aag =====================
[LOG] Relation determinization time: 0.005708 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.002873/0 sec (0.002873/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.009591 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.27 sec (Real time) / 9922.58 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 483 2 31 1 450
Raw AIGER output size: aag 483 1 31 1 451
=====================  cnt30y.aag =====================
[LOG] Relation determinization time: 0.002778 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001123/0 sec (0.001123/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.004498 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.54 sec (Real time) / 9911.40 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 212 2 31 1 179
Raw AIGER output size: aag 212 1 31 1 180
=====================  mv2n.aag =====================
[LOG] Relation determinization time: 0.001252 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000174/0 sec (0.000174/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.001899 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 24 2 3 1 19
Raw AIGER output size: aag 24 1 3 1 20
=====================  mv2y.aag =====================
[LOG] Relation determinization time: 0.001208 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000143/0 sec (0.000143/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.001848 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 18 2 3 1 13
Raw AIGER output size: aag 18 1 3 1 14
=====================  mvs2n.aag =====================
[LOG] Relation determinization time: 0.001237 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000228/0 sec (0.000228/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.6e-05/0 sec (1.6e-05/1.6e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.001873 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 2 3 1 26
Raw AIGER output size: aag 31 1 3 1 27
=====================  mvs2y.aag =====================
[LOG] Relation determinization time: 0.001295 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000128/0 sec (0.000128/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002127 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 15 2 3 1 10
Raw AIGER output size: aag 15 1 3 1 11
=====================  mv4n.aag =====================
[LOG] Relation determinization time: 0.00296 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001477/0 sec (0.000662/0 sec, 0.000425/0 sec, 0.00039/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 9.2e-05/0 sec (6.1e-05/6.1e-05 sec, 3.1e-05/3.1e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 9.1e-05/0 sec (9.1e-05/9.1e-05 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 128 --> 4 (128 --> 4, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 25.6 --> 0.8 (42.6667 --> 1.33333, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.00382 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 80 6 5 1 69
Raw AIGER output size: aag 80 3 5 1 72
=====================  mv4y.aag =====================
[LOG] Relation determinization time: 0.002438 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001131/0 sec (0.000495/0 sec, 0.000336/0 sec, 0.0003/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 0.000151/0 sec (5.8e-05/5.8e-05 sec, 5.4e-05/5.4e-05 sec, 3.9e-05/3.9e-05 sec )
[LOG] Total clause minimization time: 0.000103/0 sec (0.000103/0.000103 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 66 --> 4 (66 --> 4, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 13.2 --> 0.8 (22 --> 1.33333, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003208 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 52 6 5 1 41
Raw AIGER output size: aag 52 3 5 1 44
=====================  mvs4n.aag =====================
[LOG] Relation determinization time: 0.002699 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001374/0 sec (0.000629/0 sec, 0.000382/0 sec, 0.000363/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 0.000132/0 sec (7.1e-05/7.1e-05 sec, 3.4e-05/3.4e-05 sec, 2.7e-05/2.7e-05 sec )
[LOG] Total clause minimization time: 0.00013/0 sec (0.00013/0.00013 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 72 --> 4 (72 --> 4, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 14.4 --> 0.8 (24 --> 1.33333, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003452 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 69 6 5 1 58
Raw AIGER output size: aag 69 3 5 1 61
=====================  mvs4y.aag =====================
[LOG] Relation determinization time: 0.001994 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000748/0 sec (0.000328/0 sec, 0.000225/0 sec, 0.000195/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 5.3e-05/0 sec (3.5e-05/3.5e-05 sec, 1.8e-05/1.8e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 4.2e-05/0 sec (4.2e-05/4.2e-05 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 40 --> 4 (40 --> 4, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 8 --> 0.8 (13.3333 --> 1.33333, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002716 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 6 5 1 26
Raw AIGER output size: aag 37 3 5 1 29
=====================  mv8n.aag =====================
[LOG] Relation determinization time: 0.021612 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.017172/0 sec (0.00893/0 sec, 0.001568/0 sec, 0.001428/0 sec, 0.001326/0 sec, 0.001271/0 sec, 0.001334/0 sec, 0.001315/0 sec )
[LOG] Nr of iterations: 39 (33, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.00223/0 sec (0.001365/0.001365 sec, 0.000254/0.000254 sec, 0.000205/0.000205 sec, 0.000149/0.000149 sec, 0.000124/0.000124 sec, 0.000132/0.000132 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0.00619/0 sec (0.00619/0.00619 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 4864 --> 192 (4864 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 124.718 --> 4.92308 (147.394 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.023119 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 192 14 9 1 169
Raw AIGER output size: aag 192 7 9 1 176
=====================  mv8y.aag =====================
[LOG] Relation determinization time: 0.015725 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01277/0 sec (0.006197/0 sec, 0.001317/0 sec, 0.001134/0 sec, 0.001103/0 sec, 0.001033/0 sec, 0.001022/0 sec, 0.000964/0 sec )
[LOG] Nr of iterations: 39 (33, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.002671/0 sec (0.00119/0.00119 sec, 0.000409/0.000409 sec, 0.000292/0.000292 sec, 0.000262/0.000262 sec, 0.000173/0.000173 sec, 0.000208/0.000208 sec, 0.000137/0.000137 sec )
[LOG] Total clause minimization time: 0.004131/0 sec (0.004131/0.004131 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2336 --> 192 (2336 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 59.8974 --> 4.92308 (70.7879 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.016922 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 120 14 9 1 97
Raw AIGER output size: aag 120 7 9 1 104
=====================  mvs8n.aag =====================
[LOG] Relation determinization time: 0.015329 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.012009/0 sec (0.005402/0 sec, 0.001288/0 sec, 0.001142/0 sec, 0.001066/0 sec, 0.001042/0 sec, 0.001063/0 sec, 0.001006/0 sec )
[LOG] Nr of iterations: 39 (33, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.001836/0 sec (0.000914/0.000914 sec, 0.000256/0.000256 sec, 0.000211/0.000211 sec, 0.000154/0.000154 sec, 0.000122/0.000122 sec, 9.4e-05/9.4e-05 sec, 8.5e-05/8.5e-05 sec )
[LOG] Total clause minimization time: 0.003412/0 sec (0.003412/0.003412 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2432 --> 192 (2432 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 62.359 --> 4.92308 (73.697 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.016461 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 145 14 9 1 122
Raw AIGER output size: aag 145 7 9 1 129
=====================  mvs8y.aag =====================
[LOG] Relation determinization time: 0.010349 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.007649/0 sec (0.003251/0 sec, 0.000934/0 sec, 0.000738/0 sec, 0.000705/0 sec, 0.000681/0 sec, 0.000682/0 sec, 0.000658/0 sec )
[LOG] Nr of iterations: 39 (33, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.001139/0 sec (0.00062/0.00062 sec, 0.000225/0.000225 sec, 0.000114/0.000114 sec, 7.7e-05/7.7e-05 sec, 5.8e-05/5.8e-05 sec, 4.4e-05/4.4e-05 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0.002017/0 sec (0.002017/0.002017 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1280 --> 192 (1280 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 32.8205 --> 4.92308 (38.7879 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.011337 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 81 14 9 1 58
Raw AIGER output size: aag 81 7 9 1 65
=====================  mv12n.aag =====================
[LOG] Relation determinization time: 0.524333 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 5130 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.482526/1 sec (0.298002/1 sec, 0.031978/0 sec, 0.024091/0 sec, 0.019267/0 sec, 0.012157/0 sec, 0.016105/0 sec, 0.014854/0 sec, 0.01458/0 sec, 0.014135/0 sec, 0.016585/0 sec, 0.020772/0 sec )
[LOG] Nr of iterations: 523 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.069764/0 sec (0.032921/0.032921 sec, 0.02032/0.02032 sec, 0.008734/0.008734 sec, 0.002762/0.002762 sec, 0.001202/0.001202 sec, 0.001058/0.001058 sec, 0.000637/0.000637 sec, 0.000659/0.000659 sec, 0.00079/0.00079 sec, 0.000675/0.000675 sec, 6e-06/6e-06 sec )
[LOG] Total clause minimization time: 0.258668/1 sec (0.258668/0.258668 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 122880 --> 5120 (122880 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 234.952 --> 9.78967 (239.532 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.527279 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.67 sec (Real time) / 0.64 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 304 22 13 1 269
Raw AIGER output size: aag 304 11 13 1 280
=====================  mv12y.aag =====================
[LOG] Relation determinization time: 0.414006 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 5130 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.38944/0 sec (0.253716/0 sec, 0.028808/0 sec, 0.018293/0 sec, 0.013484/0 sec, 0.011471/0 sec, 0.011394/0 sec, 0.010827/0 sec, 0.01067/0 sec, 0.009635/0 sec, 0.010291/0 sec, 0.010851/0 sec )
[LOG] Nr of iterations: 523 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.061331/0 sec (0.024725/0.024725 sec, 0.019136/0.019136 sec, 0.008138/0.008138 sec, 0.003167/0.003167 sec, 0.001482/0.001482 sec, 0.001011/0.001011 sec, 0.000844/0.000844 sec, 0.000811/0.000811 sec, 0.000599/0.000599 sec, 0.000806/0.000806 sec, 0.000612/0.000612 sec )
[LOG] Total clause minimization time: 0.224064/0 sec (0.224064/0.224064 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 57856 --> 5120 (57856 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 110.623 --> 9.78967 (112.78 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.415759 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.55 sec (Real time) / 0.51 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 188 22 13 1 153
Raw AIGER output size: aag 188 11 13 1 164
=====================  mvs12n.aag =====================
[LOG] Relation determinization time: 0.376065 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 5130 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.348099/0 sec (0.210591/0 sec, 0.027334/0 sec, 0.018317/0 sec, 0.013415/0 sec, 0.011711/0 sec, 0.011561/0 sec, 0.011927/0 sec, 0.011138/0 sec, 0.01032/0 sec, 0.010344/0 sec, 0.011441/0 sec )
[LOG] Nr of iterations: 523 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.055308/0 sec (0.022505/0.022505 sec, 0.017236/0.017236 sec, 0.008154/0.008154 sec, 0.00275/0.00275 sec, 0.001278/0.001278 sec, 0.000827/0.000827 sec, 0.000639/0.000639 sec, 0.000509/0.000509 sec, 0.000484/0.000484 sec, 0.000477/0.000477 sec, 0.000449/0.000449 sec )
[LOG] Total clause minimization time: 0.182747/0 sec (0.182747/0.182747 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 59392 --> 5120 (59392 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 113.56 --> 9.78967 (115.774 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.37765 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.51 sec (Real time) / 0.47 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 221 22 13 1 186
Raw AIGER output size: aag 221 11 13 1 197
=====================  mvs12y.aag =====================
[LOG] Relation determinization time: 0.252787 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 5130 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.229197/0 sec (0.09762/0 sec, 0.032561/0 sec, 0.016984/0 sec, 0.011814/0 sec, 0.009542/0 sec, 0.009988/0 sec, 0.011123/0 sec, 0.010422/0 sec, 0.00986/0 sec, 0.009936/0 sec, 0.009347/0 sec )
[LOG] Nr of iterations: 523 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.052762/0 sec (0.015329/0.015329 sec, 0.023447/0.023447 sec, 0.007893/0.007893 sec, 0.00271/0.00271 sec, 0.001063/0.001063 sec, 0.000675/0.000675 sec, 0.000501/0.000501 sec, 0.000414/0.000414 sec, 0.000384/0.000384 sec, 0.000345/0.000345 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0.077836/0 sec (0.077836/0.077836 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 30720 --> 5120 (30720 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 58.738 --> 9.78967 (59.883 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.253883 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.39 sec (Real time) / 0.34 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 125 22 13 1 90
Raw AIGER output size: aag 125 11 13 1 101
=====================  mv16n.aag =====================
[LOG] Relation determinization time: 18.0192 sec CPU time.
[LOG] Relation determinization time: 18 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 114702 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 17.1401/18 sec (7.94041/8 sec, 1.92948/2 sec, 2.79396/2 sec, 0.748626/1 sec, 0.413614/1 sec, 0.36515/0 sec, 0.369166/1 sec, 0.329412/0 sec, 0.303739/0 sec, 0.286375/1 sec, 0.308493/0 sec, 0.311151/0 sec, 0.341015/1 sec, 0.382268/0 sec, 0.317233/1 sec )
[LOG] Nr of iterations: 8207 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 5.64815/5 sec (0.821415/0.821415 sec, 1.68112/1.68112 sec, 2.51159/2.51159 sec, 0.402639/0.402639 sec, 0.087339/0.087339 sec, 0.046348/0.046348 sec, 0.026139/0.026139 sec, 0.015756/0.015756 sec, 0.010552/0.010552 sec, 0.008974/0.008974 sec, 0.008464/0.008464 sec, 0.008365/0.008365 sec, 0.00924/0.00924 sec, 0.010201/0.010201 sec, 3e-06/3e-06 sec )
[LOG] Total clause minimization time: 7.0142/7 sec (7.0142/7.0142 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2686976 --> 114688 (2686976 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 327.401 --> 13.9744 (327.96 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 18.0222 sec CPU time.
[LOG] Overall execution time: 18 sec real time.
Synthesis time: 18.21 sec (Real time) / 18.05 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 416 30 17 1 369
Raw AIGER output size: aag 416 15 17 1 384
=====================  mv16y.aag =====================
[LOG] Relation determinization time: 24.9342 sec CPU time.
[LOG] Relation determinization time: 25 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 114702 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 23.9574/24 sec (6.22698/6 sec, 11.0348/11 sec, 1.96516/2 sec, 0.759222/1 sec, 0.353851/1 sec, 0.280188/0 sec, 0.366976/0 sec, 0.351706/1 sec, 0.288713/0 sec, 0.353311/0 sec, 0.354869/0 sec, 0.38483/0 sec, 0.29972/1 sec, 0.454393/0 sec, 0.482717/1 sec )
[LOG] Nr of iterations: 8207 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 13.7029/12 sec (0.607701/0.607701 sec, 10.7777/10.7777 sec, 1.66498/1.66498 sec, 0.420056/0.420056 sec, 0.081646/0.081646 sec, 0.037888/0.037888 sec, 0.025795/0.025795 sec, 0.014558/0.014558 sec, 0.011814/0.011814 sec, 0.010951/0.010951 sec, 0.011326/0.011326 sec, 0.008887/0.008887 sec, 0.008683/0.008683 sec, 0.00996/0.00996 sec, 0.010952/0.010952 sec )
[LOG] Total clause minimization time: 5.50951/6 sec (5.50951/5.50951 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1253376 --> 114688 (1253376 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 152.72 --> 13.9744 (152.981 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 24.9366 sec CPU time.
[LOG] Overall execution time: 25 sec real time.
Synthesis time: 25.13 sec (Real time) / 24.91 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 256 30 17 1 209
Raw AIGER output size: aag 256 15 17 1 224
=====================  mvs16n.aag =====================
[LOG] Relation determinization time: 23.4138 sec CPU time.
[LOG] Relation determinization time: 24 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 114702 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 22.3435/24 sec (6.0775/6 sec, 9.73768/10 sec, 1.90296/2 sec, 0.620743/1 sec, 0.418215/0 sec, 0.344286/1 sec, 0.450568/0 sec, 0.370624/1 sec, 0.353151/0 sec, 0.386555/1 sec, 0.358389/0 sec, 0.407677/0 sec, 0.319363/1 sec, 0.313161/0 sec, 0.282626/1 sec )
[LOG] Nr of iterations: 8207 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 12.205/12 sec (0.54529/0.54529 sec, 9.48074/9.48074 sec, 1.57692/1.57692 sec, 0.328686/0.328686 sec, 0.120682/0.120682 sec, 0.045137/0.045137 sec, 0.023466/0.023466 sec, 0.015811/0.015811 sec, 0.013166/0.013166 sec, 0.011117/0.011117 sec, 0.010569/0.010569 sec, 0.008909/0.008909 sec, 0.00872/0.00872 sec, 0.007916/0.007916 sec, 0.007884/0.007884 sec )
[LOG] Total clause minimization time: 5.42245/6 sec (5.42245/5.42245 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1277952 --> 114688 (1277952 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 155.715 --> 13.9744 (155.981 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 23.4161 sec CPU time.
[LOG] Overall execution time: 24 sec real time.
Synthesis time: 23.61 sec (Real time) / 23.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 297 30 17 1 250
Raw AIGER output size: aag 297 15 17 1 265
=====================  mvs16y.aag =====================
[LOG] Relation determinization time: 18.5603 sec CPU time.
[LOG] Relation determinization time: 19 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 114702 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 17.6987/17 sec (3.18774/3 sec, 8.28287/8 sec, 1.89886/2 sec, 0.693941/1 sec, 0.381398/1 sec, 0.349559/0 sec, 0.293691/0 sec, 0.249682/1 sec, 0.344283/0 sec, 0.369821/0 sec, 0.326018/0 sec, 0.321352/0 sec, 0.331305/1 sec, 0.356767/0 sec, 0.311446/0 sec )
[LOG] Nr of iterations: 8207 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 10.6655/10 sec (0.487265/0.487265 sec, 7.95912/7.95912 sec, 1.60529/1.60529 sec, 0.393532/0.393532 sec, 0.084207/0.084207 sec, 0.045535/0.045535 sec, 0.020939/0.020939 sec, 0.014383/0.014383 sec, 0.011567/0.011567 sec, 0.010053/0.010053 sec, 0.008809/0.008809 sec, 0.007875/0.007875 sec, 0.008605/0.008605 sec, 0.008296/0.008296 sec, 4e-06/4e-06 sec )
[LOG] Total clause minimization time: 2.56684/3 sec (2.56684/2.56684 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 655360 --> 114688 (655360 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 79.8538 --> 13.9744 (79.9902 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 18.5617 sec CPU time.
[LOG] Overall execution time: 19 sec real time.
Synthesis time: 18.74 sec (Real time) / 18.52 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 169 30 17 1 122
Raw AIGER output size: aag 169 15 17 1 137
=====================  mvs18n.aag =====================
[LOG] Relation determinization time: 1153.48 sec CPU time.
[LOG] Relation determinization time: 1156 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 524304 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1141.84/1144 sec (26.2843/26 sec, 878.105/880 sec, 201.019/201 sec, 11.6845/12 sec, 5.68153/5 sec, 2.23243/2 sec, 1.68898/2 sec, 1.51179/2 sec, 1.49288/1 sec, 1.47443/1 sec, 1.48411/1 sec, 1.43739/2 sec, 1.45647/2 sec, 1.43236/2 sec, 1.45714/2 sec, 1.7326/1 sec, 1.66544/2 sec )
[LOG] Nr of iterations: 32785 (32769, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 1097.41/1100 sec (5.12398/5.12398 sec, 876.54/876.54 sec, 199.451/199.451 sec, 10.2187/10.2187 sec, 4.2326/4.2326 sec, 0.760072/0.760072 sec, 0.294885/0.294885 sec, 0.13753/0.13753 sec, 0.112933/0.112933 sec, 0.08658/0.08658 sec, 0.07194/0.07194 sec, 0.07272/0.07272 sec, 0.063722/0.063722 sec, 0.061311/0.061311 sec, 0.059392/0.059392 sec, 0.064684/0.064684 sec, 0.056495/0.056495 sec )
[LOG] Total clause minimization time: 20.4732/18 sec (20.4732/20.4732 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 5767168 --> 524288 (5767168 --> 524288, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 175.909 --> 15.9917 (175.995 --> 15.9995, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 1153.48 sec CPU time.
[LOG] Overall execution time: 1156 sec real time.
Synthesis time: 1156.52 sec (Real time) / 1151.76 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 335 34 19 1 282
Raw AIGER output size: aag 335 17 19 1 299
=====================  mvs18y.aag =====================
[LOG] Relation determinization time: 1396.57 sec CPU time.
[LOG] Relation determinization time: 1401 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 524304 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1385.48/1384 sec (18.4378/19 sec, 1200.56/1203 sec, 108.957/109 sec, 36.9029/37 sec, 3.1401/3 sec, 2.20663/2 sec, 1.66866/1 sec, 1.33469/1 sec, 1.27926/1 sec, 1.51551/1 sec, 1.41909/1 sec, 1.26886/1 sec, 1.43329/1 sec, 1.47451/1 sec, 1.35234/1 sec, 1.238/1 sec, 1.29813/1 sec )
[LOG] Nr of iterations: 32785 (32769, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 1349.59/1350 sec (3.84794/3.84794 sec, 1199.06/1199.06 sec, 107.61/107.61 sec, 35.55/35.55 sec, 1.90158/1.90158 sec, 0.795251/0.795251 sec, 0.196372/0.196372 sec, 0.108701/0.108701 sec, 0.086139/0.086139 sec, 0.088026/0.088026 sec, 0.069579/0.069579 sec, 0.056686/0.056686 sec, 0.062547/0.062547 sec, 0.061138/0.061138 sec, 0.05426/0.05426 sec, 0.048205/0.048205 sec, 5e-06/5e-06 sec )
[LOG] Total clause minimization time: 13.8873/16 sec (13.8873/13.8873 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2949120 --> 524288 (2949120 --> 524288, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 89.9533 --> 15.9917 (89.9973 --> 15.9995, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 1396.57 sec CPU time.
[LOG] Overall execution time: 1401 sec real time.
Synthesis time: 1400.24 sec (Real time) / 1394.73 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 191 34 19 1 138
Raw AIGER output size: aag 191 17 19 1 155
=====================  mv20n.aag =====================
Synthesis time: 10000.37 sec (Real time) / 9972.44 sec (User CPU time)
Timeout: 1
=====================  mv20y.aag =====================
Synthesis time: 7613.08 sec (Real time) / 7586.42 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  mvs20n.aag =====================
Synthesis time: 10000.52 sec (Real time) / 9969.48 sec (User CPU time)
Timeout: 1
=====================  mvs20y.aag =====================
Synthesis time: 10000.39 sec (Real time) / 9969.28 sec (User CPU time)
Timeout: 1
=====================  mvs22n.aag =====================
Synthesis time: 8068.95 sec (Real time) / 8032.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  mvs22y.aag =====================
Synthesis time: 5842.22 sec (Real time) / 5814.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  mvs24n.aag =====================
Synthesis time: 10000.03 sec (Real time) / 9964.04 sec (User CPU time)
Timeout: 1
=====================  mvs24y.aag =====================
Synthesis time: 10000.02 sec (Real time) / 9965.30 sec (User CPU time)
Timeout: 1
=====================  mvs28n.aag =====================
Synthesis time: 10000.02 sec (Real time) / 9969.89 sec (User CPU time)
Timeout: 1
=====================  mvs28y.aag =====================
Synthesis time: 10000.05 sec (Real time) / 9967.39 sec (User CPU time)
Timeout: 1
=====================  mult2.aag =====================
[LOG] Relation determinization time: 0.002742 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 16 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001024/0 sec (0.000319/0 sec, 0.000241/0 sec, 0.000228/0 sec, 0.000236/0 sec )
[LOG] Nr of iterations: 12 (3, 2, 3, 4 )
[LOG] Total clause computation time: 0.000123/0 sec (2.9e-05/2.9e-05 sec, 3e-05/3e-05 sec, 2.7e-05/2.7e-05 sec, 3.7e-05/3.7e-05 sec )
[LOG] Total clause minimization time: 0.000101/0 sec (3.1e-05/3.1e-05 sec, 2.2e-05/2.2e-05 sec, 2.5e-05/2.5e-05 sec, 2.3e-05/2.3e-05 sec )
[LOG] Total clause size reduction: 147 --> 8 (50 --> 2, 21 --> 1, 34 --> 2, 42 --> 3 )
[LOG] Average clause size reduction: 12.25 --> 0.666667 (16.6667 --> 0.666667, 10.5 --> 0.5, 11.3333 --> 0.666667, 10.5 --> 0.75 )
[LOG] Overall execution time: 0.003621 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 32 8 0 1 24
Raw AIGER output size: aag 40 4 0 1 32
=====================  mult4.aag =====================
[LOG] Relation determinization time: 0.014664 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 104 new AND gates.
[LOG] Size before ABC: 155 AND gates.
[LOG] Size after ABC: 102 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.011225/0 sec (0.001381/0 sec, 0.000825/0 sec, 0.001796/0 sec, 0.001001/0 sec, 0.002506/0 sec, 0.00102/0 sec, 0.001276/0 sec, 0.00142/0 sec )
[LOG] Nr of iterations: 36 (5, 2, 6, 3, 9, 2, 4, 5 )
[LOG] Total clause computation time: 0.001668/0 sec (0.000189/0.000189 sec, 7.2e-05/7.2e-05 sec, 0.000332/0.000332 sec, 9.7e-05/9.7e-05 sec, 0.000495/0.000495 sec, 9.1e-05/9.1e-05 sec, 0.000129/0.000129 sec, 0.000263/0.000263 sec )
[LOG] Total clause minimization time: 0.003205/0 sec (0.000284/0.000284 sec, 6e-05/6e-05 sec, 0.000737/0.000737 sec, 0.000162/0.000162 sec, 0.001203/0.001203 sec, 0.000104/0.000104 sec, 0.000348/0.000348 sec, 0.000307/0.000307 sec )
[LOG] Total clause size reduction: 3367 --> 62 (548 --> 6, 133 --> 1, 645 --> 17, 242 --> 3, 936 --> 21, 112 --> 1, 327 --> 7, 424 --> 6 )
[LOG] Average clause size reduction: 93.5278 --> 1.72222 (109.6 --> 1.2, 66.5 --> 0.5, 107.5 --> 2.83333, 80.6667 --> 1, 104 --> 2.33333, 56 --> 0.5, 81.75 --> 1.75, 84.8 --> 1.2 )
[LOG] Overall execution time: 0.015835 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 144 16 0 1 128
Raw AIGER output size: aag 246 8 0 1 232
=====================  mult5.aag =====================
[LOG] Relation determinization time: 0.056555 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 234 new AND gates.
[LOG] Size before ABC: 457 AND gates.
[LOG] Size after ABC: 233 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.05077/0 sec (0.001795/0 sec, 0.004288/0 sec, 0.002763/0 sec, 0.005698/0 sec, 0.010331/0 sec, 0.00194/0 sec, 0.003922/0 sec, 0.007096/0 sec, 0.004134/0 sec, 0.008803/0 sec )
[LOG] Nr of iterations: 80 (2, 9, 6, 10, 16, 2, 4, 10, 6, 15 )
[LOG] Total clause computation time: 0.006695/0 sec (0.000117/0.000117 sec, 0.000616/0.000616 sec, 0.00037/0.00037 sec, 0.000734/0.000734 sec, 0.00129/0.00129 sec, 0.000123/0.000123 sec, 0.000418/0.000418 sec, 0.000802/0.000802 sec, 0.000459/0.000459 sec, 0.001766/0.001766 sec )
[LOG] Total clause minimization time: 0.02806/0 sec (0.000215/0.000215 sec, 0.002516/0.002516 sec, 0.001118/0.001118 sec, 0.003388/0.003388 sec, 0.007503/0.007503 sec, 0.000165/0.000165 sec, 0.001823/0.001823 sec, 0.004274/0.004274 sec, 0.001779/0.001779 sec, 0.005279/0.005279 sec )
[LOG] Total clause size reduction: 14428 --> 272 (228 --> 1, 1800 --> 33, 1100 --> 15, 1944 --> 37, 3165 --> 66, 204 --> 1, 603 --> 13, 1773 --> 43, 965 --> 13, 2646 --> 50 )
[LOG] Average clause size reduction: 180.35 --> 3.4 (114 --> 0.5, 200 --> 3.66667, 183.333 --> 2.5, 194.4 --> 3.7, 197.812 --> 4.125, 102 --> 0.5, 150.75 --> 3.25, 177.3 --> 4.3, 160.833 --> 2.16667, 176.4 --> 3.33333 )
[LOG] Overall execution time: 0.058184 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.20 sec (Real time) / 0.20 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.13 sec (Real time) / 0.13 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 237 20 0 1 217
Raw AIGER output size: aag 470 10 0 1 451
=====================  mult6.aag =====================
[LOG] Relation determinization time: 0.087953 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 295 new AND gates.
[LOG] Size before ABC: 613 AND gates.
[LOG] Size after ABC: 288 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.081326/0 sec (0.009352/0 sec, 0.007569/0 sec, 0.004288/0 sec, 0.005669/0 sec, 0.006739/0 sec, 0.002893/0 sec, 0.002653/0 sec, 0.010362/0 sec, 0.003531/0 sec, 0.01147/0 sec, 0.003167/0 sec, 0.013633/0 sec )
[LOG] Nr of iterations: 87 (16, 7, 5, 7, 8, 3, 3, 8, 3, 10, 2, 15 )
[LOG] Total clause computation time: 0.009199/0 sec (0.00178/0.00178 sec, 0.000721/0.000721 sec, 0.000454/0.000454 sec, 0.000551/0.000551 sec, 0.000656/0.000656 sec, 0.000206/0.000206 sec, 0.000246/0.000246 sec, 0.000903/0.000903 sec, 0.000424/0.000424 sec, 0.0015/0.0015 sec, 0.00015/0.00015 sec, 0.001608/0.001608 sec )
[LOG] Total clause minimization time: 0.046953/0 sec (0.005596/0.005596 sec, 0.004977/0.004977 sec, 0.001926/0.001926 sec, 0.003133/0.003133 sec, 0.004058/0.004058 sec, 0.000621/0.000621 sec, 0.000311/0.000311 sec, 0.007389/0.007389 sec, 0.000919/0.000919 sec, 0.007726/0.007726 sec, 0.000639/0.000639 sec, 0.009658/0.009658 sec )
[LOG] Total clause size reduction: 23578 --> 338 (5070 --> 61, 2004 --> 30, 1320 --> 19, 1956 --> 25, 2247 --> 33, 628 --> 5, 622 --> 2, 2149 --> 51, 604 --> 6, 2655 --> 44, 291 --> 1, 4032 --> 61 )
[LOG] Average clause size reduction: 271.011 --> 3.88506 (316.875 --> 3.8125, 286.286 --> 4.28571, 264 --> 3.8, 279.429 --> 3.57143, 280.875 --> 4.125, 209.333 --> 1.66667, 207.333 --> 0.666667, 268.625 --> 6.375, 201.333 --> 2, 265.5 --> 4.4, 145.5 --> 0.5, 268.8 --> 4.06667 )
[LOG] Overall execution time: 0.089968 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.31 sec (Real time) / 0.27 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.49 sec (Real time) / 0.47 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.00 sec (Real time) / 1.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 346 24 0 1 322
Raw AIGER output size: aag 634 12 0 1 617
=====================  mult7.aag =====================
[LOG] Relation determinization time: 0.369709 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 955 new AND gates.
[LOG] Size before ABC: 1445 AND gates.
[LOG] Size after ABC: 953 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.352437/0 sec (0.010247/0 sec, 0.018406/0 sec, 0.034451/0 sec, 0.017691/0 sec, 0.022529/0 sec, 0.029941/0 sec, 0.005317/0 sec, 0.1006/0 sec, 0.021069/0 sec, 0.024992/0 sec, 0.006125/0 sec, 0.013217/0 sec, 0.028402/0 sec, 0.01945/0 sec )
[LOG] Nr of iterations: 186 (6, 15, 28, 11, 13, 18, 3, 39, 9, 7, 3, 6, 18, 10 )
[LOG] Total clause computation time: 0.039504/0 sec (0.001549/0.001549 sec, 0.002492/0.002492 sec, 0.004709/0.004709 sec, 0.001952/0.001952 sec, 0.00179/0.00179 sec, 0.002987/0.002987 sec, 0.00047/0.00047 sec, 0.011528/0.011528 sec, 0.002371/0.002371 sec, 0.002127/0.002127 sec, 0.000701/0.000701 sec, 0.001223/0.001223 sec, 0.003188/0.003188 sec, 0.002417/0.002417 sec )
[LOG] Total clause minimization time: 0.250828/0 sec (0.005631/0.005631 sec, 0.012935/0.012935 sec, 0.026397/0.026397 sec, 0.011611/0.011611 sec, 0.016656/0.016656 sec, 0.023062/0.023062 sec, 0.000499/0.000499 sec, 0.084088/0.084088 sec, 0.013234/0.013234 sec, 0.017673/0.017673 sec, 0.000627/0.000627 sec, 0.007136/0.007136 sec, 0.020481/0.020481 sec, 0.010798/0.010798 sec )
[LOG] Total clause size reduction: 77018 --> 1037 (2375 --> 32, 6608 --> 73, 12609 --> 155, 4630 --> 65, 5496 --> 80, 7667 --> 109, 896 --> 2, 16872 --> 275, 3488 --> 41, 2574 --> 46, 852 --> 2, 2110 --> 30, 7106 --> 76, 3735 --> 51 )
[LOG] Average clause size reduction: 414.075 --> 5.57527 (395.833 --> 5.33333, 440.533 --> 4.86667, 450.321 --> 5.53571, 420.909 --> 5.90909, 422.769 --> 6.15385, 425.944 --> 6.05556, 298.667 --> 0.666667, 432.615 --> 7.05128, 387.556 --> 4.55556, 367.714 --> 6.57143, 284 --> 0.666667, 351.667 --> 5, 394.778 --> 4.22222, 373.5 --> 5.1 )
[LOG] Overall execution time: 0.37258 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.75 sec (Real time) / 0.65 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.62 sec (Real time) / 2.55 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 8.51 sec (Real time) / 8.48 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 483 28 0 1 455
Raw AIGER output size: aag 1436 14 0 1 1410
=====================  mult8.aag =====================
[LOG] Relation determinization time: 0.727593 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1570 new AND gates.
[LOG] Size before ABC: 1959 AND gates.
[LOG] Size after ABC: 1567 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.704237/0 sec (0.008469/0 sec, 0.007893/0 sec, 0.0056/0 sec, 0.042466/0 sec, 0.008881/0 sec, 0.016218/0 sec, 0.008456/0 sec, 0.023727/0 sec, 0.121548/0 sec, 0.040409/0 sec, 0.017599/0 sec, 0.084547/0 sec, 0.07147/0 sec, 0.11669/0 sec, 0.09136/0 sec, 0.038904/0 sec )
[LOG] Nr of iterations: 241 (5, 4, 4, 24, 4, 6, 4, 9, 33, 13, 6, 20, 25, 34, 31, 19 )
[LOG] Total clause computation time: 0.081335/0 sec (0.002035/0.002035 sec, 0.001246/0.001246 sec, 0.00046/0.00046 sec, 0.004885/0.004885 sec, 0.000737/0.000737 sec, 0.002066/0.002066 sec, 0.000968/0.000968 sec, 0.002718/0.002718 sec, 0.011743/0.011743 sec, 0.00369/0.00369 sec, 0.002692/0.002692 sec, 0.008057/0.008057 sec, 0.01038/0.01038 sec, 0.012943/0.012943 sec, 0.010417/0.010417 sec, 0.006298/0.006298 sec )
[LOG] Total clause minimization time: 0.542418/0 sec (0.002587/0.002587 sec, 0.002829/0.002829 sec, 0.001159/0.001159 sec, 0.033787/0.033787 sec, 0.003736/0.003736 sec, 0.010068/0.010068 sec, 0.002951/0.002951 sec, 0.016818/0.016818 sec, 0.105162/0.105162 sec, 0.031242/0.031242 sec, 0.009747/0.009747 sec, 0.070903/0.070903 sec, 0.055198/0.055198 sec, 0.097574/0.097574 sec, 0.07422/0.07422 sec, 0.024437/0.024437 sec )
[LOG] Total clause size reduction: 130887 --> 1412 (2512 --> 15, 1869 --> 17, 1857 --> 6, 14168 --> 148, 1833 --> 15, 3015 --> 35, 1800 --> 13, 4768 --> 52, 18912 --> 226, 7008 --> 90, 2905 --> 32, 10963 --> 144, 13728 --> 131, 18645 --> 208, 16860 --> 200, 10044 --> 80 )
[LOG] Average clause size reduction: 543.1 --> 5.85892 (502.4 --> 3, 467.25 --> 4.25, 464.25 --> 1.5, 590.333 --> 6.16667, 458.25 --> 3.75, 502.5 --> 5.83333, 450 --> 3.25, 529.778 --> 5.77778, 573.091 --> 6.84848, 539.077 --> 6.92308, 484.167 --> 5.33333, 548.15 --> 7.2, 549.12 --> 5.24, 548.382 --> 6.11765, 543.871 --> 6.45161, 528.632 --> 4.21053 )
[LOG] Overall execution time: 0.731933 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.23 sec (Real time) / 1.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 12.02 sec (Real time) / 11.70 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 69.93 sec (Real time) / 69.74 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 636 32 0 1 604
Raw AIGER output size: aag 2203 16 0 1 2174
=====================  mult9.aag =====================
[LOG] Relation determinization time: 1.40885 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 2578 new AND gates.
[LOG] Size before ABC: 3230 AND gates.
[LOG] Size after ABC: 2578 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1.36784/1 sec (0.193751/0 sec, 0.049326/0 sec, 0.008864/0 sec, 0.00946/0 sec, 0.085342/0 sec, 0.122701/0 sec, 0.016106/0 sec, 0.020953/0 sec, 0.051743/0 sec, 0.024894/1 sec, 0.038421/0 sec, 0.115378/0 sec, 0.01894/0 sec, 0.143/0 sec, 0.169999/0 sec, 0.144951/0 sec, 0.098653/0 sec, 0.05536/0 sec )
[LOG] Nr of iterations: 331 (74, 16, 2, 2, 24, 36, 4, 4, 12, 5, 8, 22, 3, 27, 33, 27, 19, 13 )
[LOG] Total clause computation time: 0.157166/0 sec (0.019637/0.019637 sec, 0.004783/0.004783 sec, 0.001932/0.001932 sec, 0.001793/0.001793 sec, 0.008534/0.008534 sec, 0.013549/0.013549 sec, 0.002204/0.002204 sec, 0.001441/0.001441 sec, 0.00499/0.00499 sec, 0.001989/0.001989 sec, 0.004794/0.004794 sec, 0.011681/0.011681 sec, 0.003838/0.003838 sec, 0.017122/0.017122 sec, 0.020631/0.020631 sec, 0.018987/0.018987 sec, 0.010594/0.010594 sec, 0.008667/0.008667 sec )
[LOG] Total clause minimization time: 1.05804/0 sec (0.16854/0.16854 sec, 0.037832/0.037832 sec, 0.000788/0.000788 sec, 0.000801/0.000801 sec, 0.070535/0.070535 sec, 0.102138/0.102138 sec, 0.005883/0.005883 sec, 0.010571/0.010571 sec, 0.038597/0.038597 sec, 0.013629/0.013629 sec, 0.025495/0.025495 sec, 0.094658/0.094658 sec, 0.004792/0.004792 sec, 0.116292/0.116292 sec, 0.138549/0.138549 sec, 0.115159/0.115159 sec, 0.078269/0.078269 sec, 0.035509/0.035509 sec )
[LOG] Total clause size reduction: 233643 --> 2536 (57232 --> 600, 11685 --> 113, 775 --> 1, 771 --> 1, 17526 --> 207, 26530 --> 314, 2265 --> 19, 2253 --> 20, 8206 --> 89, 2956 --> 38, 5152 --> 51, 15372 --> 194, 1454 --> 12, 18720 --> 225, 22944 --> 275, 18538 --> 216, 12780 --> 106, 8484 --> 55 )
[LOG] Average clause size reduction: 705.87 --> 7.66163 (773.405 --> 8.10811, 730.312 --> 7.0625, 387.5 --> 0.5, 385.5 --> 0.5, 730.25 --> 8.625, 736.944 --> 8.72222, 566.25 --> 4.75, 563.25 --> 5, 683.833 --> 7.41667, 591.2 --> 7.6, 644 --> 6.375, 698.727 --> 8.81818, 484.667 --> 4, 693.333 --> 8.33333, 695.273 --> 8.33333, 686.593 --> 8, 672.632 --> 5.57895, 652.615 --> 4.23077 )
[LOG] Overall execution time: 1.4141 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.25 sec (Real time) / 2.08 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 16.86 sec (Real time) / 16.43 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2911.27 sec (Real time) / 2904.33 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 795 36 0 1 759
Raw AIGER output size: aag 3373 18 0 1 3337
=====================  mult10.aag =====================
[LOG] Relation determinization time: 2.96357 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Final circuit size: 3606 new AND gates.
[LOG] Size before ABC: 4149 AND gates.
[LOG] Size after ABC: 3605 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 2.91923/3 sec (0.019481/0 sec, 0.023638/0 sec, 0.031391/0 sec, 0.011703/0 sec, 0.053961/1 sec, 0.088939/0 sec, 0.00878/0 sec, 0.035436/0 sec, 0.187643/0 sec, 0.074995/0 sec, 0.161081/0 sec, 0.011909/0 sec, 0.40678/1 sec, 0.948633/0 sec, 0.111142/1 sec, 0.162273/0 sec, 0.32504/0 sec, 0.096043/0 sec, 0.049954/0 sec, 0.110413/0 sec )
[LOG] Nr of iterations: 378 (5, 5, 10, 2, 14, 22, 2, 8, 26, 10, 27, 3, 44, 82, 12, 19, 39, 22, 7, 19 )
[LOG] Total clause computation time: 0.231248/0 sec (0.004498/0.004498 sec, 0.002892/0.002892 sec, 0.006053/0.006053 sec, 0.002334/0.002334 sec, 0.007766/0.007766 sec, 0.008852/0.008852 sec, 0.000601/0.000601 sec, 0.00305/0.00305 sec, 0.013189/0.013189 sec, 0.004471/0.004471 sec, 0.013114/0.013114 sec, 0.001003/0.001003 sec, 0.025312/0.025312 sec, 0.051417/0.051417 sec, 0.009579/0.009579 sec, 0.018079/0.018079 sec, 0.027122/0.027122 sec, 0.011813/0.011813 sec, 0.008909/0.008909 sec, 0.011194/0.011194 sec )
[LOG] Total clause minimization time: 2.48918/1 sec (0.008661/0.008661 sec, 0.014628/0.014628 sec, 0.018946/0.018946 sec, 0.003081/0.003081 sec, 0.039692/0.039692 sec, 0.07302/0.07302 sec, 0.000934/0.000934 sec, 0.025157/0.025157 sec, 0.16684/0.16684 sec, 0.062155/0.062155 sec, 0.139062/0.139062 sec, 0.00179/0.00179 sec, 0.371699/0.371699 sec, 0.885703/0.885703 sec, 0.08843/0.08843 sec, 0.130049/0.130049 sec, 0.283324/0.283324 sec, 0.068368/0.068368 sec, 0.025022/0.025022 sec, 0.082618/0.082618 sec )
[LOG] Total clause size reduction: 336361 --> 3259 (3968 --> 30, 3956 --> 34, 8865 --> 59, 981 --> 1, 12701 --> 105, 20391 --> 168, 968 --> 1, 6748 --> 67, 23975 --> 267, 8568 --> 84, 24674 --> 253, 1890 --> 3, 40420 --> 424, 75492 --> 870, 10219 --> 107, 16650 --> 136, 34960 --> 368, 19173 --> 131, 5454 --> 26, 16308 --> 125 )
[LOG] Average clause size reduction: 889.844 --> 8.62169 (793.6 --> 6, 791.2 --> 6.8, 886.5 --> 5.9, 490.5 --> 0.5, 907.214 --> 7.5, 926.864 --> 7.63636, 484 --> 0.5, 843.5 --> 8.375, 922.115 --> 10.2692, 856.8 --> 8.4, 913.852 --> 9.37037, 630 --> 1, 918.636 --> 9.63636, 920.634 --> 10.6098, 851.583 --> 8.91667, 876.316 --> 7.15789, 896.41 --> 9.4359, 871.5 --> 5.95455, 779.143 --> 3.71429, 858.316 --> 6.57895 )
[LOG] Overall execution time: 2.96978 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 4.22 sec (Real time) / 4.03 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 244.99 sec (Real time) / 241.29 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7982.68 sec (Real time) / 7966.80 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1004 40 0 1 964
Raw AIGER output size: aag 4609 20 0 1 4570
=====================  mult11.aag =====================
[LOG] Relation determinization time: 2.38541 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 2922 new AND gates.
[LOG] Size before ABC: 3767 AND gates.
[LOG] Size after ABC: 2922 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 2.32524/3 sec (0.024921/0 sec, 0.114653/1 sec, 0.060887/0 sec, 0.028985/0 sec, 0.151435/0 sec, 0.05332/0 sec, 0.018353/0 sec, 0.298592/0 sec, 0.022427/0 sec, 0.038146/0 sec, 0.048709/0 sec, 0.152511/0 sec, 0.014597/0 sec, 0.096374/1 sec, 0.035196/0 sec, 0.168841/0 sec, 0.134798/0 sec, 0.192927/0 sec, 0.232894/0 sec, 0.17727/1 sec, 0.231325/0 sec, 0.028082/0 sec )
[LOG] Nr of iterations: 314 (5, 29, 15, 4, 30, 10, 3, 46, 4, 6, 7, 18, 2, 8, 4, 16, 15, 17, 22, 24, 27, 2 )
[LOG] Total clause computation time: 0.227582/1 sec (0.006088/0.006088 sec, 0.017365/0.017365 sec, 0.010811/0.010811 sec, 0.00442/0.00442 sec, 0.014864/0.014864 sec, 0.005455/0.005455 sec, 0.00401/0.00401 sec, 0.029689/0.029689 sec, 0.001901/0.001901 sec, 0.003975/0.003975 sec, 0.004497/0.004497 sec, 0.012987/0.012987 sec, 0.001176/0.001176 sec, 0.005359/0.005359 sec, 0.002772/0.002772 sec, 0.012539/0.012539 sec, 0.014155/0.014155 sec, 0.012506/0.012506 sec, 0.017589/0.017589 sec, 0.015839/0.015839 sec, 0.027106/0.027106 sec, 0.002479/0.002479 sec )
[LOG] Total clause minimization time: 1.84441/2 sec (0.011401/0.011401 sec, 0.089007/0.089007 sec, 0.042507/0.042507 sec, 0.015592/0.015592 sec, 0.127515/0.127515 sec, 0.039029/0.039029 sec, 0.004057/0.004057 sec, 0.259042/0.259042 sec, 0.010097/0.010097 sec, 0.023275/0.023275 sec, 0.032779/0.032779 sec, 0.12755/0.12755 sec, 0.002582/0.002582 sec, 0.077684/0.077684 sec, 0.020914/0.020914 sec, 0.144459/0.144459 sec, 0.104754/0.104754 sec, 0.167802/0.167802 sec, 0.199523/0.199523 sec, 0.147507/0.147507 sec, 0.191207/0.191207 sec, 0.006125/0.006125 sec )
[LOG] Total clause size reduction: 318369 --> 2740 (4560 --> 19, 31836 --> 220, 15848 --> 108, 3384 --> 28, 32480 --> 300, 10044 --> 93, 2226 --> 6, 49905 --> 492, 3309 --> 23, 5480 --> 45, 6558 --> 63, 18513 --> 212, 1084 --> 1, 7539 --> 85, 3222 --> 21, 16050 --> 136, 14896 --> 133, 16912 --> 167, 22134 --> 208, 24150 --> 179, 27196 --> 200, 1043 --> 1 )
[LOG] Average clause size reduction: 1013.91 --> 8.72611 (912 --> 3.8, 1097.79 --> 7.58621, 1056.53 --> 7.2, 846 --> 7, 1082.67 --> 10, 1004.4 --> 9.3, 742 --> 2, 1084.89 --> 10.6957, 827.25 --> 5.75, 913.333 --> 7.5, 936.857 --> 9, 1028.5 --> 11.7778, 542 --> 0.5, 942.375 --> 10.625, 805.5 --> 5.25, 1003.12 --> 8.5, 993.067 --> 8.86667, 994.824 --> 9.82353, 1006.09 --> 9.45455, 1006.25 --> 7.45833, 1007.26 --> 7.40741, 521.5 --> 0.5 )
[LOG] Overall execution time: 2.39253 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 3.43 sec (Real time) / 3.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 153.14 sec (Real time) / 150.38 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.02 sec (Real time) / 9975.07 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 1151 44 0 1 1107
Raw AIGER output size: aag 4073 22 0 1 4029
=====================  mult12.aag =====================
[LOG] Relation determinization time: 4.55541 sec CPU time.
[LOG] Relation determinization time: 6 sec real time.
[LOG] Final circuit size: 3645 new AND gates.
[LOG] Size before ABC: 4844 AND gates.
[LOG] Size after ABC: 3643 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 4.45946/5 sec (0.036924/0 sec, 0.185502/0 sec, 0.04098/0 sec, 0.078971/0 sec, 0.018285/0 sec, 0.092931/1 sec, 0.115138/0 sec, 0.028219/0 sec, 0.046945/0 sec, 0.039437/0 sec, 1.14544/1 sec, 0.06513/0 sec, 0.126565/0 sec, 0.055445/0 sec, 0.293624/1 sec, 0.279827/0 sec, 0.768835/1 sec, 0.090586/0 sec, 0.202577/0 sec, 0.085383/0 sec, 0.051424/0 sec, 0.173753/0 sec, 0.050751/0 sec, 0.38679/1 sec )
[LOG] Nr of iterations: 349 (11, 34, 7, 14, 3, 12, 12, 5, 5, 5, 82, 6, 9, 5, 17, 16, 46, 4, 13, 6, 3, 13, 4, 17 )
[LOG] Total clause computation time: 0.367247/0 sec (0.005568/0.005568 sec, 0.022759/0.022759 sec, 0.005221/0.005221 sec, 0.010265/0.010265 sec, 0.001746/0.001746 sec, 0.009722/0.009722 sec, 0.010414/0.010414 sec, 0.002925/0.002925 sec, 0.004744/0.004744 sec, 0.004184/0.004184 sec, 0.081671/0.081671 sec, 0.004737/0.004737 sec, 0.009332/0.009332 sec, 0.00484/0.00484 sec, 0.017011/0.017011 sec, 0.012677/0.012677 sec, 0.059017/0.059017 sec, 0.007897/0.007897 sec, 0.017005/0.017005 sec, 0.012849/0.012849 sec, 0.009152/0.009152 sec, 0.016267/0.016267 sec, 0.007058/0.007058 sec, 0.030186/0.030186 sec )
[LOG] Total clause minimization time: 3.6678/5 sec (0.020708/0.020708 sec, 0.150559/0.150559 sec, 0.024205/0.024205 sec, 0.057191/0.057191 sec, 0.004662/0.004662 sec, 0.070133/0.070133 sec, 0.090972/0.090972 sec, 0.01066/0.01066 sec, 0.029203/0.029203 sec, 0.022126/0.022126 sec, 1.04941/1.04941 sec, 0.046551/0.046551 sec, 0.09785/0.09785 sec, 0.023495/0.023495 sec, 0.261267/0.261267 sec, 0.2485/0.2485 sec, 0.692895/0.692895 sec, 0.059086/0.059086 sec, 0.159003/0.159003 sec, 0.050628/0.050628 sec, 0.020288/0.020288 sec, 0.133548/0.133548 sec, 0.01553/0.01553 sec, 0.32933/0.32933 sec )
[LOG] Total clause size reduction: 443501 --> 3557 (14150 --> 50, 46530 --> 292, 8442 --> 50, 18239 --> 113, 2788 --> 10, 15290 --> 94, 15257 --> 114, 5532 --> 20, 5516 --> 45, 5492 --> 44, 110970 --> 1135, 6830 --> 59, 10888 --> 120, 5416 --> 39, 21616 --> 212, 20205 --> 180, 60390 --> 578, 4005 --> 35, 15984 --> 141, 6640 --> 50, 2646 --> 16, 15792 --> 72, 3939 --> 4, 20944 --> 84 )
[LOG] Average clause size reduction: 1270.78 --> 10.192 (1286.36 --> 4.54545, 1368.53 --> 8.58824, 1206 --> 7.14286, 1302.79 --> 8.07143, 929.333 --> 3.33333, 1274.17 --> 7.83333, 1271.42 --> 9.5, 1106.4 --> 4, 1103.2 --> 9, 1098.4 --> 8.8, 1353.29 --> 13.8415, 1138.33 --> 9.83333, 1209.78 --> 13.3333, 1083.2 --> 7.8, 1271.53 --> 12.4706, 1262.81 --> 11.25, 1312.83 --> 12.5652, 1001.25 --> 8.75, 1229.54 --> 10.8462, 1106.67 --> 8.33333, 882 --> 5.33333, 1214.77 --> 5.53846, 984.75 --> 1, 1232 --> 4.94118 )
[LOG] Overall execution time: 4.56601 sec CPU time.
[LOG] Overall execution time: 6 sec real time.
Synthesis time: 6.13 sec (Real time) / 5.86 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 10000.01 sec (Real time) / 9913.09 sec (User CPU time)
BLIMC-Model-checking: 0 (exit code: 137)
IC3 Model-checking time: 10000.00 sec (Real time) / 9976.22 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 1427 48 0 1 1379
Raw AIGER output size: aag 5070 24 0 1 5024
=====================  mult13.aag =====================
[LOG] Relation determinization time: 4.66841 sec CPU time.
[LOG] Relation determinization time: 7 sec real time.
[LOG] Final circuit size: 4198 new AND gates.
[LOG] Size before ABC: 5039 AND gates.
[LOG] Size after ABC: 4196 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 4.57624/5 sec (0.031474/0 sec, 0.054581/0 sec, 0.104591/1 sec, 0.108192/0 sec, 0.069254/0 sec, 0.039397/0 sec, 0.092598/0 sec, 0.054378/0 sec, 0.078304/0 sec, 0.02345/0 sec, 0.241149/0 sec, 0.211791/0 sec, 0.285223/1 sec, 0.100943/0 sec, 0.237034/0 sec, 0.378939/0 sec, 0.023879/1 sec, 0.089942/0 sec, 0.213197/0 sec, 0.377381/0 sec, 0.08372/0 sec, 0.049381/0 sec, 0.804049/1 sec, 0.044683/0 sec, 0.043632/0 sec, 0.73508/1 sec )
[LOG] Nr of iterations: 364 (9, 10, 18, 20, 10, 5, 14, 9, 10, 3, 22, 10, 23, 10, 15, 22, 2, 8, 16, 21, 7, 3, 59, 3, 3, 32 )
[LOG] Total clause computation time: 0.368876/0 sec (0.004599/0.004599 sec, 0.006309/0.006309 sec, 0.011676/0.011676 sec, 0.013605/0.013605 sec, 0.006119/0.006119 sec, 0.003809/0.003809 sec, 0.011163/0.011163 sec, 0.007716/0.007716 sec, 0.009857/0.009857 sec, 0.004867/0.004867 sec, 0.019584/0.019584 sec, 0.008325/0.008325 sec, 0.02284/0.02284 sec, 0.008252/0.008252 sec, 0.016776/0.016776 sec, 0.024328/0.024328 sec, 0.001276/0.001276 sec, 0.008778/0.008778 sec, 0.0146/0.0146 sec, 0.026219/0.026219 sec, 0.008177/0.008177 sec, 0.005053/0.005053 sec, 0.068946/0.068946 sec, 0.007501/0.007501 sec, 0.009247/0.009247 sec, 0.039254/0.039254 sec )
[LOG] Total clause minimization time: 3.80182/4 sec (0.017246/0.017246 sec, 0.038906/0.038906 sec, 0.083319/0.083319 sec, 0.084355/0.084355 sec, 0.052489/0.052489 sec, 0.022623/0.022623 sec, 0.070117/0.070117 sec, 0.034599/0.034599 sec, 0.055985/0.055985 sec, 0.007166/0.007166 sec, 0.208606/0.208606 sec, 0.187976/0.187976 sec, 0.249063/0.249063 sec, 0.078847/0.078847 sec, 0.202325/0.202325 sec, 0.338343/0.338343 sec, 0.00613/0.00613 sec, 0.062562/0.062562 sec, 0.180833/0.180833 sec, 0.333697/0.333697 sec, 0.055714/0.055714 sec, 0.021532/0.021532 sec, 0.715523/0.715523 sec, 0.010886/0.010886 sec, 0.012717/0.012717 sec, 0.67026/0.67026 sec )
[LOG] Total clause size reduction: 506171 --> 3613 (12512 --> 39, 14049 --> 88, 26469 --> 152, 29507 --> 167, 13896 --> 88, 6160 --> 46, 19981 --> 129, 12264 --> 65, 13752 --> 84, 3040 --> 10, 31857 --> 281, 13617 --> 138, 33154 --> 299, 13500 --> 103, 20958 --> 204, 31353 --> 270, 1485 --> 1, 10346 --> 68, 22125 --> 174, 29420 --> 264, 8796 --> 58, 2918 --> 21, 84448 --> 596, 2904 --> 12, 2896 --> 14, 44764 --> 242 )
[LOG] Average clause size reduction: 1390.58 --> 9.92582 (1390.22 --> 4.33333, 1404.9 --> 8.8, 1470.5 --> 8.44444, 1475.35 --> 8.35, 1389.6 --> 8.8, 1232 --> 9.2, 1427.21 --> 9.21429, 1362.67 --> 7.22222, 1375.2 --> 8.4, 1013.33 --> 3.33333, 1448.05 --> 12.7727, 1361.7 --> 13.8, 1441.48 --> 13, 1350 --> 10.3, 1397.2 --> 13.6, 1425.14 --> 12.2727, 742.5 --> 0.5, 1293.25 --> 8.5, 1382.81 --> 10.875, 1400.95 --> 12.5714, 1256.57 --> 8.28571, 972.667 --> 7, 1431.32 --> 10.1017, 968 --> 4, 965.333 --> 4.66667, 1398.88 --> 7.5625 )
[LOG] Overall execution time: 4.67892 sec CPU time.
[LOG] Overall execution time: 7 sec real time.
Synthesis time: 6.34 sec (Real time) / 6.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 10000.00 sec (Real time) / 9924.96 sec (User CPU time)
BLIMC-Model-checking: 0 (exit code: 137)
IC3 Model-checking time: 10000.01 sec (Real time) / 9974.21 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 1572 52 0 1 1520
Raw AIGER output size: aag 5768 26 0 1 5718
=====================  mult14.aag =====================
[LOG] Relation determinization time: 11.0307 sec CPU time.
[LOG] Relation determinization time: 14 sec real time.
[LOG] Final circuit size: 6589 new AND gates.
[LOG] Size before ABC: 7934 AND gates.
[LOG] Size after ABC: 6588 AND gates.
[LOG] Time for optimizing with ABC: 3 seconds.
[LOG] Total time for all control signals: 10.8747/11 sec (0.032503/0 sec, 0.310044/0 sec, 0.195952/0 sec, 0.393699/1 sec, 0.041848/0 sec, 0.309733/0 sec, 0.07621/0 sec, 0.209275/0 sec, 0.390222/1 sec, 0.117091/0 sec, 0.797653/1 sec, 0.451753/0 sec, 0.04256/0 sec, 0.313597/1 sec, 0.037235/0 sec, 0.475142/0 sec, 0.512794/1 sec, 1.30244/1 sec, 0.583039/0 sec, 0.127233/1 sec, 1.64129/1 sec, 0.078913/0 sec, 0.293488/1 sec, 0.303555/0 sec, 0.059567/0 sec, 0.190799/0 sec, 0.267965/1 sec, 1.31911/1 sec )
[LOG] Nr of iterations: 499 (5, 38, 19, 35, 4, 30, 7, 14, 27, 9, 41, 23, 2, 10, 2, 21, 18, 46, 21, 6, 54, 4, 16, 18, 4, 9, 3, 13 )
[LOG] Total clause computation time: 0.755342/0 sec (0.004238/0.004238 sec, 0.035038/0.035038 sec, 0.023298/0.023298 sec, 0.042957/0.042957 sec, 0.008977/0.008977 sec, 0.036818/0.036818 sec, 0.013031/0.013031 sec, 0.024836/0.024836 sec, 0.032585/0.032585 sec, 0.015344/0.015344 sec, 0.059117/0.059117 sec, 0.032994/0.032994 sec, 0.003307/0.003307 sec, 0.014536/0.014536 sec, 0.003163/0.003163 sec, 0.031261/0.031261 sec, 0.032511/0.032511 sec, 0.083435/0.083435 sec, 0.036095/0.036095 sec, 0.011913/0.011913 sec, 0.075076/0.075076 sec, 0.007951/0.007951 sec, 0.02757/0.02757 sec, 0.030335/0.030335 sec, 0.008231/0.008231 sec, 0.017428/0.017428 sec, 0.010438/0.010438 sec, 0.032859/0.032859 sec )
[LOG] Total clause minimization time: 9.29654/10 sec (0.014571/0.014571 sec, 0.259696/0.259696 sec, 0.157358/0.157358 sec, 0.330271/0.330271 sec, 0.017131/0.017131 sec, 0.251308/0.251308 sec, 0.043503/0.043503 sec, 0.163259/0.163259 sec, 0.332503/0.332503 sec, 0.082074/0.082074 sec, 0.708028/0.708028 sec, 0.393094/0.393094 sec, 0.002829/0.002829 sec, 0.271827/0.271827 sec, 0.003558/0.003558 sec, 0.417732/0.417732 sec, 0.449171/0.449171 sec, 1.18219/1.18219 sec, 0.513704/0.513704 sec, 0.082177/0.082177 sec, 1.5272/1.5272 sec, 0.03188/0.03188 sec, 0.223518/0.223518 sec, 0.236013/0.236013 sec, 0.013713/0.013713 sec, 0.133235/0.133235 sec, 0.218129/0.218129 sec, 1.23686/1.23686 sec )
[LOG] Total clause size reduction: 864832 --> 6190 (7584 --> 26, 70041 --> 361, 34002 --> 199, 64090 --> 425, 5622 --> 26, 54230 --> 364, 11202 --> 67, 24219 --> 189, 48282 --> 376, 14800 --> 110, 73880 --> 627, 40546 --> 338, 1837 --> 1, 16470 --> 145, 1827 --> 1, 36460 --> 292, 30906 --> 275, 81495 --> 673, 36160 --> 308, 9020 --> 47, 95347 --> 743, 5376 --> 26, 26835 --> 186, 30345 --> 194, 5340 --> 12, 14184 --> 95, 3540 --> 5, 21192 --> 79 )
[LOG] Average clause size reduction: 1733.13 --> 12.4048 (1516.8 --> 5.2, 1843.18 --> 9.5, 1789.58 --> 10.4737, 1831.14 --> 12.1429, 1405.5 --> 6.5, 1807.67 --> 12.1333, 1600.29 --> 9.57143, 1729.93 --> 13.5, 1788.22 --> 13.9259, 1644.44 --> 12.2222, 1801.95 --> 15.2927, 1762.87 --> 14.6957, 918.5 --> 0.5, 1647 --> 14.5, 913.5 --> 0.5, 1736.19 --> 13.9048, 1717 --> 15.2778, 1771.63 --> 14.6304, 1721.9 --> 14.6667, 1503.33 --> 7.83333, 1765.69 --> 13.7593, 1344 --> 6.5, 1677.19 --> 11.625, 1685.83 --> 10.7778, 1335 --> 3, 1576 --> 10.5556, 1180 --> 1.66667, 1630.15 --> 6.07692 )
[LOG] Overall execution time: 11.0441 sec CPU time.
[LOG] Overall execution time: 14 sec real time.
Synthesis time: 14.65 sec (Real time) / 14.27 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 10000.00 sec (Real time) / 9923.92 sec (User CPU time)
BLIMC-Model-checking: 0 (exit code: 137)
IC3 Model-checking time: 10000.01 sec (Real time) / 9974.95 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 1904 56 0 1 1848
Raw AIGER output size: aag 8492 28 0 1 8437
=====================  mult15.aag =====================
[LOG] Relation determinization time: 12.5042 sec CPU time.
[LOG] Relation determinization time: 17 sec real time.
[LOG] Final circuit size: 8264 new AND gates.
[LOG] Size before ABC: 9534 AND gates.
[LOG] Size after ABC: 8263 AND gates.
[LOG] Time for optimizing with ABC: 4 seconds.
[LOG] Total time for all control signals: 12.3058/12 sec (0.046829/0 sec, 0.247007/0 sec, 0.433002/1 sec, 0.755495/0 sec, 1.3211/2 sec, 0.206556/0 sec, 0.057963/0 sec, 0.747804/1 sec, 0.039527/0 sec, 0.36732/0 sec, 0.134545/0 sec, 0.194552/1 sec, 0.740295/0 sec, 0.264817/1 sec, 0.452054/0 sec, 0.104619/0 sec, 0.668075/1 sec, 0.146386/0 sec, 0.141748/0 sec, 0.911241/1 sec, 0.200381/0 sec, 1.05738/1 sec, 0.13322/0 sec, 0.225671/1 sec, 0.635611/0 sec, 0.648372/1 sec, 0.514159/1 sec, 0.071753/0 sec, 0.10276/0 sec, 0.735599/0 sec )
[LOG] Nr of iterations: 596 (6, 25, 46, 66, 96, 16, 4, 39, 3, 18, 7, 11, 28, 12, 14, 4, 21, 6, 6, 22, 7, 33, 5, 9, 25, 32, 20, 2, 3, 10 )
[LOG] Total clause computation time: 0.956996/0 sec (0.005263/0.005263 sec, 0.024144/0.024144 sec, 0.049119/0.049119 sec, 0.077774/0.077774 sec, 0.112308/0.112308 sec, 0.025741/0.025741 sec, 0.011097/0.011097 sec, 0.062134/0.062134 sec, 0.005255/0.005255 sec, 0.033484/0.033484 sec, 0.013524/0.013524 sec, 0.02168/0.02168 sec, 0.044194/0.044194 sec, 0.022861/0.022861 sec, 0.026446/0.026446 sec, 0.009466/0.009466 sec, 0.038712/0.038712 sec, 0.010343/0.010343 sec, 0.015936/0.015936 sec, 0.042732/0.042732 sec, 0.019033/0.019033 sec, 0.063943/0.063943 sec, 0.013051/0.013051 sec, 0.024686/0.024686 sec, 0.047535/0.047535 sec, 0.058583/0.058583 sec, 0.041821/0.041821 sec, 0.00767/0.00767 sec, 0.01067/0.01067 sec, 0.017791/0.017791 sec )
[LOG] Total clause minimization time: 10.2553/11 sec (0.027611/0.027611 sec, 0.207363/0.207363 sec, 0.369177/0.369177 sec, 0.660509/0.660509 sec, 1.18851/1.18851 sec, 0.157046/0.157046 sec, 0.02003/0.02003 sec, 0.66035/0.66035 sec, 0.004651/0.004651 sec, 0.305605/0.305605 sec, 0.09131/0.09131 sec, 0.139656/0.139656 sec, 0.662968/0.662968 sec, 0.206476/0.206476 sec, 0.389873/0.389873 sec, 0.055822/0.055822 sec, 0.590288/0.590288 sec, 0.106172/0.106172 sec, 0.083257/0.083257 sec, 0.824704/0.824704 sec, 0.136103/0.136103 sec, 0.946842/0.946842 sec, 0.073773/0.073773 sec, 0.152521/0.152521 sec, 0.532807/0.532807 sec, 0.537827/0.537827 sec, 0.418121/0.418121 sec, 0.008128/0.008128 sec, 0.035427/0.035427 sec, 0.66233/0.66233 sec )
[LOG] Total clause size reduction: 1132062 --> 7644 (10270 --> 45, 49224 --> 271, 92115 --> 497, 132795 --> 789, 192945 --> 1288, 30405 --> 193, 6072 --> 15, 76760 --> 580, 4030 --> 3, 34119 --> 272, 12024 --> 85, 20000 --> 144, 53865 --> 488, 21868 --> 186, 25805 --> 216, 5943 --> 38, 39540 --> 323, 9850 --> 80, 9835 --> 74, 41223 --> 333, 11748 --> 90, 62432 --> 519, 7792 --> 55, 15552 --> 66, 46464 --> 339, 59799 --> 352, 36594 --> 246, 1922 --> 1, 3836 --> 10, 17235 --> 46 )
[LOG] Average clause size reduction: 1899.43 --> 12.8255 (1711.67 --> 7.5, 1968.96 --> 10.84, 2002.5 --> 10.8043, 2012.05 --> 11.9545, 2009.84 --> 13.4167, 1900.31 --> 12.0625, 1518 --> 3.75, 1968.21 --> 14.8718, 1343.33 --> 1, 1895.5 --> 15.1111, 1717.71 --> 12.1429, 1818.18 --> 13.0909, 1923.75 --> 17.4286, 1822.33 --> 15.5, 1843.21 --> 15.4286, 1485.75 --> 9.5, 1882.86 --> 15.381, 1641.67 --> 13.3333, 1639.17 --> 12.3333, 1873.77 --> 15.1364, 1678.29 --> 12.8571, 1891.88 --> 15.7273, 1558.4 --> 11, 1728 --> 7.33333, 1858.56 --> 13.56, 1868.72 --> 11, 1829.7 --> 12.3, 961 --> 0.5, 1278.67 --> 3.33333, 1723.5 --> 4.6 )
[LOG] Overall execution time: 12.5184 sec CPU time.
[LOG] Overall execution time: 17 sec real time.
Synthesis time: 17.25 sec (Real time) / 16.83 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 10000.02 sec (Real time) / 9922.56 sec (User CPU time)
BLIMC-Model-checking: 0 (exit code: 137)
IC3 Model-checking time: 10000.01 sec (Real time) / 9972.91 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 2063 60 0 1 2003
Raw AIGER output size: aag 10326 30 0 1 10267
=====================  mult16.aag =====================
[LOG] Relation determinization time: 16.4913 sec CPU time.
[LOG] Relation determinization time: 23 sec real time.
[LOG] Final circuit size: 8762 new AND gates.
[LOG] Size before ABC: 10027 AND gates.
[LOG] Size after ABC: 8760 AND gates.
[LOG] Time for optimizing with ABC: 6 seconds.
[LOG] Total time for all control signals: 16.2776/16 sec (0.498196/1 sec, 0.45498/0 sec, 0.05613/0 sec, 0.151513/1 sec, 0.224808/0 sec, 0.79435/1 sec, 0.078012/0 sec, 0.053196/0 sec, 0.05344/0 sec, 0.138234/0 sec, 2.47591/2 sec, 0.711238/1 sec, 0.513655/1 sec, 0.915933/1 sec, 0.555916/0 sec, 0.106729/0 sec, 0.09939/0 sec, 0.173854/1 sec, 0.2512/0 sec, 2.02062/2 sec, 0.504744/0 sec, 0.275841/1 sec, 1.18914/1 sec, 0.143221/0 sec, 0.074863/0 sec, 0.700301/1 sec, 0.393329/0 sec, 0.334222/0 sec, 0.137379/0 sec, 0.524203/0 sec, 1.06011/1 sec, 0.612893/1 sec )
[LOG] Nr of iterations: 587 (56, 35, 5, 12, 20, 41, 5, 2, 3, 6, 82, 28, 20, 28, 16, 4, 4, 6, 7, 43, 16, 7, 34, 4, 2, 24, 14, 10, 4, 25, 18, 6 )
[LOG] Total clause computation time: 1.05271/3 sec (0.067823/0.067823 sec, 0.043752/0.043752 sec, 0.010224/0.010224 sec, 0.019797/0.019797 sec, 0.022157/0.022157 sec, 0.06376/0.06376 sec, 0.004971/0.004971 sec, 0.007999/0.007999 sec, 0.009417/0.009417 sec, 0.014387/0.014387 sec, 0.132236/0.132236 sec, 0.053707/0.053707 sec, 0.0367/0.0367 sec, 0.047037/0.047037 sec, 0.029219/0.029219 sec, 0.012498/0.012498 sec, 0.009675/0.009675 sec, 0.010369/0.010369 sec, 0.013194/0.013194 sec, 0.098055/0.098055 sec, 0.037121/0.037121 sec, 0.014657/0.014657 sec, 0.06448/0.06448 sec, 0.012479/0.012479 sec, 0.008632/0.008632 sec, 0.054312/0.054312 sec, 0.029006/0.029006 sec, 0.023203/0.023203 sec, 0.008111/0.008111 sec, 0.043903/0.043903 sec, 0.036111/0.036111 sec, 0.013723/0.013723 sec )
[LOG] Total clause minimization time: 13.8999/13 sec (0.412809/0.412809 sec, 0.392629/0.392629 sec, 0.026198/0.026198 sec, 0.11258/0.11258 sec, 0.179085/0.179085 sec, 0.704672/0.704672 sec, 0.045083/0.045083 sec, 0.003687/0.003687 sec, 0.016455/0.016455 sec, 0.098005/0.098005 sec, 2.32089/2.32089 sec, 0.625043/0.625043 sec, 0.441619/0.441619 sec, 0.826894/0.826894 sec, 0.484787/0.484787 sec, 0.050497/0.050497 sec, 0.048931/0.048931 sec, 0.118674/0.118674 sec, 0.194967/0.194967 sec, 1.87401/1.87401 sec, 0.42005/0.42005 sec, 0.20748/0.20748 sec, 1.07028/1.07028 sec, 0.07769/0.07769 sec, 0.010714/0.010714 sec, 0.59134/0.59134 sec, 0.307989/0.307989 sec, 0.252635/0.252635 sec, 0.068472/0.068472 sec, 0.419924/0.419924 sec, 0.959792/0.959792 sec, 0.536021/0.536021 sec )
[LOG] Total clause size reduction: 1354349 --> 7696 (137775 --> 454, 85068 --> 403, 9984 --> 35, 27401 --> 133, 47158 --> 203, 99120 --> 582, 9900 --> 47, 2471 --> 1, 4932 --> 15, 12295 --> 83, 198936 --> 1366, 66204 --> 465, 46493 --> 319, 65853 --> 474, 36510 --> 242, 7293 --> 38, 7275 --> 34, 12090 --> 91, 14490 --> 87, 101262 --> 698, 36090 --> 218, 14394 --> 87, 79068 --> 543, 7176 --> 32, 2387 --> 1, 54740 --> 332, 30901 --> 163, 21357 --> 106, 7107 --> 26, 56736 --> 256, 40103 --> 140, 11780 --> 22 )
[LOG] Average clause size reduction: 2307.24 --> 13.1107 (2460.27 --> 8.10714, 2430.51 --> 11.5143, 1996.8 --> 7, 2283.42 --> 11.0833, 2357.9 --> 10.15, 2417.56 --> 14.1951, 1980 --> 9.4, 1235.5 --> 0.5, 1644 --> 5, 2049.17 --> 13.8333, 2426.05 --> 16.6585, 2364.43 --> 16.6071, 2324.65 --> 15.95, 2351.89 --> 16.9286, 2281.88 --> 15.125, 1823.25 --> 9.5, 1818.75 --> 8.5, 2015 --> 15.1667, 2070 --> 12.4286, 2354.93 --> 16.2326, 2255.62 --> 13.625, 2056.29 --> 12.4286, 2325.53 --> 15.9706, 1794 --> 8, 1193.5 --> 0.5, 2280.83 --> 13.8333, 2207.21 --> 11.6429, 2135.7 --> 10.6, 1776.75 --> 6.5, 2269.44 --> 10.24, 2227.94 --> 7.77778, 1963.33 --> 3.66667 )
[LOG] Overall execution time: 16.5083 sec CPU time.
[LOG] Overall execution time: 23 sec real time.
Synthesis time: 22.72 sec (Real time) / 22.09 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 10000.01 sec (Real time) / 9926.78 sec (User CPU time)
BLIMC-Model-checking: 0 (exit code: 137)
IC3 Model-checking time: 10000.01 sec (Real time) / 9972.66 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 2514 64 0 1 2450
Raw AIGER output size: aag 11274 32 0 1 11212
=====================  bs8n.aag =====================
[LOG] Relation determinization time: 0.002053 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000618/0 sec (0.000618/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 3.9e-05/0 sec (3.9e-05/3.9e-05 sec )
[LOG] Total clause minimization time: 5e-06/0 sec (5e-06/5e-06 sec )
[LOG] Total clause size reduction: 71 --> 0 (71 --> 0 )
[LOG] Average clause size reduction: 35.5 --> 0 (35.5 --> 0 )
[LOG] Overall execution time: 0.003052 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 95 4 9 1 82
Raw AIGER output size: aag 95 3 9 1 83
=====================  bs8y.aag =====================
[LOG] Relation determinization time: 0.002391 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.000637/0 sec (0.000637/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 4.1e-05/0 sec (4.1e-05/4.1e-05 sec )
[LOG] Total clause minimization time: 7e-06/0 sec (7e-06/7e-06 sec )
[LOG] Total clause size reduction: 69 --> 0 (69 --> 0 )
[LOG] Average clause size reduction: 34.5 --> 0 (34.5 --> 0 )
[LOG] Overall execution time: 0.003375 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 4 9 1 80
Raw AIGER output size: aag 93 3 9 1 81
=====================  bs16n.aag =====================
[LOG] Relation determinization time: 0.003752 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001685/0 sec (0.001685/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 9.7e-05/0 sec (9.7e-05/9.7e-05 sec )
[LOG] Total clause minimization time: 9e-06/0 sec (9e-06/9e-06 sec )
[LOG] Total clause size reduction: 233 --> 0 (233 --> 0 )
[LOG] Average clause size reduction: 116.5 --> 0 (116.5 --> 0 )
[LOG] Overall execution time: 0.005637 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 280 5 17 1 258
Raw AIGER output size: aag 280 4 17 1 259
=====================  bs16y.aag =====================
[LOG] Relation determinization time: 0.004 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001687/0 sec (0.001687/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.0001/0 sec (0.0001/0.0001 sec )
[LOG] Total clause minimization time: 1e-05/0 sec (1e-05/1e-05 sec )
[LOG] Total clause size reduction: 231 --> 0 (231 --> 0 )
[LOG] Average clause size reduction: 115.5 --> 0 (115.5 --> 0 )
[LOG] Overall execution time: 0.005789 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 278 5 17 1 256
Raw AIGER output size: aag 278 4 17 1 257
=====================  bs32n.aag =====================
[LOG] Relation determinization time: 0.007844 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.004026/0 sec (0.004026/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.000228/0 sec (0.000228/0.000228 sec )
[LOG] Total clause minimization time: 2.9e-05/0 sec (2.9e-05/2.9e-05 sec )
[LOG] Total clause size reduction: 554 --> 0 (554 --> 0 )
[LOG] Average clause size reduction: 277 --> 0 (277 --> 0 )
[LOG] Overall execution time: 0.012315 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 649 6 33 1 610
Raw AIGER output size: aag 649 5 33 1 611
=====================  bs32y.aag =====================
[LOG] Relation determinization time: 0.007545 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.003869/0 sec (0.003869/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.000216/0 sec (0.000216/0.000216 sec )
[LOG] Total clause minimization time: 2.5e-05/0 sec (2.5e-05/2.5e-05 sec )
[LOG] Total clause size reduction: 552 --> 0 (552 --> 0 )
[LOG] Average clause size reduction: 276 --> 0 (276 --> 0 )
[LOG] Overall execution time: 0.011505 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 647 6 33 1 608
Raw AIGER output size: aag 647 5 33 1 609
=====================  bs64n.aag =====================
[LOG] Relation determinization time: 0.018062 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.009919/0 sec (0.009919/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.000557/0 sec (0.000557/0.000557 sec )
[LOG] Total clause minimization time: 5.9e-05/0 sec (5.9e-05/5.9e-05 sec )
[LOG] Total clause size reduction: 1291 --> 0 (1291 --> 0 )
[LOG] Average clause size reduction: 645.5 --> 0 (645.5 --> 0 )
[LOG] Overall execution time: 0.02908 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1482 7 65 1 1410
Raw AIGER output size: aag 1482 6 65 1 1411
=====================  bs64y.aag =====================
[LOG] Relation determinization time: 0.018757 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.010398/0 sec (0.010398/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.00064/0 sec (0.00064/0.00064 sec )
[LOG] Total clause minimization time: 6.1e-05/0 sec (6.1e-05/6.1e-05 sec )
[LOG] Total clause size reduction: 1289 --> 0 (1289 --> 0 )
[LOG] Average clause size reduction: 644.5 --> 0 (644.5 --> 0 )
[LOG] Overall execution time: 0.030842 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1480 7 65 1 1408
Raw AIGER output size: aag 1480 6 65 1 1409
=====================  bs128n.aag =====================
[LOG] Relation determinization time: 0.050162 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02653/0 sec (0.02653/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.001323/0 sec (0.001323/0.001323 sec )
[LOG] Total clause minimization time: 0.000119/0 sec (0.000119/0.000119 sec )
[LOG] Total clause size reduction: 2956 --> 0 (2956 --> 0 )
[LOG] Average clause size reduction: 1478 --> 0 (1478 --> 0 )
[LOG] Overall execution time: 0.087677 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3339 8 129 1 3202
Raw AIGER output size: aag 3339 7 129 1 3203
=====================  bs128y.aag =====================
[LOG] Relation determinization time: 0.046856 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.027004/0 sec (0.027004/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.001578/0 sec (0.001578/0.001578 sec )
[LOG] Total clause minimization time: 0.000114/0 sec (0.000114/0.000114 sec )
[LOG] Total clause size reduction: 2954 --> 0 (2954 --> 0 )
[LOG] Average clause size reduction: 1477 --> 0 (1477 --> 0 )
[LOG] Overall execution time: 0.085894 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3337 8 129 1 3200
Raw AIGER output size: aag 3337 7 129 1 3201
=====================  stay2n.aag =====================
[LOG] Relation determinization time: 0.001947 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000678/0 sec (0.00026/0 sec, 0.000192/0 sec, 0.000226/0 sec )
[LOG] Nr of iterations: 4 (1, 1, 2 )
[LOG] Total clause computation time: 3.3e-05/0 sec (1e-06/1e-06 sec, 0/0 sec, 3.2e-05/3.2e-05 sec )
[LOG] Total clause minimization time: 4e-06/0 sec (0/0 sec, 0/0 sec, 4e-06/4e-06 sec )
[LOG] Total clause size reduction: 19 --> 0 (0 --> 0, 0 --> 0, 19 --> 0 )
[LOG] Average clause size reduction: 4.75 --> 0 (0 --> 0, 0 --> 0, 9.5 --> 0 )
[LOG] Overall execution time: 0.002706 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 40 5 4 1 31
Raw AIGER output size: aag 40 2 4 1 34
=====================  stay2y.aag =====================
[LOG] Relation determinization time: 0.001664 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000443/0 sec (0.000176/0 sec, 0.000123/0 sec, 0.000144/0 sec )
[LOG] Nr of iterations: 4 (1, 1, 2 )
[LOG] Total clause computation time: 2.1e-05/0 sec (0/0 sec, 1e-06/1e-06 sec, 2e-05/2e-05 sec )
[LOG] Total clause minimization time: 3e-06/0 sec (0/0 sec, 0/0 sec, 3e-06/3e-06 sec )
[LOG] Total clause size reduction: 13 --> 0 (0 --> 0, 0 --> 0, 13 --> 0 )
[LOG] Average clause size reduction: 3.25 --> 0 (0 --> 0, 0 --> 0, 6.5 --> 0 )
[LOG] Overall execution time: 0.002455 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 26 5 4 1 17
Raw AIGER output size: aag 26 2 4 1 20
=====================  stay4n.aag =====================
[LOG] Relation determinization time: 0.004363 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002486/0 sec (0.000607/0 sec, 0.000459/0 sec, 0.000471/0 sec, 0.00045/0 sec, 0.000499/0 sec )
[LOG] Nr of iterations: 6 (1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 6.4e-05/0 sec (1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 6.2e-05/6.2e-05 sec )
[LOG] Total clause minimization time: 4e-06/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 4e-06/4e-06 sec )
[LOG] Total clause size reduction: 31 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 31 --> 0 )
[LOG] Average clause size reduction: 5.16667 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15.5 --> 0 )
[LOG] Overall execution time: 0.005591 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 9 6 1 84
Raw AIGER output size: aag 99 4 6 1 89
=====================  stay4y.aag =====================
[LOG] Relation determinization time: 0.003878 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001883/0 sec (0.000468/0 sec, 0.000328/0 sec, 0.000362/0 sec, 0.000343/0 sec, 0.000382/0 sec )
[LOG] Nr of iterations: 6 (1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 5.1e-05/0 sec (0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 5e-05/5e-05 sec )
[LOG] Total clause minimization time: 6e-06/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 6e-06/6e-06 sec )
[LOG] Total clause size reduction: 21 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 21 --> 0 )
[LOG] Average clause size reduction: 3.5 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10.5 --> 0 )
[LOG] Overall execution time: 0.005036 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 9 6 1 57
Raw AIGER output size: aag 72 4 6 1 62
=====================  stay6n.aag =====================
[LOG] Relation determinization time: 0.010677 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.007481/0 sec (0.001389/0 sec, 0.000982/0 sec, 0.001033/0 sec, 0.001014/0 sec, 0.001002/0 sec, 0.000997/0 sec, 0.001064/0 sec )
[LOG] Nr of iterations: 8 (1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 8e-05/0 sec (1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 7.5e-05/7.5e-05 sec )
[LOG] Total clause minimization time: 9e-06/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 9e-06/9e-06 sec )
[LOG] Total clause size reduction: 43 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 43 --> 0 )
[LOG] Average clause size reduction: 5.375 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 21.5 --> 0 )
[LOG] Overall execution time: 0.012549 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 219 13 8 1 198
Raw AIGER output size: aag 219 6 8 1 205
=====================  stay6y.aag =====================
[LOG] Relation determinization time: 0.007849 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.005191/0 sec (0.000999/0 sec, 0.000688/0 sec, 0.000684/0 sec, 0.000693/0 sec, 0.000684/0 sec, 0.000694/0 sec, 0.000749/0 sec )
[LOG] Nr of iterations: 8 (1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 9e-05/0 sec (1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 8.6e-05/8.6e-05 sec )
[LOG] Total clause minimization time: 7e-06/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 7e-06/7e-06 sec )
[LOG] Total clause size reduction: 29 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 29 --> 0 )
[LOG] Average clause size reduction: 3.625 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14.5 --> 0 )
[LOG] Overall execution time: 0.009378 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 149 13 8 1 128
Raw AIGER output size: aag 149 6 8 1 135
=====================  stay8n.aag =====================
[LOG] Relation determinization time: 0.026254 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.020718/0 sec (0.002434/0 sec, 0.002213/0 sec, 0.002312/0 sec, 0.002429/0 sec, 0.002259/0 sec, 0.002193/0 sec, 0.002223/0 sec, 0.00221/0 sec, 0.002445/0 sec )
[LOG] Nr of iterations: 10 (1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.000155/0 sec (1e-06/1e-06 sec, 3e-06/3e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0.000143/0.000143 sec )
[LOG] Total clause minimization time: 2.1e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2.1e-05/2.1e-05 sec )
[LOG] Total clause size reduction: 55 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 55 --> 0 )
[LOG] Average clause size reduction: 5.5 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 27.5 --> 0 )
[LOG] Overall execution time: 0.028811 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 403 17 10 1 376
Raw AIGER output size: aag 403 8 10 1 385
=====================  stay8y.aag =====================
[LOG] Relation determinization time: 0.015551 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.012125/0 sec (0.001504/0 sec, 0.001314/0 sec, 0.001318/0 sec, 0.001315/0 sec, 0.001318/0 sec, 0.001335/0 sec, 0.001345/0 sec, 0.001329/0 sec, 0.001347/0 sec )
[LOG] Nr of iterations: 10 (1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 9.3e-05/0 sec (0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 8.9e-05/8.9e-05 sec )
[LOG] Total clause minimization time: 4e-06/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 4e-06/4e-06 sec )
[LOG] Total clause size reduction: 37 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 37 --> 0 )
[LOG] Average clause size reduction: 3.7 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 18.5 --> 0 )
[LOG] Overall execution time: 0.017272 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 264 17 10 1 237
Raw AIGER output size: aag 264 8 10 1 246
=====================  stay10n.aag =====================
[LOG] Relation determinization time: 0.051076 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.041654/0 sec (0.004367/0 sec, 0.00374/0 sec, 0.00343/0 sec, 0.003456/0 sec, 0.004005/0 sec, 0.003964/0 sec, 0.003618/0 sec, 0.003455/0 sec, 0.003838/0 sec, 0.004069/0 sec, 0.003712/0 sec )
[LOG] Nr of iterations: 12 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.000217/0 sec (4e-06/4e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 2e-06/2e-06 sec, 5e-06/5e-06 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 4e-06/4e-06 sec, 2e-06/2e-06 sec, 0.000195/0.000195 sec )
[LOG] Total clause minimization time: 1.5e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1.5e-05/1.5e-05 sec )
[LOG] Total clause size reduction: 67 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 67 --> 0 )
[LOG] Average clause size reduction: 5.58333 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 33.5 --> 0 )
[LOG] Overall execution time: 0.055237 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 651 21 12 1 618
Raw AIGER output size: aag 651 10 12 1 629
=====================  stay10y.aag =====================
[LOG] Relation determinization time: 0.031811 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.025577/0 sec (0.002645/0 sec, 0.002305/0 sec, 0.002438/0 sec, 0.002222/0 sec, 0.002225/0 sec, 0.00217/0 sec, 0.00215/0 sec, 0.002251/0 sec, 0.002439/0 sec, 0.002406/0 sec, 0.002326/0 sec )
[LOG] Nr of iterations: 12 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.000158/0 sec (2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 2e-06/2e-06 sec, 3e-06/3e-06 sec, 1e-06/1e-06 sec, 0.000143/0.000143 sec )
[LOG] Total clause minimization time: 1.4e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1.4e-05/1.4e-05 sec )
[LOG] Total clause size reduction: 45 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 45 --> 0 )
[LOG] Average clause size reduction: 3.75 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 22.5 --> 0 )
[LOG] Overall execution time: 0.034599 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 415 21 12 1 382
Raw AIGER output size: aag 415 10 12 1 393
=====================  stay12n.aag =====================
[LOG] Relation determinization time: 0.096405 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.080208/0 sec (0.006435/0 sec, 0.006641/0 sec, 0.005883/0 sec, 0.006048/0 sec, 0.006561/0 sec, 0.005847/0 sec, 0.006609/0 sec, 0.006178/0 sec, 0.005627/0 sec, 0.005836/0 sec, 0.006521/0 sec, 0.006009/0 sec, 0.006013/0 sec )
[LOG] Nr of iterations: 14 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.000403/0 sec (5e-06/5e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 3e-06/3e-06 sec, 2e-06/2e-06 sec, 4e-06/4e-06 sec, 2e-06/2e-06 sec, 3e-06/3e-06 sec, 2e-06/2e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 2e-06/2e-06 sec, 0.000369/0.000369 sec )
[LOG] Total clause minimization time: 1.8e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1.8e-05/1.8e-05 sec )
[LOG] Total clause size reduction: 79 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 79 --> 0 )
[LOG] Average clause size reduction: 5.64286 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 39.5 --> 0 )
[LOG] Overall execution time: 0.102899 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 963 25 14 1 924
Raw AIGER output size: aag 963 12 14 1 937
=====================  stay12y.aag =====================
[LOG] Relation determinization time: 0.053561 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.04407/0 sec (0.003641/0 sec, 0.003127/0 sec, 0.003393/0 sec, 0.003754/0 sec, 0.003396/0 sec, 0.003279/0 sec, 0.003255/0 sec, 0.003157/0 sec, 0.003244/0 sec, 0.003757/0 sec, 0.003492/0 sec, 0.003361/0 sec, 0.003214/0 sec )
[LOG] Nr of iterations: 14 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.00022/0 sec (2e-06/2e-06 sec, 1e-06/1e-06 sec, 3e-06/3e-06 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 2e-06/2e-06 sec, 5e-06/5e-06 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 0.000199/0.000199 sec )
[LOG] Total clause minimization time: 1.2e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1.2e-05/1.2e-05 sec )
[LOG] Total clause size reduction: 53 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 53 --> 0 )
[LOG] Average clause size reduction: 3.78571 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 26.5 --> 0 )
[LOG] Overall execution time: 0.058205 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 602 25 14 1 563
Raw AIGER output size: aag 602 12 14 1 576
=====================  stay14n.aag =====================
[LOG] Relation determinization time: 0.155218 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.127086/0 sec (0.008488/0 sec, 0.008835/0 sec, 0.00818/0 sec, 0.008676/0 sec, 0.008088/0 sec, 0.00849/0 sec, 0.007621/0 sec, 0.008653/0 sec, 0.008317/0 sec, 0.008394/0 sec, 0.008233/0 sec, 0.009289/0 sec, 0.008044/0 sec, 0.009182/0 sec, 0.008596/0 sec )
[LOG] Nr of iterations: 16 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.000672/0 sec (6e-06/6e-06 sec, 3e-06/3e-06 sec, 6e-06/6e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 2e-06/2e-06 sec, 3e-06/3e-06 sec, 2e-06/2e-06 sec, 6e-06/6e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 2e-06/2e-06 sec, 4e-06/4e-06 sec, 0.000622/0.000622 sec )
[LOG] Total clause minimization time: 2.5e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2.5e-05/2.5e-05 sec )
[LOG] Total clause size reduction: 91 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 91 --> 0 )
[LOG] Average clause size reduction: 5.6875 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 45.5 --> 0 )
[LOG] Overall execution time: 0.16519 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.31 sec (Real time) / 0.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1339 29 16 1 1294
Raw AIGER output size: aag 1339 14 16 1 1309
=====================  stay14y.aag =====================
[LOG] Relation determinization time: 0.078991 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.065758/0 sec (0.004682/0 sec, 0.004097/0 sec, 0.004033/0 sec, 0.00407/0 sec, 0.004173/0 sec, 0.004189/0 sec, 0.004128/0 sec, 0.004115/0 sec, 0.004122/0 sec, 0.004173/0 sec, 0.004647/0 sec, 0.004694/0 sec, 0.004502/0 sec, 0.004731/0 sec, 0.005402/0 sec )
[LOG] Nr of iterations: 16 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.000296/0 sec (1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 3e-06/3e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 0.000275/0.000275 sec )
[LOG] Total clause minimization time: 1.4e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1.4e-05/1.4e-05 sec )
[LOG] Total clause size reduction: 61 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 61 --> 0 )
[LOG] Average clause size reduction: 3.8125 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 30.5 --> 0 )
[LOG] Overall execution time: 0.084501 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 825 29 16 1 780
Raw AIGER output size: aag 825 14 16 1 795
=====================  stay16n.aag =====================
[LOG] Relation determinization time: 0.235556 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.196216/0 sec (0.011343/0 sec, 0.012414/0 sec, 0.011323/0 sec, 0.011187/0 sec, 0.011445/0 sec, 0.011147/0 sec, 0.011907/0 sec, 0.010772/0 sec, 0.011586/0 sec, 0.011655/0 sec, 0.01104/0 sec, 0.011769/0 sec, 0.012519/0 sec, 0.010802/0 sec, 0.012669/0 sec, 0.010984/0 sec, 0.011654/0 sec )
[LOG] Nr of iterations: 18 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.000663/0 sec (3e-06/3e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 2e-06/2e-06 sec, 3e-06/3e-06 sec, 5e-06/5e-06 sec, 2e-06/2e-06 sec, 3e-06/3e-06 sec, 5e-06/5e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 0.000611/0.000611 sec )
[LOG] Total clause minimization time: 1.9e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1.9e-05/1.9e-05 sec )
[LOG] Total clause size reduction: 103 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 103 --> 0 )
[LOG] Average clause size reduction: 5.72222 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 51.5 --> 0 )
[LOG] Overall execution time: 0.248806 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.39 sec (Real time) / 0.35 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1779 33 18 1 1728
Raw AIGER output size: aag 1779 16 18 1 1745
=====================  stay16y.aag =====================
[LOG] Relation determinization time: 0.13263 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.111029/0 sec (0.006661/0 sec, 0.006753/0 sec, 0.005959/0 sec, 0.00695/0 sec, 0.006165/0 sec, 0.006152/0 sec, 0.006737/0 sec, 0.006125/0 sec, 0.006792/0 sec, 0.006772/0 sec, 0.006148/0 sec, 0.006514/0 sec, 0.0072/0 sec, 0.006301/0 sec, 0.006563/0 sec, 0.007037/0 sec, 0.0062/0 sec )
[LOG] Nr of iterations: 18 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.000435/0 sec (4e-06/4e-06 sec, 3e-06/3e-06 sec, 1e-06/1e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 3e-06/3e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 1e-06/1e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 2e-06/2e-06 sec, 4e-06/4e-06 sec, 2e-06/2e-06 sec, 0.000393/0.000393 sec )
[LOG] Total clause minimization time: 1.5e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1.5e-05/1.5e-05 sec )
[LOG] Total clause size reduction: 69 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 69 --> 0 )
[LOG] Average clause size reduction: 3.83333 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 34.5 --> 0 )
[LOG] Overall execution time: 0.141242 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.29 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1084 33 18 1 1033
Raw AIGER output size: aag 1084 16 18 1 1050
=====================  stay18n.aag =====================
[LOG] Relation determinization time: 0.353301 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.288037/0 sec (0.014876/0 sec, 0.014765/0 sec, 0.01429/0 sec, 0.014802/0 sec, 0.013272/0 sec, 0.016179/0 sec, 0.016561/0 sec, 0.014903/0 sec, 0.014685/0 sec, 0.015179/0 sec, 0.015161/0 sec, 0.015463/0 sec, 0.015992/0 sec, 0.016038/0 sec, 0.015393/0 sec, 0.014715/0 sec, 0.014969/0 sec, 0.014956/0 sec, 0.015838/0 sec )
[LOG] Nr of iterations: 20 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.001337/0 sec (3e-06/3e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 6e-06/6e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 6e-06/6e-06 sec, 0.001264/0.001264 sec )
[LOG] Total clause minimization time: 2.7e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2.7e-05/2.7e-05 sec )
[LOG] Total clause size reduction: 115 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 115 --> 0 )
[LOG] Average clause size reduction: 5.75 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 57.5 --> 0 )
[LOG] Overall execution time: 0.371596 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.52 sec (Real time) / 0.49 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2283 37 20 1 2226
Raw AIGER output size: aag 2283 18 20 1 2245
=====================  stay18y.aag =====================
[LOG] Relation determinization time: 0.193512 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.163444/0 sec (0.009261/0 sec, 0.008065/0 sec, 0.008658/0 sec, 0.008074/0 sec, 0.008588/0 sec, 0.008251/0 sec, 0.008855/0 sec, 0.008095/0 sec, 0.009316/0 sec, 0.008055/0 sec, 0.009267/0 sec, 0.008193/0 sec, 0.008601/0 sec, 0.00841/0 sec, 0.008628/0 sec, 0.008347/0 sec, 0.008885/0 sec, 0.008423/0 sec, 0.009472/0 sec )
[LOG] Nr of iterations: 20 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.000609/0 sec (3e-06/3e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 2e-06/2e-06 sec, 3e-06/3e-06 sec, 2e-06/2e-06 sec, 3e-06/3e-06 sec, 2e-06/2e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 2e-06/2e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 0.000558/0.000558 sec )
[LOG] Total clause minimization time: 1.7e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1.7e-05/1.7e-05 sec )
[LOG] Total clause size reduction: 77 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 77 --> 0 )
[LOG] Average clause size reduction: 3.85 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 38.5 --> 0 )
[LOG] Overall execution time: 0.204454 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.35 sec (Real time) / 0.31 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1379 37 20 1 1322
Raw AIGER output size: aag 1379 18 20 1 1341
=====================  stay20n.aag =====================
[LOG] Relation determinization time: 0.511214 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.4296/1 sec (0.01903/0 sec, 0.021533/0 sec, 0.020695/0 sec, 0.020369/0 sec, 0.020986/0 sec, 0.019649/0 sec, 0.01945/0 sec, 0.020867/0 sec, 0.020166/0 sec, 0.019374/1 sec, 0.020588/0 sec, 0.022095/0 sec, 0.021435/0 sec, 0.019705/0 sec, 0.019974/0 sec, 0.022948/0 sec, 0.020408/0 sec, 0.019612/0 sec, 0.020527/0 sec, 0.020104/0 sec, 0.020085/0 sec )
[LOG] Nr of iterations: 22 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.001127/0 sec (3e-06/3e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 2e-06/2e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 6e-06/6e-06 sec, 6e-06/6e-06 sec, 6e-06/6e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 3e-06/3e-06 sec, 0.001056/0.001056 sec )
[LOG] Total clause minimization time: 1.8e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1.8e-05/1.8e-05 sec )
[LOG] Total clause size reduction: 127 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 127 --> 0 )
[LOG] Average clause size reduction: 5.77273 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 63.5 --> 0 )
[LOG] Overall execution time: 0.53558 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.68 sec (Real time) / 0.64 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2851 41 22 1 2788
Raw AIGER output size: aag 2851 20 22 1 2809
=====================  stay20y.aag =====================
[LOG] Relation determinization time: 0.282306 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.237311/0 sec (0.011138/0 sec, 0.010823/0 sec, 0.01034/0 sec, 0.011524/0 sec, 0.010612/0 sec, 0.010931/0 sec, 0.010821/0 sec, 0.010726/0 sec, 0.01208/0 sec, 0.011109/0 sec, 0.011017/0 sec, 0.011371/0 sec, 0.010878/0 sec, 0.012597/0 sec, 0.011404/0 sec, 0.010804/0 sec, 0.011865/0 sec, 0.01167/0 sec, 0.01097/0 sec, 0.012265/0 sec, 0.012366/0 sec )
[LOG] Nr of iterations: 22 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.001132/0 sec (3e-06/3e-06 sec, 3e-06/3e-06 sec, 2e-06/2e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 5e-06/5e-06 sec, 3e-06/3e-06 sec, 0.001069/0.001069 sec )
[LOG] Total clause minimization time: 2.1e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2.1e-05/2.1e-05 sec )
[LOG] Total clause size reduction: 85 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 85 --> 0 )
[LOG] Average clause size reduction: 3.86364 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 42.5 --> 0 )
[LOG] Overall execution time: 0.297003 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.44 sec (Real time) / 0.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1710 41 22 1 1647
Raw AIGER output size: aag 1710 20 22 1 1668
=====================  stay22n.aag =====================
[LOG] Relation determinization time: 0.675715 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.57329/0 sec (0.022832/0 sec, 0.026532/0 sec, 0.025339/0 sec, 0.026378/0 sec, 0.031582/0 sec, 0.026096/0 sec, 0.026891/0 sec, 0.020928/0 sec, 0.023781/0 sec, 0.026749/0 sec, 0.026885/0 sec, 0.027274/0 sec, 0.023086/0 sec, 0.023214/0 sec, 0.02782/0 sec, 0.02683/0 sec, 0.021176/0 sec, 0.021194/0 sec, 0.021167/0 sec, 0.022571/0 sec, 0.026941/0 sec, 0.024007/0 sec, 0.024017/0 sec )
[LOG] Nr of iterations: 24 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.001586/0 sec (4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 6e-06/6e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 2e-06/2e-06 sec, 3e-06/3e-06 sec, 5e-06/5e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 0.00151/0.00151 sec )
[LOG] Total clause minimization time: 1.8e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1.8e-05/1.8e-05 sec )
[LOG] Total clause size reduction: 139 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 139 --> 0 )
[LOG] Average clause size reduction: 5.79167 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 69.5 --> 0 )
[LOG] Overall execution time: 0.708368 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.86 sec (Real time) / 0.81 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.12 sec (Real time) / 0.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3483 45 24 1 3414
Raw AIGER output size: aag 3483 22 24 1 3437
=====================  stay22y.aag =====================
[LOG] Relation determinization time: 0.386039 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.322454/0 sec (0.013374/0 sec, 0.012762/0 sec, 0.014543/0 sec, 0.013895/0 sec, 0.012904/0 sec, 0.01286/0 sec, 0.014034/0 sec, 0.015058/0 sec, 0.013451/0 sec, 0.013389/0 sec, 0.01441/0 sec, 0.015514/0 sec, 0.014028/0 sec, 0.013385/0 sec, 0.013565/0 sec, 0.013799/0 sec, 0.013567/0 sec, 0.014015/0 sec, 0.013941/0 sec, 0.014394/0 sec, 0.014732/0 sec, 0.01514/0 sec, 0.015694/0 sec )
[LOG] Nr of iterations: 24 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.000889/0 sec (6e-06/6e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 5e-06/5e-06 sec, 6e-06/6e-06 sec, 4e-06/4e-06 sec, 2e-06/2e-06 sec, 3e-06/3e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 6e-06/6e-06 sec, 2e-06/2e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 0.000804/0.000804 sec )
[LOG] Total clause minimization time: 1.4e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1.4e-05/1.4e-05 sec )
[LOG] Total clause size reduction: 93 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 93 --> 0 )
[LOG] Average clause size reduction: 3.875 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 46.5 --> 0 )
[LOG] Overall execution time: 0.406061 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.55 sec (Real time) / 0.49 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2077 45 24 1 2008
Raw AIGER output size: aag 2077 22 24 1 2031
=====================  stay24n.aag =====================
[LOG] Relation determinization time: 1.01124 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.852559/1 sec (0.029971/0 sec, 0.034273/0 sec, 0.033609/0 sec, 0.035593/0 sec, 0.034544/0 sec, 0.032962/0 sec, 0.032872/0 sec, 0.03411/0 sec, 0.035433/0 sec, 0.035089/0 sec, 0.032848/0 sec, 0.034561/0 sec, 0.033986/0 sec, 0.03389/0 sec, 0.034419/0 sec, 0.034586/0 sec, 0.036231/0 sec, 0.02905/0 sec, 0.034525/0 sec, 0.033657/0 sec, 0.036029/0 sec, 0.0362/1 sec, 0.036786/0 sec, 0.032427/0 sec, 0.034908/0 sec )
[LOG] Nr of iterations: 26 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.002249/0 sec (5e-06/5e-06 sec, 8e-06/8e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 6e-06/6e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 3e-06/3e-06 sec, 6e-06/6e-06 sec, 5e-06/5e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 2e-06/2e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 0.002153/0.002153 sec )
[LOG] Total clause minimization time: 2e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2e-05/2e-05 sec )
[LOG] Total clause size reduction: 151 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 151 --> 0 )
[LOG] Average clause size reduction: 5.80769 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 75.5 --> 0 )
[LOG] Overall execution time: 1.053 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.20 sec (Real time) / 1.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.14 sec (Real time) / 0.13 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4179 49 26 1 4104
Raw AIGER output size: aag 4179 24 26 1 4129
=====================  stay24y.aag =====================
[LOG] Relation determinization time: 0.56597 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.471542/0 sec (0.016751/0 sec, 0.017957/0 sec, 0.017873/0 sec, 0.018204/0 sec, 0.018041/0 sec, 0.017306/0 sec, 0.016963/0 sec, 0.018819/0 sec, 0.018872/0 sec, 0.019159/0 sec, 0.019079/0 sec, 0.018959/0 sec, 0.017612/0 sec, 0.020603/0 sec, 0.020124/0 sec, 0.019783/0 sec, 0.02042/0 sec, 0.020013/0 sec, 0.017465/0 sec, 0.019828/0 sec, 0.021029/0 sec, 0.019915/0 sec, 0.018912/0 sec, 0.018637/0 sec, 0.019218/0 sec )
[LOG] Nr of iterations: 26 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.001628/0 sec (4e-06/4e-06 sec, 6e-06/6e-06 sec, 3e-06/3e-06 sec, 5e-06/5e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 2e-06/2e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 5e-06/5e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 0.001538/0.001538 sec )
[LOG] Total clause minimization time: 2.7e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2.7e-05/2.7e-05 sec )
[LOG] Total clause size reduction: 101 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 101 --> 0 )
[LOG] Average clause size reduction: 3.88462 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 50.5 --> 0 )
[LOG] Overall execution time: 0.590937 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.74 sec (Real time) / 0.68 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2480 49 26 1 2405
Raw AIGER output size: aag 2480 24 26 1 2430
=====================  genbuf1c3y.aag =====================
[LOG] Relation determinization time: 0.071994 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 145 new AND gates.
[LOG] Size before ABC: 170 AND gates.
[LOG] Size after ABC: 144 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.05257/0 sec (0.007293/0 sec, 0.012846/0 sec, 0.00619/0 sec, 0.01315/0 sec, 0.009981/0 sec, 0.00311/0 sec )
[LOG] Nr of iterations: 51 (11, 23, 4, 2, 8, 3 )
[LOG] Total clause computation time: 0.011753/0 sec (0.001283/0.001283 sec, 0.003693/0.003693 sec, 0.001042/0.001042 sec, 0.001465/0.001465 sec, 0.004036/0.004036 sec, 0.000234/0.000234 sec )
[LOG] Total clause minimization time: 0.028882/0 sec (0.004111/0.004111 sec, 0.007368/0.007368 sec, 0.003192/0.003192 sec, 0.009782/0.009782 sec, 0.003837/0.003837 sec, 0.000592/0.000592 sec )
[LOG] Total clause size reduction: 5490 --> 110 (1380 --> 19, 2728 --> 63, 330 --> 10, 108 --> 0, 742 --> 15, 202 --> 3 )
[LOG] Average clause size reduction: 107.647 --> 2.15686 (125.455 --> 1.72727, 118.609 --> 2.73913, 82.5 --> 2.5, 54 --> 0, 92.75 --> 1.875, 67.3333 --> 1 )
[LOG] Overall execution time: 0.07401 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.24 sec (Real time) / 0.23 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 166 11 21 1 134
Raw AIGER output size: aag 310 5 21 1 279
=====================  genbuf2c3y.aag =====================
[LOG] Relation determinization time: 0.203507 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 260 new AND gates.
[LOG] Size before ABC: 298 AND gates.
[LOG] Size after ABC: 260 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.151807/0 sec (0.02971/0 sec, 0.033374/0 sec, 0.012088/0 sec, 0.014677/0 sec, 0.014176/0 sec, 0.041552/0 sec, 0.00623/0 sec )
[LOG] Nr of iterations: 82 (21, 24, 4, 4, 8, 16, 5 )
[LOG] Total clause computation time: 0.039734/0 sec (0.008503/0.008503 sec, 0.007471/0.007471 sec, 0.000674/0.000674 sec, 0.000833/0.000833 sec, 0.00277/0.00277 sec, 0.018917/0.018917 sec, 0.000566/0.000566 sec )
[LOG] Total clause minimization time: 0.087316/0 sec (0.017732/0.017732 sec, 0.022342/0.022342 sec, 0.007635/0.007635 sec, 0.010339/0.010339 sec, 0.008149/0.008149 sec, 0.019095/0.019095 sec, 0.002024/0.002024 sec )
[LOG] Total clause size reduction: 11474 --> 207 (3540 --> 68, 3749 --> 79, 435 --> 4, 402 --> 4, 917 --> 12, 1935 --> 32, 496 --> 8 )
[LOG] Average clause size reduction: 139.927 --> 2.52439 (168.571 --> 3.2381, 156.208 --> 3.29167, 108.75 --> 1, 100.5 --> 1, 114.625 --> 1.5, 120.938 --> 2, 99.2 --> 1.6 )
[LOG] Overall execution time: 0.20598 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.38 sec (Real time) / 0.33 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.67 sec (Real time) / 0.65 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 206 13 24 1 169
Raw AIGER output size: aag 466 6 24 1 429
=====================  genbuf3c3y.aag =====================
[LOG] Relation determinization time: 0.712959 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 354 new AND gates.
[LOG] Size before ABC: 416 AND gates.
[LOG] Size after ABC: 354 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.588662/1 sec (0.052216/0 sec, 0.091098/0 sec, 0.026488/0 sec, 0.024761/0 sec, 0.029954/0 sec, 0.029161/0 sec, 0.180603/0 sec, 0.143035/1 sec, 0.011346/0 sec )
[LOG] Nr of iterations: 108 (18, 28, 5, 4, 6, 9, 5, 26, 7 )
[LOG] Total clause computation time: 0.117107/1 sec (0.008314/0.008314 sec, 0.025797/0.025797 sec, 0.001487/0.001487 sec, 0.001037/0.001037 sec, 0.001696/0.001696 sec, 0.010047/0.010047 sec, 0.021602/0.021602 sec, 0.045667/0.045667 sec, 0.00146/0.00146 sec )
[LOG] Total clause minimization time: 0.41907/0 sec (0.038297/0.038297 sec, 0.059555/0.059555 sec, 0.019426/0.019426 sec, 0.017643/0.017643 sec, 0.022949/0.022949 sec, 0.013356/0.013356 sec, 0.153628/0.153628 sec, 0.090792/0.090792 sec, 0.003424/0.003424 sec )
[LOG] Total clause size reduction: 17295 --> 297 (3672 --> 58, 5454 --> 116, 716 --> 7, 489 --> 6, 770 --> 7, 1176 --> 22, 584 --> 6, 3600 --> 65, 834 --> 10 )
[LOG] Average clause size reduction: 160.139 --> 2.75 (204 --> 3.22222, 194.786 --> 4.14286, 143.2 --> 1.4, 122.25 --> 1.5, 128.333 --> 1.16667, 130.667 --> 2.44444, 116.8 --> 1.2, 138.462 --> 2.5, 119.143 --> 1.42857 )
[LOG] Overall execution time: 0.716332 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.93 sec (Real time) / 0.87 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.78 sec (Real time) / 1.77 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 245 16 27 1 202
Raw AIGER output size: aag 599 7 27 1 556
=====================  genbuf4c3y.aag =====================
[LOG] Relation determinization time: 1.45492 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 554 new AND gates.
[LOG] Size before ABC: 624 AND gates.
[LOG] Size after ABC: 554 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.14337/1 sec (0.166621/0 sec, 0.215145/0 sec, 0.061403/0 sec, 0.0602/0 sec, 0.064076/1 sec, 0.080736/0 sec, 0.107021/0 sec, 0.121533/0 sec, 0.248788/0 sec, 0.017848/0 sec )
[LOG] Nr of iterations: 153 (34, 30, 9, 4, 6, 6, 15, 11, 34, 4 )
[LOG] Total clause computation time: 0.216504/0 sec (0.020701/0.020701 sec, 0.034313/0.034313 sec, 0.004985/0.004985 sec, 0.001896/0.001896 sec, 0.003993/0.003993 sec, 0.003817/0.003817 sec, 0.031159/0.031159 sec, 0.026567/0.026567 sec, 0.087424/0.087424 sec, 0.001649/0.001649 sec )
[LOG] Total clause minimization time: 0.818374/0 sec (0.135704/0.135704 sec, 0.168979/0.168979 sec, 0.045955/0.045955 sec, 0.047877/0.047877 sec, 0.049893/0.049893 sec, 0.06698/0.06698 sec, 0.064852/0.064852 sec, 0.083726/0.083726 sec, 0.1504/0.1504 sec, 0.004008/0.004008 sec )
[LOG] Total clause size reduction: 29851 --> 484 (8679 --> 130, 7163 --> 136, 1704 --> 18, 603 --> 5, 935 --> 9, 880 --> 15, 2338 --> 40, 1660 --> 35, 5412 --> 89, 477 --> 7 )
[LOG] Average clause size reduction: 195.105 --> 3.1634 (255.265 --> 3.82353, 238.767 --> 4.53333, 189.333 --> 2, 150.75 --> 1.25, 155.833 --> 1.5, 146.667 --> 2.5, 155.867 --> 2.66667, 150.909 --> 3.18182, 159.176 --> 2.61765, 119.25 --> 1.75 )
[LOG] Overall execution time: 1.46009 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.70 sec (Real time) / 1.64 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.17 sec (Real time) / 0.16 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.07 sec (Real time) / 3.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 290 18 30 1 242
Raw AIGER output size: aag 844 8 30 1 796
=====================  genbuf5c3y.aag =====================
[LOG] Relation determinization time: 8.8772 sec CPU time.
[LOG] Relation determinization time: 9 sec real time.
[LOG] Final circuit size: 1121 new AND gates.
[LOG] Size before ABC: 1318 AND gates.
[LOG] Size after ABC: 1121 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 8.31144/9 sec (0.021113/0 sec, 0.019015/0 sec, 0.147704/0 sec, 0.085628/1 sec, 0.125015/0 sec, 0.112145/0 sec, 0.213245/0 sec, 0.592971/1 sec, 0.611139/0 sec, 2.11801/2 sec, 1.56208/2 sec, 2.70339/3 sec )
[LOG] Nr of iterations: 299 (6, 3, 35, 13, 14, 7, 7, 47, 42, 73, 34, 18 )
[LOG] Total clause computation time: 1.10826/2 sec (0.002082/0.002082 sec, 0.001957/0.001957 sec, 0.024578/0.024578 sec, 0.007453/0.007453 sec, 0.017832/0.017832 sec, 0.004165/0.004165 sec, 0.004966/0.004966 sec, 0.082492/0.082492 sec, 0.132518/0.132518 sec, 0.335404/0.335404 sec, 0.145502/0.145502 sec, 0.349314/0.349314 sec )
[LOG] Total clause minimization time: 6.99492/7 sec (0.004439/0.004439 sec, 0.002739/0.002739 sec, 0.108606/0.108606 sec, 0.06298/0.06298 sec, 0.090325/0.090325 sec, 0.090515/0.090515 sec, 0.190647/0.190647 sec, 0.491391/0.491391 sec, 0.461371/0.461371 sec, 1.76367/1.76367 sec, 1.39644/1.39644 sec, 2.3318/2.3318 sec )
[LOG] Total clause size reduction: 57873 --> 1144 (1640 --> 8, 612 --> 3, 8908 --> 115, 2964 --> 27, 3042 --> 26, 1314 --> 9, 1254 --> 13, 9108 --> 215, 7626 --> 184, 12672 --> 406, 5775 --> 89, 2958 --> 49 )
[LOG] Average clause size reduction: 193.555 --> 3.82609 (273.333 --> 1.33333, 204 --> 1, 254.514 --> 3.28571, 228 --> 2.07692, 217.286 --> 1.85714, 187.714 --> 1.28571, 179.143 --> 1.85714, 193.787 --> 4.57447, 181.571 --> 4.38095, 173.589 --> 5.56164, 169.853 --> 2.61765, 164.333 --> 2.72222 )
[LOG] Overall execution time: 8.88435 sec CPU time.
[LOG] Overall execution time: 9 sec real time.
Synthesis time: 9.24 sec (Real time) / 9.08 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.40 sec (Real time) / 0.40 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 9.18 sec (Real time) / 9.11 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 338 21 33 1 284
Raw AIGER output size: aag 1459 9 33 1 1405
=====================  genbuf6c3y.aag =====================
[LOG] Relation determinization time: 13.9686 sec CPU time.
[LOG] Relation determinization time: 14 sec real time.
[LOG] Final circuit size: 1324 new AND gates.
[LOG] Size before ABC: 1582 AND gates.
[LOG] Size after ABC: 1324 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 13.1538/14 sec (0.026901/0 sec, 0.028111/0 sec, 0.228931/1 sec, 0.19131/0 sec, 0.15762/0 sec, 0.3081/0 sec, 0.227766/1 sec, 0.218454/0 sec, 0.765773/1 sec, 1.17162/1 sec, 4.09836/4 sec, 2.1279/2 sec, 3.60294/4 sec )
[LOG] Nr of iterations: 351 (6, 3, 36, 10, 12, 10, 10, 7, 52, 52, 62, 75, 16 )
[LOG] Total clause computation time: 1.96022/2 sec (0.002604/0.002604 sec, 0.001935/0.001935 sec, 0.041923/0.041923 sec, 0.006946/0.006946 sec, 0.006244/0.006244 sec, 0.005456/0.005456 sec, 0.005361/0.005361 sec, 0.003109/0.003109 sec, 0.24631/0.24631 sec, 0.12854/0.12854 sec, 0.46952/0.46952 sec, 0.40164/0.40164 sec, 0.640632/0.640632 sec )
[LOG] Total clause minimization time: 10.8983/12 sec (0.0047/0.0047 sec, 0.00545/0.00545 sec, 0.164166/0.164166 sec, 0.163933/0.163933 sec, 0.130474/0.130474 sec, 0.282436/0.282436 sec, 0.20275/0.20275 sec, 0.195534/0.195534 sec, 0.498969/0.498969 sec, 1.02103/1.02103 sec, 3.60197/3.60197 sec, 1.69343/1.69343 sec, 2.93351/2.93351 sec )
[LOG] Total clause size reduction: 73646 --> 1409 (1855 --> 8, 690 --> 5, 10080 --> 114, 2502 --> 14, 2904 --> 17, 2250 --> 17, 2133 --> 17, 1368 --> 10, 11016 --> 276, 10302 --> 237, 11651 --> 255, 14060 --> 399, 2835 --> 40 )
[LOG] Average clause size reduction: 209.818 --> 4.01425 (309.167 --> 1.33333, 230 --> 1.66667, 280 --> 3.16667, 250.2 --> 1.4, 242 --> 1.41667, 225 --> 1.7, 213.3 --> 1.7, 195.429 --> 1.42857, 211.846 --> 5.30769, 198.115 --> 4.55769, 187.919 --> 4.1129, 187.467 --> 5.32, 177.188 --> 2.5 )
[LOG] Overall execution time: 13.9766 sec CPU time.
[LOG] Overall execution time: 14 sec real time.
Synthesis time: 14.37 sec (Real time) / 14.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.49 sec (Real time) / 0.48 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 15.91 sec (Real time) / 15.80 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 381 23 35 1 323
Raw AIGER output size: aag 1705 10 35 1 1647
=====================  genbuf7c3y.aag =====================
[LOG] Relation determinization time: 17.3156 sec CPU time.
[LOG] Relation determinization time: 17 sec real time.
[LOG] Final circuit size: 1683 new AND gates.
[LOG] Size before ABC: 2050 AND gates.
[LOG] Size after ABC: 1683 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 16.207/16 sec (0.029674/0 sec, 0.033336/0 sec, 0.33454/0 sec, 0.181197/0 sec, 0.280648/0 sec, 0.323078/1 sec, 0.574761/0 sec, 0.480076/1 sec, 1.30725/1 sec, 0.416714/1 sec, 1.11638/1 sec, 2.44138/2 sec, 3.75035/4 sec, 4.93756/5 sec )
[LOG] Nr of iterations: 413 (5, 5, 39, 11, 9, 10, 11, 5, 52, 11, 47, 108, 90, 10 )
[LOG] Total clause computation time: 3.1857/2 sec (0.002213/0.002213 sec, 0.004181/0.004181 sec, 0.056215/0.056215 sec, 0.005828/0.005828 sec, 0.006063/0.006063 sec, 0.006146/0.006146 sec, 0.020114/0.020114 sec, 0.003538/0.003538 sec, 0.148902/0.148902 sec, 0.009744/0.009744 sec, 0.178357/0.178357 sec, 0.379781/0.379781 sec, 0.657768/0.657768 sec, 1.70685/1.70685 sec )
[LOG] Total clause minimization time: 12.6109/14 sec (0.004866/0.004866 sec, 0.006206/0.006206 sec, 0.250466/0.250466 sec, 0.147827/0.147827 sec, 0.246966/0.246966 sec, 0.288816/0.288816 sec, 0.527238/0.527238 sec, 0.448114/0.448114 sec, 1.12751/1.12751 sec, 0.37552/0.37552 sec, 0.908345/0.908345 sec, 2.03007/2.03007 sec, 3.05503/3.05503 sec, 3.19396/3.19396 sec )
[LOG] Total clause size reduction: 92630 --> 1860 (1652 --> 8, 1532 --> 5, 12008 --> 142, 3060 --> 14, 2336 --> 12, 2475 --> 12, 2620 --> 17, 992 --> 7, 12036 --> 276, 2270 --> 18, 9936 --> 220, 21828 --> 581, 18067 --> 512, 1818 --> 36 )
[LOG] Average clause size reduction: 224.286 --> 4.50363 (330.4 --> 1.6, 306.4 --> 1, 307.897 --> 3.64103, 278.182 --> 1.27273, 259.556 --> 1.33333, 247.5 --> 1.2, 238.182 --> 1.54545, 198.4 --> 1.4, 231.462 --> 5.30769, 206.364 --> 1.63636, 211.404 --> 4.68085, 202.111 --> 5.37963, 200.744 --> 5.68889, 181.8 --> 3.6 )
[LOG] Overall execution time: 17.3258 sec CPU time.
[LOG] Overall execution time: 18 sec real time.
Synthesis time: 17.79 sec (Real time) / 17.56 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.72 sec (Real time) / 0.71 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 16.37 sec (Real time) / 16.28 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 423 25 37 1 361
Raw AIGER output size: aag 2106 11 37 1 2044
=====================  genbuf8c3y.aag =====================
[LOG] Relation determinization time: 47.3064 sec CPU time.
[LOG] Relation determinization time: 48 sec real time.
[LOG] Final circuit size: 1428 new AND gates.
[LOG] Size before ABC: 1687 AND gates.
[LOG] Size after ABC: 1427 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 44.1048/45 sec (0.105398/1 sec, 0.072831/0 sec, 0.519564/0 sec, 0.69206/1 sec, 0.484615/0 sec, 0.664613/1 sec, 0.401313/0 sec, 0.611958/1 sec, 4.63469/5 sec, 1.98992/2 sec, 8.37022/8 sec, 0.930687/1 sec, 5.17099/5 sec, 9.22706/10 sec, 10.2289/10 sec )
[LOG] Nr of iterations: 391 (11, 2, 32, 7, 8, 4, 12, 6, 56, 7, 55, 8, 76, 67, 40 )
[LOG] Total clause computation time: 5.58615/3 sec (0.015662/0.015662 sec, 0.003679/0.003679 sec, 0.074114/0.074114 sec, 0.048878/0.048878 sec, 0.032005/0.032005 sec, 0.006923/0.006923 sec, 0.069221/0.069221 sec, 0.010885/0.010885 sec, 0.350363/0.350363 sec, 0.013706/0.013706 sec, 1.13295/1.13295 sec, 0.020505/0.020505 sec, 1.09021/1.09021 sec, 1.5518/1.5518 sec, 1.16524/1.16524 sec )
[LOG] Total clause minimization time: 37.4912/40 sec (0.033795/0.033795 sec, 0.004664/0.004664 sec, 0.397143/0.397143 sec, 0.578294/0.578294 sec, 0.392118/0.392118 sec, 0.594748/0.594748 sec, 0.27367/0.27367 sec, 0.538478/0.538478 sec, 4.21682/4.21682 sec, 1.90537/1.90537 sec, 7.16673/7.16673 sec, 0.818882/0.818882 sec, 3.99928/3.99928 sec, 7.59162/7.59162 sec, 8.97963/8.97963 sec )
[LOG] Total clause size reduction: 100108 --> 1467 (4630 --> 32, 429 --> 1, 11222 --> 108, 2100 --> 15, 2373 --> 10, 963 --> 4, 3388 --> 20, 1460 --> 9, 15455 --> 264, 1602 --> 11, 13716 --> 249, 1694 --> 10, 17175 --> 371, 15048 --> 243, 8853 --> 120 )
[LOG] Average clause size reduction: 256.031 --> 3.75192 (420.909 --> 2.90909, 214.5 --> 0.5, 350.688 --> 3.375, 300 --> 2.14286, 296.625 --> 1.25, 240.75 --> 1, 282.333 --> 1.66667, 243.333 --> 1.5, 275.982 --> 4.71429, 228.857 --> 1.57143, 249.382 --> 4.52727, 211.75 --> 1.25, 225.987 --> 4.88158, 224.597 --> 3.62687, 221.325 --> 3 )
[LOG] Overall execution time: 47.3244 sec CPU time.
[LOG] Overall execution time: 48 sec real time.
Synthesis time: 47.93 sec (Real time) / 47.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.58 sec (Real time) / 0.58 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 18.52 sec (Real time) / 18.40 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 473 27 40 1 406
Raw AIGER output size: aag 1900 12 40 1 1834
=====================  genbuf9c3y.aag =====================
[LOG] Relation determinization time: 49.5075 sec CPU time.
[LOG] Relation determinization time: 50 sec real time.
[LOG] Final circuit size: 1575 new AND gates.
[LOG] Size before ABC: 1895 AND gates.
[LOG] Size after ABC: 1575 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 47.7863/47 sec (0.056524/0 sec, 0.128476/0 sec, 0.333539/1 sec, 0.312225/0 sec, 0.487869/0 sec, 0.447507/0 sec, 0.511063/0 sec, 0.890977/1 sec, 1.6271/2 sec, 0.563001/1 sec, 2.46403/2 sec, 0.365916/0 sec, 0.635793/1 sec, 13.4166/14 sec, 9.62601/9 sec, 8.0087/8 sec, 7.91093/8 sec )
[LOG] Nr of iterations: 447 (5, 19, 38, 7, 20, 3, 13, 9, 51, 12, 55, 6, 20, 72, 48, 51, 18 )
[LOG] Total clause computation time: 6.03666/6 sec (0.007957/0.007957 sec, 0.0207/0.0207 sec, 0.058072/0.058072 sec, 0.009584/0.009584 sec, 0.04055/0.04055 sec, 0.004921/0.004921 sec, 0.020739/0.020739 sec, 0.033948/0.033948 sec, 0.36991/0.36991 sec, 0.01299/0.01299 sec, 0.344488/0.344488 sec, 0.020145/0.020145 sec, 0.043383/0.043383 sec, 2.64259/2.64259 sec, 0.827488/0.827488 sec, 0.670992/0.670992 sec, 0.908198/0.908198 sec )
[LOG] Total clause minimization time: 41.034/40 sec (0.018966/0.018966 sec, 0.076784/0.076784 sec, 0.233654/0.233654 sec, 0.267839/0.267839 sec, 0.415605/0.415605 sec, 0.399721/0.399721 sec, 0.44844/0.44844 sec, 0.820229/0.820229 sec, 1.21623/1.21623 sec, 0.509717/0.509717 sec, 2.07354/2.07354 sec, 0.298769/0.298769 sec, 0.544933/0.544933 sec, 10.7284/10.7284 sec, 8.73534/8.73534 sec, 7.30058/7.30058 sec, 6.94526/6.94526 sec )
[LOG] Total clause size reduction: 131236 --> 1641 (2104 --> 8, 8784 --> 56, 15577 --> 112, 2418 --> 8, 7315 --> 35, 734 --> 3, 4236 --> 25, 2680 --> 14, 16200 --> 250, 3410 --> 20, 15984 --> 278, 1390 --> 9, 5092 --> 36, 17466 --> 395, 11515 --> 206, 12200 --> 150, 4131 --> 36 )
[LOG] Average clause size reduction: 293.593 --> 3.67114 (420.8 --> 1.6, 462.316 --> 2.94737, 409.921 --> 2.94737, 345.429 --> 1.14286, 365.75 --> 1.75, 244.667 --> 1, 325.846 --> 1.92308, 297.778 --> 1.55556, 317.647 --> 4.90196, 284.167 --> 1.66667, 290.618 --> 5.05455, 231.667 --> 1.5, 254.6 --> 1.8, 242.583 --> 5.48611, 239.896 --> 4.29167, 239.216 --> 2.94118, 229.5 --> 2 )
[LOG] Overall execution time: 49.5208 sec CPU time.
[LOG] Overall execution time: 50 sec real time.
Synthesis time: 50.07 sec (Real time) / 49.75 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.74 sec (Real time) / 0.74 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 24.85 sec (Real time) / 24.71 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 536 30 43 1 463
Raw AIGER output size: aag 2111 13 43 1 2038
=====================  genbuf10c3y.aag =====================
[LOG] Relation determinization time: 66.0205 sec CPU time.
[LOG] Relation determinization time: 67 sec real time.
[LOG] Final circuit size: 2182 new AND gates.
[LOG] Size before ABC: 2599 AND gates.
[LOG] Size after ABC: 2181 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 63.723/64 sec (0.060699/1 sec, 0.057717/0 sec, 0.538742/0 sec, 0.387265/1 sec, 0.480999/0 sec, 0.712564/1 sec, 0.386104/0 sec, 0.932723/1 sec, 2.38036/2 sec, 0.484301/1 sec, 2.96696/3 sec, 1.06058/1 sec, 0.477833/1 sec, 0.756675/0 sec, 9.22212/10 sec, 13.5671/13 sec, 15.2458/15 sec, 14.0044/14 sec )
[LOG] Nr of iterations: 551 (4, 2, 45, 5, 12, 15, 17, 6, 67, 9, 65, 10, 18, 9, 109, 104, 32, 22 )
[LOG] Total clause computation time: 8.43592/8 sec (0.004245/0.004245 sec, 0.003905/0.003905 sec, 0.056536/0.056536 sec, 0.041785/0.041785 sec, 0.015217/0.015217 sec, 0.046482/0.046482 sec, 0.034598/0.034598 sec, 0.018218/0.018218 sec, 0.434823/0.434823 sec, 0.017067/0.017067 sec, 0.307248/0.307248 sec, 0.030173/0.030173 sec, 0.03224/0.03224 sec, 0.040443/0.040443 sec, 1.55846/1.55846 sec, 3.30577/3.30577 sec, 0.818326/0.818326 sec, 1.67039/1.67039 sec )
[LOG] Total clause minimization time: 54.2771/54 sec (0.01616/0.01616 sec, 0.005409/0.005409 sec, 0.432418/0.432418 sec, 0.291038/0.291038 sec, 0.414097/0.414097 sec, 0.615711/0.615711 sec, 0.299734/0.299734 sec, 0.863632/0.863632 sec, 1.89341/1.89341 sec, 0.420142/0.420142 sec, 2.60365/2.60365 sec, 0.971389/0.971389 sec, 0.384252/0.384252 sec, 0.647912/0.647912 sec, 7.6026/7.6026 sec, 10.1922/10.1922 sec, 14.3621/14.3621 sec, 12.2612/12.2612 sec )
[LOG] Total clause size reduction: 167332 --> 2328 (1683 --> 3, 519 --> 1, 19800 --> 153, 1740 --> 6, 4631 --> 22, 5628 --> 24, 6192 --> 28, 1850 --> 9, 23430 --> 314, 2736 --> 15, 20928 --> 308, 2781 --> 16, 4998 --> 28, 2264 --> 12, 28080 --> 603, 26677 --> 647, 7998 --> 90, 5397 --> 49 )
[LOG] Average clause size reduction: 303.688 --> 4.22505 (420.75 --> 0.75, 259.5 --> 0.5, 440 --> 3.4, 348 --> 1.2, 385.917 --> 1.83333, 375.2 --> 1.6, 364.235 --> 1.64706, 308.333 --> 1.5, 349.701 --> 4.68657, 304 --> 1.66667, 321.969 --> 4.73846, 278.1 --> 1.6, 277.667 --> 1.55556, 251.556 --> 1.33333, 257.615 --> 5.53211, 256.51 --> 6.22115, 249.938 --> 2.8125, 245.318 --> 2.22727 )
[LOG] Overall execution time: 66.0366 sec CPU time.
[LOG] Overall execution time: 67 sec real time.
Synthesis time: 66.79 sec (Real time) / 66.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.15 sec (Real time) / 1.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 33.50 sec (Real time) / 33.32 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 571 32 45 1 494
Raw AIGER output size: aag 2752 14 45 1 2676
=====================  genbuf11c3y.aag =====================
[LOG] Relation determinization time: 53.2092 sec CPU time.
[LOG] Relation determinization time: 54 sec real time.
[LOG] Final circuit size: 1385 new AND gates.
[LOG] Size before ABC: 1601 AND gates.
[LOG] Size after ABC: 1385 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 50.4606/51 sec (3.94737/4 sec, 1.35274/2 sec, 0.069668/0 sec, 0.997726/1 sec, 1.94979/2 sec, 0.585286/0 sec, 0.627374/1 sec, 0.883415/1 sec, 0.565733/0 sec, 0.580848/1 sec, 1.37509/1 sec, 1.32457/2 sec, 0.678438/0 sec, 2.60132/3 sec, 0.517926/1 sec, 0.976356/1 sec, 2.45101/2 sec, 14.6894/15 sec, 14.2865/14 sec )
[LOG] Nr of iterations: 407 (9, 8, 5, 39, 42, 8, 9, 17, 10, 11, 11, 24, 24, 27, 11, 10, 89, 29, 24 )
[LOG] Total clause computation time: 9.8558/10 sec (1.35388/1.35388 sec, 1.26478/1.26478 sec, 0.012385/0.012385 sec, 0.18623/0.18623 sec, 0.185638/0.185638 sec, 0.029489/0.029489 sec, 0.040491/0.040491 sec, 0.113244/0.113244 sec, 0.01935/0.01935 sec, 0.076657/0.076657 sec, 0.050198/0.050198 sec, 0.033792/0.033792 sec, 0.054845/0.054845 sec, 0.131663/0.131663 sec, 0.091002/0.091002 sec, 0.111034/0.111034 sec, 0.273604/0.273604 sec, 3.6203/3.6203 sec, 2.20721/2.20721 sec )
[LOG] Total clause minimization time: 39.523/38 sec (2.55197/2.55197 sec, 0.033177/0.033177 sec, 0.016306/0.016306 sec, 0.759702/0.759702 sec, 1.71106/1.71106 sec, 0.500306/0.500306 sec, 0.529259/0.529259 sec, 0.712261/0.712261 sec, 0.488291/0.488291 sec, 0.448787/0.448787 sec, 1.26751/1.26751 sec, 1.23543/1.23543 sec, 0.563078/0.563078 sec, 2.41082/2.41082 sec, 0.367741/0.367741 sec, 0.805868/0.805868 sec, 2.11955/2.11955 sec, 11.005/11.005 sec, 11.9968/11.9968 sec )
[LOG] Total clause size reduction: 138471 --> 1335 (4272 --> 24, 3731 --> 16, 2108 --> 7, 19114 --> 171, 19844 --> 216, 2905 --> 17, 3232 --> 14, 6240 --> 31, 3375 --> 15, 3610 --> 19, 3460 --> 29, 7659 --> 58, 7314 --> 45, 7852 --> 85, 2880 --> 25, 2511 --> 25, 24464 --> 368, 7644 --> 99, 6256 --> 71 )
[LOG] Average clause size reduction: 340.224 --> 3.2801 (474.667 --> 2.66667, 466.375 --> 2, 421.6 --> 1.4, 490.103 --> 4.38462, 472.476 --> 5.14286, 363.125 --> 2.125, 359.111 --> 1.55556, 367.059 --> 1.82353, 337.5 --> 1.5, 328.182 --> 1.72727, 314.545 --> 2.63636, 319.125 --> 2.41667, 304.75 --> 1.875, 290.815 --> 3.14815, 261.818 --> 2.27273, 251.1 --> 2.5, 274.876 --> 4.13483, 263.586 --> 3.41379, 260.667 --> 2.95833 )
[LOG] Overall execution time: 53.226 sec CPU time.
[LOG] Overall execution time: 54 sec real time.
Synthesis time: 53.75 sec (Real time) / 53.34 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.65 sec (Real time) / 0.64 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 28.64 sec (Real time) / 28.46 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 612 34 47 1 531
Raw AIGER output size: aag 1997 15 47 1 1916
=====================  genbuf12c3y.aag =====================
[LOG] Relation determinization time: 39.6853 sec CPU time.
[LOG] Relation determinization time: 40 sec real time.
[LOG] Final circuit size: 1549 new AND gates.
[LOG] Size before ABC: 1778 AND gates.
[LOG] Size after ABC: 1549 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 37.3251/38 sec (0.932212/1 sec, 0.902812/1 sec, 0.08347/0 sec, 1.12062/1 sec, 1.24351/2 sec, 0.247034/0 sec, 0.389079/0 sec, 0.449237/1 sec, 0.564357/0 sec, 0.582633/1 sec, 0.569508/0 sec, 0.914032/1 sec, 0.596832/1 sec, 0.807939/1 sec, 0.669856/0 sec, 0.865773/1 sec, 1.81529/2 sec, 1.86076/2 sec, 11.244/11 sec, 11.4662/12 sec )
[LOG] Nr of iterations: 444 (8, 3, 6, 39, 36, 12, 8, 14, 12, 9, 22, 18, 17, 22, 13, 11, 88, 56, 27, 23 )
[LOG] Total clause computation time: 9.11773/8 sec (0.852718/0.852718 sec, 0.822389/0.822389 sec, 0.011079/0.011079 sec, 0.209157/0.209157 sec, 0.15241/0.15241 sec, 0.013681/0.013681 sec, 0.030226/0.030226 sec, 0.060159/0.060159 sec, 0.042885/0.042885 sec, 0.024297/0.024297 sec, 0.072521/0.072521 sec, 0.088113/0.088113 sec, 0.110742/0.110742 sec, 0.05994/0.05994 sec, 0.123803/0.123803 sec, 0.112126/0.112126 sec, 0.636403/0.636403 sec, 0.144984/0.144984 sec, 1.73938/1.73938 sec, 3.81071/3.81071 sec )
[LOG] Total clause minimization time: 27.1284/29 sec (0.038721/0.038721 sec, 0.0318/0.0318 sec, 0.023641/0.023641 sec, 0.860911/0.860911 sec, 1.03855/1.03855 sec, 0.181054/0.181054 sec, 0.304291/0.304291 sec, 0.335417/0.335417 sec, 0.47762/0.47762 sec, 0.504664/0.504664 sec, 0.440487/0.440487 sec, 0.771533/0.771533 sec, 0.43086/0.43086 sec, 0.689181/0.689181 sec, 0.49743/0.49743 sec, 0.694935/0.694935 sec, 1.12072/1.12072 sec, 1.65382/1.65382 sec, 9.44215/9.44215 sec, 7.59064/7.59064 sec )
[LOG] Total clause size reduction: 156255 --> 1496 (3934 --> 19, 1122 --> 2, 2775 --> 9, 20216 --> 169, 18095 --> 222, 4873 --> 15, 3010 --> 14, 5421 --> 25, 4411 --> 24, 3096 --> 15, 7833 --> 40, 6137 --> 68, 5520 --> 30, 6993 --> 43, 3804 --> 30, 3030 --> 23, 26274 --> 390, 16005 --> 166, 7436 --> 116, 6270 --> 76 )
[LOG] Average clause size reduction: 351.926 --> 3.36937 (491.75 --> 2.375, 374 --> 0.666667, 462.5 --> 1.5, 518.359 --> 4.33333, 502.639 --> 6.16667, 406.083 --> 1.25, 376.25 --> 1.75, 387.214 --> 1.78571, 367.583 --> 2, 344 --> 1.66667, 356.045 --> 1.81818, 340.944 --> 3.77778, 324.706 --> 1.76471, 317.864 --> 1.95455, 292.615 --> 2.30769, 275.455 --> 2.09091, 298.568 --> 4.43182, 285.804 --> 2.96429, 275.407 --> 4.2963, 272.609 --> 3.30435 )
[LOG] Overall execution time: 39.7019 sec CPU time.
[LOG] Overall execution time: 40 sec real time.
Synthesis time: 40.24 sec (Real time) / 39.90 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.67 sec (Real time) / 0.66 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 23.95 sec (Real time) / 23.80 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 646 36 49 1 561
Raw AIGER output size: aag 2195 16 49 1 2110
=====================  genbuf13c3y.aag =====================
[LOG] Relation determinization time: 70.5736 sec CPU time.
[LOG] Relation determinization time: 71 sec real time.
[LOG] Final circuit size: 1809 new AND gates.
[LOG] Size before ABC: 2152 AND gates.
[LOG] Size after ABC: 1809 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 67.0001/68 sec (0.159966/1 sec, 1.79452/1 sec, 0.105802/0 sec, 0.966268/1 sec, 1.33477/2 sec, 0.334108/0 sec, 0.580879/1 sec, 0.578621/0 sec, 0.484194/1 sec, 0.687273/1 sec, 0.630157/0 sec, 0.664025/1 sec, 0.943908/1 sec, 1.1633/1 sec, 1.16901/1 sec, 1.04749/1 sec, 2.62417/3 sec, 2.4145/2 sec, 3.15713/3 sec, 29.5472/30 sec, 16.6128/17 sec )
[LOG] Nr of iterations: 518 (7, 7, 4, 42, 21, 7, 9, 20, 10, 11, 10, 12, 17, 17, 14, 10, 154, 27, 54, 44, 21 )
[LOG] Total clause computation time: 12.8155/13 sec (0.082944/0.082944 sec, 1.63795/1.63795 sec, 0.011852/0.011852 sec, 0.253692/0.253692 sec, 0.132725/0.132725 sec, 0.106294/0.106294 sec, 0.110209/0.110209 sec, 0.066807/0.066807 sec, 0.028455/0.028455 sec, 0.076385/0.076385 sec, 0.074597/0.074597 sec, 0.086442/0.086442 sec, 0.073605/0.073605 sec, 0.089282/0.089282 sec, 0.146778/0.146778 sec, 0.104728/0.104728 sec, 0.667333/0.667333 sec, 0.147142/0.147142 sec, 0.17234/0.17234 sec, 5.53801/5.53801 sec, 3.20789/3.20789 sec )
[LOG] Total clause minimization time: 52.5936/52 sec (0.022389/0.022389 sec, 0.084415/0.084415 sec, 0.021348/0.021348 sec, 0.643988/0.643988 sec, 1.12902/1.12902 sec, 0.14963/0.14963 sec, 0.399271/0.399271 sec, 0.439887/0.439887 sec, 0.381428/0.381428 sec, 0.539445/0.539445 sec, 0.482868/0.482868 sec, 0.50135/0.50135 sec, 0.793458/0.793458 sec, 0.998834/0.998834 sec, 0.952923/0.952923 sec, 0.863765/0.863765 sec, 1.87242/1.87242 sec, 2.18568/2.18568 sec, 2.89874/2.89874 sec, 23.9199/23.9199 sec, 13.3129/13.3129 sec )
[LOG] Total clause size reduction: 187571 --> 1860 (3606 --> 11, 3600 --> 15, 1782 --> 6, 23288 --> 173, 11080 --> 76, 2838 --> 8, 3688 --> 12, 8493 --> 39, 3888 --> 17, 4180 --> 29, 3627 --> 28, 4290 --> 20, 5968 --> 36, 5776 --> 46, 4485 --> 26, 2988 --> 20, 50643 --> 793, 8190 --> 77, 16218 --> 200, 12943 --> 170, 6000 --> 58 )
[LOG] Average clause size reduction: 362.106 --> 3.59073 (515.143 --> 1.57143, 514.286 --> 2.14286, 445.5 --> 1.5, 554.476 --> 4.11905, 527.619 --> 3.61905, 405.429 --> 1.14286, 409.778 --> 1.33333, 424.65 --> 1.95, 388.8 --> 1.7, 380 --> 2.63636, 362.7 --> 2.8, 357.5 --> 1.66667, 351.059 --> 2.11765, 339.765 --> 2.70588, 320.357 --> 1.85714, 298.8 --> 2, 328.851 --> 5.14935, 303.333 --> 2.85185, 300.333 --> 3.7037, 294.159 --> 3.86364, 285.714 --> 2.7619 )
[LOG] Overall execution time: 70.5957 sec CPU time.
[LOG] Overall execution time: 71 sec real time.
Synthesis time: 71.29 sec (Real time) / 70.73 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.85 sec (Real time) / 0.85 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 25.43 sec (Real time) / 25.29 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 691 38 51 1 602
Raw AIGER output size: aag 2500 17 51 1 2411
=====================  genbuf14c3y.aag =====================
[LOG] Relation determinization time: 87.6904 sec CPU time.
[LOG] Relation determinization time: 88 sec real time.
[LOG] Final circuit size: 2140 new AND gates.
[LOG] Size before ABC: 2538 AND gates.
[LOG] Size after ABC: 2140 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 83.5259/84 sec (4.62279/4 sec, 1.29491/2 sec, 0.147554/0 sec, 3.04239/3 sec, 2.27965/2 sec, 0.861421/1 sec, 0.587923/1 sec, 0.640534/0 sec, 0.820001/1 sec, 0.969182/1 sec, 1.24981/1 sec, 0.882973/1 sec, 0.569652/1 sec, 0.908411/1 sec, 1.64798/1 sec, 1.14874/2 sec, 4.09905/4 sec, 2.9415/3 sec, 4.13894/4 sec, 3.63884/3 sec, 20.1498/21 sec, 26.8839/27 sec )
[LOG] Nr of iterations: 614 (15, 7, 14, 48, 47, 13, 16, 23, 20, 11, 13, 9, 16, 11, 12, 14, 113, 38, 55, 17, 72, 30 )
[LOG] Total clause computation time: 11.1951/15 sec (0.166097/0.166097 sec, 1.20165/1.20165 sec, 0.032184/0.032184 sec, 0.393642/0.393642 sec, 0.323139/0.323139 sec, 0.223968/0.223968 sec, 0.074579/0.074579 sec, 0.094412/0.094412 sec, 0.11738/0.11738 sec, 0.174207/0.174207 sec, 0.16286/0.16286 sec, 0.268464/0.268464 sec, 0.156191/0.156191 sec, 0.189288/0.189288 sec, 0.19458/0.19458 sec, 0.09039/0.09039 sec, 1.57565/1.57565 sec, 0.186902/0.186902 sec, 0.158157/0.158157 sec, 0.220841/0.220841 sec, 0.759459/0.759459 sec, 4.43101/4.43101 sec )
[LOG] Total clause minimization time: 70.8598/68 sec (4.40426/4.40426 sec, 0.038191/0.038191 sec, 0.065347/0.065347 sec, 2.58614/2.58614 sec, 1.89109/1.89109 sec, 0.575435/0.575435 sec, 0.447854/0.447854 sec, 0.477319/0.477319 sec, 0.63282/0.63282 sec, 0.724292/0.724292 sec, 1.01912/1.01912 sec, 0.541501/0.541501 sec, 0.342518/0.342518 sec, 0.651778/0.651778 sec, 1.38791/1.38791 sec, 0.997642/0.997642 sec, 2.45283/2.45283 sec, 2.6818/2.6818 sec, 3.90581/3.90581 sec, 3.3447/3.3447 sec, 19.318/19.318 sec, 22.3734/22.3734 sec )
[LOG] Total clause size reduction: 248199 --> 2211 (8904 --> 56, 3810 --> 16, 8177 --> 38, 28435 --> 213, 27048 --> 242, 6048 --> 41, 7380 --> 23, 10516 --> 53, 8778 --> 38, 4480 --> 21, 5196 --> 26, 3368 --> 16, 6045 --> 29, 3910 --> 23, 4114 --> 31, 4680 --> 28, 40208 --> 592, 12691 --> 109, 17820 --> 175, 5120 --> 46, 22365 --> 295, 9106 --> 100 )
[LOG] Average clause size reduction: 404.233 --> 3.60098 (593.6 --> 3.73333, 544.286 --> 2.28571, 584.071 --> 2.71429, 592.396 --> 4.4375, 575.489 --> 5.14894, 465.231 --> 3.15385, 461.25 --> 1.4375, 457.217 --> 2.30435, 438.9 --> 1.9, 407.273 --> 1.90909, 399.692 --> 2, 374.222 --> 1.77778, 377.812 --> 1.8125, 355.455 --> 2.09091, 342.833 --> 2.58333, 334.286 --> 2, 355.823 --> 5.23894, 333.974 --> 2.86842, 324 --> 3.18182, 301.176 --> 2.70588, 310.625 --> 4.09722, 303.533 --> 3.33333 )
[LOG] Overall execution time: 87.7115 sec CPU time.
[LOG] Overall execution time: 88 sec real time.
Synthesis time: 88.40 sec (Real time) / 87.86 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.01 sec (Real time) / 1.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 51.48 sec (Real time) / 51.25 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 732 40 53 1 639
Raw AIGER output size: aag 2872 18 53 1 2779
=====================  genbuf15c3y.aag =====================
[LOG] Relation determinization time: 76.4777 sec CPU time.
[LOG] Relation determinization time: 77 sec real time.
[LOG] Final circuit size: 2670 new AND gates.
[LOG] Size before ABC: 3206 AND gates.
[LOG] Size after ABC: 2670 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 72.0136/72 sec (0.232633/0 sec, 0.217533/0 sec, 0.090067/1 sec, 1.44735/1 sec, 1.58732/2 sec, 0.876352/0 sec, 0.69416/1 sec, 0.913621/1 sec, 0.680152/1 sec, 0.680857/0 sec, 0.911969/1 sec, 1.02523/1 sec, 0.805354/1 sec, 1.47963/2 sec, 1.34292/1 sec, 0.813541/1 sec, 4.02302/4 sec, 1.71667/2 sec, 2.96246/3 sec, 2.10351/2 sec, 2.44321/2 sec, 8.69589/9 sec, 36.2701/36 sec )
[LOG] Nr of iterations: 706 (8, 8, 3, 36, 34, 11, 10, 17, 7, 11, 14, 16, 12, 20, 13, 13, 99, 30, 51, 16, 18, 161, 98 )
[LOG] Total clause computation time: 14.9018/16 sec (0.118768/0.118768 sec, 0.065784/0.065784 sec, 0.007595/0.007595 sec, 0.18937/0.18937 sec, 0.272278/0.272278 sec, 0.07109/0.07109 sec, 0.10185/0.10185 sec, 0.227702/0.227702 sec, 0.041102/0.041102 sec, 0.093381/0.093381 sec, 0.108748/0.108748 sec, 0.093362/0.093362 sec, 0.066885/0.066885 sec, 0.10808/0.10808 sec, 0.148033/0.148033 sec, 0.177959/0.177959 sec, 1.34009/1.34009 sec, 0.106856/0.106856 sec, 0.152287/0.152287 sec, 0.179684/0.179684 sec, 0.20365/0.20365 sec, 1.69177/1.69177 sec, 9.33545/9.33545 sec )
[LOG] Total clause minimization time: 55.5935/54 sec (0.061723/0.061723 sec, 0.097414/0.097414 sec, 0.022058/0.022058 sec, 1.2068/1.2068 sec, 1.25052/1.25052 sec, 0.736551/0.736551 sec, 0.525108/0.525108 sec, 0.620634/0.620634 sec, 0.580292/0.580292 sec, 0.520808/0.520808 sec, 0.736336/0.736336 sec, 0.862466/0.862466 sec, 0.670056/0.670056 sec, 1.30401/1.30401 sec, 1.134/1.134 sec, 0.56666/0.56666 sec, 2.61217/2.61217 sec, 1.54018/1.54018 sec, 2.73844/2.73844 sec, 1.85113/1.85113 sec, 2.16424/2.16424 sec, 6.94222/6.94222 sec, 26.8496/26.8496 sec )
[LOG] Total clause size reduction: 277538 --> 2872 (4760 --> 24, 4753 --> 19, 1346 --> 2, 22715 --> 138, 20691 --> 144, 5350 --> 16, 4689 --> 16, 8128 --> 30, 2958 --> 11, 4790 --> 22, 6032 --> 29, 6780 --> 35, 4763 --> 25, 7961 --> 44, 4824 --> 27, 4668 --> 29, 38024 --> 542, 10788 --> 89, 17950 --> 149, 5160 --> 44, 5695 --> 48, 52800 --> 1001, 31913 --> 388 )
[LOG] Average clause size reduction: 393.113 --> 4.06799 (595 --> 3, 594.125 --> 2.375, 448.667 --> 0.666667, 630.972 --> 3.83333, 608.559 --> 4.23529, 486.364 --> 1.45455, 468.9 --> 1.6, 478.118 --> 1.76471, 422.571 --> 1.57143, 435.455 --> 2, 430.857 --> 2.07143, 423.75 --> 2.1875, 396.917 --> 2.08333, 398.05 --> 2.2, 371.077 --> 2.07692, 359.077 --> 2.23077, 384.081 --> 5.47475, 359.6 --> 2.96667, 351.961 --> 2.92157, 322.5 --> 2.75, 316.389 --> 2.66667, 327.95 --> 6.21739, 325.643 --> 3.95918 )
[LOG] Overall execution time: 76.4973 sec CPU time.
[LOG] Overall execution time: 77 sec real time.
Synthesis time: 77.23 sec (Real time) / 76.64 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.52 sec (Real time) / 1.52 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 82.59 sec (Real time) / 82.26 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 782 42 55 1 685
Raw AIGER output size: aag 3452 19 55 1 3355
=====================  genbuf16c3y.aag =====================
[LOG] Relation determinization time: 56.917 sec CPU time.
[LOG] Relation determinization time: 58 sec real time.
[LOG] Final circuit size: 2287 new AND gates.
[LOG] Size before ABC: 2677 AND gates.
[LOG] Size after ABC: 2287 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 51.5504/51 sec (8.45445/9 sec, 2.33141/2 sec, 0.109983/0 sec, 1.92312/2 sec, 2.62846/3 sec, 0.445349/0 sec, 1.07932/1 sec, 0.779632/1 sec, 0.654599/1 sec, 0.864643/1 sec, 0.857727/0 sec, 1.019/1 sec, 0.736109/0 sec, 1.05361/1 sec, 1.11212/1 sec, 0.913312/1 sec, 1.94586/2 sec, 1.31486/2 sec, 2.1837/2 sec, 1.39507/1 sec, 2.25045/3 sec, 1.94288/2 sec, 8.255/8 sec, 7.29977/7 sec )
[LOG] Nr of iterations: 627 (15, 9, 5, 48, 50, 7, 7, 9, 5, 9, 12, 11, 9, 15, 10, 12, 76, 7, 55, 15, 15, 9, 95, 122 )
[LOG] Total clause computation time: 7.07307/9 sec (0.055761/0.055761 sec, 0.032855/0.032855 sec, 0.01647/0.01647 sec, 0.399205/0.399205 sec, 0.300837/0.300837 sec, 0.131836/0.131836 sec, 0.282367/0.282367 sec, 0.115919/0.115919 sec, 0.047007/0.047007 sec, 0.131569/0.131569 sec, 0.107161/0.107161 sec, 0.106925/0.106925 sec, 0.135206/0.135206 sec, 0.160306/0.160306 sec, 0.093769/0.093769 sec, 0.267888/0.267888 sec, 0.576139/0.576139 sec, 0.245617/0.245617 sec, 0.204017/0.204017 sec, 0.211914/0.211914 sec, 0.179582/0.179582 sec, 0.153952/0.153952 sec, 1.95831/1.95831 sec, 1.15846/1.15846 sec )
[LOG] Total clause minimization time: 42.6029/41 sec (8.33723/8.33723 sec, 2.22403/2.22403 sec, 0.021478/0.021478 sec, 1.45086/1.45086 sec, 2.25324/2.25324 sec, 0.243319/0.243319 sec, 0.717801/0.717801 sec, 0.591646/0.591646 sec, 0.526855/0.526855 sec, 0.651129/0.651129 sec, 0.6711/0.6711 sec, 0.847452/0.847452 sec, 0.531978/0.531978 sec, 0.813187/0.813187 sec, 0.940788/0.940788 sec, 0.56675/0.56675 sec, 1.2871/1.2871 sec, 0.989501/0.989501 sec, 1.89567/1.89567 sec, 1.09743/1.09743 sec, 1.98735/1.98735 sec, 1.704/1.704 sec, 6.20631/6.20631 sec, 6.04669/6.04669 sec )
[LOG] Total clause size reduction: 279883 --> 2307 (10178 --> 41, 5808 --> 15, 2880 --> 5, 32524 --> 204, 33075 --> 278, 3486 --> 10, 3414 --> 7, 4432 --> 13, 2156 --> 5, 4200 --> 24, 5599 --> 20, 4960 --> 24, 3832 --> 13, 6524 --> 35, 4050 --> 17, 4818 --> 24, 32775 --> 430, 2520 --> 13, 21924 --> 181, 5474 --> 34, 5278 --> 38, 2912 --> 20, 33746 --> 424, 43318 --> 432 )
[LOG] Average clause size reduction: 446.384 --> 3.67943 (678.533 --> 2.73333, 645.333 --> 1.66667, 576 --> 1, 677.583 --> 4.25, 661.5 --> 5.56, 498 --> 1.42857, 487.714 --> 1, 492.444 --> 1.44444, 431.2 --> 1, 466.667 --> 2.66667, 466.583 --> 1.66667, 450.909 --> 2.18182, 425.778 --> 1.44444, 434.933 --> 2.33333, 405 --> 1.7, 401.5 --> 2, 431.25 --> 5.65789, 360 --> 1.85714, 398.618 --> 3.29091, 364.933 --> 2.26667, 351.867 --> 2.53333, 323.556 --> 2.22222, 355.221 --> 4.46316, 355.066 --> 3.54098 )
[LOG] Overall execution time: 56.9412 sec CPU time.
[LOG] Overall execution time: 58 sec real time.
Synthesis time: 57.57 sec (Real time) / 57.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.18 sec (Real time) / 1.17 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 40.68 sec (Real time) / 40.54 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 835 44 58 1 733
Raw AIGER output size: aag 3122 20 58 1 3020
=====================  genbuf1b4y.aag =====================
[LOG] Relation determinization time: 0.056617 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 156 new AND gates.
[LOG] Size before ABC: 176 AND gates.
[LOG] Size after ABC: 155 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.041514/0 sec (0.00863/0 sec, 0.008489/0 sec, 0.005544/0 sec, 0.009224/0 sec, 0.006356/0 sec, 0.003271/0 sec )
[LOG] Nr of iterations: 54 (18, 15, 7, 2, 8, 4 )
[LOG] Total clause computation time: 0.008148/0 sec (0.002154/0.002154 sec, 0.001945/0.001945 sec, 0.000759/0.000759 sec, 0.00073/0.00073 sec, 0.002168/0.002168 sec, 0.000392/0.000392 sec )
[LOG] Total clause minimization time: 0.022724/0 sec (0.004638/0.004638 sec, 0.004899/0.004899 sec, 0.00301/0.00301 sec, 0.006737/0.006737 sec, 0.002451/0.002451 sec, 0.000989/0.000989 sec )
[LOG] Total clause size reduction: 5934 --> 112 (2312 --> 42, 1792 --> 39, 666 --> 10, 109 --> 0, 749 --> 16, 306 --> 5 )
[LOG] Average clause size reduction: 109.889 --> 2.07407 (128.444 --> 2.33333, 119.467 --> 2.6, 95.1429 --> 1.42857, 54.5 --> 0, 93.625 --> 2, 76.5 --> 1.25 )
[LOG] Overall execution time: 0.058424 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.28 sec (Real time) / 0.27 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 175 11 23 1 141
Raw AIGER output size: aag 330 5 23 1 297
=====================  genbuf2b4y.aag =====================
[LOG] Relation determinization time: 0.109381 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 233 new AND gates.
[LOG] Size before ABC: 257 AND gates.
[LOG] Size after ABC: 233 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.081729/0 sec (0.015752/0 sec, 0.014819/0 sec, 0.00949/0 sec, 0.009847/0 sec, 0.007103/0 sec, 0.019497/0 sec, 0.005221/0 sec )
[LOG] Nr of iterations: 71 (18, 19, 4, 4, 4, 17, 5 )
[LOG] Total clause computation time: 0.019452/0 sec (0.00399/0.00399 sec, 0.002757/0.002757 sec, 0.00124/0.00124 sec, 0.001002/0.001002 sec, 0.003053/0.003053 sec, 0.006733/0.006733 sec, 0.000677/0.000677 sec )
[LOG] Total clause minimization time: 0.045271/0 sec (0.009333/0.009333 sec, 0.009641/0.009641 sec, 0.005661/0.005661 sec, 0.006567/0.006567 sec, 0.001475/0.001475 sec, 0.01042/0.01042 sec, 0.002174/0.002174 sec )
[LOG] Total clause size reduction: 9646 --> 177 (2941 --> 65, 2970 --> 53, 432 --> 5, 396 --> 5, 387 --> 5, 2032 --> 36, 488 --> 8 )
[LOG] Average clause size reduction: 135.859 --> 2.49296 (163.389 --> 3.61111, 156.316 --> 2.78947, 108 --> 1.25, 99 --> 1.25, 96.75 --> 1.25, 119.529 --> 2.11765, 97.6 --> 1.6 )
[LOG] Overall execution time: 0.111677 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.29 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.92 sec (Real time) / 0.90 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 213 13 26 1 174
Raw AIGER output size: aag 446 6 26 1 407
=====================  genbuf3b4y.aag =====================
[LOG] Relation determinization time: 0.40275 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 396 new AND gates.
[LOG] Size before ABC: 465 AND gates.
[LOG] Size after ABC: 396 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.345904/0 sec (0.032356/0 sec, 0.032693/0 sec, 0.01569/0 sec, 0.015143/0 sec, 0.029622/0 sec, 0.017933/0 sec, 0.118158/0 sec, 0.077306/0 sec, 0.007003/0 sec )
[LOG] Nr of iterations: 124 (24, 25, 7, 6, 13, 9, 7, 29, 4 )
[LOG] Total clause computation time: 0.09043/0 sec (0.009314/0.009314 sec, 0.007579/0.007579 sec, 0.001464/0.001464 sec, 0.00204/0.00204 sec, 0.002377/0.002377 sec, 0.006057/0.006057 sec, 0.026226/0.026226 sec, 0.034633/0.034633 sec, 0.00074/0.00074 sec )
[LOG] Total clause minimization time: 0.221692/0 sec (0.01964/0.01964 sec, 0.021438/0.021438 sec, 0.010654/0.010654 sec, 0.009726/0.009726 sec, 0.023868/0.023868 sec, 0.007995/0.007995 sec, 0.087937/0.087937 sec, 0.038431/0.038431 sec, 0.002003/0.002003 sec )
[LOG] Total clause size reduction: 19979 --> 354 (4922 --> 84, 4944 --> 100, 1068 --> 12, 810 --> 7, 1824 --> 28, 1160 --> 23, 864 --> 15, 3976 --> 79, 411 --> 6 )
[LOG] Average clause size reduction: 161.121 --> 2.85484 (205.083 --> 3.5, 197.76 --> 4, 152.571 --> 1.71429, 135 --> 1.16667, 140.308 --> 2.15385, 128.889 --> 2.55556, 123.429 --> 2.14286, 137.103 --> 2.72414, 102.75 --> 1.5 )
[LOG] Overall execution time: 0.405691 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.60 sec (Real time) / 0.55 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.35 sec (Real time) / 1.33 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 254 16 30 1 208
Raw AIGER output size: aag 650 7 30 1 604
=====================  genbuf4b4y.aag =====================
[LOG] Relation determinization time: 0.526701 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 600 new AND gates.
[LOG] Size before ABC: 709 AND gates.
[LOG] Size after ABC: 599 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.456198/0 sec (0.004931/0 sec, 0.005612/0 sec, 0.038664/0 sec, 0.021659/0 sec, 0.015226/0 sec, 0.0173/0 sec, 0.058849/0 sec, 0.069106/0 sec, 0.097035/0 sec, 0.127816/0 sec )
[LOG] Nr of iterations: 192 (2, 3, 34, 12, 8, 7, 26, 21, 44, 35 )
[LOG] Total clause computation time: 0.096681/0 sec (0.000438/0.000438 sec, 0.000903/0.000903 sec, 0.009044/0.009044 sec, 0.006407/0.006407 sec, 0.001994/0.001994 sec, 0.001469/0.001469 sec, 0.016699/0.016699 sec, 0.017219/0.017219 sec, 0.018087/0.018087 sec, 0.024421/0.024421 sec )
[LOG] Total clause minimization time: 0.32033/0 sec (0.000978/0.000978 sec, 0.001639/0.001639 sec, 0.025956/0.025956 sec, 0.011558/0.011558 sec, 0.009616/0.009616 sec, 0.012113/0.012113 sec, 0.03838/0.03838 sec, 0.047607/0.047607 sec, 0.074241/0.074241 sec, 0.098242/0.098242 sec )
[LOG] Total clause size reduction: 31677 --> 596 (286 --> 1, 536 --> 5, 7194 --> 122, 2277 --> 21, 1351 --> 12, 1098 --> 11, 4125 --> 101, 3140 --> 77, 6536 --> 161, 5134 --> 85 )
[LOG] Average clause size reduction: 164.984 --> 3.10417 (143 --> 0.5, 178.667 --> 1.66667, 211.588 --> 3.58824, 189.75 --> 1.75, 168.875 --> 1.5, 156.857 --> 1.57143, 158.654 --> 3.88462, 149.524 --> 3.66667, 148.545 --> 3.65909, 146.686 --> 2.42857 )
[LOG] Overall execution time: 0.529724 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.75 sec (Real time) / 0.69 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.17 sec (Real time) / 0.16 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.63 sec (Real time) / 2.60 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 296 18 33 1 245
Raw AIGER output size: aag 895 8 33 1 845
=====================  genbuf5b4y.aag =====================
[LOG] Relation determinization time: 2.03275 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 1072 new AND gates.
[LOG] Size before ABC: 1328 AND gates.
[LOG] Size after ABC: 1070 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1.91509/1 sec (0.009238/0 sec, 0.008291/0 sec, 0.04287/0 sec, 0.030348/0 sec, 0.022007/0 sec, 0.022995/0 sec, 0.023413/0 sec, 0.096152/0 sec, 0.122693/0 sec, 0.604622/0 sec, 0.599421/1 sec, 0.333045/0 sec )
[LOG] Nr of iterations: 283 (3, 2, 26, 15, 8, 4, 10, 21, 35, 99, 47, 13 )
[LOG] Total clause computation time: 0.26974/0 sec (0.001903/0.001903 sec, 0.001361/0.001361 sec, 0.00955/0.00955 sec, 0.005531/0.005531 sec, 0.003752/0.003752 sec, 0.002094/0.002094 sec, 0.004157/0.004157 sec, 0.032218/0.032218 sec, 0.031048/0.031048 sec, 0.079615/0.079615 sec, 0.0493/0.0493 sec, 0.049211/0.049211 sec )
[LOG] Total clause minimization time: 1.5781/0 sec (0.002225/0.002225 sec, 0.002126/0.002126 sec, 0.029057/0.029057 sec, 0.01991/0.01991 sec, 0.013454/0.013454 sec, 0.015849/0.015849 sec, 0.014122/0.014122 sec, 0.059144/0.059144 sec, 0.086647/0.086647 sec, 0.518645/0.518645 sec, 0.540429/0.540429 sec, 0.276496/0.276496 sec )
[LOG] Total clause size reduction: 50772 --> 1190 (660 --> 4, 308 --> 1, 6425 --> 79, 3388 --> 36, 1603 --> 11, 642 --> 5, 1836 --> 16, 3720 --> 90, 6052 --> 166, 16464 --> 628, 7682 --> 125, 1992 --> 29 )
[LOG] Average clause size reduction: 179.406 --> 4.20495 (220 --> 1.33333, 154 --> 0.5, 247.115 --> 3.03846, 225.867 --> 2.4, 200.375 --> 1.375, 160.5 --> 1.25, 183.6 --> 1.6, 177.143 --> 4.28571, 172.914 --> 4.74286, 166.303 --> 6.34343, 163.447 --> 2.65957, 153.231 --> 2.23077 )
[LOG] Overall execution time: 2.03643 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 2.35 sec (Real time) / 2.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.32 sec (Real time) / 0.32 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.55 sec (Real time) / 5.51 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 340 21 37 1 282
Raw AIGER output size: aag 1410 9 37 1 1354
=====================  genbuf6b4y.aag =====================
[LOG] Relation determinization time: 4.38263 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Final circuit size: 2179 new AND gates.
[LOG] Size before ABC: 2751 AND gates.
[LOG] Size after ABC: 2179 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 4.15774/4 sec (0.015489/0 sec, 0.014178/0 sec, 0.056963/0 sec, 0.034947/0 sec, 0.044166/0 sec, 0.027756/0 sec, 0.044889/0 sec, 0.039101/0 sec, 0.243546/0 sec, 0.248892/1 sec, 0.837951/1 sec, 1.43593/1 sec, 1.11393/1 sec )
[LOG] Nr of iterations: 480 (8, 5, 28, 10, 11, 3, 7, 8, 38, 33, 109, 203, 17 )
[LOG] Total clause computation time: 0.662638/0 sec (0.001812/0.001812 sec, 0.002205/0.002205 sec, 0.0117/0.0117 sec, 0.006346/0.006346 sec, 0.005721/0.005721 sec, 0.0014/0.0014 sec, 0.004058/0.004058 sec, 0.003071/0.003071 sec, 0.059144/0.059144 sec, 0.081385/0.081385 sec, 0.097428/0.097428 sec, 0.1968/0.1968 sec, 0.191568/0.191568 sec )
[LOG] Total clause minimization time: 3.38283/4 sec (0.006274/0.006274 sec, 0.005497/0.005497 sec, 0.03804/0.03804 sec, 0.020953/0.020953 sec, 0.031716/0.031716 sec, 0.019483/0.019483 sec, 0.032919/0.032919 sec, 0.028836/0.028836 sec, 0.176136/0.176136 sec, 0.157915/0.157915 sec, 0.730794/0.730794 sec, 1.22588/1.22588 sec, 0.908384/0.908384 sec )
[LOG] Total clause size reduction: 93095 --> 2599 (2625 --> 18, 1396 --> 13, 7560 --> 78, 2430 --> 14, 2570 --> 25, 488 --> 3, 1380 --> 11, 1540 --> 15, 7474 --> 183, 6208 --> 171, 19764 --> 640, 36764 --> 1385, 2896 --> 43 )
[LOG] Average clause size reduction: 193.948 --> 5.41458 (328.125 --> 2.25, 279.2 --> 2.6, 270 --> 2.78571, 243 --> 1.4, 233.636 --> 2.27273, 162.667 --> 1, 197.143 --> 1.57143, 192.5 --> 1.875, 196.684 --> 4.81579, 188.121 --> 5.18182, 181.321 --> 5.87156, 181.103 --> 6.82266, 170.353 --> 2.52941 )
[LOG] Overall execution time: 4.38729 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 4.92 sec (Real time) / 4.79 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.88 sec (Real time) / 0.86 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 16.71 sec (Real time) / 16.59 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 385 23 40 1 322
Raw AIGER output size: aag 2564 10 40 1 2501
=====================  genbuf7b4y.aag =====================
[LOG] Relation determinization time: 3.74375 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 1694 new AND gates.
[LOG] Size before ABC: 2100 AND gates.
[LOG] Size after ABC: 1693 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 3.52841/3 sec (0.012696/0 sec, 0.014536/0 sec, 0.057714/0 sec, 0.028492/0 sec, 0.031099/0 sec, 0.048008/0 sec, 0.073952/0 sec, 0.046388/0 sec, 0.255449/0 sec, 0.122946/0 sec, 0.253445/1 sec, 0.689578/0 sec, 0.752107/1 sec, 1.142/1 sec )
[LOG] Nr of iterations: 412 (2, 6, 32, 6, 6, 18, 9, 13, 38, 9, 34, 112, 104, 23 )
[LOG] Total clause computation time: 0.782885/1 sec (0.00088/0.00088 sec, 0.003939/0.003939 sec, 0.013053/0.013053 sec, 0.006102/0.006102 sec, 0.00334/0.00334 sec, 0.017874/0.017874 sec, 0.005078/0.005078 sec, 0.004396/0.004396 sec, 0.063778/0.063778 sec, 0.006566/0.006566 sec, 0.086947/0.086947 sec, 0.105621/0.105621 sec, 0.169726/0.169726 sec, 0.295585/0.295585 sec )
[LOG] Total clause minimization time: 2.63325/2 sec (0.004807/0.004807 sec, 0.004569/0.004569 sec, 0.03782/0.03782 sec, 0.015025/0.015025 sec, 0.021141/0.021141 sec, 0.023825/0.023825 sec, 0.061386/0.061386 sec, 0.035522/0.035522 sec, 0.184392/0.184392 sec, 0.108585/0.108585 sec, 0.158443/0.158443 sec, 0.573338/0.573338 sec, 0.571146/0.571146 sec, 0.833247/0.833247 sec )
[LOG] Total clause size reduction: 87486 --> 1940 (416 --> 1, 1930 --> 12, 9548 --> 94, 1500 --> 7, 1430 --> 9, 4607 --> 29, 2064 --> 22, 2928 --> 27, 8362 --> 158, 1728 --> 15, 6864 --> 141, 21756 --> 720, 20085 --> 623, 4268 --> 82 )
[LOG] Average clause size reduction: 212.345 --> 4.70874 (208 --> 0.5, 321.667 --> 2, 298.375 --> 2.9375, 250 --> 1.16667, 238.333 --> 1.5, 255.944 --> 1.61111, 229.333 --> 2.44444, 225.231 --> 2.07692, 220.053 --> 4.15789, 192 --> 1.66667, 201.882 --> 4.14706, 194.25 --> 6.42857, 193.125 --> 5.99038, 185.565 --> 3.56522 )
[LOG] Overall execution time: 3.74865 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 4.21 sec (Real time) / 4.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.61 sec (Real time) / 0.60 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 16.93 sec (Real time) / 16.81 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 426 25 43 1 358
Raw AIGER output size: aag 2119 11 43 1 2052
=====================  genbuf8b4y.aag =====================
[LOG] Relation determinization time: 3.82359 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Final circuit size: 1635 new AND gates.
[LOG] Size before ABC: 1946 AND gates.
[LOG] Size after ABC: 1634 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 3.51526/3 sec (0.018792/0 sec, 0.015446/0 sec, 0.0855/0 sec, 0.051996/0 sec, 0.046498/0 sec, 0.075475/0 sec, 0.044763/0 sec, 0.07819/0 sec, 0.30621/0 sec, 0.11732/1 sec, 0.281848/0 sec, 0.189761/0 sec, 0.654372/1 sec, 0.706446/0 sec, 0.842641/1 sec )
[LOG] Nr of iterations: 435 (4, 3, 43, 7, 8, 9, 3, 12, 39, 12, 37, 9, 106, 98, 45 )
[LOG] Total clause computation time: 0.666927/0 sec (0.00328/0.00328 sec, 0.003993/0.003993 sec, 0.018476/0.018476 sec, 0.003876/0.003876 sec, 0.003214/0.003214 sec, 0.006475/0.006475 sec, 0.001467/0.001467 sec, 0.005062/0.005062 sec, 0.102371/0.102371 sec, 0.008075/0.008075 sec, 0.095629/0.095629 sec, 0.0103/0.0103 sec, 0.107131/0.107131 sec, 0.158295/0.158295 sec, 0.139283/0.139283 sec )
[LOG] Total clause minimization time: 2.68929/3 sec (0.004619/0.004619 sec, 0.003265/0.003265 sec, 0.059226/0.059226 sec, 0.039224/0.039224 sec, 0.034445/0.034445 sec, 0.060072/0.060072 sec, 0.034347/0.034347 sec, 0.062811/0.062811 sec, 0.194665/0.194665 sec, 0.099107/0.099107 sec, 0.17394/0.17394 sec, 0.16751/0.16751 sec, 0.533329/0.533329 sec, 0.53478/0.53478 sec, 0.687952/0.687952 sec )
[LOG] Total clause size reduction: 100460 --> 1762 (1374 --> 5, 848 --> 3, 14112 --> 125, 1956 --> 14, 2205 --> 10, 2400 --> 13, 574 --> 3, 3003 --> 17, 9690 --> 236, 2651 --> 18, 8388 --> 191, 1784 --> 20, 22050 --> 581, 20273 --> 401, 9152 --> 125 )
[LOG] Average clause size reduction: 230.943 --> 4.05057 (343.5 --> 1.25, 282.667 --> 1, 328.186 --> 2.90698, 279.429 --> 2, 275.625 --> 1.25, 266.667 --> 1.44444, 191.333 --> 1, 250.25 --> 1.41667, 248.462 --> 6.05128, 220.917 --> 1.5, 226.703 --> 5.16216, 198.222 --> 2.22222, 208.019 --> 5.48113, 206.867 --> 4.09184, 203.378 --> 2.77778 )
[LOG] Overall execution time: 3.82943 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 4.28 sec (Real time) / 4.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.60 sec (Real time) / 0.60 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 14.86 sec (Real time) / 14.77 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 468 27 46 1 395
Raw AIGER output size: aag 2102 12 46 1 2030
=====================  genbuf9b4y.aag =====================
[LOG] Relation determinization time: 12.9492 sec CPU time.
[LOG] Relation determinization time: 14 sec real time.
[LOG] Final circuit size: 2316 new AND gates.
[LOG] Size before ABC: 2892 AND gates.
[LOG] Size after ABC: 2315 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 12.447/12 sec (0.020818/0 sec, 0.027498/0 sec, 0.09323/0 sec, 0.050089/0 sec, 0.073498/0 sec, 0.081774/0 sec, 0.116263/0 sec, 0.094054/0 sec, 0.356708/1 sec, 0.140914/0 sec, 0.607213/0 sec, 0.100613/0 sec, 0.134273/1 sec, 2.52957/2 sec, 3.64176/4 sec, 2.23098/2 sec, 2.14778/2 sec )
[LOG] Nr of iterations: 555 (3, 7, 40, 7, 17, 13, 9, 14, 38, 11, 53, 6, 7, 139, 106, 63, 22 )
[LOG] Total clause computation time: 1.55084/1 sec (0.001803/0.001803 sec, 0.007124/0.007124 sec, 0.018898/0.018898 sec, 0.003245/0.003245 sec, 0.010353/0.010353 sec, 0.009063/0.009063 sec, 0.020746/0.020746 sec, 0.009291/0.009291 sec, 0.108957/0.108957 sec, 0.010158/0.010158 sec, 0.14231/0.14231 sec, 0.007048/0.007048 sec, 0.006819/0.006819 sec, 0.538447/0.538447 sec, 0.279007/0.279007 sec, 0.174408/0.174408 sec, 0.203167/0.203167 sec )
[LOG] Total clause minimization time: 10.6327/10 sec (0.006661/0.006661 sec, 0.008713/0.008713 sec, 0.062288/0.062288 sec, 0.034357/0.034357 sec, 0.050607/0.050607 sec, 0.060198/0.060198 sec, 0.082439/0.082439 sec, 0.072314/0.072314 sec, 0.23444/0.23444 sec, 0.117264/0.117264 sec, 0.45036/0.45036 sec, 0.076929/0.076929 sec, 0.111687/0.111687 sec, 1.9735/1.9735 sec, 3.34004/3.34004 sec, 2.03272/2.03272 sec, 1.9182/1.9182 sec )
[LOG] Total clause size reduction: 141354 --> 2688 (1026 --> 3, 2850 --> 14, 14898 --> 127, 2196 --> 9, 5648 --> 25, 4080 --> 39, 2616 --> 17, 4056 --> 23, 10878 --> 184, 2800 --> 20, 14144 --> 338, 1290 --> 9, 1488 --> 11, 31188 --> 1058, 23625 --> 555, 13888 --> 194, 4683 --> 62 )
[LOG] Average clause size reduction: 254.692 --> 4.84324 (342 --> 1, 407.143 --> 2, 372.45 --> 3.175, 313.714 --> 1.28571, 332.235 --> 1.47059, 313.846 --> 3, 290.667 --> 1.88889, 289.714 --> 1.64286, 286.263 --> 4.84211, 254.545 --> 1.81818, 266.868 --> 6.37736, 215 --> 1.5, 212.571 --> 1.57143, 224.374 --> 7.61151, 222.877 --> 5.23585, 220.444 --> 3.07937, 212.864 --> 2.81818 )
[LOG] Overall execution time: 12.9568 sec CPU time.
[LOG] Overall execution time: 14 sec real time.
Synthesis time: 13.57 sec (Real time) / 13.38 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.96 sec (Real time) / 0.95 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 22.98 sec (Real time) / 22.84 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 523 30 50 1 443
Raw AIGER output size: aag 2838 13 50 1 2759
=====================  genbuf10b4y.aag =====================
[LOG] Relation determinization time: 7.66383 sec CPU time.
[LOG] Relation determinization time: 8 sec real time.
[LOG] Final circuit size: 1364 new AND gates.
[LOG] Size before ABC: 1624 AND gates.
[LOG] Size after ABC: 1364 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 7.06365/8 sec (0.32657/1 sec, 0.110631/0 sec, 0.026345/0 sec, 0.351301/0 sec, 0.339913/1 sec, 0.05043/0 sec, 0.09484/0 sec, 0.150972/0 sec, 0.114767/0 sec, 0.203015/0 sec, 0.11504/0 sec, 0.231355/1 sec, 0.117383/0 sec, 0.199772/0 sec, 0.175843/0 sec, 0.532604/1 sec, 1.64317/1 sec, 2.2797/3 sec )
[LOG] Nr of iterations: 396 (6, 9, 8, 34, 48, 8, 17, 16, 12, 24, 14, 12, 11, 14, 9, 73, 31, 50 )
[LOG] Total clause computation time: 1.31187/2 sec (0.136745/0.136745 sec, 0.08354/0.08354 sec, 0.005656/0.005656 sec, 0.072476/0.072476 sec, 0.083064/0.083064 sec, 0.005009/0.005009 sec, 0.013132/0.013132 sec, 0.008564/0.008564 sec, 0.005864/0.005864 sec, 0.026788/0.026788 sec, 0.027816/0.027816 sec, 0.014562/0.014562 sec, 0.023623/0.023623 sec, 0.032553/0.032553 sec, 0.011712/0.011712 sec, 0.139122/0.139122 sec, 0.309964/0.309964 sec, 0.311681/0.311681 sec )
[LOG] Total clause minimization time: 5.46612/6 sec (0.176286/0.176286 sec, 0.014967/0.014967 sec, 0.00844/0.00844 sec, 0.262917/0.262917 sec, 0.243316/0.243316 sec, 0.03073/0.03073 sec, 0.067612/0.067612 sec, 0.125972/0.125972 sec, 0.093962/0.093962 sec, 0.160286/0.160286 sec, 0.071447/0.071447 sec, 0.200725/0.200725 sec, 0.077487/0.077487 sec, 0.149435/0.149435 sec, 0.143697/0.143697 sec, 0.377877/0.377877 sec, 1.31351/1.31351 sec, 1.94746/1.94746 sec )
[LOG] Total clause size reduction: 119736 --> 1395 (2440 --> 12, 3896 --> 20, 3367 --> 13, 14883 --> 189, 20821 --> 306, 2464 --> 10, 5472 --> 31, 4935 --> 25, 3487 --> 18, 6969 --> 54, 3783 --> 30, 3069 --> 26, 2660 --> 25, 3289 --> 28, 1952 --> 18, 17496 --> 285, 7140 --> 147, 11613 --> 158 )
[LOG] Average clause size reduction: 302.364 --> 3.52273 (406.667 --> 2, 432.889 --> 2.22222, 420.875 --> 1.625, 437.735 --> 5.55882, 433.771 --> 6.375, 308 --> 1.25, 321.882 --> 1.82353, 308.438 --> 1.5625, 290.583 --> 1.5, 290.375 --> 2.25, 270.214 --> 2.14286, 255.75 --> 2.16667, 241.818 --> 2.27273, 234.929 --> 2, 216.889 --> 2, 239.671 --> 3.90411, 230.323 --> 4.74194, 232.26 --> 3.16 )
[LOG] Overall execution time: 7.67317 sec CPU time.
[LOG] Overall execution time: 8 sec real time.
Synthesis time: 8.10 sec (Real time) / 7.97 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.44 sec (Real time) / 0.44 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 19.67 sec (Real time) / 19.57 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 560 32 53 1 475
Raw AIGER output size: aag 1924 14 53 1 1839
=====================  genbuf11b4y.aag =====================
[LOG] Relation determinization time: 12.0116 sec CPU time.
[LOG] Relation determinization time: 13 sec real time.
[LOG] Final circuit size: 1596 new AND gates.
[LOG] Size before ABC: 1882 AND gates.
[LOG] Size after ABC: 1596 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 11.133/11 sec (0.348085/0 sec, 0.170982/0 sec, 0.031972/1 sec, 0.290851/0 sec, 0.409339/0 sec, 0.107957/0 sec, 0.141911/0 sec, 0.137532/1 sec, 0.102364/0 sec, 0.201737/0 sec, 0.136395/0 sec, 0.260065/0 sec, 0.284588/1 sec, 0.302779/0 sec, 0.313618/0 sec, 0.3205/1 sec, 0.427108/0 sec, 4.0378/4 sec, 3.10747/3 sec )
[LOG] Nr of iterations: 445 (7, 3, 8, 37, 52, 16, 7, 9, 10, 15, 20, 11, 12, 20, 40, 26, 67, 38, 47 )
[LOG] Total clause computation time: 2.03905/0 sec (0.122911/0.122911 sec, 0.14707/0.14707 sec, 0.00516/0.00516 sec, 0.110168/0.110168 sec, 0.101788/0.101788 sec, 0.011397/0.011397 sec, 0.00645/0.00645 sec, 0.007005/0.007005 sec, 0.010108/0.010108 sec, 0.028556/0.028556 sec, 0.02776/0.02776 sec, 0.01473/0.01473 sec, 0.03048/0.03048 sec, 0.045931/0.045931 sec, 0.044961/0.044961 sec, 0.036116/0.036116 sec, 0.140386/0.140386 sec, 0.576133/0.576133 sec, 0.571944/0.571944 sec )
[LOG] Total clause minimization time: 8.74019/9 sec (0.209872/0.209872 sec, 0.008906/0.008906 sec, 0.00934/0.00934 sec, 0.165753/0.165753 sec, 0.290125/0.290125 sec, 0.077665/0.077665 sec, 0.117069/0.117069 sec, 0.113854/0.113854 sec, 0.071883/0.071883 sec, 0.153457/0.153457 sec, 0.090174/0.090174 sec, 0.228048/0.228048 sec, 0.236134/0.236134 sec, 0.238556/0.238556 sec, 0.245074/0.245074 sec, 0.265378/0.265378 sec, 0.270798/0.270798 sec, 3.43827/3.43827 sec, 2.50983/2.50983 sec )
[LOG] Total clause size reduction: 140288 --> 1634 (3132 --> 17, 1042 --> 6, 3605 --> 10, 17460 --> 208, 24327 --> 321, 5670 --> 28, 2208 --> 10, 2840 --> 14, 3087 --> 15, 4606 --> 41, 6023 --> 44, 3050 --> 22, 3223 --> 27, 5320 --> 57, 10413 --> 128, 6450 --> 70, 16962 --> 262, 9324 --> 179, 11546 --> 175 )
[LOG] Average clause size reduction: 315.254 --> 3.67191 (447.429 --> 2.42857, 347.333 --> 2, 450.625 --> 1.25, 471.892 --> 5.62162, 467.827 --> 6.17308, 354.375 --> 1.75, 315.429 --> 1.42857, 315.556 --> 1.55556, 308.7 --> 1.5, 307.067 --> 2.73333, 301.15 --> 2.2, 277.273 --> 2, 268.583 --> 2.25, 266 --> 2.85, 260.325 --> 3.2, 248.077 --> 2.69231, 253.164 --> 3.91045, 245.368 --> 4.71053, 245.66 --> 3.7234 )
[LOG] Overall execution time: 12.0211 sec CPU time.
[LOG] Overall execution time: 13 sec real time.
Synthesis time: 12.50 sec (Real time) / 12.35 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.55 sec (Real time) / 0.54 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 25.35 sec (Real time) / 25.17 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 600 34 56 1 510
Raw AIGER output size: aag 2196 15 56 1 2106
=====================  genbuf12b4y.aag =====================
[LOG] Relation determinization time: 13.8128 sec CPU time.
[LOG] Relation determinization time: 14 sec real time.
[LOG] Final circuit size: 2045 new AND gates.
[LOG] Size before ABC: 2448 AND gates.
[LOG] Size after ABC: 2045 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 13.0155/13 sec (0.054831/0 sec, 0.210752/1 sec, 0.031617/0 sec, 0.383921/0 sec, 0.408628/0 sec, 0.205942/1 sec, 0.20392/0 sec, 0.224666/0 sec, 0.273186/0 sec, 0.402281/1 sec, 0.158196/0 sec, 0.105092/0 sec, 0.20859/0 sec, 0.254483/1 sec, 0.327701/0 sec, 0.187727/0 sec, 1.31787/1 sec, 0.838271/1 sec, 3.73316/4 sec, 3.4847/3 sec )
[LOG] Nr of iterations: 542 (10, 7, 3, 39, 35, 16, 10, 9, 9, 18, 12, 7, 11, 16, 22, 13, 140, 65, 63, 37 )
[LOG] Total clause computation time: 2.167/1 sec (0.010474/0.010474 sec, 0.170739/0.170739 sec, 0.00353/0.00353 sec, 0.181022/0.181022 sec, 0.149538/0.149538 sec, 0.015008/0.015008 sec, 0.019861/0.019861 sec, 0.008066/0.008066 sec, 0.013779/0.013779 sec, 0.020643/0.020643 sec, 0.026798/0.026798 sec, 0.01395/0.01395 sec, 0.018732/0.018732 sec, 0.034654/0.034654 sec, 0.029128/0.029128 sec, 0.017093/0.017093 sec, 0.288805/0.288805 sec, 0.084425/0.084425 sec, 0.421979/0.421979 sec, 0.638773/0.638773 sec )
[LOG] Total clause minimization time: 10.4209/12 sec (0.027812/0.027812 sec, 0.022953/0.022953 sec, 0.011912/0.011912 sec, 0.185336/0.185336 sec, 0.240502/0.240502 sec, 0.173633/0.173633 sec, 0.163674/0.163674 sec, 0.194826/0.194826 sec, 0.235696/0.235696 sec, 0.359139/0.359139 sec, 0.108631/0.108631 sec, 0.069551/0.069551 sec, 0.169729/0.169729 sec, 0.196479/0.196479 sec, 0.274386/0.274386 sec, 0.154567/0.154567 sec, 1.0079/1.0079 sec, 0.725884/0.725884 sec, 3.28322/3.28322 sec, 2.8151/2.8151 sec )
[LOG] Total clause size reduction: 173758 --> 2183 (5022 --> 29, 3342 --> 12, 1102 --> 5, 19798 --> 212, 17442 --> 226, 6075 --> 26, 3546 --> 18, 3048 --> 15, 2952 --> 14, 6035 --> 59, 3773 --> 20, 1986 --> 11, 3190 --> 23, 4605 --> 47, 6174 --> 52, 3372 --> 26, 38920 --> 714, 17344 --> 209, 16492 --> 325, 9540 --> 140 )
[LOG] Average clause size reduction: 320.587 --> 4.02768 (502.2 --> 2.9, 477.429 --> 1.71429, 367.333 --> 1.66667, 507.641 --> 5.4359, 498.343 --> 6.45714, 379.688 --> 1.625, 354.6 --> 1.8, 338.667 --> 1.66667, 328 --> 1.55556, 335.278 --> 3.27778, 314.417 --> 1.66667, 283.714 --> 1.57143, 290 --> 2.09091, 287.812 --> 2.9375, 280.636 --> 2.36364, 259.385 --> 2, 278 --> 5.1, 266.831 --> 3.21538, 261.778 --> 5.15873, 257.838 --> 3.78378 )
[LOG] Overall execution time: 13.8227 sec CPU time.
[LOG] Overall execution time: 14 sec real time.
Synthesis time: 14.39 sec (Real time) / 14.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.73 sec (Real time) / 0.73 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 27.49 sec (Real time) / 27.33 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 642 36 59 1 547
Raw AIGER output size: aag 2687 16 59 1 2592
=====================  genbuf13b4y.aag =====================
[LOG] Relation determinization time: 19.1889 sec CPU time.
[LOG] Relation determinization time: 20 sec real time.
[LOG] Final circuit size: 2336 new AND gates.
[LOG] Size before ABC: 2776 AND gates.
[LOG] Size after ABC: 2336 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 18.1402/19 sec (0.292502/1 sec, 0.059478/0 sec, 0.040956/0 sec, 0.597828/0 sec, 0.525792/1 sec, 0.155769/0 sec, 0.34168/0 sec, 0.216227/1 sec, 0.192359/0 sec, 0.411879/0 sec, 0.281535/0 sec, 0.183018/1 sec, 0.336976/0 sec, 0.319548/0 sec, 0.277951/1 sec, 0.392269/0 sec, 1.47741/2 sec, 0.535214/0 sec, 0.857505/1 sec, 6.21335/6 sec, 4.43093/5 sec )
[LOG] Nr of iterations: 620 (11, 9, 6, 29, 37, 8, 13, 9, 7, 13, 11, 13, 18, 20, 14, 18, 173, 56, 65, 52, 38 )
[LOG] Total clause computation time: 2.41045/4 sec (0.014546/0.014546 sec, 0.017664/0.017664 sec, 0.009055/0.009055 sec, 0.135616/0.135616 sec, 0.119925/0.119925 sec, 0.011987/0.011987 sec, 0.015558/0.015558 sec, 0.012805/0.012805 sec, 0.008015/0.008015 sec, 0.022111/0.022111 sec, 0.020806/0.020806 sec, 0.023343/0.023343 sec, 0.040207/0.040207 sec, 0.044545/0.044545 sec, 0.042779/0.042779 sec, 0.029467/0.029467 sec, 0.321058/0.321058 sec, 0.075331/0.075331 sec, 0.090836/0.090836 sec, 0.755571/0.755571 sec, 0.599226/0.599226 sec )
[LOG] Total clause minimization time: 15.1604/14 sec (0.257774/0.257774 sec, 0.022071/0.022071 sec, 0.011207/0.011207 sec, 0.440448/0.440448 sec, 0.386353/0.386353 sec, 0.120418/0.120418 sec, 0.301127/0.301127 sec, 0.175305/0.175305 sec, 0.160987/0.160987 sec, 0.361017/0.361017 sec, 0.231971/0.231971 sec, 0.13247/0.13247 sec, 0.267072/0.267072 sec, 0.250053/0.250053 sec, 0.206534/0.206534 sec, 0.335789/0.335789 sec, 1.12455/1.12455 sec, 0.427489/0.427489 sec, 0.733971/0.733971 sec, 5.4212/5.4212 sec, 3.79264/3.79264 sec )
[LOG] Total clause size reduction: 208452 --> 2506 (5920 --> 27, 4728 --> 24, 2925 --> 9, 15540 --> 142, 19692 --> 272, 3017 --> 11, 5040 --> 22, 3256 --> 12, 2370 --> 11, 4572 --> 24, 3690 --> 19, 4284 --> 31, 5865 --> 46, 6327 --> 49, 4173 --> 31, 5236 --> 39, 52804 --> 932, 16170 --> 181, 18240 --> 223, 14280 --> 262, 10323 --> 139 )
[LOG] Average clause size reduction: 336.213 --> 4.04194 (538.182 --> 2.45455, 525.333 --> 2.66667, 487.5 --> 1.5, 535.862 --> 4.89655, 532.216 --> 7.35135, 377.125 --> 1.375, 387.692 --> 1.69231, 361.778 --> 1.33333, 338.571 --> 1.57143, 351.692 --> 1.84615, 335.455 --> 1.72727, 329.538 --> 2.38462, 325.833 --> 2.55556, 316.35 --> 2.45, 298.071 --> 2.21429, 290.889 --> 2.16667, 305.225 --> 5.38728, 288.75 --> 3.23214, 280.615 --> 3.43077, 274.615 --> 5.03846, 271.658 --> 3.65789 )
[LOG] Overall execution time: 19.201 sec CPU time.
[LOG] Overall execution time: 20 sec real time.
Synthesis time: 19.86 sec (Real time) / 19.62 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.86 sec (Real time) / 0.86 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 33.09 sec (Real time) / 32.92 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 682 38 62 1 582
Raw AIGER output size: aag 3018 17 62 1 2918
=====================  genbuf14b4y.aag =====================
[LOG] Relation determinization time: 21.2948 sec CPU time.
[LOG] Relation determinization time: 22 sec real time.
[LOG] Final circuit size: 2513 new AND gates.
[LOG] Size before ABC: 2943 AND gates.
[LOG] Size after ABC: 2513 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 19.8183/20 sec (0.108222/0 sec, 0.107879/0 sec, 0.057919/0 sec, 0.851383/1 sec, 0.811954/1 sec, 0.176916/0 sec, 0.294047/0 sec, 0.316662/0 sec, 0.210302/1 sec, 0.290797/0 sec, 0.19331/0 sec, 0.267919/0 sec, 0.251818/1 sec, 0.317137/0 sec, 0.355514/0 sec, 0.818466/1 sec, 1.81948/2 sec, 0.835174/1 sec, 0.933489/1 sec, 0.676694/0 sec, 5.85129/6 sec, 4.27194/5 sec )
[LOG] Nr of iterations: 670 (18, 15, 5, 46, 25, 9, 8, 12, 10, 11, 6, 17, 15, 15, 11, 17, 129, 63, 72, 17, 118, 31 )
[LOG] Total clause computation time: 2.49788/3 sec (0.027896/0.027896 sec, 0.029642/0.029642 sec, 0.013129/0.013129 sec, 0.269451/0.269451 sec, 0.091906/0.091906 sec, 0.010052/0.010052 sec, 0.01055/0.01055 sec, 0.01203/0.01203 sec, 0.013637/0.013637 sec, 0.029376/0.029376 sec, 0.031108/0.031108 sec, 0.037882/0.037882 sec, 0.04219/0.04219 sec, 0.040625/0.040625 sec, 0.066227/0.066227 sec, 0.064115/0.064115 sec, 0.404277/0.404277 sec, 0.074977/0.074977 sec, 0.105053/0.105053 sec, 0.055052/0.055052 sec, 0.438601/0.438601 sec, 0.630108/0.630108 sec )
[LOG] Total clause minimization time: 16.5451/16 sec (0.054021/0.054021 sec, 0.050963/0.050963 sec, 0.016892/0.016892 sec, 0.552503/0.552503 sec, 0.688187/0.688187 sec, 0.134429/0.134429 sec, 0.249357/0.249357 sec, 0.265908/0.265908 sec, 0.161781/0.161781 sec, 0.223384/0.223384 sec, 0.12757/0.12757 sec, 0.200969/0.200969 sec, 0.173236/0.173236 sec, 0.238423/0.238423 sec, 0.253034/0.253034 sec, 0.71438/0.71438 sec, 1.37364/1.37364 sec, 0.719129/0.719129 sec, 0.797611/0.797611 sec, 0.578453/0.578453 sec, 5.3627/5.3627 sec, 3.60855/3.60855 sec )
[LOG] Total clause size reduction: 241364 --> 2642 (10642 --> 65, 8750 --> 40, 2476 --> 8, 26505 --> 360, 13944 --> 97, 3656 --> 11, 3122 --> 10, 4763 --> 19, 3789 --> 17, 4070 --> 18, 1975 --> 8, 6128 --> 39, 5194 --> 30, 5026 --> 34, 3470 --> 22, 5360 --> 48, 42752 --> 729, 19902 --> 180, 21868 --> 249, 4784 --> 43, 34398 --> 508, 8790 --> 107 )
[LOG] Average clause size reduction: 360.245 --> 3.94328 (591.222 --> 3.61111, 583.333 --> 2.66667, 495.2 --> 1.6, 576.196 --> 7.82609, 557.76 --> 3.88, 406.222 --> 1.22222, 390.25 --> 1.25, 396.917 --> 1.58333, 378.9 --> 1.7, 370 --> 1.63636, 329.167 --> 1.33333, 360.471 --> 2.29412, 346.267 --> 2, 335.067 --> 2.26667, 315.455 --> 2, 315.294 --> 2.82353, 331.411 --> 5.65116, 315.905 --> 2.85714, 303.722 --> 3.45833, 281.412 --> 2.52941, 291.508 --> 4.30508, 283.548 --> 3.45161 )
[LOG] Overall execution time: 21.307 sec CPU time.
[LOG] Overall execution time: 22 sec real time.
Synthesis time: 21.93 sec (Real time) / 21.68 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.97 sec (Real time) / 0.96 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 87.07 sec (Real time) / 86.71 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 722 40 65 1 617
Raw AIGER output size: aag 3235 18 65 1 3130
=====================  genbuf15b4y.aag =====================
[LOG] Relation determinization time: 25.9317 sec CPU time.
[LOG] Relation determinization time: 27 sec real time.
[LOG] Final circuit size: 4102 new AND gates.
[LOG] Size before ABC: 5064 AND gates.
[LOG] Size after ABC: 4102 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 24.353/24 sec (0.08192/0 sec, 0.067806/0 sec, 0.061305/0 sec, 0.694381/1 sec, 0.531225/0 sec, 0.172668/0 sec, 0.253304/1 sec, 0.766283/0 sec, 0.226688/1 sec, 0.282316/0 sec, 0.357548/0 sec, 0.200748/1 sec, 0.194621/0 sec, 0.299632/0 sec, 0.229433/0 sec, 0.341485/1 sec, 1.37568/1 sec, 0.868639/1 sec, 0.821193/1 sec, 0.708097/0 sec, 0.569402/1 sec, 5.85588/6 sec, 9.39277/9 sec )
[LOG] Nr of iterations: 874 (17, 8, 9, 38, 29, 7, 12, 10, 8, 9, 17, 14, 10, 17, 9, 17, 130, 67, 53, 18, 19, 320, 36 )
[LOG] Total clause computation time: 4.12179/3 sec (0.016664/0.016664 sec, 0.018141/0.018141 sec, 0.007566/0.007566 sec, 0.185461/0.185461 sec, 0.175644/0.175644 sec, 0.006795/0.006795 sec, 0.011524/0.011524 sec, 0.059347/0.059347 sec, 0.012425/0.012425 sec, 0.02956/0.02956 sec, 0.0461/0.0461 sec, 0.038304/0.038304 sec, 0.03619/0.03619 sec, 0.02893/0.02893 sec, 0.05509/0.05509 sec, 0.031148/0.031148 sec, 0.239282/0.239282 sec, 0.124561/0.124561 sec, 0.091296/0.091296 sec, 0.062818/0.062818 sec, 0.065202/0.065202 sec, 0.843731/0.843731 sec, 1.93601/1.93601 sec )
[LOG] Total clause minimization time: 19.388/21 sec (0.038514/0.038514 sec, 0.019636/0.019636 sec, 0.024346/0.024346 sec, 0.476696/0.476696 sec, 0.32244/0.32244 sec, 0.139887/0.139887 sec, 0.20243/0.20243 sec, 0.670282/0.670282 sec, 0.181492/0.181492 sec, 0.216852/0.216852 sec, 0.27163/0.27163 sec, 0.127339/0.127339 sec, 0.124119/0.124119 sec, 0.235245/0.235245 sec, 0.133545/0.133545 sec, 0.275562/0.275562 sec, 1.09541/1.09541 sec, 0.704274/0.704274 sec, 0.687688/0.687688 sec, 0.60303/0.60303 sec, 0.460938/0.460938 sec, 4.97148/4.97148 sec, 7.40518/7.40518 sec )
[LOG] Total clause size reduction: 316961 --> 4732 (10560 --> 60, 4613 --> 19, 5224 --> 14, 23051 --> 291, 17220 --> 189, 2898 --> 9, 5192 --> 19, 4131 --> 16, 3129 --> 14, 3464 --> 14, 6736 --> 39, 5317 --> 56, 3573 --> 20, 6160 --> 38, 2984 --> 17, 5776 --> 39, 46440 --> 717, 22968 --> 225, 17420 --> 166, 5474 --> 47, 5634 --> 46, 98252 --> 2515, 10745 --> 162 )
[LOG] Average clause size reduction: 362.656 --> 5.41419 (621.176 --> 3.52941, 576.625 --> 2.375, 580.444 --> 1.55556, 606.605 --> 7.65789, 593.793 --> 6.51724, 414 --> 1.28571, 432.667 --> 1.58333, 413.1 --> 1.6, 391.125 --> 1.75, 384.889 --> 1.55556, 396.235 --> 2.29412, 379.786 --> 4, 357.3 --> 2, 362.353 --> 2.23529, 331.556 --> 1.88889, 339.765 --> 2.29412, 357.231 --> 5.51538, 342.806 --> 3.35821, 328.679 --> 3.13208, 304.111 --> 2.61111, 296.526 --> 2.42105, 307.038 --> 7.85938, 298.472 --> 4.5 )
[LOG] Overall execution time: 25.9458 sec CPU time.
[LOG] Overall execution time: 27 sec real time.
Synthesis time: 27.00 sec (Real time) / 26.70 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.16 sec (Real time) / 2.15 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 83.41 sec (Real time) / 82.98 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 762 42 68 1 652
Raw AIGER output size: aag 4864 19 68 1 4754
=====================  genbuf16b4y.aag =====================
[LOG] Relation determinization time: 21.1501 sec CPU time.
[LOG] Relation determinization time: 22 sec real time.
[LOG] Final circuit size: 2590 new AND gates.
[LOG] Size before ABC: 3118 AND gates.
[LOG] Size after ABC: 2590 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 19.0417/19 sec (0.079256/0 sec, 1.00428/1 sec, 0.060493/0 sec, 1.34636/1 sec, 1.07672/2 sec, 0.197509/0 sec, 0.469642/0 sec, 0.424579/1 sec, 0.331626/0 sec, 0.371085/0 sec, 0.265248/1 sec, 0.45901/0 sec, 0.182733/0 sec, 0.468313/1 sec, 0.462063/0 sec, 0.636858/1 sec, 1.07772/1 sec, 0.448514/0 sec, 0.685809/1 sec, 0.36453/1 sec, 0.391386/0 sec, 0.739824/1 sec, 3.50788/3 sec, 3.99023/4 sec )
[LOG] Nr of iterations: 713 (12, 7, 5, 37, 37, 7, 8, 16, 9, 16, 12, 12, 6, 12, 13, 10, 66, 22, 62, 14, 13, 17, 144, 156 )
[LOG] Total clause computation time: 2.9886/2 sec (0.016867/0.016867 sec, 0.012652/0.012652 sec, 0.006138/0.006138 sec, 0.415321/0.415321 sec, 0.264614/0.264614 sec, 0.008351/0.008351 sec, 0.033379/0.033379 sec, 0.028233/0.028233 sec, 0.040499/0.040499 sec, 0.042891/0.042891 sec, 0.038132/0.038132 sec, 0.036915/0.036915 sec, 0.045758/0.045758 sec, 0.078211/0.078211 sec, 0.035302/0.035302 sec, 0.042784/0.042784 sec, 0.227186/0.227186 sec, 0.057605/0.057605 sec, 0.104143/0.104143 sec, 0.065269/0.065269 sec, 0.059229/0.059229 sec, 0.063161/0.063161 sec, 0.59586/0.59586 sec, 0.670099/0.670099 sec )
[LOG] Total clause minimization time: 15.0107/15 sec (0.029566/0.029566 sec, 0.952852/0.952852 sec, 0.014027/0.014027 sec, 0.893804/0.893804 sec, 0.767778/0.767778 sec, 0.140387/0.140387 sec, 0.402927/0.402927 sec, 0.355541/0.355541 sec, 0.255392/0.255392 sec, 0.283003/0.283003 sec, 0.183189/0.183189 sec, 0.375101/0.375101 sec, 0.095847/0.095847 sec, 0.35094/0.35094 sec, 0.379251/0.379251 sec, 0.549956/0.549956 sec, 0.804294/0.804294 sec, 0.34265/0.34265 sec, 0.529265/0.529265 sec, 0.254633/0.254633 sec, 0.289328/0.289328 sec, 0.641858/0.641858 sec, 2.85955/2.85955 sec, 3.25956/3.25956 sec )
[LOG] Total clause size reduction: 275277 --> 2797 (7634 --> 17, 4158 --> 8, 2748 --> 6, 23652 --> 276, 23364 --> 203, 3054 --> 10, 3486 --> 12, 7275 --> 28, 3784 --> 14, 6885 --> 29, 4917 --> 34, 4785 --> 25, 2115 --> 15, 4521 --> 21, 4788 --> 23, 3483 --> 20, 25090 --> 356, 7854 --> 57, 22082 --> 185, 4537 --> 39, 4032 --> 28, 5232 --> 50, 46046 --> 705, 49755 --> 636 )
[LOG] Average clause size reduction: 386.083 --> 3.92286 (636.167 --> 1.41667, 594 --> 1.14286, 549.6 --> 1.2, 639.243 --> 7.45946, 631.459 --> 5.48649, 436.286 --> 1.42857, 435.75 --> 1.5, 454.688 --> 1.75, 420.444 --> 1.55556, 430.312 --> 1.8125, 409.75 --> 2.83333, 398.75 --> 2.08333, 352.5 --> 2.5, 376.75 --> 1.75, 368.308 --> 1.76923, 348.3 --> 2, 380.152 --> 5.39394, 357 --> 2.59091, 356.161 --> 2.98387, 324.071 --> 2.78571, 310.154 --> 2.15385, 307.765 --> 2.94118, 319.764 --> 4.89583, 318.942 --> 4.07692 )
[LOG] Overall execution time: 21.1663 sec CPU time.
[LOG] Overall execution time: 22 sec real time.
Synthesis time: 21.86 sec (Real time) / 21.62 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.99 sec (Real time) / 0.99 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 44.59 sec (Real time) / 44.31 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 802 44 71 1 687
Raw AIGER output size: aag 3392 20 71 1 3277
=====================  genbuf1f4y.aag =====================
[LOG] Relation determinization time: 0.063119 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 149 new AND gates.
[LOG] Size before ABC: 173 AND gates.
[LOG] Size after ABC: 148 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.046803/0 sec (0.007958/0 sec, 0.008913/0 sec, 0.005767/0 sec, 0.010211/0 sec, 0.010672/0 sec, 0.003282/0 sec )
[LOG] Nr of iterations: 54 (15, 15, 3, 2, 15, 4 )
[LOG] Total clause computation time: 0.010103/0 sec (0.001996/0.001996 sec, 0.00234/0.00234 sec, 0.000441/0.000441 sec, 0.002086/0.002086 sec, 0.002938/0.002938 sec, 0.000302/0.000302 sec )
[LOG] Total clause minimization time: 0.025666/0 sec (0.004063/0.004063 sec, 0.004937/0.004937 sec, 0.003381/0.003381 sec, 0.006392/0.006392 sec, 0.005976/0.005976 sec, 0.000917/0.000917 sec )
[LOG] Total clause size reduction: 5747 --> 111 (1862 --> 33, 1750 --> 36, 222 --> 3, 109 --> 0, 1498 --> 34, 306 --> 5 )
[LOG] Average clause size reduction: 106.426 --> 2.05556 (124.133 --> 2.2, 116.667 --> 2.4, 74 --> 1, 54.5 --> 0, 99.8667 --> 2.26667, 76.5 --> 1.25 )
[LOG] Overall execution time: 0.065141 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.45 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.26 sec (Real time) / 0.26 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 172 11 23 1 138
Raw AIGER output size: aag 320 5 23 1 287
=====================  genbuf2f4y.aag =====================
[LOG] Relation determinization time: 0.186603 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 367 new AND gates.
[LOG] Size before ABC: 415 AND gates.
[LOG] Size after ABC: 367 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.156223/1 sec (0.024095/0 sec, 0.032647/1 sec, 0.018171/0 sec, 0.016813/0 sec, 0.015812/0 sec, 0.040895/0 sec, 0.00779/0 sec )
[LOG] Nr of iterations: 113 (28, 37, 6, 6, 5, 22, 9 )
[LOG] Total clause computation time: 0.038655/1 sec (0.004952/0.004952 sec, 0.007903/0.007903 sec, 0.001533/0.001533 sec, 0.00136/0.00136 sec, 0.004258/0.004258 sec, 0.017461/0.017461 sec, 0.001188/0.001188 sec )
[LOG] Total clause minimization time: 0.097431/0 sec (0.016508/0.016508 sec, 0.022286/0.022286 sec, 0.013965/0.013965 sec, 0.011834/0.011834 sec, 0.008387/0.008387 sec, 0.020621/0.020621 sec, 0.00383/0.00383 sec )
[LOG] Total clause size reduction: 15724 --> 332 (4509 --> 105, 5724 --> 128, 710 --> 10, 655 --> 7, 512 --> 7, 2646 --> 55, 968 --> 20 )
[LOG] Average clause size reduction: 139.15 --> 2.93805 (161.036 --> 3.75, 154.703 --> 3.45946, 118.333 --> 1.66667, 109.167 --> 1.16667, 102.4 --> 1.4, 120.273 --> 2.5, 107.556 --> 2.22222 )
[LOG] Overall execution time: 0.188974 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.39 sec (Real time) / 0.33 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.27 sec (Real time) / 1.25 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 13 26 1 168
Raw AIGER output size: aag 574 6 26 1 535
=====================  genbuf3f4y.aag =====================
[LOG] Relation determinization time: 0.61026 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 609 new AND gates.
[LOG] Size before ABC: 726 AND gates.
[LOG] Size after ABC: 608 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.538928/1 sec (0.062875/0 sec, 0.083951/0 sec, 0.021484/0 sec, 0.026227/1 sec, 0.029869/0 sec, 0.04039/0 sec, 0.157292/0 sec, 0.109302/0 sec, 0.007538/0 sec )
[LOG] Nr of iterations: 161 (38, 52, 7, 7, 6, 13, 5, 31, 2 )
[LOG] Total clause computation time: 0.147063/0 sec (0.016241/0.016241 sec, 0.015839/0.015839 sec, 0.001931/0.001931 sec, 0.002531/0.002531 sec, 0.002904/0.002904 sec, 0.013299/0.013299 sec, 0.048058/0.048058 sec, 0.045602/0.045602 sec, 0.000658/0.000658 sec )
[LOG] Total clause minimization time: 0.347953/1 sec (0.041783/0.041783 sec, 0.063761/0.063761 sec, 0.014547/0.014547 sec, 0.018919/0.018919 sec, 0.022581/0.022581 sec, 0.022492/0.022492 sec, 0.104663/0.104663 sec, 0.058025/0.058025 sec, 0.001182/0.001182 sec )
[LOG] Total clause size reduction: 27151 --> 614 (7622 --> 182, 10098 --> 246, 1050 --> 15, 960 --> 14, 755 --> 10, 1728 --> 36, 572 --> 8, 4230 --> 101, 136 --> 2 )
[LOG] Average clause size reduction: 168.64 --> 3.81366 (200.579 --> 4.78947, 194.192 --> 4.73077, 150 --> 2.14286, 137.143 --> 2, 125.833 --> 1.66667, 132.923 --> 2.76923, 114.4 --> 1.6, 136.452 --> 3.25806, 68 --> 1 )
[LOG] Overall execution time: 0.613549 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.87 sec (Real time) / 0.78 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.16 sec (Real time) / 0.16 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.33 sec (Real time) / 4.26 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 246 16 30 1 200
Raw AIGER output size: aag 854 7 30 1 809
=====================  genbuf4f4y.aag =====================
[LOG] Relation determinization time: 2.52921 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 911 new AND gates.
[LOG] Size before ABC: 1056 AND gates.
[LOG] Size after ABC: 909 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 2.32602/2 sec (0.015211/0 sec, 0.01342/0 sec, 0.211175/0 sec, 0.126938/0 sec, 0.066871/0 sec, 0.079935/0 sec, 0.381586/1 sec, 0.35582/0 sec, 0.479642/1 sec, 0.59542/0 sec )
[LOG] Nr of iterations: 250 (2, 3, 55, 24, 14, 12, 36, 29, 44, 31 )
[LOG] Total clause computation time: 0.495701/0 sec (0.001293/0.001293 sec, 0.00169/0.00169 sec, 0.051226/0.051226 sec, 0.02706/0.02706 sec, 0.010813/0.010813 sec, 0.012106/0.012106 sec, 0.117804/0.117804 sec, 0.083514/0.083514 sec, 0.10205/0.10205 sec, 0.088145/0.088145 sec )
[LOG] Total clause minimization time: 1.74528/2 sec (0.006692/0.006692 sec, 0.00492/0.00492 sec, 0.152055/0.152055 sec, 0.091728/0.091728 sec, 0.048138/0.048138 sec, 0.059469/0.059469 sec, 0.254864/0.254864 sec, 0.263659/0.263659 sec, 0.36804/0.36804 sec, 0.495712/0.495712 sec )
[LOG] Total clause size reduction: 42626 --> 938 (276 --> 1, 516 --> 5, 11556 --> 240, 4692 --> 75, 2483 --> 34, 2002 --> 25, 5740 --> 163, 4368 --> 139, 6493 --> 164, 4500 --> 92 )
[LOG] Average clause size reduction: 170.504 --> 3.752 (138 --> 0.5, 172 --> 1.66667, 210.109 --> 4.36364, 195.5 --> 3.125, 177.357 --> 2.42857, 166.833 --> 2.08333, 159.444 --> 4.52778, 150.621 --> 4.7931, 147.568 --> 3.72727, 145.161 --> 2.96774 )
[LOG] Overall execution time: 2.53342 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 2.83 sec (Real time) / 2.73 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.27 sec (Real time) / 0.26 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 20.05 sec (Real time) / 19.91 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 286 18 33 1 235
Raw AIGER output size: aag 1195 8 33 1 1146
=====================  genbuf5f5y.aag =====================
[LOG] Relation determinization time: 22.0939 sec CPU time.
[LOG] Relation determinization time: 23 sec real time.
[LOG] Final circuit size: 2141 new AND gates.
[LOG] Size before ABC: 2564 AND gates.
[LOG] Size after ABC: 2141 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 21.5379/22 sec (0.04033/0 sec, 0.037695/1 sec, 0.393473/0 sec, 0.226677/0 sec, 0.281765/0 sec, 0.374935/1 sec, 0.342045/0 sec, 1.50033/2 sec, 1.36601/1 sec, 6.96323/7 sec, 5.24989/5 sec, 4.7615/5 sec )
[LOG] Nr of iterations: 491 (3, 4, 72, 18, 30, 32, 25, 48, 50, 148, 52, 9 )
[LOG] Total clause computation time: 3.84752/2 sec (0.009576/0.009576 sec, 0.007916/0.007916 sec, 0.121897/0.121897 sec, 0.053808/0.053808 sec, 0.049946/0.049946 sec, 0.072066/0.072066 sec, 0.057025/0.057025 sec, 0.538148/0.538148 sec, 0.276176/0.276176 sec, 1.68323/1.68323 sec, 0.348803/0.348803 sec, 0.628928/0.628928 sec )
[LOG] Total clause minimization time: 17.4564/20 sec (0.015279/0.015279 sec, 0.016278/0.016278 sec, 0.255191/0.255191 sec, 0.153058/0.153058 sec, 0.217215/0.217215 sec, 0.288302/0.288302 sec, 0.266643/0.266643 sec, 0.942638/0.942638 sec, 1.07011/1.07011 sec, 5.25608/5.25608 sec, 4.87404/4.87404 sec, 4.10155/4.10155 sec )
[LOG] Total clause size reduction: 94121 --> 2400 (640 --> 4, 894 --> 7, 18034 --> 294, 4080 --> 45, 6612 --> 93, 6634 --> 97, 4920 --> 72, 8789 --> 259, 8771 --> 299, 24843 --> 1033, 8568 --> 177, 1336 --> 20 )
[LOG] Average clause size reduction: 191.692 --> 4.88798 (213.333 --> 1.33333, 223.5 --> 1.75, 250.472 --> 4.08333, 226.667 --> 2.5, 220.4 --> 3.1, 207.312 --> 3.03125, 196.8 --> 2.88, 183.104 --> 5.39583, 175.42 --> 5.98, 167.858 --> 6.97973, 164.769 --> 3.40385, 148.444 --> 2.22222 )
[LOG] Overall execution time: 22.1006 sec CPU time.
[LOG] Overall execution time: 23 sec real time.
Synthesis time: 22.68 sec (Real time) / 22.46 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.84 sec (Real time) / 0.83 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 85.61 sec (Real time) / 85.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 330 21 37 1 272
Raw AIGER output size: aag 2471 9 37 1 2413
=====================  genbuf6f6y.aag =====================
[LOG] Relation determinization time: 103.367 sec CPU time.
[LOG] Relation determinization time: 105 sec real time.
[LOG] Final circuit size: 3238 new AND gates.
[LOG] Size before ABC: 4033 AND gates.
[LOG] Size after ABC: 3238 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 101.799/102 sec (0.055896/0 sec, 0.10723/0 sec, 1.2374/1 sec, 0.99319/1 sec, 1.83544/2 sec, 1.11406/1 sec, 1.11145/1 sec, 1.21455/1 sec, 7.8363/8 sec, 8.64175/9 sec, 24.8449/25 sec, 24.0505/24 sec, 28.756/29 sec )
[LOG] Nr of iterations: 686 (3, 5, 54, 28, 31, 25, 22, 23, 87, 57, 69, 264, 18 )
[LOG] Total clause computation time: 12.653/7 sec (0.005353/0.005353 sec, 0.016948/0.016948 sec, 0.395235/0.395235 sec, 0.140618/0.140618 sec, 0.173051/0.173051 sec, 0.161263/0.161263 sec, 0.179635/0.179635 sec, 0.077687/0.077687 sec, 2.13444/2.13444 sec, 1.35019/1.35019 sec, 1.5894/1.5894 sec, 2.40564/2.40564 sec, 4.02354/4.02354 sec )
[LOG] Total clause minimization time: 88.5254/95 sec (0.015279/0.015279 sec, 0.052006/0.052006 sec, 0.80195/0.80195 sec, 0.806632/0.806632 sec, 1.61512/1.61512 sec, 0.905799/0.905799 sec, 0.886653/0.886653 sec, 1.09262/1.09262 sec, 5.65726/5.65726 sec, 7.23438/7.23438 sec, 23.2142/23.2142 sec, 21.5798/21.5798 sec, 24.6637/24.6637 sec )
[LOG] Total clause size reduction: 138525 --> 3881 (724 --> 2, 1344 --> 14, 14575 --> 239, 7182 --> 96, 7620 --> 102, 5808 --> 66, 4809 --> 70, 4840 --> 61, 17372 --> 547, 10864 --> 416, 12444 --> 316, 47866 --> 1903, 3077 --> 49 )
[LOG] Average clause size reduction: 201.931 --> 5.65743 (241.333 --> 0.666667, 268.8 --> 2.8, 269.907 --> 4.42593, 256.5 --> 3.42857, 245.806 --> 3.29032, 232.32 --> 2.64, 218.591 --> 3.18182, 210.435 --> 2.65217, 199.678 --> 6.28736, 190.596 --> 7.29825, 180.348 --> 4.57971, 181.311 --> 7.20833, 170.944 --> 2.72222 )
[LOG] Overall execution time: 103.38 sec CPU time.
[LOG] Overall execution time: 105 sec real time.
Synthesis time: 104.41 sec (Real time) / 103.77 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.71 sec (Real time) / 1.70 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 244.77 sec (Real time) / 243.65 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 372 23 40 1 309
Raw AIGER output size: aag 3610 10 40 1 3547
=====================  genbuf7f7y.aag =====================
[LOG] Relation determinization time: 270.709 sec CPU time.
[LOG] Relation determinization time: 273 sec real time.
[LOG] Final circuit size: 4286 new AND gates.
[LOG] Size before ABC: 5479 AND gates.
[LOG] Size after ABC: 4285 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 266.885/268 sec (0.177001/0 sec, 0.275718/0 sec, 4.11578/4 sec, 3.18888/4 sec, 2.67212/2 sec, 2.91846/3 sec, 6.78194/7 sec, 6.11126/6 sec, 19.896/20 sec, 6.01431/6 sec, 22.9128/23 sec, 56.4366/57 sec, 65.2945/65 sec, 70.09/71 sec )
[LOG] Nr of iterations: 866 (6, 4, 68, 22, 39, 29, 28, 31, 71, 33, 53, 237, 230, 15 )
[LOG] Total clause computation time: 38.8577/28 sec (0.015534/0.015534 sec, 0.036957/0.036957 sec, 0.958475/0.958475 sec, 0.141208/0.141208 sec, 0.290499/0.290499 sec, 0.262845/0.262845 sec, 0.2799/0.2799 sec, 0.325707/0.325707 sec, 7.78841/7.78841 sec, 0.374184/0.374184 sec, 3.23673/3.23673 sec, 9.98824/9.98824 sec, 6.74978/6.74978 sec, 8.40922/8.40922 sec )
[LOG] Total clause minimization time: 226.783/240 sec (0.098283/0.098283 sec, 0.159336/0.159336 sec, 3.07469/3.07469 sec, 2.95696/2.95696 sec, 2.2968/2.2968 sec, 2.56874/2.56874 sec, 6.41286/6.41286 sec, 5.71272/5.71272 sec, 12.0269/12.0269 sec, 5.55273/5.55273 sec, 19.5942/19.5942 sec, 46.3408/46.3408 sec, 58.442/58.442 sec, 61.546/61.546 sec )
[LOG] Total clause size reduction: 189926 --> 5294 (2010 --> 10, 1116 --> 12, 20301 --> 392, 6216 --> 71, 10754 --> 117, 7532 --> 79, 6939 --> 98, 7320 --> 91, 15820 --> 492, 6944 --> 96, 10868 --> 376, 46492 --> 1735, 44884 --> 1679, 2730 --> 46 )
[LOG] Average clause size reduction: 219.314 --> 6.11316 (335 --> 1.66667, 279 --> 3, 298.544 --> 5.76471, 282.545 --> 3.22727, 275.744 --> 3, 259.724 --> 2.72414, 247.821 --> 3.5, 236.129 --> 2.93548, 222.817 --> 6.92958, 210.424 --> 2.90909, 205.057 --> 7.09434, 196.169 --> 7.32068, 195.148 --> 7.3, 182 --> 3.06667 )
[LOG] Overall execution time: 270.732 sec CPU time.
[LOG] Overall execution time: 273 sec real time.
Synthesis time: 272.39 sec (Real time) / 269.92 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.58 sec (Real time) / 2.56 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 570.44 sec (Real time) / 568.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 412 25 43 1 344
Raw AIGER output size: aag 4697 11 43 1 4630
=====================  genbuf8f8y.aag =====================
[LOG] Relation determinization time: 995.398 sec CPU time.
[LOG] Relation determinization time: 998 sec real time.
[LOG] Final circuit size: 3042 new AND gates.
[LOG] Size before ABC: 3691 AND gates.
[LOG] Size after ABC: 3041 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 986.561/989 sec (0.584568/0 sec, 0.479877/0 sec, 21.024/21 sec, 16.9031/17 sec, 17.5156/18 sec, 17.256/17 sec, 19.0785/19 sec, 34.531/35 sec, 123.177/123 sec, 24.0087/24 sec, 108.218/109 sec, 23.1602/23 sec, 237.883/239 sec, 229.916/230 sec, 112.825/114 sec )
[LOG] Nr of iterations: 669 (8, 2, 55, 20, 29, 28, 20, 29, 55, 26, 62, 14, 135, 142, 44 )
[LOG] Total clause computation time: 115.338/110 sec (0.054534/0.054534 sec, 0.044396/0.044396 sec, 6.4059/6.4059 sec, 2.16658/2.16658 sec, 0.755497/0.755497 sec, 0.549805/0.549805 sec, 1.00266/1.00266 sec, 0.63688/0.63688 sec, 40.3872/40.3872 sec, 0.531477/0.531477 sec, 29.5264/29.5264 sec, 1.83337/1.83337 sec, 13.7496/13.7496 sec, 13.5533/13.5533 sec, 4.14052/4.14052 sec )
[LOG] Total clause minimization time: 868.597/876 sec (0.406781/0.406781 sec, 0.277724/0.277724 sec, 14.5016/14.5016 sec, 14.5705/14.5705 sec, 16.6011/16.6011 sec, 16.5457/16.5457 sec, 17.9097/17.9097 sec, 33.7328/33.7328 sec, 82.6103/82.6103 sec, 23.247/23.247 sec, 78.522/78.522 sec, 21.1124/21.1124 sec, 223.913/223.913 sec, 216.128/216.128 sec, 108.518/108.518 sec )
[LOG] Total clause size reduction: 162310 --> 3486 (3136 --> 15, 414 --> 1, 18090 --> 295, 6194 --> 57, 8848 --> 101, 8154 --> 80, 5510 --> 62, 7756 --> 93, 13770 --> 473, 6050 --> 80, 14274 --> 481, 2925 --> 30, 28408 --> 788, 29751 --> 749, 9030 --> 181 )
[LOG] Average clause size reduction: 242.616 --> 5.21076 (392 --> 1.875, 207 --> 0.5, 328.909 --> 5.36364, 309.7 --> 2.85, 305.103 --> 3.48276, 291.214 --> 2.85714, 275.5 --> 3.1, 267.448 --> 3.2069, 250.364 --> 8.6, 232.692 --> 3.07692, 230.226 --> 7.75806, 208.929 --> 2.14286, 210.43 --> 5.83704, 209.514 --> 5.27465, 205.227 --> 4.11364 )
[LOG] Overall execution time: 995.45 sec CPU time.
[LOG] Overall execution time: 998 sec real time.
Synthesis time: 998.94 sec (Real time) / 991.60 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.18 sec (Real time) / 1.18 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 645.46 sec (Real time) / 642.69 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 458 27 47 1 384
Raw AIGER output size: aag 3499 12 47 1 3426
=====================  genbuf9f9y.aag =====================
Synthesis time: 10000.22 sec (Real time) / 9948.42 sec (User CPU time)
Timeout: 1
=====================  genbuf10f10y.aag =====================
Synthesis time: 10000.21 sec (Real time) / 9958.22 sec (User CPU time)
Timeout: 1
=====================  amba2c7y.aag =====================
[LOG] Relation determinization time: 1.25504 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1548 new AND gates.
[LOG] Size before ABC: 1965 AND gates.
[LOG] Size after ABC: 1548 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.20956/1 sec (0.006676/0 sec, 0.022383/0 sec, 0.022021/0 sec, 0.005284/0 sec, 0.090052/0 sec, 0.013665/0 sec, 0.705006/1 sec, 0.344469/0 sec )
[LOG] Nr of iterations: 333 (5, 11, 6, 7, 26, 16, 201, 61 )
[LOG] Total clause computation time: 0.227118/1 sec (0.000474/0.000474 sec, 0.004295/0.004295 sec, 0.009049/0.009049 sec, 0.00087/0.00087 sec, 0.023211/0.023211 sec, 0.002305/0.002305 sec, 0.099552/0.099552 sec, 0.087362/0.087362 sec )
[LOG] Total clause minimization time: 0.952799/0 sec (0.002725/0.002725 sec, 0.015366/0.015366 sec, 0.009875/0.009875 sec, 0.001742/0.001742 sec, 0.063713/0.063713 sec, 0.008284/0.008284 sec, 0.60046/0.60046 sec, 0.250634/0.250634 sec )
[LOG] Total clause size reduction: 41257 --> 1856 (732 --> 18, 1810 --> 32, 860 --> 12, 870 --> 12, 3350 --> 93, 1875 --> 50, 24800 --> 1361, 6960 --> 278 )
[LOG] Average clause size reduction: 123.895 --> 5.57357 (146.4 --> 3.6, 164.545 --> 2.90909, 143.333 --> 2, 124.286 --> 1.71429, 128.846 --> 3.57692, 117.188 --> 3.125, 123.383 --> 6.77114, 114.098 --> 4.55738 )
[LOG] Overall execution time: 1.25804 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.69 sec (Real time) / 1.58 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.71 sec (Real time) / 0.70 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.13 sec (Real time) / 7.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 220 15 28 1 177
Raw AIGER output size: aag 1768 7 28 1 1725
=====================  amba3c5y.aag =====================
[LOG] Relation determinization time: 8.70482 sec CPU time.
[LOG] Relation determinization time: 10 sec real time.
[LOG] Final circuit size: 3667 new AND gates.
[LOG] Size before ABC: 4697 AND gates.
[LOG] Size after ABC: 3667 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 8.55603/9 sec (0.012374/0 sec, 0.059865/1 sec, 0.016574/0 sec, 0.435498/0 sec, 0.017563/0 sec, 1.15511/1 sec, 1.24373/1 sec, 1.60696/2 sec, 3.05395/3 sec, 0.954402/1 sec )
[LOG] Nr of iterations: 839 (9, 5, 14, 114, 10, 193, 151, 162, 136, 45 )
[LOG] Total clause computation time: 2.03527/2 sec (0.001508/0.001508 sec, 0.011479/0.011479 sec, 0.003034/0.003034 sec, 0.052688/0.052688 sec, 0.00321/0.00321 sec, 0.156698/0.156698 sec, 0.278944/0.278944 sec, 0.206127/0.206127 sec, 0.915758/0.915758 sec, 0.405827/0.405827 sec )
[LOG] Total clause minimization time: 6.40564/7 sec (0.004362/0.004362 sec, 0.043042/0.043042 sec, 0.008003/0.008003 sec, 0.375769/0.375769 sec, 0.006327/0.006327 sec, 0.98767/0.98767 sec, 0.952136/0.952136 sec, 1.38359/1.38359 sec, 2.11844/2.11844 sec, 0.526306/0.526306 sec )
[LOG] Total clause size reduction: 138729 --> 4563 (1976 --> 22, 980 --> 7, 2626 --> 32, 21583 --> 845, 1683 --> 19, 33792 --> 928, 24600 --> 932, 24633 --> 748, 20520 --> 778, 6336 --> 252 )
[LOG] Average clause size reduction: 165.35 --> 5.43862 (219.556 --> 2.44444, 196 --> 1.4, 187.571 --> 2.28571, 189.325 --> 7.41228, 168.3 --> 1.9, 175.088 --> 4.80829, 162.914 --> 6.17219, 152.056 --> 4.61728, 150.882 --> 5.72059, 140.8 --> 5.6 )
[LOG] Overall execution time: 8.70897 sec CPU time.
[LOG] Overall execution time: 10 sec real time.
Synthesis time: 9.60 sec (Real time) / 9.41 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.12 sec (Real time) / 3.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 78.18 sec (Real time) / 77.72 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 290 19 34 1 237
Raw AIGER output size: aag 3957 9 34 1 3904
=====================  amba4c7y.aag =====================
[LOG] Relation determinization time: 256.249 sec CPU time.
[LOG] Relation determinization time: 264 sec real time.
[LOG] Final circuit size: 22576 new AND gates.
[LOG] Size before ABC: 32717 AND gates.
[LOG] Size after ABC: 22576 AND gates.
[LOG] Time for optimizing with ABC: 7 seconds.
[LOG] Total time for all control signals: 255.832/256 sec (0.01871/0 sec, 0.1444/0 sec, 0.028638/0 sec, 0.122637/0 sec, 0.026842/0 sec, 0.870155/1 sec, 0.066306/0 sec, 12.0312/12 sec, 58.6316/59 sec, 124.994/125 sec, 58.8973/59 sec )
[LOG] Nr of iterations: 4079 (7, 6, 12, 11, 8, 57, 24, 946, 1498, 1190, 320 )
[LOG] Total clause computation time: 45.6412/39 sec (0.002213/0.002213 sec, 0.102874/0.102874 sec, 0.005908/0.005908 sec, 0.10272/0.10272 sec, 0.004157/0.004157 sec, 0.186414/0.186414 sec, 0.015197/0.015197 sec, 1.2769/1.2769 sec, 3.51925/3.51925 sec, 14.7438/14.7438 sec, 25.6818/25.6818 sec )
[LOG] Total clause minimization time: 209.777/217 sec (0.006401/0.006401 sec, 0.033068/0.033068 sec, 0.013899/0.013899 sec, 0.011268/0.011268 sec, 0.013035/0.013035 sec, 0.671958/0.671958 sec, 0.040603/0.040603 sec, 10.7286/10.7286 sec, 55.0497/55.0497 sec, 110.147/110.147 sec, 33.0607/33.0607 sec )
[LOG] Total clause size reduction: 683098 --> 32556 (1764 --> 20, 1445 --> 19, 2530 --> 31, 2170 --> 24, 1491 --> 17, 11312 --> 168, 4301 --> 86, 166320 --> 7438, 247005 --> 11833, 194996 --> 10605, 49764 --> 2315 )
[LOG] Average clause size reduction: 167.467 --> 7.98137 (252 --> 2.85714, 240.833 --> 3.16667, 210.833 --> 2.58333, 197.273 --> 2.18182, 186.375 --> 2.125, 198.456 --> 2.94737, 179.208 --> 3.58333, 175.814 --> 7.86258, 164.89 --> 7.8992, 163.862 --> 8.91176, 155.512 --> 7.23438 )
[LOG] Overall execution time: 256.255 sec CPU time.
[LOG] Overall execution time: 264 sec real time.
Synthesis time: 263.60 sec (Real time) / 261.42 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 12.89 sec (Real time) / 12.77 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2540.02 sec (Real time) / 2531.98 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 339 22 38 1 279
Raw AIGER output size: aag 22915 11 38 1 22855
=====================  amba5c5y.aag =====================
[LOG] Relation determinization time: 126.641 sec CPU time.
[LOG] Relation determinization time: 135 sec real time.
[LOG] Final circuit size: 22113 new AND gates.
[LOG] Size before ABC: 28397 AND gates.
[LOG] Size after ABC: 22113 AND gates.
[LOG] Time for optimizing with ABC: 8 seconds.
[LOG] Total time for all control signals: 126.039/127 sec (2.84366/3 sec, 4.95924/5 sec, 19.8711/20 sec, 2.08326/2 sec, 13.618/14 sec, 19.8988/20 sec, 18.5188/18 sec, 15.3235/16 sec, 17.6417/18 sec, 0.244949/0 sec, 4.96295/5 sec, 5.91971/6 sec, 0.153857/0 sec )
[LOG] Nr of iterations: 3666 (518, 423, 1589, 20, 256, 364, 286, 130, 37, 14, 15, 10, 4 )
[LOG] Total clause computation time: 27.6708/28 sec (0.375285/0.375285 sec, 0.744125/0.744125 sec, 3.88104/3.88104 sec, 1.08423/1.08423 sec, 1.66957/1.66957 sec, 1.87996/1.87996 sec, 1.33209/1.33209 sec, 2.46348/2.46348 sec, 9.50388/9.50388 sec, 0.051288/0.051288 sec, 2.53878/2.53878 sec, 2.13272/2.13272 sec, 0.014399/0.014399 sec )
[LOG] Total clause minimization time: 97.0878/98 sec (2.4483/2.4483 sec, 4.1854/4.1854 sec, 15.9221/15.9221 sec, 0.908359/0.908359 sec, 11.825/11.825 sec, 17.9187/17.9187 sec, 17.0517/17.0517 sec, 12.7245/12.7245 sec, 8.02829/8.02829 sec, 0.072166/0.072166 sec, 2.31072/2.31072 sec, 3.67085/3.67085 sec, 0.021576/0.021576 sec )
[LOG] Total clause size reduction: 1259860 --> 28138 (198011 --> 5514, 156140 --> 2293, 570092 --> 15175, 6251 --> 49, 81090 --> 1148, 111441 --> 1544, 84360 --> 1357, 35088 --> 770, 9756 --> 198, 2600 --> 27, 2730 --> 35, 1746 --> 22, 555 --> 6 )
[LOG] Average clause size reduction: 343.661 --> 7.6754 (382.261 --> 10.6448, 369.125 --> 5.4208, 358.774 --> 9.55003, 312.55 --> 2.45, 316.758 --> 4.48438, 306.157 --> 4.24176, 294.965 --> 4.74476, 269.908 --> 5.92308, 263.676 --> 5.35135, 185.714 --> 1.92857, 182 --> 2.33333, 174.6 --> 2.2, 138.75 --> 1.5 )
[LOG] Overall execution time: 126.647 sec CPU time.
[LOG] Overall execution time: 135 sec real time.
Synthesis time: 134.86 sec (Real time) / 133.54 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 10.94 sec (Real time) / 10.88 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6040.97 sec (Real time) / 6022.87 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 414 26 43 1 345
Raw AIGER output size: aag 22527 13 43 1 22458
=====================  amba6c5y.aag =====================
[LOG] Relation determinization time: 374.759 sec CPU time.
[LOG] Relation determinization time: 409 sec real time.
[LOG] Final circuit size: 40516 new AND gates.
[LOG] Size before ABC: 53512 AND gates.
[LOG] Size after ABC: 40516 AND gates.
[LOG] Time for optimizing with ABC: 33 seconds.
[LOG] Total time for all control signals: 373.708/376 sec (6.72948/7 sec, 7.5865/8 sec, 54.2064/54 sec, 7.71996/8 sec, 41.4569/42 sec, 30.4861/30 sec, 61.9793/62 sec, 58.751/59 sec, 28.7121/29 sec, 60.7928/61 sec, 0.607617/1 sec, 0.544847/0 sec, 13.7024/14 sec, 0.433215/1 sec )
[LOG] Nr of iterations: 6153 (1071, 376, 3015, 20, 363, 313, 420, 304, 162, 62, 15, 15, 11, 6 )
[LOG] Total clause computation time: 62.6318/62 sec (0.84292/0.84292 sec, 1.21677/1.21677 sec, 8.28048/8.28048 sec, 1.37828/1.37828 sec, 3.66721/3.66721 sec, 2.50477/2.50477 sec, 3.69593/3.69593 sec, 2.81894/2.81894 sec, 4.02983/4.02983 sec, 26.9771/26.9771 sec, 0.097893/0.097893 sec, 0.078614/0.078614 sec, 7.00186/7.00186 sec, 0.041215/0.041215 sec )
[LOG] Total clause minimization time: 307.887/311 sec (5.85523/5.85523 sec, 6.31818/6.31818 sec, 45.7889/45.7889 sec, 6.14449/6.14449 sec, 37.552/37.552 sec, 27.7723/27.7723 sec, 58.0423/58.0423 sec, 55.6495/55.6495 sec, 24.3929/24.3929 sec, 33.5107/33.5107 sec, 0.198501/0.198501 sec, 0.16658/0.16658 sec, 6.41144/6.41144 sec, 0.083796/0.083796 sec )
[LOG] Total clause size reduction: 2432981 --> 53217 (466520 --> 12306, 158625 --> 1918, 1235740 --> 31344, 7163 --> 51, 132492 --> 1584, 110760 --> 1394, 144136 --> 1857, 100899 --> 1317, 49105 --> 1028, 18544 --> 305, 2996 --> 36, 2926 --> 41, 2080 --> 24, 995 --> 12 )
[LOG] Average clause size reduction: 395.414 --> 8.64895 (435.593 --> 11.4902, 421.875 --> 5.10106, 409.864 --> 10.396, 358.15 --> 2.55, 364.992 --> 4.36364, 353.866 --> 4.45367, 343.181 --> 4.42143, 331.905 --> 4.33224, 303.117 --> 6.34568, 299.097 --> 4.91935, 199.733 --> 2.4, 195.067 --> 2.73333, 189.091 --> 2.18182, 165.833 --> 2 )
[LOG] Overall execution time: 374.765 sec CPU time.
[LOG] Overall execution time: 409 sec real time.
Synthesis time: 409.41 sec (Real time) / 405.54 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 16.94 sec (Real time) / 16.77 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 9662.82 sec (Real time) / 9636.10 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 471 29 47 1 395
Raw AIGER output size: aag 40987 15 47 1 40911
=====================  amba7c5y.aag =====================
[LOG] Relation determinization time: 754.253 sec CPU time.
[LOG] Relation determinization time: 802 sec real time.
[LOG] Final circuit size: 57111 new AND gates.
[LOG] Size before ABC: 76225 AND gates.
[LOG] Size after ABC: 57111 AND gates.
[LOG] Time for optimizing with ABC: 46 seconds.
[LOG] Total time for all control signals: 752.908/755 sec (10.0641/10 sec, 10.3142/11 sec, 89.9597/90 sec, 21.1903/21 sec, 85.1143/85 sec, 76.5452/77 sec, 95.8961/96 sec, 124.914/126 sec, 80.8326/81 sec, 19.6877/19 sec, 136.268/137 sec, 0.564159/1 sec, 0.596008/0 sec, 0.555866/1 sec, 0.406249/0 sec )
[LOG] Nr of iterations: 8276 (1132, 406, 4478, 32, 442, 392, 382, 396, 276, 117, 179, 12, 13, 15, 4 )
[LOG] Total clause computation time: 97.223/100 sec (1.09035/1.09035 sec, 1.27556/1.27556 sec, 12.6039/12.6039 sec, 10.0113/10.0113 sec, 4.92198/4.92198 sec, 5.79556/5.79556 sec, 4.33814/4.33814 sec, 5.29706/5.29706 sec, 4.43135/4.43135 sec, 4.5073/4.5073 sec, 42.6526/42.6526 sec, 0.069862/0.069862 sec, 0.096923/0.096923 sec, 0.096894/0.096894 sec, 0.034272/0.034272 sec )
[LOG] Total clause minimization time: 651.937/651 sec (8.93824/8.93824 sec, 8.97487/8.97487 sec, 77.1918/77.1918 sec, 10.9211/10.9211 sec, 79.912/79.912 sec, 70.467/70.467 sec, 91.2622/91.2622 sec, 119.317/119.317 sec, 76.0952/76.0952 sec, 14.8676/14.8676 sec, 93.3348/93.3348 sec, 0.186525/0.186525 sec, 0.211791/0.211791 sec, 0.167305/0.167305 sec, 0.089946/0.089946 sec )
[LOG] Total clause size reduction: 3716319 --> 75890 (558714 --> 13734, 194805 --> 2005, 2086282 --> 49919, 13361 --> 110, 185220 --> 1807, 159919 --> 1710, 151638 --> 1694, 152865 --> 1781, 103400 --> 1215, 39788 --> 726, 60876 --> 1101, 2651 --> 28, 2832 --> 26, 3290 --> 29, 678 --> 5 )
[LOG] Average clause size reduction: 449.048 --> 9.16989 (493.564 --> 12.1325, 479.815 --> 4.93842, 465.896 --> 11.1476, 417.531 --> 3.4375, 419.05 --> 4.08824, 407.957 --> 4.36224, 396.958 --> 4.43455, 386.023 --> 4.49747, 374.638 --> 4.40217, 340.068 --> 6.20513, 340.089 --> 6.15084, 220.917 --> 2.33333, 217.846 --> 2, 219.333 --> 1.93333, 169.5 --> 1.25 )
[LOG] Overall execution time: 754.261 sec CPU time.
[LOG] Overall execution time: 802 sec real time.
Synthesis time: 801.78 sec (Real time) / 795.61 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 18.44 sec (Real time) / 18.36 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.07 sec (Real time) / 9974.50 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 533 32 52 1 449
Raw AIGER output size: aag 57644 17 52 1 57560
=====================  amba8c7y.aag =====================
Synthesis time: 10000.09 sec (Real time) / 9935.97 sec (User CPU time)
Timeout: 1
=====================  amba9c5y.aag =====================
[LOG] Relation determinization time: 7148.46 sec CPU time.
[LOG] Relation determinization time: 7189 sec real time.
[LOG] Final circuit size: 150714 new AND gates.
[LOG] Size before ABC: 200974 AND gates.
[LOG] Size after ABC: 150713 AND gates.
[LOG] Time for optimizing with ABC: 23 seconds.
[LOG] Total time for all control signals: 7141.84/7157 sec (20.5924/20 sec, 23.2509/24 sec, 394.337/395 sec, 233.332/234 sec, 536.8/538 sec, 580.041/581 sec, 743.05/745 sec, 602.308/603 sec, 698.725/700 sec, 719.037/721 sec, 609.621/611 sec, 498.988/500 sec, 758.345/760 sec, 3.0977/3 sec, 173.02/173 sec, 241.166/242 sec, 304.55/305 sec, 1.58033/2 sec )
[LOG] Nr of iterations: 18985 (1431, 624, 12485, 32, 566, 569, 542, 521, 578, 438, 393, 578, 115, 34, 25, 18, 31, 5 )
[LOG] Total clause computation time: 896.298/894 sec (2.32796/2.32796 sec, 2.97599/2.97599 sec, 50.6172/50.6172 sec, 97.3946/97.3946 sec, 26.9487/26.9487 sec, 26.9915/26.9915 sec, 19.8353/19.8353 sec, 23.5733/23.5733 sec, 25.1952/25.1952 sec, 29.6518/29.6518 sec, 20.55/20.55 sec, 42.1815/42.1815 sec, 321.072/321.072 sec, 0.744277/0.744277 sec, 87.6158/87.6158 sec, 59.4126/59.4126 sec, 58.9529/58.9529 sec, 0.257069/0.257069 sec )
[LOG] Total clause minimization time: 6234.07/6255 sec (18.2112/18.2112 sec, 20.1829/20.1829 sec, 343.298/343.298 sec, 135.323/135.323 sec, 509.178/509.178 sec, 552.384/552.384 sec, 722.574/722.574 sec, 578.089/578.089 sec, 672.895/672.895 sec, 688.603/688.603 sec, 588.255/588.255 sec, 456.068/456.068 sec, 436.426/436.426 sec, 1.55932/1.55932 sec, 84.6528/84.6528 sec, 181.062/181.062 sec, 244.901/244.901 sec, 0.410272/0.410272 sec )
[LOG] Total clause size reduction: 11056857 --> 200551 (909480 --> 17954, 388129 --> 3331, 7540336 --> 158432, 17391 --> 76, 310750 --> 2358, 306152 --> 2428, 285648 --> 2380, 268840 --> 2305, 291962 --> 2561, 216315 --> 1886, 189728 --> 1722, 251572 --> 4143, 49590 --> 678, 9768 --> 82, 6888 --> 63, 4794 --> 42, 8430 --> 99, 1084 --> 11 )
[LOG] Average clause size reduction: 582.4 --> 10.5637 (635.556 --> 12.5465, 622.002 --> 5.33814, 603.952 --> 12.6898, 543.469 --> 2.375, 549.028 --> 4.16608, 538.053 --> 4.26714, 527.026 --> 4.39114, 516.008 --> 4.42418, 505.125 --> 4.4308, 493.87 --> 4.30594, 482.768 --> 4.38168, 435.246 --> 7.16782, 431.217 --> 5.89565, 287.294 --> 2.41176, 275.52 --> 2.52, 266.333 --> 2.33333, 271.935 --> 3.19355, 216.8 --> 2.2 )
[LOG] Overall execution time: 7148.47 sec CPU time.
[LOG] Overall execution time: 7189 sec real time.
Synthesis time: 7189.20 sec (Real time) / 7151.02 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 43.93 sec (Real time) / 43.44 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.10 sec (Real time) / 9972.88 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 683 39 61 1 583
Raw AIGER output size: aag 151396 21 61 1 151297
=====================  amba10c5y.aag =====================
Synthesis time: 10000.19 sec (Real time) / 9950.98 sec (User CPU time)
Timeout: 1
=====================  amba2b9y.aag =====================
[LOG] Relation determinization time: 1.72995 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 1924 new AND gates.
[LOG] Size before ABC: 2430 AND gates.
[LOG] Size after ABC: 1924 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1.67029/2 sec (0.005637/0 sec, 0.023368/0 sec, 0.016814/0 sec, 0.008617/0 sec, 0.119538/1 sec, 0.00838/0 sec, 0.971763/1 sec, 0.516172/0 sec )
[LOG] Nr of iterations: 386 (6, 7, 5, 8, 28, 5, 258, 69 )
[LOG] Total clause computation time: 0.335393/0 sec (0.000686/0.000686 sec, 0.007913/0.007913 sec, 0.010589/0.010589 sec, 0.001766/0.001766 sec, 0.031538/0.031538 sec, 0.001624/0.001624 sec, 0.167914/0.167914 sec, 0.113363/0.113363 sec )
[LOG] Total clause minimization time: 1.29894/2 sec (0.001514/0.001514 sec, 0.012144/0.012144 sec, 0.002771/0.002771 sec, 0.003594/0.003594 sec, 0.084397/0.084397 sec, 0.00306/0.00306 sec, 0.797636/0.797636 sec, 0.39382/0.39382 sec )
[LOG] Total clause size reduction: 51070 --> 2338 (990 --> 10, 1176 --> 23, 748 --> 9, 1078 --> 15, 3861 --> 83, 536 --> 12, 34181 --> 1847, 8500 --> 339 )
[LOG] Average clause size reduction: 132.306 --> 6.05699 (165 --> 1.66667, 168 --> 3.28571, 149.6 --> 1.8, 134.75 --> 1.875, 137.893 --> 2.96429, 107.2 --> 2.4, 132.484 --> 7.15891, 123.188 --> 4.91304 )
[LOG] Overall execution time: 1.73275 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 2.22 sec (Real time) / 2.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.00 sec (Real time) / 0.99 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 12.83 sec (Real time) / 12.77 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 235 15 31 1 189
Raw AIGER output size: aag 2159 7 31 1 2113
=====================  amba3b5y.aag =====================
[LOG] Relation determinization time: 10.4717 sec CPU time.
[LOG] Relation determinization time: 11 sec real time.
[LOG] Final circuit size: 4799 new AND gates.
[LOG] Size before ABC: 6293 AND gates.
[LOG] Size after ABC: 4799 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 10.3435/10 sec (0.015665/0 sec, 0.042561/0 sec, 0.014934/0 sec, 0.41002/0 sec, 0.022753/0 sec, 1.03861/1 sec, 0.954475/1 sec, 2.77171/3 sec, 3.63217/4 sec, 1.44065/1 sec )
[LOG] Nr of iterations: 1067 (12, 6, 10, 95, 14, 249, 146, 256, 189, 90 )
[LOG] Total clause computation time: 1.88627/1 sec (0.002835/0.002835 sec, 0.017883/0.017883 sec, 0.003316/0.003316 sec, 0.061001/0.061001 sec, 0.005137/0.005137 sec, 0.17084/0.17084 sec, 0.184278/0.184278 sec, 0.262905/0.262905 sec, 0.795575/0.795575 sec, 0.382501/0.382501 sec )
[LOG] Total clause minimization time: 8.34732/9 sec (0.00746/0.00746 sec, 0.019756/0.019756 sec, 0.006753/0.006753 sec, 0.343254/0.343254 sec, 0.010777/0.010777 sec, 0.858538/0.858538 sec, 0.758075/0.758075 sec, 2.4923/2.4923 sec, 2.81642/2.81642 sec, 1.03398/1.03398 sec )
[LOG] Total clause size reduction: 164547 --> 6156 (2673 --> 37, 1205 --> 15, 1737 --> 22, 17108 --> 675, 2314 --> 36, 41416 --> 1293, 22475 --> 841, 36720 --> 1330, 26884 --> 1238, 12015 --> 669 )
[LOG] Average clause size reduction: 154.215 --> 5.76945 (222.75 --> 3.08333, 200.833 --> 2.5, 173.7 --> 2.2, 180.084 --> 7.10526, 165.286 --> 2.57143, 166.329 --> 5.19277, 153.938 --> 5.76027, 143.438 --> 5.19531, 142.243 --> 6.55026, 133.5 --> 7.43333 )
[LOG] Overall execution time: 10.4754 sec CPU time.
[LOG] Overall execution time: 11 sec real time.
Synthesis time: 11.57 sec (Real time) / 11.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 4.51 sec (Real time) / 4.49 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 91.79 sec (Real time) / 91.39 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 286 19 36 1 231
Raw AIGER output size: aag 5085 9 36 1 5030
=====================  amba4b9y.aag =====================
[LOG] Relation determinization time: 862.804 sec CPU time.
[LOG] Relation determinization time: 880 sec real time.
[LOG] Final circuit size: 37742 new AND gates.
[LOG] Size before ABC: 57093 AND gates.
[LOG] Size after ABC: 37742 AND gates.
[LOG] Time for optimizing with ABC: 15 seconds.
[LOG] Total time for all control signals: 861.985/864 sec (0.030831/0 sec, 0.49504/1 sec, 0.044427/0 sec, 0.550895/0 sec, 0.034992/0 sec, 2.75792/3 sec, 0.15513/0 sec, 40.8655/41 sec, 174.467/175 sec, 384.898/386 sec, 257.685/258 sec )
[LOG] Nr of iterations: 6161 (5, 13, 10, 11, 4, 52, 36, 1274, 2302, 1974, 480 )
[LOG] Total clause computation time: 153.512/162 sec (0.005505/0.005505 sec, 0.254773/0.254773 sec, 0.008622/0.008622 sec, 0.514121/0.514121 sec, 0.005286/0.005286 sec, 0.479307/0.479307 sec, 0.038365/0.038365 sec, 2.92175/2.92175 sec, 7.22125/7.22125 sec, 43.5299/43.5299 sec, 98.5333/98.5333 sec )
[LOG] Total clause minimization time: 707.811/702 sec (0.007774/0.007774 sec, 0.222537/0.222537 sec, 0.01792/0.01792 sec, 0.019221/0.019221 sec, 0.010012/0.010012 sec, 2.25899/2.25899 sec, 0.094686/0.094686 sec, 37.8978/37.8978 sec, 167.139/167.139 sec, 341.206/341.206 sec, 158.937/158.937 sec )
[LOG] Total clause size reduction: 1053091 --> 56908 (1220 --> 9, 3600 --> 69, 2106 --> 28, 2210 --> 26, 651 --> 6, 10506 --> 147, 6685 --> 144, 229140 --> 11367, 388869 --> 20861, 331464 --> 20419, 76640 --> 3832 )
[LOG] Average clause size reduction: 170.929 --> 9.23681 (244 --> 1.8, 276.923 --> 5.30769, 210.6 --> 2.8, 200.909 --> 2.36364, 162.75 --> 1.5, 202.038 --> 2.82692, 185.694 --> 4, 179.859 --> 8.92229, 168.927 --> 9.06212, 167.915 --> 10.344, 159.667 --> 7.98333 )
[LOG] Overall execution time: 862.811 sec CPU time.
[LOG] Overall execution time: 881 sec real time.
Synthesis time: 880.40 sec (Real time) / 873.75 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 13.79 sec (Real time) / 13.66 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6268.79 sec (Real time) / 6249.45 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 350 22 42 1 286
Raw AIGER output size: aag 38092 11 42 1 38028
=====================  amba5b5y.aag =====================
[LOG] Relation determinization time: 883.565 sec CPU time.
[LOG] Relation determinization time: 951 sec real time.
[LOG] Final circuit size: 54122 new AND gates.
[LOG] Size before ABC: 75702 AND gates.
[LOG] Size after ABC: 54122 AND gates.
[LOG] Time for optimizing with ABC: 65 seconds.
[LOG] Total time for all control signals: 882.515/886 sec (14.2418/14 sec, 41.7165/42 sec, 122.681/123 sec, 7.60586/8 sec, 96.2859/97 sec, 152.464/152 sec, 171.709/173 sec, 65.8841/66 sec, 137.89/138 sec, 0.750816/1 sec, 16.3542/16 sec, 54.373/55 sec, 0.559168/1 sec )
[LOG] Nr of iterations: 7320 (2974, 451, 2388, 14, 380, 383, 409, 171, 102, 15, 18, 10, 5 )
[LOG] Total clause computation time: 119.062/116 sec (1.51007/1.51007 sec, 4.99102/4.99102 sec, 17.4099/17.4099 sec, 7.14812/7.14812 sec, 5.09605/5.09605 sec, 5.14071/5.14071 sec, 4.71184/4.71184 sec, 12.6515/12.6515 sec, 34.5196/34.5196 sec, 0.116921/0.116921 sec, 15.3454/15.3454 sec, 10.3754/10.3754 sec, 0.045768/0.045768 sec )
[LOG] Total clause minimization time: 759.444/766 sec (12.6695/12.6695 sec, 36.5938/36.5938 sec, 105.031/105.031 sec, 0.182555/0.182555 sec, 90.8845/90.8845 sec, 147.003/147.003 sec, 166.67/166.67 sec, 52.8568/52.8568 sec, 102.98/102.98 sec, 0.22918/0.22918 sec, 0.631775/0.631775 sec, 43.6067/43.6067 sec, 0.103646/0.103646 sec )
[LOG] Total clause size reduction: 2628626 --> 75444 (1147578 --> 40925, 167850 --> 2422, 864094 --> 24726, 4316 --> 24, 121659 --> 1754, 118420 --> 1791, 121992 --> 1937, 46750 --> 1091, 27674 --> 658, 2702 --> 33, 3196 --> 46, 1683 --> 22, 712 --> 15 )
[LOG] Average clause size reduction: 359.102 --> 10.3066 (385.87 --> 13.7609, 372.173 --> 5.37029, 361.848 --> 10.3543, 308.286 --> 1.71429, 320.155 --> 4.61579, 309.191 --> 4.67624, 298.269 --> 4.73594, 273.392 --> 6.38012, 271.314 --> 6.45098, 180.133 --> 2.2, 177.556 --> 2.55556, 168.3 --> 2.2, 142.4 --> 3 )
[LOG] Overall execution time: 883.571 sec CPU time.
[LOG] Overall execution time: 951 sec real time.
Synthesis time: 951.52 sec (Real time) / 943.62 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 18.16 sec (Real time) / 17.96 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.06 sec (Real time) / 9971.38 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 417 26 47 1 344
Raw AIGER output size: aag 54539 13 47 1 54466
=====================  amba6b5y.aag =====================
[LOG] Relation determinization time: 5078.58 sec CPU time.
[LOG] Relation determinization time: 5404 sec real time.
[LOG] Final circuit size: 122815 new AND gates.
[LOG] Size before ABC: 181541 AND gates.
[LOG] Size after ABC: 122815 AND gates.
[LOG] Time for optimizing with ABC: 311 seconds.
[LOG] Total time for all control signals: 5076.44/5090 sec (40.6375/41 sec, 255.548/256 sec, 862.132/865 sec, 29.9679/30 sec, 679.807/682 sec, 561.751/563 sec, 768.708/770 sec, 915.042/917 sec, 349.312/351 sec, 517.774/519 sec, 1.65016/2 sec, 1.36935/1 sec, 91.4364/92 sec, 1.3019/1 sec )
[LOG] Nr of iterations: 14891 (6801, 585, 5191, 17, 488, 456, 542, 483, 197, 91, 11, 9, 11, 9 )
[LOG] Total clause computation time: 523.459/528 sec (4.71686/4.71686 sec, 17.6747/17.6747 sec, 88.2304/88.2304 sec, 28.5512/28.5512 sec, 24.738/24.738 sec, 16.7788/16.7788 sec, 21.2366/21.2366 sec, 17.7773/17.7773 sec, 49.435/49.435 sec, 207.33/207.33 sec, 0.23896/0.23896 sec, 0.219079/0.219079 sec, 46.3683/46.3683 sec, 0.164478/0.164478 sec )
[LOG] Total clause minimization time: 4542.48/4551 sec (35.7169/35.7169 sec, 237.455/237.455 sec, 773.244/773.244 sec, 0.683351/0.683351 sec, 654.282/654.282 sec, 544.158/544.158 sec, 746.679/746.679 sec, 896.487/896.487 sec, 298.975/298.975 sec, 309.46/309.46 sec, 0.490144/0.490144 sec, 0.307289/0.307289 sec, 44.2215/44.2215 sec, 0.32697/0.32697 sec )
[LOG] Total clause size reduction: 6141462 --> 181250 (2971600 --> 105256, 247616 --> 3148, 2133090 --> 61552, 6048 --> 35, 178729 --> 2238, 161980 --> 2130, 186645 --> 2671, 160988 --> 2334, 59976 --> 1199, 27450 --> 594, 2100 --> 25, 1640 --> 16, 2040 --> 33, 1560 --> 19 )
[LOG] Average clause size reduction: 412.428 --> 12.1718 (436.936 --> 15.4765, 423.275 --> 5.3812, 410.921 --> 11.8574, 355.765 --> 2.05882, 366.248 --> 4.58607, 355.219 --> 4.67105, 344.363 --> 4.92804, 333.308 --> 4.8323, 304.447 --> 6.08629, 301.648 --> 6.52747, 190.909 --> 2.27273, 182.222 --> 1.77778, 185.455 --> 3, 173.333 --> 2.11111 )
[LOG] Overall execution time: 5078.58 sec CPU time.
[LOG] Overall execution time: 5404 sec real time.
Synthesis time: 5404.21 sec (Real time) / 5368.74 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 33.40 sec (Real time) / 33.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.09 sec (Real time) / 9972.12 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 472 29 52 1 391
Raw AIGER output size: aag 123287 15 52 1 123206
=====================  amba7b5y.aag =====================
Synthesis time: 10000.07 sec (Real time) / 9952.38 sec (User CPU time)
Timeout: 1
=====================  amba9b5y.aag =====================
Synthesis time: 5687.50 sec (Real time) / 5664.08 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  amba10b5y.aag =====================
Synthesis time: 6813.00 sec (Real time) / 6787.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  amba2f9y.aag =====================
[LOG] Relation determinization time: 1.43952 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 1803 new AND gates.
[LOG] Size before ABC: 2309 AND gates.
[LOG] Size after ABC: 1803 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1.38705/1 sec (0.006268/0 sec, 0.021963/0 sec, 0.037022/0 sec, 0.008463/0 sec, 0.078741/0 sec, 0.02485/0 sec, 0.754175/1 sec, 0.455563/0 sec )
[LOG] Nr of iterations: 396 (5, 7, 11, 7, 26, 19, 246, 75 )
[LOG] Total clause computation time: 0.248037/0 sec (0.001297/0.001297 sec, 0.008621/0.008621 sec, 0.012439/0.012439 sec, 0.001607/0.001607 sec, 0.022249/0.022249 sec, 0.005021/0.005021 sec, 0.104624/0.104624 sec, 0.092179/0.092179 sec )
[LOG] Total clause minimization time: 1.1078/1 sec (0.001825/0.001825 sec, 0.010501/0.010501 sec, 0.021618/0.021618 sec, 0.003741/0.003741 sec, 0.053328/0.053328 sec, 0.016155/0.016155 sec, 0.64454/0.64454 sec, 0.35609/0.35609 sec )
[LOG] Total clause size reduction: 51320 --> 2208 (760 --> 8, 1128 --> 22, 1790 --> 33, 906 --> 22, 3500 --> 80, 2358 --> 64, 31850 --> 1630, 9028 --> 349 )
[LOG] Average clause size reduction: 129.596 --> 5.57576 (152 --> 1.6, 161.143 --> 3.14286, 162.727 --> 3, 129.429 --> 3.14286, 134.615 --> 3.07692, 124.105 --> 3.36842, 129.472 --> 6.62602, 120.373 --> 4.65333 )
[LOG] Overall execution time: 1.44225 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.86 sec (Real time) / 1.77 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.86 sec (Real time) / 0.85 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 8.29 sec (Real time) / 8.24 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 227 15 31 1 181
Raw AIGER output size: aag 2030 7 31 1 1984
=====================  amba3f9y.aag =====================
[LOG] Relation determinization time: 63.9544 sec CPU time.
[LOG] Relation determinization time: 66 sec real time.
[LOG] Final circuit size: 10848 new AND gates.
[LOG] Size before ABC: 14940 AND gates.
[LOG] Size after ABC: 10848 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 63.6599/64 sec (0.030779/0 sec, 0.469637/1 sec, 0.045222/0 sec, 0.977027/1 sec, 0.046202/0 sec, 4.30363/4 sec, 2.96737/3 sec, 15.7691/16 sec, 29.0541/29 sec, 9.99688/10 sec )
[LOG] Nr of iterations: 2188 (10, 5, 21, 92, 12, 429, 140, 548, 696, 235 )
[LOG] Total clause computation time: 11.3908/12 sec (0.00492/0.00492 sec, 0.103845/0.103845 sec, 0.008135/0.008135 sec, 0.112903/0.112903 sec, 0.010299/0.010299 sec, 0.630304/0.630304 sec, 0.716305/0.716305 sec, 1.15184/1.15184 sec, 5.21748/5.21748 sec, 3.43476/3.43476 sec )
[LOG] Total clause minimization time: 52.0716/52 sec (0.016867/0.016867 sec, 0.357912/0.357912 sec, 0.02905/0.02905 sec, 0.855841/0.855841 sec, 0.025903/0.025903 sec, 3.66/3.66 sec, 2.23363/2.23363 sec, 14.5919/14.5919 sec, 23.7944/23.7944 sec, 6.50606/6.50606 sec )
[LOG] Total clause size reduction: 339107 --> 14816 (2178 --> 31, 960 --> 9, 3960 --> 58, 17017 --> 600, 2013 --> 27, 73616 --> 2878, 22240 --> 796, 81503 --> 3630, 102860 --> 5106, 32760 --> 1681 )
[LOG] Average clause size reduction: 154.985 --> 6.77148 (217.8 --> 3.1, 192 --> 1.8, 188.571 --> 2.7619, 184.967 --> 6.52174, 167.75 --> 2.25, 171.599 --> 6.70862, 158.857 --> 5.68571, 148.728 --> 6.62409, 147.787 --> 7.33621, 139.404 --> 7.15319 )
[LOG] Overall execution time: 63.9589 sec CPU time.
[LOG] Overall execution time: 66 sec real time.
Synthesis time: 66.11 sec (Real time) / 65.37 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 8.36 sec (Real time) / 8.30 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 442.83 sec (Real time) / 441.30 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 285 19 37 1 229
Raw AIGER output size: aag 11133 9 37 1 11077
=====================  amba4f25y.aag =====================
[LOG] Relation determinization time: 3533.32 sec CPU time.
[LOG] Relation determinization time: 3577 sec real time.
[LOG] Final circuit size: 57566 new AND gates.
[LOG] Size before ABC: 89512 AND gates.
[LOG] Size after ABC: 57566 AND gates.
[LOG] Time for optimizing with ABC: 34 seconds.
[LOG] Total time for all control signals: 3531.9/3542 sec (0.057262/0 sec, 3.23186/4 sec, 0.117955/0 sec, 3.16149/3 sec, 0.084264/0 sec, 6.32164/6 sec, 0.419229/1 sec, 72.2787/72 sec, 1102.88/1106 sec, 1397.1/1401 sec, 946.246/949 sec )
[LOG] Nr of iterations: 9619 (8, 6, 18, 12, 9, 59, 51, 2220, 3465, 2850, 921 )
[LOG] Total clause computation time: 537.149/547 sec (0.012526/0.012526 sec, 0.305299/0.305299 sec, 0.034755/0.034755 sec, 0.8644/0.8644 sec, 0.021098/0.021098 sec, 1.30181/1.30181 sec, 0.096532/0.096532 sec, 8.11152/8.11152 sec, 18.4524/18.4524 sec, 158.769/158.769 sec, 349.18/349.18 sec )
[LOG] Total clause minimization time: 2993.6/2995 sec (0.018417/0.018417 sec, 2.8933/2.8933 sec, 0.053453/0.053453 sec, 2.26512/2.26512 sec, 0.031901/0.031901 sec, 4.98834/4.98834 sec, 0.286104/0.286104 sec, 64.1007/64.1007 sec, 1084.25/1084.25 sec, 1238.05/1238.05 sec, 596.662/596.662 sec )
[LOG] Total clause size reduction: 1691890 --> 89361 (2114 --> 26, 1485 --> 10, 4063 --> 51, 2486 --> 33, 1776 --> 30, 12238 --> 200, 9800 --> 252, 410515 --> 20826, 602736 --> 31733, 492877 --> 28416, 151800 --> 7784 )
[LOG] Average clause size reduction: 175.89 --> 9.29005 (264.25 --> 3.25, 247.5 --> 1.66667, 225.722 --> 2.83333, 207.167 --> 2.75, 197.333 --> 3.33333, 207.424 --> 3.38983, 192.157 --> 4.94118, 184.917 --> 9.38108, 173.95 --> 9.15815, 172.939 --> 9.97053, 164.821 --> 8.45168 )
[LOG] Overall execution time: 3533.33 sec CPU time.
[LOG] Overall execution time: 3577 sec real time.
Synthesis time: 3576.29 sec (Real time) / 3546.48 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 21.90 sec (Real time) / 21.69 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.08 sec (Real time) / 9971.96 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 347 22 43 1 282
Raw AIGER output size: aag 57913 11 43 1 57848
=====================  amba5f17y.aag =====================
Synthesis time: 10000.16 sec (Real time) / 9944.16 sec (User CPU time)
Timeout: 1
=====================  amba6f21y.aag =====================
Synthesis time: 10000.12 sec (Real time) / 9949.81 sec (User CPU time)
Timeout: 1
=====================  amba7f25y.aag =====================
Synthesis time: 10000.14 sec (Real time) / 9950.34 sec (User CPU time)
Timeout: 1
=====================  demo-v3_2_REAL.aag =====================
[LOG] Relation determinization time: 0.008483 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 58 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002909/0 sec (0.002909/0 sec )
[LOG] Nr of iterations: 6 (6 )
[LOG] Total clause computation time: 0.0003/0 sec (0.0003/0.0003 sec )
[LOG] Total clause minimization time: 0.000419/0 sec (0.000419/0.000419 sec )
[LOG] Total clause size reduction: 895 --> 6 (895 --> 6 )
[LOG] Average clause size reduction: 149.167 --> 1 (149.167 --> 1 )
[LOG] Overall execution time: 0.010868 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 331 4 48 1 279
Raw AIGER output size: aag 336 3 48 1 284
=====================  demo-v3_5_REAL.aag =====================
[LOG] Relation determinization time: 0.042177 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 59 new AND gates.
[LOG] Size before ABC: 64 AND gates.
[LOG] Size after ABC: 59 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.011262/0 sec (0.011262/0 sec )
[LOG] Nr of iterations: 11 (11 )
[LOG] Total clause computation time: 0.002943/0 sec (0.002943/0.002943 sec )
[LOG] Total clause minimization time: 0.003624/0 sec (0.003624/0.003624 sec )
[LOG] Total clause size reduction: 2960 --> 14 (2960 --> 14 )
[LOG] Average clause size reduction: 269.091 --> 1.27273 (269.091 --> 1.27273 )
[LOG] Overall execution time: 0.046115 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 556 4 84 1 468
Raw AIGER output size: aag 615 3 84 1 527
=====================  demo-v4_5_REAL.aag =====================
[LOG] Relation determinization time: 0.094462 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 139 new AND gates.
[LOG] Size before ABC: 163 AND gates.
[LOG] Size after ABC: 139 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.025295/0 sec (0.025295/0 sec )
[LOG] Nr of iterations: 17 (17 )
[LOG] Total clause computation time: 0.007319/0 sec (0.007319/0.007319 sec )
[LOG] Total clause minimization time: 0.010579/0 sec (0.010579/0.010579 sec )
[LOG] Total clause size reduction: 7328 --> 55 (7328 --> 55 )
[LOG] Average clause size reduction: 431.059 --> 3.23529 (431.059 --> 3.23529 )
[LOG] Overall execution time: 0.101278 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.16 sec (Real time) / 0.16 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 871 4 133 1 734
Raw AIGER output size: aag 1010 3 133 1 873
=====================  demo-v5_2_REAL.aag =====================
[LOG] Relation determinization time: 0.013121 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 10 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 10 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.003668/0 sec (0.003668/0 sec )
[LOG] Nr of iterations: 5 (5 )
[LOG] Total clause computation time: 0.000425/0 sec (0.000425/0.000425 sec )
[LOG] Total clause minimization time: 0.000459/0 sec (0.000459/0.000459 sec )
[LOG] Total clause size reduction: 992 --> 5 (992 --> 5 )
[LOG] Average clause size reduction: 198.4 --> 1 (198.4 --> 1 )
[LOG] Overall execution time: 0.016171 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 427 4 64 1 359
Raw AIGER output size: aag 437 3 64 1 369
=====================  demo-v5_5_REAL.aag =====================
[LOG] Relation determinization time: 0.080931 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 33 AND gates.
[LOG] Size after ABC: 21 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.016781/0 sec (0.016781/0 sec )
[LOG] Nr of iterations: 13 (13 )
[LOG] Total clause computation time: 0.005857/0 sec (0.005857/0.005857 sec )
[LOG] Total clause minimization time: 0.004821/0 sec (0.004821/0.004821 sec )
[LOG] Total clause size reduction: 4956 --> 17 (4956 --> 17 )
[LOG] Average clause size reduction: 381.231 --> 1.30769 (381.231 --> 1.30769 )
[LOG] Overall execution time: 0.086358 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 718 4 112 1 602
Raw AIGER output size: aag 739 3 112 1 623
=====================  demo-v6_5_REAL.aag =====================
[LOG] Relation determinization time: 0.112694 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 51 new AND gates.
[LOG] Size before ABC: 114 AND gates.
[LOG] Size after ABC: 51 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.022357/0 sec (0.022357/0 sec )
[LOG] Nr of iterations: 17 (17 )
[LOG] Total clause computation time: 0.005798/0 sec (0.005798/0.005798 sec )
[LOG] Total clause minimization time: 0.008412/0 sec (0.008412/0.008412 sec )
[LOG] Total clause size reduction: 8960 --> 28 (8960 --> 28 )
[LOG] Average clause size reduction: 527.059 --> 1.64706 (527.059 --> 1.64706 )
[LOG] Overall execution time: 0.121848 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.28 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.16 sec (Real time) / 0.15 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.20 sec (Real time) / 0.20 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 964 4 161 1 799
Raw AIGER output size: aag 1015 3 161 1 850
=====================  demo-v7_2_REAL.aag =====================
[LOG] Relation determinization time: 0.014929 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 14 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 14 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.004806/0 sec (0.004806/0 sec )
[LOG] Nr of iterations: 8 (8 )
[LOG] Total clause computation time: 0.000913/0 sec (0.000913/0.000913 sec )
[LOG] Total clause minimization time: 0.001132/0 sec (0.001132/0.001132 sec )
[LOG] Total clause size reduction: 1414 --> 12 (1414 --> 12 )
[LOG] Average clause size reduction: 176.75 --> 1.5 (176.75 --> 1.5 )
[LOG] Overall execution time: 0.017609 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 382 4 56 1 322
Raw AIGER output size: aag 396 3 56 1 336
=====================  demo-v7_5_REAL.aag =====================
[LOG] Relation determinization time: 0.059131 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 16 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 16 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.011392/0 sec (0.011392/0 sec )
[LOG] Nr of iterations: 15 (15 )
[LOG] Total clause computation time: 0.003492/0 sec (0.003492/0.003492 sec )
[LOG] Total clause minimization time: 0.002739/0 sec (0.002739/0.002739 sec )
[LOG] Total clause size reduction: 4676 --> 16 (4676 --> 16 )
[LOG] Average clause size reduction: 311.733 --> 1.06667 (311.733 --> 1.06667 )
[LOG] Overall execution time: 0.064118 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 640 4 98 1 538
Raw AIGER output size: aag 656 3 98 1 554
=====================  demo-v8_2_REAL.aag =====================
[LOG] Relation determinization time: 0.002274 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000465/0 sec (0.000465/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.003322 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 64 2 12 1 50
Raw AIGER output size: aag 64 1 12 1 51
=====================  demo-v8_5_REAL.aag =====================
[LOG] Relation determinization time: 0.002217 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.000619/0 sec (0.000619/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.00341 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 106 2 21 1 83
Raw AIGER output size: aag 106 1 21 1 84
=====================  demo-v9_2_REAL.aag =====================
[LOG] Relation determinization time: 0.004843 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 28 AND gates.
[LOG] Size after ABC: 23 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001741/0 sec (0.001741/0 sec )
[LOG] Nr of iterations: 5 (5 )
[LOG] Total clause computation time: 0.000227/0 sec (0.000227/0.000227 sec )
[LOG] Total clause minimization time: 0.000266/0 sec (0.000266/0.000266 sec )
[LOG] Total clause size reduction: 400 --> 4 (400 --> 4 )
[LOG] Average clause size reduction: 80 --> 0.8 (80 --> 0.8 )
[LOG] Overall execution time: 0.006244 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 183 2 32 1 149
Raw AIGER output size: aag 206 1 32 1 172
=====================  demo-v9_5_REAL.aag =====================
[LOG] Relation determinization time: 0.012552 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.003565/0 sec (0.003565/0 sec )
[LOG] Nr of iterations: 4 (4 )
[LOG] Total clause computation time: 0.000317/0 sec (0.000317/0.000317 sec )
[LOG] Total clause minimization time: 0.000555/0 sec (0.000555/0.000555 sec )
[LOG] Total clause size reduction: 498 --> 3 (498 --> 3 )
[LOG] Average clause size reduction: 124.5 --> 0.75 (124.5 --> 0.75 )
[LOG] Overall execution time: 0.014814 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 309 2 56 1 251
Raw AIGER output size: aag 310 1 56 1 252
=====================  demo-v10_2_REAL.aag =====================
[LOG] Relation determinization time: 0.012967 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.006304/0 sec (0.003353/0 sec, 0.002951/0 sec )
[LOG] Nr of iterations: 2 (1, 1 )
[LOG] Total clause computation time: 0.000229/0 sec (7.9e-05/7.9e-05 sec, 0.00015/0.00015 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.016153 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 450 4 56 1 390
Raw AIGER output size: aag 450 2 56 1 392
=====================  demo-v10_5_REAL.aag =====================
[LOG] Relation determinization time: 0.020347 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.008837/0 sec (0.004781/0 sec, 0.004056/0 sec )
[LOG] Nr of iterations: 2 (1, 1 )
[LOG] Total clause computation time: 6e-06/0 sec (3e-06/3e-06 sec, 3e-06/3e-06 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.025832 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 768 4 98 1 666
Raw AIGER output size: aag 768 2 98 1 668
=====================  demo-v12_2_REAL.aag =====================
[LOG] Relation determinization time: 0.004811 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002136/0 sec (0.001178/0 sec, 0.000958/0 sec )
[LOG] Nr of iterations: 2 (1, 1 )
[LOG] Total clause computation time: 1e-06/0 sec (0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.006435 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 216 4 32 1 180
Raw AIGER output size: aag 216 2 32 1 182
=====================  demo-v12_5_REAL.aag =====================
[LOG] Relation determinization time: 0.007298 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.003708/0 sec (0.002064/0 sec, 0.001644/0 sec )
[LOG] Nr of iterations: 2 (1, 1 )
[LOG] Total clause computation time: 3e-06/0 sec (2e-06/2e-06 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.009883 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 360 4 56 1 300
Raw AIGER output size: aag 360 2 56 1 302
=====================  demo-v13_2_REAL.aag =====================
[LOG] Relation determinization time: 0.00215 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000491/0 sec (0.000491/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 3.2e-05/0 sec (3.2e-05/3.2e-05 sec )
[LOG] Total clause minimization time: 3.8e-05/0 sec (3.8e-05/3.8e-05 sec )
[LOG] Total clause size reduction: 30 --> 1 (30 --> 1 )
[LOG] Average clause size reduction: 15 --> 0.5 (15 --> 0.5 )
[LOG] Overall execution time: 0.00314 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 57 2 12 1 43
Raw AIGER output size: aag 57 1 12 1 44
=====================  demo-v13_5_REAL.aag =====================
[LOG] Relation determinization time: 0.002731 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 2 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.000816/0 sec (0.000816/0 sec )
[LOG] Nr of iterations: 3 (3 )
[LOG] Total clause computation time: 7.8e-05/0 sec (7.8e-05/7.8e-05 sec )
[LOG] Total clause minimization time: 8.2e-05/0 sec (8.2e-05/8.2e-05 sec )
[LOG] Total clause size reduction: 96 --> 3 (96 --> 3 )
[LOG] Average clause size reduction: 32 --> 1 (32 --> 1 )
[LOG] Overall execution time: 0.003797 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 2 21 1 70
Raw AIGER output size: aag 95 1 21 1 72
=====================  demo-v14_2_REAL.aag =====================
[LOG] Relation determinization time: 0.010688 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 29 new AND gates.
[LOG] Size before ABC: 51 AND gates.
[LOG] Size after ABC: 29 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.006023/0 sec (0.003516/0 sec, 0.002507/0 sec )
[LOG] Nr of iterations: 12 (9, 3 )
[LOG] Total clause computation time: 0.000691/0 sec (0.000459/0.000459 sec, 0.000232/0.000232 sec )
[LOG] Total clause minimization time: 0.002425/0 sec (0.001533/0.001533 sec, 0.000892/0.000892 sec )
[LOG] Total clause size reduction: 1322 --> 26 (1128 --> 23, 194 --> 3 )
[LOG] Average clause size reduction: 110.167 --> 2.16667 (125.333 --> 2.55556, 64.6667 --> 1 )
[LOG] Overall execution time: 0.012306 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 200 4 36 1 160
Raw AIGER output size: aag 229 2 36 1 189
=====================  demo-v14_5_REAL.aag =====================
[LOG] Relation determinization time: 0.0204 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 27 new AND gates.
[LOG] Size before ABC: 42 AND gates.
[LOG] Size after ABC: 26 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00903/0 sec (0.004942/0 sec, 0.004088/0 sec )
[LOG] Nr of iterations: 10 (6, 4 )
[LOG] Total clause computation time: 0.00118/0 sec (0.000481/0.000481 sec, 0.000699/0.000699 sec )
[LOG] Total clause minimization time: 0.003301/0 sec (0.002068/0.002068 sec, 0.001233/0.001233 sec )
[LOG] Total clause size reduction: 1650 --> 22 (1170 --> 16, 480 --> 6 )
[LOG] Average clause size reduction: 165 --> 2.2 (195 --> 2.66667, 120 --> 1.5 )
[LOG] Overall execution time: 0.023079 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 335 4 63 1 268
Raw AIGER output size: aag 361 2 63 1 295
=====================  demo-v15_2_REAL.aag =====================
[LOG] Relation determinization time: 0.007929 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 16 new AND gates.
[LOG] Size before ABC: 33 AND gates.
[LOG] Size after ABC: 16 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.004379/0 sec (0.002465/0 sec, 0.001914/0 sec )
[LOG] Nr of iterations: 14 (9, 5 )
[LOG] Total clause computation time: 0.000698/0 sec (0.000463/0.000463 sec, 0.000235/0.000235 sec )
[LOG] Total clause minimization time: 0.001281/0 sec (0.000713/0.000713 sec, 0.000568/0.000568 sec )
[LOG] Total clause size reduction: 1428 --> 17 (1040 --> 13, 388 --> 4 )
[LOG] Average clause size reduction: 102 --> 1.21429 (115.556 --> 1.44444, 77.6 --> 0.8 )
[LOG] Overall execution time: 0.00939 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 180 4 28 1 148
Raw AIGER output size: aag 196 2 28 1 164
=====================  demo-v15_5_REAL.aag =====================
[LOG] Relation determinization time: 0.020819 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 35 new AND gates.
[LOG] Size before ABC: 56 AND gates.
[LOG] Size after ABC: 34 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.010916/0 sec (0.006449/0 sec, 0.004467/0 sec )
[LOG] Nr of iterations: 18 (16, 2 )
[LOG] Total clause computation time: 0.00157/0 sec (0.001275/0.001275 sec, 0.000295/0.000295 sec )
[LOG] Total clause minimization time: 0.005019/0 sec (0.00293/0.00293 sec, 0.002089/0.002089 sec )
[LOG] Total clause size reduction: 3370 --> 31 (3210 --> 30, 160 --> 1 )
[LOG] Average clause size reduction: 187.222 --> 1.72222 (200.625 --> 1.875, 80 --> 0.5 )
[LOG] Overall execution time: 0.023042 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 297 4 49 1 244
Raw AIGER output size: aag 331 2 49 1 279
=====================  demo-v16_2_REAL.aag =====================
[LOG] Relation determinization time: 0.020527 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 72 new AND gates.
[LOG] Size before ABC: 95 AND gates.
[LOG] Size after ABC: 72 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.013957/0 sec (0.004478/0 sec, 0.004947/0 sec, 0.004532/0 sec )
[LOG] Nr of iterations: 29 (12, 10, 7 )
[LOG] Total clause computation time: 0.002675/0 sec (0.000856/0.000856 sec, 0.001164/0.001164 sec, 0.000655/0.000655 sec )
[LOG] Total clause minimization time: 0.006271/0 sec (0.00183/0.00183 sec, 0.002189/0.002189 sec, 0.002252/0.002252 sec )
[LOG] Total clause size reduction: 4264 --> 50 (2068 --> 23, 1422 --> 17, 774 --> 10 )
[LOG] Average clause size reduction: 147.034 --> 1.72414 (172.333 --> 1.91667, 142.2 --> 1.7, 110.571 --> 1.42857 )
[LOG] Overall execution time: 0.022299 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 252 6 36 1 210
Raw AIGER output size: aag 324 3 36 1 282
=====================  demo-v16_5_REAL.aag =====================
[LOG] Relation determinization time: 0.071741 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 102 new AND gates.
[LOG] Size before ABC: 161 AND gates.
[LOG] Size after ABC: 101 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.04796/0 sec (0.016832/0 sec, 0.018952/0 sec, 0.012176/0 sec )
[LOG] Nr of iterations: 44 (27, 15, 2 )
[LOG] Total clause computation time: 0.007471/0 sec (0.003807/0.003807 sec, 0.00287/0.00287 sec, 0.000794/0.000794 sec )
[LOG] Total clause minimization time: 0.029496/0 sec (0.009432/0.009432 sec, 0.01236/0.01236 sec, 0.007704/0.007704 sec )
[LOG] Total clause size reduction: 11861 --> 97 (8008 --> 61, 3640 --> 35, 213 --> 1 )
[LOG] Average clause size reduction: 269.568 --> 2.20455 (296.593 --> 2.25926, 242.667 --> 2.33333, 106.5 --> 0.5 )
[LOG] Overall execution time: 0.074898 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 411 6 63 1 342
Raw AIGER output size: aag 512 3 63 1 444
=====================  demo-v17_2_REAL.aag =====================
[LOG] Relation determinization time: 4.15209 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 454 new AND gates.
[LOG] Size before ABC: 577 AND gates.
[LOG] Size after ABC: 454 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.81001/4 sec (0.194659/0 sec, 1.37218/1 sec, 2.24317/3 sec )
[LOG] Nr of iterations: 125 (13, 56, 56 )
[LOG] Total clause computation time: 0.322874/0 sec (0.14946/0.14946 sec, 0.102336/0.102336 sec, 0.071078/0.071078 sec )
[LOG] Total clause minimization time: 3.43971/4 sec (0.030544/0.030544 sec, 1.25377/1.25377 sec, 2.1554/2.1554 sec )
[LOG] Total clause size reduction: 19757 --> 518 (2652 --> 28, 9185 --> 261, 7920 --> 229 )
[LOG] Average clause size reduction: 158.056 --> 4.144 (204 --> 2.15385, 164.018 --> 4.66071, 141.429 --> 4.08929 )
[LOG] Overall execution time: 4.15782 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 4.37 sec (Real time) / 4.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.13 sec (Real time) / 0.13 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 291 5 52 1 234
Raw AIGER output size: aag 745 2 52 1 688
=====================  demo-v17_5_REAL.aag =====================
[LOG] Relation determinization time: 3925.78 sec CPU time.
[LOG] Relation determinization time: 3935 sec real time.
[LOG] Final circuit size: 1602 new AND gates.
[LOG] Size before ABC: 2189 AND gates.
[LOG] Size after ABC: 1602 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3905.56/3914 sec (121.173/121 sec, 1088.74/1091 sec, 2695.65/2702 sec )
[LOG] Nr of iterations: 427 (38, 178, 211 )
[LOG] Total clause computation time: 149.589/152 sec (108.75/108.75 sec, 22.3854/22.3854 sec, 18.4535/18.4535 sec )
[LOG] Total clause minimization time: 3754.79/3760 sec (12.1626/12.1626 sec, 1066.02/1066.02 sec, 2676.6/2676.6 sec )
[LOG] Total clause size reduction: 113222 --> 2081 (13616 --> 123, 49206 --> 897, 50400 --> 1061 )
[LOG] Average clause size reduction: 265.157 --> 4.87354 (358.316 --> 3.23684, 276.438 --> 5.03933, 238.863 --> 5.02844 )
[LOG] Overall execution time: 3925.91 sec CPU time.
[LOG] Overall execution time: 3935 sec real time.
Synthesis time: 3934.92 sec (Real time) / 3916.07 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.50 sec (Real time) / 0.48 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.31 sec (Real time) / 0.29 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 486 5 91 1 390
Raw AIGER output size: aag 2088 2 91 1 1992
=====================  demo-v18_5_REAL.aag =====================
[LOG] Relation determinization time: 8.66903 sec CPU time.
[LOG] Relation determinization time: 10 sec real time.
[LOG] Final circuit size: 2668 new AND gates.
[LOG] Size before ABC: 3698 AND gates.
[LOG] Size after ABC: 2668 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 7.85431/8 sec (0.069928/0 sec, 2.69095/3 sec, 2.29672/2 sec, 2.79671/3 sec )
[LOG] Nr of iterations: 467 (14, 296, 97, 60 )
[LOG] Total clause computation time: 0.43332/0 sec (0.009658/0.009658 sec, 0.238613/0.238613 sec, 0.097758/0.097758 sec, 0.087291/0.087291 sec )
[LOG] Total clause minimization time: 7.28135/8 sec (0.038171/0.038171 sec, 2.42361/2.42361 sec, 2.15594/2.15594 sec, 2.66362/2.66362 sec )
[LOG] Total clause size reduction: 208549 --> 3582 (7501 --> 67, 141600 --> 2553, 38208 --> 656, 21240 --> 306 )
[LOG] Average clause size reduction: 446.572 --> 7.67024 (535.786 --> 4.78571, 478.378 --> 8.625, 393.897 --> 6.76289, 354 --> 5.1 )
[LOG] Overall execution time: 8.68153 sec CPU time.
[LOG] Overall execution time: 10 sec real time.
Synthesis time: 9.65 sec (Real time) / 9.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 1.54 sec (Real time) / 1.53 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.16 sec (Real time) / 2.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 727 7 133 1 587
Raw AIGER output size: aag 3395 3 133 1 3255
=====================  demo-v19_2_REAL.aag =====================
[LOG] Relation determinization time: 0.01681 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 71 new AND gates.
[LOG] Size before ABC: 88 AND gates.
[LOG] Size after ABC: 71 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.008739/0 sec (0.003658/0 sec, 0.005081/0 sec )
[LOG] Nr of iterations: 13 (5, 8 )
[LOG] Total clause computation time: 0.001236/0 sec (0.000526/0.000526 sec, 0.00071/0.00071 sec )
[LOG] Total clause minimization time: 0.003953/0 sec (0.001172/0.001172 sec, 0.002781/0.002781 sec )
[LOG] Total clause size reduction: 1405 --> 37 (656 --> 14, 749 --> 23 )
[LOG] Average clause size reduction: 108.077 --> 2.84615 (131.2 --> 2.8, 93.625 --> 2.875 )
[LOG] Overall execution time: 0.018654 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 233 4 36 1 193
Raw AIGER output size: aag 304 2 36 1 264
=====================  demo-v19_5_REAL.aag =====================
[LOG] Relation determinization time: 0.080709 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 141 new AND gates.
[LOG] Size before ABC: 185 AND gates.
[LOG] Size after ABC: 141 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.041414/0 sec (0.014673/0 sec, 0.026741/0 sec )
[LOG] Nr of iterations: 31 (11, 20 )
[LOG] Total clause computation time: 0.005902/0 sec (0.002606/0.002606 sec, 0.003296/0.003296 sec )
[LOG] Total clause minimization time: 0.026928/0 sec (0.007467/0.007467 sec, 0.019461/0.019461 sec )
[LOG] Total clause size reduction: 6064 --> 97 (2720 --> 29, 3344 --> 68 )
[LOG] Average clause size reduction: 195.613 --> 3.12903 (247.273 --> 2.63636, 167.2 --> 3.4 )
[LOG] Overall execution time: 0.084004 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 389 4 63 1 322
Raw AIGER output size: aag 530 2 63 1 463
=====================  demo-v20_2_REAL.aag =====================
[LOG] Relation determinization time: 0.082649 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 36 new AND gates.
[LOG] Size before ABC: 55 AND gates.
[LOG] Size after ABC: 34 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.032684/0 sec (0.008843/0 sec, 0.008454/0 sec, 0.015387/0 sec )
[LOG] Nr of iterations: 16 (1, 2, 13 )
[LOG] Total clause computation time: 0.003363/0 sec (0.000876/0.000876 sec, 0.000577/0.000577 sec, 0.00191/0.00191 sec )
[LOG] Total clause minimization time: 0.006199/0 sec (0/0 sec, 0.000773/0.000773 sec, 0.005426/0.005426 sec )
[LOG] Total clause size reduction: 3478 --> 40 (0 --> 0, 310 --> 3, 3168 --> 37 )
[LOG] Average clause size reduction: 217.375 --> 2.5 (0 --> 0, 155 --> 1.5, 243.692 --> 2.84615 )
[LOG] Overall execution time: 0.089546 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.09 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1106 5 96 1 1005
Raw AIGER output size: aag 1140 2 96 1 1041
=====================  demo-v20_5_REAL.aag =====================
[LOG] Relation determinization time: 0.231349 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 14 AND gates.
[LOG] Size after ABC: 6 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.055141/0 sec (0.016581/0 sec, 0.01967/0 sec, 0.01889/0 sec )
[LOG] Nr of iterations: 7 (1, 3, 3 )
[LOG] Total clause computation time: 0.004317/0 sec (0.001165/0.001165 sec, 0.001648/0.001648 sec, 0.001504/0.001504 sec )
[LOG] Total clause minimization time: 0.004845/0 sec (0/0 sec, 0.002443/0.002443 sec, 0.002402/0.002402 sec )
[LOG] Total clause size reduction: 1898 --> 10 (0 --> 0, 1022 --> 5, 876 --> 5 )
[LOG] Average clause size reduction: 271.143 --> 1.42857 (0 --> 0, 340.667 --> 1.66667, 292 --> 1.66667 )
[LOG] Overall execution time: 0.24367 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.41 sec (Real time) / 0.36 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.15 sec (Real time) / 0.15 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1865 5 168 1 1692
Raw AIGER output size: aag 1871 2 168 1 1701
=====================  demo-v21_2_REAL.aag =====================
[LOG] Relation determinization time: 0.042897 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 82 new AND gates.
[LOG] Size before ABC: 118 AND gates.
[LOG] Size after ABC: 82 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02878/0 sec (0.008516/0 sec, 0.007316/0 sec, 0.00589/0 sec, 0.007058/0 sec )
[LOG] Nr of iterations: 31 (11, 8, 4, 8 )
[LOG] Total clause computation time: 0.005328/0 sec (0.001823/0.001823 sec, 0.001329/0.001329 sec, 0.000742/0.000742 sec, 0.001434/0.001434 sec )
[LOG] Total clause minimization time: 0.011289/0 sec (0.003418/0.003418 sec, 0.002654/0.002654 sec, 0.002354/0.002354 sec, 0.002863/0.002863 sec )
[LOG] Total clause size reduction: 6809 --> 44 (3020 --> 19, 1813 --> 9, 660 --> 5, 1316 --> 11 )
[LOG] Average clause size reduction: 219.645 --> 1.41935 (274.545 --> 1.72727, 226.625 --> 1.125, 165 --> 1.25, 164.5 --> 1.375 )
[LOG] Overall execution time: 0.045968 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.06 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 394 8 56 1 330
Raw AIGER output size: aag 476 4 56 1 412
=====================  demo-v21_5_REAL.aag =====================
[LOG] Relation determinization time: 0.631235 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 562 new AND gates.
[LOG] Size before ABC: 654 AND gates.
[LOG] Size after ABC: 562 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.53753/0 sec (0.063339/0 sec, 0.142226/0 sec, 0.140793/0 sec, 0.191172/0 sec )
[LOG] Nr of iterations: 171 (37, 46, 38, 50 )
[LOG] Total clause computation time: 0.151791/0 sec (0.032927/0.032927 sec, 0.044971/0.044971 sec, 0.038175/0.038175 sec, 0.035718/0.035718 sec )
[LOG] Total clause minimization time: 0.35584/0 sec (0.023382/0.023382 sec, 0.089962/0.089962 sec, 0.094799/0.094799 sec, 0.147697/0.147697 sec )
[LOG] Total clause size reduction: 63147 --> 475 (16920 --> 79, 18405 --> 133, 13024 --> 97, 14798 --> 166 )
[LOG] Average clause size reduction: 369.281 --> 2.77778 (457.297 --> 2.13514, 400.109 --> 2.8913, 342.737 --> 2.55263, 295.96 --> 3.32 )
[LOG] Overall execution time: 0.63642 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.89 sec (Real time) / 0.83 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.26 sec (Real time) / 0.26 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 598 8 98 1 492
Raw AIGER output size: aag 1160 4 98 1 1054
=====================  demo-v22_2_REAL.aag =====================
[LOG] Relation determinization time: 0.139793 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 160 new AND gates.
[LOG] Size before ABC: 177 AND gates.
[LOG] Size after ABC: 160 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.04093/0 sec (0.04093/0 sec )
[LOG] Nr of iterations: 21 (21 )
[LOG] Total clause computation time: 0.005572/0 sec (0.005572/0.005572 sec )
[LOG] Total clause minimization time: 0.024867/0 sec (0.024867/0.024867 sec )
[LOG] Total clause size reduction: 12160 --> 44 (12160 --> 44 )
[LOG] Average clause size reduction: 579.048 --> 2.09524 (579.048 --> 2.09524 )
[LOG] Overall execution time: 0.149633 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.33 sec (Real time) / 0.27 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.33 sec (Real time) / 0.32 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.21 sec (Real time) / 0.19 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1235 4 144 1 1087
Raw AIGER output size: aag 1395 3 144 1 1247
=====================  demo-v22_5_REAL.aag =====================
[LOG] Relation determinization time: 0.548293 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 254 new AND gates.
[LOG] Size before ABC: 267 AND gates.
[LOG] Size after ABC: 254 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.120016/0 sec (0.120016/0 sec )
[LOG] Nr of iterations: 24 (24 )
[LOG] Total clause computation time: 0.02/0 sec (0.02/0.02 sec )
[LOG] Total clause minimization time: 0.078557/0 sec (0.078557/0.078557 sec )
[LOG] Total clause size reduction: 23506 --> 41 (23506 --> 41 )
[LOG] Average clause size reduction: 979.417 --> 1.70833 (979.417 --> 1.70833 )
[LOG] Overall execution time: 0.568399 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.74 sec (Real time) / 0.68 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.66 sec (Real time) / 0.66 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.78 sec (Real time) / 0.78 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2105 4 252 1 1849
Raw AIGER output size: aag 2359 3 252 1 2103
=====================  demo-v23_2_REAL.aag =====================
[LOG] Relation determinization time: 0.006887 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00223/0 sec (0.00223/0 sec )
[LOG] Nr of iterations: 3 (3 )
[LOG] Total clause computation time: 0.00022/0 sec (0.00022/0.00022 sec )
[LOG] Total clause minimization time: 0.000418/0 sec (0.000418/0.000418 sec )
[LOG] Total clause size reduction: 220 --> 2 (220 --> 2 )
[LOG] Average clause size reduction: 73.3333 --> 0.666667 (73.3333 --> 0.666667 )
[LOG] Overall execution time: 0.008692 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 257 2 36 1 219
Raw AIGER output size: aag 258 1 36 1 220
=====================  demo-v23_5_REAL.aag =====================
[LOG] Relation determinization time: 0.023337 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 16 AND gates.
[LOG] Size after ABC: 11 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.006596/0 sec (0.006596/0 sec )
[LOG] Nr of iterations: 8 (8 )
[LOG] Total clause computation time: 0.001054/0 sec (0.001054/0.001054 sec )
[LOG] Total clause minimization time: 0.002477/0 sec (0.002477/0.002477 sec )
[LOG] Total clause size reduction: 1274 --> 10 (1274 --> 10 )
[LOG] Average clause size reduction: 159.25 --> 1.25 (159.25 --> 1.25 )
[LOG] Overall execution time: 0.026213 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.06 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 434 2 63 1 369
Raw AIGER output size: aag 445 1 63 1 380
=====================  demo-v24_2_REAL.aag =====================
[LOG] Relation determinization time: 0.455868 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 280 new AND gates.
[LOG] Size before ABC: 398 AND gates.
[LOG] Size after ABC: 280 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.259261/0 sec (0.134122/0 sec, 0.125139/0 sec )
[LOG] Nr of iterations: 91 (73, 18 )
[LOG] Total clause computation time: 0.076647/0 sec (0.051967/0.051967 sec, 0.02468/0.02468 sec )
[LOG] Total clause minimization time: 0.155886/0 sec (0.06886/0.06886 sec, 0.087026/0.087026 sec )
[LOG] Total clause size reduction: 54895 --> 253 (44712 --> 203, 10183 --> 50 )
[LOG] Average clause size reduction: 603.242 --> 2.78022 (612.493 --> 2.78082, 565.722 --> 2.77778 )
[LOG] Overall execution time: 0.466035 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.67 sec (Real time) / 0.61 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.35 sec (Real time) / 0.34 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1371 8 160 1 1203
Raw AIGER output size: aag 1651 4 160 1 1483
=====================  demo-v24_5_REAL.aag =====================
[LOG] Relation determinization time: 4.55542 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Final circuit size: 1261 new AND gates.
[LOG] Size before ABC: 1469 AND gates.
[LOG] Size after ABC: 1261 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.11354/4 sec (1.26062/2 sec, 1.85292/2 sec )
[LOG] Nr of iterations: 247 (209, 38 )
[LOG] Total clause computation time: 0.912349/2 sec (0.567535/0.567535 sec, 0.344814/0.344814 sec )
[LOG] Total clause minimization time: 2.12483/2 sec (0.664514/0.664514 sec, 1.46032/1.46032 sec )
[LOG] Total clause size reduction: 255146 --> 932 (217776 --> 760, 37370 --> 172 )
[LOG] Average clause size reduction: 1032.98 --> 3.77328 (1041.99 --> 3.63636, 983.421 --> 4.52632 )
[LOG] Overall execution time: 4.58169 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 4.96 sec (Real time) / 4.84 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 1.16 sec (Real time) / 1.16 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.54 sec (Real time) / 1.52 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2343 8 280 1 2055
Raw AIGER output size: aag 3604 4 280 1 3316
=====================  factory_assembly_4x3_1_1errors.aag =====================
[LOG] Relation determinization time: 0.109561 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 261 new AND gates.
[LOG] Size before ABC: 324 AND gates.
[LOG] Size after ABC: 259 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.077089/0 sec (0.004583/0 sec, 0.009259/0 sec, 0.017868/0 sec, 0.002857/0 sec, 0.019552/0 sec, 0.006823/0 sec, 0.008798/0 sec, 0.007349/0 sec )
[LOG] Nr of iterations: 81 (4, 20, 25, 1, 16, 2, 8, 5 )
[LOG] Total clause computation time: 0.014613/0 sec (0.0013/0.0013 sec, 0.0025/0.0025 sec, 0.003178/0.003178 sec, 0.000327/0.000327 sec, 0.004447/0.004447 sec, 0.000171/0.000171 sec, 0.001574/0.001574 sec, 0.001116/0.001116 sec )
[LOG] Total clause minimization time: 0.041875/0 sec (0.000818/0.000818 sec, 0.004686/0.004686 sec, 0.012339/0.012339 sec, 0/0 sec, 0.012604/0.012604 sec, 0.003796/0.003796 sec, 0.004279/0.004279 sec, 0.003353/0.003353 sec )
[LOG] Total clause size reduction: 11116 --> 223 (492 --> 5, 3021 --> 50, 3672 --> 109, 0 --> 0, 2205 --> 38, 146 --> 0, 1008 --> 12, 572 --> 9 )
[LOG] Average clause size reduction: 137.235 --> 2.75309 (123 --> 1.25, 151.05 --> 2.5, 146.88 --> 4.36, 0 --> 0, 137.812 --> 2.375, 73 --> 0, 126 --> 1.5, 114.4 --> 1.8 )
[LOG] Overall execution time: 0.111467 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.31 sec (Real time) / 0.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.32 sec (Real time) / 0.32 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 188 21 23 1 144
Raw AIGER output size: aag 447 13 23 1 405
=====================  factory_assembly_5x3_1_0errors.aag =====================
[LOG] Relation determinization time: 0.266989 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 267 new AND gates.
[LOG] Size before ABC: 309 AND gates.
[LOG] Size after ABC: 265 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.173015/0 sec (0.014456/0 sec, 0.009871/0 sec, 0.00417/0 sec, 0.0094/0 sec, 0.005207/0 sec, 0.02989/0 sec, 0.0296/0 sec, 0.030721/0 sec, 0.020628/0 sec, 0.019072/0 sec )
[LOG] Nr of iterations: 75 (11, 8, 2, 8, 3, 15, 6, 2, 9, 11 )
[LOG] Total clause computation time: 0.035034/0 sec (0.003759/0.003759 sec, 0.001829/0.001829 sec, 0.000323/0.000323 sec, 0.001702/0.001702 sec, 0.000561/0.000561 sec, 0.005641/0.005641 sec, 0.00796/0.00796 sec, 0.005386/0.005386 sec, 0.003593/0.003593 sec, 0.00428/0.00428 sec )
[LOG] Total clause minimization time: 0.098502/0 sec (0.006834/0.006834 sec, 0.00409/0.00409 sec, 1.1e-05/1.1e-05 sec, 0.003936/0.003936 sec, 0.000524/0.000524 sec, 0.020566/0.020566 sec, 0.017914/0.017914 sec, 0.021283/0.021283 sec, 0.013023/0.013023 sec, 0.010321/0.010321 sec )
[LOG] Total clause size reduction: 13292 --> 151 (2360 --> 25, 1617 --> 14, 228 --> 0, 1400 --> 17, 394 --> 2, 2744 --> 55, 965 --> 5, 192 --> 0, 1512 --> 13, 1880 --> 20 )
[LOG] Average clause size reduction: 177.227 --> 2.01333 (214.545 --> 2.27273, 202.125 --> 1.75, 114 --> 0, 175 --> 2.125, 131.333 --> 0.666667, 182.933 --> 3.66667, 160.833 --> 0.833333, 96 --> 0, 168 --> 1.44444, 170.909 --> 1.81818 )
[LOG] Overall execution time: 0.270057 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.48 sec (Real time) / 0.43 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.46 sec (Real time) / 0.45 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 287 25 27 1 235
Raw AIGER output size: aag 552 15 27 1 502
=====================  factory_assembly_5x3_1_4errors.aag =====================
[LOG] Relation determinization time: 12.9831 sec CPU time.
[LOG] Relation determinization time: 13 sec real time.
[LOG] Final circuit size: 1737 new AND gates.
[LOG] Size before ABC: 2142 AND gates.
[LOG] Size after ABC: 1736 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 12.3339/13 sec (0.245129/0 sec, 1.64274/2 sec, 0.031316/0 sec, 0.362129/0 sec, 0.159457/1 sec, 2.15765/2 sec, 2.53599/2 sec, 3.37059/4 sec, 1.01385/1 sec, 0.815007/1 sec )
[LOG] Nr of iterations: 402 (18, 147, 2, 50, 14, 33, 73, 29, 22, 14 )
[LOG] Total clause computation time: 1.85971/1 sec (0.114432/0.114432 sec, 0.23625/0.23625 sec, 0.001609/0.001609 sec, 0.050751/0.050751 sec, 0.018632/0.018632 sec, 0.297716/0.297716 sec, 0.570368/0.570368 sec, 0.23204/0.23204 sec, 0.23461/0.23461 sec, 0.103304/0.103304 sec )
[LOG] Total clause minimization time: 10.1993/11 sec (0.116096/0.116096 sec, 1.38476/1.38476 sec, 1.5e-05/1.5e-05 sec, 0.281654/0.281654 sec, 0.116754/0.116754 sec, 1.83364/1.83364 sec, 1.93788/1.93788 sec, 3.10336/3.10336 sec, 0.741083/0.741083 sec, 0.684044/0.684044 sec )
[LOG] Total clause size reduction: 92084 --> 1960 (4437 --> 68, 37376 --> 897, 253 --> 0, 11025 --> 305, 2886 --> 94, 7072 --> 146, 15696 --> 297, 6076 --> 58, 4494 --> 66, 2769 --> 29 )
[LOG] Average clause size reduction: 229.065 --> 4.87562 (246.5 --> 3.77778, 254.259 --> 6.10204, 126.5 --> 0, 220.5 --> 6.1, 206.143 --> 6.71429, 214.303 --> 4.42424, 215.014 --> 4.06849, 209.517 --> 2, 204.273 --> 3, 197.786 --> 2.07143 )
[LOG] Overall execution time: 12.99 sec CPU time.
[LOG] Overall execution time: 13 sec real time.
Synthesis time: 13.52 sec (Real time) / 13.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.74 sec (Real time) / 0.74 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 24.20 sec (Real time) / 24.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 312 28 30 1 254
Raw AIGER output size: aag 2048 18 30 1 1991
=====================  load_2c_comp_2_REAL.aag =====================
[LOG] Relation determinization time: 0.062652 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 3 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.022064/0 sec (0.011771/0 sec, 0.010293/0 sec )
[LOG] Nr of iterations: 6 (2, 4 )
[LOG] Total clause computation time: 0.00201/0 sec (0.001079/0.001079 sec, 0.000931/0.000931 sec )
[LOG] Total clause minimization time: 0.003903/0 sec (0.002167/0.002167 sec, 0.001736/0.001736 sec )
[LOG] Total clause size reduction: 1425 --> 5 (447 --> 2, 978 --> 3 )
[LOG] Average clause size reduction: 237.5 --> 0.833333 (223.5 --> 1, 244.5 --> 0.75 )
[LOG] Overall execution time: 0.070709 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1193 5 96 1 1092
Raw AIGER output size: aag 1196 3 96 1 1095
=====================  load_3c_comp_2_REAL.aag =====================
[LOG] Relation determinization time: 0.533549 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 131 new AND gates.
[LOG] Size before ABC: 202 AND gates.
[LOG] Size after ABC: 131 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.233474/0 sec (0.069042/0 sec, 0.057187/0 sec, 0.107245/0 sec )
[LOG] Nr of iterations: 47 (14, 8, 25 )
[LOG] Total clause computation time: 0.050284/0 sec (0.014977/0.014977 sec, 0.011917/0.011917 sec, 0.02339/0.02339 sec )
[LOG] Total clause minimization time: 0.129764/0 sec (0.035541/0.035541 sec, 0.027032/0.027032 sec, 0.067191/0.067191 sec )
[LOG] Total clause size reduction: 23790 --> 95 (9464 --> 25, 3934 --> 13, 10392 --> 57 )
[LOG] Average clause size reduction: 506.17 --> 2.02128 (676 --> 1.78571, 491.75 --> 1.625, 415.68 --> 2.28 )
[LOG] Overall execution time: 0.54867 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.74 sec (Real time) / 0.67 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.52 sec (Real time) / 0.51 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.44 sec (Real time) / 0.42 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2064 7 140 1 1917
Raw AIGER output size: aag 2195 4 140 1 2048
=====================  load_full_2_2_REAL.aag =====================
[LOG] Relation determinization time: 0.322233 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 129 new AND gates.
[LOG] Size before ABC: 180 AND gates.
[LOG] Size after ABC: 129 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.15936/0 sec (0.072535/0 sec, 0.086825/0 sec )
[LOG] Nr of iterations: 42 (22, 20 )
[LOG] Total clause computation time: 0.030634/0 sec (0.009201/0.009201 sec, 0.021433/0.021433 sec )
[LOG] Total clause minimization time: 0.098829/0 sec (0.050825/0.050825 sec, 0.048004/0.048004 sec )
[LOG] Total clause size reduction: 20077 --> 110 (11508 --> 64, 8569 --> 46 )
[LOG] Average clause size reduction: 478.024 --> 2.61905 (523.091 --> 2.90909, 428.45 --> 2.3 )
[LOG] Overall execution time: 0.337942 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.52 sec (Real time) / 0.46 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.49 sec (Real time) / 0.49 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.18 sec (Real time) / 0.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1658 5 152 1 1501
Raw AIGER output size: aag 1787 3 152 1 1630
=====================  load_full_3_2_REAL.aag =====================
[LOG] Relation determinization time: 1.67515 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 180 new AND gates.
[LOG] Size before ABC: 235 AND gates.
[LOG] Size after ABC: 180 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.959753/1 sec (0.436325/1 sec, 0.22916/0 sec, 0.294268/0 sec )
[LOG] Nr of iterations: 68 (41, 14, 13 )
[LOG] Total clause computation time: 0.192122/0 sec (0.084205/0.084205 sec, 0.068162/0.068162 sec, 0.039755/0.039755 sec )
[LOG] Total clause minimization time: 0.651619/1 sec (0.313872/0.313872 sec, 0.123901/0.123901 sec, 0.213846/0.213846 sec )
[LOG] Total clause size reduction: 65127 --> 153 (43440 --> 101, 11895 --> 24, 9792 --> 28 )
[LOG] Average clause size reduction: 957.75 --> 2.25 (1059.51 --> 2.46341, 849.643 --> 1.71429, 753.231 --> 2.15385 )
[LOG] Overall execution time: 1.71589 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.92 sec (Real time) / 1.83 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 1.83 sec (Real time) / 1.80 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.13 sec (Real time) / 1.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3459 7 296 1 3156
Raw AIGER output size: aag 3639 4 296 1 3336
=====================  ltl2dba_01_1_REAL.aag =====================
[LOG] Relation determinization time: 0.017274 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.003995/0 sec (0.003995/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.000792/0 sec (0.000792/0.000792 sec )
[LOG] Total clause minimization time: 0.000238/0 sec (0.000238/0.000238 sec )
[LOG] Total clause size reduction: 250 --> 1 (250 --> 1 )
[LOG] Average clause size reduction: 125 --> 0.5 (125 --> 0.5 )
[LOG] Overall execution time: 0.01989 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 400 4 51 1 345
Raw AIGER output size: aag 405 3 51 1 350
=====================  ltl2dba_01_2_REAL.aag =====================
[LOG] Relation determinization time: 0.037355 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.006357/0 sec (0.006357/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.00185/0 sec (0.00185/0.00185 sec )
[LOG] Total clause minimization time: 0.000235/0 sec (0.000235/0.000235 sec )
[LOG] Total clause size reduction: 324 --> 1 (324 --> 1 )
[LOG] Average clause size reduction: 162 --> 0.5 (162 --> 0.5 )
[LOG] Overall execution time: 0.041015 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 521 4 68 1 449
Raw AIGER output size: aag 526 3 68 1 454
=====================  ltl2dba_02_1_REAL.aag =====================
[LOG] Relation determinization time: 6.86673 sec CPU time.
[LOG] Relation determinization time: 8 sec real time.
[LOG] Final circuit size: 70 new AND gates.
[LOG] Size before ABC: 120 AND gates.
[LOG] Size after ABC: 70 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.812834/1 sec (0.812834/1 sec )
[LOG] Nr of iterations: 19 (19 )
[LOG] Total clause computation time: 0.51334/0 sec (0.51334/0.51334 sec )
[LOG] Total clause minimization time: 0.22159/0 sec (0.22159/0.22159 sec )
[LOG] Total clause size reduction: 43542 --> 27 (43542 --> 27 )
[LOG] Average clause size reduction: 2291.68 --> 1.42105 (2291.68 --> 1.42105 )
[LOG] Overall execution time: 6.92719 sec CPU time.
[LOG] Overall execution time: 8 sec real time.
Synthesis time: 7.13 sec (Real time) / 7.01 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 1.28 sec (Real time) / 1.28 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.65 sec (Real time) / 5.61 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4521 4 363 1 4154
Raw AIGER output size: aag 4591 3 363 1 4224
=====================  ltl2dba_02_2_REAL.aag =====================
[LOG] Relation determinization time: 37.4633 sec CPU time.
[LOG] Relation determinization time: 37 sec real time.
[LOG] Final circuit size: 26 new AND gates.
[LOG] Size before ABC: 75 AND gates.
[LOG] Size after ABC: 26 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 12.1122/12 sec (12.1122/12 sec )
[LOG] Nr of iterations: 17 (17 )
[LOG] Total clause computation time: 4.6984/4 sec (4.6984/4.6984 sec )
[LOG] Total clause minimization time: 7.2701/8 sec (7.2701/7.2701 sec )
[LOG] Total clause size reduction: 50800 --> 19 (50800 --> 19 )
[LOG] Average clause size reduction: 2988.24 --> 1.11765 (2988.24 --> 1.11765 )
[LOG] Overall execution time: 37.5639 sec CPU time.
[LOG] Overall execution time: 37 sec real time.
Synthesis time: 37.84 sec (Real time) / 37.55 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 1.87 sec (Real time) / 1.86 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 23.26 sec (Real time) / 23.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 5970 4 484 1 5482
Raw AIGER output size: aag 5996 3 484 1 5508
=====================  ltl2dba_03_1_REAL.aag =====================
[LOG] Relation determinization time: 0.036035 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.008869/0 sec (0.008869/0 sec )
[LOG] Nr of iterations: 3 (3 )
[LOG] Total clause computation time: 0.002317/0 sec (0.002317/0.002317 sec )
[LOG] Total clause minimization time: 0.001351/0 sec (0.001351/0.001351 sec )
[LOG] Total clause size reduction: 790 --> 2 (790 --> 2 )
[LOG] Average clause size reduction: 263.333 --> 0.666667 (263.333 --> 0.666667 )
[LOG] Overall execution time: 0.041162 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.08 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 567 4 87 1 476
Raw AIGER output size: aag 576 3 87 1 485
=====================  ltl2dba_03_2_REAL.aag =====================
[LOG] Relation determinization time: 0.097316 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 18 new AND gates.
[LOG] Size before ABC: 27 AND gates.
[LOG] Size after ABC: 18 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.024532/0 sec (0.024532/0 sec )
[LOG] Nr of iterations: 8 (8 )
[LOG] Total clause computation time: 0.008552/0 sec (0.008552/0.008552 sec )
[LOG] Total clause minimization time: 0.008742/0 sec (0.008742/0.008742 sec )
[LOG] Total clause size reduction: 3668 --> 12 (3668 --> 12 )
[LOG] Average clause size reduction: 458.5 --> 1.5 (458.5 --> 1.5 )
[LOG] Overall execution time: 0.103981 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.16 sec (Real time) / 0.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 749 4 116 1 629
Raw AIGER output size: aag 767 3 116 1 647
=====================  ltl2dba_04_2_REAL.aag =====================
[LOG] Relation determinization time: 0.031103 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 27 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.008367/0 sec (0.008367/0 sec )
[LOG] Nr of iterations: 7 (7 )
[LOG] Total clause computation time: 0.001949/0 sec (0.001949/0.001949 sec )
[LOG] Total clause minimization time: 0.001931/0 sec (0.001931/0.001931 sec )
[LOG] Total clause size reduction: 1932 --> 7 (1932 --> 7 )
[LOG] Average clause size reduction: 276 --> 1 (276 --> 1 )
[LOG] Overall execution time: 0.034684 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 446 4 60 1 382
Raw AIGER output size: aag 454 3 60 1 390
=====================  ltl2dba_05_2_REAL.aag =====================
[LOG] Relation determinization time: 0.129604 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 10 new AND gates.
[LOG] Size before ABC: 43 AND gates.
[LOG] Size after ABC: 10 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.031736/0 sec (0.031736/0 sec )
[LOG] Nr of iterations: 6 (6 )
[LOG] Total clause computation time: 0.020127/0 sec (0.020127/0.020127 sec )
[LOG] Total clause minimization time: 0.003625/0 sec (0.003625/0.003625 sec )
[LOG] Total clause size reduction: 2740 --> 5 (2740 --> 5 )
[LOG] Average clause size reduction: 456.667 --> 0.833333 (456.667 --> 0.833333 )
[LOG] Overall execution time: 0.136089 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.31 sec (Real time) / 0.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.19 sec (Real time) / 0.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 776 5 88 1 683
Raw AIGER output size: aag 786 4 88 1 693
=====================  ltl2dba_06_2_REAL.aag =====================
[LOG] Relation determinization time: 0.242444 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 12 new AND gates.
[LOG] Size before ABC: 22 AND gates.
[LOG] Size after ABC: 12 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.064603/0 sec (0.064603/0 sec )
[LOG] Nr of iterations: 6 (6 )
[LOG] Total clause computation time: 0.021201/0 sec (0.021201/0.021201 sec )
[LOG] Total clause minimization time: 0.033848/0 sec (0.033848/0.033848 sec )
[LOG] Total clause size reduction: 3075 --> 7 (3075 --> 7 )
[LOG] Average clause size reduction: 512.5 --> 1.16667 (512.5 --> 1.16667 )
[LOG] Overall execution time: 0.250189 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.41 sec (Real time) / 0.34 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.12 sec (Real time) / 0.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.20 sec (Real time) / 0.20 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 856 5 128 1 723
Raw AIGER output size: aag 868 4 128 1 735
=====================  ltl2dba_07_2_REAL.aag =====================
[LOG] Relation determinization time: 20.7888 sec CPU time.
[LOG] Relation determinization time: 21 sec real time.
[LOG] Final circuit size: 76 new AND gates.
[LOG] Size before ABC: 130 AND gates.
[LOG] Size after ABC: 76 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 13.1819/13 sec (13.1819/13 sec )
[LOG] Nr of iterations: 22 (22 )
[LOG] Total clause computation time: 3.76239/3 sec (3.76239/3.76239 sec )
[LOG] Total clause minimization time: 9.36192/10 sec (9.36192/9.36192 sec )
[LOG] Total clause size reduction: 49539 --> 29 (49539 --> 29 )
[LOG] Average clause size reduction: 2251.77 --> 1.31818 (2251.77 --> 1.31818 )
[LOG] Overall execution time: 20.8297 sec CPU time.
[LOG] Overall execution time: 21 sec real time.
Synthesis time: 21.57 sec (Real time) / 20.90 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.62 sec (Real time) / 0.62 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.50 sec (Real time) / 4.46 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2814 8 304 1 2502
Raw AIGER output size: aag 2890 7 304 1 2578
=====================  ltl2dba_08_2_REAL.aag =====================
[LOG] Relation determinization time: 0.109456 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 30 new AND gates.
[LOG] Size before ABC: 52 AND gates.
[LOG] Size after ABC: 30 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.024545/1 sec (0.024545/1 sec )
[LOG] Nr of iterations: 10 (10 )
[LOG] Total clause computation time: 0.00747/0 sec (0.00747/0.00747 sec )
[LOG] Total clause minimization time: 0.008809/1 sec (0.008809/0.008809 sec )
[LOG] Total clause size reduction: 4500 --> 12 (4500 --> 12 )
[LOG] Average clause size reduction: 450 --> 1.2 (450 --> 1.2 )
[LOG] Overall execution time: 0.115505 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.28 sec (Real time) / 0.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 802 6 108 1 688
Raw AIGER output size: aag 832 5 108 1 718
=====================  ltl2dba_09_2_REAL.aag =====================
[LOG] Relation determinization time: 0.006736 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 2 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002273/0 sec (0.002273/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.00018/0 sec (0.00018/0.00018 sec )
[LOG] Total clause minimization time: 0.000298/0 sec (0.000298/0.000298 sec )
[LOG] Total clause size reduction: 166 --> 3 (166 --> 3 )
[LOG] Average clause size reduction: 83 --> 1.5 (83 --> 1.5 )
[LOG] Overall execution time: 0.008958 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 242 4 44 1 194
Raw AIGER output size: aag 244 3 44 1 197
=====================  ltl2dba_10_2_REAL.aag =====================
[LOG] Relation determinization time: 0.013543 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 12 new AND gates.
[LOG] Size before ABC: 24 AND gates.
[LOG] Size after ABC: 11 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.003806/0 sec (0.003806/0 sec )
[LOG] Nr of iterations: 4 (4 )
[LOG] Total clause computation time: 0.00071/0 sec (0.00071/0.00071 sec )
[LOG] Total clause minimization time: 0.000677/0 sec (0.000677/0.000677 sec )
[LOG] Total clause size reduction: 705 --> 6 (705 --> 6 )
[LOG] Average clause size reduction: 176.25 --> 1.5 (176.25 --> 1.5 )
[LOG] Overall execution time: 0.016024 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 341 3 52 1 286
Raw AIGER output size: aag 352 2 52 1 298
=====================  ltl2dba_11_2_REAL.aag =====================
[LOG] Relation determinization time: 0.294974 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 47 AND gates.
[LOG] Size after ABC: 17 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.053808/0 sec (0.053808/0 sec )
[LOG] Nr of iterations: 12 (12 )
[LOG] Total clause computation time: 0.015391/0 sec (0.015391/0.015391 sec )
[LOG] Total clause minimization time: 0.026448/0 sec (0.026448/0.026448 sec )
[LOG] Total clause size reduction: 6853 --> 14 (6853 --> 14 )
[LOG] Average clause size reduction: 571.083 --> 1.16667 (571.083 --> 1.16667 )
[LOG] Overall execution time: 0.301953 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.46 sec (Real time) / 0.41 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.16 sec (Real time) / 0.16 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.29 sec (Real time) / 0.28 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1043 3 116 1 924
Raw AIGER output size: aag 1060 2 116 1 941
=====================  ltl2dba_12_2_REAL.aag =====================
[LOG] Relation determinization time: 0.070223 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 41 AND gates.
[LOG] Size after ABC: 7 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.012196/0 sec (0.012196/0 sec )
[LOG] Nr of iterations: 7 (7 )
[LOG] Total clause computation time: 0.003079/0 sec (0.003079/0.003079 sec )
[LOG] Total clause minimization time: 0.003571/0 sec (0.003571/0.003571 sec )
[LOG] Total clause size reduction: 1758 --> 12 (1758 --> 12 )
[LOG] Average clause size reduction: 251.143 --> 1.71429 (251.143 --> 1.71429 )
[LOG] Overall execution time: 0.074635 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 523 3 68 1 452
Raw AIGER output size: aag 530 2 68 1 460
=====================  ltl2dba_13_2_REAL.aag =====================
[LOG] Relation determinization time: 0.083602 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 16 new AND gates.
[LOG] Size before ABC: 24 AND gates.
[LOG] Size after ABC: 16 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.016845/0 sec (0.016845/0 sec )
[LOG] Nr of iterations: 6 (6 )
[LOG] Total clause computation time: 0.004376/0 sec (0.004376/0.004376 sec )
[LOG] Total clause minimization time: 0.003992/0 sec (0.003992/0.003992 sec )
[LOG] Total clause size reduction: 3210 --> 5 (3210 --> 5 )
[LOG] Average clause size reduction: 535 --> 0.833333 (535 --> 0.833333 )
[LOG] Overall execution time: 0.089786 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.13 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 914 4 108 1 802
Raw AIGER output size: aag 930 3 108 1 818
=====================  ltl2dba_14_2_REAL.aag =====================
[LOG] Relation determinization time: 0.032903 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 10 new AND gates.
[LOG] Size before ABC: 34 AND gates.
[LOG] Size after ABC: 10 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.009365/0 sec (0.009365/0 sec )
[LOG] Nr of iterations: 8 (8 )
[LOG] Total clause computation time: 0.00189/0 sec (0.00189/0.00189 sec )
[LOG] Total clause minimization time: 0.003175/0 sec (0.003175/0.003175 sec )
[LOG] Total clause size reduction: 2128 --> 8 (2128 --> 8 )
[LOG] Average clause size reduction: 266 --> 1 (266 --> 1 )
[LOG] Overall execution time: 0.0366 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 428 4 60 1 364
Raw AIGER output size: aag 438 3 60 1 374
=====================  ltl2dba_16_2_REAL.aag =====================
[LOG] Relation determinization time: 0.085597 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 12 new AND gates.
[LOG] Size before ABC: 27 AND gates.
[LOG] Size after ABC: 11 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.015588/0 sec (0.015588/0 sec )
[LOG] Nr of iterations: 5 (5 )
[LOG] Total clause computation time: 0.003159/0 sec (0.003159/0.003159 sec )
[LOG] Total clause minimization time: 0.004684/0 sec (0.004684/0.004684 sec )
[LOG] Total clause size reduction: 2368 --> 7 (2368 --> 7 )
[LOG] Average clause size reduction: 473.6 --> 1.4 (473.6 --> 1.4 )
[LOG] Overall execution time: 0.092958 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.12 sec (Real time) / 0.11 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 951 3 96 1 852
Raw AIGER output size: aag 962 2 96 1 864
=====================  ltl2dba_17_2_REAL.aag =====================
[LOG] Relation determinization time: 0.908729 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 93 new AND gates.
[LOG] Size before ABC: 140 AND gates.
[LOG] Size after ABC: 93 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.253069/0 sec (0.253069/0 sec )
[LOG] Nr of iterations: 31 (31 )
[LOG] Total clause computation time: 0.077304/0 sec (0.077304/0.077304 sec )
[LOG] Total clause minimization time: 0.154188/0 sec (0.154188/0.154188 sec )
[LOG] Total clause size reduction: 32640 --> 65 (32640 --> 65 )
[LOG] Average clause size reduction: 1052.9 --> 2.09677 (1052.9 --> 2.09677 )
[LOG] Overall execution time: 0.924687 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.12 sec (Real time) / 1.05 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.40 sec (Real time) / 0.39 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.22 sec (Real time) / 0.22 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1658 3 188 1 1467
Raw AIGER output size: aag 1751 2 188 1 1560
=====================  ltl2dba_18_2_REAL.aag =====================
[LOG] Relation determinization time: 0.131505 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 12 new AND gates.
[LOG] Size before ABC: 47 AND gates.
[LOG] Size after ABC: 12 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.023315/0 sec (0.023315/0 sec )
[LOG] Nr of iterations: 7 (7 )
[LOG] Total clause computation time: 0.00607/0 sec (0.00607/0.00607 sec )
[LOG] Total clause minimization time: 0.007759/0 sec (0.007759/0.007759 sec )
[LOG] Total clause size reduction: 4140 --> 12 (4140 --> 12 )
[LOG] Average clause size reduction: 591.429 --> 1.71429 (591.429 --> 1.71429 )
[LOG] Overall execution time: 0.139069 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.30 sec (Real time) / 0.27 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.16 sec (Real time) / 0.16 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.13 sec (Real time) / 0.13 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1075 4 104 1 967
Raw AIGER output size: aag 1087 3 104 1 979
=====================  ltl2dba_19_2_REAL.aag =====================
[LOG] Relation determinization time: 0.263362 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 18 new AND gates.
[LOG] Size before ABC: 29 AND gates.
[LOG] Size after ABC: 18 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.094883/0 sec (0.094883/0 sec )
[LOG] Nr of iterations: 8 (8 )
[LOG] Total clause computation time: 0.037979/0 sec (0.037979/0.037979 sec )
[LOG] Total clause minimization time: 0.047986/0 sec (0.047986/0.047986 sec )
[LOG] Total clause size reduction: 3605 --> 17 (3605 --> 17 )
[LOG] Average clause size reduction: 450.625 --> 2.125 (450.625 --> 2.125 )
[LOG] Overall execution time: 0.271721 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.43 sec (Real time) / 0.38 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.15 sec (Real time) / 0.15 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 795 3 132 1 660
Raw AIGER output size: aag 813 2 132 1 678
=====================  ltl2dba_20_2_REAL.aag =====================
[LOG] Relation determinization time: 0.185353 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 64 new AND gates.
[LOG] Size before ABC: 79 AND gates.
[LOG] Size after ABC: 64 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.027394/0 sec (0.027394/0 sec )
[LOG] Nr of iterations: 6 (6 )
[LOG] Total clause computation time: 0.011804/0 sec (0.011804/0.011804 sec )
[LOG] Total clause minimization time: 0.004631/0 sec (0.004631/0.004631 sec )
[LOG] Total clause size reduction: 3950 --> 8 (3950 --> 8 )
[LOG] Average clause size reduction: 658.333 --> 1.33333 (658.333 --> 1.33333 )
[LOG] Overall execution time: 0.194041 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.37 sec (Real time) / 0.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.19 sec (Real time) / 0.19 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.24 sec (Real time) / 0.23 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1178 5 108 1 1065
Raw AIGER output size: aag 1242 4 108 1 1129
=====================  ltl2dpa_01_2_REAL.aag =====================
[LOG] Relation determinization time: 0.28249 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 77 new AND gates.
[LOG] Size before ABC: 243 AND gates.
[LOG] Size after ABC: 77 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.159703/0 sec (0.040826/0 sec, 0.086099/0 sec, 0.032778/0 sec )
[LOG] Nr of iterations: 56 (18, 33, 5 )
[LOG] Total clause computation time: 0.035043/0 sec (0.006377/0.006377 sec, 0.022303/0.022303 sec, 0.006363/0.006363 sec )
[LOG] Total clause minimization time: 0.088148/0 sec (0.022074/0.022074 sec, 0.052296/0.052296 sec, 0.013778/0.013778 sec )
[LOG] Total clause size reduction: 33990 --> 127 (12682 --> 36, 19264 --> 83, 2044 --> 8 )
[LOG] Average clause size reduction: 606.964 --> 2.26786 (704.556 --> 2, 583.758 --> 2.51515, 408.8 --> 1.6 )
[LOG] Overall execution time: 0.293928 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.47 sec (Real time) / 0.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.21 sec (Real time) / 0.20 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1297 4 172 1 1121
Raw AIGER output size: aag 1374 1 172 1 1198
=====================  ltl2dpa_02_2_REAL.aag =====================
[LOG] Relation determinization time: 0.030537 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 12 new AND gates.
[LOG] Size before ABC: 51 AND gates.
[LOG] Size after ABC: 11 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.014896/0 sec (0.008933/0 sec, 0.005963/0 sec )
[LOG] Nr of iterations: 14 (11, 3 )
[LOG] Total clause computation time: 0.002554/0 sec (0.001599/0.001599 sec, 0.000955/0.000955 sec )
[LOG] Total clause minimization time: 0.005769/0 sec (0.003742/0.003742 sec, 0.002027/0.002027 sec )
[LOG] Total clause size reduction: 3118 --> 24 (2600 --> 21, 518 --> 3 )
[LOG] Average clause size reduction: 222.714 --> 1.71429 (236.364 --> 1.90909, 172.667 --> 1 )
[LOG] Overall execution time: 0.033182 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 385 4 60 1 321
Raw AIGER output size: aag 396 2 60 1 333
=====================  ltl2dpa_03_2_REAL.aag =====================
[LOG] Relation determinization time: 276.456 sec CPU time.
[LOG] Relation determinization time: 277 sec real time.
[LOG] Final circuit size: 1538 new AND gates.
[LOG] Size before ABC: 1857 AND gates.
[LOG] Size after ABC: 1538 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 264.284/265 sec (57.2675/57 sec, 102.039/103 sec, 104.978/105 sec )
[LOG] Nr of iterations: 327 (59, 116, 152 )
[LOG] Total clause computation time: 21.0038/24 sec (1.36586/1.36586 sec, 4.67959/4.67959 sec, 14.9583/14.9583 sec )
[LOG] Total clause minimization time: 242.876/241 sec (55.7984/55.7984 sec, 97.2152/97.2152 sec, 89.8623/89.8623 sec )
[LOG] Total clause size reduction: 360376 --> 1425 (78880 --> 207, 131100 --> 463, 150396 --> 755 )
[LOG] Average clause size reduction: 1102.07 --> 4.3578 (1336.95 --> 3.50847, 1130.17 --> 3.99138, 989.447 --> 4.96711 )
[LOG] Overall execution time: 276.502 sec CPU time.
[LOG] Overall execution time: 277 sec real time.
Synthesis time: 277.77 sec (Real time) / 275.05 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.88 sec (Real time) / 0.87 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.08 sec (Real time) / 1.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2212 6 280 1 1926
Raw AIGER output size: aag 3750 3 280 1 3464
=====================  ltl2dpa_04_2_REAL.aag =====================
[LOG] Relation determinization time: 0.015308 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 6 new AND gates.
[LOG] Size before ABC: 30 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.007432/0 sec (0.003956/0 sec, 0.003476/0 sec )
[LOG] Nr of iterations: 13 (9, 4 )
[LOG] Total clause computation time: 0.001654/0 sec (0.000851/0.000851 sec, 0.000803/0.000803 sec )
[LOG] Total clause minimization time: 0.001888/0 sec (0.000993/0.000993 sec, 0.000895/0.000895 sec )
[LOG] Total clause size reduction: 1889 --> 20 (1376 --> 16, 513 --> 4 )
[LOG] Average clause size reduction: 145.308 --> 1.53846 (152.889 --> 1.77778, 128.25 --> 1 )
[LOG] Overall execution time: 0.017611 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 289 4 48 1 237
Raw AIGER output size: aag 294 2 48 1 243
=====================  ltl2dpa_05_2_REAL.aag =====================
[LOG] Relation determinization time: 0.013277 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 14 new AND gates.
[LOG] Size before ABC: 58 AND gates.
[LOG] Size after ABC: 13 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.007647/0 sec (0.005134/0 sec, 0.002513/0 sec )
[LOG] Nr of iterations: 15 (13, 2 )
[LOG] Total clause computation time: 0.00122/0 sec (0.000914/0.000914 sec, 0.000306/0.000306 sec )
[LOG] Total clause minimization time: 0.002579/0 sec (0.002113/0.002113 sec, 0.000466/0.000466 sec )
[LOG] Total clause size reduction: 2443 --> 34 (2256 --> 33, 187 --> 1 )
[LOG] Average clause size reduction: 162.867 --> 2.26667 (173.538 --> 2.53846, 93.5 --> 0.5 )
[LOG] Overall execution time: 0.015602 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 281 4 52 1 225
Raw AIGER output size: aag 294 2 52 1 239
=====================  ltl2dpa_06_2_REAL.aag =====================
[LOG] Relation determinization time: 0.015647 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 16 new AND gates.
[LOG] Size before ABC: 29 AND gates.
[LOG] Size after ABC: 16 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.0079/0 sec (0.004307/0 sec, 0.003593/0 sec )
[LOG] Nr of iterations: 12 (9, 3 )
[LOG] Total clause computation time: 0.00133/0 sec (0.000742/0.000742 sec, 0.000588/0.000588 sec )
[LOG] Total clause minimization time: 0.002475/0 sec (0.001378/0.001378 sec, 0.001097/0.001097 sec )
[LOG] Total clause size reduction: 1618 --> 16 (1296 --> 14, 322 --> 2 )
[LOG] Average clause size reduction: 134.833 --> 1.33333 (144 --> 1.55556, 107.333 --> 0.666667 )
[LOG] Overall execution time: 0.017624 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 240 5 44 1 191
Raw AIGER output size: aag 256 3 44 1 207
=====================  ltl2dpa_07_2_REAL.aag =====================
[LOG] Relation determinization time: 0.027952 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 66 new AND gates.
[LOG] Size before ABC: 81 AND gates.
[LOG] Size after ABC: 65 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.012542/0 sec (0.007112/0 sec, 0.00543/0 sec )
[LOG] Nr of iterations: 10 (8, 2 )
[LOG] Total clause computation time: 0.002149/0 sec (0.001222/0.001222 sec, 0.000927/0.000927 sec )
[LOG] Total clause minimization time: 0.003476/0 sec (0.00237/0.00237 sec, 0.001106/0.001106 sec )
[LOG] Total clause size reduction: 2111 --> 17 (1848 --> 15, 263 --> 2 )
[LOG] Average clause size reduction: 211.1 --> 1.7 (231 --> 1.875, 131.5 --> 1 )
[LOG] Overall execution time: 0.031431 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 391 5 60 1 326
Raw AIGER output size: aag 456 3 60 1 392
=====================  ltl2dpa_08_2_REAL.aag =====================
[LOG] Relation determinization time: 0.040543 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 38 new AND gates.
[LOG] Size before ABC: 60 AND gates.
[LOG] Size after ABC: 38 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.020155/0 sec (0.010146/0 sec, 0.010009/0 sec )
[LOG] Nr of iterations: 16 (12, 4 )
[LOG] Total clause computation time: 0.003917/0 sec (0.001913/0.001913 sec, 0.002004/0.002004 sec )
[LOG] Total clause minimization time: 0.009944/0 sec (0.005151/0.005151 sec, 0.004793/0.004793 sec )
[LOG] Total clause size reduction: 3875 --> 34 (3047 --> 29, 828 --> 5 )
[LOG] Average clause size reduction: 242.188 --> 2.125 (253.917 --> 2.41667, 207 --> 1.25 )
[LOG] Overall execution time: 0.043535 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 406 4 68 1 334
Raw AIGER output size: aag 444 2 68 1 372
=====================  ltl2dpa_09_2_REAL.aag =====================
[LOG] Relation determinization time: 0.032288 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 56 new AND gates.
[LOG] Size before ABC: 72 AND gates.
[LOG] Size after ABC: 56 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.015593/0 sec (0.008141/0 sec, 0.007452/0 sec )
[LOG] Nr of iterations: 12 (8, 4 )
[LOG] Total clause computation time: 0.003634/0 sec (0.001331/0.001331 sec, 0.002303/0.002303 sec )
[LOG] Total clause minimization time: 0.004874/0 sec (0.002941/0.002941 sec, 0.001933/0.001933 sec )
[LOG] Total clause size reduction: 2657 --> 18 (1862 --> 15, 795 --> 3 )
[LOG] Average clause size reduction: 221.417 --> 1.5 (232.75 --> 1.875, 198.75 --> 0.75 )
[LOG] Overall execution time: 0.035787 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 393 5 60 1 328
Raw AIGER output size: aag 449 3 60 1 384
=====================  ltl2dpa_10_2_REAL.aag =====================
[LOG] Relation determinization time: 0.623744 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 116 new AND gates.
[LOG] Size before ABC: 249 AND gates.
[LOG] Size after ABC: 116 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.343546/0 sec (0.083345/0 sec, 0.154956/0 sec, 0.105245/0 sec )
[LOG] Nr of iterations: 53 (15, 25, 13 )
[LOG] Total clause computation time: 0.07283/0 sec (0.016412/0.016412 sec, 0.042561/0.042561 sec, 0.013857/0.013857 sec )
[LOG] Total clause minimization time: 0.212569/0 sec (0.05117/0.05117 sec, 0.090616/0.090616 sec, 0.070783/0.070783 sec )
[LOG] Total clause size reduction: 45350 --> 128 (14882 --> 34, 21168 --> 68, 9300 --> 26 )
[LOG] Average clause size reduction: 855.66 --> 2.41509 (992.133 --> 2.26667, 846.72 --> 2.72, 715.385 --> 2 )
[LOG] Overall execution time: 0.642677 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.83 sec (Real time) / 0.75 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.29 sec (Real time) / 0.29 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1745 5 236 1 1504
Raw AIGER output size: aag 1861 2 236 1 1620
=====================  ltl2dpa_11_2_REAL.aag =====================
[LOG] Relation determinization time: 0.049565 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 84 new AND gates.
[LOG] Size before ABC: 129 AND gates.
[LOG] Size after ABC: 84 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.029267/0 sec (0.010612/0 sec, 0.018655/0 sec )
[LOG] Nr of iterations: 22 (10, 12 )
[LOG] Total clause computation time: 0.006231/0 sec (0.002149/0.002149 sec, 0.004082/0.004082 sec )
[LOG] Total clause minimization time: 0.015797/0 sec (0.004742/0.004742 sec, 0.011055/0.011055 sec )
[LOG] Total clause size reduction: 5429 --> 64 (2448 --> 24, 2981 --> 40 )
[LOG] Average clause size reduction: 246.773 --> 2.90909 (244.8 --> 2.4, 248.417 --> 3.33333 )
[LOG] Overall execution time: 0.052902 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 410 5 68 1 337
Raw AIGER output size: aag 494 3 68 1 421
=====================  ltl2dpa_12_2_REAL.aag =====================
[LOG] Relation determinization time: 1.02484 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 239 new AND gates.
[LOG] Size before ABC: 395 AND gates.
[LOG] Size after ABC: 239 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.760313/1 sec (0.124955/1 sec, 0.235739/0 sec, 0.155221/0 sec, 0.244398/0 sec )
[LOG] Nr of iterations: 103 (33, 33, 20, 17 )
[LOG] Total clause computation time: 0.188491/0 sec (0.025241/0.025241 sec, 0.05257/0.05257 sec, 0.035788/0.035788 sec, 0.074892/0.074892 sec )
[LOG] Total clause minimization time: 0.50123/1 sec (0.08079/0.08079 sec, 0.168718/0.168718 sec, 0.104116/0.104116 sec, 0.147606/0.147606 sec )
[LOG] Total clause size reduction: 88746 --> 264 (34496 --> 64, 27456 --> 106, 14554 --> 57, 12240 --> 37 )
[LOG] Average clause size reduction: 861.612 --> 2.56311 (1045.33 --> 1.93939, 832 --> 3.21212, 727.7 --> 2.85, 720 --> 2.17647 )
[LOG] Overall execution time: 1.04197 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.27 sec (Real time) / 1.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.32 sec (Real time) / 0.32 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.19 sec (Real time) / 0.17 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1699 6 228 1 1465
Raw AIGER output size: aag 1938 2 228 1 1704
=====================  ltl2dpa_13_2_REAL.aag =====================
[LOG] Relation determinization time: 2.29893 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 643 new AND gates.
[LOG] Size before ABC: 1074 AND gates.
[LOG] Size after ABC: 643 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 1.28876/1 sec (0.19749/0 sec, 0.129688/0 sec, 0.961578/1 sec )
[LOG] Nr of iterations: 173 (55, 11, 107 )
[LOG] Total clause computation time: 0.340983/1 sec (0.046766/0.046766 sec, 0.022559/0.022559 sec, 0.271658/0.271658 sec )
[LOG] Total clause minimization time: 0.819883/0 sec (0.117587/0.117587 sec, 0.056927/0.056927 sec, 0.645369/0.645369 sec )
[LOG] Total clause size reduction: 207504 --> 606 (70686 --> 141, 13010 --> 28, 123808 --> 437 )
[LOG] Average clause size reduction: 1199.45 --> 3.50289 (1285.2 --> 2.56364, 1182.73 --> 2.54545, 1157.08 --> 4.08411 )
[LOG] Overall execution time: 2.34096 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 4.22 sec (Real time) / 2.51 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.93 sec (Real time) / 0.92 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.23 sec (Real time) / 2.21 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2851 5 376 1 2470
Raw AIGER output size: aag 3494 2 376 1 3113
=====================  ltl2dpa_14_2_REAL.aag =====================
[LOG] Relation determinization time: 0.361398 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 203 new AND gates.
[LOG] Size before ABC: 321 AND gates.
[LOG] Size after ABC: 203 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.232235/0 sec (0.039986/0 sec, 0.149768/0 sec, 0.042481/0 sec )
[LOG] Nr of iterations: 64 (15, 39, 10 )
[LOG] Total clause computation time: 0.045613/0 sec (0.006678/0.006678 sec, 0.029469/0.029469 sec, 0.009466/0.009466 sec )
[LOG] Total clause minimization time: 0.139135/0 sec (0.019817/0.019817 sec, 0.103182/0.103182 sec, 0.016136/0.016136 sec )
[LOG] Total clause size reduction: 50104 --> 173 (14028 --> 32, 29830 --> 129, 6246 --> 12 )
[LOG] Average clause size reduction: 782.875 --> 2.70312 (935.2 --> 2.13333, 764.872 --> 3.30769, 624.6 --> 1.2 )
[LOG] Overall execution time: 0.377378 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.57 sec (Real time) / 0.52 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.29 sec (Real time) / 0.29 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1566 4 216 1 1346
Raw AIGER output size: aag 1769 1 216 1 1549
=====================  ltl2dpa_15_2_REAL.aag =====================
[LOG] Relation determinization time: 0.050794 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 102 new AND gates.
[LOG] Size before ABC: 164 AND gates.
[LOG] Size after ABC: 102 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.033128/0 sec (0.015131/0 sec, 0.017997/0 sec )
[LOG] Nr of iterations: 39 (26, 13 )
[LOG] Total clause computation time: 0.007112/0 sec (0.002812/0.002812 sec, 0.0043/0.0043 sec )
[LOG] Total clause minimization time: 0.019734/0 sec (0.008933/0.008933 sec, 0.010801/0.010801 sec )
[LOG] Total clause size reduction: 9941 --> 100 (6725 --> 64, 3216 --> 36 )
[LOG] Average clause size reduction: 254.897 --> 2.5641 (258.654 --> 2.46154, 247.385 --> 2.76923 )
[LOG] Overall execution time: 0.054164 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 404 4 68 1 332
Raw AIGER output size: aag 506 2 68 1 434
=====================  ltl2dpa_16_2_REAL.aag =====================
[LOG] Relation determinization time: 0.083642 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 29 new AND gates.
[LOG] Size before ABC: 66 AND gates.
[LOG] Size after ABC: 29 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.034745/0 sec (0.012721/0 sec, 0.022024/0 sec )
[LOG] Nr of iterations: 18 (10, 8 )
[LOG] Total clause computation time: 0.009842/0 sec (0.003445/0.003445 sec, 0.006397/0.006397 sec )
[LOG] Total clause minimization time: 0.012796/0 sec (0.002966/0.002966 sec, 0.00983/0.00983 sec )
[LOG] Total clause size reduction: 5929 --> 35 (3339 --> 17, 2590 --> 18 )
[LOG] Average clause size reduction: 329.389 --> 1.94444 (333.9 --> 1.7, 323.75 --> 2.25 )
[LOG] Overall execution time: 0.088737 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.09 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 615 5 84 1 526
Raw AIGER output size: aag 644 3 84 1 555
=====================  ltl2dpa_17_2_REAL.aag =====================
[LOG] Relation determinization time: 5.01209 sec CPU time.
[LOG] Relation determinization time: 6 sec real time.
[LOG] Final circuit size: 699 new AND gates.
[LOG] Size before ABC: 976 AND gates.
[LOG] Size after ABC: 699 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 2.96426/3 sec (0.402272/1 sec, 2.56199/2 sec )
[LOG] Nr of iterations: 104 (16, 88 )
[LOG] Total clause computation time: 1.21182/0 sec (0.253386/0.253386 sec, 0.958431/0.958431 sec )
[LOG] Total clause minimization time: 1.65684/2 sec (0.111067/0.111067 sec, 1.54577/1.54577 sec )
[LOG] Total clause size reduction: 236247 --> 315 (34755 --> 41, 201492 --> 274 )
[LOG] Average clause size reduction: 2271.61 --> 3.02885 (2172.19 --> 2.5625, 2289.68 --> 3.11364 )
[LOG] Overall execution time: 5.04207 sec CPU time.
[LOG] Overall execution time: 6 sec real time.
Synthesis time: 5.36 sec (Real time) / 5.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.87 sec (Real time) / 0.86 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.26 sec (Real time) / 1.26 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2673 5 272 1 2396
Raw AIGER output size: aag 3372 3 272 1 3095
=====================  ltl2dpa_18_2_REAL.aag =====================
[LOG] Relation determinization time: 8.48765 sec CPU time.
[LOG] Relation determinization time: 9 sec real time.
[LOG] Final circuit size: 93 new AND gates.
[LOG] Size before ABC: 142 AND gates.
[LOG] Size after ABC: 93 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 4.55247/5 sec (1.30646/1 sec, 3.24601/4 sec )
[LOG] Nr of iterations: 22 (10, 12 )
[LOG] Total clause computation time: 1.2448/1 sec (0.760511/0.760511 sec, 0.484292/0.484292 sec )
[LOG] Total clause minimization time: 3.16696/4 sec (0.481323/0.481323 sec, 2.68564/2.68564 sec )
[LOG] Total clause size reduction: 72069 --> 52 (32436 --> 19, 39633 --> 33 )
[LOG] Average clause size reduction: 3275.86 --> 2.36364 (3243.6 --> 1.9, 3302.75 --> 2.75 )
[LOG] Overall execution time: 8.53635 sec CPU time.
[LOG] Overall execution time: 9 sec real time.
Synthesis time: 8.76 sec (Real time) / 8.60 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 1.45 sec (Real time) / 1.44 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.40 sec (Real time) / 1.38 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4211 5 340 1 3866
Raw AIGER output size: aag 4304 3 340 1 3959
=====================  moving_obstacle_8x8_0glitches.aag =====================
[LOG] Relation determinization time: 12.9285 sec CPU time.
[LOG] Relation determinization time: 13 sec real time.
[LOG] Final circuit size: 1036 new AND gates.
[LOG] Size before ABC: 1113 AND gates.
[LOG] Size after ABC: 1036 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 11.834/12 sec (0.871469/1 sec, 3.54406/3 sec, 2.22095/2 sec, 5.1437/6 sec, 0.053872/0 sec )
[LOG] Nr of iterations: 230 (47, 89, 33, 54, 7 )
[LOG] Total clause computation time: 0.799337/1 sec (0.084662/0.084662 sec, 0.143948/0.143948 sec, 0.227495/0.227495 sec, 0.333866/0.333866 sec, 0.009366/0.009366 sec )
[LOG] Total clause minimization time: 10.868/11 sec (0.760985/0.760985 sec, 3.36601/3.36601 sec, 1.95826/1.95826 sec, 4.77683/4.77683 sec, 0.005907/0.005907 sec )
[LOG] Total clause size reduction: 74925 --> 901 (15410 --> 177, 29392 --> 401, 10624 --> 112, 17543 --> 205, 1956 --> 6 )
[LOG] Average clause size reduction: 325.761 --> 3.91739 (327.872 --> 3.76596, 330.247 --> 4.50562, 321.939 --> 3.39394, 324.87 --> 3.7963, 279.429 --> 0.857143 )
[LOG] Overall execution time: 12.9374 sec CPU time.
[LOG] Overall execution time: 13 sec real time.
Synthesis time: 13.25 sec (Real time) / 13.08 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.32 sec (Real time) / 0.32 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 35.56 sec (Real time) / 35.38 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 342 17 19 1 306
Raw AIGER output size: aag 1378 12 19 1 1342
=====================  moving_obstacle_16x16_3glitches.aag =====================
Synthesis time: 10000.27 sec (Real time) / 9964.65 sec (User CPU time)
Timeout: 1
=====================  driver_a8y.aag =====================
[LOG] Relation determinization time: 2.01979 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 157 new AND gates.
[LOG] Size before ABC: 188 AND gates.
[LOG] Size after ABC: 81 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.75007/1 sec (0.027522/0 sec, 0.033728/0 sec, 0.018119/0 sec, 0.017064/0 sec, 0.016426/0 sec, 0.023711/0 sec, 0.016581/0 sec, 0.016626/0 sec, 0.016687/0 sec, 0.016159/0 sec, 0.016839/1 sec, 0.017084/0 sec, 0.016834/0 sec, 0.016846/0 sec, 0.016953/0 sec, 0.016947/0 sec, 0.01781/0 sec, 0.018091/0 sec, 0.016351/0 sec, 0.025214/0 sec, 0.018998/0 sec, 0.015822/0 sec, 0.026858/0 sec, 0.016956/0 sec, 0.017166/0 sec, 0.017062/0 sec, 0.020767/0 sec, 0.018452/0 sec, 0.019444/0 sec, 0.02486/0 sec, 0.024989/0 sec, 0.024544/0 sec, 0.019923/0 sec, 0.019689/0 sec, 0.020085/0 sec, 0.025639/0 sec, 0.025599/0 sec, 0.024272/0 sec, 0.019871/0 sec, 0.021358/0 sec, 0.020731/0 sec, 0.026211/0 sec, 0.025352/0 sec, 0.023549/0 sec, 0.020317/0 sec, 0.01904/0 sec, 0.019896/0 sec, 0.026011/0 sec, 0.025946/0 sec, 0.024834/0 sec, 0.020503/0 sec, 0.020964/0 sec, 0.021395/0 sec, 0.026762/0 sec, 0.027032/0 sec, 0.024492/0 sec, 0.019458/0 sec, 0.019735/0 sec, 0.025474/0 sec, 0.026606/0 sec, 0.026847/0 sec, 0.021749/0 sec, 0.021552/0 sec, 0.022002/0 sec, 0.021525/0 sec, 0.022228/0 sec, 0.021958/0 sec, 0.020682/0 sec, 0.02082/0 sec, 0.020944/0 sec, 0.021835/0 sec, 0.021669/0 sec, 0.021736/0 sec, 0.025102/0 sec, 0.020867/0 sec, 0.023229/0 sec, 0.024592/0 sec, 0.024231/0 sec, 0.022932/0 sec, 0.024348/0 sec, 0.030969/0 sec )
[LOG] Nr of iterations: 124 (5, 7, 2, 2, 1, 2, 2, 2, 2, 1, 1, 2, 2, 2, 2, 2, 2, 2, 1, 5, 3, 2, 7, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 1, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.23459/0 sec (0.003541/0.003541 sec, 0.005185/0.005185 sec, 0.00207/0.00207 sec, 0.001942/0.001942 sec, 0.002146/0.002146 sec, 0.002533/0.002533 sec, 0.001833/0.001833 sec, 0.001893/0.001893 sec, 0.001877/0.001877 sec, 0.002518/0.002518 sec, 0.00151/0.00151 sec, 0.001563/0.001563 sec, 0.00162/0.00162 sec, 0.001549/0.001549 sec, 0.001541/0.001541 sec, 0.001539/0.001539 sec, 0.001672/0.001672 sec, 0.001601/0.001601 sec, 0.001745/0.001745 sec, 0.003329/0.003329 sec, 0.00177/0.00177 sec, 0.001217/0.001217 sec, 0.004017/0.004017 sec, 0.002376/0.002376 sec, 0.00236/0.00236 sec, 0.002577/0.002577 sec, 0.002577/0.002577 sec, 0.003103/0.003103 sec, 0.003159/0.003159 sec, 0.003193/0.003193 sec, 0.00316/0.00316 sec, 0.00336/0.00336 sec, 0.002513/0.002513 sec, 0.003194/0.003194 sec, 0.003652/0.003652 sec, 0.003133/0.003133 sec, 0.003196/0.003196 sec, 0.002743/0.002743 sec, 0.00245/0.00245 sec, 0.003086/0.003086 sec, 0.003731/0.003731 sec, 0.003831/0.003831 sec, 0.003645/0.003645 sec, 0.003201/0.003201 sec, 0.002811/0.002811 sec, 0.002768/0.002768 sec, 0.003083/0.003083 sec, 0.003258/0.003258 sec, 0.003405/0.003405 sec, 0.003059/0.003059 sec, 0.002873/0.002873 sec, 0.003129/0.003129 sec, 0.003531/0.003531 sec, 0.003538/0.003538 sec, 0.003528/0.003528 sec, 0.003156/0.003156 sec, 0.002953/0.002953 sec, 0.002548/0.002548 sec, 0.003456/0.003456 sec, 0.003776/0.003776 sec, 0.003605/0.003605 sec, 0.003493/0.003493 sec, 0.003327/0.003327 sec, 0.00329/0.00329 sec, 0.003256/0.003256 sec, 0.003351/0.003351 sec, 0.003224/0.003224 sec, 0.003104/0.003104 sec, 0.003392/0.003392 sec, 0.003351/0.003351 sec, 0.003351/0.003351 sec, 0.003313/0.003313 sec, 0.003158/0.003158 sec, 0.003307/0.003307 sec, 0.002813/0.002813 sec, 0.00282/0.00282 sec, 0.003108/0.003108 sec, 0.002894/0.002894 sec, 0.00296/0.00296 sec, 0.003675/0.003675 sec, 0.004475/0.004475 sec )
[LOG] Total clause minimization time: 0.075084/0 sec (0.004751/0.004751 sec, 0.011347/0.011347 sec, 0.001661/0.001661 sec, 0.001204/0.001204 sec, 0/0 sec, 0.001076/0.001076 sec, 0.001115/0.001115 sec, 0.001166/0.001166 sec, 0.001393/0.001393 sec, 0/0 sec, 0/0 sec, 0.001163/0.001163 sec, 0.001448/0.001448 sec, 0.001192/0.001192 sec, 0.001437/0.001437 sec, 0.001594/0.001594 sec, 0.002051/0.002051 sec, 0.002209/0.002209 sec, 0/0 sec, 0.007876/0.007876 sec, 0.003274/0.003274 sec, 0.000587/0.000587 sec, 0.008718/0.008718 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.003388/0.003388 sec, 0/0 sec, 0.002561/0.002561 sec, 0.002624/0.002624 sec, 0.002262/0.002262 sec, 0.002948/0.002948 sec, 0.003343/0.003343 sec, 0.002696/0.002696 sec )
[LOG] Total clause size reduction: 72748 --> 51 (9744 --> 4, 11730 --> 17, 1954 --> 0, 1953 --> 0, 0 --> 0, 1951 --> 0, 1950 --> 0, 1949 --> 0, 1948 --> 0, 0 --> 0, 0 --> 0, 1862 --> 0, 1861 --> 0, 1860 --> 0, 1859 --> 0, 1858 --> 0, 1857 --> 0, 1856 --> 0, 0 --> 0, 5452 --> 12, 2718 --> 2, 1358 --> 0, 8142 --> 14, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1287 --> 1, 0 --> 0, 1271 --> 0, 1270 --> 0, 1269 --> 0, 1264 --> 0, 1263 --> 0, 1262 --> 1 )
[LOG] Average clause size reduction: 586.677 --> 0.41129 (1948.8 --> 0.8, 1675.71 --> 2.42857, 977 --> 0, 976.5 --> 0, 0 --> 0, 975.5 --> 0, 975 --> 0, 974.5 --> 0, 974 --> 0, 0 --> 0, 0 --> 0, 931 --> 0, 930.5 --> 0, 930 --> 0, 929.5 --> 0, 929 --> 0, 928.5 --> 0, 928 --> 0, 0 --> 0, 1090.4 --> 2.4, 906 --> 0.666667, 679 --> 0, 1163.14 --> 2, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 643.5 --> 0.5, 0 --> 0, 635.5 --> 0, 635 --> 0, 634.5 --> 0, 632 --> 0, 631.5 --> 0, 631 --> 0.5 )
[LOG] Overall execution time: 2.03508 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.20 sec (Real time) / 2.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.16 sec (Real time) / 0.15 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.46 sec (Real time) / 0.45 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2449 180 327 1 1942
Raw AIGER output size: aag 2530 98 327 1 2099
=====================  driver_b8y.aag =====================
[LOG] Relation determinization time: 1.62178 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 166 new AND gates.
[LOG] Size before ABC: 211 AND gates.
[LOG] Size after ABC: 91 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.39596/1 sec (0.026427/0 sec, 0.016239/0 sec, 0.015066/0 sec, 0.015717/0 sec, 0.015801/0 sec, 0.015628/0 sec, 0.015972/0 sec, 0.016086/0 sec, 0.016911/0 sec, 0.014846/0 sec, 0.015915/0 sec, 0.016402/0 sec, 0.017967/0 sec, 0.016702/0 sec, 0.016206/0 sec, 0.017224/0 sec, 0.014984/0 sec, 0.014393/0 sec, 0.019056/0 sec, 0.018668/0 sec, 0.018622/0 sec, 0.01771/0 sec, 0.01617/0 sec, 0.014169/0 sec, 0.015479/0 sec, 0.01704/0 sec, 0.018662/0 sec, 0.019414/0 sec, 0.019378/0 sec, 0.016419/0 sec, 0.014689/0 sec, 0.015446/0 sec, 0.015222/0 sec, 0.019034/0 sec, 0.018989/0 sec, 0.019122/0 sec, 0.017481/0 sec, 0.016047/0 sec, 0.015799/0 sec, 0.01595/0 sec, 0.015855/0 sec, 0.016268/0 sec, 0.016075/0 sec, 0.017184/0 sec, 0.016244/0 sec, 0.016819/0 sec, 0.016829/0 sec, 0.017066/0 sec, 0.016475/0 sec, 0.017572/0 sec, 0.017805/0 sec, 0.017634/0 sec, 0.016182/0 sec, 0.017573/0 sec, 0.017191/0 sec, 0.016767/0 sec, 0.017223/0 sec, 0.017508/0 sec, 0.016826/0 sec, 0.016832/0 sec, 0.016812/0 sec, 0.017083/0 sec, 0.016168/0 sec, 0.017368/0 sec, 0.017136/0 sec, 0.017284/0 sec, 0.016791/0 sec, 0.017059/0 sec, 0.017114/0 sec, 0.017079/1 sec, 0.01706/0 sec, 0.017241/0 sec, 0.017163/0 sec, 0.017013/0 sec, 0.016447/0 sec, 0.017283/0 sec, 0.027922/0 sec, 0.019768/0 sec, 0.015417/0 sec, 0.029708/0 sec, 0.016065/0 sec )
[LOG] Nr of iterations: 129 (7, 3, 2, 2, 2, 2, 2, 2, 2, 1, 2, 2, 2, 2, 2, 3, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 2, 2, 1, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 7, 5, 2, 9, 1 )
[LOG] Total clause computation time: 0.142842/0 sec (0.004173/0.004173 sec, 0.001587/0.001587 sec, 0.00122/0.00122 sec, 0.0012/0.0012 sec, 0.001247/0.001247 sec, 0.001379/0.001379 sec, 0.001303/0.001303 sec, 0.001265/0.001265 sec, 0.00222/0.00222 sec, 0.001465/0.001465 sec, 0.001395/0.001395 sec, 0.001577/0.001577 sec, 0.001439/0.001439 sec, 0.001498/0.001498 sec, 0.001114/0.001114 sec, 0.001723/0.001723 sec, 0.001484/0.001484 sec, 0.001657/0.001657 sec, 0.001777/0.001777 sec, 0.00177/0.00177 sec, 0.001823/0.001823 sec, 0.001599/0.001599 sec, 0.00151/0.00151 sec, 0.001527/0.001527 sec, 0.001397/0.001397 sec, 0.001908/0.001908 sec, 0.001795/0.001795 sec, 0.001795/0.001795 sec, 0.001894/0.001894 sec, 0.001632/0.001632 sec, 0.001336/0.001336 sec, 0.001615/0.001615 sec, 0.001799/0.001799 sec, 0.001796/0.001796 sec, 0.001812/0.001812 sec, 0.001844/0.001844 sec, 0.001554/0.001554 sec, 0.00157/0.00157 sec, 0.001505/0.001505 sec, 0.001555/0.001555 sec, 0.001501/0.001501 sec, 0.001602/0.001602 sec, 0.001606/0.001606 sec, 0.001946/0.001946 sec, 0.001729/0.001729 sec, 0.001978/0.001978 sec, 0.001904/0.001904 sec, 0.002016/0.002016 sec, 0.001891/0.001891 sec, 0.001302/0.001302 sec, 0.001271/0.001271 sec, 0.001327/0.001327 sec, 0.000987/0.000987 sec, 0.001258/0.001258 sec, 0.001315/0.001315 sec, 0.001292/0.001292 sec, 0.001261/0.001261 sec, 0.00257/0.00257 sec, 0.001479/0.001479 sec, 0.001458/0.001458 sec, 0.001519/0.001519 sec, 0.001462/0.001462 sec, 0.001541/0.001541 sec, 0.0017/0.0017 sec, 0.001585/0.001585 sec, 0.002135/0.002135 sec, 0.001764/0.001764 sec, 0.002215/0.002215 sec, 0.002068/0.002068 sec, 0.002109/0.002109 sec, 0.002325/0.002325 sec, 0.001908/0.001908 sec, 0.002207/0.002207 sec, 0.002205/0.002205 sec, 0.002027/0.002027 sec, 0.001986/0.001986 sec, 0.004637/0.004637 sec, 0.002207/0.002207 sec, 0.00085/0.00085 sec, 0.004948/0.004948 sec, 0.001992/0.001992 sec )
[LOG] Total clause minimization time: 0.064741/0 sec (0.009928/0.009928 sec, 0.002277/0.002277 sec, 0.001262/0.001262 sec, 0.001707/0.001707 sec, 0.00124/0.00124 sec, 0.00116/0.00116 sec, 0.001273/0.001273 sec, 0.001188/0.001188 sec, 0.001859/0.001859 sec, 0/0 sec, 0.001571/0.001571 sec, 0.001601/0.001601 sec, 0.001695/0.001695 sec, 0.00129/0.00129 sec, 0.001359/0.001359 sec, 0.002175/0.002175 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.001138/0.001138 sec, 0.00111/0.00111 sec, 0.001547/0.001547 sec, 0/0 sec, 0.001543/0.001543 sec, 0.001226/0.001226 sec, 0.001131/0.001131 sec, 0.00126/0.00126 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.008993/0.008993 sec, 0.003523/0.003523 sec, 0.000931/0.000931 sec, 0.010754/0.010754 sec, 0/0 sec )
[LOG] Total clause size reduction: 70599 --> 62 (10458 --> 18, 3484 --> 2, 1741 --> 0, 1740 --> 0, 1739 --> 0, 1738 --> 0, 1737 --> 0, 1736 --> 0, 1732 --> 2, 0 --> 0, 1730 --> 0, 1729 --> 0, 1728 --> 0, 1727 --> 0, 1726 --> 0, 3450 --> 2, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1608 --> 0, 1607 --> 0, 1606 --> 0, 0 --> 0, 1604 --> 0, 1603 --> 0, 1602 --> 0, 1601 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6708 --> 15, 4456 --> 4, 1113 --> 0, 8896 --> 19, 0 --> 0 )
[LOG] Average clause size reduction: 547.279 --> 0.48062 (1494 --> 2.57143, 1161.33 --> 0.666667, 870.5 --> 0, 870 --> 0, 869.5 --> 0, 869 --> 0, 868.5 --> 0, 868 --> 0, 866 --> 1, 0 --> 0, 865 --> 0, 864.5 --> 0, 864 --> 0, 863.5 --> 0, 863 --> 0, 1150 --> 0.666667, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 804 --> 0, 803.5 --> 0, 803 --> 0, 0 --> 0, 802 --> 0, 801.5 --> 0, 801 --> 0, 800.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 958.286 --> 2.14286, 891.2 --> 0.8, 556.5 --> 0, 988.444 --> 2.11111, 0 --> 0 )
[LOG] Overall execution time: 1.63389 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.79 sec (Real time) / 1.74 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.25 sec (Real time) / 0.25 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.30 sec (Real time) / 0.30 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2041 179 241 1 1621
Raw AIGER output size: aag 2132 98 241 1 1787
=====================  driver_c8y.aag =====================
[LOG] Relation determinization time: 0.151201 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 161 new AND gates.
[LOG] Size before ABC: 225 AND gates.
[LOG] Size after ABC: 142 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.125373/0 sec (0.007727/0 sec, 0.005383/0 sec, 0.005233/0 sec, 0.006088/0 sec, 0.004721/0 sec, 0.004797/0 sec, 0.004794/0 sec, 0.004852/0 sec, 0.00507/0 sec, 0.004644/0 sec, 0.004986/0 sec, 0.005146/0 sec, 0.005143/0 sec, 0.005082/0 sec, 0.004836/0 sec, 0.004673/0 sec, 0.004823/0 sec, 0.004431/0 sec, 0.004161/0 sec, 0.006655/0 sec, 0.00722/0 sec, 0.004528/0 sec, 0.005815/0 sec, 0.004565/0 sec )
[LOG] Nr of iterations: 48 (5, 2, 2, 3, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 4, 10, 2, 4, 1 )
[LOG] Total clause computation time: 0.014411/0 sec (0.000925/0.000925 sec, 0.000438/0.000438 sec, 0.000403/0.000403 sec, 0.000539/0.000539 sec, 0.000306/0.000306 sec, 0.000372/0.000372 sec, 0.000372/0.000372 sec, 0.000371/0.000371 sec, 0.000399/0.000399 sec, 0.000277/0.000277 sec, 0.000621/0.000621 sec, 0.00073/0.00073 sec, 0.000755/0.000755 sec, 0.00066/0.00066 sec, 0.000616/0.000616 sec, 0.000633/0.000633 sec, 0.000666/0.000666 sec, 0.000472/0.000472 sec, 0.000506/0.000506 sec, 0.000976/0.000976 sec, 0.001596/0.001596 sec, 0.000274/0.000274 sec, 0.000712/0.000712 sec, 0.000792/0.000792 sec )
[LOG] Total clause minimization time: 0.009952/0 sec (0.002639/0.002639 sec, 0.000484/0.000484 sec, 0.000444/0.000444 sec, 0.000898/0.000898 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.002175/0.002175 sec, 0.001713/0.001713 sec, 0.000286/0.000286 sec, 0.001313/0.001313 sec, 0/0 sec )
[LOG] Total clause size reduction: 10966 --> 38 (2440 --> 12, 609 --> 0, 608 --> 0, 1208 --> 2, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1155 --> 10, 3429 --> 9, 380 --> 0, 1137 --> 5, 0 --> 0 )
[LOG] Average clause size reduction: 228.458 --> 0.791667 (488 --> 2.4, 304.5 --> 0, 304 --> 0, 402.667 --> 0.666667, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 288.75 --> 2.5, 342.9 --> 0.9, 190 --> 0, 284.25 --> 1.25, 0 --> 0 )
[LOG] Overall execution time: 0.155926 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.32 sec (Real time) / 0.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 720 52 80 1 588
Raw AIGER output size: aag 862 28 80 1 749
=====================  driver_d8y.aag =====================
[LOG] Relation determinization time: 0.10897 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 106 new AND gates.
[LOG] Size before ABC: 134 AND gates.
[LOG] Size after ABC: 86 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.089841/0 sec (0.004798/0 sec, 0.00355/0 sec, 0.003443/0 sec, 0.003736/0 sec, 0.002951/0 sec, 0.003103/0 sec, 0.003074/0 sec, 0.003064/0 sec, 0.003013/0 sec, 0.003136/0 sec, 0.003309/0 sec, 0.003421/0 sec, 0.003454/0 sec, 0.003391/0 sec, 0.003291/0 sec, 0.003257/0 sec, 0.003332/0 sec, 0.003162/0 sec, 0.003494/0 sec, 0.00855/0 sec, 0.00465/0 sec, 0.003288/0 sec, 0.005221/0 sec, 0.004153/0 sec )
[LOG] Nr of iterations: 49 (3, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 9, 8, 2, 5, 1 )
[LOG] Total clause computation time: 0.011964/0 sec (0.000531/0.000531 sec, 0.000291/0.000291 sec, 0.00028/0.00028 sec, 0.000312/0.000312 sec, 0.000191/0.000191 sec, 0.000309/0.000309 sec, 0.000252/0.000252 sec, 0.000297/0.000297 sec, 0.000269/0.000269 sec, 0.000212/0.000212 sec, 0.000492/0.000492 sec, 0.000576/0.000576 sec, 0.000555/0.000555 sec, 0.000574/0.000574 sec, 0.000566/0.000566 sec, 0.000575/0.000575 sec, 0.000567/0.000567 sec, 0.000432/0.000432 sec, 0.000554/0.000554 sec, 0.001296/0.001296 sec, 0.000923/0.000923 sec, 0.000243/0.000243 sec, 0.000856/0.000856 sec, 0.000811/0.000811 sec )
[LOG] Total clause minimization time: 0.009653/0 sec (0.001201/0.001201 sec, 0.000333/0.000333 sec, 0.000353/0.000353 sec, 0.00067/0.00067 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.004412/0.004412 sec, 0.000906/0.000906 sec, 0.000288/0.000288 sec, 0.00149/0.00149 sec, 0/0 sec )
[LOG] Total clause size reduction: 7804 --> 51 (932 --> 7, 465 --> 0, 464 --> 0, 460 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2216 --> 28, 1911 --> 7, 272 --> 0, 1084 --> 8, 0 --> 0 )
[LOG] Average clause size reduction: 159.265 --> 1.04082 (310.667 --> 2.33333, 232.5 --> 0, 232 --> 0, 230 --> 0.5, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 246.222 --> 3.11111, 238.875 --> 0.875, 136 --> 0, 216.8 --> 1.6, 0 --> 0 )
[LOG] Overall execution time: 0.112278 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 536 40 56 1 440
Raw AIGER output size: aag 622 16 56 1 546
