inline term: lower
expansions = 479
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower_dynamic_neon.isle line 97
		../../codegen/src/isa/aarch64/inst.isle line 2326
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Inst	match_tuple(4, 1)
		6: Option(Value)	extractor(uwiden_high, 5)
		7: Value	match_some(6)
		8: Reg	constructor(put_in_reg, [7], 1)
		9: Type	match_tuple(4, 0)
		10: ScalarSize	constructor(lane_size, [9], 2)
		11: VecExtendOp	make_variant(VecExtendOp::Uxtl, [])
		12: bool	const_prim(true)
		15: Option(InstOutput)	some(27)
		20: Type	const_prim(I8X16)
		21: WritableReg	constructor(temp_writable_reg, [20], 1)
		22: MInst	make_variant(MInst::VecExtend, [11, 21, 8, 12, 10])
		23: Unit	constructor(emit, [22], 2)
		24: Reg	constructor(writable_reg_to_reg, [21], 0)
		26: ValueRegs	constructor(value_reg, [24], 1)
		27: InstOutput	constructor(output, [26], 2)
	]
	constraints = [
		3:	some
		6:	some
	]
	result = 15
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower_dynamic_neon.isle line 92
		../../codegen/src/isa/aarch64/inst.isle line 2326
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Inst	match_tuple(4, 1)
		6: Option(Value)	extractor(swiden_high, 5)
		7: Value	match_some(6)
		8: Reg	constructor(put_in_reg, [7], 1)
		9: Type	match_tuple(4, 0)
		10: ScalarSize	constructor(lane_size, [9], 2)
		11: VecExtendOp	make_variant(VecExtendOp::Sxtl, [])
		12: bool	const_prim(true)
		15: Option(InstOutput)	some(27)
		20: Type	const_prim(I8X16)
		21: WritableReg	constructor(temp_writable_reg, [20], 1)
		22: MInst	make_variant(MInst::VecExtend, [11, 21, 8, 12, 10])
		23: Unit	constructor(emit, [22], 2)
		24: Reg	constructor(writable_reg_to_reg, [21], 0)
		26: ValueRegs	constructor(value_reg, [24], 1)
		27: InstOutput	constructor(output, [26], 2)
	]
	constraints = [
		3:	some
		6:	some
	]
	result = 15
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower_dynamic_neon.isle line 87
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Value, Uimm8))	extractor(extract_vector, 0)
		4: (Value, Uimm8)	match_some(3)
		5: Uimm8	match_tuple(4, 1)
		6: Value	match_tuple(4, 0)
		7: Reg	constructor(put_in_reg, [6], 1)
		8: ValueRegs	constructor(value_reg, [7], 2)
		9: InstOutput	constructor(output, [8], 3)
		10: Option(InstOutput)	some(9)
	]
	constraints = [
		3:	some
		5:	const_int(0)
	]
	result = 10
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower_dynamic_neon.isle line 81
	]
	bindings = [
		0: Inst	argument(0)
		3: Option(DynamicStackSlot)	extractor(dynamic_stack_addr, 0)
		4: Type	const_prim(I64)
		5: WritableReg	constructor(temp_writable_reg, [4], 1)
		6: DynamicStackSlot	match_some(3)
		7: MInst	constructor(abi_dynamic_stackslot_addr, [5, 6], 2)
		8: Unit	constructor(emit, [7], 3)
		9: Reg	constructor(writable_reg_to_reg, [5], 0)
		10: ValueRegs	constructor(value_reg, [9], 4)
		11: InstOutput	constructor(output, [10], 5)
		12: Option(InstOutput)	some(11)
	]
	constraints = [
		3:	some
	]
	result = 12
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower_dynamic_neon.isle line 75
		../../codegen/src/isa/aarch64/inst.isle line 2565
		../../codegen/src/isa/aarch64/inst.isle line 2569
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 2201
		../../codegen/src/isa/aarch64/inst.isle line 2209
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Inst	match_tuple(4, 1)
		6: Option((Value, Value))	extractor(uunarrow, 5)
		7: Type	match_tuple(4, 0)
		8: Option(Type)	extractor(ty_dyn128_int, 7)
		9: (Value, Value)	match_some(6)
		10: Value	match_tuple(9, 0)
		11: Reg	constructor(put_in_reg, [10], 1)
		12: Type	match_some(8)
		13: ScalarSize	constructor(lane_size, [12], 2)
		15: Value	match_tuple(9, 1)
		16: Reg	constructor(put_in_reg, [15], 4)
		17: ScalarSize	constructor(lane_size, [12], 5)
		20: Option(InstOutput)	some(32)
		23: VecRRNarrowOp	make_variant(VecRRNarrowOp::Uqxtn, [])
		28: VecRRNarrowOp	make_variant(VecRRNarrowOp::Uqxtn, [])
		31: ValueRegs	constructor(value_reg, [49], 1)
		32: InstOutput	constructor(output, [31], 2)
		36: Type	const_prim(I8X16)
		37: WritableReg	constructor(temp_writable_reg, [36], 1)
		38: MInst	make_variant(MInst::VecRRNarrowLow, [23, 37, 11, 13])
		39: Unit	constructor(emit, [38], 2)
		40: Reg	constructor(writable_reg_to_reg, [37], 0)
		45: Type	const_prim(I8X16)
		46: WritableReg	constructor(temp_writable_reg, [45], 1)
		47: MInst	make_variant(MInst::VecRRNarrowHigh, [28, 46, 40, 16, 17])
		48: Unit	constructor(emit, [47], 2)
		49: Reg	constructor(writable_reg_to_reg, [46], 0)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
	]
	result = 20
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower_dynamic_neon.isle line 71
		../../codegen/src/isa/aarch64/inst.isle line 2285
		../../codegen/src/isa/aarch64/inst.isle line 2565
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 2201
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Inst	match_tuple(4, 1)
		6: Option((Value, Value))	extractor(uunarrow, 5)
		7: Type	match_tuple(4, 0)
		8: Option(Type)	extractor(ty_dyn64_int, 7)
		9: (Value, Value)	match_some(6)
		10: Value	match_tuple(9, 0)
		11: Reg	constructor(put_in_reg, [10], 1)
		12: Value	match_tuple(9, 1)
		13: Reg	constructor(put_in_reg, [12], 2)
		14: u8	const_int(1, u8)
		15: u8	const_int(0, u8)
		16: VectorSize	make_variant(VectorSize::Size64x2, [])
		18: Type	match_some(8)
		19: ScalarSize	constructor(lane_size, [18], 4)
		22: Option(InstOutput)	some(39)
		28: Type	const_prim(I8X16)
		29: WritableReg	constructor(temp_writable_reg, [28], 1)
		30: MInst	make_variant(MInst::VecMovElement, [29, 11, 13, 14, 15, 16])
		31: Unit	constructor(emit, [30], 2)
		32: Reg	constructor(writable_reg_to_reg, [29], 0)
		35: VecRRNarrowOp	make_variant(VecRRNarrowOp::Uqxtn, [])
		38: ValueRegs	constructor(value_reg, [47], 1)
		39: InstOutput	constructor(output, [38], 2)
		43: Type	const_prim(I8X16)
		44: WritableReg	constructor(temp_writable_reg, [43], 1)
		45: MInst	make_variant(MInst::VecRRNarrowLow, [35, 44, 32, 19])
		46: Unit	constructor(emit, [45], 2)
		47: Reg	constructor(writable_reg_to_reg, [44], 0)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
	]
	result = 22
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower_dynamic_neon.isle line 67
		../../codegen/src/isa/aarch64/inst.isle line 2565
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 2201
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Inst	match_tuple(4, 1)
		6: Option((Value, Value))	extractor(uunarrow, 5)
		7: (Value, Value)	match_some(6)
		8: Value	match_tuple(7, 1)
		9: Option(Value)	constructor(zero_value, [8], 0)
		10: Type	match_tuple(4, 0)
		11: Option(Type)	extractor(ty_dyn128_int, 10)
		12: Value	match_tuple(7, 0)
		13: Reg	constructor(put_in_reg, [12], 1)
		14: Type	match_some(11)
		15: ScalarSize	constructor(lane_size, [14], 2)
		18: Option(InstOutput)	some(25)
		21: VecRRNarrowOp	make_variant(VecRRNarrowOp::Uqxtn, [])
		24: ValueRegs	constructor(value_reg, [33], 1)
		25: InstOutput	constructor(output, [24], 2)
		29: Type	const_prim(I8X16)
		30: WritableReg	constructor(temp_writable_reg, [29], 1)
		31: MInst	make_variant(MInst::VecRRNarrowLow, [21, 30, 13, 15])
		32: Unit	constructor(emit, [31], 2)
		33: Reg	constructor(writable_reg_to_reg, [30], 0)
	]
	constraints = [
		3:	some
		6:	some
		9:	some
		11:	some
	]
	result = 18
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower_dynamic_neon.isle line 61
		../../codegen/src/isa/aarch64/inst.isle line 2557
		../../codegen/src/isa/aarch64/inst.isle line 2561
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 2201
		../../codegen/src/isa/aarch64/inst.isle line 2209
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Inst	match_tuple(4, 1)
		6: Option((Value, Value))	extractor(unarrow, 5)
		7: Type	match_tuple(4, 0)
		8: Option(Type)	extractor(ty_dyn128_int, 7)
		9: (Value, Value)	match_some(6)
		10: Value	match_tuple(9, 0)
		11: Reg	constructor(put_in_reg, [10], 1)
		12: Type	match_some(8)
		13: ScalarSize	constructor(lane_size, [12], 2)
		15: Value	match_tuple(9, 1)
		16: Reg	constructor(put_in_reg, [15], 4)
		17: ScalarSize	constructor(lane_size, [12], 5)
		20: Option(InstOutput)	some(32)
		23: VecRRNarrowOp	make_variant(VecRRNarrowOp::Sqxtun, [])
		28: VecRRNarrowOp	make_variant(VecRRNarrowOp::Sqxtun, [])
		31: ValueRegs	constructor(value_reg, [49], 1)
		32: InstOutput	constructor(output, [31], 2)
		36: Type	const_prim(I8X16)
		37: WritableReg	constructor(temp_writable_reg, [36], 1)
		38: MInst	make_variant(MInst::VecRRNarrowLow, [23, 37, 11, 13])
		39: Unit	constructor(emit, [38], 2)
		40: Reg	constructor(writable_reg_to_reg, [37], 0)
		45: Type	const_prim(I8X16)
		46: WritableReg	constructor(temp_writable_reg, [45], 1)
		47: MInst	make_variant(MInst::VecRRNarrowHigh, [28, 46, 40, 16, 17])
		48: Unit	constructor(emit, [47], 2)
		49: Reg	constructor(writable_reg_to_reg, [46], 0)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
	]
	result = 20
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower_dynamic_neon.isle line 57
		../../codegen/src/isa/aarch64/inst.isle line 2285
		../../codegen/src/isa/aarch64/inst.isle line 2557
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 2201
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Inst	match_tuple(4, 1)
		6: Option((Value, Value))	extractor(unarrow, 5)
		7: Type	match_tuple(4, 0)
		8: Option(Type)	extractor(ty_dyn64_int, 7)
		9: (Value, Value)	match_some(6)
		10: Value	match_tuple(9, 0)
		11: Reg	constructor(put_in_reg, [10], 1)
		12: Value	match_tuple(9, 1)
		13: Reg	constructor(put_in_reg, [12], 2)
		14: u8	const_int(1, u8)
		15: u8	const_int(0, u8)
		16: VectorSize	make_variant(VectorSize::Size64x2, [])
		18: Type	match_some(8)
		19: ScalarSize	constructor(lane_size, [18], 4)
		22: Option(InstOutput)	some(39)
		28: Type	const_prim(I8X16)
		29: WritableReg	constructor(temp_writable_reg, [28], 1)
		30: MInst	make_variant(MInst::VecMovElement, [29, 11, 13, 14, 15, 16])
		31: Unit	constructor(emit, [30], 2)
		32: Reg	constructor(writable_reg_to_reg, [29], 0)
		35: VecRRNarrowOp	make_variant(VecRRNarrowOp::Sqxtun, [])
		38: ValueRegs	constructor(value_reg, [47], 1)
		39: InstOutput	constructor(output, [38], 2)
		43: Type	const_prim(I8X16)
		44: WritableReg	constructor(temp_writable_reg, [43], 1)
		45: MInst	make_variant(MInst::VecRRNarrowLow, [35, 44, 32, 19])
		46: Unit	constructor(emit, [45], 2)
		47: Reg	constructor(writable_reg_to_reg, [44], 0)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
	]
	result = 22
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower_dynamic_neon.isle line 53
		../../codegen/src/isa/aarch64/inst.isle line 2557
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 2201
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Inst	match_tuple(4, 1)
		6: Option((Value, Value))	extractor(unarrow, 5)
		7: (Value, Value)	match_some(6)
		8: Value	match_tuple(7, 1)
		9: Option(Value)	constructor(zero_value, [8], 0)
		10: Type	match_tuple(4, 0)
		11: Option(Type)	extractor(ty_dyn128_int, 10)
		12: Value	match_tuple(7, 0)
		13: Reg	constructor(put_in_reg, [12], 1)
		14: Type	match_some(11)
		15: ScalarSize	constructor(lane_size, [14], 2)
		18: Option(InstOutput)	some(25)
		21: VecRRNarrowOp	make_variant(VecRRNarrowOp::Sqxtun, [])
		24: ValueRegs	constructor(value_reg, [33], 1)
		25: InstOutput	constructor(output, [24], 2)
		29: Type	const_prim(I8X16)
		30: WritableReg	constructor(temp_writable_reg, [29], 1)
		31: MInst	make_variant(MInst::VecRRNarrowLow, [21, 30, 13, 15])
		32: Unit	constructor(emit, [31], 2)
		33: Reg	constructor(writable_reg_to_reg, [30], 0)
	]
	constraints = [
		3:	some
		6:	some
		9:	some
		11:	some
	]
	result = 18
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower_dynamic_neon.isle line 47
		../../codegen/src/isa/aarch64/inst.isle line 2549
		../../codegen/src/isa/aarch64/inst.isle line 2553
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 2201
		../../codegen/src/isa/aarch64/inst.isle line 2209
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Inst	match_tuple(4, 1)
		6: Option((Value, Value))	extractor(snarrow, 5)
		7: Type	match_tuple(4, 0)
		8: Option(Type)	extractor(ty_dyn128_int, 7)
		9: (Value, Value)	match_some(6)
		10: Value	match_tuple(9, 0)
		11: Reg	constructor(put_in_reg, [10], 1)
		12: Type	match_some(8)
		13: ScalarSize	constructor(lane_size, [12], 2)
		15: Value	match_tuple(9, 1)
		16: Reg	constructor(put_in_reg, [15], 4)
		17: ScalarSize	constructor(lane_size, [12], 5)
		20: Option(InstOutput)	some(32)
		23: VecRRNarrowOp	make_variant(VecRRNarrowOp::Sqxtn, [])
		28: VecRRNarrowOp	make_variant(VecRRNarrowOp::Sqxtn, [])
		31: ValueRegs	constructor(value_reg, [49], 1)
		32: InstOutput	constructor(output, [31], 2)
		36: Type	const_prim(I8X16)
		37: WritableReg	constructor(temp_writable_reg, [36], 1)
		38: MInst	make_variant(MInst::VecRRNarrowLow, [23, 37, 11, 13])
		39: Unit	constructor(emit, [38], 2)
		40: Reg	constructor(writable_reg_to_reg, [37], 0)
		45: Type	const_prim(I8X16)
		46: WritableReg	constructor(temp_writable_reg, [45], 1)
		47: MInst	make_variant(MInst::VecRRNarrowHigh, [28, 46, 40, 16, 17])
		48: Unit	constructor(emit, [47], 2)
		49: Reg	constructor(writable_reg_to_reg, [46], 0)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
	]
	result = 20
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower_dynamic_neon.isle line 43
		../../codegen/src/isa/aarch64/inst.isle line 2285
		../../codegen/src/isa/aarch64/inst.isle line 2549
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 2201
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Inst	match_tuple(4, 1)
		6: Option((Value, Value))	extractor(snarrow, 5)
		7: Type	match_tuple(4, 0)
		8: Option(Type)	extractor(ty_dyn64_int, 7)
		9: (Value, Value)	match_some(6)
		10: Value	match_tuple(9, 0)
		11: Reg	constructor(put_in_reg, [10], 1)
		12: Value	match_tuple(9, 1)
		13: Reg	constructor(put_in_reg, [12], 2)
		14: u8	const_int(1, u8)
		15: u8	const_int(0, u8)
		16: VectorSize	make_variant(VectorSize::Size64x2, [])
		18: Type	match_some(8)
		19: ScalarSize	constructor(lane_size, [18], 4)
		22: Option(InstOutput)	some(39)
		28: Type	const_prim(I8X16)
		29: WritableReg	constructor(temp_writable_reg, [28], 1)
		30: MInst	make_variant(MInst::VecMovElement, [29, 11, 13, 14, 15, 16])
		31: Unit	constructor(emit, [30], 2)
		32: Reg	constructor(writable_reg_to_reg, [29], 0)
		35: VecRRNarrowOp	make_variant(VecRRNarrowOp::Sqxtn, [])
		38: ValueRegs	constructor(value_reg, [47], 1)
		39: InstOutput	constructor(output, [38], 2)
		43: Type	const_prim(I8X16)
		44: WritableReg	constructor(temp_writable_reg, [43], 1)
		45: MInst	make_variant(MInst::VecRRNarrowLow, [35, 44, 32, 19])
		46: Unit	constructor(emit, [45], 2)
		47: Reg	constructor(writable_reg_to_reg, [44], 0)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
	]
	result = 22
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower_dynamic_neon.isle line 39
		../../codegen/src/isa/aarch64/inst.isle line 2549
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 2201
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Inst	match_tuple(4, 1)
		6: Option((Value, Value))	extractor(snarrow, 5)
		7: (Value, Value)	match_some(6)
		8: Value	match_tuple(7, 1)
		9: Option(Value)	constructor(zero_value, [8], 0)
		10: Type	match_tuple(4, 0)
		11: Option(Type)	extractor(ty_dyn128_int, 10)
		12: Value	match_tuple(7, 0)
		13: Reg	constructor(put_in_reg, [12], 1)
		14: Type	match_some(11)
		15: ScalarSize	constructor(lane_size, [14], 2)
		18: Option(InstOutput)	some(25)
		21: VecRRNarrowOp	make_variant(VecRRNarrowOp::Sqxtn, [])
		24: ValueRegs	constructor(value_reg, [33], 1)
		25: InstOutput	constructor(output, [24], 2)
		29: Type	const_prim(I8X16)
		30: WritableReg	constructor(temp_writable_reg, [29], 1)
		31: MInst	make_variant(MInst::VecRRNarrowLow, [21, 30, 13, 15])
		32: Unit	constructor(emit, [31], 2)
		33: Reg	constructor(writable_reg_to_reg, [30], 0)
	]
	constraints = [
		3:	some
		6:	some
		9:	some
		11:	some
	]
	result = 18
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower_dynamic_neon.isle line 35
		../../codegen/src/isa/aarch64/inst.isle line 1899
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Inst	match_tuple(4, 1)
		6: Option((Value, Value))	extractor(fmax, 5)
		7: Type	match_tuple(4, 0)
		8: Option((u32, u32))	extractor(dynamic_lane, 7)
		9: (Value, Value)	match_some(6)
		10: Value	match_tuple(9, 0)
		11: Reg	constructor(put_in_reg, [10], 1)
		12: Value	match_tuple(9, 1)
		13: Reg	constructor(put_in_reg, [12], 2)
		14: VectorSize	constructor(vector_size, [7], 3)
		15: VecALUOp	make_variant(VecALUOp::Fmax, [])
		17: ValueRegs	constructor(value_reg, [28], 5)
		18: InstOutput	constructor(output, [17], 6)
		19: Option(InstOutput)	some(18)
		24: Type	const_prim(I8X16)
		25: WritableReg	constructor(temp_writable_reg, [24], 1)
		26: MInst	make_variant(MInst::VecRRR, [15, 25, 11, 13, 14])
		27: Unit	constructor(emit, [26], 2)
		28: Reg	constructor(writable_reg_to_reg, [25], 0)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
	]
	result = 19
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower_dynamic_neon.isle line 31
		../../codegen/src/isa/aarch64/inst.isle line 1899
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Inst	match_tuple(4, 1)
		6: Option((Value, Value))	extractor(fmin, 5)
		7: Type	match_tuple(4, 0)
		8: Option((u32, u32))	extractor(dynamic_lane, 7)
		9: (Value, Value)	match_some(6)
		10: Value	match_tuple(9, 0)
		11: Reg	constructor(put_in_reg, [10], 1)
		12: Value	match_tuple(9, 1)
		13: Reg	constructor(put_in_reg, [12], 2)
		14: VectorSize	constructor(vector_size, [7], 3)
		15: VecALUOp	make_variant(VecALUOp::Fmin, [])
		17: ValueRegs	constructor(value_reg, [28], 5)
		18: InstOutput	constructor(output, [17], 6)
		19: Option(InstOutput)	some(18)
		24: Type	const_prim(I8X16)
		25: WritableReg	constructor(temp_writable_reg, [24], 1)
		26: MInst	make_variant(MInst::VecRRR, [15, 25, 11, 13, 14])
		27: Unit	constructor(emit, [26], 2)
		28: Reg	constructor(writable_reg_to_reg, [25], 0)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
	]
	result = 19
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower_dynamic_neon.isle line 27
		../../codegen/src/isa/aarch64/inst.isle line 1899
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Inst	match_tuple(4, 1)
		6: Option((Value, Value))	extractor(fdiv, 5)
		7: Type	match_tuple(4, 0)
		8: Option((u32, u32))	extractor(dynamic_lane, 7)
		9: (Value, Value)	match_some(6)
		10: Value	match_tuple(9, 0)
		11: Reg	constructor(put_in_reg, [10], 1)
		12: Value	match_tuple(9, 1)
		13: Reg	constructor(put_in_reg, [12], 2)
		14: VectorSize	constructor(vector_size, [7], 3)
		15: VecALUOp	make_variant(VecALUOp::Fdiv, [])
		17: ValueRegs	constructor(value_reg, [28], 5)
		18: InstOutput	constructor(output, [17], 6)
		19: Option(InstOutput)	some(18)
		24: Type	const_prim(I8X16)
		25: WritableReg	constructor(temp_writable_reg, [24], 1)
		26: MInst	make_variant(MInst::VecRRR, [15, 25, 11, 13, 14])
		27: Unit	constructor(emit, [26], 2)
		28: Reg	constructor(writable_reg_to_reg, [25], 0)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
	]
	result = 19
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower_dynamic_neon.isle line 23
		../../codegen/src/isa/aarch64/inst.isle line 1899
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Inst	match_tuple(4, 1)
		6: Option((Value, Value))	extractor(fmul, 5)
		7: Type	match_tuple(4, 0)
		8: Option((u32, u32))	extractor(dynamic_lane, 7)
		9: (Value, Value)	match_some(6)
		10: Value	match_tuple(9, 0)
		11: Reg	constructor(put_in_reg, [10], 1)
		12: Value	match_tuple(9, 1)
		13: Reg	constructor(put_in_reg, [12], 2)
		14: VectorSize	constructor(vector_size, [7], 3)
		15: VecALUOp	make_variant(VecALUOp::Fmul, [])
		17: ValueRegs	constructor(value_reg, [28], 5)
		18: InstOutput	constructor(output, [17], 6)
		19: Option(InstOutput)	some(18)
		24: Type	const_prim(I8X16)
		25: WritableReg	constructor(temp_writable_reg, [24], 1)
		26: MInst	make_variant(MInst::VecRRR, [15, 25, 11, 13, 14])
		27: Unit	constructor(emit, [26], 2)
		28: Reg	constructor(writable_reg_to_reg, [25], 0)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
	]
	result = 19
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower_dynamic_neon.isle line 19
		../../codegen/src/isa/aarch64/inst.isle line 1899
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Inst	match_tuple(4, 1)
		6: Option((Value, Value))	extractor(fsub, 5)
		7: Type	match_tuple(4, 0)
		8: Option((u32, u32))	extractor(dynamic_lane, 7)
		9: (Value, Value)	match_some(6)
		10: Value	match_tuple(9, 0)
		11: Reg	constructor(put_in_reg, [10], 1)
		12: Value	match_tuple(9, 1)
		13: Reg	constructor(put_in_reg, [12], 2)
		14: VectorSize	constructor(vector_size, [7], 3)
		15: VecALUOp	make_variant(VecALUOp::Fsub, [])
		17: ValueRegs	constructor(value_reg, [28], 5)
		18: InstOutput	constructor(output, [17], 6)
		19: Option(InstOutput)	some(18)
		24: Type	const_prim(I8X16)
		25: WritableReg	constructor(temp_writable_reg, [24], 1)
		26: MInst	make_variant(MInst::VecRRR, [15, 25, 11, 13, 14])
		27: Unit	constructor(emit, [26], 2)
		28: Reg	constructor(writable_reg_to_reg, [25], 0)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
	]
	result = 19
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower_dynamic_neon.isle line 15
		../../codegen/src/isa/aarch64/inst.isle line 1899
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Inst	match_tuple(4, 1)
		6: Option((Value, Value))	extractor(fadd, 5)
		7: Type	match_tuple(4, 0)
		8: Option((u32, u32))	extractor(dynamic_lane, 7)
		9: (Value, Value)	match_some(6)
		10: Value	match_tuple(9, 0)
		11: Reg	constructor(put_in_reg, [10], 1)
		12: Value	match_tuple(9, 1)
		13: Reg	constructor(put_in_reg, [12], 2)
		14: VectorSize	constructor(vector_size, [7], 3)
		15: VecALUOp	make_variant(VecALUOp::Fadd, [])
		17: ValueRegs	constructor(value_reg, [28], 5)
		18: InstOutput	constructor(output, [17], 6)
		19: Option(InstOutput)	some(18)
		24: Type	const_prim(I8X16)
		25: WritableReg	constructor(temp_writable_reg, [24], 1)
		26: MInst	make_variant(MInst::VecRRR, [15, 25, 11, 13, 14])
		27: Unit	constructor(emit, [26], 2)
		28: Reg	constructor(writable_reg_to_reg, [25], 0)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
	]
	result = 19
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower_dynamic_neon.isle line 11
		../../codegen/src/isa/aarch64/inst.isle line 1899
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(lane_fits_in_32, 5)
		7: Inst	match_tuple(4, 1)
		8: Option((Value, Value))	extractor(imul, 7)
		9: Type	match_some(6)
		10: Option((u32, u32))	extractor(dynamic_lane, 9)
		11: (Value, Value)	match_some(8)
		12: Value	match_tuple(11, 0)
		13: Reg	constructor(put_in_reg, [12], 1)
		14: Value	match_tuple(11, 1)
		15: Reg	constructor(put_in_reg, [14], 2)
		16: VectorSize	constructor(vector_size, [9], 3)
		17: VecALUOp	make_variant(VecALUOp::Mul, [])
		19: ValueRegs	constructor(value_reg, [30], 5)
		20: InstOutput	constructor(output, [19], 6)
		21: Option(InstOutput)	some(20)
		26: Type	const_prim(I8X16)
		27: WritableReg	constructor(temp_writable_reg, [26], 1)
		28: MInst	make_variant(MInst::VecRRR, [17, 27, 13, 15, 16])
		29: Unit	constructor(emit, [28], 2)
		30: Reg	constructor(writable_reg_to_reg, [27], 0)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
		10:	some
	]
	result = 21
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower_dynamic_neon.isle line 7
		../../codegen/src/isa/aarch64/inst.isle line 2457
		../../codegen/src/isa/aarch64/inst.isle line 1899
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Inst	match_tuple(4, 1)
		6: Option((Value, Value))	extractor(isub, 5)
		7: Type	match_tuple(4, 0)
		8: Option((u32, u32))	extractor(dynamic_lane, 7)
		9: (Value, Value)	match_some(6)
		10: Value	match_tuple(9, 0)
		11: Reg	constructor(put_in_reg, [10], 1)
		12: Value	match_tuple(9, 1)
		13: Reg	constructor(put_in_reg, [12], 2)
		14: VectorSize	constructor(vector_size, [7], 3)
		16: ValueRegs	constructor(value_reg, [32], 5)
		17: InstOutput	constructor(output, [16], 6)
		18: Option(InstOutput)	some(17)
		22: VecALUOp	make_variant(VecALUOp::Sub, [])
		28: Type	const_prim(I8X16)
		29: WritableReg	constructor(temp_writable_reg, [28], 1)
		30: MInst	make_variant(MInst::VecRRR, [22, 29, 11, 13, 14])
		31: Unit	constructor(emit, [30], 2)
		32: Reg	constructor(writable_reg_to_reg, [29], 0)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
	]
	result = 18
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower_dynamic_neon.isle line 3
		../../codegen/src/isa/aarch64/inst.isle line 2440
		../../codegen/src/isa/aarch64/inst.isle line 1899
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Inst	match_tuple(4, 1)
		6: Option((Value, Value))	extractor(iadd, 5)
		7: Type	match_tuple(4, 0)
		8: Option((u32, u32))	extractor(dynamic_lane, 7)
		9: (Value, Value)	match_some(6)
		10: Value	match_tuple(9, 0)
		11: Reg	constructor(put_in_reg, [10], 1)
		12: Value	match_tuple(9, 1)
		13: Reg	constructor(put_in_reg, [12], 2)
		14: VectorSize	constructor(vector_size, [7], 3)
		16: ValueRegs	constructor(value_reg, [32], 5)
		17: InstOutput	constructor(output, [16], 6)
		18: Option(InstOutput)	some(17)
		22: VecALUOp	make_variant(VecALUOp::Add, [])
		28: Type	const_prim(I8X16)
		29: WritableReg	constructor(temp_writable_reg, [28], 1)
		30: MInst	make_variant(MInst::VecRRR, [22, 29, 11, 13, 14])
		31: Unit	constructor(emit, [30], 2)
		32: Reg	constructor(writable_reg_to_reg, [29], 0)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
	]
	result = 18
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2860
		../../codegen/src/isa/aarch64/inst.isle line 2216
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option(Value)	extractor(fvpromote_low, 0)
		4: Value	match_some(3)
		5: Reg	constructor(put_in_reg, [4], 1)
		6: VecRRLongOp	make_variant(VecRRLongOp::Fcvtl32, [])
		7: bool	const_prim(false)
		10: Option(InstOutput)	some(21)
		14: Type	const_prim(I8X16)
		15: WritableReg	constructor(temp_writable_reg, [14], 1)
		16: MInst	make_variant(MInst::VecRRLong, [6, 15, 5, 7])
		17: Unit	constructor(emit, [16], 2)
		18: Reg	constructor(writable_reg_to_reg, [15], 0)
		20: ValueRegs	constructor(value_reg, [18], 1)
		21: InstOutput	constructor(output, [20], 2)
	]
	constraints = [
		3:	some
	]
	result = 10
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2855
		../../codegen/src/isa/aarch64/inst.isle line 3815
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: TlsModel	extractor(tls_model, 5)
		7: Inst	match_tuple(4, 1)
		8: Option(GlobalValue)	extractor(tls_value, 7)
		9: GlobalValue	match_some(8)
		10: Option((ExternalName, RelocDistance, i64))	extractor(symbol_value_data, 9)
		11: (ExternalName, RelocDistance, i64)	match_some(10)
		12: ExternalName	match_tuple(11, 0)
		15: Option(InstOutput)	some(24)
		17: Type	const_prim(I64)
		18: WritableReg	constructor(temp_writable_reg, [17], 1)
		19: MInst	make_variant(MInst::MachOTlsGetAddr, [12, 18])
		20: Unit	constructor(emit, [19], 2)
		21: Reg	constructor(writable_reg_to_reg, [18], 0)
		23: ValueRegs	constructor(value_reg, [21], 1)
		24: InstOutput	constructor(output, [23], 2)
	]
	constraints = [
		3:	some
		6:	variant(TlsModel::Macho)
		8:	some
		10:	some
	]
	result = 15
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2852
		../../codegen/src/isa/aarch64/inst.isle line 3808
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: TlsModel	extractor(tls_model, 5)
		7: Inst	match_tuple(4, 1)
		8: Option(GlobalValue)	extractor(tls_value, 7)
		9: GlobalValue	match_some(8)
		10: Option((ExternalName, RelocDistance, i64))	extractor(symbol_value_data, 9)
		11: (ExternalName, RelocDistance, i64)	match_some(10)
		12: ExternalName	match_tuple(11, 0)
		15: Option(InstOutput)	some(26)
		17: Type	const_prim(I64)
		18: WritableReg	constructor(temp_writable_reg, [17], 1)
		19: WritableReg	constructor(temp_writable_reg, [17], 2)
		20: BoxExternalName	constructor(box_external_name, [12], 3)
		21: MInst	make_variant(MInst::ElfTlsGetAddr, [20, 18, 19])
		22: Unit	constructor(emit, [21], 4)
		23: Reg	constructor(writable_reg_to_reg, [18], 0)
		25: ValueRegs	constructor(value_reg, [23], 1)
		26: InstOutput	constructor(output, [25], 2)
	]
	constraints = [
		3:	some
		6:	variant(TlsModel::ElfGd)
		8:	some
		10:	some
	]
	result = 15
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2839
		../../codegen/src/isa/aarch64/inst.isle line 2480
		../../codegen/src/isa/aarch64/inst.isle line 2517
		../../codegen/src/isa/aarch64/inst.isle line 2020
		../../codegen/src/isa/aarch64/inst.isle line 2377
		../../codegen/src/prelude_lower.isle line 568
		../../codegen/src/isa/aarch64/inst.isle line 2043
		../../codegen/src/isa/aarch64/inst.isle line 1892
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option((Value, Value))	extractor(smul_overflow, 6)
		8: (Value, Value)	match_some(7)
		9: Value	match_tuple(8, 0)
		10: Reg	constructor(put_in_reg, [9], 1)
		11: Value	match_tuple(8, 1)
		12: Reg	constructor(put_in_reg, [11], 2)
		13: Reg	constructor(zero_reg, [], 3)
		14: Type	const_prim(I64)
		16: Reg	constructor(put_in_reg, [9], 5)
		17: Reg	constructor(put_in_reg, [11], 6)
		19: OperandSize	make_variant(OperandSize::Size64, [])
		20: u64	const_int(63, u64)
		22: Cond	make_variant(Cond::Ne, [])
		25: ValueRegs	constructor(value_reg, [72], 11)
		26: ValueRegs	constructor(value_reg, [61], 12)
		27: InstOutput	constructor(output_pair, [25, 26], 13)
		28: Option(InstOutput)	some(27)
		33: ALUOp3	make_variant(ALUOp3::MAdd, [])
		38: ALUOp	make_variant(ALUOp::SMulH, [])
		44: Type	const_prim(I64)
		45: Option(ShiftOpAndAmt)	constructor(ashr_from_u64, [44, 20], 0)
		46: WritableReg	constructor(writable_zero_reg, [], 1)
		47: ALUOp	make_variant(ALUOp::SubS, [])
		48: ShiftOpAndAmt	match_some(45)
		49: MInst	make_variant(MInst::AluRRRShift, [47, 19, 46, 82, 72, 48])
		50: ProducesFlags	make_variant(ProducesFlags::ProducesFlagsSideEffect, [49])
		52: Type	const_prim(I64)
		53: WritableReg	constructor(temp_writable_reg, [52], 1)
		54: MInst	make_variant(MInst::CSet, [53, 22])
		55: Reg	constructor(writable_reg_to_reg, [53], 0)
		56: ConsumesFlags	make_variant(ConsumesFlags::ConsumesFlagsReturnsReg, [54, 55])
		59: ValueRegs	constructor(with_flags, [50, 56], 1)
		60: usize	const_int(0, usize)
		61: Reg	constructor(value_regs_get, [59, 60], 2)
		67: Type	const_prim(I64)
		68: WritableReg	constructor(temp_writable_reg, [67], 1)
		69: OperandSize	constructor(operand_size, [14], 2)
		70: MInst	make_variant(MInst::AluRRRR, [33, 69, 68, 10, 12, 13])
		71: Unit	constructor(emit, [70], 3)
		72: Reg	constructor(writable_reg_to_reg, [68], 0)
		77: Type	const_prim(I64)
		78: WritableReg	constructor(temp_writable_reg, [77], 1)
		79: OperandSize	constructor(operand_size, [14], 2)
		80: MInst	make_variant(MInst::AluRRR, [38, 79, 78, 16, 17])
		81: Unit	constructor(emit, [80], 3)
		82: Reg	constructor(writable_reg_to_reg, [78], 0)
	]
	constraints = [
		3:	some
		5:	const_prim(I64)
		7:	some
		45:	some
	]
	result = 28
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2825
		../../codegen/src/isa/aarch64/inst.isle line 2493
		../../codegen/src/isa/aarch64/inst.isle line 2127
		../../codegen/src/isa/aarch64/inst.isle line 2377
		../../codegen/src/prelude_lower.isle line 568
		../../codegen/src/isa/aarch64/inst.isle line 2043
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option((Value, Value))	extractor(smul_overflow, 6)
		8: (Value, Value)	match_some(7)
		9: Value	match_tuple(8, 0)
		10: Reg	constructor(put_in_reg, [9], 1)
		11: Value	match_tuple(8, 1)
		12: Reg	constructor(put_in_reg, [11], 2)
		13: Reg	constructor(zero_reg, [], 3)
		15: OperandSize	make_variant(OperandSize::Size64, [])
		16: ExtendOp	make_variant(ExtendOp::SXTW, [])
		18: Cond	make_variant(Cond::Ne, [])
		21: ValueRegs	constructor(value_reg, [60], 8)
		22: ValueRegs	constructor(value_reg, [49], 9)
		23: InstOutput	constructor(output_pair, [21, 22], 10)
		24: Option(InstOutput)	some(23)
		28: ALUOp3	make_variant(ALUOp3::SMAddL, [])
		29: Type	const_prim(I32)
		35: WritableReg	constructor(writable_zero_reg, [], 1)
		36: ALUOp	make_variant(ALUOp::SubS, [])
		37: MInst	make_variant(MInst::AluRRRExtend, [36, 15, 35, 60, 60, 16])
		38: ProducesFlags	make_variant(ProducesFlags::ProducesFlagsSideEffect, [37])
		40: Type	const_prim(I64)
		41: WritableReg	constructor(temp_writable_reg, [40], 1)
		42: MInst	make_variant(MInst::CSet, [41, 18])
		43: Reg	constructor(writable_reg_to_reg, [41], 0)
		44: ConsumesFlags	make_variant(ConsumesFlags::ConsumesFlagsReturnsReg, [42, 43])
		47: ValueRegs	constructor(with_flags, [38, 44], 1)
		48: usize	const_int(0, usize)
		49: Reg	constructor(value_regs_get, [47, 48], 2)
		55: Type	const_prim(I64)
		56: WritableReg	constructor(temp_writable_reg, [55], 1)
		57: OperandSize	constructor(operand_size, [29], 2)
		58: MInst	make_variant(MInst::AluRRRR, [28, 57, 56, 10, 12, 13])
		59: Unit	constructor(emit, [58], 3)
		60: Reg	constructor(writable_reg_to_reg, [56], 0)
	]
	constraints = [
		3:	some
		5:	const_prim(I32)
		7:	some
	]
	result = 24
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2809
		../../codegen/src/isa/aarch64/inst.isle line 2480
		../../codegen/src/isa/aarch64/inst.isle line 2127
		../../codegen/src/isa/aarch64/inst.isle line 2377
		../../codegen/src/prelude_lower.isle line 568
		../../codegen/src/isa/aarch64/inst.isle line 2043
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(fits_in_16, 5)
		7: Inst	match_tuple(4, 1)
		8: Option((Value, Value))	extractor(smul_overflow, 7)
		9: Type	match_some(6)
		10: ArgumentExtension	make_variant(ArgumentExtension::Sext, [])
		11: ExtendOp	constructor(lower_extend_op, [9, 10], 1)
		12: (Value, Value)	match_some(8)
		13: Value	match_tuple(12, 0)
		14: Reg	constructor(put_in_reg_sext32, [13], 2)
		15: Value	match_tuple(12, 1)
		16: Reg	constructor(put_in_reg_sext32, [15], 3)
		17: Reg	constructor(zero_reg, [], 4)
		19: OperandSize	make_variant(OperandSize::Size32, [])
		21: Cond	make_variant(Cond::Ne, [])
		24: ValueRegs	constructor(value_reg, [63], 9)
		25: ValueRegs	constructor(value_reg, [52], 10)
		26: InstOutput	constructor(output_pair, [24, 25], 11)
		27: Option(InstOutput)	some(26)
		32: ALUOp3	make_variant(ALUOp3::MAdd, [])
		38: WritableReg	constructor(writable_zero_reg, [], 1)
		39: ALUOp	make_variant(ALUOp::SubS, [])
		40: MInst	make_variant(MInst::AluRRRExtend, [39, 19, 38, 63, 63, 11])
		41: ProducesFlags	make_variant(ProducesFlags::ProducesFlagsSideEffect, [40])
		43: Type	const_prim(I64)
		44: WritableReg	constructor(temp_writable_reg, [43], 1)
		45: MInst	make_variant(MInst::CSet, [44, 21])
		46: Reg	constructor(writable_reg_to_reg, [44], 0)
		47: ConsumesFlags	make_variant(ConsumesFlags::ConsumesFlagsReturnsReg, [45, 46])
		50: ValueRegs	constructor(with_flags, [41, 47], 1)
		51: usize	const_int(0, usize)
		52: Reg	constructor(value_regs_get, [50, 51], 2)
		58: Type	const_prim(I64)
		59: WritableReg	constructor(temp_writable_reg, [58], 1)
		60: OperandSize	constructor(operand_size, [9], 2)
		61: MInst	make_variant(MInst::AluRRRR, [32, 60, 59, 14, 16, 17])
		62: Unit	constructor(emit, [61], 3)
		63: Reg	constructor(writable_reg_to_reg, [59], 0)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
	]
	result = 27
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2791
		../../codegen/src/isa/aarch64/inst.isle line 2480
		../../codegen/src/isa/aarch64/inst.isle line 2513
		../../codegen/src/isa/aarch64/inst.isle line 2123
		../../codegen/src/isa/aarch64/inst.isle line 2377
		../../codegen/src/prelude_lower.isle line 568
		../../codegen/src/isa/aarch64/inst.isle line 2043
		../../codegen/src/isa/aarch64/inst.isle line 1892
		../../codegen/src/isa/aarch64/inst.isle line 2117
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option((Value, Value))	extractor(umul_overflow, 6)
		8: (Value, Value)	match_some(7)
		9: Value	match_tuple(8, 0)
		10: Reg	constructor(put_in_reg, [9], 1)
		11: Value	match_tuple(8, 1)
		12: Reg	constructor(put_in_reg, [11], 2)
		13: Reg	constructor(zero_reg, [], 3)
		14: Type	const_prim(I64)
		16: Reg	constructor(put_in_reg, [9], 5)
		17: Reg	constructor(put_in_reg, [11], 6)
		19: u8	const_int(0, u8)
		20: Imm12	constructor(u8_into_imm12, [19], 8)
		22: Cond	make_variant(Cond::Ne, [])
		25: ValueRegs	constructor(value_reg, [65], 12)
		26: ValueRegs	constructor(value_reg, [54], 13)
		27: InstOutput	constructor(output_pair, [25, 26], 14)
		28: Option(InstOutput)	some(27)
		33: ALUOp3	make_variant(ALUOp3::MAdd, [])
		38: ALUOp	make_variant(ALUOp::UMulH, [])
		42: OperandSize	make_variant(OperandSize::Size64, [])
		45: Type	const_prim(I64)
		46: WritableReg	constructor(temp_writable_reg, [45], 1)
		47: MInst	make_variant(MInst::CSet, [46, 22])
		48: Reg	constructor(writable_reg_to_reg, [46], 0)
		49: ConsumesFlags	make_variant(ConsumesFlags::ConsumesFlagsReturnsReg, [47, 48])
		52: ValueRegs	constructor(with_flags, [82, 49], 1)
		53: usize	const_int(0, usize)
		54: Reg	constructor(value_regs_get, [52, 53], 2)
		60: Type	const_prim(I64)
		61: WritableReg	constructor(temp_writable_reg, [60], 1)
		62: OperandSize	constructor(operand_size, [14], 2)
		63: MInst	make_variant(MInst::AluRRRR, [33, 62, 61, 10, 12, 13])
		64: Unit	constructor(emit, [63], 3)
		65: Reg	constructor(writable_reg_to_reg, [61], 0)
		70: Type	const_prim(I64)
		71: WritableReg	constructor(temp_writable_reg, [70], 1)
		72: OperandSize	constructor(operand_size, [14], 2)
		73: MInst	make_variant(MInst::AluRRR, [38, 72, 71, 16, 17])
		74: Unit	constructor(emit, [73], 3)
		75: Reg	constructor(writable_reg_to_reg, [71], 0)
		79: WritableReg	constructor(writable_zero_reg, [], 1)
		80: ALUOp	make_variant(ALUOp::SubS, [])
		81: MInst	make_variant(MInst::AluRRImm12, [80, 42, 79, 75, 20])
		82: ProducesFlags	make_variant(ProducesFlags::ProducesFlagsSideEffect, [81])
	]
	constraints = [
		3:	some
		5:	const_prim(I64)
		7:	some
	]
	result = 28
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2777
		../../codegen/src/isa/aarch64/inst.isle line 2489
		../../codegen/src/isa/aarch64/inst.isle line 2127
		../../codegen/src/isa/aarch64/inst.isle line 2377
		../../codegen/src/prelude_lower.isle line 568
		../../codegen/src/isa/aarch64/inst.isle line 2043
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option((Value, Value))	extractor(umul_overflow, 6)
		8: (Value, Value)	match_some(7)
		9: Value	match_tuple(8, 0)
		10: Reg	constructor(put_in_reg, [9], 1)
		11: Value	match_tuple(8, 1)
		12: Reg	constructor(put_in_reg, [11], 2)
		13: Reg	constructor(zero_reg, [], 3)
		15: OperandSize	make_variant(OperandSize::Size64, [])
		16: ExtendOp	make_variant(ExtendOp::UXTW, [])
		18: Cond	make_variant(Cond::Ne, [])
		21: ValueRegs	constructor(value_reg, [60], 8)
		22: ValueRegs	constructor(value_reg, [49], 9)
		23: InstOutput	constructor(output_pair, [21, 22], 10)
		24: Option(InstOutput)	some(23)
		28: ALUOp3	make_variant(ALUOp3::UMAddL, [])
		29: Type	const_prim(I32)
		35: WritableReg	constructor(writable_zero_reg, [], 1)
		36: ALUOp	make_variant(ALUOp::SubS, [])
		37: MInst	make_variant(MInst::AluRRRExtend, [36, 15, 35, 60, 60, 16])
		38: ProducesFlags	make_variant(ProducesFlags::ProducesFlagsSideEffect, [37])
		40: Type	const_prim(I64)
		41: WritableReg	constructor(temp_writable_reg, [40], 1)
		42: MInst	make_variant(MInst::CSet, [41, 18])
		43: Reg	constructor(writable_reg_to_reg, [41], 0)
		44: ConsumesFlags	make_variant(ConsumesFlags::ConsumesFlagsReturnsReg, [42, 43])
		47: ValueRegs	constructor(with_flags, [38, 44], 1)
		48: usize	const_int(0, usize)
		49: Reg	constructor(value_regs_get, [47, 48], 2)
		55: Type	const_prim(I64)
		56: WritableReg	constructor(temp_writable_reg, [55], 1)
		57: OperandSize	constructor(operand_size, [29], 2)
		58: MInst	make_variant(MInst::AluRRRR, [28, 57, 56, 10, 12, 13])
		59: Unit	constructor(emit, [58], 3)
		60: Reg	constructor(writable_reg_to_reg, [56], 0)
	]
	constraints = [
		3:	some
		5:	const_prim(I32)
		7:	some
	]
	result = 24
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2761
		../../codegen/src/isa/aarch64/inst.isle line 2480
		../../codegen/src/isa/aarch64/inst.isle line 2127
		../../codegen/src/isa/aarch64/inst.isle line 2377
		../../codegen/src/prelude_lower.isle line 568
		../../codegen/src/isa/aarch64/inst.isle line 2043
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(fits_in_16, 5)
		7: Inst	match_tuple(4, 1)
		8: Option((Value, Value))	extractor(umul_overflow, 7)
		9: Type	match_some(6)
		10: ArgumentExtension	make_variant(ArgumentExtension::Uext, [])
		11: ExtendOp	constructor(lower_extend_op, [9, 10], 1)
		12: (Value, Value)	match_some(8)
		13: Value	match_tuple(12, 0)
		14: Reg	constructor(put_in_reg_zext32, [13], 2)
		15: Value	match_tuple(12, 1)
		16: Reg	constructor(put_in_reg_zext32, [15], 3)
		17: Reg	constructor(zero_reg, [], 4)
		19: OperandSize	make_variant(OperandSize::Size32, [])
		21: Cond	make_variant(Cond::Ne, [])
		24: ValueRegs	constructor(value_reg, [63], 9)
		25: ValueRegs	constructor(value_reg, [52], 10)
		26: InstOutput	constructor(output_pair, [24, 25], 11)
		27: Option(InstOutput)	some(26)
		32: ALUOp3	make_variant(ALUOp3::MAdd, [])
		38: WritableReg	constructor(writable_zero_reg, [], 1)
		39: ALUOp	make_variant(ALUOp::SubS, [])
		40: MInst	make_variant(MInst::AluRRRExtend, [39, 19, 38, 63, 63, 11])
		41: ProducesFlags	make_variant(ProducesFlags::ProducesFlagsSideEffect, [40])
		43: Type	const_prim(I64)
		44: WritableReg	constructor(temp_writable_reg, [43], 1)
		45: MInst	make_variant(MInst::CSet, [44, 21])
		46: Reg	constructor(writable_reg_to_reg, [44], 0)
		47: ConsumesFlags	make_variant(ConsumesFlags::ConsumesFlagsReturnsReg, [45, 46])
		50: ValueRegs	constructor(with_flags, [41, 47], 1)
		51: usize	const_int(0, usize)
		52: Reg	constructor(value_regs_get, [50, 51], 2)
		58: Type	const_prim(I64)
		59: WritableReg	constructor(temp_writable_reg, [58], 1)
		60: OperandSize	constructor(operand_size, [9], 2)
		61: MInst	make_variant(MInst::AluRRRR, [32, 60, 59, 14, 16, 17])
		62: Unit	constructor(emit, [61], 3)
		63: Reg	constructor(writable_reg_to_reg, [59], 0)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
	]
	result = 27
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2751
		../../codegen/src/isa/aarch64/lower.isle line 2658
		../../codegen/src/isa/aarch64/inst.isle line 2050
		../../codegen/src/isa/aarch64/inst.isle line 2058
		../../codegen/src/isa/aarch64/inst.isle line 2384
		../../codegen/src/prelude_lower.isle line 168
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option((Value, Value))	extractor(ssub_overflow, 6)
		8: (Value, Value)	match_some(7)
		9: Value	match_tuple(8, 0)
		10: Value	match_tuple(8, 1)
		11: ALUOp	make_variant(ALUOp::SubS, [])
		12: ALUOp	make_variant(ALUOp::SbcS, [])
		13: Cond	make_variant(Cond::Vs, [])
		15: Option(InstOutput)	some(67)
		21: ValueRegs	constructor(put_in_regs, [9], 1)
		22: usize	const_int(0, usize)
		23: Reg	constructor(value_regs_get, [21, 22], 2)
		24: usize	const_int(1, usize)
		25: Reg	constructor(value_regs_get, [21, 24], 3)
		26: ValueRegs	constructor(put_in_regs, [10], 4)
		27: Reg	constructor(value_regs_get, [26, 22], 5)
		28: Reg	constructor(value_regs_get, [26, 24], 6)
		29: Type	const_prim(I64)
		33: MultiReg	constructor(with_flags_chained, [44, 54, 60], 10)
		39: Type	const_prim(I64)
		40: WritableReg	constructor(temp_writable_reg, [39], 1)
		41: OperandSize	constructor(operand_size, [29], 2)
		42: MInst	make_variant(MInst::AluRRR, [11, 41, 40, 23, 27])
		43: Reg	constructor(writable_reg_to_reg, [40], 0)
		44: ProducesFlags	make_variant(ProducesFlags::ProducesFlagsReturnsResultWithConsumer, [42, 43])
		49: Type	const_prim(I64)
		50: WritableReg	constructor(temp_writable_reg, [49], 1)
		51: OperandSize	constructor(operand_size, [29], 2)
		52: MInst	make_variant(MInst::AluRRR, [12, 51, 50, 25, 28])
		53: Reg	constructor(writable_reg_to_reg, [50], 0)
		54: ConsumesAndProducesFlags	make_variant(ConsumesAndProducesFlags::ReturnsReg, [52, 53])
		56: Type	const_prim(I64)
		57: WritableReg	constructor(temp_writable_reg, [56], 1)
		58: MInst	make_variant(MInst::CSet, [57, 13])
		59: Reg	constructor(writable_reg_to_reg, [57], 0)
		60: ConsumesFlags	make_variant(ConsumesFlags::ConsumesFlagsReturnsResultWithProducer, [58, 59])
		62: Reg	match_variant(33, MultiReg::Three, a)
		63: Reg	match_variant(33, MultiReg::Three, b)
		64: ValueRegs	constructor(value_regs, [62, 63], 1)
		65: Reg	match_variant(33, MultiReg::Three, c)
		66: ValueRegs	constructor(value_reg, [65], 2)
		67: InstOutput	constructor(output_pair, [64, 66], 3)
	]
	constraints = [
		3:	some
		5:	const_prim(I128)
		7:	some
		33:	variant(MultiReg::Three)
	]
	result = 15
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2745
		../../codegen/src/isa/aarch64/lower.isle line 2647
		../../codegen/src/isa/aarch64/inst.isle line 2050
		../../codegen/src/isa/aarch64/inst.isle line 2384
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(ty_32_or_64, 5)
		7: Inst	match_tuple(4, 1)
		8: Option((Value, Value))	extractor(ssub_overflow, 7)
		9: Type	match_some(6)
		10: (Value, Value)	match_some(8)
		11: Value	match_tuple(10, 0)
		12: Value	match_tuple(10, 1)
		13: ALUOp	make_variant(ALUOp::SubS, [])
		14: Cond	make_variant(Cond::Vs, [])
		16: Option(InstOutput)	some(33)
		22: Reg	constructor(put_in_reg, [11], 1)
		23: Reg	constructor(put_in_reg, [12], 2)
		26: ValueRegs	constructor(with_flags, [43, 49], 5)
		27: usize	const_int(0, usize)
		28: Reg	constructor(value_regs_get, [26, 27], 6)
		29: ValueRegs	constructor(value_reg, [28], 7)
		30: usize	const_int(1, usize)
		31: Reg	constructor(value_regs_get, [26, 30], 8)
		32: ValueRegs	constructor(value_reg, [31], 9)
		33: InstOutput	constructor(output_pair, [29, 32], 10)
		38: Type	const_prim(I64)
		39: WritableReg	constructor(temp_writable_reg, [38], 1)
		40: OperandSize	constructor(operand_size, [9], 2)
		41: MInst	make_variant(MInst::AluRRR, [13, 40, 39, 22, 23])
		42: Reg	constructor(writable_reg_to_reg, [39], 0)
		43: ProducesFlags	make_variant(ProducesFlags::ProducesFlagsReturnsResultWithConsumer, [41, 42])
		45: Type	const_prim(I64)
		46: WritableReg	constructor(temp_writable_reg, [45], 1)
		47: MInst	make_variant(MInst::CSet, [46, 14])
		48: Reg	constructor(writable_reg_to_reg, [46], 0)
		49: ConsumesFlags	make_variant(ConsumesFlags::ConsumesFlagsReturnsResultWithProducer, [47, 48])
	]
	constraints = [
		3:	some
		6:	some
		8:	some
	]
	result = 16
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2740
		../../codegen/src/isa/aarch64/lower.isle line 2618
		../../codegen/src/isa/aarch64/inst.isle line 2028
		../../codegen/src/isa/aarch64/inst.isle line 2127
		../../codegen/src/isa/aarch64/inst.isle line 2377
		../../codegen/src/prelude_lower.isle line 568
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(fits_in_16, 5)
		7: Inst	match_tuple(4, 1)
		8: Option((Value, Value))	extractor(ssub_overflow, 7)
		9: Type	match_some(6)
		10: (Value, Value)	match_some(8)
		11: Value	match_tuple(10, 0)
		12: Value	match_tuple(10, 1)
		13: ArgumentExtension	make_variant(ArgumentExtension::Sext, [])
		14: ALUOp	make_variant(ALUOp::Sub, [])
		16: Option(InstOutput)	some(33)
		22: ExtendOp	constructor(lower_extend_op, [9, 13], 1)
		23: Reg	constructor(put_in_reg_ext32, [11, 13], 2)
		24: Reg	constructor(put_in_reg, [12], 3)
		26: OperandSize	make_variant(OperandSize::Size32, [])
		28: Cond	make_variant(Cond::Ne, [])
		31: ValueRegs	constructor(value_reg, [44], 8)
		32: ValueRegs	constructor(value_reg, [63], 9)
		33: InstOutput	constructor(output_pair, [31, 32], 10)
		39: Type	const_prim(I64)
		40: WritableReg	constructor(temp_writable_reg, [39], 1)
		41: OperandSize	constructor(operand_size, [9], 2)
		42: MInst	make_variant(MInst::AluRRRExtend, [14, 41, 40, 23, 24, 22])
		43: Unit	constructor(emit, [42], 3)
		44: Reg	constructor(writable_reg_to_reg, [40], 0)
		49: WritableReg	constructor(writable_zero_reg, [], 1)
		50: ALUOp	make_variant(ALUOp::SubS, [])
		51: MInst	make_variant(MInst::AluRRRExtend, [50, 26, 49, 44, 44, 22])
		52: ProducesFlags	make_variant(ProducesFlags::ProducesFlagsSideEffect, [51])
		54: Type	const_prim(I64)
		55: WritableReg	constructor(temp_writable_reg, [54], 1)
		56: MInst	make_variant(MInst::CSet, [55, 28])
		57: Reg	constructor(writable_reg_to_reg, [55], 0)
		58: ConsumesFlags	make_variant(ConsumesFlags::ConsumesFlagsReturnsReg, [56, 57])
		61: ValueRegs	constructor(with_flags, [52, 58], 1)
		62: usize	const_int(0, usize)
		63: Reg	constructor(value_regs_get, [61, 62], 2)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
	]
	result = 16
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2731
		../../codegen/src/isa/aarch64/lower.isle line 2658
		../../codegen/src/isa/aarch64/inst.isle line 2050
		../../codegen/src/isa/aarch64/inst.isle line 2058
		../../codegen/src/isa/aarch64/inst.isle line 2384
		../../codegen/src/prelude_lower.isle line 168
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option((Value, Value))	extractor(usub_overflow, 6)
		8: (Value, Value)	match_some(7)
		9: Value	match_tuple(8, 0)
		10: Value	match_tuple(8, 1)
		11: ALUOp	make_variant(ALUOp::SubS, [])
		12: ALUOp	make_variant(ALUOp::SbcS, [])
		13: Cond	make_variant(Cond::Lo, [])
		15: Option(InstOutput)	some(67)
		21: ValueRegs	constructor(put_in_regs, [9], 1)
		22: usize	const_int(0, usize)
		23: Reg	constructor(value_regs_get, [21, 22], 2)
		24: usize	const_int(1, usize)
		25: Reg	constructor(value_regs_get, [21, 24], 3)
		26: ValueRegs	constructor(put_in_regs, [10], 4)
		27: Reg	constructor(value_regs_get, [26, 22], 5)
		28: Reg	constructor(value_regs_get, [26, 24], 6)
		29: Type	const_prim(I64)
		33: MultiReg	constructor(with_flags_chained, [44, 54, 60], 10)
		39: Type	const_prim(I64)
		40: WritableReg	constructor(temp_writable_reg, [39], 1)
		41: OperandSize	constructor(operand_size, [29], 2)
		42: MInst	make_variant(MInst::AluRRR, [11, 41, 40, 23, 27])
		43: Reg	constructor(writable_reg_to_reg, [40], 0)
		44: ProducesFlags	make_variant(ProducesFlags::ProducesFlagsReturnsResultWithConsumer, [42, 43])
		49: Type	const_prim(I64)
		50: WritableReg	constructor(temp_writable_reg, [49], 1)
		51: OperandSize	constructor(operand_size, [29], 2)
		52: MInst	make_variant(MInst::AluRRR, [12, 51, 50, 25, 28])
		53: Reg	constructor(writable_reg_to_reg, [50], 0)
		54: ConsumesAndProducesFlags	make_variant(ConsumesAndProducesFlags::ReturnsReg, [52, 53])
		56: Type	const_prim(I64)
		57: WritableReg	constructor(temp_writable_reg, [56], 1)
		58: MInst	make_variant(MInst::CSet, [57, 13])
		59: Reg	constructor(writable_reg_to_reg, [57], 0)
		60: ConsumesFlags	make_variant(ConsumesFlags::ConsumesFlagsReturnsResultWithProducer, [58, 59])
		62: Reg	match_variant(33, MultiReg::Three, a)
		63: Reg	match_variant(33, MultiReg::Three, b)
		64: ValueRegs	constructor(value_regs, [62, 63], 1)
		65: Reg	match_variant(33, MultiReg::Three, c)
		66: ValueRegs	constructor(value_reg, [65], 2)
		67: InstOutput	constructor(output_pair, [64, 66], 3)
	]
	constraints = [
		3:	some
		5:	const_prim(I128)
		7:	some
		33:	variant(MultiReg::Three)
	]
	result = 15
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2725
		../../codegen/src/isa/aarch64/lower.isle line 2647
		../../codegen/src/isa/aarch64/inst.isle line 2050
		../../codegen/src/isa/aarch64/inst.isle line 2384
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(ty_32_or_64, 5)
		7: Inst	match_tuple(4, 1)
		8: Option((Value, Value))	extractor(usub_overflow, 7)
		9: Type	match_some(6)
		10: (Value, Value)	match_some(8)
		11: Value	match_tuple(10, 0)
		12: Value	match_tuple(10, 1)
		13: ALUOp	make_variant(ALUOp::SubS, [])
		14: Cond	make_variant(Cond::Lo, [])
		16: Option(InstOutput)	some(33)
		22: Reg	constructor(put_in_reg, [11], 1)
		23: Reg	constructor(put_in_reg, [12], 2)
		26: ValueRegs	constructor(with_flags, [43, 49], 5)
		27: usize	const_int(0, usize)
		28: Reg	constructor(value_regs_get, [26, 27], 6)
		29: ValueRegs	constructor(value_reg, [28], 7)
		30: usize	const_int(1, usize)
		31: Reg	constructor(value_regs_get, [26, 30], 8)
		32: ValueRegs	constructor(value_reg, [31], 9)
		33: InstOutput	constructor(output_pair, [29, 32], 10)
		38: Type	const_prim(I64)
		39: WritableReg	constructor(temp_writable_reg, [38], 1)
		40: OperandSize	constructor(operand_size, [9], 2)
		41: MInst	make_variant(MInst::AluRRR, [13, 40, 39, 22, 23])
		42: Reg	constructor(writable_reg_to_reg, [39], 0)
		43: ProducesFlags	make_variant(ProducesFlags::ProducesFlagsReturnsResultWithConsumer, [41, 42])
		45: Type	const_prim(I64)
		46: WritableReg	constructor(temp_writable_reg, [45], 1)
		47: MInst	make_variant(MInst::CSet, [46, 14])
		48: Reg	constructor(writable_reg_to_reg, [46], 0)
		49: ConsumesFlags	make_variant(ConsumesFlags::ConsumesFlagsReturnsResultWithProducer, [47, 48])
	]
	constraints = [
		3:	some
		6:	some
		8:	some
	]
	result = 16
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2720
		../../codegen/src/isa/aarch64/lower.isle line 2618
		../../codegen/src/isa/aarch64/inst.isle line 2028
		../../codegen/src/isa/aarch64/inst.isle line 2127
		../../codegen/src/isa/aarch64/inst.isle line 2377
		../../codegen/src/prelude_lower.isle line 568
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(fits_in_16, 5)
		7: Inst	match_tuple(4, 1)
		8: Option((Value, Value))	extractor(usub_overflow, 7)
		9: Type	match_some(6)
		10: (Value, Value)	match_some(8)
		11: Value	match_tuple(10, 0)
		12: Value	match_tuple(10, 1)
		13: ArgumentExtension	make_variant(ArgumentExtension::Uext, [])
		14: ALUOp	make_variant(ALUOp::Sub, [])
		16: Option(InstOutput)	some(33)
		22: ExtendOp	constructor(lower_extend_op, [9, 13], 1)
		23: Reg	constructor(put_in_reg_ext32, [11, 13], 2)
		24: Reg	constructor(put_in_reg, [12], 3)
		26: OperandSize	make_variant(OperandSize::Size32, [])
		28: Cond	make_variant(Cond::Ne, [])
		31: ValueRegs	constructor(value_reg, [44], 8)
		32: ValueRegs	constructor(value_reg, [63], 9)
		33: InstOutput	constructor(output_pair, [31, 32], 10)
		39: Type	const_prim(I64)
		40: WritableReg	constructor(temp_writable_reg, [39], 1)
		41: OperandSize	constructor(operand_size, [9], 2)
		42: MInst	make_variant(MInst::AluRRRExtend, [14, 41, 40, 23, 24, 22])
		43: Unit	constructor(emit, [42], 3)
		44: Reg	constructor(writable_reg_to_reg, [40], 0)
		49: WritableReg	constructor(writable_zero_reg, [], 1)
		50: ALUOp	make_variant(ALUOp::SubS, [])
		51: MInst	make_variant(MInst::AluRRRExtend, [50, 26, 49, 44, 44, 22])
		52: ProducesFlags	make_variant(ProducesFlags::ProducesFlagsSideEffect, [51])
		54: Type	const_prim(I64)
		55: WritableReg	constructor(temp_writable_reg, [54], 1)
		56: MInst	make_variant(MInst::CSet, [55, 28])
		57: Reg	constructor(writable_reg_to_reg, [55], 0)
		58: ConsumesFlags	make_variant(ConsumesFlags::ConsumesFlagsReturnsReg, [56, 57])
		61: ValueRegs	constructor(with_flags, [52, 58], 1)
		62: usize	const_int(0, usize)
		63: Reg	constructor(value_regs_get, [61, 62], 2)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
	]
	result = 16
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2711
		../../codegen/src/isa/aarch64/lower.isle line 2658
		../../codegen/src/isa/aarch64/inst.isle line 2050
		../../codegen/src/isa/aarch64/inst.isle line 2058
		../../codegen/src/isa/aarch64/inst.isle line 2384
		../../codegen/src/prelude_lower.isle line 168
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option((Value, Value))	extractor(sadd_overflow, 6)
		8: (Value, Value)	match_some(7)
		9: Value	match_tuple(8, 0)
		10: Value	match_tuple(8, 1)
		11: ALUOp	make_variant(ALUOp::AddS, [])
		12: ALUOp	make_variant(ALUOp::AdcS, [])
		13: Cond	make_variant(Cond::Vs, [])
		15: Option(InstOutput)	some(67)
		21: ValueRegs	constructor(put_in_regs, [9], 1)
		22: usize	const_int(0, usize)
		23: Reg	constructor(value_regs_get, [21, 22], 2)
		24: usize	const_int(1, usize)
		25: Reg	constructor(value_regs_get, [21, 24], 3)
		26: ValueRegs	constructor(put_in_regs, [10], 4)
		27: Reg	constructor(value_regs_get, [26, 22], 5)
		28: Reg	constructor(value_regs_get, [26, 24], 6)
		29: Type	const_prim(I64)
		33: MultiReg	constructor(with_flags_chained, [44, 54, 60], 10)
		39: Type	const_prim(I64)
		40: WritableReg	constructor(temp_writable_reg, [39], 1)
		41: OperandSize	constructor(operand_size, [29], 2)
		42: MInst	make_variant(MInst::AluRRR, [11, 41, 40, 23, 27])
		43: Reg	constructor(writable_reg_to_reg, [40], 0)
		44: ProducesFlags	make_variant(ProducesFlags::ProducesFlagsReturnsResultWithConsumer, [42, 43])
		49: Type	const_prim(I64)
		50: WritableReg	constructor(temp_writable_reg, [49], 1)
		51: OperandSize	constructor(operand_size, [29], 2)
		52: MInst	make_variant(MInst::AluRRR, [12, 51, 50, 25, 28])
		53: Reg	constructor(writable_reg_to_reg, [50], 0)
		54: ConsumesAndProducesFlags	make_variant(ConsumesAndProducesFlags::ReturnsReg, [52, 53])
		56: Type	const_prim(I64)
		57: WritableReg	constructor(temp_writable_reg, [56], 1)
		58: MInst	make_variant(MInst::CSet, [57, 13])
		59: Reg	constructor(writable_reg_to_reg, [57], 0)
		60: ConsumesFlags	make_variant(ConsumesFlags::ConsumesFlagsReturnsResultWithProducer, [58, 59])
		62: Reg	match_variant(33, MultiReg::Three, a)
		63: Reg	match_variant(33, MultiReg::Three, b)
		64: ValueRegs	constructor(value_regs, [62, 63], 1)
		65: Reg	match_variant(33, MultiReg::Three, c)
		66: ValueRegs	constructor(value_reg, [65], 2)
		67: InstOutput	constructor(output_pair, [64, 66], 3)
	]
	constraints = [
		3:	some
		5:	const_prim(I128)
		7:	some
		33:	variant(MultiReg::Three)
	]
	result = 15
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2705
		../../codegen/src/isa/aarch64/lower.isle line 2647
		../../codegen/src/isa/aarch64/inst.isle line 2050
		../../codegen/src/isa/aarch64/inst.isle line 2384
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(ty_32_or_64, 5)
		7: Inst	match_tuple(4, 1)
		8: Option((Value, Value))	extractor(sadd_overflow, 7)
		9: Type	match_some(6)
		10: (Value, Value)	match_some(8)
		11: Value	match_tuple(10, 0)
		12: Value	match_tuple(10, 1)
		13: ALUOp	make_variant(ALUOp::AddS, [])
		14: Cond	make_variant(Cond::Vs, [])
		16: Option(InstOutput)	some(33)
		22: Reg	constructor(put_in_reg, [11], 1)
		23: Reg	constructor(put_in_reg, [12], 2)
		26: ValueRegs	constructor(with_flags, [43, 49], 5)
		27: usize	const_int(0, usize)
		28: Reg	constructor(value_regs_get, [26, 27], 6)
		29: ValueRegs	constructor(value_reg, [28], 7)
		30: usize	const_int(1, usize)
		31: Reg	constructor(value_regs_get, [26, 30], 8)
		32: ValueRegs	constructor(value_reg, [31], 9)
		33: InstOutput	constructor(output_pair, [29, 32], 10)
		38: Type	const_prim(I64)
		39: WritableReg	constructor(temp_writable_reg, [38], 1)
		40: OperandSize	constructor(operand_size, [9], 2)
		41: MInst	make_variant(MInst::AluRRR, [13, 40, 39, 22, 23])
		42: Reg	constructor(writable_reg_to_reg, [39], 0)
		43: ProducesFlags	make_variant(ProducesFlags::ProducesFlagsReturnsResultWithConsumer, [41, 42])
		45: Type	const_prim(I64)
		46: WritableReg	constructor(temp_writable_reg, [45], 1)
		47: MInst	make_variant(MInst::CSet, [46, 14])
		48: Reg	constructor(writable_reg_to_reg, [46], 0)
		49: ConsumesFlags	make_variant(ConsumesFlags::ConsumesFlagsReturnsResultWithProducer, [47, 48])
	]
	constraints = [
		3:	some
		6:	some
		8:	some
	]
	result = 16
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2700
		../../codegen/src/isa/aarch64/lower.isle line 2618
		../../codegen/src/isa/aarch64/inst.isle line 2028
		../../codegen/src/isa/aarch64/inst.isle line 2127
		../../codegen/src/isa/aarch64/inst.isle line 2377
		../../codegen/src/prelude_lower.isle line 568
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(fits_in_16, 5)
		7: Inst	match_tuple(4, 1)
		8: Option((Value, Value))	extractor(sadd_overflow, 7)
		9: Type	match_some(6)
		10: (Value, Value)	match_some(8)
		11: Value	match_tuple(10, 0)
		12: Value	match_tuple(10, 1)
		13: ArgumentExtension	make_variant(ArgumentExtension::Sext, [])
		14: ALUOp	make_variant(ALUOp::Add, [])
		16: Option(InstOutput)	some(33)
		22: ExtendOp	constructor(lower_extend_op, [9, 13], 1)
		23: Reg	constructor(put_in_reg_ext32, [11, 13], 2)
		24: Reg	constructor(put_in_reg, [12], 3)
		26: OperandSize	make_variant(OperandSize::Size32, [])
		28: Cond	make_variant(Cond::Ne, [])
		31: ValueRegs	constructor(value_reg, [44], 8)
		32: ValueRegs	constructor(value_reg, [63], 9)
		33: InstOutput	constructor(output_pair, [31, 32], 10)
		39: Type	const_prim(I64)
		40: WritableReg	constructor(temp_writable_reg, [39], 1)
		41: OperandSize	constructor(operand_size, [9], 2)
		42: MInst	make_variant(MInst::AluRRRExtend, [14, 41, 40, 23, 24, 22])
		43: Unit	constructor(emit, [42], 3)
		44: Reg	constructor(writable_reg_to_reg, [40], 0)
		49: WritableReg	constructor(writable_zero_reg, [], 1)
		50: ALUOp	make_variant(ALUOp::SubS, [])
		51: MInst	make_variant(MInst::AluRRRExtend, [50, 26, 49, 44, 44, 22])
		52: ProducesFlags	make_variant(ProducesFlags::ProducesFlagsSideEffect, [51])
		54: Type	const_prim(I64)
		55: WritableReg	constructor(temp_writable_reg, [54], 1)
		56: MInst	make_variant(MInst::CSet, [55, 28])
		57: Reg	constructor(writable_reg_to_reg, [55], 0)
		58: ConsumesFlags	make_variant(ConsumesFlags::ConsumesFlagsReturnsReg, [56, 57])
		61: ValueRegs	constructor(with_flags, [52, 58], 1)
		62: usize	const_int(0, usize)
		63: Reg	constructor(value_regs_get, [61, 62], 2)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
	]
	result = 16
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2691
		../../codegen/src/isa/aarch64/lower.isle line 2658
		../../codegen/src/isa/aarch64/inst.isle line 2050
		../../codegen/src/isa/aarch64/inst.isle line 2058
		../../codegen/src/isa/aarch64/inst.isle line 2384
		../../codegen/src/prelude_lower.isle line 168
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option((Value, Value))	extractor(uadd_overflow, 6)
		8: (Value, Value)	match_some(7)
		9: Value	match_tuple(8, 0)
		10: Value	match_tuple(8, 1)
		11: ALUOp	make_variant(ALUOp::AddS, [])
		12: ALUOp	make_variant(ALUOp::AdcS, [])
		13: Cond	make_variant(Cond::Hs, [])
		15: Option(InstOutput)	some(67)
		21: ValueRegs	constructor(put_in_regs, [9], 1)
		22: usize	const_int(0, usize)
		23: Reg	constructor(value_regs_get, [21, 22], 2)
		24: usize	const_int(1, usize)
		25: Reg	constructor(value_regs_get, [21, 24], 3)
		26: ValueRegs	constructor(put_in_regs, [10], 4)
		27: Reg	constructor(value_regs_get, [26, 22], 5)
		28: Reg	constructor(value_regs_get, [26, 24], 6)
		29: Type	const_prim(I64)
		33: MultiReg	constructor(with_flags_chained, [44, 54, 60], 10)
		39: Type	const_prim(I64)
		40: WritableReg	constructor(temp_writable_reg, [39], 1)
		41: OperandSize	constructor(operand_size, [29], 2)
		42: MInst	make_variant(MInst::AluRRR, [11, 41, 40, 23, 27])
		43: Reg	constructor(writable_reg_to_reg, [40], 0)
		44: ProducesFlags	make_variant(ProducesFlags::ProducesFlagsReturnsResultWithConsumer, [42, 43])
		49: Type	const_prim(I64)
		50: WritableReg	constructor(temp_writable_reg, [49], 1)
		51: OperandSize	constructor(operand_size, [29], 2)
		52: MInst	make_variant(MInst::AluRRR, [12, 51, 50, 25, 28])
		53: Reg	constructor(writable_reg_to_reg, [50], 0)
		54: ConsumesAndProducesFlags	make_variant(ConsumesAndProducesFlags::ReturnsReg, [52, 53])
		56: Type	const_prim(I64)
		57: WritableReg	constructor(temp_writable_reg, [56], 1)
		58: MInst	make_variant(MInst::CSet, [57, 13])
		59: Reg	constructor(writable_reg_to_reg, [57], 0)
		60: ConsumesFlags	make_variant(ConsumesFlags::ConsumesFlagsReturnsResultWithProducer, [58, 59])
		62: Reg	match_variant(33, MultiReg::Three, a)
		63: Reg	match_variant(33, MultiReg::Three, b)
		64: ValueRegs	constructor(value_regs, [62, 63], 1)
		65: Reg	match_variant(33, MultiReg::Three, c)
		66: ValueRegs	constructor(value_reg, [65], 2)
		67: InstOutput	constructor(output_pair, [64, 66], 3)
	]
	constraints = [
		3:	some
		5:	const_prim(I128)
		7:	some
		33:	variant(MultiReg::Three)
	]
	result = 15
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2687
		../../codegen/src/isa/aarch64/lower.isle line 2647
		../../codegen/src/isa/aarch64/inst.isle line 2050
		../../codegen/src/isa/aarch64/inst.isle line 2384
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Inst	match_tuple(4, 1)
		6: Option((Value, Value))	extractor(uadd_overflow, 5)
		7: Type	match_tuple(4, 0)
		8: Option(Type)	extractor(ty_32_or_64, 7)
		9: Type	match_some(8)
		10: (Value, Value)	match_some(6)
		11: Value	match_tuple(10, 0)
		12: Value	match_tuple(10, 1)
		13: ALUOp	make_variant(ALUOp::AddS, [])
		14: Cond	make_variant(Cond::Hs, [])
		16: Option(InstOutput)	some(33)
		22: Reg	constructor(put_in_reg, [11], 1)
		23: Reg	constructor(put_in_reg, [12], 2)
		26: ValueRegs	constructor(with_flags, [43, 49], 5)
		27: usize	const_int(0, usize)
		28: Reg	constructor(value_regs_get, [26, 27], 6)
		29: ValueRegs	constructor(value_reg, [28], 7)
		30: usize	const_int(1, usize)
		31: Reg	constructor(value_regs_get, [26, 30], 8)
		32: ValueRegs	constructor(value_reg, [31], 9)
		33: InstOutput	constructor(output_pair, [29, 32], 10)
		38: Type	const_prim(I64)
		39: WritableReg	constructor(temp_writable_reg, [38], 1)
		40: OperandSize	constructor(operand_size, [9], 2)
		41: MInst	make_variant(MInst::AluRRR, [13, 40, 39, 22, 23])
		42: Reg	constructor(writable_reg_to_reg, [39], 0)
		43: ProducesFlags	make_variant(ProducesFlags::ProducesFlagsReturnsResultWithConsumer, [41, 42])
		45: Type	const_prim(I64)
		46: WritableReg	constructor(temp_writable_reg, [45], 1)
		47: MInst	make_variant(MInst::CSet, [46, 14])
		48: Reg	constructor(writable_reg_to_reg, [46], 0)
		49: ConsumesFlags	make_variant(ConsumesFlags::ConsumesFlagsReturnsResultWithProducer, [47, 48])
	]
	constraints = [
		3:	some
		6:	some
		8:	some
	]
	result = 16
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2683
		../../codegen/src/isa/aarch64/lower.isle line 2618
		../../codegen/src/isa/aarch64/inst.isle line 2028
		../../codegen/src/isa/aarch64/inst.isle line 2127
		../../codegen/src/isa/aarch64/inst.isle line 2377
		../../codegen/src/prelude_lower.isle line 568
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(fits_in_16, 5)
		7: Inst	match_tuple(4, 1)
		8: Option((Value, Value))	extractor(uadd_overflow, 7)
		9: Type	match_some(6)
		10: (Value, Value)	match_some(8)
		11: Value	match_tuple(10, 0)
		12: Value	match_tuple(10, 1)
		13: ArgumentExtension	make_variant(ArgumentExtension::Uext, [])
		14: ALUOp	make_variant(ALUOp::Add, [])
		16: Option(InstOutput)	some(33)
		22: ExtendOp	constructor(lower_extend_op, [9, 13], 1)
		23: Reg	constructor(put_in_reg_ext32, [11, 13], 2)
		24: Reg	constructor(put_in_reg, [12], 3)
		26: OperandSize	make_variant(OperandSize::Size32, [])
		28: Cond	make_variant(Cond::Ne, [])
		31: ValueRegs	constructor(value_reg, [44], 8)
		32: ValueRegs	constructor(value_reg, [63], 9)
		33: InstOutput	constructor(output_pair, [31, 32], 10)
		39: Type	const_prim(I64)
		40: WritableReg	constructor(temp_writable_reg, [39], 1)
		41: OperandSize	constructor(operand_size, [9], 2)
		42: MInst	make_variant(MInst::AluRRRExtend, [14, 41, 40, 23, 24, 22])
		43: Unit	constructor(emit, [42], 3)
		44: Reg	constructor(writable_reg_to_reg, [40], 0)
		49: WritableReg	constructor(writable_zero_reg, [], 1)
		50: ALUOp	make_variant(ALUOp::SubS, [])
		51: MInst	make_variant(MInst::AluRRRExtend, [50, 26, 49, 44, 44, 22])
		52: ProducesFlags	make_variant(ProducesFlags::ProducesFlagsSideEffect, [51])
		54: Type	const_prim(I64)
		55: WritableReg	constructor(temp_writable_reg, [54], 1)
		56: MInst	make_variant(MInst::CSet, [55, 28])
		57: Reg	constructor(writable_reg_to_reg, [55], 0)
		58: ConsumesFlags	make_variant(ConsumesFlags::ConsumesFlagsReturnsReg, [56, 57])
		61: ValueRegs	constructor(with_flags, [52, 58], 1)
		62: usize	const_int(0, usize)
		63: Reg	constructor(value_regs_get, [61, 62], 2)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
	]
	result = 16
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2603
		../../codegen/src/isa/aarch64/inst.isle line 2073
		../../codegen/src/isa/aarch64/inst.isle line 3026
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/prelude_lower.isle line 568
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(fits_in_64, 5)
		7: Inst	match_tuple(4, 1)
		8: Option((Value, Value, TrapCode))	extractor(uadd_overflow_trap, 7)
		9: (Value, Value, TrapCode)	match_some(8)
		10: Value	match_tuple(9, 0)
		11: Reg	constructor(put_in_reg, [10], 1)
		12: Value	match_tuple(9, 1)
		13: Reg	constructor(put_in_reg, [12], 2)
		14: Type	match_some(6)
		16: TrapCode	match_tuple(9, 2)
		19: Option(InstOutput)	some(39)
		23: Type	const_prim(I64)
		24: WritableReg	constructor(temp_writable_reg, [23], 1)
		25: OperandSize	constructor(operand_size, [14], 2)
		26: ALUOp	make_variant(ALUOp::AddS, [])
		27: MInst	make_variant(MInst::AluRRR, [26, 25, 24, 11, 13])
		28: Reg	constructor(writable_reg_to_reg, [24], 0)
		29: ProducesFlags	make_variant(ProducesFlags::ProducesFlagsReturnsResultWithConsumer, [27, 28])
		32: Cond	make_variant(Cond::Hs, [])
		33: CondBrKind	constructor(cond_br_cond, [32], 1)
		34: MInst	make_variant(MInst::TrapIf, [33, 16])
		35: ConsumesFlags	make_variant(ConsumesFlags::ConsumesFlagsSideEffect, [34])
		38: ValueRegs	constructor(value_reg, [44], 1)
		39: InstOutput	constructor(output, [38], 2)
		42: ValueRegs	constructor(with_flags, [29, 35], 1)
		43: usize	const_int(0, usize)
		44: Reg	constructor(value_regs_get, [42, 43], 2)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
	]
	result = 19
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2589
		../../codegen/src/isa/aarch64/inst.isle line 2292
		../../codegen/src/isa/aarch64/inst.isle line 2292
		../../codegen/src/isa/aarch64/inst.isle line 2667
		../../codegen/src/isa/aarch64/inst.isle line 2667
		../../codegen/src/isa/aarch64/inst.isle line 2437
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 1885
		../../codegen/src/isa/aarch64/inst.isle line 1885
		../../codegen/src/isa/aarch64/inst.isle line 2003
	]
	bindings = [
		0: Inst	argument(0)
		3: Option(Value)	extractor(vhigh_bits, 0)
		4: Value	match_some(3)
		5: Type	extractor(value_type, 4)
		6: Reg	constructor(put_in_reg, [4], 1)
		7: u8	const_int(1, u8)
		8: ScalarSize	make_variant(ScalarSize::Size64, [])
		10: Reg	constructor(put_in_reg, [4], 3)
		11: u8	const_int(0, u8)
		13: u8	const_int(63, u8)
		14: ImmShift	constructor(imm_shift_from_u8, [13], 5)
		15: Type	const_prim(I64)
		17: ImmShift	constructor(imm_shift_from_u8, [13], 7)
		19: u64	const_int(1, u64)
		20: Option(ShiftOpAndAmt)	constructor(lshl_from_u64, [15, 19], 0)
		21: ShiftOpAndAmt	match_some(20)
		24: Option(InstOutput)	some(59)
		28: Type	const_prim(I64)
		29: WritableReg	constructor(temp_writable_reg, [28], 1)
		30: MInst	make_variant(MInst::MovFromVec, [29, 6, 7, 8])
		31: Unit	constructor(emit, [30], 2)
		32: Reg	constructor(writable_reg_to_reg, [29], 0)
		36: Type	const_prim(I64)
		37: WritableReg	constructor(temp_writable_reg, [36], 1)
		38: MInst	make_variant(MInst::MovFromVec, [37, 10, 11, 8])
		39: Unit	constructor(emit, [38], 2)
		40: Reg	constructor(writable_reg_to_reg, [37], 0)
		44: ALUOp	make_variant(ALUOp::Lsr, [])
		49: ALUOp	make_variant(ALUOp::Lsr, [])
		55: ALUOp	make_variant(ALUOp::Add, [])
		58: ValueRegs	constructor(value_reg, [90], 1)
		59: InstOutput	constructor(output, [58], 2)
		64: Type	const_prim(I64)
		65: WritableReg	constructor(temp_writable_reg, [64], 1)
		66: OperandSize	constructor(operand_size, [15], 2)
		67: MInst	make_variant(MInst::AluRRImmShift, [44, 66, 65, 32, 14])
		68: Unit	constructor(emit, [67], 3)
		69: Reg	constructor(writable_reg_to_reg, [65], 0)
		74: Type	const_prim(I64)
		75: WritableReg	constructor(temp_writable_reg, [74], 1)
		76: OperandSize	constructor(operand_size, [15], 2)
		77: MInst	make_variant(MInst::AluRRImmShift, [49, 76, 75, 40, 17])
		78: Unit	constructor(emit, [77], 3)
		79: Reg	constructor(writable_reg_to_reg, [75], 0)
		85: Type	const_prim(I64)
		86: WritableReg	constructor(temp_writable_reg, [85], 1)
		87: OperandSize	constructor(operand_size, [15], 2)
		88: MInst	make_variant(MInst::AluRRRShift, [55, 87, 86, 79, 69, 21])
		89: Unit	constructor(emit, [88], 3)
		90: Reg	constructor(writable_reg_to_reg, [86], 0)
	]
	constraints = [
		3:	some
		5:	const_prim(I64X2)
	]
	result = 24
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2576
		../../codegen/src/isa/aarch64/inst.isle line 2754
		../../codegen/src/isa/aarch64/inst.isle line 2719
		../../codegen/src/isa/aarch64/inst.isle line 2607
		../../codegen/src/isa/aarch64/inst.isle line 2292
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 1968
		../../codegen/src/isa/aarch64/inst.isle line 1899
		../../codegen/src/isa/aarch64/inst.isle line 1961
	]
	bindings = [
		0: Inst	argument(0)
		3: Option(Value)	extractor(vhigh_bits, 0)
		4: Value	match_some(3)
		5: Type	extractor(value_type, 4)
		6: Reg	constructor(put_in_reg, [4], 1)
		7: u8	const_int(31, u8)
		8: VectorSize	make_variant(VectorSize::Size32x4, [])
		10: u128	const_int(633825300187901677051779743745, u128)
		11: Reg	constructor(constant_f128, [10], 3)
		14: u8	const_int(0, u8)
		15: ScalarSize	make_variant(ScalarSize::Size32, [])
		18: Option(InstOutput)	some(43)
		22: VecShiftImmOp	make_variant(VecShiftImmOp::Sshr, [])
		27: VecALUOp	make_variant(VecALUOp::And, [])
		31: VecLanesOp	make_variant(VecLanesOp::Addv, [])
		36: Type	const_prim(I64)
		37: WritableReg	constructor(temp_writable_reg, [36], 1)
		38: MInst	make_variant(MInst::MovFromVec, [37, 69, 14, 15])
		39: Unit	constructor(emit, [38], 2)
		40: Reg	constructor(writable_reg_to_reg, [37], 0)
		42: ValueRegs	constructor(value_reg, [40], 1)
		43: InstOutput	constructor(output, [42], 2)
		48: Type	const_prim(I8X16)
		49: WritableReg	constructor(temp_writable_reg, [48], 1)
		50: MInst	make_variant(MInst::VecShiftImm, [22, 49, 6, 8, 7])
		51: Unit	constructor(emit, [50], 2)
		52: Reg	constructor(writable_reg_to_reg, [49], 0)
		57: Type	const_prim(I8X16)
		58: WritableReg	constructor(temp_writable_reg, [57], 1)
		59: MInst	make_variant(MInst::VecRRR, [27, 58, 52, 11, 8])
		60: Unit	constructor(emit, [59], 2)
		61: Reg	constructor(writable_reg_to_reg, [58], 0)
		65: Type	const_prim(I8X16)
		66: WritableReg	constructor(temp_writable_reg, [65], 1)
		67: MInst	make_variant(MInst::VecLanes, [31, 66, 61, 8])
		68: Unit	constructor(emit, [67], 2)
		69: Reg	constructor(writable_reg_to_reg, [66], 0)
	]
	constraints = [
		3:	some
		5:	const_prim(I32X4)
	]
	result = 18
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2563
		../../codegen/src/isa/aarch64/inst.isle line 2754
		../../codegen/src/isa/aarch64/inst.isle line 2719
		../../codegen/src/isa/aarch64/inst.isle line 2607
		../../codegen/src/isa/aarch64/inst.isle line 2292
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 1968
		../../codegen/src/isa/aarch64/inst.isle line 1899
		../../codegen/src/isa/aarch64/inst.isle line 1961
	]
	bindings = [
		0: Inst	argument(0)
		3: Option(Value)	extractor(vhigh_bits, 0)
		4: Value	match_some(3)
		5: Type	extractor(value_type, 4)
		6: Reg	constructor(put_in_reg, [4], 1)
		7: u8	const_int(15, u8)
		8: VectorSize	make_variant(VectorSize::Size16x8, [])
		10: u128	const_int(664619068533544770747334646890102785, u128)
		11: Reg	constructor(constant_f128, [10], 3)
		14: u8	const_int(0, u8)
		15: ScalarSize	make_variant(ScalarSize::Size16, [])
		18: Option(InstOutput)	some(43)
		22: VecShiftImmOp	make_variant(VecShiftImmOp::Sshr, [])
		27: VecALUOp	make_variant(VecALUOp::And, [])
		31: VecLanesOp	make_variant(VecLanesOp::Addv, [])
		36: Type	const_prim(I64)
		37: WritableReg	constructor(temp_writable_reg, [36], 1)
		38: MInst	make_variant(MInst::MovFromVec, [37, 69, 14, 15])
		39: Unit	constructor(emit, [38], 2)
		40: Reg	constructor(writable_reg_to_reg, [37], 0)
		42: ValueRegs	constructor(value_reg, [40], 1)
		43: InstOutput	constructor(output, [42], 2)
		48: Type	const_prim(I8X16)
		49: WritableReg	constructor(temp_writable_reg, [48], 1)
		50: MInst	make_variant(MInst::VecShiftImm, [22, 49, 6, 8, 7])
		51: Unit	constructor(emit, [50], 2)
		52: Reg	constructor(writable_reg_to_reg, [49], 0)
		57: Type	const_prim(I8X16)
		58: WritableReg	constructor(temp_writable_reg, [57], 1)
		59: MInst	make_variant(MInst::VecRRR, [27, 58, 52, 11, 8])
		60: Unit	constructor(emit, [59], 2)
		61: Reg	constructor(writable_reg_to_reg, [58], 0)
		65: Type	const_prim(I8X16)
		66: WritableReg	constructor(temp_writable_reg, [65], 1)
		67: MInst	make_variant(MInst::VecLanes, [31, 66, 61, 8])
		68: Unit	constructor(emit, [67], 2)
		69: Reg	constructor(writable_reg_to_reg, [66], 0)
	]
	constraints = [
		3:	some
		5:	const_prim(I16X8)
	]
	result = 18
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2539
		../../codegen/src/isa/aarch64/inst.isle line 2754
		../../codegen/src/isa/aarch64/inst.isle line 2719
		../../codegen/src/isa/aarch64/inst.isle line 2333
		../../codegen/src/isa/aarch64/inst.isle line 2592
		../../codegen/src/isa/aarch64/inst.isle line 2607
		../../codegen/src/isa/aarch64/inst.isle line 2292
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 1968
		../../codegen/src/isa/aarch64/inst.isle line 1899
		../../codegen/src/isa/aarch64/inst.isle line 1899
		../../codegen/src/isa/aarch64/inst.isle line 1961
	]
	bindings = [
		0: Inst	argument(0)
		3: Option(Value)	extractor(vhigh_bits, 0)
		4: Value	match_some(3)
		5: Type	extractor(value_type, 4)
		6: Reg	constructor(put_in_reg, [4], 1)
		7: u8	const_int(7, u8)
		8: VectorSize	make_variant(VectorSize::Size8x16, [])
		10: u128	const_int(-169808226154284360427508033573982305791, u128)
		11: Reg	constructor(constant_f128, [10], 3)
		13: u8	const_int(8, u8)
		16: VectorSize	make_variant(VectorSize::Size16x8, [])
		18: u8	const_int(0, u8)
		19: ScalarSize	make_variant(ScalarSize::Size16, [])
		22: Option(InstOutput)	some(60)
		26: VecShiftImmOp	make_variant(VecShiftImmOp::Sshr, [])
		31: VecALUOp	make_variant(VecALUOp::And, [])
		36: Type	const_prim(I8X16)
		37: WritableReg	constructor(temp_writable_reg, [36], 1)
		38: MInst	make_variant(MInst::VecExtract, [37, 78, 78, 13])
		39: Unit	constructor(emit, [38], 2)
		40: Reg	constructor(writable_reg_to_reg, [37], 0)
		44: VecALUOp	make_variant(VecALUOp::Zip1, [])
		48: VecLanesOp	make_variant(VecLanesOp::Addv, [])
		53: Type	const_prim(I64)
		54: WritableReg	constructor(temp_writable_reg, [53], 1)
		55: MInst	make_variant(MInst::MovFromVec, [54, 95, 18, 19])
		56: Unit	constructor(emit, [55], 2)
		57: Reg	constructor(writable_reg_to_reg, [54], 0)
		59: ValueRegs	constructor(value_reg, [57], 1)
		60: InstOutput	constructor(output, [59], 2)
		65: Type	const_prim(I8X16)
		66: WritableReg	constructor(temp_writable_reg, [65], 1)
		67: MInst	make_variant(MInst::VecShiftImm, [26, 66, 6, 8, 7])
		68: Unit	constructor(emit, [67], 2)
		69: Reg	constructor(writable_reg_to_reg, [66], 0)
		74: Type	const_prim(I8X16)
		75: WritableReg	constructor(temp_writable_reg, [74], 1)
		76: MInst	make_variant(MInst::VecRRR, [31, 75, 69, 11, 8])
		77: Unit	constructor(emit, [76], 2)
		78: Reg	constructor(writable_reg_to_reg, [75], 0)
		83: Type	const_prim(I8X16)
		84: WritableReg	constructor(temp_writable_reg, [83], 1)
		85: MInst	make_variant(MInst::VecRRR, [44, 84, 78, 40, 8])
		86: Unit	constructor(emit, [85], 2)
		87: Reg	constructor(writable_reg_to_reg, [84], 0)
		91: Type	const_prim(I8X16)
		92: WritableReg	constructor(temp_writable_reg, [91], 1)
		93: MInst	make_variant(MInst::VecLanes, [48, 92, 87, 16])
		94: Unit	constructor(emit, [93], 2)
		95: Reg	constructor(writable_reg_to_reg, [92], 0)
	]
	constraints = [
		3:	some
		5:	const_prim(I8X16)
	]
	result = 22
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2525
		../../codegen/src/isa/aarch64/inst.isle line 3702
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((StackSlot, Offset32))	extractor(stack_addr, 0)
		4: (StackSlot, Offset32)	match_some(3)
		5: StackSlot	match_tuple(4, 0)
		6: Offset32	match_tuple(4, 1)
		9: Option(InstOutput)	some(19)
		12: Type	const_prim(I64)
		13: WritableReg	constructor(temp_writable_reg, [12], 1)
		14: MInst	constructor(abi_stackslot_addr, [13, 5, 6], 2)
		15: Unit	constructor(emit, [14], 3)
		16: Reg	constructor(writable_reg_to_reg, [13], 0)
		18: ValueRegs	constructor(value_reg, [16], 1)
		19: InstOutput	constructor(output, [18], 2)
	]
	constraints = [
		3:	some
	]
	result = 9
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2518
		../../codegen/src/isa/aarch64/inst.isle line 2285
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Value, Value, Uimm8))	extractor(insertlane, 0)
		4: (Value, Value, Uimm8)	match_some(3)
		5: Value	match_tuple(4, 1)
		6: Type	extractor(value_type, 5)
		7: Option(Type)	extractor(ty_scalar_float, 6)
		8: Value	match_tuple(4, 0)
		9: Reg	constructor(put_in_reg, [8], 1)
		10: Reg	constructor(put_in_reg, [5], 2)
		11: Type	extractor(value_type, 8)
		12: VectorSize	constructor(vector_size, [11], 3)
		13: Uimm8	match_tuple(4, 2)
		14: u8	extractor(u8_from_uimm8, 13)
		15: u8	const_int(0, u8)
		18: Option(InstOutput)	some(31)
		24: Type	const_prim(I8X16)
		25: WritableReg	constructor(temp_writable_reg, [24], 1)
		26: MInst	make_variant(MInst::VecMovElement, [25, 9, 10, 14, 15, 12])
		27: Unit	constructor(emit, [26], 2)
		28: Reg	constructor(writable_reg_to_reg, [25], 0)
		30: ValueRegs	constructor(value_reg, [28], 1)
		31: InstOutput	constructor(output, [30], 2)
	]
	constraints = [
		3:	some
		7:	some
	]
	result = 18
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2513
		../../codegen/src/isa/aarch64/inst.isle line 2278
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Value, Value, Uimm8))	extractor(insertlane, 0)
		4: (Value, Value, Uimm8)	match_some(3)
		5: Value	match_tuple(4, 1)
		6: Type	extractor(value_type, 5)
		7: Option(Type)	extractor(ty_int, 6)
		8: Value	match_tuple(4, 0)
		9: Reg	constructor(put_in_reg, [8], 1)
		10: Reg	constructor(put_in_reg, [5], 2)
		11: Type	extractor(value_type, 8)
		12: VectorSize	constructor(vector_size, [11], 3)
		13: Uimm8	match_tuple(4, 2)
		14: u8	extractor(u8_from_uimm8, 13)
		17: Option(InstOutput)	some(29)
		22: Type	const_prim(I8X16)
		23: WritableReg	constructor(temp_writable_reg, [22], 1)
		24: MInst	make_variant(MInst::MovToVec, [23, 9, 10, 14, 12])
		25: Unit	constructor(emit, [24], 2)
		26: Reg	constructor(writable_reg_to_reg, [23], 0)
		28: ValueRegs	constructor(value_reg, [26], 1)
		29: InstOutput	constructor(output, [28], 2)
	]
	constraints = [
		3:	some
		7:	some
	]
	result = 17
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2506
		../../codegen/src/isa/aarch64/inst.isle line 2305
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(ty_scalar_float, 5)
		7: Inst	match_tuple(4, 1)
		8: Option((Value, Uimm8))	extractor(extractlane, 7)
		9: (Value, Uimm8)	match_some(8)
		10: Value	match_tuple(9, 0)
		11: Reg	constructor(put_in_reg, [10], 1)
		12: Type	extractor(value_type, 10)
		13: VectorSize	constructor(vector_size, [12], 2)
		14: Uimm8	match_tuple(9, 1)
		15: u8	extractor(u8_from_uimm8, 14)
		18: Option(InstOutput)	some(29)
		22: Type	const_prim(I8X16)
		23: WritableReg	constructor(temp_writable_reg, [22], 1)
		24: MInst	make_variant(MInst::FpuMoveFromVec, [23, 11, 15, 13])
		25: Unit	constructor(emit, [24], 2)
		26: Reg	constructor(writable_reg_to_reg, [23], 0)
		28: ValueRegs	constructor(value_reg, [26], 1)
		29: InstOutput	constructor(output, [28], 2)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
	]
	result = 18
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2501
		../../codegen/src/isa/aarch64/inst.isle line 2292
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(ty_int, 5)
		7: Inst	match_tuple(4, 1)
		8: Option((Value, Uimm8))	extractor(extractlane, 7)
		9: (Value, Uimm8)	match_some(8)
		10: Value	match_tuple(9, 0)
		11: Reg	constructor(put_in_reg, [10], 1)
		12: Type	match_some(6)
		13: ScalarSize	constructor(scalar_size, [12], 2)
		14: Uimm8	match_tuple(9, 1)
		15: u8	extractor(u8_from_uimm8, 14)
		18: Option(InstOutput)	some(29)
		22: Type	const_prim(I64)
		23: WritableReg	constructor(temp_writable_reg, [22], 1)
		24: MInst	make_variant(MInst::MovFromVec, [23, 11, 15, 13])
		25: Unit	constructor(emit, [24], 2)
		26: Reg	constructor(writable_reg_to_reg, [23], 0)
		28: ValueRegs	constructor(value_reg, [26], 1)
		29: InstOutput	constructor(output, [28], 2)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
	]
	result = 18
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2498
		../../codegen/src/prelude_lower.isle line 77
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(ty_scalar_float, 5)
		7: Inst	match_tuple(4, 1)
		8: Option((Value, Uimm8))	extractor(extractlane, 7)
		9: (Value, Uimm8)	match_some(8)
		10: Uimm8	match_tuple(9, 1)
		11: u8	extractor(u8_from_uimm8, 10)
		12: Value	match_tuple(9, 0)
		14: Option(InstOutput)	some(17)
		16: ValueRegs	constructor(put_in_regs, [12], 1)
		17: InstOutput	constructor(output, [16], 2)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
		11:	const_int(0)
	]
	result = 14
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2492
		../../codegen/src/prelude_lower.isle line 77
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option((MemFlags, Value))	extractor(bitcast, 6)
		8: (MemFlags, Value)	match_some(7)
		9: Value	match_tuple(8, 1)
		10: Type	extractor(value_type, 9)
		12: Option(InstOutput)	some(15)
		14: ValueRegs	constructor(put_in_regs, [9], 1)
		15: InstOutput	constructor(output, [14], 2)
	]
	constraints = [
		3:	some
		5:	const_prim(I128)
		7:	some
		10:	const_prim(I128)
	]
	result = 12
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2488
		../../codegen/src/prelude_lower.isle line 77
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	constructor(ty_int_ref_scalar_64, [5], 0)
		7: Inst	match_tuple(4, 1)
		8: Option((MemFlags, Value))	extractor(bitcast, 7)
		9: (MemFlags, Value)	match_some(8)
		10: Value	match_tuple(9, 1)
		11: Type	extractor(value_type, 10)
		12: Option(Type)	constructor(ty_int_ref_scalar_64, [11], 0)
		14: Option(InstOutput)	some(17)
		16: ValueRegs	constructor(put_in_regs, [10], 1)
		17: InstOutput	constructor(output, [16], 2)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
		12:	some
	]
	result = 14
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2480
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	constructor(ty_int_ref_scalar_64, [5], 0)
		7: Inst	match_tuple(4, 1)
		8: Option((MemFlags, Value))	extractor(bitcast, 7)
		9: (MemFlags, Value)	match_some(8)
		10: Value	match_tuple(9, 1)
		11: Type	extractor(value_type, 10)
		12: Option(Type)	constructor(ty_int_ref_scalar_64, [11], 0)
		13: bool	constructor(is_ref_type, [11], 0)
		14: bool	constructor(is_ref_type, [5], 0)
		15: Reg	constructor(put_in_reg, [10], 1)
		16: Reg	constructor(copy_reg, [11, 15], 2)
		18: Option(InstOutput)	some(21)
		20: ValueRegs	constructor(value_reg, [16], 1)
		21: InstOutput	constructor(output, [20], 2)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
		12:	some
		13:	const_prim(false)
		14:	const_prim(true)
	]
	result = 18
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2474
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	constructor(ty_int_ref_scalar_64, [5], 0)
		7: Inst	match_tuple(4, 1)
		8: Option((MemFlags, Value))	extractor(bitcast, 7)
		9: (MemFlags, Value)	match_some(8)
		10: Value	match_tuple(9, 1)
		11: Type	extractor(value_type, 10)
		12: Option(Type)	constructor(ty_int_ref_scalar_64, [11], 0)
		13: bool	constructor(is_ref_type, [11], 0)
		14: bool	constructor(is_ref_type, [5], 0)
		15: Reg	constructor(put_in_reg, [10], 1)
		16: Reg	constructor(copy_reg, [5, 15], 2)
		18: Option(InstOutput)	some(21)
		20: ValueRegs	constructor(value_reg, [16], 1)
		21: InstOutput	constructor(output, [20], 2)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
		12:	some
		13:	const_prim(true)
		14:	const_prim(false)
	]
	result = 18
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2467
		../../codegen/src/isa/aarch64/inst.isle line 2292
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	constructor(ty_int_ref_scalar_64, [5], 0)
		7: Inst	match_tuple(4, 1)
		8: Option((MemFlags, Value))	extractor(bitcast, 7)
		9: (MemFlags, Value)	match_some(8)
		10: Value	match_tuple(9, 1)
		11: Type	extractor(value_type, 10)
		12: Option(Type)	extractor(fits_in_64, 11)
		13: Type	match_some(12)
		14: Option(Type)	extractor(ty_float_or_vec, 13)
		15: Reg	constructor(put_in_reg, [10], 1)
		16: ScalarSize	constructor(scalar_size, [5], 2)
		17: u8	const_int(0, u8)
		20: Option(InstOutput)	some(31)
		24: Type	const_prim(I64)
		25: WritableReg	constructor(temp_writable_reg, [24], 1)
		26: MInst	make_variant(MInst::MovFromVec, [25, 15, 17, 16])
		27: Unit	constructor(emit, [26], 2)
		28: Reg	constructor(writable_reg_to_reg, [25], 0)
		30: ValueRegs	constructor(value_reg, [28], 1)
		31: InstOutput	constructor(output, [30], 2)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
		12:	some
		14:	some
	]
	result = 20
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2462
		../../codegen/src/isa/aarch64/inst.isle line 2264
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(ty_float_or_vec, 5)
		7: Inst	match_tuple(4, 1)
		8: Option((MemFlags, Value))	extractor(bitcast, 7)
		9: (MemFlags, Value)	match_some(8)
		10: Value	match_tuple(9, 1)
		11: Type	extractor(value_type, 10)
		12: Option(Type)	constructor(ty_int_ref_scalar_64, [11], 0)
		13: Reg	constructor(put_in_reg, [10], 1)
		14: ScalarSize	constructor(scalar_size, [11], 2)
		17: Option(InstOutput)	some(27)
		20: Type	const_prim(I8X16)
		21: WritableReg	constructor(temp_writable_reg, [20], 1)
		22: MInst	make_variant(MInst::MovToFpu, [21, 13, 14])
		23: Unit	constructor(emit, [22], 2)
		24: Reg	constructor(writable_reg_to_reg, [21], 0)
		26: ValueRegs	constructor(value_reg, [24], 1)
		27: InstOutput	constructor(output, [26], 2)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
		12:	some
	]
	result = 17
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2458
		../../codegen/src/prelude_lower.isle line 77
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(ty_float_or_vec, 5)
		7: Inst	match_tuple(4, 1)
		8: Option((MemFlags, Value))	extractor(bitcast, 7)
		9: (MemFlags, Value)	match_some(8)
		10: Value	match_tuple(9, 1)
		11: Type	extractor(value_type, 10)
		12: Option(Type)	extractor(ty_float_or_vec, 11)
		14: Option(InstOutput)	some(17)
		16: ValueRegs	constructor(put_in_regs, [10], 1)
		17: InstOutput	constructor(output, [16], 2)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
		12:	some
	]
	result = 14
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2452
		../../codegen/src/isa/aarch64/inst.isle line 3696
		../../codegen/src/prelude_lower.isle line 380
		../../codegen/src/isa/aarch64/inst.isle line 3486
	]
	bindings = [
		0: Inst	argument(0)
		3: Option(Value)	extractor(set_pinned_reg, 0)
		4: Value	match_some(3)
		5: Reg	constructor(put_in_reg, [4], 1)
		8: Option(InstOutput)	some(14)
		10: PReg	constructor(preg_pinned, [], 1)
		13: Unit	constructor(emit_side_effect, [18], 1)
		14: InstOutput	constructor(output_none, [], 2)
		17: MInst	make_variant(MInst::MovToPReg, [10, 5])
		18: SideEffectNoResult	make_variant(SideEffectNoResult::Inst, [17])
	]
	constraints = [
		3:	some
	]
	result = 8
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2449
		../../codegen/src/isa/aarch64/inst.isle line 3480
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option(())	extractor(get_pinned_reg, 0)
		4: PReg	constructor(preg_pinned, [], 1)
		7: Option(InstOutput)	some(16)
		9: Type	const_prim(I64)
		10: WritableReg	constructor(temp_writable_reg, [9], 1)
		11: MInst	make_variant(MInst::MovFromPReg, [10, 4])
		12: Unit	constructor(emit, [11], 2)
		13: Reg	constructor(writable_reg_to_reg, [10], 0)
		15: ValueRegs	constructor(value_reg, [13], 1)
		16: InstOutput	constructor(output, [15], 2)
	]
	constraints = [
		3:	some
	]
	result = 7
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2442
		../../codegen/src/isa/aarch64/inst.isle line 2892
		../../codegen/src/prelude_lower.isle line 380
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((MemFlags, Value, Value, Offset32))	extractor(store, 0)
		4: (MemFlags, Value, Value, Offset32)	match_some(3)
		5: Value	match_tuple(4, 1)
		6: Type	extractor(value_type, 5)
		7: Option(Type)	extractor(ty_dyn_vec128, 6)
		8: Type	const_prim(I8X16)
		9: Value	match_tuple(4, 2)
		10: Offset32	match_tuple(4, 3)
		11: i32	constructor(offset32_to_i32, [10], 0)
		12: AMode	constructor(amode, [8, 9, 11], 1)
		13: Reg	constructor(put_in_reg, [5], 2)
		14: MemFlags	match_tuple(4, 0)
		17: Option(InstOutput)	some(25)
		21: MInst	make_variant(MInst::FpuStore128, [13, 12, 14])
		22: SideEffectNoResult	make_variant(SideEffectNoResult::Inst, [21])
		24: Unit	constructor(emit_side_effect, [22], 1)
		25: InstOutput	constructor(output_none, [], 2)
	]
	constraints = [
		3:	some
		7:	some
	]
	result = 17
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2438
		../../codegen/src/isa/aarch64/inst.isle line 2889
		../../codegen/src/prelude_lower.isle line 380
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((MemFlags, Value, Value, Offset32))	extractor(store, 0)
		4: (MemFlags, Value, Value, Offset32)	match_some(3)
		5: Value	match_tuple(4, 1)
		6: Type	extractor(value_type, 5)
		7: Option(Type)	extractor(ty_dyn_vec64, 6)
		8: Type	const_prim(F64)
		9: Value	match_tuple(4, 2)
		10: Offset32	match_tuple(4, 3)
		11: i32	constructor(offset32_to_i32, [10], 0)
		12: AMode	constructor(amode, [8, 9, 11], 1)
		13: Reg	constructor(put_in_reg, [5], 2)
		14: MemFlags	match_tuple(4, 0)
		17: Option(InstOutput)	some(25)
		21: MInst	make_variant(MInst::FpuStore64, [13, 12, 14])
		22: SideEffectNoResult	make_variant(SideEffectNoResult::Inst, [21])
		24: Unit	constructor(emit_side_effect, [22], 1)
		25: InstOutput	constructor(output_none, [], 2)
	]
	constraints = [
		3:	some
		7:	some
	]
	result = 17
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2434
		../../codegen/src/isa/aarch64/inst.isle line 2892
		../../codegen/src/prelude_lower.isle line 380
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((MemFlags, Value, Value, Offset32))	extractor(store, 0)
		4: (MemFlags, Value, Value, Offset32)	match_some(3)
		5: Value	match_tuple(4, 1)
		6: Type	extractor(value_type, 5)
		7: Option(Type)	extractor(ty_vec128, 6)
		8: Type	const_prim(I8X16)
		9: Value	match_tuple(4, 2)
		10: Offset32	match_tuple(4, 3)
		11: i32	constructor(offset32_to_i32, [10], 0)
		12: AMode	constructor(amode, [8, 9, 11], 1)
		13: Reg	constructor(put_in_reg, [5], 2)
		14: MemFlags	match_tuple(4, 0)
		17: Option(InstOutput)	some(25)
		21: MInst	make_variant(MInst::FpuStore128, [13, 12, 14])
		22: SideEffectNoResult	make_variant(SideEffectNoResult::Inst, [21])
		24: Unit	constructor(emit_side_effect, [22], 1)
		25: InstOutput	constructor(output_none, [], 2)
	]
	constraints = [
		3:	some
		7:	some
	]
	result = 17
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2430
		../../codegen/src/isa/aarch64/inst.isle line 2889
		../../codegen/src/prelude_lower.isle line 380
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((MemFlags, Value, Value, Offset32))	extractor(store, 0)
		4: (MemFlags, Value, Value, Offset32)	match_some(3)
		5: Value	match_tuple(4, 1)
		6: Type	extractor(value_type, 5)
		7: Option(Type)	extractor(ty_vec64, 6)
		8: Type	const_prim(F64)
		9: Value	match_tuple(4, 2)
		10: Offset32	match_tuple(4, 3)
		11: i32	constructor(offset32_to_i32, [10], 0)
		12: AMode	constructor(amode, [8, 9, 11], 1)
		13: Reg	constructor(put_in_reg, [5], 2)
		14: MemFlags	match_tuple(4, 0)
		17: Option(InstOutput)	some(25)
		21: MInst	make_variant(MInst::FpuStore64, [13, 12, 14])
		22: SideEffectNoResult	make_variant(SideEffectNoResult::Inst, [21])
		24: Unit	constructor(emit_side_effect, [22], 1)
		25: InstOutput	constructor(output_none, [], 2)
	]
	constraints = [
		3:	some
		7:	some
	]
	result = 17
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2423
		../../codegen/src/isa/aarch64/inst.isle line 2895
		../../codegen/src/prelude_lower.isle line 380
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((MemFlags, Value, Value, Offset32))	extractor(store, 0)
		4: (MemFlags, Value, Value, Offset32)	match_some(3)
		5: Value	match_tuple(4, 1)
		6: Type	extractor(value_type, 5)
		7: Value	match_tuple(4, 2)
		8: Offset32	match_tuple(4, 3)
		9: i32	constructor(offset32_to_i32, [8], 0)
		10: PairAMode	constructor(pair_amode, [7, 9], 1)
		11: ValueRegs	constructor(put_in_regs, [5], 2)
		12: usize	const_int(0, usize)
		13: Reg	constructor(value_regs_get, [11, 12], 3)
		14: ValueRegs	constructor(put_in_regs, [5], 4)
		15: usize	const_int(1, usize)
		16: Reg	constructor(value_regs_get, [14, 15], 5)
		17: MemFlags	match_tuple(4, 0)
		20: Option(InstOutput)	some(29)
		25: MInst	make_variant(MInst::StoreP64, [13, 16, 10, 17])
		26: SideEffectNoResult	make_variant(SideEffectNoResult::Inst, [25])
		28: Unit	constructor(emit_side_effect, [26], 1)
		29: InstOutput	constructor(output_none, [], 2)
	]
	constraints = [
		3:	some
		6:	const_prim(I128)
	]
	result = 20
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2418
		../../codegen/src/isa/aarch64/inst.isle line 2889
		../../codegen/src/prelude_lower.isle line 380
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((MemFlags, Value, Value, Offset32))	extractor(store, 0)
		4: (MemFlags, Value, Value, Offset32)	match_some(3)
		5: Value	match_tuple(4, 1)
		6: Type	extractor(value_type, 5)
		7: Type	const_prim(F64)
		8: Value	match_tuple(4, 2)
		9: Offset32	match_tuple(4, 3)
		10: i32	constructor(offset32_to_i32, [9], 0)
		11: AMode	constructor(amode, [7, 8, 10], 1)
		12: Reg	constructor(put_in_reg, [5], 2)
		13: MemFlags	match_tuple(4, 0)
		16: Option(InstOutput)	some(24)
		20: MInst	make_variant(MInst::FpuStore64, [12, 11, 13])
		21: SideEffectNoResult	make_variant(SideEffectNoResult::Inst, [20])
		23: Unit	constructor(emit_side_effect, [21], 1)
		24: InstOutput	constructor(output_none, [], 2)
	]
	constraints = [
		3:	some
		6:	const_prim(F64)
	]
	result = 16
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2414
		../../codegen/src/isa/aarch64/inst.isle line 2886
		../../codegen/src/prelude_lower.isle line 380
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((MemFlags, Value, Value, Offset32))	extractor(store, 0)
		4: (MemFlags, Value, Value, Offset32)	match_some(3)
		5: Value	match_tuple(4, 1)
		6: Type	extractor(value_type, 5)
		7: Type	const_prim(F32)
		8: Value	match_tuple(4, 2)
		9: Offset32	match_tuple(4, 3)
		10: i32	constructor(offset32_to_i32, [9], 0)
		11: AMode	constructor(amode, [7, 8, 10], 1)
		12: Reg	constructor(put_in_reg, [5], 2)
		13: MemFlags	match_tuple(4, 0)
		16: Option(InstOutput)	some(24)
		20: MInst	make_variant(MInst::FpuStore32, [12, 11, 13])
		21: SideEffectNoResult	make_variant(SideEffectNoResult::Inst, [20])
		23: Unit	constructor(emit_side_effect, [21], 1)
		24: InstOutput	constructor(output_none, [], 2)
	]
	constraints = [
		3:	some
		6:	const_prim(F32)
	]
	result = 16
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2409
		../../codegen/src/isa/aarch64/inst.isle line 2880
		../../codegen/src/prelude_lower.isle line 380
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((MemFlags, Value, Value, Offset32))	extractor(istore32, 0)
		4: Type	const_prim(I32)
		5: (MemFlags, Value, Value, Offset32)	match_some(3)
		6: Value	match_tuple(5, 2)
		7: Offset32	match_tuple(5, 3)
		8: i32	constructor(offset32_to_i32, [7], 0)
		9: AMode	constructor(amode, [4, 6, 8], 1)
		10: Value	match_tuple(5, 1)
		11: Reg	constructor(put_in_reg, [10], 2)
		12: MemFlags	match_tuple(5, 0)
		15: Option(InstOutput)	some(23)
		19: MInst	make_variant(MInst::Store32, [11, 9, 12])
		20: SideEffectNoResult	make_variant(SideEffectNoResult::Inst, [19])
		22: Unit	constructor(emit_side_effect, [20], 1)
		23: InstOutput	constructor(output_none, [], 2)
	]
	constraints = [
		3:	some
	]
	result = 15
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2405
		../../codegen/src/isa/aarch64/inst.isle line 2877
		../../codegen/src/prelude_lower.isle line 380
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((MemFlags, Value, Value, Offset32))	extractor(istore16, 0)
		4: Type	const_prim(I16)
		5: (MemFlags, Value, Value, Offset32)	match_some(3)
		6: Value	match_tuple(5, 2)
		7: Offset32	match_tuple(5, 3)
		8: i32	constructor(offset32_to_i32, [7], 0)
		9: AMode	constructor(amode, [4, 6, 8], 1)
		10: Value	match_tuple(5, 1)
		11: Reg	constructor(put_in_reg, [10], 2)
		12: MemFlags	match_tuple(5, 0)
		15: Option(InstOutput)	some(23)
		19: MInst	make_variant(MInst::Store16, [11, 9, 12])
		20: SideEffectNoResult	make_variant(SideEffectNoResult::Inst, [19])
		22: Unit	constructor(emit_side_effect, [20], 1)
		23: InstOutput	constructor(output_none, [], 2)
	]
	constraints = [
		3:	some
	]
	result = 15
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2401
		../../codegen/src/isa/aarch64/inst.isle line 2874
		../../codegen/src/prelude_lower.isle line 380
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((MemFlags, Value, Value, Offset32))	extractor(istore8, 0)
		4: Type	const_prim(I8)
		5: (MemFlags, Value, Value, Offset32)	match_some(3)
		6: Value	match_tuple(5, 2)
		7: Offset32	match_tuple(5, 3)
		8: i32	constructor(offset32_to_i32, [7], 0)
		9: AMode	constructor(amode, [4, 6, 8], 1)
		10: Value	match_tuple(5, 1)
		11: Reg	constructor(put_in_reg, [10], 2)
		12: MemFlags	match_tuple(5, 0)
		15: Option(InstOutput)	some(23)
		19: MInst	make_variant(MInst::Store8, [11, 9, 12])
		20: SideEffectNoResult	make_variant(SideEffectNoResult::Inst, [19])
		22: Unit	constructor(emit_side_effect, [20], 1)
		23: InstOutput	constructor(output_none, [], 2)
	]
	constraints = [
		3:	some
	]
	result = 15
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2396
		../../codegen/src/isa/aarch64/inst.isle line 2883
		../../codegen/src/prelude_lower.isle line 380
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((MemFlags, Value, Value, Offset32))	extractor(store, 0)
		4: (MemFlags, Value, Value, Offset32)	match_some(3)
		5: Value	match_tuple(4, 1)
		6: Type	extractor(value_type, 5)
		7: Type	const_prim(I64)
		8: Value	match_tuple(4, 2)
		9: Offset32	match_tuple(4, 3)
		10: i32	constructor(offset32_to_i32, [9], 0)
		11: AMode	constructor(amode, [7, 8, 10], 1)
		12: Reg	constructor(put_in_reg, [5], 2)
		13: MemFlags	match_tuple(4, 0)
		16: Option(InstOutput)	some(24)
		20: MInst	make_variant(MInst::Store64, [12, 11, 13])
		21: SideEffectNoResult	make_variant(SideEffectNoResult::Inst, [20])
		23: Unit	constructor(emit_side_effect, [21], 1)
		24: InstOutput	constructor(output_none, [], 2)
	]
	constraints = [
		3:	some
		6:	const_prim(R64)
	]
	result = 16
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2392
		../../codegen/src/isa/aarch64/inst.isle line 2883
		../../codegen/src/prelude_lower.isle line 380
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((MemFlags, Value, Value, Offset32))	extractor(store, 0)
		4: (MemFlags, Value, Value, Offset32)	match_some(3)
		5: Value	match_tuple(4, 1)
		6: Type	extractor(value_type, 5)
		7: Type	const_prim(I64)
		8: Value	match_tuple(4, 2)
		9: Offset32	match_tuple(4, 3)
		10: i32	constructor(offset32_to_i32, [9], 0)
		11: AMode	constructor(amode, [7, 8, 10], 1)
		12: Reg	constructor(put_in_reg, [5], 2)
		13: MemFlags	match_tuple(4, 0)
		16: Option(InstOutput)	some(24)
		20: MInst	make_variant(MInst::Store64, [12, 11, 13])
		21: SideEffectNoResult	make_variant(SideEffectNoResult::Inst, [20])
		23: Unit	constructor(emit_side_effect, [21], 1)
		24: InstOutput	constructor(output_none, [], 2)
	]
	constraints = [
		3:	some
		6:	const_prim(I64)
	]
	result = 16
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2388
		../../codegen/src/isa/aarch64/inst.isle line 2880
		../../codegen/src/prelude_lower.isle line 380
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((MemFlags, Value, Value, Offset32))	extractor(store, 0)
		4: (MemFlags, Value, Value, Offset32)	match_some(3)
		5: Value	match_tuple(4, 1)
		6: Type	extractor(value_type, 5)
		7: Type	const_prim(I32)
		8: Value	match_tuple(4, 2)
		9: Offset32	match_tuple(4, 3)
		10: i32	constructor(offset32_to_i32, [9], 0)
		11: AMode	constructor(amode, [7, 8, 10], 1)
		12: Reg	constructor(put_in_reg, [5], 2)
		13: MemFlags	match_tuple(4, 0)
		16: Option(InstOutput)	some(24)
		20: MInst	make_variant(MInst::Store32, [12, 11, 13])
		21: SideEffectNoResult	make_variant(SideEffectNoResult::Inst, [20])
		23: Unit	constructor(emit_side_effect, [21], 1)
		24: InstOutput	constructor(output_none, [], 2)
	]
	constraints = [
		3:	some
		6:	const_prim(I32)
	]
	result = 16
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2384
		../../codegen/src/isa/aarch64/inst.isle line 2877
		../../codegen/src/prelude_lower.isle line 380
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((MemFlags, Value, Value, Offset32))	extractor(store, 0)
		4: (MemFlags, Value, Value, Offset32)	match_some(3)
		5: Value	match_tuple(4, 1)
		6: Type	extractor(value_type, 5)
		7: Type	const_prim(I16)
		8: Value	match_tuple(4, 2)
		9: Offset32	match_tuple(4, 3)
		10: i32	constructor(offset32_to_i32, [9], 0)
		11: AMode	constructor(amode, [7, 8, 10], 1)
		12: Reg	constructor(put_in_reg, [5], 2)
		13: MemFlags	match_tuple(4, 0)
		16: Option(InstOutput)	some(24)
		20: MInst	make_variant(MInst::Store16, [12, 11, 13])
		21: SideEffectNoResult	make_variant(SideEffectNoResult::Inst, [20])
		23: Unit	constructor(emit_side_effect, [21], 1)
		24: InstOutput	constructor(output_none, [], 2)
	]
	constraints = [
		3:	some
		6:	const_prim(I16)
	]
	result = 16
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2380
		../../codegen/src/isa/aarch64/inst.isle line 2874
		../../codegen/src/prelude_lower.isle line 380
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((MemFlags, Value, Value, Offset32))	extractor(store, 0)
		4: (MemFlags, Value, Value, Offset32)	match_some(3)
		5: Value	match_tuple(4, 1)
		6: Type	extractor(value_type, 5)
		7: Type	const_prim(I8)
		8: Value	match_tuple(4, 2)
		9: Offset32	match_tuple(4, 3)
		10: i32	constructor(offset32_to_i32, [9], 0)
		11: AMode	constructor(amode, [7, 8, 10], 1)
		12: Reg	constructor(put_in_reg, [5], 2)
		13: MemFlags	match_tuple(4, 0)
		16: Option(InstOutput)	some(24)
		20: MInst	make_variant(MInst::Store8, [12, 11, 13])
		21: SideEffectNoResult	make_variant(SideEffectNoResult::Inst, [20])
		23: Unit	constructor(emit_side_effect, [21], 1)
		24: InstOutput	constructor(output_none, [], 2)
	]
	constraints = [
		3:	some
		6:	const_prim(I8)
	]
	result = 16
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2371
		../../codegen/src/isa/aarch64/inst.isle line 2855
		../../codegen/src/isa/aarch64/inst.isle line 2326
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((MemFlags, Value, Offset32))	extractor(uload32x2, 0)
		4: Type	const_prim(F64)
		5: (MemFlags, Value, Offset32)	match_some(3)
		6: Value	match_tuple(5, 1)
		7: Offset32	match_tuple(5, 2)
		8: i32	constructor(offset32_to_i32, [7], 0)
		9: AMode	constructor(amode, [4, 6, 8], 1)
		10: MemFlags	match_tuple(5, 0)
		12: VecExtendOp	make_variant(VecExtendOp::Uxtl, [])
		13: bool	const_prim(false)
		14: ScalarSize	make_variant(ScalarSize::Size64, [])
		17: Option(InstOutput)	some(36)
		20: Type	const_prim(F64)
		21: WritableReg	constructor(temp_writable_reg, [20], 1)
		22: MInst	make_variant(MInst::FpuLoad64, [21, 9, 10])
		23: Unit	constructor(emit, [22], 2)
		24: Reg	constructor(writable_reg_to_reg, [21], 0)
		29: Type	const_prim(I8X16)
		30: WritableReg	constructor(temp_writable_reg, [29], 1)
		31: MInst	make_variant(MInst::VecExtend, [12, 30, 24, 13, 14])
		32: Unit	constructor(emit, [31], 2)
		33: Reg	constructor(writable_reg_to_reg, [30], 0)
		35: ValueRegs	constructor(value_reg, [33], 1)
		36: InstOutput	constructor(output, [35], 2)
	]
	constraints = [
		3:	some
	]
	result = 17
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2365
		../../codegen/src/isa/aarch64/inst.isle line 2855
		../../codegen/src/isa/aarch64/inst.isle line 2326
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((MemFlags, Value, Offset32))	extractor(sload32x2, 0)
		4: Type	const_prim(F64)
		5: (MemFlags, Value, Offset32)	match_some(3)
		6: Value	match_tuple(5, 1)
		7: Offset32	match_tuple(5, 2)
		8: i32	constructor(offset32_to_i32, [7], 0)
		9: AMode	constructor(amode, [4, 6, 8], 1)
		10: MemFlags	match_tuple(5, 0)
		12: VecExtendOp	make_variant(VecExtendOp::Sxtl, [])
		13: bool	const_prim(false)
		14: ScalarSize	make_variant(ScalarSize::Size64, [])
		17: Option(InstOutput)	some(36)
		20: Type	const_prim(F64)
		21: WritableReg	constructor(temp_writable_reg, [20], 1)
		22: MInst	make_variant(MInst::FpuLoad64, [21, 9, 10])
		23: Unit	constructor(emit, [22], 2)
		24: Reg	constructor(writable_reg_to_reg, [21], 0)
		29: Type	const_prim(I8X16)
		30: WritableReg	constructor(temp_writable_reg, [29], 1)
		31: MInst	make_variant(MInst::VecExtend, [12, 30, 24, 13, 14])
		32: Unit	constructor(emit, [31], 2)
		33: Reg	constructor(writable_reg_to_reg, [30], 0)
		35: ValueRegs	constructor(value_reg, [33], 1)
		36: InstOutput	constructor(output, [35], 2)
	]
	constraints = [
		3:	some
	]
	result = 17
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2359
		../../codegen/src/isa/aarch64/inst.isle line 2855
		../../codegen/src/isa/aarch64/inst.isle line 2326
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((MemFlags, Value, Offset32))	extractor(uload16x4, 0)
		4: Type	const_prim(F64)
		5: (MemFlags, Value, Offset32)	match_some(3)
		6: Value	match_tuple(5, 1)
		7: Offset32	match_tuple(5, 2)
		8: i32	constructor(offset32_to_i32, [7], 0)
		9: AMode	constructor(amode, [4, 6, 8], 1)
		10: MemFlags	match_tuple(5, 0)
		12: VecExtendOp	make_variant(VecExtendOp::Uxtl, [])
		13: bool	const_prim(false)
		14: ScalarSize	make_variant(ScalarSize::Size32, [])
		17: Option(InstOutput)	some(36)
		20: Type	const_prim(F64)
		21: WritableReg	constructor(temp_writable_reg, [20], 1)
		22: MInst	make_variant(MInst::FpuLoad64, [21, 9, 10])
		23: Unit	constructor(emit, [22], 2)
		24: Reg	constructor(writable_reg_to_reg, [21], 0)
		29: Type	const_prim(I8X16)
		30: WritableReg	constructor(temp_writable_reg, [29], 1)
		31: MInst	make_variant(MInst::VecExtend, [12, 30, 24, 13, 14])
		32: Unit	constructor(emit, [31], 2)
		33: Reg	constructor(writable_reg_to_reg, [30], 0)
		35: ValueRegs	constructor(value_reg, [33], 1)
		36: InstOutput	constructor(output, [35], 2)
	]
	constraints = [
		3:	some
	]
	result = 17
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2353
		../../codegen/src/isa/aarch64/inst.isle line 2855
		../../codegen/src/isa/aarch64/inst.isle line 2326
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((MemFlags, Value, Offset32))	extractor(sload16x4, 0)
		4: Type	const_prim(F64)
		5: (MemFlags, Value, Offset32)	match_some(3)
		6: Value	match_tuple(5, 1)
		7: Offset32	match_tuple(5, 2)
		8: i32	constructor(offset32_to_i32, [7], 0)
		9: AMode	constructor(amode, [4, 6, 8], 1)
		10: MemFlags	match_tuple(5, 0)
		12: VecExtendOp	make_variant(VecExtendOp::Sxtl, [])
		13: bool	const_prim(false)
		14: ScalarSize	make_variant(ScalarSize::Size32, [])
		17: Option(InstOutput)	some(36)
		20: Type	const_prim(F64)
		21: WritableReg	constructor(temp_writable_reg, [20], 1)
		22: MInst	make_variant(MInst::FpuLoad64, [21, 9, 10])
		23: Unit	constructor(emit, [22], 2)
		24: Reg	constructor(writable_reg_to_reg, [21], 0)
		29: Type	const_prim(I8X16)
		30: WritableReg	constructor(temp_writable_reg, [29], 1)
		31: MInst	make_variant(MInst::VecExtend, [12, 30, 24, 13, 14])
		32: Unit	constructor(emit, [31], 2)
		33: Reg	constructor(writable_reg_to_reg, [30], 0)
		35: ValueRegs	constructor(value_reg, [33], 1)
		36: InstOutput	constructor(output, [35], 2)
	]
	constraints = [
		3:	some
	]
	result = 17
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2347
		../../codegen/src/isa/aarch64/inst.isle line 2855
		../../codegen/src/isa/aarch64/inst.isle line 2326
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((MemFlags, Value, Offset32))	extractor(uload8x8, 0)
		4: Type	const_prim(F64)
		5: (MemFlags, Value, Offset32)	match_some(3)
		6: Value	match_tuple(5, 1)
		7: Offset32	match_tuple(5, 2)
		8: i32	constructor(offset32_to_i32, [7], 0)
		9: AMode	constructor(amode, [4, 6, 8], 1)
		10: MemFlags	match_tuple(5, 0)
		12: VecExtendOp	make_variant(VecExtendOp::Uxtl, [])
		13: bool	const_prim(false)
		14: ScalarSize	make_variant(ScalarSize::Size16, [])
		17: Option(InstOutput)	some(36)
		20: Type	const_prim(F64)
		21: WritableReg	constructor(temp_writable_reg, [20], 1)
		22: MInst	make_variant(MInst::FpuLoad64, [21, 9, 10])
		23: Unit	constructor(emit, [22], 2)
		24: Reg	constructor(writable_reg_to_reg, [21], 0)
		29: Type	const_prim(I8X16)
		30: WritableReg	constructor(temp_writable_reg, [29], 1)
		31: MInst	make_variant(MInst::VecExtend, [12, 30, 24, 13, 14])
		32: Unit	constructor(emit, [31], 2)
		33: Reg	constructor(writable_reg_to_reg, [30], 0)
		35: ValueRegs	constructor(value_reg, [33], 1)
		36: InstOutput	constructor(output, [35], 2)
	]
	constraints = [
		3:	some
	]
	result = 17
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2341
		../../codegen/src/isa/aarch64/inst.isle line 2855
		../../codegen/src/isa/aarch64/inst.isle line 2326
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((MemFlags, Value, Offset32))	extractor(sload8x8, 0)
		4: Type	const_prim(F64)
		5: (MemFlags, Value, Offset32)	match_some(3)
		6: Value	match_tuple(5, 1)
		7: Offset32	match_tuple(5, 2)
		8: i32	constructor(offset32_to_i32, [7], 0)
		9: AMode	constructor(amode, [4, 6, 8], 1)
		10: MemFlags	match_tuple(5, 0)
		12: VecExtendOp	make_variant(VecExtendOp::Sxtl, [])
		13: bool	const_prim(false)
		14: ScalarSize	make_variant(ScalarSize::Size16, [])
		17: Option(InstOutput)	some(36)
		20: Type	const_prim(F64)
		21: WritableReg	constructor(temp_writable_reg, [20], 1)
		22: MInst	make_variant(MInst::FpuLoad64, [21, 9, 10])
		23: Unit	constructor(emit, [22], 2)
		24: Reg	constructor(writable_reg_to_reg, [21], 0)
		29: Type	const_prim(I8X16)
		30: WritableReg	constructor(temp_writable_reg, [29], 1)
		31: MInst	make_variant(MInst::VecExtend, [12, 30, 24, 13, 14])
		32: Unit	constructor(emit, [31], 2)
		33: Reg	constructor(writable_reg_to_reg, [30], 0)
		35: ValueRegs	constructor(value_reg, [33], 1)
		36: InstOutput	constructor(output, [35], 2)
	]
	constraints = [
		3:	some
	]
	result = 17
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2337
		../../codegen/src/isa/aarch64/inst.isle line 2840
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((MemFlags, Value, Offset32))	extractor(sload32, 0)
		4: Type	const_prim(I32)
		5: (MemFlags, Value, Offset32)	match_some(3)
		6: Value	match_tuple(5, 1)
		7: Offset32	match_tuple(5, 2)
		8: i32	constructor(offset32_to_i32, [7], 0)
		9: AMode	constructor(amode, [4, 6, 8], 1)
		10: MemFlags	match_tuple(5, 0)
		13: Option(InstOutput)	some(23)
		16: Type	const_prim(I64)
		17: WritableReg	constructor(temp_writable_reg, [16], 1)
		18: MInst	make_variant(MInst::SLoad32, [17, 9, 10])
		19: Unit	constructor(emit, [18], 2)
		20: Reg	constructor(writable_reg_to_reg, [17], 0)
		22: ValueRegs	constructor(value_reg, [20], 1)
		23: InstOutput	constructor(output, [22], 2)
	]
	constraints = [
		3:	some
	]
	result = 13
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2334
		../../codegen/src/isa/aarch64/inst.isle line 2835
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((MemFlags, Value, Offset32))	extractor(uload32, 0)
		4: Type	const_prim(I32)
		5: (MemFlags, Value, Offset32)	match_some(3)
		6: Value	match_tuple(5, 1)
		7: Offset32	match_tuple(5, 2)
		8: i32	constructor(offset32_to_i32, [7], 0)
		9: AMode	constructor(amode, [4, 6, 8], 1)
		10: MemFlags	match_tuple(5, 0)
		13: Option(InstOutput)	some(23)
		16: Type	const_prim(I64)
		17: WritableReg	constructor(temp_writable_reg, [16], 1)
		18: MInst	make_variant(MInst::ULoad32, [17, 9, 10])
		19: Unit	constructor(emit, [18], 2)
		20: Reg	constructor(writable_reg_to_reg, [17], 0)
		22: ValueRegs	constructor(value_reg, [20], 1)
		23: InstOutput	constructor(output, [22], 2)
	]
	constraints = [
		3:	some
	]
	result = 13
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2331
		../../codegen/src/isa/aarch64/inst.isle line 2830
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((MemFlags, Value, Offset32))	extractor(sload16, 0)
		4: Type	const_prim(I16)
		5: (MemFlags, Value, Offset32)	match_some(3)
		6: Value	match_tuple(5, 1)
		7: Offset32	match_tuple(5, 2)
		8: i32	constructor(offset32_to_i32, [7], 0)
		9: AMode	constructor(amode, [4, 6, 8], 1)
		10: MemFlags	match_tuple(5, 0)
		13: Option(InstOutput)	some(23)
		16: Type	const_prim(I64)
		17: WritableReg	constructor(temp_writable_reg, [16], 1)
		18: MInst	make_variant(MInst::SLoad16, [17, 9, 10])
		19: Unit	constructor(emit, [18], 2)
		20: Reg	constructor(writable_reg_to_reg, [17], 0)
		22: ValueRegs	constructor(value_reg, [20], 1)
		23: InstOutput	constructor(output, [22], 2)
	]
	constraints = [
		3:	some
	]
	result = 13
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2328
		../../codegen/src/isa/aarch64/inst.isle line 2825
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((MemFlags, Value, Offset32))	extractor(uload16, 0)
		4: Type	const_prim(I16)
		5: (MemFlags, Value, Offset32)	match_some(3)
		6: Value	match_tuple(5, 1)
		7: Offset32	match_tuple(5, 2)
		8: i32	constructor(offset32_to_i32, [7], 0)
		9: AMode	constructor(amode, [4, 6, 8], 1)
		10: MemFlags	match_tuple(5, 0)
		13: Option(InstOutput)	some(23)
		16: Type	const_prim(I64)
		17: WritableReg	constructor(temp_writable_reg, [16], 1)
		18: MInst	make_variant(MInst::ULoad16, [17, 9, 10])
		19: Unit	constructor(emit, [18], 2)
		20: Reg	constructor(writable_reg_to_reg, [17], 0)
		22: ValueRegs	constructor(value_reg, [20], 1)
		23: InstOutput	constructor(output, [22], 2)
	]
	constraints = [
		3:	some
	]
	result = 13
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2325
		../../codegen/src/isa/aarch64/inst.isle line 2820
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((MemFlags, Value, Offset32))	extractor(sload8, 0)
		4: Type	const_prim(I8)
		5: (MemFlags, Value, Offset32)	match_some(3)
		6: Value	match_tuple(5, 1)
		7: Offset32	match_tuple(5, 2)
		8: i32	constructor(offset32_to_i32, [7], 0)
		9: AMode	constructor(amode, [4, 6, 8], 1)
		10: MemFlags	match_tuple(5, 0)
		13: Option(InstOutput)	some(23)
		16: Type	const_prim(I64)
		17: WritableReg	constructor(temp_writable_reg, [16], 1)
		18: MInst	make_variant(MInst::SLoad8, [17, 9, 10])
		19: Unit	constructor(emit, [18], 2)
		20: Reg	constructor(writable_reg_to_reg, [17], 0)
		22: ValueRegs	constructor(value_reg, [20], 1)
		23: InstOutput	constructor(output, [22], 2)
	]
	constraints = [
		3:	some
	]
	result = 13
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2322
		../../codegen/src/isa/aarch64/inst.isle line 2815
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((MemFlags, Value, Offset32))	extractor(uload8, 0)
		4: Type	const_prim(I8)
		5: (MemFlags, Value, Offset32)	match_some(3)
		6: Value	match_tuple(5, 1)
		7: Offset32	match_tuple(5, 2)
		8: i32	constructor(offset32_to_i32, [7], 0)
		9: AMode	constructor(amode, [4, 6, 8], 1)
		10: MemFlags	match_tuple(5, 0)
		13: Option(InstOutput)	some(23)
		16: Type	const_prim(I64)
		17: WritableReg	constructor(temp_writable_reg, [16], 1)
		18: MInst	make_variant(MInst::ULoad8, [17, 9, 10])
		19: Unit	constructor(emit, [18], 2)
		20: Reg	constructor(writable_reg_to_reg, [17], 0)
		22: ValueRegs	constructor(value_reg, [20], 1)
		23: InstOutput	constructor(output, [22], 2)
	]
	constraints = [
		3:	some
	]
	result = 13
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2317
		../../codegen/src/isa/aarch64/inst.isle line 2860
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Inst	match_tuple(4, 1)
		6: Option((MemFlags, Value, Offset32))	extractor(load, 5)
		7: Type	match_tuple(4, 0)
		8: Option(Type)	extractor(ty_dyn_vec128, 7)
		9: Type	const_prim(I8X16)
		10: (MemFlags, Value, Offset32)	match_some(6)
		11: Value	match_tuple(10, 1)
		12: Offset32	match_tuple(10, 2)
		13: i32	constructor(offset32_to_i32, [12], 0)
		14: AMode	constructor(amode, [9, 11, 13], 1)
		15: MemFlags	match_tuple(10, 0)
		18: Option(InstOutput)	some(28)
		21: Type	const_prim(F64X2)
		22: WritableReg	constructor(temp_writable_reg, [21], 1)
		23: MInst	make_variant(MInst::FpuLoad128, [22, 14, 15])
		24: Unit	constructor(emit, [23], 2)
		25: Reg	constructor(writable_reg_to_reg, [22], 0)
		27: ValueRegs	constructor(value_reg, [25], 1)
		28: InstOutput	constructor(output, [27], 2)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
	]
	result = 18
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2313
		../../codegen/src/isa/aarch64/inst.isle line 2855
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Inst	match_tuple(4, 1)
		6: Option((MemFlags, Value, Offset32))	extractor(load, 5)
		7: Type	match_tuple(4, 0)
		8: Option(Type)	extractor(ty_dyn_vec64, 7)
		9: Type	const_prim(F64)
		10: (MemFlags, Value, Offset32)	match_some(6)
		11: Value	match_tuple(10, 1)
		12: Offset32	match_tuple(10, 2)
		13: i32	constructor(offset32_to_i32, [12], 0)
		14: AMode	constructor(amode, [9, 11, 13], 1)
		15: MemFlags	match_tuple(10, 0)
		18: Option(InstOutput)	some(28)
		21: Type	const_prim(F64)
		22: WritableReg	constructor(temp_writable_reg, [21], 1)
		23: MInst	make_variant(MInst::FpuLoad64, [22, 14, 15])
		24: Unit	constructor(emit, [23], 2)
		25: Reg	constructor(writable_reg_to_reg, [22], 0)
		27: ValueRegs	constructor(value_reg, [25], 1)
		28: InstOutput	constructor(output, [27], 2)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
	]
	result = 18
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2309
		../../codegen/src/isa/aarch64/inst.isle line 2860
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(ty_vec128, 5)
		7: Inst	match_tuple(4, 1)
		8: Option((MemFlags, Value, Offset32))	extractor(load, 7)
		9: Type	const_prim(I8X16)
		10: (MemFlags, Value, Offset32)	match_some(8)
		11: Value	match_tuple(10, 1)
		12: Offset32	match_tuple(10, 2)
		13: i32	constructor(offset32_to_i32, [12], 0)
		14: AMode	constructor(amode, [9, 11, 13], 1)
		15: MemFlags	match_tuple(10, 0)
		18: Option(InstOutput)	some(28)
		21: Type	const_prim(F64X2)
		22: WritableReg	constructor(temp_writable_reg, [21], 1)
		23: MInst	make_variant(MInst::FpuLoad128, [22, 14, 15])
		24: Unit	constructor(emit, [23], 2)
		25: Reg	constructor(writable_reg_to_reg, [22], 0)
		27: ValueRegs	constructor(value_reg, [25], 1)
		28: InstOutput	constructor(output, [27], 2)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
	]
	result = 18
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2305
		../../codegen/src/isa/aarch64/inst.isle line 2855
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Inst	match_tuple(4, 1)
		6: Option((MemFlags, Value, Offset32))	extractor(load, 5)
		7: Type	match_tuple(4, 0)
		8: Option(Type)	extractor(ty_vec64, 7)
		9: Type	const_prim(F64)
		10: (MemFlags, Value, Offset32)	match_some(6)
		11: Value	match_tuple(10, 1)
		12: Offset32	match_tuple(10, 2)
		13: i32	constructor(offset32_to_i32, [12], 0)
		14: AMode	constructor(amode, [9, 11, 13], 1)
		15: MemFlags	match_tuple(10, 0)
		18: Option(InstOutput)	some(28)
		21: Type	const_prim(F64)
		22: WritableReg	constructor(temp_writable_reg, [21], 1)
		23: MInst	make_variant(MInst::FpuLoad64, [22, 14, 15])
		24: Unit	constructor(emit, [23], 2)
		25: Reg	constructor(writable_reg_to_reg, [22], 0)
		27: ValueRegs	constructor(value_reg, [25], 1)
		28: InstOutput	constructor(output, [27], 2)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
	]
	result = 18
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2302
		../../codegen/src/isa/aarch64/inst.isle line 2865
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option((MemFlags, Value, Offset32))	extractor(load, 6)
		8: (MemFlags, Value, Offset32)	match_some(7)
		9: Value	match_tuple(8, 1)
		10: Offset32	match_tuple(8, 2)
		11: i32	constructor(offset32_to_i32, [10], 0)
		12: PairAMode	constructor(pair_amode, [9, 11], 1)
		13: MemFlags	match_tuple(8, 0)
		15: InstOutput	constructor(output, [26], 3)
		16: Option(InstOutput)	some(15)
		19: Type	const_prim(I64)
		20: WritableReg	constructor(temp_writable_reg, [19], 1)
		21: WritableReg	constructor(temp_writable_reg, [19], 2)
		22: MInst	make_variant(MInst::LoadP64, [20, 21, 12, 13])
		23: Unit	constructor(emit, [22], 3)
		24: Reg	constructor(writable_reg_to_reg, [20], 0)
		25: Reg	constructor(writable_reg_to_reg, [21], 0)
		26: ValueRegs	constructor(value_regs, [24, 25], 4)
	]
	constraints = [
		3:	some
		5:	const_prim(I128)
		7:	some
	]
	result = 16
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2299
		../../codegen/src/isa/aarch64/inst.isle line 2855
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option((MemFlags, Value, Offset32))	extractor(load, 6)
		8: Type	const_prim(F64)
		9: (MemFlags, Value, Offset32)	match_some(7)
		10: Value	match_tuple(9, 1)
		11: Offset32	match_tuple(9, 2)
		12: i32	constructor(offset32_to_i32, [11], 0)
		13: AMode	constructor(amode, [8, 10, 12], 1)
		14: MemFlags	match_tuple(9, 0)
		17: Option(InstOutput)	some(27)
		20: Type	const_prim(F64)
		21: WritableReg	constructor(temp_writable_reg, [20], 1)
		22: MInst	make_variant(MInst::FpuLoad64, [21, 13, 14])
		23: Unit	constructor(emit, [22], 2)
		24: Reg	constructor(writable_reg_to_reg, [21], 0)
		26: ValueRegs	constructor(value_reg, [24], 1)
		27: InstOutput	constructor(output, [26], 2)
	]
	constraints = [
		3:	some
		5:	const_prim(F64)
		7:	some
	]
	result = 17
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2296
		../../codegen/src/isa/aarch64/inst.isle line 2850
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option((MemFlags, Value, Offset32))	extractor(load, 6)
		8: Type	const_prim(F32)
		9: (MemFlags, Value, Offset32)	match_some(7)
		10: Value	match_tuple(9, 1)
		11: Offset32	match_tuple(9, 2)
		12: i32	constructor(offset32_to_i32, [11], 0)
		13: AMode	constructor(amode, [8, 10, 12], 1)
		14: MemFlags	match_tuple(9, 0)
		17: Option(InstOutput)	some(27)
		20: Type	const_prim(F64)
		21: WritableReg	constructor(temp_writable_reg, [20], 1)
		22: MInst	make_variant(MInst::FpuLoad32, [21, 13, 14])
		23: Unit	constructor(emit, [22], 2)
		24: Reg	constructor(writable_reg_to_reg, [21], 0)
		26: ValueRegs	constructor(value_reg, [24], 1)
		27: InstOutput	constructor(output, [26], 2)
	]
	constraints = [
		3:	some
		5:	const_prim(F32)
		7:	some
	]
	result = 17
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2293
		../../codegen/src/isa/aarch64/inst.isle line 2845
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option((MemFlags, Value, Offset32))	extractor(load, 6)
		8: Type	const_prim(I64)
		9: (MemFlags, Value, Offset32)	match_some(7)
		10: Value	match_tuple(9, 1)
		11: Offset32	match_tuple(9, 2)
		12: i32	constructor(offset32_to_i32, [11], 0)
		13: AMode	constructor(amode, [8, 10, 12], 1)
		14: MemFlags	match_tuple(9, 0)
		17: Option(InstOutput)	some(27)
		20: Type	const_prim(I64)
		21: WritableReg	constructor(temp_writable_reg, [20], 1)
		22: MInst	make_variant(MInst::ULoad64, [21, 13, 14])
		23: Unit	constructor(emit, [22], 2)
		24: Reg	constructor(writable_reg_to_reg, [21], 0)
		26: ValueRegs	constructor(value_reg, [24], 1)
		27: InstOutput	constructor(output, [26], 2)
	]
	constraints = [
		3:	some
		5:	const_prim(R64)
		7:	some
	]
	result = 17
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2290
		../../codegen/src/isa/aarch64/inst.isle line 2845
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option((MemFlags, Value, Offset32))	extractor(load, 6)
		8: Type	const_prim(I64)
		9: (MemFlags, Value, Offset32)	match_some(7)
		10: Value	match_tuple(9, 1)
		11: Offset32	match_tuple(9, 2)
		12: i32	constructor(offset32_to_i32, [11], 0)
		13: AMode	constructor(amode, [8, 10, 12], 1)
		14: MemFlags	match_tuple(9, 0)
		17: Option(InstOutput)	some(27)
		20: Type	const_prim(I64)
		21: WritableReg	constructor(temp_writable_reg, [20], 1)
		22: MInst	make_variant(MInst::ULoad64, [21, 13, 14])
		23: Unit	constructor(emit, [22], 2)
		24: Reg	constructor(writable_reg_to_reg, [21], 0)
		26: ValueRegs	constructor(value_reg, [24], 1)
		27: InstOutput	constructor(output, [26], 2)
	]
	constraints = [
		3:	some
		5:	const_prim(I64)
		7:	some
	]
	result = 17
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2287
		../../codegen/src/isa/aarch64/inst.isle line 2835
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option((MemFlags, Value, Offset32))	extractor(load, 6)
		8: Type	const_prim(I32)
		9: (MemFlags, Value, Offset32)	match_some(7)
		10: Value	match_tuple(9, 1)
		11: Offset32	match_tuple(9, 2)
		12: i32	constructor(offset32_to_i32, [11], 0)
		13: AMode	constructor(amode, [8, 10, 12], 1)
		14: MemFlags	match_tuple(9, 0)
		17: Option(InstOutput)	some(27)
		20: Type	const_prim(I64)
		21: WritableReg	constructor(temp_writable_reg, [20], 1)
		22: MInst	make_variant(MInst::ULoad32, [21, 13, 14])
		23: Unit	constructor(emit, [22], 2)
		24: Reg	constructor(writable_reg_to_reg, [21], 0)
		26: ValueRegs	constructor(value_reg, [24], 1)
		27: InstOutput	constructor(output, [26], 2)
	]
	constraints = [
		3:	some
		5:	const_prim(I32)
		7:	some
	]
	result = 17
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2284
		../../codegen/src/isa/aarch64/inst.isle line 2825
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option((MemFlags, Value, Offset32))	extractor(load, 6)
		8: Type	const_prim(I16)
		9: (MemFlags, Value, Offset32)	match_some(7)
		10: Value	match_tuple(9, 1)
		11: Offset32	match_tuple(9, 2)
		12: i32	constructor(offset32_to_i32, [11], 0)
		13: AMode	constructor(amode, [8, 10, 12], 1)
		14: MemFlags	match_tuple(9, 0)
		17: Option(InstOutput)	some(27)
		20: Type	const_prim(I64)
		21: WritableReg	constructor(temp_writable_reg, [20], 1)
		22: MInst	make_variant(MInst::ULoad16, [21, 13, 14])
		23: Unit	constructor(emit, [22], 2)
		24: Reg	constructor(writable_reg_to_reg, [21], 0)
		26: ValueRegs	constructor(value_reg, [24], 1)
		27: InstOutput	constructor(output, [26], 2)
	]
	constraints = [
		3:	some
		5:	const_prim(I16)
		7:	some
	]
	result = 17
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2281
		../../codegen/src/isa/aarch64/inst.isle line 2815
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option((MemFlags, Value, Offset32))	extractor(load, 6)
		8: Type	const_prim(I8)
		9: (MemFlags, Value, Offset32)	match_some(7)
		10: Value	match_tuple(9, 1)
		11: Offset32	match_tuple(9, 2)
		12: i32	constructor(offset32_to_i32, [11], 0)
		13: AMode	constructor(amode, [8, 10, 12], 1)
		14: MemFlags	match_tuple(9, 0)
		17: Option(InstOutput)	some(27)
		20: Type	const_prim(I64)
		21: WritableReg	constructor(temp_writable_reg, [20], 1)
		22: MInst	make_variant(MInst::ULoad8, [21, 13, 14])
		23: Unit	constructor(emit, [22], 2)
		24: Reg	constructor(writable_reg_to_reg, [21], 0)
		26: ValueRegs	constructor(value_reg, [24], 1)
		27: InstOutput	constructor(output, [26], 2)
	]
	constraints = [
		3:	some
		5:	const_prim(I8)
		7:	some
	]
	result = 17
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2276
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((SigRef, Value, ValueSlice))	extractor(return_call_indirect, 0)
		4: (SigRef, Value, ValueSlice)	match_some(3)
		5: SigRef	match_tuple(4, 0)
		6: Value	match_tuple(4, 1)
		7: ValueSlice	match_tuple(4, 2)
		8: InstOutput	constructor(gen_return_call_indirect, [5, 6, 7], 1)
		9: Option(InstOutput)	some(8)
	]
	constraints = [
		3:	some
	]
	result = 9
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2273
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((FuncRef, ValueSlice))	extractor(return_call, 0)
		4: (FuncRef, ValueSlice)	match_some(3)
		5: FuncRef	match_tuple(4, 0)
		6: (SigRef, ExternalName, RelocDistance)	extractor(func_ref_data, 5)
		7: SigRef	match_tuple(6, 0)
		8: ExternalName	match_tuple(6, 1)
		9: RelocDistance	match_tuple(6, 2)
		10: ValueSlice	match_tuple(4, 1)
		11: InstOutput	constructor(gen_return_call, [7, 8, 9, 10], 1)
		12: Option(InstOutput)	some(11)
	]
	constraints = [
		3:	some
	]
	result = 12
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2268
		../../codegen/src/prelude_lower.isle line 1044
	]
	bindings = [
		0: Inst	argument(0)
		3: Option(ValueSlice)	extractor(return, 0)
		4: ValueSlice	match_some(3)
		6: Option(InstOutput)	some(9)
		8: Unit	constructor(gen_return, [4], 1)
		9: InstOutput	constructor(output_none, [], 2)
	]
	constraints = [
		3:	some
	]
	result = 6
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2262
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((SigRef, Value, ValueSlice))	extractor(call_indirect, 0)
		4: (SigRef, Value, ValueSlice)	match_some(3)
		5: SigRef	match_tuple(4, 0)
		6: Value	match_tuple(4, 1)
		7: ValueSlice	match_tuple(4, 2)
		8: InstOutput	constructor(gen_call_indirect, [5, 6, 7], 1)
		9: Option(InstOutput)	some(8)
	]
	constraints = [
		3:	some
	]
	result = 9
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2259
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((FuncRef, ValueSlice))	extractor(call, 0)
		4: (FuncRef, ValueSlice)	match_some(3)
		5: FuncRef	match_tuple(4, 0)
		6: (SigRef, ExternalName, RelocDistance)	extractor(func_ref_data, 5)
		7: SigRef	match_tuple(6, 0)
		8: ExternalName	match_tuple(6, 1)
		9: RelocDistance	match_tuple(6, 2)
		10: ValueSlice	match_tuple(4, 1)
		11: InstOutput	constructor(gen_call, [7, 8, 9, 10], 1)
		12: Option(InstOutput)	some(11)
	]
	constraints = [
		3:	some
	]
	result = 12
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2254
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option(())	extractor(get_return_address, 0)
		4: Reg	constructor(aarch64_link, [], 1)
		6: Option(InstOutput)	some(9)
		8: ValueRegs	constructor(value_reg, [4], 1)
		9: InstOutput	constructor(output, [8], 2)
	]
	constraints = [
		3:	some
	]
	result = 6
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2251
		../../codegen/src/isa/aarch64/inst.isle line 3502
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 3480
	]
	bindings = [
		0: Inst	argument(0)
		3: Option(())	extractor(get_stack_pointer, 0)
		6: Option(InstOutput)	some(11)
		7: PReg	constructor(preg_sp, [], 1)
		10: ValueRegs	constructor(value_reg, [17], 1)
		11: InstOutput	constructor(output, [10], 2)
		13: Type	const_prim(I64)
		14: WritableReg	constructor(temp_writable_reg, [13], 1)
		15: MInst	make_variant(MInst::MovFromPReg, [14, 7])
		16: Unit	constructor(emit, [15], 2)
		17: Reg	constructor(writable_reg_to_reg, [14], 0)
	]
	constraints = [
		3:	some
	]
	result = 6
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2248
		../../codegen/src/isa/aarch64/inst.isle line 3506
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 3480
	]
	bindings = [
		0: Inst	argument(0)
		3: Option(())	extractor(get_frame_pointer, 0)
		6: Option(InstOutput)	some(11)
		7: PReg	constructor(preg_fp, [], 1)
		10: ValueRegs	constructor(value_reg, [17], 1)
		11: InstOutput	constructor(output, [10], 2)
		13: Type	const_prim(I64)
		14: WritableReg	constructor(temp_writable_reg, [13], 1)
		15: MInst	make_variant(MInst::MovFromPReg, [14, 7])
		16: Unit	constructor(emit, [15], 2)
		17: Reg	constructor(writable_reg_to_reg, [14], 0)
	]
	constraints = [
		3:	some
	]
	result = 6
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2243
		../../codegen/src/isa/aarch64/inst.isle line 3101
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option(GlobalValue)	extractor(symbol_value, 0)
		4: GlobalValue	match_some(3)
		5: Option((ExternalName, RelocDistance, i64))	extractor(symbol_value_data, 4)
		6: (ExternalName, RelocDistance, i64)	match_some(5)
		7: ExternalName	match_tuple(6, 0)
		8: BoxExternalName	constructor(box_external_name, [7], 1)
		9: i64	match_tuple(6, 2)
		12: Option(InstOutput)	some(22)
		15: Type	const_prim(I64)
		16: WritableReg	constructor(temp_writable_reg, [15], 1)
		17: MInst	make_variant(MInst::LoadExtName, [16, 8, 9])
		18: Unit	constructor(emit, [17], 2)
		19: Reg	constructor(writable_reg_to_reg, [16], 0)
		21: ValueRegs	constructor(value_reg, [19], 1)
		22: InstOutput	constructor(output, [21], 2)
	]
	constraints = [
		3:	some
		5:	some
	]
	result = 12
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2238
		../../codegen/src/isa/aarch64/inst.isle line 3101
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option(FuncRef)	extractor(func_addr, 0)
		4: FuncRef	match_some(3)
		5: (SigRef, ExternalName, RelocDistance)	extractor(func_ref_data, 4)
		6: ExternalName	match_tuple(5, 1)
		7: BoxExternalName	constructor(box_external_name, [6], 1)
		8: i64	const_int(0, i64)
		11: Option(InstOutput)	some(21)
		14: Type	const_prim(I64)
		15: WritableReg	constructor(temp_writable_reg, [14], 1)
		16: MInst	make_variant(MInst::LoadExtName, [15, 7, 8])
		17: Unit	constructor(emit, [16], 2)
		18: Reg	constructor(writable_reg_to_reg, [15], 0)
		20: ValueRegs	constructor(value_reg, [18], 1)
		21: InstOutput	constructor(output, [20], 2)
	]
	constraints = [
		3:	some
	]
	result = 11
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2233
		../../codegen/src/isa/aarch64/inst.isle line 2583
		../../codegen/src/prelude_lower.isle line 380
	]
	bindings = [
		0: Inst	argument(0)
		3: Option(())	extractor(debugtrap, 0)
		6: Option(InstOutput)	some(11)
		7: MInst	make_variant(MInst::Brk, [])
		8: SideEffectNoResult	make_variant(SideEffectNoResult::Inst, [7])
		10: Unit	constructor(emit_side_effect, [8], 1)
		11: InstOutput	constructor(output_none, [], 2)
	]
	constraints = [
		3:	some
	]
	result = 6
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2227
		../../codegen/src/isa/aarch64/inst.isle line 2105
		../../codegen/src/isa/aarch64/inst.isle line 2098
	]
	bindings = [
		0: Inst	argument(0)
		3: Option(Value)	extractor(is_invalid, 0)
		4: Value	match_some(3)
		5: Type	extractor(value_type, 4)
		6: OperandSize	constructor(operand_size, [5], 1)
		7: Reg	constructor(put_in_reg, [4], 2)
		8: u8	const_int(1, u8)
		9: Imm12	constructor(u8_into_imm12, [8], 3)
		11: Cond	make_variant(Cond::Eq, [])
		13: ValueRegs	constructor(with_flags, [22, 28], 6)
		14: InstOutput	constructor(output, [13], 7)
		15: Option(InstOutput)	some(14)
		19: WritableReg	constructor(writable_zero_reg, [], 1)
		20: ALUOp	make_variant(ALUOp::AddS, [])
		21: MInst	make_variant(MInst::AluRRImm12, [20, 6, 19, 7, 9])
		22: ProducesFlags	make_variant(ProducesFlags::ProducesFlagsSideEffect, [21])
		24: Type	const_prim(I64)
		25: WritableReg	constructor(temp_writable_reg, [24], 1)
		26: MInst	make_variant(MInst::CSet, [25, 11])
		27: Reg	constructor(writable_reg_to_reg, [25], 0)
		28: ConsumesFlags	make_variant(ConsumesFlags::ConsumesFlagsReturnsReg, [26, 27])
	]
	constraints = [
		3:	some
	]
	result = 15
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2221
		../../codegen/src/isa/aarch64/inst.isle line 2117
		../../codegen/src/isa/aarch64/inst.isle line 2098
	]
	bindings = [
		0: Inst	argument(0)
		3: Option(Value)	extractor(is_null, 0)
		4: Value	match_some(3)
		5: Type	extractor(value_type, 4)
		6: OperandSize	constructor(operand_size, [5], 1)
		7: Reg	constructor(put_in_reg, [4], 2)
		8: u8	const_int(0, u8)
		9: Imm12	constructor(u8_into_imm12, [8], 3)
		11: Cond	make_variant(Cond::Eq, [])
		13: ValueRegs	constructor(with_flags, [22, 28], 6)
		14: InstOutput	constructor(output, [13], 7)
		15: Option(InstOutput)	some(14)
		19: WritableReg	constructor(writable_zero_reg, [], 1)
		20: ALUOp	make_variant(ALUOp::SubS, [])
		21: MInst	make_variant(MInst::AluRRImm12, [20, 6, 19, 7, 9])
		22: ProducesFlags	make_variant(ProducesFlags::ProducesFlagsSideEffect, [21])
		24: Type	const_prim(I64)
		25: WritableReg	constructor(temp_writable_reg, [24], 1)
		26: MInst	make_variant(MInst::CSet, [25, 11])
		27: Reg	constructor(writable_reg_to_reg, [25], 0)
		28: ConsumesFlags	make_variant(ConsumesFlags::ConsumesFlagsReturnsReg, [26, 27])
	]
	constraints = [
		3:	some
	]
	result = 15
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2216
		../../codegen/src/isa/aarch64/inst.isle line 2573
		../../codegen/src/prelude_lower.isle line 380
	]
	bindings = [
		0: Inst	argument(0)
		3: Option(())	extractor(fence, 0)
		6: Option(InstOutput)	some(11)
		7: MInst	make_variant(MInst::Fence, [])
		8: SideEffectNoResult	make_variant(SideEffectNoResult::Inst, [7])
		10: Unit	constructor(emit_side_effect, [8], 1)
		11: InstOutput	constructor(output_none, [], 2)
	]
	constraints = [
		3:	some
	]
	result = 6
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2209
		../../codegen/src/isa/aarch64/inst.isle line 2305
		../../codegen/src/isa/aarch64/inst.isle line 2326
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	constructor(ty_vec64, [5], 0)
		7: Inst	match_tuple(4, 1)
		8: Option(Value)	extractor(uwiden_high, 7)
		9: Value	match_some(8)
		10: Reg	constructor(put_in_reg, [9], 1)
		11: u8	const_int(1, u8)
		12: VectorSize	make_variant(VectorSize::Size32x2, [])
		14: ScalarSize	constructor(lane_size, [5], 3)
		15: VecExtendOp	make_variant(VecExtendOp::Uxtl, [])
		16: bool	const_prim(false)
		19: Option(InstOutput)	some(39)
		23: Type	const_prim(I8X16)
		24: WritableReg	constructor(temp_writable_reg, [23], 1)
		25: MInst	make_variant(MInst::FpuMoveFromVec, [24, 10, 11, 12])
		26: Unit	constructor(emit, [25], 2)
		27: Reg	constructor(writable_reg_to_reg, [24], 0)
		32: Type	const_prim(I8X16)
		33: WritableReg	constructor(temp_writable_reg, [32], 1)
		34: MInst	make_variant(MInst::VecExtend, [15, 33, 27, 16, 14])
		35: Unit	constructor(emit, [34], 2)
		36: Reg	constructor(writable_reg_to_reg, [33], 0)
		38: ValueRegs	constructor(value_reg, [36], 1)
		39: InstOutput	constructor(output, [38], 2)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
	]
	result = 19
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2206
		../../codegen/src/isa/aarch64/inst.isle line 2326
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(ty_vec128, 5)
		7: Inst	match_tuple(4, 1)
		8: Option(Value)	extractor(uwiden_high, 7)
		9: Value	match_some(8)
		10: Reg	constructor(put_in_reg, [9], 1)
		11: Type	match_some(6)
		12: ScalarSize	constructor(lane_size, [11], 2)
		13: VecExtendOp	make_variant(VecExtendOp::Uxtl, [])
		14: bool	const_prim(true)
		17: Option(InstOutput)	some(29)
		22: Type	const_prim(I8X16)
		23: WritableReg	constructor(temp_writable_reg, [22], 1)
		24: MInst	make_variant(MInst::VecExtend, [13, 23, 10, 14, 12])
		25: Unit	constructor(emit, [24], 2)
		26: Reg	constructor(writable_reg_to_reg, [23], 0)
		28: ValueRegs	constructor(value_reg, [26], 1)
		29: InstOutput	constructor(output, [28], 2)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
	]
	result = 17
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2201
		../../codegen/src/isa/aarch64/inst.isle line 2326
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Inst	match_tuple(4, 1)
		6: Option(Value)	extractor(uwiden_low, 5)
		7: Value	match_some(6)
		8: Reg	constructor(put_in_reg, [7], 1)
		9: Type	match_tuple(4, 0)
		10: ScalarSize	constructor(lane_size, [9], 2)
		11: VecExtendOp	make_variant(VecExtendOp::Uxtl, [])
		12: bool	const_prim(false)
		15: Option(InstOutput)	some(27)
		20: Type	const_prim(I8X16)
		21: WritableReg	constructor(temp_writable_reg, [20], 1)
		22: MInst	make_variant(MInst::VecExtend, [11, 21, 8, 12, 10])
		23: Unit	constructor(emit, [22], 2)
		24: Reg	constructor(writable_reg_to_reg, [21], 0)
		26: ValueRegs	constructor(value_reg, [24], 1)
		27: InstOutput	constructor(output, [26], 2)
	]
	constraints = [
		3:	some
		6:	some
	]
	result = 15
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2194
		../../codegen/src/isa/aarch64/inst.isle line 2305
		../../codegen/src/isa/aarch64/inst.isle line 2326
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	constructor(ty_vec64, [5], 0)
		7: Inst	match_tuple(4, 1)
		8: Option(Value)	extractor(swiden_high, 7)
		9: Value	match_some(8)
		10: Reg	constructor(put_in_reg, [9], 1)
		11: u8	const_int(1, u8)
		12: VectorSize	make_variant(VectorSize::Size32x2, [])
		14: ScalarSize	constructor(lane_size, [5], 3)
		15: VecExtendOp	make_variant(VecExtendOp::Sxtl, [])
		16: bool	const_prim(false)
		19: Option(InstOutput)	some(39)
		23: Type	const_prim(I8X16)
		24: WritableReg	constructor(temp_writable_reg, [23], 1)
		25: MInst	make_variant(MInst::FpuMoveFromVec, [24, 10, 11, 12])
		26: Unit	constructor(emit, [25], 2)
		27: Reg	constructor(writable_reg_to_reg, [24], 0)
		32: Type	const_prim(I8X16)
		33: WritableReg	constructor(temp_writable_reg, [32], 1)
		34: MInst	make_variant(MInst::VecExtend, [15, 33, 27, 16, 14])
		35: Unit	constructor(emit, [34], 2)
		36: Reg	constructor(writable_reg_to_reg, [33], 0)
		38: ValueRegs	constructor(value_reg, [36], 1)
		39: InstOutput	constructor(output, [38], 2)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
	]
	result = 19
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2191
		../../codegen/src/isa/aarch64/inst.isle line 2326
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(ty_vec128, 5)
		7: Inst	match_tuple(4, 1)
		8: Option(Value)	extractor(swiden_high, 7)
		9: Value	match_some(8)
		10: Reg	constructor(put_in_reg, [9], 1)
		11: Type	match_some(6)
		12: ScalarSize	constructor(lane_size, [11], 2)
		13: VecExtendOp	make_variant(VecExtendOp::Sxtl, [])
		14: bool	const_prim(true)
		17: Option(InstOutput)	some(29)
		22: Type	const_prim(I8X16)
		23: WritableReg	constructor(temp_writable_reg, [22], 1)
		24: MInst	make_variant(MInst::VecExtend, [13, 23, 10, 14, 12])
		25: Unit	constructor(emit, [24], 2)
		26: Reg	constructor(writable_reg_to_reg, [23], 0)
		28: ValueRegs	constructor(value_reg, [26], 1)
		29: InstOutput	constructor(output, [28], 2)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
	]
	result = 17
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2186
		../../codegen/src/isa/aarch64/inst.isle line 2326
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Inst	match_tuple(4, 1)
		6: Option(Value)	extractor(swiden_low, 5)
		7: Value	match_some(6)
		8: Reg	constructor(put_in_reg, [7], 1)
		9: Type	match_tuple(4, 0)
		10: ScalarSize	constructor(lane_size, [9], 2)
		11: VecExtendOp	make_variant(VecExtendOp::Sxtl, [])
		12: bool	const_prim(false)
		15: Option(InstOutput)	some(27)
		20: Type	const_prim(I8X16)
		21: WritableReg	constructor(temp_writable_reg, [20], 1)
		22: MInst	make_variant(MInst::VecExtend, [11, 21, 8, 12, 10])
		23: Unit	constructor(emit, [22], 2)
		24: Reg	constructor(writable_reg_to_reg, [21], 0)
		26: ValueRegs	constructor(value_reg, [24], 1)
		27: InstOutput	constructor(output, [26], 2)
	]
	constraints = [
		3:	some
		6:	some
	]
	result = 15
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2179
		../../codegen/src/isa/aarch64/inst.isle line 2565
		../../codegen/src/isa/aarch64/inst.isle line 2569
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 2201
		../../codegen/src/isa/aarch64/inst.isle line 2209
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(ty_vec128_int, 5)
		7: Inst	match_tuple(4, 1)
		8: Option((Value, Value))	extractor(uunarrow, 7)
		9: (Value, Value)	match_some(8)
		10: Value	match_tuple(9, 0)
		11: Reg	constructor(put_in_reg, [10], 1)
		12: Type	match_some(6)
		13: ScalarSize	constructor(lane_size, [12], 2)
		15: Value	match_tuple(9, 1)
		16: Reg	constructor(put_in_reg, [15], 4)
		17: ScalarSize	constructor(lane_size, [12], 5)
		20: Option(InstOutput)	some(32)
		23: VecRRNarrowOp	make_variant(VecRRNarrowOp::Uqxtn, [])
		28: VecRRNarrowOp	make_variant(VecRRNarrowOp::Uqxtn, [])
		31: ValueRegs	constructor(value_reg, [49], 1)
		32: InstOutput	constructor(output, [31], 2)
		36: Type	const_prim(I8X16)
		37: WritableReg	constructor(temp_writable_reg, [36], 1)
		38: MInst	make_variant(MInst::VecRRNarrowLow, [23, 37, 11, 13])
		39: Unit	constructor(emit, [38], 2)
		40: Reg	constructor(writable_reg_to_reg, [37], 0)
		45: Type	const_prim(I8X16)
		46: WritableReg	constructor(temp_writable_reg, [45], 1)
		47: MInst	make_variant(MInst::VecRRNarrowHigh, [28, 46, 40, 16, 17])
		48: Unit	constructor(emit, [47], 2)
		49: Reg	constructor(writable_reg_to_reg, [46], 0)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
	]
	result = 20
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2175
		../../codegen/src/isa/aarch64/inst.isle line 2285
		../../codegen/src/isa/aarch64/inst.isle line 2565
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 2201
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(ty_vec64_int, 5)
		7: Inst	match_tuple(4, 1)
		8: Option((Value, Value))	extractor(uunarrow, 7)
		9: (Value, Value)	match_some(8)
		10: Value	match_tuple(9, 0)
		11: Reg	constructor(put_in_reg, [10], 1)
		12: Value	match_tuple(9, 1)
		13: Reg	constructor(put_in_reg, [12], 2)
		14: u8	const_int(1, u8)
		15: u8	const_int(0, u8)
		16: VectorSize	make_variant(VectorSize::Size64x2, [])
		18: Type	match_some(6)
		19: ScalarSize	constructor(lane_size, [18], 4)
		22: Option(InstOutput)	some(39)
		28: Type	const_prim(I8X16)
		29: WritableReg	constructor(temp_writable_reg, [28], 1)
		30: MInst	make_variant(MInst::VecMovElement, [29, 11, 13, 14, 15, 16])
		31: Unit	constructor(emit, [30], 2)
		32: Reg	constructor(writable_reg_to_reg, [29], 0)
		35: VecRRNarrowOp	make_variant(VecRRNarrowOp::Uqxtn, [])
		38: ValueRegs	constructor(value_reg, [47], 1)
		39: InstOutput	constructor(output, [38], 2)
		43: Type	const_prim(I8X16)
		44: WritableReg	constructor(temp_writable_reg, [43], 1)
		45: MInst	make_variant(MInst::VecRRNarrowLow, [35, 44, 32, 19])
		46: Unit	constructor(emit, [45], 2)
		47: Reg	constructor(writable_reg_to_reg, [44], 0)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
	]
	result = 22
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2171
		../../codegen/src/isa/aarch64/inst.isle line 2565
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 2201
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(ty_vec128_int, 5)
		7: Inst	match_tuple(4, 1)
		8: Option((Value, Value))	extractor(uunarrow, 7)
		9: (Value, Value)	match_some(8)
		10: Value	match_tuple(9, 1)
		11: Option(Value)	constructor(zero_value, [10], 0)
		12: Value	match_tuple(9, 0)
		13: Reg	constructor(put_in_reg, [12], 1)
		14: Type	match_some(6)
		15: ScalarSize	constructor(lane_size, [14], 2)
		18: Option(InstOutput)	some(25)
		21: VecRRNarrowOp	make_variant(VecRRNarrowOp::Uqxtn, [])
		24: ValueRegs	constructor(value_reg, [33], 1)
		25: InstOutput	constructor(output, [24], 2)
		29: Type	const_prim(I8X16)
		30: WritableReg	constructor(temp_writable_reg, [29], 1)
		31: MInst	make_variant(MInst::VecRRNarrowLow, [21, 30, 13, 15])
		32: Unit	constructor(emit, [31], 2)
		33: Reg	constructor(writable_reg_to_reg, [30], 0)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
		11:	some
	]
	result = 18
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2163
		../../codegen/src/isa/aarch64/inst.isle line 2557
		../../codegen/src/isa/aarch64/inst.isle line 2561
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 2201
		../../codegen/src/isa/aarch64/inst.isle line 2209
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(ty_vec128_int, 5)
		7: Inst	match_tuple(4, 1)
		8: Option((Value, Value))	extractor(unarrow, 7)
		9: (Value, Value)	match_some(8)
		10: Value	match_tuple(9, 0)
		11: Reg	constructor(put_in_reg, [10], 1)
		12: Type	match_some(6)
		13: ScalarSize	constructor(lane_size, [12], 2)
		15: Value	match_tuple(9, 1)
		16: Reg	constructor(put_in_reg, [15], 4)
		17: ScalarSize	constructor(lane_size, [12], 5)
		20: Option(InstOutput)	some(32)
		23: VecRRNarrowOp	make_variant(VecRRNarrowOp::Sqxtun, [])
		28: VecRRNarrowOp	make_variant(VecRRNarrowOp::Sqxtun, [])
		31: ValueRegs	constructor(value_reg, [49], 1)
		32: InstOutput	constructor(output, [31], 2)
		36: Type	const_prim(I8X16)
		37: WritableReg	constructor(temp_writable_reg, [36], 1)
		38: MInst	make_variant(MInst::VecRRNarrowLow, [23, 37, 11, 13])
		39: Unit	constructor(emit, [38], 2)
		40: Reg	constructor(writable_reg_to_reg, [37], 0)
		45: Type	const_prim(I8X16)
		46: WritableReg	constructor(temp_writable_reg, [45], 1)
		47: MInst	make_variant(MInst::VecRRNarrowHigh, [28, 46, 40, 16, 17])
		48: Unit	constructor(emit, [47], 2)
		49: Reg	constructor(writable_reg_to_reg, [46], 0)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
	]
	result = 20
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2159
		../../codegen/src/isa/aarch64/inst.isle line 2285
		../../codegen/src/isa/aarch64/inst.isle line 2557
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 2201
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(ty_vec64_int, 5)
		7: Inst	match_tuple(4, 1)
		8: Option((Value, Value))	extractor(unarrow, 7)
		9: (Value, Value)	match_some(8)
		10: Value	match_tuple(9, 0)
		11: Reg	constructor(put_in_reg, [10], 1)
		12: Value	match_tuple(9, 1)
		13: Reg	constructor(put_in_reg, [12], 2)
		14: u8	const_int(1, u8)
		15: u8	const_int(0, u8)
		16: VectorSize	make_variant(VectorSize::Size64x2, [])
		18: Type	match_some(6)
		19: ScalarSize	constructor(lane_size, [18], 4)
		22: Option(InstOutput)	some(39)
		28: Type	const_prim(I8X16)
		29: WritableReg	constructor(temp_writable_reg, [28], 1)
		30: MInst	make_variant(MInst::VecMovElement, [29, 11, 13, 14, 15, 16])
		31: Unit	constructor(emit, [30], 2)
		32: Reg	constructor(writable_reg_to_reg, [29], 0)
		35: VecRRNarrowOp	make_variant(VecRRNarrowOp::Sqxtun, [])
		38: ValueRegs	constructor(value_reg, [47], 1)
		39: InstOutput	constructor(output, [38], 2)
		43: Type	const_prim(I8X16)
		44: WritableReg	constructor(temp_writable_reg, [43], 1)
		45: MInst	make_variant(MInst::VecRRNarrowLow, [35, 44, 32, 19])
		46: Unit	constructor(emit, [45], 2)
		47: Reg	constructor(writable_reg_to_reg, [44], 0)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
	]
	result = 22
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2155
		../../codegen/src/isa/aarch64/inst.isle line 2557
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 2201
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(ty_vec128_int, 5)
		7: Inst	match_tuple(4, 1)
		8: Option((Value, Value))	extractor(unarrow, 7)
		9: (Value, Value)	match_some(8)
		10: Value	match_tuple(9, 1)
		11: Option(Value)	constructor(zero_value, [10], 0)
		12: Value	match_tuple(9, 0)
		13: Reg	constructor(put_in_reg, [12], 1)
		14: Type	match_some(6)
		15: ScalarSize	constructor(lane_size, [14], 2)
		18: Option(InstOutput)	some(25)
		21: VecRRNarrowOp	make_variant(VecRRNarrowOp::Sqxtun, [])
		24: ValueRegs	constructor(value_reg, [33], 1)
		25: InstOutput	constructor(output, [24], 2)
		29: Type	const_prim(I8X16)
		30: WritableReg	constructor(temp_writable_reg, [29], 1)
		31: MInst	make_variant(MInst::VecRRNarrowLow, [21, 30, 13, 15])
		32: Unit	constructor(emit, [31], 2)
		33: Reg	constructor(writable_reg_to_reg, [30], 0)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
		11:	some
	]
	result = 18
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2148
		../../codegen/src/isa/aarch64/inst.isle line 2549
		../../codegen/src/isa/aarch64/inst.isle line 2553
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 2201
		../../codegen/src/isa/aarch64/inst.isle line 2209
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(ty_vec128_int, 5)
		7: Inst	match_tuple(4, 1)
		8: Option((Value, Value))	extractor(snarrow, 7)
		9: (Value, Value)	match_some(8)
		10: Value	match_tuple(9, 0)
		11: Reg	constructor(put_in_reg, [10], 1)
		12: Type	match_some(6)
		13: ScalarSize	constructor(lane_size, [12], 2)
		15: Value	match_tuple(9, 1)
		16: Reg	constructor(put_in_reg, [15], 4)
		17: ScalarSize	constructor(lane_size, [12], 5)
		20: Option(InstOutput)	some(32)
		23: VecRRNarrowOp	make_variant(VecRRNarrowOp::Sqxtn, [])
		28: VecRRNarrowOp	make_variant(VecRRNarrowOp::Sqxtn, [])
		31: ValueRegs	constructor(value_reg, [49], 1)
		32: InstOutput	constructor(output, [31], 2)
		36: Type	const_prim(I8X16)
		37: WritableReg	constructor(temp_writable_reg, [36], 1)
		38: MInst	make_variant(MInst::VecRRNarrowLow, [23, 37, 11, 13])
		39: Unit	constructor(emit, [38], 2)
		40: Reg	constructor(writable_reg_to_reg, [37], 0)
		45: Type	const_prim(I8X16)
		46: WritableReg	constructor(temp_writable_reg, [45], 1)
		47: MInst	make_variant(MInst::VecRRNarrowHigh, [28, 46, 40, 16, 17])
		48: Unit	constructor(emit, [47], 2)
		49: Reg	constructor(writable_reg_to_reg, [46], 0)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
	]
	result = 20
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2144
		../../codegen/src/isa/aarch64/inst.isle line 2285
		../../codegen/src/isa/aarch64/inst.isle line 2549
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 2201
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Inst	match_tuple(4, 1)
		6: Option((Value, Value))	extractor(snarrow, 5)
		7: Type	match_tuple(4, 0)
		8: Option(Type)	extractor(ty_vec64_int, 7)
		9: (Value, Value)	match_some(6)
		10: Value	match_tuple(9, 0)
		11: Reg	constructor(put_in_reg, [10], 1)
		12: Value	match_tuple(9, 1)
		13: Reg	constructor(put_in_reg, [12], 2)
		14: u8	const_int(1, u8)
		15: u8	const_int(0, u8)
		16: VectorSize	make_variant(VectorSize::Size64x2, [])
		18: Type	match_some(8)
		19: ScalarSize	constructor(lane_size, [18], 4)
		22: Option(InstOutput)	some(39)
		28: Type	const_prim(I8X16)
		29: WritableReg	constructor(temp_writable_reg, [28], 1)
		30: MInst	make_variant(MInst::VecMovElement, [29, 11, 13, 14, 15, 16])
		31: Unit	constructor(emit, [30], 2)
		32: Reg	constructor(writable_reg_to_reg, [29], 0)
		35: VecRRNarrowOp	make_variant(VecRRNarrowOp::Sqxtn, [])
		38: ValueRegs	constructor(value_reg, [47], 1)
		39: InstOutput	constructor(output, [38], 2)
		43: Type	const_prim(I8X16)
		44: WritableReg	constructor(temp_writable_reg, [43], 1)
		45: MInst	make_variant(MInst::VecRRNarrowLow, [35, 44, 32, 19])
		46: Unit	constructor(emit, [45], 2)
		47: Reg	constructor(writable_reg_to_reg, [44], 0)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
	]
	result = 22
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2140
		../../codegen/src/isa/aarch64/inst.isle line 2549
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 2201
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(ty_vec128_int, 5)
		7: Inst	match_tuple(4, 1)
		8: Option((Value, Value))	extractor(snarrow, 7)
		9: (Value, Value)	match_some(8)
		10: Value	match_tuple(9, 1)
		11: Option(Value)	constructor(zero_value, [10], 0)
		12: Value	match_tuple(9, 0)
		13: Reg	constructor(put_in_reg, [12], 1)
		14: Type	match_some(6)
		15: ScalarSize	constructor(lane_size, [14], 2)
		18: Option(InstOutput)	some(25)
		21: VecRRNarrowOp	make_variant(VecRRNarrowOp::Sqxtn, [])
		24: ValueRegs	constructor(value_reg, [33], 1)
		25: InstOutput	constructor(output, [24], 2)
		29: Type	const_prim(I8X16)
		30: WritableReg	constructor(temp_writable_reg, [29], 1)
		31: MInst	make_variant(MInst::VecRRNarrowLow, [21, 30, 13, 15])
		32: Unit	constructor(emit, [31], 2)
		33: Reg	constructor(writable_reg_to_reg, [30], 0)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
		11:	some
	]
	result = 18
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2135
		../../codegen/src/isa/aarch64/inst.isle line 2545
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 2201
	]
	bindings = [
		0: Inst	argument(0)
		3: Option(Value)	extractor(fvdemote, 0)
		4: Value	match_some(3)
		5: Reg	constructor(put_in_reg, [4], 1)
		6: ScalarSize	make_variant(ScalarSize::Size32, [])
		9: Option(InstOutput)	some(16)
		12: VecRRNarrowOp	make_variant(VecRRNarrowOp::Fcvtn, [])
		15: ValueRegs	constructor(value_reg, [24], 1)
		16: InstOutput	constructor(output, [15], 2)
		20: Type	const_prim(I8X16)
		21: WritableReg	constructor(temp_writable_reg, [20], 1)
		22: MInst	make_variant(MInst::VecRRNarrowLow, [12, 21, 5, 6])
		23: Unit	constructor(emit, [22], 2)
		24: Reg	constructor(writable_reg_to_reg, [21], 0)
	]
	constraints = [
		3:	some
	]
	result = 9
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2130
		../../codegen/src/isa/aarch64/inst.isle line 3451
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(valid_atomic_transaction, 5)
		7: Inst	match_tuple(4, 1)
		8: Option((MemFlags, Value, Value, Value))	extractor(atomic_cas, 7)
		9: (MemFlags, Value, Value, Value)	match_some(8)
		10: Value	match_tuple(9, 1)
		11: Reg	constructor(put_in_reg, [10], 1)
		12: Value	match_tuple(9, 2)
		13: Reg	constructor(put_in_reg, [12], 2)
		14: Value	match_tuple(9, 3)
		15: Reg	constructor(put_in_reg, [14], 3)
		16: Type	match_some(6)
		17: MemFlags	match_tuple(9, 0)
		20: Option(InstOutput)	some(34)
		26: Type	const_prim(I64)
		27: WritableReg	constructor(temp_writable_reg, [26], 1)
		28: WritableReg	constructor(temp_writable_reg, [26], 2)
		29: MInst	make_variant(MInst::AtomicCASLoop, [16, 17, 11, 13, 15, 27, 28])
		30: Unit	constructor(emit, [29], 3)
		31: Reg	constructor(writable_reg_to_reg, [27], 0)
		33: ValueRegs	constructor(value_reg, [31], 1)
		34: InstOutput	constructor(output, [33], 2)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
	]
	result = 20
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2125
		../../codegen/src/isa/aarch64/inst.isle line 3423
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(valid_atomic_transaction, 5)
		7: Option(())	extractor(use_lse, 0)
		8: Inst	match_tuple(4, 1)
		9: Option((MemFlags, Value, Value, Value))	extractor(atomic_cas, 8)
		10: (MemFlags, Value, Value, Value)	match_some(9)
		11: Value	match_tuple(10, 1)
		12: Reg	constructor(put_in_reg, [11], 1)
		13: Value	match_tuple(10, 2)
		14: Reg	constructor(put_in_reg, [13], 2)
		15: Value	match_tuple(10, 3)
		16: Reg	constructor(put_in_reg, [15], 3)
		17: Type	match_some(6)
		18: MemFlags	match_tuple(10, 0)
		21: Option(InstOutput)	some(33)
		27: WritableReg	constructor(temp_writable_reg, [17], 1)
		28: MInst	make_variant(MInst::AtomicCAS, [27, 14, 16, 12, 17, 18])
		29: Unit	constructor(emit, [28], 2)
		30: Reg	constructor(writable_reg_to_reg, [27], 0)
		32: ValueRegs	constructor(value_reg, [30], 1)
		33: InstOutput	constructor(output, [32], 2)
	]
	constraints = [
		3:	some
		6:	some
		7:	some
		9:	some
	]
	result = 21
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2120
		../../codegen/src/isa/aarch64/inst.isle line 3437
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(valid_atomic_transaction, 5)
		7: Inst	match_tuple(4, 1)
		8: Option((MemFlags, AtomicRmwOp, Value, Value))	extractor(atomic_rmw, 7)
		9: (MemFlags, AtomicRmwOp, Value, Value)	match_some(8)
		10: AtomicRmwOp	match_tuple(9, 1)
		11: Value	match_tuple(9, 2)
		12: Reg	constructor(put_in_reg, [11], 1)
		13: Value	match_tuple(9, 3)
		14: Reg	constructor(put_in_reg, [13], 2)
		15: AtomicRMWLoopOp	make_variant(AtomicRMWLoopOp::Xchg, [])
		16: Type	match_some(6)
		17: MemFlags	match_tuple(9, 0)
		20: Option(InstOutput)	some(35)
		26: Type	const_prim(I64)
		27: WritableReg	constructor(temp_writable_reg, [26], 1)
		28: WritableReg	constructor(temp_writable_reg, [26], 2)
		29: WritableReg	constructor(temp_writable_reg, [26], 3)
		30: MInst	make_variant(MInst::AtomicRMWLoop, [16, 15, 17, 12, 14, 27, 28, 29])
		31: Unit	constructor(emit, [30], 4)
		32: Reg	constructor(writable_reg_to_reg, [27], 0)
		34: ValueRegs	constructor(value_reg, [32], 1)
		35: InstOutput	constructor(output, [34], 2)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
		10:	variant(AtomicRmwOp::Xchg)
	]
	result = 20
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2117
		../../codegen/src/isa/aarch64/inst.isle line 3437
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(valid_atomic_transaction, 5)
		7: Inst	match_tuple(4, 1)
		8: Option((MemFlags, AtomicRmwOp, Value, Value))	extractor(atomic_rmw, 7)
		9: (MemFlags, AtomicRmwOp, Value, Value)	match_some(8)
		10: AtomicRmwOp	match_tuple(9, 1)
		11: Value	match_tuple(9, 2)
		12: Reg	constructor(put_in_reg, [11], 1)
		13: Value	match_tuple(9, 3)
		14: Reg	constructor(put_in_reg, [13], 2)
		15: AtomicRMWLoopOp	make_variant(AtomicRMWLoopOp::Umax, [])
		16: Type	match_some(6)
		17: MemFlags	match_tuple(9, 0)
		20: Option(InstOutput)	some(35)
		26: Type	const_prim(I64)
		27: WritableReg	constructor(temp_writable_reg, [26], 1)
		28: WritableReg	constructor(temp_writable_reg, [26], 2)
		29: WritableReg	constructor(temp_writable_reg, [26], 3)
		30: MInst	make_variant(MInst::AtomicRMWLoop, [16, 15, 17, 12, 14, 27, 28, 29])
		31: Unit	constructor(emit, [30], 4)
		32: Reg	constructor(writable_reg_to_reg, [27], 0)
		34: ValueRegs	constructor(value_reg, [32], 1)
		35: InstOutput	constructor(output, [34], 2)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
		10:	variant(AtomicRmwOp::Umax)
	]
	result = 20
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2114
		../../codegen/src/isa/aarch64/inst.isle line 3437
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(valid_atomic_transaction, 5)
		7: Inst	match_tuple(4, 1)
		8: Option((MemFlags, AtomicRmwOp, Value, Value))	extractor(atomic_rmw, 7)
		9: (MemFlags, AtomicRmwOp, Value, Value)	match_some(8)
		10: AtomicRmwOp	match_tuple(9, 1)
		11: Value	match_tuple(9, 2)
		12: Reg	constructor(put_in_reg, [11], 1)
		13: Value	match_tuple(9, 3)
		14: Reg	constructor(put_in_reg, [13], 2)
		15: AtomicRMWLoopOp	make_variant(AtomicRMWLoopOp::Umin, [])
		16: Type	match_some(6)
		17: MemFlags	match_tuple(9, 0)
		20: Option(InstOutput)	some(35)
		26: Type	const_prim(I64)
		27: WritableReg	constructor(temp_writable_reg, [26], 1)
		28: WritableReg	constructor(temp_writable_reg, [26], 2)
		29: WritableReg	constructor(temp_writable_reg, [26], 3)
		30: MInst	make_variant(MInst::AtomicRMWLoop, [16, 15, 17, 12, 14, 27, 28, 29])
		31: Unit	constructor(emit, [30], 4)
		32: Reg	constructor(writable_reg_to_reg, [27], 0)
		34: ValueRegs	constructor(value_reg, [32], 1)
		35: InstOutput	constructor(output, [34], 2)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
		10:	variant(AtomicRmwOp::Umin)
	]
	result = 20
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2111
		../../codegen/src/isa/aarch64/inst.isle line 3437
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(valid_atomic_transaction, 5)
		7: Inst	match_tuple(4, 1)
		8: Option((MemFlags, AtomicRmwOp, Value, Value))	extractor(atomic_rmw, 7)
		9: (MemFlags, AtomicRmwOp, Value, Value)	match_some(8)
		10: AtomicRmwOp	match_tuple(9, 1)
		11: Value	match_tuple(9, 2)
		12: Reg	constructor(put_in_reg, [11], 1)
		13: Value	match_tuple(9, 3)
		14: Reg	constructor(put_in_reg, [13], 2)
		15: AtomicRMWLoopOp	make_variant(AtomicRMWLoopOp::Smax, [])
		16: Type	match_some(6)
		17: MemFlags	match_tuple(9, 0)
		20: Option(InstOutput)	some(35)
		26: Type	const_prim(I64)
		27: WritableReg	constructor(temp_writable_reg, [26], 1)
		28: WritableReg	constructor(temp_writable_reg, [26], 2)
		29: WritableReg	constructor(temp_writable_reg, [26], 3)
		30: MInst	make_variant(MInst::AtomicRMWLoop, [16, 15, 17, 12, 14, 27, 28, 29])
		31: Unit	constructor(emit, [30], 4)
		32: Reg	constructor(writable_reg_to_reg, [27], 0)
		34: ValueRegs	constructor(value_reg, [32], 1)
		35: InstOutput	constructor(output, [34], 2)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
		10:	variant(AtomicRmwOp::Smax)
	]
	result = 20
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2108
		../../codegen/src/isa/aarch64/inst.isle line 3437
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(valid_atomic_transaction, 5)
		7: Inst	match_tuple(4, 1)
		8: Option((MemFlags, AtomicRmwOp, Value, Value))	extractor(atomic_rmw, 7)
		9: (MemFlags, AtomicRmwOp, Value, Value)	match_some(8)
		10: AtomicRmwOp	match_tuple(9, 1)
		11: Value	match_tuple(9, 2)
		12: Reg	constructor(put_in_reg, [11], 1)
		13: Value	match_tuple(9, 3)
		14: Reg	constructor(put_in_reg, [13], 2)
		15: AtomicRMWLoopOp	make_variant(AtomicRMWLoopOp::Smin, [])
		16: Type	match_some(6)
		17: MemFlags	match_tuple(9, 0)
		20: Option(InstOutput)	some(35)
		26: Type	const_prim(I64)
		27: WritableReg	constructor(temp_writable_reg, [26], 1)
		28: WritableReg	constructor(temp_writable_reg, [26], 2)
		29: WritableReg	constructor(temp_writable_reg, [26], 3)
		30: MInst	make_variant(MInst::AtomicRMWLoop, [16, 15, 17, 12, 14, 27, 28, 29])
		31: Unit	constructor(emit, [30], 4)
		32: Reg	constructor(writable_reg_to_reg, [27], 0)
		34: ValueRegs	constructor(value_reg, [32], 1)
		35: InstOutput	constructor(output, [34], 2)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
		10:	variant(AtomicRmwOp::Smin)
	]
	result = 20
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2105
		../../codegen/src/isa/aarch64/inst.isle line 3437
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(valid_atomic_transaction, 5)
		7: Inst	match_tuple(4, 1)
		8: Option((MemFlags, AtomicRmwOp, Value, Value))	extractor(atomic_rmw, 7)
		9: (MemFlags, AtomicRmwOp, Value, Value)	match_some(8)
		10: AtomicRmwOp	match_tuple(9, 1)
		11: Value	match_tuple(9, 2)
		12: Reg	constructor(put_in_reg, [11], 1)
		13: Value	match_tuple(9, 3)
		14: Reg	constructor(put_in_reg, [13], 2)
		15: AtomicRMWLoopOp	make_variant(AtomicRMWLoopOp::Eor, [])
		16: Type	match_some(6)
		17: MemFlags	match_tuple(9, 0)
		20: Option(InstOutput)	some(35)
		26: Type	const_prim(I64)
		27: WritableReg	constructor(temp_writable_reg, [26], 1)
		28: WritableReg	constructor(temp_writable_reg, [26], 2)
		29: WritableReg	constructor(temp_writable_reg, [26], 3)
		30: MInst	make_variant(MInst::AtomicRMWLoop, [16, 15, 17, 12, 14, 27, 28, 29])
		31: Unit	constructor(emit, [30], 4)
		32: Reg	constructor(writable_reg_to_reg, [27], 0)
		34: ValueRegs	constructor(value_reg, [32], 1)
		35: InstOutput	constructor(output, [34], 2)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
		10:	variant(AtomicRmwOp::Xor)
	]
	result = 20
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2102
		../../codegen/src/isa/aarch64/inst.isle line 3437
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(valid_atomic_transaction, 5)
		7: Inst	match_tuple(4, 1)
		8: Option((MemFlags, AtomicRmwOp, Value, Value))	extractor(atomic_rmw, 7)
		9: (MemFlags, AtomicRmwOp, Value, Value)	match_some(8)
		10: AtomicRmwOp	match_tuple(9, 1)
		11: Value	match_tuple(9, 2)
		12: Reg	constructor(put_in_reg, [11], 1)
		13: Value	match_tuple(9, 3)
		14: Reg	constructor(put_in_reg, [13], 2)
		15: AtomicRMWLoopOp	make_variant(AtomicRMWLoopOp::Orr, [])
		16: Type	match_some(6)
		17: MemFlags	match_tuple(9, 0)
		20: Option(InstOutput)	some(35)
		26: Type	const_prim(I64)
		27: WritableReg	constructor(temp_writable_reg, [26], 1)
		28: WritableReg	constructor(temp_writable_reg, [26], 2)
		29: WritableReg	constructor(temp_writable_reg, [26], 3)
		30: MInst	make_variant(MInst::AtomicRMWLoop, [16, 15, 17, 12, 14, 27, 28, 29])
		31: Unit	constructor(emit, [30], 4)
		32: Reg	constructor(writable_reg_to_reg, [27], 0)
		34: ValueRegs	constructor(value_reg, [32], 1)
		35: InstOutput	constructor(output, [34], 2)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
		10:	variant(AtomicRmwOp::Or)
	]
	result = 20
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2099
		../../codegen/src/isa/aarch64/inst.isle line 3437
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(valid_atomic_transaction, 5)
		7: Inst	match_tuple(4, 1)
		8: Option((MemFlags, AtomicRmwOp, Value, Value))	extractor(atomic_rmw, 7)
		9: (MemFlags, AtomicRmwOp, Value, Value)	match_some(8)
		10: AtomicRmwOp	match_tuple(9, 1)
		11: Value	match_tuple(9, 2)
		12: Reg	constructor(put_in_reg, [11], 1)
		13: Value	match_tuple(9, 3)
		14: Reg	constructor(put_in_reg, [13], 2)
		15: AtomicRMWLoopOp	make_variant(AtomicRMWLoopOp::Nand, [])
		16: Type	match_some(6)
		17: MemFlags	match_tuple(9, 0)
		20: Option(InstOutput)	some(35)
		26: Type	const_prim(I64)
		27: WritableReg	constructor(temp_writable_reg, [26], 1)
		28: WritableReg	constructor(temp_writable_reg, [26], 2)
		29: WritableReg	constructor(temp_writable_reg, [26], 3)
		30: MInst	make_variant(MInst::AtomicRMWLoop, [16, 15, 17, 12, 14, 27, 28, 29])
		31: Unit	constructor(emit, [30], 4)
		32: Reg	constructor(writable_reg_to_reg, [27], 0)
		34: ValueRegs	constructor(value_reg, [32], 1)
		35: InstOutput	constructor(output, [34], 2)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
		10:	variant(AtomicRmwOp::Nand)
	]
	result = 20
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2096
		../../codegen/src/isa/aarch64/inst.isle line 3437
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(valid_atomic_transaction, 5)
		7: Inst	match_tuple(4, 1)
		8: Option((MemFlags, AtomicRmwOp, Value, Value))	extractor(atomic_rmw, 7)
		9: (MemFlags, AtomicRmwOp, Value, Value)	match_some(8)
		10: AtomicRmwOp	match_tuple(9, 1)
		11: Value	match_tuple(9, 2)
		12: Reg	constructor(put_in_reg, [11], 1)
		13: Value	match_tuple(9, 3)
		14: Reg	constructor(put_in_reg, [13], 2)
		15: AtomicRMWLoopOp	make_variant(AtomicRMWLoopOp::And, [])
		16: Type	match_some(6)
		17: MemFlags	match_tuple(9, 0)
		20: Option(InstOutput)	some(35)
		26: Type	const_prim(I64)
		27: WritableReg	constructor(temp_writable_reg, [26], 1)
		28: WritableReg	constructor(temp_writable_reg, [26], 2)
		29: WritableReg	constructor(temp_writable_reg, [26], 3)
		30: MInst	make_variant(MInst::AtomicRMWLoop, [16, 15, 17, 12, 14, 27, 28, 29])
		31: Unit	constructor(emit, [30], 4)
		32: Reg	constructor(writable_reg_to_reg, [27], 0)
		34: ValueRegs	constructor(value_reg, [32], 1)
		35: InstOutput	constructor(output, [34], 2)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
		10:	variant(AtomicRmwOp::And)
	]
	result = 20
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2093
		../../codegen/src/isa/aarch64/inst.isle line 3437
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(valid_atomic_transaction, 5)
		7: Inst	match_tuple(4, 1)
		8: Option((MemFlags, AtomicRmwOp, Value, Value))	extractor(atomic_rmw, 7)
		9: (MemFlags, AtomicRmwOp, Value, Value)	match_some(8)
		10: AtomicRmwOp	match_tuple(9, 1)
		11: Value	match_tuple(9, 2)
		12: Reg	constructor(put_in_reg, [11], 1)
		13: Value	match_tuple(9, 3)
		14: Reg	constructor(put_in_reg, [13], 2)
		15: AtomicRMWLoopOp	make_variant(AtomicRMWLoopOp::Sub, [])
		16: Type	match_some(6)
		17: MemFlags	match_tuple(9, 0)
		20: Option(InstOutput)	some(35)
		26: Type	const_prim(I64)
		27: WritableReg	constructor(temp_writable_reg, [26], 1)
		28: WritableReg	constructor(temp_writable_reg, [26], 2)
		29: WritableReg	constructor(temp_writable_reg, [26], 3)
		30: MInst	make_variant(MInst::AtomicRMWLoop, [16, 15, 17, 12, 14, 27, 28, 29])
		31: Unit	constructor(emit, [30], 4)
		32: Reg	constructor(writable_reg_to_reg, [27], 0)
		34: ValueRegs	constructor(value_reg, [32], 1)
		35: InstOutput	constructor(output, [34], 2)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
		10:	variant(AtomicRmwOp::Sub)
	]
	result = 20
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2090
		../../codegen/src/isa/aarch64/inst.isle line 3437
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(valid_atomic_transaction, 5)
		7: Inst	match_tuple(4, 1)
		8: Option((MemFlags, AtomicRmwOp, Value, Value))	extractor(atomic_rmw, 7)
		9: (MemFlags, AtomicRmwOp, Value, Value)	match_some(8)
		10: AtomicRmwOp	match_tuple(9, 1)
		11: Value	match_tuple(9, 2)
		12: Reg	constructor(put_in_reg, [11], 1)
		13: Value	match_tuple(9, 3)
		14: Reg	constructor(put_in_reg, [13], 2)
		15: AtomicRMWLoopOp	make_variant(AtomicRMWLoopOp::Add, [])
		16: Type	match_some(6)
		17: MemFlags	match_tuple(9, 0)
		20: Option(InstOutput)	some(35)
		26: Type	const_prim(I64)
		27: WritableReg	constructor(temp_writable_reg, [26], 1)
		28: WritableReg	constructor(temp_writable_reg, [26], 2)
		29: WritableReg	constructor(temp_writable_reg, [26], 3)
		30: MInst	make_variant(MInst::AtomicRMWLoop, [16, 15, 17, 12, 14, 27, 28, 29])
		31: Unit	constructor(emit, [30], 4)
		32: Reg	constructor(writable_reg_to_reg, [27], 0)
		34: ValueRegs	constructor(value_reg, [32], 1)
		35: InstOutput	constructor(output, [34], 2)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
		10:	variant(AtomicRmwOp::Add)
	]
	result = 20
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2084
		../../codegen/src/isa/aarch64/inst.isle line 2793
		../../codegen/src/isa/aarch64/inst.isle line 3413
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 1892
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(valid_atomic_transaction, 5)
		7: Option(())	extractor(use_lse, 0)
		8: Inst	match_tuple(4, 1)
		9: Option((MemFlags, AtomicRmwOp, Value, Value))	extractor(atomic_rmw, 8)
		10: (MemFlags, AtomicRmwOp, Value, Value)	match_some(9)
		11: AtomicRmwOp	match_tuple(10, 1)
		12: Value	match_tuple(10, 3)
		13: Reg	constructor(put_in_reg, [12], 1)
		14: Reg	constructor(zero_reg, [], 2)
		15: Type	match_some(6)
		17: AtomicRMWOp	make_variant(AtomicRMWOp::Clr, [])
		18: Value	match_tuple(10, 2)
		19: MemFlags	match_tuple(10, 0)
		22: Option(InstOutput)	some(40)
		26: ALUOp	make_variant(ALUOp::EorNot, [])
		33: Reg	constructor(put_in_reg, [18], 1)
		34: WritableReg	constructor(temp_writable_reg, [15], 2)
		35: MInst	make_variant(MInst::AtomicRMW, [17, 50, 34, 33, 15, 19])
		36: Unit	constructor(emit, [35], 3)
		37: Reg	constructor(writable_reg_to_reg, [34], 0)
		39: ValueRegs	constructor(value_reg, [37], 1)
		40: InstOutput	constructor(output, [39], 2)
		45: Type	const_prim(I64)
		46: WritableReg	constructor(temp_writable_reg, [45], 1)
		47: OperandSize	constructor(operand_size, [15], 2)
		48: MInst	make_variant(MInst::AluRRR, [26, 47, 46, 13, 14])
		49: Unit	constructor(emit, [48], 3)
		50: Reg	constructor(writable_reg_to_reg, [46], 0)
	]
	constraints = [
		3:	some
		6:	some
		7:	some
		9:	some
		11:	variant(AtomicRmwOp::And)
	]
	result = 22
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2080
		../../codegen/src/isa/aarch64/inst.isle line 2445
		../../codegen/src/isa/aarch64/inst.isle line 3413
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 1892
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(valid_atomic_transaction, 5)
		7: Option(())	extractor(use_lse, 0)
		8: Inst	match_tuple(4, 1)
		9: Option((MemFlags, AtomicRmwOp, Value, Value))	extractor(atomic_rmw, 8)
		10: (MemFlags, AtomicRmwOp, Value, Value)	match_some(9)
		11: AtomicRmwOp	match_tuple(10, 1)
		12: Reg	constructor(zero_reg, [], 1)
		13: Value	match_tuple(10, 3)
		14: Reg	constructor(put_in_reg, [13], 2)
		15: Type	match_some(6)
		17: AtomicRMWOp	make_variant(AtomicRMWOp::Add, [])
		18: Value	match_tuple(10, 2)
		19: MemFlags	match_tuple(10, 0)
		22: Option(InstOutput)	some(40)
		26: ALUOp	make_variant(ALUOp::Sub, [])
		33: Reg	constructor(put_in_reg, [18], 1)
		34: WritableReg	constructor(temp_writable_reg, [15], 2)
		35: MInst	make_variant(MInst::AtomicRMW, [17, 50, 34, 33, 15, 19])
		36: Unit	constructor(emit, [35], 3)
		37: Reg	constructor(writable_reg_to_reg, [34], 0)
		39: ValueRegs	constructor(value_reg, [37], 1)
		40: InstOutput	constructor(output, [39], 2)
		45: Type	const_prim(I64)
		46: WritableReg	constructor(temp_writable_reg, [45], 1)
		47: OperandSize	constructor(operand_size, [15], 2)
		48: MInst	make_variant(MInst::AluRRR, [26, 47, 46, 12, 14])
		49: Unit	constructor(emit, [48], 3)
		50: Reg	constructor(writable_reg_to_reg, [46], 0)
	]
	constraints = [
		3:	some
		6:	some
		7:	some
		9:	some
		11:	variant(AtomicRmwOp::Sub)
	]
	result = 22
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2076
		../../codegen/src/isa/aarch64/inst.isle line 3413
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(valid_atomic_transaction, 5)
		7: Option(())	extractor(use_lse, 0)
		8: Inst	match_tuple(4, 1)
		9: Option((MemFlags, AtomicRmwOp, Value, Value))	extractor(atomic_rmw, 8)
		10: (MemFlags, AtomicRmwOp, Value, Value)	match_some(9)
		11: AtomicRmwOp	match_tuple(10, 1)
		12: Value	match_tuple(10, 3)
		13: Reg	constructor(put_in_reg, [12], 1)
		14: AtomicRMWOp	make_variant(AtomicRMWOp::Umin, [])
		15: Value	match_tuple(10, 2)
		16: Type	match_some(6)
		17: MemFlags	match_tuple(10, 0)
		20: Option(InstOutput)	some(33)
		26: Reg	constructor(put_in_reg, [15], 1)
		27: WritableReg	constructor(temp_writable_reg, [16], 2)
		28: MInst	make_variant(MInst::AtomicRMW, [14, 13, 27, 26, 16, 17])
		29: Unit	constructor(emit, [28], 3)
		30: Reg	constructor(writable_reg_to_reg, [27], 0)
		32: ValueRegs	constructor(value_reg, [30], 1)
		33: InstOutput	constructor(output, [32], 2)
	]
	constraints = [
		3:	some
		6:	some
		7:	some
		9:	some
		11:	variant(AtomicRmwOp::Umin)
	]
	result = 20
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2072
		../../codegen/src/isa/aarch64/inst.isle line 3413
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(valid_atomic_transaction, 5)
		7: Option(())	extractor(use_lse, 0)
		8: Inst	match_tuple(4, 1)
		9: Option((MemFlags, AtomicRmwOp, Value, Value))	extractor(atomic_rmw, 8)
		10: (MemFlags, AtomicRmwOp, Value, Value)	match_some(9)
		11: AtomicRmwOp	match_tuple(10, 1)
		12: Value	match_tuple(10, 3)
		13: Reg	constructor(put_in_reg, [12], 1)
		14: AtomicRMWOp	make_variant(AtomicRMWOp::Umax, [])
		15: Value	match_tuple(10, 2)
		16: Type	match_some(6)
		17: MemFlags	match_tuple(10, 0)
		20: Option(InstOutput)	some(33)
		26: Reg	constructor(put_in_reg, [15], 1)
		27: WritableReg	constructor(temp_writable_reg, [16], 2)
		28: MInst	make_variant(MInst::AtomicRMW, [14, 13, 27, 26, 16, 17])
		29: Unit	constructor(emit, [28], 3)
		30: Reg	constructor(writable_reg_to_reg, [27], 0)
		32: ValueRegs	constructor(value_reg, [30], 1)
		33: InstOutput	constructor(output, [32], 2)
	]
	constraints = [
		3:	some
		6:	some
		7:	some
		9:	some
		11:	variant(AtomicRmwOp::Umax)
	]
	result = 20
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2068
		../../codegen/src/isa/aarch64/inst.isle line 3413
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(valid_atomic_transaction, 5)
		7: Option(())	extractor(use_lse, 0)
		8: Inst	match_tuple(4, 1)
		9: Option((MemFlags, AtomicRmwOp, Value, Value))	extractor(atomic_rmw, 8)
		10: (MemFlags, AtomicRmwOp, Value, Value)	match_some(9)
		11: AtomicRmwOp	match_tuple(10, 1)
		12: Value	match_tuple(10, 3)
		13: Reg	constructor(put_in_reg, [12], 1)
		14: AtomicRMWOp	make_variant(AtomicRMWOp::Smin, [])
		15: Value	match_tuple(10, 2)
		16: Type	match_some(6)
		17: MemFlags	match_tuple(10, 0)
		20: Option(InstOutput)	some(33)
		26: Reg	constructor(put_in_reg, [15], 1)
		27: WritableReg	constructor(temp_writable_reg, [16], 2)
		28: MInst	make_variant(MInst::AtomicRMW, [14, 13, 27, 26, 16, 17])
		29: Unit	constructor(emit, [28], 3)
		30: Reg	constructor(writable_reg_to_reg, [27], 0)
		32: ValueRegs	constructor(value_reg, [30], 1)
		33: InstOutput	constructor(output, [32], 2)
	]
	constraints = [
		3:	some
		6:	some
		7:	some
		9:	some
		11:	variant(AtomicRmwOp::Smin)
	]
	result = 20
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2064
		../../codegen/src/isa/aarch64/inst.isle line 3413
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(valid_atomic_transaction, 5)
		7: Option(())	extractor(use_lse, 0)
		8: Inst	match_tuple(4, 1)
		9: Option((MemFlags, AtomicRmwOp, Value, Value))	extractor(atomic_rmw, 8)
		10: (MemFlags, AtomicRmwOp, Value, Value)	match_some(9)
		11: AtomicRmwOp	match_tuple(10, 1)
		12: Value	match_tuple(10, 3)
		13: Reg	constructor(put_in_reg, [12], 1)
		14: AtomicRMWOp	make_variant(AtomicRMWOp::Smax, [])
		15: Value	match_tuple(10, 2)
		16: Type	match_some(6)
		17: MemFlags	match_tuple(10, 0)
		20: Option(InstOutput)	some(33)
		26: Reg	constructor(put_in_reg, [15], 1)
		27: WritableReg	constructor(temp_writable_reg, [16], 2)
		28: MInst	make_variant(MInst::AtomicRMW, [14, 13, 27, 26, 16, 17])
		29: Unit	constructor(emit, [28], 3)
		30: Reg	constructor(writable_reg_to_reg, [27], 0)
		32: ValueRegs	constructor(value_reg, [30], 1)
		33: InstOutput	constructor(output, [32], 2)
	]
	constraints = [
		3:	some
		6:	some
		7:	some
		9:	some
		11:	variant(AtomicRmwOp::Smax)
	]
	result = 20
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2060
		../../codegen/src/isa/aarch64/inst.isle line 3413
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(valid_atomic_transaction, 5)
		7: Option(())	extractor(use_lse, 0)
		8: Inst	match_tuple(4, 1)
		9: Option((MemFlags, AtomicRmwOp, Value, Value))	extractor(atomic_rmw, 8)
		10: (MemFlags, AtomicRmwOp, Value, Value)	match_some(9)
		11: AtomicRmwOp	match_tuple(10, 1)
		12: Value	match_tuple(10, 3)
		13: Reg	constructor(put_in_reg, [12], 1)
		14: AtomicRMWOp	make_variant(AtomicRMWOp::Set, [])
		15: Value	match_tuple(10, 2)
		16: Type	match_some(6)
		17: MemFlags	match_tuple(10, 0)
		20: Option(InstOutput)	some(33)
		26: Reg	constructor(put_in_reg, [15], 1)
		27: WritableReg	constructor(temp_writable_reg, [16], 2)
		28: MInst	make_variant(MInst::AtomicRMW, [14, 13, 27, 26, 16, 17])
		29: Unit	constructor(emit, [28], 3)
		30: Reg	constructor(writable_reg_to_reg, [27], 0)
		32: ValueRegs	constructor(value_reg, [30], 1)
		33: InstOutput	constructor(output, [32], 2)
	]
	constraints = [
		3:	some
		6:	some
		7:	some
		9:	some
		11:	variant(AtomicRmwOp::Or)
	]
	result = 20
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2056
		../../codegen/src/isa/aarch64/inst.isle line 3413
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(valid_atomic_transaction, 5)
		7: Option(())	extractor(use_lse, 0)
		8: Inst	match_tuple(4, 1)
		9: Option((MemFlags, AtomicRmwOp, Value, Value))	extractor(atomic_rmw, 8)
		10: (MemFlags, AtomicRmwOp, Value, Value)	match_some(9)
		11: AtomicRmwOp	match_tuple(10, 1)
		12: Value	match_tuple(10, 3)
		13: Reg	constructor(put_in_reg, [12], 1)
		14: AtomicRMWOp	make_variant(AtomicRMWOp::Eor, [])
		15: Value	match_tuple(10, 2)
		16: Type	match_some(6)
		17: MemFlags	match_tuple(10, 0)
		20: Option(InstOutput)	some(33)
		26: Reg	constructor(put_in_reg, [15], 1)
		27: WritableReg	constructor(temp_writable_reg, [16], 2)
		28: MInst	make_variant(MInst::AtomicRMW, [14, 13, 27, 26, 16, 17])
		29: Unit	constructor(emit, [28], 3)
		30: Reg	constructor(writable_reg_to_reg, [27], 0)
		32: ValueRegs	constructor(value_reg, [30], 1)
		33: InstOutput	constructor(output, [32], 2)
	]
	constraints = [
		3:	some
		6:	some
		7:	some
		9:	some
		11:	variant(AtomicRmwOp::Xor)
	]
	result = 20
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2052
		../../codegen/src/isa/aarch64/inst.isle line 3413
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(valid_atomic_transaction, 5)
		7: Option(())	extractor(use_lse, 0)
		8: Inst	match_tuple(4, 1)
		9: Option((MemFlags, AtomicRmwOp, Value, Value))	extractor(atomic_rmw, 8)
		10: (MemFlags, AtomicRmwOp, Value, Value)	match_some(9)
		11: AtomicRmwOp	match_tuple(10, 1)
		12: Value	match_tuple(10, 3)
		13: Reg	constructor(put_in_reg, [12], 1)
		14: AtomicRMWOp	make_variant(AtomicRMWOp::Add, [])
		15: Value	match_tuple(10, 2)
		16: Type	match_some(6)
		17: MemFlags	match_tuple(10, 0)
		20: Option(InstOutput)	some(33)
		26: Reg	constructor(put_in_reg, [15], 1)
		27: WritableReg	constructor(temp_writable_reg, [16], 2)
		28: MInst	make_variant(MInst::AtomicRMW, [14, 13, 27, 26, 16, 17])
		29: Unit	constructor(emit, [28], 3)
		30: Reg	constructor(writable_reg_to_reg, [27], 0)
		32: ValueRegs	constructor(value_reg, [30], 1)
		33: InstOutput	constructor(output, [32], 2)
	]
	constraints = [
		3:	some
		6:	some
		7:	some
		9:	some
		11:	variant(AtomicRmwOp::Add)
	]
	result = 20
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2045
		../../codegen/src/isa/aarch64/inst.isle line 2347
		../../codegen/src/prelude_lower.isle line 380
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((MemFlags, Value, Value))	extractor(atomic_store, 0)
		4: (MemFlags, Value, Value)	match_some(3)
		5: Value	match_tuple(4, 1)
		6: Type	extractor(value_type, 5)
		7: Option(Type)	extractor(valid_atomic_transaction, 6)
		8: Reg	constructor(put_in_reg, [5], 1)
		9: Value	match_tuple(4, 2)
		10: Reg	constructor(put_in_reg, [9], 2)
		11: Type	match_some(7)
		12: MemFlags	match_tuple(4, 0)
		15: Option(InstOutput)	some(24)
		20: MInst	make_variant(MInst::StoreRelease, [11, 8, 10, 12])
		21: SideEffectNoResult	make_variant(SideEffectNoResult::Inst, [20])
		23: Unit	constructor(emit_side_effect, [21], 1)
		24: InstOutput	constructor(output_none, [], 2)
	]
	constraints = [
		3:	some
		7:	some
	]
	result = 15
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2040
		../../codegen/src/isa/aarch64/inst.isle line 2340
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(valid_atomic_transaction, 5)
		7: Inst	match_tuple(4, 1)
		8: Option((MemFlags, Value))	extractor(atomic_load, 7)
		9: (MemFlags, Value)	match_some(8)
		10: Value	match_tuple(9, 1)
		11: Reg	constructor(put_in_reg, [10], 1)
		12: Type	match_some(6)
		13: MemFlags	match_tuple(9, 0)
		16: Option(InstOutput)	some(27)
		20: Type	const_prim(I64)
		21: WritableReg	constructor(temp_writable_reg, [20], 1)
		22: MInst	make_variant(MInst::LoadAcquire, [12, 21, 11, 13])
		23: Unit	constructor(emit, [22], 2)
		24: Reg	constructor(writable_reg_to_reg, [21], 0)
		26: ValueRegs	constructor(value_reg, [24], 1)
		27: InstOutput	constructor(output, [26], 2)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
	]
	result = 16
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2034
		../../codegen/src/isa/aarch64/inst.isle line 3220
		../../codegen/src/isa/aarch64/inst.isle line 3094
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Inst	match_tuple(4, 1)
		6: Option(Value)	extractor(splat, 5)
		7: Value	match_some(6)
		8: Option(Inst)	extractor(def_inst, 7)
		9: Inst	match_some(8)
		10: Option((MemFlags, Value, Offset32))	extractor(load, 9)
		11: Option(Inst)	constructor(is_sinkable_inst, [7], 0)
		12: Type	match_tuple(4, 0)
		13: Type	constructor(lane_type, [12], 0)
		14: Inst	match_some(11)
		16: VectorSize	constructor(vector_size, [12], 2)
		17: (MemFlags, Value, Offset32)	match_some(10)
		18: MemFlags	match_tuple(17, 0)
		21: Option(InstOutput)	some(44)
		24: Option((MemFlags, Value, Offset32))	extractor(load, 14)
		25: Unit	constructor(sink_inst, [14], 1)
		26: (MemFlags, Value, Offset32)	match_some(24)
		27: Value	match_tuple(26, 1)
		28: Reg	constructor(put_in_reg, [27], 2)
		29: Offset32	match_tuple(26, 2)
		30: i32	extractor(offset32, 29)
		31: i64	constructor(i32_as_i64, [30], 0)
		32: u64	constructor(i64_as_u64, [31], 0)
		33: Reg	constructor(add_imm_to_addr, [28, 32], 3)
		37: Type	const_prim(I8X16)
		38: WritableReg	constructor(temp_writable_reg, [37], 1)
		39: MInst	make_variant(MInst::VecLoadReplicate, [38, 33, 16, 18])
		40: Unit	constructor(emit, [39], 2)
		41: Reg	constructor(writable_reg_to_reg, [38], 0)
		43: ValueRegs	constructor(value_reg, [41], 1)
		44: InstOutput	constructor(output, [43], 2)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
		10:	some
		11:	some
		24:	some
	]
	result = 21
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2031
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Inst	match_tuple(4, 1)
		6: Option(Value)	extractor(splat, 5)
		7: Value	match_some(6)
		8: Option(Inst)	extractor(def_inst, 7)
		9: Inst	match_some(8)
		10: Option(Value)	extractor(ireduce, 9)
		11: Value	match_some(10)
		12: Option(Inst)	extractor(def_inst, 11)
		13: Inst	match_some(12)
		14: Option(Imm64)	extractor(iconst, 13)
		15: Type	match_tuple(4, 0)
		16: VectorSize	constructor(vector_size, [15], 1)
		17: Imm64	match_some(14)
		18: u64	extractor(u64_from_imm64, 17)
		19: Reg	constructor(splat_const, [18, 16], 2)
		21: Option(InstOutput)	some(24)
		23: ValueRegs	constructor(value_reg, [19], 1)
		24: InstOutput	constructor(output, [23], 2)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
		10:	some
		12:	some
		14:	some
	]
	result = 21
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2028
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Inst	match_tuple(4, 1)
		6: Option(Value)	extractor(splat, 5)
		7: Value	match_some(6)
		8: Option(Inst)	extractor(def_inst, 7)
		9: Inst	match_some(8)
		10: Option(Imm64)	extractor(iconst, 9)
		11: Type	match_tuple(4, 0)
		12: VectorSize	constructor(vector_size, [11], 1)
		13: Imm64	match_some(10)
		14: u64	extractor(u64_from_imm64, 13)
		15: Reg	constructor(splat_const, [14, 12], 2)
		17: Option(InstOutput)	some(20)
		19: ValueRegs	constructor(value_reg, [15], 1)
		20: InstOutput	constructor(output, [19], 2)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
		10:	some
	]
	result = 17
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2025
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Inst	match_tuple(4, 1)
		6: Option(Value)	extractor(splat, 5)
		7: Value	match_some(6)
		8: Option(Inst)	extractor(def_inst, 7)
		9: Inst	match_some(8)
		10: Option(Ieee64)	extractor(f64const, 9)
		11: Type	match_tuple(4, 0)
		12: VectorSize	constructor(vector_size, [11], 1)
		13: Ieee64	match_some(10)
		14: u64	extractor(u64_from_ieee64, 13)
		15: Reg	constructor(splat_const, [14, 12], 2)
		17: Option(InstOutput)	some(20)
		19: ValueRegs	constructor(value_reg, [15], 1)
		20: InstOutput	constructor(output, [19], 2)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
		10:	some
	]
	result = 17
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2022
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Inst	match_tuple(4, 1)
		6: Option(Value)	extractor(splat, 5)
		7: Value	match_some(6)
		8: Option(Inst)	extractor(def_inst, 7)
		9: Inst	match_some(8)
		10: Option(Ieee32)	extractor(f32const, 9)
		11: Type	match_tuple(4, 0)
		12: VectorSize	constructor(vector_size, [11], 1)
		13: Ieee32	match_some(10)
		14: u32	extractor(u32_from_ieee32, 13)
		15: u64	constructor(u32_as_u64, [14], 0)
		16: Reg	constructor(splat_const, [15, 12], 2)
		18: Option(InstOutput)	some(21)
		20: ValueRegs	constructor(value_reg, [16], 1)
		21: InstOutput	constructor(output, [20], 2)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
		10:	some
	]
	result = 18
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2019
		../../codegen/src/isa/aarch64/inst.isle line 1982
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Inst	match_tuple(4, 1)
		6: Option(Value)	extractor(splat, 5)
		7: Value	match_some(6)
		8: Type	extractor(value_type, 7)
		9: Option(Type)	extractor(ty_scalar_float, 8)
		10: Reg	constructor(put_in_reg, [7], 1)
		11: Type	match_tuple(4, 0)
		12: VectorSize	constructor(vector_size, [11], 2)
		13: u8	const_int(0, u8)
		16: Option(InstOutput)	some(27)
		20: Type	const_prim(I8X16)
		21: WritableReg	constructor(temp_writable_reg, [20], 1)
		22: MInst	make_variant(MInst::VecDupFromFpu, [21, 10, 12, 13])
		23: Unit	constructor(emit, [22], 2)
		24: Reg	constructor(writable_reg_to_reg, [21], 0)
		26: ValueRegs	constructor(value_reg, [24], 1)
		27: InstOutput	constructor(output, [26], 2)
	]
	constraints = [
		3:	some
		6:	some
		9:	some
	]
	result = 16
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2015
		../../codegen/src/isa/aarch64/inst.isle line 1975
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Inst	match_tuple(4, 1)
		6: Option(Value)	extractor(splat, 5)
		7: Value	match_some(6)
		8: Type	extractor(value_type, 7)
		9: Option(Type)	constructor(ty_int_ref_scalar_64, [8], 0)
		10: Reg	constructor(put_in_reg, [7], 1)
		11: Type	match_tuple(4, 0)
		12: VectorSize	constructor(vector_size, [11], 2)
		15: Option(InstOutput)	some(25)
		18: Type	const_prim(I8X16)
		19: WritableReg	constructor(temp_writable_reg, [18], 1)
		20: MInst	make_variant(MInst::VecDup, [19, 10, 12])
		21: Unit	constructor(emit, [20], 2)
		22: Reg	constructor(writable_reg_to_reg, [19], 0)
		24: ValueRegs	constructor(value_reg, [22], 1)
		25: InstOutput	constructor(output, [24], 2)
	]
	constraints = [
		3:	some
		6:	some
		9:	some
	]
	result = 15
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2009
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Inst	match_tuple(4, 1)
		6: Option(Constant)	extractor(vconst, 5)
		7: Constant	match_some(6)
		8: Option(u64)	extractor(u64_from_constant, 7)
		9: Type	match_tuple(4, 0)
		10: Option(Type)	constructor(ty_vec64, [9], 0)
		11: u64	match_some(8)
		12: Reg	constructor(constant_f64, [11], 1)
		14: Option(InstOutput)	some(17)
		16: ValueRegs	constructor(value_reg, [12], 1)
		17: InstOutput	constructor(output, [16], 2)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
		10:	some
	]
	result = 14
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 2006
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(ty_vec128, 5)
		7: Inst	match_tuple(4, 1)
		8: Option(Constant)	extractor(vconst, 7)
		9: Constant	match_some(8)
		10: Option(u128)	extractor(u128_from_constant, 9)
		11: u128	match_some(10)
		12: Reg	constructor(constant_f128, [11], 1)
		14: Option(InstOutput)	some(17)
		16: ValueRegs	constructor(value_reg, [12], 1)
		17: InstOutput	constructor(output, [16], 2)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
		10:	some
	]
	result = 14
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1995
		../../codegen/src/isa/aarch64/inst.isle line 2699
		../../codegen/src/isa/aarch64/inst.isle line 2111
		../../codegen/src/isa/aarch64/inst.isle line 1892
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Inst	match_tuple(4, 1)
		6: Option((Value, Value, Value))	extractor(select_spectre_guard, 5)
		7: (Value, Value, Value)	match_some(6)
		8: Value	match_tuple(7, 0)
		9: Type	extractor(value_type, 8)
		10: ValueRegs	constructor(put_in_regs, [8], 1)
		11: usize	const_int(0, usize)
		12: Reg	constructor(value_regs_get, [10, 11], 2)
		13: usize	const_int(1, usize)
		14: Reg	constructor(value_regs_get, [10, 13], 3)
		15: Type	const_prim(I64)
		17: Reg	constructor(zero_reg, [], 5)
		18: OperandSize	make_variant(OperandSize::Size64, [])
		20: Cond	make_variant(Cond::Ne, [])
		21: Type	match_tuple(4, 0)
		22: Value	match_tuple(7, 1)
		23: Value	match_tuple(7, 2)
		24: ValueRegs	constructor(lower_select, [38, 20, 21, 22, 23], 7)
		25: InstOutput	constructor(output, [24], 8)
		26: Option(InstOutput)	some(25)
		30: ALUOp	make_variant(ALUOp::Orr, [])
		35: WritableReg	constructor(writable_zero_reg, [], 1)
		36: ALUOp	make_variant(ALUOp::SubS, [])
		37: MInst	make_variant(MInst::AluRRR, [36, 18, 35, 48, 17])
		38: ProducesFlags	make_variant(ProducesFlags::ProducesFlagsSideEffect, [37])
		43: Type	const_prim(I64)
		44: WritableReg	constructor(temp_writable_reg, [43], 1)
		45: OperandSize	constructor(operand_size, [15], 2)
		46: MInst	make_variant(MInst::AluRRR, [30, 45, 44, 12, 14])
		47: Unit	constructor(emit, [46], 3)
		48: Reg	constructor(writable_reg_to_reg, [44], 0)
	]
	constraints = [
		3:	some
		6:	some
		9:	const_prim(I128)
	]
	result = 26
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1989
		../../codegen/src/isa/aarch64/inst.isle line 2111
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Inst	match_tuple(4, 1)
		6: Option((Value, Value, Value))	extractor(select_spectre_guard, 5)
		7: (Value, Value, Value)	match_some(6)
		8: Value	match_tuple(7, 0)
		9: Type	extractor(value_type, 8)
		10: Option(Type)	extractor(fits_in_64, 9)
		11: Reg	constructor(put_in_reg_zext64, [8], 1)
		12: Reg	constructor(zero_reg, [], 2)
		13: OperandSize	make_variant(OperandSize::Size64, [])
		15: Cond	make_variant(Cond::Ne, [])
		16: Type	match_tuple(4, 0)
		17: Value	match_tuple(7, 1)
		18: Value	match_tuple(7, 2)
		19: ValueRegs	constructor(lower_select, [28, 15, 16, 17, 18], 4)
		20: InstOutput	constructor(output, [19], 5)
		21: Option(InstOutput)	some(20)
		25: WritableReg	constructor(writable_zero_reg, [], 1)
		26: ALUOp	make_variant(ALUOp::SubS, [])
		27: MInst	make_variant(MInst::AluRRR, [26, 13, 25, 11, 12])
		28: ProducesFlags	make_variant(ProducesFlags::ProducesFlagsSideEffect, [27])
	]
	constraints = [
		3:	some
		6:	some
		10:	some
	]
	result = 21
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1975
		../../codegen/src/isa/aarch64/inst.isle line 3835
		../../codegen/src/isa/aarch64/inst.isle line 3839
		../../codegen/src/isa/aarch64/inst.isle line 2578
		../../codegen/src/prelude_lower.isle line 380
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Inst	match_tuple(4, 1)
		6: Option((Value, Value, Value))	extractor(select_spectre_guard, 5)
		7: (Value, Value, Value)	match_some(6)
		8: Value	match_tuple(7, 0)
		9: Option(Value)	extractor(maybe_uextend, 8)
		10: Value	match_some(9)
		11: Option(Inst)	extractor(def_inst, 10)
		12: Inst	match_some(11)
		13: Option((IntCC, Value, Value))	extractor(icmp, 12)
		14: (IntCC, Value, Value)	match_some(13)
		15: IntCC	match_tuple(14, 0)
		16: Value	match_tuple(14, 1)
		17: Value	match_tuple(14, 2)
		18: Type	extractor(value_type, 16)
		19: FlagsAndCC	constructor(lower_icmp_into_flags, [15, 16, 17, 18], 1)
		22: Cond	constructor(cond_code, [34], 4)
		23: Type	match_tuple(4, 0)
		24: Value	match_tuple(7, 1)
		25: Value	match_tuple(7, 2)
		26: ValueRegs	constructor(lower_select, [32, 22, 23, 24, 25], 5)
		29: InstOutput	constructor(output, [26], 8)
		30: Option(InstOutput)	some(29)
		32: ProducesFlags	match_variant(19, FlagsAndCC::FlagsAndCC, flags)
		34: IntCC	match_variant(19, FlagsAndCC::FlagsAndCC, cc)
		35: MInst	make_variant(MInst::Csdb, [])
		36: SideEffectNoResult	make_variant(SideEffectNoResult::Inst, [35])
		38: Unit	constructor(emit_side_effect, [36], 1)
		39: InstOutput	constructor(output_none, [], 2)
	]
	constraints = [
		3:	some
		6:	some
		9:	some
		11:	some
		13:	some
		19:	variant(FlagsAndCC::FlagsAndCC)
	]
	result = 30
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1964
		../../codegen/src/isa/aarch64/inst.isle line 2699
		../../codegen/src/isa/aarch64/inst.isle line 2111
		../../codegen/src/isa/aarch64/inst.isle line 1892
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Inst	match_tuple(4, 1)
		6: Option((Value, Value, Value))	extractor(select, 5)
		7: (Value, Value, Value)	match_some(6)
		8: Value	match_tuple(7, 0)
		9: Type	extractor(value_type, 8)
		10: ValueRegs	constructor(put_in_regs, [8], 1)
		11: usize	const_int(0, usize)
		12: Reg	constructor(value_regs_get, [10, 11], 2)
		13: usize	const_int(1, usize)
		14: Reg	constructor(value_regs_get, [10, 13], 3)
		15: Type	const_prim(I64)
		17: Reg	constructor(zero_reg, [], 5)
		18: OperandSize	make_variant(OperandSize::Size64, [])
		20: Cond	make_variant(Cond::Ne, [])
		21: Type	match_tuple(4, 0)
		22: Value	match_tuple(7, 1)
		23: Value	match_tuple(7, 2)
		24: ValueRegs	constructor(lower_select, [38, 20, 21, 22, 23], 7)
		25: InstOutput	constructor(output, [24], 8)
		26: Option(InstOutput)	some(25)
		30: ALUOp	make_variant(ALUOp::Orr, [])
		35: WritableReg	constructor(writable_zero_reg, [], 1)
		36: ALUOp	make_variant(ALUOp::SubS, [])
		37: MInst	make_variant(MInst::AluRRR, [36, 18, 35, 48, 17])
		38: ProducesFlags	make_variant(ProducesFlags::ProducesFlagsSideEffect, [37])
		43: Type	const_prim(I64)
		44: WritableReg	constructor(temp_writable_reg, [43], 1)
		45: OperandSize	constructor(operand_size, [15], 2)
		46: MInst	make_variant(MInst::AluRRR, [30, 45, 44, 12, 14])
		47: Unit	constructor(emit, [46], 3)
		48: Reg	constructor(writable_reg_to_reg, [44], 0)
	]
	constraints = [
		3:	some
		6:	some
		9:	const_prim(I128)
	]
	result = 26
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1958
		../../codegen/src/isa/aarch64/inst.isle line 2111
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Inst	match_tuple(4, 1)
		6: Option((Value, Value, Value))	extractor(select, 5)
		7: (Value, Value, Value)	match_some(6)
		8: Value	match_tuple(7, 0)
		9: Type	extractor(value_type, 8)
		10: Option(Type)	extractor(fits_in_64, 9)
		11: Reg	constructor(put_in_reg_zext64, [8], 1)
		12: Reg	constructor(zero_reg, [], 2)
		13: OperandSize	make_variant(OperandSize::Size64, [])
		15: Cond	make_variant(Cond::Ne, [])
		16: Type	match_tuple(4, 0)
		17: Value	match_tuple(7, 1)
		18: Value	match_tuple(7, 2)
		19: ValueRegs	constructor(lower_select, [28, 15, 16, 17, 18], 4)
		20: InstOutput	constructor(output, [19], 5)
		21: Option(InstOutput)	some(20)
		25: WritableReg	constructor(writable_zero_reg, [], 1)
		26: ALUOp	make_variant(ALUOp::SubS, [])
		27: MInst	make_variant(MInst::AluRRR, [26, 13, 25, 11, 12])
		28: ProducesFlags	make_variant(ProducesFlags::ProducesFlagsSideEffect, [27])
	]
	constraints = [
		3:	some
		6:	some
		10:	some
	]
	result = 21
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1952
		../../codegen/src/isa/aarch64/inst.isle line 2111
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Inst	match_tuple(4, 1)
		6: Option((Value, Value, Value))	extractor(select, 5)
		7: (Value, Value, Value)	match_some(6)
		8: Value	match_tuple(7, 0)
		9: Type	extractor(value_type, 8)
		10: Option(Type)	extractor(fits_in_32, 9)
		11: Reg	constructor(put_in_reg_zext32, [8], 1)
		12: Reg	constructor(zero_reg, [], 2)
		13: OperandSize	make_variant(OperandSize::Size32, [])
		15: Cond	make_variant(Cond::Ne, [])
		16: Type	match_tuple(4, 0)
		17: Value	match_tuple(7, 1)
		18: Value	match_tuple(7, 2)
		19: ValueRegs	constructor(lower_select, [28, 15, 16, 17, 18], 4)
		20: InstOutput	constructor(output, [19], 5)
		21: Option(InstOutput)	some(20)
		25: WritableReg	constructor(writable_zero_reg, [], 1)
		26: ALUOp	make_variant(ALUOp::SubS, [])
		27: MInst	make_variant(MInst::AluRRR, [26, 13, 25, 11, 12])
		28: ProducesFlags	make_variant(ProducesFlags::ProducesFlagsSideEffect, [27])
	]
	constraints = [
		3:	some
		6:	some
		10:	some
	]
	result = 21
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1946
		../../codegen/src/isa/aarch64/inst.isle line 2355
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Inst	match_tuple(4, 1)
		6: Option((Value, Value, Value))	extractor(select, 5)
		7: (Value, Value, Value)	match_some(6)
		8: Value	match_tuple(7, 0)
		9: Type	extractor(value_type, 8)
		10: Reg	constructor(put_in_reg, [8], 1)
		11: Type	const_prim(I32)
		12: u64	const_int(255, u64)
		13: ImmLogic	constructor(u64_into_imm_logic, [11, 12], 2)
		15: Cond	make_variant(Cond::Ne, [])
		16: Type	match_tuple(4, 0)
		17: Value	match_tuple(7, 1)
		18: Value	match_tuple(7, 2)
		19: ValueRegs	constructor(lower_select, [29, 15, 16, 17, 18], 4)
		20: InstOutput	constructor(output, [19], 5)
		21: Option(InstOutput)	some(20)
		25: OperandSize	constructor(operand_size, [11], 1)
		26: WritableReg	constructor(writable_zero_reg, [], 2)
		27: ALUOp	make_variant(ALUOp::AndS, [])
		28: MInst	make_variant(MInst::AluRRImmLogic, [27, 25, 26, 10, 13])
		29: ProducesFlags	make_variant(ProducesFlags::ProducesFlagsSideEffect, [28])
	]
	constraints = [
		3:	some
		6:	some
		9:	const_prim(I8)
	]
	result = 21
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1937
		../../codegen/src/isa/aarch64/inst.isle line 1955
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Inst	match_tuple(4, 1)
		6: Option((Value, Value, Value))	extractor(select, 5)
		7: (Value, Value, Value)	match_some(6)
		8: Value	match_tuple(7, 0)
		9: Option(Value)	extractor(maybe_uextend, 8)
		10: Value	match_some(9)
		11: Option(Inst)	extractor(def_inst, 10)
		12: Inst	match_some(11)
		13: Option((FloatCC, Value, Value))	extractor(fcmp, 12)
		14: (FloatCC, Value, Value)	match_some(13)
		15: FloatCC	match_tuple(14, 0)
		16: Cond	constructor(fp_cond_code, [15], 1)
		17: Value	match_tuple(14, 1)
		18: Type	extractor(value_type, 17)
		19: ScalarSize	constructor(scalar_size, [18], 2)
		20: Reg	constructor(put_in_reg, [17], 3)
		21: Value	match_tuple(14, 2)
		22: Reg	constructor(put_in_reg, [21], 4)
		24: Type	match_tuple(4, 0)
		25: Value	match_tuple(7, 1)
		26: Value	match_tuple(7, 2)
		27: ValueRegs	constructor(lower_select, [34, 16, 24, 25, 26], 6)
		28: InstOutput	constructor(output, [27], 7)
		29: Option(InstOutput)	some(28)
		33: MInst	make_variant(MInst::FpuCmp, [19, 20, 22])
		34: ProducesFlags	make_variant(ProducesFlags::ProducesFlagsSideEffect, [33])
	]
	constraints = [
		3:	some
		6:	some
		9:	some
		11:	some
		13:	some
	]
	result = 29
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1924
		../../codegen/src/isa/aarch64/inst.isle line 3835
		../../codegen/src/isa/aarch64/inst.isle line 3839
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Inst	match_tuple(4, 1)
		6: Option((Value, Value, Value))	extractor(select, 5)
		7: (Value, Value, Value)	match_some(6)
		8: Value	match_tuple(7, 0)
		9: Option(Value)	extractor(maybe_uextend, 8)
		10: Value	match_some(9)
		11: Option(Inst)	extractor(def_inst, 10)
		12: Inst	match_some(11)
		13: Option((IntCC, Value, Value))	extractor(icmp, 12)
		14: (IntCC, Value, Value)	match_some(13)
		15: IntCC	match_tuple(14, 0)
		16: Value	match_tuple(14, 1)
		17: Value	match_tuple(14, 2)
		18: Type	extractor(value_type, 16)
		19: FlagsAndCC	constructor(lower_icmp_into_flags, [15, 16, 17, 18], 1)
		22: Cond	constructor(cond_code, [32], 4)
		23: Type	match_tuple(4, 0)
		24: Value	match_tuple(7, 1)
		25: Value	match_tuple(7, 2)
		26: ValueRegs	constructor(lower_select, [30, 22, 23, 24, 25], 5)
		27: InstOutput	constructor(output, [26], 6)
		28: Option(InstOutput)	some(27)
		30: ProducesFlags	match_variant(19, FlagsAndCC::FlagsAndCC, flags)
		32: IntCC	match_variant(19, FlagsAndCC::FlagsAndCC, cc)
	]
	constraints = [
		3:	some
		6:	some
		9:	some
		11:	some
		13:	some
		19:	variant(FlagsAndCC::FlagsAndCC)
	]
	result = 28
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1919
		../../codegen/src/isa/aarch64/inst.isle line 2809
		../../codegen/src/prelude_lower.isle line 380
	]
	bindings = [
		0: Inst	argument(0)
		3: Option(TrapCode)	extractor(resumable_trap, 0)
		4: TrapCode	match_some(3)
		7: Option(InstOutput)	some(13)
		9: MInst	make_variant(MInst::Udf, [4])
		10: SideEffectNoResult	make_variant(SideEffectNoResult::Inst, [9])
		12: Unit	constructor(emit_side_effect, [10], 1)
		13: InstOutput	constructor(output_none, [], 2)
	]
	constraints = [
		3:	some
	]
	result = 7
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1914
		../../codegen/src/isa/aarch64/inst.isle line 2809
		../../codegen/src/prelude_lower.isle line 380
	]
	bindings = [
		0: Inst	argument(0)
		3: Option(TrapCode)	extractor(trap, 0)
		4: TrapCode	match_some(3)
		7: Option(InstOutput)	some(13)
		9: MInst	make_variant(MInst::Udf, [4])
		10: SideEffectNoResult	make_variant(SideEffectNoResult::Inst, [9])
		12: Unit	constructor(emit_side_effect, [10], 1)
		13: InstOutput	constructor(output_none, [], 2)
	]
	constraints = [
		3:	some
	]
	result = 7
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1909
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((IntCC, Value, Value))	extractor(icmp, 0)
		4: (IntCC, Value, Value)	match_some(3)
		5: IntCC	match_tuple(4, 0)
		6: Value	match_tuple(4, 1)
		7: Value	match_tuple(4, 2)
		8: Type	extractor(value_type, 6)
		9: Type	const_prim(I8)
		10: ValueRegs	constructor(lower_icmp_into_reg, [5, 6, 7, 8, 9], 1)
		11: InstOutput	constructor(output, [10], 2)
		12: Option(InstOutput)	some(11)
	]
	constraints = [
		3:	some
	]
	result = 12
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1903
		../../codegen/src/isa/aarch64/inst.isle line 3403
		../../codegen/src/isa/aarch64/inst.isle line 2142
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option((u32, u32))	extractor(multi_lane, 5)
		7: Inst	match_tuple(4, 1)
		8: Option((IntCC, Value, Value))	extractor(icmp, 7)
		9: (IntCC, Value, Value)	match_some(8)
		10: IntCC	match_tuple(9, 0)
		11: Option(IntCC)	extractor(icmp_zero_cond, 10)
		12: Value	match_tuple(9, 1)
		13: Option(Value)	constructor(zero_value, [12], 0)
		14: Value	match_tuple(9, 2)
		15: Reg	constructor(put_in_reg, [14], 1)
		16: VectorSize	constructor(vector_size, [5], 2)
		17: IntCC	match_some(11)
		19: ValueRegs	constructor(value_reg, [34], 4)
		20: InstOutput	constructor(output, [19], 5)
		21: Option(InstOutput)	some(20)
		25: VecMisc2	constructor(int_cc_cmp_zero_to_vec_misc_op_swap, [17], 1)
		30: Type	const_prim(I8X16)
		31: WritableReg	constructor(temp_writable_reg, [30], 1)
		32: MInst	make_variant(MInst::VecMisc, [25, 31, 15, 16])
		33: Unit	constructor(emit, [32], 2)
		34: Reg	constructor(writable_reg_to_reg, [31], 0)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
		11:	some
		13:	some
	]
	result = 21
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1897
		../../codegen/src/isa/aarch64/inst.isle line 3408
		../../codegen/src/isa/aarch64/inst.isle line 2686
		../../codegen/src/isa/aarch64/inst.isle line 2142
		../../codegen/src/isa/aarch64/inst.isle line 2142
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option((u32, u32))	extractor(multi_lane, 5)
		7: Inst	match_tuple(4, 1)
		8: Option((IntCC, Value, Value))	extractor(icmp, 7)
		9: (IntCC, Value, Value)	match_some(8)
		10: IntCC	match_tuple(9, 0)
		11: Option(IntCC)	extractor(icmp_zero_cond_not_eq, 10)
		12: Value	match_tuple(9, 1)
		13: Option(Value)	constructor(zero_value, [12], 0)
		14: Value	match_tuple(9, 2)
		15: Reg	constructor(put_in_reg, [14], 1)
		16: VectorSize	constructor(vector_size, [5], 2)
		19: ValueRegs	constructor(value_reg, [45], 5)
		20: InstOutput	constructor(output, [19], 6)
		21: Option(InstOutput)	some(20)
		24: VecMisc2	make_variant(VecMisc2::Cmeq0, [])
		28: VecMisc2	make_variant(VecMisc2::Not, [])
		33: Type	const_prim(I8X16)
		34: WritableReg	constructor(temp_writable_reg, [33], 1)
		35: MInst	make_variant(MInst::VecMisc, [24, 34, 15, 16])
		36: Unit	constructor(emit, [35], 2)
		37: Reg	constructor(writable_reg_to_reg, [34], 0)
		41: Type	const_prim(I8X16)
		42: WritableReg	constructor(temp_writable_reg, [41], 1)
		43: MInst	make_variant(MInst::VecMisc, [28, 42, 37, 16])
		44: Unit	constructor(emit, [43], 2)
		45: Reg	constructor(writable_reg_to_reg, [42], 0)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
		11:	some
		13:	some
	]
	result = 21
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1891
		../../codegen/src/isa/aarch64/inst.isle line 3398
		../../codegen/src/isa/aarch64/inst.isle line 2142
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option((u32, u32))	extractor(multi_lane, 5)
		7: Inst	match_tuple(4, 1)
		8: Option((IntCC, Value, Value))	extractor(icmp, 7)
		9: (IntCC, Value, Value)	match_some(8)
		10: Value	match_tuple(9, 2)
		11: Option(Value)	constructor(zero_value, [10], 0)
		12: IntCC	match_tuple(9, 0)
		13: Option(IntCC)	extractor(icmp_zero_cond, 12)
		14: Value	match_tuple(9, 1)
		15: Reg	constructor(put_in_reg, [14], 1)
		16: VectorSize	constructor(vector_size, [5], 2)
		17: IntCC	match_some(13)
		19: ValueRegs	constructor(value_reg, [34], 4)
		20: InstOutput	constructor(output, [19], 5)
		21: Option(InstOutput)	some(20)
		25: VecMisc2	constructor(int_cc_cmp_zero_to_vec_misc_op, [17], 1)
		30: Type	const_prim(I8X16)
		31: WritableReg	constructor(temp_writable_reg, [30], 1)
		32: MInst	make_variant(MInst::VecMisc, [25, 31, 15, 16])
		33: Unit	constructor(emit, [32], 2)
		34: Reg	constructor(writable_reg_to_reg, [31], 0)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
		11:	some
		13:	some
	]
	result = 21
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1885
		../../codegen/src/isa/aarch64/inst.isle line 3408
		../../codegen/src/isa/aarch64/inst.isle line 2686
		../../codegen/src/isa/aarch64/inst.isle line 2142
		../../codegen/src/isa/aarch64/inst.isle line 2142
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option((u32, u32))	extractor(multi_lane, 5)
		7: Inst	match_tuple(4, 1)
		8: Option((IntCC, Value, Value))	extractor(icmp, 7)
		9: (IntCC, Value, Value)	match_some(8)
		10: IntCC	match_tuple(9, 0)
		11: Option(IntCC)	extractor(icmp_zero_cond_not_eq, 10)
		12: Value	match_tuple(9, 2)
		13: Option(Value)	constructor(zero_value, [12], 0)
		14: Value	match_tuple(9, 1)
		15: Reg	constructor(put_in_reg, [14], 1)
		16: VectorSize	constructor(vector_size, [5], 2)
		19: ValueRegs	constructor(value_reg, [45], 5)
		20: InstOutput	constructor(output, [19], 6)
		21: Option(InstOutput)	some(20)
		24: VecMisc2	make_variant(VecMisc2::Cmeq0, [])
		28: VecMisc2	make_variant(VecMisc2::Not, [])
		33: Type	const_prim(I8X16)
		34: WritableReg	constructor(temp_writable_reg, [33], 1)
		35: MInst	make_variant(MInst::VecMisc, [24, 34, 15, 16])
		36: Unit	constructor(emit, [35], 2)
		37: Reg	constructor(writable_reg_to_reg, [34], 0)
		41: Type	const_prim(I8X16)
		42: WritableReg	constructor(temp_writable_reg, [41], 1)
		43: MInst	make_variant(MInst::VecMisc, [28, 42, 37, 16])
		44: Unit	constructor(emit, [43], 2)
		45: Reg	constructor(writable_reg_to_reg, [42], 0)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
		11:	some
		13:	some
	]
	result = 21
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1879
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Inst	match_tuple(4, 1)
		6: Option((FloatCC, Value, Value))	extractor(fcmp, 5)
		7: (FloatCC, Value, Value)	match_some(6)
		8: Value	match_tuple(7, 1)
		9: Type	extractor(value_type, 8)
		10: Option(Type)	constructor(ty_vector_float, [9], 0)
		11: Reg	constructor(put_in_reg, [8], 1)
		12: Value	match_tuple(7, 2)
		13: Reg	constructor(put_in_reg, [12], 2)
		14: FloatCC	match_tuple(7, 0)
		15: Cond	constructor(fp_cond_code, [14], 3)
		16: Reg	constructor(vec_cmp, [11, 13, 9, 15], 4)
		18: Option(InstOutput)	some(21)
		20: ValueRegs	constructor(value_reg, [16], 1)
		21: InstOutput	constructor(output, [20], 2)
	]
	constraints = [
		3:	some
		6:	some
		10:	some
	]
	result = 18
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1874
		../../codegen/src/isa/aarch64/inst.isle line 1955
		../../codegen/src/isa/aarch64/inst.isle line 2098
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Inst	match_tuple(4, 1)
		6: Option((FloatCC, Value, Value))	extractor(fcmp, 5)
		7: (FloatCC, Value, Value)	match_some(6)
		8: Value	match_tuple(7, 1)
		9: Type	extractor(value_type, 8)
		10: Option(Type)	extractor(ty_scalar_float, 9)
		11: Type	match_some(10)
		12: ScalarSize	constructor(scalar_size, [11], 1)
		13: Reg	constructor(put_in_reg, [8], 2)
		14: Value	match_tuple(7, 2)
		15: Reg	constructor(put_in_reg, [14], 3)
		17: FloatCC	match_tuple(7, 0)
		18: Cond	constructor(fp_cond_code, [17], 5)
		20: ValueRegs	constructor(with_flags, [27, 33], 7)
		21: InstOutput	constructor(output, [20], 8)
		22: Option(InstOutput)	some(21)
		26: MInst	make_variant(MInst::FpuCmp, [12, 13, 15])
		27: ProducesFlags	make_variant(ProducesFlags::ProducesFlagsSideEffect, [26])
		29: Type	const_prim(I64)
		30: WritableReg	constructor(temp_writable_reg, [29], 1)
		31: MInst	make_variant(MInst::CSet, [30, 18])
		32: Reg	constructor(writable_reg_to_reg, [30], 0)
		33: ConsumesFlags	make_variant(ConsumesFlags::ConsumesFlagsReturnsReg, [31, 32])
	]
	constraints = [
		3:	some
		6:	some
		10:	some
	]
	result = 22
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1868
		../../codegen/src/isa/aarch64/inst.isle line 3373
		../../codegen/src/isa/aarch64/inst.isle line 2142
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option((u32, u32))	extractor(multi_lane, 5)
		7: Inst	match_tuple(4, 1)
		8: Option((FloatCC, Value, Value))	extractor(fcmp, 7)
		9: (FloatCC, Value, Value)	match_some(8)
		10: FloatCC	match_tuple(9, 0)
		11: Option(FloatCC)	extractor(fcmp_zero_cond, 10)
		12: Value	match_tuple(9, 1)
		13: Option(Value)	constructor(zero_value, [12], 0)
		14: Value	match_tuple(9, 2)
		15: Reg	constructor(put_in_reg, [14], 1)
		16: VectorSize	constructor(vector_size, [5], 2)
		17: FloatCC	match_some(11)
		19: ValueRegs	constructor(value_reg, [34], 4)
		20: InstOutput	constructor(output, [19], 5)
		21: Option(InstOutput)	some(20)
		25: VecMisc2	constructor(float_cc_cmp_zero_to_vec_misc_op_swap, [17], 1)
		30: Type	const_prim(I8X16)
		31: WritableReg	constructor(temp_writable_reg, [30], 1)
		32: MInst	make_variant(MInst::VecMisc, [25, 31, 15, 16])
		33: Unit	constructor(emit, [32], 2)
		34: Reg	constructor(writable_reg_to_reg, [31], 0)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
		11:	some
		13:	some
	]
	result = 21
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1862
		../../codegen/src/isa/aarch64/inst.isle line 3378
		../../codegen/src/isa/aarch64/inst.isle line 2686
		../../codegen/src/isa/aarch64/inst.isle line 2142
		../../codegen/src/isa/aarch64/inst.isle line 2142
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option((u32, u32))	extractor(multi_lane, 5)
		7: Inst	match_tuple(4, 1)
		8: Option((FloatCC, Value, Value))	extractor(fcmp, 7)
		9: (FloatCC, Value, Value)	match_some(8)
		10: FloatCC	match_tuple(9, 0)
		11: Option(FloatCC)	extractor(fcmp_zero_cond_not_eq, 10)
		12: Value	match_tuple(9, 1)
		13: Option(Value)	constructor(zero_value, [12], 0)
		14: Value	match_tuple(9, 2)
		15: Reg	constructor(put_in_reg, [14], 1)
		16: VectorSize	constructor(vector_size, [5], 2)
		19: ValueRegs	constructor(value_reg, [45], 5)
		20: InstOutput	constructor(output, [19], 6)
		21: Option(InstOutput)	some(20)
		24: VecMisc2	make_variant(VecMisc2::Fcmeq0, [])
		28: VecMisc2	make_variant(VecMisc2::Not, [])
		33: Type	const_prim(I8X16)
		34: WritableReg	constructor(temp_writable_reg, [33], 1)
		35: MInst	make_variant(MInst::VecMisc, [24, 34, 15, 16])
		36: Unit	constructor(emit, [35], 2)
		37: Reg	constructor(writable_reg_to_reg, [34], 0)
		41: Type	const_prim(I8X16)
		42: WritableReg	constructor(temp_writable_reg, [41], 1)
		43: MInst	make_variant(MInst::VecMisc, [28, 42, 37, 16])
		44: Unit	constructor(emit, [43], 2)
		45: Reg	constructor(writable_reg_to_reg, [42], 0)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
		11:	some
		13:	some
	]
	result = 21
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1856
		../../codegen/src/isa/aarch64/inst.isle line 3368
		../../codegen/src/isa/aarch64/inst.isle line 2142
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option((u32, u32))	extractor(multi_lane, 5)
		7: Inst	match_tuple(4, 1)
		8: Option((FloatCC, Value, Value))	extractor(fcmp, 7)
		9: (FloatCC, Value, Value)	match_some(8)
		10: Value	match_tuple(9, 2)
		11: Option(Value)	constructor(zero_value, [10], 0)
		12: FloatCC	match_tuple(9, 0)
		13: Option(FloatCC)	extractor(fcmp_zero_cond, 12)
		14: Value	match_tuple(9, 1)
		15: Reg	constructor(put_in_reg, [14], 1)
		16: VectorSize	constructor(vector_size, [5], 2)
		17: FloatCC	match_some(13)
		19: ValueRegs	constructor(value_reg, [34], 4)
		20: InstOutput	constructor(output, [19], 5)
		21: Option(InstOutput)	some(20)
		25: VecMisc2	constructor(float_cc_cmp_zero_to_vec_misc_op, [17], 1)
		30: Type	const_prim(I8X16)
		31: WritableReg	constructor(temp_writable_reg, [30], 1)
		32: MInst	make_variant(MInst::VecMisc, [25, 31, 15, 16])
		33: Unit	constructor(emit, [32], 2)
		34: Reg	constructor(writable_reg_to_reg, [31], 0)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
		11:	some
		13:	some
	]
	result = 21
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1850
		../../codegen/src/isa/aarch64/inst.isle line 3378
		../../codegen/src/isa/aarch64/inst.isle line 2686
		../../codegen/src/isa/aarch64/inst.isle line 2142
		../../codegen/src/isa/aarch64/inst.isle line 2142
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option((u32, u32))	extractor(multi_lane, 5)
		7: Inst	match_tuple(4, 1)
		8: Option((FloatCC, Value, Value))	extractor(fcmp, 7)
		9: (FloatCC, Value, Value)	match_some(8)
		10: FloatCC	match_tuple(9, 0)
		11: Option(FloatCC)	extractor(fcmp_zero_cond_not_eq, 10)
		12: Value	match_tuple(9, 2)
		13: Option(Value)	constructor(zero_value, [12], 0)
		14: Value	match_tuple(9, 1)
		15: Reg	constructor(put_in_reg, [14], 1)
		16: VectorSize	constructor(vector_size, [5], 2)
		19: ValueRegs	constructor(value_reg, [45], 5)
		20: InstOutput	constructor(output, [19], 6)
		21: Option(InstOutput)	some(20)
		24: VecMisc2	make_variant(VecMisc2::Fcmeq0, [])
		28: VecMisc2	make_variant(VecMisc2::Not, [])
		33: Type	const_prim(I8X16)
		34: WritableReg	constructor(temp_writable_reg, [33], 1)
		35: MInst	make_variant(MInst::VecMisc, [24, 34, 15, 16])
		36: Unit	constructor(emit, [35], 2)
		37: Reg	constructor(writable_reg_to_reg, [34], 0)
		41: Type	const_prim(I8X16)
		42: WritableReg	constructor(temp_writable_reg, [41], 1)
		43: MInst	make_variant(MInst::VecMisc, [28, 42, 37, 16])
		44: Unit	constructor(emit, [43], 2)
		45: Reg	constructor(writable_reg_to_reg, [42], 0)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
		11:	some
		13:	some
	]
	result = 21
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1844
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	constructor(ty_int_ref_scalar_64, [5], 0)
		7: Inst	match_tuple(4, 1)
		8: Option(Value)	extractor(ireduce, 7)
		9: Value	match_some(8)
		10: ValueRegs	constructor(put_in_regs, [9], 1)
		11: usize	const_int(0, usize)
		12: Reg	constructor(value_regs_get, [10, 11], 2)
		14: Option(InstOutput)	some(17)
		16: ValueRegs	constructor(value_reg, [12], 1)
		17: InstOutput	constructor(output, [16], 2)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
	]
	result = 14
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1836
		../../codegen/src/isa/aarch64/inst.isle line 2803
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 1914
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(ty_vec128, 5)
		7: Inst	match_tuple(4, 1)
		8: Option((Value, Value, Value))	extractor(bitselect, 7)
		9: (Value, Value, Value)	match_some(8)
		10: Value	match_tuple(9, 0)
		11: Reg	constructor(put_in_reg, [10], 1)
		12: Value	match_tuple(9, 1)
		13: Reg	constructor(put_in_reg, [12], 2)
		14: Value	match_tuple(9, 2)
		15: Reg	constructor(put_in_reg, [14], 3)
		16: Type	match_some(6)
		19: Option(InstOutput)	some(29)
		24: VectorSize	constructor(vector_size, [16], 1)
		25: VecALUModOp	make_variant(VecALUModOp::Bsl, [])
		28: ValueRegs	constructor(value_reg, [39], 1)
		29: InstOutput	constructor(output, [28], 2)
		35: Type	const_prim(I8X16)
		36: WritableReg	constructor(temp_writable_reg, [35], 1)
		37: MInst	make_variant(MInst::VecRRRMod, [25, 36, 11, 13, 15, 24])
		38: Unit	constructor(emit, [37], 2)
		39: Reg	constructor(writable_reg_to_reg, [36], 0)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
	]
	result = 19
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1830
		../../codegen/src/isa/aarch64/inst.isle line 2713
		../../codegen/src/isa/aarch64/inst.isle line 2731
		../../codegen/src/isa/aarch64/inst.isle line 2699
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 1892
		../../codegen/src/isa/aarch64/inst.isle line 1892
		../../codegen/src/isa/aarch64/inst.isle line 1892
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Inst	match_tuple(4, 1)
		6: Option((Value, Value, Value))	extractor(bitselect, 5)
		7: Type	match_tuple(4, 0)
		8: Option(Type)	constructor(ty_int_ref_scalar_64, [7], 0)
		9: (Value, Value, Value)	match_some(6)
		10: Value	match_tuple(9, 1)
		11: Reg	constructor(put_in_reg, [10], 1)
		12: Value	match_tuple(9, 0)
		13: Reg	constructor(put_in_reg, [12], 2)
		15: Value	match_tuple(9, 2)
		16: Reg	constructor(put_in_reg, [15], 4)
		17: Reg	constructor(put_in_reg, [12], 5)
		21: Option(InstOutput)	some(39)
		25: ALUOp	make_variant(ALUOp::And, [])
		30: ALUOp	make_variant(ALUOp::AndNot, [])
		35: ALUOp	make_variant(ALUOp::Orr, [])
		38: ValueRegs	constructor(value_reg, [69], 1)
		39: InstOutput	constructor(output, [38], 2)
		44: Type	const_prim(I64)
		45: WritableReg	constructor(temp_writable_reg, [44], 1)
		46: OperandSize	constructor(operand_size, [7], 2)
		47: MInst	make_variant(MInst::AluRRR, [25, 46, 45, 11, 13])
		48: Unit	constructor(emit, [47], 3)
		49: Reg	constructor(writable_reg_to_reg, [45], 0)
		54: Type	const_prim(I64)
		55: WritableReg	constructor(temp_writable_reg, [54], 1)
		56: OperandSize	constructor(operand_size, [7], 2)
		57: MInst	make_variant(MInst::AluRRR, [30, 56, 55, 16, 17])
		58: Unit	constructor(emit, [57], 3)
		59: Reg	constructor(writable_reg_to_reg, [55], 0)
		64: Type	const_prim(I64)
		65: WritableReg	constructor(temp_writable_reg, [64], 1)
		66: OperandSize	constructor(operand_size, [7], 2)
		67: MInst	make_variant(MInst::AluRRR, [35, 66, 65, 49, 59])
		68: Unit	constructor(emit, [67], 3)
		69: Reg	constructor(writable_reg_to_reg, [65], 0)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
	]
	result = 21
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1825
		../../codegen/src/isa/aarch64/inst.isle line 2798
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 2142
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option(Value)	extractor(popcnt, 6)
		8: Value	match_some(7)
		9: Reg	constructor(put_in_reg, [8], 1)
		10: VectorSize	make_variant(VectorSize::Size8x16, [])
		13: Option(InstOutput)	some(20)
		16: VecMisc2	make_variant(VecMisc2::Cnt, [])
		19: ValueRegs	constructor(value_reg, [28], 1)
		20: InstOutput	constructor(output, [19], 2)
		24: Type	const_prim(I8X16)
		25: WritableReg	constructor(temp_writable_reg, [24], 1)
		26: MInst	make_variant(MInst::VecMisc, [16, 25, 9, 10])
		27: Unit	constructor(emit, [26], 2)
		28: Reg	constructor(writable_reg_to_reg, [25], 0)
	]
	constraints = [
		3:	some
		5:	const_prim(I8X16)
		7:	some
	]
	result = 13
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1817
		../../codegen/src/isa/aarch64/inst.isle line 2264
		../../codegen/src/isa/aarch64/inst.isle line 2278
		../../codegen/src/isa/aarch64/inst.isle line 2798
		../../codegen/src/isa/aarch64/inst.isle line 2607
		../../codegen/src/isa/aarch64/inst.isle line 2292
		../../codegen/src/isa/aarch64/inst.isle line 2142
		../../codegen/src/isa/aarch64/inst.isle line 1961
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option(Value)	extractor(popcnt, 6)
		8: Value	match_some(7)
		9: ValueRegs	constructor(put_in_regs, [8], 1)
		10: usize	const_int(0, usize)
		11: Reg	constructor(value_regs_get, [9, 10], 2)
		12: ScalarSize	make_variant(ScalarSize::Size64, [])
		14: usize	const_int(1, usize)
		15: Reg	constructor(value_regs_get, [9, 14], 4)
		16: u8	const_int(1, u8)
		17: VectorSize	make_variant(VectorSize::Size64x2, [])
		19: VectorSize	make_variant(VectorSize::Size8x16, [])
		22: u8	const_int(0, u8)
		23: ScalarSize	make_variant(ScalarSize::Size8, [])
		25: Type	const_prim(I64)
		26: ImmExtend	make_variant(ImmExtend::Zero, [])
		27: u64	const_int(0, u64)
		28: Reg	constructor(imm, [25, 26, 27], 9)
		29: ValueRegs	constructor(value_regs, [63, 28], 10)
		30: InstOutput	constructor(output, [29], 11)
		31: Option(InstOutput)	some(30)
		34: Type	const_prim(I8X16)
		35: WritableReg	constructor(temp_writable_reg, [34], 1)
		36: MInst	make_variant(MInst::MovToFpu, [35, 11, 12])
		37: Unit	constructor(emit, [36], 2)
		38: Reg	constructor(writable_reg_to_reg, [35], 0)
		43: Type	const_prim(I8X16)
		44: WritableReg	constructor(temp_writable_reg, [43], 1)
		45: MInst	make_variant(MInst::MovToVec, [44, 38, 15, 16, 17])
		46: Unit	constructor(emit, [45], 2)
		47: Reg	constructor(writable_reg_to_reg, [44], 0)
		50: VecMisc2	make_variant(VecMisc2::Cnt, [])
		54: VecLanesOp	make_variant(VecLanesOp::Addv, [])
		59: Type	const_prim(I64)
		60: WritableReg	constructor(temp_writable_reg, [59], 1)
		61: MInst	make_variant(MInst::MovFromVec, [60, 79, 22, 23])
		62: Unit	constructor(emit, [61], 2)
		63: Reg	constructor(writable_reg_to_reg, [60], 0)
		67: Type	const_prim(I8X16)
		68: WritableReg	constructor(temp_writable_reg, [67], 1)
		69: MInst	make_variant(MInst::VecMisc, [50, 68, 47, 19])
		70: Unit	constructor(emit, [69], 2)
		71: Reg	constructor(writable_reg_to_reg, [68], 0)
		75: Type	const_prim(I8X16)
		76: WritableReg	constructor(temp_writable_reg, [75], 1)
		77: MInst	make_variant(MInst::VecLanes, [54, 76, 71, 19])
		78: Unit	constructor(emit, [77], 2)
		79: Reg	constructor(writable_reg_to_reg, [76], 0)
	]
	constraints = [
		3:	some
		5:	const_prim(I128)
		7:	some
	]
	result = 31
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1811
		../../codegen/src/isa/aarch64/inst.isle line 2264
		../../codegen/src/isa/aarch64/inst.isle line 2798
		../../codegen/src/isa/aarch64/inst.isle line 2607
		../../codegen/src/isa/aarch64/inst.isle line 2292
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 2142
		../../codegen/src/isa/aarch64/inst.isle line 1961
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option(Value)	extractor(popcnt, 6)
		8: Value	match_some(7)
		9: Reg	constructor(put_in_reg, [8], 1)
		10: ScalarSize	make_variant(ScalarSize::Size64, [])
		12: VectorSize	make_variant(VectorSize::Size8x8, [])
		15: u8	const_int(0, u8)
		16: ScalarSize	make_variant(ScalarSize::Size8, [])
		19: Option(InstOutput)	some(45)
		22: Type	const_prim(I8X16)
		23: WritableReg	constructor(temp_writable_reg, [22], 1)
		24: MInst	make_variant(MInst::MovToFpu, [23, 9, 10])
		25: Unit	constructor(emit, [24], 2)
		26: Reg	constructor(writable_reg_to_reg, [23], 0)
		29: VecMisc2	make_variant(VecMisc2::Cnt, [])
		33: VecLanesOp	make_variant(VecLanesOp::Addv, [])
		38: Type	const_prim(I64)
		39: WritableReg	constructor(temp_writable_reg, [38], 1)
		40: MInst	make_variant(MInst::MovFromVec, [39, 61, 15, 16])
		41: Unit	constructor(emit, [40], 2)
		42: Reg	constructor(writable_reg_to_reg, [39], 0)
		44: ValueRegs	constructor(value_reg, [42], 1)
		45: InstOutput	constructor(output, [44], 2)
		49: Type	const_prim(I8X16)
		50: WritableReg	constructor(temp_writable_reg, [49], 1)
		51: MInst	make_variant(MInst::VecMisc, [29, 50, 26, 12])
		52: Unit	constructor(emit, [51], 2)
		53: Reg	constructor(writable_reg_to_reg, [50], 0)
		57: Type	const_prim(I8X16)
		58: WritableReg	constructor(temp_writable_reg, [57], 1)
		59: MInst	make_variant(MInst::VecLanes, [33, 58, 53, 12])
		60: Unit	constructor(emit, [59], 2)
		61: Reg	constructor(writable_reg_to_reg, [58], 0)
	]
	constraints = [
		3:	some
		5:	const_prim(I64)
		7:	some
	]
	result = 19
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1805
		../../codegen/src/isa/aarch64/inst.isle line 2264
		../../codegen/src/isa/aarch64/inst.isle line 2798
		../../codegen/src/isa/aarch64/inst.isle line 2607
		../../codegen/src/isa/aarch64/inst.isle line 2292
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 2142
		../../codegen/src/isa/aarch64/inst.isle line 1961
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option(Value)	extractor(popcnt, 6)
		8: Value	match_some(7)
		9: Reg	constructor(put_in_reg, [8], 1)
		10: ScalarSize	make_variant(ScalarSize::Size32, [])
		12: VectorSize	make_variant(VectorSize::Size8x8, [])
		15: u8	const_int(0, u8)
		16: ScalarSize	make_variant(ScalarSize::Size8, [])
		19: Option(InstOutput)	some(45)
		22: Type	const_prim(I8X16)
		23: WritableReg	constructor(temp_writable_reg, [22], 1)
		24: MInst	make_variant(MInst::MovToFpu, [23, 9, 10])
		25: Unit	constructor(emit, [24], 2)
		26: Reg	constructor(writable_reg_to_reg, [23], 0)
		29: VecMisc2	make_variant(VecMisc2::Cnt, [])
		33: VecLanesOp	make_variant(VecLanesOp::Addv, [])
		38: Type	const_prim(I64)
		39: WritableReg	constructor(temp_writable_reg, [38], 1)
		40: MInst	make_variant(MInst::MovFromVec, [39, 61, 15, 16])
		41: Unit	constructor(emit, [40], 2)
		42: Reg	constructor(writable_reg_to_reg, [39], 0)
		44: ValueRegs	constructor(value_reg, [42], 1)
		45: InstOutput	constructor(output, [44], 2)
		49: Type	const_prim(I8X16)
		50: WritableReg	constructor(temp_writable_reg, [49], 1)
		51: MInst	make_variant(MInst::VecMisc, [29, 50, 26, 12])
		52: Unit	constructor(emit, [51], 2)
		53: Reg	constructor(writable_reg_to_reg, [50], 0)
		57: Type	const_prim(I8X16)
		58: WritableReg	constructor(temp_writable_reg, [57], 1)
		59: MInst	make_variant(MInst::VecLanes, [33, 58, 53, 12])
		60: Unit	constructor(emit, [59], 2)
		61: Reg	constructor(writable_reg_to_reg, [58], 0)
	]
	constraints = [
		3:	some
		5:	const_prim(I32)
		7:	some
	]
	result = 19
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1799
		../../codegen/src/isa/aarch64/inst.isle line 2264
		../../codegen/src/isa/aarch64/inst.isle line 2798
		../../codegen/src/isa/aarch64/inst.isle line 2588
		../../codegen/src/isa/aarch64/inst.isle line 2292
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 2142
		../../codegen/src/isa/aarch64/inst.isle line 1899
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option(Value)	extractor(popcnt, 6)
		8: Value	match_some(7)
		9: Reg	constructor(put_in_reg, [8], 1)
		10: ScalarSize	make_variant(ScalarSize::Size32, [])
		12: VectorSize	make_variant(VectorSize::Size8x8, [])
		15: u8	const_int(0, u8)
		16: ScalarSize	make_variant(ScalarSize::Size8, [])
		19: Option(InstOutput)	some(46)
		22: Type	const_prim(I8X16)
		23: WritableReg	constructor(temp_writable_reg, [22], 1)
		24: MInst	make_variant(MInst::MovToFpu, [23, 9, 10])
		25: Unit	constructor(emit, [24], 2)
		26: Reg	constructor(writable_reg_to_reg, [23], 0)
		29: VecMisc2	make_variant(VecMisc2::Cnt, [])
		34: VecALUOp	make_variant(VecALUOp::Addp, [])
		39: Type	const_prim(I64)
		40: WritableReg	constructor(temp_writable_reg, [39], 1)
		41: MInst	make_variant(MInst::MovFromVec, [40, 63, 15, 16])
		42: Unit	constructor(emit, [41], 2)
		43: Reg	constructor(writable_reg_to_reg, [40], 0)
		45: ValueRegs	constructor(value_reg, [43], 1)
		46: InstOutput	constructor(output, [45], 2)
		50: Type	const_prim(I8X16)
		51: WritableReg	constructor(temp_writable_reg, [50], 1)
		52: MInst	make_variant(MInst::VecMisc, [29, 51, 26, 12])
		53: Unit	constructor(emit, [52], 2)
		54: Reg	constructor(writable_reg_to_reg, [51], 0)
		59: Type	const_prim(I8X16)
		60: WritableReg	constructor(temp_writable_reg, [59], 1)
		61: MInst	make_variant(MInst::VecRRR, [34, 60, 54, 54, 12])
		62: Unit	constructor(emit, [61], 2)
		63: Reg	constructor(writable_reg_to_reg, [60], 0)
	]
	constraints = [
		3:	some
		5:	const_prim(I16)
		7:	some
	]
	result = 19
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1793
		../../codegen/src/isa/aarch64/inst.isle line 2264
		../../codegen/src/isa/aarch64/inst.isle line 2798
		../../codegen/src/isa/aarch64/inst.isle line 2292
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 2142
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option(Value)	extractor(popcnt, 6)
		8: Value	match_some(7)
		9: Reg	constructor(put_in_reg, [8], 1)
		10: ScalarSize	make_variant(ScalarSize::Size32, [])
		12: VectorSize	make_variant(VectorSize::Size8x8, [])
		14: u8	const_int(0, u8)
		15: ScalarSize	make_variant(ScalarSize::Size8, [])
		18: Option(InstOutput)	some(40)
		21: Type	const_prim(I8X16)
		22: WritableReg	constructor(temp_writable_reg, [21], 1)
		23: MInst	make_variant(MInst::MovToFpu, [22, 9, 10])
		24: Unit	constructor(emit, [23], 2)
		25: Reg	constructor(writable_reg_to_reg, [22], 0)
		28: VecMisc2	make_variant(VecMisc2::Cnt, [])
		33: Type	const_prim(I64)
		34: WritableReg	constructor(temp_writable_reg, [33], 1)
		35: MInst	make_variant(MInst::MovFromVec, [34, 48, 14, 15])
		36: Unit	constructor(emit, [35], 2)
		37: Reg	constructor(writable_reg_to_reg, [34], 0)
		39: ValueRegs	constructor(value_reg, [37], 1)
		40: InstOutput	constructor(output, [39], 2)
		44: Type	const_prim(I8X16)
		45: WritableReg	constructor(temp_writable_reg, [44], 1)
		46: MInst	make_variant(MInst::VecMisc, [28, 45, 25, 12])
		47: Unit	constructor(emit, [46], 2)
		48: Reg	constructor(writable_reg_to_reg, [45], 0)
	]
	constraints = [
		3:	some
		5:	const_prim(I8)
		7:	some
	]
	result = 18
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1771
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Inst	match_tuple(4, 1)
		6: Option(Value)	extractor(bmask, 5)
		7: Value	match_some(6)
		8: ValueRegs	constructor(put_in_regs, [7], 1)
		9: Type	match_tuple(4, 0)
		10: Type	extractor(value_type, 7)
		11: ValueRegs	constructor(lower_bmask, [9, 10, 8], 2)
		12: InstOutput	constructor(output, [11], 3)
		13: Option(InstOutput)	some(12)
	]
	constraints = [
		3:	some
		6:	some
	]
	result = 13
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1763
		../../codegen/src/isa/aarch64/inst.isle line 2788
		../../codegen/src/isa/aarch64/inst.isle line 2788
		../../codegen/src/isa/aarch64/inst.isle line 2066
		../../codegen/src/isa/aarch64/inst.isle line 2066
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option(Value)	extractor(bswap, 6)
		8: Value	match_some(7)
		9: ValueRegs	constructor(put_in_regs, [8], 1)
		10: usize	const_int(1, usize)
		11: Reg	constructor(value_regs_get, [9, 10], 2)
		12: Type	const_prim(I64)
		14: ValueRegs	constructor(put_in_regs, [8], 4)
		15: usize	const_int(0, usize)
		16: Reg	constructor(value_regs_get, [14, 15], 5)
		18: ValueRegs	constructor(value_regs, [37, 46], 7)
		19: InstOutput	constructor(output, [18], 8)
		20: Option(InstOutput)	some(19)
		23: BitOp	make_variant(BitOp::Rev64, [])
		27: BitOp	make_variant(BitOp::Rev64, [])
		32: Type	const_prim(I64)
		33: WritableReg	constructor(temp_writable_reg, [32], 1)
		34: OperandSize	constructor(operand_size, [12], 2)
		35: MInst	make_variant(MInst::BitRR, [23, 34, 33, 11])
		36: Unit	constructor(emit, [35], 3)
		37: Reg	constructor(writable_reg_to_reg, [33], 0)
		41: Type	const_prim(I64)
		42: WritableReg	constructor(temp_writable_reg, [41], 1)
		43: OperandSize	constructor(operand_size, [12], 2)
		44: MInst	make_variant(MInst::BitRR, [27, 43, 42, 16])
		45: Unit	constructor(emit, [44], 3)
		46: Reg	constructor(writable_reg_to_reg, [42], 0)
	]
	constraints = [
		3:	some
		5:	const_prim(I128)
		7:	some
	]
	result = 20
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1760
		../../codegen/src/isa/aarch64/inst.isle line 2788
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 2066
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option(Value)	extractor(bswap, 6)
		8: Value	match_some(7)
		9: Reg	constructor(put_in_reg, [8], 1)
		10: Type	const_prim(I64)
		13: Option(InstOutput)	some(20)
		16: BitOp	make_variant(BitOp::Rev64, [])
		19: ValueRegs	constructor(value_reg, [29], 1)
		20: InstOutput	constructor(output, [19], 2)
		24: Type	const_prim(I64)
		25: WritableReg	constructor(temp_writable_reg, [24], 1)
		26: OperandSize	constructor(operand_size, [10], 2)
		27: MInst	make_variant(MInst::BitRR, [16, 26, 25, 9])
		28: Unit	constructor(emit, [27], 3)
		29: Reg	constructor(writable_reg_to_reg, [25], 0)
	]
	constraints = [
		3:	some
		5:	const_prim(I64)
		7:	some
	]
	result = 13
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1757
		../../codegen/src/isa/aarch64/inst.isle line 2785
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 2066
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option(Value)	extractor(bswap, 6)
		8: Value	match_some(7)
		9: Reg	constructor(put_in_reg, [8], 1)
		10: Type	const_prim(I32)
		13: Option(InstOutput)	some(20)
		16: BitOp	make_variant(BitOp::Rev32, [])
		19: ValueRegs	constructor(value_reg, [29], 1)
		20: InstOutput	constructor(output, [19], 2)
		24: Type	const_prim(I64)
		25: WritableReg	constructor(temp_writable_reg, [24], 1)
		26: OperandSize	constructor(operand_size, [10], 2)
		27: MInst	make_variant(MInst::BitRR, [16, 26, 25, 9])
		28: Unit	constructor(emit, [27], 3)
		29: Reg	constructor(writable_reg_to_reg, [25], 0)
	]
	constraints = [
		3:	some
		5:	const_prim(I32)
		7:	some
	]
	result = 13
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1754
		../../codegen/src/isa/aarch64/inst.isle line 2782
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 2066
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option(Value)	extractor(bswap, 6)
		8: Value	match_some(7)
		9: Reg	constructor(put_in_reg, [8], 1)
		10: Type	const_prim(I16)
		13: Option(InstOutput)	some(20)
		16: BitOp	make_variant(BitOp::Rev16, [])
		19: ValueRegs	constructor(value_reg, [29], 1)
		20: InstOutput	constructor(output, [19], 2)
		24: Type	const_prim(I64)
		25: WritableReg	constructor(temp_writable_reg, [24], 1)
		26: OperandSize	constructor(operand_size, [10], 2)
		27: MInst	make_variant(MInst::BitRR, [16, 26, 25, 9])
		28: Unit	constructor(emit, [27], 3)
		29: Reg	constructor(writable_reg_to_reg, [25], 0)
	]
	constraints = [
		3:	some
		5:	const_prim(I16)
		7:	some
	]
	result = 13
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1749
		../../codegen/src/isa/aarch64/inst.isle line 2777
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 2066
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Inst	match_tuple(4, 1)
		6: Option(Value)	extractor(cls, 5)
		7: Value	match_some(6)
		8: Reg	constructor(put_in_reg, [7], 1)
		9: Type	match_tuple(4, 0)
		12: Option(InstOutput)	some(19)
		15: BitOp	make_variant(BitOp::Cls, [])
		18: ValueRegs	constructor(value_reg, [28], 1)
		19: InstOutput	constructor(output, [18], 2)
		23: Type	const_prim(I64)
		24: WritableReg	constructor(temp_writable_reg, [23], 1)
		25: OperandSize	constructor(operand_size, [9], 2)
		26: MInst	make_variant(MInst::BitRR, [15, 25, 24, 8])
		27: Unit	constructor(emit, [26], 3)
		28: Reg	constructor(writable_reg_to_reg, [24], 0)
	]
	constraints = [
		3:	some
		6:	some
	]
	result = 12
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1735
		../../codegen/src/isa/aarch64/inst.isle line 2777
		../../codegen/src/isa/aarch64/inst.isle line 2777
		../../codegen/src/isa/aarch64/inst.isle line 2793
		../../codegen/src/isa/aarch64/inst.isle line 2667
		../../codegen/src/isa/aarch64/inst.isle line 2480
		../../codegen/src/isa/aarch64/inst.isle line 2123
		../../codegen/src/isa/aarch64/inst.isle line 2369
		../../codegen/src/prelude_lower.isle line 568
		../../codegen/src/isa/aarch64/inst.isle line 2425
		../../codegen/src/isa/aarch64/inst.isle line 2066
		../../codegen/src/isa/aarch64/inst.isle line 2066
		../../codegen/src/isa/aarch64/inst.isle line 1892
		../../codegen/src/isa/aarch64/inst.isle line 1885
		../../codegen/src/isa/aarch64/inst.isle line 2043
		../../codegen/src/isa/aarch64/inst.isle line 2117
		../../codegen/src/isa/aarch64/inst.isle line 1892
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option(Value)	extractor(cls, 6)
		8: Value	match_some(7)
		9: ValueRegs	constructor(put_in_regs, [8], 1)
		10: usize	const_int(0, usize)
		11: Reg	constructor(value_regs_get, [9, 10], 2)
		12: usize	const_int(1, usize)
		13: Reg	constructor(value_regs_get, [9, 12], 3)
		14: Type	const_prim(I64)
		18: u8	const_int(63, u8)
		19: ImmShift	constructor(imm_shift_from_u8, [18], 7)
		22: Imm12	constructor(u8_into_imm12, [18], 10)
		24: Reg	constructor(zero_reg, [], 12)
		25: Cond	make_variant(Cond::Eq, [])
		29: ImmExtend	make_variant(ImmExtend::Zero, [])
		30: u64	const_int(0, u64)
		31: Reg	constructor(imm, [14, 29, 30], 16)
		32: ValueRegs	constructor(value_regs, [146, 31], 17)
		33: InstOutput	constructor(output, [32], 18)
		34: Option(InstOutput)	some(33)
		37: BitOp	make_variant(BitOp::Cls, [])
		41: BitOp	make_variant(BitOp::Cls, [])
		46: ALUOp	make_variant(ALUOp::EorNot, [])
		51: ALUOp	make_variant(ALUOp::Lsr, [])
		57: ALUOp3	make_variant(ALUOp3::MAdd, [])
		61: OperandSize	make_variant(OperandSize::Size64, [])
		66: Type	const_prim(I64)
		67: WritableReg	constructor(temp_writable_reg, [66], 1)
		68: MInst	make_variant(MInst::CSel, [67, 25, 129, 24])
		69: Reg	constructor(writable_reg_to_reg, [67], 0)
		70: ConsumesFlags	make_variant(ConsumesFlags::ConsumesFlagsReturnsReg, [68, 69])
		73: ValueRegs	constructor(with_flags, [136, 70], 1)
		74: usize	const_int(0, usize)
		75: Reg	constructor(value_regs_get, [73, 74], 2)
		79: ALUOp	make_variant(ALUOp::Add, [])
		84: Type	const_prim(I64)
		85: WritableReg	constructor(temp_writable_reg, [84], 1)
		86: OperandSize	constructor(operand_size, [14], 2)
		87: MInst	make_variant(MInst::BitRR, [37, 86, 85, 11])
		88: Unit	constructor(emit, [87], 3)
		89: Reg	constructor(writable_reg_to_reg, [85], 0)
		93: Type	const_prim(I64)
		94: WritableReg	constructor(temp_writable_reg, [93], 1)
		95: OperandSize	constructor(operand_size, [14], 2)
		96: MInst	make_variant(MInst::BitRR, [41, 95, 94, 13])
		97: Unit	constructor(emit, [96], 3)
		98: Reg	constructor(writable_reg_to_reg, [94], 0)
		103: Type	const_prim(I64)
		104: WritableReg	constructor(temp_writable_reg, [103], 1)
		105: OperandSize	constructor(operand_size, [14], 2)
		106: MInst	make_variant(MInst::AluRRR, [46, 105, 104, 13, 11])
		107: Unit	constructor(emit, [106], 3)
		108: Reg	constructor(writable_reg_to_reg, [104], 0)
		113: Type	const_prim(I64)
		114: WritableReg	constructor(temp_writable_reg, [113], 1)
		115: OperandSize	constructor(operand_size, [14], 2)
		116: MInst	make_variant(MInst::AluRRImmShift, [51, 115, 114, 108, 19])
		117: Unit	constructor(emit, [116], 3)
		118: Reg	constructor(writable_reg_to_reg, [114], 0)
		124: Type	const_prim(I64)
		125: WritableReg	constructor(temp_writable_reg, [124], 1)
		126: OperandSize	constructor(operand_size, [14], 2)
		127: MInst	make_variant(MInst::AluRRRR, [57, 126, 125, 89, 118, 118])
		128: Unit	constructor(emit, [127], 3)
		129: Reg	constructor(writable_reg_to_reg, [125], 0)
		133: WritableReg	constructor(writable_zero_reg, [], 1)
		134: ALUOp	make_variant(ALUOp::SubS, [])
		135: MInst	make_variant(MInst::AluRRImm12, [134, 61, 133, 98, 22])
		136: ProducesFlags	make_variant(ProducesFlags::ProducesFlagsSideEffect, [135])
		141: Type	const_prim(I64)
		142: WritableReg	constructor(temp_writable_reg, [141], 1)
		143: OperandSize	constructor(operand_size, [14], 2)
		144: MInst	make_variant(MInst::AluRRR, [79, 143, 142, 75, 98])
		145: Unit	constructor(emit, [144], 3)
		146: Reg	constructor(writable_reg_to_reg, [142], 0)
	]
	constraints = [
		3:	some
		5:	const_prim(I128)
		7:	some
	]
	result = 34
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1723
		../../codegen/src/isa/aarch64/inst.isle line 2777
		../../codegen/src/isa/aarch64/inst.isle line 2448
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 2066
		../../codegen/src/isa/aarch64/inst.isle line 1996
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option(Value)	extractor(cls, 6)
		8: Value	match_some(7)
		9: Reg	constructor(put_in_reg_sext32, [8], 1)
		10: Type	const_prim(I32)
		12: u8	const_int(16, u8)
		13: Imm12	constructor(u8_into_imm12, [12], 3)
		16: Option(InstOutput)	some(28)
		19: BitOp	make_variant(BitOp::Cls, [])
		24: ALUOp	make_variant(ALUOp::Sub, [])
		27: ValueRegs	constructor(value_reg, [47], 1)
		28: InstOutput	constructor(output, [27], 2)
		32: Type	const_prim(I64)
		33: WritableReg	constructor(temp_writable_reg, [32], 1)
		34: OperandSize	constructor(operand_size, [10], 2)
		35: MInst	make_variant(MInst::BitRR, [19, 34, 33, 9])
		36: Unit	constructor(emit, [35], 3)
		37: Reg	constructor(writable_reg_to_reg, [33], 0)
		42: Type	const_prim(I64)
		43: WritableReg	constructor(temp_writable_reg, [42], 1)
		44: OperandSize	constructor(operand_size, [10], 2)
		45: MInst	make_variant(MInst::AluRRImm12, [24, 44, 43, 37, 13])
		46: Unit	constructor(emit, [45], 3)
		47: Reg	constructor(writable_reg_to_reg, [43], 0)
	]
	constraints = [
		3:	some
		5:	const_prim(I16)
		7:	some
	]
	result = 16
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1720
		../../codegen/src/isa/aarch64/inst.isle line 2777
		../../codegen/src/isa/aarch64/inst.isle line 2448
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 2066
		../../codegen/src/isa/aarch64/inst.isle line 1996
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option(Value)	extractor(cls, 6)
		8: Value	match_some(7)
		9: Reg	constructor(put_in_reg_sext32, [8], 1)
		10: Type	const_prim(I32)
		12: u8	const_int(24, u8)
		13: Imm12	constructor(u8_into_imm12, [12], 3)
		16: Option(InstOutput)	some(28)
		19: BitOp	make_variant(BitOp::Cls, [])
		24: ALUOp	make_variant(ALUOp::Sub, [])
		27: ValueRegs	constructor(value_reg, [47], 1)
		28: InstOutput	constructor(output, [27], 2)
		32: Type	const_prim(I64)
		33: WritableReg	constructor(temp_writable_reg, [32], 1)
		34: OperandSize	constructor(operand_size, [10], 2)
		35: MInst	make_variant(MInst::BitRR, [19, 34, 33, 9])
		36: Unit	constructor(emit, [35], 3)
		37: Reg	constructor(writable_reg_to_reg, [33], 0)
		42: Type	const_prim(I64)
		43: WritableReg	constructor(temp_writable_reg, [42], 1)
		44: OperandSize	constructor(operand_size, [10], 2)
		45: MInst	make_variant(MInst::AluRRImm12, [24, 44, 43, 37, 13])
		46: Unit	constructor(emit, [45], 3)
		47: Reg	constructor(writable_reg_to_reg, [43], 0)
	]
	constraints = [
		3:	some
		5:	const_prim(I8)
		7:	some
	]
	result = 16
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1715
		../../codegen/src/isa/aarch64/inst.isle line 2767
		../../codegen/src/isa/aarch64/inst.isle line 2772
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 2066
		../../codegen/src/isa/aarch64/inst.isle line 2066
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Inst	match_tuple(4, 1)
		6: Option(Value)	extractor(ctz, 5)
		7: Value	match_some(6)
		8: Reg	constructor(put_in_reg, [7], 1)
		9: Type	match_tuple(4, 0)
		13: Option(InstOutput)	some(24)
		16: BitOp	make_variant(BitOp::RBit, [])
		20: BitOp	make_variant(BitOp::Clz, [])
		23: ValueRegs	constructor(value_reg, [42], 1)
		24: InstOutput	constructor(output, [23], 2)
		28: Type	const_prim(I64)
		29: WritableReg	constructor(temp_writable_reg, [28], 1)
		30: OperandSize	constructor(operand_size, [9], 2)
		31: MInst	make_variant(MInst::BitRR, [16, 30, 29, 8])
		32: Unit	constructor(emit, [31], 3)
		33: Reg	constructor(writable_reg_to_reg, [29], 0)
		37: Type	const_prim(I64)
		38: WritableReg	constructor(temp_writable_reg, [37], 1)
		39: OperandSize	constructor(operand_size, [9], 2)
		40: MInst	make_variant(MInst::BitRR, [20, 39, 38, 33])
		41: Unit	constructor(emit, [40], 3)
		42: Reg	constructor(writable_reg_to_reg, [38], 0)
	]
	constraints = [
		3:	some
		6:	some
	]
	result = 13
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1709
		../../codegen/src/isa/aarch64/inst.isle line 2767
		../../codegen/src/isa/aarch64/inst.isle line 2767
		../../codegen/src/isa/aarch64/lower.isle line 1691
		../../codegen/src/isa/aarch64/inst.isle line 2066
		../../codegen/src/isa/aarch64/inst.isle line 2066
		../../codegen/src/isa/aarch64/inst.isle line 2772
		../../codegen/src/isa/aarch64/inst.isle line 2772
		../../codegen/src/isa/aarch64/inst.isle line 2667
		../../codegen/src/isa/aarch64/inst.isle line 2480
		../../codegen/src/isa/aarch64/inst.isle line 2066
		../../codegen/src/isa/aarch64/inst.isle line 2066
		../../codegen/src/isa/aarch64/inst.isle line 1885
		../../codegen/src/isa/aarch64/inst.isle line 2043
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option(Value)	extractor(ctz, 6)
		8: Value	match_some(7)
		9: ValueRegs	constructor(put_in_regs, [8], 1)
		10: usize	const_int(0, usize)
		11: Reg	constructor(value_regs_get, [9, 10], 2)
		12: Type	const_prim(I64)
		14: usize	const_int(1, usize)
		15: Reg	constructor(value_regs_get, [9, 14], 4)
		17: ValueRegs	constructor(value_regs, [62, 53], 6)
		19: InstOutput	constructor(output, [44], 8)
		20: Option(InstOutput)	some(19)
		23: BitOp	make_variant(BitOp::RBit, [])
		27: BitOp	make_variant(BitOp::RBit, [])
		30: usize	const_int(1, usize)
		31: Reg	constructor(value_regs_get, [17, 30], 1)
		32: Type	const_prim(I64)
		34: usize	const_int(0, usize)
		35: Reg	constructor(value_regs_get, [17, 34], 3)
		37: u8	const_int(6, u8)
		38: ImmShift	constructor(imm_shift_from_u8, [37], 5)
		41: ImmExtend	make_variant(ImmExtend::Zero, [])
		42: u64	const_int(0, u64)
		43: Reg	constructor(imm, [32, 41, 42], 8)
		44: ValueRegs	constructor(value_regs, [120, 43], 9)
		48: Type	const_prim(I64)
		49: WritableReg	constructor(temp_writable_reg, [48], 1)
		50: OperandSize	constructor(operand_size, [12], 2)
		51: MInst	make_variant(MInst::BitRR, [23, 50, 49, 11])
		52: Unit	constructor(emit, [51], 3)
		53: Reg	constructor(writable_reg_to_reg, [49], 0)
		57: Type	const_prim(I64)
		58: WritableReg	constructor(temp_writable_reg, [57], 1)
		59: OperandSize	constructor(operand_size, [12], 2)
		60: MInst	make_variant(MInst::BitRR, [27, 59, 58, 15])
		61: Unit	constructor(emit, [60], 3)
		62: Reg	constructor(writable_reg_to_reg, [58], 0)
		65: BitOp	make_variant(BitOp::Clz, [])
		69: BitOp	make_variant(BitOp::Clz, [])
		74: ALUOp	make_variant(ALUOp::Lsr, [])
		80: ALUOp3	make_variant(ALUOp3::MAdd, [])
		85: Type	const_prim(I64)
		86: WritableReg	constructor(temp_writable_reg, [85], 1)
		87: OperandSize	constructor(operand_size, [32], 2)
		88: MInst	make_variant(MInst::BitRR, [65, 87, 86, 31])
		89: Unit	constructor(emit, [88], 3)
		90: Reg	constructor(writable_reg_to_reg, [86], 0)
		94: Type	const_prim(I64)
		95: WritableReg	constructor(temp_writable_reg, [94], 1)
		96: OperandSize	constructor(operand_size, [32], 2)
		97: MInst	make_variant(MInst::BitRR, [69, 96, 95, 35])
		98: Unit	constructor(emit, [97], 3)
		99: Reg	constructor(writable_reg_to_reg, [95], 0)
		104: Type	const_prim(I64)
		105: WritableReg	constructor(temp_writable_reg, [104], 1)
		106: OperandSize	constructor(operand_size, [32], 2)
		107: MInst	make_variant(MInst::AluRRImmShift, [74, 106, 105, 90, 38])
		108: Unit	constructor(emit, [107], 3)
		109: Reg	constructor(writable_reg_to_reg, [105], 0)
		115: Type	const_prim(I64)
		116: WritableReg	constructor(temp_writable_reg, [115], 1)
		117: OperandSize	constructor(operand_size, [32], 2)
		118: MInst	make_variant(MInst::AluRRRR, [80, 117, 116, 99, 109, 90])
		119: Unit	constructor(emit, [118], 3)
		120: Reg	constructor(writable_reg_to_reg, [116], 0)
	]
	constraints = [
		3:	some
		5:	const_prim(I128)
		7:	some
	]
	result = 20
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1706
		../../codegen/src/isa/aarch64/inst.isle line 2767
		../../codegen/src/isa/aarch64/inst.isle line 2702
		../../codegen/src/isa/aarch64/inst.isle line 2772
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 2066
		../../codegen/src/isa/aarch64/inst.isle line 1878
		../../codegen/src/isa/aarch64/inst.isle line 2066
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option(Value)	extractor(ctz, 6)
		8: Value	match_some(7)
		9: Reg	constructor(put_in_reg, [8], 1)
		10: Type	const_prim(I32)
		12: u64	const_int(32768, u64)
		13: ImmLogic	constructor(u64_into_imm_logic, [10, 12], 3)
		17: Option(InstOutput)	some(33)
		20: BitOp	make_variant(BitOp::RBit, [])
		25: ALUOp	make_variant(ALUOp::Orr, [])
		29: BitOp	make_variant(BitOp::Clz, [])
		32: ValueRegs	constructor(value_reg, [61], 1)
		33: InstOutput	constructor(output, [32], 2)
		37: Type	const_prim(I64)
		38: WritableReg	constructor(temp_writable_reg, [37], 1)
		39: OperandSize	constructor(operand_size, [10], 2)
		40: MInst	make_variant(MInst::BitRR, [20, 39, 38, 9])
		41: Unit	constructor(emit, [40], 3)
		42: Reg	constructor(writable_reg_to_reg, [38], 0)
		47: Type	const_prim(I64)
		48: WritableReg	constructor(temp_writable_reg, [47], 1)
		49: OperandSize	constructor(operand_size, [10], 2)
		50: MInst	make_variant(MInst::AluRRImmLogic, [25, 49, 48, 42, 13])
		51: Unit	constructor(emit, [50], 3)
		52: Reg	constructor(writable_reg_to_reg, [48], 0)
		56: Type	const_prim(I64)
		57: WritableReg	constructor(temp_writable_reg, [56], 1)
		58: OperandSize	constructor(operand_size, [10], 2)
		59: MInst	make_variant(MInst::BitRR, [29, 58, 57, 52])
		60: Unit	constructor(emit, [59], 3)
		61: Reg	constructor(writable_reg_to_reg, [57], 0)
	]
	constraints = [
		3:	some
		5:	const_prim(I16)
		7:	some
	]
	result = 17
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1703
		../../codegen/src/isa/aarch64/inst.isle line 2767
		../../codegen/src/isa/aarch64/inst.isle line 2702
		../../codegen/src/isa/aarch64/inst.isle line 2772
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 2066
		../../codegen/src/isa/aarch64/inst.isle line 1878
		../../codegen/src/isa/aarch64/inst.isle line 2066
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option(Value)	extractor(ctz, 6)
		8: Value	match_some(7)
		9: Reg	constructor(put_in_reg, [8], 1)
		10: Type	const_prim(I32)
		12: u64	const_int(8388608, u64)
		13: ImmLogic	constructor(u64_into_imm_logic, [10, 12], 3)
		17: Option(InstOutput)	some(33)
		20: BitOp	make_variant(BitOp::RBit, [])
		25: ALUOp	make_variant(ALUOp::Orr, [])
		29: BitOp	make_variant(BitOp::Clz, [])
		32: ValueRegs	constructor(value_reg, [61], 1)
		33: InstOutput	constructor(output, [32], 2)
		37: Type	const_prim(I64)
		38: WritableReg	constructor(temp_writable_reg, [37], 1)
		39: OperandSize	constructor(operand_size, [10], 2)
		40: MInst	make_variant(MInst::BitRR, [20, 39, 38, 9])
		41: Unit	constructor(emit, [40], 3)
		42: Reg	constructor(writable_reg_to_reg, [38], 0)
		47: Type	const_prim(I64)
		48: WritableReg	constructor(temp_writable_reg, [47], 1)
		49: OperandSize	constructor(operand_size, [10], 2)
		50: MInst	make_variant(MInst::AluRRImmLogic, [25, 49, 48, 42, 13])
		51: Unit	constructor(emit, [50], 3)
		52: Reg	constructor(writable_reg_to_reg, [48], 0)
		56: Type	const_prim(I64)
		57: WritableReg	constructor(temp_writable_reg, [56], 1)
		58: OperandSize	constructor(operand_size, [10], 2)
		59: MInst	make_variant(MInst::BitRR, [29, 58, 57, 52])
		60: Unit	constructor(emit, [59], 3)
		61: Reg	constructor(writable_reg_to_reg, [57], 0)
	]
	constraints = [
		3:	some
		5:	const_prim(I8)
		7:	some
	]
	result = 17
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1682
		../../codegen/src/isa/aarch64/inst.isle line 2772
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 2066
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Inst	match_tuple(4, 1)
		6: Option(Value)	extractor(clz, 5)
		7: Value	match_some(6)
		8: Reg	constructor(put_in_reg, [7], 1)
		9: Type	match_tuple(4, 0)
		12: Option(InstOutput)	some(19)
		15: BitOp	make_variant(BitOp::Clz, [])
		18: ValueRegs	constructor(value_reg, [28], 1)
		19: InstOutput	constructor(output, [18], 2)
		23: Type	const_prim(I64)
		24: WritableReg	constructor(temp_writable_reg, [23], 1)
		25: OperandSize	constructor(operand_size, [9], 2)
		26: MInst	make_variant(MInst::BitRR, [15, 25, 24, 8])
		27: Unit	constructor(emit, [26], 3)
		28: Reg	constructor(writable_reg_to_reg, [24], 0)
	]
	constraints = [
		3:	some
		6:	some
	]
	result = 12
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1679
		../../codegen/src/isa/aarch64/lower.isle line 1691
		../../codegen/src/isa/aarch64/inst.isle line 2772
		../../codegen/src/isa/aarch64/inst.isle line 2772
		../../codegen/src/isa/aarch64/inst.isle line 2667
		../../codegen/src/isa/aarch64/inst.isle line 2480
		../../codegen/src/isa/aarch64/inst.isle line 2066
		../../codegen/src/isa/aarch64/inst.isle line 2066
		../../codegen/src/isa/aarch64/inst.isle line 1885
		../../codegen/src/isa/aarch64/inst.isle line 2043
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option(Value)	extractor(clz, 6)
		8: Value	match_some(7)
		9: ValueRegs	constructor(put_in_regs, [8], 1)
		11: InstOutput	constructor(output, [28], 3)
		12: Option(InstOutput)	some(11)
		14: usize	const_int(1, usize)
		15: Reg	constructor(value_regs_get, [9, 14], 1)
		16: Type	const_prim(I64)
		18: usize	const_int(0, usize)
		19: Reg	constructor(value_regs_get, [9, 18], 3)
		21: u8	const_int(6, u8)
		22: ImmShift	constructor(imm_shift_from_u8, [21], 5)
		25: ImmExtend	make_variant(ImmExtend::Zero, [])
		26: u64	const_int(0, u64)
		27: Reg	constructor(imm, [16, 25, 26], 8)
		28: ValueRegs	constructor(value_regs, [86, 27], 9)
		31: BitOp	make_variant(BitOp::Clz, [])
		35: BitOp	make_variant(BitOp::Clz, [])
		40: ALUOp	make_variant(ALUOp::Lsr, [])
		46: ALUOp3	make_variant(ALUOp3::MAdd, [])
		51: Type	const_prim(I64)
		52: WritableReg	constructor(temp_writable_reg, [51], 1)
		53: OperandSize	constructor(operand_size, [16], 2)
		54: MInst	make_variant(MInst::BitRR, [31, 53, 52, 15])
		55: Unit	constructor(emit, [54], 3)
		56: Reg	constructor(writable_reg_to_reg, [52], 0)
		60: Type	const_prim(I64)
		61: WritableReg	constructor(temp_writable_reg, [60], 1)
		62: OperandSize	constructor(operand_size, [16], 2)
		63: MInst	make_variant(MInst::BitRR, [35, 62, 61, 19])
		64: Unit	constructor(emit, [63], 3)
		65: Reg	constructor(writable_reg_to_reg, [61], 0)
		70: Type	const_prim(I64)
		71: WritableReg	constructor(temp_writable_reg, [70], 1)
		72: OperandSize	constructor(operand_size, [16], 2)
		73: MInst	make_variant(MInst::AluRRImmShift, [40, 72, 71, 56, 22])
		74: Unit	constructor(emit, [73], 3)
		75: Reg	constructor(writable_reg_to_reg, [71], 0)
		81: Type	const_prim(I64)
		82: WritableReg	constructor(temp_writable_reg, [81], 1)
		83: OperandSize	constructor(operand_size, [16], 2)
		84: MInst	make_variant(MInst::AluRRRR, [46, 83, 82, 65, 75, 56])
		85: Unit	constructor(emit, [84], 3)
		86: Reg	constructor(writable_reg_to_reg, [82], 0)
	]
	constraints = [
		3:	some
		5:	const_prim(I128)
		7:	some
	]
	result = 12
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1676
		../../codegen/src/isa/aarch64/inst.isle line 2772
		../../codegen/src/isa/aarch64/inst.isle line 2448
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 2066
		../../codegen/src/isa/aarch64/inst.isle line 1996
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option(Value)	extractor(clz, 6)
		8: Value	match_some(7)
		9: Reg	constructor(put_in_reg_zext32, [8], 1)
		10: Type	const_prim(I32)
		12: u8	const_int(16, u8)
		13: Imm12	constructor(u8_into_imm12, [12], 3)
		16: Option(InstOutput)	some(28)
		19: BitOp	make_variant(BitOp::Clz, [])
		24: ALUOp	make_variant(ALUOp::Sub, [])
		27: ValueRegs	constructor(value_reg, [47], 1)
		28: InstOutput	constructor(output, [27], 2)
		32: Type	const_prim(I64)
		33: WritableReg	constructor(temp_writable_reg, [32], 1)
		34: OperandSize	constructor(operand_size, [10], 2)
		35: MInst	make_variant(MInst::BitRR, [19, 34, 33, 9])
		36: Unit	constructor(emit, [35], 3)
		37: Reg	constructor(writable_reg_to_reg, [33], 0)
		42: Type	const_prim(I64)
		43: WritableReg	constructor(temp_writable_reg, [42], 1)
		44: OperandSize	constructor(operand_size, [10], 2)
		45: MInst	make_variant(MInst::AluRRImm12, [24, 44, 43, 37, 13])
		46: Unit	constructor(emit, [45], 3)
		47: Reg	constructor(writable_reg_to_reg, [43], 0)
	]
	constraints = [
		3:	some
		5:	const_prim(I16)
		7:	some
	]
	result = 16
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1673
		../../codegen/src/isa/aarch64/inst.isle line 2772
		../../codegen/src/isa/aarch64/inst.isle line 2448
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 2066
		../../codegen/src/isa/aarch64/inst.isle line 1996
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option(Value)	extractor(clz, 6)
		8: Value	match_some(7)
		9: Reg	constructor(put_in_reg_zext32, [8], 1)
		10: Type	const_prim(I32)
		12: u8	const_int(24, u8)
		13: Imm12	constructor(u8_into_imm12, [12], 3)
		16: Option(InstOutput)	some(28)
		19: BitOp	make_variant(BitOp::Clz, [])
		24: ALUOp	make_variant(ALUOp::Sub, [])
		27: ValueRegs	constructor(value_reg, [47], 1)
		28: InstOutput	constructor(output, [27], 2)
		32: Type	const_prim(I64)
		33: WritableReg	constructor(temp_writable_reg, [32], 1)
		34: OperandSize	constructor(operand_size, [10], 2)
		35: MInst	make_variant(MInst::BitRR, [19, 34, 33, 9])
		36: Unit	constructor(emit, [35], 3)
		37: Reg	constructor(writable_reg_to_reg, [33], 0)
		42: Type	const_prim(I64)
		43: WritableReg	constructor(temp_writable_reg, [42], 1)
		44: OperandSize	constructor(operand_size, [10], 2)
		45: MInst	make_variant(MInst::AluRRImm12, [24, 44, 43, 37, 13])
		46: Unit	constructor(emit, [45], 3)
		47: Reg	constructor(writable_reg_to_reg, [43], 0)
	]
	constraints = [
		3:	some
		5:	const_prim(I8)
		7:	some
	]
	result = 16
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1667
		../../codegen/src/isa/aarch64/inst.isle line 2767
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 2066
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Inst	match_tuple(4, 1)
		6: Option(Value)	extractor(bitrev, 5)
		7: Value	match_some(6)
		8: Reg	constructor(put_in_reg, [7], 1)
		9: Type	match_tuple(4, 0)
		12: Option(InstOutput)	some(19)
		15: BitOp	make_variant(BitOp::RBit, [])
		18: ValueRegs	constructor(value_reg, [28], 1)
		19: InstOutput	constructor(output, [18], 2)
		23: Type	const_prim(I64)
		24: WritableReg	constructor(temp_writable_reg, [23], 1)
		25: OperandSize	constructor(operand_size, [9], 2)
		26: MInst	make_variant(MInst::BitRR, [15, 25, 24, 8])
		27: Unit	constructor(emit, [26], 3)
		28: Reg	constructor(writable_reg_to_reg, [24], 0)
	]
	constraints = [
		3:	some
		6:	some
	]
	result = 12
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1661
		../../codegen/src/isa/aarch64/inst.isle line 2767
		../../codegen/src/isa/aarch64/inst.isle line 2767
		../../codegen/src/isa/aarch64/inst.isle line 2066
		../../codegen/src/isa/aarch64/inst.isle line 2066
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option(Value)	extractor(bitrev, 6)
		8: Value	match_some(7)
		9: ValueRegs	constructor(put_in_regs, [8], 1)
		10: usize	const_int(0, usize)
		11: Reg	constructor(value_regs_get, [9, 10], 2)
		12: Type	const_prim(I64)
		14: usize	const_int(1, usize)
		15: Reg	constructor(value_regs_get, [9, 14], 4)
		17: ValueRegs	constructor(value_regs, [45, 36], 6)
		18: InstOutput	constructor(output, [17], 7)
		19: Option(InstOutput)	some(18)
		22: BitOp	make_variant(BitOp::RBit, [])
		26: BitOp	make_variant(BitOp::RBit, [])
		31: Type	const_prim(I64)
		32: WritableReg	constructor(temp_writable_reg, [31], 1)
		33: OperandSize	constructor(operand_size, [12], 2)
		34: MInst	make_variant(MInst::BitRR, [22, 33, 32, 11])
		35: Unit	constructor(emit, [34], 3)
		36: Reg	constructor(writable_reg_to_reg, [32], 0)
		40: Type	const_prim(I64)
		41: WritableReg	constructor(temp_writable_reg, [40], 1)
		42: OperandSize	constructor(operand_size, [12], 2)
		43: MInst	make_variant(MInst::BitRR, [26, 42, 41, 15])
		44: Unit	constructor(emit, [43], 3)
		45: Reg	constructor(writable_reg_to_reg, [41], 0)
	]
	constraints = [
		3:	some
		5:	const_prim(I128)
		7:	some
	]
	result = 19
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1658
		../../codegen/src/isa/aarch64/inst.isle line 2767
		../../codegen/src/isa/aarch64/inst.isle line 2667
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 2066
		../../codegen/src/isa/aarch64/inst.isle line 1885
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option(Value)	extractor(bitrev, 6)
		8: Value	match_some(7)
		9: Reg	constructor(put_in_reg, [8], 1)
		10: Type	const_prim(I32)
		12: u8	const_int(16, u8)
		13: ImmShift	constructor(imm_shift_from_u8, [12], 3)
		16: Option(InstOutput)	some(28)
		19: BitOp	make_variant(BitOp::RBit, [])
		24: ALUOp	make_variant(ALUOp::Lsr, [])
		27: ValueRegs	constructor(value_reg, [47], 1)
		28: InstOutput	constructor(output, [27], 2)
		32: Type	const_prim(I64)
		33: WritableReg	constructor(temp_writable_reg, [32], 1)
		34: OperandSize	constructor(operand_size, [10], 2)
		35: MInst	make_variant(MInst::BitRR, [19, 34, 33, 9])
		36: Unit	constructor(emit, [35], 3)
		37: Reg	constructor(writable_reg_to_reg, [33], 0)
		42: Type	const_prim(I64)
		43: WritableReg	constructor(temp_writable_reg, [42], 1)
		44: OperandSize	constructor(operand_size, [10], 2)
		45: MInst	make_variant(MInst::AluRRImmShift, [24, 44, 43, 37, 13])
		46: Unit	constructor(emit, [45], 3)
		47: Reg	constructor(writable_reg_to_reg, [43], 0)
	]
	constraints = [
		3:	some
		5:	const_prim(I16)
		7:	some
	]
	result = 16
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1652
		../../codegen/src/isa/aarch64/inst.isle line 2767
		../../codegen/src/isa/aarch64/inst.isle line 2667
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 2066
		../../codegen/src/isa/aarch64/inst.isle line 1885
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option(Value)	extractor(bitrev, 6)
		8: Value	match_some(7)
		9: Reg	constructor(put_in_reg, [8], 1)
		10: Type	const_prim(I32)
		12: u8	const_int(24, u8)
		13: ImmShift	constructor(imm_shift_from_u8, [12], 3)
		16: Option(InstOutput)	some(28)
		19: BitOp	make_variant(BitOp::RBit, [])
		24: ALUOp	make_variant(ALUOp::Lsr, [])
		27: ValueRegs	constructor(value_reg, [47], 1)
		28: InstOutput	constructor(output, [27], 2)
		32: Type	const_prim(I64)
		33: WritableReg	constructor(temp_writable_reg, [32], 1)
		34: OperandSize	constructor(operand_size, [10], 2)
		35: MInst	make_variant(MInst::BitRR, [19, 34, 33, 9])
		36: Unit	constructor(emit, [35], 3)
		37: Reg	constructor(writable_reg_to_reg, [33], 0)
		42: Type	const_prim(I64)
		43: WritableReg	constructor(temp_writable_reg, [42], 1)
		44: OperandSize	constructor(operand_size, [10], 2)
		45: MInst	make_variant(MInst::AluRRImmShift, [24, 44, 43, 37, 13])
		46: Unit	constructor(emit, [45], 3)
		47: Reg	constructor(writable_reg_to_reg, [43], 0)
	]
	constraints = [
		3:	some
		5:	const_prim(I8)
		7:	some
	]
	result = 16
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1637
		../../codegen/src/isa/aarch64/inst.isle line 2445
		../../codegen/src/isa/aarch64/lower.isle line 1427
		../../codegen/src/isa/aarch64/lower.isle line 1320
		../../codegen/src/isa/aarch64/inst.isle line 2699
		../../codegen/src/isa/aarch64/inst.isle line 2699
		../../codegen/src/isa/aarch64/inst.isle line 1892
		../../codegen/src/isa/aarch64/inst.isle line 2664
		../../codegen/src/isa/aarch64/inst.isle line 2664
		../../codegen/src/isa/aarch64/inst.isle line 2691
		../../codegen/src/isa/aarch64/inst.isle line 2674
		../../codegen/src/isa/aarch64/inst.isle line 2671
		../../codegen/src/isa/aarch64/inst.isle line 2699
		../../codegen/src/isa/aarch64/inst.isle line 2355
		../../codegen/src/isa/aarch64/inst.isle line 2369
		../../codegen/src/isa/aarch64/inst.isle line 2369
		../../codegen/src/isa/aarch64/inst.isle line 2671
		../../codegen/src/isa/aarch64/inst.isle line 2671
		../../codegen/src/isa/aarch64/inst.isle line 2691
		../../codegen/src/isa/aarch64/inst.isle line 2667
		../../codegen/src/isa/aarch64/inst.isle line 2664
		../../codegen/src/isa/aarch64/inst.isle line 2699
		../../codegen/src/isa/aarch64/inst.isle line 2355
		../../codegen/src/isa/aarch64/inst.isle line 2369
		../../codegen/src/isa/aarch64/inst.isle line 2369
		../../codegen/src/isa/aarch64/inst.isle line 1892
		../../codegen/src/isa/aarch64/inst.isle line 1892
		../../codegen/src/isa/aarch64/inst.isle line 1892
		../../codegen/src/isa/aarch64/inst.isle line 1892
		../../codegen/src/isa/aarch64/inst.isle line 1892
		../../codegen/src/isa/aarch64/inst.isle line 1885
		../../codegen/src/isa/aarch64/inst.isle line 1892
		../../codegen/src/isa/aarch64/inst.isle line 1892
		../../codegen/src/isa/aarch64/inst.isle line 1892
		../../codegen/src/isa/aarch64/inst.isle line 1892
		../../codegen/src/isa/aarch64/inst.isle line 1892
		../../codegen/src/isa/aarch64/inst.isle line 1885
		../../codegen/src/isa/aarch64/inst.isle line 1892
		../../codegen/src/isa/aarch64/inst.isle line 1892
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option((Value, Value))	extractor(rotr, 6)
		8: (Value, Value)	match_some(7)
		9: Value	match_tuple(8, 0)
		10: ValueRegs	constructor(put_in_regs, [9], 1)
		11: Value	match_tuple(8, 1)
		12: ValueRegs	constructor(put_in_regs, [11], 2)
		13: usize	const_int(0, usize)
		14: Reg	constructor(value_regs_get, [12, 13], 3)
		15: Type	const_prim(I64)
		16: ImmExtend	make_variant(ImmExtend::Zero, [])
		17: u64	const_int(128, u64)
		18: Reg	constructor(imm, [15, 16, 17], 4)
		22: usize	const_int(1, usize)
		23: Reg	constructor(value_regs_get, [62, 22], 8)
		24: Reg	constructor(value_regs_get, [88, 22], 9)
		26: Reg	constructor(value_regs_get, [62, 13], 11)
		27: Reg	constructor(value_regs_get, [88, 13], 12)
		29: ValueRegs	constructor(value_regs, [236, 226], 14)
		30: InstOutput	constructor(output, [29], 15)
		31: Option(InstOutput)	some(30)
		35: ALUOp	make_variant(ALUOp::Sub, [])
		39: usize	const_int(0, usize)
		40: Reg	constructor(value_regs_get, [10, 39], 1)
		41: usize	const_int(1, usize)
		42: Reg	constructor(value_regs_get, [10, 41], 2)
		43: Type	const_prim(I64)
		46: Reg	constructor(zero_reg, [], 5)
		47: Type	const_prim(I32)
		49: u8	const_int(1, u8)
		50: ImmShift	constructor(imm_shift_from_u8, [49], 7)
		54: u64	const_int(64, u64)
		55: ImmLogic	constructor(u64_into_imm_logic, [43, 54], 11)
		57: Cond	make_variant(Cond::Ne, [])
		59: Reg	constructor(zero_reg, [], 14)
		61: ConsumesFlags	constructor(consumes_flags_concat, [154, 162], 16)
		62: ValueRegs	constructor(with_flags, [146, 61], 17)
		65: usize	const_int(0, usize)
		66: Reg	constructor(value_regs_get, [10, 65], 1)
		67: usize	const_int(1, usize)
		68: Reg	constructor(value_regs_get, [10, 67], 2)
		69: Type	const_prim(I64)
		72: Reg	constructor(zero_reg, [], 5)
		73: Type	const_prim(I32)
		75: u8	const_int(1, u8)
		76: ImmShift	constructor(imm_shift_from_u8, [75], 7)
		80: u64	const_int(64, u64)
		81: ImmLogic	constructor(u64_into_imm_logic, [69, 80], 11)
		83: Reg	constructor(zero_reg, [], 13)
		84: Cond	make_variant(Cond::Ne, [])
		87: ConsumesFlags	constructor(consumes_flags_concat, [208, 216], 16)
		88: ValueRegs	constructor(with_flags, [200, 87], 17)
		92: ALUOp	make_variant(ALUOp::Orr, [])
		97: ALUOp	make_variant(ALUOp::Orr, [])
		103: Type	const_prim(I64)
		104: WritableReg	constructor(temp_writable_reg, [103], 1)
		105: OperandSize	constructor(operand_size, [15], 2)
		106: MInst	make_variant(MInst::AluRRR, [35, 105, 104, 18, 14])
		107: Unit	constructor(emit, [106], 3)
		108: Reg	constructor(writable_reg_to_reg, [104], 0)
		112: ALUOp	make_variant(ALUOp::Lsr, [])
		117: ALUOp	make_variant(ALUOp::Lsr, [])
		122: ALUOp	make_variant(ALUOp::OrrNot, [])
		127: ALUOp	make_variant(ALUOp::Lsl, [])
		132: ALUOp	make_variant(ALUOp::Lsl, [])
		137: ALUOp	make_variant(ALUOp::Orr, [])
		142: OperandSize	constructor(operand_size, [43], 1)
		143: WritableReg	constructor(writable_zero_reg, [], 2)
		144: ALUOp	make_variant(ALUOp::AndS, [])
		145: MInst	make_variant(MInst::AluRRImmLogic, [144, 142, 143, 14, 55])
		146: ProducesFlags	make_variant(ProducesFlags::ProducesFlagsSideEffect, [145])
		150: Type	const_prim(I64)
		151: WritableReg	constructor(temp_writable_reg, [150], 1)
		152: MInst	make_variant(MInst::CSel, [151, 57, 256, 296])
		153: Reg	constructor(writable_reg_to_reg, [151], 0)
		154: ConsumesFlags	make_variant(ConsumesFlags::ConsumesFlagsReturnsReg, [152, 153])
		158: Type	const_prim(I64)
		159: WritableReg	constructor(temp_writable_reg, [158], 1)
		160: MInst	make_variant(MInst::CSel, [159, 57, 59, 256])
		161: Reg	constructor(writable_reg_to_reg, [159], 0)
		162: ConsumesFlags	make_variant(ConsumesFlags::ConsumesFlagsReturnsReg, [160, 161])
		166: ALUOp	make_variant(ALUOp::Lsl, [])
		171: ALUOp	make_variant(ALUOp::Lsl, [])
		176: ALUOp	make_variant(ALUOp::OrrNot, [])
		181: ALUOp	make_variant(ALUOp::Lsr, [])
		186: ALUOp	make_variant(ALUOp::Lsr, [])
		191: ALUOp	make_variant(ALUOp::Orr, [])
		196: OperandSize	constructor(operand_size, [69], 1)
		197: WritableReg	constructor(writable_zero_reg, [], 2)
		198: ALUOp	make_variant(ALUOp::AndS, [])
		199: MInst	make_variant(MInst::AluRRImmLogic, [198, 196, 197, 108, 81])
		200: ProducesFlags	make_variant(ProducesFlags::ProducesFlagsSideEffect, [199])
		204: Type	const_prim(I64)
		205: WritableReg	constructor(temp_writable_reg, [204], 1)
		206: MInst	make_variant(MInst::CSel, [205, 84, 83, 306])
		207: Reg	constructor(writable_reg_to_reg, [205], 0)
		208: ConsumesFlags	make_variant(ConsumesFlags::ConsumesFlagsReturnsReg, [206, 207])
		212: Type	const_prim(I64)
		213: WritableReg	constructor(temp_writable_reg, [212], 1)
		214: MInst	make_variant(MInst::CSel, [213, 84, 306, 356])
		215: Reg	constructor(writable_reg_to_reg, [213], 0)
		216: ConsumesFlags	make_variant(ConsumesFlags::ConsumesFlagsReturnsReg, [214, 215])
		221: Type	const_prim(I64)
		222: WritableReg	constructor(temp_writable_reg, [221], 1)
		223: OperandSize	constructor(operand_size, [15], 2)
		224: MInst	make_variant(MInst::AluRRR, [92, 223, 222, 23, 24])
		225: Unit	constructor(emit, [224], 3)
		226: Reg	constructor(writable_reg_to_reg, [222], 0)
		231: Type	const_prim(I64)
		232: WritableReg	constructor(temp_writable_reg, [231], 1)
		233: OperandSize	constructor(operand_size, [15], 2)
		234: MInst	make_variant(MInst::AluRRR, [97, 233, 232, 26, 27])
		235: Unit	constructor(emit, [234], 3)
		236: Reg	constructor(writable_reg_to_reg, [232], 0)
		241: Type	const_prim(I64)
		242: WritableReg	constructor(temp_writable_reg, [241], 1)
		243: OperandSize	constructor(operand_size, [43], 2)
		244: MInst	make_variant(MInst::AluRRR, [112, 243, 242, 40, 14])
		245: Unit	constructor(emit, [244], 3)
		246: Reg	constructor(writable_reg_to_reg, [242], 0)
		251: Type	const_prim(I64)
		252: WritableReg	constructor(temp_writable_reg, [251], 1)
		253: OperandSize	constructor(operand_size, [43], 2)
		254: MInst	make_variant(MInst::AluRRR, [117, 253, 252, 42, 14])
		255: Unit	constructor(emit, [254], 3)
		256: Reg	constructor(writable_reg_to_reg, [252], 0)
		261: Type	const_prim(I64)
		262: WritableReg	constructor(temp_writable_reg, [261], 1)
		263: OperandSize	constructor(operand_size, [47], 2)
		264: MInst	make_variant(MInst::AluRRR, [122, 263, 262, 46, 14])
		265: Unit	constructor(emit, [264], 3)
		266: Reg	constructor(writable_reg_to_reg, [262], 0)
		271: Type	const_prim(I64)
		272: WritableReg	constructor(temp_writable_reg, [271], 1)
		273: OperandSize	constructor(operand_size, [43], 2)
		274: MInst	make_variant(MInst::AluRRImmShift, [127, 273, 272, 42, 50])
		275: Unit	constructor(emit, [274], 3)
		276: Reg	constructor(writable_reg_to_reg, [272], 0)
		281: Type	const_prim(I64)
		282: WritableReg	constructor(temp_writable_reg, [281], 1)
		283: OperandSize	constructor(operand_size, [43], 2)
		284: MInst	make_variant(MInst::AluRRR, [132, 283, 282, 276, 266])
		285: Unit	constructor(emit, [284], 3)
		286: Reg	constructor(writable_reg_to_reg, [282], 0)
		291: Type	const_prim(I64)
		292: WritableReg	constructor(temp_writable_reg, [291], 1)
		293: OperandSize	constructor(operand_size, [43], 2)
		294: MInst	make_variant(MInst::AluRRR, [137, 293, 292, 246, 286])
		295: Unit	constructor(emit, [294], 3)
		296: Reg	constructor(writable_reg_to_reg, [292], 0)
		301: Type	const_prim(I64)
		302: WritableReg	constructor(temp_writable_reg, [301], 1)
		303: OperandSize	constructor(operand_size, [69], 2)
		304: MInst	make_variant(MInst::AluRRR, [166, 303, 302, 66, 108])
		305: Unit	constructor(emit, [304], 3)
		306: Reg	constructor(writable_reg_to_reg, [302], 0)
		311: Type	const_prim(I64)
		312: WritableReg	constructor(temp_writable_reg, [311], 1)
		313: OperandSize	constructor(operand_size, [69], 2)
		314: MInst	make_variant(MInst::AluRRR, [171, 313, 312, 68, 108])
		315: Unit	constructor(emit, [314], 3)
		316: Reg	constructor(writable_reg_to_reg, [312], 0)
		321: Type	const_prim(I64)
		322: WritableReg	constructor(temp_writable_reg, [321], 1)
		323: OperandSize	constructor(operand_size, [73], 2)
		324: MInst	make_variant(MInst::AluRRR, [176, 323, 322, 72, 108])
		325: Unit	constructor(emit, [324], 3)
		326: Reg	constructor(writable_reg_to_reg, [322], 0)
		331: Type	const_prim(I64)
		332: WritableReg	constructor(temp_writable_reg, [331], 1)
		333: OperandSize	constructor(operand_size, [69], 2)
		334: MInst	make_variant(MInst::AluRRImmShift, [181, 333, 332, 66, 76])
		335: Unit	constructor(emit, [334], 3)
		336: Reg	constructor(writable_reg_to_reg, [332], 0)
		341: Type	const_prim(I64)
		342: WritableReg	constructor(temp_writable_reg, [341], 1)
		343: OperandSize	constructor(operand_size, [69], 2)
		344: MInst	make_variant(MInst::AluRRR, [186, 343, 342, 336, 326])
		345: Unit	constructor(emit, [344], 3)
		346: Reg	constructor(writable_reg_to_reg, [342], 0)
		351: Type	const_prim(I64)
		352: WritableReg	constructor(temp_writable_reg, [351], 1)
		353: OperandSize	constructor(operand_size, [69], 2)
		354: MInst	make_variant(MInst::AluRRR, [191, 353, 352, 316, 346])
		355: Unit	constructor(emit, [354], 3)
		356: Reg	constructor(writable_reg_to_reg, [352], 0)
	]
	constraints = [
		3:	some
		5:	const_prim(I128)
		7:	some
	]
	result = 31
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1588
		../../codegen/src/isa/aarch64/inst.isle line 2762
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 1885
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option((Value, Value))	extractor(rotr, 6)
		8: (Value, Value)	match_some(7)
		9: Value	match_tuple(8, 1)
		10: Option(Inst)	extractor(def_inst, 9)
		11: Inst	match_some(10)
		12: Option(Imm64)	extractor(iconst, 11)
		13: Type	const_prim(I64)
		14: Imm64	match_some(12)
		15: Option(ImmShift)	constructor(imm_shift_from_imm64, [13, 14], 0)
		16: Value	match_tuple(8, 0)
		17: Reg	constructor(put_in_reg, [16], 1)
		18: ImmShift	match_some(15)
		21: Option(InstOutput)	some(29)
		25: ALUOp	make_variant(ALUOp::RotR, [])
		28: ValueRegs	constructor(value_reg, [39], 1)
		29: InstOutput	constructor(output, [28], 2)
		34: Type	const_prim(I64)
		35: WritableReg	constructor(temp_writable_reg, [34], 1)
		36: OperandSize	constructor(operand_size, [13], 2)
		37: MInst	make_variant(MInst::AluRRImmShift, [25, 36, 35, 17, 18])
		38: Unit	constructor(emit, [37], 3)
		39: Reg	constructor(writable_reg_to_reg, [35], 0)
	]
	constraints = [
		3:	some
		5:	const_prim(I64)
		7:	some
		10:	some
		12:	some
		15:	some
	]
	result = 21
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1583
		../../codegen/src/isa/aarch64/inst.isle line 2762
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 1885
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option((Value, Value))	extractor(rotr, 6)
		8: (Value, Value)	match_some(7)
		9: Value	match_tuple(8, 1)
		10: Option(Inst)	extractor(def_inst, 9)
		11: Inst	match_some(10)
		12: Option(Imm64)	extractor(iconst, 11)
		13: Type	const_prim(I32)
		14: Imm64	match_some(12)
		15: Option(ImmShift)	constructor(imm_shift_from_imm64, [13, 14], 0)
		16: Value	match_tuple(8, 0)
		17: Reg	constructor(put_in_reg, [16], 1)
		18: ImmShift	match_some(15)
		21: Option(InstOutput)	some(29)
		25: ALUOp	make_variant(ALUOp::RotR, [])
		28: ValueRegs	constructor(value_reg, [39], 1)
		29: InstOutput	constructor(output, [28], 2)
		34: Type	const_prim(I64)
		35: WritableReg	constructor(temp_writable_reg, [34], 1)
		36: OperandSize	constructor(operand_size, [13], 2)
		37: MInst	make_variant(MInst::AluRRImmShift, [25, 36, 35, 17, 18])
		38: Unit	constructor(emit, [37], 3)
		39: Reg	constructor(writable_reg_to_reg, [35], 0)
	]
	constraints = [
		3:	some
		5:	const_prim(I32)
		7:	some
		10:	some
		12:	some
		15:	some
	]
	result = 21
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1578
		../../codegen/src/isa/aarch64/lower.isle line 1626
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 2667
		../../codegen/src/isa/aarch64/inst.isle line 2674
		../../codegen/src/isa/aarch64/inst.isle line 2699
		../../codegen/src/isa/aarch64/inst.isle line 1885
		../../codegen/src/isa/aarch64/inst.isle line 1885
		../../codegen/src/isa/aarch64/inst.isle line 1892
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(fits_in_16, 5)
		7: Inst	match_tuple(4, 1)
		8: Option((Value, Value))	extractor(rotr, 7)
		9: (Value, Value)	match_some(8)
		10: Value	match_tuple(9, 1)
		11: Option(Inst)	extractor(def_inst, 10)
		12: Inst	match_some(11)
		13: Option(Imm64)	extractor(iconst, 12)
		14: Type	match_some(6)
		15: Imm64	match_some(13)
		16: Option(ImmShift)	constructor(imm_shift_from_imm64, [14, 15], 0)
		17: Value	match_tuple(9, 0)
		18: Reg	constructor(put_in_reg_zext32, [17], 1)
		19: ImmShift	match_some(16)
		22: Option(InstOutput)	some(33)
		26: Type	const_prim(I32)
		28: ImmShift	constructor(rotr_opposite_amount, [14, 19], 2)
		32: ValueRegs	constructor(value_reg, [78], 1)
		33: InstOutput	constructor(output, [32], 2)
		37: ALUOp	make_variant(ALUOp::Lsr, [])
		42: ALUOp	make_variant(ALUOp::Lsl, [])
		47: ALUOp	make_variant(ALUOp::Orr, [])
		53: Type	const_prim(I64)
		54: WritableReg	constructor(temp_writable_reg, [53], 1)
		55: OperandSize	constructor(operand_size, [26], 2)
		56: MInst	make_variant(MInst::AluRRImmShift, [37, 55, 54, 18, 19])
		57: Unit	constructor(emit, [56], 3)
		58: Reg	constructor(writable_reg_to_reg, [54], 0)
		63: Type	const_prim(I64)
		64: WritableReg	constructor(temp_writable_reg, [63], 1)
		65: OperandSize	constructor(operand_size, [26], 2)
		66: MInst	make_variant(MInst::AluRRImmShift, [42, 65, 64, 18, 28])
		67: Unit	constructor(emit, [66], 3)
		68: Reg	constructor(writable_reg_to_reg, [64], 0)
		73: Type	const_prim(I64)
		74: WritableReg	constructor(temp_writable_reg, [73], 1)
		75: OperandSize	constructor(operand_size, [26], 2)
		76: MInst	make_variant(MInst::AluRRR, [47, 75, 74, 68, 58])
		77: Unit	constructor(emit, [76], 3)
		78: Reg	constructor(writable_reg_to_reg, [74], 0)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
		11:	some
		13:	some
		16:	some
	]
	result = 22
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1574
		../../codegen/src/isa/aarch64/inst.isle line 2759
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 1892
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option((Value, Value))	extractor(rotr, 6)
		8: (Value, Value)	match_some(7)
		9: Value	match_tuple(8, 0)
		10: Reg	constructor(put_in_reg, [9], 1)
		11: Value	match_tuple(8, 1)
		12: ValueRegs	constructor(put_in_regs, [11], 2)
		13: usize	const_int(0, usize)
		14: Reg	constructor(value_regs_get, [12, 13], 3)
		15: Type	const_prim(I64)
		18: Option(InstOutput)	some(26)
		22: ALUOp	make_variant(ALUOp::RotR, [])
		25: ValueRegs	constructor(value_reg, [36], 1)
		26: InstOutput	constructor(output, [25], 2)
		31: Type	const_prim(I64)
		32: WritableReg	constructor(temp_writable_reg, [31], 1)
		33: OperandSize	constructor(operand_size, [15], 2)
		34: MInst	make_variant(MInst::AluRRR, [22, 33, 32, 10, 14])
		35: Unit	constructor(emit, [34], 3)
		36: Reg	constructor(writable_reg_to_reg, [32], 0)
	]
	constraints = [
		3:	some
		5:	const_prim(I64)
		7:	some
	]
	result = 18
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1570
		../../codegen/src/isa/aarch64/inst.isle line 2759
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 1892
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option((Value, Value))	extractor(rotr, 6)
		8: (Value, Value)	match_some(7)
		9: Value	match_tuple(8, 0)
		10: Reg	constructor(put_in_reg, [9], 1)
		11: Value	match_tuple(8, 1)
		12: ValueRegs	constructor(put_in_regs, [11], 2)
		13: usize	const_int(0, usize)
		14: Reg	constructor(value_regs_get, [12, 13], 3)
		15: Type	const_prim(I32)
		18: Option(InstOutput)	some(26)
		22: ALUOp	make_variant(ALUOp::RotR, [])
		25: ValueRegs	constructor(value_reg, [36], 1)
		26: InstOutput	constructor(output, [25], 2)
		31: Type	const_prim(I64)
		32: WritableReg	constructor(temp_writable_reg, [31], 1)
		33: OperandSize	constructor(operand_size, [15], 2)
		34: MInst	make_variant(MInst::AluRRR, [22, 33, 32, 10, 14])
		35: Unit	constructor(emit, [34], 3)
		36: Reg	constructor(writable_reg_to_reg, [32], 0)
	]
	constraints = [
		3:	some
		5:	const_prim(I32)
		7:	some
	]
	result = 18
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1566
		../../codegen/src/isa/aarch64/lower.isle line 1605
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 2716
		../../codegen/src/isa/aarch64/inst.isle line 2448
		../../codegen/src/isa/aarch64/inst.isle line 2445
		../../codegen/src/isa/aarch64/inst.isle line 2664
		../../codegen/src/isa/aarch64/inst.isle line 2671
		../../codegen/src/isa/aarch64/inst.isle line 2699
		../../codegen/src/isa/aarch64/inst.isle line 1878
		../../codegen/src/isa/aarch64/inst.isle line 1996
		../../codegen/src/isa/aarch64/inst.isle line 1892
		../../codegen/src/isa/aarch64/inst.isle line 1892
		../../codegen/src/isa/aarch64/inst.isle line 1892
		../../codegen/src/isa/aarch64/inst.isle line 1892
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(fits_in_16, 5)
		7: Inst	match_tuple(4, 1)
		8: Option((Value, Value))	extractor(rotr, 7)
		9: (Value, Value)	match_some(8)
		10: Value	match_tuple(9, 0)
		11: Reg	constructor(put_in_reg_zext32, [10], 1)
		12: Value	match_tuple(9, 1)
		13: ValueRegs	constructor(put_in_regs, [12], 2)
		14: usize	const_int(0, usize)
		15: Reg	constructor(value_regs_get, [13, 14], 3)
		16: Type	match_some(6)
		19: Option(InstOutput)	some(36)
		23: ImmLogic	constructor(rotr_mask, [16], 1)
		24: Type	const_prim(I32)
		26: u8	constructor(ty_bits, [16], 0)
		27: Imm12	constructor(u8_into_imm12, [26], 3)
		29: Reg	constructor(zero_reg, [], 5)
		35: ValueRegs	constructor(value_reg, [126], 1)
		36: InstOutput	constructor(output, [35], 2)
		40: ALUOp	make_variant(ALUOp::And, [])
		45: ALUOp	make_variant(ALUOp::Sub, [])
		50: ALUOp	make_variant(ALUOp::Sub, [])
		55: ALUOp	make_variant(ALUOp::Lsr, [])
		60: ALUOp	make_variant(ALUOp::Lsl, [])
		65: ALUOp	make_variant(ALUOp::Orr, [])
		71: Type	const_prim(I64)
		72: WritableReg	constructor(temp_writable_reg, [71], 1)
		73: OperandSize	constructor(operand_size, [24], 2)
		74: MInst	make_variant(MInst::AluRRImmLogic, [40, 73, 72, 15, 23])
		75: Unit	constructor(emit, [74], 3)
		76: Reg	constructor(writable_reg_to_reg, [72], 0)
		81: Type	const_prim(I64)
		82: WritableReg	constructor(temp_writable_reg, [81], 1)
		83: OperandSize	constructor(operand_size, [24], 2)
		84: MInst	make_variant(MInst::AluRRImm12, [45, 83, 82, 76, 27])
		85: Unit	constructor(emit, [84], 3)
		86: Reg	constructor(writable_reg_to_reg, [82], 0)
		91: Type	const_prim(I64)
		92: WritableReg	constructor(temp_writable_reg, [91], 1)
		93: OperandSize	constructor(operand_size, [24], 2)
		94: MInst	make_variant(MInst::AluRRR, [50, 93, 92, 29, 86])
		95: Unit	constructor(emit, [94], 3)
		96: Reg	constructor(writable_reg_to_reg, [92], 0)
		101: Type	const_prim(I64)
		102: WritableReg	constructor(temp_writable_reg, [101], 1)
		103: OperandSize	constructor(operand_size, [24], 2)
		104: MInst	make_variant(MInst::AluRRR, [55, 103, 102, 11, 76])
		105: Unit	constructor(emit, [104], 3)
		106: Reg	constructor(writable_reg_to_reg, [102], 0)
		111: Type	const_prim(I64)
		112: WritableReg	constructor(temp_writable_reg, [111], 1)
		113: OperandSize	constructor(operand_size, [24], 2)
		114: MInst	make_variant(MInst::AluRRR, [60, 113, 112, 11, 96])
		115: Unit	constructor(emit, [114], 3)
		116: Reg	constructor(writable_reg_to_reg, [112], 0)
		121: Type	const_prim(I64)
		122: WritableReg	constructor(temp_writable_reg, [121], 1)
		123: OperandSize	constructor(operand_size, [24], 2)
		124: MInst	make_variant(MInst::AluRRR, [65, 123, 122, 116, 106])
		125: Unit	constructor(emit, [124], 3)
		126: Reg	constructor(writable_reg_to_reg, [122], 0)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
	]
	result = 19
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1553
		../../codegen/src/isa/aarch64/inst.isle line 2445
		../../codegen/src/isa/aarch64/lower.isle line 1320
		../../codegen/src/isa/aarch64/lower.isle line 1427
		../../codegen/src/isa/aarch64/inst.isle line 2699
		../../codegen/src/isa/aarch64/inst.isle line 2699
		../../codegen/src/isa/aarch64/inst.isle line 1892
		../../codegen/src/isa/aarch64/inst.isle line 2671
		../../codegen/src/isa/aarch64/inst.isle line 2671
		../../codegen/src/isa/aarch64/inst.isle line 2691
		../../codegen/src/isa/aarch64/inst.isle line 2667
		../../codegen/src/isa/aarch64/inst.isle line 2664
		../../codegen/src/isa/aarch64/inst.isle line 2699
		../../codegen/src/isa/aarch64/inst.isle line 2355
		../../codegen/src/isa/aarch64/inst.isle line 2369
		../../codegen/src/isa/aarch64/inst.isle line 2369
		../../codegen/src/isa/aarch64/inst.isle line 2664
		../../codegen/src/isa/aarch64/inst.isle line 2664
		../../codegen/src/isa/aarch64/inst.isle line 2691
		../../codegen/src/isa/aarch64/inst.isle line 2674
		../../codegen/src/isa/aarch64/inst.isle line 2671
		../../codegen/src/isa/aarch64/inst.isle line 2699
		../../codegen/src/isa/aarch64/inst.isle line 2355
		../../codegen/src/isa/aarch64/inst.isle line 2369
		../../codegen/src/isa/aarch64/inst.isle line 2369
		../../codegen/src/isa/aarch64/inst.isle line 1892
		../../codegen/src/isa/aarch64/inst.isle line 1892
		../../codegen/src/isa/aarch64/inst.isle line 1892
		../../codegen/src/isa/aarch64/inst.isle line 1892
		../../codegen/src/isa/aarch64/inst.isle line 1892
		../../codegen/src/isa/aarch64/inst.isle line 1885
		../../codegen/src/isa/aarch64/inst.isle line 1892
		../../codegen/src/isa/aarch64/inst.isle line 1892
		../../codegen/src/isa/aarch64/inst.isle line 1892
		../../codegen/src/isa/aarch64/inst.isle line 1892
		../../codegen/src/isa/aarch64/inst.isle line 1892
		../../codegen/src/isa/aarch64/inst.isle line 1885
		../../codegen/src/isa/aarch64/inst.isle line 1892
		../../codegen/src/isa/aarch64/inst.isle line 1892
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option((Value, Value))	extractor(rotl, 6)
		8: (Value, Value)	match_some(7)
		9: Value	match_tuple(8, 0)
		10: ValueRegs	constructor(put_in_regs, [9], 1)
		11: Value	match_tuple(8, 1)
		12: ValueRegs	constructor(put_in_regs, [11], 2)
		13: usize	const_int(0, usize)
		14: Reg	constructor(value_regs_get, [12, 13], 3)
		15: Type	const_prim(I64)
		16: ImmExtend	make_variant(ImmExtend::Zero, [])
		17: u64	const_int(128, u64)
		18: Reg	constructor(imm, [15, 16, 17], 4)
		22: Reg	constructor(value_regs_get, [62, 13], 8)
		23: Reg	constructor(value_regs_get, [88, 13], 9)
		25: usize	const_int(1, usize)
		26: Reg	constructor(value_regs_get, [62, 25], 11)
		27: Reg	constructor(value_regs_get, [88, 25], 12)
		29: ValueRegs	constructor(value_regs, [226, 236], 14)
		30: InstOutput	constructor(output, [29], 15)
		31: Option(InstOutput)	some(30)
		35: ALUOp	make_variant(ALUOp::Sub, [])
		39: usize	const_int(0, usize)
		40: Reg	constructor(value_regs_get, [10, 39], 1)
		41: usize	const_int(1, usize)
		42: Reg	constructor(value_regs_get, [10, 41], 2)
		43: Type	const_prim(I64)
		46: Reg	constructor(zero_reg, [], 5)
		47: Type	const_prim(I32)
		49: u8	const_int(1, u8)
		50: ImmShift	constructor(imm_shift_from_u8, [49], 7)
		54: u64	const_int(64, u64)
		55: ImmLogic	constructor(u64_into_imm_logic, [43, 54], 11)
		57: Reg	constructor(zero_reg, [], 13)
		58: Cond	make_variant(Cond::Ne, [])
		61: ConsumesFlags	constructor(consumes_flags_concat, [154, 162], 16)
		62: ValueRegs	constructor(with_flags, [146, 61], 17)
		65: usize	const_int(0, usize)
		66: Reg	constructor(value_regs_get, [10, 65], 1)
		67: usize	const_int(1, usize)
		68: Reg	constructor(value_regs_get, [10, 67], 2)
		69: Type	const_prim(I64)
		72: Reg	constructor(zero_reg, [], 5)
		73: Type	const_prim(I32)
		75: u8	const_int(1, u8)
		76: ImmShift	constructor(imm_shift_from_u8, [75], 7)
		80: u64	const_int(64, u64)
		81: ImmLogic	constructor(u64_into_imm_logic, [69, 80], 11)
		83: Cond	make_variant(Cond::Ne, [])
		85: Reg	constructor(zero_reg, [], 14)
		87: ConsumesFlags	constructor(consumes_flags_concat, [208, 216], 16)
		88: ValueRegs	constructor(with_flags, [200, 87], 17)
		92: ALUOp	make_variant(ALUOp::Orr, [])
		97: ALUOp	make_variant(ALUOp::Orr, [])
		103: Type	const_prim(I64)
		104: WritableReg	constructor(temp_writable_reg, [103], 1)
		105: OperandSize	constructor(operand_size, [15], 2)
		106: MInst	make_variant(MInst::AluRRR, [35, 105, 104, 18, 14])
		107: Unit	constructor(emit, [106], 3)
		108: Reg	constructor(writable_reg_to_reg, [104], 0)
		112: ALUOp	make_variant(ALUOp::Lsl, [])
		117: ALUOp	make_variant(ALUOp::Lsl, [])
		122: ALUOp	make_variant(ALUOp::OrrNot, [])
		127: ALUOp	make_variant(ALUOp::Lsr, [])
		132: ALUOp	make_variant(ALUOp::Lsr, [])
		137: ALUOp	make_variant(ALUOp::Orr, [])
		142: OperandSize	constructor(operand_size, [43], 1)
		143: WritableReg	constructor(writable_zero_reg, [], 2)
		144: ALUOp	make_variant(ALUOp::AndS, [])
		145: MInst	make_variant(MInst::AluRRImmLogic, [144, 142, 143, 14, 55])
		146: ProducesFlags	make_variant(ProducesFlags::ProducesFlagsSideEffect, [145])
		150: Type	const_prim(I64)
		151: WritableReg	constructor(temp_writable_reg, [150], 1)
		152: MInst	make_variant(MInst::CSel, [151, 58, 57, 246])
		153: Reg	constructor(writable_reg_to_reg, [151], 0)
		154: ConsumesFlags	make_variant(ConsumesFlags::ConsumesFlagsReturnsReg, [152, 153])
		158: Type	const_prim(I64)
		159: WritableReg	constructor(temp_writable_reg, [158], 1)
		160: MInst	make_variant(MInst::CSel, [159, 58, 246, 296])
		161: Reg	constructor(writable_reg_to_reg, [159], 0)
		162: ConsumesFlags	make_variant(ConsumesFlags::ConsumesFlagsReturnsReg, [160, 161])
		166: ALUOp	make_variant(ALUOp::Lsr, [])
		171: ALUOp	make_variant(ALUOp::Lsr, [])
		176: ALUOp	make_variant(ALUOp::OrrNot, [])
		181: ALUOp	make_variant(ALUOp::Lsl, [])
		186: ALUOp	make_variant(ALUOp::Lsl, [])
		191: ALUOp	make_variant(ALUOp::Orr, [])
		196: OperandSize	constructor(operand_size, [69], 1)
		197: WritableReg	constructor(writable_zero_reg, [], 2)
		198: ALUOp	make_variant(ALUOp::AndS, [])
		199: MInst	make_variant(MInst::AluRRImmLogic, [198, 196, 197, 108, 81])
		200: ProducesFlags	make_variant(ProducesFlags::ProducesFlagsSideEffect, [199])
		204: Type	const_prim(I64)
		205: WritableReg	constructor(temp_writable_reg, [204], 1)
		206: MInst	make_variant(MInst::CSel, [205, 83, 316, 356])
		207: Reg	constructor(writable_reg_to_reg, [205], 0)
		208: ConsumesFlags	make_variant(ConsumesFlags::ConsumesFlagsReturnsReg, [206, 207])
		212: Type	const_prim(I64)
		213: WritableReg	constructor(temp_writable_reg, [212], 1)
		214: MInst	make_variant(MInst::CSel, [213, 83, 85, 316])
		215: Reg	constructor(writable_reg_to_reg, [213], 0)
		216: ConsumesFlags	make_variant(ConsumesFlags::ConsumesFlagsReturnsReg, [214, 215])
		221: Type	const_prim(I64)
		222: WritableReg	constructor(temp_writable_reg, [221], 1)
		223: OperandSize	constructor(operand_size, [15], 2)
		224: MInst	make_variant(MInst::AluRRR, [92, 223, 222, 22, 23])
		225: Unit	constructor(emit, [224], 3)
		226: Reg	constructor(writable_reg_to_reg, [222], 0)
		231: Type	const_prim(I64)
		232: WritableReg	constructor(temp_writable_reg, [231], 1)
		233: OperandSize	constructor(operand_size, [15], 2)
		234: MInst	make_variant(MInst::AluRRR, [97, 233, 232, 26, 27])
		235: Unit	constructor(emit, [234], 3)
		236: Reg	constructor(writable_reg_to_reg, [232], 0)
		241: Type	const_prim(I64)
		242: WritableReg	constructor(temp_writable_reg, [241], 1)
		243: OperandSize	constructor(operand_size, [43], 2)
		244: MInst	make_variant(MInst::AluRRR, [112, 243, 242, 40, 14])
		245: Unit	constructor(emit, [244], 3)
		246: Reg	constructor(writable_reg_to_reg, [242], 0)
		251: Type	const_prim(I64)
		252: WritableReg	constructor(temp_writable_reg, [251], 1)
		253: OperandSize	constructor(operand_size, [43], 2)
		254: MInst	make_variant(MInst::AluRRR, [117, 253, 252, 42, 14])
		255: Unit	constructor(emit, [254], 3)
		256: Reg	constructor(writable_reg_to_reg, [252], 0)
		261: Type	const_prim(I64)
		262: WritableReg	constructor(temp_writable_reg, [261], 1)
		263: OperandSize	constructor(operand_size, [47], 2)
		264: MInst	make_variant(MInst::AluRRR, [122, 263, 262, 46, 14])
		265: Unit	constructor(emit, [264], 3)
		266: Reg	constructor(writable_reg_to_reg, [262], 0)
		271: Type	const_prim(I64)
		272: WritableReg	constructor(temp_writable_reg, [271], 1)
		273: OperandSize	constructor(operand_size, [43], 2)
		274: MInst	make_variant(MInst::AluRRImmShift, [127, 273, 272, 40, 50])
		275: Unit	constructor(emit, [274], 3)
		276: Reg	constructor(writable_reg_to_reg, [272], 0)
		281: Type	const_prim(I64)
		282: WritableReg	constructor(temp_writable_reg, [281], 1)
		283: OperandSize	constructor(operand_size, [43], 2)
		284: MInst	make_variant(MInst::AluRRR, [132, 283, 282, 276, 266])
		285: Unit	constructor(emit, [284], 3)
		286: Reg	constructor(writable_reg_to_reg, [282], 0)
		291: Type	const_prim(I64)
		292: WritableReg	constructor(temp_writable_reg, [291], 1)
		293: OperandSize	constructor(operand_size, [43], 2)
		294: MInst	make_variant(MInst::AluRRR, [137, 293, 292, 256, 286])
		295: Unit	constructor(emit, [294], 3)
		296: Reg	constructor(writable_reg_to_reg, [292], 0)
		301: Type	const_prim(I64)
		302: WritableReg	constructor(temp_writable_reg, [301], 1)
		303: OperandSize	constructor(operand_size, [69], 2)
		304: MInst	make_variant(MInst::AluRRR, [166, 303, 302, 66, 108])
		305: Unit	constructor(emit, [304], 3)
		306: Reg	constructor(writable_reg_to_reg, [302], 0)
		311: Type	const_prim(I64)
		312: WritableReg	constructor(temp_writable_reg, [311], 1)
		313: OperandSize	constructor(operand_size, [69], 2)
		314: MInst	make_variant(MInst::AluRRR, [171, 313, 312, 68, 108])
		315: Unit	constructor(emit, [314], 3)
		316: Reg	constructor(writable_reg_to_reg, [312], 0)
		321: Type	const_prim(I64)
		322: WritableReg	constructor(temp_writable_reg, [321], 1)
		323: OperandSize	constructor(operand_size, [73], 2)
		324: MInst	make_variant(MInst::AluRRR, [176, 323, 322, 72, 108])
		325: Unit	constructor(emit, [324], 3)
		326: Reg	constructor(writable_reg_to_reg, [322], 0)
		331: Type	const_prim(I64)
		332: WritableReg	constructor(temp_writable_reg, [331], 1)
		333: OperandSize	constructor(operand_size, [69], 2)
		334: MInst	make_variant(MInst::AluRRImmShift, [181, 333, 332, 68, 76])
		335: Unit	constructor(emit, [334], 3)
		336: Reg	constructor(writable_reg_to_reg, [332], 0)
		341: Type	const_prim(I64)
		342: WritableReg	constructor(temp_writable_reg, [341], 1)
		343: OperandSize	constructor(operand_size, [69], 2)
		344: MInst	make_variant(MInst::AluRRR, [186, 343, 342, 336, 326])
		345: Unit	constructor(emit, [344], 3)
		346: Reg	constructor(writable_reg_to_reg, [342], 0)
		351: Type	const_prim(I64)
		352: WritableReg	constructor(temp_writable_reg, [351], 1)
		353: OperandSize	constructor(operand_size, [69], 2)
		354: MInst	make_variant(MInst::AluRRR, [191, 353, 352, 306, 346])
		355: Unit	constructor(emit, [354], 3)
		356: Reg	constructor(writable_reg_to_reg, [352], 0)
	]
	constraints = [
		3:	some
		5:	const_prim(I128)
		7:	some
	]
	result = 31
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1543
		../../codegen/src/isa/aarch64/inst.isle line 2762
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 1885
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option((Value, Value))	extractor(rotl, 6)
		8: (Value, Value)	match_some(7)
		9: Value	match_tuple(8, 1)
		10: Option(Inst)	extractor(def_inst, 9)
		11: Inst	match_some(10)
		12: Option(Imm64)	extractor(iconst, 11)
		13: Type	const_prim(I64)
		14: Imm64	match_some(12)
		15: Option(ImmShift)	constructor(imm_shift_from_imm64, [13, 14], 0)
		16: Value	match_tuple(8, 0)
		17: Reg	constructor(put_in_reg, [16], 1)
		18: ImmShift	match_some(15)
		19: ImmShift	constructor(negate_imm_shift, [13, 18], 2)
		22: Option(InstOutput)	some(30)
		26: ALUOp	make_variant(ALUOp::RotR, [])
		29: ValueRegs	constructor(value_reg, [40], 1)
		30: InstOutput	constructor(output, [29], 2)
		35: Type	const_prim(I64)
		36: WritableReg	constructor(temp_writable_reg, [35], 1)
		37: OperandSize	constructor(operand_size, [13], 2)
		38: MInst	make_variant(MInst::AluRRImmShift, [26, 37, 36, 17, 19])
		39: Unit	constructor(emit, [38], 3)
		40: Reg	constructor(writable_reg_to_reg, [36], 0)
	]
	constraints = [
		3:	some
		5:	const_prim(I64)
		7:	some
		10:	some
		12:	some
		15:	some
	]
	result = 22
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1538
		../../codegen/src/isa/aarch64/inst.isle line 2762
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 1885
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option((Value, Value))	extractor(rotl, 6)
		8: (Value, Value)	match_some(7)
		9: Value	match_tuple(8, 1)
		10: Option(Inst)	extractor(def_inst, 9)
		11: Inst	match_some(10)
		12: Option(Imm64)	extractor(iconst, 11)
		13: Type	const_prim(I32)
		14: Imm64	match_some(12)
		15: Option(ImmShift)	constructor(imm_shift_from_imm64, [13, 14], 0)
		16: Value	match_tuple(8, 0)
		17: Reg	constructor(put_in_reg, [16], 1)
		18: ImmShift	match_some(15)
		19: ImmShift	constructor(negate_imm_shift, [13, 18], 2)
		22: Option(InstOutput)	some(30)
		26: ALUOp	make_variant(ALUOp::RotR, [])
		29: ValueRegs	constructor(value_reg, [40], 1)
		30: InstOutput	constructor(output, [29], 2)
		35: Type	const_prim(I64)
		36: WritableReg	constructor(temp_writable_reg, [35], 1)
		37: OperandSize	constructor(operand_size, [13], 2)
		38: MInst	make_variant(MInst::AluRRImmShift, [26, 37, 36, 17, 19])
		39: Unit	constructor(emit, [38], 3)
		40: Reg	constructor(writable_reg_to_reg, [36], 0)
	]
	constraints = [
		3:	some
		5:	const_prim(I32)
		7:	some
		10:	some
		12:	some
		15:	some
	]
	result = 22
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1532
		../../codegen/src/isa/aarch64/inst.isle line 2445
		../../codegen/src/isa/aarch64/inst.isle line 2759
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 1892
		../../codegen/src/isa/aarch64/inst.isle line 1892
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option((Value, Value))	extractor(rotl, 6)
		8: (Value, Value)	match_some(7)
		9: Value	match_tuple(8, 1)
		10: ValueRegs	constructor(put_in_regs, [9], 1)
		11: usize	const_int(0, usize)
		12: Reg	constructor(value_regs_get, [10, 11], 2)
		13: Reg	constructor(zero_reg, [], 3)
		14: Type	const_prim(I64)
		16: Value	match_tuple(8, 0)
		17: Reg	constructor(put_in_reg, [16], 5)
		20: Option(InstOutput)	some(33)
		24: ALUOp	make_variant(ALUOp::Sub, [])
		29: ALUOp	make_variant(ALUOp::RotR, [])
		32: ValueRegs	constructor(value_reg, [53], 1)
		33: InstOutput	constructor(output, [32], 2)
		38: Type	const_prim(I64)
		39: WritableReg	constructor(temp_writable_reg, [38], 1)
		40: OperandSize	constructor(operand_size, [14], 2)
		41: MInst	make_variant(MInst::AluRRR, [24, 40, 39, 13, 12])
		42: Unit	constructor(emit, [41], 3)
		43: Reg	constructor(writable_reg_to_reg, [39], 0)
		48: Type	const_prim(I64)
		49: WritableReg	constructor(temp_writable_reg, [48], 1)
		50: OperandSize	constructor(operand_size, [14], 2)
		51: MInst	make_variant(MInst::AluRRR, [29, 50, 49, 17, 43])
		52: Unit	constructor(emit, [51], 3)
		53: Reg	constructor(writable_reg_to_reg, [49], 0)
	]
	constraints = [
		3:	some
		5:	const_prim(I64)
		7:	some
	]
	result = 20
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1526
		../../codegen/src/isa/aarch64/inst.isle line 2445
		../../codegen/src/isa/aarch64/inst.isle line 2759
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 1892
		../../codegen/src/isa/aarch64/inst.isle line 1892
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option((Value, Value))	extractor(rotl, 6)
		8: (Value, Value)	match_some(7)
		9: Value	match_tuple(8, 1)
		10: ValueRegs	constructor(put_in_regs, [9], 1)
		11: usize	const_int(0, usize)
		12: Reg	constructor(value_regs_get, [10, 11], 2)
		13: Reg	constructor(zero_reg, [], 3)
		14: Type	const_prim(I32)
		16: Value	match_tuple(8, 0)
		17: Reg	constructor(put_in_reg, [16], 5)
		20: Option(InstOutput)	some(33)
		24: ALUOp	make_variant(ALUOp::Sub, [])
		29: ALUOp	make_variant(ALUOp::RotR, [])
		32: ValueRegs	constructor(value_reg, [53], 1)
		33: InstOutput	constructor(output, [32], 2)
		38: Type	const_prim(I64)
		39: WritableReg	constructor(temp_writable_reg, [38], 1)
		40: OperandSize	constructor(operand_size, [14], 2)
		41: MInst	make_variant(MInst::AluRRR, [24, 40, 39, 13, 12])
		42: Unit	constructor(emit, [41], 3)
		43: Reg	constructor(writable_reg_to_reg, [39], 0)
		48: Type	const_prim(I64)
		49: WritableReg	constructor(temp_writable_reg, [48], 1)
		50: OperandSize	constructor(operand_size, [14], 2)
		51: MInst	make_variant(MInst::AluRRR, [29, 50, 49, 17, 43])
		52: Unit	constructor(emit, [51], 3)
		53: Reg	constructor(writable_reg_to_reg, [49], 0)
	]
	constraints = [
		3:	some
		5:	const_prim(I32)
		7:	some
	]
	result = 20
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1513
		../../codegen/src/isa/aarch64/lower.isle line 1626
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 2667
		../../codegen/src/isa/aarch64/inst.isle line 2674
		../../codegen/src/isa/aarch64/inst.isle line 2699
		../../codegen/src/isa/aarch64/inst.isle line 1885
		../../codegen/src/isa/aarch64/inst.isle line 1885
		../../codegen/src/isa/aarch64/inst.isle line 1892
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(fits_in_16, 5)
		7: Inst	match_tuple(4, 1)
		8: Option((Value, Value))	extractor(rotl, 7)
		9: (Value, Value)	match_some(8)
		10: Value	match_tuple(9, 1)
		11: Option(Inst)	extractor(def_inst, 10)
		12: Inst	match_some(11)
		13: Option(Imm64)	extractor(iconst, 12)
		14: Type	match_some(6)
		15: Imm64	match_some(13)
		16: Option(ImmShift)	constructor(imm_shift_from_imm64, [14, 15], 0)
		17: Value	match_tuple(9, 0)
		18: Reg	constructor(put_in_reg_zext32, [17], 1)
		19: ImmShift	match_some(16)
		20: ImmShift	constructor(negate_imm_shift, [14, 19], 2)
		23: Option(InstOutput)	some(34)
		27: Type	const_prim(I32)
		29: ImmShift	constructor(rotr_opposite_amount, [14, 20], 2)
		33: ValueRegs	constructor(value_reg, [79], 1)
		34: InstOutput	constructor(output, [33], 2)
		38: ALUOp	make_variant(ALUOp::Lsr, [])
		43: ALUOp	make_variant(ALUOp::Lsl, [])
		48: ALUOp	make_variant(ALUOp::Orr, [])
		54: Type	const_prim(I64)
		55: WritableReg	constructor(temp_writable_reg, [54], 1)
		56: OperandSize	constructor(operand_size, [27], 2)
		57: MInst	make_variant(MInst::AluRRImmShift, [38, 56, 55, 18, 20])
		58: Unit	constructor(emit, [57], 3)
		59: Reg	constructor(writable_reg_to_reg, [55], 0)
		64: Type	const_prim(I64)
		65: WritableReg	constructor(temp_writable_reg, [64], 1)
		66: OperandSize	constructor(operand_size, [27], 2)
		67: MInst	make_variant(MInst::AluRRImmShift, [43, 66, 65, 18, 29])
		68: Unit	constructor(emit, [67], 3)
		69: Reg	constructor(writable_reg_to_reg, [65], 0)
		74: Type	const_prim(I64)
		75: WritableReg	constructor(temp_writable_reg, [74], 1)
		76: OperandSize	constructor(operand_size, [27], 2)
		77: MInst	make_variant(MInst::AluRRR, [48, 76, 75, 69, 59])
		78: Unit	constructor(emit, [77], 3)
		79: Reg	constructor(writable_reg_to_reg, [75], 0)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
		11:	some
		13:	some
		16:	some
	]
	result = 23
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1507
		../../codegen/src/isa/aarch64/inst.isle line 2445
		../../codegen/src/isa/aarch64/lower.isle line 1605
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 1892
		../../codegen/src/isa/aarch64/inst.isle line 2716
		../../codegen/src/isa/aarch64/inst.isle line 2448
		../../codegen/src/isa/aarch64/inst.isle line 2445
		../../codegen/src/isa/aarch64/inst.isle line 2664
		../../codegen/src/isa/aarch64/inst.isle line 2671
		../../codegen/src/isa/aarch64/inst.isle line 2699
		../../codegen/src/isa/aarch64/inst.isle line 1878
		../../codegen/src/isa/aarch64/inst.isle line 1996
		../../codegen/src/isa/aarch64/inst.isle line 1892
		../../codegen/src/isa/aarch64/inst.isle line 1892
		../../codegen/src/isa/aarch64/inst.isle line 1892
		../../codegen/src/isa/aarch64/inst.isle line 1892
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(fits_in_16, 5)
		7: Inst	match_tuple(4, 1)
		8: Option((Value, Value))	extractor(rotl, 7)
		9: (Value, Value)	match_some(8)
		10: Value	match_tuple(9, 1)
		11: ValueRegs	constructor(put_in_regs, [10], 1)
		12: usize	const_int(0, usize)
		13: Reg	constructor(value_regs_get, [11, 12], 2)
		14: Reg	constructor(zero_reg, [], 3)
		15: Type	const_prim(I32)
		17: Value	match_tuple(9, 0)
		18: Reg	constructor(put_in_reg_zext32, [17], 5)
		19: Type	match_some(6)
		22: Option(InstOutput)	some(44)
		26: ALUOp	make_variant(ALUOp::Sub, [])
		31: ImmLogic	constructor(rotr_mask, [19], 1)
		32: Type	const_prim(I32)
		34: u8	constructor(ty_bits, [19], 0)
		35: Imm12	constructor(u8_into_imm12, [34], 3)
		37: Reg	constructor(zero_reg, [], 5)
		43: ValueRegs	constructor(value_reg, [144], 1)
		44: InstOutput	constructor(output, [43], 2)
		49: Type	const_prim(I64)
		50: WritableReg	constructor(temp_writable_reg, [49], 1)
		51: OperandSize	constructor(operand_size, [15], 2)
		52: MInst	make_variant(MInst::AluRRR, [26, 51, 50, 14, 13])
		53: Unit	constructor(emit, [52], 3)
		54: Reg	constructor(writable_reg_to_reg, [50], 0)
		58: ALUOp	make_variant(ALUOp::And, [])
		63: ALUOp	make_variant(ALUOp::Sub, [])
		68: ALUOp	make_variant(ALUOp::Sub, [])
		73: ALUOp	make_variant(ALUOp::Lsr, [])
		78: ALUOp	make_variant(ALUOp::Lsl, [])
		83: ALUOp	make_variant(ALUOp::Orr, [])
		89: Type	const_prim(I64)
		90: WritableReg	constructor(temp_writable_reg, [89], 1)
		91: OperandSize	constructor(operand_size, [32], 2)
		92: MInst	make_variant(MInst::AluRRImmLogic, [58, 91, 90, 54, 31])
		93: Unit	constructor(emit, [92], 3)
		94: Reg	constructor(writable_reg_to_reg, [90], 0)
		99: Type	const_prim(I64)
		100: WritableReg	constructor(temp_writable_reg, [99], 1)
		101: OperandSize	constructor(operand_size, [32], 2)
		102: MInst	make_variant(MInst::AluRRImm12, [63, 101, 100, 94, 35])
		103: Unit	constructor(emit, [102], 3)
		104: Reg	constructor(writable_reg_to_reg, [100], 0)
		109: Type	const_prim(I64)
		110: WritableReg	constructor(temp_writable_reg, [109], 1)
		111: OperandSize	constructor(operand_size, [32], 2)
		112: MInst	make_variant(MInst::AluRRR, [68, 111, 110, 37, 104])
		113: Unit	constructor(emit, [112], 3)
		114: Reg	constructor(writable_reg_to_reg, [110], 0)
		119: Type	const_prim(I64)
		120: WritableReg	constructor(temp_writable_reg, [119], 1)
		121: OperandSize	constructor(operand_size, [32], 2)
		122: MInst	make_variant(MInst::AluRRR, [73, 121, 120, 18, 94])
		123: Unit	constructor(emit, [122], 3)
		124: Reg	constructor(writable_reg_to_reg, [120], 0)
		129: Type	const_prim(I64)
		130: WritableReg	constructor(temp_writable_reg, [129], 1)
		131: OperandSize	constructor(operand_size, [32], 2)
		132: MInst	make_variant(MInst::AluRRR, [78, 131, 130, 18, 114])
		133: Unit	constructor(emit, [132], 3)
		134: Reg	constructor(writable_reg_to_reg, [130], 0)
		139: Type	const_prim(I64)
		140: WritableReg	constructor(temp_writable_reg, [139], 1)
		141: OperandSize	constructor(operand_size, [32], 2)
		142: MInst	make_variant(MInst::AluRRR, [83, 141, 140, 134, 124])
		143: Unit	constructor(emit, [142], 3)
		144: Reg	constructor(writable_reg_to_reg, [140], 0)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
	]
	result = 22
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1471
		../../codegen/src/prelude_lower.isle line 77
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(ty_vec128, 5)
		7: Inst	match_tuple(4, 1)
		8: Option((Value, Value))	extractor(sshr, 7)
		9: (Value, Value)	match_some(8)
		10: Value	match_tuple(9, 1)
		11: Option(Inst)	extractor(def_inst, 10)
		12: Inst	match_some(11)
		13: Option(Imm64)	extractor(iconst, 12)
		14: Type	match_some(6)
		15: Imm64	match_some(13)
		16: u64	extractor(u64_from_imm64, 15)
		17: u8	constructor(shift_masked_imm, [14, 16], 0)
		18: Value	match_tuple(9, 0)
		20: Option(InstOutput)	some(23)
		22: ValueRegs	constructor(put_in_regs, [18], 1)
		23: InstOutput	constructor(output, [22], 2)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
		11:	some
		13:	some
		17:	const_int(0)
	]
	result = 20
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1469
		../../codegen/src/isa/aarch64/inst.isle line 2754
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 1968
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(ty_vec128, 5)
		7: Inst	match_tuple(4, 1)
		8: Option((Value, Value))	extractor(sshr, 7)
		9: (Value, Value)	match_some(8)
		10: Value	match_tuple(9, 1)
		11: Option(Inst)	extractor(def_inst, 10)
		12: Inst	match_some(11)
		13: Option(Imm64)	extractor(iconst, 12)
		14: Value	match_tuple(9, 0)
		15: Reg	constructor(put_in_reg, [14], 1)
		16: Type	match_some(6)
		17: VectorSize	constructor(vector_size, [16], 2)
		18: Imm64	match_some(13)
		19: u64	extractor(u64_from_imm64, 18)
		20: u8	constructor(shift_masked_imm, [16, 19], 0)
		23: Option(InstOutput)	some(31)
		27: VecShiftImmOp	make_variant(VecShiftImmOp::Sshr, [])
		30: ValueRegs	constructor(value_reg, [40], 1)
		31: InstOutput	constructor(output, [30], 2)
		36: Type	const_prim(I8X16)
		37: WritableReg	constructor(temp_writable_reg, [36], 1)
		38: MInst	make_variant(MInst::VecShiftImm, [27, 37, 15, 17, 20])
		39: Unit	constructor(emit, [38], 2)
		40: Reg	constructor(writable_reg_to_reg, [37], 0)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
		11:	some
		13:	some
	]
	result = 23
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1464
		../../codegen/src/isa/aarch64/inst.isle line 2716
		../../codegen/src/isa/aarch64/inst.isle line 2445
		../../codegen/src/isa/aarch64/inst.isle line 1975
		../../codegen/src/isa/aarch64/inst.isle line 2738
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 1878
		../../codegen/src/isa/aarch64/inst.isle line 1892
		../../codegen/src/isa/aarch64/inst.isle line 1899
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(ty_vec128, 5)
		7: Inst	match_tuple(4, 1)
		8: Option((Value, Value))	extractor(sshr, 7)
		9: Type	match_some(6)
		10: VectorSize	constructor(vector_size, [9], 1)
		11: (Value, Value)	match_some(8)
		12: Value	match_tuple(11, 1)
		13: Reg	constructor(put_in_reg, [12], 2)
		14: ImmLogic	constructor(shift_mask, [9], 3)
		15: Type	const_prim(I32)
		17: Reg	constructor(zero_reg, [], 5)
		18: Type	const_prim(I64)
		21: Value	match_tuple(11, 0)
		22: Reg	constructor(put_in_reg, [21], 8)
		25: Option(InstOutput)	some(50)
		29: ALUOp	make_variant(ALUOp::And, [])
		34: ALUOp	make_variant(ALUOp::Sub, [])
		38: Type	const_prim(I8X16)
		39: WritableReg	constructor(temp_writable_reg, [38], 1)
		40: MInst	make_variant(MInst::VecDup, [39, 70, 10])
		41: Unit	constructor(emit, [40], 2)
		42: Reg	constructor(writable_reg_to_reg, [39], 0)
		46: VecALUOp	make_variant(VecALUOp::Sshl, [])
		49: ValueRegs	constructor(value_reg, [79], 1)
		50: InstOutput	constructor(output, [49], 2)
		55: Type	const_prim(I64)
		56: WritableReg	constructor(temp_writable_reg, [55], 1)
		57: OperandSize	constructor(operand_size, [15], 2)
		58: MInst	make_variant(MInst::AluRRImmLogic, [29, 57, 56, 13, 14])
		59: Unit	constructor(emit, [58], 3)
		60: Reg	constructor(writable_reg_to_reg, [56], 0)
		65: Type	const_prim(I64)
		66: WritableReg	constructor(temp_writable_reg, [65], 1)
		67: OperandSize	constructor(operand_size, [18], 2)
		68: MInst	make_variant(MInst::AluRRR, [34, 67, 66, 17, 60])
		69: Unit	constructor(emit, [68], 3)
		70: Reg	constructor(writable_reg_to_reg, [66], 0)
		75: Type	const_prim(I8X16)
		76: WritableReg	constructor(temp_writable_reg, [75], 1)
		77: MInst	make_variant(MInst::VecRRR, [46, 76, 22, 42, 10])
		78: Unit	constructor(emit, [77], 2)
		79: Reg	constructor(writable_reg_to_reg, [76], 0)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
	]
	result = 25
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1455
		../../codegen/src/isa/aarch64/lower.isle line 1486
		../../codegen/src/isa/aarch64/inst.isle line 2664
		../../codegen/src/isa/aarch64/inst.isle line 2657
		../../codegen/src/isa/aarch64/inst.isle line 2691
		../../codegen/src/isa/aarch64/inst.isle line 2674
		../../codegen/src/isa/aarch64/inst.isle line 2671
		../../codegen/src/isa/aarch64/inst.isle line 2660
		../../codegen/src/isa/aarch64/inst.isle line 2699
		../../codegen/src/isa/aarch64/inst.isle line 2355
		../../codegen/src/isa/aarch64/inst.isle line 2369
		../../codegen/src/isa/aarch64/inst.isle line 2369
		../../codegen/src/isa/aarch64/inst.isle line 1892
		../../codegen/src/isa/aarch64/inst.isle line 1892
		../../codegen/src/isa/aarch64/inst.isle line 1892
		../../codegen/src/isa/aarch64/inst.isle line 1885
		../../codegen/src/isa/aarch64/inst.isle line 1892
		../../codegen/src/isa/aarch64/inst.isle line 1885
		../../codegen/src/isa/aarch64/inst.isle line 1892
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option((Value, Value))	extractor(sshr, 6)
		8: (Value, Value)	match_some(7)
		9: Value	match_tuple(8, 0)
		10: ValueRegs	constructor(put_in_regs, [9], 1)
		11: Value	match_tuple(8, 1)
		12: ValueRegs	constructor(put_in_regs, [11], 2)
		13: usize	const_int(0, usize)
		14: Reg	constructor(value_regs_get, [12, 13], 3)
		16: InstOutput	constructor(output, [45], 5)
		17: Option(InstOutput)	some(16)
		20: usize	const_int(0, usize)
		21: Reg	constructor(value_regs_get, [10, 20], 1)
		22: usize	const_int(1, usize)
		23: Reg	constructor(value_regs_get, [10, 22], 2)
		24: Type	const_prim(I64)
		27: Reg	constructor(zero_reg, [], 5)
		28: Type	const_prim(I32)
		30: u8	const_int(1, u8)
		31: ImmShift	constructor(imm_shift_from_u8, [30], 7)
		34: u8	const_int(63, u8)
		35: ImmShift	constructor(imm_shift_from_u8, [34], 10)
		38: u64	const_int(64, u64)
		39: ImmLogic	constructor(u64_into_imm_logic, [24, 38], 13)
		41: Cond	make_variant(Cond::Ne, [])
		44: ConsumesFlags	constructor(consumes_flags_concat, [96, 104], 17)
		45: ValueRegs	constructor(with_flags, [88, 44], 18)
		49: ALUOp	make_variant(ALUOp::Lsr, [])
		54: ALUOp	make_variant(ALUOp::Asr, [])
		59: ALUOp	make_variant(ALUOp::OrrNot, [])
		64: ALUOp	make_variant(ALUOp::Lsl, [])
		69: ALUOp	make_variant(ALUOp::Lsl, [])
		74: ALUOp	make_variant(ALUOp::Asr, [])
		79: ALUOp	make_variant(ALUOp::Orr, [])
		84: OperandSize	constructor(operand_size, [24], 1)
		85: WritableReg	constructor(writable_zero_reg, [], 2)
		86: ALUOp	make_variant(ALUOp::AndS, [])
		87: MInst	make_variant(MInst::AluRRImmLogic, [86, 84, 85, 14, 39])
		88: ProducesFlags	make_variant(ProducesFlags::ProducesFlagsSideEffect, [87])
		92: Type	const_prim(I64)
		93: WritableReg	constructor(temp_writable_reg, [92], 1)
		94: MInst	make_variant(MInst::CSel, [93, 41, 124, 174])
		95: Reg	constructor(writable_reg_to_reg, [93], 0)
		96: ConsumesFlags	make_variant(ConsumesFlags::ConsumesFlagsReturnsReg, [94, 95])
		100: Type	const_prim(I64)
		101: WritableReg	constructor(temp_writable_reg, [100], 1)
		102: MInst	make_variant(MInst::CSel, [101, 41, 164, 124])
		103: Reg	constructor(writable_reg_to_reg, [101], 0)
		104: ConsumesFlags	make_variant(ConsumesFlags::ConsumesFlagsReturnsReg, [102, 103])
		109: Type	const_prim(I64)
		110: WritableReg	constructor(temp_writable_reg, [109], 1)
		111: OperandSize	constructor(operand_size, [24], 2)
		112: MInst	make_variant(MInst::AluRRR, [49, 111, 110, 21, 14])
		113: Unit	constructor(emit, [112], 3)
		114: Reg	constructor(writable_reg_to_reg, [110], 0)
		119: Type	const_prim(I64)
		120: WritableReg	constructor(temp_writable_reg, [119], 1)
		121: OperandSize	constructor(operand_size, [24], 2)
		122: MInst	make_variant(MInst::AluRRR, [54, 121, 120, 23, 14])
		123: Unit	constructor(emit, [122], 3)
		124: Reg	constructor(writable_reg_to_reg, [120], 0)
		129: Type	const_prim(I64)
		130: WritableReg	constructor(temp_writable_reg, [129], 1)
		131: OperandSize	constructor(operand_size, [28], 2)
		132: MInst	make_variant(MInst::AluRRR, [59, 131, 130, 27, 14])
		133: Unit	constructor(emit, [132], 3)
		134: Reg	constructor(writable_reg_to_reg, [130], 0)
		139: Type	const_prim(I64)
		140: WritableReg	constructor(temp_writable_reg, [139], 1)
		141: OperandSize	constructor(operand_size, [24], 2)
		142: MInst	make_variant(MInst::AluRRImmShift, [64, 141, 140, 23, 31])
		143: Unit	constructor(emit, [142], 3)
		144: Reg	constructor(writable_reg_to_reg, [140], 0)
		149: Type	const_prim(I64)
		150: WritableReg	constructor(temp_writable_reg, [149], 1)
		151: OperandSize	constructor(operand_size, [24], 2)
		152: MInst	make_variant(MInst::AluRRR, [69, 151, 150, 144, 134])
		153: Unit	constructor(emit, [152], 3)
		154: Reg	constructor(writable_reg_to_reg, [150], 0)
		159: Type	const_prim(I64)
		160: WritableReg	constructor(temp_writable_reg, [159], 1)
		161: OperandSize	constructor(operand_size, [24], 2)
		162: MInst	make_variant(MInst::AluRRImmShift, [74, 161, 160, 23, 35])
		163: Unit	constructor(emit, [162], 3)
		164: Reg	constructor(writable_reg_to_reg, [160], 0)
		169: Type	const_prim(I64)
		170: WritableReg	constructor(temp_writable_reg, [169], 1)
		171: OperandSize	constructor(operand_size, [24], 2)
		172: MInst	make_variant(MInst::AluRRR, [79, 171, 170, 114, 154])
		173: Unit	constructor(emit, [172], 3)
		174: Reg	constructor(writable_reg_to_reg, [170], 0)
	]
	constraints = [
		3:	some
		5:	const_prim(I128)
		7:	some
	]
	result = 17
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1451
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option((Value, Value))	extractor(sshr, 6)
		8: (Value, Value)	match_some(7)
		9: Value	match_tuple(8, 0)
		10: Reg	constructor(put_in_reg_sext64, [9], 1)
		11: ALUOp	make_variant(ALUOp::Asr, [])
		12: Type	const_prim(I64)
		13: Value	match_tuple(8, 1)
		14: Reg	constructor(do_shift, [11, 12, 10, 13], 2)
		16: Option(InstOutput)	some(19)
		18: ValueRegs	constructor(value_reg, [14], 1)
		19: InstOutput	constructor(output, [18], 2)
	]
	constraints = [
		3:	some
		5:	const_prim(I64)
		7:	some
	]
	result = 16
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1447
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(fits_in_32, 5)
		7: Inst	match_tuple(4, 1)
		8: Option((Value, Value))	extractor(sshr, 7)
		9: (Value, Value)	match_some(8)
		10: Value	match_tuple(9, 0)
		11: Reg	constructor(put_in_reg_sext32, [10], 1)
		12: ALUOp	make_variant(ALUOp::Asr, [])
		13: Type	match_some(6)
		14: Value	match_tuple(9, 1)
		15: Reg	constructor(do_shift, [12, 13, 11, 14], 2)
		17: Option(InstOutput)	some(20)
		19: ValueRegs	constructor(value_reg, [15], 1)
		20: InstOutput	constructor(output, [19], 2)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
	]
	result = 17
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1413
		../../codegen/src/prelude_lower.isle line 77
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(ty_vec128, 5)
		7: Inst	match_tuple(4, 1)
		8: Option((Value, Value))	extractor(ushr, 7)
		9: (Value, Value)	match_some(8)
		10: Value	match_tuple(9, 1)
		11: Option(Inst)	extractor(def_inst, 10)
		12: Inst	match_some(11)
		13: Option(Imm64)	extractor(iconst, 12)
		14: Type	match_some(6)
		15: Imm64	match_some(13)
		16: u64	extractor(u64_from_imm64, 15)
		17: u8	constructor(shift_masked_imm, [14, 16], 0)
		18: Value	match_tuple(9, 0)
		20: Option(InstOutput)	some(23)
		22: ValueRegs	constructor(put_in_regs, [18], 1)
		23: InstOutput	constructor(output, [22], 2)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
		11:	some
		13:	some
		17:	const_int(0)
	]
	result = 20
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1411
		../../codegen/src/isa/aarch64/inst.isle line 2750
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 1968
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(ty_vec128, 5)
		7: Inst	match_tuple(4, 1)
		8: Option((Value, Value))	extractor(ushr, 7)
		9: (Value, Value)	match_some(8)
		10: Value	match_tuple(9, 1)
		11: Option(Inst)	extractor(def_inst, 10)
		12: Inst	match_some(11)
		13: Option(Imm64)	extractor(iconst, 12)
		14: Value	match_tuple(9, 0)
		15: Reg	constructor(put_in_reg, [14], 1)
		16: Type	match_some(6)
		17: VectorSize	constructor(vector_size, [16], 2)
		18: Imm64	match_some(13)
		19: u64	extractor(u64_from_imm64, 18)
		20: u8	constructor(shift_masked_imm, [16, 19], 0)
		23: Option(InstOutput)	some(31)
		27: VecShiftImmOp	make_variant(VecShiftImmOp::Ushr, [])
		30: ValueRegs	constructor(value_reg, [40], 1)
		31: InstOutput	constructor(output, [30], 2)
		36: Type	const_prim(I8X16)
		37: WritableReg	constructor(temp_writable_reg, [36], 1)
		38: MInst	make_variant(MInst::VecShiftImm, [27, 37, 15, 17, 20])
		39: Unit	constructor(emit, [38], 2)
		40: Reg	constructor(writable_reg_to_reg, [37], 0)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
		11:	some
		13:	some
	]
	result = 23
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1406
		../../codegen/src/isa/aarch64/inst.isle line 2716
		../../codegen/src/isa/aarch64/inst.isle line 2445
		../../codegen/src/isa/aarch64/inst.isle line 1975
		../../codegen/src/isa/aarch64/inst.isle line 2742
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 1878
		../../codegen/src/isa/aarch64/inst.isle line 1892
		../../codegen/src/isa/aarch64/inst.isle line 1899
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(ty_vec128, 5)
		7: Inst	match_tuple(4, 1)
		8: Option((Value, Value))	extractor(ushr, 7)
		9: Type	match_some(6)
		10: VectorSize	constructor(vector_size, [9], 1)
		11: (Value, Value)	match_some(8)
		12: Value	match_tuple(11, 1)
		13: Reg	constructor(put_in_reg, [12], 2)
		14: ImmLogic	constructor(shift_mask, [9], 3)
		15: Type	const_prim(I32)
		17: Reg	constructor(zero_reg, [], 5)
		18: Type	const_prim(I64)
		21: Value	match_tuple(11, 0)
		22: Reg	constructor(put_in_reg, [21], 8)
		25: Option(InstOutput)	some(50)
		29: ALUOp	make_variant(ALUOp::And, [])
		34: ALUOp	make_variant(ALUOp::Sub, [])
		38: Type	const_prim(I8X16)
		39: WritableReg	constructor(temp_writable_reg, [38], 1)
		40: MInst	make_variant(MInst::VecDup, [39, 70, 10])
		41: Unit	constructor(emit, [40], 2)
		42: Reg	constructor(writable_reg_to_reg, [39], 0)
		46: VecALUOp	make_variant(VecALUOp::Ushl, [])
		49: ValueRegs	constructor(value_reg, [79], 1)
		50: InstOutput	constructor(output, [49], 2)
		55: Type	const_prim(I64)
		56: WritableReg	constructor(temp_writable_reg, [55], 1)
		57: OperandSize	constructor(operand_size, [15], 2)
		58: MInst	make_variant(MInst::AluRRImmLogic, [29, 57, 56, 13, 14])
		59: Unit	constructor(emit, [58], 3)
		60: Reg	constructor(writable_reg_to_reg, [56], 0)
		65: Type	const_prim(I64)
		66: WritableReg	constructor(temp_writable_reg, [65], 1)
		67: OperandSize	constructor(operand_size, [18], 2)
		68: MInst	make_variant(MInst::AluRRR, [34, 67, 66, 17, 60])
		69: Unit	constructor(emit, [68], 3)
		70: Reg	constructor(writable_reg_to_reg, [66], 0)
		75: Type	const_prim(I8X16)
		76: WritableReg	constructor(temp_writable_reg, [75], 1)
		77: MInst	make_variant(MInst::VecRRR, [46, 76, 22, 42, 10])
		78: Unit	constructor(emit, [77], 2)
		79: Reg	constructor(writable_reg_to_reg, [76], 0)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
	]
	result = 25
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1398
		../../codegen/src/isa/aarch64/lower.isle line 1427
		../../codegen/src/isa/aarch64/inst.isle line 2664
		../../codegen/src/isa/aarch64/inst.isle line 2664
		../../codegen/src/isa/aarch64/inst.isle line 2691
		../../codegen/src/isa/aarch64/inst.isle line 2674
		../../codegen/src/isa/aarch64/inst.isle line 2671
		../../codegen/src/isa/aarch64/inst.isle line 2699
		../../codegen/src/isa/aarch64/inst.isle line 2355
		../../codegen/src/isa/aarch64/inst.isle line 2369
		../../codegen/src/isa/aarch64/inst.isle line 2369
		../../codegen/src/isa/aarch64/inst.isle line 1892
		../../codegen/src/isa/aarch64/inst.isle line 1892
		../../codegen/src/isa/aarch64/inst.isle line 1892
		../../codegen/src/isa/aarch64/inst.isle line 1885
		../../codegen/src/isa/aarch64/inst.isle line 1892
		../../codegen/src/isa/aarch64/inst.isle line 1892
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option((Value, Value))	extractor(ushr, 6)
		8: (Value, Value)	match_some(7)
		9: Value	match_tuple(8, 0)
		10: ValueRegs	constructor(put_in_regs, [9], 1)
		11: Value	match_tuple(8, 1)
		12: ValueRegs	constructor(put_in_regs, [11], 2)
		13: usize	const_int(0, usize)
		14: Reg	constructor(value_regs_get, [12, 13], 3)
		16: InstOutput	constructor(output, [43], 5)
		17: Option(InstOutput)	some(16)
		20: usize	const_int(0, usize)
		21: Reg	constructor(value_regs_get, [10, 20], 1)
		22: usize	const_int(1, usize)
		23: Reg	constructor(value_regs_get, [10, 22], 2)
		24: Type	const_prim(I64)
		27: Reg	constructor(zero_reg, [], 5)
		28: Type	const_prim(I32)
		30: u8	const_int(1, u8)
		31: ImmShift	constructor(imm_shift_from_u8, [30], 7)
		35: u64	const_int(64, u64)
		36: ImmLogic	constructor(u64_into_imm_logic, [24, 35], 11)
		38: Cond	make_variant(Cond::Ne, [])
		40: Reg	constructor(zero_reg, [], 14)
		42: ConsumesFlags	constructor(consumes_flags_concat, [89, 97], 16)
		43: ValueRegs	constructor(with_flags, [81, 42], 17)
		47: ALUOp	make_variant(ALUOp::Lsr, [])
		52: ALUOp	make_variant(ALUOp::Lsr, [])
		57: ALUOp	make_variant(ALUOp::OrrNot, [])
		62: ALUOp	make_variant(ALUOp::Lsl, [])
		67: ALUOp	make_variant(ALUOp::Lsl, [])
		72: ALUOp	make_variant(ALUOp::Orr, [])
		77: OperandSize	constructor(operand_size, [24], 1)
		78: WritableReg	constructor(writable_zero_reg, [], 2)
		79: ALUOp	make_variant(ALUOp::AndS, [])
		80: MInst	make_variant(MInst::AluRRImmLogic, [79, 77, 78, 14, 36])
		81: ProducesFlags	make_variant(ProducesFlags::ProducesFlagsSideEffect, [80])
		85: Type	const_prim(I64)
		86: WritableReg	constructor(temp_writable_reg, [85], 1)
		87: MInst	make_variant(MInst::CSel, [86, 38, 117, 157])
		88: Reg	constructor(writable_reg_to_reg, [86], 0)
		89: ConsumesFlags	make_variant(ConsumesFlags::ConsumesFlagsReturnsReg, [87, 88])
		93: Type	const_prim(I64)
		94: WritableReg	constructor(temp_writable_reg, [93], 1)
		95: MInst	make_variant(MInst::CSel, [94, 38, 40, 117])
		96: Reg	constructor(writable_reg_to_reg, [94], 0)
		97: ConsumesFlags	make_variant(ConsumesFlags::ConsumesFlagsReturnsReg, [95, 96])
		102: Type	const_prim(I64)
		103: WritableReg	constructor(temp_writable_reg, [102], 1)
		104: OperandSize	constructor(operand_size, [24], 2)
		105: MInst	make_variant(MInst::AluRRR, [47, 104, 103, 21, 14])
		106: Unit	constructor(emit, [105], 3)
		107: Reg	constructor(writable_reg_to_reg, [103], 0)
		112: Type	const_prim(I64)
		113: WritableReg	constructor(temp_writable_reg, [112], 1)
		114: OperandSize	constructor(operand_size, [24], 2)
		115: MInst	make_variant(MInst::AluRRR, [52, 114, 113, 23, 14])
		116: Unit	constructor(emit, [115], 3)
		117: Reg	constructor(writable_reg_to_reg, [113], 0)
		122: Type	const_prim(I64)
		123: WritableReg	constructor(temp_writable_reg, [122], 1)
		124: OperandSize	constructor(operand_size, [28], 2)
		125: MInst	make_variant(MInst::AluRRR, [57, 124, 123, 27, 14])
		126: Unit	constructor(emit, [125], 3)
		127: Reg	constructor(writable_reg_to_reg, [123], 0)
		132: Type	const_prim(I64)
		133: WritableReg	constructor(temp_writable_reg, [132], 1)
		134: OperandSize	constructor(operand_size, [24], 2)
		135: MInst	make_variant(MInst::AluRRImmShift, [62, 134, 133, 23, 31])
		136: Unit	constructor(emit, [135], 3)
		137: Reg	constructor(writable_reg_to_reg, [133], 0)
		142: Type	const_prim(I64)
		143: WritableReg	constructor(temp_writable_reg, [142], 1)
		144: OperandSize	constructor(operand_size, [24], 2)
		145: MInst	make_variant(MInst::AluRRR, [67, 144, 143, 137, 127])
		146: Unit	constructor(emit, [145], 3)
		147: Reg	constructor(writable_reg_to_reg, [143], 0)
		152: Type	const_prim(I64)
		153: WritableReg	constructor(temp_writable_reg, [152], 1)
		154: OperandSize	constructor(operand_size, [24], 2)
		155: MInst	make_variant(MInst::AluRRR, [72, 154, 153, 107, 147])
		156: Unit	constructor(emit, [155], 3)
		157: Reg	constructor(writable_reg_to_reg, [153], 0)
	]
	constraints = [
		3:	some
		5:	const_prim(I128)
		7:	some
	]
	result = 17
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1394
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option((Value, Value))	extractor(ushr, 6)
		8: (Value, Value)	match_some(7)
		9: Value	match_tuple(8, 0)
		10: Reg	constructor(put_in_reg_zext64, [9], 1)
		11: ALUOp	make_variant(ALUOp::Lsr, [])
		12: Type	const_prim(I64)
		13: Value	match_tuple(8, 1)
		14: Reg	constructor(do_shift, [11, 12, 10, 13], 2)
		16: Option(InstOutput)	some(19)
		18: ValueRegs	constructor(value_reg, [14], 1)
		19: InstOutput	constructor(output, [18], 2)
	]
	constraints = [
		3:	some
		5:	const_prim(I64)
		7:	some
	]
	result = 16
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1390
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(fits_in_32, 5)
		7: Inst	match_tuple(4, 1)
		8: Option((Value, Value))	extractor(ushr, 7)
		9: (Value, Value)	match_some(8)
		10: Value	match_tuple(9, 0)
		11: Reg	constructor(put_in_reg_zext32, [10], 1)
		12: ALUOp	make_variant(ALUOp::Lsr, [])
		13: Type	match_some(6)
		14: Value	match_tuple(9, 1)
		15: Reg	constructor(do_shift, [12, 13, 11, 14], 2)
		17: Option(InstOutput)	some(20)
		19: ValueRegs	constructor(value_reg, [15], 1)
		20: InstOutput	constructor(output, [19], 2)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
	]
	result = 17
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1342
		../../codegen/src/isa/aarch64/inst.isle line 2746
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 1968
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(ty_vec128, 5)
		7: Inst	match_tuple(4, 1)
		8: Option((Value, Value))	extractor(ishl, 7)
		9: (Value, Value)	match_some(8)
		10: Value	match_tuple(9, 1)
		11: Option(Inst)	extractor(def_inst, 10)
		12: Inst	match_some(11)
		13: Option(Imm64)	extractor(iconst, 12)
		14: Value	match_tuple(9, 0)
		15: Reg	constructor(put_in_reg, [14], 1)
		16: Type	match_some(6)
		17: VectorSize	constructor(vector_size, [16], 2)
		18: Imm64	match_some(13)
		19: u64	extractor(u64_from_imm64, 18)
		20: u8	constructor(shift_masked_imm, [16, 19], 0)
		23: Option(InstOutput)	some(31)
		27: VecShiftImmOp	make_variant(VecShiftImmOp::Shl, [])
		30: ValueRegs	constructor(value_reg, [40], 1)
		31: InstOutput	constructor(output, [30], 2)
		36: Type	const_prim(I8X16)
		37: WritableReg	constructor(temp_writable_reg, [36], 1)
		38: MInst	make_variant(MInst::VecShiftImm, [27, 37, 15, 17, 20])
		39: Unit	constructor(emit, [38], 2)
		40: Reg	constructor(writable_reg_to_reg, [37], 0)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
		11:	some
		13:	some
	]
	result = 23
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1337
		../../codegen/src/isa/aarch64/inst.isle line 2716
		../../codegen/src/isa/aarch64/inst.isle line 1975
		../../codegen/src/isa/aarch64/inst.isle line 2738
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 1878
		../../codegen/src/isa/aarch64/inst.isle line 1899
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(ty_vec128, 5)
		7: Inst	match_tuple(4, 1)
		8: Option((Value, Value))	extractor(ishl, 7)
		9: Type	match_some(6)
		10: VectorSize	constructor(vector_size, [9], 1)
		11: (Value, Value)	match_some(8)
		12: Value	match_tuple(11, 1)
		13: Reg	constructor(put_in_reg, [12], 2)
		14: ImmLogic	constructor(shift_mask, [9], 3)
		15: Type	const_prim(I32)
		18: Value	match_tuple(11, 0)
		19: Reg	constructor(put_in_reg, [18], 6)
		22: Option(InstOutput)	some(42)
		26: ALUOp	make_variant(ALUOp::And, [])
		30: Type	const_prim(I8X16)
		31: WritableReg	constructor(temp_writable_reg, [30], 1)
		32: MInst	make_variant(MInst::VecDup, [31, 52, 10])
		33: Unit	constructor(emit, [32], 2)
		34: Reg	constructor(writable_reg_to_reg, [31], 0)
		38: VecALUOp	make_variant(VecALUOp::Sshl, [])
		41: ValueRegs	constructor(value_reg, [61], 1)
		42: InstOutput	constructor(output, [41], 2)
		47: Type	const_prim(I64)
		48: WritableReg	constructor(temp_writable_reg, [47], 1)
		49: OperandSize	constructor(operand_size, [15], 2)
		50: MInst	make_variant(MInst::AluRRImmLogic, [26, 49, 48, 13, 14])
		51: Unit	constructor(emit, [50], 3)
		52: Reg	constructor(writable_reg_to_reg, [48], 0)
		57: Type	const_prim(I8X16)
		58: WritableReg	constructor(temp_writable_reg, [57], 1)
		59: MInst	make_variant(MInst::VecRRR, [38, 58, 19, 34, 10])
		60: Unit	constructor(emit, [59], 2)
		61: Reg	constructor(writable_reg_to_reg, [58], 0)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
	]
	result = 22
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1307
		../../codegen/src/isa/aarch64/lower.isle line 1320
		../../codegen/src/isa/aarch64/inst.isle line 2671
		../../codegen/src/isa/aarch64/inst.isle line 2671
		../../codegen/src/isa/aarch64/inst.isle line 2691
		../../codegen/src/isa/aarch64/inst.isle line 2667
		../../codegen/src/isa/aarch64/inst.isle line 2664
		../../codegen/src/isa/aarch64/inst.isle line 2699
		../../codegen/src/isa/aarch64/inst.isle line 2355
		../../codegen/src/isa/aarch64/inst.isle line 2369
		../../codegen/src/isa/aarch64/inst.isle line 2369
		../../codegen/src/isa/aarch64/inst.isle line 1892
		../../codegen/src/isa/aarch64/inst.isle line 1892
		../../codegen/src/isa/aarch64/inst.isle line 1892
		../../codegen/src/isa/aarch64/inst.isle line 1885
		../../codegen/src/isa/aarch64/inst.isle line 1892
		../../codegen/src/isa/aarch64/inst.isle line 1892
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option((Value, Value))	extractor(ishl, 6)
		8: (Value, Value)	match_some(7)
		9: Value	match_tuple(8, 0)
		10: ValueRegs	constructor(put_in_regs, [9], 1)
		11: Value	match_tuple(8, 1)
		12: ValueRegs	constructor(put_in_regs, [11], 2)
		13: usize	const_int(0, usize)
		14: Reg	constructor(value_regs_get, [12, 13], 3)
		16: InstOutput	constructor(output, [43], 5)
		17: Option(InstOutput)	some(16)
		20: usize	const_int(0, usize)
		21: Reg	constructor(value_regs_get, [10, 20], 1)
		22: usize	const_int(1, usize)
		23: Reg	constructor(value_regs_get, [10, 22], 2)
		24: Type	const_prim(I64)
		27: Reg	constructor(zero_reg, [], 5)
		28: Type	const_prim(I32)
		30: u8	const_int(1, u8)
		31: ImmShift	constructor(imm_shift_from_u8, [30], 7)
		35: u64	const_int(64, u64)
		36: ImmLogic	constructor(u64_into_imm_logic, [24, 35], 11)
		38: Reg	constructor(zero_reg, [], 13)
		39: Cond	make_variant(Cond::Ne, [])
		42: ConsumesFlags	constructor(consumes_flags_concat, [89, 97], 16)
		43: ValueRegs	constructor(with_flags, [81, 42], 17)
		47: ALUOp	make_variant(ALUOp::Lsl, [])
		52: ALUOp	make_variant(ALUOp::Lsl, [])
		57: ALUOp	make_variant(ALUOp::OrrNot, [])
		62: ALUOp	make_variant(ALUOp::Lsr, [])
		67: ALUOp	make_variant(ALUOp::Lsr, [])
		72: ALUOp	make_variant(ALUOp::Orr, [])
		77: OperandSize	constructor(operand_size, [24], 1)
		78: WritableReg	constructor(writable_zero_reg, [], 2)
		79: ALUOp	make_variant(ALUOp::AndS, [])
		80: MInst	make_variant(MInst::AluRRImmLogic, [79, 77, 78, 14, 36])
		81: ProducesFlags	make_variant(ProducesFlags::ProducesFlagsSideEffect, [80])
		85: Type	const_prim(I64)
		86: WritableReg	constructor(temp_writable_reg, [85], 1)
		87: MInst	make_variant(MInst::CSel, [86, 39, 38, 107])
		88: Reg	constructor(writable_reg_to_reg, [86], 0)
		89: ConsumesFlags	make_variant(ConsumesFlags::ConsumesFlagsReturnsReg, [87, 88])
		93: Type	const_prim(I64)
		94: WritableReg	constructor(temp_writable_reg, [93], 1)
		95: MInst	make_variant(MInst::CSel, [94, 39, 107, 157])
		96: Reg	constructor(writable_reg_to_reg, [94], 0)
		97: ConsumesFlags	make_variant(ConsumesFlags::ConsumesFlagsReturnsReg, [95, 96])
		102: Type	const_prim(I64)
		103: WritableReg	constructor(temp_writable_reg, [102], 1)
		104: OperandSize	constructor(operand_size, [24], 2)
		105: MInst	make_variant(MInst::AluRRR, [47, 104, 103, 21, 14])
		106: Unit	constructor(emit, [105], 3)
		107: Reg	constructor(writable_reg_to_reg, [103], 0)
		112: Type	const_prim(I64)
		113: WritableReg	constructor(temp_writable_reg, [112], 1)
		114: OperandSize	constructor(operand_size, [24], 2)
		115: MInst	make_variant(MInst::AluRRR, [52, 114, 113, 23, 14])
		116: Unit	constructor(emit, [115], 3)
		117: Reg	constructor(writable_reg_to_reg, [113], 0)
		122: Type	const_prim(I64)
		123: WritableReg	constructor(temp_writable_reg, [122], 1)
		124: OperandSize	constructor(operand_size, [28], 2)
		125: MInst	make_variant(MInst::AluRRR, [57, 124, 123, 27, 14])
		126: Unit	constructor(emit, [125], 3)
		127: Reg	constructor(writable_reg_to_reg, [123], 0)
		132: Type	const_prim(I64)
		133: WritableReg	constructor(temp_writable_reg, [132], 1)
		134: OperandSize	constructor(operand_size, [24], 2)
		135: MInst	make_variant(MInst::AluRRImmShift, [62, 134, 133, 21, 31])
		136: Unit	constructor(emit, [135], 3)
		137: Reg	constructor(writable_reg_to_reg, [133], 0)
		142: Type	const_prim(I64)
		143: WritableReg	constructor(temp_writable_reg, [142], 1)
		144: OperandSize	constructor(operand_size, [24], 2)
		145: MInst	make_variant(MInst::AluRRR, [67, 144, 143, 137, 127])
		146: Unit	constructor(emit, [145], 3)
		147: Reg	constructor(writable_reg_to_reg, [143], 0)
		152: Type	const_prim(I64)
		153: WritableReg	constructor(temp_writable_reg, [152], 1)
		154: OperandSize	constructor(operand_size, [24], 2)
		155: MInst	make_variant(MInst::AluRRR, [72, 154, 153, 117, 147])
		156: Unit	constructor(emit, [155], 3)
		157: Reg	constructor(writable_reg_to_reg, [153], 0)
	]
	constraints = [
		3:	some
		5:	const_prim(I128)
		7:	some
	]
	result = 17
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1303
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option((Value, Value))	extractor(ishl, 6)
		8: (Value, Value)	match_some(7)
		9: Value	match_tuple(8, 0)
		10: Reg	constructor(put_in_reg, [9], 1)
		11: ALUOp	make_variant(ALUOp::Lsl, [])
		12: Type	const_prim(I64)
		13: Value	match_tuple(8, 1)
		14: Reg	constructor(do_shift, [11, 12, 10, 13], 2)
		16: Option(InstOutput)	some(19)
		18: ValueRegs	constructor(value_reg, [14], 1)
		19: InstOutput	constructor(output, [18], 2)
	]
	constraints = [
		3:	some
		5:	const_prim(I64)
		7:	some
	]
	result = 16
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1299
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(fits_in_32, 5)
		7: Inst	match_tuple(4, 1)
		8: Option((Value, Value))	extractor(ishl, 7)
		9: (Value, Value)	match_some(8)
		10: Value	match_tuple(9, 0)
		11: Reg	constructor(put_in_reg, [10], 1)
		12: ALUOp	make_variant(ALUOp::Lsl, [])
		13: Type	match_some(6)
		14: Value	match_tuple(9, 1)
		15: Reg	constructor(do_shift, [12, 13, 11, 14], 2)
		17: Option(InstOutput)	some(20)
		19: ValueRegs	constructor(value_reg, [15], 1)
		20: InstOutput	constructor(output, [19], 2)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
	]
	result = 17
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1294
		../../codegen/src/isa/aarch64/inst.isle line 3079
		../../codegen/src/isa/aarch64/inst.isle line 1892
		../../codegen/src/isa/aarch64/inst.isle line 1892
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option((Value, Value))	extractor(bxor, 6)
		8: (Value, Value)	match_some(7)
		9: Value	match_tuple(8, 0)
		10: Option(Inst)	extractor(def_inst, 9)
		11: Inst	match_some(10)
		12: Option(Value)	extractor(bnot, 11)
		13: ALUOp	make_variant(ALUOp::EorNot, [])
		14: Type	const_prim(I64)
		15: Value	match_tuple(8, 1)
		16: Value	match_some(12)
		18: InstOutput	constructor(output, [34], 2)
		19: Option(InstOutput)	some(18)
		24: ValueRegs	constructor(put_in_regs, [15], 1)
		25: usize	const_int(0, usize)
		26: Reg	constructor(value_regs_get, [24, 25], 2)
		27: usize	const_int(1, usize)
		28: Reg	constructor(value_regs_get, [24, 27], 3)
		29: ValueRegs	constructor(put_in_regs, [16], 4)
		30: Reg	constructor(value_regs_get, [29, 25], 5)
		31: Reg	constructor(value_regs_get, [29, 27], 6)
		34: ValueRegs	constructor(value_regs, [44, 54], 9)
		39: Type	const_prim(I64)
		40: WritableReg	constructor(temp_writable_reg, [39], 1)
		41: OperandSize	constructor(operand_size, [14], 2)
		42: MInst	make_variant(MInst::AluRRR, [13, 41, 40, 26, 30])
		43: Unit	constructor(emit, [42], 3)
		44: Reg	constructor(writable_reg_to_reg, [40], 0)
		49: Type	const_prim(I64)
		50: WritableReg	constructor(temp_writable_reg, [49], 1)
		51: OperandSize	constructor(operand_size, [14], 2)
		52: MInst	make_variant(MInst::AluRRR, [13, 51, 50, 28, 31])
		53: Unit	constructor(emit, [52], 3)
		54: Reg	constructor(writable_reg_to_reg, [50], 0)
	]
	constraints = [
		3:	some
		5:	const_prim(I128)
		7:	some
		10:	some
		12:	some
	]
	result = 19
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1293
		../../codegen/src/isa/aarch64/inst.isle line 3079
		../../codegen/src/isa/aarch64/inst.isle line 1892
		../../codegen/src/isa/aarch64/inst.isle line 1892
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option((Value, Value))	extractor(bxor, 6)
		8: (Value, Value)	match_some(7)
		9: Value	match_tuple(8, 1)
		10: Option(Inst)	extractor(def_inst, 9)
		11: Inst	match_some(10)
		12: Option(Value)	extractor(bnot, 11)
		13: ALUOp	make_variant(ALUOp::EorNot, [])
		14: Type	const_prim(I64)
		15: Value	match_tuple(8, 0)
		16: Value	match_some(12)
		18: InstOutput	constructor(output, [34], 2)
		19: Option(InstOutput)	some(18)
		24: ValueRegs	constructor(put_in_regs, [15], 1)
		25: usize	const_int(0, usize)
		26: Reg	constructor(value_regs_get, [24, 25], 2)
		27: usize	const_int(1, usize)
		28: Reg	constructor(value_regs_get, [24, 27], 3)
		29: ValueRegs	constructor(put_in_regs, [16], 4)
		30: Reg	constructor(value_regs_get, [29, 25], 5)
		31: Reg	constructor(value_regs_get, [29, 27], 6)
		34: ValueRegs	constructor(value_regs, [44, 54], 9)
		39: Type	const_prim(I64)
		40: WritableReg	constructor(temp_writable_reg, [39], 1)
		41: OperandSize	constructor(operand_size, [14], 2)
		42: MInst	make_variant(MInst::AluRRR, [13, 41, 40, 26, 30])
		43: Unit	constructor(emit, [42], 3)
		44: Reg	constructor(writable_reg_to_reg, [40], 0)
		49: Type	const_prim(I64)
		50: WritableReg	constructor(temp_writable_reg, [49], 1)
		51: OperandSize	constructor(operand_size, [14], 2)
		52: MInst	make_variant(MInst::AluRRR, [13, 51, 50, 28, 31])
		53: Unit	constructor(emit, [52], 3)
		54: Reg	constructor(writable_reg_to_reg, [50], 0)
	]
	constraints = [
		3:	some
		5:	const_prim(I128)
		7:	some
		10:	some
		12:	some
	]
	result = 19
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1290
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(fits_in_64, 5)
		7: Inst	match_tuple(4, 1)
		8: Option((Value, Value))	extractor(bxor, 7)
		9: (Value, Value)	match_some(8)
		10: Value	match_tuple(9, 0)
		11: Option(Inst)	extractor(def_inst, 10)
		12: Inst	match_some(11)
		13: Option(Value)	extractor(bnot, 12)
		14: ALUOp	make_variant(ALUOp::EorNot, [])
		15: Type	match_some(6)
		16: Value	match_tuple(9, 1)
		17: Value	match_some(13)
		18: Reg	constructor(alu_rs_imm_logic, [14, 15, 16, 17], 1)
		20: Option(InstOutput)	some(23)
		22: ValueRegs	constructor(value_reg, [18], 1)
		23: InstOutput	constructor(output, [22], 2)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
		11:	some
		13:	some
	]
	result = 20
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1288
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(fits_in_64, 5)
		7: Inst	match_tuple(4, 1)
		8: Option((Value, Value))	extractor(bxor, 7)
		9: (Value, Value)	match_some(8)
		10: Value	match_tuple(9, 1)
		11: Option(Inst)	extractor(def_inst, 10)
		12: Inst	match_some(11)
		13: Option(Value)	extractor(bnot, 12)
		14: ALUOp	make_variant(ALUOp::EorNot, [])
		15: Type	match_some(6)
		16: Value	match_tuple(9, 0)
		17: Value	match_some(13)
		18: Reg	constructor(alu_rs_imm_logic, [14, 15, 16, 17], 1)
		20: Option(InstOutput)	some(23)
		22: ValueRegs	constructor(value_reg, [18], 1)
		23: InstOutput	constructor(output, [22], 2)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
		11:	some
		13:	some
	]
	result = 20
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1281
		../../codegen/src/isa/aarch64/inst.isle line 2726
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 1899
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(ty_vec128, 5)
		7: Inst	match_tuple(4, 1)
		8: Option((Value, Value))	extractor(bxor, 7)
		9: (Value, Value)	match_some(8)
		10: Value	match_tuple(9, 0)
		11: Reg	constructor(put_in_reg, [10], 1)
		12: Value	match_tuple(9, 1)
		13: Reg	constructor(put_in_reg, [12], 2)
		14: Type	match_some(6)
		15: VectorSize	constructor(vector_size, [14], 3)
		18: Option(InstOutput)	some(26)
		22: VecALUOp	make_variant(VecALUOp::Eor, [])
		25: ValueRegs	constructor(value_reg, [35], 1)
		26: InstOutput	constructor(output, [25], 2)
		31: Type	const_prim(I8X16)
		32: WritableReg	constructor(temp_writable_reg, [31], 1)
		33: MInst	make_variant(MInst::VecRRR, [22, 32, 11, 13, 15])
		34: Unit	constructor(emit, [33], 2)
		35: Reg	constructor(writable_reg_to_reg, [32], 0)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
	]
	result = 18
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1279
		../../codegen/src/isa/aarch64/inst.isle line 3079
		../../codegen/src/isa/aarch64/inst.isle line 1892
		../../codegen/src/isa/aarch64/inst.isle line 1892
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option((Value, Value))	extractor(bxor, 6)
		8: ALUOp	make_variant(ALUOp::Eor, [])
		9: Type	const_prim(I64)
		10: (Value, Value)	match_some(7)
		11: Value	match_tuple(10, 0)
		12: Value	match_tuple(10, 1)
		14: InstOutput	constructor(output, [30], 2)
		15: Option(InstOutput)	some(14)
		20: ValueRegs	constructor(put_in_regs, [11], 1)
		21: usize	const_int(0, usize)
		22: Reg	constructor(value_regs_get, [20, 21], 2)
		23: usize	const_int(1, usize)
		24: Reg	constructor(value_regs_get, [20, 23], 3)
		25: ValueRegs	constructor(put_in_regs, [12], 4)
		26: Reg	constructor(value_regs_get, [25, 21], 5)
		27: Reg	constructor(value_regs_get, [25, 23], 6)
		30: ValueRegs	constructor(value_regs, [40, 50], 9)
		35: Type	const_prim(I64)
		36: WritableReg	constructor(temp_writable_reg, [35], 1)
		37: OperandSize	constructor(operand_size, [9], 2)
		38: MInst	make_variant(MInst::AluRRR, [8, 37, 36, 22, 26])
		39: Unit	constructor(emit, [38], 3)
		40: Reg	constructor(writable_reg_to_reg, [36], 0)
		45: Type	const_prim(I64)
		46: WritableReg	constructor(temp_writable_reg, [45], 1)
		47: OperandSize	constructor(operand_size, [9], 2)
		48: MInst	make_variant(MInst::AluRRR, [8, 47, 46, 24, 27])
		49: Unit	constructor(emit, [48], 3)
		50: Reg	constructor(writable_reg_to_reg, [46], 0)
	]
	constraints = [
		3:	some
		5:	const_prim(I128)
		7:	some
	]
	result = 15
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1276
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(fits_in_64, 5)
		7: Inst	match_tuple(4, 1)
		8: Option((Value, Value))	extractor(bxor, 7)
		9: ALUOp	make_variant(ALUOp::Eor, [])
		10: Type	match_some(6)
		11: (Value, Value)	match_some(8)
		12: Value	match_tuple(11, 0)
		13: Value	match_tuple(11, 1)
		14: Reg	constructor(alu_rs_imm_logic_commutative, [9, 10, 12, 13], 1)
		16: Option(InstOutput)	some(19)
		18: ValueRegs	constructor(value_reg, [14], 1)
		19: InstOutput	constructor(output, [18], 2)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
	]
	result = 16
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1272
		../../codegen/src/isa/aarch64/inst.isle line 3079
		../../codegen/src/isa/aarch64/inst.isle line 1892
		../../codegen/src/isa/aarch64/inst.isle line 1892
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option((Value, Value))	extractor(bor, 6)
		8: (Value, Value)	match_some(7)
		9: Value	match_tuple(8, 0)
		10: Option(Inst)	extractor(def_inst, 9)
		11: Inst	match_some(10)
		12: Option(Value)	extractor(bnot, 11)
		13: ALUOp	make_variant(ALUOp::OrrNot, [])
		14: Type	const_prim(I64)
		15: Value	match_tuple(8, 1)
		16: Value	match_some(12)
		18: InstOutput	constructor(output, [34], 2)
		19: Option(InstOutput)	some(18)
		24: ValueRegs	constructor(put_in_regs, [15], 1)
		25: usize	const_int(0, usize)
		26: Reg	constructor(value_regs_get, [24, 25], 2)
		27: usize	const_int(1, usize)
		28: Reg	constructor(value_regs_get, [24, 27], 3)
		29: ValueRegs	constructor(put_in_regs, [16], 4)
		30: Reg	constructor(value_regs_get, [29, 25], 5)
		31: Reg	constructor(value_regs_get, [29, 27], 6)
		34: ValueRegs	constructor(value_regs, [44, 54], 9)
		39: Type	const_prim(I64)
		40: WritableReg	constructor(temp_writable_reg, [39], 1)
		41: OperandSize	constructor(operand_size, [14], 2)
		42: MInst	make_variant(MInst::AluRRR, [13, 41, 40, 26, 30])
		43: Unit	constructor(emit, [42], 3)
		44: Reg	constructor(writable_reg_to_reg, [40], 0)
		49: Type	const_prim(I64)
		50: WritableReg	constructor(temp_writable_reg, [49], 1)
		51: OperandSize	constructor(operand_size, [14], 2)
		52: MInst	make_variant(MInst::AluRRR, [13, 51, 50, 28, 31])
		53: Unit	constructor(emit, [52], 3)
		54: Reg	constructor(writable_reg_to_reg, [50], 0)
	]
	constraints = [
		3:	some
		5:	const_prim(I128)
		7:	some
		10:	some
		12:	some
	]
	result = 19
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1271
		../../codegen/src/isa/aarch64/inst.isle line 3079
		../../codegen/src/isa/aarch64/inst.isle line 1892
		../../codegen/src/isa/aarch64/inst.isle line 1892
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option((Value, Value))	extractor(bor, 6)
		8: (Value, Value)	match_some(7)
		9: Value	match_tuple(8, 1)
		10: Option(Inst)	extractor(def_inst, 9)
		11: Inst	match_some(10)
		12: Option(Value)	extractor(bnot, 11)
		13: ALUOp	make_variant(ALUOp::OrrNot, [])
		14: Type	const_prim(I64)
		15: Value	match_tuple(8, 0)
		16: Value	match_some(12)
		18: InstOutput	constructor(output, [34], 2)
		19: Option(InstOutput)	some(18)
		24: ValueRegs	constructor(put_in_regs, [15], 1)
		25: usize	const_int(0, usize)
		26: Reg	constructor(value_regs_get, [24, 25], 2)
		27: usize	const_int(1, usize)
		28: Reg	constructor(value_regs_get, [24, 27], 3)
		29: ValueRegs	constructor(put_in_regs, [16], 4)
		30: Reg	constructor(value_regs_get, [29, 25], 5)
		31: Reg	constructor(value_regs_get, [29, 27], 6)
		34: ValueRegs	constructor(value_regs, [44, 54], 9)
		39: Type	const_prim(I64)
		40: WritableReg	constructor(temp_writable_reg, [39], 1)
		41: OperandSize	constructor(operand_size, [14], 2)
		42: MInst	make_variant(MInst::AluRRR, [13, 41, 40, 26, 30])
		43: Unit	constructor(emit, [42], 3)
		44: Reg	constructor(writable_reg_to_reg, [40], 0)
		49: Type	const_prim(I64)
		50: WritableReg	constructor(temp_writable_reg, [49], 1)
		51: OperandSize	constructor(operand_size, [14], 2)
		52: MInst	make_variant(MInst::AluRRR, [13, 51, 50, 28, 31])
		53: Unit	constructor(emit, [52], 3)
		54: Reg	constructor(writable_reg_to_reg, [50], 0)
	]
	constraints = [
		3:	some
		5:	const_prim(I128)
		7:	some
		10:	some
		12:	some
	]
	result = 19
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1268
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(fits_in_64, 5)
		7: Inst	match_tuple(4, 1)
		8: Option((Value, Value))	extractor(bor, 7)
		9: (Value, Value)	match_some(8)
		10: Value	match_tuple(9, 0)
		11: Option(Inst)	extractor(def_inst, 10)
		12: Inst	match_some(11)
		13: Option(Value)	extractor(bnot, 12)
		14: ALUOp	make_variant(ALUOp::OrrNot, [])
		15: Type	match_some(6)
		16: Value	match_tuple(9, 1)
		17: Value	match_some(13)
		18: Reg	constructor(alu_rs_imm_logic, [14, 15, 16, 17], 1)
		20: Option(InstOutput)	some(23)
		22: ValueRegs	constructor(value_reg, [18], 1)
		23: InstOutput	constructor(output, [22], 2)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
		11:	some
		13:	some
	]
	result = 20
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1266
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(fits_in_64, 5)
		7: Inst	match_tuple(4, 1)
		8: Option((Value, Value))	extractor(bor, 7)
		9: (Value, Value)	match_some(8)
		10: Value	match_tuple(9, 1)
		11: Option(Inst)	extractor(def_inst, 10)
		12: Inst	match_some(11)
		13: Option(Value)	extractor(bnot, 12)
		14: ALUOp	make_variant(ALUOp::OrrNot, [])
		15: Type	match_some(6)
		16: Value	match_tuple(9, 0)
		17: Value	match_some(13)
		18: Reg	constructor(alu_rs_imm_logic, [14, 15, 16, 17], 1)
		20: Option(InstOutput)	some(23)
		22: ValueRegs	constructor(value_reg, [18], 1)
		23: InstOutput	constructor(output, [22], 2)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
		11:	some
		13:	some
	]
	result = 20
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1259
		../../codegen/src/isa/aarch64/inst.isle line 2708
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 1899
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(ty_vec128, 5)
		7: Inst	match_tuple(4, 1)
		8: Option((Value, Value))	extractor(bor, 7)
		9: (Value, Value)	match_some(8)
		10: Value	match_tuple(9, 0)
		11: Reg	constructor(put_in_reg, [10], 1)
		12: Value	match_tuple(9, 1)
		13: Reg	constructor(put_in_reg, [12], 2)
		14: Type	match_some(6)
		15: VectorSize	constructor(vector_size, [14], 3)
		18: Option(InstOutput)	some(26)
		22: VecALUOp	make_variant(VecALUOp::Orr, [])
		25: ValueRegs	constructor(value_reg, [35], 1)
		26: InstOutput	constructor(output, [25], 2)
		31: Type	const_prim(I8X16)
		32: WritableReg	constructor(temp_writable_reg, [31], 1)
		33: MInst	make_variant(MInst::VecRRR, [22, 32, 11, 13, 15])
		34: Unit	constructor(emit, [33], 2)
		35: Reg	constructor(writable_reg_to_reg, [32], 0)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
	]
	result = 18
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1257
		../../codegen/src/isa/aarch64/inst.isle line 3079
		../../codegen/src/isa/aarch64/inst.isle line 1892
		../../codegen/src/isa/aarch64/inst.isle line 1892
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option((Value, Value))	extractor(bor, 6)
		8: ALUOp	make_variant(ALUOp::Orr, [])
		9: Type	const_prim(I64)
		10: (Value, Value)	match_some(7)
		11: Value	match_tuple(10, 0)
		12: Value	match_tuple(10, 1)
		14: InstOutput	constructor(output, [30], 2)
		15: Option(InstOutput)	some(14)
		20: ValueRegs	constructor(put_in_regs, [11], 1)
		21: usize	const_int(0, usize)
		22: Reg	constructor(value_regs_get, [20, 21], 2)
		23: usize	const_int(1, usize)
		24: Reg	constructor(value_regs_get, [20, 23], 3)
		25: ValueRegs	constructor(put_in_regs, [12], 4)
		26: Reg	constructor(value_regs_get, [25, 21], 5)
		27: Reg	constructor(value_regs_get, [25, 23], 6)
		30: ValueRegs	constructor(value_regs, [40, 50], 9)
		35: Type	const_prim(I64)
		36: WritableReg	constructor(temp_writable_reg, [35], 1)
		37: OperandSize	constructor(operand_size, [9], 2)
		38: MInst	make_variant(MInst::AluRRR, [8, 37, 36, 22, 26])
		39: Unit	constructor(emit, [38], 3)
		40: Reg	constructor(writable_reg_to_reg, [36], 0)
		45: Type	const_prim(I64)
		46: WritableReg	constructor(temp_writable_reg, [45], 1)
		47: OperandSize	constructor(operand_size, [9], 2)
		48: MInst	make_variant(MInst::AluRRR, [8, 47, 46, 24, 27])
		49: Unit	constructor(emit, [48], 3)
		50: Reg	constructor(writable_reg_to_reg, [46], 0)
	]
	constraints = [
		3:	some
		5:	const_prim(I128)
		7:	some
	]
	result = 15
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1254
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(fits_in_64, 5)
		7: Inst	match_tuple(4, 1)
		8: Option((Value, Value))	extractor(bor, 7)
		9: ALUOp	make_variant(ALUOp::Orr, [])
		10: Type	match_some(6)
		11: (Value, Value)	match_some(8)
		12: Value	match_tuple(11, 0)
		13: Value	match_tuple(11, 1)
		14: Reg	constructor(alu_rs_imm_logic_commutative, [9, 10, 12, 13], 1)
		16: Option(InstOutput)	some(19)
		18: ValueRegs	constructor(value_reg, [14], 1)
		19: InstOutput	constructor(output, [18], 2)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
	]
	result = 16
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1249
		../../codegen/src/isa/aarch64/inst.isle line 2734
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 1899
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(ty_vec128, 5)
		7: Inst	match_tuple(4, 1)
		8: Option((Value, Value))	extractor(band, 7)
		9: (Value, Value)	match_some(8)
		10: Value	match_tuple(9, 0)
		11: Option(Inst)	extractor(def_inst, 10)
		12: Inst	match_some(11)
		13: Option(Value)	extractor(bnot, 12)
		14: Value	match_tuple(9, 1)
		15: Reg	constructor(put_in_reg, [14], 1)
		16: Value	match_some(13)
		17: Reg	constructor(put_in_reg, [16], 2)
		18: Type	match_some(6)
		19: VectorSize	constructor(vector_size, [18], 3)
		22: Option(InstOutput)	some(30)
		26: VecALUOp	make_variant(VecALUOp::Bic, [])
		29: ValueRegs	constructor(value_reg, [39], 1)
		30: InstOutput	constructor(output, [29], 2)
		35: Type	const_prim(I8X16)
		36: WritableReg	constructor(temp_writable_reg, [35], 1)
		37: MInst	make_variant(MInst::VecRRR, [26, 36, 15, 17, 19])
		38: Unit	constructor(emit, [37], 2)
		39: Reg	constructor(writable_reg_to_reg, [36], 0)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
		11:	some
		13:	some
	]
	result = 22
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1247
		../../codegen/src/isa/aarch64/inst.isle line 2734
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 1899
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(ty_vec128, 5)
		7: Inst	match_tuple(4, 1)
		8: Option((Value, Value))	extractor(band, 7)
		9: (Value, Value)	match_some(8)
		10: Value	match_tuple(9, 1)
		11: Option(Inst)	extractor(def_inst, 10)
		12: Inst	match_some(11)
		13: Option(Value)	extractor(bnot, 12)
		14: Value	match_tuple(9, 0)
		15: Reg	constructor(put_in_reg, [14], 1)
		16: Value	match_some(13)
		17: Reg	constructor(put_in_reg, [16], 2)
		18: Type	match_some(6)
		19: VectorSize	constructor(vector_size, [18], 3)
		22: Option(InstOutput)	some(30)
		26: VecALUOp	make_variant(VecALUOp::Bic, [])
		29: ValueRegs	constructor(value_reg, [39], 1)
		30: InstOutput	constructor(output, [29], 2)
		35: Type	const_prim(I8X16)
		36: WritableReg	constructor(temp_writable_reg, [35], 1)
		37: MInst	make_variant(MInst::VecRRR, [26, 36, 15, 17, 19])
		38: Unit	constructor(emit, [37], 2)
		39: Reg	constructor(writable_reg_to_reg, [36], 0)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
		11:	some
		13:	some
	]
	result = 22
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1245
		../../codegen/src/isa/aarch64/inst.isle line 3079
		../../codegen/src/isa/aarch64/inst.isle line 1892
		../../codegen/src/isa/aarch64/inst.isle line 1892
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option((Value, Value))	extractor(band, 6)
		8: (Value, Value)	match_some(7)
		9: Value	match_tuple(8, 0)
		10: Option(Inst)	extractor(def_inst, 9)
		11: Inst	match_some(10)
		12: Option(Value)	extractor(bnot, 11)
		13: ALUOp	make_variant(ALUOp::AndNot, [])
		14: Type	const_prim(I64)
		15: Value	match_tuple(8, 1)
		16: Value	match_some(12)
		18: InstOutput	constructor(output, [34], 2)
		19: Option(InstOutput)	some(18)
		24: ValueRegs	constructor(put_in_regs, [15], 1)
		25: usize	const_int(0, usize)
		26: Reg	constructor(value_regs_get, [24, 25], 2)
		27: usize	const_int(1, usize)
		28: Reg	constructor(value_regs_get, [24, 27], 3)
		29: ValueRegs	constructor(put_in_regs, [16], 4)
		30: Reg	constructor(value_regs_get, [29, 25], 5)
		31: Reg	constructor(value_regs_get, [29, 27], 6)
		34: ValueRegs	constructor(value_regs, [44, 54], 9)
		39: Type	const_prim(I64)
		40: WritableReg	constructor(temp_writable_reg, [39], 1)
		41: OperandSize	constructor(operand_size, [14], 2)
		42: MInst	make_variant(MInst::AluRRR, [13, 41, 40, 26, 30])
		43: Unit	constructor(emit, [42], 3)
		44: Reg	constructor(writable_reg_to_reg, [40], 0)
		49: Type	const_prim(I64)
		50: WritableReg	constructor(temp_writable_reg, [49], 1)
		51: OperandSize	constructor(operand_size, [14], 2)
		52: MInst	make_variant(MInst::AluRRR, [13, 51, 50, 28, 31])
		53: Unit	constructor(emit, [52], 3)
		54: Reg	constructor(writable_reg_to_reg, [50], 0)
	]
	constraints = [
		3:	some
		5:	const_prim(I128)
		7:	some
		10:	some
		12:	some
	]
	result = 19
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1244
		../../codegen/src/isa/aarch64/inst.isle line 3079
		../../codegen/src/isa/aarch64/inst.isle line 1892
		../../codegen/src/isa/aarch64/inst.isle line 1892
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option((Value, Value))	extractor(band, 6)
		8: (Value, Value)	match_some(7)
		9: Value	match_tuple(8, 1)
		10: Option(Inst)	extractor(def_inst, 9)
		11: Inst	match_some(10)
		12: Option(Value)	extractor(bnot, 11)
		13: ALUOp	make_variant(ALUOp::AndNot, [])
		14: Type	const_prim(I64)
		15: Value	match_tuple(8, 0)
		16: Value	match_some(12)
		18: InstOutput	constructor(output, [34], 2)
		19: Option(InstOutput)	some(18)
		24: ValueRegs	constructor(put_in_regs, [15], 1)
		25: usize	const_int(0, usize)
		26: Reg	constructor(value_regs_get, [24, 25], 2)
		27: usize	const_int(1, usize)
		28: Reg	constructor(value_regs_get, [24, 27], 3)
		29: ValueRegs	constructor(put_in_regs, [16], 4)
		30: Reg	constructor(value_regs_get, [29, 25], 5)
		31: Reg	constructor(value_regs_get, [29, 27], 6)
		34: ValueRegs	constructor(value_regs, [44, 54], 9)
		39: Type	const_prim(I64)
		40: WritableReg	constructor(temp_writable_reg, [39], 1)
		41: OperandSize	constructor(operand_size, [14], 2)
		42: MInst	make_variant(MInst::AluRRR, [13, 41, 40, 26, 30])
		43: Unit	constructor(emit, [42], 3)
		44: Reg	constructor(writable_reg_to_reg, [40], 0)
		49: Type	const_prim(I64)
		50: WritableReg	constructor(temp_writable_reg, [49], 1)
		51: OperandSize	constructor(operand_size, [14], 2)
		52: MInst	make_variant(MInst::AluRRR, [13, 51, 50, 28, 31])
		53: Unit	constructor(emit, [52], 3)
		54: Reg	constructor(writable_reg_to_reg, [50], 0)
	]
	constraints = [
		3:	some
		5:	const_prim(I128)
		7:	some
		10:	some
		12:	some
	]
	result = 19
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1241
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(fits_in_64, 5)
		7: Inst	match_tuple(4, 1)
		8: Option((Value, Value))	extractor(band, 7)
		9: (Value, Value)	match_some(8)
		10: Value	match_tuple(9, 0)
		11: Option(Inst)	extractor(def_inst, 10)
		12: Inst	match_some(11)
		13: Option(Value)	extractor(bnot, 12)
		14: ALUOp	make_variant(ALUOp::AndNot, [])
		15: Type	match_some(6)
		16: Value	match_tuple(9, 1)
		17: Value	match_some(13)
		18: Reg	constructor(alu_rs_imm_logic, [14, 15, 16, 17], 1)
		20: Option(InstOutput)	some(23)
		22: ValueRegs	constructor(value_reg, [18], 1)
		23: InstOutput	constructor(output, [22], 2)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
		11:	some
		13:	some
	]
	result = 20
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1239
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(fits_in_64, 5)
		7: Inst	match_tuple(4, 1)
		8: Option((Value, Value))	extractor(band, 7)
		9: (Value, Value)	match_some(8)
		10: Value	match_tuple(9, 1)
		11: Option(Inst)	extractor(def_inst, 10)
		12: Inst	match_some(11)
		13: Option(Value)	extractor(bnot, 12)
		14: ALUOp	make_variant(ALUOp::AndNot, [])
		15: Type	match_some(6)
		16: Value	match_tuple(9, 0)
		17: Value	match_some(13)
		18: Reg	constructor(alu_rs_imm_logic, [14, 15, 16, 17], 1)
		20: Option(InstOutput)	some(23)
		22: ValueRegs	constructor(value_reg, [18], 1)
		23: InstOutput	constructor(output, [22], 2)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
		11:	some
		13:	some
	]
	result = 20
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1232
		../../codegen/src/isa/aarch64/inst.isle line 2719
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 1899
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(ty_vec128, 5)
		7: Inst	match_tuple(4, 1)
		8: Option((Value, Value))	extractor(band, 7)
		9: (Value, Value)	match_some(8)
		10: Value	match_tuple(9, 0)
		11: Reg	constructor(put_in_reg, [10], 1)
		12: Value	match_tuple(9, 1)
		13: Reg	constructor(put_in_reg, [12], 2)
		14: Type	match_some(6)
		15: VectorSize	constructor(vector_size, [14], 3)
		18: Option(InstOutput)	some(26)
		22: VecALUOp	make_variant(VecALUOp::And, [])
		25: ValueRegs	constructor(value_reg, [35], 1)
		26: InstOutput	constructor(output, [25], 2)
		31: Type	const_prim(I8X16)
		32: WritableReg	constructor(temp_writable_reg, [31], 1)
		33: MInst	make_variant(MInst::VecRRR, [22, 32, 11, 13, 15])
		34: Unit	constructor(emit, [33], 2)
		35: Reg	constructor(writable_reg_to_reg, [32], 0)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
	]
	result = 18
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1230
		../../codegen/src/isa/aarch64/inst.isle line 3079
		../../codegen/src/isa/aarch64/inst.isle line 1892
		../../codegen/src/isa/aarch64/inst.isle line 1892
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option((Value, Value))	extractor(band, 6)
		8: ALUOp	make_variant(ALUOp::And, [])
		9: Type	const_prim(I64)
		10: (Value, Value)	match_some(7)
		11: Value	match_tuple(10, 0)
		12: Value	match_tuple(10, 1)
		14: InstOutput	constructor(output, [30], 2)
		15: Option(InstOutput)	some(14)
		20: ValueRegs	constructor(put_in_regs, [11], 1)
		21: usize	const_int(0, usize)
		22: Reg	constructor(value_regs_get, [20, 21], 2)
		23: usize	const_int(1, usize)
		24: Reg	constructor(value_regs_get, [20, 23], 3)
		25: ValueRegs	constructor(put_in_regs, [12], 4)
		26: Reg	constructor(value_regs_get, [25, 21], 5)
		27: Reg	constructor(value_regs_get, [25, 23], 6)
		30: ValueRegs	constructor(value_regs, [40, 50], 9)
		35: Type	const_prim(I64)
		36: WritableReg	constructor(temp_writable_reg, [35], 1)
		37: OperandSize	constructor(operand_size, [9], 2)
		38: MInst	make_variant(MInst::AluRRR, [8, 37, 36, 22, 26])
		39: Unit	constructor(emit, [38], 3)
		40: Reg	constructor(writable_reg_to_reg, [36], 0)
		45: Type	const_prim(I64)
		46: WritableReg	constructor(temp_writable_reg, [45], 1)
		47: OperandSize	constructor(operand_size, [9], 2)
		48: MInst	make_variant(MInst::AluRRR, [8, 47, 46, 24, 27])
		49: Unit	constructor(emit, [48], 3)
		50: Reg	constructor(writable_reg_to_reg, [46], 0)
	]
	constraints = [
		3:	some
		5:	const_prim(I128)
		7:	some
	]
	result = 15
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1227
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(fits_in_64, 5)
		7: Inst	match_tuple(4, 1)
		8: Option((Value, Value))	extractor(band, 7)
		9: ALUOp	make_variant(ALUOp::And, [])
		10: Type	match_some(6)
		11: (Value, Value)	match_some(8)
		12: Value	match_tuple(11, 0)
		13: Value	match_tuple(11, 1)
		14: Reg	constructor(alu_rs_imm_logic_commutative, [9, 10, 12, 13], 1)
		16: Option(InstOutput)	some(19)
		18: ValueRegs	constructor(value_reg, [14], 1)
		19: InstOutput	constructor(output, [18], 2)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
	]
	result = 16
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1223
		../../codegen/src/isa/aarch64/inst.isle line 3079
		../../codegen/src/isa/aarch64/inst.isle line 1892
		../../codegen/src/isa/aarch64/inst.isle line 1892
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option(Value)	extractor(bnot, 6)
		8: Value	match_some(7)
		9: Option(Inst)	extractor(def_inst, 8)
		10: Inst	match_some(9)
		11: Option((Value, Value))	extractor(bxor, 10)
		12: ALUOp	make_variant(ALUOp::EorNot, [])
		13: Type	const_prim(I64)
		14: (Value, Value)	match_some(11)
		15: Value	match_tuple(14, 0)
		16: Value	match_tuple(14, 1)
		18: InstOutput	constructor(output, [34], 2)
		19: Option(InstOutput)	some(18)
		24: ValueRegs	constructor(put_in_regs, [15], 1)
		25: usize	const_int(0, usize)
		26: Reg	constructor(value_regs_get, [24, 25], 2)
		27: usize	const_int(1, usize)
		28: Reg	constructor(value_regs_get, [24, 27], 3)
		29: ValueRegs	constructor(put_in_regs, [16], 4)
		30: Reg	constructor(value_regs_get, [29, 25], 5)
		31: Reg	constructor(value_regs_get, [29, 27], 6)
		34: ValueRegs	constructor(value_regs, [44, 54], 9)
		39: Type	const_prim(I64)
		40: WritableReg	constructor(temp_writable_reg, [39], 1)
		41: OperandSize	constructor(operand_size, [13], 2)
		42: MInst	make_variant(MInst::AluRRR, [12, 41, 40, 26, 30])
		43: Unit	constructor(emit, [42], 3)
		44: Reg	constructor(writable_reg_to_reg, [40], 0)
		49: Type	const_prim(I64)
		50: WritableReg	constructor(temp_writable_reg, [49], 1)
		51: OperandSize	constructor(operand_size, [13], 2)
		52: MInst	make_variant(MInst::AluRRR, [12, 51, 50, 28, 31])
		53: Unit	constructor(emit, [52], 3)
		54: Reg	constructor(writable_reg_to_reg, [50], 0)
	]
	constraints = [
		3:	some
		5:	const_prim(I128)
		7:	some
		9:	some
		11:	some
	]
	result = 19
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1221
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(fits_in_64, 5)
		7: Inst	match_tuple(4, 1)
		8: Option(Value)	extractor(bnot, 7)
		9: Value	match_some(8)
		10: Option(Inst)	extractor(def_inst, 9)
		11: Inst	match_some(10)
		12: Option((Value, Value))	extractor(bxor, 11)
		13: ALUOp	make_variant(ALUOp::EorNot, [])
		14: Type	match_some(6)
		15: (Value, Value)	match_some(12)
		16: Value	match_tuple(15, 0)
		17: Value	match_tuple(15, 1)
		18: Reg	constructor(alu_rs_imm_logic, [13, 14, 16, 17], 1)
		20: Option(InstOutput)	some(23)
		22: ValueRegs	constructor(value_reg, [18], 1)
		23: InstOutput	constructor(output, [22], 2)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
		10:	some
		12:	some
	]
	result = 20
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1217
		../../codegen/src/isa/aarch64/inst.isle line 2686
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 2142
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(ty_vec128, 5)
		7: Inst	match_tuple(4, 1)
		8: Option(Value)	extractor(bnot, 7)
		9: Value	match_some(8)
		10: Reg	constructor(put_in_reg, [9], 1)
		11: Type	match_some(6)
		12: VectorSize	constructor(vector_size, [11], 2)
		15: Option(InstOutput)	some(22)
		18: VecMisc2	make_variant(VecMisc2::Not, [])
		21: ValueRegs	constructor(value_reg, [30], 1)
		22: InstOutput	constructor(output, [21], 2)
		26: Type	const_prim(I8X16)
		27: WritableReg	constructor(temp_writable_reg, [26], 1)
		28: MInst	make_variant(MInst::VecMisc, [18, 27, 10, 12])
		29: Unit	constructor(emit, [28], 2)
		30: Reg	constructor(writable_reg_to_reg, [27], 0)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
	]
	result = 15
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1208
		../../codegen/src/isa/aarch64/inst.isle line 2691
		../../codegen/src/isa/aarch64/inst.isle line 2691
		../../codegen/src/isa/aarch64/inst.isle line 1892
		../../codegen/src/isa/aarch64/inst.isle line 1892
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option(Value)	extractor(bnot, 6)
		8: Value	match_some(7)
		9: ValueRegs	constructor(put_in_regs, [8], 1)
		10: usize	const_int(0, usize)
		11: Reg	constructor(value_regs_get, [9, 10], 2)
		12: usize	const_int(1, usize)
		13: Reg	constructor(value_regs_get, [9, 12], 3)
		14: Reg	constructor(zero_reg, [], 4)
		15: Type	const_prim(I64)
		17: Reg	constructor(zero_reg, [], 6)
		19: ValueRegs	constructor(value_regs, [41, 51], 8)
		20: InstOutput	constructor(output, [19], 9)
		21: Option(InstOutput)	some(20)
		25: ALUOp	make_variant(ALUOp::OrrNot, [])
		30: ALUOp	make_variant(ALUOp::OrrNot, [])
		36: Type	const_prim(I64)
		37: WritableReg	constructor(temp_writable_reg, [36], 1)
		38: OperandSize	constructor(operand_size, [15], 2)
		39: MInst	make_variant(MInst::AluRRR, [25, 38, 37, 14, 11])
		40: Unit	constructor(emit, [39], 3)
		41: Reg	constructor(writable_reg_to_reg, [37], 0)
		46: Type	const_prim(I64)
		47: WritableReg	constructor(temp_writable_reg, [46], 1)
		48: OperandSize	constructor(operand_size, [15], 2)
		49: MInst	make_variant(MInst::AluRRR, [30, 48, 47, 17, 13])
		50: Unit	constructor(emit, [49], 3)
		51: Reg	constructor(writable_reg_to_reg, [47], 0)
	]
	constraints = [
		3:	some
		5:	const_prim(I128)
		7:	some
	]
	result = 21
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1202
		../../codegen/src/isa/aarch64/inst.isle line 2694
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 2003
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(fits_in_64, 5)
		7: Inst	match_tuple(4, 1)
		8: Option(Value)	extractor(bnot, 7)
		9: Value	match_some(8)
		10: Option(Inst)	extractor(def_inst, 9)
		11: Inst	match_some(10)
		12: Option((Value, Value))	extractor(ishl, 11)
		13: (Value, Value)	match_some(12)
		14: Value	match_tuple(13, 1)
		15: Option(Inst)	extractor(def_inst, 14)
		16: Inst	match_some(15)
		17: Option(Imm64)	extractor(iconst, 16)
		18: Type	match_some(6)
		19: Imm64	match_some(17)
		20: Option(ShiftOpAndAmt)	constructor(lshl_from_imm64, [18, 19], 0)
		21: Reg	constructor(zero_reg, [], 1)
		22: Value	match_tuple(13, 0)
		23: Reg	constructor(put_in_reg, [22], 2)
		24: ShiftOpAndAmt	match_some(20)
		27: Option(InstOutput)	some(36)
		32: ALUOp	make_variant(ALUOp::OrrNot, [])
		35: ValueRegs	constructor(value_reg, [47], 1)
		36: InstOutput	constructor(output, [35], 2)
		42: Type	const_prim(I64)
		43: WritableReg	constructor(temp_writable_reg, [42], 1)
		44: OperandSize	constructor(operand_size, [18], 2)
		45: MInst	make_variant(MInst::AluRRRShift, [32, 44, 43, 21, 23, 24])
		46: Unit	constructor(emit, [45], 3)
		47: Reg	constructor(writable_reg_to_reg, [43], 0)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
		10:	some
		12:	some
		15:	some
		17:	some
		20:	some
	]
	result = 27
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1197
		../../codegen/src/isa/aarch64/inst.isle line 2691
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 1892
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(fits_in_64, 5)
		7: Inst	match_tuple(4, 1)
		8: Option(Value)	extractor(bnot, 7)
		9: Reg	constructor(zero_reg, [], 1)
		10: Value	match_some(8)
		11: Reg	constructor(put_in_reg, [10], 2)
		12: Type	match_some(6)
		15: Option(InstOutput)	some(23)
		19: ALUOp	make_variant(ALUOp::OrrNot, [])
		22: ValueRegs	constructor(value_reg, [33], 1)
		23: InstOutput	constructor(output, [22], 2)
		28: Type	const_prim(I64)
		29: WritableReg	constructor(temp_writable_reg, [28], 1)
		30: OperandSize	constructor(operand_size, [12], 2)
		31: MInst	make_variant(MInst::AluRRR, [19, 30, 29, 9, 11])
		32: Unit	constructor(emit, [31], 3)
		33: Reg	constructor(writable_reg_to_reg, [29], 0)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
	]
	result = 15
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1181
		../../codegen/src/isa/aarch64/inst.isle line 2292
		../../codegen/src/isa/aarch64/inst.isle line 2660
		../../codegen/src/isa/aarch64/inst.isle line 1885
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option(Value)	extractor(sextend, 6)
		8: Value	match_some(7)
		9: Option(Inst)	extractor(def_inst, 8)
		10: Inst	match_some(9)
		11: Option((Value, Uimm8))	extractor(extractlane, 10)
		12: (Value, Uimm8)	match_some(11)
		13: Value	match_tuple(12, 0)
		14: Type	extractor(value_type, 13)
		15: Reg	constructor(put_in_reg, [13], 1)
		16: Uimm8	match_tuple(12, 1)
		17: u8	extractor(u8_from_uimm8, 16)
		18: ScalarSize	make_variant(ScalarSize::Size64, [])
		20: u8	const_int(63, u8)
		21: ImmShift	constructor(imm_shift_from_u8, [20], 3)
		22: Type	const_prim(I64)
		24: ValueRegs	constructor(value_regs, [34, 49], 5)
		25: InstOutput	constructor(output, [24], 6)
		26: Option(InstOutput)	some(25)
		30: Type	const_prim(I64)
		31: WritableReg	constructor(temp_writable_reg, [30], 1)
		32: MInst	make_variant(MInst::MovFromVec, [31, 15, 17, 18])
		33: Unit	constructor(emit, [32], 2)
		34: Reg	constructor(writable_reg_to_reg, [31], 0)
		38: ALUOp	make_variant(ALUOp::Asr, [])
		44: Type	const_prim(I64)
		45: WritableReg	constructor(temp_writable_reg, [44], 1)
		46: OperandSize	constructor(operand_size, [22], 2)
		47: MInst	make_variant(MInst::AluRRImmShift, [38, 46, 45, 34, 21])
		48: Unit	constructor(emit, [47], 3)
		49: Reg	constructor(writable_reg_to_reg, [45], 0)
	]
	constraints = [
		3:	some
		5:	const_prim(I128)
		7:	some
		9:	some
		11:	some
		14:	const_prim(I64X2)
	]
	result = 26
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1170
		../../codegen/src/isa/aarch64/inst.isle line 2299
		../../codegen/src/isa/aarch64/inst.isle line 2660
		../../codegen/src/isa/aarch64/inst.isle line 1885
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option(Value)	extractor(sextend, 6)
		8: Value	match_some(7)
		9: Option(Inst)	extractor(def_inst, 8)
		10: Inst	match_some(9)
		11: Option((Value, Uimm8))	extractor(extractlane, 10)
		12: (Value, Uimm8)	match_some(11)
		13: Value	match_tuple(12, 0)
		14: Type	extractor(value_type, 13)
		15: Option(())	extractor(not_i64x2, 14)
		16: Reg	constructor(put_in_reg, [13], 1)
		17: VectorSize	constructor(vector_size, [14], 2)
		18: Type	const_prim(I64)
		19: OperandSize	constructor(size_from_ty, [18], 3)
		20: Uimm8	match_tuple(12, 1)
		21: u8	extractor(u8_from_uimm8, 20)
		23: u8	const_int(63, u8)
		24: ImmShift	constructor(imm_shift_from_u8, [23], 5)
		26: ValueRegs	constructor(value_regs, [37, 52], 7)
		27: InstOutput	constructor(output, [26], 8)
		28: Option(InstOutput)	some(27)
		33: Type	const_prim(I64)
		34: WritableReg	constructor(temp_writable_reg, [33], 1)
		35: MInst	make_variant(MInst::MovFromVecSigned, [34, 16, 21, 17, 19])
		36: Unit	constructor(emit, [35], 2)
		37: Reg	constructor(writable_reg_to_reg, [34], 0)
		41: ALUOp	make_variant(ALUOp::Asr, [])
		47: Type	const_prim(I64)
		48: WritableReg	constructor(temp_writable_reg, [47], 1)
		49: OperandSize	constructor(operand_size, [18], 2)
		50: MInst	make_variant(MInst::AluRRImmShift, [41, 49, 48, 37, 24])
		51: Unit	constructor(emit, [50], 3)
		52: Reg	constructor(writable_reg_to_reg, [48], 0)
	]
	constraints = [
		3:	some
		5:	const_prim(I128)
		7:	some
		9:	some
		11:	some
		15:	some
	]
	result = 28
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1160
		../../codegen/src/isa/aarch64/inst.isle line 2660
		../../codegen/src/isa/aarch64/inst.isle line 1885
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option(Value)	extractor(sextend, 6)
		8: Value	match_some(7)
		9: Reg	constructor(put_in_reg_sext64, [8], 1)
		10: u8	const_int(63, u8)
		11: ImmShift	constructor(imm_shift_from_u8, [10], 2)
		12: Type	const_prim(I64)
		14: ValueRegs	constructor(value_regs, [9, 31], 4)
		15: InstOutput	constructor(output, [14], 5)
		16: Option(InstOutput)	some(15)
		20: ALUOp	make_variant(ALUOp::Asr, [])
		26: Type	const_prim(I64)
		27: WritableReg	constructor(temp_writable_reg, [26], 1)
		28: OperandSize	constructor(operand_size, [12], 2)
		29: MInst	make_variant(MInst::AluRRImmShift, [20, 28, 27, 9, 11])
		30: Unit	constructor(emit, [29], 3)
		31: Reg	constructor(writable_reg_to_reg, [27], 0)
	]
	constraints = [
		3:	some
		5:	const_prim(I128)
		7:	some
	]
	result = 16
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1151
		../../codegen/src/isa/aarch64/inst.isle line 2299
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(fits_in_64, 5)
		7: Inst	match_tuple(4, 1)
		8: Option(Value)	extractor(sextend, 7)
		9: Value	match_some(8)
		10: Option(Inst)	extractor(def_inst, 9)
		11: Inst	match_some(10)
		12: Option((Value, Uimm8))	extractor(extractlane, 11)
		13: (Value, Uimm8)	match_some(12)
		14: Value	match_tuple(13, 0)
		15: Reg	constructor(put_in_reg, [14], 1)
		16: Type	extractor(value_type, 14)
		17: VectorSize	constructor(vector_size, [16], 2)
		18: Type	match_some(6)
		19: OperandSize	constructor(size_from_ty, [18], 3)
		20: Uimm8	match_tuple(13, 1)
		21: u8	extractor(u8_from_uimm8, 20)
		24: Option(InstOutput)	some(36)
		29: Type	const_prim(I64)
		30: WritableReg	constructor(temp_writable_reg, [29], 1)
		31: MInst	make_variant(MInst::MovFromVecSigned, [30, 15, 21, 17, 19])
		32: Unit	constructor(emit, [31], 2)
		33: Reg	constructor(writable_reg_to_reg, [30], 0)
		35: ValueRegs	constructor(value_reg, [33], 1)
		36: InstOutput	constructor(output, [35], 2)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
		10:	some
		12:	some
	]
	result = 24
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1146
		../../codegen/src/isa/aarch64/inst.isle line 2312
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(fits_in_64, 5)
		7: Inst	match_tuple(4, 1)
		8: Option(Value)	extractor(sextend, 7)
		9: Value	match_some(8)
		10: Reg	constructor(put_in_reg, [9], 1)
		11: bool	const_prim(true)
		12: Type	extractor(value_type, 9)
		13: u8	constructor(ty_bits, [12], 0)
		14: Type	match_some(6)
		15: u8	constructor(ty_bits, [14], 0)
		18: Option(InstOutput)	some(30)
		23: Type	const_prim(I64)
		24: WritableReg	constructor(temp_writable_reg, [23], 1)
		25: MInst	make_variant(MInst::Extend, [24, 10, 11, 13, 15])
		26: Unit	constructor(emit, [25], 2)
		27: Reg	constructor(writable_reg_to_reg, [24], 0)
		29: ValueRegs	constructor(value_reg, [27], 1)
		30: InstOutput	constructor(output, [29], 2)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
	]
	result = 18
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1137
		../../codegen/src/isa/aarch64/inst.isle line 2292
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option(Value)	extractor(uextend, 6)
		8: Value	match_some(7)
		9: Option(Inst)	extractor(def_inst, 8)
		10: Inst	match_some(9)
		11: Option((Value, Uimm8))	extractor(extractlane, 10)
		12: (Value, Uimm8)	match_some(11)
		13: Value	match_tuple(12, 0)
		14: Reg	constructor(put_in_reg, [13], 1)
		15: Type	extractor(value_type, 13)
		16: ScalarSize	constructor(lane_size, [15], 2)
		17: Uimm8	match_tuple(12, 1)
		18: u8	extractor(u8_from_uimm8, 17)
		20: Type	const_prim(I64)
		21: ImmExtend	make_variant(ImmExtend::Zero, [])
		22: u64	const_int(0, u64)
		23: Reg	constructor(imm, [20, 21, 22], 4)
		24: ValueRegs	constructor(value_regs, [34, 23], 5)
		25: InstOutput	constructor(output, [24], 6)
		26: Option(InstOutput)	some(25)
		30: Type	const_prim(I64)
		31: WritableReg	constructor(temp_writable_reg, [30], 1)
		32: MInst	make_variant(MInst::MovFromVec, [31, 14, 18, 16])
		33: Unit	constructor(emit, [32], 2)
		34: Reg	constructor(writable_reg_to_reg, [31], 0)
	]
	constraints = [
		3:	some
		5:	const_prim(I128)
		7:	some
		9:	some
		11:	some
	]
	result = 26
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1132
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option(Value)	extractor(uextend, 6)
		8: Value	match_some(7)
		9: Reg	constructor(put_in_reg_zext64, [8], 1)
		10: Type	const_prim(I64)
		11: ImmExtend	make_variant(ImmExtend::Zero, [])
		12: u64	const_int(0, u64)
		13: Reg	constructor(imm, [10, 11, 12], 2)
		14: ValueRegs	constructor(value_regs, [9, 13], 3)
		15: InstOutput	constructor(output, [14], 4)
		16: Option(InstOutput)	some(15)
	]
	constraints = [
		3:	some
		5:	const_prim(I128)
		7:	some
	]
	result = 16
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1125
		../../codegen/src/isa/aarch64/inst.isle line 3033
		../../codegen/src/isa/aarch64/inst.isle line 2340
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(fits_in_64, 5)
		7: Inst	match_tuple(4, 1)
		8: Option(Value)	extractor(uextend, 7)
		9: Value	match_some(8)
		10: Option(Inst)	extractor(def_inst, 9)
		11: Inst	match_some(10)
		12: Option((MemFlags, Value))	extractor(atomic_load, 11)
		13: Option(Inst)	constructor(is_sinkable_inst, [9], 0)
		14: Inst	match_some(13)
		16: Type	extractor(value_type, 9)
		17: (MemFlags, Value)	match_some(12)
		18: MemFlags	match_tuple(17, 0)
		21: Option(InstOutput)	some(38)
		23: Option((MemFlags, Value))	extractor(atomic_load, 14)
		24: Unit	constructor(sink_inst, [14], 1)
		25: (MemFlags, Value)	match_some(23)
		26: Value	match_tuple(25, 1)
		27: Reg	constructor(put_in_reg, [26], 2)
		31: Type	const_prim(I64)
		32: WritableReg	constructor(temp_writable_reg, [31], 1)
		33: MInst	make_variant(MInst::LoadAcquire, [16, 32, 27, 18])
		34: Unit	constructor(emit, [33], 2)
		35: Reg	constructor(writable_reg_to_reg, [32], 0)
		37: ValueRegs	constructor(value_reg, [35], 1)
		38: InstOutput	constructor(output, [37], 2)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
		10:	some
		12:	some
		13:	some
		23:	some
	]
	result = 21
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1118
		../../codegen/src/isa/aarch64/inst.isle line 2292
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(fits_in_64, 5)
		7: Inst	match_tuple(4, 1)
		8: Option(Value)	extractor(uextend, 7)
		9: Value	match_some(8)
		10: Option(Inst)	extractor(def_inst, 9)
		11: Inst	match_some(10)
		12: Option((Value, Uimm8))	extractor(extractlane, 11)
		13: (Value, Uimm8)	match_some(12)
		14: Value	match_tuple(13, 0)
		15: Reg	constructor(put_in_reg, [14], 1)
		16: Type	extractor(value_type, 14)
		17: ScalarSize	constructor(lane_size, [16], 2)
		18: Uimm8	match_tuple(13, 1)
		19: u8	extractor(u8_from_uimm8, 18)
		22: Option(InstOutput)	some(33)
		26: Type	const_prim(I64)
		27: WritableReg	constructor(temp_writable_reg, [26], 1)
		28: MInst	make_variant(MInst::MovFromVec, [27, 15, 19, 17])
		29: Unit	constructor(emit, [28], 2)
		30: Reg	constructor(writable_reg_to_reg, [27], 0)
		32: ValueRegs	constructor(value_reg, [30], 1)
		33: InstOutput	constructor(output, [32], 2)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
		10:	some
		12:	some
	]
	result = 22
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1113
		../../codegen/src/isa/aarch64/inst.isle line 2312
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(fits_in_64, 5)
		7: Inst	match_tuple(4, 1)
		8: Option(Value)	extractor(uextend, 7)
		9: Value	match_some(8)
		10: Reg	constructor(put_in_reg, [9], 1)
		11: bool	const_prim(false)
		12: Type	extractor(value_type, 9)
		13: u8	constructor(ty_bits, [12], 0)
		14: Type	match_some(6)
		15: u8	constructor(ty_bits, [14], 0)
		18: Option(InstOutput)	some(30)
		23: Type	const_prim(I64)
		24: WritableReg	constructor(temp_writable_reg, [23], 1)
		25: MInst	make_variant(MInst::Extend, [24, 10, 11, 13, 15])
		26: Unit	constructor(emit, [25], 2)
		27: Reg	constructor(writable_reg_to_reg, [24], 0)
		29: ValueRegs	constructor(value_reg, [27], 1)
		30: InstOutput	constructor(output, [29], 2)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
	]
	result = 18
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1106
		../../codegen/src/isa/aarch64/inst.isle line 1899
		../../codegen/src/isa/aarch64/inst.isle line 2803
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 1914
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option((Value, Value))	extractor(umax, 6)
		8: (Value, Value)	match_some(7)
		9: Value	match_tuple(8, 0)
		10: Reg	constructor(put_in_reg, [9], 1)
		11: Value	match_tuple(8, 1)
		12: Reg	constructor(put_in_reg, [11], 2)
		13: VecALUOp	make_variant(VecALUOp::Cmhi, [])
		14: VectorSize	make_variant(VectorSize::Size64x2, [])
		16: Reg	constructor(put_in_reg, [9], 4)
		17: Reg	constructor(put_in_reg, [11], 5)
		18: Type	const_prim(I64X2)
		21: Option(InstOutput)	some(40)
		26: Type	const_prim(I8X16)
		27: WritableReg	constructor(temp_writable_reg, [26], 1)
		28: MInst	make_variant(MInst::VecRRR, [13, 27, 10, 12, 14])
		29: Unit	constructor(emit, [28], 2)
		30: Reg	constructor(writable_reg_to_reg, [27], 0)
		35: VectorSize	constructor(vector_size, [18], 1)
		36: VecALUModOp	make_variant(VecALUModOp::Bsl, [])
		39: ValueRegs	constructor(value_reg, [50], 1)
		40: InstOutput	constructor(output, [39], 2)
		46: Type	const_prim(I8X16)
		47: WritableReg	constructor(temp_writable_reg, [46], 1)
		48: MInst	make_variant(MInst::VecRRRMod, [36, 47, 30, 16, 17, 35])
		49: Unit	constructor(emit, [48], 2)
		50: Reg	constructor(writable_reg_to_reg, [47], 0)
	]
	constraints = [
		3:	some
		5:	const_prim(I64X2)
		7:	some
	]
	result = 21
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1103
		../../codegen/src/isa/aarch64/inst.isle line 1899
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Inst	match_tuple(4, 1)
		6: Option((Value, Value))	extractor(umax, 5)
		7: Type	match_tuple(4, 0)
		8: Option(())	extractor(not_i64x2, 7)
		9: (Value, Value)	match_some(6)
		10: Value	match_tuple(9, 0)
		11: Reg	constructor(put_in_reg, [10], 1)
		12: Value	match_tuple(9, 1)
		13: Reg	constructor(put_in_reg, [12], 2)
		14: VectorSize	constructor(vector_size, [7], 3)
		15: VecALUOp	make_variant(VecALUOp::Umax, [])
		18: Option(InstOutput)	some(30)
		23: Type	const_prim(I8X16)
		24: WritableReg	constructor(temp_writable_reg, [23], 1)
		25: MInst	make_variant(MInst::VecRRR, [15, 24, 11, 13, 14])
		26: Unit	constructor(emit, [25], 2)
		27: Reg	constructor(writable_reg_to_reg, [24], 0)
		29: ValueRegs	constructor(value_reg, [27], 1)
		30: InstOutput	constructor(output, [29], 2)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
	]
	result = 18
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1100
		../../codegen/src/isa/aarch64/inst.isle line 1899
		../../codegen/src/isa/aarch64/inst.isle line 2803
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 1914
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option((Value, Value))	extractor(smax, 6)
		8: (Value, Value)	match_some(7)
		9: Value	match_tuple(8, 0)
		10: Reg	constructor(put_in_reg, [9], 1)
		11: Value	match_tuple(8, 1)
		12: Reg	constructor(put_in_reg, [11], 2)
		13: VecALUOp	make_variant(VecALUOp::Cmgt, [])
		14: VectorSize	make_variant(VectorSize::Size64x2, [])
		16: Reg	constructor(put_in_reg, [9], 4)
		17: Reg	constructor(put_in_reg, [11], 5)
		18: Type	const_prim(I64X2)
		21: Option(InstOutput)	some(40)
		26: Type	const_prim(I8X16)
		27: WritableReg	constructor(temp_writable_reg, [26], 1)
		28: MInst	make_variant(MInst::VecRRR, [13, 27, 10, 12, 14])
		29: Unit	constructor(emit, [28], 2)
		30: Reg	constructor(writable_reg_to_reg, [27], 0)
		35: VectorSize	constructor(vector_size, [18], 1)
		36: VecALUModOp	make_variant(VecALUModOp::Bsl, [])
		39: ValueRegs	constructor(value_reg, [50], 1)
		40: InstOutput	constructor(output, [39], 2)
		46: Type	const_prim(I8X16)
		47: WritableReg	constructor(temp_writable_reg, [46], 1)
		48: MInst	make_variant(MInst::VecRRRMod, [36, 47, 30, 16, 17, 35])
		49: Unit	constructor(emit, [48], 2)
		50: Reg	constructor(writable_reg_to_reg, [47], 0)
	]
	constraints = [
		3:	some
		5:	const_prim(I64X2)
		7:	some
	]
	result = 21
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1097
		../../codegen/src/isa/aarch64/inst.isle line 1899
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Inst	match_tuple(4, 1)
		6: Option((Value, Value))	extractor(smax, 5)
		7: Type	match_tuple(4, 0)
		8: Option(())	extractor(not_i64x2, 7)
		9: (Value, Value)	match_some(6)
		10: Value	match_tuple(9, 0)
		11: Reg	constructor(put_in_reg, [10], 1)
		12: Value	match_tuple(9, 1)
		13: Reg	constructor(put_in_reg, [12], 2)
		14: VectorSize	constructor(vector_size, [7], 3)
		15: VecALUOp	make_variant(VecALUOp::Smax, [])
		18: Option(InstOutput)	some(30)
		23: Type	const_prim(I8X16)
		24: WritableReg	constructor(temp_writable_reg, [23], 1)
		25: MInst	make_variant(MInst::VecRRR, [15, 24, 11, 13, 14])
		26: Unit	constructor(emit, [25], 2)
		27: Reg	constructor(writable_reg_to_reg, [24], 0)
		29: ValueRegs	constructor(value_reg, [27], 1)
		30: InstOutput	constructor(output, [29], 2)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
	]
	result = 18
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1094
		../../codegen/src/isa/aarch64/inst.isle line 1899
		../../codegen/src/isa/aarch64/inst.isle line 2803
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 1914
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option((Value, Value))	extractor(umin, 6)
		8: (Value, Value)	match_some(7)
		9: Value	match_tuple(8, 1)
		10: Reg	constructor(put_in_reg, [9], 1)
		11: Value	match_tuple(8, 0)
		12: Reg	constructor(put_in_reg, [11], 2)
		13: VecALUOp	make_variant(VecALUOp::Cmhi, [])
		14: VectorSize	make_variant(VectorSize::Size64x2, [])
		16: Reg	constructor(put_in_reg, [11], 4)
		17: Reg	constructor(put_in_reg, [9], 5)
		18: Type	const_prim(I64X2)
		21: Option(InstOutput)	some(40)
		26: Type	const_prim(I8X16)
		27: WritableReg	constructor(temp_writable_reg, [26], 1)
		28: MInst	make_variant(MInst::VecRRR, [13, 27, 10, 12, 14])
		29: Unit	constructor(emit, [28], 2)
		30: Reg	constructor(writable_reg_to_reg, [27], 0)
		35: VectorSize	constructor(vector_size, [18], 1)
		36: VecALUModOp	make_variant(VecALUModOp::Bsl, [])
		39: ValueRegs	constructor(value_reg, [50], 1)
		40: InstOutput	constructor(output, [39], 2)
		46: Type	const_prim(I8X16)
		47: WritableReg	constructor(temp_writable_reg, [46], 1)
		48: MInst	make_variant(MInst::VecRRRMod, [36, 47, 30, 16, 17, 35])
		49: Unit	constructor(emit, [48], 2)
		50: Reg	constructor(writable_reg_to_reg, [47], 0)
	]
	constraints = [
		3:	some
		5:	const_prim(I64X2)
		7:	some
	]
	result = 21
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1091
		../../codegen/src/isa/aarch64/inst.isle line 1899
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Inst	match_tuple(4, 1)
		6: Option((Value, Value))	extractor(umin, 5)
		7: Type	match_tuple(4, 0)
		8: Option(())	extractor(not_i64x2, 7)
		9: (Value, Value)	match_some(6)
		10: Value	match_tuple(9, 0)
		11: Reg	constructor(put_in_reg, [10], 1)
		12: Value	match_tuple(9, 1)
		13: Reg	constructor(put_in_reg, [12], 2)
		14: VectorSize	constructor(vector_size, [7], 3)
		15: VecALUOp	make_variant(VecALUOp::Umin, [])
		18: Option(InstOutput)	some(30)
		23: Type	const_prim(I8X16)
		24: WritableReg	constructor(temp_writable_reg, [23], 1)
		25: MInst	make_variant(MInst::VecRRR, [15, 24, 11, 13, 14])
		26: Unit	constructor(emit, [25], 2)
		27: Reg	constructor(writable_reg_to_reg, [24], 0)
		29: ValueRegs	constructor(value_reg, [27], 1)
		30: InstOutput	constructor(output, [29], 2)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
	]
	result = 18
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1088
		../../codegen/src/isa/aarch64/inst.isle line 1899
		../../codegen/src/isa/aarch64/inst.isle line 2803
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 1914
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option((Value, Value))	extractor(smin, 6)
		8: (Value, Value)	match_some(7)
		9: Value	match_tuple(8, 1)
		10: Reg	constructor(put_in_reg, [9], 1)
		11: Value	match_tuple(8, 0)
		12: Reg	constructor(put_in_reg, [11], 2)
		13: VecALUOp	make_variant(VecALUOp::Cmgt, [])
		14: VectorSize	make_variant(VectorSize::Size64x2, [])
		16: Reg	constructor(put_in_reg, [11], 4)
		17: Reg	constructor(put_in_reg, [9], 5)
		18: Type	const_prim(I64X2)
		21: Option(InstOutput)	some(40)
		26: Type	const_prim(I8X16)
		27: WritableReg	constructor(temp_writable_reg, [26], 1)
		28: MInst	make_variant(MInst::VecRRR, [13, 27, 10, 12, 14])
		29: Unit	constructor(emit, [28], 2)
		30: Reg	constructor(writable_reg_to_reg, [27], 0)
		35: VectorSize	constructor(vector_size, [18], 1)
		36: VecALUModOp	make_variant(VecALUModOp::Bsl, [])
		39: ValueRegs	constructor(value_reg, [50], 1)
		40: InstOutput	constructor(output, [39], 2)
		46: Type	const_prim(I8X16)
		47: WritableReg	constructor(temp_writable_reg, [46], 1)
		48: MInst	make_variant(MInst::VecRRRMod, [36, 47, 30, 16, 17, 35])
		49: Unit	constructor(emit, [48], 2)
		50: Reg	constructor(writable_reg_to_reg, [47], 0)
	]
	constraints = [
		3:	some
		5:	const_prim(I64X2)
		7:	some
	]
	result = 21
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1085
		../../codegen/src/isa/aarch64/inst.isle line 1899
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Inst	match_tuple(4, 1)
		6: Option((Value, Value))	extractor(smin, 5)
		7: Type	match_tuple(4, 0)
		8: Option(())	extractor(not_i64x2, 7)
		9: (Value, Value)	match_some(6)
		10: Value	match_tuple(9, 0)
		11: Reg	constructor(put_in_reg, [10], 1)
		12: Value	match_tuple(9, 1)
		13: Reg	constructor(put_in_reg, [12], 2)
		14: VectorSize	constructor(vector_size, [7], 3)
		15: VecALUOp	make_variant(VecALUOp::Smin, [])
		18: Option(InstOutput)	some(30)
		23: Type	const_prim(I8X16)
		24: WritableReg	constructor(temp_writable_reg, [23], 1)
		25: MInst	make_variant(MInst::VecRRR, [15, 24, 11, 13, 14])
		26: Unit	constructor(emit, [25], 2)
		27: Reg	constructor(writable_reg_to_reg, [24], 0)
		29: ValueRegs	constructor(value_reg, [27], 1)
		30: InstOutput	constructor(output, [29], 2)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
	]
	result = 18
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1080
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(fits_in_64, 5)
		7: Option(Type)	extractor(ty_int, 5)
		8: Inst	match_tuple(4, 1)
		9: Option((Value, Value))	extractor(smax, 8)
		10: Type	match_some(6)
		11: Cond	make_variant(Cond::Gt, [])
		12: bool	const_prim(true)
		13: (Value, Value)	match_some(9)
		14: Value	match_tuple(13, 0)
		15: Value	match_tuple(13, 1)
		16: ValueRegs	constructor(cmp_and_choose, [10, 11, 12, 14, 15], 1)
		17: InstOutput	constructor(output, [16], 2)
		18: Option(InstOutput)	some(17)
	]
	constraints = [
		3:	some
		6:	some
		7:	some
		9:	some
	]
	result = 18
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1078
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(fits_in_64, 5)
		7: Option(Type)	extractor(ty_int, 5)
		8: Inst	match_tuple(4, 1)
		9: Option((Value, Value))	extractor(umax, 8)
		10: Type	match_some(6)
		11: Cond	make_variant(Cond::Hi, [])
		12: bool	const_prim(false)
		13: (Value, Value)	match_some(9)
		14: Value	match_tuple(13, 0)
		15: Value	match_tuple(13, 1)
		16: ValueRegs	constructor(cmp_and_choose, [10, 11, 12, 14, 15], 1)
		17: InstOutput	constructor(output, [16], 2)
		18: Option(InstOutput)	some(17)
	]
	constraints = [
		3:	some
		6:	some
		7:	some
		9:	some
	]
	result = 18
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1076
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(fits_in_64, 5)
		7: Option(Type)	extractor(ty_int, 5)
		8: Inst	match_tuple(4, 1)
		9: Option((Value, Value))	extractor(smin, 8)
		10: Type	match_some(6)
		11: Cond	make_variant(Cond::Lt, [])
		12: bool	const_prim(true)
		13: (Value, Value)	match_some(9)
		14: Value	match_tuple(13, 0)
		15: Value	match_tuple(13, 1)
		16: ValueRegs	constructor(cmp_and_choose, [10, 11, 12, 14, 15], 1)
		17: InstOutput	constructor(output, [16], 2)
		18: Option(InstOutput)	some(17)
	]
	constraints = [
		3:	some
		6:	some
		7:	some
		9:	some
	]
	result = 18
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1074
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(fits_in_64, 5)
		7: Option(Type)	extractor(ty_int, 5)
		8: Inst	match_tuple(4, 1)
		9: Option((Value, Value))	extractor(umin, 8)
		10: Type	match_some(6)
		11: Cond	make_variant(Cond::Lo, [])
		12: bool	const_prim(false)
		13: (Value, Value)	match_some(9)
		14: Value	match_tuple(13, 0)
		15: Value	match_tuple(13, 1)
		16: ValueRegs	constructor(cmp_and_choose, [10, 11, 12, 14, 15], 1)
		17: InstOutput	constructor(output, [16], 2)
		18: Option(InstOutput)	some(17)
	]
	constraints = [
		3:	some
		6:	some
		7:	some
		9:	some
	]
	result = 18
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1046
		../../codegen/src/isa/aarch64/inst.isle line 2682
		../../codegen/src/isa/aarch64/inst.isle line 2485
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 1892
		../../codegen/src/isa/aarch64/inst.isle line 2043
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(fits_in_64, 5)
		7: Inst	match_tuple(4, 1)
		8: Option((Value, Value))	extractor(srem, 7)
		9: (Value, Value)	match_some(8)
		10: Value	match_tuple(9, 0)
		11: Reg	constructor(put_in_reg_sext64, [10], 1)
		12: Value	match_tuple(9, 1)
		13: Reg	constructor(put_nonzero_in_reg_sext64, [12], 2)
		14: Type	const_prim(I64)
		18: Option(InstOutput)	some(32)
		22: ALUOp	make_variant(ALUOp::SDiv, [])
		28: ALUOp3	make_variant(ALUOp3::MSub, [])
		31: ValueRegs	constructor(value_reg, [53], 1)
		32: InstOutput	constructor(output, [31], 2)
		37: Type	const_prim(I64)
		38: WritableReg	constructor(temp_writable_reg, [37], 1)
		39: OperandSize	constructor(operand_size, [14], 2)
		40: MInst	make_variant(MInst::AluRRR, [22, 39, 38, 11, 13])
		41: Unit	constructor(emit, [40], 3)
		42: Reg	constructor(writable_reg_to_reg, [38], 0)
		48: Type	const_prim(I64)
		49: WritableReg	constructor(temp_writable_reg, [48], 1)
		50: OperandSize	constructor(operand_size, [14], 2)
		51: MInst	make_variant(MInst::AluRRRR, [28, 50, 49, 42, 13, 11])
		52: Unit	constructor(emit, [51], 3)
		53: Reg	constructor(writable_reg_to_reg, [49], 0)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
	]
	result = 18
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1039
		../../codegen/src/isa/aarch64/inst.isle line 2678
		../../codegen/src/isa/aarch64/inst.isle line 2485
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 1892
		../../codegen/src/isa/aarch64/inst.isle line 2043
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(fits_in_64, 5)
		7: Inst	match_tuple(4, 1)
		8: Option((Value, Value))	extractor(urem, 7)
		9: (Value, Value)	match_some(8)
		10: Value	match_tuple(9, 0)
		11: Reg	constructor(put_in_reg_zext64, [10], 1)
		12: Value	match_tuple(9, 1)
		13: Reg	constructor(put_nonzero_in_reg_zext64, [12], 2)
		14: Type	const_prim(I64)
		18: Option(InstOutput)	some(32)
		22: ALUOp	make_variant(ALUOp::UDiv, [])
		28: ALUOp3	make_variant(ALUOp3::MSub, [])
		31: ValueRegs	constructor(value_reg, [53], 1)
		32: InstOutput	constructor(output, [31], 2)
		37: Type	const_prim(I64)
		38: WritableReg	constructor(temp_writable_reg, [37], 1)
		39: OperandSize	constructor(operand_size, [14], 2)
		40: MInst	make_variant(MInst::AluRRR, [22, 39, 38, 11, 13])
		41: Unit	constructor(emit, [40], 3)
		42: Reg	constructor(writable_reg_to_reg, [38], 0)
		48: Type	const_prim(I64)
		49: WritableReg	constructor(temp_writable_reg, [48], 1)
		50: OperandSize	constructor(operand_size, [14], 2)
		51: MInst	make_variant(MInst::AluRRRR, [28, 50, 49, 42, 13, 11])
		52: Unit	constructor(emit, [51], 3)
		53: Reg	constructor(writable_reg_to_reg, [49], 0)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
	]
	result = 18
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1010
		../../codegen/src/isa/aarch64/inst.isle line 2682
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 1892
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(fits_in_64, 5)
		7: Inst	match_tuple(4, 1)
		8: Option((Value, Value))	extractor(sdiv, 7)
		9: (Value, Value)	match_some(8)
		10: Value	match_tuple(9, 1)
		11: Option(Inst)	extractor(def_inst, 10)
		12: Inst	match_some(11)
		13: Option(Imm64)	extractor(iconst, 12)
		14: Type	match_some(6)
		15: Imm64	match_some(13)
		16: Option(u64)	constructor(safe_divisor_from_imm64, [14, 15], 0)
		17: Value	match_tuple(9, 0)
		18: Reg	constructor(put_in_reg_sext64, [17], 1)
		19: ImmExtend	make_variant(ImmExtend::Sign, [])
		20: u64	match_some(16)
		21: Reg	constructor(imm, [14, 19, 20], 2)
		22: Type	const_prim(I64)
		25: Option(InstOutput)	some(33)
		29: ALUOp	make_variant(ALUOp::SDiv, [])
		32: ValueRegs	constructor(value_reg, [43], 1)
		33: InstOutput	constructor(output, [32], 2)
		38: Type	const_prim(I64)
		39: WritableReg	constructor(temp_writable_reg, [38], 1)
		40: OperandSize	constructor(operand_size, [22], 2)
		41: MInst	make_variant(MInst::AluRRR, [29, 40, 39, 18, 21])
		42: Unit	constructor(emit, [41], 3)
		43: Reg	constructor(writable_reg_to_reg, [39], 0)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
		11:	some
		13:	some
		16:	some
	]
	result = 25
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 1001
		../../codegen/src/isa/aarch64/inst.isle line 3007
		../../codegen/src/isa/aarch64/inst.isle line 2682
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 1892
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(fits_in_64, 5)
		7: Inst	match_tuple(4, 1)
		8: Option((Value, Value))	extractor(sdiv, 7)
		9: (Value, Value)	match_some(8)
		10: Value	match_tuple(9, 0)
		11: Reg	constructor(put_in_reg_sext64, [10], 1)
		12: Value	match_tuple(9, 1)
		13: Reg	constructor(put_nonzero_in_reg_sext64, [12], 2)
		14: Type	match_some(6)
		16: Type	const_prim(I64)
		19: Option(InstOutput)	some(49)
		23: OperandSize	constructor(operand_size, [14], 1)
		24: WritableReg	constructor(writable_zero_reg, [], 2)
		25: u8	const_int(1, u8)
		26: Imm12	constructor(u8_into_imm12, [25], 3)
		27: ALUOp	make_variant(ALUOp::AddS, [])
		28: MInst	make_variant(MInst::AluRRImm12, [27, 23, 24, 13, 26])
		29: Unit	constructor(emit, [28], 4)
		30: OperandSize	constructor(size_from_ty, [14], 5)
		31: UImm5	constructor(u8_into_uimm5, [25], 6)
		32: bool	const_prim(false)
		33: NZCV	constructor(nzcv, [32, 32, 32, 32], 7)
		34: Cond	make_variant(Cond::Eq, [])
		35: MInst	make_variant(MInst::CCmpImm, [30, 11, 31, 33, 34])
		36: Unit	constructor(emit, [35], 8)
		37: Cond	make_variant(Cond::Vs, [])
		38: CondBrKind	constructor(cond_br_cond, [37], 9)
		39: TrapCode	constructor(trap_code_integer_overflow, [], 0)
		40: MInst	make_variant(MInst::TrapIf, [38, 39])
		41: Unit	constructor(emit, [40], 10)
		45: ALUOp	make_variant(ALUOp::SDiv, [])
		48: ValueRegs	constructor(value_reg, [59], 1)
		49: InstOutput	constructor(output, [48], 2)
		54: Type	const_prim(I64)
		55: WritableReg	constructor(temp_writable_reg, [54], 1)
		56: OperandSize	constructor(operand_size, [16], 2)
		57: MInst	make_variant(MInst::AluRRR, [45, 56, 55, 11, 13])
		58: Unit	constructor(emit, [57], 3)
		59: Reg	constructor(writable_reg_to_reg, [55], 0)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
	]
	result = 19
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 968
		../../codegen/src/isa/aarch64/inst.isle line 2678
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 1892
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(fits_in_64, 5)
		7: Inst	match_tuple(4, 1)
		8: Option((Value, Value))	extractor(udiv, 7)
		9: (Value, Value)	match_some(8)
		10: Value	match_tuple(9, 0)
		11: Reg	constructor(put_in_reg_zext64, [10], 1)
		12: Value	match_tuple(9, 1)
		13: Reg	constructor(put_nonzero_in_reg_zext64, [12], 2)
		14: Type	const_prim(I64)
		17: Option(InstOutput)	some(25)
		21: ALUOp	make_variant(ALUOp::UDiv, [])
		24: ValueRegs	constructor(value_reg, [35], 1)
		25: InstOutput	constructor(output, [24], 2)
		30: Type	const_prim(I64)
		31: WritableReg	constructor(temp_writable_reg, [30], 1)
		32: OperandSize	constructor(operand_size, [14], 2)
		33: MInst	make_variant(MInst::AluRRR, [21, 32, 31, 11, 13])
		34: Unit	constructor(emit, [33], 3)
		35: Reg	constructor(writable_reg_to_reg, [31], 0)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
	]
	result = 17
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 952
		../../codegen/src/isa/aarch64/inst.isle line 2480
		../../codegen/src/isa/aarch64/inst.isle line 2667
		../../codegen/src/isa/aarch64/inst.isle line 2043
		../../codegen/src/isa/aarch64/inst.isle line 1885
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(fits_in_32, 5)
		7: Inst	match_tuple(4, 1)
		8: Option((Value, Value))	extractor(umulhi, 7)
		9: (Value, Value)	match_some(8)
		10: Value	match_tuple(9, 0)
		11: Reg	constructor(put_in_reg_zext64, [10], 1)
		12: Value	match_tuple(9, 1)
		13: Reg	constructor(put_in_reg_zext64, [12], 2)
		14: Reg	constructor(zero_reg, [], 3)
		15: Type	const_prim(I64)
		17: Type	match_some(6)
		18: u8	constructor(ty_bits, [17], 0)
		19: ImmShift	constructor(imm_shift_from_u8, [18], 5)
		21: ValueRegs	constructor(value_reg, [55], 7)
		22: InstOutput	constructor(output, [21], 8)
		23: Option(InstOutput)	some(22)
		28: ALUOp3	make_variant(ALUOp3::MAdd, [])
		33: ALUOp	make_variant(ALUOp::Lsr, [])
		40: Type	const_prim(I64)
		41: WritableReg	constructor(temp_writable_reg, [40], 1)
		42: OperandSize	constructor(operand_size, [15], 2)
		43: MInst	make_variant(MInst::AluRRRR, [28, 42, 41, 11, 13, 14])
		44: Unit	constructor(emit, [43], 3)
		45: Reg	constructor(writable_reg_to_reg, [41], 0)
		50: Type	const_prim(I64)
		51: WritableReg	constructor(temp_writable_reg, [50], 1)
		52: OperandSize	constructor(operand_size, [15], 2)
		53: MInst	make_variant(MInst::AluRRImmShift, [33, 52, 51, 45, 19])
		54: Unit	constructor(emit, [53], 3)
		55: Reg	constructor(writable_reg_to_reg, [51], 0)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
	]
	result = 23
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 949
		../../codegen/src/isa/aarch64/inst.isle line 2513
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 1892
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option((Value, Value))	extractor(umulhi, 6)
		8: (Value, Value)	match_some(7)
		9: Value	match_tuple(8, 0)
		10: Reg	constructor(put_in_reg, [9], 1)
		11: Value	match_tuple(8, 1)
		12: Reg	constructor(put_in_reg, [11], 2)
		13: Type	const_prim(I64)
		16: Option(InstOutput)	some(24)
		20: ALUOp	make_variant(ALUOp::UMulH, [])
		23: ValueRegs	constructor(value_reg, [34], 1)
		24: InstOutput	constructor(output, [23], 2)
		29: Type	const_prim(I64)
		30: WritableReg	constructor(temp_writable_reg, [29], 1)
		31: OperandSize	constructor(operand_size, [13], 2)
		32: MInst	make_variant(MInst::AluRRR, [20, 31, 30, 10, 12])
		33: Unit	constructor(emit, [32], 3)
		34: Reg	constructor(writable_reg_to_reg, [30], 0)
	]
	constraints = [
		3:	some
		5:	const_prim(I64)
		7:	some
	]
	result = 16
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 940
		../../codegen/src/isa/aarch64/inst.isle line 2480
		../../codegen/src/isa/aarch64/inst.isle line 2660
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 2043
		../../codegen/src/isa/aarch64/inst.isle line 1885
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(fits_in_32, 5)
		7: Inst	match_tuple(4, 1)
		8: Option((Value, Value))	extractor(smulhi, 7)
		9: (Value, Value)	match_some(8)
		10: Value	match_tuple(9, 0)
		11: Reg	constructor(put_in_reg_sext64, [10], 1)
		12: Value	match_tuple(9, 1)
		13: Reg	constructor(put_in_reg_sext64, [12], 2)
		14: Reg	constructor(zero_reg, [], 3)
		15: Type	const_prim(I64)
		17: Type	match_some(6)
		18: u8	constructor(ty_bits, [17], 0)
		19: ImmShift	constructor(imm_shift_from_u8, [18], 5)
		22: Option(InstOutput)	some(36)
		27: ALUOp3	make_variant(ALUOp3::MAdd, [])
		32: ALUOp	make_variant(ALUOp::Asr, [])
		35: ValueRegs	constructor(value_reg, [57], 1)
		36: InstOutput	constructor(output, [35], 2)
		42: Type	const_prim(I64)
		43: WritableReg	constructor(temp_writable_reg, [42], 1)
		44: OperandSize	constructor(operand_size, [15], 2)
		45: MInst	make_variant(MInst::AluRRRR, [27, 44, 43, 11, 13, 14])
		46: Unit	constructor(emit, [45], 3)
		47: Reg	constructor(writable_reg_to_reg, [43], 0)
		52: Type	const_prim(I64)
		53: WritableReg	constructor(temp_writable_reg, [52], 1)
		54: OperandSize	constructor(operand_size, [15], 2)
		55: MInst	make_variant(MInst::AluRRImmShift, [32, 54, 53, 47, 19])
		56: Unit	constructor(emit, [55], 3)
		57: Reg	constructor(writable_reg_to_reg, [53], 0)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
	]
	result = 22
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 937
		../../codegen/src/isa/aarch64/inst.isle line 2517
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 1892
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option((Value, Value))	extractor(smulhi, 6)
		8: (Value, Value)	match_some(7)
		9: Value	match_tuple(8, 0)
		10: Reg	constructor(put_in_reg, [9], 1)
		11: Value	match_tuple(8, 1)
		12: Reg	constructor(put_in_reg, [11], 2)
		13: Type	const_prim(I64)
		16: Option(InstOutput)	some(24)
		20: ALUOp	make_variant(ALUOp::SMulH, [])
		23: ValueRegs	constructor(value_reg, [34], 1)
		24: InstOutput	constructor(output, [23], 2)
		29: Type	const_prim(I64)
		30: WritableReg	constructor(temp_writable_reg, [29], 1)
		31: OperandSize	constructor(operand_size, [13], 2)
		32: MInst	make_variant(MInst::AluRRR, [20, 31, 30, 10, 12])
		33: Unit	constructor(emit, [32], 3)
		34: Reg	constructor(writable_reg_to_reg, [30], 0)
	]
	constraints = [
		3:	some
		5:	const_prim(I64)
		7:	some
	]
	result = 16
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 930
		../../codegen/src/isa/aarch64/inst.isle line 2653
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 2180
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option((Value, Value))	extractor(imul, 6)
		8: (Value, Value)	match_some(7)
		9: Value	match_tuple(8, 0)
		10: Option(Inst)	extractor(def_inst, 9)
		11: Value	match_tuple(8, 1)
		12: Option(Inst)	extractor(def_inst, 11)
		13: Inst	match_some(10)
		14: Option(Value)	extractor(uwiden_high, 13)
		15: Value	match_some(14)
		16: Type	extractor(value_type, 15)
		17: Inst	match_some(12)
		18: Option(Value)	extractor(uwiden_high, 17)
		19: Value	match_some(18)
		20: Type	extractor(value_type, 19)
		21: Reg	constructor(put_in_reg, [15], 1)
		22: Reg	constructor(put_in_reg, [19], 2)
		23: bool	const_prim(true)
		26: Option(InstOutput)	some(34)
		30: VecRRRLongOp	make_variant(VecRRRLongOp::Umull32, [])
		33: ValueRegs	constructor(value_reg, [43], 1)
		34: InstOutput	constructor(output, [33], 2)
		39: Type	const_prim(I8X16)
		40: WritableReg	constructor(temp_writable_reg, [39], 1)
		41: MInst	make_variant(MInst::VecRRRLong, [30, 40, 21, 22, 23])
		42: Unit	constructor(emit, [41], 2)
		43: Reg	constructor(writable_reg_to_reg, [40], 0)
	]
	constraints = [
		3:	some
		5:	const_prim(I64X2)
		7:	some
		10:	some
		12:	some
		14:	some
		16:	const_prim(I32X4)
		18:	some
		20:	const_prim(I32X4)
	]
	result = 26
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 924
		../../codegen/src/isa/aarch64/inst.isle line 2653
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 2180
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option((Value, Value))	extractor(imul, 6)
		8: (Value, Value)	match_some(7)
		9: Value	match_tuple(8, 0)
		10: Option(Inst)	extractor(def_inst, 9)
		11: Value	match_tuple(8, 1)
		12: Option(Inst)	extractor(def_inst, 11)
		13: Inst	match_some(10)
		14: Option(Value)	extractor(uwiden_low, 13)
		15: Value	match_some(14)
		16: Type	extractor(value_type, 15)
		17: Inst	match_some(12)
		18: Option(Value)	extractor(uwiden_low, 17)
		19: Value	match_some(18)
		20: Type	extractor(value_type, 19)
		21: Reg	constructor(put_in_reg, [15], 1)
		22: Reg	constructor(put_in_reg, [19], 2)
		23: bool	const_prim(false)
		26: Option(InstOutput)	some(34)
		30: VecRRRLongOp	make_variant(VecRRRLongOp::Umull32, [])
		33: ValueRegs	constructor(value_reg, [43], 1)
		34: InstOutput	constructor(output, [33], 2)
		39: Type	const_prim(I8X16)
		40: WritableReg	constructor(temp_writable_reg, [39], 1)
		41: MInst	make_variant(MInst::VecRRRLong, [30, 40, 21, 22, 23])
		42: Unit	constructor(emit, [41], 2)
		43: Reg	constructor(writable_reg_to_reg, [40], 0)
	]
	constraints = [
		3:	some
		5:	const_prim(I64X2)
		7:	some
		10:	some
		12:	some
		14:	some
		16:	const_prim(I32X4)
		18:	some
		20:	const_prim(I32X4)
	]
	result = 26
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 918
		../../codegen/src/isa/aarch64/inst.isle line 2649
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 2180
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option((Value, Value))	extractor(imul, 6)
		8: (Value, Value)	match_some(7)
		9: Value	match_tuple(8, 0)
		10: Option(Inst)	extractor(def_inst, 9)
		11: Value	match_tuple(8, 1)
		12: Option(Inst)	extractor(def_inst, 11)
		13: Inst	match_some(10)
		14: Option(Value)	extractor(swiden_high, 13)
		15: Value	match_some(14)
		16: Type	extractor(value_type, 15)
		17: Inst	match_some(12)
		18: Option(Value)	extractor(swiden_high, 17)
		19: Value	match_some(18)
		20: Type	extractor(value_type, 19)
		21: Reg	constructor(put_in_reg, [15], 1)
		22: Reg	constructor(put_in_reg, [19], 2)
		23: bool	const_prim(true)
		26: Option(InstOutput)	some(34)
		30: VecRRRLongOp	make_variant(VecRRRLongOp::Smull32, [])
		33: ValueRegs	constructor(value_reg, [43], 1)
		34: InstOutput	constructor(output, [33], 2)
		39: Type	const_prim(I8X16)
		40: WritableReg	constructor(temp_writable_reg, [39], 1)
		41: MInst	make_variant(MInst::VecRRRLong, [30, 40, 21, 22, 23])
		42: Unit	constructor(emit, [41], 2)
		43: Reg	constructor(writable_reg_to_reg, [40], 0)
	]
	constraints = [
		3:	some
		5:	const_prim(I64X2)
		7:	some
		10:	some
		12:	some
		14:	some
		16:	const_prim(I32X4)
		18:	some
		20:	const_prim(I32X4)
	]
	result = 26
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 912
		../../codegen/src/isa/aarch64/inst.isle line 2649
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 2180
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option((Value, Value))	extractor(imul, 6)
		8: (Value, Value)	match_some(7)
		9: Value	match_tuple(8, 0)
		10: Option(Inst)	extractor(def_inst, 9)
		11: Inst	match_some(10)
		12: Option(Value)	extractor(swiden_low, 11)
		13: Value	match_some(12)
		14: Type	extractor(value_type, 13)
		15: Value	match_tuple(8, 1)
		16: Option(Inst)	extractor(def_inst, 15)
		17: Inst	match_some(16)
		18: Option(Value)	extractor(swiden_low, 17)
		19: Value	match_some(18)
		20: Type	extractor(value_type, 19)
		21: Reg	constructor(put_in_reg, [13], 1)
		22: Reg	constructor(put_in_reg, [19], 2)
		23: bool	const_prim(false)
		26: Option(InstOutput)	some(34)
		30: VecRRRLongOp	make_variant(VecRRRLongOp::Smull32, [])
		33: ValueRegs	constructor(value_reg, [43], 1)
		34: InstOutput	constructor(output, [33], 2)
		39: Type	const_prim(I8X16)
		40: WritableReg	constructor(temp_writable_reg, [39], 1)
		41: MInst	make_variant(MInst::VecRRRLong, [30, 40, 21, 22, 23])
		42: Unit	constructor(emit, [41], 2)
		43: Reg	constructor(writable_reg_to_reg, [40], 0)
	]
	constraints = [
		3:	some
		5:	const_prim(I64X2)
		7:	some
		10:	some
		12:	some
		14:	const_prim(I32X4)
		16:	some
		18:	some
		20:	const_prim(I32X4)
	]
	result = 26
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 906
		../../codegen/src/isa/aarch64/inst.isle line 2645
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 2180
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option((Value, Value))	extractor(imul, 6)
		8: (Value, Value)	match_some(7)
		9: Value	match_tuple(8, 0)
		10: Option(Inst)	extractor(def_inst, 9)
		11: Value	match_tuple(8, 1)
		12: Option(Inst)	extractor(def_inst, 11)
		13: Inst	match_some(10)
		14: Option(Value)	extractor(uwiden_high, 13)
		15: Value	match_some(14)
		16: Type	extractor(value_type, 15)
		17: Inst	match_some(12)
		18: Option(Value)	extractor(uwiden_high, 17)
		19: Value	match_some(18)
		20: Type	extractor(value_type, 19)
		21: Reg	constructor(put_in_reg, [15], 1)
		22: Reg	constructor(put_in_reg, [19], 2)
		23: bool	const_prim(true)
		26: Option(InstOutput)	some(34)
		30: VecRRRLongOp	make_variant(VecRRRLongOp::Umull16, [])
		33: ValueRegs	constructor(value_reg, [43], 1)
		34: InstOutput	constructor(output, [33], 2)
		39: Type	const_prim(I8X16)
		40: WritableReg	constructor(temp_writable_reg, [39], 1)
		41: MInst	make_variant(MInst::VecRRRLong, [30, 40, 21, 22, 23])
		42: Unit	constructor(emit, [41], 2)
		43: Reg	constructor(writable_reg_to_reg, [40], 0)
	]
	constraints = [
		3:	some
		5:	const_prim(I32X4)
		7:	some
		10:	some
		12:	some
		14:	some
		16:	const_prim(I16X8)
		18:	some
		20:	const_prim(I16X8)
	]
	result = 26
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 900
		../../codegen/src/isa/aarch64/inst.isle line 2645
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 2180
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option((Value, Value))	extractor(imul, 6)
		8: (Value, Value)	match_some(7)
		9: Value	match_tuple(8, 0)
		10: Option(Inst)	extractor(def_inst, 9)
		11: Value	match_tuple(8, 1)
		12: Option(Inst)	extractor(def_inst, 11)
		13: Inst	match_some(10)
		14: Option(Value)	extractor(uwiden_low, 13)
		15: Value	match_some(14)
		16: Type	extractor(value_type, 15)
		17: Inst	match_some(12)
		18: Option(Value)	extractor(uwiden_low, 17)
		19: Value	match_some(18)
		20: Type	extractor(value_type, 19)
		21: Reg	constructor(put_in_reg, [15], 1)
		22: Reg	constructor(put_in_reg, [19], 2)
		23: bool	const_prim(false)
		26: Option(InstOutput)	some(34)
		30: VecRRRLongOp	make_variant(VecRRRLongOp::Umull16, [])
		33: ValueRegs	constructor(value_reg, [43], 1)
		34: InstOutput	constructor(output, [33], 2)
		39: Type	const_prim(I8X16)
		40: WritableReg	constructor(temp_writable_reg, [39], 1)
		41: MInst	make_variant(MInst::VecRRRLong, [30, 40, 21, 22, 23])
		42: Unit	constructor(emit, [41], 2)
		43: Reg	constructor(writable_reg_to_reg, [40], 0)
	]
	constraints = [
		3:	some
		5:	const_prim(I32X4)
		7:	some
		10:	some
		12:	some
		14:	some
		16:	const_prim(I16X8)
		18:	some
		20:	const_prim(I16X8)
	]
	result = 26
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 894
		../../codegen/src/isa/aarch64/inst.isle line 2641
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 2180
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option((Value, Value))	extractor(imul, 6)
		8: (Value, Value)	match_some(7)
		9: Value	match_tuple(8, 0)
		10: Option(Inst)	extractor(def_inst, 9)
		11: Value	match_tuple(8, 1)
		12: Option(Inst)	extractor(def_inst, 11)
		13: Inst	match_some(10)
		14: Option(Value)	extractor(swiden_high, 13)
		15: Value	match_some(14)
		16: Type	extractor(value_type, 15)
		17: Inst	match_some(12)
		18: Option(Value)	extractor(swiden_high, 17)
		19: Value	match_some(18)
		20: Type	extractor(value_type, 19)
		21: Reg	constructor(put_in_reg, [15], 1)
		22: Reg	constructor(put_in_reg, [19], 2)
		23: bool	const_prim(true)
		26: Option(InstOutput)	some(34)
		30: VecRRRLongOp	make_variant(VecRRRLongOp::Smull16, [])
		33: ValueRegs	constructor(value_reg, [43], 1)
		34: InstOutput	constructor(output, [33], 2)
		39: Type	const_prim(I8X16)
		40: WritableReg	constructor(temp_writable_reg, [39], 1)
		41: MInst	make_variant(MInst::VecRRRLong, [30, 40, 21, 22, 23])
		42: Unit	constructor(emit, [41], 2)
		43: Reg	constructor(writable_reg_to_reg, [40], 0)
	]
	constraints = [
		3:	some
		5:	const_prim(I32X4)
		7:	some
		10:	some
		12:	some
		14:	some
		16:	const_prim(I16X8)
		18:	some
		20:	const_prim(I16X8)
	]
	result = 26
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 888
		../../codegen/src/isa/aarch64/inst.isle line 2641
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 2180
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option((Value, Value))	extractor(imul, 6)
		8: (Value, Value)	match_some(7)
		9: Value	match_tuple(8, 0)
		10: Option(Inst)	extractor(def_inst, 9)
		11: Inst	match_some(10)
		12: Option(Value)	extractor(swiden_low, 11)
		13: Value	match_some(12)
		14: Type	extractor(value_type, 13)
		15: Value	match_tuple(8, 1)
		16: Option(Inst)	extractor(def_inst, 15)
		17: Inst	match_some(16)
		18: Option(Value)	extractor(swiden_low, 17)
		19: Value	match_some(18)
		20: Type	extractor(value_type, 19)
		21: Reg	constructor(put_in_reg, [13], 1)
		22: Reg	constructor(put_in_reg, [19], 2)
		23: bool	const_prim(false)
		26: Option(InstOutput)	some(34)
		30: VecRRRLongOp	make_variant(VecRRRLongOp::Smull16, [])
		33: ValueRegs	constructor(value_reg, [43], 1)
		34: InstOutput	constructor(output, [33], 2)
		39: Type	const_prim(I8X16)
		40: WritableReg	constructor(temp_writable_reg, [39], 1)
		41: MInst	make_variant(MInst::VecRRRLong, [30, 40, 21, 22, 23])
		42: Unit	constructor(emit, [41], 2)
		43: Reg	constructor(writable_reg_to_reg, [40], 0)
	]
	constraints = [
		3:	some
		5:	const_prim(I32X4)
		7:	some
		10:	some
		12:	some
		14:	const_prim(I16X8)
		16:	some
		18:	some
		20:	const_prim(I16X8)
	]
	result = 26
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 882
		../../codegen/src/isa/aarch64/inst.isle line 2637
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 2180
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option((Value, Value))	extractor(imul, 6)
		8: (Value, Value)	match_some(7)
		9: Value	match_tuple(8, 0)
		10: Option(Inst)	extractor(def_inst, 9)
		11: Value	match_tuple(8, 1)
		12: Option(Inst)	extractor(def_inst, 11)
		13: Inst	match_some(10)
		14: Option(Value)	extractor(uwiden_high, 13)
		15: Value	match_some(14)
		16: Type	extractor(value_type, 15)
		17: Inst	match_some(12)
		18: Option(Value)	extractor(uwiden_high, 17)
		19: Value	match_some(18)
		20: Type	extractor(value_type, 19)
		21: Reg	constructor(put_in_reg, [15], 1)
		22: Reg	constructor(put_in_reg, [19], 2)
		23: bool	const_prim(true)
		26: Option(InstOutput)	some(34)
		30: VecRRRLongOp	make_variant(VecRRRLongOp::Umull8, [])
		33: ValueRegs	constructor(value_reg, [43], 1)
		34: InstOutput	constructor(output, [33], 2)
		39: Type	const_prim(I8X16)
		40: WritableReg	constructor(temp_writable_reg, [39], 1)
		41: MInst	make_variant(MInst::VecRRRLong, [30, 40, 21, 22, 23])
		42: Unit	constructor(emit, [41], 2)
		43: Reg	constructor(writable_reg_to_reg, [40], 0)
	]
	constraints = [
		3:	some
		5:	const_prim(I16X8)
		7:	some
		10:	some
		12:	some
		14:	some
		16:	const_prim(I8X16)
		18:	some
		20:	const_prim(I8X16)
	]
	result = 26
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 876
		../../codegen/src/isa/aarch64/inst.isle line 2637
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 2180
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option((Value, Value))	extractor(imul, 6)
		8: (Value, Value)	match_some(7)
		9: Value	match_tuple(8, 0)
		10: Option(Inst)	extractor(def_inst, 9)
		11: Value	match_tuple(8, 1)
		12: Option(Inst)	extractor(def_inst, 11)
		13: Inst	match_some(10)
		14: Option(Value)	extractor(uwiden_low, 13)
		15: Value	match_some(14)
		16: Type	extractor(value_type, 15)
		17: Inst	match_some(12)
		18: Option(Value)	extractor(uwiden_low, 17)
		19: Value	match_some(18)
		20: Type	extractor(value_type, 19)
		21: Reg	constructor(put_in_reg, [15], 1)
		22: Reg	constructor(put_in_reg, [19], 2)
		23: bool	const_prim(false)
		26: Option(InstOutput)	some(34)
		30: VecRRRLongOp	make_variant(VecRRRLongOp::Umull8, [])
		33: ValueRegs	constructor(value_reg, [43], 1)
		34: InstOutput	constructor(output, [33], 2)
		39: Type	const_prim(I8X16)
		40: WritableReg	constructor(temp_writable_reg, [39], 1)
		41: MInst	make_variant(MInst::VecRRRLong, [30, 40, 21, 22, 23])
		42: Unit	constructor(emit, [41], 2)
		43: Reg	constructor(writable_reg_to_reg, [40], 0)
	]
	constraints = [
		3:	some
		5:	const_prim(I16X8)
		7:	some
		10:	some
		12:	some
		14:	some
		16:	const_prim(I8X16)
		18:	some
		20:	const_prim(I8X16)
	]
	result = 26
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 870
		../../codegen/src/isa/aarch64/inst.isle line 2633
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 2180
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option((Value, Value))	extractor(imul, 6)
		8: (Value, Value)	match_some(7)
		9: Value	match_tuple(8, 0)
		10: Option(Inst)	extractor(def_inst, 9)
		11: Value	match_tuple(8, 1)
		12: Option(Inst)	extractor(def_inst, 11)
		13: Inst	match_some(10)
		14: Option(Value)	extractor(swiden_high, 13)
		15: Value	match_some(14)
		16: Type	extractor(value_type, 15)
		17: Inst	match_some(12)
		18: Option(Value)	extractor(swiden_high, 17)
		19: Value	match_some(18)
		20: Type	extractor(value_type, 19)
		21: Reg	constructor(put_in_reg, [15], 1)
		22: Reg	constructor(put_in_reg, [19], 2)
		23: bool	const_prim(true)
		26: Option(InstOutput)	some(34)
		30: VecRRRLongOp	make_variant(VecRRRLongOp::Smull8, [])
		33: ValueRegs	constructor(value_reg, [43], 1)
		34: InstOutput	constructor(output, [33], 2)
		39: Type	const_prim(I8X16)
		40: WritableReg	constructor(temp_writable_reg, [39], 1)
		41: MInst	make_variant(MInst::VecRRRLong, [30, 40, 21, 22, 23])
		42: Unit	constructor(emit, [41], 2)
		43: Reg	constructor(writable_reg_to_reg, [40], 0)
	]
	constraints = [
		3:	some
		5:	const_prim(I16X8)
		7:	some
		10:	some
		12:	some
		14:	some
		16:	const_prim(I8X16)
		18:	some
		20:	const_prim(I8X16)
	]
	result = 26
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 864
		../../codegen/src/isa/aarch64/inst.isle line 2633
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 2180
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option((Value, Value))	extractor(imul, 6)
		8: (Value, Value)	match_some(7)
		9: Value	match_tuple(8, 0)
		10: Option(Inst)	extractor(def_inst, 9)
		11: Inst	match_some(10)
		12: Option(Value)	extractor(swiden_low, 11)
		13: Value	match_some(12)
		14: Type	extractor(value_type, 13)
		15: Value	match_tuple(8, 1)
		16: Option(Inst)	extractor(def_inst, 15)
		17: Inst	match_some(16)
		18: Option(Value)	extractor(swiden_low, 17)
		19: Value	match_some(18)
		20: Type	extractor(value_type, 19)
		21: Reg	constructor(put_in_reg, [13], 1)
		22: Reg	constructor(put_in_reg, [19], 2)
		23: bool	const_prim(false)
		26: Option(InstOutput)	some(34)
		30: VecRRRLongOp	make_variant(VecRRRLongOp::Smull8, [])
		33: ValueRegs	constructor(value_reg, [43], 1)
		34: InstOutput	constructor(output, [33], 2)
		39: Type	const_prim(I8X16)
		40: WritableReg	constructor(temp_writable_reg, [39], 1)
		41: MInst	make_variant(MInst::VecRRRLong, [30, 40, 21, 22, 23])
		42: Unit	constructor(emit, [41], 2)
		43: Reg	constructor(writable_reg_to_reg, [40], 0)
	]
	constraints = [
		3:	some
		5:	const_prim(I16X8)
		7:	some
		10:	some
		12:	some
		14:	const_prim(I8X16)
		16:	some
		18:	some
		20:	const_prim(I8X16)
	]
	result = 26
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 825
		../../codegen/src/isa/aarch64/inst.isle line 2537
		../../codegen/src/isa/aarch64/inst.isle line 2521
		../../codegen/src/isa/aarch64/inst.isle line 2541
		../../codegen/src/isa/aarch64/inst.isle line 2588
		../../codegen/src/isa/aarch64/inst.isle line 2541
		../../codegen/src/isa/aarch64/inst.isle line 2611
		../../codegen/src/isa/aarch64/inst.isle line 2629
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 2142
		../../codegen/src/isa/aarch64/inst.isle line 1899
		../../codegen/src/isa/aarch64/inst.isle line 2201
		../../codegen/src/isa/aarch64/inst.isle line 1899
		../../codegen/src/isa/aarch64/inst.isle line 2201
		../../codegen/src/isa/aarch64/inst.isle line 2216
		../../codegen/src/isa/aarch64/inst.isle line 2194
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option((Value, Value))	extractor(imul, 6)
		8: (Value, Value)	match_some(7)
		9: Value	match_tuple(8, 0)
		10: Reg	constructor(put_in_reg, [9], 1)
		11: Value	match_tuple(8, 1)
		12: Reg	constructor(put_in_reg, [11], 2)
		13: VectorSize	make_variant(VectorSize::Size32x4, [])
		16: ScalarSize	make_variant(ScalarSize::Size32, [])
		20: bool	const_prim(false)
		24: Option(InstOutput)	some(59)
		27: VecMisc2	make_variant(VecMisc2::Rev64, [])
		32: VecALUOp	make_variant(VecALUOp::Mul, [])
		36: VecRRNarrowOp	make_variant(VecRRNarrowOp::Xtn, [])
		41: VecALUOp	make_variant(VecALUOp::Addp, [])
		45: VecRRNarrowOp	make_variant(VecRRNarrowOp::Xtn, [])
		49: VecRRLongOp	make_variant(VecRRLongOp::Shll32, [])
		55: VecRRRLongModOp	make_variant(VecRRRLongModOp::Umlal32, [])
		58: ValueRegs	constructor(value_reg, [119], 1)
		59: InstOutput	constructor(output, [58], 2)
		63: Type	const_prim(I8X16)
		64: WritableReg	constructor(temp_writable_reg, [63], 1)
		65: MInst	make_variant(MInst::VecMisc, [27, 64, 12, 13])
		66: Unit	constructor(emit, [65], 2)
		67: Reg	constructor(writable_reg_to_reg, [64], 0)
		72: Type	const_prim(I8X16)
		73: WritableReg	constructor(temp_writable_reg, [72], 1)
		74: MInst	make_variant(MInst::VecRRR, [32, 73, 67, 10, 13])
		75: Unit	constructor(emit, [74], 2)
		76: Reg	constructor(writable_reg_to_reg, [73], 0)
		80: Type	const_prim(I8X16)
		81: WritableReg	constructor(temp_writable_reg, [80], 1)
		82: MInst	make_variant(MInst::VecRRNarrowLow, [36, 81, 10, 16])
		83: Unit	constructor(emit, [82], 2)
		84: Reg	constructor(writable_reg_to_reg, [81], 0)
		89: Type	const_prim(I8X16)
		90: WritableReg	constructor(temp_writable_reg, [89], 1)
		91: MInst	make_variant(MInst::VecRRR, [41, 90, 76, 76, 13])
		92: Unit	constructor(emit, [91], 2)
		93: Reg	constructor(writable_reg_to_reg, [90], 0)
		97: Type	const_prim(I8X16)
		98: WritableReg	constructor(temp_writable_reg, [97], 1)
		99: MInst	make_variant(MInst::VecRRNarrowLow, [45, 98, 12, 16])
		100: Unit	constructor(emit, [99], 2)
		101: Reg	constructor(writable_reg_to_reg, [98], 0)
		105: Type	const_prim(I8X16)
		106: WritableReg	constructor(temp_writable_reg, [105], 1)
		107: MInst	make_variant(MInst::VecRRLong, [49, 106, 93, 20])
		108: Unit	constructor(emit, [107], 2)
		109: Reg	constructor(writable_reg_to_reg, [106], 0)
		115: Type	const_prim(I8X16)
		116: WritableReg	constructor(temp_writable_reg, [115], 1)
		117: MInst	make_variant(MInst::VecRRRLongMod, [55, 116, 109, 101, 84, 20])
		118: Unit	constructor(emit, [117], 2)
		119: Reg	constructor(writable_reg_to_reg, [116], 0)
	]
	constraints = [
		3:	some
		5:	const_prim(I64X2)
		7:	some
	]
	result = 24
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 793
		../../codegen/src/isa/aarch64/inst.isle line 2521
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 1899
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(ty_vec128, 5)
		7: Inst	match_tuple(4, 1)
		8: Option((Value, Value))	extractor(imul, 7)
		9: Type	match_some(6)
		10: Option(())	extractor(not_i64x2, 9)
		11: (Value, Value)	match_some(8)
		12: Value	match_tuple(11, 0)
		13: Reg	constructor(put_in_reg, [12], 1)
		14: Value	match_tuple(11, 1)
		15: Reg	constructor(put_in_reg, [14], 2)
		16: VectorSize	constructor(vector_size, [9], 3)
		19: Option(InstOutput)	some(27)
		23: VecALUOp	make_variant(VecALUOp::Mul, [])
		26: ValueRegs	constructor(value_reg, [36], 1)
		27: InstOutput	constructor(output, [26], 2)
		32: Type	const_prim(I8X16)
		33: WritableReg	constructor(temp_writable_reg, [32], 1)
		34: MInst	make_variant(MInst::VecRRR, [23, 33, 13, 15, 16])
		35: Unit	constructor(emit, [34], 2)
		36: Reg	constructor(writable_reg_to_reg, [33], 0)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
		10:	some
	]
	result = 19
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 765
		../../codegen/src/isa/aarch64/inst.isle line 2513
		../../codegen/src/isa/aarch64/inst.isle line 2480
		../../codegen/src/isa/aarch64/inst.isle line 2480
		../../codegen/src/isa/aarch64/inst.isle line 2480
		../../codegen/src/isa/aarch64/inst.isle line 1892
		../../codegen/src/isa/aarch64/inst.isle line 2043
		../../codegen/src/isa/aarch64/inst.isle line 2043
		../../codegen/src/isa/aarch64/inst.isle line 2043
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option((Value, Value))	extractor(imul, 6)
		8: (Value, Value)	match_some(7)
		9: Value	match_tuple(8, 0)
		10: ValueRegs	constructor(put_in_regs, [9], 1)
		11: usize	const_int(0, usize)
		12: Reg	constructor(value_regs_get, [10, 11], 2)
		13: usize	const_int(1, usize)
		14: Reg	constructor(value_regs_get, [10, 13], 3)
		15: Value	match_tuple(8, 1)
		16: ValueRegs	constructor(put_in_regs, [15], 4)
		17: Reg	constructor(value_regs_get, [16, 11], 5)
		18: Reg	constructor(value_regs_get, [16, 13], 6)
		19: Type	const_prim(I64)
		23: Reg	constructor(zero_reg, [], 10)
		25: ValueRegs	constructor(value_regs, [93, 82], 12)
		26: InstOutput	constructor(output, [25], 13)
		27: Option(InstOutput)	some(26)
		31: ALUOp	make_variant(ALUOp::UMulH, [])
		37: ALUOp3	make_variant(ALUOp3::MAdd, [])
		43: ALUOp3	make_variant(ALUOp3::MAdd, [])
		49: ALUOp3	make_variant(ALUOp3::MAdd, [])
		55: Type	const_prim(I64)
		56: WritableReg	constructor(temp_writable_reg, [55], 1)
		57: OperandSize	constructor(operand_size, [19], 2)
		58: MInst	make_variant(MInst::AluRRR, [31, 57, 56, 12, 17])
		59: Unit	constructor(emit, [58], 3)
		60: Reg	constructor(writable_reg_to_reg, [56], 0)
		66: Type	const_prim(I64)
		67: WritableReg	constructor(temp_writable_reg, [66], 1)
		68: OperandSize	constructor(operand_size, [19], 2)
		69: MInst	make_variant(MInst::AluRRRR, [37, 68, 67, 12, 18, 60])
		70: Unit	constructor(emit, [69], 3)
		71: Reg	constructor(writable_reg_to_reg, [67], 0)
		77: Type	const_prim(I64)
		78: WritableReg	constructor(temp_writable_reg, [77], 1)
		79: OperandSize	constructor(operand_size, [19], 2)
		80: MInst	make_variant(MInst::AluRRRR, [43, 79, 78, 14, 17, 71])
		81: Unit	constructor(emit, [80], 3)
		82: Reg	constructor(writable_reg_to_reg, [78], 0)
		88: Type	const_prim(I64)
		89: WritableReg	constructor(temp_writable_reg, [88], 1)
		90: OperandSize	constructor(operand_size, [19], 2)
		91: MInst	make_variant(MInst::AluRRRR, [49, 90, 89, 12, 17, 23])
		92: Unit	constructor(emit, [91], 3)
		93: Reg	constructor(writable_reg_to_reg, [89], 0)
	]
	constraints = [
		3:	some
		5:	const_prim(I128)
		7:	some
	]
	result = 27
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 761
		../../codegen/src/isa/aarch64/inst.isle line 2480
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 2043
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(fits_in_64, 5)
		7: Inst	match_tuple(4, 1)
		8: Option((Value, Value))	extractor(imul, 7)
		9: (Value, Value)	match_some(8)
		10: Value	match_tuple(9, 0)
		11: Reg	constructor(put_in_reg, [10], 1)
		12: Value	match_tuple(9, 1)
		13: Reg	constructor(put_in_reg, [12], 2)
		14: Reg	constructor(zero_reg, [], 3)
		15: Type	match_some(6)
		18: Option(InstOutput)	some(27)
		23: ALUOp3	make_variant(ALUOp3::MAdd, [])
		26: ValueRegs	constructor(value_reg, [38], 1)
		27: InstOutput	constructor(output, [26], 2)
		33: Type	const_prim(I64)
		34: WritableReg	constructor(temp_writable_reg, [33], 1)
		35: OperandSize	constructor(operand_size, [15], 2)
		36: MInst	make_variant(MInst::AluRRRR, [23, 35, 34, 11, 13, 14])
		37: Unit	constructor(emit, [36], 3)
		38: Reg	constructor(writable_reg_to_reg, [34], 0)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
	]
	result = 18
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 755
		../../codegen/src/isa/aarch64/inst.isle line 2525
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 2142
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(ty_vec128, 5)
		7: Inst	match_tuple(4, 1)
		8: Option(Value)	extractor(ineg, 7)
		9: Value	match_some(8)
		10: Reg	constructor(put_in_reg, [9], 1)
		11: Type	match_some(6)
		12: VectorSize	constructor(vector_size, [11], 2)
		15: Option(InstOutput)	some(22)
		18: VecMisc2	make_variant(VecMisc2::Neg, [])
		21: ValueRegs	constructor(value_reg, [30], 1)
		22: InstOutput	constructor(output, [21], 2)
		26: Type	const_prim(I8X16)
		27: WritableReg	constructor(temp_writable_reg, [26], 1)
		28: MInst	make_variant(MInst::VecMisc, [18, 27, 10, 12])
		29: Unit	constructor(emit, [28], 2)
		30: Reg	constructor(writable_reg_to_reg, [27], 0)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
	]
	result = 15
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 751
		../../codegen/src/isa/aarch64/inst.isle line 1849
		../../codegen/src/isa/aarch64/inst.isle line 2460
		../../codegen/src/isa/aarch64/inst.isle line 2089
		../../codegen/src/isa/aarch64/inst.isle line 2134
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option(Value)	extractor(ineg, 6)
		9: Value	match_some(7)
		10: ValueRegs	constructor(put_in_regs, [9], 2)
		12: InstOutput	constructor(output, [31], 4)
		13: Option(InstOutput)	some(12)
		14: Type	const_prim(I64)
		15: ImmExtend	make_variant(ImmExtend::Zero, [])
		16: u64	const_int(0, u64)
		17: Reg	constructor(imm, [14, 15, 16], 1)
		18: Reg	constructor(imm, [14, 15, 16], 2)
		19: ValueRegs	constructor(value_regs, [17, 18], 3)
		22: usize	const_int(0, usize)
		23: Reg	constructor(value_regs_get, [19, 22], 1)
		24: usize	const_int(1, usize)
		25: Reg	constructor(value_regs_get, [19, 24], 2)
		26: Reg	constructor(value_regs_get, [10, 22], 3)
		27: Reg	constructor(value_regs_get, [10, 24], 4)
		28: Type	const_prim(I64)
		31: ValueRegs	constructor(with_flags, [41, 51], 7)
		35: Type	const_prim(I64)
		36: WritableReg	constructor(temp_writable_reg, [35], 1)
		37: OperandSize	constructor(operand_size, [28], 2)
		38: ALUOp	make_variant(ALUOp::SubS, [])
		39: MInst	make_variant(MInst::AluRRR, [38, 37, 36, 23, 26])
		40: Reg	constructor(writable_reg_to_reg, [36], 0)
		41: ProducesFlags	make_variant(ProducesFlags::ProducesFlagsReturnsResultWithConsumer, [39, 40])
		45: Type	const_prim(I64)
		46: WritableReg	constructor(temp_writable_reg, [45], 1)
		47: OperandSize	constructor(operand_size, [28], 2)
		48: ALUOp	make_variant(ALUOp::Sbc, [])
		49: MInst	make_variant(MInst::AluRRR, [48, 47, 46, 25, 27])
		50: Reg	constructor(writable_reg_to_reg, [46], 0)
		51: ConsumesFlags	make_variant(ConsumesFlags::ConsumesFlagsReturnsResultWithProducer, [49, 50])
	]
	constraints = [
		3:	some
		5:	const_prim(I128)
		7:	some
	]
	result = 13
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 747
		../../codegen/src/isa/aarch64/inst.isle line 2445
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 1892
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(fits_in_64, 5)
		7: Inst	match_tuple(4, 1)
		8: Option(Value)	extractor(ineg, 7)
		9: Reg	constructor(zero_reg, [], 1)
		10: Value	match_some(8)
		11: Reg	constructor(put_in_reg, [10], 2)
		12: Type	match_some(6)
		15: Option(InstOutput)	some(23)
		19: ALUOp	make_variant(ALUOp::Sub, [])
		22: ValueRegs	constructor(value_reg, [33], 1)
		23: InstOutput	constructor(output, [22], 2)
		28: Type	const_prim(I64)
		29: WritableReg	constructor(temp_writable_reg, [28], 1)
		30: OperandSize	constructor(operand_size, [12], 2)
		31: MInst	make_variant(MInst::AluRRR, [19, 30, 29, 9, 11])
		32: Unit	constructor(emit, [31], 3)
		33: Reg	constructor(writable_reg_to_reg, [29], 0)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
	]
	result = 15
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 741
		../../codegen/src/isa/aarch64/inst.isle line 2509
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 1899
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(ty_vec128, 5)
		7: Inst	match_tuple(4, 1)
		8: Option((Value, Value))	extractor(ssub_sat, 7)
		9: (Value, Value)	match_some(8)
		10: Value	match_tuple(9, 0)
		11: Reg	constructor(put_in_reg, [10], 1)
		12: Value	match_tuple(9, 1)
		13: Reg	constructor(put_in_reg, [12], 2)
		14: Type	match_some(6)
		15: VectorSize	constructor(vector_size, [14], 3)
		18: Option(InstOutput)	some(26)
		22: VecALUOp	make_variant(VecALUOp::Sqsub, [])
		25: ValueRegs	constructor(value_reg, [35], 1)
		26: InstOutput	constructor(output, [25], 2)
		31: Type	const_prim(I8X16)
		32: WritableReg	constructor(temp_writable_reg, [31], 1)
		33: MInst	make_variant(MInst::VecRRR, [22, 32, 11, 13, 15])
		34: Unit	constructor(emit, [33], 2)
		35: Reg	constructor(writable_reg_to_reg, [32], 0)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
	]
	result = 18
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 736
		../../codegen/src/isa/aarch64/inst.isle line 2505
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 1899
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(ty_vec128, 5)
		7: Inst	match_tuple(4, 1)
		8: Option((Value, Value))	extractor(usub_sat, 7)
		9: (Value, Value)	match_some(8)
		10: Value	match_tuple(9, 0)
		11: Reg	constructor(put_in_reg, [10], 1)
		12: Value	match_tuple(9, 1)
		13: Reg	constructor(put_in_reg, [12], 2)
		14: Type	match_some(6)
		15: VectorSize	constructor(vector_size, [14], 3)
		18: Option(InstOutput)	some(26)
		22: VecALUOp	make_variant(VecALUOp::Uqsub, [])
		25: ValueRegs	constructor(value_reg, [35], 1)
		26: InstOutput	constructor(output, [25], 2)
		31: Type	const_prim(I8X16)
		32: WritableReg	constructor(temp_writable_reg, [31], 1)
		33: MInst	make_variant(MInst::VecRRR, [22, 32, 11, 13, 15])
		34: Unit	constructor(emit, [33], 2)
		35: Reg	constructor(writable_reg_to_reg, [32], 0)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
	]
	result = 18
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 731
		../../codegen/src/isa/aarch64/inst.isle line 2501
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 1899
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(ty_vec128, 5)
		7: Inst	match_tuple(4, 1)
		8: Option((Value, Value))	extractor(sadd_sat, 7)
		9: (Value, Value)	match_some(8)
		10: Value	match_tuple(9, 0)
		11: Reg	constructor(put_in_reg, [10], 1)
		12: Value	match_tuple(9, 1)
		13: Reg	constructor(put_in_reg, [12], 2)
		14: Type	match_some(6)
		15: VectorSize	constructor(vector_size, [14], 3)
		18: Option(InstOutput)	some(26)
		22: VecALUOp	make_variant(VecALUOp::Sqadd, [])
		25: ValueRegs	constructor(value_reg, [35], 1)
		26: InstOutput	constructor(output, [25], 2)
		31: Type	const_prim(I8X16)
		32: WritableReg	constructor(temp_writable_reg, [31], 1)
		33: MInst	make_variant(MInst::VecRRR, [22, 32, 11, 13, 15])
		34: Unit	constructor(emit, [33], 2)
		35: Reg	constructor(writable_reg_to_reg, [32], 0)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
	]
	result = 18
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 726
		../../codegen/src/isa/aarch64/inst.isle line 2497
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 1899
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(ty_vec128, 5)
		7: Inst	match_tuple(4, 1)
		8: Option((Value, Value))	extractor(uadd_sat, 7)
		9: (Value, Value)	match_some(8)
		10: Value	match_tuple(9, 0)
		11: Reg	constructor(put_in_reg, [10], 1)
		12: Value	match_tuple(9, 1)
		13: Reg	constructor(put_in_reg, [12], 2)
		14: Type	match_some(6)
		15: VectorSize	constructor(vector_size, [14], 3)
		18: Option(InstOutput)	some(26)
		22: VecALUOp	make_variant(VecALUOp::Uqadd, [])
		25: ValueRegs	constructor(value_reg, [35], 1)
		26: InstOutput	constructor(output, [25], 2)
		31: Type	const_prim(I8X16)
		32: WritableReg	constructor(temp_writable_reg, [31], 1)
		33: MInst	make_variant(MInst::VecRRR, [22, 32, 11, 13, 15])
		34: Unit	constructor(emit, [33], 2)
		35: Reg	constructor(writable_reg_to_reg, [32], 0)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
	]
	result = 18
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 721
		../../codegen/src/isa/aarch64/inst.isle line 2460
		../../codegen/src/isa/aarch64/inst.isle line 2089
		../../codegen/src/isa/aarch64/inst.isle line 2134
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option((Value, Value))	extractor(isub, 6)
		8: (Value, Value)	match_some(7)
		9: Value	match_tuple(8, 0)
		10: ValueRegs	constructor(put_in_regs, [9], 1)
		11: Value	match_tuple(8, 1)
		12: ValueRegs	constructor(put_in_regs, [11], 2)
		14: InstOutput	constructor(output, [27], 4)
		15: Option(InstOutput)	some(14)
		18: usize	const_int(0, usize)
		19: Reg	constructor(value_regs_get, [10, 18], 1)
		20: usize	const_int(1, usize)
		21: Reg	constructor(value_regs_get, [10, 20], 2)
		22: Reg	constructor(value_regs_get, [12, 18], 3)
		23: Reg	constructor(value_regs_get, [12, 20], 4)
		24: Type	const_prim(I64)
		27: ValueRegs	constructor(with_flags, [37, 47], 7)
		31: Type	const_prim(I64)
		32: WritableReg	constructor(temp_writable_reg, [31], 1)
		33: OperandSize	constructor(operand_size, [24], 2)
		34: ALUOp	make_variant(ALUOp::SubS, [])
		35: MInst	make_variant(MInst::AluRRR, [34, 33, 32, 19, 22])
		36: Reg	constructor(writable_reg_to_reg, [32], 0)
		37: ProducesFlags	make_variant(ProducesFlags::ProducesFlagsReturnsResultWithConsumer, [35, 36])
		41: Type	const_prim(I64)
		42: WritableReg	constructor(temp_writable_reg, [41], 1)
		43: OperandSize	constructor(operand_size, [24], 2)
		44: ALUOp	make_variant(ALUOp::Sbc, [])
		45: MInst	make_variant(MInst::AluRRR, [44, 43, 42, 21, 23])
		46: Reg	constructor(writable_reg_to_reg, [42], 0)
		47: ConsumesFlags	make_variant(ConsumesFlags::ConsumesFlagsReturnsResultWithProducer, [45, 46])
	]
	constraints = [
		3:	some
		5:	const_prim(I128)
		7:	some
	]
	result = 15
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 717
		../../codegen/src/isa/aarch64/inst.isle line 2457
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 1899
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Inst	match_tuple(4, 1)
		6: Option((Value, Value))	extractor(isub, 5)
		7: Type	match_tuple(4, 0)
		8: Option((u32, u32))	extractor(multi_lane, 7)
		9: (Value, Value)	match_some(6)
		10: Value	match_tuple(9, 0)
		11: Reg	constructor(put_in_reg, [10], 1)
		12: Value	match_tuple(9, 1)
		13: Reg	constructor(put_in_reg, [12], 2)
		14: VectorSize	constructor(vector_size, [7], 3)
		17: Option(InstOutput)	some(25)
		21: VecALUOp	make_variant(VecALUOp::Sub, [])
		24: ValueRegs	constructor(value_reg, [34], 1)
		25: InstOutput	constructor(output, [24], 2)
		30: Type	const_prim(I8X16)
		31: WritableReg	constructor(temp_writable_reg, [30], 1)
		32: MInst	make_variant(MInst::VecRRR, [21, 31, 11, 13, 14])
		33: Unit	constructor(emit, [32], 2)
		34: Reg	constructor(writable_reg_to_reg, [31], 0)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
	]
	result = 17
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 711
		../../codegen/src/isa/aarch64/inst.isle line 2454
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 2003
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(fits_in_64, 5)
		7: Inst	match_tuple(4, 1)
		8: Option((Value, Value))	extractor(isub, 7)
		9: (Value, Value)	match_some(8)
		10: Value	match_tuple(9, 1)
		11: Option(Inst)	extractor(def_inst, 10)
		12: Inst	match_some(11)
		13: Option((Value, Value))	extractor(ishl, 12)
		14: (Value, Value)	match_some(13)
		15: Value	match_tuple(14, 1)
		16: Option(Inst)	extractor(def_inst, 15)
		17: Inst	match_some(16)
		18: Option(Imm64)	extractor(iconst, 17)
		19: Type	match_some(6)
		20: Imm64	match_some(18)
		21: Option(ShiftOpAndAmt)	constructor(lshl_from_imm64, [19, 20], 0)
		22: Value	match_tuple(9, 0)
		23: Reg	constructor(put_in_reg, [22], 1)
		24: Value	match_tuple(14, 0)
		25: Reg	constructor(put_in_reg, [24], 2)
		26: ShiftOpAndAmt	match_some(21)
		29: Option(InstOutput)	some(38)
		34: ALUOp	make_variant(ALUOp::Sub, [])
		37: ValueRegs	constructor(value_reg, [49], 1)
		38: InstOutput	constructor(output, [37], 2)
		44: Type	const_prim(I64)
		45: WritableReg	constructor(temp_writable_reg, [44], 1)
		46: OperandSize	constructor(operand_size, [19], 2)
		47: MInst	make_variant(MInst::AluRRRShift, [34, 46, 45, 23, 25, 26])
		48: Unit	constructor(emit, [47], 3)
		49: Reg	constructor(writable_reg_to_reg, [45], 0)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
		11:	some
		13:	some
		16:	some
		18:	some
		21:	some
	]
	result = 29
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 706
		../../codegen/src/isa/aarch64/inst.isle line 2451
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 2036
		../../codegen/src/isa/aarch64/inst.isle line 2028
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(fits_in_64, 5)
		7: Inst	match_tuple(4, 1)
		8: Option((Value, Value))	extractor(isub, 7)
		9: (Value, Value)	match_some(8)
		10: Value	match_tuple(9, 1)
		11: Option(ExtendedValue)	extractor(extended_value_from_value, 10)
		12: Value	match_tuple(9, 0)
		13: Reg	constructor(put_in_reg, [12], 1)
		14: Type	match_some(6)
		15: ExtendedValue	match_some(11)
		18: Option(InstOutput)	some(26)
		22: ALUOp	make_variant(ALUOp::Sub, [])
		25: ValueRegs	constructor(value_reg, [44], 1)
		26: InstOutput	constructor(output, [25], 2)
		31: Reg	constructor(put_extended_in_reg, [15], 1)
		32: ExtendOp	constructor(get_extended_op, [15], 2)
		39: Type	const_prim(I64)
		40: WritableReg	constructor(temp_writable_reg, [39], 1)
		41: OperandSize	constructor(operand_size, [14], 2)
		42: MInst	make_variant(MInst::AluRRRExtend, [22, 41, 40, 13, 31, 32])
		43: Unit	constructor(emit, [42], 3)
		44: Reg	constructor(writable_reg_to_reg, [40], 0)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
		11:	some
	]
	result = 18
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 700
		../../codegen/src/isa/aarch64/inst.isle line 1803
		../../codegen/src/isa/aarch64/inst.isle line 2428
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 1996
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(fits_in_64, 5)
		7: Inst	match_tuple(4, 1)
		8: Option((Value, Value))	extractor(isub, 7)
		9: (Value, Value)	match_some(8)
		10: Value	match_tuple(9, 1)
		12: Value	match_tuple(9, 0)
		13: Reg	constructor(put_in_reg, [12], 1)
		14: Type	match_some(6)
		15: Imm12	match_some(33)
		18: Option(InstOutput)	some(41)
		20: Option(Inst)	extractor(def_inst, 10)
		21: Inst	match_some(20)
		22: Option((Type, Inst))	extractor(has_type, 21)
		23: (Type, Inst)	match_some(22)
		24: Inst	match_tuple(23, 1)
		25: Option(Imm64)	extractor(iconst, 24)
		26: Type	match_tuple(23, 0)
		27: Imm64	match_some(25)
		28: i64	constructor(i64_sextend_imm64, [26, 27], 0)
		29: i64	constructor(i64_neg, [28], 0)
		30: u64	constructor(i64_as_u64, [29], 0)
		31: Option(Imm12)	extractor(imm12_from_u64, 30)
		32: Imm12	match_some(31)
		33: Option(Imm12)	some(32)
		37: ALUOp	make_variant(ALUOp::Add, [])
		40: ValueRegs	constructor(value_reg, [51], 1)
		41: InstOutput	constructor(output, [40], 2)
		46: Type	const_prim(I64)
		47: WritableReg	constructor(temp_writable_reg, [46], 1)
		48: OperandSize	constructor(operand_size, [14], 2)
		49: MInst	make_variant(MInst::AluRRImm12, [37, 48, 47, 13, 15])
		50: Unit	constructor(emit, [49], 3)
		51: Reg	constructor(writable_reg_to_reg, [47], 0)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
		20:	some
		22:	some
		25:	some
		31:	some
		33:	some
	]
	result = 18
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 695
		../../codegen/src/isa/aarch64/inst.isle line 2448
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 1996
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(fits_in_64, 5)
		7: Inst	match_tuple(4, 1)
		8: Option((Value, Value))	extractor(isub, 7)
		9: (Value, Value)	match_some(8)
		10: Value	match_tuple(9, 1)
		11: Option(Imm12)	extractor(imm12_from_value, 10)
		12: Value	match_tuple(9, 0)
		13: Reg	constructor(put_in_reg, [12], 1)
		14: Type	match_some(6)
		15: Imm12	match_some(11)
		18: Option(InstOutput)	some(26)
		22: ALUOp	make_variant(ALUOp::Sub, [])
		25: ValueRegs	constructor(value_reg, [36], 1)
		26: InstOutput	constructor(output, [25], 2)
		31: Type	const_prim(I64)
		32: WritableReg	constructor(temp_writable_reg, [31], 1)
		33: OperandSize	constructor(operand_size, [14], 2)
		34: MInst	make_variant(MInst::AluRRImm12, [22, 33, 32, 13, 15])
		35: Unit	constructor(emit, [34], 3)
		36: Reg	constructor(writable_reg_to_reg, [32], 0)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
		11:	some
	]
	result = 18
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 691
		../../codegen/src/isa/aarch64/inst.isle line 2445
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 1892
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(fits_in_64, 5)
		7: Inst	match_tuple(4, 1)
		8: Option((Value, Value))	extractor(isub, 7)
		9: (Value, Value)	match_some(8)
		10: Value	match_tuple(9, 0)
		11: Reg	constructor(put_in_reg, [10], 1)
		12: Value	match_tuple(9, 1)
		13: Reg	constructor(put_in_reg, [12], 2)
		14: Type	match_some(6)
		17: Option(InstOutput)	some(25)
		21: ALUOp	make_variant(ALUOp::Sub, [])
		24: ValueRegs	constructor(value_reg, [35], 1)
		25: InstOutput	constructor(output, [24], 2)
		30: Type	const_prim(I64)
		31: WritableReg	constructor(temp_writable_reg, [30], 1)
		32: OperandSize	constructor(operand_size, [14], 2)
		33: MInst	make_variant(MInst::AluRRR, [21, 32, 31, 11, 13])
		34: Unit	constructor(emit, [33], 3)
		35: Reg	constructor(writable_reg_to_reg, [31], 0)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
	]
	result = 17
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 683
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option(Value)	extractor(fcvt_to_sint_sat, 6)
		8: Value	match_some(7)
		9: Type	extractor(value_type, 8)
		10: Reg	constructor(put_in_reg, [8], 1)
		11: FpuToIntOp	make_variant(FpuToIntOp::F64ToI64, [])
		12: bool	const_prim(true)
		13: Type	const_prim(I64)
		14: Reg	constructor(fpu_to_int_cvt_sat, [11, 10, 12, 13], 2)
		16: Option(InstOutput)	some(19)
		18: ValueRegs	constructor(value_reg, [14], 1)
		19: InstOutput	constructor(output, [18], 2)
	]
	constraints = [
		3:	some
		5:	const_prim(I64)
		7:	some
		9:	const_prim(F64)
	]
	result = 16
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 680
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(fits_in_32, 5)
		7: Inst	match_tuple(4, 1)
		8: Option(Value)	extractor(fcvt_to_sint_sat, 7)
		9: Value	match_some(8)
		10: Type	extractor(value_type, 9)
		11: Reg	constructor(put_in_reg, [9], 1)
		12: FpuToIntOp	make_variant(FpuToIntOp::F64ToI32, [])
		13: bool	const_prim(true)
		14: Type	match_some(6)
		15: Reg	constructor(fpu_to_int_cvt_sat, [12, 11, 13, 14], 2)
		17: Option(InstOutput)	some(20)
		19: ValueRegs	constructor(value_reg, [15], 1)
		20: InstOutput	constructor(output, [19], 2)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
		10:	const_prim(F64)
	]
	result = 17
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 677
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option(Value)	extractor(fcvt_to_sint_sat, 6)
		8: Value	match_some(7)
		9: Type	extractor(value_type, 8)
		10: Reg	constructor(put_in_reg, [8], 1)
		11: FpuToIntOp	make_variant(FpuToIntOp::F32ToI64, [])
		12: bool	const_prim(true)
		13: Type	const_prim(I64)
		14: Reg	constructor(fpu_to_int_cvt_sat, [11, 10, 12, 13], 2)
		16: Option(InstOutput)	some(19)
		18: ValueRegs	constructor(value_reg, [14], 1)
		19: InstOutput	constructor(output, [18], 2)
	]
	constraints = [
		3:	some
		5:	const_prim(I64)
		7:	some
		9:	const_prim(F32)
	]
	result = 16
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 674
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(fits_in_32, 5)
		7: Inst	match_tuple(4, 1)
		8: Option(Value)	extractor(fcvt_to_sint_sat, 7)
		9: Value	match_some(8)
		10: Type	extractor(value_type, 9)
		11: Reg	constructor(put_in_reg, [9], 1)
		12: FpuToIntOp	make_variant(FpuToIntOp::F32ToI32, [])
		13: bool	const_prim(true)
		14: Type	match_some(6)
		15: Reg	constructor(fpu_to_int_cvt_sat, [12, 11, 13, 14], 2)
		17: Option(InstOutput)	some(20)
		19: ValueRegs	constructor(value_reg, [15], 1)
		20: InstOutput	constructor(output, [19], 2)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
		10:	const_prim(F32)
	]
	result = 17
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 671
		../../codegen/src/isa/aarch64/inst.isle line 2142
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option((u32, u32))	extractor(multi_lane, 5)
		7: (u32, u32)	match_some(6)
		8: u32	match_tuple(7, 0)
		9: Inst	match_tuple(4, 1)
		10: Option(Value)	extractor(fcvt_to_sint_sat, 9)
		11: Value	match_some(10)
		12: Type	extractor(value_type, 11)
		13: Option((u32, u32))	extractor(multi_lane, 12)
		14: (u32, u32)	match_some(13)
		15: u32	match_tuple(14, 0)
		16: Reg	constructor(put_in_reg, [11], 1)
		17: VectorSize	constructor(vector_size, [5], 2)
		18: VecMisc2	make_variant(VecMisc2::Fcvtzs, [])
		21: Option(InstOutput)	some(32)
		25: Type	const_prim(I8X16)
		26: WritableReg	constructor(temp_writable_reg, [25], 1)
		27: MInst	make_variant(MInst::VecMisc, [18, 26, 16, 17])
		28: Unit	constructor(emit, [27], 2)
		29: Reg	constructor(writable_reg_to_reg, [26], 0)
		31: ValueRegs	constructor(value_reg, [29], 1)
		32: InstOutput	constructor(output, [31], 2)
	]
	constraints = [
		3:	some
		6:	some
		8:	const_int(64)
		10:	some
		13:	some
		15:	const_int(64)
	]
	result = 21
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 668
		../../codegen/src/isa/aarch64/inst.isle line 2142
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option((u32, u32))	extractor(multi_lane, 5)
		7: (u32, u32)	match_some(6)
		8: u32	match_tuple(7, 0)
		9: Inst	match_tuple(4, 1)
		10: Option(Value)	extractor(fcvt_to_sint_sat, 9)
		11: Value	match_some(10)
		12: Type	extractor(value_type, 11)
		13: Option((u32, u32))	extractor(multi_lane, 12)
		14: (u32, u32)	match_some(13)
		15: u32	match_tuple(14, 0)
		16: Reg	constructor(put_in_reg, [11], 1)
		17: VectorSize	constructor(vector_size, [5], 2)
		18: VecMisc2	make_variant(VecMisc2::Fcvtzs, [])
		21: Option(InstOutput)	some(32)
		25: Type	const_prim(I8X16)
		26: WritableReg	constructor(temp_writable_reg, [25], 1)
		27: MInst	make_variant(MInst::VecMisc, [18, 26, 16, 17])
		28: Unit	constructor(emit, [27], 2)
		29: Reg	constructor(writable_reg_to_reg, [26], 0)
		31: ValueRegs	constructor(value_reg, [29], 1)
		32: InstOutput	constructor(output, [31], 2)
	]
	constraints = [
		3:	some
		6:	some
		8:	const_int(32)
		10:	some
		13:	some
		15:	const_int(32)
	]
	result = 21
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 663
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option(Value)	extractor(fcvt_to_uint_sat, 6)
		8: Value	match_some(7)
		9: Type	extractor(value_type, 8)
		10: Reg	constructor(put_in_reg, [8], 1)
		11: FpuToIntOp	make_variant(FpuToIntOp::F64ToU64, [])
		12: bool	const_prim(false)
		13: Type	const_prim(I64)
		14: Reg	constructor(fpu_to_int_cvt_sat, [11, 10, 12, 13], 2)
		16: Option(InstOutput)	some(19)
		18: ValueRegs	constructor(value_reg, [14], 1)
		19: InstOutput	constructor(output, [18], 2)
	]
	constraints = [
		3:	some
		5:	const_prim(I64)
		7:	some
		9:	const_prim(F64)
	]
	result = 16
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 660
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(fits_in_32, 5)
		7: Inst	match_tuple(4, 1)
		8: Option(Value)	extractor(fcvt_to_uint_sat, 7)
		9: Value	match_some(8)
		10: Type	extractor(value_type, 9)
		11: Reg	constructor(put_in_reg, [9], 1)
		12: FpuToIntOp	make_variant(FpuToIntOp::F64ToU32, [])
		13: bool	const_prim(false)
		14: Type	match_some(6)
		15: Reg	constructor(fpu_to_int_cvt_sat, [12, 11, 13, 14], 2)
		17: Option(InstOutput)	some(20)
		19: ValueRegs	constructor(value_reg, [15], 1)
		20: InstOutput	constructor(output, [19], 2)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
		10:	const_prim(F64)
	]
	result = 17
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 657
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option(Value)	extractor(fcvt_to_uint_sat, 6)
		8: Value	match_some(7)
		9: Type	extractor(value_type, 8)
		10: Reg	constructor(put_in_reg, [8], 1)
		11: FpuToIntOp	make_variant(FpuToIntOp::F32ToU64, [])
		12: bool	const_prim(false)
		13: Type	const_prim(I64)
		14: Reg	constructor(fpu_to_int_cvt_sat, [11, 10, 12, 13], 2)
		16: Option(InstOutput)	some(19)
		18: ValueRegs	constructor(value_reg, [14], 1)
		19: InstOutput	constructor(output, [18], 2)
	]
	constraints = [
		3:	some
		5:	const_prim(I64)
		7:	some
		9:	const_prim(F32)
	]
	result = 16
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 654
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(fits_in_32, 5)
		7: Inst	match_tuple(4, 1)
		8: Option(Value)	extractor(fcvt_to_uint_sat, 7)
		9: Value	match_some(8)
		10: Type	extractor(value_type, 9)
		11: Reg	constructor(put_in_reg, [9], 1)
		12: FpuToIntOp	make_variant(FpuToIntOp::F32ToU32, [])
		13: bool	const_prim(false)
		14: Type	match_some(6)
		15: Reg	constructor(fpu_to_int_cvt_sat, [12, 11, 13, 14], 2)
		17: Option(InstOutput)	some(20)
		19: ValueRegs	constructor(value_reg, [15], 1)
		20: InstOutput	constructor(output, [19], 2)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
		10:	const_prim(F32)
	]
	result = 17
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 651
		../../codegen/src/isa/aarch64/inst.isle line 2142
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option((u32, u32))	extractor(multi_lane, 5)
		7: (u32, u32)	match_some(6)
		8: u32	match_tuple(7, 0)
		9: Inst	match_tuple(4, 1)
		10: Option(Value)	extractor(fcvt_to_uint_sat, 9)
		11: Value	match_some(10)
		12: Type	extractor(value_type, 11)
		13: Option((u32, u32))	extractor(multi_lane, 12)
		14: (u32, u32)	match_some(13)
		15: u32	match_tuple(14, 0)
		16: Reg	constructor(put_in_reg, [11], 1)
		17: VectorSize	constructor(vector_size, [5], 2)
		18: VecMisc2	make_variant(VecMisc2::Fcvtzu, [])
		21: Option(InstOutput)	some(32)
		25: Type	const_prim(I8X16)
		26: WritableReg	constructor(temp_writable_reg, [25], 1)
		27: MInst	make_variant(MInst::VecMisc, [18, 26, 16, 17])
		28: Unit	constructor(emit, [27], 2)
		29: Reg	constructor(writable_reg_to_reg, [26], 0)
		31: ValueRegs	constructor(value_reg, [29], 1)
		32: InstOutput	constructor(output, [31], 2)
	]
	constraints = [
		3:	some
		6:	some
		8:	const_int(64)
		10:	some
		13:	some
		15:	const_int(64)
	]
	result = 21
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 648
		../../codegen/src/isa/aarch64/inst.isle line 2142
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option((u32, u32))	extractor(multi_lane, 5)
		7: (u32, u32)	match_some(6)
		8: u32	match_tuple(7, 0)
		9: Inst	match_tuple(4, 1)
		10: Option(Value)	extractor(fcvt_to_uint_sat, 9)
		11: Value	match_some(10)
		12: Type	extractor(value_type, 11)
		13: Option((u32, u32))	extractor(multi_lane, 12)
		14: (u32, u32)	match_some(13)
		15: u32	match_tuple(14, 0)
		16: Reg	constructor(put_in_reg, [11], 1)
		17: VectorSize	constructor(vector_size, [5], 2)
		18: VecMisc2	make_variant(VecMisc2::Fcvtzu, [])
		21: Option(InstOutput)	some(32)
		25: Type	const_prim(I8X16)
		26: WritableReg	constructor(temp_writable_reg, [25], 1)
		27: MInst	make_variant(MInst::VecMisc, [18, 26, 16, 17])
		28: Unit	constructor(emit, [27], 2)
		29: Reg	constructor(writable_reg_to_reg, [26], 0)
		31: ValueRegs	constructor(value_reg, [29], 1)
		32: InstOutput	constructor(output, [31], 2)
	]
	constraints = [
		3:	some
		6:	some
		8:	const_int(32)
		10:	some
		13:	some
		15:	const_int(32)
	]
	result = 21
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 643
		../../codegen/src/isa/aarch64/inst.isle line 3680
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option(Value)	extractor(fcvt_from_sint, 6)
		8: Value	match_some(7)
		9: Type	extractor(value_type, 8)
		10: Reg	constructor(put_in_reg, [8], 1)
		11: IntToFpuOp	make_variant(IntToFpuOp::I64ToF64, [])
		14: Option(InstOutput)	some(24)
		17: Type	const_prim(I8X16)
		18: WritableReg	constructor(temp_writable_reg, [17], 1)
		19: MInst	make_variant(MInst::IntToFpu, [11, 18, 10])
		20: Unit	constructor(emit, [19], 2)
		21: Reg	constructor(writable_reg_to_reg, [18], 0)
		23: ValueRegs	constructor(value_reg, [21], 1)
		24: InstOutput	constructor(output, [23], 2)
	]
	constraints = [
		3:	some
		5:	const_prim(F64)
		7:	some
		9:	const_prim(I64)
	]
	result = 14
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 640
		../../codegen/src/isa/aarch64/inst.isle line 3680
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option(Value)	extractor(fcvt_from_sint, 6)
		8: Value	match_some(7)
		9: Type	extractor(value_type, 8)
		10: Reg	constructor(put_in_reg, [8], 1)
		11: IntToFpuOp	make_variant(IntToFpuOp::I64ToF32, [])
		14: Option(InstOutput)	some(24)
		17: Type	const_prim(I8X16)
		18: WritableReg	constructor(temp_writable_reg, [17], 1)
		19: MInst	make_variant(MInst::IntToFpu, [11, 18, 10])
		20: Unit	constructor(emit, [19], 2)
		21: Reg	constructor(writable_reg_to_reg, [18], 0)
		23: ValueRegs	constructor(value_reg, [21], 1)
		24: InstOutput	constructor(output, [23], 2)
	]
	constraints = [
		3:	some
		5:	const_prim(F32)
		7:	some
		9:	const_prim(I64)
	]
	result = 14
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 637
		../../codegen/src/isa/aarch64/inst.isle line 3680
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option(Value)	extractor(fcvt_from_sint, 6)
		8: Value	match_some(7)
		9: Type	extractor(value_type, 8)
		10: Option(Type)	extractor(fits_in_32, 9)
		11: Reg	constructor(put_in_reg_sext32, [8], 1)
		12: IntToFpuOp	make_variant(IntToFpuOp::I32ToF64, [])
		15: Option(InstOutput)	some(25)
		18: Type	const_prim(I8X16)
		19: WritableReg	constructor(temp_writable_reg, [18], 1)
		20: MInst	make_variant(MInst::IntToFpu, [12, 19, 11])
		21: Unit	constructor(emit, [20], 2)
		22: Reg	constructor(writable_reg_to_reg, [19], 0)
		24: ValueRegs	constructor(value_reg, [22], 1)
		25: InstOutput	constructor(output, [24], 2)
	]
	constraints = [
		3:	some
		5:	const_prim(F64)
		7:	some
		10:	some
	]
	result = 15
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 634
		../../codegen/src/isa/aarch64/inst.isle line 3680
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option(Value)	extractor(fcvt_from_sint, 6)
		8: Value	match_some(7)
		9: Type	extractor(value_type, 8)
		10: Option(Type)	extractor(fits_in_32, 9)
		11: Reg	constructor(put_in_reg_sext32, [8], 1)
		12: IntToFpuOp	make_variant(IntToFpuOp::I32ToF32, [])
		15: Option(InstOutput)	some(25)
		18: Type	const_prim(I8X16)
		19: WritableReg	constructor(temp_writable_reg, [18], 1)
		20: MInst	make_variant(MInst::IntToFpu, [12, 19, 11])
		21: Unit	constructor(emit, [20], 2)
		22: Reg	constructor(writable_reg_to_reg, [19], 0)
		24: ValueRegs	constructor(value_reg, [22], 1)
		25: InstOutput	constructor(output, [24], 2)
	]
	constraints = [
		3:	some
		5:	const_prim(F32)
		7:	some
		10:	some
	]
	result = 15
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 631
		../../codegen/src/isa/aarch64/inst.isle line 2142
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option((u32, u32))	extractor(multi_lane, 5)
		7: (u32, u32)	match_some(6)
		8: u32	match_tuple(7, 0)
		9: Inst	match_tuple(4, 1)
		10: Option(Value)	extractor(fcvt_from_sint, 9)
		11: Value	match_some(10)
		12: Type	extractor(value_type, 11)
		13: Option((u32, u32))	extractor(multi_lane, 12)
		14: (u32, u32)	match_some(13)
		15: u32	match_tuple(14, 0)
		16: Reg	constructor(put_in_reg, [11], 1)
		17: VectorSize	constructor(vector_size, [5], 2)
		18: VecMisc2	make_variant(VecMisc2::Scvtf, [])
		21: Option(InstOutput)	some(32)
		25: Type	const_prim(I8X16)
		26: WritableReg	constructor(temp_writable_reg, [25], 1)
		27: MInst	make_variant(MInst::VecMisc, [18, 26, 16, 17])
		28: Unit	constructor(emit, [27], 2)
		29: Reg	constructor(writable_reg_to_reg, [26], 0)
		31: ValueRegs	constructor(value_reg, [29], 1)
		32: InstOutput	constructor(output, [31], 2)
	]
	constraints = [
		3:	some
		6:	some
		8:	const_int(64)
		10:	some
		13:	some
		15:	const_int(64)
	]
	result = 21
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 628
		../../codegen/src/isa/aarch64/inst.isle line 2142
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option((u32, u32))	extractor(multi_lane, 5)
		7: (u32, u32)	match_some(6)
		8: u32	match_tuple(7, 0)
		9: Inst	match_tuple(4, 1)
		10: Option(Value)	extractor(fcvt_from_sint, 9)
		11: Value	match_some(10)
		12: Type	extractor(value_type, 11)
		13: Option((u32, u32))	extractor(multi_lane, 12)
		14: (u32, u32)	match_some(13)
		15: u32	match_tuple(14, 0)
		16: Reg	constructor(put_in_reg, [11], 1)
		17: VectorSize	constructor(vector_size, [5], 2)
		18: VecMisc2	make_variant(VecMisc2::Scvtf, [])
		21: Option(InstOutput)	some(32)
		25: Type	const_prim(I8X16)
		26: WritableReg	constructor(temp_writable_reg, [25], 1)
		27: MInst	make_variant(MInst::VecMisc, [18, 26, 16, 17])
		28: Unit	constructor(emit, [27], 2)
		29: Reg	constructor(writable_reg_to_reg, [26], 0)
		31: ValueRegs	constructor(value_reg, [29], 1)
		32: InstOutput	constructor(output, [31], 2)
	]
	constraints = [
		3:	some
		6:	some
		8:	const_int(32)
		10:	some
		13:	some
		15:	const_int(32)
	]
	result = 21
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 623
		../../codegen/src/isa/aarch64/inst.isle line 3680
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option(Value)	extractor(fcvt_from_uint, 6)
		8: Value	match_some(7)
		9: Type	extractor(value_type, 8)
		10: Reg	constructor(put_in_reg, [8], 1)
		11: IntToFpuOp	make_variant(IntToFpuOp::U64ToF64, [])
		14: Option(InstOutput)	some(24)
		17: Type	const_prim(I8X16)
		18: WritableReg	constructor(temp_writable_reg, [17], 1)
		19: MInst	make_variant(MInst::IntToFpu, [11, 18, 10])
		20: Unit	constructor(emit, [19], 2)
		21: Reg	constructor(writable_reg_to_reg, [18], 0)
		23: ValueRegs	constructor(value_reg, [21], 1)
		24: InstOutput	constructor(output, [23], 2)
	]
	constraints = [
		3:	some
		5:	const_prim(F64)
		7:	some
		9:	const_prim(I64)
	]
	result = 14
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 620
		../../codegen/src/isa/aarch64/inst.isle line 3680
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option(Value)	extractor(fcvt_from_uint, 6)
		8: Value	match_some(7)
		9: Type	extractor(value_type, 8)
		10: Reg	constructor(put_in_reg, [8], 1)
		11: IntToFpuOp	make_variant(IntToFpuOp::U64ToF32, [])
		14: Option(InstOutput)	some(24)
		17: Type	const_prim(I8X16)
		18: WritableReg	constructor(temp_writable_reg, [17], 1)
		19: MInst	make_variant(MInst::IntToFpu, [11, 18, 10])
		20: Unit	constructor(emit, [19], 2)
		21: Reg	constructor(writable_reg_to_reg, [18], 0)
		23: ValueRegs	constructor(value_reg, [21], 1)
		24: InstOutput	constructor(output, [23], 2)
	]
	constraints = [
		3:	some
		5:	const_prim(F32)
		7:	some
		9:	const_prim(I64)
	]
	result = 14
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 617
		../../codegen/src/isa/aarch64/inst.isle line 3680
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option(Value)	extractor(fcvt_from_uint, 6)
		8: Value	match_some(7)
		9: Type	extractor(value_type, 8)
		10: Option(Type)	extractor(fits_in_32, 9)
		11: Reg	constructor(put_in_reg_zext32, [8], 1)
		12: IntToFpuOp	make_variant(IntToFpuOp::U32ToF64, [])
		15: Option(InstOutput)	some(25)
		18: Type	const_prim(I8X16)
		19: WritableReg	constructor(temp_writable_reg, [18], 1)
		20: MInst	make_variant(MInst::IntToFpu, [12, 19, 11])
		21: Unit	constructor(emit, [20], 2)
		22: Reg	constructor(writable_reg_to_reg, [19], 0)
		24: ValueRegs	constructor(value_reg, [22], 1)
		25: InstOutput	constructor(output, [24], 2)
	]
	constraints = [
		3:	some
		5:	const_prim(F64)
		7:	some
		10:	some
	]
	result = 15
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 614
		../../codegen/src/isa/aarch64/inst.isle line 3680
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option(Value)	extractor(fcvt_from_uint, 6)
		8: Value	match_some(7)
		9: Type	extractor(value_type, 8)
		10: Option(Type)	extractor(fits_in_32, 9)
		11: Reg	constructor(put_in_reg_zext32, [8], 1)
		12: IntToFpuOp	make_variant(IntToFpuOp::U32ToF32, [])
		15: Option(InstOutput)	some(25)
		18: Type	const_prim(I8X16)
		19: WritableReg	constructor(temp_writable_reg, [18], 1)
		20: MInst	make_variant(MInst::IntToFpu, [12, 19, 11])
		21: Unit	constructor(emit, [20], 2)
		22: Reg	constructor(writable_reg_to_reg, [19], 0)
		24: ValueRegs	constructor(value_reg, [22], 1)
		25: InstOutput	constructor(output, [24], 2)
	]
	constraints = [
		3:	some
		5:	const_prim(F32)
		7:	some
		10:	some
	]
	result = 15
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 611
		../../codegen/src/isa/aarch64/inst.isle line 2142
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option((u32, u32))	extractor(multi_lane, 5)
		7: (u32, u32)	match_some(6)
		8: u32	match_tuple(7, 0)
		9: Inst	match_tuple(4, 1)
		10: Option(Value)	extractor(fcvt_from_uint, 9)
		11: Value	match_some(10)
		12: Type	extractor(value_type, 11)
		13: Option((u32, u32))	extractor(multi_lane, 12)
		14: (u32, u32)	match_some(13)
		15: u32	match_tuple(14, 0)
		16: Reg	constructor(put_in_reg, [11], 1)
		17: VectorSize	constructor(vector_size, [5], 2)
		18: VecMisc2	make_variant(VecMisc2::Ucvtf, [])
		21: Option(InstOutput)	some(32)
		25: Type	const_prim(I8X16)
		26: WritableReg	constructor(temp_writable_reg, [25], 1)
		27: MInst	make_variant(MInst::VecMisc, [18, 26, 16, 17])
		28: Unit	constructor(emit, [27], 2)
		29: Reg	constructor(writable_reg_to_reg, [26], 0)
		31: ValueRegs	constructor(value_reg, [29], 1)
		32: InstOutput	constructor(output, [31], 2)
	]
	constraints = [
		3:	some
		6:	some
		8:	const_int(64)
		10:	some
		13:	some
		15:	const_int(64)
	]
	result = 21
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 608
		../../codegen/src/isa/aarch64/inst.isle line 2142
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option((u32, u32))	extractor(multi_lane, 5)
		7: (u32, u32)	match_some(6)
		8: u32	match_tuple(7, 0)
		9: Inst	match_tuple(4, 1)
		10: Option(Value)	extractor(fcvt_from_uint, 9)
		11: Value	match_some(10)
		12: Type	extractor(value_type, 11)
		13: Option((u32, u32))	extractor(multi_lane, 12)
		14: (u32, u32)	match_some(13)
		15: u32	match_tuple(14, 0)
		16: Reg	constructor(put_in_reg, [11], 1)
		17: VectorSize	constructor(vector_size, [5], 2)
		18: VecMisc2	make_variant(VecMisc2::Ucvtf, [])
		21: Option(InstOutput)	some(32)
		25: Type	const_prim(I8X16)
		26: WritableReg	constructor(temp_writable_reg, [25], 1)
		27: MInst	make_variant(MInst::VecMisc, [18, 26, 16, 17])
		28: Unit	constructor(emit, [27], 2)
		29: Reg	constructor(writable_reg_to_reg, [26], 0)
		31: ValueRegs	constructor(value_reg, [29], 1)
		32: InstOutput	constructor(output, [31], 2)
	]
	constraints = [
		3:	some
		6:	some
		8:	const_int(32)
		10:	some
		13:	some
		15:	const_int(32)
	]
	result = 21
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 603
		../../codegen/src/isa/aarch64/inst.isle line 3624
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 3561
		../../codegen/src/isa/aarch64/inst.isle line 3608
		../../codegen/src/isa/aarch64/inst.isle line 3672
		../../codegen/src/isa/aarch64/inst.isle line 1955
		../../codegen/src/isa/aarch64/inst.isle line 1955
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option(Value)	extractor(fcvt_to_sint, 6)
		8: Value	match_some(7)
		9: Type	extractor(value_type, 8)
		10: Reg	constructor(put_in_reg, [8], 1)
		11: FpuToIntOp	make_variant(FpuToIntOp::F64ToI64, [])
		12: bool	const_prim(true)
		13: Type	const_prim(F64)
		14: Type	const_prim(I64)
		17: Option(InstOutput)	some(34)
		23: ScalarSize	constructor(scalar_size, [13], 1)
		25: u8	constructor(ty_bits, [13], 0)
		26: u8	constructor(ty_bits, [14], 0)
		27: Reg	constructor(min_fp_value, [12, 25, 26], 3)
		28: Reg	constructor(fpu_to_int_underflow_check, [12, 13, 14, 45, 27], 4)
		29: Reg	constructor(max_fp_value, [12, 25, 26], 5)
		33: ValueRegs	constructor(value_reg, [64], 1)
		34: InstOutput	constructor(output, [33], 2)
		38: Cond	make_variant(Cond::Vs, [])
		39: CondBrKind	constructor(cond_br_cond, [38], 2)
		40: TrapCode	constructor(trap_code_bad_conversion_to_integer, [], 0)
		41: MInst	make_variant(MInst::TrapIf, [39, 40])
		42: ConsumesFlags	make_variant(ConsumesFlags::ConsumesFlagsReturnsReg, [41, 10])
		43: ValueRegs	constructor(with_flags, [69, 42], 3)
		44: usize	const_int(0, usize)
		45: Reg	constructor(value_regs_get, [43, 44], 4)
		50: Cond	make_variant(Cond::Ge, [])
		51: CondBrKind	constructor(cond_br_cond, [50], 2)
		52: TrapCode	constructor(trap_code_integer_overflow, [], 0)
		53: MInst	make_variant(MInst::TrapIf, [51, 52])
		54: ConsumesFlags	make_variant(ConsumesFlags::ConsumesFlagsReturnsReg, [53, 28])
		55: ValueRegs	constructor(with_flags, [74, 54], 3)
		56: usize	const_int(0, usize)
		57: Reg	constructor(value_regs_get, [55, 56], 4)
		60: Type	const_prim(I64)
		61: WritableReg	constructor(temp_writable_reg, [60], 1)
		62: MInst	make_variant(MInst::FpuToInt, [11, 61, 57])
		63: Unit	constructor(emit, [62], 2)
		64: Reg	constructor(writable_reg_to_reg, [61], 0)
		68: MInst	make_variant(MInst::FpuCmp, [23, 10, 10])
		69: ProducesFlags	make_variant(ProducesFlags::ProducesFlagsSideEffect, [68])
		73: MInst	make_variant(MInst::FpuCmp, [23, 28, 29])
		74: ProducesFlags	make_variant(ProducesFlags::ProducesFlagsSideEffect, [73])
	]
	constraints = [
		3:	some
		5:	const_prim(I64)
		7:	some
		9:	const_prim(F64)
	]
	result = 17
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 600
		../../codegen/src/isa/aarch64/inst.isle line 3624
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 3561
		../../codegen/src/isa/aarch64/inst.isle line 3608
		../../codegen/src/isa/aarch64/inst.isle line 3672
		../../codegen/src/isa/aarch64/inst.isle line 1955
		../../codegen/src/isa/aarch64/inst.isle line 1955
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(fits_in_32, 5)
		7: Inst	match_tuple(4, 1)
		8: Option(Value)	extractor(fcvt_to_sint, 7)
		9: Value	match_some(8)
		10: Type	extractor(value_type, 9)
		11: Reg	constructor(put_in_reg, [9], 1)
		12: FpuToIntOp	make_variant(FpuToIntOp::F64ToI32, [])
		13: bool	const_prim(true)
		14: Type	const_prim(F64)
		15: Type	match_some(6)
		18: Option(InstOutput)	some(35)
		24: ScalarSize	constructor(scalar_size, [14], 1)
		26: u8	constructor(ty_bits, [14], 0)
		27: u8	constructor(ty_bits, [15], 0)
		28: Reg	constructor(min_fp_value, [13, 26, 27], 3)
		29: Reg	constructor(fpu_to_int_underflow_check, [13, 14, 15, 46, 28], 4)
		30: Reg	constructor(max_fp_value, [13, 26, 27], 5)
		34: ValueRegs	constructor(value_reg, [65], 1)
		35: InstOutput	constructor(output, [34], 2)
		39: Cond	make_variant(Cond::Vs, [])
		40: CondBrKind	constructor(cond_br_cond, [39], 2)
		41: TrapCode	constructor(trap_code_bad_conversion_to_integer, [], 0)
		42: MInst	make_variant(MInst::TrapIf, [40, 41])
		43: ConsumesFlags	make_variant(ConsumesFlags::ConsumesFlagsReturnsReg, [42, 11])
		44: ValueRegs	constructor(with_flags, [70, 43], 3)
		45: usize	const_int(0, usize)
		46: Reg	constructor(value_regs_get, [44, 45], 4)
		51: Cond	make_variant(Cond::Ge, [])
		52: CondBrKind	constructor(cond_br_cond, [51], 2)
		53: TrapCode	constructor(trap_code_integer_overflow, [], 0)
		54: MInst	make_variant(MInst::TrapIf, [52, 53])
		55: ConsumesFlags	make_variant(ConsumesFlags::ConsumesFlagsReturnsReg, [54, 29])
		56: ValueRegs	constructor(with_flags, [75, 55], 3)
		57: usize	const_int(0, usize)
		58: Reg	constructor(value_regs_get, [56, 57], 4)
		61: Type	const_prim(I64)
		62: WritableReg	constructor(temp_writable_reg, [61], 1)
		63: MInst	make_variant(MInst::FpuToInt, [12, 62, 58])
		64: Unit	constructor(emit, [63], 2)
		65: Reg	constructor(writable_reg_to_reg, [62], 0)
		69: MInst	make_variant(MInst::FpuCmp, [24, 11, 11])
		70: ProducesFlags	make_variant(ProducesFlags::ProducesFlagsSideEffect, [69])
		74: MInst	make_variant(MInst::FpuCmp, [24, 29, 30])
		75: ProducesFlags	make_variant(ProducesFlags::ProducesFlagsSideEffect, [74])
	]
	constraints = [
		3:	some
		6:	some
		8:	some
		10:	const_prim(F64)
	]
	result = 18
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 597
		../../codegen/src/isa/aarch64/inst.isle line 3624
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 3561
		../../codegen/src/isa/aarch64/inst.isle line 3608
		../../codegen/src/isa/aarch64/inst.isle line 3672
		../../codegen/src/isa/aarch64/inst.isle line 1955
		../../codegen/src/isa/aarch64/inst.isle line 1955
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option(Value)	extractor(fcvt_to_sint, 6)
		8: Value	match_some(7)
		9: Type	extractor(value_type, 8)
		10: Reg	constructor(put_in_reg, [8], 1)
		11: FpuToIntOp	make_variant(FpuToIntOp::F32ToI64, [])
		12: bool	const_prim(true)
		13: Type	const_prim(F32)
		14: Type	const_prim(I64)
		17: Option(InstOutput)	some(34)
		23: ScalarSize	constructor(scalar_size, [13], 1)
		25: u8	constructor(ty_bits, [13], 0)
		26: u8	constructor(ty_bits, [14], 0)
		27: Reg	constructor(min_fp_value, [12, 25, 26], 3)
		28: Reg	constructor(fpu_to_int_underflow_check, [12, 13, 14, 45, 27], 4)
		29: Reg	constructor(max_fp_value, [12, 25, 26], 5)
		33: ValueRegs	constructor(value_reg, [64], 1)
		34: InstOutput	constructor(output, [33], 2)
		38: Cond	make_variant(Cond::Vs, [])
		39: CondBrKind	constructor(cond_br_cond, [38], 2)
		40: TrapCode	constructor(trap_code_bad_conversion_to_integer, [], 0)
		41: MInst	make_variant(MInst::TrapIf, [39, 40])
		42: ConsumesFlags	make_variant(ConsumesFlags::ConsumesFlagsReturnsReg, [41, 10])
		43: ValueRegs	constructor(with_flags, [69, 42], 3)
		44: usize	const_int(0, usize)
		45: Reg	constructor(value_regs_get, [43, 44], 4)
		50: Cond	make_variant(Cond::Ge, [])
		51: CondBrKind	constructor(cond_br_cond, [50], 2)
		52: TrapCode	constructor(trap_code_integer_overflow, [], 0)
		53: MInst	make_variant(MInst::TrapIf, [51, 52])
		54: ConsumesFlags	make_variant(ConsumesFlags::ConsumesFlagsReturnsReg, [53, 28])
		55: ValueRegs	constructor(with_flags, [74, 54], 3)
		56: usize	const_int(0, usize)
		57: Reg	constructor(value_regs_get, [55, 56], 4)
		60: Type	const_prim(I64)
		61: WritableReg	constructor(temp_writable_reg, [60], 1)
		62: MInst	make_variant(MInst::FpuToInt, [11, 61, 57])
		63: Unit	constructor(emit, [62], 2)
		64: Reg	constructor(writable_reg_to_reg, [61], 0)
		68: MInst	make_variant(MInst::FpuCmp, [23, 10, 10])
		69: ProducesFlags	make_variant(ProducesFlags::ProducesFlagsSideEffect, [68])
		73: MInst	make_variant(MInst::FpuCmp, [23, 28, 29])
		74: ProducesFlags	make_variant(ProducesFlags::ProducesFlagsSideEffect, [73])
	]
	constraints = [
		3:	some
		5:	const_prim(I64)
		7:	some
		9:	const_prim(F32)
	]
	result = 17
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 594
		../../codegen/src/isa/aarch64/inst.isle line 3624
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 3561
		../../codegen/src/isa/aarch64/inst.isle line 3608
		../../codegen/src/isa/aarch64/inst.isle line 3672
		../../codegen/src/isa/aarch64/inst.isle line 1955
		../../codegen/src/isa/aarch64/inst.isle line 1955
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(fits_in_32, 5)
		7: Inst	match_tuple(4, 1)
		8: Option(Value)	extractor(fcvt_to_sint, 7)
		9: Value	match_some(8)
		10: Type	extractor(value_type, 9)
		11: Reg	constructor(put_in_reg, [9], 1)
		12: FpuToIntOp	make_variant(FpuToIntOp::F32ToI32, [])
		13: bool	const_prim(true)
		14: Type	const_prim(F32)
		15: Type	match_some(6)
		18: Option(InstOutput)	some(35)
		24: ScalarSize	constructor(scalar_size, [14], 1)
		26: u8	constructor(ty_bits, [14], 0)
		27: u8	constructor(ty_bits, [15], 0)
		28: Reg	constructor(min_fp_value, [13, 26, 27], 3)
		29: Reg	constructor(fpu_to_int_underflow_check, [13, 14, 15, 46, 28], 4)
		30: Reg	constructor(max_fp_value, [13, 26, 27], 5)
		34: ValueRegs	constructor(value_reg, [65], 1)
		35: InstOutput	constructor(output, [34], 2)
		39: Cond	make_variant(Cond::Vs, [])
		40: CondBrKind	constructor(cond_br_cond, [39], 2)
		41: TrapCode	constructor(trap_code_bad_conversion_to_integer, [], 0)
		42: MInst	make_variant(MInst::TrapIf, [40, 41])
		43: ConsumesFlags	make_variant(ConsumesFlags::ConsumesFlagsReturnsReg, [42, 11])
		44: ValueRegs	constructor(with_flags, [70, 43], 3)
		45: usize	const_int(0, usize)
		46: Reg	constructor(value_regs_get, [44, 45], 4)
		51: Cond	make_variant(Cond::Ge, [])
		52: CondBrKind	constructor(cond_br_cond, [51], 2)
		53: TrapCode	constructor(trap_code_integer_overflow, [], 0)
		54: MInst	make_variant(MInst::TrapIf, [52, 53])
		55: ConsumesFlags	make_variant(ConsumesFlags::ConsumesFlagsReturnsReg, [54, 29])
		56: ValueRegs	constructor(with_flags, [75, 55], 3)
		57: usize	const_int(0, usize)
		58: Reg	constructor(value_regs_get, [56, 57], 4)
		61: Type	const_prim(I64)
		62: WritableReg	constructor(temp_writable_reg, [61], 1)
		63: MInst	make_variant(MInst::FpuToInt, [12, 62, 58])
		64: Unit	constructor(emit, [63], 2)
		65: Reg	constructor(writable_reg_to_reg, [62], 0)
		69: MInst	make_variant(MInst::FpuCmp, [24, 11, 11])
		70: ProducesFlags	make_variant(ProducesFlags::ProducesFlagsSideEffect, [69])
		74: MInst	make_variant(MInst::FpuCmp, [24, 29, 30])
		75: ProducesFlags	make_variant(ProducesFlags::ProducesFlagsSideEffect, [74])
	]
	constraints = [
		3:	some
		6:	some
		8:	some
		10:	const_prim(F32)
	]
	result = 18
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 589
		../../codegen/src/isa/aarch64/inst.isle line 3624
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 3561
		../../codegen/src/isa/aarch64/inst.isle line 3608
		../../codegen/src/isa/aarch64/inst.isle line 3672
		../../codegen/src/isa/aarch64/inst.isle line 1955
		../../codegen/src/isa/aarch64/inst.isle line 1955
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option(Value)	extractor(fcvt_to_uint, 6)
		8: Value	match_some(7)
		9: Type	extractor(value_type, 8)
		10: Reg	constructor(put_in_reg, [8], 1)
		11: FpuToIntOp	make_variant(FpuToIntOp::F64ToU64, [])
		12: bool	const_prim(false)
		13: Type	const_prim(F64)
		14: Type	const_prim(I64)
		17: Option(InstOutput)	some(34)
		23: ScalarSize	constructor(scalar_size, [13], 1)
		25: u8	constructor(ty_bits, [13], 0)
		26: u8	constructor(ty_bits, [14], 0)
		27: Reg	constructor(min_fp_value, [12, 25, 26], 3)
		28: Reg	constructor(fpu_to_int_underflow_check, [12, 13, 14, 45, 27], 4)
		29: Reg	constructor(max_fp_value, [12, 25, 26], 5)
		33: ValueRegs	constructor(value_reg, [64], 1)
		34: InstOutput	constructor(output, [33], 2)
		38: Cond	make_variant(Cond::Vs, [])
		39: CondBrKind	constructor(cond_br_cond, [38], 2)
		40: TrapCode	constructor(trap_code_bad_conversion_to_integer, [], 0)
		41: MInst	make_variant(MInst::TrapIf, [39, 40])
		42: ConsumesFlags	make_variant(ConsumesFlags::ConsumesFlagsReturnsReg, [41, 10])
		43: ValueRegs	constructor(with_flags, [69, 42], 3)
		44: usize	const_int(0, usize)
		45: Reg	constructor(value_regs_get, [43, 44], 4)
		50: Cond	make_variant(Cond::Ge, [])
		51: CondBrKind	constructor(cond_br_cond, [50], 2)
		52: TrapCode	constructor(trap_code_integer_overflow, [], 0)
		53: MInst	make_variant(MInst::TrapIf, [51, 52])
		54: ConsumesFlags	make_variant(ConsumesFlags::ConsumesFlagsReturnsReg, [53, 28])
		55: ValueRegs	constructor(with_flags, [74, 54], 3)
		56: usize	const_int(0, usize)
		57: Reg	constructor(value_regs_get, [55, 56], 4)
		60: Type	const_prim(I64)
		61: WritableReg	constructor(temp_writable_reg, [60], 1)
		62: MInst	make_variant(MInst::FpuToInt, [11, 61, 57])
		63: Unit	constructor(emit, [62], 2)
		64: Reg	constructor(writable_reg_to_reg, [61], 0)
		68: MInst	make_variant(MInst::FpuCmp, [23, 10, 10])
		69: ProducesFlags	make_variant(ProducesFlags::ProducesFlagsSideEffect, [68])
		73: MInst	make_variant(MInst::FpuCmp, [23, 28, 29])
		74: ProducesFlags	make_variant(ProducesFlags::ProducesFlagsSideEffect, [73])
	]
	constraints = [
		3:	some
		5:	const_prim(I64)
		7:	some
		9:	const_prim(F64)
	]
	result = 17
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 586
		../../codegen/src/isa/aarch64/inst.isle line 3624
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 3561
		../../codegen/src/isa/aarch64/inst.isle line 3608
		../../codegen/src/isa/aarch64/inst.isle line 3672
		../../codegen/src/isa/aarch64/inst.isle line 1955
		../../codegen/src/isa/aarch64/inst.isle line 1955
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(fits_in_32, 5)
		7: Inst	match_tuple(4, 1)
		8: Option(Value)	extractor(fcvt_to_uint, 7)
		9: Value	match_some(8)
		10: Type	extractor(value_type, 9)
		11: Reg	constructor(put_in_reg, [9], 1)
		12: FpuToIntOp	make_variant(FpuToIntOp::F64ToU32, [])
		13: bool	const_prim(false)
		14: Type	const_prim(F64)
		15: Type	match_some(6)
		18: Option(InstOutput)	some(35)
		24: ScalarSize	constructor(scalar_size, [14], 1)
		26: u8	constructor(ty_bits, [14], 0)
		27: u8	constructor(ty_bits, [15], 0)
		28: Reg	constructor(min_fp_value, [13, 26, 27], 3)
		29: Reg	constructor(fpu_to_int_underflow_check, [13, 14, 15, 46, 28], 4)
		30: Reg	constructor(max_fp_value, [13, 26, 27], 5)
		34: ValueRegs	constructor(value_reg, [65], 1)
		35: InstOutput	constructor(output, [34], 2)
		39: Cond	make_variant(Cond::Vs, [])
		40: CondBrKind	constructor(cond_br_cond, [39], 2)
		41: TrapCode	constructor(trap_code_bad_conversion_to_integer, [], 0)
		42: MInst	make_variant(MInst::TrapIf, [40, 41])
		43: ConsumesFlags	make_variant(ConsumesFlags::ConsumesFlagsReturnsReg, [42, 11])
		44: ValueRegs	constructor(with_flags, [70, 43], 3)
		45: usize	const_int(0, usize)
		46: Reg	constructor(value_regs_get, [44, 45], 4)
		51: Cond	make_variant(Cond::Ge, [])
		52: CondBrKind	constructor(cond_br_cond, [51], 2)
		53: TrapCode	constructor(trap_code_integer_overflow, [], 0)
		54: MInst	make_variant(MInst::TrapIf, [52, 53])
		55: ConsumesFlags	make_variant(ConsumesFlags::ConsumesFlagsReturnsReg, [54, 29])
		56: ValueRegs	constructor(with_flags, [75, 55], 3)
		57: usize	const_int(0, usize)
		58: Reg	constructor(value_regs_get, [56, 57], 4)
		61: Type	const_prim(I64)
		62: WritableReg	constructor(temp_writable_reg, [61], 1)
		63: MInst	make_variant(MInst::FpuToInt, [12, 62, 58])
		64: Unit	constructor(emit, [63], 2)
		65: Reg	constructor(writable_reg_to_reg, [62], 0)
		69: MInst	make_variant(MInst::FpuCmp, [24, 11, 11])
		70: ProducesFlags	make_variant(ProducesFlags::ProducesFlagsSideEffect, [69])
		74: MInst	make_variant(MInst::FpuCmp, [24, 29, 30])
		75: ProducesFlags	make_variant(ProducesFlags::ProducesFlagsSideEffect, [74])
	]
	constraints = [
		3:	some
		6:	some
		8:	some
		10:	const_prim(F64)
	]
	result = 18
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 583
		../../codegen/src/isa/aarch64/inst.isle line 3624
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 3561
		../../codegen/src/isa/aarch64/inst.isle line 3608
		../../codegen/src/isa/aarch64/inst.isle line 3672
		../../codegen/src/isa/aarch64/inst.isle line 1955
		../../codegen/src/isa/aarch64/inst.isle line 1955
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option(Value)	extractor(fcvt_to_uint, 6)
		8: Value	match_some(7)
		9: Type	extractor(value_type, 8)
		10: Reg	constructor(put_in_reg, [8], 1)
		11: FpuToIntOp	make_variant(FpuToIntOp::F32ToU64, [])
		12: bool	const_prim(false)
		13: Type	const_prim(F32)
		14: Type	const_prim(I64)
		17: Option(InstOutput)	some(34)
		23: ScalarSize	constructor(scalar_size, [13], 1)
		25: u8	constructor(ty_bits, [13], 0)
		26: u8	constructor(ty_bits, [14], 0)
		27: Reg	constructor(min_fp_value, [12, 25, 26], 3)
		28: Reg	constructor(fpu_to_int_underflow_check, [12, 13, 14, 45, 27], 4)
		29: Reg	constructor(max_fp_value, [12, 25, 26], 5)
		33: ValueRegs	constructor(value_reg, [64], 1)
		34: InstOutput	constructor(output, [33], 2)
		38: Cond	make_variant(Cond::Vs, [])
		39: CondBrKind	constructor(cond_br_cond, [38], 2)
		40: TrapCode	constructor(trap_code_bad_conversion_to_integer, [], 0)
		41: MInst	make_variant(MInst::TrapIf, [39, 40])
		42: ConsumesFlags	make_variant(ConsumesFlags::ConsumesFlagsReturnsReg, [41, 10])
		43: ValueRegs	constructor(with_flags, [69, 42], 3)
		44: usize	const_int(0, usize)
		45: Reg	constructor(value_regs_get, [43, 44], 4)
		50: Cond	make_variant(Cond::Ge, [])
		51: CondBrKind	constructor(cond_br_cond, [50], 2)
		52: TrapCode	constructor(trap_code_integer_overflow, [], 0)
		53: MInst	make_variant(MInst::TrapIf, [51, 52])
		54: ConsumesFlags	make_variant(ConsumesFlags::ConsumesFlagsReturnsReg, [53, 28])
		55: ValueRegs	constructor(with_flags, [74, 54], 3)
		56: usize	const_int(0, usize)
		57: Reg	constructor(value_regs_get, [55, 56], 4)
		60: Type	const_prim(I64)
		61: WritableReg	constructor(temp_writable_reg, [60], 1)
		62: MInst	make_variant(MInst::FpuToInt, [11, 61, 57])
		63: Unit	constructor(emit, [62], 2)
		64: Reg	constructor(writable_reg_to_reg, [61], 0)
		68: MInst	make_variant(MInst::FpuCmp, [23, 10, 10])
		69: ProducesFlags	make_variant(ProducesFlags::ProducesFlagsSideEffect, [68])
		73: MInst	make_variant(MInst::FpuCmp, [23, 28, 29])
		74: ProducesFlags	make_variant(ProducesFlags::ProducesFlagsSideEffect, [73])
	]
	constraints = [
		3:	some
		5:	const_prim(I64)
		7:	some
		9:	const_prim(F32)
	]
	result = 17
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 580
		../../codegen/src/isa/aarch64/inst.isle line 3624
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 3561
		../../codegen/src/isa/aarch64/inst.isle line 3608
		../../codegen/src/isa/aarch64/inst.isle line 3672
		../../codegen/src/isa/aarch64/inst.isle line 1955
		../../codegen/src/isa/aarch64/inst.isle line 1955
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(fits_in_32, 5)
		7: Inst	match_tuple(4, 1)
		8: Option(Value)	extractor(fcvt_to_uint, 7)
		9: Value	match_some(8)
		10: Type	extractor(value_type, 9)
		11: Reg	constructor(put_in_reg, [9], 1)
		12: FpuToIntOp	make_variant(FpuToIntOp::F32ToU32, [])
		13: bool	const_prim(false)
		14: Type	const_prim(F32)
		15: Type	match_some(6)
		18: Option(InstOutput)	some(35)
		24: ScalarSize	constructor(scalar_size, [14], 1)
		26: u8	constructor(ty_bits, [14], 0)
		27: u8	constructor(ty_bits, [15], 0)
		28: Reg	constructor(min_fp_value, [13, 26, 27], 3)
		29: Reg	constructor(fpu_to_int_underflow_check, [13, 14, 15, 46, 28], 4)
		30: Reg	constructor(max_fp_value, [13, 26, 27], 5)
		34: ValueRegs	constructor(value_reg, [65], 1)
		35: InstOutput	constructor(output, [34], 2)
		39: Cond	make_variant(Cond::Vs, [])
		40: CondBrKind	constructor(cond_br_cond, [39], 2)
		41: TrapCode	constructor(trap_code_bad_conversion_to_integer, [], 0)
		42: MInst	make_variant(MInst::TrapIf, [40, 41])
		43: ConsumesFlags	make_variant(ConsumesFlags::ConsumesFlagsReturnsReg, [42, 11])
		44: ValueRegs	constructor(with_flags, [70, 43], 3)
		45: usize	const_int(0, usize)
		46: Reg	constructor(value_regs_get, [44, 45], 4)
		51: Cond	make_variant(Cond::Ge, [])
		52: CondBrKind	constructor(cond_br_cond, [51], 2)
		53: TrapCode	constructor(trap_code_integer_overflow, [], 0)
		54: MInst	make_variant(MInst::TrapIf, [52, 53])
		55: ConsumesFlags	make_variant(ConsumesFlags::ConsumesFlagsReturnsReg, [54, 29])
		56: ValueRegs	constructor(with_flags, [75, 55], 3)
		57: usize	const_int(0, usize)
		58: Reg	constructor(value_regs_get, [56, 57], 4)
		61: Type	const_prim(I64)
		62: WritableReg	constructor(temp_writable_reg, [61], 1)
		63: MInst	make_variant(MInst::FpuToInt, [12, 62, 58])
		64: Unit	constructor(emit, [63], 2)
		65: Reg	constructor(writable_reg_to_reg, [62], 0)
		69: MInst	make_variant(MInst::FpuCmp, [24, 11, 11])
		70: ProducesFlags	make_variant(ProducesFlags::ProducesFlagsSideEffect, [69])
		74: MInst	make_variant(MInst::FpuCmp, [24, 29, 30])
		75: ProducesFlags	make_variant(ProducesFlags::ProducesFlagsSideEffect, [74])
	]
	constraints = [
		3:	some
		6:	some
		8:	some
		10:	const_prim(F32)
	]
	result = 18
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 575
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Inst	match_tuple(4, 1)
		6: Option((Value, Value))	extractor(fcopysign, 5)
		7: (Value, Value)	match_some(6)
		8: Value	match_tuple(7, 0)
		9: Reg	constructor(put_in_reg, [8], 1)
		10: Value	match_tuple(7, 1)
		11: Reg	constructor(put_in_reg, [10], 2)
		12: Type	match_tuple(4, 0)
		13: Reg	constructor(fcopy_sign, [9, 11, 12], 3)
		15: Option(InstOutput)	some(18)
		17: ValueRegs	constructor(value_reg, [13], 1)
		18: InstOutput	constructor(output, [17], 2)
	]
	constraints = [
		3:	some
		6:	some
	]
	result = 15
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 520
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option((u32, u32))	extractor(multi_lane, 5)
		7: Inst	match_tuple(4, 1)
		8: Option((Value, Value, Value))	extractor(fma, 7)
		9: VectorSize	constructor(vector_size, [5], 1)
		10: VecALUModOp	make_variant(VecALUModOp::Fmla, [])
		11: (Value, Value, Value)	match_some(8)
		12: Value	match_tuple(11, 0)
		13: Value	match_tuple(11, 1)
		14: Value	match_tuple(11, 2)
		15: Reg	constructor(lower_fmla, [10, 12, 13, 14, 9], 2)
		17: Option(InstOutput)	some(20)
		19: ValueRegs	constructor(value_reg, [15], 1)
		20: InstOutput	constructor(output, [19], 2)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
	]
	result = 17
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 516
		../../codegen/src/isa/aarch64/inst.isle line 1948
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(ty_scalar_float, 5)
		7: Inst	match_tuple(4, 1)
		8: Option((Value, Value, Value))	extractor(fma, 7)
		9: Type	match_some(6)
		10: ScalarSize	constructor(scalar_size, [9], 1)
		11: (Value, Value, Value)	match_some(8)
		12: Value	match_tuple(11, 0)
		13: Reg	constructor(put_in_reg, [12], 2)
		14: Value	match_tuple(11, 1)
		15: Reg	constructor(put_in_reg, [14], 3)
		16: Value	match_tuple(11, 2)
		17: Reg	constructor(put_in_reg, [16], 4)
		18: FPUOp3	make_variant(FPUOp3::MAdd, [])
		21: Option(InstOutput)	some(34)
		27: Type	const_prim(F64)
		28: WritableReg	constructor(temp_writable_reg, [27], 1)
		29: MInst	make_variant(MInst::FpuRRRR, [18, 10, 28, 13, 15, 17])
		30: Unit	constructor(emit, [29], 2)
		31: Reg	constructor(writable_reg_to_reg, [28], 0)
		33: ValueRegs	constructor(value_reg, [31], 1)
		34: InstOutput	constructor(output, [33], 2)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
	]
	result = 21
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 511
		../../codegen/src/isa/aarch64/inst.isle line 2246
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option(Value)	extractor(nearest, 6)
		8: Value	match_some(7)
		9: Reg	constructor(put_in_reg, [8], 1)
		10: FpuRoundMode	make_variant(FpuRoundMode::Nearest64, [])
		13: Option(InstOutput)	some(23)
		16: Type	const_prim(F64)
		17: WritableReg	constructor(temp_writable_reg, [16], 1)
		18: MInst	make_variant(MInst::FpuRound, [10, 17, 9])
		19: Unit	constructor(emit, [18], 2)
		20: Reg	constructor(writable_reg_to_reg, [17], 0)
		22: ValueRegs	constructor(value_reg, [20], 1)
		23: InstOutput	constructor(output, [22], 2)
	]
	constraints = [
		3:	some
		5:	const_prim(F64)
		7:	some
	]
	result = 13
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 508
		../../codegen/src/isa/aarch64/inst.isle line 2246
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option(Value)	extractor(nearest, 6)
		8: Value	match_some(7)
		9: Reg	constructor(put_in_reg, [8], 1)
		10: FpuRoundMode	make_variant(FpuRoundMode::Nearest32, [])
		13: Option(InstOutput)	some(23)
		16: Type	const_prim(F64)
		17: WritableReg	constructor(temp_writable_reg, [16], 1)
		18: MInst	make_variant(MInst::FpuRound, [10, 17, 9])
		19: Unit	constructor(emit, [18], 2)
		20: Reg	constructor(writable_reg_to_reg, [17], 0)
		22: ValueRegs	constructor(value_reg, [20], 1)
		23: InstOutput	constructor(output, [22], 2)
	]
	constraints = [
		3:	some
		5:	const_prim(F32)
		7:	some
	]
	result = 13
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 505
		../../codegen/src/isa/aarch64/inst.isle line 2142
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option((u32, u32))	extractor(multi_lane, 5)
		7: Inst	match_tuple(4, 1)
		8: Option(Value)	extractor(nearest, 7)
		9: Value	match_some(8)
		10: Reg	constructor(put_in_reg, [9], 1)
		11: VectorSize	constructor(vector_size, [5], 2)
		12: VecMisc2	make_variant(VecMisc2::Frintn, [])
		15: Option(InstOutput)	some(26)
		19: Type	const_prim(I8X16)
		20: WritableReg	constructor(temp_writable_reg, [19], 1)
		21: MInst	make_variant(MInst::VecMisc, [12, 20, 10, 11])
		22: Unit	constructor(emit, [21], 2)
		23: Reg	constructor(writable_reg_to_reg, [20], 0)
		25: ValueRegs	constructor(value_reg, [23], 1)
		26: InstOutput	constructor(output, [25], 2)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
	]
	result = 15
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 500
		../../codegen/src/isa/aarch64/inst.isle line 2246
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option(Value)	extractor(trunc, 6)
		8: Value	match_some(7)
		9: Reg	constructor(put_in_reg, [8], 1)
		10: FpuRoundMode	make_variant(FpuRoundMode::Zero64, [])
		13: Option(InstOutput)	some(23)
		16: Type	const_prim(F64)
		17: WritableReg	constructor(temp_writable_reg, [16], 1)
		18: MInst	make_variant(MInst::FpuRound, [10, 17, 9])
		19: Unit	constructor(emit, [18], 2)
		20: Reg	constructor(writable_reg_to_reg, [17], 0)
		22: ValueRegs	constructor(value_reg, [20], 1)
		23: InstOutput	constructor(output, [22], 2)
	]
	constraints = [
		3:	some
		5:	const_prim(F64)
		7:	some
	]
	result = 13
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 497
		../../codegen/src/isa/aarch64/inst.isle line 2246
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option(Value)	extractor(trunc, 6)
		8: Value	match_some(7)
		9: Reg	constructor(put_in_reg, [8], 1)
		10: FpuRoundMode	make_variant(FpuRoundMode::Zero32, [])
		13: Option(InstOutput)	some(23)
		16: Type	const_prim(F64)
		17: WritableReg	constructor(temp_writable_reg, [16], 1)
		18: MInst	make_variant(MInst::FpuRound, [10, 17, 9])
		19: Unit	constructor(emit, [18], 2)
		20: Reg	constructor(writable_reg_to_reg, [17], 0)
		22: ValueRegs	constructor(value_reg, [20], 1)
		23: InstOutput	constructor(output, [22], 2)
	]
	constraints = [
		3:	some
		5:	const_prim(F32)
		7:	some
	]
	result = 13
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 494
		../../codegen/src/isa/aarch64/inst.isle line 2142
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option((u32, u32))	extractor(multi_lane, 5)
		7: Inst	match_tuple(4, 1)
		8: Option(Value)	extractor(trunc, 7)
		9: Value	match_some(8)
		10: Reg	constructor(put_in_reg, [9], 1)
		11: VectorSize	constructor(vector_size, [5], 2)
		12: VecMisc2	make_variant(VecMisc2::Frintz, [])
		15: Option(InstOutput)	some(26)
		19: Type	const_prim(I8X16)
		20: WritableReg	constructor(temp_writable_reg, [19], 1)
		21: MInst	make_variant(MInst::VecMisc, [12, 20, 10, 11])
		22: Unit	constructor(emit, [21], 2)
		23: Reg	constructor(writable_reg_to_reg, [20], 0)
		25: ValueRegs	constructor(value_reg, [23], 1)
		26: InstOutput	constructor(output, [25], 2)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
	]
	result = 15
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 489
		../../codegen/src/isa/aarch64/inst.isle line 2246
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option(Value)	extractor(floor, 6)
		8: Value	match_some(7)
		9: Reg	constructor(put_in_reg, [8], 1)
		10: FpuRoundMode	make_variant(FpuRoundMode::Minus64, [])
		13: Option(InstOutput)	some(23)
		16: Type	const_prim(F64)
		17: WritableReg	constructor(temp_writable_reg, [16], 1)
		18: MInst	make_variant(MInst::FpuRound, [10, 17, 9])
		19: Unit	constructor(emit, [18], 2)
		20: Reg	constructor(writable_reg_to_reg, [17], 0)
		22: ValueRegs	constructor(value_reg, [20], 1)
		23: InstOutput	constructor(output, [22], 2)
	]
	constraints = [
		3:	some
		5:	const_prim(F64)
		7:	some
	]
	result = 13
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 486
		../../codegen/src/isa/aarch64/inst.isle line 2246
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option(Value)	extractor(floor, 6)
		8: Value	match_some(7)
		9: Reg	constructor(put_in_reg, [8], 1)
		10: FpuRoundMode	make_variant(FpuRoundMode::Minus32, [])
		13: Option(InstOutput)	some(23)
		16: Type	const_prim(F64)
		17: WritableReg	constructor(temp_writable_reg, [16], 1)
		18: MInst	make_variant(MInst::FpuRound, [10, 17, 9])
		19: Unit	constructor(emit, [18], 2)
		20: Reg	constructor(writable_reg_to_reg, [17], 0)
		22: ValueRegs	constructor(value_reg, [20], 1)
		23: InstOutput	constructor(output, [22], 2)
	]
	constraints = [
		3:	some
		5:	const_prim(F32)
		7:	some
	]
	result = 13
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 483
		../../codegen/src/isa/aarch64/inst.isle line 2142
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option((u32, u32))	extractor(multi_lane, 5)
		7: Inst	match_tuple(4, 1)
		8: Option(Value)	extractor(floor, 7)
		9: Value	match_some(8)
		10: Reg	constructor(put_in_reg, [9], 1)
		11: VectorSize	constructor(vector_size, [5], 2)
		12: VecMisc2	make_variant(VecMisc2::Frintm, [])
		15: Option(InstOutput)	some(26)
		19: Type	const_prim(I8X16)
		20: WritableReg	constructor(temp_writable_reg, [19], 1)
		21: MInst	make_variant(MInst::VecMisc, [12, 20, 10, 11])
		22: Unit	constructor(emit, [21], 2)
		23: Reg	constructor(writable_reg_to_reg, [20], 0)
		25: ValueRegs	constructor(value_reg, [23], 1)
		26: InstOutput	constructor(output, [25], 2)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
	]
	result = 15
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 478
		../../codegen/src/isa/aarch64/inst.isle line 2246
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option(Value)	extractor(ceil, 6)
		8: Value	match_some(7)
		9: Reg	constructor(put_in_reg, [8], 1)
		10: FpuRoundMode	make_variant(FpuRoundMode::Plus64, [])
		13: Option(InstOutput)	some(23)
		16: Type	const_prim(F64)
		17: WritableReg	constructor(temp_writable_reg, [16], 1)
		18: MInst	make_variant(MInst::FpuRound, [10, 17, 9])
		19: Unit	constructor(emit, [18], 2)
		20: Reg	constructor(writable_reg_to_reg, [17], 0)
		22: ValueRegs	constructor(value_reg, [20], 1)
		23: InstOutput	constructor(output, [22], 2)
	]
	constraints = [
		3:	some
		5:	const_prim(F64)
		7:	some
	]
	result = 13
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 475
		../../codegen/src/isa/aarch64/inst.isle line 2246
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option(Value)	extractor(ceil, 6)
		8: Value	match_some(7)
		9: Reg	constructor(put_in_reg, [8], 1)
		10: FpuRoundMode	make_variant(FpuRoundMode::Plus32, [])
		13: Option(InstOutput)	some(23)
		16: Type	const_prim(F64)
		17: WritableReg	constructor(temp_writable_reg, [16], 1)
		18: MInst	make_variant(MInst::FpuRound, [10, 17, 9])
		19: Unit	constructor(emit, [18], 2)
		20: Reg	constructor(writable_reg_to_reg, [17], 0)
		22: ValueRegs	constructor(value_reg, [20], 1)
		23: InstOutput	constructor(output, [22], 2)
	]
	constraints = [
		3:	some
		5:	const_prim(F32)
		7:	some
	]
	result = 13
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 472
		../../codegen/src/isa/aarch64/inst.isle line 2142
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option((u32, u32))	extractor(multi_lane, 5)
		7: Inst	match_tuple(4, 1)
		8: Option(Value)	extractor(ceil, 7)
		9: Value	match_some(8)
		10: Reg	constructor(put_in_reg, [9], 1)
		11: VectorSize	constructor(vector_size, [5], 2)
		12: VecMisc2	make_variant(VecMisc2::Frintp, [])
		15: Option(InstOutput)	some(26)
		19: Type	const_prim(I8X16)
		20: WritableReg	constructor(temp_writable_reg, [19], 1)
		21: MInst	make_variant(MInst::VecMisc, [12, 20, 10, 11])
		22: Unit	constructor(emit, [21], 2)
		23: Reg	constructor(writable_reg_to_reg, [20], 0)
		25: ValueRegs	constructor(value_reg, [23], 1)
		26: InstOutput	constructor(output, [25], 2)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
	]
	result = 15
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 467
		../../codegen/src/isa/aarch64/inst.isle line 1906
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option(Value)	extractor(fdemote, 6)
		8: Value	match_some(7)
		9: Reg	constructor(put_in_reg, [8], 1)
		10: FPUOp1	make_variant(FPUOp1::Cvt64To32, [])
		11: ScalarSize	make_variant(ScalarSize::Size64, [])
		14: Option(InstOutput)	some(25)
		18: Type	const_prim(F64)
		19: WritableReg	constructor(temp_writable_reg, [18], 1)
		20: MInst	make_variant(MInst::FpuRR, [10, 11, 19, 9])
		21: Unit	constructor(emit, [20], 2)
		22: Reg	constructor(writable_reg_to_reg, [19], 0)
		24: ValueRegs	constructor(value_reg, [22], 1)
		25: InstOutput	constructor(output, [24], 2)
	]
	constraints = [
		3:	some
		5:	const_prim(F32)
		7:	some
	]
	result = 14
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 462
		../../codegen/src/isa/aarch64/inst.isle line 1906
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option(Value)	extractor(fpromote, 6)
		8: Value	match_some(7)
		9: Reg	constructor(put_in_reg, [8], 1)
		10: FPUOp1	make_variant(FPUOp1::Cvt32To64, [])
		11: ScalarSize	make_variant(ScalarSize::Size32, [])
		14: Option(InstOutput)	some(25)
		18: Type	const_prim(F64)
		19: WritableReg	constructor(temp_writable_reg, [18], 1)
		20: MInst	make_variant(MInst::FpuRR, [10, 11, 19, 9])
		21: Unit	constructor(emit, [20], 2)
		22: Reg	constructor(writable_reg_to_reg, [19], 0)
		24: ValueRegs	constructor(value_reg, [22], 1)
		25: InstOutput	constructor(output, [24], 2)
	]
	constraints = [
		3:	some
		5:	const_prim(F64)
		7:	some
	]
	result = 14
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 457
		../../codegen/src/isa/aarch64/inst.isle line 1906
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(ty_scalar_float, 5)
		7: Inst	match_tuple(4, 1)
		8: Option(Value)	extractor(fabs, 7)
		9: Value	match_some(8)
		10: Reg	constructor(put_in_reg, [9], 1)
		11: Type	match_some(6)
		12: ScalarSize	constructor(scalar_size, [11], 2)
		13: FPUOp1	make_variant(FPUOp1::Abs, [])
		16: Option(InstOutput)	some(27)
		20: Type	const_prim(F64)
		21: WritableReg	constructor(temp_writable_reg, [20], 1)
		22: MInst	make_variant(MInst::FpuRR, [13, 12, 21, 10])
		23: Unit	constructor(emit, [22], 2)
		24: Reg	constructor(writable_reg_to_reg, [21], 0)
		26: ValueRegs	constructor(value_reg, [24], 1)
		27: InstOutput	constructor(output, [26], 2)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
	]
	result = 16
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 454
		../../codegen/src/isa/aarch64/inst.isle line 2142
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option((u32, u32))	extractor(multi_lane, 5)
		7: Inst	match_tuple(4, 1)
		8: Option(Value)	extractor(fabs, 7)
		9: Value	match_some(8)
		10: Reg	constructor(put_in_reg, [9], 1)
		11: VectorSize	constructor(vector_size, [5], 2)
		12: VecMisc2	make_variant(VecMisc2::Fabs, [])
		15: Option(InstOutput)	some(26)
		19: Type	const_prim(I8X16)
		20: WritableReg	constructor(temp_writable_reg, [19], 1)
		21: MInst	make_variant(MInst::VecMisc, [12, 20, 10, 11])
		22: Unit	constructor(emit, [21], 2)
		23: Reg	constructor(writable_reg_to_reg, [20], 0)
		25: ValueRegs	constructor(value_reg, [23], 1)
		26: InstOutput	constructor(output, [25], 2)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
	]
	result = 15
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 449
		../../codegen/src/isa/aarch64/inst.isle line 1906
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(ty_scalar_float, 5)
		7: Inst	match_tuple(4, 1)
		8: Option(Value)	extractor(fneg, 7)
		9: Value	match_some(8)
		10: Reg	constructor(put_in_reg, [9], 1)
		11: Type	match_some(6)
		12: ScalarSize	constructor(scalar_size, [11], 2)
		13: FPUOp1	make_variant(FPUOp1::Neg, [])
		16: Option(InstOutput)	some(27)
		20: Type	const_prim(F64)
		21: WritableReg	constructor(temp_writable_reg, [20], 1)
		22: MInst	make_variant(MInst::FpuRR, [13, 12, 21, 10])
		23: Unit	constructor(emit, [22], 2)
		24: Reg	constructor(writable_reg_to_reg, [21], 0)
		26: ValueRegs	constructor(value_reg, [24], 1)
		27: InstOutput	constructor(output, [26], 2)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
	]
	result = 16
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 446
		../../codegen/src/isa/aarch64/inst.isle line 2142
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option((u32, u32))	extractor(multi_lane, 5)
		7: Inst	match_tuple(4, 1)
		8: Option(Value)	extractor(fneg, 7)
		9: Value	match_some(8)
		10: Reg	constructor(put_in_reg, [9], 1)
		11: VectorSize	constructor(vector_size, [5], 2)
		12: VecMisc2	make_variant(VecMisc2::Fneg, [])
		15: Option(InstOutput)	some(26)
		19: Type	const_prim(I8X16)
		20: WritableReg	constructor(temp_writable_reg, [19], 1)
		21: MInst	make_variant(MInst::VecMisc, [12, 20, 10, 11])
		22: Unit	constructor(emit, [21], 2)
		23: Reg	constructor(writable_reg_to_reg, [20], 0)
		25: ValueRegs	constructor(value_reg, [23], 1)
		26: InstOutput	constructor(output, [25], 2)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
	]
	result = 15
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 441
		../../codegen/src/isa/aarch64/inst.isle line 1906
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(ty_scalar_float, 5)
		7: Inst	match_tuple(4, 1)
		8: Option(Value)	extractor(sqrt, 7)
		9: Value	match_some(8)
		10: Reg	constructor(put_in_reg, [9], 1)
		11: Type	match_some(6)
		12: ScalarSize	constructor(scalar_size, [11], 2)
		13: FPUOp1	make_variant(FPUOp1::Sqrt, [])
		16: Option(InstOutput)	some(27)
		20: Type	const_prim(F64)
		21: WritableReg	constructor(temp_writable_reg, [20], 1)
		22: MInst	make_variant(MInst::FpuRR, [13, 12, 21, 10])
		23: Unit	constructor(emit, [22], 2)
		24: Reg	constructor(writable_reg_to_reg, [21], 0)
		26: ValueRegs	constructor(value_reg, [24], 1)
		27: InstOutput	constructor(output, [26], 2)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
	]
	result = 16
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 438
		../../codegen/src/isa/aarch64/inst.isle line 2142
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option((u32, u32))	extractor(multi_lane, 5)
		7: Inst	match_tuple(4, 1)
		8: Option(Value)	extractor(sqrt, 7)
		9: Value	match_some(8)
		10: Reg	constructor(put_in_reg, [9], 1)
		11: VectorSize	constructor(vector_size, [5], 2)
		12: VecMisc2	make_variant(VecMisc2::Fsqrt, [])
		15: Option(InstOutput)	some(26)
		19: Type	const_prim(I8X16)
		20: WritableReg	constructor(temp_writable_reg, [19], 1)
		21: MInst	make_variant(MInst::VecMisc, [12, 20, 10, 11])
		22: Unit	constructor(emit, [21], 2)
		23: Reg	constructor(writable_reg_to_reg, [20], 0)
		25: ValueRegs	constructor(value_reg, [23], 1)
		26: InstOutput	constructor(output, [25], 2)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
	]
	result = 15
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 433
		../../codegen/src/isa/aarch64/inst.isle line 1941
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(ty_scalar_float, 5)
		7: Inst	match_tuple(4, 1)
		8: Option((Value, Value))	extractor(fmax, 7)
		9: (Value, Value)	match_some(8)
		10: Value	match_tuple(9, 0)
		11: Reg	constructor(put_in_reg, [10], 1)
		12: Value	match_tuple(9, 1)
		13: Reg	constructor(put_in_reg, [12], 2)
		14: Type	match_some(6)
		15: ScalarSize	constructor(scalar_size, [14], 3)
		16: FPUOp2	make_variant(FPUOp2::Max, [])
		19: Option(InstOutput)	some(31)
		24: Type	const_prim(F64)
		25: WritableReg	constructor(temp_writable_reg, [24], 1)
		26: MInst	make_variant(MInst::FpuRRR, [16, 15, 25, 11, 13])
		27: Unit	constructor(emit, [26], 2)
		28: Reg	constructor(writable_reg_to_reg, [25], 0)
		30: ValueRegs	constructor(value_reg, [28], 1)
		31: InstOutput	constructor(output, [30], 2)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
	]
	result = 19
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 430
		../../codegen/src/isa/aarch64/inst.isle line 1899
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option((u32, u32))	extractor(multi_lane, 5)
		7: Inst	match_tuple(4, 1)
		8: Option((Value, Value))	extractor(fmax, 7)
		9: (Value, Value)	match_some(8)
		10: Value	match_tuple(9, 0)
		11: Reg	constructor(put_in_reg, [10], 1)
		12: Value	match_tuple(9, 1)
		13: Reg	constructor(put_in_reg, [12], 2)
		14: VectorSize	constructor(vector_size, [5], 3)
		15: VecALUOp	make_variant(VecALUOp::Fmax, [])
		18: Option(InstOutput)	some(30)
		23: Type	const_prim(I8X16)
		24: WritableReg	constructor(temp_writable_reg, [23], 1)
		25: MInst	make_variant(MInst::VecRRR, [15, 24, 11, 13, 14])
		26: Unit	constructor(emit, [25], 2)
		27: Reg	constructor(writable_reg_to_reg, [24], 0)
		29: ValueRegs	constructor(value_reg, [27], 1)
		30: InstOutput	constructor(output, [29], 2)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
	]
	result = 18
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 425
		../../codegen/src/isa/aarch64/inst.isle line 1941
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(ty_scalar_float, 5)
		7: Inst	match_tuple(4, 1)
		8: Option((Value, Value))	extractor(fmin, 7)
		9: (Value, Value)	match_some(8)
		10: Value	match_tuple(9, 0)
		11: Reg	constructor(put_in_reg, [10], 1)
		12: Value	match_tuple(9, 1)
		13: Reg	constructor(put_in_reg, [12], 2)
		14: Type	match_some(6)
		15: ScalarSize	constructor(scalar_size, [14], 3)
		16: FPUOp2	make_variant(FPUOp2::Min, [])
		19: Option(InstOutput)	some(31)
		24: Type	const_prim(F64)
		25: WritableReg	constructor(temp_writable_reg, [24], 1)
		26: MInst	make_variant(MInst::FpuRRR, [16, 15, 25, 11, 13])
		27: Unit	constructor(emit, [26], 2)
		28: Reg	constructor(writable_reg_to_reg, [25], 0)
		30: ValueRegs	constructor(value_reg, [28], 1)
		31: InstOutput	constructor(output, [30], 2)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
	]
	result = 19
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 422
		../../codegen/src/isa/aarch64/inst.isle line 1899
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option((u32, u32))	extractor(multi_lane, 5)
		7: Inst	match_tuple(4, 1)
		8: Option((Value, Value))	extractor(fmin, 7)
		9: (Value, Value)	match_some(8)
		10: Value	match_tuple(9, 0)
		11: Reg	constructor(put_in_reg, [10], 1)
		12: Value	match_tuple(9, 1)
		13: Reg	constructor(put_in_reg, [12], 2)
		14: VectorSize	constructor(vector_size, [5], 3)
		15: VecALUOp	make_variant(VecALUOp::Fmin, [])
		18: Option(InstOutput)	some(30)
		23: Type	const_prim(I8X16)
		24: WritableReg	constructor(temp_writable_reg, [23], 1)
		25: MInst	make_variant(MInst::VecRRR, [15, 24, 11, 13, 14])
		26: Unit	constructor(emit, [25], 2)
		27: Reg	constructor(writable_reg_to_reg, [24], 0)
		29: ValueRegs	constructor(value_reg, [27], 1)
		30: InstOutput	constructor(output, [29], 2)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
	]
	result = 18
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 417
		../../codegen/src/isa/aarch64/inst.isle line 1941
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(ty_scalar_float, 5)
		7: Inst	match_tuple(4, 1)
		8: Option((Value, Value))	extractor(fdiv, 7)
		9: (Value, Value)	match_some(8)
		10: Value	match_tuple(9, 0)
		11: Reg	constructor(put_in_reg, [10], 1)
		12: Value	match_tuple(9, 1)
		13: Reg	constructor(put_in_reg, [12], 2)
		14: Type	match_some(6)
		15: ScalarSize	constructor(scalar_size, [14], 3)
		16: FPUOp2	make_variant(FPUOp2::Div, [])
		19: Option(InstOutput)	some(31)
		24: Type	const_prim(F64)
		25: WritableReg	constructor(temp_writable_reg, [24], 1)
		26: MInst	make_variant(MInst::FpuRRR, [16, 15, 25, 11, 13])
		27: Unit	constructor(emit, [26], 2)
		28: Reg	constructor(writable_reg_to_reg, [25], 0)
		30: ValueRegs	constructor(value_reg, [28], 1)
		31: InstOutput	constructor(output, [30], 2)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
	]
	result = 19
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 414
		../../codegen/src/isa/aarch64/inst.isle line 1899
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option((u32, u32))	extractor(multi_lane, 5)
		7: Inst	match_tuple(4, 1)
		8: Option((Value, Value))	extractor(fdiv, 7)
		9: (Value, Value)	match_some(8)
		10: Value	match_tuple(9, 0)
		11: Reg	constructor(put_in_reg, [10], 1)
		12: Value	match_tuple(9, 1)
		13: Reg	constructor(put_in_reg, [12], 2)
		14: VectorSize	constructor(vector_size, [5], 3)
		15: VecALUOp	make_variant(VecALUOp::Fdiv, [])
		18: Option(InstOutput)	some(30)
		23: Type	const_prim(I8X16)
		24: WritableReg	constructor(temp_writable_reg, [23], 1)
		25: MInst	make_variant(MInst::VecRRR, [15, 24, 11, 13, 14])
		26: Unit	constructor(emit, [25], 2)
		27: Reg	constructor(writable_reg_to_reg, [24], 0)
		29: ValueRegs	constructor(value_reg, [27], 1)
		30: InstOutput	constructor(output, [29], 2)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
	]
	result = 18
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 409
		../../codegen/src/isa/aarch64/inst.isle line 1941
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(ty_scalar_float, 5)
		7: Inst	match_tuple(4, 1)
		8: Option((Value, Value))	extractor(fmul, 7)
		9: (Value, Value)	match_some(8)
		10: Value	match_tuple(9, 0)
		11: Reg	constructor(put_in_reg, [10], 1)
		12: Value	match_tuple(9, 1)
		13: Reg	constructor(put_in_reg, [12], 2)
		14: Type	match_some(6)
		15: ScalarSize	constructor(scalar_size, [14], 3)
		16: FPUOp2	make_variant(FPUOp2::Mul, [])
		19: Option(InstOutput)	some(31)
		24: Type	const_prim(F64)
		25: WritableReg	constructor(temp_writable_reg, [24], 1)
		26: MInst	make_variant(MInst::FpuRRR, [16, 15, 25, 11, 13])
		27: Unit	constructor(emit, [26], 2)
		28: Reg	constructor(writable_reg_to_reg, [25], 0)
		30: ValueRegs	constructor(value_reg, [28], 1)
		31: InstOutput	constructor(output, [30], 2)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
	]
	result = 19
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 406
		../../codegen/src/isa/aarch64/inst.isle line 1899
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option((u32, u32))	extractor(multi_lane, 5)
		7: Inst	match_tuple(4, 1)
		8: Option((Value, Value))	extractor(fmul, 7)
		9: (Value, Value)	match_some(8)
		10: Value	match_tuple(9, 0)
		11: Reg	constructor(put_in_reg, [10], 1)
		12: Value	match_tuple(9, 1)
		13: Reg	constructor(put_in_reg, [12], 2)
		14: VectorSize	constructor(vector_size, [5], 3)
		15: VecALUOp	make_variant(VecALUOp::Fmul, [])
		18: Option(InstOutput)	some(30)
		23: Type	const_prim(I8X16)
		24: WritableReg	constructor(temp_writable_reg, [23], 1)
		25: MInst	make_variant(MInst::VecRRR, [15, 24, 11, 13, 14])
		26: Unit	constructor(emit, [25], 2)
		27: Reg	constructor(writable_reg_to_reg, [24], 0)
		29: ValueRegs	constructor(value_reg, [27], 1)
		30: InstOutput	constructor(output, [29], 2)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
	]
	result = 18
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 401
		../../codegen/src/isa/aarch64/inst.isle line 1941
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(ty_scalar_float, 5)
		7: Inst	match_tuple(4, 1)
		8: Option((Value, Value))	extractor(fsub, 7)
		9: (Value, Value)	match_some(8)
		10: Value	match_tuple(9, 0)
		11: Reg	constructor(put_in_reg, [10], 1)
		12: Value	match_tuple(9, 1)
		13: Reg	constructor(put_in_reg, [12], 2)
		14: Type	match_some(6)
		15: ScalarSize	constructor(scalar_size, [14], 3)
		16: FPUOp2	make_variant(FPUOp2::Sub, [])
		19: Option(InstOutput)	some(31)
		24: Type	const_prim(F64)
		25: WritableReg	constructor(temp_writable_reg, [24], 1)
		26: MInst	make_variant(MInst::FpuRRR, [16, 15, 25, 11, 13])
		27: Unit	constructor(emit, [26], 2)
		28: Reg	constructor(writable_reg_to_reg, [25], 0)
		30: ValueRegs	constructor(value_reg, [28], 1)
		31: InstOutput	constructor(output, [30], 2)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
	]
	result = 19
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 398
		../../codegen/src/isa/aarch64/inst.isle line 1899
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option((u32, u32))	extractor(multi_lane, 5)
		7: Inst	match_tuple(4, 1)
		8: Option((Value, Value))	extractor(fsub, 7)
		9: (Value, Value)	match_some(8)
		10: Value	match_tuple(9, 0)
		11: Reg	constructor(put_in_reg, [10], 1)
		12: Value	match_tuple(9, 1)
		13: Reg	constructor(put_in_reg, [12], 2)
		14: VectorSize	constructor(vector_size, [5], 3)
		15: VecALUOp	make_variant(VecALUOp::Fsub, [])
		18: Option(InstOutput)	some(30)
		23: Type	const_prim(I8X16)
		24: WritableReg	constructor(temp_writable_reg, [23], 1)
		25: MInst	make_variant(MInst::VecRRR, [15, 24, 11, 13, 14])
		26: Unit	constructor(emit, [25], 2)
		27: Reg	constructor(writable_reg_to_reg, [24], 0)
		29: ValueRegs	constructor(value_reg, [27], 1)
		30: InstOutput	constructor(output, [29], 2)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
	]
	result = 18
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 393
		../../codegen/src/isa/aarch64/inst.isle line 1941
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Inst	match_tuple(4, 1)
		6: Option((Value, Value))	extractor(fadd, 5)
		7: Type	match_tuple(4, 0)
		8: Option(Type)	extractor(ty_scalar_float, 7)
		9: (Value, Value)	match_some(6)
		10: Value	match_tuple(9, 0)
		11: Reg	constructor(put_in_reg, [10], 1)
		12: Value	match_tuple(9, 1)
		13: Reg	constructor(put_in_reg, [12], 2)
		14: Type	match_some(8)
		15: ScalarSize	constructor(scalar_size, [14], 3)
		16: FPUOp2	make_variant(FPUOp2::Add, [])
		19: Option(InstOutput)	some(31)
		24: Type	const_prim(F64)
		25: WritableReg	constructor(temp_writable_reg, [24], 1)
		26: MInst	make_variant(MInst::FpuRRR, [16, 15, 25, 11, 13])
		27: Unit	constructor(emit, [26], 2)
		28: Reg	constructor(writable_reg_to_reg, [25], 0)
		30: ValueRegs	constructor(value_reg, [28], 1)
		31: InstOutput	constructor(output, [30], 2)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
	]
	result = 19
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 390
		../../codegen/src/isa/aarch64/inst.isle line 1899
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option((u32, u32))	extractor(multi_lane, 5)
		7: Inst	match_tuple(4, 1)
		8: Option((Value, Value))	extractor(fadd, 7)
		9: (Value, Value)	match_some(8)
		10: Value	match_tuple(9, 0)
		11: Reg	constructor(put_in_reg, [10], 1)
		12: Value	match_tuple(9, 1)
		13: Reg	constructor(put_in_reg, [12], 2)
		14: VectorSize	constructor(vector_size, [5], 3)
		15: VecALUOp	make_variant(VecALUOp::Fadd, [])
		18: Option(InstOutput)	some(30)
		23: Type	const_prim(I8X16)
		24: WritableReg	constructor(temp_writable_reg, [23], 1)
		25: MInst	make_variant(MInst::VecRRR, [15, 24, 11, 13, 14])
		26: Unit	constructor(emit, [25], 2)
		27: Reg	constructor(writable_reg_to_reg, [24], 0)
		29: ValueRegs	constructor(value_reg, [27], 1)
		30: InstOutput	constructor(output, [29], 2)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
	]
	result = 18
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 385
		../../codegen/src/isa/aarch64/inst.isle line 1899
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option((u32, u32))	extractor(multi_lane, 5)
		7: Inst	match_tuple(4, 1)
		8: Option((Value, Value))	extractor(sqmul_round_sat, 7)
		9: (Value, Value)	match_some(8)
		10: Value	match_tuple(9, 0)
		11: Reg	constructor(put_in_reg, [10], 1)
		12: Value	match_tuple(9, 1)
		13: Reg	constructor(put_in_reg, [12], 2)
		14: VectorSize	constructor(vector_size, [5], 3)
		15: VecALUOp	make_variant(VecALUOp::Sqrdmulh, [])
		18: Option(InstOutput)	some(30)
		23: Type	const_prim(I8X16)
		24: WritableReg	constructor(temp_writable_reg, [23], 1)
		25: MInst	make_variant(MInst::VecRRR, [15, 24, 11, 13, 14])
		26: Unit	constructor(emit, [25], 2)
		27: Reg	constructor(writable_reg_to_reg, [24], 0)
		29: ValueRegs	constructor(value_reg, [27], 1)
		30: InstOutput	constructor(output, [29], 2)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
	]
	result = 18
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 380
		../../codegen/src/isa/aarch64/inst.isle line 1899
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Inst	match_tuple(4, 1)
		6: Option((Value, Value))	extractor(avg_round, 5)
		7: Type	match_tuple(4, 0)
		8: Option(Type)	extractor(lane_fits_in_32, 7)
		9: (Value, Value)	match_some(6)
		10: Value	match_tuple(9, 0)
		11: Reg	constructor(put_in_reg, [10], 1)
		12: Value	match_tuple(9, 1)
		13: Reg	constructor(put_in_reg, [12], 2)
		14: Type	match_some(8)
		15: VectorSize	constructor(vector_size, [14], 3)
		16: VecALUOp	make_variant(VecALUOp::Urhadd, [])
		19: Option(InstOutput)	some(31)
		24: Type	const_prim(I8X16)
		25: WritableReg	constructor(temp_writable_reg, [24], 1)
		26: MInst	make_variant(MInst::VecRRR, [16, 25, 11, 13, 15])
		27: Unit	constructor(emit, [26], 2)
		28: Reg	constructor(writable_reg_to_reg, [25], 0)
		30: ValueRegs	constructor(value_reg, [28], 1)
		31: InstOutput	constructor(output, [30], 2)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
	]
	result = 19
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 371
		../../codegen/src/isa/aarch64/inst.isle line 2708
		../../codegen/src/isa/aarch64/inst.isle line 2719
		../../codegen/src/isa/aarch64/inst.isle line 2750
		../../codegen/src/isa/aarch64/inst.isle line 2750
		../../codegen/src/isa/aarch64/inst.isle line 2440
		../../codegen/src/isa/aarch64/inst.isle line 2440
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 1899
		../../codegen/src/isa/aarch64/inst.isle line 1899
		../../codegen/src/isa/aarch64/inst.isle line 1968
		../../codegen/src/isa/aarch64/inst.isle line 1968
		../../codegen/src/isa/aarch64/inst.isle line 1899
		../../codegen/src/isa/aarch64/inst.isle line 1899
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option((Value, Value))	extractor(avg_round, 6)
		8: u64	const_int(1, u64)
		9: VectorSize	make_variant(VectorSize::Size64x2, [])
		10: Reg	constructor(splat_const, [8, 9], 1)
		11: (Value, Value)	match_some(7)
		12: Value	match_tuple(11, 0)
		13: Reg	constructor(put_in_reg, [12], 2)
		14: Value	match_tuple(11, 1)
		15: Reg	constructor(put_in_reg, [14], 3)
		18: Reg	constructor(put_in_reg, [12], 6)
		19: u8	const_int(1, u8)
		21: Reg	constructor(put_in_reg, [14], 8)
		26: Option(InstOutput)	some(59)
		30: VecALUOp	make_variant(VecALUOp::Orr, [])
		35: VecALUOp	make_variant(VecALUOp::And, [])
		40: VecShiftImmOp	make_variant(VecShiftImmOp::Ushr, [])
		45: VecShiftImmOp	make_variant(VecShiftImmOp::Ushr, [])
		50: VecALUOp	make_variant(VecALUOp::Add, [])
		55: VecALUOp	make_variant(VecALUOp::Add, [])
		58: ValueRegs	constructor(value_reg, [113], 1)
		59: InstOutput	constructor(output, [58], 2)
		64: Type	const_prim(I8X16)
		65: WritableReg	constructor(temp_writable_reg, [64], 1)
		66: MInst	make_variant(MInst::VecRRR, [30, 65, 13, 15, 9])
		67: Unit	constructor(emit, [66], 2)
		68: Reg	constructor(writable_reg_to_reg, [65], 0)
		73: Type	const_prim(I8X16)
		74: WritableReg	constructor(temp_writable_reg, [73], 1)
		75: MInst	make_variant(MInst::VecRRR, [35, 74, 68, 10, 9])
		76: Unit	constructor(emit, [75], 2)
		77: Reg	constructor(writable_reg_to_reg, [74], 0)
		82: Type	const_prim(I8X16)
		83: WritableReg	constructor(temp_writable_reg, [82], 1)
		84: MInst	make_variant(MInst::VecShiftImm, [40, 83, 18, 9, 19])
		85: Unit	constructor(emit, [84], 2)
		86: Reg	constructor(writable_reg_to_reg, [83], 0)
		91: Type	const_prim(I8X16)
		92: WritableReg	constructor(temp_writable_reg, [91], 1)
		93: MInst	make_variant(MInst::VecShiftImm, [45, 92, 21, 9, 19])
		94: Unit	constructor(emit, [93], 2)
		95: Reg	constructor(writable_reg_to_reg, [92], 0)
		100: Type	const_prim(I8X16)
		101: WritableReg	constructor(temp_writable_reg, [100], 1)
		102: MInst	make_variant(MInst::VecRRR, [50, 101, 86, 95, 9])
		103: Unit	constructor(emit, [102], 2)
		104: Reg	constructor(writable_reg_to_reg, [101], 0)
		109: Type	const_prim(I8X16)
		110: WritableReg	constructor(temp_writable_reg, [109], 1)
		111: MInst	make_variant(MInst::VecRRR, [55, 110, 77, 104, 9])
		112: Unit	constructor(emit, [111], 2)
		113: Reg	constructor(writable_reg_to_reg, [110], 0)
	]
	constraints = [
		3:	some
		5:	const_prim(I64X2)
		7:	some
	]
	result = 26
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 358
		../../codegen/src/isa/aarch64/inst.isle line 2660
		../../codegen/src/isa/aarch64/inst.isle line 2723
		../../codegen/src/isa/aarch64/inst.isle line 2723
		../../codegen/src/isa/aarch64/inst.isle line 2089
		../../codegen/src/isa/aarch64/inst.isle line 2134
		../../codegen/src/isa/aarch64/inst.isle line 1885
		../../codegen/src/isa/aarch64/inst.isle line 1892
		../../codegen/src/isa/aarch64/inst.isle line 1892
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option(Value)	extractor(iabs, 6)
		8: Value	match_some(7)
		9: ValueRegs	constructor(put_in_regs, [8], 1)
		10: usize	const_int(0, usize)
		11: Reg	constructor(value_regs_get, [9, 10], 2)
		12: usize	const_int(1, usize)
		13: Reg	constructor(value_regs_get, [9, 12], 3)
		14: u8	const_int(63, u8)
		15: ImmShift	constructor(imm_shift_from_u8, [14], 4)
		16: Type	const_prim(I64)
		22: ValueRegs	constructor(with_flags, [49, 59], 10)
		23: InstOutput	constructor(output, [22], 11)
		24: Option(InstOutput)	some(23)
		28: ALUOp	make_variant(ALUOp::Asr, [])
		33: ALUOp	make_variant(ALUOp::Eor, [])
		38: ALUOp	make_variant(ALUOp::Eor, [])
		43: Type	const_prim(I64)
		44: WritableReg	constructor(temp_writable_reg, [43], 1)
		45: OperandSize	constructor(operand_size, [16], 2)
		46: ALUOp	make_variant(ALUOp::SubS, [])
		47: MInst	make_variant(MInst::AluRRR, [46, 45, 44, 89, 69])
		48: Reg	constructor(writable_reg_to_reg, [44], 0)
		49: ProducesFlags	make_variant(ProducesFlags::ProducesFlagsReturnsResultWithConsumer, [47, 48])
		53: Type	const_prim(I64)
		54: WritableReg	constructor(temp_writable_reg, [53], 1)
		55: OperandSize	constructor(operand_size, [16], 2)
		56: ALUOp	make_variant(ALUOp::Sbc, [])
		57: MInst	make_variant(MInst::AluRRR, [56, 55, 54, 79, 69])
		58: Reg	constructor(writable_reg_to_reg, [54], 0)
		59: ConsumesFlags	make_variant(ConsumesFlags::ConsumesFlagsReturnsResultWithProducer, [57, 58])
		64: Type	const_prim(I64)
		65: WritableReg	constructor(temp_writable_reg, [64], 1)
		66: OperandSize	constructor(operand_size, [16], 2)
		67: MInst	make_variant(MInst::AluRRImmShift, [28, 66, 65, 13, 15])
		68: Unit	constructor(emit, [67], 3)
		69: Reg	constructor(writable_reg_to_reg, [65], 0)
		74: Type	const_prim(I64)
		75: WritableReg	constructor(temp_writable_reg, [74], 1)
		76: OperandSize	constructor(operand_size, [16], 2)
		77: MInst	make_variant(MInst::AluRRR, [33, 76, 75, 13, 69])
		78: Unit	constructor(emit, [77], 3)
		79: Reg	constructor(writable_reg_to_reg, [75], 0)
		84: Type	const_prim(I64)
		85: WritableReg	constructor(temp_writable_reg, [84], 1)
		86: OperandSize	constructor(operand_size, [16], 2)
		87: MInst	make_variant(MInst::AluRRR, [38, 86, 85, 11, 69])
		88: Unit	constructor(emit, [87], 3)
		89: Reg	constructor(writable_reg_to_reg, [85], 0)
	]
	constraints = [
		3:	some
		5:	const_prim(I128)
		7:	some
	]
	result = 24
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 348
		../../codegen/src/isa/aarch64/inst.isle line 2601
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 2117
		../../codegen/src/isa/aarch64/inst.isle line 2400
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Inst	match_tuple(4, 1)
		6: Option(Value)	extractor(iabs, 5)
		7: Type	match_tuple(4, 0)
		8: Option(Type)	extractor(fits_in_32, 7)
		9: Value	match_some(6)
		10: Reg	constructor(put_in_reg_sext32, [9], 1)
		11: OperandSize	make_variant(OperandSize::Size32, [])
		14: Option(InstOutput)	some(27)
		17: u8	const_int(0, u8)
		18: Imm12	constructor(u8_into_imm12, [17], 1)
		20: Cond	make_variant(Cond::Gt, [])
		22: ValueRegs	constructor(with_flags, [34, 42], 4)
		23: usize	const_int(0, usize)
		24: Reg	constructor(value_regs_get, [22, 23], 5)
		26: ValueRegs	constructor(value_reg, [24], 1)
		27: InstOutput	constructor(output, [26], 2)
		31: WritableReg	constructor(writable_zero_reg, [], 1)
		32: ALUOp	make_variant(ALUOp::SubS, [])
		33: MInst	make_variant(MInst::AluRRImm12, [32, 11, 31, 10, 18])
		34: ProducesFlags	make_variant(ProducesFlags::ProducesFlagsSideEffect, [33])
		38: Type	const_prim(I64)
		39: WritableReg	constructor(temp_writable_reg, [38], 1)
		40: MInst	make_variant(MInst::CSNeg, [39, 20, 10, 10])
		41: Reg	constructor(writable_reg_to_reg, [39], 0)
		42: ConsumesFlags	make_variant(ConsumesFlags::ConsumesFlagsReturnsReg, [40, 41])
	]
	constraints = [
		3:	some
		6:	some
		8:	some
	]
	result = 14
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 345
		../../codegen/src/isa/aarch64/inst.isle line 2601
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 2117
		../../codegen/src/isa/aarch64/inst.isle line 2400
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option(Value)	extractor(iabs, 6)
		8: Value	match_some(7)
		9: Reg	constructor(put_in_reg, [8], 1)
		10: OperandSize	make_variant(OperandSize::Size64, [])
		13: Option(InstOutput)	some(26)
		16: u8	const_int(0, u8)
		17: Imm12	constructor(u8_into_imm12, [16], 1)
		19: Cond	make_variant(Cond::Gt, [])
		21: ValueRegs	constructor(with_flags, [33, 41], 4)
		22: usize	const_int(0, usize)
		23: Reg	constructor(value_regs_get, [21, 22], 5)
		25: ValueRegs	constructor(value_reg, [23], 1)
		26: InstOutput	constructor(output, [25], 2)
		30: WritableReg	constructor(writable_zero_reg, [], 1)
		31: ALUOp	make_variant(ALUOp::SubS, [])
		32: MInst	make_variant(MInst::AluRRImm12, [31, 10, 30, 9, 17])
		33: ProducesFlags	make_variant(ProducesFlags::ProducesFlagsSideEffect, [32])
		37: Type	const_prim(I64)
		38: WritableReg	constructor(temp_writable_reg, [37], 1)
		39: MInst	make_variant(MInst::CSNeg, [38, 19, 9, 9])
		40: Reg	constructor(writable_reg_to_reg, [38], 0)
		41: ConsumesFlags	make_variant(ConsumesFlags::ConsumesFlagsReturnsReg, [39, 40])
	]
	constraints = [
		3:	some
		5:	const_prim(I64)
		7:	some
	]
	result = 13
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 342
		../../codegen/src/isa/aarch64/inst.isle line 2596
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 2142
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option((u32, u32))	extractor(multi_lane, 5)
		7: Inst	match_tuple(4, 1)
		8: Option(Value)	extractor(iabs, 7)
		9: Value	match_some(8)
		10: Reg	constructor(put_in_reg, [9], 1)
		11: VectorSize	constructor(vector_size, [5], 2)
		14: Option(InstOutput)	some(21)
		17: VecMisc2	make_variant(VecMisc2::Abs, [])
		20: ValueRegs	constructor(value_reg, [29], 1)
		21: InstOutput	constructor(output, [20], 2)
		25: Type	const_prim(I8X16)
		26: WritableReg	constructor(temp_writable_reg, [25], 1)
		27: MInst	make_variant(MInst::VecMisc, [17, 26, 10, 11])
		28: Unit	constructor(emit, [27], 2)
		29: Reg	constructor(writable_reg_to_reg, [26], 0)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
	]
	result = 14
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 337
		../../codegen/src/isa/aarch64/inst.isle line 2588
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 1899
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Inst	match_tuple(4, 1)
		6: Option((Value, Value))	extractor(iadd_pairwise, 5)
		7: (Value, Value)	match_some(6)
		8: Value	match_tuple(7, 0)
		9: Reg	constructor(put_in_reg, [8], 1)
		10: Value	match_tuple(7, 1)
		11: Reg	constructor(put_in_reg, [10], 2)
		12: Type	match_tuple(4, 0)
		13: VectorSize	constructor(vector_size, [12], 3)
		16: Option(InstOutput)	some(24)
		20: VecALUOp	make_variant(VecALUOp::Addp, [])
		23: ValueRegs	constructor(value_reg, [33], 1)
		24: InstOutput	constructor(output, [23], 2)
		29: Type	const_prim(I8X16)
		30: WritableReg	constructor(temp_writable_reg, [29], 1)
		31: MInst	make_variant(MInst::VecRRR, [20, 30, 9, 11, 13])
		32: Unit	constructor(emit, [31], 2)
		33: Reg	constructor(writable_reg_to_reg, [30], 0)
	]
	constraints = [
		3:	some
		6:	some
	]
	result = 16
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 334
		../../codegen/src/isa/aarch64/inst.isle line 2625
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 2187
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option((Value, Value))	extractor(iadd_pairwise, 6)
		8: (Value, Value)	match_some(7)
		9: Value	match_tuple(8, 0)
		10: Option(Inst)	extractor(def_inst, 9)
		11: Value	match_tuple(8, 1)
		12: Option(Inst)	extractor(def_inst, 11)
		13: Inst	match_some(10)
		14: Option(Value)	extractor(uwiden_low, 13)
		15: Inst	match_some(12)
		16: Option(Value)	extractor(uwiden_high, 15)
		17: Value	match_some(14)
		18: Value	match_some(16)
		19: Reg	constructor(put_in_reg, [17], 1)
		22: Option(InstOutput)	some(28)
		24: VecRRPairLongOp	make_variant(VecRRPairLongOp::Uaddlp16, [])
		27: ValueRegs	constructor(value_reg, [35], 1)
		28: InstOutput	constructor(output, [27], 2)
		31: Type	const_prim(I8X16)
		32: WritableReg	constructor(temp_writable_reg, [31], 1)
		33: MInst	make_variant(MInst::VecRRPairLong, [24, 32, 19])
		34: Unit	constructor(emit, [33], 2)
		35: Reg	constructor(writable_reg_to_reg, [32], 0)
	]
	constraints = [
		3:	some
		5:	const_prim(I32X4)
		7:	some
		10:	some
		12:	some
		14:	some
		16:	some
	]
	equals = [
		18 == 17
	]
	result = 22
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 330
		../../codegen/src/isa/aarch64/inst.isle line 2622
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 2187
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option((Value, Value))	extractor(iadd_pairwise, 6)
		8: (Value, Value)	match_some(7)
		9: Value	match_tuple(8, 0)
		10: Option(Inst)	extractor(def_inst, 9)
		11: Value	match_tuple(8, 1)
		12: Option(Inst)	extractor(def_inst, 11)
		13: Inst	match_some(10)
		14: Option(Value)	extractor(uwiden_low, 13)
		15: Inst	match_some(12)
		16: Option(Value)	extractor(uwiden_high, 15)
		17: Value	match_some(14)
		18: Value	match_some(16)
		19: Reg	constructor(put_in_reg, [17], 1)
		22: Option(InstOutput)	some(28)
		24: VecRRPairLongOp	make_variant(VecRRPairLongOp::Uaddlp8, [])
		27: ValueRegs	constructor(value_reg, [35], 1)
		28: InstOutput	constructor(output, [27], 2)
		31: Type	const_prim(I8X16)
		32: WritableReg	constructor(temp_writable_reg, [31], 1)
		33: MInst	make_variant(MInst::VecRRPairLong, [24, 32, 19])
		34: Unit	constructor(emit, [33], 2)
		35: Reg	constructor(writable_reg_to_reg, [32], 0)
	]
	constraints = [
		3:	some
		5:	const_prim(I16X8)
		7:	some
		10:	some
		12:	some
		14:	some
		16:	some
	]
	equals = [
		18 == 17
	]
	result = 22
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 326
		../../codegen/src/isa/aarch64/inst.isle line 2619
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 2187
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option((Value, Value))	extractor(iadd_pairwise, 6)
		8: (Value, Value)	match_some(7)
		9: Value	match_tuple(8, 0)
		10: Option(Inst)	extractor(def_inst, 9)
		11: Inst	match_some(10)
		12: Option(Value)	extractor(swiden_low, 11)
		13: Value	match_tuple(8, 1)
		14: Option(Inst)	extractor(def_inst, 13)
		15: Inst	match_some(14)
		16: Option(Value)	extractor(swiden_high, 15)
		17: Value	match_some(12)
		18: Value	match_some(16)
		19: Reg	constructor(put_in_reg, [17], 1)
		22: Option(InstOutput)	some(28)
		24: VecRRPairLongOp	make_variant(VecRRPairLongOp::Saddlp16, [])
		27: ValueRegs	constructor(value_reg, [35], 1)
		28: InstOutput	constructor(output, [27], 2)
		31: Type	const_prim(I8X16)
		32: WritableReg	constructor(temp_writable_reg, [31], 1)
		33: MInst	make_variant(MInst::VecRRPairLong, [24, 32, 19])
		34: Unit	constructor(emit, [33], 2)
		35: Reg	constructor(writable_reg_to_reg, [32], 0)
	]
	constraints = [
		3:	some
		5:	const_prim(I32X4)
		7:	some
		10:	some
		12:	some
		14:	some
		16:	some
	]
	equals = [
		18 == 17
	]
	result = 22
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 322
		../../codegen/src/isa/aarch64/inst.isle line 2616
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 2187
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option((Value, Value))	extractor(iadd_pairwise, 6)
		8: (Value, Value)	match_some(7)
		9: Value	match_tuple(8, 0)
		10: Option(Inst)	extractor(def_inst, 9)
		11: Inst	match_some(10)
		12: Option(Value)	extractor(swiden_low, 11)
		13: Value	match_tuple(8, 1)
		14: Option(Inst)	extractor(def_inst, 13)
		15: Inst	match_some(14)
		16: Option(Value)	extractor(swiden_high, 15)
		17: Value	match_some(12)
		18: Value	match_some(16)
		19: Reg	constructor(put_in_reg, [17], 1)
		22: Option(InstOutput)	some(28)
		24: VecRRPairLongOp	make_variant(VecRRPairLongOp::Saddlp8, [])
		27: ValueRegs	constructor(value_reg, [35], 1)
		28: InstOutput	constructor(output, [27], 2)
		31: Type	const_prim(I8X16)
		32: WritableReg	constructor(temp_writable_reg, [31], 1)
		33: MInst	make_variant(MInst::VecRRPairLong, [24, 32, 19])
		34: Unit	constructor(emit, [33], 2)
		35: Reg	constructor(writable_reg_to_reg, [32], 0)
	]
	constraints = [
		3:	some
		5:	const_prim(I16X8)
		7:	some
		10:	some
		12:	some
		14:	some
		16:	some
	]
	equals = [
		18 == 17
	]
	result = 22
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 315
		../../codegen/src/isa/aarch64/inst.isle line 2098
	]
	bindings = [
		0: Inst	argument(0)
		3: Option(Value)	extractor(vany_true, 0)
		4: Value	match_some(3)
		5: Reg	constructor(put_in_reg, [4], 1)
		6: Type	extractor(value_type, 4)
		7: ProducesFlags	constructor(vanytrue, [5, 6], 2)
		8: Cond	make_variant(Cond::Ne, [])
		10: ValueRegs	constructor(with_flags, [7, 18], 4)
		11: InstOutput	constructor(output, [10], 5)
		12: Option(InstOutput)	some(11)
		14: Type	const_prim(I64)
		15: WritableReg	constructor(temp_writable_reg, [14], 1)
		16: MInst	make_variant(MInst::CSet, [15, 8])
		17: Reg	constructor(writable_reg_to_reg, [15], 0)
		18: ConsumesFlags	make_variant(ConsumesFlags::ConsumesFlagsReturnsReg, [16, 17])
	]
	constraints = [
		3:	some
	]
	result = 12
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 306
		../../codegen/src/isa/aarch64/inst.isle line 1961
		../../codegen/src/isa/aarch64/inst.isle line 2292
		../../codegen/src/isa/aarch64/inst.isle line 2117
		../../codegen/src/isa/aarch64/inst.isle line 2098
	]
	bindings = [
		0: Inst	argument(0)
		3: Option(Value)	extractor(vall_true, 0)
		4: Value	match_some(3)
		5: Type	extractor(value_type, 4)
		6: Option(Type)	extractor(lane_fits_in_32, 5)
		7: Type	match_some(6)
		8: Option(Type)	constructor(not_vec32x2, [7], 0)
		9: Reg	constructor(put_in_reg, [4], 1)
		10: VectorSize	constructor(vector_size, [7], 2)
		11: VecLanesOp	make_variant(VecLanesOp::Uminv, [])
		13: u8	const_int(0, u8)
		14: ScalarSize	make_variant(ScalarSize::Size64, [])
		16: Imm12	constructor(u8_into_imm12, [13], 5)
		17: OperandSize	make_variant(OperandSize::Size64, [])
		19: Cond	make_variant(Cond::Ne, [])
		21: ValueRegs	constructor(with_flags, [46, 52], 8)
		22: InstOutput	constructor(output, [21], 9)
		23: Option(InstOutput)	some(22)
		27: Type	const_prim(I8X16)
		28: WritableReg	constructor(temp_writable_reg, [27], 1)
		29: MInst	make_variant(MInst::VecLanes, [11, 28, 9, 10])
		30: Unit	constructor(emit, [29], 2)
		31: Reg	constructor(writable_reg_to_reg, [28], 0)
		35: Type	const_prim(I64)
		36: WritableReg	constructor(temp_writable_reg, [35], 1)
		37: MInst	make_variant(MInst::MovFromVec, [36, 31, 13, 14])
		38: Unit	constructor(emit, [37], 2)
		39: Reg	constructor(writable_reg_to_reg, [36], 0)
		43: WritableReg	constructor(writable_zero_reg, [], 1)
		44: ALUOp	make_variant(ALUOp::SubS, [])
		45: MInst	make_variant(MInst::AluRRImm12, [44, 17, 43, 39, 16])
		46: ProducesFlags	make_variant(ProducesFlags::ProducesFlagsSideEffect, [45])
		48: Type	const_prim(I64)
		49: WritableReg	constructor(temp_writable_reg, [48], 1)
		50: MInst	make_variant(MInst::CSet, [49, 19])
		51: Reg	constructor(writable_reg_to_reg, [49], 0)
		52: ConsumesFlags	make_variant(ConsumesFlags::ConsumesFlagsReturnsReg, [50, 51])
	]
	constraints = [
		3:	some
		6:	some
		8:	some
	]
	result = 23
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 289
		../../codegen/src/isa/aarch64/inst.isle line 2292
		../../codegen/src/isa/aarch64/inst.isle line 2011
		../../codegen/src/isa/aarch64/inst.isle line 2415
	]
	bindings = [
		0: Inst	argument(0)
		3: Option(Value)	extractor(vall_true, 0)
		4: Value	match_some(3)
		5: Type	extractor(value_type, 4)
		6: Option((u32, u32))	extractor(multi_lane, 5)
		7: (u32, u32)	match_some(6)
		8: u32	match_tuple(7, 0)
		9: u32	match_tuple(7, 1)
		10: Reg	constructor(put_in_reg, [4], 1)
		11: u8	const_int(0, u8)
		12: ScalarSize	make_variant(ScalarSize::Size64, [])
		14: Reg	constructor(zero_reg, [], 3)
		15: OperandSize	make_variant(OperandSize::Size64, [])
		16: u64	const_int(32, u64)
		18: UImm5	constructor(u8_into_uimm5, [11], 5)
		19: bool	const_prim(false)
		20: bool	const_prim(true)
		21: NZCV	constructor(nzcv, [19, 20, 19, 19], 6)
		22: OperandSize	make_variant(OperandSize::Size32, [])
		23: Cond	make_variant(Cond::Ne, [])
		25: ValueRegs	constructor(with_flags, [46, 58], 8)
		26: InstOutput	constructor(output, [25], 9)
		27: Option(InstOutput)	some(26)
		31: Type	const_prim(I64)
		32: WritableReg	constructor(temp_writable_reg, [31], 1)
		33: MInst	make_variant(MInst::MovFromVec, [32, 10, 11, 12])
		34: Unit	constructor(emit, [33], 2)
		35: Reg	constructor(writable_reg_to_reg, [32], 0)
		40: Type	const_prim(I64)
		41: Option(ShiftOpAndAmt)	constructor(lshr_from_u64, [40, 16], 0)
		42: WritableReg	constructor(writable_zero_reg, [], 1)
		43: ALUOp	make_variant(ALUOp::SubS, [])
		44: ShiftOpAndAmt	match_some(41)
		45: MInst	make_variant(MInst::AluRRRShift, [43, 15, 42, 14, 35, 44])
		46: ProducesFlags	make_variant(ProducesFlags::ProducesFlagsSideEffect, [45])
		52: Type	const_prim(I64)
		53: WritableReg	constructor(temp_writable_reg, [52], 1)
		54: Reg	constructor(writable_reg_to_reg, [53], 0)
		55: ValueRegs	constructor(value_reg, [54], 2)
		56: MInst	make_variant(MInst::CCmpImm, [22, 35, 18, 21, 23])
		57: MInst	make_variant(MInst::CSet, [53, 23])
		58: ConsumesFlags	make_variant(ConsumesFlags::ConsumesFlagsTwiceReturnsValueRegs, [56, 57, 55])
	]
	constraints = [
		3:	some
		6:	some
		8:	const_int(32)
		9:	const_int(2)
		41:	some
	]
	result = 27
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 283
		../../codegen/src/isa/aarch64/inst.isle line 3408
		../../codegen/src/isa/aarch64/inst.isle line 2588
		../../codegen/src/isa/aarch64/inst.isle line 1955
		../../codegen/src/isa/aarch64/inst.isle line 2098
		../../codegen/src/isa/aarch64/inst.isle line 2142
		../../codegen/src/isa/aarch64/inst.isle line 1899
	]
	bindings = [
		0: Inst	argument(0)
		3: Option(Value)	extractor(vall_true, 0)
		4: Value	match_some(3)
		5: Type	extractor(value_type, 4)
		6: Option((u32, u32))	extractor(multi_lane, 5)
		7: (u32, u32)	match_some(6)
		8: u32	match_tuple(7, 0)
		9: u32	match_tuple(7, 1)
		10: Reg	constructor(put_in_reg, [4], 1)
		11: VectorSize	make_variant(VectorSize::Size64x2, [])
		14: ScalarSize	make_variant(ScalarSize::Size64, [])
		16: Cond	make_variant(Cond::Eq, [])
		18: ValueRegs	constructor(with_flags, [34, 40], 6)
		19: InstOutput	constructor(output, [18], 7)
		20: Option(InstOutput)	some(19)
		23: VecMisc2	make_variant(VecMisc2::Cmeq0, [])
		28: VecALUOp	make_variant(VecALUOp::Addp, [])
		33: MInst	make_variant(MInst::FpuCmp, [14, 57, 57])
		34: ProducesFlags	make_variant(ProducesFlags::ProducesFlagsSideEffect, [33])
		36: Type	const_prim(I64)
		37: WritableReg	constructor(temp_writable_reg, [36], 1)
		38: MInst	make_variant(MInst::CSet, [37, 16])
		39: Reg	constructor(writable_reg_to_reg, [37], 0)
		40: ConsumesFlags	make_variant(ConsumesFlags::ConsumesFlagsReturnsReg, [38, 39])
		44: Type	const_prim(I8X16)
		45: WritableReg	constructor(temp_writable_reg, [44], 1)
		46: MInst	make_variant(MInst::VecMisc, [23, 45, 10, 11])
		47: Unit	constructor(emit, [46], 2)
		48: Reg	constructor(writable_reg_to_reg, [45], 0)
		53: Type	const_prim(I8X16)
		54: WritableReg	constructor(temp_writable_reg, [53], 1)
		55: MInst	make_variant(MInst::VecRRR, [28, 54, 48, 48, 11])
		56: Unit	constructor(emit, [55], 2)
		57: Reg	constructor(writable_reg_to_reg, [54], 0)
	]
	constraints = [
		3:	some
		6:	some
		8:	const_int(64)
		9:	const_int(2)
	]
	result = 20
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 269
		../../codegen/src/isa/aarch64/inst.isle line 2264
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option(Value)	extractor(scalar_to_vector, 0)
		4: Value	match_some(3)
		5: Type	extractor(value_type, 4)
		6: Option(Type)	extractor(int_fits_in_32, 5)
		7: Reg	constructor(put_in_reg_zext32, [4], 1)
		8: ScalarSize	make_variant(ScalarSize::Size32, [])
		11: Option(InstOutput)	some(21)
		14: Type	const_prim(I8X16)
		15: WritableReg	constructor(temp_writable_reg, [14], 1)
		16: MInst	make_variant(MInst::MovToFpu, [15, 7, 8])
		17: Unit	constructor(emit, [16], 2)
		18: Reg	constructor(writable_reg_to_reg, [15], 0)
		20: ValueRegs	constructor(value_reg, [18], 1)
		21: InstOutput	constructor(output, [20], 2)
	]
	constraints = [
		3:	some
		6:	some
	]
	result = 11
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 266
		../../codegen/src/isa/aarch64/inst.isle line 2264
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option(Value)	extractor(scalar_to_vector, 0)
		4: Value	match_some(3)
		5: Type	extractor(value_type, 4)
		6: Reg	constructor(put_in_reg, [4], 1)
		7: ScalarSize	make_variant(ScalarSize::Size64, [])
		10: Option(InstOutput)	some(20)
		13: Type	const_prim(I8X16)
		14: WritableReg	constructor(temp_writable_reg, [13], 1)
		15: MInst	make_variant(MInst::MovToFpu, [14, 6, 7])
		16: Unit	constructor(emit, [15], 2)
		17: Reg	constructor(writable_reg_to_reg, [14], 0)
		19: ValueRegs	constructor(value_reg, [17], 1)
		20: InstOutput	constructor(output, [19], 2)
	]
	constraints = [
		3:	some
		5:	const_prim(I64)
	]
	result = 10
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 263
		../../codegen/src/isa/aarch64/inst.isle line 2319
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option(Value)	extractor(scalar_to_vector, 6)
		8: Value	match_some(7)
		9: Reg	constructor(put_in_reg, [8], 1)
		10: ScalarSize	make_variant(ScalarSize::Size64, [])
		13: Option(InstOutput)	some(23)
		16: Type	const_prim(F32X4)
		17: WritableReg	constructor(temp_writable_reg, [16], 1)
		18: MInst	make_variant(MInst::FpuExtend, [17, 9, 10])
		19: Unit	constructor(emit, [18], 2)
		20: Reg	constructor(writable_reg_to_reg, [17], 0)
		22: ValueRegs	constructor(value_reg, [20], 1)
		23: InstOutput	constructor(output, [22], 2)
	]
	constraints = [
		3:	some
		5:	const_prim(F64X2)
		7:	some
	]
	result = 13
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 260
		../../codegen/src/isa/aarch64/inst.isle line 2319
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option(Value)	extractor(scalar_to_vector, 6)
		8: Value	match_some(7)
		9: Reg	constructor(put_in_reg, [8], 1)
		10: ScalarSize	make_variant(ScalarSize::Size32, [])
		13: Option(InstOutput)	some(23)
		16: Type	const_prim(F32X4)
		17: WritableReg	constructor(temp_writable_reg, [16], 1)
		18: MInst	make_variant(MInst::FpuExtend, [17, 9, 10])
		19: Unit	constructor(emit, [18], 2)
		20: Reg	constructor(writable_reg_to_reg, [17], 0)
		22: ValueRegs	constructor(value_reg, [20], 1)
		23: InstOutput	constructor(output, [22], 2)
	]
	constraints = [
		3:	some
		5:	const_prim(F32X4)
		7:	some
	]
	result = 13
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 255
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option((Value, Value))	extractor(iconcat, 6)
		8: (Value, Value)	match_some(7)
		9: Value	match_tuple(8, 0)
		10: Reg	constructor(put_in_reg, [9], 1)
		11: Value	match_tuple(8, 1)
		12: Reg	constructor(put_in_reg, [11], 2)
		13: ValueRegs	constructor(value_regs, [10, 12], 3)
		14: InstOutput	constructor(output, [13], 4)
		15: Option(InstOutput)	some(14)
	]
	constraints = [
		3:	some
		5:	const_prim(I128)
		7:	some
	]
	result = 15
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 246
	]
	bindings = [
		0: Inst	argument(0)
		3: Option(Value)	extractor(isplit, 0)
		4: Value	match_some(3)
		5: Type	extractor(value_type, 4)
		6: ValueRegs	constructor(put_in_regs, [4], 1)
		7: usize	const_int(0, usize)
		8: Reg	constructor(value_regs_get, [6, 7], 2)
		9: ValueRegs	constructor(value_reg, [8], 3)
		10: usize	const_int(1, usize)
		11: Reg	constructor(value_regs_get, [6, 10], 4)
		12: ValueRegs	constructor(value_reg, [11], 5)
		13: InstOutput	constructor(output_pair, [9, 12], 6)
		14: Option(InstOutput)	some(13)
	]
	constraints = [
		3:	some
		5:	const_prim(I128)
	]
	result = 14
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 241
		../../codegen/src/isa/aarch64/inst.isle line 2149
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Inst	match_tuple(4, 1)
		6: Option((Value, Value))	extractor(swizzle, 5)
		7: (Value, Value)	match_some(6)
		8: Value	match_tuple(7, 0)
		9: Reg	constructor(put_in_reg, [8], 1)
		10: Value	match_tuple(7, 1)
		11: Reg	constructor(put_in_reg, [10], 2)
		14: Option(InstOutput)	some(24)
		17: Type	const_prim(I8X16)
		18: WritableReg	constructor(temp_writable_reg, [17], 1)
		19: MInst	make_variant(MInst::VecTbl, [18, 9, 11])
		20: Unit	constructor(emit, [19], 2)
		21: Reg	constructor(writable_reg_to_reg, [18], 0)
		23: ValueRegs	constructor(value_reg, [21], 1)
		24: InstOutput	constructor(output, [23], 2)
	]
	constraints = [
		3:	some
		6:	some
	]
	result = 14
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 235
		../../codegen/src/isa/aarch64/inst.isle line 2162
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Inst	match_tuple(4, 1)
		6: Option((Value, Value, Immediate))	extractor(shuffle, 5)
		7: (Value, Value, Immediate)	match_some(6)
		8: Immediate	match_tuple(7, 2)
		9: Option(u128)	extractor(u128_from_immediate, 8)
		10: u128	match_some(9)
		11: Reg	constructor(constant_f128, [10], 1)
		12: Value	match_tuple(7, 0)
		13: Reg	constructor(put_in_reg, [12], 2)
		14: Value	match_tuple(7, 1)
		15: Reg	constructor(put_in_reg, [14], 3)
		16: Type	match_tuple(4, 0)
		19: Option(InstOutput)	some(31)
		24: Type	const_prim(I8X16)
		25: WritableReg	constructor(temp_writable_reg, [24], 1)
		26: MInst	make_variant(MInst::VecTbl2, [25, 13, 15, 11])
		27: Unit	constructor(emit, [26], 2)
		28: Reg	constructor(writable_reg_to_reg, [25], 0)
		30: ValueRegs	constructor(value_reg, [28], 1)
		31: InstOutput	constructor(output, [30], 2)
	]
	constraints = [
		3:	some
		6:	some
		9:	some
	]
	result = 19
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 232
		../../codegen/src/isa/aarch64/inst.isle line 2537
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 2142
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Value, Value, Immediate))	extractor(shuffle, 0)
		4: (Value, Value, Immediate)	match_some(3)
		5: Immediate	match_tuple(4, 2)
		6: Option(u128)	extractor(u128_from_immediate, 5)
		7: u128	match_some(6)
		8: Value	match_tuple(4, 0)
		9: Reg	constructor(put_in_reg, [8], 1)
		10: VectorSize	make_variant(VectorSize::Size32x4, [])
		13: Option(InstOutput)	some(20)
		16: VecMisc2	make_variant(VecMisc2::Rev64, [])
		19: ValueRegs	constructor(value_reg, [28], 1)
		20: InstOutput	constructor(output, [19], 2)
		24: Type	const_prim(I8X16)
		25: WritableReg	constructor(temp_writable_reg, [24], 1)
		26: MInst	make_variant(MInst::VecMisc, [16, 25, 9, 10])
		27: Unit	constructor(emit, [26], 2)
		28: Reg	constructor(writable_reg_to_reg, [25], 0)
	]
	constraints = [
		3:	some
		6:	some
		7:	const_int(14673614102390417578512422760905835780)
	]
	result = 13
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 230
		../../codegen/src/isa/aarch64/inst.isle line 2537
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 2142
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Value, Value, Immediate))	extractor(shuffle, 0)
		4: (Value, Value, Immediate)	match_some(3)
		5: Immediate	match_tuple(4, 2)
		6: Option(u128)	extractor(u128_from_immediate, 5)
		7: u128	match_some(6)
		8: Value	match_tuple(4, 0)
		9: Reg	constructor(put_in_reg, [8], 1)
		10: VectorSize	make_variant(VectorSize::Size16x8, [])
		13: Option(InstOutput)	some(20)
		16: VecMisc2	make_variant(VecMisc2::Rev64, [])
		19: ValueRegs	constructor(value_reg, [28], 1)
		20: InstOutput	constructor(output, [19], 2)
		24: Type	const_prim(I8X16)
		25: WritableReg	constructor(temp_writable_reg, [24], 1)
		26: MInst	make_variant(MInst::VecMisc, [16, 25, 9, 10])
		27: Unit	constructor(emit, [26], 2)
		28: Reg	constructor(writable_reg_to_reg, [25], 0)
	]
	constraints = [
		3:	some
		6:	some
		7:	const_int(12004814239757670119517129289737963270)
	]
	result = 13
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 228
		../../codegen/src/isa/aarch64/inst.isle line 2537
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 2142
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Value, Value, Immediate))	extractor(shuffle, 0)
		4: (Value, Value, Immediate)	match_some(3)
		5: Immediate	match_tuple(4, 2)
		6: Option(u128)	extractor(u128_from_immediate, 5)
		7: u128	match_some(6)
		8: Value	match_tuple(4, 0)
		9: Reg	constructor(put_in_reg, [8], 1)
		10: VectorSize	make_variant(VectorSize::Size8x16, [])
		13: Option(InstOutput)	some(20)
		16: VecMisc2	make_variant(VecMisc2::Rev64, [])
		19: ValueRegs	constructor(value_reg, [28], 1)
		20: InstOutput	constructor(output, [19], 2)
		24: Type	const_prim(I8X16)
		25: WritableReg	constructor(temp_writable_reg, [24], 1)
		26: MInst	make_variant(MInst::VecMisc, [16, 25, 9, 10])
		27: Unit	constructor(emit, [26], 2)
		28: Reg	constructor(writable_reg_to_reg, [25], 0)
	]
	constraints = [
		3:	some
		6:	some
		7:	const_int(10680758337341567148842519922299176455)
	]
	result = 13
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 226
		../../codegen/src/isa/aarch64/inst.isle line 2533
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 2142
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Value, Value, Immediate))	extractor(shuffle, 0)
		4: (Value, Value, Immediate)	match_some(3)
		5: Immediate	match_tuple(4, 2)
		6: Option(u128)	extractor(u128_from_immediate, 5)
		7: u128	match_some(6)
		8: Value	match_tuple(4, 0)
		9: Reg	constructor(put_in_reg, [8], 1)
		10: VectorSize	make_variant(VectorSize::Size16x8, [])
		13: Option(InstOutput)	some(20)
		16: VecMisc2	make_variant(VecMisc2::Rev32, [])
		19: ValueRegs	constructor(value_reg, [28], 1)
		20: InstOutput	constructor(output, [19], 2)
		24: Type	const_prim(I8X16)
		25: WritableReg	constructor(temp_writable_reg, [24], 1)
		26: MInst	make_variant(MInst::VecMisc, [16, 25, 9, 10])
		27: Unit	constructor(emit, [26], 2)
		28: Reg	constructor(writable_reg_to_reg, [25], 0)
	]
	constraints = [
		3:	some
		6:	some
		7:	const_int(17342576855639742879858139805557719810)
	]
	result = 13
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 224
		../../codegen/src/isa/aarch64/inst.isle line 2533
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 2142
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Value, Value, Immediate))	extractor(shuffle, 0)
		4: (Value, Value, Immediate)	match_some(3)
		5: Immediate	match_tuple(4, 2)
		6: Option(u128)	extractor(u128_from_immediate, 5)
		7: u128	match_some(6)
		8: Value	match_tuple(4, 0)
		9: Reg	constructor(put_in_reg, [8], 1)
		10: VectorSize	make_variant(VectorSize::Size8x16, [])
		13: Option(InstOutput)	some(20)
		16: VecMisc2	make_variant(VecMisc2::Rev32, [])
		19: ValueRegs	constructor(value_reg, [28], 1)
		20: InstOutput	constructor(output, [19], 2)
		24: Type	const_prim(I8X16)
		25: WritableReg	constructor(temp_writable_reg, [24], 1)
		26: MInst	make_variant(MInst::VecMisc, [16, 25, 9, 10])
		27: Unit	constructor(emit, [26], 2)
		28: Reg	constructor(writable_reg_to_reg, [25], 0)
	]
	constraints = [
		3:	some
		6:	some
		7:	const_int(16018520953223639909183530438118932995)
	]
	result = 13
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 222
		../../codegen/src/isa/aarch64/inst.isle line 2529
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 2142
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Value, Value, Immediate))	extractor(shuffle, 0)
		4: (Value, Value, Immediate)	match_some(3)
		5: Immediate	match_tuple(4, 2)
		6: Option(u128)	extractor(u128_from_immediate, 5)
		7: u128	match_some(6)
		8: Value	match_tuple(4, 0)
		9: Reg	constructor(put_in_reg, [8], 1)
		10: VectorSize	make_variant(VectorSize::Size8x16, [])
		13: Option(InstOutput)	some(20)
		16: VecMisc2	make_variant(VecMisc2::Rev16, [])
		19: ValueRegs	constructor(value_reg, [28], 1)
		20: InstOutput	constructor(output, [19], 2)
		24: Type	const_prim(I8X16)
		25: WritableReg	constructor(temp_writable_reg, [24], 1)
		26: MInst	make_variant(MInst::VecMisc, [16, 25, 9, 10])
		27: Unit	constructor(emit, [26], 2)
		28: Reg	constructor(writable_reg_to_reg, [25], 0)
	]
	constraints = [
		3:	some
		6:	some
		7:	const_int(18687320815856387368178823909286805505)
	]
	result = 13
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 212
		../../codegen/src/isa/aarch64/inst.isle line 4185
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 1899
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Value, Value, Immediate))	extractor(shuffle, 0)
		4: (Value, Value, Immediate)	match_some(3)
		5: Immediate	match_tuple(4, 2)
		6: Option(u128)	extractor(u128_from_immediate, 5)
		7: u128	match_some(6)
		8: Value	match_tuple(4, 0)
		9: Reg	constructor(put_in_reg, [8], 1)
		10: Value	match_tuple(4, 1)
		11: Reg	constructor(put_in_reg, [10], 2)
		12: VectorSize	make_variant(VectorSize::Size32x4, [])
		15: Option(InstOutput)	some(23)
		19: VecALUOp	make_variant(VecALUOp::Trn2, [])
		22: ValueRegs	constructor(value_reg, [32], 1)
		23: InstOutput	constructor(output, [22], 2)
		28: Type	const_prim(I8X16)
		29: WritableReg	constructor(temp_writable_reg, [28], 1)
		30: MInst	make_variant(MInst::VecRRR, [19, 29, 9, 11, 12])
		31: Unit	constructor(emit, [30], 2)
		32: Reg	constructor(writable_reg_to_reg, [29], 0)
	]
	constraints = [
		3:	some
		6:	some
		7:	const_int(41362427188014754909301208165426529540)
	]
	result = 15
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 210
		../../codegen/src/isa/aarch64/inst.isle line 4181
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 1899
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Value, Value, Immediate))	extractor(shuffle, 0)
		4: (Value, Value, Immediate)	match_some(3)
		5: Immediate	match_tuple(4, 2)
		6: Option(u128)	extractor(u128_from_immediate, 5)
		7: u128	match_some(6)
		8: Value	match_tuple(4, 0)
		9: Reg	constructor(put_in_reg, [8], 1)
		10: Value	match_tuple(4, 1)
		11: Reg	constructor(put_in_reg, [10], 2)
		12: VectorSize	make_variant(VectorSize::Size32x4, [])
		15: Option(InstOutput)	some(23)
		19: VecALUOp	make_variant(VecALUOp::Trn1, [])
		22: ValueRegs	constructor(value_reg, [32], 1)
		23: InstOutput	constructor(output, [22], 2)
		28: Type	const_prim(I8X16)
		29: WritableReg	constructor(temp_writable_reg, [28], 1)
		30: MInst	make_variant(MInst::VecRRR, [19, 29, 9, 11, 12])
		31: Unit	constructor(emit, [30], 2)
		32: Reg	constructor(writable_reg_to_reg, [29], 0)
	]
	constraints = [
		3:	some
		6:	some
		7:	const_int(36024664569647092737326704519438008576)
	]
	result = 15
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 208
		../../codegen/src/isa/aarch64/inst.isle line 4185
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 1899
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Value, Value, Immediate))	extractor(shuffle, 0)
		4: (Value, Value, Immediate)	match_some(3)
		5: Immediate	match_tuple(4, 2)
		6: Option(u128)	extractor(u128_from_immediate, 5)
		7: u128	match_some(6)
		8: Value	match_tuple(4, 0)
		9: Reg	constructor(put_in_reg, [8], 1)
		10: Value	match_tuple(4, 1)
		11: Reg	constructor(put_in_reg, [10], 2)
		12: VectorSize	make_variant(VectorSize::Size16x8, [])
		15: Option(InstOutput)	some(23)
		19: VecALUOp	make_variant(VecALUOp::Trn2, [])
		22: ValueRegs	constructor(value_reg, [32], 1)
		23: InstOutput	constructor(output, [22], 2)
		28: Type	const_prim(I8X16)
		29: WritableReg	constructor(temp_writable_reg, [28], 1)
		30: MInst	make_variant(MInst::VecRRR, [19, 29, 9, 11, 12])
		31: Unit	constructor(emit, [30], 2)
		32: Reg	constructor(writable_reg_to_reg, [29], 0)
	]
	constraints = [
		3:	some
		6:	some
		7:	const_int(41362142128814346332279593629287318274)
	]
	result = 15
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 206
		../../codegen/src/isa/aarch64/inst.isle line 4181
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 1899
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Value, Value, Immediate))	extractor(shuffle, 0)
		4: (Value, Value, Immediate)	match_some(3)
		5: Immediate	match_tuple(4, 2)
		6: Option(u128)	extractor(u128_from_immediate, 5)
		7: u128	match_some(6)
		8: Value	match_tuple(4, 0)
		9: Reg	constructor(put_in_reg, [8], 1)
		10: Value	match_tuple(4, 1)
		11: Reg	constructor(put_in_reg, [10], 2)
		12: VectorSize	make_variant(VectorSize::Size16x8, [])
		15: Option(InstOutput)	some(23)
		19: VecALUOp	make_variant(VecALUOp::Trn1, [])
		22: ValueRegs	constructor(value_reg, [32], 1)
		23: InstOutput	constructor(output, [22], 2)
		28: Type	const_prim(I8X16)
		29: WritableReg	constructor(temp_writable_reg, [28], 1)
		30: MInst	make_variant(MInst::VecRRR, [19, 29, 9, 11, 12])
		31: Unit	constructor(emit, [30], 2)
		32: Reg	constructor(writable_reg_to_reg, [29], 0)
	]
	constraints = [
		3:	some
		6:	some
		7:	const_int(38693260819630515246292341806293057792)
	]
	result = 15
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 204
		../../codegen/src/isa/aarch64/inst.isle line 4185
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 1899
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Value, Value, Immediate))	extractor(shuffle, 0)
		4: (Value, Value, Immediate)	match_some(3)
		5: Immediate	match_tuple(4, 2)
		6: Option(u128)	extractor(u128_from_immediate, 5)
		7: u128	match_some(6)
		8: Value	match_tuple(4, 0)
		9: Reg	constructor(put_in_reg, [8], 1)
		10: Value	match_tuple(4, 1)
		11: Reg	constructor(put_in_reg, [10], 2)
		12: VectorSize	make_variant(VectorSize::Size8x16, [])
		15: Option(InstOutput)	some(23)
		19: VecALUOp	make_variant(VecALUOp::Trn2, [])
		22: ValueRegs	constructor(value_reg, [32], 1)
		23: InstOutput	constructor(output, [22], 2)
		28: Type	const_prim(I8X16)
		29: WritableReg	constructor(temp_writable_reg, [28], 1)
		30: MInst	make_variant(MInst::VecRRR, [19, 29, 9, 11, 12])
		31: Unit	constructor(emit, [30], 2)
		32: Reg	constructor(writable_reg_to_reg, [29], 0)
	]
	constraints = [
		3:	some
		6:	some
		7:	const_int(41284541550424544734358823780242100481)
	]
	result = 15
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 202
		../../codegen/src/isa/aarch64/inst.isle line 4181
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 1899
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Value, Value, Immediate))	extractor(shuffle, 0)
		4: (Value, Value, Immediate)	match_some(3)
		5: Immediate	match_tuple(4, 2)
		6: Option(u128)	extractor(u128_from_immediate, 5)
		7: u128	match_some(6)
		8: Value	match_tuple(4, 0)
		9: Reg	constructor(put_in_reg, [8], 1)
		10: Value	match_tuple(4, 1)
		11: Reg	constructor(put_in_reg, [10], 2)
		12: VectorSize	make_variant(VectorSize::Size8x16, [])
		15: Option(InstOutput)	some(23)
		19: VecALUOp	make_variant(VecALUOp::Trn1, [])
		22: ValueRegs	constructor(value_reg, [32], 1)
		23: InstOutput	constructor(output, [22], 2)
		28: Type	const_prim(I8X16)
		29: WritableReg	constructor(temp_writable_reg, [28], 1)
		30: MInst	make_variant(MInst::VecRRR, [19, 29, 9, 11, 12])
		31: Unit	constructor(emit, [30], 2)
		32: Reg	constructor(writable_reg_to_reg, [29], 0)
	]
	constraints = [
		3:	some
		6:	some
		7:	const_int(39950100895832629191365197868744970240)
	]
	result = 15
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 194
		../../codegen/src/isa/aarch64/inst.isle line 4177
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 1899
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Value, Value, Immediate))	extractor(shuffle, 0)
		4: (Value, Value, Immediate)	match_some(3)
		5: Immediate	match_tuple(4, 2)
		6: Option(u128)	extractor(u128_from_immediate, 5)
		7: u128	match_some(6)
		8: Value	match_tuple(4, 0)
		9: Reg	constructor(put_in_reg, [8], 1)
		10: Value	match_tuple(4, 1)
		11: Reg	constructor(put_in_reg, [10], 2)
		12: VectorSize	make_variant(VectorSize::Size32x4, [])
		15: Option(InstOutput)	some(23)
		19: VecALUOp	make_variant(VecALUOp::Zip2, [])
		22: ValueRegs	constructor(value_reg, [32], 1)
		23: InstOutput	constructor(output, [22], 2)
		28: Type	const_prim(I8X16)
		29: WritableReg	constructor(temp_writable_reg, [28], 1)
		30: MInst	make_variant(MInst::VecRRR, [19, 29, 9, 11, 12])
		31: Unit	constructor(emit, [30], 2)
		32: Reg	constructor(writable_reg_to_reg, [29], 0)
	]
	constraints = [
		3:	some
		6:	some
		7:	const_int(41362427188014754909590568856778836232)
	]
	result = 15
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 192
		../../codegen/src/isa/aarch64/inst.isle line 4173
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 1899
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Value, Value, Immediate))	extractor(shuffle, 0)
		4: (Value, Value, Immediate)	match_some(3)
		5: Immediate	match_tuple(4, 2)
		6: Option(u128)	extractor(u128_from_immediate, 5)
		7: u128	match_some(6)
		8: Value	match_tuple(4, 0)
		9: Reg	constructor(put_in_reg, [8], 1)
		10: Value	match_tuple(4, 1)
		11: Reg	constructor(put_in_reg, [10], 2)
		12: VectorSize	make_variant(VectorSize::Size32x4, [])
		15: Option(InstOutput)	some(23)
		19: VecALUOp	make_variant(VecALUOp::Zip1, [])
		22: ValueRegs	constructor(value_reg, [32], 1)
		23: InstOutput	constructor(output, [22], 2)
		28: Type	const_prim(I8X16)
		29: WritableReg	constructor(temp_writable_reg, [28], 1)
		30: MInst	make_variant(MInst::VecRRR, [19, 29, 9, 11, 12])
		31: Unit	constructor(emit, [30], 2)
		32: Reg	constructor(writable_reg_to_reg, [29], 0)
	]
	constraints = [
		3:	some
		6:	some
		7:	const_int(30686901951279430565641561564801794304)
	]
	result = 15
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 190
		../../codegen/src/isa/aarch64/inst.isle line 4177
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 1899
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Value, Value, Immediate))	extractor(shuffle, 0)
		4: (Value, Value, Immediate)	match_some(3)
		5: Immediate	match_tuple(4, 2)
		6: Option(u128)	extractor(u128_from_immediate, 5)
		7: u128	match_some(6)
		8: Value	match_tuple(4, 0)
		9: Reg	constructor(put_in_reg, [8], 1)
		10: Value	match_tuple(4, 1)
		11: Reg	constructor(put_in_reg, [10], 2)
		12: VectorSize	make_variant(VectorSize::Size16x8, [])
		15: Option(InstOutput)	some(23)
		19: VecALUOp	make_variant(VecALUOp::Zip2, [])
		22: ValueRegs	constructor(value_reg, [32], 1)
		23: InstOutput	constructor(output, [22], 2)
		28: Type	const_prim(I8X16)
		29: WritableReg	constructor(temp_writable_reg, [28], 1)
		30: MInst	make_variant(MInst::VecRRR, [19, 29, 9, 11, 12])
		31: Unit	constructor(emit, [30], 2)
		32: Reg	constructor(writable_reg_to_reg, [29], 0)
	]
	constraints = [
		3:	some
		6:	some
		7:	const_int(41362142129435743685477327603181816072)
	]
	result = 15
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 188
		../../codegen/src/isa/aarch64/inst.isle line 4173
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 1899
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Value, Value, Immediate))	extractor(shuffle, 0)
		4: (Value, Value, Immediate)	match_some(3)
		5: Immediate	match_tuple(4, 2)
		6: Option(u128)	extractor(u128_from_immediate, 5)
		7: u128	match_some(6)
		8: Value	match_tuple(4, 0)
		9: Reg	constructor(put_in_reg, [8], 1)
		10: Value	match_tuple(4, 1)
		11: Reg	constructor(put_in_reg, [10], 2)
		12: VectorSize	make_variant(VectorSize::Size16x8, [])
		15: Option(InstOutput)	some(23)
		19: VecALUOp	make_variant(VecALUOp::Zip1, [])
		22: ValueRegs	constructor(value_reg, [32], 1)
		23: InstOutput	constructor(output, [22], 2)
		28: Type	const_prim(I8X16)
		29: WritableReg	constructor(temp_writable_reg, [28], 1)
		30: MInst	make_variant(MInst::VecRRR, [19, 29, 9, 11, 12])
		31: Unit	constructor(emit, [30], 2)
		32: Reg	constructor(writable_reg_to_reg, [29], 0)
	]
	constraints = [
		3:	some
		6:	some
		7:	const_int(30686616892700419341528320311204774144)
	]
	result = 15
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 186
		../../codegen/src/isa/aarch64/inst.isle line 4177
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 1899
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Value, Value, Immediate))	extractor(shuffle, 0)
		4: (Value, Value, Immediate)	match_some(3)
		5: Immediate	match_tuple(4, 2)
		6: Option(u128)	extractor(u128_from_immediate, 5)
		7: u128	match_some(6)
		8: Value	match_tuple(4, 0)
		9: Reg	constructor(put_in_reg, [8], 1)
		10: Value	match_tuple(4, 1)
		11: Reg	constructor(put_in_reg, [10], 2)
		12: VectorSize	make_variant(VectorSize::Size8x16, [])
		15: Option(InstOutput)	some(23)
		19: VecALUOp	make_variant(VecALUOp::Zip2, [])
		22: ValueRegs	constructor(value_reg, [32], 1)
		23: InstOutput	constructor(output, [22], 2)
		28: Type	const_prim(I8X16)
		29: WritableReg	constructor(temp_writable_reg, [28], 1)
		30: MInst	make_variant(MInst::VecRRR, [19, 29, 9, 11, 12])
		31: Unit	constructor(emit, [30], 2)
		32: Reg	constructor(writable_reg_to_reg, [29], 0)
	]
	constraints = [
		3:	some
		6:	some
		7:	const_int(41284561912683712994304547342093195272)
	]
	result = 15
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 184
		../../codegen/src/isa/aarch64/inst.isle line 4173
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 1899
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Value, Value, Immediate))	extractor(shuffle, 0)
		4: (Value, Value, Immediate)	match_some(3)
		5: Immediate	match_tuple(4, 2)
		6: Option(u128)	extractor(u128_from_immediate, 5)
		7: u128	match_some(6)
		8: Value	match_tuple(4, 0)
		9: Reg	constructor(put_in_reg, [8], 1)
		10: Value	match_tuple(4, 1)
		11: Reg	constructor(put_in_reg, [10], 2)
		12: VectorSize	make_variant(VectorSize::Size8x16, [])
		15: Option(InstOutput)	some(23)
		19: VecALUOp	make_variant(VecALUOp::Zip1, [])
		22: ValueRegs	constructor(value_reg, [32], 1)
		23: InstOutput	constructor(output, [22], 2)
		28: Type	const_prim(I8X16)
		29: WritableReg	constructor(temp_writable_reg, [28], 1)
		30: MInst	make_variant(MInst::VecRRR, [19, 29, 9, 11, 12])
		31: Unit	constructor(emit, [30], 2)
		32: Reg	constructor(writable_reg_to_reg, [29], 0)
	]
	constraints = [
		3:	some
		6:	some
		7:	const_int(30609036675948388650355540050116153344)
	]
	result = 15
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 179
		../../codegen/src/isa/aarch64/inst.isle line 4169
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 1899
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Value, Value, Immediate))	extractor(shuffle, 0)
		4: (Value, Value, Immediate)	match_some(3)
		5: Immediate	match_tuple(4, 2)
		6: Option(u128)	extractor(u128_from_immediate, 5)
		7: u128	match_some(6)
		8: Value	match_tuple(4, 0)
		9: Reg	constructor(put_in_reg, [8], 1)
		10: Value	match_tuple(4, 1)
		11: Reg	constructor(put_in_reg, [10], 2)
		12: VectorSize	make_variant(VectorSize::Size64x2, [])
		15: Option(InstOutput)	some(23)
		19: VecALUOp	make_variant(VecALUOp::Uzp2, [])
		22: ValueRegs	constructor(value_reg, [32], 1)
		23: InstOutput	constructor(output, [22], 2)
		28: Type	const_prim(I8X16)
		29: WritableReg	constructor(temp_writable_reg, [28], 1)
		30: MInst	make_variant(MInst::VecRRR, [19, 29, 9, 11, 12])
		31: Unit	constructor(emit, [30], 2)
		32: Reg	constructor(writable_reg_to_reg, [29], 0)
	]
	constraints = [
		3:	some
		6:	some
		7:	const_int(41362427191743139026172726477975062792)
	]
	result = 15
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 177
		../../codegen/src/isa/aarch64/inst.isle line 4165
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 1899
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Value, Value, Immediate))	extractor(shuffle, 0)
		4: (Value, Value, Immediate)	match_some(3)
		5: Immediate	match_tuple(4, 2)
		6: Option(u128)	extractor(u128_from_immediate, 5)
		7: u128	match_some(6)
		8: Value	match_tuple(4, 0)
		9: Reg	constructor(put_in_reg, [8], 1)
		10: Value	match_tuple(4, 1)
		11: Reg	constructor(put_in_reg, [10], 2)
		12: VectorSize	make_variant(VectorSize::Size64x2, [])
		15: Option(InstOutput)	some(23)
		19: VecALUOp	make_variant(VecALUOp::Uzp1, [])
		22: ValueRegs	constructor(value_reg, [32], 1)
		23: InstOutput	constructor(output, [22], 2)
		28: Type	const_prim(I8X16)
		29: WritableReg	constructor(temp_writable_reg, [28], 1)
		30: MInst	make_variant(MInst::VecRRR, [19, 29, 9, 11, 12])
		31: Unit	constructor(emit, [30], 2)
		32: Reg	constructor(writable_reg_to_reg, [29], 0)
	]
	constraints = [
		3:	some
		6:	some
		7:	const_int(30686901955007814682223719185998020864)
	]
	result = 15
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 175
		../../codegen/src/isa/aarch64/inst.isle line 4169
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 1899
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Value, Value, Immediate))	extractor(shuffle, 0)
		4: (Value, Value, Immediate)	match_some(3)
		5: Immediate	match_tuple(4, 2)
		6: Option(u128)	extractor(u128_from_immediate, 5)
		7: u128	match_some(6)
		8: Value	match_tuple(4, 0)
		9: Reg	constructor(put_in_reg, [8], 1)
		10: Value	match_tuple(4, 1)
		11: Reg	constructor(put_in_reg, [10], 2)
		12: VectorSize	make_variant(VectorSize::Size32x4, [])
		15: Option(InstOutput)	some(23)
		19: VecALUOp	make_variant(VecALUOp::Uzp2, [])
		22: ValueRegs	constructor(value_reg, [32], 1)
		23: InstOutput	constructor(output, [22], 2)
		28: Type	const_prim(I8X16)
		29: WritableReg	constructor(temp_writable_reg, [28], 1)
		30: MInst	make_variant(MInst::VecRRR, [19, 29, 9, 11, 12])
		31: Unit	constructor(emit, [30], 2)
		32: Reg	constructor(writable_reg_to_reg, [29], 0)
	]
	constraints = [
		3:	some
		6:	some
		7:	const_int(41362427190500344320355979912890680580)
	]
	result = 15
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 173
		../../codegen/src/isa/aarch64/inst.isle line 4165
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 1899
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Value, Value, Immediate))	extractor(shuffle, 0)
		4: (Value, Value, Immediate)	match_some(3)
		5: Immediate	match_tuple(4, 2)
		6: Option(u128)	extractor(u128_from_immediate, 5)
		7: u128	match_some(6)
		8: Value	match_tuple(4, 0)
		9: Reg	constructor(put_in_reg, [8], 1)
		10: Value	match_tuple(4, 1)
		11: Reg	constructor(put_in_reg, [10], 2)
		12: VectorSize	make_variant(VectorSize::Size32x4, [])
		15: Option(InstOutput)	some(23)
		19: VecALUOp	make_variant(VecALUOp::Uzp1, [])
		22: ValueRegs	constructor(value_reg, [32], 1)
		23: InstOutput	constructor(output, [22], 2)
		28: Type	const_prim(I8X16)
		29: WritableReg	constructor(temp_writable_reg, [28], 1)
		30: MInst	make_variant(MInst::VecRRR, [19, 29, 9, 11, 12])
		31: Unit	constructor(emit, [30], 2)
		32: Reg	constructor(writable_reg_to_reg, [29], 0)
	]
	constraints = [
		3:	some
		6:	some
		7:	const_int(36024664572132682148381476266902159616)
	]
	result = 15
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 171
		../../codegen/src/isa/aarch64/inst.isle line 4169
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 1899
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Value, Value, Immediate))	extractor(shuffle, 0)
		4: (Value, Value, Immediate)	match_some(3)
		5: Immediate	match_tuple(4, 2)
		6: Option(u128)	extractor(u128_from_immediate, 5)
		7: u128	match_some(6)
		8: Value	match_tuple(4, 0)
		9: Reg	constructor(put_in_reg, [8], 1)
		10: Value	match_tuple(4, 1)
		11: Reg	constructor(put_in_reg, [10], 2)
		12: VectorSize	make_variant(VectorSize::Size16x8, [])
		15: Option(InstOutput)	some(23)
		19: VecALUOp	make_variant(VecALUOp::Uzp2, [])
		22: ValueRegs	constructor(value_reg, [32], 1)
		23: InstOutput	constructor(output, [22], 2)
		28: Type	const_prim(I8X16)
		29: WritableReg	constructor(temp_writable_reg, [28], 1)
		30: MInst	make_variant(MInst::VecRRR, [19, 29, 9, 11, 12])
		31: Unit	constructor(emit, [30], 2)
		32: Reg	constructor(writable_reg_to_reg, [29], 0)
	]
	constraints = [
		3:	some
		6:	some
		7:	const_int(41362386467224802506860000736977486594)
	]
	result = 15
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 169
		../../codegen/src/isa/aarch64/inst.isle line 4165
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 1899
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Value, Value, Immediate))	extractor(shuffle, 0)
		4: (Value, Value, Immediate)	match_some(3)
		5: Immediate	match_tuple(4, 2)
		6: Option(u128)	extractor(u128_from_immediate, 5)
		7: u128	match_some(6)
		8: Value	match_tuple(4, 0)
		9: Reg	constructor(put_in_reg, [8], 1)
		10: Value	match_tuple(4, 1)
		11: Reg	constructor(put_in_reg, [10], 2)
		12: VectorSize	make_variant(VectorSize::Size16x8, [])
		15: Option(InstOutput)	some(23)
		19: VecALUOp	make_variant(VecALUOp::Uzp1, [])
		22: ValueRegs	constructor(value_reg, [32], 1)
		23: InstOutput	constructor(output, [22], 2)
		28: Type	const_prim(I8X16)
		29: WritableReg	constructor(temp_writable_reg, [28], 1)
		30: MInst	make_variant(MInst::VecRRR, [19, 29, 9, 11, 12])
		31: Unit	constructor(emit, [30], 2)
		32: Reg	constructor(writable_reg_to_reg, [29], 0)
	]
	constraints = [
		3:	some
		6:	some
		7:	const_int(38693505158040971420872748913983226112)
	]
	result = 15
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 167
		../../codegen/src/isa/aarch64/inst.isle line 4169
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 1899
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Value, Value, Immediate))	extractor(shuffle, 0)
		4: (Value, Value, Immediate)	match_some(3)
		5: Immediate	match_tuple(4, 2)
		6: Option(u128)	extractor(u128_from_immediate, 5)
		7: u128	match_some(6)
		8: Value	match_tuple(4, 0)
		9: Reg	constructor(put_in_reg, [8], 1)
		10: Value	match_tuple(4, 1)
		11: Reg	constructor(put_in_reg, [10], 2)
		12: VectorSize	make_variant(VectorSize::Size8x16, [])
		15: Option(InstOutput)	some(23)
		19: VecALUOp	make_variant(VecALUOp::Uzp2, [])
		22: ValueRegs	constructor(value_reg, [32], 1)
		23: InstOutput	constructor(output, [22], 2)
		28: Type	const_prim(I8X16)
		29: WritableReg	constructor(temp_writable_reg, [28], 1)
		30: MInst	make_variant(MInst::VecRRR, [19, 29, 9, 11, 12])
		31: Unit	constructor(emit, [30], 2)
		32: Reg	constructor(writable_reg_to_reg, [29], 0)
	]
	constraints = [
		3:	some
		6:	some
		7:	const_int(41357194091136896220700492464948314881)
	]
	result = 15
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 165
		../../codegen/src/isa/aarch64/inst.isle line 4165
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 1899
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Value, Value, Immediate))	extractor(shuffle, 0)
		4: (Value, Value, Immediate)	match_some(3)
		5: Immediate	match_tuple(4, 2)
		6: Option(u128)	extractor(u128_from_immediate, 5)
		7: u128	match_some(6)
		8: Value	match_tuple(4, 0)
		9: Reg	constructor(put_in_reg, [8], 1)
		10: Value	match_tuple(4, 1)
		11: Reg	constructor(put_in_reg, [10], 2)
		12: VectorSize	make_variant(VectorSize::Size8x16, [])
		15: Option(InstOutput)	some(23)
		19: VecALUOp	make_variant(VecALUOp::Uzp1, [])
		22: ValueRegs	constructor(value_reg, [32], 1)
		23: InstOutput	constructor(output, [22], 2)
		28: Type	const_prim(I8X16)
		29: WritableReg	constructor(temp_writable_reg, [28], 1)
		30: MInst	make_variant(MInst::VecRRR, [19, 29, 9, 11, 12])
		31: Unit	constructor(emit, [30], 2)
		32: Reg	constructor(writable_reg_to_reg, [29], 0)
	]
	constraints = [
		3:	some
		6:	some
		7:	const_int(40022753436544980677706866553451184640)
	]
	result = 15
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 152
		../../codegen/src/isa/aarch64/inst.isle line 2333
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Value, Value, Immediate))	extractor(shuffle, 0)
		4: (Value, Value, Immediate)	match_some(3)
		5: Immediate	match_tuple(4, 2)
		6: Option(u8)	extractor(vec_extract_imm4_from_immediate, 5)
		7: Value	match_tuple(4, 0)
		8: Reg	constructor(put_in_reg, [7], 1)
		9: Value	match_tuple(4, 1)
		10: Reg	constructor(put_in_reg, [9], 2)
		11: u8	match_some(6)
		14: Option(InstOutput)	some(25)
		18: Type	const_prim(I8X16)
		19: WritableReg	constructor(temp_writable_reg, [18], 1)
		20: MInst	make_variant(MInst::VecExtract, [19, 8, 10, 11])
		21: Unit	constructor(emit, [20], 2)
		22: Reg	constructor(writable_reg_to_reg, [19], 0)
		24: ValueRegs	constructor(value_reg, [22], 1)
		25: InstOutput	constructor(output, [24], 2)
	]
	constraints = [
		3:	some
		6:	some
	]
	result = 14
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 133
		../../codegen/src/isa/aarch64/inst.isle line 1982
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Value, Value, Immediate))	extractor(shuffle, 0)
		4: (Value, Value, Immediate)	match_some(3)
		5: Immediate	match_tuple(4, 2)
		6: Option(u8)	extractor(shuffle_dup64_from_imm, 5)
		7: Value	match_tuple(4, 0)
		8: Reg	constructor(put_in_reg, [7], 1)
		9: VectorSize	make_variant(VectorSize::Size64x2, [])
		10: u8	match_some(6)
		13: Option(InstOutput)	some(24)
		17: Type	const_prim(I8X16)
		18: WritableReg	constructor(temp_writable_reg, [17], 1)
		19: MInst	make_variant(MInst::VecDupFromFpu, [18, 8, 9, 10])
		20: Unit	constructor(emit, [19], 2)
		21: Reg	constructor(writable_reg_to_reg, [18], 0)
		23: ValueRegs	constructor(value_reg, [21], 1)
		24: InstOutput	constructor(output, [23], 2)
	]
	constraints = [
		3:	some
		6:	some
	]
	result = 13
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 131
		../../codegen/src/isa/aarch64/inst.isle line 1982
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Value, Value, Immediate))	extractor(shuffle, 0)
		4: (Value, Value, Immediate)	match_some(3)
		5: Immediate	match_tuple(4, 2)
		6: Option(u8)	extractor(shuffle_dup32_from_imm, 5)
		7: Value	match_tuple(4, 0)
		8: Reg	constructor(put_in_reg, [7], 1)
		9: VectorSize	make_variant(VectorSize::Size32x4, [])
		10: u8	match_some(6)
		13: Option(InstOutput)	some(24)
		17: Type	const_prim(I8X16)
		18: WritableReg	constructor(temp_writable_reg, [17], 1)
		19: MInst	make_variant(MInst::VecDupFromFpu, [18, 8, 9, 10])
		20: Unit	constructor(emit, [19], 2)
		21: Reg	constructor(writable_reg_to_reg, [18], 0)
		23: ValueRegs	constructor(value_reg, [21], 1)
		24: InstOutput	constructor(output, [23], 2)
	]
	constraints = [
		3:	some
		6:	some
	]
	result = 13
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 129
		../../codegen/src/isa/aarch64/inst.isle line 1982
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Value, Value, Immediate))	extractor(shuffle, 0)
		4: (Value, Value, Immediate)	match_some(3)
		5: Immediate	match_tuple(4, 2)
		6: Option(u8)	extractor(shuffle_dup16_from_imm, 5)
		7: Value	match_tuple(4, 0)
		8: Reg	constructor(put_in_reg, [7], 1)
		9: VectorSize	make_variant(VectorSize::Size16x8, [])
		10: u8	match_some(6)
		13: Option(InstOutput)	some(24)
		17: Type	const_prim(I8X16)
		18: WritableReg	constructor(temp_writable_reg, [17], 1)
		19: MInst	make_variant(MInst::VecDupFromFpu, [18, 8, 9, 10])
		20: Unit	constructor(emit, [19], 2)
		21: Reg	constructor(writable_reg_to_reg, [18], 0)
		23: ValueRegs	constructor(value_reg, [21], 1)
		24: InstOutput	constructor(output, [23], 2)
	]
	constraints = [
		3:	some
		6:	some
	]
	result = 13
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 127
		../../codegen/src/isa/aarch64/inst.isle line 1982
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Value, Value, Immediate))	extractor(shuffle, 0)
		4: (Value, Value, Immediate)	match_some(3)
		5: Immediate	match_tuple(4, 2)
		6: Option(u8)	extractor(shuffle_dup8_from_imm, 5)
		7: Value	match_tuple(4, 0)
		8: Reg	constructor(put_in_reg, [7], 1)
		9: VectorSize	make_variant(VectorSize::Size8x16, [])
		10: u8	match_some(6)
		13: Option(InstOutput)	some(24)
		17: Type	const_prim(I8X16)
		18: WritableReg	constructor(temp_writable_reg, [17], 1)
		19: MInst	make_variant(MInst::VecDupFromFpu, [18, 8, 9, 10])
		20: Unit	constructor(emit, [19], 2)
		21: Reg	constructor(writable_reg_to_reg, [18], 0)
		23: ValueRegs	constructor(value_reg, [21], 1)
		24: InstOutput	constructor(output, [23], 2)
	]
	constraints = [
		3:	some
		6:	some
	]
	result = 13
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 104
		../../codegen/src/isa/aarch64/inst.isle line 2073
		../../codegen/src/isa/aarch64/inst.isle line 2081
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Inst	match_tuple(4, 1)
		7: Option((Value, Value))	extractor(iadd, 6)
		8: (Value, Value)	match_some(7)
		9: Value	match_tuple(8, 0)
		10: ValueRegs	constructor(put_in_regs, [9], 1)
		11: usize	const_int(0, usize)
		12: Reg	constructor(value_regs_get, [10, 11], 2)
		13: usize	const_int(1, usize)
		14: Reg	constructor(value_regs_get, [10, 13], 3)
		15: Value	match_tuple(8, 1)
		16: ValueRegs	constructor(put_in_regs, [15], 4)
		17: Reg	constructor(value_regs_get, [16, 11], 5)
		18: Reg	constructor(value_regs_get, [16, 13], 6)
		19: Type	const_prim(I64)
		22: ValueRegs	constructor(with_flags, [34, 44], 9)
		23: InstOutput	constructor(output, [22], 10)
		24: Option(InstOutput)	some(23)
		28: Type	const_prim(I64)
		29: WritableReg	constructor(temp_writable_reg, [28], 1)
		30: OperandSize	constructor(operand_size, [19], 2)
		31: ALUOp	make_variant(ALUOp::AddS, [])
		32: MInst	make_variant(MInst::AluRRR, [31, 30, 29, 12, 17])
		33: Reg	constructor(writable_reg_to_reg, [29], 0)
		34: ProducesFlags	make_variant(ProducesFlags::ProducesFlagsReturnsResultWithConsumer, [32, 33])
		38: Type	const_prim(I64)
		39: WritableReg	constructor(temp_writable_reg, [38], 1)
		40: OperandSize	constructor(operand_size, [19], 2)
		41: ALUOp	make_variant(ALUOp::Adc, [])
		42: MInst	make_variant(MInst::AluRRR, [41, 40, 39, 14, 18])
		43: Reg	constructor(writable_reg_to_reg, [39], 0)
		44: ConsumesFlags	make_variant(ConsumesFlags::ConsumesFlagsReturnsResultWithProducer, [42, 43])
	]
	constraints = [
		3:	some
		5:	const_prim(I128)
		7:	some
	]
	result = 24
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 100
		../../codegen/src/isa/aarch64/inst.isle line 2440
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 1899
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Inst	match_tuple(4, 1)
		6: Option((Value, Value))	extractor(iadd, 5)
		7: Type	match_tuple(4, 0)
		8: Option((u32, u32))	extractor(multi_lane, 7)
		9: (Value, Value)	match_some(6)
		10: Value	match_tuple(9, 0)
		11: Reg	constructor(put_in_reg, [10], 1)
		12: Value	match_tuple(9, 1)
		13: Reg	constructor(put_in_reg, [12], 2)
		14: VectorSize	constructor(vector_size, [7], 3)
		17: Option(InstOutput)	some(25)
		21: VecALUOp	make_variant(VecALUOp::Add, [])
		24: ValueRegs	constructor(value_reg, [34], 1)
		25: InstOutput	constructor(output, [24], 2)
		30: Type	const_prim(I8X16)
		31: WritableReg	constructor(temp_writable_reg, [30], 1)
		32: MInst	make_variant(MInst::VecRRR, [21, 31, 11, 13, 14])
		33: Unit	constructor(emit, [32], 2)
		34: Reg	constructor(writable_reg_to_reg, [31], 0)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
	]
	result = 17
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 95
		../../codegen/src/isa/aarch64/inst.isle line 2485
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 2043
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(fits_in_64, 5)
		7: Inst	match_tuple(4, 1)
		8: Option((Value, Value))	extractor(isub, 7)
		9: (Value, Value)	match_some(8)
		10: Value	match_tuple(9, 1)
		11: Option(Inst)	extractor(def_inst, 10)
		12: Inst	match_some(11)
		13: Option((Value, Value))	extractor(imul, 12)
		14: (Value, Value)	match_some(13)
		15: Value	match_tuple(14, 0)
		16: Reg	constructor(put_in_reg, [15], 1)
		17: Value	match_tuple(14, 1)
		18: Reg	constructor(put_in_reg, [17], 2)
		19: Value	match_tuple(9, 0)
		20: Reg	constructor(put_in_reg, [19], 3)
		21: Type	match_some(6)
		24: Option(InstOutput)	some(33)
		29: ALUOp3	make_variant(ALUOp3::MSub, [])
		32: ValueRegs	constructor(value_reg, [44], 1)
		33: InstOutput	constructor(output, [32], 2)
		39: Type	const_prim(I64)
		40: WritableReg	constructor(temp_writable_reg, [39], 1)
		41: OperandSize	constructor(operand_size, [21], 2)
		42: MInst	make_variant(MInst::AluRRRR, [29, 41, 40, 16, 18, 20])
		43: Unit	constructor(emit, [42], 3)
		44: Reg	constructor(writable_reg_to_reg, [40], 0)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
		11:	some
		13:	some
	]
	result = 24
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 91
		../../codegen/src/isa/aarch64/inst.isle line 2480
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 2043
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(fits_in_64, 5)
		7: Inst	match_tuple(4, 1)
		8: Option((Value, Value))	extractor(iadd, 7)
		9: (Value, Value)	match_some(8)
		10: Value	match_tuple(9, 0)
		11: Option(Inst)	extractor(def_inst, 10)
		12: Inst	match_some(11)
		13: Option((Value, Value))	extractor(imul, 12)
		14: (Value, Value)	match_some(13)
		15: Value	match_tuple(14, 0)
		16: Reg	constructor(put_in_reg, [15], 1)
		17: Value	match_tuple(14, 1)
		18: Reg	constructor(put_in_reg, [17], 2)
		19: Value	match_tuple(9, 1)
		20: Reg	constructor(put_in_reg, [19], 3)
		21: Type	match_some(6)
		24: Option(InstOutput)	some(33)
		29: ALUOp3	make_variant(ALUOp3::MAdd, [])
		32: ValueRegs	constructor(value_reg, [44], 1)
		33: InstOutput	constructor(output, [32], 2)
		39: Type	const_prim(I64)
		40: WritableReg	constructor(temp_writable_reg, [39], 1)
		41: OperandSize	constructor(operand_size, [21], 2)
		42: MInst	make_variant(MInst::AluRRRR, [29, 41, 40, 16, 18, 20])
		43: Unit	constructor(emit, [42], 3)
		44: Reg	constructor(writable_reg_to_reg, [40], 0)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
		11:	some
		13:	some
	]
	result = 24
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 88
		../../codegen/src/isa/aarch64/inst.isle line 2480
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 2043
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(fits_in_64, 5)
		7: Inst	match_tuple(4, 1)
		8: Option((Value, Value))	extractor(iadd, 7)
		9: (Value, Value)	match_some(8)
		10: Value	match_tuple(9, 1)
		11: Option(Inst)	extractor(def_inst, 10)
		12: Inst	match_some(11)
		13: Option((Value, Value))	extractor(imul, 12)
		14: (Value, Value)	match_some(13)
		15: Value	match_tuple(14, 0)
		16: Reg	constructor(put_in_reg, [15], 1)
		17: Value	match_tuple(14, 1)
		18: Reg	constructor(put_in_reg, [17], 2)
		19: Value	match_tuple(9, 0)
		20: Reg	constructor(put_in_reg, [19], 3)
		21: Type	match_some(6)
		24: Option(InstOutput)	some(33)
		29: ALUOp3	make_variant(ALUOp3::MAdd, [])
		32: ValueRegs	constructor(value_reg, [44], 1)
		33: InstOutput	constructor(output, [32], 2)
		39: Type	const_prim(I64)
		40: WritableReg	constructor(temp_writable_reg, [39], 1)
		41: OperandSize	constructor(operand_size, [21], 2)
		42: MInst	make_variant(MInst::AluRRRR, [29, 41, 40, 16, 18, 20])
		43: Unit	constructor(emit, [42], 3)
		44: Reg	constructor(writable_reg_to_reg, [40], 0)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
		11:	some
		13:	some
	]
	result = 24
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 82
		../../codegen/src/isa/aarch64/inst.isle line 2437
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 2003
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(fits_in_64, 5)
		7: Inst	match_tuple(4, 1)
		8: Option((Value, Value))	extractor(iadd, 7)
		9: (Value, Value)	match_some(8)
		10: Value	match_tuple(9, 0)
		11: Option(Inst)	extractor(def_inst, 10)
		12: Inst	match_some(11)
		13: Option((Value, Value))	extractor(ishl, 12)
		14: (Value, Value)	match_some(13)
		15: Value	match_tuple(14, 1)
		16: Option(Inst)	extractor(def_inst, 15)
		17: Inst	match_some(16)
		18: Option(Imm64)	extractor(iconst, 17)
		19: Type	match_some(6)
		20: Imm64	match_some(18)
		21: Option(ShiftOpAndAmt)	constructor(lshl_from_imm64, [19, 20], 0)
		22: Value	match_tuple(9, 1)
		23: Reg	constructor(put_in_reg, [22], 1)
		24: Value	match_tuple(14, 0)
		25: Reg	constructor(put_in_reg, [24], 2)
		26: ShiftOpAndAmt	match_some(21)
		29: Option(InstOutput)	some(38)
		34: ALUOp	make_variant(ALUOp::Add, [])
		37: ValueRegs	constructor(value_reg, [49], 1)
		38: InstOutput	constructor(output, [37], 2)
		44: Type	const_prim(I64)
		45: WritableReg	constructor(temp_writable_reg, [44], 1)
		46: OperandSize	constructor(operand_size, [19], 2)
		47: MInst	make_variant(MInst::AluRRRShift, [34, 46, 45, 23, 25, 26])
		48: Unit	constructor(emit, [47], 3)
		49: Reg	constructor(writable_reg_to_reg, [45], 0)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
		11:	some
		13:	some
		16:	some
		18:	some
		21:	some
	]
	result = 29
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 77
		../../codegen/src/isa/aarch64/inst.isle line 2437
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 2003
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(fits_in_64, 5)
		7: Inst	match_tuple(4, 1)
		8: Option((Value, Value))	extractor(iadd, 7)
		9: (Value, Value)	match_some(8)
		10: Value	match_tuple(9, 1)
		11: Option(Inst)	extractor(def_inst, 10)
		12: Inst	match_some(11)
		13: Option((Value, Value))	extractor(ishl, 12)
		14: (Value, Value)	match_some(13)
		15: Value	match_tuple(14, 1)
		16: Option(Inst)	extractor(def_inst, 15)
		17: Inst	match_some(16)
		18: Option(Imm64)	extractor(iconst, 17)
		19: Type	match_some(6)
		20: Imm64	match_some(18)
		21: Option(ShiftOpAndAmt)	constructor(lshl_from_imm64, [19, 20], 0)
		22: Value	match_tuple(9, 0)
		23: Reg	constructor(put_in_reg, [22], 1)
		24: Value	match_tuple(14, 0)
		25: Reg	constructor(put_in_reg, [24], 2)
		26: ShiftOpAndAmt	match_some(21)
		29: Option(InstOutput)	some(38)
		34: ALUOp	make_variant(ALUOp::Add, [])
		37: ValueRegs	constructor(value_reg, [49], 1)
		38: InstOutput	constructor(output, [37], 2)
		44: Type	const_prim(I64)
		45: WritableReg	constructor(temp_writable_reg, [44], 1)
		46: OperandSize	constructor(operand_size, [19], 2)
		47: MInst	make_variant(MInst::AluRRRShift, [34, 46, 45, 23, 25, 26])
		48: Unit	constructor(emit, [47], 3)
		49: Reg	constructor(writable_reg_to_reg, [45], 0)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
		11:	some
		13:	some
		16:	some
		18:	some
		21:	some
	]
	result = 29
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 72
		../../codegen/src/isa/aarch64/inst.isle line 2431
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 2036
		../../codegen/src/isa/aarch64/inst.isle line 2028
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(fits_in_64, 5)
		7: Inst	match_tuple(4, 1)
		8: Option((Value, Value))	extractor(iadd, 7)
		9: (Value, Value)	match_some(8)
		10: Value	match_tuple(9, 0)
		11: Option(ExtendedValue)	extractor(extended_value_from_value, 10)
		12: Value	match_tuple(9, 1)
		13: Reg	constructor(put_in_reg, [12], 1)
		14: Type	match_some(6)
		15: ExtendedValue	match_some(11)
		18: Option(InstOutput)	some(26)
		22: ALUOp	make_variant(ALUOp::Add, [])
		25: ValueRegs	constructor(value_reg, [44], 1)
		26: InstOutput	constructor(output, [25], 2)
		31: Reg	constructor(put_extended_in_reg, [15], 1)
		32: ExtendOp	constructor(get_extended_op, [15], 2)
		39: Type	const_prim(I64)
		40: WritableReg	constructor(temp_writable_reg, [39], 1)
		41: OperandSize	constructor(operand_size, [14], 2)
		42: MInst	make_variant(MInst::AluRRRExtend, [22, 41, 40, 13, 31, 32])
		43: Unit	constructor(emit, [42], 3)
		44: Reg	constructor(writable_reg_to_reg, [40], 0)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
		11:	some
	]
	result = 18
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 69
		../../codegen/src/isa/aarch64/inst.isle line 2431
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 2036
		../../codegen/src/isa/aarch64/inst.isle line 2028
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(fits_in_64, 5)
		7: Inst	match_tuple(4, 1)
		8: Option((Value, Value))	extractor(iadd, 7)
		9: (Value, Value)	match_some(8)
		10: Value	match_tuple(9, 1)
		11: Option(ExtendedValue)	extractor(extended_value_from_value, 10)
		12: Value	match_tuple(9, 0)
		13: Reg	constructor(put_in_reg, [12], 1)
		14: Type	match_some(6)
		15: ExtendedValue	match_some(11)
		18: Option(InstOutput)	some(26)
		22: ALUOp	make_variant(ALUOp::Add, [])
		25: ValueRegs	constructor(value_reg, [44], 1)
		26: InstOutput	constructor(output, [25], 2)
		31: Reg	constructor(put_extended_in_reg, [15], 1)
		32: ExtendOp	constructor(get_extended_op, [15], 2)
		39: Type	const_prim(I64)
		40: WritableReg	constructor(temp_writable_reg, [39], 1)
		41: OperandSize	constructor(operand_size, [14], 2)
		42: MInst	make_variant(MInst::AluRRRExtend, [22, 41, 40, 13, 31, 32])
		43: Unit	constructor(emit, [42], 3)
		44: Reg	constructor(writable_reg_to_reg, [40], 0)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
		11:	some
	]
	result = 18
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 63
		../../codegen/src/isa/aarch64/inst.isle line 1803
		../../codegen/src/isa/aarch64/inst.isle line 2448
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 1996
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(fits_in_64, 5)
		7: Inst	match_tuple(4, 1)
		8: Option((Value, Value))	extractor(iadd, 7)
		9: (Value, Value)	match_some(8)
		10: Value	match_tuple(9, 0)
		12: Value	match_tuple(9, 1)
		13: Reg	constructor(put_in_reg, [12], 1)
		14: Type	match_some(6)
		15: Imm12	match_some(33)
		18: Option(InstOutput)	some(41)
		20: Option(Inst)	extractor(def_inst, 10)
		21: Inst	match_some(20)
		22: Option((Type, Inst))	extractor(has_type, 21)
		23: (Type, Inst)	match_some(22)
		24: Inst	match_tuple(23, 1)
		25: Option(Imm64)	extractor(iconst, 24)
		26: Type	match_tuple(23, 0)
		27: Imm64	match_some(25)
		28: i64	constructor(i64_sextend_imm64, [26, 27], 0)
		29: i64	constructor(i64_neg, [28], 0)
		30: u64	constructor(i64_as_u64, [29], 0)
		31: Option(Imm12)	extractor(imm12_from_u64, 30)
		32: Imm12	match_some(31)
		33: Option(Imm12)	some(32)
		37: ALUOp	make_variant(ALUOp::Sub, [])
		40: ValueRegs	constructor(value_reg, [51], 1)
		41: InstOutput	constructor(output, [40], 2)
		46: Type	const_prim(I64)
		47: WritableReg	constructor(temp_writable_reg, [46], 1)
		48: OperandSize	constructor(operand_size, [14], 2)
		49: MInst	make_variant(MInst::AluRRImm12, [37, 48, 47, 13, 15])
		50: Unit	constructor(emit, [49], 3)
		51: Reg	constructor(writable_reg_to_reg, [47], 0)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
		20:	some
		22:	some
		25:	some
		31:	some
		33:	some
	]
	result = 18
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 59
		../../codegen/src/isa/aarch64/inst.isle line 1803
		../../codegen/src/isa/aarch64/inst.isle line 2448
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 1996
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(fits_in_64, 5)
		7: Inst	match_tuple(4, 1)
		8: Option((Value, Value))	extractor(iadd, 7)
		9: (Value, Value)	match_some(8)
		10: Value	match_tuple(9, 1)
		12: Value	match_tuple(9, 0)
		13: Reg	constructor(put_in_reg, [12], 1)
		14: Type	match_some(6)
		15: Imm12	match_some(33)
		18: Option(InstOutput)	some(41)
		20: Option(Inst)	extractor(def_inst, 10)
		21: Inst	match_some(20)
		22: Option((Type, Inst))	extractor(has_type, 21)
		23: (Type, Inst)	match_some(22)
		24: Inst	match_tuple(23, 1)
		25: Option(Imm64)	extractor(iconst, 24)
		26: Type	match_tuple(23, 0)
		27: Imm64	match_some(25)
		28: i64	constructor(i64_sextend_imm64, [26, 27], 0)
		29: i64	constructor(i64_neg, [28], 0)
		30: u64	constructor(i64_as_u64, [29], 0)
		31: Option(Imm12)	extractor(imm12_from_u64, 30)
		32: Imm12	match_some(31)
		33: Option(Imm12)	some(32)
		37: ALUOp	make_variant(ALUOp::Sub, [])
		40: ValueRegs	constructor(value_reg, [51], 1)
		41: InstOutput	constructor(output, [40], 2)
		46: Type	const_prim(I64)
		47: WritableReg	constructor(temp_writable_reg, [46], 1)
		48: OperandSize	constructor(operand_size, [14], 2)
		49: MInst	make_variant(MInst::AluRRImm12, [37, 48, 47, 13, 15])
		50: Unit	constructor(emit, [49], 3)
		51: Reg	constructor(writable_reg_to_reg, [47], 0)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
		20:	some
		22:	some
		25:	some
		31:	some
		33:	some
	]
	result = 18
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 54
		../../codegen/src/isa/aarch64/inst.isle line 2428
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 1996
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(fits_in_64, 5)
		7: Inst	match_tuple(4, 1)
		8: Option((Value, Value))	extractor(iadd, 7)
		9: (Value, Value)	match_some(8)
		10: Value	match_tuple(9, 0)
		11: Option(Imm12)	extractor(imm12_from_value, 10)
		12: Value	match_tuple(9, 1)
		13: Reg	constructor(put_in_reg, [12], 1)
		14: Type	match_some(6)
		15: Imm12	match_some(11)
		18: Option(InstOutput)	some(26)
		22: ALUOp	make_variant(ALUOp::Add, [])
		25: ValueRegs	constructor(value_reg, [36], 1)
		26: InstOutput	constructor(output, [25], 2)
		31: Type	const_prim(I64)
		32: WritableReg	constructor(temp_writable_reg, [31], 1)
		33: OperandSize	constructor(operand_size, [14], 2)
		34: MInst	make_variant(MInst::AluRRImm12, [22, 33, 32, 13, 15])
		35: Unit	constructor(emit, [34], 3)
		36: Reg	constructor(writable_reg_to_reg, [32], 0)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
		11:	some
	]
	result = 18
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 51
		../../codegen/src/isa/aarch64/inst.isle line 2428
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 1996
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(fits_in_64, 5)
		7: Inst	match_tuple(4, 1)
		8: Option((Value, Value))	extractor(iadd, 7)
		9: (Value, Value)	match_some(8)
		10: Value	match_tuple(9, 1)
		11: Option(Imm12)	extractor(imm12_from_value, 10)
		12: Value	match_tuple(9, 0)
		13: Reg	constructor(put_in_reg, [12], 1)
		14: Type	match_some(6)
		15: Imm12	match_some(11)
		18: Option(InstOutput)	some(26)
		22: ALUOp	make_variant(ALUOp::Add, [])
		25: ValueRegs	constructor(value_reg, [36], 1)
		26: InstOutput	constructor(output, [25], 2)
		31: Type	const_prim(I64)
		32: WritableReg	constructor(temp_writable_reg, [31], 1)
		33: OperandSize	constructor(operand_size, [14], 2)
		34: MInst	make_variant(MInst::AluRRImm12, [22, 33, 32, 13, 15])
		35: Unit	constructor(emit, [34], 3)
		36: Reg	constructor(writable_reg_to_reg, [32], 0)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
		11:	some
	]
	result = 18
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 47
		../../codegen/src/isa/aarch64/inst.isle line 2425
		../../codegen/src/prelude_lower.isle line 73
		../../codegen/src/isa/aarch64/inst.isle line 1892
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Type	match_tuple(4, 0)
		6: Option(Type)	extractor(fits_in_64, 5)
		7: Inst	match_tuple(4, 1)
		8: Option((Value, Value))	extractor(iadd, 7)
		9: (Value, Value)	match_some(8)
		10: Value	match_tuple(9, 0)
		11: Reg	constructor(put_in_reg, [10], 1)
		12: Value	match_tuple(9, 1)
		13: Reg	constructor(put_in_reg, [12], 2)
		14: Type	match_some(6)
		17: Option(InstOutput)	some(25)
		21: ALUOp	make_variant(ALUOp::Add, [])
		24: ValueRegs	constructor(value_reg, [35], 1)
		25: InstOutput	constructor(output, [24], 2)
		30: Type	const_prim(I64)
		31: WritableReg	constructor(temp_writable_reg, [30], 1)
		32: OperandSize	constructor(operand_size, [14], 2)
		33: MInst	make_variant(MInst::AluRRR, [21, 32, 31, 11, 13])
		34: Unit	constructor(emit, [33], 3)
		35: Reg	constructor(writable_reg_to_reg, [31], 0)
	]
	constraints = [
		3:	some
		6:	some
		8:	some
	]
	result = 17
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 39
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option(())	extractor(nop, 0)
		4: Reg	constructor(invalid_reg, [], 1)
		6: Option(InstOutput)	some(9)
		8: ValueRegs	constructor(value_reg, [4], 1)
		9: InstOutput	constructor(output, [8], 2)
	]
	constraints = [
		3:	some
	]
	result = 6
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 34
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option(Ieee64)	extractor(f64const, 0)
		4: Ieee64	match_some(3)
		5: u64	extractor(u64_from_ieee64, 4)
		6: Reg	constructor(constant_f64, [5], 1)
		8: Option(InstOutput)	some(11)
		10: ValueRegs	constructor(value_reg, [6], 1)
		11: InstOutput	constructor(output, [10], 2)
	]
	constraints = [
		3:	some
	]
	result = 8
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 29
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option(Ieee32)	extractor(f32const, 0)
		4: Ieee32	match_some(3)
		5: u32	extractor(u32_from_ieee32, 4)
		6: Reg	constructor(constant_f32, [5], 1)
		8: Option(InstOutput)	some(11)
		10: ValueRegs	constructor(value_reg, [6], 1)
		11: InstOutput	constructor(output, [10], 2)
	]
	constraints = [
		3:	some
	]
	result = 8
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 24
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Inst	match_tuple(4, 1)
		6: Option(())	extractor(null, 5)
		7: Type	match_tuple(4, 0)
		8: ImmExtend	make_variant(ImmExtend::Zero, [])
		9: u64	const_int(0, u64)
		10: Reg	constructor(imm, [7, 8, 9], 1)
		12: Option(InstOutput)	some(15)
		14: ValueRegs	constructor(value_reg, [10], 1)
		15: InstOutput	constructor(output, [14], 2)
	]
	constraints = [
		3:	some
		6:	some
	]
	result = 12
}
expansion {
	term = lower
	rules = [
		../../codegen/src/isa/aarch64/lower.isle line 19
		../../codegen/src/prelude_lower.isle line 73
	]
	bindings = [
		0: Inst	argument(0)
		3: Option((Type, Inst))	extractor(has_type, 0)
		4: (Type, Inst)	match_some(3)
		5: Inst	match_tuple(4, 1)
		6: Option(Imm64)	extractor(iconst, 5)
		7: Type	match_tuple(4, 0)
		8: ImmExtend	make_variant(ImmExtend::Zero, [])
		9: Imm64	match_some(6)
		10: u64	extractor(u64_from_imm64, 9)
		11: Reg	constructor(imm, [7, 8, 10], 1)
		13: Option(InstOutput)	some(16)
		15: ValueRegs	constructor(value_reg, [11], 1)
		16: InstOutput	constructor(output, [15], 2)
	]
	constraints = [
		3:	some
		6:	some
	]
	result = 13
}
