Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Mon Jan 20 23:21:20 2025
| Host         : xubundadu-Lenovo running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -file Implement/Config_shift_right_count_up_implement/top_timing_summary.rpt
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.022        0.000                      0                   80        0.109        0.000                      0                   80        2.000        0.000                       0                    66  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_p  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_p               2.022        0.000                      0                   80        0.109        0.000                      0                   80        2.000        0.000                       0                    66  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_p
  To Clock:  clk_p

Setup :            0  Failing Endpoints,  Worst Slack        2.022ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.022ns  (required time - arrival time)
  Source:                 inst_count/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            inst_count/count_out_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_p rise@5.000ns - clk_p rise@0.000ns)
  Data Path Delay:        2.748ns  (logic 0.704ns (25.618%)  route 2.044ns (74.382%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.380ns = ( 9.380 - 5.000 ) 
    Source Clock Delay      (SCD):    4.749ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_p rise edge)      0.000     0.000 r                                      
    E3                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    E3                   IBUF (Prop_ibuf_I_O)         0.999     0.999 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.023    static                              clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.119 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.630     4.749    boundary                            inst_count/clk
    SLICE_X15Y104        FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_reg[3]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X15Y104        FDRE (Prop_fdre_C_Q)         0.456     5.205 r  reconfigurable pblock_inst_count    inst_count/count_reg[3]/Q
                         net (fo=2, routed)           0.833     6.039    reconfigurable                      inst_count/count_reg[3]
    SLICE_X14Y105        LUT6 (Prop_lut6_I0_O)        0.124     6.163 r  reconfigurable pblock_inst_count    inst_count/count_out[3]_i_3/O
                         net (fo=1, routed)           0.832     6.994    reconfigurable                      inst_count/count_out[3]_i_3_n_0
    SLICE_X14Y107        LUT5 (Prop_lut5_I0_O)        0.124     7.118 r  reconfigurable pblock_inst_count    inst_count/count_out[3]_i_1/O
                         net (fo=4, routed)           0.379     7.497    reconfigurable                      inst_count/count_out[3]_i_1_n_0
    SLICE_X14Y107        FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_p rise edge)      5.000     5.000 r                                      
    E3                                                0.000     5.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     5.000    static                              clk
    E3                   IBUF (Prop_ibuf_I_O)         0.862     5.862 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.782    static                              clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.873 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.507     9.380    boundary                            inst_count/clk
    SLICE_X14Y107        FDRE                                         r  reconfigurable pblock_inst_count    inst_count/count_out_reg[0]/C
                         clock pessimism              0.343     9.723                                            
                         clock uncertainty           -0.035     9.688                                            
    SLICE_X14Y107        FDRE (Setup_fdre_C_CE)      -0.169     9.519    reconfigurable   pblock_inst_count      inst_count/count_out_reg[0]
  -------------------------------------------------------------------
                         required time                          9.519                                            
                         arrival time                          -7.497                                            
  -------------------------------------------------------------------
                         slack                                  2.022                                            





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            inst_shift/RAMB36_inst/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.141ns (23.508%)  route 0.459ns (76.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_p rise edge)      0.000     0.000 r                                      
    E3                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    E3                   IBUF (Prop_ibuf_I_O)         0.156     0.156 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.800    static                              clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.826 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.596     1.421    static                              clk_IBUF_BUFG
    SLICE_X72Y98         FDRE                                         r  static                              count_reg[31]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X72Y98         FDRE (Prop_fdre_C_Q)         0.141     1.562 r  static                              count_reg[31]/Q
                         net (fo=2, routed)           0.459     2.021    boundary                            inst_shift/addr[8]
    RAMB36_X2Y20         RAMB36E1                                     r  reconfigurable pblock_inst_shift    inst_shift/RAMB36_inst/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_p rise edge)      0.000     0.000 r                                      
    E3                                                0.000     0.000 r  static                              clk (IN)
                         net (fo=0)                   0.000     0.000    static                              clk
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  static                              clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.083    static                              clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.112 r  static                              clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.903     2.015    boundary                            inst_shift/clk
    RAMB36_X2Y20         RAMB36E1                                     r  reconfigurable pblock_inst_shift    inst_shift/RAMB36_inst/CLKARDCLK
                         clock pessimism             -0.286     1.729                                            
    RAMB36_X2Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.912    reconfigurable   pblock_inst_shift      inst_shift/RAMB36_inst
  -------------------------------------------------------------------
                         required time                         -1.912                                            
                         arrival time                           2.021                                            
  -------------------------------------------------------------------
                         slack                                  0.109                                            





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB36_X2Y20  inst_shift/RAMB36_inst/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X72Y91  count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X72Y91  count_reg[0]/C



