<PE_PROJECT_SETTINGS_DOCUMENTATION>
  <PE_product_version v="version 3.07 for Freescale HC(S)08/RS08/CFV1"/>
  <PE_core_version v="Processor Expert Version 0434"/>

  <CPU_Bean name="Cpu" type="MC9S08JM16_48">
    <Enabled v="Y"/>

    <Properties>
      <Component_name v="Cpu"/>
      <CPU_type v="MC9S08JM16CGT"/>
      <list name="Shared Internal properties" v="1">
      </list>
      <list name="Shared CGM module settings" v="1">
        <group name="Clock settings">
          <group name="Internal clock">
            <Internal_oscillator_frequency__kHz_ v="31.250000000000"/>
            <Internal_ref__clock_for_peripherals v="Enabled"/>
            <boolgroup name="Initialize trim value" v="yes">
              <Trim_value_address v="65455"/>
              <Fine_trim_value_address v="65454"/>
            </boolgroup>
          </group>
          <boolgroup name="External clock" v="Disabled" />
          <group name="Low-power modes settings">
            <boolgroup name="STOP instruction enabled" v="no" />
          </group>
        </group>
      </list>
      <Initialization_interrupt_priority v="interrupts enabled"/>
      <list name="Shared internal resource mapping - XDP512" v="1">
        <group name="Internal resource mapping">
          <group name="Interrupt vector table">
            <Address v="65476"/>
            <Size v="58"/>
          </group>
          <group name="Reset vector">
            <Address v="65534"/>
            <Size v="2"/>
          </group>
        </group>
      </list>
      <group name="Internal peripherals">
        <list name="Shared ADC settings" v="1">
          <group name="ADC">
            <Internal_bandgap_buffer v="Disabled"/>
          </group>
        </list>
        <list name="Shared BDM settings" v="1">
          <group name="BDM pin support">
            <BDM_pin v="BKGD_MS"/>
            <BDM_pin_signal v=""/>
          </group>
        </list>
        <list name="Shared FLASH settings" v="1">
          <group name="FLASH">
            <enumgroup name="Security state" v="Disabled">
            </enumgroup>
            <enumgroup name="Protection" v="Disabled">
            </enumgroup>
            <Vector_redirection v="no"/>
          </group>
        </list>
        <list name="Included IO settings" v="1">
          <group name="I/O module">
            <list name="Shared Unused I/O" v="1">
              <enumgroup name="Initialize unused I/O pins" v="no initialization">
              </enumgroup>
            </list>
            <group name="PORT A">
              <Slew_rate_control_for_PTA0 v="no"/>
              <Slew_rate_control_for_PTA5 v="no"/>
              <Drive_strength_for_PTA0 v="High"/>
              <Drive_strength_for_PTA5 v="High"/>
            </group>
            <group name="PORT B">
              <Slew_rate_control_for_PTB0 v="no"/>
              <Slew_rate_control_for_PTB1 v="no"/>
              <Slew_rate_control_for_PTB2 v="no"/>
              <Slew_rate_control_for_PTB3 v="no"/>
              <Slew_rate_control_for_PTB4 v="no"/>
              <Slew_rate_control_for_PTB5 v="no"/>
              <Drive_strength_for_PTB0 v="High"/>
              <Drive_strength_for_PTB1 v="High"/>
              <Drive_strength_for_PTB2 v="High"/>
              <Drive_strength_for_PTB3 v="High"/>
              <Drive_strength_for_PTB4 v="High"/>
              <Drive_strength_for_PTB5 v="High"/>
            </group>
            <group name="PORT C">
              <Slew_rate_control_for_PTC0 v="no"/>
              <Slew_rate_control_for_PTC1 v="no"/>
              <Slew_rate_control_for_PTC2 v="no"/>
              <Slew_rate_control_for_PTC3 v="no"/>
              <Slew_rate_control_for_PTC4 v="no"/>
              <Slew_rate_control_for_PTC5 v="no"/>
              <Drive_strength_for_PTC0 v="High"/>
              <Drive_strength_for_PTC1 v="High"/>
              <Drive_strength_for_PTC2 v="High"/>
              <Drive_strength_for_PTC3 v="High"/>
              <Drive_strength_for_PTC4 v="High"/>
              <Drive_strength_for_PTC5 v="High"/>
            </group>
            <group name="PORT D">
              <Slew_rate_control_for_PTD0 v="no"/>
              <Slew_rate_control_for_PTD1 v="no"/>
              <Slew_rate_control_for_PTD2 v="no"/>
              <Slew_rate_control_for_PTD7 v="no"/>
              <Drive_strength_for_PTD0 v="High"/>
              <Drive_strength_for_PTD1 v="High"/>
              <Drive_strength_for_PTD2 v="High"/>
              <Drive_strength_for_PTD7 v="High"/>
            </group>
            <group name="PORT E">
              <Slew_rate_control_for_PTE0 v="no"/>
              <Slew_rate_control_for_PTE1 v="no"/>
              <Slew_rate_control_for_PTE2 v="no"/>
              <Slew_rate_control_for_PTE3 v="no"/>
              <Slew_rate_control_for_PTE4 v="no"/>
              <Slew_rate_control_for_PTE5 v="no"/>
              <Slew_rate_control_for_PTE6 v="no"/>
              <Slew_rate_control_for_PTE7 v="no"/>
              <Drive_strength_for_PTE0 v="High"/>
              <Drive_strength_for_PTE1 v="High"/>
              <Drive_strength_for_PTE2 v="High"/>
              <Drive_strength_for_PTE3 v="High"/>
              <Drive_strength_for_PTE4 v="High"/>
              <Drive_strength_for_PTE5 v="High"/>
              <Drive_strength_for_PTE6 v="High"/>
              <Drive_strength_for_PTE7 v="High"/>
            </group>
            <group name="PORT F">
              <Slew_rate_control_for_PTF0 v="no"/>
              <Slew_rate_control_for_PTF1 v="no"/>
              <Slew_rate_control_for_PTF4 v="no"/>
              <Slew_rate_control_for_PTF5 v="no"/>
              <Slew_rate_control_for_PTF6 v="no"/>
              <Drive_strength_for_PTF0 v="High"/>
              <Drive_strength_for_PTF1 v="High"/>
              <Drive_strength_for_PTF4 v="High"/>
              <Drive_strength_for_PTF5 v="High"/>
              <Drive_strength_for_PTF6 v="High"/>
            </group>
            <group name="PORT G">
              <Slew_rate_control_for_PTG0 v="no"/>
              <Slew_rate_control_for_PTG1 v="no"/>
              <Slew_rate_control_for_PTG2 v="no"/>
              <Slew_rate_control_for_PTG3 v="no"/>
              <Slew_rate_control_for_PTG4 v="no"/>
              <Slew_rate_control_for_PTG5 v="no"/>
              <Drive_strength_for_PTG0 v="High"/>
              <Drive_strength_for_PTG1 v="High"/>
              <Drive_strength_for_PTG2 v="High"/>
              <Drive_strength_for_PTG3 v="High"/>
              <Drive_strength_for_PTG4 v="High"/>
              <Drive_strength_for_PTG5 v="High"/>
            </group>
          </group>
        </list>
        <list name="Shared LVD settings" v="1">
          <boolgroup name="LVD module" v="Enabled">
            <LVD_reset v="Enabled"/>
            <boolgroup name="LVW interrupt" v="Disabled" />
            <Enable_in_stop_mode v="yes"/>
            <Low_voltage_detect_voltage v="Low trip point"/>
            <Low_voltage_warning_voltage v="Low trip point"/>
          </boolgroup>
        </list>
        <list name="Shared TMP modules setting" v="1">
        </list>
        <list name="Shared Reset pin setting" v="1">
          <group name="Reset pin ">
            <Reset_pin v="RESET"/>
            <Reset_pin_signal v=""/>
          </group>
        </list>
      </group>
      <list name="Shared Cpu interrupts" v="1">
        <group name="CPU interrupts">
          <boolgroup name="Loss of lock" v="Disabled" />
          <boolgroup name="SWI" v="Disabled" />
        </group>
      </list>
      <list name="Shared MCG speed mode settings" v="1">
        <group name="Enabled speed modes">
          <boolgroup name="High speed mode" v="Enabled">
            <High_speed_clock v="Internal Clock"/>
            <Bus_freq__divider v="Auto select"/>
            <Internal_bus_clock v="16"/>
            <Fixed_frequency_clock__MHz_ v="0.015625"/>
            <Clock_monitor v="Disabled"/>
            <enumgroup name="FLL/PLL mode" v="FLL Engaged">
              <Loss_of_lock_interrupt v="Disabled"/>
              <Ref_clock_source v="Internal Clock"/>
              <Ref_clock_freq___MHz_ v="0.031250000000"/>
              <Ref__clock_divider v="Auto select"/>
              <Divided_ref_clock_freq___MHz_ v="0.031250000000"/>
              <FLL_output_clock_freq___MHz_ v="32"/>
            </enumgroup>
          </boolgroup>
          <boolgroup name="Low speed mode" v="Disabled" />
          <boolgroup name="Slow speed mode" v="Disabled" />
        </group>
      </list>
    </Properties>

    <Methods>
      <list name="SharedCpuMethods" v="1">
        <SetHighSpeed v="don&apos;t generate code"/>
        <SetLowSpeed v="don&apos;t generate code"/>
        <SetSlowSpeed v="don&apos;t generate code"/>
        <GetSpeedMode v="don&apos;t generate code"/>
        <SetIntVect v="don&apos;t generate code"/>
        <GetIntVect v="don&apos;t generate code"/>
        <EnableInt v="generate code"/>
        <DisableInt v="generate code"/>
        <GetResetSource v="don&apos;t generate code"/>
        <SetWaitMode v="don&apos;t generate code"/>
        <SetStopMode v="don&apos;t generate code"/>
        <GetLowVoltageWarningFlag v="don&apos;t generate code"/>
        <ClearLowVoltageWarningFlag v="don&apos;t generate code"/>
        <GetPartialPowerDownFlag v="don&apos;t generate code"/>
        <ClearPartialPowerDownFlag v="don&apos;t generate code"/>
        <GetIdentification v="don&apos;t generate code"/>
        <SetBackdoorKey v="don&apos;t generate code"/>
        <Delay100US v="don&apos;t generate code"/>
      </list>
    </Methods>

    <Events>
      <Event_module_name v="Events"/>
      <list name="HCS08EventsGrp" v="1">
        <event name="OnSwINT" v="don&apos;t generate code" />
      </list>
      <list name="CommonEventsGrp" v="1">
        <event name="OnReset" v="don&apos;t generate code" />
        <event name="OnLvwINT" v="don&apos;t generate code" />
        <event name="OnLossOfLockINT" v="don&apos;t generate code" />
      </list>
    </Events>
    <Compiler v="CodeWarrior HCS08 C Compiler"/>

    <CompilerProperties>
      <Compiler v="CodeWarrior HCS08 C Compiler"/>
      <enumgroup name="Unhandled vectors" v="One handler for all">
        <Unhandled_int_code>
/* This code can be changed using the CPU bean property "Build Options / Unhandled int code" */
asm(BGND);
        </Unhandled_int_code>
      </enumgroup>
      <Generate_macros v="yes"/>
      <group name="User initialization">
        <User_data_declarations>
        </User_data_declarations>
        <User_code_before_PE_initialization>
        </User_code_before_PE_initialization>
        <User_code_after_PE_initialization>
        </User_code_after_PE_initialization>
      </group>
      <Memory_model v="Small"/>
      <boolgroup name="Generate PRM file" v="yes">
        <enumgroup name="Stack specification" v="size">
          <Stack_size v="128"/>
        </enumgroup>
        <Set_memory_areas_default v="Click to set default &gt;"/>
        <list name="ROM/RAM Areas" v="5">
          <group name="Memory Area0">
            <boolgroup name="ROM/RAM Area" v="Enabled">
              <Name v="ROM"/>
              <Address v="49152"/>
              <Size v="16302"/>
              <Qualifier v="READ_ONLY"/>
            </boolgroup>
          </group>
          <group name="Memory Area1">
            <boolgroup name="ROM/RAM Area" v="Enabled">
              <Name v="Z_RAM"/>
              <Address v="176"/>
              <Size v="32"/>
              <Qualifier v="READ_WRITE"/>
            </boolgroup>
          </group>
          <group name="Memory Area2">
            <boolgroup name="ROM/RAM Area" v="Enabled">
              <Name v="RAM"/>
              <Address v="208"/>
              <Size v="992"/>
              <Qualifier v="READ_WRITE"/>
            </boolgroup>
          </group>
          <group name="Memory Area3">
            <boolgroup name="ROM/RAM Area" v="Enabled">
              <Name v="RAM1"/>
              <Address v="6240"/>
              <Size v="256"/>
              <Qualifier v="READ_WRITE"/>
            </boolgroup>
          </group>
          <group name="Memory Area4">
            <boolgroup name="ROM/RAM Area" v="Disabled" />
          </group>
        </list>
      </boolgroup>
    </CompilerProperties>
  </CPU_Bean>

  <Bean name="SCI3" type="Init_SCI">
    <Enabled v="Y"/>

    <Properties>
      <Component_name v="SCI3"/>
      <Device v="SCI1"/>
      <group name="Settings">
        <group name="Clock settings">
          <Baud_rate_divisor v="104"/>
          <Baud_rate v="9615.385 baud"/>
        </group>
        <Loop_mode v="Disabled"/>
        <Receiver_source v="Loop mode"/>
        <TxD_pin_direction v="Output"/>
        <Data_Format v="8 bits"/>
        <Stop_in_Wait_mode v="Disabled"/>
        <Wake_up v="Idle line wakeup"/>
        <Idle_character_counting v="After start bit"/>
        <Receive_Wake_Up_Idle_Detect v="Don&apos;t set IDLE bit"/>
        <Parity v="None"/>
        <Send_break v="Disabled"/>
        <Receiver_wakeup v="Normal operation"/>
        <Break_character_generation_length v="10 or 11 bits"/>
        <Transmitter_output v="Not inverted"/>
        <Receiver_input v="Not inverted"/>
        <LIN_Break_detection v="Disabled"/>
      </group>
      <group name="Pins">
        <boolgroup name="RxD pin allocation" v="Enabled">
          <RxD_pin v="PTE1_RxD1"/>
          <RxD_pin_signal v=""/>
        </boolgroup>
        <boolgroup name="TxD pin allocation" v="Enabled">
          <TxD_pin v="PTE0_TxD1"/>
          <TxD_pin_signal v=""/>
        </boolgroup>
      </group>
      <group name="Interrupts/DMA">
        <group name="Tx interrupt">
          <Interrupt v="Vsci1tx"/>
          <Transmit_request v="Disabled"/>
          <Transmission_complete_interrupt v="Enabled"/>
          <ISR_name v=""/>
        </group>
        <group name="Rx interrupt">
          <Interrupt v="Vsci1rx"/>
          <Receive_request v="Enabled"/>
          <Idle_line_interrupt v="Disabled"/>
          <LIN_Break_detect_interrupt v="Disabled"/>
          <Input_active_edge_interrupt v="Disabled"/>
          <ISR_name v=""/>
        </group>
        <group name="Error interrupt">
          <Interrupt v="Vsci1err"/>
          <Receive_framing_error_interrupt v="Enabled"/>
          <Receive_noise_error_interrupt v="Enabled"/>
          <Receive_overrun_interrupt v="Enabled"/>
          <Receive_parity_error_interrupt v="Enabled"/>
          <ISR_name v=""/>
        </group>
      </group>
      <group name="Initialization">
        <Call_Init_method v="yes"/>
        <Transmitter v="Disabled"/>
        <Receiver v="Disabled"/>
      </group>
    </Properties>

    <Methods>
      <Init v="generate code"/>
    </Methods>

    <Events>
    </Events>
  </Bean>

</PE_PROJECT_SETTINGS_DOCUMENTATION>
