$comment
	File created using the following command:
		vcd file lab2.msim.vcd -direction
$end
$date
	Tue Feb 11 19:58:36 2020
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module random_vlg_vec_tst $end
$var reg 1 ! clk $end
$var reg 1 " reset_n $end
$var reg 1 # resume_n $end
$var wire 1 $ random [13] $end
$var wire 1 % random [12] $end
$var wire 1 & random [11] $end
$var wire 1 ' random [10] $end
$var wire 1 ( random [9] $end
$var wire 1 ) random [8] $end
$var wire 1 * random [7] $end
$var wire 1 + random [6] $end
$var wire 1 , random [5] $end
$var wire 1 - random [4] $end
$var wire 1 . random [3] $end
$var wire 1 / random [2] $end
$var wire 1 0 random [1] $end
$var wire 1 1 random [0] $end
$var wire 1 2 rnd_ready $end

$scope module i1 $end
$var wire 1 3 gnd $end
$var wire 1 4 vcc $end
$var wire 1 5 unknown $end
$var tri1 1 6 devclrn $end
$var tri1 1 7 devpor $end
$var tri1 1 8 devoe $end
$var wire 1 9 ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 : clk~input_o $end
$var wire 1 ; clk~inputCLKENA0_outclk $end
$var wire 1 < resume_n~input_o $end
$var wire 1 = reg_values[12]~feeder_combout $end
$var wire 1 > reset_n~input_o $end
$var wire 1 ? reg_values[11]~7_combout $end
$var wire 1 @ reg_values[10]~6_combout $end
$var wire 1 A reg_values[6]~5_combout $end
$var wire 1 B reg_values~2_combout $end
$var wire 1 C reg_values~1_combout $end
$var wire 1 D reg_values[0]~0_combout $end
$var wire 1 E random[0]~1_combout $end
$var wire 1 F random[12]~0_combout $end
$var wire 1 G random[0]~reg0_q $end
$var wire 1 H reg_values[1]~3_combout $end
$var wire 1 I random[1]~2_combout $end
$var wire 1 J random[1]~reg0_q $end
$var wire 1 K random[2]~reg0feeder_combout $end
$var wire 1 L random[2]~reg0_q $end
$var wire 1 M random[3]~reg0_q $end
$var wire 1 N Add0~1_sumout $end
$var wire 1 O random[4]~reg0_q $end
$var wire 1 P reg_values[5]~4_combout $end
$var wire 1 Q Add0~2 $end
$var wire 1 R Add0~5_sumout $end
$var wire 1 S random[5]~reg0_q $end
$var wire 1 T Add0~6 $end
$var wire 1 U Add0~9_sumout $end
$var wire 1 V random[6]~reg0_q $end
$var wire 1 W Add0~10 $end
$var wire 1 X Add0~13_sumout $end
$var wire 1 Y random[7]~reg0_q $end
$var wire 1 Z Add0~14 $end
$var wire 1 [ Add0~17_sumout $end
$var wire 1 \ random[8]~reg0_q $end
$var wire 1 ] Add0~18 $end
$var wire 1 ^ Add0~21_sumout $end
$var wire 1 _ random[9]~reg0_q $end
$var wire 1 ` Add0~22 $end
$var wire 1 a Add0~25_sumout $end
$var wire 1 b random[10]~reg0_q $end
$var wire 1 c Add0~26 $end
$var wire 1 d Add0~29_sumout $end
$var wire 1 e random[11]~reg0_q $end
$var wire 1 f Add0~30 $end
$var wire 1 g Add0~33_sumout $end
$var wire 1 h random[12]~reg0_q $end
$var wire 1 i rnd_ready~reg0feeder_combout $end
$var wire 1 j rnd_ready~reg0_q $end
$var wire 1 k reg_values [13] $end
$var wire 1 l reg_values [12] $end
$var wire 1 m reg_values [11] $end
$var wire 1 n reg_values [10] $end
$var wire 1 o reg_values [9] $end
$var wire 1 p reg_values [8] $end
$var wire 1 q reg_values [7] $end
$var wire 1 r reg_values [6] $end
$var wire 1 s reg_values [5] $end
$var wire 1 t reg_values [4] $end
$var wire 1 u reg_values [3] $end
$var wire 1 v reg_values [2] $end
$var wire 1 w reg_values [1] $end
$var wire 1 x reg_values [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
1"
0#
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
02
03
14
x5
16
17
18
09
1:
1;
0<
0=
1>
1?
1@
1A
0B
0C
0D
1E
0F
0G
1H
1I
0J
0K
0L
0M
0N
0O
1P
1Q
1R
0S
1T
0U
0V
1W
1X
0Y
1Z
1[
0\
1]
1^
0_
1`
0a
0b
1c
1d
0e
0f
0g
0h
1i
0j
0x
0w
0v
0u
0t
0s
0r
0q
0p
0o
0n
0m
0l
zk
$end
#20000
0!
0:
0;
#40000
1!
1:
1;
#50000
1#
1<
1F
#60000
0!
0:
0;
#80000
1!
1:
1;
1s
1w
1r
1n
1m
1j
1e
1_
1\
1Y
1S
1J
1G
11
10
1,
1*
1)
1(
1&
12
1f
0c
0d
0@
1a
1U
0P
1B
0I
0R
0f
1g
1d
0g
#100000
0"
0#
0!
0>
0<
0:
0;
0F
0m
0n
0r
0w
0s
0j
02
1c
1R
1I
0U
1P
0B
0a
0d
1@
1d
#120000
1!
1:
1;
#140000
0!
0:
0;
#160000
1!
1:
1;
#180000
0!
0:
0;
#200000
