<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: TimingRequestProtocol Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pro-methods">Protected Member Functions</a> &#124;
<a href="#friends">Friends</a> &#124;
<a href="classTimingRequestProtocol-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">TimingRequestProtocol Class Reference<span class="mlabels"><span class="mlabel">abstract</span></span></div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="mem_2protocol_2timing_8hh_source.html">timing.hh</a>&gt;</code></p>
<div class="dynheader">
Inheritance diagram for TimingRequestProtocol:</div>
<div class="dyncontent">
 <div class="center">
  <img src="classTimingRequestProtocol.png" usemap="#TimingRequestProtocol_map" alt=""/>
  <map id="TimingRequestProtocol_map" name="TimingRequestProtocol_map">
<area href="classMasterPort.html" title="A MasterPort is a specialisation of a BaseMasterPort, which implements the default protocol for the t..." alt="MasterPort" shape="rect" coords="0,56,356,80"/>
<area href="classAddrMapper_1_1MapperMasterPort.html" alt="AddrMapper::MapperMasterPort" shape="rect" coords="366,112,722,136"/>
<area href="classAtomicSimpleCPU_1_1AtomicCPUPort.html" title="An AtomicCPUPort overrides the default behaviour of the recvAtomicSnoop and ignores the packet instea..." alt="AtomicSimpleCPU::AtomicCPUPort" shape="rect" coords="366,168,722,192"/>
<area href="classBaseKvmCPU_1_1KVMCpuPort.html" title="KVM memory port. " alt="BaseKvmCPU::KVMCpuPort" shape="rect" coords="366,224,722,248"/>
<area href="classBaseTrafficGen_1_1TrafficGenPort.html" title="Master port specialisation for the traffic generator. " alt="BaseTrafficGen::TrafficGenPort" shape="rect" coords="366,280,722,304"/>
<area href="classBridge_1_1BridgeMasterPort.html" title="Port on the side that forwards requests and receives responses. " alt="Bridge::BridgeMasterPort" shape="rect" coords="366,336,722,360"/>
<area href="classCoherentXBar_1_1CoherentXBarMasterPort.html" title="Declaration of the coherent crossbar master port type, one will be instantiated for each of the slave..." alt="CoherentXBar::CoherentXBarMasterPort" shape="rect" coords="366,392,722,416"/>
<area href="classCoherentXBar_1_1SnoopRespPort.html" title="Internal class to bridge between an incoming snoop response from a slave port and forwarding it throu..." alt="CoherentXBar::SnoopRespPort" shape="rect" coords="366,448,722,472"/>
<area href="classCommMonitor_1_1MonitorMasterPort.html" title="This is the master port of the communication monitor. " alt="CommMonitor::MonitorMasterPort" shape="rect" coords="366,504,722,528"/>
<area href="classComputeUnit_1_1DataPort.html" title="Data access Port. " alt="ComputeUnit::DataPort" shape="rect" coords="366,560,722,584"/>
<area href="classComputeUnit_1_1DTLBPort.html" title="Data TLB port. " alt="ComputeUnit::DTLBPort" shape="rect" coords="366,616,722,640"/>
<area href="classComputeUnit_1_1ITLBPort.html" alt="ComputeUnit::ITLBPort" shape="rect" coords="366,672,722,696"/>
<area href="classComputeUnit_1_1LDSPort.html" title="the port intended to communicate between the CU and its LDS " alt="ComputeUnit::LDSPort" shape="rect" coords="366,728,722,752"/>
<area href="classComputeUnit_1_1SQCPort.html" alt="ComputeUnit::SQCPort" shape="rect" coords="366,784,722,808"/>
<area href="classDefaultFetch_1_1IcachePort.html" title="IcachePort class for instruction fetch. " alt="DefaultFetch&lt; Impl &gt;::IcachePort" shape="rect" coords="366,840,722,864"/>
<area href="classDmaPort.html" alt="DmaPort" shape="rect" coords="366,896,722,920"/>
<area href="classExternalMaster_1_1ExternalPort.html" title="Derive from this class to create an external port interface. " alt="ExternalMaster::ExternalPort" shape="rect" coords="366,952,722,976"/>
<area href="classGarnetSyntheticTraffic_1_1CpuPort.html" alt="GarnetSyntheticTraffic::CpuPort" shape="rect" coords="366,1008,722,1032"/>
<area href="classGicv3Its_1_1DataPort.html" alt="Gicv3Its::DataPort" shape="rect" coords="366,1064,722,1088"/>
<area href="classGpuDispatcher_1_1TLBPort.html" alt="GpuDispatcher::TLBPort" shape="rect" coords="366,1120,722,1144"/>
<area href="classLSQ_1_1DcachePort.html" title="DcachePort class for the load/store queue. " alt="LSQ&lt; Impl &gt;::DcachePort" shape="rect" coords="366,1176,722,1200"/>
<area href="classMemCheckerMonitor_1_1MonitorMasterPort.html" title="This is the master port of the communication monitor. " alt="MemCheckerMonitor::MonitorMasterPort" shape="rect" coords="366,1232,722,1256"/>
<area href="classMemTest_1_1CpuPort.html" alt="MemTest::CpuPort" shape="rect" coords="366,1288,722,1312"/>
<area href="classMinorCPU_1_1MinorCPUPort.html" title="Provide a non-protected base class for Minor&#39;s Ports as derived classes are created by Fetch1 and Exe..." alt="MinorCPU::MinorCPUPort" shape="rect" coords="366,1344,722,1368"/>
<area href="classNoncoherentXBar_1_1NoncoherentXBarMasterPort.html" title="Declaration of the crossbar master port type, one will be instantiated for each of the slave ports co..." alt="NoncoherentXBar::NoncoherentXBarMasterPort" shape="rect" coords="366,1400,722,1424"/>
<area href="classQueuedMasterPort.html" title="The QueuedMasterPort combines two queues, a request queue and a snoop response queue, that both share the same port. " alt="QueuedMasterPort" shape="rect" coords="366,1456,722,1480"/>
<area href="classRubyDirectedTester_1_1CpuPort.html" alt="RubyDirectedTester::CpuPort" shape="rect" coords="366,1512,722,1536"/>
<area href="classRubyTester_1_1CpuPort.html" alt="RubyTester::CpuPort" shape="rect" coords="366,1568,722,1592"/>
<area href="classsc__gem5_1_1TlmToGem5Bridge_1_1BridgeMasterPort.html" alt="sc_gem5::TlmToGem5Bridge&lt; BITWIDTH &gt;::BridgeMasterPort" shape="rect" coords="366,1624,722,1648"/>
<area href="classSerialLink_1_1SerialLinkMasterPort.html" title="Port on the side that forwards requests and receives responses. " alt="SerialLink::SerialLinkMasterPort" shape="rect" coords="366,1680,722,1704"/>
<area href="classSimpleCache_1_1MemSidePort.html" title="Port on the memory-side that receives responses. " alt="SimpleCache::MemSidePort" shape="rect" coords="366,1736,722,1760"/>
<area href="classSimpleMemobj_1_1MemSidePort.html" title="Port on the memory-side that receives responses. " alt="SimpleMemobj::MemSidePort" shape="rect" coords="366,1792,722,1816"/>
<area href="classSMMUMasterPort.html" alt="SMMUMasterPort" shape="rect" coords="366,1848,722,1872"/>
<area href="classSMMUMasterTableWalkPort.html" alt="SMMUMasterTableWalkPort" shape="rect" coords="366,1904,722,1928"/>
<area href="classSystem_1_1SystemPort.html" title="Private class for the system port which is only used as a master for debug access and for non-structu..." alt="System::SystemPort" shape="rect" coords="366,1960,722,1984"/>
<area href="classTimingSimpleCPU_1_1TimingCPUPort.html" title="A TimingCPUPort overrides the default behaviour of the recvTiming and recvRetry and implements events..." alt="TimingSimpleCPU::TimingCPUPort" shape="rect" coords="366,2016,722,2040"/>
<area href="classTLBCoalescer_1_1MemSidePort.html" alt="TLBCoalescer::MemSidePort" shape="rect" coords="366,2072,722,2096"/>
<area href="classTraceCPU_1_1DcachePort.html" title="DcachePort class that interfaces with L1 Data Cache. " alt="TraceCPU::DcachePort" shape="rect" coords="366,2128,722,2152"/>
<area href="classTraceCPU_1_1IcachePort.html" title="IcachePort class that interfaces with L1 Instruction Cache. " alt="TraceCPU::IcachePort" shape="rect" coords="366,2184,722,2208"/>
<area href="classX86ISA_1_1GpuTLB_1_1MemSidePort.html" title="MemSidePort is the TLB Port closer to the memory side If this is a last level TLB then this port will..." alt="X86ISA::GpuTLB::MemSidePort" shape="rect" coords="366,2240,722,2264"/>
<area href="classX86ISA_1_1Walker_1_1WalkerPort.html" alt="X86ISA::Walker::WalkerPort" shape="rect" coords="366,2296,722,2320"/>
</map>
 </div></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pro-methods"></a>
Protected Member Functions</h2></td></tr>
<tr class="memitem:ac7657f7a68b41b8e2fcfe283f7b11c28"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classTimingRequestProtocol.html#ac7657f7a68b41b8e2fcfe283f7b11c28">sendReq</a> (<a class="el" href="classTimingResponseProtocol.html">TimingResponseProtocol</a> *peer, <a class="el" href="packet_8hh.html#a470982fd720cbb1a92fc936965738abc">PacketPtr</a> pkt)</td></tr>
<tr class="memdesc:ac7657f7a68b41b8e2fcfe283f7b11c28"><td class="mdescLeft">&#160;</td><td class="mdescRight">Attempt to send a timing request to the peer by calling its corresponding receive function.  <a href="#ac7657f7a68b41b8e2fcfe283f7b11c28">More...</a><br /></td></tr>
<tr class="separator:ac7657f7a68b41b8e2fcfe283f7b11c28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3075ce50f385823a9c30067dbf5068d"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classTimingRequestProtocol.html#ac3075ce50f385823a9c30067dbf5068d">trySend</a> (<a class="el" href="classTimingResponseProtocol.html">TimingResponseProtocol</a> *peer, <a class="el" href="packet_8hh.html#a470982fd720cbb1a92fc936965738abc">PacketPtr</a> pkt) const</td></tr>
<tr class="memdesc:ac3075ce50f385823a9c30067dbf5068d"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classCheck.html">Check</a> if the peer can handle a timing request.  <a href="#ac3075ce50f385823a9c30067dbf5068d">More...</a><br /></td></tr>
<tr class="separator:ac3075ce50f385823a9c30067dbf5068d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3aecb5f677025a399439ba44f5ea4ccd"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classTimingRequestProtocol.html#a3aecb5f677025a399439ba44f5ea4ccd">sendSnoopResp</a> (<a class="el" href="classTimingResponseProtocol.html">TimingResponseProtocol</a> *peer, <a class="el" href="packet_8hh.html#a470982fd720cbb1a92fc936965738abc">PacketPtr</a> pkt)</td></tr>
<tr class="memdesc:a3aecb5f677025a399439ba44f5ea4ccd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Attempt to send a timing snoop response packet to it's peer by calling its corresponding receive function.  <a href="#a3aecb5f677025a399439ba44f5ea4ccd">More...</a><br /></td></tr>
<tr class="separator:a3aecb5f677025a399439ba44f5ea4ccd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bca0b3c3671ffa9a84fd26799f5bd00"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classTimingRequestProtocol.html#a7bca0b3c3671ffa9a84fd26799f5bd00">sendRetryResp</a> (<a class="el" href="classTimingResponseProtocol.html">TimingResponseProtocol</a> *peer)</td></tr>
<tr class="memdesc:a7bca0b3c3671ffa9a84fd26799f5bd00"><td class="mdescLeft">&#160;</td><td class="mdescRight">Send a retry to the peer that previously attempted a sendTimingResp to this protocol and failed.  <a href="#a7bca0b3c3671ffa9a84fd26799f5bd00">More...</a><br /></td></tr>
<tr class="separator:a7bca0b3c3671ffa9a84fd26799f5bd00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a881d776b75086df75315e605298f2d04"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classTimingRequestProtocol.html#a881d776b75086df75315e605298f2d04">recvTimingResp</a> (<a class="el" href="packet_8hh.html#a470982fd720cbb1a92fc936965738abc">PacketPtr</a> pkt)=0</td></tr>
<tr class="memdesc:a881d776b75086df75315e605298f2d04"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive a timing response from the peer.  <a href="#a881d776b75086df75315e605298f2d04">More...</a><br /></td></tr>
<tr class="separator:a881d776b75086df75315e605298f2d04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a1ea5c795cf872c07be609c399ea453"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classTimingRequestProtocol.html#a3a1ea5c795cf872c07be609c399ea453">recvTimingSnoopReq</a> (<a class="el" href="packet_8hh.html#a470982fd720cbb1a92fc936965738abc">PacketPtr</a> pkt)=0</td></tr>
<tr class="memdesc:a3a1ea5c795cf872c07be609c399ea453"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive a timing snoop request from the peer.  <a href="#a3a1ea5c795cf872c07be609c399ea453">More...</a><br /></td></tr>
<tr class="separator:a3a1ea5c795cf872c07be609c399ea453"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacee288dae92018b738bb82c57410be7"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classTimingRequestProtocol.html#aacee288dae92018b738bb82c57410be7">recvReqRetry</a> ()=0</td></tr>
<tr class="memdesc:aacee288dae92018b738bb82c57410be7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Called by the peer if sendTimingReq was called on this peer (causing recvTimingReq to be called on the peer) and was unsuccessful.  <a href="#aacee288dae92018b738bb82c57410be7">More...</a><br /></td></tr>
<tr class="separator:aacee288dae92018b738bb82c57410be7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6de2482b96f498e8c3cbe6cbb9f1c8ff"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classTimingRequestProtocol.html#a6de2482b96f498e8c3cbe6cbb9f1c8ff">recvRetrySnoopResp</a> ()=0</td></tr>
<tr class="memdesc:a6de2482b96f498e8c3cbe6cbb9f1c8ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Called by the peer if sendTimingSnoopResp was called on this protocol (causing recvTimingSnoopResp to be called on the peer) and was unsuccessful.  <a href="#a6de2482b96f498e8c3cbe6cbb9f1c8ff">More...</a><br /></td></tr>
<tr class="separator:a6de2482b96f498e8c3cbe6cbb9f1c8ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="friends"></a>
Friends</h2></td></tr>
<tr class="memitem:addb7342f74c401012b8e7b0dda016853"><td class="memItemLeft" align="right" valign="top">class&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classTimingRequestProtocol.html#addb7342f74c401012b8e7b0dda016853">TimingResponseProtocol</a></td></tr>
<tr class="separator:addb7342f74c401012b8e7b0dda016853"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="mem_2protocol_2timing_8hh_source.html#l00052">52</a> of file <a class="el" href="mem_2protocol_2timing_8hh_source.html">timing.hh</a>.</p>
</div><h2 class="groupheader">Member Function Documentation</h2>
<a id="aacee288dae92018b738bb82c57410be7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aacee288dae92018b738bb82c57410be7">&#9670;&nbsp;</a></span>recvReqRetry()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void TimingRequestProtocol::recvReqRetry </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Called by the peer if sendTimingReq was called on this peer (causing recvTimingReq to be called on the peer) and was unsuccessful. </p>

<p>Implemented in <a class="el" href="classComputeUnit_1_1LDSPort.html#a24b66437f296825deae81e543cb21662">ComputeUnit::LDSPort</a>, <a class="el" href="classBaseKvmCPU_1_1KVMCpuPort.html#a848291b82808c035aebe2b14b911a180">BaseKvmCPU::KVMCpuPort</a>, <a class="el" href="classComputeUnit_1_1ITLBPort.html#a83da1a23c36acf87e45c955e10ec2bda">ComputeUnit::ITLBPort</a>, <a class="el" href="classComputeUnit_1_1DTLBPort.html#a37f44112d6c06d1e7c79b54b9736af21">ComputeUnit::DTLBPort</a>, <a class="el" href="classComputeUnit_1_1SQCPort.html#a5dcbf9bac61ff7121dad4633f0f4c3f7">ComputeUnit::SQCPort</a>, <a class="el" href="classComputeUnit_1_1DataPort.html#a44016a012763a6875fbf46d50ed5f2b8">ComputeUnit::DataPort</a>, <a class="el" href="classTraceCPU_1_1DcachePort.html#ac121a02fc0dd957961afe4341a0b215d">TraceCPU::DcachePort</a>, <a class="el" href="classBridge_1_1BridgeMasterPort.html#a2a80c382036fdf4523e2dabf6155e59f">Bridge::BridgeMasterPort</a>, <a class="el" href="classX86ISA_1_1GpuTLB_1_1MemSidePort.html#a39b7831f57ae8ef0191215d55112d4fc">X86ISA::GpuTLB::MemSidePort</a>, <a class="el" href="classSerialLink_1_1SerialLinkMasterPort.html#a0dcb8c0538a9e9df9a878a8f3b6baeab">SerialLink::SerialLinkMasterPort</a>, <a class="el" href="classTraceCPU_1_1IcachePort.html#ae527df1686215e3995d7a43c13b35abb">TraceCPU::IcachePort</a>, <a class="el" href="classCoherentXBar_1_1SnoopRespPort.html#a45c39fcfc9ce74883df4ff28987318de">CoherentXBar::SnoopRespPort</a>, <a class="el" href="classTimingSimpleCPU_1_1DcachePort.html#a12ffd0ccbc94f15583945b5cc23b0180">TimingSimpleCPU::DcachePort</a>, <a class="el" href="classCoherentXBar_1_1CoherentXBarMasterPort.html#ab9f96cb97b83e833f3e45d06e38b18c9">CoherentXBar::CoherentXBarMasterPort</a>, <a class="el" href="classTLBCoalescer_1_1MemSidePort.html#a5fede45b727440e20e211d338f24bfd8">TLBCoalescer::MemSidePort</a>, <a class="el" href="classTimingSimpleCPU_1_1IcachePort.html#ae813cd6e024a78664728c824219bd14c">TimingSimpleCPU::IcachePort</a>, <a class="el" href="classSimpleCache_1_1MemSidePort.html#aaae2322c09175a7bc1fdce8869ca9fce">SimpleCache::MemSidePort</a>, <a class="el" href="classNoncoherentXBar_1_1NoncoherentXBarMasterPort.html#a92a00c041c180e68c592801b9e1f82b3">NoncoherentXBar::NoncoherentXBarMasterPort</a>, <a class="el" href="classSimpleMemobj_1_1MemSidePort.html#a7195a6af28266b194e66e2d2d622eb0b">SimpleMemobj::MemSidePort</a>, <a class="el" href="classCommMonitor_1_1MonitorMasterPort.html#a28f83ac5edc86f0fed0659391400b7e2">CommMonitor::MonitorMasterPort</a>, <a class="el" href="classLSQ_1_1DcachePort.html#a886658bfeee2206972524b7a1f17d290">LSQ&lt; Impl &gt;::DcachePort</a>, <a class="el" href="classDmaPort.html#a7685031d79a563f4ed29215cca1d3cfd">DmaPort</a>, <a class="el" href="classAddrMapper_1_1MapperMasterPort.html#a8feea93e17754f046262c2568bf12b58">AddrMapper::MapperMasterPort</a>, <a class="el" href="classBaseTrafficGen_1_1TrafficGenPort.html#a28cb513e5db189941164efb57899ce8c">BaseTrafficGen::TrafficGenPort</a>, <a class="el" href="classGpuDispatcher_1_1TLBPort.html#a6807a7431dd32cf59ec52cc947b0f702">GpuDispatcher::TLBPort</a>, <a class="el" href="classMemCheckerMonitor_1_1MonitorMasterPort.html#a4a001447e38f1fd55cc2a22f354318c8">MemCheckerMonitor::MonitorMasterPort</a>, <a class="el" href="classAtomicSimpleCPU_1_1AtomicCPUPort.html#af272c1ee4e35ad9e783a64bc535d1b01">AtomicSimpleCPU::AtomicCPUPort</a>, <a class="el" href="classQueuedMasterPort.html#a6a6a5b5c7c0b0cbb96480005a2a49a12">QueuedMasterPort</a>, <a class="el" href="classMemTest_1_1CpuPort.html#a7ced01b34d35bf23030b550a5a3dc3de">MemTest::CpuPort</a>, <a class="el" href="classDefaultFetch_1_1IcachePort.html#a650daf3cbdfd8d741226b7313d2e00b0">DefaultFetch&lt; Impl &gt;::IcachePort</a>, <a class="el" href="classsc__gem5_1_1TlmToGem5Bridge_1_1BridgeMasterPort.html#ae542afbe193bd8d0a88467b82028b706">sc_gem5::TlmToGem5Bridge&lt; BITWIDTH &gt;::BridgeMasterPort</a>, <a class="el" href="classMinor_1_1LSQ_1_1DcachePort.html#ac13404c1c6f2d6b1dc56b62936f289fe">Minor::LSQ::DcachePort</a>, <a class="el" href="classSystem_1_1SystemPort.html#a13b54bd508287240ce26886e041425af">System::SystemPort</a>, <a class="el" href="classGicv3Its_1_1DataPort.html#aafc2a3960186429d0f8a44c7a376a366">Gicv3Its::DataPort</a>, <a class="el" href="classGarnetSyntheticTraffic_1_1CpuPort.html#a0115d88aaea7f93eeb6e10f83d4d205e">GarnetSyntheticTraffic::CpuPort</a>, <a class="el" href="classRubyTester_1_1CpuPort.html#a06f7879e27e2ceb437e7ac7aced66d71">RubyTester::CpuPort</a>, <a class="el" href="classMinor_1_1Fetch1_1_1IcachePort.html#a48dbc674c94ae39c66e0407490a0a88c">Minor::Fetch1::IcachePort</a>, <a class="el" href="classX86ISA_1_1Walker_1_1WalkerPort.html#a7e2b273b1d7e03c871a6b50700a163de">X86ISA::Walker::WalkerPort</a>, <a class="el" href="classSMMUMasterTableWalkPort.html#a06287d59ce9a7e8d709432874a984cd2">SMMUMasterTableWalkPort</a>, <a class="el" href="classRubyDirectedTester_1_1CpuPort.html#a17e20ef2ab90bd2828c109ef0c5ed210">RubyDirectedTester::CpuPort</a>, and <a class="el" href="classSMMUMasterPort.html#ad1ae3a65a065df2696b4c4c24cbb9ae7">SMMUMasterPort</a>.</p>

<p class="reference">Referenced by <a class="el" href="mem_2protocol_2timing_8cc_source.html#l00096">TimingResponseProtocol::sendRetryReq()</a>.</p>

</div>
</div>
<a id="a6de2482b96f498e8c3cbe6cbb9f1c8ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6de2482b96f498e8c3cbe6cbb9f1c8ff">&#9670;&nbsp;</a></span>recvRetrySnoopResp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void TimingRequestProtocol::recvRetrySnoopResp </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Called by the peer if sendTimingSnoopResp was called on this protocol (causing recvTimingSnoopResp to be called on the peer) and was unsuccessful. </p>

<p>Implemented in <a class="el" href="classMasterPort.html#a2ff72389488ee1c2ca924afc07f21933">MasterPort</a>, <a class="el" href="classCommMonitor_1_1MonitorMasterPort.html#a234f161bff5b84799451eb86482abc75">CommMonitor::MonitorMasterPort</a>, and <a class="el" href="classQueuedMasterPort.html#a4246dd99270ff519e5d1192280a9a2e4">QueuedMasterPort</a>.</p>

<p class="reference">Referenced by <a class="el" href="mem_2protocol_2timing_8cc_source.html#l00102">TimingResponseProtocol::sendRetrySnoopResp()</a>.</p>

</div>
</div>
<a id="a881d776b75086df75315e605298f2d04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a881d776b75086df75315e605298f2d04">&#9670;&nbsp;</a></span>recvTimingResp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool TimingRequestProtocol::recvTimingResp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="packet_8hh.html#a470982fd720cbb1a92fc936965738abc">PacketPtr</a>&#160;</td>
          <td class="paramname"><em>pkt</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Receive a timing response from the peer. </p>

<p>Implemented in <a class="el" href="classComputeUnit_1_1LDSPort.html#ad5010a7bf3ef8e3cba0c35769ff76349">ComputeUnit::LDSPort</a>, <a class="el" href="classBaseKvmCPU_1_1KVMCpuPort.html#a02d77a662df34f6e541e335bf3f330c9">BaseKvmCPU::KVMCpuPort</a>, <a class="el" href="classComputeUnit_1_1ITLBPort.html#a75980991c32a9a19e396d25a76926937">ComputeUnit::ITLBPort</a>, <a class="el" href="classComputeUnit_1_1DTLBPort.html#ada32f93eb577dc7e80734952769654d1">ComputeUnit::DTLBPort</a>, <a class="el" href="classComputeUnit_1_1SQCPort.html#ab39105e4d2ba1ce8faf6c47ef5ad7c0b">ComputeUnit::SQCPort</a>, <a class="el" href="classComputeUnit_1_1DataPort.html#a5ad928ddb4d6cf3b7c396f23e3cc58c3">ComputeUnit::DataPort</a>, <a class="el" href="classBridge_1_1BridgeMasterPort.html#aa4c881a4cf4867b76e2c5ca56ec7693f">Bridge::BridgeMasterPort</a>, <a class="el" href="classX86ISA_1_1GpuTLB_1_1MemSidePort.html#ae4bf2c597b5d43a85d9e319790119da2">X86ISA::GpuTLB::MemSidePort</a>, <a class="el" href="classSerialLink_1_1SerialLinkMasterPort.html#a87b95d2d3381b13fa22b071d99d3f5c4">SerialLink::SerialLinkMasterPort</a>, <a class="el" href="classTraceCPU_1_1DcachePort.html#a0243ae35e82bca88a79558c99146a296">TraceCPU::DcachePort</a>, <a class="el" href="classAbstractController_1_1MemoryPort.html#ab450406ba6c6770c9986502e2d643f1f">AbstractController::MemoryPort</a>, <a class="el" href="classTraceCPU_1_1IcachePort.html#ac2d1a35de6e3149f74ffe73b7d67cdca">TraceCPU::IcachePort</a>, <a class="el" href="classCoherentXBar_1_1SnoopRespPort.html#ab5eff39d98872077bbdd6f57006b2d02">CoherentXBar::SnoopRespPort</a>, <a class="el" href="classTimingSimpleCPU_1_1DcachePort.html#afcef6e5e8bf9627bdb5557323436591d">TimingSimpleCPU::DcachePort</a>, <a class="el" href="classBaseCache_1_1MemSidePort.html#a003af4600578aff3bf7ab52516d633f7">BaseCache::MemSidePort</a>, <a class="el" href="classTimingSimpleCPU_1_1IcachePort.html#a142b29b2d8b3721df0516897665a943a">TimingSimpleCPU::IcachePort</a>, <a class="el" href="classTLBCoalescer_1_1MemSidePort.html#ac3dcda7948d884ec52966cf3ac44ab80">TLBCoalescer::MemSidePort</a>, <a class="el" href="classCoherentXBar_1_1CoherentXBarMasterPort.html#aea088470e9bf1dfcfef5676f9ba1ad16">CoherentXBar::CoherentXBarMasterPort</a>, <a class="el" href="classSimpleCache_1_1MemSidePort.html#a8d276ea33e6021c22cfd54492ae6604b">SimpleCache::MemSidePort</a>, <a class="el" href="classSimpleMemobj_1_1MemSidePort.html#aafe06a0fab9497841fdca59a0d3e6d2d">SimpleMemobj::MemSidePort</a>, <a class="el" href="classNoncoherentXBar_1_1NoncoherentXBarMasterPort.html#a4db2df4902b9086a75d38a254fc8b60b">NoncoherentXBar::NoncoherentXBarMasterPort</a>, <a class="el" href="classCommMonitor_1_1MonitorMasterPort.html#aa86eeeaddff75d853f39848643f052af">CommMonitor::MonitorMasterPort</a>, <a class="el" href="classDmaPort.html#abebad0c4ad9554c228250b8ce119b242">DmaPort</a>, <a class="el" href="classLSQ_1_1DcachePort.html#a2fcd73394ca3a1fc5cc7283ba6d28f92">LSQ&lt; Impl &gt;::DcachePort</a>, <a class="el" href="classBaseTrafficGen_1_1TrafficGenPort.html#ad8f729e638cdb07e5c37b4b57f25f940">BaseTrafficGen::TrafficGenPort</a>, <a class="el" href="classGpuDispatcher_1_1TLBPort.html#a8929dfa2d848ceffe25122263820a65d">GpuDispatcher::TLBPort</a>, <a class="el" href="classAtomicSimpleCPU_1_1AtomicCPUPort.html#a20389be3e19923cd4453a3efb9b8ff1b">AtomicSimpleCPU::AtomicCPUPort</a>, <a class="el" href="classAddrMapper_1_1MapperMasterPort.html#a90466d498eb34b489420973cfdb02683">AddrMapper::MapperMasterPort</a>, <a class="el" href="classX86ISA_1_1IntMasterPort.html#ac8420726b78b8222d385ff790fc123e5">X86ISA::IntMasterPort&lt; Device &gt;</a>, <a class="el" href="classX86ISA_1_1IntMasterPort.html#ac8420726b78b8222d385ff790fc123e5">X86ISA::IntMasterPort&lt; X86ISA::Interrupts &gt;</a>, <a class="el" href="classX86ISA_1_1IntMasterPort.html#ac8420726b78b8222d385ff790fc123e5">X86ISA::IntMasterPort&lt; X86ISA::I82094AA &gt;</a>, <a class="el" href="classSMMUATSMasterPort.html#a39d54fa336a7928ba1409f15b53dc080">SMMUATSMasterPort</a>, <a class="el" href="classMemCheckerMonitor_1_1MonitorMasterPort.html#ae0e1cf006f4157847457a377eab0dbf2">MemCheckerMonitor::MonitorMasterPort</a>, <a class="el" href="classRubyPort_1_1PioMasterPort.html#a8e7979071432a5ea287e4147cd96a241">RubyPort::PioMasterPort</a>, <a class="el" href="classMemTest_1_1CpuPort.html#a490aac1e90dcd6fbd915e76e60c26e6e">MemTest::CpuPort</a>, <a class="el" href="classDefaultFetch_1_1IcachePort.html#a11fc4137ee8f4e6d3ed5820b26011fa8">DefaultFetch&lt; Impl &gt;::IcachePort</a>, <a class="el" href="classMinor_1_1LSQ_1_1DcachePort.html#af74a1685c238d80fdf153b217966b583">Minor::LSQ::DcachePort</a>, <a class="el" href="classsc__gem5_1_1TlmToGem5Bridge_1_1BridgeMasterPort.html#a6f21d8de324f88d8d2862a739c6fcf8e">sc_gem5::TlmToGem5Bridge&lt; BITWIDTH &gt;::BridgeMasterPort</a>, <a class="el" href="classSystem_1_1SystemPort.html#afb67859a4e3bd1e414b8971bc92d099b">System::SystemPort</a>, <a class="el" href="classGicv3Its_1_1DataPort.html#aa93f63f826e8431aa1d9c936abf017a6">Gicv3Its::DataPort</a>, <a class="el" href="classGarnetSyntheticTraffic_1_1CpuPort.html#a03fd571af5cc87b7a47cd882af6e40dd">GarnetSyntheticTraffic::CpuPort</a>, <a class="el" href="classMemDelay_1_1MasterPort.html#a48eecdc209c0815133df880d8a8c2695">MemDelay::MasterPort</a>, <a class="el" href="classRubyTester_1_1CpuPort.html#ab08161dc319729addc946e4bc30a3819">RubyTester::CpuPort</a>, <a class="el" href="classMinor_1_1Fetch1_1_1IcachePort.html#aec62b3d89dfe61e8528cdcdf3729eeab">Minor::Fetch1::IcachePort</a>, <a class="el" href="classX86ISA_1_1Walker_1_1WalkerPort.html#a8ae860b25c236cbc9810bf0e0af3ba7e">X86ISA::Walker::WalkerPort</a>, <a class="el" href="classRubyPort_1_1MemMasterPort.html#aad9a0101be4bdd5a8329bd4384cf4412">RubyPort::MemMasterPort</a>, <a class="el" href="classSMMUMasterTableWalkPort.html#a4223e9e1c053a80625ffc7a529618648">SMMUMasterTableWalkPort</a>, <a class="el" href="classRubyDirectedTester_1_1CpuPort.html#a08470ffd9c09c638897bac6266cd4718">RubyDirectedTester::CpuPort</a>, and <a class="el" href="classSMMUMasterPort.html#ae6fd4ecdf7710cde792a737805cf9723">SMMUMasterPort</a>.</p>

<p class="reference">Referenced by <a class="el" href="mem_2cache_2base_8hh_source.html#l00408">BaseCache::allocOnFill()</a>, and <a class="el" href="mem_2protocol_2timing_8cc_source.html#l00081">TimingResponseProtocol::sendResp()</a>.</p>

</div>
</div>
<a id="a3a1ea5c795cf872c07be609c399ea453"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a1ea5c795cf872c07be609c399ea453">&#9670;&nbsp;</a></span>recvTimingSnoopReq()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void TimingRequestProtocol::recvTimingSnoopReq </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="packet_8hh.html#a470982fd720cbb1a92fc936965738abc">PacketPtr</a>&#160;</td>
          <td class="paramname"><em>pkt</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Receive a timing snoop request from the peer. </p>

<p>Implemented in <a class="el" href="classTraceCPU_1_1DcachePort.html#afff0a2a4ac22e6914ec79265e76973ad">TraceCPU::DcachePort</a>, <a class="el" href="classTraceCPU_1_1IcachePort.html#a67d676d31b96c7f4abb7f7eeb7d961f3">TraceCPU::IcachePort</a>, <a class="el" href="classMasterPort.html#a325b01a8c364e966a16623fdb9bdcfc7">MasterPort</a>, <a class="el" href="classTimingSimpleCPU_1_1DcachePort.html#a87b563c18083646ca367f8e861cc930b">TimingSimpleCPU::DcachePort</a>, <a class="el" href="classBaseCache_1_1MemSidePort.html#af5aea68d1342973114bab8de9147abc0">BaseCache::MemSidePort</a>, <a class="el" href="classCoherentXBar_1_1CoherentXBarMasterPort.html#afed6d0c2b988ddbbfa80e80b5fdea178">CoherentXBar::CoherentXBarMasterPort</a>, <a class="el" href="classCommMonitor_1_1MonitorMasterPort.html#a2758b4e97e8b1db14f5167a4ea8834bd">CommMonitor::MonitorMasterPort</a>, <a class="el" href="classBaseTrafficGen_1_1TrafficGenPort.html#a55c1e17f01c72d81f3761c9a0e940ad3">BaseTrafficGen::TrafficGenPort</a>, <a class="el" href="classLSQ_1_1DcachePort.html#a3a4f9a8bf65c5dfb4eaa6509d5483aec">LSQ&lt; Impl &gt;::DcachePort</a>, <a class="el" href="classAddrMapper_1_1MapperMasterPort.html#a9bef78216863f1eae5826c5ec851e3b2">AddrMapper::MapperMasterPort</a>, <a class="el" href="classMemCheckerMonitor_1_1MonitorMasterPort.html#a5df2d25e8ee00a8d9b8ba506ddf22d59">MemCheckerMonitor::MonitorMasterPort</a>, <a class="el" href="classMemTest_1_1CpuPort.html#ae8e3ca98a980ebe2581b435d6320e554">MemTest::CpuPort</a>, <a class="el" href="classMinor_1_1LSQ_1_1DcachePort.html#a3e94400f288d7f74bcf5cd674fa8225d">Minor::LSQ::DcachePort</a>, and <a class="el" href="classMemDelay_1_1MasterPort.html#a771894718e2e21d8f017d87138569a78">MemDelay::MasterPort</a>.</p>

<p class="reference">Referenced by <a class="el" href="mem_2protocol_2timing_8cc_source.html#l00088">TimingResponseProtocol::sendSnoopReq()</a>.</p>

</div>
</div>
<a id="ac7657f7a68b41b8e2fcfe283f7b11c28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7657f7a68b41b8e2fcfe283f7b11c28">&#9670;&nbsp;</a></span>sendReq()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool TimingRequestProtocol::sendReq </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classTimingResponseProtocol.html">TimingResponseProtocol</a> *&#160;</td>
          <td class="paramname"><em>peer</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="packet_8hh.html#a470982fd720cbb1a92fc936965738abc">PacketPtr</a>&#160;</td>
          <td class="paramname"><em>pkt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Attempt to send a timing request to the peer by calling its corresponding receive function. </p>
<p>If the send does not succeed, as indicated by the return value, then the sender must wait for a recvReqRetry at which point it can re-issue a sendTimingReq.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">peer</td><td>Peer to send packet to. </td></tr>
    <tr><td class="paramname">pkt</td><td><a class="el" href="classPacket.html" title="A Packet is used to encapsulate a transfer between two objects in the memory system (e...">Packet</a> to send.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>If the send was succesful or not. </dd></dl>

<p class="definition">Definition at line <a class="el" href="mem_2protocol_2timing_8cc_source.html#l00050">50</a> of file <a class="el" href="mem_2protocol_2timing_8cc_source.html">timing.cc</a>.</p>

<p class="reference">References <a class="el" href="packet_8hh_source.html#l00531">Packet::isRequest()</a>, and <a class="el" href="classTimingResponseProtocol.html#aa7feddcc0dbecaa603682c9aa1ac4eec">TimingResponseProtocol::recvTimingReq()</a>.</p>

<p class="reference">Referenced by <a class="el" href="mem_2port_8hh_source.html#l00445">MasterPort::sendTimingReq()</a>.</p>

</div>
</div>
<a id="a7bca0b3c3671ffa9a84fd26799f5bd00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7bca0b3c3671ffa9a84fd26799f5bd00">&#9670;&nbsp;</a></span>sendRetryResp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void TimingRequestProtocol::sendRetryResp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classTimingResponseProtocol.html">TimingResponseProtocol</a> *&#160;</td>
          <td class="paramname"><em>peer</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Send a retry to the peer that previously attempted a sendTimingResp to this protocol and failed. </p>

<p class="definition">Definition at line <a class="el" href="mem_2protocol_2timing_8cc_source.html#l00073">73</a> of file <a class="el" href="mem_2protocol_2timing_8cc_source.html">timing.cc</a>.</p>

<p class="reference">References <a class="el" href="classTimingResponseProtocol.html#a6b74d7ca7b1cd6bf223cab7c6d857967">TimingResponseProtocol::recvRespRetry()</a>.</p>

<p class="reference">Referenced by <a class="el" href="mem_2port_8hh_source.html#l00463">MasterPort::sendRetryResp()</a>.</p>

</div>
</div>
<a id="a3aecb5f677025a399439ba44f5ea4ccd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3aecb5f677025a399439ba44f5ea4ccd">&#9670;&nbsp;</a></span>sendSnoopResp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool TimingRequestProtocol::sendSnoopResp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classTimingResponseProtocol.html">TimingResponseProtocol</a> *&#160;</td>
          <td class="paramname"><em>peer</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="packet_8hh.html#a470982fd720cbb1a92fc936965738abc">PacketPtr</a>&#160;</td>
          <td class="paramname"><em>pkt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Attempt to send a timing snoop response packet to it's peer by calling its corresponding receive function. </p>
<p>If the send does not succeed, as indicated by the return value, then the sender must wait for a recvRetrySnoop at which point it can re-issue a sendTimingSnoopResp.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pkt</td><td><a class="el" href="classPacket.html" title="A Packet is used to encapsulate a transfer between two objects in the memory system (e...">Packet</a> to send. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="mem_2protocol_2timing_8cc_source.html#l00065">65</a> of file <a class="el" href="mem_2protocol_2timing_8cc_source.html">timing.cc</a>.</p>

<p class="reference">References <a class="el" href="packet_8hh_source.html#l00532">Packet::isResponse()</a>, and <a class="el" href="classTimingResponseProtocol.html#a1447fb1228d50d6680691558dec78b45">TimingResponseProtocol::recvTimingSnoopResp()</a>.</p>

<p class="reference">Referenced by <a class="el" href="mem_2port_8hh_source.html#l00457">MasterPort::sendTimingSnoopResp()</a>.</p>

</div>
</div>
<a id="ac3075ce50f385823a9c30067dbf5068d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3075ce50f385823a9c30067dbf5068d">&#9670;&nbsp;</a></span>trySend()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool TimingRequestProtocol::trySend </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classTimingResponseProtocol.html">TimingResponseProtocol</a> *&#160;</td>
          <td class="paramname"><em>peer</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="packet_8hh.html#a470982fd720cbb1a92fc936965738abc">PacketPtr</a>&#160;</td>
          <td class="paramname"><em>pkt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p><a class="el" href="classCheck.html">Check</a> if the peer can handle a timing request. </p>
<p>If the send cannot be handled at the moment, as indicated by the return value, then the sender will receive a recvReqRetry at which point it can re-issue a sendTimingReq.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">peer</td><td>Peer to send packet to. </td></tr>
    <tr><td class="paramname">pkt</td><td><a class="el" href="classPacket.html" title="A Packet is used to encapsulate a transfer between two objects in the memory system (e...">Packet</a> to send.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>If the send was succesful or not. </dd></dl>

<p class="definition">Definition at line <a class="el" href="mem_2protocol_2timing_8cc_source.html#l00057">57</a> of file <a class="el" href="mem_2protocol_2timing_8cc_source.html">timing.cc</a>.</p>

<p class="reference">References <a class="el" href="packet_8hh_source.html#l00531">Packet::isRequest()</a>, and <a class="el" href="classTimingResponseProtocol.html#ae40eba48b8be24c970b5c6369d21128b">TimingResponseProtocol::tryTiming()</a>.</p>

<p class="reference">Referenced by <a class="el" href="mem_2port_8hh_source.html#l00451">MasterPort::tryTiming()</a>.</p>

</div>
</div>
<h2 class="groupheader">Friends And Related Function Documentation</h2>
<a id="addb7342f74c401012b8e7b0dda016853"></a>
<h2 class="memtitle"><span class="permalink"><a href="#addb7342f74c401012b8e7b0dda016853">&#9670;&nbsp;</a></span>TimingResponseProtocol</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">friend class <a class="el" href="classTimingResponseProtocol.html">TimingResponseProtocol</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">friend</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="mem_2protocol_2timing_8hh_source.html#l00054">54</a> of file <a class="el" href="mem_2protocol_2timing_8hh_source.html">timing.hh</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>mem/protocol/<a class="el" href="mem_2protocol_2timing_8hh_source.html">timing.hh</a></li>
<li>mem/protocol/<a class="el" href="mem_2protocol_2timing_8cc_source.html">timing.cc</a></li>
</ul>
</div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:22 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
