

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Thu Mar  9 21:36:29 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.880 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        9|        9| 45.000 ns | 45.000 ns |   10|   10| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------------+------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                                                       |                                                      |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |                                Instance                               |                        Module                        |   min   |   max   |    min    |    max    | min | max |   Type   |
        +-----------------------------------------------------------------------+------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_dense_latency_ap_fixed_ap_fixed_config4_0_0_fu_241                 |dense_latency_ap_fixed_ap_fixed_config4_0_0           |        2|        2| 10.000 ns | 10.000 ns |    2|    2| function |
        |grp_dense_latency_ap_fixed_ap_fixed_config2_0_0_0_fu_249               |dense_latency_ap_fixed_ap_fixed_config2_0_0_0         |        2|        2| 10.000 ns | 10.000 ns |    2|    2| function |
        |call_ret2_linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config3_s_fu_257  |linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config3_s  |        0|        0|    0 ns   |    0 ns   |    1|    1| function |
        |p_Val2_1_linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config5_s_fu_263   |linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config5_s  |        0|        0|    0 ns   |    0 ns   |    1|    1| function |
        +-----------------------------------------------------------------------+------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      5|        -|        -|     -|
|Expression           |        -|      -|        0|      823|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      2|      137|      164|     -|
|Memory               |        2|      -|        0|        0|     0|
|Multiplexer          |        -|      -|        -|      224|     -|
|Register             |        -|      -|      263|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        2|      7|      400|     1211|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |    ~0   |   ~0  |    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |    ~0   |   ~0  |    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------------+------------------------------------------------------+---------+-------+----+----+-----+
    |                                Instance                               |                        Module                        | BRAM_18K| DSP48E| FF | LUT| URAM|
    +-----------------------------------------------------------------------+------------------------------------------------------+---------+-------+----+----+-----+
    |grp_dense_latency_ap_fixed_ap_fixed_config2_0_0_0_fu_249               |dense_latency_ap_fixed_ap_fixed_config2_0_0_0         |        0|      1|  63|  74|    0|
    |grp_dense_latency_ap_fixed_ap_fixed_config4_0_0_fu_241                 |dense_latency_ap_fixed_ap_fixed_config4_0_0           |        0|      1|  74|  90|    0|
    |call_ret2_linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config3_s_fu_257  |linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config3_s  |        0|      0|   0|   0|    0|
    |p_Val2_1_linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config5_s_fu_263   |linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config5_s  |        0|      0|   0|   0|    0|
    +-----------------------------------------------------------------------+------------------------------------------------------+---------+-------+----+----+-----+
    |Total                                                                  |                                                      |        0|      2| 137| 164|    0|
    +-----------------------------------------------------------------------+------------------------------------------------------+---------+-------+----+----+-----+

    * DSP48E: 
    +--------------------------------------+----------------------------------+-----------+
    |               Instance               |              Module              | Expression|
    +--------------------------------------+----------------------------------+-----------+
    |myproject_mul_mul_16s_16s_26_1_1_U12  |myproject_mul_mul_16s_16s_26_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_26_1_1_U13  |myproject_mul_mul_16s_16s_26_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_32_1_1_U9   |myproject_mul_mul_16s_16s_32_1_1  |  i0 * i0  |
    |myproject_mul_mul_16s_16s_32_1_1_U10  |myproject_mul_mul_16s_16s_32_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_32_1_1_U11  |myproject_mul_mul_16s_16s_32_1_1  |  i0 * i1  |
    +--------------------------------------+----------------------------------+-----------+

    * Memory: 
    +--------+----------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory |     Module     | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------+----------------+---------+---+----+-----+------+-----+------+-------------+
    |w2_V_U  |myproject_w2_V  |        1|  0|   0|    0|     2|    6|     1|           12|
    |w4_V_U  |myproject_w4_V  |        1|  0|   0|    0|     2|    6|     1|           12|
    +--------+----------------+---------+---+----+-----+------+-----+------+-------------+
    |Total   |                |        2|  0|   0|    0|     4|   12|     2|           24|
    +--------+----------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |add_ln1118_1_fu_1294_p2          |     +    |      0|  0|  20|          20|          20|
    |add_ln1118_2_fu_1579_p2          |     +    |      0|  0|  20|          20|          20|
    |add_ln1118_3_fu_1438_p2          |     +    |      0|  0|  20|          20|          20|
    |add_ln1118_fu_1523_p2            |     +    |      0|  0|  20|          20|          20|
    |add_ln415_1_fu_1081_p2           |     +    |      0|  0|  16|          16|          16|
    |add_ln415_fu_941_p2              |     +    |      0|  0|  16|          16|          16|
    |p_Val2_11_fu_584_p2              |     +    |      0|  0|  16|          16|          16|
    |p_Val2_9_fu_797_p2               |     +    |      0|  0|  16|          16|          16|
    |r_V_4_fu_380_p2                  |     -    |      0|  0|  17|           1|          17|
    |ret_V_fu_297_p2                  |     -    |      0|  0|  17|          17|          17|
    |sub_ln1193_2_fu_1596_p2          |     -    |      0|  0|  21|          21|          21|
    |sub_ln1193_3_fu_1311_p2          |     -    |      0|  0|  21|          21|          21|
    |sub_ln1193_4_fu_1455_p2          |     -    |      0|  0|  21|          21|          21|
    |sub_ln1193_fu_1540_p2            |     -    |      0|  0|  21|          21|          21|
    |and_ln416_1_fu_1101_p2           |    and   |      0|  0|   2|           1|           1|
    |and_ln416_fu_961_p2              |    and   |      0|  0|   2|           1|           1|
    |and_ln779_1_fu_1024_p2           |    and   |      0|  0|   2|           1|           1|
    |and_ln779_2_fu_1164_p2           |    and   |      0|  0|   2|           1|           1|
    |and_ln779_fu_880_p2              |    and   |      0|  0|   2|           1|           1|
    |and_ln781_1_fu_658_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln781_2_fu_1189_p2           |    and   |      0|  0|   2|           1|           1|
    |and_ln781_3_fu_1333_p2           |    and   |      0|  0|   2|           1|           1|
    |and_ln781_fu_465_p2              |    and   |      0|  0|   2|           1|           1|
    |and_ln785_1_fu_1353_p2           |    and   |      0|  0|   2|           1|           1|
    |and_ln785_fu_1209_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln786_2_fu_688_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln786_3_fu_694_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln786_5_fu_1038_p2           |    and   |      0|  0|   2|           1|           1|
    |and_ln786_6_fu_1226_p2           |    and   |      0|  0|   2|           1|           1|
    |and_ln786_7_fu_1178_p2           |    and   |      0|  0|   2|           1|           1|
    |and_ln786_8_fu_1370_p2           |    and   |      0|  0|   2|           1|           1|
    |and_ln786_fu_894_p2              |    and   |      0|  0|   2|           1|           1|
    |carry_1_fu_817_p2                |    and   |      0|  0|   2|           1|           1|
    |carry_3_fu_604_p2                |    and   |      0|  0|   2|           1|           1|
    |overflow_1_fu_682_p2             |    and   |      0|  0|   2|           1|           1|
    |overflow_fu_485_p2               |    and   |      0|  0|   2|           1|           1|
    |underflow_1_fu_412_p2            |    and   |      0|  0|   2|           1|           1|
    |underflow_2_fu_502_p2            |    and   |      0|  0|   2|           1|           1|
    |underflow_3_fu_712_p2            |    and   |      0|  0|   2|           1|           1|
    |underflow_fu_329_p2              |    and   |      0|  0|   2|           1|           1|
    |Range1_all_ones_fu_855_p2        |   icmp   |      0|  0|  11|           6|           2|
    |Range1_all_zeros_fu_861_p2       |   icmp   |      0|  0|  11|           6|           1|
    |Range2_all_ones_fu_840_p2        |   icmp   |      0|  0|  11|           5|           2|
    |icmp_ln768_1_fu_1145_p2          |   icmp   |      0|  0|  11|           6|           1|
    |icmp_ln768_fu_1005_p2            |   icmp   |      0|  0|  11|           6|           1|
    |icmp_ln879_1_fu_999_p2           |   icmp   |      0|  0|  11|           6|           2|
    |icmp_ln879_2_fu_1124_p2          |   icmp   |      0|  0|  11|           5|           2|
    |icmp_ln879_3_fu_1139_p2          |   icmp   |      0|  0|  11|           6|           2|
    |icmp_ln879_fu_984_p2             |   icmp   |      0|  0|  11|           5|           2|
    |ap_block_state1                  |    or    |      0|  0|   2|           1|           1|
    |or_ln340_10_fu_1242_p2           |    or    |      0|  0|   2|           1|           1|
    |or_ln340_11_fu_1375_p2           |    or    |      0|  0|   2|           1|           1|
    |or_ln340_12_fu_1381_p2           |    or    |      0|  0|   2|           1|           1|
    |or_ln340_13_fu_1386_p2           |    or    |      0|  0|   2|           1|           1|
    |or_ln340_1_fu_430_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_2_fu_507_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_3_fu_513_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_4_fu_518_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_5_fu_718_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_6_fu_724_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_7_fu_730_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_8_fu_1231_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln340_9_fu_1237_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln340_fu_347_p2               |    or    |      0|  0|   2|           1|           1|
    |or_ln416_1_fu_646_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln416_fu_652_p2               |    or    |      0|  0|   2|           1|           1|
    |or_ln785_1_fu_670_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln785_2_fu_1199_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln785_3_fu_1343_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln785_fu_475_p2               |    or    |      0|  0|   2|           1|           1|
    |or_ln786_1_fu_700_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln786_2_fu_1215_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln786_3_fu_1359_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln786_fu_491_p2               |    or    |      0|  0|   2|           1|           1|
    |deleted_ones_fu_886_p3           |  select  |      0|  0|   2|           1|           1|
    |deleted_zeros_fu_460_p3          |  select  |      0|  0|   2|           1|           1|
    |layer2_out_grads_0_V_fu_1262_p3  |  select  |      0|  0|  16|           1|          16|
    |layer2_out_grads_1_V_fu_1406_p3  |  select  |      0|  0|  16|           1|          16|
    |layer5_out_grads_0_V_fu_452_p3   |  select  |      0|  0|  16|           1|          16|
    |p_Val2_4_fu_369_p3               |  select  |      0|  0|  16|           1|          16|
    |select_ln340_10_fu_1392_p3       |  select  |      0|  0|  16|           1|          15|
    |select_ln340_2_fu_436_p3         |  select  |      0|  0|  16|           1|          15|
    |select_ln340_4_fu_524_p3         |  select  |      0|  0|  16|           1|          15|
    |select_ln340_5_fu_538_p3         |  select  |      0|  0|  16|           1|          16|
    |select_ln340_6_fu_736_p3         |  select  |      0|  0|  16|           1|          15|
    |select_ln340_7_fu_752_p3         |  select  |      0|  0|  16|           1|          16|
    |select_ln340_8_fu_1248_p3        |  select  |      0|  0|  16|           1|          15|
    |select_ln340_fu_353_p3           |  select  |      0|  0|  16|           1|          15|
    |select_ln388_1_fu_444_p3         |  select  |      0|  0|  17|           1|          17|
    |select_ln388_2_fu_531_p3         |  select  |      0|  0|  17|           1|          17|
    |select_ln388_3_fu_744_p3         |  select  |      0|  0|  17|           1|          17|
    |select_ln388_4_fu_1255_p3        |  select  |      0|  0|  17|           1|          17|
    |select_ln388_5_fu_1399_p3        |  select  |      0|  0|  17|           1|          17|
    |select_ln388_fu_361_p3           |  select  |      0|  0|  17|           1|          17|
    |select_ln416_1_fu_1170_p3        |  select  |      0|  0|   2|           1|           1|
    |select_ln416_fu_1030_p3          |  select  |      0|  0|   2|           1|           1|
    |select_ln777_1_fu_1328_p3        |  select  |      0|  0|   2|           1|           1|
    |select_ln777_fu_1184_p3          |  select  |      0|  0|   2|           1|           1|
    |xor_ln340_1_fu_341_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_2_fu_418_p2            |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_3_fu_424_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_fu_335_p2              |    xor   |      0|  0|   2|           1|           1|
    |xor_ln416_1_fu_811_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_2_fu_598_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_3_fu_640_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_4_fu_1095_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_fu_955_p2              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln779_1_fu_634_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln779_2_fu_1018_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln779_3_fu_1158_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln779_fu_874_p2              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_1_fu_480_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_2_fu_664_p2            |    xor   |      0|  0|   2|           1|           1|
    |xor_ln785_3_fu_676_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_4_fu_1193_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_5_fu_1204_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_6_fu_1337_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_7_fu_1348_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_fu_469_p2              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_1_fu_406_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_2_fu_496_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_3_fu_706_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_4_fu_1220_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_5_fu_1364_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_fu_323_p2              |    xor   |      0|  0|   2|           1|           2|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0| 823|         399|         673|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  50|         11|    1|         11|
    |fc1_input_V_ap_vld_in_sig     |   9|          2|    1|          2|
    |fc1_input_V_ap_vld_preg       |   9|          2|    1|          2|
    |fc1_input_V_blk_n             |   9|          2|    1|          2|
    |fc1_input_V_in_sig            |   9|          2|   16|         32|
    |layer4_out_grads_0_V_reg_218  |   9|          2|   16|         32|
    |storemerge_reg_229            |   9|          2|   16|         32|
    |w2_V_address0                 |  15|          3|    1|          3|
    |w2_V_address1                 |  15|          3|    1|          3|
    |w2_V_ce0                      |  15|          3|    1|          3|
    |w2_V_ce1                      |  15|          3|    1|          3|
    |w4_V_address0                 |  15|          3|    1|          3|
    |w4_V_address1                 |  15|          3|    1|          3|
    |w4_V_ce0                      |  15|          3|    1|          3|
    |w4_V_ce1                      |  15|          3|    1|          3|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 224|         47|   60|        137|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |                                 Name                                | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |Range1_all_ones_reg_1757                                             |   1|   0|    1|          0|
    |Range1_all_zeros_reg_1763                                            |   1|   0|    1|          0|
    |add_ln415_1_reg_1820                                                 |  16|   0|   16|          0|
    |add_ln415_reg_1780                                                   |  16|   0|   16|          0|
    |and_ln416_1_reg_1826                                                 |   1|   0|    1|          0|
    |and_ln416_reg_1786                                                   |   1|   0|    1|          0|
    |and_ln786_5_reg_1808                                                 |   1|   0|    1|          0|
    |and_ln786_7_reg_1848                                                 |   1|   0|    1|          0|
    |and_ln786_reg_1768                                                   |   1|   0|    1|          0|
    |ap_CS_fsm                                                            |  10|   0|   10|          0|
    |cache2_V_reg_1681                                                    |  16|   0|   16|          0|
    |carry_1_reg_1746                                                     |   1|   0|    1|          0|
    |fc1_input_V_ap_vld_preg                                              |   1|   0|    1|          0|
    |fc1_input_V_preg                                                     |  16|   0|   16|          0|
    |fc1_input_V_read_reg_1670                                            |  16|   0|   16|          0|
    |grp_dense_latency_ap_fixed_ap_fixed_config4_0_0_fu_241_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln768_1_reg_1843                                                |   1|   0|    1|          0|
    |icmp_ln768_reg_1803                                                  |   1|   0|    1|          0|
    |icmp_ln879_1_reg_1797                                                |   1|   0|    1|          0|
    |icmp_ln879_3_reg_1837                                                |   1|   0|    1|          0|
    |layer3_out_0_V_reg_1686                                              |  16|   0|   16|          0|
    |layer3_out_1_V_reg_1692                                              |  16|   0|   16|          0|
    |layer4_out_grads_0_V_reg_218                                         |  16|   0|   16|          0|
    |p_Result_4_reg_1734                                                  |   1|   0|    1|          0|
    |p_Result_6_reg_1752                                                  |   1|   0|    1|          0|
    |p_Val2_4_reg_1698                                                    |  16|   0|   16|          0|
    |p_Val2_9_reg_1740                                                    |  16|   0|   16|          0|
    |storemerge_reg_229                                                   |  16|   0|   16|          0|
    |tmp_18_reg_1774                                                      |   1|   0|    1|          0|
    |tmp_22_reg_1792                                                      |   1|   0|    1|          0|
    |tmp_24_reg_1814                                                      |   1|   0|    1|          0|
    |tmp_28_reg_1832                                                      |   1|   0|    1|          0|
    |tmp_2_reg_1860                                                       |  16|   0|   16|          0|
    |tmp_reg_1854                                                         |  16|   0|   16|          0|
    |train_read_reg_1666                                                  |   1|   0|    1|          0|
    |w2_V_load_1_reg_1709                                                 |   6|   0|    6|          0|
    |w2_V_load_reg_1704                                                   |   6|   0|    6|          0|
    |w4_V_load_1_reg_1729                                                 |   6|   0|    6|          0|
    |w4_V_load_reg_1724                                                   |   6|   0|    6|          0|
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                | 263|   0|  263|          0|
    +---------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------+-----+-----+------------+---------------------------+--------------+
|              RTL Ports             | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+------------------------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk                              |  in |    1| ap_ctrl_hs |         myproject         | return value |
|ap_rst                              |  in |    1| ap_ctrl_hs |         myproject         | return value |
|ap_start                            |  in |    1| ap_ctrl_hs |         myproject         | return value |
|ap_done                             | out |    1| ap_ctrl_hs |         myproject         | return value |
|ap_idle                             | out |    1| ap_ctrl_hs |         myproject         | return value |
|ap_ready                            | out |    1| ap_ctrl_hs |         myproject         | return value |
|fc1_input_V                         |  in |   16|   ap_vld   |        fc1_input_V        |    pointer   |
|fc1_input_V_ap_vld                  |  in |    1|   ap_vld   |        fc1_input_V        |    pointer   |
|layer5_out_0_V                      | out |   16|   ap_vld   |       layer5_out_0_V      |    pointer   |
|layer5_out_0_V_ap_vld               | out |    1|   ap_vld   |       layer5_out_0_V      |    pointer   |
|loss_layer5_out_V                   | out |   16|   ap_vld   |     loss_layer5_out_V     |    pointer   |
|loss_layer5_out_V_ap_vld            | out |    1|   ap_vld   |     loss_layer5_out_V     |    pointer   |
|const_size_in_1                     | out |   16|   ap_vld   |      const_size_in_1      |    pointer   |
|const_size_in_1_ap_vld              | out |    1|   ap_vld   |      const_size_in_1      |    pointer   |
|const_size_out_1                    | out |   16|   ap_vld   |      const_size_out_1     |    pointer   |
|const_size_out_1_ap_vld             | out |    1|   ap_vld   |      const_size_out_1     |    pointer   |
|layer5_out_ground_truth_V_address0  | out |    1|  ap_memory | layer5_out_ground_truth_V |     array    |
|layer5_out_ground_truth_V_ce0       | out |    1|  ap_memory | layer5_out_ground_truth_V |     array    |
|layer5_out_ground_truth_V_q0        |  in |   16|  ap_memory | layer5_out_ground_truth_V |     array    |
|train                               |  in |    1|   ap_none  |           train           |    scalar    |
+------------------------------------+-----+-----+------------+---------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 10, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 10, D = 10, States = { 1 2 3 4 5 7 6 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 7 
6 --> 8 
7 --> 6 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.94>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%train_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %train)" [firmware/myproject.cpp:30]   --->   Operation 11 'read' 'train_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%fc1_input_V_read = call i16 @_ssdm_op_Read.ap_vld.i16P(i16* %fc1_input_V)"   --->   Operation 12 'read' 'fc1_input_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [3/3] (1.94ns)   --->   "%call_ret1 = call fastcc { i16, i16 } @"dense_latency<ap_fixed,ap_fixed,config2>.0.0.0"(i16 %fc1_input_V_read)"   --->   Operation 13 'call' 'call_ret1' <Predicate = true> <Delay = 1.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%layer5_out_ground_truth_V_addr = getelementptr [1 x i16]* %layer5_out_ground_truth_V, i64 0, i64 0" [firmware/losses/mse.h:40->firmware/myproject.cpp:89]   --->   Operation 14 'getelementptr' 'layer5_out_ground_truth_V_addr' <Predicate = (train_read)> <Delay = 0.00>
ST_1 : Operation 15 [2/2] (0.59ns)   --->   "%cache2_V = load i16* %layer5_out_ground_truth_V_addr, align 2" [firmware/losses/mse.h:64->firmware/myproject.cpp:89]   --->   Operation 15 'load' 'cache2_V' <Predicate = (train_read)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 2> <RAM>

State 2 <SV = 1> <Delay = 2.53>
ST_2 : Operation 16 [2/3] (2.53ns)   --->   "%call_ret1 = call fastcc { i16, i16 } @"dense_latency<ap_fixed,ap_fixed,config2>.0.0.0"(i16 %fc1_input_V_read)"   --->   Operation 16 'call' 'call_ret1' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 17 [1/2] (0.59ns)   --->   "%cache2_V = load i16* %layer5_out_ground_truth_V_addr, align 2" [firmware/losses/mse.h:64->firmware/myproject.cpp:89]   --->   Operation 17 'load' 'cache2_V' <Predicate = (train_read)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 2> <RAM>

State 3 <SV = 2> <Delay = 3.88>
ST_3 : Operation 18 [1/3] (1.94ns)   --->   "%call_ret1 = call fastcc { i16, i16 } @"dense_latency<ap_fixed,ap_fixed,config2>.0.0.0"(i16 %fc1_input_V_read)"   --->   Operation 18 'call' 'call_ret1' <Predicate = true> <Delay = 1.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%layer2_out_0_V = extractvalue { i16, i16 } %call_ret1, 0"   --->   Operation 19 'extractvalue' 'layer2_out_0_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%layer2_out_1_V = extractvalue { i16, i16 } %call_ret1, 1"   --->   Operation 20 'extractvalue' 'layer2_out_1_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%call_ret2 = call fastcc { i16, i16 } @"linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config3>"(i16 %layer2_out_0_V, i16 %layer2_out_1_V)" [firmware/myproject.cpp:72]   --->   Operation 21 'call' 'call_ret2' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%layer3_out_0_V = extractvalue { i16, i16 } %call_ret2, 0" [firmware/myproject.cpp:72]   --->   Operation 22 'extractvalue' 'layer3_out_0_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%layer3_out_1_V = extractvalue { i16, i16 } %call_ret2, 1" [firmware/myproject.cpp:72]   --->   Operation 23 'extractvalue' 'layer3_out_1_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [3/3] (1.94ns)   --->   "%layer4_out_0_V = call fastcc i16 @"dense_latency<ap_fixed,ap_fixed,config4>.0.0"(i16 %layer3_out_0_V, i16 %layer3_out_1_V)" [firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:76]   --->   Operation 24 'call' 'layer4_out_0_V' <Predicate = true> <Delay = 1.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 2.54>
ST_4 : Operation 25 [2/3] (2.54ns)   --->   "%layer4_out_0_V = call fastcc i16 @"dense_latency<ap_fixed,ap_fixed,config4>.0.0"(i16 %layer3_out_0_V, i16 %layer3_out_1_V)" [firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:76]   --->   Operation 25 'call' 'layer4_out_0_V' <Predicate = true> <Delay = 2.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 26 [2/2] (0.59ns)   --->   "%w2_V_load = load i6* getelementptr inbounds ([2 x i6]* @w2_V, i64 0, i64 0), align 1" [firmware/autograd/nnet_dense_backprop.h:57]   --->   Operation 26 'load' 'w2_V_load' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 2> <RAM>
ST_4 : Operation 27 [2/2] (0.59ns)   --->   "%w2_V_load_1 = load i6* getelementptr inbounds ([2 x i6]* @w2_V, i64 0, i64 1), align 1" [firmware/autograd/nnet_dense_backprop.h:57]   --->   Operation 27 'load' 'w2_V_load_1' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 2> <RAM>

State 5 <SV = 4> <Delay = 3.64>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer5_out_0_V), !map !172"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %fc1_input_V), !map !178"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %loss_layer5_out_V), !map !182"   --->   Operation 30 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %const_size_in_1), !map !186"   --->   Operation 31 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %const_size_out_1), !map !190"   --->   Operation 32 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1 x i16]* %layer5_out_ground_truth_V), !map !194"   --->   Operation 33 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %train), !map !198"   --->   Operation 34 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @myproject_str) nounwind"   --->   Operation 35 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %fc1_input_V, [7 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind"   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer5_out_0_V, [7 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind" [firmware/myproject.cpp:42]   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str5) nounwind" [firmware/myproject.cpp:43]   --->   Operation 38 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i16P(i16* %const_size_in_1, i16 1)" [firmware/myproject.cpp:45]   --->   Operation 39 'write' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i16P(i16* %const_size_out_1, i16 1)" [firmware/myproject.cpp:46]   --->   Operation 40 'write' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/3] (2.54ns)   --->   "%layer4_out_0_V = call fastcc i16 @"dense_latency<ap_fixed,ap_fixed,config4>.0.0"(i16 %layer3_out_0_V, i16 %layer3_out_1_V)" [firmware/nnet_utils/nnet_dense.h:46->firmware/myproject.cpp:76]   --->   Operation 41 'call' 'layer4_out_0_V' <Predicate = true> <Delay = 2.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%p_Val2_1 = call fastcc i16 @"linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config5>"(i16 %layer4_out_0_V)" [firmware/myproject.cpp:78]   --->   Operation 42 'call' 'p_Val2_1' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i16P(i16* %layer5_out_0_V, i16 %p_Val2_1)" [firmware/myproject.cpp:78]   --->   Operation 43 'write' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "br i1 %train_read, label %1, label %2" [firmware/myproject.cpp:86]   --->   Operation 44 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%lhs_V = sext i16 %cache2_V to i17" [firmware/losses/mse.h:66->firmware/myproject.cpp:89]   --->   Operation 45 'sext' 'lhs_V' <Predicate = (train_read)> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%rhs_V = sext i16 %p_Val2_1 to i17" [firmware/losses/mse.h:66->firmware/myproject.cpp:89]   --->   Operation 46 'sext' 'rhs_V' <Predicate = (train_read)> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.60ns)   --->   "%ret_V = sub i17 %lhs_V, %rhs_V" [firmware/losses/mse.h:66->firmware/myproject.cpp:89]   --->   Operation 47 'sub' 'ret_V' <Predicate = (train_read)> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %ret_V, i32 16)" [firmware/losses/mse.h:66->firmware/myproject.cpp:89]   --->   Operation 48 'bitselect' 'p_Result_s' <Predicate = (train_read)> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%p_Val2_3 = trunc i17 %ret_V to i16" [firmware/losses/mse.h:66->firmware/myproject.cpp:89]   --->   Operation 49 'trunc' 'p_Val2_3' <Predicate = (train_read)> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%p_Result_1 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %ret_V, i32 15)" [firmware/losses/mse.h:66->firmware/myproject.cpp:89]   --->   Operation 50 'bitselect' 'p_Result_1' <Predicate = (train_read)> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node select_ln388)   --->   "%xor_ln786 = xor i1 %p_Result_1, true" [firmware/losses/mse.h:66->firmware/myproject.cpp:89]   --->   Operation 51 'xor' 'xor_ln786' <Predicate = (train_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node select_ln388)   --->   "%underflow = and i1 %p_Result_s, %xor_ln786" [firmware/losses/mse.h:66->firmware/myproject.cpp:89]   --->   Operation 52 'and' 'underflow' <Predicate = (train_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%xor_ln340 = xor i1 %p_Result_s, %p_Result_1" [firmware/losses/mse.h:66->firmware/myproject.cpp:89]   --->   Operation 53 'xor' 'xor_ln340' <Predicate = (train_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%xor_ln340_1 = xor i1 %p_Result_s, true" [firmware/losses/mse.h:66->firmware/myproject.cpp:89]   --->   Operation 54 'xor' 'xor_ln340_1' <Predicate = (train_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%or_ln340 = or i1 %p_Result_1, %xor_ln340_1" [firmware/losses/mse.h:66->firmware/myproject.cpp:89]   --->   Operation 55 'or' 'or_ln340' <Predicate = (train_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%select_ln340 = select i1 %xor_ln340, i16 32767, i16 %p_Val2_3" [firmware/losses/mse.h:66->firmware/myproject.cpp:89]   --->   Operation 56 'select' 'select_ln340' <Predicate = (train_read)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln388 = select i1 %underflow, i16 -32768, i16 %p_Val2_3" [firmware/losses/mse.h:66->firmware/myproject.cpp:89]   --->   Operation 57 'select' 'select_ln388' <Predicate = (train_read)> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.24ns) (out node of the LUT)   --->   "%p_Val2_4 = select i1 %or_ln340, i16 %select_ln340, i16 %select_ln388" [firmware/losses/mse.h:66->firmware/myproject.cpp:89]   --->   Operation 58 'select' 'p_Val2_4' <Predicate = (train_read)> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 59 [1/2] (0.59ns)   --->   "%w2_V_load = load i6* getelementptr inbounds ([2 x i6]* @w2_V, i64 0, i64 0), align 1" [firmware/autograd/nnet_dense_backprop.h:57]   --->   Operation 59 'load' 'w2_V_load' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 2> <RAM>
ST_5 : Operation 60 [1/2] (0.59ns)   --->   "%w2_V_load_1 = load i6* getelementptr inbounds ([2 x i6]* @w2_V, i64 0, i64 1), align 1" [firmware/autograd/nnet_dense_backprop.h:57]   --->   Operation 60 'load' 'w2_V_load_1' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 2> <RAM>

State 6 <SV = 6> <Delay = 2.44>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str11) nounwind" [firmware/losses/mse.h:59->firmware/myproject.cpp:93]   --->   Operation 61 'specloopname' <Predicate = (!train_read)> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str12) nounwind" [firmware/losses/mse.h:80->firmware/myproject.cpp:93]   --->   Operation 62 'specloopname' <Predicate = (!train_read)> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.60ns)   --->   "br label %3"   --->   Operation 63 'br' <Predicate = (!train_read)> <Delay = 0.60>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str11) nounwind" [firmware/losses/mse.h:59->firmware/myproject.cpp:89]   --->   Operation 64 'specloopname' <Predicate = (train_read)> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%r_V = sext i16 %p_Val2_4 to i17" [firmware/losses/mse.h:69->firmware/myproject.cpp:89]   --->   Operation 65 'sext' 'r_V' <Predicate = (train_read)> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.60ns)   --->   "%r_V_4 = sub i17 0, %r_V" [firmware/losses/mse.h:69->firmware/myproject.cpp:89]   --->   Operation 66 'sub' 'r_V_4' <Predicate = (train_read)> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%p_Result_2 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %r_V_4, i32 16)" [firmware/losses/mse.h:69->firmware/myproject.cpp:89]   --->   Operation 67 'bitselect' 'p_Result_2' <Predicate = (train_read)> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%p_Val2_6 = trunc i17 %r_V_4 to i16" [firmware/losses/mse.h:69->firmware/myproject.cpp:89]   --->   Operation 68 'trunc' 'p_Val2_6' <Predicate = (train_read)> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%p_Result_3 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %r_V_4, i32 15)" [firmware/losses/mse.h:69->firmware/myproject.cpp:89]   --->   Operation 69 'bitselect' 'p_Result_3' <Predicate = (train_read)> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_1)   --->   "%xor_ln786_1 = xor i1 %p_Result_3, true" [firmware/losses/mse.h:69->firmware/myproject.cpp:89]   --->   Operation 70 'xor' 'xor_ln786_1' <Predicate = (train_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_1)   --->   "%underflow_1 = and i1 %p_Result_2, %xor_ln786_1" [firmware/losses/mse.h:69->firmware/myproject.cpp:89]   --->   Operation 71 'and' 'underflow_1' <Predicate = (train_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node layer5_out_grads_0_V)   --->   "%xor_ln340_2 = xor i1 %p_Result_2, %p_Result_3" [firmware/losses/mse.h:69->firmware/myproject.cpp:89]   --->   Operation 72 'xor' 'xor_ln340_2' <Predicate = (train_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node layer5_out_grads_0_V)   --->   "%xor_ln340_3 = xor i1 %p_Result_2, true" [firmware/losses/mse.h:69->firmware/myproject.cpp:89]   --->   Operation 73 'xor' 'xor_ln340_3' <Predicate = (train_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node layer5_out_grads_0_V)   --->   "%or_ln340_1 = or i1 %p_Result_3, %xor_ln340_3" [firmware/losses/mse.h:69->firmware/myproject.cpp:89]   --->   Operation 74 'or' 'or_ln340_1' <Predicate = (train_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node layer5_out_grads_0_V)   --->   "%select_ln340_2 = select i1 %xor_ln340_2, i16 32767, i16 %p_Val2_6" [firmware/losses/mse.h:69->firmware/myproject.cpp:89]   --->   Operation 75 'select' 'select_ln340_2' <Predicate = (train_read)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 76 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln388_1 = select i1 %underflow_1, i16 -32768, i16 %p_Val2_6" [firmware/losses/mse.h:69->firmware/myproject.cpp:89]   --->   Operation 76 'select' 'select_ln388_1' <Predicate = (train_read)> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 77 [1/1] (0.24ns) (out node of the LUT)   --->   "%layer5_out_grads_0_V = select i1 %or_ln340_1, i16 %select_ln340_2, i16 %select_ln388_1" [firmware/losses/mse.h:69->firmware/myproject.cpp:89]   --->   Operation 77 'select' 'layer5_out_grads_0_V' <Predicate = (train_read)> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str12) nounwind" [firmware/losses/mse.h:80->firmware/myproject.cpp:89]   --->   Operation 78 'specloopname' <Predicate = (train_read)> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_2)   --->   "%deleted_zeros = select i1 %carry_1, i1 %Range1_all_ones, i1 %Range1_all_zeros" [firmware/losses/mse.h:84->firmware/myproject.cpp:89]   --->   Operation 79 'select' 'deleted_zeros' <Predicate = (train_read)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (0.12ns)   --->   "%and_ln781 = and i1 %carry_1, %Range1_all_ones" [firmware/losses/mse.h:84->firmware/myproject.cpp:89]   --->   Operation 80 'and' 'and_ln781' <Predicate = (train_read)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_2)   --->   "%xor_ln785 = xor i1 %deleted_zeros, true" [firmware/losses/mse.h:84->firmware/myproject.cpp:89]   --->   Operation 81 'xor' 'xor_ln785' <Predicate = (train_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_2)   --->   "%or_ln785 = or i1 %p_Result_6, %xor_ln785" [firmware/losses/mse.h:84->firmware/myproject.cpp:89]   --->   Operation 82 'or' 'or_ln785' <Predicate = (train_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (0.12ns)   --->   "%xor_ln785_1 = xor i1 %p_Result_4, true" [firmware/losses/mse.h:84->firmware/myproject.cpp:89]   --->   Operation 83 'xor' 'xor_ln785_1' <Predicate = (train_read)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_2)   --->   "%overflow = and i1 %or_ln785, %xor_ln785_1" [firmware/losses/mse.h:84->firmware/myproject.cpp:89]   --->   Operation 84 'and' 'overflow' <Predicate = (train_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node underflow_2)   --->   "%or_ln786 = or i1 %and_ln781, %and_ln786" [firmware/losses/mse.h:84->firmware/myproject.cpp:89]   --->   Operation 85 'or' 'or_ln786' <Predicate = (train_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node underflow_2)   --->   "%xor_ln786_2 = xor i1 %or_ln786, true" [firmware/losses/mse.h:84->firmware/myproject.cpp:89]   --->   Operation 86 'xor' 'xor_ln786_2' <Predicate = (train_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (0.12ns) (out node of the LUT)   --->   "%underflow_2 = and i1 %p_Result_4, %xor_ln786_2" [firmware/losses/mse.h:84->firmware/myproject.cpp:89]   --->   Operation 87 'and' 'underflow_2' <Predicate = (train_read)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 88 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln340_2 = or i1 %underflow_2, %overflow" [firmware/losses/mse.h:84->firmware/myproject.cpp:89]   --->   Operation 88 'or' 'or_ln340_2' <Predicate = (train_read)> <Delay = 0.27> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_5)   --->   "%or_ln340_3 = or i1 %and_ln786, %xor_ln785_1" [firmware/losses/mse.h:84->firmware/myproject.cpp:89]   --->   Operation 89 'or' 'or_ln340_3' <Predicate = (train_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_5)   --->   "%or_ln340_4 = or i1 %or_ln340_3, %and_ln781" [firmware/losses/mse.h:84->firmware/myproject.cpp:89]   --->   Operation 90 'or' 'or_ln340_4' <Predicate = (train_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 91 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340_4 = select i1 %or_ln340_2, i16 32767, i16 %p_Val2_9" [firmware/losses/mse.h:84->firmware/myproject.cpp:89]   --->   Operation 91 'select' 'select_ln340_4' <Predicate = (train_read)> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_5)   --->   "%select_ln388_2 = select i1 %underflow_2, i16 -32768, i16 %p_Val2_9" [firmware/losses/mse.h:84->firmware/myproject.cpp:89]   --->   Operation 92 'select' 'select_ln388_2' <Predicate = (train_read)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 93 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340_5 = select i1 %or_ln340_4, i16 %select_ln340_4, i16 %select_ln388_2" [firmware/losses/mse.h:84->firmware/myproject.cpp:89]   --->   Operation 93 'select' 'select_ln340_5' <Predicate = (train_read)> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln1118 = trunc i16 %select_ln340_5 to i1" [firmware/losses/mse.h:89->firmware/myproject.cpp:89]   --->   Operation 94 'trunc' 'trunc_ln1118' <Predicate = (train_read)> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%p_Result_7 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln340_5, i32 15)" [firmware/losses/mse.h:89->firmware/myproject.cpp:89]   --->   Operation 95 'bitselect' 'p_Result_7' <Predicate = (train_read)> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln708_3 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %select_ln340_5, i32 1, i32 15)" [firmware/losses/mse.h:89->firmware/myproject.cpp:89]   --->   Operation 96 'partselect' 'trunc_ln708_3' <Predicate = (train_read)> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%p_Val2_10 = sext i15 %trunc_ln708_3 to i16" [firmware/losses/mse.h:89->firmware/myproject.cpp:89]   --->   Operation 97 'sext' 'p_Val2_10' <Predicate = (train_read)> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%p_Result_8 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln340_5, i32 15)" [firmware/losses/mse.h:89->firmware/myproject.cpp:89]   --->   Operation 98 'bitselect' 'p_Result_8' <Predicate = (train_read)> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln415_1 = zext i1 %trunc_ln1118 to i16" [firmware/losses/mse.h:89->firmware/myproject.cpp:89]   --->   Operation 99 'zext' 'zext_ln415_1' <Predicate = (train_read)> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.58ns)   --->   "%p_Val2_11 = add i16 %zext_ln415_1, %p_Val2_10" [firmware/losses/mse.h:89->firmware/myproject.cpp:89]   --->   Operation 100 'add' 'p_Val2_11' <Predicate = (train_read)> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_11, i32 15)" [firmware/losses/mse.h:89->firmware/myproject.cpp:89]   --->   Operation 101 'bitselect' 'tmp_14' <Predicate = (train_read)> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node carry_3)   --->   "%xor_ln416_2 = xor i1 %tmp_14, true" [firmware/losses/mse.h:89->firmware/myproject.cpp:89]   --->   Operation 102 'xor' 'xor_ln416_2' <Predicate = (train_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 103 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_3 = and i1 %p_Result_8, %xor_ln416_2" [firmware/losses/mse.h:89->firmware/myproject.cpp:89]   --->   Operation 103 'and' 'carry_3' <Predicate = (train_read)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%p_Result_9 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_11, i32 15)" [firmware/losses/mse.h:89->firmware/myproject.cpp:89]   --->   Operation 104 'bitselect' 'p_Result_9' <Predicate = (train_read)> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%Range2_all_ones_2 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln340_5, i32 15)" [firmware/losses/mse.h:89->firmware/myproject.cpp:89]   --->   Operation 105 'bitselect' 'Range2_all_ones_2' <Predicate = (train_read)> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_3)   --->   "%tmp_17 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln340_5, i32 15)" [firmware/losses/mse.h:89->firmware/myproject.cpp:89]   --->   Operation 106 'bitselect' 'tmp_17' <Predicate = (train_read)> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_3)   --->   "%xor_ln779_1 = xor i1 %tmp_17, true" [firmware/losses/mse.h:89->firmware/myproject.cpp:89]   --->   Operation 107 'xor' 'xor_ln779_1' <Predicate = (train_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_3)   --->   "%xor_ln416_3 = xor i1 %p_Result_8, true" [firmware/losses/mse.h:89->firmware/myproject.cpp:89]   --->   Operation 108 'xor' 'xor_ln416_3' <Predicate = (train_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_3)   --->   "%or_ln416_1 = or i1 %tmp_14, %xor_ln416_3" [firmware/losses/mse.h:89->firmware/myproject.cpp:89]   --->   Operation 109 'or' 'or_ln416_1' <Predicate = (train_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_3)   --->   "%or_ln416 = or i1 %or_ln416_1, %xor_ln779_1" [firmware/losses/mse.h:89->firmware/myproject.cpp:89]   --->   Operation 110 'or' 'or_ln416' <Predicate = (train_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 111 [1/1] (0.12ns)   --->   "%and_ln781_1 = and i1 %carry_3, %Range2_all_ones_2" [firmware/losses/mse.h:89->firmware/myproject.cpp:89]   --->   Operation 111 'and' 'and_ln781_1' <Predicate = (train_read)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_6)   --->   "%xor_ln785_2 = xor i1 %Range2_all_ones_2, %carry_3" [firmware/losses/mse.h:89->firmware/myproject.cpp:89]   --->   Operation 112 'xor' 'xor_ln785_2' <Predicate = (train_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_6)   --->   "%or_ln785_1 = or i1 %p_Result_9, %xor_ln785_2" [firmware/losses/mse.h:89->firmware/myproject.cpp:89]   --->   Operation 113 'or' 'or_ln785_1' <Predicate = (train_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 114 [1/1] (0.12ns)   --->   "%xor_ln785_3 = xor i1 %p_Result_7, true" [firmware/losses/mse.h:89->firmware/myproject.cpp:89]   --->   Operation 114 'xor' 'xor_ln785_3' <Predicate = (train_read)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_6)   --->   "%overflow_1 = and i1 %or_ln785_1, %xor_ln785_3" [firmware/losses/mse.h:89->firmware/myproject.cpp:89]   --->   Operation 115 'and' 'overflow_1' <Predicate = (train_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_3)   --->   "%and_ln786_2 = and i1 %or_ln416, %p_Result_9" [firmware/losses/mse.h:89->firmware/myproject.cpp:89]   --->   Operation 116 'and' 'and_ln786_2' <Predicate = (train_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 117 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln786_3 = and i1 %and_ln786_2, %Range2_all_ones_2" [firmware/losses/mse.h:89->firmware/myproject.cpp:89]   --->   Operation 117 'and' 'and_ln786_3' <Predicate = (train_read)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node underflow_3)   --->   "%or_ln786_1 = or i1 %and_ln781_1, %and_ln786_3" [firmware/losses/mse.h:89->firmware/myproject.cpp:89]   --->   Operation 118 'or' 'or_ln786_1' <Predicate = (train_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node underflow_3)   --->   "%xor_ln786_3 = xor i1 %or_ln786_1, true" [firmware/losses/mse.h:89->firmware/myproject.cpp:89]   --->   Operation 119 'xor' 'xor_ln786_3' <Predicate = (train_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 120 [1/1] (0.12ns) (out node of the LUT)   --->   "%underflow_3 = and i1 %p_Result_7, %xor_ln786_3" [firmware/losses/mse.h:89->firmware/myproject.cpp:89]   --->   Operation 120 'and' 'underflow_3' <Predicate = (train_read)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_6)   --->   "%or_ln340_5 = or i1 %underflow_3, %overflow_1" [firmware/losses/mse.h:89->firmware/myproject.cpp:89]   --->   Operation 121 'or' 'or_ln340_5' <Predicate = (train_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_7)   --->   "%or_ln340_6 = or i1 %and_ln786_3, %xor_ln785_3" [firmware/losses/mse.h:89->firmware/myproject.cpp:89]   --->   Operation 122 'or' 'or_ln340_6' <Predicate = (train_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_7)   --->   "%or_ln340_7 = or i1 %or_ln340_6, %and_ln781_1" [firmware/losses/mse.h:89->firmware/myproject.cpp:89]   --->   Operation 123 'or' 'or_ln340_7' <Predicate = (train_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 124 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340_6 = select i1 %or_ln340_5, i16 32767, i16 %p_Val2_11" [firmware/losses/mse.h:89->firmware/myproject.cpp:89]   --->   Operation 124 'select' 'select_ln340_6' <Predicate = (train_read)> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_7)   --->   "%select_ln388_3 = select i1 %underflow_3, i16 -32768, i16 %p_Val2_11" [firmware/losses/mse.h:89->firmware/myproject.cpp:89]   --->   Operation 125 'select' 'select_ln388_3' <Predicate = (train_read)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 126 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340_7 = select i1 %or_ln340_7, i16 %select_ln340_6, i16 %select_ln388_3" [firmware/losses/mse.h:89->firmware/myproject.cpp:89]   --->   Operation 126 'select' 'select_ln340_7' <Predicate = (train_read)> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 127 [1/1] (0.60ns)   --->   "br label %3" [firmware/myproject.cpp:90]   --->   Operation 127 'br' <Predicate = (train_read)> <Delay = 0.60>
ST_6 : Operation 128 [1/2] (0.59ns)   --->   "%w4_V_load = load i6* getelementptr inbounds ([2 x i6]* @w4_V, i64 0, i64 0), align 1" [firmware/autograd/nnet_dense_backprop.h:57->firmware/myproject.cpp:101]   --->   Operation 128 'load' 'w4_V_load' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 2> <RAM>
ST_6 : Operation 129 [1/2] (0.59ns)   --->   "%w4_V_load_1 = load i6* getelementptr inbounds ([2 x i6]* @w4_V, i64 0, i64 1), align 1" [firmware/autograd/nnet_dense_backprop.h:57->firmware/myproject.cpp:101]   --->   Operation 129 'load' 'w4_V_load_1' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 2> <RAM>

State 7 <SV = 5> <Delay = 3.54>
ST_7 : Operation 130 [1/1] (0.00ns)   --->   "%r_V_2 = sext i16 %p_Val2_4 to i32" [firmware/losses/mse.h:84->firmware/myproject.cpp:89]   --->   Operation 130 'sext' 'r_V_2' <Predicate = (train_read)> <Delay = 0.00>
ST_7 : Operation 131 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_5 = mul nsw i32 %r_V_2, %r_V_2" [firmware/losses/mse.h:84->firmware/myproject.cpp:89]   --->   Operation 131 'mul' 'r_V_5' <Predicate = (train_read)> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 132 [1/1] (0.00ns)   --->   "%p_Result_4 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_5, i32 31)" [firmware/losses/mse.h:84->firmware/myproject.cpp:89]   --->   Operation 132 'bitselect' 'p_Result_4' <Predicate = (train_read)> <Delay = 0.00>
ST_7 : Operation 133 [1/1] (0.00ns)   --->   "%p_Val2_8 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %r_V_5, i32 10, i32 25)" [firmware/losses/mse.h:84->firmware/myproject.cpp:89]   --->   Operation 133 'partselect' 'p_Val2_8' <Predicate = (train_read)> <Delay = 0.00>
ST_7 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node carry_1)   --->   "%p_Result_5 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_5, i32 25)" [firmware/losses/mse.h:84->firmware/myproject.cpp:89]   --->   Operation 134 'bitselect' 'p_Result_5' <Predicate = (train_read)> <Delay = 0.00>
ST_7 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_5, i32 9)" [firmware/losses/mse.h:84->firmware/myproject.cpp:89]   --->   Operation 135 'bitselect' 'tmp_8' <Predicate = (train_read)> <Delay = 0.00>
ST_7 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln415 = zext i1 %tmp_8 to i16" [firmware/losses/mse.h:84->firmware/myproject.cpp:89]   --->   Operation 136 'zext' 'zext_ln415' <Predicate = (train_read)> <Delay = 0.00>
ST_7 : Operation 137 [1/1] (0.60ns)   --->   "%p_Val2_9 = add i16 %zext_ln415, %p_Val2_8" [firmware/losses/mse.h:84->firmware/myproject.cpp:89]   --->   Operation 137 'add' 'p_Val2_9' <Predicate = (train_read)> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node carry_1)   --->   "%tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_9, i32 15)" [firmware/losses/mse.h:84->firmware/myproject.cpp:89]   --->   Operation 138 'bitselect' 'tmp_9' <Predicate = (train_read)> <Delay = 0.00>
ST_7 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node carry_1)   --->   "%xor_ln416_1 = xor i1 %tmp_9, true" [firmware/losses/mse.h:84->firmware/myproject.cpp:89]   --->   Operation 139 'xor' 'xor_ln416_1' <Predicate = (train_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 140 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_1 = and i1 %p_Result_5, %xor_ln416_1" [firmware/losses/mse.h:84->firmware/myproject.cpp:89]   --->   Operation 140 'and' 'carry_1' <Predicate = (train_read)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 141 [1/1] (0.00ns)   --->   "%p_Result_6 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_9, i32 15)" [firmware/losses/mse.h:84->firmware/myproject.cpp:89]   --->   Operation 141 'bitselect' 'p_Result_6' <Predicate = (train_read)> <Delay = 0.00>
ST_7 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_i = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %r_V_5, i32 27, i32 31)" [firmware/losses/mse.h:84->firmware/myproject.cpp:89]   --->   Operation 142 'partselect' 'tmp_i' <Predicate = (train_read)> <Delay = 0.00>
ST_7 : Operation 143 [1/1] (0.63ns)   --->   "%Range2_all_ones = icmp eq i5 %tmp_i, -1" [firmware/losses/mse.h:84->firmware/myproject.cpp:89]   --->   Operation 143 'icmp' 'Range2_all_ones' <Predicate = (train_read)> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_2_i = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %r_V_5, i32 26, i32 31)" [firmware/losses/mse.h:84->firmware/myproject.cpp:89]   --->   Operation 144 'partselect' 'tmp_2_i' <Predicate = (train_read)> <Delay = 0.00>
ST_7 : Operation 145 [1/1] (0.61ns)   --->   "%Range1_all_ones = icmp eq i6 %tmp_2_i, -1" [firmware/losses/mse.h:84->firmware/myproject.cpp:89]   --->   Operation 145 'icmp' 'Range1_all_ones' <Predicate = (train_read)> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 146 [1/1] (0.61ns)   --->   "%Range1_all_zeros = icmp eq i6 %tmp_2_i, 0" [firmware/losses/mse.h:84->firmware/myproject.cpp:89]   --->   Operation 146 'icmp' 'Range1_all_zeros' <Predicate = (train_read)> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_5, i32 26)" [firmware/losses/mse.h:84->firmware/myproject.cpp:89]   --->   Operation 147 'bitselect' 'tmp_11' <Predicate = (train_read)> <Delay = 0.00>
ST_7 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%xor_ln779 = xor i1 %tmp_11, true" [firmware/losses/mse.h:84->firmware/myproject.cpp:89]   --->   Operation 148 'xor' 'xor_ln779' <Predicate = (train_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%and_ln779 = and i1 %Range2_all_ones, %xor_ln779" [firmware/losses/mse.h:84->firmware/myproject.cpp:89]   --->   Operation 149 'and' 'and_ln779' <Predicate = (train_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%deleted_ones = select i1 %carry_1, i1 %and_ln779, i1 %Range1_all_ones" [firmware/losses/mse.h:84->firmware/myproject.cpp:89]   --->   Operation 150 'select' 'deleted_ones' <Predicate = (train_read)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 151 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786 = and i1 %p_Result_6, %deleted_ones" [firmware/losses/mse.h:84->firmware/myproject.cpp:89]   --->   Operation 151 'and' 'and_ln786' <Predicate = (train_read)> <Delay = 0.27> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 152 [2/2] (0.59ns)   --->   "%w4_V_load = load i6* getelementptr inbounds ([2 x i6]* @w4_V, i64 0, i64 0), align 1" [firmware/autograd/nnet_dense_backprop.h:57->firmware/myproject.cpp:101]   --->   Operation 152 'load' 'w4_V_load' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 2> <RAM>
ST_7 : Operation 153 [2/2] (0.59ns)   --->   "%w4_V_load_1 = load i6* getelementptr inbounds ([2 x i6]* @w4_V, i64 0, i64 1), align 1" [firmware/autograd/nnet_dense_backprop.h:57->firmware/myproject.cpp:101]   --->   Operation 153 'load' 'w4_V_load_1' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 2> <RAM>

State 8 <SV = 7> <Delay = 3.54>
ST_8 : Operation 154 [1/1] (0.00ns)   --->   "%layer4_out_grads_0_V = phi i16 [ %layer5_out_grads_0_V, %1 ], [ 0, %2 ]"   --->   Operation 154 'phi' 'layer4_out_grads_0_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 155 [1/1] (0.00ns)   --->   "%storemerge = phi i16 [ %select_ln340_7, %1 ], [ 0, %2 ]" [firmware/losses/mse.h:89->firmware/myproject.cpp:89]   --->   Operation 155 'phi' 'storemerge' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 156 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i16P(i16* %loss_layer5_out_V, i16 %storemerge)" [firmware/myproject.cpp:93]   --->   Operation 156 'write' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i16 %layer4_out_grads_0_V to i32" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 157 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 158 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i16 %layer3_out_0_V to i32" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 158 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 159 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_2 = mul nsw i32 %sext_ln1116, %sext_ln1118" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 159 'mul' 'mul_ln1118_2' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_18 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_2, i32 31)" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 160 'bitselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 161 [1/1] (0.00ns)   --->   "%trunc_ln708_7 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_2, i32 10, i32 25)" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 161 'partselect' 'trunc_ln708_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node and_ln416)   --->   "%tmp_19 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_2, i32 25)" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 162 'bitselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_20 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_2, i32 9)" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 163 'bitselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln415_2 = zext i1 %tmp_20 to i16" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 164 'zext' 'zext_ln415_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 165 [1/1] (0.60ns)   --->   "%add_ln415 = add i16 %trunc_ln708_7, %zext_ln415_2" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 165 'add' 'add_ln415' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node and_ln416)   --->   "%tmp_21 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415, i32 15)" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 166 'bitselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node and_ln416)   --->   "%xor_ln416 = xor i1 %tmp_21, true" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 167 'xor' 'xor_ln416' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 168 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln416 = and i1 %tmp_19, %xor_ln416" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 168 'and' 'and_ln416' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_22 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415, i32 15)" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 169 'bitselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 170 [1/1] (0.00ns)   --->   "%p_Result_3_i8 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_2, i32 27, i32 31)" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 170 'partselect' 'p_Result_3_i8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 171 [1/1] (0.63ns)   --->   "%icmp_ln879 = icmp eq i5 %p_Result_3_i8, -1" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 171 'icmp' 'icmp_ln879' <Predicate = true> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 172 [1/1] (0.00ns)   --->   "%p_Result_4_i9 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_2, i32 26, i32 31)" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 172 'partselect' 'p_Result_4_i9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 173 [1/1] (0.61ns)   --->   "%icmp_ln879_1 = icmp eq i6 %p_Result_4_i9, -1" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 173 'icmp' 'icmp_ln879_1' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 174 [1/1] (0.61ns)   --->   "%icmp_ln768 = icmp eq i6 %p_Result_4_i9, 0" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 174 'icmp' 'icmp_ln768' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_5)   --->   "%tmp_23 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_2, i32 26)" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 175 'bitselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_5)   --->   "%xor_ln779_2 = xor i1 %tmp_23, true" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 176 'xor' 'xor_ln779_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_5)   --->   "%and_ln779_1 = and i1 %icmp_ln879, %xor_ln779_2" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 177 'and' 'and_ln779_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_5)   --->   "%select_ln416 = select i1 %and_ln416, i1 %and_ln779_1, i1 %icmp_ln879_1" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 178 'select' 'select_ln416' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 179 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_5 = and i1 %tmp_22, %select_ln416" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 179 'and' 'and_ln786_5' <Predicate = true> <Delay = 0.27> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 180 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i16 %layer3_out_1_V to i32" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 180 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 181 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_3 = mul nsw i32 %sext_ln1116, %sext_ln1118_3" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 181 'mul' 'mul_ln1118_3' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_24 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_3, i32 31)" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 182 'bitselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 183 [1/1] (0.00ns)   --->   "%trunc_ln708_9 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118_3, i32 10, i32 25)" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 183 'partselect' 'trunc_ln708_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_1)   --->   "%tmp_25 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_3, i32 25)" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 184 'bitselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_26 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_3, i32 9)" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 185 'bitselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln415_3 = zext i1 %tmp_26 to i16" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 186 'zext' 'zext_ln415_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 187 [1/1] (0.60ns)   --->   "%add_ln415_1 = add i16 %trunc_ln708_9, %zext_ln415_3" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 187 'add' 'add_ln415_1' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_1)   --->   "%tmp_27 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_1, i32 15)" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 188 'bitselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_1)   --->   "%xor_ln416_4 = xor i1 %tmp_27, true" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 189 'xor' 'xor_ln416_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 190 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln416_1 = and i1 %tmp_25, %xor_ln416_4" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 190 'and' 'and_ln416_1' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_28 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_1, i32 15)" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 191 'bitselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 192 [1/1] (0.00ns)   --->   "%p_Result_3_1_i = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118_3, i32 27, i32 31)" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 192 'partselect' 'p_Result_3_1_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 193 [1/1] (0.63ns)   --->   "%icmp_ln879_2 = icmp eq i5 %p_Result_3_1_i, -1" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 193 'icmp' 'icmp_ln879_2' <Predicate = true> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 194 [1/1] (0.00ns)   --->   "%p_Result_4_1_i = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118_3, i32 26, i32 31)" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 194 'partselect' 'p_Result_4_1_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 195 [1/1] (0.61ns)   --->   "%icmp_ln879_3 = icmp eq i6 %p_Result_4_1_i, -1" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 195 'icmp' 'icmp_ln879_3' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 196 [1/1] (0.61ns)   --->   "%icmp_ln768_1 = icmp eq i6 %p_Result_4_1_i, 0" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 196 'icmp' 'icmp_ln768_1' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_7)   --->   "%tmp_29 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_3, i32 26)" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 197 'bitselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_7)   --->   "%xor_ln779_3 = xor i1 %tmp_29, true" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 198 'xor' 'xor_ln779_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_7)   --->   "%and_ln779_2 = and i1 %icmp_ln879_2, %xor_ln779_3" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 199 'and' 'and_ln779_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_7)   --->   "%select_ln416_1 = select i1 %and_ln416_1, i1 %and_ln779_2, i1 %icmp_ln879_3" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 200 'select' 'select_ln416_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 201 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_7 = and i1 %tmp_28, %select_ln416_1" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 201 'and' 'and_ln786_7' <Predicate = true> <Delay = 0.27> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.54>
ST_9 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_8)   --->   "%select_ln777 = select i1 %and_ln416, i1 %icmp_ln879_1, i1 %icmp_ln768" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 202 'select' 'select_ln777' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 203 [1/1] (0.12ns)   --->   "%and_ln781_2 = and i1 %and_ln416, %icmp_ln879_1" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 203 'and' 'and_ln781_2' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_8)   --->   "%xor_ln785_4 = xor i1 %select_ln777, true" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 204 'xor' 'xor_ln785_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_8)   --->   "%or_ln785_2 = or i1 %tmp_22, %xor_ln785_4" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 205 'or' 'or_ln785_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 206 [1/1] (0.12ns)   --->   "%xor_ln785_5 = xor i1 %tmp_18, true" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 206 'xor' 'xor_ln785_5' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_8)   --->   "%and_ln785 = and i1 %or_ln785_2, %xor_ln785_5" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 207 'and' 'and_ln785' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_6)   --->   "%or_ln786_2 = or i1 %and_ln781_2, %and_ln786_5" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 208 'or' 'or_ln786_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_6)   --->   "%xor_ln786_4 = xor i1 %or_ln786_2, true" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 209 'xor' 'xor_ln786_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 210 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln786_6 = and i1 %tmp_18, %xor_ln786_4" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 210 'and' 'and_ln786_6' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 211 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln340_8 = or i1 %and_ln786_6, %and_ln785" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 211 'or' 'or_ln340_8' <Predicate = true> <Delay = 0.27> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node layer2_out_grads_0_V)   --->   "%or_ln340_9 = or i1 %and_ln786_5, %xor_ln785_5" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 212 'or' 'or_ln340_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node layer2_out_grads_0_V)   --->   "%or_ln340_10 = or i1 %or_ln340_9, %and_ln781_2" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 213 'or' 'or_ln340_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 214 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340_8 = select i1 %or_ln340_8, i16 32767, i16 %add_ln415" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 214 'select' 'select_ln340_8' <Predicate = true> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node layer2_out_grads_0_V)   --->   "%select_ln388_4 = select i1 %and_ln786_6, i16 -32768, i16 %add_ln415" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 215 'select' 'select_ln388_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 216 [1/1] (0.24ns) (out node of the LUT)   --->   "%layer2_out_grads_0_V = select i1 %or_ln340_10, i16 %select_ln340_8, i16 %select_ln388_4" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 216 'select' 'layer2_out_grads_0_V' <Predicate = true> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 217 [1/1] (0.00ns)   --->   "%shl_ln1118_1 = call i19 @_ssdm_op_BitConcatenate.i19.i16.i3(i16 %layer2_out_grads_0_V, i3 0)" [firmware/autograd/nnet_dense_backprop.h:57->firmware/myproject.cpp:101]   --->   Operation 217 'bitconcatenate' 'shl_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 218 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i19 %shl_ln1118_1 to i20" [firmware/autograd/nnet_dense_backprop.h:57->firmware/myproject.cpp:101]   --->   Operation 218 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 219 [1/1] (0.00ns)   --->   "%shl_ln1118_2 = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %layer2_out_grads_0_V, i1 false)" [firmware/autograd/nnet_dense_backprop.h:57->firmware/myproject.cpp:101]   --->   Operation 219 'bitconcatenate' 'shl_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 220 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i17 %shl_ln1118_2 to i20" [firmware/autograd/nnet_dense_backprop.h:57->firmware/myproject.cpp:101]   --->   Operation 220 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 221 [1/1] (0.56ns)   --->   "%add_ln1118_1 = add i20 %sext_ln1118_1, %sext_ln1118_2" [firmware/autograd/nnet_dense_backprop.h:57->firmware/myproject.cpp:101]   --->   Operation 221 'add' 'add_ln1118_1' <Predicate = true> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 222 [1/1] (0.00ns)   --->   "%shl_ln728_1 = call i21 @_ssdm_op_BitConcatenate.i21.i6.i15(i6 %w4_V_load, i15 0)" [firmware/autograd/nnet_dense_backprop.h:57->firmware/myproject.cpp:101]   --->   Operation 222 'bitconcatenate' 'shl_ln728_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 223 [1/1] (0.00ns)   --->   "%sext_ln1193 = sext i20 %add_ln1118_1 to i21" [firmware/autograd/nnet_dense_backprop.h:57->firmware/myproject.cpp:101]   --->   Operation 223 'sext' 'sext_ln1193' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 224 [1/1] (0.57ns)   --->   "%sub_ln1193_3 = sub i21 %shl_ln728_1, %sext_ln1193" [firmware/autograd/nnet_dense_backprop.h:57->firmware/myproject.cpp:101]   --->   Operation 224 'sub' 'sub_ln1193_3' <Predicate = true> <Delay = 0.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 225 [1/1] (0.00ns)   --->   "%trunc_ln708_8 = call i6 @_ssdm_op_PartSelect.i6.i21.i32.i32(i21 %sub_ln1193_3, i32 15, i32 20)" [firmware/autograd/nnet_dense_backprop.h:57->firmware/myproject.cpp:101]   --->   Operation 225 'partselect' 'trunc_ln708_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 226 [1/1] (0.59ns)   --->   "store i6 %trunc_ln708_8, i6* getelementptr inbounds ([2 x i6]* @w4_V, i64 0, i64 0), align 1" [firmware/autograd/nnet_dense_backprop.h:57->firmware/myproject.cpp:101]   --->   Operation 226 'store' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 2> <RAM>
ST_9 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_11)   --->   "%select_ln777_1 = select i1 %and_ln416_1, i1 %icmp_ln879_3, i1 %icmp_ln768_1" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 227 'select' 'select_ln777_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 228 [1/1] (0.12ns)   --->   "%and_ln781_3 = and i1 %and_ln416_1, %icmp_ln879_3" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 228 'and' 'and_ln781_3' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_11)   --->   "%xor_ln785_6 = xor i1 %select_ln777_1, true" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 229 'xor' 'xor_ln785_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_11)   --->   "%or_ln785_3 = or i1 %tmp_28, %xor_ln785_6" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 230 'or' 'or_ln785_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 231 [1/1] (0.12ns)   --->   "%xor_ln785_7 = xor i1 %tmp_24, true" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 231 'xor' 'xor_ln785_7' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_11)   --->   "%and_ln785_1 = and i1 %or_ln785_3, %xor_ln785_7" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 232 'and' 'and_ln785_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_8)   --->   "%or_ln786_3 = or i1 %and_ln781_3, %and_ln786_7" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 233 'or' 'or_ln786_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_8)   --->   "%xor_ln786_5 = xor i1 %or_ln786_3, true" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 234 'xor' 'xor_ln786_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 235 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln786_8 = and i1 %tmp_24, %xor_ln786_5" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 235 'and' 'and_ln786_8' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 236 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln340_11 = or i1 %and_ln786_8, %and_ln785_1" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 236 'or' 'or_ln340_11' <Predicate = true> <Delay = 0.27> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node layer2_out_grads_1_V)   --->   "%or_ln340_12 = or i1 %and_ln786_7, %xor_ln785_7" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 237 'or' 'or_ln340_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node layer2_out_grads_1_V)   --->   "%or_ln340_13 = or i1 %or_ln340_12, %and_ln781_3" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 238 'or' 'or_ln340_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 239 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340_10 = select i1 %or_ln340_11, i16 32767, i16 %add_ln415_1" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 239 'select' 'select_ln340_10' <Predicate = true> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node layer2_out_grads_1_V)   --->   "%select_ln388_5 = select i1 %and_ln786_8, i16 -32768, i16 %add_ln415_1" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 240 'select' 'select_ln388_5' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 241 [1/1] (0.24ns) (out node of the LUT)   --->   "%layer2_out_grads_1_V = select i1 %or_ln340_13, i16 %select_ln340_10, i16 %select_ln388_5" [firmware/autograd/nnet_dense_backprop.h:44->firmware/myproject.cpp:101]   --->   Operation 241 'select' 'layer2_out_grads_1_V' <Predicate = true> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 242 [1/1] (0.00ns)   --->   "%shl_ln1118_3 = call i19 @_ssdm_op_BitConcatenate.i19.i16.i3(i16 %layer2_out_grads_1_V, i3 0)" [firmware/autograd/nnet_dense_backprop.h:57->firmware/myproject.cpp:101]   --->   Operation 242 'bitconcatenate' 'shl_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 243 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i19 %shl_ln1118_3 to i20" [firmware/autograd/nnet_dense_backprop.h:57->firmware/myproject.cpp:101]   --->   Operation 243 'sext' 'sext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 244 [1/1] (0.00ns)   --->   "%shl_ln1118_7 = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %layer2_out_grads_1_V, i1 false)" [firmware/autograd/nnet_dense_backprop.h:57->firmware/myproject.cpp:101]   --->   Operation 244 'bitconcatenate' 'shl_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 245 [1/1] (0.00ns)   --->   "%sext_ln1118_5 = sext i17 %shl_ln1118_7 to i20" [firmware/autograd/nnet_dense_backprop.h:57->firmware/myproject.cpp:101]   --->   Operation 245 'sext' 'sext_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 246 [1/1] (0.56ns)   --->   "%add_ln1118_3 = add i20 %sext_ln1118_4, %sext_ln1118_5" [firmware/autograd/nnet_dense_backprop.h:57->firmware/myproject.cpp:101]   --->   Operation 246 'add' 'add_ln1118_3' <Predicate = true> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 247 [1/1] (0.00ns)   --->   "%shl_ln728_3 = call i21 @_ssdm_op_BitConcatenate.i21.i6.i15(i6 %w4_V_load_1, i15 0)" [firmware/autograd/nnet_dense_backprop.h:57->firmware/myproject.cpp:101]   --->   Operation 247 'bitconcatenate' 'shl_ln728_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 248 [1/1] (0.00ns)   --->   "%sext_ln1193_1 = sext i20 %add_ln1118_3 to i21" [firmware/autograd/nnet_dense_backprop.h:57->firmware/myproject.cpp:101]   --->   Operation 248 'sext' 'sext_ln1193_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 249 [1/1] (0.57ns)   --->   "%sub_ln1193_4 = sub i21 %shl_ln728_3, %sext_ln1193_1" [firmware/autograd/nnet_dense_backprop.h:57->firmware/myproject.cpp:101]   --->   Operation 249 'sub' 'sub_ln1193_4' <Predicate = true> <Delay = 0.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 250 [1/1] (0.00ns)   --->   "%trunc_ln708_s = call i6 @_ssdm_op_PartSelect.i6.i21.i32.i32(i21 %sub_ln1193_4, i32 15, i32 20)" [firmware/autograd/nnet_dense_backprop.h:57->firmware/myproject.cpp:101]   --->   Operation 250 'partselect' 'trunc_ln708_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 251 [1/1] (0.59ns)   --->   "store i6 %trunc_ln708_s, i6* getelementptr inbounds ([2 x i6]* @w4_V, i64 0, i64 1), align 1" [firmware/autograd/nnet_dense_backprop.h:57->firmware/myproject.cpp:101]   --->   Operation 251 'store' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 2> <RAM>
ST_9 : Operation 252 [1/1] (0.00ns)   --->   "%sext_ln1118_6 = sext i16 %layer2_out_grads_0_V to i26" [firmware/autograd/nnet_dense_backprop.h:44]   --->   Operation 252 'sext' 'sext_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 253 [1/1] (0.00ns)   --->   "%sext_ln1118_7 = sext i16 %fc1_input_V_read to i26" [firmware/autograd/nnet_dense_backprop.h:44]   --->   Operation 253 'sext' 'sext_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 254 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118 = mul i26 %sext_ln1118_7, %sext_ln1118_6" [firmware/autograd/nnet_dense_backprop.h:44]   --->   Operation 254 'mul' 'mul_ln1118' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 255 [1/1] (0.00ns)   --->   "%tmp = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118, i32 10, i32 25)" [firmware/autograd/nnet_dense_backprop.h:57]   --->   Operation 255 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 256 [1/1] (0.00ns)   --->   "%sext_ln1118_10 = sext i16 %layer2_out_grads_1_V to i26" [firmware/autograd/nnet_dense_backprop.h:44]   --->   Operation 256 'sext' 'sext_ln1118_10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 257 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_4 = mul i26 %sext_ln1118_7, %sext_ln1118_10" [firmware/autograd/nnet_dense_backprop.h:44]   --->   Operation 257 'mul' 'mul_ln1118_4' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 258 [1/1] (0.00ns)   --->   "%tmp_2 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_4, i32 10, i32 25)" [firmware/autograd/nnet_dense_backprop.h:57]   --->   Operation 258 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 1.73>
ST_10 : Operation 259 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str8) nounwind" [firmware/autograd/nnet_dense_backprop.h:31->firmware/myproject.cpp:101]   --->   Operation 259 'specloopname' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 260 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str7) nounwind" [firmware/autograd/nnet_dense_backprop.h:24]   --->   Operation 260 'specloopname' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 261 [1/1] (0.00ns)   --->   "%shl_ln = call i19 @_ssdm_op_BitConcatenate.i19.i16.i3(i16 %tmp, i3 0)" [firmware/autograd/nnet_dense_backprop.h:57]   --->   Operation 261 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 262 [1/1] (0.00ns)   --->   "%sext_ln1118_8 = sext i19 %shl_ln to i20" [firmware/autograd/nnet_dense_backprop.h:57]   --->   Operation 262 'sext' 'sext_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 263 [1/1] (0.00ns)   --->   "%shl_ln1118_4 = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %tmp, i1 false)" [firmware/autograd/nnet_dense_backprop.h:57]   --->   Operation 263 'bitconcatenate' 'shl_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 264 [1/1] (0.00ns)   --->   "%sext_ln1118_9 = sext i17 %shl_ln1118_4 to i20" [firmware/autograd/nnet_dense_backprop.h:57]   --->   Operation 264 'sext' 'sext_ln1118_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 265 [1/1] (0.56ns)   --->   "%add_ln1118 = add i20 %sext_ln1118_9, %sext_ln1118_8" [firmware/autograd/nnet_dense_backprop.h:57]   --->   Operation 265 'add' 'add_ln1118' <Predicate = true> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 266 [1/1] (0.00ns)   --->   "%shl_ln1 = call i21 @_ssdm_op_BitConcatenate.i21.i6.i15(i6 %w2_V_load, i15 0)" [firmware/autograd/nnet_dense_backprop.h:57]   --->   Operation 266 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 267 [1/1] (0.00ns)   --->   "%sext_ln1193_2 = sext i20 %add_ln1118 to i21" [firmware/autograd/nnet_dense_backprop.h:57]   --->   Operation 267 'sext' 'sext_ln1193_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 268 [1/1] (0.57ns)   --->   "%sub_ln1193 = sub i21 %shl_ln1, %sext_ln1193_2" [firmware/autograd/nnet_dense_backprop.h:57]   --->   Operation 268 'sub' 'sub_ln1193' <Predicate = true> <Delay = 0.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 269 [1/1] (0.00ns)   --->   "%trunc_ln708_4 = call i6 @_ssdm_op_PartSelect.i6.i21.i32.i32(i21 %sub_ln1193, i32 15, i32 20)" [firmware/autograd/nnet_dense_backprop.h:57]   --->   Operation 269 'partselect' 'trunc_ln708_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 270 [1/1] (0.59ns)   --->   "store i6 %trunc_ln708_4, i6* getelementptr inbounds ([2 x i6]* @w2_V, i64 0, i64 0), align 1" [firmware/autograd/nnet_dense_backprop.h:57]   --->   Operation 270 'store' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 2> <RAM>
ST_10 : Operation 271 [1/1] (0.00ns)   --->   "%shl_ln1118_5 = call i19 @_ssdm_op_BitConcatenate.i19.i16.i3(i16 %tmp_2, i3 0)" [firmware/autograd/nnet_dense_backprop.h:57]   --->   Operation 271 'bitconcatenate' 'shl_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 272 [1/1] (0.00ns)   --->   "%sext_ln1118_11 = sext i19 %shl_ln1118_5 to i20" [firmware/autograd/nnet_dense_backprop.h:57]   --->   Operation 272 'sext' 'sext_ln1118_11' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 273 [1/1] (0.00ns)   --->   "%shl_ln1118_6 = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %tmp_2, i1 false)" [firmware/autograd/nnet_dense_backprop.h:57]   --->   Operation 273 'bitconcatenate' 'shl_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 274 [1/1] (0.00ns)   --->   "%sext_ln1118_12 = sext i17 %shl_ln1118_6 to i20" [firmware/autograd/nnet_dense_backprop.h:57]   --->   Operation 274 'sext' 'sext_ln1118_12' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 275 [1/1] (0.56ns)   --->   "%add_ln1118_2 = add i20 %sext_ln1118_12, %sext_ln1118_11" [firmware/autograd/nnet_dense_backprop.h:57]   --->   Operation 275 'add' 'add_ln1118_2' <Predicate = true> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 276 [1/1] (0.00ns)   --->   "%shl_ln728_2 = call i21 @_ssdm_op_BitConcatenate.i21.i6.i15(i6 %w2_V_load_1, i15 0)" [firmware/autograd/nnet_dense_backprop.h:57]   --->   Operation 276 'bitconcatenate' 'shl_ln728_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 277 [1/1] (0.00ns)   --->   "%sext_ln1193_3 = sext i20 %add_ln1118_2 to i21" [firmware/autograd/nnet_dense_backprop.h:57]   --->   Operation 277 'sext' 'sext_ln1193_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 278 [1/1] (0.57ns)   --->   "%sub_ln1193_2 = sub i21 %shl_ln728_2, %sext_ln1193_3" [firmware/autograd/nnet_dense_backprop.h:57]   --->   Operation 278 'sub' 'sub_ln1193_2' <Predicate = true> <Delay = 0.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 279 [1/1] (0.00ns)   --->   "%trunc_ln708_6 = call i6 @_ssdm_op_PartSelect.i6.i21.i32.i32(i21 %sub_ln1193_2, i32 15, i32 20)" [firmware/autograd/nnet_dense_backprop.h:57]   --->   Operation 279 'partselect' 'trunc_ln708_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 280 [1/1] (0.59ns)   --->   "store i6 %trunc_ln708_6, i6* getelementptr inbounds ([2 x i6]* @w2_V, i64 0, i64 1), align 1" [firmware/autograd/nnet_dense_backprop.h:57]   --->   Operation 280 'store' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 2> <RAM>
ST_10 : Operation 281 [1/1] (0.00ns)   --->   "ret void" [firmware/myproject.cpp:111]   --->   Operation 281 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fc1_input_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer5_out_0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ loss_layer5_out_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ const_size_in_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ const_size_out_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer5_out_ground_truth_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ train]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w2_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ w4_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[22]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
train_read                     (read          ) [ 01111111000]
fc1_input_V_read               (read          ) [ 00111111110]
layer5_out_ground_truth_V_addr (getelementptr ) [ 00100000000]
cache2_V                       (load          ) [ 00011100000]
call_ret1                      (call          ) [ 00000000000]
layer2_out_0_V                 (extractvalue  ) [ 00000000000]
layer2_out_1_V                 (extractvalue  ) [ 00000000000]
call_ret2                      (call          ) [ 00000000000]
layer3_out_0_V                 (extractvalue  ) [ 00001111100]
layer3_out_1_V                 (extractvalue  ) [ 00001111100]
specbitsmap_ln0                (specbitsmap   ) [ 00000000000]
specbitsmap_ln0                (specbitsmap   ) [ 00000000000]
specbitsmap_ln0                (specbitsmap   ) [ 00000000000]
specbitsmap_ln0                (specbitsmap   ) [ 00000000000]
specbitsmap_ln0                (specbitsmap   ) [ 00000000000]
specbitsmap_ln0                (specbitsmap   ) [ 00000000000]
specbitsmap_ln0                (specbitsmap   ) [ 00000000000]
spectopmodule_ln0              (spectopmodule ) [ 00000000000]
specinterface_ln0              (specinterface ) [ 00000000000]
specinterface_ln42             (specinterface ) [ 00000000000]
specpipeline_ln43              (specpipeline  ) [ 00000000000]
write_ln45                     (write         ) [ 00000000000]
write_ln46                     (write         ) [ 00000000000]
layer4_out_0_V                 (call          ) [ 00000000000]
p_Val2_1                       (call          ) [ 00000000000]
write_ln78                     (write         ) [ 00000000000]
br_ln86                        (br            ) [ 00000000000]
lhs_V                          (sext          ) [ 00000000000]
rhs_V                          (sext          ) [ 00000000000]
ret_V                          (sub           ) [ 00000000000]
p_Result_s                     (bitselect     ) [ 00000000000]
p_Val2_3                       (trunc         ) [ 00000000000]
p_Result_1                     (bitselect     ) [ 00000000000]
xor_ln786                      (xor           ) [ 00000000000]
underflow                      (and           ) [ 00000000000]
xor_ln340                      (xor           ) [ 00000000000]
xor_ln340_1                    (xor           ) [ 00000000000]
or_ln340                       (or            ) [ 00000000000]
select_ln340                   (select        ) [ 00000000000]
select_ln388                   (select        ) [ 00000000000]
p_Val2_4                       (select        ) [ 00000011000]
w2_V_load                      (load          ) [ 00000011111]
w2_V_load_1                    (load          ) [ 00000011111]
specloopname_ln59              (specloopname  ) [ 00000000000]
specloopname_ln80              (specloopname  ) [ 00000000000]
br_ln0                         (br            ) [ 00000011100]
specloopname_ln59              (specloopname  ) [ 00000000000]
r_V                            (sext          ) [ 00000000000]
r_V_4                          (sub           ) [ 00000000000]
p_Result_2                     (bitselect     ) [ 00000000000]
p_Val2_6                       (trunc         ) [ 00000000000]
p_Result_3                     (bitselect     ) [ 00000000000]
xor_ln786_1                    (xor           ) [ 00000000000]
underflow_1                    (and           ) [ 00000000000]
xor_ln340_2                    (xor           ) [ 00000000000]
xor_ln340_3                    (xor           ) [ 00000000000]
or_ln340_1                     (or            ) [ 00000000000]
select_ln340_2                 (select        ) [ 00000000000]
select_ln388_1                 (select        ) [ 00000000000]
layer5_out_grads_0_V           (select        ) [ 00000011100]
specloopname_ln80              (specloopname  ) [ 00000000000]
deleted_zeros                  (select        ) [ 00000000000]
and_ln781                      (and           ) [ 00000000000]
xor_ln785                      (xor           ) [ 00000000000]
or_ln785                       (or            ) [ 00000000000]
xor_ln785_1                    (xor           ) [ 00000000000]
overflow                       (and           ) [ 00000000000]
or_ln786                       (or            ) [ 00000000000]
xor_ln786_2                    (xor           ) [ 00000000000]
underflow_2                    (and           ) [ 00000000000]
or_ln340_2                     (or            ) [ 00000000000]
or_ln340_3                     (or            ) [ 00000000000]
or_ln340_4                     (or            ) [ 00000000000]
select_ln340_4                 (select        ) [ 00000000000]
select_ln388_2                 (select        ) [ 00000000000]
select_ln340_5                 (select        ) [ 00000000000]
trunc_ln1118                   (trunc         ) [ 00000000000]
p_Result_7                     (bitselect     ) [ 00000000000]
trunc_ln708_3                  (partselect    ) [ 00000000000]
p_Val2_10                      (sext          ) [ 00000000000]
p_Result_8                     (bitselect     ) [ 00000000000]
zext_ln415_1                   (zext          ) [ 00000000000]
p_Val2_11                      (add           ) [ 00000000000]
tmp_14                         (bitselect     ) [ 00000000000]
xor_ln416_2                    (xor           ) [ 00000000000]
carry_3                        (and           ) [ 00000000000]
p_Result_9                     (bitselect     ) [ 00000000000]
Range2_all_ones_2              (bitselect     ) [ 00000000000]
tmp_17                         (bitselect     ) [ 00000000000]
xor_ln779_1                    (xor           ) [ 00000000000]
xor_ln416_3                    (xor           ) [ 00000000000]
or_ln416_1                     (or            ) [ 00000000000]
or_ln416                       (or            ) [ 00000000000]
and_ln781_1                    (and           ) [ 00000000000]
xor_ln785_2                    (xor           ) [ 00000000000]
or_ln785_1                     (or            ) [ 00000000000]
xor_ln785_3                    (xor           ) [ 00000000000]
overflow_1                     (and           ) [ 00000000000]
and_ln786_2                    (and           ) [ 00000000000]
and_ln786_3                    (and           ) [ 00000000000]
or_ln786_1                     (or            ) [ 00000000000]
xor_ln786_3                    (xor           ) [ 00000000000]
underflow_3                    (and           ) [ 00000000000]
or_ln340_5                     (or            ) [ 00000000000]
or_ln340_6                     (or            ) [ 00000000000]
or_ln340_7                     (or            ) [ 00000000000]
select_ln340_6                 (select        ) [ 00000000000]
select_ln388_3                 (select        ) [ 00000000000]
select_ln340_7                 (select        ) [ 00000011100]
br_ln90                        (br            ) [ 00000011100]
w4_V_load                      (load          ) [ 00000000110]
w4_V_load_1                    (load          ) [ 00000000110]
r_V_2                          (sext          ) [ 00000000000]
r_V_5                          (mul           ) [ 00000000000]
p_Result_4                     (bitselect     ) [ 00000011000]
p_Val2_8                       (partselect    ) [ 00000000000]
p_Result_5                     (bitselect     ) [ 00000000000]
tmp_8                          (bitselect     ) [ 00000000000]
zext_ln415                     (zext          ) [ 00000000000]
p_Val2_9                       (add           ) [ 00000011000]
tmp_9                          (bitselect     ) [ 00000000000]
xor_ln416_1                    (xor           ) [ 00000000000]
carry_1                        (and           ) [ 00000011000]
p_Result_6                     (bitselect     ) [ 00000011000]
tmp_i                          (partselect    ) [ 00000000000]
Range2_all_ones                (icmp          ) [ 00000000000]
tmp_2_i                        (partselect    ) [ 00000000000]
Range1_all_ones                (icmp          ) [ 00000011000]
Range1_all_zeros               (icmp          ) [ 00000011000]
tmp_11                         (bitselect     ) [ 00000000000]
xor_ln779                      (xor           ) [ 00000000000]
and_ln779                      (and           ) [ 00000000000]
deleted_ones                   (select        ) [ 00000000000]
and_ln786                      (and           ) [ 00000011000]
layer4_out_grads_0_V           (phi           ) [ 00000000100]
storemerge                     (phi           ) [ 00000000100]
write_ln93                     (write         ) [ 00000000000]
sext_ln1116                    (sext          ) [ 00000000000]
sext_ln1118                    (sext          ) [ 00000000000]
mul_ln1118_2                   (mul           ) [ 00000000000]
tmp_18                         (bitselect     ) [ 00000000010]
trunc_ln708_7                  (partselect    ) [ 00000000000]
tmp_19                         (bitselect     ) [ 00000000000]
tmp_20                         (bitselect     ) [ 00000000000]
zext_ln415_2                   (zext          ) [ 00000000000]
add_ln415                      (add           ) [ 00000000010]
tmp_21                         (bitselect     ) [ 00000000000]
xor_ln416                      (xor           ) [ 00000000000]
and_ln416                      (and           ) [ 00000000010]
tmp_22                         (bitselect     ) [ 00000000010]
p_Result_3_i8                  (partselect    ) [ 00000000000]
icmp_ln879                     (icmp          ) [ 00000000000]
p_Result_4_i9                  (partselect    ) [ 00000000000]
icmp_ln879_1                   (icmp          ) [ 00000000010]
icmp_ln768                     (icmp          ) [ 00000000010]
tmp_23                         (bitselect     ) [ 00000000000]
xor_ln779_2                    (xor           ) [ 00000000000]
and_ln779_1                    (and           ) [ 00000000000]
select_ln416                   (select        ) [ 00000000000]
and_ln786_5                    (and           ) [ 00000000010]
sext_ln1118_3                  (sext          ) [ 00000000000]
mul_ln1118_3                   (mul           ) [ 00000000000]
tmp_24                         (bitselect     ) [ 00000000010]
trunc_ln708_9                  (partselect    ) [ 00000000000]
tmp_25                         (bitselect     ) [ 00000000000]
tmp_26                         (bitselect     ) [ 00000000000]
zext_ln415_3                   (zext          ) [ 00000000000]
add_ln415_1                    (add           ) [ 00000000010]
tmp_27                         (bitselect     ) [ 00000000000]
xor_ln416_4                    (xor           ) [ 00000000000]
and_ln416_1                    (and           ) [ 00000000010]
tmp_28                         (bitselect     ) [ 00000000010]
p_Result_3_1_i                 (partselect    ) [ 00000000000]
icmp_ln879_2                   (icmp          ) [ 00000000000]
p_Result_4_1_i                 (partselect    ) [ 00000000000]
icmp_ln879_3                   (icmp          ) [ 00000000010]
icmp_ln768_1                   (icmp          ) [ 00000000010]
tmp_29                         (bitselect     ) [ 00000000000]
xor_ln779_3                    (xor           ) [ 00000000000]
and_ln779_2                    (and           ) [ 00000000000]
select_ln416_1                 (select        ) [ 00000000000]
and_ln786_7                    (and           ) [ 00000000010]
select_ln777                   (select        ) [ 00000000000]
and_ln781_2                    (and           ) [ 00000000000]
xor_ln785_4                    (xor           ) [ 00000000000]
or_ln785_2                     (or            ) [ 00000000000]
xor_ln785_5                    (xor           ) [ 00000000000]
and_ln785                      (and           ) [ 00000000000]
or_ln786_2                     (or            ) [ 00000000000]
xor_ln786_4                    (xor           ) [ 00000000000]
and_ln786_6                    (and           ) [ 00000000000]
or_ln340_8                     (or            ) [ 00000000000]
or_ln340_9                     (or            ) [ 00000000000]
or_ln340_10                    (or            ) [ 00000000000]
select_ln340_8                 (select        ) [ 00000000000]
select_ln388_4                 (select        ) [ 00000000000]
layer2_out_grads_0_V           (select        ) [ 00000000000]
shl_ln1118_1                   (bitconcatenate) [ 00000000000]
sext_ln1118_1                  (sext          ) [ 00000000000]
shl_ln1118_2                   (bitconcatenate) [ 00000000000]
sext_ln1118_2                  (sext          ) [ 00000000000]
add_ln1118_1                   (add           ) [ 00000000000]
shl_ln728_1                    (bitconcatenate) [ 00000000000]
sext_ln1193                    (sext          ) [ 00000000000]
sub_ln1193_3                   (sub           ) [ 00000000000]
trunc_ln708_8                  (partselect    ) [ 00000000000]
store_ln57                     (store         ) [ 00000000000]
select_ln777_1                 (select        ) [ 00000000000]
and_ln781_3                    (and           ) [ 00000000000]
xor_ln785_6                    (xor           ) [ 00000000000]
or_ln785_3                     (or            ) [ 00000000000]
xor_ln785_7                    (xor           ) [ 00000000000]
and_ln785_1                    (and           ) [ 00000000000]
or_ln786_3                     (or            ) [ 00000000000]
xor_ln786_5                    (xor           ) [ 00000000000]
and_ln786_8                    (and           ) [ 00000000000]
or_ln340_11                    (or            ) [ 00000000000]
or_ln340_12                    (or            ) [ 00000000000]
or_ln340_13                    (or            ) [ 00000000000]
select_ln340_10                (select        ) [ 00000000000]
select_ln388_5                 (select        ) [ 00000000000]
layer2_out_grads_1_V           (select        ) [ 00000000000]
shl_ln1118_3                   (bitconcatenate) [ 00000000000]
sext_ln1118_4                  (sext          ) [ 00000000000]
shl_ln1118_7                   (bitconcatenate) [ 00000000000]
sext_ln1118_5                  (sext          ) [ 00000000000]
add_ln1118_3                   (add           ) [ 00000000000]
shl_ln728_3                    (bitconcatenate) [ 00000000000]
sext_ln1193_1                  (sext          ) [ 00000000000]
sub_ln1193_4                   (sub           ) [ 00000000000]
trunc_ln708_s                  (partselect    ) [ 00000000000]
store_ln57                     (store         ) [ 00000000000]
sext_ln1118_6                  (sext          ) [ 00000000000]
sext_ln1118_7                  (sext          ) [ 00000000000]
mul_ln1118                     (mul           ) [ 00000000000]
tmp                            (partselect    ) [ 00000000001]
sext_ln1118_10                 (sext          ) [ 00000000000]
mul_ln1118_4                   (mul           ) [ 00000000000]
tmp_2                          (partselect    ) [ 00000000001]
specloopname_ln31              (specloopname  ) [ 00000000000]
specloopname_ln24              (specloopname  ) [ 00000000000]
shl_ln                         (bitconcatenate) [ 00000000000]
sext_ln1118_8                  (sext          ) [ 00000000000]
shl_ln1118_4                   (bitconcatenate) [ 00000000000]
sext_ln1118_9                  (sext          ) [ 00000000000]
add_ln1118                     (add           ) [ 00000000000]
shl_ln1                        (bitconcatenate) [ 00000000000]
sext_ln1193_2                  (sext          ) [ 00000000000]
sub_ln1193                     (sub           ) [ 00000000000]
trunc_ln708_4                  (partselect    ) [ 00000000000]
store_ln57                     (store         ) [ 00000000000]
shl_ln1118_5                   (bitconcatenate) [ 00000000000]
sext_ln1118_11                 (sext          ) [ 00000000000]
shl_ln1118_6                   (bitconcatenate) [ 00000000000]
sext_ln1118_12                 (sext          ) [ 00000000000]
add_ln1118_2                   (add           ) [ 00000000000]
shl_ln728_2                    (bitconcatenate) [ 00000000000]
sext_ln1193_3                  (sext          ) [ 00000000000]
sub_ln1193_2                   (sub           ) [ 00000000000]
trunc_ln708_6                  (partselect    ) [ 00000000000]
store_ln57                     (store         ) [ 00000000000]
ret_ln111                      (ret           ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fc1_input_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc1_input_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="layer5_out_0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer5_out_0_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="loss_layer5_out_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="loss_layer5_out_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="const_size_in_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="const_size_in_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="const_size_out_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="const_size_out_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="layer5_out_ground_truth_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer5_out_ground_truth_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="train">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="train"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="w2_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_V"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="w4_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w4_V"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_vld.i16P"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_latency<ap_fixed,ap_fixed,config2>.0.0.0"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config3>"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_latency<ap_fixed,ap_fixed,config4>.0.0"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="myproject_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i16P"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config5>"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_vld.i16P"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i17.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i16.i3"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i16.i1"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i21.i6.i15"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i21.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="140" class="1004" name="train_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="train_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="fc1_input_V_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="16" slack="0"/>
<pin id="148" dir="0" index="1" bw="16" slack="0"/>
<pin id="149" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fc1_input_V_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="write_ln45_write_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="0" slack="0"/>
<pin id="154" dir="0" index="1" bw="16" slack="0"/>
<pin id="155" dir="0" index="2" bw="1" slack="0"/>
<pin id="156" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln45/5 "/>
</bind>
</comp>

<comp id="160" class="1004" name="write_ln46_write_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="0" slack="0"/>
<pin id="162" dir="0" index="1" bw="16" slack="0"/>
<pin id="163" dir="0" index="2" bw="1" slack="0"/>
<pin id="164" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln46/5 "/>
</bind>
</comp>

<comp id="168" class="1004" name="write_ln78_write_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="0" slack="0"/>
<pin id="170" dir="0" index="1" bw="16" slack="0"/>
<pin id="171" dir="0" index="2" bw="16" slack="0"/>
<pin id="172" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln78/5 "/>
</bind>
</comp>

<comp id="175" class="1004" name="write_ln93_write_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="0" slack="0"/>
<pin id="177" dir="0" index="1" bw="16" slack="0"/>
<pin id="178" dir="0" index="2" bw="16" slack="0"/>
<pin id="179" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln93/8 "/>
</bind>
</comp>

<comp id="182" class="1004" name="layer5_out_ground_truth_V_addr_gep_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="16" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="1" slack="0"/>
<pin id="186" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer5_out_ground_truth_V_addr/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_access_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="193" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="3" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cache2_V/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_access_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="6" slack="0"/>
<pin id="198" dir="0" index="1" bw="6" slack="0"/>
<pin id="199" dir="0" index="2" bw="0" slack="0"/>
<pin id="202" dir="0" index="4" bw="6" slack="0"/>
<pin id="203" dir="0" index="5" bw="6" slack="2147483647"/>
<pin id="204" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="3" bw="6" slack="5"/>
<pin id="205" dir="1" index="7" bw="6" slack="5"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="w2_V_load/4 w2_V_load_1/4 store_ln57/10 store_ln57/10 "/>
</bind>
</comp>

<comp id="207" class="1004" name="grp_access_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="6" slack="0"/>
<pin id="209" dir="0" index="1" bw="6" slack="0"/>
<pin id="210" dir="0" index="2" bw="0" slack="0"/>
<pin id="213" dir="0" index="4" bw="6" slack="0"/>
<pin id="214" dir="0" index="5" bw="6" slack="2147483647"/>
<pin id="215" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="211" dir="1" index="3" bw="6" slack="2"/>
<pin id="216" dir="1" index="7" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="w4_V_load/7 w4_V_load_1/7 store_ln57/9 store_ln57/9 "/>
</bind>
</comp>

<comp id="218" class="1005" name="layer4_out_grads_0_V_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="16" slack="1"/>
<pin id="220" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="layer4_out_grads_0_V (phireg) "/>
</bind>
</comp>

<comp id="222" class="1004" name="layer4_out_grads_0_V_phi_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="16" slack="1"/>
<pin id="224" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="225" dir="0" index="2" bw="1" slack="1"/>
<pin id="226" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="227" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="layer4_out_grads_0_V/8 "/>
</bind>
</comp>

<comp id="229" class="1005" name="storemerge_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="16" slack="1"/>
<pin id="231" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="storemerge (phireg) "/>
</bind>
</comp>

<comp id="233" class="1004" name="storemerge_phi_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="16" slack="1"/>
<pin id="235" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="236" dir="0" index="2" bw="1" slack="1"/>
<pin id="237" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="238" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge/8 "/>
</bind>
</comp>

<comp id="241" class="1004" name="grp_dense_latency_ap_fixed_ap_fixed_config4_0_0_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="16" slack="0"/>
<pin id="243" dir="0" index="1" bw="16" slack="0"/>
<pin id="244" dir="0" index="2" bw="16" slack="0"/>
<pin id="245" dir="0" index="3" bw="6" slack="0"/>
<pin id="246" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="layer4_out_0_V/3 "/>
</bind>
</comp>

<comp id="249" class="1004" name="grp_dense_latency_ap_fixed_ap_fixed_config2_0_0_0_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="0"/>
<pin id="251" dir="0" index="1" bw="16" slack="0"/>
<pin id="252" dir="0" index="2" bw="6" slack="0"/>
<pin id="253" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret1/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="call_ret2_linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config3_s_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="0"/>
<pin id="259" dir="0" index="1" bw="16" slack="0"/>
<pin id="260" dir="0" index="2" bw="16" slack="0"/>
<pin id="261" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret2/3 "/>
</bind>
</comp>

<comp id="263" class="1004" name="p_Val2_1_linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config5_s_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="16" slack="0"/>
<pin id="265" dir="0" index="1" bw="16" slack="0"/>
<pin id="266" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_1/5 "/>
</bind>
</comp>

<comp id="270" class="1004" name="layer2_out_0_V_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="0"/>
<pin id="272" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer2_out_0_V/3 "/>
</bind>
</comp>

<comp id="275" class="1004" name="layer2_out_1_V_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="0"/>
<pin id="277" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer2_out_1_V/3 "/>
</bind>
</comp>

<comp id="280" class="1004" name="layer3_out_0_V_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="0"/>
<pin id="282" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer3_out_0_V/3 "/>
</bind>
</comp>

<comp id="285" class="1004" name="layer3_out_1_V_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="0"/>
<pin id="287" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer3_out_1_V/3 "/>
</bind>
</comp>

<comp id="290" class="1004" name="lhs_V_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="16" slack="3"/>
<pin id="292" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V/5 "/>
</bind>
</comp>

<comp id="293" class="1004" name="rhs_V_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="16" slack="0"/>
<pin id="295" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V/5 "/>
</bind>
</comp>

<comp id="297" class="1004" name="ret_V_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="16" slack="0"/>
<pin id="299" dir="0" index="1" bw="16" slack="0"/>
<pin id="300" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V/5 "/>
</bind>
</comp>

<comp id="303" class="1004" name="p_Result_s_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="0"/>
<pin id="305" dir="0" index="1" bw="17" slack="0"/>
<pin id="306" dir="0" index="2" bw="6" slack="0"/>
<pin id="307" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/5 "/>
</bind>
</comp>

<comp id="311" class="1004" name="p_Val2_3_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="17" slack="0"/>
<pin id="313" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Val2_3/5 "/>
</bind>
</comp>

<comp id="315" class="1004" name="p_Result_1_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="0"/>
<pin id="317" dir="0" index="1" bw="17" slack="0"/>
<pin id="318" dir="0" index="2" bw="5" slack="0"/>
<pin id="319" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_1/5 "/>
</bind>
</comp>

<comp id="323" class="1004" name="xor_ln786_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="0"/>
<pin id="325" dir="0" index="1" bw="1" slack="0"/>
<pin id="326" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786/5 "/>
</bind>
</comp>

<comp id="329" class="1004" name="underflow_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="0"/>
<pin id="331" dir="0" index="1" bw="1" slack="0"/>
<pin id="332" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow/5 "/>
</bind>
</comp>

<comp id="335" class="1004" name="xor_ln340_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="0"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340/5 "/>
</bind>
</comp>

<comp id="341" class="1004" name="xor_ln340_1_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="0"/>
<pin id="343" dir="0" index="1" bw="1" slack="0"/>
<pin id="344" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_1/5 "/>
</bind>
</comp>

<comp id="347" class="1004" name="or_ln340_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="0"/>
<pin id="349" dir="0" index="1" bw="1" slack="0"/>
<pin id="350" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340/5 "/>
</bind>
</comp>

<comp id="353" class="1004" name="select_ln340_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="0"/>
<pin id="355" dir="0" index="1" bw="16" slack="0"/>
<pin id="356" dir="0" index="2" bw="16" slack="0"/>
<pin id="357" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340/5 "/>
</bind>
</comp>

<comp id="361" class="1004" name="select_ln388_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="1" slack="0"/>
<pin id="363" dir="0" index="1" bw="16" slack="0"/>
<pin id="364" dir="0" index="2" bw="16" slack="0"/>
<pin id="365" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388/5 "/>
</bind>
</comp>

<comp id="369" class="1004" name="p_Val2_4_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="0"/>
<pin id="371" dir="0" index="1" bw="16" slack="0"/>
<pin id="372" dir="0" index="2" bw="16" slack="0"/>
<pin id="373" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_4/5 "/>
</bind>
</comp>

<comp id="377" class="1004" name="r_V_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="16" slack="2"/>
<pin id="379" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V/6 "/>
</bind>
</comp>

<comp id="380" class="1004" name="r_V_4_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="0"/>
<pin id="382" dir="0" index="1" bw="16" slack="0"/>
<pin id="383" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_4/6 "/>
</bind>
</comp>

<comp id="386" class="1004" name="p_Result_2_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="0"/>
<pin id="388" dir="0" index="1" bw="17" slack="0"/>
<pin id="389" dir="0" index="2" bw="6" slack="0"/>
<pin id="390" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_2/6 "/>
</bind>
</comp>

<comp id="394" class="1004" name="p_Val2_6_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="17" slack="0"/>
<pin id="396" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Val2_6/6 "/>
</bind>
</comp>

<comp id="398" class="1004" name="p_Result_3_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="0"/>
<pin id="400" dir="0" index="1" bw="17" slack="0"/>
<pin id="401" dir="0" index="2" bw="5" slack="0"/>
<pin id="402" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_3/6 "/>
</bind>
</comp>

<comp id="406" class="1004" name="xor_ln786_1_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="0"/>
<pin id="408" dir="0" index="1" bw="1" slack="0"/>
<pin id="409" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_1/6 "/>
</bind>
</comp>

<comp id="412" class="1004" name="underflow_1_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="0"/>
<pin id="414" dir="0" index="1" bw="1" slack="0"/>
<pin id="415" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_1/6 "/>
</bind>
</comp>

<comp id="418" class="1004" name="xor_ln340_2_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="0"/>
<pin id="420" dir="0" index="1" bw="1" slack="0"/>
<pin id="421" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_2/6 "/>
</bind>
</comp>

<comp id="424" class="1004" name="xor_ln340_3_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="0"/>
<pin id="426" dir="0" index="1" bw="1" slack="0"/>
<pin id="427" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_3/6 "/>
</bind>
</comp>

<comp id="430" class="1004" name="or_ln340_1_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="0"/>
<pin id="432" dir="0" index="1" bw="1" slack="0"/>
<pin id="433" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_1/6 "/>
</bind>
</comp>

<comp id="436" class="1004" name="select_ln340_2_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="0"/>
<pin id="438" dir="0" index="1" bw="16" slack="0"/>
<pin id="439" dir="0" index="2" bw="16" slack="0"/>
<pin id="440" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_2/6 "/>
</bind>
</comp>

<comp id="444" class="1004" name="select_ln388_1_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="0"/>
<pin id="446" dir="0" index="1" bw="16" slack="0"/>
<pin id="447" dir="0" index="2" bw="16" slack="0"/>
<pin id="448" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_1/6 "/>
</bind>
</comp>

<comp id="452" class="1004" name="layer5_out_grads_0_V_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="0"/>
<pin id="454" dir="0" index="1" bw="16" slack="0"/>
<pin id="455" dir="0" index="2" bw="16" slack="0"/>
<pin id="456" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="layer5_out_grads_0_V/6 "/>
</bind>
</comp>

<comp id="460" class="1004" name="deleted_zeros_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="1"/>
<pin id="462" dir="0" index="1" bw="1" slack="1"/>
<pin id="463" dir="0" index="2" bw="1" slack="1"/>
<pin id="464" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_zeros/6 "/>
</bind>
</comp>

<comp id="465" class="1004" name="and_ln781_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="1" slack="1"/>
<pin id="467" dir="0" index="1" bw="1" slack="1"/>
<pin id="468" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln781/6 "/>
</bind>
</comp>

<comp id="469" class="1004" name="xor_ln785_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="0"/>
<pin id="471" dir="0" index="1" bw="1" slack="0"/>
<pin id="472" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785/6 "/>
</bind>
</comp>

<comp id="475" class="1004" name="or_ln785_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="1"/>
<pin id="477" dir="0" index="1" bw="1" slack="0"/>
<pin id="478" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln785/6 "/>
</bind>
</comp>

<comp id="480" class="1004" name="xor_ln785_1_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="1"/>
<pin id="482" dir="0" index="1" bw="1" slack="0"/>
<pin id="483" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785_1/6 "/>
</bind>
</comp>

<comp id="485" class="1004" name="overflow_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="1" slack="0"/>
<pin id="487" dir="0" index="1" bw="1" slack="0"/>
<pin id="488" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow/6 "/>
</bind>
</comp>

<comp id="491" class="1004" name="or_ln786_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="1" slack="0"/>
<pin id="493" dir="0" index="1" bw="1" slack="1"/>
<pin id="494" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln786/6 "/>
</bind>
</comp>

<comp id="496" class="1004" name="xor_ln786_2_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="0"/>
<pin id="498" dir="0" index="1" bw="1" slack="0"/>
<pin id="499" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_2/6 "/>
</bind>
</comp>

<comp id="502" class="1004" name="underflow_2_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="1"/>
<pin id="504" dir="0" index="1" bw="1" slack="0"/>
<pin id="505" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_2/6 "/>
</bind>
</comp>

<comp id="507" class="1004" name="or_ln340_2_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="1" slack="0"/>
<pin id="509" dir="0" index="1" bw="1" slack="0"/>
<pin id="510" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_2/6 "/>
</bind>
</comp>

<comp id="513" class="1004" name="or_ln340_3_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="1" slack="1"/>
<pin id="515" dir="0" index="1" bw="1" slack="0"/>
<pin id="516" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_3/6 "/>
</bind>
</comp>

<comp id="518" class="1004" name="or_ln340_4_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="1" slack="0"/>
<pin id="520" dir="0" index="1" bw="1" slack="0"/>
<pin id="521" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_4/6 "/>
</bind>
</comp>

<comp id="524" class="1004" name="select_ln340_4_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="1" slack="0"/>
<pin id="526" dir="0" index="1" bw="16" slack="0"/>
<pin id="527" dir="0" index="2" bw="16" slack="1"/>
<pin id="528" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_4/6 "/>
</bind>
</comp>

<comp id="531" class="1004" name="select_ln388_2_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="1" slack="0"/>
<pin id="533" dir="0" index="1" bw="16" slack="0"/>
<pin id="534" dir="0" index="2" bw="16" slack="1"/>
<pin id="535" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_2/6 "/>
</bind>
</comp>

<comp id="538" class="1004" name="select_ln340_5_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="1" slack="0"/>
<pin id="540" dir="0" index="1" bw="16" slack="0"/>
<pin id="541" dir="0" index="2" bw="16" slack="0"/>
<pin id="542" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_5/6 "/>
</bind>
</comp>

<comp id="546" class="1004" name="trunc_ln1118_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="16" slack="0"/>
<pin id="548" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1118/6 "/>
</bind>
</comp>

<comp id="550" class="1004" name="p_Result_7_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="1" slack="0"/>
<pin id="552" dir="0" index="1" bw="16" slack="0"/>
<pin id="553" dir="0" index="2" bw="5" slack="0"/>
<pin id="554" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_7/6 "/>
</bind>
</comp>

<comp id="558" class="1004" name="trunc_ln708_3_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="15" slack="0"/>
<pin id="560" dir="0" index="1" bw="16" slack="0"/>
<pin id="561" dir="0" index="2" bw="1" slack="0"/>
<pin id="562" dir="0" index="3" bw="5" slack="0"/>
<pin id="563" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_3/6 "/>
</bind>
</comp>

<comp id="568" class="1004" name="p_Val2_10_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="15" slack="0"/>
<pin id="570" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_Val2_10/6 "/>
</bind>
</comp>

<comp id="572" class="1004" name="p_Result_8_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="1" slack="0"/>
<pin id="574" dir="0" index="1" bw="16" slack="0"/>
<pin id="575" dir="0" index="2" bw="5" slack="0"/>
<pin id="576" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_8/6 "/>
</bind>
</comp>

<comp id="580" class="1004" name="zext_ln415_1_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="1" slack="0"/>
<pin id="582" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln415_1/6 "/>
</bind>
</comp>

<comp id="584" class="1004" name="p_Val2_11_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="1" slack="0"/>
<pin id="586" dir="0" index="1" bw="15" slack="0"/>
<pin id="587" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_11/6 "/>
</bind>
</comp>

<comp id="590" class="1004" name="tmp_14_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="1" slack="0"/>
<pin id="592" dir="0" index="1" bw="16" slack="0"/>
<pin id="593" dir="0" index="2" bw="5" slack="0"/>
<pin id="594" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_14/6 "/>
</bind>
</comp>

<comp id="598" class="1004" name="xor_ln416_2_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="1" slack="0"/>
<pin id="600" dir="0" index="1" bw="1" slack="0"/>
<pin id="601" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln416_2/6 "/>
</bind>
</comp>

<comp id="604" class="1004" name="carry_3_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="1" slack="0"/>
<pin id="606" dir="0" index="1" bw="1" slack="0"/>
<pin id="607" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="carry_3/6 "/>
</bind>
</comp>

<comp id="610" class="1004" name="p_Result_9_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="1" slack="0"/>
<pin id="612" dir="0" index="1" bw="16" slack="0"/>
<pin id="613" dir="0" index="2" bw="5" slack="0"/>
<pin id="614" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_9/6 "/>
</bind>
</comp>

<comp id="618" class="1004" name="Range2_all_ones_2_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="1" slack="0"/>
<pin id="620" dir="0" index="1" bw="16" slack="0"/>
<pin id="621" dir="0" index="2" bw="5" slack="0"/>
<pin id="622" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="Range2_all_ones_2/6 "/>
</bind>
</comp>

<comp id="626" class="1004" name="tmp_17_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="1" slack="0"/>
<pin id="628" dir="0" index="1" bw="16" slack="0"/>
<pin id="629" dir="0" index="2" bw="5" slack="0"/>
<pin id="630" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_17/6 "/>
</bind>
</comp>

<comp id="634" class="1004" name="xor_ln779_1_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="1" slack="0"/>
<pin id="636" dir="0" index="1" bw="1" slack="0"/>
<pin id="637" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln779_1/6 "/>
</bind>
</comp>

<comp id="640" class="1004" name="xor_ln416_3_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="1" slack="0"/>
<pin id="642" dir="0" index="1" bw="1" slack="0"/>
<pin id="643" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln416_3/6 "/>
</bind>
</comp>

<comp id="646" class="1004" name="or_ln416_1_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="1" slack="0"/>
<pin id="648" dir="0" index="1" bw="1" slack="0"/>
<pin id="649" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln416_1/6 "/>
</bind>
</comp>

<comp id="652" class="1004" name="or_ln416_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="1" slack="0"/>
<pin id="654" dir="0" index="1" bw="1" slack="0"/>
<pin id="655" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln416/6 "/>
</bind>
</comp>

<comp id="658" class="1004" name="and_ln781_1_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="1" slack="0"/>
<pin id="660" dir="0" index="1" bw="1" slack="0"/>
<pin id="661" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln781_1/6 "/>
</bind>
</comp>

<comp id="664" class="1004" name="xor_ln785_2_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="1" slack="0"/>
<pin id="666" dir="0" index="1" bw="1" slack="0"/>
<pin id="667" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785_2/6 "/>
</bind>
</comp>

<comp id="670" class="1004" name="or_ln785_1_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="1" slack="0"/>
<pin id="672" dir="0" index="1" bw="1" slack="0"/>
<pin id="673" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln785_1/6 "/>
</bind>
</comp>

<comp id="676" class="1004" name="xor_ln785_3_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="1" slack="0"/>
<pin id="678" dir="0" index="1" bw="1" slack="0"/>
<pin id="679" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785_3/6 "/>
</bind>
</comp>

<comp id="682" class="1004" name="overflow_1_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="1" slack="0"/>
<pin id="684" dir="0" index="1" bw="1" slack="0"/>
<pin id="685" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow_1/6 "/>
</bind>
</comp>

<comp id="688" class="1004" name="and_ln786_2_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="1" slack="0"/>
<pin id="690" dir="0" index="1" bw="1" slack="0"/>
<pin id="691" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786_2/6 "/>
</bind>
</comp>

<comp id="694" class="1004" name="and_ln786_3_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="1" slack="0"/>
<pin id="696" dir="0" index="1" bw="1" slack="0"/>
<pin id="697" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786_3/6 "/>
</bind>
</comp>

<comp id="700" class="1004" name="or_ln786_1_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="1" slack="0"/>
<pin id="702" dir="0" index="1" bw="1" slack="0"/>
<pin id="703" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln786_1/6 "/>
</bind>
</comp>

<comp id="706" class="1004" name="xor_ln786_3_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="1" slack="0"/>
<pin id="708" dir="0" index="1" bw="1" slack="0"/>
<pin id="709" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_3/6 "/>
</bind>
</comp>

<comp id="712" class="1004" name="underflow_3_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="1" slack="0"/>
<pin id="714" dir="0" index="1" bw="1" slack="0"/>
<pin id="715" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_3/6 "/>
</bind>
</comp>

<comp id="718" class="1004" name="or_ln340_5_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="1" slack="0"/>
<pin id="720" dir="0" index="1" bw="1" slack="0"/>
<pin id="721" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_5/6 "/>
</bind>
</comp>

<comp id="724" class="1004" name="or_ln340_6_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="1" slack="0"/>
<pin id="726" dir="0" index="1" bw="1" slack="0"/>
<pin id="727" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_6/6 "/>
</bind>
</comp>

<comp id="730" class="1004" name="or_ln340_7_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="1" slack="0"/>
<pin id="732" dir="0" index="1" bw="1" slack="0"/>
<pin id="733" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_7/6 "/>
</bind>
</comp>

<comp id="736" class="1004" name="select_ln340_6_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="1" slack="0"/>
<pin id="738" dir="0" index="1" bw="16" slack="0"/>
<pin id="739" dir="0" index="2" bw="16" slack="0"/>
<pin id="740" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_6/6 "/>
</bind>
</comp>

<comp id="744" class="1004" name="select_ln388_3_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="1" slack="0"/>
<pin id="746" dir="0" index="1" bw="16" slack="0"/>
<pin id="747" dir="0" index="2" bw="16" slack="0"/>
<pin id="748" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_3/6 "/>
</bind>
</comp>

<comp id="752" class="1004" name="select_ln340_7_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="1" slack="0"/>
<pin id="754" dir="0" index="1" bw="16" slack="0"/>
<pin id="755" dir="0" index="2" bw="16" slack="0"/>
<pin id="756" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_7/6 "/>
</bind>
</comp>

<comp id="760" class="1004" name="r_V_2_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="16" slack="1"/>
<pin id="762" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_2/7 "/>
</bind>
</comp>

<comp id="763" class="1004" name="p_Result_4_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="1" slack="0"/>
<pin id="765" dir="0" index="1" bw="32" slack="0"/>
<pin id="766" dir="0" index="2" bw="6" slack="0"/>
<pin id="767" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_4/7 "/>
</bind>
</comp>

<comp id="770" class="1004" name="p_Val2_8_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="16" slack="0"/>
<pin id="772" dir="0" index="1" bw="32" slack="0"/>
<pin id="773" dir="0" index="2" bw="5" slack="0"/>
<pin id="774" dir="0" index="3" bw="6" slack="0"/>
<pin id="775" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_8/7 "/>
</bind>
</comp>

<comp id="779" class="1004" name="p_Result_5_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="1" slack="0"/>
<pin id="781" dir="0" index="1" bw="32" slack="0"/>
<pin id="782" dir="0" index="2" bw="6" slack="0"/>
<pin id="783" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_5/7 "/>
</bind>
</comp>

<comp id="786" class="1004" name="tmp_8_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="1" slack="0"/>
<pin id="788" dir="0" index="1" bw="32" slack="0"/>
<pin id="789" dir="0" index="2" bw="5" slack="0"/>
<pin id="790" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/7 "/>
</bind>
</comp>

<comp id="793" class="1004" name="zext_ln415_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="1" slack="0"/>
<pin id="795" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln415/7 "/>
</bind>
</comp>

<comp id="797" class="1004" name="p_Val2_9_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="1" slack="0"/>
<pin id="799" dir="0" index="1" bw="16" slack="0"/>
<pin id="800" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_9/7 "/>
</bind>
</comp>

<comp id="803" class="1004" name="tmp_9_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="1" slack="0"/>
<pin id="805" dir="0" index="1" bw="16" slack="0"/>
<pin id="806" dir="0" index="2" bw="5" slack="0"/>
<pin id="807" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/7 "/>
</bind>
</comp>

<comp id="811" class="1004" name="xor_ln416_1_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="1" slack="0"/>
<pin id="813" dir="0" index="1" bw="1" slack="0"/>
<pin id="814" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln416_1/7 "/>
</bind>
</comp>

<comp id="817" class="1004" name="carry_1_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="1" slack="0"/>
<pin id="819" dir="0" index="1" bw="1" slack="0"/>
<pin id="820" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="carry_1/7 "/>
</bind>
</comp>

<comp id="823" class="1004" name="p_Result_6_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="1" slack="0"/>
<pin id="825" dir="0" index="1" bw="16" slack="0"/>
<pin id="826" dir="0" index="2" bw="5" slack="0"/>
<pin id="827" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_6/7 "/>
</bind>
</comp>

<comp id="831" class="1004" name="tmp_i_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="5" slack="0"/>
<pin id="833" dir="0" index="1" bw="32" slack="0"/>
<pin id="834" dir="0" index="2" bw="6" slack="0"/>
<pin id="835" dir="0" index="3" bw="6" slack="0"/>
<pin id="836" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_i/7 "/>
</bind>
</comp>

<comp id="840" class="1004" name="Range2_all_ones_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="5" slack="0"/>
<pin id="842" dir="0" index="1" bw="5" slack="0"/>
<pin id="843" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range2_all_ones/7 "/>
</bind>
</comp>

<comp id="846" class="1004" name="tmp_2_i_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="6" slack="0"/>
<pin id="848" dir="0" index="1" bw="32" slack="0"/>
<pin id="849" dir="0" index="2" bw="6" slack="0"/>
<pin id="850" dir="0" index="3" bw="6" slack="0"/>
<pin id="851" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2_i/7 "/>
</bind>
</comp>

<comp id="855" class="1004" name="Range1_all_ones_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="6" slack="0"/>
<pin id="857" dir="0" index="1" bw="6" slack="0"/>
<pin id="858" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_ones/7 "/>
</bind>
</comp>

<comp id="861" class="1004" name="Range1_all_zeros_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="6" slack="0"/>
<pin id="863" dir="0" index="1" bw="6" slack="0"/>
<pin id="864" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_zeros/7 "/>
</bind>
</comp>

<comp id="867" class="1004" name="tmp_11_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="1" slack="0"/>
<pin id="869" dir="0" index="1" bw="32" slack="0"/>
<pin id="870" dir="0" index="2" bw="6" slack="0"/>
<pin id="871" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/7 "/>
</bind>
</comp>

<comp id="874" class="1004" name="xor_ln779_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="1" slack="0"/>
<pin id="876" dir="0" index="1" bw="1" slack="0"/>
<pin id="877" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln779/7 "/>
</bind>
</comp>

<comp id="880" class="1004" name="and_ln779_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="1" slack="0"/>
<pin id="882" dir="0" index="1" bw="1" slack="0"/>
<pin id="883" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln779/7 "/>
</bind>
</comp>

<comp id="886" class="1004" name="deleted_ones_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="1" slack="0"/>
<pin id="888" dir="0" index="1" bw="1" slack="0"/>
<pin id="889" dir="0" index="2" bw="1" slack="0"/>
<pin id="890" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_ones/7 "/>
</bind>
</comp>

<comp id="894" class="1004" name="and_ln786_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="1" slack="0"/>
<pin id="896" dir="0" index="1" bw="1" slack="0"/>
<pin id="897" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786/7 "/>
</bind>
</comp>

<comp id="900" class="1004" name="sext_ln1116_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="16" slack="0"/>
<pin id="902" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116/8 "/>
</bind>
</comp>

<comp id="904" class="1004" name="sext_ln1118_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="16" slack="5"/>
<pin id="906" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/8 "/>
</bind>
</comp>

<comp id="907" class="1004" name="tmp_18_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="1" slack="0"/>
<pin id="909" dir="0" index="1" bw="32" slack="0"/>
<pin id="910" dir="0" index="2" bw="6" slack="0"/>
<pin id="911" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_18/8 "/>
</bind>
</comp>

<comp id="914" class="1004" name="trunc_ln708_7_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="16" slack="0"/>
<pin id="916" dir="0" index="1" bw="32" slack="0"/>
<pin id="917" dir="0" index="2" bw="5" slack="0"/>
<pin id="918" dir="0" index="3" bw="6" slack="0"/>
<pin id="919" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_7/8 "/>
</bind>
</comp>

<comp id="923" class="1004" name="tmp_19_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="1" slack="0"/>
<pin id="925" dir="0" index="1" bw="32" slack="0"/>
<pin id="926" dir="0" index="2" bw="6" slack="0"/>
<pin id="927" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_19/8 "/>
</bind>
</comp>

<comp id="930" class="1004" name="tmp_20_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="1" slack="0"/>
<pin id="932" dir="0" index="1" bw="32" slack="0"/>
<pin id="933" dir="0" index="2" bw="5" slack="0"/>
<pin id="934" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_20/8 "/>
</bind>
</comp>

<comp id="937" class="1004" name="zext_ln415_2_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="1" slack="0"/>
<pin id="939" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln415_2/8 "/>
</bind>
</comp>

<comp id="941" class="1004" name="add_ln415_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="16" slack="0"/>
<pin id="943" dir="0" index="1" bw="1" slack="0"/>
<pin id="944" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln415/8 "/>
</bind>
</comp>

<comp id="947" class="1004" name="tmp_21_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="1" slack="0"/>
<pin id="949" dir="0" index="1" bw="16" slack="0"/>
<pin id="950" dir="0" index="2" bw="5" slack="0"/>
<pin id="951" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_21/8 "/>
</bind>
</comp>

<comp id="955" class="1004" name="xor_ln416_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="1" slack="0"/>
<pin id="957" dir="0" index="1" bw="1" slack="0"/>
<pin id="958" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln416/8 "/>
</bind>
</comp>

<comp id="961" class="1004" name="and_ln416_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="1" slack="0"/>
<pin id="963" dir="0" index="1" bw="1" slack="0"/>
<pin id="964" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln416/8 "/>
</bind>
</comp>

<comp id="967" class="1004" name="tmp_22_fu_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="1" slack="0"/>
<pin id="969" dir="0" index="1" bw="16" slack="0"/>
<pin id="970" dir="0" index="2" bw="5" slack="0"/>
<pin id="971" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_22/8 "/>
</bind>
</comp>

<comp id="975" class="1004" name="p_Result_3_i8_fu_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="5" slack="0"/>
<pin id="977" dir="0" index="1" bw="32" slack="0"/>
<pin id="978" dir="0" index="2" bw="6" slack="0"/>
<pin id="979" dir="0" index="3" bw="6" slack="0"/>
<pin id="980" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_3_i8/8 "/>
</bind>
</comp>

<comp id="984" class="1004" name="icmp_ln879_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="5" slack="0"/>
<pin id="986" dir="0" index="1" bw="5" slack="0"/>
<pin id="987" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879/8 "/>
</bind>
</comp>

<comp id="990" class="1004" name="p_Result_4_i9_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="6" slack="0"/>
<pin id="992" dir="0" index="1" bw="32" slack="0"/>
<pin id="993" dir="0" index="2" bw="6" slack="0"/>
<pin id="994" dir="0" index="3" bw="6" slack="0"/>
<pin id="995" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_4_i9/8 "/>
</bind>
</comp>

<comp id="999" class="1004" name="icmp_ln879_1_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="6" slack="0"/>
<pin id="1001" dir="0" index="1" bw="6" slack="0"/>
<pin id="1002" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_1/8 "/>
</bind>
</comp>

<comp id="1005" class="1004" name="icmp_ln768_fu_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="6" slack="0"/>
<pin id="1007" dir="0" index="1" bw="6" slack="0"/>
<pin id="1008" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln768/8 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="tmp_23_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="1" slack="0"/>
<pin id="1013" dir="0" index="1" bw="32" slack="0"/>
<pin id="1014" dir="0" index="2" bw="6" slack="0"/>
<pin id="1015" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_23/8 "/>
</bind>
</comp>

<comp id="1018" class="1004" name="xor_ln779_2_fu_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="1" slack="0"/>
<pin id="1020" dir="0" index="1" bw="1" slack="0"/>
<pin id="1021" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln779_2/8 "/>
</bind>
</comp>

<comp id="1024" class="1004" name="and_ln779_1_fu_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="1" slack="0"/>
<pin id="1026" dir="0" index="1" bw="1" slack="0"/>
<pin id="1027" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln779_1/8 "/>
</bind>
</comp>

<comp id="1030" class="1004" name="select_ln416_fu_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="1" slack="0"/>
<pin id="1032" dir="0" index="1" bw="1" slack="0"/>
<pin id="1033" dir="0" index="2" bw="1" slack="0"/>
<pin id="1034" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln416/8 "/>
</bind>
</comp>

<comp id="1038" class="1004" name="and_ln786_5_fu_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="1" slack="0"/>
<pin id="1040" dir="0" index="1" bw="1" slack="0"/>
<pin id="1041" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786_5/8 "/>
</bind>
</comp>

<comp id="1044" class="1004" name="sext_ln1118_3_fu_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="16" slack="5"/>
<pin id="1046" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_3/8 "/>
</bind>
</comp>

<comp id="1047" class="1004" name="tmp_24_fu_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="1" slack="0"/>
<pin id="1049" dir="0" index="1" bw="32" slack="0"/>
<pin id="1050" dir="0" index="2" bw="6" slack="0"/>
<pin id="1051" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_24/8 "/>
</bind>
</comp>

<comp id="1054" class="1004" name="trunc_ln708_9_fu_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="16" slack="0"/>
<pin id="1056" dir="0" index="1" bw="32" slack="0"/>
<pin id="1057" dir="0" index="2" bw="5" slack="0"/>
<pin id="1058" dir="0" index="3" bw="6" slack="0"/>
<pin id="1059" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_9/8 "/>
</bind>
</comp>

<comp id="1063" class="1004" name="tmp_25_fu_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="1" slack="0"/>
<pin id="1065" dir="0" index="1" bw="32" slack="0"/>
<pin id="1066" dir="0" index="2" bw="6" slack="0"/>
<pin id="1067" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_25/8 "/>
</bind>
</comp>

<comp id="1070" class="1004" name="tmp_26_fu_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="1" slack="0"/>
<pin id="1072" dir="0" index="1" bw="32" slack="0"/>
<pin id="1073" dir="0" index="2" bw="5" slack="0"/>
<pin id="1074" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_26/8 "/>
</bind>
</comp>

<comp id="1077" class="1004" name="zext_ln415_3_fu_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="1" slack="0"/>
<pin id="1079" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln415_3/8 "/>
</bind>
</comp>

<comp id="1081" class="1004" name="add_ln415_1_fu_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="16" slack="0"/>
<pin id="1083" dir="0" index="1" bw="1" slack="0"/>
<pin id="1084" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln415_1/8 "/>
</bind>
</comp>

<comp id="1087" class="1004" name="tmp_27_fu_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="1" slack="0"/>
<pin id="1089" dir="0" index="1" bw="16" slack="0"/>
<pin id="1090" dir="0" index="2" bw="5" slack="0"/>
<pin id="1091" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_27/8 "/>
</bind>
</comp>

<comp id="1095" class="1004" name="xor_ln416_4_fu_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="1" slack="0"/>
<pin id="1097" dir="0" index="1" bw="1" slack="0"/>
<pin id="1098" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln416_4/8 "/>
</bind>
</comp>

<comp id="1101" class="1004" name="and_ln416_1_fu_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="1" slack="0"/>
<pin id="1103" dir="0" index="1" bw="1" slack="0"/>
<pin id="1104" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln416_1/8 "/>
</bind>
</comp>

<comp id="1107" class="1004" name="tmp_28_fu_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="1" slack="0"/>
<pin id="1109" dir="0" index="1" bw="16" slack="0"/>
<pin id="1110" dir="0" index="2" bw="5" slack="0"/>
<pin id="1111" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_28/8 "/>
</bind>
</comp>

<comp id="1115" class="1004" name="p_Result_3_1_i_fu_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="5" slack="0"/>
<pin id="1117" dir="0" index="1" bw="32" slack="0"/>
<pin id="1118" dir="0" index="2" bw="6" slack="0"/>
<pin id="1119" dir="0" index="3" bw="6" slack="0"/>
<pin id="1120" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_3_1_i/8 "/>
</bind>
</comp>

<comp id="1124" class="1004" name="icmp_ln879_2_fu_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="5" slack="0"/>
<pin id="1126" dir="0" index="1" bw="5" slack="0"/>
<pin id="1127" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_2/8 "/>
</bind>
</comp>

<comp id="1130" class="1004" name="p_Result_4_1_i_fu_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="6" slack="0"/>
<pin id="1132" dir="0" index="1" bw="32" slack="0"/>
<pin id="1133" dir="0" index="2" bw="6" slack="0"/>
<pin id="1134" dir="0" index="3" bw="6" slack="0"/>
<pin id="1135" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_4_1_i/8 "/>
</bind>
</comp>

<comp id="1139" class="1004" name="icmp_ln879_3_fu_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="6" slack="0"/>
<pin id="1141" dir="0" index="1" bw="6" slack="0"/>
<pin id="1142" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_3/8 "/>
</bind>
</comp>

<comp id="1145" class="1004" name="icmp_ln768_1_fu_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="6" slack="0"/>
<pin id="1147" dir="0" index="1" bw="6" slack="0"/>
<pin id="1148" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln768_1/8 "/>
</bind>
</comp>

<comp id="1151" class="1004" name="tmp_29_fu_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="1" slack="0"/>
<pin id="1153" dir="0" index="1" bw="32" slack="0"/>
<pin id="1154" dir="0" index="2" bw="6" slack="0"/>
<pin id="1155" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_29/8 "/>
</bind>
</comp>

<comp id="1158" class="1004" name="xor_ln779_3_fu_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="1" slack="0"/>
<pin id="1160" dir="0" index="1" bw="1" slack="0"/>
<pin id="1161" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln779_3/8 "/>
</bind>
</comp>

<comp id="1164" class="1004" name="and_ln779_2_fu_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="1" slack="0"/>
<pin id="1166" dir="0" index="1" bw="1" slack="0"/>
<pin id="1167" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln779_2/8 "/>
</bind>
</comp>

<comp id="1170" class="1004" name="select_ln416_1_fu_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="1" slack="0"/>
<pin id="1172" dir="0" index="1" bw="1" slack="0"/>
<pin id="1173" dir="0" index="2" bw="1" slack="0"/>
<pin id="1174" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln416_1/8 "/>
</bind>
</comp>

<comp id="1178" class="1004" name="and_ln786_7_fu_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="1" slack="0"/>
<pin id="1180" dir="0" index="1" bw="1" slack="0"/>
<pin id="1181" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786_7/8 "/>
</bind>
</comp>

<comp id="1184" class="1004" name="select_ln777_fu_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="1" slack="1"/>
<pin id="1186" dir="0" index="1" bw="1" slack="1"/>
<pin id="1187" dir="0" index="2" bw="1" slack="1"/>
<pin id="1188" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln777/9 "/>
</bind>
</comp>

<comp id="1189" class="1004" name="and_ln781_2_fu_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="1" slack="1"/>
<pin id="1191" dir="0" index="1" bw="1" slack="1"/>
<pin id="1192" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln781_2/9 "/>
</bind>
</comp>

<comp id="1193" class="1004" name="xor_ln785_4_fu_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="1" slack="0"/>
<pin id="1195" dir="0" index="1" bw="1" slack="0"/>
<pin id="1196" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785_4/9 "/>
</bind>
</comp>

<comp id="1199" class="1004" name="or_ln785_2_fu_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="1" slack="1"/>
<pin id="1201" dir="0" index="1" bw="1" slack="0"/>
<pin id="1202" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln785_2/9 "/>
</bind>
</comp>

<comp id="1204" class="1004" name="xor_ln785_5_fu_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="1" slack="1"/>
<pin id="1206" dir="0" index="1" bw="1" slack="0"/>
<pin id="1207" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785_5/9 "/>
</bind>
</comp>

<comp id="1209" class="1004" name="and_ln785_fu_1209">
<pin_list>
<pin id="1210" dir="0" index="0" bw="1" slack="0"/>
<pin id="1211" dir="0" index="1" bw="1" slack="0"/>
<pin id="1212" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln785/9 "/>
</bind>
</comp>

<comp id="1215" class="1004" name="or_ln786_2_fu_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="1" slack="0"/>
<pin id="1217" dir="0" index="1" bw="1" slack="1"/>
<pin id="1218" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln786_2/9 "/>
</bind>
</comp>

<comp id="1220" class="1004" name="xor_ln786_4_fu_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="1" slack="0"/>
<pin id="1222" dir="0" index="1" bw="1" slack="0"/>
<pin id="1223" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_4/9 "/>
</bind>
</comp>

<comp id="1226" class="1004" name="and_ln786_6_fu_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="1" slack="1"/>
<pin id="1228" dir="0" index="1" bw="1" slack="0"/>
<pin id="1229" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786_6/9 "/>
</bind>
</comp>

<comp id="1231" class="1004" name="or_ln340_8_fu_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="1" slack="0"/>
<pin id="1233" dir="0" index="1" bw="1" slack="0"/>
<pin id="1234" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_8/9 "/>
</bind>
</comp>

<comp id="1237" class="1004" name="or_ln340_9_fu_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="1" slack="1"/>
<pin id="1239" dir="0" index="1" bw="1" slack="0"/>
<pin id="1240" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_9/9 "/>
</bind>
</comp>

<comp id="1242" class="1004" name="or_ln340_10_fu_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="1" slack="0"/>
<pin id="1244" dir="0" index="1" bw="1" slack="0"/>
<pin id="1245" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_10/9 "/>
</bind>
</comp>

<comp id="1248" class="1004" name="select_ln340_8_fu_1248">
<pin_list>
<pin id="1249" dir="0" index="0" bw="1" slack="0"/>
<pin id="1250" dir="0" index="1" bw="16" slack="0"/>
<pin id="1251" dir="0" index="2" bw="16" slack="1"/>
<pin id="1252" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_8/9 "/>
</bind>
</comp>

<comp id="1255" class="1004" name="select_ln388_4_fu_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="1" slack="0"/>
<pin id="1257" dir="0" index="1" bw="16" slack="0"/>
<pin id="1258" dir="0" index="2" bw="16" slack="1"/>
<pin id="1259" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_4/9 "/>
</bind>
</comp>

<comp id="1262" class="1004" name="layer2_out_grads_0_V_fu_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="1" slack="0"/>
<pin id="1264" dir="0" index="1" bw="16" slack="0"/>
<pin id="1265" dir="0" index="2" bw="16" slack="0"/>
<pin id="1266" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="layer2_out_grads_0_V/9 "/>
</bind>
</comp>

<comp id="1270" class="1004" name="shl_ln1118_1_fu_1270">
<pin_list>
<pin id="1271" dir="0" index="0" bw="19" slack="0"/>
<pin id="1272" dir="0" index="1" bw="16" slack="0"/>
<pin id="1273" dir="0" index="2" bw="1" slack="0"/>
<pin id="1274" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_1/9 "/>
</bind>
</comp>

<comp id="1278" class="1004" name="sext_ln1118_1_fu_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="19" slack="0"/>
<pin id="1280" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_1/9 "/>
</bind>
</comp>

<comp id="1282" class="1004" name="shl_ln1118_2_fu_1282">
<pin_list>
<pin id="1283" dir="0" index="0" bw="17" slack="0"/>
<pin id="1284" dir="0" index="1" bw="16" slack="0"/>
<pin id="1285" dir="0" index="2" bw="1" slack="0"/>
<pin id="1286" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_2/9 "/>
</bind>
</comp>

<comp id="1290" class="1004" name="sext_ln1118_2_fu_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="17" slack="0"/>
<pin id="1292" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_2/9 "/>
</bind>
</comp>

<comp id="1294" class="1004" name="add_ln1118_1_fu_1294">
<pin_list>
<pin id="1295" dir="0" index="0" bw="19" slack="0"/>
<pin id="1296" dir="0" index="1" bw="17" slack="0"/>
<pin id="1297" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1118_1/9 "/>
</bind>
</comp>

<comp id="1300" class="1004" name="shl_ln728_1_fu_1300">
<pin_list>
<pin id="1301" dir="0" index="0" bw="21" slack="0"/>
<pin id="1302" dir="0" index="1" bw="6" slack="2"/>
<pin id="1303" dir="0" index="2" bw="1" slack="0"/>
<pin id="1304" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln728_1/9 "/>
</bind>
</comp>

<comp id="1307" class="1004" name="sext_ln1193_fu_1307">
<pin_list>
<pin id="1308" dir="0" index="0" bw="20" slack="0"/>
<pin id="1309" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1193/9 "/>
</bind>
</comp>

<comp id="1311" class="1004" name="sub_ln1193_3_fu_1311">
<pin_list>
<pin id="1312" dir="0" index="0" bw="21" slack="0"/>
<pin id="1313" dir="0" index="1" bw="20" slack="0"/>
<pin id="1314" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1193_3/9 "/>
</bind>
</comp>

<comp id="1317" class="1004" name="trunc_ln708_8_fu_1317">
<pin_list>
<pin id="1318" dir="0" index="0" bw="6" slack="0"/>
<pin id="1319" dir="0" index="1" bw="21" slack="0"/>
<pin id="1320" dir="0" index="2" bw="5" slack="0"/>
<pin id="1321" dir="0" index="3" bw="6" slack="0"/>
<pin id="1322" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_8/9 "/>
</bind>
</comp>

<comp id="1328" class="1004" name="select_ln777_1_fu_1328">
<pin_list>
<pin id="1329" dir="0" index="0" bw="1" slack="1"/>
<pin id="1330" dir="0" index="1" bw="1" slack="1"/>
<pin id="1331" dir="0" index="2" bw="1" slack="1"/>
<pin id="1332" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln777_1/9 "/>
</bind>
</comp>

<comp id="1333" class="1004" name="and_ln781_3_fu_1333">
<pin_list>
<pin id="1334" dir="0" index="0" bw="1" slack="1"/>
<pin id="1335" dir="0" index="1" bw="1" slack="1"/>
<pin id="1336" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln781_3/9 "/>
</bind>
</comp>

<comp id="1337" class="1004" name="xor_ln785_6_fu_1337">
<pin_list>
<pin id="1338" dir="0" index="0" bw="1" slack="0"/>
<pin id="1339" dir="0" index="1" bw="1" slack="0"/>
<pin id="1340" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785_6/9 "/>
</bind>
</comp>

<comp id="1343" class="1004" name="or_ln785_3_fu_1343">
<pin_list>
<pin id="1344" dir="0" index="0" bw="1" slack="1"/>
<pin id="1345" dir="0" index="1" bw="1" slack="0"/>
<pin id="1346" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln785_3/9 "/>
</bind>
</comp>

<comp id="1348" class="1004" name="xor_ln785_7_fu_1348">
<pin_list>
<pin id="1349" dir="0" index="0" bw="1" slack="1"/>
<pin id="1350" dir="0" index="1" bw="1" slack="0"/>
<pin id="1351" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785_7/9 "/>
</bind>
</comp>

<comp id="1353" class="1004" name="and_ln785_1_fu_1353">
<pin_list>
<pin id="1354" dir="0" index="0" bw="1" slack="0"/>
<pin id="1355" dir="0" index="1" bw="1" slack="0"/>
<pin id="1356" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln785_1/9 "/>
</bind>
</comp>

<comp id="1359" class="1004" name="or_ln786_3_fu_1359">
<pin_list>
<pin id="1360" dir="0" index="0" bw="1" slack="0"/>
<pin id="1361" dir="0" index="1" bw="1" slack="1"/>
<pin id="1362" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln786_3/9 "/>
</bind>
</comp>

<comp id="1364" class="1004" name="xor_ln786_5_fu_1364">
<pin_list>
<pin id="1365" dir="0" index="0" bw="1" slack="0"/>
<pin id="1366" dir="0" index="1" bw="1" slack="0"/>
<pin id="1367" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_5/9 "/>
</bind>
</comp>

<comp id="1370" class="1004" name="and_ln786_8_fu_1370">
<pin_list>
<pin id="1371" dir="0" index="0" bw="1" slack="1"/>
<pin id="1372" dir="0" index="1" bw="1" slack="0"/>
<pin id="1373" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786_8/9 "/>
</bind>
</comp>

<comp id="1375" class="1004" name="or_ln340_11_fu_1375">
<pin_list>
<pin id="1376" dir="0" index="0" bw="1" slack="0"/>
<pin id="1377" dir="0" index="1" bw="1" slack="0"/>
<pin id="1378" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_11/9 "/>
</bind>
</comp>

<comp id="1381" class="1004" name="or_ln340_12_fu_1381">
<pin_list>
<pin id="1382" dir="0" index="0" bw="1" slack="1"/>
<pin id="1383" dir="0" index="1" bw="1" slack="0"/>
<pin id="1384" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_12/9 "/>
</bind>
</comp>

<comp id="1386" class="1004" name="or_ln340_13_fu_1386">
<pin_list>
<pin id="1387" dir="0" index="0" bw="1" slack="0"/>
<pin id="1388" dir="0" index="1" bw="1" slack="0"/>
<pin id="1389" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_13/9 "/>
</bind>
</comp>

<comp id="1392" class="1004" name="select_ln340_10_fu_1392">
<pin_list>
<pin id="1393" dir="0" index="0" bw="1" slack="0"/>
<pin id="1394" dir="0" index="1" bw="16" slack="0"/>
<pin id="1395" dir="0" index="2" bw="16" slack="1"/>
<pin id="1396" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_10/9 "/>
</bind>
</comp>

<comp id="1399" class="1004" name="select_ln388_5_fu_1399">
<pin_list>
<pin id="1400" dir="0" index="0" bw="1" slack="0"/>
<pin id="1401" dir="0" index="1" bw="16" slack="0"/>
<pin id="1402" dir="0" index="2" bw="16" slack="1"/>
<pin id="1403" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_5/9 "/>
</bind>
</comp>

<comp id="1406" class="1004" name="layer2_out_grads_1_V_fu_1406">
<pin_list>
<pin id="1407" dir="0" index="0" bw="1" slack="0"/>
<pin id="1408" dir="0" index="1" bw="16" slack="0"/>
<pin id="1409" dir="0" index="2" bw="16" slack="0"/>
<pin id="1410" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="layer2_out_grads_1_V/9 "/>
</bind>
</comp>

<comp id="1414" class="1004" name="shl_ln1118_3_fu_1414">
<pin_list>
<pin id="1415" dir="0" index="0" bw="19" slack="0"/>
<pin id="1416" dir="0" index="1" bw="16" slack="0"/>
<pin id="1417" dir="0" index="2" bw="1" slack="0"/>
<pin id="1418" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_3/9 "/>
</bind>
</comp>

<comp id="1422" class="1004" name="sext_ln1118_4_fu_1422">
<pin_list>
<pin id="1423" dir="0" index="0" bw="19" slack="0"/>
<pin id="1424" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_4/9 "/>
</bind>
</comp>

<comp id="1426" class="1004" name="shl_ln1118_7_fu_1426">
<pin_list>
<pin id="1427" dir="0" index="0" bw="17" slack="0"/>
<pin id="1428" dir="0" index="1" bw="16" slack="0"/>
<pin id="1429" dir="0" index="2" bw="1" slack="0"/>
<pin id="1430" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_7/9 "/>
</bind>
</comp>

<comp id="1434" class="1004" name="sext_ln1118_5_fu_1434">
<pin_list>
<pin id="1435" dir="0" index="0" bw="17" slack="0"/>
<pin id="1436" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_5/9 "/>
</bind>
</comp>

<comp id="1438" class="1004" name="add_ln1118_3_fu_1438">
<pin_list>
<pin id="1439" dir="0" index="0" bw="19" slack="0"/>
<pin id="1440" dir="0" index="1" bw="17" slack="0"/>
<pin id="1441" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1118_3/9 "/>
</bind>
</comp>

<comp id="1444" class="1004" name="shl_ln728_3_fu_1444">
<pin_list>
<pin id="1445" dir="0" index="0" bw="21" slack="0"/>
<pin id="1446" dir="0" index="1" bw="6" slack="2"/>
<pin id="1447" dir="0" index="2" bw="1" slack="0"/>
<pin id="1448" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln728_3/9 "/>
</bind>
</comp>

<comp id="1451" class="1004" name="sext_ln1193_1_fu_1451">
<pin_list>
<pin id="1452" dir="0" index="0" bw="20" slack="0"/>
<pin id="1453" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1193_1/9 "/>
</bind>
</comp>

<comp id="1455" class="1004" name="sub_ln1193_4_fu_1455">
<pin_list>
<pin id="1456" dir="0" index="0" bw="21" slack="0"/>
<pin id="1457" dir="0" index="1" bw="20" slack="0"/>
<pin id="1458" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1193_4/9 "/>
</bind>
</comp>

<comp id="1461" class="1004" name="trunc_ln708_s_fu_1461">
<pin_list>
<pin id="1462" dir="0" index="0" bw="6" slack="0"/>
<pin id="1463" dir="0" index="1" bw="21" slack="0"/>
<pin id="1464" dir="0" index="2" bw="5" slack="0"/>
<pin id="1465" dir="0" index="3" bw="6" slack="0"/>
<pin id="1466" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_s/9 "/>
</bind>
</comp>

<comp id="1472" class="1004" name="sext_ln1118_6_fu_1472">
<pin_list>
<pin id="1473" dir="0" index="0" bw="16" slack="0"/>
<pin id="1474" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_6/9 "/>
</bind>
</comp>

<comp id="1476" class="1004" name="sext_ln1118_7_fu_1476">
<pin_list>
<pin id="1477" dir="0" index="0" bw="16" slack="8"/>
<pin id="1478" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_7/9 "/>
</bind>
</comp>

<comp id="1479" class="1004" name="tmp_fu_1479">
<pin_list>
<pin id="1480" dir="0" index="0" bw="16" slack="0"/>
<pin id="1481" dir="0" index="1" bw="26" slack="0"/>
<pin id="1482" dir="0" index="2" bw="5" slack="0"/>
<pin id="1483" dir="0" index="3" bw="6" slack="0"/>
<pin id="1484" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/9 "/>
</bind>
</comp>

<comp id="1488" class="1004" name="sext_ln1118_10_fu_1488">
<pin_list>
<pin id="1489" dir="0" index="0" bw="16" slack="0"/>
<pin id="1490" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_10/9 "/>
</bind>
</comp>

<comp id="1492" class="1004" name="tmp_2_fu_1492">
<pin_list>
<pin id="1493" dir="0" index="0" bw="16" slack="0"/>
<pin id="1494" dir="0" index="1" bw="26" slack="0"/>
<pin id="1495" dir="0" index="2" bw="5" slack="0"/>
<pin id="1496" dir="0" index="3" bw="6" slack="0"/>
<pin id="1497" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/9 "/>
</bind>
</comp>

<comp id="1501" class="1004" name="shl_ln_fu_1501">
<pin_list>
<pin id="1502" dir="0" index="0" bw="19" slack="0"/>
<pin id="1503" dir="0" index="1" bw="16" slack="1"/>
<pin id="1504" dir="0" index="2" bw="1" slack="0"/>
<pin id="1505" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/10 "/>
</bind>
</comp>

<comp id="1508" class="1004" name="sext_ln1118_8_fu_1508">
<pin_list>
<pin id="1509" dir="0" index="0" bw="19" slack="0"/>
<pin id="1510" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_8/10 "/>
</bind>
</comp>

<comp id="1512" class="1004" name="shl_ln1118_4_fu_1512">
<pin_list>
<pin id="1513" dir="0" index="0" bw="17" slack="0"/>
<pin id="1514" dir="0" index="1" bw="16" slack="1"/>
<pin id="1515" dir="0" index="2" bw="1" slack="0"/>
<pin id="1516" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_4/10 "/>
</bind>
</comp>

<comp id="1519" class="1004" name="sext_ln1118_9_fu_1519">
<pin_list>
<pin id="1520" dir="0" index="0" bw="17" slack="0"/>
<pin id="1521" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_9/10 "/>
</bind>
</comp>

<comp id="1523" class="1004" name="add_ln1118_fu_1523">
<pin_list>
<pin id="1524" dir="0" index="0" bw="17" slack="0"/>
<pin id="1525" dir="0" index="1" bw="19" slack="0"/>
<pin id="1526" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1118/10 "/>
</bind>
</comp>

<comp id="1529" class="1004" name="shl_ln1_fu_1529">
<pin_list>
<pin id="1530" dir="0" index="0" bw="21" slack="0"/>
<pin id="1531" dir="0" index="1" bw="6" slack="5"/>
<pin id="1532" dir="0" index="2" bw="1" slack="0"/>
<pin id="1533" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/10 "/>
</bind>
</comp>

<comp id="1536" class="1004" name="sext_ln1193_2_fu_1536">
<pin_list>
<pin id="1537" dir="0" index="0" bw="20" slack="0"/>
<pin id="1538" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1193_2/10 "/>
</bind>
</comp>

<comp id="1540" class="1004" name="sub_ln1193_fu_1540">
<pin_list>
<pin id="1541" dir="0" index="0" bw="21" slack="0"/>
<pin id="1542" dir="0" index="1" bw="20" slack="0"/>
<pin id="1543" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1193/10 "/>
</bind>
</comp>

<comp id="1546" class="1004" name="trunc_ln708_4_fu_1546">
<pin_list>
<pin id="1547" dir="0" index="0" bw="6" slack="0"/>
<pin id="1548" dir="0" index="1" bw="21" slack="0"/>
<pin id="1549" dir="0" index="2" bw="5" slack="0"/>
<pin id="1550" dir="0" index="3" bw="6" slack="0"/>
<pin id="1551" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_4/10 "/>
</bind>
</comp>

<comp id="1557" class="1004" name="shl_ln1118_5_fu_1557">
<pin_list>
<pin id="1558" dir="0" index="0" bw="19" slack="0"/>
<pin id="1559" dir="0" index="1" bw="16" slack="1"/>
<pin id="1560" dir="0" index="2" bw="1" slack="0"/>
<pin id="1561" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_5/10 "/>
</bind>
</comp>

<comp id="1564" class="1004" name="sext_ln1118_11_fu_1564">
<pin_list>
<pin id="1565" dir="0" index="0" bw="19" slack="0"/>
<pin id="1566" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_11/10 "/>
</bind>
</comp>

<comp id="1568" class="1004" name="shl_ln1118_6_fu_1568">
<pin_list>
<pin id="1569" dir="0" index="0" bw="17" slack="0"/>
<pin id="1570" dir="0" index="1" bw="16" slack="1"/>
<pin id="1571" dir="0" index="2" bw="1" slack="0"/>
<pin id="1572" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_6/10 "/>
</bind>
</comp>

<comp id="1575" class="1004" name="sext_ln1118_12_fu_1575">
<pin_list>
<pin id="1576" dir="0" index="0" bw="17" slack="0"/>
<pin id="1577" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_12/10 "/>
</bind>
</comp>

<comp id="1579" class="1004" name="add_ln1118_2_fu_1579">
<pin_list>
<pin id="1580" dir="0" index="0" bw="17" slack="0"/>
<pin id="1581" dir="0" index="1" bw="19" slack="0"/>
<pin id="1582" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1118_2/10 "/>
</bind>
</comp>

<comp id="1585" class="1004" name="shl_ln728_2_fu_1585">
<pin_list>
<pin id="1586" dir="0" index="0" bw="21" slack="0"/>
<pin id="1587" dir="0" index="1" bw="6" slack="5"/>
<pin id="1588" dir="0" index="2" bw="1" slack="0"/>
<pin id="1589" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln728_2/10 "/>
</bind>
</comp>

<comp id="1592" class="1004" name="sext_ln1193_3_fu_1592">
<pin_list>
<pin id="1593" dir="0" index="0" bw="20" slack="0"/>
<pin id="1594" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1193_3/10 "/>
</bind>
</comp>

<comp id="1596" class="1004" name="sub_ln1193_2_fu_1596">
<pin_list>
<pin id="1597" dir="0" index="0" bw="21" slack="0"/>
<pin id="1598" dir="0" index="1" bw="20" slack="0"/>
<pin id="1599" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1193_2/10 "/>
</bind>
</comp>

<comp id="1602" class="1004" name="trunc_ln708_6_fu_1602">
<pin_list>
<pin id="1603" dir="0" index="0" bw="6" slack="0"/>
<pin id="1604" dir="0" index="1" bw="21" slack="0"/>
<pin id="1605" dir="0" index="2" bw="5" slack="0"/>
<pin id="1606" dir="0" index="3" bw="6" slack="0"/>
<pin id="1607" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_6/10 "/>
</bind>
</comp>

<comp id="1613" class="1007" name="r_V_5_fu_1613">
<pin_list>
<pin id="1614" dir="0" index="0" bw="16" slack="0"/>
<pin id="1615" dir="0" index="1" bw="16" slack="0"/>
<pin id="1616" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_5/7 "/>
</bind>
</comp>

<comp id="1626" class="1007" name="mul_ln1118_2_fu_1626">
<pin_list>
<pin id="1627" dir="0" index="0" bw="16" slack="0"/>
<pin id="1628" dir="0" index="1" bw="16" slack="0"/>
<pin id="1629" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_2/8 "/>
</bind>
</comp>

<comp id="1639" class="1007" name="mul_ln1118_3_fu_1639">
<pin_list>
<pin id="1640" dir="0" index="0" bw="16" slack="0"/>
<pin id="1641" dir="0" index="1" bw="16" slack="0"/>
<pin id="1642" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_3/8 "/>
</bind>
</comp>

<comp id="1652" class="1007" name="mul_ln1118_fu_1652">
<pin_list>
<pin id="1653" dir="0" index="0" bw="16" slack="0"/>
<pin id="1654" dir="0" index="1" bw="16" slack="0"/>
<pin id="1655" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118/9 "/>
</bind>
</comp>

<comp id="1659" class="1007" name="mul_ln1118_4_fu_1659">
<pin_list>
<pin id="1660" dir="0" index="0" bw="16" slack="0"/>
<pin id="1661" dir="0" index="1" bw="16" slack="0"/>
<pin id="1662" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_4/9 "/>
</bind>
</comp>

<comp id="1666" class="1005" name="train_read_reg_1666">
<pin_list>
<pin id="1667" dir="0" index="0" bw="1" slack="1"/>
<pin id="1668" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="train_read "/>
</bind>
</comp>

<comp id="1670" class="1005" name="fc1_input_V_read_reg_1670">
<pin_list>
<pin id="1671" dir="0" index="0" bw="16" slack="1"/>
<pin id="1672" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="fc1_input_V_read "/>
</bind>
</comp>

<comp id="1676" class="1005" name="layer5_out_ground_truth_V_addr_reg_1676">
<pin_list>
<pin id="1677" dir="0" index="0" bw="1" slack="1"/>
<pin id="1678" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="layer5_out_ground_truth_V_addr "/>
</bind>
</comp>

<comp id="1681" class="1005" name="cache2_V_reg_1681">
<pin_list>
<pin id="1682" dir="0" index="0" bw="16" slack="3"/>
<pin id="1683" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="cache2_V "/>
</bind>
</comp>

<comp id="1686" class="1005" name="layer3_out_0_V_reg_1686">
<pin_list>
<pin id="1687" dir="0" index="0" bw="16" slack="1"/>
<pin id="1688" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="layer3_out_0_V "/>
</bind>
</comp>

<comp id="1692" class="1005" name="layer3_out_1_V_reg_1692">
<pin_list>
<pin id="1693" dir="0" index="0" bw="16" slack="1"/>
<pin id="1694" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="layer3_out_1_V "/>
</bind>
</comp>

<comp id="1698" class="1005" name="p_Val2_4_reg_1698">
<pin_list>
<pin id="1699" dir="0" index="0" bw="16" slack="1"/>
<pin id="1700" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_4 "/>
</bind>
</comp>

<comp id="1704" class="1005" name="w2_V_load_reg_1704">
<pin_list>
<pin id="1705" dir="0" index="0" bw="6" slack="5"/>
<pin id="1706" dir="1" index="1" bw="6" slack="5"/>
</pin_list>
<bind>
<opset="w2_V_load "/>
</bind>
</comp>

<comp id="1709" class="1005" name="w2_V_load_1_reg_1709">
<pin_list>
<pin id="1710" dir="0" index="0" bw="6" slack="5"/>
<pin id="1711" dir="1" index="1" bw="6" slack="5"/>
</pin_list>
<bind>
<opset="w2_V_load_1 "/>
</bind>
</comp>

<comp id="1714" class="1005" name="layer5_out_grads_0_V_reg_1714">
<pin_list>
<pin id="1715" dir="0" index="0" bw="16" slack="1"/>
<pin id="1716" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="layer5_out_grads_0_V "/>
</bind>
</comp>

<comp id="1719" class="1005" name="select_ln340_7_reg_1719">
<pin_list>
<pin id="1720" dir="0" index="0" bw="16" slack="1"/>
<pin id="1721" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln340_7 "/>
</bind>
</comp>

<comp id="1724" class="1005" name="w4_V_load_reg_1724">
<pin_list>
<pin id="1725" dir="0" index="0" bw="6" slack="2"/>
<pin id="1726" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="w4_V_load "/>
</bind>
</comp>

<comp id="1729" class="1005" name="w4_V_load_1_reg_1729">
<pin_list>
<pin id="1730" dir="0" index="0" bw="6" slack="2"/>
<pin id="1731" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="w4_V_load_1 "/>
</bind>
</comp>

<comp id="1734" class="1005" name="p_Result_4_reg_1734">
<pin_list>
<pin id="1735" dir="0" index="0" bw="1" slack="1"/>
<pin id="1736" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_4 "/>
</bind>
</comp>

<comp id="1740" class="1005" name="p_Val2_9_reg_1740">
<pin_list>
<pin id="1741" dir="0" index="0" bw="16" slack="1"/>
<pin id="1742" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_9 "/>
</bind>
</comp>

<comp id="1746" class="1005" name="carry_1_reg_1746">
<pin_list>
<pin id="1747" dir="0" index="0" bw="1" slack="1"/>
<pin id="1748" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="carry_1 "/>
</bind>
</comp>

<comp id="1752" class="1005" name="p_Result_6_reg_1752">
<pin_list>
<pin id="1753" dir="0" index="0" bw="1" slack="1"/>
<pin id="1754" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_6 "/>
</bind>
</comp>

<comp id="1757" class="1005" name="Range1_all_ones_reg_1757">
<pin_list>
<pin id="1758" dir="0" index="0" bw="1" slack="1"/>
<pin id="1759" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="Range1_all_ones "/>
</bind>
</comp>

<comp id="1763" class="1005" name="Range1_all_zeros_reg_1763">
<pin_list>
<pin id="1764" dir="0" index="0" bw="1" slack="1"/>
<pin id="1765" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="Range1_all_zeros "/>
</bind>
</comp>

<comp id="1768" class="1005" name="and_ln786_reg_1768">
<pin_list>
<pin id="1769" dir="0" index="0" bw="1" slack="1"/>
<pin id="1770" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln786 "/>
</bind>
</comp>

<comp id="1774" class="1005" name="tmp_18_reg_1774">
<pin_list>
<pin id="1775" dir="0" index="0" bw="1" slack="1"/>
<pin id="1776" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="1780" class="1005" name="add_ln415_reg_1780">
<pin_list>
<pin id="1781" dir="0" index="0" bw="16" slack="1"/>
<pin id="1782" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln415 "/>
</bind>
</comp>

<comp id="1786" class="1005" name="and_ln416_reg_1786">
<pin_list>
<pin id="1787" dir="0" index="0" bw="1" slack="1"/>
<pin id="1788" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln416 "/>
</bind>
</comp>

<comp id="1792" class="1005" name="tmp_22_reg_1792">
<pin_list>
<pin id="1793" dir="0" index="0" bw="1" slack="1"/>
<pin id="1794" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_22 "/>
</bind>
</comp>

<comp id="1797" class="1005" name="icmp_ln879_1_reg_1797">
<pin_list>
<pin id="1798" dir="0" index="0" bw="1" slack="1"/>
<pin id="1799" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln879_1 "/>
</bind>
</comp>

<comp id="1803" class="1005" name="icmp_ln768_reg_1803">
<pin_list>
<pin id="1804" dir="0" index="0" bw="1" slack="1"/>
<pin id="1805" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln768 "/>
</bind>
</comp>

<comp id="1808" class="1005" name="and_ln786_5_reg_1808">
<pin_list>
<pin id="1809" dir="0" index="0" bw="1" slack="1"/>
<pin id="1810" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln786_5 "/>
</bind>
</comp>

<comp id="1814" class="1005" name="tmp_24_reg_1814">
<pin_list>
<pin id="1815" dir="0" index="0" bw="1" slack="1"/>
<pin id="1816" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_24 "/>
</bind>
</comp>

<comp id="1820" class="1005" name="add_ln415_1_reg_1820">
<pin_list>
<pin id="1821" dir="0" index="0" bw="16" slack="1"/>
<pin id="1822" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln415_1 "/>
</bind>
</comp>

<comp id="1826" class="1005" name="and_ln416_1_reg_1826">
<pin_list>
<pin id="1827" dir="0" index="0" bw="1" slack="1"/>
<pin id="1828" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln416_1 "/>
</bind>
</comp>

<comp id="1832" class="1005" name="tmp_28_reg_1832">
<pin_list>
<pin id="1833" dir="0" index="0" bw="1" slack="1"/>
<pin id="1834" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_28 "/>
</bind>
</comp>

<comp id="1837" class="1005" name="icmp_ln879_3_reg_1837">
<pin_list>
<pin id="1838" dir="0" index="0" bw="1" slack="1"/>
<pin id="1839" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln879_3 "/>
</bind>
</comp>

<comp id="1843" class="1005" name="icmp_ln768_1_reg_1843">
<pin_list>
<pin id="1844" dir="0" index="0" bw="1" slack="1"/>
<pin id="1845" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln768_1 "/>
</bind>
</comp>

<comp id="1848" class="1005" name="and_ln786_7_reg_1848">
<pin_list>
<pin id="1849" dir="0" index="0" bw="1" slack="1"/>
<pin id="1850" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln786_7 "/>
</bind>
</comp>

<comp id="1854" class="1005" name="tmp_reg_1854">
<pin_list>
<pin id="1855" dir="0" index="0" bw="16" slack="1"/>
<pin id="1856" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1860" class="1005" name="tmp_2_reg_1860">
<pin_list>
<pin id="1861" dir="0" index="0" bw="16" slack="1"/>
<pin id="1862" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="144"><net_src comp="18" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="12" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="20" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="0" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="157"><net_src comp="54" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="6" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="159"><net_src comp="56" pin="0"/><net_sink comp="152" pin=2"/></net>

<net id="165"><net_src comp="54" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="8" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="167"><net_src comp="56" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="173"><net_src comp="60" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="2" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="180"><net_src comp="54" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="4" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="187"><net_src comp="10" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="24" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="189"><net_src comp="24" pin="0"/><net_sink comp="182" pin=2"/></net>

<net id="195"><net_src comp="182" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="201"><net_src comp="30" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="206"><net_src comp="32" pin="0"/><net_sink comp="196" pin=2"/></net>

<net id="212"><net_src comp="86" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="217"><net_src comp="88" pin="0"/><net_sink comp="207" pin=2"/></net>

<net id="221"><net_src comp="116" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="228"><net_src comp="218" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="232"><net_src comp="116" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="239"><net_src comp="229" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="240"><net_src comp="233" pin="4"/><net_sink comp="175" pin=2"/></net>

<net id="247"><net_src comp="28" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="248"><net_src comp="16" pin="0"/><net_sink comp="241" pin=3"/></net>

<net id="254"><net_src comp="22" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="146" pin="2"/><net_sink comp="249" pin=1"/></net>

<net id="256"><net_src comp="14" pin="0"/><net_sink comp="249" pin=2"/></net>

<net id="262"><net_src comp="26" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="267"><net_src comp="58" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="241" pin="4"/><net_sink comp="263" pin=1"/></net>

<net id="269"><net_src comp="263" pin="2"/><net_sink comp="168" pin=2"/></net>

<net id="273"><net_src comp="249" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="278"><net_src comp="249" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="283"><net_src comp="257" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="288"><net_src comp="257" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="296"><net_src comp="263" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="301"><net_src comp="290" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="293" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="308"><net_src comp="62" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="309"><net_src comp="297" pin="2"/><net_sink comp="303" pin=1"/></net>

<net id="310"><net_src comp="64" pin="0"/><net_sink comp="303" pin=2"/></net>

<net id="314"><net_src comp="297" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="320"><net_src comp="62" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="321"><net_src comp="297" pin="2"/><net_sink comp="315" pin=1"/></net>

<net id="322"><net_src comp="66" pin="0"/><net_sink comp="315" pin=2"/></net>

<net id="327"><net_src comp="315" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="68" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="333"><net_src comp="303" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="323" pin="2"/><net_sink comp="329" pin=1"/></net>

<net id="339"><net_src comp="303" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="315" pin="3"/><net_sink comp="335" pin=1"/></net>

<net id="345"><net_src comp="303" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="68" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="351"><net_src comp="315" pin="3"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="341" pin="2"/><net_sink comp="347" pin=1"/></net>

<net id="358"><net_src comp="335" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="359"><net_src comp="70" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="360"><net_src comp="311" pin="1"/><net_sink comp="353" pin=2"/></net>

<net id="366"><net_src comp="329" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="367"><net_src comp="72" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="368"><net_src comp="311" pin="1"/><net_sink comp="361" pin=2"/></net>

<net id="374"><net_src comp="347" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="375"><net_src comp="353" pin="3"/><net_sink comp="369" pin=1"/></net>

<net id="376"><net_src comp="361" pin="3"/><net_sink comp="369" pin=2"/></net>

<net id="384"><net_src comp="80" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="377" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="391"><net_src comp="62" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="392"><net_src comp="380" pin="2"/><net_sink comp="386" pin=1"/></net>

<net id="393"><net_src comp="64" pin="0"/><net_sink comp="386" pin=2"/></net>

<net id="397"><net_src comp="380" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="403"><net_src comp="62" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="404"><net_src comp="380" pin="2"/><net_sink comp="398" pin=1"/></net>

<net id="405"><net_src comp="66" pin="0"/><net_sink comp="398" pin=2"/></net>

<net id="410"><net_src comp="398" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="68" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="416"><net_src comp="386" pin="3"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="406" pin="2"/><net_sink comp="412" pin=1"/></net>

<net id="422"><net_src comp="386" pin="3"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="398" pin="3"/><net_sink comp="418" pin=1"/></net>

<net id="428"><net_src comp="386" pin="3"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="68" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="434"><net_src comp="398" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="424" pin="2"/><net_sink comp="430" pin=1"/></net>

<net id="441"><net_src comp="418" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="442"><net_src comp="70" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="443"><net_src comp="394" pin="1"/><net_sink comp="436" pin=2"/></net>

<net id="449"><net_src comp="412" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="450"><net_src comp="72" pin="0"/><net_sink comp="444" pin=1"/></net>

<net id="451"><net_src comp="394" pin="1"/><net_sink comp="444" pin=2"/></net>

<net id="457"><net_src comp="430" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="458"><net_src comp="436" pin="3"/><net_sink comp="452" pin=1"/></net>

<net id="459"><net_src comp="444" pin="3"/><net_sink comp="452" pin=2"/></net>

<net id="473"><net_src comp="460" pin="3"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="68" pin="0"/><net_sink comp="469" pin=1"/></net>

<net id="479"><net_src comp="469" pin="2"/><net_sink comp="475" pin=1"/></net>

<net id="484"><net_src comp="68" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="489"><net_src comp="475" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="480" pin="2"/><net_sink comp="485" pin=1"/></net>

<net id="495"><net_src comp="465" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="500"><net_src comp="491" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="68" pin="0"/><net_sink comp="496" pin=1"/></net>

<net id="506"><net_src comp="496" pin="2"/><net_sink comp="502" pin=1"/></net>

<net id="511"><net_src comp="502" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="512"><net_src comp="485" pin="2"/><net_sink comp="507" pin=1"/></net>

<net id="517"><net_src comp="480" pin="2"/><net_sink comp="513" pin=1"/></net>

<net id="522"><net_src comp="513" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="523"><net_src comp="465" pin="2"/><net_sink comp="518" pin=1"/></net>

<net id="529"><net_src comp="507" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="530"><net_src comp="70" pin="0"/><net_sink comp="524" pin=1"/></net>

<net id="536"><net_src comp="502" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="537"><net_src comp="72" pin="0"/><net_sink comp="531" pin=1"/></net>

<net id="543"><net_src comp="518" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="544"><net_src comp="524" pin="3"/><net_sink comp="538" pin=1"/></net>

<net id="545"><net_src comp="531" pin="3"/><net_sink comp="538" pin=2"/></net>

<net id="549"><net_src comp="538" pin="3"/><net_sink comp="546" pin=0"/></net>

<net id="555"><net_src comp="82" pin="0"/><net_sink comp="550" pin=0"/></net>

<net id="556"><net_src comp="538" pin="3"/><net_sink comp="550" pin=1"/></net>

<net id="557"><net_src comp="66" pin="0"/><net_sink comp="550" pin=2"/></net>

<net id="564"><net_src comp="84" pin="0"/><net_sink comp="558" pin=0"/></net>

<net id="565"><net_src comp="538" pin="3"/><net_sink comp="558" pin=1"/></net>

<net id="566"><net_src comp="52" pin="0"/><net_sink comp="558" pin=2"/></net>

<net id="567"><net_src comp="66" pin="0"/><net_sink comp="558" pin=3"/></net>

<net id="571"><net_src comp="558" pin="4"/><net_sink comp="568" pin=0"/></net>

<net id="577"><net_src comp="82" pin="0"/><net_sink comp="572" pin=0"/></net>

<net id="578"><net_src comp="538" pin="3"/><net_sink comp="572" pin=1"/></net>

<net id="579"><net_src comp="66" pin="0"/><net_sink comp="572" pin=2"/></net>

<net id="583"><net_src comp="546" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="588"><net_src comp="580" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="589"><net_src comp="568" pin="1"/><net_sink comp="584" pin=1"/></net>

<net id="595"><net_src comp="82" pin="0"/><net_sink comp="590" pin=0"/></net>

<net id="596"><net_src comp="584" pin="2"/><net_sink comp="590" pin=1"/></net>

<net id="597"><net_src comp="66" pin="0"/><net_sink comp="590" pin=2"/></net>

<net id="602"><net_src comp="590" pin="3"/><net_sink comp="598" pin=0"/></net>

<net id="603"><net_src comp="68" pin="0"/><net_sink comp="598" pin=1"/></net>

<net id="608"><net_src comp="572" pin="3"/><net_sink comp="604" pin=0"/></net>

<net id="609"><net_src comp="598" pin="2"/><net_sink comp="604" pin=1"/></net>

<net id="615"><net_src comp="82" pin="0"/><net_sink comp="610" pin=0"/></net>

<net id="616"><net_src comp="584" pin="2"/><net_sink comp="610" pin=1"/></net>

<net id="617"><net_src comp="66" pin="0"/><net_sink comp="610" pin=2"/></net>

<net id="623"><net_src comp="82" pin="0"/><net_sink comp="618" pin=0"/></net>

<net id="624"><net_src comp="538" pin="3"/><net_sink comp="618" pin=1"/></net>

<net id="625"><net_src comp="66" pin="0"/><net_sink comp="618" pin=2"/></net>

<net id="631"><net_src comp="82" pin="0"/><net_sink comp="626" pin=0"/></net>

<net id="632"><net_src comp="538" pin="3"/><net_sink comp="626" pin=1"/></net>

<net id="633"><net_src comp="66" pin="0"/><net_sink comp="626" pin=2"/></net>

<net id="638"><net_src comp="626" pin="3"/><net_sink comp="634" pin=0"/></net>

<net id="639"><net_src comp="68" pin="0"/><net_sink comp="634" pin=1"/></net>

<net id="644"><net_src comp="572" pin="3"/><net_sink comp="640" pin=0"/></net>

<net id="645"><net_src comp="68" pin="0"/><net_sink comp="640" pin=1"/></net>

<net id="650"><net_src comp="590" pin="3"/><net_sink comp="646" pin=0"/></net>

<net id="651"><net_src comp="640" pin="2"/><net_sink comp="646" pin=1"/></net>

<net id="656"><net_src comp="646" pin="2"/><net_sink comp="652" pin=0"/></net>

<net id="657"><net_src comp="634" pin="2"/><net_sink comp="652" pin=1"/></net>

<net id="662"><net_src comp="604" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="663"><net_src comp="618" pin="3"/><net_sink comp="658" pin=1"/></net>

<net id="668"><net_src comp="618" pin="3"/><net_sink comp="664" pin=0"/></net>

<net id="669"><net_src comp="604" pin="2"/><net_sink comp="664" pin=1"/></net>

<net id="674"><net_src comp="610" pin="3"/><net_sink comp="670" pin=0"/></net>

<net id="675"><net_src comp="664" pin="2"/><net_sink comp="670" pin=1"/></net>

<net id="680"><net_src comp="550" pin="3"/><net_sink comp="676" pin=0"/></net>

<net id="681"><net_src comp="68" pin="0"/><net_sink comp="676" pin=1"/></net>

<net id="686"><net_src comp="670" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="687"><net_src comp="676" pin="2"/><net_sink comp="682" pin=1"/></net>

<net id="692"><net_src comp="652" pin="2"/><net_sink comp="688" pin=0"/></net>

<net id="693"><net_src comp="610" pin="3"/><net_sink comp="688" pin=1"/></net>

<net id="698"><net_src comp="688" pin="2"/><net_sink comp="694" pin=0"/></net>

<net id="699"><net_src comp="618" pin="3"/><net_sink comp="694" pin=1"/></net>

<net id="704"><net_src comp="658" pin="2"/><net_sink comp="700" pin=0"/></net>

<net id="705"><net_src comp="694" pin="2"/><net_sink comp="700" pin=1"/></net>

<net id="710"><net_src comp="700" pin="2"/><net_sink comp="706" pin=0"/></net>

<net id="711"><net_src comp="68" pin="0"/><net_sink comp="706" pin=1"/></net>

<net id="716"><net_src comp="550" pin="3"/><net_sink comp="712" pin=0"/></net>

<net id="717"><net_src comp="706" pin="2"/><net_sink comp="712" pin=1"/></net>

<net id="722"><net_src comp="712" pin="2"/><net_sink comp="718" pin=0"/></net>

<net id="723"><net_src comp="682" pin="2"/><net_sink comp="718" pin=1"/></net>

<net id="728"><net_src comp="694" pin="2"/><net_sink comp="724" pin=0"/></net>

<net id="729"><net_src comp="676" pin="2"/><net_sink comp="724" pin=1"/></net>

<net id="734"><net_src comp="724" pin="2"/><net_sink comp="730" pin=0"/></net>

<net id="735"><net_src comp="658" pin="2"/><net_sink comp="730" pin=1"/></net>

<net id="741"><net_src comp="718" pin="2"/><net_sink comp="736" pin=0"/></net>

<net id="742"><net_src comp="70" pin="0"/><net_sink comp="736" pin=1"/></net>

<net id="743"><net_src comp="584" pin="2"/><net_sink comp="736" pin=2"/></net>

<net id="749"><net_src comp="712" pin="2"/><net_sink comp="744" pin=0"/></net>

<net id="750"><net_src comp="72" pin="0"/><net_sink comp="744" pin=1"/></net>

<net id="751"><net_src comp="584" pin="2"/><net_sink comp="744" pin=2"/></net>

<net id="757"><net_src comp="730" pin="2"/><net_sink comp="752" pin=0"/></net>

<net id="758"><net_src comp="736" pin="3"/><net_sink comp="752" pin=1"/></net>

<net id="759"><net_src comp="744" pin="3"/><net_sink comp="752" pin=2"/></net>

<net id="768"><net_src comp="90" pin="0"/><net_sink comp="763" pin=0"/></net>

<net id="769"><net_src comp="92" pin="0"/><net_sink comp="763" pin=2"/></net>

<net id="776"><net_src comp="94" pin="0"/><net_sink comp="770" pin=0"/></net>

<net id="777"><net_src comp="96" pin="0"/><net_sink comp="770" pin=2"/></net>

<net id="778"><net_src comp="98" pin="0"/><net_sink comp="770" pin=3"/></net>

<net id="784"><net_src comp="90" pin="0"/><net_sink comp="779" pin=0"/></net>

<net id="785"><net_src comp="98" pin="0"/><net_sink comp="779" pin=2"/></net>

<net id="791"><net_src comp="90" pin="0"/><net_sink comp="786" pin=0"/></net>

<net id="792"><net_src comp="100" pin="0"/><net_sink comp="786" pin=2"/></net>

<net id="796"><net_src comp="786" pin="3"/><net_sink comp="793" pin=0"/></net>

<net id="801"><net_src comp="793" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="802"><net_src comp="770" pin="4"/><net_sink comp="797" pin=1"/></net>

<net id="808"><net_src comp="82" pin="0"/><net_sink comp="803" pin=0"/></net>

<net id="809"><net_src comp="797" pin="2"/><net_sink comp="803" pin=1"/></net>

<net id="810"><net_src comp="66" pin="0"/><net_sink comp="803" pin=2"/></net>

<net id="815"><net_src comp="803" pin="3"/><net_sink comp="811" pin=0"/></net>

<net id="816"><net_src comp="68" pin="0"/><net_sink comp="811" pin=1"/></net>

<net id="821"><net_src comp="779" pin="3"/><net_sink comp="817" pin=0"/></net>

<net id="822"><net_src comp="811" pin="2"/><net_sink comp="817" pin=1"/></net>

<net id="828"><net_src comp="82" pin="0"/><net_sink comp="823" pin=0"/></net>

<net id="829"><net_src comp="797" pin="2"/><net_sink comp="823" pin=1"/></net>

<net id="830"><net_src comp="66" pin="0"/><net_sink comp="823" pin=2"/></net>

<net id="837"><net_src comp="102" pin="0"/><net_sink comp="831" pin=0"/></net>

<net id="838"><net_src comp="104" pin="0"/><net_sink comp="831" pin=2"/></net>

<net id="839"><net_src comp="92" pin="0"/><net_sink comp="831" pin=3"/></net>

<net id="844"><net_src comp="831" pin="4"/><net_sink comp="840" pin=0"/></net>

<net id="845"><net_src comp="106" pin="0"/><net_sink comp="840" pin=1"/></net>

<net id="852"><net_src comp="108" pin="0"/><net_sink comp="846" pin=0"/></net>

<net id="853"><net_src comp="110" pin="0"/><net_sink comp="846" pin=2"/></net>

<net id="854"><net_src comp="92" pin="0"/><net_sink comp="846" pin=3"/></net>

<net id="859"><net_src comp="846" pin="4"/><net_sink comp="855" pin=0"/></net>

<net id="860"><net_src comp="112" pin="0"/><net_sink comp="855" pin=1"/></net>

<net id="865"><net_src comp="846" pin="4"/><net_sink comp="861" pin=0"/></net>

<net id="866"><net_src comp="114" pin="0"/><net_sink comp="861" pin=1"/></net>

<net id="872"><net_src comp="90" pin="0"/><net_sink comp="867" pin=0"/></net>

<net id="873"><net_src comp="110" pin="0"/><net_sink comp="867" pin=2"/></net>

<net id="878"><net_src comp="867" pin="3"/><net_sink comp="874" pin=0"/></net>

<net id="879"><net_src comp="68" pin="0"/><net_sink comp="874" pin=1"/></net>

<net id="884"><net_src comp="840" pin="2"/><net_sink comp="880" pin=0"/></net>

<net id="885"><net_src comp="874" pin="2"/><net_sink comp="880" pin=1"/></net>

<net id="891"><net_src comp="817" pin="2"/><net_sink comp="886" pin=0"/></net>

<net id="892"><net_src comp="880" pin="2"/><net_sink comp="886" pin=1"/></net>

<net id="893"><net_src comp="855" pin="2"/><net_sink comp="886" pin=2"/></net>

<net id="898"><net_src comp="823" pin="3"/><net_sink comp="894" pin=0"/></net>

<net id="899"><net_src comp="886" pin="3"/><net_sink comp="894" pin=1"/></net>

<net id="903"><net_src comp="222" pin="4"/><net_sink comp="900" pin=0"/></net>

<net id="912"><net_src comp="90" pin="0"/><net_sink comp="907" pin=0"/></net>

<net id="913"><net_src comp="92" pin="0"/><net_sink comp="907" pin=2"/></net>

<net id="920"><net_src comp="94" pin="0"/><net_sink comp="914" pin=0"/></net>

<net id="921"><net_src comp="96" pin="0"/><net_sink comp="914" pin=2"/></net>

<net id="922"><net_src comp="98" pin="0"/><net_sink comp="914" pin=3"/></net>

<net id="928"><net_src comp="90" pin="0"/><net_sink comp="923" pin=0"/></net>

<net id="929"><net_src comp="98" pin="0"/><net_sink comp="923" pin=2"/></net>

<net id="935"><net_src comp="90" pin="0"/><net_sink comp="930" pin=0"/></net>

<net id="936"><net_src comp="100" pin="0"/><net_sink comp="930" pin=2"/></net>

<net id="940"><net_src comp="930" pin="3"/><net_sink comp="937" pin=0"/></net>

<net id="945"><net_src comp="914" pin="4"/><net_sink comp="941" pin=0"/></net>

<net id="946"><net_src comp="937" pin="1"/><net_sink comp="941" pin=1"/></net>

<net id="952"><net_src comp="82" pin="0"/><net_sink comp="947" pin=0"/></net>

<net id="953"><net_src comp="941" pin="2"/><net_sink comp="947" pin=1"/></net>

<net id="954"><net_src comp="66" pin="0"/><net_sink comp="947" pin=2"/></net>

<net id="959"><net_src comp="947" pin="3"/><net_sink comp="955" pin=0"/></net>

<net id="960"><net_src comp="68" pin="0"/><net_sink comp="955" pin=1"/></net>

<net id="965"><net_src comp="923" pin="3"/><net_sink comp="961" pin=0"/></net>

<net id="966"><net_src comp="955" pin="2"/><net_sink comp="961" pin=1"/></net>

<net id="972"><net_src comp="82" pin="0"/><net_sink comp="967" pin=0"/></net>

<net id="973"><net_src comp="941" pin="2"/><net_sink comp="967" pin=1"/></net>

<net id="974"><net_src comp="66" pin="0"/><net_sink comp="967" pin=2"/></net>

<net id="981"><net_src comp="102" pin="0"/><net_sink comp="975" pin=0"/></net>

<net id="982"><net_src comp="104" pin="0"/><net_sink comp="975" pin=2"/></net>

<net id="983"><net_src comp="92" pin="0"/><net_sink comp="975" pin=3"/></net>

<net id="988"><net_src comp="975" pin="4"/><net_sink comp="984" pin=0"/></net>

<net id="989"><net_src comp="106" pin="0"/><net_sink comp="984" pin=1"/></net>

<net id="996"><net_src comp="108" pin="0"/><net_sink comp="990" pin=0"/></net>

<net id="997"><net_src comp="110" pin="0"/><net_sink comp="990" pin=2"/></net>

<net id="998"><net_src comp="92" pin="0"/><net_sink comp="990" pin=3"/></net>

<net id="1003"><net_src comp="990" pin="4"/><net_sink comp="999" pin=0"/></net>

<net id="1004"><net_src comp="112" pin="0"/><net_sink comp="999" pin=1"/></net>

<net id="1009"><net_src comp="990" pin="4"/><net_sink comp="1005" pin=0"/></net>

<net id="1010"><net_src comp="114" pin="0"/><net_sink comp="1005" pin=1"/></net>

<net id="1016"><net_src comp="90" pin="0"/><net_sink comp="1011" pin=0"/></net>

<net id="1017"><net_src comp="110" pin="0"/><net_sink comp="1011" pin=2"/></net>

<net id="1022"><net_src comp="1011" pin="3"/><net_sink comp="1018" pin=0"/></net>

<net id="1023"><net_src comp="68" pin="0"/><net_sink comp="1018" pin=1"/></net>

<net id="1028"><net_src comp="984" pin="2"/><net_sink comp="1024" pin=0"/></net>

<net id="1029"><net_src comp="1018" pin="2"/><net_sink comp="1024" pin=1"/></net>

<net id="1035"><net_src comp="961" pin="2"/><net_sink comp="1030" pin=0"/></net>

<net id="1036"><net_src comp="1024" pin="2"/><net_sink comp="1030" pin=1"/></net>

<net id="1037"><net_src comp="999" pin="2"/><net_sink comp="1030" pin=2"/></net>

<net id="1042"><net_src comp="967" pin="3"/><net_sink comp="1038" pin=0"/></net>

<net id="1043"><net_src comp="1030" pin="3"/><net_sink comp="1038" pin=1"/></net>

<net id="1052"><net_src comp="90" pin="0"/><net_sink comp="1047" pin=0"/></net>

<net id="1053"><net_src comp="92" pin="0"/><net_sink comp="1047" pin=2"/></net>

<net id="1060"><net_src comp="94" pin="0"/><net_sink comp="1054" pin=0"/></net>

<net id="1061"><net_src comp="96" pin="0"/><net_sink comp="1054" pin=2"/></net>

<net id="1062"><net_src comp="98" pin="0"/><net_sink comp="1054" pin=3"/></net>

<net id="1068"><net_src comp="90" pin="0"/><net_sink comp="1063" pin=0"/></net>

<net id="1069"><net_src comp="98" pin="0"/><net_sink comp="1063" pin=2"/></net>

<net id="1075"><net_src comp="90" pin="0"/><net_sink comp="1070" pin=0"/></net>

<net id="1076"><net_src comp="100" pin="0"/><net_sink comp="1070" pin=2"/></net>

<net id="1080"><net_src comp="1070" pin="3"/><net_sink comp="1077" pin=0"/></net>

<net id="1085"><net_src comp="1054" pin="4"/><net_sink comp="1081" pin=0"/></net>

<net id="1086"><net_src comp="1077" pin="1"/><net_sink comp="1081" pin=1"/></net>

<net id="1092"><net_src comp="82" pin="0"/><net_sink comp="1087" pin=0"/></net>

<net id="1093"><net_src comp="1081" pin="2"/><net_sink comp="1087" pin=1"/></net>

<net id="1094"><net_src comp="66" pin="0"/><net_sink comp="1087" pin=2"/></net>

<net id="1099"><net_src comp="1087" pin="3"/><net_sink comp="1095" pin=0"/></net>

<net id="1100"><net_src comp="68" pin="0"/><net_sink comp="1095" pin=1"/></net>

<net id="1105"><net_src comp="1063" pin="3"/><net_sink comp="1101" pin=0"/></net>

<net id="1106"><net_src comp="1095" pin="2"/><net_sink comp="1101" pin=1"/></net>

<net id="1112"><net_src comp="82" pin="0"/><net_sink comp="1107" pin=0"/></net>

<net id="1113"><net_src comp="1081" pin="2"/><net_sink comp="1107" pin=1"/></net>

<net id="1114"><net_src comp="66" pin="0"/><net_sink comp="1107" pin=2"/></net>

<net id="1121"><net_src comp="102" pin="0"/><net_sink comp="1115" pin=0"/></net>

<net id="1122"><net_src comp="104" pin="0"/><net_sink comp="1115" pin=2"/></net>

<net id="1123"><net_src comp="92" pin="0"/><net_sink comp="1115" pin=3"/></net>

<net id="1128"><net_src comp="1115" pin="4"/><net_sink comp="1124" pin=0"/></net>

<net id="1129"><net_src comp="106" pin="0"/><net_sink comp="1124" pin=1"/></net>

<net id="1136"><net_src comp="108" pin="0"/><net_sink comp="1130" pin=0"/></net>

<net id="1137"><net_src comp="110" pin="0"/><net_sink comp="1130" pin=2"/></net>

<net id="1138"><net_src comp="92" pin="0"/><net_sink comp="1130" pin=3"/></net>

<net id="1143"><net_src comp="1130" pin="4"/><net_sink comp="1139" pin=0"/></net>

<net id="1144"><net_src comp="112" pin="0"/><net_sink comp="1139" pin=1"/></net>

<net id="1149"><net_src comp="1130" pin="4"/><net_sink comp="1145" pin=0"/></net>

<net id="1150"><net_src comp="114" pin="0"/><net_sink comp="1145" pin=1"/></net>

<net id="1156"><net_src comp="90" pin="0"/><net_sink comp="1151" pin=0"/></net>

<net id="1157"><net_src comp="110" pin="0"/><net_sink comp="1151" pin=2"/></net>

<net id="1162"><net_src comp="1151" pin="3"/><net_sink comp="1158" pin=0"/></net>

<net id="1163"><net_src comp="68" pin="0"/><net_sink comp="1158" pin=1"/></net>

<net id="1168"><net_src comp="1124" pin="2"/><net_sink comp="1164" pin=0"/></net>

<net id="1169"><net_src comp="1158" pin="2"/><net_sink comp="1164" pin=1"/></net>

<net id="1175"><net_src comp="1101" pin="2"/><net_sink comp="1170" pin=0"/></net>

<net id="1176"><net_src comp="1164" pin="2"/><net_sink comp="1170" pin=1"/></net>

<net id="1177"><net_src comp="1139" pin="2"/><net_sink comp="1170" pin=2"/></net>

<net id="1182"><net_src comp="1107" pin="3"/><net_sink comp="1178" pin=0"/></net>

<net id="1183"><net_src comp="1170" pin="3"/><net_sink comp="1178" pin=1"/></net>

<net id="1197"><net_src comp="1184" pin="3"/><net_sink comp="1193" pin=0"/></net>

<net id="1198"><net_src comp="68" pin="0"/><net_sink comp="1193" pin=1"/></net>

<net id="1203"><net_src comp="1193" pin="2"/><net_sink comp="1199" pin=1"/></net>

<net id="1208"><net_src comp="68" pin="0"/><net_sink comp="1204" pin=1"/></net>

<net id="1213"><net_src comp="1199" pin="2"/><net_sink comp="1209" pin=0"/></net>

<net id="1214"><net_src comp="1204" pin="2"/><net_sink comp="1209" pin=1"/></net>

<net id="1219"><net_src comp="1189" pin="2"/><net_sink comp="1215" pin=0"/></net>

<net id="1224"><net_src comp="1215" pin="2"/><net_sink comp="1220" pin=0"/></net>

<net id="1225"><net_src comp="68" pin="0"/><net_sink comp="1220" pin=1"/></net>

<net id="1230"><net_src comp="1220" pin="2"/><net_sink comp="1226" pin=1"/></net>

<net id="1235"><net_src comp="1226" pin="2"/><net_sink comp="1231" pin=0"/></net>

<net id="1236"><net_src comp="1209" pin="2"/><net_sink comp="1231" pin=1"/></net>

<net id="1241"><net_src comp="1204" pin="2"/><net_sink comp="1237" pin=1"/></net>

<net id="1246"><net_src comp="1237" pin="2"/><net_sink comp="1242" pin=0"/></net>

<net id="1247"><net_src comp="1189" pin="2"/><net_sink comp="1242" pin=1"/></net>

<net id="1253"><net_src comp="1231" pin="2"/><net_sink comp="1248" pin=0"/></net>

<net id="1254"><net_src comp="70" pin="0"/><net_sink comp="1248" pin=1"/></net>

<net id="1260"><net_src comp="1226" pin="2"/><net_sink comp="1255" pin=0"/></net>

<net id="1261"><net_src comp="72" pin="0"/><net_sink comp="1255" pin=1"/></net>

<net id="1267"><net_src comp="1242" pin="2"/><net_sink comp="1262" pin=0"/></net>

<net id="1268"><net_src comp="1248" pin="3"/><net_sink comp="1262" pin=1"/></net>

<net id="1269"><net_src comp="1255" pin="3"/><net_sink comp="1262" pin=2"/></net>

<net id="1275"><net_src comp="118" pin="0"/><net_sink comp="1270" pin=0"/></net>

<net id="1276"><net_src comp="1262" pin="3"/><net_sink comp="1270" pin=1"/></net>

<net id="1277"><net_src comp="120" pin="0"/><net_sink comp="1270" pin=2"/></net>

<net id="1281"><net_src comp="1270" pin="3"/><net_sink comp="1278" pin=0"/></net>

<net id="1287"><net_src comp="122" pin="0"/><net_sink comp="1282" pin=0"/></net>

<net id="1288"><net_src comp="1262" pin="3"/><net_sink comp="1282" pin=1"/></net>

<net id="1289"><net_src comp="124" pin="0"/><net_sink comp="1282" pin=2"/></net>

<net id="1293"><net_src comp="1282" pin="3"/><net_sink comp="1290" pin=0"/></net>

<net id="1298"><net_src comp="1278" pin="1"/><net_sink comp="1294" pin=0"/></net>

<net id="1299"><net_src comp="1290" pin="1"/><net_sink comp="1294" pin=1"/></net>

<net id="1305"><net_src comp="126" pin="0"/><net_sink comp="1300" pin=0"/></net>

<net id="1306"><net_src comp="128" pin="0"/><net_sink comp="1300" pin=2"/></net>

<net id="1310"><net_src comp="1294" pin="2"/><net_sink comp="1307" pin=0"/></net>

<net id="1315"><net_src comp="1300" pin="3"/><net_sink comp="1311" pin=0"/></net>

<net id="1316"><net_src comp="1307" pin="1"/><net_sink comp="1311" pin=1"/></net>

<net id="1323"><net_src comp="130" pin="0"/><net_sink comp="1317" pin=0"/></net>

<net id="1324"><net_src comp="1311" pin="2"/><net_sink comp="1317" pin=1"/></net>

<net id="1325"><net_src comp="66" pin="0"/><net_sink comp="1317" pin=2"/></net>

<net id="1326"><net_src comp="132" pin="0"/><net_sink comp="1317" pin=3"/></net>

<net id="1327"><net_src comp="1317" pin="4"/><net_sink comp="207" pin=1"/></net>

<net id="1341"><net_src comp="1328" pin="3"/><net_sink comp="1337" pin=0"/></net>

<net id="1342"><net_src comp="68" pin="0"/><net_sink comp="1337" pin=1"/></net>

<net id="1347"><net_src comp="1337" pin="2"/><net_sink comp="1343" pin=1"/></net>

<net id="1352"><net_src comp="68" pin="0"/><net_sink comp="1348" pin=1"/></net>

<net id="1357"><net_src comp="1343" pin="2"/><net_sink comp="1353" pin=0"/></net>

<net id="1358"><net_src comp="1348" pin="2"/><net_sink comp="1353" pin=1"/></net>

<net id="1363"><net_src comp="1333" pin="2"/><net_sink comp="1359" pin=0"/></net>

<net id="1368"><net_src comp="1359" pin="2"/><net_sink comp="1364" pin=0"/></net>

<net id="1369"><net_src comp="68" pin="0"/><net_sink comp="1364" pin=1"/></net>

<net id="1374"><net_src comp="1364" pin="2"/><net_sink comp="1370" pin=1"/></net>

<net id="1379"><net_src comp="1370" pin="2"/><net_sink comp="1375" pin=0"/></net>

<net id="1380"><net_src comp="1353" pin="2"/><net_sink comp="1375" pin=1"/></net>

<net id="1385"><net_src comp="1348" pin="2"/><net_sink comp="1381" pin=1"/></net>

<net id="1390"><net_src comp="1381" pin="2"/><net_sink comp="1386" pin=0"/></net>

<net id="1391"><net_src comp="1333" pin="2"/><net_sink comp="1386" pin=1"/></net>

<net id="1397"><net_src comp="1375" pin="2"/><net_sink comp="1392" pin=0"/></net>

<net id="1398"><net_src comp="70" pin="0"/><net_sink comp="1392" pin=1"/></net>

<net id="1404"><net_src comp="1370" pin="2"/><net_sink comp="1399" pin=0"/></net>

<net id="1405"><net_src comp="72" pin="0"/><net_sink comp="1399" pin=1"/></net>

<net id="1411"><net_src comp="1386" pin="2"/><net_sink comp="1406" pin=0"/></net>

<net id="1412"><net_src comp="1392" pin="3"/><net_sink comp="1406" pin=1"/></net>

<net id="1413"><net_src comp="1399" pin="3"/><net_sink comp="1406" pin=2"/></net>

<net id="1419"><net_src comp="118" pin="0"/><net_sink comp="1414" pin=0"/></net>

<net id="1420"><net_src comp="1406" pin="3"/><net_sink comp="1414" pin=1"/></net>

<net id="1421"><net_src comp="120" pin="0"/><net_sink comp="1414" pin=2"/></net>

<net id="1425"><net_src comp="1414" pin="3"/><net_sink comp="1422" pin=0"/></net>

<net id="1431"><net_src comp="122" pin="0"/><net_sink comp="1426" pin=0"/></net>

<net id="1432"><net_src comp="1406" pin="3"/><net_sink comp="1426" pin=1"/></net>

<net id="1433"><net_src comp="124" pin="0"/><net_sink comp="1426" pin=2"/></net>

<net id="1437"><net_src comp="1426" pin="3"/><net_sink comp="1434" pin=0"/></net>

<net id="1442"><net_src comp="1422" pin="1"/><net_sink comp="1438" pin=0"/></net>

<net id="1443"><net_src comp="1434" pin="1"/><net_sink comp="1438" pin=1"/></net>

<net id="1449"><net_src comp="126" pin="0"/><net_sink comp="1444" pin=0"/></net>

<net id="1450"><net_src comp="128" pin="0"/><net_sink comp="1444" pin=2"/></net>

<net id="1454"><net_src comp="1438" pin="2"/><net_sink comp="1451" pin=0"/></net>

<net id="1459"><net_src comp="1444" pin="3"/><net_sink comp="1455" pin=0"/></net>

<net id="1460"><net_src comp="1451" pin="1"/><net_sink comp="1455" pin=1"/></net>

<net id="1467"><net_src comp="130" pin="0"/><net_sink comp="1461" pin=0"/></net>

<net id="1468"><net_src comp="1455" pin="2"/><net_sink comp="1461" pin=1"/></net>

<net id="1469"><net_src comp="66" pin="0"/><net_sink comp="1461" pin=2"/></net>

<net id="1470"><net_src comp="132" pin="0"/><net_sink comp="1461" pin=3"/></net>

<net id="1471"><net_src comp="1461" pin="4"/><net_sink comp="207" pin=4"/></net>

<net id="1475"><net_src comp="1262" pin="3"/><net_sink comp="1472" pin=0"/></net>

<net id="1485"><net_src comp="134" pin="0"/><net_sink comp="1479" pin=0"/></net>

<net id="1486"><net_src comp="96" pin="0"/><net_sink comp="1479" pin=2"/></net>

<net id="1487"><net_src comp="98" pin="0"/><net_sink comp="1479" pin=3"/></net>

<net id="1491"><net_src comp="1406" pin="3"/><net_sink comp="1488" pin=0"/></net>

<net id="1498"><net_src comp="134" pin="0"/><net_sink comp="1492" pin=0"/></net>

<net id="1499"><net_src comp="96" pin="0"/><net_sink comp="1492" pin=2"/></net>

<net id="1500"><net_src comp="98" pin="0"/><net_sink comp="1492" pin=3"/></net>

<net id="1506"><net_src comp="118" pin="0"/><net_sink comp="1501" pin=0"/></net>

<net id="1507"><net_src comp="120" pin="0"/><net_sink comp="1501" pin=2"/></net>

<net id="1511"><net_src comp="1501" pin="3"/><net_sink comp="1508" pin=0"/></net>

<net id="1517"><net_src comp="122" pin="0"/><net_sink comp="1512" pin=0"/></net>

<net id="1518"><net_src comp="124" pin="0"/><net_sink comp="1512" pin=2"/></net>

<net id="1522"><net_src comp="1512" pin="3"/><net_sink comp="1519" pin=0"/></net>

<net id="1527"><net_src comp="1519" pin="1"/><net_sink comp="1523" pin=0"/></net>

<net id="1528"><net_src comp="1508" pin="1"/><net_sink comp="1523" pin=1"/></net>

<net id="1534"><net_src comp="126" pin="0"/><net_sink comp="1529" pin=0"/></net>

<net id="1535"><net_src comp="128" pin="0"/><net_sink comp="1529" pin=2"/></net>

<net id="1539"><net_src comp="1523" pin="2"/><net_sink comp="1536" pin=0"/></net>

<net id="1544"><net_src comp="1529" pin="3"/><net_sink comp="1540" pin=0"/></net>

<net id="1545"><net_src comp="1536" pin="1"/><net_sink comp="1540" pin=1"/></net>

<net id="1552"><net_src comp="130" pin="0"/><net_sink comp="1546" pin=0"/></net>

<net id="1553"><net_src comp="1540" pin="2"/><net_sink comp="1546" pin=1"/></net>

<net id="1554"><net_src comp="66" pin="0"/><net_sink comp="1546" pin=2"/></net>

<net id="1555"><net_src comp="132" pin="0"/><net_sink comp="1546" pin=3"/></net>

<net id="1556"><net_src comp="1546" pin="4"/><net_sink comp="196" pin=1"/></net>

<net id="1562"><net_src comp="118" pin="0"/><net_sink comp="1557" pin=0"/></net>

<net id="1563"><net_src comp="120" pin="0"/><net_sink comp="1557" pin=2"/></net>

<net id="1567"><net_src comp="1557" pin="3"/><net_sink comp="1564" pin=0"/></net>

<net id="1573"><net_src comp="122" pin="0"/><net_sink comp="1568" pin=0"/></net>

<net id="1574"><net_src comp="124" pin="0"/><net_sink comp="1568" pin=2"/></net>

<net id="1578"><net_src comp="1568" pin="3"/><net_sink comp="1575" pin=0"/></net>

<net id="1583"><net_src comp="1575" pin="1"/><net_sink comp="1579" pin=0"/></net>

<net id="1584"><net_src comp="1564" pin="1"/><net_sink comp="1579" pin=1"/></net>

<net id="1590"><net_src comp="126" pin="0"/><net_sink comp="1585" pin=0"/></net>

<net id="1591"><net_src comp="128" pin="0"/><net_sink comp="1585" pin=2"/></net>

<net id="1595"><net_src comp="1579" pin="2"/><net_sink comp="1592" pin=0"/></net>

<net id="1600"><net_src comp="1585" pin="3"/><net_sink comp="1596" pin=0"/></net>

<net id="1601"><net_src comp="1592" pin="1"/><net_sink comp="1596" pin=1"/></net>

<net id="1608"><net_src comp="130" pin="0"/><net_sink comp="1602" pin=0"/></net>

<net id="1609"><net_src comp="1596" pin="2"/><net_sink comp="1602" pin=1"/></net>

<net id="1610"><net_src comp="66" pin="0"/><net_sink comp="1602" pin=2"/></net>

<net id="1611"><net_src comp="132" pin="0"/><net_sink comp="1602" pin=3"/></net>

<net id="1612"><net_src comp="1602" pin="4"/><net_sink comp="196" pin=4"/></net>

<net id="1617"><net_src comp="760" pin="1"/><net_sink comp="1613" pin=0"/></net>

<net id="1618"><net_src comp="760" pin="1"/><net_sink comp="1613" pin=1"/></net>

<net id="1619"><net_src comp="1613" pin="2"/><net_sink comp="763" pin=1"/></net>

<net id="1620"><net_src comp="1613" pin="2"/><net_sink comp="770" pin=1"/></net>

<net id="1621"><net_src comp="1613" pin="2"/><net_sink comp="779" pin=1"/></net>

<net id="1622"><net_src comp="1613" pin="2"/><net_sink comp="786" pin=1"/></net>

<net id="1623"><net_src comp="1613" pin="2"/><net_sink comp="831" pin=1"/></net>

<net id="1624"><net_src comp="1613" pin="2"/><net_sink comp="846" pin=1"/></net>

<net id="1625"><net_src comp="1613" pin="2"/><net_sink comp="867" pin=1"/></net>

<net id="1630"><net_src comp="900" pin="1"/><net_sink comp="1626" pin=0"/></net>

<net id="1631"><net_src comp="904" pin="1"/><net_sink comp="1626" pin=1"/></net>

<net id="1632"><net_src comp="1626" pin="2"/><net_sink comp="907" pin=1"/></net>

<net id="1633"><net_src comp="1626" pin="2"/><net_sink comp="914" pin=1"/></net>

<net id="1634"><net_src comp="1626" pin="2"/><net_sink comp="923" pin=1"/></net>

<net id="1635"><net_src comp="1626" pin="2"/><net_sink comp="930" pin=1"/></net>

<net id="1636"><net_src comp="1626" pin="2"/><net_sink comp="975" pin=1"/></net>

<net id="1637"><net_src comp="1626" pin="2"/><net_sink comp="990" pin=1"/></net>

<net id="1638"><net_src comp="1626" pin="2"/><net_sink comp="1011" pin=1"/></net>

<net id="1643"><net_src comp="900" pin="1"/><net_sink comp="1639" pin=0"/></net>

<net id="1644"><net_src comp="1044" pin="1"/><net_sink comp="1639" pin=1"/></net>

<net id="1645"><net_src comp="1639" pin="2"/><net_sink comp="1047" pin=1"/></net>

<net id="1646"><net_src comp="1639" pin="2"/><net_sink comp="1054" pin=1"/></net>

<net id="1647"><net_src comp="1639" pin="2"/><net_sink comp="1063" pin=1"/></net>

<net id="1648"><net_src comp="1639" pin="2"/><net_sink comp="1070" pin=1"/></net>

<net id="1649"><net_src comp="1639" pin="2"/><net_sink comp="1115" pin=1"/></net>

<net id="1650"><net_src comp="1639" pin="2"/><net_sink comp="1130" pin=1"/></net>

<net id="1651"><net_src comp="1639" pin="2"/><net_sink comp="1151" pin=1"/></net>

<net id="1656"><net_src comp="1476" pin="1"/><net_sink comp="1652" pin=0"/></net>

<net id="1657"><net_src comp="1472" pin="1"/><net_sink comp="1652" pin=1"/></net>

<net id="1658"><net_src comp="1652" pin="2"/><net_sink comp="1479" pin=1"/></net>

<net id="1663"><net_src comp="1476" pin="1"/><net_sink comp="1659" pin=0"/></net>

<net id="1664"><net_src comp="1488" pin="1"/><net_sink comp="1659" pin=1"/></net>

<net id="1665"><net_src comp="1659" pin="2"/><net_sink comp="1492" pin=1"/></net>

<net id="1669"><net_src comp="140" pin="2"/><net_sink comp="1666" pin=0"/></net>

<net id="1673"><net_src comp="146" pin="2"/><net_sink comp="1670" pin=0"/></net>

<net id="1674"><net_src comp="1670" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="1675"><net_src comp="1670" pin="1"/><net_sink comp="1476" pin=0"/></net>

<net id="1679"><net_src comp="182" pin="3"/><net_sink comp="1676" pin=0"/></net>

<net id="1680"><net_src comp="1676" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="1684"><net_src comp="190" pin="3"/><net_sink comp="1681" pin=0"/></net>

<net id="1685"><net_src comp="1681" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="1689"><net_src comp="280" pin="1"/><net_sink comp="1686" pin=0"/></net>

<net id="1690"><net_src comp="1686" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="1691"><net_src comp="1686" pin="1"/><net_sink comp="904" pin=0"/></net>

<net id="1695"><net_src comp="285" pin="1"/><net_sink comp="1692" pin=0"/></net>

<net id="1696"><net_src comp="1692" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="1697"><net_src comp="1692" pin="1"/><net_sink comp="1044" pin=0"/></net>

<net id="1701"><net_src comp="369" pin="3"/><net_sink comp="1698" pin=0"/></net>

<net id="1702"><net_src comp="1698" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="1703"><net_src comp="1698" pin="1"/><net_sink comp="760" pin=0"/></net>

<net id="1707"><net_src comp="196" pin="3"/><net_sink comp="1704" pin=0"/></net>

<net id="1708"><net_src comp="1704" pin="1"/><net_sink comp="1529" pin=1"/></net>

<net id="1712"><net_src comp="196" pin="7"/><net_sink comp="1709" pin=0"/></net>

<net id="1713"><net_src comp="1709" pin="1"/><net_sink comp="1585" pin=1"/></net>

<net id="1717"><net_src comp="452" pin="3"/><net_sink comp="1714" pin=0"/></net>

<net id="1718"><net_src comp="1714" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="1722"><net_src comp="752" pin="3"/><net_sink comp="1719" pin=0"/></net>

<net id="1723"><net_src comp="1719" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="1727"><net_src comp="207" pin="3"/><net_sink comp="1724" pin=0"/></net>

<net id="1728"><net_src comp="1724" pin="1"/><net_sink comp="1300" pin=1"/></net>

<net id="1732"><net_src comp="207" pin="7"/><net_sink comp="1729" pin=0"/></net>

<net id="1733"><net_src comp="1729" pin="1"/><net_sink comp="1444" pin=1"/></net>

<net id="1737"><net_src comp="763" pin="3"/><net_sink comp="1734" pin=0"/></net>

<net id="1738"><net_src comp="1734" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="1739"><net_src comp="1734" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="1743"><net_src comp="797" pin="2"/><net_sink comp="1740" pin=0"/></net>

<net id="1744"><net_src comp="1740" pin="1"/><net_sink comp="524" pin=2"/></net>

<net id="1745"><net_src comp="1740" pin="1"/><net_sink comp="531" pin=2"/></net>

<net id="1749"><net_src comp="817" pin="2"/><net_sink comp="1746" pin=0"/></net>

<net id="1750"><net_src comp="1746" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="1751"><net_src comp="1746" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="1755"><net_src comp="823" pin="3"/><net_sink comp="1752" pin=0"/></net>

<net id="1756"><net_src comp="1752" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="1760"><net_src comp="855" pin="2"/><net_sink comp="1757" pin=0"/></net>

<net id="1761"><net_src comp="1757" pin="1"/><net_sink comp="460" pin=1"/></net>

<net id="1762"><net_src comp="1757" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="1766"><net_src comp="861" pin="2"/><net_sink comp="1763" pin=0"/></net>

<net id="1767"><net_src comp="1763" pin="1"/><net_sink comp="460" pin=2"/></net>

<net id="1771"><net_src comp="894" pin="2"/><net_sink comp="1768" pin=0"/></net>

<net id="1772"><net_src comp="1768" pin="1"/><net_sink comp="491" pin=1"/></net>

<net id="1773"><net_src comp="1768" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="1777"><net_src comp="907" pin="3"/><net_sink comp="1774" pin=0"/></net>

<net id="1778"><net_src comp="1774" pin="1"/><net_sink comp="1204" pin=0"/></net>

<net id="1779"><net_src comp="1774" pin="1"/><net_sink comp="1226" pin=0"/></net>

<net id="1783"><net_src comp="941" pin="2"/><net_sink comp="1780" pin=0"/></net>

<net id="1784"><net_src comp="1780" pin="1"/><net_sink comp="1248" pin=2"/></net>

<net id="1785"><net_src comp="1780" pin="1"/><net_sink comp="1255" pin=2"/></net>

<net id="1789"><net_src comp="961" pin="2"/><net_sink comp="1786" pin=0"/></net>

<net id="1790"><net_src comp="1786" pin="1"/><net_sink comp="1184" pin=0"/></net>

<net id="1791"><net_src comp="1786" pin="1"/><net_sink comp="1189" pin=0"/></net>

<net id="1795"><net_src comp="967" pin="3"/><net_sink comp="1792" pin=0"/></net>

<net id="1796"><net_src comp="1792" pin="1"/><net_sink comp="1199" pin=0"/></net>

<net id="1800"><net_src comp="999" pin="2"/><net_sink comp="1797" pin=0"/></net>

<net id="1801"><net_src comp="1797" pin="1"/><net_sink comp="1184" pin=1"/></net>

<net id="1802"><net_src comp="1797" pin="1"/><net_sink comp="1189" pin=1"/></net>

<net id="1806"><net_src comp="1005" pin="2"/><net_sink comp="1803" pin=0"/></net>

<net id="1807"><net_src comp="1803" pin="1"/><net_sink comp="1184" pin=2"/></net>

<net id="1811"><net_src comp="1038" pin="2"/><net_sink comp="1808" pin=0"/></net>

<net id="1812"><net_src comp="1808" pin="1"/><net_sink comp="1215" pin=1"/></net>

<net id="1813"><net_src comp="1808" pin="1"/><net_sink comp="1237" pin=0"/></net>

<net id="1817"><net_src comp="1047" pin="3"/><net_sink comp="1814" pin=0"/></net>

<net id="1818"><net_src comp="1814" pin="1"/><net_sink comp="1348" pin=0"/></net>

<net id="1819"><net_src comp="1814" pin="1"/><net_sink comp="1370" pin=0"/></net>

<net id="1823"><net_src comp="1081" pin="2"/><net_sink comp="1820" pin=0"/></net>

<net id="1824"><net_src comp="1820" pin="1"/><net_sink comp="1392" pin=2"/></net>

<net id="1825"><net_src comp="1820" pin="1"/><net_sink comp="1399" pin=2"/></net>

<net id="1829"><net_src comp="1101" pin="2"/><net_sink comp="1826" pin=0"/></net>

<net id="1830"><net_src comp="1826" pin="1"/><net_sink comp="1328" pin=0"/></net>

<net id="1831"><net_src comp="1826" pin="1"/><net_sink comp="1333" pin=0"/></net>

<net id="1835"><net_src comp="1107" pin="3"/><net_sink comp="1832" pin=0"/></net>

<net id="1836"><net_src comp="1832" pin="1"/><net_sink comp="1343" pin=0"/></net>

<net id="1840"><net_src comp="1139" pin="2"/><net_sink comp="1837" pin=0"/></net>

<net id="1841"><net_src comp="1837" pin="1"/><net_sink comp="1328" pin=1"/></net>

<net id="1842"><net_src comp="1837" pin="1"/><net_sink comp="1333" pin=1"/></net>

<net id="1846"><net_src comp="1145" pin="2"/><net_sink comp="1843" pin=0"/></net>

<net id="1847"><net_src comp="1843" pin="1"/><net_sink comp="1328" pin=2"/></net>

<net id="1851"><net_src comp="1178" pin="2"/><net_sink comp="1848" pin=0"/></net>

<net id="1852"><net_src comp="1848" pin="1"/><net_sink comp="1359" pin=1"/></net>

<net id="1853"><net_src comp="1848" pin="1"/><net_sink comp="1381" pin=0"/></net>

<net id="1857"><net_src comp="1479" pin="4"/><net_sink comp="1854" pin=0"/></net>

<net id="1858"><net_src comp="1854" pin="1"/><net_sink comp="1501" pin=1"/></net>

<net id="1859"><net_src comp="1854" pin="1"/><net_sink comp="1512" pin=1"/></net>

<net id="1863"><net_src comp="1492" pin="4"/><net_sink comp="1860" pin=0"/></net>

<net id="1864"><net_src comp="1860" pin="1"/><net_sink comp="1557" pin=1"/></net>

<net id="1865"><net_src comp="1860" pin="1"/><net_sink comp="1568" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: layer5_out_0_V | {5 }
	Port: loss_layer5_out_V | {8 }
	Port: const_size_in_1 | {5 }
	Port: const_size_out_1 | {5 }
	Port: w2_V | {10 }
	Port: w4_V | {9 }
 - Input state : 
	Port: myproject : fc1_input_V | {1 }
	Port: myproject : layer5_out_ground_truth_V | {1 2 }
	Port: myproject : train | {1 }
	Port: myproject : w2_V | {1 2 4 5 }
	Port: myproject : w4_V | {3 4 6 7 }
  - Chain level:
	State 1
		cache2_V : 1
	State 2
	State 3
		layer2_out_0_V : 1
		layer2_out_1_V : 1
		call_ret2 : 2
		layer3_out_0_V : 3
		layer3_out_1_V : 3
		layer4_out_0_V : 4
	State 4
	State 5
		p_Val2_1 : 1
		write_ln78 : 2
		rhs_V : 2
		ret_V : 3
		p_Result_s : 4
		p_Val2_3 : 4
		p_Result_1 : 4
		xor_ln786 : 5
		underflow : 5
		xor_ln340 : 5
		xor_ln340_1 : 5
		or_ln340 : 5
		select_ln340 : 5
		select_ln388 : 5
		p_Val2_4 : 6
	State 6
		r_V_4 : 1
		p_Result_2 : 2
		p_Val2_6 : 2
		p_Result_3 : 2
		xor_ln786_1 : 3
		underflow_1 : 3
		xor_ln340_2 : 3
		xor_ln340_3 : 3
		or_ln340_1 : 3
		select_ln340_2 : 3
		select_ln388_1 : 3
		layer5_out_grads_0_V : 4
		xor_ln785 : 1
		or_ln785 : 1
		overflow : 1
		select_ln340_5 : 1
		trunc_ln1118 : 2
		p_Result_7 : 2
		trunc_ln708_3 : 2
		p_Val2_10 : 3
		p_Result_8 : 2
		zext_ln415_1 : 3
		p_Val2_11 : 4
		tmp_14 : 5
		xor_ln416_2 : 6
		carry_3 : 6
		p_Result_9 : 5
		Range2_all_ones_2 : 2
		tmp_17 : 2
		xor_ln779_1 : 3
		xor_ln416_3 : 3
		or_ln416_1 : 6
		or_ln416 : 6
		and_ln781_1 : 6
		xor_ln785_2 : 6
		or_ln785_1 : 6
		xor_ln785_3 : 3
		overflow_1 : 6
		and_ln786_2 : 6
		and_ln786_3 : 6
		or_ln786_1 : 6
		xor_ln786_3 : 6
		underflow_3 : 6
		or_ln340_5 : 6
		or_ln340_6 : 6
		or_ln340_7 : 6
		select_ln340_6 : 6
		select_ln388_3 : 6
		select_ln340_7 : 7
	State 7
		r_V_5 : 1
		p_Result_4 : 2
		p_Val2_8 : 2
		p_Result_5 : 2
		tmp_8 : 2
		zext_ln415 : 3
		p_Val2_9 : 4
		tmp_9 : 5
		xor_ln416_1 : 6
		carry_1 : 6
		p_Result_6 : 5
		tmp_i : 2
		Range2_all_ones : 3
		tmp_2_i : 2
		Range1_all_ones : 3
		Range1_all_zeros : 3
		tmp_11 : 2
		xor_ln779 : 3
		and_ln779 : 3
		deleted_ones : 6
		and_ln786 : 7
	State 8
		write_ln93 : 1
		sext_ln1116 : 1
		mul_ln1118_2 : 2
		tmp_18 : 3
		trunc_ln708_7 : 3
		tmp_19 : 3
		tmp_20 : 3
		zext_ln415_2 : 4
		add_ln415 : 5
		tmp_21 : 6
		xor_ln416 : 7
		and_ln416 : 7
		tmp_22 : 6
		p_Result_3_i8 : 3
		icmp_ln879 : 4
		p_Result_4_i9 : 3
		icmp_ln879_1 : 4
		icmp_ln768 : 4
		tmp_23 : 3
		xor_ln779_2 : 4
		and_ln779_1 : 4
		select_ln416 : 7
		and_ln786_5 : 8
		mul_ln1118_3 : 2
		tmp_24 : 3
		trunc_ln708_9 : 3
		tmp_25 : 3
		tmp_26 : 3
		zext_ln415_3 : 4
		add_ln415_1 : 5
		tmp_27 : 6
		xor_ln416_4 : 7
		and_ln416_1 : 7
		tmp_28 : 6
		p_Result_3_1_i : 3
		icmp_ln879_2 : 4
		p_Result_4_1_i : 3
		icmp_ln879_3 : 4
		icmp_ln768_1 : 4
		tmp_29 : 3
		xor_ln779_3 : 4
		and_ln779_2 : 4
		select_ln416_1 : 7
		and_ln786_7 : 8
	State 9
		xor_ln785_4 : 1
		or_ln785_2 : 1
		and_ln785 : 1
		layer2_out_grads_0_V : 1
		shl_ln1118_1 : 2
		sext_ln1118_1 : 3
		shl_ln1118_2 : 2
		sext_ln1118_2 : 3
		add_ln1118_1 : 4
		sext_ln1193 : 5
		sub_ln1193_3 : 6
		trunc_ln708_8 : 7
		store_ln57 : 8
		xor_ln785_6 : 1
		or_ln785_3 : 1
		and_ln785_1 : 1
		layer2_out_grads_1_V : 1
		shl_ln1118_3 : 2
		sext_ln1118_4 : 3
		shl_ln1118_7 : 2
		sext_ln1118_5 : 3
		add_ln1118_3 : 4
		sext_ln1193_1 : 5
		sub_ln1193_4 : 6
		trunc_ln708_s : 7
		store_ln57 : 8
		sext_ln1118_6 : 2
		mul_ln1118 : 3
		tmp : 4
		sext_ln1118_10 : 2
		mul_ln1118_4 : 3
		tmp_2 : 4
	State 10
		sext_ln1118_8 : 1
		sext_ln1118_9 : 1
		add_ln1118 : 2
		sext_ln1193_2 : 3
		sub_ln1193 : 4
		trunc_ln708_4 : 5
		store_ln57 : 6
		sext_ln1118_11 : 1
		sext_ln1118_12 : 1
		add_ln1118_2 : 2
		sext_ln1193_3 : 3
		sub_ln1193_2 : 4
		trunc_ln708_6 : 5
		store_ln57 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                            Functional Unit                            |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------------------------------|---------|---------|---------|---------|
|          |                          select_ln340_fu_353                          |    0    |    0    |    0    |    16   |
|          |                          select_ln388_fu_361                          |    0    |    0    |    0    |    16   |
|          |                            p_Val2_4_fu_369                            |    0    |    0    |    0    |    16   |
|          |                         select_ln340_2_fu_436                         |    0    |    0    |    0    |    16   |
|          |                         select_ln388_1_fu_444                         |    0    |    0    |    0    |    16   |
|          |                      layer5_out_grads_0_V_fu_452                      |    0    |    0    |    0    |    16   |
|          |                          deleted_zeros_fu_460                         |    0    |    0    |    0    |    2    |
|          |                         select_ln340_4_fu_524                         |    0    |    0    |    0    |    16   |
|          |                         select_ln388_2_fu_531                         |    0    |    0    |    0    |    16   |
|          |                         select_ln340_5_fu_538                         |    0    |    0    |    0    |    16   |
|          |                         select_ln340_6_fu_736                         |    0    |    0    |    0    |    16   |
|  select  |                         select_ln388_3_fu_744                         |    0    |    0    |    0    |    16   |
|          |                         select_ln340_7_fu_752                         |    0    |    0    |    0    |    16   |
|          |                          deleted_ones_fu_886                          |    0    |    0    |    0    |    2    |
|          |                          select_ln416_fu_1030                         |    0    |    0    |    0    |    2    |
|          |                         select_ln416_1_fu_1170                        |    0    |    0    |    0    |    2    |
|          |                          select_ln777_fu_1184                         |    0    |    0    |    0    |    2    |
|          |                         select_ln340_8_fu_1248                        |    0    |    0    |    0    |    16   |
|          |                         select_ln388_4_fu_1255                        |    0    |    0    |    0    |    16   |
|          |                      layer2_out_grads_0_V_fu_1262                     |    0    |    0    |    0    |    16   |
|          |                         select_ln777_1_fu_1328                        |    0    |    0    |    0    |    2    |
|          |                        select_ln340_10_fu_1392                        |    0    |    0    |    0    |    16   |
|          |                         select_ln388_5_fu_1399                        |    0    |    0    |    0    |    16   |
|          |                      layer2_out_grads_1_V_fu_1406                     |    0    |    0    |    0    |    16   |
|----------|-----------------------------------------------------------------------|---------|---------|---------|---------|
|          |         grp_dense_latency_ap_fixed_ap_fixed_config4_0_0_fu_241        |    1    |  1.206  |    38   |    39   |
|   call   |        grp_dense_latency_ap_fixed_ap_fixed_config2_0_0_0_fu_249       |    1    |  1.206  |    43   |    23   |
|          | call_ret2_linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config3_s_fu_257 |    0    |    0    |    0    |    0    |
|          |  p_Val2_1_linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config5_s_fu_263 |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------|---------|---------|---------|---------|
|          |                            p_Val2_11_fu_584                           |    0    |    0    |    0    |    15   |
|          |                            p_Val2_9_fu_797                            |    0    |    0    |    0    |    16   |
|          |                            add_ln415_fu_941                           |    0    |    0    |    0    |    16   |
|    add   |                          add_ln415_1_fu_1081                          |    0    |    0    |    0    |    16   |
|          |                          add_ln1118_1_fu_1294                         |    0    |    0    |    0    |    19   |
|          |                          add_ln1118_3_fu_1438                         |    0    |    0    |    0    |    19   |
|          |                           add_ln1118_fu_1523                          |    0    |    0    |    0    |    19   |
|          |                          add_ln1118_2_fu_1579                         |    0    |    0    |    0    |    19   |
|----------|-----------------------------------------------------------------------|---------|---------|---------|---------|
|          |                              ret_V_fu_297                             |    0    |    0    |    0    |    16   |
|          |                              r_V_4_fu_380                             |    0    |    0    |    0    |    16   |
|    sub   |                          sub_ln1193_3_fu_1311                         |    0    |    0    |    0    |    21   |
|          |                          sub_ln1193_4_fu_1455                         |    0    |    0    |    0    |    21   |
|          |                           sub_ln1193_fu_1540                          |    0    |    0    |    0    |    21   |
|          |                          sub_ln1193_2_fu_1596                         |    0    |    0    |    0    |    21   |
|----------|-----------------------------------------------------------------------|---------|---------|---------|---------|
|          |                         Range2_all_ones_fu_840                        |    0    |    0    |    0    |    11   |
|          |                         Range1_all_ones_fu_855                        |    0    |    0    |    0    |    11   |
|          |                        Range1_all_zeros_fu_861                        |    0    |    0    |    0    |    11   |
|          |                           icmp_ln879_fu_984                           |    0    |    0    |    0    |    11   |
|   icmp   |                          icmp_ln879_1_fu_999                          |    0    |    0    |    0    |    11   |
|          |                           icmp_ln768_fu_1005                          |    0    |    0    |    0    |    11   |
|          |                          icmp_ln879_2_fu_1124                         |    0    |    0    |    0    |    11   |
|          |                          icmp_ln879_3_fu_1139                         |    0    |    0    |    0    |    11   |
|          |                          icmp_ln768_1_fu_1145                         |    0    |    0    |    0    |    11   |
|----------|-----------------------------------------------------------------------|---------|---------|---------|---------|
|          |                            xor_ln786_fu_323                           |    0    |    0    |    0    |    2    |
|          |                            xor_ln340_fu_335                           |    0    |    0    |    0    |    2    |
|          |                           xor_ln340_1_fu_341                          |    0    |    0    |    0    |    2    |
|          |                           xor_ln786_1_fu_406                          |    0    |    0    |    0    |    2    |
|          |                           xor_ln340_2_fu_418                          |    0    |    0    |    0    |    2    |
|          |                           xor_ln340_3_fu_424                          |    0    |    0    |    0    |    2    |
|          |                            xor_ln785_fu_469                           |    0    |    0    |    0    |    2    |
|          |                           xor_ln785_1_fu_480                          |    0    |    0    |    0    |    2    |
|          |                           xor_ln786_2_fu_496                          |    0    |    0    |    0    |    2    |
|          |                           xor_ln416_2_fu_598                          |    0    |    0    |    0    |    2    |
|          |                           xor_ln779_1_fu_634                          |    0    |    0    |    0    |    2    |
|          |                           xor_ln416_3_fu_640                          |    0    |    0    |    0    |    2    |
|          |                           xor_ln785_2_fu_664                          |    0    |    0    |    0    |    2    |
|    xor   |                           xor_ln785_3_fu_676                          |    0    |    0    |    0    |    2    |
|          |                           xor_ln786_3_fu_706                          |    0    |    0    |    0    |    2    |
|          |                           xor_ln416_1_fu_811                          |    0    |    0    |    0    |    2    |
|          |                            xor_ln779_fu_874                           |    0    |    0    |    0    |    2    |
|          |                            xor_ln416_fu_955                           |    0    |    0    |    0    |    2    |
|          |                          xor_ln779_2_fu_1018                          |    0    |    0    |    0    |    2    |
|          |                          xor_ln416_4_fu_1095                          |    0    |    0    |    0    |    2    |
|          |                          xor_ln779_3_fu_1158                          |    0    |    0    |    0    |    2    |
|          |                          xor_ln785_4_fu_1193                          |    0    |    0    |    0    |    2    |
|          |                          xor_ln785_5_fu_1204                          |    0    |    0    |    0    |    2    |
|          |                          xor_ln786_4_fu_1220                          |    0    |    0    |    0    |    2    |
|          |                          xor_ln785_6_fu_1337                          |    0    |    0    |    0    |    2    |
|          |                          xor_ln785_7_fu_1348                          |    0    |    0    |    0    |    2    |
|          |                          xor_ln786_5_fu_1364                          |    0    |    0    |    0    |    2    |
|----------|-----------------------------------------------------------------------|---------|---------|---------|---------|
|          |                            underflow_fu_329                           |    0    |    0    |    0    |    2    |
|          |                           underflow_1_fu_412                          |    0    |    0    |    0    |    2    |
|          |                            and_ln781_fu_465                           |    0    |    0    |    0    |    2    |
|          |                            overflow_fu_485                            |    0    |    0    |    0    |    2    |
|          |                           underflow_2_fu_502                          |    0    |    0    |    0    |    2    |
|          |                             carry_3_fu_604                            |    0    |    0    |    0    |    2    |
|          |                           and_ln781_1_fu_658                          |    0    |    0    |    0    |    2    |
|          |                           overflow_1_fu_682                           |    0    |    0    |    0    |    2    |
|          |                           and_ln786_2_fu_688                          |    0    |    0    |    0    |    2    |
|          |                           and_ln786_3_fu_694                          |    0    |    0    |    0    |    2    |
|          |                           underflow_3_fu_712                          |    0    |    0    |    0    |    2    |
|          |                             carry_1_fu_817                            |    0    |    0    |    0    |    2    |
|    and   |                            and_ln779_fu_880                           |    0    |    0    |    0    |    2    |
|          |                            and_ln786_fu_894                           |    0    |    0    |    0    |    2    |
|          |                            and_ln416_fu_961                           |    0    |    0    |    0    |    2    |
|          |                          and_ln779_1_fu_1024                          |    0    |    0    |    0    |    2    |
|          |                          and_ln786_5_fu_1038                          |    0    |    0    |    0    |    2    |
|          |                          and_ln416_1_fu_1101                          |    0    |    0    |    0    |    2    |
|          |                          and_ln779_2_fu_1164                          |    0    |    0    |    0    |    2    |
|          |                          and_ln786_7_fu_1178                          |    0    |    0    |    0    |    2    |
|          |                          and_ln781_2_fu_1189                          |    0    |    0    |    0    |    2    |
|          |                           and_ln785_fu_1209                           |    0    |    0    |    0    |    2    |
|          |                          and_ln786_6_fu_1226                          |    0    |    0    |    0    |    2    |
|          |                          and_ln781_3_fu_1333                          |    0    |    0    |    0    |    2    |
|          |                          and_ln785_1_fu_1353                          |    0    |    0    |    0    |    2    |
|          |                          and_ln786_8_fu_1370                          |    0    |    0    |    0    |    2    |
|----------|-----------------------------------------------------------------------|---------|---------|---------|---------|
|          |                            or_ln340_fu_347                            |    0    |    0    |    0    |    2    |
|          |                           or_ln340_1_fu_430                           |    0    |    0    |    0    |    2    |
|          |                            or_ln785_fu_475                            |    0    |    0    |    0    |    2    |
|          |                            or_ln786_fu_491                            |    0    |    0    |    0    |    2    |
|          |                           or_ln340_2_fu_507                           |    0    |    0    |    0    |    2    |
|          |                           or_ln340_3_fu_513                           |    0    |    0    |    0    |    2    |
|          |                           or_ln340_4_fu_518                           |    0    |    0    |    0    |    2    |
|          |                           or_ln416_1_fu_646                           |    0    |    0    |    0    |    2    |
|          |                            or_ln416_fu_652                            |    0    |    0    |    0    |    2    |
|          |                           or_ln785_1_fu_670                           |    0    |    0    |    0    |    2    |
|          |                           or_ln786_1_fu_700                           |    0    |    0    |    0    |    2    |
|    or    |                           or_ln340_5_fu_718                           |    0    |    0    |    0    |    2    |
|          |                           or_ln340_6_fu_724                           |    0    |    0    |    0    |    2    |
|          |                           or_ln340_7_fu_730                           |    0    |    0    |    0    |    2    |
|          |                           or_ln785_2_fu_1199                          |    0    |    0    |    0    |    2    |
|          |                           or_ln786_2_fu_1215                          |    0    |    0    |    0    |    2    |
|          |                           or_ln340_8_fu_1231                          |    0    |    0    |    0    |    2    |
|          |                           or_ln340_9_fu_1237                          |    0    |    0    |    0    |    2    |
|          |                          or_ln340_10_fu_1242                          |    0    |    0    |    0    |    2    |
|          |                           or_ln785_3_fu_1343                          |    0    |    0    |    0    |    2    |
|          |                           or_ln786_3_fu_1359                          |    0    |    0    |    0    |    2    |
|          |                          or_ln340_11_fu_1375                          |    0    |    0    |    0    |    2    |
|          |                          or_ln340_12_fu_1381                          |    0    |    0    |    0    |    2    |
|          |                          or_ln340_13_fu_1386                          |    0    |    0    |    0    |    2    |
|----------|-----------------------------------------------------------------------|---------|---------|---------|---------|
|          |                             r_V_5_fu_1613                             |    1    |    0    |    0    |    0    |
|          |                          mul_ln1118_2_fu_1626                         |    1    |    0    |    0    |    0    |
|    mul   |                          mul_ln1118_3_fu_1639                         |    1    |    0    |    0    |    0    |
|          |                           mul_ln1118_fu_1652                          |    1    |    0    |    0    |    0    |
|          |                          mul_ln1118_4_fu_1659                         |    1    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------|---------|---------|---------|---------|
|   read   |                         train_read_read_fu_140                        |    0    |    0    |    0    |    0    |
|          |                      fc1_input_V_read_read_fu_146                     |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------|---------|---------|---------|---------|
|          |                        write_ln45_write_fu_152                        |    0    |    0    |    0    |    0    |
|   write  |                        write_ln46_write_fu_160                        |    0    |    0    |    0    |    0    |
|          |                        write_ln78_write_fu_168                        |    0    |    0    |    0    |    0    |
|          |                        write_ln93_write_fu_175                        |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------|---------|---------|---------|---------|
|          |                         layer2_out_0_V_fu_270                         |    0    |    0    |    0    |    0    |
|extractvalue|                         layer2_out_1_V_fu_275                         |    0    |    0    |    0    |    0    |
|          |                         layer3_out_0_V_fu_280                         |    0    |    0    |    0    |    0    |
|          |                         layer3_out_1_V_fu_285                         |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------|---------|---------|---------|---------|
|          |                              lhs_V_fu_290                             |    0    |    0    |    0    |    0    |
|          |                              rhs_V_fu_293                             |    0    |    0    |    0    |    0    |
|          |                               r_V_fu_377                              |    0    |    0    |    0    |    0    |
|          |                            p_Val2_10_fu_568                           |    0    |    0    |    0    |    0    |
|          |                              r_V_2_fu_760                             |    0    |    0    |    0    |    0    |
|          |                           sext_ln1116_fu_900                          |    0    |    0    |    0    |    0    |
|          |                           sext_ln1118_fu_904                          |    0    |    0    |    0    |    0    |
|          |                         sext_ln1118_3_fu_1044                         |    0    |    0    |    0    |    0    |
|          |                         sext_ln1118_1_fu_1278                         |    0    |    0    |    0    |    0    |
|          |                         sext_ln1118_2_fu_1290                         |    0    |    0    |    0    |    0    |
|          |                          sext_ln1193_fu_1307                          |    0    |    0    |    0    |    0    |
|   sext   |                         sext_ln1118_4_fu_1422                         |    0    |    0    |    0    |    0    |
|          |                         sext_ln1118_5_fu_1434                         |    0    |    0    |    0    |    0    |
|          |                         sext_ln1193_1_fu_1451                         |    0    |    0    |    0    |    0    |
|          |                         sext_ln1118_6_fu_1472                         |    0    |    0    |    0    |    0    |
|          |                         sext_ln1118_7_fu_1476                         |    0    |    0    |    0    |    0    |
|          |                         sext_ln1118_10_fu_1488                        |    0    |    0    |    0    |    0    |
|          |                         sext_ln1118_8_fu_1508                         |    0    |    0    |    0    |    0    |
|          |                         sext_ln1118_9_fu_1519                         |    0    |    0    |    0    |    0    |
|          |                         sext_ln1193_2_fu_1536                         |    0    |    0    |    0    |    0    |
|          |                         sext_ln1118_11_fu_1564                        |    0    |    0    |    0    |    0    |
|          |                         sext_ln1118_12_fu_1575                        |    0    |    0    |    0    |    0    |
|          |                         sext_ln1193_3_fu_1592                         |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------|---------|---------|---------|---------|
|          |                           p_Result_s_fu_303                           |    0    |    0    |    0    |    0    |
|          |                           p_Result_1_fu_315                           |    0    |    0    |    0    |    0    |
|          |                           p_Result_2_fu_386                           |    0    |    0    |    0    |    0    |
|          |                           p_Result_3_fu_398                           |    0    |    0    |    0    |    0    |
|          |                           p_Result_7_fu_550                           |    0    |    0    |    0    |    0    |
|          |                           p_Result_8_fu_572                           |    0    |    0    |    0    |    0    |
|          |                             tmp_14_fu_590                             |    0    |    0    |    0    |    0    |
|          |                           p_Result_9_fu_610                           |    0    |    0    |    0    |    0    |
|          |                        Range2_all_ones_2_fu_618                       |    0    |    0    |    0    |    0    |
|          |                             tmp_17_fu_626                             |    0    |    0    |    0    |    0    |
|          |                           p_Result_4_fu_763                           |    0    |    0    |    0    |    0    |
|          |                           p_Result_5_fu_779                           |    0    |    0    |    0    |    0    |
|          |                              tmp_8_fu_786                             |    0    |    0    |    0    |    0    |
| bitselect|                              tmp_9_fu_803                             |    0    |    0    |    0    |    0    |
|          |                           p_Result_6_fu_823                           |    0    |    0    |    0    |    0    |
|          |                             tmp_11_fu_867                             |    0    |    0    |    0    |    0    |
|          |                             tmp_18_fu_907                             |    0    |    0    |    0    |    0    |
|          |                             tmp_19_fu_923                             |    0    |    0    |    0    |    0    |
|          |                             tmp_20_fu_930                             |    0    |    0    |    0    |    0    |
|          |                             tmp_21_fu_947                             |    0    |    0    |    0    |    0    |
|          |                             tmp_22_fu_967                             |    0    |    0    |    0    |    0    |
|          |                             tmp_23_fu_1011                            |    0    |    0    |    0    |    0    |
|          |                             tmp_24_fu_1047                            |    0    |    0    |    0    |    0    |
|          |                             tmp_25_fu_1063                            |    0    |    0    |    0    |    0    |
|          |                             tmp_26_fu_1070                            |    0    |    0    |    0    |    0    |
|          |                             tmp_27_fu_1087                            |    0    |    0    |    0    |    0    |
|          |                             tmp_28_fu_1107                            |    0    |    0    |    0    |    0    |
|          |                             tmp_29_fu_1151                            |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------|---------|---------|---------|---------|
|          |                            p_Val2_3_fu_311                            |    0    |    0    |    0    |    0    |
|   trunc  |                            p_Val2_6_fu_394                            |    0    |    0    |    0    |    0    |
|          |                          trunc_ln1118_fu_546                          |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------|---------|---------|---------|---------|
|          |                          trunc_ln708_3_fu_558                         |    0    |    0    |    0    |    0    |
|          |                            p_Val2_8_fu_770                            |    0    |    0    |    0    |    0    |
|          |                              tmp_i_fu_831                             |    0    |    0    |    0    |    0    |
|          |                             tmp_2_i_fu_846                            |    0    |    0    |    0    |    0    |
|          |                          trunc_ln708_7_fu_914                         |    0    |    0    |    0    |    0    |
|          |                          p_Result_3_i8_fu_975                         |    0    |    0    |    0    |    0    |
|          |                          p_Result_4_i9_fu_990                         |    0    |    0    |    0    |    0    |
|partselect|                         trunc_ln708_9_fu_1054                         |    0    |    0    |    0    |    0    |
|          |                         p_Result_3_1_i_fu_1115                        |    0    |    0    |    0    |    0    |
|          |                         p_Result_4_1_i_fu_1130                        |    0    |    0    |    0    |    0    |
|          |                         trunc_ln708_8_fu_1317                         |    0    |    0    |    0    |    0    |
|          |                         trunc_ln708_s_fu_1461                         |    0    |    0    |    0    |    0    |
|          |                              tmp_fu_1479                              |    0    |    0    |    0    |    0    |
|          |                             tmp_2_fu_1492                             |    0    |    0    |    0    |    0    |
|          |                         trunc_ln708_4_fu_1546                         |    0    |    0    |    0    |    0    |
|          |                         trunc_ln708_6_fu_1602                         |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------|---------|---------|---------|---------|
|          |                          zext_ln415_1_fu_580                          |    0    |    0    |    0    |    0    |
|   zext   |                           zext_ln415_fu_793                           |    0    |    0    |    0    |    0    |
|          |                          zext_ln415_2_fu_937                          |    0    |    0    |    0    |    0    |
|          |                          zext_ln415_3_fu_1077                         |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------|---------|---------|---------|---------|
|          |                          shl_ln1118_1_fu_1270                         |    0    |    0    |    0    |    0    |
|          |                          shl_ln1118_2_fu_1282                         |    0    |    0    |    0    |    0    |
|          |                          shl_ln728_1_fu_1300                          |    0    |    0    |    0    |    0    |
|          |                          shl_ln1118_3_fu_1414                         |    0    |    0    |    0    |    0    |
|          |                          shl_ln1118_7_fu_1426                         |    0    |    0    |    0    |    0    |
|bitconcatenate|                          shl_ln728_3_fu_1444                          |    0    |    0    |    0    |    0    |
|          |                             shl_ln_fu_1501                            |    0    |    0    |    0    |    0    |
|          |                          shl_ln1118_4_fu_1512                         |    0    |    0    |    0    |    0    |
|          |                            shl_ln1_fu_1529                            |    0    |    0    |    0    |    0    |
|          |                          shl_ln1118_5_fu_1557                         |    0    |    0    |    0    |    0    |
|          |                          shl_ln1118_6_fu_1568                         |    0    |    0    |    0    |    0    |
|          |                          shl_ln728_2_fu_1585                          |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                       |    7    |  2.412  |    81   |   870   |
|----------|-----------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+----+--------+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |  URAM  |
+----+--------+--------+--------+--------+
|w2_V|    1   |    0   |    0   |    0   |
|w4_V|    1   |    0   |    0   |    0   |
+----+--------+--------+--------+--------+
|Total|    2   |    0   |    0   |    0   |
+----+--------+--------+--------+--------+

* Register list:
+---------------------------------------+--------+
|                                       |   FF   |
+---------------------------------------+--------+
|        Range1_all_ones_reg_1757       |    1   |
|       Range1_all_zeros_reg_1763       |    1   |
|          add_ln415_1_reg_1820         |   16   |
|           add_ln415_reg_1780          |   16   |
|          and_ln416_1_reg_1826         |    1   |
|           and_ln416_reg_1786          |    1   |
|          and_ln786_5_reg_1808         |    1   |
|          and_ln786_7_reg_1848         |    1   |
|           and_ln786_reg_1768          |    1   |
|           cache2_V_reg_1681           |   16   |
|            carry_1_reg_1746           |    1   |
|       fc1_input_V_read_reg_1670       |   16   |
|         icmp_ln768_1_reg_1843         |    1   |
|          icmp_ln768_reg_1803          |    1   |
|         icmp_ln879_1_reg_1797         |    1   |
|         icmp_ln879_3_reg_1837         |    1   |
|        layer3_out_0_V_reg_1686        |   16   |
|        layer3_out_1_V_reg_1692        |   16   |
|      layer4_out_grads_0_V_reg_218     |   16   |
|     layer5_out_grads_0_V_reg_1714     |   16   |
|layer5_out_ground_truth_V_addr_reg_1676|    1   |
|          p_Result_4_reg_1734          |    1   |
|          p_Result_6_reg_1752          |    1   |
|           p_Val2_4_reg_1698           |   16   |
|           p_Val2_9_reg_1740           |   16   |
|        select_ln340_7_reg_1719        |   16   |
|           storemerge_reg_229          |   16   |
|            tmp_18_reg_1774            |    1   |
|            tmp_22_reg_1792            |    1   |
|            tmp_24_reg_1814            |    1   |
|            tmp_28_reg_1832            |    1   |
|             tmp_2_reg_1860            |   16   |
|              tmp_reg_1854             |   16   |
|          train_read_reg_1666          |    1   |
|          w2_V_load_1_reg_1709         |    6   |
|           w2_V_load_reg_1704          |    6   |
|          w4_V_load_1_reg_1729         |    6   |
|           w4_V_load_reg_1724          |    6   |
+---------------------------------------+--------+
|                 Total                 |   268  |
+---------------------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------------------------|------|------|------|--------||---------||---------|
|                           Comp                           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------------------------------|------|------|------|--------||---------||---------|
|                     grp_access_fu_190                    |  p0  |   2  |   1  |    2   ||    9    |
|  grp_dense_latency_ap_fixed_ap_fixed_config4_0_0_fu_241  |  p1  |   2  |  16  |   32   ||    9    |
|  grp_dense_latency_ap_fixed_ap_fixed_config4_0_0_fu_241  |  p2  |   2  |  16  |   32   ||    9    |
| grp_dense_latency_ap_fixed_ap_fixed_config2_0_0_0_fu_249 |  p1  |   2  |  16  |   32   ||    9    |
|----------------------------------------------------------|------|------|------|--------||---------||---------|
|                           Total                          |      |      |      |   98   ||  2.412  ||    36   |
|----------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    7   |    2   |   81   |   870  |    -   |
|   Memory  |    2   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    2   |    -   |   36   |    -   |
|  Register |    -   |    -   |    -   |   268  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    2   |    7   |    4   |   349  |   906  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
