/* dphy1 */
/* CAM1_RST GPIO2_B5 */
/* CAM1_PDN GPIO3_B0 */
/* CAM1_PWREN GPIO3_C5 */
&{/} {
	vcc_mipicsi0: vcc-mipicsi0-regulator {
		compatible = "regulator-fixed";
		gpio = <&gpio3 RK_PC5 GPIO_ACTIVE_HIGH>;
		pinctrl-names = "default";
		pinctrl-0 = <&mipicsi0_pwr>;
		regulator-name = "vcc_mipicsi0";
		enable-active-high;
	};
};
/* sensor1 --> csi2_dphy1 --> mipi1_csi2 --> rkcif_mipi_lvds1 */
/* rkcif_mipi_lvds1_stdif --> rkisp_vir1 */
&csi2_dphy1 {
	status = "okay";

	ports {
		#address-cells = <1>;
		#size-cells = <0>;
		port@0 {
			reg = <0>;
			#address-cells = <1>;
			#size-cells = <0>;

			mipi_in_ucam2: endpoint@2 {
				reg = <2>;
				remote-endpoint = <&ov13855_out1>;
				data-lanes = <1 2 3 4>;
			};
		};
		port@1 {
			reg = <1>;
			#address-cells = <1>;
			#size-cells = <0>;

			csidphy1_out: endpoint@0 {
				reg = <0>;
				remote-endpoint = <&mipi1_csi2_input>;
			};
		};
	};
};

&i2c5 {
    status = "okay";
	pinctrl-0 = <&i2c5m3_xfer>;

	ov138551: ov13855@10 {
        compatible = "ovti,ov13855";
        status = "okay";
        reg = <0x10>;
        clocks = <&cru CLK_MIPI_CAMERAOUT_M1>;
        clock-names = "xvclk";
        power-domains = <&power RK3576_PD_VI>;
        pinctrl-names = "default";
        pinctrl-0 = <&cam_clk1m0_clk1
					 &cam1_rst
					 &cam1_pwdn>;
        rockchip,grf = <&sys_grf>;
        reset-gpios = <&gpio2 RK_PB5 GPIO_ACTIVE_HIGH>;
        pwdn-gpios = <&gpio3 RK_PB0 GPIO_ACTIVE_HIGH>;
        avdd-supply = <&vcc_mipicsi0>;
        rockchip,camera-module-index = <0>;
        rockchip,camera-module-facing = "back";
        rockchip,camera-module-name = "CMK-OT2016-FV1";
        rockchip,camera-module-lens-name = "default";
        port {
            ov13855_out1: endpoint {
                remote-endpoint = <&mipi_in_ucam2>;
                data-lanes = <1 2 3 4>;
            };
        };
    };
};

&mipi1_csi2 {
	status = "okay";

	ports {
		#address-cells = <1>;
		#size-cells = <0>;

		port@0 {
			reg = <0>;
			#address-cells = <1>;
			#size-cells = <0>;

			mipi1_csi2_input: endpoint@1 {
				reg = <1>;
				remote-endpoint = <&csidphy1_out>;
			};
		};

		port@1 {
			reg = <1>;
			#address-cells = <1>;
			#size-cells = <0>;

			mipi1_csi2_output: endpoint@0 {
				reg = <0>;
				remote-endpoint = <&cif_mipi_in1>;
			};
		};
	};
};

&rkcif {
	status = "okay";
};

&rkcif_mipi_lvds1 {
	status = "okay";

	port {
		cif_mipi_in1: endpoint {
			remote-endpoint = <&mipi1_csi2_output>;
		};
	};
};

&rkcif_mipi_lvds1_sditf {
	status = "okay";

	port {
		mipi1_lvds_sditf: endpoint {
			remote-endpoint = <&isp_vir1>;
		};
	};
};

&rkisp_vir1 {
	status = "okay";

	port {
		#address-cells = <1>;
		#size-cells = <0>;

		isp_vir1: endpoint@0 {
			reg = <0>;
			remote-endpoint = <&mipi1_lvds_sditf>;
		};
	};
};

&rkcif_mmu {
	status = "okay";
};

&rkisp {
	status = "okay";
};

&rkisp_mmu {
	status = "okay";
};

&rkvpss {
	status = "okay";
};

&rkvpss_mmu {
	status = "okay";
};

&rkvpss_vir1 {
	status = "okay";
};

&pinctrl {
    cam1 {
		mipicsi0_pwr: mipicsi0-pwr {
			rockchip,pins =
				/* camera power en */
				<3 RK_PC5 RK_FUNC_GPIO &pcfg_pull_none>;
		};

		cam1_rst: cam1_rst {
			rockchip,pins = 
				/* camera reset */
				<2 RK_PB5 RK_FUNC_GPIO &pcfg_pull_none>;
		};

		cam1_pwdn: cam1_pwdn {
			rockchip,pins = 
				/* camera power down */
				<3 RK_PB0 RK_FUNC_GPIO &pcfg_pull_none>;
		};
    };
};