/* SPDX-License-Identifier: GPL-2.0-only */

#include <mainboard/gpio.h>
#include <soc/gpio.h>


/* Pad configuration was generated automatically using intelp2m utility */
static const struct pad_config gpio_table[] = {

	/* ------- GPIO Community 0 ------- */

	/* ------- GPIO Group GPP_B ------- */

	/* GPP_B0 - CORE_VID0 */
	/* DW0: 0x44000700, DW1: 0x0003c000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) - IGNORED */
	PAD_CFG_NF(GPP_B0, NONE, DEEP, NF1),

	/* GPP_B1 - CORE_VID1 */
	/* DW0: 0x44000700, DW1: 0x0003c000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) - IGNORED */
	PAD_CFG_NF(GPP_B1, NONE, DEEP, NF1),

	/* GPP_B2 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_B2, NONE, DEEP, OFF, ACPI),

	/* GPP_B3 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_B3, NONE, DEEP, OFF, ACPI),

	/* GPP_B4 - GPIO */
	/* DW0: 0x44000100, DW1: 0x00000000 */
	PAD_CFG_GPI_TRIG_OWN(GPP_B4, NONE, DEEP, OFF, ACPI),

	/* GPP_B5 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_B5, NONE, DEEP, OFF, ACPI),

	/* GPP_B6 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_B6, NONE, DEEP, OFF, ACPI),

	/* GPP_B7 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_B7, NONE, DEEP, OFF, ACPI),

	/* GPP_B8 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_B8, NONE, DEEP, OFF, ACPI),

	/* GPP_B9 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_B9, NONE, DEEP, OFF, ACPI),

	/* GPP_B10 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_B10, NONE, DEEP, OFF, ACPI),

	/* GPP_B11 - PMCALERT# */
	/* DW0: 0x04000702, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1) - IGNORED */
	PAD_CFG_NF(GPP_B11, NONE, RSMRST, NF1),

	/* GPP_B12 - SLP_S0# */
	/* DW0: 0x44000700, DW1: 0x0003c000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) - IGNORED */
	PAD_CFG_NF(GPP_B12, NONE, DEEP, NF1),

	/* GPP_B13 - PLTRST# */
	/* DW0: 0x44000700, DW1: 0x0003c000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) - IGNORED */
	PAD_CFG_NF(GPP_B13, NONE, DEEP, NF1),

	/* GPP_B14 - SPKR */
	/* DW0: 0x44000500, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) - IGNORED */
	PAD_CFG_NF(GPP_B14, NONE, DEEP, NF1),

	/* GPP_B15 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_B15, NONE, DEEP, OFF, ACPI),

	/* GPP_B16 - GPIO */
	/* DW0: 0x84000201, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_B16, 1, PLTRST),

	/* GPP_B17 - GPIO */
	/* DW0: 0x84000201, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_B17, 1, PLTRST),

	/* GPP_B18 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_B18, NONE, DEEP, OFF, ACPI),

	/* GPP_B19 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_B19, NONE, DEEP, OFF, ACPI),

	/* GPP_B20 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_B20, NONE, DEEP, OFF, ACPI),

	/* GPP_B21 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_B21, NONE, DEEP, OFF, ACPI),

	/* GPP_B22 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_B22, NONE, DEEP, OFF, ACPI),

	/* GPP_B23 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_B23, NONE, DEEP, OFF, ACPI),

	/* GPP_B24 - GSPI0_CLK_LOOPBK */
	/* DW0: 0x40000700, DW1: 0x00000000 */
	/* DW0: PAD_BUF(TX_RX_DISABLE) - IGNORED */
	PAD_CFG_NF(GPP_B24, NONE, DEEP, NF1),

	/* GPP_B25 - GSPI1_CLK_LOOPBK */
	/* DW0: 0x40000700, DW1: 0x00000000 */
	/* DW0: PAD_BUF(TX_RX_DISABLE) - IGNORED */
	PAD_CFG_NF(GPP_B25, NONE, DEEP, NF1),

	/* ------- GPIO Group GPP_T ------- */

	/* GPP_T0 - GPIO */
	/* DW0: 0x44000300, DW1: 0x00000000 */
	PAD_NC(GPP_T0, NONE),

	/* GPP_T1 - GPIO */
	/* DW0: 0x44000300, DW1: 0x00000000 */
	PAD_NC(GPP_T1, NONE),

	/* GPP_T2 - Reserved */
	/* DW0: 0x44000b00, DW1: 0x00001000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) - IGNORED */
	PAD_CFG_NF(GPP_T2, DN_20K, DEEP, NF2),

	/* GPP_T3 - Reserved */
	/* DW0: 0x44000b00, DW1: 0x00001000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) - IGNORED */
	PAD_CFG_NF(GPP_T3, DN_20K, DEEP, NF2),

	/* GPP_T4 - GPIO */
	/* DW0: 0x44000300, DW1: 0x00000000 */
	PAD_NC(GPP_T4, NONE),

	/* GPP_T5 - GPIO */
	/* DW0: 0x44000300, DW1: 0x00000000 */
	PAD_NC(GPP_T5, NONE),

	/* GPP_T6 - GPIO */
	/* DW0: 0x44000300, DW1: 0x00000000 */
	PAD_NC(GPP_T6, NONE),

	/* GPP_T7 - GPIO */
	/* DW0: 0x44000300, DW1: 0x00000000 */
	PAD_NC(GPP_T7, NONE),

	/* GPP_T8 - GPIO */
	/* DW0: 0x44000300, DW1: 0x00000000 */
	PAD_NC(GPP_T8, NONE),

	/* GPP_T9 - GPIO */
	/* DW0: 0x44000300, DW1: 0x00000000 */
	PAD_NC(GPP_T9, NONE),

	/* GPP_T10 - GPIO */
	/* DW0: 0x44000300, DW1: 0x00000000 */
	PAD_NC(GPP_T10, NONE),

	/* GPP_T11 - GPIO */
	/* DW0: 0x44000300, DW1: 0x00000000 */
	PAD_NC(GPP_T11, NONE),

	/* GPP_T12 - GPIO */
	/* DW0: 0x44000300, DW1: 0x00000000 */
	PAD_NC(GPP_T12, NONE),

	/* GPP_T13 - GPIO */
	/* DW0: 0x44000300, DW1: 0x00000000 */
	PAD_NC(GPP_T13, NONE),

	/* GPP_T14 - GPIO */
	/* DW0: 0x44000300, DW1: 0x00000000 */
	PAD_NC(GPP_T14, NONE),

	/* GPP_T15 - GPIO */
	/* DW0: 0x44000300, DW1: 0x00000000 */
	PAD_NC(GPP_T15, NONE),

	/* ------- GPIO Group GPP_A ------- */

	/* GPP_A0 - ESPI_IO0 */
	/* DW0: 0x44000700, DW1: 0x0003f000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) - IGNORED */
	PAD_CFG_NF(GPP_A0, UP_20K, DEEP, NF1),

	/* GPP_A1 - ESPI_IO1 */
	/* DW0: 0x44000702, DW1: 0x0003f000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1) - IGNORED */
	PAD_CFG_NF(GPP_A1, UP_20K, DEEP, NF1),

	/* GPP_A2 - ESPI_IO2 */
	/* DW0: 0x44000700, DW1: 0x0003f000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) - IGNORED */
	PAD_CFG_NF(GPP_A2, UP_20K, DEEP, NF1),

	/* GPP_A3 - ESPI_IO3 */
	/* DW0: 0x44000700, DW1: 0x0003f000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) - IGNORED */
	PAD_CFG_NF(GPP_A3, UP_20K, DEEP, NF1),

	/* GPP_A4 - ESPI_CS0# */
	/* DW0: 0x44000700, DW1: 0x0003f000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) - IGNORED */
	PAD_CFG_NF(GPP_A4, UP_20K, DEEP, NF1),

	/* GPP_A5 - ESPI_ALERT0# */
	/* DW0: 0x44000702, DW1: 0x00003000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1) - IGNORED */
	PAD_CFG_NF(GPP_A5, UP_20K, DEEP, NF1),

	/* GPP_A6 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00003000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_A6, UP_20K, DEEP, OFF, ACPI),

	/* GPP_A7 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_A7, NONE, DEEP, OFF, ACPI),

	/* GPP_A8 - GPIO */
	/* DW0: 0x84000201, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_A8, 1, PLTRST),

	/* GPP_A9 - ESPI_CLK */
	/* DW0: 0x44000700, DW1: 0x0003d000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) - IGNORED */
	PAD_CFG_NF(GPP_A9, DN_20K, DEEP, NF1),

	/* GPP_A10 - ESPI_RESET# */
	/* DW0: 0x44000700, DW1: 0x0003c000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) - IGNORED */
	PAD_CFG_NF(GPP_A10, NONE, DEEP, NF1),

	/* GPP_A11 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_A11, NONE, DEEP, OFF, ACPI),

	/* GPP_A12 - SATAXPCIE1 */
	/* DW0: 0x44000702, DW1: 0x00003000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1) - IGNORED */
	PAD_CFG_NF(GPP_A12, UP_20K, DEEP, NF1),

	/* GPP_A13 - GPIO */
	/* DW0: 0x84000201, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_A13, 1, PLTRST),

	/* GPP_A14 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_A14, NONE, DEEP, OFF, ACPI),

	/* GPP_A15 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_A15, NONE, DEEP, OFF, ACPI),

	/* GPP_A16 - USB_OC3# */
	/* DW0: 0x44000702, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1) - IGNORED */
	PAD_CFG_NF(GPP_A16, NONE, DEEP, NF1),

	/* GPP_A17 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_A17, NONE, DEEP, OFF, ACPI),

	/* GPP_A18 - DDSP_HPDB */
	/* DW0: 0x44000500, DW1: 0x00024000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) - IGNORED */
	PAD_CFG_NF(GPP_A18, NONE, DEEP, NF1),

	/* GPP_A19 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_A19, NONE, DEEP, OFF, ACPI),

	/* GPP_A20 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_A20, NONE, DEEP, OFF, ACPI),

	/* GPP_A21 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_A21, NONE, DEEP, OFF, ACPI),

	/* GPP_A22 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_A22, NONE, DEEP, OFF, ACPI),

	/* GPP_A23 - ESPI_CS1# */
	/* DW0: 0x44000700, DW1: 0x00003000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) - IGNORED */
	PAD_CFG_NF(GPP_A23, UP_20K, DEEP, NF1),

	/* GPP_ESPI_CLK_LOOPBK - GPP_ESPI_CLK_LOOPBK */
	/* DW0: 0x40000700, DW1: 0x00000000 */
	/* DW0: PAD_BUF(TX_RX_DISABLE) - IGNORED */
	PAD_CFG_NF(GPP_ESPI_CLK_LOOPBK, NONE, DEEP, NF1),

	/* ------- GPIO Community 1 ------- */

	/* ------- GPIO Group GPP_S ------- */

	/* GPP_S0 - GPIO */
	/* DW0: 0x44000100, DW1: 0x01800000 */
	PAD_CFG_GPI_TRIG_OWN(GPP_S0, NONE, DEEP, OFF, ACPI),

	/* GPP_S1 - GPIO */
	/* DW0: 0x44000100, DW1: 0x01800000 */
	PAD_CFG_GPI_TRIG_OWN(GPP_S1, NONE, DEEP, OFF, ACPI),

	/* GPP_S2 - GPIO */
	/* DW0: 0x44000100, DW1: 0x01800000 */
	PAD_CFG_GPI_TRIG_OWN(GPP_S2, NONE, DEEP, OFF, ACPI),

	/* GPP_S3 - GPIO */
	/* DW0: 0x44000100, DW1: 0x01800000 */
	PAD_CFG_GPI_TRIG_OWN(GPP_S3, NONE, DEEP, OFF, ACPI),

	/* GPP_S4 - GPIO */
	/* DW0: 0x44000100, DW1: 0x01800000 */
	PAD_CFG_GPI_TRIG_OWN(GPP_S4, NONE, DEEP, OFF, ACPI),

	/* GPP_S5 - GPIO */
	/* DW0: 0x44000100, DW1: 0x01800000 */
	PAD_CFG_GPI_TRIG_OWN(GPP_S5, NONE, DEEP, OFF, ACPI),

	/* GPP_S6 - GPIO */
	/* DW0: 0x44000100, DW1: 0x01800000 */
	PAD_CFG_GPI_TRIG_OWN(GPP_S6, NONE, DEEP, OFF, ACPI),

	/* GPP_S7 - GPIO */
	/* DW0: 0x44000100, DW1: 0x01800000 */
	PAD_CFG_GPI_TRIG_OWN(GPP_S7, NONE, DEEP, OFF, ACPI),

	/* ------- GPIO Group GPP_H ------- */

	/* GPP_H0 - GPIO */
	/* DW0: 0x84000201, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_H0, 1, PLTRST),

	/* GPP_H1 - GPIO */
	/* DW0: 0x84000201, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_H1, 1, PLTRST),

	/* GPP_H2 - GPIO */
	/* DW0: 0x84000201, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_H2, 1, PLTRST),

	/* GPP_H3 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_H3, NONE, DEEP, OFF, ACPI),

	/* GPP_H4 - I2C0_SDA */
	/* DW0: 0x44000502, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1) - IGNORED */
	PAD_CFG_NF(GPP_H4, NONE, DEEP, NF1),

	/* GPP_H5 - I2C0_SCL */
	/* DW0: 0x44000502, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1) - IGNORED */
	PAD_CFG_NF(GPP_H5, NONE, DEEP, NF1),

	/* GPP_H6 - I2C1_SDA */
	/* DW0: 0x44000502, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1) - IGNORED */
	PAD_CFG_NF(GPP_H6, NONE, DEEP, NF1),

	/* GPP_H7 - I2C1_SCL */
	/* DW0: 0x44000502, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1) - IGNORED */
	PAD_CFG_NF(GPP_H7, NONE, DEEP, NF1),

	/* GPP_H8 - CNV_MFUART2_RXD */
	/* DW0: 0x44000902, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1) - IGNORED */
	PAD_CFG_NF(GPP_H8, NONE, DEEP, NF2),

	/* GPP_H9 - CNV_MFUART2_TXD */
	/* DW0: 0x44000900, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) - IGNORED */
	PAD_CFG_NF(GPP_H9, NONE, DEEP, NF2),

	/* GPP_H10 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_H10, NONE, DEEP, OFF, ACPI),

	/* GPP_H11 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_H11, NONE, DEEP, OFF, ACPI),

	/* GPP_H12 - DEVSLP0B */
	/* DW0: 0x44001500, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) - IGNORED */
	PAD_CFG_NF(GPP_H12, NONE, DEEP, NF5),

	/* GPP_H13 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_H13, NONE, DEEP, OFF, ACPI),

	/* GPP_H14 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_H14, NONE, DEEP, OFF, ACPI),

	/* GPP_H15 - DDPB_CTRLCLK */
	/* DW0: 0x44000500, DW1: 0x0003c000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) - IGNORED */
	PAD_CFG_NF(GPP_H15, NONE, DEEP, NF1),

	/* GPP_H16 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_H16, NONE, DEEP, OFF, ACPI),

	/* GPP_H17 - DDPB_CTRLDATA */
	/* DW0: 0x44000502, DW1: 0x0003c000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1) - IGNORED */
	PAD_CFG_NF(GPP_H17, NONE, DEEP, NF1),

	/* GPP_H18 - PROC_C10_GATE# */
	/* DW0: 0x44000700, DW1: 0x0003c000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) - IGNORED */
	PAD_CFG_NF(GPP_H18, NONE, DEEP, NF1),

	/* GPP_H19 - SRCCLKREQ4# */
	/* DW0: 0x44000702, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1) - IGNORED */
	PAD_CFG_NF(GPP_H19, NONE, DEEP, NF1),

	/* GPP_H20 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_H20, NONE, DEEP, OFF, ACPI),

	/* GPP_H21 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_H21, NONE, DEEP, OFF, ACPI),

	/* GPP_H22 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_H22, NONE, DEEP, OFF, ACPI),

	/* GPP_H23 - SRCCLKREQ5# */
	/* DW0: 0x44000b02, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1) - IGNORED */
	PAD_CFG_NF(GPP_H23, NONE, DEEP, NF2),

	/* ------- GPIO Group GPP_D ------- */

	/* GPP_D0 - GPIO */
	/* DW0: 0x44000201, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_D0, 1, DEEP),

	/* GPP_D1 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_D1, NONE, DEEP, OFF, ACPI),

	/* GPP_D2 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_D2, 0, DEEP),

	/* GPP_D3 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_D3, NONE, DEEP, OFF, ACPI),

	/* GPP_D4 - GPIO */
	/* DW0: 0x44000201, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_D4, 1, DEEP),

	/* GPP_D5 - SRCCLKREQ0# */
	/* DW0: 0x44000502, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1) - IGNORED */
	PAD_CFG_NF(GPP_D5, NONE, DEEP, NF1),

	/* GPP_D6 - GPIO */
	/* DW0: 0x44000201, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_D6, 1, DEEP),

	/* GPP_D7 - SRCCLKREQ2# */
	/* DW0: 0x44000702, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1) - IGNORED */
	PAD_CFG_NF(GPP_D7, NONE, DEEP, NF1),

	/* GPP_D8 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_D8, NONE, DEEP, OFF, ACPI),

	/* GPP_D9 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00003c00 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_D9, NATIVE, DEEP, OFF, ACPI),

	/* GPP_D10 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00003c00 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_D10, NATIVE, DEEP, OFF, ACPI),

	/* GPP_D11 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00003c00 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_D11, NATIVE, DEEP, OFF, ACPI),

	/* GPP_D12 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00003c00 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_D12, NATIVE, DEEP, OFF, ACPI),

	/* GPP_D13 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_D13, NONE, DEEP, OFF, ACPI),

	/* GPP_D14 - GPIO */
	/* DW0: 0x84000201, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_D14, 1, PLTRST),

	/* GPP_D15 - GPIO */
	/* DW0: 0x44000201, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_D15, 1, DEEP),

	/* GPP_D16 - GPIO */
	/* DW0: 0x44000201, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_D16, 1, DEEP),

	/* GPP_D17 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_D17, NONE, DEEP, OFF, ACPI),

	/* GPP_D18 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_D18, NONE, DEEP, OFF, ACPI),

	/* GPP_D19 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_D19, NONE, DEEP, OFF, ACPI),

	/* GPP_GSPI2_CLK_LOOPBK - GPP_GSPI2_CLK_LOOPBK */
	/* DW0: 0x40000700, DW1: 0x00000000 */
	/* DW0: PAD_BUF(TX_RX_DISABLE) - IGNORED */
	PAD_CFG_NF(GPP_GSPI2_CLK_LOOPBK, NONE, DEEP, NF1),

	/* ------- GPIO Group RESERVED ------- */

	/* GPP_CPU_RSVD_1 - GPIO */
	/* DW0: 0x44000300, DW1: 0x00000000 */
	PAD_NC(GPP_CPU_RSVD_1, NONE),

	/* GPP_CPU_RSVD_2 - GPIO */
	/* DW0: 0x44000300, DW1: 0x00000000 */
	PAD_NC(GPP_CPU_RSVD_2, NONE),

	/* GPP_CPU_RSVD_3 - GPIO */
	/* DW0: 0x44000300, DW1: 0x00000000 */
	PAD_NC(GPP_CPU_RSVD_3, NONE),

	/* GPP_CPU_RSVD_4 - GPIO */
	/* DW0: 0x44000300, DW1: 0x00000000 */
	PAD_NC(GPP_CPU_RSVD_4, NONE),

	/* GPP_CPU_RSVD_5 - GPIO */
	/* DW0: 0x44000300, DW1: 0x00000000 */
	PAD_NC(GPP_CPU_RSVD_5, NONE),

	/* GPP_CPU_RSVD_6 - GPIO */
	/* DW0: 0x44000300, DW1: 0x00000000 */
	PAD_NC(GPP_CPU_RSVD_6, NONE),

	/* GPP_CPU_RSVD_7 - GPIO */
	/* DW0: 0x44000300, DW1: 0x00000000 */
	PAD_NC(GPP_CPU_RSVD_7, NONE),

	/* GPP_CPU_RSVD_8 - GPIO */
	/* DW0: 0x44000300, DW1: 0x00000000 */
	PAD_NC(GPP_CPU_RSVD_8, NONE),

	/* GPP_CPU_RSVD_9 - GPIO */
	/* DW0: 0x44000300, DW1: 0x00000000 */
	PAD_NC(GPP_CPU_RSVD_9, NONE),

	/* GPP_CPU_RSVD_10 - GPIO */
	/* DW0: 0x44000300, DW1: 0x00000000 */
	PAD_NC(GPP_CPU_RSVD_10, NONE),

	/* GPP_CPU_RSVD_11 - GPIO */
	/* DW0: 0x44000300, DW1: 0x00000000 */
	PAD_NC(GPP_CPU_RSVD_11, NONE),

	/* GPP_CPU_RSVD_12 - GPIO */
	/* DW0: 0x44000300, DW1: 0x00000000 */
	PAD_NC(GPP_CPU_RSVD_12, NONE),

	/* GPP_CPU_RSVD_13 - GPIO */
	/* DW0: 0x44000300, DW1: 0x00000000 */
	PAD_NC(GPP_CPU_RSVD_13, NONE),

	/* GPP_CPU_RSVD_14 - GPIO */
	/* DW0: 0x44000300, DW1: 0x00000000 */
	PAD_NC(GPP_CPU_RSVD_14, NONE),

	/* GPP_CPU_RSVD_15 - GPIO */
	/* DW0: 0x44000300, DW1: 0x00000000 */
	PAD_NC(GPP_CPU_RSVD_15, NONE),

	/* GPP_CPU_RSVD_16 - GPIO */
	/* DW0: 0x44000300, DW1: 0x00000000 */
	PAD_NC(GPP_CPU_RSVD_16, NONE),

	/* GPP_CPU_RSVD_17 - GPIO */
	/* DW0: 0x44000300, DW1: 0x00000000 */
	PAD_NC(GPP_CPU_RSVD_17, NONE),

	/* GPP_CPU_RSVD_18 - GPIO */
	/* DW0: 0x44000300, DW1: 0x00000000 */
	PAD_NC(GPP_CPU_RSVD_18, NONE),

	/* GPP_CPU_RSVD_19 - GPIO */
	/* DW0: 0x44000300, DW1: 0x00000000 */
	PAD_NC(GPP_CPU_RSVD_19, NONE),

	/* GPP_CPU_RSVD_20 - GPIO */
	/* DW0: 0x44000300, DW1: 0x00000000 */
	PAD_NC(GPP_CPU_RSVD_20, NONE),

	/* GPP_CPU_RSVD_21 - GPP_CPU_RSVD_21 */
	/* DW0: 0x40000700, DW1: 0x00000000 */
	/* DW0: PAD_BUF(TX_RX_DISABLE) - IGNORED */
	PAD_CFG_NF(GPP_CPU_RSVD_21, NONE, DEEP, NF1),

	/* GPP_CPU_RSVD_22 - GPP_CPU_RSVD_22 */
	/* DW0: 0x40000700, DW1: 0x00000000 */
	/* DW0: PAD_BUF(TX_RX_DISABLE) - IGNORED */
	PAD_CFG_NF(GPP_CPU_RSVD_22, NONE, DEEP, NF1),

	/* GPP_CPU_RSVD_23 - GPP_CPU_RSVD_23 */
	/* DW0: 0x40000700, DW1: 0x00000000 */
	/* DW0: PAD_BUF(TX_RX_DISABLE) - IGNORED */
	PAD_CFG_NF(GPP_CPU_RSVD_23, NONE, DEEP, NF1),

	/* GPP_CPU_RSVD_24 - GPP_CPU_RSVD_24 */
	/* DW0: 0x40000700, DW1: 0x00000000 */
	/* DW0: PAD_BUF(TX_RX_DISABLE) - IGNORED */
	PAD_CFG_NF(GPP_CPU_RSVD_24, NONE, DEEP, NF1),

	/* ------- GPIO Group vGPIO ------- */

	/* GPP_VGPIO_0 - GPIO */
	/* DW0: 0x40000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_VGPIO_0, 0, DEEP),

	/* GPP_VGPIO_4 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_VGPIO_4, NONE, DEEP, OFF, ACPI),

	/* GPP_VGPIO_5 - GPIO */
	/* DW0: 0x40000003, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPIO_BIDIRECT(GPP_VGPIO_5, 1, NONE, DEEP, LEVEL, ACPI),

	/* GPP_VGPIO_6 - GPP_VGPIO_6 */
	/* DW0: 0x40000402, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_NF(GPP_VGPIO_6, NONE, DEEP, NF1),

	/* GPP_VGPIO_7 - GPP_VGPIO_7 */
	/* DW0: 0x40000400, DW1: 0x00000000 */
	PAD_CFG_NF(GPP_VGPIO_7, NONE, DEEP, NF1),

	/* GPP_VGPIO_8 - GPP_VGPIO_8 */
	/* DW0: 0x40000400, DW1: 0x00000000 */
	PAD_CFG_NF(GPP_VGPIO_8, NONE, DEEP, NF1),

	/* GPP_VGPIO_9 - GPP_VGPIO_9 */
	/* DW0: 0x40000402, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_NF(GPP_VGPIO_9, NONE, DEEP, NF1),

	/* GPP_VGPIO_10 - GPP_VGPIO_10 */
	/* DW0: 0x40000402, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_NF(GPP_VGPIO_10, NONE, DEEP, NF1),

	/* GPP_VGPIO_11 - GPP_VGPIO_11 */
	/* DW0: 0x40000400, DW1: 0x00000000 */
	PAD_CFG_NF(GPP_VGPIO_11, NONE, DEEP, NF1),

	/* GPP_VGPIO_12 - GPP_VGPIO_12 */
	/* DW0: 0x40000400, DW1: 0x00000000 */
	PAD_CFG_NF(GPP_VGPIO_12, NONE, DEEP, NF1),

	/* GPP_VGPIO_13 - GPP_VGPIO_13 */
	/* DW0: 0x40000402, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_NF(GPP_VGPIO_13, NONE, DEEP, NF1),

	/* GPP_VGPIO_18 - GPP_VGPIO_18 */
	/* DW0: 0x40000402, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_NF(GPP_VGPIO_18, NONE, DEEP, NF1),

	/* GPP_VGPIO_19 - GPP_VGPIO_19 */
	/* DW0: 0x40000400, DW1: 0x00000000 */
	PAD_CFG_NF(GPP_VGPIO_19, NONE, DEEP, NF1),

	/* GPP_VGPIO_20 - GPP_VGPIO_20 */
	/* DW0: 0x40000400, DW1: 0x00000000 */
	PAD_CFG_NF(GPP_VGPIO_20, NONE, DEEP, NF1),

	/* GPP_VGPIO_21 - GPP_VGPIO_21 */
	/* DW0: 0x40000402, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_NF(GPP_VGPIO_21, NONE, DEEP, NF1),

	/* GPP_VGPIO_22 - GPP_VGPIO_22 */
	/* DW0: 0x40000402, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_NF(GPP_VGPIO_22, NONE, DEEP, NF1),

	/* GPP_VGPIO_23 - GPP_VGPIO_23 */
	/* DW0: 0x40000400, DW1: 0x00000000 */
	PAD_CFG_NF(GPP_VGPIO_23, NONE, DEEP, NF1),

	/* GPP_VGPIO_24 - GPP_VGPIO_24 */
	/* DW0: 0x40000400, DW1: 0x00000000 */
	PAD_CFG_NF(GPP_VGPIO_24, NONE, DEEP, NF1),

	/* GPP_VGPIO_25 - GPP_VGPIO_25 */
	/* DW0: 0x40000402, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_NF(GPP_VGPIO_25, NONE, DEEP, NF1),

	/* GPP_VGPIO_30 - GPP_VGPIO_30 */
	/* DW0: 0x40000400, DW1: 0x00000000 */
	PAD_CFG_NF(GPP_VGPIO_30, NONE, DEEP, NF1),

	/* GPP_VGPIO_31 - GPP_VGPIO_31 */
	/* DW0: 0x40000400, DW1: 0x00000000 */
	PAD_CFG_NF(GPP_VGPIO_31, NONE, DEEP, NF1),

	/* GPP_VGPIO_32 - GPP_VGPIO_32 */
	/* DW0: 0x40000400, DW1: 0x00000000 */
	PAD_CFG_NF(GPP_VGPIO_32, NONE, DEEP, NF1),

	/* GPP_VGPIO_33 - GPP_VGPIO_33 */
	/* DW0: 0x40000400, DW1: 0x00000000 */
	PAD_CFG_NF(GPP_VGPIO_33, NONE, DEEP, NF1),

	/* GPP_VGPIO_34 - GPP_VGPIO_34 */
	/* DW0: 0x40000400, DW1: 0x00000000 */
	PAD_CFG_NF(GPP_VGPIO_34, NONE, DEEP, NF1),

	/* GPP_VGPIO_35 - GPP_VGPIO_35 */
	/* DW0: 0x40000400, DW1: 0x00000000 */
	PAD_CFG_NF(GPP_VGPIO_35, NONE, DEEP, NF1),

	/* GPP_VGPIO_36 - GPP_VGPIO_36 */
	/* DW0: 0x40000400, DW1: 0x00000000 */
	PAD_CFG_NF(GPP_VGPIO_36, NONE, DEEP, NF1),

	/* GPP_VGPIO_37 - GPP_VGPIO_37 */
	/* DW0: 0x40000400, DW1: 0x00000000 */
	PAD_CFG_NF(GPP_VGPIO_37, NONE, DEEP, NF1),

	/* ------- GPIO Community 2 ------- */

	/* ------- GPIO Group GPP_GPD ------- */

	/* GPD0 - BATLOW# */
	/* DW0: 0x04000702, DW1: 0x00003000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1) - IGNORED */
	PAD_CFG_NF(GPD0, UP_20K, PWROK, NF1),

	/* GPD1 - ACPRESENT */
	/* DW0: 0x04000702, DW1: 0x00003c00 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1) - IGNORED */
	PAD_CFG_NF(GPD1, NATIVE, PWROK, NF1),

	/* GPD2 - LAN_WAKE# */
	/* DW0: 0x04000702, DW1: 0x00003c00 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1) - IGNORED */
	PAD_CFG_NF(GPD2, NATIVE, PWROK, NF1),

	/* GPD3 - PWRBTN# */
	/* DW0: 0x04000702, DW1: 0x00003000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1) - IGNORED */
	PAD_CFG_NF(GPD3, UP_20K, PWROK, NF1),

	/* GPD4 - SLP_S3# */
	/* DW0: 0x04000600, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) - IGNORED */
	PAD_CFG_NF(GPD4, NONE, PWROK, NF1),

	/* GPD5 - SLP_S4# */
	/* DW0: 0x04000600, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) - IGNORED */
	PAD_CFG_NF(GPD5, NONE, PWROK, NF1),

	/* GPD6 - SLP_A# */
	/* DW0: 0x04000600, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) - IGNORED */
	PAD_CFG_NF(GPD6, NONE, PWROK, NF1),

	/* GPD7 - GPIO */
	/* DW0: 0x04000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPD7, NONE, PWROK, OFF, ACPI),

	/* GPD8 - SUSCLK */
	/* DW0: 0x04000700, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) - IGNORED */
	PAD_CFG_NF(GPD8, NONE, PWROK, NF1),

	/* GPD9 - GPIO */
	/* DW0: 0x04000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPD9, 0, PWROK),

	/* GPD10 - SLP_S5# */
	/* DW0: 0x04000600, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) - IGNORED */
	PAD_CFG_NF(GPD10, NONE, PWROK, NF1),

	/* GPD11 - LANPHYPC */
	/* DW0: 0x04000600, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) - IGNORED */
	PAD_CFG_NF(GPD11, NONE, PWROK, NF1),

	/* GPD_INPUT3VSEL - GPD_INPUT3VSEL */
	/* DW0: 0x00000700, DW1: 0x00000000 */
	/* DW0: PAD_BUF(TX_RX_DISABLE) - IGNORED */
	PAD_CFG_NF(GPD_INPUT3VSEL, NONE, PWROK, NF1),

	/* GPD_SLP_LANB - GPD_SLP_LANB */
	/* DW0: 0x00000700, DW1: 0x00000000 */
	/* DW0: PAD_BUF(TX_RX_DISABLE) - IGNORED */
	PAD_CFG_NF(GPD_SLP_LANB, NONE, PWROK, NF1),

	/* GPD_SLP_SUSB - GPD_SLP_SUSB */
	/* DW0: 0x00000700, DW1: 0x00000000 */
	/* DW0: PAD_BUF(TX_RX_DISABLE) - IGNORED */
	PAD_CFG_NF(GPD_SLP_SUSB, NONE, PWROK, NF1),

	/* GPD_WAKEB - GPD_WAKEB */
	/* DW0: 0x00000702, DW1: 0x00000000 */
	/* DW0: PAD_BUF(TX_RX_DISABLE) | (1 << 1) - IGNORED */
	PAD_CFG_NF(GPD_WAKEB, NONE, PWROK, NF1),

	/* GPD_DRAM_RESETB - GPD_DRAM_RESETB */
	/* DW0: 0x00000700, DW1: 0x00000000 */
	/* DW0: PAD_BUF(TX_RX_DISABLE) - IGNORED */
	PAD_CFG_NF(GPD_DRAM_RESETB, NONE, PWROK, NF1),

	/* ------- GPIO Group PCIe vGPIO ------- */

	/* GPIO */

	/* GPIO */

	/* GPIO */

	/* GPIO */

	/* GPIO */

	/* GPIO */

	/* GPIO */

	/* GPIO */

	/* GPIO */

	/* GPIO */

	/* GPIO */

	/* GPIO */

	/* GPIO */

	/* GPIO */

	/* GPIO */

	/* GPIO */

	/* GPIO */

	/* GPIO */

	/* GPIO */

	/* GPIO */

	/* GPIO */

	/* GPIO */

	/* GPIO */

	/* GPIO */

	/* GPIO */

	/* GPIO */

	/* GPIO */

	/* GPIO */

	/* GPIO */

	/* GPIO */

	/* GPIO */

	/* GPIO */

	/* GPIO */

	/* GPIO */

	/* GPIO */

	/* GPIO */

	/* GPIO */

	/* GPIO */

	/* GPIO */

	/* GPIO */

	/* GPIO */

	/* GPIO */

	/* GPIO */

	/* GPIO */

	/* GPIO */

	/* GPIO */

	/* GPIO */

	/* GPIO */

	/* GPIO */

	/* GPIO */

	/* GPIO */

	/* GPIO */

	/* GPIO */

	/* GPIO */

	/* GPIO */

	/* GPIO */

	/* GPIO */

	/* GPIO */

	/* GPIO */

	/* GPIO */

	/* GPIO */

	/* GPIO */

	/* GPIO */

	/* GPIO */

	/* GPIO */

	/* GPIO */

	/* GPIO */

	/* GPIO */

	/* GPIO */

	/* GPIO */

	/* GPIO */

	/* GPIO */

	/* GPIO */

	/* GPIO */

	/* GPIO */

	/* GPIO */

	/* GPIO */

	/* GPIO */

	/* GPIO */

	/* GPIO */

	/* GPIO */

	/* GPIO */

	/* GPIO */

	/* GPIO */

	/* GPIO */

	/* GPIO */

	/* GPIO */

	/* GPIO */

	/* GPIO */

	/* GPIO */

	/* GPIO */

	/* GPIO */

	/* GPIO */

	/* GPIO */

	/* GPIO */

	/* GPIO */

	/* GPIO */

	/* GPIO */

	/* GPIO */

	/* GPIO */

	/* GPIO */

	/* GPIO */

	/* GPIO */

	/* GPIO */

	/* GPIO */

	/* GPIO */

	/* GPIO */

	/* ------- GPIO Community 4 ------- */

	/* ------- GPIO Group GPP_C ------- */

	/* GPP_C0 - SMBCLK */
	/* DW0: 0x44000502, DW1: 0x0003c000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1) - IGNORED */
	PAD_CFG_NF(GPP_C0, NONE, DEEP, NF1),

	/* GPP_C1 - SMBDATA */
	/* DW0: 0x44000502, DW1: 0x0003c000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1) - IGNORED */
	PAD_CFG_NF(GPP_C1, NONE, DEEP, NF1),

	/* GPP_C2 - GPIO */
	/* DW0: 0x84000201, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_C2, 1, PLTRST),

	/* GPP_C3 - SML0CLK */
	/* DW0: 0x44000502, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1) - IGNORED */
	PAD_CFG_NF(GPP_C3, NONE, DEEP, NF1),

	/* GPP_C4 - SML0DATA */
	/* DW0: 0x44000502, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1) - IGNORED */
	PAD_CFG_NF(GPP_C4, NONE, DEEP, NF1),

	/* GPP_C5 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_C5, NONE, DEEP, OFF, ACPI),

	/* GPP_C6 - SML1CLK */
	/* DW0: 0x44000502, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1) - IGNORED */
	PAD_CFG_NF(GPP_C6, NONE, DEEP, NF1),

	/* GPP_C7 - SML1DATA */
	/* DW0: 0x44000502, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1) - IGNORED */
	PAD_CFG_NF(GPP_C7, NONE, DEEP, NF1),

	/* GPP_C8 - GPIO */
	/* DW0: 0x44000300, DW1: 0x00000000 */
	PAD_NC(GPP_C8, NONE),

	/* GPP_C9 - GPIO */
	/* DW0: 0x44000300, DW1: 0x00000000 */
	PAD_NC(GPP_C9, NONE),

	/* GPP_C10 - GPIO */
	/* DW0: 0x44000300, DW1: 0x00000000 */
	PAD_NC(GPP_C10, NONE),

	/* GPP_C11 - GPIO */
	/* DW0: 0x44000300, DW1: 0x00000000 */
	PAD_NC(GPP_C11, NONE),

	/* GPP_C12 - GPIO */
	/* DW0: 0x44000300, DW1: 0x00000000 */
	PAD_NC(GPP_C12, NONE),

	/* GPP_C13 - GPIO */
	/* DW0: 0x44000300, DW1: 0x00000000 */
	PAD_NC(GPP_C13, NONE),

	/* GPP_C14 - GPIO */
	/* DW0: 0x44000300, DW1: 0x00000000 */
	PAD_NC(GPP_C14, NONE),

	/* GPP_C15 - GPIO */
	/* DW0: 0x44000300, DW1: 0x00000000 */
	PAD_NC(GPP_C15, NONE),

	/* GPP_C16 - GPIO */
	/* DW0: 0x44000300, DW1: 0x00000000 */
	PAD_NC(GPP_C16, NONE),

	/* GPP_C17 - GPIO */
	/* DW0: 0x44000300, DW1: 0x00000000 */
	PAD_NC(GPP_C17, NONE),

	/* GPP_C18 - GPIO */
	/* DW0: 0x44000300, DW1: 0x00000000 */
	PAD_NC(GPP_C18, NONE),

	/* GPP_C19 - GPIO */
	/* DW0: 0x44000300, DW1: 0x00000000 */
	PAD_NC(GPP_C19, NONE),

	/* GPP_C20 - GPIO */
	/* DW0: 0x44000300, DW1: 0x00000000 */
	PAD_NC(GPP_C20, NONE),

	/* GPP_C21 - GPIO */
	/* DW0: 0x44000300, DW1: 0x00000000 */
	PAD_NC(GPP_C21, NONE),

	/* GPP_C22 - GPIO */
	/* DW0: 0x44000300, DW1: 0x00000000 */
	PAD_NC(GPP_C22, NONE),

	/* GPP_C23 - GPIO */
	/* DW0: 0x44000300, DW1: 0x00000000 */
	PAD_NC(GPP_C23, NONE),

	/* ------- GPIO Group GPP_F ------- */

	/* GPP_F0 - CNV_BRI_DT */
	/* DW0: 0x44000500, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) - IGNORED */
	PAD_CFG_NF(GPP_F0, NONE, DEEP, NF1),
	

	/* GPP_F1 - CNV_BRI_RSP */
	/* DW0: 0x44000502, DW1: 0x00003000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1) - IGNORED */
	PAD_CFG_NF(GPP_F1, UP_20K, DEEP, NF1),
	

	/* GPP_F2 - CNV_RGI_DT */
	/* DW0: 0x44000500, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) - IGNORED */
	PAD_CFG_NF(GPP_F2, NONE, DEEP, NF1),

	/* GPP_F3 - CNV_RGI_RSP */
	/* DW0: 0x44000502, DW1: 0x00003000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1) - IGNORED */
	PAD_CFG_NF(GPP_F3, UP_20K, DEEP, NF1),

	/* GPP_F4 - CNV_RF_RESET# */
	/* DW0: 0x44000500, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) - IGNORED */
	PAD_CFG_NF(GPP_F4, NONE, DEEP, NF1),

	/* GPP_F5 - CRF_XTAL_CLKREQ */
	/* DW0: 0x44000d00, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) - IGNORED */
	PAD_CFG_NF(GPP_F5, NONE, DEEP, NF3),

	/* GPP_F6 - CNV_PA_BLANKING */
	/* DW0: 0x44000502, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1) - IGNORED */
	PAD_CFG_NF(GPP_F6, NONE, DEEP, NF1),

	/* GPP_F7 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_F7, NONE, DEEP, OFF, ACPI),

	/* GPP_F8 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_F8, NONE, DEEP, OFF, ACPI),

	/* GPP_F9 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_F9, NONE, DEEP, OFF, ACPI),

	/* GPP_F10 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_F10, NONE, DEEP, OFF, ACPI),

	/* GPP_F11 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_F11, NONE, DEEP, OFF, ACPI),

	/* GPP_F12 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_F12, NONE, DEEP, OFF, ACPI),

	/* GPP_F13 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_F13, NONE, DEEP, OFF, ACPI),

	/* GPP_F14 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_F14, NONE, DEEP, OFF, ACPI),

	/* GPP_F15 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_F15, NONE, DEEP, OFF, ACPI),

	/* GPP_F16 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_F16, NONE, DEEP, OFF, ACPI),

	/* GPP_F17 - GPIO */
	/* DW0: 0x84000201, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_F17, 1, PLTRST),

	/* GPP_F18 - GPIO */
	/* DW0: 0x44000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_F18, 0, DEEP),

	/* GPP_F19 - SRCCLKREQ6# */
	/* DW0: 0x44000702, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) | (1 << 1) - IGNORED */
	PAD_CFG_NF(GPP_F19, NONE, DEEP, NF1),

	/* GPP_F20 - GPIO */
	/* DW0: 0x84000201, DW1: 0x0003c000 */
	PAD_CFG_GPO(GPP_F20, 1, PLTRST),

	/* GPP_F21 - GPIO */
	/* DW0: 0x44000102, DW1: 0x0003c000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_F21, NONE, DEEP, OFF, ACPI),

	/* GPP_F22 - VNN_CTRL */
	/* DW0: 0x44000500, DW1: 0x0003c000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) - IGNORED */
	PAD_CFG_NF(GPP_F22, NONE, DEEP, NF1),

	/* GPP_F23 - V1P05_CTRL */
	/* DW0: 0x44000500, DW1: 0x0003c000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) - IGNORED */
	PAD_CFG_NF(GPP_F23, NONE, DEEP, NF1),

	/* GPP_F_CLK_LOOPBK - GPIO */
	/* DW0: 0x40000300, DW1: 0x00000000 */
	PAD_NC(GPP_F_CLK_LOOPBK, NONE),

	/* ------- GPIO Group GPP_HVCMOS ------- */

	/* GPP_L_BKLTEN - n/a */
	/* DW0: 0x40000700, DW1: 0x00000000 */
	/* DW0: PAD_BUF(TX_RX_DISABLE) - IGNORED */
	PAD_CFG_NF(GPP_L_BKLTEN, NONE, DEEP, NF1),

	/* GPP_L_BKLTCTL - n/a */
	/* DW0: 0x40000700, DW1: 0x00000000 */
	/* DW0: PAD_BUF(TX_RX_DISABLE) - IGNORED */
	PAD_CFG_NF(GPP_L_BKLTCTL, NONE, DEEP, NF1),

	/* GPP_L_VDDEN - n/a */
	/* DW0: 0x40000700, DW1: 0x00000000 */
	/* DW0: PAD_BUF(TX_RX_DISABLE) - IGNORED */
	PAD_CFG_NF(GPP_L_VDDEN, NONE, DEEP, NF1),

	/* GPP_SYS_PWROK - n/a */
	/* DW0: 0x40000702, DW1: 0x0003c000 */
	/* DW0: PAD_BUF(TX_RX_DISABLE) | (1 << 1) - IGNORED */
	PAD_CFG_NF(GPP_SYS_PWROK, NONE, DEEP, NF1),

	/* GPP_SYS_RESETB - n/a */
	/* DW0: 0x40000702, DW1: 0x0003c000 */
	/* DW0: PAD_BUF(TX_RX_DISABLE) | (1 << 1) - IGNORED */
	PAD_CFG_NF(GPP_SYS_RESETB, NONE, DEEP, NF1),

	/* GPP_MLK_RSTB - n/a */
	/* DW0: 0x40000700, DW1: 0x00000000 */
	/* DW0: PAD_BUF(TX_RX_DISABLE) - IGNORED */
	PAD_CFG_NF(GPP_MLK_RSTB, NONE, DEEP, NF1),

	/* ------- GPIO Group GPP_E ------- */

	/* GPP_E0 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_E0, NONE, DEEP, OFF, ACPI),

	/* GPP_E1 - GPIO */
	/* DW0: 0x40100102, DW1: 0x00003000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_APIC(GPP_E1, UP_20K, DEEP, LEVEL, NONE),

	/* GPP_E2 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_E2, NONE, DEEP, OFF, ACPI),

	/* GPP_E3 - GPIO */
	/* DW0: 0x84000201, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_E3, 1, PLTRST),

	/* GPP_E4 - GPIO */
	/* DW0: 0x84000200, DW1: 0x00000000 */
	PAD_CFG_GPO(GPP_E4, 0, PLTRST),

	/* GPP_E5 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_E5, NONE, DEEP, OFF, ACPI),

	/* GPP_E6 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_E6, NONE, DEEP, OFF, ACPI),

	/* GPP_E7 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_E7, NONE, DEEP, OFF, ACPI),

	/* GPP_E8 - GPIO */
	/* DW0: 0x44000100, DW1: 0x00000000 */
	PAD_CFG_GPI_TRIG_OWN(GPP_E8, NONE, DEEP, OFF, ACPI),

	/* GPP_E9 - USB_OC0# */
	/* DW0: 0x44000502, DW1: 0x00000000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1) - IGNORED */
	PAD_CFG_NF(GPP_E9, NONE, DEEP, NF1),


	/* GPP_E10 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_E10, NONE, DEEP, OFF, ACPI),


	/* GPP_E11 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_E11, NONE, DEEP, OFF, ACPI),

	/* GPP_E12 - GPIO */
	/* DW0: 0x40100102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_APIC(GPP_E12, NONE, DEEP, LEVEL, NONE),

	/* GPP_E13 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_E13, NONE, DEEP, OFF, ACPI),

	/* GPP_E14 - DDSP_HPDA */
	/* DW0: 0x44000700, DW1: 0x00024000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE) - IGNORED */
	PAD_CFG_NF(GPP_E14, NONE, DEEP, NF1),

	/* GPP_E15 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_E15, NONE, DEEP, OFF, ACPI),

	/* GPP_E16 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_E16, NONE, DEEP, OFF, ACPI),

	/* GPP_E17 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_E17, NONE, DEEP, OFF, ACPI),

	/* GPP_E18 - GPIO */
	/* DW0: 0x44000300, DW1: 0x00003c00 */
	PAD_NC(GPP_E18, NATIVE),

	/* GPP_E19 - GPIO */
	/* DW0: 0x44000300, DW1: 0x00003c00 */
	PAD_NC(GPP_E19, NATIVE),

	/* GPP_E20 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00003c00 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_E20, NATIVE, DEEP, OFF, ACPI),

	/* GPP_E21 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00003c00 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_E21, NATIVE, DEEP, OFF, ACPI),

	/* GPP_E22 - GPIO */
	/* DW0: 0x44000100, DW1: 0x00001000 */
	PAD_CFG_GPI_TRIG_OWN(GPP_E22, DN_20K, DEEP, OFF, ACPI),

	/* GPP_E23 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_E23, NONE, DEEP, OFF, ACPI),

	/* GPP_E_CLK_LOOPBK - GPIO */
	/* DW0: 0x40000300, DW1: 0x00000000 */
	PAD_NC(GPP_E_CLK_LOOPBK, NONE),

	/* ------- GPIO Community 5 ------- */

	/* ------- GPIO Group GPP_R ------- */

	/* GPP_R0 - HDA_BCLK */
	/* DW0: 0x44000500, DW1: 0x0003c000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) - IGNORED */
	PAD_CFG_NF(GPP_R0, NONE, DEEP, NF1),

	/* GPP_R1 - HDA_SYNC */
	/* DW0: 0x44000500, DW1: 0x0003fc00 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) - IGNORED */
	PAD_CFG_NF(GPP_R1, NATIVE, DEEP, NF1),

	/* GPP_R2 - HDA_SDO */
	/* DW0: 0x44000500, DW1: 0x0003fc00 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) - IGNORED */
	PAD_CFG_NF(GPP_R2, NATIVE, DEEP, NF1),

	/* GPP_R3 - HDA_SDI0 */
	/* DW0: 0x44000500, DW1: 0x0003fc00 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) - IGNORED */
	PAD_CFG_NF(GPP_R3, NATIVE, DEEP, NF1),

	/* GPP_R4 - HDA_RST# */
	/* DW0: 0x44000500, DW1: 0x0003c000 */
	/* DW0: PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) - IGNORED */
	PAD_CFG_NF(GPP_R4, NONE, DEEP, NF1),

	/* GPP_R5 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_R5, NONE, DEEP, OFF, ACPI),

	/* GPP_R6 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_R6, NONE, DEEP, OFF, ACPI),

	/* GPP_R7 - GPIO */
	/* DW0: 0x44000102, DW1: 0x00000000 */
	/* DW0: (1 << 1) - IGNORED */
	PAD_CFG_GPI_TRIG_OWN(GPP_R7, NONE, DEEP, OFF, ACPI),
};

void mainboard_configure_gpios(void)
{
	gpio_configure_pads(gpio_table, ARRAY_SIZE(gpio_table));
}
