<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER</name><vendor/><library/><version/><fileSets><fileSet fileSetId="STIMULUS_FILESET"><file fileid="0"><name>coreparameters.v</name><fileType>verilogSource</fileType><vendorExtensions><isIncludeFile/><requireUniquify/></vendorExtensions></file><file fileid="1"><name>..\..\..\Actel\DirectCore\COREAXI4DMACONTROLLER\2.1.102\rtl\vlog\test\coreaxi4dmacontroller_firmware_driver_model.v</name><logicalName>COREAXI4DMACONTROLLER_LIB</logicalName><fileType>verilogSource</fileType><vendorExtensions><isIncludeFile/></vendorExtensions></file><file fileid="2"><name>..\..\..\Actel\DirectCore\COREAXI4DMACONTROLLER\2.1.102\rtl\vlog\test\coreaxi4dmacontroller_application.v</name><logicalName>COREAXI4DMACONTROLLER_LIB</logicalName><fileType>verilogSource</fileType><vendorExtensions><isIncludeFile/></vendorExtensions></file><file fileid="3"><name>..\..\..\Actel\DirectCore\COREAXI4DMACONTROLLER\2.1.102\rtl\vlog\test\axi4_master.v</name><logicalName>COREAXI4DMACONTROLLER_LIB</logicalName><fileType>verilogSource</fileType></file><file fileid="4"><name>..\..\..\Actel\DirectCore\COREAXI4DMACONTROLLER\2.1.102\rtl\vlog\test\axi4_stream_master.v</name><logicalName>COREAXI4DMACONTROLLER_LIB</logicalName><fileType>verilogSource</fileType></file><file fileid="5"><name>..\..\..\Actel\DirectCore\COREAXI4DMACONTROLLER\2.1.102\rtl\vlog\test\axi4_stream_master_application.v</name><logicalName>COREAXI4DMACONTROLLER_LIB</logicalName><fileType>verilogSource</fileType><vendorExtensions><isIncludeFile/></vendorExtensions></file><file fileid="6"><name>..\..\..\Actel\DirectCore\COREAXI4DMACONTROLLER\2.1.102\rtl\vlog\test\axi4_slave_ram.v</name><logicalName>COREAXI4DMACONTROLLER_LIB</logicalName><fileType>verilogSource</fileType></file><file fileid="7"><name>..\..\..\Actel\DirectCore\COREAXI4DMACONTROLLER\2.1.102\rtl\vlog\test\axi4_to_axi4_lite_bridge.v</name><logicalName>COREAXI4DMACONTROLLER_LIB</logicalName><fileType>verilogSource</fileType></file><file fileid="8"><name>..\..\..\Actel\DirectCore\COREAXI4DMACONTROLLER\2.1.102\rtl\vlog\test\axi4_interconnect_readAddressChannel.v</name><logicalName>COREAXI4DMACONTROLLER_LIB</logicalName><fileType>verilogSource</fileType></file><file fileid="9"><name>..\..\..\Actel\DirectCore\COREAXI4DMACONTROLLER\2.1.102\rtl\vlog\test\axi4_interconnect_readDataChannel.v</name><logicalName>COREAXI4DMACONTROLLER_LIB</logicalName><fileType>verilogSource</fileType></file><file fileid="10"><name>..\..\..\Actel\DirectCore\COREAXI4DMACONTROLLER\2.1.102\rtl\vlog\test\axi4_interconnect_writeAddressChannel.v</name><logicalName>COREAXI4DMACONTROLLER_LIB</logicalName><fileType>verilogSource</fileType></file><file fileid="11"><name>..\..\..\Actel\DirectCore\COREAXI4DMACONTROLLER\2.1.102\rtl\vlog\test\axi4_interconnect_writeDataChannel.v</name><logicalName>COREAXI4DMACONTROLLER_LIB</logicalName><fileType>verilogSource</fileType></file><file fileid="12"><name>..\..\..\Actel\DirectCore\COREAXI4DMACONTROLLER\2.1.102\rtl\vlog\test\axi4_interconnect_writeResponseChannel.v</name><logicalName>COREAXI4DMACONTROLLER_LIB</logicalName><fileType>verilogSource</fileType></file><file fileid="13"><name>..\..\..\Actel\DirectCore\COREAXI4DMACONTROLLER\2.1.102\rtl\vlog\test\axi4_interconnect.v</name><logicalName>COREAXI4DMACONTROLLER_LIB</logicalName><fileType>verilogSource</fileType></file><file fileid="14"><name>rtl\vlog\test\coreaxi4dmacontroller_testbench.v</name><logicalName>COREAXI4DMACONTROLLER_LIB</logicalName><fileType>verilogSource</fileType><vendorExtensions><ModuleUnderTest>CoreAXI4DMAController_testbench</ModuleUnderTest><SimulationTime>-all</SimulationTime><requireUniquify/></vendorExtensions></file></fileSet><fileSet fileSetId="HDL_FILESET"><file fileid="15"><name>rtl\vlog\core\coreaxi4dmacontroller_axi4_master_ctrl.v</name><userFileType>Verilog</userFileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="16"><name>rtl\vlog\core\coreaxi4dmacontroller_axi4_stream_slave_ctrl.v</name><userFileType>Verilog</userFileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="17"><name>rtl\vlog\core\coreaxi4dmacontroller_axi4_lite_slave_ctrl.v</name><userFileType>Verilog</userFileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="18"><name>rtl\vlog\core\coreaxi4dmacontroller_ram_1k20_wrapper.v</name><userFileType>Verilog</userFileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="19"><name>rtl\vlog\core\coreaxi4dmacontroller_buffer_descriptors.v</name><userFileType>Verilog</userFileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="20"><name>rtl\vlog\core\coreaxi4dmacontroller_control_registers.v</name><userFileType>Verilog</userFileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="21"><name>rtl\vlog\core\coreaxi4dmacontroller.v</name><userFileType>Verilog</userFileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="22"><name>rtl\vlog\core\coreaxi4dmacontroller_utility_functions.v</name><userFileType>Verilog</userFileType><vendorExtensions><isIncludeFile/><requireUniquify/></vendorExtensions></file><file fileid="23"><name>rtl\vlog\core\coreaxi4dmacontroller_cache.v</name><userFileType>Verilog</userFileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="24"><name>rtl\vlog\core\coreaxi4dmacontroller_dma_arbiter.v</name><userFileType>Verilog</userFileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="25"><name>rtl\vlog\core\coreaxi4dmacontroller_dma_controller.v</name><userFileType>Verilog</userFileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="26"><name>rtl\vlog\core\coreaxi4dmacontroller_dma_start_ctrl.v</name><userFileType>Verilog</userFileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="27"><name>rtl\vlog\core\coreaxi4dmacontroller_dma_tran_ctrl.v</name><userFileType>Verilog</userFileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="28"><name>rtl\vlog\core\coreaxi4dmacontroller_dscrptr_src_mux.v</name><userFileType>Verilog</userFileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="29"><name>rtl\vlog\core\coreaxi4dmacontroller_ext_dscrptr_fetch_fsm.v</name><userFileType>Verilog</userFileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="30"><name>rtl\vlog\core\coreaxi4dmacontroller_fixed_priority_arbiter.v</name><userFileType>Verilog</userFileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="31"><name>rtl\vlog\core\coreaxi4dmacontroller_int_controller.v</name><userFileType>Verilog</userFileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="32"><name>rtl\vlog\core\coreaxi4dmacontroller_int_x_ctrl.v</name><userFileType>Verilog</userFileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="33"><name>rtl\vlog\core\coreaxi4dmacontroller_int_error_ctrl_fsm.v</name><userFileType>Verilog</userFileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="34"><name>rtl\vlog\core\coreaxi4dmacontroller_int_ext_dscrptr_cache.v</name><userFileType>Verilog</userFileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="35"><name>rtl\vlog\core\coreaxi4dmacontroller_int_status_mux.v</name><userFileType>Verilog</userFileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="36"><name>rtl\vlog\core\coreaxi4dmacontroller_rd_tran_ctrl.v</name><userFileType>Verilog</userFileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="37"><name>rtl\vlog\core\coreaxi4dmacontroller_rd_tran_queue.v</name><userFileType>Verilog</userFileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="38"><name>rtl\vlog\core\coreaxi4dmacontroller_round_robin_arbiter.v</name><userFileType>Verilog</userFileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="39"><name>rtl\vlog\core\coreaxi4dmacontroller_ctrl_if_mux_cdc.v</name><userFileType>Verilog</userFileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="40"><name>rtl\vlog\core\coreaxi4dmacontroller_round_robin_arbiter_w_ack.v</name><userFileType>Verilog</userFileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="41"><name>rtl\vlog\core\coreaxi4dmacontroller_trans_ack.v</name><userFileType>Verilog</userFileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="42"><name>rtl\vlog\core\coreaxi4dmacontroller_wr_tran_ctrl.v</name><userFileType>Verilog</userFileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="43"><name>rtl\vlog\core\coreaxi4dmacontroller_wr_tran_queue.v</name><userFileType>Verilog</userFileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="44"><name>rtl\vlog\core\CoreAXI4DMAController_int_0_ControllerFIFO.v</name><userFileType>Verilog</userFileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="45"><name>rtl\vlog\core\CoreAXI4DMAController_int_1_ControllerFIFO.v</name><userFileType>Verilog</userFileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="46"><name>rtl\vlog\core\CoreAXI4DMAController_int_2_ControllerFIFO.v</name><userFileType>Verilog</userFileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="47"><name>rtl\vlog\core\CoreAXI4DMAController_int_3_ControllerFIFO.v</name><userFileType>Verilog</userFileType><vendorExtensions><requireUniquify/></vendorExtensions></file></fileSet></fileSets><hwModel><views><view><fileSetRef>STIMULUS_FILESET</fileSetRef><name>SIMULATION</name></view><view><fileSetRef>HDL_FILESET</fileSetRef><name>HDL</name></view></views></hwModel></Component>