#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Thu Dec 18 13:28:08 2014
# Process ID: 3816
# Log file: C:/Users/sinan/verilog/ultrasonic/planAhead_run_1/planAhead.log
# Journal file: C:/Users/sinan/verilog/ultrasonic/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui
source C:/Users/sinan/verilog/ultrasonic/pa.fromHdl.tcl
update_compile_order -fileset sim_1
startgroup
set_property package_pin B8 [get_ports clk]
endgroup
startgroup
set_property package_pin L14 [get_ports topsegA]
endgroup
startgroup
set_property package_pin H12 [get_ports topsegB]
endgroup
startgroup
set_property package_pin N14 [get_ports topsegC]
endgroup
startgroup
set_property package_pin N11 [get_ports topsegD]
endgroup
startgroup
set_property package_pin P12 [get_ports topsegE]
endgroup
startgroup
set_property package_pin L13 [get_ports topsegF]
endgroup
startgroup
set_property package_pin M12 [get_ports topsegG]
endgroup
startgroup
set_property package_pin K14 [get_ports topselDispA]
endgroup
startgroup
set_property package_pin M13 [get_ports topselDispA]
endgroup
startgroup
set_property package_pin K14 [get_ports topselDispA]
endgroup
startgroup
set_property package_pin M13 [get_ports topselDispB]
endgroup
startgroup
set_property package_pin J12 [get_ports topselDispC]
endgroup
startgroup
set_property package_pin F12 [get_ports topselDispD]
endgroup
startgroup
set_property package_pin A9 [get_ports pulse_pin]
endgroup
startgroup
set_property package_pin B9 [get_ports Trigger_pin]
endgroup
save_constraints
