\hypertarget{structUSART__InitTypeDef}{}\doxysection{U\+S\+A\+R\+T\+\_\+\+Init\+Type\+Def结构体 参考}
\label{structUSART__InitTypeDef}\index{USART\_InitTypeDef@{USART\_InitTypeDef}}


U\+S\+A\+RT Init Structure definition  




{\ttfamily \#include $<$stm32f4xx\+\_\+hal\+\_\+usart.\+h$>$}

\doxysubsection*{成员变量}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \mbox{\hyperlink{structUSART__InitTypeDef_aaad609733f3fd8146c8745e953a91b2a}{Baud\+Rate}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structUSART__InitTypeDef_ae5e60b9a021fe0009588fc86c7584a5a}{Word\+Length}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structUSART__InitTypeDef_a8394ba239444e3e5fe1ada1c37cb1019}{Stop\+Bits}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structUSART__InitTypeDef_a1d60a99b8f3965f01ab23444b154ba79}{Parity}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structUSART__InitTypeDef_a0ffc93ec511ed9cf1663f6939bd3e839}{Mode}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structUSART__InitTypeDef_a83f278c9d173d3cd021644692bf3c435}{C\+L\+K\+Polarity}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structUSART__InitTypeDef_aba7183911cbc41063270dab182de768f}{C\+L\+K\+Phase}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structUSART__InitTypeDef_abf58d9d3c7c5f08ad9624410d22d04c8}{C\+L\+K\+Last\+Bit}}
\end{DoxyCompactItemize}


\doxysubsection{详细描述}
U\+S\+A\+RT Init Structure definition 

在文件 stm32f4xx\+\_\+hal\+\_\+usart.\+h 第 47 行定义.



\doxysubsection{结构体成员变量说明}
\mbox{\Hypertarget{structUSART__InitTypeDef_aaad609733f3fd8146c8745e953a91b2a}\label{structUSART__InitTypeDef_aaad609733f3fd8146c8745e953a91b2a}} 
\index{USART\_InitTypeDef@{USART\_InitTypeDef}!BaudRate@{BaudRate}}
\index{BaudRate@{BaudRate}!USART\_InitTypeDef@{USART\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{BaudRate}{BaudRate}}
{\footnotesize\ttfamily uint32\+\_\+t Baud\+Rate}

This member configures the Usart communication baud rate. The baud rate is computed using the following formula\+:
\begin{DoxyItemize}
\item Integer\+Divider = ((P\+C\+L\+Kx) / (8 $\ast$ (husart-\/$>$Init.\+Baud\+Rate)))
\item Fractional\+Divider = ((Integer\+Divider -\/ ((uint32\+\_\+t) Integer\+Divider)) $\ast$ 8) + 0.\+5 
\end{DoxyItemize}

在文件 stm32f4xx\+\_\+hal\+\_\+usart.\+h 第 49 行定义.

\mbox{\Hypertarget{structUSART__InitTypeDef_abf58d9d3c7c5f08ad9624410d22d04c8}\label{structUSART__InitTypeDef_abf58d9d3c7c5f08ad9624410d22d04c8}} 
\index{USART\_InitTypeDef@{USART\_InitTypeDef}!CLKLastBit@{CLKLastBit}}
\index{CLKLastBit@{CLKLastBit}!USART\_InitTypeDef@{USART\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{CLKLastBit}{CLKLastBit}}
{\footnotesize\ttfamily uint32\+\_\+t C\+L\+K\+Last\+Bit}

Specifies whether the clock pulse corresponding to the last transmitted data bit (M\+SB) has to be output on the S\+C\+LK pin in synchronous mode. This parameter can be a value of \mbox{\hyperlink{group__USART__Last__Bit}{U\+S\+A\+RT Last Bit}} 

在文件 stm32f4xx\+\_\+hal\+\_\+usart.\+h 第 76 行定义.

\mbox{\Hypertarget{structUSART__InitTypeDef_aba7183911cbc41063270dab182de768f}\label{structUSART__InitTypeDef_aba7183911cbc41063270dab182de768f}} 
\index{USART\_InitTypeDef@{USART\_InitTypeDef}!CLKPhase@{CLKPhase}}
\index{CLKPhase@{CLKPhase}!USART\_InitTypeDef@{USART\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{CLKPhase}{CLKPhase}}
{\footnotesize\ttfamily uint32\+\_\+t C\+L\+K\+Phase}

Specifies the clock transition on which the bit capture is made. This parameter can be a value of \mbox{\hyperlink{group__USART__Clock__Phase}{U\+S\+A\+RT Clock Phase}} 

在文件 stm32f4xx\+\_\+hal\+\_\+usart.\+h 第 73 行定义.

\mbox{\Hypertarget{structUSART__InitTypeDef_a83f278c9d173d3cd021644692bf3c435}\label{structUSART__InitTypeDef_a83f278c9d173d3cd021644692bf3c435}} 
\index{USART\_InitTypeDef@{USART\_InitTypeDef}!CLKPolarity@{CLKPolarity}}
\index{CLKPolarity@{CLKPolarity}!USART\_InitTypeDef@{USART\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{CLKPolarity}{CLKPolarity}}
{\footnotesize\ttfamily uint32\+\_\+t C\+L\+K\+Polarity}

Specifies the steady state of the serial clock. This parameter can be a value of \mbox{\hyperlink{group__USART__Clock__Polarity}{U\+S\+A\+RT Clock Polarity}} 

在文件 stm32f4xx\+\_\+hal\+\_\+usart.\+h 第 70 行定义.

\mbox{\Hypertarget{structUSART__InitTypeDef_a0ffc93ec511ed9cf1663f6939bd3e839}\label{structUSART__InitTypeDef_a0ffc93ec511ed9cf1663f6939bd3e839}} 
\index{USART\_InitTypeDef@{USART\_InitTypeDef}!Mode@{Mode}}
\index{Mode@{Mode}!USART\_InitTypeDef@{USART\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{Mode}{Mode}}
{\footnotesize\ttfamily uint32\+\_\+t Mode}

Specifies whether the Receive or Transmit mode is enabled or disabled. This parameter can be a value of \mbox{\hyperlink{group__USART__Mode}{U\+S\+A\+RT Mode}} 

在文件 stm32f4xx\+\_\+hal\+\_\+usart.\+h 第 67 行定义.

\mbox{\Hypertarget{structUSART__InitTypeDef_a1d60a99b8f3965f01ab23444b154ba79}\label{structUSART__InitTypeDef_a1d60a99b8f3965f01ab23444b154ba79}} 
\index{USART\_InitTypeDef@{USART\_InitTypeDef}!Parity@{Parity}}
\index{Parity@{Parity}!USART\_InitTypeDef@{USART\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{Parity}{Parity}}
{\footnotesize\ttfamily uint32\+\_\+t Parity}

Specifies the parity mode. This parameter can be a value of \mbox{\hyperlink{group__USART__Parity}{U\+S\+A\+RT Parity}} \begin{DoxyNote}{注解}
When parity is enabled, the computed parity is inserted at the M\+SB position of the transmitted data (9th bit when the word length is set to 9 data bits; 8th bit when the word length is set to 8 data bits). 
\end{DoxyNote}


在文件 stm32f4xx\+\_\+hal\+\_\+usart.\+h 第 60 行定义.

\mbox{\Hypertarget{structUSART__InitTypeDef_a8394ba239444e3e5fe1ada1c37cb1019}\label{structUSART__InitTypeDef_a8394ba239444e3e5fe1ada1c37cb1019}} 
\index{USART\_InitTypeDef@{USART\_InitTypeDef}!StopBits@{StopBits}}
\index{StopBits@{StopBits}!USART\_InitTypeDef@{USART\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{StopBits}{StopBits}}
{\footnotesize\ttfamily uint32\+\_\+t Stop\+Bits}

Specifies the number of stop bits transmitted. This parameter can be a value of \mbox{\hyperlink{group__USART__Stop__Bits}{U\+S\+A\+RT Number of Stop Bits}} 

在文件 stm32f4xx\+\_\+hal\+\_\+usart.\+h 第 57 行定义.

\mbox{\Hypertarget{structUSART__InitTypeDef_ae5e60b9a021fe0009588fc86c7584a5a}\label{structUSART__InitTypeDef_ae5e60b9a021fe0009588fc86c7584a5a}} 
\index{USART\_InitTypeDef@{USART\_InitTypeDef}!WordLength@{WordLength}}
\index{WordLength@{WordLength}!USART\_InitTypeDef@{USART\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{WordLength}{WordLength}}
{\footnotesize\ttfamily uint32\+\_\+t Word\+Length}

Specifies the number of data bits transmitted or received in a frame. This parameter can be a value of \mbox{\hyperlink{group__USART__Word__Length}{U\+S\+A\+RT Word Length}} 

在文件 stm32f4xx\+\_\+hal\+\_\+usart.\+h 第 54 行定义.



该结构体的文档由以下文件生成\+:\begin{DoxyCompactItemize}
\item 
inc/\mbox{\hyperlink{stm32f4xx__hal__usart_8h}{stm32f4xx\+\_\+hal\+\_\+usart.\+h}}\end{DoxyCompactItemize}
