{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Full Version " "Info: Version 8.0 Build 215 05/29/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 29 17:16:20 2013 " "Info: Processing started: Sat Jun 29 17:16:20 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TMTC_FPGA -c TMTC_FPGA " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off TMTC_FPGA -c TMTC_FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TMTC_FPGA.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file TMTC_FPGA.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TMTC_FPGA " "Info: Found entity 1: TMTC_FPGA" {  } { { "TMTC_FPGA.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/TMTC_FPGA.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpll0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file altpll0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altpll0-SYN " "Info: Found design unit 1: altpll0-SYN" {  } { { "altpll0.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/altpll0.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 altpll0 " "Info: Found entity 1: altpll0" {  } { { "altpll0.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/altpll0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_counter0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter0-SYN " "Info: Found design unit 1: lpm_counter0-SYN" {  } { { "lpm_counter0.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/lpm_counter0.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter0 " "Info: Found entity 1: lpm_counter0" {  } { { "lpm_counter0.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/lpm_counter0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Div_clk.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Div_clk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Div_clk-Div_clk_architecture " "Info: Found design unit 1: Div_clk-Div_clk_architecture" {  } { { "Div_clk.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/Div_clk.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 Div_clk " "Info: Found entity 1: Div_clk" {  } { { "Div_clk.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/Div_clk.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_fifo2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_fifo2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_fifo2-SYN " "Info: Found design unit 1: lpm_fifo2-SYN" {  } { { "lpm_fifo2.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/lpm_fifo2.vhd" 57 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 lpm_fifo2 " "Info: Found entity 1: lpm_fifo2" {  } { { "lpm_fifo2.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/lpm_fifo2.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "check_rising_edge.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file check_rising_edge.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 check_rising_edge-check_rising_edge_architecture " "Info: Found design unit 1: check_rising_edge-check_rising_edge_architecture" {  } { { "check_rising_edge.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/check_rising_edge.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 check_rising_edge " "Info: Found entity 1: check_rising_edge" {  } { { "check_rising_edge.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/check_rising_edge.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPCI_INTERFACE.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file CPCI_INTERFACE.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPCI_INTERFACE-CPCI_INTERFACE_architecture " "Info: Found design unit 1: CPCI_INTERFACE-CPCI_INTERFACE_architecture" {  } { { "CPCI_INTERFACE.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/CPCI_INTERFACE.vhd" 31 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 CPCI_INTERFACE " "Info: Found entity 1: CPCI_INTERFACE" {  } { { "CPCI_INTERFACE.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/CPCI_INTERFACE.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RxFifo.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file RxFifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rxfifo-SYN " "Info: Found design unit 1: rxfifo-SYN" {  } { { "RxFifo.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/RxFifo.vhd" 59 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 RxFifo " "Info: Found entity 1: RxFifo" {  } { { "RxFifo.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/RxFifo.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DPRU_Interface.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file DPRU_Interface.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DPRU_Interface " "Info: Found entity 1: DPRU_Interface" {  } { { "DPRU_Interface.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/DPRU_Interface.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cs_rd_data.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file cs_rd_data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cs_rd_data-cs_rd_data_architecture " "Info: Found design unit 1: cs_rd_data-cs_rd_data_architecture" {  } { { "cs_rd_data.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/cs_rd_data.vhd" 31 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 cs_rd_data " "Info: Found entity 1: cs_rd_data" {  } { { "cs_rd_data.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/cs_rd_data.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen_int.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file gen_int.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gen_int-gen_int_architecture " "Info: Found design unit 1: gen_int-gen_int_architecture" {  } { { "gen_int.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/gen_int.vhd" 32 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 gen_int " "Info: Found entity 1: gen_int" {  } { { "gen_int.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/gen_int.vhd" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "TMTC_FPGA " "Info: Elaborating entity \"TMTC_FPGA\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "GND inst5 " "Warning: Block or symbol \"GND\" of instance \"inst5\" overlaps another block or symbol" {  } { { "TMTC_FPGA.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/TMTC_FPGA.bdf" { { 1632 3824 3856 1664 "inst5" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "GND inst6 " "Warning: Block or symbol \"GND\" of instance \"inst6\" overlaps another block or symbol" {  } { { "TMTC_FPGA.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/TMTC_FPGA.bdf" { { 1712 3824 3856 1744 "inst6" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "GND inst8 " "Warning: Block or symbol \"GND\" of instance \"inst8\" overlaps another block or symbol" {  } { { "TMTC_FPGA.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/TMTC_FPGA.bdf" { { 1784 3824 3856 1816 "inst8" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "GND inst10 " "Warning: Block or symbol \"GND\" of instance \"inst10\" overlaps another block or symbol" {  } { { "TMTC_FPGA.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/TMTC_FPGA.bdf" { { 1632 4096 4128 1664 "inst10" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPCI_INTERFACE CPCI_INTERFACE:inst3 " "Info: Elaborating entity \"CPCI_INTERFACE\" for hierarchy \"CPCI_INTERFACE:inst3\"" {  } { { "TMTC_FPGA.bdf" "inst3" { Schematic "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/TMTC_FPGA.bdf" { { 1920 1312 1536 2080 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cs_rd_data cs_rd_data:inst19 " "Info: Elaborating entity \"cs_rd_data\" for hierarchy \"cs_rd_data:inst19\"" {  } { { "TMTC_FPGA.bdf" "inst19" { Schematic "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/TMTC_FPGA.bdf" { { 2016 3096 3296 2208 "inst19" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74154 74154:inst11 " "Info: Elaborating entity \"74154\" for hierarchy \"74154:inst11\"" {  } { { "TMTC_FPGA.bdf" "inst11" { Schematic "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/TMTC_FPGA.bdf" { { 1216 2296 2416 1504 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "74154:inst11 " "Info: Elaborated megafunction instantiation \"74154:inst11\"" {  } { { "TMTC_FPGA.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/TMTC_FPGA.bdf" { { 1216 2296 2416 1504 "inst11" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DPRU_Interface DPRU_Interface:inst4 " "Info: Elaborating entity \"DPRU_Interface\" for hierarchy \"DPRU_Interface:inst4\"" {  } { { "TMTC_FPGA.bdf" "inst4" { Schematic "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/TMTC_FPGA.bdf" { { 2080 2656 2840 2240 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RxFifo DPRU_Interface:inst4\|RxFifo:inst2 " "Info: Elaborating entity \"RxFifo\" for hierarchy \"DPRU_Interface:inst4\|RxFifo:inst2\"" {  } { { "DPRU_Interface.bdf" "inst2" { Schematic "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/DPRU_Interface.bdf" { { 200 1048 1208 360 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo DPRU_Interface:inst4\|RxFifo:inst2\|scfifo:scfifo_component " "Info: Elaborating entity \"scfifo\" for hierarchy \"DPRU_Interface:inst4\|RxFifo:inst2\|scfifo:scfifo_component\"" {  } { { "RxFifo.vhd" "scfifo_component" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/RxFifo.vhd" 102 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "DPRU_Interface:inst4\|RxFifo:inst2\|scfifo:scfifo_component " "Info: Elaborated megafunction instantiation \"DPRU_Interface:inst4\|RxFifo:inst2\|scfifo:scfifo_component\"" {  } { { "RxFifo.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/RxFifo.vhd" 102 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DPRU_Interface:inst4\|RxFifo:inst2\|scfifo:scfifo_component " "Info: Instantiated megafunction \"DPRU_Interface:inst4\|RxFifo:inst2\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Info: Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 1240 " "Info: Parameter \"almost_full_value\" = \"1240\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8192 " "Info: Parameter \"lpm_numwords\" = \"8192\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Info: Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Info: Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info: Parameter \"lpm_width\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 13 " "Info: Parameter \"lpm_widthu\" = \"13\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Info: Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Info: Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "RxFifo.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/RxFifo.vhd" 102 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_6471.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/scfifo_6471.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_6471 " "Info: Found entity 1: scfifo_6471" {  } { { "db/scfifo_6471.tdf" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/db/scfifo_6471.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_6471 DPRU_Interface:inst4\|RxFifo:inst2\|scfifo:scfifo_component\|scfifo_6471:auto_generated " "Info: Elaborating entity \"scfifo_6471\" for hierarchy \"DPRU_Interface:inst4\|RxFifo:inst2\|scfifo:scfifo_component\|scfifo_6471:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/80/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_lj31.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_lj31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_lj31 " "Info: Found entity 1: a_dpfifo_lj31" {  } { { "db/a_dpfifo_lj31.tdf" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/db/a_dpfifo_lj31.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_lj31 DPRU_Interface:inst4\|RxFifo:inst2\|scfifo:scfifo_component\|scfifo_6471:auto_generated\|a_dpfifo_lj31:dpfifo " "Info: Elaborating entity \"a_dpfifo_lj31\" for hierarchy \"DPRU_Interface:inst4\|RxFifo:inst2\|scfifo:scfifo_component\|scfifo_6471:auto_generated\|a_dpfifo_lj31:dpfifo\"" {  } { { "db/scfifo_6471.tdf" "dpfifo" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/db/scfifo_6471.tdf" 38 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bj81.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_bj81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bj81 " "Info: Found entity 1: altsyncram_bj81" {  } { { "db/altsyncram_bj81.tdf" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/db/altsyncram_bj81.tdf" 31 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bj81 DPRU_Interface:inst4\|RxFifo:inst2\|scfifo:scfifo_component\|scfifo_6471:auto_generated\|a_dpfifo_lj31:dpfifo\|altsyncram_bj81:FIFOram " "Info: Elaborating entity \"altsyncram_bj81\" for hierarchy \"DPRU_Interface:inst4\|RxFifo:inst2\|scfifo:scfifo_component\|scfifo_6471:auto_generated\|a_dpfifo_lj31:dpfifo\|altsyncram_bj81:FIFOram\"" {  } { { "db/a_dpfifo_lj31.tdf" "FIFOram" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/db/a_dpfifo_lj31.tdf" 43 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_o37.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_o37.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_o37 " "Info: Found entity 1: decode_o37" {  } { { "db/decode_o37.tdf" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/db/decode_o37.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_o37 DPRU_Interface:inst4\|RxFifo:inst2\|scfifo:scfifo_component\|scfifo_6471:auto_generated\|a_dpfifo_lj31:dpfifo\|altsyncram_bj81:FIFOram\|decode_o37:decode2 " "Info: Elaborating entity \"decode_o37\" for hierarchy \"DPRU_Interface:inst4\|RxFifo:inst2\|scfifo:scfifo_component\|scfifo_6471:auto_generated\|a_dpfifo_lj31:dpfifo\|altsyncram_bj81:FIFOram\|decode_o37:decode2\"" {  } { { "db/altsyncram_bj81.tdf" "decode2" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/db/altsyncram_bj81.tdf" 42 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_nv7.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_nv7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_nv7 " "Info: Found entity 1: mux_nv7" {  } { { "db/mux_nv7.tdf" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/db/mux_nv7.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_nv7 DPRU_Interface:inst4\|RxFifo:inst2\|scfifo:scfifo_component\|scfifo_6471:auto_generated\|a_dpfifo_lj31:dpfifo\|altsyncram_bj81:FIFOram\|mux_nv7:mux3 " "Info: Elaborating entity \"mux_nv7\" for hierarchy \"DPRU_Interface:inst4\|RxFifo:inst2\|scfifo:scfifo_component\|scfifo_6471:auto_generated\|a_dpfifo_lj31:dpfifo\|altsyncram_bj81:FIFOram\|mux_nv7:mux3\"" {  } { { "db/altsyncram_bj81.tdf" "mux3" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/db/altsyncram_bj81.tdf" 43 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_skb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_skb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_skb " "Info: Found entity 1: cntr_skb" {  } { { "db/cntr_skb.tdf" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/db/cntr_skb.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_skb DPRU_Interface:inst4\|RxFifo:inst2\|scfifo:scfifo_component\|scfifo_6471:auto_generated\|a_dpfifo_lj31:dpfifo\|cntr_skb:rd_ptr_msb " "Info: Elaborating entity \"cntr_skb\" for hierarchy \"DPRU_Interface:inst4\|RxFifo:inst2\|scfifo:scfifo_component\|scfifo_6471:auto_generated\|a_dpfifo_lj31:dpfifo\|cntr_skb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_lj31.tdf" "rd_ptr_msb" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/db/a_dpfifo_lj31.tdf" 60 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_9l7.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_9l7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_9l7 " "Info: Found entity 1: cntr_9l7" {  } { { "db/cntr_9l7.tdf" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/db/cntr_9l7.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_9l7 DPRU_Interface:inst4\|RxFifo:inst2\|scfifo:scfifo_component\|scfifo_6471:auto_generated\|a_dpfifo_lj31:dpfifo\|cntr_9l7:usedw_counter " "Info: Elaborating entity \"cntr_9l7\" for hierarchy \"DPRU_Interface:inst4\|RxFifo:inst2\|scfifo:scfifo_component\|scfifo_6471:auto_generated\|a_dpfifo_lj31:dpfifo\|cntr_9l7:usedw_counter\"" {  } { { "db/a_dpfifo_lj31.tdf" "usedw_counter" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/db/a_dpfifo_lj31.tdf" 61 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_tkb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_tkb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_tkb " "Info: Found entity 1: cntr_tkb" {  } { { "db/cntr_tkb.tdf" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/db/cntr_tkb.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_tkb DPRU_Interface:inst4\|RxFifo:inst2\|scfifo:scfifo_component\|scfifo_6471:auto_generated\|a_dpfifo_lj31:dpfifo\|cntr_tkb:wr_ptr " "Info: Elaborating entity \"cntr_tkb\" for hierarchy \"DPRU_Interface:inst4\|RxFifo:inst2\|scfifo:scfifo_component\|scfifo_6471:auto_generated\|a_dpfifo_lj31:dpfifo\|cntr_tkb:wr_ptr\"" {  } { { "db/a_dpfifo_lj31.tdf" "wr_ptr" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/db/a_dpfifo_lj31.tdf" 62 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "PCM_JT.vhd 2 1 " "Warning: Using design file PCM_JT.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PCM_JT-PCM_JT_architecture " "Info: Found design unit 1: PCM_JT-PCM_JT_architecture" {  } { { "PCM_JT.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/PCM_JT.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 PCM_JT " "Info: Found entity 1: PCM_JT" {  } { { "PCM_JT.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/PCM_JT.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCM_JT DPRU_Interface:inst4\|PCM_JT:inst4 " "Info: Elaborating entity \"PCM_JT\" for hierarchy \"DPRU_Interface:inst4\|PCM_JT:inst4\"" {  } { { "DPRU_Interface.bdf" "inst4" { Schematic "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/DPRU_Interface.bdf" { { 200 624 808 328 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "FIFO_WR_Siganl_Vector\[2\] PCM_JT.vhd(27) " "Warning (10873): Using initial value X (don't care) for net \"FIFO_WR_Siganl_Vector\[2\]\" at PCM_JT.vhd(27)" {  } { { "PCM_JT.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/PCM_JT.vhd" 27 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "check_edge.vhd 2 1 " "Warning: Using design file check_edge.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 check_edge-check_edge_architecture " "Info: Found design unit 1: check_edge-check_edge_architecture" {  } { { "check_edge.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/check_edge.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 check_edge " "Info: Found entity 1: check_edge" {  } { { "check_edge.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/check_edge.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "check_edge DPRU_Interface:inst4\|check_edge:inst5 " "Info: Elaborating entity \"check_edge\" for hierarchy \"DPRU_Interface:inst4\|check_edge:inst5\"" {  } { { "DPRU_Interface.bdf" "inst5" { Schematic "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/DPRU_Interface.bdf" { { 216 240 392 312 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_int gen_int:inst13 " "Info: Elaborating entity \"gen_int\" for hierarchy \"gen_int:inst13\"" {  } { { "TMTC_FPGA.bdf" "inst13" { Schematic "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/TMTC_FPGA.bdf" { { 2320 2688 2816 2448 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Div_clk Div_clk:inst17 " "Info: Elaborating entity \"Div_clk\" for hierarchy \"Div_clk:inst17\"" {  } { { "TMTC_FPGA.bdf" "inst17" { Schematic "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/TMTC_FPGA.bdf" { { 2336 2400 2512 2432 "inst17" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "DALAY_FIT.vhd 2 1 " "Warning: Using design file DALAY_FIT.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DALAY_FIT-DALAY_FIT_architecture " "Info: Found design unit 1: DALAY_FIT-DALAY_FIT_architecture" {  } { { "DALAY_FIT.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/DALAY_FIT.vhd" 29 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 DALAY_FIT " "Info: Found entity 1: DALAY_FIT" {  } { { "DALAY_FIT.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/DALAY_FIT.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DALAY_FIT DALAY_FIT:inst1 " "Info: Elaborating entity \"DALAY_FIT\" for hierarchy \"DALAY_FIT:inst1\"" {  } { { "TMTC_FPGA.bdf" "inst1" { Schematic "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/TMTC_FPGA.bdf" { { 1256 3016 3216 1384 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "DataImmit.bdf 1 1 " "Warning: Using design file DataImmit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DataImmit " "Info: Found entity 1: DataImmit" {  } { { "DataImmit.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/DataImmit.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataImmit DataImmit:inst " "Info: Elaborating entity \"DataImmit\" for hierarchy \"DataImmit:inst\"" {  } { { "TMTC_FPGA.bdf" "inst" { Schematic "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/TMTC_FPGA.bdf" { { 1304 2672 2872 1464 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "PCM_TZ.vhd 2 1 " "Warning: Using design file PCM_TZ.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PCM_TZ-PCM_TZ_architecture " "Info: Found design unit 1: PCM_TZ-PCM_TZ_architecture" {  } { { "PCM_TZ.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/PCM_TZ.vhd" 27 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 PCM_TZ " "Info: Found entity 1: PCM_TZ" {  } { { "PCM_TZ.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/PCM_TZ.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCM_TZ DataImmit:inst\|PCM_TZ:inst17 " "Info: Elaborating entity \"PCM_TZ\" for hierarchy \"DataImmit:inst\|PCM_TZ:inst17\"" {  } { { "DataImmit.bdf" "inst17" { Schematic "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/DataImmit.bdf" { { 264 1368 1568 392 "inst17" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "wr_data_cs.vhd 2 1 " "Warning: Using design file wr_data_cs.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wr_data_cs-wr_data_cs_architecture " "Info: Found design unit 1: wr_data_cs-wr_data_cs_architecture" {  } { { "wr_data_cs.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/wr_data_cs.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 wr_data_cs " "Info: Found entity 1: wr_data_cs" {  } { { "wr_data_cs.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/wr_data_cs.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wr_data_cs DataImmit:inst\|wr_data_cs:inst4 " "Info: Elaborating entity \"wr_data_cs\" for hierarchy \"DataImmit:inst\|wr_data_cs:inst4\"" {  } { { "DataImmit.bdf" "inst4" { Schematic "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/DataImmit.bdf" { { 616 1048 1248 744 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_fifo0.vhd 2 1 " "Warning: Using design file lpm_fifo0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_fifo0-SYN " "Info: Found design unit 1: lpm_fifo0-SYN" {  } { { "lpm_fifo0.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/lpm_fifo0.vhd" 58 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 lpm_fifo0 " "Info: Found entity 1: lpm_fifo0" {  } { { "lpm_fifo0.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/lpm_fifo0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_fifo0 DataImmit:inst\|lpm_fifo0:FIFO2 " "Info: Elaborating entity \"lpm_fifo0\" for hierarchy \"DataImmit:inst\|lpm_fifo0:FIFO2\"" {  } { { "DataImmit.bdf" "FIFO2" { Schematic "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/DataImmit.bdf" { { 304 904 1064 464 "FIFO2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo DataImmit:inst\|lpm_fifo0:FIFO2\|scfifo:scfifo_component " "Info: Elaborating entity \"scfifo\" for hierarchy \"DataImmit:inst\|lpm_fifo0:FIFO2\|scfifo:scfifo_component\"" {  } { { "lpm_fifo0.vhd" "scfifo_component" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/lpm_fifo0.vhd" 98 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "DataImmit:inst\|lpm_fifo0:FIFO2\|scfifo:scfifo_component " "Info: Elaborated megafunction instantiation \"DataImmit:inst\|lpm_fifo0:FIFO2\|scfifo:scfifo_component\"" {  } { { "lpm_fifo0.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/lpm_fifo0.vhd" 98 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DataImmit:inst\|lpm_fifo0:FIFO2\|scfifo:scfifo_component " "Info: Instantiated megafunction \"DataImmit:inst\|lpm_fifo0:FIFO2\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Info: Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 512 " "Info: Parameter \"almost_full_value\" = \"512\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Info: Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Info: Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Info: Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info: Parameter \"lpm_width\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Info: Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Info: Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Info: Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "lpm_fifo0.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/lpm_fifo0.vhd" 98 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_mg61.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/scfifo_mg61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_mg61 " "Info: Found entity 1: scfifo_mg61" {  } { { "db/scfifo_mg61.tdf" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/db/scfifo_mg61.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_mg61 DataImmit:inst\|lpm_fifo0:FIFO2\|scfifo:scfifo_component\|scfifo_mg61:auto_generated " "Info: Elaborating entity \"scfifo_mg61\" for hierarchy \"DataImmit:inst\|lpm_fifo0:FIFO2\|scfifo:scfifo_component\|scfifo_mg61:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/80/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_k131.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_k131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_k131 " "Info: Found entity 1: a_dpfifo_k131" {  } { { "db/a_dpfifo_k131.tdf" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/db/a_dpfifo_k131.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_k131 DataImmit:inst\|lpm_fifo0:FIFO2\|scfifo:scfifo_component\|scfifo_mg61:auto_generated\|a_dpfifo_k131:dpfifo " "Info: Elaborating entity \"a_dpfifo_k131\" for hierarchy \"DataImmit:inst\|lpm_fifo0:FIFO2\|scfifo:scfifo_component\|scfifo_mg61:auto_generated\|a_dpfifo_k131:dpfifo\"" {  } { { "db/scfifo_mg61.tdf" "dpfifo" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/db/scfifo_mg61.tdf" 37 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bi81.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_bi81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bi81 " "Info: Found entity 1: altsyncram_bi81" {  } { { "db/altsyncram_bi81.tdf" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/db/altsyncram_bi81.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bi81 DataImmit:inst\|lpm_fifo0:FIFO2\|scfifo:scfifo_component\|scfifo_mg61:auto_generated\|a_dpfifo_k131:dpfifo\|altsyncram_bi81:FIFOram " "Info: Elaborating entity \"altsyncram_bi81\" for hierarchy \"DataImmit:inst\|lpm_fifo0:FIFO2\|scfifo:scfifo_component\|scfifo_mg61:auto_generated\|a_dpfifo_k131:dpfifo\|altsyncram_bi81:FIFOram\"" {  } { { "db/a_dpfifo_k131.tdf" "FIFOram" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/db/a_dpfifo_k131.tdf" 42 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ijb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_ijb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ijb " "Info: Found entity 1: cntr_ijb" {  } { { "db/cntr_ijb.tdf" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/db/cntr_ijb.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ijb DataImmit:inst\|lpm_fifo0:FIFO2\|scfifo:scfifo_component\|scfifo_mg61:auto_generated\|a_dpfifo_k131:dpfifo\|cntr_ijb:rd_ptr_msb " "Info: Elaborating entity \"cntr_ijb\" for hierarchy \"DataImmit:inst\|lpm_fifo0:FIFO2\|scfifo:scfifo_component\|scfifo_mg61:auto_generated\|a_dpfifo_k131:dpfifo\|cntr_ijb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_k131.tdf" "rd_ptr_msb" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/db/a_dpfifo_k131.tdf" 59 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6l7.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_6l7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6l7 " "Info: Found entity 1: cntr_6l7" {  } { { "db/cntr_6l7.tdf" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/db/cntr_6l7.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_6l7 DataImmit:inst\|lpm_fifo0:FIFO2\|scfifo:scfifo_component\|scfifo_mg61:auto_generated\|a_dpfifo_k131:dpfifo\|cntr_6l7:usedw_counter " "Info: Elaborating entity \"cntr_6l7\" for hierarchy \"DataImmit:inst\|lpm_fifo0:FIFO2\|scfifo:scfifo_component\|scfifo_mg61:auto_generated\|a_dpfifo_k131:dpfifo\|cntr_6l7:usedw_counter\"" {  } { { "db/a_dpfifo_k131.tdf" "usedw_counter" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/db/a_dpfifo_k131.tdf" 60 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qkb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_qkb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qkb " "Info: Found entity 1: cntr_qkb" {  } { { "db/cntr_qkb.tdf" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/db/cntr_qkb.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_qkb DataImmit:inst\|lpm_fifo0:FIFO2\|scfifo:scfifo_component\|scfifo_mg61:auto_generated\|a_dpfifo_k131:dpfifo\|cntr_qkb:wr_ptr " "Info: Elaborating entity \"cntr_qkb\" for hierarchy \"DataImmit:inst\|lpm_fifo0:FIFO2\|scfifo:scfifo_component\|scfifo_mg61:auto_generated\|a_dpfifo_k131:dpfifo\|cntr_qkb:wr_ptr\"" {  } { { "db/a_dpfifo_k131.tdf" "wr_ptr" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/db/a_dpfifo_k131.tdf" 61 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_05p3.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_05p3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_05p3 " "Info: Found entity 1: altsyncram_05p3" {  } { { "db/altsyncram_05p3.tdf" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/db/altsyncram_05p3.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ceq1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_ceq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ceq1 " "Info: Found entity 1: altsyncram_ceq1" {  } { { "db/altsyncram_ceq1.tdf" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/db/altsyncram_ceq1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_eoc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_eoc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_eoc " "Info: Found entity 1: mux_eoc" {  } { { "db/mux_eoc.tdf" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/db/mux_eoc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rqf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rqf " "Info: Found entity 1: decode_rqf" {  } { { "db/decode_rqf.tdf" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/db/decode_rqf.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vci.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_vci.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vci " "Info: Found entity 1: cntr_vci" {  } { { "db/cntr_vci.tdf" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/db/cntr_vci.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v1j.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_v1j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v1j " "Info: Found entity 1: cntr_v1j" {  } { { "db/cntr_v1j.tdf" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/db/cntr_v1j.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rci.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_rci.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rci " "Info: Found entity 1: cntr_rci" {  } { { "db/cntr_rci.tdf" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/db/cntr_rci.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gui.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gui " "Info: Found entity 1: cntr_gui" {  } { { "db/cntr_gui.tdf" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/db/cntr_gui.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Info: Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 0 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "DataImmit:inst\|wr_data_cs:inst4\|wr_data\[0\] " "Warning: Converted tri-state buffer \"DataImmit:inst\|wr_data_cs:inst4\|wr_data\[0\]\" feeding internal logic into a wire" {  } { { "wr_data_cs.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/wr_data_cs.vhd" 30 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "DataImmit:inst\|wr_data_cs:inst4\|wr_data\[1\] " "Warning: Converted tri-state buffer \"DataImmit:inst\|wr_data_cs:inst4\|wr_data\[1\]\" feeding internal logic into a wire" {  } { { "wr_data_cs.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/wr_data_cs.vhd" 30 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "DataImmit:inst\|wr_data_cs:inst4\|wr_data\[2\] " "Warning: Converted tri-state buffer \"DataImmit:inst\|wr_data_cs:inst4\|wr_data\[2\]\" feeding internal logic into a wire" {  } { { "wr_data_cs.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/wr_data_cs.vhd" 30 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "DataImmit:inst\|wr_data_cs:inst4\|wr_data\[3\] " "Warning: Converted tri-state buffer \"DataImmit:inst\|wr_data_cs:inst4\|wr_data\[3\]\" feeding internal logic into a wire" {  } { { "wr_data_cs.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/wr_data_cs.vhd" 30 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "DataImmit:inst\|wr_data_cs:inst4\|wr_data\[4\] " "Warning: Converted tri-state buffer \"DataImmit:inst\|wr_data_cs:inst4\|wr_data\[4\]\" feeding internal logic into a wire" {  } { { "wr_data_cs.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/wr_data_cs.vhd" 30 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "DataImmit:inst\|wr_data_cs:inst4\|wr_data\[5\] " "Warning: Converted tri-state buffer \"DataImmit:inst\|wr_data_cs:inst4\|wr_data\[5\]\" feeding internal logic into a wire" {  } { { "wr_data_cs.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/wr_data_cs.vhd" 30 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "DataImmit:inst\|wr_data_cs:inst4\|wr_data\[6\] " "Warning: Converted tri-state buffer \"DataImmit:inst\|wr_data_cs:inst4\|wr_data\[6\]\" feeding internal logic into a wire" {  } { { "wr_data_cs.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/wr_data_cs.vhd" 30 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "DataImmit:inst\|wr_data_cs:inst4\|wr_data\[7\] " "Warning: Converted tri-state buffer \"DataImmit:inst\|wr_data_cs:inst4\|wr_data\[7\]\" feeding internal logic into a wire" {  } { { "wr_data_cs.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/wr_data_cs.vhd" 30 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "DataImmit:inst\|wr_data_cs:inst4\|wr_data\[8\] " "Warning: Converted tri-state buffer \"DataImmit:inst\|wr_data_cs:inst4\|wr_data\[8\]\" feeding internal logic into a wire" {  } { { "wr_data_cs.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/wr_data_cs.vhd" 30 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "DataImmit:inst\|wr_data_cs:inst4\|wr_data\[9\] " "Warning: Converted tri-state buffer \"DataImmit:inst\|wr_data_cs:inst4\|wr_data\[9\]\" feeding internal logic into a wire" {  } { { "wr_data_cs.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/wr_data_cs.vhd" 30 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "CPCI_INTERFACE:inst3\|AD\[0\] " "Warning: Converted tri-state buffer \"CPCI_INTERFACE:inst3\|AD\[0\]\" feeding internal logic into a wire" {  } { { "CPCI_INTERFACE.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/CPCI_INTERFACE.vhd" 37 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "CPCI_INTERFACE:inst3\|AD\[1\] " "Warning: Converted tri-state buffer \"CPCI_INTERFACE:inst3\|AD\[1\]\" feeding internal logic into a wire" {  } { { "CPCI_INTERFACE.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/CPCI_INTERFACE.vhd" 37 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "CPCI_INTERFACE:inst3\|AD\[2\] " "Warning: Converted tri-state buffer \"CPCI_INTERFACE:inst3\|AD\[2\]\" feeding internal logic into a wire" {  } { { "CPCI_INTERFACE.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/CPCI_INTERFACE.vhd" 37 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "CPCI_INTERFACE:inst3\|AD\[3\] " "Warning: Converted tri-state buffer \"CPCI_INTERFACE:inst3\|AD\[3\]\" feeding internal logic into a wire" {  } { { "CPCI_INTERFACE.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/CPCI_INTERFACE.vhd" 37 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "CPCI_INTERFACE:inst3\|AD\[7\] " "Warning: Converted tri-state buffer \"CPCI_INTERFACE:inst3\|AD\[7\]\" feeding internal logic into a wire" {  } { { "CPCI_INTERFACE.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/CPCI_INTERFACE.vhd" 37 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "CPCI_INTERFACE:inst3\|blast_Vector\[0\]~0 " "Warning: Converted tri-state buffer \"CPCI_INTERFACE:inst3\|blast_Vector\[0\]~0\" feeding internal logic into a wire" {  } { { "CPCI_INTERFACE.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/CPCI_INTERFACE.vhd" 37 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "CPCI_INTERFACE:inst3\|blast_Vector\[1\]~1 " "Warning: Converted tri-state buffer \"CPCI_INTERFACE:inst3\|blast_Vector\[1\]~1\" feeding internal logic into a wire" {  } { { "CPCI_INTERFACE.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/CPCI_INTERFACE.vhd" 37 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "CPCI_INTERFACE:inst3\|blast_Vector\[2\]~2 " "Warning: Converted tri-state buffer \"CPCI_INTERFACE:inst3\|blast_Vector\[2\]~2\" feeding internal logic into a wire" {  } { { "CPCI_INTERFACE.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/CPCI_INTERFACE.vhd" 37 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "CPCI_INTERFACE:inst3\|blast_Vector\[3\]~3 " "Warning: Converted tri-state buffer \"CPCI_INTERFACE:inst3\|blast_Vector\[3\]~3\" feeding internal logic into a wire" {  } { { "CPCI_INTERFACE.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/CPCI_INTERFACE.vhd" 37 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "DataImmit:inst\|check_edge:inst14\|xwr_vector\[0\] DataImmit:inst\|check_edge:inst22\|xwr_vector\[0\] " "Info (13350): Duplicate register \"DataImmit:inst\|check_edge:inst14\|xwr_vector\[0\]\" merged to single register \"DataImmit:inst\|check_edge:inst22\|xwr_vector\[0\]\"" {  } { { "check_edge.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/check_edge.vhd" 21 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "DataImmit:inst\|check_edge:inst14\|xwr_vector\[1\] DataImmit:inst\|check_edge:inst22\|xwr_vector\[1\] " "Info (13350): Duplicate register \"DataImmit:inst\|check_edge:inst14\|xwr_vector\[1\]\" merged to single register \"DataImmit:inst\|check_edge:inst22\|xwr_vector\[1\]\"" {  } { { "check_edge.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/check_edge.vhd" 21 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "DataImmit:inst\|check_edge:inst14\|xwr_vector\[2\] DataImmit:inst\|check_edge:inst22\|xwr_vector\[2\] " "Info (13350): Duplicate register \"DataImmit:inst\|check_edge:inst14\|xwr_vector\[2\]\" merged to single register \"DataImmit:inst\|check_edge:inst22\|xwr_vector\[2\]\"" {  } { { "check_edge.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/check_edge.vhd" 21 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "cs_rd_data:inst19\|data_out\[15\]~en cs_rd_data:inst19\|data_out\[0\]~en " "Info (13350): Duplicate register \"cs_rd_data:inst19\|data_out\[15\]~en\" merged to single register \"cs_rd_data:inst19\|data_out\[0\]~en\"" {  } { { "cs_rd_data.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/cs_rd_data.vhd" 35 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "cs_rd_data:inst19\|data_out\[14\]~en cs_rd_data:inst19\|data_out\[0\]~en " "Info (13350): Duplicate register \"cs_rd_data:inst19\|data_out\[14\]~en\" merged to single register \"cs_rd_data:inst19\|data_out\[0\]~en\"" {  } { { "cs_rd_data.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/cs_rd_data.vhd" 35 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "cs_rd_data:inst19\|data_out\[13\]~en cs_rd_data:inst19\|data_out\[0\]~en " "Info (13350): Duplicate register \"cs_rd_data:inst19\|data_out\[13\]~en\" merged to single register \"cs_rd_data:inst19\|data_out\[0\]~en\"" {  } { { "cs_rd_data.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/cs_rd_data.vhd" 35 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "cs_rd_data:inst19\|data_out\[12\]~en cs_rd_data:inst19\|data_out\[0\]~en " "Info (13350): Duplicate register \"cs_rd_data:inst19\|data_out\[12\]~en\" merged to single register \"cs_rd_data:inst19\|data_out\[0\]~en\"" {  } { { "cs_rd_data.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/cs_rd_data.vhd" 35 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "cs_rd_data:inst19\|data_out\[11\]~en cs_rd_data:inst19\|data_out\[0\]~en " "Info (13350): Duplicate register \"cs_rd_data:inst19\|data_out\[11\]~en\" merged to single register \"cs_rd_data:inst19\|data_out\[0\]~en\"" {  } { { "cs_rd_data.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/cs_rd_data.vhd" 35 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "cs_rd_data:inst19\|data_out\[10\]~en cs_rd_data:inst19\|data_out\[0\]~en " "Info (13350): Duplicate register \"cs_rd_data:inst19\|data_out\[10\]~en\" merged to single register \"cs_rd_data:inst19\|data_out\[0\]~en\"" {  } { { "cs_rd_data.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/cs_rd_data.vhd" 35 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "cs_rd_data:inst19\|data_out\[9\]~en cs_rd_data:inst19\|data_out\[0\]~en " "Info (13350): Duplicate register \"cs_rd_data:inst19\|data_out\[9\]~en\" merged to single register \"cs_rd_data:inst19\|data_out\[0\]~en\"" {  } { { "cs_rd_data.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/cs_rd_data.vhd" 35 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "cs_rd_data:inst19\|data_out\[8\]~en cs_rd_data:inst19\|data_out\[0\]~en " "Info (13350): Duplicate register \"cs_rd_data:inst19\|data_out\[8\]~en\" merged to single register \"cs_rd_data:inst19\|data_out\[0\]~en\"" {  } { { "cs_rd_data.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/cs_rd_data.vhd" 35 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "cs_rd_data:inst19\|data_out\[7\]~en cs_rd_data:inst19\|data_out\[0\]~en " "Info (13350): Duplicate register \"cs_rd_data:inst19\|data_out\[7\]~en\" merged to single register \"cs_rd_data:inst19\|data_out\[0\]~en\"" {  } { { "cs_rd_data.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/cs_rd_data.vhd" 35 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "cs_rd_data:inst19\|data_out\[6\]~en cs_rd_data:inst19\|data_out\[0\]~en " "Info (13350): Duplicate register \"cs_rd_data:inst19\|data_out\[6\]~en\" merged to single register \"cs_rd_data:inst19\|data_out\[0\]~en\"" {  } { { "cs_rd_data.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/cs_rd_data.vhd" 35 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "cs_rd_data:inst19\|data_out\[5\]~en cs_rd_data:inst19\|data_out\[0\]~en " "Info (13350): Duplicate register \"cs_rd_data:inst19\|data_out\[5\]~en\" merged to single register \"cs_rd_data:inst19\|data_out\[0\]~en\"" {  } { { "cs_rd_data.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/cs_rd_data.vhd" 35 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "cs_rd_data:inst19\|data_out\[4\]~en cs_rd_data:inst19\|data_out\[0\]~en " "Info (13350): Duplicate register \"cs_rd_data:inst19\|data_out\[4\]~en\" merged to single register \"cs_rd_data:inst19\|data_out\[0\]~en\"" {  } { { "cs_rd_data.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/cs_rd_data.vhd" 35 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "cs_rd_data:inst19\|data_out\[3\]~en cs_rd_data:inst19\|data_out\[0\]~en " "Info (13350): Duplicate register \"cs_rd_data:inst19\|data_out\[3\]~en\" merged to single register \"cs_rd_data:inst19\|data_out\[0\]~en\"" {  } { { "cs_rd_data.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/cs_rd_data.vhd" 35 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "cs_rd_data:inst19\|data_out\[2\]~en cs_rd_data:inst19\|data_out\[0\]~en " "Info (13350): Duplicate register \"cs_rd_data:inst19\|data_out\[2\]~en\" merged to single register \"cs_rd_data:inst19\|data_out\[0\]~en\"" {  } { { "cs_rd_data.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/cs_rd_data.vhd" 35 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "cs_rd_data:inst19\|data_out\[1\]~en cs_rd_data:inst19\|data_out\[0\]~en " "Info (13350): Duplicate register \"cs_rd_data:inst19\|data_out\[1\]~en\" merged to single register \"cs_rd_data:inst19\|data_out\[0\]~en\"" {  } { { "cs_rd_data.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/cs_rd_data.vhd" 35 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "CPCI_INTERFACE:inst3\|CPCI_Data\[1\]~en CPCI_INTERFACE:inst3\|CPCI_Data\[0\]~en " "Info (13350): Duplicate register \"CPCI_INTERFACE:inst3\|CPCI_Data\[1\]~en\" merged to single register \"CPCI_INTERFACE:inst3\|CPCI_Data\[0\]~en\"" {  } { { "CPCI_INTERFACE.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/CPCI_INTERFACE.vhd" 37 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "CPCI_INTERFACE:inst3\|CPCI_Data\[2\]~en CPCI_INTERFACE:inst3\|CPCI_Data\[0\]~en " "Info (13350): Duplicate register \"CPCI_INTERFACE:inst3\|CPCI_Data\[2\]~en\" merged to single register \"CPCI_INTERFACE:inst3\|CPCI_Data\[0\]~en\"" {  } { { "CPCI_INTERFACE.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/CPCI_INTERFACE.vhd" 37 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "CPCI_INTERFACE:inst3\|CPCI_Data\[3\]~en CPCI_INTERFACE:inst3\|CPCI_Data\[0\]~en " "Info (13350): Duplicate register \"CPCI_INTERFACE:inst3\|CPCI_Data\[3\]~en\" merged to single register \"CPCI_INTERFACE:inst3\|CPCI_Data\[0\]~en\"" {  } { { "CPCI_INTERFACE.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/CPCI_INTERFACE.vhd" 37 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "CPCI_INTERFACE:inst3\|CPCI_Data\[4\]~en CPCI_INTERFACE:inst3\|CPCI_Data\[0\]~en " "Info (13350): Duplicate register \"CPCI_INTERFACE:inst3\|CPCI_Data\[4\]~en\" merged to single register \"CPCI_INTERFACE:inst3\|CPCI_Data\[0\]~en\"" {  } { { "CPCI_INTERFACE.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/CPCI_INTERFACE.vhd" 37 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "CPCI_INTERFACE:inst3\|CPCI_Data\[5\]~en CPCI_INTERFACE:inst3\|CPCI_Data\[0\]~en " "Info (13350): Duplicate register \"CPCI_INTERFACE:inst3\|CPCI_Data\[5\]~en\" merged to single register \"CPCI_INTERFACE:inst3\|CPCI_Data\[0\]~en\"" {  } { { "CPCI_INTERFACE.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/CPCI_INTERFACE.vhd" 37 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "CPCI_INTERFACE:inst3\|CPCI_Data\[6\]~en CPCI_INTERFACE:inst3\|CPCI_Data\[0\]~en " "Info (13350): Duplicate register \"CPCI_INTERFACE:inst3\|CPCI_Data\[6\]~en\" merged to single register \"CPCI_INTERFACE:inst3\|CPCI_Data\[0\]~en\"" {  } { { "CPCI_INTERFACE.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/CPCI_INTERFACE.vhd" 37 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "CPCI_INTERFACE:inst3\|CPCI_Data\[7\]~en CPCI_INTERFACE:inst3\|CPCI_Data\[0\]~en " "Info (13350): Duplicate register \"CPCI_INTERFACE:inst3\|CPCI_Data\[7\]~en\" merged to single register \"CPCI_INTERFACE:inst3\|CPCI_Data\[0\]~en\"" {  } { { "CPCI_INTERFACE.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/CPCI_INTERFACE.vhd" 37 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "CPCI_INTERFACE:inst3\|CPCI_Data\[8\]~en CPCI_INTERFACE:inst3\|CPCI_Data\[0\]~en " "Info (13350): Duplicate register \"CPCI_INTERFACE:inst3\|CPCI_Data\[8\]~en\" merged to single register \"CPCI_INTERFACE:inst3\|CPCI_Data\[0\]~en\"" {  } { { "CPCI_INTERFACE.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/CPCI_INTERFACE.vhd" 37 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "CPCI_INTERFACE:inst3\|CPCI_Data\[9\]~en CPCI_INTERFACE:inst3\|CPCI_Data\[0\]~en " "Info (13350): Duplicate register \"CPCI_INTERFACE:inst3\|CPCI_Data\[9\]~en\" merged to single register \"CPCI_INTERFACE:inst3\|CPCI_Data\[0\]~en\"" {  } { { "CPCI_INTERFACE.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/CPCI_INTERFACE.vhd" 37 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "CPCI_INTERFACE:inst3\|CPCI_Data\[10\]~en CPCI_INTERFACE:inst3\|CPCI_Data\[0\]~en " "Info (13350): Duplicate register \"CPCI_INTERFACE:inst3\|CPCI_Data\[10\]~en\" merged to single register \"CPCI_INTERFACE:inst3\|CPCI_Data\[0\]~en\"" {  } { { "CPCI_INTERFACE.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/CPCI_INTERFACE.vhd" 37 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "CPCI_INTERFACE:inst3\|CPCI_Data\[11\]~en CPCI_INTERFACE:inst3\|CPCI_Data\[0\]~en " "Info (13350): Duplicate register \"CPCI_INTERFACE:inst3\|CPCI_Data\[11\]~en\" merged to single register \"CPCI_INTERFACE:inst3\|CPCI_Data\[0\]~en\"" {  } { { "CPCI_INTERFACE.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/CPCI_INTERFACE.vhd" 37 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "CPCI_INTERFACE:inst3\|CPCI_Data\[12\]~en CPCI_INTERFACE:inst3\|CPCI_Data\[0\]~en " "Info (13350): Duplicate register \"CPCI_INTERFACE:inst3\|CPCI_Data\[12\]~en\" merged to single register \"CPCI_INTERFACE:inst3\|CPCI_Data\[0\]~en\"" {  } { { "CPCI_INTERFACE.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/CPCI_INTERFACE.vhd" 37 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "CPCI_INTERFACE:inst3\|CPCI_Data\[13\]~en CPCI_INTERFACE:inst3\|CPCI_Data\[0\]~en " "Info (13350): Duplicate register \"CPCI_INTERFACE:inst3\|CPCI_Data\[13\]~en\" merged to single register \"CPCI_INTERFACE:inst3\|CPCI_Data\[0\]~en\"" {  } { { "CPCI_INTERFACE.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/CPCI_INTERFACE.vhd" 37 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "CPCI_INTERFACE:inst3\|CPCI_Data\[14\]~en CPCI_INTERFACE:inst3\|CPCI_Data\[0\]~en " "Info (13350): Duplicate register \"CPCI_INTERFACE:inst3\|CPCI_Data\[14\]~en\" merged to single register \"CPCI_INTERFACE:inst3\|CPCI_Data\[0\]~en\"" {  } { { "CPCI_INTERFACE.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/CPCI_INTERFACE.vhd" 37 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "CPCI_INTERFACE:inst3\|CPCI_Data\[15\]~en CPCI_INTERFACE:inst3\|CPCI_Data\[0\]~en " "Info (13350): Duplicate register \"CPCI_INTERFACE:inst3\|CPCI_Data\[15\]~en\" merged to single register \"CPCI_INTERFACE:inst3\|CPCI_Data\[0\]~en\"" {  } { { "CPCI_INTERFACE.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/CPCI_INTERFACE.vhd" 37 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "CPCI_INTERFACE:inst3\|data\[1\]~en CPCI_INTERFACE:inst3\|data\[0\]~en " "Info (13350): Duplicate register \"CPCI_INTERFACE:inst3\|data\[1\]~en\" merged to single register \"CPCI_INTERFACE:inst3\|data\[0\]~en\"" {  } { { "CPCI_INTERFACE.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/CPCI_INTERFACE.vhd" 37 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "CPCI_INTERFACE:inst3\|data\[2\]~en CPCI_INTERFACE:inst3\|data\[0\]~en " "Info (13350): Duplicate register \"CPCI_INTERFACE:inst3\|data\[2\]~en\" merged to single register \"CPCI_INTERFACE:inst3\|data\[0\]~en\"" {  } { { "CPCI_INTERFACE.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/CPCI_INTERFACE.vhd" 37 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "CPCI_INTERFACE:inst3\|data\[3\]~en CPCI_INTERFACE:inst3\|data\[0\]~en " "Info (13350): Duplicate register \"CPCI_INTERFACE:inst3\|data\[3\]~en\" merged to single register \"CPCI_INTERFACE:inst3\|data\[0\]~en\"" {  } { { "CPCI_INTERFACE.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/CPCI_INTERFACE.vhd" 37 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "CPCI_INTERFACE:inst3\|data\[4\]~en CPCI_INTERFACE:inst3\|data\[0\]~en " "Info (13350): Duplicate register \"CPCI_INTERFACE:inst3\|data\[4\]~en\" merged to single register \"CPCI_INTERFACE:inst3\|data\[0\]~en\"" {  } { { "CPCI_INTERFACE.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/CPCI_INTERFACE.vhd" 37 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "CPCI_INTERFACE:inst3\|data\[5\]~en CPCI_INTERFACE:inst3\|data\[0\]~en " "Info (13350): Duplicate register \"CPCI_INTERFACE:inst3\|data\[5\]~en\" merged to single register \"CPCI_INTERFACE:inst3\|data\[0\]~en\"" {  } { { "CPCI_INTERFACE.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/CPCI_INTERFACE.vhd" 37 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "CPCI_INTERFACE:inst3\|data\[6\]~en CPCI_INTERFACE:inst3\|data\[0\]~en " "Info (13350): Duplicate register \"CPCI_INTERFACE:inst3\|data\[6\]~en\" merged to single register \"CPCI_INTERFACE:inst3\|data\[0\]~en\"" {  } { { "CPCI_INTERFACE.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/CPCI_INTERFACE.vhd" 37 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "CPCI_INTERFACE:inst3\|data\[7\]~en CPCI_INTERFACE:inst3\|data\[0\]~en " "Info (13350): Duplicate register \"CPCI_INTERFACE:inst3\|data\[7\]~en\" merged to single register \"CPCI_INTERFACE:inst3\|data\[0\]~en\"" {  } { { "CPCI_INTERFACE.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/CPCI_INTERFACE.vhd" 37 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "CPCI_INTERFACE:inst3\|data\[8\]~en CPCI_INTERFACE:inst3\|data\[0\]~en " "Info (13350): Duplicate register \"CPCI_INTERFACE:inst3\|data\[8\]~en\" merged to single register \"CPCI_INTERFACE:inst3\|data\[0\]~en\"" {  } { { "CPCI_INTERFACE.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/CPCI_INTERFACE.vhd" 37 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "CPCI_INTERFACE:inst3\|data\[9\]~en CPCI_INTERFACE:inst3\|data\[0\]~en " "Info (13350): Duplicate register \"CPCI_INTERFACE:inst3\|data\[9\]~en\" merged to single register \"CPCI_INTERFACE:inst3\|data\[0\]~en\"" {  } { { "CPCI_INTERFACE.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/CPCI_INTERFACE.vhd" 37 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "CPCI_INTERFACE:inst3\|data\[10\]~en CPCI_INTERFACE:inst3\|data\[0\]~en " "Info (13350): Duplicate register \"CPCI_INTERFACE:inst3\|data\[10\]~en\" merged to single register \"CPCI_INTERFACE:inst3\|data\[0\]~en\"" {  } { { "CPCI_INTERFACE.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/CPCI_INTERFACE.vhd" 37 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "CPCI_INTERFACE:inst3\|data\[11\]~en CPCI_INTERFACE:inst3\|data\[0\]~en " "Info (13350): Duplicate register \"CPCI_INTERFACE:inst3\|data\[11\]~en\" merged to single register \"CPCI_INTERFACE:inst3\|data\[0\]~en\"" {  } { { "CPCI_INTERFACE.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/CPCI_INTERFACE.vhd" 37 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "CPCI_INTERFACE:inst3\|data\[12\]~en CPCI_INTERFACE:inst3\|data\[0\]~en " "Info (13350): Duplicate register \"CPCI_INTERFACE:inst3\|data\[12\]~en\" merged to single register \"CPCI_INTERFACE:inst3\|data\[0\]~en\"" {  } { { "CPCI_INTERFACE.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/CPCI_INTERFACE.vhd" 37 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "CPCI_INTERFACE:inst3\|data\[13\]~en CPCI_INTERFACE:inst3\|data\[0\]~en " "Info (13350): Duplicate register \"CPCI_INTERFACE:inst3\|data\[13\]~en\" merged to single register \"CPCI_INTERFACE:inst3\|data\[0\]~en\"" {  } { { "CPCI_INTERFACE.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/CPCI_INTERFACE.vhd" 37 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "CPCI_INTERFACE:inst3\|data\[14\]~en CPCI_INTERFACE:inst3\|data\[0\]~en " "Info (13350): Duplicate register \"CPCI_INTERFACE:inst3\|data\[14\]~en\" merged to single register \"CPCI_INTERFACE:inst3\|data\[0\]~en\"" {  } { { "CPCI_INTERFACE.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/CPCI_INTERFACE.vhd" 37 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "CPCI_INTERFACE:inst3\|data\[15\]~en CPCI_INTERFACE:inst3\|data\[0\]~en " "Info (13350): Duplicate register \"CPCI_INTERFACE:inst3\|data\[15\]~en\" merged to single register \"CPCI_INTERFACE:inst3\|data\[0\]~en\"" {  } { { "CPCI_INTERFACE.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/CPCI_INTERFACE.vhd" 37 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "DataImmit:inst\|check_edge:inst14\|cpufalling_edge DataImmit:inst\|check_edge:inst22\|cpufalling_edge " "Info (13350): Duplicate register \"DataImmit:inst\|check_edge:inst14\|cpufalling_edge\" merged to single register \"DataImmit:inst\|check_edge:inst22\|cpufalling_edge\"" {  } { { "check_edge.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/check_edge.vhd" 12 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|segment_shift_clk_ena sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|buffer_write_enable_delayed " "Info (13350): Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|segment_shift_clk_ena\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|buffer_write_enable_delayed\"" {  } { { "../../../../../altera/80/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "C:/altera/80/quartus/libraries/megafunctions/sld_signaltap.vhd" 824 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|offset_count\[0\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|next_address\[0\] " "Info (13350): Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|offset_count\[0\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|next_address\[0\]\"" {  } { { "../../../../../altera/80/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "C:/altera/80/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 113 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|offset_count\[1\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|next_address\[1\] " "Info (13350): Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|offset_count\[1\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|next_address\[1\]\"" {  } { { "../../../../../altera/80/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "C:/altera/80/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 113 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|offset_count\[2\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|next_address\[2\] " "Info (13350): Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|offset_count\[2\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|next_address\[2\]\"" {  } { { "../../../../../altera/80/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "C:/altera/80/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 113 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|offset_count\[3\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|next_address\[3\] " "Info (13350): Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|offset_count\[3\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|next_address\[3\]\"" {  } { { "../../../../../altera/80/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "C:/altera/80/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 113 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|offset_count\[4\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|next_address\[4\] " "Info (13350): Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|offset_count\[4\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|next_address\[4\]\"" {  } { { "../../../../../altera/80/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "C:/altera/80/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 113 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|offset_count\[5\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|next_address\[5\] " "Info (13350): Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|offset_count\[5\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|next_address\[5\]\"" {  } { { "../../../../../altera/80/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "C:/altera/80/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 113 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|offset_count\[6\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|next_address\[6\] " "Info (13350): Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|offset_count\[6\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|next_address\[6\]\"" {  } { { "../../../../../altera/80/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "C:/altera/80/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 113 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|offset_count\[7\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|next_address\[7\] " "Info (13350): Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|offset_count\[7\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|next_address\[7\]\"" {  } { { "../../../../../altera/80/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "C:/altera/80/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 113 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|offset_count\[8\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|next_address\[8\] " "Info (13350): Duplicate register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|offset_count\[8\]\" merged to single register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|next_address\[8\]\"" {  } { { "../../../../../altera/80/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "C:/altera/80/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 113 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "cs_rd_data:inst19\|data_out\[9\] DataImmit:inst\|lpm_fifo0:FIFO2\|scfifo:scfifo_component\|scfifo_mg61:auto_generated\|a_dpfifo_k131:dpfifo\|altsyncram_bi81:FIFOram\|q_b\[9\] " "Warning: Converted the fan-out from the tri-state buffer \"cs_rd_data:inst19\|data_out\[9\]\" to the node \"DataImmit:inst\|lpm_fifo0:FIFO2\|scfifo:scfifo_component\|scfifo_mg61:auto_generated\|a_dpfifo_k131:dpfifo\|altsyncram_bi81:FIFOram\|q_b\[9\]\" into an OR gate" {  } { { "cs_rd_data.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/cs_rd_data.vhd" 35 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "cs_rd_data:inst19\|data_out\[8\] DataImmit:inst\|lpm_fifo0:FIFO2\|scfifo:scfifo_component\|scfifo_mg61:auto_generated\|a_dpfifo_k131:dpfifo\|altsyncram_bi81:FIFOram\|q_b\[8\] " "Warning: Converted the fan-out from the tri-state buffer \"cs_rd_data:inst19\|data_out\[8\]\" to the node \"DataImmit:inst\|lpm_fifo0:FIFO2\|scfifo:scfifo_component\|scfifo_mg61:auto_generated\|a_dpfifo_k131:dpfifo\|altsyncram_bi81:FIFOram\|q_b\[8\]\" into an OR gate" {  } { { "cs_rd_data.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/cs_rd_data.vhd" 35 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "cs_rd_data:inst19\|data_out\[7\] DataImmit:inst\|lpm_fifo0:FIFO2\|scfifo:scfifo_component\|scfifo_mg61:auto_generated\|a_dpfifo_k131:dpfifo\|altsyncram_bi81:FIFOram\|q_b\[7\] " "Warning: Converted the fan-out from the tri-state buffer \"cs_rd_data:inst19\|data_out\[7\]\" to the node \"DataImmit:inst\|lpm_fifo0:FIFO2\|scfifo:scfifo_component\|scfifo_mg61:auto_generated\|a_dpfifo_k131:dpfifo\|altsyncram_bi81:FIFOram\|q_b\[7\]\" into an OR gate" {  } { { "cs_rd_data.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/cs_rd_data.vhd" 35 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "cs_rd_data:inst19\|data_out\[6\] DataImmit:inst\|lpm_fifo0:FIFO2\|scfifo:scfifo_component\|scfifo_mg61:auto_generated\|a_dpfifo_k131:dpfifo\|altsyncram_bi81:FIFOram\|q_b\[6\] " "Warning: Converted the fan-out from the tri-state buffer \"cs_rd_data:inst19\|data_out\[6\]\" to the node \"DataImmit:inst\|lpm_fifo0:FIFO2\|scfifo:scfifo_component\|scfifo_mg61:auto_generated\|a_dpfifo_k131:dpfifo\|altsyncram_bi81:FIFOram\|q_b\[6\]\" into an OR gate" {  } { { "cs_rd_data.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/cs_rd_data.vhd" 35 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "cs_rd_data:inst19\|data_out\[5\] DataImmit:inst\|lpm_fifo0:FIFO2\|scfifo:scfifo_component\|scfifo_mg61:auto_generated\|a_dpfifo_k131:dpfifo\|altsyncram_bi81:FIFOram\|q_b\[5\] " "Warning: Converted the fan-out from the tri-state buffer \"cs_rd_data:inst19\|data_out\[5\]\" to the node \"DataImmit:inst\|lpm_fifo0:FIFO2\|scfifo:scfifo_component\|scfifo_mg61:auto_generated\|a_dpfifo_k131:dpfifo\|altsyncram_bi81:FIFOram\|q_b\[5\]\" into an OR gate" {  } { { "cs_rd_data.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/cs_rd_data.vhd" 35 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "cs_rd_data:inst19\|data_out\[4\] DataImmit:inst\|lpm_fifo0:FIFO2\|scfifo:scfifo_component\|scfifo_mg61:auto_generated\|a_dpfifo_k131:dpfifo\|altsyncram_bi81:FIFOram\|q_b\[4\] " "Warning: Converted the fan-out from the tri-state buffer \"cs_rd_data:inst19\|data_out\[4\]\" to the node \"DataImmit:inst\|lpm_fifo0:FIFO2\|scfifo:scfifo_component\|scfifo_mg61:auto_generated\|a_dpfifo_k131:dpfifo\|altsyncram_bi81:FIFOram\|q_b\[4\]\" into an OR gate" {  } { { "cs_rd_data.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/cs_rd_data.vhd" 35 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "cs_rd_data:inst19\|data_out\[3\] DataImmit:inst\|lpm_fifo0:FIFO2\|scfifo:scfifo_component\|scfifo_mg61:auto_generated\|a_dpfifo_k131:dpfifo\|altsyncram_bi81:FIFOram\|q_b\[3\] " "Warning: Converted the fan-out from the tri-state buffer \"cs_rd_data:inst19\|data_out\[3\]\" to the node \"DataImmit:inst\|lpm_fifo0:FIFO2\|scfifo:scfifo_component\|scfifo_mg61:auto_generated\|a_dpfifo_k131:dpfifo\|altsyncram_bi81:FIFOram\|q_b\[3\]\" into an OR gate" {  } { { "cs_rd_data.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/cs_rd_data.vhd" 35 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "cs_rd_data:inst19\|data_out\[2\] DataImmit:inst\|lpm_fifo0:FIFO2\|scfifo:scfifo_component\|scfifo_mg61:auto_generated\|a_dpfifo_k131:dpfifo\|altsyncram_bi81:FIFOram\|q_b\[2\] " "Warning: Converted the fan-out from the tri-state buffer \"cs_rd_data:inst19\|data_out\[2\]\" to the node \"DataImmit:inst\|lpm_fifo0:FIFO2\|scfifo:scfifo_component\|scfifo_mg61:auto_generated\|a_dpfifo_k131:dpfifo\|altsyncram_bi81:FIFOram\|q_b\[2\]\" into an OR gate" {  } { { "cs_rd_data.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/cs_rd_data.vhd" 35 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "cs_rd_data:inst19\|data_out\[0\] DataImmit:inst\|lpm_fifo0:FIFO2\|scfifo:scfifo_component\|scfifo_mg61:auto_generated\|a_dpfifo_k131:dpfifo\|altsyncram_bi81:FIFOram\|q_b\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"cs_rd_data:inst19\|data_out\[0\]\" to the node \"DataImmit:inst\|lpm_fifo0:FIFO2\|scfifo:scfifo_component\|scfifo_mg61:auto_generated\|a_dpfifo_k131:dpfifo\|altsyncram_bi81:FIFOram\|q_b\[0\]\" into an OR gate" {  } { { "cs_rd_data.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/cs_rd_data.vhd" 35 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "cs_rd_data:inst19\|data_out\[1\] DataImmit:inst\|lpm_fifo0:FIFO2\|scfifo:scfifo_component\|scfifo_mg61:auto_generated\|a_dpfifo_k131:dpfifo\|altsyncram_bi81:FIFOram\|q_b\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"cs_rd_data:inst19\|data_out\[1\]\" to the node \"DataImmit:inst\|lpm_fifo0:FIFO2\|scfifo:scfifo_component\|scfifo_mg61:auto_generated\|a_dpfifo_k131:dpfifo\|altsyncram_bi81:FIFOram\|q_b\[1\]\" into an OR gate" {  } { { "cs_rd_data.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/cs_rd_data.vhd" 35 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "cs_rd_data:inst19\|data_out\[15\] DataImmit:inst\|lpm_fifo0:FIFO2\|scfifo:scfifo_component\|scfifo_mg61:auto_generated\|a_dpfifo_k131:dpfifo\|altsyncram_bi81:FIFOram\|q_b\[15\] " "Warning: Converted the fan-out from the tri-state buffer \"cs_rd_data:inst19\|data_out\[15\]\" to the node \"DataImmit:inst\|lpm_fifo0:FIFO2\|scfifo:scfifo_component\|scfifo_mg61:auto_generated\|a_dpfifo_k131:dpfifo\|altsyncram_bi81:FIFOram\|q_b\[15\]\" into an OR gate" {  } { { "cs_rd_data.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/cs_rd_data.vhd" 35 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "cs_rd_data:inst19\|data_out\[14\] DataImmit:inst\|lpm_fifo0:FIFO2\|scfifo:scfifo_component\|scfifo_mg61:auto_generated\|a_dpfifo_k131:dpfifo\|altsyncram_bi81:FIFOram\|q_b\[14\] " "Warning: Converted the fan-out from the tri-state buffer \"cs_rd_data:inst19\|data_out\[14\]\" to the node \"DataImmit:inst\|lpm_fifo0:FIFO2\|scfifo:scfifo_component\|scfifo_mg61:auto_generated\|a_dpfifo_k131:dpfifo\|altsyncram_bi81:FIFOram\|q_b\[14\]\" into an OR gate" {  } { { "cs_rd_data.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/cs_rd_data.vhd" 35 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "cs_rd_data:inst19\|data_out\[13\] DataImmit:inst\|lpm_fifo0:FIFO2\|scfifo:scfifo_component\|scfifo_mg61:auto_generated\|a_dpfifo_k131:dpfifo\|altsyncram_bi81:FIFOram\|q_b\[13\] " "Warning: Converted the fan-out from the tri-state buffer \"cs_rd_data:inst19\|data_out\[13\]\" to the node \"DataImmit:inst\|lpm_fifo0:FIFO2\|scfifo:scfifo_component\|scfifo_mg61:auto_generated\|a_dpfifo_k131:dpfifo\|altsyncram_bi81:FIFOram\|q_b\[13\]\" into an OR gate" {  } { { "cs_rd_data.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/cs_rd_data.vhd" 35 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "cs_rd_data:inst19\|data_out\[12\] DataImmit:inst\|lpm_fifo0:FIFO2\|scfifo:scfifo_component\|scfifo_mg61:auto_generated\|a_dpfifo_k131:dpfifo\|altsyncram_bi81:FIFOram\|q_b\[12\] " "Warning: Converted the fan-out from the tri-state buffer \"cs_rd_data:inst19\|data_out\[12\]\" to the node \"DataImmit:inst\|lpm_fifo0:FIFO2\|scfifo:scfifo_component\|scfifo_mg61:auto_generated\|a_dpfifo_k131:dpfifo\|altsyncram_bi81:FIFOram\|q_b\[12\]\" into an OR gate" {  } { { "cs_rd_data.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/cs_rd_data.vhd" 35 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "cs_rd_data:inst19\|data_out\[11\] DataImmit:inst\|lpm_fifo0:FIFO2\|scfifo:scfifo_component\|scfifo_mg61:auto_generated\|a_dpfifo_k131:dpfifo\|altsyncram_bi81:FIFOram\|q_b\[11\] " "Warning: Converted the fan-out from the tri-state buffer \"cs_rd_data:inst19\|data_out\[11\]\" to the node \"DataImmit:inst\|lpm_fifo0:FIFO2\|scfifo:scfifo_component\|scfifo_mg61:auto_generated\|a_dpfifo_k131:dpfifo\|altsyncram_bi81:FIFOram\|q_b\[11\]\" into an OR gate" {  } { { "cs_rd_data.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/cs_rd_data.vhd" 35 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "cs_rd_data:inst19\|data_out\[10\] DataImmit:inst\|lpm_fifo0:FIFO2\|scfifo:scfifo_component\|scfifo_mg61:auto_generated\|a_dpfifo_k131:dpfifo\|altsyncram_bi81:FIFOram\|q_b\[10\] " "Warning: Converted the fan-out from the tri-state buffer \"cs_rd_data:inst19\|data_out\[10\]\" to the node \"DataImmit:inst\|lpm_fifo0:FIFO2\|scfifo:scfifo_component\|scfifo_mg61:auto_generated\|a_dpfifo_k131:dpfifo\|altsyncram_bi81:FIFOram\|q_b\[10\]\" into an OR gate" {  } { { "cs_rd_data.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/cs_rd_data.vhd" 35 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 0}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "Div_clk.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/Div_clk.vhd" 27 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 0}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "TXEN1 GND " "Warning (13410): Pin \"TXEN1\" is stuck at GND" {  } { { "TMTC_FPGA.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/TMTC_FPGA.bdf" { { 1624 3848 4024 1640 "TXEN1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "TXEN2 GND " "Warning (13410): Pin \"TXEN2\" is stuck at GND" {  } { { "TMTC_FPGA.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/TMTC_FPGA.bdf" { { 1704 3848 4024 1720 "TXEN2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "TXEN3 GND " "Warning (13410): Pin \"TXEN3\" is stuck at GND" {  } { { "TMTC_FPGA.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/TMTC_FPGA.bdf" { { 1776 3848 4024 1792 "TXEN3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "RXEN1 GND " "Warning (13410): Pin \"RXEN1\" is stuck at GND" {  } { { "TMTC_FPGA.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/TMTC_FPGA.bdf" { { 1624 4112 4288 1640 "RXEN1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "RXEN2 GND " "Warning (13410): Pin \"RXEN2\" is stuck at GND" {  } { { "TMTC_FPGA.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/TMTC_FPGA.bdf" { { 1704 4136 4312 1720 "RXEN2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "RXEN3 GND " "Warning (13410): Pin \"RXEN3\" is stuck at GND" {  } { { "TMTC_FPGA.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/TMTC_FPGA.bdf" { { 1776 4112 4288 1792 "RXEN3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 0}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "19 19 " "Info: 19 registers lost all their fanouts during netlist optimizations. The first 19 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DataImmit:inst\|wr_data_cs:inst4\|wr_data\[0\]~en " "Info: Register \"DataImmit:inst\|wr_data_cs:inst4\|wr_data\[0\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DataImmit:inst\|wr_data_cs:inst4\|wr_data\[1\]~en " "Info: Register \"DataImmit:inst\|wr_data_cs:inst4\|wr_data\[1\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DataImmit:inst\|wr_data_cs:inst4\|wr_data\[2\]~en " "Info: Register \"DataImmit:inst\|wr_data_cs:inst4\|wr_data\[2\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DataImmit:inst\|wr_data_cs:inst4\|wr_data\[3\]~en " "Info: Register \"DataImmit:inst\|wr_data_cs:inst4\|wr_data\[3\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DataImmit:inst\|wr_data_cs:inst4\|wr_data\[4\]~en " "Info: Register \"DataImmit:inst\|wr_data_cs:inst4\|wr_data\[4\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DataImmit:inst\|wr_data_cs:inst4\|wr_data\[5\]~en " "Info: Register \"DataImmit:inst\|wr_data_cs:inst4\|wr_data\[5\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DataImmit:inst\|wr_data_cs:inst4\|wr_data\[6\]~en " "Info: Register \"DataImmit:inst\|wr_data_cs:inst4\|wr_data\[6\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DataImmit:inst\|wr_data_cs:inst4\|wr_data\[7\]~en " "Info: Register \"DataImmit:inst\|wr_data_cs:inst4\|wr_data\[7\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DataImmit:inst\|wr_data_cs:inst4\|wr_data\[8\]~en " "Info: Register \"DataImmit:inst\|wr_data_cs:inst4\|wr_data\[8\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DataImmit:inst\|wr_data_cs:inst4\|wr_data\[9\]~en " "Info: Register \"DataImmit:inst\|wr_data_cs:inst4\|wr_data\[9\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPCI_INTERFACE:inst3\|AD\[0\]~en " "Info: Register \"CPCI_INTERFACE:inst3\|AD\[0\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPCI_INTERFACE:inst3\|AD\[1\]~en " "Info: Register \"CPCI_INTERFACE:inst3\|AD\[1\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPCI_INTERFACE:inst3\|AD\[2\]~en " "Info: Register \"CPCI_INTERFACE:inst3\|AD\[2\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPCI_INTERFACE:inst3\|AD\[3\]~en " "Info: Register \"CPCI_INTERFACE:inst3\|AD\[3\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPCI_INTERFACE:inst3\|AD\[7\]~en " "Info: Register \"CPCI_INTERFACE:inst3\|AD\[7\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPCI_INTERFACE:inst3\|blast_Vector\[0\]~en " "Info: Register \"CPCI_INTERFACE:inst3\|blast_Vector\[0\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPCI_INTERFACE:inst3\|blast_Vector\[1\]~en " "Info: Register \"CPCI_INTERFACE:inst3\|blast_Vector\[1\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPCI_INTERFACE:inst3\|blast_Vector\[2\]~en " "Info: Register \"CPCI_INTERFACE:inst3\|blast_Vector\[2\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPCI_INTERFACE:inst3\|blast_Vector\[3\]~en " "Info: Register \"CPCI_INTERFACE:inst3\|blast_Vector\[3\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 0}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Info: Found the following redundant logic cells in design" {  } {  } 0 0 "Found the following redundant logic cells in design" 0 0 "" 0 0}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "../../../../../altera/80/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "C:/altera/80/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 113 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 0}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 0}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "../../../../../altera/80/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/80/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 0}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 0}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Warning: Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CPCI_AD\[17\] " "Warning (15610): No output dependent on input pin \"CPCI_AD\[17\]\"" {  } { { "TMTC_FPGA.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/TMTC_FPGA.bdf" { { 2024 1144 1312 2040 "CPCI_AD\[17..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CPCI_AD\[16\] " "Warning (15610): No output dependent on input pin \"CPCI_AD\[16\]\"" {  } { { "TMTC_FPGA.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/TMTC_FPGA.bdf" { { 2024 1144 1312 2040 "CPCI_AD\[17..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CPCI_AD\[15\] " "Warning (15610): No output dependent on input pin \"CPCI_AD\[15\]\"" {  } { { "TMTC_FPGA.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/TMTC_FPGA.bdf" { { 2024 1144 1312 2040 "CPCI_AD\[17..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CPCI_AD\[14\] " "Warning (15610): No output dependent on input pin \"CPCI_AD\[14\]\"" {  } { { "TMTC_FPGA.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/TMTC_FPGA.bdf" { { 2024 1144 1312 2040 "CPCI_AD\[17..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CPCI_AD\[13\] " "Warning (15610): No output dependent on input pin \"CPCI_AD\[13\]\"" {  } { { "TMTC_FPGA.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/TMTC_FPGA.bdf" { { 2024 1144 1312 2040 "CPCI_AD\[17..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CPCI_AD\[12\] " "Warning (15610): No output dependent on input pin \"CPCI_AD\[12\]\"" {  } { { "TMTC_FPGA.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/TMTC_FPGA.bdf" { { 2024 1144 1312 2040 "CPCI_AD\[17..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CPCI_AD\[11\] " "Warning (15610): No output dependent on input pin \"CPCI_AD\[11\]\"" {  } { { "TMTC_FPGA.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/TMTC_FPGA.bdf" { { 2024 1144 1312 2040 "CPCI_AD\[17..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CPCI_AD\[10\] " "Warning (15610): No output dependent on input pin \"CPCI_AD\[10\]\"" {  } { { "TMTC_FPGA.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/TMTC_FPGA.bdf" { { 2024 1144 1312 2040 "CPCI_AD\[17..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CPCI_AD\[9\] " "Warning (15610): No output dependent on input pin \"CPCI_AD\[9\]\"" {  } { { "TMTC_FPGA.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/TMTC_FPGA.bdf" { { 2024 1144 1312 2040 "CPCI_AD\[17..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CPCI_AD\[8\] " "Warning (15610): No output dependent on input pin \"CPCI_AD\[8\]\"" {  } { { "TMTC_FPGA.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/TMTC_FPGA.bdf" { { 2024 1144 1312 2040 "CPCI_AD\[17..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CPCI_AD\[6\] " "Warning (15610): No output dependent on input pin \"CPCI_AD\[6\]\"" {  } { { "TMTC_FPGA.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/TMTC_FPGA.bdf" { { 2024 1144 1312 2040 "CPCI_AD\[17..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CPCI_AD\[5\] " "Warning (15610): No output dependent on input pin \"CPCI_AD\[5\]\"" {  } { { "TMTC_FPGA.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/TMTC_FPGA.bdf" { { 2024 1144 1312 2040 "CPCI_AD\[17..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CPCI_AD\[4\] " "Warning (15610): No output dependent on input pin \"CPCI_AD\[4\]\"" {  } { { "TMTC_FPGA.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/更改（2013.6.3）/TMTC_FPGA/TMTC_FPGA.bdf" { { 2024 1144 1312 2040 "CPCI_AD\[17..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1494 " "Info: Implemented 1494 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "29 " "Info: Implemented 29 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Info: Implemented 23 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Info: Implemented 16 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "1359 " "Info: Implemented 1359 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_RAMS" "66 " "Info: Implemented 66 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 70 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 70 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "198 " "Info: Peak virtual memory: 198 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 29 17:16:36 2013 " "Info: Processing ended: Sat Jun 29 17:16:36 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Info: Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Info: Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
