// Seed: 3813380042
module module_0 ();
  logic id_1, id_2;
  wire id_3;
  assign (strong1, strong0) id_3 = id_1;
  wire  id_4;
  logic id_5 = id_2;
endmodule
module module_1 (
    output tri0  id_0,
    output uwire id_1,
    output tri0  id_2,
    input  tri   id_3,
    input  wire  id_4,
    inout  tri   id_5,
    output tri0  id_6,
    input  wand  id_7,
    output wire  id_8,
    input  uwire id_9,
    input  tri0  id_10,
    input  tri1  id_11,
    output tri0  id_12
    , id_14
);
  wire id_15;
  module_0 modCall_1 ();
  parameter id_16 = (1);
  always @(posedge id_14 or id_5 == 1);
endmodule
