# PYNQ-Z2 Embedded Encryption System Final Project

## Language / ËØ≠Ë®Ä
[English](README.md) | [‰∏≠Êñá](README_zh.md)

## Project Overview üöÄ

This project implements a complete embedded encryption system based on the **PYNQ-Z2** development board, integrating multiple encryption algorithm hardware IP cores and providing comprehensive software solutions from Standalone, FreeRTOS to Linux.

### Key Features
- üîê **Multiple Encryption Algorithms**: AES-128, DES, GCD Greatest Common Divisor calculation
- ‚ö° **Hardware Acceleration**: Custom IP cores for hardware acceleration
- üîÑ **Multi-tier Software Architecture**: Standalone ‚Üí FreeRTOS ‚Üí Linux Driver
- üíª **Complete Development Flow**: From Vivado hardware design to Petalinux system construction
- üì± **Human-Machine Interface**: LED status indication, button interrupt control

## System Architecture üèóÔ∏è

### Hardware Architecture
```
‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê    ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê    ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê
‚îÇ   ARM Cortex-A9 ‚îÇ‚óÑ‚îÄ‚îÄ‚ñ∫‚îÇ AXI Interconnect ‚îÇ‚óÑ‚îÄ‚îÄ‚ñ∫‚îÇ Custom IP Cores ‚îÇ
‚îÇ   (PS)          ‚îÇ    ‚îÇ                  ‚îÇ    ‚îÇ                 ‚îÇ
‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò    ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò    ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò
                                ‚îÇ                        ‚îÇ
                       ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚ñº‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê       ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚ñº‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê
                       ‚îÇ  GPIO & Timer   ‚îÇ       ‚îÇ  AES/DES/GCD  ‚îÇ
                       ‚îÇ  Interrupt Ctrl ‚îÇ       ‚îÇ  INTER IP     ‚îÇ
                       ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò       ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò
```

### IP Core Design
| IP Core | Base Address | Function | Status |
|---------|-------------|----------|--------|
| AES IP | 0x43C10000 | AES-128 Encryption | ‚úÖ Encryption Success / ‚ùå Decryption Failed |
| DES IP | 0x43C20000 | DES Encryption/Decryption | ‚úÖ Encryption/Decryption Success |
| GCD IP | 0x43C30000 | Greatest Common Divisor | ‚úÖ Operation Normal |
| INTER IP | 0x43C00000 | Interrupt & GPIO Control | ‚úÖ Working Properly |

## Technical Specifications üìã

### Development Environment
- **Hardware Platform**: PYNQ-Z2 Development Board
- **Development Tools**: Vivado 2020.2, Vitis 2020.2, Petalinux 2020.2
- **Operating System**: Xilinx Linux

### System Resources
- **ARM Cortex-A9**: Dual-core 667MHz
- **Memory**: 512MB DDR3
- **Programmable Logic**: Zynq-7000 FPGA
- **Interfaces**: GPIO, UART, Ethernet

## Project Structure üìÅ

```
final_project/
‚îú‚îÄ‚îÄ Device_tree/              # Device Tree configuration files
‚îÇ   ‚îú‚îÄ‚îÄ system-user.dtsi      # Custom IP device tree configuration
‚îÇ   ‚îú‚îÄ‚îÄ system.bit           # FPGA bitstream file
‚îÇ   ‚îî‚îÄ‚îÄ system.dtb           # Compiled device tree
‚îú‚îÄ‚îÄ FreeRTOS/                # FreeRTOS multi-task implementation
‚îÇ   ‚îî‚îÄ‚îÄ testfinalFreeRTOS*/   # Multi-task encryption system
‚îú‚îÄ‚îÄ IP_information/          # IP core design files
‚îÇ   ‚îú‚îÄ‚îÄ AES/                 # AES encryption IP
‚îÇ   ‚îú‚îÄ‚îÄ DES/                 # DES encryption IP
‚îÇ   ‚îú‚îÄ‚îÄ GCD/                 # GCD calculation IP
‚îÇ   ‚îî‚îÄ‚îÄ inter/               # Interrupt control IP
‚îú‚îÄ‚îÄ Linux_driver_and_application/  # Linux driver programs
‚îÇ   ‚îú‚îÄ‚îÄ crypto_ips.c         # Main driver program
‚îÇ   ‚îú‚îÄ‚îÄ crypto_ioctl.h       # IOCTL interface definition
‚îÇ   ‚îî‚îÄ‚îÄ work_file/           # Test programs and working files
‚îú‚îÄ‚îÄ Vitis/                   # Vitis development project
‚îÇ   ‚îî‚îÄ‚îÄ final/               # Standalone test program
‚îú‚îÄ‚îÄ vivado/                  # Vivado hardware project
‚îî‚îÄ‚îÄ picture/                 # Project related images
    ‚îî‚îÄ‚îÄ 1.vivado_circuit.png # Circuit design diagram
```

## Features Demonstration üéØ

### 1. Vivado Hardware Design
![Vivado Circuit Design](picture/1.vivado_circuit.png)

### 2. Workflow
```mermaid
graph TD
    A[User Input Values] --> B{Select Work Mode}
    B -->|Auto Mode| C[DES Encryption]
    B -->|Manual Mode| D[Wait for Button Confirmation]
    D --> C
    C --> E[GCD Calculation]
    E --> F[AES Encrypt Result]
    F --> G[Display Final Result]
    G --> H[LED Status Indication]
```

### 3. Software Layer Architecture

#### Standalone Application
- **Single-threaded Execution**: Sequential execution of encryption steps
- **Direct Hardware Access**: No operating system overhead
- **Real-time Response**: Suitable for real-time control applications

#### FreeRTOS Multi-task System
```c
// Task Architecture
‚îú‚îÄ‚îÄ vUserInputTask     // User input processing task
‚îú‚îÄ‚îÄ vSystemProcessTask // System processing task  
‚îî‚îÄ‚îÄ vStatusTask        // Status monitoring task
```

#### Linux Driver System
```c
// IOCTL Command Interface
#define CRYPTO_DES_ENCRYPT    _IOWR('c', 3, struct des_operation)
#define CRYPTO_DES_DECRYPT    _IOWR('c', 4, struct des_operation)  
#define CRYPTO_GCD_CALC       _IOWR('c', 5, struct gcd_operation)
#define CRYPTO_AES_ENCRYPT    _IOWR('c', 6, struct aes_operation)
```

## Installation and Usage üõ†Ô∏è

### 1. Hardware Preparation
- PYNQ-Z2 Development Board
- Micro SD Card (8GB+)
- USB Cable
- Network Cable (Optional)

### 2. Vivado Project Build
```bash
# Open Vivado 2020.2
cd vivado/
vivado project_1.xpr

# Generate bitstream file
# Implementation ‚Üí Generate Bitstream
```

### 3. Vitis Standalone Application Test
```bash
cd Vitis/final/
# Import project in Vitis and compile
# Download to development board to test IP functions
```

### 4. FreeRTOS Multi-task System
```bash
cd FreeRTOS/testfinalFreeRTOS*/
# Compile and download FreeRTOS application
# Observe multi-task execution effects
```

### 5. Linux Driver Compilation and Loading
```bash
# Compile driver module
cd Linux_driver_and_application/
make

# Load driver
insmod crypto_ips.ko

# Test application
cd work_file/
./crypto_test
```

## Test Results üß™

### Functional Testing
| Function Module | Test Item | Result | Notes |
|-----------------|-----------|--------|-------|
| DES IP | Encryption Test | ‚úÖ PASS | 64-bit data encryption normal |
| DES IP | Decryption Test | ‚úÖ PASS | Decryption result matches original data |
| GCD IP | Calculation Test | ‚úÖ PASS | 8-bit data calculation correct |
| AES IP | Encryption Test | ‚úÖ PASS | 128-bit data encryption normal |
| AES IP | Decryption Test | ‚ùå FAIL | Decryption function needs repair |
| INTER IP | Interrupt Test | ‚úÖ PASS | Button interrupt response normal |

### Performance Testing
- **DES Encryption Latency**: < 100ms
- **GCD Calculation Latency**: < 50ms  
- **AES Encryption Latency**: < 200ms
- **Overall System Response Time**: < 500ms

## Known Issues üêõ

### AES Decryption Issue
- **Phenomenon**: AES encryption function works normally, but decryption returns incorrect results
- **Possible Causes**:
  1. IP core decryption mode configuration error
  2. Key expansion algorithm implementation issue
  3. Data format conversion error
- **Status**: Under analysis, encryption function works normally

### Improvement Directions
- [ ] Fix AES decryption function
- [ ] Add RSA encryption support
- [ ] Optimize overall system performance
- [ ] Add graphical user interface

## Development Experience üí≠

### Technical Challenges
1. **Hardware-Software Co-design**: Need to master both FPGA design and embedded software development
2. **Multi-tier System Integration**: Complete implementation from bare-metal programs to Linux drivers
3. **Real-time System Design**: FreeRTOS multi-task scheduling and synchronization mechanisms
4. **Driver Development**: Linux kernel module development and debugging

### Summary of Gains
- Deep understanding of complete embedded system development process
- Mastery of Xilinx toolchain usage
- Learning hardware acceleration algorithm design and implementation
- Improved system-level problem analysis and solving capabilities

## Contributing ü§ù

Welcome to submit improvement suggestions or Pull Requests to this project:

1. Fork this project
2. Create feature branch (`git checkout -b feature/AmazingFeature`)
3. Commit changes (`git commit -m 'Add some AmazingFeature'`)
4. Push to branch (`git push origin feature/AmazingFeature`)
5. Open Pull Request

## License Information üìÑ

This project uses MIT License - see [LICENSE](LICENSE) file for details

## Contact Information üìß

- **Project Author**: Embedded Systems Course Students
- **Supervising Professor**: [Professor Name]
- **University**: [University Name]

## Acknowledgments üôè

Thanks to the following open source projects and resources:
- Xilinx Vivado and Vitis development tools
- OpenCores AES and DES IP core designs
- FreeRTOS real-time operating system
- Linux Kernel driver framework

---

**‚≠ê If this project helps you, please give it a Star!** 