
*** Running vivado
    with args -log top_v2.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top_v2.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top_v2.tcl -notrace
Command: link_design -top top_v2 -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 362 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/Git_wp/Gesture_Control_Robot_v2/Receiver/GestureControlRobot/GestureControlRobot.srcs/constrs_1/imports/resource/Arty-Z7-20-Master.xdc]
Finished Parsing XDC File [E:/Git_wp/Gesture_Control_Robot_v2/Receiver/GestureControlRobot/GestureControlRobot.srcs/constrs_1/imports/resource/Arty-Z7-20-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 660.176 ; gain = 353.215
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.617 . Memory (MB): peak = 671.559 ; gain = 11.383

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1925edbfa

Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1159.988 ; gain = 488.430

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 142a67c32

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.200 . Memory (MB): peak = 1159.988 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: f9203340

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.250 . Memory (MB): peak = 1159.988 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1b399ee16

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.309 . Memory (MB): peak = 1159.988 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1b399ee16

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.406 . Memory (MB): peak = 1159.988 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 113abcee2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.515 . Memory (MB): peak = 1159.988 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 113abcee2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.529 . Memory (MB): peak = 1159.988 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1159.988 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 113abcee2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.546 . Memory (MB): peak = 1159.988 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 113abcee2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1159.988 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 113abcee2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1159.988 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1159.988 ; gain = 499.812
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.082 . Memory (MB): peak = 1159.988 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Git_wp/Gesture_Control_Robot_v2/Receiver/GestureControlRobot/GestureControlRobot.runs/impl_1/top_v2_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_v2_drc_opted.rpt -pb top_v2_drc_opted.pb -rpx top_v2_drc_opted.rpx
Command: report_drc -file top_v2_drc_opted.rpt -pb top_v2_drc_opted.pb -rpx top_v2_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/Git_wp/Gesture_Control_Robot_v2/Receiver/GestureControlRobot/GestureControlRobot.runs/impl_1/top_v2_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1194.246 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 10799259f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1194.246 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1194.246 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1b38929e4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.527 . Memory (MB): peak = 1209.035 ; gain = 14.789

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1b6cefeca

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1221.164 ; gain = 26.918

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1b6cefeca

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1221.164 ; gain = 26.918
Phase 1 Placer Initialization | Checksum: 1b6cefeca

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1221.164 ; gain = 26.918

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 213bed9c8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1221.164 ; gain = 26.918

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1221.164 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1e482acf9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1221.164 ; gain = 26.918
Phase 2 Global Placement | Checksum: 2c7882275

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1221.164 ; gain = 26.918

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2c7882275

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1221.164 ; gain = 26.918

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 18b99ac55

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1221.164 ; gain = 26.918

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1fc5cbfe0

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1221.164 ; gain = 26.918

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1fc5cbfe0

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1221.164 ; gain = 26.918

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1fc5cbfe0

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1221.164 ; gain = 26.918

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1d83ab0da

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1221.164 ; gain = 26.918

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 26052d6b2

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1221.164 ; gain = 26.918

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1f8704300

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1221.164 ; gain = 26.918

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1f8704300

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1221.164 ; gain = 26.918

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1a21b375c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1221.164 ; gain = 26.918
Phase 3 Detail Placement | Checksum: 1a21b375c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1221.164 ; gain = 26.918

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 215e2390f

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 215e2390f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1232.406 ; gain = 38.160
INFO: [Place 30-746] Post Placement Timing Summary WNS=-10.834. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 10b179854

Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1232.406 ; gain = 38.160
Phase 4.1 Post Commit Optimization | Checksum: 10b179854

Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1232.406 ; gain = 38.160

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 10b179854

Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1232.406 ; gain = 38.160

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 10b179854

Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1232.406 ; gain = 38.160

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 773f434a

Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1232.406 ; gain = 38.160
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 773f434a

Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1232.406 ; gain = 38.160
Ending Placer Task | Checksum: 54fd9341

Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1232.406 ; gain = 38.160
INFO: [Common 17-83] Releasing license: Implementation
47 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 1232.406 ; gain = 42.676
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.274 . Memory (MB): peak = 1240.000 ; gain = 7.594
INFO: [Common 17-1381] The checkpoint 'E:/Git_wp/Gesture_Control_Robot_v2/Receiver/GestureControlRobot/GestureControlRobot.runs/impl_1/top_v2_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_v2_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 1240.000 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file top_v2_utilization_placed.rpt -pb top_v2_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1240.000 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_v2_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1240.000 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 4175a69e ConstDB: 0 ShapeSum: 1387eca3 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 12504f91a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1376.844 ; gain = 136.844
Post Restoration Checksum: NetGraph: e5514138 NumContArr: 3fb3b7e2 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 12504f91a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1376.844 ; gain = 136.844

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 12504f91a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1383.297 ; gain = 143.297

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 12504f91a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1383.297 ; gain = 143.297
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 234a396a9

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 1404.289 ; gain = 164.289
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-10.512| TNS=-123.007| WHS=-0.131 | THS=-4.425 |

Phase 2 Router Initialization | Checksum: 22d99389a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 1404.652 ; gain = 164.652

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: be584ae8

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1404.652 ; gain = 164.652

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1112
 Number of Nodes with overlaps = 536
 Number of Nodes with overlaps = 287
 Number of Nodes with overlaps = 183
 Number of Nodes with overlaps = 99
 Number of Nodes with overlaps = 64
 Number of Nodes with overlaps = 41
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-12.699| TNS=-153.093| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 17643db1f

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 1404.652 ; gain = 164.652

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 800
 Number of Nodes with overlaps = 372
 Number of Nodes with overlaps = 207
 Number of Nodes with overlaps = 100
 Number of Nodes with overlaps = 49
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-12.297| TNS=-142.878| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 20316bdf8

Time (s): cpu = 00:00:35 ; elapsed = 00:00:27 . Memory (MB): peak = 1404.652 ; gain = 164.652

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 744
 Number of Nodes with overlaps = 328
 Number of Nodes with overlaps = 182
 Number of Nodes with overlaps = 96
 Number of Nodes with overlaps = 40
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-12.209| TNS=-143.540| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 18ad5c669

Time (s): cpu = 00:00:42 ; elapsed = 00:00:31 . Memory (MB): peak = 1404.652 ; gain = 164.652
Phase 4 Rip-up And Reroute | Checksum: 18ad5c669

Time (s): cpu = 00:00:42 ; elapsed = 00:00:31 . Memory (MB): peak = 1404.652 ; gain = 164.652

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1c3f32c70

Time (s): cpu = 00:00:42 ; elapsed = 00:00:32 . Memory (MB): peak = 1404.652 ; gain = 164.652
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-12.209| TNS=-143.540| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: dd02c42c

Time (s): cpu = 00:00:42 ; elapsed = 00:00:32 . Memory (MB): peak = 1404.652 ; gain = 164.652

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: dd02c42c

Time (s): cpu = 00:00:42 ; elapsed = 00:00:32 . Memory (MB): peak = 1404.652 ; gain = 164.652
Phase 5 Delay and Skew Optimization | Checksum: dd02c42c

Time (s): cpu = 00:00:42 ; elapsed = 00:00:32 . Memory (MB): peak = 1404.652 ; gain = 164.652

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 103610c6c

Time (s): cpu = 00:00:42 ; elapsed = 00:00:32 . Memory (MB): peak = 1404.652 ; gain = 164.652
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-12.187| TNS=-142.347| WHS=0.126  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 103610c6c

Time (s): cpu = 00:00:43 ; elapsed = 00:00:32 . Memory (MB): peak = 1404.652 ; gain = 164.652
Phase 6 Post Hold Fix | Checksum: 103610c6c

Time (s): cpu = 00:00:43 ; elapsed = 00:00:32 . Memory (MB): peak = 1404.652 ; gain = 164.652

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.543647 %
  Global Horizontal Routing Utilization  = 0.712728 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 56.7568%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 51.3514%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 60.2941%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 89.7059%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X61Y47 -> INT_R_X61Y47

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1

Phase 7 Route finalize | Checksum: 15a26f271

Time (s): cpu = 00:00:43 ; elapsed = 00:00:32 . Memory (MB): peak = 1404.652 ; gain = 164.652

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 15a26f271

Time (s): cpu = 00:00:43 ; elapsed = 00:00:32 . Memory (MB): peak = 1404.652 ; gain = 164.652

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1520375a2

Time (s): cpu = 00:00:43 ; elapsed = 00:00:32 . Memory (MB): peak = 1404.652 ; gain = 164.652

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-12.187| TNS=-142.347| WHS=0.126  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1520375a2

Time (s): cpu = 00:00:43 ; elapsed = 00:00:32 . Memory (MB): peak = 1404.652 ; gain = 164.652
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:43 ; elapsed = 00:00:32 . Memory (MB): peak = 1404.652 ; gain = 164.652

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
66 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:33 . Memory (MB): peak = 1404.652 ; gain = 164.652
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.292 . Memory (MB): peak = 1404.652 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Git_wp/Gesture_Control_Robot_v2/Receiver/GestureControlRobot/GestureControlRobot.runs/impl_1/top_v2_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_v2_drc_routed.rpt -pb top_v2_drc_routed.pb -rpx top_v2_drc_routed.rpx
Command: report_drc -file top_v2_drc_routed.rpt -pb top_v2_drc_routed.pb -rpx top_v2_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/Git_wp/Gesture_Control_Robot_v2/Receiver/GestureControlRobot/GestureControlRobot.runs/impl_1/top_v2_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_v2_methodology_drc_routed.rpt -pb top_v2_methodology_drc_routed.pb -rpx top_v2_methodology_drc_routed.rpx
Command: report_methodology -file top_v2_methodology_drc_routed.rpt -pb top_v2_methodology_drc_routed.pb -rpx top_v2_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file E:/Git_wp/Gesture_Control_Robot_v2/Receiver/GestureControlRobot/GestureControlRobot.runs/impl_1/top_v2_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_v2_power_routed.rpt -pb top_v2_power_summary_routed.pb -rpx top_v2_power_routed.rpx
Command: report_power -file top_v2_power_routed.rpt -pb top_v2_power_summary_routed.pb -rpx top_v2_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
78 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_v2_route_status.rpt -pb top_v2_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_v2_timing_summary_routed.rpt -pb top_v2_timing_summary_routed.pb -rpx top_v2_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_v2_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_v2_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_v2_bus_skew_routed.rpt -pb top_v2_bus_skew_routed.pb -rpx top_v2_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force top_v2.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP motor_ctrl_inst/threshold_a0 input motor_ctrl_inst/threshold_a0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP motor_ctrl_inst/threshold_b0 input motor_ctrl_inst/threshold_b0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP motor_ctrl_inst/threshold_a0 output motor_ctrl_inst/threshold_a0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP motor_ctrl_inst/threshold_b0 output motor_ctrl_inst/threshold_b0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP motor_ctrl_inst/threshold_a0 multiplier stage motor_ctrl_inst/threshold_a0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP motor_ctrl_inst/threshold_b0 multiplier stage motor_ctrl_inst/threshold_b0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 7 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top_v2.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
96 Infos, 8 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1865.074 ; gain = 436.492
INFO: [Common 17-206] Exiting Vivado at Wed Dec 10 10:10:27 2025...
