<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE reference PUBLIC "-//OASIS//DTD DITA Reference//EN" "reference.dtd">
<reference xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" class="- topic/topic       reference/reference " ditaarch:DITAArchVersion="1.2" id="lau1469185142151" xml:lang="en-us">
	
	
	<title class="- topic/title ">ICH_VTR_EL2, Interrupt Controller VGIC Type Register, EL2</title>
	<shortdesc class="- topic/shortdesc ">ICH_VTR_EL2 reports supported GIC virtualization features.</shortdesc>
	<prolog class="- topic/prolog "><permissions class="- topic/permissions " view="nonconfidential"/></prolog>
	<refbody class="- topic/body        reference/refbody ">
		<section class="- topic/section ">
			<title class="- topic/title ">Bit field descriptions</title>
			<p class="- topic/p ">ICH_VTR_EL2 is a 32-bit register and is part of:</p>
			<ul class="- topic/ul ">
				<li class="- topic/li ">The <term keyref="gic">GIC</term> system registers functional group.</li>
				<li class="- topic/li ">The Virtualization registers functional group.</li>
				<li class="- topic/li ">The  <term keyref="host">host</term> interface control registers functional group.</li>
			</ul>
			<fig class="- topic/fig " id="fig_tlq_z3j_5v">
				<title class="- topic/title ">ICH_VTR_EL2 bit assignments</title>
				<image class="- topic/image " href="lau1469112731483.svg" id="image_nmq_z3j_5v" placement="inline">
					<alt class="- topic/alt ">ICH_VTR_EL2 bit assignments</alt>
				</image>
			</fig>
			<dl class="- topic/dl ">
				<dlentry class="- topic/dlentry ">
					<dt class="- topic/dt ">PRIbits, [31:29]</dt>
					<dd class="- topic/dd ">
						<p class="- topic/p ">Priority bits. The number of virtual priority bits implemented, minus
							one.</p>
						<dl class="- topic/dl " compact="yes" outputclass="termwidthpc10">
							<dlentry class="- topic/dlentry ">
								<dt class="- topic/dt "><ph class="- topic/ph " otherprops="g.number.hex">4</ph></dt>
								<dd class="- topic/dd ">
									<p class="- topic/p ">Priority implemented is 5-bit.</p>
								</dd>
							</dlentry>
						</dl>
					</dd>
				</dlentry>
				<dlentry class="- topic/dlentry ">
					<dt class="- topic/dt ">PREbits, [28:26]</dt>
					<dd class="- topic/dd ">
						<p class="- topic/p ">The number of virtual preemption bits implemented, minus one. The value is:</p>
						<dl class="- topic/dl " compact="yes" outputclass="termwidthpc10">
							<dlentry class="- topic/dlentry ">
								<dt class="- topic/dt "><ph class="- topic/ph " otherprops="g.number.hex">4</ph></dt>
								<dd class="- topic/dd ">
									<p class="- topic/p ">Virtual preemption implemented is 5-bit.</p>
								</dd>
							</dlentry>
						</dl></dd>
				</dlentry>
				<dlentry class="- topic/dlentry ">
					<dt class="- topic/dt ">IDbits, [25:23]</dt>
					<dd class="- topic/dd "><p class="- topic/p ">The number of virtual interrupt identifier bits supported. The value is:</p>
						<dl class="- topic/dl " compact="yes" outputclass="termwidthpc10">
							<dlentry class="- topic/dlentry ">
								<dt class="- topic/dt "><ph class="- topic/ph " otherprops="g.number.hex">0</ph></dt>
								<dd class="- topic/dd ">
									<p class="- topic/p ">Virtual interrupt identifier bits that are implemented is 16-bit.</p>
								</dd>
							</dlentry>
						</dl></dd>
				</dlentry>
				<dlentry class="- topic/dlentry ">
					<dt class="- topic/dt ">SEIS, [22]</dt>
					<dd class="- topic/dd ">
						<p class="- topic/p ">SEI Support. The value is:</p>
						<dl class="- topic/dl " compact="yes" outputclass="termwidthpc10">
							<dlentry class="- topic/dlentry ">
								<dt class="- topic/dt "><ph class="- topic/ph " otherprops="g.number.hex">0</ph></dt>
								<dd class="- topic/dd ">
									<p class="- topic/p ">The virtual CPU interface logic does not support generation of
										SEIs.</p>
								</dd>
							</dlentry>
						</dl></dd>
				</dlentry>
				<dlentry class="- topic/dlentry ">
					<dt class="- topic/dt ">A3V, [21]</dt>
					<dd class="- topic/dd "><p class="- topic/p ">Affinity 3 Valid. The value is:</p>
						<dl class="- topic/dl " compact="yes" outputclass="termwidthpc10">
							<dlentry class="- topic/dlentry ">
								<dt class="- topic/dt "><ph class="- topic/ph " otherprops="g.number.hex">1</ph></dt>
								<dd class="- topic/dd ">
									<p class="- topic/p ">The virtual CPU interface logic supports non-zero values of Affinity 3
										in SGI generation System registers.</p>
								</dd>
							</dlentry>
						</dl></dd>
				</dlentry>
				<dlentry class="- topic/dlentry ">
					<dt class="- topic/dt ">nV4, [20]</dt>
					<dd class="- topic/dd "><p class="- topic/p ">Direct injection of virtual interrupts not supported. The value is:</p>
						<dl class="- topic/dl " compact="yes" outputclass="termwidthpc10">
							<dlentry class="- topic/dlentry ">
								<dt class="- topic/dt "><ph class="- topic/ph " otherprops="g.number.hex">0</ph></dt>
								<dd class="- topic/dd ">
									<p class="- topic/p ">The CPU interface logic supports direct injection of virtual
										interrupts.</p>
								</dd>
							</dlentry>
						</dl></dd>
				</dlentry>
				<dlentry class="- topic/dlentry ">
					<dt class="- topic/dt ">TDS, [19]</dt>
					<dd class="- topic/dd "><p class="- topic/p ">Separate trapping of Non-secure EL1 writes to ICV_DIR_EL1 supported. The value
						is:</p>
						<dl class="- topic/dl " compact="yes" outputclass="termwidthpc10">
							<dlentry class="- topic/dlentry ">
								<dt class="- topic/dt "><ph class="- topic/ph " otherprops="g.number.hex">1</ph></dt>
								<dd class="- topic/dd ">
									<p class="- topic/p ">Implementation supports ICH_HCR_EL2.TDIR.</p>
								</dd>
							</dlentry>
						</dl></dd>
				</dlentry>
				<dlentry class="- topic/dlentry ">
					<dt class="- topic/dt ">RES0, [18:5]</dt>
					<dd class="- topic/dd ">
						<dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
							<dlentry class="- topic/dlentry ">
								<dt class="- topic/dt "><term class="- topic/term " outputclass="archterm">RES0</term></dt>
								<dd class="- topic/dd ">Reserved.</dd>
							</dlentry>
						</dl>
					</dd>
				</dlentry>
				<dlentry class="- topic/dlentry ">
					<dt class="- topic/dt ">ListRegs, [4:0]</dt>
					<dd class="- topic/dd ">
						<dl class="- topic/dl " compact="yes" outputclass="termwidthpc10">
							<dlentry class="- topic/dlentry ">
								<dt class="- topic/dt "><ph class="- topic/ph " otherprops="g.number.hex">3</ph></dt>
								<dd class="- topic/dd ">
									<p class="- topic/p ">The number of implemented List registers, minus one.</p>
									<p class="- topic/p ">The <term keyref="core">core</term> implements 4 list registers. Accesses to ICH_LR_EL2[x] (x&gt;3) in <term keyref="aarch64">AArch64</term> are <term class="- topic/term " outputclass="archterm">UNDEFINED</term>.</p>
									
								</dd>
							</dlentry>
						</dl></dd>
				</dlentry>
			</dl>
			
			<p class="- topic/p ">Bit fields and details that are not provided in this description are
				architecturally defined. See the <cite class="- topic/cite "><ph class="- topic/ph "><keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Arm</tm></keyword> <term keyref="genericinterruptcontroller">Generic Interrupt Controller</term> Architecture Specification</ph></cite>.</p>
		</section>
	</refbody>
</reference>
