// Seed: 3918088885
module module_0 ();
  wire id_2;
  id_3 :
  assert property (@(posedge id_3) 1 + 1) id_1 = 'h0;
  assign module_1.id_2 = 0;
  reg id_4;
  assign id_1 = id_4;
  wire id_5, id_6;
  tri id_7;
  if (1) wire id_8, id_9;
  always id_3 = 1;
  assign id_7 = 1'h0;
  always @(1) id_4 <= 1;
  wire id_10, id_11;
endmodule
module module_1 (
    output tri0 id_0
);
  assign id_0 = id_2 == id_2;
  assign id_2 = id_2;
  module_0 modCall_1 ();
endmodule
