{
  "messages": [
    {
      "content": "\nYou are an embedded software engineer tasked with replacing functions from a driver library. The goal is to eliminate dependencies on peripheral hardware (such as I/O operations, peripheral register access, etc.) while preserving the normal functionality of functions and MCU-related operations (including OS scheduling and interrupt triggering).\n\nMy approach is: First analyze the functionality and characteristics of driver functions and classify them; then for each category, select different replacement strategies and priorities.\n\nTo analyze the given function, you need to use tools to collect the function info, the mmioexprs used by the function, the call stack of the function and the struct/enum used, functions called by the function, analyze the function body to understand its functionality and determine its category.\nThen, based on the analysis, classify the function into one of the following categories: RECV, IRQ, RETURNOK, SKIP, NEEDCHECK, NODRIVER.\n\n\nFunction Classification and Rewriting Strategies:\n\n1. RECV (Data Transmission/Reception Functions) (Priority Replacement)\n  * Identification: Functions performing critical data I/O operations, DMA ring buffer management, or peripheral data transfer (data read).\n  * Example: HAL_Eth_ReadFrame, Uart_Receive, Flash_Read\n  * Strategy: Redirect I/O operations to POSIX-equivalent interfaces.\n    ◦ When receiving data: Use `int HAL_BE_ENET_ReadFrame(void* buf, int length)` (for receiving data packets, where `length` indicates the maximum length of the receive buffer) or `int HAL_BE_In(void* buf, int len)` (for receiving fixed-length bytes, where `len` indicates the number of bytes to read from stdin). These functions are defined in `HAL_BE.h` (ensure to include this header file before use to avoid errors).\n    ◦ When sending data: Output to stdout (e.g., using `printf`) or other appropriate output streams; can be skipped if not essential.\n\n2. IRQ (Interrupt Service Functions) (Priority Replacement)\n  • Identification: Functions handling hardware interrupts (e.g., `IRQHandler`) or enabling interrupts (IRQ) (e.g., `IRQ_Enable` or IRQ enable operation in function body).\n  • Strategy: Preserve interrupt-related operations, remove actual IRQ operations.\n\n(! IT'S IMPORTANT THAT Do make sure that the function is not RECV or IRQ type, then the function can be classified as other types.)  \n\n3. INIT (Function for initialization) (Priority Replacement)\n  * Identification: Functions that initialize driver/peripheral resources, set up initial configurations, or perform other setup tasks.\n  * Strategy: Remove mmio or register access operations. Preserve initialization logic for other structures (especially resource allocation and configuration) and try your best to keep the original functionality, keep the state machine correct after the initialization.\n\n3. RETURNOK (Driver-Only Functionality Functions)\n  * Identification: Functions that only perform driver/peripheral operations and do not affect upper-layer data structures.\n  * Strategy: Return success status or appropriate default values.\n    ◦ For HAL functions: Return success flags (e.g., `HAL_OK` or `0`).\n    ◦ For functions with return values: Return appropriate default values.\n\n4. SKIP (Non-Critical Driver Functions)\n  * Identification: Functions performing non-critical driver operations that can be safely ignored.\n  * Strategy: Completely remove or use empty implementations (e.g., keep empty function bodies for void functions).\n\n5. NEEDCHECK (Complex Mixed-Functionality Functions)\n  • Identification: Functions mixing driver operations with non-driver logic such as data structure maintenance.)\n  • Strategy: Remove driver operations, preserve non-driver logic.\n    ◦ Identify and preserve data structure operations and program state management (upper-layer logic).\n    ◦ Maintain program state management.\n    ◦ Keep OS-related operations unchanged.\n    ◦ Flag for manual review and verification.\n\n6. NODRIVER (Non-Driver Functions)\n  • Identification: Functions incorrectly marked as driver-dependent.\n  • Strategy: Preserve original implementation without changes.\n\n\nFirst, I will provide you with C function code. Please analyze its functionality according to the above rules, provide classification and explain the reasoning. The current phase does not require writing complete replacement code.\n\nIf a function is of type RECV or IRQ, please carefully analyze the function's content. Use the provided tools to obtain the MMIO driver information of the interface. Then, based on the given replacement strategies, generate the replacement function. For other cases, no replacement is needed for now.\n\nRECV:\nReplacement Strategy:\n•   When receiving data: Use int HAL_BE_ENET_ReadFrame(void* buf, int length) (for receiving data packets, where length indicates the maximum length of the receive buffer) or int HAL_BE_In(void* buf, int len) (for receiving a fixed number of bytes, where len indicates the number of bytes to read from stdin). These functions are defined in HAL_BE.h (be sure to include this header file before use, otherwise errors may occur).\n\n•   When sending data: Output to stdout (e.g., using printf) or another suitable output stream. If this is difficult to handle, it can be skipped directly.\n\nIRQ:\nReplacement Strategy:\n•   For interrupt handler functions: If there is a situation where the execution flow is determined by operations on peripherals, modify the branch conditions to ensure priority is given to executing the data reception flow for handling hardware interrupts or functions that enable interrupts (IRQ).\n\n•   For functions containing interrupt enable operations: Adjust the function's execution flow to ensure the program can reach the operations related to enabling IRQ interrupts.\n\nIf you need additional information about the program, you can call the tools we provide.\n",
      "additional_kwargs": {},
      "response_metadata": {},
      "type": "system",
      "name": null,
      "id": "66d3567f-4130-4bb0-be39-2ac50e55b093"
    },
    {
      "content": "Classify the function : HAL_RCCEx_PeriphCLKConfig",
      "additional_kwargs": {},
      "response_metadata": {},
      "type": "human",
      "name": null,
      "id": "9c761054-632a-428e-8ecc-eda76eb50688"
    },
    {
      "content": "I'll analyze the function `HAL_RCCEx_PeriphCLKConfig` to classify it according to the specified categories. Let me first gather information about this function.",
      "additional_kwargs": {
        "refusal": null
      },
      "response_metadata": {
        "token_usage": {
          "completion_tokens": 61,
          "prompt_tokens": 1747,
          "total_tokens": 1808,
          "completion_tokens_details": null,
          "prompt_tokens_details": {
            "audio_tokens": null,
            "cached_tokens": 1728
          },
          "prompt_cache_hit_tokens": 1728,
          "prompt_cache_miss_tokens": 19
        },
        "model_provider": "deepseek",
        "model_name": "deepseek-chat",
        "system_fingerprint": "fp_ffc7281d48_prod0820_fp8_kvcache",
        "id": "1111285c-4c80-4afe-9816-9df19352e61e",
        "finish_reason": "tool_calls",
        "logprobs": null
      },
      "type": "ai",
      "name": null,
      "id": "lc_run--0f064f40-41fd-43ba-ad96-63d1807247a5-0",
      "tool_calls": [
        {
          "name": "collect_function_info",
          "args": {
            "func_name": "HAL_RCCEx_PeriphCLKConfig"
          },
          "id": "call_00_lVGPrHfE6yAqQsmqPDLIi6hc",
          "type": "tool_call"
        }
      ],
      "invalid_tool_calls": [],
      "usage_metadata": {
        "input_tokens": 1747,
        "output_tokens": 61,
        "total_tokens": 1808,
        "input_token_details": {
          "cache_read": 1728
        },
        "output_token_details": {}
      }
    },
    {
      "content": "Function info: FunctionInfo(name='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', location_line=105, function_content=\"/**\\n* @brief  Initializes the RCC extended peripherals clocks according to the specified\\n*         parameters in the RCC_PeriphCLKInitTypeDef.\\n* @param  PeriphClkInit pointer to an RCC_PeriphCLKInitTypeDef structure that\\n*         contains the configuration information for the Extended Peripherals\\n*         clocks(I2S, SAI, LTDC, RTC, TIM, UARTs, USARTs, LTPIM, SDMMC...).\\n*\\n* @note   Care must be taken when HAL_RCCEx_PeriphCLKConfig() is used to select\\n*         the RTC clock source; in this case the Backup domain will be reset in\\n*         order to modify the RTC Clock source, as consequence RTC registers (including\\n*         the backup registers) are set to their reset values.\\n*\\n* @retval HAL status\\n*/\\nHAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)\\n{\\n  uint32_t tickstart = 0;\\n  uint32_t tmpreg0 = 0;\\n  uint32_t tmpreg1 = 0;\\n  uint32_t plli2sused = 0;\\n  uint32_t pllsaiused = 0;\\n\\n  /* Check the parameters */\\n  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));\\n\\n  /*----------------------------------- I2S configuration ----------------------------------*/\\n  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))\\n  {\\n    /* Check the parameters */\\n    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));\\n\\n    /* Configure I2S Clock source */\\n    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);\\n\\n    /* Enable the PLLI2S when it's used as clock source for I2S */\\n    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)\\n    {\\n      plli2sused = 1;\\n    }\\n  }\\n\\n  /*------------------------------------ SAI1 configuration --------------------------------------*/\\n  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))\\n  {\\n    /* Check the parameters */\\n    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));\\n\\n    /* Configure SAI1 Clock source */\\n    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);\\n    /* Enable the PLLI2S when it's used as clock source for SAI */\\n    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)\\n    {\\n      plli2sused = 1;\\n    }\\n    /* Enable the PLLSAI when it's used as clock source for SAI */\\n    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)\\n    {\\n      pllsaiused = 1;\\n    }\\n  }\\n\\n  /*------------------------------------ SAI2 configuration --------------------------------------*/\\n  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))\\n  {\\n    /* Check the parameters */\\n    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));\\n\\n    /* Configure SAI2 Clock source */\\n    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);\\n\\n    /* Enable the PLLI2S when it's used as clock source for SAI */\\n    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)\\n    {\\n      plli2sused = 1;\\n    }\\n    /* Enable the PLLSAI when it's used as clock source for SAI */\\n    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)\\n    {\\n      pllsaiused = 1;\\n    }\\n  }\\n\\n  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/\\n  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)\\n  {\\n      plli2sused = 1;\\n  }\\n\\n  /*------------------------------------ RTC configuration --------------------------------------*/\\n  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))\\n  {\\n    /* Check for RTC Parameters used to output RTCCLK */\\n    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));\\n\\n    /* Enable Power Clock*/\\n    __HAL_RCC_PWR_CLK_ENABLE();\\n\\n    /* Enable write access to Backup domain */\\n    PWR->CR1 |= PWR_CR1_DBP;\\n\\n    /* Get Start Tick*/\\n    tickstart = HAL_GetTick();\\n\\n    /* Wait for Backup domain Write protection disable */\\n    while((PWR->CR1 & PWR_CR1_DBP) == RESET)\\n    {\\n      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)\\n      {\\n        return HAL_TIMEOUT;\\n      }\\n    }\\n\\n    /* Reset the Backup domain only if the RTC Clock source selection is modified */\\n    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);\\n\\n    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))\\n    {\\n      /* Store the content of BDCR register before the reset of Backup Domain */\\n      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));\\n\\n      /* RTC Clock selection can be changed only if the Backup Domain is reset */\\n      __HAL_RCC_BACKUPRESET_FORCE();\\n      __HAL_RCC_BACKUPRESET_RELEASE();\\n\\n      /* Restore the Content of BDCR register */\\n      RCC->BDCR = tmpreg0;\\n\\n      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */\\n      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))\\n      {\\n        /* Get Start Tick*/\\n        tickstart = HAL_GetTick();\\n\\n        /* Wait till LSE is ready */\\n        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)\\n        {\\n          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)\\n          {\\n            return HAL_TIMEOUT;\\n          }\\n        }\\n      }\\n    }\\n    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);\\n  }\\n\\n  /*------------------------------------ TIM configuration --------------------------------------*/\\n  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))\\n  {\\n    /* Check the parameters */\\n    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));\\n\\n    /* Configure Timer Prescaler */\\n    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);\\n  }\\n\\n  /*-------------------------------------- I2C1 Configuration -----------------------------------*/\\n  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)\\n  {\\n    /* Check the parameters */\\n    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));\\n\\n    /* Configure the I2C1 clock source */\\n    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);\\n  }\\n\\n  /*-------------------------------------- I2C2 Configuration -----------------------------------*/\\n  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)\\n  {\\n    /* Check the parameters */\\n    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));\\n\\n    /* Configure the I2C2 clock source */\\n    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);\\n  }\\n\\n  /*-------------------------------------- I2C3 Configuration -----------------------------------*/\\n  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)\\n  {\\n    /* Check the parameters */\\n    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));\\n\\n    /* Configure the I2C3 clock source */\\n    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);\\n  }\\n\\n  /*-------------------------------------- I2C4 Configuration -----------------------------------*/\\n  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)\\n  {\\n    /* Check the parameters */\\n    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));\\n\\n    /* Configure the I2C4 clock source */\\n    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);\\n  }\\n\\n  /*-------------------------------------- USART1 Configuration -----------------------------------*/\\n  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)\\n  {\\n    /* Check the parameters */\\n    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));\\n\\n    /* Configure the USART1 clock source */\\n    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);\\n  }\\n\\n  /*-------------------------------------- USART2 Configuration -----------------------------------*/\\n  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)\\n  {\\n    /* Check the parameters */\\n    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));\\n\\n    /* Configure the USART2 clock source */\\n    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);\\n  }\\n\\n  /*-------------------------------------- USART3 Configuration -----------------------------------*/\\n  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)\\n  {\\n    /* Check the parameters */\\n    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));\\n\\n    /* Configure the USART3 clock source */\\n    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);\\n  }\\n\\n  /*-------------------------------------- UART4 Configuration -----------------------------------*/\\n  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)\\n  {\\n    /* Check the parameters */\\n    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));\\n\\n    /* Configure the UART4 clock source */\\n    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);\\n  }\\n\\n  /*-------------------------------------- UART5 Configuration -----------------------------------*/\\n  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)\\n  {\\n    /* Check the parameters */\\n    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));\\n\\n    /* Configure the UART5 clock source */\\n    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);\\n  }\\n\\n  /*-------------------------------------- USART6 Configuration -----------------------------------*/\\n  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)\\n  {\\n    /* Check the parameters */\\n    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));\\n\\n    /* Configure the USART6 clock source */\\n    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);\\n  }\\n\\n  /*-------------------------------------- UART7 Configuration -----------------------------------*/\\n  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)\\n  {\\n    /* Check the parameters */\\n    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));\\n\\n    /* Configure the UART7 clock source */\\n    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);\\n  }\\n\\n  /*-------------------------------------- UART8 Configuration -----------------------------------*/\\n  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)\\n  {\\n    /* Check the parameters */\\n    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));\\n\\n    /* Configure the UART8 clock source */\\n    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);\\n  }\\n\\n  /*--------------------------------------- CEC Configuration -----------------------------------*/\\n  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)\\n  {\\n    /* Check the parameters */\\n    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));\\n\\n    /* Configure the CEC clock source */\\n    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);\\n  }\\n\\n  /*-------------------------------------- CK48 Configuration -----------------------------------*/\\n  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)\\n  {\\n    /* Check the parameters */\\n    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));\\n\\n    /* Configure the CLK48 source */\\n    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);\\n\\n    /* Enable the PLLSAI when it's used as clock source for CK48 */\\n    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)\\n    {\\n      pllsaiused = 1;\\n    }\\n  }\\n\\n  /*-------------------------------------- LTDC Configuration -----------------------------------*/\\n#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)\\n  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)\\n  {\\n    pllsaiused = 1;\\n  }\\n#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */\\n\\n  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/\\n  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)\\n  {\\n    /* Check the parameters */\\n    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));\\n\\n    /* Configure the LTPIM1 clock source */\\n    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);\\n   }\\n\\n  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/\\n  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)\\n  {\\n    /* Check the parameters */\\n    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));\\n\\n    /* Configure the SDMMC1 clock source */\\n    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);\\n  }\\n\\n#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)\\n  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/\\n  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)\\n  {\\n    /* Check the parameters */\\n    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));\\n\\n    /* Configure the SDMMC2 clock source */\\n    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);\\n  }\\n\\n  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/\\n  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)\\n  {\\n    /* Check the parameters */\\n    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));\\n\\n    /* Configure the DFSDM1 interface clock source */\\n    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);\\n  }\\n\\n  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/\\n  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)\\n  {\\n    /* Check the parameters */\\n    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));\\n\\n    /* Configure the DFSDM interface clock source */\\n    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);\\n  }\\n#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */\\n\\n  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/\\n  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */\\n  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))\\n  {\\n    /* Disable the PLLI2S */\\n    __HAL_RCC_PLLI2S_DISABLE();\\n\\n    /* Get Start Tick*/\\n    tickstart = HAL_GetTick();\\n\\n    /* Wait till PLLI2S is disabled */\\n    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)\\n    {\\n      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)\\n      {\\n        /* return in case of Timeout detected */\\n        return HAL_TIMEOUT;\\n      }\\n    }\\n\\n    /* check for common PLLI2S Parameters */\\n    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));\\n\\n    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/\\n    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))\\n    {\\n      /* check for Parameters */\\n      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));\\n\\n      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */\\n      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);\\n      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);\\n      /* Configure the PLLI2S division factors */\\n      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */\\n      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */\\n      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);\\n    }\\n\\n    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/\\n    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||\\n       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))\\n    {\\n      /* Check for PLLI2S Parameters */\\n      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));\\n      /* Check for PLLI2S/DIVQ parameters */\\n      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));\\n\\n      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */\\n      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);\\n      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);\\n      /* Configure the PLLI2S division factors */\\n      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */\\n      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */\\n      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */\\n      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);\\n\\n      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */\\n      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);\\n    }\\n\\n    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/\\n    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)\\n    {\\n      /* check for Parameters */\\n      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));\\n\\n     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */\\n      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);\\n      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);\\n      /* Configure the PLLI2S division factors */\\n      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */\\n      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */\\n      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);\\n    }\\n\\n    /*----------------- In Case of PLLI2S is just selected  -----------------*/\\n    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)\\n    {\\n      /* Check for Parameters */\\n      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));\\n      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));\\n      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));\\n\\n      /* Configure the PLLI2S division factors */\\n      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */\\n      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */\\n      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);\\n    }\\n\\n    /* Enable the PLLI2S */\\n    __HAL_RCC_PLLI2S_ENABLE();\\n\\n    /* Get Start Tick*/\\n    tickstart = HAL_GetTick();\\n\\n    /* Wait till PLLI2S is ready */\\n    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)\\n    {\\n      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)\\n      {\\n        /* return in case of Timeout detected */\\n        return HAL_TIMEOUT;\\n      }\\n    }\\n  }\\n\\n  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/\\n  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */\\n  if(pllsaiused == 1)\\n  {\\n    /* Disable PLLSAI Clock */\\n    __HAL_RCC_PLLSAI_DISABLE();\\n\\n    /* Get Start Tick*/\\n    tickstart = HAL_GetTick();\\n\\n    /* Wait till PLLSAI is disabled */\\n    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)\\n    {\\n      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)\\n      {\\n        /* return in case of Timeout detected */\\n        return HAL_TIMEOUT;\\n      }\\n    }\\n\\n    /* Check the PLLSAI division factors */\\n    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));\\n\\n    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/\\n    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\\\\\\n       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))\\n    {\\n      /* check for PLLSAIQ Parameter */\\n      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));\\n      /* check for PLLSAI/DIVQ Parameter */\\n      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));\\n\\n      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */\\n      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);\\n      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);\\n      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */\\n      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */\\n      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */\\n      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);\\n\\n      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */\\n      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);\\n    }\\n\\n    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/\\n    /* In Case of PLLI2S is selected as source clock for CK48 */\\n    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))\\n    {\\n      /* check for Parameters */\\n      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));\\n      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */\\n      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);\\n      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);\\n\\n      /* Configure the PLLSAI division factors */\\n      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */\\n      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */\\n      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);\\n    }\\n\\n#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)\\n    /*---------------------------- LTDC configuration -------------------------------*/\\n    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))\\n    {\\n      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));\\n      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));\\n\\n      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */\\n      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);\\n      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);\\n\\n      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */\\n      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */\\n      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */\\n      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);\\n\\n      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */\\n      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);\\n    }\\n#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */\\n\\n    /* Enable PLLSAI Clock */\\n    __HAL_RCC_PLLSAI_ENABLE();\\n\\n    /* Get Start Tick*/\\n    tickstart = HAL_GetTick();\\n\\n    /* Wait till PLLSAI is ready */\\n    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)\\n    {\\n      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)\\n      {\\n        /* return in case of Timeout detected */\\n        return HAL_TIMEOUT;\\n      }\\n    }\\n  }\\n  return HAL_OK;\\n}\\n\", function_content_in_lines={'105': 'HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)', '106': '{', '107': '  uint32_t tickstart = 0;', '108': '  uint32_t tmpreg0 = 0;', '109': '  uint32_t tmpreg1 = 0;', '110': '  uint32_t plli2sused = 0;', '111': '  uint32_t pllsaiused = 0;', '112': '', '113': '  /* Check the parameters */', '114': '  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));', '115': '', '116': '  /*----------------------------------- I2S configuration ----------------------------------*/', '117': '  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))', '118': '  {', '119': '    /* Check the parameters */', '120': '    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));', '121': '', '122': '    /* Configure I2S Clock source */', '123': '    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);', '124': '', '125': \"    /* Enable the PLLI2S when it's used as clock source for I2S */\", '126': '    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)', '127': '    {', '128': '      plli2sused = 1;', '129': '    }', '130': '  }', '131': '', '132': '  /*------------------------------------ SAI1 configuration --------------------------------------*/', '133': '  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))', '134': '  {', '135': '    /* Check the parameters */', '136': '    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));', '137': '', '138': '    /* Configure SAI1 Clock source */', '139': '    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);', '140': \"    /* Enable the PLLI2S when it's used as clock source for SAI */\", '141': '    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)', '142': '    {', '143': '      plli2sused = 1;', '144': '    }', '145': \"    /* Enable the PLLSAI when it's used as clock source for SAI */\", '146': '    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)', '147': '    {', '148': '      pllsaiused = 1;', '149': '    }', '150': '  }', '151': '', '152': '  /*------------------------------------ SAI2 configuration --------------------------------------*/', '153': '  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))', '154': '  {', '155': '    /* Check the parameters */', '156': '    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));', '157': '', '158': '    /* Configure SAI2 Clock source */', '159': '    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);', '160': '', '161': \"    /* Enable the PLLI2S when it's used as clock source for SAI */\", '162': '    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)', '163': '    {', '164': '      plli2sused = 1;', '165': '    }', '166': \"    /* Enable the PLLSAI when it's used as clock source for SAI */\", '167': '    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)', '168': '    {', '169': '      pllsaiused = 1;', '170': '    }', '171': '  }', '172': '', '173': '  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/', '174': '  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)', '175': '  {', '176': '      plli2sused = 1;', '177': '  }', '178': '', '179': '  /*------------------------------------ RTC configuration --------------------------------------*/', '180': '  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))', '181': '  {', '182': '    /* Check for RTC Parameters used to output RTCCLK */', '183': '    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));', '184': '', '185': '    /* Enable Power Clock*/', '186': '    __HAL_RCC_PWR_CLK_ENABLE();', '187': '', '188': '    /* Enable write access to Backup domain */', '189': '    PWR->CR1 |= PWR_CR1_DBP;', '190': '', '191': '    /* Get Start Tick*/', '192': '    tickstart = HAL_GetTick();', '193': '', '194': '    /* Wait for Backup domain Write protection disable */', '195': '    while((PWR->CR1 & PWR_CR1_DBP) == RESET)', '196': '    {', '197': '      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)', '198': '      {', '199': '        return HAL_TIMEOUT;', '200': '      }', '201': '    }', '202': '', '203': '    /* Reset the Backup domain only if the RTC Clock source selection is modified */', '204': '    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);', '205': '', '206': '    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))', '207': '    {', '208': '      /* Store the content of BDCR register before the reset of Backup Domain */', '209': '      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));', '210': '', '211': '      /* RTC Clock selection can be changed only if the Backup Domain is reset */', '212': '      __HAL_RCC_BACKUPRESET_FORCE();', '213': '      __HAL_RCC_BACKUPRESET_RELEASE();', '214': '', '215': '      /* Restore the Content of BDCR register */', '216': '      RCC->BDCR = tmpreg0;', '217': '', '218': '      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */', '219': '      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))', '220': '      {', '221': '        /* Get Start Tick*/', '222': '        tickstart = HAL_GetTick();', '223': '', '224': '        /* Wait till LSE is ready */', '225': '        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)', '226': '        {', '227': '          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)', '228': '          {', '229': '            return HAL_TIMEOUT;', '230': '          }', '231': '        }', '232': '      }', '233': '    }', '234': '    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);', '235': '  }', '236': '', '237': '  /*------------------------------------ TIM configuration --------------------------------------*/', '238': '  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))', '239': '  {', '240': '    /* Check the parameters */', '241': '    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));', '242': '', '243': '    /* Configure Timer Prescaler */', '244': '    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);', '245': '  }', '246': '', '247': '  /*-------------------------------------- I2C1 Configuration -----------------------------------*/', '248': '  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)', '249': '  {', '250': '    /* Check the parameters */', '251': '    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));', '252': '', '253': '    /* Configure the I2C1 clock source */', '254': '    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);', '255': '  }', '256': '', '257': '  /*-------------------------------------- I2C2 Configuration -----------------------------------*/', '258': '  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)', '259': '  {', '260': '    /* Check the parameters */', '261': '    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));', '262': '', '263': '    /* Configure the I2C2 clock source */', '264': '    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);', '265': '  }', '266': '', '267': '  /*-------------------------------------- I2C3 Configuration -----------------------------------*/', '268': '  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)', '269': '  {', '270': '    /* Check the parameters */', '271': '    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));', '272': '', '273': '    /* Configure the I2C3 clock source */', '274': '    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);', '275': '  }', '276': '', '277': '  /*-------------------------------------- I2C4 Configuration -----------------------------------*/', '278': '  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)', '279': '  {', '280': '    /* Check the parameters */', '281': '    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));', '282': '', '283': '    /* Configure the I2C4 clock source */', '284': '    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);', '285': '  }', '286': '', '287': '  /*-------------------------------------- USART1 Configuration -----------------------------------*/', '288': '  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)', '289': '  {', '290': '    /* Check the parameters */', '291': '    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));', '292': '', '293': '    /* Configure the USART1 clock source */', '294': '    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);', '295': '  }', '296': '', '297': '  /*-------------------------------------- USART2 Configuration -----------------------------------*/', '298': '  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)', '299': '  {', '300': '    /* Check the parameters */', '301': '    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));', '302': '', '303': '    /* Configure the USART2 clock source */', '304': '    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);', '305': '  }', '306': '', '307': '  /*-------------------------------------- USART3 Configuration -----------------------------------*/', '308': '  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)', '309': '  {', '310': '    /* Check the parameters */', '311': '    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));', '312': '', '313': '    /* Configure the USART3 clock source */', '314': '    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);', '315': '  }', '316': '', '317': '  /*-------------------------------------- UART4 Configuration -----------------------------------*/', '318': '  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)', '319': '  {', '320': '    /* Check the parameters */', '321': '    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));', '322': '', '323': '    /* Configure the UART4 clock source */', '324': '    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);', '325': '  }', '326': '', '327': '  /*-------------------------------------- UART5 Configuration -----------------------------------*/', '328': '  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)', '329': '  {', '330': '    /* Check the parameters */', '331': '    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));', '332': '', '333': '    /* Configure the UART5 clock source */', '334': '    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);', '335': '  }', '336': '', '337': '  /*-------------------------------------- USART6 Configuration -----------------------------------*/', '338': '  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)', '339': '  {', '340': '    /* Check the parameters */', '341': '    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));', '342': '', '343': '    /* Configure the USART6 clock source */', '344': '    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);', '345': '  }', '346': '', '347': '  /*-------------------------------------- UART7 Configuration -----------------------------------*/', '348': '  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)', '349': '  {', '350': '    /* Check the parameters */', '351': '    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));', '352': '', '353': '    /* Configure the UART7 clock source */', '354': '    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);', '355': '  }', '356': '', '357': '  /*-------------------------------------- UART8 Configuration -----------------------------------*/', '358': '  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)', '359': '  {', '360': '    /* Check the parameters */', '361': '    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));', '362': '', '363': '    /* Configure the UART8 clock source */', '364': '    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);', '365': '  }', '366': '', '367': '  /*--------------------------------------- CEC Configuration -----------------------------------*/', '368': '  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)', '369': '  {', '370': '    /* Check the parameters */', '371': '    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));', '372': '', '373': '    /* Configure the CEC clock source */', '374': '    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);', '375': '  }', '376': '', '377': '  /*-------------------------------------- CK48 Configuration -----------------------------------*/', '378': '  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)', '379': '  {', '380': '    /* Check the parameters */', '381': '    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));', '382': '', '383': '    /* Configure the CLK48 source */', '384': '    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);', '385': '', '386': \"    /* Enable the PLLSAI when it's used as clock source for CK48 */\", '387': '    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)', '388': '    {', '389': '      pllsaiused = 1;', '390': '    }', '391': '  }', '392': '', '393': '  /*-------------------------------------- LTDC Configuration -----------------------------------*/', '394': '#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)', '395': '  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)', '396': '  {', '397': '    pllsaiused = 1;', '398': '  }', '399': '#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */', '400': '', '401': '  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/', '402': '  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)', '403': '  {', '404': '    /* Check the parameters */', '405': '    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));', '406': '', '407': '    /* Configure the LTPIM1 clock source */', '408': '    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);', '409': '   }', '410': '', '411': '  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/', '412': '  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)', '413': '  {', '414': '    /* Check the parameters */', '415': '    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));', '416': '', '417': '    /* Configure the SDMMC1 clock source */', '418': '    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);', '419': '  }', '420': '', '421': '#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)', '422': '  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/', '423': '  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)', '424': '  {', '425': '    /* Check the parameters */', '426': '    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));', '427': '', '428': '    /* Configure the SDMMC2 clock source */', '429': '    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);', '430': '  }', '431': '', '432': '  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/', '433': '  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)', '434': '  {', '435': '    /* Check the parameters */', '436': '    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));', '437': '', '438': '    /* Configure the DFSDM1 interface clock source */', '439': '    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);', '440': '  }', '441': '', '442': '  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/', '443': '  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)', '444': '  {', '445': '    /* Check the parameters */', '446': '    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));', '447': '', '448': '    /* Configure the DFSDM interface clock source */', '449': '    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);', '450': '  }', '451': '#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */', '452': '', '453': '  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/', '454': '  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */', '455': '  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))', '456': '  {', '457': '    /* Disable the PLLI2S */', '458': '    __HAL_RCC_PLLI2S_DISABLE();', '459': '', '460': '    /* Get Start Tick*/', '461': '    tickstart = HAL_GetTick();', '462': '', '463': '    /* Wait till PLLI2S is disabled */', '464': '    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)', '465': '    {', '466': '      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)', '467': '      {', '468': '        /* return in case of Timeout detected */', '469': '        return HAL_TIMEOUT;', '470': '      }', '471': '    }', '472': '', '473': '    /* check for common PLLI2S Parameters */', '474': '    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));', '475': '', '476': '    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/', '477': '    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))', '478': '    {', '479': '      /* check for Parameters */', '480': '      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));', '481': '', '482': '      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */', '483': '      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);', '484': '      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);', '485': '      /* Configure the PLLI2S division factors */', '486': '      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */', '487': '      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */', '488': '      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);', '489': '    }', '490': '', '491': '    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/', '492': '    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||', '493': '       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))', '494': '    {', '495': '      /* Check for PLLI2S Parameters */', '496': '      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));', '497': '      /* Check for PLLI2S/DIVQ parameters */', '498': '      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));', '499': '', '500': '      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */', '501': '      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);', '502': '      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);', '503': '      /* Configure the PLLI2S division factors */', '504': '      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */', '505': '      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */', '506': '      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */', '507': '      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);', '508': '', '509': '      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */', '510': '      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);', '511': '    }', '512': '', '513': '    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/', '514': '    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)', '515': '    {', '516': '      /* check for Parameters */', '517': '      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));', '518': '', '519': '     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */', '520': '      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);', '521': '      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);', '522': '      /* Configure the PLLI2S division factors */', '523': '      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */', '524': '      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */', '525': '      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);', '526': '    }', '527': '', '528': '    /*----------------- In Case of PLLI2S is just selected  -----------------*/', '529': '    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)', '530': '    {', '531': '      /* Check for Parameters */', '532': '      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));', '533': '      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));', '534': '      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));', '535': '', '536': '      /* Configure the PLLI2S division factors */', '537': '      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */', '538': '      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */', '539': '      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);', '540': '    }', '541': '', '542': '    /* Enable the PLLI2S */', '543': '    __HAL_RCC_PLLI2S_ENABLE();', '544': '', '545': '    /* Get Start Tick*/', '546': '    tickstart = HAL_GetTick();', '547': '', '548': '    /* Wait till PLLI2S is ready */', '549': '    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)', '550': '    {', '551': '      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)', '552': '      {', '553': '        /* return in case of Timeout detected */', '554': '        return HAL_TIMEOUT;', '555': '      }', '556': '    }', '557': '  }', '558': '', '559': '  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/', '560': '  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */', '561': '  if(pllsaiused == 1)', '562': '  {', '563': '    /* Disable PLLSAI Clock */', '564': '    __HAL_RCC_PLLSAI_DISABLE();', '565': '', '566': '    /* Get Start Tick*/', '567': '    tickstart = HAL_GetTick();', '568': '', '569': '    /* Wait till PLLSAI is disabled */', '570': '    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)', '571': '    {', '572': '      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)', '573': '      {', '574': '        /* return in case of Timeout detected */', '575': '        return HAL_TIMEOUT;', '576': '      }', '577': '    }', '578': '', '579': '    /* Check the PLLSAI division factors */', '580': '    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));', '581': '', '582': '    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/', '583': '    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\\\\', '584': '       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))', '585': '    {', '586': '      /* check for PLLSAIQ Parameter */', '587': '      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));', '588': '      /* check for PLLSAI/DIVQ Parameter */', '589': '      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));', '590': '', '591': '      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */', '592': '      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);', '593': '      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);', '594': '      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */', '595': '      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */', '596': '      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */', '597': '      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);', '598': '', '599': '      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */', '600': '      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);', '601': '    }', '602': '', '603': '    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/', '604': '    /* In Case of PLLI2S is selected as source clock for CK48 */', '605': '    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))', '606': '    {', '607': '      /* check for Parameters */', '608': '      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));', '609': '      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */', '610': '      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);', '611': '      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);', '612': '', '613': '      /* Configure the PLLSAI division factors */', '614': '      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */', '615': '      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */', '616': '      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);', '617': '    }', '618': '', '619': '#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)', '620': '    /*---------------------------- LTDC configuration -------------------------------*/', '621': '    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))', '622': '    {', '623': '      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));', '624': '      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));', '625': '', '626': '      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */', '627': '      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);', '628': '      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);', '629': '', '630': '      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */', '631': '      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */', '632': '      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */', '633': '      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);', '634': '', '635': '      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */', '636': '      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);', '637': '    }', '638': '#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */', '639': '', '640': '    /* Enable PLLSAI Clock */', '641': '    __HAL_RCC_PLLSAI_ENABLE();', '642': '', '643': '    /* Get Start Tick*/', '644': '    tickstart = HAL_GetTick();', '645': '', '646': '    /* Wait till PLLSAI is ready */', '647': '    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)', '648': '    {', '649': '      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)', '650': '      {', '651': '        /* return in case of Timeout detected */', '652': '        return HAL_TIMEOUT;', '653': '      }', '654': '    }', '655': '  }', '656': '  return HAL_OK;', '657': '}'})",
      "additional_kwargs": {},
      "response_metadata": {},
      "type": "tool",
      "name": "collect_function_info",
      "id": "76b3f0ef-5851-49f2-9930-523e381b2bfb",
      "tool_call_id": "call_00_lVGPrHfE6yAqQsmqPDLIi6hc",
      "artifact": null,
      "status": "success"
    },
    {
      "content": "Now let me check if this function has any MMIO operations:",
      "additional_kwargs": {
        "refusal": null
      },
      "response_metadata": {
        "token_usage": {
          "completion_tokens": 41,
          "prompt_tokens": 21616,
          "total_tokens": 21657,
          "completion_tokens_details": null,
          "prompt_tokens_details": {
            "audio_tokens": null,
            "cached_tokens": 1792
          },
          "prompt_cache_hit_tokens": 1792,
          "prompt_cache_miss_tokens": 19824
        },
        "model_provider": "deepseek",
        "model_name": "deepseek-chat",
        "system_fingerprint": "fp_ffc7281d48_prod0820_fp8_kvcache",
        "id": "2d5ab0ef-8b59-4045-950e-98efebbc8216",
        "finish_reason": "tool_calls",
        "logprobs": null
      },
      "type": "ai",
      "name": null,
      "id": "lc_run--f8feba8c-3a40-4f54-a953-7bd6d913deb0-0",
      "tool_calls": [
        {
          "name": "collect_mmio_func_info",
          "args": {
            "func_name": "HAL_RCCEx_PeriphCLKConfig"
          },
          "id": "call_00_hG2G5V151bAPyZSX83ua9m4z",
          "type": "tool_call"
        }
      ],
      "invalid_tool_calls": [],
      "usage_metadata": {
        "input_tokens": 21616,
        "output_tokens": 41,
        "total_tokens": 21657,
        "input_token_details": {
          "cache_read": 1792
        },
        "output_token_details": {}
      }
    },
    {
      "content": "Function info: FunctionInfo(name='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', location_line=105, function_content=\"/**\\n* @brief  Initializes the RCC extended peripherals clocks according to the specified\\n*         parameters in the RCC_PeriphCLKInitTypeDef.\\n* @param  PeriphClkInit pointer to an RCC_PeriphCLKInitTypeDef structure that\\n*         contains the configuration information for the Extended Peripherals\\n*         clocks(I2S, SAI, LTDC, RTC, TIM, UARTs, USARTs, LTPIM, SDMMC...).\\n*\\n* @note   Care must be taken when HAL_RCCEx_PeriphCLKConfig() is used to select\\n*         the RTC clock source; in this case the Backup domain will be reset in\\n*         order to modify the RTC Clock source, as consequence RTC registers (including\\n*         the backup registers) are set to their reset values.\\n*\\n* @retval HAL status\\n*/\\nHAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)\\n{\\n  uint32_t tickstart = 0;\\n  uint32_t tmpreg0 = 0;\\n  uint32_t tmpreg1 = 0;\\n  uint32_t plli2sused = 0;\\n  uint32_t pllsaiused = 0;\\n\\n  /* Check the parameters */\\n  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));\\n\\n  /*----------------------------------- I2S configuration ----------------------------------*/\\n  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))\\n  {\\n    /* Check the parameters */\\n    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));\\n\\n    /* Configure I2S Clock source */\\n    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);\\n\\n    /* Enable the PLLI2S when it's used as clock source for I2S */\\n    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)\\n    {\\n      plli2sused = 1;\\n    }\\n  }\\n\\n  /*------------------------------------ SAI1 configuration --------------------------------------*/\\n  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))\\n  {\\n    /* Check the parameters */\\n    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));\\n\\n    /* Configure SAI1 Clock source */\\n    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);\\n    /* Enable the PLLI2S when it's used as clock source for SAI */\\n    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)\\n    {\\n      plli2sused = 1;\\n    }\\n    /* Enable the PLLSAI when it's used as clock source for SAI */\\n    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)\\n    {\\n      pllsaiused = 1;\\n    }\\n  }\\n\\n  /*------------------------------------ SAI2 configuration --------------------------------------*/\\n  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))\\n  {\\n    /* Check the parameters */\\n    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));\\n\\n    /* Configure SAI2 Clock source */\\n    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);\\n\\n    /* Enable the PLLI2S when it's used as clock source for SAI */\\n    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)\\n    {\\n      plli2sused = 1;\\n    }\\n    /* Enable the PLLSAI when it's used as clock source for SAI */\\n    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)\\n    {\\n      pllsaiused = 1;\\n    }\\n  }\\n\\n  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/\\n  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)\\n  {\\n      plli2sused = 1;\\n  }\\n\\n  /*------------------------------------ RTC configuration --------------------------------------*/\\n  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))\\n  {\\n    /* Check for RTC Parameters used to output RTCCLK */\\n    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));\\n\\n    /* Enable Power Clock*/\\n    __HAL_RCC_PWR_CLK_ENABLE();\\n\\n    /* Enable write access to Backup domain */\\n    PWR->CR1 |= PWR_CR1_DBP;\\n\\n    /* Get Start Tick*/\\n    tickstart = HAL_GetTick();\\n\\n    /* Wait for Backup domain Write protection disable */\\n    while((PWR->CR1 & PWR_CR1_DBP) == RESET)\\n    {\\n      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)\\n      {\\n        return HAL_TIMEOUT;\\n      }\\n    }\\n\\n    /* Reset the Backup domain only if the RTC Clock source selection is modified */\\n    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);\\n\\n    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))\\n    {\\n      /* Store the content of BDCR register before the reset of Backup Domain */\\n      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));\\n\\n      /* RTC Clock selection can be changed only if the Backup Domain is reset */\\n      __HAL_RCC_BACKUPRESET_FORCE();\\n      __HAL_RCC_BACKUPRESET_RELEASE();\\n\\n      /* Restore the Content of BDCR register */\\n      RCC->BDCR = tmpreg0;\\n\\n      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */\\n      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))\\n      {\\n        /* Get Start Tick*/\\n        tickstart = HAL_GetTick();\\n\\n        /* Wait till LSE is ready */\\n        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)\\n        {\\n          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)\\n          {\\n            return HAL_TIMEOUT;\\n          }\\n        }\\n      }\\n    }\\n    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);\\n  }\\n\\n  /*------------------------------------ TIM configuration --------------------------------------*/\\n  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))\\n  {\\n    /* Check the parameters */\\n    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));\\n\\n    /* Configure Timer Prescaler */\\n    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);\\n  }\\n\\n  /*-------------------------------------- I2C1 Configuration -----------------------------------*/\\n  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)\\n  {\\n    /* Check the parameters */\\n    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));\\n\\n    /* Configure the I2C1 clock source */\\n    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);\\n  }\\n\\n  /*-------------------------------------- I2C2 Configuration -----------------------------------*/\\n  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)\\n  {\\n    /* Check the parameters */\\n    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));\\n\\n    /* Configure the I2C2 clock source */\\n    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);\\n  }\\n\\n  /*-------------------------------------- I2C3 Configuration -----------------------------------*/\\n  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)\\n  {\\n    /* Check the parameters */\\n    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));\\n\\n    /* Configure the I2C3 clock source */\\n    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);\\n  }\\n\\n  /*-------------------------------------- I2C4 Configuration -----------------------------------*/\\n  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)\\n  {\\n    /* Check the parameters */\\n    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));\\n\\n    /* Configure the I2C4 clock source */\\n    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);\\n  }\\n\\n  /*-------------------------------------- USART1 Configuration -----------------------------------*/\\n  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)\\n  {\\n    /* Check the parameters */\\n    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));\\n\\n    /* Configure the USART1 clock source */\\n    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);\\n  }\\n\\n  /*-------------------------------------- USART2 Configuration -----------------------------------*/\\n  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)\\n  {\\n    /* Check the parameters */\\n    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));\\n\\n    /* Configure the USART2 clock source */\\n    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);\\n  }\\n\\n  /*-------------------------------------- USART3 Configuration -----------------------------------*/\\n  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)\\n  {\\n    /* Check the parameters */\\n    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));\\n\\n    /* Configure the USART3 clock source */\\n    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);\\n  }\\n\\n  /*-------------------------------------- UART4 Configuration -----------------------------------*/\\n  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)\\n  {\\n    /* Check the parameters */\\n    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));\\n\\n    /* Configure the UART4 clock source */\\n    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);\\n  }\\n\\n  /*-------------------------------------- UART5 Configuration -----------------------------------*/\\n  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)\\n  {\\n    /* Check the parameters */\\n    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));\\n\\n    /* Configure the UART5 clock source */\\n    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);\\n  }\\n\\n  /*-------------------------------------- USART6 Configuration -----------------------------------*/\\n  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)\\n  {\\n    /* Check the parameters */\\n    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));\\n\\n    /* Configure the USART6 clock source */\\n    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);\\n  }\\n\\n  /*-------------------------------------- UART7 Configuration -----------------------------------*/\\n  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)\\n  {\\n    /* Check the parameters */\\n    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));\\n\\n    /* Configure the UART7 clock source */\\n    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);\\n  }\\n\\n  /*-------------------------------------- UART8 Configuration -----------------------------------*/\\n  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)\\n  {\\n    /* Check the parameters */\\n    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));\\n\\n    /* Configure the UART8 clock source */\\n    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);\\n  }\\n\\n  /*--------------------------------------- CEC Configuration -----------------------------------*/\\n  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)\\n  {\\n    /* Check the parameters */\\n    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));\\n\\n    /* Configure the CEC clock source */\\n    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);\\n  }\\n\\n  /*-------------------------------------- CK48 Configuration -----------------------------------*/\\n  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)\\n  {\\n    /* Check the parameters */\\n    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));\\n\\n    /* Configure the CLK48 source */\\n    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);\\n\\n    /* Enable the PLLSAI when it's used as clock source for CK48 */\\n    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)\\n    {\\n      pllsaiused = 1;\\n    }\\n  }\\n\\n  /*-------------------------------------- LTDC Configuration -----------------------------------*/\\n#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)\\n  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)\\n  {\\n    pllsaiused = 1;\\n  }\\n#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */\\n\\n  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/\\n  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)\\n  {\\n    /* Check the parameters */\\n    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));\\n\\n    /* Configure the LTPIM1 clock source */\\n    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);\\n   }\\n\\n  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/\\n  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)\\n  {\\n    /* Check the parameters */\\n    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));\\n\\n    /* Configure the SDMMC1 clock source */\\n    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);\\n  }\\n\\n#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)\\n  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/\\n  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)\\n  {\\n    /* Check the parameters */\\n    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));\\n\\n    /* Configure the SDMMC2 clock source */\\n    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);\\n  }\\n\\n  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/\\n  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)\\n  {\\n    /* Check the parameters */\\n    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));\\n\\n    /* Configure the DFSDM1 interface clock source */\\n    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);\\n  }\\n\\n  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/\\n  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)\\n  {\\n    /* Check the parameters */\\n    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));\\n\\n    /* Configure the DFSDM interface clock source */\\n    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);\\n  }\\n#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */\\n\\n  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/\\n  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */\\n  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))\\n  {\\n    /* Disable the PLLI2S */\\n    __HAL_RCC_PLLI2S_DISABLE();\\n\\n    /* Get Start Tick*/\\n    tickstart = HAL_GetTick();\\n\\n    /* Wait till PLLI2S is disabled */\\n    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)\\n    {\\n      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)\\n      {\\n        /* return in case of Timeout detected */\\n        return HAL_TIMEOUT;\\n      }\\n    }\\n\\n    /* check for common PLLI2S Parameters */\\n    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));\\n\\n    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/\\n    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))\\n    {\\n      /* check for Parameters */\\n      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));\\n\\n      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */\\n      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);\\n      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);\\n      /* Configure the PLLI2S division factors */\\n      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */\\n      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */\\n      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);\\n    }\\n\\n    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/\\n    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||\\n       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))\\n    {\\n      /* Check for PLLI2S Parameters */\\n      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));\\n      /* Check for PLLI2S/DIVQ parameters */\\n      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));\\n\\n      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */\\n      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);\\n      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);\\n      /* Configure the PLLI2S division factors */\\n      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */\\n      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */\\n      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */\\n      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);\\n\\n      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */\\n      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);\\n    }\\n\\n    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/\\n    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)\\n    {\\n      /* check for Parameters */\\n      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));\\n\\n     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */\\n      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);\\n      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);\\n      /* Configure the PLLI2S division factors */\\n      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */\\n      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */\\n      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);\\n    }\\n\\n    /*----------------- In Case of PLLI2S is just selected  -----------------*/\\n    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)\\n    {\\n      /* Check for Parameters */\\n      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));\\n      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));\\n      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));\\n\\n      /* Configure the PLLI2S division factors */\\n      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */\\n      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */\\n      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);\\n    }\\n\\n    /* Enable the PLLI2S */\\n    __HAL_RCC_PLLI2S_ENABLE();\\n\\n    /* Get Start Tick*/\\n    tickstart = HAL_GetTick();\\n\\n    /* Wait till PLLI2S is ready */\\n    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)\\n    {\\n      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)\\n      {\\n        /* return in case of Timeout detected */\\n        return HAL_TIMEOUT;\\n      }\\n    }\\n  }\\n\\n  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/\\n  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */\\n  if(pllsaiused == 1)\\n  {\\n    /* Disable PLLSAI Clock */\\n    __HAL_RCC_PLLSAI_DISABLE();\\n\\n    /* Get Start Tick*/\\n    tickstart = HAL_GetTick();\\n\\n    /* Wait till PLLSAI is disabled */\\n    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)\\n    {\\n      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)\\n      {\\n        /* return in case of Timeout detected */\\n        return HAL_TIMEOUT;\\n      }\\n    }\\n\\n    /* Check the PLLSAI division factors */\\n    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));\\n\\n    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/\\n    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\\\\\\n       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))\\n    {\\n      /* check for PLLSAIQ Parameter */\\n      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));\\n      /* check for PLLSAI/DIVQ Parameter */\\n      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));\\n\\n      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */\\n      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);\\n      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);\\n      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */\\n      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */\\n      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */\\n      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);\\n\\n      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */\\n      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);\\n    }\\n\\n    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/\\n    /* In Case of PLLI2S is selected as source clock for CK48 */\\n    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))\\n    {\\n      /* check for Parameters */\\n      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));\\n      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */\\n      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);\\n      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);\\n\\n      /* Configure the PLLSAI division factors */\\n      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */\\n      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */\\n      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);\\n    }\\n\\n#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)\\n    /*---------------------------- LTDC configuration -------------------------------*/\\n    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))\\n    {\\n      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));\\n      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));\\n\\n      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */\\n      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);\\n      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);\\n\\n      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */\\n      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */\\n      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */\\n      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);\\n\\n      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */\\n      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);\\n    }\\n#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */\\n\\n    /* Enable PLLSAI Clock */\\n    __HAL_RCC_PLLSAI_ENABLE();\\n\\n    /* Get Start Tick*/\\n    tickstart = HAL_GetTick();\\n\\n    /* Wait till PLLSAI is ready */\\n    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)\\n    {\\n      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)\\n      {\\n        /* return in case of Timeout detected */\\n        return HAL_TIMEOUT;\\n      }\\n    }\\n  }\\n  return HAL_OK;\\n}\\n\", function_content_in_lines={'105': 'HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)', '106': '{', '107': '  uint32_t tickstart = 0;', '108': '  uint32_t tmpreg0 = 0;', '109': '  uint32_t tmpreg1 = 0;', '110': '  uint32_t plli2sused = 0;', '111': '  uint32_t pllsaiused = 0;', '112': '', '113': '  /* Check the parameters */', '114': '  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));', '115': '', '116': '  /*----------------------------------- I2S configuration ----------------------------------*/', '117': '  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))', '118': '  {', '119': '    /* Check the parameters */', '120': '    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));', '121': '', '122': '    /* Configure I2S Clock source */', '123': '    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);', '124': '', '125': \"    /* Enable the PLLI2S when it's used as clock source for I2S */\", '126': '    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)', '127': '    {', '128': '      plli2sused = 1;', '129': '    }', '130': '  }', '131': '', '132': '  /*------------------------------------ SAI1 configuration --------------------------------------*/', '133': '  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))', '134': '  {', '135': '    /* Check the parameters */', '136': '    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));', '137': '', '138': '    /* Configure SAI1 Clock source */', '139': '    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);', '140': \"    /* Enable the PLLI2S when it's used as clock source for SAI */\", '141': '    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)', '142': '    {', '143': '      plli2sused = 1;', '144': '    }', '145': \"    /* Enable the PLLSAI when it's used as clock source for SAI */\", '146': '    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)', '147': '    {', '148': '      pllsaiused = 1;', '149': '    }', '150': '  }', '151': '', '152': '  /*------------------------------------ SAI2 configuration --------------------------------------*/', '153': '  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))', '154': '  {', '155': '    /* Check the parameters */', '156': '    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));', '157': '', '158': '    /* Configure SAI2 Clock source */', '159': '    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);', '160': '', '161': \"    /* Enable the PLLI2S when it's used as clock source for SAI */\", '162': '    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)', '163': '    {', '164': '      plli2sused = 1;', '165': '    }', '166': \"    /* Enable the PLLSAI when it's used as clock source for SAI */\", '167': '    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)', '168': '    {', '169': '      pllsaiused = 1;', '170': '    }', '171': '  }', '172': '', '173': '  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/', '174': '  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)', '175': '  {', '176': '      plli2sused = 1;', '177': '  }', '178': '', '179': '  /*------------------------------------ RTC configuration --------------------------------------*/', '180': '  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))', '181': '  {', '182': '    /* Check for RTC Parameters used to output RTCCLK */', '183': '    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));', '184': '', '185': '    /* Enable Power Clock*/', '186': '    __HAL_RCC_PWR_CLK_ENABLE();', '187': '', '188': '    /* Enable write access to Backup domain */', '189': '    PWR->CR1 |= PWR_CR1_DBP;', '190': '', '191': '    /* Get Start Tick*/', '192': '    tickstart = HAL_GetTick();', '193': '', '194': '    /* Wait for Backup domain Write protection disable */', '195': '    while((PWR->CR1 & PWR_CR1_DBP) == RESET)', '196': '    {', '197': '      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)', '198': '      {', '199': '        return HAL_TIMEOUT;', '200': '      }', '201': '    }', '202': '', '203': '    /* Reset the Backup domain only if the RTC Clock source selection is modified */', '204': '    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);', '205': '', '206': '    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))', '207': '    {', '208': '      /* Store the content of BDCR register before the reset of Backup Domain */', '209': '      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));', '210': '', '211': '      /* RTC Clock selection can be changed only if the Backup Domain is reset */', '212': '      __HAL_RCC_BACKUPRESET_FORCE();', '213': '      __HAL_RCC_BACKUPRESET_RELEASE();', '214': '', '215': '      /* Restore the Content of BDCR register */', '216': '      RCC->BDCR = tmpreg0;', '217': '', '218': '      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */', '219': '      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))', '220': '      {', '221': '        /* Get Start Tick*/', '222': '        tickstart = HAL_GetTick();', '223': '', '224': '        /* Wait till LSE is ready */', '225': '        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)', '226': '        {', '227': '          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)', '228': '          {', '229': '            return HAL_TIMEOUT;', '230': '          }', '231': '        }', '232': '      }', '233': '    }', '234': '    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);', '235': '  }', '236': '', '237': '  /*------------------------------------ TIM configuration --------------------------------------*/', '238': '  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))', '239': '  {', '240': '    /* Check the parameters */', '241': '    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));', '242': '', '243': '    /* Configure Timer Prescaler */', '244': '    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);', '245': '  }', '246': '', '247': '  /*-------------------------------------- I2C1 Configuration -----------------------------------*/', '248': '  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)', '249': '  {', '250': '    /* Check the parameters */', '251': '    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));', '252': '', '253': '    /* Configure the I2C1 clock source */', '254': '    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);', '255': '  }', '256': '', '257': '  /*-------------------------------------- I2C2 Configuration -----------------------------------*/', '258': '  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)', '259': '  {', '260': '    /* Check the parameters */', '261': '    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));', '262': '', '263': '    /* Configure the I2C2 clock source */', '264': '    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);', '265': '  }', '266': '', '267': '  /*-------------------------------------- I2C3 Configuration -----------------------------------*/', '268': '  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)', '269': '  {', '270': '    /* Check the parameters */', '271': '    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));', '272': '', '273': '    /* Configure the I2C3 clock source */', '274': '    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);', '275': '  }', '276': '', '277': '  /*-------------------------------------- I2C4 Configuration -----------------------------------*/', '278': '  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)', '279': '  {', '280': '    /* Check the parameters */', '281': '    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));', '282': '', '283': '    /* Configure the I2C4 clock source */', '284': '    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);', '285': '  }', '286': '', '287': '  /*-------------------------------------- USART1 Configuration -----------------------------------*/', '288': '  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)', '289': '  {', '290': '    /* Check the parameters */', '291': '    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));', '292': '', '293': '    /* Configure the USART1 clock source */', '294': '    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);', '295': '  }', '296': '', '297': '  /*-------------------------------------- USART2 Configuration -----------------------------------*/', '298': '  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)', '299': '  {', '300': '    /* Check the parameters */', '301': '    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));', '302': '', '303': '    /* Configure the USART2 clock source */', '304': '    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);', '305': '  }', '306': '', '307': '  /*-------------------------------------- USART3 Configuration -----------------------------------*/', '308': '  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)', '309': '  {', '310': '    /* Check the parameters */', '311': '    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));', '312': '', '313': '    /* Configure the USART3 clock source */', '314': '    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);', '315': '  }', '316': '', '317': '  /*-------------------------------------- UART4 Configuration -----------------------------------*/', '318': '  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)', '319': '  {', '320': '    /* Check the parameters */', '321': '    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));', '322': '', '323': '    /* Configure the UART4 clock source */', '324': '    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);', '325': '  }', '326': '', '327': '  /*-------------------------------------- UART5 Configuration -----------------------------------*/', '328': '  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)', '329': '  {', '330': '    /* Check the parameters */', '331': '    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));', '332': '', '333': '    /* Configure the UART5 clock source */', '334': '    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);', '335': '  }', '336': '', '337': '  /*-------------------------------------- USART6 Configuration -----------------------------------*/', '338': '  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)', '339': '  {', '340': '    /* Check the parameters */', '341': '    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));', '342': '', '343': '    /* Configure the USART6 clock source */', '344': '    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);', '345': '  }', '346': '', '347': '  /*-------------------------------------- UART7 Configuration -----------------------------------*/', '348': '  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)', '349': '  {', '350': '    /* Check the parameters */', '351': '    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));', '352': '', '353': '    /* Configure the UART7 clock source */', '354': '    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);', '355': '  }', '356': '', '357': '  /*-------------------------------------- UART8 Configuration -----------------------------------*/', '358': '  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)', '359': '  {', '360': '    /* Check the parameters */', '361': '    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));', '362': '', '363': '    /* Configure the UART8 clock source */', '364': '    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);', '365': '  }', '366': '', '367': '  /*--------------------------------------- CEC Configuration -----------------------------------*/', '368': '  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)', '369': '  {', '370': '    /* Check the parameters */', '371': '    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));', '372': '', '373': '    /* Configure the CEC clock source */', '374': '    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);', '375': '  }', '376': '', '377': '  /*-------------------------------------- CK48 Configuration -----------------------------------*/', '378': '  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)', '379': '  {', '380': '    /* Check the parameters */', '381': '    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));', '382': '', '383': '    /* Configure the CLK48 source */', '384': '    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);', '385': '', '386': \"    /* Enable the PLLSAI when it's used as clock source for CK48 */\", '387': '    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)', '388': '    {', '389': '      pllsaiused = 1;', '390': '    }', '391': '  }', '392': '', '393': '  /*-------------------------------------- LTDC Configuration -----------------------------------*/', '394': '#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)', '395': '  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)', '396': '  {', '397': '    pllsaiused = 1;', '398': '  }', '399': '#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */', '400': '', '401': '  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/', '402': '  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)', '403': '  {', '404': '    /* Check the parameters */', '405': '    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));', '406': '', '407': '    /* Configure the LTPIM1 clock source */', '408': '    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);', '409': '   }', '410': '', '411': '  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/', '412': '  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)', '413': '  {', '414': '    /* Check the parameters */', '415': '    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));', '416': '', '417': '    /* Configure the SDMMC1 clock source */', '418': '    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);', '419': '  }', '420': '', '421': '#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)', '422': '  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/', '423': '  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)', '424': '  {', '425': '    /* Check the parameters */', '426': '    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));', '427': '', '428': '    /* Configure the SDMMC2 clock source */', '429': '    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);', '430': '  }', '431': '', '432': '  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/', '433': '  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)', '434': '  {', '435': '    /* Check the parameters */', '436': '    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));', '437': '', '438': '    /* Configure the DFSDM1 interface clock source */', '439': '    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);', '440': '  }', '441': '', '442': '  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/', '443': '  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)', '444': '  {', '445': '    /* Check the parameters */', '446': '    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));', '447': '', '448': '    /* Configure the DFSDM interface clock source */', '449': '    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);', '450': '  }', '451': '#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */', '452': '', '453': '  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/', '454': '  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */', '455': '  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))', '456': '  {', '457': '    /* Disable the PLLI2S */', '458': '    __HAL_RCC_PLLI2S_DISABLE();', '459': '', '460': '    /* Get Start Tick*/', '461': '    tickstart = HAL_GetTick();', '462': '', '463': '    /* Wait till PLLI2S is disabled */', '464': '    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)', '465': '    {', '466': '      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)', '467': '      {', '468': '        /* return in case of Timeout detected */', '469': '        return HAL_TIMEOUT;', '470': '      }', '471': '    }', '472': '', '473': '    /* check for common PLLI2S Parameters */', '474': '    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));', '475': '', '476': '    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/', '477': '    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))', '478': '    {', '479': '      /* check for Parameters */', '480': '      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));', '481': '', '482': '      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */', '483': '      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);', '484': '      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);', '485': '      /* Configure the PLLI2S division factors */', '486': '      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */', '487': '      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */', '488': '      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);', '489': '    }', '490': '', '491': '    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/', '492': '    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||', '493': '       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))', '494': '    {', '495': '      /* Check for PLLI2S Parameters */', '496': '      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));', '497': '      /* Check for PLLI2S/DIVQ parameters */', '498': '      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));', '499': '', '500': '      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */', '501': '      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);', '502': '      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);', '503': '      /* Configure the PLLI2S division factors */', '504': '      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */', '505': '      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */', '506': '      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */', '507': '      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);', '508': '', '509': '      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */', '510': '      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);', '511': '    }', '512': '', '513': '    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/', '514': '    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)', '515': '    {', '516': '      /* check for Parameters */', '517': '      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));', '518': '', '519': '     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */', '520': '      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);', '521': '      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);', '522': '      /* Configure the PLLI2S division factors */', '523': '      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */', '524': '      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */', '525': '      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);', '526': '    }', '527': '', '528': '    /*----------------- In Case of PLLI2S is just selected  -----------------*/', '529': '    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)', '530': '    {', '531': '      /* Check for Parameters */', '532': '      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));', '533': '      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));', '534': '      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));', '535': '', '536': '      /* Configure the PLLI2S division factors */', '537': '      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */', '538': '      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */', '539': '      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);', '540': '    }', '541': '', '542': '    /* Enable the PLLI2S */', '543': '    __HAL_RCC_PLLI2S_ENABLE();', '544': '', '545': '    /* Get Start Tick*/', '546': '    tickstart = HAL_GetTick();', '547': '', '548': '    /* Wait till PLLI2S is ready */', '549': '    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)', '550': '    {', '551': '      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)', '552': '      {', '553': '        /* return in case of Timeout detected */', '554': '        return HAL_TIMEOUT;', '555': '      }', '556': '    }', '557': '  }', '558': '', '559': '  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/', '560': '  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */', '561': '  if(pllsaiused == 1)', '562': '  {', '563': '    /* Disable PLLSAI Clock */', '564': '    __HAL_RCC_PLLSAI_DISABLE();', '565': '', '566': '    /* Get Start Tick*/', '567': '    tickstart = HAL_GetTick();', '568': '', '569': '    /* Wait till PLLSAI is disabled */', '570': '    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)', '571': '    {', '572': '      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)', '573': '      {', '574': '        /* return in case of Timeout detected */', '575': '        return HAL_TIMEOUT;', '576': '      }', '577': '    }', '578': '', '579': '    /* Check the PLLSAI division factors */', '580': '    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));', '581': '', '582': '    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/', '583': '    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\\\\', '584': '       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))', '585': '    {', '586': '      /* check for PLLSAIQ Parameter */', '587': '      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));', '588': '      /* check for PLLSAI/DIVQ Parameter */', '589': '      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));', '590': '', '591': '      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */', '592': '      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);', '593': '      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);', '594': '      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */', '595': '      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */', '596': '      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */', '597': '      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);', '598': '', '599': '      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */', '600': '      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);', '601': '    }', '602': '', '603': '    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/', '604': '    /* In Case of PLLI2S is selected as source clock for CK48 */', '605': '    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))', '606': '    {', '607': '      /* check for Parameters */', '608': '      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));', '609': '      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */', '610': '      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);', '611': '      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);', '612': '', '613': '      /* Configure the PLLSAI division factors */', '614': '      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */', '615': '      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */', '616': '      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);', '617': '    }', '618': '', '619': '#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)', '620': '    /*---------------------------- LTDC configuration -------------------------------*/', '621': '    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))', '622': '    {', '623': '      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));', '624': '      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));', '625': '', '626': '      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */', '627': '      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);', '628': '      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);', '629': '', '630': '      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */', '631': '      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */', '632': '      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */', '633': '      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);', '634': '', '635': '      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */', '636': '      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);', '637': '    }', '638': '#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */', '639': '', '640': '    /* Enable PLLSAI Clock */', '641': '    __HAL_RCC_PLLSAI_ENABLE();', '642': '', '643': '    /* Get Start Tick*/', '644': '    tickstart = HAL_GetTick();', '645': '', '646': '    /* Wait till PLLSAI is ready */', '647': '    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)', '648': '    {', '649': '      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)', '650': '      {', '651': '        /* return in case of Timeout detected */', '652': '        return HAL_TIMEOUT;', '653': '      }', '654': '    }', '655': '  }', '656': '  return HAL_OK;', '657': '}'})\nMMIO Exprs info: [MmioExprInfo(name='tmpreg', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=186, expr_type='varaccess', enclosing_type='assign_from'), MmioExprInfo(name='CFGR', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=234, expr_type='varaccess', enclosing_type='skip'), MmioExprInfo(name='DCKCFGR2', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=254, expr_type='varaccess', enclosing_type='skip'), MmioExprInfo(name='DCKCFGR2', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=264, expr_type='varaccess', enclosing_type='skip'), MmioExprInfo(name='DCKCFGR2', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=274, expr_type='varaccess', enclosing_type='skip'), MmioExprInfo(name='DCKCFGR2', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=284, expr_type='varaccess', enclosing_type='skip'), MmioExprInfo(name='DCKCFGR2', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=294, expr_type='varaccess', enclosing_type='skip'), MmioExprInfo(name='DCKCFGR2', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=304, expr_type='varaccess', enclosing_type='skip'), MmioExprInfo(name='DCKCFGR2', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=314, expr_type='varaccess', enclosing_type='skip'), MmioExprInfo(name='DCKCFGR2', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=324, expr_type='varaccess', enclosing_type='skip'), MmioExprInfo(name='DCKCFGR2', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=334, expr_type='varaccess', enclosing_type='skip'), MmioExprInfo(name='DCKCFGR2', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=344, expr_type='varaccess', enclosing_type='skip'), MmioExprInfo(name='DCKCFGR2', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=354, expr_type='varaccess', enclosing_type='skip'), MmioExprInfo(name='DCKCFGR2', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=364, expr_type='varaccess', enclosing_type='skip'), MmioExprInfo(name='DCKCFGR2', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=374, expr_type='varaccess', enclosing_type='skip'), MmioExprInfo(name='DCKCFGR2', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=384, expr_type='varaccess', enclosing_type='skip'), MmioExprInfo(name='DCKCFGR2', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=408, expr_type='varaccess', enclosing_type='skip'), MmioExprInfo(name='DCKCFGR2', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=418, expr_type='varaccess', enclosing_type='skip'), MmioExprInfo(name='DCKCFGR2', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=429, expr_type='varaccess', enclosing_type='skip'), MmioExprInfo(name='DCKCFGR1', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=139, expr_type='varaccess', enclosing_type='skip'), MmioExprInfo(name='DCKCFGR1', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=159, expr_type='varaccess', enclosing_type='skip'), MmioExprInfo(name='DCKCFGR1', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=439, expr_type='varaccess', enclosing_type='skip'), MmioExprInfo(name='DCKCFGR1', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=449, expr_type='varaccess', enclosing_type='skip'), MmioExprInfo(name='DCKCFGR1', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=510, expr_type='varaccess', enclosing_type='skip'), MmioExprInfo(name='DCKCFGR1', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=600, expr_type='varaccess', enclosing_type='skip'), MmioExprInfo(name='DCKCFGR1', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=636, expr_type='varaccess', enclosing_type='skip'), MmioExprInfo(name='PLLSAICFGR', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=597, expr_type='varaccess', enclosing_type='skip'), MmioExprInfo(name='PLLSAICFGR', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=616, expr_type='varaccess', enclosing_type='skip'), MmioExprInfo(name='PLLSAICFGR', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=633, expr_type='varaccess', enclosing_type='skip'), MmioExprInfo(name='PLLI2SCFGR', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=488, expr_type='varaccess', enclosing_type='skip'), MmioExprInfo(name='PLLI2SCFGR', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=507, expr_type='varaccess', enclosing_type='skip'), MmioExprInfo(name='PLLI2SCFGR', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=525, expr_type='varaccess', enclosing_type='skip'), MmioExprInfo(name='BDCR', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=216, expr_type='varaccess', enclosing_type='assign_from'), MmioExprInfo(name='Dfsdm1ClockSelection', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=439, expr_type='varaccess', enclosing_type='skip'), MmioExprInfo(name='Sdmmc1ClockSelection', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=418, expr_type='varaccess', enclosing_type='skip'), MmioExprInfo(name='Dfsdm1AudioClockSelection', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=449, expr_type='varaccess', enclosing_type='skip'), MmioExprInfo(name='Sdmmc2ClockSelection', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=429, expr_type='varaccess', enclosing_type='skip'), MmioExprInfo(name='Clk48ClockSelection', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=384, expr_type='varaccess', enclosing_type='skip'), MmioExprInfo(name='Clk48ClockSelection', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=387, expr_type='varaccess', enclosing_type='binary'), MmioExprInfo(name='Clk48ClockSelection', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=605, expr_type='varaccess', enclosing_type='binary'), MmioExprInfo(name='CecClockSelection', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=374, expr_type='varaccess', enclosing_type='skip'), MmioExprInfo(name='Lptim1ClockSelection', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=408, expr_type='varaccess', enclosing_type='skip'), MmioExprInfo(name='I2c4ClockSelection', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=284, expr_type='varaccess', enclosing_type='skip'), MmioExprInfo(name='I2c3ClockSelection', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=274, expr_type='varaccess', enclosing_type='skip'), MmioExprInfo(name='I2c2ClockSelection', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=264, expr_type='varaccess', enclosing_type='skip'), MmioExprInfo(name='I2c1ClockSelection', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=254, expr_type='varaccess', enclosing_type='skip'), MmioExprInfo(name='Uart8ClockSelection', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=364, expr_type='varaccess', enclosing_type='skip'), MmioExprInfo(name='Uart7ClockSelection', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=354, expr_type='varaccess', enclosing_type='skip'), MmioExprInfo(name='Usart6ClockSelection', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=344, expr_type='varaccess', enclosing_type='skip'), MmioExprInfo(name='Uart5ClockSelection', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=334, expr_type='varaccess', enclosing_type='skip'), MmioExprInfo(name='Uart4ClockSelection', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=324, expr_type='varaccess', enclosing_type='skip'), MmioExprInfo(name='Usart3ClockSelection', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=314, expr_type='varaccess', enclosing_type='skip'), MmioExprInfo(name='Usart2ClockSelection', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=304, expr_type='varaccess', enclosing_type='skip'), MmioExprInfo(name='Usart1ClockSelection', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=294, expr_type='varaccess', enclosing_type='skip'), MmioExprInfo(name='Sai2ClockSelection', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=159, expr_type='varaccess', enclosing_type='skip'), MmioExprInfo(name='Sai2ClockSelection', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=162, expr_type='varaccess', enclosing_type='binary'), MmioExprInfo(name='Sai2ClockSelection', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=167, expr_type='varaccess', enclosing_type='binary'), MmioExprInfo(name='Sai2ClockSelection', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=493, expr_type='varaccess', enclosing_type='binary'), MmioExprInfo(name='Sai2ClockSelection', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=584, expr_type='varaccess', enclosing_type='binary'), MmioExprInfo(name='Sai1ClockSelection', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=139, expr_type='varaccess', enclosing_type='skip'), MmioExprInfo(name='Sai1ClockSelection', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=141, expr_type='varaccess', enclosing_type='binary'), MmioExprInfo(name='Sai1ClockSelection', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=146, expr_type='varaccess', enclosing_type='binary'), MmioExprInfo(name='Sai1ClockSelection', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=492, expr_type='varaccess', enclosing_type='binary'), MmioExprInfo(name='Sai1ClockSelection', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=583, expr_type='varaccess', enclosing_type='binary'), MmioExprInfo(name='TIMPresSelection', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=244, expr_type='varaccess', enclosing_type='skip'), MmioExprInfo(name='I2sClockSelection', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=123, expr_type='varaccess', enclosing_type='skip'), MmioExprInfo(name='I2sClockSelection', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=126, expr_type='varaccess', enclosing_type='binary'), MmioExprInfo(name='I2sClockSelection', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=477, expr_type='varaccess', enclosing_type='binary'), MmioExprInfo(name='RTCClockSelection', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=206, expr_type='varaccess', enclosing_type='binary'), MmioExprInfo(name='RTCClockSelection', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=234, expr_type='varaccess', enclosing_type='binary'), MmioExprInfo(name='RTCClockSelection', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=234, expr_type='varaccess', enclosing_type='skip'), MmioExprInfo(name='PLLSAIDivR', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=636, expr_type='varaccess', enclosing_type='skip'), MmioExprInfo(name='PLLSAIDivQ', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=600, expr_type='varaccess', enclosing_type='skip'), MmioExprInfo(name='PLLI2SDivQ', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=510, expr_type='varaccess', enclosing_type='skip'), MmioExprInfo(name='PLLSAIP', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=616, expr_type='varaccess', enclosing_type='skip'), MmioExprInfo(name='PLLSAIR', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=633, expr_type='varaccess', enclosing_type='skip'), MmioExprInfo(name='PLLSAIQ', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=597, expr_type='varaccess', enclosing_type='skip'), MmioExprInfo(name='PLLSAIN', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=597, expr_type='varaccess', enclosing_type='skip'), MmioExprInfo(name='PLLSAIN', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=616, expr_type='varaccess', enclosing_type='skip'), MmioExprInfo(name='PLLSAIN', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=633, expr_type='varaccess', enclosing_type='skip'), MmioExprInfo(name='PLLI2SP', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=525, expr_type='varaccess', enclosing_type='skip'), MmioExprInfo(name='PLLI2SP', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=539, expr_type='varaccess', enclosing_type='skip'), MmioExprInfo(name='PLLI2SQ', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=507, expr_type='varaccess', enclosing_type='skip'), MmioExprInfo(name='PLLI2SQ', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=539, expr_type='varaccess', enclosing_type='skip'), MmioExprInfo(name='PLLI2SR', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=488, expr_type='varaccess', enclosing_type='skip'), MmioExprInfo(name='PLLI2SR', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=539, expr_type='varaccess', enclosing_type='skip'), MmioExprInfo(name='PLLI2SN', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=488, expr_type='varaccess', enclosing_type='skip'), MmioExprInfo(name='PLLI2SN', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=507, expr_type='varaccess', enclosing_type='skip'), MmioExprInfo(name='PLLI2SN', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=525, expr_type='varaccess', enclosing_type='skip'), MmioExprInfo(name='PLLI2SN', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=539, expr_type='varaccess', enclosing_type='skip'), MmioExprInfo(name='tmpreg1', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=484, expr_type='varaccess', enclosing_type='assign_from'), MmioExprInfo(name='tmpreg1', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=488, expr_type='varaccess', enclosing_type='skip'), MmioExprInfo(name='tmpreg1', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=502, expr_type='varaccess', enclosing_type='assign_from'), MmioExprInfo(name='tmpreg1', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=507, expr_type='varaccess', enclosing_type='skip'), MmioExprInfo(name='tmpreg1', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=521, expr_type='varaccess', enclosing_type='assign_from'), MmioExprInfo(name='tmpreg1', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=525, expr_type='varaccess', enclosing_type='skip'), MmioExprInfo(name='tmpreg1', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=593, expr_type='varaccess', enclosing_type='assign_from'), MmioExprInfo(name='tmpreg1', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=597, expr_type='varaccess', enclosing_type='skip'), MmioExprInfo(name='tmpreg1', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=611, expr_type='varaccess', enclosing_type='assign_from'), MmioExprInfo(name='tmpreg1', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=616, expr_type='varaccess', enclosing_type='skip'), MmioExprInfo(name='tmpreg1', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=628, expr_type='varaccess', enclosing_type='assign_from'), MmioExprInfo(name='tmpreg1', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=633, expr_type='varaccess', enclosing_type='skip'), MmioExprInfo(name='tmpreg0', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=204, expr_type='varaccess', enclosing_type='assign_from'), MmioExprInfo(name='tmpreg0', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=206, expr_type='varaccess', enclosing_type='binary'), MmioExprInfo(name='tmpreg0', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=206, expr_type='varaccess', enclosing_type='skip'), MmioExprInfo(name='tmpreg0', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=209, expr_type='varaccess', enclosing_type='assign_from'), MmioExprInfo(name='tmpreg0', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=216, expr_type='varaccess', enclosing_type='assign_to'), MmioExprInfo(name='tmpreg0', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=483, expr_type='varaccess', enclosing_type='assign_from'), MmioExprInfo(name='tmpreg0', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=488, expr_type='varaccess', enclosing_type='skip'), MmioExprInfo(name='tmpreg0', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=501, expr_type='varaccess', enclosing_type='assign_from'), MmioExprInfo(name='tmpreg0', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=507, expr_type='varaccess', enclosing_type='skip'), MmioExprInfo(name='tmpreg0', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=520, expr_type='varaccess', enclosing_type='assign_from'), MmioExprInfo(name='tmpreg0', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=525, expr_type='varaccess', enclosing_type='skip'), MmioExprInfo(name='tmpreg0', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=592, expr_type='varaccess', enclosing_type='assign_from'), MmioExprInfo(name='tmpreg0', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=597, expr_type='varaccess', enclosing_type='skip'), MmioExprInfo(name='tmpreg0', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=610, expr_type='varaccess', enclosing_type='assign_from'), MmioExprInfo(name='tmpreg0', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=616, expr_type='varaccess', enclosing_type='skip'), MmioExprInfo(name='tmpreg0', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=627, expr_type='varaccess', enclosing_type='assign_from'), MmioExprInfo(name='tmpreg0', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=633, expr_type='varaccess', enclosing_type='skip'), MmioExprInfo(name='~ ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=123, expr_type='unary', enclosing_type='skip'), MmioExprInfo(name='~ ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=139, expr_type='unary', enclosing_type='skip'), MmioExprInfo(name='~ ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=159, expr_type='unary', enclosing_type='skip'), MmioExprInfo(name='~ ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=209, expr_type='unary', enclosing_type='skip'), MmioExprInfo(name='~ ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=234, expr_type='unary', enclosing_type='skip'), MmioExprInfo(name='~ ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=244, expr_type='unary', enclosing_type='skip'), MmioExprInfo(name='~ ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=254, expr_type='unary', enclosing_type='skip'), MmioExprInfo(name='~ ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=264, expr_type='unary', enclosing_type='skip'), MmioExprInfo(name='~ ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=274, expr_type='unary', enclosing_type='skip'), MmioExprInfo(name='~ ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=284, expr_type='unary', enclosing_type='skip'), MmioExprInfo(name='~ ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=294, expr_type='unary', enclosing_type='skip'), MmioExprInfo(name='~ ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=304, expr_type='unary', enclosing_type='skip'), MmioExprInfo(name='~ ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=314, expr_type='unary', enclosing_type='skip'), MmioExprInfo(name='~ ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=324, expr_type='unary', enclosing_type='skip'), MmioExprInfo(name='~ ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=334, expr_type='unary', enclosing_type='skip'), MmioExprInfo(name='~ ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=344, expr_type='unary', enclosing_type='skip'), MmioExprInfo(name='~ ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=354, expr_type='unary', enclosing_type='skip'), MmioExprInfo(name='~ ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=364, expr_type='unary', enclosing_type='skip'), MmioExprInfo(name='~ ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=374, expr_type='unary', enclosing_type='skip'), MmioExprInfo(name='~ ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=384, expr_type='unary', enclosing_type='skip'), MmioExprInfo(name='~ ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=408, expr_type='unary', enclosing_type='skip'), MmioExprInfo(name='~ ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=418, expr_type='unary', enclosing_type='skip'), MmioExprInfo(name='~ ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=429, expr_type='unary', enclosing_type='skip'), MmioExprInfo(name='~ ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=439, expr_type='unary', enclosing_type='skip'), MmioExprInfo(name='~ ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=449, expr_type='unary', enclosing_type='skip'), MmioExprInfo(name='~ ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=510, expr_type='unary', enclosing_type='skip'), MmioExprInfo(name='~ ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=600, expr_type='unary', enclosing_type='skip'), MmioExprInfo(name='~ ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=636, expr_type='unary', enclosing_type='skip'), MmioExprInfo(name='... &= ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=123, expr_type='assign', enclosing_type='stmt'), MmioExprInfo(name='... &= ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=234, expr_type='assign', enclosing_type='skip'), MmioExprInfo(name='... &= ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=244, expr_type='assign', enclosing_type='stmt'), MmioExprInfo(name='... |= ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=123, expr_type='assign', enclosing_type='stmt'), MmioExprInfo(name='... |= ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=189, expr_type='assign', enclosing_type='stmt'), MmioExprInfo(name='... |= ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=234, expr_type='assign', enclosing_type='stmt'), MmioExprInfo(name='... |= ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=244, expr_type='assign', enclosing_type='stmt'), MmioExprInfo(name='... & ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=139, expr_type='binary', enclosing_type='skip'), MmioExprInfo(name='... & ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=159, expr_type='binary', enclosing_type='skip'), MmioExprInfo(name='... & ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=186, expr_type='binary', enclosing_type='assign_to'), MmioExprInfo(name='... & ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=195, expr_type='binary', enclosing_type='binary'), MmioExprInfo(name='... & ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=204, expr_type='binary', enclosing_type='assign_to'), MmioExprInfo(name='... & ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=209, expr_type='binary', enclosing_type='assign_to'), MmioExprInfo(name='... & ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=219, expr_type='binary', enclosing_type='binary'), MmioExprInfo(name='... & ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=225, expr_type='binary', enclosing_type='skip'), MmioExprInfo(name='... & ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=234, expr_type='binary', enclosing_type='skip'), MmioExprInfo(name='... & ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=254, expr_type='binary', enclosing_type='skip'), MmioExprInfo(name='... & ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=264, expr_type='binary', enclosing_type='skip'), MmioExprInfo(name='... & ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=274, expr_type='binary', enclosing_type='skip'), MmioExprInfo(name='... & ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=284, expr_type='binary', enclosing_type='skip'), MmioExprInfo(name='... & ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=294, expr_type='binary', enclosing_type='skip'), MmioExprInfo(name='... & ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=304, expr_type='binary', enclosing_type='skip'), MmioExprInfo(name='... & ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=314, expr_type='binary', enclosing_type='skip'), MmioExprInfo(name='... & ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=324, expr_type='binary', enclosing_type='skip'), MmioExprInfo(name='... & ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=334, expr_type='binary', enclosing_type='skip'), MmioExprInfo(name='... & ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=344, expr_type='binary', enclosing_type='skip'), MmioExprInfo(name='... & ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=354, expr_type='binary', enclosing_type='skip'), MmioExprInfo(name='... & ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=364, expr_type='binary', enclosing_type='skip'), MmioExprInfo(name='... & ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=374, expr_type='binary', enclosing_type='skip'), MmioExprInfo(name='... & ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=384, expr_type='binary', enclosing_type='skip'), MmioExprInfo(name='... & ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=408, expr_type='binary', enclosing_type='skip'), MmioExprInfo(name='... & ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=418, expr_type='binary', enclosing_type='skip'), MmioExprInfo(name='... & ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=429, expr_type='binary', enclosing_type='skip'), MmioExprInfo(name='... & ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=439, expr_type='binary', enclosing_type='skip'), MmioExprInfo(name='... & ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=449, expr_type='binary', enclosing_type='skip'), MmioExprInfo(name='... & ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=464, expr_type='binary', enclosing_type='skip'), MmioExprInfo(name='... & ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=483, expr_type='binary', enclosing_type='skip'), MmioExprInfo(name='... & ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=484, expr_type='binary', enclosing_type='skip'), MmioExprInfo(name='... & ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=501, expr_type='binary', enclosing_type='skip'), MmioExprInfo(name='... & ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=502, expr_type='binary', enclosing_type='skip'), MmioExprInfo(name='... & ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=510, expr_type='binary', enclosing_type='skip'), MmioExprInfo(name='... & ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=520, expr_type='binary', enclosing_type='skip'), MmioExprInfo(name='... & ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=521, expr_type='binary', enclosing_type='skip'), MmioExprInfo(name='... & ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=549, expr_type='binary', enclosing_type='skip'), MmioExprInfo(name='... & ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=570, expr_type='binary', enclosing_type='binary'), MmioExprInfo(name='... & ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=592, expr_type='binary', enclosing_type='skip'), MmioExprInfo(name='... & ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=593, expr_type='binary', enclosing_type='skip'), MmioExprInfo(name='... & ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=600, expr_type='binary', enclosing_type='skip'), MmioExprInfo(name='... & ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=610, expr_type='binary', enclosing_type='skip'), MmioExprInfo(name='... & ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=611, expr_type='binary', enclosing_type='skip'), MmioExprInfo(name='... & ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=627, expr_type='binary', enclosing_type='skip'), MmioExprInfo(name='... & ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=628, expr_type='binary', enclosing_type='skip'), MmioExprInfo(name='... & ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=636, expr_type='binary', enclosing_type='skip'), MmioExprInfo(name='... & ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=647, expr_type='binary', enclosing_type='binary'), MmioExprInfo(name='... | ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=139, expr_type='binary', enclosing_type='skip'), MmioExprInfo(name='... | ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=159, expr_type='binary', enclosing_type='skip'), MmioExprInfo(name='... | ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=234, expr_type='binary', enclosing_type='skip'), MmioExprInfo(name='... | ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=254, expr_type='binary', enclosing_type='skip'), MmioExprInfo(name='... | ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=264, expr_type='binary', enclosing_type='skip'), MmioExprInfo(name='... | ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=274, expr_type='binary', enclosing_type='skip'), MmioExprInfo(name='... | ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=284, expr_type='binary', enclosing_type='skip'), MmioExprInfo(name='... | ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=294, expr_type='binary', enclosing_type='skip'), MmioExprInfo(name='... | ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=304, expr_type='binary', enclosing_type='skip'), MmioExprInfo(name='... | ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=314, expr_type='binary', enclosing_type='skip'), MmioExprInfo(name='... | ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=324, expr_type='binary', enclosing_type='skip'), MmioExprInfo(name='... | ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=334, expr_type='binary', enclosing_type='skip'), MmioExprInfo(name='... | ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=344, expr_type='binary', enclosing_type='skip'), MmioExprInfo(name='... | ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=354, expr_type='binary', enclosing_type='skip'), MmioExprInfo(name='... | ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=364, expr_type='binary', enclosing_type='skip'), MmioExprInfo(name='... | ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=374, expr_type='binary', enclosing_type='skip'), MmioExprInfo(name='... | ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=384, expr_type='binary', enclosing_type='skip'), MmioExprInfo(name='... | ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=408, expr_type='binary', enclosing_type='skip'), MmioExprInfo(name='... | ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=418, expr_type='binary', enclosing_type='skip'), MmioExprInfo(name='... | ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=429, expr_type='binary', enclosing_type='skip'), MmioExprInfo(name='... | ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=439, expr_type='binary', enclosing_type='skip'), MmioExprInfo(name='... | ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=449, expr_type='binary', enclosing_type='skip'), MmioExprInfo(name='... | ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=488, expr_type='binary', enclosing_type='skip'), MmioExprInfo(name='... | ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=507, expr_type='binary', enclosing_type='skip'), MmioExprInfo(name='... | ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=510, expr_type='binary', enclosing_type='skip'), MmioExprInfo(name='... | ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=525, expr_type='binary', enclosing_type='skip'), MmioExprInfo(name='... | ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=539, expr_type='binary', enclosing_type='skip'), MmioExprInfo(name='... | ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=597, expr_type='binary', enclosing_type='skip'), MmioExprInfo(name='... | ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=600, expr_type='binary', enclosing_type='skip'), MmioExprInfo(name='... | ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=616, expr_type='binary', enclosing_type='skip'), MmioExprInfo(name='... | ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=633, expr_type='binary', enclosing_type='skip'), MmioExprInfo(name='... | ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=636, expr_type='binary', enclosing_type='skip'), MmioExprInfo(name='... != ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=206, expr_type='binary', enclosing_type='binary'), MmioExprInfo(name='... >> ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=483, expr_type='binary', enclosing_type='assign_to'), MmioExprInfo(name='... >> ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=484, expr_type='binary', enclosing_type='assign_to'), MmioExprInfo(name='... >> ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=501, expr_type='binary', enclosing_type='assign_to'), MmioExprInfo(name='... >> ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=502, expr_type='binary', enclosing_type='assign_to'), MmioExprInfo(name='... >> ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=520, expr_type='binary', enclosing_type='assign_to'), MmioExprInfo(name='... >> ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=521, expr_type='binary', enclosing_type='assign_to'), MmioExprInfo(name='... >> ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=592, expr_type='binary', enclosing_type='assign_to'), MmioExprInfo(name='... >> ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=593, expr_type='binary', enclosing_type='assign_to'), MmioExprInfo(name='... >> ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=610, expr_type='binary', enclosing_type='assign_to'), MmioExprInfo(name='... >> ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=611, expr_type='binary', enclosing_type='assign_to'), MmioExprInfo(name='... >> ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=627, expr_type='binary', enclosing_type='assign_to'), MmioExprInfo(name='... >> ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=628, expr_type='binary', enclosing_type='assign_to'), MmioExprInfo(name='... << ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=488, expr_type='binary', enclosing_type='skip'), MmioExprInfo(name='... << ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=507, expr_type='binary', enclosing_type='skip'), MmioExprInfo(name='... << ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=525, expr_type='binary', enclosing_type='skip'), MmioExprInfo(name='... << ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=539, expr_type='binary', enclosing_type='skip'), MmioExprInfo(name='... << ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=597, expr_type='binary', enclosing_type='skip'), MmioExprInfo(name='... << ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=600, expr_type='binary', enclosing_type='skip'), MmioExprInfo(name='... << ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=616, expr_type='binary', enclosing_type='skip'), MmioExprInfo(name='... << ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=633, expr_type='binary', enclosing_type='skip'), MmioExprInfo(name='... - ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=510, expr_type='binary', enclosing_type='skip'), MmioExprInfo(name='... - ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=600, expr_type='binary', enclosing_type='skip'), MmioExprInfo(name='... = ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=139, expr_type='assign', enclosing_type='stmt'), MmioExprInfo(name='... = ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=159, expr_type='assign', enclosing_type='stmt'), MmioExprInfo(name='... = ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=234, expr_type='assign', enclosing_type='skip'), MmioExprInfo(name='... = ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=254, expr_type='assign', enclosing_type='stmt'), MmioExprInfo(name='... = ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=264, expr_type='assign', enclosing_type='stmt'), MmioExprInfo(name='... = ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=274, expr_type='assign', enclosing_type='stmt'), MmioExprInfo(name='... = ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=284, expr_type='assign', enclosing_type='stmt'), MmioExprInfo(name='... = ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=294, expr_type='assign', enclosing_type='stmt'), MmioExprInfo(name='... = ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=304, expr_type='assign', enclosing_type='stmt'), MmioExprInfo(name='... = ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=314, expr_type='assign', enclosing_type='stmt'), MmioExprInfo(name='... = ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=324, expr_type='assign', enclosing_type='stmt'), MmioExprInfo(name='... = ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=334, expr_type='assign', enclosing_type='stmt'), MmioExprInfo(name='... = ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=344, expr_type='assign', enclosing_type='stmt'), MmioExprInfo(name='... = ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=354, expr_type='assign', enclosing_type='stmt'), MmioExprInfo(name='... = ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=364, expr_type='assign', enclosing_type='stmt'), MmioExprInfo(name='... = ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=374, expr_type='assign', enclosing_type='stmt'), MmioExprInfo(name='... = ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=384, expr_type='assign', enclosing_type='stmt'), MmioExprInfo(name='... = ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=408, expr_type='assign', enclosing_type='stmt'), MmioExprInfo(name='... = ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=418, expr_type='assign', enclosing_type='stmt'), MmioExprInfo(name='... = ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=429, expr_type='assign', enclosing_type='stmt'), MmioExprInfo(name='... = ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=439, expr_type='assign', enclosing_type='stmt'), MmioExprInfo(name='... = ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=449, expr_type='assign', enclosing_type='stmt'), MmioExprInfo(name='... = ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=488, expr_type='assign', enclosing_type='stmt'), MmioExprInfo(name='... = ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=507, expr_type='assign', enclosing_type='stmt'), MmioExprInfo(name='... = ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=510, expr_type='assign', enclosing_type='stmt'), MmioExprInfo(name='... = ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=525, expr_type='assign', enclosing_type='stmt'), MmioExprInfo(name='... = ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=539, expr_type='assign', enclosing_type='stmt'), MmioExprInfo(name='... = ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=597, expr_type='assign', enclosing_type='stmt'), MmioExprInfo(name='... = ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=600, expr_type='assign', enclosing_type='stmt'), MmioExprInfo(name='... = ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=616, expr_type='assign', enclosing_type='stmt'), MmioExprInfo(name='... = ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=633, expr_type='assign', enclosing_type='stmt'), MmioExprInfo(name='... = ...', function='HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=636, expr_type='assign', enclosing_type='stmt')]",
      "additional_kwargs": {},
      "response_metadata": {},
      "type": "tool",
      "name": "collect_mmio_func_info",
      "id": "226b0191-702a-497b-ac0d-8a3adfbe02bd",
      "tool_call_id": "call_00_hG2G5V151bAPyZSX83ua9m4z",
      "artifact": null,
      "status": "success"
    },
    {
      "content": "Now let me check the call stack to understand how this function is used:",
      "additional_kwargs": {
        "refusal": null
      },
      "response_metadata": {
        "token_usage": {
          "completion_tokens": 41,
          "prompt_tokens": 66865,
          "total_tokens": 66906,
          "completion_tokens_details": null,
          "prompt_tokens_details": {
            "audio_tokens": null,
            "cached_tokens": 21632
          },
          "prompt_cache_hit_tokens": 21632,
          "prompt_cache_miss_tokens": 45233
        },
        "model_provider": "deepseek",
        "model_name": "deepseek-chat",
        "system_fingerprint": "fp_ffc7281d48_prod0820_fp8_kvcache",
        "id": "3081e7f0-edbe-45e7-ab04-642bdd41250d",
        "finish_reason": "tool_calls",
        "logprobs": null
      },
      "type": "ai",
      "name": null,
      "id": "lc_run--b49550d0-6793-4d14-b5ec-c5626a80941c-0",
      "tool_calls": [
        {
          "name": "collect_func_call_stack",
          "args": {
            "func_name": "HAL_RCCEx_PeriphCLKConfig"
          },
          "id": "call_00_hv7XTNMc6DDmpKtD8EaLYx26",
          "type": "tool_call"
        }
      ],
      "invalid_tool_calls": [],
      "usage_metadata": {
        "input_tokens": 66865,
        "output_tokens": 41,
        "total_tokens": 66906,
        "input_token_details": {
          "cache_read": 21632
        },
        "output_token_details": {}
      }
    },
    {
      "content": "Function call to info: [FunctionCallInfo(caller_name='HAL_RCCEx_PeriphCLKConfig', callee_name='HAL_GetTick', call_tag='call to HAL_GetTick', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=192, call_type='direct', ret_type='noReturnValue', start_line_content='    tickstart = HAL_GetTick();'), FunctionCallInfo(caller_name='HAL_RCCEx_PeriphCLKConfig', callee_name='HAL_GetTick', call_tag='call to HAL_GetTick', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=192, call_type='direct', ret_type='hasReturnValue', start_line_content='    tickstart = HAL_GetTick();'), FunctionCallInfo(caller_name='HAL_RCCEx_PeriphCLKConfig', callee_name='HAL_GetTick', call_tag='call to HAL_GetTick', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=197, call_type='direct', ret_type='noReturnValue', start_line_content='      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)'), FunctionCallInfo(caller_name='HAL_RCCEx_PeriphCLKConfig', callee_name='HAL_GetTick', call_tag='call to HAL_GetTick', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=222, call_type='direct', ret_type='noReturnValue', start_line_content='        tickstart = HAL_GetTick();'), FunctionCallInfo(caller_name='HAL_RCCEx_PeriphCLKConfig', callee_name='HAL_GetTick', call_tag='call to HAL_GetTick', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=222, call_type='direct', ret_type='hasReturnValue', start_line_content='        tickstart = HAL_GetTick();'), FunctionCallInfo(caller_name='HAL_RCCEx_PeriphCLKConfig', callee_name='HAL_GetTick', call_tag='call to HAL_GetTick', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=227, call_type='direct', ret_type='noReturnValue', start_line_content='          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)'), FunctionCallInfo(caller_name='HAL_RCCEx_PeriphCLKConfig', callee_name='HAL_GetTick', call_tag='call to HAL_GetTick', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=461, call_type='direct', ret_type='noReturnValue', start_line_content='    tickstart = HAL_GetTick();'), FunctionCallInfo(caller_name='HAL_RCCEx_PeriphCLKConfig', callee_name='HAL_GetTick', call_tag='call to HAL_GetTick', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=461, call_type='direct', ret_type='hasReturnValue', start_line_content='    tickstart = HAL_GetTick();'), FunctionCallInfo(caller_name='HAL_RCCEx_PeriphCLKConfig', callee_name='HAL_GetTick', call_tag='call to HAL_GetTick', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=466, call_type='direct', ret_type='noReturnValue', start_line_content='      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)'), FunctionCallInfo(caller_name='HAL_RCCEx_PeriphCLKConfig', callee_name='HAL_GetTick', call_tag='call to HAL_GetTick', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=546, call_type='direct', ret_type='noReturnValue', start_line_content='    tickstart = HAL_GetTick();'), FunctionCallInfo(caller_name='HAL_RCCEx_PeriphCLKConfig', callee_name='HAL_GetTick', call_tag='call to HAL_GetTick', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=546, call_type='direct', ret_type='hasReturnValue', start_line_content='    tickstart = HAL_GetTick();'), FunctionCallInfo(caller_name='HAL_RCCEx_PeriphCLKConfig', callee_name='HAL_GetTick', call_tag='call to HAL_GetTick', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=551, call_type='direct', ret_type='noReturnValue', start_line_content='      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)'), FunctionCallInfo(caller_name='HAL_RCCEx_PeriphCLKConfig', callee_name='HAL_GetTick', call_tag='call to HAL_GetTick', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=567, call_type='direct', ret_type='noReturnValue', start_line_content='    tickstart = HAL_GetTick();'), FunctionCallInfo(caller_name='HAL_RCCEx_PeriphCLKConfig', callee_name='HAL_GetTick', call_tag='call to HAL_GetTick', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=567, call_type='direct', ret_type='hasReturnValue', start_line_content='    tickstart = HAL_GetTick();'), FunctionCallInfo(caller_name='HAL_RCCEx_PeriphCLKConfig', callee_name='HAL_GetTick', call_tag='call to HAL_GetTick', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=572, call_type='direct', ret_type='noReturnValue', start_line_content='      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)'), FunctionCallInfo(caller_name='HAL_RCCEx_PeriphCLKConfig', callee_name='HAL_GetTick', call_tag='call to HAL_GetTick', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=644, call_type='direct', ret_type='noReturnValue', start_line_content='    tickstart = HAL_GetTick();'), FunctionCallInfo(caller_name='HAL_RCCEx_PeriphCLKConfig', callee_name='HAL_GetTick', call_tag='call to HAL_GetTick', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=644, call_type='direct', ret_type='hasReturnValue', start_line_content='    tickstart = HAL_GetTick();'), FunctionCallInfo(caller_name='HAL_RCCEx_PeriphCLKConfig', callee_name='HAL_GetTick', call_tag='call to HAL_GetTick', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c', start_line=649, call_type='direct', ret_type='noReturnValue', start_line_content='      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)')]\nFunction call from info: [FunctionCallInfo(caller_name='BSP_LCD_InitEx', callee_name='HAL_RCCEx_PeriphCLKConfig', call_tag='call to HAL_RCCEx_PeriphCLKConfig', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/BSP/STM32F769I_EVAL/stm32f769i_eval_lcd.c', start_line=434, call_type='direct', ret_type='noReturnValue', start_line_content='  HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct);  ')]",
      "additional_kwargs": {},
      "response_metadata": {},
      "type": "tool",
      "name": "collect_func_call_stack",
      "id": "6b85ee92-71fb-40f5-8c6a-8d14a6de3ecc",
      "tool_call_id": "call_00_hv7XTNMc6DDmpKtD8EaLYx26",
      "artifact": null,
      "status": "success"
    },
    {
      "content": "Let me also check the structure used by this function:",
      "additional_kwargs": {
        "refusal": null
      },
      "response_metadata": {
        "token_usage": {
          "completion_tokens": 38,
          "prompt_tokens": 69267,
          "total_tokens": 69305,
          "completion_tokens_details": null,
          "prompt_tokens_details": {
            "audio_tokens": null,
            "cached_tokens": 66880
          },
          "prompt_cache_hit_tokens": 66880,
          "prompt_cache_miss_tokens": 2387
        },
        "model_provider": "deepseek",
        "model_name": "deepseek-chat",
        "system_fingerprint": "fp_ffc7281d48_prod0820_fp8_kvcache",
        "id": "29e74908-0374-4233-b266-c2d4da0f2556",
        "finish_reason": "tool_calls",
        "logprobs": null
      },
      "type": "ai",
      "name": null,
      "id": "lc_run--bf527da4-297d-49bc-b1f2-42126929eef3-0",
      "tool_calls": [
        {
          "name": "collect_struct_or_enum_info",
          "args": {
            "struct_name": "RCC_PeriphCLKInitTypeDef"
          },
          "id": "call_00_7b0eyO7yZdRDM3As3kjTXDO5",
          "type": "tool_call"
        }
      ],
      "invalid_tool_calls": [],
      "usage_metadata": {
        "input_tokens": 69267,
        "output_tokens": 38,
        "total_tokens": 69305,
        "input_token_details": {
          "cache_read": 66880
        },
        "output_token_details": {}
      }
    },
    {
      "content": "Struct info: StructInfo(name='RCC_PeriphCLKInitTypeDef', file_path='/home/haojie/posixGen_Demos/LwIP_StreamingServer/Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_rcc_ex.h', location_line=125, struct_content='/**\\n* @brief  RCC extended clocks structure definition\\n*/\\n{\\n  uint32_t PeriphClockSelection; /*!< The Extended Clock to be configured.\\n                                      This parameter can be a value of @ref RCCEx_Periph_Clock_Selection */\\n\\n  RCC_PLLI2SInitTypeDef PLLI2S;  /*!< PLL I2S structure parameters.\\n                                      This parameter will be used only when PLLI2S is selected as Clock Source I2S or SAI */\\n\\n  RCC_PLLSAIInitTypeDef PLLSAI;  /*!< PLL SAI structure parameters.\\n                                      This parameter will be used only when PLLI2S is selected as Clock Source SAI or LTDC */\\n\\n  uint32_t PLLI2SDivQ;           /*!< Specifies the PLLI2S division factor for SAI1 clock.\\n                                      This parameter must be a number between Min_Data = 1 and Max_Data = 32\\n                                      This parameter will be used only when PLLI2S is selected as Clock Source SAI */\\n\\n  uint32_t PLLSAIDivQ;           /*!< Specifies the PLLI2S division factor for SAI1 clock.\\n                                      This parameter must be a number between Min_Data = 1 and Max_Data = 32\\n                                      This parameter will be used only when PLLSAI is selected as Clock Source SAI */\\n\\n  uint32_t PLLSAIDivR;           /*!< Specifies the PLLSAI division factor for LTDC clock.\\n                                      This parameter must be one value of @ref RCCEx_PLLSAI_DIVR */\\n\\n  uint32_t RTCClockSelection;      /*!< Specifies RTC Clock source Selection.\\n                                        This parameter can be a value of @ref RCC_RTC_Clock_Source */\\n\\n  uint32_t I2sClockSelection;      /*!< Specifies I2S Clock source Selection.\\n                                        This parameter can be a value of @ref RCCEx_I2S_Clock_Source */\\n\\n  uint32_t TIMPresSelection;      /*!< Specifies TIM Clock Prescalers Selection.\\n                                       This parameter can be a value of @ref RCCEx_TIM_Prescaler_Selection */\\n\\n  uint32_t Sai1ClockSelection;     /*!< Specifies SAI1 Clock Prescalers Selection\\n                                        This parameter can be a value of @ref RCCEx_SAI1_Clock_Source */\\n\\n  uint32_t Sai2ClockSelection;     /*!< Specifies SAI2 Clock Prescalers Selection\\n                                        This parameter can be a value of @ref RCCEx_SAI2_Clock_Source */\\n\\n  uint32_t Usart1ClockSelection; /*!< USART1 clock source\\n                                      This parameter can be a value of @ref RCCEx_USART1_Clock_Source */\\n\\n  uint32_t Usart2ClockSelection; /*!< USART2 clock source\\n                                      This parameter can be a value of @ref RCCEx_USART2_Clock_Source */\\n\\n  uint32_t Usart3ClockSelection; /*!< USART3 clock source\\n                                      This parameter can be a value of @ref RCCEx_USART3_Clock_Source */\\n\\n  uint32_t Uart4ClockSelection;  /*!< UART4 clock source\\n                                      This parameter can be a value of @ref RCCEx_UART4_Clock_Source */\\n\\n  uint32_t Uart5ClockSelection;  /*!< UART5 clock source\\n                                      This parameter can be a value of @ref RCCEx_UART5_Clock_Source */\\n\\n  uint32_t Usart6ClockSelection;  /*!< USART6 clock source\\n                                      This parameter can be a value of @ref RCCEx_USART6_Clock_Source */\\n\\n  uint32_t Uart7ClockSelection;  /*!< UART7 clock source\\n                                      This parameter can be a value of @ref RCCEx_UART7_Clock_Source */\\n\\n  uint32_t Uart8ClockSelection;  /*!< UART8 clock source\\n                                      This parameter can be a value of @ref RCCEx_UART8_Clock_Source */\\n\\n  uint32_t I2c1ClockSelection;   /*!< I2C1 clock source\\n                                      This parameter can be a value of @ref RCCEx_I2C1_Clock_Source */\\n\\n  uint32_t I2c2ClockSelection;   /*!< I2C2 clock source\\n                                      This parameter can be a value of @ref RCCEx_I2C2_Clock_Source */\\n\\n  uint32_t I2c3ClockSelection;   /*!< I2C3 clock source\\n                                      This parameter can be a value of @ref RCCEx_I2C3_Clock_Source */\\n\\n  uint32_t I2c4ClockSelection;   /*!< I2C4 clock source\\n                                      This parameter can be a value of @ref RCCEx_I2C4_Clock_Source */\\n\\n  uint32_t Lptim1ClockSelection;   /*!< Specifies LPTIM1 clock source\\n                                        This parameter can be a value of @ref RCCEx_LPTIM1_Clock_Source */\\n\\n  uint32_t CecClockSelection;      /*!< CEC clock source\\n                                        This parameter can be a value of @ref RCCEx_CEC_Clock_Source */\\n\\n  uint32_t Clk48ClockSelection;    /*!< Specifies 48Mhz clock source used by USB OTG FS, RNG and SDMMC\\n                                        This parameter can be a value of @ref RCCEx_CLK48_Clock_Source */\\n\\n  uint32_t Sdmmc1ClockSelection;     /*!< SDMMC1 clock source\\n                                        This parameter can be a value of @ref RCCEx_SDMMC1_Clock_Source */\\n\\n#if defined (STM32F722xx) || defined (STM32F723xx) || defined (STM32F732xx) || defined (STM32F733xx) || defined (STM32F765xx) ||\\\\\\n    defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F730xx)\\n  uint32_t Sdmmc2ClockSelection;     /*!< SDMMC2 clock source\\n                                        This parameter can be a value of @ref RCCEx_SDMMC2_Clock_Source */\\n#endif /* STM32F722xx || STM32F723xx || STM32F732xx || STM32F733xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F730xx */\\n\\n#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)\\n  uint32_t Dfsdm1ClockSelection;     /*!< DFSDM1 clock source\\n                                        This parameter can be a value of @ref RCCEx_DFSDM1_Kernel_Clock_Source */\\n\\n  uint32_t Dfsdm1AudioClockSelection; /*!< DFSDM1 clock source\\n                                        This parameter can be a value of @ref RCCEx_DFSDM1_AUDIO_Clock_Source */\\n#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */\\n}RCC_PeriphCLKInitTypeDef;\\n', struct_content_in_lines={'125': '{', '126': '  uint32_t PeriphClockSelection; /*!< The Extended Clock to be configured.', '127': '                                      This parameter can be a value of @ref RCCEx_Periph_Clock_Selection */', '128': '', '129': '  RCC_PLLI2SInitTypeDef PLLI2S;  /*!< PLL I2S structure parameters.', '130': '                                      This parameter will be used only when PLLI2S is selected as Clock Source I2S or SAI */', '131': '', '132': '  RCC_PLLSAIInitTypeDef PLLSAI;  /*!< PLL SAI structure parameters.', '133': '                                      This parameter will be used only when PLLI2S is selected as Clock Source SAI or LTDC */', '134': '', '135': '  uint32_t PLLI2SDivQ;           /*!< Specifies the PLLI2S division factor for SAI1 clock.', '136': '                                      This parameter must be a number between Min_Data = 1 and Max_Data = 32', '137': '                                      This parameter will be used only when PLLI2S is selected as Clock Source SAI */', '138': '', '139': '  uint32_t PLLSAIDivQ;           /*!< Specifies the PLLI2S division factor for SAI1 clock.', '140': '                                      This parameter must be a number between Min_Data = 1 and Max_Data = 32', '141': '                                      This parameter will be used only when PLLSAI is selected as Clock Source SAI */', '142': '', '143': '  uint32_t PLLSAIDivR;           /*!< Specifies the PLLSAI division factor for LTDC clock.', '144': '                                      This parameter must be one value of @ref RCCEx_PLLSAI_DIVR */', '145': '', '146': '  uint32_t RTCClockSelection;      /*!< Specifies RTC Clock source Selection.', '147': '                                        This parameter can be a value of @ref RCC_RTC_Clock_Source */', '148': '', '149': '  uint32_t I2sClockSelection;      /*!< Specifies I2S Clock source Selection.', '150': '                                        This parameter can be a value of @ref RCCEx_I2S_Clock_Source */', '151': '', '152': '  uint32_t TIMPresSelection;      /*!< Specifies TIM Clock Prescalers Selection.', '153': '                                       This parameter can be a value of @ref RCCEx_TIM_Prescaler_Selection */', '154': '', '155': '  uint32_t Sai1ClockSelection;     /*!< Specifies SAI1 Clock Prescalers Selection', '156': '                                        This parameter can be a value of @ref RCCEx_SAI1_Clock_Source */', '157': '', '158': '  uint32_t Sai2ClockSelection;     /*!< Specifies SAI2 Clock Prescalers Selection', '159': '                                        This parameter can be a value of @ref RCCEx_SAI2_Clock_Source */', '160': '', '161': '  uint32_t Usart1ClockSelection; /*!< USART1 clock source', '162': '                                      This parameter can be a value of @ref RCCEx_USART1_Clock_Source */', '163': '', '164': '  uint32_t Usart2ClockSelection; /*!< USART2 clock source', '165': '                                      This parameter can be a value of @ref RCCEx_USART2_Clock_Source */', '166': '', '167': '  uint32_t Usart3ClockSelection; /*!< USART3 clock source', '168': '                                      This parameter can be a value of @ref RCCEx_USART3_Clock_Source */', '169': '', '170': '  uint32_t Uart4ClockSelection;  /*!< UART4 clock source', '171': '                                      This parameter can be a value of @ref RCCEx_UART4_Clock_Source */', '172': '', '173': '  uint32_t Uart5ClockSelection;  /*!< UART5 clock source', '174': '                                      This parameter can be a value of @ref RCCEx_UART5_Clock_Source */', '175': '', '176': '  uint32_t Usart6ClockSelection;  /*!< USART6 clock source', '177': '                                      This parameter can be a value of @ref RCCEx_USART6_Clock_Source */', '178': '', '179': '  uint32_t Uart7ClockSelection;  /*!< UART7 clock source', '180': '                                      This parameter can be a value of @ref RCCEx_UART7_Clock_Source */', '181': '', '182': '  uint32_t Uart8ClockSelection;  /*!< UART8 clock source', '183': '                                      This parameter can be a value of @ref RCCEx_UART8_Clock_Source */', '184': '', '185': '  uint32_t I2c1ClockSelection;   /*!< I2C1 clock source', '186': '                                      This parameter can be a value of @ref RCCEx_I2C1_Clock_Source */', '187': '', '188': '  uint32_t I2c2ClockSelection;   /*!< I2C2 clock source', '189': '                                      This parameter can be a value of @ref RCCEx_I2C2_Clock_Source */', '190': '', '191': '  uint32_t I2c3ClockSelection;   /*!< I2C3 clock source', '192': '                                      This parameter can be a value of @ref RCCEx_I2C3_Clock_Source */', '193': '', '194': '  uint32_t I2c4ClockSelection;   /*!< I2C4 clock source', '195': '                                      This parameter can be a value of @ref RCCEx_I2C4_Clock_Source */', '196': '', '197': '  uint32_t Lptim1ClockSelection;   /*!< Specifies LPTIM1 clock source', '198': '                                        This parameter can be a value of @ref RCCEx_LPTIM1_Clock_Source */', '199': '', '200': '  uint32_t CecClockSelection;      /*!< CEC clock source', '201': '                                        This parameter can be a value of @ref RCCEx_CEC_Clock_Source */', '202': '', '203': '  uint32_t Clk48ClockSelection;    /*!< Specifies 48Mhz clock source used by USB OTG FS, RNG and SDMMC', '204': '                                        This parameter can be a value of @ref RCCEx_CLK48_Clock_Source */', '205': '', '206': '  uint32_t Sdmmc1ClockSelection;     /*!< SDMMC1 clock source', '207': '                                        This parameter can be a value of @ref RCCEx_SDMMC1_Clock_Source */', '208': '', '209': '#if defined (STM32F722xx) || defined (STM32F723xx) || defined (STM32F732xx) || defined (STM32F733xx) || defined (STM32F765xx) ||\\\\', '210': '    defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F730xx)', '211': '  uint32_t Sdmmc2ClockSelection;     /*!< SDMMC2 clock source', '212': '                                        This parameter can be a value of @ref RCCEx_SDMMC2_Clock_Source */', '213': '#endif /* STM32F722xx || STM32F723xx || STM32F732xx || STM32F733xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F730xx */', '214': '', '215': '#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)', '216': '  uint32_t Dfsdm1ClockSelection;     /*!< DFSDM1 clock source', '217': '                                        This parameter can be a value of @ref RCCEx_DFSDM1_Kernel_Clock_Source */', '218': '', '219': '  uint32_t Dfsdm1AudioClockSelection; /*!< DFSDM1 clock source', '220': '                                        This parameter can be a value of @ref RCCEx_DFSDM1_AUDIO_Clock_Source */', '221': '#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */', '222': '}RCC_PeriphCLKInitTypeDef;'}, members={'PeriphClockSelection': '__useconds_t', 'PLLI2S': 'RCC_PLLI2SInitTypeDef', 'PLLSAI': 'RCC_PLLSAIInitTypeDef', 'PLLI2SDivQ': '__useconds_t', 'PLLSAIDivQ': '__useconds_t', 'PLLSAIDivR': '__timer_t', 'RTCClockSelection': '__sigset_t', 'I2sClockSelection': '__fd_mask', 'TIMPresSelection': '__fd_mask', 'Sai1ClockSelection': '__useconds_t', 'Sai2ClockSelection': '__useconds_t', 'Usart1ClockSelection': '__useconds_t', 'Usart2ClockSelection': '__timer_t', 'Usart3ClockSelection': '__fd_mask', 'Uart4ClockSelection': '__useconds_t', 'Uart5ClockSelection': '__useconds_t', 'Usart6ClockSelection': '__useconds_t', 'Uart7ClockSelection': '__useconds_t', 'Uart8ClockSelection': '__useconds_t', 'I2c1ClockSelection': '__useconds_t', 'I2c2ClockSelection': '__useconds_t', 'I2c3ClockSelection': '__timer_t', 'I2c4ClockSelection': '__fd_mask', 'Lptim1ClockSelection': '__useconds_t', 'CecClockSelection': '__useconds_t', 'Clk48ClockSelection': '__timer_t', 'Sdmmc1ClockSelection': '__fd_mask', 'Sdmmc2ClockSelection': '__useconds_t', 'Dfsdm1ClockSelection': '__timer_t', 'Dfsdm1AudioClockSelection': '__sigset_t'})",
      "additional_kwargs": {},
      "response_metadata": {},
      "type": "tool",
      "name": "collect_struct_or_enum_info",
      "id": "cceca624-0855-441f-a7e3-bbb8d9c75a7f",
      "tool_call_id": "call_00_7b0eyO7yZdRDM3As3kjTXDO5",
      "artifact": null,
      "status": "success"
    },
    {
      "content": "Based on my analysis of the function `HAL_RCCEx_PeriphCLKConfig`, I can now provide the classification:\n\n## Classification: **INIT**\n\n### Reasoning:\n\n1. **Function Purpose**: This function is a peripheral clock configuration function that initializes and configures various clock sources for different peripherals (I2S, SAI, RTC, TIM, UARTs, I2C, etc.) according to the parameters specified in the `RCC_PeriphCLKInitTypeDef` structure.\n\n2. **Function Characteristics**:\n   - It performs extensive MMIO operations (register read/write operations) to configure clock sources\n   - It handles multiple peripheral clock configurations through conditional blocks\n   - It includes timeout handling and status checking\n   - It manages PLLI2S and PLLSAI clock configurations\n   - It performs backup domain operations for RTC configuration\n\n3. **Analysis Against Classification Criteria**:\n   - **Not RECV**: The function does not perform data transmission/reception operations\n   - **Not IRQ**: The function does not handle interrupts or enable interrupt operations\n   - **INIT Category**: This is clearly an initialization function that sets up peripheral clock configurations\n   - Contains extensive MMIO operations to peripheral registers (RCC, PWR, PLLI2S, PLLSAI, etc.)\n   - Performs configuration of multiple clock sources and prescalers\n   - Includes timeout handling for clock stability checks\n\n4. **Replacement Strategy**: As an INIT function, the strategy would be to remove MMIO/register access operations while preserving the initialization logic for other structures and maintaining the state machine correctness after initialization.\n\nThe function's primary role is to configure peripheral clocks during system initialization, making it clearly an initialization function that should be classified as **INIT**.",
      "additional_kwargs": {
        "refusal": null
      },
      "response_metadata": {
        "token_usage": {
          "completion_tokens": 375,
          "prompt_tokens": 73589,
          "total_tokens": 73964,
          "completion_tokens_details": null,
          "prompt_tokens_details": {
            "audio_tokens": null,
            "cached_tokens": 69248
          },
          "prompt_cache_hit_tokens": 69248,
          "prompt_cache_miss_tokens": 4341
        },
        "model_provider": "deepseek",
        "model_name": "deepseek-chat",
        "system_fingerprint": "fp_ffc7281d48_prod0820_fp8_kvcache",
        "id": "f176f18f-431b-4dbf-b9f5-46202a1f66ad",
        "finish_reason": "stop",
        "logprobs": null
      },
      "type": "ai",
      "name": null,
      "id": "lc_run--ff285b5b-ae02-47b7-bc2d-4c914868486e-0",
      "tool_calls": [],
      "invalid_tool_calls": [],
      "usage_metadata": {
        "input_tokens": 73589,
        "output_tokens": 375,
        "total_tokens": 73964,
        "input_token_details": {
          "cache_read": 69248
        },
        "output_token_details": {}
      }
    }
  ],
  "final_response": {
    "function_name": "HAL_RCCEx_PeriphCLKConfig",
    "function_type": "INIT",
    "functionality": "Initializes and configures peripheral clocks for various peripherals (I2S, SAI, RTC, TIM, UARTs, I2C, etc.) according to specified parameters in RCC_PeriphCLKInitTypeDef structure",
    "classification_reason": "This is a peripheral clock configuration function that performs extensive MMIO operations to initialize and configure clock sources for multiple peripherals. It handles PLLI2S and PLLSAI clock configurations, backup domain operations for RTC, and includes timeout handling for clock stability checks. The function's primary purpose is system initialization and clock setup, making it clearly an initialization function.",
    "has_replacement": false,
    "function_replacement": ""
  }
}