// Seed: 3813486314
module module_0 (
    input tri id_0,
    input tri id_1
);
  assign id_3 = id_3;
  always @(posedge 1) id_3 = id_1 - 1 < id_3;
endmodule
module module_1 (
    input supply1 id_0,
    input uwire id_1,
    input wand id_2,
    input tri id_3,
    input supply1 id_4,
    input tri id_5,
    input supply0 id_6,
    output logic id_7,
    input tri0 id_8,
    output tri0 id_9,
    output supply0 id_10
);
  initial begin : LABEL_0
    id_7 <= 1;
  end
  module_0 modCall_1 (
      id_2,
      id_3
  );
  assign modCall_1.id_1 = 0;
endmodule
