

================================================================
== Vivado HLS Report for 'hls_macc'
================================================================
* Date:           Tue Jan 12 20:55:17 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        no_branch
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.510 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6| 60.000 ns | 60.000 ns |    6|    6|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|     45|       0|    790|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     41|    -|
|Register         |        -|      -|     679|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     45|     679|    831|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|     20|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |mul_ln33_1_fu_195_p2  |     *    |      3|  0|  20|          32|          32|
    |mul_ln33_fu_191_p2    |     *    |      3|  0|  20|          32|          32|
    |op17_fu_183_p2        |     *    |      3|  0|  20|          32|          32|
    |op18_fu_187_p2        |     *    |      3|  0|  20|          32|          32|
    |op19_fu_199_p2        |     *    |      3|  0|  20|          32|          32|
    |op1_fu_207_p2         |     *    |      3|  0|  20|          32|          32|
    |op21_fu_219_p2        |     *    |      3|  0|  20|          32|          32|
    |op22_fu_223_p2        |     *    |      3|  0|  20|          32|          32|
    |op2_fu_213_p2         |     *    |      3|  0|  20|          32|          32|
    |op5_fu_139_p2         |     *    |      3|  0|  20|          32|          32|
    |op6_fu_145_p2         |     *    |      3|  0|  20|          32|          32|
    |op7_fu_151_p2         |     *    |      3|  0|  20|          32|          32|
    |op8_fu_157_p2         |     *    |      3|  0|  20|          32|          32|
    |tmp1_fu_251_p2        |     *    |      3|  0|  20|          32|          32|
    |tmp3_fu_255_p2        |     *    |      3|  0|  20|          32|          32|
    |add_ln25_fu_163_p2    |     +    |      0|  0|  32|          32|          32|
    |add_ln27_fu_173_p2    |     +    |      0|  0|  32|          32|          32|
    |add_ln41_1_fu_241_p2  |     +    |      0|  0|  39|          32|          32|
    |add_ln41_fu_237_p2    |     +    |      0|  0|  32|          32|          32|
    |add_ln46_1_fu_269_p2  |     +    |      0|  0|  39|          32|          32|
    |add_ln46_fu_264_p2    |     +    |      0|  0|  32|          32|          32|
    |ap_return1            |     +    |      0|  0|  32|          32|          32|
    |op13_fu_168_p2        |     +    |      0|  0|  32|          32|          32|
    |op14_fu_178_p2        |     +    |      0|  0|  32|          32|          32|
    |op20_fu_203_p2        |     +    |      0|  0|  39|          32|          32|
    |op27_fu_245_p2        |     +    |      0|  0|  32|          32|          32|
    |op28_fu_259_p2        |     +    |      0|  0|  39|          32|          32|
    |tmp2_fu_232_p2        |     +    |      0|  0|  39|          32|          32|
    |tmp_fu_227_p2         |     +    |      0|  0|  39|          32|          32|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |     45|  0| 790|         928|         928|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  41|          8|    1|          8|
    +-----------+----+-----------+-----+-----------+
    |Total      |  41|          8|    1|          8|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |ap_CS_fsm           |   7|   0|    7|          0|
    |mul_ln33_1_reg_347  |  32|   0|   32|          0|
    |mul_ln33_reg_342    |  32|   0|   32|          0|
    |op13_reg_316        |  32|   0|   32|          0|
    |op14_reg_324        |  32|   0|   32|          0|
    |op17_reg_332        |  32|   0|   32|          0|
    |op18_reg_337        |  32|   0|   32|          0|
    |op19_reg_352        |  32|   0|   32|          0|
    |op1_reg_364         |  32|   0|   32|          0|
    |op20_reg_358        |  32|   0|   32|          0|
    |op21_reg_374        |  32|   0|   32|          0|
    |op22_reg_379        |  32|   0|   32|          0|
    |op27_reg_394        |  32|   0|   32|          0|
    |op2_reg_369         |  32|   0|   32|          0|
    |op5_reg_296         |  32|   0|   32|          0|
    |op6_reg_301         |  32|   0|   32|          0|
    |op7_reg_306         |  32|   0|   32|          0|
    |op8_reg_311         |  32|   0|   32|          0|
    |tmp1_reg_400        |  32|   0|   32|          0|
    |tmp2_reg_389        |  32|   0|   32|          0|
    |tmp3_reg_405        |  32|   0|   32|          0|
    |tmp_reg_384         |  32|   0|   32|          0|
    +--------------------+----+----+-----+-----------+
    |Total               | 679|   0|  679|          0|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |   hls_macc   | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |   hls_macc   | return value |
|ap_start           |  in |    1| ap_ctrl_hs |   hls_macc   | return value |
|ap_done            | out |    1| ap_ctrl_hs |   hls_macc   | return value |
|ap_idle            | out |    1| ap_ctrl_hs |   hls_macc   | return value |
|ap_ready           | out |    1| ap_ctrl_hs |   hls_macc   | return value |
|i1                 |  in |   32|   ap_none  |      i1      |    scalar    |
|i2                 |  in |   32|   ap_none  |      i2      |    scalar    |
|i3                 |  in |   32|   ap_none  |      i3      |    scalar    |
|i4                 |  in |   32|   ap_none  |      i4      |    scalar    |
|i5                 |  in |   32|   ap_none  |      i5      |    scalar    |
|i6                 |  in |   32|   ap_none  |      i6      |    scalar    |
|o1                 | out |   32|   ap_vld   |      o1      |    pointer   |
|o1_ap_vld          | out |    1|   ap_vld   |      o1      |    pointer   |
|o2                 | out |   32|   ap_vld   |      o2      |    pointer   |
|o2_ap_vld          | out |    1|   ap_vld   |      o2      |    pointer   |
|o3                 | out |   32|   ap_vld   |      o3      |    pointer   |
|o3_ap_vld          | out |    1|   ap_vld   |      o3      |    pointer   |
|o4                 | out |   32|   ap_vld   |      o4      |    pointer   |
|o4_ap_vld          | out |    1|   ap_vld   |      o4      |    pointer   |
|G1                 |  in |   32|   ap_none  |      G1      |    scalar    |
|G2                 |  in |   32|   ap_none  |      G2      |    scalar    |
|G3                 |  in |   32|   ap_none  |      G3      |    scalar    |
|G4                 |  in |   32|   ap_none  |      G4      |    scalar    |
|GG1                |  in |   32|   ap_none  |      GG1     |    scalar    |
|GG2                |  in |   32|   ap_none  |      GG2     |    scalar    |
|ap_return1         | out |   32|   ap_vld   |  ap_return1  |    pointer   |
|ap_return1_ap_vld  | out |    1|   ap_vld   |  ap_return1  |    pointer   |
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.51>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%G2_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %G2) nounwind" [no_branch.c:4]   --->   Operation 8 'read' 'G2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%G1_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %G1) nounwind" [no_branch.c:4]   --->   Operation 9 'read' 'G1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i4_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %i4) nounwind" [no_branch.c:4]   --->   Operation 10 'read' 'i4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i3_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %i3) nounwind" [no_branch.c:4]   --->   Operation 11 'read' 'i3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (8.51ns)   --->   "%op5 = mul nsw i32 %G1_read, %i3_read" [no_branch.c:15]   --->   Operation 12 'mul' 'op5' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (8.51ns)   --->   "%op6 = mul nsw i32 %G2_read, %i4_read" [no_branch.c:16]   --->   Operation 13 'mul' 'op6' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (8.51ns)   --->   "%op7 = mul nsw i32 %G1_read, %i4_read" [no_branch.c:17]   --->   Operation 14 'mul' 'op7' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (8.51ns)   --->   "%op8 = mul nsw i32 %G2_read, %i3_read" [no_branch.c:18]   --->   Operation 15 'mul' 'op8' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 4.37>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%i6_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %i6) nounwind" [no_branch.c:4]   --->   Operation 16 'read' 'i6_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%i5_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %i5) nounwind" [no_branch.c:4]   --->   Operation 17 'read' 'i5_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln25 = add i32 %op6, %i5_read" [no_branch.c:25]   --->   Operation 18 'add' 'add_ln25' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 19 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%op13 = add i32 %add_ln25, %op5" [no_branch.c:25]   --->   Operation 19 'add' 'op13' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 20 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln27 = add i32 %op8, %i6_read" [no_branch.c:27]   --->   Operation 20 'add' 'add_ln27' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 21 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%op14 = add i32 %add_ln27, %op7" [no_branch.c:27]   --->   Operation 21 'add' 'op14' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 8.51>
ST_3 : Operation 22 [1/1] (8.51ns)   --->   "%op17 = mul nsw i32 %op13, %G1_read" [no_branch.c:31]   --->   Operation 22 'mul' 'op17' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (8.51ns)   --->   "%op18 = mul nsw i32 %op14, %G2_read" [no_branch.c:32]   --->   Operation 23 'mul' 'op18' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (8.51ns)   --->   "%mul_ln33 = mul i32 %op14, %G1_read" [no_branch.c:33]   --->   Operation 24 'mul' 'mul_ln33' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (8.51ns)   --->   "%mul_ln33_1 = mul i32 %op13, %G2_read" [no_branch.c:33]   --->   Operation 25 'mul' 'mul_ln33_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 8.51>
ST_4 : Operation 26 [1/1] (8.51ns)   --->   "%op19 = mul i32 %mul_ln33_1, %mul_ln33" [no_branch.c:33]   --->   Operation 26 'mul' 'op19' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 27 [1/1] (2.55ns)   --->   "%op20 = add nsw i32 %op17, %op18" [no_branch.c:34]   --->   Operation 27 'add' 'op20' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 8.51>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%GG2_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %GG2) nounwind" [no_branch.c:4]   --->   Operation 28 'read' 'GG2_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%GG1_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %GG1) nounwind" [no_branch.c:4]   --->   Operation 29 'read' 'GG1_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%i2_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %i2) nounwind" [no_branch.c:4]   --->   Operation 30 'read' 'i2_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%i1_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %i1) nounwind" [no_branch.c:4]   --->   Operation 31 'read' 'i1_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (8.51ns)   --->   "%op1 = mul nsw i32 %GG1_read, %i1_read" [no_branch.c:11]   --->   Operation 32 'mul' 'op1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 33 [1/1] (8.51ns)   --->   "%op2 = mul nsw i32 %GG2_read, %i2_read" [no_branch.c:12]   --->   Operation 33 'mul' 'op2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 34 [1/1] (8.51ns)   --->   "%op21 = mul nsw i32 %op20, %G1_read" [no_branch.c:35]   --->   Operation 34 'mul' 'op21' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 35 [1/1] (8.51ns)   --->   "%op22 = mul nsw i32 %op19, %G2_read" [no_branch.c:36]   --->   Operation 35 'mul' 'op22' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 36 [1/1] (2.55ns)   --->   "%tmp = add i32 %op20, %i1_read" [no_branch.c:34]   --->   Operation 36 'add' 'tmp' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 37 [1/1] (2.55ns)   --->   "%tmp2 = add i32 %op19, %i2_read" [no_branch.c:33]   --->   Operation 37 'add' 'tmp2' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 8.51>
ST_6 : Operation 38 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln41 = add i32 %op1, %op22" [no_branch.c:41]   --->   Operation 38 'add' 'add_ln41' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 39 [1/1] (2.55ns)   --->   "%add_ln41_1 = add i32 %op2, %op21" [no_branch.c:41]   --->   Operation 39 'add' 'add_ln41_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 40 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%op27 = add i32 %add_ln41_1, %add_ln41" [no_branch.c:41]   --->   Operation 40 'add' 'op27' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 41 [1/1] (8.51ns)   --->   "%tmp1 = mul i32 %tmp, %G2_read" [no_branch.c:34]   --->   Operation 41 'mul' 'tmp1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 42 [1/1] (8.51ns)   --->   "%tmp3 = mul i32 %tmp2, %G1_read" [no_branch.c:33]   --->   Operation 42 'mul' 'tmp3' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.92>
ST_7 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %i1) nounwind, !map !7"   --->   Operation 43 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %i2) nounwind, !map !13"   --->   Operation 44 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %i3) nounwind, !map !17"   --->   Operation 45 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %i4) nounwind, !map !21"   --->   Operation 46 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %i5) nounwind, !map !25"   --->   Operation 47 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %i6) nounwind, !map !29"   --->   Operation 48 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %o1) nounwind, !map !33"   --->   Operation 49 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %o2) nounwind, !map !39"   --->   Operation 50 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %o3) nounwind, !map !43"   --->   Operation 51 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %o4) nounwind, !map !47"   --->   Operation 52 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %G1) nounwind, !map !51"   --->   Operation 53 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %G2) nounwind, !map !55"   --->   Operation 54 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %G3) nounwind, !map !59"   --->   Operation 55 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %G4) nounwind, !map !63"   --->   Operation 56 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %GG1) nounwind, !map !67"   --->   Operation 57 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %GG2) nounwind, !map !71"   --->   Operation 58 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %ap_return1) nounwind, !map !75"   --->   Operation 59 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @hls_macc_str) nounwind"   --->   Operation 60 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %o1, i32 %op13) nounwind" [no_branch.c:26]   --->   Operation 61 'write' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %o2, i32 %op14) nounwind" [no_branch.c:28]   --->   Operation 62 'write' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %o3, i32 %op27) nounwind" [no_branch.c:42]   --->   Operation 63 'write' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (2.55ns)   --->   "%op28 = add i32 %tmp3, %tmp1" [no_branch.c:43]   --->   Operation 64 'add' 'op28' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %o4, i32 %op28) nounwind" [no_branch.c:44]   --->   Operation 65 'write' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln46 = add i32 %op13, %op28" [no_branch.c:46]   --->   Operation 66 'add' 'add_ln46' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 67 [1/1] (2.55ns)   --->   "%add_ln46_1 = add i32 %op14, %op27" [no_branch.c:46]   --->   Operation 67 'add' 'add_ln46_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 68 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln46_2 = add i32 %add_ln46_1, %add_ln46" [no_branch.c:46]   --->   Operation 68 'add' 'add_ln46_2' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %ap_return1, i32 %add_ln46_2) nounwind" [no_branch.c:46]   --->   Operation 69 'write' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "ret void" [no_branch.c:47]   --->   Operation 70 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ i1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ i2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ i3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ i4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ i5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ i6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ o1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ o2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ o3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ o4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ G1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ G2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ G3]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ G4]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ GG1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ GG2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ap_return1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
G2_read           (read         ) [ 00111110]
G1_read           (read         ) [ 00111110]
i4_read           (read         ) [ 00000000]
i3_read           (read         ) [ 00000000]
op5               (mul          ) [ 00100000]
op6               (mul          ) [ 00100000]
op7               (mul          ) [ 00100000]
op8               (mul          ) [ 00100000]
i6_read           (read         ) [ 00000000]
i5_read           (read         ) [ 00000000]
add_ln25          (add          ) [ 00000000]
op13              (add          ) [ 00011111]
add_ln27          (add          ) [ 00000000]
op14              (add          ) [ 00011111]
op17              (mul          ) [ 00001000]
op18              (mul          ) [ 00001000]
mul_ln33          (mul          ) [ 00001000]
mul_ln33_1        (mul          ) [ 00001000]
op19              (mul          ) [ 00000100]
op20              (add          ) [ 00000100]
GG2_read          (read         ) [ 00000000]
GG1_read          (read         ) [ 00000000]
i2_read           (read         ) [ 00000000]
i1_read           (read         ) [ 00000000]
op1               (mul          ) [ 00000010]
op2               (mul          ) [ 00000010]
op21              (mul          ) [ 00000010]
op22              (mul          ) [ 00000010]
tmp               (add          ) [ 00000010]
tmp2              (add          ) [ 00000010]
add_ln41          (add          ) [ 00000000]
add_ln41_1        (add          ) [ 00000000]
op27              (add          ) [ 00000001]
tmp1              (mul          ) [ 00000001]
tmp3              (mul          ) [ 00000001]
specbitsmap_ln0   (specbitsmap  ) [ 00000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000]
spectopmodule_ln0 (spectopmodule) [ 00000000]
write_ln26        (write        ) [ 00000000]
write_ln28        (write        ) [ 00000000]
write_ln42        (write        ) [ 00000000]
op28              (add          ) [ 00000000]
write_ln44        (write        ) [ 00000000]
add_ln46          (add          ) [ 00000000]
add_ln46_1        (add          ) [ 00000000]
add_ln46_2        (add          ) [ 00000000]
write_ln46        (write        ) [ 00000000]
ret_ln47          (ret          ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="i1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="i2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="i3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i3"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="i4">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i4"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="i5">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i5"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="i6">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i6"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="o1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="o2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="o3">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="o4">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o4"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="G1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="G1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="G2">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="G2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="G3">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="G3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="G4">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="G4"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="GG1">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="GG1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="GG2">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="GG2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="ap_return1">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_return1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_macc_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="G2_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="32" slack="0"/>
<pin id="46" dir="0" index="1" bw="32" slack="0"/>
<pin id="47" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="G2_read/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="G1_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="G1_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="i4_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i4_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="i3_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i3_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="i6_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i6_read/2 "/>
</bind>
</comp>

<comp id="74" class="1004" name="i5_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i5_read/2 "/>
</bind>
</comp>

<comp id="80" class="1004" name="GG2_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="GG2_read/5 "/>
</bind>
</comp>

<comp id="86" class="1004" name="GG1_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="GG1_read/5 "/>
</bind>
</comp>

<comp id="92" class="1004" name="i2_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i2_read/5 "/>
</bind>
</comp>

<comp id="98" class="1004" name="i1_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i1_read/5 "/>
</bind>
</comp>

<comp id="104" class="1004" name="write_ln26_write_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="0" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="0" index="2" bw="32" slack="5"/>
<pin id="108" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln26/7 "/>
</bind>
</comp>

<comp id="111" class="1004" name="write_ln28_write_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="0" slack="0"/>
<pin id="113" dir="0" index="1" bw="32" slack="0"/>
<pin id="114" dir="0" index="2" bw="32" slack="5"/>
<pin id="115" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln28/7 "/>
</bind>
</comp>

<comp id="118" class="1004" name="write_ln42_write_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="0" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="0" index="2" bw="32" slack="1"/>
<pin id="122" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln42/7 "/>
</bind>
</comp>

<comp id="125" class="1004" name="write_ln44_write_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="0" slack="0"/>
<pin id="127" dir="0" index="1" bw="32" slack="0"/>
<pin id="128" dir="0" index="2" bw="32" slack="0"/>
<pin id="129" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln44/7 "/>
</bind>
</comp>

<comp id="132" class="1004" name="write_ln46_write_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="0" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="0" index="2" bw="32" slack="0"/>
<pin id="136" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln46/7 "/>
</bind>
</comp>

<comp id="139" class="1004" name="op5_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="0" index="1" bw="32" slack="0"/>
<pin id="142" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="op5/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="op6_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="0"/>
<pin id="147" dir="0" index="1" bw="32" slack="0"/>
<pin id="148" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="op6/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="op7_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="0" index="1" bw="32" slack="0"/>
<pin id="154" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="op7/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="op8_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="0"/>
<pin id="159" dir="0" index="1" bw="32" slack="0"/>
<pin id="160" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="op8/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="add_ln25_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="1"/>
<pin id="165" dir="0" index="1" bw="32" slack="0"/>
<pin id="166" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="op13_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="1"/>
<pin id="171" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="op13/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="add_ln27_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="1"/>
<pin id="175" dir="0" index="1" bw="32" slack="0"/>
<pin id="176" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="op14_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="1"/>
<pin id="181" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="op14/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="op17_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="1"/>
<pin id="185" dir="0" index="1" bw="32" slack="2"/>
<pin id="186" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="op17/3 "/>
</bind>
</comp>

<comp id="187" class="1004" name="op18_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="1"/>
<pin id="189" dir="0" index="1" bw="32" slack="2"/>
<pin id="190" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="op18/3 "/>
</bind>
</comp>

<comp id="191" class="1004" name="mul_ln33_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="1"/>
<pin id="193" dir="0" index="1" bw="32" slack="2"/>
<pin id="194" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln33/3 "/>
</bind>
</comp>

<comp id="195" class="1004" name="mul_ln33_1_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="1"/>
<pin id="197" dir="0" index="1" bw="32" slack="2"/>
<pin id="198" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln33_1/3 "/>
</bind>
</comp>

<comp id="199" class="1004" name="op19_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="1"/>
<pin id="201" dir="0" index="1" bw="32" slack="1"/>
<pin id="202" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="op19/4 "/>
</bind>
</comp>

<comp id="203" class="1004" name="op20_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="1"/>
<pin id="205" dir="0" index="1" bw="32" slack="1"/>
<pin id="206" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="op20/4 "/>
</bind>
</comp>

<comp id="207" class="1004" name="op1_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="0"/>
<pin id="209" dir="0" index="1" bw="32" slack="0"/>
<pin id="210" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="op1/5 "/>
</bind>
</comp>

<comp id="213" class="1004" name="op2_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="0"/>
<pin id="215" dir="0" index="1" bw="32" slack="0"/>
<pin id="216" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="op2/5 "/>
</bind>
</comp>

<comp id="219" class="1004" name="op21_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="1"/>
<pin id="221" dir="0" index="1" bw="32" slack="4"/>
<pin id="222" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="op21/5 "/>
</bind>
</comp>

<comp id="223" class="1004" name="op22_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="1"/>
<pin id="225" dir="0" index="1" bw="32" slack="4"/>
<pin id="226" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="op22/5 "/>
</bind>
</comp>

<comp id="227" class="1004" name="tmp_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="1"/>
<pin id="229" dir="0" index="1" bw="32" slack="0"/>
<pin id="230" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="232" class="1004" name="tmp2_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="1"/>
<pin id="234" dir="0" index="1" bw="32" slack="0"/>
<pin id="235" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/5 "/>
</bind>
</comp>

<comp id="237" class="1004" name="add_ln41_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="1"/>
<pin id="239" dir="0" index="1" bw="32" slack="1"/>
<pin id="240" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41/6 "/>
</bind>
</comp>

<comp id="241" class="1004" name="add_ln41_1_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="1"/>
<pin id="243" dir="0" index="1" bw="32" slack="1"/>
<pin id="244" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41_1/6 "/>
</bind>
</comp>

<comp id="245" class="1004" name="op27_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="0"/>
<pin id="247" dir="0" index="1" bw="32" slack="0"/>
<pin id="248" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="op27/6 "/>
</bind>
</comp>

<comp id="251" class="1004" name="tmp1_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="1"/>
<pin id="253" dir="0" index="1" bw="32" slack="5"/>
<pin id="254" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp1/6 "/>
</bind>
</comp>

<comp id="255" class="1004" name="tmp3_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="1"/>
<pin id="257" dir="0" index="1" bw="32" slack="5"/>
<pin id="258" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp3/6 "/>
</bind>
</comp>

<comp id="259" class="1004" name="op28_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="1"/>
<pin id="261" dir="0" index="1" bw="32" slack="1"/>
<pin id="262" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="op28/7 "/>
</bind>
</comp>

<comp id="264" class="1004" name="add_ln46_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="5"/>
<pin id="266" dir="0" index="1" bw="32" slack="0"/>
<pin id="267" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46/7 "/>
</bind>
</comp>

<comp id="269" class="1004" name="add_ln46_1_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="5"/>
<pin id="271" dir="0" index="1" bw="32" slack="1"/>
<pin id="272" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46_1/7 "/>
</bind>
</comp>

<comp id="273" class="1004" name="add_ln46_2_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="0"/>
<pin id="275" dir="0" index="1" bw="32" slack="0"/>
<pin id="276" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46_2/7 "/>
</bind>
</comp>

<comp id="280" class="1005" name="G2_read_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="2"/>
<pin id="282" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="G2_read "/>
</bind>
</comp>

<comp id="288" class="1005" name="G1_read_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="2"/>
<pin id="290" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="G1_read "/>
</bind>
</comp>

<comp id="296" class="1005" name="op5_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="1"/>
<pin id="298" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="op5 "/>
</bind>
</comp>

<comp id="301" class="1005" name="op6_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="1"/>
<pin id="303" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="op6 "/>
</bind>
</comp>

<comp id="306" class="1005" name="op7_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="1"/>
<pin id="308" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="op7 "/>
</bind>
</comp>

<comp id="311" class="1005" name="op8_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="1"/>
<pin id="313" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="op8 "/>
</bind>
</comp>

<comp id="316" class="1005" name="op13_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="1"/>
<pin id="318" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="op13 "/>
</bind>
</comp>

<comp id="324" class="1005" name="op14_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="1"/>
<pin id="326" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="op14 "/>
</bind>
</comp>

<comp id="332" class="1005" name="op17_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="1"/>
<pin id="334" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="op17 "/>
</bind>
</comp>

<comp id="337" class="1005" name="op18_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="1"/>
<pin id="339" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="op18 "/>
</bind>
</comp>

<comp id="342" class="1005" name="mul_ln33_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="1"/>
<pin id="344" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln33 "/>
</bind>
</comp>

<comp id="347" class="1005" name="mul_ln33_1_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="1"/>
<pin id="349" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln33_1 "/>
</bind>
</comp>

<comp id="352" class="1005" name="op19_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="1"/>
<pin id="354" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="op19 "/>
</bind>
</comp>

<comp id="358" class="1005" name="op20_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="1"/>
<pin id="360" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="op20 "/>
</bind>
</comp>

<comp id="364" class="1005" name="op1_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="1"/>
<pin id="366" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="op1 "/>
</bind>
</comp>

<comp id="369" class="1005" name="op2_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="1"/>
<pin id="371" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="op2 "/>
</bind>
</comp>

<comp id="374" class="1005" name="op21_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="1"/>
<pin id="376" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="op21 "/>
</bind>
</comp>

<comp id="379" class="1005" name="op22_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="1"/>
<pin id="381" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="op22 "/>
</bind>
</comp>

<comp id="384" class="1005" name="tmp_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="1"/>
<pin id="386" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="389" class="1005" name="tmp2_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="32" slack="1"/>
<pin id="391" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp2 "/>
</bind>
</comp>

<comp id="394" class="1005" name="op27_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="32" slack="1"/>
<pin id="396" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="op27 "/>
</bind>
</comp>

<comp id="400" class="1005" name="tmp1_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="1"/>
<pin id="402" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

<comp id="405" class="1005" name="tmp3_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="32" slack="1"/>
<pin id="407" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="48"><net_src comp="34" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="22" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="34" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="20" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="34" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="6" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="34" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="34" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="10" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="34" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="8" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="34" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="30" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="34" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="28" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="34" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="2" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="34" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="0" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="109"><net_src comp="42" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="12" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="116"><net_src comp="42" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="14" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="123"><net_src comp="42" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="16" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="42" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="18" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="137"><net_src comp="42" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="32" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="143"><net_src comp="50" pin="2"/><net_sink comp="139" pin=0"/></net>

<net id="144"><net_src comp="62" pin="2"/><net_sink comp="139" pin=1"/></net>

<net id="149"><net_src comp="44" pin="2"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="56" pin="2"/><net_sink comp="145" pin=1"/></net>

<net id="155"><net_src comp="50" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="56" pin="2"/><net_sink comp="151" pin=1"/></net>

<net id="161"><net_src comp="44" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="62" pin="2"/><net_sink comp="157" pin=1"/></net>

<net id="167"><net_src comp="74" pin="2"/><net_sink comp="163" pin=1"/></net>

<net id="172"><net_src comp="163" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="177"><net_src comp="68" pin="2"/><net_sink comp="173" pin=1"/></net>

<net id="182"><net_src comp="173" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="211"><net_src comp="86" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="98" pin="2"/><net_sink comp="207" pin=1"/></net>

<net id="217"><net_src comp="80" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="92" pin="2"/><net_sink comp="213" pin=1"/></net>

<net id="231"><net_src comp="98" pin="2"/><net_sink comp="227" pin=1"/></net>

<net id="236"><net_src comp="92" pin="2"/><net_sink comp="232" pin=1"/></net>

<net id="249"><net_src comp="241" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="237" pin="2"/><net_sink comp="245" pin=1"/></net>

<net id="263"><net_src comp="259" pin="2"/><net_sink comp="125" pin=2"/></net>

<net id="268"><net_src comp="259" pin="2"/><net_sink comp="264" pin=1"/></net>

<net id="277"><net_src comp="269" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="264" pin="2"/><net_sink comp="273" pin=1"/></net>

<net id="279"><net_src comp="273" pin="2"/><net_sink comp="132" pin=2"/></net>

<net id="283"><net_src comp="44" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="285"><net_src comp="280" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="286"><net_src comp="280" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="287"><net_src comp="280" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="291"><net_src comp="50" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="293"><net_src comp="288" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="294"><net_src comp="288" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="295"><net_src comp="288" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="299"><net_src comp="139" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="304"><net_src comp="145" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="309"><net_src comp="151" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="314"><net_src comp="157" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="319"><net_src comp="168" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="321"><net_src comp="316" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="322"><net_src comp="316" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="323"><net_src comp="316" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="327"><net_src comp="178" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="329"><net_src comp="324" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="330"><net_src comp="324" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="331"><net_src comp="324" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="335"><net_src comp="183" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="340"><net_src comp="187" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="345"><net_src comp="191" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="350"><net_src comp="195" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="355"><net_src comp="199" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="357"><net_src comp="352" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="361"><net_src comp="203" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="363"><net_src comp="358" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="367"><net_src comp="207" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="372"><net_src comp="213" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="377"><net_src comp="219" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="382"><net_src comp="223" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="387"><net_src comp="227" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="392"><net_src comp="232" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="397"><net_src comp="245" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="399"><net_src comp="394" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="403"><net_src comp="251" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="408"><net_src comp="255" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="259" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: o1 | {7 }
	Port: o2 | {7 }
	Port: o3 | {7 }
	Port: o4 | {7 }
	Port: ap_return1 | {7 }
 - Input state : 
	Port: hls_macc : i1 | {5 }
	Port: hls_macc : i2 | {5 }
	Port: hls_macc : i3 | {1 }
	Port: hls_macc : i4 | {1 }
	Port: hls_macc : i5 | {2 }
	Port: hls_macc : i6 | {2 }
	Port: hls_macc : G1 | {1 }
	Port: hls_macc : G2 | {1 }
	Port: hls_macc : GG1 | {5 }
	Port: hls_macc : GG2 | {5 }
  - Chain level:
	State 1
	State 2
		op13 : 1
		op14 : 1
	State 3
	State 4
	State 5
	State 6
		op27 : 1
	State 7
		write_ln44 : 1
		add_ln46 : 1
		add_ln46_2 : 2
		write_ln46 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|          |     add_ln25_fu_163     |    0    |    0    |    32   |
|          |       op13_fu_168       |    0    |    0    |    32   |
|          |     add_ln27_fu_173     |    0    |    0    |    32   |
|          |       op14_fu_178       |    0    |    0    |    32   |
|          |       op20_fu_203       |    0    |    0    |    39   |
|          |        tmp_fu_227       |    0    |    0    |    39   |
|    add   |       tmp2_fu_232       |    0    |    0    |    39   |
|          |     add_ln41_fu_237     |    0    |    0    |    32   |
|          |    add_ln41_1_fu_241    |    0    |    0    |    39   |
|          |       op27_fu_245       |    0    |    0    |    32   |
|          |       op28_fu_259       |    0    |    0    |    39   |
|          |     add_ln46_fu_264     |    0    |    0    |    32   |
|          |    add_ln46_1_fu_269    |    0    |    0    |    39   |
|          |    add_ln46_2_fu_273    |    0    |    0    |    32   |
|----------|-------------------------|---------|---------|---------|
|          |        op5_fu_139       |    3    |    0    |    20   |
|          |        op6_fu_145       |    3    |    0    |    20   |
|          |        op7_fu_151       |    3    |    0    |    20   |
|          |        op8_fu_157       |    3    |    0    |    20   |
|          |       op17_fu_183       |    3    |    0    |    20   |
|          |       op18_fu_187       |    3    |    0    |    20   |
|          |     mul_ln33_fu_191     |    3    |    0    |    20   |
|    mul   |    mul_ln33_1_fu_195    |    3    |    0    |    20   |
|          |       op19_fu_199       |    3    |    0    |    20   |
|          |        op1_fu_207       |    3    |    0    |    20   |
|          |        op2_fu_213       |    3    |    0    |    20   |
|          |       op21_fu_219       |    3    |    0    |    20   |
|          |       op22_fu_223       |    3    |    0    |    20   |
|          |       tmp1_fu_251       |    3    |    0    |    20   |
|          |       tmp3_fu_255       |    3    |    0    |    20   |
|----------|-------------------------|---------|---------|---------|
|          |    G2_read_read_fu_44   |    0    |    0    |    0    |
|          |    G1_read_read_fu_50   |    0    |    0    |    0    |
|          |    i4_read_read_fu_56   |    0    |    0    |    0    |
|          |    i3_read_read_fu_62   |    0    |    0    |    0    |
|   read   |    i6_read_read_fu_68   |    0    |    0    |    0    |
|          |    i5_read_read_fu_74   |    0    |    0    |    0    |
|          |   GG2_read_read_fu_80   |    0    |    0    |    0    |
|          |   GG1_read_read_fu_86   |    0    |    0    |    0    |
|          |    i2_read_read_fu_92   |    0    |    0    |    0    |
|          |    i1_read_read_fu_98   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          | write_ln26_write_fu_104 |    0    |    0    |    0    |
|          | write_ln28_write_fu_111 |    0    |    0    |    0    |
|   write  | write_ln42_write_fu_118 |    0    |    0    |    0    |
|          | write_ln44_write_fu_125 |    0    |    0    |    0    |
|          | write_ln46_write_fu_132 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    45   |    0    |   790   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|  G1_read_reg_288 |   32   |
|  G2_read_reg_280 |   32   |
|mul_ln33_1_reg_347|   32   |
| mul_ln33_reg_342 |   32   |
|   op13_reg_316   |   32   |
|   op14_reg_324   |   32   |
|   op17_reg_332   |   32   |
|   op18_reg_337   |   32   |
|   op19_reg_352   |   32   |
|    op1_reg_364   |   32   |
|   op20_reg_358   |   32   |
|   op21_reg_374   |   32   |
|   op22_reg_379   |   32   |
|   op27_reg_394   |   32   |
|    op2_reg_369   |   32   |
|    op5_reg_296   |   32   |
|    op6_reg_301   |   32   |
|    op7_reg_306   |   32   |
|    op8_reg_311   |   32   |
|   tmp1_reg_400   |   32   |
|   tmp2_reg_389   |   32   |
|   tmp3_reg_405   |   32   |
|    tmp_reg_384   |   32   |
+------------------+--------+
|       Total      |   736  |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           | DSP48E |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   45   |    0   |   790  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   736  |    -   |
+-----------+--------+--------+--------+
|   Total   |   45   |   736  |   790  |
+-----------+--------+--------+--------+
