// Seed: 712234565
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  tri1 id_4 = 1;
  always id_4 = {id_4} + 1;
endmodule
module module_1 #(
    parameter id_11 = 32'd44
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_10 = id_9;
  module_0(
      id_2, id_6, id_10
  );
  always $display;
  assign id_10 = 1 - 1;
  assign id_3  = id_4[1][(1)];
  defparam id_11 = 1'b0;
  assign id_1  = id_2;
endmodule
