build/
venv/
*.out
*.vcd
*.vvp

vunit_out/
sim_build/

SystemVerilog_Basis_Files/
Verilog_Basis_Files/