<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>F:\2024FPGA\gbatang\src\DDR_rd_fifo\DDR_rd_fifo.v<br>
F:\2024FPGA\gbatang\src\GMII2RGMII\GMII2RGMII.v<br>
F:\2024FPGA\gbatang\src\GMII_pll\GMII_pll.v<br>
F:\2024FPGA\gbatang\src\VexGBA.sv<br>
F:\2024FPGA\gbatang\src\capture\GMII_send.sv<br>
F:\2024FPGA\gbatang\src\capture\capture.v<br>
F:\2024FPGA\gbatang\src\capture\crc.v<br>
F:\2024FPGA\gbatang\src\capture\ddr_rd.v<br>
F:\2024FPGA\gbatang\src\capture\ddr_wr.v<br>
F:\2024FPGA\gbatang\src\capture\udp.v<br>
F:\2024FPGA\gbatang\src\common\dpram32_block.v<br>
F:\2024FPGA\gbatang\src\common\dpram_block.v<br>
F:\2024FPGA\gbatang\src\common\dual_clk_fifo.v<br>
F:\2024FPGA\gbatang\src\common\eprocreg_gba.sv<br>
F:\2024FPGA\gbatang\src\cpu\gba_cpu.v<br>
F:\2024FPGA\gbatang\src\cpu\gba_cpu_thumbdecoder.v<br>
F:\2024FPGA\gbatang\src\cpu\gba_interrupts.v<br>
F:\2024FPGA\gbatang\src\ddr3_memory_interface\ddr3_memory_interface.v<br>
F:\2024FPGA\gbatang\src\fifo_top\fifo_top.v<br>
F:\2024FPGA\gbatang\src\gba2hdmi.sv<br>
F:\2024FPGA\gbatang\src\gowin_clkdiv\gowin_clkdiv.v<br>
F:\2024FPGA\gbatang\src\gowin_dpb\gowin_dpb.v<br>
F:\2024FPGA\gbatang\src\gowin_pll\gowin_pll.v<br>
F:\2024FPGA\gbatang\src\gowin_pll_6p25\gowin_pll_6p25.v<br>
F:\2024FPGA\gbatang\src\gowin_sdpb\gowin_sdpb.v<br>
F:\2024FPGA\gbatang\src\gpu\gba_drawer_merge.v<br>
F:\2024FPGA\gbatang\src\gpu\gba_drawer_mode0.v<br>
F:\2024FPGA\gbatang\src\gpu\gba_drawer_mode2.v<br>
F:\2024FPGA\gbatang\src\gpu\gba_drawer_mode345.v<br>
F:\2024FPGA\gbatang\src\gpu\gba_drawer_obj.sv<br>
F:\2024FPGA\gbatang\src\gpu\gba_gpu.v<br>
F:\2024FPGA\gbatang\src\gpu\gba_gpu_colorshade.sv<br>
F:\2024FPGA\gbatang\src\gpu\gba_gpu_drawer.v<br>
F:\2024FPGA\gbatang\src\gpu\gba_gpu_timing.v<br>
F:\2024FPGA\gbatang\src\gpu\gba_timer.v<br>
F:\2024FPGA\gbatang\src\gpu\gba_timer_module.v<br>
F:\2024FPGA\gbatang\src\gpu\vram_hi.v<br>
F:\2024FPGA\gbatang\src\gpu\vram_lo.v<br>
F:\2024FPGA\gbatang\src\hdmi\audio_clock_regeneration_packet.sv<br>
F:\2024FPGA\gbatang\src\hdmi\audio_info_frame.sv<br>
F:\2024FPGA\gbatang\src\hdmi\audio_sample_packet.sv<br>
F:\2024FPGA\gbatang\src\hdmi\auxiliary_video_information_info_frame.sv<br>
F:\2024FPGA\gbatang\src\hdmi\hdmi.sv<br>
F:\2024FPGA\gbatang\src\hdmi\packet_assembler.sv<br>
F:\2024FPGA\gbatang\src\hdmi\packet_picker.sv<br>
F:\2024FPGA\gbatang\src\hdmi\serializer.sv<br>
F:\2024FPGA\gbatang\src\hdmi\source_product_description_info_frame.sv<br>
F:\2024FPGA\gbatang\src\hdmi\tmds_channel.sv<br>
F:\2024FPGA\gbatang\src\iosys\Briey.v<br>
F:\2024FPGA\gbatang\src\iosys\Briey_defines.v<br>
F:\2024FPGA\gbatang\src\iosys\apb2custom.v<br>
F:\2024FPGA\gbatang\src\iosys\audio_drive.v<br>
F:\2024FPGA\gbatang\src\iosys\axi2custom.v<br>
F:\2024FPGA\gbatang\src\iosys\gowin_dpb_menu.v<br>
F:\2024FPGA\gbatang\src\iosys\iosys.v<br>
F:\2024FPGA\gbatang\src\iosys\simplespimaster.v<br>
F:\2024FPGA\gbatang\src\iosys\simpleuart.v<br>
F:\2024FPGA\gbatang\src\iosys\spi_master.v<br>
F:\2024FPGA\gbatang\src\iosys\spiflash.v<br>
F:\2024FPGA\gbatang\src\iosys\textdisp.v<br>
F:\2024FPGA\gbatang\src\m138k\pll_27.v<br>
F:\2024FPGA\gbatang\src\m138k\pll_33.v<br>
F:\2024FPGA\gbatang\src\m138k\pll_74.v<br>
F:\2024FPGA\gbatang\src\memory\gba_dma.v<br>
F:\2024FPGA\gbatang\src\memory\gba_dma_module.sv<br>
F:\2024FPGA\gbatang\src\memory\gba_eeprom.sv<br>
F:\2024FPGA\gbatang\src\memory\gba_flash_sram.sv<br>
F:\2024FPGA\gbatang\src\memory\gba_memory.sv<br>
F:\2024FPGA\gbatang\src\memory\mem_eeprom.v<br>
F:\2024FPGA\gbatang\src\memory\mem_iwram.v<br>
F:\2024FPGA\gbatang\src\memory\rv_sdram_adapter.v<br>
F:\2024FPGA\gbatang\src\memory\sdram_gba.v<br>
F:\2024FPGA\gbatang\src\peripherals\controller_ds2.sv<br>
F:\2024FPGA\gbatang\src\peripherals\dualshock_controller.v<br>
F:\2024FPGA\gbatang\src\peripherals\gba_joypad.v<br>
F:\2024FPGA\gbatang\src\pixel_udp_fifo\pixel_udp_fifo.v<br>
F:\2024FPGA\gbatang\src\sound\gba_sound.v<br>
F:\2024FPGA\gbatang\src\sound\gba_sound_ch1.v<br>
F:\2024FPGA\gbatang\src\sound\gba_sound_ch3.v<br>
F:\2024FPGA\gbatang\src\sound\gba_sound_ch4.v<br>
F:\2024FPGA\gbatang\src\sound\gba_sound_dma.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AST-LV138PG484AC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AST-138</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Nov  4 21:41:36 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>VexGBA</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.937s, Elapsed time = 0h 0m 3s, Peak memory usage = 1826.711MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 3s, Elapsed time = 0h 0m 11s, Peak memory usage = 1826.711MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.703s, Elapsed time = 0h 0m 3s, Peak memory usage = 1826.711MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 3s, Elapsed time = 0h 0m 10s, Peak memory usage = 1826.711MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 1s, Elapsed time = 0h 0m 5s, Peak memory usage = 1826.711MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.078s, Elapsed time = 0h 0m 1s, Peak memory usage = 1826.711MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.093s, Elapsed time = 0h 0m 0.405s, Peak memory usage = 1826.711MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.062s, Elapsed time = 0h 0m 0.247s, Peak memory usage = 1826.711MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 3s, Elapsed time = 0h 0m 11s, Peak memory usage = 1826.711MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.281s, Elapsed time = 0h 0m 1s, Peak memory usage = 1826.711MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 1s, Elapsed time = 0h 0m 3s, Peak memory usage = 1826.711MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 30s, Elapsed time = 0h 1m 37s, Peak memory usage = 1826.711MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.843s, Elapsed time = 0h 0m 3s, Peak memory usage = 1826.711MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.937s, Elapsed time = 0h 0m 3s, Peak memory usage = 1826.711MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 44s, Elapsed time = 0h 2m 31s, Peak memory usage = 1826.711MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>83</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>79</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>10</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>49</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIOBUF</td>
<td>16</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspELVDS_OBUF</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>13645</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>347</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>11866</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>28</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>1404</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>25461</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>2086</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>11664</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>11711</td>
</tr>
<tr>
<td class="label"><b>MUX </b></td>
<td>1659</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMUX2</td>
<td>1659</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>2880</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>2880</td>
</tr>
<tr>
<td class="label"><b>SSRAM </b></td>
<td>18</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16SDP4</td>
<td>18</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>151</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>151</td>
</tr>
<tr>
<td class="label"><b>IOLOGIC </b></td>
<td>7</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspODDR</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOSER10</td>
<td>3</td>
</tr>
<tr>
<td class="label"><b>DSP </b></td>
<td></td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMULTALU27X18</td>
<td>13</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMULT12X12</td>
<td>20</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMULT27X36</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMULTADDALU12X12</td>
<td>3</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>219</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSP</td>
<td>80</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPB</td>
<td>74</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDPB</td>
<td>65</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>6</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspPLL</td>
<td>5</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspCLKDIV</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>30259(27271 LUT, 2880 ALU, 18 RAM16) / 138240</td>
<td>22%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>13645 / 139095</td>
<td>10%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 139095</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>13645 / 139095</td>
<td>10%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>219 / 340</td>
<td>65%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>sysclk</td>
<td>Base</td>
<td>20.000</td>
<td>50.0</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>sysclk_ibuf/I </td>
</tr>
<tr>
<td>io_jtag_tck</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>io_jtag_tck_ibuf/I </td>
</tr>
<tr>
<td>iosys/Briey/jtagBridge_1/n552_6</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>iosys/Briey/jtagBridge_1/n552_s2/O </td>
</tr>
<tr>
<td>capture/udp/GMII_send_m0/n1631_6</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>capture/udp/GMII_send_m0/n1631_s2/O </td>
</tr>
<tr>
<td>pll27/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>37.037</td>
<td>27.0</td>
<td>0.000</td>
<td>18.519</td>
<td>sysclk_ibuf/I</td>
<td>sysclk</td>
<td>pll27/PLL_inst/CLKOUT0 </td>
</tr>
<tr>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>8.000</td>
<td>125.0</td>
<td>0.000</td>
<td>4.000</td>
<td>sysclk_ibuf/I</td>
<td>sysclk</td>
<td>GMII_pll/PLL_inst/CLKOUT0 </td>
</tr>
<tr>
<td>GMII_pll/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>Generated</td>
<td>40.000</td>
<td>25.0</td>
<td>0.000</td>
<td>20.000</td>
<td>sysclk_ibuf/I</td>
<td>sysclk</td>
<td>GMII_pll/PLL_inst/CLKOUT1 </td>
</tr>
<tr>
<td>clk_6p25m/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>160.000</td>
<td>6.2</td>
<td>0.000</td>
<td>80.000</td>
<td>sysclk_ibuf/I</td>
<td>sysclk</td>
<td>clk_6p25m/PLL_inst/CLKOUT0 </td>
</tr>
<tr>
<td>pll33/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>19.900</td>
<td>50.2</td>
<td>0.000</td>
<td>9.950</td>
<td>pll27/PLL_inst/CLKOUT0</td>
<td>pll27/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>pll33/PLL_inst/CLKOUT0 </td>
</tr>
<tr>
<td>pll33/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>Generated</td>
<td>59.701</td>
<td>16.8</td>
<td>0.000</td>
<td>29.851</td>
<td>pll27/PLL_inst/CLKOUT0</td>
<td>pll27/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>pll33/PLL_inst/CLKOUT1 </td>
</tr>
<tr>
<td>pll33/PLL_inst/CLKOUT2.default_gen_clk</td>
<td>Generated</td>
<td>14.925</td>
<td>67.0</td>
<td>0.000</td>
<td>7.463</td>
<td>pll27/PLL_inst/CLKOUT0</td>
<td>pll27/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>pll33/PLL_inst/CLKOUT2 </td>
</tr>
<tr>
<td>pll33/PLL_inst/CLKOUT3.default_gen_clk</td>
<td>Generated</td>
<td>14.925</td>
<td>67.0</td>
<td>0.000</td>
<td>7.463</td>
<td>pll27/PLL_inst/CLKOUT0</td>
<td>pll27/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>pll33/PLL_inst/CLKOUT3 </td>
</tr>
<tr>
<td>pll74/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>13.468</td>
<td>74.2</td>
<td>0.000</td>
<td>6.734</td>
<td>pll27/PLL_inst/CLKOUT0</td>
<td>pll27/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>pll74/PLL_inst/CLKOUT0 </td>
</tr>
<tr>
<td>pll74/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>Generated</td>
<td>2.694</td>
<td>371.3</td>
<td>0.000</td>
<td>1.347</td>
<td>pll27/PLL_inst/CLKOUT0</td>
<td>pll27/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>pll74/PLL_inst/CLKOUT1 </td>
</tr>
<tr>
<td>clk_1p526m/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>640.000</td>
<td>1.6</td>
<td>0.000</td>
<td>320.000</td>
<td>clk_6p25m/PLL_inst/CLKOUT0</td>
<td>clk_6p25m/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>clk_1p526m/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>No.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>io_jtag_tck</td>
<td>100.0(MHz)</td>
<td>341.9(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>capture/udp/GMII_send_m0/n1631_6</td>
<td>100.0(MHz)</td>
<td>335.0(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>GMII_pll/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>125.0(MHz)</td>
<td>132.1(MHz)</td>
<td>12</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>pll33/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>50.2(MHz)</td>
<td>100.9(MHz)</td>
<td>10</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>pll33/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>16.8(MHz)</td>
<td>33.8(MHz)</td>
<td>38</td>
<td>TOP</td>
</tr>
<tr>
<td>6</td>
<td>pll33/PLL_inst/CLKOUT2.default_gen_clk</td>
<td>67.0(MHz)</td>
<td>52.3(MHz)</td>
<td>26</td>
<td>TOP</td>
</tr>
<tr>
<td>7</td>
<td>pll74/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>74.2(MHz)</td>
<td>112.9(MHz)</td>
<td>13</td>
<td>TOP</td>
</tr>
<tr>
<td>8</td>
<td>clk_1p526m/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>1.6(MHz)</td>
<td>452.2(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.670</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>72.481</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>60.812</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram/cpu_rdata[1]_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/reg_ans_63_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll33/PLL_inst/CLKOUT2.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll33/PLL_inst/CLKOUT1.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>44.776</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>pll33/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>45.779</td>
<td>1.003</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>pll33/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>45.985</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdram/cpu_rdata[1]_29_s0/CLK</td>
</tr>
<tr>
<td>46.368</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>sdram/cpu_rdata[1]_29_s0/Q</td>
</tr>
<tr>
<td>46.574</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>mem/n3215_s1/I1</td>
</tr>
<tr>
<td>47.141</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>mem/n3215_s1/F</td>
</tr>
<tr>
<td>47.348</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1853_s30/I1</td>
</tr>
<tr>
<td>47.915</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1853_s30/F</td>
</tr>
<tr>
<td>48.121</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1853_s16/I1</td>
</tr>
<tr>
<td>48.689</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1853_s16/F</td>
</tr>
<tr>
<td>48.895</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1853_s6/I2</td>
</tr>
<tr>
<td>49.403</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>cpu/n1853_s6/F</td>
</tr>
<tr>
<td>49.609</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1853_s2/I0</td>
</tr>
<tr>
<td>50.188</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>59</td>
<td>cpu/n1853_s2/F</td>
</tr>
<tr>
<td>50.394</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_31_s4/I0</td>
</tr>
<tr>
<td>50.973</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_31_s4/F</td>
</tr>
<tr>
<td>51.179</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_23_s5/I1</td>
</tr>
<tr>
<td>51.746</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_23_s5/F</td>
</tr>
<tr>
<td>51.953</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_20_s0/I0</td>
</tr>
<tr>
<td>52.531</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_20_s0/F</td>
</tr>
<tr>
<td>52.738</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_20_s/I0</td>
</tr>
<tr>
<td>53.316</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_20_s/F</td>
</tr>
<tr>
<td>53.523</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1847_s6/I0</td>
</tr>
<tr>
<td>54.101</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>cpu/n1847_s6/F</td>
</tr>
<tr>
<td>54.308</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1812_s2/I1</td>
</tr>
<tr>
<td>54.875</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>cpu/n1812_s2/F</td>
</tr>
<tr>
<td>55.081</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/code_rma_2_s37/I2</td>
</tr>
<tr>
<td>55.589</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>cpu/code_rma_2_s37/F</td>
</tr>
<tr>
<td>55.795</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/code_rsa_2_s43/I1</td>
</tr>
<tr>
<td>56.363</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/code_rsa_2_s43/F</td>
</tr>
<tr>
<td>56.569</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/code_rsa_2_s35/I1</td>
</tr>
<tr>
<td>56.719</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/code_rsa_2_s35/O</td>
</tr>
<tr>
<td>56.925</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/code_rsa_2_s31/I1</td>
</tr>
<tr>
<td>57.011</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/code_rsa_2_s31/O</td>
</tr>
<tr>
<td>57.218</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/code_rsa_2_s25/I1</td>
</tr>
<tr>
<td>57.304</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>cpu/code_rsa_2_s25/O</td>
</tr>
<tr>
<td>57.510</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1294_s4/I0</td>
</tr>
<tr>
<td>58.089</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1294_s4/F</td>
</tr>
<tr>
<td>58.295</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1294_s3/I2</td>
</tr>
<tr>
<td>58.803</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>cpu/n1294_s3/F</td>
</tr>
<tr>
<td>59.009</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1812_s4/I2</td>
</tr>
<tr>
<td>59.516</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>cpu/n1812_s4/F</td>
</tr>
<tr>
<td>59.723</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1291_s3/I2</td>
</tr>
<tr>
<td>60.230</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>cpu/n1291_s3/F</td>
</tr>
<tr>
<td>60.436</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1288_s3/I3</td>
</tr>
<tr>
<td>60.725</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>cpu/n1288_s3/F</td>
</tr>
<tr>
<td>60.931</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1285_s3/I3</td>
</tr>
<tr>
<td>61.220</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>cpu/n1285_s3/F</td>
</tr>
<tr>
<td>61.426</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1282_s3/I3</td>
</tr>
<tr>
<td>61.715</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>cpu/n1282_s3/F</td>
</tr>
<tr>
<td>61.921</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1279_s3/I3</td>
</tr>
<tr>
<td>62.210</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>cpu/n1279_s3/F</td>
</tr>
<tr>
<td>62.416</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1276_s4/I3</td>
</tr>
<tr>
<td>62.705</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>cpu/n1276_s4/F</td>
</tr>
<tr>
<td>62.911</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1273_s4/I3</td>
</tr>
<tr>
<td>63.200</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>cpu/n1273_s4/F</td>
</tr>
<tr>
<td>63.406</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1272_s4/I1</td>
</tr>
<tr>
<td>63.974</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1272_s4/F</td>
</tr>
<tr>
<td>64.180</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1272_s2/I0</td>
</tr>
<tr>
<td>64.759</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1272_s2/F</td>
</tr>
<tr>
<td>64.965</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1272_s0/I2</td>
</tr>
<tr>
<td>65.473</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1272_s0/F</td>
</tr>
<tr>
<td>65.679</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>38</td>
<td>cpu/mult_ans_63_s4/A[3]</td>
</tr>
<tr>
<td>69.439</td>
<td>3.760</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>cpu/mult_ans_63_s4/DOUT[0]</td>
</tr>
<tr>
<td>69.631</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu/mult_ans_26_s/I1</td>
</tr>
<tr>
<td>70.231</td>
<td>0.600</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu/mult_ans_26_s/COUT</td>
</tr>
<tr>
<td>70.231</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu/mult_ans_27_s/CIN</td>
</tr>
<tr>
<td>70.281</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>cpu/mult_ans_27_s/COUT</td>
</tr>
<tr>
<td>70.281</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_28_s/CIN</td>
</tr>
<tr>
<td>70.331</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_28_s/COUT</td>
</tr>
<tr>
<td>70.331</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_29_s/CIN</td>
</tr>
<tr>
<td>70.381</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_29_s/COUT</td>
</tr>
<tr>
<td>70.381</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_30_s/CIN</td>
</tr>
<tr>
<td>70.431</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_30_s/COUT</td>
</tr>
<tr>
<td>70.431</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_31_s/CIN</td>
</tr>
<tr>
<td>70.481</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_31_s/COUT</td>
</tr>
<tr>
<td>70.481</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_32_s/CIN</td>
</tr>
<tr>
<td>70.531</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_32_s/COUT</td>
</tr>
<tr>
<td>70.531</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_33_s/CIN</td>
</tr>
<tr>
<td>70.581</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_33_s/COUT</td>
</tr>
<tr>
<td>70.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_34_s/CIN</td>
</tr>
<tr>
<td>70.631</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_34_s/COUT</td>
</tr>
<tr>
<td>70.631</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_35_s/CIN</td>
</tr>
<tr>
<td>70.681</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_35_s/COUT</td>
</tr>
<tr>
<td>70.681</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_36_s/CIN</td>
</tr>
<tr>
<td>70.731</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_36_s/COUT</td>
</tr>
<tr>
<td>70.731</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_37_s/CIN</td>
</tr>
<tr>
<td>70.781</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_37_s/COUT</td>
</tr>
<tr>
<td>70.781</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_38_s/CIN</td>
</tr>
<tr>
<td>70.831</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_38_s/COUT</td>
</tr>
<tr>
<td>70.831</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_39_s/CIN</td>
</tr>
<tr>
<td>70.881</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_39_s/COUT</td>
</tr>
<tr>
<td>70.881</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_40_s/CIN</td>
</tr>
<tr>
<td>70.931</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_40_s/COUT</td>
</tr>
<tr>
<td>70.931</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_41_s/CIN</td>
</tr>
<tr>
<td>70.981</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_41_s/COUT</td>
</tr>
<tr>
<td>70.981</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_42_s/CIN</td>
</tr>
<tr>
<td>71.031</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_42_s/COUT</td>
</tr>
<tr>
<td>71.031</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_43_s/CIN</td>
</tr>
<tr>
<td>71.081</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_43_s/COUT</td>
</tr>
<tr>
<td>71.081</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_44_s/CIN</td>
</tr>
<tr>
<td>71.131</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_44_s/COUT</td>
</tr>
<tr>
<td>71.131</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_45_s/CIN</td>
</tr>
<tr>
<td>71.181</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_45_s/COUT</td>
</tr>
<tr>
<td>71.181</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_46_s/CIN</td>
</tr>
<tr>
<td>71.231</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_46_s/COUT</td>
</tr>
<tr>
<td>71.231</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_47_s/CIN</td>
</tr>
<tr>
<td>71.281</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_47_s/COUT</td>
</tr>
<tr>
<td>71.281</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_48_s/CIN</td>
</tr>
<tr>
<td>71.331</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_48_s/COUT</td>
</tr>
<tr>
<td>71.331</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_49_s/CIN</td>
</tr>
<tr>
<td>71.381</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_49_s/COUT</td>
</tr>
<tr>
<td>71.381</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_50_s/CIN</td>
</tr>
<tr>
<td>71.431</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_50_s/COUT</td>
</tr>
<tr>
<td>71.431</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_51_s/CIN</td>
</tr>
<tr>
<td>71.481</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_51_s/COUT</td>
</tr>
<tr>
<td>71.481</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_52_s/CIN</td>
</tr>
<tr>
<td>71.531</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_52_s/COUT</td>
</tr>
<tr>
<td>71.531</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_53_s/CIN</td>
</tr>
<tr>
<td>71.581</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_53_s/COUT</td>
</tr>
<tr>
<td>71.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_54_s/CIN</td>
</tr>
<tr>
<td>71.631</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_54_s/COUT</td>
</tr>
<tr>
<td>71.631</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_55_s/CIN</td>
</tr>
<tr>
<td>71.681</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_55_s/COUT</td>
</tr>
<tr>
<td>71.681</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_56_s/CIN</td>
</tr>
<tr>
<td>71.731</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_56_s/COUT</td>
</tr>
<tr>
<td>71.731</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_57_s/CIN</td>
</tr>
<tr>
<td>71.781</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_57_s/COUT</td>
</tr>
<tr>
<td>71.781</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_58_s/CIN</td>
</tr>
<tr>
<td>71.831</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_58_s/COUT</td>
</tr>
<tr>
<td>71.831</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_59_s/CIN</td>
</tr>
<tr>
<td>71.881</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_59_s/COUT</td>
</tr>
<tr>
<td>71.881</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_60_s/CIN</td>
</tr>
<tr>
<td>71.931</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_60_s/COUT</td>
</tr>
<tr>
<td>71.931</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_61_s/CIN</td>
</tr>
<tr>
<td>71.981</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_61_s/COUT</td>
</tr>
<tr>
<td>71.981</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_62_s/CIN</td>
</tr>
<tr>
<td>72.031</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_62_s/COUT</td>
</tr>
<tr>
<td>72.031</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_63_s5/CIN</td>
</tr>
<tr>
<td>72.275</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_63_s5/SUM</td>
</tr>
<tr>
<td>72.481</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/reg_ans_63_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>59.701</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>pll33/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>60.704</td>
<td>1.003</td>
<td>tCL</td>
<td>RR</td>
<td>7923</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>60.910</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/reg_ans_63_s0/CLK</td>
</tr>
<tr>
<td>60.875</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>cpu/reg_ans_63_s0</td>
</tr>
<tr>
<td>60.812</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>cpu/reg_ans_63_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>14.925</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.206, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 19.527, 73.699%; route: 6.586, 24.857%; tC2Q: 0.382, 1.444%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.206, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.620</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>72.431</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>60.812</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram/cpu_rdata[1]_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/reg_ans_62_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll33/PLL_inst/CLKOUT2.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll33/PLL_inst/CLKOUT1.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>44.776</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>pll33/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>45.779</td>
<td>1.003</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>pll33/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>45.985</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdram/cpu_rdata[1]_29_s0/CLK</td>
</tr>
<tr>
<td>46.368</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>sdram/cpu_rdata[1]_29_s0/Q</td>
</tr>
<tr>
<td>46.574</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>mem/n3215_s1/I1</td>
</tr>
<tr>
<td>47.141</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>mem/n3215_s1/F</td>
</tr>
<tr>
<td>47.348</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1853_s30/I1</td>
</tr>
<tr>
<td>47.915</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1853_s30/F</td>
</tr>
<tr>
<td>48.121</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1853_s16/I1</td>
</tr>
<tr>
<td>48.689</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1853_s16/F</td>
</tr>
<tr>
<td>48.895</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1853_s6/I2</td>
</tr>
<tr>
<td>49.403</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>cpu/n1853_s6/F</td>
</tr>
<tr>
<td>49.609</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1853_s2/I0</td>
</tr>
<tr>
<td>50.188</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>59</td>
<td>cpu/n1853_s2/F</td>
</tr>
<tr>
<td>50.394</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_31_s4/I0</td>
</tr>
<tr>
<td>50.973</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_31_s4/F</td>
</tr>
<tr>
<td>51.179</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_23_s5/I1</td>
</tr>
<tr>
<td>51.746</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_23_s5/F</td>
</tr>
<tr>
<td>51.953</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_20_s0/I0</td>
</tr>
<tr>
<td>52.531</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_20_s0/F</td>
</tr>
<tr>
<td>52.738</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_20_s/I0</td>
</tr>
<tr>
<td>53.316</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_20_s/F</td>
</tr>
<tr>
<td>53.523</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1847_s6/I0</td>
</tr>
<tr>
<td>54.101</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>cpu/n1847_s6/F</td>
</tr>
<tr>
<td>54.308</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1812_s2/I1</td>
</tr>
<tr>
<td>54.875</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>cpu/n1812_s2/F</td>
</tr>
<tr>
<td>55.081</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/code_rma_2_s37/I2</td>
</tr>
<tr>
<td>55.589</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>cpu/code_rma_2_s37/F</td>
</tr>
<tr>
<td>55.795</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/code_rsa_2_s43/I1</td>
</tr>
<tr>
<td>56.363</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/code_rsa_2_s43/F</td>
</tr>
<tr>
<td>56.569</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/code_rsa_2_s35/I1</td>
</tr>
<tr>
<td>56.719</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/code_rsa_2_s35/O</td>
</tr>
<tr>
<td>56.925</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/code_rsa_2_s31/I1</td>
</tr>
<tr>
<td>57.011</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/code_rsa_2_s31/O</td>
</tr>
<tr>
<td>57.218</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/code_rsa_2_s25/I1</td>
</tr>
<tr>
<td>57.304</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>cpu/code_rsa_2_s25/O</td>
</tr>
<tr>
<td>57.510</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1294_s4/I0</td>
</tr>
<tr>
<td>58.089</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1294_s4/F</td>
</tr>
<tr>
<td>58.295</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1294_s3/I2</td>
</tr>
<tr>
<td>58.803</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>cpu/n1294_s3/F</td>
</tr>
<tr>
<td>59.009</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1812_s4/I2</td>
</tr>
<tr>
<td>59.516</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>cpu/n1812_s4/F</td>
</tr>
<tr>
<td>59.723</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1291_s3/I2</td>
</tr>
<tr>
<td>60.230</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>cpu/n1291_s3/F</td>
</tr>
<tr>
<td>60.436</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1288_s3/I3</td>
</tr>
<tr>
<td>60.725</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>cpu/n1288_s3/F</td>
</tr>
<tr>
<td>60.931</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1285_s3/I3</td>
</tr>
<tr>
<td>61.220</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>cpu/n1285_s3/F</td>
</tr>
<tr>
<td>61.426</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1282_s3/I3</td>
</tr>
<tr>
<td>61.715</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>cpu/n1282_s3/F</td>
</tr>
<tr>
<td>61.921</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1279_s3/I3</td>
</tr>
<tr>
<td>62.210</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>cpu/n1279_s3/F</td>
</tr>
<tr>
<td>62.416</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1276_s4/I3</td>
</tr>
<tr>
<td>62.705</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>cpu/n1276_s4/F</td>
</tr>
<tr>
<td>62.911</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1273_s4/I3</td>
</tr>
<tr>
<td>63.200</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>cpu/n1273_s4/F</td>
</tr>
<tr>
<td>63.406</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1272_s4/I1</td>
</tr>
<tr>
<td>63.974</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1272_s4/F</td>
</tr>
<tr>
<td>64.180</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1272_s2/I0</td>
</tr>
<tr>
<td>64.759</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1272_s2/F</td>
</tr>
<tr>
<td>64.965</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1272_s0/I2</td>
</tr>
<tr>
<td>65.473</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1272_s0/F</td>
</tr>
<tr>
<td>65.679</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>38</td>
<td>cpu/mult_ans_63_s4/A[3]</td>
</tr>
<tr>
<td>69.439</td>
<td>3.760</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>cpu/mult_ans_63_s4/DOUT[0]</td>
</tr>
<tr>
<td>69.631</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu/mult_ans_26_s/I1</td>
</tr>
<tr>
<td>70.231</td>
<td>0.600</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu/mult_ans_26_s/COUT</td>
</tr>
<tr>
<td>70.231</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu/mult_ans_27_s/CIN</td>
</tr>
<tr>
<td>70.281</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>cpu/mult_ans_27_s/COUT</td>
</tr>
<tr>
<td>70.281</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_28_s/CIN</td>
</tr>
<tr>
<td>70.331</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_28_s/COUT</td>
</tr>
<tr>
<td>70.331</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_29_s/CIN</td>
</tr>
<tr>
<td>70.381</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_29_s/COUT</td>
</tr>
<tr>
<td>70.381</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_30_s/CIN</td>
</tr>
<tr>
<td>70.431</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_30_s/COUT</td>
</tr>
<tr>
<td>70.431</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_31_s/CIN</td>
</tr>
<tr>
<td>70.481</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_31_s/COUT</td>
</tr>
<tr>
<td>70.481</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_32_s/CIN</td>
</tr>
<tr>
<td>70.531</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_32_s/COUT</td>
</tr>
<tr>
<td>70.531</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_33_s/CIN</td>
</tr>
<tr>
<td>70.581</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_33_s/COUT</td>
</tr>
<tr>
<td>70.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_34_s/CIN</td>
</tr>
<tr>
<td>70.631</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_34_s/COUT</td>
</tr>
<tr>
<td>70.631</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_35_s/CIN</td>
</tr>
<tr>
<td>70.681</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_35_s/COUT</td>
</tr>
<tr>
<td>70.681</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_36_s/CIN</td>
</tr>
<tr>
<td>70.731</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_36_s/COUT</td>
</tr>
<tr>
<td>70.731</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_37_s/CIN</td>
</tr>
<tr>
<td>70.781</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_37_s/COUT</td>
</tr>
<tr>
<td>70.781</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_38_s/CIN</td>
</tr>
<tr>
<td>70.831</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_38_s/COUT</td>
</tr>
<tr>
<td>70.831</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_39_s/CIN</td>
</tr>
<tr>
<td>70.881</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_39_s/COUT</td>
</tr>
<tr>
<td>70.881</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_40_s/CIN</td>
</tr>
<tr>
<td>70.931</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_40_s/COUT</td>
</tr>
<tr>
<td>70.931</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_41_s/CIN</td>
</tr>
<tr>
<td>70.981</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_41_s/COUT</td>
</tr>
<tr>
<td>70.981</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_42_s/CIN</td>
</tr>
<tr>
<td>71.031</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_42_s/COUT</td>
</tr>
<tr>
<td>71.031</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_43_s/CIN</td>
</tr>
<tr>
<td>71.081</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_43_s/COUT</td>
</tr>
<tr>
<td>71.081</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_44_s/CIN</td>
</tr>
<tr>
<td>71.131</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_44_s/COUT</td>
</tr>
<tr>
<td>71.131</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_45_s/CIN</td>
</tr>
<tr>
<td>71.181</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_45_s/COUT</td>
</tr>
<tr>
<td>71.181</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_46_s/CIN</td>
</tr>
<tr>
<td>71.231</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_46_s/COUT</td>
</tr>
<tr>
<td>71.231</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_47_s/CIN</td>
</tr>
<tr>
<td>71.281</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_47_s/COUT</td>
</tr>
<tr>
<td>71.281</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_48_s/CIN</td>
</tr>
<tr>
<td>71.331</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_48_s/COUT</td>
</tr>
<tr>
<td>71.331</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_49_s/CIN</td>
</tr>
<tr>
<td>71.381</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_49_s/COUT</td>
</tr>
<tr>
<td>71.381</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_50_s/CIN</td>
</tr>
<tr>
<td>71.431</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_50_s/COUT</td>
</tr>
<tr>
<td>71.431</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_51_s/CIN</td>
</tr>
<tr>
<td>71.481</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_51_s/COUT</td>
</tr>
<tr>
<td>71.481</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_52_s/CIN</td>
</tr>
<tr>
<td>71.531</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_52_s/COUT</td>
</tr>
<tr>
<td>71.531</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_53_s/CIN</td>
</tr>
<tr>
<td>71.581</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_53_s/COUT</td>
</tr>
<tr>
<td>71.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_54_s/CIN</td>
</tr>
<tr>
<td>71.631</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_54_s/COUT</td>
</tr>
<tr>
<td>71.631</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_55_s/CIN</td>
</tr>
<tr>
<td>71.681</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_55_s/COUT</td>
</tr>
<tr>
<td>71.681</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_56_s/CIN</td>
</tr>
<tr>
<td>71.731</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_56_s/COUT</td>
</tr>
<tr>
<td>71.731</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_57_s/CIN</td>
</tr>
<tr>
<td>71.781</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_57_s/COUT</td>
</tr>
<tr>
<td>71.781</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_58_s/CIN</td>
</tr>
<tr>
<td>71.831</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_58_s/COUT</td>
</tr>
<tr>
<td>71.831</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_59_s/CIN</td>
</tr>
<tr>
<td>71.881</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_59_s/COUT</td>
</tr>
<tr>
<td>71.881</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_60_s/CIN</td>
</tr>
<tr>
<td>71.931</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_60_s/COUT</td>
</tr>
<tr>
<td>71.931</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_61_s/CIN</td>
</tr>
<tr>
<td>71.981</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_61_s/COUT</td>
</tr>
<tr>
<td>71.981</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_62_s/CIN</td>
</tr>
<tr>
<td>72.225</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_62_s/SUM</td>
</tr>
<tr>
<td>72.431</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/reg_ans_62_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>59.701</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>pll33/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>60.704</td>
<td>1.003</td>
<td>tCL</td>
<td>RR</td>
<td>7923</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>60.910</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/reg_ans_62_s0/CLK</td>
</tr>
<tr>
<td>60.875</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>cpu/reg_ans_62_s0</td>
</tr>
<tr>
<td>60.812</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>cpu/reg_ans_62_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>14.925</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.206, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 19.477, 73.650%; route: 6.586, 24.904%; tC2Q: 0.382, 1.446%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.206, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>72.381</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>60.812</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram/cpu_rdata[1]_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/reg_ans_61_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll33/PLL_inst/CLKOUT2.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll33/PLL_inst/CLKOUT1.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>44.776</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>pll33/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>45.779</td>
<td>1.003</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>pll33/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>45.985</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdram/cpu_rdata[1]_29_s0/CLK</td>
</tr>
<tr>
<td>46.368</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>sdram/cpu_rdata[1]_29_s0/Q</td>
</tr>
<tr>
<td>46.574</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>mem/n3215_s1/I1</td>
</tr>
<tr>
<td>47.141</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>mem/n3215_s1/F</td>
</tr>
<tr>
<td>47.348</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1853_s30/I1</td>
</tr>
<tr>
<td>47.915</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1853_s30/F</td>
</tr>
<tr>
<td>48.121</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1853_s16/I1</td>
</tr>
<tr>
<td>48.689</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1853_s16/F</td>
</tr>
<tr>
<td>48.895</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1853_s6/I2</td>
</tr>
<tr>
<td>49.403</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>cpu/n1853_s6/F</td>
</tr>
<tr>
<td>49.609</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1853_s2/I0</td>
</tr>
<tr>
<td>50.188</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>59</td>
<td>cpu/n1853_s2/F</td>
</tr>
<tr>
<td>50.394</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_31_s4/I0</td>
</tr>
<tr>
<td>50.973</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_31_s4/F</td>
</tr>
<tr>
<td>51.179</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_23_s5/I1</td>
</tr>
<tr>
<td>51.746</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_23_s5/F</td>
</tr>
<tr>
<td>51.953</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_20_s0/I0</td>
</tr>
<tr>
<td>52.531</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_20_s0/F</td>
</tr>
<tr>
<td>52.738</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_20_s/I0</td>
</tr>
<tr>
<td>53.316</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_20_s/F</td>
</tr>
<tr>
<td>53.523</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1847_s6/I0</td>
</tr>
<tr>
<td>54.101</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>cpu/n1847_s6/F</td>
</tr>
<tr>
<td>54.308</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1812_s2/I1</td>
</tr>
<tr>
<td>54.875</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>cpu/n1812_s2/F</td>
</tr>
<tr>
<td>55.081</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/code_rma_2_s37/I2</td>
</tr>
<tr>
<td>55.589</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>cpu/code_rma_2_s37/F</td>
</tr>
<tr>
<td>55.795</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/code_rsa_2_s43/I1</td>
</tr>
<tr>
<td>56.363</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/code_rsa_2_s43/F</td>
</tr>
<tr>
<td>56.569</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/code_rsa_2_s35/I1</td>
</tr>
<tr>
<td>56.719</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/code_rsa_2_s35/O</td>
</tr>
<tr>
<td>56.925</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/code_rsa_2_s31/I1</td>
</tr>
<tr>
<td>57.011</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/code_rsa_2_s31/O</td>
</tr>
<tr>
<td>57.218</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/code_rsa_2_s25/I1</td>
</tr>
<tr>
<td>57.304</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>cpu/code_rsa_2_s25/O</td>
</tr>
<tr>
<td>57.510</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1294_s4/I0</td>
</tr>
<tr>
<td>58.089</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1294_s4/F</td>
</tr>
<tr>
<td>58.295</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1294_s3/I2</td>
</tr>
<tr>
<td>58.803</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>cpu/n1294_s3/F</td>
</tr>
<tr>
<td>59.009</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1812_s4/I2</td>
</tr>
<tr>
<td>59.516</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>cpu/n1812_s4/F</td>
</tr>
<tr>
<td>59.723</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1291_s3/I2</td>
</tr>
<tr>
<td>60.230</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>cpu/n1291_s3/F</td>
</tr>
<tr>
<td>60.436</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1288_s3/I3</td>
</tr>
<tr>
<td>60.725</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>cpu/n1288_s3/F</td>
</tr>
<tr>
<td>60.931</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1285_s3/I3</td>
</tr>
<tr>
<td>61.220</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>cpu/n1285_s3/F</td>
</tr>
<tr>
<td>61.426</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1282_s3/I3</td>
</tr>
<tr>
<td>61.715</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>cpu/n1282_s3/F</td>
</tr>
<tr>
<td>61.921</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1279_s3/I3</td>
</tr>
<tr>
<td>62.210</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>cpu/n1279_s3/F</td>
</tr>
<tr>
<td>62.416</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1276_s4/I3</td>
</tr>
<tr>
<td>62.705</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>cpu/n1276_s4/F</td>
</tr>
<tr>
<td>62.911</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1273_s4/I3</td>
</tr>
<tr>
<td>63.200</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>cpu/n1273_s4/F</td>
</tr>
<tr>
<td>63.406</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1272_s4/I1</td>
</tr>
<tr>
<td>63.974</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1272_s4/F</td>
</tr>
<tr>
<td>64.180</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1272_s2/I0</td>
</tr>
<tr>
<td>64.759</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1272_s2/F</td>
</tr>
<tr>
<td>64.965</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1272_s0/I2</td>
</tr>
<tr>
<td>65.473</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1272_s0/F</td>
</tr>
<tr>
<td>65.679</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>38</td>
<td>cpu/mult_ans_63_s4/A[3]</td>
</tr>
<tr>
<td>69.439</td>
<td>3.760</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>cpu/mult_ans_63_s4/DOUT[0]</td>
</tr>
<tr>
<td>69.631</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu/mult_ans_26_s/I1</td>
</tr>
<tr>
<td>70.231</td>
<td>0.600</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu/mult_ans_26_s/COUT</td>
</tr>
<tr>
<td>70.231</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu/mult_ans_27_s/CIN</td>
</tr>
<tr>
<td>70.281</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>cpu/mult_ans_27_s/COUT</td>
</tr>
<tr>
<td>70.281</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_28_s/CIN</td>
</tr>
<tr>
<td>70.331</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_28_s/COUT</td>
</tr>
<tr>
<td>70.331</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_29_s/CIN</td>
</tr>
<tr>
<td>70.381</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_29_s/COUT</td>
</tr>
<tr>
<td>70.381</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_30_s/CIN</td>
</tr>
<tr>
<td>70.431</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_30_s/COUT</td>
</tr>
<tr>
<td>70.431</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_31_s/CIN</td>
</tr>
<tr>
<td>70.481</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_31_s/COUT</td>
</tr>
<tr>
<td>70.481</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_32_s/CIN</td>
</tr>
<tr>
<td>70.531</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_32_s/COUT</td>
</tr>
<tr>
<td>70.531</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_33_s/CIN</td>
</tr>
<tr>
<td>70.581</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_33_s/COUT</td>
</tr>
<tr>
<td>70.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_34_s/CIN</td>
</tr>
<tr>
<td>70.631</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_34_s/COUT</td>
</tr>
<tr>
<td>70.631</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_35_s/CIN</td>
</tr>
<tr>
<td>70.681</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_35_s/COUT</td>
</tr>
<tr>
<td>70.681</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_36_s/CIN</td>
</tr>
<tr>
<td>70.731</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_36_s/COUT</td>
</tr>
<tr>
<td>70.731</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_37_s/CIN</td>
</tr>
<tr>
<td>70.781</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_37_s/COUT</td>
</tr>
<tr>
<td>70.781</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_38_s/CIN</td>
</tr>
<tr>
<td>70.831</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_38_s/COUT</td>
</tr>
<tr>
<td>70.831</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_39_s/CIN</td>
</tr>
<tr>
<td>70.881</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_39_s/COUT</td>
</tr>
<tr>
<td>70.881</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_40_s/CIN</td>
</tr>
<tr>
<td>70.931</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_40_s/COUT</td>
</tr>
<tr>
<td>70.931</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_41_s/CIN</td>
</tr>
<tr>
<td>70.981</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_41_s/COUT</td>
</tr>
<tr>
<td>70.981</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_42_s/CIN</td>
</tr>
<tr>
<td>71.031</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_42_s/COUT</td>
</tr>
<tr>
<td>71.031</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_43_s/CIN</td>
</tr>
<tr>
<td>71.081</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_43_s/COUT</td>
</tr>
<tr>
<td>71.081</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_44_s/CIN</td>
</tr>
<tr>
<td>71.131</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_44_s/COUT</td>
</tr>
<tr>
<td>71.131</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_45_s/CIN</td>
</tr>
<tr>
<td>71.181</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_45_s/COUT</td>
</tr>
<tr>
<td>71.181</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_46_s/CIN</td>
</tr>
<tr>
<td>71.231</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_46_s/COUT</td>
</tr>
<tr>
<td>71.231</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_47_s/CIN</td>
</tr>
<tr>
<td>71.281</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_47_s/COUT</td>
</tr>
<tr>
<td>71.281</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_48_s/CIN</td>
</tr>
<tr>
<td>71.331</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_48_s/COUT</td>
</tr>
<tr>
<td>71.331</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_49_s/CIN</td>
</tr>
<tr>
<td>71.381</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_49_s/COUT</td>
</tr>
<tr>
<td>71.381</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_50_s/CIN</td>
</tr>
<tr>
<td>71.431</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_50_s/COUT</td>
</tr>
<tr>
<td>71.431</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_51_s/CIN</td>
</tr>
<tr>
<td>71.481</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_51_s/COUT</td>
</tr>
<tr>
<td>71.481</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_52_s/CIN</td>
</tr>
<tr>
<td>71.531</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_52_s/COUT</td>
</tr>
<tr>
<td>71.531</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_53_s/CIN</td>
</tr>
<tr>
<td>71.581</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_53_s/COUT</td>
</tr>
<tr>
<td>71.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_54_s/CIN</td>
</tr>
<tr>
<td>71.631</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_54_s/COUT</td>
</tr>
<tr>
<td>71.631</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_55_s/CIN</td>
</tr>
<tr>
<td>71.681</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_55_s/COUT</td>
</tr>
<tr>
<td>71.681</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_56_s/CIN</td>
</tr>
<tr>
<td>71.731</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_56_s/COUT</td>
</tr>
<tr>
<td>71.731</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_57_s/CIN</td>
</tr>
<tr>
<td>71.781</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_57_s/COUT</td>
</tr>
<tr>
<td>71.781</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_58_s/CIN</td>
</tr>
<tr>
<td>71.831</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_58_s/COUT</td>
</tr>
<tr>
<td>71.831</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_59_s/CIN</td>
</tr>
<tr>
<td>71.881</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_59_s/COUT</td>
</tr>
<tr>
<td>71.881</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_60_s/CIN</td>
</tr>
<tr>
<td>71.931</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_60_s/COUT</td>
</tr>
<tr>
<td>71.931</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_61_s/CIN</td>
</tr>
<tr>
<td>72.175</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_61_s/SUM</td>
</tr>
<tr>
<td>72.381</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/reg_ans_61_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>59.701</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>pll33/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>60.704</td>
<td>1.003</td>
<td>tCL</td>
<td>RR</td>
<td>7923</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>60.910</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/reg_ans_61_s0/CLK</td>
</tr>
<tr>
<td>60.875</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>cpu/reg_ans_61_s0</td>
</tr>
<tr>
<td>60.812</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>cpu/reg_ans_61_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>14.925</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.206, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 19.427, 73.600%; route: 6.586, 24.951%; tC2Q: 0.382, 1.449%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.206, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.520</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>72.331</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>60.812</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram/cpu_rdata[1]_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/reg_ans_60_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll33/PLL_inst/CLKOUT2.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll33/PLL_inst/CLKOUT1.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>44.776</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>pll33/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>45.779</td>
<td>1.003</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>pll33/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>45.985</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdram/cpu_rdata[1]_29_s0/CLK</td>
</tr>
<tr>
<td>46.368</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>sdram/cpu_rdata[1]_29_s0/Q</td>
</tr>
<tr>
<td>46.574</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>mem/n3215_s1/I1</td>
</tr>
<tr>
<td>47.141</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>mem/n3215_s1/F</td>
</tr>
<tr>
<td>47.348</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1853_s30/I1</td>
</tr>
<tr>
<td>47.915</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1853_s30/F</td>
</tr>
<tr>
<td>48.121</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1853_s16/I1</td>
</tr>
<tr>
<td>48.689</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1853_s16/F</td>
</tr>
<tr>
<td>48.895</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1853_s6/I2</td>
</tr>
<tr>
<td>49.403</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>cpu/n1853_s6/F</td>
</tr>
<tr>
<td>49.609</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1853_s2/I0</td>
</tr>
<tr>
<td>50.188</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>59</td>
<td>cpu/n1853_s2/F</td>
</tr>
<tr>
<td>50.394</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_31_s4/I0</td>
</tr>
<tr>
<td>50.973</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_31_s4/F</td>
</tr>
<tr>
<td>51.179</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_23_s5/I1</td>
</tr>
<tr>
<td>51.746</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_23_s5/F</td>
</tr>
<tr>
<td>51.953</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_20_s0/I0</td>
</tr>
<tr>
<td>52.531</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_20_s0/F</td>
</tr>
<tr>
<td>52.738</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_20_s/I0</td>
</tr>
<tr>
<td>53.316</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_20_s/F</td>
</tr>
<tr>
<td>53.523</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1847_s6/I0</td>
</tr>
<tr>
<td>54.101</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>cpu/n1847_s6/F</td>
</tr>
<tr>
<td>54.308</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1812_s2/I1</td>
</tr>
<tr>
<td>54.875</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>cpu/n1812_s2/F</td>
</tr>
<tr>
<td>55.081</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/code_rma_2_s37/I2</td>
</tr>
<tr>
<td>55.589</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>cpu/code_rma_2_s37/F</td>
</tr>
<tr>
<td>55.795</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/code_rsa_2_s43/I1</td>
</tr>
<tr>
<td>56.363</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/code_rsa_2_s43/F</td>
</tr>
<tr>
<td>56.569</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/code_rsa_2_s35/I1</td>
</tr>
<tr>
<td>56.719</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/code_rsa_2_s35/O</td>
</tr>
<tr>
<td>56.925</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/code_rsa_2_s31/I1</td>
</tr>
<tr>
<td>57.011</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/code_rsa_2_s31/O</td>
</tr>
<tr>
<td>57.218</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/code_rsa_2_s25/I1</td>
</tr>
<tr>
<td>57.304</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>cpu/code_rsa_2_s25/O</td>
</tr>
<tr>
<td>57.510</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1294_s4/I0</td>
</tr>
<tr>
<td>58.089</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1294_s4/F</td>
</tr>
<tr>
<td>58.295</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1294_s3/I2</td>
</tr>
<tr>
<td>58.803</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>cpu/n1294_s3/F</td>
</tr>
<tr>
<td>59.009</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1812_s4/I2</td>
</tr>
<tr>
<td>59.516</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>cpu/n1812_s4/F</td>
</tr>
<tr>
<td>59.723</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1291_s3/I2</td>
</tr>
<tr>
<td>60.230</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>cpu/n1291_s3/F</td>
</tr>
<tr>
<td>60.436</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1288_s3/I3</td>
</tr>
<tr>
<td>60.725</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>cpu/n1288_s3/F</td>
</tr>
<tr>
<td>60.931</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1285_s3/I3</td>
</tr>
<tr>
<td>61.220</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>cpu/n1285_s3/F</td>
</tr>
<tr>
<td>61.426</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1282_s3/I3</td>
</tr>
<tr>
<td>61.715</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>cpu/n1282_s3/F</td>
</tr>
<tr>
<td>61.921</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1279_s3/I3</td>
</tr>
<tr>
<td>62.210</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>cpu/n1279_s3/F</td>
</tr>
<tr>
<td>62.416</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1276_s4/I3</td>
</tr>
<tr>
<td>62.705</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>cpu/n1276_s4/F</td>
</tr>
<tr>
<td>62.911</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1273_s4/I3</td>
</tr>
<tr>
<td>63.200</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>cpu/n1273_s4/F</td>
</tr>
<tr>
<td>63.406</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1272_s4/I1</td>
</tr>
<tr>
<td>63.974</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1272_s4/F</td>
</tr>
<tr>
<td>64.180</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1272_s2/I0</td>
</tr>
<tr>
<td>64.759</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1272_s2/F</td>
</tr>
<tr>
<td>64.965</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1272_s0/I2</td>
</tr>
<tr>
<td>65.473</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1272_s0/F</td>
</tr>
<tr>
<td>65.679</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>38</td>
<td>cpu/mult_ans_63_s4/A[3]</td>
</tr>
<tr>
<td>69.439</td>
<td>3.760</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>cpu/mult_ans_63_s4/DOUT[0]</td>
</tr>
<tr>
<td>69.631</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu/mult_ans_26_s/I1</td>
</tr>
<tr>
<td>70.231</td>
<td>0.600</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu/mult_ans_26_s/COUT</td>
</tr>
<tr>
<td>70.231</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu/mult_ans_27_s/CIN</td>
</tr>
<tr>
<td>70.281</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>cpu/mult_ans_27_s/COUT</td>
</tr>
<tr>
<td>70.281</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_28_s/CIN</td>
</tr>
<tr>
<td>70.331</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_28_s/COUT</td>
</tr>
<tr>
<td>70.331</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_29_s/CIN</td>
</tr>
<tr>
<td>70.381</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_29_s/COUT</td>
</tr>
<tr>
<td>70.381</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_30_s/CIN</td>
</tr>
<tr>
<td>70.431</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_30_s/COUT</td>
</tr>
<tr>
<td>70.431</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_31_s/CIN</td>
</tr>
<tr>
<td>70.481</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_31_s/COUT</td>
</tr>
<tr>
<td>70.481</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_32_s/CIN</td>
</tr>
<tr>
<td>70.531</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_32_s/COUT</td>
</tr>
<tr>
<td>70.531</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_33_s/CIN</td>
</tr>
<tr>
<td>70.581</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_33_s/COUT</td>
</tr>
<tr>
<td>70.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_34_s/CIN</td>
</tr>
<tr>
<td>70.631</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_34_s/COUT</td>
</tr>
<tr>
<td>70.631</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_35_s/CIN</td>
</tr>
<tr>
<td>70.681</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_35_s/COUT</td>
</tr>
<tr>
<td>70.681</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_36_s/CIN</td>
</tr>
<tr>
<td>70.731</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_36_s/COUT</td>
</tr>
<tr>
<td>70.731</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_37_s/CIN</td>
</tr>
<tr>
<td>70.781</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_37_s/COUT</td>
</tr>
<tr>
<td>70.781</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_38_s/CIN</td>
</tr>
<tr>
<td>70.831</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_38_s/COUT</td>
</tr>
<tr>
<td>70.831</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_39_s/CIN</td>
</tr>
<tr>
<td>70.881</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_39_s/COUT</td>
</tr>
<tr>
<td>70.881</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_40_s/CIN</td>
</tr>
<tr>
<td>70.931</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_40_s/COUT</td>
</tr>
<tr>
<td>70.931</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_41_s/CIN</td>
</tr>
<tr>
<td>70.981</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_41_s/COUT</td>
</tr>
<tr>
<td>70.981</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_42_s/CIN</td>
</tr>
<tr>
<td>71.031</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_42_s/COUT</td>
</tr>
<tr>
<td>71.031</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_43_s/CIN</td>
</tr>
<tr>
<td>71.081</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_43_s/COUT</td>
</tr>
<tr>
<td>71.081</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_44_s/CIN</td>
</tr>
<tr>
<td>71.131</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_44_s/COUT</td>
</tr>
<tr>
<td>71.131</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_45_s/CIN</td>
</tr>
<tr>
<td>71.181</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_45_s/COUT</td>
</tr>
<tr>
<td>71.181</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_46_s/CIN</td>
</tr>
<tr>
<td>71.231</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_46_s/COUT</td>
</tr>
<tr>
<td>71.231</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_47_s/CIN</td>
</tr>
<tr>
<td>71.281</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_47_s/COUT</td>
</tr>
<tr>
<td>71.281</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_48_s/CIN</td>
</tr>
<tr>
<td>71.331</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_48_s/COUT</td>
</tr>
<tr>
<td>71.331</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_49_s/CIN</td>
</tr>
<tr>
<td>71.381</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_49_s/COUT</td>
</tr>
<tr>
<td>71.381</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_50_s/CIN</td>
</tr>
<tr>
<td>71.431</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_50_s/COUT</td>
</tr>
<tr>
<td>71.431</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_51_s/CIN</td>
</tr>
<tr>
<td>71.481</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_51_s/COUT</td>
</tr>
<tr>
<td>71.481</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_52_s/CIN</td>
</tr>
<tr>
<td>71.531</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_52_s/COUT</td>
</tr>
<tr>
<td>71.531</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_53_s/CIN</td>
</tr>
<tr>
<td>71.581</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_53_s/COUT</td>
</tr>
<tr>
<td>71.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_54_s/CIN</td>
</tr>
<tr>
<td>71.631</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_54_s/COUT</td>
</tr>
<tr>
<td>71.631</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_55_s/CIN</td>
</tr>
<tr>
<td>71.681</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_55_s/COUT</td>
</tr>
<tr>
<td>71.681</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_56_s/CIN</td>
</tr>
<tr>
<td>71.731</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_56_s/COUT</td>
</tr>
<tr>
<td>71.731</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_57_s/CIN</td>
</tr>
<tr>
<td>71.781</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_57_s/COUT</td>
</tr>
<tr>
<td>71.781</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_58_s/CIN</td>
</tr>
<tr>
<td>71.831</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_58_s/COUT</td>
</tr>
<tr>
<td>71.831</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_59_s/CIN</td>
</tr>
<tr>
<td>71.881</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_59_s/COUT</td>
</tr>
<tr>
<td>71.881</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_60_s/CIN</td>
</tr>
<tr>
<td>72.125</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_60_s/SUM</td>
</tr>
<tr>
<td>72.331</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/reg_ans_60_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>59.701</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>pll33/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>60.704</td>
<td>1.003</td>
<td>tCL</td>
<td>RR</td>
<td>7923</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>60.910</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/reg_ans_60_s0/CLK</td>
</tr>
<tr>
<td>60.875</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>cpu/reg_ans_60_s0</td>
</tr>
<tr>
<td>60.812</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>cpu/reg_ans_60_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>14.925</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.206, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 19.377, 73.549%; route: 6.586, 24.999%; tC2Q: 0.382, 1.452%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.206, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.470</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>72.281</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>60.812</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram/cpu_rdata[1]_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/reg_ans_59_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll33/PLL_inst/CLKOUT2.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll33/PLL_inst/CLKOUT1.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>44.776</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>pll33/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>45.779</td>
<td>1.003</td>
<td>tCL</td>
<td>RR</td>
<td>406</td>
<td>pll33/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>45.985</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>sdram/cpu_rdata[1]_29_s0/CLK</td>
</tr>
<tr>
<td>46.368</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>sdram/cpu_rdata[1]_29_s0/Q</td>
</tr>
<tr>
<td>46.574</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>mem/n3215_s1/I1</td>
</tr>
<tr>
<td>47.141</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>mem/n3215_s1/F</td>
</tr>
<tr>
<td>47.348</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1853_s30/I1</td>
</tr>
<tr>
<td>47.915</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1853_s30/F</td>
</tr>
<tr>
<td>48.121</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1853_s16/I1</td>
</tr>
<tr>
<td>48.689</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1853_s16/F</td>
</tr>
<tr>
<td>48.895</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1853_s6/I2</td>
</tr>
<tr>
<td>49.403</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>cpu/n1853_s6/F</td>
</tr>
<tr>
<td>49.609</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1853_s2/I0</td>
</tr>
<tr>
<td>50.188</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>59</td>
<td>cpu/n1853_s2/F</td>
</tr>
<tr>
<td>50.394</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_31_s4/I0</td>
</tr>
<tr>
<td>50.973</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_31_s4/F</td>
</tr>
<tr>
<td>51.179</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_23_s5/I1</td>
</tr>
<tr>
<td>51.746</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_23_s5/F</td>
</tr>
<tr>
<td>51.953</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_20_s0/I0</td>
</tr>
<tr>
<td>52.531</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_20_s0/F</td>
</tr>
<tr>
<td>52.738</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_20_s/I0</td>
</tr>
<tr>
<td>53.316</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>cpu/thumb_decoder/thumb_decoded_inst_20_s/F</td>
</tr>
<tr>
<td>53.523</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1847_s6/I0</td>
</tr>
<tr>
<td>54.101</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>cpu/n1847_s6/F</td>
</tr>
<tr>
<td>54.308</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1812_s2/I1</td>
</tr>
<tr>
<td>54.875</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>cpu/n1812_s2/F</td>
</tr>
<tr>
<td>55.081</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/code_rma_2_s37/I2</td>
</tr>
<tr>
<td>55.589</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>cpu/code_rma_2_s37/F</td>
</tr>
<tr>
<td>55.795</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/code_rsa_2_s43/I1</td>
</tr>
<tr>
<td>56.363</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/code_rsa_2_s43/F</td>
</tr>
<tr>
<td>56.569</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/code_rsa_2_s35/I1</td>
</tr>
<tr>
<td>56.719</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/code_rsa_2_s35/O</td>
</tr>
<tr>
<td>56.925</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/code_rsa_2_s31/I1</td>
</tr>
<tr>
<td>57.011</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/code_rsa_2_s31/O</td>
</tr>
<tr>
<td>57.218</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/code_rsa_2_s25/I1</td>
</tr>
<tr>
<td>57.304</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>cpu/code_rsa_2_s25/O</td>
</tr>
<tr>
<td>57.510</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1294_s4/I0</td>
</tr>
<tr>
<td>58.089</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1294_s4/F</td>
</tr>
<tr>
<td>58.295</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1294_s3/I2</td>
</tr>
<tr>
<td>58.803</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>cpu/n1294_s3/F</td>
</tr>
<tr>
<td>59.009</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1812_s4/I2</td>
</tr>
<tr>
<td>59.516</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>cpu/n1812_s4/F</td>
</tr>
<tr>
<td>59.723</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1291_s3/I2</td>
</tr>
<tr>
<td>60.230</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>cpu/n1291_s3/F</td>
</tr>
<tr>
<td>60.436</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1288_s3/I3</td>
</tr>
<tr>
<td>60.725</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>cpu/n1288_s3/F</td>
</tr>
<tr>
<td>60.931</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1285_s3/I3</td>
</tr>
<tr>
<td>61.220</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>cpu/n1285_s3/F</td>
</tr>
<tr>
<td>61.426</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1282_s3/I3</td>
</tr>
<tr>
<td>61.715</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>cpu/n1282_s3/F</td>
</tr>
<tr>
<td>61.921</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1279_s3/I3</td>
</tr>
<tr>
<td>62.210</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>cpu/n1279_s3/F</td>
</tr>
<tr>
<td>62.416</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1276_s4/I3</td>
</tr>
<tr>
<td>62.705</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>cpu/n1276_s4/F</td>
</tr>
<tr>
<td>62.911</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1273_s4/I3</td>
</tr>
<tr>
<td>63.200</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>cpu/n1273_s4/F</td>
</tr>
<tr>
<td>63.406</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1272_s4/I1</td>
</tr>
<tr>
<td>63.974</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1272_s4/F</td>
</tr>
<tr>
<td>64.180</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1272_s2/I0</td>
</tr>
<tr>
<td>64.759</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1272_s2/F</td>
</tr>
<tr>
<td>64.965</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1272_s0/I2</td>
</tr>
<tr>
<td>65.473</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/n1272_s0/F</td>
</tr>
<tr>
<td>65.679</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>38</td>
<td>cpu/mult_ans_63_s4/A[3]</td>
</tr>
<tr>
<td>69.439</td>
<td>3.760</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>cpu/mult_ans_63_s4/DOUT[0]</td>
</tr>
<tr>
<td>69.631</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu/mult_ans_26_s/I1</td>
</tr>
<tr>
<td>70.231</td>
<td>0.600</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu/mult_ans_26_s/COUT</td>
</tr>
<tr>
<td>70.231</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu/mult_ans_27_s/CIN</td>
</tr>
<tr>
<td>70.281</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>cpu/mult_ans_27_s/COUT</td>
</tr>
<tr>
<td>70.281</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_28_s/CIN</td>
</tr>
<tr>
<td>70.331</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_28_s/COUT</td>
</tr>
<tr>
<td>70.331</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_29_s/CIN</td>
</tr>
<tr>
<td>70.381</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_29_s/COUT</td>
</tr>
<tr>
<td>70.381</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_30_s/CIN</td>
</tr>
<tr>
<td>70.431</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_30_s/COUT</td>
</tr>
<tr>
<td>70.431</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_31_s/CIN</td>
</tr>
<tr>
<td>70.481</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_31_s/COUT</td>
</tr>
<tr>
<td>70.481</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_32_s/CIN</td>
</tr>
<tr>
<td>70.531</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_32_s/COUT</td>
</tr>
<tr>
<td>70.531</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_33_s/CIN</td>
</tr>
<tr>
<td>70.581</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_33_s/COUT</td>
</tr>
<tr>
<td>70.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_34_s/CIN</td>
</tr>
<tr>
<td>70.631</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_34_s/COUT</td>
</tr>
<tr>
<td>70.631</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_35_s/CIN</td>
</tr>
<tr>
<td>70.681</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_35_s/COUT</td>
</tr>
<tr>
<td>70.681</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_36_s/CIN</td>
</tr>
<tr>
<td>70.731</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_36_s/COUT</td>
</tr>
<tr>
<td>70.731</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_37_s/CIN</td>
</tr>
<tr>
<td>70.781</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_37_s/COUT</td>
</tr>
<tr>
<td>70.781</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_38_s/CIN</td>
</tr>
<tr>
<td>70.831</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_38_s/COUT</td>
</tr>
<tr>
<td>70.831</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_39_s/CIN</td>
</tr>
<tr>
<td>70.881</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_39_s/COUT</td>
</tr>
<tr>
<td>70.881</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_40_s/CIN</td>
</tr>
<tr>
<td>70.931</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_40_s/COUT</td>
</tr>
<tr>
<td>70.931</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_41_s/CIN</td>
</tr>
<tr>
<td>70.981</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_41_s/COUT</td>
</tr>
<tr>
<td>70.981</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_42_s/CIN</td>
</tr>
<tr>
<td>71.031</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_42_s/COUT</td>
</tr>
<tr>
<td>71.031</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_43_s/CIN</td>
</tr>
<tr>
<td>71.081</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_43_s/COUT</td>
</tr>
<tr>
<td>71.081</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_44_s/CIN</td>
</tr>
<tr>
<td>71.131</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_44_s/COUT</td>
</tr>
<tr>
<td>71.131</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_45_s/CIN</td>
</tr>
<tr>
<td>71.181</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_45_s/COUT</td>
</tr>
<tr>
<td>71.181</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_46_s/CIN</td>
</tr>
<tr>
<td>71.231</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_46_s/COUT</td>
</tr>
<tr>
<td>71.231</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_47_s/CIN</td>
</tr>
<tr>
<td>71.281</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_47_s/COUT</td>
</tr>
<tr>
<td>71.281</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_48_s/CIN</td>
</tr>
<tr>
<td>71.331</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_48_s/COUT</td>
</tr>
<tr>
<td>71.331</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_49_s/CIN</td>
</tr>
<tr>
<td>71.381</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_49_s/COUT</td>
</tr>
<tr>
<td>71.381</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_50_s/CIN</td>
</tr>
<tr>
<td>71.431</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_50_s/COUT</td>
</tr>
<tr>
<td>71.431</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_51_s/CIN</td>
</tr>
<tr>
<td>71.481</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_51_s/COUT</td>
</tr>
<tr>
<td>71.481</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_52_s/CIN</td>
</tr>
<tr>
<td>71.531</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_52_s/COUT</td>
</tr>
<tr>
<td>71.531</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_53_s/CIN</td>
</tr>
<tr>
<td>71.581</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_53_s/COUT</td>
</tr>
<tr>
<td>71.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_54_s/CIN</td>
</tr>
<tr>
<td>71.631</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_54_s/COUT</td>
</tr>
<tr>
<td>71.631</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_55_s/CIN</td>
</tr>
<tr>
<td>71.681</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_55_s/COUT</td>
</tr>
<tr>
<td>71.681</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_56_s/CIN</td>
</tr>
<tr>
<td>71.731</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_56_s/COUT</td>
</tr>
<tr>
<td>71.731</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_57_s/CIN</td>
</tr>
<tr>
<td>71.781</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_57_s/COUT</td>
</tr>
<tr>
<td>71.781</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_58_s/CIN</td>
</tr>
<tr>
<td>71.831</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_58_s/COUT</td>
</tr>
<tr>
<td>71.831</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu/mult_ans_59_s/CIN</td>
</tr>
<tr>
<td>72.075</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu/mult_ans_59_s/SUM</td>
</tr>
<tr>
<td>72.281</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/reg_ans_59_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>59.701</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>pll33/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>60.704</td>
<td>1.003</td>
<td>tCL</td>
<td>RR</td>
<td>7923</td>
<td>pll33/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>60.910</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/reg_ans_59_s0/CLK</td>
</tr>
<tr>
<td>60.875</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>cpu/reg_ans_59_s0</td>
</tr>
<tr>
<td>60.812</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>cpu/reg_ans_59_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>14.925</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.206, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 19.327, 73.499%; route: 6.586, 25.046%; tC2Q: 0.382, 1.455%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.206, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
