<stg><name>pooling2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4></name>


<trans_list>

<trans id="227" from="1" to="2">
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="2" to="3">
<condition id="94">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="3" to="4">
<condition id="96">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="291" from="3" to="2">
<condition id="173">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="4" to="28">
<condition id="97">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="4" to="5">
<condition id="99">
<or_exp><and_exp><literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="5" to="6">
<condition id="100">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
<literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="5" to="27">
<condition id="123">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="5" to="4">
<condition id="127">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="6" to="7">
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="7" to="8">
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="8" to="9">
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="9" to="10">
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="10" to="11">
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="11" to="12">
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="12" to="13">
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="13" to="14">
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="14" to="15">
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="15" to="16">
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="16" to="17">
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="17" to="18">
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="18" to="19">
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="19" to="20">
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="20" to="21">
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="21" to="22">
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="22" to="23">
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="23" to="24">
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="24" to="25">
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="25" to="26">
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="26" to="27">
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="256" from="27" to="5">
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="259" from="28" to="29">
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="29" to="30">
<condition id="132">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="29" to="32">
<condition id="131">
<or_exp><and_exp><literal name="exitcond_i_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="30" to="31">
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="31" to="29">
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="266" from="32" to="33">
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="33" to="34">
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="34" to="35">
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="269" from="35" to="36">
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="36" to="37">
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="37" to="38">
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="272" from="38" to="39">
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="273" from="39" to="40">
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="274" from="40" to="41">
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="275" from="41" to="42">
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="276" from="42" to="43">
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="277" from="43" to="44">
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="44" to="45">
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="279" from="45" to="46">
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="46" to="47">
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="47" to="48">
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="48" to="49">
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="290" from="49" to="3">
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="50" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="16" op_0_bw="64">
<![CDATA[
:0  %pool_V = alloca [4 x i16], align 2

]]></Node>
<StgValue><ssdm name="pool_V"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %pool_V_addr = getelementptr [4 x i16]* %pool_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="pool_V_addr"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.loopexit:0  %ff = phi i8 [ 0, %0 ], [ %ff_1, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="ff"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="13" op_0_bw="8">
<![CDATA[
.loopexit:1  %ff_cast1 = zext i8 %ff to i13

]]></Node>
<StgValue><ssdm name="ff_cast1"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit:2  %exitcond = icmp eq i8 %ff, -128

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit:4  %ff_1 = add i8 %ff, 1

]]></Node>
<StgValue><ssdm name="ff_1"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:5  br i1 %exitcond, label %5, label %.preheader12.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
.preheader12.preheader:0  br label %.preheader12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader12:0  %ii = phi i7 [ %ii_4, %.preheader11.134 ], [ 0, %.preheader12.preheader ]

]]></Node>
<StgValue><ssdm name="ii"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader12:1  %tmp_s = icmp ult i7 %ii, -40

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader12:2  %empty_44 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 44, i64 44, i64 44)

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader12:3  br i1 %tmp_s, label %.preheader10.0.preheader, label %.loopexit.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
.preheader10.0.preheader:0  br label %.preheader10.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader10.0:0  %kk = phi i2 [ %kk_1, %.preheader10.0.loopexit ], [ 0, %.preheader10.0.preheader ]

]]></Node>
<StgValue><ssdm name="kk"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="7" op_0_bw="2">
<![CDATA[
.preheader10.0:1  %kk_cast = zext i2 %kk to i7

]]></Node>
<StgValue><ssdm name="kk_cast"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader10.0:2  %tmp_13 = icmp eq i2 %kk, -2

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader10.0:3  %empty_47 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader10.0:4  %kk_1 = add i2 %kk, 1

]]></Node>
<StgValue><ssdm name="kk_1"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader10.0:5  br i1 %tmp_13, label %.preheader11.1, label %.preheader.preheader.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader.0:0  %tmp_15 = add i7 %ii, %kk_cast

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader.0:1  %tmp_16 = icmp ugt i7 %tmp_15, -41

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader.0:2  %tmp_32 = shl i2 %kk, 1

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="15" op_0_bw="15" op_1_bw="7" op_2_bw="8">
<![CDATA[
.preheader.preheader.0:3  %tmp_17 = call i15 @_ssdm_op_BitConcatenate.i15.i7.i8(i7 %tmp_15, i8 %ff)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.0:4  br label %.preheader.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="78" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="2">
<![CDATA[
.preheader11.1:2  %y_V = load i16* %pool_V_addr, align 2

]]></Node>
<StgValue><ssdm name="y_V"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader.0:0  %ll = phi i2 [ %ll_1, %2 ], [ 0, %.preheader.preheader.0 ]

]]></Node>
<StgValue><ssdm name="ll"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.0:1  %tmp_18 = icmp eq i2 %ll, -2

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.0:2  %empty_48 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.0:3  %ll_1 = add i2 %ll, 1

]]></Node>
<StgValue><ssdm name="ll_1"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.0:4  br i1 %tmp_18, label %.preheader10.0.loopexit, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  %tmp_19 = add i2 %tmp_32, %ll

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="2">
<![CDATA[
:1  %tmp_20 = zext i2 %tmp_19 to i64

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_16, label %._crit_edge.0, label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
<literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="2">
<![CDATA[
:0  %tmp_34 = trunc i2 %ll to i1

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
<literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
:1  %tmp_21 = call i8 @_ssdm_op_BitConcatenate.i8.i1.i7(i1 %tmp_34, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
<literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="15" op_0_bw="8">
<![CDATA[
:2  %tmp_34_cast = zext i8 %tmp_21 to i15

]]></Node>
<StgValue><ssdm name="tmp_34_cast"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
<literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:3  %tmp_22 = add i15 %tmp_34_cast, %tmp_17

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:0  %pool_V_addr_2 = getelementptr [4 x i16]* %pool_V, i64 0, i64 %tmp_20

]]></Node>
<StgValue><ssdm name="pool_V_addr_2"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
._crit_edge.0:1  store i16 -32768, i16* %pool_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.0:2  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
.preheader10.0.loopexit:0  br label %.preheader10.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="95" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="15">
<![CDATA[
:4  %zext1_cast = zext i15 %tmp_22 to i32

]]></Node>
<StgValue><ssdm name="zext1_cast"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %mul2 = mul i32 47128, %zext1_cast

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="19" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:9  %newIndex = urem i15 %tmp_22, 2848

]]></Node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="98" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %mul2 = mul i32 47128, %zext1_cast

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="18" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:9  %newIndex = urem i15 %tmp_22, 2848

]]></Node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="100" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %mul2 = mul i32 47128, %zext1_cast

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="101" st_id="8" stage="17" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:9  %newIndex = urem i15 %tmp_22, 2848

]]></Node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="102" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_35 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul2, i32 27, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="103" st_id="9" stage="16" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:9  %newIndex = urem i15 %tmp_22, 2848

]]></Node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="104" st_id="10" stage="15" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:9  %newIndex = urem i15 %tmp_22, 2848

]]></Node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="105" st_id="11" stage="14" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:9  %newIndex = urem i15 %tmp_22, 2848

]]></Node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="106" st_id="12" stage="13" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:9  %newIndex = urem i15 %tmp_22, 2848

]]></Node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="107" st_id="13" stage="12" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:9  %newIndex = urem i15 %tmp_22, 2848

]]></Node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="108" st_id="14" stage="11" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:9  %newIndex = urem i15 %tmp_22, 2848

]]></Node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="109" st_id="15" stage="10" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:9  %newIndex = urem i15 %tmp_22, 2848

]]></Node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="110" st_id="16" stage="9" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:9  %newIndex = urem i15 %tmp_22, 2848

]]></Node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="111" st_id="17" stage="8" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:9  %newIndex = urem i15 %tmp_22, 2848

]]></Node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="112" st_id="18" stage="7" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:9  %newIndex = urem i15 %tmp_22, 2848

]]></Node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="113" st_id="19" stage="6" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:9  %newIndex = urem i15 %tmp_22, 2848

]]></Node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="114" st_id="20" stage="5" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:9  %newIndex = urem i15 %tmp_22, 2848

]]></Node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="115" st_id="21" stage="4" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:9  %newIndex = urem i15 %tmp_22, 2848

]]></Node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="116" st_id="22" stage="3" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:9  %newIndex = urem i15 %tmp_22, 2848

]]></Node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="117" st_id="23" stage="2" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:9  %newIndex = urem i15 %tmp_22, 2848

]]></Node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="118" st_id="24" stage="1" lat="19">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:9  %newIndex = urem i15 %tmp_22, 2848

]]></Node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="119" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="15">
<![CDATA[
:10  %newIndex5 = zext i15 %newIndex to i64

]]></Node>
<StgValue><ssdm name="newIndex5"/></StgValue>
</operation>

<operation id="120" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="12" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %data_0_V_addr = getelementptr [2848 x i15]* %data_0_V, i64 0, i64 %newIndex5

]]></Node>
<StgValue><ssdm name="data_0_V_addr"/></StgValue>
</operation>

<operation id="121" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="15" op_0_bw="12">
<![CDATA[
:12  %data_0_V_load = load i15* %data_0_V_addr, align 2

]]></Node>
<StgValue><ssdm name="data_0_V_load"/></StgValue>
</operation>

<operation id="122" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="12" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %data_1_V_addr = getelementptr [2848 x i15]* %data_1_V, i64 0, i64 %newIndex5

]]></Node>
<StgValue><ssdm name="data_1_V_addr"/></StgValue>
</operation>

<operation id="123" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="15" op_0_bw="12">
<![CDATA[
:15  %data_1_V_load = load i15* %data_1_V_addr, align 2

]]></Node>
<StgValue><ssdm name="data_1_V_load"/></StgValue>
</operation>

<operation id="124" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="12" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %data_2_V_addr = getelementptr [2848 x i15]* %data_2_V, i64 0, i64 %newIndex5

]]></Node>
<StgValue><ssdm name="data_2_V_addr"/></StgValue>
</operation>

<operation id="125" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="15" op_0_bw="12">
<![CDATA[
:18  %data_2_V_load = load i15* %data_2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="data_2_V_load"/></StgValue>
</operation>

<operation id="126" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="12" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %data_3_V_addr = getelementptr [2848 x i15]* %data_3_V, i64 0, i64 %newIndex5

]]></Node>
<StgValue><ssdm name="data_3_V_addr"/></StgValue>
</operation>

<operation id="127" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="15" op_0_bw="12">
<![CDATA[
:21  %data_3_V_load = load i15* %data_3_V_addr, align 2

]]></Node>
<StgValue><ssdm name="data_3_V_load"/></StgValue>
</operation>

<operation id="128" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="12" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %data_4_V_addr = getelementptr [2848 x i15]* %data_4_V, i64 0, i64 %newIndex5

]]></Node>
<StgValue><ssdm name="data_4_V_addr"/></StgValue>
</operation>

<operation id="129" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="15" op_0_bw="12">
<![CDATA[
:24  %data_4_V_load = load i15* %data_4_V_addr, align 2

]]></Node>
<StgValue><ssdm name="data_4_V_load"/></StgValue>
</operation>

<operation id="130" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="12" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26  %data_5_V_addr = getelementptr [2848 x i15]* %data_5_V, i64 0, i64 %newIndex5

]]></Node>
<StgValue><ssdm name="data_5_V_addr"/></StgValue>
</operation>

<operation id="131" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="15" op_0_bw="12">
<![CDATA[
:27  %data_5_V_load = load i15* %data_5_V_addr, align 2

]]></Node>
<StgValue><ssdm name="data_5_V_load"/></StgValue>
</operation>

<operation id="132" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="12" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29  %data_6_V_addr = getelementptr [2848 x i15]* %data_6_V, i64 0, i64 %newIndex5

]]></Node>
<StgValue><ssdm name="data_6_V_addr"/></StgValue>
</operation>

<operation id="133" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="15" op_0_bw="12">
<![CDATA[
:30  %data_6_V_load = load i15* %data_6_V_addr, align 2

]]></Node>
<StgValue><ssdm name="data_6_V_load"/></StgValue>
</operation>

<operation id="134" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="12" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32  %data_7_V_addr = getelementptr [2848 x i15]* %data_7_V, i64 0, i64 %newIndex5

]]></Node>
<StgValue><ssdm name="data_7_V_addr"/></StgValue>
</operation>

<operation id="135" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="15" op_0_bw="12">
<![CDATA[
:33  %data_7_V_load = load i15* %data_7_V_addr, align 2

]]></Node>
<StgValue><ssdm name="data_7_V_load"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="136" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="15" op_0_bw="12">
<![CDATA[
:12  %data_0_V_load = load i15* %data_0_V_addr, align 2

]]></Node>
<StgValue><ssdm name="data_0_V_load"/></StgValue>
</operation>

<operation id="137" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="15" op_0_bw="12">
<![CDATA[
:15  %data_1_V_load = load i15* %data_1_V_addr, align 2

]]></Node>
<StgValue><ssdm name="data_1_V_load"/></StgValue>
</operation>

<operation id="138" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="15" op_0_bw="12">
<![CDATA[
:18  %data_2_V_load = load i15* %data_2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="data_2_V_load"/></StgValue>
</operation>

<operation id="139" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="15" op_0_bw="12">
<![CDATA[
:21  %data_3_V_load = load i15* %data_3_V_addr, align 2

]]></Node>
<StgValue><ssdm name="data_3_V_load"/></StgValue>
</operation>

<operation id="140" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="15" op_0_bw="12">
<![CDATA[
:24  %data_4_V_load = load i15* %data_4_V_addr, align 2

]]></Node>
<StgValue><ssdm name="data_4_V_load"/></StgValue>
</operation>

<operation id="141" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="15" op_0_bw="12">
<![CDATA[
:27  %data_5_V_load = load i15* %data_5_V_addr, align 2

]]></Node>
<StgValue><ssdm name="data_5_V_load"/></StgValue>
</operation>

<operation id="142" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="15" op_0_bw="12">
<![CDATA[
:30  %data_6_V_load = load i15* %data_6_V_addr, align 2

]]></Node>
<StgValue><ssdm name="data_6_V_load"/></StgValue>
</operation>

<operation id="143" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="15" op_0_bw="12">
<![CDATA[
:33  %data_7_V_load = load i15* %data_7_V_addr, align 2

]]></Node>
<StgValue><ssdm name="data_7_V_load"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="144" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="15" op_0_bw="5">
<![CDATA[
:7  %arrayNo = sext i5 %tmp_35 to i15

]]></Node>
<StgValue><ssdm name="arrayNo"/></StgValue>
</operation>

<operation id="145" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="15">
<![CDATA[
:8  %arrayNo_cast = zext i15 %arrayNo to i32

]]></Node>
<StgValue><ssdm name="arrayNo_cast"/></StgValue>
</operation>

<operation id="146" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="15">
<![CDATA[
:13  %extLd = zext i15 %data_0_V_load to i16

]]></Node>
<StgValue><ssdm name="extLd"/></StgValue>
</operation>

<operation id="147" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="15">
<![CDATA[
:16  %extLd9 = zext i15 %data_1_V_load to i16

]]></Node>
<StgValue><ssdm name="extLd9"/></StgValue>
</operation>

<operation id="148" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="15">
<![CDATA[
:19  %extLd1 = zext i15 %data_2_V_load to i16

]]></Node>
<StgValue><ssdm name="extLd1"/></StgValue>
</operation>

<operation id="149" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="15">
<![CDATA[
:22  %extLd2 = zext i15 %data_3_V_load to i16

]]></Node>
<StgValue><ssdm name="extLd2"/></StgValue>
</operation>

<operation id="150" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="15">
<![CDATA[
:25  %extLd3 = zext i15 %data_4_V_load to i16

]]></Node>
<StgValue><ssdm name="extLd3"/></StgValue>
</operation>

<operation id="151" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="15">
<![CDATA[
:28  %extLd4 = zext i15 %data_5_V_load to i16

]]></Node>
<StgValue><ssdm name="extLd4"/></StgValue>
</operation>

<operation id="152" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="15">
<![CDATA[
:31  %extLd5 = zext i15 %data_6_V_load to i16

]]></Node>
<StgValue><ssdm name="extLd5"/></StgValue>
</operation>

<operation id="153" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="15">
<![CDATA[
:34  %extLd6 = zext i15 %data_7_V_load to i16

]]></Node>
<StgValue><ssdm name="extLd6"/></StgValue>
</operation>

<operation id="154" st_id="27" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="32">
<![CDATA[
:35  %tmp = call i16 @_ssdm_op_Mux.ap_auto.8i16.i32(i16 %extLd, i16 %extLd9, i16 %extLd1, i16 %extLd2, i16 %extLd3, i16 %extLd4, i16 %extLd5, i16 %extLd6, i32 %arrayNo_cast)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="155" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:36  %pool_V_addr_3 = getelementptr [4 x i16]* %pool_V, i64 0, i64 %tmp_20

]]></Node>
<StgValue><ssdm name="pool_V_addr_3"/></StgValue>
</operation>

<operation id="156" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
:37  store i16 %tmp, i16* %pool_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="157" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0">
<![CDATA[
:38  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="158" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.preheader.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="159" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
.preheader11.1:0  %tmp1 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %ii, i6 0)

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="160" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader11.1:1  %tmp_14 = add i13 %ff_cast1, %tmp1

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="161" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="2">
<![CDATA[
.preheader11.1:2  %y_V = load i16* %pool_V_addr, align 2

]]></Node>
<StgValue><ssdm name="y_V"/></StgValue>
</operation>

<operation id="162" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0">
<![CDATA[
.preheader11.1:3  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="163" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:0  %agg_result_V_i_i = phi i16 [ %y_V, %.preheader11.1 ], [ %y_V_2, %._crit_edge.i.i ]

]]></Node>
<StgValue><ssdm name="agg_result_V_i_i"/></StgValue>
</operation>

<operation id="164" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:1  %i_i_i = phi i3 [ 1, %.preheader11.1 ], [ %i, %._crit_edge.i.i ]

]]></Node>
<StgValue><ssdm name="i_i_i"/></StgValue>
</operation>

<operation id="165" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %exitcond_i_i = icmp eq i3 %i_i_i, -4

]]></Node>
<StgValue><ssdm name="exitcond_i_i"/></StgValue>
</operation>

<operation id="166" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_45 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="167" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_i_i, label %"pool_op<ap_fixed<16, 6, 5, 3, 0>, 4, 0>.exit", label %._crit_edge.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="168" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="3">
<![CDATA[
._crit_edge.i.i:0  %tmp_i_i = zext i3 %i_i_i to i64

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="169" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i.i:1  %pool_V_addr_1 = getelementptr [4 x i16]* %pool_V, i64 0, i64 %tmp_i_i

]]></Node>
<StgValue><ssdm name="pool_V_addr_1"/></StgValue>
</operation>

<operation id="170" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge.i.i:2  %pool_V_load = load i16* %pool_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="pool_V_load"/></StgValue>
</operation>

<operation id="171" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge.i.i:5  %i = add i3 %i_i_i, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="172" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="28" op_0_bw="13">
<![CDATA[
pool_op<ap_fixed<16, 6, 5, 3, 0>, 4, 0>.exit:0  %zext_cast = zext i13 %tmp_14 to i28

]]></Node>
<StgValue><ssdm name="zext_cast"/></StgValue>
</operation>

<operation id="173" st_id="29" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
pool_op<ap_fixed<16, 6, 5, 3, 0>, 4, 0>.exit:1  %mul = mul i28 %zext_cast, 11916

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="174" st_id="29" stage="17" lat="17">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
pool_op<ap_fixed<16, 6, 5, 3, 0>, 4, 0>.exit:4  %newIndex3 = urem i13 %tmp_14, 704

]]></Node>
<StgValue><ssdm name="newIndex3"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="175" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="2">
<![CDATA[
._crit_edge.i.i:2  %pool_V_load = load i16* %pool_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="pool_V_load"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="176" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.i.i:3  %tmp_i_i_46 = icmp sgt i16 %pool_V_load, %agg_result_V_i_i

]]></Node>
<StgValue><ssdm name="tmp_i_i_46"/></StgValue>
</operation>

<operation id="177" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.i:4  %y_V_2 = select i1 %tmp_i_i_46, i16 %pool_V_load, i16 %agg_result_V_i_i

]]></Node>
<StgValue><ssdm name="y_V_2"/></StgValue>
</operation>

<operation id="178" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i.i:6  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="179" st_id="32" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
pool_op<ap_fixed<16, 6, 5, 3, 0>, 4, 0>.exit:1  %mul = mul i28 %zext_cast, 11916

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="180" st_id="32" stage="16" lat="17">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
pool_op<ap_fixed<16, 6, 5, 3, 0>, 4, 0>.exit:4  %newIndex3 = urem i13 %tmp_14, 704

]]></Node>
<StgValue><ssdm name="newIndex3"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="181" st_id="33" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
pool_op<ap_fixed<16, 6, 5, 3, 0>, 4, 0>.exit:1  %mul = mul i28 %zext_cast, 11916

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="182" st_id="33" stage="15" lat="17">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
pool_op<ap_fixed<16, 6, 5, 3, 0>, 4, 0>.exit:4  %newIndex3 = urem i13 %tmp_14, 704

]]></Node>
<StgValue><ssdm name="newIndex3"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="183" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="5" op_0_bw="5" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
pool_op<ap_fixed<16, 6, 5, 3, 0>, 4, 0>.exit:2  %tmp_33 = call i5 @_ssdm_op_PartSelect.i5.i28.i32.i32(i28 %mul, i32 23, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="184" st_id="34" stage="14" lat="17">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
pool_op<ap_fixed<16, 6, 5, 3, 0>, 4, 0>.exit:4  %newIndex3 = urem i13 %tmp_14, 704

]]></Node>
<StgValue><ssdm name="newIndex3"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="185" st_id="35" stage="13" lat="17">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
pool_op<ap_fixed<16, 6, 5, 3, 0>, 4, 0>.exit:4  %newIndex3 = urem i13 %tmp_14, 704

]]></Node>
<StgValue><ssdm name="newIndex3"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="186" st_id="36" stage="12" lat="17">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
pool_op<ap_fixed<16, 6, 5, 3, 0>, 4, 0>.exit:4  %newIndex3 = urem i13 %tmp_14, 704

]]></Node>
<StgValue><ssdm name="newIndex3"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="187" st_id="37" stage="11" lat="17">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
pool_op<ap_fixed<16, 6, 5, 3, 0>, 4, 0>.exit:4  %newIndex3 = urem i13 %tmp_14, 704

]]></Node>
<StgValue><ssdm name="newIndex3"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="188" st_id="38" stage="10" lat="17">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
pool_op<ap_fixed<16, 6, 5, 3, 0>, 4, 0>.exit:4  %newIndex3 = urem i13 %tmp_14, 704

]]></Node>
<StgValue><ssdm name="newIndex3"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="189" st_id="39" stage="9" lat="17">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
pool_op<ap_fixed<16, 6, 5, 3, 0>, 4, 0>.exit:4  %newIndex3 = urem i13 %tmp_14, 704

]]></Node>
<StgValue><ssdm name="newIndex3"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="190" st_id="40" stage="8" lat="17">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
pool_op<ap_fixed<16, 6, 5, 3, 0>, 4, 0>.exit:4  %newIndex3 = urem i13 %tmp_14, 704

]]></Node>
<StgValue><ssdm name="newIndex3"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="191" st_id="41" stage="7" lat="17">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
pool_op<ap_fixed<16, 6, 5, 3, 0>, 4, 0>.exit:4  %newIndex3 = urem i13 %tmp_14, 704

]]></Node>
<StgValue><ssdm name="newIndex3"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="192" st_id="42" stage="6" lat="17">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
pool_op<ap_fixed<16, 6, 5, 3, 0>, 4, 0>.exit:4  %newIndex3 = urem i13 %tmp_14, 704

]]></Node>
<StgValue><ssdm name="newIndex3"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="193" st_id="43" stage="5" lat="17">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
pool_op<ap_fixed<16, 6, 5, 3, 0>, 4, 0>.exit:4  %newIndex3 = urem i13 %tmp_14, 704

]]></Node>
<StgValue><ssdm name="newIndex3"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="194" st_id="44" stage="4" lat="17">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
pool_op<ap_fixed<16, 6, 5, 3, 0>, 4, 0>.exit:4  %newIndex3 = urem i13 %tmp_14, 704

]]></Node>
<StgValue><ssdm name="newIndex3"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="195" st_id="45" stage="3" lat="17">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
pool_op<ap_fixed<16, 6, 5, 3, 0>, 4, 0>.exit:4  %newIndex3 = urem i13 %tmp_14, 704

]]></Node>
<StgValue><ssdm name="newIndex3"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="196" st_id="46" stage="2" lat="17">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
pool_op<ap_fixed<16, 6, 5, 3, 0>, 4, 0>.exit:4  %newIndex3 = urem i13 %tmp_14, 704

]]></Node>
<StgValue><ssdm name="newIndex3"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="197" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="13" op_0_bw="5">
<![CDATA[
pool_op<ap_fixed<16, 6, 5, 3, 0>, 4, 0>.exit:3  %arrayNo2 = sext i5 %tmp_33 to i13

]]></Node>
<StgValue><ssdm name="arrayNo2"/></StgValue>
</operation>

<operation id="198" st_id="47" stage="1" lat="17">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
pool_op<ap_fixed<16, 6, 5, 3, 0>, 4, 0>.exit:4  %newIndex3 = urem i13 %tmp_14, 704

]]></Node>
<StgValue><ssdm name="newIndex3"/></StgValue>
</operation>

<operation id="199" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="13">
<![CDATA[
pool_op<ap_fixed<16, 6, 5, 3, 0>, 4, 0>.exit:5  %newIndex4 = zext i13 %newIndex3 to i64

]]></Node>
<StgValue><ssdm name="newIndex4"/></StgValue>
</operation>

<operation id="200" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
pool_op<ap_fixed<16, 6, 5, 3, 0>, 4, 0>.exit:6  %res_0_V_addr = getelementptr [704 x i16]* %res_0_V, i64 0, i64 %newIndex4

]]></Node>
<StgValue><ssdm name="res_0_V_addr"/></StgValue>
</operation>

<operation id="201" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
pool_op<ap_fixed<16, 6, 5, 3, 0>, 4, 0>.exit:7  %res_1_V_addr = getelementptr [704 x i16]* %res_1_V, i64 0, i64 %newIndex4

]]></Node>
<StgValue><ssdm name="res_1_V_addr"/></StgValue>
</operation>

<operation id="202" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
pool_op<ap_fixed<16, 6, 5, 3, 0>, 4, 0>.exit:8  %res_2_V_addr = getelementptr [704 x i16]* %res_2_V, i64 0, i64 %newIndex4

]]></Node>
<StgValue><ssdm name="res_2_V_addr"/></StgValue>
</operation>

<operation id="203" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
pool_op<ap_fixed<16, 6, 5, 3, 0>, 4, 0>.exit:9  %res_3_V_addr = getelementptr [704 x i16]* %res_3_V, i64 0, i64 %newIndex4

]]></Node>
<StgValue><ssdm name="res_3_V_addr"/></StgValue>
</operation>

<operation id="204" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
pool_op<ap_fixed<16, 6, 5, 3, 0>, 4, 0>.exit:10  %res_4_V_addr = getelementptr [704 x i16]* %res_4_V, i64 0, i64 %newIndex4

]]></Node>
<StgValue><ssdm name="res_4_V_addr"/></StgValue>
</operation>

<operation id="205" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
pool_op<ap_fixed<16, 6, 5, 3, 0>, 4, 0>.exit:11  %res_5_V_addr = getelementptr [704 x i16]* %res_5_V, i64 0, i64 %newIndex4

]]></Node>
<StgValue><ssdm name="res_5_V_addr"/></StgValue>
</operation>

<operation id="206" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
pool_op<ap_fixed<16, 6, 5, 3, 0>, 4, 0>.exit:12  %res_6_V_addr = getelementptr [704 x i16]* %res_6_V, i64 0, i64 %newIndex4

]]></Node>
<StgValue><ssdm name="res_6_V_addr"/></StgValue>
</operation>

<operation id="207" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
pool_op<ap_fixed<16, 6, 5, 3, 0>, 4, 0>.exit:13  %res_7_V_addr = getelementptr [704 x i16]* %res_7_V, i64 0, i64 %newIndex4

]]></Node>
<StgValue><ssdm name="res_7_V_addr"/></StgValue>
</operation>

<operation id="208" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0" op_4_bw="13" op_5_bw="0" op_6_bw="13" op_7_bw="0" op_8_bw="13" op_9_bw="0" op_10_bw="13" op_11_bw="0" op_12_bw="13" op_13_bw="0" op_14_bw="13" op_15_bw="0">
<![CDATA[
pool_op<ap_fixed<16, 6, 5, 3, 0>, 4, 0>.exit:14  switch i13 %arrayNo2, label %branch7 [
    i13 0, label %branch0
    i13 1, label %branch1
    i13 2, label %branch2
    i13 3, label %branch3
    i13 4, label %branch4
    i13 5, label %branch5
    i13 6, label %branch6
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="209" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="arrayNo2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
branch6:0  store i16 %agg_result_V_i_i, i16* %res_6_V_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="210" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="arrayNo2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0">
<![CDATA[
branch6:1  br label %.preheader11.134

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="211" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="arrayNo2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
branch5:0  store i16 %agg_result_V_i_i, i16* %res_5_V_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="212" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="arrayNo2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
branch5:1  br label %.preheader11.134

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="213" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="arrayNo2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
branch4:0  store i16 %agg_result_V_i_i, i16* %res_4_V_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="214" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="arrayNo2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0">
<![CDATA[
branch4:1  br label %.preheader11.134

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="215" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="arrayNo2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
branch3:0  store i16 %agg_result_V_i_i, i16* %res_3_V_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="216" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="arrayNo2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0">
<![CDATA[
branch3:1  br label %.preheader11.134

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="217" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="arrayNo2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
branch2:0  store i16 %agg_result_V_i_i, i16* %res_2_V_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="218" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="arrayNo2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0">
<![CDATA[
branch2:1  br label %.preheader11.134

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="219" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="arrayNo2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
branch1:0  store i16 %agg_result_V_i_i, i16* %res_1_V_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="220" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="arrayNo2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0">
<![CDATA[
branch1:1  br label %.preheader11.134

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="221" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="arrayNo2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
branch0:0  store i16 %agg_result_V_i_i, i16* %res_0_V_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="222" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="arrayNo2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0">
<![CDATA[
branch0:1  br label %.preheader11.134

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="223" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="arrayNo2" val="!0"/>
<literal name="arrayNo2" val="!1"/>
<literal name="arrayNo2" val="!2"/>
<literal name="arrayNo2" val="!3"/>
<literal name="arrayNo2" val="!4"/>
<literal name="arrayNo2" val="!5"/>
<literal name="arrayNo2" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
branch7:0  store i16 %agg_result_V_i_i, i16* %res_7_V_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="224" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="arrayNo2" val="!0"/>
<literal name="arrayNo2" val="!1"/>
<literal name="arrayNo2" val="!2"/>
<literal name="arrayNo2" val="!3"/>
<literal name="arrayNo2" val="!4"/>
<literal name="arrayNo2" val="!5"/>
<literal name="arrayNo2" val="!6"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0">
<![CDATA[
branch7:1  br label %.preheader11.134

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="225" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader11.134:0  %ii_4 = add i7 %ii, 2

]]></Node>
<StgValue><ssdm name="ii_4"/></StgValue>
</operation>

<operation id="226" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0">
<![CDATA[
.preheader11.134:1  br label %.preheader12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
