// Seed: 3020020846
module module_0 (
    output wor id_0,
    input supply0 id_1,
    input tri0 id_2,
    output tri0 id_3,
    output tri id_4
);
  supply1 id_6 = id_2;
endmodule
module module_1 (
    output tri0 id_0,
    input wor id_1,
    output logic id_2,
    output uwire id_3,
    output tri0 id_4,
    output uwire id_5,
    input tri1 id_6,
    output tri0 id_7,
    output tri1 id_8,
    input tri1 id_9,
    output tri1 id_10,
    input supply1 id_11
);
  always id_2 <= 1;
  bufif1 (id_0, id_9, id_11);
  module_0(
      id_10, id_11, id_9, id_5, id_0
  );
endmodule
