--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx9,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_GCLK1 = PERIOD TIMEGRP "GCLK1" 100 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2063 paths analyzed, 256 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.573ns.
--------------------------------------------------------------------------------

Paths for end point display/v_count_0 (SLICE_X8Y54.CE), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.427ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/h_count_9 (FF)
  Destination:          display/v_count_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.549ns (Levels of Logic = 3)
  Clock Path Skew:      0.011ns (0.599 - 0.588)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/h_count_9 to display/v_count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y54.AQ      Tcko                  0.391   display/h_count<9>
                                                       display/h_count_9
    SLICE_X13Y54.B2      net (fanout=12)       0.770   display/h_count<9>
    SLICE_X13Y54.B       Tilo                  0.259   display/h_count<9>
                                                       display/GND_2_o_GND_2_o_equal_15_o<9>_SW0
    SLICE_X9Y52.A2       net (fanout=4)        1.282   N13
    SLICE_X9Y52.A        Tilo                  0.259   display/v_count<6>
                                                       display/GND_2_o_GND_2_o_equal_15_o<9>
    SLICE_X13Y52.A2      net (fanout=19)       1.092   display/GND_2_o_GND_2_o_equal_15_o
    SLICE_X13Y52.A       Tilo                  0.259   display/_n0087_inv
                                                       display/_n0087_inv1
    SLICE_X8Y54.CE       net (fanout=7)        0.906   display/_n0087_inv
    SLICE_X8Y54.CLK      Tceck                 0.331   display/v_count<4>
                                                       display/v_count_0
    -------------------------------------------------  ---------------------------
    Total                                      5.549ns (1.499ns logic, 4.050ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.514ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/h_count_4 (FF)
  Destination:          display/v_count_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.455ns (Levels of Logic = 3)
  Clock Path Skew:      0.004ns (0.599 - 0.595)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/h_count_4 to display/v_count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y51.DQ      Tcko                  0.391   display/h_count<4>
                                                       display/h_count_4
    SLICE_X13Y54.B3      net (fanout=5)        0.676   display/h_count<4>
    SLICE_X13Y54.B       Tilo                  0.259   display/h_count<9>
                                                       display/GND_2_o_GND_2_o_equal_15_o<9>_SW0
    SLICE_X9Y52.A2       net (fanout=4)        1.282   N13
    SLICE_X9Y52.A        Tilo                  0.259   display/v_count<6>
                                                       display/GND_2_o_GND_2_o_equal_15_o<9>
    SLICE_X13Y52.A2      net (fanout=19)       1.092   display/GND_2_o_GND_2_o_equal_15_o
    SLICE_X13Y52.A       Tilo                  0.259   display/_n0087_inv
                                                       display/_n0087_inv1
    SLICE_X8Y54.CE       net (fanout=7)        0.906   display/_n0087_inv
    SLICE_X8Y54.CLK      Tceck                 0.331   display/v_count<4>
                                                       display/v_count_0
    -------------------------------------------------  ---------------------------
    Total                                      5.455ns (1.499ns logic, 3.956ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.584ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/h_count_6 (FF)
  Destination:          display/v_count_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.389ns (Levels of Logic = 3)
  Clock Path Skew:      0.008ns (0.599 - 0.591)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/h_count_6 to display/v_count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y53.BQ      Tcko                  0.391   display/h_count<8>
                                                       display/h_count_6
    SLICE_X13Y54.B1      net (fanout=12)       0.610   display/h_count<6>
    SLICE_X13Y54.B       Tilo                  0.259   display/h_count<9>
                                                       display/GND_2_o_GND_2_o_equal_15_o<9>_SW0
    SLICE_X9Y52.A2       net (fanout=4)        1.282   N13
    SLICE_X9Y52.A        Tilo                  0.259   display/v_count<6>
                                                       display/GND_2_o_GND_2_o_equal_15_o<9>
    SLICE_X13Y52.A2      net (fanout=19)       1.092   display/GND_2_o_GND_2_o_equal_15_o
    SLICE_X13Y52.A       Tilo                  0.259   display/_n0087_inv
                                                       display/_n0087_inv1
    SLICE_X8Y54.CE       net (fanout=7)        0.906   display/_n0087_inv
    SLICE_X8Y54.CLK      Tceck                 0.331   display/v_count<4>
                                                       display/v_count_0
    -------------------------------------------------  ---------------------------
    Total                                      5.389ns (1.499ns logic, 3.890ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------

Paths for end point display/v_count_3 (SLICE_X8Y54.CE), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.463ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/h_count_9 (FF)
  Destination:          display/v_count_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.513ns (Levels of Logic = 3)
  Clock Path Skew:      0.011ns (0.599 - 0.588)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/h_count_9 to display/v_count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y54.AQ      Tcko                  0.391   display/h_count<9>
                                                       display/h_count_9
    SLICE_X13Y54.B2      net (fanout=12)       0.770   display/h_count<9>
    SLICE_X13Y54.B       Tilo                  0.259   display/h_count<9>
                                                       display/GND_2_o_GND_2_o_equal_15_o<9>_SW0
    SLICE_X9Y52.A2       net (fanout=4)        1.282   N13
    SLICE_X9Y52.A        Tilo                  0.259   display/v_count<6>
                                                       display/GND_2_o_GND_2_o_equal_15_o<9>
    SLICE_X13Y52.A2      net (fanout=19)       1.092   display/GND_2_o_GND_2_o_equal_15_o
    SLICE_X13Y52.A       Tilo                  0.259   display/_n0087_inv
                                                       display/_n0087_inv1
    SLICE_X8Y54.CE       net (fanout=7)        0.906   display/_n0087_inv
    SLICE_X8Y54.CLK      Tceck                 0.295   display/v_count<4>
                                                       display/v_count_3
    -------------------------------------------------  ---------------------------
    Total                                      5.513ns (1.463ns logic, 4.050ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.550ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/h_count_4 (FF)
  Destination:          display/v_count_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.419ns (Levels of Logic = 3)
  Clock Path Skew:      0.004ns (0.599 - 0.595)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/h_count_4 to display/v_count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y51.DQ      Tcko                  0.391   display/h_count<4>
                                                       display/h_count_4
    SLICE_X13Y54.B3      net (fanout=5)        0.676   display/h_count<4>
    SLICE_X13Y54.B       Tilo                  0.259   display/h_count<9>
                                                       display/GND_2_o_GND_2_o_equal_15_o<9>_SW0
    SLICE_X9Y52.A2       net (fanout=4)        1.282   N13
    SLICE_X9Y52.A        Tilo                  0.259   display/v_count<6>
                                                       display/GND_2_o_GND_2_o_equal_15_o<9>
    SLICE_X13Y52.A2      net (fanout=19)       1.092   display/GND_2_o_GND_2_o_equal_15_o
    SLICE_X13Y52.A       Tilo                  0.259   display/_n0087_inv
                                                       display/_n0087_inv1
    SLICE_X8Y54.CE       net (fanout=7)        0.906   display/_n0087_inv
    SLICE_X8Y54.CLK      Tceck                 0.295   display/v_count<4>
                                                       display/v_count_3
    -------------------------------------------------  ---------------------------
    Total                                      5.419ns (1.463ns logic, 3.956ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.620ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/h_count_6 (FF)
  Destination:          display/v_count_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.353ns (Levels of Logic = 3)
  Clock Path Skew:      0.008ns (0.599 - 0.591)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/h_count_6 to display/v_count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y53.BQ      Tcko                  0.391   display/h_count<8>
                                                       display/h_count_6
    SLICE_X13Y54.B1      net (fanout=12)       0.610   display/h_count<6>
    SLICE_X13Y54.B       Tilo                  0.259   display/h_count<9>
                                                       display/GND_2_o_GND_2_o_equal_15_o<9>_SW0
    SLICE_X9Y52.A2       net (fanout=4)        1.282   N13
    SLICE_X9Y52.A        Tilo                  0.259   display/v_count<6>
                                                       display/GND_2_o_GND_2_o_equal_15_o<9>
    SLICE_X13Y52.A2      net (fanout=19)       1.092   display/GND_2_o_GND_2_o_equal_15_o
    SLICE_X13Y52.A       Tilo                  0.259   display/_n0087_inv
                                                       display/_n0087_inv1
    SLICE_X8Y54.CE       net (fanout=7)        0.906   display/_n0087_inv
    SLICE_X8Y54.CLK      Tceck                 0.295   display/v_count<4>
                                                       display/v_count_3
    -------------------------------------------------  ---------------------------
    Total                                      5.353ns (1.463ns logic, 3.890ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------

Paths for end point display/v_count_2 (SLICE_X8Y54.CE), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.464ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/h_count_9 (FF)
  Destination:          display/v_count_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.512ns (Levels of Logic = 3)
  Clock Path Skew:      0.011ns (0.599 - 0.588)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/h_count_9 to display/v_count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y54.AQ      Tcko                  0.391   display/h_count<9>
                                                       display/h_count_9
    SLICE_X13Y54.B2      net (fanout=12)       0.770   display/h_count<9>
    SLICE_X13Y54.B       Tilo                  0.259   display/h_count<9>
                                                       display/GND_2_o_GND_2_o_equal_15_o<9>_SW0
    SLICE_X9Y52.A2       net (fanout=4)        1.282   N13
    SLICE_X9Y52.A        Tilo                  0.259   display/v_count<6>
                                                       display/GND_2_o_GND_2_o_equal_15_o<9>
    SLICE_X13Y52.A2      net (fanout=19)       1.092   display/GND_2_o_GND_2_o_equal_15_o
    SLICE_X13Y52.A       Tilo                  0.259   display/_n0087_inv
                                                       display/_n0087_inv1
    SLICE_X8Y54.CE       net (fanout=7)        0.906   display/_n0087_inv
    SLICE_X8Y54.CLK      Tceck                 0.294   display/v_count<4>
                                                       display/v_count_2
    -------------------------------------------------  ---------------------------
    Total                                      5.512ns (1.462ns logic, 4.050ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.551ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/h_count_4 (FF)
  Destination:          display/v_count_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.418ns (Levels of Logic = 3)
  Clock Path Skew:      0.004ns (0.599 - 0.595)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/h_count_4 to display/v_count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y51.DQ      Tcko                  0.391   display/h_count<4>
                                                       display/h_count_4
    SLICE_X13Y54.B3      net (fanout=5)        0.676   display/h_count<4>
    SLICE_X13Y54.B       Tilo                  0.259   display/h_count<9>
                                                       display/GND_2_o_GND_2_o_equal_15_o<9>_SW0
    SLICE_X9Y52.A2       net (fanout=4)        1.282   N13
    SLICE_X9Y52.A        Tilo                  0.259   display/v_count<6>
                                                       display/GND_2_o_GND_2_o_equal_15_o<9>
    SLICE_X13Y52.A2      net (fanout=19)       1.092   display/GND_2_o_GND_2_o_equal_15_o
    SLICE_X13Y52.A       Tilo                  0.259   display/_n0087_inv
                                                       display/_n0087_inv1
    SLICE_X8Y54.CE       net (fanout=7)        0.906   display/_n0087_inv
    SLICE_X8Y54.CLK      Tceck                 0.294   display/v_count<4>
                                                       display/v_count_2
    -------------------------------------------------  ---------------------------
    Total                                      5.418ns (1.462ns logic, 3.956ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.621ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/h_count_6 (FF)
  Destination:          display/v_count_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.352ns (Levels of Logic = 3)
  Clock Path Skew:      0.008ns (0.599 - 0.591)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/h_count_6 to display/v_count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y53.BQ      Tcko                  0.391   display/h_count<8>
                                                       display/h_count_6
    SLICE_X13Y54.B1      net (fanout=12)       0.610   display/h_count<6>
    SLICE_X13Y54.B       Tilo                  0.259   display/h_count<9>
                                                       display/GND_2_o_GND_2_o_equal_15_o<9>_SW0
    SLICE_X9Y52.A2       net (fanout=4)        1.282   N13
    SLICE_X9Y52.A        Tilo                  0.259   display/v_count<6>
                                                       display/GND_2_o_GND_2_o_equal_15_o<9>
    SLICE_X13Y52.A2      net (fanout=19)       1.092   display/GND_2_o_GND_2_o_equal_15_o
    SLICE_X13Y52.A       Tilo                  0.259   display/_n0087_inv
                                                       display/_n0087_inv1
    SLICE_X8Y54.CE       net (fanout=7)        0.906   display/_n0087_inv
    SLICE_X8Y54.CLK      Tceck                 0.294   display/v_count<4>
                                                       display/v_count_2
    -------------------------------------------------  ---------------------------
    Total                                      5.352ns (1.462ns logic, 3.890ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GCLK1 = PERIOD TIMEGRP "GCLK1" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cnt_13 (SLICE_X9Y54.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.436ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cnt_13 (FF)
  Destination:          cnt_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.436ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cnt_13 to cnt_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y54.AQ       Tcko                  0.198   cnt_15
                                                       cnt_13
    SLICE_X9Y54.A6       net (fanout=2)        0.023   cnt_13
    SLICE_X9Y54.CLK      Tah         (-Th)    -0.215   cnt_15
                                                       Madd_n0069_xor<14>11_INV_0
                                                       cnt_13
    -------------------------------------------------  ---------------------------
    Total                                      0.436ns (0.413ns logic, 0.023ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Paths for end point sq_b_anim/x_dir (SLICE_X13Y50.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.443ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sq_b_anim/x_dir (FF)
  Destination:          sq_b_anim/x_dir (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.443ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sq_b_anim/x_dir to sq_b_anim/x_dir
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y50.AQ      Tcko                  0.198   sq_a_anim/x_dir
                                                       sq_b_anim/x_dir
    SLICE_X13Y50.A6      net (fanout=10)       0.030   sq_b_anim/x_dir
    SLICE_X13Y50.CLK     Tah         (-Th)    -0.215   sq_a_anim/x_dir
                                                       sq_b_anim/x_dir_glue_rst
                                                       sq_b_anim/x_dir
    -------------------------------------------------  ---------------------------
    Total                                      0.443ns (0.413ns logic, 0.030ns route)
                                                       (93.2% logic, 6.8% route)

--------------------------------------------------------------------------------

Paths for end point display/h_count_4 (SLICE_X13Y51.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.445ns (requirement - (clock path skew + uncertainty - data path))
  Source:               display/h_count_4 (FF)
  Destination:          display/h_count_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.445ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: display/h_count_4 to display/h_count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y51.DQ      Tcko                  0.198   display/h_count<4>
                                                       display/h_count_4
    SLICE_X13Y51.D6      net (fanout=5)        0.032   display/h_count<4>
    SLICE_X13Y51.CLK     Tah         (-Th)    -0.215   display/h_count<4>
                                                       display/h_count_4_rstpot
                                                       display/h_count_4
    -------------------------------------------------  ---------------------------
    Total                                      0.445ns (0.413ns logic, 0.032ns route)
                                                       (92.8% logic, 7.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GCLK1 = PERIOD TIMEGRP "GCLK1" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: CLK_BUFGP/BUFG/I0
  Logical resource: CLK_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: CLK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: display/v_count_7_1/CLK
  Logical resource: display/v_count_9_1/CK
  Location pin: SLICE_X10Y52.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: display/v_count_7_1/CLK
  Logical resource: display/v_count_7_1/CK
  Location pin: SLICE_X10Y52.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    5.573|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2063 paths, 0 nets, and 646 connections

Design statistics:
   Minimum period:   5.573ns{1}   (Maximum frequency: 179.437MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Nov 14 16:14:41 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 392 MB



