From 2ec3516e7411034730229aa3841ffc8c6b7ae125 Mon Sep 17 00:00:00 2001
From: "zhenfei.li" <zhenfei.li@amlogic>
Date: Tue, 20 May 2014 14:29:41 +0800
Subject: [PATCH 4152/5965] update clk gates value

---
 arch/arm/mach-meson8b/include/mach/mod_gate.h |   2 +-
 .../mach-meson8b/include/mach/power_gate.h    | 590 +++++++++---------
 arch/arm/mach-meson8b/power_gate.c            |  53 +-
 sound/soc/aml/m8/aml_audio_hw.c               |  24 +-
 4 files changed, 338 insertions(+), 331 deletions(-)

diff --git a/arch/arm/mach-meson8b/include/mach/mod_gate.h b/arch/arm/mach-meson8b/include/mach/mod_gate.h
index 9a8b334fe572..fa75b3a045a4 100755
--- a/arch/arm/mach-meson8b/include/mach/mod_gate.h
+++ b/arch/arm/mach-meson8b/include/mach/mod_gate.h
@@ -15,7 +15,7 @@ typedef enum {
     MOD_UART0,
     MOD_UART1,
     MOD_UART2,
-    MOD_UART3,
+    MOD_SANA,
     MOD_ROM,
     MOD_EFUSE,
     MOD_RANDOM_NUM_GEN,
diff --git a/arch/arm/mach-meson8b/include/mach/power_gate.h b/arch/arm/mach-meson8b/include/mach/power_gate.h
index 999b0bf4570f..f13f7de5bac1 100755
--- a/arch/arm/mach-meson8b/include/mach/power_gate.h
+++ b/arch/arm/mach-meson8b/include/mach/power_gate.h
@@ -57,17 +57,17 @@ extern spinlock_t gate_lock;
 #define GCLK_REG_DOS      (HHI_GCLK_MPEG0)
 #define GCLK_MASK_DOS      (1<<1)
 
-#define GCLK_IDX_RESERVED0         2
-#define GCLK_NAME_RESERVED0      "RESERVED0"
-#define GCLK_DEV_RESERVED0      "CLKGATE_RESERVED0"
-#define GCLK_REG_RESERVED0      (HHI_GCLK_MPEG0)
-#define GCLK_MASK_RESERVED0      (1<<2)
-
-#define GCLK_IDX_RESERVED1         3
-#define GCLK_NAME_RESERVED1      "RESERVED1"
-#define GCLK_DEV_RESERVED1      "CLKGATE_RESERVED1"
-#define GCLK_REG_RESERVED1      (HHI_GCLK_MPEG0)
-#define GCLK_MASK_RESERVED1      (1<<3)
+#define GCLK_IDX_RESERVED0_0         2
+#define GCLK_NAME_RESERVED0_0      "RESERVED0_0"
+#define GCLK_DEV_RESERVED0_0      "CLKGATE_RESERVED0_0"
+#define GCLK_REG_RESERVED0_0      (HHI_GCLK_MPEG0)
+#define GCLK_MASK_RESERVED0_0      (1<<2)
+
+#define GCLK_IDX_RESERVED0_1         3
+#define GCLK_NAME_RESERVED0_1      "RESERVED0_1"
+#define GCLK_DEV_RESERVED0_1      "CLKGATE_RESERVED0_1"
+#define GCLK_REG_RESERVED0_1      (HHI_GCLK_MPEG0)
+#define GCLK_MASK_RESERVED0_1      (1<<3)
 
 #define GCLK_IDX_AHB_BRIDGE         4
 #define GCLK_NAME_AHB_BRIDGE      "AHB_BRIDGE"
@@ -88,11 +88,11 @@ extern spinlock_t gate_lock;
 #define GCLK_REG_PL310_CBUS      (HHI_GCLK_MPEG0)
 #define GCLK_MASK_PL310_CBUS      (1<<6)
 
-#define GCLK_IDX__1200XXX       7
-#define GCLK_NAME__1200XXX      "_1200XXX"
-#define GCLK_DEV__1200XXX      "CLKGATE__1200XXX"
-#define GCLK_REG__1200XXX      (HHI_GCLK_MPEG0)
-#define GCLK_MASK__1200XXX      (1<<7)
+#define GCLK_IDX_PERIPHS_TOP     7
+#define GCLK_NAME_PERIPHS_TOP      "PERIPHS_TOP"
+#define GCLK_DEV_PERIPHS_TOP      "CLKGATE_PERIPHS_TOP"
+#define GCLK_REG_PERIPHS_TOP      (HHI_GCLK_MPEG0)
+#define GCLK_MASK_PERIPHS_TOP      (1<<7)
 
 #define GCLK_IDX_SPICC         8
 #define GCLK_NAME_SPICC      "SPICC"
@@ -166,24 +166,24 @@ extern spinlock_t gate_lock;
 #define GCLK_REG_HIU_PARSER      (HHI_GCLK_MPEG0)
 #define GCLK_MASK_HIU_PARSER      (1<<19)
 
-#define GCLK_IDX_RESERVED2         20
-#define GCLK_NAME_RESERVED2      "RESERVED2"
-#define GCLK_DEV_RESERVED2      "CLKGATE_RESERVED2"
-#define GCLK_REG_RESERVED2      (HHI_GCLK_MPEG0)
-#define GCLK_MASK_RESERVED2      (1<<20)
+#define GCLK_IDX_RESERVED0_2         20
+#define GCLK_NAME_RESERVED0_2      "RESERVED0_2"
+#define GCLK_DEV_RESERVED0_2      "CLKGATE_RESERVED0_2"
+#define GCLK_REG_RESERVED0_2      (HHI_GCLK_MPEG0)
+#define GCLK_MASK_RESERVED0_2      (1<<20)
 
 //NEW ADD
-#define GCLK_IDX_HDMI_RX         21
-#define GCLK_NAME_HDMI_RX      "HDMI_RX "
-#define GCLK_DEV_HDMI_RX      "CLKGATE_HDMI_RX "
-#define GCLK_REG_HDMI_RX      (HHI_GCLK_MPEG0)
-#define GCLK_MASK_HDMI_RX      (1<<21)
-
-#define GCLK_IDX_RESERVED3         22
-#define GCLK_NAME_RESERVED3      "RESERVED3"
-#define GCLK_DEV_RESERVED3      "CLKGATE_RESERVED3"
-#define GCLK_REG_RESERVED3      (HHI_GCLK_MPEG0)
-#define GCLK_MASK_RESERVED3      (1<<22)
+#define GCLK_IDX_RESERVED0_3         21
+#define GCLK_NAME_RESERVED0_3      "RESERVED0_3 "
+#define GCLK_DEV_RESERVED0_3      "CLKGATE_RESERVED0_3 "
+#define GCLK_REG_RESERVED0_3      (HHI_GCLK_MPEG0)
+#define GCLK_MASK_RESERVED0_3      (1<<21)
+
+#define GCLK_IDX_RESERVED0_4         22
+#define GCLK_NAME_RESERVED0_4      "RESERVED0_4"
+#define GCLK_DEV_RESERVED0_4      "CLKGATE_RESERVED0_4"
+#define GCLK_REG_RESERVED0_4      (HHI_GCLK_MPEG0)
+#define GCLK_MASK_RESERVED0_4      (1<<22)
 
 #define GCLK_IDX_ASSIST_MISC         23
 #define GCLK_NAME_ASSIST_MISC      "ASSIST_MISC"
@@ -192,41 +192,41 @@ extern spinlock_t gate_lock;
 #define GCLK_MASK_ASSIST_MISC      (1<<23)
 
 
-#define GCLK_IDX_RESERVED4         24
-#define GCLK_NAME_RESERVED4      "RESERVED4"
-#define GCLK_DEV_RESERVED4     "CLKGATE_RESERVED4"
-#define GCLK_REG_RESERVED4      (HHI_GCLK_MPEG0)
-#define GCLK_MASK_RESERVED4      (1<<24)
-
-#define GCLK_IDX_RESERVED5         25
-#define GCLK_NAME_RESERVED5      "RESERVED5"
-#define GCLK_DEV_RESERVED5      "CLKGATE_RESERVED5"
-#define GCLK_REG_RESERVED5      (HHI_GCLK_MPEG0)
-#define GCLK_MASK_RESERVED5      (1<<25)
-
-#define GCLK_IDX_RESERVED6         26
-#define GCLK_NAME_RESERVED6      "RESERVED6"
-#define GCLK_DEV_RESERVED6      "CLKGATE_RESERVED6"
-#define GCLK_REG_RESERVED6      (HHI_GCLK_MPEG0)
-#define GCLK_MASK_RESERVED6      (1<<26)
-
-#define GCLK_IDX_RESERVED7         27
-#define GCLK_NAME_RESERVED7      "RESERVED7"
-#define GCLK_DEV_RESERVED7      "CLKGATE_RESERVED7"
-#define GCLK_REG_RESERVED7      (HHI_GCLK_MPEG0)
-#define GCLK_MASK_RESERVED7      (1<<27)
-
-#define GCLK_IDX_RESERVED8         28
-#define GCLK_NAME_RESERVED8      "RESERVED8"
-#define GCLK_DEV_RESERVED8      "CLKGATE_RESERVED8"
-#define GCLK_REG_RESERVED8      (HHI_GCLK_MPEG0)
-#define GCLK_MASK_RESERVED8      (1<<28)
-
-#define GCLK_IDX_RESERVED9         29
-#define GCLK_NAME_RESERVED9      "RESERVED9"
-#define GCLK_DEV_RESERVED9      "CLKGATE_RESERVED9"
-#define GCLK_REG_RESERVED9      (HHI_GCLK_MPEG0)
-#define GCLK_MASK_RESERVED9      (1<<29)
+#define GCLK_IDX_RESERVED0_5         24
+#define GCLK_NAME_RESERVED0_5      "RESERVED0_5"
+#define GCLK_DEV_RESERVED0_5     "CLKGATE_RESERVED0_5"
+#define GCLK_REG_RESERVED0_5      (HHI_GCLK_MPEG0)
+#define GCLK_MASK_RESERVED0_5      (1<<24)
+
+#define GCLK_IDX_RESERVED0_6         25
+#define GCLK_NAME_RESERVED0_6      "RESERVED0_6"
+#define GCLK_DEV_RESERVED0_6      "CLKGATE_RESERVED0_6"
+#define GCLK_REG_RESERVED0_6      (HHI_GCLK_MPEG0)
+#define GCLK_MASK_RESERVED0_6      (1<<25)
+
+#define GCLK_IDX_RESERVED0_7         26
+#define GCLK_NAME_RESERVED0_7      "RESERVED0_7"
+#define GCLK_DEV_RESERVED0_7      "CLKGATE_RESERVED0_7"
+#define GCLK_REG_RESERVED0_7      (HHI_GCLK_MPEG0)
+#define GCLK_MASK_RESERVED0_7      (1<<26)
+
+#define GCLK_IDX_RESERVED0_8         27
+#define GCLK_NAME_RESERVED0_8      "RESERVED0_8"
+#define GCLK_DEV_RESERVED0_8      "CLKGATE_RESERVED0_8"
+#define GCLK_REG_RESERVED0_8      (HHI_GCLK_MPEG0)
+#define GCLK_MASK_RESERVED0_8      (1<<27)
+
+#define GCLK_IDX_RESERVED0_9         28
+#define GCLK_NAME_RESERVED0_9      "RESERVED0_9"
+#define GCLK_DEV_RESERVED0_9      "CLKGATE_RESERVED0_9"
+#define GCLK_REG_RESERVED0_9      (HHI_GCLK_MPEG0)
+#define GCLK_MASK_RESERVED0_9      (1<<28)
+
+#define GCLK_IDX_RESERVED0_A         29
+#define GCLK_NAME_RESERVED0_A      "RESERVED0_A"
+#define GCLK_DEV_RESERVED0_A      "CLKGATE_RESERVED0_A"
+#define GCLK_REG_RESERVED0_A      (HHI_GCLK_MPEG0)
+#define GCLK_MASK_RESERVED0_A      (1<<29)
 
 #define GCLK_IDX_SPI         30
 #define GCLK_NAME_SPI      "SPI"
@@ -234,24 +234,26 @@ extern spinlock_t gate_lock;
 #define GCLK_REG_SPI      (HHI_GCLK_MPEG0)
 #define GCLK_MASK_SPI      (1<<30)
 
-#define GCLK_IDX_RESERVED10         31
-#define GCLK_NAME_RESERVED10      "RESERVED10"
-#define GCLK_DEV_RESERVED10      "CLKGATE_RESERVED10"
-#define GCLK_REG_RESERVED10      (HHI_GCLK_MPEG0)
-#define GCLK_MASK_RESERVED10      (1<<31)
+#define GCLK_IDX_RESERVED0_B         31
+#define GCLK_NAME_RESERVED0_B      "RESERVED0_B"
+#define GCLK_DEV_RESERVED0_B      "CLKGATE_RESERVED0_B"
+#define GCLK_REG_RESERVED0_B      (HHI_GCLK_MPEG0)
+#define GCLK_MASK_RESERVED0_B      (1<<31)
 
-#define GCLK_IDX_RESERVED11         32
-#define GCLK_NAME_RESERVED11      "RESERVED11"
-#define GCLK_DEV_RESERVED11      "CLKGATE_RESERVED11"
-#define GCLK_REG_RESERVED11      (HHI_GCLK_MPEG1)
-#define GCLK_MASK_RESERVED11      (1<<0)
+/**************************************************************/
+
+#define GCLK_IDX_RESERVED1_1         32
+#define GCLK_NAME_RESERVED1_1      "RESERVED1_1"
+#define GCLK_DEV_RESERVED1_1      "CLKGATE_RESERVED1_1"
+#define GCLK_REG_RESERVED1_1      (HHI_GCLK_MPEG1)
+#define GCLK_MASK_RESERVED1_1      (1<<0)
 
 
-#define GCLK_IDX_RESERVED12         33
-#define GCLK_NAME_RESERVED12      "RESERVED12"
-#define GCLK_DEV_RESERVED12      "CLKGATE_RESERVED12"
-#define GCLK_REG_RESERVED12      (HHI_GCLK_MPEG1)
-#define GCLK_MASK_RESERVED12      (1<<1)
+#define GCLK_IDX_RESERVED1_2         33
+#define GCLK_NAME_RESERVED1_2      "RESERVED1_2"
+#define GCLK_DEV_RESERVED1_2      "CLKGATE_RESERVED1_2"
+#define GCLK_REG_RESERVED1_2      (HHI_GCLK_MPEG1)
+#define GCLK_MASK_RESERVED1_2      (1<<1)
 
 
 #define GCLK_IDX_AUD_IN         34
@@ -272,11 +274,11 @@ extern spinlock_t gate_lock;
 #define GCLK_REG_DEMUX      (HHI_GCLK_MPEG1)
 #define GCLK_MASK_DEMUX      (1<<4)
 
-#define GCLK_IDX_RESERVED13         37
-#define GCLK_NAME_RESERVED13      "RESERVED13"
-#define GCLK_DEV_RESERVED13      "CLKGATE_RESERVED13"
-#define GCLK_REG_RESERVED13      (HHI_GCLK_MPEG1)
-#define GCLK_MASK_RESERVED13      (1<<5)
+#define GCLK_IDX_RESERVED1_3         37
+#define GCLK_NAME_RESERVED1_3      "RESERVED1_3"
+#define GCLK_DEV_RESERVED1_3      "CLKGATE_RESERVED1_3"
+#define GCLK_REG_RESERVED1_3      (HHI_GCLK_MPEG1)
+#define GCLK_MASK_RESERVED1_3      (1<<5)
 
 #define GCLK_IDX_AIU_AI_TOP_GLUE         38
 #define GCLK_NAME_AIU_AI_TOP_GLUE      "AIU_AI_TOP_GLUE"
@@ -345,24 +347,24 @@ extern spinlock_t gate_lock;
 #define GCLK_REG_UART1      (HHI_GCLK_MPEG1)
 #define GCLK_MASK_UART1      (1<<16)
 
-#define GCLK_IDX_RESERVED14         49
-#define GCLK_NAME_RESERVED14      "RESERVED14"
-#define GCLK_DEV_RESERVED14      "CLKGATE_RESERVED14"
-#define GCLK_REG_RESERVED14      (HHI_GCLK_MPEG1)
-#define GCLK_MASK_RESERVED14      (1<<17)
+#define GCLK_IDX_RESERVED1_4         49
+#define GCLK_NAME_RESERVED1_4      "RESERVED1_4"
+#define GCLK_DEV_RESERVED1_4      "CLKGATE_RESERVED1_4"
+#define GCLK_REG_RESERVED1_4      (HHI_GCLK_MPEG1)
+#define GCLK_MASK_RESERVED1_4      (1<<17)
 
 //NEW ADD 
-#define GCLK_IDX_CSI_DIG_CLKIN         50
-#define GCLK_NAME_CSI_DIG_CLKIN      "CSI_DIG_CLKIN"
-#define GCLK_DEV_CSI_DIG_CLKIN      "CLKGATE_CSI_DIG_CLKIN"
-#define GCLK_REG_CSI_DIG_CLKIN      (HHI_GCLK_MPEG1)
-#define GCLK_MASK_CSI_DIG_CLKIN      (1<<18)
-
-#define GCLK_IDX_RESERVED15         51
-#define GCLK_NAME_RESERVED15      "RESERVED15"
-#define GCLK_DEV_RESERVED15      "CLKGATE_RESERVED15"
-#define GCLK_REG_RESERVED15      (HHI_GCLK_MPEG1)
-#define GCLK_MASK_RESERVED15      (1<<19)
+#define GCLK_IDX_RESERVED1_5         50
+#define GCLK_NAME_RESERVED1_5      "RESERVED1_5"
+#define GCLK_DEV_RESERVED1_5      "CLKGATE_RESERVED1_5"
+#define GCLK_REG_RESERVED1_5      (HHI_GCLK_MPEG1)
+#define GCLK_MASK_RESERVED1_5      (1<<18)
+
+#define GCLK_IDX_RESERVED1_6         51
+#define GCLK_NAME_RESERVED1_6      "RESERVED1_6"
+#define GCLK_DEV_RESERVED1_6      "CLKGATE_RESERVED1_6"
+#define GCLK_REG_RESERVED1_6      (HHI_GCLK_MPEG1)
+#define GCLK_MASK_RESERVED1_6      (1<<19)
 
 #define GCLK_IDX_GE2D         52
 #define GCLK_NAME_GE2D      "GE2D"
@@ -407,17 +409,17 @@ extern spinlock_t gate_lock;
 #define GCLK_REG_USB_GENERAL      (HHI_GCLK_MPEG1)
 #define GCLK_MASK_USB_GENERAL      (1<<26)
 
-#define GCLK_IDX_RESERVED16         59
-#define GCLK_NAME_RESERVED16      "RESERVED16"
-#define GCLK_DEV_RESERVED16      "CLKGATE_RESERVED16"
-#define GCLK_REG_RESERVED16      (HHI_GCLK_MPEG1)
-#define GCLK_MASK_RESERVED16      (1<<27)
+#define GCLK_IDX_RESERVED1_7         59
+#define GCLK_NAME_RESERVED1_7      "RESERVED1_7"
+#define GCLK_DEV_RESERVED1_7      "CLKGATE_RESERVED1_7"
+#define GCLK_REG_RESERVED1_7      (HHI_GCLK_MPEG1)
+#define GCLK_MASK_RESERVED1_7      (1<<27)
 
-#define GCLK_IDX_RESERVED17         60
-#define GCLK_NAME_RESERVED17      "RESERVED17"
-#define GCLK_DEV_RESERVED17      "CLKGATE_RESERVED17"
-#define GCLK_REG_RESERVED17      (HHI_GCLK_MPEG1)
-#define GCLK_MASK_RESERVED17      (1<<28)
+#define GCLK_IDX_VDIN1         60
+#define GCLK_NAME_VDIN1      "VDIN1"
+#define GCLK_DEV_VDIN1      "CLKGATE_VDIN1"
+#define GCLK_REG_VDIN1      (HHI_GCLK_MPEG1)
+#define GCLK_MASK_VDIN1      (1<<28)
 
 #define GCLK_IDX_AHB_ARB0         61
 #define GCLK_NAME_AHB_ARB0      "AHB_ARB0"
@@ -439,11 +441,11 @@ extern spinlock_t gate_lock;
 
 /**************************************************************/
 
-#define GCLK_IDX_RESERVED18         64
-#define GCLK_NAME_RESERVED18      "RESERVED18"
-#define GCLK_DEV_RESERVED18      "CLKGATE_RESERVED18"
-#define GCLK_REG_RESERVED18      (HHI_GCLK_MPEG2)
-#define GCLK_MASK_RESERVED18      (1<<0)
+#define GCLK_IDX_RESERVED2_0         64
+#define GCLK_NAME_RESERVED2_0      "RESERVED2_0"
+#define GCLK_DEV_RESERVED2_0      "CLKGATE_RESERVED2_0"
+#define GCLK_REG_RESERVED2_0      (HHI_GCLK_MPEG2)
+#define GCLK_MASK_RESERVED2_0      (1<<0)
 
 #define GCLK_IDX_AHB_DATA_BUS         65
 #define GCLK_NAME_AHB_DATA_BUS      "AHB_DATA_BUS"
@@ -469,23 +471,23 @@ extern spinlock_t gate_lock;
 #define GCLK_REG_HDMI_PCLK      (HHI_GCLK_MPEG2)
 #define GCLK_MASK_HDMI_PCLK      (1<<4)
 
-#define GCLK_IDX_RESERVED19         69
-#define GCLK_NAME_RESERVED19      "RESERVED19"
-#define GCLK_DEV_RESERVED19      "CLKGATE_RESERVED19"
-#define GCLK_REG_RESERVED19      (HHI_GCLK_MPEG2)
-#define GCLK_MASK_RESERVED19      (1<<5)
+#define GCLK_IDX_RESERVED2_1         69
+#define GCLK_NAME_RESERVED2_1      "RESERVED2_1"
+#define GCLK_DEV_RESERVED2_1      "CLKGATE_RESERVED2_1"
+#define GCLK_REG_RESERVED2_1      (HHI_GCLK_MPEG2)
+#define GCLK_MASK_RESERVED2_1      (1<<5)
 
-#define GCLK_IDX_RESERVED20         70
-#define GCLK_NAME_RESERVED20      "RESERVED20"
-#define GCLK_DEV_RESERVED20      "CLKGATE_RESERVED20"
-#define GCLK_REG_RESERVED20      (HHI_GCLK_MPEG2)
-#define GCLK_MASK_RESERVED20      (1<<6)
+#define GCLK_IDX_RESERVED2_2        70
+#define GCLK_NAME_RESERVED2_2     "RESERVED2_2"
+#define GCLK_DEV_RESERVED2_2     "CLKGATE_RESERVED2_2"
+#define GCLK_REG_RESERVED2_2     (HHI_GCLK_MPEG2)
+#define GCLK_MASK_RESERVED2_2     (1<<6)
 
-#define GCLK_IDX_RESERVED21         71
-#define GCLK_NAME_RESERVED21      "RESERVED21"
-#define GCLK_DEV_RESERVED21      "CLKGATE_RESERVED21"
-#define GCLK_REG_RESERVED21      (HHI_GCLK_MPEG2)
-#define GCLK_MASK_RESERVED21      (1<<7)
+#define GCLK_IDX_RESERVED2_3         71
+#define GCLK_NAME_RESERVED2_3      "RESERVED2_3"
+#define GCLK_DEV_RESERVED2_3      "CLKGATE_RESERVED2_3"
+#define GCLK_REG_RESERVED2_3      (HHI_GCLK_MPEG2)
+#define GCLK_MASK_RESERVED2_3      (1<<7)
 
 #define GCLK_IDX_MISC_USB1_TO_DDR         72
 #define GCLK_NAME_MISC_USB1_TO_DDR      "MISC_USB1_TO_DDR"
@@ -499,11 +501,11 @@ extern spinlock_t gate_lock;
 #define GCLK_REG_MISC_USB0_TO_DDR      (HHI_GCLK_MPEG2)
 #define GCLK_MASK_MISC_USB0_TO_DDR      (1<<9)
 
-#define GCLK_IDX_AIU_PCLK        74
-#define GCLK_NAME_AIU_PCLK      "AIU_PCLK"
-#define GCLK_DEV_AIU_PCLK      "CLKGATE_AIU_PCLK"
-#define GCLK_REG_AIU_PCLK      (HHI_GCLK_MPEG2)
-#define GCLK_MASK_AIU_PCLK      (1<<10)
+#define GCLK_IDX_RESERVED2_4        74
+#define GCLK_NAME_RESERVED2_4      "RESERVED2_4"
+#define GCLK_DEV_RESERVED2_4      "CLKGATE_RESERVED2_4"
+#define GCLK_REG_RESERVED2_4      (HHI_GCLK_MPEG2)
+#define GCLK_MASK_RESERVED2_4      (1<<10)
 
 #define GCLK_IDX_MMC_PCLK         75
 #define GCLK_NAME_MMC_PCLK      "MMC_PCLK"
@@ -517,17 +519,17 @@ extern spinlock_t gate_lock;
 #define GCLK_REG_MISC_DVIN      (HHI_GCLK_MPEG2)
 #define GCLK_MASK_MISC_DVIN      (1<<12)
 
-#define GCLK_IDX_RESERVED22         77
-#define GCLK_NAME_RESERVED22      "RESERVED22"
-#define GCLK_DEV_RESERVED22      "CLKGATE_RESERVED22"
-#define GCLK_REG_RESERVED22      (HHI_GCLK_MPEG2)
-#define GCLK_MASK_RESERVED22      (1<<13)
+#define GCLK_IDX_RESERVED2_5         77
+#define GCLK_NAME_RESERVED2_5      "RESERVED2_5"
+#define GCLK_DEV_RESERVED2_5      "CLKGATE_RESERVED2_5"
+#define GCLK_REG_RESERVED2_5      (HHI_GCLK_MPEG2)
+#define GCLK_MASK_RESERVED2_5      (1<<13)
 
-#define GCLK_IDX_RESERVED23         78
-#define GCLK_NAME_RESERVED23      "RESERVED23"
-#define GCLK_DEV_RESERVED23      "CLKGATE_RESERVED23"
-#define GCLK_REG_RESERVED23      (HHI_GCLK_MPEG2)
-#define GCLK_MASK_RESERVED23      (1<<14)
+#define GCLK_IDX_RESERVED2_6         78
+#define GCLK_NAME_RESERVED2_6      "RESERVED2_6"
+#define GCLK_DEV_RESERVED2_6      "CLKGATE_RESERVED2_6"
+#define GCLK_REG_RESERVED2_6      (HHI_GCLK_MPEG2)
+#define GCLK_MASK_RESERVED2_6      (1<<14)
 
 #define GCLK_IDX_UART2         79
 #define GCLK_NAME_UART2      "UART2"
@@ -535,59 +537,59 @@ extern spinlock_t gate_lock;
 #define GCLK_REG_UART2      (HHI_GCLK_MPEG2)
 #define GCLK_MASK_UART2      (1<<15)
 
-#define GCLK_IDX_RESERVED24         80
-#define GCLK_NAME_RESERVED24      "RESERVED24"
-#define GCLK_DEV_RESERVED24      "CLKGATE_RESERVED24"
-#define GCLK_REG_RESERVED24      (HHI_GCLK_MPEG2)
-#define GCLK_MASK_RESERVED24      (1<<16)
-
-#define GCLK_IDX_RESERVED25         81
-#define GCLK_NAME_RESERVED25      "RESERVED25"
-#define GCLK_DEV_RESERVED25      "CLKGATE_RESERVED25"
-#define GCLK_REG_RESERVED25      (HHI_GCLK_MPEG2)
-#define GCLK_MASK_RESERVED25      (1<<17)
-
-#define GCLK_IDX_RESERVED26         82
-#define GCLK_NAME_RESERVED26      "RESERVED26"
-#define GCLK_DEV_RESERVED26      "CLKGATE_RESERVED26"
-#define GCLK_REG_RESERVED26      (HHI_GCLK_MPEG2)
-#define GCLK_MASK_RESERVED26      (1<<18)
-
-#define GCLK_IDX_RESERVED27         83
-#define GCLK_NAME_RESERVED27      "RESERVED27"
-#define GCLK_DEV_RESERVED27      "CLKGATE_RESERVED27"
-#define GCLK_REG_RESERVED27      (HHI_GCLK_MPEG2)
-#define GCLK_MASK_RESERVED27      (1<<19)
-
-#define GCLK_IDX_RESERVED28         84
-#define GCLK_NAME_RESERVED28      "RESERVED28"
-#define GCLK_DEV_RESERVED28      "CLKGATE_RESERVED28"
-#define GCLK_REG_RESERVED28      (HHI_GCLK_MPEG2)
-#define GCLK_MASK_RESERVED28      (1<<20)
-
-#define GCLK_IDX_RESERVED29         85
-#define GCLK_NAME_RESERVED29      "RESERVED29"
-#define GCLK_DEV_RESERVED29      "CLKGATE_RESERVED29"
-#define GCLK_REG_RESERVED29      (HHI_GCLK_MPEG2)
-#define GCLK_MASK_RESERVED29      (1<<21)
-
-#define GCLK_IDX_UART3        86
-#define GCLK_NAME_UART3      "UART3"
-#define GCLK_DEV_UART3      "CLKGATE_UART3"
-#define GCLK_REG_UART3      (HHI_GCLK_MPEG2)
-#define GCLK_MASK_UART3      (1<<22)
-
-#define GCLK_IDX_RESERVED30        87
-#define GCLK_NAME_RESERVED30      "RESERVED30"
-#define GCLK_DEV_RESERVED30      "CLKGATE_RESERVED30"
-#define GCLK_REG_RESERVED30      (HHI_GCLK_MPEG2)
-#define GCLK_MASK_RESERVED30      (1<<23)
-
-#define GCLK_IDX_RESERVED31        88
-#define GCLK_NAME_RESERVED31      "RESERVED31"
-#define GCLK_DEV_RESERVED31      "CLKGATE_RESERVED31"
-#define GCLK_REG_RESERVED31      (HHI_GCLK_MPEG2)
-#define GCLK_MASK_RESERVED31      (1<<24)
+#define GCLK_IDX_RESERVED2_7         80
+#define GCLK_NAME_RESERVED2_7      "RESERVED2_7"
+#define GCLK_DEV_RESERVED2_7      "CLKGATE_RESERVED2_7"
+#define GCLK_REG_RESERVED2_7      (HHI_GCLK_MPEG2)
+#define GCLK_MASK_RESERVED2_7      (1<<16)
+
+#define GCLK_IDX_RESERVED2_8         81
+#define GCLK_NAME_RESERVED2_8      "RESERVED2_8"
+#define GCLK_DEV_RESERVED2_8      "CLKGATE_RESERVED2_8"
+#define GCLK_REG_RESERVED2_8      (HHI_GCLK_MPEG2)
+#define GCLK_MASK_RESERVED2_8      (1<<17)
+
+#define GCLK_IDX_RESERVED2_9         82
+#define GCLK_NAME_RESERVED2_9      "RESERVED2_9"
+#define GCLK_DEV_RESERVED2_9      "CLKGATE_RESERVED2_9"
+#define GCLK_REG_RESERVED2_9      (HHI_GCLK_MPEG2)
+#define GCLK_MASK_RESERVED2_9      (1<<18)
+
+#define GCLK_IDX_RESERVED2_A         83
+#define GCLK_NAME_RESERVED2_A      "RESERVED2_A"
+#define GCLK_DEV_RESERVED2_A      "CLKGATE_RESERVED2_A"
+#define GCLK_REG_RESERVED2_A      (HHI_GCLK_MPEG2)
+#define GCLK_MASK_RESERVED2_A      (1<<19)
+
+#define GCLK_IDX_RESERVED2_B         84
+#define GCLK_NAME_RESERVED2_B      "RESERVED2_B"
+#define GCLK_DEV_RESERVED2_B      "CLKGATE_RESERVED2_B"
+#define GCLK_REG_RESERVED2_B      (HHI_GCLK_MPEG2)
+#define GCLK_MASK_RESERVED2_B      (1<<20)
+
+#define GCLK_IDX_RESERVED2_C         85
+#define GCLK_NAME_RESERVED2_C      "RESERVED2_C"
+#define GCLK_DEV_RESERVED2_C      "CLKGATE_RESERVED2_C"
+#define GCLK_REG_RESERVED2_C      (HHI_GCLK_MPEG2)
+#define GCLK_MASK_RESERVED2_C      (1<<21)
+
+#define GCLK_IDX_SANA        86
+#define GCLK_NAME_SANA      "SANA"
+#define GCLK_DEV_SANA      "CLKGATE_SANA"
+#define GCLK_REG_SANA      (HHI_GCLK_MPEG2)
+#define GCLK_MASK_SANA      (1<<22)
+
+#define GCLK_IDX_RESERVED2_D        87
+#define GCLK_NAME_RESERVED2_D      "RESERVED2_D"
+#define GCLK_DEV_RESERVED2_D      "CLKGATE_RESERVED2_D"
+#define GCLK_REG_RESERVED2_D      (HHI_GCLK_MPEG2)
+#define GCLK_MASK_RESERVED2_D      (1<<23)
+
+#define GCLK_IDX_RESERVED2_E        88
+#define GCLK_NAME_RESERVED2_E      "RESERVED2_E"
+#define GCLK_DEV_RESERVED2_E      "CLKGATE_RESERVED2_E"
+#define GCLK_REG_RESERVED2_E      (HHI_GCLK_MPEG2)
+#define GCLK_MASK_RESERVED2_E      (1<<24)
 
 #define GCLK_IDX_VPU_INTR        89
 #define GCLK_NAME_VPU_INTR      "VPU_INTR"
@@ -601,17 +603,17 @@ extern spinlock_t gate_lock;
 #define GCLK_REG_SECURE_AHP_APB3      (HHI_GCLK_MPEG2)
 #define GCLK_MASK_SECURE_AHP_APB3      (1<<26)
 
-#define GCLK_IDX_RESERVED32        91
-#define GCLK_NAME_RESERVED32      "RESERVED32"
-#define GCLK_DEV_RESERVED32      "CLKGATE_RESERVED32"
-#define GCLK_REG_RESERVED32      (HHI_GCLK_MPEG2)
-#define GCLK_MASK_RESERVED32      (1<<27)
+#define GCLK_IDX_RESERVED2_F        91
+#define GCLK_NAME_RESERVED2_F      "RESERVED2_F"
+#define GCLK_DEV_RESERVED2_F      "CLKGATE_RESERVED2_F"
+#define GCLK_REG_RESERVED2_F      (HHI_GCLK_MPEG2)
+#define GCLK_MASK_RESERVED2_F      (1<<27)
 
-#define GCLK_IDX_RESERVED33        92
-#define GCLK_NAME_RESERVED33      "RESERVED33"
-#define GCLK_DEV_RESERVED33      "CLKGATE_RESERVED33"
-#define GCLK_REG_RESERVED33      (HHI_GCLK_MPEG2)
-#define GCLK_MASK_RESERVED33      (1<<28)
+#define GCLK_IDX_RESERVED2_10        92
+#define GCLK_NAME_RESERVED2_10      "RESERVED2_10"
+#define GCLK_DEV_RESERVED2_10      "CLKGATE_RESERVED2_10"
+#define GCLK_REG_RESERVED2_10      (HHI_GCLK_MPEG2)
+#define GCLK_MASK_RESERVED2_10      (1<<28)
 
 #define GCLK_IDX_CLK81_TO_A9        93
 #define GCLK_NAME_CLK81_TO_A9      "CLK81_TO_A9"
@@ -619,25 +621,25 @@ extern spinlock_t gate_lock;
 #define GCLK_REG_CLK81_TO_A9      (HHI_GCLK_MPEG2)
 #define GCLK_MASK_CLK81_TO_A9      (1<<29)
 
-#define GCLK_IDX_RESERVED34        94
-#define GCLK_NAME_RESERVED34      "RESERVED34"
-#define GCLK_DEV_RESERVED34      "CLKGATE_RESERVED34"
-#define GCLK_REG_RESERVED34      (HHI_GCLK_MPEG2)
-#define GCLK_MASK_RESERVED34      (1<<30)
+#define GCLK_IDX_RESERVED2_11        94
+#define GCLK_NAME_RESERVED2_11      "RESERVED2_11"
+#define GCLK_DEV_RESERVED2_11      "CLKGATE_RESERVED2_11"
+#define GCLK_REG_RESERVED2_11      (HHI_GCLK_MPEG2)
+#define GCLK_MASK_RESERVED2_11      (1<<30)
 
-#define GCLK_IDX_RESERVED35        95
-#define GCLK_NAME_RESERVED35      "RESERVED35"
-#define GCLK_DEV_RESERVED35      "CLKGATE_RESERVED35"
-#define GCLK_REG_RESERVED35      (HHI_GCLK_MPEG2)
-#define GCLK_MASK_RESERVED35      (1<<31)
+#define GCLK_IDX_RESERVED2_12        95
+#define GCLK_NAME_RESERVED2_12      "RESERVED2_12"
+#define GCLK_DEV_RESERVED2_12      "CLKGATE_RESERVED2_12"
+#define GCLK_REG_RESERVED2_12      (HHI_GCLK_MPEG2)
+#define GCLK_MASK_RESERVED2_12      (1<<31)
 
 /**************************************************************/
 
-#define GCLK_IDX_RESERVED36        96
-#define GCLK_NAME_RESERVED36      "RESERVED36"
-#define GCLK_DEV_RESERVED36      "CLKGATE_RESERVED36"
-#define GCLK_REG_RESERVED36      (HHI_GCLK_MPEG2)
-#define GCLK_MASK_RESERVED36      (1<<0)
+#define GCLK_IDX_RESERVED3_0        96
+#define GCLK_NAME_RESERVED3_0      "RESERVED3_0"
+#define GCLK_DEV_RESERVED3_0      "CLKGATE_RESERVED3_0"
+#define GCLK_REG_RESERVED3_0      (HHI_GCLK_MPEG2)
+#define GCLK_MASK_RESERVED3_0      (1<<0)
 
 #define GCLK_IDX_VCLK2_VENCI         97
 #define GCLK_NAME_VCLK2_VENCI      "VCLK2_VENCI"
@@ -699,23 +701,23 @@ extern spinlock_t gate_lock;
 #define GCLK_REG_DAC_CLK      (HHI_GCLK_OTHER)
 #define GCLK_MASK_DAC_CLK      (1<<10)
 
-#define GCLK_IDX_RESERVED37        107
-#define GCLK_NAME_RESERVED37      "RESERVED37"
-#define GCLK_DEV_RESERVED37      "CLKGATE_RESERVED37"
-#define GCLK_REG_RESERVED37      (HHI_GCLK_MPEG2)
-#define GCLK_MASK_RESERVED37      (1<<11)
+#define GCLK_IDX_RESERVED3_1        107
+#define GCLK_NAME_RESERVED3_1      "RESERVED3_1"
+#define GCLK_DEV_RESERVED3_1      "CLKGATE_RESERVED3_1"
+#define GCLK_REG_RESERVED3_1      (HHI_GCLK_MPEG2)
+#define GCLK_MASK_RESERVED3_1      (1<<11)
 
-#define GCLK_IDX_RESERVED38        108
-#define GCLK_NAME_RESERVED38      "RESERVED38"
-#define GCLK_DEV_RESERVED38      "CLKGATE_RESERVED38"
-#define GCLK_REG_RESERVED38      (HHI_GCLK_MPEG2)
-#define GCLK_MASK_RESERVED38      (1<<12)
+#define GCLK_IDX_RESERVED3_2        108
+#define GCLK_NAME_RESERVED3_2      "RESERVED3_2"
+#define GCLK_DEV_RESERVED3_2      "CLKGATE_RESERVED3_2"
+#define GCLK_REG_RESERVED3_2      (HHI_GCLK_MPEG2)
+#define GCLK_MASK_RESERVED3_2      (1<<12)
 
-#define GCLK_IDX_RESERVED39        109
-#define GCLK_NAME_RESERVED39      "RESERVED39"
-#define GCLK_DEV_RESERVED39      "CLKGATE_RESERVED39"
-#define GCLK_REG_RESERVED39      (HHI_GCLK_MPEG2)
-#define GCLK_MASK_RESERVED39      (1<<13)
+#define GCLK_IDX_RESERVED3_3        109
+#define GCLK_NAME_RESERVED3_3      "RESERVED3_3"
+#define GCLK_DEV_RESERVED3_3      "CLKGATE_RESERVED3_3"
+#define GCLK_REG_RESERVED3_3      (HHI_GCLK_MPEG2)
+#define GCLK_MASK_RESERVED3_3      (1<<13)
 
 #define GCLK_IDX_AIU_AOCLK         110
 #define GCLK_NAME_AIU_AOCLK      "AIU_AOCLK"
@@ -723,11 +725,11 @@ extern spinlock_t gate_lock;
 #define GCLK_REG_AIU_AOCLK      (HHI_GCLK_OTHER)
 #define GCLK_MASK_AIU_AOCLK      (1<<14)
 
-#define GCLK_IDX_RESERVED40         111
-#define GCLK_NAME_RESERVED40      "RESERVED40"
-#define GCLK_DEV_RESERVED40      "CLKGATE_RESERVED40"
-#define GCLK_REG_RESERVED40      (HHI_GCLK_OTHER)
-#define GCLK_MASK_RESERVED40      (1<<15)
+#define GCLK_IDX_RESERVED3_4         111
+#define GCLK_NAME_RESERVED3_4      "RESERVED3_4"
+#define GCLK_DEV_RESERVED3_4      "CLKGATE_RESERVED3_4"
+#define GCLK_REG_RESERVED3_4      (HHI_GCLK_OTHER)
+#define GCLK_MASK_RESERVED3_4      (1<<15)
 
 #define GCLK_IDX_AIU_ICE958_AMCLK         112
 #define GCLK_NAME_AIU_ICE958_AMCLK      "AIU_ICE958_AMCLK"
@@ -735,23 +737,23 @@ extern spinlock_t gate_lock;
 #define GCLK_REG_AIU_ICE958_AMCLK      (HHI_GCLK_OTHER)
 #define GCLK_MASK_AIU_ICE958_AMCLK      (1<<16)
 
-#define GCLK_IDX_RESERVED41         113
-#define GCLK_NAME_RESERVED41      "RESERVED41"
-#define GCLK_DEV_RESERVED41      "CLKGATE_RESERVED41"
-#define GCLK_REG_RESERVED41      (HHI_GCLK_OTHER)
-#define GCLK_MASK_RESERVED41      (1<<17)
+#define GCLK_IDX_RESERVED3_5         113
+#define GCLK_NAME_RESERVED3_5      "RESERVED3_5"
+#define GCLK_DEV_RESERVED3_5      "CLKGATE_RESERVED3_5"
+#define GCLK_REG_RESERVED3_5      (HHI_GCLK_OTHER)
+#define GCLK_MASK_RESERVED3_5      (1<<17)
 
-#define GCLK_IDX_RESERVED42         114
-#define GCLK_NAME_RESERVED42      "RESERVED42"
-#define GCLK_DEV_RESERVED42      "CLKGATE_RESERVED42"
-#define GCLK_REG_RESERVED42      (HHI_GCLK_OTHER)
-#define GCLK_MASK_RESERVED42      (1<<18)
+#define GCLK_IDX_RESERVED3_6         114
+#define GCLK_NAME_RESERVED3_6      "RESERVED3_6"
+#define GCLK_DEV_RESERVED3_6      "CLKGATE_RESERVED3_6"
+#define GCLK_REG_RESERVED3_6      (HHI_GCLK_OTHER)
+#define GCLK_MASK_RESERVED3_6      (1<<18)
 
-#define GCLK_IDX_RESERVED43         115
-#define GCLK_NAME_RESERVED43      "RESERVED43"
-#define GCLK_DEV_RESERVED43      "CLKGATE_RESERVED43"
-#define GCLK_REG_RESERVED43      (HHI_GCLK_OTHER)
-#define GCLK_MASK_RESERVED43      (1<<19)
+#define GCLK_IDX_RESERVED3_7         115
+#define GCLK_NAME_RESERVED3_7      "RESERVED3_7"
+#define GCLK_DEV_RESERVED3_7      "CLKGATE_RESERVED3_7"
+#define GCLK_REG_RESERVED3_7      (HHI_GCLK_OTHER)
+#define GCLK_MASK_RESERVED3_7      (1<<19)
 
 #define GCLK_IDX_ENC480P         116
 #define GCLK_NAME_ENC480P      "ENC480P"
@@ -765,17 +767,17 @@ extern spinlock_t gate_lock;
 #define GCLK_REG_RANDOM_NUM_GEN1      (HHI_GCLK_OTHER)
 #define GCLK_MASK_RANDOM_NUM_GEN1      (1<<21)
 
-#define GCLK_IDX_VCLK2_ENCT         118
-#define GCLK_NAME_VCLK2_ENCT      "VCLK2_ENCT"
-#define GCLK_DEV_VCLK2_ENCT      "CLKGATE_VCLK2_ENCT"
-#define GCLK_REG_VCLK2_ENCT      (HHI_GCLK_OTHER)
-#define GCLK_MASK_VCLK2_ENCT      (1<<22)
+#define GCLK_IDX_GCLK_VENCL_INT         118
+#define GCLK_NAME_GCLK_VENCL_INT      "GCLK_VENCL_INT"
+#define GCLK_DEV_GCLK_VENCL_INT      "CLKGATE_GCLK_VENCL_INT"
+#define GCLK_REG_GCLK_VENCL_INT      (HHI_GCLK_OTHER)
+#define GCLK_MASK_GCLK_VENCL_INT      (1<<22)
 
-#define GCLK_IDX_VCLK2_ENCL         119
-#define GCLK_NAME_VCLK2_ENCL      "VCLK2_ENCL"
-#define GCLK_DEV_VCLK2_ENCL      "CLKGATE_VCLK2_ENCL"
-#define GCLK_REG_VCLK2_ENCL      (HHI_GCLK_OTHER)
-#define GCLK_MASK_VCLK2_ENCL      (1<<23)
+#define GCLK_IDX_RESERVED3_8         119
+#define GCLK_NAME_RESERVED3_8      "RESERVED3_8"
+#define GCLK_DEV_RESERVED3_8      "CLKGATE_RESERVED3_8"
+#define GCLK_REG_RESERVED3_8      (HHI_GCLK_OTHER)
+#define GCLK_MASK_RESERVED3_8      (1<<23)
 
 #define GCLK_IDX_MMC_CLK         120
 #define GCLK_NAME_MMC_CLK      "MMC_CLK"
@@ -795,29 +797,29 @@ extern spinlock_t gate_lock;
 #define GCLK_REG_VCLK2_OTHER1      (HHI_GCLK_OTHER)
 #define GCLK_MASK_VCLK2_OTHER1      (1<<26)
 
-#define GCLK_IDX_RESERVED44         123
-#define GCLK_NAME_RESERVED44      "RESERVED44"
-#define GCLK_DEV_RESERVED44      "CLKGATE_RESERVED44"
-#define GCLK_REG_RESERVED44      (HHI_GCLK_OTHER)
-#define GCLK_MASK_RESERVED44      (1<<27)
-
-#define GCLK_IDX_RESERVED45         124
-#define GCLK_NAME_RESERVED45      "RESERVED45"
-#define GCLK_DEV_RESERVED45      "CLKGATE_RESERVED45"
-#define GCLK_REG_RESERVED45      (HHI_GCLK_OTHER)
-#define GCLK_MASK_RESERVED45      (1<<28)
-
-#define GCLK_IDX_RESERVED46         125
-#define GCLK_NAME_RESERVED46      "RESERVED46"
-#define GCLK_DEV_RESERVED46      "CLKGATE_RESERVED46"
-#define GCLK_REG_RESERVED46      (HHI_GCLK_OTHER)
-#define GCLK_MASK_RESERVED46      (1<<29)
-
-#define GCLK_IDX_RESERVED47         126
-#define GCLK_NAME_RESERVED47      "RESERVED47"
-#define GCLK_DEV_RESERVED47      "CLKGATE_RESERVED47"
-#define GCLK_REG_RESERVED47      (HHI_GCLK_OTHER)
-#define GCLK_MASK_RESERVED47      (1<<30)
+#define GCLK_IDX_RESERVED3_9         123
+#define GCLK_NAME_RESERVED3_9      "RESERVED3_9"
+#define GCLK_DEV_RESERVED3_9      "CLKGATE_RESERVED3_9"
+#define GCLK_REG_RESERVED3_9      (HHI_GCLK_OTHER)
+#define GCLK_MASK_RESERVED3_9      (1<<27)
+
+#define GCLK_IDX_RESERVED3_A         124
+#define GCLK_NAME_RESERVED3_A      "RESERVED3_A"
+#define GCLK_DEV_RESERVED3_A      "CLKGATE_RESERVED3_A"
+#define GCLK_REG_RESERVED3_A      (HHI_GCLK_OTHER)
+#define GCLK_MASK_RESERVED3_A      (1<<28)
+
+#define GCLK_IDX_RESERVED3_B         125
+#define GCLK_NAME_RESERVED3_B      "RESERVED3_B"
+#define GCLK_DEV_RESERVED3_B      "CLKGATE_RESERVED3_B"
+#define GCLK_REG_RESERVED3_B      (HHI_GCLK_OTHER)
+#define GCLK_MASK_RESERVED3_B      (1<<29)
+
+#define GCLK_IDX_RESERVED3_C         126
+#define GCLK_NAME_RESERVED3_C      "RESERVED3_C"
+#define GCLK_DEV_RESERVED3_C      "CLKGATE_RESERVED3_C"
+#define GCLK_REG_RESERVED3_C      (HHI_GCLK_OTHER)
+#define GCLK_MASK_RESERVED3_C      (1<<30)
 
 #define GCLK_IDX_EDP_CLK         127
 #define GCLK_NAME_EDP_CLK      "EDP_CLK"
diff --git a/arch/arm/mach-meson8b/power_gate.c b/arch/arm/mach-meson8b/power_gate.c
index 92d432e7b7f8..530aeb8aa376 100755
--- a/arch/arm/mach-meson8b/power_gate.c
+++ b/arch/arm/mach-meson8b/power_gate.c
@@ -93,8 +93,8 @@ static mod_record_t mod_records[MOD_MAX_NUM + 1] = {
 		.flag = 1,
 		.dc_en = 0,
 	},{
-		.name = "uart3",
-		.type = MOD_UART3,
+		.name = "sana",
+		.type = MOD_SANA,
 		.ref = 0,
 		.flag = 1,
 		.dc_en = 0,
@@ -230,7 +230,7 @@ static int _switch_gate(mod_type_t type, int flag)
 			__CLK_GATE_ON(AIU_MIXER_REG);
 			__CLK_GATE_ON(AIU_ADC);
 			__CLK_GATE_ON(AIU_TOP_LEVEL);
-			__CLK_GATE_ON(AIU_PCLK);
+			//__CLK_GATE_ON(AIU_PCLK);
 			__CLK_GATE_ON(AIU_AOCLK);
 			__CLK_GATE_ON(AIU_ICE958_AMCLK);
 		} else { 
@@ -243,7 +243,7 @@ static int _switch_gate(mod_type_t type, int flag)
 			__CLK_GATE_OFF(AIU_MIXER_REG);
 			__CLK_GATE_OFF(AIU_ADC);
 			__CLK_GATE_OFF(AIU_TOP_LEVEL);
-			__CLK_GATE_OFF(AIU_PCLK);
+			//__CLK_GATE_OFF(AIU_PCLK);
 			__CLK_GATE_OFF(AIU_AOCLK);
 			__CLK_GATE_OFF(AIU_ICE958_AMCLK);
 	  
@@ -254,11 +254,11 @@ static int _switch_gate(mod_type_t type, int flag)
 		PRINT_INFO("turn %s hdmi module\n", flag?"on":"off");
 		if (flag) {
 			__CLK_GATE_ON(HDMI_INTR_SYNC);
-			__CLK_GATE_ON(HDMI_RX);
+			//__CLK_GATE_ON(HDMI_RX);
 			__CLK_GATE_ON(HDMI_PCLK);
 		} else {
 			__CLK_GATE_OFF(HDMI_INTR_SYNC);
-			__CLK_GATE_OFF(HDMI_RX);
+			//__CLK_GATE_OFF(HDMI_RX);
 			__CLK_GATE_OFF(HDMI_PCLK);
 		}			
 		break;
@@ -299,23 +299,23 @@ static int _switch_gate(mod_type_t type, int flag)
 		}
 		break;
 	case MOD_TCON:
-		PRINT_INFO("turn %s tcon module\n", flag?"on":"off");
-		if (flag) {
-			__CLK_GATE_ON(VCLK2_ENCT);
+		//PRINT_INFO("turn %s tcon module\n", flag?"on":"off");
+		/*if (flag) {
+			//__CLK_GATE_ON(VCLK2_ENCT);
 		} else {
-			__CLK_GATE_OFF(VCLK2_ENCT);
-		}
+			//__CLK_GATE_OFF(VCLK2_ENCT);
+		}*/
 		break;
 	case MOD_LCD:
 		PRINT_INFO("turn %s lcd module\n", flag?"on":"off");
 		if (flag) {
-			__CLK_GATE_ON(VCLK2_ENCL);
+			//__CLK_GATE_ON(VCLK2_ENCL);
 			__CLK_GATE_ON(VCLK2_VENCL);
 			__CLK_GATE_ON(EDP_CLK);
 		} else {
 			__CLK_GATE_OFF(EDP_CLK);
 			__CLK_GATE_OFF(VCLK2_VENCL);
-			__CLK_GATE_OFF(VCLK2_ENCL);
+			//__CLK_GATE_OFF(VCLK2_ENCL);
 		}
 		break;
 	#endif
@@ -353,12 +353,12 @@ static int _switch_gate(mod_type_t type, int flag)
 			__CLK_GATE_OFF(UART2);
 		}
 		break;
-	case MOD_UART3:
-		PRINT_INFO("turn %s uart3 module\n", flag?"on":"off");
+	case MOD_SANA:
+		PRINT_INFO("turn %s sana module\n", flag?"on":"off");
 		if (flag) {
-			__CLK_GATE_ON(UART3);
+			__CLK_GATE_ON(SANA);
 		} else {
-			__CLK_GATE_OFF(UART3);
+			__CLK_GATE_OFF(SANA);
 		}
 		break;
 	case MOD_ROM:
@@ -567,13 +567,13 @@ void switch_lcd_mod_gate(int flag)
 	spin_lock_irqsave(&gate_lock, flags);
 	PRINT_INFO("turn %s lcd module\n", flag?"on":"off");
 	if (flag) {
-		__CLK_GATE_ON(VCLK2_ENCL);
+		//__CLK_GATE_ON(VCLK2_ENCL);
 		__CLK_GATE_ON(VCLK2_VENCL);
 		__CLK_GATE_ON(EDP_CLK);
 	} else {
 		__CLK_GATE_OFF(EDP_CLK);
 		__CLK_GATE_OFF(VCLK2_VENCL);
-		__CLK_GATE_OFF(VCLK2_ENCL);
+		//__CLK_GATE_OFF(VCLK2_ENCL);
 	}
 	spin_unlock_irqrestore(&gate_lock, flags);
 }
@@ -586,7 +586,7 @@ void power_gate_init(void)
 	GATE_INIT(AHB_BRIDGE);
 	GATE_INIT(ISA);
 	GATE_INIT(PL310_CBUS);
-	GATE_INIT(_1200XXX);
+	GATE_INIT(PERIPHS_TOP);
 	GATE_INIT(SPICC);
 	GATE_INIT(I2C);
 	GATE_INIT(SAR_ADC);
@@ -599,7 +599,7 @@ void power_gate_init(void)
 	GATE_INIT(SDIO);
 	GATE_INIT(AUD_BUF);
 	GATE_INIT(HIU_PARSER);
-	GATE_INIT(HDMI_RX);
+	//GATE_INIT(HDMI_RX);
 	GATE_INIT(ASSIST_MISC);
 	GATE_INIT(SPI);
 	GATE_INIT(AUD_IN);
@@ -616,7 +616,7 @@ void power_gate_init(void)
 	GATE_INIT(BLK_MOV);
 	GATE_INIT(AIU_TOP_LEVEL);
 	GATE_INIT(UART1);
-	GATE_INIT(CSI_DIG_CLKIN);
+	//GATE_INIT(CSI_DIG_CLKIN);
 	GATE_INIT(GE2D);
 	GATE_INIT(USB0);
 	GATE_INIT(USB1);
@@ -624,6 +624,7 @@ void power_gate_init(void)
 	GATE_INIT(NAND);
 	GATE_INIT(HIU_PARSER_TOP);
 	GATE_INIT(USB_GENERAL);
+	GATE_INIT(VDIN1);
 	GATE_INIT(AHB_ARB0);
 	GATE_INIT(EFUSE);
 	GATE_INIT(ROM_CLK);
@@ -633,11 +634,11 @@ void power_gate_init(void)
 	GATE_INIT(HDMI_PCLK);
 	GATE_INIT(MISC_USB1_TO_DDR);
 	GATE_INIT(MISC_USB0_TO_DDR);
-	GATE_INIT(AIU_PCLK);
+	//GATE_INIT(AIU_PCLK);
 	GATE_INIT(MMC_PCLK);
 	GATE_INIT(MISC_DVIN);
 	GATE_INIT(UART2);
-	GATE_INIT(UART3);
+	GATE_INIT(SANA);
 	GATE_INIT(VPU_INTR);
 	GATE_INIT(SECURE_AHP_APB3);
 	GATE_INIT(CLK81_TO_A9);
@@ -655,8 +656,8 @@ void power_gate_init(void)
 	GATE_INIT(AIU_ICE958_AMCLK);
 	GATE_INIT(ENC480P);
 	GATE_INIT(RANDOM_NUM_GEN1);
-	GATE_INIT(VCLK2_ENCT);
-	GATE_INIT(VCLK2_ENCL);
+	GATE_INIT(GCLK_VENCL_INT);
+	//GATE_INIT(VCLK2_ENCL);
 	GATE_INIT(MMC_CLK);
 	GATE_INIT(VCLK2_VENCL);
 	GATE_INIT(VCLK2_OTHER1);
diff --git a/sound/soc/aml/m8/aml_audio_hw.c b/sound/soc/aml/m8/aml_audio_hw.c
index 19b9bcb9a047..8d2e115338b8 100755
--- a/sound/soc/aml/m8/aml_audio_hw.c
+++ b/sound/soc/aml/m8/aml_audio_hw.c
@@ -1287,11 +1287,13 @@ unsigned audio_aiu_pg_enable(unsigned char enable)
 		AUDIO_CLK_GATE_ON(AIU_AOCLK);   		
 		AUDIO_CLK_GATE_ON(AIU_I2S_OUT);
 		AUDIO_CLK_GATE_ON(AIU_ADC);		
-        AUDIO_CLK_GATE_ON(AUD_IN);
-        AUDIO_CLK_GATE_ON(AIU_IEC958);
-        AUDIO_CLK_GATE_ON(AIU_PCLK);
-        AUDIO_CLK_GATE_ON(AIU_ICE958_AMCLK);
-        AUDIO_CLK_GATE_ON(AIU_TOP_LEVEL);
+		AUDIO_CLK_GATE_ON(AUD_IN);
+		AUDIO_CLK_GATE_ON(AIU_IEC958);
+	#if MESON_CPU_TYPE != MESON_CPU_TYPE_MESON8B  	
+		AUDIO_CLK_GATE_ON(AIU_PCLK);
+	#endif
+		AUDIO_CLK_GATE_ON(AIU_ICE958_AMCLK);
+		AUDIO_CLK_GATE_ON(AIU_TOP_LEVEL);
 	}
 	else{
 		AUDIO_CLK_GATE_OFF(AIU_AMCLK_MEASURE);
@@ -1302,11 +1304,13 @@ unsigned audio_aiu_pg_enable(unsigned char enable)
 		AUDIO_CLK_GATE_OFF(AIU_AOCLK);   		
 		AUDIO_CLK_GATE_OFF(AIU_I2S_OUT);
 		AUDIO_CLK_GATE_OFF(AIU_ADC);			
-        AUDIO_CLK_GATE_OFF(AUD_IN);
-        AUDIO_CLK_GATE_OFF(AIU_IEC958);
-        AUDIO_CLK_GATE_OFF(AIU_PCLK);
-        AUDIO_CLK_GATE_OFF(AIU_ICE958_AMCLK);   
-        AUDIO_CLK_GATE_OFF(AIU_TOP_LEVEL);
+		AUDIO_CLK_GATE_OFF(AUD_IN);
+		AUDIO_CLK_GATE_OFF(AIU_IEC958);
+	#if MESON_CPU_TYPE != MESON_CPU_TYPE_MESON8B  
+		AUDIO_CLK_GATE_OFF(AIU_PCLK);  
+	#endif 
+		AUDIO_CLK_GATE_OFF(AIU_ICE958_AMCLK);   
+		AUDIO_CLK_GATE_OFF(AIU_TOP_LEVEL);
 	}
     return 0;
 }
-- 
2.19.0

