<?xml version='1.0' encoding='utf-8' ?>
<!DOCTYPE document SYSTEM "file:///C:/Programs/Xilinx/13.3/ISE_DS/ISE/xc9500xl/data/xmlReport9kxl.dtd">
<document><ascFile>Logika.rpt</ascFile><devFile>C:/Programs/Xilinx/13.3/ISE_DS/ISE/xc9500xl/data/xc9536xl.chp</devFile><mfdFile>Logika.mfd</mfdFile><htmlFile logic_legend="logiclegend.htm" logo="xc9500xl_logo.jpg" pin_legend="pinlegend.htm"/><header date=" 4- 5-2016" design="Logika" device="XC9536XL" eqnType="1" pkg="VQ64" speed="-10" status="1" statusStr="Successful" swVersion="O.76xd" time="  2:00PM" version="1.0"/><inputs id="WD_OUT" userloc="P35"/><inputs id="LATCH_RESET" userloc="P63"/><inputs id="Filter_main_mcu" userloc="P62"/><inputs id="MOSFET_MCU" userloc="P64"/><inputs id="Supply_main_mcu" userloc="P57"/><inputs id="Supply_resistor_mcu" userloc="P60"/><inputs id="TZ_IF" userloc="P17"/><inputs id="TZ_IS" userloc="P19"/><inputs id="TZ_UF" userloc="P20"/><pin id="FB1_MC1_PIN9" pinnum="9" signal="over_current_supply" use="O"/><pin id="FB1_MC2_PIN10" pinnum="10"/><pin id="FB1_MC3_PIN15" pinnum="15"/><pin id="FB1_MC4_PIN11" pinnum="11"/><pin id="FB1_MC5_PIN16" pinnum="16"/><pin id="FB1_MC6_PIN19" pinnum="19" signal="TZ_IS" use="I"/><pin id="FB1_MC7_PIN17" pinnum="17" signal="TZ_IF" use="I"/><pin id="FB1_MC8_PIN20" pinnum="20" signal="TZ_UF" use="I"/><pin id="FB1_MC9_PIN22" pinnum="22"/><pin id="FB1_MC10_PIN24" pinnum="24"/><pin id="FB1_MC11_PIN25" pinnum="25" signal="PWM_OE" use="O"/><pin id="FB1_MC12_PIN27" pinnum="27"/><pin id="FB1_MC13_PIN33" pinnum="33"/><pin id="FB1_MC14_PIN35" pinnum="35" signal="WD_OUT" use="I"/><pin id="FB1_MC15_PIN36" pinnum="36"/><pin id="FB1_MC16_PIN38" pinnum="38"/><pin id="FB1_MC17_PIN42" pinnum="42" signal="WD_LATCH_and0001" use="b_SPECSIG"/><pin id="FB1_MC18_PIN39" pinnum="39" signal="OpTxFX_DC1_SPECSIG" use="b_SPECSIG"/><pin id="FB2_MC1_PIN8" pinnum="8" signal="over_current_filter" use="O"/><pin id="FB2_MC2_PIN7" pinnum="7" signal="over_voltage" use="O"/><pin id="FB2_MC3_PIN5" pinnum="5"/><pin id="FB2_MC4_PIN6" pinnum="6" signal="trip" use="O"/><pin id="FB2_MC5_PIN2" pinnum="2"/><pin id="FB2_MC6_PIN64" pinnum="64" signal="MOSFET_MCU" use="I"/><pin id="FB2_MC7_PIN63" pinnum="63" signal="LATCH_RESET" use="I"/><pin id="FB2_MC8_PIN62" pinnum="62" signal="Filter_main_mcu" use="I"/><pin id="FB2_MC9_PIN61" pinnum="61"/><pin id="FB2_MC10_PIN60" pinnum="60" signal="Supply_resistor_mcu" use="I"/><pin id="FB2_MC11_PIN57" pinnum="57" signal="Supply_main_mcu" use="I"/><pin id="FB2_MC12_PIN56" pinnum="56"/><pin id="FB2_MC13_PIN50" pinnum="50"/><pin id="FB2_MC14_PIN48" pinnum="48" signal="Supply_main" use="O"/><pin id="FB2_MC15_PIN45" pinnum="45" signal="Filter_main" use="O"/><pin id="FB2_MC16_PIN44" pinnum="44" signal="Supply_resistor" use="O"/><pin id="FB2_MC17_PIN43" pinnum="43" signal="MOSFET" use="O"/><pin id="FB2_MC18_PIN49" pinnum="49"/><fblock id="FB1" inputUse="8" pinUse="6"><macrocell id="FB1_MC1" pin="FB1_MC1_PIN9" sigUse="3" signal="over_current_supply"><pterms pt1="FB1_1_1" pt2="FB1_1_2"/></macrocell><macrocell id="FB1_MC2" pin="FB1_MC2_PIN10"/><macrocell id="FB1_MC3" pin="FB1_MC3_PIN15"/><macrocell id="FB1_MC4" pin="FB1_MC4_PIN11"/><macrocell id="FB1_MC5" pin="FB1_MC5_PIN16"/><macrocell id="FB1_MC6" pin="FB1_MC6_PIN19"/><macrocell id="FB1_MC7" pin="FB1_MC7_PIN17"/><macrocell id="FB1_MC8" pin="FB1_MC8_PIN20"/><macrocell id="FB1_MC9" pin="FB1_MC9_PIN22"/><macrocell id="FB1_MC10" pin="FB1_MC10_PIN24"/><macrocell id="FB1_MC11" pin="FB1_MC11_PIN25" sigUse="4" signal="PWM_OE"><pterms pt1="FB1_11_1"/></macrocell><macrocell id="FB1_MC12" pin="FB1_MC12_PIN27"/><macrocell id="FB1_MC13" pin="FB1_MC13_PIN33"/><macrocell id="FB1_MC14" pin="FB1_MC14_PIN35"/><macrocell id="FB1_MC15" pin="FB1_MC15_PIN36"/><macrocell id="FB1_MC16" pin="FB1_MC16_PIN38"/><macrocell id="FB1_MC17" pin="FB1_MC17_PIN42" sigUse="3" signal="WD_LATCH_and0001"><pterms pt1="FB1_17_1" pt2="FB1_17_2"/></macrocell><macrocell id="FB1_MC18" pin="FB1_MC18_PIN39" sigUse="3" signal="OpTxFX_DC1_SPECSIG"><pterms pt1="FB1_18_1" pt2="FB1_18_2"/></macrocell><fbinput id="FB1_I1" signal="OpTxFX_DC1_SPECSIG"/><fbinput id="FB1_I2" signal="LATCH_RESET"/><fbinput id="FB1_I3" signal="TZ_IS"/><fbinput id="FB1_I4" signal="WD_LATCH_and0001"/><fbinput id="FB1_I5" signal="WD_OUT"/><fbinput id="FB1_I6" signal="over_current_filter"/><fbinput id="FB1_I7" signal="over_current_supply"/><fbinput id="FB1_I8" signal="over_voltage"/><pterm id="FB1_1_1"><signal id="LATCH_RESET"/><signal id="TZ_IS"/></pterm><pterm id="FB1_1_2"><signal id="TZ_IS"/><signal id="over_current_supply"/></pterm><pterm id="FB1_11_1"><signal id="over_current_filter"/><signal id="over_current_supply"/><signal id="over_voltage"/><signal id="OpTxFX_DC1_SPECSIG" negated="ON"/></pterm><pterm id="FB1_17_1"><signal id="WD_OUT"/><signal id="WD_LATCH_and0001"/></pterm><pterm id="FB1_17_2"><signal id="WD_OUT"/><signal id="LATCH_RESET"/></pterm><pterm id="FB1_18_1"><signal id="WD_OUT" negated="ON"/><signal id="WD_LATCH_and0001" negated="ON"/></pterm><pterm id="FB1_18_2"><signal id="WD_LATCH_and0001" negated="ON"/><signal id="LATCH_RESET" negated="ON"/></pterm><equation id="over_current_supply" userloc="P9"><d2><eq_pterm ptindx="FB1_1_1"/><eq_pterm ptindx="FB1_1_2"/></d2></equation><equation id="PWM_OE" negated="ON" userloc="P25"><d2><eq_pterm ptindx="FB1_11_1"/></d2></equation><equation id="WD_LATCH_and0001"><d2><eq_pterm ptindx="FB1_17_1"/><eq_pterm ptindx="FB1_17_2"/></d2></equation><equation id="OpTxFX_DC1_SPECSIG"><d2><eq_pterm ptindx="FB1_18_1"/><eq_pterm ptindx="FB1_18_2"/></d2></equation></fblock><fblock id="FB2" inputUse="11" pinUse="12"><macrocell id="FB2_MC1" pin="FB2_MC1_PIN8" sigUse="3" signal="over_current_filter"><pterms pt1="FB2_1_1" pt2="FB2_1_2"/></macrocell><macrocell id="FB2_MC2" pin="FB2_MC2_PIN7" sigUse="3" signal="over_voltage"><pterms pt1="FB2_2_1" pt2="FB2_2_2"/></macrocell><macrocell id="FB2_MC3" pin="FB2_MC3_PIN5"/><macrocell id="FB2_MC4" pin="FB2_MC4_PIN6" sigUse="4" signal="trip"><pterms pt1="FB2_4_1"/></macrocell><macrocell id="FB2_MC5" pin="FB2_MC5_PIN2"/><macrocell id="FB2_MC6" pin="FB2_MC6_PIN64"/><macrocell id="FB2_MC7" pin="FB2_MC7_PIN63"/><macrocell id="FB2_MC8" pin="FB2_MC8_PIN62"/><macrocell id="FB2_MC9" pin="FB2_MC9_PIN61"/><macrocell id="FB2_MC10" pin="FB2_MC10_PIN60"/><macrocell id="FB2_MC11" pin="FB2_MC11_PIN57"/><macrocell id="FB2_MC12" pin="FB2_MC12_PIN56"/><macrocell id="FB2_MC13" pin="FB2_MC13_PIN50"/><macrocell id="FB2_MC14" pin="FB2_MC14_PIN48" sigUse="5" signal="Supply_main"><pterms pt1="FB2_14_1"/></macrocell><macrocell id="FB2_MC15" pin="FB2_MC15_PIN45" sigUse="5" signal="Filter_main"><pterms pt1="FB2_15_1"/></macrocell><macrocell id="FB2_MC16" pin="FB2_MC16_PIN44" sigUse="5" signal="Supply_resistor"><pterms pt1="FB2_16_1"/></macrocell><macrocell id="FB2_MC17" pin="FB2_MC17_PIN43" sigUse="5" signal="MOSFET"><pterms pt1="FB2_17_1"/></macrocell><macrocell id="FB2_MC18" pin="FB2_MC18_PIN49"/><fbinput id="FB2_I1" signal="OpTxFX_DC1_SPECSIG"/><fbinput id="FB2_I2" signal="Filter_main_mcu"/><fbinput id="FB2_I3" signal="LATCH_RESET"/><fbinput id="FB2_I4" signal="MOSFET_MCU"/><fbinput id="FB2_I5" signal="Supply_main_mcu"/><fbinput id="FB2_I6" signal="Supply_resistor_mcu"/><fbinput id="FB2_I7" signal="TZ_IF"/><fbinput id="FB2_I8" signal="TZ_UF"/><fbinput id="FB2_I9" signal="over_current_filter"/><fbinput id="FB2_I10" signal="over_current_supply"/><fbinput id="FB2_I11" signal="over_voltage"/><pterm id="FB2_1_1"><signal id="LATCH_RESET"/><signal id="TZ_IF"/></pterm><pterm id="FB2_1_2"><signal id="TZ_IF"/><signal id="over_current_filter"/></pterm><pterm id="FB2_2_1"><signal id="LATCH_RESET"/><signal id="TZ_UF"/></pterm><pterm id="FB2_2_2"><signal id="TZ_UF"/><signal id="over_voltage"/></pterm><pterm id="FB2_4_1"><signal id="over_current_filter"/><signal id="over_current_supply"/><signal id="over_voltage"/><signal id="OpTxFX_DC1_SPECSIG" negated="ON"/></pterm><pterm id="FB2_14_1"><signal id="Supply_main_mcu"/><signal id="over_current_filter"/><signal id="over_current_supply"/><signal id="over_voltage"/><signal id="OpTxFX_DC1_SPECSIG" negated="ON"/></pterm><pterm id="FB2_15_1"><signal id="Filter_main_mcu"/><signal id="over_current_filter"/><signal id="over_current_supply"/><signal id="over_voltage"/><signal id="OpTxFX_DC1_SPECSIG" negated="ON"/></pterm><pterm id="FB2_16_1"><signal id="Supply_resistor_mcu"/><signal id="over_current_filter"/><signal id="over_current_supply"/><signal id="over_voltage"/><signal id="OpTxFX_DC1_SPECSIG" negated="ON"/></pterm><pterm id="FB2_17_1"><signal id="MOSFET_MCU"/><signal id="over_current_filter"/><signal id="over_current_supply"/><signal id="over_voltage"/><signal id="OpTxFX_DC1_SPECSIG" negated="ON"/></pterm><equation id="over_current_filter" userloc="P8"><d2><eq_pterm ptindx="FB2_1_1"/><eq_pterm ptindx="FB2_1_2"/></d2></equation><equation id="over_voltage" userloc="P7"><d2><eq_pterm ptindx="FB2_2_1"/><eq_pterm ptindx="FB2_2_2"/></d2></equation><equation id="trip" userloc="P6"><d2><eq_pterm ptindx="FB2_4_1"/></d2></equation><equation id="Supply_main" userloc="P48"><d2><eq_pterm ptindx="FB2_14_1"/></d2></equation><equation id="Filter_main" userloc="P45"><d2><eq_pterm ptindx="FB2_15_1"/></d2></equation><equation id="Supply_resistor" userloc="P44"><d2><eq_pterm ptindx="FB2_16_1"/></d2></equation><equation id="MOSFET" userloc="P43"><d2><eq_pterm ptindx="FB2_17_1"/></d2></equation></fblock><vcc/><gnd/><messages><warning>Cpld - Unable to retrieve the path to the iSE Project Repository. Will   use the default filename of 'Logika.ise'.INFO:Cpld - Inferring BUFG constraint for signal 'TZ_IF' based upon the LOC   constraint 'P17'. It is recommended that you declare this BUFG explicitedly   in your design. Note that for certain device families the output of a BUFG   constraint can not drive a gated clock, and the BUFG constraint will be   ignored.</warning><warning>Cpld:1239 - The global clock designation (BUFG) on signal 'TZ_IF_IBUF'   is ignored. Most likely the signal is gated and therefore cannot be used as a   global control signal.</warning><warning>Cpld - The signal(s) 'over_voltage_and0002' are in combinational   feedback loops.   These signals may cause hazards/glitches. Apply the NOREDUCE parameter to the   hazard reduction circuitry.   Timing analysis of paths involving this node may be inaccurate or incomplete.</warning><warning>Cpld - The signal(s) 'WD_LATCH_and0001' are in combinational feedback   loops.   These signals may cause hazards/glitches. Apply the NOREDUCE parameter to the   hazard reduction circuitry.   Timing analysis of paths involving this node may be inaccurate or incomplete.</warning><warning>Cpld - The signal(s) 'over_current_supply_and0002' are in combinational   feedback loops.   These signals may cause hazards/glitches. Apply the NOREDUCE parameter to the   hazard reduction circuitry.   Timing analysis of paths involving this node may be inaccurate or incomplete.</warning><warning>Cpld - The signal(s) 'over_current_filter_and0002' are in combinational   feedback loops.   These signals may cause hazards/glitches. Apply the NOREDUCE parameter to the   hazard reduction circuitry.   Timing analysis of paths involving this node may be inaccurate or incomplete.</warning></messages><compOpts exhaust="OFF" gclkopt="ON" gsropt="ON" gtsopt="ON" ignorets="OFF" inputs="54" keepio="OFF" loc="ON" mlopt="ON" optimize="DENSITY" part="xc9536xl-10-VQ64" power="STD" prld="LOW" pterms="25" slew="FAST" terminate="KEEPER" unused="OFF" wysiwyg="OFF"/><specSig signal="b_SPECSIG" value="(b)"/><specSig signal="OpTxFX_DC1_SPECSIG" value="$OpTx$FX_DC$1"/></document>
