/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [21:0] celloutsig_0_0z;
  reg [11:0] celloutsig_0_10z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [3:0] celloutsig_0_3z;
  wire [3:0] celloutsig_0_4z;
  wire [4:0] celloutsig_0_5z;
  wire [4:0] celloutsig_0_6z;
  wire [9:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [4:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [2:0] celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire [14:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [6:0] celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_5z = ~(celloutsig_1_0z & 1'h0);
  assign celloutsig_1_0z = in_data[161] ^ in_data[146];
  assign celloutsig_1_2z = in_data[112] ^ celloutsig_1_0z;
  assign celloutsig_1_12z = in_data[133] ^ celloutsig_1_0z;
  assign celloutsig_1_9z = { celloutsig_1_4z[6], celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_0z } && { in_data[172:171], celloutsig_1_0z };
  assign celloutsig_0_2z = in_data[15:4] && celloutsig_0_0z[15:4];
  assign celloutsig_0_9z = celloutsig_0_6z[4:2] || { celloutsig_0_3z[3:2], celloutsig_0_1z };
  assign celloutsig_0_1z = in_data[51:45] || celloutsig_0_0z[8:2];
  assign celloutsig_0_8z = in_data[45:36] % { 1'h1, celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_1_19z = celloutsig_1_4z[14:9] % { 1'h1, celloutsig_1_11z[3:0], celloutsig_1_12z };
  assign celloutsig_0_5z = - celloutsig_0_0z[5:1];
  assign celloutsig_1_7z = - { celloutsig_1_0z, 2'h0, celloutsig_1_2z, 2'h0, celloutsig_1_5z };
  assign celloutsig_1_18z = - { celloutsig_1_9z, celloutsig_1_2z, 1'h0 };
  assign celloutsig_0_6z = { celloutsig_0_3z, celloutsig_0_1z } | { celloutsig_0_0z[15:12], celloutsig_0_2z };
  assign celloutsig_1_11z = { in_data[191:188], celloutsig_1_2z } <<< { celloutsig_1_7z[6:3], celloutsig_1_5z };
  assign celloutsig_0_0z = in_data[70:49] >>> in_data[38:17];
  assign celloutsig_0_3z = { celloutsig_0_0z[12], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z } - in_data[19:16];
  assign celloutsig_1_4z[14:3] = in_data[162:151] - { in_data[142:133], celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_4z = celloutsig_0_0z[18:15] ~^ { celloutsig_0_3z[3:1], celloutsig_0_1z };
  always_latch
    if (clkin_data[32]) celloutsig_0_10z = 12'h000;
    else if (celloutsig_1_19z[0]) celloutsig_0_10z = { celloutsig_0_6z[4:3], celloutsig_0_8z };
  assign celloutsig_1_4z[2:0] = { in_data[150:149], celloutsig_1_0z };
  assign { out_data[130:128], out_data[101:96], out_data[32], out_data[11:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_9z, celloutsig_0_10z };
endmodule
