Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 061102a78fed4f5b9bc952088f08c643 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Testbench_full_adder_behav xil_defaultlib.Testbench_full_adder -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture gate_level of entity xil_defaultlib.full_adder_vhdl_code [full_adder_vhdl_code_default]
Compiling architecture behavior of entity xil_defaultlib.testbench_full_adder
Built simulation snapshot Testbench_full_adder_behav
