Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Sat Nov 21 11:22:25 2015
| Host         : NATHANIEL2-HP running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file needlemanWunsch_timing_summary_routed.rpt -rpx needlemanWunsch_timing_summary_routed.rpx
| Design       : needlemanWunsch
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 45 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.094    -4937.564                  11232                31245        0.051        0.000                      0                31245        2.000        0.000                       0                 14886  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             -2.094    -4937.564                  11232                31245        0.051        0.000                      0                31245        2.000        0.000                       0                 14886  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :        11232  Failing Endpoints,  Worst Slack       -2.094ns,  Total Violation    -4937.564ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.094ns  (required time - arrival time)
  Source:                 ap_reg_ppiten_pp0_it1_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            orig1_U/needlemanWunsch_orig1_ram_U/ram_reg/DIBDI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.360ns  (logic 1.277ns (20.080%)  route 5.083ns (79.920%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.634ns = ( 6.634 - 5.000 ) 
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14885, unset)        1.711     1.711    ap_clk
    SLICE_X67Y61         FDRE                                         r  ap_reg_ppiten_pp0_it1_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y61         FDRE (Prop_fdre_C_Q)         0.456     2.167 r  ap_reg_ppiten_pp0_it1_reg_rep__1/Q
                         net (fo=126, routed)         0.817     2.984    orig1_U/needlemanWunsch_orig1_ram_U/ap_reg_ppiten_pp0_it1_reg_rep__1_0
    SLICE_X65Y68         LUT2 (Prop_lut2_I0_O)        0.117     3.101 r  orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_583/O
                         net (fo=32, routed)          1.229     4.330    orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_55
    SLICE_X80Y68         LUT6 (Prop_lut6_I4_O)        0.332     4.662 r  orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_1190/O
                         net (fo=1, routed)           0.640     5.302    orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_1190_n_0
    SLICE_X81Y68         LUT6 (Prop_lut6_I3_O)        0.124     5.426 r  orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_701__0/O
                         net (fo=1, routed)           0.820     6.246    orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_701__0_n_0
    SLICE_X83Y67         LUT6 (Prop_lut6_I4_O)        0.124     6.370 r  orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_255__0/O
                         net (fo=1, routed)           1.022     7.392    orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_255__0_n_0
    SLICE_X84Y72         LUT6 (Prop_lut6_I0_O)        0.124     7.516 r  orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_49__0/O
                         net (fo=1, routed)           0.554     8.071    orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_49__0_n_0
    RAMB36_X4Y14         RAMB36E1                                     r  orig1_U/needlemanWunsch_orig1_ram_U/ram_reg/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=14885, unset)        1.634     6.634    orig1_U/needlemanWunsch_orig1_ram_U/ap_clk
    RAMB36_X4Y14         RAMB36E1                                     r  orig1_U/needlemanWunsch_orig1_ram_U/ram_reg/CLKBWRCLK
                         clock pessimism              0.115     6.749    
                         clock uncertainty           -0.035     6.714    
    RAMB36_X4Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[7])
                                                     -0.737     5.977    orig1_U/needlemanWunsch_orig1_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                          5.977    
                         arrival time                          -8.071    
  -------------------------------------------------------------------
                         slack                                 -2.094    

Slack (VIOLATED) :        -2.053ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[99]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            score1_U/needlemanWunsch_score1_ram_U/ram_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.419ns  (logic 1.310ns (20.409%)  route 5.109ns (79.591%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.562ns = ( 6.562 - 5.000 ) 
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14885, unset)        1.710     1.710    ap_clk
    SLICE_X64Y63         FDRE                                         r  ap_CS_fsm_reg[99]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y63         FDRE (Prop_fdre_C_Q)         0.456     2.166 f  ap_CS_fsm_reg[99]/Q
                         net (fo=26, routed)          1.492     3.658    score1_U/needlemanWunsch_score1_ram_U/ap_sig_bdd_4133
    SLICE_X57Y71         LUT4 (Prop_lut4_I0_O)        0.150     3.808 r  score1_U/needlemanWunsch_score1_ram_U/ram_reg_i_538/O
                         net (fo=2, routed)           0.650     4.457    score1_U/needlemanWunsch_score1_ram_U/ram_reg_i_538_n_0
    SLICE_X57Y72         LUT6 (Prop_lut6_I5_O)        0.332     4.789 f  score1_U/needlemanWunsch_score1_ram_U/ram_reg_i_229/O
                         net (fo=1, routed)           0.678     5.468    score1_U/needlemanWunsch_score1_ram_U/ram_reg_i_229_n_0
    SLICE_X50Y72         LUT5 (Prop_lut5_I2_O)        0.124     5.592 f  score1_U/needlemanWunsch_score1_ram_U/ram_reg_i_65/O
                         net (fo=6, routed)           0.463     6.055    score1_U/needlemanWunsch_score1_ram_U/ram_reg_i_65_n_0
    SLICE_X50Y71         LUT2 (Prop_lut2_I0_O)        0.124     6.179 f  score1_U/needlemanWunsch_score1_ram_U/ram_reg_i_45_replica/O
                         net (fo=2, routed)           1.250     7.429    score1_U/needlemanWunsch_score1_ram_U/ram_reg_i_45_n_0_repN
    SLICE_X55Y70         LUT6 (Prop_lut6_I1_O)        0.124     7.553 r  score1_U/needlemanWunsch_score1_ram_U/ram_reg_i_6__0/O
                         net (fo=1, routed)           0.576     8.129    score1_U/needlemanWunsch_score1_ram_U/ram_reg_i_6__0_n_0
    RAMB18_X3Y28         RAMB18E1                                     r  score1_U/needlemanWunsch_score1_ram_U/ram_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=14885, unset)        1.562     6.562    score1_U/needlemanWunsch_score1_ram_U/ap_clk
    RAMB18_X3Y28         RAMB18E1                                     r  score1_U/needlemanWunsch_score1_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.115     6.677    
                         clock uncertainty           -0.035     6.642    
    RAMB18_X3Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     6.076    score1_U/needlemanWunsch_score1_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                          6.076    
                         arrival time                          -8.129    
  -------------------------------------------------------------------
                         slack                                 -2.053    

Slack (VIOLATED) :        -2.051ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            orig1_U/needlemanWunsch_orig1_ram_U/ram_reg/DIBDI[16]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.331ns  (logic 1.076ns (16.997%)  route 5.255ns (83.003%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.634ns = ( 6.634 - 5.000 ) 
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14885, unset)        1.698     1.698    ap_clk
    SLICE_X67Y77         FDRE                                         r  ap_CS_fsm_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y77         FDRE (Prop_fdre_C_Q)         0.456     2.154 r  ap_CS_fsm_reg[62]/Q
                         net (fo=32, routed)          0.920     3.074    orig1_U/needlemanWunsch_orig1_ram_U/ap_sig_bdd_3148
    SLICE_X81Y77         LUT2 (Prop_lut2_I1_O)        0.124     3.198 r  orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_927__0/O
                         net (fo=40, routed)          1.195     4.393    orig1_U/needlemanWunsch_orig1_ram_U/score1_address01315_out
    SLICE_X92Y76         LUT6 (Prop_lut6_I1_O)        0.124     4.517 r  orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_998/O
                         net (fo=1, routed)           0.779     5.296    orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_998_n_0
    SLICE_X87Y76         LUT6 (Prop_lut6_I5_O)        0.124     5.420 r  orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_625__0/O
                         net (fo=1, routed)           0.884     6.304    orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_625__0_n_0
    SLICE_X87Y69         LUT6 (Prop_lut6_I4_O)        0.124     6.428 r  orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_222__0/O
                         net (fo=1, routed)           0.800     7.228    orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_222__0_n_0
    SLICE_X87Y67         LUT6 (Prop_lut6_I4_O)        0.124     7.352 r  orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_40__0/O
                         net (fo=1, routed)           0.677     8.029    orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_40__0_n_0
    RAMB36_X4Y14         RAMB36E1                                     r  orig1_U/needlemanWunsch_orig1_ram_U/ram_reg/DIBDI[16]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=14885, unset)        1.634     6.634    orig1_U/needlemanWunsch_orig1_ram_U/ap_clk
    RAMB36_X4Y14         RAMB36E1                                     r  orig1_U/needlemanWunsch_orig1_ram_U/ram_reg/CLKBWRCLK
                         clock pessimism              0.115     6.749    
                         clock uncertainty           -0.035     6.714    
    RAMB36_X4Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[16])
                                                     -0.737     5.977    orig1_U/needlemanWunsch_orig1_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                          5.977    
                         arrival time                          -8.029    
  -------------------------------------------------------------------
                         slack                                 -2.051    

Slack (VIOLATED) :        -2.034ns  (required time - arrival time)
  Source:                 ap_reg_ppiten_pp0_it1_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            orig1_U/needlemanWunsch_orig1_ram_U/ram_reg/DIBDI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.300ns  (logic 1.076ns (17.080%)  route 5.224ns (82.920%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.634ns = ( 6.634 - 5.000 ) 
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14885, unset)        1.711     1.711    ap_clk
    SLICE_X67Y61         FDRE                                         r  ap_reg_ppiten_pp0_it1_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y61         FDRE (Prop_fdre_C_Q)         0.456     2.167 r  ap_reg_ppiten_pp0_it1_reg_rep__1/Q
                         net (fo=126, routed)         0.897     3.064    orig1_U/needlemanWunsch_orig1_ram_U/ap_reg_ppiten_pp0_it1_reg_rep__1_0
    SLICE_X67Y66         LUT2 (Prop_lut2_I0_O)        0.124     3.188 r  orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_571/O
                         net (fo=32, routed)          0.705     3.893    orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_56
    SLICE_X67Y67         LUT3 (Prop_lut3_I0_O)        0.124     4.017 r  orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_888__0/O
                         net (fo=21, routed)          1.358     5.376    orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_888__0_n_0
    SLICE_X80Y69         LUT6 (Prop_lut6_I1_O)        0.124     5.500 r  orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_629__0/O
                         net (fo=1, routed)           0.801     6.301    orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_629__0_n_0
    SLICE_X83Y69         LUT6 (Prop_lut6_I4_O)        0.124     6.425 r  orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_223__0/O
                         net (fo=1, routed)           0.873     7.298    orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_223__0_n_0
    SLICE_X89Y70         LUT6 (Prop_lut6_I0_O)        0.124     7.422 r  orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_41__0/O
                         net (fo=1, routed)           0.589     8.011    orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_41__0_n_0
    RAMB36_X4Y14         RAMB36E1                                     r  orig1_U/needlemanWunsch_orig1_ram_U/ram_reg/DIBDI[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=14885, unset)        1.634     6.634    orig1_U/needlemanWunsch_orig1_ram_U/ap_clk
    RAMB36_X4Y14         RAMB36E1                                     r  orig1_U/needlemanWunsch_orig1_ram_U/ram_reg/CLKBWRCLK
                         clock pessimism              0.115     6.749    
                         clock uncertainty           -0.035     6.714    
    RAMB36_X4Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[15])
                                                     -0.737     5.977    orig1_U/needlemanWunsch_orig1_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                          5.977    
                         arrival time                          -8.011    
  -------------------------------------------------------------------
                         slack                                 -2.034    

Slack (VIOLATED) :        -1.996ns  (required time - arrival time)
  Source:                 ap_reg_ppiten_pp0_it1_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            orig1_U/needlemanWunsch_orig1_ram_U/ram_reg/DIBDI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.262ns  (logic 1.076ns (17.184%)  route 5.186ns (82.816%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.634ns = ( 6.634 - 5.000 ) 
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14885, unset)        1.711     1.711    ap_clk
    SLICE_X67Y61         FDRE                                         r  ap_reg_ppiten_pp0_it1_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y61         FDRE (Prop_fdre_C_Q)         0.456     2.167 r  ap_reg_ppiten_pp0_it1_reg_rep__1/Q
                         net (fo=126, routed)         0.769     2.936    orig1_U/needlemanWunsch_orig1_ram_U/ap_reg_ppiten_pp0_it1_reg_rep__1_0
    SLICE_X80Y61         LUT2 (Prop_lut2_I0_O)        0.124     3.060 r  orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_836__0/O
                         net (fo=22, routed)          0.950     4.011    orig1_U/needlemanWunsch_orig1_ram_U/score1_address11215_out
    SLICE_X82Y62         LUT6 (Prop_lut6_I3_O)        0.124     4.135 r  orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_1025/O
                         net (fo=1, routed)           1.197     5.332    orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_1025_n_0
    SLICE_X82Y67         LUT6 (Prop_lut6_I0_O)        0.124     5.456 r  orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_637__0/O
                         net (fo=1, routed)           1.064     6.520    orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_637__0_n_0
    SLICE_X88Y70         LUT6 (Prop_lut6_I1_O)        0.124     6.644 r  orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_227__0/O
                         net (fo=1, routed)           0.811     7.455    orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_227__0_n_0
    SLICE_X88Y71         LUT6 (Prop_lut6_I0_O)        0.124     7.579 r  orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_42__0/O
                         net (fo=1, routed)           0.394     7.973    orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_42__0_n_0
    RAMB36_X4Y14         RAMB36E1                                     r  orig1_U/needlemanWunsch_orig1_ram_U/ram_reg/DIBDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=14885, unset)        1.634     6.634    orig1_U/needlemanWunsch_orig1_ram_U/ap_clk
    RAMB36_X4Y14         RAMB36E1                                     r  orig1_U/needlemanWunsch_orig1_ram_U/ram_reg/CLKBWRCLK
                         clock pessimism              0.115     6.749    
                         clock uncertainty           -0.035     6.714    
    RAMB36_X4Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[14])
                                                     -0.737     5.977    orig1_U/needlemanWunsch_orig1_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                          5.977    
                         arrival time                          -7.973    
  -------------------------------------------------------------------
                         slack                                 -1.996    

Slack (VIOLATED) :        -1.994ns  (required time - arrival time)
  Source:                 ap_reg_ppiten_pp0_it0_reg_rep__0_replica_6/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            orig1_U/needlemanWunsch_orig1_ram_U/ram_reg/DIBDI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.273ns  (logic 1.076ns (17.152%)  route 5.197ns (82.848%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.634ns = ( 6.634 - 5.000 ) 
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14885, unset)        1.698     1.698    ap_clk
    SLICE_X64Y77         FDRE                                         r  ap_reg_ppiten_pp0_it0_reg_rep__0_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y77         FDRE (Prop_fdre_C_Q)         0.456     2.154 r  ap_reg_ppiten_pp0_it0_reg_rep__0_replica_6/Q
                         net (fo=35, routed)          0.757     2.911    orig1_U/needlemanWunsch_orig1_ram_U/ap_reg_ppiten_pp0_it0_reg_rep__0_n_0_repN_repN_alias
    SLICE_X66Y76         LUT2 (Prop_lut2_I0_O)        0.124     3.035 r  orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_540/O
                         net (fo=32, routed)          1.192     4.227    orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_33
    SLICE_X82Y76         LUT6 (Prop_lut6_I3_O)        0.124     4.351 r  orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_1271/O
                         net (fo=1, routed)           1.075     5.426    orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_1271_n_0
    SLICE_X84Y73         LUT6 (Prop_lut6_I1_O)        0.124     5.550 r  orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_732__0/O
                         net (fo=1, routed)           0.837     6.387    orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_732__0_n_0
    SLICE_X87Y68         LUT6 (Prop_lut6_I1_O)        0.124     6.511 r  orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_270__0/O
                         net (fo=1, routed)           0.789     7.300    orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_270__0_n_0
    SLICE_X89Y68         LUT6 (Prop_lut6_I4_O)        0.124     7.424 r  orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_52__0/O
                         net (fo=1, routed)           0.548     7.971    orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_52__0_n_0
    RAMB36_X4Y14         RAMB36E1                                     r  orig1_U/needlemanWunsch_orig1_ram_U/ram_reg/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=14885, unset)        1.634     6.634    orig1_U/needlemanWunsch_orig1_ram_U/ap_clk
    RAMB36_X4Y14         RAMB36E1                                     r  orig1_U/needlemanWunsch_orig1_ram_U/ram_reg/CLKBWRCLK
                         clock pessimism              0.115     6.749    
                         clock uncertainty           -0.035     6.714    
    RAMB36_X4Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[4])
                                                     -0.737     5.977    orig1_U/needlemanWunsch_orig1_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                          5.977    
                         arrival time                          -7.971    
  -------------------------------------------------------------------
                         slack                                 -1.994    

Slack (VIOLATED) :        -1.955ns  (required time - arrival time)
  Source:                 ap_reg_ppiten_pp0_it1_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            score1_U/needlemanWunsch_score1_ram_U/ram_reg/DIBDI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.152ns  (logic 1.277ns (20.756%)  route 4.875ns (79.244%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns = ( 6.565 - 5.000 ) 
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14885, unset)        1.711     1.711    ap_clk
    SLICE_X67Y61         FDRE                                         r  ap_reg_ppiten_pp0_it1_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y61         FDRE (Prop_fdre_C_Q)         0.456     2.167 f  ap_reg_ppiten_pp0_it1_reg_rep__1/Q
                         net (fo=126, routed)         0.817     2.984    orig1_U/needlemanWunsch_orig1_ram_U/ap_reg_ppiten_pp0_it1_reg_rep__1_0
    SLICE_X65Y68         LUT2 (Prop_lut2_I0_O)        0.117     3.101 f  orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_583/O
                         net (fo=32, routed)          1.549     4.649    score1_U/needlemanWunsch_score1_ram_U/score1_address11200_out
    SLICE_X45Y67         LUT6 (Prop_lut6_I3_O)        0.332     4.981 f  score1_U/needlemanWunsch_score1_ram_U/ram_reg_i_757/O
                         net (fo=1, routed)           1.035     6.017    score1_U/needlemanWunsch_score1_ram_U/ram_reg_i_757_n_0
    SLICE_X56Y71         LUT6 (Prop_lut6_I3_O)        0.124     6.141 f  score1_U/needlemanWunsch_score1_ram_U/ram_reg_i_439/O
                         net (fo=1, routed)           0.409     6.550    score1_U/needlemanWunsch_score1_ram_U/ram_reg_i_439_n_0
    SLICE_X59Y72         LUT6 (Prop_lut6_I2_O)        0.124     6.674 f  score1_U/needlemanWunsch_score1_ram_U/ram_reg_i_151/O
                         net (fo=1, routed)           0.566     7.240    score1_U/needlemanWunsch_score1_ram_U/ram_reg_i_151_n_0
    SLICE_X54Y71         LUT6 (Prop_lut6_I3_O)        0.124     7.364 r  score1_U/needlemanWunsch_score1_ram_U/ram_reg_i_29/O
                         net (fo=1, routed)           0.499     7.863    score1_U/needlemanWunsch_score1_ram_U/ram_reg_i_29_n_0
    RAMB18_X3Y28         RAMB18E1                                     r  score1_U/needlemanWunsch_score1_ram_U/ram_reg/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=14885, unset)        1.565     6.565    score1_U/needlemanWunsch_score1_ram_U/ap_clk
    RAMB18_X3Y28         RAMB18E1                                     r  score1_U/needlemanWunsch_score1_ram_U/ram_reg/CLKBWRCLK
                         clock pessimism              0.115     6.680    
                         clock uncertainty           -0.035     6.645    
    RAMB18_X3Y28         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[3])
                                                     -0.737     5.908    score1_U/needlemanWunsch_score1_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                          5.908    
                         arrival time                          -7.863    
  -------------------------------------------------------------------
                         slack                                 -1.955    

Slack (VIOLATED) :        -1.947ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[66]_replica/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            orig1_U/needlemanWunsch_orig1_ram_U/ram_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.401ns  (logic 1.076ns (16.809%)  route 5.325ns (83.191%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.634ns = ( 6.634 - 5.000 ) 
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14885, unset)        1.694     1.694    ap_clk
    SLICE_X60Y75         FDRE                                         r  ap_CS_fsm_reg[66]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y75         FDRE (Prop_fdre_C_Q)         0.456     2.150 r  ap_CS_fsm_reg[66]_replica/Q
                         net (fo=10, routed)          0.949     3.099    orig1_U/needlemanWunsch_orig1_ram_U/ap_sig_bdd_3247_repN_alias
    SLICE_X64Y76         LUT2 (Prop_lut2_I1_O)        0.124     3.223 r  orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_819__0_replica/O
                         net (fo=10, routed)          1.529     4.752    orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_21_repN
    SLICE_X80Y75         LUT6 (Prop_lut6_I1_O)        0.124     4.876 f  orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_357/O
                         net (fo=3, routed)           0.856     5.732    orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_357_n_0
    SLICE_X82Y74         LUT6 (Prop_lut6_I0_O)        0.124     5.856 r  orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_92__0/O
                         net (fo=10, routed)          0.553     6.409    orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_92__0_n_0
    SLICE_X83Y72         LUT6 (Prop_lut6_I0_O)        0.124     6.533 r  orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_120__0/O
                         net (fo=1, routed)           0.577     7.110    orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_120__0_n_0
    SLICE_X83Y70         LUT6 (Prop_lut6_I3_O)        0.124     7.234 r  orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_16__0/O
                         net (fo=1, routed)           0.862     8.095    orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_16__0_n_0
    RAMB36_X4Y14         RAMB36E1                                     r  orig1_U/needlemanWunsch_orig1_ram_U/ram_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=14885, unset)        1.634     6.634    orig1_U/needlemanWunsch_orig1_ram_U/ap_clk
    RAMB36_X4Y14         RAMB36E1                                     r  orig1_U/needlemanWunsch_orig1_ram_U/ram_reg/CLKBWRCLK
                         clock pessimism              0.115     6.749    
                         clock uncertainty           -0.035     6.714    
    RAMB36_X4Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566     6.148    orig1_U/needlemanWunsch_orig1_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                          6.148    
                         arrival time                          -8.095    
  -------------------------------------------------------------------
                         slack                                 -1.947    

Slack (VIOLATED) :        -1.947ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            orig1_U/needlemanWunsch_orig1_ram_U/ram_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.382ns  (logic 1.138ns (17.832%)  route 5.244ns (82.168%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.631ns = ( 6.631 - 5.000 ) 
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14885, unset)        1.710     1.710    ap_clk
    SLICE_X66Y64         FDRE                                         r  ap_CS_fsm_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y64         FDRE (Prop_fdre_C_Q)         0.518     2.228 r  ap_CS_fsm_reg[31]/Q
                         net (fo=26, routed)          1.408     3.636    orig1_U/needlemanWunsch_orig1_ram_U/ap_sig_bdd_2401
    SLICE_X65Y76         LUT4 (Prop_lut4_I0_O)        0.124     3.760 f  orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_782__0/O
                         net (fo=1, routed)           0.767     4.527    orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_782__0_n_0
    SLICE_X65Y73         LUT6 (Prop_lut6_I4_O)        0.124     4.651 r  orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_307__0/O
                         net (fo=5, routed)           0.718     5.368    orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_307__0_n_0
    SLICE_X67Y74         LUT4 (Prop_lut4_I2_O)        0.124     5.492 f  orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_326/O
                         net (fo=2, routed)           1.061     6.554    orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_326_n_0
    SLICE_X81Y71         LUT6 (Prop_lut6_I1_O)        0.124     6.678 f  orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_82/O
                         net (fo=1, routed)           0.432     7.109    orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_82_n_0
    SLICE_X82Y71         LUT6 (Prop_lut6_I3_O)        0.124     7.233 r  orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_7/O
                         net (fo=1, routed)           0.858     8.092    orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_7_n_0
    RAMB36_X4Y14         RAMB36E1                                     r  orig1_U/needlemanWunsch_orig1_ram_U/ram_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=14885, unset)        1.631     6.631    orig1_U/needlemanWunsch_orig1_ram_U/ap_clk
    RAMB36_X4Y14         RAMB36E1                                     r  orig1_U/needlemanWunsch_orig1_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.115     6.746    
                         clock uncertainty           -0.035     6.711    
    RAMB36_X4Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     6.145    orig1_U/needlemanWunsch_orig1_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                          6.145    
                         arrival time                          -8.092    
  -------------------------------------------------------------------
                         slack                                 -1.947    

Slack (VIOLATED) :        -1.936ns  (required time - arrival time)
  Source:                 ap_reg_ppiten_pp0_it1_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            orig1_U/needlemanWunsch_orig1_ram_U/ram_reg/DIBDI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.202ns  (logic 1.306ns (21.056%)  route 4.896ns (78.944%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.634ns = ( 6.634 - 5.000 ) 
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14885, unset)        1.711     1.711    ap_clk
    SLICE_X67Y61         FDRE                                         r  ap_reg_ppiten_pp0_it1_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y61         FDRE (Prop_fdre_C_Q)         0.456     2.167 r  ap_reg_ppiten_pp0_it1_reg_rep__1/Q
                         net (fo=126, routed)         0.748     2.915    orig1_U/needlemanWunsch_orig1_ram_U/ap_reg_ppiten_pp0_it1_reg_rep__1_0
    SLICE_X63Y62         LUT2 (Prop_lut2_I0_O)        0.124     3.039 r  orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_291/O
                         net (fo=32, routed)          0.717     3.756    orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_76
    SLICE_X65Y64         LUT3 (Prop_lut3_I1_O)        0.124     3.880 r  orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_894__0/O
                         net (fo=21, routed)          0.642     4.522    orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_894__0_n_0
    SLICE_X65Y65         LUT5 (Prop_lut5_I0_O)        0.124     4.646 r  orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_588__0/O
                         net (fo=21, routed)          1.297     5.942    orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_588__0_n_0
    SLICE_X83Y68         LUT4 (Prop_lut4_I1_O)        0.152     6.094 r  orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_276__0/O
                         net (fo=1, routed)           1.101     7.196    orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_276__0_n_0
    SLICE_X88Y70         LUT6 (Prop_lut6_I2_O)        0.326     7.522 r  orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_54__0/O
                         net (fo=1, routed)           0.392     7.913    orig1_U/needlemanWunsch_orig1_ram_U/ram_reg_i_54__0_n_0
    RAMB36_X4Y14         RAMB36E1                                     r  orig1_U/needlemanWunsch_orig1_ram_U/ram_reg/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=14885, unset)        1.634     6.634    orig1_U/needlemanWunsch_orig1_ram_U/ap_clk
    RAMB36_X4Y14         RAMB36E1                                     r  orig1_U/needlemanWunsch_orig1_ram_U/ram_reg/CLKBWRCLK
                         clock pessimism              0.115     6.749    
                         clock uncertainty           -0.035     6.714    
    RAMB36_X4Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[2])
                                                     -0.737     5.977    orig1_U/needlemanWunsch_orig1_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                          5.977    
                         arrival time                          -7.913    
  -------------------------------------------------------------------
                         slack                                 -1.936    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 orig1_load_96_reg_30038_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            orig2_load_1_97_reg_35024_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.186ns (46.030%)  route 0.218ns (53.970%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14885, unset)        0.554     0.554    ap_clk
    SLICE_X48Y53         FDRE                                         r  orig1_load_96_reg_30038_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y53         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  orig1_load_96_reg_30038_reg[10]/Q
                         net (fo=2, routed)           0.218     0.913    orig1_load_96_reg_30038[10]
    SLICE_X52Y52         LUT6 (Prop_lut6_I5_O)        0.045     0.958 r  orig2_load_1_97_reg_35024[10]_i_1/O
                         net (fo=1, routed)           0.000     0.958    orig2_load_1_97_fu_20370_p3[10]
    SLICE_X52Y52         FDRE                                         r  orig2_load_1_97_reg_35024_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14885, unset)        0.821     0.821    ap_clk
    SLICE_X52Y52         FDRE                                         r  orig2_load_1_97_reg_35024_reg[10]/C
                         clock pessimism             -0.005     0.816    
    SLICE_X52Y52         FDRE (Hold_fdre_C_D)         0.091     0.907    orig2_load_1_97_reg_35024_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.907    
                         arrival time                           0.958    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 tmp_209_reg_34827_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            orig2_load_1_96_reg_34922_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.227ns (56.128%)  route 0.177ns (43.872%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14885, unset)        0.556     0.556    ap_clk
    SLICE_X47Y51         FDRE                                         r  tmp_209_reg_34827_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y51         FDRE (Prop_fdre_C_Q)         0.128     0.684 r  tmp_209_reg_34827_reg[16]/Q
                         net (fo=1, routed)           0.177     0.861    tmp_209_reg_34827[16]
    SLICE_X51Y52         LUT6 (Prop_lut6_I4_O)        0.099     0.960 r  orig2_load_1_96_reg_34922[16]_i_1/O
                         net (fo=1, routed)           0.000     0.960    orig2_load_1_96_fu_20202_p3[16]
    SLICE_X51Y52         FDRE                                         r  orig2_load_1_96_reg_34922_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14885, unset)        0.821     0.821    ap_clk
    SLICE_X51Y52         FDRE                                         r  orig2_load_1_96_reg_34922_reg[16]/C
                         clock pessimism             -0.005     0.816    
    SLICE_X51Y52         FDRE (Hold_fdre_C_D)         0.092     0.908    orig2_load_1_96_reg_34922_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.908    
                         arrival time                           0.960    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 score1_load_75_reg_28381_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phitmp75_reg_32664_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.189ns (43.230%)  route 0.248ns (56.770%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14885, unset)        0.583     0.583    ap_clk
    SLICE_X85Y50         FDRE                                         r  score1_load_75_reg_28381_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y50         FDRE (Prop_fdre_C_Q)         0.141     0.724 r  score1_load_75_reg_28381_reg[2]/Q
                         net (fo=8, routed)           0.248     0.972    score1_load_75_reg_28381[2]
    SLICE_X85Y49         LUT3 (Prop_lut3_I2_O)        0.048     1.020 r  phitmp75_reg_32664[2]_i_1/O
                         net (fo=1, routed)           0.000     1.020    phitmp75_reg_32664[2]_i_1_n_0
    SLICE_X85Y49         FDRE                                         r  phitmp75_reg_32664_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14885, unset)        0.858     0.858    ap_clk
    SLICE_X85Y49         FDRE                                         r  phitmp75_reg_32664_reg[2]/C
                         clock pessimism              0.000     0.858    
    SLICE_X85Y49         FDRE (Hold_fdre_C_D)         0.107     0.965    phitmp75_reg_32664_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.965    
                         arrival time                           1.020    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 score1_load_75_reg_28381_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phitmp75_reg_32664_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.190ns (43.260%)  route 0.249ns (56.740%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14885, unset)        0.583     0.583    ap_clk
    SLICE_X85Y50         FDRE                                         r  score1_load_75_reg_28381_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y50         FDRE (Prop_fdre_C_Q)         0.141     0.724 r  score1_load_75_reg_28381_reg[2]/Q
                         net (fo=8, routed)           0.249     0.973    score1_load_75_reg_28381[2]
    SLICE_X85Y49         LUT5 (Prop_lut5_I3_O)        0.049     1.022 r  phitmp75_reg_32664[4]_i_1/O
                         net (fo=1, routed)           0.000     1.022    phitmp75_reg_32664[4]_i_1_n_0
    SLICE_X85Y49         FDRE                                         r  phitmp75_reg_32664_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14885, unset)        0.858     0.858    ap_clk
    SLICE_X85Y49         FDRE                                         r  phitmp75_reg_32664_reg[4]/C
                         clock pessimism              0.000     0.858    
    SLICE_X85Y49         FDRE (Hold_fdre_C_D)         0.107     0.965    phitmp75_reg_32664_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.965    
                         arrival time                           1.022    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 tmp_27_35_reg_28439_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            score2_load_1_36_reg_28542_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.186ns (45.324%)  route 0.224ns (54.676%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14885, unset)        0.553     0.553    ap_clk
    SLICE_X45Y89         FDSE                                         r  tmp_27_35_reg_28439_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y89         FDSE (Prop_fdse_C_Q)         0.141     0.694 r  tmp_27_35_reg_28439_reg[1]/Q
                         net (fo=5, routed)           0.224     0.918    tmp_27_35_reg_28439_reg_n_0_[1]
    SLICE_X52Y88         LUT6 (Prop_lut6_I2_O)        0.045     0.963 r  score2_load_1_36_reg_28542[1]_i_1/O
                         net (fo=1, routed)           0.000     0.963    score2_load_1_36_fu_9826_p3[1]
    SLICE_X52Y88         FDRE                                         r  score2_load_1_36_reg_28542_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14885, unset)        0.818     0.818    ap_clk
    SLICE_X52Y88         FDRE                                         r  score2_load_1_36_reg_28542_reg[1]/C
                         clock pessimism             -0.005     0.813    
    SLICE_X52Y88         FDRE (Hold_fdre_C_D)         0.092     0.905    score2_load_1_36_reg_28542_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.905    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 orig2_load_1_88_reg_34097_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            orig2_load_1_89_reg_34201_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.507%)  route 0.232ns (55.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14885, unset)        0.553     0.553    ap_clk
    SLICE_X53Y34         FDRE                                         r  orig2_load_1_88_reg_34097_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y34         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  orig2_load_1_88_reg_34097_reg[7]/Q
                         net (fo=3, routed)           0.232     0.926    orig2_load_1_88_reg_34097[7]
    SLICE_X47Y36         LUT6 (Prop_lut6_I3_O)        0.045     0.971 r  orig2_load_1_89_reg_34201[7]_i_1/O
                         net (fo=1, routed)           0.000     0.971    orig2_load_1_89_fu_18980_p3[7]
    SLICE_X47Y36         FDRE                                         r  orig2_load_1_89_reg_34201_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14885, unset)        0.824     0.824    ap_clk
    SLICE_X47Y36         FDRE                                         r  orig2_load_1_89_reg_34201_reg[7]/C
                         clock pessimism             -0.005     0.819    
    SLICE_X47Y36         FDRE (Hold_fdre_C_D)         0.092     0.911    orig2_load_1_89_reg_34201_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.911    
                         arrival time                           0.971    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 orig1_load_96_reg_30038_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            orig2_load_1_97_reg_35024_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.186ns (44.739%)  route 0.230ns (55.261%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14885, unset)        0.558     0.558    ap_clk
    SLICE_X51Y49         FDRE                                         r  orig1_load_96_reg_30038_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  orig1_load_96_reg_30038_reg[15]/Q
                         net (fo=2, routed)           0.230     0.929    orig1_load_96_reg_30038[15]
    SLICE_X51Y51         LUT6 (Prop_lut6_I5_O)        0.045     0.974 r  orig2_load_1_97_reg_35024[15]_i_1/O
                         net (fo=1, routed)           0.000     0.974    orig2_load_1_97_fu_20370_p3[15]
    SLICE_X51Y51         FDRE                                         r  orig2_load_1_97_reg_35024_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14885, unset)        0.821     0.821    ap_clk
    SLICE_X51Y51         FDRE                                         r  orig2_load_1_97_reg_35024_reg[15]/C
                         clock pessimism              0.000     0.821    
    SLICE_X51Y51         FDRE (Hold_fdre_C_D)         0.092     0.913    orig2_load_1_97_reg_35024_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.913    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 orig1_load_70_reg_27087_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            orig2_load_1_70_reg_32255_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.515%)  route 0.232ns (55.485%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.906ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14885, unset)        0.641     0.641    ap_clk
    SLICE_X107Y49        FDRE                                         r  orig1_load_70_reg_27087_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y49        FDRE (Prop_fdre_C_Q)         0.141     0.782 r  orig1_load_70_reg_27087_reg[0]/Q
                         net (fo=2, routed)           0.232     1.014    orig1_load_70_reg_27087[0]
    SLICE_X107Y50        LUT6 (Prop_lut6_I2_O)        0.045     1.059 r  orig2_load_1_70_reg_32255[0]_i_1/O
                         net (fo=1, routed)           0.000     1.059    orig2_load_1_70_fu_15670_p3[0]
    SLICE_X107Y50        FDRE                                         r  orig2_load_1_70_reg_32255_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14885, unset)        0.906     0.906    ap_clk
    SLICE_X107Y50        FDRE                                         r  orig2_load_1_70_reg_32255_reg[0]/C
                         clock pessimism              0.000     0.906    
    SLICE_X107Y50        FDRE (Hold_fdre_C_D)         0.092     0.998    orig2_load_1_70_reg_32255_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.998    
                         arrival time                           1.059    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 tmp_27_93_reg_34643_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            score2_load_1_94_reg_34707_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.226ns (52.965%)  route 0.201ns (47.035%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14885, unset)        0.558     0.558    ap_clk
    SLICE_X33Y50         FDRE                                         r  tmp_27_93_reg_34643_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.128     0.686 r  tmp_27_93_reg_34643_reg[4]/Q
                         net (fo=1, routed)           0.201     0.887    tmp_27_93_reg_34643[4]
    SLICE_X33Y49         LUT6 (Prop_lut6_I5_O)        0.098     0.985 r  score2_load_1_94_reg_34707[4]_i_1/O
                         net (fo=1, routed)           0.000     0.985    score2_load_1_94_fu_19845_p3[4]
    SLICE_X33Y49         FDRE                                         r  score2_load_1_94_reg_34707_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14885, unset)        0.831     0.831    ap_clk
    SLICE_X33Y49         FDRE                                         r  score2_load_1_94_reg_34707_reg[4]/C
                         clock pessimism              0.000     0.831    
    SLICE_X33Y49         FDRE (Hold_fdre_C_D)         0.092     0.923    score2_load_1_94_reg_34707_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           0.985    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 prev_score_out_0_op_i1_21_reg_26814_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            prev_score_out_2_i_20_reg_26917_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.186ns (42.211%)  route 0.255ns (57.789%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.807ns
    Source Clock Delay      (SCD):    0.545ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14885, unset)        0.545     0.545    ap_clk
    SLICE_X44Y77         FDRE                                         r  prev_score_out_0_op_i1_21_reg_26814_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y77         FDRE (Prop_fdre_C_Q)         0.141     0.686 r  prev_score_out_0_op_i1_21_reg_26814_reg[6]/Q
                         net (fo=2, routed)           0.255     0.941    prev_score_out_0_op_i1_21_reg_26814[6]
    SLICE_X50Y77         LUT6 (Prop_lut6_I5_O)        0.045     0.986 r  prev_score_out_2_i_20_reg_26917[6]_i_1/O
                         net (fo=1, routed)           0.000     0.986    prev_score_out_2_i_20_fu_7524_p3[6]
    SLICE_X50Y77         FDRE                                         r  prev_score_out_2_i_20_reg_26917_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14885, unset)        0.807     0.807    ap_clk
    SLICE_X50Y77         FDRE                                         r  prev_score_out_2_i_20_reg_26917_reg[6]/C
                         clock pessimism             -0.005     0.802    
    SLICE_X50Y77         FDRE (Hold_fdre_C_D)         0.121     0.923    prev_score_out_2_i_20_reg_26917_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           0.986    
  -------------------------------------------------------------------
                         slack                                  0.063    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB36_X4Y14   orig1_U/needlemanWunsch_orig1_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X4Y14   orig1_U/needlemanWunsch_orig1_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB18_X3Y28   score1_U/needlemanWunsch_score1_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X3Y28   score1_U/needlemanWunsch_score1_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     FDSE/C              n/a            1.000         5.000       4.000      SLICE_X27Y37   ap_CS_fsm_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X67Y70   ap_CS_fsm_reg[100]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X64Y71   ap_CS_fsm_reg[100]_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X56Y73   ap_CS_fsm_reg[100]_replica_1/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X102Y99  ap_CS_fsm_reg[100]_replica_2/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X81Y75   ap_CS_fsm_reg[100]_replica_3/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X84Y41   ap_CS_fsm_reg[59]_replica_1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X25Y42   ap_CS_fsm_reg[88]_replica_2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X25Y42   ap_CS_fsm_reg[92]_replica_3/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X113Y77  orig1_load_41_reg_25874_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X113Y77  orig1_load_41_reg_25874_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X110Y72  orig1_load_46_reg_26117_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X110Y72  orig1_load_46_reg_26117_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X110Y72  orig1_load_46_reg_26117_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X110Y72  orig1_load_46_reg_26117_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X110Y72  orig1_load_46_reg_26117_reg[5]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X27Y37   ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X56Y73   ap_CS_fsm_reg[100]_replica_1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X47Y68   ap_CS_fsm_reg[101]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X54Y73   ap_CS_fsm_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X65Y75   ap_CS_fsm_reg[11]_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X81Y69   ap_CS_fsm_reg[11]_replica_1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X63Y74   ap_CS_fsm_reg[11]_replica_4/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X54Y68   ap_CS_fsm_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X65Y68   ap_CS_fsm_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X65Y68   ap_CS_fsm_reg[17]/C



