-- generated by newgenasym Wed May 16 16:29:30 2018

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity gl850g is
    port (    
	AGND1:     INOUT  STD_LOGIC;    
	AGND2:     INOUT  STD_LOGIC;    
	AGND3:     INOUT  STD_LOGIC;    
	AGND4:     INOUT  STD_LOGIC;    
	AVDD1:     INOUT  STD_LOGIC;    
	AVDD2:     INOUT  STD_LOGIC;    
	AVDD3:     INOUT  STD_LOGIC;    
	AVDD4:     INOUT  STD_LOGIC;    
	AVDD5:     INOUT  STD_LOGIC;    
	DM0:       INOUT  STD_LOGIC;    
	DM1:       INOUT  STD_LOGIC;    
	DM2:       INOUT  STD_LOGIC;    
	DM3:       INOUT  STD_LOGIC;    
	DM4:       INOUT  STD_LOGIC;    
	DP0:       INOUT  STD_LOGIC;    
	DP1:       INOUT  STD_LOGIC;    
	DP2:       INOUT  STD_LOGIC;    
	DP3:       INOUT  STD_LOGIC;    
	DP4:       INOUT  STD_LOGIC;    
	DVDD1:     INOUT  STD_LOGIC;    
	DVDD2:     INOUT  STD_LOGIC;    
	\dvdd3/sel27\: INOUT  STD_LOGIC;    
	\dvdd4/sel48\: INOUT  STD_LOGIC;    
	\ovcur1#\: INOUT  STD_LOGIC;    
	\ovcur2#\: INOUT  STD_LOGIC;    
	\ovcur3#\: INOUT  STD_LOGIC;    
	\ovcur4#\: INOUT  STD_LOGIC;    
	PAMBER1:   INOUT  STD_LOGIC;    
	PAMBER2:   INOUT  STD_LOGIC;    
	PAMBER3:   INOUT  STD_LOGIC;    
	PAMBER4:   INOUT  STD_LOGIC;    
	PGANG:     INOUT  STD_LOGIC;    
	PGREEN1:   INOUT  STD_LOGIC;    
	PGREEN2:   INOUT  STD_LOGIC;    
	PGREEN3:   INOUT  STD_LOGIC;    
	PGREEN4:   INOUT  STD_LOGIC;    
	PSELF:     INOUT  STD_LOGIC;    
	\pwren1#\: INOUT  STD_LOGIC;    
	\pwren2#\: INOUT  STD_LOGIC;    
	\pwren3#\: INOUT  STD_LOGIC;    
	\pwren4#\: INOUT  STD_LOGIC;    
	\reset#\:  INOUT  STD_LOGIC;    
	RREF:      INOUT  STD_LOGIC;    
	TEST:      INOUT  STD_LOGIC;    
	V33:       INOUT  STD_LOGIC;    
	V5:        INOUT  STD_LOGIC;    
	X1:        INOUT  STD_LOGIC;    
	X2:        INOUT  STD_LOGIC);
end gl850g;
