$date
	Sun May 23 15:29:08 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! z $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$var reg 1 $ x $end
$var reg 1 % y $end
$scope module DUT $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var wire 1 $ x $end
$var wire 1 % y $end
$var reg 1 & NS $end
$var reg 1 ' PS $end
$var reg 1 ! z $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0'
x&
x%
x$
1#
0"
x!
$end
#5
1"
#10
0"
#12
0!
0&
0%
0$
#15
1"
0#
#20
0"
#22
1&
1%
1$
#25
1!
1'
1"
#30
0"
#32
0!
0%
#35
1"
#40
0"
#42
1%
0$
#45
1"
#50
0"
#52
1!
1$
#55
1"
#60
0"
#62
0&
0%
0$
#65
0!
0'
1"
#70
0"
#72
1!
1$
#75
1"
#80
0"
#82
0!
1&
1%
#85
1!
1'
1"
#90
0"
#95
1"
#100
0"
#105
1"
#110
0"
#115
1"
#120
0"
#125
1"
#130
0"
#135
1"
#140
0"
#145
1"
#150
0"
#155
1"
#160
0"
#165
1"
#170
0"
#175
1"
#180
0"
#185
1"
#190
0"
#195
1"
#200
0"
#205
1"
#210
0"
#215
1"
#220
0"
#225
1"
#230
0"
#235
1"
#240
0"
#245
1"
#250
0"
#255
1"
#260
0"
#265
1"
#270
0"
#275
1"
#280
0"
#282
