[["Ten ways to waste a parallel computer.", ["Katherine A. Yelick"], "https://doi.org/10.1145/1555754.1555755", 0], ["Architecting phase change memory as a scalable dram alternative.", ["Benjamin C. Lee", "Engin Ipek", "Onur Mutlu", "Doug Burger"], "https://doi.org/10.1145/1555754.1555758", 12], ["A durable and energy efficient main memory using phase change memory technology.", ["Ping Zhou", "Bo Zhao", "Jun Yang", "Youtao Zhang"], "https://doi.org/10.1145/1555754.1555759", 10], ["Scalable high performance main memory system using phase-change memory technology.", ["Moinuddin K. Qureshi", "Vijayalakshmi Srinivasan", "Jude A. Rivers"], "https://doi.org/10.1145/1555754.1555760", 10], ["Hybrid cache architecture with disparate memory technologies.", ["Xiaoxia Wu", "Jian Li", "Lixin Zhang", "Evan Speight", "Ramakrishnan Rajamony", "Yuan Xie"], "https://doi.org/10.1145/1555754.1555761", 12], ["Dynamic MIPS rate stabilization in out-of-order processors.", ["Jinho Suh", "Michel Dubois"], "https://doi.org/10.1145/1555754.1555763", 11], ["Hardware support for WCET analysis of hard real-time multicore systems.", ["Marco Paolieri", "Eduardo Quinones", "Francisco J. Cazorla", "Guillem Bernat", "Mateo Valero"], "https://doi.org/10.1145/1555754.1555764", 12], ["Spatio-temporal memory streaming.", ["Stephen Somogyi", "Thomas F. Wenisch", "Anastasia Ailamaki", "Babak Falsafi"], "https://doi.org/10.1145/1555754.1555766", 12], ["Stream chaining: exploiting multiple levels of correlation in data prefetching.", ["Pedro Diaz", "Marcelo Cintra"], "https://doi.org/10.1145/1555754.1555767", 12], ["Architectural core salvaging in a multi-core processor for hard-error tolerance.", ["Michael D. Powell", "Arijit Biswas", "Shantanu Gupta", "Shubhendu S. Mukherjee"], "https://doi.org/10.1145/1555754.1555769", 12], ["End-to-end register data-flow continuous self-test.", ["Javier Carretero", "Pedro Chaparro", "Xavier Vera", "Jaume Abella", "Antonio Gonzalez"], "https://doi.org/10.1145/1555754.1555770", 11], ["Memory mapped ECC: low-cost error protection for last level caches.", ["Doe Hyun Yoon", "Mattan Erez"], "https://doi.org/10.1145/1555754.1555771", 12], ["AnySP: anytime anywhere anyway signal processing.", ["Mark Woh", "Sangwon Seo", "Scott A. Mahlke", "Trevor N. Mudge", "Chaitali Chakrabarti", "Krisztian Flautner"], "https://doi.org/10.1145/1555754.1555773", 12], ["Rigel: an architecture and scalable programming interface for a 1000-core accelerator.", ["John H. Kelm", "Daniel R. Johnson", "Matthew R. Johnson", "Neal Clayton Crago", "William Tuohy", "Aqeel Mahesri", "Steven S. Lumetta", "Matthew I. Frank", "Sanjay J. Patel"], "https://doi.org/10.1145/1555754.1555774", 12], ["An analytical model for a GPU architecture with memory-level and thread-level parallelism awareness.", ["Sunpyo Hong", "Hyesoon Kim"], "https://doi.org/10.1145/1555754.1555775", 12], ["Multi-execution: multicore caching for data-similar executions.", ["Susmit Biswas", "Diana Franklin", "Alan Savage", "Ryan Dixon", "Timothy Sherwood", "Frederic T. Chong"], "https://doi.org/10.1145/1555754.1555777", 10], ["PIPP: promotion/insertion pseudo-partitioning of multi-core shared caches.", ["Yuejian Xie", "Gabriel H. Loh"], "https://doi.org/10.1145/1555754.1555778", 10], ["Reactive NUCA: near-optimal block placement and replication in distributed caches.", ["Nikos Hardavellas", "Michael Ferdman", "Babak Falsafi", "Anastasia Ailamaki"], "https://doi.org/10.1145/1555754.1555779", 12], ["A case for bufferless routing in on-chip networks.", ["Thomas Moscibroda", "Onur Mutlu"], "https://doi.org/10.1145/1555754.1555781", 12], ["Application-aware deadlock-free oblivious routing.", ["Michel A. Kinsy", "Myong Hyon Cho", "Tina Wen", "G. Edward Suh", "Marten van Dijk", "Srinivas Devadas"], "https://doi.org/10.1145/1555754.1555782", 12], ["Indirect adaptive routing on large scale interconnection networks.", ["Nan Jiang", "John Kim", "William J. Dally"], "https://doi.org/10.1145/1555754.1555783", 12], ["Internet-scale service infrastructure efficiency.", ["James R. Hamilton"], "https://doi.org/10.1145/1555754.1555756", 0], ["InvisiFence: performance-transparent memory ordering in conventional multiprocessors.", ["Colin Blundell", "Milo M. K. Martin", "Thomas F. Wenisch"], "https://doi.org/10.1145/1555754.1555785", 12], ["Decoupled store completion/silent deterministic replay: enabling scalable data memory for CPR/CFP processors.", ["Andrew D. Hilton", "Amir Roth"], "https://doi.org/10.1145/1555754.1555786", 10], ["Decoupled DIMM: building high-bandwidth memory system using low-speed DRAM devices.", ["Hongzhong Zheng", "Jiang Lin", "Zhao Zhang", "Zhichun Zhu"], "https://doi.org/10.1145/1555754.1555788", 12], ["Disaggregated memory for expansion and sharing in blade servers.", ["Kevin T. Lim", "Jichuan Chang", "Trevor N. Mudge", "Parthasarathy Ranganathan", "Steven K. Reinhardt", "Thomas F. Wenisch"], "https://doi.org/10.1145/1555754.1555789", 12], ["The performance of PC solid-state disks (SSDs) as a function of bandwidth, concurrency, device architecture, and system organization.", ["Cagdas Dirik", "Bruce L. Jacob"], "https://doi.org/10.1145/1555754.1555790", 11], ["Thread criticality predictors for dynamic performance, power, and resource management in chip multiprocessors.", ["Abhishek Bhattacharjee", "Margaret Martonosi"], "https://doi.org/10.1145/1555754.1555792", 12], ["Thread motion: fine-grained power management for multi-core systems.", ["Krishna K. Rangan", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1145/1555754.1555793", 12], ["Temperature-constrained power control for chip multiprocessors with online model estimation.", ["Yefu Wang", "Kai Ma", "Xiaorui Wang"], "https://doi.org/10.1145/1555754.1555794", 11], ["A case for an interleaving constrained shared-memory multi-processor.", ["Jie Yu", "Satish Narayanasamy"], "https://doi.org/10.1145/1555754.1555796", 12], ["SigRace: signature-based data race detection.", ["Abdullah Muzahid", "Dario Suarez Gracia", "Shanxiang Qi", "Josep Torrellas"], "https://doi.org/10.1145/1555754.1555797", 12], ["ECMon: exposing cache events for monitoring.", ["Vijay Nagarajan", "Rajiv Gupta"], "https://doi.org/10.1145/1555754.1555798", 12], ["End-to-end performance forecasting: finding bottlenecks before they happen.", ["Ali G. Saidi", "Nathan L. Binkert", "Steven K. Reinhardt", "Trevor N. Mudge"], "https://doi.org/10.1145/1555754.1555800", 10], ["Scaling the bandwidth wall: challenges in and avenues for CMP scaling.", ["Brian M. Rogers", "Anil Krishna", "Gordon B. Bell", "Ken V. Vu", "Xiaowei Jiang", "Yan Solihin"], "https://doi.org/10.1145/1555754.1555801", 12], ["A fault tolerant, area efficient architecture for Shor's factoring algorithm.", ["Mark Whitney", "Nemanja Isailovic", "Yatish Patel", "John Kubiatowicz"], "https://doi.org/10.1145/1555754.1555802", 12], ["Performance and power of cache-based reconfigurable computing.", ["Andrew Putnam", "Susan J. Eggers", "Dave Bennett", "Eric Dellinger", "Jeff Mason", "Henry Styles", "Prasanna Sundararajan", "Ralph Wittig"], "https://doi.org/10.1145/1555754.1555804", 11], ["A memory system design framework: creating smart memories.", ["Amin Firoozshahian", "Alex Solomatnikov", "Ofer Shacham", "Zain Asgar", "Stephen Richardson", "Christos Kozyrakis", "Mark Horowitz"], "https://doi.org/10.1145/1555754.1555805", 12], ["Flexible reference-counting-based hardware acceleration for garbage collection.", ["Jose A. Joao", "Onur Mutlu", "Yale N. Patt"], "https://doi.org/10.1145/1555754.1555806", 11], ["Firefly: illuminating future network-on-chip with nanophotonics.", ["Yan Pan", "Prabhat Kumar", "John Kim", "Gokhan Memik", "Yu Zhang", "Alok N. Choudhary"], "https://doi.org/10.1145/1555754.1555808", 12], ["Phastlane: a rapid transit optical routing network.", ["Mark J. Cianchetti", "Joseph C. Kerekes", "David H. Albonesi"], "https://doi.org/10.1145/1555754.1555809", 10], ["Achieving predictable performance through better memory controller placement in many-core CMPs.", ["Dennis Abts", "Natalie D. Enright Jerger", "John Kim", "Dan Gibson", "Mikko H. Lipasti"], "https://doi.org/10.1145/1555754.1555810", 11], ["Dynamic performance tuning for speculative threads.", ["Yangchun Luo", "Venkatesan Packirisamy", "Wei-Chung Hsu", "Antonia Zhai", "Nikhil Mungre", "Ankit Tarkas"], "https://doi.org/10.1145/1555754.1555812", 12], ["Boosting single-thread performance in multi-core systems through fine-grain multi-threading.", ["Carlos Madriles", "Pedro Lopez", "Josep M. Codina", "Enric Gibert", "Fernando Latorre", "Alejandro Martinez", "Raul Martinez", "Antonio Gonzalez"], "https://doi.org/10.1145/1555754.1555813", 10], ["Simultaneous speculative threading: a novel pipeline architecture implemented in sun's rock processor.", ["Shailender Chaudhry", "Robert Cypher", "Magnus Ekman", "Martin Karlsson", "Anders Landin", "Sherman Yip", "Hakan Zeffer", "Marc Tremblay"], "https://doi.org/10.1145/1555754.1555814", 12]]