digraph "CFG for '_ZL120p_ZN2xf11accel_utils13Array2hlsStrmILi32ELi256ELi256ELi1ELi1ELi8ELi16384EEEP7ap_uintILi32EER6streamI7ap_uintILi32EEEii_1P14xf_accel_utilsP7ap_uintILi32EERN3hls6streamIS2_EEii' function" {
	label="CFG for '_ZL120p_ZN2xf11accel_utils13Array2hlsStrmILi32ELi256ELi256ELi1ELi1ELi8ELi16384EEEP7ap_uintILi32EER6streamI7ap_uintILi32EEEii_1P14xf_accel_utilsP7ap_uintILi32EERN3hls6streamIS2_EEii' function";

	Node0x311ff80 [shape=record,label="{%0:\l  %1 = alloca %struct.xf_accel_utils*, align 8\l  %2 = alloca %class.ap_uint*, align 8\l  %3 = alloca %\"class.hls::stream\"*, align 8\l  %4 = alloca i32, align 4\l  %5 = alloca i32, align 4\l  %pixel_width = alloca i32, align 4\l  %loop_count = alloca i32, align 4\l  %i = alloca i32, align 4\l  store %struct.xf_accel_utils* %this_, %struct.xf_accel_utils** %1, align 8\l  store %class.ap_uint* %srcPtr, %class.ap_uint** %2, align 8\l  store %\"class.hls::stream\"* %dstStrm, %\"class.hls::stream\"** %3, align 8\l  store i32 %rows, i32* %4, align 4\l  store i32 %cols, i32* %5, align 4\l  store i32 8, i32* %pixel_width, align 4\l  %6 = load i32* %4, align 4\l  %7 = load i32* %5, align 4\l  %8 = mul nsw i32 %6, %7\l  %9 = load i32* %pixel_width, align 4\l  %10 = mul nsw i32 %8, %9\l  %11 = add nsw i32 %10, 32\l  %12 = sub nsw i32 %11, 1\l  %13 = sdiv i32 %12, 32\l  store i32 %13, i32* %loop_count, align 4\l  store i32 0, i32* %i, align 4\l  br label %14\l}"];
	Node0x311ff80 -> Node0x3120cf0;
	Node0x3120cf0 [shape=record,label="{%14:\l\l  %15 = load i32* %i, align 4\l  %16 = load i32* %loop_count, align 4\l  %17 = icmp slt i32 %15, %16\l  br i1 %17, label %18, label %27\l|{<s0>T|<s1>F}}"];
	Node0x3120cf0:s0 -> Node0x3120ed0;
	Node0x3120cf0:s1 -> Node0x3120f30;
	Node0x3120ed0 [shape=record,label="{%18:\l\l  %19 = load %\"class.hls::stream\"** %3, align 8\l  %20 = load i32* %i, align 4\l  %21 = sext i32 %20 to i64\l  %22 = load %class.ap_uint** %2, align 8\l  %23 = getelementptr inbounds %class.ap_uint* %22, i64 %21\l  call void @_ZN3hls6streamI7ap_uintILi32EEE5writeERKS2_(%\"class.hls::stream\"* %19, %class.ap_uint* %23)\l  br label %24\l}"];
	Node0x3120ed0 -> Node0x31213a0;
	Node0x31213a0 [shape=record,label="{%24:\l\l  %25 = load i32* %i, align 4\l  %26 = add nsw i32 %25, 1\l  store i32 %26, i32* %i, align 4\l  br label %14\l}"];
	Node0x31213a0 -> Node0x3120cf0;
	Node0x3120f30 [shape=record,label="{%27:\l\l  ret void\l}"];
}
