{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1759169811830 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1759169811840 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 29 14:16:51 2025 " "Processing started: Mon Sep 29 14:16:51 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1759169811840 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759169811840 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab4 -c lab4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab4 -c lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759169811840 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1759169812164 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1759169812164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topost/src/synchronizer_3bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file topost/src/synchronizer_3bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synchronizer_3bit-behavioral " "Found design unit 1: synchronizer_3bit-behavioral" {  } { { "toPost/src/synchronizer_3bit.vhd" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab4/toPost/src/synchronizer_3bit.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759169818227 ""} { "Info" "ISGN_ENTITY_NAME" "1 synchronizer_3bit " "Found entity 1: synchronizer_3bit" {  } { { "toPost/src/synchronizer_3bit.vhd" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab4/toPost/src/synchronizer_3bit.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759169818227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759169818227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topost/src/seven_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file topost/src/seven_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_seg-behavioral " "Found design unit 1: seven_seg-behavioral" {  } { { "toPost/src/seven_seg.vhd" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab4/toPost/src/seven_seg.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759169818229 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_seg " "Found entity 1: seven_seg" {  } { { "toPost/src/seven_seg.vhd" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab4/toPost/src/seven_seg.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759169818229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759169818229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topost/src/rising_edge_synchronizer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file topost/src/rising_edge_synchronizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rising_edge_synchronizer-behavioral " "Found design unit 1: rising_edge_synchronizer-behavioral" {  } { { "toPost/src/rising_edge_synchronizer.vhd" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab4/toPost/src/rising_edge_synchronizer.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759169818231 ""} { "Info" "ISGN_ENTITY_NAME" "1 rising_edge_synchronizer " "Found entity 1: rising_edge_synchronizer" {  } { { "toPost/src/rising_edge_synchronizer.vhd" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab4/toPost/src/rising_edge_synchronizer.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759169818231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759169818231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topost/src/generic_add_sub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file topost/src/generic_add_sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 generic_add_sub-beh " "Found design unit 1: generic_add_sub-beh" {  } { { "toPost/src/generic_add_sub.vhd" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab4/toPost/src/generic_add_sub.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759169818243 ""} { "Info" "ISGN_ENTITY_NAME" "1 generic_add_sub " "Found entity 1: generic_add_sub" {  } { { "toPost/src/generic_add_sub.vhd" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab4/toPost/src/generic_add_sub.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759169818243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759169818243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topost/src/add_sub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file topost/src/add_sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_sub-top " "Found design unit 1: add_sub-top" {  } { { "toPost/src/add_sub.vhd" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab4/toPost/src/add_sub.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759169818256 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_sub " "Found entity 1: add_sub" {  } { { "toPost/src/add_sub.vhd" "" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab4/toPost/src/add_sub.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759169818256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759169818256 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "add_sub " "Elaborating entity \"add_sub\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1759169818300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synchronizer_3bit synchronizer_3bit:sync_a " "Elaborating entity \"synchronizer_3bit\" for hierarchy \"synchronizer_3bit:sync_a\"" {  } { { "toPost/src/add_sub.vhd" "sync_a" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab4/toPost/src/add_sub.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759169818309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rising_edge_synchronizer rising_edge_synchronizer:add_edge " "Elaborating entity \"rising_edge_synchronizer\" for hierarchy \"rising_edge_synchronizer:add_edge\"" {  } { { "toPost/src/add_sub.vhd" "add_edge" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab4/toPost/src/add_sub.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759169818312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_add_sub generic_add_sub:add_sub_unit " "Elaborating entity \"generic_add_sub\" for hierarchy \"generic_add_sub:add_sub_unit\"" {  } { { "toPost/src/add_sub.vhd" "add_sub_unit" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab4/toPost/src/add_sub.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759169818312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg seven_seg:seg_a " "Elaborating entity \"seven_seg\" for hierarchy \"seven_seg:seg_a\"" {  } { { "toPost/src/add_sub.vhd" "seg_a" { Text "C:/Users/a9284/Documents/GitHub/CPET-343/Lab4/toPost/src/add_sub.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759169818316 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1759169818663 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1759169818963 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759169818963 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "68 " "Implemented 68 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1759169818992 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1759169818992 ""} { "Info" "ICUT_CUT_TM_LCELLS" "37 " "Implemented 37 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1759169818992 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1759169818992 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4915 " "Peak virtual memory: 4915 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1759169819008 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 29 14:16:59 2025 " "Processing ended: Mon Sep 29 14:16:59 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1759169819008 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1759169819008 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1759169819008 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1759169819008 ""}
