# MIPS-32-Pipelineed-Processor
This is the implementation of 5-stage pipeline, 32 bit MIPS architecture processor. This project gives a broad view of the MIPS architecture, including instruction-set, memory-model, interrupts.
