;redcode
;assert 1
	MOV -7, <-20
	MOV -1, <-20
	SUB #0, 63
	MOV -601, <-20
	SUB 0, 0
	SPL -1, @-121
	MOV @121, 106
	MOV -501, <-20
	DJN -1, @-121
	MOV <127, @106
	MOV @121, 106
	MOV -601, <-20
	MOV @121, 106
	MOV -601, <-20
	SUB 0, 0
	JMN @12, #210
	SLT @-121, 103
	SUB @121, 106
	SUB @121, 106
	MOV <127, @106
	SUB 0, 3
	MOV -7, <-20
	MOV @-121, 163
	MOV @121, 106
	SUB 0, 3
	SUB @127, 106
	MOV -17, <-36
	MOV -17, <-36
	MOV <127, @102
	SUB 0, 3
	MOV -7, <-20
	SLT @-121, 163
	MOV -1, <-20
	MOV -17, <-36
	MOV -17, <-36
	MOV <127, @102
	SUB 0, 3
	MOV -7, <-20
	SLT @-121, 163
	MOV -1, <-20
	MOV @121, 106
	SUB @127, 106
	MOV -1, <-20
	JMN @12, #210
	MOV -1, <-20
	MOV @121, 106
	SUB @127, 106
	DJN 0, 0
	MOV -17, <-36
	MOV <127, @102
	SUB 0, 3
	MOV -7, <-20
	SLT @-121, 163
	MOV -17, <-36
	DJN -1, @-121
	SUB #12, @10
	SPL <-121, 103
	MOV @121, 106
	MOV -601, <-20
	MOV @121, 106
	MOV -601, <-20
	MOV @121, 106
	DJN 0, 0
	SUB <127, @106
	SUB #-79, @202
	DJN -1, @-121
	MOV <127, @106
	DJN -1, @-121
	SUB @127, 106
	DJN 0, 0
	MOV -17, <-36
	MOV <127, @102
	SUB 0, 3
	MOV -7, <-20
	SLT @-121, 163
