<h1>8-bit Vedic Multiplier using Domino Logic</h1>

<p>This repository contains the design and implementation of an <strong>8-bit Vedic multiplier</strong> using <strong>domino logic</strong>.</p>

<h2>Overview</h2>
<ul>
  <li>Designed a <strong>Half-Adder</strong> using <strong>domino logic</strong>.</li>
  <li>Used it to build a <strong>Ripple Carry Adder (RCA)</strong> and a <strong>2√ó2 Multiplier</strong>.</li>
  <li>Extended the design to an <strong>8-bit Vedic Multiplier</strong> for efficient multiplication.</li>
</ul>

<h2>Features</h2>
<ul>
  <li>‚úîÔ∏è NMOS & PMOS W/L ratio:<strong> 2u/0.18u </strong></li>
  <li>‚úîÔ∏è <strong>Clock Cycles: </strong> 14 cycles atleast
          <ol type="1"><li> 2 cycles for 2X2 Multiplier</li>
          <li> 4 cycles for each 4-bit RCA, so 3 RCAs = 4X3 = 12 cycles</li>
          <li><strong> Total Cycles:</strong> 14 cycles</li></ol></li>
  <li>‚úîÔ∏è <strong>Scalable structure</strong> for larger multipliers.</li>
</ul>

<h2>Usage</h2>
<p>Clone the repo and simulate the design using <strong>Cadence Virtuoso</strong>, or any preferred tool for <strong>Domino Logic verification</strong>.</p>

<p>üöÄ <strong>Contributions & Improvements Welcome!</strong></p>
