# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../rtl_srcs/encoder_4to2.v" \
"../../../../encoder_4to2.srcs/sim_1/new/tb_encoder_4to2.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
