{D:/VLSI Design/verilog_practice/18_Gate_Level_Modelling/gate_modeling.v} {1 {vlog -work work -stats=none {D:/VLSI Design/verilog_practice/18_Gate_Level_Modelling/gate_modeling.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module gate_modeling

Top level modules:
	gate_modeling

} {} {}}
