--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml TOP.twx TOP.ncd -o TOP.twr TOP.pcf -ucf AMIIBA2_RevA.ucf

Design file:              TOP.ncd
Physical constraint file: TOP.pcf
Device,package,speed:     xc6slx9,csg225,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
Encoder<0>  |    3.373(R)|      SLOW  |   -1.420(R)|      FAST  |clk_BUFGP         |   0.000|
Encoder<1>  |    3.622(R)|      SLOW  |   -1.533(R)|      FAST  |clk_BUFGP         |   0.000|
EncoderBoton|    2.409(R)|      SLOW  |   -0.857(R)|      FAST  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
LEDS<0>     |        10.765(R)|      SLOW  |         4.732(R)|      FAST  |clk_BUFGP         |   0.000|
LEDS<1>     |        10.868(R)|      SLOW  |         4.727(R)|      FAST  |clk_BUFGP         |   0.000|
LEDS<2>     |        10.112(R)|      SLOW  |         4.292(R)|      FAST  |clk_BUFGP         |   0.000|
LEDS<3>     |        10.802(R)|      SLOW  |         4.769(R)|      FAST  |clk_BUFGP         |   0.000|
LEDS<4>     |        10.264(R)|      SLOW  |         4.464(R)|      FAST  |clk_BUFGP         |   0.000|
LEDS<5>     |        10.482(R)|      SLOW  |         4.487(R)|      FAST  |clk_BUFGP         |   0.000|
LEDS<6>     |        11.189(R)|      SLOW  |         4.870(R)|      FAST  |clk_BUFGP         |   0.000|
LEDS<7>     |        10.479(R)|      SLOW  |         4.487(R)|      FAST  |clk_BUFGP         |   0.000|
LEDS<8>     |        11.493(R)|      SLOW  |         5.251(R)|      FAST  |clk_BUFGP         |   0.000|
LEDS<9>     |        10.065(R)|      SLOW  |         4.242(R)|      FAST  |clk_BUFGP         |   0.000|
LEDS<10>    |        11.248(R)|      SLOW  |         4.900(R)|      FAST  |clk_BUFGP         |   0.000|
LEDS<11>    |        11.880(R)|      SLOW  |         5.456(R)|      FAST  |clk_BUFGP         |   0.000|
LEDS<12>    |        10.598(R)|      SLOW  |         4.673(R)|      FAST  |clk_BUFGP         |   0.000|
LEDS<13>    |         9.733(R)|      SLOW  |         4.066(R)|      FAST  |clk_BUFGP         |   0.000|
LEDS<14>    |        10.853(R)|      SLOW  |         4.741(R)|      FAST  |clk_BUFGP         |   0.000|
LEDS<15>    |         9.622(R)|      SLOW  |         4.004(R)|      FAST  |clk_BUFGP         |   0.000|
LEDS<16>    |         9.751(R)|      SLOW  |         4.118(R)|      FAST  |clk_BUFGP         |   0.000|
LEDS<17>    |         9.802(R)|      SLOW  |         4.211(R)|      FAST  |clk_BUFGP         |   0.000|
LEDS<18>    |        11.424(R)|      SLOW  |         5.029(R)|      FAST  |clk_BUFGP         |   0.000|
LEDS<19>    |        11.521(R)|      SLOW  |         5.255(R)|      FAST  |clk_BUFGP         |   0.000|
LEDS<20>    |         9.977(R)|      SLOW  |         4.278(R)|      FAST  |clk_BUFGP         |   0.000|
LEDS<21>    |        10.232(R)|      SLOW  |         4.312(R)|      FAST  |clk_BUFGP         |   0.000|
LEDS<22>    |        11.373(R)|      SLOW  |         4.968(R)|      FAST  |clk_BUFGP         |   0.000|
LEDS<23>    |        10.026(R)|      SLOW  |         4.221(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.804|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Oct 19 12:50:15 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4571 MB



