[2025-06-29 12:26:40,651] Running step: step_qonnx_to_finn [1/10]
[2025-06-29 12:26:40,713] Running step: step_tidy_up [2/10]
[2025-06-29 12:26:40,732] Running step: step_streamline [3/10]
[2025-06-29 12:26:41,401] /usr/local/lib/python3.10/dist-packages/qonnx/transformation/infer_data_layouts.py:127: UserWarning: Assuming 4D input is NCHW
[2025-06-29 12:26:41,401]   warnings.warn("Assuming 4D input is NCHW")
[2025-06-29 12:26:41,403] Running step: step_convert_to_hw [4/10]
[2025-06-29 12:26:41,413] Running step: step_create_dataflow_partition [5/10]
[2025-06-29 12:26:41,416] Running step: step_specialize_layers [6/10]
[2025-06-29 12:26:41,418] Running step: step_target_fps_parallelization [7/10]
[2025-06-29 12:26:41,424] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/set_folding.py:233: UserWarning: Node MVAU_hls_0 is bottleneck with 32 cycles, running second pass
[2025-06-29 12:26:41,424]   warnings.warn(
[2025-06-29 12:26:41,430] Running step: step_apply_folding_config [8/10]
[2025-06-29 12:26:41,431] Running step: step_minimize_bit_width [9/10]
[2025-06-29 12:26:41,434] /home/changhong/prj/finn/src/finn/custom_op/fpgadataflow/matrixvectoractivation.py:496: UserWarning: Clipping some thresholds in MVAU_hls_1
[2025-06-29 12:26:41,434]   warnings.warn("Clipping some thresholds in %s" % self.onnx_node.name)
[2025-06-29 12:26:41,436] /home/changhong/prj/finn/src/finn/custom_op/fpgadataflow/matrixvectoractivation.py:496: UserWarning: Clipping some thresholds in MVAU_hls_2
[2025-06-29 12:26:41,436]   warnings.warn("Clipping some thresholds in %s" % self.onnx_node.name)
[2025-06-29 12:26:41,440] Running step: step_generate_estimate_reports [10/10]
[2025-06-29 12:26:41,544] Running step: step_qonnx_to_finn [1/19]
[2025-06-29 12:26:41,605] Running step: step_tidy_up [2/19]
[2025-06-29 12:26:41,624] Running step: step_streamline [3/19]
[2025-06-29 12:26:42,265] /usr/local/lib/python3.10/dist-packages/qonnx/transformation/infer_data_layouts.py:127: UserWarning: Assuming 4D input is NCHW
[2025-06-29 12:26:42,265]   warnings.warn("Assuming 4D input is NCHW")
[2025-06-29 12:26:42,267] Running step: step_convert_to_hw [4/19]
[2025-06-29 12:26:42,276] Running step: step_create_dataflow_partition [5/19]
[2025-06-29 12:26:42,279] Running step: step_specialize_layers [6/19]
[2025-06-29 12:26:42,282] Running step: step_target_fps_parallelization [7/19]
[2025-06-29 12:26:42,287] Running step: step_apply_folding_config [8/19]
[2025-06-29 12:26:42,289] Running step: step_minimize_bit_width [9/19]
[2025-06-29 12:26:42,292] /home/changhong/prj/finn/src/finn/custom_op/fpgadataflow/matrixvectoractivation.py:496: UserWarning: Clipping some thresholds in MVAU_hls_1
[2025-06-29 12:26:42,292]   warnings.warn("Clipping some thresholds in %s" % self.onnx_node.name)
[2025-06-29 12:26:42,294] /home/changhong/prj/finn/src/finn/custom_op/fpgadataflow/matrixvectoractivation.py:496: UserWarning: Clipping some thresholds in MVAU_hls_2
[2025-06-29 12:26:42,294]   warnings.warn("Clipping some thresholds in %s" % self.onnx_node.name)
[2025-06-29 12:26:42,298] Running step: step_generate_estimate_reports [10/19]
[2025-06-29 12:26:42,298] Running step: step_hw_codegen [11/19]
[2025-06-29 12:26:43,322] Running step: step_hw_ipgen [12/19]
[2025-06-29 12:31:24,270] Running step: step_set_fifo_depths [13/19]
[2025-06-29 12:31:24,279] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for MVAU_hls_0
[2025-06-29 12:31:24,279]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-06-29 12:31:24,279] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for MVAU_hls_1
[2025-06-29 12:31:24,279]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-06-29 12:31:24,280] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for MVAU_hls_2
[2025-06-29 12:31:24,280]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-06-29 12:31:24,280] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for MVAU_hls_3
[2025-06-29 12:31:24,280]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-06-29 12:31:24,315] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for MVAU_hls_3
[2025-06-29 12:31:24,315]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-06-29 12:31:24,315] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for MVAU_hls_2
[2025-06-29 12:31:24,316]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-06-29 12:31:24,316] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for MVAU_hls_1
[2025-06-29 12:31:24,316] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for MVAU_hls_0
[2025-06-29 12:31:24,316]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-06-29 12:31:24,316]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-06-29 12:31:54,251] Vivado Simulator v2022.2
[2025-06-29 12:31:54,251] Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
[2025-06-29 12:31:54,251] Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab work.glbl work.finn_design_wrapper -relax -prj rtlsim.prj -dll -s finn_design_wrapper -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_1_16 -L floating_point_v7_0_21 -L floating_point_v7_1_18 -L floating_point_v7_1_15 -L floating_point_v7_1_19
[2025-06-29 12:31:54,251] Multi-threading is on. Using 20 slave threads.
[2025-06-29 12:31:54,251] INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/Xilinx/Vivado/2022.2/data/verilog/src/glbl.v" into library work
[2025-06-29 12:31:54,251] INFO: [VRFC 10-311] analyzing module glbl
[2025-06-29 12:31:54,251] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_r5_3764j/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_0_0/synth/finn_design_StreamingFIFO_rtl_0_0.v" into library work
[2025-06-29 12:31:54,251] INFO: [VRFC 10-311] analyzing module finn_design_StreamingFIFO_rtl_0_0
[2025-06-29 12:31:54,251] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_r5_3764j/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_flow_control_loop_pipe_sequential_init.v" into library work
[2025-06-29 12:31:54,251] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_flow_control_loop_pipe_sequential_init
[2025-06-29 12:31:54,251] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_r5_3764j/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_hls_deadlock_idx0_monitor.v" into library work
[2025-06-29 12:31:54,251] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_hls_deadlock_idx0_monitor
[2025-06-29 12:31:54,251] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_r5_3764j/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_hls_deadlock_idx1_monitor.v" into library work
[2025-06-29 12:31:54,251] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_hls_deadlock_idx1_monitor
[2025-06-29 12:31:54,251] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_r5_3764j/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_mac_muladd_8s_2s_10s_11_4_1.v" into library work
[2025-06-29 12:31:54,251] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_mac_muladd_8s_2s_10s_11_4_1_DSP48_0
[2025-06-29 12:31:54,251] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_mac_muladd_8s_2s_10s_11_4_1
[2025-06-29 12:31:54,251] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_r5_3764j/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_mac_muladd_8s_2s_11s_11_4_1.v" into library work
[2025-06-29 12:31:54,251] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_mac_muladd_8s_2s_11s_11_4_1_DSP48_1
[2025-06-29 12:31:54,251] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_mac_muladd_8s_2s_11s_11_4_1
[2025-06-29 12:31:54,251] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_r5_3764j/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_mac_muladd_8s_2s_18s_18_4_1.v" into library work
[2025-06-29 12:31:54,251] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_mac_muladd_8s_2s_18s_18_4_1_DSP48_2
[2025-06-29 12:31:54,251] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_mac_muladd_8s_2s_18s_18_4_1
[2025-06-29 12:31:54,251] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_r5_3764j/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch.v" into library work
[2025-06-29 12:31:54,251] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch
[2025-06-29 12:31:54,251] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_r5_3764j/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_0_ROM_AUTO_1R.v" into library work
[2025-06-29 12:31:54,251] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_0_ROM_AUTO_1R
[2025-06-29 12:31:54,251] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_r5_3764j/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_1_ROM_AUTO_1R.v" into library work
[2025-06-29 12:31:54,251] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_1_ROM_AUTO_1R
[2025-06-29 12:31:54,251] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_r5_3764j/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_2_ROM_AUTO_1R.v" into library work
[2025-06-29 12:31:54,251] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_2_ROM_AUTO_1R
[2025-06-29 12:31:54,251] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_r5_3764j/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_3_ROM_AUTO_1R.v" into library work
[2025-06-29 12:31:54,251] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_3_ROM_AUTO_1R
[2025-06-29 12:31:54,251] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_r5_3764j/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_4_ROM_AUTO_1R.v" into library work
[2025-06-29 12:31:54,251] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_4_ROM_AUTO_1R
[2025-06-29 12:31:54,251] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_r5_3764j/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_5_ROM_AUTO_1R.v" into library work
[2025-06-29 12:31:54,251] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_5_ROM_AUTO_1R
[2025-06-29 12:31:54,251] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_r5_3764j/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_6_ROM_AUTO_1R.v" into library work
[2025-06-29 12:31:54,251] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_6_ROM_AUTO_1R
[2025-06-29 12:31:54,251] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_r5_3764j/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_7_ROM_AUTO_1R.v" into library work
[2025-06-29 12:31:54,251] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_7_ROM_AUTO_1R
[2025-06-29 12:31:54,251] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_r5_3764j/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_8_ROM_AUTO_1R.v" into library work
[2025-06-29 12:31:54,251] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_8_ROM_AUTO_1R
[2025-06-29 12:31:54,251] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_r5_3764j/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_9_ROM_AUTO_1R.v" into library work
[2025-06-29 12:31:54,251] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_9_ROM_AUTO_1R
[2025-06-29 12:31:54,251] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_r5_3764j/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_10_ROM_AUTO_1R.v" into library work
[2025-06-29 12:31:54,251] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_10_ROM_AUTO_1R
[2025-06-29 12:31:54,251] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_r5_3764j/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_11_ROM_AUTO_1R.v" into library work
[2025-06-29 12:31:54,251] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_11_ROM_AUTO_1R
[2025-06-29 12:31:54,252] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_r5_3764j/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_12_ROM_AUTO_1R.v" into library work
[2025-06-29 12:31:54,252] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_12_ROM_AUTO_1R
[2025-06-29 12:31:54,252] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_r5_3764j/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_13_ROM_AUTO_1R.v" into library work
[2025-06-29 12:31:54,252] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_13_ROM_AUTO_1R
[2025-06-29 12:31:54,252] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_r5_3764j/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_14_ROM_AUTO_1R.v" into library work
[2025-06-29 12:31:54,252] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_14_ROM_AUTO_1R
[2025-06-29 12:31:54,252] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_r5_3764j/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_15_ROM_AUTO_1R.v" into library work
[2025-06-29 12:31:54,252] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_15_ROM_AUTO_1R
[2025-06-29 12:31:54,252] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_r5_3764j/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_16_ROM_AUTO_1R.v" into library work
[2025-06-29 12:31:54,252] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_16_ROM_AUTO_1R
[2025-06-29 12:31:54,252] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_r5_3764j/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_17_ROM_AUTO_1R.v" into library work
[2025-06-29 12:31:54,252] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_17_ROM_AUTO_1R
[2025-06-29 12:31:54,252] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_r5_3764j/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_18_ROM_AUTO_1R.v" into library work
[2025-06-29 12:31:54,252] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_18_ROM_AUTO_1R
[2025-06-29 12:31:54,252] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_r5_3764j/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_19_ROM_AUTO_1R.v" into library work
[2025-06-29 12:31:54,252] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_19_ROM_AUTO_1R
[2025-06-29 12:31:54,252] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_r5_3764j/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_20_ROM_AUTO_1R.v" into library work
[2025-06-29 12:31:54,252] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_20_ROM_AUTO_1R
[2025-06-29 12:31:54,252] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_r5_3764j/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_21_ROM_AUTO_1R.v" into library work
[2025-06-29 12:31:54,252] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_21_ROM_AUTO_1R
[2025-06-29 12:31:54,252] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_r5_3764j/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_22_ROM_AUTO_1R.v" into library work
[2025-06-29 12:31:54,252] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_22_ROM_AUTO_1R
[2025-06-29 12:31:54,252] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_r5_3764j/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_23_ROM_AUTO_1R.v" into library work
[2025-06-29 12:31:54,252] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_23_ROM_AUTO_1R
[2025-06-29 12:31:54,252] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_r5_3764j/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_24_ROM_AUTO_1R.v" into library work
[2025-06-29 12:31:54,252] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_24_ROM_AUTO_1R
[2025-06-29 12:31:54,252] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_r5_3764j/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_25_ROM_AUTO_1R.v" into library work
[2025-06-29 12:31:54,252] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_25_ROM_AUTO_1R
[2025-06-29 12:31:54,252] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_r5_3764j/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_26_ROM_AUTO_1R.v" into library work
[2025-06-29 12:31:54,252] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_26_ROM_AUTO_1R
[2025-06-29 12:31:54,252] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_r5_3764j/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_27_ROM_AUTO_1R.v" into library work
[2025-06-29 12:31:54,252] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_27_ROM_AUTO_1R
[2025-06-29 12:31:54,252] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_r5_3764j/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_28_ROM_AUTO_1R.v" into library work
[2025-06-29 12:31:54,252] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_28_ROM_AUTO_1R
[2025-06-29 12:31:54,252] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_r5_3764j/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_29_ROM_AUTO_1R.v" into library work
[2025-06-29 12:31:54,252] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_29_ROM_AUTO_1R
[2025-06-29 12:31:54,252] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_r5_3764j/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_30_ROM_AUTO_1R.v" into library work
[2025-06-29 12:31:54,252] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_30_ROM_AUTO_1R
[2025-06-29 12:31:54,252] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_r5_3764j/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_31_ROM_AUTO_1R.v" into library work
[2025-06-29 12:31:54,252] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_31_ROM_AUTO_1R
[2025-06-29 12:31:54,252] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_r5_3764j/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_32_ROM_AUTO_1R.v" into library work
[2025-06-29 12:31:54,252] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_32_ROM_AUTO_1R
[2025-06-29 12:31:54,252] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_r5_3764j/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_33_ROM_AUTO_1R.v" into library work
[2025-06-29 12:31:54,252] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_33_ROM_AUTO_1R
[2025-06-29 12:31:54,252] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_r5_3764j/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_34_ROM_AUTO_1R.v" into library work
[2025-06-29 12:31:54,252] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_34_ROM_AUTO_1R
[2025-06-29 12:31:54,252] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_r5_3764j/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_35_ROM_AUTO_1R.v" into library work
[2025-06-29 12:31:54,252] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_35_ROM_AUTO_1R
[2025-06-29 12:31:54,252] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_r5_3764j/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_36_ROM_AUTO_1R.v" into library work
[2025-06-29 12:31:54,252] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_36_ROM_AUTO_1R
[2025-06-29 12:31:54,252] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_r5_3764j/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_37_ROM_AUTO_1R.v" into library work
[2025-06-29 12:31:54,252] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_37_ROM_AUTO_1R
[2025-06-29 12:31:54,252] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_r5_3764j/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_38_ROM_AUTO_1R.v" into library work
[2025-06-29 12:31:54,252] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_38_ROM_AUTO_1R
[2025-06-29 12:31:54,252] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_r5_3764j/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_39_ROM_AUTO_1R.v" into library work
[2025-06-29 12:31:54,252] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_39_ROM_AUTO_1R
[2025-06-29 12:31:54,252] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_r5_3764j/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_40_ROM_AUTO_1R.v" into library work
[2025-06-29 12:31:54,252] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_40_ROM_AUTO_1R
[2025-06-29 12:31:54,252] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_r5_3764j/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_41_ROM_AUTO_1R.v" into library work
[2025-06-29 12:31:54,252] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_41_ROM_AUTO_1R
[2025-06-29 12:31:54,252] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_r5_3764j/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_42_ROM_AUTO_1R.v" into library work
[2025-06-29 12:31:54,252] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_42_ROM_AUTO_1R
[2025-06-29 12:31:54,252] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_r5_3764j/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_43_ROM_AUTO_1R.v" into library work
[2025-06-29 12:31:54,252] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_43_ROM_AUTO_1R
[2025-06-29 12:31:54,252] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_r5_3764j/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_44_ROM_AUTO_1R.v" into library work
[2025-06-29 12:31:54,252] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_44_ROM_AUTO_1R
[2025-06-29 12:31:54,252] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_r5_3764j/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_45_ROM_AUTO_1R.v" into library work
[2025-06-29 12:31:54,252] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_45_ROM_AUTO_1R
[2025-06-29 12:31:54,252] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_r5_3764j/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_46_ROM_AUTO_1R.v" into library work
[2025-06-29 12:31:54,252] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_46_ROM_AUTO_1R
[2025-06-29 12:31:54,252] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_r5_3764j/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_47_ROM_AUTO_1R.v" into library work
[2025-06-29 12:31:54,252] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_47_ROM_AUTO_1R
[2025-06-29 12:31:54,252] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_r5_3764j/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_48_ROM_AUTO_1R.v" into library work
[2025-06-29 12:31:54,252] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_48_ROM_AUTO_1R
[2025-06-29 12:31:54,252] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_r5_3764j/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_49_ROM_AUTO_1R.v" into library work
[2025-06-29 12:31:54,252] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_49_ROM_AUTO_1R
[2025-06-29 12:31:54,252] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_r5_3764j/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_50_ROM_AUTO_1R.v" into library work
[2025-06-29 12:31:54,253] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_50_ROM_AUTO_1R
[2025-06-29 12:31:54,253] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_r5_3764j/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_51_ROM_AUTO_1R.v" into library work
[2025-06-29 12:31:54,253] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_51_ROM_AUTO_1R
[2025-06-29 12:31:54,253] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_r5_3764j/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_52_ROM_AUTO_1R.v" into library work
[2025-06-29 12:31:54,253] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_52_ROM_AUTO_1R
[2025-06-29 12:31:54,253] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_r5_3764j/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_53_ROM_AUTO_1R.v" into library work
[2025-06-29 12:31:54,253] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_53_ROM_AUTO_1R
[2025-06-29 12:31:54,253] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_r5_3764j/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_54_ROM_AUTO_1R.v" into library work
[2025-06-29 12:31:54,253] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_54_ROM_AUTO_1R
[2025-06-29 12:31:54,253] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_r5_3764j/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_55_ROM_AUTO_1R.v" into library work
[2025-06-29 12:31:54,253] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_55_ROM_AUTO_1R
[2025-06-29 12:31:54,253] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_r5_3764j/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_56_ROM_AUTO_1R.v" into library work
[2025-06-29 12:31:54,253] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_56_ROM_AUTO_1R
[2025-06-29 12:31:54,253] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_r5_3764j/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_57_ROM_AUTO_1R.v" into library work
[2025-06-29 12:31:54,253] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_57_ROM_AUTO_1R
[2025-06-29 12:31:54,253] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_r5_3764j/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_58_ROM_AUTO_1R.v" into library work
[2025-06-29 12:31:54,253] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_58_ROM_AUTO_1R
[2025-06-29 12:31:54,253] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_r5_3764j/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_59_ROM_AUTO_1R.v" into library work
[2025-06-29 12:31:54,253] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_59_ROM_AUTO_1R
[2025-06-29 12:31:54,253] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_r5_3764j/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_60_ROM_AUTO_1R.v" into library work
[2025-06-29 12:31:54,253] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_60_ROM_AUTO_1R
[2025-06-29 12:31:54,253] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_r5_3764j/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_61_ROM_AUTO_1R.v" into library work
[2025-06-29 12:31:54,253] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_61_ROM_AUTO_1R
[2025-06-29 12:31:54,253] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_r5_3764j/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_62_ROM_AUTO_1R.v" into library work
[2025-06-29 12:31:54,253] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_62_ROM_AUTO_1R
[2025-06-29 12:31:54,253] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_r5_3764j/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_63_ROM_AUTO_1R.v" into library work
[2025-06-29 12:31:54,253] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_63_ROM_AUTO_1R
[2025-06-29 12:31:54,253] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_r5_3764j/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_mul_8s_2s_10_1_1.v" into library work
[2025-06-29 12:31:54,253] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_mul_8s_2s_10_1_1
[2025-06-29 12:31:54,253] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_r5_3764j/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_regslice_both.v" into library work
[2025-06-29 12:31:54,253] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_regslice_both
[2025-06-29 12:31:54,253] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_regslice_both_w1
[2025-06-29 12:31:54,253] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_r5_3764j/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0.v" into library work
[2025-06-29 12:31:54,253] INFO: [VRFC 10-311] analyzing module MVAU_hls_0
[2025-06-29 12:31:54,253] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_r5_3764j/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/synth/finn_design_MVAU_hls_0_0.v" into library work
[2025-06-29 12:31:54,253] INFO: [VRFC 10-311] analyzing module finn_design_MVAU_hls_0_0
[2025-06-29 12:31:54,253] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_r5_3764j/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_1_0/synth/finn_design_StreamingFIFO_rtl_1_0.v" into library work
[2025-06-29 12:31:54,253] INFO: [VRFC 10-311] analyzing module finn_design_StreamingFIFO_rtl_1_0
[2025-06-29 12:31:54,253] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_r5_3764j/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/95d7/hdl/verilog/MVAU_hls_1_hls_deadlock_idx0_monitor.v" into library work
[2025-06-29 12:31:54,253] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_hls_deadlock_idx0_monitor
[2025-06-29 12:31:54,253] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_r5_3764j/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/95d7/hdl/verilog/MVAU_hls_1_hls_deadlock_idx1_monitor.v" into library work
[2025-06-29 12:31:54,253] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_hls_deadlock_idx1_monitor
[2025-06-29 12:31:54,253] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_r5_3764j/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/95d7/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Batch.v" into library work
[2025-06-29 12:31:54,253] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_Matrix_Vector_Activate_Batch
[2025-06-29 12:31:54,253] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_r5_3764j/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/95d7/hdl/verilog/MVAU_hls_1_regslice_both.v" into library work
[2025-06-29 12:31:54,253] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_regslice_both
[2025-06-29 12:31:54,253] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_regslice_both_w1
[2025-06-29 12:31:54,253] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_r5_3764j/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/95d7/hdl/verilog/MVAU_hls_1.v" into library work
[2025-06-29 12:31:54,253] INFO: [VRFC 10-311] analyzing module MVAU_hls_1
[2025-06-29 12:31:54,253] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_r5_3764j/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/synth/finn_design_MVAU_hls_1_0.v" into library work
[2025-06-29 12:31:54,253] INFO: [VRFC 10-311] analyzing module finn_design_MVAU_hls_1_0
[2025-06-29 12:31:54,253] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_r5_3764j/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_2_0/synth/finn_design_StreamingFIFO_rtl_2_0.v" into library work
[2025-06-29 12:31:54,253] INFO: [VRFC 10-311] analyzing module finn_design_StreamingFIFO_rtl_2_0
[2025-06-29 12:31:54,253] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_r5_3764j/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/2de1/hdl/verilog/MVAU_hls_2_hls_deadlock_idx0_monitor.v" into library work
[2025-06-29 12:31:54,253] INFO: [VRFC 10-311] analyzing module MVAU_hls_2_hls_deadlock_idx0_monitor
[2025-06-29 12:31:54,253] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_r5_3764j/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/2de1/hdl/verilog/MVAU_hls_2_hls_deadlock_idx1_monitor.v" into library work
[2025-06-29 12:31:54,253] INFO: [VRFC 10-311] analyzing module MVAU_hls_2_hls_deadlock_idx1_monitor
[2025-06-29 12:31:54,253] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_r5_3764j/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/2de1/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Batch.v" into library work
[2025-06-29 12:31:54,253] INFO: [VRFC 10-311] analyzing module MVAU_hls_2_Matrix_Vector_Activate_Batch
[2025-06-29 12:31:54,253] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_r5_3764j/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/2de1/hdl/verilog/MVAU_hls_2_regslice_both.v" into library work
[2025-06-29 12:31:54,253] INFO: [VRFC 10-311] analyzing module MVAU_hls_2_regslice_both
[2025-06-29 12:31:54,253] INFO: [VRFC 10-311] analyzing module MVAU_hls_2_regslice_both_w1
[2025-06-29 12:31:54,253] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_r5_3764j/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/2de1/hdl/verilog/MVAU_hls_2.v" into library work
[2025-06-29 12:31:54,253] INFO: [VRFC 10-311] analyzing module MVAU_hls_2
[2025-06-29 12:31:54,253] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_r5_3764j/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/synth/finn_design_MVAU_hls_2_0.v" into library work
[2025-06-29 12:31:54,253] INFO: [VRFC 10-311] analyzing module finn_design_MVAU_hls_2_0
[2025-06-29 12:31:54,253] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_r5_3764j/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_3_0/synth/finn_design_StreamingFIFO_rtl_3_0.v" into library work
[2025-06-29 12:31:54,253] INFO: [VRFC 10-311] analyzing module finn_design_StreamingFIFO_rtl_3_0
[2025-06-29 12:31:54,253] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_r5_3764j/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/983f/hdl/verilog/MVAU_hls_3_flow_control_loop_pipe_sequential_init.v" into library work
[2025-06-29 12:31:54,253] INFO: [VRFC 10-311] analyzing module MVAU_hls_3_flow_control_loop_pipe_sequential_init
[2025-06-29 12:31:54,253] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_r5_3764j/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/983f/hdl/verilog/MVAU_hls_3_hls_deadlock_idx0_monitor.v" into library work
[2025-06-29 12:31:54,253] INFO: [VRFC 10-311] analyzing module MVAU_hls_3_hls_deadlock_idx0_monitor
[2025-06-29 12:31:54,253] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_r5_3764j/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/983f/hdl/verilog/MVAU_hls_3_hls_deadlock_idx1_monitor.v" into library work
[2025-06-29 12:31:54,253] INFO: [VRFC 10-311] analyzing module MVAU_hls_3_hls_deadlock_idx1_monitor
[2025-06-29 12:31:54,253] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_r5_3764j/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/983f/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Batch.v" into library work
[2025-06-29 12:31:54,253] INFO: [VRFC 10-311] analyzing module MVAU_hls_3_Matrix_Vector_Activate_Batch
[2025-06-29 12:31:54,253] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_r5_3764j/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/983f/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Batch_weights_6_ROM_AUTO_1R.v" into library work
[2025-06-29 12:31:54,253] INFO: [VRFC 10-311] analyzing module MVAU_hls_3_Matrix_Vector_Activate_Batch_weights_6_ROM_AUTO_1R
[2025-06-29 12:31:54,253] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_r5_3764j/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/983f/hdl/verilog/MVAU_hls_3_regslice_both.v" into library work
[2025-06-29 12:31:54,253] INFO: [VRFC 10-311] analyzing module MVAU_hls_3_regslice_both
[2025-06-29 12:31:54,253] INFO: [VRFC 10-311] analyzing module MVAU_hls_3_regslice_both_w1
[2025-06-29 12:31:54,253] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_r5_3764j/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/983f/hdl/verilog/MVAU_hls_3.v" into library work
[2025-06-29 12:31:54,253] INFO: [VRFC 10-311] analyzing module MVAU_hls_3
[2025-06-29 12:31:54,253] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_r5_3764j/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/synth/finn_design_MVAU_hls_3_0.v" into library work
[2025-06-29 12:31:54,253] INFO: [VRFC 10-311] analyzing module finn_design_MVAU_hls_3_0
[2025-06-29 12:31:54,253] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_r5_3764j/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_4_0/synth/finn_design_StreamingFIFO_rtl_4_0.v" into library work
[2025-06-29 12:31:54,253] INFO: [VRFC 10-311] analyzing module finn_design_StreamingFIFO_rtl_4_0
[2025-06-29 12:31:54,253] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_r5_3764j/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v" into library work
[2025-06-29 12:31:54,253] INFO: [VRFC 10-311] analyzing module finn_design
[2025-06-29 12:31:54,253] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_0_gpewa6qd/Q_srl.v" into library work
[2025-06-29 12:31:54,253] INFO: [VRFC 10-311] analyzing module Q_srl
[2025-06-29 12:31:54,253] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_0_gpewa6qd/StreamingFIFO_rtl_0.v" into library work
[2025-06-29 12:31:54,253] INFO: [VRFC 10-311] analyzing module StreamingFIFO_rtl_0
[2025-06-29 12:31:54,253] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_1_f0xgox97/Q_srl.v" into library work
[2025-06-29 12:31:54,253] INFO: [VRFC 10-311] analyzing module Q_srl
[2025-06-29 12:31:54,253] WARNING: [VRFC 10-3609] overwriting previous definition of module 'Q_srl' [/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_1_f0xgox97/Q_srl.v:72]
[2025-06-29 12:31:54,253] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_1_f0xgox97/StreamingFIFO_rtl_1.v" into library work
[2025-06-29 12:31:54,253] INFO: [VRFC 10-311] analyzing module StreamingFIFO_rtl_1
[2025-06-29 12:31:54,253] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_2_zyuuu3py/Q_srl.v" into library work
[2025-06-29 12:31:54,253] INFO: [VRFC 10-311] analyzing module Q_srl
[2025-06-29 12:31:54,253] WARNING: [VRFC 10-3609] overwriting previous definition of module 'Q_srl' [/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_2_zyuuu3py/Q_srl.v:72]
[2025-06-29 12:31:54,253] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_2_zyuuu3py/StreamingFIFO_rtl_2.v" into library work
[2025-06-29 12:31:54,253] INFO: [VRFC 10-311] analyzing module StreamingFIFO_rtl_2
[2025-06-29 12:31:54,253] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_3_wuwz30_b/Q_srl.v" into library work
[2025-06-29 12:31:54,253] INFO: [VRFC 10-311] analyzing module Q_srl
[2025-06-29 12:31:54,253] WARNING: [VRFC 10-3609] overwriting previous definition of module 'Q_srl' [/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_3_wuwz30_b/Q_srl.v:72]
[2025-06-29 12:31:54,253] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_3_wuwz30_b/StreamingFIFO_rtl_3.v" into library work
[2025-06-29 12:31:54,253] INFO: [VRFC 10-311] analyzing module StreamingFIFO_rtl_3
[2025-06-29 12:31:54,254] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_4_m473ug8b/Q_srl.v" into library work
[2025-06-29 12:31:54,254] INFO: [VRFC 10-311] analyzing module Q_srl
[2025-06-29 12:31:54,254] WARNING: [VRFC 10-3609] overwriting previous definition of module 'Q_srl' [/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_4_m473ug8b/Q_srl.v:72]
[2025-06-29 12:31:54,254] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_4_m473ug8b/StreamingFIFO_rtl_4.v" into library work
[2025-06-29 12:31:54,254] INFO: [VRFC 10-311] analyzing module StreamingFIFO_rtl_4
[2025-06-29 12:31:54,254] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_r5_3764j/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/hdl/finn_design_wrapper.v" into library work
[2025-06-29 12:31:54,254] INFO: [VRFC 10-311] analyzing module finn_design_wrapper
[2025-06-29 12:31:54,254] Starting static elaboration
[2025-06-29 12:31:54,254] Pass Through NonSizing Optimizer
[2025-06-29 12:31:54,254] Completed static elaboration
[2025-06-29 12:31:54,254] Starting simulation data flow analysis
[2025-06-29 12:31:54,254] WARNING: [XSIM 43-4099] "/tmp/finn_dev_root/vivado_stitch_proj_r5_3764j/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/synth/finn_design_MVAU_hls_0_0.v" Line 53. Module finn_design_MVAU_hls_0_0 doesn't have a timescale but at least one module in design has a timescale.
[2025-06-29 12:31:54,254] WARNING: [XSIM 43-4099] "/tmp/finn_dev_root/vivado_stitch_proj_r5_3764j/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/synth/finn_design_MVAU_hls_1_0.v" Line 53. Module finn_design_MVAU_hls_1_0 doesn't have a timescale but at least one module in design has a timescale.
[2025-06-29 12:31:54,254] WARNING: [XSIM 43-4099] "/tmp/finn_dev_root/vivado_stitch_proj_r5_3764j/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/synth/finn_design_MVAU_hls_2_0.v" Line 53. Module finn_design_MVAU_hls_2_0 doesn't have a timescale but at least one module in design has a timescale.
[2025-06-29 12:31:54,254] WARNING: [XSIM 43-4099] "/tmp/finn_dev_root/vivado_stitch_proj_r5_3764j/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/synth/finn_design_MVAU_hls_3_0.v" Line 53. Module finn_design_MVAU_hls_3_0 doesn't have a timescale but at least one module in design has a timescale.
[2025-06-29 12:31:54,254] WARNING: [XSIM 43-4099] "/tmp/finn_dev_root/vivado_stitch_proj_r5_3764j/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_0_0/synth/finn_design_StreamingFIFO_rtl_0_0.v" Line 53. Module finn_design_StreamingFIFO_rtl_0_0 doesn't have a timescale but at least one module in design has a timescale.
[2025-06-29 12:31:54,254] WARNING: [XSIM 43-4099] "/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_0_gpewa6qd/StreamingFIFO_rtl_0.v" Line 32. Module StreamingFIFO_rtl_0 doesn't have a timescale but at least one module in design has a timescale.
[2025-06-29 12:31:54,254] WARNING: [XSIM 43-4099] "/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_4_m473ug8b/Q_srl.v" Line 72. Module Q_srl(depth=32,width=256) doesn't have a timescale but at least one module in design has a timescale.
[2025-06-29 12:31:54,254] WARNING: [XSIM 43-4099] "/tmp/finn_dev_root/vivado_stitch_proj_r5_3764j/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_1_0/synth/finn_design_StreamingFIFO_rtl_1_0.v" Line 53. Module finn_design_StreamingFIFO_rtl_1_0 doesn't have a timescale but at least one module in design has a timescale.
[2025-06-29 12:31:54,254] WARNING: [XSIM 43-4099] "/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_1_f0xgox97/StreamingFIFO_rtl_1.v" Line 32. Module StreamingFIFO_rtl_1 doesn't have a timescale but at least one module in design has a timescale.
[2025-06-29 12:31:54,254] WARNING: [XSIM 43-4099] "/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_4_m473ug8b/Q_srl.v" Line 72. Module Q_srl(depth=32,width=64) doesn't have a timescale but at least one module in design has a timescale.
[2025-06-29 12:31:54,254] WARNING: [XSIM 43-4099] "/tmp/finn_dev_root/vivado_stitch_proj_r5_3764j/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_2_0/synth/finn_design_StreamingFIFO_rtl_2_0.v" Line 53. Module finn_design_StreamingFIFO_rtl_2_0 doesn't have a timescale but at least one module in design has a timescale.
[2025-06-29 12:31:54,254] WARNING: [XSIM 43-4099] "/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_2_zyuuu3py/StreamingFIFO_rtl_2.v" Line 32. Module StreamingFIFO_rtl_2 doesn't have a timescale but at least one module in design has a timescale.
[2025-06-29 12:31:54,254] WARNING: [XSIM 43-4099] "/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_4_m473ug8b/Q_srl.v" Line 72. Module Q_srl(depth=2,width=64) doesn't have a timescale but at least one module in design has a timescale.
[2025-06-29 12:31:54,254] WARNING: [XSIM 43-4099] "/tmp/finn_dev_root/vivado_stitch_proj_r5_3764j/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_3_0/synth/finn_design_StreamingFIFO_rtl_3_0.v" Line 53. Module finn_design_StreamingFIFO_rtl_3_0 doesn't have a timescale but at least one module in design has a timescale.
[2025-06-29 12:31:54,254] WARNING: [XSIM 43-4099] "/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_3_wuwz30_b/StreamingFIFO_rtl_3.v" Line 32. Module StreamingFIFO_rtl_3 doesn't have a timescale but at least one module in design has a timescale.
[2025-06-29 12:31:54,254] WARNING: [XSIM 43-4099] "/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_4_m473ug8b/Q_srl.v" Line 72. Module Q_srl(depth=2,width=64) doesn't have a timescale but at least one module in design has a timescale.
[2025-06-29 12:31:54,254] WARNING: [XSIM 43-4099] "/tmp/finn_dev_root/vivado_stitch_proj_r5_3764j/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_4_0/synth/finn_design_StreamingFIFO_rtl_4_0.v" Line 53. Module finn_design_StreamingFIFO_rtl_4_0 doesn't have a timescale but at least one module in design has a timescale.
[2025-06-29 12:31:54,254] WARNING: [XSIM 43-4099] "/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_4_m473ug8b/StreamingFIFO_rtl_4.v" Line 32. Module StreamingFIFO_rtl_4 doesn't have a timescale but at least one module in design has a timescale.
[2025-06-29 12:31:54,254] WARNING: [XSIM 43-4099] "/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_4_m473ug8b/Q_srl.v" Line 72. Module Q_srl(depth=2,width=8) doesn't have a timescale but at least one module in design has a timescale.
[2025-06-29 12:31:54,254] WARNING: [XSIM 43-4099] "/tmp/finn_dev_root/vivado_stitch_proj_r5_3764j/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/synth/finn_design_MVAU_hls_0_0.v" Line 53. Module finn_design_MVAU_hls_0_0 doesn't have a timescale but at least one module in design has a timescale.
[2025-06-29 12:31:54,254] WARNING: [XSIM 43-4099] "/tmp/finn_dev_root/vivado_stitch_proj_r5_3764j/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/synth/finn_design_MVAU_hls_1_0.v" Line 53. Module finn_design_MVAU_hls_1_0 doesn't have a timescale but at least one module in design has a timescale.
[2025-06-29 12:31:54,254] WARNING: [XSIM 43-4099] "/tmp/finn_dev_root/vivado_stitch_proj_r5_3764j/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/synth/finn_design_MVAU_hls_2_0.v" Line 53. Module finn_design_MVAU_hls_2_0 doesn't have a timescale but at least one module in design has a timescale.
[2025-06-29 12:31:54,254] WARNING: [XSIM 43-4099] "/tmp/finn_dev_root/vivado_stitch_proj_r5_3764j/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/synth/finn_design_MVAU_hls_3_0.v" Line 53. Module finn_design_MVAU_hls_3_0 doesn't have a timescale but at least one module in design has a timescale.
[2025-06-29 12:31:54,254] WARNING: [XSIM 43-4099] "/tmp/finn_dev_root/vivado_stitch_proj_r5_3764j/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_0_0/synth/finn_design_StreamingFIFO_rtl_0_0.v" Line 53. Module finn_design_StreamingFIFO_rtl_0_0 doesn't have a timescale but at least one module in design has a timescale.
[2025-06-29 12:31:54,254] WARNING: [XSIM 43-4099] "/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_0_gpewa6qd/StreamingFIFO_rtl_0.v" Line 32. Module StreamingFIFO_rtl_0 doesn't have a timescale but at least one module in design has a timescale.
[2025-06-29 12:31:54,254] WARNING: [XSIM 43-4099] "/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_4_m473ug8b/Q_srl.v" Line 72. Module Q_srl(depth=32,width=256) doesn't have a timescale but at least one module in design has a timescale.
[2025-06-29 12:31:54,254] WARNING: [XSIM 43-4099] "/tmp/finn_dev_root/vivado_stitch_proj_r5_3764j/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_1_0/synth/finn_design_StreamingFIFO_rtl_1_0.v" Line 53. Module finn_design_StreamingFIFO_rtl_1_0 doesn't have a timescale but at least one module in design has a timescale.
[2025-06-29 12:31:54,254] WARNING: [XSIM 43-4099] "/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_1_f0xgox97/StreamingFIFO_rtl_1.v" Line 32. Module StreamingFIFO_rtl_1 doesn't have a timescale but at least one module in design has a timescale.
[2025-06-29 12:31:54,254] WARNING: [XSIM 43-4099] "/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_4_m473ug8b/Q_srl.v" Line 72. Module Q_srl(depth=32,width=64) doesn't have a timescale but at least one module in design has a timescale.
[2025-06-29 12:31:54,254] WARNING: [XSIM 43-4099] "/tmp/finn_dev_root/vivado_stitch_proj_r5_3764j/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_2_0/synth/finn_design_StreamingFIFO_rtl_2_0.v" Line 53. Module finn_design_StreamingFIFO_rtl_2_0 doesn't have a timescale but at least one module in design has a timescale.
[2025-06-29 12:31:54,254] WARNING: [XSIM 43-4099] "/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_2_zyuuu3py/StreamingFIFO_rtl_2.v" Line 32. Module StreamingFIFO_rtl_2 doesn't have a timescale but at least one module in design has a timescale.
[2025-06-29 12:31:54,254] WARNING: [XSIM 43-4099] "/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_4_m473ug8b/Q_srl.v" Line 72. Module Q_srl(depth=2,width=64) doesn't have a timescale but at least one module in design has a timescale.
[2025-06-29 12:31:54,254] WARNING: [XSIM 43-4099] "/tmp/finn_dev_root/vivado_stitch_proj_r5_3764j/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_3_0/synth/finn_design_StreamingFIFO_rtl_3_0.v" Line 53. Module finn_design_StreamingFIFO_rtl_3_0 doesn't have a timescale but at least one module in design has a timescale.
[2025-06-29 12:31:54,254] WARNING: [XSIM 43-4099] "/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_3_wuwz30_b/StreamingFIFO_rtl_3.v" Line 32. Module StreamingFIFO_rtl_3 doesn't have a timescale but at least one module in design has a timescale.
[2025-06-29 12:31:54,254] WARNING: [XSIM 43-4099] "/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_4_m473ug8b/Q_srl.v" Line 72. Module Q_srl(depth=2,width=64) doesn't have a timescale but at least one module in design has a timescale.
[2025-06-29 12:31:54,254] WARNING: [XSIM 43-4099] "/tmp/finn_dev_root/vivado_stitch_proj_r5_3764j/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_4_0/synth/finn_design_StreamingFIFO_rtl_4_0.v" Line 53. Module finn_design_StreamingFIFO_rtl_4_0 doesn't have a timescale but at least one module in design has a timescale.
[2025-06-29 12:31:54,254] WARNING: [XSIM 43-4099] "/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_4_m473ug8b/StreamingFIFO_rtl_4.v" Line 32. Module StreamingFIFO_rtl_4 doesn't have a timescale but at least one module in design has a timescale.
[2025-06-29 12:31:54,254] WARNING: [XSIM 43-4099] "/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_4_m473ug8b/Q_srl.v" Line 72. Module Q_srl(depth=2,width=8) doesn't have a timescale but at least one module in design has a timescale.
[2025-06-29 12:31:54,254] Completed simulation data flow analysis
[2025-06-29 12:31:54,254] Time Resolution for simulation is 1ps
[2025-06-29 12:31:54,254] Compiling module work.glbl
[2025-06-29 12:31:54,254] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:31:54,254] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:31:54,254] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:31:54,254] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:31:54,254] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:31:54,254] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:31:54,254] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:31:54,254] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:31:54,254] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:31:54,254] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:31:54,254] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:31:54,254] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:31:54,254] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:31:54,254] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:31:54,254] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:31:54,254] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:31:54,254] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:31:54,254] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:31:54,254] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:31:54,254] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:31:54,254] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:31:54,254] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:31:54,254] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:31:54,254] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:31:54,254] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:31:54,254] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:31:54,254] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:31:54,254] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:31:54,254] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:31:54,254] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:31:54,254] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:31:54,254] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:31:54,254] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:31:54,254] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:31:54,254] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:31:54,254] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:31:54,254] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:31:54,254] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:31:54,254] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:31:54,254] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:31:54,254] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:31:54,254] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:31:54,254] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:31:54,254] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:31:54,254] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:31:54,254] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:31:54,254] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:31:54,254] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:31:54,254] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:31:54,254] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:31:54,254] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:31:54,254] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:31:54,254] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:31:54,254] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:31:54,255] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:31:54,255] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:31:54,255] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:31:54,255] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:31:54,255] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:31:54,255] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:31:54,255] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:31:54,255] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:31:54,255] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:31:54,255] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:31:54,255] Compiling module work.MVAU_hls_0_mul_8s_2s_10_1_1(NUM_...
[2025-06-29 12:31:54,255] Compiling module work.MVAU_hls_0_mac_muladd_8s_2s_10s_...
[2025-06-29 12:31:54,255] Compiling module work.MVAU_hls_0_mac_muladd_8s_2s_10s_...
[2025-06-29 12:31:54,255] Compiling module work.MVAU_hls_0_mac_muladd_8s_2s_11s_...
[2025-06-29 12:31:54,255] Compiling module work.MVAU_hls_0_mac_muladd_8s_2s_11s_...
[2025-06-29 12:31:54,255] Compiling module work.MVAU_hls_0_mac_muladd_8s_2s_18s_...
[2025-06-29 12:31:54,255] Compiling module work.MVAU_hls_0_mac_muladd_8s_2s_18s_...
[2025-06-29 12:31:54,255] Compiling module work.MVAU_hls_0_flow_control_loop_pip...
[2025-06-29 12:31:54,255] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:31:54,255] Compiling module work.MVAU_hls_0_regslice_both(DataWid...
[2025-06-29 12:31:54,255] Compiling module work.MVAU_hls_0_regslice_both(DataWid...
[2025-06-29 12:31:54,255] Compiling module work.MVAU_hls_0
[2025-06-29 12:31:54,255] Compiling module work.finn_design_MVAU_hls_0_0
[2025-06-29 12:31:54,255] Compiling module work.MVAU_hls_1_Matrix_Vector_Activat...
[2025-06-29 12:31:54,255] Compiling module work.MVAU_hls_1_regslice_both(DataWid...
[2025-06-29 12:31:54,255] Compiling module work.MVAU_hls_1
[2025-06-29 12:31:54,255] Compiling module work.finn_design_MVAU_hls_1_0
[2025-06-29 12:31:54,255] Compiling module work.MVAU_hls_2_Matrix_Vector_Activat...
[2025-06-29 12:31:54,255] Compiling module work.MVAU_hls_2_regslice_both(DataWid...
[2025-06-29 12:31:54,255] Compiling module work.MVAU_hls_2
[2025-06-29 12:31:54,255] Compiling module work.finn_design_MVAU_hls_2_0
[2025-06-29 12:31:54,255] Compiling module work.MVAU_hls_3_Matrix_Vector_Activat...
[2025-06-29 12:31:54,255] Compiling module work.MVAU_hls_3_flow_control_loop_pip...
[2025-06-29 12:31:54,255] Compiling module work.MVAU_hls_3_Matrix_Vector_Activat...
[2025-06-29 12:31:54,255] Compiling module work.MVAU_hls_3_regslice_both(DataWid...
[2025-06-29 12:31:54,255] Compiling module work.MVAU_hls_3_regslice_both(DataWid...
[2025-06-29 12:31:54,255] Compiling module work.MVAU_hls_3
[2025-06-29 12:31:54,255] Compiling module work.finn_design_MVAU_hls_3_0
[2025-06-29 12:31:54,255] Compiling module work.Q_srl(depth=32,width=256)
[2025-06-29 12:31:54,255] Compiling module work.StreamingFIFO_rtl_0
[2025-06-29 12:31:54,255] Compiling module work.finn_design_StreamingFIFO_rtl_0_...
[2025-06-29 12:31:54,255] Compiling module work.Q_srl(depth=32,width=64)
[2025-06-29 12:31:54,255] Compiling module work.StreamingFIFO_rtl_1
[2025-06-29 12:31:54,255] Compiling module work.finn_design_StreamingFIFO_rtl_1_...
[2025-06-29 12:31:54,255] Compiling module work.Q_srl(depth=2,width=64)
[2025-06-29 12:31:54,255] Compiling module work.StreamingFIFO_rtl_2
[2025-06-29 12:31:54,255] Compiling module work.finn_design_StreamingFIFO_rtl_2_...
[2025-06-29 12:31:54,255] Compiling module work.StreamingFIFO_rtl_3
[2025-06-29 12:31:54,255] Compiling module work.finn_design_StreamingFIFO_rtl_3_...
[2025-06-29 12:31:54,255] Compiling module work.Q_srl(depth=2,width=8)
[2025-06-29 12:31:54,255] Compiling module work.StreamingFIFO_rtl_4
[2025-06-29 12:31:54,255] Compiling module work.finn_design_StreamingFIFO_rtl_4_...
[2025-06-29 12:31:54,255] Compiling module work.finn_design
[2025-06-29 12:31:54,255] Compiling module work.finn_design_wrapper
[2025-06-29 12:31:54,255] Built XSI simulation shared library xsim.dir/finn_design_wrapper/xsimk.so
[2025-06-29 12:31:55,662] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for MVAU_hls_0
[2025-06-29 12:31:55,662]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-06-29 12:31:55,662] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for MVAU_hls_1
[2025-06-29 12:31:55,662]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-06-29 12:31:55,663] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for MVAU_hls_2
[2025-06-29 12:31:55,663]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-06-29 12:31:55,663] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for MVAU_hls_3
[2025-06-29 12:31:55,663]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-06-29 12:31:55,697] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for MVAU_hls_3
[2025-06-29 12:31:55,697]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-06-29 12:31:55,699] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for MVAU_hls_2
[2025-06-29 12:31:55,699]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-06-29 12:31:55,700] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for MVAU_hls_1
[2025-06-29 12:31:55,700]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-06-29 12:31:55,702] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for MVAU_hls_0
[2025-06-29 12:31:55,702]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-06-29 12:31:55,714] Running step: step_create_stitched_ip [14/19]
[2025-06-29 12:32:12,700] Vivado stitched IP written into /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/tfc_w1_a1_10_unfold_test2/stitched_ip
[2025-06-29 12:32:12,701] Running step: step_measure_rtlsim_performance [15/19]
[2025-06-29 12:32:24,851] Vivado Simulator v2022.2
[2025-06-29 12:32:24,851] Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
[2025-06-29 12:32:24,851] Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab work.glbl work.finn_design_wrapper -relax -prj rtlsim.prj -dll -s finn_design_wrapper -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_1_16 -L floating_point_v7_0_21 -L floating_point_v7_1_18 -L floating_point_v7_1_15 -L floating_point_v7_1_19
[2025-06-29 12:32:24,851] Multi-threading is on. Using 20 slave threads.
[2025-06-29 12:32:24,851] INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/Xilinx/Vivado/2022.2/data/verilog/src/glbl.v" into library work
[2025-06-29 12:32:24,851] INFO: [VRFC 10-311] analyzing module glbl
[2025-06-29 12:32:24,851] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_ucqt0msm/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_0_0/synth/finn_design_StreamingFIFO_rtl_0_0.v" into library work
[2025-06-29 12:32:24,851] INFO: [VRFC 10-311] analyzing module finn_design_StreamingFIFO_rtl_0_0
[2025-06-29 12:32:24,851] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_ucqt0msm/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_flow_control_loop_pipe_sequential_init.v" into library work
[2025-06-29 12:32:24,852] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_flow_control_loop_pipe_sequential_init
[2025-06-29 12:32:24,852] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_ucqt0msm/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_hls_deadlock_idx0_monitor.v" into library work
[2025-06-29 12:32:24,852] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_hls_deadlock_idx0_monitor
[2025-06-29 12:32:24,852] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_ucqt0msm/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_hls_deadlock_idx1_monitor.v" into library work
[2025-06-29 12:32:24,852] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_hls_deadlock_idx1_monitor
[2025-06-29 12:32:24,852] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_ucqt0msm/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_mac_muladd_8s_2s_10s_11_4_1.v" into library work
[2025-06-29 12:32:24,852] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_mac_muladd_8s_2s_10s_11_4_1_DSP48_0
[2025-06-29 12:32:24,852] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_mac_muladd_8s_2s_10s_11_4_1
[2025-06-29 12:32:24,852] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_ucqt0msm/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_mac_muladd_8s_2s_11s_11_4_1.v" into library work
[2025-06-29 12:32:24,852] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_mac_muladd_8s_2s_11s_11_4_1_DSP48_1
[2025-06-29 12:32:24,852] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_mac_muladd_8s_2s_11s_11_4_1
[2025-06-29 12:32:24,852] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_ucqt0msm/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_mac_muladd_8s_2s_18s_18_4_1.v" into library work
[2025-06-29 12:32:24,852] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_mac_muladd_8s_2s_18s_18_4_1_DSP48_2
[2025-06-29 12:32:24,852] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_mac_muladd_8s_2s_18s_18_4_1
[2025-06-29 12:32:24,852] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_ucqt0msm/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch.v" into library work
[2025-06-29 12:32:24,852] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch
[2025-06-29 12:32:24,852] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_ucqt0msm/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_0_ROM_AUTO_1R.v" into library work
[2025-06-29 12:32:24,852] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_0_ROM_AUTO_1R
[2025-06-29 12:32:24,852] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_ucqt0msm/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_1_ROM_AUTO_1R.v" into library work
[2025-06-29 12:32:24,852] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_1_ROM_AUTO_1R
[2025-06-29 12:32:24,852] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_ucqt0msm/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_2_ROM_AUTO_1R.v" into library work
[2025-06-29 12:32:24,852] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_2_ROM_AUTO_1R
[2025-06-29 12:32:24,852] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_ucqt0msm/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_3_ROM_AUTO_1R.v" into library work
[2025-06-29 12:32:24,852] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_3_ROM_AUTO_1R
[2025-06-29 12:32:24,852] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_ucqt0msm/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_4_ROM_AUTO_1R.v" into library work
[2025-06-29 12:32:24,852] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_4_ROM_AUTO_1R
[2025-06-29 12:32:24,852] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_ucqt0msm/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_5_ROM_AUTO_1R.v" into library work
[2025-06-29 12:32:24,852] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_5_ROM_AUTO_1R
[2025-06-29 12:32:24,852] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_ucqt0msm/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_6_ROM_AUTO_1R.v" into library work
[2025-06-29 12:32:24,852] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_6_ROM_AUTO_1R
[2025-06-29 12:32:24,852] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_ucqt0msm/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_7_ROM_AUTO_1R.v" into library work
[2025-06-29 12:32:24,852] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_7_ROM_AUTO_1R
[2025-06-29 12:32:24,852] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_ucqt0msm/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_8_ROM_AUTO_1R.v" into library work
[2025-06-29 12:32:24,852] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_8_ROM_AUTO_1R
[2025-06-29 12:32:24,852] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_ucqt0msm/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_9_ROM_AUTO_1R.v" into library work
[2025-06-29 12:32:24,852] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_9_ROM_AUTO_1R
[2025-06-29 12:32:24,852] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_ucqt0msm/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_10_ROM_AUTO_1R.v" into library work
[2025-06-29 12:32:24,852] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_10_ROM_AUTO_1R
[2025-06-29 12:32:24,852] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_ucqt0msm/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_11_ROM_AUTO_1R.v" into library work
[2025-06-29 12:32:24,852] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_11_ROM_AUTO_1R
[2025-06-29 12:32:24,852] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_ucqt0msm/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_12_ROM_AUTO_1R.v" into library work
[2025-06-29 12:32:24,852] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_12_ROM_AUTO_1R
[2025-06-29 12:32:24,852] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_ucqt0msm/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_13_ROM_AUTO_1R.v" into library work
[2025-06-29 12:32:24,852] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_13_ROM_AUTO_1R
[2025-06-29 12:32:24,852] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_ucqt0msm/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_14_ROM_AUTO_1R.v" into library work
[2025-06-29 12:32:24,852] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_14_ROM_AUTO_1R
[2025-06-29 12:32:24,852] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_ucqt0msm/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_15_ROM_AUTO_1R.v" into library work
[2025-06-29 12:32:24,852] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_15_ROM_AUTO_1R
[2025-06-29 12:32:24,852] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_ucqt0msm/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_16_ROM_AUTO_1R.v" into library work
[2025-06-29 12:32:24,852] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_16_ROM_AUTO_1R
[2025-06-29 12:32:24,852] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_ucqt0msm/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_17_ROM_AUTO_1R.v" into library work
[2025-06-29 12:32:24,852] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_17_ROM_AUTO_1R
[2025-06-29 12:32:24,852] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_ucqt0msm/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_18_ROM_AUTO_1R.v" into library work
[2025-06-29 12:32:24,852] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_18_ROM_AUTO_1R
[2025-06-29 12:32:24,852] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_ucqt0msm/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_19_ROM_AUTO_1R.v" into library work
[2025-06-29 12:32:24,852] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_19_ROM_AUTO_1R
[2025-06-29 12:32:24,852] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_ucqt0msm/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_20_ROM_AUTO_1R.v" into library work
[2025-06-29 12:32:24,852] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_20_ROM_AUTO_1R
[2025-06-29 12:32:24,852] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_ucqt0msm/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_21_ROM_AUTO_1R.v" into library work
[2025-06-29 12:32:24,852] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_21_ROM_AUTO_1R
[2025-06-29 12:32:24,852] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_ucqt0msm/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_22_ROM_AUTO_1R.v" into library work
[2025-06-29 12:32:24,852] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_22_ROM_AUTO_1R
[2025-06-29 12:32:24,852] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_ucqt0msm/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_23_ROM_AUTO_1R.v" into library work
[2025-06-29 12:32:24,852] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_23_ROM_AUTO_1R
[2025-06-29 12:32:24,852] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_ucqt0msm/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_24_ROM_AUTO_1R.v" into library work
[2025-06-29 12:32:24,852] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_24_ROM_AUTO_1R
[2025-06-29 12:32:24,852] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_ucqt0msm/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_25_ROM_AUTO_1R.v" into library work
[2025-06-29 12:32:24,852] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_25_ROM_AUTO_1R
[2025-06-29 12:32:24,852] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_ucqt0msm/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_26_ROM_AUTO_1R.v" into library work
[2025-06-29 12:32:24,852] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_26_ROM_AUTO_1R
[2025-06-29 12:32:24,852] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_ucqt0msm/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_27_ROM_AUTO_1R.v" into library work
[2025-06-29 12:32:24,852] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_27_ROM_AUTO_1R
[2025-06-29 12:32:24,852] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_ucqt0msm/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_28_ROM_AUTO_1R.v" into library work
[2025-06-29 12:32:24,852] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_28_ROM_AUTO_1R
[2025-06-29 12:32:24,852] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_ucqt0msm/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_29_ROM_AUTO_1R.v" into library work
[2025-06-29 12:32:24,852] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_29_ROM_AUTO_1R
[2025-06-29 12:32:24,852] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_ucqt0msm/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_30_ROM_AUTO_1R.v" into library work
[2025-06-29 12:32:24,852] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_30_ROM_AUTO_1R
[2025-06-29 12:32:24,852] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_ucqt0msm/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_31_ROM_AUTO_1R.v" into library work
[2025-06-29 12:32:24,852] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_31_ROM_AUTO_1R
[2025-06-29 12:32:24,852] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_ucqt0msm/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_32_ROM_AUTO_1R.v" into library work
[2025-06-29 12:32:24,852] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_32_ROM_AUTO_1R
[2025-06-29 12:32:24,852] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_ucqt0msm/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_33_ROM_AUTO_1R.v" into library work
[2025-06-29 12:32:24,852] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_33_ROM_AUTO_1R
[2025-06-29 12:32:24,852] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_ucqt0msm/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_34_ROM_AUTO_1R.v" into library work
[2025-06-29 12:32:24,852] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_34_ROM_AUTO_1R
[2025-06-29 12:32:24,852] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_ucqt0msm/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_35_ROM_AUTO_1R.v" into library work
[2025-06-29 12:32:24,852] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_35_ROM_AUTO_1R
[2025-06-29 12:32:24,852] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_ucqt0msm/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_36_ROM_AUTO_1R.v" into library work
[2025-06-29 12:32:24,852] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_36_ROM_AUTO_1R
[2025-06-29 12:32:24,852] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_ucqt0msm/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_37_ROM_AUTO_1R.v" into library work
[2025-06-29 12:32:24,852] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_37_ROM_AUTO_1R
[2025-06-29 12:32:24,852] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_ucqt0msm/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_38_ROM_AUTO_1R.v" into library work
[2025-06-29 12:32:24,852] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_38_ROM_AUTO_1R
[2025-06-29 12:32:24,852] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_ucqt0msm/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_39_ROM_AUTO_1R.v" into library work
[2025-06-29 12:32:24,852] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_39_ROM_AUTO_1R
[2025-06-29 12:32:24,852] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_ucqt0msm/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_40_ROM_AUTO_1R.v" into library work
[2025-06-29 12:32:24,852] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_40_ROM_AUTO_1R
[2025-06-29 12:32:24,853] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_ucqt0msm/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_41_ROM_AUTO_1R.v" into library work
[2025-06-29 12:32:24,853] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_41_ROM_AUTO_1R
[2025-06-29 12:32:24,853] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_ucqt0msm/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_42_ROM_AUTO_1R.v" into library work
[2025-06-29 12:32:24,853] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_42_ROM_AUTO_1R
[2025-06-29 12:32:24,853] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_ucqt0msm/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_43_ROM_AUTO_1R.v" into library work
[2025-06-29 12:32:24,853] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_43_ROM_AUTO_1R
[2025-06-29 12:32:24,853] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_ucqt0msm/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_44_ROM_AUTO_1R.v" into library work
[2025-06-29 12:32:24,853] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_44_ROM_AUTO_1R
[2025-06-29 12:32:24,853] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_ucqt0msm/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_45_ROM_AUTO_1R.v" into library work
[2025-06-29 12:32:24,853] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_45_ROM_AUTO_1R
[2025-06-29 12:32:24,853] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_ucqt0msm/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_46_ROM_AUTO_1R.v" into library work
[2025-06-29 12:32:24,853] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_46_ROM_AUTO_1R
[2025-06-29 12:32:24,853] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_ucqt0msm/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_47_ROM_AUTO_1R.v" into library work
[2025-06-29 12:32:24,853] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_47_ROM_AUTO_1R
[2025-06-29 12:32:24,853] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_ucqt0msm/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_48_ROM_AUTO_1R.v" into library work
[2025-06-29 12:32:24,853] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_48_ROM_AUTO_1R
[2025-06-29 12:32:24,853] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_ucqt0msm/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_49_ROM_AUTO_1R.v" into library work
[2025-06-29 12:32:24,853] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_49_ROM_AUTO_1R
[2025-06-29 12:32:24,853] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_ucqt0msm/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_50_ROM_AUTO_1R.v" into library work
[2025-06-29 12:32:24,853] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_50_ROM_AUTO_1R
[2025-06-29 12:32:24,853] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_ucqt0msm/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_51_ROM_AUTO_1R.v" into library work
[2025-06-29 12:32:24,853] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_51_ROM_AUTO_1R
[2025-06-29 12:32:24,853] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_ucqt0msm/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_52_ROM_AUTO_1R.v" into library work
[2025-06-29 12:32:24,853] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_52_ROM_AUTO_1R
[2025-06-29 12:32:24,853] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_ucqt0msm/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_53_ROM_AUTO_1R.v" into library work
[2025-06-29 12:32:24,853] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_53_ROM_AUTO_1R
[2025-06-29 12:32:24,853] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_ucqt0msm/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_54_ROM_AUTO_1R.v" into library work
[2025-06-29 12:32:24,853] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_54_ROM_AUTO_1R
[2025-06-29 12:32:24,853] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_ucqt0msm/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_55_ROM_AUTO_1R.v" into library work
[2025-06-29 12:32:24,853] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_55_ROM_AUTO_1R
[2025-06-29 12:32:24,853] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_ucqt0msm/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_56_ROM_AUTO_1R.v" into library work
[2025-06-29 12:32:24,853] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_56_ROM_AUTO_1R
[2025-06-29 12:32:24,853] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_ucqt0msm/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_57_ROM_AUTO_1R.v" into library work
[2025-06-29 12:32:24,853] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_57_ROM_AUTO_1R
[2025-06-29 12:32:24,853] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_ucqt0msm/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_58_ROM_AUTO_1R.v" into library work
[2025-06-29 12:32:24,853] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_58_ROM_AUTO_1R
[2025-06-29 12:32:24,853] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_ucqt0msm/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_59_ROM_AUTO_1R.v" into library work
[2025-06-29 12:32:24,853] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_59_ROM_AUTO_1R
[2025-06-29 12:32:24,853] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_ucqt0msm/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_60_ROM_AUTO_1R.v" into library work
[2025-06-29 12:32:24,853] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_60_ROM_AUTO_1R
[2025-06-29 12:32:24,853] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_ucqt0msm/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_61_ROM_AUTO_1R.v" into library work
[2025-06-29 12:32:24,853] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_61_ROM_AUTO_1R
[2025-06-29 12:32:24,853] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_ucqt0msm/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_62_ROM_AUTO_1R.v" into library work
[2025-06-29 12:32:24,853] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_62_ROM_AUTO_1R
[2025-06-29 12:32:24,853] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_ucqt0msm/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_63_ROM_AUTO_1R.v" into library work
[2025-06-29 12:32:24,853] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_63_ROM_AUTO_1R
[2025-06-29 12:32:24,853] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_ucqt0msm/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_mul_8s_2s_10_1_1.v" into library work
[2025-06-29 12:32:24,853] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_mul_8s_2s_10_1_1
[2025-06-29 12:32:24,853] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_ucqt0msm/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0_regslice_both.v" into library work
[2025-06-29 12:32:24,853] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_regslice_both
[2025-06-29 12:32:24,853] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_regslice_both_w1
[2025-06-29 12:32:24,853] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_ucqt0msm/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6904/hdl/verilog/MVAU_hls_0.v" into library work
[2025-06-29 12:32:24,853] INFO: [VRFC 10-311] analyzing module MVAU_hls_0
[2025-06-29 12:32:24,853] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_ucqt0msm/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/synth/finn_design_MVAU_hls_0_0.v" into library work
[2025-06-29 12:32:24,853] INFO: [VRFC 10-311] analyzing module finn_design_MVAU_hls_0_0
[2025-06-29 12:32:24,853] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_ucqt0msm/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_1_0/synth/finn_design_StreamingFIFO_rtl_1_0.v" into library work
[2025-06-29 12:32:24,853] INFO: [VRFC 10-311] analyzing module finn_design_StreamingFIFO_rtl_1_0
[2025-06-29 12:32:24,853] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_ucqt0msm/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/95d7/hdl/verilog/MVAU_hls_1_hls_deadlock_idx0_monitor.v" into library work
[2025-06-29 12:32:24,853] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_hls_deadlock_idx0_monitor
[2025-06-29 12:32:24,853] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_ucqt0msm/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/95d7/hdl/verilog/MVAU_hls_1_hls_deadlock_idx1_monitor.v" into library work
[2025-06-29 12:32:24,853] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_hls_deadlock_idx1_monitor
[2025-06-29 12:32:24,853] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_ucqt0msm/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/95d7/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Batch.v" into library work
[2025-06-29 12:32:24,853] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_Matrix_Vector_Activate_Batch
[2025-06-29 12:32:24,853] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_ucqt0msm/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/95d7/hdl/verilog/MVAU_hls_1_regslice_both.v" into library work
[2025-06-29 12:32:24,853] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_regslice_both
[2025-06-29 12:32:24,853] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_regslice_both_w1
[2025-06-29 12:32:24,853] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_ucqt0msm/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/95d7/hdl/verilog/MVAU_hls_1.v" into library work
[2025-06-29 12:32:24,853] INFO: [VRFC 10-311] analyzing module MVAU_hls_1
[2025-06-29 12:32:24,853] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_ucqt0msm/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/synth/finn_design_MVAU_hls_1_0.v" into library work
[2025-06-29 12:32:24,853] INFO: [VRFC 10-311] analyzing module finn_design_MVAU_hls_1_0
[2025-06-29 12:32:24,853] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_ucqt0msm/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_2_0/synth/finn_design_StreamingFIFO_rtl_2_0.v" into library work
[2025-06-29 12:32:24,853] INFO: [VRFC 10-311] analyzing module finn_design_StreamingFIFO_rtl_2_0
[2025-06-29 12:32:24,853] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_ucqt0msm/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/2de1/hdl/verilog/MVAU_hls_2_hls_deadlock_idx0_monitor.v" into library work
[2025-06-29 12:32:24,853] INFO: [VRFC 10-311] analyzing module MVAU_hls_2_hls_deadlock_idx0_monitor
[2025-06-29 12:32:24,853] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_ucqt0msm/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/2de1/hdl/verilog/MVAU_hls_2_hls_deadlock_idx1_monitor.v" into library work
[2025-06-29 12:32:24,853] INFO: [VRFC 10-311] analyzing module MVAU_hls_2_hls_deadlock_idx1_monitor
[2025-06-29 12:32:24,853] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_ucqt0msm/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/2de1/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Batch.v" into library work
[2025-06-29 12:32:24,853] INFO: [VRFC 10-311] analyzing module MVAU_hls_2_Matrix_Vector_Activate_Batch
[2025-06-29 12:32:24,853] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_ucqt0msm/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/2de1/hdl/verilog/MVAU_hls_2_regslice_both.v" into library work
[2025-06-29 12:32:24,853] INFO: [VRFC 10-311] analyzing module MVAU_hls_2_regslice_both
[2025-06-29 12:32:24,853] INFO: [VRFC 10-311] analyzing module MVAU_hls_2_regslice_both_w1
[2025-06-29 12:32:24,853] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_ucqt0msm/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/2de1/hdl/verilog/MVAU_hls_2.v" into library work
[2025-06-29 12:32:24,853] INFO: [VRFC 10-311] analyzing module MVAU_hls_2
[2025-06-29 12:32:24,853] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_ucqt0msm/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/synth/finn_design_MVAU_hls_2_0.v" into library work
[2025-06-29 12:32:24,853] INFO: [VRFC 10-311] analyzing module finn_design_MVAU_hls_2_0
[2025-06-29 12:32:24,853] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_ucqt0msm/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_3_0/synth/finn_design_StreamingFIFO_rtl_3_0.v" into library work
[2025-06-29 12:32:24,853] INFO: [VRFC 10-311] analyzing module finn_design_StreamingFIFO_rtl_3_0
[2025-06-29 12:32:24,854] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_ucqt0msm/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/983f/hdl/verilog/MVAU_hls_3_flow_control_loop_pipe_sequential_init.v" into library work
[2025-06-29 12:32:24,854] INFO: [VRFC 10-311] analyzing module MVAU_hls_3_flow_control_loop_pipe_sequential_init
[2025-06-29 12:32:24,854] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_ucqt0msm/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/983f/hdl/verilog/MVAU_hls_3_hls_deadlock_idx0_monitor.v" into library work
[2025-06-29 12:32:24,854] INFO: [VRFC 10-311] analyzing module MVAU_hls_3_hls_deadlock_idx0_monitor
[2025-06-29 12:32:24,854] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_ucqt0msm/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/983f/hdl/verilog/MVAU_hls_3_hls_deadlock_idx1_monitor.v" into library work
[2025-06-29 12:32:24,854] INFO: [VRFC 10-311] analyzing module MVAU_hls_3_hls_deadlock_idx1_monitor
[2025-06-29 12:32:24,854] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_ucqt0msm/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/983f/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Batch.v" into library work
[2025-06-29 12:32:24,854] INFO: [VRFC 10-311] analyzing module MVAU_hls_3_Matrix_Vector_Activate_Batch
[2025-06-29 12:32:24,854] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_ucqt0msm/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/983f/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Batch_weights_6_ROM_AUTO_1R.v" into library work
[2025-06-29 12:32:24,854] INFO: [VRFC 10-311] analyzing module MVAU_hls_3_Matrix_Vector_Activate_Batch_weights_6_ROM_AUTO_1R
[2025-06-29 12:32:24,854] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_ucqt0msm/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/983f/hdl/verilog/MVAU_hls_3_regslice_both.v" into library work
[2025-06-29 12:32:24,854] INFO: [VRFC 10-311] analyzing module MVAU_hls_3_regslice_both
[2025-06-29 12:32:24,854] INFO: [VRFC 10-311] analyzing module MVAU_hls_3_regslice_both_w1
[2025-06-29 12:32:24,854] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_ucqt0msm/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/983f/hdl/verilog/MVAU_hls_3.v" into library work
[2025-06-29 12:32:24,854] INFO: [VRFC 10-311] analyzing module MVAU_hls_3
[2025-06-29 12:32:24,854] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_ucqt0msm/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/synth/finn_design_MVAU_hls_3_0.v" into library work
[2025-06-29 12:32:24,854] INFO: [VRFC 10-311] analyzing module finn_design_MVAU_hls_3_0
[2025-06-29 12:32:24,854] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_ucqt0msm/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_4_0/synth/finn_design_StreamingFIFO_rtl_4_0.v" into library work
[2025-06-29 12:32:24,854] INFO: [VRFC 10-311] analyzing module finn_design_StreamingFIFO_rtl_4_0
[2025-06-29 12:32:24,854] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_ucqt0msm/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v" into library work
[2025-06-29 12:32:24,854] INFO: [VRFC 10-311] analyzing module finn_design
[2025-06-29 12:32:24,854] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_0_51uy6x32/Q_srl.v" into library work
[2025-06-29 12:32:24,854] INFO: [VRFC 10-311] analyzing module Q_srl
[2025-06-29 12:32:24,854] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_0_51uy6x32/StreamingFIFO_rtl_0.v" into library work
[2025-06-29 12:32:24,854] INFO: [VRFC 10-311] analyzing module StreamingFIFO_rtl_0
[2025-06-29 12:32:24,854] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_1_h8hjfm6p/Q_srl.v" into library work
[2025-06-29 12:32:24,854] INFO: [VRFC 10-311] analyzing module Q_srl
[2025-06-29 12:32:24,854] WARNING: [VRFC 10-3609] overwriting previous definition of module 'Q_srl' [/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_1_h8hjfm6p/Q_srl.v:72]
[2025-06-29 12:32:24,854] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_1_h8hjfm6p/StreamingFIFO_rtl_1.v" into library work
[2025-06-29 12:32:24,854] INFO: [VRFC 10-311] analyzing module StreamingFIFO_rtl_1
[2025-06-29 12:32:24,854] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_2_0w_fdppg/Q_srl.v" into library work
[2025-06-29 12:32:24,854] INFO: [VRFC 10-311] analyzing module Q_srl
[2025-06-29 12:32:24,854] WARNING: [VRFC 10-3609] overwriting previous definition of module 'Q_srl' [/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_2_0w_fdppg/Q_srl.v:72]
[2025-06-29 12:32:24,854] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_2_0w_fdppg/StreamingFIFO_rtl_2.v" into library work
[2025-06-29 12:32:24,854] INFO: [VRFC 10-311] analyzing module StreamingFIFO_rtl_2
[2025-06-29 12:32:24,854] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_3_xcbfkhzw/Q_srl.v" into library work
[2025-06-29 12:32:24,854] INFO: [VRFC 10-311] analyzing module Q_srl
[2025-06-29 12:32:24,854] WARNING: [VRFC 10-3609] overwriting previous definition of module 'Q_srl' [/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_3_xcbfkhzw/Q_srl.v:72]
[2025-06-29 12:32:24,854] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_3_xcbfkhzw/StreamingFIFO_rtl_3.v" into library work
[2025-06-29 12:32:24,854] INFO: [VRFC 10-311] analyzing module StreamingFIFO_rtl_3
[2025-06-29 12:32:24,854] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_4_8t0qwdwe/Q_srl.v" into library work
[2025-06-29 12:32:24,854] INFO: [VRFC 10-311] analyzing module Q_srl
[2025-06-29 12:32:24,854] WARNING: [VRFC 10-3609] overwriting previous definition of module 'Q_srl' [/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_4_8t0qwdwe/Q_srl.v:72]
[2025-06-29 12:32:24,854] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_4_8t0qwdwe/StreamingFIFO_rtl_4.v" into library work
[2025-06-29 12:32:24,854] INFO: [VRFC 10-311] analyzing module StreamingFIFO_rtl_4
[2025-06-29 12:32:24,854] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_ucqt0msm/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/hdl/finn_design_wrapper.v" into library work
[2025-06-29 12:32:24,854] INFO: [VRFC 10-311] analyzing module finn_design_wrapper
[2025-06-29 12:32:24,854] Starting static elaboration
[2025-06-29 12:32:24,854] Pass Through NonSizing Optimizer
[2025-06-29 12:32:24,854] Completed static elaboration
[2025-06-29 12:32:24,854] Starting simulation data flow analysis
[2025-06-29 12:32:24,854] WARNING: [XSIM 43-4099] "/tmp/finn_dev_root/vivado_stitch_proj_ucqt0msm/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/synth/finn_design_MVAU_hls_0_0.v" Line 53. Module finn_design_MVAU_hls_0_0 doesn't have a timescale but at least one module in design has a timescale.
[2025-06-29 12:32:24,854] WARNING: [XSIM 43-4099] "/tmp/finn_dev_root/vivado_stitch_proj_ucqt0msm/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/synth/finn_design_MVAU_hls_1_0.v" Line 53. Module finn_design_MVAU_hls_1_0 doesn't have a timescale but at least one module in design has a timescale.
[2025-06-29 12:32:24,854] WARNING: [XSIM 43-4099] "/tmp/finn_dev_root/vivado_stitch_proj_ucqt0msm/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/synth/finn_design_MVAU_hls_2_0.v" Line 53. Module finn_design_MVAU_hls_2_0 doesn't have a timescale but at least one module in design has a timescale.
[2025-06-29 12:32:24,854] WARNING: [XSIM 43-4099] "/tmp/finn_dev_root/vivado_stitch_proj_ucqt0msm/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/synth/finn_design_MVAU_hls_3_0.v" Line 53. Module finn_design_MVAU_hls_3_0 doesn't have a timescale but at least one module in design has a timescale.
[2025-06-29 12:32:24,854] WARNING: [XSIM 43-4099] "/tmp/finn_dev_root/vivado_stitch_proj_ucqt0msm/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_0_0/synth/finn_design_StreamingFIFO_rtl_0_0.v" Line 53. Module finn_design_StreamingFIFO_rtl_0_0 doesn't have a timescale but at least one module in design has a timescale.
[2025-06-29 12:32:24,854] WARNING: [XSIM 43-4099] "/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_0_51uy6x32/StreamingFIFO_rtl_0.v" Line 32. Module StreamingFIFO_rtl_0 doesn't have a timescale but at least one module in design has a timescale.
[2025-06-29 12:32:24,854] WARNING: [XSIM 43-4099] "/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_4_8t0qwdwe/Q_srl.v" Line 72. Module Q_srl(depth=32,width=256) doesn't have a timescale but at least one module in design has a timescale.
[2025-06-29 12:32:24,854] WARNING: [XSIM 43-4099] "/tmp/finn_dev_root/vivado_stitch_proj_ucqt0msm/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_1_0/synth/finn_design_StreamingFIFO_rtl_1_0.v" Line 53. Module finn_design_StreamingFIFO_rtl_1_0 doesn't have a timescale but at least one module in design has a timescale.
[2025-06-29 12:32:24,854] WARNING: [XSIM 43-4099] "/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_1_h8hjfm6p/StreamingFIFO_rtl_1.v" Line 32. Module StreamingFIFO_rtl_1 doesn't have a timescale but at least one module in design has a timescale.
[2025-06-29 12:32:24,854] WARNING: [XSIM 43-4099] "/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_4_8t0qwdwe/Q_srl.v" Line 72. Module Q_srl(depth=2,width=64) doesn't have a timescale but at least one module in design has a timescale.
[2025-06-29 12:32:24,854] WARNING: [XSIM 43-4099] "/tmp/finn_dev_root/vivado_stitch_proj_ucqt0msm/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_2_0/synth/finn_design_StreamingFIFO_rtl_2_0.v" Line 53. Module finn_design_StreamingFIFO_rtl_2_0 doesn't have a timescale but at least one module in design has a timescale.
[2025-06-29 12:32:24,854] WARNING: [XSIM 43-4099] "/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_2_0w_fdppg/StreamingFIFO_rtl_2.v" Line 32. Module StreamingFIFO_rtl_2 doesn't have a timescale but at least one module in design has a timescale.
[2025-06-29 12:32:24,854] WARNING: [XSIM 43-4099] "/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_4_8t0qwdwe/Q_srl.v" Line 72. Module Q_srl(depth=2,width=64) doesn't have a timescale but at least one module in design has a timescale.
[2025-06-29 12:32:24,854] WARNING: [XSIM 43-4099] "/tmp/finn_dev_root/vivado_stitch_proj_ucqt0msm/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_3_0/synth/finn_design_StreamingFIFO_rtl_3_0.v" Line 53. Module finn_design_StreamingFIFO_rtl_3_0 doesn't have a timescale but at least one module in design has a timescale.
[2025-06-29 12:32:24,854] WARNING: [XSIM 43-4099] "/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_3_xcbfkhzw/StreamingFIFO_rtl_3.v" Line 32. Module StreamingFIFO_rtl_3 doesn't have a timescale but at least one module in design has a timescale.
[2025-06-29 12:32:24,854] WARNING: [XSIM 43-4099] "/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_4_8t0qwdwe/Q_srl.v" Line 72. Module Q_srl(depth=2,width=64) doesn't have a timescale but at least one module in design has a timescale.
[2025-06-29 12:32:24,854] WARNING: [XSIM 43-4099] "/tmp/finn_dev_root/vivado_stitch_proj_ucqt0msm/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_4_0/synth/finn_design_StreamingFIFO_rtl_4_0.v" Line 53. Module finn_design_StreamingFIFO_rtl_4_0 doesn't have a timescale but at least one module in design has a timescale.
[2025-06-29 12:32:24,854] WARNING: [XSIM 43-4099] "/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_4_8t0qwdwe/StreamingFIFO_rtl_4.v" Line 32. Module StreamingFIFO_rtl_4 doesn't have a timescale but at least one module in design has a timescale.
[2025-06-29 12:32:24,854] WARNING: [XSIM 43-4099] "/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_4_8t0qwdwe/Q_srl.v" Line 72. Module Q_srl(depth=2,width=8) doesn't have a timescale but at least one module in design has a timescale.
[2025-06-29 12:32:24,854] WARNING: [XSIM 43-4099] "/tmp/finn_dev_root/vivado_stitch_proj_ucqt0msm/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/synth/finn_design_MVAU_hls_0_0.v" Line 53. Module finn_design_MVAU_hls_0_0 doesn't have a timescale but at least one module in design has a timescale.
[2025-06-29 12:32:24,854] WARNING: [XSIM 43-4099] "/tmp/finn_dev_root/vivado_stitch_proj_ucqt0msm/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/synth/finn_design_MVAU_hls_1_0.v" Line 53. Module finn_design_MVAU_hls_1_0 doesn't have a timescale but at least one module in design has a timescale.
[2025-06-29 12:32:24,854] WARNING: [XSIM 43-4099] "/tmp/finn_dev_root/vivado_stitch_proj_ucqt0msm/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/synth/finn_design_MVAU_hls_2_0.v" Line 53. Module finn_design_MVAU_hls_2_0 doesn't have a timescale but at least one module in design has a timescale.
[2025-06-29 12:32:24,854] WARNING: [XSIM 43-4099] "/tmp/finn_dev_root/vivado_stitch_proj_ucqt0msm/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/synth/finn_design_MVAU_hls_3_0.v" Line 53. Module finn_design_MVAU_hls_3_0 doesn't have a timescale but at least one module in design has a timescale.
[2025-06-29 12:32:24,854] WARNING: [XSIM 43-4099] "/tmp/finn_dev_root/vivado_stitch_proj_ucqt0msm/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_0_0/synth/finn_design_StreamingFIFO_rtl_0_0.v" Line 53. Module finn_design_StreamingFIFO_rtl_0_0 doesn't have a timescale but at least one module in design has a timescale.
[2025-06-29 12:32:24,854] WARNING: [XSIM 43-4099] "/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_0_51uy6x32/StreamingFIFO_rtl_0.v" Line 32. Module StreamingFIFO_rtl_0 doesn't have a timescale but at least one module in design has a timescale.
[2025-06-29 12:32:24,854] WARNING: [XSIM 43-4099] "/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_4_8t0qwdwe/Q_srl.v" Line 72. Module Q_srl(depth=32,width=256) doesn't have a timescale but at least one module in design has a timescale.
[2025-06-29 12:32:24,854] WARNING: [XSIM 43-4099] "/tmp/finn_dev_root/vivado_stitch_proj_ucqt0msm/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_1_0/synth/finn_design_StreamingFIFO_rtl_1_0.v" Line 53. Module finn_design_StreamingFIFO_rtl_1_0 doesn't have a timescale but at least one module in design has a timescale.
[2025-06-29 12:32:24,854] WARNING: [XSIM 43-4099] "/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_1_h8hjfm6p/StreamingFIFO_rtl_1.v" Line 32. Module StreamingFIFO_rtl_1 doesn't have a timescale but at least one module in design has a timescale.
[2025-06-29 12:32:24,854] WARNING: [XSIM 43-4099] "/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_4_8t0qwdwe/Q_srl.v" Line 72. Module Q_srl(depth=2,width=64) doesn't have a timescale but at least one module in design has a timescale.
[2025-06-29 12:32:24,854] WARNING: [XSIM 43-4099] "/tmp/finn_dev_root/vivado_stitch_proj_ucqt0msm/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_2_0/synth/finn_design_StreamingFIFO_rtl_2_0.v" Line 53. Module finn_design_StreamingFIFO_rtl_2_0 doesn't have a timescale but at least one module in design has a timescale.
[2025-06-29 12:32:24,854] WARNING: [XSIM 43-4099] "/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_2_0w_fdppg/StreamingFIFO_rtl_2.v" Line 32. Module StreamingFIFO_rtl_2 doesn't have a timescale but at least one module in design has a timescale.
[2025-06-29 12:32:24,854] WARNING: [XSIM 43-4099] "/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_4_8t0qwdwe/Q_srl.v" Line 72. Module Q_srl(depth=2,width=64) doesn't have a timescale but at least one module in design has a timescale.
[2025-06-29 12:32:24,854] WARNING: [XSIM 43-4099] "/tmp/finn_dev_root/vivado_stitch_proj_ucqt0msm/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_3_0/synth/finn_design_StreamingFIFO_rtl_3_0.v" Line 53. Module finn_design_StreamingFIFO_rtl_3_0 doesn't have a timescale but at least one module in design has a timescale.
[2025-06-29 12:32:24,854] WARNING: [XSIM 43-4099] "/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_3_xcbfkhzw/StreamingFIFO_rtl_3.v" Line 32. Module StreamingFIFO_rtl_3 doesn't have a timescale but at least one module in design has a timescale.
[2025-06-29 12:32:24,854] WARNING: [XSIM 43-4099] "/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_4_8t0qwdwe/Q_srl.v" Line 72. Module Q_srl(depth=2,width=64) doesn't have a timescale but at least one module in design has a timescale.
[2025-06-29 12:32:24,854] WARNING: [XSIM 43-4099] "/tmp/finn_dev_root/vivado_stitch_proj_ucqt0msm/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_4_0/synth/finn_design_StreamingFIFO_rtl_4_0.v" Line 53. Module finn_design_StreamingFIFO_rtl_4_0 doesn't have a timescale but at least one module in design has a timescale.
[2025-06-29 12:32:24,854] WARNING: [XSIM 43-4099] "/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_4_8t0qwdwe/StreamingFIFO_rtl_4.v" Line 32. Module StreamingFIFO_rtl_4 doesn't have a timescale but at least one module in design has a timescale.
[2025-06-29 12:32:24,854] WARNING: [XSIM 43-4099] "/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_4_8t0qwdwe/Q_srl.v" Line 72. Module Q_srl(depth=2,width=8) doesn't have a timescale but at least one module in design has a timescale.
[2025-06-29 12:32:24,854] Completed simulation data flow analysis
[2025-06-29 12:32:24,854] Time Resolution for simulation is 1ps
[2025-06-29 12:32:24,854] Compiling module work.glbl
[2025-06-29 12:32:24,854] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:32:24,854] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:32:24,854] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:32:24,854] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:32:24,854] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:32:24,854] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:32:24,854] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:32:24,854] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:32:24,854] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:32:24,854] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:32:24,854] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:32:24,854] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:32:24,854] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:32:24,854] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:32:24,854] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:32:24,854] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:32:24,854] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:32:24,854] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:32:24,854] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:32:24,854] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:32:24,854] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:32:24,855] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:32:24,855] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:32:24,855] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:32:24,855] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:32:24,855] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:32:24,855] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:32:24,855] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:32:24,855] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:32:24,855] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:32:24,855] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:32:24,855] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:32:24,855] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:32:24,855] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:32:24,855] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:32:24,855] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:32:24,855] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:32:24,855] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:32:24,855] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:32:24,855] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:32:24,855] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:32:24,855] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:32:24,855] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:32:24,855] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:32:24,855] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:32:24,855] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:32:24,855] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:32:24,855] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:32:24,855] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:32:24,855] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:32:24,855] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:32:24,855] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:32:24,855] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:32:24,855] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:32:24,855] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:32:24,855] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:32:24,855] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:32:24,855] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:32:24,855] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:32:24,855] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:32:24,855] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:32:24,855] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:32:24,855] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:32:24,855] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:32:24,855] Compiling module work.MVAU_hls_0_mul_8s_2s_10_1_1(NUM_...
[2025-06-29 12:32:24,855] Compiling module work.MVAU_hls_0_mac_muladd_8s_2s_10s_...
[2025-06-29 12:32:24,855] Compiling module work.MVAU_hls_0_mac_muladd_8s_2s_10s_...
[2025-06-29 12:32:24,855] Compiling module work.MVAU_hls_0_mac_muladd_8s_2s_11s_...
[2025-06-29 12:32:24,855] Compiling module work.MVAU_hls_0_mac_muladd_8s_2s_11s_...
[2025-06-29 12:32:24,855] Compiling module work.MVAU_hls_0_mac_muladd_8s_2s_18s_...
[2025-06-29 12:32:24,855] Compiling module work.MVAU_hls_0_mac_muladd_8s_2s_18s_...
[2025-06-29 12:32:24,855] Compiling module work.MVAU_hls_0_flow_control_loop_pip...
[2025-06-29 12:32:24,855] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-29 12:32:24,855] Compiling module work.MVAU_hls_0_regslice_both(DataWid...
[2025-06-29 12:32:24,855] Compiling module work.MVAU_hls_0_regslice_both(DataWid...
[2025-06-29 12:32:24,855] Compiling module work.MVAU_hls_0
[2025-06-29 12:32:24,855] Compiling module work.finn_design_MVAU_hls_0_0
[2025-06-29 12:32:24,855] Compiling module work.MVAU_hls_1_Matrix_Vector_Activat...
[2025-06-29 12:32:24,855] Compiling module work.MVAU_hls_1_regslice_both(DataWid...
[2025-06-29 12:32:24,855] Compiling module work.MVAU_hls_1
[2025-06-29 12:32:24,855] Compiling module work.finn_design_MVAU_hls_1_0
[2025-06-29 12:32:24,855] Compiling module work.MVAU_hls_2_Matrix_Vector_Activat...
[2025-06-29 12:32:24,855] Compiling module work.MVAU_hls_2_regslice_both(DataWid...
[2025-06-29 12:32:24,855] Compiling module work.MVAU_hls_2
[2025-06-29 12:32:24,855] Compiling module work.finn_design_MVAU_hls_2_0
[2025-06-29 12:32:24,855] Compiling module work.MVAU_hls_3_Matrix_Vector_Activat...
[2025-06-29 12:32:24,855] Compiling module work.MVAU_hls_3_flow_control_loop_pip...
[2025-06-29 12:32:24,855] Compiling module work.MVAU_hls_3_Matrix_Vector_Activat...
[2025-06-29 12:32:24,855] Compiling module work.MVAU_hls_3_regslice_both(DataWid...
[2025-06-29 12:32:24,855] Compiling module work.MVAU_hls_3_regslice_both(DataWid...
[2025-06-29 12:32:24,855] Compiling module work.MVAU_hls_3
[2025-06-29 12:32:24,855] Compiling module work.finn_design_MVAU_hls_3_0
[2025-06-29 12:32:24,855] Compiling module work.Q_srl(depth=32,width=256)
[2025-06-29 12:32:24,855] Compiling module work.StreamingFIFO_rtl_0
[2025-06-29 12:32:24,855] Compiling module work.finn_design_StreamingFIFO_rtl_0_...
[2025-06-29 12:32:24,855] Compiling module work.Q_srl(depth=2,width=64)
[2025-06-29 12:32:24,855] Compiling module work.StreamingFIFO_rtl_1
[2025-06-29 12:32:24,855] Compiling module work.finn_design_StreamingFIFO_rtl_1_...
[2025-06-29 12:32:24,855] Compiling module work.StreamingFIFO_rtl_2
[2025-06-29 12:32:24,855] Compiling module work.finn_design_StreamingFIFO_rtl_2_...
[2025-06-29 12:32:24,855] Compiling module work.StreamingFIFO_rtl_3
[2025-06-29 12:32:24,855] Compiling module work.finn_design_StreamingFIFO_rtl_3_...
[2025-06-29 12:32:24,855] Compiling module work.Q_srl(depth=2,width=8)
[2025-06-29 12:32:24,855] Compiling module work.StreamingFIFO_rtl_4
[2025-06-29 12:32:24,855] Compiling module work.finn_design_StreamingFIFO_rtl_4_...
[2025-06-29 12:32:24,855] Compiling module work.finn_design
[2025-06-29 12:32:24,855] Compiling module work.finn_design_wrapper
[2025-06-29 12:32:24,855] Built XSI simulation shared library xsim.dir/finn_design_wrapper/xsimk.so
[2025-06-29 12:32:26,171] rtlsim_xsi.cpp: In function int main(int, char**):
[2025-06-29 12:32:26,171] rtlsim_xsi.cpp:268:24: warning: ISO C++ forbids converting a string constant to char* [-Wwrite-strings]
[2025-06-29 12:32:26,171]   268 |     info.wdbFileName = "";
[2025-06-29 12:32:26,171]       |                        ^~
[2025-06-29 12:32:26,232] Running step: step_out_of_context_synthesis [16/19]
[2025-06-29 13:05:35,840] ap_clk
[2025-06-29 13:05:35,848] xcu50-fsvh2104-2L-e
[2025-06-29 13:05:35,848] 10.000000
[2025-06-29 13:05:35,848] 0
[2025-06-29 13:05:35,848] 
[2025-06-29 13:05:35,848] ****** Vivado v2022.2 (64-bit)
[2025-06-29 13:05:35,848]   **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
[2025-06-29 13:05:35,848]   **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
[2025-06-29 13:05:35,848]     ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
[2025-06-29 13:05:35,848] 
[2025-06-29 13:05:35,848] INFO: [Common 17-1239] XILINX_LOCAL_USER_DATA is set to 'no'.
[2025-06-29 13:05:35,848] source finn_design_wrapper.tcl
[2025-06-29 13:05:35,848] # set fpga_part "xcu50-fsvh2104-2L-e"
[2025-06-29 13:05:35,848] # set origin_dir "."
[2025-06-29 13:05:35,848] # if { [info exists ::origin_dir_loc] } {
[2025-06-29 13:05:35,848] #   set origin_dir $::origin_dir_loc
[2025-06-29 13:05:35,848] # }
[2025-06-29 13:05:35,848] # variable script_file
[2025-06-29 13:05:35,848] # set script_file "vivadocompile.tcl"
[2025-06-29 13:05:35,848] # proc help {} {
[2025-06-29 13:05:35,848] #   variable script_file
[2025-06-29 13:05:35,848] #   puts "\nDescription:"
[2025-06-29 13:05:35,848] #   puts "Recreate a Vivado project from this script. The created project will be"
[2025-06-29 13:05:35,848] #   puts "functionally equivalent to the original project for which this script was"
[2025-06-29 13:05:35,848] #   puts "generated. The script contains commands for creating a project, filesets,"
[2025-06-29 13:05:35,848] #   puts "runs, adding/importing sources and setting properties on various objects.\n"
[2025-06-29 13:05:35,848] #   puts "Syntax:"
[2025-06-29 13:05:35,848] #   puts "$script_file"
[2025-06-29 13:05:35,848] #   puts "$script_file -tclargs \[--origin_dir <path>\]"
[2025-06-29 13:05:35,848] #   puts "$script_file -tclargs \[--help\]\n"
[2025-06-29 13:05:35,848] #   puts "Usage:"
[2025-06-29 13:05:35,848] #   puts "Name                   Description"
[2025-06-29 13:05:35,849] #   puts "-------------------------------------------------------------------------"
[2025-06-29 13:05:35,849] #   puts "\[--origin_dir <path>\]  Determine source file paths wrt this path. Default"
[2025-06-29 13:05:35,849] #   puts "                       origin_dir path value is \".\", otherwise, the value"
[2025-06-29 13:05:35,849] #   puts "                       that was set with the \"-paths_relative_to\" switch"
[2025-06-29 13:05:35,849] #   puts "                       when this script was generated.\n"
[2025-06-29 13:05:35,849] #   puts "\[--help\]               Print help information for this script"
[2025-06-29 13:05:35,849] #   puts "-------------------------------------------------------------------------\n"
[2025-06-29 13:05:35,849] #   exit 0
[2025-06-29 13:05:35,849] # }
[2025-06-29 13:05:35,849] # if { $::argc > 0 } {
[2025-06-29 13:05:35,849] #   for {set i 0} {$i < [llength $::argc]} {incr i} {
[2025-06-29 13:05:35,849] #     set option [string trim [lindex $::argv $i]]
[2025-06-29 13:05:35,849] #     switch -regexp -- $option {
[2025-06-29 13:05:35,849] #       "--origin_dir" { incr i; set origin_dir [lindex $::argv $i] }
[2025-06-29 13:05:35,849] #       "--help"       { help }
[2025-06-29 13:05:35,849] #       default {
[2025-06-29 13:05:35,849] #         if { [regexp {^-} $option] } {
[2025-06-29 13:05:35,849] #           puts "ERROR: Unknown option '$option' specified, please type '$script_file -tclargs --help' for usage info.\n"
[2025-06-29 13:05:35,849] #           return 1
[2025-06-29 13:05:35,849] #         }
[2025-06-29 13:05:35,849] #       }
[2025-06-29 13:05:35,849] #     }
[2025-06-29 13:05:35,849] #   }
[2025-06-29 13:05:35,849] # }
[2025-06-29 13:05:35,849] # set orig_proj_dir "[file normalize "$origin_dir/vivadocompile"]"
[2025-06-29 13:05:35,849] # create_project -force vivadocompile ./vivadocompile -part $fpga_part
[2025-06-29 13:05:35,849] # set proj_dir [get_property directory [current_project]]
[2025-06-29 13:05:35,849] # set obj [get_projects vivadocompile]
[2025-06-29 13:05:35,849] # set_property "default_lib" "xil_defaultlib" $obj
[2025-06-29 13:05:35,849] # set_property "sim.ip.auto_export_scripts" "1" $obj
[2025-06-29 13:05:35,849] # set_property "simulator_language" "Mixed" $obj
[2025-06-29 13:05:35,849] # if {[string equal [get_filesets -quiet sources_1] ""]} {
[2025-06-29 13:05:35,849] #   create_fileset -srcset sources_1
[2025-06-29 13:05:35,849] # }
[2025-06-29 13:05:35,849] # set obj [get_filesets sources_1]
[2025-06-29 13:05:35,849] # source sources.tcl
[2025-06-29 13:05:35,849] ## set files [list \
[2025-06-29 13:05:35,849] ## "[file normalize "$origin_dir/dummy_nachiket_fooling_zsh_for_loops.h"]"\
[2025-06-29 13:05:35,849] ## "[file normalize "$origin_dir/finn_design_MVAU_hls_0_0.v"]"\
[2025-06-29 13:05:35,849] ## "[file normalize "$origin_dir/finn_design_MVAU_hls_1_0.v"]"\
[2025-06-29 13:05:35,849] ## "[file normalize "$origin_dir/finn_design_MVAU_hls_2_0.v"]"\
[2025-06-29 13:05:35,849] ## "[file normalize "$origin_dir/finn_design_MVAU_hls_3_0.v"]"\
[2025-06-29 13:05:35,849] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_0_0.v"]"\
[2025-06-29 13:05:35,849] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_1_0.v"]"\
[2025-06-29 13:05:35,849] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_2_0.v"]"\
[2025-06-29 13:05:35,849] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_3_0.v"]"\
[2025-06-29 13:05:35,849] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_4_0.v"]"\
[2025-06-29 13:05:35,849] ## "[file normalize "$origin_dir/finn_design.v"]"\
[2025-06-29 13:05:35,849] ## "[file normalize "$origin_dir/finn_design_wrapper.v"]"\
[2025-06-29 13:05:35,849] ## "[file normalize "$origin_dir/MVAU_hls_0_flow_control_loop_pipe_sequential_init.v"]"\
[2025-06-29 13:05:35,849] ## "[file normalize "$origin_dir/MVAU_hls_0_hls_deadlock_idx0_monitor.v"]"\
[2025-06-29 13:05:35,849] ## "[file normalize "$origin_dir/MVAU_hls_0_hls_deadlock_idx1_monitor.v"]"\
[2025-06-29 13:05:35,849] ## "[file normalize "$origin_dir/MVAU_hls_0_mac_muladd_8s_2s_10s_11_4_1.v"]"\
[2025-06-29 13:05:35,849] ## "[file normalize "$origin_dir/MVAU_hls_0_mac_muladd_8s_2s_11s_11_4_1.v"]"\
[2025-06-29 13:05:35,849] ## "[file normalize "$origin_dir/MVAU_hls_0_mac_muladd_8s_2s_18s_18_4_1.v"]"\
[2025-06-29 13:05:35,849] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Batch.v"]"\
[2025-06-29 13:05:35,849] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_0_ROM_AUTO_1R.v"]"\
[2025-06-29 13:05:35,849] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_10_ROM_AUTO_1R.v"]"\
[2025-06-29 13:05:35,849] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_11_ROM_AUTO_1R.v"]"\
[2025-06-29 13:05:35,849] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_12_ROM_AUTO_1R.v"]"\
[2025-06-29 13:05:35,849] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_13_ROM_AUTO_1R.v"]"\
[2025-06-29 13:05:35,849] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_14_ROM_AUTO_1R.v"]"\
[2025-06-29 13:05:35,849] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_15_ROM_AUTO_1R.v"]"\
[2025-06-29 13:05:35,849] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_16_ROM_AUTO_1R.v"]"\
[2025-06-29 13:05:35,849] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_17_ROM_AUTO_1R.v"]"\
[2025-06-29 13:05:35,849] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_18_ROM_AUTO_1R.v"]"\
[2025-06-29 13:05:35,849] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_19_ROM_AUTO_1R.v"]"\
[2025-06-29 13:05:35,849] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_1_ROM_AUTO_1R.v"]"\
[2025-06-29 13:05:35,849] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_20_ROM_AUTO_1R.v"]"\
[2025-06-29 13:05:35,849] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_21_ROM_AUTO_1R.v"]"\
[2025-06-29 13:05:35,849] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_22_ROM_AUTO_1R.v"]"\
[2025-06-29 13:05:35,849] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_23_ROM_AUTO_1R.v"]"\
[2025-06-29 13:05:35,849] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_24_ROM_AUTO_1R.v"]"\
[2025-06-29 13:05:35,849] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_25_ROM_AUTO_1R.v"]"\
[2025-06-29 13:05:35,849] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_26_ROM_AUTO_1R.v"]"\
[2025-06-29 13:05:35,849] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_27_ROM_AUTO_1R.v"]"\
[2025-06-29 13:05:35,849] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_28_ROM_AUTO_1R.v"]"\
[2025-06-29 13:05:35,849] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_29_ROM_AUTO_1R.v"]"\
[2025-06-29 13:05:35,849] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_2_ROM_AUTO_1R.v"]"\
[2025-06-29 13:05:35,849] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_30_ROM_AUTO_1R.v"]"\
[2025-06-29 13:05:35,849] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_31_ROM_AUTO_1R.v"]"\
[2025-06-29 13:05:35,849] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_32_ROM_AUTO_1R.v"]"\
[2025-06-29 13:05:35,849] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_33_ROM_AUTO_1R.v"]"\
[2025-06-29 13:05:35,849] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_34_ROM_AUTO_1R.v"]"\
[2025-06-29 13:05:35,849] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_35_ROM_AUTO_1R.v"]"\
[2025-06-29 13:05:35,849] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_36_ROM_AUTO_1R.v"]"\
[2025-06-29 13:05:35,849] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_37_ROM_AUTO_1R.v"]"\
[2025-06-29 13:05:35,849] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_38_ROM_AUTO_1R.v"]"\
[2025-06-29 13:05:35,849] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_39_ROM_AUTO_1R.v"]"\
[2025-06-29 13:05:35,849] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_3_ROM_AUTO_1R.v"]"\
[2025-06-29 13:05:35,849] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_40_ROM_AUTO_1R.v"]"\
[2025-06-29 13:05:35,849] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_41_ROM_AUTO_1R.v"]"\
[2025-06-29 13:05:35,849] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_42_ROM_AUTO_1R.v"]"\
[2025-06-29 13:05:35,849] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_43_ROM_AUTO_1R.v"]"\
[2025-06-29 13:05:35,849] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_44_ROM_AUTO_1R.v"]"\
[2025-06-29 13:05:35,849] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_45_ROM_AUTO_1R.v"]"\
[2025-06-29 13:05:35,849] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_46_ROM_AUTO_1R.v"]"\
[2025-06-29 13:05:35,849] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_47_ROM_AUTO_1R.v"]"\
[2025-06-29 13:05:35,849] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_48_ROM_AUTO_1R.v"]"\
[2025-06-29 13:05:35,849] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_49_ROM_AUTO_1R.v"]"\
[2025-06-29 13:05:35,850] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_4_ROM_AUTO_1R.v"]"\
[2025-06-29 13:05:35,850] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_50_ROM_AUTO_1R.v"]"\
[2025-06-29 13:05:35,850] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_51_ROM_AUTO_1R.v"]"\
[2025-06-29 13:05:35,850] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_52_ROM_AUTO_1R.v"]"\
[2025-06-29 13:05:35,850] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_53_ROM_AUTO_1R.v"]"\
[2025-06-29 13:05:35,850] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_54_ROM_AUTO_1R.v"]"\
[2025-06-29 13:05:35,850] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_55_ROM_AUTO_1R.v"]"\
[2025-06-29 13:05:35,850] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_56_ROM_AUTO_1R.v"]"\
[2025-06-29 13:05:35,850] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_57_ROM_AUTO_1R.v"]"\
[2025-06-29 13:05:35,850] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_58_ROM_AUTO_1R.v"]"\
[2025-06-29 13:05:35,850] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_59_ROM_AUTO_1R.v"]"\
[2025-06-29 13:05:35,850] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_5_ROM_AUTO_1R.v"]"\
[2025-06-29 13:05:35,850] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_60_ROM_AUTO_1R.v"]"\
[2025-06-29 13:05:35,850] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_61_ROM_AUTO_1R.v"]"\
[2025-06-29 13:05:35,850] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_62_ROM_AUTO_1R.v"]"\
[2025-06-29 13:05:35,850] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_63_ROM_AUTO_1R.v"]"\
[2025-06-29 13:05:35,850] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_6_ROM_AUTO_1R.v"]"\
[2025-06-29 13:05:35,850] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_7_ROM_AUTO_1R.v"]"\
[2025-06-29 13:05:35,850] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_8_ROM_AUTO_1R.v"]"\
[2025-06-29 13:05:35,850] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_9_ROM_AUTO_1R.v"]"\
[2025-06-29 13:05:35,850] ## "[file normalize "$origin_dir/MVAU_hls_0_mul_8s_2s_10_1_1.v"]"\
[2025-06-29 13:05:35,850] ## "[file normalize "$origin_dir/MVAU_hls_0_regslice_both.v"]"\
[2025-06-29 13:05:35,850] ## "[file normalize "$origin_dir/MVAU_hls_0.v"]"\
[2025-06-29 13:05:35,850] ## "[file normalize "$origin_dir/MVAU_hls_1_hls_deadlock_idx0_monitor.v"]"\
[2025-06-29 13:05:35,850] ## "[file normalize "$origin_dir/MVAU_hls_1_hls_deadlock_idx1_monitor.v"]"\
[2025-06-29 13:05:35,850] ## "[file normalize "$origin_dir/MVAU_hls_1_Matrix_Vector_Activate_Batch.v"]"\
[2025-06-29 13:05:35,850] ## "[file normalize "$origin_dir/MVAU_hls_1_regslice_both.v"]"\
[2025-06-29 13:05:35,850] ## "[file normalize "$origin_dir/MVAU_hls_1.v"]"\
[2025-06-29 13:05:35,850] ## "[file normalize "$origin_dir/MVAU_hls_2_hls_deadlock_idx0_monitor.v"]"\
[2025-06-29 13:05:35,850] ## "[file normalize "$origin_dir/MVAU_hls_2_hls_deadlock_idx1_monitor.v"]"\
[2025-06-29 13:05:35,850] ## "[file normalize "$origin_dir/MVAU_hls_2_Matrix_Vector_Activate_Batch.v"]"\
[2025-06-29 13:05:35,850] ## "[file normalize "$origin_dir/MVAU_hls_2_regslice_both.v"]"\
[2025-06-29 13:05:35,850] ## "[file normalize "$origin_dir/MVAU_hls_2.v"]"\
[2025-06-29 13:05:35,850] ## "[file normalize "$origin_dir/MVAU_hls_3_flow_control_loop_pipe_sequential_init.v"]"\
[2025-06-29 13:05:35,850] ## "[file normalize "$origin_dir/MVAU_hls_3_hls_deadlock_idx0_monitor.v"]"\
[2025-06-29 13:05:35,850] ## "[file normalize "$origin_dir/MVAU_hls_3_hls_deadlock_idx1_monitor.v"]"\
[2025-06-29 13:05:35,850] ## "[file normalize "$origin_dir/MVAU_hls_3_Matrix_Vector_Activate_Batch.v"]"\
[2025-06-29 13:05:35,850] ## "[file normalize "$origin_dir/MVAU_hls_3_Matrix_Vector_Activate_Batch_weights_6_ROM_AUTO_1R.v"]"\
[2025-06-29 13:05:35,850] ## "[file normalize "$origin_dir/MVAU_hls_3_regslice_both.v"]"\
[2025-06-29 13:05:35,850] ## "[file normalize "$origin_dir/MVAU_hls_3.v"]"\
[2025-06-29 13:05:35,850] ## "[file normalize "$origin_dir/Q_srl.v"]"\
[2025-06-29 13:05:35,850] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_0.v"]"\
[2025-06-29 13:05:35,850] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_1.v"]"\
[2025-06-29 13:05:35,850] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_2.v"]"\
[2025-06-29 13:05:35,850] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_3.v"]"\
[2025-06-29 13:05:35,850] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_4.v"]"\
[2025-06-29 13:05:35,850] ## "[file normalize "$origin_dir/dummy_sv_file.sv"]"\
[2025-06-29 13:05:35,850] ## "[file normalize "$origin_dir/dummy_vhdl_file.vhd"]"\
[2025-06-29 13:05:35,850] ## ]
[2025-06-29 13:05:35,850] ## add_files -norecurse -fileset $obj $files
[2025-06-29 13:05:35,850] # add_files -norecurse -fileset $obj $files
[2025-06-29 13:05:35,850] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_72cexuv7/results_finn_design_wrapper/dummy_nachiket_fooling_zsh_for_loops.h' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-29 13:05:35,850] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_72cexuv7/results_finn_design_wrapper/finn_design_MVAU_hls_0_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-29 13:05:35,850] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_72cexuv7/results_finn_design_wrapper/finn_design_MVAU_hls_1_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-29 13:05:35,850] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_72cexuv7/results_finn_design_wrapper/finn_design_MVAU_hls_2_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-29 13:05:35,850] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_72cexuv7/results_finn_design_wrapper/finn_design_MVAU_hls_3_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-29 13:05:35,850] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_72cexuv7/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_0_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-29 13:05:35,850] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_72cexuv7/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_1_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-29 13:05:35,850] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_72cexuv7/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_2_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-29 13:05:35,850] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_72cexuv7/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_3_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-29 13:05:35,850] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_72cexuv7/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_4_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-29 13:05:35,850] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_72cexuv7/results_finn_design_wrapper/finn_design.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-29 13:05:35,850] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_72cexuv7/results_finn_design_wrapper/finn_design_wrapper.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-29 13:05:35,850] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_72cexuv7/results_finn_design_wrapper/MVAU_hls_0_flow_control_loop_pipe_sequential_init.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-29 13:05:35,850] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_72cexuv7/results_finn_design_wrapper/MVAU_hls_0_hls_deadlock_idx0_monitor.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-29 13:05:35,850] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_72cexuv7/results_finn_design_wrapper/MVAU_hls_0_hls_deadlock_idx1_monitor.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-29 13:05:35,850] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_72cexuv7/results_finn_design_wrapper/MVAU_hls_0_mac_muladd_8s_2s_10s_11_4_1.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-29 13:05:35,850] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_72cexuv7/results_finn_design_wrapper/MVAU_hls_0_mac_muladd_8s_2s_11s_11_4_1.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-29 13:05:35,850] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_72cexuv7/results_finn_design_wrapper/MVAU_hls_0_mac_muladd_8s_2s_18s_18_4_1.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-29 13:05:35,850] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_72cexuv7/results_finn_design_wrapper/MVAU_hls_0_Matrix_Vector_Activate_Batch.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-29 13:05:35,850] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_72cexuv7/results_finn_design_wrapper/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_0_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-29 13:05:35,850] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_72cexuv7/results_finn_design_wrapper/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_10_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-29 13:05:35,850] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_72cexuv7/results_finn_design_wrapper/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_11_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-29 13:05:35,850] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_72cexuv7/results_finn_design_wrapper/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_12_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-29 13:05:35,850] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_72cexuv7/results_finn_design_wrapper/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_13_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-29 13:05:35,850] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_72cexuv7/results_finn_design_wrapper/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_14_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-29 13:05:35,850] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_72cexuv7/results_finn_design_wrapper/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_15_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-29 13:05:35,850] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_72cexuv7/results_finn_design_wrapper/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_16_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-29 13:05:35,850] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_72cexuv7/results_finn_design_wrapper/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_17_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-29 13:05:35,850] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_72cexuv7/results_finn_design_wrapper/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_18_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-29 13:05:35,850] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_72cexuv7/results_finn_design_wrapper/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_19_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-29 13:05:35,850] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_72cexuv7/results_finn_design_wrapper/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_1_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-29 13:05:35,850] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_72cexuv7/results_finn_design_wrapper/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_20_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-29 13:05:35,850] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_72cexuv7/results_finn_design_wrapper/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_21_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-29 13:05:35,851] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_72cexuv7/results_finn_design_wrapper/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_22_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-29 13:05:35,851] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_72cexuv7/results_finn_design_wrapper/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_23_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-29 13:05:35,851] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_72cexuv7/results_finn_design_wrapper/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_24_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-29 13:05:35,851] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_72cexuv7/results_finn_design_wrapper/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_25_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-29 13:05:35,851] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_72cexuv7/results_finn_design_wrapper/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_26_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-29 13:05:35,851] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_72cexuv7/results_finn_design_wrapper/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_27_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-29 13:05:35,851] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_72cexuv7/results_finn_design_wrapper/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_28_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-29 13:05:35,851] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_72cexuv7/results_finn_design_wrapper/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_29_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-29 13:05:35,851] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_72cexuv7/results_finn_design_wrapper/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_2_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-29 13:05:35,851] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_72cexuv7/results_finn_design_wrapper/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_30_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-29 13:05:35,851] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_72cexuv7/results_finn_design_wrapper/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_31_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-29 13:05:35,851] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_72cexuv7/results_finn_design_wrapper/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_32_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-29 13:05:35,851] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_72cexuv7/results_finn_design_wrapper/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_33_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-29 13:05:35,851] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_72cexuv7/results_finn_design_wrapper/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_34_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-29 13:05:35,851] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_72cexuv7/results_finn_design_wrapper/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_35_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-29 13:05:35,851] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_72cexuv7/results_finn_design_wrapper/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_36_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-29 13:05:35,851] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_72cexuv7/results_finn_design_wrapper/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_37_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-29 13:05:35,851] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_72cexuv7/results_finn_design_wrapper/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_38_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-29 13:05:35,851] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_72cexuv7/results_finn_design_wrapper/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_39_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-29 13:05:35,851] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_72cexuv7/results_finn_design_wrapper/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_3_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-29 13:05:35,851] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_72cexuv7/results_finn_design_wrapper/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_40_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-29 13:05:35,851] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_72cexuv7/results_finn_design_wrapper/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_41_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-29 13:05:35,851] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_72cexuv7/results_finn_design_wrapper/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_42_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-29 13:05:35,851] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_72cexuv7/results_finn_design_wrapper/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_43_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-29 13:05:35,851] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_72cexuv7/results_finn_design_wrapper/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_44_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-29 13:05:35,851] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_72cexuv7/results_finn_design_wrapper/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_45_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-29 13:05:35,851] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_72cexuv7/results_finn_design_wrapper/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_46_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-29 13:05:35,851] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_72cexuv7/results_finn_design_wrapper/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_47_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-29 13:05:35,851] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_72cexuv7/results_finn_design_wrapper/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_48_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-29 13:05:35,851] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_72cexuv7/results_finn_design_wrapper/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_49_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-29 13:05:35,851] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_72cexuv7/results_finn_design_wrapper/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_4_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-29 13:05:35,851] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_72cexuv7/results_finn_design_wrapper/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_50_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-29 13:05:35,851] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_72cexuv7/results_finn_design_wrapper/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_51_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-29 13:05:35,851] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_72cexuv7/results_finn_design_wrapper/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_52_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-29 13:05:35,851] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_72cexuv7/results_finn_design_wrapper/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_53_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-29 13:05:35,851] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_72cexuv7/results_finn_design_wrapper/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_54_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-29 13:05:35,851] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_72cexuv7/results_finn_design_wrapper/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_55_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-29 13:05:35,851] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_72cexuv7/results_finn_design_wrapper/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_56_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-29 13:05:35,851] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_72cexuv7/results_finn_design_wrapper/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_57_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-29 13:05:35,851] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_72cexuv7/results_finn_design_wrapper/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_58_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-29 13:05:35,851] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_72cexuv7/results_finn_design_wrapper/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_59_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-29 13:05:35,851] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_72cexuv7/results_finn_design_wrapper/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_5_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-29 13:05:35,851] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_72cexuv7/results_finn_design_wrapper/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_60_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-29 13:05:35,851] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_72cexuv7/results_finn_design_wrapper/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_61_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-29 13:05:35,851] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_72cexuv7/results_finn_design_wrapper/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_62_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-29 13:05:35,851] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_72cexuv7/results_finn_design_wrapper/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_63_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-29 13:05:35,851] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_72cexuv7/results_finn_design_wrapper/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_6_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-29 13:05:35,851] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_72cexuv7/results_finn_design_wrapper/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_7_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-29 13:05:35,851] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_72cexuv7/results_finn_design_wrapper/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_8_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-29 13:05:35,851] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_72cexuv7/results_finn_design_wrapper/MVAU_hls_0_Matrix_Vector_Activate_Batch_weights_9_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-29 13:05:35,851] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_72cexuv7/results_finn_design_wrapper/MVAU_hls_0_mul_8s_2s_10_1_1.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-29 13:05:35,851] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_72cexuv7/results_finn_design_wrapper/MVAU_hls_0_regslice_both.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-29 13:05:35,851] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_72cexuv7/results_finn_design_wrapper/MVAU_hls_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-29 13:05:35,851] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_72cexuv7/results_finn_design_wrapper/MVAU_hls_1_hls_deadlock_idx0_monitor.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-29 13:05:35,851] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_72cexuv7/results_finn_design_wrapper/MVAU_hls_1_hls_deadlock_idx1_monitor.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-29 13:05:35,851] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_72cexuv7/results_finn_design_wrapper/MVAU_hls_1_Matrix_Vector_Activate_Batch.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-29 13:05:35,851] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_72cexuv7/results_finn_design_wrapper/MVAU_hls_1_regslice_both.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-29 13:05:35,851] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_72cexuv7/results_finn_design_wrapper/MVAU_hls_1.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-29 13:05:35,851] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_72cexuv7/results_finn_design_wrapper/MVAU_hls_2_hls_deadlock_idx0_monitor.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-29 13:05:35,851] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_72cexuv7/results_finn_design_wrapper/MVAU_hls_2_hls_deadlock_idx1_monitor.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-29 13:05:35,851] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_72cexuv7/results_finn_design_wrapper/MVAU_hls_2_Matrix_Vector_Activate_Batch.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-29 13:05:35,851] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_72cexuv7/results_finn_design_wrapper/MVAU_hls_2_regslice_both.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-29 13:05:35,851] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_72cexuv7/results_finn_design_wrapper/MVAU_hls_2.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-29 13:05:35,851] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_72cexuv7/results_finn_design_wrapper/MVAU_hls_3_flow_control_loop_pipe_sequential_init.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-29 13:05:35,851] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_72cexuv7/results_finn_design_wrapper/MVAU_hls_3_hls_deadlock_idx0_monitor.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-29 13:05:35,851] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_72cexuv7/results_finn_design_wrapper/MVAU_hls_3_hls_deadlock_idx1_monitor.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-29 13:05:35,851] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_72cexuv7/results_finn_design_wrapper/MVAU_hls_3_Matrix_Vector_Activate_Batch.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-29 13:05:35,851] INFO: [Common 17-14] Message 'filemgmt 56-12' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
[2025-06-29 13:05:35,851] # source headers.tcl
[2025-06-29 13:05:35,851] ## set file "$origin_dir/dummy_nachiket_fooling_zsh_for_loops.h"
[2025-06-29 13:05:35,851] ## set file [file normalize $file]
[2025-06-29 13:05:35,851] ## set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
[2025-06-29 13:05:35,851] ## set_property "file_type" "Verilog Header" $file_obj
[2025-06-29 13:05:35,851] # set obj [get_filesets sources_1]
[2025-06-29 13:05:35,851] # set_property "top" "$argv" $obj
[2025-06-29 13:05:35,851] # if {[string equal [get_filesets -quiet constrs_1] ""]} {
[2025-06-29 13:05:35,851] #   create_fileset -constrset constrs_1
[2025-06-29 13:05:35,851] # }
[2025-06-29 13:05:35,851] # set obj [get_filesets constrs_1]
[2025-06-29 13:05:35,851] # set file "[file normalize "$origin_dir/$argv.xdc"]"
[2025-06-29 13:05:35,851] # set file_added [add_files -norecurse -fileset $obj $file]
[2025-06-29 13:05:35,851] # set file "$origin_dir/$argv.xdc"
[2025-06-29 13:05:35,851] # set file [file normalize $file]
[2025-06-29 13:05:35,851] # set file_obj [get_files -of_objects [get_filesets constrs_1] [list "*$file"]]
[2025-06-29 13:05:35,851] # set_property "file_type" "XDC" $file_obj
[2025-06-29 13:05:35,851] # set obj [get_filesets constrs_1]
[2025-06-29 13:05:35,851] # if {[string equal [get_filesets -quiet sim_1] ""]} {
[2025-06-29 13:05:35,851] #   create_fileset -simset sim_1
[2025-06-29 13:05:35,851] # }
[2025-06-29 13:05:35,851] # set obj [get_filesets sim_1]
[2025-06-29 13:05:35,851] # set obj [get_filesets sim_1]
[2025-06-29 13:05:35,851] # set_property "top" "$argv" $obj
[2025-06-29 13:05:35,851] # set_property "xelab.nosort" "1" $obj
[2025-06-29 13:05:35,851] # set_property "xelab.unifast" "" $obj
[2025-06-29 13:05:35,851] # set_property strategy "Vivado Synthesis Defaults" [get_runs synth_1]
[2025-06-29 13:05:35,851] # set_property strategy "Flow_PerfOptimized_high" [get_runs synth_1]
[2025-06-29 13:05:35,851] # set_param synth.elaboration.rodinMoreOptions {rt::set_parameter ignoreVhdlAssertStmts false}
[2025-06-29 13:05:35,851] # set obj [get_runs synth_1]
[2025-06-29 13:05:35,851] # set_property -name {steps.synth_design.args.more options} -value {-mode out_of_context} -objects $obj
[2025-06-29 13:05:35,852] # set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_1]
[2025-06-29 13:05:35,852] # current_run -synthesis [get_runs synth_1]
[2025-06-29 13:05:35,852] # set_property strategy "Vivado Implementation Defaults" [get_runs impl_1]
[2025-06-29 13:05:35,852] # current_run -implementation [get_runs impl_1]
[2025-06-29 13:05:35,852] # puts "INFO: Project created:vivadocompile"
[2025-06-29 13:05:35,852] INFO: Project created:vivadocompile
[2025-06-29 13:05:35,852] # launch_runs -jobs 8 impl_1 -to_step route_design
[2025-06-29 13:05:35,852] [Sun Jun 29 12:32:36 2025] Launched synth_1...
[2025-06-29 13:05:35,852] Run output will be captured here: /tmp/finn_dev_root/synth_out_of_context_72cexuv7/results_finn_design_wrapper/vivadocompile/vivadocompile.runs/synth_1/runme.log
[2025-06-29 13:05:35,852] [Sun Jun 29 12:32:36 2025] Launched impl_1...
[2025-06-29 13:05:35,852] Run output will be captured here: /tmp/finn_dev_root/synth_out_of_context_72cexuv7/results_finn_design_wrapper/vivadocompile/vivadocompile.runs/impl_1/runme.log
[2025-06-29 13:05:35,852] # wait_on_run impl_1
[2025-06-29 13:05:35,852] [Sun Jun 29 12:32:36 2025] Waiting for impl_1 to finish...
[2025-06-29 13:05:35,852] 
[2025-06-29 13:05:35,852] *** Running vivado
[2025-06-29 13:05:35,852]     with args -log finn_design_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source finn_design_wrapper.tcl -notrace
[2025-06-29 13:05:35,852] 
[2025-06-29 13:05:35,852] 
[2025-06-29 13:05:35,852] ****** Vivado v2022.2 (64-bit)
[2025-06-29 13:05:35,852]   **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
[2025-06-29 13:05:35,852]   **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
[2025-06-29 13:05:35,852]     ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
[2025-06-29 13:05:35,852] 
[2025-06-29 13:05:35,852] INFO: [Common 17-1239] XILINX_LOCAL_USER_DATA is set to 'no'.
[2025-06-29 13:05:35,852] source finn_design_wrapper.tcl -notrace
[2025-06-29 13:05:35,852] Command: link_design -top finn_design_wrapper -part xcu50-fsvh2104-2L-e
[2025-06-29 13:05:35,852] Design is defaulting to srcset: sources_1
[2025-06-29 13:05:35,852] Design is defaulting to constrset: constrs_1
[2025-06-29 13:05:35,852] INFO: [Device 21-403] Loading part xcu50-fsvh2104-2L-e
[2025-06-29 13:05:35,852] Netlist sorting complete. Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.32 . Memory (MB): peak = 3448.008 ; gain = 0.000 ; free physical = 15926 ; free virtual = 27015
[2025-06-29 13:05:35,852] INFO: [Netlist 29-17] Analyzing 3706 Unisim elements for replacement
[2025-06-29 13:05:35,852] INFO: [Netlist 29-28] Unisim Transformation completed in 200 CPU seconds
[2025-06-29 13:05:35,852] INFO: [Project 1-479] Netlist was created with Vivado 2022.2
[2025-06-29 13:05:35,852] INFO: [Project 1-570] Preparing netlist for logic optimization
[2025-06-29 13:05:35,852] Parsing XDC File [/tmp/finn_dev_root/synth_out_of_context_72cexuv7/results_finn_design_wrapper/finn_design_wrapper.xdc]
[2025-06-29 13:05:35,852] Finished Parsing XDC File [/tmp/finn_dev_root/synth_out_of_context_72cexuv7/results_finn_design_wrapper/finn_design_wrapper.xdc]
[2025-06-29 13:05:35,852] INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
[2025-06-29 13:05:35,852] Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4180.016 ; gain = 0.000 ; free physical = 15149 ; free virtual = 26282
[2025-06-29 13:05:35,852] INFO: [Project 1-111] Unisim Transformation Summary:
[2025-06-29 13:05:35,852]   A total of 2176 instances were transformed.
[2025-06-29 13:05:35,852]   DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 2176 instances
[2025-06-29 13:05:35,852] 
[2025-06-29 13:05:35,852] 7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
[2025-06-29 13:05:35,852] link_design completed successfully
[2025-06-29 13:05:35,852] link_design: Time (s): cpu = 00:03:36 ; elapsed = 00:03:38 . Memory (MB): peak = 4180.016 ; gain = 2175.047 ; free physical = 15133 ; free virtual = 26281
[2025-06-29 13:05:35,852] Command: opt_design
[2025-06-29 13:05:35,852] Attempting to get a license for feature 'Implementation' and/or device 'xcu50'
[2025-06-29 13:05:35,852] INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu50'
[2025-06-29 13:05:35,852] Running DRC as a precondition to command opt_design
[2025-06-29 13:05:35,852] 
[2025-06-29 13:05:35,852] Starting DRC Task
[2025-06-29 13:05:35,852] INFO: [DRC 23-27] Running DRC with 8 threads
[2025-06-29 13:05:35,852] INFO: [Project 1-461] DRC finished with 0 Errors
[2025-06-29 13:05:35,852] INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
[2025-06-29 13:05:35,852] 
[2025-06-29 13:05:35,852] Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4244.047 ; gain = 64.031 ; free physical = 15005 ; free virtual = 26203
[2025-06-29 13:05:35,852] 
[2025-06-29 13:05:35,852] Starting Cache Timing Information Task
[2025-06-29 13:05:35,852] INFO: [Timing 38-35] Done setting XDC timing constraints.
[2025-06-29 13:05:35,852] Ending Cache Timing Information Task | Checksum: f88c39f7
[2025-06-29 13:05:35,852] 
[2025-06-29 13:05:35,852] Time (s): cpu = 00:01:28 ; elapsed = 00:00:17 . Memory (MB): peak = 5596.602 ; gain = 1352.555 ; free physical = 13551 ; free virtual = 24721
[2025-06-29 13:05:35,852] 
[2025-06-29 13:05:35,852] Starting Logic Optimization Task
[2025-06-29 13:05:35,852] 
[2025-06-29 13:05:35,852] Phase 1 Retarget
[2025-06-29 13:05:35,852] INFO: [Opt 31-138] Pushed 2 inverter(s) to 691 load pin(s).
[2025-06-29 13:05:35,852] INFO: [Opt 31-49] Retargeted 0 cell(s).
[2025-06-29 13:05:35,852] Phase 1 Retarget | Checksum: 128556edc
[2025-06-29 13:05:35,852] 
[2025-06-29 13:05:35,852] Time (s): cpu = 00:00:26 ; elapsed = 00:00:06 . Memory (MB): peak = 5875.367 ; gain = 0.000 ; free physical = 14335 ; free virtual = 25511
[2025-06-29 13:05:35,852] INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 2 cells
[2025-06-29 13:05:35,852] 
[2025-06-29 13:05:35,852] Phase 2 Constant propagation
[2025-06-29 13:05:35,852] INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
[2025-06-29 13:05:35,852] Phase 2 Constant propagation | Checksum: 128556edc
[2025-06-29 13:05:35,852] 
[2025-06-29 13:05:35,852] Time (s): cpu = 00:00:26 ; elapsed = 00:00:07 . Memory (MB): peak = 5875.367 ; gain = 0.000 ; free physical = 14337 ; free virtual = 25514
[2025-06-29 13:05:35,852] INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
[2025-06-29 13:05:35,852] 
[2025-06-29 13:05:35,852] Phase 3 Sweep
[2025-06-29 13:05:35,852] Phase 3 Sweep | Checksum: 1110d9254
[2025-06-29 13:05:35,852] 
[2025-06-29 13:05:35,852] Time (s): cpu = 00:00:29 ; elapsed = 00:00:09 . Memory (MB): peak = 5875.367 ; gain = 0.000 ; free physical = 14309 ; free virtual = 25486
[2025-06-29 13:05:35,852] INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
[2025-06-29 13:05:35,852] 
[2025-06-29 13:05:35,852] Phase 4 BUFG optimization
[2025-06-29 13:05:35,852] INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
[2025-06-29 13:05:35,852] Phase 4 BUFG optimization | Checksum: 1110d9254
[2025-06-29 13:05:35,852] 
[2025-06-29 13:05:35,852] Time (s): cpu = 00:00:29 ; elapsed = 00:00:10 . Memory (MB): peak = 5907.383 ; gain = 32.016 ; free physical = 14352 ; free virtual = 25518
[2025-06-29 13:05:35,852] INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.
[2025-06-29 13:05:35,852] 
[2025-06-29 13:05:35,852] Phase 5 Shift Register Optimization
[2025-06-29 13:05:35,852] INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
[2025-06-29 13:05:35,852] Phase 5 Shift Register Optimization | Checksum: 1110d9254
[2025-06-29 13:05:35,852] 
[2025-06-29 13:05:35,852] Time (s): cpu = 00:00:29 ; elapsed = 00:00:10 . Memory (MB): peak = 5907.383 ; gain = 32.016 ; free physical = 14352 ; free virtual = 25518
[2025-06-29 13:05:35,852] INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells
[2025-06-29 13:05:35,852] 
[2025-06-29 13:05:35,852] Phase 6 Post Processing Netlist
[2025-06-29 13:05:35,852] Phase 6 Post Processing Netlist | Checksum: 1110d9254
[2025-06-29 13:05:35,852] 
[2025-06-29 13:05:35,852] Time (s): cpu = 00:00:30 ; elapsed = 00:00:11 . Memory (MB): peak = 5907.383 ; gain = 32.016 ; free physical = 14391 ; free virtual = 25557
[2025-06-29 13:05:35,852] INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
[2025-06-29 13:05:35,852] Opt_design Change Summary
[2025-06-29 13:05:35,852] =========================
[2025-06-29 13:05:35,852] 
[2025-06-29 13:05:35,852] 
[2025-06-29 13:05:35,852] -------------------------------------------------------------------------------------------------------------------------
[2025-06-29 13:05:35,852] |  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
[2025-06-29 13:05:35,853] -------------------------------------------------------------------------------------------------------------------------
[2025-06-29 13:05:35,853] |  Retarget                     |               0  |               2  |                                              0  |
[2025-06-29 13:05:35,853] |  Constant propagation         |               0  |               0  |                                              0  |
[2025-06-29 13:05:35,853] |  Sweep                        |               0  |               0  |                                              0  |
[2025-06-29 13:05:35,853] |  BUFG optimization            |               0  |               0  |                                              0  |
[2025-06-29 13:05:35,853] |  Shift Register Optimization  |               0  |               0  |                                              0  |
[2025-06-29 13:05:35,853] |  Post Processing Netlist      |               0  |               0  |                                              0  |
[2025-06-29 13:05:35,853] -------------------------------------------------------------------------------------------------------------------------
[2025-06-29 13:05:35,853] 
[2025-06-29 13:05:35,853] 
[2025-06-29 13:05:35,853] 
[2025-06-29 13:05:35,853] Starting Connectivity Check Task
[2025-06-29 13:05:35,853] 
[2025-06-29 13:05:35,853] Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 5907.383 ; gain = 0.000 ; free physical = 14394 ; free virtual = 25575
[2025-06-29 13:05:35,853] Ending Logic Optimization Task | Checksum: fc06c658
[2025-06-29 13:05:35,853] 
[2025-06-29 13:05:35,853] Time (s): cpu = 00:00:31 ; elapsed = 00:00:11 . Memory (MB): peak = 5907.383 ; gain = 32.016 ; free physical = 14394 ; free virtual = 25575
[2025-06-29 13:05:35,853] 
[2025-06-29 13:05:35,853] Starting Power Optimization Task
[2025-06-29 13:05:35,853] INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
[2025-06-29 13:05:35,853] Ending Power Optimization Task | Checksum: fc06c658
[2025-06-29 13:05:35,853] 
[2025-06-29 13:05:35,853] Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5907.383 ; gain = 0.000 ; free physical = 14400 ; free virtual = 25566
[2025-06-29 13:05:35,853] 
[2025-06-29 13:05:35,853] Starting Final Cleanup Task
[2025-06-29 13:05:35,853] Ending Final Cleanup Task | Checksum: fc06c658
[2025-06-29 13:05:35,853] 
[2025-06-29 13:05:35,853] Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5907.383 ; gain = 0.000 ; free physical = 14400 ; free virtual = 25566
[2025-06-29 13:05:35,853] 
[2025-06-29 13:05:35,853] Starting Netlist Obfuscation Task
[2025-06-29 13:05:35,853] Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5907.383 ; gain = 0.000 ; free physical = 14400 ; free virtual = 25566
[2025-06-29 13:05:35,853] Ending Netlist Obfuscation Task | Checksum: fc06c658
[2025-06-29 13:05:35,853] 
[2025-06-29 13:05:35,853] Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5907.383 ; gain = 0.000 ; free physical = 14400 ; free virtual = 25566
[2025-06-29 13:05:35,853] INFO: [Common 17-83] Releasing license: Implementation
[2025-06-29 13:05:35,853] 25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
[2025-06-29 13:05:35,853] opt_design completed successfully
[2025-06-29 13:05:35,853] opt_design: Time (s): cpu = 00:02:03 ; elapsed = 00:00:32 . Memory (MB): peak = 5907.383 ; gain = 1727.367 ; free physical = 14400 ; free virtual = 25566
[2025-06-29 13:05:35,853] INFO: [Timing 38-35] Done setting XDC timing constraints.
[2025-06-29 13:05:35,853] INFO: [Timing 38-480] Writing timing data to binary archive.
[2025-06-29 13:05:35,853] INFO: [Common 17-1381] The checkpoint '/tmp/finn_dev_root/synth_out_of_context_72cexuv7/results_finn_design_wrapper/vivadocompile/vivadocompile.runs/impl_1/finn_design_wrapper_opt.dcp' has been generated.
[2025-06-29 13:05:35,853] write_checkpoint: Time (s): cpu = 00:01:38 ; elapsed = 00:00:22 . Memory (MB): peak = 5963.410 ; gain = 56.027 ; free physical = 13412 ; free virtual = 24695
[2025-06-29 13:05:35,853] INFO: [runtcl-4] Executing : report_drc -file finn_design_wrapper_drc_opted.rpt -pb finn_design_wrapper_drc_opted.pb -rpx finn_design_wrapper_drc_opted.rpx
[2025-06-29 13:05:35,853] Command: report_drc -file finn_design_wrapper_drc_opted.rpt -pb finn_design_wrapper_drc_opted.pb -rpx finn_design_wrapper_drc_opted.rpx
[2025-06-29 13:05:35,853] INFO: [IP_Flow 19-234] Refreshing IP repositories
[2025-06-29 13:05:35,853] INFO: [IP_Flow 19-1704] No user IP repositories specified
[2025-06-29 13:05:35,853] INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
[2025-06-29 13:05:35,853] INFO: [DRC 23-27] Running DRC with 8 threads
[2025-06-29 13:05:35,853] INFO: [Vivado_Tcl 2-168] The results of DRC are in file /tmp/finn_dev_root/synth_out_of_context_72cexuv7/results_finn_design_wrapper/vivadocompile/vivadocompile.runs/impl_1/finn_design_wrapper_drc_opted.rpt.
[2025-06-29 13:05:35,853] report_drc completed successfully
[2025-06-29 13:05:35,853] Command: place_design
[2025-06-29 13:05:35,853] Attempting to get a license for feature 'Implementation' and/or device 'xcu50'
[2025-06-29 13:05:35,853] INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu50'
[2025-06-29 13:05:35,853] INFO: [DRC 23-27] Running DRC with 8 threads
[2025-06-29 13:05:35,853] INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
[2025-06-29 13:05:35,853] INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
[2025-06-29 13:05:35,853] Running DRC as a precondition to command place_design
[2025-06-29 13:05:35,853] INFO: [DRC 23-27] Running DRC with 8 threads
[2025-06-29 13:05:35,853] INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
[2025-06-29 13:05:35,853] INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
[2025-06-29 13:05:35,853] 
[2025-06-29 13:05:35,853] Starting Placer Task
[2025-06-29 13:05:35,853] INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs
[2025-06-29 13:05:35,853] 
[2025-06-29 13:05:35,853] Phase 1 Placer Initialization
[2025-06-29 13:05:35,853] 
[2025-06-29 13:05:35,853] Phase 1.1 Placer Initialization Netlist Sorting
[2025-06-29 13:05:35,853] Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6148.988 ; gain = 0.000 ; free physical = 12994 ; free virtual = 24317
[2025-06-29 13:05:35,853] Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 940e36ba
[2025-06-29 13:05:35,853] 
[2025-06-29 13:05:35,853] Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6148.988 ; gain = 0.000 ; free physical = 12994 ; free virtual = 24317
[2025-06-29 13:05:35,853] Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 6148.988 ; gain = 0.000 ; free physical = 12994 ; free virtual = 24317
[2025-06-29 13:05:35,853] 
[2025-06-29 13:05:35,853] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[2025-06-29 13:05:35,853] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d835543d
[2025-06-29 13:05:35,853] 
[2025-06-29 13:05:35,853] Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 7067.449 ; gain = 918.461 ; free physical = 11859 ; free virtual = 23330
[2025-06-29 13:05:35,853] 
[2025-06-29 13:05:35,853] Phase 1.3 Build Placer Netlist Model
[2025-06-29 13:05:35,853] Phase 1.3 Build Placer Netlist Model | Checksum: 123a38bef
[2025-06-29 13:05:35,853] 
[2025-06-29 13:05:35,853] Time (s): cpu = 00:01:38 ; elapsed = 00:00:52 . Memory (MB): peak = 9094.773 ; gain = 2945.785 ; free physical = 11446 ; free virtual = 22944
[2025-06-29 13:05:35,853] 
[2025-06-29 13:05:35,853] Phase 1.4 Constrain Clocks/Macros
[2025-06-29 13:05:35,853] Phase 1.4 Constrain Clocks/Macros | Checksum: 123a38bef
[2025-06-29 13:05:35,853] 
[2025-06-29 13:05:35,853] Time (s): cpu = 00:01:38 ; elapsed = 00:00:52 . Memory (MB): peak = 9094.773 ; gain = 2945.785 ; free physical = 11447 ; free virtual = 22945
[2025-06-29 13:05:35,853] Phase 1 Placer Initialization | Checksum: 123a38bef
[2025-06-29 13:05:35,853] 
[2025-06-29 13:05:35,853] Time (s): cpu = 00:01:39 ; elapsed = 00:00:52 . Memory (MB): peak = 9094.773 ; gain = 2945.785 ; free physical = 11443 ; free virtual = 22934
[2025-06-29 13:05:35,853] 
[2025-06-29 13:05:35,853] Phase 2 Global Placement
[2025-06-29 13:05:35,853] 
[2025-06-29 13:05:35,853] Phase 2.1 Floorplanning
[2025-06-29 13:05:35,853] 
[2025-06-29 13:05:35,853] Phase 2.1.1 Partition Driven Placement
[2025-06-29 13:05:35,853] 
[2025-06-29 13:05:35,853] Phase 2.1.1.1 PBP: Partition Driven Placement
[2025-06-29 13:05:35,853] Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: e3dfe48e
[2025-06-29 13:05:35,853] 
[2025-06-29 13:05:35,853] Time (s): cpu = 00:02:02 ; elapsed = 00:01:02 . Memory (MB): peak = 9182.816 ; gain = 3033.828 ; free physical = 11562 ; free virtual = 23107
[2025-06-29 13:05:35,853] 
[2025-06-29 13:05:35,853] Phase 2.1.1.2 PBP: Clock Region Placement
[2025-06-29 13:05:35,853] Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: e3dfe48e
[2025-06-29 13:05:35,853] 
[2025-06-29 13:05:35,853] Time (s): cpu = 00:02:02 ; elapsed = 00:01:02 . Memory (MB): peak = 9182.816 ; gain = 3033.828 ; free physical = 11551 ; free virtual = 23104
[2025-06-29 13:05:35,854] 
[2025-06-29 13:05:35,854] Phase 2.1.1.3 PBP: Discrete Incremental
[2025-06-29 13:05:35,854] Phase 2.1.1.3 PBP: Discrete Incremental | Checksum: 12b10a975
[2025-06-29 13:05:35,854] 
[2025-06-29 13:05:35,854] Time (s): cpu = 00:02:06 ; elapsed = 00:01:06 . Memory (MB): peak = 9182.816 ; gain = 3033.828 ; free physical = 11620 ; free virtual = 23142
[2025-06-29 13:05:35,854] 
[2025-06-29 13:05:35,854] Phase 2.1.1.4 PBP: Compute Congestion
[2025-06-29 13:05:35,854] Phase 2.1.1.4 PBP: Compute Congestion | Checksum: 12b10a975
[2025-06-29 13:05:35,854] 
[2025-06-29 13:05:35,854] Time (s): cpu = 00:02:10 ; elapsed = 00:01:08 . Memory (MB): peak = 9221.176 ; gain = 3072.188 ; free physical = 11348 ; free virtual = 22905
[2025-06-29 13:05:35,854] 
[2025-06-29 13:05:35,854] Phase 2.1.1.5 PBP: Macro Placement
[2025-06-29 13:05:35,854] Phase 2.1.1.5 PBP: Macro Placement | Checksum: 18e680141
[2025-06-29 13:05:35,854] 
[2025-06-29 13:05:35,854] Time (s): cpu = 00:02:19 ; elapsed = 00:01:17 . Memory (MB): peak = 9221.176 ; gain = 3072.188 ; free physical = 11165 ; free virtual = 22706
[2025-06-29 13:05:35,854] 
[2025-06-29 13:05:35,854] Phase 2.1.1.6 PBP: UpdateTiming
[2025-06-29 13:05:35,854] Phase 2.1.1.6 PBP: UpdateTiming | Checksum: 1dd841dd9
[2025-06-29 13:05:35,854] 
[2025-06-29 13:05:35,854] Time (s): cpu = 00:02:26 ; elapsed = 00:01:20 . Memory (MB): peak = 9221.176 ; gain = 3072.188 ; free physical = 11209 ; free virtual = 22747
[2025-06-29 13:05:35,854] Phase 2.1.1 Partition Driven Placement | Checksum: 1dd841dd9
[2025-06-29 13:05:35,854] 
[2025-06-29 13:05:35,854] Time (s): cpu = 00:02:27 ; elapsed = 00:01:21 . Memory (MB): peak = 9221.176 ; gain = 3072.188 ; free physical = 11229 ; free virtual = 22767
[2025-06-29 13:05:35,854] Phase 2.1 Floorplanning | Checksum: ff8cd384
[2025-06-29 13:05:35,854] 
[2025-06-29 13:05:35,854] Time (s): cpu = 00:02:28 ; elapsed = 00:01:21 . Memory (MB): peak = 9221.176 ; gain = 3072.188 ; free physical = 11230 ; free virtual = 22768
[2025-06-29 13:05:35,854] 
[2025-06-29 13:05:35,854] Phase 2.2 Physical Synthesis After Floorplan
[2025-06-29 13:05:35,854] INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
[2025-06-29 13:05:35,854] Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9221.176 ; gain = 0.000 ; free physical = 11241 ; free virtual = 22781
[2025-06-29 13:05:35,854] 
[2025-06-29 13:05:35,854] Summary of Physical Synthesis Optimizations
[2025-06-29 13:05:35,854] ============================================
[2025-06-29 13:05:35,854] 
[2025-06-29 13:05:35,854] 
[2025-06-29 13:05:35,854] -----------------------------------------------------------------------------------------------------------------------------------------------
[2025-06-29 13:05:35,854] |  Optimization                         |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
[2025-06-29 13:05:35,854] -----------------------------------------------------------------------------------------------------------------------------------------------
[2025-06-29 13:05:35,854] |  PSIP Post Floorplan SLR Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
[2025-06-29 13:05:35,854] |  Total                                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
[2025-06-29 13:05:35,854] -----------------------------------------------------------------------------------------------------------------------------------------------
[2025-06-29 13:05:35,854] 
[2025-06-29 13:05:35,854] 
[2025-06-29 13:05:35,854] Phase 2.2 Physical Synthesis After Floorplan | Checksum: ff8cd384
[2025-06-29 13:05:35,854] 
[2025-06-29 13:05:35,854] Time (s): cpu = 00:02:29 ; elapsed = 00:01:23 . Memory (MB): peak = 9221.176 ; gain = 3072.188 ; free physical = 11249 ; free virtual = 22790
[2025-06-29 13:05:35,854] 
[2025-06-29 13:05:35,854] Phase 2.3 Update Timing before SLR Path Opt
[2025-06-29 13:05:35,854] Phase 2.3 Update Timing before SLR Path Opt | Checksum: ff8cd384
[2025-06-29 13:05:35,854] 
[2025-06-29 13:05:35,854] Time (s): cpu = 00:02:29 ; elapsed = 00:01:23 . Memory (MB): peak = 9221.176 ; gain = 3072.188 ; free physical = 11250 ; free virtual = 22790
[2025-06-29 13:05:35,854] 
[2025-06-29 13:05:35,854] Phase 2.4 Post-Processing in Floorplanning
[2025-06-29 13:05:35,854] Phase 2.4 Post-Processing in Floorplanning | Checksum: ff8cd384
[2025-06-29 13:05:35,854] 
[2025-06-29 13:05:35,854] Time (s): cpu = 00:02:30 ; elapsed = 00:01:24 . Memory (MB): peak = 9221.176 ; gain = 3072.188 ; free physical = 11315 ; free virtual = 22820
[2025-06-29 13:05:35,854] 
[2025-06-29 13:05:35,854] Phase 2.5 Global Placement Core
[2025-06-29 13:05:35,854] 
[2025-06-29 13:05:35,854] Phase 2.5.1 UpdateTiming Before Physical Synthesis
[2025-06-29 13:05:35,854] Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1467d119b
[2025-06-29 13:05:35,854] 
[2025-06-29 13:05:35,854] Time (s): cpu = 00:04:03 ; elapsed = 00:02:09 . Memory (MB): peak = 9292.215 ; gain = 3143.227 ; free physical = 11286 ; free virtual = 22866
[2025-06-29 13:05:35,854] 
[2025-06-29 13:05:35,854] Phase 2.5.2 Physical Synthesis In Placer
[2025-06-29 13:05:35,854] INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 3593 LUT instances to create LUTNM shape
[2025-06-29 13:05:35,854] INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
[2025-06-29 13:05:35,854] INFO: [Physopt 32-1138] End 1 Pass. Optimized 1577 nets or LUTs. Breaked 0 LUT, combined 1577 existing LUTs and moved 0 existing LUT
[2025-06-29 13:05:35,854] INFO: [Physopt 32-1030] Pass 1. Identified 28 candidate driver sets for equivalent driver rewiring.
[2025-06-29 13:05:35,854] INFO: [Physopt 32-661] Optimized 7 nets.  Re-placed 31 instances.
[2025-06-29 13:05:35,854] INFO: [Physopt 32-775] End 1 Pass. Optimized 7 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 31 existing cells
[2025-06-29 13:05:35,854] Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 9292.215 ; gain = 0.000 ; free physical = 11247 ; free virtual = 22826
[2025-06-29 13:05:35,854] INFO: [Physopt 32-65] No nets found for high-fanout optimization.
[2025-06-29 13:05:35,854] INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
[2025-06-29 13:05:35,854] INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
[2025-06-29 13:05:35,854] INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
[2025-06-29 13:05:35,854] INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
[2025-06-29 13:05:35,854] INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
[2025-06-29 13:05:35,854] INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
[2025-06-29 13:05:35,854] INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
[2025-06-29 13:05:35,854] INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
[2025-06-29 13:05:35,854] INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
[2025-06-29 13:05:35,854] Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9292.215 ; gain = 0.000 ; free physical = 11247 ; free virtual = 22826
[2025-06-29 13:05:35,854] 
[2025-06-29 13:05:35,854] Summary of Physical Synthesis Optimizations
[2025-06-29 13:05:35,854] ============================================
[2025-06-29 13:05:35,854] 
[2025-06-29 13:05:35,854] 
[2025-06-29 13:05:35,854] -----------------------------------------------------------------------------------------------------------------------------------------------------------
[2025-06-29 13:05:35,854] |  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
[2025-06-29 13:05:35,854] -----------------------------------------------------------------------------------------------------------------------------------------------------------
[2025-06-29 13:05:35,854] |  LUT Combining                                    |            0  |           1577  |                  1577  |           0  |           1  |  00:00:01  |
[2025-06-29 13:05:35,854] |  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
[2025-06-29 13:05:35,854] |  Equivalent Driver Rewiring                       |            0  |              0  |                     7  |           0  |           1  |  00:00:01  |
[2025-06-29 13:05:35,854] |  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
[2025-06-29 13:05:35,854] |  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
[2025-06-29 13:05:35,854] |  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
[2025-06-29 13:05:35,854] |  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
[2025-06-29 13:05:35,854] |  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
[2025-06-29 13:05:35,854] |  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
[2025-06-29 13:05:35,854] |  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
[2025-06-29 13:05:35,854] |  Total                                            |            0  |           1577  |                  1584  |           0  |           5  |  00:00:02  |
[2025-06-29 13:05:35,854] -----------------------------------------------------------------------------------------------------------------------------------------------------------
[2025-06-29 13:05:35,854] 
[2025-06-29 13:05:35,854] 
[2025-06-29 13:05:35,854] Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1b8c4e50a
[2025-06-29 13:05:35,854] 
[2025-06-29 13:05:35,854] Time (s): cpu = 00:04:16 ; elapsed = 00:02:20 . Memory (MB): peak = 9292.215 ; gain = 3143.227 ; free physical = 11164 ; free virtual = 22828
[2025-06-29 13:05:35,854] Phase 2.5 Global Placement Core | Checksum: 17f2fa145
[2025-06-29 13:05:35,854] 
[2025-06-29 13:05:35,854] Time (s): cpu = 00:04:45 ; elapsed = 00:02:39 . Memory (MB): peak = 9292.215 ; gain = 3143.227 ; free physical = 11033 ; free virtual = 22725
[2025-06-29 13:05:35,854] Phase 2 Global Placement | Checksum: 17f2fa145
[2025-06-29 13:05:35,854] 
[2025-06-29 13:05:35,854] Time (s): cpu = 00:04:46 ; elapsed = 00:02:39 . Memory (MB): peak = 9292.215 ; gain = 3143.227 ; free physical = 11066 ; free virtual = 22747
[2025-06-29 13:05:35,854] 
[2025-06-29 13:05:35,854] Phase 3 Detail Placement
[2025-06-29 13:05:35,854] 
[2025-06-29 13:05:35,854] Phase 3.1 Commit Multi Column Macros
[2025-06-29 13:05:35,854] Phase 3.1 Commit Multi Column Macros | Checksum: 169db363d
[2025-06-29 13:05:35,855] 
[2025-06-29 13:05:35,855] Time (s): cpu = 00:04:54 ; elapsed = 00:02:43 . Memory (MB): peak = 9292.215 ; gain = 3143.227 ; free physical = 11045 ; free virtual = 22712
[2025-06-29 13:05:35,855] 
[2025-06-29 13:05:35,855] Phase 3.2 Commit Most Macros & LUTRAMs
[2025-06-29 13:05:35,855] Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 141bd24e8
[2025-06-29 13:05:35,855] 
[2025-06-29 13:05:35,855] Time (s): cpu = 00:04:58 ; elapsed = 00:02:46 . Memory (MB): peak = 9292.215 ; gain = 3143.227 ; free physical = 11126 ; free virtual = 22731
[2025-06-29 13:05:35,855] 
[2025-06-29 13:05:35,855] Phase 3.3 Small Shape DP
[2025-06-29 13:05:35,855] 
[2025-06-29 13:05:35,855] Phase 3.3.1 Small Shape Clustering
[2025-06-29 13:05:35,855] Phase 3.3.1 Small Shape Clustering | Checksum: 1daa20507
[2025-06-29 13:05:35,855] 
[2025-06-29 13:05:35,855] Time (s): cpu = 00:05:01 ; elapsed = 00:02:47 . Memory (MB): peak = 9292.215 ; gain = 3143.227 ; free physical = 11128 ; free virtual = 22757
[2025-06-29 13:05:35,855] 
[2025-06-29 13:05:35,855] Phase 3.3.2 Flow Legalize Slice Clusters
[2025-06-29 13:05:35,855] Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 1f40ea1f4
[2025-06-29 13:05:35,855] 
[2025-06-29 13:05:35,855] Time (s): cpu = 00:05:02 ; elapsed = 00:02:48 . Memory (MB): peak = 9292.215 ; gain = 3143.227 ; free physical = 11178 ; free virtual = 22788
[2025-06-29 13:05:35,855] 
[2025-06-29 13:05:35,855] Phase 3.3.3 Slice Area Swap
[2025-06-29 13:05:35,855] 
[2025-06-29 13:05:35,855] Phase 3.3.3.1 Slice Area Swap Initial
[2025-06-29 13:05:35,855] Phase 3.3.3.1 Slice Area Swap Initial | Checksum: 167b149e1
[2025-06-29 13:05:35,855] 
[2025-06-29 13:05:35,855] Time (s): cpu = 00:05:06 ; elapsed = 00:02:51 . Memory (MB): peak = 9292.215 ; gain = 3143.227 ; free physical = 11106 ; free virtual = 22721
[2025-06-29 13:05:35,855] Phase 3.3.3 Slice Area Swap | Checksum: 1ae12a348
[2025-06-29 13:05:35,855] 
[2025-06-29 13:05:35,855] Time (s): cpu = 00:05:07 ; elapsed = 00:02:52 . Memory (MB): peak = 9292.215 ; gain = 3143.227 ; free physical = 11042 ; free virtual = 22670
[2025-06-29 13:05:35,855] Phase 3.3 Small Shape DP | Checksum: 1f518210e
[2025-06-29 13:05:35,855] 
[2025-06-29 13:05:35,855] Time (s): cpu = 00:05:11 ; elapsed = 00:02:54 . Memory (MB): peak = 9292.215 ; gain = 3143.227 ; free physical = 11087 ; free virtual = 22702
[2025-06-29 13:05:35,855] 
[2025-06-29 13:05:35,855] Phase 3.4 Re-assign LUT pins
[2025-06-29 13:05:35,855] Phase 3.4 Re-assign LUT pins | Checksum: 2b77ca09a
[2025-06-29 13:05:35,855] 
[2025-06-29 13:05:35,855] Time (s): cpu = 00:05:13 ; elapsed = 00:02:56 . Memory (MB): peak = 9292.215 ; gain = 3143.227 ; free physical = 11122 ; free virtual = 22735
[2025-06-29 13:05:35,855] 
[2025-06-29 13:05:35,855] Phase 3.5 Pipeline Register Optimization
[2025-06-29 13:05:35,855] Phase 3.5 Pipeline Register Optimization | Checksum: 1e3afd51a
[2025-06-29 13:05:35,855] 
[2025-06-29 13:05:35,855] Time (s): cpu = 00:05:14 ; elapsed = 00:02:57 . Memory (MB): peak = 9292.215 ; gain = 3143.227 ; free physical = 11120 ; free virtual = 22730
[2025-06-29 13:05:35,855] Phase 3 Detail Placement | Checksum: 1e3afd51a
[2025-06-29 13:05:35,855] 
[2025-06-29 13:05:35,855] Time (s): cpu = 00:05:15 ; elapsed = 00:02:58 . Memory (MB): peak = 9292.215 ; gain = 3143.227 ; free physical = 11101 ; free virtual = 22706
[2025-06-29 13:05:35,855] 
[2025-06-29 13:05:35,855] Phase 4 Post Placement Optimization and Clean-Up
[2025-06-29 13:05:35,855] 
[2025-06-29 13:05:35,855] Phase 4.1 Post Commit Optimization
[2025-06-29 13:05:35,855] INFO: [Timing 38-35] Done setting XDC timing constraints.
[2025-06-29 13:05:35,855] 
[2025-06-29 13:05:35,855] Phase 4.1.1 Post Placement Optimization
[2025-06-29 13:05:35,855] Post Placement Optimization Initialization | Checksum: 18fab9e5b
[2025-06-29 13:05:35,855] 
[2025-06-29 13:05:35,855] Phase 4.1.1.1 BUFG Insertion
[2025-06-29 13:05:35,855] 
[2025-06-29 13:05:35,855] Starting Physical Synthesis Task
[2025-06-29 13:05:35,855] 
[2025-06-29 13:05:35,855] Phase 1 Physical Synthesis Initialization
[2025-06-29 13:05:35,855] INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
[2025-06-29 13:05:35,855] INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.147 | TNS=0.000 |
[2025-06-29 13:05:35,855] Phase 1 Physical Synthesis Initialization | Checksum: 21abe57ba
[2025-06-29 13:05:35,855] 
[2025-06-29 13:05:35,855] Time (s): cpu = 00:00:13 ; elapsed = 00:00:02 . Memory (MB): peak = 9292.215 ; gain = 0.000 ; free physical = 11111 ; free virtual = 22661
[2025-06-29 13:05:35,855] INFO: [Place 46-32] Processed net finn_design_i/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Batch_fu_156/weights_19_U/CEB1, BUFG insertion was skipped because the netlist could not be updated.
[2025-06-29 13:05:35,855] INFO: [Place 46-35] Processed net finn_design_i/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Batch_fu_156/mac_muladd_8s_2s_10s_11_4_1_U1469/MVAU_hls_0_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U/CEP, inserted BUFG to drive 2304 loads.
[2025-06-29 13:05:35,855] INFO: [Place 46-35] Processed net finn_design_i/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Batch_fu_156/mac_muladd_8s_2s_11s_11_4_1_U1992/MVAU_hls_0_mac_muladd_8s_2s_11s_11_4_1_DSP48_1_U/CEP, inserted BUFG to drive 2176 loads.
[2025-06-29 13:05:35,855] INFO: [Place 46-35] Processed net finn_design_i/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Batch_fu_156/mac_muladd_8s_2s_10s_11_4_1_U1990/MVAU_hls_0_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U/ap_CS_iter3_fsm_reg[1], inserted BUFG to drive 1914 loads.
[2025-06-29 13:05:35,855] INFO: [Place 46-35] Processed net finn_design_i/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Batch_fu_156/mac_muladd_8s_2s_10s_11_4_1_U1392/MVAU_hls_0_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U/icmp_ln123_reg_61418_pp0_iter1_reg_reg[0], inserted BUFG to drive 1536 loads.
[2025-06-29 13:05:35,855] INFO: [Place 46-35] Processed net finn_design_i/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Batch_fu_156/E[0], inserted BUFG to drive 1152 loads.
[2025-06-29 13:05:35,855] INFO: [Place 46-35] Processed net finn_design_i/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Batch_fu_156/mac_muladd_8s_2s_10s_11_4_1_U1990/MVAU_hls_0_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U/CEA1, inserted BUFG to drive 1075 loads.
[2025-06-29 13:05:35,855] INFO: [Place 46-56] BUFG insertion identified 7 candidate nets. Inserted BUFG: 6, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 1.
[2025-06-29 13:05:35,855] Ending Physical Synthesis Task | Checksum: 1b60455e9
[2025-06-29 13:05:35,855] 
[2025-06-29 13:05:35,855] Time (s): cpu = 00:00:28 ; elapsed = 00:00:09 . Memory (MB): peak = 9292.215 ; gain = 0.000 ; free physical = 10989 ; free virtual = 22575
[2025-06-29 13:05:35,855] Phase 4.1.1.1 BUFG Insertion | Checksum: 1cb0bd164
[2025-06-29 13:05:35,855] 
[2025-06-29 13:05:35,855] Time (s): cpu = 00:07:47 ; elapsed = 00:03:36 . Memory (MB): peak = 9292.215 ; gain = 3143.227 ; free physical = 10993 ; free virtual = 22590
[2025-06-29 13:05:35,855] 
[2025-06-29 13:05:35,855] Phase 4.1.1.2 BUFG Replication
[2025-06-29 13:05:35,855] INFO: [Place 46-63] BUFG replication identified 0 candidate nets: Replicated nets: 0, Replicated BUFGs: 0, Replicated BUFG Driver: 0, Skipped due to Placement / Routing Conflict: 0, Skipped due to Timing: 0, Skipped due to constraints: 0
[2025-06-29 13:05:35,855] Phase 4.1.1.2 BUFG Replication | Checksum: 1cb0bd164
[2025-06-29 13:05:35,855] 
[2025-06-29 13:05:35,855] Time (s): cpu = 00:07:48 ; elapsed = 00:03:37 . Memory (MB): peak = 9292.215 ; gain = 3143.227 ; free physical = 10983 ; free virtual = 22624
[2025-06-29 13:05:35,855] 
[2025-06-29 13:05:35,855] Phase 4.1.1.3 Post Placement Timing Optimization
[2025-06-29 13:05:35,855] INFO: [Place 30-746] Post Placement Timing Summary WNS=3.147. For the most accurate timing information please run report_timing.
[2025-06-29 13:05:35,855] Phase 4.1.1.3 Post Placement Timing Optimization | Checksum: 1a5d4b9f3
[2025-06-29 13:05:35,855] 
[2025-06-29 13:05:35,855] Time (s): cpu = 00:07:49 ; elapsed = 00:03:38 . Memory (MB): peak = 9292.215 ; gain = 3143.227 ; free physical = 10977 ; free virtual = 22625
[2025-06-29 13:05:35,855] 
[2025-06-29 13:05:35,855] Phase 4.1.1.4 Replication
[2025-06-29 13:05:35,855] INFO: [Place 46-19] Post Replication Timing Summary WNS=3.147. For the most accurate timing information please run report_timing.
[2025-06-29 13:05:35,855] Phase 4.1.1.4 Replication | Checksum: 1a5d4b9f3
[2025-06-29 13:05:35,855] 
[2025-06-29 13:05:35,855] Time (s): cpu = 00:07:50 ; elapsed = 00:03:40 . Memory (MB): peak = 9292.215 ; gain = 3143.227 ; free physical = 10857 ; free virtual = 22504
[2025-06-29 13:05:35,855] 
[2025-06-29 13:05:35,855] Time (s): cpu = 00:07:50 ; elapsed = 00:03:40 . Memory (MB): peak = 9292.215 ; gain = 3143.227 ; free physical = 10861 ; free virtual = 22509
[2025-06-29 13:05:35,855] Phase 4.1 Post Commit Optimization | Checksum: 1a5d4b9f3
[2025-06-29 13:05:35,855] 
[2025-06-29 13:05:35,855] Time (s): cpu = 00:07:51 ; elapsed = 00:03:40 . Memory (MB): peak = 9292.215 ; gain = 3143.227 ; free physical = 10854 ; free virtual = 22501
[2025-06-29 13:05:35,855] Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.08 . Memory (MB): peak = 9308.102 ; gain = 0.000 ; free physical = 10903 ; free virtual = 22534
[2025-06-29 13:05:35,855] 
[2025-06-29 13:05:35,855] Phase 4.2 Post Placement Cleanup
[2025-06-29 13:05:35,855] Phase 4.2 Post Placement Cleanup | Checksum: 201b01a00
[2025-06-29 13:05:35,855] 
[2025-06-29 13:05:35,855] Time (s): cpu = 00:08:08 ; elapsed = 00:03:56 . Memory (MB): peak = 9308.102 ; gain = 3159.113 ; free physical = 10994 ; free virtual = 22626
[2025-06-29 13:05:35,855] 
[2025-06-29 13:05:35,855] Phase 4.3 Placer Reporting
[2025-06-29 13:05:35,855] 
[2025-06-29 13:05:35,855] Phase 4.3.1 Print Estimated Congestion
[2025-06-29 13:05:35,855] INFO: [Place 30-612] Post-Placement Estimated Congestion
[2025-06-29 13:05:35,855]  ________________________________________________________________________
[2025-06-29 13:05:35,855] |           | Global Congestion | Long Congestion   | Short Congestion  |
[2025-06-29 13:05:35,855] | Direction | Region Size       | Region Size       | Region Size       |
[2025-06-29 13:05:35,855] |___________|___________________|___________________|___________________|
[2025-06-29 13:05:35,855] |      North|                1x1|                1x1|                1x1|
[2025-06-29 13:05:35,855] |___________|___________________|___________________|___________________|
[2025-06-29 13:05:35,856] |      South|                1x1|                1x1|                1x1|
[2025-06-29 13:05:35,856] |___________|___________________|___________________|___________________|
[2025-06-29 13:05:35,856] |       East|                1x1|                1x1|                1x1|
[2025-06-29 13:05:35,856] |___________|___________________|___________________|___________________|
[2025-06-29 13:05:35,856] |       West|                1x1|                1x1|                1x1|
[2025-06-29 13:05:35,856] |___________|___________________|___________________|___________________|
[2025-06-29 13:05:35,856] 
[2025-06-29 13:05:35,856] Phase 4.3.1 Print Estimated Congestion | Checksum: 201b01a00
[2025-06-29 13:05:35,856] 
[2025-06-29 13:05:35,856] Time (s): cpu = 00:08:09 ; elapsed = 00:03:56 . Memory (MB): peak = 9308.102 ; gain = 3159.113 ; free physical = 11003 ; free virtual = 22628
[2025-06-29 13:05:35,856] Phase 4.3 Placer Reporting | Checksum: 201b01a00
[2025-06-29 13:05:35,856] 
[2025-06-29 13:05:35,856] Time (s): cpu = 00:08:10 ; elapsed = 00:03:57 . Memory (MB): peak = 9308.102 ; gain = 3159.113 ; free physical = 10985 ; free virtual = 22609
[2025-06-29 13:05:35,856] 
[2025-06-29 13:05:35,856] Phase 4.4 Final Placement Cleanup
[2025-06-29 13:05:35,856] Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9308.102 ; gain = 0.000 ; free physical = 10985 ; free virtual = 22609
[2025-06-29 13:05:35,856] 
[2025-06-29 13:05:35,856] Time (s): cpu = 00:08:10 ; elapsed = 00:03:57 . Memory (MB): peak = 9308.102 ; gain = 3159.113 ; free physical = 10985 ; free virtual = 22609
[2025-06-29 13:05:35,856] Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1b1671caf
[2025-06-29 13:05:35,856] 
[2025-06-29 13:05:35,856] Time (s): cpu = 00:08:11 ; elapsed = 00:03:58 . Memory (MB): peak = 9308.102 ; gain = 3159.113 ; free physical = 11000 ; free virtual = 22617
[2025-06-29 13:05:35,856] Ending Placer Task | Checksum: fdf89900
[2025-06-29 13:05:35,856] 
[2025-06-29 13:05:35,856] Time (s): cpu = 00:08:12 ; elapsed = 00:03:59 . Memory (MB): peak = 9308.102 ; gain = 3159.113 ; free physical = 10948 ; free virtual = 22594
[2025-06-29 13:05:35,856] INFO: [Common 17-83] Releasing license: Implementation
[2025-06-29 13:05:35,856] 75 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
[2025-06-29 13:05:35,856] place_design completed successfully
[2025-06-29 13:05:35,856] place_design: Time (s): cpu = 00:08:17 ; elapsed = 00:04:02 . Memory (MB): peak = 9308.102 ; gain = 3208.676 ; free physical = 11475 ; free virtual = 23088
[2025-06-29 13:05:35,856] INFO: [Timing 38-480] Writing timing data to binary archive.
[2025-06-29 13:05:35,856] Writing XDEF routing.
[2025-06-29 13:05:35,856] Writing XDEF routing logical nets.
[2025-06-29 13:05:35,856] Writing XDEF routing special nets.
[2025-06-29 13:05:35,856] Write XDEF Complete: Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 9308.102 ; gain = 0.000 ; free physical = 11003 ; free virtual = 23050
[2025-06-29 13:05:35,856] INFO: [Common 17-1381] The checkpoint '/tmp/finn_dev_root/synth_out_of_context_72cexuv7/results_finn_design_wrapper/vivadocompile/vivadocompile.runs/impl_1/finn_design_wrapper_placed.dcp' has been generated.
[2025-06-29 13:05:35,856] write_checkpoint: Time (s): cpu = 00:00:34 ; elapsed = 00:00:23 . Memory (MB): peak = 9308.102 ; gain = 0.000 ; free physical = 11381 ; free virtual = 23113
[2025-06-29 13:05:35,856] INFO: [runtcl-4] Executing : report_io -file finn_design_wrapper_io_placed.rpt
[2025-06-29 13:05:35,856] report_io: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.45 . Memory (MB): peak = 9308.102 ; gain = 0.000 ; free physical = 11358 ; free virtual = 23090
[2025-06-29 13:05:35,856] INFO: [runtcl-4] Executing : report_utilization -file finn_design_wrapper_utilization_placed.rpt -pb finn_design_wrapper_utilization_placed.pb
[2025-06-29 13:05:35,856] INFO: [runtcl-4] Executing : report_control_sets -verbose -file finn_design_wrapper_control_sets_placed.rpt
[2025-06-29 13:05:35,856] report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.23 . Memory (MB): peak = 9308.102 ; gain = 0.000 ; free physical = 11398 ; free virtual = 23130
[2025-06-29 13:05:35,856] Command: phys_opt_design
[2025-06-29 13:05:35,856] Attempting to get a license for feature 'Implementation' and/or device 'xcu50'
[2025-06-29 13:05:35,856] INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu50'
[2025-06-29 13:05:35,856] 
[2025-06-29 13:05:35,856] Starting Initial Update Timing Task
[2025-06-29 13:05:35,856] WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
[2025-06-29 13:05:35,856] Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
[2025-06-29 13:05:35,856] 
[2025-06-29 13:05:35,856] Time (s): cpu = 00:00:46 ; elapsed = 00:00:11 . Memory (MB): peak = 9308.102 ; gain = 0.000 ; free physical = 11169 ; free virtual = 22886
[2025-06-29 13:05:35,856] INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
[2025-06-29 13:05:35,856] INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
[2025-06-29 13:05:35,856] INFO: [Common 17-83] Releasing license: Implementation
[2025-06-29 13:05:35,856] 84 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
[2025-06-29 13:05:35,856] phys_opt_design completed successfully
[2025-06-29 13:05:35,856] phys_opt_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:14 . Memory (MB): peak = 9308.102 ; gain = 0.000 ; free physical = 11169 ; free virtual = 22886
[2025-06-29 13:05:35,856] INFO: [Timing 38-480] Writing timing data to binary archive.
[2025-06-29 13:05:35,856] Writing XDEF routing.
[2025-06-29 13:05:35,856] Writing XDEF routing logical nets.
[2025-06-29 13:05:35,856] Writing XDEF routing special nets.
[2025-06-29 13:05:35,856] Write XDEF Complete: Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 9308.102 ; gain = 0.000 ; free physical = 10748 ; free virtual = 22864
[2025-06-29 13:05:35,856] INFO: [Common 17-1381] The checkpoint '/tmp/finn_dev_root/synth_out_of_context_72cexuv7/results_finn_design_wrapper/vivadocompile/vivadocompile.runs/impl_1/finn_design_wrapper_physopt.dcp' has been generated.
[2025-06-29 13:05:35,856] write_checkpoint: Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 9308.102 ; gain = 0.000 ; free physical = 11067 ; free virtual = 22870
[2025-06-29 13:05:35,856] Command: route_design
[2025-06-29 13:05:35,856] Attempting to get a license for feature 'Implementation' and/or device 'xcu50'
[2025-06-29 13:05:35,856] INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu50'
[2025-06-29 13:05:35,856] Running DRC as a precondition to command route_design
[2025-06-29 13:05:35,856] INFO: [DRC 23-27] Running DRC with 8 threads
[2025-06-29 13:05:35,856] INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
[2025-06-29 13:05:35,856] INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
[2025-06-29 13:05:35,856] 
[2025-06-29 13:05:35,856] 
[2025-06-29 13:05:35,856] Starting Routing Task
[2025-06-29 13:05:35,856] INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
[2025-06-29 13:05:35,856] 
[2025-06-29 13:05:35,856] Phase 1 Build RT Design
[2025-06-29 13:05:35,856] Checksum: PlaceDB: e0f0239 ConstDB: 0 ShapeSum: 940e36ba RouteDB: 5bdb600d
[2025-06-29 13:05:35,856] Nodegraph reading from file.  Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 9308.102 ; gain = 0.000 ; free physical = 10614 ; free virtual = 22424
[2025-06-29 13:05:35,856] WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
[2025-06-29 13:05:35,856] WARNING: [Route 35-198] Port "s_axis_0_tdata[166]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[166]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-29 13:05:35,856] WARNING: [Route 35-198] Port "ap_rst_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-29 13:05:35,856] WARNING: [Route 35-198] Port "s_axis_0_tdata[179]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[179]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-29 13:05:35,856] WARNING: [Route 35-198] Port "s_axis_0_tdata[103]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[103]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-29 13:05:35,856] WARNING: [Route 35-198] Port "s_axis_0_tdata[81]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[81]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-29 13:05:35,856] WARNING: [Route 35-198] Port "s_axis_0_tdata[231]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[231]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-29 13:05:35,856] WARNING: [Route 35-198] Port "s_axis_0_tdata[251]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[251]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-29 13:05:35,856] WARNING: [Route 35-198] Port "s_axis_0_tdata[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-29 13:05:35,856] WARNING: [Route 35-198] Port "m_axis_0_tready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axis_0_tready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-29 13:05:35,856] WARNING: [Route 35-198] Port "s_axis_0_tdata[86]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[86]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-29 13:05:35,856] WARNING: [Route 35-198] Port "s_axis_0_tdata[92]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[92]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-29 13:05:35,856] WARNING: [Route 35-198] Port "s_axis_0_tdata[163]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[163]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-29 13:05:35,856] WARNING: [Route 35-198] Port "s_axis_0_tdata[172]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[172]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-29 13:05:35,856] WARNING: [Route 35-198] Port "s_axis_0_tdata[177]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[177]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-29 13:05:35,856] WARNING: [Route 35-198] Port "s_axis_0_tdata[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-29 13:05:35,856] WARNING: [Route 35-198] Port "s_axis_0_tdata[41]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[41]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-29 13:05:35,856] WARNING: [Route 35-198] Port "s_axis_0_tdata[82]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[82]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-29 13:05:35,856] WARNING: [Route 35-198] Port "s_axis_0_tdata[98]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[98]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-29 13:05:35,856] WARNING: [Route 35-198] Port "s_axis_0_tdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-29 13:05:35,856] WARNING: [Route 35-198] Port "s_axis_0_tdata[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-29 13:05:35,856] WARNING: [Route 35-198] Port "s_axis_0_tdata[250]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[250]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-29 13:05:35,856] WARNING: [Route 35-198] Port "s_axis_0_tdata[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-29 13:05:35,856] WARNING: [Route 35-198] Port "s_axis_0_tdata[175]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[175]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-29 13:05:35,857] WARNING: [Route 35-198] Port "s_axis_0_tdata[203]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[203]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-29 13:05:35,857] WARNING: [Route 35-198] Port "s_axis_0_tdata[232]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[232]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-29 13:05:35,857] WARNING: [Route 35-198] Port "s_axis_0_tdata[247]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[247]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-29 13:05:35,857] WARNING: [Route 35-198] Port "s_axis_0_tdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-29 13:05:35,857] WARNING: [Route 35-198] Port "s_axis_0_tdata[47]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[47]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-29 13:05:35,857] WARNING: [Route 35-198] Port "s_axis_0_tdata[56]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[56]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-29 13:05:35,857] WARNING: [Route 35-198] Port "s_axis_0_tdata[74]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[74]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-29 13:05:35,857] WARNING: [Route 35-198] Port "s_axis_0_tdata[171]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[171]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-29 13:05:35,857] WARNING: [Route 35-198] Port "s_axis_0_tdata[204]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[204]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-29 13:05:35,857] WARNING: [Route 35-198] Port "s_axis_0_tdata[205]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[205]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-29 13:05:35,857] WARNING: [Route 35-198] Port "s_axis_0_tdata[223]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[223]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-29 13:05:35,857] WARNING: [Route 35-198] Port "s_axis_0_tdata[239]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[239]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-29 13:05:35,857] WARNING: [Route 35-198] Port "s_axis_0_tdata[241]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[241]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-29 13:05:35,857] WARNING: [Route 35-198] Port "s_axis_0_tdata[66]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[66]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-29 13:05:35,857] WARNING: [Route 35-198] Port "s_axis_0_tdata[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-29 13:05:35,857] WARNING: [Route 35-198] Port "s_axis_0_tdata[184]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[184]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-29 13:05:35,857] WARNING: [Route 35-198] Port "s_axis_0_tdata[36]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[36]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-29 13:05:35,857] WARNING: [Route 35-198] Port "s_axis_0_tdata[40]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[40]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-29 13:05:35,857] WARNING: [Route 35-198] Port "s_axis_0_tdata[43]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[43]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-29 13:05:35,857] WARNING: [Route 35-198] Port "s_axis_0_tdata[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-29 13:05:35,857] WARNING: [Route 35-198] Port "s_axis_0_tdata[218]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[218]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-29 13:05:35,857] WARNING: [Route 35-198] Port "s_axis_0_tdata[248]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[248]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-29 13:05:35,857] WARNING: [Route 35-198] Port "s_axis_0_tdata[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-29 13:05:35,857] WARNING: [Route 35-198] Port "s_axis_0_tdata[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-29 13:05:35,857] WARNING: [Route 35-198] Port "s_axis_0_tdata[34]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[34]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-29 13:05:35,857] WARNING: [Route 35-198] Port "s_axis_0_tdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-29 13:05:35,857] WARNING: [Route 35-198] Port "s_axis_0_tdata[60]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[60]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-29 13:05:35,857] WARNING: [Route 35-198] Port "s_axis_0_tdata[63]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[63]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-29 13:05:35,857] WARNING: [Route 35-198] Port "s_axis_0_tdata[68]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[68]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-29 13:05:35,857] WARNING: [Route 35-198] Port "s_axis_0_tdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-29 13:05:35,857] WARNING: [Route 35-198] Port "s_axis_0_tdata[168]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[168]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-29 13:05:35,857] WARNING: [Route 35-198] Port "s_axis_0_tdata[235]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[235]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-29 13:05:35,857] WARNING: [Route 35-198] Port "s_axis_0_tdata[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-29 13:05:35,857] WARNING: [Route 35-198] Port "s_axis_0_tdata[236]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[236]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-29 13:05:35,857] WARNING: [Route 35-198] Port "s_axis_0_tdata[238]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[238]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-29 13:05:35,857] WARNING: [Route 35-198] Port "s_axis_0_tdata[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-29 13:05:35,857] WARNING: [Route 35-198] Port "s_axis_0_tdata[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-29 13:05:35,857] WARNING: [Route 35-198] Port "s_axis_0_tdata[76]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[76]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-29 13:05:35,857] WARNING: [Route 35-198] Port "s_axis_0_tdata[77]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[77]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-29 13:05:35,857] WARNING: [Route 35-198] Port "s_axis_0_tdata[222]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[222]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-29 13:05:35,857] WARNING: [Route 35-198] Port "s_axis_0_tdata[224]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[224]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-29 13:05:35,857] WARNING: [Route 35-198] Port "s_axis_0_tdata[61]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[61]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-29 13:05:35,857] WARNING: [Route 35-198] Port "s_axis_0_tdata[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-29 13:05:35,857] WARNING: [Route 35-198] Port "s_axis_0_tdata[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-29 13:05:35,857] WARNING: [Route 35-198] Port "s_axis_0_tdata[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-29 13:05:35,857] WARNING: [Route 35-198] Port "s_axis_0_tdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-29 13:05:35,857] WARNING: [Route 35-198] Port "s_axis_0_tdata[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-29 13:05:35,857] WARNING: [Route 35-198] Port "s_axis_0_tdata[39]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[39]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-29 13:05:35,857] WARNING: [Route 35-198] Port "s_axis_0_tdata[69]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[69]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-29 13:05:35,857] WARNING: [Route 35-198] Port "s_axis_0_tdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-29 13:05:35,857] WARNING: [Route 35-198] Port "s_axis_0_tdata[55]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[55]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-29 13:05:35,857] WARNING: [Route 35-198] Port "s_axis_0_tdata[32]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[32]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-29 13:05:35,857] WARNING: [Route 35-198] Port "s_axis_0_tdata[50]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[50]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-29 13:05:35,857] WARNING: [Route 35-198] Port "s_axis_0_tdata[51]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[51]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-29 13:05:35,857] WARNING: [Route 35-198] Port "s_axis_0_tdata[53]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[53]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-29 13:05:35,857] WARNING: [Route 35-198] Port "s_axis_0_tdata[70]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[70]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-29 13:05:35,857] WARNING: [Route 35-198] Port "s_axis_0_tdata[72]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[72]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-29 13:05:35,857] WARNING: [Route 35-198] Port "s_axis_0_tdata[67]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[67]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-29 13:05:35,857] WARNING: [Route 35-198] Port "s_axis_0_tdata[71]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[71]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-29 13:05:35,857] WARNING: [Route 35-198] Port "s_axis_0_tdata[73]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[73]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-29 13:05:35,857] WARNING: [Route 35-198] Port "s_axis_0_tdata[173]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[173]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-29 13:05:35,857] WARNING: [Route 35-198] Port "s_axis_0_tdata[33]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[33]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-29 13:05:35,857] WARNING: [Route 35-198] Port "s_axis_0_tdata[48]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[48]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-29 13:05:35,857] WARNING: [Route 35-198] Port "s_axis_0_tdata[49]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[49]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-29 13:05:35,857] WARNING: [Route 35-198] Port "s_axis_0_tdata[64]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[64]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-29 13:05:35,857] WARNING: [Route 35-198] Port "s_axis_0_tdata[170]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[170]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-29 13:05:35,857] WARNING: [Route 35-198] Port "s_axis_0_tdata[174]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[174]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-29 13:05:35,857] WARNING: [Route 35-198] Port "s_axis_0_tdata[228]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[228]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-29 13:05:35,857] WARNING: [Route 35-198] Port "s_axis_0_tdata[229]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[229]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-29 13:05:35,857] WARNING: [Route 35-198] Port "s_axis_0_tdata[230]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[230]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-29 13:05:35,857] WARNING: [Route 35-198] Port "s_axis_0_tdata[237]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[237]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-29 13:05:35,857] WARNING: [Route 35-198] Port "s_axis_0_tdata[240]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[240]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-29 13:05:35,857] WARNING: [Route 35-198] Port "s_axis_0_tdata[246]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[246]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-29 13:05:35,857] WARNING: [Route 35-198] Port "s_axis_0_tdata[65]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[65]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-29 13:05:35,857] WARNING: [Route 35-198] Port "s_axis_0_tdata[38]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[38]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-29 13:05:35,857] WARNING: [Route 35-198] Port "s_axis_0_tdata[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-29 13:05:35,857] WARNING: [Route 35-198] Port "s_axis_0_tdata[46]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[46]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-29 13:05:35,857] INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
[2025-06-29 13:05:35,857] Post Restoration Checksum: NetGraph: 782f14ab NumContArr: ff7452b2 Constraints: 786b1bc7 Timing: 0
[2025-06-29 13:05:35,857] Phase 1 Build RT Design | Checksum: 1f00e8324
[2025-06-29 13:05:35,857] 
[2025-06-29 13:05:35,857] Time (s): cpu = 00:00:45 ; elapsed = 00:00:12 . Memory (MB): peak = 9308.102 ; gain = 0.000 ; free physical = 10620 ; free virtual = 22439
[2025-06-29 13:05:35,857] 
[2025-06-29 13:05:35,857] Phase 2 Router Initialization
[2025-06-29 13:05:35,857] 
[2025-06-29 13:05:35,857] Phase 2.1 Fix Topology Constraints
[2025-06-29 13:05:35,857] Phase 2.1 Fix Topology Constraints | Checksum: 1f00e8324
[2025-06-29 13:05:35,857] 
[2025-06-29 13:05:35,857] Time (s): cpu = 00:00:46 ; elapsed = 00:00:12 . Memory (MB): peak = 9308.102 ; gain = 0.000 ; free physical = 10533 ; free virtual = 22366
[2025-06-29 13:05:35,857] 
[2025-06-29 13:05:35,857] Phase 2.2 Pre Route Cleanup
[2025-06-29 13:05:35,857] Phase 2.2 Pre Route Cleanup | Checksum: 1f00e8324
[2025-06-29 13:05:35,857] 
[2025-06-29 13:05:35,857] Time (s): cpu = 00:00:46 ; elapsed = 00:00:13 . Memory (MB): peak = 9308.102 ; gain = 0.000 ; free physical = 10519 ; free virtual = 22339
[2025-06-29 13:05:35,857] 
[2025-06-29 13:05:35,857] Phase 2.3 Global Clock Net Routing
[2025-06-29 13:05:35,857]  Number of Nodes with overlaps = 0
[2025-06-29 13:05:35,857] Phase 2.3 Global Clock Net Routing | Checksum: 1a5f0f076
[2025-06-29 13:05:35,857] 
[2025-06-29 13:05:35,857] Time (s): cpu = 00:00:58 ; elapsed = 00:00:22 . Memory (MB): peak = 9308.102 ; gain = 0.000 ; free physical = 10373 ; free virtual = 22210
[2025-06-29 13:05:35,857] 
[2025-06-29 13:05:35,857] Phase 2.4 Update Timing
[2025-06-29 13:05:35,857] Phase 2.4 Update Timing | Checksum: 237c1fa93
[2025-06-29 13:05:35,857] 
[2025-06-29 13:05:35,857] Time (s): cpu = 00:01:31 ; elapsed = 00:00:33 . Memory (MB): peak = 9308.102 ; gain = 0.000 ; free physical = 10363 ; free virtual = 22212
[2025-06-29 13:05:35,857] INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.279  | TNS=0.000  | WHS=0.018  | THS=0.000  |
[2025-06-29 13:05:35,857] 
[2025-06-29 13:05:35,857] 
[2025-06-29 13:05:35,857] Router Utilization Summary
[2025-06-29 13:05:35,857]   Global Vertical Routing Utilization    = 0.000102974 %
[2025-06-29 13:05:35,857]   Global Horizontal Routing Utilization  = 8.15182e-05 %
[2025-06-29 13:05:35,857]   Routable Net Status*
[2025-06-29 13:05:35,857]   *Does not include unroutable nets such as driverless and loadless.
[2025-06-29 13:05:35,857]   Run report_route_status for detailed report.
[2025-06-29 13:05:35,857]   Number of Failed Nets               = 96105
[2025-06-29 13:05:35,857]     (Failed Nets is the sum of unrouted and partially routed nets)
[2025-06-29 13:05:35,858]   Number of Unrouted Nets             = 87856
[2025-06-29 13:05:35,858]   Number of Partially Routed Nets     = 8249
[2025-06-29 13:05:35,858]   Number of Node Overlaps             = 20
[2025-06-29 13:05:35,858] 
[2025-06-29 13:05:35,858] Phase 2 Router Initialization | Checksum: 1c7c140d8
[2025-06-29 13:05:35,858] 
[2025-06-29 13:05:35,858] Time (s): cpu = 00:03:06 ; elapsed = 00:01:02 . Memory (MB): peak = 9308.102 ; gain = 0.000 ; free physical = 10404 ; free virtual = 22239
[2025-06-29 13:05:35,858] 
[2025-06-29 13:05:35,858] Phase 3 Initial Routing
[2025-06-29 13:05:35,858] 
[2025-06-29 13:05:35,858] Phase 3.1 Global Routing
[2025-06-29 13:05:35,858] Phase 3.1 Global Routing | Checksum: 1c7c140d8
[2025-06-29 13:05:35,858] 
[2025-06-29 13:05:35,858] Time (s): cpu = 00:03:06 ; elapsed = 00:01:02 . Memory (MB): peak = 9308.102 ; gain = 0.000 ; free physical = 10401 ; free virtual = 22251
[2025-06-29 13:05:35,858] Phase 3 Initial Routing | Checksum: 191668412
[2025-06-29 13:05:35,858] 
[2025-06-29 13:05:35,858] Time (s): cpu = 00:03:54 ; elapsed = 00:01:20 . Memory (MB): peak = 9308.102 ; gain = 0.000 ; free physical = 10284 ; free virtual = 22114
[2025-06-29 13:05:35,858] 
[2025-06-29 13:05:35,858] Phase 4 Rip-up And Reroute
[2025-06-29 13:05:35,858] 
[2025-06-29 13:05:35,858] Phase 4.1 Global Iteration 0
[2025-06-29 13:05:35,858]  Number of Nodes with overlaps = 5740
[2025-06-29 13:05:35,858]  Number of Nodes with overlaps = 109
[2025-06-29 13:05:35,858]  Number of Nodes with overlaps = 6
[2025-06-29 13:05:35,858]  Number of Nodes with overlaps = 0
[2025-06-29 13:05:35,858] INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.199  | TNS=0.000  | WHS=0.040  | THS=0.000  |
[2025-06-29 13:05:35,858] 
[2025-06-29 13:05:35,858] Phase 4.1 Global Iteration 0 | Checksum: 143a9cf85
[2025-06-29 13:05:35,858] 
[2025-06-29 13:05:35,858] Time (s): cpu = 00:05:42 ; elapsed = 00:02:01 . Memory (MB): peak = 9308.102 ; gain = 0.000 ; free physical = 9430 ; free virtual = 21679
[2025-06-29 13:05:35,858] 
[2025-06-29 13:05:35,858] Phase 4.2 Additional Iteration for Hold
[2025-06-29 13:05:35,858] Phase 4.2 Additional Iteration for Hold | Checksum: 13a4bdd81
[2025-06-29 13:05:35,858] 
[2025-06-29 13:05:35,858] Time (s): cpu = 00:05:43 ; elapsed = 00:02:01 . Memory (MB): peak = 9308.102 ; gain = 0.000 ; free physical = 9386 ; free virtual = 21658
[2025-06-29 13:05:35,858] Phase 4 Rip-up And Reroute | Checksum: 13a4bdd81
[2025-06-29 13:05:35,858] 
[2025-06-29 13:05:35,858] Time (s): cpu = 00:05:43 ; elapsed = 00:02:02 . Memory (MB): peak = 9308.102 ; gain = 0.000 ; free physical = 9381 ; free virtual = 21670
[2025-06-29 13:05:35,858] 
[2025-06-29 13:05:35,858] Phase 5 Delay and Skew Optimization
[2025-06-29 13:05:35,858] 
[2025-06-29 13:05:35,858] Phase 5.1 Delay CleanUp
[2025-06-29 13:05:35,858] Phase 5.1 Delay CleanUp | Checksum: 13a4bdd81
[2025-06-29 13:05:35,858] 
[2025-06-29 13:05:35,858] Time (s): cpu = 00:05:44 ; elapsed = 00:02:02 . Memory (MB): peak = 9308.102 ; gain = 0.000 ; free physical = 9430 ; free virtual = 21679
[2025-06-29 13:05:35,858] 
[2025-06-29 13:05:35,858] Phase 5.2 Clock Skew Optimization
[2025-06-29 13:05:35,858] Phase 5.2 Clock Skew Optimization | Checksum: 13a4bdd81
[2025-06-29 13:05:35,858] 
[2025-06-29 13:05:35,858] Time (s): cpu = 00:05:44 ; elapsed = 00:02:02 . Memory (MB): peak = 9308.102 ; gain = 0.000 ; free physical = 9416 ; free virtual = 21677
[2025-06-29 13:05:35,858] Phase 5 Delay and Skew Optimization | Checksum: 13a4bdd81
[2025-06-29 13:05:35,858] 
[2025-06-29 13:05:35,858] Time (s): cpu = 00:05:45 ; elapsed = 00:02:03 . Memory (MB): peak = 9308.102 ; gain = 0.000 ; free physical = 9424 ; free virtual = 21685
[2025-06-29 13:05:35,858] 
[2025-06-29 13:05:35,858] Phase 6 Post Hold Fix
[2025-06-29 13:05:35,858] 
[2025-06-29 13:05:35,858] Phase 6.1 Hold Fix Iter
[2025-06-29 13:05:35,858] 
[2025-06-29 13:05:35,858] Phase 6.1.1 Update Timing
[2025-06-29 13:05:35,858] Phase 6.1.1 Update Timing | Checksum: fb65db02
[2025-06-29 13:05:35,858] 
[2025-06-29 13:05:35,858] Time (s): cpu = 00:06:17 ; elapsed = 00:02:10 . Memory (MB): peak = 9308.102 ; gain = 0.000 ; free physical = 9337 ; free virtual = 21803
[2025-06-29 13:05:35,858] INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.199  | TNS=0.000  | WHS=0.040  | THS=0.000  |
[2025-06-29 13:05:35,858] 
[2025-06-29 13:05:35,858] Phase 6.1 Hold Fix Iter | Checksum: fb65db02
[2025-06-29 13:05:35,858] 
[2025-06-29 13:05:35,858] Time (s): cpu = 00:06:17 ; elapsed = 00:02:10 . Memory (MB): peak = 9308.102 ; gain = 0.000 ; free physical = 9355 ; free virtual = 21799
[2025-06-29 13:05:35,858] Phase 6 Post Hold Fix | Checksum: fb65db02
[2025-06-29 13:05:35,858] 
[2025-06-29 13:05:35,858] Time (s): cpu = 00:06:18 ; elapsed = 00:02:11 . Memory (MB): peak = 9308.102 ; gain = 0.000 ; free physical = 9422 ; free virtual = 21822
[2025-06-29 13:05:35,858] 
[2025-06-29 13:05:35,858] Phase 7 Leaf Clock Prog Delay Opt
[2025-06-29 13:05:35,858] Phase 7 Leaf Clock Prog Delay Opt | Checksum: 16833dd01
[2025-06-29 13:05:35,858] 
[2025-06-29 13:05:35,858] Time (s): cpu = 00:06:48 ; elapsed = 00:02:18 . Memory (MB): peak = 9308.102 ; gain = 0.000 ; free physical = 9226 ; free virtual = 21666
[2025-06-29 13:05:35,858] 
[2025-06-29 13:05:35,858] Phase 8 Route finalize
[2025-06-29 13:05:35,858] 
[2025-06-29 13:05:35,858] Router Utilization Summary
[2025-06-29 13:05:35,858]   Global Vertical Routing Utilization    = 1.80979 %
[2025-06-29 13:05:35,858]   Global Horizontal Routing Utilization  = 2.00392 %
[2025-06-29 13:05:35,858]   Routable Net Status*
[2025-06-29 13:05:35,858]   *Does not include unroutable nets such as driverless and loadless.
[2025-06-29 13:05:35,858]   Run report_route_status for detailed report.
[2025-06-29 13:05:35,858]   Number of Failed Nets               = 0
[2025-06-29 13:05:35,858]     (Failed Nets is the sum of unrouted and partially routed nets)
[2025-06-29 13:05:35,858]   Number of Unrouted Nets             = 0
[2025-06-29 13:05:35,858]   Number of Partially Routed Nets     = 0
[2025-06-29 13:05:35,858]   Number of Node Overlaps             = 0
[2025-06-29 13:05:35,858] 
[2025-06-29 13:05:35,858] Phase 8 Route finalize | Checksum: 1e1ddb8e3
[2025-06-29 13:05:35,858] 
[2025-06-29 13:05:35,858] Time (s): cpu = 00:06:51 ; elapsed = 00:02:19 . Memory (MB): peak = 9308.102 ; gain = 0.000 ; free physical = 9194 ; free virtual = 21671
[2025-06-29 13:05:35,858] 
[2025-06-29 13:05:35,858] Phase 9 Verifying routed nets
[2025-06-29 13:05:35,858] 
[2025-06-29 13:05:35,858]  Verification completed successfully
[2025-06-29 13:05:35,858] Phase 9 Verifying routed nets | Checksum: 1e1ddb8e3
[2025-06-29 13:05:35,858] 
[2025-06-29 13:05:35,858] Time (s): cpu = 00:06:51 ; elapsed = 00:02:19 . Memory (MB): peak = 9308.102 ; gain = 0.000 ; free physical = 9230 ; free virtual = 21677
[2025-06-29 13:05:35,858] 
[2025-06-29 13:05:35,858] Phase 10 Depositing Routes
[2025-06-29 13:05:35,858] Phase 10 Depositing Routes | Checksum: 1e1ddb8e3
[2025-06-29 13:05:35,858] 
[2025-06-29 13:05:35,858] Time (s): cpu = 00:06:54 ; elapsed = 00:02:21 . Memory (MB): peak = 9308.102 ; gain = 0.000 ; free physical = 9257 ; free virtual = 21686
[2025-06-29 13:05:35,858] 
[2025-06-29 13:05:35,858] Phase 11 Resolve XTalk
[2025-06-29 13:05:35,858] Phase 11 Resolve XTalk | Checksum: 1e1ddb8e3
[2025-06-29 13:05:35,858] 
[2025-06-29 13:05:35,858] Time (s): cpu = 00:06:55 ; elapsed = 00:02:22 . Memory (MB): peak = 9308.102 ; gain = 0.000 ; free physical = 9267 ; free virtual = 21687
[2025-06-29 13:05:35,858] 
[2025-06-29 13:05:35,858] Phase 12 Post Router Timing
[2025-06-29 13:05:35,858] INFO: [Route 35-57] Estimated Timing Summary | WNS=0.199  | TNS=0.000  | WHS=0.040  | THS=0.000  |
[2025-06-29 13:05:35,858] 
[2025-06-29 13:05:35,858] INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
[2025-06-29 13:05:35,858] Phase 12 Post Router Timing | Checksum: 1e1ddb8e3
[2025-06-29 13:05:35,858] 
[2025-06-29 13:05:35,858] Time (s): cpu = 00:07:13 ; elapsed = 00:02:25 . Memory (MB): peak = 9308.102 ; gain = 0.000 ; free physical = 9405 ; free virtual = 21789
[2025-06-29 13:05:35,858] INFO: [Route 35-16] Router Completed Successfully
[2025-06-29 13:05:35,859] 
[2025-06-29 13:05:35,859] Time (s): cpu = 00:07:14 ; elapsed = 00:02:26 . Memory (MB): peak = 9308.102 ; gain = 0.000 ; free physical = 9722 ; free virtual = 22106
[2025-06-29 13:05:35,859] 
[2025-06-29 13:05:35,859] Routing Is Done.
[2025-06-29 13:05:35,859] INFO: [Common 17-83] Releasing license: Implementation
[2025-06-29 13:05:35,859] 99 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
[2025-06-29 13:05:35,859] route_design completed successfully
[2025-06-29 13:05:35,859] route_design: Time (s): cpu = 00:07:22 ; elapsed = 00:02:28 . Memory (MB): peak = 9308.102 ; gain = 0.000 ; free physical = 9727 ; free virtual = 22111
[2025-06-29 13:05:35,859] INFO: [Timing 38-480] Writing timing data to binary archive.
[2025-06-29 13:05:35,859] Writing XDEF routing.
[2025-06-29 13:05:35,859] Writing XDEF routing logical nets.
[2025-06-29 13:05:35,859] Writing XDEF routing special nets.
[2025-06-29 13:05:35,859] Write XDEF Complete: Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 9308.102 ; gain = 0.000 ; free physical = 9221 ; free virtual = 21936
[2025-06-29 13:05:35,859] report_design_analysis: Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 9308.102 ; gain = 0.000 ; free physical = 9196 ; free virtual = 21858
[2025-06-29 13:05:35,859] INFO: [Common 17-1381] The checkpoint '/tmp/finn_dev_root/synth_out_of_context_72cexuv7/results_finn_design_wrapper/vivadocompile/vivadocompile.runs/impl_1/finn_design_wrapper_routed.dcp' has been generated.
[2025-06-29 13:05:35,859] write_checkpoint: Time (s): cpu = 00:00:53 ; elapsed = 00:00:32 . Memory (MB): peak = 9308.102 ; gain = 0.000 ; free physical = 9472 ; free virtual = 21935
[2025-06-29 13:05:35,859] INFO: [runtcl-4] Executing : report_drc -file finn_design_wrapper_drc_routed.rpt -pb finn_design_wrapper_drc_routed.pb -rpx finn_design_wrapper_drc_routed.rpx
[2025-06-29 13:05:35,859] Command: report_drc -file finn_design_wrapper_drc_routed.rpt -pb finn_design_wrapper_drc_routed.pb -rpx finn_design_wrapper_drc_routed.rpx
[2025-06-29 13:05:35,859] INFO: [IP_Flow 19-1839] IP Catalog is up to date.
[2025-06-29 13:05:35,859] INFO: [DRC 23-27] Running DRC with 8 threads
[2025-06-29 13:05:35,859] INFO: [Vivado_Tcl 2-168] The results of DRC are in file /tmp/finn_dev_root/synth_out_of_context_72cexuv7/results_finn_design_wrapper/vivadocompile/vivadocompile.runs/impl_1/finn_design_wrapper_drc_routed.rpt.
[2025-06-29 13:05:35,859] report_drc completed successfully
[2025-06-29 13:05:35,859] INFO: [runtcl-4] Executing : report_methodology -file finn_design_wrapper_methodology_drc_routed.rpt -pb finn_design_wrapper_methodology_drc_routed.pb -rpx finn_design_wrapper_methodology_drc_routed.rpx
[2025-06-29 13:05:35,859] Command: report_methodology -file finn_design_wrapper_methodology_drc_routed.rpt -pb finn_design_wrapper_methodology_drc_routed.pb -rpx finn_design_wrapper_methodology_drc_routed.rpx
[2025-06-29 13:05:35,859] INFO: [Timing 38-35] Done setting XDC timing constraints.
[2025-06-29 13:05:35,859] WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
[2025-06-29 13:05:35,859] Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
[2025-06-29 13:05:35,859] INFO: [DRC 23-133] Running Methodology with 8 threads
[2025-06-29 13:05:35,859] INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /tmp/finn_dev_root/synth_out_of_context_72cexuv7/results_finn_design_wrapper/vivadocompile/vivadocompile.runs/impl_1/finn_design_wrapper_methodology_drc_routed.rpt.
[2025-06-29 13:05:35,859] report_methodology completed successfully
[2025-06-29 13:05:35,859] report_methodology: Time (s): cpu = 00:02:05 ; elapsed = 00:00:24 . Memory (MB): peak = 9310.109 ; gain = 0.000 ; free physical = 9391 ; free virtual = 21772
[2025-06-29 13:05:35,859] INFO: [runtcl-4] Executing : report_power -file finn_design_wrapper_power_routed.rpt -pb finn_design_wrapper_power_summary_routed.pb -rpx finn_design_wrapper_power_routed.rpx
[2025-06-29 13:05:35,859] Command: report_power -file finn_design_wrapper_power_routed.rpt -pb finn_design_wrapper_power_summary_routed.pb -rpx finn_design_wrapper_power_routed.rpx
[2025-06-29 13:05:35,859] INFO: [Timing 38-35] Done setting XDC timing constraints.
[2025-06-29 13:05:35,859] Running Vector-less Activity Propagation...
[2025-06-29 13:05:35,859] 
[2025-06-29 13:05:35,859] Finished Running Vector-less Activity Propagation
[2025-06-29 13:05:35,859] 111 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
[2025-06-29 13:05:35,859] report_power completed successfully
[2025-06-29 13:05:35,859] report_power: Time (s): cpu = 00:01:10 ; elapsed = 00:00:19 . Memory (MB): peak = 9334.121 ; gain = 24.012 ; free physical = 9441 ; free virtual = 21785
[2025-06-29 13:05:35,859] INFO: [runtcl-4] Executing : report_route_status -file finn_design_wrapper_route_status.rpt -pb finn_design_wrapper_route_status.pb
[2025-06-29 13:05:35,859] INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file finn_design_wrapper_timing_summary_routed.rpt -pb finn_design_wrapper_timing_summary_routed.pb -rpx finn_design_wrapper_timing_summary_routed.rpx -warn_on_violation
[2025-06-29 13:05:35,859] INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max.
[2025-06-29 13:05:35,859] INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
[2025-06-29 13:05:35,859] INFO: [runtcl-4] Executing : report_incremental_reuse -file finn_design_wrapper_incremental_reuse_routed.rpt
[2025-06-29 13:05:35,859] INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
[2025-06-29 13:05:35,859] INFO: [runtcl-4] Executing : report_clock_utilization -file finn_design_wrapper_clock_utilization_routed.rpt
[2025-06-29 13:05:35,859] report_clock_utilization: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 9334.121 ; gain = 0.000 ; free physical = 9391 ; free virtual = 21788
[2025-06-29 13:05:35,859] INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file finn_design_wrapper_bus_skew_routed.rpt -pb finn_design_wrapper_bus_skew_routed.pb -rpx finn_design_wrapper_bus_skew_routed.rpx
[2025-06-29 13:05:35,859] INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max.
[2025-06-29 13:05:35,859] INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
[2025-06-29 13:05:35,859] INFO: [Common 17-206] Exiting Vivado at Sun Jun 29 12:54:26 2025...
[2025-06-29 13:05:35,859] [Sun Jun 29 12:54:32 2025] impl_1 finished
[2025-06-29 13:05:35,859] wait_on_runs: Time (s): cpu = 00:07:13 ; elapsed = 00:21:56 . Memory (MB): peak = 2032.211 ; gain = 0.000 ; free physical = 16676 ; free virtual = 29084
[2025-06-29 13:05:35,859] # open_run impl_1
[2025-06-29 13:05:35,859] INFO: [Device 21-403] Loading part xcu50-fsvh2104-2L-e
[2025-06-29 13:05:35,859] Netlist sorting complete. Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.31 . Memory (MB): peak = 3455.438 ; gain = 0.000 ; free physical = 15306 ; free virtual = 27650
[2025-06-29 13:05:35,859] INFO: [Netlist 29-17] Analyzing 3706 Unisim elements for replacement
[2025-06-29 13:05:35,859] INFO: [Netlist 29-28] Unisim Transformation completed in 198 CPU seconds
[2025-06-29 13:05:35,859] INFO: [Project 1-479] Netlist was created with Vivado 2022.2
[2025-06-29 13:05:35,859] INFO: [Project 1-570] Preparing netlist for logic optimization
[2025-06-29 13:05:35,859] INFO: [Timing 38-478] Restoring timing data from binary archive.
[2025-06-29 13:05:35,859] INFO: [Timing 38-479] Binary timing data restore complete.
[2025-06-29 13:05:35,859] INFO: [Project 1-856] Restoring constraints from binary archive.
[2025-06-29 13:05:35,859] INFO: [Project 1-853] Binary constraint restore complete.
[2025-06-29 13:05:35,859] Reading XDEF placement.
[2025-06-29 13:05:35,859] Reading placer database...
[2025-06-29 13:05:35,859] Reading XDEF routing.
[2025-06-29 13:05:35,859] Read XDEF Files: Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 5955.414 ; gain = 167.234 ; free physical = 13336 ; free virtual = 25623
[2025-06-29 13:05:35,859] Restored from archive | CPU: 17.030000 secs | Memory: 262.798988 MB |
[2025-06-29 13:05:35,859] Finished XDEF File Restore: Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 5955.414 ; gain = 167.234 ; free physical = 13336 ; free virtual = 25623
[2025-06-29 13:05:35,859] Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6160.289 ; gain = 0.000 ; free physical = 13115 ; free virtual = 25414
[2025-06-29 13:05:35,859] INFO: [Project 1-111] Unisim Transformation Summary:
[2025-06-29 13:05:35,859]   A total of 2176 instances were transformed.
[2025-06-29 13:05:35,859]   DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 2112 instances
[2025-06-29 13:05:35,859]   DSP48E2 => DSP48E2 (inverted pins: OPMODE[5], OPMODE[4]) (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 64 instances
[2025-06-29 13:05:35,859] 
[2025-06-29 13:05:35,859] open_run: Time (s): cpu = 00:04:19 ; elapsed = 00:04:05 . Memory (MB): peak = 6160.289 ; gain = 4128.078 ; free physical = 13126 ; free virtual = 25437
[2025-06-29 13:05:35,859] # report_utilization
[2025-06-29 13:05:35,859] Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
[2025-06-29 13:05:35,859] ------------------------------------------------------------------------------------
[2025-06-29 13:05:35,859] | Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
[2025-06-29 13:05:35,859] | Date         : Sun Jun 29 12:58:40 2025
[2025-06-29 13:05:35,859] | Host         : finn_dev_root running 64-bit Ubuntu 22.04.1 LTS
[2025-06-29 13:05:35,859] | Command      : report_utilization
[2025-06-29 13:05:35,859] | Design       : finn_design_wrapper
[2025-06-29 13:05:35,859] | Device       : xcu50-fsvh2104-2L-e
[2025-06-29 13:05:35,859] | Speed File   : -2L
[2025-06-29 13:05:35,859] | Design State : Routed
[2025-06-29 13:05:35,859] ------------------------------------------------------------------------------------
[2025-06-29 13:05:35,859] 
[2025-06-29 13:05:35,859] Utilization Design Information
[2025-06-29 13:05:35,859] 
[2025-06-29 13:05:35,859] Table of Contents
[2025-06-29 13:05:35,859] -----------------
[2025-06-29 13:05:35,859] 1. CLB Logic
[2025-06-29 13:05:35,859] 1.1 Summary of Registers by Type
[2025-06-29 13:05:35,859] 2. CLB Logic Distribution
[2025-06-29 13:05:35,859] 3. BLOCKRAM
[2025-06-29 13:05:35,859] 4. ARITHMETIC
[2025-06-29 13:05:35,859] 5. I/O
[2025-06-29 13:05:35,859] 6. CLOCK
[2025-06-29 13:05:35,859] 7. ADVANCED
[2025-06-29 13:05:35,859] 8. CONFIGURATION
[2025-06-29 13:05:35,859] 9. Primitives
[2025-06-29 13:05:35,859] 10. Black Boxes
[2025-06-29 13:05:35,859] 11. Instantiated Netlists
[2025-06-29 13:05:35,859] 12. SLR Connectivity
[2025-06-29 13:05:35,859] 13. SLR Connectivity Matrix
[2025-06-29 13:05:35,859] 14. SLR CLB Logic and Dedicated Block Utilization
[2025-06-29 13:05:35,859] 15. SLR IO Utilization
[2025-06-29 13:05:35,859] 
[2025-06-29 13:05:35,859] 1. CLB Logic
[2025-06-29 13:05:35,859] ------------
[2025-06-29 13:05:35,859] 
[2025-06-29 13:05:35,859] +----------------------------+-------+-------+------------+-----------+-------+
[2025-06-29 13:05:35,859] |          Site Type         |  Used | Fixed | Prohibited | Available | Util% |
[2025-06-29 13:05:35,860] +----------------------------+-------+-------+------------+-----------+-------+
[2025-06-29 13:05:35,860] | CLB LUTs                   | 22226 |     0 |          0 |    871680 |  2.55 |
[2025-06-29 13:05:35,860] |   LUT as Logic             | 21970 |     0 |          0 |    871680 |  2.52 |
[2025-06-29 13:05:35,860] |   LUT as Memory            |   256 |     0 |          0 |    403200 |  0.06 |
[2025-06-29 13:05:35,860] |     LUT as Distributed RAM |     0 |     0 |            |           |       |
[2025-06-29 13:05:35,860] |     LUT as Shift Register  |   256 |     0 |            |           |       |
[2025-06-29 13:05:35,860] | CLB Registers              |  8936 |     0 |          0 |   1743360 |  0.51 |
[2025-06-29 13:05:35,860] |   Register as Flip Flop    |  8936 |     0 |          0 |   1743360 |  0.51 |
[2025-06-29 13:05:35,860] |   Register as Latch        |     0 |     0 |          0 |   1743360 |  0.00 |
[2025-06-29 13:05:35,860] | CARRY8                     |  1530 |     0 |          0 |    108960 |  1.40 |
[2025-06-29 13:05:35,860] | F7 Muxes                   |     0 |     0 |          0 |    435840 |  0.00 |
[2025-06-29 13:05:35,860] | F8 Muxes                   |     0 |     0 |          0 |    217920 |  0.00 |
[2025-06-29 13:05:35,860] | F9 Muxes                   |     0 |     0 |          0 |    108960 |  0.00 |
[2025-06-29 13:05:35,860] +----------------------------+-------+-------+------------+-----------+-------+
[2025-06-29 13:05:35,860] * Warning! LUT value is adjusted to account for LUT combining.
[2025-06-29 13:05:35,860] 
[2025-06-29 13:05:35,860] 
[2025-06-29 13:05:35,860] 1.1 Summary of Registers by Type
[2025-06-29 13:05:35,860] --------------------------------
[2025-06-29 13:05:35,860] 
[2025-06-29 13:05:35,860] +-------+--------------+-------------+--------------+
[2025-06-29 13:05:35,860] | Total | Clock Enable | Synchronous | Asynchronous |
[2025-06-29 13:05:35,860] +-------+--------------+-------------+--------------+
[2025-06-29 13:05:35,860] | 0     |            _ |           - |            - |
[2025-06-29 13:05:35,860] | 0     |            _ |           - |          Set |
[2025-06-29 13:05:35,860] | 0     |            _ |           - |        Reset |
[2025-06-29 13:05:35,860] | 0     |            _ |         Set |            - |
[2025-06-29 13:05:35,860] | 0     |            _ |       Reset |            - |
[2025-06-29 13:05:35,860] | 0     |          Yes |           - |            - |
[2025-06-29 13:05:35,860] | 0     |          Yes |           - |          Set |
[2025-06-29 13:05:35,860] | 0     |          Yes |           - |        Reset |
[2025-06-29 13:05:35,860] | 44    |          Yes |         Set |            - |
[2025-06-29 13:05:35,860] | 8892  |          Yes |       Reset |            - |
[2025-06-29 13:05:35,860] +-------+--------------+-------------+--------------+
[2025-06-29 13:05:35,860] 
[2025-06-29 13:05:35,860] 
[2025-06-29 13:05:35,860] 2. CLB Logic Distribution
[2025-06-29 13:05:35,860] -------------------------
[2025-06-29 13:05:35,860] 
[2025-06-29 13:05:35,860] +--------------------------------------------+-------+-------+------------+-----------+-------+
[2025-06-29 13:05:35,860] |                  Site Type                 |  Used | Fixed | Prohibited | Available | Util% |
[2025-06-29 13:05:35,860] +--------------------------------------------+-------+-------+------------+-----------+-------+
[2025-06-29 13:05:35,860] | CLB                                        |  5612 |     0 |          0 |    108960 |  5.15 |
[2025-06-29 13:05:35,860] |   CLBL                                     |  1691 |     0 |            |           |       |
[2025-06-29 13:05:35,860] |   CLBM                                     |  3921 |     0 |            |           |       |
[2025-06-29 13:05:35,860] | LUT as Logic                               | 21970 |     0 |          0 |    871680 |  2.52 |
[2025-06-29 13:05:35,860] |   using O5 output only                     |    22 |       |            |           |       |
[2025-06-29 13:05:35,860] |   using O6 output only                     | 19570 |       |            |           |       |
[2025-06-29 13:05:35,860] |   using O5 and O6                          |  2378 |       |            |           |       |
[2025-06-29 13:05:35,860] | LUT as Memory                              |   256 |     0 |          0 |    403200 |  0.06 |
[2025-06-29 13:05:35,860] |   LUT as Distributed RAM                   |     0 |     0 |            |           |       |
[2025-06-29 13:05:35,860] |   LUT as Shift Register                    |   256 |     0 |            |           |       |
[2025-06-29 13:05:35,860] |     using O5 output only                   |     0 |       |            |           |       |
[2025-06-29 13:05:35,860] |     using O6 output only                   |   256 |       |            |           |       |
[2025-06-29 13:05:35,860] |     using O5 and O6                        |     0 |       |            |           |       |
[2025-06-29 13:05:35,860] | CLB Registers                              |  8936 |     0 |          0 |   1743360 |  0.51 |
[2025-06-29 13:05:35,860] |   Register driven from within the CLB      |  5150 |       |            |           |       |
[2025-06-29 13:05:35,860] |   Register driven from outside the CLB     |  3786 |       |            |           |       |
[2025-06-29 13:05:35,860] |     LUT in front of the register is unused |  2440 |       |            |           |       |
[2025-06-29 13:05:35,860] |     LUT in front of the register is used   |  1346 |       |            |           |       |
[2025-06-29 13:05:35,860] | Unique Control Sets                        |    49 |       |          0 |    217920 |  0.02 |
[2025-06-29 13:05:35,860] +--------------------------------------------+-------+-------+------------+-----------+-------+
[2025-06-29 13:05:35,860] * * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.
[2025-06-29 13:05:35,860] 
[2025-06-29 13:05:35,860] 
[2025-06-29 13:05:35,860] 3. BLOCKRAM
[2025-06-29 13:05:35,860] -----------
[2025-06-29 13:05:35,860] 
[2025-06-29 13:05:35,860] +----------------+------+-------+------------+-----------+-------+
[2025-06-29 13:05:35,860] |    Site Type   | Used | Fixed | Prohibited | Available | Util% |
[2025-06-29 13:05:35,860] +----------------+------+-------+------------+-----------+-------+
[2025-06-29 13:05:35,860] | Block RAM Tile |    0 |     0 |          0 |      1344 |  0.00 |
[2025-06-29 13:05:35,860] |   RAMB36/FIFO* |    0 |     0 |          0 |      1344 |  0.00 |
[2025-06-29 13:05:35,860] |   RAMB18       |    0 |     0 |          0 |      2688 |  0.00 |
[2025-06-29 13:05:35,860] | URAM           |    0 |     0 |          0 |       640 |  0.00 |
[2025-06-29 13:05:35,860] +----------------+------+-------+------------+-----------+-------+
[2025-06-29 13:05:35,860] * Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2
[2025-06-29 13:05:35,860] 
[2025-06-29 13:05:35,860] 
[2025-06-29 13:05:35,860] 4. ARITHMETIC
[2025-06-29 13:05:35,860] -------------
[2025-06-29 13:05:35,860] 
[2025-06-29 13:05:35,860] +----------------+------+-------+------------+-----------+-------+
[2025-06-29 13:05:35,860] |    Site Type   | Used | Fixed | Prohibited | Available | Util% |
[2025-06-29 13:05:35,860] +----------------+------+-------+------------+-----------+-------+
[2025-06-29 13:05:35,860] | DSPs           | 2176 |     0 |          0 |      5952 | 36.56 |
[2025-06-29 13:05:35,860] |   DSP48E2 only | 2176 |       |            |           |       |
[2025-06-29 13:05:35,860] +----------------+------+-------+------------+-----------+-------+
[2025-06-29 13:05:35,860] 
[2025-06-29 13:05:35,860] 
[2025-06-29 13:05:35,860] 5. I/O
[2025-06-29 13:05:35,860] ------
[2025-06-29 13:05:35,860] 
[2025-06-29 13:05:35,860] +------------------+------+-------+------------+-----------+-------+
[2025-06-29 13:05:35,860] |     Site Type    | Used | Fixed | Prohibited | Available | Util% |
[2025-06-29 13:05:35,860] +------------------+------+-------+------------+-----------+-------+
[2025-06-29 13:05:35,860] | Bonded IOB       |    0 |     0 |          0 |       416 |  0.00 |
[2025-06-29 13:05:35,860] | HPIOB_M          |    0 |     0 |          0 |       192 |  0.00 |
[2025-06-29 13:05:35,860] | HPIOB_S          |    0 |     0 |          0 |       192 |  0.00 |
[2025-06-29 13:05:35,860] | HPIOB_SNGL       |    0 |     0 |          0 |        32 |  0.00 |
[2025-06-29 13:05:35,860] | HPIOBDIFFINBUF   |    0 |     0 |          0 |       192 |  0.00 |
[2025-06-29 13:05:35,860] | HPIOBDIFFOUTBUF  |    0 |     0 |          0 |       192 |  0.00 |
[2025-06-29 13:05:35,860] | BITSLICE_CONTROL |    0 |     0 |          0 |        64 |  0.00 |
[2025-06-29 13:05:35,860] | BITSLICE_RX_TX   |    0 |     0 |          0 |      2496 |  0.00 |
[2025-06-29 13:05:35,860] | BITSLICE_TX      |    0 |     0 |          0 |        64 |  0.00 |
[2025-06-29 13:05:35,861] | RIU_OR           |    0 |     0 |          0 |        32 |  0.00 |
[2025-06-29 13:05:35,861] +------------------+------+-------+------------+-----------+-------+
[2025-06-29 13:05:35,861] 
[2025-06-29 13:05:35,861] 
[2025-06-29 13:05:35,861] 6. CLOCK
[2025-06-29 13:05:35,861] --------
[2025-06-29 13:05:35,861] 
[2025-06-29 13:05:35,861] +----------------------+------+-------+------------+-----------+-------+
[2025-06-29 13:05:35,861] |       Site Type      | Used | Fixed | Prohibited | Available | Util% |
[2025-06-29 13:05:35,861] +----------------------+------+-------+------------+-----------+-------+
[2025-06-29 13:05:35,861] | GLOBAL CLOCK BUFFERs |    6 |     0 |          0 |       672 |  0.89 |
[2025-06-29 13:05:35,861] |   BUFGCE             |    6 |     0 |          0 |       192 |  3.13 |
[2025-06-29 13:05:35,861] |   BUFGCE_DIV         |    0 |     0 |          0 |        32 |  0.00 |
[2025-06-29 13:05:35,861] |   BUFG_GT            |    0 |     0 |          0 |       384 |  0.00 |
[2025-06-29 13:05:35,861] |   BUFGCTRL*          |    0 |     0 |          0 |        64 |  0.00 |
[2025-06-29 13:05:35,861] | PLL                  |    0 |     0 |          0 |        16 |  0.00 |
[2025-06-29 13:05:35,861] | MMCM                 |    0 |     0 |          0 |         8 |  0.00 |
[2025-06-29 13:05:35,861] +----------------------+------+-------+------------+-----------+-------+
[2025-06-29 13:05:35,861] * Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.
[2025-06-29 13:05:35,861] 
[2025-06-29 13:05:35,861] 
[2025-06-29 13:05:35,861] 7. ADVANCED
[2025-06-29 13:05:35,861] -----------
[2025-06-29 13:05:35,861] 
[2025-06-29 13:05:35,861] +----------------------+------+-------+------------+-----------+-------+
[2025-06-29 13:05:35,861] |       Site Type      | Used | Fixed | Prohibited | Available | Util% |
[2025-06-29 13:05:35,861] +----------------------+------+-------+------------+-----------+-------+
[2025-06-29 13:05:35,861] | CMACE4               |    0 |     0 |          0 |         5 |  0.00 |
[2025-06-29 13:05:35,861] | GTYE4_CHANNEL        |    0 |     0 |          0 |        20 |  0.00 |
[2025-06-29 13:05:35,861] | GTYE4_COMMON         |    0 |     0 |          0 |         5 |  0.00 |
[2025-06-29 13:05:35,861] | HBM_REF_CLK          |    0 |     0 |          0 |         2 |  0.00 |
[2025-06-29 13:05:35,861] | HBM_SNGLBLI_INTF_APB |    0 |     0 |          0 |        32 |  0.00 |
[2025-06-29 13:05:35,861] | HBM_SNGLBLI_INTF_AXI |    0 |     0 |          0 |        32 |  0.00 |
[2025-06-29 13:05:35,861] | ILKNE4               |    0 |     0 |          0 |         2 |  0.00 |
[2025-06-29 13:05:35,861] | OBUFDS_GTE4          |    0 |     0 |          0 |        10 |  0.00 |
[2025-06-29 13:05:35,861] | OBUFDS_GTE4_ADV      |    0 |     0 |          0 |        10 |  0.00 |
[2025-06-29 13:05:35,861] | PCIE40E4             |    0 |     0 |          0 |         1 |  0.00 |
[2025-06-29 13:05:35,861] | PCIE4CE4             |    0 |     0 |          0 |         4 |  0.00 |
[2025-06-29 13:05:35,861] | SYSMONE4             |    0 |     0 |          0 |         2 |  0.00 |
[2025-06-29 13:05:35,861] +----------------------+------+-------+------------+-----------+-------+
[2025-06-29 13:05:35,861] 
[2025-06-29 13:05:35,861] 
[2025-06-29 13:05:35,861] 8. CONFIGURATION
[2025-06-29 13:05:35,861] ----------------
[2025-06-29 13:05:35,861] 
[2025-06-29 13:05:35,861] +-------------+------+-------+------------+-----------+-------+
[2025-06-29 13:05:35,861] |  Site Type  | Used | Fixed | Prohibited | Available | Util% |
[2025-06-29 13:05:35,861] +-------------+------+-------+------------+-----------+-------+
[2025-06-29 13:05:35,861] | BSCANE2     |    0 |     0 |          0 |         8 |  0.00 |
[2025-06-29 13:05:35,861] | DNA_PORTE2  |    0 |     0 |          0 |         2 |  0.00 |
[2025-06-29 13:05:35,861] | EFUSE_USR   |    0 |     0 |          0 |         2 |  0.00 |
[2025-06-29 13:05:35,861] | FRAME_ECCE4 |    0 |     0 |          0 |         2 |  0.00 |
[2025-06-29 13:05:35,861] | ICAPE3      |    0 |     0 |          0 |         4 |  0.00 |
[2025-06-29 13:05:35,861] | MASTER_JTAG |    0 |     0 |          0 |         2 |  0.00 |
[2025-06-29 13:05:35,861] | STARTUPE3   |    0 |     0 |          0 |         2 |  0.00 |
[2025-06-29 13:05:35,861] +-------------+------+-------+------------+-----------+-------+
[2025-06-29 13:05:35,861] 
[2025-06-29 13:05:35,861] 
[2025-06-29 13:05:35,861] 9. Primitives
[2025-06-29 13:05:35,861] -------------
[2025-06-29 13:05:35,861] 
[2025-06-29 13:05:35,861] +----------+------+---------------------+
[2025-06-29 13:05:35,861] | Ref Name | Used | Functional Category |
[2025-06-29 13:05:35,861] +----------+------+---------------------+
[2025-06-29 13:05:35,861] | LUT2     | 9526 |                 CLB |
[2025-06-29 13:05:35,861] | FDRE     | 8892 |            Register |
[2025-06-29 13:05:35,861] | LUT6     | 5940 |                 CLB |
[2025-06-29 13:05:35,861] | LUT5     | 4131 |                 CLB |
[2025-06-29 13:05:35,861] | LUT4     | 2336 |                 CLB |
[2025-06-29 13:05:35,861] | DSP48E2  | 2176 |          Arithmetic |
[2025-06-29 13:05:35,861] | LUT3     | 1929 |                 CLB |
[2025-06-29 13:05:35,861] | CARRY8   | 1530 |                 CLB |
[2025-06-29 13:05:35,861] | LUT1     |  486 |                 CLB |
[2025-06-29 13:05:35,861] | SRLC32E  |  256 |                 CLB |
[2025-06-29 13:05:35,861] | FDSE     |   44 |            Register |
[2025-06-29 13:05:35,861] | BUFGCE   |    6 |               Clock |
[2025-06-29 13:05:35,861] +----------+------+---------------------+
[2025-06-29 13:05:35,861] 
[2025-06-29 13:05:35,861] 
[2025-06-29 13:05:35,861] 10. Black Boxes
[2025-06-29 13:05:35,861] ---------------
[2025-06-29 13:05:35,861] 
[2025-06-29 13:05:35,861] +----------+------+
[2025-06-29 13:05:35,861] | Ref Name | Used |
[2025-06-29 13:05:35,861] +----------+------+
[2025-06-29 13:05:35,861] 
[2025-06-29 13:05:35,861] 
[2025-06-29 13:05:35,861] 11. Instantiated Netlists
[2025-06-29 13:05:35,861] -------------------------
[2025-06-29 13:05:35,861] 
[2025-06-29 13:05:35,861] +----------+------+
[2025-06-29 13:05:35,861] | Ref Name | Used |
[2025-06-29 13:05:35,861] +----------+------+
[2025-06-29 13:05:35,861] 
[2025-06-29 13:05:35,861] 
[2025-06-29 13:05:35,861] 12. SLR Connectivity
[2025-06-29 13:05:35,861] --------------------
[2025-06-29 13:05:35,861] 
[2025-06-29 13:05:35,861] +----------------------------------+------+-------+-----------+-------+
[2025-06-29 13:05:35,861] |                                  | Used | Fixed | Available | Util% |
[2025-06-29 13:05:35,861] +----------------------------------+------+-------+-----------+-------+
[2025-06-29 13:05:35,861] | SLR1 <-> SLR0                    |    0 |       |     23040 |  0.00 |
[2025-06-29 13:05:35,861] |   SLR0 -> SLR1                   |    0 |       |           |  0.00 |
[2025-06-29 13:05:35,861] |     Using TX_REG only            |    0 |     0 |           |       |
[2025-06-29 13:05:35,861] |     Using RX_REG only            |    0 |     0 |           |       |
[2025-06-29 13:05:35,861] |     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
[2025-06-29 13:05:35,861] |   SLR1 -> SLR0                   |    0 |       |           |  0.00 |
[2025-06-29 13:05:35,861] |     Using TX_REG only            |    0 |     0 |           |       |
[2025-06-29 13:05:35,861] |     Using RX_REG only            |    0 |     0 |           |       |
[2025-06-29 13:05:35,861] |     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
[2025-06-29 13:05:35,861] +----------------------------------+------+-------+-----------+-------+
[2025-06-29 13:05:35,861] | Total SLLs Used                  |    0 |       |           |       |
[2025-06-29 13:05:35,861] +----------------------------------+------+-------+-----------+-------+
[2025-06-29 13:05:35,861] 
[2025-06-29 13:05:35,861] 
[2025-06-29 13:05:35,861] 13. SLR Connectivity Matrix
[2025-06-29 13:05:35,861] ---------------------------
[2025-06-29 13:05:35,861] 
[2025-06-29 13:05:35,861] +-----------+------+------+
[2025-06-29 13:05:35,861] | FROM \ TO | SLR1 | SLR0 |
[2025-06-29 13:05:35,862] +-----------+------+------+
[2025-06-29 13:05:35,862] | SLR1      |    0 |    0 |
[2025-06-29 13:05:35,862] | SLR0      |    0 |    0 |
[2025-06-29 13:05:35,862] +-----------+------+------+
[2025-06-29 13:05:35,862] 
[2025-06-29 13:05:35,862] 
[2025-06-29 13:05:35,862] 14. SLR CLB Logic and Dedicated Block Utilization
[2025-06-29 13:05:35,862] -------------------------------------------------
[2025-06-29 13:05:35,862] 
[2025-06-29 13:05:35,862] +----------------------------+------+-------+--------+--------+
[2025-06-29 13:05:35,862] |          Site Type         | SLR0 |  SLR1 | SLR0 % | SLR1 % |
[2025-06-29 13:05:35,862] +----------------------------+------+-------+--------+--------+
[2025-06-29 13:05:35,862] | CLB                        |    0 |  5612 |   0.00 |  10.39 |
[2025-06-29 13:05:35,862] |   CLBL                     |    0 |  1691 |   0.00 |   5.78 |
[2025-06-29 13:05:35,862] |   CLBM                     |    0 |  3921 |   0.00 |  15.86 |
[2025-06-29 13:05:35,862] | CLB LUTs                   |    0 | 22226 |   0.00 |   5.14 |
[2025-06-29 13:05:35,862] |   LUT as Logic             |    0 | 21970 |   0.00 |   5.09 |
[2025-06-29 13:05:35,862] |   LUT as Memory            |    0 |   256 |   0.00 |   0.13 |
[2025-06-29 13:05:35,862] |     LUT as Distributed RAM |    0 |     0 |   0.00 |   0.00 |
[2025-06-29 13:05:35,862] |     LUT as Shift Register  |    0 |   256 |   0.00 |   0.13 |
[2025-06-29 13:05:35,862] | CLB Registers              |    0 |  8936 |   0.00 |   1.03 |
[2025-06-29 13:05:35,862] | CARRY8                     |    0 |  1530 |   0.00 |   2.83 |
[2025-06-29 13:05:35,862] | F7 Muxes                   |    0 |     0 |   0.00 |   0.00 |
[2025-06-29 13:05:35,862] | F8 Muxes                   |    0 |     0 |   0.00 |   0.00 |
[2025-06-29 13:05:35,862] | F9 Muxes                   |    0 |     0 |   0.00 |   0.00 |
[2025-06-29 13:05:35,862] | Block RAM Tile             |    0 |     0 |   0.00 |   0.00 |
[2025-06-29 13:05:35,862] |   RAMB36/FIFO              |    0 |     0 |   0.00 |   0.00 |
[2025-06-29 13:05:35,862] |   RAMB18                   |    0 |     0 |   0.00 |   0.00 |
[2025-06-29 13:05:35,862] | URAM                       |    0 |     0 |   0.00 |   0.00 |
[2025-06-29 13:05:35,862] | DSPs                       |    0 |  2176 |   0.00 |  70.83 |
[2025-06-29 13:05:35,862] | Unique Control Sets        |    0 |    49 |   0.00 |   0.05 |
[2025-06-29 13:05:35,862] +----------------------------+------+-------+--------+--------+
[2025-06-29 13:05:35,862] * Note: Available Control Sets based on CLB Registers / 8
[2025-06-29 13:05:35,862] 
[2025-06-29 13:05:35,862] 
[2025-06-29 13:05:35,862] 15. SLR IO Utilization
[2025-06-29 13:05:35,862] ----------------------
[2025-06-29 13:05:35,862] 
[2025-06-29 13:05:35,862] +-----------+-----------+---------+------------+----------+------------+----------+-----+
[2025-06-29 13:05:35,862] | SLR Index | Used IOBs | (%)IOBs | Used IPADs | (%)IPADs | Used OPADs | (%)OPADs | GTs |
[2025-06-29 13:05:35,862] +-----------+-----------+---------+------------+----------+------------+----------+-----+
[2025-06-29 13:05:35,862] | SLR1      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
[2025-06-29 13:05:35,862] | SLR0      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
[2025-06-29 13:05:35,862] +-----------+-----------+---------+------------+----------+------------+----------+-----+
[2025-06-29 13:05:35,862] | Total     |         0 |         |          0 |          |          0 |          |   0 |
[2025-06-29 13:05:35,862] +-----------+-----------+---------+------------+----------+------------+----------+-----+
[2025-06-29 13:05:35,862] 
[2025-06-29 13:05:35,862] 
[2025-06-29 13:05:35,862] # report_timing
[2025-06-29 13:05:35,862] INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: max.
[2025-06-29 13:05:35,862] INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
[2025-06-29 13:05:35,862] WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
[2025-06-29 13:05:35,862] Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
[2025-06-29 13:05:35,862] INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
[2025-06-29 13:05:35,862] Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
[2025-06-29 13:05:35,862] -----------------------------------------------------------------------------------------
[2025-06-29 13:05:35,862] | Tool Version      : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
[2025-06-29 13:05:35,862] | Date              : Sun Jun 29 12:59:16 2025
[2025-06-29 13:05:35,862] | Host              : finn_dev_root running 64-bit Ubuntu 22.04.1 LTS
[2025-06-29 13:05:35,862] | Command           : report_timing
[2025-06-29 13:05:35,862] | Design            : finn_design_wrapper
[2025-06-29 13:05:35,862] | Device            : xcu50-fsvh2104
[2025-06-29 13:05:35,862] | Speed File        : -2L  PRODUCTION 1.30 05-01-2022
[2025-06-29 13:05:35,862] | Temperature Grade : E
[2025-06-29 13:05:35,862] -----------------------------------------------------------------------------------------
[2025-06-29 13:05:35,862] 
[2025-06-29 13:05:35,862] Timing Report
[2025-06-29 13:05:35,862] 
[2025-06-29 13:05:35,862] Slack (MET) :             0.198ns  (required time - arrival time)
[2025-06-29 13:05:35,862]   Source:                 finn_design_i/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Batch_fu_156/r_V_reg_61422_reg[4]/C
[2025-06-29 13:05:35,862]                             (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
[2025-06-29 13:05:35,862]   Destination:            finn_design_i/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Batch_fu_156/mac_muladd_8s_2s_10s_11_4_1_U1519/MVAU_hls_0_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U/m_reg_reg/DSP_A_B_DATA_INST/A[4]
[2025-06-29 13:05:35,862]                             (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
[2025-06-29 13:05:35,862]   Path Group:             ap_clk
[2025-06-29 13:05:35,862]   Path Type:              Setup (Max at Slow Process Corner)
[2025-06-29 13:05:35,862]   Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
[2025-06-29 13:05:35,862]   Data Path Delay:        9.512ns  (logic 0.077ns (0.809%)  route 9.435ns (99.191%))
[2025-06-29 13:05:35,862]   Logic Levels:           0
[2025-06-29 13:05:35,862]   Clock Path Skew:        0.013ns (DCD - SCD + CPR)
[2025-06-29 13:05:35,862]     Destination Clock Delay (DCD):    0.043ns = ( 10.043 - 10.000 )
[2025-06-29 13:05:35,862]     Source Clock Delay      (SCD):    0.030ns
[2025-06-29 13:05:35,862]     Clock Pessimism Removal (CPR):    0.000ns
[2025-06-29 13:05:35,862]   Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
[2025-06-29 13:05:35,862]     Total System Jitter     (TSJ):    0.071ns
[2025-06-29 13:05:35,862]     Total Input Jitter      (TIJ):    0.000ns
[2025-06-29 13:05:35,862]     Discrete Jitter          (DJ):    0.000ns
[2025-06-29 13:05:35,862]     Phase Error              (PE):    0.000ns
[2025-06-29 13:05:35,862] 
[2025-06-29 13:05:35,862]     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
[2025-06-29 13:05:35,862]   -------------------------------------------------------------------    -------------------
[2025-06-29 13:05:35,862]                          (clock ap_clk rise edge)     0.000     0.000 r
[2025-06-29 13:05:35,862]                                                       0.000     0.000 r  ap_clk (IN)
[2025-06-29 13:05:35,862]                          net (fo=21863, unset)        0.030     0.030    finn_design_i/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Batch_fu_156/ap_clk
[2025-06-29 13:05:35,862]     SLICE_X114Y307       FDRE                                         r  finn_design_i/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Batch_fu_156/r_V_reg_61422_reg[4]/C
[2025-06-29 13:05:35,862]   -------------------------------------------------------------------    -------------------
[2025-06-29 13:05:35,862]     SLICE_X114Y307       FDRE (Prop_AFF_SLICEM_C_Q)
[2025-06-29 13:05:35,862]                                                       0.077     0.107 r  finn_design_i/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Batch_fu_156/r_V_reg_61422_reg[4]/Q
[2025-06-29 13:05:35,862]                          net (fo=64, routed)          9.435     9.542    finn_design_i/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Batch_fu_156/mac_muladd_8s_2s_10s_11_4_1_U1519/MVAU_hls_0_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U/m_reg_reg/A[4]
[2025-06-29 13:05:35,862]     DSP48E2_X11Y92       DSP_A_B_DATA                                 r  finn_design_i/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Batch_fu_156/mac_muladd_8s_2s_10s_11_4_1_U1519/MVAU_hls_0_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U/m_reg_reg/DSP_A_B_DATA_INST/A[4]
[2025-06-29 13:05:35,862]   -------------------------------------------------------------------    -------------------
[2025-06-29 13:05:35,862] 
[2025-06-29 13:05:35,862]                          (clock ap_clk rise edge)    10.000    10.000 r
[2025-06-29 13:05:35,862]                                                       0.000    10.000 r  ap_clk (IN)
[2025-06-29 13:05:35,862]                          net (fo=21863, unset)        0.043    10.043    finn_design_i/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Batch_fu_156/mac_muladd_8s_2s_10s_11_4_1_U1519/MVAU_hls_0_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U/m_reg_reg/CLK
[2025-06-29 13:05:35,862]     DSP48E2_X11Y92       DSP_A_B_DATA                                 r  finn_design_i/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Batch_fu_156/mac_muladd_8s_2s_10s_11_4_1_U1519/MVAU_hls_0_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U/m_reg_reg/DSP_A_B_DATA_INST/CLK
[2025-06-29 13:05:35,862]                          clock pessimism              0.000    10.043
[2025-06-29 13:05:35,862]                          clock uncertainty           -0.035    10.008
[2025-06-29 13:05:35,862]     DSP48E2_X11Y92       DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[4])
[2025-06-29 13:05:35,862]                                                      -0.267     9.741    finn_design_i/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Batch_fu_156/mac_muladd_8s_2s_10s_11_4_1_U1519/MVAU_hls_0_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U/m_reg_reg/DSP_A_B_DATA_INST
[2025-06-29 13:05:35,862]   -------------------------------------------------------------------
[2025-06-29 13:05:35,862]                          required time                          9.741
[2025-06-29 13:05:35,862]                          arrival time                          -9.542
[2025-06-29 13:05:35,862]   -------------------------------------------------------------------
[2025-06-29 13:05:35,862]                          slack                                  0.198
[2025-06-29 13:05:35,862] 
[2025-06-29 13:05:35,862] 
[2025-06-29 13:05:35,862] 
[2025-06-29 13:05:35,862] 
[2025-06-29 13:05:35,862] report_timing: Time (s): cpu = 00:00:55 ; elapsed = 00:00:36 . Memory (MB): peak = 6517.574 ; gain = 340.918 ; free physical = 12552 ; free virtual = 24928
[2025-06-29 13:05:35,863] # report_power
[2025-06-29 13:05:35,863] Command: report_power
[2025-06-29 13:05:35,863] Running Vector-less Activity Propagation...
[2025-06-29 13:05:35,863] 
[2025-06-29 13:05:35,863] Finished Running Vector-less Activity Propagation
[2025-06-29 13:05:35,863] Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
[2025-06-29 13:05:35,863] ----------------------------------------------------------------------------------------
[2025-06-29 13:05:35,863] | Tool Version     : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
[2025-06-29 13:05:35,863] | Date             : Sun Jun 29 12:59:33 2025
[2025-06-29 13:05:35,863] | Host             : finn_dev_root running 64-bit Ubuntu 22.04.1 LTS
[2025-06-29 13:05:35,863] | Command          : report_power
[2025-06-29 13:05:35,863] | Design           : finn_design_wrapper
[2025-06-29 13:05:35,863] | Device           : xcu50-fsvh2104-2L-e
[2025-06-29 13:05:35,863] | Design State     : routed
[2025-06-29 13:05:35,863] | Grade            : extended
[2025-06-29 13:05:35,863] | Process          : typical
[2025-06-29 13:05:35,863] | Characterization : Production
[2025-06-29 13:05:35,863] ----------------------------------------------------------------------------------------
[2025-06-29 13:05:35,863] 
[2025-06-29 13:05:35,863] Power Report
[2025-06-29 13:05:35,863] 
[2025-06-29 13:05:35,863] Table of Contents
[2025-06-29 13:05:35,863] -----------------
[2025-06-29 13:05:35,863] 1. Summary
[2025-06-29 13:05:35,863] 1.1 On-Chip Components
[2025-06-29 13:05:35,863] 1.2 Power Supply Summary
[2025-06-29 13:05:35,863] 1.3 Confidence Level
[2025-06-29 13:05:35,863] 2. Settings
[2025-06-29 13:05:35,863] 2.1 Environment
[2025-06-29 13:05:35,863] 2.2 Clock Constraints
[2025-06-29 13:05:35,863] 3. Detailed Reports
[2025-06-29 13:05:35,863] 3.1 By Hierarchy
[2025-06-29 13:05:35,863] 
[2025-06-29 13:05:35,863] 1. Summary
[2025-06-29 13:05:35,863] ----------
[2025-06-29 13:05:35,863] 
[2025-06-29 13:05:35,863] +--------------------------+--------------+
[2025-06-29 13:05:35,863] | Total On-Chip Power (W)  | 3.895        |
[2025-06-29 13:05:35,863] |   FPGA Power (W)         | 3.653        |
[2025-06-29 13:05:35,863] |   HBM Power (W)          | 0.242        |
[2025-06-29 13:05:35,863] | Design Power Budget (W)  | Unspecified* |
[2025-06-29 13:05:35,863] | Power Budget Margin (W)  | NA           |
[2025-06-29 13:05:35,863] | Dynamic (W)              | 1.653        |
[2025-06-29 13:05:35,863] | Device Static (W)        | 2.241        |
[2025-06-29 13:05:35,863] | Effective TJA (C/W)      | 0.5          |
[2025-06-29 13:05:35,863] | Max Ambient (C)          | 98.0         |
[2025-06-29 13:05:35,863] | Junction Temperature (C) | 27.0         |
[2025-06-29 13:05:35,863] | Confidence Level         | Medium       |
[2025-06-29 13:05:35,863] | Setting File             | ---          |
[2025-06-29 13:05:35,863] | Simulation Activity File | ---          |
[2025-06-29 13:05:35,863] | Design Nets Matched      | NA           |
[2025-06-29 13:05:35,863] +--------------------------+--------------+
[2025-06-29 13:05:35,863] * Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>
[2025-06-29 13:05:35,863] 
[2025-06-29 13:05:35,863] 
[2025-06-29 13:05:35,863] 1.1 On-Chip Components
[2025-06-29 13:05:35,863] ----------------------
[2025-06-29 13:05:35,863] 
[2025-06-29 13:05:35,863] +-------------------------+-----------+----------+-----------+-----------------+
[2025-06-29 13:05:35,863] | On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
[2025-06-29 13:05:35,863] +-------------------------+-----------+----------+-----------+-----------------+
[2025-06-29 13:05:35,863] | Clocks                  |     0.045 |        3 |       --- |             --- |
[2025-06-29 13:05:35,863] | CLB Logic               |     0.279 |    37413 |       --- |             --- |
[2025-06-29 13:05:35,863] |   LUT as Logic          |     0.262 |    21970 |    871680 |            2.52 |
[2025-06-29 13:05:35,863] |   CARRY8                |     0.012 |     1530 |    108960 |            1.40 |
[2025-06-29 13:05:35,863] |   Register              |     0.004 |     8936 |   1743360 |            0.51 |
[2025-06-29 13:05:35,863] |   LUT as Shift Register |    <0.001 |      256 |    403200 |            0.06 |
[2025-06-29 13:05:35,863] |   BUFG                  |    <0.001 |        6 |        64 |            9.38 |
[2025-06-29 13:05:35,863] |   Others                |     0.000 |     2337 |       --- |             --- |
[2025-06-29 13:05:35,863] | Signals                 |     0.399 |    96109 |       --- |             --- |
[2025-06-29 13:05:35,863] | DSPs                    |     0.931 |     2176 |      5952 |           36.56 |
[2025-06-29 13:05:35,863] | Static Power            |     2.241 |          |           |                 |
[2025-06-29 13:05:35,863] | Total                   |     3.895 |          |           |                 |
[2025-06-29 13:05:35,863] +-------------------------+-----------+----------+-----------+-----------------+
[2025-06-29 13:05:35,863] 
[2025-06-29 13:05:35,863] 
[2025-06-29 13:05:35,863] 1.2 Power Supply Summary
[2025-06-29 13:05:35,863] ------------------------
[2025-06-29 13:05:35,863] 
[2025-06-29 13:05:35,863] +------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
[2025-06-29 13:05:35,863] | Source     | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
[2025-06-29 13:05:35,863] +------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
[2025-06-29 13:05:35,863] | Vccint     |       0.850 |     2.823 |       1.945 |      0.878 |       NA    | Unspecified | NA         |
[2025-06-29 13:05:35,863] | Vccint_io  |       0.850 |     0.205 |       0.000 |      0.205 |       NA    | Unspecified | NA         |
[2025-06-29 13:05:35,863] | Vccbram    |       0.850 |     0.021 |       0.000 |      0.021 |       NA    | Unspecified | NA         |
[2025-06-29 13:05:35,863] | Vccaux     |       1.800 |     0.548 |       0.000 |      0.548 |       NA    | Unspecified | NA         |
[2025-06-29 13:05:35,863] | Vccaux_io  |       1.800 |     0.024 |       0.000 |      0.024 |       NA    | Unspecified | NA         |
[2025-06-29 13:05:35,863] | Vcco33     |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-06-29 13:05:35,863] | Vcco25     |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-06-29 13:05:35,863] | Vcco18     |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-06-29 13:05:35,863] | Vcco15     |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-06-29 13:05:35,863] | Vcco135    |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-06-29 13:05:35,863] | Vcco12     |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-06-29 13:05:35,863] | Vcco10     |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-06-29 13:05:35,863] | Vccadc     |       1.800 |     0.016 |       0.000 |      0.016 |       NA    | Unspecified | NA         |
[2025-06-29 13:05:35,863] | VCC_IO_HBM |       1.200 |     0.082 |       0.000 |      0.082 |       NA    | Unspecified | NA         |
[2025-06-29 13:05:35,863] | VCC_HBM    |       1.200 |     0.077 |       0.000 |      0.077 |       NA    | Unspecified | NA         |
[2025-06-29 13:05:35,863] | VCCAUX_HBM |       2.500 |     0.022 |       0.000 |      0.022 |       NA    | Unspecified | NA         |
[2025-06-29 13:05:35,863] | MGTYAVcc   |       0.900 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-06-29 13:05:35,863] | MGTYAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-06-29 13:05:35,863] | MGTYVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-06-29 13:05:35,863] +------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
[2025-06-29 13:05:35,863] 
[2025-06-29 13:05:35,863] 
[2025-06-29 13:05:35,863] 1.3 Confidence Level
[2025-06-29 13:05:35,863] --------------------
[2025-06-29 13:05:35,863] 
[2025-06-29 13:05:35,863] +-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
[2025-06-29 13:05:35,863] | User Input Data             | Confidence | Details                                        | Action                                                                                                     |
[2025-06-29 13:05:35,863] +-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
[2025-06-29 13:05:35,863] | Design implementation state | High       | Design is routed                               |                                                                                                            |
[2025-06-29 13:05:35,863] | Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
[2025-06-29 13:05:35,863] | I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
[2025-06-29 13:05:35,863] | Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
[2025-06-29 13:05:35,863] | Device models               | High       | Device models are Production                   |                                                                                                            |
[2025-06-29 13:05:35,863] |                             |            |                                                |                                                                                                            |
[2025-06-29 13:05:35,863] | Overall confidence level    | Medium     |                                                |                                                                                                            |
[2025-06-29 13:05:35,863] +-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
[2025-06-29 13:05:35,863] 
[2025-06-29 13:05:35,863] 
[2025-06-29 13:05:35,864] 2. Settings
[2025-06-29 13:05:35,864] -----------
[2025-06-29 13:05:35,864] 
[2025-06-29 13:05:35,864] 2.1 Environment
[2025-06-29 13:05:35,864] ---------------
[2025-06-29 13:05:35,864] 
[2025-06-29 13:05:35,864] +-----------------------+--------------------------+
[2025-06-29 13:05:35,864] | Ambient Temp (C)      | 25.0                     |
[2025-06-29 13:05:35,864] | ThetaJA (C/W)         | 0.5                      |
[2025-06-29 13:05:35,864] | Airflow (LFM)         | 250                      |
[2025-06-29 13:05:35,864] | Heat Sink             | medium (Medium Profile)  |
[2025-06-29 13:05:35,864] | ThetaSA (C/W)         | 0.7                      |
[2025-06-29 13:05:35,864] | Board Selection       | medium (10"x10")         |
[2025-06-29 13:05:35,864] | # of Board Layers     | 12to15 (12 to 15 Layers) |
[2025-06-29 13:05:35,864] | Board Temperature (C) | 25.0                     |
[2025-06-29 13:05:35,864] +-----------------------+--------------------------+
[2025-06-29 13:05:35,864] 
[2025-06-29 13:05:35,864] 
[2025-06-29 13:05:35,864] 2.2 Clock Constraints
[2025-06-29 13:05:35,864] ---------------------
[2025-06-29 13:05:35,864] 
[2025-06-29 13:05:35,864] +--------+--------+-----------------+
[2025-06-29 13:05:35,864] | Clock  | Domain | Constraint (ns) |
[2025-06-29 13:05:35,864] +--------+--------+-----------------+
[2025-06-29 13:05:35,864] | ap_clk | ap_clk |            10.0 |
[2025-06-29 13:05:35,864] +--------+--------+-----------------+
[2025-06-29 13:05:35,864] 
[2025-06-29 13:05:35,864] 
[2025-06-29 13:05:35,864] 3. Detailed Reports
[2025-06-29 13:05:35,864] -------------------
[2025-06-29 13:05:35,864] 
[2025-06-29 13:05:35,864] 3.1 By Hierarchy
[2025-06-29 13:05:35,864] ----------------
[2025-06-29 13:05:35,864] 
[2025-06-29 13:05:35,864] +-------------------------+-----------+
[2025-06-29 13:05:35,864] | Name                    | Power (W) |
[2025-06-29 13:05:35,864] +-------------------------+-----------+
[2025-06-29 13:05:35,864] | finn_design_wrapper     |     1.653 |
[2025-06-29 13:05:35,864] |   finn_design_i         |     1.652 |
[2025-06-29 13:05:35,864] |     MVAU_hls_0          |     1.333 |
[2025-06-29 13:05:35,864] |       inst              |     1.333 |
[2025-06-29 13:05:35,864] |     MVAU_hls_1          |     0.173 |
[2025-06-29 13:05:35,864] |       inst              |     0.173 |
[2025-06-29 13:05:35,864] |     MVAU_hls_2          |     0.135 |
[2025-06-29 13:05:35,864] |       inst              |     0.135 |
[2025-06-29 13:05:35,864] |     MVAU_hls_3          |     0.004 |
[2025-06-29 13:05:35,864] |       inst              |     0.004 |
[2025-06-29 13:05:35,864] |     StreamingFIFO_rtl_0 |     0.005 |
[2025-06-29 13:05:35,864] |       inst              |     0.005 |
[2025-06-29 13:05:35,864] +-------------------------+-----------+
[2025-06-29 13:05:35,864] 
[2025-06-29 13:05:35,864] 
[2025-06-29 13:05:35,864] 0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
[2025-06-29 13:05:35,864] report_power completed successfully
[2025-06-29 13:05:35,864] report_power: Time (s): cpu = 00:00:47 ; elapsed = 00:00:17 . Memory (MB): peak = 7375.984 ; gain = 858.410 ; free physical = 12251 ; free virtual = 24573
[2025-06-29 13:05:35,864] # set util [report_utilization -return_string]
[2025-06-29 13:05:35,864] # set util_lut [exec echo $util | grep LUT | head -n 1 | cut -d| -f3 | tr -d " "]
[2025-06-29 13:05:35,864] # set util_lutram [exec echo $util | grep LUT | head -n 3 | tail -1 | cut -d| -f3 | tr -d " "]
[2025-06-29 13:05:35,864] # set util_ff [llength [get_cells -hier -filter {PRIMITIVE_TYPE =~ *.F*E*}]]
[2025-06-29 13:05:35,864] WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_GROUP == DSP}'.
[2025-06-29 13:05:35,864] # set util_dsp [llength [get_cells -hier -filter {PRIMITIVE_GROUP == DSP}]]
[2025-06-29 13:05:35,864] # set time_wns [get_property SLACK [get_timing_paths]]
[2025-06-29 13:05:35,864] WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_TYPE =~ *RAMB18*}'.
[2025-06-29 13:05:35,864] # set util_bram18 [llength [get_cells -hier -filter {PRIMITIVE_TYPE =~ *RAMB18*}]]
[2025-06-29 13:05:35,864] WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_TYPE =~ *RAMB36*}'.
[2025-06-29 13:05:35,864] # set util_bram36 [llength [get_cells -hier -filter {PRIMITIVE_TYPE =~ *RAMB36*}]]
[2025-06-29 13:05:35,864] # set util_carry [llength [get_cells -hier -filter {PRIMITIVE_TYPE =~ *CARRY*}]]
[2025-06-29 13:05:35,864] WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_TYPE =~ *URAM*}'.
[2025-06-29 13:05:35,864] # set util_uram [llength [get_cells -hier -filter {PRIMITIVE_TYPE =~ *URAM*}]]
[2025-06-29 13:05:35,864] # set vivado_version [version -short]
[2025-06-29 13:05:35,864] # set vivado_build_no [exec echo $util | grep Build | head -n 1 | cut -d\  -f9]
[2025-06-29 13:05:35,864] # set util_bram [expr $util_bram18/2 + $util_bram36]
[2025-06-29 13:05:35,864] # puts "LUT: $util_lut FF: $util_ff DSP: $util_dsp BRAM: $util_bram"
[2025-06-29 13:05:35,864] LUT: 22226 FF: 8936 DSP: 0 BRAM: 0
[2025-06-29 13:05:35,864] # set fp [open res.txt w]
[2025-06-29 13:05:35,864] # puts $fp "LUT=$util_lut"
[2025-06-29 13:05:35,864] # puts $fp "LUTRAM=$util_lutram"
[2025-06-29 13:05:35,864] # puts $fp "FF=$util_ff"
[2025-06-29 13:05:35,864] # puts $fp "DSP=$util_dsp"
[2025-06-29 13:05:35,864] # puts $fp "BRAM=$util_bram"
[2025-06-29 13:05:35,864] # puts $fp "BRAM_18K=$util_bram18"
[2025-06-29 13:05:35,864] # puts $fp "BRAM_36K=$util_bram36"
[2025-06-29 13:05:35,864] # puts $fp "URAM=$util_uram"
[2025-06-29 13:05:35,864] # puts $fp "Carry=$util_carry"
[2025-06-29 13:05:35,864] # puts $fp "WNS=$time_wns"
[2025-06-29 13:05:35,864] # puts $fp "Delay=$time_wns"
[2025-06-29 13:05:35,864] # puts $fp "vivado_version=$vivado_version"
[2025-06-29 13:05:35,864] # puts $fp "vivado_build_no=$vivado_build_no"
[2025-06-29 13:05:35,864] # close $fp
[2025-06-29 13:05:35,864] # exit
[2025-06-29 13:05:35,864] INFO: [Common 17-206] Exiting Vivado at Sun Jun 29 12:59:39 2025...
[2025-06-29 13:05:35,864] /home/changhong/prj/finn/deps/oh-my-xilinx/vivadoprojgen.sh:30: no matches found: ../*.vhd
[2025-06-29 13:05:35,865] /home/changhong/prj/finn/deps/oh-my-xilinx/vivadoprojgen.sh:32: no matches found: ../*.h
[2025-06-29 13:05:35,865] /home/changhong/prj/finn/deps/oh-my-xilinx/vivadoprojgen.sh:33: no matches found: ../*.xdc
[2025-06-29 13:05:35,865] /home/changhong/prj/finn/deps/oh-my-xilinx/vivadoprojgen.sh:35: no matches found: ../*.sv
[2025-06-29 13:05:35,865] cat: finn_design_wrapper.xdc: input file is output file
[2025-06-29 13:05:35,869] ['LUT', '22226']
[2025-06-29 13:05:35,870] ['LUTRAM', '256']
[2025-06-29 13:05:35,870] ['FF', '8936']
[2025-06-29 13:05:35,870] ['DSP', '0']
[2025-06-29 13:05:35,870] ['BRAM', '0']
[2025-06-29 13:05:35,870] ['BRAM_18K', '0']
[2025-06-29 13:05:35,870] ['BRAM_36K', '0']
[2025-06-29 13:05:35,870] ['URAM', '0']
[2025-06-29 13:05:35,870] ['Carry', '1530']
[2025-06-29 13:05:35,870] ['WNS', '0.198']
[2025-06-29 13:05:35,870] ['Delay', '0.198']
[2025-06-29 13:05:35,870] ['vivado_version', '2022.2']
[2025-06-29 13:05:35,870] ['vivado_build_no', '3671981']
[2025-06-29 13:05:35,870] ['']
[2025-06-29 13:05:36,998] Running step: step_synthesize_bitfile [17/19]
[2025-06-29 13:05:36,999] Running step: step_make_pynq_driver [18/19]
[2025-06-29 13:05:37,000] Running step: step_deployment_package [19/19]
