[2025-09-17 22:58:10] START suite=cs trace=classification_phase1_core1
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase1_core1.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 4555206 heartbeat IPC: 2.195 cumulative IPC: 2.195 (Simulation time: 00 hr 00 min 46 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 6693391 heartbeat IPC: 4.677 cumulative IPC: 2.988 (Simulation time: 00 hr 01 min 11 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 6693391 cumulative IPC: 2.988 (Simulation time: 00 hr 01 min 11 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 6693391 cumulative IPC: 2.988 (Simulation time: 00 hr 01 min 11 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 18145318 heartbeat IPC: 0.8732 cumulative IPC: 0.8732 (Simulation time: 00 hr 02 min 21 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 30915036 heartbeat IPC: 0.7831 cumulative IPC: 0.8257 (Simulation time: 00 hr 03 min 35 sec)
Heartbeat CPU 0 instructions: 50000007 cycles: 44495258 heartbeat IPC: 0.7364 cumulative IPC: 0.7936 (Simulation time: 00 hr 04 min 50 sec)
Heartbeat CPU 0 instructions: 60000009 cycles: 59297281 heartbeat IPC: 0.6756 cumulative IPC: 0.7604 (Simulation time: 00 hr 06 min 09 sec)
Heartbeat CPU 0 instructions: 70000009 cycles: 74281683 heartbeat IPC: 0.6674 cumulative IPC: 0.7398 (Simulation time: 00 hr 07 min 27 sec)
Heartbeat CPU 0 instructions: 80000011 cycles: 89413480 heartbeat IPC: 0.6609 cumulative IPC: 0.7253 (Simulation time: 00 hr 08 min 45 sec)
Heartbeat CPU 0 instructions: 90000011 cycles: 105062456 heartbeat IPC: 0.639 cumulative IPC: 0.7116 (Simulation time: 00 hr 10 min 03 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase1_core1.trace.xz")
Heartbeat CPU 0 instructions: 100000012 cycles: 121546230 heartbeat IPC: 0.6067 cumulative IPC: 0.6965 (Simulation time: 00 hr 11 min 24 sec)
Heartbeat CPU 0 instructions: 110000015 cycles: 137837866 heartbeat IPC: 0.6138 cumulative IPC: 0.6863 (Simulation time: 00 hr 12 min 44 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 147584654 cumulative IPC: 0.6776 (Simulation time: 00 hr 14 min 05 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 147584654 cumulative IPC: 0.6776 (Simulation time: 00 hr 14 min 05 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase1_core1.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.6776 instructions: 100000002 cycles: 147584654
CPU 0 Branch Prediction Accuracy: 99.93% MPKI: 0.00192 Average ROB Occupancy at Mispredict: 1.311e+06
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0011
BRANCH_INDIRECT: 0.00076
BRANCH_CONDITIONAL: 6e-05
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 1747001
LQ_STALL: 0
SQ_STALL: 172257


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 101.14164
REPLAY_LOAD: 90.97401
NON_REPLAY_LOAD: 35.692917

== Total ==
ADDR_TRANS: 579845
REPLAY_LOAD: 829501
NON_REPLAY_LOAD: 337655

== Counts ==
ADDR_TRANS: 5733
REPLAY_LOAD: 9118
NON_REPLAY_LOAD: 9460

cpu0->cpu0_STLB TOTAL        ACCESS:     738300 HIT:     545633 MISS:     192667 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     738300 HIT:     545633 MISS:     192667 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 215.6 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1614889 HIT:     583828 MISS:    1031061 MSHR_MERGE:      30926
cpu0->cpu0_L2C LOAD         ACCESS:     759629 HIT:     228274 MISS:     531355 MSHR_MERGE:          1
cpu0->cpu0_L2C RFO          ACCESS:      80980 HIT:      64771 MISS:      16209 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     241309 HIT:      91910 MISS:     149399 MSHR_MERGE:      30925
cpu0->cpu0_L2C WRITE        ACCESS:     108552 HIT:     108106 MISS:        446 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     424419 HIT:      90767 MISS:     333652 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     176094 ISSUED:     176094 USEFUL:      51589 USELESS:      27132
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 97.19 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    5988275 HIT:    5984054 MISS:       4221 MSHR_MERGE:       1573
cpu0->cpu0_L1I LOAD         ACCESS:    5988275 HIT:    5984054 MISS:       4221 MSHR_MERGE:       1573
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 150.8 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   11213765 HIT:    9537989 MISS:    1675776 MSHR_MERGE:     348180
cpu0->cpu0_L1D LOAD         ACCESS:    9146752 HIT:    8171560 MISS:     975192 MSHR_MERGE:     218211
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     212894 HIT:     129794 MISS:      83100 MSHR_MERGE:      17885
cpu0->cpu0_L1D WRITE        ACCESS:    1403999 HIT:    1211331 MISS:     192668 MSHR_MERGE:     111687
cpu0->cpu0_L1D TRANSLATION  ACCESS:     450120 HIT:      25304 MISS:     424816 MSHR_MERGE:        397
cpu0->cpu0_L1D PREFETCH REQUESTED:     212894 ISSUED:     212894 USEFUL:      35466 USELESS:      29570
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 78.13 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    4897302 HIT:    4896613 MISS:        689 MSHR_MERGE:        430
cpu0->cpu0_ITLB LOAD         ACCESS:    4897302 HIT:    4896613 MISS:        689 MSHR_MERGE:        430
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 392.7 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   10519615 HIT:    9609134 MISS:     910481 MSHR_MERGE:     172440
cpu0->cpu0_DTLB LOAD         ACCESS:   10519615 HIT:    9609134 MISS:     910481 MSHR_MERGE:     172440
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 60.39 cycles
cpu0->LLC TOTAL        ACCESS:    1017162 HIT:     202287 MISS:     814875 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     531354 HIT:      84690 MISS:     446664 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      16209 HIT:        657 MISS:      15552 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:     118474 HIT:      14257 MISS:     104217 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      17473 HIT:      17327 MISS:        146 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     333652 HIT:      85356 MISS:     248296 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 92.42 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      37131
  ROW_BUFFER_MISS:     777598
  AVG DBUS CONGESTED CYCLE: 5.482
Channel 0 WQ ROW_BUFFER_HIT:       4659
  ROW_BUFFER_MISS:      11812
  FULL:          0
Channel 0 REFRESHES ISSUED:      12299

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       456830        69139        35724        80617
---------------------------------------------------------------
  STLB miss resolved @ L1D                0         1143         7174         6782        40737
  STLB miss resolved @ L2C                0         3686        24841        12534       109400
  STLB miss resolved @ LLC                0         2629        16842        12882        89718
  STLB miss resolved @ MEM                0         1330        16401        55559       239004

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                 67            3            2            1          173
---------------------------------------------------------------
  STLB miss resolved @ L1D                1            2            0            0           80
  STLB miss resolved @ L2C                0            0            0            0            4
  STLB miss resolved @ LLC                2            1            1            2           14
  STLB miss resolved @ MEM               26            2            3            6          482
[2025-09-17 23:12:16] END   suite=cs trace=classification_phase1_core1 (rc=0)
