#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Aug 20 17:09:59 2025
# Process ID: 16868
# Current directory: /home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig
# Command line: vivado -nojournal -mode batch -source /home/u20/chipyard/fpga/fpga-shells/xilinx/common/tcl/vivado.tcl -tclargs -top-module Arty35THarness -F /home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/chipyard.fpga.arty.Arty35THarness.ServArtyConfig.vsrcs.f -board arty -ip-vivado-tcls 
# Log file: /home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/vivado.log
# Journal file: 
#-----------------------------------------------------------
source /home/u20/chipyard/fpga/fpga-shells/xilinx/common/tcl/vivado.tcl
# set scriptdir [file dirname [info script]]
# source [file join $scriptdir "prologue.tcl"]
## set ip_vivado_tcls {}
## while {[llength $argv]} {
##   set argv [lassign $argv[set argv {}] flag]
##   switch -glob $flag {
##     -top-module {
##       set argv [lassign $argv[set argv {}] top]
##     }
##     -F {
##       # This should be a simple file format with one filepath per line
##       set argv [lassign $argv[set argv {}] vsrc_manifest]
##     }
##     -board {
##       set argv [lassign $argv[set argv {}] board]
##     }
##     -ip-vivado-tcls {
##       set argv [lassign $argv[set argv {}] ip_vivado_tcls]
##     }
##     -pre-impl-debug-tcl {
##       set argv [lassign $argv[set argv {}] pre_impl_debug_tcl]
##     }
##     -post-impl-debug-tcl {
##       set argv [lassign $argv[set argv {}] post_impl_debug_tcl]
##     }
##     -env-var-srcs {
##       set argv [lassign $argv[set argv {}] env_var_srcs]
##     }
##     default {
##       return -code error [list {unknown option} $flag]
##     }
##   }
## }
## if {![info exists top]} {
##   return -code error [list {--top-module option is required}]
## }
## if {![info exists vsrc_manifest]} {
##   return -code error [list {-F option is required}]
## }
## if {![info exists board]} {
##   return -code error [list {--board option is required}]
## }
## set commondir [file dirname $scriptdir]
## set boarddir [file join [file dirname $commondir] $board]
## source [file join $boarddir tcl board.tcl]
### set name {arty}
### set part_fpga {xc7a35ticsg324-1L}
### set part_board {digilentinc.com:arty:part0:1.1}
### set bootrom_inst {rom}
## set constraintsdir [file join $boarddir constraints]
## set srcdir [file join $commondir vsrc]
## set wrkdir [file join [pwd] obj]
## set ipdir [file join $wrkdir ip]
## create_project -part $part_fpga -force $top
create_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2348.309 ; gain = 0.023 ; free physical = 17076 ; free virtual = 23871
## set_param messaging.defaultLimit 1000000
## set_property -dict [list \
## 	BOARD_PART $part_board \
## 	TARGET_LANGUAGE {Verilog} \
## 	DEFAULT_LIB {xil_defaultlib} \
## 	IP_REPO_PATHS $ipdir \
## 	] [current_project]
## if {[get_filesets -quiet sources_1] eq ""} {
## 	create_fileset -srcset sources_1
## }
## set obj [current_fileset]
## proc load_vsrc_manifest {obj vsrc_manifest} {
##   set fp [open $vsrc_manifest r]
##   set files [lsearch -not -exact -all -inline [split [read $fp] "\n"] {}]
##   set relative_files {}
##   foreach path $files {
##     if {[string match {/*} $path]} {
##       lappend relative_files $path
##     } elseif {![string match {#*} $path]} {
##       lappend relative_files [file join [file dirname $vsrc_manifest] $path]
##     }
##   }
##   # Read environment variable vsrcs and append to relative_files
##   upvar #0 env_var_srcs env_var_srcs
##   set additions [info exists env_var_srcs]
##   if {$additions} {
##     if {[info exists ::env($env_var_srcs)]} {
##       set resources [split $::env($env_var_srcs) :]
##       set relative_files [list {*}$relative_files {*}$resources]
##     }
##   }
##   add_files -norecurse -fileset $obj {*}$relative_files
##   close $fp
## }
## load_vsrc_manifest $obj $vsrc_manifest
## if {$ip_vivado_tcls ne {}} {
##   # Split string into words even with multiple consecutive spaces
##   # http://wiki.tcl.tk/989
##   set ip_vivado_tcls [regexp -inline -all -- {\S+} $ip_vivado_tcls]
## }
## if {[get_filesets -quiet sim_1] eq ""} {
## 	create_fileset -simset sim_1
## }
## set obj [current_fileset -simset]
## if {[get_filesets -quiet constrs_1] eq ""} {
## 	create_fileset -constrset constrs_1
## }
## set obj [current_fileset -constrset]
## add_files -quiet -norecurse -fileset $obj [lsort [glob -directory $constraintsdir -nocomplain {*.tcl}]]
## add_files -quiet -norecurse -fileset $obj [lsort [glob -directory $constraintsdir -nocomplain {*.xdc}]]
# source [file join $scriptdir "init.tcl"]
## source [file join $scriptdir "util.tcl"]
### proc recglob { basedir pattern } {
###   set dirlist [glob -nocomplain -directory $basedir -type d *]
###   set findlist [glob -nocomplain -directory $basedir $pattern]
###   foreach dir $dirlist {
###     set reclist [recglob $dir $pattern]
###     set findlist [concat $findlist $reclist]
###   }
###   return $findlist
### }
### proc findincludedir { basedir pattern } {
###   set vhfiles [recglob $basedir $pattern]
###   set vhdirs {}
###   foreach match $vhfiles {
###     lappend vhdirs [file dir $match]
###   }
###   set uniquevhdirs [lsort -unique $vhdirs]
###   return $uniquevhdirs
### }
## file mkdir $ipdir
## update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/obj/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
## foreach ip_vivado_tcl $ip_vivado_tcls {
##   source $ip_vivado_tcl
## }
## set boardiptcl [file join $boarddir tcl ip.tcl]
## if {[file exists $boardiptcl]} {
##   source $boardiptcl
## }
### create_ip -vendor xilinx.com -library ip -name clk_wiz -module_name mmcm -dir $ipdir -force
create_ip: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2412.469 ; gain = 64.160 ; free physical = 16933 ; free virtual = 23727
### set_property -dict [list \
### 	CONFIG.PRIMITIVE {MMCM} \
### 	CONFIG.RESET_TYPE {ACTIVE_LOW} \
### 	CONFIG.CLKOUT1_USED {true} \
###         CONFIG.CLKOUT2_USED {true} \
###         CONFIG.CLKOUT3_USED {true} \
### 	CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {8.388} \
###         CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {65.000} \
###         CONFIG.CLKOUT3_REQUESTED_OUT_FREQ {32.500} \
### 	] [get_ips mmcm]
### create_ip -vendor xilinx.com -library ip -name proc_sys_reset -module_name reset_sys -dir $ipdir -force
### set_property -dict [list \
### 	CONFIG.C_EXT_RESET_HIGH {false} \
### 	CONFIG.C_AUX_RESET_HIGH {false} \
### 	CONFIG.C_NUM_BUS_RST {1} \
### 	CONFIG.C_NUM_PERP_RST {1} \
### 	CONFIG.C_NUM_INTERCONNECT_ARESETN {1} \
### 	CONFIG.C_NUM_PERP_ARESETN {1} \
### 	] [get_ips reset_sys]
### create_ip -vendor xilinx.com -library ip -name ila -module_name ila -dir $ipdir -force
create_ip: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2412.469 ; gain = 0.000 ; free physical = 16859 ; free virtual = 23654
### set_property -dict [list \
### 	CONFIG.C_NUM_OF_PROBES {1} \
### 	CONFIG.C_TRIGOUT_EN {false} \
### 	CONFIG.C_TRIGIN_EN {false} \
### 	CONFIG.C_MONITOR_TYPE {Native} \
### 	CONFIG.C_ENABLE_ILA_AXI_MON {false} \
### 	CONFIG.C_PROBE0_WIDTH {4} \
### 	CONFIG.C_PROBE10_TYPE {1} \
### 	CONFIG.C_PROBE10_WIDTH {32} \
### 	CONFIG.C_PROBE11_TYPE {1} \
### 	CONFIG.C_PROBE11_WIDTH {32} \
### 	CONFIG.C_PROBE12_TYPE {1} \
### 	CONFIG.C_PROBE12_WIDTH {64} \
### 	CONFIG.C_PROBE13_TYPE {1} \
### 	CONFIG.C_PROBE13_WIDTH {64} \
### 	CONFIG.C_PROBE14_TYPE {1} \
### 	CONFIG.C_PROBE14_WIDTH {97} \
### 	] [get_ips ila]
## set xci_files [get_files -all {*.xci}]
## foreach xci_file $xci_files {
##   set_property GENERATE_SYNTH_CHECKPOINT {false} -quiet $xci_file
## }
## set obj [get_ips]
## generate_target all $obj
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ila'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ila'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ila'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'ila'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ila'...
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'mmcm'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mmcm'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mmcm'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'mmcm'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'mmcm'...
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'reset_sys'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'reset_sys'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'reset_sys'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'reset_sys'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'reset_sys'...
generate_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2412.469 ; gain = 0.000 ; free physical = 16851 ; free virtual = 23646
## export_ip_user_files -of_objects $obj -no_script -force
## set obj [current_fileset]
## set property_include_dirs [get_property include_dirs $obj]
## set ip_include_dirs [concat $property_include_dirs [findincludedir $ipdir "*.vh"]]
## set ip_include_dirs [concat $ip_include_dirs [findincludedir $srcdir "*.h"]]
## set ip_include_dirs [concat $ip_include_dirs [findincludedir $srcdir "*.vh"]]
# source [file join $scriptdir "synth.tcl"]
## read_ip [glob -directory $ipdir [file join * {*.xci}]]
CRITICAL WARNING: [Vivado 12-1504] The IP is already part of the fileset 'sources_1'. Requested source '/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/obj/ip/reset_sys/reset_sys.xci' will not be added.
CRITICAL WARNING: [Vivado 12-1504] The IP is already part of the fileset 'sources_1'. Requested source '/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/obj/ip/ila/ila.xci' will not be added.
CRITICAL WARNING: [Vivado 12-1504] The IP is already part of the fileset 'sources_1'. Requested source '/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/obj/ip/mmcm/mmcm.xci' will not be added.
## synth_design -top $top -flatten_hierarchy rebuilt
Command: synth_design -top Arty35THarness -flatten_hierarchy rebuilt
Starting synth_design
Using part: xc7a35ticsg324-1L
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16878
WARNING: [Synth 8-6901] identifier 'trap_pending' is used before its declaration [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ServCoreBlackbox.preprocessed.v:1979]
WARNING: [Synth 8-6901] identifier 'trap_pending' is used before its declaration [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ServCoreBlackbox.preprocessed.v:1986]
ERROR: [Synth 8-6735] net type must be explicitly specified for 'clk' when default_nettype is none [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ServCoreBlackbox.preprocessed.v:4643]
ERROR: [Synth 8-2442] non-net port clk cannot be of mode input [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ServCoreBlackbox.preprocessed.v:4643]
ERROR: [Synth 8-6735] net type must be explicitly specified for 'rst' when default_nettype is none [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ServCoreBlackbox.preprocessed.v:4644]
ERROR: [Synth 8-2442] non-net port rst cannot be of mode input [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ServCoreBlackbox.preprocessed.v:4644]
ERROR: [Synth 8-6735] net type must be explicitly specified for 'i_timer_irq' when default_nettype is none [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ServCoreBlackbox.preprocessed.v:4645]
ERROR: [Synth 8-2442] non-net port i_timer_irq cannot be of mode input [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ServCoreBlackbox.preprocessed.v:4645]
ERROR: [Synth 8-6735] net type must be explicitly specified for 'i_awaddr' when default_nettype is none [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ServCoreBlackbox.preprocessed.v:4650]
ERROR: [Synth 8-2442] non-net port i_awaddr cannot be of mode input [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ServCoreBlackbox.preprocessed.v:4650]
ERROR: [Synth 8-6735] net type must be explicitly specified for 'i_awvalid' when default_nettype is none [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ServCoreBlackbox.preprocessed.v:4651]
ERROR: [Synth 8-2442] non-net port i_awvalid cannot be of mode input [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ServCoreBlackbox.preprocessed.v:4651]
ERROR: [Synth 8-6735] net type must be explicitly specified for 'o_awready' when default_nettype is none [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ServCoreBlackbox.preprocessed.v:4652]
ERROR: [Synth 8-6735] net type must be explicitly specified for 'i_aw_id' when default_nettype is none [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ServCoreBlackbox.preprocessed.v:4654]
ERROR: [Synth 8-2442] non-net port i_aw_id cannot be of mode input [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ServCoreBlackbox.preprocessed.v:4654]
ERROR: [Synth 8-6735] net type must be explicitly specified for 'i_aw_len' when default_nettype is none [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ServCoreBlackbox.preprocessed.v:4655]
ERROR: [Synth 8-2442] non-net port i_aw_len cannot be of mode input [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ServCoreBlackbox.preprocessed.v:4655]
ERROR: [Synth 8-6735] net type must be explicitly specified for 'i_aw_size' when default_nettype is none [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ServCoreBlackbox.preprocessed.v:4656]
ERROR: [Synth 8-2442] non-net port i_aw_size cannot be of mode input [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ServCoreBlackbox.preprocessed.v:4656]
ERROR: [Synth 8-6735] net type must be explicitly specified for 'i_aw_burst' when default_nettype is none [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ServCoreBlackbox.preprocessed.v:4657]
ERROR: [Synth 8-2442] non-net port i_aw_burst cannot be of mode input [/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ServCoreBlackbox.preprocessed.v:4657]
Failed to read verilog '/home/u20/chipyard/fpga/generated-src/chipyard.fpga.arty.Arty35THarness.ServArtyConfig/gen-collateral/ServCoreBlackbox.preprocessed.v'
INFO: [Common 17-83] Releasing license: Synthesis
6 Infos, 2 Warnings, 0 Critical Warnings and 20 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details

    while executing
"source [file join $scriptdir "synth.tcl"]"
    (file "/home/u20/chipyard/fpga/fpga-shells/xilinx/common/tcl/vivado.tcl" line 13)
INFO: [Common 17-206] Exiting Vivado at Wed Aug 20 17:12:08 2025...
