Analysis & Synthesis Status : Successful - Sun Jul 19 13:06:22 2020
Quartus II Version : 9.0 Build 132 02/25/2009 SJ Web Edition
Revision Name : CPU
Top-level Entity Name : CU_mp_pipline
Family : Stratix II
Logic utilization : N/A
    Combinational ALUTs : 12
    Dedicated logic registers : 1
Total registers : 1
Total pins : 23
Total virtual pins : 0
Total block memory bits : 0
DSP block 9-bit elements : 0
Total PLLs : 0
Total DLLs : 0
