{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1734581504038 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734581504039 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 18 23:11:43 2024 " "Processing started: Wed Dec 18 23:11:43 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1734581504039 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734581504039 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734581504039 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1734581504182 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1734581504182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador.v 2 2 " "Found 2 design units, including 2 entities, in source file sumador.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "sumador.v" "" { Text "/home/jbernalsa/Desktop/DIgital/digital-1-lab/lab2/sumador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734581510220 ""} { "Info" "ISGN_ENTITY_NAME" "2 adder4b " "Found entity 2: adder4b" {  } { { "sumador.v" "" { Text "/home/jbernalsa/Desktop/DIgital/digital-1-lab/lab2/sumador.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734581510220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734581510220 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "restador.v(6) " "Verilog HDL Module Instantiation warning at restador.v(6): ignored dangling comma in List of Port Connections" {  } { { "restador.v" "" { Text "/home/jbernalsa/Desktop/DIgital/digital-1-lab/lab2/restador.v" 6 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1734581510221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "restador.v 1 1 " "Found 1 design units, including 1 entities, in source file restador.v" { { "Info" "ISGN_ENTITY_NAME" "1 restador " "Found entity 1: restador" {  } { { "restador.v" "" { Text "/home/jbernalsa/Desktop/DIgital/digital-1-lab/lab2/restador.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734581510221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734581510221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nivelcarga.v 1 1 " "Found 1 design units, including 1 entities, in source file nivelcarga.v" { { "Info" "ISGN_ENTITY_NAME" "1 nivelcarga " "Found entity 1: nivelcarga" {  } { { "nivelcarga.v" "" { Text "/home/jbernalsa/Desktop/DIgital/digital-1-lab/lab2/nivelcarga.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734581510221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734581510221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "descarga.v 2 2 " "Found 2 design units, including 2 entities, in source file descarga.v" { { "Info" "ISGN_ENTITY_NAME" "1 bateria " "Found entity 1: bateria" {  } { { "descarga.v" "" { Text "/home/jbernalsa/Desktop/DIgital/digital-1-lab/lab2/descarga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734581510222 ""} { "Info" "ISGN_ENTITY_NAME" "2 bateria2 " "Found entity 2: bateria2" {  } { { "descarga.v" "" { Text "/home/jbernalsa/Desktop/DIgital/digital-1-lab/lab2/descarga.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734581510222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734581510222 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "nivelcarga " "Elaborating entity \"nivelcarga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1734581510260 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in nivelcarga.v(10) " "Verilog HDL or VHDL warning at nivelcarga.v(10): object \"in\" assigned a value but never read" {  } { { "nivelcarga.v" "" { Text "/home/jbernalsa/Desktop/DIgital/digital-1-lab/lab2/nivelcarga.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1734581510261 "|nivelcarga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder4b adder4b:sumaAB " "Elaborating entity \"adder4b\" for hierarchy \"adder4b:sumaAB\"" {  } { { "nivelcarga.v" "sumaAB" { Text "/home/jbernalsa/Desktop/DIgital/digital-1-lab/lab2/nivelcarga.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734581510262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder4b:sumaAB\|adder:bit1 " "Elaborating entity \"adder\" for hierarchy \"adder4b:sumaAB\|adder:bit1\"" {  } { { "sumador.v" "bit1" { Text "/home/jbernalsa/Desktop/DIgital/digital-1-lab/lab2/sumador.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734581510262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "restador restador:resta " "Elaborating entity \"restador\" for hierarchy \"restador:resta\"" {  } { { "nivelcarga.v" "resta" { Text "/home/jbernalsa/Desktop/DIgital/digital-1-lab/lab2/nivelcarga.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734581510264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bateria2 bateria2:alertas " "Elaborating entity \"bateria2\" for hierarchy \"bateria2:alertas\"" {  } { { "nivelcarga.v" "alertas" { Text "/home/jbernalsa/Desktop/DIgital/digital-1-lab/lab2/nivelcarga.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734581510266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bateria bateria2:alertas\|bateria:bateria1 " "Elaborating entity \"bateria\" for hierarchy \"bateria2:alertas\|bateria:bateria1\"" {  } { { "descarga.v" "bateria1" { Text "/home/jbernalsa/Desktop/DIgital/digital-1-lab/lab2/descarga.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734581510266 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1734581510720 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1734581510829 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1734581511286 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734581511286 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "22 " "Implemented 22 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1734581511321 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1734581511321 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9 " "Implemented 9 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1734581511321 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1734581511321 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "409 " "Peak virtual memory: 409 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1734581511330 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 18 23:11:51 2024 " "Processing ended: Wed Dec 18 23:11:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1734581511330 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1734581511330 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1734581511330 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1734581511330 ""}
