

================================================================
== Vitis HLS Report for 'decode_decision_Pipeline_VITIS_LOOP_53_1'
================================================================
* Date:           Thu Mar 30 10:45:18 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        cabac_top
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.757 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_53_1  |        ?|        ?|         1|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%state_ivlCurrRange_1_i = alloca i32 1"   --->   Operation 4 'alloca' 'state_ivlCurrRange_1_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%phi_ln59 = alloca i32 1"   --->   Operation 5 'alloca' 'phi_ln59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%state_bstate_currIdx_0_i = alloca i32 1"   --->   Operation 6 'alloca' 'state_bstate_currIdx_0_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%state_bstate_held_aligned_word_0_i = alloca i32 1"   --->   Operation 7 'alloca' 'state_bstate_held_aligned_word_0_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%state_bstate_n_bits_held_0_i = alloca i32 1"   --->   Operation 8 'alloca' 'state_bstate_n_bits_held_0_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read1"   --->   Operation 9 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read_2 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read"   --->   Operation 10 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%bStream1_load_2_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %bStream1_load_2"   --->   Operation 11 'read' 'bStream1_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%bStream_load_2_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %bStream_load_2"   --->   Operation 12 'read' 'bStream_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%select_ln1076_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %select_ln1076"   --->   Operation 13 'read' 'select_ln1076_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%select_ln1076_2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %select_ln1076_2"   --->   Operation 14 'read' 'select_ln1076_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%state_bstate_currIdx_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %state_bstate_currIdx_read_assign"   --->   Operation 15 'read' 'state_bstate_currIdx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%state_bstate_held_aligned_word_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %state_bstate_held_aligned_word_read_assign"   --->   Operation 16 'read' 'state_bstate_held_aligned_word_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%state_bstate_n_bits_held_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %state_bstate_n_bits_held_read_assign"   --->   Operation 17 'read' 'state_bstate_n_bits_held_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %state_bstate_n_bits_held_read, i8 %state_bstate_n_bits_held_0_i"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %state_bstate_held_aligned_word_read, i8 %state_bstate_held_aligned_word_0_i"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %state_bstate_currIdx_read, i32 %state_bstate_currIdx_0_i"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %select_ln1076_2_read, i32 %phi_ln59"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %select_ln1076_read, i32 %state_ivlCurrRange_1_i"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 23 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.75>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%state_ivlCurrRange_1_i_load = load i32 %state_ivlCurrRange_1_i"   --->   Operation 24 'load' 'state_ivlCurrRange_1_i_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 25 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %state_ivlCurrRange_1_i_load, i32 8, i32 31"   --->   Operation 26 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (2.45ns)   --->   "%icmp_ln1072 = icmp_eq  i24 %tmp, i24 0"   --->   Operation 27 'icmp' 'icmp_ln1072' <Predicate = true> <Delay = 2.45> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %icmp_ln1072, void %._crit_edge1.loopexit.exitStub, void %_ZlSILi32ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit_ifconv.i" [src/arith_dec.cpp:53->src/arith_dec.cpp:89]   --->   Operation 28 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%phi_ln59_load = load i32 %phi_ln59"   --->   Operation 29 'load' 'phi_ln59_load' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%state_bstate_currIdx_0_i_load = load i32 %state_bstate_currIdx_0_i" [src/utils.cpp:5]   --->   Operation 30 'load' 'state_bstate_currIdx_0_i_load' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%state_bstate_held_aligned_word_0_i_load = load i8 %state_bstate_held_aligned_word_0_i" [src/utils.cpp:24]   --->   Operation 31 'load' 'state_bstate_held_aligned_word_0_i_load' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%state_bstate_n_bits_held_0_i_load = load i8 %state_bstate_n_bits_held_0_i" [src/utils.cpp:16]   --->   Operation 32 'load' 'state_bstate_n_bits_held_0_i_load' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln1015 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1"   --->   Operation 33 'specloopname' 'specloopname_ln1015' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%shl_ln1026 = shl i32 %state_ivlCurrRange_1_i_load, i32 1"   --->   Operation 34 'shl' 'shl_ln1026' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node or_ln1543)   --->   "%zext_ln13 = zext i8 %state_bstate_n_bits_held_0_i_load" [src/utils.cpp:13]   --->   Operation 35 'zext' 'zext_ln13' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln13_1 = zext i8 %state_bstate_n_bits_held_0_i_load" [src/utils.cpp:13]   --->   Operation 36 'zext' 'zext_ln13_1' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.55ns)   --->   "%icmp_ln13 = icmp_eq  i8 %state_bstate_n_bits_held_0_i_load, i8 0" [src/utils.cpp:13]   --->   Operation 37 'icmp' 'icmp_ln13' <Predicate = (icmp_ln1072)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node or_ln1543)   --->   "%zext_ln23 = zext i8 %state_bstate_held_aligned_word_0_i_load" [src/utils.cpp:23]   --->   Operation 38 'zext' 'zext_ln23' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node or_ln1543)   --->   "%shl_ln23 = shl i32 255, i32 %zext_ln13" [src/utils.cpp:23]   --->   Operation 39 'shl' 'shl_ln23' <Predicate = (icmp_ln1072)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.25> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node or_ln1543)   --->   "%trunc_ln23 = trunc i32 %shl_ln23" [src/utils.cpp:23]   --->   Operation 40 'trunc' 'trunc_ln23' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node or_ln1543)   --->   "%xor_ln23 = xor i8 %trunc_ln23, i8 255" [src/utils.cpp:23]   --->   Operation 41 'xor' 'xor_ln23' <Predicate = (icmp_ln1072)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node or_ln1543)   --->   "%and_ln24 = and i8 %state_bstate_held_aligned_word_0_i_load, i8 %xor_ln23" [src/utils.cpp:24]   --->   Operation 42 'and' 'and_ln24' <Predicate = (icmp_ln1072)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln5 = trunc i32 %state_bstate_currIdx_0_i_load" [src/utils.cpp:5]   --->   Operation 43 'trunc' 'trunc_ln5' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.82ns)   --->   "%retVal_5 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %bStream_load_2_read, i8 %bStream1_load_2_read, i8 %p_read_2, i8 %p_read_1, i2 %trunc_ln5" [src/utils.cpp:5]   --->   Operation 44 'mux' 'retVal_5' <Predicate = (icmp_ln1072)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (2.55ns)   --->   "%add_ln6 = add i32 %state_bstate_currIdx_0_i_load, i32 1" [src/utils.cpp:6]   --->   Operation 45 'add' 'add_ln6' <Predicate = (icmp_ln1072)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node or_ln1543)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %retVal_5, i32 7" [src/utils.cpp:42]   --->   Operation 46 'bitselect' 'tmp_1' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node or_ln1543)   --->   "%retVal = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %and_ln24, i1 %tmp_1" [src/utils.cpp:42]   --->   Operation 47 'bitconcatenate' 'retVal' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (1.91ns)   --->   "%add_ln14 = add i9 %zext_ln13_1, i9 511" [src/utils.cpp:14]   --->   Operation 48 'add' 'add_ln14' <Predicate = (icmp_ln1072)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node or_ln1543)   --->   "%sext_ln14 = sext i9 %add_ln14" [src/utils.cpp:14]   --->   Operation 49 'sext' 'sext_ln14' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node or_ln1543)   --->   "%retVal_1 = lshr i32 %zext_ln23, i32 %sext_ln14" [src/utils.cpp:14]   --->   Operation 50 'lshr' 'retVal_1' <Predicate = (icmp_ln1072)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.25> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node or_ln1543)   --->   "%retVal_2 = trunc i32 %retVal_1" [src/utils.cpp:11]   --->   Operation 51 'trunc' 'retVal_2' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node or_ln1543)   --->   "%zext_ln11 = zext i1 %retVal_2" [src/utils.cpp:11]   --->   Operation 52 'zext' 'zext_ln11' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.91ns)   --->   "%add_ln16 = add i8 %state_bstate_n_bits_held_0_i_load, i8 255" [src/utils.cpp:16]   --->   Operation 53 'add' 'add_ln16' <Predicate = (icmp_ln1072)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (1.24ns)   --->   "%select_ln13 = select i1 %icmp_ln13, i8 7, i8 %add_ln16" [src/utils.cpp:13]   --->   Operation 54 'select' 'select_ln13' <Predicate = (icmp_ln1072)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (1.24ns)   --->   "%retVal_3 = select i1 %icmp_ln13, i8 %retVal_5, i8 %state_bstate_held_aligned_word_0_i_load" [src/utils.cpp:13]   --->   Operation 55 'select' 'retVal_3' <Predicate = (icmp_ln1072)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.69ns)   --->   "%select_ln13_2 = select i1 %icmp_ln13, i32 %add_ln6, i32 %state_bstate_currIdx_0_i_load" [src/utils.cpp:13]   --->   Operation 56 'select' 'select_ln13_2' <Predicate = (icmp_ln1072)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node or_ln1543)   --->   "%retVal_6 = select i1 %icmp_ln13, i9 %retVal, i9 %zext_ln11" [src/utils.cpp:13]   --->   Operation 57 'select' 'retVal_6' <Predicate = (icmp_ln1072)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node or_ln1543)   --->   "%trunc_ln1543 = trunc i32 %phi_ln59_load"   --->   Operation 58 'trunc' 'trunc_ln1543' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node or_ln1543)   --->   "%shl_ln1543_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln1543, i1 0"   --->   Operation 59 'bitconcatenate' 'shl_ln1543_1' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (3.25ns) (out node of the LUT)   --->   "%or_ln1543 = or i9 %shl_ln1543_1, i9 %retVal_6"   --->   Operation 60 'or' 'or_ln1543' <Predicate = (icmp_ln1072)> <Delay = 3.25> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i23 @_ssdm_op_PartSelect.i23.i32.i32.i32, i32 %phi_ln59_load, i32 8, i32 30"   --->   Operation 61 'partselect' 'tmp_4' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%ret = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i23.i9, i23 %tmp_4, i9 %or_ln1543"   --->   Operation 62 'bitconcatenate' 'ret' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (1.58ns)   --->   "%store_ln53 = store i8 %select_ln13, i8 %state_bstate_n_bits_held_0_i" [src/arith_dec.cpp:53->src/arith_dec.cpp:89]   --->   Operation 63 'store' 'store_ln53' <Predicate = (icmp_ln1072)> <Delay = 1.58>
ST_2 : Operation 64 [1/1] (1.58ns)   --->   "%store_ln53 = store i8 %retVal_3, i8 %state_bstate_held_aligned_word_0_i" [src/arith_dec.cpp:53->src/arith_dec.cpp:89]   --->   Operation 64 'store' 'store_ln53' <Predicate = (icmp_ln1072)> <Delay = 1.58>
ST_2 : Operation 65 [1/1] (1.58ns)   --->   "%store_ln53 = store i32 %select_ln13_2, i32 %state_bstate_currIdx_0_i" [src/arith_dec.cpp:53->src/arith_dec.cpp:89]   --->   Operation 65 'store' 'store_ln53' <Predicate = (icmp_ln1072)> <Delay = 1.58>
ST_2 : Operation 66 [1/1] (1.58ns)   --->   "%store_ln53 = store i32 %ret, i32 %phi_ln59" [src/arith_dec.cpp:53->src/arith_dec.cpp:89]   --->   Operation 66 'store' 'store_ln53' <Predicate = (icmp_ln1072)> <Delay = 1.58>
ST_2 : Operation 67 [1/1] (1.58ns)   --->   "%store_ln53 = store i32 %shl_ln1026, i32 %state_ivlCurrRange_1_i" [src/arith_dec.cpp:53->src/arith_dec.cpp:89]   --->   Operation 67 'store' 'store_ln53' <Predicate = (icmp_ln1072)> <Delay = 1.58>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln53 = br void" [src/arith_dec.cpp:53->src/arith_dec.cpp:89]   --->   Operation 68 'br' 'br_ln53' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%phi_ln59_load_1 = load i32 %phi_ln59"   --->   Operation 69 'load' 'phi_ln59_load_1' <Predicate = (!icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%state_bstate_currIdx_0_i_load_1 = load i32 %state_bstate_currIdx_0_i"   --->   Operation 70 'load' 'state_bstate_currIdx_0_i_load_1' <Predicate = (!icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%state_bstate_held_aligned_word_0_i_load_1 = load i8 %state_bstate_held_aligned_word_0_i"   --->   Operation 71 'load' 'state_bstate_held_aligned_word_0_i_load_1' <Predicate = (!icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%state_bstate_n_bits_held_0_i_load_1 = load i8 %state_bstate_n_bits_held_0_i"   --->   Operation 72 'load' 'state_bstate_n_bits_held_0_i_load_1' <Predicate = (!icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %state_bstate_n_bits_held_0_i_out, i8 %state_bstate_n_bits_held_0_i_load_1"   --->   Operation 73 'write' 'write_ln0' <Predicate = (!icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %state_bstate_held_aligned_word_0_i_out, i8 %state_bstate_held_aligned_word_0_i_load_1"   --->   Operation 74 'write' 'write_ln0' <Predicate = (!icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %state_bstate_currIdx_0_i_out, i32 %state_bstate_currIdx_0_i_load_1"   --->   Operation 75 'write' 'write_ln0' <Predicate = (!icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %phi_ln59_out, i32 %phi_ln59_load_1"   --->   Operation 76 'write' 'write_ln0' <Predicate = (!icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%write_ln1026 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %state_ivlCurrRange_1_i_out, i32 %state_ivlCurrRange_1_i_load"   --->   Operation 77 'write' 'write_ln1026' <Predicate = (!icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 78 'ret' 'ret_ln0' <Predicate = (!icmp_ln1072)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ state_bstate_n_bits_held_read_assign]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ state_bstate_held_aligned_word_read_assign]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ state_bstate_currIdx_read_assign]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ select_ln1076_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ select_ln1076]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bStream_load_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bStream1_load_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ state_bstate_n_bits_held_0_i_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ state_bstate_held_aligned_word_0_i_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ state_bstate_currIdx_0_i_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ phi_ln59_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ state_ivlCurrRange_1_i_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
state_ivlCurrRange_1_i                    (alloca        ) [ 011]
phi_ln59                                  (alloca        ) [ 011]
state_bstate_currIdx_0_i                  (alloca        ) [ 011]
state_bstate_held_aligned_word_0_i        (alloca        ) [ 011]
state_bstate_n_bits_held_0_i              (alloca        ) [ 011]
p_read_1                                  (read          ) [ 011]
p_read_2                                  (read          ) [ 011]
bStream1_load_2_read                      (read          ) [ 011]
bStream_load_2_read                       (read          ) [ 011]
select_ln1076_read                        (read          ) [ 000]
select_ln1076_2_read                      (read          ) [ 000]
state_bstate_currIdx_read                 (read          ) [ 000]
state_bstate_held_aligned_word_read       (read          ) [ 000]
state_bstate_n_bits_held_read             (read          ) [ 000]
store_ln0                                 (store         ) [ 000]
store_ln0                                 (store         ) [ 000]
store_ln0                                 (store         ) [ 000]
store_ln0                                 (store         ) [ 000]
store_ln0                                 (store         ) [ 000]
br_ln0                                    (br            ) [ 000]
state_ivlCurrRange_1_i_load               (load          ) [ 000]
specpipeline_ln0                          (specpipeline  ) [ 000]
tmp                                       (partselect    ) [ 000]
icmp_ln1072                               (icmp          ) [ 011]
br_ln53                                   (br            ) [ 000]
phi_ln59_load                             (load          ) [ 000]
state_bstate_currIdx_0_i_load             (load          ) [ 000]
state_bstate_held_aligned_word_0_i_load   (load          ) [ 000]
state_bstate_n_bits_held_0_i_load         (load          ) [ 000]
specloopname_ln1015                       (specloopname  ) [ 000]
shl_ln1026                                (shl           ) [ 000]
zext_ln13                                 (zext          ) [ 000]
zext_ln13_1                               (zext          ) [ 000]
icmp_ln13                                 (icmp          ) [ 000]
zext_ln23                                 (zext          ) [ 000]
shl_ln23                                  (shl           ) [ 000]
trunc_ln23                                (trunc         ) [ 000]
xor_ln23                                  (xor           ) [ 000]
and_ln24                                  (and           ) [ 000]
trunc_ln5                                 (trunc         ) [ 000]
retVal_5                                  (mux           ) [ 000]
add_ln6                                   (add           ) [ 000]
tmp_1                                     (bitselect     ) [ 000]
retVal                                    (bitconcatenate) [ 000]
add_ln14                                  (add           ) [ 000]
sext_ln14                                 (sext          ) [ 000]
retVal_1                                  (lshr          ) [ 000]
retVal_2                                  (trunc         ) [ 000]
zext_ln11                                 (zext          ) [ 000]
add_ln16                                  (add           ) [ 000]
select_ln13                               (select        ) [ 000]
retVal_3                                  (select        ) [ 000]
select_ln13_2                             (select        ) [ 000]
retVal_6                                  (select        ) [ 000]
trunc_ln1543                              (trunc         ) [ 000]
shl_ln1543_1                              (bitconcatenate) [ 000]
or_ln1543                                 (or            ) [ 000]
tmp_4                                     (partselect    ) [ 000]
ret                                       (bitconcatenate) [ 000]
store_ln53                                (store         ) [ 000]
store_ln53                                (store         ) [ 000]
store_ln53                                (store         ) [ 000]
store_ln53                                (store         ) [ 000]
store_ln53                                (store         ) [ 000]
br_ln53                                   (br            ) [ 000]
phi_ln59_load_1                           (load          ) [ 000]
state_bstate_currIdx_0_i_load_1           (load          ) [ 000]
state_bstate_held_aligned_word_0_i_load_1 (load          ) [ 000]
state_bstate_n_bits_held_0_i_load_1       (load          ) [ 000]
write_ln0                                 (write         ) [ 000]
write_ln0                                 (write         ) [ 000]
write_ln0                                 (write         ) [ 000]
write_ln0                                 (write         ) [ 000]
write_ln1026                              (write         ) [ 000]
ret_ln0                                   (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="state_bstate_n_bits_held_read_assign">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_bstate_n_bits_held_read_assign"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="state_bstate_held_aligned_word_read_assign">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_bstate_held_aligned_word_read_assign"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="state_bstate_currIdx_read_assign">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_bstate_currIdx_read_assign"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="select_ln1076_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln1076_2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="select_ln1076">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln1076"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="bStream_load_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bStream_load_2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="bStream1_load_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bStream1_load_2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_read">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_read1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="state_bstate_n_bits_held_0_i_out">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_bstate_n_bits_held_0_i_out"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="state_bstate_held_aligned_word_0_i_out">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_bstate_held_aligned_word_0_i_out"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="state_bstate_currIdx_0_i_out">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_bstate_currIdx_0_i_out"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="phi_ln59_out">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phi_ln59_out"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="state_ivlCurrRange_1_i_out">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_ivlCurrRange_1_i_out"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i8.i2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i23.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i23.i9"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="state_ivlCurrRange_1_i_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="state_ivlCurrRange_1_i/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="phi_ln59_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_ln59/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="state_bstate_currIdx_0_i_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="state_bstate_currIdx_0_i/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="state_bstate_held_aligned_word_0_i_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="state_bstate_held_aligned_word_0_i/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="state_bstate_n_bits_held_0_i_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="state_bstate_n_bits_held_0_i/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="p_read_1_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="8" slack="0"/>
<pin id="106" dir="0" index="1" bw="8" slack="0"/>
<pin id="107" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="p_read_2_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="8" slack="0"/>
<pin id="112" dir="0" index="1" bw="8" slack="0"/>
<pin id="113" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="bStream1_load_2_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="8" slack="0"/>
<pin id="118" dir="0" index="1" bw="8" slack="0"/>
<pin id="119" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bStream1_load_2_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="bStream_load_2_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="8" slack="0"/>
<pin id="124" dir="0" index="1" bw="8" slack="0"/>
<pin id="125" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bStream_load_2_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="select_ln1076_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="select_ln1076_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="select_ln1076_2_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="select_ln1076_2_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="state_bstate_currIdx_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="state_bstate_currIdx_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="state_bstate_held_aligned_word_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="8" slack="0"/>
<pin id="148" dir="0" index="1" bw="8" slack="0"/>
<pin id="149" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="state_bstate_held_aligned_word_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="state_bstate_n_bits_held_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="8" slack="0"/>
<pin id="154" dir="0" index="1" bw="8" slack="0"/>
<pin id="155" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="state_bstate_n_bits_held_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="write_ln0_write_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="0" slack="0"/>
<pin id="160" dir="0" index="1" bw="8" slack="0"/>
<pin id="161" dir="0" index="2" bw="8" slack="0"/>
<pin id="162" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="write_ln0_write_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="0" slack="0"/>
<pin id="167" dir="0" index="1" bw="8" slack="0"/>
<pin id="168" dir="0" index="2" bw="8" slack="0"/>
<pin id="169" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="write_ln0_write_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="0" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="0" index="2" bw="32" slack="0"/>
<pin id="176" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="write_ln0_write_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="0" slack="0"/>
<pin id="181" dir="0" index="1" bw="32" slack="0"/>
<pin id="182" dir="0" index="2" bw="32" slack="0"/>
<pin id="183" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="write_ln1026_write_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="0" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="0"/>
<pin id="189" dir="0" index="2" bw="32" slack="0"/>
<pin id="190" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln1026/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="store_ln0_store_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="8" slack="0"/>
<pin id="195" dir="0" index="1" bw="8" slack="0"/>
<pin id="196" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="store_ln0_store_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="8" slack="0"/>
<pin id="200" dir="0" index="1" bw="8" slack="0"/>
<pin id="201" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="store_ln0_store_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="0"/>
<pin id="205" dir="0" index="1" bw="32" slack="0"/>
<pin id="206" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="store_ln0_store_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="0"/>
<pin id="211" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="store_ln0_store_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="0"/>
<pin id="215" dir="0" index="1" bw="32" slack="0"/>
<pin id="216" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="state_ivlCurrRange_1_i_load_load_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="1"/>
<pin id="220" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_ivlCurrRange_1_i_load/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="tmp_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="24" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="0"/>
<pin id="225" dir="0" index="2" bw="5" slack="0"/>
<pin id="226" dir="0" index="3" bw="6" slack="0"/>
<pin id="227" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="icmp_ln1072_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="24" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1072/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="phi_ln59_load_load_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="1"/>
<pin id="240" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_ln59_load/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="state_bstate_currIdx_0_i_load_load_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="1"/>
<pin id="243" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_bstate_currIdx_0_i_load/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="state_bstate_held_aligned_word_0_i_load_load_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="8" slack="1"/>
<pin id="246" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_bstate_held_aligned_word_0_i_load/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="state_bstate_n_bits_held_0_i_load_load_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="8" slack="1"/>
<pin id="249" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_bstate_n_bits_held_0_i_load/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="shl_ln1026_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln1026/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="zext_ln13_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="8" slack="0"/>
<pin id="258" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="zext_ln13_1_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="8" slack="0"/>
<pin id="262" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_1/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="icmp_ln13_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="8" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="zext_ln23_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="8" slack="0"/>
<pin id="272" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="shl_ln23_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="9" slack="0"/>
<pin id="276" dir="0" index="1" bw="8" slack="0"/>
<pin id="277" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln23/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="trunc_ln23_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="8" slack="0"/>
<pin id="282" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln23/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="xor_ln23_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="8" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln23/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="and_ln24_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="8" slack="0"/>
<pin id="292" dir="0" index="1" bw="8" slack="0"/>
<pin id="293" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln24/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="trunc_ln5_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="0"/>
<pin id="298" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln5/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="retVal_5_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="8" slack="0"/>
<pin id="302" dir="0" index="1" bw="8" slack="1"/>
<pin id="303" dir="0" index="2" bw="8" slack="1"/>
<pin id="304" dir="0" index="3" bw="8" slack="1"/>
<pin id="305" dir="0" index="4" bw="8" slack="1"/>
<pin id="306" dir="0" index="5" bw="2" slack="0"/>
<pin id="307" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="retVal_5/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="add_ln6_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="0"/>
<pin id="312" dir="0" index="1" bw="1" slack="0"/>
<pin id="313" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln6/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="tmp_1_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="0" index="1" bw="8" slack="0"/>
<pin id="319" dir="0" index="2" bw="4" slack="0"/>
<pin id="320" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="retVal_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="9" slack="0"/>
<pin id="326" dir="0" index="1" bw="8" slack="0"/>
<pin id="327" dir="0" index="2" bw="1" slack="0"/>
<pin id="328" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="retVal/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="add_ln14_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="8" slack="0"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="sext_ln14_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="9" slack="0"/>
<pin id="340" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln14/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="retVal_1_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="8" slack="0"/>
<pin id="344" dir="0" index="1" bw="9" slack="0"/>
<pin id="345" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="retVal_1/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="retVal_2_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="0"/>
<pin id="350" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="retVal_2/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="zext_ln11_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="0"/>
<pin id="354" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="add_ln16_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="8" slack="0"/>
<pin id="358" dir="0" index="1" bw="1" slack="0"/>
<pin id="359" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16/2 "/>
</bind>
</comp>

<comp id="362" class="1004" name="select_ln13_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="0"/>
<pin id="364" dir="0" index="1" bw="4" slack="0"/>
<pin id="365" dir="0" index="2" bw="8" slack="0"/>
<pin id="366" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13/2 "/>
</bind>
</comp>

<comp id="370" class="1004" name="retVal_3_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="0"/>
<pin id="372" dir="0" index="1" bw="8" slack="0"/>
<pin id="373" dir="0" index="2" bw="8" slack="0"/>
<pin id="374" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="retVal_3/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="select_ln13_2_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="0"/>
<pin id="380" dir="0" index="1" bw="32" slack="0"/>
<pin id="381" dir="0" index="2" bw="32" slack="0"/>
<pin id="382" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13_2/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="retVal_6_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="0"/>
<pin id="388" dir="0" index="1" bw="9" slack="0"/>
<pin id="389" dir="0" index="2" bw="1" slack="0"/>
<pin id="390" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="retVal_6/2 "/>
</bind>
</comp>

<comp id="394" class="1004" name="trunc_ln1543_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="32" slack="0"/>
<pin id="396" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1543/2 "/>
</bind>
</comp>

<comp id="398" class="1004" name="shl_ln1543_1_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="9" slack="0"/>
<pin id="400" dir="0" index="1" bw="8" slack="0"/>
<pin id="401" dir="0" index="2" bw="1" slack="0"/>
<pin id="402" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1543_1/2 "/>
</bind>
</comp>

<comp id="406" class="1004" name="or_ln1543_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="9" slack="0"/>
<pin id="408" dir="0" index="1" bw="9" slack="0"/>
<pin id="409" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1543/2 "/>
</bind>
</comp>

<comp id="412" class="1004" name="tmp_4_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="23" slack="0"/>
<pin id="414" dir="0" index="1" bw="32" slack="0"/>
<pin id="415" dir="0" index="2" bw="5" slack="0"/>
<pin id="416" dir="0" index="3" bw="6" slack="0"/>
<pin id="417" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="422" class="1004" name="ret_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="0"/>
<pin id="424" dir="0" index="1" bw="23" slack="0"/>
<pin id="425" dir="0" index="2" bw="9" slack="0"/>
<pin id="426" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="ret/2 "/>
</bind>
</comp>

<comp id="430" class="1004" name="store_ln53_store_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="8" slack="0"/>
<pin id="432" dir="0" index="1" bw="8" slack="1"/>
<pin id="433" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln53/2 "/>
</bind>
</comp>

<comp id="435" class="1004" name="store_ln53_store_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="8" slack="0"/>
<pin id="437" dir="0" index="1" bw="8" slack="1"/>
<pin id="438" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln53/2 "/>
</bind>
</comp>

<comp id="440" class="1004" name="store_ln53_store_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="0"/>
<pin id="442" dir="0" index="1" bw="32" slack="1"/>
<pin id="443" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln53/2 "/>
</bind>
</comp>

<comp id="445" class="1004" name="store_ln53_store_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="32" slack="0"/>
<pin id="447" dir="0" index="1" bw="32" slack="1"/>
<pin id="448" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln53/2 "/>
</bind>
</comp>

<comp id="450" class="1004" name="store_ln53_store_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="32" slack="0"/>
<pin id="452" dir="0" index="1" bw="32" slack="1"/>
<pin id="453" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln53/2 "/>
</bind>
</comp>

<comp id="455" class="1004" name="phi_ln59_load_1_load_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="32" slack="1"/>
<pin id="457" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_ln59_load_1/2 "/>
</bind>
</comp>

<comp id="459" class="1004" name="state_bstate_currIdx_0_i_load_1_load_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="32" slack="1"/>
<pin id="461" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_bstate_currIdx_0_i_load_1/2 "/>
</bind>
</comp>

<comp id="463" class="1004" name="state_bstate_held_aligned_word_0_i_load_1_load_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="8" slack="1"/>
<pin id="465" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_bstate_held_aligned_word_0_i_load_1/2 "/>
</bind>
</comp>

<comp id="467" class="1004" name="state_bstate_n_bits_held_0_i_load_1_load_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="8" slack="1"/>
<pin id="469" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_bstate_n_bits_held_0_i_load_1/2 "/>
</bind>
</comp>

<comp id="471" class="1005" name="state_ivlCurrRange_1_i_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="32" slack="0"/>
<pin id="473" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="state_ivlCurrRange_1_i "/>
</bind>
</comp>

<comp id="478" class="1005" name="phi_ln59_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="32" slack="0"/>
<pin id="480" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="phi_ln59 "/>
</bind>
</comp>

<comp id="486" class="1005" name="state_bstate_currIdx_0_i_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="0"/>
<pin id="488" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="state_bstate_currIdx_0_i "/>
</bind>
</comp>

<comp id="494" class="1005" name="state_bstate_held_aligned_word_0_i_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="8" slack="0"/>
<pin id="496" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="state_bstate_held_aligned_word_0_i "/>
</bind>
</comp>

<comp id="502" class="1005" name="state_bstate_n_bits_held_0_i_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="8" slack="0"/>
<pin id="504" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="state_bstate_n_bits_held_0_i "/>
</bind>
</comp>

<comp id="510" class="1005" name="p_read_1_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="8" slack="1"/>
<pin id="512" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_read_1 "/>
</bind>
</comp>

<comp id="515" class="1005" name="p_read_2_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="8" slack="1"/>
<pin id="517" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_read_2 "/>
</bind>
</comp>

<comp id="520" class="1005" name="bStream1_load_2_read_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="8" slack="1"/>
<pin id="522" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="bStream1_load_2_read "/>
</bind>
</comp>

<comp id="525" class="1005" name="bStream_load_2_read_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="8" slack="1"/>
<pin id="527" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="bStream_load_2_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="87"><net_src comp="28" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="28" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="28" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="28" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="28" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="108"><net_src comp="30" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="16" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="30" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="14" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="30" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="12" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="30" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="10" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="32" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="8" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="32" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="6" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="32" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="4" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="30" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="2" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="30" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="0" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="163"><net_src comp="80" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="18" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="170"><net_src comp="80" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="20" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="177"><net_src comp="82" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="22" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="184"><net_src comp="82" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="24" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="191"><net_src comp="82" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="26" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="197"><net_src comp="152" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="202"><net_src comp="146" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="207"><net_src comp="140" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="212"><net_src comp="134" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="217"><net_src comp="128" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="221"><net_src comp="218" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="228"><net_src comp="42" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="218" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="230"><net_src comp="44" pin="0"/><net_sink comp="222" pin=2"/></net>

<net id="231"><net_src comp="46" pin="0"/><net_sink comp="222" pin=3"/></net>

<net id="236"><net_src comp="222" pin="4"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="48" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="254"><net_src comp="218" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="28" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="259"><net_src comp="247" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="247" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="268"><net_src comp="247" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="54" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="273"><net_src comp="244" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="278"><net_src comp="56" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="256" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="283"><net_src comp="274" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="288"><net_src comp="280" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="58" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="244" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="284" pin="2"/><net_sink comp="290" pin=1"/></net>

<net id="299"><net_src comp="241" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="308"><net_src comp="60" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="309"><net_src comp="296" pin="1"/><net_sink comp="300" pin=5"/></net>

<net id="314"><net_src comp="241" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="28" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="321"><net_src comp="62" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="322"><net_src comp="300" pin="6"/><net_sink comp="316" pin=1"/></net>

<net id="323"><net_src comp="64" pin="0"/><net_sink comp="316" pin=2"/></net>

<net id="329"><net_src comp="66" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="330"><net_src comp="290" pin="2"/><net_sink comp="324" pin=1"/></net>

<net id="331"><net_src comp="316" pin="3"/><net_sink comp="324" pin=2"/></net>

<net id="336"><net_src comp="260" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="68" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="341"><net_src comp="332" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="346"><net_src comp="270" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="338" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="351"><net_src comp="342" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="355"><net_src comp="348" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="360"><net_src comp="247" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="58" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="367"><net_src comp="264" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="368"><net_src comp="70" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="369"><net_src comp="356" pin="2"/><net_sink comp="362" pin=2"/></net>

<net id="375"><net_src comp="264" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="376"><net_src comp="300" pin="6"/><net_sink comp="370" pin=1"/></net>

<net id="377"><net_src comp="244" pin="1"/><net_sink comp="370" pin=2"/></net>

<net id="383"><net_src comp="264" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="384"><net_src comp="310" pin="2"/><net_sink comp="378" pin=1"/></net>

<net id="385"><net_src comp="241" pin="1"/><net_sink comp="378" pin=2"/></net>

<net id="391"><net_src comp="264" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="392"><net_src comp="324" pin="3"/><net_sink comp="386" pin=1"/></net>

<net id="393"><net_src comp="352" pin="1"/><net_sink comp="386" pin=2"/></net>

<net id="397"><net_src comp="238" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="403"><net_src comp="66" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="404"><net_src comp="394" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="405"><net_src comp="72" pin="0"/><net_sink comp="398" pin=2"/></net>

<net id="410"><net_src comp="398" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="386" pin="3"/><net_sink comp="406" pin=1"/></net>

<net id="418"><net_src comp="74" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="419"><net_src comp="238" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="420"><net_src comp="44" pin="0"/><net_sink comp="412" pin=2"/></net>

<net id="421"><net_src comp="76" pin="0"/><net_sink comp="412" pin=3"/></net>

<net id="427"><net_src comp="78" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="428"><net_src comp="412" pin="4"/><net_sink comp="422" pin=1"/></net>

<net id="429"><net_src comp="406" pin="2"/><net_sink comp="422" pin=2"/></net>

<net id="434"><net_src comp="362" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="439"><net_src comp="370" pin="3"/><net_sink comp="435" pin=0"/></net>

<net id="444"><net_src comp="378" pin="3"/><net_sink comp="440" pin=0"/></net>

<net id="449"><net_src comp="422" pin="3"/><net_sink comp="445" pin=0"/></net>

<net id="454"><net_src comp="250" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="458"><net_src comp="455" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="462"><net_src comp="459" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="466"><net_src comp="463" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="470"><net_src comp="467" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="474"><net_src comp="84" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="476"><net_src comp="471" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="477"><net_src comp="471" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="481"><net_src comp="88" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="483"><net_src comp="478" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="484"><net_src comp="478" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="485"><net_src comp="478" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="489"><net_src comp="92" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="491"><net_src comp="486" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="492"><net_src comp="486" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="493"><net_src comp="486" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="497"><net_src comp="96" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="499"><net_src comp="494" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="500"><net_src comp="494" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="501"><net_src comp="494" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="505"><net_src comp="100" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="507"><net_src comp="502" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="508"><net_src comp="502" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="509"><net_src comp="502" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="513"><net_src comp="104" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="300" pin=4"/></net>

<net id="518"><net_src comp="110" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="300" pin=3"/></net>

<net id="523"><net_src comp="116" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="300" pin=2"/></net>

<net id="528"><net_src comp="122" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="300" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: state_bstate_n_bits_held_0_i_out | {2 }
	Port: state_bstate_held_aligned_word_0_i_out | {2 }
	Port: state_bstate_currIdx_0_i_out | {2 }
	Port: phi_ln59_out | {2 }
	Port: state_ivlCurrRange_1_i_out | {2 }
 - Input state : 
	Port: decode_decision_Pipeline_VITIS_LOOP_53_1 : state_bstate_n_bits_held_read_assign | {1 }
	Port: decode_decision_Pipeline_VITIS_LOOP_53_1 : state_bstate_held_aligned_word_read_assign | {1 }
	Port: decode_decision_Pipeline_VITIS_LOOP_53_1 : state_bstate_currIdx_read_assign | {1 }
	Port: decode_decision_Pipeline_VITIS_LOOP_53_1 : select_ln1076_2 | {1 }
	Port: decode_decision_Pipeline_VITIS_LOOP_53_1 : select_ln1076 | {1 }
	Port: decode_decision_Pipeline_VITIS_LOOP_53_1 : bStream_load_2 | {1 }
	Port: decode_decision_Pipeline_VITIS_LOOP_53_1 : bStream1_load_2 | {1 }
	Port: decode_decision_Pipeline_VITIS_LOOP_53_1 : p_read | {1 }
	Port: decode_decision_Pipeline_VITIS_LOOP_53_1 : p_read1 | {1 }
  - Chain level:
	State 1
	State 2
		tmp : 1
		icmp_ln1072 : 2
		br_ln53 : 3
		shl_ln1026 : 1
		zext_ln13 : 1
		zext_ln13_1 : 1
		icmp_ln13 : 1
		zext_ln23 : 1
		shl_ln23 : 2
		trunc_ln23 : 3
		xor_ln23 : 4
		and_ln24 : 4
		trunc_ln5 : 1
		retVal_5 : 2
		add_ln6 : 1
		tmp_1 : 3
		retVal : 4
		add_ln14 : 2
		sext_ln14 : 3
		retVal_1 : 4
		retVal_2 : 5
		zext_ln11 : 6
		add_ln16 : 1
		select_ln13 : 2
		retVal_3 : 3
		select_ln13_2 : 2
		retVal_6 : 7
		trunc_ln1543 : 1
		shl_ln1543_1 : 2
		or_ln1543 : 8
		tmp_4 : 1
		ret : 8
		store_ln53 : 3
		store_ln53 : 4
		store_ln53 : 3
		store_ln53 : 9
		store_ln53 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln1026 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------|---------|---------|
| Operation|                 Functional Unit                 |    FF   |   LUT   |
|----------|-------------------------------------------------|---------|---------|
|          |                  add_ln6_fu_310                 |    0    |    39   |
|    add   |                 add_ln14_fu_332                 |    0    |    15   |
|          |                 add_ln16_fu_356                 |    0    |    15   |
|----------|-------------------------------------------------|---------|---------|
|          |                select_ln13_fu_362               |    0    |    8    |
|  select  |                 retVal_3_fu_370                 |    0    |    8    |
|          |               select_ln13_2_fu_378              |    0    |    32   |
|          |                 retVal_6_fu_386                 |    0    |    9    |
|----------|-------------------------------------------------|---------|---------|
|   icmp   |                icmp_ln1072_fu_232               |    0    |    15   |
|          |                 icmp_ln13_fu_264                |    0    |    11   |
|----------|-------------------------------------------------|---------|---------|
|    mux   |                 retVal_5_fu_300                 |    0    |    20   |
|----------|-------------------------------------------------|---------|---------|
|    shl   |                shl_ln1026_fu_250                |    0    |    0    |
|          |                 shl_ln23_fu_274                 |    0    |    19   |
|----------|-------------------------------------------------|---------|---------|
|   lshr   |                 retVal_1_fu_342                 |    0    |    19   |
|----------|-------------------------------------------------|---------|---------|
|    or    |                 or_ln1543_fu_406                |    0    |    9    |
|----------|-------------------------------------------------|---------|---------|
|    xor   |                 xor_ln23_fu_284                 |    0    |    8    |
|----------|-------------------------------------------------|---------|---------|
|    and   |                 and_ln24_fu_290                 |    0    |    8    |
|----------|-------------------------------------------------|---------|---------|
|          |               p_read_1_read_fu_104              |    0    |    0    |
|          |               p_read_2_read_fu_110              |    0    |    0    |
|          |         bStream1_load_2_read_read_fu_116        |    0    |    0    |
|          |         bStream_load_2_read_read_fu_122         |    0    |    0    |
|   read   |          select_ln1076_read_read_fu_128         |    0    |    0    |
|          |         select_ln1076_2_read_read_fu_134        |    0    |    0    |
|          |      state_bstate_currIdx_read_read_fu_140      |    0    |    0    |
|          | state_bstate_held_aligned_word_read_read_fu_146 |    0    |    0    |
|          |    state_bstate_n_bits_held_read_read_fu_152    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|
|          |              write_ln0_write_fu_158             |    0    |    0    |
|          |              write_ln0_write_fu_165             |    0    |    0    |
|   write  |              write_ln0_write_fu_172             |    0    |    0    |
|          |              write_ln0_write_fu_179             |    0    |    0    |
|          |            write_ln1026_write_fu_186            |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|
|partselect|                    tmp_fu_222                   |    0    |    0    |
|          |                   tmp_4_fu_412                  |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|
|          |                 zext_ln13_fu_256                |    0    |    0    |
|   zext   |                zext_ln13_1_fu_260               |    0    |    0    |
|          |                 zext_ln23_fu_270                |    0    |    0    |
|          |                 zext_ln11_fu_352                |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|
|          |                trunc_ln23_fu_280                |    0    |    0    |
|   trunc  |                 trunc_ln5_fu_296                |    0    |    0    |
|          |                 retVal_2_fu_348                 |    0    |    0    |
|          |               trunc_ln1543_fu_394               |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|
| bitselect|                   tmp_1_fu_316                  |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|
|          |                  retVal_fu_324                  |    0    |    0    |
|bitconcatenate|               shl_ln1543_1_fu_398               |    0    |    0    |
|          |                    ret_fu_422                   |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|
|   sext   |                 sext_ln14_fu_338                |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|
|   Total  |                                                 |    0    |   235   |
|----------|-------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------------------+--------+
|                                          |   FF   |
+------------------------------------------+--------+
|       bStream1_load_2_read_reg_520       |    8   |
|        bStream_load_2_read_reg_525       |    8   |
|             p_read_1_reg_510             |    8   |
|             p_read_2_reg_515             |    8   |
|             phi_ln59_reg_478             |   32   |
|     state_bstate_currIdx_0_i_reg_486     |   32   |
|state_bstate_held_aligned_word_0_i_reg_494|    8   |
|   state_bstate_n_bits_held_0_i_reg_502   |    8   |
|      state_ivlCurrRange_1_i_reg_471      |   32   |
+------------------------------------------+--------+
|                   Total                  |   144  |
+------------------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   235  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   144  |    -   |
+-----------+--------+--------+
|   Total   |   144  |   235  |
+-----------+--------+--------+
