# Setsuna, The 64bit RISC-V Implementation by using Verilog HDL
My new project of self-implemented RISC-V for my future research.
Setsuna is a Japanese word that means 'at that instant'.
This name from 'Yuki Setsuna' that is name of a charactors of 'Love Live! Nijigasaki School Idol Club'.

## The Goals
- Implement RV64GC Instructions
- Implement better branch prediction argorithm than [Kasumi](https://github.com/Prokuma/Kasumi)
- Implement more pipeline than Kasumi for higher clocks
- Implmenet until September, 2023
