/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* X */
.set X__0__INTTYPE, CYREG_PICU3_INTTYPE5
.set X__0__MASK, 0x20
.set X__0__PC, CYREG_PRT3_PC5
.set X__0__PORT, 3
.set X__0__SHIFT, 5
.set X__AG, CYREG_PRT3_AG
.set X__AMUX, CYREG_PRT3_AMUX
.set X__BIE, CYREG_PRT3_BIE
.set X__BIT_MASK, CYREG_PRT3_BIT_MASK
.set X__BYP, CYREG_PRT3_BYP
.set X__CTL, CYREG_PRT3_CTL
.set X__DM0, CYREG_PRT3_DM0
.set X__DM1, CYREG_PRT3_DM1
.set X__DM2, CYREG_PRT3_DM2
.set X__DR, CYREG_PRT3_DR
.set X__INP_DIS, CYREG_PRT3_INP_DIS
.set X__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set X__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set X__LCD_EN, CYREG_PRT3_LCD_EN
.set X__MASK, 0x20
.set X__PORT, 3
.set X__PRT, CYREG_PRT3_PRT
.set X__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set X__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set X__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set X__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set X__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set X__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set X__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set X__PS, CYREG_PRT3_PS
.set X__SHIFT, 5
.set X__SLW, CYREG_PRT3_SLW

/* Y */
.set Y__0__INTTYPE, CYREG_PICU3_INTTYPE1
.set Y__0__MASK, 0x02
.set Y__0__PC, CYREG_PRT3_PC1
.set Y__0__PORT, 3
.set Y__0__SHIFT, 1
.set Y__AG, CYREG_PRT3_AG
.set Y__AMUX, CYREG_PRT3_AMUX
.set Y__BIE, CYREG_PRT3_BIE
.set Y__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Y__BYP, CYREG_PRT3_BYP
.set Y__CTL, CYREG_PRT3_CTL
.set Y__DM0, CYREG_PRT3_DM0
.set Y__DM1, CYREG_PRT3_DM1
.set Y__DM2, CYREG_PRT3_DM2
.set Y__DR, CYREG_PRT3_DR
.set Y__INP_DIS, CYREG_PRT3_INP_DIS
.set Y__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Y__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Y__LCD_EN, CYREG_PRT3_LCD_EN
.set Y__MASK, 0x02
.set Y__PORT, 3
.set Y__PRT, CYREG_PRT3_PRT
.set Y__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Y__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Y__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Y__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Y__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Y__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Y__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Y__PS, CYREG_PRT3_PS
.set Y__SHIFT, 1
.set Y__SLW, CYREG_PRT3_SLW

/* S1 */
.set S1__0__INTTYPE, CYREG_PICU0_INTTYPE1
.set S1__0__MASK, 0x02
.set S1__0__PC, CYREG_PRT0_PC1
.set S1__0__PORT, 0
.set S1__0__SHIFT, 1
.set S1__AG, CYREG_PRT0_AG
.set S1__AMUX, CYREG_PRT0_AMUX
.set S1__BIE, CYREG_PRT0_BIE
.set S1__BIT_MASK, CYREG_PRT0_BIT_MASK
.set S1__BYP, CYREG_PRT0_BYP
.set S1__CTL, CYREG_PRT0_CTL
.set S1__DM0, CYREG_PRT0_DM0
.set S1__DM1, CYREG_PRT0_DM1
.set S1__DM2, CYREG_PRT0_DM2
.set S1__DR, CYREG_PRT0_DR
.set S1__INP_DIS, CYREG_PRT0_INP_DIS
.set S1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set S1__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set S1__LCD_EN, CYREG_PRT0_LCD_EN
.set S1__MASK, 0x02
.set S1__PORT, 0
.set S1__PRT, CYREG_PRT0_PRT
.set S1__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set S1__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set S1__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set S1__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set S1__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set S1__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set S1__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set S1__PS, CYREG_PRT0_PS
.set S1__SHIFT, 1
.set S1__SLW, CYREG_PRT0_SLW

/* S2 */
.set S2__0__INTTYPE, CYREG_PICU0_INTTYPE0
.set S2__0__MASK, 0x01
.set S2__0__PC, CYREG_PRT0_PC0
.set S2__0__PORT, 0
.set S2__0__SHIFT, 0
.set S2__AG, CYREG_PRT0_AG
.set S2__AMUX, CYREG_PRT0_AMUX
.set S2__BIE, CYREG_PRT0_BIE
.set S2__BIT_MASK, CYREG_PRT0_BIT_MASK
.set S2__BYP, CYREG_PRT0_BYP
.set S2__CTL, CYREG_PRT0_CTL
.set S2__DM0, CYREG_PRT0_DM0
.set S2__DM1, CYREG_PRT0_DM1
.set S2__DM2, CYREG_PRT0_DM2
.set S2__DR, CYREG_PRT0_DR
.set S2__INP_DIS, CYREG_PRT0_INP_DIS
.set S2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set S2__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set S2__LCD_EN, CYREG_PRT0_LCD_EN
.set S2__MASK, 0x01
.set S2__PORT, 0
.set S2__PRT, CYREG_PRT0_PRT
.set S2__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set S2__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set S2__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set S2__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set S2__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set S2__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set S2__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set S2__PS, CYREG_PRT0_PS
.set S2__SHIFT, 0
.set S2__SLW, CYREG_PRT0_SLW

/* S4 */
.set S4__0__INTTYPE, CYREG_PICU0_INTTYPE4
.set S4__0__MASK, 0x10
.set S4__0__PC, CYREG_PRT0_PC4
.set S4__0__PORT, 0
.set S4__0__SHIFT, 4
.set S4__AG, CYREG_PRT0_AG
.set S4__AMUX, CYREG_PRT0_AMUX
.set S4__BIE, CYREG_PRT0_BIE
.set S4__BIT_MASK, CYREG_PRT0_BIT_MASK
.set S4__BYP, CYREG_PRT0_BYP
.set S4__CTL, CYREG_PRT0_CTL
.set S4__DM0, CYREG_PRT0_DM0
.set S4__DM1, CYREG_PRT0_DM1
.set S4__DM2, CYREG_PRT0_DM2
.set S4__DR, CYREG_PRT0_DR
.set S4__INP_DIS, CYREG_PRT0_INP_DIS
.set S4__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set S4__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set S4__LCD_EN, CYREG_PRT0_LCD_EN
.set S4__MASK, 0x10
.set S4__PORT, 0
.set S4__PRT, CYREG_PRT0_PRT
.set S4__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set S4__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set S4__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set S4__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set S4__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set S4__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set S4__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set S4__PS, CYREG_PRT0_PS
.set S4__SHIFT, 4
.set S4__SLW, CYREG_PRT0_SLW

/* S5 */
.set S5__0__INTTYPE, CYREG_PICU0_INTTYPE3
.set S5__0__MASK, 0x08
.set S5__0__PC, CYREG_PRT0_PC3
.set S5__0__PORT, 0
.set S5__0__SHIFT, 3
.set S5__AG, CYREG_PRT0_AG
.set S5__AMUX, CYREG_PRT0_AMUX
.set S5__BIE, CYREG_PRT0_BIE
.set S5__BIT_MASK, CYREG_PRT0_BIT_MASK
.set S5__BYP, CYREG_PRT0_BYP
.set S5__CTL, CYREG_PRT0_CTL
.set S5__DM0, CYREG_PRT0_DM0
.set S5__DM1, CYREG_PRT0_DM1
.set S5__DM2, CYREG_PRT0_DM2
.set S5__DR, CYREG_PRT0_DR
.set S5__INP_DIS, CYREG_PRT0_INP_DIS
.set S5__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set S5__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set S5__LCD_EN, CYREG_PRT0_LCD_EN
.set S5__MASK, 0x08
.set S5__PORT, 0
.set S5__PRT, CYREG_PRT0_PRT
.set S5__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set S5__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set S5__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set S5__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set S5__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set S5__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set S5__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set S5__PS, CYREG_PRT0_PS
.set S5__SHIFT, 3
.set S5__SLW, CYREG_PRT0_SLW

/* sw */
.set sw__0__INTTYPE, CYREG_PICU15_INTTYPE1
.set sw__0__MASK, 0x02
.set sw__0__PC, CYREG_IO_PC_PRT15_PC1
.set sw__0__PORT, 15
.set sw__0__SHIFT, 1
.set sw__AG, CYREG_PRT15_AG
.set sw__AMUX, CYREG_PRT15_AMUX
.set sw__BIE, CYREG_PRT15_BIE
.set sw__BIT_MASK, CYREG_PRT15_BIT_MASK
.set sw__BYP, CYREG_PRT15_BYP
.set sw__CTL, CYREG_PRT15_CTL
.set sw__DM0, CYREG_PRT15_DM0
.set sw__DM1, CYREG_PRT15_DM1
.set sw__DM2, CYREG_PRT15_DM2
.set sw__DR, CYREG_PRT15_DR
.set sw__INP_DIS, CYREG_PRT15_INP_DIS
.set sw__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set sw__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set sw__LCD_EN, CYREG_PRT15_LCD_EN
.set sw__MASK, 0x02
.set sw__PORT, 15
.set sw__PRT, CYREG_PRT15_PRT
.set sw__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set sw__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set sw__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set sw__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set sw__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set sw__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set sw__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set sw__PS, CYREG_PRT15_PS
.set sw__SHIFT, 1
.set sw__SLW, CYREG_PRT15_SLW

/* ADC */
.set ADC_ADC_SAR__CLK, CYREG_SAR1_CLK
.set ADC_ADC_SAR__CSR0, CYREG_SAR1_CSR0
.set ADC_ADC_SAR__CSR1, CYREG_SAR1_CSR1
.set ADC_ADC_SAR__CSR2, CYREG_SAR1_CSR2
.set ADC_ADC_SAR__CSR3, CYREG_SAR1_CSR3
.set ADC_ADC_SAR__CSR4, CYREG_SAR1_CSR4
.set ADC_ADC_SAR__CSR5, CYREG_SAR1_CSR5
.set ADC_ADC_SAR__CSR6, CYREG_SAR1_CSR6
.set ADC_ADC_SAR__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set ADC_ADC_SAR__PM_ACT_MSK, 0x02
.set ADC_ADC_SAR__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set ADC_ADC_SAR__PM_STBY_MSK, 0x02
.set ADC_ADC_SAR__SW0, CYREG_SAR1_SW0
.set ADC_ADC_SAR__SW2, CYREG_SAR1_SW2
.set ADC_ADC_SAR__SW3, CYREG_SAR1_SW3
.set ADC_ADC_SAR__SW4, CYREG_SAR1_SW4
.set ADC_ADC_SAR__SW6, CYREG_SAR1_SW6
.set ADC_ADC_SAR__TR0, CYREG_SAR1_TR0
.set ADC_ADC_SAR__WRK0, CYREG_SAR1_WRK0
.set ADC_ADC_SAR__WRK1, CYREG_SAR1_WRK1
.set ADC_Bypass__0__INTTYPE, CYREG_PICU0_INTTYPE2
.set ADC_Bypass__0__MASK, 0x04
.set ADC_Bypass__0__PC, CYREG_PRT0_PC2
.set ADC_Bypass__0__PORT, 0
.set ADC_Bypass__0__SHIFT, 2
.set ADC_Bypass__AG, CYREG_PRT0_AG
.set ADC_Bypass__AMUX, CYREG_PRT0_AMUX
.set ADC_Bypass__BIE, CYREG_PRT0_BIE
.set ADC_Bypass__BIT_MASK, CYREG_PRT0_BIT_MASK
.set ADC_Bypass__BYP, CYREG_PRT0_BYP
.set ADC_Bypass__CTL, CYREG_PRT0_CTL
.set ADC_Bypass__DM0, CYREG_PRT0_DM0
.set ADC_Bypass__DM1, CYREG_PRT0_DM1
.set ADC_Bypass__DM2, CYREG_PRT0_DM2
.set ADC_Bypass__DR, CYREG_PRT0_DR
.set ADC_Bypass__INP_DIS, CYREG_PRT0_INP_DIS
.set ADC_Bypass__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set ADC_Bypass__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set ADC_Bypass__LCD_EN, CYREG_PRT0_LCD_EN
.set ADC_Bypass__MASK, 0x04
.set ADC_Bypass__PORT, 0
.set ADC_Bypass__PRT, CYREG_PRT0_PRT
.set ADC_Bypass__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set ADC_Bypass__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set ADC_Bypass__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set ADC_Bypass__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set ADC_Bypass__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set ADC_Bypass__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set ADC_Bypass__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set ADC_Bypass__PS, CYREG_PRT0_PS
.set ADC_Bypass__SHIFT, 2
.set ADC_Bypass__SLW, CYREG_PRT0_SLW
.set ADC_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_IRQ__INTC_MASK, 0x01
.set ADC_IRQ__INTC_NUMBER, 0
.set ADC_IRQ__INTC_PRIOR_NUM, 7
.set ADC_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set ADC_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set ADC_theACLK__CFG0, CYREG_CLKDIST_ACFG0_CFG0
.set ADC_theACLK__CFG1, CYREG_CLKDIST_ACFG0_CFG1
.set ADC_theACLK__CFG2, CYREG_CLKDIST_ACFG0_CFG2
.set ADC_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set ADC_theACLK__CFG3, CYREG_CLKDIST_ACFG0_CFG3
.set ADC_theACLK__CFG3_PHASE_DLY_MASK, 0x0F
.set ADC_theACLK__INDEX, 0x00
.set ADC_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG1
.set ADC_theACLK__PM_ACT_MSK, 0x01
.set ADC_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG1
.set ADC_theACLK__PM_STBY_MSK, 0x01

/* PWM */
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB05_06_MSK
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB05_06_MSK
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set PWM_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B1_UDB05_CTL
.set PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB05_ST_CTL
.set PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B1_UDB05_CTL
.set PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB05_ST_CTL
.set PWM_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B1_UDB05_MSK
.set PWM_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_PWMUDB_genblk8_stsreg__1__MASK, 0x02
.set PWM_PWMUDB_genblk8_stsreg__1__POS, 1
.set PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB05_06_ST
.set PWM_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_PWMUDB_genblk8_stsreg__MASK, 0x0F
.set PWM_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B1_UDB05_MSK
.set PWM_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set PWM_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set PWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set PWM_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B1_UDB05_ST_CTL
.set PWM_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B1_UDB05_ST_CTL
.set PWM_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B1_UDB05_ST
.set PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B1_UDB05_06_A0
.set PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B1_UDB05_06_A1
.set PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B1_UDB05_06_D0
.set PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B1_UDB05_06_D1
.set PWM_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B1_UDB05_06_F0
.set PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B1_UDB05_06_F1
.set PWM_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B1_UDB05_A0_A1
.set PWM_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B1_UDB05_A0
.set PWM_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B1_UDB05_A1
.set PWM_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B1_UDB05_D0_D1
.set PWM_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B1_UDB05_D0
.set PWM_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B1_UDB05_D1
.set PWM_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set PWM_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B1_UDB05_F0_F1
.set PWM_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B1_UDB05_F0
.set PWM_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B1_UDB05_F1
.set PWM_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set PWM_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL

/* PWM2 */
.set PWM2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set PWM2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set PWM2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set PWM2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set PWM2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set PWM2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB04_05_MSK
.set PWM2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set PWM2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB04_05_MSK
.set PWM2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set PWM2_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM2_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM2_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set PWM2_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B1_UDB04_CTL
.set PWM2_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB04_ST_CTL
.set PWM2_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B1_UDB04_CTL
.set PWM2_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB04_ST_CTL
.set PWM2_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM2_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set PWM2_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set PWM2_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B1_UDB04_MSK
.set PWM2_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM2_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM2_PWMUDB_genblk8_stsreg__1__MASK, 0x02
.set PWM2_PWMUDB_genblk8_stsreg__1__POS, 1
.set PWM2_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set PWM2_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB04_05_ST
.set PWM2_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM2_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM2_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM2_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM2_PWMUDB_genblk8_stsreg__MASK, 0x0F
.set PWM2_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B1_UDB04_MSK
.set PWM2_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set PWM2_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set PWM2_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set PWM2_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B1_UDB04_ST_CTL
.set PWM2_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B1_UDB04_ST_CTL
.set PWM2_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B1_UDB04_ST
.set PWM2_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B1_UDB04_05_A0
.set PWM2_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B1_UDB04_05_A1
.set PWM2_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B1_UDB04_05_D0
.set PWM2_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B1_UDB04_05_D1
.set PWM2_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set PWM2_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B1_UDB04_05_F0
.set PWM2_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B1_UDB04_05_F1
.set PWM2_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B1_UDB04_A0_A1
.set PWM2_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B1_UDB04_A0
.set PWM2_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B1_UDB04_A1
.set PWM2_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B1_UDB04_D0_D1
.set PWM2_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B1_UDB04_D0
.set PWM2_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B1_UDB04_D1
.set PWM2_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set PWM2_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B1_UDB04_F0_F1
.set PWM2_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B1_UDB04_F0
.set PWM2_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B1_UDB04_F1
.set PWM2_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set PWM2_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL

/* Clock */
.set Clock__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set Clock__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set Clock__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set Clock__CFG2_SRC_SEL_MASK, 0x07
.set Clock__INDEX, 0x00
.set Clock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock__PM_ACT_MSK, 0x01
.set Clock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock__PM_STBY_MSK, 0x01

/* Enable */
.set Enable__0__INTTYPE, CYREG_PICU0_INTTYPE5
.set Enable__0__MASK, 0x20
.set Enable__0__PC, CYREG_PRT0_PC5
.set Enable__0__PORT, 0
.set Enable__0__SHIFT, 5
.set Enable__AG, CYREG_PRT0_AG
.set Enable__AMUX, CYREG_PRT0_AMUX
.set Enable__BIE, CYREG_PRT0_BIE
.set Enable__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Enable__BYP, CYREG_PRT0_BYP
.set Enable__CTL, CYREG_PRT0_CTL
.set Enable__DM0, CYREG_PRT0_DM0
.set Enable__DM1, CYREG_PRT0_DM1
.set Enable__DM2, CYREG_PRT0_DM2
.set Enable__DR, CYREG_PRT0_DR
.set Enable__INP_DIS, CYREG_PRT0_INP_DIS
.set Enable__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Enable__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Enable__LCD_EN, CYREG_PRT0_LCD_EN
.set Enable__MASK, 0x20
.set Enable__PORT, 0
.set Enable__PRT, CYREG_PRT0_PRT
.set Enable__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Enable__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Enable__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Enable__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Enable__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Enable__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Enable__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Enable__PS, CYREG_PRT0_PS
.set Enable__SHIFT, 5
.set Enable__SLW, CYREG_PRT0_SLW

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 21
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E123069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 21
.set CYDEV_CHIP_MEMBER_4D, 16
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 22
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 20
.set CYDEV_CHIP_MEMBER_4I, 26
.set CYDEV_CHIP_MEMBER_4J, 17
.set CYDEV_CHIP_MEMBER_4K, 18
.set CYDEV_CHIP_MEMBER_4L, 25
.set CYDEV_CHIP_MEMBER_4M, 24
.set CYDEV_CHIP_MEMBER_4N, 11
.set CYDEV_CHIP_MEMBER_4O, 8
.set CYDEV_CHIP_MEMBER_4P, 23
.set CYDEV_CHIP_MEMBER_4Q, 14
.set CYDEV_CHIP_MEMBER_4R, 9
.set CYDEV_CHIP_MEMBER_4S, 12
.set CYDEV_CHIP_MEMBER_4T, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 19
.set CYDEV_CHIP_MEMBER_4W, 13
.set CYDEV_CHIP_MEMBER_4X, 7
.set CYDEV_CHIP_MEMBER_4Y, 15
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 27
.set CYDEV_CHIP_MEMBER_FM3, 31
.set CYDEV_CHIP_MEMBER_FM4, 32
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 28
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 29
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 30
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4W_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4X_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Y_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000001
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
