-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.2
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity a1_poolingLayer is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    iBuff1_0_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    iBuff1_0_V_ce0 : OUT STD_LOGIC;
    iBuff1_0_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    iBuff1_0_V_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    iBuff1_0_V_ce1 : OUT STD_LOGIC;
    iBuff1_0_V_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    iBuff1_1_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    iBuff1_1_V_ce0 : OUT STD_LOGIC;
    iBuff1_1_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    iBuff1_1_V_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    iBuff1_1_V_ce1 : OUT STD_LOGIC;
    iBuff1_1_V_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    iBuff1_2_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    iBuff1_2_V_ce0 : OUT STD_LOGIC;
    iBuff1_2_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    iBuff1_2_V_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    iBuff1_2_V_ce1 : OUT STD_LOGIC;
    iBuff1_2_V_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    iBuff1_3_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    iBuff1_3_V_ce0 : OUT STD_LOGIC;
    iBuff1_3_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    iBuff1_3_V_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    iBuff1_3_V_ce1 : OUT STD_LOGIC;
    iBuff1_3_V_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    iBuff1_4_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    iBuff1_4_V_ce0 : OUT STD_LOGIC;
    iBuff1_4_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    iBuff1_4_V_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    iBuff1_4_V_ce1 : OUT STD_LOGIC;
    iBuff1_4_V_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    iBuff1_5_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    iBuff1_5_V_ce0 : OUT STD_LOGIC;
    iBuff1_5_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    iBuff1_5_V_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    iBuff1_5_V_ce1 : OUT STD_LOGIC;
    iBuff1_5_V_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    iBuff1_6_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    iBuff1_6_V_ce0 : OUT STD_LOGIC;
    iBuff1_6_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    iBuff1_6_V_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    iBuff1_6_V_ce1 : OUT STD_LOGIC;
    iBuff1_6_V_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    iBuff1_7_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    iBuff1_7_V_ce0 : OUT STD_LOGIC;
    iBuff1_7_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    iBuff1_7_V_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    iBuff1_7_V_ce1 : OUT STD_LOGIC;
    iBuff1_7_V_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    iBuff1_8_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    iBuff1_8_V_ce0 : OUT STD_LOGIC;
    iBuff1_8_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    iBuff1_8_V_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    iBuff1_8_V_ce1 : OUT STD_LOGIC;
    iBuff1_8_V_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    iBuff1_9_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    iBuff1_9_V_ce0 : OUT STD_LOGIC;
    iBuff1_9_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    iBuff1_9_V_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    iBuff1_9_V_ce1 : OUT STD_LOGIC;
    iBuff1_9_V_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    iBuff1_10_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    iBuff1_10_V_ce0 : OUT STD_LOGIC;
    iBuff1_10_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    iBuff1_10_V_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    iBuff1_10_V_ce1 : OUT STD_LOGIC;
    iBuff1_10_V_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    iBuff1_11_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    iBuff1_11_V_ce0 : OUT STD_LOGIC;
    iBuff1_11_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    iBuff1_11_V_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    iBuff1_11_V_ce1 : OUT STD_LOGIC;
    iBuff1_11_V_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    iBuff1_12_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    iBuff1_12_V_ce0 : OUT STD_LOGIC;
    iBuff1_12_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    iBuff1_12_V_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    iBuff1_12_V_ce1 : OUT STD_LOGIC;
    iBuff1_12_V_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    iBuff1_13_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    iBuff1_13_V_ce0 : OUT STD_LOGIC;
    iBuff1_13_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    iBuff1_13_V_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    iBuff1_13_V_ce1 : OUT STD_LOGIC;
    iBuff1_13_V_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    iBuff1_14_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    iBuff1_14_V_ce0 : OUT STD_LOGIC;
    iBuff1_14_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    iBuff1_14_V_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    iBuff1_14_V_ce1 : OUT STD_LOGIC;
    iBuff1_14_V_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    iBuff1_15_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    iBuff1_15_V_ce0 : OUT STD_LOGIC;
    iBuff1_15_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    iBuff1_15_V_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    iBuff1_15_V_ce1 : OUT STD_LOGIC;
    iBuff1_15_V_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    oBuff1_0_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    oBuff1_0_V_ce0 : OUT STD_LOGIC;
    oBuff1_0_V_we0 : OUT STD_LOGIC;
    oBuff1_0_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    oBuff1_0_V_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    oBuff1_0_V_ce1 : OUT STD_LOGIC;
    oBuff1_0_V_we1 : OUT STD_LOGIC;
    oBuff1_0_V_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    oBuff1_1_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    oBuff1_1_V_ce0 : OUT STD_LOGIC;
    oBuff1_1_V_we0 : OUT STD_LOGIC;
    oBuff1_1_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    oBuff1_1_V_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    oBuff1_1_V_ce1 : OUT STD_LOGIC;
    oBuff1_1_V_we1 : OUT STD_LOGIC;
    oBuff1_1_V_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    oBuff1_2_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    oBuff1_2_V_ce0 : OUT STD_LOGIC;
    oBuff1_2_V_we0 : OUT STD_LOGIC;
    oBuff1_2_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    oBuff1_2_V_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    oBuff1_2_V_ce1 : OUT STD_LOGIC;
    oBuff1_2_V_we1 : OUT STD_LOGIC;
    oBuff1_2_V_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    oBuff1_3_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    oBuff1_3_V_ce0 : OUT STD_LOGIC;
    oBuff1_3_V_we0 : OUT STD_LOGIC;
    oBuff1_3_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    oBuff1_3_V_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    oBuff1_3_V_ce1 : OUT STD_LOGIC;
    oBuff1_3_V_we1 : OUT STD_LOGIC;
    oBuff1_3_V_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    oBuff1_4_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    oBuff1_4_V_ce0 : OUT STD_LOGIC;
    oBuff1_4_V_we0 : OUT STD_LOGIC;
    oBuff1_4_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    oBuff1_4_V_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    oBuff1_4_V_ce1 : OUT STD_LOGIC;
    oBuff1_4_V_we1 : OUT STD_LOGIC;
    oBuff1_4_V_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    oBuff1_5_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    oBuff1_5_V_ce0 : OUT STD_LOGIC;
    oBuff1_5_V_we0 : OUT STD_LOGIC;
    oBuff1_5_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    oBuff1_5_V_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    oBuff1_5_V_ce1 : OUT STD_LOGIC;
    oBuff1_5_V_we1 : OUT STD_LOGIC;
    oBuff1_5_V_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    oBuff1_6_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    oBuff1_6_V_ce0 : OUT STD_LOGIC;
    oBuff1_6_V_we0 : OUT STD_LOGIC;
    oBuff1_6_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    oBuff1_6_V_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    oBuff1_6_V_ce1 : OUT STD_LOGIC;
    oBuff1_6_V_we1 : OUT STD_LOGIC;
    oBuff1_6_V_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    oBuff1_7_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    oBuff1_7_V_ce0 : OUT STD_LOGIC;
    oBuff1_7_V_we0 : OUT STD_LOGIC;
    oBuff1_7_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    oBuff1_7_V_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    oBuff1_7_V_ce1 : OUT STD_LOGIC;
    oBuff1_7_V_we1 : OUT STD_LOGIC;
    oBuff1_7_V_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    oBuff1_8_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    oBuff1_8_V_ce0 : OUT STD_LOGIC;
    oBuff1_8_V_we0 : OUT STD_LOGIC;
    oBuff1_8_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    oBuff1_8_V_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    oBuff1_8_V_ce1 : OUT STD_LOGIC;
    oBuff1_8_V_we1 : OUT STD_LOGIC;
    oBuff1_8_V_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    oBuff1_9_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    oBuff1_9_V_ce0 : OUT STD_LOGIC;
    oBuff1_9_V_we0 : OUT STD_LOGIC;
    oBuff1_9_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    oBuff1_9_V_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    oBuff1_9_V_ce1 : OUT STD_LOGIC;
    oBuff1_9_V_we1 : OUT STD_LOGIC;
    oBuff1_9_V_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    oBuff1_10_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    oBuff1_10_V_ce0 : OUT STD_LOGIC;
    oBuff1_10_V_we0 : OUT STD_LOGIC;
    oBuff1_10_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    oBuff1_10_V_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    oBuff1_10_V_ce1 : OUT STD_LOGIC;
    oBuff1_10_V_we1 : OUT STD_LOGIC;
    oBuff1_10_V_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    oBuff1_11_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    oBuff1_11_V_ce0 : OUT STD_LOGIC;
    oBuff1_11_V_we0 : OUT STD_LOGIC;
    oBuff1_11_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    oBuff1_11_V_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    oBuff1_11_V_ce1 : OUT STD_LOGIC;
    oBuff1_11_V_we1 : OUT STD_LOGIC;
    oBuff1_11_V_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    oBuff1_12_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    oBuff1_12_V_ce0 : OUT STD_LOGIC;
    oBuff1_12_V_we0 : OUT STD_LOGIC;
    oBuff1_12_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    oBuff1_12_V_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    oBuff1_12_V_ce1 : OUT STD_LOGIC;
    oBuff1_12_V_we1 : OUT STD_LOGIC;
    oBuff1_12_V_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    oBuff1_13_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    oBuff1_13_V_ce0 : OUT STD_LOGIC;
    oBuff1_13_V_we0 : OUT STD_LOGIC;
    oBuff1_13_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    oBuff1_13_V_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    oBuff1_13_V_ce1 : OUT STD_LOGIC;
    oBuff1_13_V_we1 : OUT STD_LOGIC;
    oBuff1_13_V_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    oBuff1_14_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    oBuff1_14_V_ce0 : OUT STD_LOGIC;
    oBuff1_14_V_we0 : OUT STD_LOGIC;
    oBuff1_14_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    oBuff1_14_V_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    oBuff1_14_V_ce1 : OUT STD_LOGIC;
    oBuff1_14_V_we1 : OUT STD_LOGIC;
    oBuff1_14_V_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    oBuff1_15_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    oBuff1_15_V_ce0 : OUT STD_LOGIC;
    oBuff1_15_V_we0 : OUT STD_LOGIC;
    oBuff1_15_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    oBuff1_15_V_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    oBuff1_15_V_ce1 : OUT STD_LOGIC;
    oBuff1_15_V_we1 : OUT STD_LOGIC;
    oBuff1_15_V_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    iBuff2_0_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    iBuff2_0_V_ce0 : OUT STD_LOGIC;
    iBuff2_0_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    iBuff2_0_V_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    iBuff2_0_V_ce1 : OUT STD_LOGIC;
    iBuff2_0_V_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    iBuff2_1_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    iBuff2_1_V_ce0 : OUT STD_LOGIC;
    iBuff2_1_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    iBuff2_1_V_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    iBuff2_1_V_ce1 : OUT STD_LOGIC;
    iBuff2_1_V_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    iBuff2_2_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    iBuff2_2_V_ce0 : OUT STD_LOGIC;
    iBuff2_2_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    iBuff2_2_V_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    iBuff2_2_V_ce1 : OUT STD_LOGIC;
    iBuff2_2_V_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    iBuff2_3_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    iBuff2_3_V_ce0 : OUT STD_LOGIC;
    iBuff2_3_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    iBuff2_3_V_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    iBuff2_3_V_ce1 : OUT STD_LOGIC;
    iBuff2_3_V_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    iBuff2_4_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    iBuff2_4_V_ce0 : OUT STD_LOGIC;
    iBuff2_4_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    iBuff2_4_V_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    iBuff2_4_V_ce1 : OUT STD_LOGIC;
    iBuff2_4_V_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    iBuff2_5_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    iBuff2_5_V_ce0 : OUT STD_LOGIC;
    iBuff2_5_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    iBuff2_5_V_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    iBuff2_5_V_ce1 : OUT STD_LOGIC;
    iBuff2_5_V_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    iBuff2_6_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    iBuff2_6_V_ce0 : OUT STD_LOGIC;
    iBuff2_6_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    iBuff2_6_V_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    iBuff2_6_V_ce1 : OUT STD_LOGIC;
    iBuff2_6_V_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    iBuff2_7_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    iBuff2_7_V_ce0 : OUT STD_LOGIC;
    iBuff2_7_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    iBuff2_7_V_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    iBuff2_7_V_ce1 : OUT STD_LOGIC;
    iBuff2_7_V_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    iBuff2_8_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    iBuff2_8_V_ce0 : OUT STD_LOGIC;
    iBuff2_8_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    iBuff2_8_V_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    iBuff2_8_V_ce1 : OUT STD_LOGIC;
    iBuff2_8_V_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    iBuff2_9_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    iBuff2_9_V_ce0 : OUT STD_LOGIC;
    iBuff2_9_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    iBuff2_9_V_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    iBuff2_9_V_ce1 : OUT STD_LOGIC;
    iBuff2_9_V_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    iBuff2_10_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    iBuff2_10_V_ce0 : OUT STD_LOGIC;
    iBuff2_10_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    iBuff2_10_V_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    iBuff2_10_V_ce1 : OUT STD_LOGIC;
    iBuff2_10_V_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    iBuff2_11_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    iBuff2_11_V_ce0 : OUT STD_LOGIC;
    iBuff2_11_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    iBuff2_11_V_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    iBuff2_11_V_ce1 : OUT STD_LOGIC;
    iBuff2_11_V_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    iBuff2_12_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    iBuff2_12_V_ce0 : OUT STD_LOGIC;
    iBuff2_12_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    iBuff2_12_V_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    iBuff2_12_V_ce1 : OUT STD_LOGIC;
    iBuff2_12_V_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    iBuff2_13_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    iBuff2_13_V_ce0 : OUT STD_LOGIC;
    iBuff2_13_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    iBuff2_13_V_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    iBuff2_13_V_ce1 : OUT STD_LOGIC;
    iBuff2_13_V_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    iBuff2_14_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    iBuff2_14_V_ce0 : OUT STD_LOGIC;
    iBuff2_14_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    iBuff2_14_V_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    iBuff2_14_V_ce1 : OUT STD_LOGIC;
    iBuff2_14_V_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    iBuff2_15_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    iBuff2_15_V_ce0 : OUT STD_LOGIC;
    iBuff2_15_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    iBuff2_15_V_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    iBuff2_15_V_ce1 : OUT STD_LOGIC;
    iBuff2_15_V_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    oBuff2_0_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    oBuff2_0_V_ce0 : OUT STD_LOGIC;
    oBuff2_0_V_we0 : OUT STD_LOGIC;
    oBuff2_0_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    oBuff2_0_V_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    oBuff2_0_V_ce1 : OUT STD_LOGIC;
    oBuff2_0_V_we1 : OUT STD_LOGIC;
    oBuff2_0_V_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    oBuff2_1_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    oBuff2_1_V_ce0 : OUT STD_LOGIC;
    oBuff2_1_V_we0 : OUT STD_LOGIC;
    oBuff2_1_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    oBuff2_1_V_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    oBuff2_1_V_ce1 : OUT STD_LOGIC;
    oBuff2_1_V_we1 : OUT STD_LOGIC;
    oBuff2_1_V_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    oBuff2_2_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    oBuff2_2_V_ce0 : OUT STD_LOGIC;
    oBuff2_2_V_we0 : OUT STD_LOGIC;
    oBuff2_2_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    oBuff2_2_V_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    oBuff2_2_V_ce1 : OUT STD_LOGIC;
    oBuff2_2_V_we1 : OUT STD_LOGIC;
    oBuff2_2_V_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    oBuff2_3_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    oBuff2_3_V_ce0 : OUT STD_LOGIC;
    oBuff2_3_V_we0 : OUT STD_LOGIC;
    oBuff2_3_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    oBuff2_3_V_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    oBuff2_3_V_ce1 : OUT STD_LOGIC;
    oBuff2_3_V_we1 : OUT STD_LOGIC;
    oBuff2_3_V_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    oBuff2_4_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    oBuff2_4_V_ce0 : OUT STD_LOGIC;
    oBuff2_4_V_we0 : OUT STD_LOGIC;
    oBuff2_4_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    oBuff2_4_V_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    oBuff2_4_V_ce1 : OUT STD_LOGIC;
    oBuff2_4_V_we1 : OUT STD_LOGIC;
    oBuff2_4_V_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    oBuff2_5_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    oBuff2_5_V_ce0 : OUT STD_LOGIC;
    oBuff2_5_V_we0 : OUT STD_LOGIC;
    oBuff2_5_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    oBuff2_5_V_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    oBuff2_5_V_ce1 : OUT STD_LOGIC;
    oBuff2_5_V_we1 : OUT STD_LOGIC;
    oBuff2_5_V_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    oBuff2_6_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    oBuff2_6_V_ce0 : OUT STD_LOGIC;
    oBuff2_6_V_we0 : OUT STD_LOGIC;
    oBuff2_6_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    oBuff2_6_V_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    oBuff2_6_V_ce1 : OUT STD_LOGIC;
    oBuff2_6_V_we1 : OUT STD_LOGIC;
    oBuff2_6_V_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    oBuff2_7_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    oBuff2_7_V_ce0 : OUT STD_LOGIC;
    oBuff2_7_V_we0 : OUT STD_LOGIC;
    oBuff2_7_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    oBuff2_7_V_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    oBuff2_7_V_ce1 : OUT STD_LOGIC;
    oBuff2_7_V_we1 : OUT STD_LOGIC;
    oBuff2_7_V_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    oBuff2_8_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    oBuff2_8_V_ce0 : OUT STD_LOGIC;
    oBuff2_8_V_we0 : OUT STD_LOGIC;
    oBuff2_8_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    oBuff2_8_V_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    oBuff2_8_V_ce1 : OUT STD_LOGIC;
    oBuff2_8_V_we1 : OUT STD_LOGIC;
    oBuff2_8_V_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    oBuff2_9_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    oBuff2_9_V_ce0 : OUT STD_LOGIC;
    oBuff2_9_V_we0 : OUT STD_LOGIC;
    oBuff2_9_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    oBuff2_9_V_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    oBuff2_9_V_ce1 : OUT STD_LOGIC;
    oBuff2_9_V_we1 : OUT STD_LOGIC;
    oBuff2_9_V_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    oBuff2_10_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    oBuff2_10_V_ce0 : OUT STD_LOGIC;
    oBuff2_10_V_we0 : OUT STD_LOGIC;
    oBuff2_10_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    oBuff2_10_V_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    oBuff2_10_V_ce1 : OUT STD_LOGIC;
    oBuff2_10_V_we1 : OUT STD_LOGIC;
    oBuff2_10_V_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    oBuff2_11_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    oBuff2_11_V_ce0 : OUT STD_LOGIC;
    oBuff2_11_V_we0 : OUT STD_LOGIC;
    oBuff2_11_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    oBuff2_11_V_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    oBuff2_11_V_ce1 : OUT STD_LOGIC;
    oBuff2_11_V_we1 : OUT STD_LOGIC;
    oBuff2_11_V_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    oBuff2_12_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    oBuff2_12_V_ce0 : OUT STD_LOGIC;
    oBuff2_12_V_we0 : OUT STD_LOGIC;
    oBuff2_12_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    oBuff2_12_V_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    oBuff2_12_V_ce1 : OUT STD_LOGIC;
    oBuff2_12_V_we1 : OUT STD_LOGIC;
    oBuff2_12_V_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    oBuff2_13_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    oBuff2_13_V_ce0 : OUT STD_LOGIC;
    oBuff2_13_V_we0 : OUT STD_LOGIC;
    oBuff2_13_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    oBuff2_13_V_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    oBuff2_13_V_ce1 : OUT STD_LOGIC;
    oBuff2_13_V_we1 : OUT STD_LOGIC;
    oBuff2_13_V_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    oBuff2_14_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    oBuff2_14_V_ce0 : OUT STD_LOGIC;
    oBuff2_14_V_we0 : OUT STD_LOGIC;
    oBuff2_14_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    oBuff2_14_V_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    oBuff2_14_V_ce1 : OUT STD_LOGIC;
    oBuff2_14_V_we1 : OUT STD_LOGIC;
    oBuff2_14_V_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    oBuff2_15_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    oBuff2_15_V_ce0 : OUT STD_LOGIC;
    oBuff2_15_V_we0 : OUT STD_LOGIC;
    oBuff2_15_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    oBuff2_15_V_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    oBuff2_15_V_ce1 : OUT STD_LOGIC;
    oBuff2_15_V_we1 : OUT STD_LOGIC;
    oBuff2_15_V_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    wtBuf_0_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    wtBuf_0_V_ce0 : OUT STD_LOGIC;
    wtBuf_0_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    wtBuf_1_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    wtBuf_1_V_ce0 : OUT STD_LOGIC;
    wtBuf_1_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    wtBuf_2_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    wtBuf_2_V_ce0 : OUT STD_LOGIC;
    wtBuf_2_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    wtBuf_3_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    wtBuf_3_V_ce0 : OUT STD_LOGIC;
    wtBuf_3_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    inh : IN STD_LOGIC_VECTOR (15 downto 0);
    inw : IN STD_LOGIC_VECTOR (15 downto 0);
    outh : IN STD_LOGIC_VECTOR (15 downto 0);
    width : IN STD_LOGIC_VECTOR (15 downto 0);
    pw_h : IN STD_LOGIC_VECTOR (7 downto 0);
    pw_w : IN STD_LOGIC_VECTOR (7 downto 0);
    ps_h : IN STD_LOGIC_VECTOR (7 downto 0);
    ps_w : IN STD_LOGIC_VECTOR (7 downto 0);
    avg_pool : IN STD_LOGIC;
    one_by_diviser : IN STD_LOGIC_VECTOR (7 downto 0);
    pool : IN STD_LOGIC_VECTOR (7 downto 0);
    half_rows : IN STD_LOGIC_VECTOR (15 downto 0);
    conv3ds : IN STD_LOGIC_VECTOR (7 downto 0);
    vpad : IN STD_LOGIC_VECTOR (7 downto 0);
    hpad : IN STD_LOGIC_VECTOR (7 downto 0);
    outshift : IN STD_LOGIC_VECTOR (7 downto 0) );
end;


architecture behav of a1_poolingLayer is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000100000";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (17 downto 0) := "000000000001000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (17 downto 0) := "000000000010000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (17 downto 0) := "000000000100000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (17 downto 0) := "000000001000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (17 downto 0) := "000000010000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (17 downto 0) := "000000100000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (17 downto 0) := "000001000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (17 downto 0) := "000010000000000000";
    constant ap_ST_fsm_pp1_stage0 : STD_LOGIC_VECTOR (17 downto 0) := "000100000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (17 downto 0) := "001000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (17 downto 0) := "010000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (17 downto 0) := "100000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv4_7 : STD_LOGIC_VECTOR (3 downto 0) := "0111";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv4_B : STD_LOGIC_VECTOR (3 downto 0) := "1011";
    constant ap_const_lv4_C : STD_LOGIC_VECTOR (3 downto 0) := "1100";
    constant ap_const_lv4_D : STD_LOGIC_VECTOR (3 downto 0) := "1101";
    constant ap_const_lv4_E : STD_LOGIC_VECTOR (3 downto 0) := "1110";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv16_FFFF : STD_LOGIC_VECTOR (15 downto 0) := "1111111111111111";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv31_1 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000001";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv15_1 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000001";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal row1_0_i_reg_7169 : STD_LOGIC_VECTOR (15 downto 0);
    signal row2_0_i_reg_7178 : STD_LOGIC_VECTOR (15 downto 0);
    signal k_0_i_reg_7188 : STD_LOGIC_VECTOR (30 downto 0);
    signal col1_0_i_reg_7199 : STD_LOGIC_VECTOR (15 downto 0);
    signal col2_0_i_reg_7210 : STD_LOGIC_VECTOR (15 downto 0);
    signal r1_0_i_reg_7221 : STD_LOGIC_VECTOR (7 downto 0);
    signal c1_0_i_reg_7232 : STD_LOGIC_VECTOR (7 downto 0);
    signal r2_0_i_reg_7243 : STD_LOGIC_VECTOR (7 downto 0);
    signal c2_0_i_reg_7254 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_cnt_0_i_reg_7265 : STD_LOGIC_VECTOR (15 downto 0);
    signal pool_cnt_0_i_reg_7274 : STD_LOGIC_VECTOR (7 downto 0);
    signal row2_2_i_reg_7322 : STD_LOGIC_VECTOR (15 downto 0);
    signal k_1_i_reg_7332 : STD_LOGIC_VECTOR (14 downto 0);
    signal col2_3_i_reg_7343 : STD_LOGIC_VECTOR (15 downto 0);
    signal r2_3_i_reg_7354 : STD_LOGIC_VECTOR (7 downto 0);
    signal c2_2_i_reg_7365 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_cnt_2_i_reg_7376 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_cnt_2_i_reg_7388 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_113_fu_8015_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_113_reg_24569 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_readRegisters_short_s_fu_7427_ap_idle : STD_LOGIC;
    signal grp_readRegisters_short_s_fu_7427_ap_ready : STD_LOGIC;
    signal grp_readRegisters_short_s_fu_7427_ap_done : STD_LOGIC;
    signal temp_2_fu_8025_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_2_reg_24579 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_23_fu_8080_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_23_reg_24584 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal avg_pool_read_read_fu_1912_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_readRegisters_short_s_fu_7427_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal row_end_reg_24664 : STD_LOGIC_VECTOR (15 downto 0);
    signal lBound_fu_23378_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal lBound_reg_24673 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_9_fu_8095_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_9_reg_24679 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_9_cast_fu_8099_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_9_cast_reg_24686 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_23384_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal row_init_reg_24691 : STD_LOGIC_VECTOR (15 downto 0);
    signal i_fu_8493_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal i_reg_24699 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal wts_flag_fu_9143_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal wts_flag_reg_25745 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond3013_i_fu_8487_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal row1_cast_fu_9810_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal grp_readRegisters_int_s_fu_7422_ap_idle : STD_LOGIC;
    signal grp_readRegisters_int_s_fu_7422_ap_ready : STD_LOGIC;
    signal grp_readRegisters_int_s_fu_7422_ap_done : STD_LOGIC;
    signal ap_block_state6_on_subcall_done : BOOLEAN;
    signal row2_fu_9814_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_6_fu_9820_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_6_reg_25895 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_7_fu_9871_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_7_reg_25900 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_10_fu_9879_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_10_reg_25905 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_12_cast_fu_9882_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_12_cast_reg_25912 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_13_cast_fu_9885_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_13_cast_reg_25919 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_14_fu_9888_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_14_reg_25945 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_01763_0_i_fu_9891_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_01763_0_i_reg_26051 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_01763_0_i_cast_fu_9894_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_01763_0_i_cast_reg_26151 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_15_fu_9906_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_15_reg_26219 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_block_state7_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal tmp_15_reg_26219_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_15_reg_26219_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_15_reg_26219_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal k_fu_9911_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal r1_2_i_fu_9997_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal r1_2_i_reg_26228 : STD_LOGIC_VECTOR (7 downto 0);
    signal r2_2_i_fu_10005_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal r2_2_i_reg_26234 : STD_LOGIC_VECTOR (7 downto 0);
    signal row1_2_fu_10028_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal row1_2_reg_26240 : STD_LOGIC_VECTOR (15 downto 0);
    signal row2_4_fu_10036_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal row2_4_reg_26246 : STD_LOGIC_VECTOR (15 downto 0);
    signal col1_2_i_fu_10044_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal col1_2_i_reg_26252 : STD_LOGIC_VECTOR (15 downto 0);
    signal col2_2_i_fu_10052_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal col2_2_i_reg_26258 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_25_fu_10064_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_25_reg_26264 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_27_fu_10073_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_27_reg_26269 : STD_LOGIC_VECTOR (9 downto 0);
    signal c1_fu_10078_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal c2_fu_10084_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_cnt_1_fu_10096_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_23391_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal idx1_reg_26289 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal grp_fu_23398_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal idx2_reg_26295 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_31_fu_10144_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_31_reg_26301 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_31_reg_26301_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_31_reg_26301_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_123_reg_26305 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_123_reg_26305_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_124_reg_26341 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_124_reg_26341_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond3019_i_fu_10159_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond3019_i_reg_26377 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond3019_i_reg_26377_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond3020_i_fu_10175_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond3020_i_reg_26413 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond3020_i_reg_26413_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_121_reg_26449 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_121_reg_26449_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_121_reg_26449_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_122_reg_26509 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_122_reg_26509_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_122_reg_26509_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_cnt_fu_10181_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_cnt_reg_26569 : STD_LOGIC_VECTOR (7 downto 0);
    signal iBuff1_0_V_addr_2_gep_fu_2870_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal iBuff2_0_V_addr_2_gep_fu_2878_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal iBuff1_0_V_addr_4_gep_fu_2886_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal iBuff2_0_V_addr_4_gep_fu_2894_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal iBuff1_1_V_addr_6_gep_fu_2934_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal iBuff2_1_V_addr_6_gep_fu_2942_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal iBuff1_1_V_addr_7_gep_fu_2950_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal iBuff2_1_V_addr_7_gep_fu_2958_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal iBuff1_2_V_addr_5_gep_fu_2998_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal iBuff2_2_V_addr_5_gep_fu_3006_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal iBuff1_2_V_addr_7_gep_fu_3014_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal iBuff2_2_V_addr_7_gep_fu_3022_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal iBuff1_3_V_addr_5_gep_fu_3062_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal iBuff2_3_V_addr_5_gep_fu_3070_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal iBuff1_3_V_addr_7_gep_fu_3078_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal iBuff2_3_V_addr_7_gep_fu_3086_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal iBuff1_4_V_addr_5_gep_fu_3126_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal iBuff2_4_V_addr_5_gep_fu_3134_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal iBuff1_4_V_addr_7_gep_fu_3142_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal iBuff2_4_V_addr_7_gep_fu_3150_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal iBuff1_5_V_addr_5_gep_fu_3190_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal iBuff2_5_V_addr_5_gep_fu_3198_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal iBuff1_5_V_addr_7_gep_fu_3206_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal iBuff2_5_V_addr_7_gep_fu_3214_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal iBuff1_6_V_addr_5_gep_fu_3254_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal iBuff2_6_V_addr_5_gep_fu_3262_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal iBuff1_6_V_addr_7_gep_fu_3270_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal iBuff2_6_V_addr_7_gep_fu_3278_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal iBuff1_7_V_addr_5_gep_fu_3318_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal iBuff2_7_V_addr_5_gep_fu_3326_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal iBuff1_7_V_addr_7_gep_fu_3334_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal iBuff2_7_V_addr_7_gep_fu_3342_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal iBuff1_8_V_addr_6_gep_fu_3382_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal iBuff2_8_V_addr_6_gep_fu_3390_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_88_fu_10399_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_88_reg_27264 : STD_LOGIC_VECTOR (0 downto 0);
    signal iBuff1_8_V_addr_8_gep_fu_3398_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal iBuff2_8_V_addr_8_gep_fu_3406_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_89_fu_10403_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_89_reg_27280 : STD_LOGIC_VECTOR (0 downto 0);
    signal iBuff1_9_V_addr_6_gep_fu_3446_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal iBuff2_9_V_addr_6_gep_fu_3454_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_90_fu_10407_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_90_reg_27316 : STD_LOGIC_VECTOR (0 downto 0);
    signal iBuff1_9_V_addr_8_gep_fu_3462_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal iBuff2_9_V_addr_8_gep_fu_3470_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_91_fu_10411_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_91_reg_27332 : STD_LOGIC_VECTOR (0 downto 0);
    signal iBuff1_10_V_addr_6_gep_fu_3510_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal iBuff2_10_V_addr_6_gep_fu_3518_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_92_fu_10415_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_92_reg_27368 : STD_LOGIC_VECTOR (0 downto 0);
    signal iBuff1_10_V_addr_8_gep_fu_3526_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal iBuff2_10_V_addr_8_gep_fu_3534_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_93_fu_10419_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_93_reg_27384 : STD_LOGIC_VECTOR (0 downto 0);
    signal iBuff1_11_V_addr_6_gep_fu_3574_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal iBuff2_11_V_addr_6_gep_fu_3582_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_94_fu_10423_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_94_reg_27420 : STD_LOGIC_VECTOR (0 downto 0);
    signal iBuff1_11_V_addr_8_gep_fu_3590_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal iBuff2_11_V_addr_8_gep_fu_3598_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_95_fu_10427_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_95_reg_27436 : STD_LOGIC_VECTOR (0 downto 0);
    signal iBuff1_12_V_addr_6_gep_fu_3638_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal iBuff2_12_V_addr_6_gep_fu_3646_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_97_fu_10431_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_97_reg_27472 : STD_LOGIC_VECTOR (0 downto 0);
    signal iBuff1_12_V_addr_8_gep_fu_3654_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal iBuff2_12_V_addr_8_gep_fu_3662_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_98_fu_10435_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_98_reg_27488 : STD_LOGIC_VECTOR (0 downto 0);
    signal iBuff1_13_V_addr_6_gep_fu_3702_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal iBuff2_13_V_addr_6_gep_fu_3710_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_100_fu_10439_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_100_reg_27524 : STD_LOGIC_VECTOR (0 downto 0);
    signal iBuff1_13_V_addr_8_gep_fu_3718_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal iBuff2_13_V_addr_8_gep_fu_3726_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_101_fu_10443_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_101_reg_27540 : STD_LOGIC_VECTOR (0 downto 0);
    signal iBuff1_14_V_addr_6_gep_fu_3766_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal iBuff2_14_V_addr_6_gep_fu_3774_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_103_fu_10447_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_103_reg_27576 : STD_LOGIC_VECTOR (0 downto 0);
    signal iBuff1_14_V_addr_8_gep_fu_3782_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal iBuff2_14_V_addr_8_gep_fu_3790_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_104_fu_10451_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_104_reg_27592 : STD_LOGIC_VECTOR (0 downto 0);
    signal iBuff1_15_V_addr_6_gep_fu_3830_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal iBuff2_15_V_addr_6_gep_fu_3838_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_106_fu_10455_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_106_reg_27628 : STD_LOGIC_VECTOR (0 downto 0);
    signal iBuff1_15_V_addr_8_gep_fu_3846_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal iBuff2_15_V_addr_8_gep_fu_3854_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_107_fu_10459_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_107_reg_27644 : STD_LOGIC_VECTOR (0 downto 0);
    signal max2_0_V_1_load_reg_27650 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal max2_1_V_1_load_reg_27657 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_2_V_1_load_reg_27664 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_3_V_1_load_reg_27671 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_4_V_1_load_reg_27678 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_5_V_1_load_reg_27685 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_6_V_1_load_reg_27692 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_7_V_1_load_reg_27699 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_8_V_1_load_reg_27706 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_9_V_2_load_reg_27713 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_10_V_2_load_reg_27720 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_11_V_2_load_reg_27727 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_12_V_2_load_reg_27734 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_13_V_2_load_reg_27741 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_14_V_2_load_reg_27748 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_15_V_2_load_reg_27755 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_0_V_1_load_reg_27762 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_1_V_1_load_reg_27769 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_2_V_1_load_reg_27776 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_3_V_1_load_reg_27783 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_4_V_1_load_reg_27790 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_5_V_1_load_reg_27797 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_6_V_1_load_reg_27804 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_7_V_1_load_reg_27811 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_8_V_1_load_reg_27818 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_9_V_2_load_reg_27825 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_10_V_2_load_reg_27832 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_11_V_2_load_reg_27839 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_12_V_2_load_reg_27846 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_13_V_2_load_reg_27853 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_14_V_2_load_reg_27860 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_15_V_2_load_reg_27867 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr3_V_15_0_s_fu_11007_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr3_V_15_0_s_reg_27874 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr3_V_14_0_s_fu_11014_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr3_V_14_0_s_reg_27879 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr3_V_13_0_s_fu_11021_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr3_V_13_0_s_reg_27884 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr3_V_12_0_s_fu_11028_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr3_V_12_0_s_reg_27889 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr3_V_11_0_s_fu_11035_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr3_V_11_0_s_reg_27894 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr3_V_10_0_s_fu_11042_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr3_V_10_0_s_reg_27899 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr3_V_9_0_s_fu_11049_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr3_V_9_0_s_reg_27904 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr3_V_8_0_s_fu_11056_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr3_V_8_0_s_reg_27909 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr1_V_15_0_s_fu_11119_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr1_V_15_0_s_reg_27914 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr1_V_14_0_s_fu_11126_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr1_V_14_0_s_reg_27919 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr1_V_13_0_s_fu_11133_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr1_V_13_0_s_reg_27924 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr1_V_12_0_s_fu_11140_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr1_V_12_0_s_reg_27929 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr1_V_11_0_s_fu_11147_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr1_V_11_0_s_reg_27934 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr1_V_10_0_s_fu_11154_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr1_V_10_0_s_reg_27939 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr1_V_9_0_s_fu_11161_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr1_V_9_0_s_reg_27944 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr1_V_8_0_s_fu_11168_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr1_V_8_0_s_reg_27949 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr4_V_15_0_s_fu_11231_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr4_V_15_0_s_reg_27954 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr4_V_14_0_s_fu_11238_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr4_V_14_0_s_reg_27959 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr4_V_13_0_s_fu_11245_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr4_V_13_0_s_reg_27964 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr4_V_12_0_s_fu_11252_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr4_V_12_0_s_reg_27969 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr4_V_11_0_s_fu_11259_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr4_V_11_0_s_reg_27974 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr4_V_10_0_s_fu_11266_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr4_V_10_0_s_reg_27979 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr4_V_9_0_s_fu_11273_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr4_V_9_0_s_reg_27984 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr4_V_8_0_s_fu_11280_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr4_V_8_0_s_reg_27989 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr2_V_15_0_s_fu_11343_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr2_V_15_0_s_reg_27994 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr2_V_14_0_s_fu_11350_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr2_V_14_0_s_reg_27999 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr2_V_13_0_s_fu_11357_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr2_V_13_0_s_reg_28004 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr2_V_12_0_s_fu_11364_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr2_V_12_0_s_reg_28009 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr2_V_11_0_s_fu_11371_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr2_V_11_0_s_reg_28014 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr2_V_10_0_s_fu_11378_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr2_V_10_0_s_reg_28019 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr2_V_9_0_s_fu_11385_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr2_V_9_0_s_reg_28024 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr2_V_8_0_s_fu_11392_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr2_V_8_0_s_reg_28029 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum3_0_V_3339_v_v_fu_11505_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum3_0_V_3339_v_v_reg_28034 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum2_0_V_3147_v_v_fu_11521_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum2_0_V_3147_v_v_reg_28039 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum1_0_V_399_v_v_fu_11527_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum1_0_V_399_v_v_reg_28044 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum4_0_V_4_v_v_fu_11533_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum4_0_V_4_v_v_reg_28049 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum3_1_V_3342_v_v_fu_11629_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum3_1_V_3342_v_v_reg_28054 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum2_1_V_3155_v_v_fu_11645_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum2_1_V_3155_v_v_reg_28059 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum1_1_V_3103_v_v_fu_11651_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum1_1_V_3103_v_v_reg_28064 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum4_1_V_4_v_v_fu_11657_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum4_1_V_4_v_v_reg_28069 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum3_2_V_3345_v_v_fu_11753_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum3_2_V_3345_v_v_reg_28074 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum2_2_V_3163_v_v_fu_11769_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum2_2_V_3163_v_v_reg_28079 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum1_2_V_3107_v_v_fu_11775_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum1_2_V_3107_v_v_reg_28084 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum4_2_V_4_v_v_fu_11781_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum4_2_V_4_v_v_reg_28089 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum3_3_V_3348_v_v_fu_11877_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum3_3_V_3348_v_v_reg_28094 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum2_3_V_3171_v_v_fu_11893_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum2_3_V_3171_v_v_reg_28099 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum1_3_V_3111_v_v_fu_11899_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum1_3_V_3111_v_v_reg_28104 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum4_3_V_4_v_v_fu_11905_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum4_3_V_4_v_v_reg_28109 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum3_4_V_3351_v_v_fu_12001_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum3_4_V_3351_v_v_reg_28114 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum2_4_V_3179_v_v_fu_12017_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum2_4_V_3179_v_v_reg_28119 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum1_4_V_3115_v_v_fu_12023_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum1_4_V_3115_v_v_reg_28124 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum4_4_V_4_v_v_fu_12029_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum4_4_V_4_v_v_reg_28129 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum3_5_V_3354_v_v_fu_12125_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum3_5_V_3354_v_v_reg_28134 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum2_5_V_3187_v_v_fu_12141_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum2_5_V_3187_v_v_reg_28139 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum1_5_V_3119_v_v_fu_12147_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum1_5_V_3119_v_v_reg_28144 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum4_5_V_4_v_v_fu_12153_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum4_5_V_4_v_v_reg_28149 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum3_6_V_3357_v_v_fu_12249_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum3_6_V_3357_v_v_reg_28154 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum2_6_V_3195_v_v_fu_12265_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum2_6_V_3195_v_v_reg_28159 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum1_6_V_3123_v_v_fu_12271_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum1_6_V_3123_v_v_reg_28164 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum4_6_V_4_v_v_fu_12277_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum4_6_V_4_v_v_reg_28169 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum3_7_V_3360_v_v_fu_12373_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum3_7_V_3360_v_v_reg_28174 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum2_7_V_3203_v_v_fu_12389_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum2_7_V_3203_v_v_reg_28179 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum1_7_V_3127_v_v_fu_12395_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum1_7_V_3127_v_v_reg_28184 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum4_7_V_4_v_v_fu_12401_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum4_7_V_4_v_v_reg_28189 : STD_LOGIC_VECTOR (15 downto 0);
    signal max1_0_V_3_load_1_reg_28194 : STD_LOGIC_VECTOR (7 downto 0);
    signal max3_0_V_3_load_1_reg_28199 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum1_0_V_6_v_fu_13321_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum1_0_V_6_v_reg_28204 : STD_LOGIC_VECTOR (15 downto 0);
    signal storemerge12_in_i_fu_13337_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal storemerge12_in_i_reg_28209 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum2_0_V_6150_v_fu_13351_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum2_0_V_6150_v_reg_28214 : STD_LOGIC_VECTOR (15 downto 0);
    signal storemerge13_in_i_fu_13357_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal storemerge13_in_i_reg_28219 : STD_LOGIC_VECTOR (15 downto 0);
    signal max1_1_V_3_load_2_reg_28224 : STD_LOGIC_VECTOR (7 downto 0);
    signal max3_1_V_3_load_2_reg_28229 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum1_1_V_6_v_fu_13437_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum1_1_V_6_v_reg_28234 : STD_LOGIC_VECTOR (15 downto 0);
    signal storemerge12_in_i_1_fu_13453_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal storemerge12_in_i_1_reg_28239 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum2_1_V_6158_v_fu_13467_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum2_1_V_6158_v_reg_28244 : STD_LOGIC_VECTOR (15 downto 0);
    signal storemerge13_in_i_1_fu_13473_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal storemerge13_in_i_1_reg_28249 : STD_LOGIC_VECTOR (15 downto 0);
    signal max1_2_V_3_load_2_reg_28254 : STD_LOGIC_VECTOR (7 downto 0);
    signal max3_2_V_3_load_2_reg_28259 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum1_2_V_6_v_fu_13553_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum1_2_V_6_v_reg_28264 : STD_LOGIC_VECTOR (15 downto 0);
    signal storemerge12_in_i_2_fu_13569_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal storemerge12_in_i_2_reg_28269 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum2_2_V_6166_v_fu_13583_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum2_2_V_6166_v_reg_28274 : STD_LOGIC_VECTOR (15 downto 0);
    signal storemerge13_in_i_2_fu_13589_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal storemerge13_in_i_2_reg_28279 : STD_LOGIC_VECTOR (15 downto 0);
    signal max1_3_V_3_load_2_reg_28284 : STD_LOGIC_VECTOR (7 downto 0);
    signal max3_3_V_3_load_2_reg_28289 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum1_3_V_6_v_fu_13669_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum1_3_V_6_v_reg_28294 : STD_LOGIC_VECTOR (15 downto 0);
    signal storemerge12_in_i_3_fu_13685_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal storemerge12_in_i_3_reg_28299 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum2_3_V_6174_v_fu_13699_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum2_3_V_6174_v_reg_28304 : STD_LOGIC_VECTOR (15 downto 0);
    signal storemerge13_in_i_3_fu_13705_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal storemerge13_in_i_3_reg_28309 : STD_LOGIC_VECTOR (15 downto 0);
    signal max1_4_V_3_load_2_reg_28314 : STD_LOGIC_VECTOR (7 downto 0);
    signal max3_4_V_3_load_2_reg_28319 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum1_4_V_6_v_fu_13785_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum1_4_V_6_v_reg_28324 : STD_LOGIC_VECTOR (15 downto 0);
    signal storemerge12_in_i_4_fu_13801_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal storemerge12_in_i_4_reg_28329 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum2_4_V_6182_v_fu_13815_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum2_4_V_6182_v_reg_28334 : STD_LOGIC_VECTOR (15 downto 0);
    signal storemerge13_in_i_4_fu_13821_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal storemerge13_in_i_4_reg_28339 : STD_LOGIC_VECTOR (15 downto 0);
    signal max1_5_V_3_load_2_reg_28344 : STD_LOGIC_VECTOR (7 downto 0);
    signal max3_5_V_3_load_2_reg_28349 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum1_5_V_6_v_fu_13901_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum1_5_V_6_v_reg_28354 : STD_LOGIC_VECTOR (15 downto 0);
    signal storemerge12_in_i_5_fu_13917_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal storemerge12_in_i_5_reg_28359 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum2_5_V_6190_v_fu_13931_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum2_5_V_6190_v_reg_28364 : STD_LOGIC_VECTOR (15 downto 0);
    signal storemerge13_in_i_5_fu_13937_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal storemerge13_in_i_5_reg_28369 : STD_LOGIC_VECTOR (15 downto 0);
    signal max1_6_V_3_load_2_reg_28374 : STD_LOGIC_VECTOR (7 downto 0);
    signal max3_6_V_3_load_2_reg_28379 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum1_6_V_6_v_fu_14017_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum1_6_V_6_v_reg_28384 : STD_LOGIC_VECTOR (15 downto 0);
    signal storemerge12_in_i_6_fu_14033_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal storemerge12_in_i_6_reg_28389 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum2_6_V_6198_v_fu_14047_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum2_6_V_6198_v_reg_28394 : STD_LOGIC_VECTOR (15 downto 0);
    signal storemerge13_in_i_6_fu_14053_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal storemerge13_in_i_6_reg_28399 : STD_LOGIC_VECTOR (15 downto 0);
    signal max1_7_V_3_load_2_reg_28404 : STD_LOGIC_VECTOR (7 downto 0);
    signal max3_7_V_3_load_2_reg_28409 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum1_7_V_6_v_fu_14133_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum1_7_V_6_v_reg_28414 : STD_LOGIC_VECTOR (15 downto 0);
    signal storemerge12_in_i_7_fu_14149_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal storemerge12_in_i_7_reg_28419 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum2_7_V_6206_v_fu_14163_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum2_7_V_6206_v_reg_28424 : STD_LOGIC_VECTOR (15 downto 0);
    signal storemerge13_in_i_7_fu_14169_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal storemerge13_in_i_7_reg_28429 : STD_LOGIC_VECTOR (15 downto 0);
    signal max1_8_V_3_load_2_reg_28434 : STD_LOGIC_VECTOR (7 downto 0);
    signal max3_8_V_3_load_2_reg_28439 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum3_8_V_5_fu_14241_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum3_8_V_5_reg_28444 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum1_8_V_5_fu_14248_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum1_8_V_5_reg_28449 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum4_8_V_4_fu_14273_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum4_8_V_4_reg_28454 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum2_8_V_5_fu_14280_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum2_8_V_5_reg_28459 : STD_LOGIC_VECTOR (15 downto 0);
    signal max1_9_V_3_load_2_reg_28464 : STD_LOGIC_VECTOR (7 downto 0);
    signal max3_9_V_3_load_2_reg_28469 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum3_9_V_5_fu_14353_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum3_9_V_5_reg_28474 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum1_9_V_5_fu_14360_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum1_9_V_5_reg_28479 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum4_9_V_4_fu_14385_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum4_9_V_4_reg_28484 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum2_9_V_5_fu_14392_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum2_9_V_5_reg_28489 : STD_LOGIC_VECTOR (15 downto 0);
    signal max1_10_V_3_load_2_reg_28494 : STD_LOGIC_VECTOR (7 downto 0);
    signal max3_10_V_3_load_2_reg_28499 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum3_10_V_5_fu_14465_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum3_10_V_5_reg_28504 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum1_10_V_5_fu_14472_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum1_10_V_5_reg_28509 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum4_10_V_4_fu_14497_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum4_10_V_4_reg_28514 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum2_10_V_5_fu_14504_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum2_10_V_5_reg_28519 : STD_LOGIC_VECTOR (15 downto 0);
    signal max1_11_V_3_load_2_reg_28524 : STD_LOGIC_VECTOR (7 downto 0);
    signal max3_11_V_3_load_2_reg_28529 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum3_11_V_5_fu_14577_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum3_11_V_5_reg_28534 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum1_11_V_5_fu_14584_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum1_11_V_5_reg_28539 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum4_11_V_4_fu_14609_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum4_11_V_4_reg_28544 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum2_11_V_5_fu_14616_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum2_11_V_5_reg_28549 : STD_LOGIC_VECTOR (15 downto 0);
    signal max1_12_V_3_load_2_reg_28554 : STD_LOGIC_VECTOR (7 downto 0);
    signal max3_12_V_3_load_2_reg_28559 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum3_12_V_5_fu_14689_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum3_12_V_5_reg_28564 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum1_12_V_5_fu_14696_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum1_12_V_5_reg_28569 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum4_12_V_4_fu_14721_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum4_12_V_4_reg_28574 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum2_12_V_5_fu_14728_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum2_12_V_5_reg_28579 : STD_LOGIC_VECTOR (15 downto 0);
    signal max1_13_V_3_load_2_reg_28584 : STD_LOGIC_VECTOR (7 downto 0);
    signal max3_13_V_3_load_2_reg_28589 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum3_13_V_5_fu_14801_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum3_13_V_5_reg_28594 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum1_13_V_5_fu_14808_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum1_13_V_5_reg_28599 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum4_13_V_4_fu_14833_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum4_13_V_4_reg_28604 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum2_13_V_5_fu_14840_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum2_13_V_5_reg_28609 : STD_LOGIC_VECTOR (15 downto 0);
    signal max1_14_V_3_load_2_reg_28614 : STD_LOGIC_VECTOR (7 downto 0);
    signal max3_14_V_3_load_2_reg_28619 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum3_14_V_5_fu_14913_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum3_14_V_5_reg_28624 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum1_14_V_5_fu_14920_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum1_14_V_5_reg_28629 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum4_14_V_4_fu_14945_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum4_14_V_4_reg_28634 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum2_14_V_5_fu_14952_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum2_14_V_5_reg_28639 : STD_LOGIC_VECTOR (15 downto 0);
    signal max1_15_V_3_load_2_reg_28644 : STD_LOGIC_VECTOR (7 downto 0);
    signal max3_15_V_3_load_2_reg_28649 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum3_15_V_5_fu_15025_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum3_15_V_5_reg_28654 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum1_15_V_5_fu_15032_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum1_15_V_5_reg_28659 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum4_15_V_4_fu_15057_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum4_15_V_4_reg_28664 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum2_15_V_5_fu_15064_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum2_15_V_5_reg_28669 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum2_0_V_1_load_reg_28674 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal sum2_1_V_1_load_reg_28680 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_2_V_1_load_reg_28686 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_3_V_1_load_reg_28692 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_4_V_1_load_reg_28698 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_5_V_1_load_reg_28704 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_6_V_1_load_reg_28710 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_7_V_1_load_reg_28716 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_8_V_2_load_reg_28722 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_9_V_2_load_reg_28728 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_10_V_2_load_reg_28734 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_11_V_2_load_reg_28740 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_12_V_2_load_reg_28746 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_13_V_2_load_reg_28752 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_14_V_2_load_reg_28758 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_15_V_3_load_reg_28764 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_0_V_1_load_reg_28770 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_1_V_1_load_reg_28776 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_2_V_1_load_reg_28782 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_3_V_1_load_reg_28788 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_4_V_1_load_reg_28794 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_5_V_1_load_reg_28800 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_6_V_1_load_reg_28806 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_7_V_1_load_reg_28812 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_8_V_2_load_reg_28818 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_9_V_2_load_reg_28824 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_10_V_2_load_reg_28830 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_11_V_2_load_reg_28836 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_12_V_2_load_reg_28842 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_13_V_2_load_reg_28848 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_14_V_2_load_reg_28854 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_15_V_3_load_reg_28860 : STD_LOGIC_VECTOR (31 downto 0);
    signal oidx2_fu_17603_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal oidx2_reg_28866 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal oBuff1_0_V_addr_reg_28871 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff1_1_V_addr_reg_28876 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff1_2_V_addr_reg_28881 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff1_3_V_addr_reg_28886 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff1_4_V_addr_reg_28891 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff1_5_V_addr_reg_28896 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff1_6_V_addr_reg_28901 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff1_7_V_addr_reg_28906 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff1_8_V_addr_reg_28911 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff1_9_V_addr_reg_28916 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff1_10_V_addr_reg_28921 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff1_11_V_addr_reg_28926 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff1_12_V_addr_reg_28931 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff1_13_V_addr_reg_28936 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff1_14_V_addr_reg_28941 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff1_15_V_addr_reg_28946 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff1_0_V_addr_1_reg_28951 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff1_1_V_addr_1_reg_28956 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff1_2_V_addr_1_reg_28961 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff1_3_V_addr_1_reg_28966 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff1_4_V_addr_1_reg_28971 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff1_5_V_addr_1_reg_28976 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff1_6_V_addr_1_reg_28981 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff1_7_V_addr_1_reg_28986 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff1_8_V_addr_1_reg_28991 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff1_9_V_addr_1_reg_28996 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff1_10_V_addr_1_reg_29001 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff1_11_V_addr_1_reg_29006 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff1_12_V_addr_1_reg_29011 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff1_13_V_addr_1_reg_29016 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff1_14_V_addr_1_reg_29021 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff1_15_V_addr_1_reg_29026 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff2_0_V_addr_reg_29031 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff2_1_V_addr_reg_29036 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff2_2_V_addr_reg_29041 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff2_3_V_addr_reg_29046 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff2_4_V_addr_reg_29051 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff2_5_V_addr_reg_29056 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff2_6_V_addr_reg_29061 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff2_7_V_addr_reg_29066 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff2_8_V_addr_reg_29071 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff2_9_V_addr_reg_29076 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff2_10_V_addr_reg_29081 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff2_11_V_addr_reg_29086 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff2_12_V_addr_reg_29091 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff2_13_V_addr_reg_29096 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff2_14_V_addr_reg_29101 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff2_15_V_addr_reg_29106 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff2_0_V_addr_1_reg_29111 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff2_1_V_addr_1_reg_29116 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff2_2_V_addr_1_reg_29121 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff2_3_V_addr_1_reg_29126 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff2_4_V_addr_1_reg_29131 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff2_5_V_addr_1_reg_29136 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff2_6_V_addr_1_reg_29141 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff2_7_V_addr_1_reg_29146 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff2_8_V_addr_1_reg_29151 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff2_9_V_addr_1_reg_29156 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff2_10_V_addr_1_reg_29161 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff2_11_V_addr_1_reg_29166 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff2_12_V_addr_1_reg_29171 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff2_13_V_addr_1_reg_29176 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff2_14_V_addr_1_reg_29181 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff2_15_V_addr_1_reg_29186 : STD_LOGIC_VECTOR (10 downto 0);
    signal i_4_fu_17687_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal i_4_reg_29194 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal tmp_133_fu_17693_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_133_reg_29199 : STD_LOGIC_VECTOR (3 downto 0);
    signal exitcond3007_i_fu_17681_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_81_fu_17751_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_81_reg_29203 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_83_fu_17827_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_83_reg_29223 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_135_fu_17939_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_135_reg_29243 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_137_fu_18033_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_137_reg_29263 : STD_LOGIC_VECTOR (7 downto 0);
    signal exitcond3006_i_fu_18485_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal i_5_fu_18491_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal i_5_reg_29735 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_52_fu_19161_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_52_reg_30262 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage0 : signal is "none";
    signal ap_block_state19_pp1_stage0_iter0 : BOOLEAN;
    signal ap_block_state20_pp1_stage0_iter1 : BOOLEAN;
    signal ap_block_state21_pp1_stage0_iter2 : BOOLEAN;
    signal ap_block_state22_pp1_stage0_iter3 : BOOLEAN;
    signal ap_block_state23_pp1_stage0_iter4 : BOOLEAN;
    signal ap_block_pp1_stage0_11001 : BOOLEAN;
    signal tmp_52_reg_30262_pp1_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_52_reg_30262_pp1_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_52_reg_30262_pp1_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal k_1_fu_19166_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_enable_reg_pp1_iter0 : STD_LOGIC := '0';
    signal p_r2_3_i_14_fu_19217_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_r2_3_i_14_reg_30271 : STD_LOGIC_VECTOR (7 downto 0);
    signal row2_3_fu_19235_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal row2_3_reg_30277 : STD_LOGIC_VECTOR (15 downto 0);
    signal col2_5_i_fu_19243_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal col2_5_i_reg_30283 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_59_fu_19255_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_59_reg_30289 : STD_LOGIC_VECTOR (9 downto 0);
    signal c2_1_fu_19260_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_cnt_2_fu_19272_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_23661_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal idx2_1_reg_30304 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_enable_reg_pp1_iter1 : STD_LOGIC := '0';
    signal tmp_64_fu_19302_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_64_reg_30310 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_64_reg_30310_pp1_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_64_reg_30310_pp1_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_156_reg_30314 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_156_reg_30314_pp1_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond3024_i_fu_19317_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond3024_i_reg_30350 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond3024_i_reg_30350_pp1_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_155_reg_30386 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_155_reg_30386_pp1_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_155_reg_30386_pp1_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_cnt_1_fu_19323_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_cnt_1_reg_30446 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_69_fu_19372_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_69_reg_30631 : STD_LOGIC_VECTOR (63 downto 0);
    signal arr4_V_15_3_s_fu_19631_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr4_V_15_3_s_reg_30827 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr4_V_14_3_s_fu_19638_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr4_V_14_3_s_reg_30834 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr4_V_13_3_s_fu_19645_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr4_V_13_3_s_reg_30841 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr4_V_12_3_s_fu_19652_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr4_V_12_3_s_reg_30848 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr4_V_11_3_s_fu_19659_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr4_V_11_3_s_reg_30855 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr4_V_10_3_s_fu_19666_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr4_V_10_3_s_reg_30862 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr4_V_9_3_s_fu_19673_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr4_V_9_3_s_reg_30869 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr4_V_8_3_s_fu_19680_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr4_V_8_3_s_reg_30876 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr4_V_7_3_s_fu_19687_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr4_V_7_3_s_reg_30883 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr4_V_6_3_s_fu_19694_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr4_V_6_3_s_reg_30889 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr4_V_5_3_s_fu_19701_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr4_V_5_3_s_reg_30895 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr4_V_4_3_s_fu_19708_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr4_V_4_3_s_reg_30901 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr4_V_3_3_s_fu_19715_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr4_V_3_3_s_reg_30907 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr4_V_2_3_s_fu_19722_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr4_V_2_3_s_reg_30913 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr4_V_1_3_s_fu_19729_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr4_V_1_3_s_reg_30919 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr4_V_0_3_s_fu_19736_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr4_V_0_3_s_reg_30925 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr2_V_15_3_s_fu_19743_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr2_V_15_3_s_reg_30931 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr2_V_14_3_s_fu_19750_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr2_V_14_3_s_reg_30938 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr2_V_13_3_s_fu_19757_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr2_V_13_3_s_reg_30945 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr2_V_12_3_s_fu_19764_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr2_V_12_3_s_reg_30952 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr2_V_11_3_s_fu_19771_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr2_V_11_3_s_reg_30959 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr2_V_10_3_s_fu_19778_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr2_V_10_3_s_reg_30966 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr2_V_9_3_s_fu_19785_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr2_V_9_3_s_reg_30973 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr2_V_8_3_s_fu_19792_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr2_V_8_3_s_reg_30980 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr2_V_7_3_s_fu_19799_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr2_V_7_3_s_reg_30987 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr2_V_6_3_s_fu_19806_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr2_V_6_3_s_reg_30993 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr2_V_5_3_s_fu_19813_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr2_V_5_3_s_reg_30999 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr2_V_4_3_s_fu_19820_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr2_V_4_3_s_reg_31005 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr2_V_3_3_s_fu_19827_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr2_V_3_3_s_reg_31011 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr2_V_2_3_s_fu_19834_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr2_V_2_3_s_reg_31017 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr2_V_1_3_s_fu_19841_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr2_V_1_3_s_reg_31023 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr2_V_0_3_s_fu_19848_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr2_V_0_3_s_reg_31029 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum2_0_V_11_v_v_fu_19897_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum2_0_V_11_v_v_reg_31035 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum4_0_V_3_v_v_fu_19913_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum4_0_V_3_v_v_reg_31040 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum2_1_V_11_v_v_fu_19945_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum2_1_V_11_v_v_reg_31045 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum4_1_V_3_v_v_fu_19961_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum4_1_V_3_v_v_reg_31050 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum2_2_V_11_v_v_fu_19993_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum2_2_V_11_v_v_reg_31055 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum4_2_V_3_v_v_fu_20009_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum4_2_V_3_v_v_reg_31060 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum2_3_V_11_v_v_fu_20041_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum2_3_V_11_v_v_reg_31065 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum4_3_V_3_v_v_fu_20057_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum4_3_V_3_v_v_reg_31070 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum2_4_V_11_v_v_fu_20089_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum2_4_V_11_v_v_reg_31075 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum4_4_V_2_v_v_fu_20105_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum4_4_V_2_v_v_reg_31080 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum2_5_V_11_v_v_fu_20137_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum2_5_V_11_v_v_reg_31085 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum4_5_V_2_v_v_fu_20153_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum4_5_V_2_v_v_reg_31090 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum2_6_V_11_v_v_fu_20185_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum2_6_V_11_v_v_reg_31095 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum4_6_V_2_v_v_fu_20201_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum4_6_V_2_v_v_reg_31100 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum2_7_V_11_v_v_fu_20233_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum2_7_V_11_v_v_reg_31105 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum4_7_V_2_v_v_fu_20249_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum4_7_V_2_v_v_reg_31110 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum2_0_V_14_v_fu_20297_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum2_0_V_14_v_reg_31125 : STD_LOGIC_VECTOR (15 downto 0);
    signal storemerge_in_i_fu_20313_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal storemerge_in_i_reg_31130 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum2_1_V_14_v_fu_20345_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum2_1_V_14_v_reg_31145 : STD_LOGIC_VECTOR (15 downto 0);
    signal storemerge_in_i_1_fu_20361_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal storemerge_in_i_1_reg_31150 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum2_2_V_14_v_fu_20393_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum2_2_V_14_v_reg_31165 : STD_LOGIC_VECTOR (15 downto 0);
    signal storemerge_in_i_2_fu_20409_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal storemerge_in_i_2_reg_31170 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum2_3_V_14_v_fu_20441_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum2_3_V_14_v_reg_31185 : STD_LOGIC_VECTOR (15 downto 0);
    signal storemerge_in_i_3_fu_20457_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal storemerge_in_i_3_reg_31190 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum2_4_V_14_v_fu_20489_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum2_4_V_14_v_reg_31205 : STD_LOGIC_VECTOR (15 downto 0);
    signal storemerge_in_i_4_fu_20505_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal storemerge_in_i_4_reg_31210 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum2_5_V_14_v_fu_20537_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum2_5_V_14_v_reg_31225 : STD_LOGIC_VECTOR (15 downto 0);
    signal storemerge_in_i_5_fu_20553_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal storemerge_in_i_5_reg_31230 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum2_6_V_14_v_fu_20585_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum2_6_V_14_v_reg_31245 : STD_LOGIC_VECTOR (15 downto 0);
    signal storemerge_in_i_6_fu_20601_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal storemerge_in_i_6_reg_31250 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum2_7_V_14_v_fu_20633_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum2_7_V_14_v_reg_31265 : STD_LOGIC_VECTOR (15 downto 0);
    signal storemerge_in_i_7_fu_20649_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal storemerge_in_i_7_reg_31270 : STD_LOGIC_VECTOR (15 downto 0);
    signal iBuff1_8_V_load_reg_31285 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_enable_reg_pp1_iter3 : STD_LOGIC := '0';
    signal iBuff2_8_V_load_reg_31290 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_96_fu_20655_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_96_reg_31295 : STD_LOGIC_VECTOR (0 downto 0);
    signal iBuff1_9_V_load_reg_31311 : STD_LOGIC_VECTOR (7 downto 0);
    signal iBuff2_9_V_load_reg_31316 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_99_fu_20659_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_99_reg_31321 : STD_LOGIC_VECTOR (0 downto 0);
    signal iBuff1_10_V_load_reg_31337 : STD_LOGIC_VECTOR (7 downto 0);
    signal iBuff2_10_V_load_reg_31342 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_102_fu_20663_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_102_reg_31347 : STD_LOGIC_VECTOR (0 downto 0);
    signal iBuff1_11_V_load_reg_31363 : STD_LOGIC_VECTOR (7 downto 0);
    signal iBuff2_11_V_load_reg_31368 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_105_fu_20667_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_105_reg_31373 : STD_LOGIC_VECTOR (0 downto 0);
    signal iBuff1_12_V_load_reg_31389 : STD_LOGIC_VECTOR (7 downto 0);
    signal iBuff2_12_V_load_reg_31394 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_108_fu_20671_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_108_reg_31399 : STD_LOGIC_VECTOR (0 downto 0);
    signal iBuff1_13_V_load_reg_31415 : STD_LOGIC_VECTOR (7 downto 0);
    signal iBuff2_13_V_load_reg_31420 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_109_fu_20675_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_109_reg_31425 : STD_LOGIC_VECTOR (0 downto 0);
    signal iBuff1_14_V_load_reg_31441 : STD_LOGIC_VECTOR (7 downto 0);
    signal iBuff2_14_V_load_reg_31446 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_110_fu_20679_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_110_reg_31451 : STD_LOGIC_VECTOR (0 downto 0);
    signal iBuff1_15_V_load_reg_31467 : STD_LOGIC_VECTOR (7 downto 0);
    signal iBuff2_15_V_load_reg_31472 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_111_fu_20683_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_111_reg_31477 : STD_LOGIC_VECTOR (0 downto 0);
    signal oBuff1_0_V_addr_6_reg_31483 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_CS_fsm_state24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state24 : signal is "none";
    signal oBuff1_1_V_addr_4_reg_31488 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff1_2_V_addr_4_reg_31493 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff1_3_V_addr_2_reg_31498 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff1_4_V_addr_2_reg_31503 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff1_5_V_addr_2_reg_31508 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff1_6_V_addr_2_reg_31513 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff1_7_V_addr_2_reg_31518 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff1_8_V_addr_2_reg_31523 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff1_9_V_addr_2_reg_31528 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff1_10_V_addr_2_reg_31533 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff1_11_V_addr_2_reg_31538 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff1_12_V_addr_2_reg_31543 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff1_13_V_addr_2_reg_31548 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff1_14_V_addr_2_reg_31553 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff1_15_V_addr_2_reg_31558 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff2_0_V_addr_6_reg_31563 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff2_1_V_addr_4_reg_31568 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff2_2_V_addr_4_reg_31573 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff2_3_V_addr_2_reg_31578 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff2_4_V_addr_2_reg_31583 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff2_5_V_addr_2_reg_31588 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff2_6_V_addr_2_reg_31593 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff2_7_V_addr_2_reg_31598 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff2_8_V_addr_2_reg_31603 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff2_9_V_addr_2_reg_31608 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff2_10_V_addr_2_reg_31613 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff2_11_V_addr_2_reg_31618 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff2_12_V_addr_2_reg_31623 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff2_13_V_addr_2_reg_31628 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff2_14_V_addr_2_reg_31633 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff2_15_V_addr_2_reg_31638 : STD_LOGIC_VECTOR (10 downto 0);
    signal i_6_fu_23134_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal i_6_reg_31646 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state25 : signal is "none";
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_block_pp1_stage0_subdone : BOOLEAN;
    signal ap_condition_pp1_exit_iter0_state19 : STD_LOGIC;
    signal ap_enable_reg_pp1_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter4 : STD_LOGIC := '0';
    signal grp_readRegisters_int_s_fu_7422_ap_start : STD_LOGIC;
    signal grp_readRegisters_int_s_fu_7422_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_readRegisters_short_s_fu_7427_ap_start : STD_LOGIC;
    signal grp_readRegisters_short_s_fu_7427_in_read : STD_LOGIC_VECTOR (15 downto 0);
    signal i_0_i_reg_7158 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_phi_mux_row1_0_i_phi_fu_7172_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_phi_mux_row2_0_i_phi_fu_7181_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_col1_0_i_phi_fu_7203_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_col2_0_i_phi_fu_7214_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_r1_0_i_phi_fu_7225_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_r2_0_i_phi_fu_7247_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_pool_cnt_0_i_phi_fu_7278_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_pool_cnt_1_i_phi_fu_7289_p6 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_pool_cnt_1_i_reg_7286 : STD_LOGIC_VECTOR (7 downto 0);
    signal i19_0_i_reg_7300 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal i20_0_i_reg_7311 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal ap_phi_mux_row2_2_i_phi_fu_7325_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp1_stage0 : BOOLEAN;
    signal ap_phi_mux_col2_3_i_phi_fu_7347_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_r2_3_i_phi_fu_7358_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_pool_cnt_2_i_phi_fu_7380_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_pool_cnt_3_i_phi_fu_7400_p6 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp1_iter1_pool_cnt_3_i_reg_7397 : STD_LOGIC_VECTOR (7 downto 0);
    signal i27_0_i_reg_7411 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state26 : signal is "none";
    signal grp_readRegisters_int_s_fu_7422_ap_start_reg : STD_LOGIC := '0';
    signal grp_readRegisters_short_s_fu_7427_ap_start_reg : STD_LOGIC := '0';
    signal tmp_45_fu_10222_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_44_fu_10187_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_50_fu_10257_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_39_fu_10332_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_38_fu_10265_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_32_fu_16075_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_33_fu_16143_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal oBuff1_0_V_addr_2_gep_fu_3912_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff1_0_V_addr_3_gep_fu_3920_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff2_0_V_addr_2_gep_fu_3928_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff2_0_V_addr_3_gep_fu_3936_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff1_1_V_addr_2_gep_fu_3994_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff1_1_V_addr_3_gep_fu_4002_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff2_1_V_addr_2_gep_fu_4010_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff2_1_V_addr_3_gep_fu_4018_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff1_2_V_addr_2_gep_fu_4076_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff1_2_V_addr_3_gep_fu_4084_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff2_2_V_addr_2_gep_fu_4092_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff2_2_V_addr_3_gep_fu_4100_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff1_3_V_addr_3_gep_fu_4158_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff1_3_V_addr_4_gep_fu_4166_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff2_3_V_addr_3_gep_fu_4174_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff2_3_V_addr_4_gep_fu_4182_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff1_4_V_addr_3_gep_fu_4240_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff1_4_V_addr_4_gep_fu_4248_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff2_4_V_addr_3_gep_fu_4256_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff2_4_V_addr_4_gep_fu_4264_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff1_5_V_addr_3_gep_fu_4322_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff1_5_V_addr_4_gep_fu_4330_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff2_5_V_addr_3_gep_fu_4338_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff2_5_V_addr_4_gep_fu_4346_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff1_6_V_addr_3_gep_fu_4404_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff1_6_V_addr_4_gep_fu_4412_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff2_6_V_addr_3_gep_fu_4420_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff2_6_V_addr_4_gep_fu_4428_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff1_7_V_addr_3_gep_fu_4486_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff1_7_V_addr_4_gep_fu_4494_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff2_7_V_addr_3_gep_fu_4502_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff2_7_V_addr_4_gep_fu_4510_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff1_8_V_addr_3_gep_fu_4568_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff1_8_V_addr_4_gep_fu_4576_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff2_8_V_addr_3_gep_fu_4584_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff2_8_V_addr_4_gep_fu_4592_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff1_9_V_addr_3_gep_fu_4650_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff1_9_V_addr_4_gep_fu_4658_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff2_9_V_addr_3_gep_fu_4666_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff2_9_V_addr_4_gep_fu_4674_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff1_10_V_addr_3_gep_fu_4732_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff1_10_V_addr_4_gep_fu_4740_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff2_10_V_addr_3_gep_fu_4748_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff2_10_V_addr_4_gep_fu_4756_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff1_11_V_addr_3_gep_fu_4814_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff1_11_V_addr_4_gep_fu_4822_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff2_11_V_addr_3_gep_fu_4830_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff2_11_V_addr_4_gep_fu_4838_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff1_12_V_addr_3_gep_fu_4896_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff1_12_V_addr_4_gep_fu_4904_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff2_12_V_addr_3_gep_fu_4912_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff2_12_V_addr_4_gep_fu_4920_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff1_13_V_addr_3_gep_fu_4978_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff1_13_V_addr_4_gep_fu_4986_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff2_13_V_addr_3_gep_fu_4994_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff2_13_V_addr_4_gep_fu_5002_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff1_14_V_addr_3_gep_fu_5060_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff1_14_V_addr_4_gep_fu_5068_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff2_14_V_addr_3_gep_fu_5076_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff2_14_V_addr_4_gep_fu_5084_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff1_15_V_addr_3_gep_fu_5142_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff1_15_V_addr_4_gep_fu_5150_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff2_15_V_addr_3_gep_fu_5158_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff2_15_V_addr_4_gep_fu_5166_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_17_fu_17609_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_18_fu_17645_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_72_fu_19329_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_75_fu_19364_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_66_fu_21685_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal oBuff1_0_V_addr_7_gep_fu_6438_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff2_0_V_addr_7_gep_fu_6446_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff1_1_V_addr_6_gep_fu_6470_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff2_1_V_addr_6_gep_fu_6478_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff1_2_V_addr_6_gep_fu_6502_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff2_2_V_addr_6_gep_fu_6510_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff1_3_V_addr_6_gep_fu_6534_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff2_3_V_addr_6_gep_fu_6542_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff1_4_V_addr_6_gep_fu_6566_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff2_4_V_addr_6_gep_fu_6574_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff1_5_V_addr_6_gep_fu_6598_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff2_5_V_addr_6_gep_fu_6606_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff1_6_V_addr_6_gep_fu_6630_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff2_6_V_addr_6_gep_fu_6638_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff1_7_V_addr_6_gep_fu_6662_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff2_7_V_addr_6_gep_fu_6670_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff1_8_V_addr_6_gep_fu_6694_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff2_8_V_addr_6_gep_fu_6702_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff1_9_V_addr_6_gep_fu_6726_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff2_9_V_addr_6_gep_fu_6734_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff1_10_V_addr_6_gep_fu_6758_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff2_10_V_addr_6_gep_fu_6766_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff1_11_V_addr_6_gep_fu_6790_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff2_11_V_addr_6_gep_fu_6798_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff1_12_V_addr_6_gep_fu_6822_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff2_12_V_addr_6_gep_fu_6830_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff1_13_V_addr_6_gep_fu_6854_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff2_13_V_addr_6_gep_fu_6862_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff1_14_V_addr_6_gep_fu_6886_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff2_14_V_addr_6_gep_fu_6894_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff1_15_V_addr_6_gep_fu_6918_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal oBuff2_15_V_addr_6_gep_fu_6926_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_65_fu_23092_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal max1_0_V_fu_310 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_116_fu_8499_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal max1_1_V_fu_314 : STD_LOGIC_VECTOR (7 downto 0);
    signal max1_2_V_fu_318 : STD_LOGIC_VECTOR (7 downto 0);
    signal max1_3_V_fu_322 : STD_LOGIC_VECTOR (7 downto 0);
    signal max1_4_V_fu_326 : STD_LOGIC_VECTOR (7 downto 0);
    signal max1_5_V_fu_330 : STD_LOGIC_VECTOR (7 downto 0);
    signal max1_6_V_fu_334 : STD_LOGIC_VECTOR (7 downto 0);
    signal max1_7_V_fu_338 : STD_LOGIC_VECTOR (7 downto 0);
    signal max1_8_V_fu_342 : STD_LOGIC_VECTOR (7 downto 0);
    signal max1_9_V_fu_346 : STD_LOGIC_VECTOR (7 downto 0);
    signal max1_10_V_fu_350 : STD_LOGIC_VECTOR (7 downto 0);
    signal max1_11_V_fu_354 : STD_LOGIC_VECTOR (7 downto 0);
    signal max1_12_V_fu_358 : STD_LOGIC_VECTOR (7 downto 0);
    signal max1_13_V_fu_362 : STD_LOGIC_VECTOR (7 downto 0);
    signal max1_14_V_fu_366 : STD_LOGIC_VECTOR (7 downto 0);
    signal max1_15_V_fu_370 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_0_V_fu_374 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_1_V_fu_378 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_2_V_fu_382 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_3_V_fu_386 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_4_V_fu_390 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_5_V_fu_394 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_6_V_fu_398 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_7_V_fu_402 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_8_V_fu_406 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_9_V_fu_410 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_10_V_fu_414 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_11_V_fu_418 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_12_V_fu_422 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_13_V_fu_426 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_14_V_fu_430 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_15_V_fu_434 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum1_0_V_fu_438 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum1_1_V_fu_442 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum1_2_V_fu_446 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum1_3_V_fu_450 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum1_4_V_fu_454 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum1_5_V_fu_458 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum1_6_V_fu_462 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum1_7_V_fu_466 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum1_8_V_fu_470 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum1_9_V_fu_474 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum1_10_V_fu_478 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum1_11_V_fu_482 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum1_12_V_fu_486 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum1_13_V_fu_490 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum1_14_V_fu_494 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum1_15_V_fu_498 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_0_V_fu_502 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_1_V_fu_506 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_2_V_fu_510 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_3_V_fu_514 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_4_V_fu_518 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_5_V_fu_522 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_6_V_fu_526 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_7_V_fu_530 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_8_V_fu_534 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_9_V_fu_538 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_10_V_fu_542 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_11_V_fu_546 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_12_V_fu_550 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_13_V_fu_554 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_14_V_fu_558 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_15_V_fu_562 : STD_LOGIC_VECTOR (31 downto 0);
    signal max3_0_V_fu_566 : STD_LOGIC_VECTOR (7 downto 0);
    signal max3_1_V_fu_570 : STD_LOGIC_VECTOR (7 downto 0);
    signal max3_2_V_fu_574 : STD_LOGIC_VECTOR (7 downto 0);
    signal max3_3_V_fu_578 : STD_LOGIC_VECTOR (7 downto 0);
    signal max3_4_V_fu_582 : STD_LOGIC_VECTOR (7 downto 0);
    signal max3_5_V_fu_586 : STD_LOGIC_VECTOR (7 downto 0);
    signal max3_6_V_fu_590 : STD_LOGIC_VECTOR (7 downto 0);
    signal max3_7_V_fu_594 : STD_LOGIC_VECTOR (7 downto 0);
    signal max3_8_V_fu_598 : STD_LOGIC_VECTOR (7 downto 0);
    signal max3_9_V_fu_602 : STD_LOGIC_VECTOR (7 downto 0);
    signal max3_10_V_fu_606 : STD_LOGIC_VECTOR (7 downto 0);
    signal max3_11_V_fu_610 : STD_LOGIC_VECTOR (7 downto 0);
    signal max3_12_V_fu_614 : STD_LOGIC_VECTOR (7 downto 0);
    signal max3_13_V_fu_618 : STD_LOGIC_VECTOR (7 downto 0);
    signal max3_14_V_fu_622 : STD_LOGIC_VECTOR (7 downto 0);
    signal max3_15_V_fu_626 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_0_V_fu_630 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_1_V_fu_634 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_2_V_fu_638 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_3_V_fu_642 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_4_V_fu_646 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_5_V_fu_650 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_6_V_fu_654 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_7_V_fu_658 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_8_V_fu_662 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_9_V_fu_666 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_10_V_fu_670 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_11_V_fu_674 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_12_V_fu_678 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_13_V_fu_682 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_14_V_fu_686 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_15_V_fu_690 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum3_0_V_fu_694 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum3_1_V_fu_698 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum3_2_V_fu_702 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum3_3_V_fu_706 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum3_4_V_fu_710 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum3_5_V_fu_714 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum3_6_V_fu_718 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum3_7_V_fu_722 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum3_8_V_fu_726 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum3_9_V_fu_730 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum3_10_V_fu_734 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum3_11_V_fu_738 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum3_12_V_fu_742 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum3_13_V_fu_746 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum3_14_V_fu_750 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum3_15_V_fu_754 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_0_V_fu_758 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_1_V_fu_762 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_2_V_fu_766 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_3_V_fu_770 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_4_V_fu_774 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_5_V_fu_778 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_6_V_fu_782 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_7_V_fu_786 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_8_V_fu_790 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_9_V_fu_794 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_10_V_fu_798 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_11_V_fu_802 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_12_V_fu_806 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_13_V_fu_810 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_14_V_fu_814 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_15_V_fu_818 : STD_LOGIC_VECTOR (31 downto 0);
    signal max2_0_V_1_fu_822 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_0_V_2_fu_11559_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_0_V_s_fu_13268_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_1_V_1_fu_826 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_1_V_2_fu_11683_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_1_V_s_fu_13384_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_2_V_1_fu_830 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_2_V_2_fu_11807_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_2_V_s_fu_13500_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_3_V_1_fu_834 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_3_V_2_fu_11931_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_3_V_s_fu_13616_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_4_V_1_fu_838 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_4_V_2_fu_12055_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_4_V_s_fu_13732_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_5_V_1_fu_842 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_5_V_3_fu_12179_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_5_V_s_fu_13848_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_6_V_1_fu_846 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_6_V_3_fu_12303_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_6_V_s_fu_13964_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_7_V_1_fu_850 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_7_V_3_fu_12427_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_7_V_s_fu_14080_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_8_V_1_fu_854 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_8_V_3_fu_12483_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_8_V_s_fu_14196_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_9_V_2_fu_858 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_9_V_3_fu_12539_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_9_V_s_fu_14308_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_10_V_2_fu_862 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_10_V_3_fu_12595_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_10_V_s_fu_14420_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_11_V_2_fu_866 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_11_V_3_fu_12651_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_11_V_s_fu_14532_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_12_V_2_fu_870 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_12_V_3_fu_12707_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_12_V_s_fu_14644_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_13_V_2_fu_874 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_13_V_3_fu_12763_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_13_V_s_fu_14756_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_14_V_2_fu_878 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_14_V_3_fu_12819_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_14_V_s_fu_14868_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_15_V_2_fu_882 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_15_V_3_fu_12875_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_15_V_4_fu_14980_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum2_0_V_1_fu_886 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_0_V_2_fu_15179_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_0_V_5149_cast_fu_16287_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_1_V_1_fu_890 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_1_V_2_fu_15215_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_1_V_5157_cast_fu_16387_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_2_V_1_fu_894 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_2_V_2_fu_15251_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_2_V_5165_cast_fu_16487_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_3_V_1_fu_898 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_3_V_2_fu_15287_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_3_V_5173_cast_fu_16587_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_4_V_1_fu_902 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_4_V_2_fu_15323_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_4_V_5181_cast_fu_16687_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_5_V_1_fu_906 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_5_V_2_fu_15359_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_5_V_5189_cast_fu_16787_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_6_V_1_fu_910 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_6_V_2_fu_15395_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_6_V_5197_cast_fu_16887_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_7_V_1_fu_914 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_7_V_2_fu_15431_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_7_V_5205_cast_fu_16987_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_8_V_2_fu_918 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_8_V_4_fu_15473_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_8_V_5_cast_fu_17060_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_9_V_2_fu_922 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_9_V_4_fu_15509_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_9_V_5_cast_fu_17132_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_10_V_2_fu_926 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_10_V_4_fu_15545_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_10_V_5_cast_fu_17204_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_11_V_2_fu_930 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_11_V_4_fu_15581_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_11_V_5_cast_fu_17276_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_12_V_2_fu_934 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_12_V_4_fu_15617_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_12_V_5_cast_fu_17348_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_13_V_2_fu_938 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_13_V_4_fu_15653_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_13_V_5_cast_fu_17420_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_14_V_2_fu_942 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_14_V_4_fu_15689_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_14_V_5_cast_fu_17492_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_15_V_3_fu_946 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_15_V_4_fu_15725_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_15_V_5_cast_fu_17574_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal max4_0_V_1_fu_950 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_0_V_2_fu_11587_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_0_V_s_fu_13261_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_1_V_1_fu_954 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_1_V_2_fu_11711_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_1_V_s_fu_13377_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_2_V_1_fu_958 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_2_V_2_fu_11835_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_2_V_s_fu_13493_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_3_V_1_fu_962 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_3_V_2_fu_11959_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_3_V_s_fu_13609_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_4_V_1_fu_966 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_4_V_2_fu_12083_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_4_V_s_fu_13725_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_5_V_1_fu_970 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_5_V_3_fu_12207_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_5_V_s_fu_13841_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_6_V_1_fu_974 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_6_V_3_fu_12331_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_6_V_s_fu_13957_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_7_V_1_fu_978 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_7_V_3_fu_12455_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_7_V_s_fu_14073_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_8_V_1_fu_982 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_8_V_3_fu_12511_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_8_V_s_fu_14189_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_9_V_2_fu_986 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_9_V_3_fu_12567_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_9_V_s_fu_14301_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_10_V_2_fu_990 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_10_V_3_fu_12623_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_10_V_s_fu_14413_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_11_V_2_fu_994 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_11_V_3_fu_12679_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_11_V_s_fu_14525_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_12_V_2_fu_998 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_12_V_3_fu_12735_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_12_V_s_fu_14637_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_13_V_2_fu_1002 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_13_V_3_fu_12791_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_13_V_s_fu_14749_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_14_V_2_fu_1006 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_14_V_3_fu_12847_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_14_V_s_fu_14861_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_15_V_2_fu_1010 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_15_V_3_fu_12903_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_15_V_4_fu_14973_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum4_0_V_1_fu_1014 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_0_V_2_fu_15197_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_0_V_4380_cast_fu_16277_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_1_V_1_fu_1018 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_1_V_2_fu_15233_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_1_V_4384_cast_fu_16377_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_2_V_1_fu_1022 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_2_V_2_fu_15269_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_2_V_4388_cast_fu_16477_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_3_V_1_fu_1026 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_3_V_2_fu_15305_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_3_V_4392_cast_fu_16577_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_4_V_1_fu_1030 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_4_V_3_fu_15341_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_4_V_4396_cast_fu_16677_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_5_V_1_fu_1034 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_5_V_3_fu_15377_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_5_V_4400_cast_fu_16777_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_6_V_1_fu_1038 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_6_V_3_fu_15413_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_6_V_4404_cast_fu_16877_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_7_V_1_fu_1042 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_7_V_3_fu_15449_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_7_V_4408_cast_fu_16977_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_8_V_2_fu_1046 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_8_V_3_fu_15485_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_8_V_4412_cast_fu_17057_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_9_V_2_fu_1050 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_9_V_3_fu_15521_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_9_V_4416_cast_fu_17129_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_10_V_2_fu_1054 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_10_V_3_fu_15557_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_10_V_4420_cast_fu_17201_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_11_V_2_fu_1058 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_11_V_3_fu_15593_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_11_V_4424_cast_fu_17273_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_12_V_2_fu_1062 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_12_V_3_fu_15629_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_12_V_4428_cast_fu_17345_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_13_V_2_fu_1066 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_13_V_3_fu_15665_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_13_V_4432_cast_fu_17417_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_14_V_2_fu_1070 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_14_V_3_fu_15701_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_14_V_4436_cast_fu_17489_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_15_V_3_fu_1074 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_15_V_2_fu_15737_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_15_V_4440_cast_fu_17571_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal oidx2_4_fu_1078 : STD_LOGIC_VECTOR (31 downto 0);
    signal oidx2_1_fu_16069_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal oidx1_2_fu_1082 : STD_LOGIC_VECTOR (31 downto 0);
    signal oidx1_1_fu_16063_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal max1_0_V_3_fu_1086 : STD_LOGIC_VECTOR (7 downto 0);
    signal max1_0_V_1_fu_11545_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max1_0_V_4_fu_13254_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max1_1_V_3_fu_1090 : STD_LOGIC_VECTOR (7 downto 0);
    signal max1_1_V_1_fu_11669_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max1_1_V_4_fu_13370_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max1_2_V_3_fu_1094 : STD_LOGIC_VECTOR (7 downto 0);
    signal max1_2_V_1_fu_11793_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max1_2_V_4_fu_13486_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max1_3_V_3_fu_1098 : STD_LOGIC_VECTOR (7 downto 0);
    signal max1_3_V_1_fu_11917_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max1_3_V_4_fu_13602_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max1_4_V_3_fu_1102 : STD_LOGIC_VECTOR (7 downto 0);
    signal max1_4_V_1_fu_12041_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max1_4_V_4_fu_13718_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max1_5_V_3_fu_1106 : STD_LOGIC_VECTOR (7 downto 0);
    signal max1_5_V_1_fu_12165_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max1_5_V_4_fu_13834_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max1_6_V_3_fu_1110 : STD_LOGIC_VECTOR (7 downto 0);
    signal max1_6_V_1_fu_12289_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max1_6_V_4_fu_13950_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max1_7_V_3_fu_1114 : STD_LOGIC_VECTOR (7 downto 0);
    signal max1_7_V_1_fu_12413_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max1_7_V_4_fu_14066_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max1_8_V_3_fu_1118 : STD_LOGIC_VECTOR (7 downto 0);
    signal max1_8_V_1_fu_12469_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max1_8_V_4_fu_14182_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max1_9_V_3_fu_1122 : STD_LOGIC_VECTOR (7 downto 0);
    signal max1_9_V_1_fu_12525_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max1_9_V_4_fu_14294_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max1_10_V_3_fu_1126 : STD_LOGIC_VECTOR (7 downto 0);
    signal max1_10_V_1_fu_12581_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max1_10_V_4_fu_14406_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max1_11_V_3_fu_1130 : STD_LOGIC_VECTOR (7 downto 0);
    signal max1_11_V_1_fu_12637_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max1_11_V_4_fu_14518_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max1_12_V_3_fu_1134 : STD_LOGIC_VECTOR (7 downto 0);
    signal max1_12_V_1_fu_12693_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max1_12_V_4_fu_14630_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max1_13_V_3_fu_1138 : STD_LOGIC_VECTOR (7 downto 0);
    signal max1_13_V_1_fu_12749_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max1_13_V_4_fu_14742_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max1_14_V_3_fu_1142 : STD_LOGIC_VECTOR (7 downto 0);
    signal max1_14_V_1_fu_12805_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max1_14_V_4_fu_14854_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max1_15_V_3_fu_1146 : STD_LOGIC_VECTOR (7 downto 0);
    signal max1_15_V_1_fu_12861_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max1_15_V_4_fu_14966_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum1_0_V_1_fu_1150 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum1_0_V_2_fu_15188_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum1_0_V_5_cast_fu_16267_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum1_1_V_1_fu_1154 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum1_1_V_2_fu_15224_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum1_1_V_5_cast_fu_16367_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum1_2_V_1_fu_1158 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum1_2_V_2_fu_15260_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum1_2_V_5_cast_fu_16467_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum1_3_V_1_fu_1162 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum1_3_V_2_fu_15296_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum1_3_V_5_cast_fu_16567_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum1_4_V_1_fu_1166 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum1_4_V_2_fu_15332_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum1_4_V_5_cast_fu_16667_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum1_5_V_1_fu_1170 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum1_5_V_2_fu_15368_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum1_5_V_5_cast_fu_16767_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum1_6_V_1_fu_1174 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum1_6_V_2_fu_15404_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum1_6_V_5_cast_fu_16867_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum1_7_V_1_fu_1178 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum1_7_V_2_fu_15440_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum1_7_V_5_cast_fu_16967_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum1_8_V_2_fu_1182 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum1_8_V_3_fu_15479_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum1_8_V_5_cast_fu_17054_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum1_9_V_2_fu_1186 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum1_9_V_3_fu_15515_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum1_9_V_5_cast_fu_17126_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum1_10_V_2_fu_1190 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum1_10_V_3_fu_15551_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum1_10_V_5_cast_fu_17198_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum1_11_V_2_fu_1194 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum1_11_V_3_fu_15587_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum1_11_V_5_cast_fu_17270_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum1_12_V_2_fu_1198 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum1_12_V_3_fu_15623_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum1_12_V_5_cast_fu_17342_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum1_13_V_2_fu_1202 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum1_13_V_3_fu_15659_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum1_13_V_5_cast_fu_17414_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum1_14_V_2_fu_1206 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum1_14_V_3_fu_15695_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum1_14_V_5_cast_fu_17486_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum1_15_V_2_fu_1210 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum1_15_V_3_fu_15731_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum1_15_V_5_cast_fu_17568_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal max3_0_V_3_fu_1214 : STD_LOGIC_VECTOR (7 downto 0);
    signal max3_0_V_1_fu_11573_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max3_0_V_4_fu_13247_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max3_1_V_3_fu_1218 : STD_LOGIC_VECTOR (7 downto 0);
    signal max3_1_V_1_fu_11697_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max3_1_V_4_fu_13363_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max3_2_V_3_fu_1222 : STD_LOGIC_VECTOR (7 downto 0);
    signal max3_2_V_1_fu_11821_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max3_2_V_4_fu_13479_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max3_3_V_3_fu_1226 : STD_LOGIC_VECTOR (7 downto 0);
    signal max3_3_V_1_fu_11945_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max3_3_V_4_fu_13595_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max3_4_V_3_fu_1230 : STD_LOGIC_VECTOR (7 downto 0);
    signal max3_4_V_1_fu_12069_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max3_4_V_4_fu_13711_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max3_5_V_3_fu_1234 : STD_LOGIC_VECTOR (7 downto 0);
    signal max3_5_V_1_fu_12193_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max3_5_V_4_fu_13827_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max3_6_V_3_fu_1238 : STD_LOGIC_VECTOR (7 downto 0);
    signal max3_6_V_1_fu_12317_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max3_6_V_4_fu_13943_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max3_7_V_3_fu_1242 : STD_LOGIC_VECTOR (7 downto 0);
    signal max3_7_V_1_fu_12441_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max3_7_V_4_fu_14059_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max3_8_V_3_fu_1246 : STD_LOGIC_VECTOR (7 downto 0);
    signal max3_8_V_1_fu_12497_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max3_8_V_4_fu_14175_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max3_9_V_3_fu_1250 : STD_LOGIC_VECTOR (7 downto 0);
    signal max3_9_V_1_fu_12553_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max3_9_V_4_fu_14287_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max3_10_V_3_fu_1254 : STD_LOGIC_VECTOR (7 downto 0);
    signal max3_10_V_1_fu_12609_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max3_10_V_4_fu_14399_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max3_11_V_3_fu_1258 : STD_LOGIC_VECTOR (7 downto 0);
    signal max3_11_V_1_fu_12665_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max3_11_V_4_fu_14511_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max3_12_V_3_fu_1262 : STD_LOGIC_VECTOR (7 downto 0);
    signal max3_12_V_1_fu_12721_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max3_12_V_4_fu_14623_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max3_13_V_3_fu_1266 : STD_LOGIC_VECTOR (7 downto 0);
    signal max3_13_V_1_fu_12777_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max3_13_V_4_fu_14735_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max3_14_V_3_fu_1270 : STD_LOGIC_VECTOR (7 downto 0);
    signal max3_14_V_1_fu_12833_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max3_14_V_4_fu_14847_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max3_15_V_3_fu_1274 : STD_LOGIC_VECTOR (7 downto 0);
    signal max3_15_V_1_fu_12889_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max3_15_V_4_fu_14959_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum3_0_V_1_fu_1278 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum3_0_V_2_fu_15170_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum3_0_V_5_cast_fu_16257_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum3_1_V_1_fu_1282 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum3_1_V_2_fu_15206_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum3_1_V_5_cast_fu_16357_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum3_2_V_1_fu_1286 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum3_2_V_2_fu_15242_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum3_2_V_5_cast_fu_16457_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum3_3_V_1_fu_1290 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum3_3_V_2_fu_15278_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum3_3_V_5_cast_fu_16557_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum3_4_V_1_fu_1294 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum3_4_V_2_fu_15314_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum3_4_V_5_cast_fu_16657_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum3_5_V_1_fu_1298 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum3_5_V_2_fu_15350_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum3_5_V_5_cast_fu_16757_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum3_6_V_1_fu_1302 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum3_6_V_2_fu_15386_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum3_6_V_5_cast_fu_16857_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum3_7_V_1_fu_1306 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum3_7_V_2_fu_15422_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum3_7_V_5_cast_fu_16957_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum3_8_V_2_fu_1310 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum3_8_V_3_fu_15467_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum3_8_V_5_cast_fu_17051_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum3_9_V_2_fu_1314 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum3_9_V_3_fu_15503_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum3_9_V_5_cast_fu_17123_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum3_10_V_2_fu_1318 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum3_10_V_3_fu_15539_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum3_10_V_5_cast_fu_17195_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum3_11_V_2_fu_1322 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum3_11_V_3_fu_15575_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum3_11_V_5_cast_fu_17267_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum3_12_V_2_fu_1326 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum3_12_V_3_fu_15611_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum3_12_V_5_cast_fu_17339_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum3_13_V_2_fu_1330 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum3_13_V_3_fu_15647_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum3_13_V_5_cast_fu_17411_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum3_14_V_2_fu_1334 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum3_14_V_3_fu_15683_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum3_14_V_5_cast_fu_17483_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum3_15_V_2_fu_1338 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum3_15_V_3_fu_15719_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum3_15_V_5_cast_fu_17565_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal max2_0_V_6_fu_1342 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_142_fu_18497_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal max2_1_V_6_fu_1346 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_2_V_6_fu_1350 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_3_V_6_fu_1354 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_4_V_6_fu_1358 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_5_V_6_fu_1362 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_6_V_6_fu_1366 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_7_V_6_fu_1370 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_8_V_6_fu_1374 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_9_V_6_fu_1378 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_10_V_6_fu_1382 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_11_V_6_fu_1386 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_12_V_6_fu_1390 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_13_V_6_fu_1394 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_14_V_6_fu_1398 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_15_V_9_fu_1402 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum2_0_V_5_fu_1406 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_1_V_4_fu_1410 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_2_V_3_fu_1414 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_3_V_3_fu_1418 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_4_V_3_fu_1422 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_5_V_3_fu_1426 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_6_V_3_fu_1430 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_7_V_3_fu_1434 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_8_V_8_fu_1438 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_9_V_8_fu_1442 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_10_V_8_fu_1446 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_11_V_8_fu_1450 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_12_V_8_fu_1454 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_13_V_8_fu_1458 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_14_V_8_fu_1462 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_15_V_8_fu_1466 : STD_LOGIC_VECTOR (31 downto 0);
    signal max4_0_V_6_fu_1470 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_1_V_6_fu_1474 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_2_V_6_fu_1478 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_3_V_6_fu_1482 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_4_V_6_fu_1486 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_5_V_6_fu_1490 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_6_V_6_fu_1494 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_7_V_6_fu_1498 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_8_V_6_fu_1502 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_9_V_6_fu_1506 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_10_V_6_fu_1510 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_11_V_6_fu_1514 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_12_V_6_fu_1518 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_13_V_6_fu_1522 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_14_V_6_fu_1526 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_15_V_9_fu_1530 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum4_0_V_6_fu_1534 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_1_V_6_fu_1538 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_2_V_6_fu_1542 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_3_V_6_fu_1546 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_4_V_6_fu_1550 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_5_V_6_fu_1554 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_6_V_6_fu_1558 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_7_V_6_fu_1562 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_8_V_6_fu_1566 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_9_V_6_fu_1570 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_10_V_6_fu_1574 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_11_V_6_fu_1578 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_12_V_6_fu_1582 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_13_V_6_fu_1586 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_14_V_6_fu_1590 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_15_V_6_fu_1594 : STD_LOGIC_VECTOR (31 downto 0);
    signal oidx2_5_fu_1598 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_i_fu_18826_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal oidx2_3_fu_21679_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal max2_0_V_5_fu_1602 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_0_V_3_fu_20710_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_0_V_8_fu_21760_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal exitcond_i_fu_23128_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal max2_1_V_5_fu_1606 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_1_V_3_fu_20752_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_1_V_8_fu_21834_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_2_V_5_fu_1610 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_2_V_3_fu_20794_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_2_V_4_fu_21908_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_3_V_5_fu_1614 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_3_V_3_fu_20836_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_3_V_4_fu_21982_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_4_V_5_fu_1618 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_4_V_3_fu_20878_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_4_V_4_fu_22056_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_5_V_5_fu_1622 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_5_V_2_fu_20920_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_5_V_4_fu_22130_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_6_V_5_fu_1626 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_6_V_2_fu_20962_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_6_V_4_fu_22204_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_7_V_5_fu_1630 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_7_V_2_fu_21004_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_7_V_4_fu_22278_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_8_V_5_fu_1634 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_8_V_2_fu_21046_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_8_V_4_fu_22352_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_9_V_5_fu_1638 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_9_V_1_fu_21088_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_9_V_4_fu_22444_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_10_V_5_fu_1642 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_10_V_1_fu_21130_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_10_V_4_fu_22536_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_11_V_5_fu_1646 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_11_V_1_fu_21172_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_11_V_4_fu_22628_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_12_V_5_fu_1650 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_12_V_1_fu_21214_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_12_V_4_fu_22720_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_13_V_5_fu_1654 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_13_V_1_fu_21256_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_13_V_4_fu_22812_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_14_V_5_fu_1658 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_14_V_1_fu_21298_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_14_V_4_fu_22904_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_15_V_6_fu_1662 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_15_V_1_fu_21340_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_15_V_s_fu_23001_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum2_0_V_4_fu_1666 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_0_V_6_fu_20690_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_0_V_13_cast_fu_21813_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_1_V_5_fu_1670 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_1_V_6_fu_20732_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_1_V_13_cast_fu_21887_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_2_V_5_fu_1674 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_2_V_6_fu_20774_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_2_V_13_cast_fu_21961_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_3_V_4_fu_1678 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_3_V_6_fu_20816_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_3_V_13_cast_fu_22035_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_4_V_4_fu_1682 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_4_V_5_fu_20858_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_4_V_13_cast_fu_22109_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_5_V_4_fu_1686 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_5_V_5_fu_20900_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_5_V_13_cast_fu_22183_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_6_V_4_fu_1690 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_6_V_5_fu_20942_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_6_V_13_cast_fu_22257_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_7_V_4_fu_1694 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_7_V_5_fu_20984_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_7_V_13_cast_fu_22331_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_8_V_6_fu_1698 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_8_V_7_fu_21029_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_8_V_13_cast_fu_22423_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_9_V_6_fu_1702 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_9_V_7_fu_21071_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_9_V_13_cast_fu_22515_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_10_V_6_fu_1706 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_10_V_7_fu_21113_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_10_V_13_cast_fu_22607_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_11_V_6_fu_1710 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_11_V_7_fu_21155_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_11_V_13_cast_fu_22699_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_12_V_6_fu_1714 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_12_V_7_fu_21197_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_12_V_13_cast_fu_22791_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_13_V_6_fu_1718 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_13_V_7_fu_21239_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_13_V_13_cast_fu_22883_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_14_V_6_fu_1722 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_14_V_7_fu_21281_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_14_V_13_cast_fu_22975_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_15_V_6_fu_1726 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_15_V_7_fu_21323_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_15_V_13_cast_fu_23072_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal max4_0_V_5_fu_1730 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_0_V_3_fu_20722_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_0_V_8_fu_21753_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_1_V_5_fu_1734 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_1_V_3_fu_20764_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_1_V_8_fu_21827_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_2_V_5_fu_1738 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_2_V_3_fu_20806_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_2_V_4_fu_21901_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_3_V_5_fu_1742 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_3_V_3_fu_20848_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_3_V_4_fu_21975_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_4_V_5_fu_1746 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_4_V_3_fu_20890_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_4_V_4_fu_22049_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_5_V_5_fu_1750 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_5_V_2_fu_20932_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_5_V_4_fu_22123_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_6_V_5_fu_1754 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_6_V_2_fu_20974_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_6_V_4_fu_22197_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_7_V_5_fu_1758 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_7_V_2_fu_21016_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_7_V_4_fu_22271_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_8_V_5_fu_1762 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_8_V_2_fu_21058_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_8_V_4_fu_22345_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_9_V_5_fu_1766 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_9_V_1_fu_21100_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_9_V_4_fu_22437_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_10_V_5_fu_1770 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_10_V_1_fu_21142_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_10_V_4_fu_22529_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_11_V_5_fu_1774 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_11_V_1_fu_21184_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_11_V_4_fu_22621_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_12_V_5_fu_1778 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_12_V_1_fu_21226_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_12_V_4_fu_22713_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_13_V_5_fu_1782 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_13_V_1_fu_21268_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_13_V_4_fu_22805_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_14_V_5_fu_1786 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_14_V_1_fu_21310_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_14_V_4_fu_22897_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_15_V_6_fu_1790 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_15_V_1_fu_21352_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max4_15_V_s_fu_22994_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum4_0_V_5_fu_1794 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_0_V_3_fu_20699_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_0_V_10_cast_fu_21803_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_1_V_5_fu_1798 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_1_V_3_fu_20741_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_1_V_10_cast_fu_21877_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_2_V_5_fu_1802 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_2_V_3_fu_20783_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_2_V_10_cast_fu_21951_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_3_V_5_fu_1806 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_3_V_3_fu_20825_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_3_V_10_cast_fu_22025_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_4_V_5_fu_1810 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_4_V_2_fu_20867_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_4_V_10_cast_fu_22099_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_5_V_5_fu_1814 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_5_V_2_fu_20909_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_5_V_10_cast_fu_22173_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_6_V_5_fu_1818 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_6_V_2_fu_20951_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_6_V_10_cast_fu_22247_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_7_V_5_fu_1822 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_7_V_2_fu_20993_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_7_V_10_cast_fu_22321_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_8_V_5_fu_1826 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_8_V_1_fu_21035_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_8_V_10_cast_fu_22412_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_9_V_5_fu_1830 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_9_V_1_fu_21077_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_9_V_10_cast_fu_22504_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_10_V_5_fu_1834 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_10_V_1_fu_21119_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_10_V_10_cast_fu_22596_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_11_V_5_fu_1838 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_11_V_1_fu_21161_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_11_V_10_cast_fu_22688_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_12_V_5_fu_1842 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_12_V_1_fu_21203_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_12_V_10_cast_fu_22780_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_13_V_5_fu_1846 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_13_V_1_fu_21245_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_13_V_10_cast_fu_22872_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_14_V_5_fu_1850 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_14_V_1_fu_21287_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_14_V_10_cast_fu_22964_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_15_V_5_fu_1854 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_15_V_1_fu_21329_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_15_V_10_cast_fu_23061_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_129_fu_16216_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_130_fu_16226_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_80_fu_17697_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_134_fu_17892_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal tmp_161_fu_21782_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_163_fu_23140_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_86_fu_23144_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_168_fu_23295_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_131_fu_16236_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_132_fu_16246_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_82_fu_17773_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_136_fu_17986_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_162_fu_21792_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_87_fu_23198_p18 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_169_fu_23358_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_138_fu_16316_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_139_fu_16326_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_170_fu_21856_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_140_fu_16336_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_141_fu_16346_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_171_fu_21866_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_143_fu_16416_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_144_fu_16426_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_176_fu_21930_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_145_fu_16436_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_146_fu_16446_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_177_fu_21940_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_147_fu_16516_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_148_fu_16526_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_182_fu_22004_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_149_fu_16536_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_150_fu_16546_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_183_fu_22014_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_164_fu_16616_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_165_fu_16626_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_188_fu_22078_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_166_fu_16636_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_167_fu_16646_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_189_fu_22088_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_172_fu_16716_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_173_fu_16726_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_194_fu_22152_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_174_fu_16736_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_175_fu_16746_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_195_fu_22162_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_178_fu_16816_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_179_fu_16826_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_200_fu_22226_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_180_fu_16836_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_181_fu_16846_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_201_fu_22236_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_184_fu_16916_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_185_fu_16926_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_206_fu_22300_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_186_fu_16936_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_187_fu_16946_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_207_fu_22310_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_190_fu_17016_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_191_fu_17026_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_212_fu_22374_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_192_fu_17036_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_193_fu_17046_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_213_fu_22384_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_196_fu_17088_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_197_fu_17098_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_218_fu_22466_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_198_fu_17108_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_199_fu_17118_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_219_fu_22476_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_202_fu_17160_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_203_fu_17170_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_224_fu_22558_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_204_fu_17180_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_205_fu_17190_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_225_fu_22568_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_208_fu_17232_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_209_fu_17242_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_230_fu_22650_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_210_fu_17252_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_211_fu_17262_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_231_fu_22660_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_214_fu_17304_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_215_fu_17314_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_236_fu_22742_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_216_fu_17324_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_217_fu_17334_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_237_fu_22752_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_220_fu_17376_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_221_fu_17386_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_238_fu_22834_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_222_fu_17396_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_223_fu_17406_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_239_fu_22844_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_226_fu_17448_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_227_fu_17458_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_240_fu_22926_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_228_fu_17468_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_229_fu_17478_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_241_fu_22936_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_232_fu_17530_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_233_fu_17540_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_242_fu_23023_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_234_fu_17550_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_235_fu_17560_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_243_fu_23033_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal colidx1_fu_10107_p2 : STD_LOGIC_VECTOR (15 downto 0);
    attribute use_dsp48 : string;
    attribute use_dsp48 of colidx1_fu_10107_p2 : signal is "no";
    signal rowidx1_fu_10116_p2 : STD_LOGIC_VECTOR (15 downto 0);
    attribute use_dsp48 of rowidx1_fu_10116_p2 : signal is "no";
    signal grp_fu_7434_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal colidx2_fu_10125_p2 : STD_LOGIC_VECTOR (15 downto 0);
    attribute use_dsp48 of colidx2_fu_10125_p2 : signal is "no";
    signal rowidx2_fu_10134_p2 : STD_LOGIC_VECTOR (15 downto 0);
    attribute use_dsp48 of rowidx2_fu_10134_p2 : signal is "no";
    signal grp_fu_7446_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal colidx2_1_fu_19283_p2 : STD_LOGIC_VECTOR (15 downto 0);
    attribute use_dsp48 of colidx2_1_fu_19283_p2 : signal is "no";
    signal rowidx2_1_fu_19292_p2 : STD_LOGIC_VECTOR (15 downto 0);
    attribute use_dsp48 of rowidx2_1_fu_19292_p2 : signal is "no";
    signal grp_fu_7776_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_fu_8019_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_fu_8019_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_2_fu_8025_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_6_tr_fu_8032_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_114_fu_8036_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_6_tr_fu_8032_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_neg_fu_8044_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_13_fu_8060_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_13_fu_8060_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_11_fu_8050_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_114_fu_8036_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_22_fu_8074_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_20_fu_8070_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_9_fu_8095_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_9_cast_fu_8099_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_2_cast_fu_9796_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sum_i_fu_9799_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal row1_fu_9804_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_2_fu_9793_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_neg1_fu_9831_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_lshr1_fu_9837_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_8_fu_9847_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_lshr_f_fu_9857_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_115_fu_9823_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_neg_t_fu_9851_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_12_fu_9867_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_0_i_cast_fu_9902_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_16_fu_9917_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r1_fu_9922_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal r2_fu_9928_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal r1_1_fu_9934_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_19_fu_9966_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal col1_fu_9971_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal col2_fu_9976_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r2_2_fu_9950_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_21_fu_10013_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal row1_1_fu_10018_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal row2_1_fu_10023_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal col1_1_fu_9981_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal col2_2_fu_9989_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal c1_1_i_fu_9942_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_24_cast_fu_10060_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal c2_1_i_fu_9958_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_28_cast_fu_10069_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal out_cnt_0_i_op_fu_10090_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_25_cast_fu_10104_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_26_fu_10113_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_29_cast_fu_10122_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_28_fu_10131_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_33_cast_fu_10140_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_46_fu_10149_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_46_fu_10149_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_fu_10154_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_fu_10165_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_fu_10165_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_fu_10170_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal arr3_V_14_fu_10979_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr3_V_13_fu_10951_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr3_V_12_fu_10923_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr3_V_11_fu_10895_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr3_V_10_fu_10867_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr3_V_s_fu_10839_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr3_V_9_fu_10811_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr3_V_8_fu_10783_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr3_V_7_fu_10755_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr3_V_6_fu_10727_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr3_V_5_fu_10699_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr3_V_4_fu_10671_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr3_V_3_fu_10643_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr3_V_2_fu_10615_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr3_V_1_fu_10587_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr3_V_fu_10559_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr1_V_14_fu_10986_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr1_V_13_fu_10958_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr1_V_12_fu_10930_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr1_V_11_fu_10902_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr1_V_10_fu_10874_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr1_V_s_fu_10846_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr1_V_9_fu_10818_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr1_V_8_fu_10790_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr1_V_7_fu_10762_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr1_V_6_fu_10734_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr1_V_5_fu_10706_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr1_V_4_fu_10678_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr1_V_3_fu_10650_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr1_V_2_fu_10622_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr1_V_1_fu_10594_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr1_V_fu_10566_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr4_V_14_fu_10993_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr4_V_13_fu_10965_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr4_V_12_fu_10937_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr4_V_11_fu_10909_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr4_V_10_fu_10881_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr4_V_s_fu_10853_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr4_V_9_fu_10825_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr4_V_8_fu_10797_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr4_V_7_fu_10769_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr4_V_6_fu_10741_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr4_V_5_fu_10713_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr4_V_4_fu_10685_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr4_V_3_fu_10657_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr4_V_2_fu_10629_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr4_V_1_fu_10601_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr4_V_fu_10573_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr2_V_14_fu_11000_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr2_V_13_fu_10972_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr2_V_12_fu_10944_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr2_V_11_fu_10916_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr2_V_10_fu_10888_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr2_V_s_fu_10860_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr2_V_9_fu_10832_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr2_V_8_fu_10804_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr2_V_7_fu_10776_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr2_V_6_fu_10748_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr2_V_5_fu_10720_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr2_V_4_fu_10692_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr2_V_3_fu_10664_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr2_V_2_fu_10636_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr2_V_1_fu_10608_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr2_V_fu_10580_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_125_fu_11455_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr1_V_0_0_s_fu_11224_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr2_V_0_0_s_fu_11448_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_127_fu_11463_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr3_V_0_0_s_fu_11112_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr4_V_0_0_s_fu_11336_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal lhs_V_21_cast_fu_11483_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum3_0_V_3339_v_v_v_fu_11495_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum3_0_V_3339_v_v_fu_11505_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum3_0_V_3339_v_v_fu_11505_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum3_0_V_3339_v_v_v_1_fu_11501_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_20_cast_fu_11471_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum2_0_V_3147_v_v_v_fu_11511_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum2_0_V_3147_v_v_fu_11521_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum2_0_V_3147_v_v_fu_11521_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum2_0_V_3147_v_v_v_1_fu_11517_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum1_0_V_399_v_v_fu_11527_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum1_0_V_399_v_v_fu_11527_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum4_0_V_4_v_v_fu_11533_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum4_0_V_4_v_v_fu_11533_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_56_fu_11539_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_57_fu_11553_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_58_fu_11567_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_fu_11581_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_7554_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr1_V_1_0_s_fu_11217_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr2_V_1_0_s_fu_11441_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_7614_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr3_V_1_0_s_fu_11105_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr4_V_1_0_s_fu_11329_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal lhs_V_13_1_cast_fu_11607_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum3_1_V_3342_v_v_v_fu_11619_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum3_1_V_3342_v_v_fu_11629_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum3_1_V_3342_v_v_fu_11629_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum3_1_V_3342_v_v_v_1_fu_11625_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_12_1_cast_fu_11595_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum2_1_V_3155_v_v_v_fu_11635_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum2_1_V_3155_v_v_fu_11645_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum2_1_V_3155_v_v_fu_11645_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum2_1_V_3155_v_v_v_1_fu_11641_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum1_1_V_3103_v_v_fu_11651_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum1_1_V_3103_v_v_fu_11651_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum4_1_V_4_v_v_fu_11657_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum4_1_V_4_v_v_fu_11657_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_133_1_fu_11663_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_135_1_fu_11677_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_137_1_fu_11691_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_139_1_fu_11705_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_7564_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr1_V_2_0_s_fu_11210_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr2_V_2_0_s_fu_11434_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_7624_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr3_V_2_0_s_fu_11098_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr4_V_2_0_s_fu_11322_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal lhs_V_13_2_cast_fu_11731_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum3_2_V_3345_v_v_v_fu_11743_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum3_2_V_3345_v_v_fu_11753_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum3_2_V_3345_v_v_fu_11753_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum3_2_V_3345_v_v_v_1_fu_11749_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_12_2_cast_fu_11719_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum2_2_V_3163_v_v_v_fu_11759_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum2_2_V_3163_v_v_fu_11769_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum2_2_V_3163_v_v_fu_11769_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum2_2_V_3163_v_v_v_1_fu_11765_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum1_2_V_3107_v_v_fu_11775_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum1_2_V_3107_v_v_fu_11775_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum4_2_V_4_v_v_fu_11781_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum4_2_V_4_v_v_fu_11781_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_133_2_fu_11787_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_135_2_fu_11801_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_137_2_fu_11815_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_139_2_fu_11829_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_7574_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr1_V_3_0_s_fu_11203_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr2_V_3_0_s_fu_11427_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_7634_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr3_V_3_0_s_fu_11091_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr4_V_3_0_s_fu_11315_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal lhs_V_13_3_cast_fu_11855_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum3_3_V_3348_v_v_v_fu_11867_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum3_3_V_3348_v_v_fu_11877_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum3_3_V_3348_v_v_fu_11877_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum3_3_V_3348_v_v_v_1_fu_11873_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_12_3_cast_fu_11843_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum2_3_V_3171_v_v_v_fu_11883_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum2_3_V_3171_v_v_fu_11893_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum2_3_V_3171_v_v_fu_11893_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum2_3_V_3171_v_v_v_1_fu_11889_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum1_3_V_3111_v_v_fu_11899_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum1_3_V_3111_v_v_fu_11899_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum4_3_V_4_v_v_fu_11905_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum4_3_V_4_v_v_fu_11905_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_133_3_fu_11911_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_135_3_fu_11925_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_137_3_fu_11939_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_139_3_fu_11953_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_126_fu_11459_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr1_V_4_0_s_fu_11196_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr2_V_4_0_s_fu_11420_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_128_fu_11467_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr3_V_4_0_s_fu_11084_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr4_V_4_0_s_fu_11308_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal lhs_V_13_4_cast_fu_11979_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum3_4_V_3351_v_v_v_fu_11991_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum3_4_V_3351_v_v_fu_12001_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum3_4_V_3351_v_v_fu_12001_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum3_4_V_3351_v_v_v_1_fu_11997_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_12_4_cast_fu_11967_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum2_4_V_3179_v_v_v_fu_12007_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum2_4_V_3179_v_v_fu_12017_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum2_4_V_3179_v_v_fu_12017_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum2_4_V_3179_v_v_v_1_fu_12013_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum1_4_V_3115_v_v_fu_12023_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum1_4_V_3115_v_v_fu_12023_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum4_4_V_4_v_v_fu_12029_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum4_4_V_4_v_v_fu_12029_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_133_4_fu_12035_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_135_4_fu_12049_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_137_4_fu_12063_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_139_4_fu_12077_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_7584_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr1_V_5_0_s_fu_11189_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr2_V_5_0_s_fu_11413_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_7644_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr3_V_5_0_s_fu_11077_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr4_V_5_0_s_fu_11301_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal lhs_V_13_5_cast_fu_12103_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum3_5_V_3354_v_v_v_fu_12115_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum3_5_V_3354_v_v_fu_12125_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum3_5_V_3354_v_v_fu_12125_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum3_5_V_3354_v_v_v_1_fu_12121_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_12_5_cast_fu_12091_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum2_5_V_3187_v_v_v_fu_12131_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum2_5_V_3187_v_v_fu_12141_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum2_5_V_3187_v_v_fu_12141_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum2_5_V_3187_v_v_v_1_fu_12137_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum1_5_V_3119_v_v_fu_12147_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum1_5_V_3119_v_v_fu_12147_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum4_5_V_4_v_v_fu_12153_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum4_5_V_4_v_v_fu_12153_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_133_5_fu_12159_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_135_5_fu_12173_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_137_5_fu_12187_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_139_5_fu_12201_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_7594_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr1_V_6_0_s_fu_11182_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr2_V_6_0_s_fu_11406_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_7654_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr3_V_6_0_s_fu_11070_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr4_V_6_0_s_fu_11294_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal lhs_V_13_6_cast_fu_12227_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum3_6_V_3357_v_v_v_fu_12239_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum3_6_V_3357_v_v_fu_12249_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum3_6_V_3357_v_v_fu_12249_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum3_6_V_3357_v_v_v_1_fu_12245_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_12_6_cast_fu_12215_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum2_6_V_3195_v_v_v_fu_12255_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum2_6_V_3195_v_v_fu_12265_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum2_6_V_3195_v_v_fu_12265_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum2_6_V_3195_v_v_v_1_fu_12261_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum1_6_V_3123_v_v_fu_12271_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum1_6_V_3123_v_v_fu_12271_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum4_6_V_4_v_v_fu_12277_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum4_6_V_4_v_v_fu_12277_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_133_6_fu_12283_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_135_6_fu_12297_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_137_6_fu_12311_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_139_6_fu_12325_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_7604_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr1_V_7_0_s_fu_11175_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr2_V_7_0_s_fu_11399_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_7664_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr3_V_7_0_s_fu_11063_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr4_V_7_0_s_fu_11287_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal lhs_V_13_7_cast_fu_12351_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum3_7_V_3360_v_v_v_fu_12363_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum3_7_V_3360_v_v_fu_12373_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum3_7_V_3360_v_v_fu_12373_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum3_7_V_3360_v_v_v_1_fu_12369_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_12_7_cast_fu_12339_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum2_7_V_3203_v_v_v_fu_12379_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum2_7_V_3203_v_v_fu_12389_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum2_7_V_3203_v_v_fu_12389_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum2_7_V_3203_v_v_v_1_fu_12385_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum1_7_V_3127_v_v_fu_12395_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum1_7_V_3127_v_v_fu_12395_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum4_7_V_4_v_v_fu_12401_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum4_7_V_4_v_v_fu_12401_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_133_7_fu_12407_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_135_7_fu_12421_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_137_7_fu_12435_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_139_7_fu_12449_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_133_8_fu_12463_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_135_8_fu_12477_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_137_8_fu_12491_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_139_8_fu_12505_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_133_9_fu_12519_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_135_9_fu_12533_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_137_9_fu_12547_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_139_9_fu_12561_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_133_s_fu_12575_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_135_s_fu_12589_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_137_s_fu_12603_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_139_s_fu_12617_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_133_10_fu_12631_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_135_10_fu_12645_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_137_10_fu_12659_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_139_10_fu_12673_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_133_11_fu_12687_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_135_11_fu_12701_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_137_11_fu_12715_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_139_11_fu_12729_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_133_12_fu_12743_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_135_12_fu_12757_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_137_12_fu_12771_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_139_12_fu_12785_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_133_13_fu_12799_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_135_13_fu_12813_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_137_13_fu_12827_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_139_13_fu_12841_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_133_14_fu_12855_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_135_14_fu_12869_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_137_14_fu_12883_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_139_14_fu_12897_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_117_fu_13231_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_119_fu_13239_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal lhs_V_cast_fu_13295_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum1_0_V_6_v_v_fu_13311_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum1_0_V_6_v_fu_13321_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum1_0_V_6_v_v_cast_fu_13317_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum1_0_V_6_v_fu_13321_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal lhs_V_1_cast_fu_13303_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal storemerge12_in_i_v_fu_13327_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal storemerge12_in_i_fu_13337_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal storemerge12_in_i_v_s_fu_13333_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal storemerge12_in_i_fu_13337_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum2_0_V_6150_v_fu_13351_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum2_0_V_6150_v_fu_13351_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal storemerge13_in_i_fu_13357_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal storemerge13_in_i_fu_13357_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal lhs_V_cast_13_fu_13411_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum1_1_V_6_v_v_fu_13427_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum1_1_V_6_v_fu_13437_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum1_1_V_6_v_v_cast_fu_13433_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum1_1_V_6_v_fu_13437_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal lhs_V_1_1_cast_fu_13419_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal storemerge12_in_i_1_s_fu_13443_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal storemerge12_in_i_1_fu_13453_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal storemerge12_in_i_1_1_fu_13449_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal storemerge12_in_i_1_fu_13453_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum2_1_V_6158_v_fu_13467_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum2_1_V_6158_v_fu_13467_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal storemerge13_in_i_1_fu_13473_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal storemerge13_in_i_1_fu_13473_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal lhs_V_12_cast_fu_13527_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum1_2_V_6_v_v_fu_13543_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum1_2_V_6_v_fu_13553_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum1_2_V_6_v_v_cast_fu_13549_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum1_2_V_6_v_fu_13553_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal lhs_V_1_2_cast_fu_13535_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal storemerge12_in_i_2_s_fu_13559_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal storemerge12_in_i_2_fu_13569_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal storemerge12_in_i_2_1_fu_13565_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal storemerge12_in_i_2_fu_13569_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum2_2_V_6166_v_fu_13583_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum2_2_V_6166_v_fu_13583_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal storemerge13_in_i_2_fu_13589_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal storemerge13_in_i_2_fu_13589_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal lhs_V_13_cast_fu_13643_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum1_3_V_6_v_v_fu_13659_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum1_3_V_6_v_fu_13669_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum1_3_V_6_v_v_cast_fu_13665_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum1_3_V_6_v_fu_13669_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal lhs_V_1_3_cast_fu_13651_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal storemerge12_in_i_3_s_fu_13675_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal storemerge12_in_i_3_fu_13685_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal storemerge12_in_i_3_1_fu_13681_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal storemerge12_in_i_3_fu_13685_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum2_3_V_6174_v_fu_13699_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum2_3_V_6174_v_fu_13699_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal storemerge13_in_i_3_fu_13705_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal storemerge13_in_i_3_fu_13705_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_118_fu_13235_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_120_fu_13243_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal lhs_V_16_cast_fu_13759_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum1_4_V_6_v_v_fu_13775_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum1_4_V_6_v_fu_13785_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum1_4_V_6_v_v_cast_fu_13781_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum1_4_V_6_v_fu_13785_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal lhs_V_1_4_cast_fu_13767_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal storemerge12_in_i_4_s_fu_13791_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal storemerge12_in_i_4_fu_13801_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal storemerge12_in_i_4_1_fu_13797_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal storemerge12_in_i_4_fu_13801_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum2_4_V_6182_v_fu_13815_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum2_4_V_6182_v_fu_13815_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal storemerge13_in_i_4_fu_13821_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal storemerge13_in_i_4_fu_13821_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal lhs_V_17_cast_fu_13875_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum1_5_V_6_v_v_fu_13891_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum1_5_V_6_v_fu_13901_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum1_5_V_6_v_v_cast_fu_13897_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum1_5_V_6_v_fu_13901_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal lhs_V_1_5_cast_fu_13883_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal storemerge12_in_i_5_s_fu_13907_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal storemerge12_in_i_5_fu_13917_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal storemerge12_in_i_5_1_fu_13913_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal storemerge12_in_i_5_fu_13917_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum2_5_V_6190_v_fu_13931_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum2_5_V_6190_v_fu_13931_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal storemerge13_in_i_5_fu_13937_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal storemerge13_in_i_5_fu_13937_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal lhs_V_18_cast_fu_13991_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum1_6_V_6_v_v_fu_14007_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum1_6_V_6_v_fu_14017_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum1_6_V_6_v_v_cast_fu_14013_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum1_6_V_6_v_fu_14017_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal lhs_V_1_6_cast_fu_13999_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal storemerge12_in_i_6_s_fu_14023_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal storemerge12_in_i_6_fu_14033_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal storemerge12_in_i_6_1_fu_14029_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal storemerge12_in_i_6_fu_14033_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum2_6_V_6198_v_fu_14047_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum2_6_V_6198_v_fu_14047_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal storemerge13_in_i_6_fu_14053_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal storemerge13_in_i_6_fu_14053_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal lhs_V_19_cast_fu_14107_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum1_7_V_6_v_v_fu_14123_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum1_7_V_6_v_fu_14133_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum1_7_V_6_v_v_cast_fu_14129_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum1_7_V_6_v_fu_14133_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal lhs_V_1_7_cast_fu_14115_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal storemerge12_in_i_7_s_fu_14139_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal storemerge12_in_i_7_fu_14149_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal storemerge12_in_i_7_1_fu_14145_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal storemerge12_in_i_7_fu_14149_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum2_7_V_6206_v_fu_14163_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum2_7_V_6206_v_fu_14163_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal storemerge13_in_i_7_fu_14169_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal storemerge13_in_i_7_fu_14169_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_10_8_fu_14227_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_10_8_fu_14227_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_11_8_fu_14236_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_11_8_fu_14236_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_11_8_fu_14236_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_10_8_fu_14227_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_18_8_fu_14259_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_18_8_fu_14259_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_19_8_fu_14268_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_19_8_fu_14268_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_19_8_fu_14268_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_18_8_fu_14259_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_10_9_fu_14339_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_10_9_fu_14339_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_11_9_fu_14348_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_11_9_fu_14348_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_11_9_fu_14348_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_10_9_fu_14339_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_18_9_fu_14371_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_18_9_fu_14371_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_19_9_fu_14380_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_19_9_fu_14380_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_19_9_fu_14380_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_18_9_fu_14371_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_10_s_fu_14451_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_10_s_fu_14451_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_11_s_fu_14460_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_11_s_fu_14460_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_11_s_fu_14460_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_10_s_fu_14451_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_18_s_fu_14483_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_18_s_fu_14483_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_19_s_fu_14492_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_19_s_fu_14492_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_19_s_fu_14492_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_18_s_fu_14483_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_10_1_fu_14563_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_10_1_fu_14563_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_11_1_fu_14572_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_11_1_fu_14572_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_11_1_fu_14572_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_10_1_fu_14563_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_18_1_fu_14595_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_18_1_fu_14595_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_19_1_fu_14604_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_19_1_fu_14604_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_19_1_fu_14604_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_18_1_fu_14595_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_10_2_fu_14675_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_10_2_fu_14675_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_11_2_fu_14684_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_11_2_fu_14684_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_11_2_fu_14684_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_10_2_fu_14675_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_18_2_fu_14707_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_18_2_fu_14707_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_19_2_fu_14716_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_19_2_fu_14716_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_19_2_fu_14716_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_18_2_fu_14707_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_10_3_fu_14787_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_10_3_fu_14787_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_11_3_fu_14796_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_11_3_fu_14796_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_11_3_fu_14796_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_10_3_fu_14787_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_18_3_fu_14819_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_18_3_fu_14819_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_19_3_fu_14828_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_19_3_fu_14828_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_19_3_fu_14828_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_18_3_fu_14819_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_10_4_fu_14899_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_10_4_fu_14899_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_11_4_fu_14908_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_11_4_fu_14908_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_11_4_fu_14908_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_10_4_fu_14899_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_18_4_fu_14931_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_18_4_fu_14931_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_19_4_fu_14940_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_19_4_fu_14940_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_19_4_fu_14940_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_18_4_fu_14931_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_10_5_fu_15011_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_10_5_fu_15011_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_11_5_fu_15020_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_11_5_fu_15020_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_11_5_fu_15020_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_10_5_fu_15011_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_18_5_fu_15043_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_18_5_fu_15043_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_19_5_fu_15052_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_19_5_fu_15052_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_19_5_fu_15052_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_18_5_fu_15043_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum3_0_V_3339_v_fu_15167_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_0_V_3147_v_fu_15176_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum1_0_V_399_v_fu_15185_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_0_V_4_v_fu_15194_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum3_1_V_3342_v_fu_15203_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_1_V_3155_v_fu_15212_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum1_1_V_3103_v_fu_15221_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_1_V_4_v_fu_15230_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum3_2_V_3345_v_fu_15239_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_2_V_3163_v_fu_15248_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum1_2_V_3107_v_fu_15257_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_2_V_4_v_fu_15266_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum3_3_V_3348_v_fu_15275_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_3_V_3171_v_fu_15284_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum1_3_V_3111_v_fu_15293_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_3_V_4_v_fu_15302_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum3_4_V_3351_v_fu_15311_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_4_V_3179_v_fu_15320_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum1_4_V_3115_v_fu_15329_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_4_V_4_v_fu_15338_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum3_5_V_3354_v_fu_15347_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_5_V_3187_v_fu_15356_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum1_5_V_3119_v_fu_15365_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_5_V_4_v_fu_15374_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum3_6_V_3357_v_fu_15383_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_6_V_3195_v_fu_15392_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum1_6_V_3123_v_fu_15401_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_6_V_4_v_fu_15410_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum3_7_V_3360_v_fu_15419_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum2_7_V_3203_v_fu_15428_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum1_7_V_3127_v_fu_15437_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_7_V_4_v_fu_15446_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_23421_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_23413_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_23405_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_23429_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_23453_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_23445_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_23437_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_23461_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_23485_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_23477_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_23469_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_23493_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_23517_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_23509_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_23501_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_23525_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_23549_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_23541_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_23533_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_23557_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_23581_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_23573_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_23565_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_23589_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_23613_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_23605_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_23597_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_23621_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_23645_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_23637_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_23629_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_23653_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_4_fu_16211_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_5_fu_16221_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_6_fu_16231_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_7_fu_16241_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum3_0_V_5_fu_16251_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum1_0_V_5_fu_16261_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum4_0_V_4_fu_16271_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum2_0_V_3_fu_16281_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_4_1_fu_16311_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_5_1_fu_16321_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_6_1_fu_16331_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_7_1_fu_16341_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum3_1_V_5_fu_16351_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum1_1_V_5_fu_16361_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum4_1_V_4_fu_16371_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum2_1_V_3_fu_16381_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_4_2_fu_16411_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_5_2_fu_16421_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_6_2_fu_16431_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_7_2_fu_16441_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum3_2_V_5_fu_16451_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum1_2_V_5_fu_16461_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum4_2_V_4_fu_16471_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum2_2_V_4_fu_16481_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_4_3_fu_16511_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_5_3_fu_16521_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_6_3_fu_16531_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_7_3_fu_16541_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum3_3_V_5_fu_16551_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum1_3_V_5_fu_16561_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum4_3_V_4_fu_16571_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum2_3_V_5_fu_16581_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_4_4_fu_16611_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_5_4_fu_16621_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_6_4_fu_16631_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_7_4_fu_16641_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum3_4_V_5_fu_16651_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum1_4_V_5_fu_16661_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum4_4_V_4_fu_16671_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum2_4_V_6_fu_16681_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_4_5_fu_16711_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_5_5_fu_16721_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_6_5_fu_16731_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_7_5_fu_16741_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum3_5_V_5_fu_16751_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum1_5_V_5_fu_16761_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum4_5_V_4_fu_16771_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum2_5_V_6_fu_16781_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_4_6_fu_16811_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_5_6_fu_16821_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_6_6_fu_16831_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_7_6_fu_16841_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum3_6_V_5_fu_16851_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum1_6_V_5_fu_16861_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum4_6_V_4_fu_16871_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum2_6_V_6_fu_16881_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_4_7_fu_16911_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_5_7_fu_16921_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_6_7_fu_16931_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_7_7_fu_16941_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum3_7_V_5_fu_16951_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum1_7_V_5_fu_16961_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum4_7_V_4_fu_16971_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum2_7_V_6_fu_16981_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_4_8_fu_17011_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_5_8_fu_17021_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_6_8_fu_17031_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_7_8_fu_17041_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_4_9_fu_17083_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_5_9_fu_17093_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_6_9_fu_17103_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_7_9_fu_17113_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_4_s_fu_17155_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_5_s_fu_17165_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_6_s_fu_17175_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_7_s_fu_17185_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_4_10_fu_17227_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_5_10_fu_17237_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_6_10_fu_17247_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_7_10_fu_17257_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_4_11_fu_17299_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_5_11_fu_17309_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_6_11_fu_17319_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_7_11_fu_17329_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_4_12_fu_17371_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_5_12_fu_17381_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_6_12_fu_17391_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_7_12_fu_17401_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_4_13_fu_17443_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_5_13_fu_17453_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_6_13_fu_17463_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_7_13_fu_17473_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_4_14_fu_17525_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_5_14_fu_17535_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_6_14_fu_17545_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_7_14_fu_17555_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal oidx1_fu_17597_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_fu_17849_p18 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_fu_17887_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_s_fu_17912_p18 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_1_fu_17934_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_78_fu_17943_p18 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_2_fu_17981_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_79_fu_18006_p18 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_3_fu_18028_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_51_fu_18821_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal k_1_i_cast_fu_19157_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_53_fu_19172_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r2_1_fu_19177_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_r2_3_i_fu_19183_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_54_fu_19199_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal col2_1_fu_19204_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_55_fu_19225_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal row2_2_fu_19230_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_col2_3_i_fu_19209_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_c2_2_i_fu_19191_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_56_cast_fu_19251_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal out_cnt_2_op_i_fu_19266_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_59_cast_fu_19280_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_62_fu_19289_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_68_cast_fu_19298_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_73_fu_19307_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_73_fu_19307_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_74_fu_19312_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal arr4_V_15_3_fu_19617_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr4_V_14_3_fu_19603_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr4_V_13_3_fu_19589_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr4_V_12_3_fu_19575_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr4_V_11_3_fu_19561_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr4_V_10_3_fu_19547_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr4_V_9_3_fu_19533_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr4_V_8_3_fu_19519_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr4_V_7_3_fu_19505_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr4_V_6_3_fu_19491_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr4_V_5_3_fu_19477_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr4_V_4_3_fu_19463_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr4_V_3_3_fu_19449_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr4_V_2_3_fu_19435_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr4_V_1_3_fu_19421_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr4_V_0_3_fu_19407_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr2_V_15_3_fu_19624_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr2_V_14_3_fu_19610_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr2_V_13_3_fu_19596_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr2_V_12_3_fu_19582_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr2_V_11_3_fu_19568_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr2_V_10_3_fu_19554_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr2_V_9_3_fu_19540_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr2_V_8_3_fu_19526_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr2_V_7_3_fu_19512_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr2_V_6_3_fu_19498_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr2_V_5_3_fu_19484_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr2_V_4_3_fu_19470_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr2_V_3_3_fu_19456_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr2_V_2_3_fu_19442_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr2_V_1_3_fu_19428_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arr2_V_0_3_fu_19414_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_157_fu_19855_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_159_fu_19863_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal lhs_V_14_cast_fu_19871_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum2_0_V_11_v_v_v_fu_19887_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum2_0_V_11_v_v_fu_19897_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum2_0_V_11_v_v_fu_19897_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal lhs_V_15_cast_fu_19879_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum4_0_V_3_v_v_v_fu_19903_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum4_0_V_3_v_v_fu_19913_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum4_0_V_3_v_v_fu_19913_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal lhs_V_14_1_cast_fu_19919_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum2_1_V_11_v_v_v_fu_19935_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum2_1_V_11_v_v_fu_19945_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum2_1_V_11_v_v_fu_19945_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal lhs_V_15_1_cast_fu_19927_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum4_1_V_3_v_v_v_fu_19951_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum4_1_V_3_v_v_fu_19961_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum4_1_V_3_v_v_fu_19961_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal lhs_V_14_2_cast_fu_19967_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum2_2_V_11_v_v_v_fu_19983_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum2_2_V_11_v_v_fu_19993_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum2_2_V_11_v_v_fu_19993_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal lhs_V_15_2_cast_fu_19975_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum4_2_V_3_v_v_v_fu_19999_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum4_2_V_3_v_v_fu_20009_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum4_2_V_3_v_v_fu_20009_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal lhs_V_14_3_cast_fu_20015_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum2_3_V_11_v_v_v_fu_20031_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum2_3_V_11_v_v_fu_20041_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum2_3_V_11_v_v_fu_20041_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal lhs_V_15_3_cast_fu_20023_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum4_3_V_3_v_v_v_fu_20047_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum4_3_V_3_v_v_fu_20057_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum4_3_V_3_v_v_fu_20057_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_158_fu_19859_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_160_fu_19867_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal lhs_V_14_4_cast_fu_20063_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum2_4_V_11_v_v_v_fu_20079_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum2_4_V_11_v_v_fu_20089_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum2_4_V_11_v_v_fu_20089_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal lhs_V_15_4_cast_fu_20071_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum4_4_V_2_v_v_v_fu_20095_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum4_4_V_2_v_v_fu_20105_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum4_4_V_2_v_v_fu_20105_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal lhs_V_14_5_cast_fu_20111_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum2_5_V_11_v_v_v_fu_20127_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum2_5_V_11_v_v_fu_20137_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum2_5_V_11_v_v_fu_20137_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal lhs_V_15_5_cast_fu_20119_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum4_5_V_2_v_v_v_fu_20143_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum4_5_V_2_v_v_fu_20153_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum4_5_V_2_v_v_fu_20153_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal lhs_V_14_6_cast_fu_20159_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum2_6_V_11_v_v_v_fu_20175_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum2_6_V_11_v_v_fu_20185_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum2_6_V_11_v_v_fu_20185_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal lhs_V_15_6_cast_fu_20167_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum4_6_V_2_v_v_v_fu_20191_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum4_6_V_2_v_v_fu_20201_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum4_6_V_2_v_v_fu_20201_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal lhs_V_14_7_cast_fu_20207_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum2_7_V_11_v_v_v_fu_20223_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum2_7_V_11_v_v_fu_20233_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum2_7_V_11_v_v_fu_20233_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal lhs_V_15_7_cast_fu_20215_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum4_7_V_2_v_v_v_fu_20239_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum4_7_V_2_v_v_fu_20249_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum4_7_V_2_v_v_fu_20249_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_151_fu_20255_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_153_fu_20263_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal lhs_V_8_cast_fu_20271_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum2_0_V_14_v_v_fu_20287_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum2_0_V_14_v_fu_20297_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum2_0_V_14_v_fu_20297_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal lhs_V_9_cast_fu_20279_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal storemerge_in_i_v_fu_20303_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal storemerge_in_i_fu_20313_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal storemerge_in_i_fu_20313_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal lhs_V_8_1_cast_fu_20319_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum2_1_V_14_v_v_fu_20335_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum2_1_V_14_v_fu_20345_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum2_1_V_14_v_fu_20345_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal lhs_V_9_1_cast_fu_20327_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal storemerge_in_i_1_v_fu_20351_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal storemerge_in_i_1_fu_20361_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal storemerge_in_i_1_fu_20361_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal lhs_V_8_2_cast_fu_20367_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum2_2_V_14_v_v_fu_20383_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum2_2_V_14_v_fu_20393_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum2_2_V_14_v_fu_20393_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal lhs_V_9_2_cast_fu_20375_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal storemerge_in_i_2_v_fu_20399_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal storemerge_in_i_2_fu_20409_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal storemerge_in_i_2_fu_20409_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal lhs_V_8_3_cast_fu_20415_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum2_3_V_14_v_v_fu_20431_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum2_3_V_14_v_fu_20441_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum2_3_V_14_v_fu_20441_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal lhs_V_9_3_cast_fu_20423_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal storemerge_in_i_3_v_fu_20447_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal storemerge_in_i_3_fu_20457_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal storemerge_in_i_3_fu_20457_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_152_fu_20259_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_154_fu_20267_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal lhs_V_8_4_cast_fu_20463_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum2_4_V_14_v_v_fu_20479_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum2_4_V_14_v_fu_20489_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum2_4_V_14_v_fu_20489_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal lhs_V_9_4_cast_fu_20471_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal storemerge_in_i_4_v_fu_20495_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal storemerge_in_i_4_fu_20505_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal storemerge_in_i_4_fu_20505_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal lhs_V_8_5_cast_fu_20511_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum2_5_V_14_v_v_fu_20527_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum2_5_V_14_v_fu_20537_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum2_5_V_14_v_fu_20537_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal lhs_V_9_5_cast_fu_20519_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal storemerge_in_i_5_v_fu_20543_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal storemerge_in_i_5_fu_20553_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal storemerge_in_i_5_fu_20553_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal lhs_V_8_6_cast_fu_20559_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum2_6_V_14_v_v_fu_20575_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum2_6_V_14_v_fu_20585_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum2_6_V_14_v_fu_20585_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal lhs_V_9_6_cast_fu_20567_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal storemerge_in_i_6_v_fu_20591_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal storemerge_in_i_6_fu_20601_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal storemerge_in_i_6_fu_20601_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal lhs_V_8_7_cast_fu_20607_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum2_7_V_14_v_v_fu_20623_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum2_7_V_14_v_fu_20633_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum2_7_V_14_v_fu_20633_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal lhs_V_9_7_cast_fu_20615_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal storemerge_in_i_7_v_fu_20639_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal storemerge_in_i_7_fu_20649_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal storemerge_in_i_7_fu_20649_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum2_0_V_11_v_fu_20687_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_0_V_3_v_fu_20696_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_76_fu_20705_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_77_fu_20717_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum2_1_V_11_v_fu_20729_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_1_V_3_v_fu_20738_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_142_1_fu_20747_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_144_1_fu_20759_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum2_2_V_11_v_fu_20771_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_2_V_3_v_fu_20780_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_142_2_fu_20789_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_144_2_fu_20801_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum2_3_V_11_v_fu_20813_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_3_V_3_v_fu_20822_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_142_3_fu_20831_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_144_3_fu_20843_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum2_4_V_11_v_fu_20855_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_4_V_2_v_fu_20864_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_142_4_fu_20873_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_144_4_fu_20885_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum2_5_V_11_v_fu_20897_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_5_V_2_v_fu_20906_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_142_5_fu_20915_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_144_5_fu_20927_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum2_6_V_11_v_fu_20939_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_6_V_2_v_fu_20948_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_142_6_fu_20957_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_144_6_fu_20969_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum2_7_V_11_v_fu_20981_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_7_V_2_v_fu_20990_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_142_7_fu_20999_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_144_7_fu_21011_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_23668_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_23676_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_142_8_fu_21041_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_144_8_fu_21053_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_23684_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_23692_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_142_9_fu_21083_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_144_9_fu_21095_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_23700_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_23708_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_142_s_fu_21125_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_144_s_fu_21137_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_23716_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_23724_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_142_10_fu_21167_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_144_10_fu_21179_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_23732_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_23740_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_142_11_fu_21209_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_144_11_fu_21221_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_23748_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_23756_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_142_12_fu_21251_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_144_12_fu_21263_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_23764_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_23772_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_142_13_fu_21293_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_144_13_fu_21305_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_23780_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_23788_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_142_14_fu_21335_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_144_14_fu_21347_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_V_s_fu_21777_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_8_fu_21787_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_0_V_s_fu_21797_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum2_0_V_8_fu_21807_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_14_1_fu_21851_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_15_1_fu_21861_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_1_V_s_fu_21871_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum2_1_V_8_fu_21881_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_14_2_fu_21925_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_15_2_fu_21935_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_2_V_s_fu_21945_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum2_2_V_8_fu_21955_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_14_3_fu_21999_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_15_3_fu_22009_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_3_V_s_fu_22019_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum2_3_V_8_fu_22029_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_14_4_fu_22073_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_15_4_fu_22083_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_4_V_s_fu_22093_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum2_4_V_8_fu_22103_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_14_5_fu_22147_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_15_5_fu_22157_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_5_V_s_fu_22167_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum2_5_V_8_fu_22177_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_14_6_fu_22221_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_15_6_fu_22231_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_6_V_s_fu_22241_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum2_6_V_8_fu_22251_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_14_7_fu_22295_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_15_7_fu_22305_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum4_7_V_s_fu_22315_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum2_7_V_8_fu_22325_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_14_8_fu_22369_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_15_8_fu_22379_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_22_8_fu_22392_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_22_8_fu_22392_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_23_8_fu_22400_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_23_8_fu_22400_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_23_8_fu_22400_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum4_8_V_s_fu_22405_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_22_8_fu_22392_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum2_8_V_s_fu_22416_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_14_9_fu_22461_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_15_9_fu_22471_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_22_9_fu_22484_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_22_9_fu_22484_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_23_9_fu_22492_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_23_9_fu_22492_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_23_9_fu_22492_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum4_9_V_s_fu_22497_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_22_9_fu_22484_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum2_9_V_s_fu_22508_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_14_s_fu_22553_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_15_s_fu_22563_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_22_s_fu_22576_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_22_s_fu_22576_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_23_s_fu_22584_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_23_s_fu_22584_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_23_s_fu_22584_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum4_10_V_s_fu_22589_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_22_s_fu_22576_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum2_10_V_s_fu_22600_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_14_10_fu_22645_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_15_10_fu_22655_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_22_1_fu_22668_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_22_1_fu_22668_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_23_1_fu_22676_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_23_1_fu_22676_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_23_1_fu_22676_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum4_11_V_s_fu_22681_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_22_1_fu_22668_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum2_11_V_s_fu_22692_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_14_11_fu_22737_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_15_11_fu_22747_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_22_2_fu_22760_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_22_2_fu_22760_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_23_2_fu_22768_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_23_2_fu_22768_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_23_2_fu_22768_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum4_12_V_s_fu_22773_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_22_2_fu_22760_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum2_12_V_s_fu_22784_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_14_12_fu_22829_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_15_12_fu_22839_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_22_3_fu_22852_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_22_3_fu_22852_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_23_3_fu_22860_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_23_3_fu_22860_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_23_3_fu_22860_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum4_13_V_s_fu_22865_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_22_3_fu_22852_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum2_13_V_s_fu_22876_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_14_13_fu_22921_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_15_13_fu_22931_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_22_4_fu_22944_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_22_4_fu_22944_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_23_4_fu_22952_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_23_4_fu_22952_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_23_4_fu_22952_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum4_14_V_s_fu_22957_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_22_4_fu_22944_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum2_14_V_s_fu_22968_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_14_14_fu_23018_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_15_14_fu_23028_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_22_5_fu_23041_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_22_5_fu_23041_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_23_5_fu_23049_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_23_5_fu_23049_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_23_5_fu_23049_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum4_15_V_9_fu_23054_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_22_5_fu_23041_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum2_15_V_s_fu_23065_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal oidx2_2_fu_23086_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_84_fu_23252_p18 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_9_fu_23290_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_85_fu_23315_p18 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_10_fu_23353_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_23384_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_23384_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_23405_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_23413_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_23421_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_23429_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_23437_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_23445_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_23453_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_23461_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_23469_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_23477_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_23485_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_23493_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_23501_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_23509_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_23517_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_23525_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_23533_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_23541_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_23549_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_23557_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_23565_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_23573_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_23581_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_23589_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_23597_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_23605_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_23613_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_23621_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_23629_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_23637_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_23645_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_23653_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_23668_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_23676_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_23684_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_23692_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_23700_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_23708_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_23716_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_23724_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_23732_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_23740_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_23748_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_23756_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_23764_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_23772_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_23780_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_23788_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_idle_pp1 : STD_LOGIC;
    signal ap_enable_pp1 : STD_LOGIC;

    component a1_readRegisters_int_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_read : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component a1_readRegisters_short_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_read : IN STD_LOGIC_VECTOR (15 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component a1_PoolTop_mux_164_8bkb IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        din10_WIDTH : INTEGER;
        din11_WIDTH : INTEGER;
        din12_WIDTH : INTEGER;
        din13_WIDTH : INTEGER;
        din14_WIDTH : INTEGER;
        din15_WIDTH : INTEGER;
        din16_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        din3 : IN STD_LOGIC_VECTOR (7 downto 0);
        din4 : IN STD_LOGIC_VECTOR (7 downto 0);
        din5 : IN STD_LOGIC_VECTOR (7 downto 0);
        din6 : IN STD_LOGIC_VECTOR (7 downto 0);
        din7 : IN STD_LOGIC_VECTOR (7 downto 0);
        din8 : IN STD_LOGIC_VECTOR (7 downto 0);
        din9 : IN STD_LOGIC_VECTOR (7 downto 0);
        din10 : IN STD_LOGIC_VECTOR (7 downto 0);
        din11 : IN STD_LOGIC_VECTOR (7 downto 0);
        din12 : IN STD_LOGIC_VECTOR (7 downto 0);
        din13 : IN STD_LOGIC_VECTOR (7 downto 0);
        din14 : IN STD_LOGIC_VECTOR (7 downto 0);
        din15 : IN STD_LOGIC_VECTOR (7 downto 0);
        din16 : IN STD_LOGIC_VECTOR (3 downto 0);
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component a1_PoolTop_mux_164_3cud IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        din10_WIDTH : INTEGER;
        din11_WIDTH : INTEGER;
        din12_WIDTH : INTEGER;
        din13_WIDTH : INTEGER;
        din14_WIDTH : INTEGER;
        din15_WIDTH : INTEGER;
        din16_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (31 downto 0);
        din5 : IN STD_LOGIC_VECTOR (31 downto 0);
        din6 : IN STD_LOGIC_VECTOR (31 downto 0);
        din7 : IN STD_LOGIC_VECTOR (31 downto 0);
        din8 : IN STD_LOGIC_VECTOR (31 downto 0);
        din9 : IN STD_LOGIC_VECTOR (31 downto 0);
        din10 : IN STD_LOGIC_VECTOR (31 downto 0);
        din11 : IN STD_LOGIC_VECTOR (31 downto 0);
        din12 : IN STD_LOGIC_VECTOR (31 downto 0);
        din13 : IN STD_LOGIC_VECTOR (31 downto 0);
        din14 : IN STD_LOGIC_VECTOR (31 downto 0);
        din15 : IN STD_LOGIC_VECTOR (31 downto 0);
        din16 : IN STD_LOGIC_VECTOR (3 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component a1_PoolTop_mul_mul_1dEe IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component a1_PoolTop_mac_mul_seOg IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component a1_PoolTop_mac_muladfYi IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component a1_PoolTop_mac_muladg8j IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    grp_readRegisters_int_s_fu_7422 : component a1_readRegisters_int_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_readRegisters_int_s_fu_7422_ap_start,
        ap_done => grp_readRegisters_int_s_fu_7422_ap_done,
        ap_idle => grp_readRegisters_int_s_fu_7422_ap_idle,
        ap_ready => grp_readRegisters_int_s_fu_7422_ap_ready,
        in_read => lBound_reg_24673,
        ap_return => grp_readRegisters_int_s_fu_7422_ap_return);

    grp_readRegisters_short_s_fu_7427 : component a1_readRegisters_short_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_readRegisters_short_s_fu_7427_ap_start,
        ap_done => grp_readRegisters_short_s_fu_7427_ap_done,
        ap_idle => grp_readRegisters_short_s_fu_7427_ap_idle,
        ap_ready => grp_readRegisters_short_s_fu_7427_ap_ready,
        in_read => grp_readRegisters_short_s_fu_7427_in_read,
        ap_return => grp_readRegisters_short_s_fu_7427_ap_return);

    PoolTop_mux_164_8bkb_U50 : component a1_PoolTop_mux_164_8bkb
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => max1_0_V_3_fu_1086,
        din1 => max1_1_V_3_fu_1090,
        din2 => max1_2_V_3_fu_1094,
        din3 => max1_3_V_3_fu_1098,
        din4 => max1_4_V_3_fu_1102,
        din5 => max1_5_V_3_fu_1106,
        din6 => max1_6_V_3_fu_1110,
        din7 => max1_7_V_3_fu_1114,
        din8 => max1_8_V_3_fu_1118,
        din9 => max1_9_V_3_fu_1122,
        din10 => max1_10_V_3_fu_1126,
        din11 => max1_11_V_3_fu_1130,
        din12 => max1_12_V_3_fu_1134,
        din13 => max1_13_V_3_fu_1138,
        din14 => max1_14_V_3_fu_1142,
        din15 => max1_15_V_3_fu_1146,
        din16 => tmp_133_fu_17693_p1,
        dout => tmp_80_fu_17697_p18);

    PoolTop_mux_164_8bkb_U51 : component a1_PoolTop_mux_164_8bkb
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => max2_0_V_1_load_reg_27650,
        din1 => max2_1_V_1_load_reg_27657,
        din2 => max2_2_V_1_load_reg_27664,
        din3 => max2_3_V_1_load_reg_27671,
        din4 => max2_4_V_1_load_reg_27678,
        din5 => max2_5_V_1_load_reg_27685,
        din6 => max2_6_V_1_load_reg_27692,
        din7 => max2_7_V_1_load_reg_27699,
        din8 => max2_8_V_1_load_reg_27706,
        din9 => max2_9_V_2_load_reg_27713,
        din10 => max2_10_V_2_load_reg_27720,
        din11 => max2_11_V_2_load_reg_27727,
        din12 => max2_12_V_2_load_reg_27734,
        din13 => max2_13_V_2_load_reg_27741,
        din14 => max2_14_V_2_load_reg_27748,
        din15 => max2_15_V_2_load_reg_27755,
        din16 => tmp_133_fu_17693_p1,
        dout => tmp_81_fu_17751_p18);

    PoolTop_mux_164_8bkb_U52 : component a1_PoolTop_mux_164_8bkb
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => max3_0_V_3_fu_1214,
        din1 => max3_1_V_3_fu_1218,
        din2 => max3_2_V_3_fu_1222,
        din3 => max3_3_V_3_fu_1226,
        din4 => max3_4_V_3_fu_1230,
        din5 => max3_5_V_3_fu_1234,
        din6 => max3_6_V_3_fu_1238,
        din7 => max3_7_V_3_fu_1242,
        din8 => max3_8_V_3_fu_1246,
        din9 => max3_9_V_3_fu_1250,
        din10 => max3_10_V_3_fu_1254,
        din11 => max3_11_V_3_fu_1258,
        din12 => max3_12_V_3_fu_1262,
        din13 => max3_13_V_3_fu_1266,
        din14 => max3_14_V_3_fu_1270,
        din15 => max3_15_V_3_fu_1274,
        din16 => tmp_133_fu_17693_p1,
        dout => tmp_82_fu_17773_p18);

    PoolTop_mux_164_8bkb_U53 : component a1_PoolTop_mux_164_8bkb
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => max4_0_V_1_load_reg_27762,
        din1 => max4_1_V_1_load_reg_27769,
        din2 => max4_2_V_1_load_reg_27776,
        din3 => max4_3_V_1_load_reg_27783,
        din4 => max4_4_V_1_load_reg_27790,
        din5 => max4_5_V_1_load_reg_27797,
        din6 => max4_6_V_1_load_reg_27804,
        din7 => max4_7_V_1_load_reg_27811,
        din8 => max4_8_V_1_load_reg_27818,
        din9 => max4_9_V_2_load_reg_27825,
        din10 => max4_10_V_2_load_reg_27832,
        din11 => max4_11_V_2_load_reg_27839,
        din12 => max4_12_V_2_load_reg_27846,
        din13 => max4_13_V_2_load_reg_27853,
        din14 => max4_14_V_2_load_reg_27860,
        din15 => max4_15_V_2_load_reg_27867,
        din16 => tmp_133_fu_17693_p1,
        dout => tmp_83_fu_17827_p18);

    PoolTop_mux_164_3cud_U54 : component a1_PoolTop_mux_164_3cud
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 32,
        din9_WIDTH => 32,
        din10_WIDTH => 32,
        din11_WIDTH => 32,
        din12_WIDTH => 32,
        din13_WIDTH => 32,
        din14_WIDTH => 32,
        din15_WIDTH => 32,
        din16_WIDTH => 4,
        dout_WIDTH => 32)
    port map (
        din0 => sum1_0_V_1_fu_1150,
        din1 => sum1_1_V_1_fu_1154,
        din2 => sum1_2_V_1_fu_1158,
        din3 => sum1_3_V_1_fu_1162,
        din4 => sum1_4_V_1_fu_1166,
        din5 => sum1_5_V_1_fu_1170,
        din6 => sum1_6_V_1_fu_1174,
        din7 => sum1_7_V_1_fu_1178,
        din8 => sum1_8_V_2_fu_1182,
        din9 => sum1_9_V_2_fu_1186,
        din10 => sum1_10_V_2_fu_1190,
        din11 => sum1_11_V_2_fu_1194,
        din12 => sum1_12_V_2_fu_1198,
        din13 => sum1_13_V_2_fu_1202,
        din14 => sum1_14_V_2_fu_1206,
        din15 => sum1_15_V_2_fu_1210,
        din16 => tmp_133_fu_17693_p1,
        dout => tmp_fu_17849_p18);

    PoolTop_mux_164_3cud_U55 : component a1_PoolTop_mux_164_3cud
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 32,
        din9_WIDTH => 32,
        din10_WIDTH => 32,
        din11_WIDTH => 32,
        din12_WIDTH => 32,
        din13_WIDTH => 32,
        din14_WIDTH => 32,
        din15_WIDTH => 32,
        din16_WIDTH => 4,
        dout_WIDTH => 32)
    port map (
        din0 => sum2_0_V_1_load_reg_28674,
        din1 => sum2_1_V_1_load_reg_28680,
        din2 => sum2_2_V_1_load_reg_28686,
        din3 => sum2_3_V_1_load_reg_28692,
        din4 => sum2_4_V_1_load_reg_28698,
        din5 => sum2_5_V_1_load_reg_28704,
        din6 => sum2_6_V_1_load_reg_28710,
        din7 => sum2_7_V_1_load_reg_28716,
        din8 => sum2_8_V_2_load_reg_28722,
        din9 => sum2_9_V_2_load_reg_28728,
        din10 => sum2_10_V_2_load_reg_28734,
        din11 => sum2_11_V_2_load_reg_28740,
        din12 => sum2_12_V_2_load_reg_28746,
        din13 => sum2_13_V_2_load_reg_28752,
        din14 => sum2_14_V_2_load_reg_28758,
        din15 => sum2_15_V_3_load_reg_28764,
        din16 => tmp_133_fu_17693_p1,
        dout => tmp_s_fu_17912_p18);

    PoolTop_mux_164_3cud_U56 : component a1_PoolTop_mux_164_3cud
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 32,
        din9_WIDTH => 32,
        din10_WIDTH => 32,
        din11_WIDTH => 32,
        din12_WIDTH => 32,
        din13_WIDTH => 32,
        din14_WIDTH => 32,
        din15_WIDTH => 32,
        din16_WIDTH => 4,
        dout_WIDTH => 32)
    port map (
        din0 => sum3_0_V_1_fu_1278,
        din1 => sum3_1_V_1_fu_1282,
        din2 => sum3_2_V_1_fu_1286,
        din3 => sum3_3_V_1_fu_1290,
        din4 => sum3_4_V_1_fu_1294,
        din5 => sum3_5_V_1_fu_1298,
        din6 => sum3_6_V_1_fu_1302,
        din7 => sum3_7_V_1_fu_1306,
        din8 => sum3_8_V_2_fu_1310,
        din9 => sum3_9_V_2_fu_1314,
        din10 => sum3_10_V_2_fu_1318,
        din11 => sum3_11_V_2_fu_1322,
        din12 => sum3_12_V_2_fu_1326,
        din13 => sum3_13_V_2_fu_1330,
        din14 => sum3_14_V_2_fu_1334,
        din15 => sum3_15_V_2_fu_1338,
        din16 => tmp_133_fu_17693_p1,
        dout => tmp_78_fu_17943_p18);

    PoolTop_mux_164_3cud_U57 : component a1_PoolTop_mux_164_3cud
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 32,
        din9_WIDTH => 32,
        din10_WIDTH => 32,
        din11_WIDTH => 32,
        din12_WIDTH => 32,
        din13_WIDTH => 32,
        din14_WIDTH => 32,
        din15_WIDTH => 32,
        din16_WIDTH => 4,
        dout_WIDTH => 32)
    port map (
        din0 => sum4_0_V_1_load_reg_28770,
        din1 => sum4_1_V_1_load_reg_28776,
        din2 => sum4_2_V_1_load_reg_28782,
        din3 => sum4_3_V_1_load_reg_28788,
        din4 => sum4_4_V_1_load_reg_28794,
        din5 => sum4_5_V_1_load_reg_28800,
        din6 => sum4_6_V_1_load_reg_28806,
        din7 => sum4_7_V_1_load_reg_28812,
        din8 => sum4_8_V_2_load_reg_28818,
        din9 => sum4_9_V_2_load_reg_28824,
        din10 => sum4_10_V_2_load_reg_28830,
        din11 => sum4_11_V_2_load_reg_28836,
        din12 => sum4_12_V_2_load_reg_28842,
        din13 => sum4_13_V_2_load_reg_28848,
        din14 => sum4_14_V_2_load_reg_28854,
        din15 => sum4_15_V_3_load_reg_28860,
        din16 => tmp_133_fu_17693_p1,
        dout => tmp_79_fu_18006_p18);

    PoolTop_mux_164_8bkb_U58 : component a1_PoolTop_mux_164_8bkb
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => max2_0_V_5_fu_1602,
        din1 => max2_1_V_5_fu_1606,
        din2 => max2_2_V_5_fu_1610,
        din3 => max2_3_V_5_fu_1614,
        din4 => max2_4_V_5_fu_1618,
        din5 => max2_5_V_5_fu_1622,
        din6 => max2_6_V_5_fu_1626,
        din7 => max2_7_V_5_fu_1630,
        din8 => max2_8_V_5_fu_1634,
        din9 => max2_9_V_5_fu_1638,
        din10 => max2_10_V_5_fu_1642,
        din11 => max2_11_V_5_fu_1646,
        din12 => max2_12_V_5_fu_1650,
        din13 => max2_13_V_5_fu_1654,
        din14 => max2_14_V_5_fu_1658,
        din15 => max2_15_V_6_fu_1662,
        din16 => tmp_163_fu_23140_p1,
        dout => tmp_86_fu_23144_p18);

    PoolTop_mux_164_8bkb_U59 : component a1_PoolTop_mux_164_8bkb
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => max4_0_V_5_fu_1730,
        din1 => max4_1_V_5_fu_1734,
        din2 => max4_2_V_5_fu_1738,
        din3 => max4_3_V_5_fu_1742,
        din4 => max4_4_V_5_fu_1746,
        din5 => max4_5_V_5_fu_1750,
        din6 => max4_6_V_5_fu_1754,
        din7 => max4_7_V_5_fu_1758,
        din8 => max4_8_V_5_fu_1762,
        din9 => max4_9_V_5_fu_1766,
        din10 => max4_10_V_5_fu_1770,
        din11 => max4_11_V_5_fu_1774,
        din12 => max4_12_V_5_fu_1778,
        din13 => max4_13_V_5_fu_1782,
        din14 => max4_14_V_5_fu_1786,
        din15 => max4_15_V_6_fu_1790,
        din16 => tmp_163_fu_23140_p1,
        dout => tmp_87_fu_23198_p18);

    PoolTop_mux_164_3cud_U60 : component a1_PoolTop_mux_164_3cud
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 32,
        din9_WIDTH => 32,
        din10_WIDTH => 32,
        din11_WIDTH => 32,
        din12_WIDTH => 32,
        din13_WIDTH => 32,
        din14_WIDTH => 32,
        din15_WIDTH => 32,
        din16_WIDTH => 4,
        dout_WIDTH => 32)
    port map (
        din0 => sum2_0_V_4_fu_1666,
        din1 => sum2_1_V_5_fu_1670,
        din2 => sum2_2_V_5_fu_1674,
        din3 => sum2_3_V_4_fu_1678,
        din4 => sum2_4_V_4_fu_1682,
        din5 => sum2_5_V_4_fu_1686,
        din6 => sum2_6_V_4_fu_1690,
        din7 => sum2_7_V_4_fu_1694,
        din8 => sum2_8_V_6_fu_1698,
        din9 => sum2_9_V_6_fu_1702,
        din10 => sum2_10_V_6_fu_1706,
        din11 => sum2_11_V_6_fu_1710,
        din12 => sum2_12_V_6_fu_1714,
        din13 => sum2_13_V_6_fu_1718,
        din14 => sum2_14_V_6_fu_1722,
        din15 => sum2_15_V_6_fu_1726,
        din16 => tmp_163_fu_23140_p1,
        dout => tmp_84_fu_23252_p18);

    PoolTop_mux_164_3cud_U61 : component a1_PoolTop_mux_164_3cud
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 32,
        din9_WIDTH => 32,
        din10_WIDTH => 32,
        din11_WIDTH => 32,
        din12_WIDTH => 32,
        din13_WIDTH => 32,
        din14_WIDTH => 32,
        din15_WIDTH => 32,
        din16_WIDTH => 4,
        dout_WIDTH => 32)
    port map (
        din0 => sum4_0_V_5_fu_1794,
        din1 => sum4_1_V_5_fu_1798,
        din2 => sum4_2_V_5_fu_1802,
        din3 => sum4_3_V_5_fu_1806,
        din4 => sum4_4_V_5_fu_1810,
        din5 => sum4_5_V_5_fu_1814,
        din6 => sum4_6_V_5_fu_1818,
        din7 => sum4_7_V_5_fu_1822,
        din8 => sum4_8_V_5_fu_1826,
        din9 => sum4_9_V_5_fu_1830,
        din10 => sum4_10_V_5_fu_1834,
        din11 => sum4_11_V_5_fu_1838,
        din12 => sum4_12_V_5_fu_1842,
        din13 => sum4_13_V_5_fu_1846,
        din14 => sum4_14_V_5_fu_1850,
        din15 => sum4_15_V_5_fu_1854,
        din16 => tmp_163_fu_23140_p1,
        dout => tmp_85_fu_23315_p18);

    PoolTop_mul_mul_1dEe_U62 : component a1_PoolTop_mul_mul_1dEe
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => grp_readRegisters_short_s_fu_7427_ap_return,
        din1 => temp_2_reg_24579,
        dout => lBound_fu_23378_p2);

    PoolTop_mac_mul_seOg_U63 : component a1_PoolTop_mac_mul_seOg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 16,
        din2_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => grp_fu_23384_p0,
        din1 => tmp_23_reg_24584,
        din2 => grp_fu_23384_p2,
        dout => grp_fu_23384_p3);

    PoolTop_mac_muladfYi_U64 : component a1_PoolTop_mac_muladfYi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        din0 => rowidx1_fu_10116_p2,
        din1 => inw,
        din2 => colidx1_fu_10107_p2,
        dout => grp_fu_23391_p3);

    PoolTop_mac_muladfYi_U65 : component a1_PoolTop_mac_muladfYi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        din0 => rowidx2_fu_10134_p2,
        din1 => inw,
        din2 => colidx2_fu_10125_p2,
        dout => grp_fu_23398_p3);

    PoolTop_mac_muladg8j_U66 : component a1_PoolTop_mac_muladg8j
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => arr1_V_8_0_s_reg_27949,
        din1 => grp_fu_23405_p1,
        din2 => sum1_8_V_2_fu_1182,
        dout => grp_fu_23405_p3);

    PoolTop_mac_muladg8j_U67 : component a1_PoolTop_mac_muladg8j
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => arr2_V_8_0_s_reg_28029,
        din1 => grp_fu_23413_p1,
        din2 => sum2_8_V_2_fu_918,
        dout => grp_fu_23413_p3);

    PoolTop_mac_muladg8j_U68 : component a1_PoolTop_mac_muladg8j
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => arr3_V_8_0_s_reg_27909,
        din1 => grp_fu_23421_p1,
        din2 => sum3_8_V_2_fu_1310,
        dout => grp_fu_23421_p3);

    PoolTop_mac_muladg8j_U69 : component a1_PoolTop_mac_muladg8j
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => arr4_V_8_0_s_reg_27989,
        din1 => grp_fu_23429_p1,
        din2 => sum4_8_V_2_fu_1046,
        dout => grp_fu_23429_p3);

    PoolTop_mac_muladg8j_U70 : component a1_PoolTop_mac_muladg8j
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => arr1_V_9_0_s_reg_27944,
        din1 => grp_fu_23437_p1,
        din2 => sum1_9_V_2_fu_1186,
        dout => grp_fu_23437_p3);

    PoolTop_mac_muladg8j_U71 : component a1_PoolTop_mac_muladg8j
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => arr2_V_9_0_s_reg_28024,
        din1 => grp_fu_23445_p1,
        din2 => sum2_9_V_2_fu_922,
        dout => grp_fu_23445_p3);

    PoolTop_mac_muladg8j_U72 : component a1_PoolTop_mac_muladg8j
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => arr3_V_9_0_s_reg_27904,
        din1 => grp_fu_23453_p1,
        din2 => sum3_9_V_2_fu_1314,
        dout => grp_fu_23453_p3);

    PoolTop_mac_muladg8j_U73 : component a1_PoolTop_mac_muladg8j
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => arr4_V_9_0_s_reg_27984,
        din1 => grp_fu_23461_p1,
        din2 => sum4_9_V_2_fu_1050,
        dout => grp_fu_23461_p3);

    PoolTop_mac_muladg8j_U74 : component a1_PoolTop_mac_muladg8j
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => arr1_V_10_0_s_reg_27939,
        din1 => grp_fu_23469_p1,
        din2 => sum1_10_V_2_fu_1190,
        dout => grp_fu_23469_p3);

    PoolTop_mac_muladg8j_U75 : component a1_PoolTop_mac_muladg8j
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => arr2_V_10_0_s_reg_28019,
        din1 => grp_fu_23477_p1,
        din2 => sum2_10_V_2_fu_926,
        dout => grp_fu_23477_p3);

    PoolTop_mac_muladg8j_U76 : component a1_PoolTop_mac_muladg8j
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => arr3_V_10_0_s_reg_27899,
        din1 => grp_fu_23485_p1,
        din2 => sum3_10_V_2_fu_1318,
        dout => grp_fu_23485_p3);

    PoolTop_mac_muladg8j_U77 : component a1_PoolTop_mac_muladg8j
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => arr4_V_10_0_s_reg_27979,
        din1 => grp_fu_23493_p1,
        din2 => sum4_10_V_2_fu_1054,
        dout => grp_fu_23493_p3);

    PoolTop_mac_muladg8j_U78 : component a1_PoolTop_mac_muladg8j
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => arr1_V_11_0_s_reg_27934,
        din1 => grp_fu_23501_p1,
        din2 => sum1_11_V_2_fu_1194,
        dout => grp_fu_23501_p3);

    PoolTop_mac_muladg8j_U79 : component a1_PoolTop_mac_muladg8j
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => arr2_V_11_0_s_reg_28014,
        din1 => grp_fu_23509_p1,
        din2 => sum2_11_V_2_fu_930,
        dout => grp_fu_23509_p3);

    PoolTop_mac_muladg8j_U80 : component a1_PoolTop_mac_muladg8j
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => arr3_V_11_0_s_reg_27894,
        din1 => grp_fu_23517_p1,
        din2 => sum3_11_V_2_fu_1322,
        dout => grp_fu_23517_p3);

    PoolTop_mac_muladg8j_U81 : component a1_PoolTop_mac_muladg8j
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => arr4_V_11_0_s_reg_27974,
        din1 => grp_fu_23525_p1,
        din2 => sum4_11_V_2_fu_1058,
        dout => grp_fu_23525_p3);

    PoolTop_mac_muladg8j_U82 : component a1_PoolTop_mac_muladg8j
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => arr1_V_12_0_s_reg_27929,
        din1 => grp_fu_23533_p1,
        din2 => sum1_12_V_2_fu_1198,
        dout => grp_fu_23533_p3);

    PoolTop_mac_muladg8j_U83 : component a1_PoolTop_mac_muladg8j
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => arr2_V_12_0_s_reg_28009,
        din1 => grp_fu_23541_p1,
        din2 => sum2_12_V_2_fu_934,
        dout => grp_fu_23541_p3);

    PoolTop_mac_muladg8j_U84 : component a1_PoolTop_mac_muladg8j
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => arr3_V_12_0_s_reg_27889,
        din1 => grp_fu_23549_p1,
        din2 => sum3_12_V_2_fu_1326,
        dout => grp_fu_23549_p3);

    PoolTop_mac_muladg8j_U85 : component a1_PoolTop_mac_muladg8j
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => arr4_V_12_0_s_reg_27969,
        din1 => grp_fu_23557_p1,
        din2 => sum4_12_V_2_fu_1062,
        dout => grp_fu_23557_p3);

    PoolTop_mac_muladg8j_U86 : component a1_PoolTop_mac_muladg8j
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => arr1_V_13_0_s_reg_27924,
        din1 => grp_fu_23565_p1,
        din2 => sum1_13_V_2_fu_1202,
        dout => grp_fu_23565_p3);

    PoolTop_mac_muladg8j_U87 : component a1_PoolTop_mac_muladg8j
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => arr2_V_13_0_s_reg_28004,
        din1 => grp_fu_23573_p1,
        din2 => sum2_13_V_2_fu_938,
        dout => grp_fu_23573_p3);

    PoolTop_mac_muladg8j_U88 : component a1_PoolTop_mac_muladg8j
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => arr3_V_13_0_s_reg_27884,
        din1 => grp_fu_23581_p1,
        din2 => sum3_13_V_2_fu_1330,
        dout => grp_fu_23581_p3);

    PoolTop_mac_muladg8j_U89 : component a1_PoolTop_mac_muladg8j
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => arr4_V_13_0_s_reg_27964,
        din1 => grp_fu_23589_p1,
        din2 => sum4_13_V_2_fu_1066,
        dout => grp_fu_23589_p3);

    PoolTop_mac_muladg8j_U90 : component a1_PoolTop_mac_muladg8j
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => arr1_V_14_0_s_reg_27919,
        din1 => grp_fu_23597_p1,
        din2 => sum1_14_V_2_fu_1206,
        dout => grp_fu_23597_p3);

    PoolTop_mac_muladg8j_U91 : component a1_PoolTop_mac_muladg8j
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => arr2_V_14_0_s_reg_27999,
        din1 => grp_fu_23605_p1,
        din2 => sum2_14_V_2_fu_942,
        dout => grp_fu_23605_p3);

    PoolTop_mac_muladg8j_U92 : component a1_PoolTop_mac_muladg8j
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => arr3_V_14_0_s_reg_27879,
        din1 => grp_fu_23613_p1,
        din2 => sum3_14_V_2_fu_1334,
        dout => grp_fu_23613_p3);

    PoolTop_mac_muladg8j_U93 : component a1_PoolTop_mac_muladg8j
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => arr4_V_14_0_s_reg_27959,
        din1 => grp_fu_23621_p1,
        din2 => sum4_14_V_2_fu_1070,
        dout => grp_fu_23621_p3);

    PoolTop_mac_muladg8j_U94 : component a1_PoolTop_mac_muladg8j
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => arr1_V_15_0_s_reg_27914,
        din1 => grp_fu_23629_p1,
        din2 => sum1_15_V_2_fu_1210,
        dout => grp_fu_23629_p3);

    PoolTop_mac_muladg8j_U95 : component a1_PoolTop_mac_muladg8j
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => arr2_V_15_0_s_reg_27994,
        din1 => grp_fu_23637_p1,
        din2 => sum2_15_V_3_fu_946,
        dout => grp_fu_23637_p3);

    PoolTop_mac_muladg8j_U96 : component a1_PoolTop_mac_muladg8j
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => arr3_V_15_0_s_reg_27874,
        din1 => grp_fu_23645_p1,
        din2 => sum3_15_V_2_fu_1338,
        dout => grp_fu_23645_p3);

    PoolTop_mac_muladg8j_U97 : component a1_PoolTop_mac_muladg8j
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => arr4_V_15_0_s_reg_27954,
        din1 => grp_fu_23653_p1,
        din2 => sum4_15_V_3_fu_1074,
        dout => grp_fu_23653_p3);

    PoolTop_mac_muladfYi_U98 : component a1_PoolTop_mac_muladfYi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        din0 => rowidx2_1_fu_19292_p2,
        din1 => inw,
        din2 => colidx2_1_fu_19283_p2,
        dout => grp_fu_23661_p3);

    PoolTop_mac_muladg8j_U99 : component a1_PoolTop_mac_muladg8j
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => arr2_V_8_3_s_reg_30980,
        din1 => grp_fu_23668_p1,
        din2 => sum2_8_V_6_fu_1698,
        dout => grp_fu_23668_p3);

    PoolTop_mac_muladg8j_U100 : component a1_PoolTop_mac_muladg8j
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => arr4_V_8_3_s_reg_30876,
        din1 => grp_fu_23676_p1,
        din2 => sum4_8_V_5_fu_1826,
        dout => grp_fu_23676_p3);

    PoolTop_mac_muladg8j_U101 : component a1_PoolTop_mac_muladg8j
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => arr2_V_9_3_s_reg_30973,
        din1 => grp_fu_23684_p1,
        din2 => sum2_9_V_6_fu_1702,
        dout => grp_fu_23684_p3);

    PoolTop_mac_muladg8j_U102 : component a1_PoolTop_mac_muladg8j
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => arr4_V_9_3_s_reg_30869,
        din1 => grp_fu_23692_p1,
        din2 => sum4_9_V_5_fu_1830,
        dout => grp_fu_23692_p3);

    PoolTop_mac_muladg8j_U103 : component a1_PoolTop_mac_muladg8j
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => arr2_V_10_3_s_reg_30966,
        din1 => grp_fu_23700_p1,
        din2 => sum2_10_V_6_fu_1706,
        dout => grp_fu_23700_p3);

    PoolTop_mac_muladg8j_U104 : component a1_PoolTop_mac_muladg8j
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => arr4_V_10_3_s_reg_30862,
        din1 => grp_fu_23708_p1,
        din2 => sum4_10_V_5_fu_1834,
        dout => grp_fu_23708_p3);

    PoolTop_mac_muladg8j_U105 : component a1_PoolTop_mac_muladg8j
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => arr2_V_11_3_s_reg_30959,
        din1 => grp_fu_23716_p1,
        din2 => sum2_11_V_6_fu_1710,
        dout => grp_fu_23716_p3);

    PoolTop_mac_muladg8j_U106 : component a1_PoolTop_mac_muladg8j
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => arr4_V_11_3_s_reg_30855,
        din1 => grp_fu_23724_p1,
        din2 => sum4_11_V_5_fu_1838,
        dout => grp_fu_23724_p3);

    PoolTop_mac_muladg8j_U107 : component a1_PoolTop_mac_muladg8j
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => arr2_V_12_3_s_reg_30952,
        din1 => grp_fu_23732_p1,
        din2 => sum2_12_V_6_fu_1714,
        dout => grp_fu_23732_p3);

    PoolTop_mac_muladg8j_U108 : component a1_PoolTop_mac_muladg8j
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => arr4_V_12_3_s_reg_30848,
        din1 => grp_fu_23740_p1,
        din2 => sum4_12_V_5_fu_1842,
        dout => grp_fu_23740_p3);

    PoolTop_mac_muladg8j_U109 : component a1_PoolTop_mac_muladg8j
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => arr2_V_13_3_s_reg_30945,
        din1 => grp_fu_23748_p1,
        din2 => sum2_13_V_6_fu_1718,
        dout => grp_fu_23748_p3);

    PoolTop_mac_muladg8j_U110 : component a1_PoolTop_mac_muladg8j
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => arr4_V_13_3_s_reg_30841,
        din1 => grp_fu_23756_p1,
        din2 => sum4_13_V_5_fu_1846,
        dout => grp_fu_23756_p3);

    PoolTop_mac_muladg8j_U111 : component a1_PoolTop_mac_muladg8j
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => arr2_V_14_3_s_reg_30938,
        din1 => grp_fu_23764_p1,
        din2 => sum2_14_V_6_fu_1722,
        dout => grp_fu_23764_p3);

    PoolTop_mac_muladg8j_U112 : component a1_PoolTop_mac_muladg8j
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => arr4_V_14_3_s_reg_30834,
        din1 => grp_fu_23772_p1,
        din2 => sum4_14_V_5_fu_1850,
        dout => grp_fu_23772_p3);

    PoolTop_mac_muladg8j_U113 : component a1_PoolTop_mac_muladg8j
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => arr2_V_15_3_s_reg_30931,
        din1 => grp_fu_23780_p1,
        din2 => sum2_15_V_6_fu_1726,
        dout => grp_fu_23780_p3);

    PoolTop_mac_muladg8j_U114 : component a1_PoolTop_mac_muladg8j
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => arr4_V_15_3_s_reg_30827,
        din1 => grp_fu_23788_p1,
        din2 => sum4_15_V_5_fu_1854,
        dout => grp_fu_23788_p3);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((tmp_15_fu_9906_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_state6_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                elsif (((ap_const_boolean_0 = ap_block_state6_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                    ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp1_exit_iter0_state19) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
                elsif (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp1_exit_iter0_state19)) then 
                        ap_enable_reg_pp1_iter1 <= (ap_const_logic_1 xor ap_condition_pp1_exit_iter0_state19);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter3 <= ap_enable_reg_pp1_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter4 <= ap_enable_reg_pp1_iter3;
                elsif (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                    ap_enable_reg_pp1_iter4 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_readRegisters_int_s_fu_7422_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_readRegisters_int_s_fu_7422_ap_start_reg <= ap_const_logic_0;
            else
                if (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                    grp_readRegisters_int_s_fu_7422_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_readRegisters_int_s_fu_7422_ap_ready = ap_const_logic_1)) then 
                    grp_readRegisters_int_s_fu_7422_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_readRegisters_short_s_fu_7427_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_readRegisters_short_s_fu_7427_ap_start_reg <= ap_const_logic_0;
            else
                if ((((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4)) or ((grp_readRegisters_short_s_fu_7427_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                    grp_readRegisters_short_s_fu_7427_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_readRegisters_short_s_fu_7427_ap_ready = ap_const_logic_1)) then 
                    grp_readRegisters_short_s_fu_7427_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    c1_0_i_reg_7232_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_fu_9906_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                c1_0_i_reg_7232 <= c1_fu_10078_p2;
            elsif (((ap_const_boolean_0 = ap_block_state6_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                c1_0_i_reg_7232 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    c2_0_i_reg_7254_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_fu_9906_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                c2_0_i_reg_7254 <= c2_fu_10084_p2;
            elsif (((ap_const_boolean_0 = ap_block_state6_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                c2_0_i_reg_7254 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    c2_2_i_reg_7365_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_52_fu_19161_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
                c2_2_i_reg_7365 <= c2_1_fu_19260_p2;
            elsif (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                c2_2_i_reg_7365 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    col1_0_i_reg_7199_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                col1_0_i_reg_7199 <= col1_2_i_reg_26252;
            elsif (((ap_const_boolean_0 = ap_block_state6_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                col1_0_i_reg_7199 <= ap_const_lv16_0;
            end if; 
        end if;
    end process;

    col2_0_i_reg_7210_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                col2_0_i_reg_7210 <= col2_2_i_reg_26258;
            elsif (((ap_const_boolean_0 = ap_block_state6_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                col2_0_i_reg_7210 <= ap_const_lv16_0;
            end if; 
        end if;
    end process;

    col2_3_i_reg_7343_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_52_reg_30262 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
                col2_3_i_reg_7343 <= col2_5_i_reg_30283;
            elsif (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                col2_3_i_reg_7343 <= ap_const_lv16_0;
            end if; 
        end if;
    end process;

    i19_0_i_reg_7300_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                i19_0_i_reg_7300 <= i_4_reg_29194;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
                i19_0_i_reg_7300 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    i20_0_i_reg_7311_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
                i20_0_i_reg_7311 <= i_5_reg_29735;
            elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                i20_0_i_reg_7311 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    i27_0_i_reg_7411_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
                i27_0_i_reg_7411 <= i_6_reg_31646;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
                i27_0_i_reg_7411 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    i_0_i_reg_7158_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                i_0_i_reg_7158 <= i_reg_24699;
            elsif (((grp_readRegisters_short_s_fu_7427_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                i_0_i_reg_7158 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    k_0_i_reg_7188_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_fu_9906_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                k_0_i_reg_7188 <= k_fu_9911_p2;
            elsif (((ap_const_boolean_0 = ap_block_state6_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                k_0_i_reg_7188 <= ap_const_lv31_0;
            end if; 
        end if;
    end process;

    k_1_i_reg_7332_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_52_fu_19161_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
                k_1_i_reg_7332 <= k_1_fu_19166_p2;
            elsif (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                k_1_i_reg_7332 <= ap_const_lv15_0;
            end if; 
        end if;
    end process;

    max1_0_V_3_fu_1086_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max1_0_V_3_fu_1086 <= max1_0_V_4_fu_13254_p3;
            elsif (((tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max1_0_V_3_fu_1086 <= max1_0_V_1_fu_11545_p3;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                max1_0_V_3_fu_1086 <= max1_0_V_fu_310;
            end if; 
        end if;
    end process;

    max1_10_V_3_fu_1126_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max1_10_V_3_fu_1126 <= max1_10_V_4_fu_14406_p3;
            elsif (((tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max1_10_V_3_fu_1126 <= max1_10_V_1_fu_12581_p3;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                max1_10_V_3_fu_1126 <= max1_10_V_fu_350;
            end if; 
        end if;
    end process;

    max1_11_V_3_fu_1130_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max1_11_V_3_fu_1130 <= max1_11_V_4_fu_14518_p3;
            elsif (((tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max1_11_V_3_fu_1130 <= max1_11_V_1_fu_12637_p3;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                max1_11_V_3_fu_1130 <= max1_11_V_fu_354;
            end if; 
        end if;
    end process;

    max1_12_V_3_fu_1134_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max1_12_V_3_fu_1134 <= max1_12_V_4_fu_14630_p3;
            elsif (((tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max1_12_V_3_fu_1134 <= max1_12_V_1_fu_12693_p3;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                max1_12_V_3_fu_1134 <= max1_12_V_fu_358;
            end if; 
        end if;
    end process;

    max1_13_V_3_fu_1138_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max1_13_V_3_fu_1138 <= max1_13_V_4_fu_14742_p3;
            elsif (((tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max1_13_V_3_fu_1138 <= max1_13_V_1_fu_12749_p3;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                max1_13_V_3_fu_1138 <= max1_13_V_fu_362;
            end if; 
        end if;
    end process;

    max1_14_V_3_fu_1142_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max1_14_V_3_fu_1142 <= max1_14_V_4_fu_14854_p3;
            elsif (((tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max1_14_V_3_fu_1142 <= max1_14_V_1_fu_12805_p3;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                max1_14_V_3_fu_1142 <= max1_14_V_fu_366;
            end if; 
        end if;
    end process;

    max1_15_V_3_fu_1146_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max1_15_V_3_fu_1146 <= max1_15_V_4_fu_14966_p3;
            elsif (((tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max1_15_V_3_fu_1146 <= max1_15_V_1_fu_12861_p3;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                max1_15_V_3_fu_1146 <= max1_15_V_fu_370;
            end if; 
        end if;
    end process;

    max1_1_V_3_fu_1090_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max1_1_V_3_fu_1090 <= max1_1_V_4_fu_13370_p3;
            elsif (((tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max1_1_V_3_fu_1090 <= max1_1_V_1_fu_11669_p3;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                max1_1_V_3_fu_1090 <= max1_1_V_fu_314;
            end if; 
        end if;
    end process;

    max1_2_V_3_fu_1094_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max1_2_V_3_fu_1094 <= max1_2_V_4_fu_13486_p3;
            elsif (((tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max1_2_V_3_fu_1094 <= max1_2_V_1_fu_11793_p3;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                max1_2_V_3_fu_1094 <= max1_2_V_fu_318;
            end if; 
        end if;
    end process;

    max1_3_V_3_fu_1098_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max1_3_V_3_fu_1098 <= max1_3_V_4_fu_13602_p3;
            elsif (((tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max1_3_V_3_fu_1098 <= max1_3_V_1_fu_11917_p3;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                max1_3_V_3_fu_1098 <= max1_3_V_fu_322;
            end if; 
        end if;
    end process;

    max1_4_V_3_fu_1102_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max1_4_V_3_fu_1102 <= max1_4_V_4_fu_13718_p3;
            elsif (((tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max1_4_V_3_fu_1102 <= max1_4_V_1_fu_12041_p3;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                max1_4_V_3_fu_1102 <= max1_4_V_fu_326;
            end if; 
        end if;
    end process;

    max1_5_V_3_fu_1106_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max1_5_V_3_fu_1106 <= max1_5_V_4_fu_13834_p3;
            elsif (((tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max1_5_V_3_fu_1106 <= max1_5_V_1_fu_12165_p3;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                max1_5_V_3_fu_1106 <= max1_5_V_fu_330;
            end if; 
        end if;
    end process;

    max1_6_V_3_fu_1110_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max1_6_V_3_fu_1110 <= max1_6_V_4_fu_13950_p3;
            elsif (((tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max1_6_V_3_fu_1110 <= max1_6_V_1_fu_12289_p3;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                max1_6_V_3_fu_1110 <= max1_6_V_fu_334;
            end if; 
        end if;
    end process;

    max1_7_V_3_fu_1114_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max1_7_V_3_fu_1114 <= max1_7_V_4_fu_14066_p3;
            elsif (((tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max1_7_V_3_fu_1114 <= max1_7_V_1_fu_12413_p3;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                max1_7_V_3_fu_1114 <= max1_7_V_fu_338;
            end if; 
        end if;
    end process;

    max1_8_V_3_fu_1118_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max1_8_V_3_fu_1118 <= max1_8_V_4_fu_14182_p3;
            elsif (((tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max1_8_V_3_fu_1118 <= max1_8_V_1_fu_12469_p3;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                max1_8_V_3_fu_1118 <= max1_8_V_fu_342;
            end if; 
        end if;
    end process;

    max1_9_V_3_fu_1122_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max1_9_V_3_fu_1122 <= max1_9_V_4_fu_14294_p3;
            elsif (((tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max1_9_V_3_fu_1122 <= max1_9_V_1_fu_12525_p3;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                max1_9_V_3_fu_1122 <= max1_9_V_fu_346;
            end if; 
        end if;
    end process;

    max2_0_V_1_fu_822_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max2_0_V_1_fu_822 <= max2_0_V_s_fu_13268_p3;
            elsif (((tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max2_0_V_1_fu_822 <= max2_0_V_2_fu_11559_p3;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                max2_0_V_1_fu_822 <= max2_0_V_fu_374;
            end if; 
        end if;
    end process;

    max2_0_V_5_fu_1602_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                max2_0_V_5_fu_1602 <= max2_0_V_8_fu_21760_p3;
            elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_0) and (tmp_52_reg_30262_pp1_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                max2_0_V_5_fu_1602 <= max2_0_V_3_fu_20710_p3;
            elsif (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                max2_0_V_5_fu_1602 <= max2_0_V_6_fu_1342;
            end if; 
        end if;
    end process;

    max2_0_V_6_fu_1342_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_0) and (tmp_142_fu_18497_p1 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                max2_0_V_6_fu_1342 <= ap_const_lv8_0;
            elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                max2_0_V_6_fu_1342 <= max2_0_V_1_load_reg_27650;
            end if; 
        end if;
    end process;

    max2_10_V_2_fu_862_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max2_10_V_2_fu_862 <= max2_10_V_s_fu_14420_p3;
            elsif (((tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max2_10_V_2_fu_862 <= max2_10_V_3_fu_12595_p3;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                max2_10_V_2_fu_862 <= max2_10_V_fu_414;
            end if; 
        end if;
    end process;

    max2_10_V_5_fu_1642_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                max2_10_V_5_fu_1642 <= max2_10_V_4_fu_22536_p3;
            elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_0) and (tmp_52_reg_30262_pp1_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                max2_10_V_5_fu_1642 <= max2_10_V_1_fu_21130_p3;
            elsif (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                max2_10_V_5_fu_1642 <= max2_10_V_6_fu_1382;
            end if; 
        end if;
    end process;

    max2_10_V_6_fu_1382_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_0) and (tmp_142_fu_18497_p1 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                max2_10_V_6_fu_1382 <= ap_const_lv8_0;
            elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                max2_10_V_6_fu_1382 <= max2_10_V_2_load_reg_27720;
            end if; 
        end if;
    end process;

    max2_11_V_2_fu_866_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max2_11_V_2_fu_866 <= max2_11_V_s_fu_14532_p3;
            elsif (((tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max2_11_V_2_fu_866 <= max2_11_V_3_fu_12651_p3;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                max2_11_V_2_fu_866 <= max2_11_V_fu_418;
            end if; 
        end if;
    end process;

    max2_11_V_5_fu_1646_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                max2_11_V_5_fu_1646 <= max2_11_V_4_fu_22628_p3;
            elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_0) and (tmp_52_reg_30262_pp1_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                max2_11_V_5_fu_1646 <= max2_11_V_1_fu_21172_p3;
            elsif (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                max2_11_V_5_fu_1646 <= max2_11_V_6_fu_1386;
            end if; 
        end if;
    end process;

    max2_11_V_6_fu_1386_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_0) and (tmp_142_fu_18497_p1 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                max2_11_V_6_fu_1386 <= ap_const_lv8_0;
            elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                max2_11_V_6_fu_1386 <= max2_11_V_2_load_reg_27727;
            end if; 
        end if;
    end process;

    max2_12_V_2_fu_870_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max2_12_V_2_fu_870 <= max2_12_V_s_fu_14644_p3;
            elsif (((tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max2_12_V_2_fu_870 <= max2_12_V_3_fu_12707_p3;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                max2_12_V_2_fu_870 <= max2_12_V_fu_422;
            end if; 
        end if;
    end process;

    max2_12_V_5_fu_1650_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                max2_12_V_5_fu_1650 <= max2_12_V_4_fu_22720_p3;
            elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_0) and (tmp_52_reg_30262_pp1_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                max2_12_V_5_fu_1650 <= max2_12_V_1_fu_21214_p3;
            elsif (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                max2_12_V_5_fu_1650 <= max2_12_V_6_fu_1390;
            end if; 
        end if;
    end process;

    max2_12_V_6_fu_1390_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_0) and (tmp_142_fu_18497_p1 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                max2_12_V_6_fu_1390 <= ap_const_lv8_0;
            elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                max2_12_V_6_fu_1390 <= max2_12_V_2_load_reg_27734;
            end if; 
        end if;
    end process;

    max2_13_V_2_fu_874_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max2_13_V_2_fu_874 <= max2_13_V_s_fu_14756_p3;
            elsif (((tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max2_13_V_2_fu_874 <= max2_13_V_3_fu_12763_p3;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                max2_13_V_2_fu_874 <= max2_13_V_fu_426;
            end if; 
        end if;
    end process;

    max2_13_V_5_fu_1654_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                max2_13_V_5_fu_1654 <= max2_13_V_4_fu_22812_p3;
            elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_0) and (tmp_52_reg_30262_pp1_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                max2_13_V_5_fu_1654 <= max2_13_V_1_fu_21256_p3;
            elsif (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                max2_13_V_5_fu_1654 <= max2_13_V_6_fu_1394;
            end if; 
        end if;
    end process;

    max2_13_V_6_fu_1394_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_0) and (tmp_142_fu_18497_p1 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                max2_13_V_6_fu_1394 <= ap_const_lv8_0;
            elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                max2_13_V_6_fu_1394 <= max2_13_V_2_load_reg_27741;
            end if; 
        end if;
    end process;

    max2_14_V_2_fu_878_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max2_14_V_2_fu_878 <= max2_14_V_s_fu_14868_p3;
            elsif (((tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max2_14_V_2_fu_878 <= max2_14_V_3_fu_12819_p3;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                max2_14_V_2_fu_878 <= max2_14_V_fu_430;
            end if; 
        end if;
    end process;

    max2_14_V_5_fu_1658_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                max2_14_V_5_fu_1658 <= max2_14_V_4_fu_22904_p3;
            elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_0) and (tmp_52_reg_30262_pp1_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                max2_14_V_5_fu_1658 <= max2_14_V_1_fu_21298_p3;
            elsif (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                max2_14_V_5_fu_1658 <= max2_14_V_6_fu_1398;
            end if; 
        end if;
    end process;

    max2_14_V_6_fu_1398_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_0) and (tmp_142_fu_18497_p1 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                max2_14_V_6_fu_1398 <= ap_const_lv8_0;
            elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                max2_14_V_6_fu_1398 <= max2_14_V_2_load_reg_27748;
            end if; 
        end if;
    end process;

    max2_15_V_2_fu_882_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max2_15_V_2_fu_882 <= max2_15_V_4_fu_14980_p3;
            elsif (((tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max2_15_V_2_fu_882 <= max2_15_V_3_fu_12875_p3;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                max2_15_V_2_fu_882 <= max2_15_V_fu_434;
            end if; 
        end if;
    end process;

    max2_15_V_6_fu_1662_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (tmp_52_reg_30262_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                max2_15_V_6_fu_1662 <= max2_15_V_s_fu_23001_p3;
            elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_0) and (tmp_52_reg_30262_pp1_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                max2_15_V_6_fu_1662 <= max2_15_V_1_fu_21340_p3;
            elsif (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                max2_15_V_6_fu_1662 <= max2_15_V_9_fu_1402;
            end if; 
        end if;
    end process;

    max2_15_V_9_fu_1402_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_0) and (tmp_142_fu_18497_p1 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                max2_15_V_9_fu_1402 <= ap_const_lv8_0;
            elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                max2_15_V_9_fu_1402 <= max2_15_V_2_load_reg_27755;
            end if; 
        end if;
    end process;

    max2_1_V_1_fu_826_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max2_1_V_1_fu_826 <= max2_1_V_s_fu_13384_p3;
            elsif (((tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max2_1_V_1_fu_826 <= max2_1_V_2_fu_11683_p3;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                max2_1_V_1_fu_826 <= max2_1_V_fu_378;
            end if; 
        end if;
    end process;

    max2_1_V_5_fu_1606_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                max2_1_V_5_fu_1606 <= max2_1_V_8_fu_21834_p3;
            elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_0) and (tmp_52_reg_30262_pp1_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                max2_1_V_5_fu_1606 <= max2_1_V_3_fu_20752_p3;
            elsif (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                max2_1_V_5_fu_1606 <= max2_1_V_6_fu_1346;
            end if; 
        end if;
    end process;

    max2_1_V_6_fu_1346_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_0) and (tmp_142_fu_18497_p1 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                max2_1_V_6_fu_1346 <= ap_const_lv8_0;
            elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                max2_1_V_6_fu_1346 <= max2_1_V_1_load_reg_27657;
            end if; 
        end if;
    end process;

    max2_2_V_1_fu_830_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max2_2_V_1_fu_830 <= max2_2_V_s_fu_13500_p3;
            elsif (((tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max2_2_V_1_fu_830 <= max2_2_V_2_fu_11807_p3;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                max2_2_V_1_fu_830 <= max2_2_V_fu_382;
            end if; 
        end if;
    end process;

    max2_2_V_5_fu_1610_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                max2_2_V_5_fu_1610 <= max2_2_V_4_fu_21908_p3;
            elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_0) and (tmp_52_reg_30262_pp1_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                max2_2_V_5_fu_1610 <= max2_2_V_3_fu_20794_p3;
            elsif (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                max2_2_V_5_fu_1610 <= max2_2_V_6_fu_1350;
            end if; 
        end if;
    end process;

    max2_2_V_6_fu_1350_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_0) and (tmp_142_fu_18497_p1 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                max2_2_V_6_fu_1350 <= ap_const_lv8_0;
            elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                max2_2_V_6_fu_1350 <= max2_2_V_1_load_reg_27664;
            end if; 
        end if;
    end process;

    max2_3_V_1_fu_834_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max2_3_V_1_fu_834 <= max2_3_V_s_fu_13616_p3;
            elsif (((tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max2_3_V_1_fu_834 <= max2_3_V_2_fu_11931_p3;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                max2_3_V_1_fu_834 <= max2_3_V_fu_386;
            end if; 
        end if;
    end process;

    max2_3_V_5_fu_1614_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                max2_3_V_5_fu_1614 <= max2_3_V_4_fu_21982_p3;
            elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_0) and (tmp_52_reg_30262_pp1_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                max2_3_V_5_fu_1614 <= max2_3_V_3_fu_20836_p3;
            elsif (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                max2_3_V_5_fu_1614 <= max2_3_V_6_fu_1354;
            end if; 
        end if;
    end process;

    max2_3_V_6_fu_1354_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_0) and (tmp_142_fu_18497_p1 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                max2_3_V_6_fu_1354 <= ap_const_lv8_0;
            elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                max2_3_V_6_fu_1354 <= max2_3_V_1_load_reg_27671;
            end if; 
        end if;
    end process;

    max2_4_V_1_fu_838_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max2_4_V_1_fu_838 <= max2_4_V_s_fu_13732_p3;
            elsif (((tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max2_4_V_1_fu_838 <= max2_4_V_2_fu_12055_p3;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                max2_4_V_1_fu_838 <= max2_4_V_fu_390;
            end if; 
        end if;
    end process;

    max2_4_V_5_fu_1618_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                max2_4_V_5_fu_1618 <= max2_4_V_4_fu_22056_p3;
            elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_0) and (tmp_52_reg_30262_pp1_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                max2_4_V_5_fu_1618 <= max2_4_V_3_fu_20878_p3;
            elsif (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                max2_4_V_5_fu_1618 <= max2_4_V_6_fu_1358;
            end if; 
        end if;
    end process;

    max2_4_V_6_fu_1358_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_0) and (tmp_142_fu_18497_p1 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                max2_4_V_6_fu_1358 <= ap_const_lv8_0;
            elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                max2_4_V_6_fu_1358 <= max2_4_V_1_load_reg_27678;
            end if; 
        end if;
    end process;

    max2_5_V_1_fu_842_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max2_5_V_1_fu_842 <= max2_5_V_s_fu_13848_p3;
            elsif (((tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max2_5_V_1_fu_842 <= max2_5_V_3_fu_12179_p3;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                max2_5_V_1_fu_842 <= max2_5_V_fu_394;
            end if; 
        end if;
    end process;

    max2_5_V_5_fu_1622_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                max2_5_V_5_fu_1622 <= max2_5_V_4_fu_22130_p3;
            elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_0) and (tmp_52_reg_30262_pp1_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                max2_5_V_5_fu_1622 <= max2_5_V_2_fu_20920_p3;
            elsif (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                max2_5_V_5_fu_1622 <= max2_5_V_6_fu_1362;
            end if; 
        end if;
    end process;

    max2_5_V_6_fu_1362_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_0) and (tmp_142_fu_18497_p1 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                max2_5_V_6_fu_1362 <= ap_const_lv8_0;
            elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                max2_5_V_6_fu_1362 <= max2_5_V_1_load_reg_27685;
            end if; 
        end if;
    end process;

    max2_6_V_1_fu_846_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max2_6_V_1_fu_846 <= max2_6_V_s_fu_13964_p3;
            elsif (((tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max2_6_V_1_fu_846 <= max2_6_V_3_fu_12303_p3;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                max2_6_V_1_fu_846 <= max2_6_V_fu_398;
            end if; 
        end if;
    end process;

    max2_6_V_5_fu_1626_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                max2_6_V_5_fu_1626 <= max2_6_V_4_fu_22204_p3;
            elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_0) and (tmp_52_reg_30262_pp1_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                max2_6_V_5_fu_1626 <= max2_6_V_2_fu_20962_p3;
            elsif (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                max2_6_V_5_fu_1626 <= max2_6_V_6_fu_1366;
            end if; 
        end if;
    end process;

    max2_6_V_6_fu_1366_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_0) and (tmp_142_fu_18497_p1 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                max2_6_V_6_fu_1366 <= ap_const_lv8_0;
            elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                max2_6_V_6_fu_1366 <= max2_6_V_1_load_reg_27692;
            end if; 
        end if;
    end process;

    max2_7_V_1_fu_850_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max2_7_V_1_fu_850 <= max2_7_V_s_fu_14080_p3;
            elsif (((tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max2_7_V_1_fu_850 <= max2_7_V_3_fu_12427_p3;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                max2_7_V_1_fu_850 <= max2_7_V_fu_402;
            end if; 
        end if;
    end process;

    max2_7_V_5_fu_1630_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                max2_7_V_5_fu_1630 <= max2_7_V_4_fu_22278_p3;
            elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_0) and (tmp_52_reg_30262_pp1_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                max2_7_V_5_fu_1630 <= max2_7_V_2_fu_21004_p3;
            elsif (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                max2_7_V_5_fu_1630 <= max2_7_V_6_fu_1370;
            end if; 
        end if;
    end process;

    max2_7_V_6_fu_1370_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_0) and (tmp_142_fu_18497_p1 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                max2_7_V_6_fu_1370 <= ap_const_lv8_0;
            elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                max2_7_V_6_fu_1370 <= max2_7_V_1_load_reg_27699;
            end if; 
        end if;
    end process;

    max2_8_V_1_fu_854_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max2_8_V_1_fu_854 <= max2_8_V_s_fu_14196_p3;
            elsif (((tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max2_8_V_1_fu_854 <= max2_8_V_3_fu_12483_p3;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                max2_8_V_1_fu_854 <= max2_8_V_fu_406;
            end if; 
        end if;
    end process;

    max2_8_V_5_fu_1634_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                max2_8_V_5_fu_1634 <= max2_8_V_4_fu_22352_p3;
            elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_0) and (tmp_52_reg_30262_pp1_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                max2_8_V_5_fu_1634 <= max2_8_V_2_fu_21046_p3;
            elsif (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                max2_8_V_5_fu_1634 <= max2_8_V_6_fu_1374;
            end if; 
        end if;
    end process;

    max2_8_V_6_fu_1374_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_0) and (tmp_142_fu_18497_p1 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                max2_8_V_6_fu_1374 <= ap_const_lv8_0;
            elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                max2_8_V_6_fu_1374 <= max2_8_V_1_load_reg_27706;
            end if; 
        end if;
    end process;

    max2_9_V_2_fu_858_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max2_9_V_2_fu_858 <= max2_9_V_s_fu_14308_p3;
            elsif (((tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max2_9_V_2_fu_858 <= max2_9_V_3_fu_12539_p3;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                max2_9_V_2_fu_858 <= max2_9_V_fu_410;
            end if; 
        end if;
    end process;

    max2_9_V_5_fu_1638_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                max2_9_V_5_fu_1638 <= max2_9_V_4_fu_22444_p3;
            elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_0) and (tmp_52_reg_30262_pp1_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                max2_9_V_5_fu_1638 <= max2_9_V_1_fu_21088_p3;
            elsif (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                max2_9_V_5_fu_1638 <= max2_9_V_6_fu_1378;
            end if; 
        end if;
    end process;

    max2_9_V_6_fu_1378_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_0) and (tmp_142_fu_18497_p1 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                max2_9_V_6_fu_1378 <= ap_const_lv8_0;
            elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                max2_9_V_6_fu_1378 <= max2_9_V_2_load_reg_27713;
            end if; 
        end if;
    end process;

    max3_0_V_3_fu_1214_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max3_0_V_3_fu_1214 <= max3_0_V_4_fu_13247_p3;
            elsif (((tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max3_0_V_3_fu_1214 <= max3_0_V_1_fu_11573_p3;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                max3_0_V_3_fu_1214 <= max3_0_V_fu_566;
            end if; 
        end if;
    end process;

    max3_10_V_3_fu_1254_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max3_10_V_3_fu_1254 <= max3_10_V_4_fu_14399_p3;
            elsif (((tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max3_10_V_3_fu_1254 <= max3_10_V_1_fu_12609_p3;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                max3_10_V_3_fu_1254 <= max3_10_V_fu_606;
            end if; 
        end if;
    end process;

    max3_11_V_3_fu_1258_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max3_11_V_3_fu_1258 <= max3_11_V_4_fu_14511_p3;
            elsif (((tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max3_11_V_3_fu_1258 <= max3_11_V_1_fu_12665_p3;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                max3_11_V_3_fu_1258 <= max3_11_V_fu_610;
            end if; 
        end if;
    end process;

    max3_12_V_3_fu_1262_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max3_12_V_3_fu_1262 <= max3_12_V_4_fu_14623_p3;
            elsif (((tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max3_12_V_3_fu_1262 <= max3_12_V_1_fu_12721_p3;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                max3_12_V_3_fu_1262 <= max3_12_V_fu_614;
            end if; 
        end if;
    end process;

    max3_13_V_3_fu_1266_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max3_13_V_3_fu_1266 <= max3_13_V_4_fu_14735_p3;
            elsif (((tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max3_13_V_3_fu_1266 <= max3_13_V_1_fu_12777_p3;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                max3_13_V_3_fu_1266 <= max3_13_V_fu_618;
            end if; 
        end if;
    end process;

    max3_14_V_3_fu_1270_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max3_14_V_3_fu_1270 <= max3_14_V_4_fu_14847_p3;
            elsif (((tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max3_14_V_3_fu_1270 <= max3_14_V_1_fu_12833_p3;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                max3_14_V_3_fu_1270 <= max3_14_V_fu_622;
            end if; 
        end if;
    end process;

    max3_15_V_3_fu_1274_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max3_15_V_3_fu_1274 <= max3_15_V_4_fu_14959_p3;
            elsif (((tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max3_15_V_3_fu_1274 <= max3_15_V_1_fu_12889_p3;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                max3_15_V_3_fu_1274 <= max3_15_V_fu_626;
            end if; 
        end if;
    end process;

    max3_1_V_3_fu_1218_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max3_1_V_3_fu_1218 <= max3_1_V_4_fu_13363_p3;
            elsif (((tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max3_1_V_3_fu_1218 <= max3_1_V_1_fu_11697_p3;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                max3_1_V_3_fu_1218 <= max3_1_V_fu_570;
            end if; 
        end if;
    end process;

    max3_2_V_3_fu_1222_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max3_2_V_3_fu_1222 <= max3_2_V_4_fu_13479_p3;
            elsif (((tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max3_2_V_3_fu_1222 <= max3_2_V_1_fu_11821_p3;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                max3_2_V_3_fu_1222 <= max3_2_V_fu_574;
            end if; 
        end if;
    end process;

    max3_3_V_3_fu_1226_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max3_3_V_3_fu_1226 <= max3_3_V_4_fu_13595_p3;
            elsif (((tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max3_3_V_3_fu_1226 <= max3_3_V_1_fu_11945_p3;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                max3_3_V_3_fu_1226 <= max3_3_V_fu_578;
            end if; 
        end if;
    end process;

    max3_4_V_3_fu_1230_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max3_4_V_3_fu_1230 <= max3_4_V_4_fu_13711_p3;
            elsif (((tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max3_4_V_3_fu_1230 <= max3_4_V_1_fu_12069_p3;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                max3_4_V_3_fu_1230 <= max3_4_V_fu_582;
            end if; 
        end if;
    end process;

    max3_5_V_3_fu_1234_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max3_5_V_3_fu_1234 <= max3_5_V_4_fu_13827_p3;
            elsif (((tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max3_5_V_3_fu_1234 <= max3_5_V_1_fu_12193_p3;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                max3_5_V_3_fu_1234 <= max3_5_V_fu_586;
            end if; 
        end if;
    end process;

    max3_6_V_3_fu_1238_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max3_6_V_3_fu_1238 <= max3_6_V_4_fu_13943_p3;
            elsif (((tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max3_6_V_3_fu_1238 <= max3_6_V_1_fu_12317_p3;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                max3_6_V_3_fu_1238 <= max3_6_V_fu_590;
            end if; 
        end if;
    end process;

    max3_7_V_3_fu_1242_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max3_7_V_3_fu_1242 <= max3_7_V_4_fu_14059_p3;
            elsif (((tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max3_7_V_3_fu_1242 <= max3_7_V_1_fu_12441_p3;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                max3_7_V_3_fu_1242 <= max3_7_V_fu_594;
            end if; 
        end if;
    end process;

    max3_8_V_3_fu_1246_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max3_8_V_3_fu_1246 <= max3_8_V_4_fu_14175_p3;
            elsif (((tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max3_8_V_3_fu_1246 <= max3_8_V_1_fu_12497_p3;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                max3_8_V_3_fu_1246 <= max3_8_V_fu_598;
            end if; 
        end if;
    end process;

    max3_9_V_3_fu_1250_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max3_9_V_3_fu_1250 <= max3_9_V_4_fu_14287_p3;
            elsif (((tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max3_9_V_3_fu_1250 <= max3_9_V_1_fu_12553_p3;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                max3_9_V_3_fu_1250 <= max3_9_V_fu_602;
            end if; 
        end if;
    end process;

    max4_0_V_1_fu_950_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max4_0_V_1_fu_950 <= max4_0_V_s_fu_13261_p3;
            elsif (((tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max4_0_V_1_fu_950 <= max4_0_V_2_fu_11587_p3;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                max4_0_V_1_fu_950 <= max4_0_V_fu_630;
            end if; 
        end if;
    end process;

    max4_0_V_5_fu_1730_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                max4_0_V_5_fu_1730 <= max4_0_V_8_fu_21753_p3;
            elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_0) and (tmp_52_reg_30262_pp1_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                max4_0_V_5_fu_1730 <= max4_0_V_3_fu_20722_p3;
            elsif (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                max4_0_V_5_fu_1730 <= max4_0_V_6_fu_1470;
            end if; 
        end if;
    end process;

    max4_0_V_6_fu_1470_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_0) and (tmp_142_fu_18497_p1 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                max4_0_V_6_fu_1470 <= ap_const_lv8_0;
            elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                max4_0_V_6_fu_1470 <= max4_0_V_1_load_reg_27762;
            end if; 
        end if;
    end process;

    max4_10_V_2_fu_990_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max4_10_V_2_fu_990 <= max4_10_V_s_fu_14413_p3;
            elsif (((tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max4_10_V_2_fu_990 <= max4_10_V_3_fu_12623_p3;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                max4_10_V_2_fu_990 <= max4_10_V_fu_670;
            end if; 
        end if;
    end process;

    max4_10_V_5_fu_1770_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                max4_10_V_5_fu_1770 <= max4_10_V_4_fu_22529_p3;
            elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_0) and (tmp_52_reg_30262_pp1_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                max4_10_V_5_fu_1770 <= max4_10_V_1_fu_21142_p3;
            elsif (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                max4_10_V_5_fu_1770 <= max4_10_V_6_fu_1510;
            end if; 
        end if;
    end process;

    max4_10_V_6_fu_1510_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_0) and (tmp_142_fu_18497_p1 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                max4_10_V_6_fu_1510 <= ap_const_lv8_0;
            elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                max4_10_V_6_fu_1510 <= max4_10_V_2_load_reg_27832;
            end if; 
        end if;
    end process;

    max4_11_V_2_fu_994_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max4_11_V_2_fu_994 <= max4_11_V_s_fu_14525_p3;
            elsif (((tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max4_11_V_2_fu_994 <= max4_11_V_3_fu_12679_p3;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                max4_11_V_2_fu_994 <= max4_11_V_fu_674;
            end if; 
        end if;
    end process;

    max4_11_V_5_fu_1774_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                max4_11_V_5_fu_1774 <= max4_11_V_4_fu_22621_p3;
            elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_0) and (tmp_52_reg_30262_pp1_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                max4_11_V_5_fu_1774 <= max4_11_V_1_fu_21184_p3;
            elsif (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                max4_11_V_5_fu_1774 <= max4_11_V_6_fu_1514;
            end if; 
        end if;
    end process;

    max4_11_V_6_fu_1514_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_0) and (tmp_142_fu_18497_p1 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                max4_11_V_6_fu_1514 <= ap_const_lv8_0;
            elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                max4_11_V_6_fu_1514 <= max4_11_V_2_load_reg_27839;
            end if; 
        end if;
    end process;

    max4_12_V_2_fu_998_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max4_12_V_2_fu_998 <= max4_12_V_s_fu_14637_p3;
            elsif (((tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max4_12_V_2_fu_998 <= max4_12_V_3_fu_12735_p3;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                max4_12_V_2_fu_998 <= max4_12_V_fu_678;
            end if; 
        end if;
    end process;

    max4_12_V_5_fu_1778_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                max4_12_V_5_fu_1778 <= max4_12_V_4_fu_22713_p3;
            elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_0) and (tmp_52_reg_30262_pp1_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                max4_12_V_5_fu_1778 <= max4_12_V_1_fu_21226_p3;
            elsif (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                max4_12_V_5_fu_1778 <= max4_12_V_6_fu_1518;
            end if; 
        end if;
    end process;

    max4_12_V_6_fu_1518_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_0) and (tmp_142_fu_18497_p1 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                max4_12_V_6_fu_1518 <= ap_const_lv8_0;
            elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                max4_12_V_6_fu_1518 <= max4_12_V_2_load_reg_27846;
            end if; 
        end if;
    end process;

    max4_13_V_2_fu_1002_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max4_13_V_2_fu_1002 <= max4_13_V_s_fu_14749_p3;
            elsif (((tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max4_13_V_2_fu_1002 <= max4_13_V_3_fu_12791_p3;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                max4_13_V_2_fu_1002 <= max4_13_V_fu_682;
            end if; 
        end if;
    end process;

    max4_13_V_5_fu_1782_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                max4_13_V_5_fu_1782 <= max4_13_V_4_fu_22805_p3;
            elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_0) and (tmp_52_reg_30262_pp1_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                max4_13_V_5_fu_1782 <= max4_13_V_1_fu_21268_p3;
            elsif (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                max4_13_V_5_fu_1782 <= max4_13_V_6_fu_1522;
            end if; 
        end if;
    end process;

    max4_13_V_6_fu_1522_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_0) and (tmp_142_fu_18497_p1 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                max4_13_V_6_fu_1522 <= ap_const_lv8_0;
            elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                max4_13_V_6_fu_1522 <= max4_13_V_2_load_reg_27853;
            end if; 
        end if;
    end process;

    max4_14_V_2_fu_1006_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max4_14_V_2_fu_1006 <= max4_14_V_s_fu_14861_p3;
            elsif (((tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max4_14_V_2_fu_1006 <= max4_14_V_3_fu_12847_p3;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                max4_14_V_2_fu_1006 <= max4_14_V_fu_686;
            end if; 
        end if;
    end process;

    max4_14_V_5_fu_1786_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                max4_14_V_5_fu_1786 <= max4_14_V_4_fu_22897_p3;
            elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_0) and (tmp_52_reg_30262_pp1_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                max4_14_V_5_fu_1786 <= max4_14_V_1_fu_21310_p3;
            elsif (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                max4_14_V_5_fu_1786 <= max4_14_V_6_fu_1526;
            end if; 
        end if;
    end process;

    max4_14_V_6_fu_1526_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_0) and (tmp_142_fu_18497_p1 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                max4_14_V_6_fu_1526 <= ap_const_lv8_0;
            elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                max4_14_V_6_fu_1526 <= max4_14_V_2_load_reg_27860;
            end if; 
        end if;
    end process;

    max4_15_V_2_fu_1010_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max4_15_V_2_fu_1010 <= max4_15_V_4_fu_14973_p3;
            elsif (((tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max4_15_V_2_fu_1010 <= max4_15_V_3_fu_12903_p3;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                max4_15_V_2_fu_1010 <= max4_15_V_fu_690;
            end if; 
        end if;
    end process;

    max4_15_V_6_fu_1790_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (tmp_52_reg_30262_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                max4_15_V_6_fu_1790 <= max4_15_V_s_fu_22994_p3;
            elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_0) and (tmp_52_reg_30262_pp1_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                max4_15_V_6_fu_1790 <= max4_15_V_1_fu_21352_p3;
            elsif (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                max4_15_V_6_fu_1790 <= max4_15_V_9_fu_1530;
            end if; 
        end if;
    end process;

    max4_15_V_9_fu_1530_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_0) and (tmp_142_fu_18497_p1 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                max4_15_V_9_fu_1530 <= ap_const_lv8_0;
            elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                max4_15_V_9_fu_1530 <= max4_15_V_2_load_reg_27867;
            end if; 
        end if;
    end process;

    max4_1_V_1_fu_954_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max4_1_V_1_fu_954 <= max4_1_V_s_fu_13377_p3;
            elsif (((tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max4_1_V_1_fu_954 <= max4_1_V_2_fu_11711_p3;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                max4_1_V_1_fu_954 <= max4_1_V_fu_634;
            end if; 
        end if;
    end process;

    max4_1_V_5_fu_1734_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                max4_1_V_5_fu_1734 <= max4_1_V_8_fu_21827_p3;
            elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_0) and (tmp_52_reg_30262_pp1_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                max4_1_V_5_fu_1734 <= max4_1_V_3_fu_20764_p3;
            elsif (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                max4_1_V_5_fu_1734 <= max4_1_V_6_fu_1474;
            end if; 
        end if;
    end process;

    max4_1_V_6_fu_1474_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_0) and (tmp_142_fu_18497_p1 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                max4_1_V_6_fu_1474 <= ap_const_lv8_0;
            elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                max4_1_V_6_fu_1474 <= max4_1_V_1_load_reg_27769;
            end if; 
        end if;
    end process;

    max4_2_V_1_fu_958_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max4_2_V_1_fu_958 <= max4_2_V_s_fu_13493_p3;
            elsif (((tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max4_2_V_1_fu_958 <= max4_2_V_2_fu_11835_p3;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                max4_2_V_1_fu_958 <= max4_2_V_fu_638;
            end if; 
        end if;
    end process;

    max4_2_V_5_fu_1738_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                max4_2_V_5_fu_1738 <= max4_2_V_4_fu_21901_p3;
            elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_0) and (tmp_52_reg_30262_pp1_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                max4_2_V_5_fu_1738 <= max4_2_V_3_fu_20806_p3;
            elsif (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                max4_2_V_5_fu_1738 <= max4_2_V_6_fu_1478;
            end if; 
        end if;
    end process;

    max4_2_V_6_fu_1478_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_0) and (tmp_142_fu_18497_p1 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                max4_2_V_6_fu_1478 <= ap_const_lv8_0;
            elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                max4_2_V_6_fu_1478 <= max4_2_V_1_load_reg_27776;
            end if; 
        end if;
    end process;

    max4_3_V_1_fu_962_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max4_3_V_1_fu_962 <= max4_3_V_s_fu_13609_p3;
            elsif (((tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max4_3_V_1_fu_962 <= max4_3_V_2_fu_11959_p3;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                max4_3_V_1_fu_962 <= max4_3_V_fu_642;
            end if; 
        end if;
    end process;

    max4_3_V_5_fu_1742_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                max4_3_V_5_fu_1742 <= max4_3_V_4_fu_21975_p3;
            elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_0) and (tmp_52_reg_30262_pp1_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                max4_3_V_5_fu_1742 <= max4_3_V_3_fu_20848_p3;
            elsif (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                max4_3_V_5_fu_1742 <= max4_3_V_6_fu_1482;
            end if; 
        end if;
    end process;

    max4_3_V_6_fu_1482_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_0) and (tmp_142_fu_18497_p1 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                max4_3_V_6_fu_1482 <= ap_const_lv8_0;
            elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                max4_3_V_6_fu_1482 <= max4_3_V_1_load_reg_27783;
            end if; 
        end if;
    end process;

    max4_4_V_1_fu_966_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max4_4_V_1_fu_966 <= max4_4_V_s_fu_13725_p3;
            elsif (((tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max4_4_V_1_fu_966 <= max4_4_V_2_fu_12083_p3;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                max4_4_V_1_fu_966 <= max4_4_V_fu_646;
            end if; 
        end if;
    end process;

    max4_4_V_5_fu_1746_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                max4_4_V_5_fu_1746 <= max4_4_V_4_fu_22049_p3;
            elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_0) and (tmp_52_reg_30262_pp1_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                max4_4_V_5_fu_1746 <= max4_4_V_3_fu_20890_p3;
            elsif (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                max4_4_V_5_fu_1746 <= max4_4_V_6_fu_1486;
            end if; 
        end if;
    end process;

    max4_4_V_6_fu_1486_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_0) and (tmp_142_fu_18497_p1 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                max4_4_V_6_fu_1486 <= ap_const_lv8_0;
            elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                max4_4_V_6_fu_1486 <= max4_4_V_1_load_reg_27790;
            end if; 
        end if;
    end process;

    max4_5_V_1_fu_970_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max4_5_V_1_fu_970 <= max4_5_V_s_fu_13841_p3;
            elsif (((tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max4_5_V_1_fu_970 <= max4_5_V_3_fu_12207_p3;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                max4_5_V_1_fu_970 <= max4_5_V_fu_650;
            end if; 
        end if;
    end process;

    max4_5_V_5_fu_1750_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                max4_5_V_5_fu_1750 <= max4_5_V_4_fu_22123_p3;
            elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_0) and (tmp_52_reg_30262_pp1_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                max4_5_V_5_fu_1750 <= max4_5_V_2_fu_20932_p3;
            elsif (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                max4_5_V_5_fu_1750 <= max4_5_V_6_fu_1490;
            end if; 
        end if;
    end process;

    max4_5_V_6_fu_1490_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_0) and (tmp_142_fu_18497_p1 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                max4_5_V_6_fu_1490 <= ap_const_lv8_0;
            elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                max4_5_V_6_fu_1490 <= max4_5_V_1_load_reg_27797;
            end if; 
        end if;
    end process;

    max4_6_V_1_fu_974_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max4_6_V_1_fu_974 <= max4_6_V_s_fu_13957_p3;
            elsif (((tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max4_6_V_1_fu_974 <= max4_6_V_3_fu_12331_p3;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                max4_6_V_1_fu_974 <= max4_6_V_fu_654;
            end if; 
        end if;
    end process;

    max4_6_V_5_fu_1754_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                max4_6_V_5_fu_1754 <= max4_6_V_4_fu_22197_p3;
            elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_0) and (tmp_52_reg_30262_pp1_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                max4_6_V_5_fu_1754 <= max4_6_V_2_fu_20974_p3;
            elsif (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                max4_6_V_5_fu_1754 <= max4_6_V_6_fu_1494;
            end if; 
        end if;
    end process;

    max4_6_V_6_fu_1494_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_0) and (tmp_142_fu_18497_p1 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                max4_6_V_6_fu_1494 <= ap_const_lv8_0;
            elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                max4_6_V_6_fu_1494 <= max4_6_V_1_load_reg_27804;
            end if; 
        end if;
    end process;

    max4_7_V_1_fu_978_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max4_7_V_1_fu_978 <= max4_7_V_s_fu_14073_p3;
            elsif (((tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max4_7_V_1_fu_978 <= max4_7_V_3_fu_12455_p3;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                max4_7_V_1_fu_978 <= max4_7_V_fu_658;
            end if; 
        end if;
    end process;

    max4_7_V_5_fu_1758_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                max4_7_V_5_fu_1758 <= max4_7_V_4_fu_22271_p3;
            elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_0) and (tmp_52_reg_30262_pp1_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                max4_7_V_5_fu_1758 <= max4_7_V_2_fu_21016_p3;
            elsif (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                max4_7_V_5_fu_1758 <= max4_7_V_6_fu_1498;
            end if; 
        end if;
    end process;

    max4_7_V_6_fu_1498_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_0) and (tmp_142_fu_18497_p1 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                max4_7_V_6_fu_1498 <= ap_const_lv8_0;
            elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                max4_7_V_6_fu_1498 <= max4_7_V_1_load_reg_27811;
            end if; 
        end if;
    end process;

    max4_8_V_1_fu_982_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max4_8_V_1_fu_982 <= max4_8_V_s_fu_14189_p3;
            elsif (((tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max4_8_V_1_fu_982 <= max4_8_V_3_fu_12511_p3;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                max4_8_V_1_fu_982 <= max4_8_V_fu_662;
            end if; 
        end if;
    end process;

    max4_8_V_5_fu_1762_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                max4_8_V_5_fu_1762 <= max4_8_V_4_fu_22345_p3;
            elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_0) and (tmp_52_reg_30262_pp1_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                max4_8_V_5_fu_1762 <= max4_8_V_2_fu_21058_p3;
            elsif (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                max4_8_V_5_fu_1762 <= max4_8_V_6_fu_1502;
            end if; 
        end if;
    end process;

    max4_8_V_6_fu_1502_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_0) and (tmp_142_fu_18497_p1 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                max4_8_V_6_fu_1502 <= ap_const_lv8_0;
            elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                max4_8_V_6_fu_1502 <= max4_8_V_1_load_reg_27818;
            end if; 
        end if;
    end process;

    max4_9_V_2_fu_986_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max4_9_V_2_fu_986 <= max4_9_V_s_fu_14301_p3;
            elsif (((tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                max4_9_V_2_fu_986 <= max4_9_V_3_fu_12567_p3;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                max4_9_V_2_fu_986 <= max4_9_V_fu_666;
            end if; 
        end if;
    end process;

    max4_9_V_5_fu_1766_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                max4_9_V_5_fu_1766 <= max4_9_V_4_fu_22437_p3;
            elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_0) and (tmp_52_reg_30262_pp1_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                max4_9_V_5_fu_1766 <= max4_9_V_1_fu_21100_p3;
            elsif (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                max4_9_V_5_fu_1766 <= max4_9_V_6_fu_1506;
            end if; 
        end if;
    end process;

    max4_9_V_6_fu_1506_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_0) and (tmp_142_fu_18497_p1 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                max4_9_V_6_fu_1506 <= ap_const_lv8_0;
            elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                max4_9_V_6_fu_1506 <= max4_9_V_2_load_reg_27825;
            end if; 
        end if;
    end process;

    oidx1_2_fu_1082_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                oidx1_2_fu_1082 <= oidx1_1_fu_16063_p2;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                oidx1_2_fu_1082 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    oidx2_4_fu_1078_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                oidx2_4_fu_1078 <= oidx2_1_fu_16069_p2;
            elsif (((ap_const_boolean_0 = ap_block_state6_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                oidx2_4_fu_1078 <= tmp_6_fu_9820_p1;
            end if; 
        end if;
    end process;

    oidx2_5_fu_1598_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                oidx2_5_fu_1598 <= oidx2_3_fu_21679_p2;
            elsif (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                oidx2_5_fu_1598 <= p_i_fu_18826_p3;
            end if; 
        end if;
    end process;

    out_cnt_0_i_reg_7265_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_fu_9906_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                out_cnt_0_i_reg_7265 <= out_cnt_1_fu_10096_p3;
            elsif (((ap_const_boolean_0 = ap_block_state6_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                out_cnt_0_i_reg_7265 <= row_end_reg_24664;
            end if; 
        end if;
    end process;

    out_cnt_2_i_reg_7388_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_52_fu_19161_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
                out_cnt_2_i_reg_7388 <= out_cnt_2_fu_19272_p3;
            elsif (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                out_cnt_2_i_reg_7388 <= row_end_reg_24664;
            end if; 
        end if;
    end process;

    pool_cnt_0_i_reg_7274_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                pool_cnt_0_i_reg_7274 <= pool_cnt_reg_26569;
            elsif (((ap_const_boolean_0 = ap_block_state6_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                pool_cnt_0_i_reg_7274 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    pool_cnt_2_i_reg_7376_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_52_reg_30262_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
                pool_cnt_2_i_reg_7376 <= pool_cnt_1_reg_30446;
            elsif (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                pool_cnt_2_i_reg_7376 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    r1_0_i_reg_7221_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                r1_0_i_reg_7221 <= r1_2_i_reg_26228;
            elsif (((ap_const_boolean_0 = ap_block_state6_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                r1_0_i_reg_7221 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    r2_0_i_reg_7243_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                r2_0_i_reg_7243 <= r2_2_i_reg_26234;
            elsif (((ap_const_boolean_0 = ap_block_state6_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                r2_0_i_reg_7243 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    r2_3_i_reg_7354_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_52_reg_30262 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
                r2_3_i_reg_7354 <= p_r2_3_i_14_reg_30271;
            elsif (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                r2_3_i_reg_7354 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    row1_0_i_reg_7169_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                row1_0_i_reg_7169 <= row1_2_reg_26240;
            elsif (((ap_const_boolean_0 = ap_block_state6_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                row1_0_i_reg_7169 <= row1_cast_fu_9810_p1;
            end if; 
        end if;
    end process;

    row2_0_i_reg_7178_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                row2_0_i_reg_7178 <= row2_4_reg_26246;
            elsif (((ap_const_boolean_0 = ap_block_state6_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                row2_0_i_reg_7178 <= row2_fu_9814_p2;
            end if; 
        end if;
    end process;

    row2_2_i_reg_7322_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_52_reg_30262 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
                row2_2_i_reg_7322 <= row2_3_reg_30277;
            elsif (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                row2_2_i_reg_7322 <= row2_0_i_reg_7178;
            end if; 
        end if;
    end process;

    sum1_0_V_1_fu_1150_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum1_0_V_1_fu_1150 <= sum1_0_V_5_cast_fu_16267_p1;
            elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum1_0_V_1_fu_1150 <= sum1_0_V_2_fu_15188_p2;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                sum1_0_V_1_fu_1150 <= sum1_0_V_fu_438;
            end if; 
        end if;
    end process;

    sum1_10_V_2_fu_1190_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum1_10_V_2_fu_1190 <= sum1_10_V_5_cast_fu_17198_p1;
            elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum1_10_V_2_fu_1190 <= sum1_10_V_3_fu_15551_p3;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                sum1_10_V_2_fu_1190 <= sum1_10_V_fu_478;
            end if; 
        end if;
    end process;

    sum1_11_V_2_fu_1194_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum1_11_V_2_fu_1194 <= sum1_11_V_5_cast_fu_17270_p1;
            elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum1_11_V_2_fu_1194 <= sum1_11_V_3_fu_15587_p3;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                sum1_11_V_2_fu_1194 <= sum1_11_V_fu_482;
            end if; 
        end if;
    end process;

    sum1_12_V_2_fu_1198_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum1_12_V_2_fu_1198 <= sum1_12_V_5_cast_fu_17342_p1;
            elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum1_12_V_2_fu_1198 <= sum1_12_V_3_fu_15623_p3;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                sum1_12_V_2_fu_1198 <= sum1_12_V_fu_486;
            end if; 
        end if;
    end process;

    sum1_13_V_2_fu_1202_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum1_13_V_2_fu_1202 <= sum1_13_V_5_cast_fu_17414_p1;
            elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum1_13_V_2_fu_1202 <= sum1_13_V_3_fu_15659_p3;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                sum1_13_V_2_fu_1202 <= sum1_13_V_fu_490;
            end if; 
        end if;
    end process;

    sum1_14_V_2_fu_1206_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum1_14_V_2_fu_1206 <= sum1_14_V_5_cast_fu_17486_p1;
            elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum1_14_V_2_fu_1206 <= sum1_14_V_3_fu_15695_p3;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                sum1_14_V_2_fu_1206 <= sum1_14_V_fu_494;
            end if; 
        end if;
    end process;

    sum1_15_V_2_fu_1210_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum1_15_V_2_fu_1210 <= sum1_15_V_5_cast_fu_17568_p1;
            elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum1_15_V_2_fu_1210 <= sum1_15_V_3_fu_15731_p3;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                sum1_15_V_2_fu_1210 <= sum1_15_V_fu_498;
            end if; 
        end if;
    end process;

    sum1_1_V_1_fu_1154_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum1_1_V_1_fu_1154 <= sum1_1_V_5_cast_fu_16367_p1;
            elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum1_1_V_1_fu_1154 <= sum1_1_V_2_fu_15224_p2;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                sum1_1_V_1_fu_1154 <= sum1_1_V_fu_442;
            end if; 
        end if;
    end process;

    sum1_2_V_1_fu_1158_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum1_2_V_1_fu_1158 <= sum1_2_V_5_cast_fu_16467_p1;
            elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum1_2_V_1_fu_1158 <= sum1_2_V_2_fu_15260_p2;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                sum1_2_V_1_fu_1158 <= sum1_2_V_fu_446;
            end if; 
        end if;
    end process;

    sum1_3_V_1_fu_1162_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum1_3_V_1_fu_1162 <= sum1_3_V_5_cast_fu_16567_p1;
            elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum1_3_V_1_fu_1162 <= sum1_3_V_2_fu_15296_p2;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                sum1_3_V_1_fu_1162 <= sum1_3_V_fu_450;
            end if; 
        end if;
    end process;

    sum1_4_V_1_fu_1166_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum1_4_V_1_fu_1166 <= sum1_4_V_5_cast_fu_16667_p1;
            elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum1_4_V_1_fu_1166 <= sum1_4_V_2_fu_15332_p2;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                sum1_4_V_1_fu_1166 <= sum1_4_V_fu_454;
            end if; 
        end if;
    end process;

    sum1_5_V_1_fu_1170_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum1_5_V_1_fu_1170 <= sum1_5_V_5_cast_fu_16767_p1;
            elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum1_5_V_1_fu_1170 <= sum1_5_V_2_fu_15368_p2;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                sum1_5_V_1_fu_1170 <= sum1_5_V_fu_458;
            end if; 
        end if;
    end process;

    sum1_6_V_1_fu_1174_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum1_6_V_1_fu_1174 <= sum1_6_V_5_cast_fu_16867_p1;
            elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum1_6_V_1_fu_1174 <= sum1_6_V_2_fu_15404_p2;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                sum1_6_V_1_fu_1174 <= sum1_6_V_fu_462;
            end if; 
        end if;
    end process;

    sum1_7_V_1_fu_1178_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum1_7_V_1_fu_1178 <= sum1_7_V_5_cast_fu_16967_p1;
            elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum1_7_V_1_fu_1178 <= sum1_7_V_2_fu_15440_p2;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                sum1_7_V_1_fu_1178 <= sum1_7_V_fu_466;
            end if; 
        end if;
    end process;

    sum1_8_V_2_fu_1182_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum1_8_V_2_fu_1182 <= sum1_8_V_5_cast_fu_17054_p1;
            elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum1_8_V_2_fu_1182 <= sum1_8_V_3_fu_15479_p3;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                sum1_8_V_2_fu_1182 <= sum1_8_V_fu_470;
            end if; 
        end if;
    end process;

    sum1_9_V_2_fu_1186_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum1_9_V_2_fu_1186 <= sum1_9_V_5_cast_fu_17126_p1;
            elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum1_9_V_2_fu_1186 <= sum1_9_V_3_fu_15515_p3;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                sum1_9_V_2_fu_1186 <= sum1_9_V_fu_474;
            end if; 
        end if;
    end process;

    sum2_0_V_1_fu_886_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum2_0_V_1_fu_886 <= sum2_0_V_5149_cast_fu_16287_p1;
            elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum2_0_V_1_fu_886 <= sum2_0_V_2_fu_15179_p2;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                sum2_0_V_1_fu_886 <= sum2_0_V_fu_502;
            end if; 
        end if;
    end process;

    sum2_0_V_4_fu_1666_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                sum2_0_V_4_fu_1666 <= sum2_0_V_13_cast_fu_21813_p1;
            elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_0) and (tmp_52_reg_30262_pp1_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                sum2_0_V_4_fu_1666 <= sum2_0_V_6_fu_20690_p2;
            elsif (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                sum2_0_V_4_fu_1666 <= sum2_0_V_5_fu_1406;
            end if; 
        end if;
    end process;

    sum2_0_V_5_fu_1406_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_0) and (tmp_142_fu_18497_p1 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                sum2_0_V_5_fu_1406 <= ap_const_lv32_0;
            elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                sum2_0_V_5_fu_1406 <= sum2_0_V_1_load_reg_28674;
            end if; 
        end if;
    end process;

    sum2_10_V_2_fu_926_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum2_10_V_2_fu_926 <= sum2_10_V_5_cast_fu_17204_p1;
            elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum2_10_V_2_fu_926 <= sum2_10_V_4_fu_15545_p3;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                sum2_10_V_2_fu_926 <= sum2_10_V_fu_542;
            end if; 
        end if;
    end process;

    sum2_10_V_6_fu_1706_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                sum2_10_V_6_fu_1706 <= sum2_10_V_13_cast_fu_22607_p1;
            elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_0) and (tmp_52_reg_30262_pp1_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                sum2_10_V_6_fu_1706 <= sum2_10_V_7_fu_21113_p3;
            elsif (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                sum2_10_V_6_fu_1706 <= sum2_10_V_8_fu_1446;
            end if; 
        end if;
    end process;

    sum2_10_V_8_fu_1446_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_0) and (tmp_142_fu_18497_p1 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                sum2_10_V_8_fu_1446 <= ap_const_lv32_0;
            elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                sum2_10_V_8_fu_1446 <= sum2_10_V_2_load_reg_28734;
            end if; 
        end if;
    end process;

    sum2_11_V_2_fu_930_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum2_11_V_2_fu_930 <= sum2_11_V_5_cast_fu_17276_p1;
            elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum2_11_V_2_fu_930 <= sum2_11_V_4_fu_15581_p3;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                sum2_11_V_2_fu_930 <= sum2_11_V_fu_546;
            end if; 
        end if;
    end process;

    sum2_11_V_6_fu_1710_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                sum2_11_V_6_fu_1710 <= sum2_11_V_13_cast_fu_22699_p1;
            elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_0) and (tmp_52_reg_30262_pp1_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                sum2_11_V_6_fu_1710 <= sum2_11_V_7_fu_21155_p3;
            elsif (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                sum2_11_V_6_fu_1710 <= sum2_11_V_8_fu_1450;
            end if; 
        end if;
    end process;

    sum2_11_V_8_fu_1450_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_0) and (tmp_142_fu_18497_p1 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                sum2_11_V_8_fu_1450 <= ap_const_lv32_0;
            elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                sum2_11_V_8_fu_1450 <= sum2_11_V_2_load_reg_28740;
            end if; 
        end if;
    end process;

    sum2_12_V_2_fu_934_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum2_12_V_2_fu_934 <= sum2_12_V_5_cast_fu_17348_p1;
            elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum2_12_V_2_fu_934 <= sum2_12_V_4_fu_15617_p3;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                sum2_12_V_2_fu_934 <= sum2_12_V_fu_550;
            end if; 
        end if;
    end process;

    sum2_12_V_6_fu_1714_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                sum2_12_V_6_fu_1714 <= sum2_12_V_13_cast_fu_22791_p1;
            elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_0) and (tmp_52_reg_30262_pp1_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                sum2_12_V_6_fu_1714 <= sum2_12_V_7_fu_21197_p3;
            elsif (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                sum2_12_V_6_fu_1714 <= sum2_12_V_8_fu_1454;
            end if; 
        end if;
    end process;

    sum2_12_V_8_fu_1454_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_0) and (tmp_142_fu_18497_p1 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                sum2_12_V_8_fu_1454 <= ap_const_lv32_0;
            elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                sum2_12_V_8_fu_1454 <= sum2_12_V_2_load_reg_28746;
            end if; 
        end if;
    end process;

    sum2_13_V_2_fu_938_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum2_13_V_2_fu_938 <= sum2_13_V_5_cast_fu_17420_p1;
            elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum2_13_V_2_fu_938 <= sum2_13_V_4_fu_15653_p3;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                sum2_13_V_2_fu_938 <= sum2_13_V_fu_554;
            end if; 
        end if;
    end process;

    sum2_13_V_6_fu_1718_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                sum2_13_V_6_fu_1718 <= sum2_13_V_13_cast_fu_22883_p1;
            elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_0) and (tmp_52_reg_30262_pp1_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                sum2_13_V_6_fu_1718 <= sum2_13_V_7_fu_21239_p3;
            elsif (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                sum2_13_V_6_fu_1718 <= sum2_13_V_8_fu_1458;
            end if; 
        end if;
    end process;

    sum2_13_V_8_fu_1458_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_0) and (tmp_142_fu_18497_p1 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                sum2_13_V_8_fu_1458 <= ap_const_lv32_0;
            elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                sum2_13_V_8_fu_1458 <= sum2_13_V_2_load_reg_28752;
            end if; 
        end if;
    end process;

    sum2_14_V_2_fu_942_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum2_14_V_2_fu_942 <= sum2_14_V_5_cast_fu_17492_p1;
            elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum2_14_V_2_fu_942 <= sum2_14_V_4_fu_15689_p3;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                sum2_14_V_2_fu_942 <= sum2_14_V_fu_558;
            end if; 
        end if;
    end process;

    sum2_14_V_6_fu_1722_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                sum2_14_V_6_fu_1722 <= sum2_14_V_13_cast_fu_22975_p1;
            elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_0) and (tmp_52_reg_30262_pp1_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                sum2_14_V_6_fu_1722 <= sum2_14_V_7_fu_21281_p3;
            elsif (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                sum2_14_V_6_fu_1722 <= sum2_14_V_8_fu_1462;
            end if; 
        end if;
    end process;

    sum2_14_V_8_fu_1462_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_0) and (tmp_142_fu_18497_p1 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                sum2_14_V_8_fu_1462 <= ap_const_lv32_0;
            elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                sum2_14_V_8_fu_1462 <= sum2_14_V_2_load_reg_28758;
            end if; 
        end if;
    end process;

    sum2_15_V_3_fu_946_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum2_15_V_3_fu_946 <= sum2_15_V_5_cast_fu_17574_p1;
            elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum2_15_V_3_fu_946 <= sum2_15_V_4_fu_15725_p3;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                sum2_15_V_3_fu_946 <= sum2_15_V_fu_562;
            end if; 
        end if;
    end process;

    sum2_15_V_6_fu_1726_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (tmp_52_reg_30262_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                sum2_15_V_6_fu_1726 <= sum2_15_V_13_cast_fu_23072_p1;
            elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_0) and (tmp_52_reg_30262_pp1_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                sum2_15_V_6_fu_1726 <= sum2_15_V_7_fu_21323_p3;
            elsif (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                sum2_15_V_6_fu_1726 <= sum2_15_V_8_fu_1466;
            end if; 
        end if;
    end process;

    sum2_15_V_8_fu_1466_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_0) and (tmp_142_fu_18497_p1 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                sum2_15_V_8_fu_1466 <= ap_const_lv32_0;
            elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                sum2_15_V_8_fu_1466 <= sum2_15_V_3_load_reg_28764;
            end if; 
        end if;
    end process;

    sum2_1_V_1_fu_890_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum2_1_V_1_fu_890 <= sum2_1_V_5157_cast_fu_16387_p1;
            elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum2_1_V_1_fu_890 <= sum2_1_V_2_fu_15215_p2;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                sum2_1_V_1_fu_890 <= sum2_1_V_fu_506;
            end if; 
        end if;
    end process;

    sum2_1_V_4_fu_1410_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_0) and (tmp_142_fu_18497_p1 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                sum2_1_V_4_fu_1410 <= ap_const_lv32_0;
            elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                sum2_1_V_4_fu_1410 <= sum2_1_V_1_load_reg_28680;
            end if; 
        end if;
    end process;

    sum2_1_V_5_fu_1670_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                sum2_1_V_5_fu_1670 <= sum2_1_V_13_cast_fu_21887_p1;
            elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_0) and (tmp_52_reg_30262_pp1_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                sum2_1_V_5_fu_1670 <= sum2_1_V_6_fu_20732_p2;
            elsif (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                sum2_1_V_5_fu_1670 <= sum2_1_V_4_fu_1410;
            end if; 
        end if;
    end process;

    sum2_2_V_1_fu_894_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum2_2_V_1_fu_894 <= sum2_2_V_5165_cast_fu_16487_p1;
            elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum2_2_V_1_fu_894 <= sum2_2_V_2_fu_15251_p2;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                sum2_2_V_1_fu_894 <= sum2_2_V_fu_510;
            end if; 
        end if;
    end process;

    sum2_2_V_3_fu_1414_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_0) and (tmp_142_fu_18497_p1 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                sum2_2_V_3_fu_1414 <= ap_const_lv32_0;
            elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                sum2_2_V_3_fu_1414 <= sum2_2_V_1_load_reg_28686;
            end if; 
        end if;
    end process;

    sum2_2_V_5_fu_1674_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                sum2_2_V_5_fu_1674 <= sum2_2_V_13_cast_fu_21961_p1;
            elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_0) and (tmp_52_reg_30262_pp1_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                sum2_2_V_5_fu_1674 <= sum2_2_V_6_fu_20774_p2;
            elsif (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                sum2_2_V_5_fu_1674 <= sum2_2_V_3_fu_1414;
            end if; 
        end if;
    end process;

    sum2_3_V_1_fu_898_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum2_3_V_1_fu_898 <= sum2_3_V_5173_cast_fu_16587_p1;
            elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum2_3_V_1_fu_898 <= sum2_3_V_2_fu_15287_p2;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                sum2_3_V_1_fu_898 <= sum2_3_V_fu_514;
            end if; 
        end if;
    end process;

    sum2_3_V_3_fu_1418_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_0) and (tmp_142_fu_18497_p1 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                sum2_3_V_3_fu_1418 <= ap_const_lv32_0;
            elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                sum2_3_V_3_fu_1418 <= sum2_3_V_1_load_reg_28692;
            end if; 
        end if;
    end process;

    sum2_3_V_4_fu_1678_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                sum2_3_V_4_fu_1678 <= sum2_3_V_13_cast_fu_22035_p1;
            elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_0) and (tmp_52_reg_30262_pp1_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                sum2_3_V_4_fu_1678 <= sum2_3_V_6_fu_20816_p2;
            elsif (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                sum2_3_V_4_fu_1678 <= sum2_3_V_3_fu_1418;
            end if; 
        end if;
    end process;

    sum2_4_V_1_fu_902_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum2_4_V_1_fu_902 <= sum2_4_V_5181_cast_fu_16687_p1;
            elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum2_4_V_1_fu_902 <= sum2_4_V_2_fu_15323_p2;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                sum2_4_V_1_fu_902 <= sum2_4_V_fu_518;
            end if; 
        end if;
    end process;

    sum2_4_V_3_fu_1422_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_0) and (tmp_142_fu_18497_p1 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                sum2_4_V_3_fu_1422 <= ap_const_lv32_0;
            elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                sum2_4_V_3_fu_1422 <= sum2_4_V_1_load_reg_28698;
            end if; 
        end if;
    end process;

    sum2_4_V_4_fu_1682_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                sum2_4_V_4_fu_1682 <= sum2_4_V_13_cast_fu_22109_p1;
            elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_0) and (tmp_52_reg_30262_pp1_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                sum2_4_V_4_fu_1682 <= sum2_4_V_5_fu_20858_p2;
            elsif (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                sum2_4_V_4_fu_1682 <= sum2_4_V_3_fu_1422;
            end if; 
        end if;
    end process;

    sum2_5_V_1_fu_906_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum2_5_V_1_fu_906 <= sum2_5_V_5189_cast_fu_16787_p1;
            elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum2_5_V_1_fu_906 <= sum2_5_V_2_fu_15359_p2;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                sum2_5_V_1_fu_906 <= sum2_5_V_fu_522;
            end if; 
        end if;
    end process;

    sum2_5_V_3_fu_1426_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_0) and (tmp_142_fu_18497_p1 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                sum2_5_V_3_fu_1426 <= ap_const_lv32_0;
            elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                sum2_5_V_3_fu_1426 <= sum2_5_V_1_load_reg_28704;
            end if; 
        end if;
    end process;

    sum2_5_V_4_fu_1686_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                sum2_5_V_4_fu_1686 <= sum2_5_V_13_cast_fu_22183_p1;
            elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_0) and (tmp_52_reg_30262_pp1_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                sum2_5_V_4_fu_1686 <= sum2_5_V_5_fu_20900_p2;
            elsif (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                sum2_5_V_4_fu_1686 <= sum2_5_V_3_fu_1426;
            end if; 
        end if;
    end process;

    sum2_6_V_1_fu_910_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum2_6_V_1_fu_910 <= sum2_6_V_5197_cast_fu_16887_p1;
            elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum2_6_V_1_fu_910 <= sum2_6_V_2_fu_15395_p2;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                sum2_6_V_1_fu_910 <= sum2_6_V_fu_526;
            end if; 
        end if;
    end process;

    sum2_6_V_3_fu_1430_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_0) and (tmp_142_fu_18497_p1 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                sum2_6_V_3_fu_1430 <= ap_const_lv32_0;
            elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                sum2_6_V_3_fu_1430 <= sum2_6_V_1_load_reg_28710;
            end if; 
        end if;
    end process;

    sum2_6_V_4_fu_1690_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                sum2_6_V_4_fu_1690 <= sum2_6_V_13_cast_fu_22257_p1;
            elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_0) and (tmp_52_reg_30262_pp1_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                sum2_6_V_4_fu_1690 <= sum2_6_V_5_fu_20942_p2;
            elsif (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                sum2_6_V_4_fu_1690 <= sum2_6_V_3_fu_1430;
            end if; 
        end if;
    end process;

    sum2_7_V_1_fu_914_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum2_7_V_1_fu_914 <= sum2_7_V_5205_cast_fu_16987_p1;
            elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum2_7_V_1_fu_914 <= sum2_7_V_2_fu_15431_p2;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                sum2_7_V_1_fu_914 <= sum2_7_V_fu_530;
            end if; 
        end if;
    end process;

    sum2_7_V_3_fu_1434_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_0) and (tmp_142_fu_18497_p1 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                sum2_7_V_3_fu_1434 <= ap_const_lv32_0;
            elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                sum2_7_V_3_fu_1434 <= sum2_7_V_1_load_reg_28716;
            end if; 
        end if;
    end process;

    sum2_7_V_4_fu_1694_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                sum2_7_V_4_fu_1694 <= sum2_7_V_13_cast_fu_22331_p1;
            elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_0) and (tmp_52_reg_30262_pp1_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                sum2_7_V_4_fu_1694 <= sum2_7_V_5_fu_20984_p2;
            elsif (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                sum2_7_V_4_fu_1694 <= sum2_7_V_3_fu_1434;
            end if; 
        end if;
    end process;

    sum2_8_V_2_fu_918_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum2_8_V_2_fu_918 <= sum2_8_V_5_cast_fu_17060_p1;
            elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum2_8_V_2_fu_918 <= sum2_8_V_4_fu_15473_p3;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                sum2_8_V_2_fu_918 <= sum2_8_V_fu_534;
            end if; 
        end if;
    end process;

    sum2_8_V_6_fu_1698_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                sum2_8_V_6_fu_1698 <= sum2_8_V_13_cast_fu_22423_p1;
            elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_0) and (tmp_52_reg_30262_pp1_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                sum2_8_V_6_fu_1698 <= sum2_8_V_7_fu_21029_p3;
            elsif (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                sum2_8_V_6_fu_1698 <= sum2_8_V_8_fu_1438;
            end if; 
        end if;
    end process;

    sum2_8_V_8_fu_1438_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_0) and (tmp_142_fu_18497_p1 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                sum2_8_V_8_fu_1438 <= ap_const_lv32_0;
            elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                sum2_8_V_8_fu_1438 <= sum2_8_V_2_load_reg_28722;
            end if; 
        end if;
    end process;

    sum2_9_V_2_fu_922_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum2_9_V_2_fu_922 <= sum2_9_V_5_cast_fu_17132_p1;
            elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum2_9_V_2_fu_922 <= sum2_9_V_4_fu_15509_p3;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                sum2_9_V_2_fu_922 <= sum2_9_V_fu_538;
            end if; 
        end if;
    end process;

    sum2_9_V_6_fu_1702_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                sum2_9_V_6_fu_1702 <= sum2_9_V_13_cast_fu_22515_p1;
            elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_0) and (tmp_52_reg_30262_pp1_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                sum2_9_V_6_fu_1702 <= sum2_9_V_7_fu_21071_p3;
            elsif (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                sum2_9_V_6_fu_1702 <= sum2_9_V_8_fu_1442;
            end if; 
        end if;
    end process;

    sum2_9_V_8_fu_1442_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_0) and (tmp_142_fu_18497_p1 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                sum2_9_V_8_fu_1442 <= ap_const_lv32_0;
            elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                sum2_9_V_8_fu_1442 <= sum2_9_V_2_load_reg_28728;
            end if; 
        end if;
    end process;

    sum3_0_V_1_fu_1278_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum3_0_V_1_fu_1278 <= sum3_0_V_5_cast_fu_16257_p1;
            elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum3_0_V_1_fu_1278 <= sum3_0_V_2_fu_15170_p2;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                sum3_0_V_1_fu_1278 <= sum3_0_V_fu_694;
            end if; 
        end if;
    end process;

    sum3_10_V_2_fu_1318_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum3_10_V_2_fu_1318 <= sum3_10_V_5_cast_fu_17195_p1;
            elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum3_10_V_2_fu_1318 <= sum3_10_V_3_fu_15539_p3;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                sum3_10_V_2_fu_1318 <= sum3_10_V_fu_734;
            end if; 
        end if;
    end process;

    sum3_11_V_2_fu_1322_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum3_11_V_2_fu_1322 <= sum3_11_V_5_cast_fu_17267_p1;
            elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum3_11_V_2_fu_1322 <= sum3_11_V_3_fu_15575_p3;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                sum3_11_V_2_fu_1322 <= sum3_11_V_fu_738;
            end if; 
        end if;
    end process;

    sum3_12_V_2_fu_1326_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum3_12_V_2_fu_1326 <= sum3_12_V_5_cast_fu_17339_p1;
            elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum3_12_V_2_fu_1326 <= sum3_12_V_3_fu_15611_p3;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                sum3_12_V_2_fu_1326 <= sum3_12_V_fu_742;
            end if; 
        end if;
    end process;

    sum3_13_V_2_fu_1330_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum3_13_V_2_fu_1330 <= sum3_13_V_5_cast_fu_17411_p1;
            elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum3_13_V_2_fu_1330 <= sum3_13_V_3_fu_15647_p3;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                sum3_13_V_2_fu_1330 <= sum3_13_V_fu_746;
            end if; 
        end if;
    end process;

    sum3_14_V_2_fu_1334_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum3_14_V_2_fu_1334 <= sum3_14_V_5_cast_fu_17483_p1;
            elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum3_14_V_2_fu_1334 <= sum3_14_V_3_fu_15683_p3;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                sum3_14_V_2_fu_1334 <= sum3_14_V_fu_750;
            end if; 
        end if;
    end process;

    sum3_15_V_2_fu_1338_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum3_15_V_2_fu_1338 <= sum3_15_V_5_cast_fu_17565_p1;
            elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum3_15_V_2_fu_1338 <= sum3_15_V_3_fu_15719_p3;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                sum3_15_V_2_fu_1338 <= sum3_15_V_fu_754;
            end if; 
        end if;
    end process;

    sum3_1_V_1_fu_1282_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum3_1_V_1_fu_1282 <= sum3_1_V_5_cast_fu_16357_p1;
            elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum3_1_V_1_fu_1282 <= sum3_1_V_2_fu_15206_p2;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                sum3_1_V_1_fu_1282 <= sum3_1_V_fu_698;
            end if; 
        end if;
    end process;

    sum3_2_V_1_fu_1286_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum3_2_V_1_fu_1286 <= sum3_2_V_5_cast_fu_16457_p1;
            elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum3_2_V_1_fu_1286 <= sum3_2_V_2_fu_15242_p2;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                sum3_2_V_1_fu_1286 <= sum3_2_V_fu_702;
            end if; 
        end if;
    end process;

    sum3_3_V_1_fu_1290_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum3_3_V_1_fu_1290 <= sum3_3_V_5_cast_fu_16557_p1;
            elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum3_3_V_1_fu_1290 <= sum3_3_V_2_fu_15278_p2;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                sum3_3_V_1_fu_1290 <= sum3_3_V_fu_706;
            end if; 
        end if;
    end process;

    sum3_4_V_1_fu_1294_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum3_4_V_1_fu_1294 <= sum3_4_V_5_cast_fu_16657_p1;
            elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum3_4_V_1_fu_1294 <= sum3_4_V_2_fu_15314_p2;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                sum3_4_V_1_fu_1294 <= sum3_4_V_fu_710;
            end if; 
        end if;
    end process;

    sum3_5_V_1_fu_1298_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum3_5_V_1_fu_1298 <= sum3_5_V_5_cast_fu_16757_p1;
            elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum3_5_V_1_fu_1298 <= sum3_5_V_2_fu_15350_p2;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                sum3_5_V_1_fu_1298 <= sum3_5_V_fu_714;
            end if; 
        end if;
    end process;

    sum3_6_V_1_fu_1302_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum3_6_V_1_fu_1302 <= sum3_6_V_5_cast_fu_16857_p1;
            elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum3_6_V_1_fu_1302 <= sum3_6_V_2_fu_15386_p2;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                sum3_6_V_1_fu_1302 <= sum3_6_V_fu_718;
            end if; 
        end if;
    end process;

    sum3_7_V_1_fu_1306_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum3_7_V_1_fu_1306 <= sum3_7_V_5_cast_fu_16957_p1;
            elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum3_7_V_1_fu_1306 <= sum3_7_V_2_fu_15422_p2;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                sum3_7_V_1_fu_1306 <= sum3_7_V_fu_722;
            end if; 
        end if;
    end process;

    sum3_8_V_2_fu_1310_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum3_8_V_2_fu_1310 <= sum3_8_V_5_cast_fu_17051_p1;
            elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum3_8_V_2_fu_1310 <= sum3_8_V_3_fu_15467_p3;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                sum3_8_V_2_fu_1310 <= sum3_8_V_fu_726;
            end if; 
        end if;
    end process;

    sum3_9_V_2_fu_1314_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum3_9_V_2_fu_1314 <= sum3_9_V_5_cast_fu_17123_p1;
            elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum3_9_V_2_fu_1314 <= sum3_9_V_3_fu_15503_p3;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                sum3_9_V_2_fu_1314 <= sum3_9_V_fu_730;
            end if; 
        end if;
    end process;

    sum4_0_V_1_fu_1014_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum4_0_V_1_fu_1014 <= sum4_0_V_4380_cast_fu_16277_p1;
            elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum4_0_V_1_fu_1014 <= sum4_0_V_2_fu_15197_p2;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                sum4_0_V_1_fu_1014 <= sum4_0_V_fu_758;
            end if; 
        end if;
    end process;

    sum4_0_V_5_fu_1794_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                sum4_0_V_5_fu_1794 <= sum4_0_V_10_cast_fu_21803_p1;
            elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_0) and (tmp_52_reg_30262_pp1_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                sum4_0_V_5_fu_1794 <= sum4_0_V_3_fu_20699_p2;
            elsif (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                sum4_0_V_5_fu_1794 <= sum4_0_V_6_fu_1534;
            end if; 
        end if;
    end process;

    sum4_0_V_6_fu_1534_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_0) and (tmp_142_fu_18497_p1 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                sum4_0_V_6_fu_1534 <= ap_const_lv32_0;
            elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                sum4_0_V_6_fu_1534 <= sum4_0_V_1_load_reg_28770;
            end if; 
        end if;
    end process;

    sum4_10_V_2_fu_1054_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum4_10_V_2_fu_1054 <= sum4_10_V_4420_cast_fu_17201_p1;
            elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum4_10_V_2_fu_1054 <= sum4_10_V_3_fu_15557_p3;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                sum4_10_V_2_fu_1054 <= sum4_10_V_fu_798;
            end if; 
        end if;
    end process;

    sum4_10_V_5_fu_1834_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                sum4_10_V_5_fu_1834 <= sum4_10_V_10_cast_fu_22596_p1;
            elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_0) and (tmp_52_reg_30262_pp1_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                sum4_10_V_5_fu_1834 <= sum4_10_V_1_fu_21119_p3;
            elsif (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                sum4_10_V_5_fu_1834 <= sum4_10_V_6_fu_1574;
            end if; 
        end if;
    end process;

    sum4_10_V_6_fu_1574_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_0) and (tmp_142_fu_18497_p1 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                sum4_10_V_6_fu_1574 <= ap_const_lv32_0;
            elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                sum4_10_V_6_fu_1574 <= sum4_10_V_2_load_reg_28830;
            end if; 
        end if;
    end process;

    sum4_11_V_2_fu_1058_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum4_11_V_2_fu_1058 <= sum4_11_V_4424_cast_fu_17273_p1;
            elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum4_11_V_2_fu_1058 <= sum4_11_V_3_fu_15593_p3;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                sum4_11_V_2_fu_1058 <= sum4_11_V_fu_802;
            end if; 
        end if;
    end process;

    sum4_11_V_5_fu_1838_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                sum4_11_V_5_fu_1838 <= sum4_11_V_10_cast_fu_22688_p1;
            elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_0) and (tmp_52_reg_30262_pp1_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                sum4_11_V_5_fu_1838 <= sum4_11_V_1_fu_21161_p3;
            elsif (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                sum4_11_V_5_fu_1838 <= sum4_11_V_6_fu_1578;
            end if; 
        end if;
    end process;

    sum4_11_V_6_fu_1578_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_0) and (tmp_142_fu_18497_p1 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                sum4_11_V_6_fu_1578 <= ap_const_lv32_0;
            elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                sum4_11_V_6_fu_1578 <= sum4_11_V_2_load_reg_28836;
            end if; 
        end if;
    end process;

    sum4_12_V_2_fu_1062_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum4_12_V_2_fu_1062 <= sum4_12_V_4428_cast_fu_17345_p1;
            elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum4_12_V_2_fu_1062 <= sum4_12_V_3_fu_15629_p3;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                sum4_12_V_2_fu_1062 <= sum4_12_V_fu_806;
            end if; 
        end if;
    end process;

    sum4_12_V_5_fu_1842_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                sum4_12_V_5_fu_1842 <= sum4_12_V_10_cast_fu_22780_p1;
            elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_0) and (tmp_52_reg_30262_pp1_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                sum4_12_V_5_fu_1842 <= sum4_12_V_1_fu_21203_p3;
            elsif (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                sum4_12_V_5_fu_1842 <= sum4_12_V_6_fu_1582;
            end if; 
        end if;
    end process;

    sum4_12_V_6_fu_1582_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_0) and (tmp_142_fu_18497_p1 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                sum4_12_V_6_fu_1582 <= ap_const_lv32_0;
            elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                sum4_12_V_6_fu_1582 <= sum4_12_V_2_load_reg_28842;
            end if; 
        end if;
    end process;

    sum4_13_V_2_fu_1066_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum4_13_V_2_fu_1066 <= sum4_13_V_4432_cast_fu_17417_p1;
            elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum4_13_V_2_fu_1066 <= sum4_13_V_3_fu_15665_p3;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                sum4_13_V_2_fu_1066 <= sum4_13_V_fu_810;
            end if; 
        end if;
    end process;

    sum4_13_V_5_fu_1846_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                sum4_13_V_5_fu_1846 <= sum4_13_V_10_cast_fu_22872_p1;
            elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_0) and (tmp_52_reg_30262_pp1_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                sum4_13_V_5_fu_1846 <= sum4_13_V_1_fu_21245_p3;
            elsif (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                sum4_13_V_5_fu_1846 <= sum4_13_V_6_fu_1586;
            end if; 
        end if;
    end process;

    sum4_13_V_6_fu_1586_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_0) and (tmp_142_fu_18497_p1 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                sum4_13_V_6_fu_1586 <= ap_const_lv32_0;
            elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                sum4_13_V_6_fu_1586 <= sum4_13_V_2_load_reg_28848;
            end if; 
        end if;
    end process;

    sum4_14_V_2_fu_1070_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum4_14_V_2_fu_1070 <= sum4_14_V_4436_cast_fu_17489_p1;
            elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum4_14_V_2_fu_1070 <= sum4_14_V_3_fu_15701_p3;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                sum4_14_V_2_fu_1070 <= sum4_14_V_fu_814;
            end if; 
        end if;
    end process;

    sum4_14_V_5_fu_1850_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                sum4_14_V_5_fu_1850 <= sum4_14_V_10_cast_fu_22964_p1;
            elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_0) and (tmp_52_reg_30262_pp1_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                sum4_14_V_5_fu_1850 <= sum4_14_V_1_fu_21287_p3;
            elsif (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                sum4_14_V_5_fu_1850 <= sum4_14_V_6_fu_1590;
            end if; 
        end if;
    end process;

    sum4_14_V_6_fu_1590_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_0) and (tmp_142_fu_18497_p1 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                sum4_14_V_6_fu_1590 <= ap_const_lv32_0;
            elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                sum4_14_V_6_fu_1590 <= sum4_14_V_2_load_reg_28854;
            end if; 
        end if;
    end process;

    sum4_15_V_3_fu_1074_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum4_15_V_3_fu_1074 <= sum4_15_V_4440_cast_fu_17571_p1;
            elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum4_15_V_3_fu_1074 <= sum4_15_V_2_fu_15737_p3;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                sum4_15_V_3_fu_1074 <= sum4_15_V_fu_818;
            end if; 
        end if;
    end process;

    sum4_15_V_5_fu_1854_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (tmp_52_reg_30262_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                sum4_15_V_5_fu_1854 <= sum4_15_V_10_cast_fu_23061_p1;
            elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_0) and (tmp_52_reg_30262_pp1_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                sum4_15_V_5_fu_1854 <= sum4_15_V_1_fu_21329_p3;
            elsif (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                sum4_15_V_5_fu_1854 <= sum4_15_V_6_fu_1594;
            end if; 
        end if;
    end process;

    sum4_15_V_6_fu_1594_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_0) and (tmp_142_fu_18497_p1 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                sum4_15_V_6_fu_1594 <= ap_const_lv32_0;
            elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                sum4_15_V_6_fu_1594 <= sum4_15_V_3_load_reg_28860;
            end if; 
        end if;
    end process;

    sum4_1_V_1_fu_1018_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum4_1_V_1_fu_1018 <= sum4_1_V_4384_cast_fu_16377_p1;
            elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum4_1_V_1_fu_1018 <= sum4_1_V_2_fu_15233_p2;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                sum4_1_V_1_fu_1018 <= sum4_1_V_fu_762;
            end if; 
        end if;
    end process;

    sum4_1_V_5_fu_1798_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                sum4_1_V_5_fu_1798 <= sum4_1_V_10_cast_fu_21877_p1;
            elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_0) and (tmp_52_reg_30262_pp1_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                sum4_1_V_5_fu_1798 <= sum4_1_V_3_fu_20741_p2;
            elsif (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                sum4_1_V_5_fu_1798 <= sum4_1_V_6_fu_1538;
            end if; 
        end if;
    end process;

    sum4_1_V_6_fu_1538_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_0) and (tmp_142_fu_18497_p1 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                sum4_1_V_6_fu_1538 <= ap_const_lv32_0;
            elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                sum4_1_V_6_fu_1538 <= sum4_1_V_1_load_reg_28776;
            end if; 
        end if;
    end process;

    sum4_2_V_1_fu_1022_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum4_2_V_1_fu_1022 <= sum4_2_V_4388_cast_fu_16477_p1;
            elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum4_2_V_1_fu_1022 <= sum4_2_V_2_fu_15269_p2;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                sum4_2_V_1_fu_1022 <= sum4_2_V_fu_766;
            end if; 
        end if;
    end process;

    sum4_2_V_5_fu_1802_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                sum4_2_V_5_fu_1802 <= sum4_2_V_10_cast_fu_21951_p1;
            elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_0) and (tmp_52_reg_30262_pp1_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                sum4_2_V_5_fu_1802 <= sum4_2_V_3_fu_20783_p2;
            elsif (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                sum4_2_V_5_fu_1802 <= sum4_2_V_6_fu_1542;
            end if; 
        end if;
    end process;

    sum4_2_V_6_fu_1542_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_0) and (tmp_142_fu_18497_p1 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                sum4_2_V_6_fu_1542 <= ap_const_lv32_0;
            elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                sum4_2_V_6_fu_1542 <= sum4_2_V_1_load_reg_28782;
            end if; 
        end if;
    end process;

    sum4_3_V_1_fu_1026_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum4_3_V_1_fu_1026 <= sum4_3_V_4392_cast_fu_16577_p1;
            elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum4_3_V_1_fu_1026 <= sum4_3_V_2_fu_15305_p2;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                sum4_3_V_1_fu_1026 <= sum4_3_V_fu_770;
            end if; 
        end if;
    end process;

    sum4_3_V_5_fu_1806_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                sum4_3_V_5_fu_1806 <= sum4_3_V_10_cast_fu_22025_p1;
            elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_0) and (tmp_52_reg_30262_pp1_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                sum4_3_V_5_fu_1806 <= sum4_3_V_3_fu_20825_p2;
            elsif (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                sum4_3_V_5_fu_1806 <= sum4_3_V_6_fu_1546;
            end if; 
        end if;
    end process;

    sum4_3_V_6_fu_1546_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_0) and (tmp_142_fu_18497_p1 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                sum4_3_V_6_fu_1546 <= ap_const_lv32_0;
            elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                sum4_3_V_6_fu_1546 <= sum4_3_V_1_load_reg_28788;
            end if; 
        end if;
    end process;

    sum4_4_V_1_fu_1030_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum4_4_V_1_fu_1030 <= sum4_4_V_4396_cast_fu_16677_p1;
            elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum4_4_V_1_fu_1030 <= sum4_4_V_3_fu_15341_p2;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                sum4_4_V_1_fu_1030 <= sum4_4_V_fu_774;
            end if; 
        end if;
    end process;

    sum4_4_V_5_fu_1810_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                sum4_4_V_5_fu_1810 <= sum4_4_V_10_cast_fu_22099_p1;
            elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_0) and (tmp_52_reg_30262_pp1_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                sum4_4_V_5_fu_1810 <= sum4_4_V_2_fu_20867_p2;
            elsif (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                sum4_4_V_5_fu_1810 <= sum4_4_V_6_fu_1550;
            end if; 
        end if;
    end process;

    sum4_4_V_6_fu_1550_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_0) and (tmp_142_fu_18497_p1 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                sum4_4_V_6_fu_1550 <= ap_const_lv32_0;
            elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                sum4_4_V_6_fu_1550 <= sum4_4_V_1_load_reg_28794;
            end if; 
        end if;
    end process;

    sum4_5_V_1_fu_1034_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum4_5_V_1_fu_1034 <= sum4_5_V_4400_cast_fu_16777_p1;
            elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum4_5_V_1_fu_1034 <= sum4_5_V_3_fu_15377_p2;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                sum4_5_V_1_fu_1034 <= sum4_5_V_fu_778;
            end if; 
        end if;
    end process;

    sum4_5_V_5_fu_1814_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                sum4_5_V_5_fu_1814 <= sum4_5_V_10_cast_fu_22173_p1;
            elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_0) and (tmp_52_reg_30262_pp1_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                sum4_5_V_5_fu_1814 <= sum4_5_V_2_fu_20909_p2;
            elsif (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                sum4_5_V_5_fu_1814 <= sum4_5_V_6_fu_1554;
            end if; 
        end if;
    end process;

    sum4_5_V_6_fu_1554_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_0) and (tmp_142_fu_18497_p1 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                sum4_5_V_6_fu_1554 <= ap_const_lv32_0;
            elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                sum4_5_V_6_fu_1554 <= sum4_5_V_1_load_reg_28800;
            end if; 
        end if;
    end process;

    sum4_6_V_1_fu_1038_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum4_6_V_1_fu_1038 <= sum4_6_V_4404_cast_fu_16877_p1;
            elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum4_6_V_1_fu_1038 <= sum4_6_V_3_fu_15413_p2;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                sum4_6_V_1_fu_1038 <= sum4_6_V_fu_782;
            end if; 
        end if;
    end process;

    sum4_6_V_5_fu_1818_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                sum4_6_V_5_fu_1818 <= sum4_6_V_10_cast_fu_22247_p1;
            elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_0) and (tmp_52_reg_30262_pp1_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                sum4_6_V_5_fu_1818 <= sum4_6_V_2_fu_20951_p2;
            elsif (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                sum4_6_V_5_fu_1818 <= sum4_6_V_6_fu_1558;
            end if; 
        end if;
    end process;

    sum4_6_V_6_fu_1558_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_0) and (tmp_142_fu_18497_p1 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                sum4_6_V_6_fu_1558 <= ap_const_lv32_0;
            elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                sum4_6_V_6_fu_1558 <= sum4_6_V_1_load_reg_28806;
            end if; 
        end if;
    end process;

    sum4_7_V_1_fu_1042_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum4_7_V_1_fu_1042 <= sum4_7_V_4408_cast_fu_16977_p1;
            elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum4_7_V_1_fu_1042 <= sum4_7_V_3_fu_15449_p2;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                sum4_7_V_1_fu_1042 <= sum4_7_V_fu_786;
            end if; 
        end if;
    end process;

    sum4_7_V_5_fu_1822_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                sum4_7_V_5_fu_1822 <= sum4_7_V_10_cast_fu_22321_p1;
            elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_0) and (tmp_52_reg_30262_pp1_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                sum4_7_V_5_fu_1822 <= sum4_7_V_2_fu_20993_p2;
            elsif (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                sum4_7_V_5_fu_1822 <= sum4_7_V_6_fu_1562;
            end if; 
        end if;
    end process;

    sum4_7_V_6_fu_1562_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_0) and (tmp_142_fu_18497_p1 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                sum4_7_V_6_fu_1562 <= ap_const_lv32_0;
            elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                sum4_7_V_6_fu_1562 <= sum4_7_V_1_load_reg_28812;
            end if; 
        end if;
    end process;

    sum4_8_V_2_fu_1046_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum4_8_V_2_fu_1046 <= sum4_8_V_4412_cast_fu_17057_p1;
            elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum4_8_V_2_fu_1046 <= sum4_8_V_3_fu_15485_p3;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                sum4_8_V_2_fu_1046 <= sum4_8_V_fu_790;
            end if; 
        end if;
    end process;

    sum4_8_V_5_fu_1826_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                sum4_8_V_5_fu_1826 <= sum4_8_V_10_cast_fu_22412_p1;
            elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_0) and (tmp_52_reg_30262_pp1_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                sum4_8_V_5_fu_1826 <= sum4_8_V_1_fu_21035_p3;
            elsif (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                sum4_8_V_5_fu_1826 <= sum4_8_V_6_fu_1566;
            end if; 
        end if;
    end process;

    sum4_8_V_6_fu_1566_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_0) and (tmp_142_fu_18497_p1 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                sum4_8_V_6_fu_1566 <= ap_const_lv32_0;
            elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                sum4_8_V_6_fu_1566 <= sum4_8_V_2_load_reg_28818;
            end if; 
        end if;
    end process;

    sum4_9_V_2_fu_1050_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum4_9_V_2_fu_1050 <= sum4_9_V_4416_cast_fu_17129_p1;
            elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                sum4_9_V_2_fu_1050 <= sum4_9_V_3_fu_15521_p3;
            elsif (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                sum4_9_V_2_fu_1050 <= sum4_9_V_fu_794;
            end if; 
        end if;
    end process;

    sum4_9_V_5_fu_1830_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                sum4_9_V_5_fu_1830 <= sum4_9_V_10_cast_fu_22504_p1;
            elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_0) and (tmp_52_reg_30262_pp1_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
                sum4_9_V_5_fu_1830 <= sum4_9_V_1_fu_21077_p3;
            elsif (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                sum4_9_V_5_fu_1830 <= sum4_9_V_6_fu_1570;
            end if; 
        end if;
    end process;

    sum4_9_V_6_fu_1570_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_0) and (tmp_142_fu_18497_p1 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                sum4_9_V_6_fu_1570 <= ap_const_lv32_0;
            elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                sum4_9_V_6_fu_1570 <= sum4_9_V_2_load_reg_28824;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1))) then
                arr1_V_10_0_s_reg_27939 <= arr1_V_10_0_s_fu_11154_p3;
                arr1_V_11_0_s_reg_27934 <= arr1_V_11_0_s_fu_11147_p3;
                arr1_V_12_0_s_reg_27929 <= arr1_V_12_0_s_fu_11140_p3;
                arr1_V_13_0_s_reg_27924 <= arr1_V_13_0_s_fu_11133_p3;
                arr1_V_14_0_s_reg_27919 <= arr1_V_14_0_s_fu_11126_p3;
                arr1_V_15_0_s_reg_27914 <= arr1_V_15_0_s_fu_11119_p3;
                arr1_V_8_0_s_reg_27949 <= arr1_V_8_0_s_fu_11168_p3;
                arr1_V_9_0_s_reg_27944 <= arr1_V_9_0_s_fu_11161_p3;
                arr2_V_10_0_s_reg_28019 <= arr2_V_10_0_s_fu_11378_p3;
                arr2_V_11_0_s_reg_28014 <= arr2_V_11_0_s_fu_11371_p3;
                arr2_V_12_0_s_reg_28009 <= arr2_V_12_0_s_fu_11364_p3;
                arr2_V_13_0_s_reg_28004 <= arr2_V_13_0_s_fu_11357_p3;
                arr2_V_14_0_s_reg_27999 <= arr2_V_14_0_s_fu_11350_p3;
                arr2_V_15_0_s_reg_27994 <= arr2_V_15_0_s_fu_11343_p3;
                arr2_V_8_0_s_reg_28029 <= arr2_V_8_0_s_fu_11392_p3;
                arr2_V_9_0_s_reg_28024 <= arr2_V_9_0_s_fu_11385_p3;
                arr3_V_10_0_s_reg_27899 <= arr3_V_10_0_s_fu_11042_p3;
                arr3_V_11_0_s_reg_27894 <= arr3_V_11_0_s_fu_11035_p3;
                arr3_V_12_0_s_reg_27889 <= arr3_V_12_0_s_fu_11028_p3;
                arr3_V_13_0_s_reg_27884 <= arr3_V_13_0_s_fu_11021_p3;
                arr3_V_14_0_s_reg_27879 <= arr3_V_14_0_s_fu_11014_p3;
                arr3_V_15_0_s_reg_27874 <= arr3_V_15_0_s_fu_11007_p3;
                arr3_V_8_0_s_reg_27909 <= arr3_V_8_0_s_fu_11056_p3;
                arr3_V_9_0_s_reg_27904 <= arr3_V_9_0_s_fu_11049_p3;
                arr4_V_10_0_s_reg_27979 <= arr4_V_10_0_s_fu_11266_p3;
                arr4_V_11_0_s_reg_27974 <= arr4_V_11_0_s_fu_11259_p3;
                arr4_V_12_0_s_reg_27969 <= arr4_V_12_0_s_fu_11252_p3;
                arr4_V_13_0_s_reg_27964 <= arr4_V_13_0_s_fu_11245_p3;
                arr4_V_14_0_s_reg_27959 <= arr4_V_14_0_s_fu_11238_p3;
                arr4_V_15_0_s_reg_27954 <= arr4_V_15_0_s_fu_11231_p3;
                arr4_V_8_0_s_reg_27989 <= arr4_V_8_0_s_fu_11280_p3;
                arr4_V_9_0_s_reg_27984 <= arr4_V_9_0_s_fu_11273_p3;
                sum1_0_V_399_v_v_reg_28044 <= sum1_0_V_399_v_v_fu_11527_p2;
                sum1_1_V_3103_v_v_reg_28064 <= sum1_1_V_3103_v_v_fu_11651_p2;
                sum1_2_V_3107_v_v_reg_28084 <= sum1_2_V_3107_v_v_fu_11775_p2;
                sum1_3_V_3111_v_v_reg_28104 <= sum1_3_V_3111_v_v_fu_11899_p2;
                sum1_4_V_3115_v_v_reg_28124 <= sum1_4_V_3115_v_v_fu_12023_p2;
                sum1_5_V_3119_v_v_reg_28144 <= sum1_5_V_3119_v_v_fu_12147_p2;
                sum1_6_V_3123_v_v_reg_28164 <= sum1_6_V_3123_v_v_fu_12271_p2;
                sum1_7_V_3127_v_v_reg_28184 <= sum1_7_V_3127_v_v_fu_12395_p2;
                sum2_0_V_3147_v_v_reg_28039 <= sum2_0_V_3147_v_v_fu_11521_p2;
                sum2_1_V_3155_v_v_reg_28059 <= sum2_1_V_3155_v_v_fu_11645_p2;
                sum2_2_V_3163_v_v_reg_28079 <= sum2_2_V_3163_v_v_fu_11769_p2;
                sum2_3_V_3171_v_v_reg_28099 <= sum2_3_V_3171_v_v_fu_11893_p2;
                sum2_4_V_3179_v_v_reg_28119 <= sum2_4_V_3179_v_v_fu_12017_p2;
                sum2_5_V_3187_v_v_reg_28139 <= sum2_5_V_3187_v_v_fu_12141_p2;
                sum2_6_V_3195_v_v_reg_28159 <= sum2_6_V_3195_v_v_fu_12265_p2;
                sum2_7_V_3203_v_v_reg_28179 <= sum2_7_V_3203_v_v_fu_12389_p2;
                sum3_0_V_3339_v_v_reg_28034 <= sum3_0_V_3339_v_v_fu_11505_p2;
                sum3_1_V_3342_v_v_reg_28054 <= sum3_1_V_3342_v_v_fu_11629_p2;
                sum3_2_V_3345_v_v_reg_28074 <= sum3_2_V_3345_v_v_fu_11753_p2;
                sum3_3_V_3348_v_v_reg_28094 <= sum3_3_V_3348_v_v_fu_11877_p2;
                sum3_4_V_3351_v_v_reg_28114 <= sum3_4_V_3351_v_v_fu_12001_p2;
                sum3_5_V_3354_v_v_reg_28134 <= sum3_5_V_3354_v_v_fu_12125_p2;
                sum3_6_V_3357_v_v_reg_28154 <= sum3_6_V_3357_v_v_fu_12249_p2;
                sum3_7_V_3360_v_v_reg_28174 <= sum3_7_V_3360_v_v_fu_12373_p2;
                sum4_0_V_4_v_v_reg_28049 <= sum4_0_V_4_v_v_fu_11533_p2;
                sum4_1_V_4_v_v_reg_28069 <= sum4_1_V_4_v_v_fu_11657_p2;
                sum4_2_V_4_v_v_reg_28089 <= sum4_2_V_4_v_v_fu_11781_p2;
                sum4_3_V_4_v_v_reg_28109 <= sum4_3_V_4_v_v_fu_11905_p2;
                sum4_4_V_4_v_v_reg_28129 <= sum4_4_V_4_v_v_fu_12029_p2;
                sum4_5_V_4_v_v_reg_28149 <= sum4_5_V_4_v_v_fu_12153_p2;
                sum4_6_V_4_v_v_reg_28169 <= sum4_6_V_4_v_v_fu_12277_p2;
                sum4_7_V_4_v_v_reg_28189 <= sum4_7_V_4_v_v_fu_12401_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_64_reg_30310_pp1_iter2_reg = ap_const_lv1_0) and (tmp_52_reg_30262_pp1_iter2_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then
                arr2_V_0_3_s_reg_31029 <= arr2_V_0_3_s_fu_19848_p3;
                arr2_V_10_3_s_reg_30966 <= arr2_V_10_3_s_fu_19778_p3;
                arr2_V_11_3_s_reg_30959 <= arr2_V_11_3_s_fu_19771_p3;
                arr2_V_12_3_s_reg_30952 <= arr2_V_12_3_s_fu_19764_p3;
                arr2_V_13_3_s_reg_30945 <= arr2_V_13_3_s_fu_19757_p3;
                arr2_V_14_3_s_reg_30938 <= arr2_V_14_3_s_fu_19750_p3;
                arr2_V_15_3_s_reg_30931 <= arr2_V_15_3_s_fu_19743_p3;
                arr2_V_1_3_s_reg_31023 <= arr2_V_1_3_s_fu_19841_p3;
                arr2_V_2_3_s_reg_31017 <= arr2_V_2_3_s_fu_19834_p3;
                arr2_V_3_3_s_reg_31011 <= arr2_V_3_3_s_fu_19827_p3;
                arr2_V_4_3_s_reg_31005 <= arr2_V_4_3_s_fu_19820_p3;
                arr2_V_5_3_s_reg_30999 <= arr2_V_5_3_s_fu_19813_p3;
                arr2_V_6_3_s_reg_30993 <= arr2_V_6_3_s_fu_19806_p3;
                arr2_V_7_3_s_reg_30987 <= arr2_V_7_3_s_fu_19799_p3;
                arr2_V_8_3_s_reg_30980 <= arr2_V_8_3_s_fu_19792_p3;
                arr2_V_9_3_s_reg_30973 <= arr2_V_9_3_s_fu_19785_p3;
                arr4_V_0_3_s_reg_30925 <= arr4_V_0_3_s_fu_19736_p3;
                arr4_V_10_3_s_reg_30862 <= arr4_V_10_3_s_fu_19666_p3;
                arr4_V_11_3_s_reg_30855 <= arr4_V_11_3_s_fu_19659_p3;
                arr4_V_12_3_s_reg_30848 <= arr4_V_12_3_s_fu_19652_p3;
                arr4_V_13_3_s_reg_30841 <= arr4_V_13_3_s_fu_19645_p3;
                arr4_V_14_3_s_reg_30834 <= arr4_V_14_3_s_fu_19638_p3;
                arr4_V_15_3_s_reg_30827 <= arr4_V_15_3_s_fu_19631_p3;
                arr4_V_1_3_s_reg_30919 <= arr4_V_1_3_s_fu_19729_p3;
                arr4_V_2_3_s_reg_30913 <= arr4_V_2_3_s_fu_19722_p3;
                arr4_V_3_3_s_reg_30907 <= arr4_V_3_3_s_fu_19715_p3;
                arr4_V_4_3_s_reg_30901 <= arr4_V_4_3_s_fu_19708_p3;
                arr4_V_5_3_s_reg_30895 <= arr4_V_5_3_s_fu_19701_p3;
                arr4_V_6_3_s_reg_30889 <= arr4_V_6_3_s_fu_19694_p3;
                arr4_V_7_3_s_reg_30883 <= arr4_V_7_3_s_fu_19687_p3;
                arr4_V_8_3_s_reg_30876 <= arr4_V_8_3_s_fu_19680_p3;
                arr4_V_9_3_s_reg_30869 <= arr4_V_9_3_s_fu_19673_p3;
                sum2_0_V_11_v_v_reg_31035 <= sum2_0_V_11_v_v_fu_19897_p2;
                sum2_1_V_11_v_v_reg_31045 <= sum2_1_V_11_v_v_fu_19945_p2;
                sum2_2_V_11_v_v_reg_31055 <= sum2_2_V_11_v_v_fu_19993_p2;
                sum2_3_V_11_v_v_reg_31065 <= sum2_3_V_11_v_v_fu_20041_p2;
                sum2_4_V_11_v_v_reg_31075 <= sum2_4_V_11_v_v_fu_20089_p2;
                sum2_5_V_11_v_v_reg_31085 <= sum2_5_V_11_v_v_fu_20137_p2;
                sum2_6_V_11_v_v_reg_31095 <= sum2_6_V_11_v_v_fu_20185_p2;
                sum2_7_V_11_v_v_reg_31105 <= sum2_7_V_11_v_v_fu_20233_p2;
                sum4_0_V_3_v_v_reg_31040 <= sum4_0_V_3_v_v_fu_19913_p2;
                sum4_1_V_3_v_v_reg_31050 <= sum4_1_V_3_v_v_fu_19961_p2;
                sum4_2_V_3_v_v_reg_31060 <= sum4_2_V_3_v_v_fu_20009_p2;
                sum4_3_V_3_v_v_reg_31070 <= sum4_3_V_3_v_v_fu_20057_p2;
                sum4_4_V_2_v_v_reg_31080 <= sum4_4_V_2_v_v_fu_20105_p2;
                sum4_5_V_2_v_v_reg_31090 <= sum4_5_V_2_v_v_fu_20153_p2;
                sum4_6_V_2_v_v_reg_31100 <= sum4_6_V_2_v_v_fu_20201_p2;
                sum4_7_V_2_v_v_reg_31110 <= sum4_7_V_2_v_v_fu_20249_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_fu_9906_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                col1_2_i_reg_26252 <= col1_2_i_fu_10044_p3;
                col2_2_i_reg_26258 <= col2_2_i_fu_10052_p3;
                r1_2_i_reg_26228 <= r1_2_i_fu_9997_p3;
                r2_2_i_reg_26234 <= r2_2_i_fu_10005_p3;
                row1_2_reg_26240 <= row1_2_fu_10028_p3;
                row2_4_reg_26246 <= row2_4_fu_10036_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_52_fu_19161_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                col2_5_i_reg_30283 <= col2_5_i_fu_19243_p3;
                p_r2_3_i_14_reg_30271 <= p_r2_3_i_14_fu_19217_p3;
                row2_3_reg_30277 <= row2_3_fu_19235_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_64_reg_30310_pp1_iter2_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1))) then
                iBuff1_10_V_load_reg_31337 <= iBuff1_10_V_q0;
                iBuff1_11_V_load_reg_31363 <= iBuff1_11_V_q0;
                iBuff1_12_V_load_reg_31389 <= iBuff1_12_V_q0;
                iBuff1_13_V_load_reg_31415 <= iBuff1_13_V_q0;
                iBuff1_14_V_load_reg_31441 <= iBuff1_14_V_q0;
                iBuff1_8_V_load_reg_31285 <= iBuff1_8_V_q0;
                iBuff1_9_V_load_reg_31311 <= iBuff1_9_V_q0;
                iBuff2_10_V_load_reg_31342 <= iBuff2_10_V_q0;
                iBuff2_11_V_load_reg_31368 <= iBuff2_11_V_q0;
                iBuff2_12_V_load_reg_31394 <= iBuff2_12_V_q0;
                iBuff2_13_V_load_reg_31420 <= iBuff2_13_V_q0;
                iBuff2_14_V_load_reg_31446 <= iBuff2_14_V_q0;
                iBuff2_8_V_load_reg_31290 <= iBuff2_8_V_q0;
                iBuff2_9_V_load_reg_31316 <= iBuff2_9_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_64_reg_30310_pp1_iter2_reg = ap_const_lv1_1) and (tmp_52_reg_30262_pp1_iter2_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1))) then
                iBuff1_15_V_load_reg_31467 <= iBuff1_15_V_q0;
                iBuff2_15_V_load_reg_31472 <= iBuff2_15_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then
                i_4_reg_29194 <= i_4_fu_17687_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then
                i_5_reg_29735 <= i_5_fu_18491_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_113_reg_24569 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state25))) then
                i_6_reg_31646 <= i_6_fu_23134_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                i_reg_24699 <= i_fu_8493_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                idx1_reg_26289 <= grp_fu_23391_p3;
                idx2_reg_26295 <= grp_fu_23398_p3;
                pool_cnt_reg_26569 <= pool_cnt_fu_10181_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_52_reg_30262 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                idx2_1_reg_30304 <= grp_fu_23661_p3;
                pool_cnt_1_reg_30446 <= pool_cnt_1_fu_19323_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_readRegisters_short_s_fu_7427_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                lBound_reg_24673 <= lBound_fu_23378_p2;
                row_end_reg_24664 <= grp_readRegisters_short_s_fu_7427_ap_return;
                row_init_reg_24691 <= grp_fu_23384_p3;
                tmp_9_cast_reg_24686 <= tmp_9_cast_fu_8099_p1;
                tmp_9_reg_24679 <= tmp_9_fu_8095_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                max1_0_V_3_load_1_reg_28194 <= max1_0_V_3_fu_1086;
                max1_10_V_3_load_2_reg_28494 <= max1_10_V_3_fu_1126;
                max1_11_V_3_load_2_reg_28524 <= max1_11_V_3_fu_1130;
                max1_12_V_3_load_2_reg_28554 <= max1_12_V_3_fu_1134;
                max1_13_V_3_load_2_reg_28584 <= max1_13_V_3_fu_1138;
                max1_14_V_3_load_2_reg_28614 <= max1_14_V_3_fu_1142;
                max1_15_V_3_load_2_reg_28644 <= max1_15_V_3_fu_1146;
                max1_1_V_3_load_2_reg_28224 <= max1_1_V_3_fu_1090;
                max1_2_V_3_load_2_reg_28254 <= max1_2_V_3_fu_1094;
                max1_3_V_3_load_2_reg_28284 <= max1_3_V_3_fu_1098;
                max1_4_V_3_load_2_reg_28314 <= max1_4_V_3_fu_1102;
                max1_5_V_3_load_2_reg_28344 <= max1_5_V_3_fu_1106;
                max1_6_V_3_load_2_reg_28374 <= max1_6_V_3_fu_1110;
                max1_7_V_3_load_2_reg_28404 <= max1_7_V_3_fu_1114;
                max1_8_V_3_load_2_reg_28434 <= max1_8_V_3_fu_1118;
                max1_9_V_3_load_2_reg_28464 <= max1_9_V_3_fu_1122;
                max3_0_V_3_load_1_reg_28199 <= max3_0_V_3_fu_1214;
                max3_10_V_3_load_2_reg_28499 <= max3_10_V_3_fu_1254;
                max3_11_V_3_load_2_reg_28529 <= max3_11_V_3_fu_1258;
                max3_12_V_3_load_2_reg_28559 <= max3_12_V_3_fu_1262;
                max3_13_V_3_load_2_reg_28589 <= max3_13_V_3_fu_1266;
                max3_14_V_3_load_2_reg_28619 <= max3_14_V_3_fu_1270;
                max3_15_V_3_load_2_reg_28649 <= max3_15_V_3_fu_1274;
                max3_1_V_3_load_2_reg_28229 <= max3_1_V_3_fu_1218;
                max3_2_V_3_load_2_reg_28259 <= max3_2_V_3_fu_1222;
                max3_3_V_3_load_2_reg_28289 <= max3_3_V_3_fu_1226;
                max3_4_V_3_load_2_reg_28319 <= max3_4_V_3_fu_1230;
                max3_5_V_3_load_2_reg_28349 <= max3_5_V_3_fu_1234;
                max3_6_V_3_load_2_reg_28379 <= max3_6_V_3_fu_1238;
                max3_7_V_3_load_2_reg_28409 <= max3_7_V_3_fu_1242;
                max3_8_V_3_load_2_reg_28439 <= max3_8_V_3_fu_1246;
                max3_9_V_3_load_2_reg_28469 <= max3_9_V_3_fu_1250;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                max2_0_V_1_load_reg_27650 <= max2_0_V_1_fu_822;
                max2_10_V_2_load_reg_27720 <= max2_10_V_2_fu_862;
                max2_11_V_2_load_reg_27727 <= max2_11_V_2_fu_866;
                max2_12_V_2_load_reg_27734 <= max2_12_V_2_fu_870;
                max2_13_V_2_load_reg_27741 <= max2_13_V_2_fu_874;
                max2_14_V_2_load_reg_27748 <= max2_14_V_2_fu_878;
                max2_15_V_2_load_reg_27755 <= max2_15_V_2_fu_882;
                max2_1_V_1_load_reg_27657 <= max2_1_V_1_fu_826;
                max2_2_V_1_load_reg_27664 <= max2_2_V_1_fu_830;
                max2_3_V_1_load_reg_27671 <= max2_3_V_1_fu_834;
                max2_4_V_1_load_reg_27678 <= max2_4_V_1_fu_838;
                max2_5_V_1_load_reg_27685 <= max2_5_V_1_fu_842;
                max2_6_V_1_load_reg_27692 <= max2_6_V_1_fu_846;
                max2_7_V_1_load_reg_27699 <= max2_7_V_1_fu_850;
                max2_8_V_1_load_reg_27706 <= max2_8_V_1_fu_854;
                max2_9_V_2_load_reg_27713 <= max2_9_V_2_fu_858;
                max4_0_V_1_load_reg_27762 <= max4_0_V_1_fu_950;
                max4_10_V_2_load_reg_27832 <= max4_10_V_2_fu_990;
                max4_11_V_2_load_reg_27839 <= max4_11_V_2_fu_994;
                max4_12_V_2_load_reg_27846 <= max4_12_V_2_fu_998;
                max4_13_V_2_load_reg_27853 <= max4_13_V_2_fu_1002;
                max4_14_V_2_load_reg_27860 <= max4_14_V_2_fu_1006;
                max4_15_V_2_load_reg_27867 <= max4_15_V_2_fu_1010;
                max4_1_V_1_load_reg_27769 <= max4_1_V_1_fu_954;
                max4_2_V_1_load_reg_27776 <= max4_2_V_1_fu_958;
                max4_3_V_1_load_reg_27783 <= max4_3_V_1_fu_962;
                max4_4_V_1_load_reg_27790 <= max4_4_V_1_fu_966;
                max4_5_V_1_load_reg_27797 <= max4_5_V_1_fu_970;
                max4_6_V_1_load_reg_27804 <= max4_6_V_1_fu_974;
                max4_7_V_1_load_reg_27811 <= max4_7_V_1_fu_978;
                max4_8_V_1_load_reg_27818 <= max4_8_V_1_fu_982;
                max4_9_V_2_load_reg_27825 <= max4_9_V_2_fu_986;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state12)) then
                oBuff1_0_V_addr_1_reg_28951 <= tmp_18_fu_17645_p1(11 - 1 downto 0);
                oBuff1_0_V_addr_reg_28871 <= tmp_17_fu_17609_p1(11 - 1 downto 0);
                oBuff1_10_V_addr_1_reg_29001 <= tmp_18_fu_17645_p1(11 - 1 downto 0);
                oBuff1_10_V_addr_reg_28921 <= tmp_17_fu_17609_p1(11 - 1 downto 0);
                oBuff1_11_V_addr_1_reg_29006 <= tmp_18_fu_17645_p1(11 - 1 downto 0);
                oBuff1_11_V_addr_reg_28926 <= tmp_17_fu_17609_p1(11 - 1 downto 0);
                oBuff1_12_V_addr_1_reg_29011 <= tmp_18_fu_17645_p1(11 - 1 downto 0);
                oBuff1_12_V_addr_reg_28931 <= tmp_17_fu_17609_p1(11 - 1 downto 0);
                oBuff1_13_V_addr_1_reg_29016 <= tmp_18_fu_17645_p1(11 - 1 downto 0);
                oBuff1_13_V_addr_reg_28936 <= tmp_17_fu_17609_p1(11 - 1 downto 0);
                oBuff1_14_V_addr_1_reg_29021 <= tmp_18_fu_17645_p1(11 - 1 downto 0);
                oBuff1_14_V_addr_reg_28941 <= tmp_17_fu_17609_p1(11 - 1 downto 0);
                oBuff1_15_V_addr_1_reg_29026 <= tmp_18_fu_17645_p1(11 - 1 downto 0);
                oBuff1_15_V_addr_reg_28946 <= tmp_17_fu_17609_p1(11 - 1 downto 0);
                oBuff1_1_V_addr_1_reg_28956 <= tmp_18_fu_17645_p1(11 - 1 downto 0);
                oBuff1_1_V_addr_reg_28876 <= tmp_17_fu_17609_p1(11 - 1 downto 0);
                oBuff1_2_V_addr_1_reg_28961 <= tmp_18_fu_17645_p1(11 - 1 downto 0);
                oBuff1_2_V_addr_reg_28881 <= tmp_17_fu_17609_p1(11 - 1 downto 0);
                oBuff1_3_V_addr_1_reg_28966 <= tmp_18_fu_17645_p1(11 - 1 downto 0);
                oBuff1_3_V_addr_reg_28886 <= tmp_17_fu_17609_p1(11 - 1 downto 0);
                oBuff1_4_V_addr_1_reg_28971 <= tmp_18_fu_17645_p1(11 - 1 downto 0);
                oBuff1_4_V_addr_reg_28891 <= tmp_17_fu_17609_p1(11 - 1 downto 0);
                oBuff1_5_V_addr_1_reg_28976 <= tmp_18_fu_17645_p1(11 - 1 downto 0);
                oBuff1_5_V_addr_reg_28896 <= tmp_17_fu_17609_p1(11 - 1 downto 0);
                oBuff1_6_V_addr_1_reg_28981 <= tmp_18_fu_17645_p1(11 - 1 downto 0);
                oBuff1_6_V_addr_reg_28901 <= tmp_17_fu_17609_p1(11 - 1 downto 0);
                oBuff1_7_V_addr_1_reg_28986 <= tmp_18_fu_17645_p1(11 - 1 downto 0);
                oBuff1_7_V_addr_reg_28906 <= tmp_17_fu_17609_p1(11 - 1 downto 0);
                oBuff1_8_V_addr_1_reg_28991 <= tmp_18_fu_17645_p1(11 - 1 downto 0);
                oBuff1_8_V_addr_reg_28911 <= tmp_17_fu_17609_p1(11 - 1 downto 0);
                oBuff1_9_V_addr_1_reg_28996 <= tmp_18_fu_17645_p1(11 - 1 downto 0);
                oBuff1_9_V_addr_reg_28916 <= tmp_17_fu_17609_p1(11 - 1 downto 0);
                oBuff2_0_V_addr_1_reg_29111 <= tmp_18_fu_17645_p1(11 - 1 downto 0);
                oBuff2_0_V_addr_reg_29031 <= tmp_17_fu_17609_p1(11 - 1 downto 0);
                oBuff2_10_V_addr_1_reg_29161 <= tmp_18_fu_17645_p1(11 - 1 downto 0);
                oBuff2_10_V_addr_reg_29081 <= tmp_17_fu_17609_p1(11 - 1 downto 0);
                oBuff2_11_V_addr_1_reg_29166 <= tmp_18_fu_17645_p1(11 - 1 downto 0);
                oBuff2_11_V_addr_reg_29086 <= tmp_17_fu_17609_p1(11 - 1 downto 0);
                oBuff2_12_V_addr_1_reg_29171 <= tmp_18_fu_17645_p1(11 - 1 downto 0);
                oBuff2_12_V_addr_reg_29091 <= tmp_17_fu_17609_p1(11 - 1 downto 0);
                oBuff2_13_V_addr_1_reg_29176 <= tmp_18_fu_17645_p1(11 - 1 downto 0);
                oBuff2_13_V_addr_reg_29096 <= tmp_17_fu_17609_p1(11 - 1 downto 0);
                oBuff2_14_V_addr_1_reg_29181 <= tmp_18_fu_17645_p1(11 - 1 downto 0);
                oBuff2_14_V_addr_reg_29101 <= tmp_17_fu_17609_p1(11 - 1 downto 0);
                oBuff2_15_V_addr_1_reg_29186 <= tmp_18_fu_17645_p1(11 - 1 downto 0);
                oBuff2_15_V_addr_reg_29106 <= tmp_17_fu_17609_p1(11 - 1 downto 0);
                oBuff2_1_V_addr_1_reg_29116 <= tmp_18_fu_17645_p1(11 - 1 downto 0);
                oBuff2_1_V_addr_reg_29036 <= tmp_17_fu_17609_p1(11 - 1 downto 0);
                oBuff2_2_V_addr_1_reg_29121 <= tmp_18_fu_17645_p1(11 - 1 downto 0);
                oBuff2_2_V_addr_reg_29041 <= tmp_17_fu_17609_p1(11 - 1 downto 0);
                oBuff2_3_V_addr_1_reg_29126 <= tmp_18_fu_17645_p1(11 - 1 downto 0);
                oBuff2_3_V_addr_reg_29046 <= tmp_17_fu_17609_p1(11 - 1 downto 0);
                oBuff2_4_V_addr_1_reg_29131 <= tmp_18_fu_17645_p1(11 - 1 downto 0);
                oBuff2_4_V_addr_reg_29051 <= tmp_17_fu_17609_p1(11 - 1 downto 0);
                oBuff2_5_V_addr_1_reg_29136 <= tmp_18_fu_17645_p1(11 - 1 downto 0);
                oBuff2_5_V_addr_reg_29056 <= tmp_17_fu_17609_p1(11 - 1 downto 0);
                oBuff2_6_V_addr_1_reg_29141 <= tmp_18_fu_17645_p1(11 - 1 downto 0);
                oBuff2_6_V_addr_reg_29061 <= tmp_17_fu_17609_p1(11 - 1 downto 0);
                oBuff2_7_V_addr_1_reg_29146 <= tmp_18_fu_17645_p1(11 - 1 downto 0);
                oBuff2_7_V_addr_reg_29066 <= tmp_17_fu_17609_p1(11 - 1 downto 0);
                oBuff2_8_V_addr_1_reg_29151 <= tmp_18_fu_17645_p1(11 - 1 downto 0);
                oBuff2_8_V_addr_reg_29071 <= tmp_17_fu_17609_p1(11 - 1 downto 0);
                oBuff2_9_V_addr_1_reg_29156 <= tmp_18_fu_17645_p1(11 - 1 downto 0);
                oBuff2_9_V_addr_reg_29076 <= tmp_17_fu_17609_p1(11 - 1 downto 0);
                oidx2_reg_28866 <= oidx2_fu_17603_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state24)) then
                oBuff1_0_V_addr_6_reg_31483 <= tmp_65_fu_23092_p1(11 - 1 downto 0);
                oBuff1_10_V_addr_2_reg_31533 <= tmp_65_fu_23092_p1(11 - 1 downto 0);
                oBuff1_11_V_addr_2_reg_31538 <= tmp_65_fu_23092_p1(11 - 1 downto 0);
                oBuff1_12_V_addr_2_reg_31543 <= tmp_65_fu_23092_p1(11 - 1 downto 0);
                oBuff1_13_V_addr_2_reg_31548 <= tmp_65_fu_23092_p1(11 - 1 downto 0);
                oBuff1_14_V_addr_2_reg_31553 <= tmp_65_fu_23092_p1(11 - 1 downto 0);
                oBuff1_15_V_addr_2_reg_31558 <= tmp_65_fu_23092_p1(11 - 1 downto 0);
                oBuff1_1_V_addr_4_reg_31488 <= tmp_65_fu_23092_p1(11 - 1 downto 0);
                oBuff1_2_V_addr_4_reg_31493 <= tmp_65_fu_23092_p1(11 - 1 downto 0);
                oBuff1_3_V_addr_2_reg_31498 <= tmp_65_fu_23092_p1(11 - 1 downto 0);
                oBuff1_4_V_addr_2_reg_31503 <= tmp_65_fu_23092_p1(11 - 1 downto 0);
                oBuff1_5_V_addr_2_reg_31508 <= tmp_65_fu_23092_p1(11 - 1 downto 0);
                oBuff1_6_V_addr_2_reg_31513 <= tmp_65_fu_23092_p1(11 - 1 downto 0);
                oBuff1_7_V_addr_2_reg_31518 <= tmp_65_fu_23092_p1(11 - 1 downto 0);
                oBuff1_8_V_addr_2_reg_31523 <= tmp_65_fu_23092_p1(11 - 1 downto 0);
                oBuff1_9_V_addr_2_reg_31528 <= tmp_65_fu_23092_p1(11 - 1 downto 0);
                oBuff2_0_V_addr_6_reg_31563 <= tmp_65_fu_23092_p1(11 - 1 downto 0);
                oBuff2_10_V_addr_2_reg_31613 <= tmp_65_fu_23092_p1(11 - 1 downto 0);
                oBuff2_11_V_addr_2_reg_31618 <= tmp_65_fu_23092_p1(11 - 1 downto 0);
                oBuff2_12_V_addr_2_reg_31623 <= tmp_65_fu_23092_p1(11 - 1 downto 0);
                oBuff2_13_V_addr_2_reg_31628 <= tmp_65_fu_23092_p1(11 - 1 downto 0);
                oBuff2_14_V_addr_2_reg_31633 <= tmp_65_fu_23092_p1(11 - 1 downto 0);
                oBuff2_15_V_addr_2_reg_31638 <= tmp_65_fu_23092_p1(11 - 1 downto 0);
                oBuff2_1_V_addr_4_reg_31568 <= tmp_65_fu_23092_p1(11 - 1 downto 0);
                oBuff2_2_V_addr_4_reg_31573 <= tmp_65_fu_23092_p1(11 - 1 downto 0);
                oBuff2_3_V_addr_2_reg_31578 <= tmp_65_fu_23092_p1(11 - 1 downto 0);
                oBuff2_4_V_addr_2_reg_31583 <= tmp_65_fu_23092_p1(11 - 1 downto 0);
                oBuff2_5_V_addr_2_reg_31588 <= tmp_65_fu_23092_p1(11 - 1 downto 0);
                oBuff2_6_V_addr_2_reg_31593 <= tmp_65_fu_23092_p1(11 - 1 downto 0);
                oBuff2_7_V_addr_2_reg_31598 <= tmp_65_fu_23092_p1(11 - 1 downto 0);
                oBuff2_8_V_addr_2_reg_31603 <= tmp_65_fu_23092_p1(11 - 1 downto 0);
                oBuff2_9_V_addr_2_reg_31608 <= tmp_65_fu_23092_p1(11 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_31_fu_10144_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                or_cond3019_i_reg_26377 <= or_cond3019_i_fu_10159_p2;
                or_cond3020_i_reg_26413 <= or_cond3020_i_fu_10175_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                or_cond3019_i_reg_26377_pp0_iter2_reg <= or_cond3019_i_reg_26377;
                or_cond3020_i_reg_26413_pp0_iter2_reg <= or_cond3020_i_reg_26413;
                tmp_121_reg_26449_pp0_iter2_reg <= tmp_121_reg_26449;
                tmp_121_reg_26449_pp0_iter3_reg <= tmp_121_reg_26449_pp0_iter2_reg;
                tmp_122_reg_26509_pp0_iter2_reg <= tmp_122_reg_26509;
                tmp_122_reg_26509_pp0_iter3_reg <= tmp_122_reg_26509_pp0_iter2_reg;
                tmp_123_reg_26305_pp0_iter2_reg <= tmp_123_reg_26305;
                tmp_124_reg_26341_pp0_iter2_reg <= tmp_124_reg_26341;
                tmp_15_reg_26219_pp0_iter2_reg <= tmp_15_reg_26219_pp0_iter1_reg;
                tmp_15_reg_26219_pp0_iter3_reg <= tmp_15_reg_26219_pp0_iter2_reg;
                tmp_31_reg_26301_pp0_iter2_reg <= tmp_31_reg_26301;
                tmp_31_reg_26301_pp0_iter3_reg <= tmp_31_reg_26301_pp0_iter2_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_64_fu_19302_p2 = ap_const_lv1_0) and (tmp_52_reg_30262 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                or_cond3024_i_reg_30350 <= or_cond3024_i_fu_19317_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp1_stage0_11001)) then
                or_cond3024_i_reg_30350_pp1_iter2_reg <= or_cond3024_i_reg_30350;
                tmp_155_reg_30386_pp1_iter2_reg <= tmp_155_reg_30386;
                tmp_155_reg_30386_pp1_iter3_reg <= tmp_155_reg_30386_pp1_iter2_reg;
                tmp_156_reg_30314_pp1_iter2_reg <= tmp_156_reg_30314;
                tmp_52_reg_30262_pp1_iter2_reg <= tmp_52_reg_30262_pp1_iter1_reg;
                tmp_52_reg_30262_pp1_iter3_reg <= tmp_52_reg_30262_pp1_iter2_reg;
                tmp_64_reg_30310_pp1_iter2_reg <= tmp_64_reg_30310;
                tmp_64_reg_30310_pp1_iter3_reg <= tmp_64_reg_30310_pp1_iter2_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state6_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    p_01763_0_i_cast_reg_26151(7 downto 0) <= p_01763_0_i_cast_fu_9894_p1(7 downto 0);
                    p_01763_0_i_reg_26051(7 downto 0) <= p_01763_0_i_fu_9891_p1(7 downto 0);
                tmp_10_reg_25905 <= tmp_10_fu_9879_p1;
                    tmp_12_cast_reg_25912(7 downto 0) <= tmp_12_cast_fu_9882_p1(7 downto 0);
                    tmp_13_cast_reg_25919(7 downto 0) <= tmp_13_cast_fu_9885_p1(7 downto 0);
                    tmp_14_reg_25945(7 downto 0) <= tmp_14_fu_9888_p1(7 downto 0);
                tmp_6_reg_25895 <= tmp_6_fu_9820_p1;
                tmp_7_reg_25900 <= tmp_7_fu_9871_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_121_reg_26449_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1))) then
                storemerge12_in_i_1_reg_28239 <= storemerge12_in_i_1_fu_13453_p2;
                storemerge12_in_i_2_reg_28269 <= storemerge12_in_i_2_fu_13569_p2;
                storemerge12_in_i_3_reg_28299 <= storemerge12_in_i_3_fu_13685_p2;
                storemerge12_in_i_4_reg_28329 <= storemerge12_in_i_4_fu_13801_p2;
                storemerge12_in_i_5_reg_28359 <= storemerge12_in_i_5_fu_13917_p2;
                storemerge12_in_i_6_reg_28389 <= storemerge12_in_i_6_fu_14033_p2;
                storemerge12_in_i_7_reg_28419 <= storemerge12_in_i_7_fu_14149_p2;
                storemerge12_in_i_reg_28209 <= storemerge12_in_i_fu_13337_p2;
                sum1_0_V_6_v_reg_28204 <= sum1_0_V_6_v_fu_13321_p2;
                sum1_1_V_6_v_reg_28234 <= sum1_1_V_6_v_fu_13437_p2;
                sum1_2_V_6_v_reg_28264 <= sum1_2_V_6_v_fu_13553_p2;
                sum1_3_V_6_v_reg_28294 <= sum1_3_V_6_v_fu_13669_p2;
                sum1_4_V_6_v_reg_28324 <= sum1_4_V_6_v_fu_13785_p2;
                sum1_5_V_6_v_reg_28354 <= sum1_5_V_6_v_fu_13901_p2;
                sum1_6_V_6_v_reg_28384 <= sum1_6_V_6_v_fu_14017_p2;
                sum1_7_V_6_v_reg_28414 <= sum1_7_V_6_v_fu_14133_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_122_reg_26509_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1))) then
                storemerge13_in_i_1_reg_28249 <= storemerge13_in_i_1_fu_13473_p2;
                storemerge13_in_i_2_reg_28279 <= storemerge13_in_i_2_fu_13589_p2;
                storemerge13_in_i_3_reg_28309 <= storemerge13_in_i_3_fu_13705_p2;
                storemerge13_in_i_4_reg_28339 <= storemerge13_in_i_4_fu_13821_p2;
                storemerge13_in_i_5_reg_28369 <= storemerge13_in_i_5_fu_13937_p2;
                storemerge13_in_i_6_reg_28399 <= storemerge13_in_i_6_fu_14053_p2;
                storemerge13_in_i_7_reg_28429 <= storemerge13_in_i_7_fu_14169_p2;
                storemerge13_in_i_reg_28219 <= storemerge13_in_i_fu_13357_p2;
                sum2_0_V_6150_v_reg_28214 <= sum2_0_V_6150_v_fu_13351_p2;
                sum2_1_V_6158_v_reg_28244 <= sum2_1_V_6158_v_fu_13467_p2;
                sum2_2_V_6166_v_reg_28274 <= sum2_2_V_6166_v_fu_13583_p2;
                sum2_3_V_6174_v_reg_28304 <= sum2_3_V_6174_v_fu_13699_p2;
                sum2_4_V_6182_v_reg_28334 <= sum2_4_V_6182_v_fu_13815_p2;
                sum2_5_V_6190_v_reg_28364 <= sum2_5_V_6190_v_fu_13931_p2;
                sum2_6_V_6198_v_reg_28394 <= sum2_6_V_6198_v_fu_14047_p2;
                sum2_7_V_6206_v_reg_28424 <= sum2_7_V_6206_v_fu_14163_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_155_reg_30386_pp1_iter2_reg = ap_const_lv1_0) and (tmp_64_reg_30310_pp1_iter2_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then
                storemerge_in_i_1_reg_31150 <= storemerge_in_i_1_fu_20361_p2;
                storemerge_in_i_2_reg_31170 <= storemerge_in_i_2_fu_20409_p2;
                storemerge_in_i_3_reg_31190 <= storemerge_in_i_3_fu_20457_p2;
                storemerge_in_i_4_reg_31210 <= storemerge_in_i_4_fu_20505_p2;
                storemerge_in_i_5_reg_31230 <= storemerge_in_i_5_fu_20553_p2;
                storemerge_in_i_6_reg_31250 <= storemerge_in_i_6_fu_20601_p2;
                storemerge_in_i_7_reg_31270 <= storemerge_in_i_7_fu_20649_p2;
                storemerge_in_i_reg_31130 <= storemerge_in_i_fu_20313_p2;
                sum2_0_V_14_v_reg_31125 <= sum2_0_V_14_v_fu_20297_p2;
                sum2_1_V_14_v_reg_31145 <= sum2_1_V_14_v_fu_20345_p2;
                sum2_2_V_14_v_reg_31165 <= sum2_2_V_14_v_fu_20393_p2;
                sum2_3_V_14_v_reg_31185 <= sum2_3_V_14_v_fu_20441_p2;
                sum2_4_V_14_v_reg_31205 <= sum2_4_V_14_v_fu_20489_p2;
                sum2_5_V_14_v_reg_31225 <= sum2_5_V_14_v_fu_20537_p2;
                sum2_6_V_14_v_reg_31245 <= sum2_6_V_14_v_fu_20585_p2;
                sum2_7_V_14_v_reg_31265 <= sum2_7_V_14_v_fu_20633_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter2_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter2_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1))) then
                sum1_10_V_5_reg_28509 <= sum1_10_V_5_fu_14472_p3;
                sum1_11_V_5_reg_28539 <= sum1_11_V_5_fu_14584_p3;
                sum1_12_V_5_reg_28569 <= sum1_12_V_5_fu_14696_p3;
                sum1_13_V_5_reg_28599 <= sum1_13_V_5_fu_14808_p3;
                sum1_14_V_5_reg_28629 <= sum1_14_V_5_fu_14920_p3;
                sum1_15_V_5_reg_28659 <= sum1_15_V_5_fu_15032_p3;
                sum1_8_V_5_reg_28449 <= sum1_8_V_5_fu_14248_p3;
                sum1_9_V_5_reg_28479 <= sum1_9_V_5_fu_14360_p3;
                sum2_10_V_5_reg_28519 <= sum2_10_V_5_fu_14504_p3;
                sum2_11_V_5_reg_28549 <= sum2_11_V_5_fu_14616_p3;
                sum2_12_V_5_reg_28579 <= sum2_12_V_5_fu_14728_p3;
                sum2_13_V_5_reg_28609 <= sum2_13_V_5_fu_14840_p3;
                sum2_14_V_5_reg_28639 <= sum2_14_V_5_fu_14952_p3;
                sum2_15_V_5_reg_28669 <= sum2_15_V_5_fu_15064_p3;
                sum2_8_V_5_reg_28459 <= sum2_8_V_5_fu_14280_p3;
                sum2_9_V_5_reg_28489 <= sum2_9_V_5_fu_14392_p3;
                sum3_10_V_5_reg_28504 <= sum3_10_V_5_fu_14465_p3;
                sum3_11_V_5_reg_28534 <= sum3_11_V_5_fu_14577_p3;
                sum3_12_V_5_reg_28564 <= sum3_12_V_5_fu_14689_p3;
                sum3_13_V_5_reg_28594 <= sum3_13_V_5_fu_14801_p3;
                sum3_14_V_5_reg_28624 <= sum3_14_V_5_fu_14913_p3;
                sum3_15_V_5_reg_28654 <= sum3_15_V_5_fu_15025_p3;
                sum3_8_V_5_reg_28444 <= sum3_8_V_5_fu_14241_p3;
                sum3_9_V_5_reg_28474 <= sum3_9_V_5_fu_14353_p3;
                sum4_10_V_4_reg_28514 <= sum4_10_V_4_fu_14497_p3;
                sum4_11_V_4_reg_28544 <= sum4_11_V_4_fu_14609_p3;
                sum4_12_V_4_reg_28574 <= sum4_12_V_4_fu_14721_p3;
                sum4_13_V_4_reg_28604 <= sum4_13_V_4_fu_14833_p3;
                sum4_14_V_4_reg_28634 <= sum4_14_V_4_fu_14945_p3;
                sum4_15_V_4_reg_28664 <= sum4_15_V_4_fu_15057_p3;
                sum4_8_V_4_reg_28454 <= sum4_8_V_4_fu_14273_p3;
                sum4_9_V_4_reg_28484 <= sum4_9_V_4_fu_14385_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then
                sum2_0_V_1_load_reg_28674 <= sum2_0_V_1_fu_886;
                sum2_10_V_2_load_reg_28734 <= sum2_10_V_2_fu_926;
                sum2_11_V_2_load_reg_28740 <= sum2_11_V_2_fu_930;
                sum2_12_V_2_load_reg_28746 <= sum2_12_V_2_fu_934;
                sum2_13_V_2_load_reg_28752 <= sum2_13_V_2_fu_938;
                sum2_14_V_2_load_reg_28758 <= sum2_14_V_2_fu_942;
                sum2_15_V_3_load_reg_28764 <= sum2_15_V_3_fu_946;
                sum2_1_V_1_load_reg_28680 <= sum2_1_V_1_fu_890;
                sum2_2_V_1_load_reg_28686 <= sum2_2_V_1_fu_894;
                sum2_3_V_1_load_reg_28692 <= sum2_3_V_1_fu_898;
                sum2_4_V_1_load_reg_28698 <= sum2_4_V_1_fu_902;
                sum2_5_V_1_load_reg_28704 <= sum2_5_V_1_fu_906;
                sum2_6_V_1_load_reg_28710 <= sum2_6_V_1_fu_910;
                sum2_7_V_1_load_reg_28716 <= sum2_7_V_1_fu_914;
                sum2_8_V_2_load_reg_28722 <= sum2_8_V_2_fu_918;
                sum2_9_V_2_load_reg_28728 <= sum2_9_V_2_fu_922;
                sum4_0_V_1_load_reg_28770 <= sum4_0_V_1_fu_1014;
                sum4_10_V_2_load_reg_28830 <= sum4_10_V_2_fu_1054;
                sum4_11_V_2_load_reg_28836 <= sum4_11_V_2_fu_1058;
                sum4_12_V_2_load_reg_28842 <= sum4_12_V_2_fu_1062;
                sum4_13_V_2_load_reg_28848 <= sum4_13_V_2_fu_1066;
                sum4_14_V_2_load_reg_28854 <= sum4_14_V_2_fu_1070;
                sum4_15_V_3_load_reg_28860 <= sum4_15_V_3_fu_1074;
                sum4_1_V_1_load_reg_28776 <= sum4_1_V_1_fu_1018;
                sum4_2_V_1_load_reg_28782 <= sum4_2_V_1_fu_1022;
                sum4_3_V_1_load_reg_28788 <= sum4_3_V_1_fu_1026;
                sum4_4_V_1_load_reg_28794 <= sum4_4_V_1_fu_1030;
                sum4_5_V_1_load_reg_28800 <= sum4_5_V_1_fu_1034;
                sum4_6_V_1_load_reg_28806 <= sum4_6_V_1_fu_1038;
                sum4_7_V_1_load_reg_28812 <= sum4_7_V_1_fu_1042;
                sum4_8_V_2_load_reg_28818 <= sum4_8_V_2_fu_1046;
                sum4_9_V_2_load_reg_28824 <= sum4_9_V_2_fu_1050;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_readRegisters_short_s_fu_7427_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                temp_2_reg_24579 <= temp_2_fu_8025_p3;
                tmp_23_reg_24584 <= tmp_23_fu_8080_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1))) then
                tmp_100_reg_27524 <= tmp_100_fu_10439_p2;
                tmp_101_reg_27540 <= tmp_101_fu_10443_p2;
                tmp_103_reg_27576 <= tmp_103_fu_10447_p2;
                tmp_104_reg_27592 <= tmp_104_fu_10451_p2;
                tmp_106_reg_27628 <= tmp_106_fu_10455_p2;
                tmp_107_reg_27644 <= tmp_107_fu_10459_p2;
                tmp_88_reg_27264 <= tmp_88_fu_10399_p2;
                tmp_89_reg_27280 <= tmp_89_fu_10403_p2;
                tmp_90_reg_27316 <= tmp_90_fu_10407_p2;
                tmp_91_reg_27332 <= tmp_91_fu_10411_p2;
                tmp_92_reg_27368 <= tmp_92_fu_10415_p2;
                tmp_93_reg_27384 <= tmp_93_fu_10419_p2;
                tmp_94_reg_27420 <= tmp_94_fu_10423_p2;
                tmp_95_reg_27436 <= tmp_95_fu_10427_p2;
                tmp_97_reg_27472 <= tmp_97_fu_10431_p2;
                tmp_98_reg_27488 <= tmp_98_fu_10435_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_64_reg_30310_pp1_iter2_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then
                tmp_102_reg_31347 <= tmp_102_fu_20663_p2;
                tmp_105_reg_31373 <= tmp_105_fu_20667_p2;
                tmp_108_reg_31399 <= tmp_108_fu_20671_p2;
                tmp_109_reg_31425 <= tmp_109_fu_20675_p2;
                tmp_110_reg_31451 <= tmp_110_fu_20679_p2;
                tmp_96_reg_31295 <= tmp_96_fu_20655_p2;
                tmp_99_reg_31321 <= tmp_99_fu_20659_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_64_reg_30310_pp1_iter2_reg = ap_const_lv1_1) and (tmp_52_reg_30262_pp1_iter2_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then
                tmp_111_reg_31477 <= tmp_111_fu_20683_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                tmp_113_reg_24569 <= tmp_113_fu_8015_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_fu_10144_p2 = ap_const_lv1_1) and (tmp_15_reg_26219 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_121_reg_26449 <= grp_fu_7434_p2(15 downto 15);
                tmp_122_reg_26509 <= grp_fu_7446_p2(15 downto 15);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_31_fu_10144_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_123_reg_26305 <= grp_fu_7434_p2(15 downto 15);
                tmp_124_reg_26341 <= grp_fu_7446_p2(15 downto 15);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state13))) then
                tmp_133_reg_29199 <= tmp_133_fu_17693_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then
                tmp_135_reg_29243 <= tmp_135_fu_17939_p1;
                tmp_137_reg_29263 <= tmp_137_fu_18033_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_64_fu_19302_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                tmp_155_reg_30386 <= grp_fu_7776_p2(15 downto 15);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_64_fu_19302_p2 = ap_const_lv1_0) and (tmp_52_reg_30262 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                tmp_156_reg_30314 <= grp_fu_7776_p2(15 downto 15);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_15_reg_26219 <= tmp_15_fu_9906_p2;
                tmp_15_reg_26219_pp0_iter1_reg <= tmp_15_reg_26219;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_fu_9906_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_25_reg_26264 <= tmp_25_fu_10064_p2;
                tmp_27_reg_26269 <= tmp_27_fu_10073_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_31_reg_26301 <= tmp_31_fu_10144_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                tmp_52_reg_30262 <= tmp_52_fu_19161_p2;
                tmp_52_reg_30262_pp1_iter1_reg <= tmp_52_reg_30262;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_52_fu_19161_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                tmp_59_reg_30289 <= tmp_59_fu_19255_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_52_reg_30262 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                tmp_64_reg_30310 <= tmp_64_fu_19302_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_64_reg_30310 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then
                tmp_69_reg_30631 <= tmp_69_fu_19372_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state13))) then
                tmp_81_reg_29203 <= tmp_81_fu_17751_p18;
                tmp_83_reg_29223 <= tmp_83_fu_17827_p18;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                wts_flag_reg_25745 <= wts_flag_fu_9143_p2;
            end if;
        end if;
    end process;
    tmp_12_cast_reg_25912(9 downto 8) <= "00";
    tmp_13_cast_reg_25919(8) <= '0';
    tmp_14_reg_25945(31 downto 8) <= "000000000000000000000000";
    p_01763_0_i_reg_26051(15 downto 8) <= "00000000";
    p_01763_0_i_cast_reg_26151(8) <= '0';

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, tmp_113_reg_24569, ap_CS_fsm_state2, grp_readRegisters_short_s_fu_7427_ap_done, ap_CS_fsm_state3, avg_pool_read_read_fu_1912_p2, ap_CS_fsm_state4, exitcond3013_i_fu_8487_p2, ap_CS_fsm_state6, ap_block_state6_on_subcall_done, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, exitcond3006_i_fu_18485_p2, ap_CS_fsm_state17, tmp_52_fu_19161_p2, ap_enable_reg_pp1_iter0, ap_enable_reg_pp1_iter1, ap_enable_reg_pp1_iter3, ap_CS_fsm_state25, ap_block_pp0_stage0_subdone, ap_block_pp1_stage0_subdone, ap_enable_reg_pp1_iter4, tmp_116_fu_8499_p1, exitcond_i_fu_23128_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((grp_readRegisters_short_s_fu_7427_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                if (((grp_readRegisters_short_s_fu_7427_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (((exitcond3013_i_fu_8487_p2 = ap_const_lv1_0) and (tmp_116_fu_8499_p1 = ap_const_lv4_F)) or ((exitcond3013_i_fu_8487_p2 = ap_const_lv1_0) and (tmp_116_fu_8499_p1 = ap_const_lv4_E)) or ((exitcond3013_i_fu_8487_p2 = ap_const_lv1_0) and (tmp_116_fu_8499_p1 = ap_const_lv4_D)) or ((exitcond3013_i_fu_8487_p2 = ap_const_lv1_0) and (tmp_116_fu_8499_p1 = ap_const_lv4_C)) or ((exitcond3013_i_fu_8487_p2 = ap_const_lv1_0) and (tmp_116_fu_8499_p1 = ap_const_lv4_B)) or ((exitcond3013_i_fu_8487_p2 = ap_const_lv1_0) and (tmp_116_fu_8499_p1 = ap_const_lv4_A)) or ((exitcond3013_i_fu_8487_p2 = ap_const_lv1_0) and (tmp_116_fu_8499_p1 = ap_const_lv4_9)) or ((exitcond3013_i_fu_8487_p2 = ap_const_lv1_0) and (tmp_116_fu_8499_p1 = ap_const_lv4_8)) or ((exitcond3013_i_fu_8487_p2 = ap_const_lv1_0) and (tmp_116_fu_8499_p1 = ap_const_lv4_7)) or ((exitcond3013_i_fu_8487_p2 = ap_const_lv1_0) and (tmp_116_fu_8499_p1 = ap_const_lv4_6)) or ((exitcond3013_i_fu_8487_p2 = ap_const_lv1_0) and (tmp_116_fu_8499_p1 = ap_const_lv4_5)) or ((exitcond3013_i_fu_8487_p2 = ap_const_lv1_0) and (tmp_116_fu_8499_p1 = ap_const_lv4_4)) or ((exitcond3013_i_fu_8487_p2 = ap_const_lv1_0) and (tmp_116_fu_8499_p1 = ap_const_lv4_3)) or ((exitcond3013_i_fu_8487_p2 = ap_const_lv1_0) and (tmp_116_fu_8499_p1 = ap_const_lv4_2)) or ((exitcond3013_i_fu_8487_p2 = ap_const_lv1_0) and (tmp_116_fu_8499_p1 = ap_const_lv4_1)) or ((exitcond3013_i_fu_8487_p2 = ap_const_lv1_0) and (tmp_116_fu_8499_p1 = ap_const_lv4_0))))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state6 => 
                if (((ap_const_boolean_0 = ap_block_state6_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if (not(((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                if (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then
                    ap_NS_fsm <= ap_ST_fsm_state17;
                elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state13))) then
                    ap_NS_fsm <= ap_ST_fsm_state25;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state13) and (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_F)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_E)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_D)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_C)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_B)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_A)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_9)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_8)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_7)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_6)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_5)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_4)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_3)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_2)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_0))))) then
                    ap_NS_fsm <= ap_ST_fsm_state16;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state17 => 
                if (((exitcond3006_i_fu_18485_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state18;
                end if;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_pp1_stage0 => 
                if ((not(((tmp_52_fu_19161_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) and not(((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_enable_reg_pp1_iter3 = ap_const_logic_0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                elsif ((((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_enable_reg_pp1_iter3 = ap_const_logic_0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((tmp_52_fu_19161_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state24;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                end if;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state25) and ((exitcond_i_fu_23128_p2 = ap_const_lv1_1) or (tmp_113_reg_24569 = ap_const_lv1_0)))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state26;
                end if;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(6);
    ap_CS_fsm_pp1_stage0 <= ap_CS_fsm(14);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state12 <= ap_CS_fsm(7);
    ap_CS_fsm_state13 <= ap_CS_fsm(8);
    ap_CS_fsm_state14 <= ap_CS_fsm(9);
    ap_CS_fsm_state15 <= ap_CS_fsm(10);
    ap_CS_fsm_state16 <= ap_CS_fsm(11);
    ap_CS_fsm_state17 <= ap_CS_fsm(12);
    ap_CS_fsm_state18 <= ap_CS_fsm(13);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state24 <= ap_CS_fsm(15);
    ap_CS_fsm_state25 <= ap_CS_fsm(16);
    ap_CS_fsm_state26 <= ap_CS_fsm(17);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp1_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp1_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp1_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp1_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp1_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state6_on_subcall_done_assign_proc : process(grp_readRegisters_short_s_fu_7427_ap_done, grp_readRegisters_int_s_fu_7422_ap_done)
    begin
                ap_block_state6_on_subcall_done <= ((grp_readRegisters_int_s_fu_7422_ap_done = ap_const_logic_0) or (grp_readRegisters_short_s_fu_7427_ap_done = ap_const_logic_0));
    end process;

        ap_block_state7_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_pp1_exit_iter0_state19_assign_proc : process(tmp_52_fu_19161_p2)
    begin
        if ((tmp_52_fu_19161_p2 = ap_const_lv1_0)) then 
            ap_condition_pp1_exit_iter0_state19 <= ap_const_logic_1;
        else 
            ap_condition_pp1_exit_iter0_state19 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, tmp_113_reg_24569, ap_CS_fsm_state25, exitcond_i_fu_23128_p2)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state25) and ((exitcond_i_fu_23128_p2 = ap_const_lv1_1) or (tmp_113_reg_24569 = ap_const_lv1_0))) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_pp1 <= (ap_idle_pp1 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp1_assign_proc : process(ap_enable_reg_pp1_iter0, ap_enable_reg_pp1_iter1, ap_enable_reg_pp1_iter3, ap_enable_reg_pp1_iter2, ap_enable_reg_pp1_iter4)
    begin
        if (((ap_enable_reg_pp1_iter4 = ap_const_logic_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_0) and (ap_enable_reg_pp1_iter3 = ap_const_logic_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_0))) then 
            ap_idle_pp1 <= ap_const_logic_1;
        else 
            ap_idle_pp1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_col1_0_i_phi_fu_7203_p4_assign_proc : process(col1_0_i_reg_7199, tmp_15_reg_26219, ap_CS_fsm_pp0_stage0, col1_2_i_reg_26252, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((tmp_15_reg_26219 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_col1_0_i_phi_fu_7203_p4 <= col1_2_i_reg_26252;
        else 
            ap_phi_mux_col1_0_i_phi_fu_7203_p4 <= col1_0_i_reg_7199;
        end if; 
    end process;


    ap_phi_mux_col2_0_i_phi_fu_7214_p4_assign_proc : process(col2_0_i_reg_7210, tmp_15_reg_26219, ap_CS_fsm_pp0_stage0, col2_2_i_reg_26258, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((tmp_15_reg_26219 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_col2_0_i_phi_fu_7214_p4 <= col2_2_i_reg_26258;
        else 
            ap_phi_mux_col2_0_i_phi_fu_7214_p4 <= col2_0_i_reg_7210;
        end if; 
    end process;


    ap_phi_mux_col2_3_i_phi_fu_7347_p4_assign_proc : process(col2_3_i_reg_7343, tmp_52_reg_30262, ap_CS_fsm_pp1_stage0, col2_5_i_reg_30283, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0)
    begin
        if (((tmp_52_reg_30262 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            ap_phi_mux_col2_3_i_phi_fu_7347_p4 <= col2_5_i_reg_30283;
        else 
            ap_phi_mux_col2_3_i_phi_fu_7347_p4 <= col2_3_i_reg_7343;
        end if; 
    end process;


    ap_phi_mux_pool_cnt_0_i_phi_fu_7278_p4_assign_proc : process(pool_cnt_0_i_reg_7274, tmp_15_reg_26219_pp0_iter1_reg, pool_cnt_reg_26569, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0)
    begin
        if (((tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_pool_cnt_0_i_phi_fu_7278_p4 <= pool_cnt_reg_26569;
        else 
            ap_phi_mux_pool_cnt_0_i_phi_fu_7278_p4 <= pool_cnt_0_i_reg_7274;
        end if; 
    end process;


    ap_phi_mux_pool_cnt_1_i_phi_fu_7289_p6_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_31_fu_10144_p2, ap_block_pp0_stage0, ap_phi_mux_pool_cnt_0_i_phi_fu_7278_p4, ap_phi_reg_pp0_iter1_pool_cnt_1_i_reg_7286)
    begin
        if ((((tmp_31_fu_10144_p2 = ap_const_lv1_1) and (tmp_15_reg_26219 = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_31_fu_10144_p2 = ap_const_lv1_1) and (tmp_15_reg_26219 = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            ap_phi_mux_pool_cnt_1_i_phi_fu_7289_p6 <= ap_const_lv8_0;
        elsif (((tmp_31_fu_10144_p2 = ap_const_lv1_0) and (tmp_15_reg_26219 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_pool_cnt_1_i_phi_fu_7289_p6 <= ap_phi_mux_pool_cnt_0_i_phi_fu_7278_p4;
        else 
            ap_phi_mux_pool_cnt_1_i_phi_fu_7289_p6 <= ap_phi_reg_pp0_iter1_pool_cnt_1_i_reg_7286;
        end if; 
    end process;


    ap_phi_mux_pool_cnt_2_i_phi_fu_7380_p4_assign_proc : process(pool_cnt_2_i_reg_7376, tmp_52_reg_30262_pp1_iter1_reg, pool_cnt_1_reg_30446, ap_enable_reg_pp1_iter2, ap_block_pp1_stage0)
    begin
        if (((tmp_52_reg_30262_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_pool_cnt_2_i_phi_fu_7380_p4 <= pool_cnt_1_reg_30446;
        else 
            ap_phi_mux_pool_cnt_2_i_phi_fu_7380_p4 <= pool_cnt_2_i_reg_7376;
        end if; 
    end process;


    ap_phi_mux_pool_cnt_3_i_phi_fu_7400_p6_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_52_reg_30262, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, tmp_64_fu_19302_p2, ap_block_pp1_stage0, ap_phi_mux_pool_cnt_2_i_phi_fu_7380_p4, ap_phi_reg_pp1_iter1_pool_cnt_3_i_reg_7397)
    begin
        if ((((tmp_64_fu_19302_p2 = ap_const_lv1_1) and (tmp_52_reg_30262 = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((tmp_64_fu_19302_p2 = ap_const_lv1_1) and (tmp_52_reg_30262 = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            ap_phi_mux_pool_cnt_3_i_phi_fu_7400_p6 <= ap_const_lv8_0;
        elsif (((tmp_64_fu_19302_p2 = ap_const_lv1_0) and (tmp_52_reg_30262 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            ap_phi_mux_pool_cnt_3_i_phi_fu_7400_p6 <= ap_phi_mux_pool_cnt_2_i_phi_fu_7380_p4;
        else 
            ap_phi_mux_pool_cnt_3_i_phi_fu_7400_p6 <= ap_phi_reg_pp1_iter1_pool_cnt_3_i_reg_7397;
        end if; 
    end process;


    ap_phi_mux_r1_0_i_phi_fu_7225_p4_assign_proc : process(r1_0_i_reg_7221, tmp_15_reg_26219, ap_CS_fsm_pp0_stage0, r1_2_i_reg_26228, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((tmp_15_reg_26219 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_r1_0_i_phi_fu_7225_p4 <= r1_2_i_reg_26228;
        else 
            ap_phi_mux_r1_0_i_phi_fu_7225_p4 <= r1_0_i_reg_7221;
        end if; 
    end process;


    ap_phi_mux_r2_0_i_phi_fu_7247_p4_assign_proc : process(r2_0_i_reg_7243, tmp_15_reg_26219, ap_CS_fsm_pp0_stage0, r2_2_i_reg_26234, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((tmp_15_reg_26219 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_r2_0_i_phi_fu_7247_p4 <= r2_2_i_reg_26234;
        else 
            ap_phi_mux_r2_0_i_phi_fu_7247_p4 <= r2_0_i_reg_7243;
        end if; 
    end process;


    ap_phi_mux_r2_3_i_phi_fu_7358_p4_assign_proc : process(r2_3_i_reg_7354, tmp_52_reg_30262, ap_CS_fsm_pp1_stage0, p_r2_3_i_14_reg_30271, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0)
    begin
        if (((tmp_52_reg_30262 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            ap_phi_mux_r2_3_i_phi_fu_7358_p4 <= p_r2_3_i_14_reg_30271;
        else 
            ap_phi_mux_r2_3_i_phi_fu_7358_p4 <= r2_3_i_reg_7354;
        end if; 
    end process;


    ap_phi_mux_row1_0_i_phi_fu_7172_p4_assign_proc : process(row1_0_i_reg_7169, tmp_15_reg_26219, ap_CS_fsm_pp0_stage0, row1_2_reg_26240, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((tmp_15_reg_26219 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_row1_0_i_phi_fu_7172_p4 <= row1_2_reg_26240;
        else 
            ap_phi_mux_row1_0_i_phi_fu_7172_p4 <= row1_0_i_reg_7169;
        end if; 
    end process;


    ap_phi_mux_row2_0_i_phi_fu_7181_p4_assign_proc : process(row2_0_i_reg_7178, tmp_15_reg_26219, ap_CS_fsm_pp0_stage0, row2_4_reg_26246, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((tmp_15_reg_26219 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_row2_0_i_phi_fu_7181_p4 <= row2_4_reg_26246;
        else 
            ap_phi_mux_row2_0_i_phi_fu_7181_p4 <= row2_0_i_reg_7178;
        end if; 
    end process;


    ap_phi_mux_row2_2_i_phi_fu_7325_p4_assign_proc : process(row2_2_i_reg_7322, tmp_52_reg_30262, ap_CS_fsm_pp1_stage0, row2_3_reg_30277, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0)
    begin
        if (((tmp_52_reg_30262 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            ap_phi_mux_row2_2_i_phi_fu_7325_p4 <= row2_3_reg_30277;
        else 
            ap_phi_mux_row2_2_i_phi_fu_7325_p4 <= row2_2_i_reg_7322;
        end if; 
    end process;

    ap_phi_reg_pp0_iter1_pool_cnt_1_i_reg_7286 <= "XXXXXXXX";
    ap_phi_reg_pp1_iter1_pool_cnt_3_i_reg_7397 <= "XXXXXXXX";

    ap_ready_assign_proc : process(tmp_113_reg_24569, ap_CS_fsm_state25, exitcond_i_fu_23128_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state25) and ((exitcond_i_fu_23128_p2 = ap_const_lv1_1) or (tmp_113_reg_24569 = ap_const_lv1_0)))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    arr1_V_0_0_s_fu_11224_p3 <= 
        arr1_V_fu_10566_p3 when (or_cond3019_i_reg_26377_pp0_iter2_reg(0) = '1') else 
        ap_const_lv8_0;
    arr1_V_10_0_s_fu_11154_p3 <= 
        arr1_V_s_fu_10846_p3 when (or_cond3019_i_reg_26377_pp0_iter2_reg(0) = '1') else 
        ap_const_lv8_0;
    arr1_V_10_fu_10874_p3 <= 
        ap_const_lv8_0 when (tmp_123_reg_26305_pp0_iter2_reg(0) = '1') else 
        iBuff1_11_V_q0;
    arr1_V_11_0_s_fu_11147_p3 <= 
        arr1_V_10_fu_10874_p3 when (or_cond3019_i_reg_26377_pp0_iter2_reg(0) = '1') else 
        ap_const_lv8_0;
    arr1_V_11_fu_10902_p3 <= 
        ap_const_lv8_0 when (tmp_123_reg_26305_pp0_iter2_reg(0) = '1') else 
        iBuff1_12_V_q0;
    arr1_V_12_0_s_fu_11140_p3 <= 
        arr1_V_11_fu_10902_p3 when (or_cond3019_i_reg_26377_pp0_iter2_reg(0) = '1') else 
        ap_const_lv8_0;
    arr1_V_12_fu_10930_p3 <= 
        ap_const_lv8_0 when (tmp_123_reg_26305_pp0_iter2_reg(0) = '1') else 
        iBuff1_13_V_q0;
    arr1_V_13_0_s_fu_11133_p3 <= 
        arr1_V_12_fu_10930_p3 when (or_cond3019_i_reg_26377_pp0_iter2_reg(0) = '1') else 
        ap_const_lv8_0;
    arr1_V_13_fu_10958_p3 <= 
        ap_const_lv8_0 when (tmp_123_reg_26305_pp0_iter2_reg(0) = '1') else 
        iBuff1_14_V_q0;
    arr1_V_14_0_s_fu_11126_p3 <= 
        arr1_V_13_fu_10958_p3 when (or_cond3019_i_reg_26377_pp0_iter2_reg(0) = '1') else 
        ap_const_lv8_0;
    arr1_V_14_fu_10986_p3 <= 
        ap_const_lv8_0 when (tmp_123_reg_26305_pp0_iter2_reg(0) = '1') else 
        iBuff1_15_V_q0;
    arr1_V_15_0_s_fu_11119_p3 <= 
        arr1_V_14_fu_10986_p3 when (or_cond3019_i_reg_26377_pp0_iter2_reg(0) = '1') else 
        ap_const_lv8_0;
    arr1_V_1_0_s_fu_11217_p3 <= 
        arr1_V_1_fu_10594_p3 when (or_cond3019_i_reg_26377_pp0_iter2_reg(0) = '1') else 
        ap_const_lv8_0;
    arr1_V_1_fu_10594_p3 <= 
        ap_const_lv8_0 when (tmp_123_reg_26305_pp0_iter2_reg(0) = '1') else 
        iBuff1_1_V_q0;
    arr1_V_2_0_s_fu_11210_p3 <= 
        arr1_V_2_fu_10622_p3 when (or_cond3019_i_reg_26377_pp0_iter2_reg(0) = '1') else 
        ap_const_lv8_0;
    arr1_V_2_fu_10622_p3 <= 
        ap_const_lv8_0 when (tmp_123_reg_26305_pp0_iter2_reg(0) = '1') else 
        iBuff1_2_V_q0;
    arr1_V_3_0_s_fu_11203_p3 <= 
        arr1_V_3_fu_10650_p3 when (or_cond3019_i_reg_26377_pp0_iter2_reg(0) = '1') else 
        ap_const_lv8_0;
    arr1_V_3_fu_10650_p3 <= 
        ap_const_lv8_0 when (tmp_123_reg_26305_pp0_iter2_reg(0) = '1') else 
        iBuff1_3_V_q0;
    arr1_V_4_0_s_fu_11196_p3 <= 
        arr1_V_4_fu_10678_p3 when (or_cond3019_i_reg_26377_pp0_iter2_reg(0) = '1') else 
        ap_const_lv8_0;
    arr1_V_4_fu_10678_p3 <= 
        ap_const_lv8_0 when (tmp_123_reg_26305_pp0_iter2_reg(0) = '1') else 
        iBuff1_4_V_q0;
    arr1_V_5_0_s_fu_11189_p3 <= 
        arr1_V_5_fu_10706_p3 when (or_cond3019_i_reg_26377_pp0_iter2_reg(0) = '1') else 
        ap_const_lv8_0;
    arr1_V_5_fu_10706_p3 <= 
        ap_const_lv8_0 when (tmp_123_reg_26305_pp0_iter2_reg(0) = '1') else 
        iBuff1_5_V_q0;
    arr1_V_6_0_s_fu_11182_p3 <= 
        arr1_V_6_fu_10734_p3 when (or_cond3019_i_reg_26377_pp0_iter2_reg(0) = '1') else 
        ap_const_lv8_0;
    arr1_V_6_fu_10734_p3 <= 
        ap_const_lv8_0 when (tmp_123_reg_26305_pp0_iter2_reg(0) = '1') else 
        iBuff1_6_V_q0;
    arr1_V_7_0_s_fu_11175_p3 <= 
        arr1_V_7_fu_10762_p3 when (or_cond3019_i_reg_26377_pp0_iter2_reg(0) = '1') else 
        ap_const_lv8_0;
    arr1_V_7_fu_10762_p3 <= 
        ap_const_lv8_0 when (tmp_123_reg_26305_pp0_iter2_reg(0) = '1') else 
        iBuff1_7_V_q0;
    arr1_V_8_0_s_fu_11168_p3 <= 
        arr1_V_8_fu_10790_p3 when (or_cond3019_i_reg_26377_pp0_iter2_reg(0) = '1') else 
        ap_const_lv8_0;
    arr1_V_8_fu_10790_p3 <= 
        ap_const_lv8_0 when (tmp_123_reg_26305_pp0_iter2_reg(0) = '1') else 
        iBuff1_8_V_q0;
    arr1_V_9_0_s_fu_11161_p3 <= 
        arr1_V_9_fu_10818_p3 when (or_cond3019_i_reg_26377_pp0_iter2_reg(0) = '1') else 
        ap_const_lv8_0;
    arr1_V_9_fu_10818_p3 <= 
        ap_const_lv8_0 when (tmp_123_reg_26305_pp0_iter2_reg(0) = '1') else 
        iBuff1_9_V_q0;
    arr1_V_fu_10566_p3 <= 
        ap_const_lv8_0 when (tmp_123_reg_26305_pp0_iter2_reg(0) = '1') else 
        iBuff1_0_V_q0;
    arr1_V_s_fu_10846_p3 <= 
        ap_const_lv8_0 when (tmp_123_reg_26305_pp0_iter2_reg(0) = '1') else 
        iBuff1_10_V_q0;
    arr2_V_0_0_s_fu_11448_p3 <= 
        arr2_V_fu_10580_p3 when (or_cond3020_i_reg_26413_pp0_iter2_reg(0) = '1') else 
        ap_const_lv8_0;
    arr2_V_0_3_fu_19414_p3 <= 
        ap_const_lv8_0 when (tmp_156_reg_30314_pp1_iter2_reg(0) = '1') else 
        iBuff1_0_V_q0;
    arr2_V_0_3_s_fu_19848_p3 <= 
        arr2_V_0_3_fu_19414_p3 when (or_cond3024_i_reg_30350_pp1_iter2_reg(0) = '1') else 
        ap_const_lv8_0;
    arr2_V_10_0_s_fu_11378_p3 <= 
        arr2_V_s_fu_10860_p3 when (or_cond3020_i_reg_26413_pp0_iter2_reg(0) = '1') else 
        ap_const_lv8_0;
    arr2_V_10_3_fu_19554_p3 <= 
        ap_const_lv8_0 when (tmp_156_reg_30314_pp1_iter2_reg(0) = '1') else 
        iBuff1_10_V_q0;
    arr2_V_10_3_s_fu_19778_p3 <= 
        arr2_V_10_3_fu_19554_p3 when (or_cond3024_i_reg_30350_pp1_iter2_reg(0) = '1') else 
        ap_const_lv8_0;
    arr2_V_10_fu_10888_p3 <= 
        ap_const_lv8_0 when (tmp_124_reg_26341_pp0_iter2_reg(0) = '1') else 
        iBuff1_11_V_q1;
    arr2_V_11_0_s_fu_11371_p3 <= 
        arr2_V_10_fu_10888_p3 when (or_cond3020_i_reg_26413_pp0_iter2_reg(0) = '1') else 
        ap_const_lv8_0;
    arr2_V_11_3_fu_19568_p3 <= 
        ap_const_lv8_0 when (tmp_156_reg_30314_pp1_iter2_reg(0) = '1') else 
        iBuff1_11_V_q0;
    arr2_V_11_3_s_fu_19771_p3 <= 
        arr2_V_11_3_fu_19568_p3 when (or_cond3024_i_reg_30350_pp1_iter2_reg(0) = '1') else 
        ap_const_lv8_0;
    arr2_V_11_fu_10916_p3 <= 
        ap_const_lv8_0 when (tmp_124_reg_26341_pp0_iter2_reg(0) = '1') else 
        iBuff1_12_V_q1;
    arr2_V_12_0_s_fu_11364_p3 <= 
        arr2_V_11_fu_10916_p3 when (or_cond3020_i_reg_26413_pp0_iter2_reg(0) = '1') else 
        ap_const_lv8_0;
    arr2_V_12_3_fu_19582_p3 <= 
        ap_const_lv8_0 when (tmp_156_reg_30314_pp1_iter2_reg(0) = '1') else 
        iBuff1_12_V_q0;
    arr2_V_12_3_s_fu_19764_p3 <= 
        arr2_V_12_3_fu_19582_p3 when (or_cond3024_i_reg_30350_pp1_iter2_reg(0) = '1') else 
        ap_const_lv8_0;
    arr2_V_12_fu_10944_p3 <= 
        ap_const_lv8_0 when (tmp_124_reg_26341_pp0_iter2_reg(0) = '1') else 
        iBuff1_13_V_q1;
    arr2_V_13_0_s_fu_11357_p3 <= 
        arr2_V_12_fu_10944_p3 when (or_cond3020_i_reg_26413_pp0_iter2_reg(0) = '1') else 
        ap_const_lv8_0;
    arr2_V_13_3_fu_19596_p3 <= 
        ap_const_lv8_0 when (tmp_156_reg_30314_pp1_iter2_reg(0) = '1') else 
        iBuff1_13_V_q0;
    arr2_V_13_3_s_fu_19757_p3 <= 
        arr2_V_13_3_fu_19596_p3 when (or_cond3024_i_reg_30350_pp1_iter2_reg(0) = '1') else 
        ap_const_lv8_0;
    arr2_V_13_fu_10972_p3 <= 
        ap_const_lv8_0 when (tmp_124_reg_26341_pp0_iter2_reg(0) = '1') else 
        iBuff1_14_V_q1;
    arr2_V_14_0_s_fu_11350_p3 <= 
        arr2_V_13_fu_10972_p3 when (or_cond3020_i_reg_26413_pp0_iter2_reg(0) = '1') else 
        ap_const_lv8_0;
    arr2_V_14_3_fu_19610_p3 <= 
        ap_const_lv8_0 when (tmp_156_reg_30314_pp1_iter2_reg(0) = '1') else 
        iBuff1_14_V_q0;
    arr2_V_14_3_s_fu_19750_p3 <= 
        arr2_V_14_3_fu_19610_p3 when (or_cond3024_i_reg_30350_pp1_iter2_reg(0) = '1') else 
        ap_const_lv8_0;
    arr2_V_14_fu_11000_p3 <= 
        ap_const_lv8_0 when (tmp_124_reg_26341_pp0_iter2_reg(0) = '1') else 
        iBuff1_15_V_q1;
    arr2_V_15_0_s_fu_11343_p3 <= 
        arr2_V_14_fu_11000_p3 when (or_cond3020_i_reg_26413_pp0_iter2_reg(0) = '1') else 
        ap_const_lv8_0;
    arr2_V_15_3_fu_19624_p3 <= 
        ap_const_lv8_0 when (tmp_156_reg_30314_pp1_iter2_reg(0) = '1') else 
        iBuff1_15_V_q0;
    arr2_V_15_3_s_fu_19743_p3 <= 
        arr2_V_15_3_fu_19624_p3 when (or_cond3024_i_reg_30350_pp1_iter2_reg(0) = '1') else 
        ap_const_lv8_0;
    arr2_V_1_0_s_fu_11441_p3 <= 
        arr2_V_1_fu_10608_p3 when (or_cond3020_i_reg_26413_pp0_iter2_reg(0) = '1') else 
        ap_const_lv8_0;
    arr2_V_1_3_fu_19428_p3 <= 
        ap_const_lv8_0 when (tmp_156_reg_30314_pp1_iter2_reg(0) = '1') else 
        iBuff1_1_V_q0;
    arr2_V_1_3_s_fu_19841_p3 <= 
        arr2_V_1_3_fu_19428_p3 when (or_cond3024_i_reg_30350_pp1_iter2_reg(0) = '1') else 
        ap_const_lv8_0;
    arr2_V_1_fu_10608_p3 <= 
        ap_const_lv8_0 when (tmp_124_reg_26341_pp0_iter2_reg(0) = '1') else 
        iBuff1_1_V_q1;
    arr2_V_2_0_s_fu_11434_p3 <= 
        arr2_V_2_fu_10636_p3 when (or_cond3020_i_reg_26413_pp0_iter2_reg(0) = '1') else 
        ap_const_lv8_0;
    arr2_V_2_3_fu_19442_p3 <= 
        ap_const_lv8_0 when (tmp_156_reg_30314_pp1_iter2_reg(0) = '1') else 
        iBuff1_2_V_q0;
    arr2_V_2_3_s_fu_19834_p3 <= 
        arr2_V_2_3_fu_19442_p3 when (or_cond3024_i_reg_30350_pp1_iter2_reg(0) = '1') else 
        ap_const_lv8_0;
    arr2_V_2_fu_10636_p3 <= 
        ap_const_lv8_0 when (tmp_124_reg_26341_pp0_iter2_reg(0) = '1') else 
        iBuff1_2_V_q1;
    arr2_V_3_0_s_fu_11427_p3 <= 
        arr2_V_3_fu_10664_p3 when (or_cond3020_i_reg_26413_pp0_iter2_reg(0) = '1') else 
        ap_const_lv8_0;
    arr2_V_3_3_fu_19456_p3 <= 
        ap_const_lv8_0 when (tmp_156_reg_30314_pp1_iter2_reg(0) = '1') else 
        iBuff1_3_V_q0;
    arr2_V_3_3_s_fu_19827_p3 <= 
        arr2_V_3_3_fu_19456_p3 when (or_cond3024_i_reg_30350_pp1_iter2_reg(0) = '1') else 
        ap_const_lv8_0;
    arr2_V_3_fu_10664_p3 <= 
        ap_const_lv8_0 when (tmp_124_reg_26341_pp0_iter2_reg(0) = '1') else 
        iBuff1_3_V_q1;
    arr2_V_4_0_s_fu_11420_p3 <= 
        arr2_V_4_fu_10692_p3 when (or_cond3020_i_reg_26413_pp0_iter2_reg(0) = '1') else 
        ap_const_lv8_0;
    arr2_V_4_3_fu_19470_p3 <= 
        ap_const_lv8_0 when (tmp_156_reg_30314_pp1_iter2_reg(0) = '1') else 
        iBuff1_4_V_q0;
    arr2_V_4_3_s_fu_19820_p3 <= 
        arr2_V_4_3_fu_19470_p3 when (or_cond3024_i_reg_30350_pp1_iter2_reg(0) = '1') else 
        ap_const_lv8_0;
    arr2_V_4_fu_10692_p3 <= 
        ap_const_lv8_0 when (tmp_124_reg_26341_pp0_iter2_reg(0) = '1') else 
        iBuff1_4_V_q1;
    arr2_V_5_0_s_fu_11413_p3 <= 
        arr2_V_5_fu_10720_p3 when (or_cond3020_i_reg_26413_pp0_iter2_reg(0) = '1') else 
        ap_const_lv8_0;
    arr2_V_5_3_fu_19484_p3 <= 
        ap_const_lv8_0 when (tmp_156_reg_30314_pp1_iter2_reg(0) = '1') else 
        iBuff1_5_V_q0;
    arr2_V_5_3_s_fu_19813_p3 <= 
        arr2_V_5_3_fu_19484_p3 when (or_cond3024_i_reg_30350_pp1_iter2_reg(0) = '1') else 
        ap_const_lv8_0;
    arr2_V_5_fu_10720_p3 <= 
        ap_const_lv8_0 when (tmp_124_reg_26341_pp0_iter2_reg(0) = '1') else 
        iBuff1_5_V_q1;
    arr2_V_6_0_s_fu_11406_p3 <= 
        arr2_V_6_fu_10748_p3 when (or_cond3020_i_reg_26413_pp0_iter2_reg(0) = '1') else 
        ap_const_lv8_0;
    arr2_V_6_3_fu_19498_p3 <= 
        ap_const_lv8_0 when (tmp_156_reg_30314_pp1_iter2_reg(0) = '1') else 
        iBuff1_6_V_q0;
    arr2_V_6_3_s_fu_19806_p3 <= 
        arr2_V_6_3_fu_19498_p3 when (or_cond3024_i_reg_30350_pp1_iter2_reg(0) = '1') else 
        ap_const_lv8_0;
    arr2_V_6_fu_10748_p3 <= 
        ap_const_lv8_0 when (tmp_124_reg_26341_pp0_iter2_reg(0) = '1') else 
        iBuff1_6_V_q1;
    arr2_V_7_0_s_fu_11399_p3 <= 
        arr2_V_7_fu_10776_p3 when (or_cond3020_i_reg_26413_pp0_iter2_reg(0) = '1') else 
        ap_const_lv8_0;
    arr2_V_7_3_fu_19512_p3 <= 
        ap_const_lv8_0 when (tmp_156_reg_30314_pp1_iter2_reg(0) = '1') else 
        iBuff1_7_V_q0;
    arr2_V_7_3_s_fu_19799_p3 <= 
        arr2_V_7_3_fu_19512_p3 when (or_cond3024_i_reg_30350_pp1_iter2_reg(0) = '1') else 
        ap_const_lv8_0;
    arr2_V_7_fu_10776_p3 <= 
        ap_const_lv8_0 when (tmp_124_reg_26341_pp0_iter2_reg(0) = '1') else 
        iBuff1_7_V_q1;
    arr2_V_8_0_s_fu_11392_p3 <= 
        arr2_V_8_fu_10804_p3 when (or_cond3020_i_reg_26413_pp0_iter2_reg(0) = '1') else 
        ap_const_lv8_0;
    arr2_V_8_3_fu_19526_p3 <= 
        ap_const_lv8_0 when (tmp_156_reg_30314_pp1_iter2_reg(0) = '1') else 
        iBuff1_8_V_q0;
    arr2_V_8_3_s_fu_19792_p3 <= 
        arr2_V_8_3_fu_19526_p3 when (or_cond3024_i_reg_30350_pp1_iter2_reg(0) = '1') else 
        ap_const_lv8_0;
    arr2_V_8_fu_10804_p3 <= 
        ap_const_lv8_0 when (tmp_124_reg_26341_pp0_iter2_reg(0) = '1') else 
        iBuff1_8_V_q1;
    arr2_V_9_0_s_fu_11385_p3 <= 
        arr2_V_9_fu_10832_p3 when (or_cond3020_i_reg_26413_pp0_iter2_reg(0) = '1') else 
        ap_const_lv8_0;
    arr2_V_9_3_fu_19540_p3 <= 
        ap_const_lv8_0 when (tmp_156_reg_30314_pp1_iter2_reg(0) = '1') else 
        iBuff1_9_V_q0;
    arr2_V_9_3_s_fu_19785_p3 <= 
        arr2_V_9_3_fu_19540_p3 when (or_cond3024_i_reg_30350_pp1_iter2_reg(0) = '1') else 
        ap_const_lv8_0;
    arr2_V_9_fu_10832_p3 <= 
        ap_const_lv8_0 when (tmp_124_reg_26341_pp0_iter2_reg(0) = '1') else 
        iBuff1_9_V_q1;
    arr2_V_fu_10580_p3 <= 
        ap_const_lv8_0 when (tmp_124_reg_26341_pp0_iter2_reg(0) = '1') else 
        iBuff1_0_V_q1;
    arr2_V_s_fu_10860_p3 <= 
        ap_const_lv8_0 when (tmp_124_reg_26341_pp0_iter2_reg(0) = '1') else 
        iBuff1_10_V_q1;
    arr3_V_0_0_s_fu_11112_p3 <= 
        arr3_V_fu_10559_p3 when (or_cond3019_i_reg_26377_pp0_iter2_reg(0) = '1') else 
        ap_const_lv8_0;
    arr3_V_10_0_s_fu_11042_p3 <= 
        arr3_V_s_fu_10839_p3 when (or_cond3019_i_reg_26377_pp0_iter2_reg(0) = '1') else 
        ap_const_lv8_0;
    arr3_V_10_fu_10867_p3 <= 
        ap_const_lv8_0 when (tmp_123_reg_26305_pp0_iter2_reg(0) = '1') else 
        iBuff2_11_V_q0;
    arr3_V_11_0_s_fu_11035_p3 <= 
        arr3_V_10_fu_10867_p3 when (or_cond3019_i_reg_26377_pp0_iter2_reg(0) = '1') else 
        ap_const_lv8_0;
    arr3_V_11_fu_10895_p3 <= 
        ap_const_lv8_0 when (tmp_123_reg_26305_pp0_iter2_reg(0) = '1') else 
        iBuff2_12_V_q0;
    arr3_V_12_0_s_fu_11028_p3 <= 
        arr3_V_11_fu_10895_p3 when (or_cond3019_i_reg_26377_pp0_iter2_reg(0) = '1') else 
        ap_const_lv8_0;
    arr3_V_12_fu_10923_p3 <= 
        ap_const_lv8_0 when (tmp_123_reg_26305_pp0_iter2_reg(0) = '1') else 
        iBuff2_13_V_q0;
    arr3_V_13_0_s_fu_11021_p3 <= 
        arr3_V_12_fu_10923_p3 when (or_cond3019_i_reg_26377_pp0_iter2_reg(0) = '1') else 
        ap_const_lv8_0;
    arr3_V_13_fu_10951_p3 <= 
        ap_const_lv8_0 when (tmp_123_reg_26305_pp0_iter2_reg(0) = '1') else 
        iBuff2_14_V_q0;
    arr3_V_14_0_s_fu_11014_p3 <= 
        arr3_V_13_fu_10951_p3 when (or_cond3019_i_reg_26377_pp0_iter2_reg(0) = '1') else 
        ap_const_lv8_0;
    arr3_V_14_fu_10979_p3 <= 
        ap_const_lv8_0 when (tmp_123_reg_26305_pp0_iter2_reg(0) = '1') else 
        iBuff2_15_V_q0;
    arr3_V_15_0_s_fu_11007_p3 <= 
        arr3_V_14_fu_10979_p3 when (or_cond3019_i_reg_26377_pp0_iter2_reg(0) = '1') else 
        ap_const_lv8_0;
    arr3_V_1_0_s_fu_11105_p3 <= 
        arr3_V_1_fu_10587_p3 when (or_cond3019_i_reg_26377_pp0_iter2_reg(0) = '1') else 
        ap_const_lv8_0;
    arr3_V_1_fu_10587_p3 <= 
        ap_const_lv8_0 when (tmp_123_reg_26305_pp0_iter2_reg(0) = '1') else 
        iBuff2_1_V_q0;
    arr3_V_2_0_s_fu_11098_p3 <= 
        arr3_V_2_fu_10615_p3 when (or_cond3019_i_reg_26377_pp0_iter2_reg(0) = '1') else 
        ap_const_lv8_0;
    arr3_V_2_fu_10615_p3 <= 
        ap_const_lv8_0 when (tmp_123_reg_26305_pp0_iter2_reg(0) = '1') else 
        iBuff2_2_V_q0;
    arr3_V_3_0_s_fu_11091_p3 <= 
        arr3_V_3_fu_10643_p3 when (or_cond3019_i_reg_26377_pp0_iter2_reg(0) = '1') else 
        ap_const_lv8_0;
    arr3_V_3_fu_10643_p3 <= 
        ap_const_lv8_0 when (tmp_123_reg_26305_pp0_iter2_reg(0) = '1') else 
        iBuff2_3_V_q0;
    arr3_V_4_0_s_fu_11084_p3 <= 
        arr3_V_4_fu_10671_p3 when (or_cond3019_i_reg_26377_pp0_iter2_reg(0) = '1') else 
        ap_const_lv8_0;
    arr3_V_4_fu_10671_p3 <= 
        ap_const_lv8_0 when (tmp_123_reg_26305_pp0_iter2_reg(0) = '1') else 
        iBuff2_4_V_q0;
    arr3_V_5_0_s_fu_11077_p3 <= 
        arr3_V_5_fu_10699_p3 when (or_cond3019_i_reg_26377_pp0_iter2_reg(0) = '1') else 
        ap_const_lv8_0;
    arr3_V_5_fu_10699_p3 <= 
        ap_const_lv8_0 when (tmp_123_reg_26305_pp0_iter2_reg(0) = '1') else 
        iBuff2_5_V_q0;
    arr3_V_6_0_s_fu_11070_p3 <= 
        arr3_V_6_fu_10727_p3 when (or_cond3019_i_reg_26377_pp0_iter2_reg(0) = '1') else 
        ap_const_lv8_0;
    arr3_V_6_fu_10727_p3 <= 
        ap_const_lv8_0 when (tmp_123_reg_26305_pp0_iter2_reg(0) = '1') else 
        iBuff2_6_V_q0;
    arr3_V_7_0_s_fu_11063_p3 <= 
        arr3_V_7_fu_10755_p3 when (or_cond3019_i_reg_26377_pp0_iter2_reg(0) = '1') else 
        ap_const_lv8_0;
    arr3_V_7_fu_10755_p3 <= 
        ap_const_lv8_0 when (tmp_123_reg_26305_pp0_iter2_reg(0) = '1') else 
        iBuff2_7_V_q0;
    arr3_V_8_0_s_fu_11056_p3 <= 
        arr3_V_8_fu_10783_p3 when (or_cond3019_i_reg_26377_pp0_iter2_reg(0) = '1') else 
        ap_const_lv8_0;
    arr3_V_8_fu_10783_p3 <= 
        ap_const_lv8_0 when (tmp_123_reg_26305_pp0_iter2_reg(0) = '1') else 
        iBuff2_8_V_q0;
    arr3_V_9_0_s_fu_11049_p3 <= 
        arr3_V_9_fu_10811_p3 when (or_cond3019_i_reg_26377_pp0_iter2_reg(0) = '1') else 
        ap_const_lv8_0;
    arr3_V_9_fu_10811_p3 <= 
        ap_const_lv8_0 when (tmp_123_reg_26305_pp0_iter2_reg(0) = '1') else 
        iBuff2_9_V_q0;
    arr3_V_fu_10559_p3 <= 
        ap_const_lv8_0 when (tmp_123_reg_26305_pp0_iter2_reg(0) = '1') else 
        iBuff2_0_V_q0;
    arr3_V_s_fu_10839_p3 <= 
        ap_const_lv8_0 when (tmp_123_reg_26305_pp0_iter2_reg(0) = '1') else 
        iBuff2_10_V_q0;
    arr4_V_0_0_s_fu_11336_p3 <= 
        arr4_V_fu_10573_p3 when (or_cond3020_i_reg_26413_pp0_iter2_reg(0) = '1') else 
        ap_const_lv8_0;
    arr4_V_0_3_fu_19407_p3 <= 
        ap_const_lv8_0 when (tmp_156_reg_30314_pp1_iter2_reg(0) = '1') else 
        iBuff2_0_V_q0;
    arr4_V_0_3_s_fu_19736_p3 <= 
        arr4_V_0_3_fu_19407_p3 when (or_cond3024_i_reg_30350_pp1_iter2_reg(0) = '1') else 
        ap_const_lv8_0;
    arr4_V_10_0_s_fu_11266_p3 <= 
        arr4_V_s_fu_10853_p3 when (or_cond3020_i_reg_26413_pp0_iter2_reg(0) = '1') else 
        ap_const_lv8_0;
    arr4_V_10_3_fu_19547_p3 <= 
        ap_const_lv8_0 when (tmp_156_reg_30314_pp1_iter2_reg(0) = '1') else 
        iBuff2_10_V_q0;
    arr4_V_10_3_s_fu_19666_p3 <= 
        arr4_V_10_3_fu_19547_p3 when (or_cond3024_i_reg_30350_pp1_iter2_reg(0) = '1') else 
        ap_const_lv8_0;
    arr4_V_10_fu_10881_p3 <= 
        ap_const_lv8_0 when (tmp_124_reg_26341_pp0_iter2_reg(0) = '1') else 
        iBuff2_11_V_q1;
    arr4_V_11_0_s_fu_11259_p3 <= 
        arr4_V_10_fu_10881_p3 when (or_cond3020_i_reg_26413_pp0_iter2_reg(0) = '1') else 
        ap_const_lv8_0;
    arr4_V_11_3_fu_19561_p3 <= 
        ap_const_lv8_0 when (tmp_156_reg_30314_pp1_iter2_reg(0) = '1') else 
        iBuff2_11_V_q0;
    arr4_V_11_3_s_fu_19659_p3 <= 
        arr4_V_11_3_fu_19561_p3 when (or_cond3024_i_reg_30350_pp1_iter2_reg(0) = '1') else 
        ap_const_lv8_0;
    arr4_V_11_fu_10909_p3 <= 
        ap_const_lv8_0 when (tmp_124_reg_26341_pp0_iter2_reg(0) = '1') else 
        iBuff2_12_V_q1;
    arr4_V_12_0_s_fu_11252_p3 <= 
        arr4_V_11_fu_10909_p3 when (or_cond3020_i_reg_26413_pp0_iter2_reg(0) = '1') else 
        ap_const_lv8_0;
    arr4_V_12_3_fu_19575_p3 <= 
        ap_const_lv8_0 when (tmp_156_reg_30314_pp1_iter2_reg(0) = '1') else 
        iBuff2_12_V_q0;
    arr4_V_12_3_s_fu_19652_p3 <= 
        arr4_V_12_3_fu_19575_p3 when (or_cond3024_i_reg_30350_pp1_iter2_reg(0) = '1') else 
        ap_const_lv8_0;
    arr4_V_12_fu_10937_p3 <= 
        ap_const_lv8_0 when (tmp_124_reg_26341_pp0_iter2_reg(0) = '1') else 
        iBuff2_13_V_q1;
    arr4_V_13_0_s_fu_11245_p3 <= 
        arr4_V_12_fu_10937_p3 when (or_cond3020_i_reg_26413_pp0_iter2_reg(0) = '1') else 
        ap_const_lv8_0;
    arr4_V_13_3_fu_19589_p3 <= 
        ap_const_lv8_0 when (tmp_156_reg_30314_pp1_iter2_reg(0) = '1') else 
        iBuff2_13_V_q0;
    arr4_V_13_3_s_fu_19645_p3 <= 
        arr4_V_13_3_fu_19589_p3 when (or_cond3024_i_reg_30350_pp1_iter2_reg(0) = '1') else 
        ap_const_lv8_0;
    arr4_V_13_fu_10965_p3 <= 
        ap_const_lv8_0 when (tmp_124_reg_26341_pp0_iter2_reg(0) = '1') else 
        iBuff2_14_V_q1;
    arr4_V_14_0_s_fu_11238_p3 <= 
        arr4_V_13_fu_10965_p3 when (or_cond3020_i_reg_26413_pp0_iter2_reg(0) = '1') else 
        ap_const_lv8_0;
    arr4_V_14_3_fu_19603_p3 <= 
        ap_const_lv8_0 when (tmp_156_reg_30314_pp1_iter2_reg(0) = '1') else 
        iBuff2_14_V_q0;
    arr4_V_14_3_s_fu_19638_p3 <= 
        arr4_V_14_3_fu_19603_p3 when (or_cond3024_i_reg_30350_pp1_iter2_reg(0) = '1') else 
        ap_const_lv8_0;
    arr4_V_14_fu_10993_p3 <= 
        ap_const_lv8_0 when (tmp_124_reg_26341_pp0_iter2_reg(0) = '1') else 
        iBuff2_15_V_q1;
    arr4_V_15_0_s_fu_11231_p3 <= 
        arr4_V_14_fu_10993_p3 when (or_cond3020_i_reg_26413_pp0_iter2_reg(0) = '1') else 
        ap_const_lv8_0;
    arr4_V_15_3_fu_19617_p3 <= 
        ap_const_lv8_0 when (tmp_156_reg_30314_pp1_iter2_reg(0) = '1') else 
        iBuff2_15_V_q0;
    arr4_V_15_3_s_fu_19631_p3 <= 
        arr4_V_15_3_fu_19617_p3 when (or_cond3024_i_reg_30350_pp1_iter2_reg(0) = '1') else 
        ap_const_lv8_0;
    arr4_V_1_0_s_fu_11329_p3 <= 
        arr4_V_1_fu_10601_p3 when (or_cond3020_i_reg_26413_pp0_iter2_reg(0) = '1') else 
        ap_const_lv8_0;
    arr4_V_1_3_fu_19421_p3 <= 
        ap_const_lv8_0 when (tmp_156_reg_30314_pp1_iter2_reg(0) = '1') else 
        iBuff2_1_V_q0;
    arr4_V_1_3_s_fu_19729_p3 <= 
        arr4_V_1_3_fu_19421_p3 when (or_cond3024_i_reg_30350_pp1_iter2_reg(0) = '1') else 
        ap_const_lv8_0;
    arr4_V_1_fu_10601_p3 <= 
        ap_const_lv8_0 when (tmp_124_reg_26341_pp0_iter2_reg(0) = '1') else 
        iBuff2_1_V_q1;
    arr4_V_2_0_s_fu_11322_p3 <= 
        arr4_V_2_fu_10629_p3 when (or_cond3020_i_reg_26413_pp0_iter2_reg(0) = '1') else 
        ap_const_lv8_0;
    arr4_V_2_3_fu_19435_p3 <= 
        ap_const_lv8_0 when (tmp_156_reg_30314_pp1_iter2_reg(0) = '1') else 
        iBuff2_2_V_q0;
    arr4_V_2_3_s_fu_19722_p3 <= 
        arr4_V_2_3_fu_19435_p3 when (or_cond3024_i_reg_30350_pp1_iter2_reg(0) = '1') else 
        ap_const_lv8_0;
    arr4_V_2_fu_10629_p3 <= 
        ap_const_lv8_0 when (tmp_124_reg_26341_pp0_iter2_reg(0) = '1') else 
        iBuff2_2_V_q1;
    arr4_V_3_0_s_fu_11315_p3 <= 
        arr4_V_3_fu_10657_p3 when (or_cond3020_i_reg_26413_pp0_iter2_reg(0) = '1') else 
        ap_const_lv8_0;
    arr4_V_3_3_fu_19449_p3 <= 
        ap_const_lv8_0 when (tmp_156_reg_30314_pp1_iter2_reg(0) = '1') else 
        iBuff2_3_V_q0;
    arr4_V_3_3_s_fu_19715_p3 <= 
        arr4_V_3_3_fu_19449_p3 when (or_cond3024_i_reg_30350_pp1_iter2_reg(0) = '1') else 
        ap_const_lv8_0;
    arr4_V_3_fu_10657_p3 <= 
        ap_const_lv8_0 when (tmp_124_reg_26341_pp0_iter2_reg(0) = '1') else 
        iBuff2_3_V_q1;
    arr4_V_4_0_s_fu_11308_p3 <= 
        arr4_V_4_fu_10685_p3 when (or_cond3020_i_reg_26413_pp0_iter2_reg(0) = '1') else 
        ap_const_lv8_0;
    arr4_V_4_3_fu_19463_p3 <= 
        ap_const_lv8_0 when (tmp_156_reg_30314_pp1_iter2_reg(0) = '1') else 
        iBuff2_4_V_q0;
    arr4_V_4_3_s_fu_19708_p3 <= 
        arr4_V_4_3_fu_19463_p3 when (or_cond3024_i_reg_30350_pp1_iter2_reg(0) = '1') else 
        ap_const_lv8_0;
    arr4_V_4_fu_10685_p3 <= 
        ap_const_lv8_0 when (tmp_124_reg_26341_pp0_iter2_reg(0) = '1') else 
        iBuff2_4_V_q1;
    arr4_V_5_0_s_fu_11301_p3 <= 
        arr4_V_5_fu_10713_p3 when (or_cond3020_i_reg_26413_pp0_iter2_reg(0) = '1') else 
        ap_const_lv8_0;
    arr4_V_5_3_fu_19477_p3 <= 
        ap_const_lv8_0 when (tmp_156_reg_30314_pp1_iter2_reg(0) = '1') else 
        iBuff2_5_V_q0;
    arr4_V_5_3_s_fu_19701_p3 <= 
        arr4_V_5_3_fu_19477_p3 when (or_cond3024_i_reg_30350_pp1_iter2_reg(0) = '1') else 
        ap_const_lv8_0;
    arr4_V_5_fu_10713_p3 <= 
        ap_const_lv8_0 when (tmp_124_reg_26341_pp0_iter2_reg(0) = '1') else 
        iBuff2_5_V_q1;
    arr4_V_6_0_s_fu_11294_p3 <= 
        arr4_V_6_fu_10741_p3 when (or_cond3020_i_reg_26413_pp0_iter2_reg(0) = '1') else 
        ap_const_lv8_0;
    arr4_V_6_3_fu_19491_p3 <= 
        ap_const_lv8_0 when (tmp_156_reg_30314_pp1_iter2_reg(0) = '1') else 
        iBuff2_6_V_q0;
    arr4_V_6_3_s_fu_19694_p3 <= 
        arr4_V_6_3_fu_19491_p3 when (or_cond3024_i_reg_30350_pp1_iter2_reg(0) = '1') else 
        ap_const_lv8_0;
    arr4_V_6_fu_10741_p3 <= 
        ap_const_lv8_0 when (tmp_124_reg_26341_pp0_iter2_reg(0) = '1') else 
        iBuff2_6_V_q1;
    arr4_V_7_0_s_fu_11287_p3 <= 
        arr4_V_7_fu_10769_p3 when (or_cond3020_i_reg_26413_pp0_iter2_reg(0) = '1') else 
        ap_const_lv8_0;
    arr4_V_7_3_fu_19505_p3 <= 
        ap_const_lv8_0 when (tmp_156_reg_30314_pp1_iter2_reg(0) = '1') else 
        iBuff2_7_V_q0;
    arr4_V_7_3_s_fu_19687_p3 <= 
        arr4_V_7_3_fu_19505_p3 when (or_cond3024_i_reg_30350_pp1_iter2_reg(0) = '1') else 
        ap_const_lv8_0;
    arr4_V_7_fu_10769_p3 <= 
        ap_const_lv8_0 when (tmp_124_reg_26341_pp0_iter2_reg(0) = '1') else 
        iBuff2_7_V_q1;
    arr4_V_8_0_s_fu_11280_p3 <= 
        arr4_V_8_fu_10797_p3 when (or_cond3020_i_reg_26413_pp0_iter2_reg(0) = '1') else 
        ap_const_lv8_0;
    arr4_V_8_3_fu_19519_p3 <= 
        ap_const_lv8_0 when (tmp_156_reg_30314_pp1_iter2_reg(0) = '1') else 
        iBuff2_8_V_q0;
    arr4_V_8_3_s_fu_19680_p3 <= 
        arr4_V_8_3_fu_19519_p3 when (or_cond3024_i_reg_30350_pp1_iter2_reg(0) = '1') else 
        ap_const_lv8_0;
    arr4_V_8_fu_10797_p3 <= 
        ap_const_lv8_0 when (tmp_124_reg_26341_pp0_iter2_reg(0) = '1') else 
        iBuff2_8_V_q1;
    arr4_V_9_0_s_fu_11273_p3 <= 
        arr4_V_9_fu_10825_p3 when (or_cond3020_i_reg_26413_pp0_iter2_reg(0) = '1') else 
        ap_const_lv8_0;
    arr4_V_9_3_fu_19533_p3 <= 
        ap_const_lv8_0 when (tmp_156_reg_30314_pp1_iter2_reg(0) = '1') else 
        iBuff2_9_V_q0;
    arr4_V_9_3_s_fu_19673_p3 <= 
        arr4_V_9_3_fu_19533_p3 when (or_cond3024_i_reg_30350_pp1_iter2_reg(0) = '1') else 
        ap_const_lv8_0;
    arr4_V_9_fu_10825_p3 <= 
        ap_const_lv8_0 when (tmp_124_reg_26341_pp0_iter2_reg(0) = '1') else 
        iBuff2_9_V_q1;
    arr4_V_fu_10573_p3 <= 
        ap_const_lv8_0 when (tmp_124_reg_26341_pp0_iter2_reg(0) = '1') else 
        iBuff2_0_V_q1;
    arr4_V_s_fu_10853_p3 <= 
        ap_const_lv8_0 when (tmp_124_reg_26341_pp0_iter2_reg(0) = '1') else 
        iBuff2_10_V_q1;
    avg_pool_read_read_fu_1912_p2 <= (0=>avg_pool, others=>'-');
    c1_1_i_fu_9942_p3 <= 
        ap_const_lv8_0 when (tmp_16_fu_9917_p2(0) = '1') else 
        c1_0_i_reg_7232;
    c1_fu_10078_p2 <= std_logic_vector(signed(c1_1_i_fu_9942_p3) + signed(ap_const_lv8_1));
    c2_1_fu_19260_p2 <= std_logic_vector(signed(p_c2_2_i_fu_19191_p3) + signed(ap_const_lv8_1));
    c2_1_i_fu_9958_p3 <= 
        ap_const_lv8_0 when (tmp_16_fu_9917_p2(0) = '1') else 
        c2_0_i_reg_7254;
    c2_fu_10084_p2 <= std_logic_vector(signed(c2_1_i_fu_9958_p3) + signed(ap_const_lv8_1));
    col1_1_fu_9981_p3 <= 
        col1_fu_9971_p2 when (tmp_19_fu_9966_p2(0) = '1') else 
        ap_phi_mux_col1_0_i_phi_fu_7203_p4;
    col1_2_i_fu_10044_p3 <= 
        ap_const_lv16_0 when (tmp_21_fu_10013_p2(0) = '1') else 
        col1_1_fu_9981_p3;
    col1_fu_9971_p2 <= std_logic_vector(unsigned(ap_phi_mux_col1_0_i_phi_fu_7203_p4) + unsigned(tmp_10_reg_25905));
    col2_1_fu_19204_p2 <= std_logic_vector(unsigned(ap_phi_mux_col2_3_i_phi_fu_7347_p4) + unsigned(tmp_10_reg_25905));
    col2_2_fu_9989_p3 <= 
        col2_fu_9976_p2 when (tmp_19_fu_9966_p2(0) = '1') else 
        ap_phi_mux_col2_0_i_phi_fu_7214_p4;
    col2_2_i_fu_10052_p3 <= 
        ap_const_lv16_0 when (tmp_21_fu_10013_p2(0) = '1') else 
        col2_2_fu_9989_p3;
    col2_5_i_fu_19243_p3 <= 
        ap_const_lv16_0 when (tmp_55_fu_19225_p2(0) = '1') else 
        p_col2_3_i_fu_19209_p3;
    col2_fu_9976_p2 <= std_logic_vector(unsigned(ap_phi_mux_col2_0_i_phi_fu_7214_p4) + unsigned(tmp_10_reg_25905));
    colidx1_fu_10107_p2 <= std_logic_vector(unsigned(col1_2_i_reg_26252) + unsigned(tmp_25_cast_fu_10104_p1));
    colidx2_1_fu_19283_p2 <= std_logic_vector(unsigned(col2_5_i_reg_30283) + unsigned(tmp_59_cast_fu_19280_p1));
    colidx2_fu_10125_p2 <= std_logic_vector(unsigned(col2_2_i_reg_26258) + unsigned(tmp_29_cast_fu_10122_p1));
    exitcond3006_i_fu_18485_p2 <= "1" when (i20_0_i_reg_7311 = ap_const_lv5_10) else "0";
    exitcond3007_i_fu_17681_p2 <= "1" when (i19_0_i_reg_7300 = ap_const_lv5_10) else "0";
    exitcond3013_i_fu_8487_p2 <= "1" when (i_0_i_reg_7158 = ap_const_lv5_10) else "0";
    exitcond_i_fu_23128_p2 <= "1" when (i27_0_i_reg_7411 = ap_const_lv5_10) else "0";
    grp_fu_23384_p0 <= tmp_9_fu_8095_p1(8 - 1 downto 0);
    grp_fu_23384_p2 <= tmp_9_fu_8095_p1(8 - 1 downto 0);
    grp_fu_23405_p1 <= p_01763_0_i_reg_26051(8 - 1 downto 0);
    grp_fu_23413_p1 <= p_01763_0_i_reg_26051(8 - 1 downto 0);
    grp_fu_23421_p1 <= p_01763_0_i_reg_26051(8 - 1 downto 0);
    grp_fu_23429_p1 <= p_01763_0_i_reg_26051(8 - 1 downto 0);
    grp_fu_23437_p1 <= p_01763_0_i_reg_26051(8 - 1 downto 0);
    grp_fu_23445_p1 <= p_01763_0_i_reg_26051(8 - 1 downto 0);
    grp_fu_23453_p1 <= p_01763_0_i_reg_26051(8 - 1 downto 0);
    grp_fu_23461_p1 <= p_01763_0_i_reg_26051(8 - 1 downto 0);
    grp_fu_23469_p1 <= p_01763_0_i_reg_26051(8 - 1 downto 0);
    grp_fu_23477_p1 <= p_01763_0_i_reg_26051(8 - 1 downto 0);
    grp_fu_23485_p1 <= p_01763_0_i_reg_26051(8 - 1 downto 0);
    grp_fu_23493_p1 <= p_01763_0_i_reg_26051(8 - 1 downto 0);
    grp_fu_23501_p1 <= p_01763_0_i_reg_26051(8 - 1 downto 0);
    grp_fu_23509_p1 <= p_01763_0_i_reg_26051(8 - 1 downto 0);
    grp_fu_23517_p1 <= p_01763_0_i_reg_26051(8 - 1 downto 0);
    grp_fu_23525_p1 <= p_01763_0_i_reg_26051(8 - 1 downto 0);
    grp_fu_23533_p1 <= p_01763_0_i_reg_26051(8 - 1 downto 0);
    grp_fu_23541_p1 <= p_01763_0_i_reg_26051(8 - 1 downto 0);
    grp_fu_23549_p1 <= p_01763_0_i_reg_26051(8 - 1 downto 0);
    grp_fu_23557_p1 <= p_01763_0_i_reg_26051(8 - 1 downto 0);
    grp_fu_23565_p1 <= p_01763_0_i_reg_26051(8 - 1 downto 0);
    grp_fu_23573_p1 <= p_01763_0_i_reg_26051(8 - 1 downto 0);
    grp_fu_23581_p1 <= p_01763_0_i_reg_26051(8 - 1 downto 0);
    grp_fu_23589_p1 <= p_01763_0_i_reg_26051(8 - 1 downto 0);
    grp_fu_23597_p1 <= p_01763_0_i_reg_26051(8 - 1 downto 0);
    grp_fu_23605_p1 <= p_01763_0_i_reg_26051(8 - 1 downto 0);
    grp_fu_23613_p1 <= p_01763_0_i_reg_26051(8 - 1 downto 0);
    grp_fu_23621_p1 <= p_01763_0_i_reg_26051(8 - 1 downto 0);
    grp_fu_23629_p1 <= p_01763_0_i_reg_26051(8 - 1 downto 0);
    grp_fu_23637_p1 <= p_01763_0_i_reg_26051(8 - 1 downto 0);
    grp_fu_23645_p1 <= p_01763_0_i_reg_26051(8 - 1 downto 0);
    grp_fu_23653_p1 <= p_01763_0_i_reg_26051(8 - 1 downto 0);
    grp_fu_23668_p1 <= p_01763_0_i_reg_26051(8 - 1 downto 0);
    grp_fu_23676_p1 <= p_01763_0_i_reg_26051(8 - 1 downto 0);
    grp_fu_23684_p1 <= p_01763_0_i_reg_26051(8 - 1 downto 0);
    grp_fu_23692_p1 <= p_01763_0_i_reg_26051(8 - 1 downto 0);
    grp_fu_23700_p1 <= p_01763_0_i_reg_26051(8 - 1 downto 0);
    grp_fu_23708_p1 <= p_01763_0_i_reg_26051(8 - 1 downto 0);
    grp_fu_23716_p1 <= p_01763_0_i_reg_26051(8 - 1 downto 0);
    grp_fu_23724_p1 <= p_01763_0_i_reg_26051(8 - 1 downto 0);
    grp_fu_23732_p1 <= p_01763_0_i_reg_26051(8 - 1 downto 0);
    grp_fu_23740_p1 <= p_01763_0_i_reg_26051(8 - 1 downto 0);
    grp_fu_23748_p1 <= p_01763_0_i_reg_26051(8 - 1 downto 0);
    grp_fu_23756_p1 <= p_01763_0_i_reg_26051(8 - 1 downto 0);
    grp_fu_23764_p1 <= p_01763_0_i_reg_26051(8 - 1 downto 0);
    grp_fu_23772_p1 <= p_01763_0_i_reg_26051(8 - 1 downto 0);
    grp_fu_23780_p1 <= p_01763_0_i_reg_26051(8 - 1 downto 0);
    grp_fu_23788_p1 <= p_01763_0_i_reg_26051(8 - 1 downto 0);
    grp_fu_7434_p2 <= (rowidx1_fu_10116_p2 or colidx1_fu_10107_p2);
    grp_fu_7446_p2 <= (rowidx2_fu_10134_p2 or colidx2_fu_10125_p2);
    grp_fu_7554_p4 <= wtBuf_0_V_q0(15 downto 8);
    grp_fu_7564_p4 <= wtBuf_0_V_q0(23 downto 16);
    grp_fu_7574_p4 <= wtBuf_0_V_q0(31 downto 24);
    grp_fu_7584_p4 <= wtBuf_1_V_q0(15 downto 8);
    grp_fu_7594_p4 <= wtBuf_1_V_q0(23 downto 16);
    grp_fu_7604_p4 <= wtBuf_1_V_q0(31 downto 24);
    grp_fu_7614_p4 <= wtBuf_2_V_q0(15 downto 8);
    grp_fu_7624_p4 <= wtBuf_2_V_q0(23 downto 16);
    grp_fu_7634_p4 <= wtBuf_2_V_q0(31 downto 24);
    grp_fu_7644_p4 <= wtBuf_3_V_q0(15 downto 8);
    grp_fu_7654_p4 <= wtBuf_3_V_q0(23 downto 16);
    grp_fu_7664_p4 <= wtBuf_3_V_q0(31 downto 24);
    grp_fu_7776_p2 <= (rowidx2_1_fu_19292_p2 or colidx2_1_fu_19283_p2);
    grp_readRegisters_int_s_fu_7422_ap_start <= grp_readRegisters_int_s_fu_7422_ap_start_reg;
    grp_readRegisters_short_s_fu_7427_ap_start <= grp_readRegisters_short_s_fu_7427_ap_start_reg;

    grp_readRegisters_short_s_fu_7427_in_read_assign_proc : process(outh, width, ap_CS_fsm_state2, ap_CS_fsm_state3, row_init_reg_24691, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_readRegisters_short_s_fu_7427_in_read <= row_init_reg_24691;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_readRegisters_short_s_fu_7427_in_read <= width;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_readRegisters_short_s_fu_7427_in_read <= outh;
        else 
            grp_readRegisters_short_s_fu_7427_in_read <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;

    iBuff1_0_V_addr_2_gep_fu_2870_p3 <= tmp_39_fu_10332_p1(11 - 1 downto 0);
    iBuff1_0_V_addr_4_gep_fu_2886_p3 <= tmp_38_fu_10265_p1(11 - 1 downto 0);

    iBuff1_0_V_address0_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_123_reg_26305, or_cond3019_i_reg_26377, tmp_121_reg_26449, iBuff1_0_V_addr_2_gep_fu_2870_p3, tmp_52_reg_30262_pp1_iter1_reg, tmp_64_reg_30310, tmp_156_reg_30314, or_cond3024_i_reg_30350, tmp_155_reg_30386, tmp_69_fu_19372_p1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2, ap_block_pp0_stage0, ap_block_pp1_stage0, tmp_45_fu_10222_p1, tmp_39_fu_10332_p1, tmp_72_fu_19329_p1)
    begin
        if (((tmp_155_reg_30386 = ap_const_lv1_0) and (tmp_64_reg_30310 = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            iBuff1_0_V_address0 <= tmp_69_fu_19372_p1(11 - 1 downto 0);
        elsif (((tmp_156_reg_30314 = ap_const_lv1_0) and (tmp_64_reg_30310 = ap_const_lv1_0) and (or_cond3024_i_reg_30350 = ap_const_lv1_1) and (tmp_52_reg_30262_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            iBuff1_0_V_address0 <= tmp_72_fu_19329_p1(11 - 1 downto 0);
        elsif (((tmp_121_reg_26449 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff1_0_V_address0 <= iBuff1_0_V_addr_2_gep_fu_2870_p3;
        elsif (((tmp_121_reg_26449 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff1_0_V_address0 <= tmp_39_fu_10332_p1(11 - 1 downto 0);
        elsif (((tmp_123_reg_26305 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (or_cond3019_i_reg_26377 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff1_0_V_address0 <= tmp_45_fu_10222_p1(11 - 1 downto 0);
        else 
            iBuff1_0_V_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    iBuff1_0_V_address1_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_124_reg_26341, or_cond3020_i_reg_26413, tmp_122_reg_26509, iBuff1_0_V_addr_4_gep_fu_2886_p3, tmp_69_reg_30631, ap_enable_reg_pp1_iter3, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_block_pp1_stage0, tmp_44_fu_10187_p1, tmp_38_fu_10265_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1))) then 
            iBuff1_0_V_address1 <= tmp_69_reg_30631(11 - 1 downto 0);
        elsif (((tmp_122_reg_26509 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff1_0_V_address1 <= iBuff1_0_V_addr_4_gep_fu_2886_p3;
        elsif (((tmp_122_reg_26509 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff1_0_V_address1 <= tmp_38_fu_10265_p1(11 - 1 downto 0);
        elsif (((tmp_124_reg_26341 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (or_cond3020_i_reg_26413 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff1_0_V_address1 <= tmp_44_fu_10187_p1(11 - 1 downto 0);
        else 
            iBuff1_0_V_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    iBuff1_0_V_ce0_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_123_reg_26305, or_cond3019_i_reg_26377, tmp_121_reg_26449, ap_block_pp1_stage0_11001, tmp_52_reg_30262_pp1_iter1_reg, tmp_64_reg_30310, tmp_156_reg_30314, or_cond3024_i_reg_30350, tmp_155_reg_30386, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2)
    begin
        if ((((tmp_123_reg_26305 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_cond3019_i_reg_26377 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_121_reg_26449 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_121_reg_26449 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_156_reg_30314 = ap_const_lv1_0) and (tmp_64_reg_30310 = ap_const_lv1_0) and (or_cond3024_i_reg_30350 = ap_const_lv1_1) and (tmp_52_reg_30262_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)) or ((tmp_155_reg_30386 = ap_const_lv1_0) and (tmp_64_reg_30310 = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)))) then 
            iBuff1_0_V_ce0 <= ap_const_logic_1;
        else 
            iBuff1_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    iBuff1_0_V_ce1_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_124_reg_26341, or_cond3020_i_reg_26413, tmp_122_reg_26509, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter3, ap_enable_reg_pp0_iter2)
    begin
        if ((((tmp_124_reg_26341 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_cond3020_i_reg_26413 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_122_reg_26509 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_122_reg_26509 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1)))) then 
            iBuff1_0_V_ce1 <= ap_const_logic_1;
        else 
            iBuff1_0_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    iBuff1_10_V_addr_6_gep_fu_3510_p3 <= tmp_39_fu_10332_p1(11 - 1 downto 0);
    iBuff1_10_V_addr_8_gep_fu_3526_p3 <= tmp_38_fu_10265_p1(11 - 1 downto 0);

    iBuff1_10_V_address0_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_123_reg_26305, or_cond3019_i_reg_26377, tmp_121_reg_26449, iBuff1_10_V_addr_6_gep_fu_3510_p3, tmp_52_reg_30262_pp1_iter1_reg, tmp_64_reg_30310, tmp_156_reg_30314, or_cond3024_i_reg_30350, tmp_69_fu_19372_p1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2, ap_block_pp0_stage0, ap_block_pp1_stage0, tmp_45_fu_10222_p1, tmp_39_fu_10332_p1, tmp_72_fu_19329_p1)
    begin
        if (((tmp_64_reg_30310 = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            iBuff1_10_V_address0 <= tmp_69_fu_19372_p1(11 - 1 downto 0);
        elsif (((tmp_156_reg_30314 = ap_const_lv1_0) and (tmp_64_reg_30310 = ap_const_lv1_0) and (or_cond3024_i_reg_30350 = ap_const_lv1_1) and (tmp_52_reg_30262_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            iBuff1_10_V_address0 <= tmp_72_fu_19329_p1(11 - 1 downto 0);
        elsif (((tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff1_10_V_address0 <= iBuff1_10_V_addr_6_gep_fu_3510_p3;
        elsif (((tmp_121_reg_26449 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff1_10_V_address0 <= tmp_39_fu_10332_p1(11 - 1 downto 0);
        elsif (((tmp_123_reg_26305 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (or_cond3019_i_reg_26377 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff1_10_V_address0 <= tmp_45_fu_10222_p1(11 - 1 downto 0);
        else 
            iBuff1_10_V_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    iBuff1_10_V_address1_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_124_reg_26341, or_cond3020_i_reg_26413, tmp_122_reg_26509, iBuff1_10_V_addr_8_gep_fu_3526_p3, tmp_69_reg_30631, ap_enable_reg_pp1_iter3, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_block_pp1_stage0, tmp_44_fu_10187_p1, tmp_38_fu_10265_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1))) then 
            iBuff1_10_V_address1 <= tmp_69_reg_30631(11 - 1 downto 0);
        elsif (((tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff1_10_V_address1 <= iBuff1_10_V_addr_8_gep_fu_3526_p3;
        elsif (((tmp_122_reg_26509 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff1_10_V_address1 <= tmp_38_fu_10265_p1(11 - 1 downto 0);
        elsif (((tmp_124_reg_26341 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (or_cond3020_i_reg_26413 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff1_10_V_address1 <= tmp_44_fu_10187_p1(11 - 1 downto 0);
        else 
            iBuff1_10_V_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    iBuff1_10_V_ce0_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_123_reg_26305, or_cond3019_i_reg_26377, tmp_121_reg_26449, ap_block_pp1_stage0_11001, tmp_52_reg_30262_pp1_iter1_reg, tmp_64_reg_30310, tmp_156_reg_30314, or_cond3024_i_reg_30350, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2)
    begin
        if ((((tmp_123_reg_26305 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_cond3019_i_reg_26377 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_121_reg_26449 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_156_reg_30314 = ap_const_lv1_0) and (tmp_64_reg_30310 = ap_const_lv1_0) and (or_cond3024_i_reg_30350 = ap_const_lv1_1) and (tmp_52_reg_30262_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)) or ((tmp_64_reg_30310 = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)))) then 
            iBuff1_10_V_ce0 <= ap_const_logic_1;
        else 
            iBuff1_10_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    iBuff1_10_V_ce1_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_124_reg_26341, or_cond3020_i_reg_26413, tmp_122_reg_26509, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter3, ap_enable_reg_pp0_iter2)
    begin
        if ((((tmp_124_reg_26341 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_cond3020_i_reg_26413 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_122_reg_26509 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1)))) then 
            iBuff1_10_V_ce1 <= ap_const_logic_1;
        else 
            iBuff1_10_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    iBuff1_11_V_addr_6_gep_fu_3574_p3 <= tmp_39_fu_10332_p1(11 - 1 downto 0);
    iBuff1_11_V_addr_8_gep_fu_3590_p3 <= tmp_38_fu_10265_p1(11 - 1 downto 0);

    iBuff1_11_V_address0_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_123_reg_26305, or_cond3019_i_reg_26377, tmp_121_reg_26449, iBuff1_11_V_addr_6_gep_fu_3574_p3, tmp_52_reg_30262_pp1_iter1_reg, tmp_64_reg_30310, tmp_156_reg_30314, or_cond3024_i_reg_30350, tmp_69_fu_19372_p1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2, ap_block_pp0_stage0, ap_block_pp1_stage0, tmp_45_fu_10222_p1, tmp_39_fu_10332_p1, tmp_72_fu_19329_p1)
    begin
        if (((tmp_64_reg_30310 = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            iBuff1_11_V_address0 <= tmp_69_fu_19372_p1(11 - 1 downto 0);
        elsif (((tmp_156_reg_30314 = ap_const_lv1_0) and (tmp_64_reg_30310 = ap_const_lv1_0) and (or_cond3024_i_reg_30350 = ap_const_lv1_1) and (tmp_52_reg_30262_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            iBuff1_11_V_address0 <= tmp_72_fu_19329_p1(11 - 1 downto 0);
        elsif (((tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff1_11_V_address0 <= iBuff1_11_V_addr_6_gep_fu_3574_p3;
        elsif (((tmp_121_reg_26449 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff1_11_V_address0 <= tmp_39_fu_10332_p1(11 - 1 downto 0);
        elsif (((tmp_123_reg_26305 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (or_cond3019_i_reg_26377 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff1_11_V_address0 <= tmp_45_fu_10222_p1(11 - 1 downto 0);
        else 
            iBuff1_11_V_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    iBuff1_11_V_address1_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_124_reg_26341, or_cond3020_i_reg_26413, tmp_122_reg_26509, iBuff1_11_V_addr_8_gep_fu_3590_p3, tmp_69_reg_30631, ap_enable_reg_pp1_iter3, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_block_pp1_stage0, tmp_44_fu_10187_p1, tmp_38_fu_10265_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1))) then 
            iBuff1_11_V_address1 <= tmp_69_reg_30631(11 - 1 downto 0);
        elsif (((tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff1_11_V_address1 <= iBuff1_11_V_addr_8_gep_fu_3590_p3;
        elsif (((tmp_122_reg_26509 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff1_11_V_address1 <= tmp_38_fu_10265_p1(11 - 1 downto 0);
        elsif (((tmp_124_reg_26341 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (or_cond3020_i_reg_26413 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff1_11_V_address1 <= tmp_44_fu_10187_p1(11 - 1 downto 0);
        else 
            iBuff1_11_V_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    iBuff1_11_V_ce0_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_123_reg_26305, or_cond3019_i_reg_26377, tmp_121_reg_26449, ap_block_pp1_stage0_11001, tmp_52_reg_30262_pp1_iter1_reg, tmp_64_reg_30310, tmp_156_reg_30314, or_cond3024_i_reg_30350, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2)
    begin
        if ((((tmp_123_reg_26305 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_cond3019_i_reg_26377 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_121_reg_26449 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_156_reg_30314 = ap_const_lv1_0) and (tmp_64_reg_30310 = ap_const_lv1_0) and (or_cond3024_i_reg_30350 = ap_const_lv1_1) and (tmp_52_reg_30262_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)) or ((tmp_64_reg_30310 = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)))) then 
            iBuff1_11_V_ce0 <= ap_const_logic_1;
        else 
            iBuff1_11_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    iBuff1_11_V_ce1_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_124_reg_26341, or_cond3020_i_reg_26413, tmp_122_reg_26509, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter3, ap_enable_reg_pp0_iter2)
    begin
        if ((((tmp_124_reg_26341 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_cond3020_i_reg_26413 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_122_reg_26509 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1)))) then 
            iBuff1_11_V_ce1 <= ap_const_logic_1;
        else 
            iBuff1_11_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    iBuff1_12_V_addr_6_gep_fu_3638_p3 <= tmp_39_fu_10332_p1(11 - 1 downto 0);
    iBuff1_12_V_addr_8_gep_fu_3654_p3 <= tmp_38_fu_10265_p1(11 - 1 downto 0);

    iBuff1_12_V_address0_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_123_reg_26305, or_cond3019_i_reg_26377, tmp_121_reg_26449, iBuff1_12_V_addr_6_gep_fu_3638_p3, tmp_52_reg_30262_pp1_iter1_reg, tmp_64_reg_30310, tmp_156_reg_30314, or_cond3024_i_reg_30350, tmp_69_fu_19372_p1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2, ap_block_pp0_stage0, ap_block_pp1_stage0, tmp_45_fu_10222_p1, tmp_39_fu_10332_p1, tmp_72_fu_19329_p1)
    begin
        if (((tmp_64_reg_30310 = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            iBuff1_12_V_address0 <= tmp_69_fu_19372_p1(11 - 1 downto 0);
        elsif (((tmp_156_reg_30314 = ap_const_lv1_0) and (tmp_64_reg_30310 = ap_const_lv1_0) and (or_cond3024_i_reg_30350 = ap_const_lv1_1) and (tmp_52_reg_30262_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            iBuff1_12_V_address0 <= tmp_72_fu_19329_p1(11 - 1 downto 0);
        elsif (((tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff1_12_V_address0 <= iBuff1_12_V_addr_6_gep_fu_3638_p3;
        elsif (((tmp_121_reg_26449 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff1_12_V_address0 <= tmp_39_fu_10332_p1(11 - 1 downto 0);
        elsif (((tmp_123_reg_26305 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (or_cond3019_i_reg_26377 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff1_12_V_address0 <= tmp_45_fu_10222_p1(11 - 1 downto 0);
        else 
            iBuff1_12_V_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    iBuff1_12_V_address1_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_124_reg_26341, or_cond3020_i_reg_26413, tmp_122_reg_26509, iBuff1_12_V_addr_8_gep_fu_3654_p3, tmp_69_reg_30631, ap_enable_reg_pp1_iter3, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_block_pp1_stage0, tmp_44_fu_10187_p1, tmp_38_fu_10265_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1))) then 
            iBuff1_12_V_address1 <= tmp_69_reg_30631(11 - 1 downto 0);
        elsif (((tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff1_12_V_address1 <= iBuff1_12_V_addr_8_gep_fu_3654_p3;
        elsif (((tmp_122_reg_26509 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff1_12_V_address1 <= tmp_38_fu_10265_p1(11 - 1 downto 0);
        elsif (((tmp_124_reg_26341 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (or_cond3020_i_reg_26413 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff1_12_V_address1 <= tmp_44_fu_10187_p1(11 - 1 downto 0);
        else 
            iBuff1_12_V_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    iBuff1_12_V_ce0_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_123_reg_26305, or_cond3019_i_reg_26377, tmp_121_reg_26449, ap_block_pp1_stage0_11001, tmp_52_reg_30262_pp1_iter1_reg, tmp_64_reg_30310, tmp_156_reg_30314, or_cond3024_i_reg_30350, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2)
    begin
        if ((((tmp_123_reg_26305 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_cond3019_i_reg_26377 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_121_reg_26449 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_156_reg_30314 = ap_const_lv1_0) and (tmp_64_reg_30310 = ap_const_lv1_0) and (or_cond3024_i_reg_30350 = ap_const_lv1_1) and (tmp_52_reg_30262_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)) or ((tmp_64_reg_30310 = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)))) then 
            iBuff1_12_V_ce0 <= ap_const_logic_1;
        else 
            iBuff1_12_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    iBuff1_12_V_ce1_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_124_reg_26341, or_cond3020_i_reg_26413, tmp_122_reg_26509, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter3, ap_enable_reg_pp0_iter2)
    begin
        if ((((tmp_124_reg_26341 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_cond3020_i_reg_26413 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_122_reg_26509 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1)))) then 
            iBuff1_12_V_ce1 <= ap_const_logic_1;
        else 
            iBuff1_12_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    iBuff1_13_V_addr_6_gep_fu_3702_p3 <= tmp_39_fu_10332_p1(11 - 1 downto 0);
    iBuff1_13_V_addr_8_gep_fu_3718_p3 <= tmp_38_fu_10265_p1(11 - 1 downto 0);

    iBuff1_13_V_address0_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_123_reg_26305, or_cond3019_i_reg_26377, tmp_121_reg_26449, iBuff1_13_V_addr_6_gep_fu_3702_p3, tmp_52_reg_30262_pp1_iter1_reg, tmp_64_reg_30310, tmp_156_reg_30314, or_cond3024_i_reg_30350, tmp_69_fu_19372_p1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2, ap_block_pp0_stage0, ap_block_pp1_stage0, tmp_45_fu_10222_p1, tmp_39_fu_10332_p1, tmp_72_fu_19329_p1)
    begin
        if (((tmp_64_reg_30310 = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            iBuff1_13_V_address0 <= tmp_69_fu_19372_p1(11 - 1 downto 0);
        elsif (((tmp_156_reg_30314 = ap_const_lv1_0) and (tmp_64_reg_30310 = ap_const_lv1_0) and (or_cond3024_i_reg_30350 = ap_const_lv1_1) and (tmp_52_reg_30262_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            iBuff1_13_V_address0 <= tmp_72_fu_19329_p1(11 - 1 downto 0);
        elsif (((tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff1_13_V_address0 <= iBuff1_13_V_addr_6_gep_fu_3702_p3;
        elsif (((tmp_121_reg_26449 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff1_13_V_address0 <= tmp_39_fu_10332_p1(11 - 1 downto 0);
        elsif (((tmp_123_reg_26305 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (or_cond3019_i_reg_26377 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff1_13_V_address0 <= tmp_45_fu_10222_p1(11 - 1 downto 0);
        else 
            iBuff1_13_V_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    iBuff1_13_V_address1_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_124_reg_26341, or_cond3020_i_reg_26413, tmp_122_reg_26509, iBuff1_13_V_addr_8_gep_fu_3718_p3, tmp_69_reg_30631, ap_enable_reg_pp1_iter3, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_block_pp1_stage0, tmp_44_fu_10187_p1, tmp_38_fu_10265_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1))) then 
            iBuff1_13_V_address1 <= tmp_69_reg_30631(11 - 1 downto 0);
        elsif (((tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff1_13_V_address1 <= iBuff1_13_V_addr_8_gep_fu_3718_p3;
        elsif (((tmp_122_reg_26509 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff1_13_V_address1 <= tmp_38_fu_10265_p1(11 - 1 downto 0);
        elsif (((tmp_124_reg_26341 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (or_cond3020_i_reg_26413 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff1_13_V_address1 <= tmp_44_fu_10187_p1(11 - 1 downto 0);
        else 
            iBuff1_13_V_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    iBuff1_13_V_ce0_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_123_reg_26305, or_cond3019_i_reg_26377, tmp_121_reg_26449, ap_block_pp1_stage0_11001, tmp_52_reg_30262_pp1_iter1_reg, tmp_64_reg_30310, tmp_156_reg_30314, or_cond3024_i_reg_30350, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2)
    begin
        if ((((tmp_123_reg_26305 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_cond3019_i_reg_26377 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_121_reg_26449 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_156_reg_30314 = ap_const_lv1_0) and (tmp_64_reg_30310 = ap_const_lv1_0) and (or_cond3024_i_reg_30350 = ap_const_lv1_1) and (tmp_52_reg_30262_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)) or ((tmp_64_reg_30310 = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)))) then 
            iBuff1_13_V_ce0 <= ap_const_logic_1;
        else 
            iBuff1_13_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    iBuff1_13_V_ce1_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_124_reg_26341, or_cond3020_i_reg_26413, tmp_122_reg_26509, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter3, ap_enable_reg_pp0_iter2)
    begin
        if ((((tmp_124_reg_26341 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_cond3020_i_reg_26413 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_122_reg_26509 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1)))) then 
            iBuff1_13_V_ce1 <= ap_const_logic_1;
        else 
            iBuff1_13_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    iBuff1_14_V_addr_6_gep_fu_3766_p3 <= tmp_39_fu_10332_p1(11 - 1 downto 0);
    iBuff1_14_V_addr_8_gep_fu_3782_p3 <= tmp_38_fu_10265_p1(11 - 1 downto 0);

    iBuff1_14_V_address0_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_123_reg_26305, or_cond3019_i_reg_26377, tmp_121_reg_26449, iBuff1_14_V_addr_6_gep_fu_3766_p3, tmp_52_reg_30262_pp1_iter1_reg, tmp_64_reg_30310, tmp_156_reg_30314, or_cond3024_i_reg_30350, tmp_69_fu_19372_p1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2, ap_block_pp0_stage0, ap_block_pp1_stage0, tmp_45_fu_10222_p1, tmp_39_fu_10332_p1, tmp_72_fu_19329_p1)
    begin
        if (((tmp_64_reg_30310 = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            iBuff1_14_V_address0 <= tmp_69_fu_19372_p1(11 - 1 downto 0);
        elsif (((tmp_156_reg_30314 = ap_const_lv1_0) and (tmp_64_reg_30310 = ap_const_lv1_0) and (or_cond3024_i_reg_30350 = ap_const_lv1_1) and (tmp_52_reg_30262_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            iBuff1_14_V_address0 <= tmp_72_fu_19329_p1(11 - 1 downto 0);
        elsif (((tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff1_14_V_address0 <= iBuff1_14_V_addr_6_gep_fu_3766_p3;
        elsif (((tmp_121_reg_26449 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff1_14_V_address0 <= tmp_39_fu_10332_p1(11 - 1 downto 0);
        elsif (((tmp_123_reg_26305 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (or_cond3019_i_reg_26377 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff1_14_V_address0 <= tmp_45_fu_10222_p1(11 - 1 downto 0);
        else 
            iBuff1_14_V_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    iBuff1_14_V_address1_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_124_reg_26341, or_cond3020_i_reg_26413, tmp_122_reg_26509, iBuff1_14_V_addr_8_gep_fu_3782_p3, tmp_69_reg_30631, ap_enable_reg_pp1_iter3, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_block_pp1_stage0, tmp_44_fu_10187_p1, tmp_38_fu_10265_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1))) then 
            iBuff1_14_V_address1 <= tmp_69_reg_30631(11 - 1 downto 0);
        elsif (((tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff1_14_V_address1 <= iBuff1_14_V_addr_8_gep_fu_3782_p3;
        elsif (((tmp_122_reg_26509 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff1_14_V_address1 <= tmp_38_fu_10265_p1(11 - 1 downto 0);
        elsif (((tmp_124_reg_26341 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (or_cond3020_i_reg_26413 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff1_14_V_address1 <= tmp_44_fu_10187_p1(11 - 1 downto 0);
        else 
            iBuff1_14_V_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    iBuff1_14_V_ce0_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_123_reg_26305, or_cond3019_i_reg_26377, tmp_121_reg_26449, ap_block_pp1_stage0_11001, tmp_52_reg_30262_pp1_iter1_reg, tmp_64_reg_30310, tmp_156_reg_30314, or_cond3024_i_reg_30350, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2)
    begin
        if ((((tmp_123_reg_26305 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_cond3019_i_reg_26377 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_121_reg_26449 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_156_reg_30314 = ap_const_lv1_0) and (tmp_64_reg_30310 = ap_const_lv1_0) and (or_cond3024_i_reg_30350 = ap_const_lv1_1) and (tmp_52_reg_30262_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)) or ((tmp_64_reg_30310 = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)))) then 
            iBuff1_14_V_ce0 <= ap_const_logic_1;
        else 
            iBuff1_14_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    iBuff1_14_V_ce1_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_124_reg_26341, or_cond3020_i_reg_26413, tmp_122_reg_26509, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter3, ap_enable_reg_pp0_iter2)
    begin
        if ((((tmp_124_reg_26341 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_cond3020_i_reg_26413 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_122_reg_26509 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1)))) then 
            iBuff1_14_V_ce1 <= ap_const_logic_1;
        else 
            iBuff1_14_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    iBuff1_15_V_addr_6_gep_fu_3830_p3 <= tmp_39_fu_10332_p1(11 - 1 downto 0);
    iBuff1_15_V_addr_8_gep_fu_3846_p3 <= tmp_38_fu_10265_p1(11 - 1 downto 0);

    iBuff1_15_V_address0_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_123_reg_26305, or_cond3019_i_reg_26377, tmp_121_reg_26449, iBuff1_15_V_addr_6_gep_fu_3830_p3, tmp_52_reg_30262_pp1_iter1_reg, tmp_64_reg_30310, tmp_156_reg_30314, or_cond3024_i_reg_30350, tmp_69_fu_19372_p1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2, ap_block_pp0_stage0, ap_block_pp1_stage0, tmp_45_fu_10222_p1, tmp_39_fu_10332_p1, tmp_72_fu_19329_p1)
    begin
        if (((tmp_64_reg_30310 = ap_const_lv1_1) and (tmp_52_reg_30262_pp1_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            iBuff1_15_V_address0 <= tmp_69_fu_19372_p1(11 - 1 downto 0);
        elsif (((tmp_156_reg_30314 = ap_const_lv1_0) and (tmp_64_reg_30310 = ap_const_lv1_0) and (or_cond3024_i_reg_30350 = ap_const_lv1_1) and (tmp_52_reg_30262_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            iBuff1_15_V_address0 <= tmp_72_fu_19329_p1(11 - 1 downto 0);
        elsif (((tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff1_15_V_address0 <= iBuff1_15_V_addr_6_gep_fu_3830_p3;
        elsif (((tmp_121_reg_26449 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff1_15_V_address0 <= tmp_39_fu_10332_p1(11 - 1 downto 0);
        elsif (((tmp_123_reg_26305 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (or_cond3019_i_reg_26377 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff1_15_V_address0 <= tmp_45_fu_10222_p1(11 - 1 downto 0);
        else 
            iBuff1_15_V_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    iBuff1_15_V_address1_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_124_reg_26341, or_cond3020_i_reg_26413, tmp_122_reg_26509, iBuff1_15_V_addr_8_gep_fu_3846_p3, tmp_69_reg_30631, ap_enable_reg_pp1_iter3, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_block_pp1_stage0, tmp_44_fu_10187_p1, tmp_38_fu_10265_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1))) then 
            iBuff1_15_V_address1 <= tmp_69_reg_30631(11 - 1 downto 0);
        elsif (((tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff1_15_V_address1 <= iBuff1_15_V_addr_8_gep_fu_3846_p3;
        elsif (((tmp_122_reg_26509 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff1_15_V_address1 <= tmp_38_fu_10265_p1(11 - 1 downto 0);
        elsif (((tmp_124_reg_26341 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (or_cond3020_i_reg_26413 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff1_15_V_address1 <= tmp_44_fu_10187_p1(11 - 1 downto 0);
        else 
            iBuff1_15_V_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    iBuff1_15_V_ce0_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_123_reg_26305, or_cond3019_i_reg_26377, tmp_121_reg_26449, ap_block_pp1_stage0_11001, tmp_52_reg_30262_pp1_iter1_reg, tmp_64_reg_30310, tmp_156_reg_30314, or_cond3024_i_reg_30350, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2)
    begin
        if ((((tmp_123_reg_26305 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_cond3019_i_reg_26377 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_121_reg_26449 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_156_reg_30314 = ap_const_lv1_0) and (tmp_64_reg_30310 = ap_const_lv1_0) and (or_cond3024_i_reg_30350 = ap_const_lv1_1) and (tmp_52_reg_30262_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)) or ((tmp_64_reg_30310 = ap_const_lv1_1) and (tmp_52_reg_30262_pp1_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)))) then 
            iBuff1_15_V_ce0 <= ap_const_logic_1;
        else 
            iBuff1_15_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    iBuff1_15_V_ce1_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_124_reg_26341, or_cond3020_i_reg_26413, tmp_122_reg_26509, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter3, ap_enable_reg_pp0_iter2)
    begin
        if ((((tmp_124_reg_26341 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_cond3020_i_reg_26413 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_122_reg_26509 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1)))) then 
            iBuff1_15_V_ce1 <= ap_const_logic_1;
        else 
            iBuff1_15_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    iBuff1_1_V_addr_6_gep_fu_2934_p3 <= tmp_39_fu_10332_p1(11 - 1 downto 0);
    iBuff1_1_V_addr_7_gep_fu_2950_p3 <= tmp_38_fu_10265_p1(11 - 1 downto 0);

    iBuff1_1_V_address0_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_123_reg_26305, or_cond3019_i_reg_26377, tmp_121_reg_26449, iBuff1_1_V_addr_6_gep_fu_2934_p3, tmp_52_reg_30262_pp1_iter1_reg, tmp_64_reg_30310, tmp_156_reg_30314, or_cond3024_i_reg_30350, tmp_155_reg_30386, tmp_69_fu_19372_p1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2, ap_block_pp0_stage0, ap_block_pp1_stage0, tmp_45_fu_10222_p1, tmp_39_fu_10332_p1, tmp_72_fu_19329_p1)
    begin
        if (((tmp_155_reg_30386 = ap_const_lv1_0) and (tmp_64_reg_30310 = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            iBuff1_1_V_address0 <= tmp_69_fu_19372_p1(11 - 1 downto 0);
        elsif (((tmp_156_reg_30314 = ap_const_lv1_0) and (tmp_64_reg_30310 = ap_const_lv1_0) and (or_cond3024_i_reg_30350 = ap_const_lv1_1) and (tmp_52_reg_30262_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            iBuff1_1_V_address0 <= tmp_72_fu_19329_p1(11 - 1 downto 0);
        elsif (((tmp_121_reg_26449 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff1_1_V_address0 <= iBuff1_1_V_addr_6_gep_fu_2934_p3;
        elsif (((tmp_121_reg_26449 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff1_1_V_address0 <= tmp_39_fu_10332_p1(11 - 1 downto 0);
        elsif (((tmp_123_reg_26305 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (or_cond3019_i_reg_26377 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff1_1_V_address0 <= tmp_45_fu_10222_p1(11 - 1 downto 0);
        else 
            iBuff1_1_V_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    iBuff1_1_V_address1_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_124_reg_26341, or_cond3020_i_reg_26413, tmp_122_reg_26509, iBuff1_1_V_addr_7_gep_fu_2950_p3, tmp_69_reg_30631, ap_enable_reg_pp1_iter3, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_block_pp1_stage0, tmp_44_fu_10187_p1, tmp_38_fu_10265_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1))) then 
            iBuff1_1_V_address1 <= tmp_69_reg_30631(11 - 1 downto 0);
        elsif (((tmp_122_reg_26509 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff1_1_V_address1 <= iBuff1_1_V_addr_7_gep_fu_2950_p3;
        elsif (((tmp_122_reg_26509 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff1_1_V_address1 <= tmp_38_fu_10265_p1(11 - 1 downto 0);
        elsif (((tmp_124_reg_26341 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (or_cond3020_i_reg_26413 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff1_1_V_address1 <= tmp_44_fu_10187_p1(11 - 1 downto 0);
        else 
            iBuff1_1_V_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    iBuff1_1_V_ce0_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_123_reg_26305, or_cond3019_i_reg_26377, tmp_121_reg_26449, ap_block_pp1_stage0_11001, tmp_52_reg_30262_pp1_iter1_reg, tmp_64_reg_30310, tmp_156_reg_30314, or_cond3024_i_reg_30350, tmp_155_reg_30386, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2)
    begin
        if ((((tmp_123_reg_26305 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_cond3019_i_reg_26377 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_121_reg_26449 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_121_reg_26449 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_156_reg_30314 = ap_const_lv1_0) and (tmp_64_reg_30310 = ap_const_lv1_0) and (or_cond3024_i_reg_30350 = ap_const_lv1_1) and (tmp_52_reg_30262_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)) or ((tmp_155_reg_30386 = ap_const_lv1_0) and (tmp_64_reg_30310 = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)))) then 
            iBuff1_1_V_ce0 <= ap_const_logic_1;
        else 
            iBuff1_1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    iBuff1_1_V_ce1_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_124_reg_26341, or_cond3020_i_reg_26413, tmp_122_reg_26509, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter3, ap_enable_reg_pp0_iter2)
    begin
        if ((((tmp_124_reg_26341 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_cond3020_i_reg_26413 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_122_reg_26509 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_122_reg_26509 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1)))) then 
            iBuff1_1_V_ce1 <= ap_const_logic_1;
        else 
            iBuff1_1_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    iBuff1_2_V_addr_5_gep_fu_2998_p3 <= tmp_39_fu_10332_p1(11 - 1 downto 0);
    iBuff1_2_V_addr_7_gep_fu_3014_p3 <= tmp_38_fu_10265_p1(11 - 1 downto 0);

    iBuff1_2_V_address0_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_123_reg_26305, or_cond3019_i_reg_26377, tmp_121_reg_26449, iBuff1_2_V_addr_5_gep_fu_2998_p3, tmp_52_reg_30262_pp1_iter1_reg, tmp_64_reg_30310, tmp_156_reg_30314, or_cond3024_i_reg_30350, tmp_155_reg_30386, tmp_69_fu_19372_p1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2, ap_block_pp0_stage0, ap_block_pp1_stage0, tmp_45_fu_10222_p1, tmp_39_fu_10332_p1, tmp_72_fu_19329_p1)
    begin
        if (((tmp_155_reg_30386 = ap_const_lv1_0) and (tmp_64_reg_30310 = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            iBuff1_2_V_address0 <= tmp_69_fu_19372_p1(11 - 1 downto 0);
        elsif (((tmp_156_reg_30314 = ap_const_lv1_0) and (tmp_64_reg_30310 = ap_const_lv1_0) and (or_cond3024_i_reg_30350 = ap_const_lv1_1) and (tmp_52_reg_30262_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            iBuff1_2_V_address0 <= tmp_72_fu_19329_p1(11 - 1 downto 0);
        elsif (((tmp_121_reg_26449 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff1_2_V_address0 <= iBuff1_2_V_addr_5_gep_fu_2998_p3;
        elsif (((tmp_121_reg_26449 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff1_2_V_address0 <= tmp_39_fu_10332_p1(11 - 1 downto 0);
        elsif (((tmp_123_reg_26305 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (or_cond3019_i_reg_26377 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff1_2_V_address0 <= tmp_45_fu_10222_p1(11 - 1 downto 0);
        else 
            iBuff1_2_V_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    iBuff1_2_V_address1_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_124_reg_26341, or_cond3020_i_reg_26413, tmp_122_reg_26509, iBuff1_2_V_addr_7_gep_fu_3014_p3, tmp_69_reg_30631, ap_enable_reg_pp1_iter3, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_block_pp1_stage0, tmp_44_fu_10187_p1, tmp_38_fu_10265_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1))) then 
            iBuff1_2_V_address1 <= tmp_69_reg_30631(11 - 1 downto 0);
        elsif (((tmp_122_reg_26509 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff1_2_V_address1 <= iBuff1_2_V_addr_7_gep_fu_3014_p3;
        elsif (((tmp_122_reg_26509 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff1_2_V_address1 <= tmp_38_fu_10265_p1(11 - 1 downto 0);
        elsif (((tmp_124_reg_26341 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (or_cond3020_i_reg_26413 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff1_2_V_address1 <= tmp_44_fu_10187_p1(11 - 1 downto 0);
        else 
            iBuff1_2_V_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    iBuff1_2_V_ce0_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_123_reg_26305, or_cond3019_i_reg_26377, tmp_121_reg_26449, ap_block_pp1_stage0_11001, tmp_52_reg_30262_pp1_iter1_reg, tmp_64_reg_30310, tmp_156_reg_30314, or_cond3024_i_reg_30350, tmp_155_reg_30386, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2)
    begin
        if ((((tmp_123_reg_26305 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_cond3019_i_reg_26377 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_121_reg_26449 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_121_reg_26449 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_156_reg_30314 = ap_const_lv1_0) and (tmp_64_reg_30310 = ap_const_lv1_0) and (or_cond3024_i_reg_30350 = ap_const_lv1_1) and (tmp_52_reg_30262_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)) or ((tmp_155_reg_30386 = ap_const_lv1_0) and (tmp_64_reg_30310 = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)))) then 
            iBuff1_2_V_ce0 <= ap_const_logic_1;
        else 
            iBuff1_2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    iBuff1_2_V_ce1_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_124_reg_26341, or_cond3020_i_reg_26413, tmp_122_reg_26509, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter3, ap_enable_reg_pp0_iter2)
    begin
        if ((((tmp_124_reg_26341 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_cond3020_i_reg_26413 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_122_reg_26509 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_122_reg_26509 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1)))) then 
            iBuff1_2_V_ce1 <= ap_const_logic_1;
        else 
            iBuff1_2_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    iBuff1_3_V_addr_5_gep_fu_3062_p3 <= tmp_39_fu_10332_p1(11 - 1 downto 0);
    iBuff1_3_V_addr_7_gep_fu_3078_p3 <= tmp_38_fu_10265_p1(11 - 1 downto 0);

    iBuff1_3_V_address0_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_123_reg_26305, or_cond3019_i_reg_26377, tmp_121_reg_26449, iBuff1_3_V_addr_5_gep_fu_3062_p3, tmp_52_reg_30262_pp1_iter1_reg, tmp_64_reg_30310, tmp_156_reg_30314, or_cond3024_i_reg_30350, tmp_155_reg_30386, tmp_69_fu_19372_p1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2, ap_block_pp0_stage0, ap_block_pp1_stage0, tmp_45_fu_10222_p1, tmp_39_fu_10332_p1, tmp_72_fu_19329_p1)
    begin
        if (((tmp_155_reg_30386 = ap_const_lv1_0) and (tmp_64_reg_30310 = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            iBuff1_3_V_address0 <= tmp_69_fu_19372_p1(11 - 1 downto 0);
        elsif (((tmp_156_reg_30314 = ap_const_lv1_0) and (tmp_64_reg_30310 = ap_const_lv1_0) and (or_cond3024_i_reg_30350 = ap_const_lv1_1) and (tmp_52_reg_30262_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            iBuff1_3_V_address0 <= tmp_72_fu_19329_p1(11 - 1 downto 0);
        elsif (((tmp_121_reg_26449 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff1_3_V_address0 <= iBuff1_3_V_addr_5_gep_fu_3062_p3;
        elsif (((tmp_121_reg_26449 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff1_3_V_address0 <= tmp_39_fu_10332_p1(11 - 1 downto 0);
        elsif (((tmp_123_reg_26305 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (or_cond3019_i_reg_26377 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff1_3_V_address0 <= tmp_45_fu_10222_p1(11 - 1 downto 0);
        else 
            iBuff1_3_V_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    iBuff1_3_V_address1_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_124_reg_26341, or_cond3020_i_reg_26413, tmp_122_reg_26509, iBuff1_3_V_addr_7_gep_fu_3078_p3, tmp_69_reg_30631, ap_enable_reg_pp1_iter3, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_block_pp1_stage0, tmp_44_fu_10187_p1, tmp_38_fu_10265_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1))) then 
            iBuff1_3_V_address1 <= tmp_69_reg_30631(11 - 1 downto 0);
        elsif (((tmp_122_reg_26509 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff1_3_V_address1 <= iBuff1_3_V_addr_7_gep_fu_3078_p3;
        elsif (((tmp_122_reg_26509 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff1_3_V_address1 <= tmp_38_fu_10265_p1(11 - 1 downto 0);
        elsif (((tmp_124_reg_26341 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (or_cond3020_i_reg_26413 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff1_3_V_address1 <= tmp_44_fu_10187_p1(11 - 1 downto 0);
        else 
            iBuff1_3_V_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    iBuff1_3_V_ce0_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_123_reg_26305, or_cond3019_i_reg_26377, tmp_121_reg_26449, ap_block_pp1_stage0_11001, tmp_52_reg_30262_pp1_iter1_reg, tmp_64_reg_30310, tmp_156_reg_30314, or_cond3024_i_reg_30350, tmp_155_reg_30386, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2)
    begin
        if ((((tmp_123_reg_26305 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_cond3019_i_reg_26377 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_121_reg_26449 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_121_reg_26449 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_156_reg_30314 = ap_const_lv1_0) and (tmp_64_reg_30310 = ap_const_lv1_0) and (or_cond3024_i_reg_30350 = ap_const_lv1_1) and (tmp_52_reg_30262_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)) or ((tmp_155_reg_30386 = ap_const_lv1_0) and (tmp_64_reg_30310 = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)))) then 
            iBuff1_3_V_ce0 <= ap_const_logic_1;
        else 
            iBuff1_3_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    iBuff1_3_V_ce1_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_124_reg_26341, or_cond3020_i_reg_26413, tmp_122_reg_26509, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter3, ap_enable_reg_pp0_iter2)
    begin
        if ((((tmp_124_reg_26341 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_cond3020_i_reg_26413 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_122_reg_26509 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_122_reg_26509 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1)))) then 
            iBuff1_3_V_ce1 <= ap_const_logic_1;
        else 
            iBuff1_3_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    iBuff1_4_V_addr_5_gep_fu_3126_p3 <= tmp_39_fu_10332_p1(11 - 1 downto 0);
    iBuff1_4_V_addr_7_gep_fu_3142_p3 <= tmp_38_fu_10265_p1(11 - 1 downto 0);

    iBuff1_4_V_address0_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_123_reg_26305, or_cond3019_i_reg_26377, tmp_121_reg_26449, iBuff1_4_V_addr_5_gep_fu_3126_p3, tmp_52_reg_30262_pp1_iter1_reg, tmp_64_reg_30310, tmp_156_reg_30314, or_cond3024_i_reg_30350, tmp_155_reg_30386, tmp_69_fu_19372_p1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2, ap_block_pp0_stage0, ap_block_pp1_stage0, tmp_45_fu_10222_p1, tmp_39_fu_10332_p1, tmp_72_fu_19329_p1)
    begin
        if (((tmp_155_reg_30386 = ap_const_lv1_0) and (tmp_64_reg_30310 = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            iBuff1_4_V_address0 <= tmp_69_fu_19372_p1(11 - 1 downto 0);
        elsif (((tmp_156_reg_30314 = ap_const_lv1_0) and (tmp_64_reg_30310 = ap_const_lv1_0) and (or_cond3024_i_reg_30350 = ap_const_lv1_1) and (tmp_52_reg_30262_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            iBuff1_4_V_address0 <= tmp_72_fu_19329_p1(11 - 1 downto 0);
        elsif (((tmp_121_reg_26449 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff1_4_V_address0 <= iBuff1_4_V_addr_5_gep_fu_3126_p3;
        elsif (((tmp_121_reg_26449 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff1_4_V_address0 <= tmp_39_fu_10332_p1(11 - 1 downto 0);
        elsif (((tmp_123_reg_26305 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (or_cond3019_i_reg_26377 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff1_4_V_address0 <= tmp_45_fu_10222_p1(11 - 1 downto 0);
        else 
            iBuff1_4_V_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    iBuff1_4_V_address1_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_124_reg_26341, or_cond3020_i_reg_26413, tmp_122_reg_26509, iBuff1_4_V_addr_7_gep_fu_3142_p3, tmp_69_reg_30631, ap_enable_reg_pp1_iter3, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_block_pp1_stage0, tmp_44_fu_10187_p1, tmp_38_fu_10265_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1))) then 
            iBuff1_4_V_address1 <= tmp_69_reg_30631(11 - 1 downto 0);
        elsif (((tmp_122_reg_26509 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff1_4_V_address1 <= iBuff1_4_V_addr_7_gep_fu_3142_p3;
        elsif (((tmp_122_reg_26509 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff1_4_V_address1 <= tmp_38_fu_10265_p1(11 - 1 downto 0);
        elsif (((tmp_124_reg_26341 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (or_cond3020_i_reg_26413 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff1_4_V_address1 <= tmp_44_fu_10187_p1(11 - 1 downto 0);
        else 
            iBuff1_4_V_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    iBuff1_4_V_ce0_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_123_reg_26305, or_cond3019_i_reg_26377, tmp_121_reg_26449, ap_block_pp1_stage0_11001, tmp_52_reg_30262_pp1_iter1_reg, tmp_64_reg_30310, tmp_156_reg_30314, or_cond3024_i_reg_30350, tmp_155_reg_30386, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2)
    begin
        if ((((tmp_123_reg_26305 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_cond3019_i_reg_26377 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_121_reg_26449 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_121_reg_26449 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_156_reg_30314 = ap_const_lv1_0) and (tmp_64_reg_30310 = ap_const_lv1_0) and (or_cond3024_i_reg_30350 = ap_const_lv1_1) and (tmp_52_reg_30262_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)) or ((tmp_155_reg_30386 = ap_const_lv1_0) and (tmp_64_reg_30310 = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)))) then 
            iBuff1_4_V_ce0 <= ap_const_logic_1;
        else 
            iBuff1_4_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    iBuff1_4_V_ce1_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_124_reg_26341, or_cond3020_i_reg_26413, tmp_122_reg_26509, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter3, ap_enable_reg_pp0_iter2)
    begin
        if ((((tmp_124_reg_26341 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_cond3020_i_reg_26413 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_122_reg_26509 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_122_reg_26509 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1)))) then 
            iBuff1_4_V_ce1 <= ap_const_logic_1;
        else 
            iBuff1_4_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    iBuff1_5_V_addr_5_gep_fu_3190_p3 <= tmp_39_fu_10332_p1(11 - 1 downto 0);
    iBuff1_5_V_addr_7_gep_fu_3206_p3 <= tmp_38_fu_10265_p1(11 - 1 downto 0);

    iBuff1_5_V_address0_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_123_reg_26305, or_cond3019_i_reg_26377, tmp_121_reg_26449, iBuff1_5_V_addr_5_gep_fu_3190_p3, tmp_52_reg_30262_pp1_iter1_reg, tmp_64_reg_30310, tmp_156_reg_30314, or_cond3024_i_reg_30350, tmp_155_reg_30386, tmp_69_fu_19372_p1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2, ap_block_pp0_stage0, ap_block_pp1_stage0, tmp_45_fu_10222_p1, tmp_39_fu_10332_p1, tmp_72_fu_19329_p1)
    begin
        if (((tmp_155_reg_30386 = ap_const_lv1_0) and (tmp_64_reg_30310 = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            iBuff1_5_V_address0 <= tmp_69_fu_19372_p1(11 - 1 downto 0);
        elsif (((tmp_156_reg_30314 = ap_const_lv1_0) and (tmp_64_reg_30310 = ap_const_lv1_0) and (or_cond3024_i_reg_30350 = ap_const_lv1_1) and (tmp_52_reg_30262_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            iBuff1_5_V_address0 <= tmp_72_fu_19329_p1(11 - 1 downto 0);
        elsif (((tmp_121_reg_26449 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff1_5_V_address0 <= iBuff1_5_V_addr_5_gep_fu_3190_p3;
        elsif (((tmp_121_reg_26449 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff1_5_V_address0 <= tmp_39_fu_10332_p1(11 - 1 downto 0);
        elsif (((tmp_123_reg_26305 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (or_cond3019_i_reg_26377 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff1_5_V_address0 <= tmp_45_fu_10222_p1(11 - 1 downto 0);
        else 
            iBuff1_5_V_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    iBuff1_5_V_address1_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_124_reg_26341, or_cond3020_i_reg_26413, tmp_122_reg_26509, iBuff1_5_V_addr_7_gep_fu_3206_p3, tmp_69_reg_30631, ap_enable_reg_pp1_iter3, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_block_pp1_stage0, tmp_44_fu_10187_p1, tmp_38_fu_10265_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1))) then 
            iBuff1_5_V_address1 <= tmp_69_reg_30631(11 - 1 downto 0);
        elsif (((tmp_122_reg_26509 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff1_5_V_address1 <= iBuff1_5_V_addr_7_gep_fu_3206_p3;
        elsif (((tmp_122_reg_26509 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff1_5_V_address1 <= tmp_38_fu_10265_p1(11 - 1 downto 0);
        elsif (((tmp_124_reg_26341 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (or_cond3020_i_reg_26413 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff1_5_V_address1 <= tmp_44_fu_10187_p1(11 - 1 downto 0);
        else 
            iBuff1_5_V_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    iBuff1_5_V_ce0_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_123_reg_26305, or_cond3019_i_reg_26377, tmp_121_reg_26449, ap_block_pp1_stage0_11001, tmp_52_reg_30262_pp1_iter1_reg, tmp_64_reg_30310, tmp_156_reg_30314, or_cond3024_i_reg_30350, tmp_155_reg_30386, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2)
    begin
        if ((((tmp_123_reg_26305 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_cond3019_i_reg_26377 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_121_reg_26449 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_121_reg_26449 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_156_reg_30314 = ap_const_lv1_0) and (tmp_64_reg_30310 = ap_const_lv1_0) and (or_cond3024_i_reg_30350 = ap_const_lv1_1) and (tmp_52_reg_30262_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)) or ((tmp_155_reg_30386 = ap_const_lv1_0) and (tmp_64_reg_30310 = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)))) then 
            iBuff1_5_V_ce0 <= ap_const_logic_1;
        else 
            iBuff1_5_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    iBuff1_5_V_ce1_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_124_reg_26341, or_cond3020_i_reg_26413, tmp_122_reg_26509, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter3, ap_enable_reg_pp0_iter2)
    begin
        if ((((tmp_124_reg_26341 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_cond3020_i_reg_26413 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_122_reg_26509 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_122_reg_26509 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1)))) then 
            iBuff1_5_V_ce1 <= ap_const_logic_1;
        else 
            iBuff1_5_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    iBuff1_6_V_addr_5_gep_fu_3254_p3 <= tmp_39_fu_10332_p1(11 - 1 downto 0);
    iBuff1_6_V_addr_7_gep_fu_3270_p3 <= tmp_38_fu_10265_p1(11 - 1 downto 0);

    iBuff1_6_V_address0_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_123_reg_26305, or_cond3019_i_reg_26377, tmp_121_reg_26449, iBuff1_6_V_addr_5_gep_fu_3254_p3, tmp_52_reg_30262_pp1_iter1_reg, tmp_64_reg_30310, tmp_156_reg_30314, or_cond3024_i_reg_30350, tmp_155_reg_30386, tmp_69_fu_19372_p1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2, ap_block_pp0_stage0, ap_block_pp1_stage0, tmp_45_fu_10222_p1, tmp_39_fu_10332_p1, tmp_72_fu_19329_p1)
    begin
        if (((tmp_155_reg_30386 = ap_const_lv1_0) and (tmp_64_reg_30310 = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            iBuff1_6_V_address0 <= tmp_69_fu_19372_p1(11 - 1 downto 0);
        elsif (((tmp_156_reg_30314 = ap_const_lv1_0) and (tmp_64_reg_30310 = ap_const_lv1_0) and (or_cond3024_i_reg_30350 = ap_const_lv1_1) and (tmp_52_reg_30262_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            iBuff1_6_V_address0 <= tmp_72_fu_19329_p1(11 - 1 downto 0);
        elsif (((tmp_121_reg_26449 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff1_6_V_address0 <= iBuff1_6_V_addr_5_gep_fu_3254_p3;
        elsif (((tmp_121_reg_26449 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff1_6_V_address0 <= tmp_39_fu_10332_p1(11 - 1 downto 0);
        elsif (((tmp_123_reg_26305 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (or_cond3019_i_reg_26377 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff1_6_V_address0 <= tmp_45_fu_10222_p1(11 - 1 downto 0);
        else 
            iBuff1_6_V_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    iBuff1_6_V_address1_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_124_reg_26341, or_cond3020_i_reg_26413, tmp_122_reg_26509, iBuff1_6_V_addr_7_gep_fu_3270_p3, tmp_69_reg_30631, ap_enable_reg_pp1_iter3, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_block_pp1_stage0, tmp_44_fu_10187_p1, tmp_38_fu_10265_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1))) then 
            iBuff1_6_V_address1 <= tmp_69_reg_30631(11 - 1 downto 0);
        elsif (((tmp_122_reg_26509 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff1_6_V_address1 <= iBuff1_6_V_addr_7_gep_fu_3270_p3;
        elsif (((tmp_122_reg_26509 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff1_6_V_address1 <= tmp_38_fu_10265_p1(11 - 1 downto 0);
        elsif (((tmp_124_reg_26341 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (or_cond3020_i_reg_26413 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff1_6_V_address1 <= tmp_44_fu_10187_p1(11 - 1 downto 0);
        else 
            iBuff1_6_V_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    iBuff1_6_V_ce0_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_123_reg_26305, or_cond3019_i_reg_26377, tmp_121_reg_26449, ap_block_pp1_stage0_11001, tmp_52_reg_30262_pp1_iter1_reg, tmp_64_reg_30310, tmp_156_reg_30314, or_cond3024_i_reg_30350, tmp_155_reg_30386, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2)
    begin
        if ((((tmp_123_reg_26305 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_cond3019_i_reg_26377 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_121_reg_26449 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_121_reg_26449 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_156_reg_30314 = ap_const_lv1_0) and (tmp_64_reg_30310 = ap_const_lv1_0) and (or_cond3024_i_reg_30350 = ap_const_lv1_1) and (tmp_52_reg_30262_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)) or ((tmp_155_reg_30386 = ap_const_lv1_0) and (tmp_64_reg_30310 = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)))) then 
            iBuff1_6_V_ce0 <= ap_const_logic_1;
        else 
            iBuff1_6_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    iBuff1_6_V_ce1_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_124_reg_26341, or_cond3020_i_reg_26413, tmp_122_reg_26509, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter3, ap_enable_reg_pp0_iter2)
    begin
        if ((((tmp_124_reg_26341 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_cond3020_i_reg_26413 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_122_reg_26509 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_122_reg_26509 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1)))) then 
            iBuff1_6_V_ce1 <= ap_const_logic_1;
        else 
            iBuff1_6_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    iBuff1_7_V_addr_5_gep_fu_3318_p3 <= tmp_39_fu_10332_p1(11 - 1 downto 0);
    iBuff1_7_V_addr_7_gep_fu_3334_p3 <= tmp_38_fu_10265_p1(11 - 1 downto 0);

    iBuff1_7_V_address0_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_123_reg_26305, or_cond3019_i_reg_26377, tmp_121_reg_26449, iBuff1_7_V_addr_5_gep_fu_3318_p3, tmp_52_reg_30262_pp1_iter1_reg, tmp_64_reg_30310, tmp_156_reg_30314, or_cond3024_i_reg_30350, tmp_155_reg_30386, tmp_69_fu_19372_p1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2, ap_block_pp0_stage0, ap_block_pp1_stage0, tmp_45_fu_10222_p1, tmp_39_fu_10332_p1, tmp_72_fu_19329_p1)
    begin
        if (((tmp_155_reg_30386 = ap_const_lv1_0) and (tmp_64_reg_30310 = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            iBuff1_7_V_address0 <= tmp_69_fu_19372_p1(11 - 1 downto 0);
        elsif (((tmp_156_reg_30314 = ap_const_lv1_0) and (tmp_64_reg_30310 = ap_const_lv1_0) and (or_cond3024_i_reg_30350 = ap_const_lv1_1) and (tmp_52_reg_30262_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            iBuff1_7_V_address0 <= tmp_72_fu_19329_p1(11 - 1 downto 0);
        elsif (((tmp_121_reg_26449 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff1_7_V_address0 <= iBuff1_7_V_addr_5_gep_fu_3318_p3;
        elsif (((tmp_121_reg_26449 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff1_7_V_address0 <= tmp_39_fu_10332_p1(11 - 1 downto 0);
        elsif (((tmp_123_reg_26305 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (or_cond3019_i_reg_26377 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff1_7_V_address0 <= tmp_45_fu_10222_p1(11 - 1 downto 0);
        else 
            iBuff1_7_V_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    iBuff1_7_V_address1_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_124_reg_26341, or_cond3020_i_reg_26413, tmp_122_reg_26509, iBuff1_7_V_addr_7_gep_fu_3334_p3, tmp_69_reg_30631, ap_enable_reg_pp1_iter3, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_block_pp1_stage0, tmp_44_fu_10187_p1, tmp_38_fu_10265_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1))) then 
            iBuff1_7_V_address1 <= tmp_69_reg_30631(11 - 1 downto 0);
        elsif (((tmp_122_reg_26509 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff1_7_V_address1 <= iBuff1_7_V_addr_7_gep_fu_3334_p3;
        elsif (((tmp_122_reg_26509 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff1_7_V_address1 <= tmp_38_fu_10265_p1(11 - 1 downto 0);
        elsif (((tmp_124_reg_26341 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (or_cond3020_i_reg_26413 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff1_7_V_address1 <= tmp_44_fu_10187_p1(11 - 1 downto 0);
        else 
            iBuff1_7_V_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    iBuff1_7_V_ce0_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_123_reg_26305, or_cond3019_i_reg_26377, tmp_121_reg_26449, ap_block_pp1_stage0_11001, tmp_52_reg_30262_pp1_iter1_reg, tmp_64_reg_30310, tmp_156_reg_30314, or_cond3024_i_reg_30350, tmp_155_reg_30386, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2)
    begin
        if ((((tmp_123_reg_26305 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_cond3019_i_reg_26377 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_121_reg_26449 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_121_reg_26449 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_156_reg_30314 = ap_const_lv1_0) and (tmp_64_reg_30310 = ap_const_lv1_0) and (or_cond3024_i_reg_30350 = ap_const_lv1_1) and (tmp_52_reg_30262_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)) or ((tmp_155_reg_30386 = ap_const_lv1_0) and (tmp_64_reg_30310 = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)))) then 
            iBuff1_7_V_ce0 <= ap_const_logic_1;
        else 
            iBuff1_7_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    iBuff1_7_V_ce1_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_124_reg_26341, or_cond3020_i_reg_26413, tmp_122_reg_26509, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter3, ap_enable_reg_pp0_iter2)
    begin
        if ((((tmp_124_reg_26341 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_cond3020_i_reg_26413 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_122_reg_26509 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_122_reg_26509 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1)))) then 
            iBuff1_7_V_ce1 <= ap_const_logic_1;
        else 
            iBuff1_7_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    iBuff1_8_V_addr_6_gep_fu_3382_p3 <= tmp_39_fu_10332_p1(11 - 1 downto 0);
    iBuff1_8_V_addr_8_gep_fu_3398_p3 <= tmp_38_fu_10265_p1(11 - 1 downto 0);

    iBuff1_8_V_address0_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_123_reg_26305, or_cond3019_i_reg_26377, tmp_121_reg_26449, iBuff1_8_V_addr_6_gep_fu_3382_p3, tmp_52_reg_30262_pp1_iter1_reg, tmp_64_reg_30310, tmp_156_reg_30314, or_cond3024_i_reg_30350, tmp_69_fu_19372_p1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2, ap_block_pp0_stage0, ap_block_pp1_stage0, tmp_45_fu_10222_p1, tmp_39_fu_10332_p1, tmp_72_fu_19329_p1)
    begin
        if (((tmp_64_reg_30310 = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            iBuff1_8_V_address0 <= tmp_69_fu_19372_p1(11 - 1 downto 0);
        elsif (((tmp_156_reg_30314 = ap_const_lv1_0) and (tmp_64_reg_30310 = ap_const_lv1_0) and (or_cond3024_i_reg_30350 = ap_const_lv1_1) and (tmp_52_reg_30262_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            iBuff1_8_V_address0 <= tmp_72_fu_19329_p1(11 - 1 downto 0);
        elsif (((tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff1_8_V_address0 <= iBuff1_8_V_addr_6_gep_fu_3382_p3;
        elsif (((tmp_121_reg_26449 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff1_8_V_address0 <= tmp_39_fu_10332_p1(11 - 1 downto 0);
        elsif (((tmp_123_reg_26305 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (or_cond3019_i_reg_26377 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff1_8_V_address0 <= tmp_45_fu_10222_p1(11 - 1 downto 0);
        else 
            iBuff1_8_V_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    iBuff1_8_V_address1_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_124_reg_26341, or_cond3020_i_reg_26413, tmp_122_reg_26509, iBuff1_8_V_addr_8_gep_fu_3398_p3, tmp_69_reg_30631, ap_enable_reg_pp1_iter3, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_block_pp1_stage0, tmp_44_fu_10187_p1, tmp_38_fu_10265_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1))) then 
            iBuff1_8_V_address1 <= tmp_69_reg_30631(11 - 1 downto 0);
        elsif (((tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff1_8_V_address1 <= iBuff1_8_V_addr_8_gep_fu_3398_p3;
        elsif (((tmp_122_reg_26509 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff1_8_V_address1 <= tmp_38_fu_10265_p1(11 - 1 downto 0);
        elsif (((tmp_124_reg_26341 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (or_cond3020_i_reg_26413 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff1_8_V_address1 <= tmp_44_fu_10187_p1(11 - 1 downto 0);
        else 
            iBuff1_8_V_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    iBuff1_8_V_ce0_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_123_reg_26305, or_cond3019_i_reg_26377, tmp_121_reg_26449, ap_block_pp1_stage0_11001, tmp_52_reg_30262_pp1_iter1_reg, tmp_64_reg_30310, tmp_156_reg_30314, or_cond3024_i_reg_30350, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2)
    begin
        if ((((tmp_123_reg_26305 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_cond3019_i_reg_26377 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_121_reg_26449 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_156_reg_30314 = ap_const_lv1_0) and (tmp_64_reg_30310 = ap_const_lv1_0) and (or_cond3024_i_reg_30350 = ap_const_lv1_1) and (tmp_52_reg_30262_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)) or ((tmp_64_reg_30310 = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)))) then 
            iBuff1_8_V_ce0 <= ap_const_logic_1;
        else 
            iBuff1_8_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    iBuff1_8_V_ce1_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_124_reg_26341, or_cond3020_i_reg_26413, tmp_122_reg_26509, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter3, ap_enable_reg_pp0_iter2)
    begin
        if ((((tmp_124_reg_26341 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_cond3020_i_reg_26413 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_122_reg_26509 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1)))) then 
            iBuff1_8_V_ce1 <= ap_const_logic_1;
        else 
            iBuff1_8_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    iBuff1_9_V_addr_6_gep_fu_3446_p3 <= tmp_39_fu_10332_p1(11 - 1 downto 0);
    iBuff1_9_V_addr_8_gep_fu_3462_p3 <= tmp_38_fu_10265_p1(11 - 1 downto 0);

    iBuff1_9_V_address0_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_123_reg_26305, or_cond3019_i_reg_26377, tmp_121_reg_26449, iBuff1_9_V_addr_6_gep_fu_3446_p3, tmp_52_reg_30262_pp1_iter1_reg, tmp_64_reg_30310, tmp_156_reg_30314, or_cond3024_i_reg_30350, tmp_69_fu_19372_p1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2, ap_block_pp0_stage0, ap_block_pp1_stage0, tmp_45_fu_10222_p1, tmp_39_fu_10332_p1, tmp_72_fu_19329_p1)
    begin
        if (((tmp_64_reg_30310 = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            iBuff1_9_V_address0 <= tmp_69_fu_19372_p1(11 - 1 downto 0);
        elsif (((tmp_156_reg_30314 = ap_const_lv1_0) and (tmp_64_reg_30310 = ap_const_lv1_0) and (or_cond3024_i_reg_30350 = ap_const_lv1_1) and (tmp_52_reg_30262_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            iBuff1_9_V_address0 <= tmp_72_fu_19329_p1(11 - 1 downto 0);
        elsif (((tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff1_9_V_address0 <= iBuff1_9_V_addr_6_gep_fu_3446_p3;
        elsif (((tmp_121_reg_26449 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff1_9_V_address0 <= tmp_39_fu_10332_p1(11 - 1 downto 0);
        elsif (((tmp_123_reg_26305 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (or_cond3019_i_reg_26377 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff1_9_V_address0 <= tmp_45_fu_10222_p1(11 - 1 downto 0);
        else 
            iBuff1_9_V_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    iBuff1_9_V_address1_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_124_reg_26341, or_cond3020_i_reg_26413, tmp_122_reg_26509, iBuff1_9_V_addr_8_gep_fu_3462_p3, tmp_69_reg_30631, ap_enable_reg_pp1_iter3, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_block_pp1_stage0, tmp_44_fu_10187_p1, tmp_38_fu_10265_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1))) then 
            iBuff1_9_V_address1 <= tmp_69_reg_30631(11 - 1 downto 0);
        elsif (((tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff1_9_V_address1 <= iBuff1_9_V_addr_8_gep_fu_3462_p3;
        elsif (((tmp_122_reg_26509 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff1_9_V_address1 <= tmp_38_fu_10265_p1(11 - 1 downto 0);
        elsif (((tmp_124_reg_26341 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (or_cond3020_i_reg_26413 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff1_9_V_address1 <= tmp_44_fu_10187_p1(11 - 1 downto 0);
        else 
            iBuff1_9_V_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    iBuff1_9_V_ce0_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_123_reg_26305, or_cond3019_i_reg_26377, tmp_121_reg_26449, ap_block_pp1_stage0_11001, tmp_52_reg_30262_pp1_iter1_reg, tmp_64_reg_30310, tmp_156_reg_30314, or_cond3024_i_reg_30350, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2)
    begin
        if ((((tmp_123_reg_26305 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_cond3019_i_reg_26377 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_121_reg_26449 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_156_reg_30314 = ap_const_lv1_0) and (tmp_64_reg_30310 = ap_const_lv1_0) and (or_cond3024_i_reg_30350 = ap_const_lv1_1) and (tmp_52_reg_30262_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)) or ((tmp_64_reg_30310 = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)))) then 
            iBuff1_9_V_ce0 <= ap_const_logic_1;
        else 
            iBuff1_9_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    iBuff1_9_V_ce1_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_124_reg_26341, or_cond3020_i_reg_26413, tmp_122_reg_26509, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter3, ap_enable_reg_pp0_iter2)
    begin
        if ((((tmp_124_reg_26341 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_cond3020_i_reg_26413 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_122_reg_26509 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1)))) then 
            iBuff1_9_V_ce1 <= ap_const_logic_1;
        else 
            iBuff1_9_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    iBuff2_0_V_addr_2_gep_fu_2878_p3 <= tmp_39_fu_10332_p1(11 - 1 downto 0);
    iBuff2_0_V_addr_4_gep_fu_2894_p3 <= tmp_38_fu_10265_p1(11 - 1 downto 0);

    iBuff2_0_V_address0_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_123_reg_26305, or_cond3019_i_reg_26377, tmp_121_reg_26449, iBuff2_0_V_addr_2_gep_fu_2878_p3, tmp_52_reg_30262_pp1_iter1_reg, tmp_64_reg_30310, tmp_156_reg_30314, or_cond3024_i_reg_30350, tmp_155_reg_30386, tmp_69_fu_19372_p1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2, ap_block_pp0_stage0, ap_block_pp1_stage0, tmp_45_fu_10222_p1, tmp_39_fu_10332_p1, tmp_72_fu_19329_p1)
    begin
        if (((tmp_155_reg_30386 = ap_const_lv1_0) and (tmp_64_reg_30310 = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            iBuff2_0_V_address0 <= tmp_69_fu_19372_p1(11 - 1 downto 0);
        elsif (((tmp_156_reg_30314 = ap_const_lv1_0) and (tmp_64_reg_30310 = ap_const_lv1_0) and (or_cond3024_i_reg_30350 = ap_const_lv1_1) and (tmp_52_reg_30262_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            iBuff2_0_V_address0 <= tmp_72_fu_19329_p1(11 - 1 downto 0);
        elsif (((tmp_121_reg_26449 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff2_0_V_address0 <= iBuff2_0_V_addr_2_gep_fu_2878_p3;
        elsif (((tmp_121_reg_26449 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff2_0_V_address0 <= tmp_39_fu_10332_p1(11 - 1 downto 0);
        elsif (((tmp_123_reg_26305 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (or_cond3019_i_reg_26377 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff2_0_V_address0 <= tmp_45_fu_10222_p1(11 - 1 downto 0);
        else 
            iBuff2_0_V_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    iBuff2_0_V_address1_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_124_reg_26341, or_cond3020_i_reg_26413, tmp_122_reg_26509, iBuff2_0_V_addr_4_gep_fu_2894_p3, tmp_69_reg_30631, ap_enable_reg_pp1_iter3, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_block_pp1_stage0, tmp_44_fu_10187_p1, tmp_38_fu_10265_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1))) then 
            iBuff2_0_V_address1 <= tmp_69_reg_30631(11 - 1 downto 0);
        elsif (((tmp_122_reg_26509 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff2_0_V_address1 <= iBuff2_0_V_addr_4_gep_fu_2894_p3;
        elsif (((tmp_122_reg_26509 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff2_0_V_address1 <= tmp_38_fu_10265_p1(11 - 1 downto 0);
        elsif (((tmp_124_reg_26341 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (or_cond3020_i_reg_26413 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff2_0_V_address1 <= tmp_44_fu_10187_p1(11 - 1 downto 0);
        else 
            iBuff2_0_V_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    iBuff2_0_V_ce0_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_123_reg_26305, or_cond3019_i_reg_26377, tmp_121_reg_26449, ap_block_pp1_stage0_11001, tmp_52_reg_30262_pp1_iter1_reg, tmp_64_reg_30310, tmp_156_reg_30314, or_cond3024_i_reg_30350, tmp_155_reg_30386, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2)
    begin
        if ((((tmp_123_reg_26305 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_cond3019_i_reg_26377 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_121_reg_26449 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_121_reg_26449 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_156_reg_30314 = ap_const_lv1_0) and (tmp_64_reg_30310 = ap_const_lv1_0) and (or_cond3024_i_reg_30350 = ap_const_lv1_1) and (tmp_52_reg_30262_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)) or ((tmp_155_reg_30386 = ap_const_lv1_0) and (tmp_64_reg_30310 = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)))) then 
            iBuff2_0_V_ce0 <= ap_const_logic_1;
        else 
            iBuff2_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    iBuff2_0_V_ce1_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_124_reg_26341, or_cond3020_i_reg_26413, tmp_122_reg_26509, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter3, ap_enable_reg_pp0_iter2)
    begin
        if ((((tmp_124_reg_26341 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_cond3020_i_reg_26413 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_122_reg_26509 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_122_reg_26509 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1)))) then 
            iBuff2_0_V_ce1 <= ap_const_logic_1;
        else 
            iBuff2_0_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    iBuff2_10_V_addr_6_gep_fu_3518_p3 <= tmp_39_fu_10332_p1(11 - 1 downto 0);
    iBuff2_10_V_addr_8_gep_fu_3534_p3 <= tmp_38_fu_10265_p1(11 - 1 downto 0);

    iBuff2_10_V_address0_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_123_reg_26305, or_cond3019_i_reg_26377, tmp_121_reg_26449, iBuff2_10_V_addr_6_gep_fu_3518_p3, tmp_52_reg_30262_pp1_iter1_reg, tmp_64_reg_30310, tmp_156_reg_30314, or_cond3024_i_reg_30350, tmp_69_fu_19372_p1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2, ap_block_pp0_stage0, ap_block_pp1_stage0, tmp_45_fu_10222_p1, tmp_39_fu_10332_p1, tmp_72_fu_19329_p1)
    begin
        if (((tmp_64_reg_30310 = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            iBuff2_10_V_address0 <= tmp_69_fu_19372_p1(11 - 1 downto 0);
        elsif (((tmp_156_reg_30314 = ap_const_lv1_0) and (tmp_64_reg_30310 = ap_const_lv1_0) and (or_cond3024_i_reg_30350 = ap_const_lv1_1) and (tmp_52_reg_30262_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            iBuff2_10_V_address0 <= tmp_72_fu_19329_p1(11 - 1 downto 0);
        elsif (((tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff2_10_V_address0 <= iBuff2_10_V_addr_6_gep_fu_3518_p3;
        elsif (((tmp_121_reg_26449 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff2_10_V_address0 <= tmp_39_fu_10332_p1(11 - 1 downto 0);
        elsif (((tmp_123_reg_26305 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (or_cond3019_i_reg_26377 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff2_10_V_address0 <= tmp_45_fu_10222_p1(11 - 1 downto 0);
        else 
            iBuff2_10_V_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    iBuff2_10_V_address1_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_124_reg_26341, or_cond3020_i_reg_26413, tmp_122_reg_26509, iBuff2_10_V_addr_8_gep_fu_3534_p3, tmp_69_reg_30631, ap_enable_reg_pp1_iter3, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_block_pp1_stage0, tmp_44_fu_10187_p1, tmp_38_fu_10265_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1))) then 
            iBuff2_10_V_address1 <= tmp_69_reg_30631(11 - 1 downto 0);
        elsif (((tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff2_10_V_address1 <= iBuff2_10_V_addr_8_gep_fu_3534_p3;
        elsif (((tmp_122_reg_26509 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff2_10_V_address1 <= tmp_38_fu_10265_p1(11 - 1 downto 0);
        elsif (((tmp_124_reg_26341 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (or_cond3020_i_reg_26413 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff2_10_V_address1 <= tmp_44_fu_10187_p1(11 - 1 downto 0);
        else 
            iBuff2_10_V_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    iBuff2_10_V_ce0_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_123_reg_26305, or_cond3019_i_reg_26377, tmp_121_reg_26449, ap_block_pp1_stage0_11001, tmp_52_reg_30262_pp1_iter1_reg, tmp_64_reg_30310, tmp_156_reg_30314, or_cond3024_i_reg_30350, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2)
    begin
        if ((((tmp_123_reg_26305 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_cond3019_i_reg_26377 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_121_reg_26449 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_156_reg_30314 = ap_const_lv1_0) and (tmp_64_reg_30310 = ap_const_lv1_0) and (or_cond3024_i_reg_30350 = ap_const_lv1_1) and (tmp_52_reg_30262_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)) or ((tmp_64_reg_30310 = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)))) then 
            iBuff2_10_V_ce0 <= ap_const_logic_1;
        else 
            iBuff2_10_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    iBuff2_10_V_ce1_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_124_reg_26341, or_cond3020_i_reg_26413, tmp_122_reg_26509, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter3, ap_enable_reg_pp0_iter2)
    begin
        if ((((tmp_124_reg_26341 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_cond3020_i_reg_26413 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_122_reg_26509 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1)))) then 
            iBuff2_10_V_ce1 <= ap_const_logic_1;
        else 
            iBuff2_10_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    iBuff2_11_V_addr_6_gep_fu_3582_p3 <= tmp_39_fu_10332_p1(11 - 1 downto 0);
    iBuff2_11_V_addr_8_gep_fu_3598_p3 <= tmp_38_fu_10265_p1(11 - 1 downto 0);

    iBuff2_11_V_address0_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_123_reg_26305, or_cond3019_i_reg_26377, tmp_121_reg_26449, iBuff2_11_V_addr_6_gep_fu_3582_p3, tmp_52_reg_30262_pp1_iter1_reg, tmp_64_reg_30310, tmp_156_reg_30314, or_cond3024_i_reg_30350, tmp_69_fu_19372_p1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2, ap_block_pp0_stage0, ap_block_pp1_stage0, tmp_45_fu_10222_p1, tmp_39_fu_10332_p1, tmp_72_fu_19329_p1)
    begin
        if (((tmp_64_reg_30310 = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            iBuff2_11_V_address0 <= tmp_69_fu_19372_p1(11 - 1 downto 0);
        elsif (((tmp_156_reg_30314 = ap_const_lv1_0) and (tmp_64_reg_30310 = ap_const_lv1_0) and (or_cond3024_i_reg_30350 = ap_const_lv1_1) and (tmp_52_reg_30262_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            iBuff2_11_V_address0 <= tmp_72_fu_19329_p1(11 - 1 downto 0);
        elsif (((tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff2_11_V_address0 <= iBuff2_11_V_addr_6_gep_fu_3582_p3;
        elsif (((tmp_121_reg_26449 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff2_11_V_address0 <= tmp_39_fu_10332_p1(11 - 1 downto 0);
        elsif (((tmp_123_reg_26305 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (or_cond3019_i_reg_26377 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff2_11_V_address0 <= tmp_45_fu_10222_p1(11 - 1 downto 0);
        else 
            iBuff2_11_V_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    iBuff2_11_V_address1_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_124_reg_26341, or_cond3020_i_reg_26413, tmp_122_reg_26509, iBuff2_11_V_addr_8_gep_fu_3598_p3, tmp_69_reg_30631, ap_enable_reg_pp1_iter3, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_block_pp1_stage0, tmp_44_fu_10187_p1, tmp_38_fu_10265_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1))) then 
            iBuff2_11_V_address1 <= tmp_69_reg_30631(11 - 1 downto 0);
        elsif (((tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff2_11_V_address1 <= iBuff2_11_V_addr_8_gep_fu_3598_p3;
        elsif (((tmp_122_reg_26509 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff2_11_V_address1 <= tmp_38_fu_10265_p1(11 - 1 downto 0);
        elsif (((tmp_124_reg_26341 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (or_cond3020_i_reg_26413 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff2_11_V_address1 <= tmp_44_fu_10187_p1(11 - 1 downto 0);
        else 
            iBuff2_11_V_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    iBuff2_11_V_ce0_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_123_reg_26305, or_cond3019_i_reg_26377, tmp_121_reg_26449, ap_block_pp1_stage0_11001, tmp_52_reg_30262_pp1_iter1_reg, tmp_64_reg_30310, tmp_156_reg_30314, or_cond3024_i_reg_30350, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2)
    begin
        if ((((tmp_123_reg_26305 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_cond3019_i_reg_26377 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_121_reg_26449 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_156_reg_30314 = ap_const_lv1_0) and (tmp_64_reg_30310 = ap_const_lv1_0) and (or_cond3024_i_reg_30350 = ap_const_lv1_1) and (tmp_52_reg_30262_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)) or ((tmp_64_reg_30310 = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)))) then 
            iBuff2_11_V_ce0 <= ap_const_logic_1;
        else 
            iBuff2_11_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    iBuff2_11_V_ce1_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_124_reg_26341, or_cond3020_i_reg_26413, tmp_122_reg_26509, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter3, ap_enable_reg_pp0_iter2)
    begin
        if ((((tmp_124_reg_26341 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_cond3020_i_reg_26413 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_122_reg_26509 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1)))) then 
            iBuff2_11_V_ce1 <= ap_const_logic_1;
        else 
            iBuff2_11_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    iBuff2_12_V_addr_6_gep_fu_3646_p3 <= tmp_39_fu_10332_p1(11 - 1 downto 0);
    iBuff2_12_V_addr_8_gep_fu_3662_p3 <= tmp_38_fu_10265_p1(11 - 1 downto 0);

    iBuff2_12_V_address0_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_123_reg_26305, or_cond3019_i_reg_26377, tmp_121_reg_26449, iBuff2_12_V_addr_6_gep_fu_3646_p3, tmp_52_reg_30262_pp1_iter1_reg, tmp_64_reg_30310, tmp_156_reg_30314, or_cond3024_i_reg_30350, tmp_69_fu_19372_p1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2, ap_block_pp0_stage0, ap_block_pp1_stage0, tmp_45_fu_10222_p1, tmp_39_fu_10332_p1, tmp_72_fu_19329_p1)
    begin
        if (((tmp_64_reg_30310 = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            iBuff2_12_V_address0 <= tmp_69_fu_19372_p1(11 - 1 downto 0);
        elsif (((tmp_156_reg_30314 = ap_const_lv1_0) and (tmp_64_reg_30310 = ap_const_lv1_0) and (or_cond3024_i_reg_30350 = ap_const_lv1_1) and (tmp_52_reg_30262_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            iBuff2_12_V_address0 <= tmp_72_fu_19329_p1(11 - 1 downto 0);
        elsif (((tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff2_12_V_address0 <= iBuff2_12_V_addr_6_gep_fu_3646_p3;
        elsif (((tmp_121_reg_26449 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff2_12_V_address0 <= tmp_39_fu_10332_p1(11 - 1 downto 0);
        elsif (((tmp_123_reg_26305 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (or_cond3019_i_reg_26377 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff2_12_V_address0 <= tmp_45_fu_10222_p1(11 - 1 downto 0);
        else 
            iBuff2_12_V_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    iBuff2_12_V_address1_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_124_reg_26341, or_cond3020_i_reg_26413, tmp_122_reg_26509, iBuff2_12_V_addr_8_gep_fu_3662_p3, tmp_69_reg_30631, ap_enable_reg_pp1_iter3, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_block_pp1_stage0, tmp_44_fu_10187_p1, tmp_38_fu_10265_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1))) then 
            iBuff2_12_V_address1 <= tmp_69_reg_30631(11 - 1 downto 0);
        elsif (((tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff2_12_V_address1 <= iBuff2_12_V_addr_8_gep_fu_3662_p3;
        elsif (((tmp_122_reg_26509 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff2_12_V_address1 <= tmp_38_fu_10265_p1(11 - 1 downto 0);
        elsif (((tmp_124_reg_26341 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (or_cond3020_i_reg_26413 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff2_12_V_address1 <= tmp_44_fu_10187_p1(11 - 1 downto 0);
        else 
            iBuff2_12_V_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    iBuff2_12_V_ce0_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_123_reg_26305, or_cond3019_i_reg_26377, tmp_121_reg_26449, ap_block_pp1_stage0_11001, tmp_52_reg_30262_pp1_iter1_reg, tmp_64_reg_30310, tmp_156_reg_30314, or_cond3024_i_reg_30350, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2)
    begin
        if ((((tmp_123_reg_26305 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_cond3019_i_reg_26377 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_121_reg_26449 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_156_reg_30314 = ap_const_lv1_0) and (tmp_64_reg_30310 = ap_const_lv1_0) and (or_cond3024_i_reg_30350 = ap_const_lv1_1) and (tmp_52_reg_30262_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)) or ((tmp_64_reg_30310 = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)))) then 
            iBuff2_12_V_ce0 <= ap_const_logic_1;
        else 
            iBuff2_12_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    iBuff2_12_V_ce1_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_124_reg_26341, or_cond3020_i_reg_26413, tmp_122_reg_26509, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter3, ap_enable_reg_pp0_iter2)
    begin
        if ((((tmp_124_reg_26341 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_cond3020_i_reg_26413 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_122_reg_26509 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1)))) then 
            iBuff2_12_V_ce1 <= ap_const_logic_1;
        else 
            iBuff2_12_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    iBuff2_13_V_addr_6_gep_fu_3710_p3 <= tmp_39_fu_10332_p1(11 - 1 downto 0);
    iBuff2_13_V_addr_8_gep_fu_3726_p3 <= tmp_38_fu_10265_p1(11 - 1 downto 0);

    iBuff2_13_V_address0_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_123_reg_26305, or_cond3019_i_reg_26377, tmp_121_reg_26449, iBuff2_13_V_addr_6_gep_fu_3710_p3, tmp_52_reg_30262_pp1_iter1_reg, tmp_64_reg_30310, tmp_156_reg_30314, or_cond3024_i_reg_30350, tmp_69_fu_19372_p1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2, ap_block_pp0_stage0, ap_block_pp1_stage0, tmp_45_fu_10222_p1, tmp_39_fu_10332_p1, tmp_72_fu_19329_p1)
    begin
        if (((tmp_64_reg_30310 = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            iBuff2_13_V_address0 <= tmp_69_fu_19372_p1(11 - 1 downto 0);
        elsif (((tmp_156_reg_30314 = ap_const_lv1_0) and (tmp_64_reg_30310 = ap_const_lv1_0) and (or_cond3024_i_reg_30350 = ap_const_lv1_1) and (tmp_52_reg_30262_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            iBuff2_13_V_address0 <= tmp_72_fu_19329_p1(11 - 1 downto 0);
        elsif (((tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff2_13_V_address0 <= iBuff2_13_V_addr_6_gep_fu_3710_p3;
        elsif (((tmp_121_reg_26449 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff2_13_V_address0 <= tmp_39_fu_10332_p1(11 - 1 downto 0);
        elsif (((tmp_123_reg_26305 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (or_cond3019_i_reg_26377 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff2_13_V_address0 <= tmp_45_fu_10222_p1(11 - 1 downto 0);
        else 
            iBuff2_13_V_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    iBuff2_13_V_address1_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_124_reg_26341, or_cond3020_i_reg_26413, tmp_122_reg_26509, iBuff2_13_V_addr_8_gep_fu_3726_p3, tmp_69_reg_30631, ap_enable_reg_pp1_iter3, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_block_pp1_stage0, tmp_44_fu_10187_p1, tmp_38_fu_10265_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1))) then 
            iBuff2_13_V_address1 <= tmp_69_reg_30631(11 - 1 downto 0);
        elsif (((tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff2_13_V_address1 <= iBuff2_13_V_addr_8_gep_fu_3726_p3;
        elsif (((tmp_122_reg_26509 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff2_13_V_address1 <= tmp_38_fu_10265_p1(11 - 1 downto 0);
        elsif (((tmp_124_reg_26341 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (or_cond3020_i_reg_26413 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff2_13_V_address1 <= tmp_44_fu_10187_p1(11 - 1 downto 0);
        else 
            iBuff2_13_V_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    iBuff2_13_V_ce0_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_123_reg_26305, or_cond3019_i_reg_26377, tmp_121_reg_26449, ap_block_pp1_stage0_11001, tmp_52_reg_30262_pp1_iter1_reg, tmp_64_reg_30310, tmp_156_reg_30314, or_cond3024_i_reg_30350, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2)
    begin
        if ((((tmp_123_reg_26305 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_cond3019_i_reg_26377 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_121_reg_26449 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_156_reg_30314 = ap_const_lv1_0) and (tmp_64_reg_30310 = ap_const_lv1_0) and (or_cond3024_i_reg_30350 = ap_const_lv1_1) and (tmp_52_reg_30262_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)) or ((tmp_64_reg_30310 = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)))) then 
            iBuff2_13_V_ce0 <= ap_const_logic_1;
        else 
            iBuff2_13_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    iBuff2_13_V_ce1_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_124_reg_26341, or_cond3020_i_reg_26413, tmp_122_reg_26509, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter3, ap_enable_reg_pp0_iter2)
    begin
        if ((((tmp_124_reg_26341 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_cond3020_i_reg_26413 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_122_reg_26509 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1)))) then 
            iBuff2_13_V_ce1 <= ap_const_logic_1;
        else 
            iBuff2_13_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    iBuff2_14_V_addr_6_gep_fu_3774_p3 <= tmp_39_fu_10332_p1(11 - 1 downto 0);
    iBuff2_14_V_addr_8_gep_fu_3790_p3 <= tmp_38_fu_10265_p1(11 - 1 downto 0);

    iBuff2_14_V_address0_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_123_reg_26305, or_cond3019_i_reg_26377, tmp_121_reg_26449, iBuff2_14_V_addr_6_gep_fu_3774_p3, tmp_52_reg_30262_pp1_iter1_reg, tmp_64_reg_30310, tmp_156_reg_30314, or_cond3024_i_reg_30350, tmp_69_fu_19372_p1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2, ap_block_pp0_stage0, ap_block_pp1_stage0, tmp_45_fu_10222_p1, tmp_39_fu_10332_p1, tmp_72_fu_19329_p1)
    begin
        if (((tmp_64_reg_30310 = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            iBuff2_14_V_address0 <= tmp_69_fu_19372_p1(11 - 1 downto 0);
        elsif (((tmp_156_reg_30314 = ap_const_lv1_0) and (tmp_64_reg_30310 = ap_const_lv1_0) and (or_cond3024_i_reg_30350 = ap_const_lv1_1) and (tmp_52_reg_30262_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            iBuff2_14_V_address0 <= tmp_72_fu_19329_p1(11 - 1 downto 0);
        elsif (((tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff2_14_V_address0 <= iBuff2_14_V_addr_6_gep_fu_3774_p3;
        elsif (((tmp_121_reg_26449 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff2_14_V_address0 <= tmp_39_fu_10332_p1(11 - 1 downto 0);
        elsif (((tmp_123_reg_26305 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (or_cond3019_i_reg_26377 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff2_14_V_address0 <= tmp_45_fu_10222_p1(11 - 1 downto 0);
        else 
            iBuff2_14_V_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    iBuff2_14_V_address1_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_124_reg_26341, or_cond3020_i_reg_26413, tmp_122_reg_26509, iBuff2_14_V_addr_8_gep_fu_3790_p3, tmp_69_reg_30631, ap_enable_reg_pp1_iter3, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_block_pp1_stage0, tmp_44_fu_10187_p1, tmp_38_fu_10265_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1))) then 
            iBuff2_14_V_address1 <= tmp_69_reg_30631(11 - 1 downto 0);
        elsif (((tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff2_14_V_address1 <= iBuff2_14_V_addr_8_gep_fu_3790_p3;
        elsif (((tmp_122_reg_26509 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff2_14_V_address1 <= tmp_38_fu_10265_p1(11 - 1 downto 0);
        elsif (((tmp_124_reg_26341 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (or_cond3020_i_reg_26413 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff2_14_V_address1 <= tmp_44_fu_10187_p1(11 - 1 downto 0);
        else 
            iBuff2_14_V_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    iBuff2_14_V_ce0_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_123_reg_26305, or_cond3019_i_reg_26377, tmp_121_reg_26449, ap_block_pp1_stage0_11001, tmp_52_reg_30262_pp1_iter1_reg, tmp_64_reg_30310, tmp_156_reg_30314, or_cond3024_i_reg_30350, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2)
    begin
        if ((((tmp_123_reg_26305 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_cond3019_i_reg_26377 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_121_reg_26449 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_156_reg_30314 = ap_const_lv1_0) and (tmp_64_reg_30310 = ap_const_lv1_0) and (or_cond3024_i_reg_30350 = ap_const_lv1_1) and (tmp_52_reg_30262_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)) or ((tmp_64_reg_30310 = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)))) then 
            iBuff2_14_V_ce0 <= ap_const_logic_1;
        else 
            iBuff2_14_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    iBuff2_14_V_ce1_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_124_reg_26341, or_cond3020_i_reg_26413, tmp_122_reg_26509, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter3, ap_enable_reg_pp0_iter2)
    begin
        if ((((tmp_124_reg_26341 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_cond3020_i_reg_26413 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_122_reg_26509 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1)))) then 
            iBuff2_14_V_ce1 <= ap_const_logic_1;
        else 
            iBuff2_14_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    iBuff2_15_V_addr_6_gep_fu_3838_p3 <= tmp_39_fu_10332_p1(11 - 1 downto 0);
    iBuff2_15_V_addr_8_gep_fu_3854_p3 <= tmp_38_fu_10265_p1(11 - 1 downto 0);

    iBuff2_15_V_address0_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_123_reg_26305, or_cond3019_i_reg_26377, tmp_121_reg_26449, iBuff2_15_V_addr_6_gep_fu_3838_p3, tmp_52_reg_30262_pp1_iter1_reg, tmp_64_reg_30310, tmp_156_reg_30314, or_cond3024_i_reg_30350, tmp_69_fu_19372_p1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2, ap_block_pp0_stage0, ap_block_pp1_stage0, tmp_45_fu_10222_p1, tmp_39_fu_10332_p1, tmp_72_fu_19329_p1)
    begin
        if (((tmp_64_reg_30310 = ap_const_lv1_1) and (tmp_52_reg_30262_pp1_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            iBuff2_15_V_address0 <= tmp_69_fu_19372_p1(11 - 1 downto 0);
        elsif (((tmp_156_reg_30314 = ap_const_lv1_0) and (tmp_64_reg_30310 = ap_const_lv1_0) and (or_cond3024_i_reg_30350 = ap_const_lv1_1) and (tmp_52_reg_30262_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            iBuff2_15_V_address0 <= tmp_72_fu_19329_p1(11 - 1 downto 0);
        elsif (((tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff2_15_V_address0 <= iBuff2_15_V_addr_6_gep_fu_3838_p3;
        elsif (((tmp_121_reg_26449 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff2_15_V_address0 <= tmp_39_fu_10332_p1(11 - 1 downto 0);
        elsif (((tmp_123_reg_26305 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (or_cond3019_i_reg_26377 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff2_15_V_address0 <= tmp_45_fu_10222_p1(11 - 1 downto 0);
        else 
            iBuff2_15_V_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    iBuff2_15_V_address1_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_124_reg_26341, or_cond3020_i_reg_26413, tmp_122_reg_26509, iBuff2_15_V_addr_8_gep_fu_3854_p3, tmp_69_reg_30631, ap_enable_reg_pp1_iter3, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_block_pp1_stage0, tmp_44_fu_10187_p1, tmp_38_fu_10265_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1))) then 
            iBuff2_15_V_address1 <= tmp_69_reg_30631(11 - 1 downto 0);
        elsif (((tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff2_15_V_address1 <= iBuff2_15_V_addr_8_gep_fu_3854_p3;
        elsif (((tmp_122_reg_26509 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff2_15_V_address1 <= tmp_38_fu_10265_p1(11 - 1 downto 0);
        elsif (((tmp_124_reg_26341 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (or_cond3020_i_reg_26413 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff2_15_V_address1 <= tmp_44_fu_10187_p1(11 - 1 downto 0);
        else 
            iBuff2_15_V_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    iBuff2_15_V_ce0_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_123_reg_26305, or_cond3019_i_reg_26377, tmp_121_reg_26449, ap_block_pp1_stage0_11001, tmp_52_reg_30262_pp1_iter1_reg, tmp_64_reg_30310, tmp_156_reg_30314, or_cond3024_i_reg_30350, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2)
    begin
        if ((((tmp_123_reg_26305 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_cond3019_i_reg_26377 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_121_reg_26449 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_156_reg_30314 = ap_const_lv1_0) and (tmp_64_reg_30310 = ap_const_lv1_0) and (or_cond3024_i_reg_30350 = ap_const_lv1_1) and (tmp_52_reg_30262_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)) or ((tmp_64_reg_30310 = ap_const_lv1_1) and (tmp_52_reg_30262_pp1_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)))) then 
            iBuff2_15_V_ce0 <= ap_const_logic_1;
        else 
            iBuff2_15_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    iBuff2_15_V_ce1_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_124_reg_26341, or_cond3020_i_reg_26413, tmp_122_reg_26509, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter3, ap_enable_reg_pp0_iter2)
    begin
        if ((((tmp_124_reg_26341 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_cond3020_i_reg_26413 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_122_reg_26509 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1)))) then 
            iBuff2_15_V_ce1 <= ap_const_logic_1;
        else 
            iBuff2_15_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    iBuff2_1_V_addr_6_gep_fu_2942_p3 <= tmp_39_fu_10332_p1(11 - 1 downto 0);
    iBuff2_1_V_addr_7_gep_fu_2958_p3 <= tmp_38_fu_10265_p1(11 - 1 downto 0);

    iBuff2_1_V_address0_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_123_reg_26305, or_cond3019_i_reg_26377, tmp_121_reg_26449, iBuff2_1_V_addr_6_gep_fu_2942_p3, tmp_52_reg_30262_pp1_iter1_reg, tmp_64_reg_30310, tmp_156_reg_30314, or_cond3024_i_reg_30350, tmp_155_reg_30386, tmp_69_fu_19372_p1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2, ap_block_pp0_stage0, ap_block_pp1_stage0, tmp_45_fu_10222_p1, tmp_39_fu_10332_p1, tmp_72_fu_19329_p1)
    begin
        if (((tmp_155_reg_30386 = ap_const_lv1_0) and (tmp_64_reg_30310 = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            iBuff2_1_V_address0 <= tmp_69_fu_19372_p1(11 - 1 downto 0);
        elsif (((tmp_156_reg_30314 = ap_const_lv1_0) and (tmp_64_reg_30310 = ap_const_lv1_0) and (or_cond3024_i_reg_30350 = ap_const_lv1_1) and (tmp_52_reg_30262_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            iBuff2_1_V_address0 <= tmp_72_fu_19329_p1(11 - 1 downto 0);
        elsif (((tmp_121_reg_26449 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff2_1_V_address0 <= iBuff2_1_V_addr_6_gep_fu_2942_p3;
        elsif (((tmp_121_reg_26449 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff2_1_V_address0 <= tmp_39_fu_10332_p1(11 - 1 downto 0);
        elsif (((tmp_123_reg_26305 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (or_cond3019_i_reg_26377 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff2_1_V_address0 <= tmp_45_fu_10222_p1(11 - 1 downto 0);
        else 
            iBuff2_1_V_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    iBuff2_1_V_address1_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_124_reg_26341, or_cond3020_i_reg_26413, tmp_122_reg_26509, iBuff2_1_V_addr_7_gep_fu_2958_p3, tmp_69_reg_30631, ap_enable_reg_pp1_iter3, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_block_pp1_stage0, tmp_44_fu_10187_p1, tmp_38_fu_10265_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1))) then 
            iBuff2_1_V_address1 <= tmp_69_reg_30631(11 - 1 downto 0);
        elsif (((tmp_122_reg_26509 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff2_1_V_address1 <= iBuff2_1_V_addr_7_gep_fu_2958_p3;
        elsif (((tmp_122_reg_26509 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff2_1_V_address1 <= tmp_38_fu_10265_p1(11 - 1 downto 0);
        elsif (((tmp_124_reg_26341 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (or_cond3020_i_reg_26413 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff2_1_V_address1 <= tmp_44_fu_10187_p1(11 - 1 downto 0);
        else 
            iBuff2_1_V_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    iBuff2_1_V_ce0_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_123_reg_26305, or_cond3019_i_reg_26377, tmp_121_reg_26449, ap_block_pp1_stage0_11001, tmp_52_reg_30262_pp1_iter1_reg, tmp_64_reg_30310, tmp_156_reg_30314, or_cond3024_i_reg_30350, tmp_155_reg_30386, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2)
    begin
        if ((((tmp_123_reg_26305 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_cond3019_i_reg_26377 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_121_reg_26449 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_121_reg_26449 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_156_reg_30314 = ap_const_lv1_0) and (tmp_64_reg_30310 = ap_const_lv1_0) and (or_cond3024_i_reg_30350 = ap_const_lv1_1) and (tmp_52_reg_30262_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)) or ((tmp_155_reg_30386 = ap_const_lv1_0) and (tmp_64_reg_30310 = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)))) then 
            iBuff2_1_V_ce0 <= ap_const_logic_1;
        else 
            iBuff2_1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    iBuff2_1_V_ce1_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_124_reg_26341, or_cond3020_i_reg_26413, tmp_122_reg_26509, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter3, ap_enable_reg_pp0_iter2)
    begin
        if ((((tmp_124_reg_26341 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_cond3020_i_reg_26413 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_122_reg_26509 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_122_reg_26509 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1)))) then 
            iBuff2_1_V_ce1 <= ap_const_logic_1;
        else 
            iBuff2_1_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    iBuff2_2_V_addr_5_gep_fu_3006_p3 <= tmp_39_fu_10332_p1(11 - 1 downto 0);
    iBuff2_2_V_addr_7_gep_fu_3022_p3 <= tmp_38_fu_10265_p1(11 - 1 downto 0);

    iBuff2_2_V_address0_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_123_reg_26305, or_cond3019_i_reg_26377, tmp_121_reg_26449, iBuff2_2_V_addr_5_gep_fu_3006_p3, tmp_52_reg_30262_pp1_iter1_reg, tmp_64_reg_30310, tmp_156_reg_30314, or_cond3024_i_reg_30350, tmp_155_reg_30386, tmp_69_fu_19372_p1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2, ap_block_pp0_stage0, ap_block_pp1_stage0, tmp_45_fu_10222_p1, tmp_39_fu_10332_p1, tmp_72_fu_19329_p1)
    begin
        if (((tmp_155_reg_30386 = ap_const_lv1_0) and (tmp_64_reg_30310 = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            iBuff2_2_V_address0 <= tmp_69_fu_19372_p1(11 - 1 downto 0);
        elsif (((tmp_156_reg_30314 = ap_const_lv1_0) and (tmp_64_reg_30310 = ap_const_lv1_0) and (or_cond3024_i_reg_30350 = ap_const_lv1_1) and (tmp_52_reg_30262_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            iBuff2_2_V_address0 <= tmp_72_fu_19329_p1(11 - 1 downto 0);
        elsif (((tmp_121_reg_26449 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff2_2_V_address0 <= iBuff2_2_V_addr_5_gep_fu_3006_p3;
        elsif (((tmp_121_reg_26449 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff2_2_V_address0 <= tmp_39_fu_10332_p1(11 - 1 downto 0);
        elsif (((tmp_123_reg_26305 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (or_cond3019_i_reg_26377 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff2_2_V_address0 <= tmp_45_fu_10222_p1(11 - 1 downto 0);
        else 
            iBuff2_2_V_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    iBuff2_2_V_address1_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_124_reg_26341, or_cond3020_i_reg_26413, tmp_122_reg_26509, iBuff2_2_V_addr_7_gep_fu_3022_p3, tmp_69_reg_30631, ap_enable_reg_pp1_iter3, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_block_pp1_stage0, tmp_44_fu_10187_p1, tmp_38_fu_10265_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1))) then 
            iBuff2_2_V_address1 <= tmp_69_reg_30631(11 - 1 downto 0);
        elsif (((tmp_122_reg_26509 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff2_2_V_address1 <= iBuff2_2_V_addr_7_gep_fu_3022_p3;
        elsif (((tmp_122_reg_26509 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff2_2_V_address1 <= tmp_38_fu_10265_p1(11 - 1 downto 0);
        elsif (((tmp_124_reg_26341 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (or_cond3020_i_reg_26413 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff2_2_V_address1 <= tmp_44_fu_10187_p1(11 - 1 downto 0);
        else 
            iBuff2_2_V_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    iBuff2_2_V_ce0_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_123_reg_26305, or_cond3019_i_reg_26377, tmp_121_reg_26449, ap_block_pp1_stage0_11001, tmp_52_reg_30262_pp1_iter1_reg, tmp_64_reg_30310, tmp_156_reg_30314, or_cond3024_i_reg_30350, tmp_155_reg_30386, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2)
    begin
        if ((((tmp_123_reg_26305 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_cond3019_i_reg_26377 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_121_reg_26449 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_121_reg_26449 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_156_reg_30314 = ap_const_lv1_0) and (tmp_64_reg_30310 = ap_const_lv1_0) and (or_cond3024_i_reg_30350 = ap_const_lv1_1) and (tmp_52_reg_30262_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)) or ((tmp_155_reg_30386 = ap_const_lv1_0) and (tmp_64_reg_30310 = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)))) then 
            iBuff2_2_V_ce0 <= ap_const_logic_1;
        else 
            iBuff2_2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    iBuff2_2_V_ce1_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_124_reg_26341, or_cond3020_i_reg_26413, tmp_122_reg_26509, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter3, ap_enable_reg_pp0_iter2)
    begin
        if ((((tmp_124_reg_26341 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_cond3020_i_reg_26413 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_122_reg_26509 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_122_reg_26509 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1)))) then 
            iBuff2_2_V_ce1 <= ap_const_logic_1;
        else 
            iBuff2_2_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    iBuff2_3_V_addr_5_gep_fu_3070_p3 <= tmp_39_fu_10332_p1(11 - 1 downto 0);
    iBuff2_3_V_addr_7_gep_fu_3086_p3 <= tmp_38_fu_10265_p1(11 - 1 downto 0);

    iBuff2_3_V_address0_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_123_reg_26305, or_cond3019_i_reg_26377, tmp_121_reg_26449, iBuff2_3_V_addr_5_gep_fu_3070_p3, tmp_52_reg_30262_pp1_iter1_reg, tmp_64_reg_30310, tmp_156_reg_30314, or_cond3024_i_reg_30350, tmp_155_reg_30386, tmp_69_fu_19372_p1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2, ap_block_pp0_stage0, ap_block_pp1_stage0, tmp_45_fu_10222_p1, tmp_39_fu_10332_p1, tmp_72_fu_19329_p1)
    begin
        if (((tmp_155_reg_30386 = ap_const_lv1_0) and (tmp_64_reg_30310 = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            iBuff2_3_V_address0 <= tmp_69_fu_19372_p1(11 - 1 downto 0);
        elsif (((tmp_156_reg_30314 = ap_const_lv1_0) and (tmp_64_reg_30310 = ap_const_lv1_0) and (or_cond3024_i_reg_30350 = ap_const_lv1_1) and (tmp_52_reg_30262_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            iBuff2_3_V_address0 <= tmp_72_fu_19329_p1(11 - 1 downto 0);
        elsif (((tmp_121_reg_26449 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff2_3_V_address0 <= iBuff2_3_V_addr_5_gep_fu_3070_p3;
        elsif (((tmp_121_reg_26449 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff2_3_V_address0 <= tmp_39_fu_10332_p1(11 - 1 downto 0);
        elsif (((tmp_123_reg_26305 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (or_cond3019_i_reg_26377 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff2_3_V_address0 <= tmp_45_fu_10222_p1(11 - 1 downto 0);
        else 
            iBuff2_3_V_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    iBuff2_3_V_address1_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_124_reg_26341, or_cond3020_i_reg_26413, tmp_122_reg_26509, iBuff2_3_V_addr_7_gep_fu_3086_p3, tmp_69_reg_30631, ap_enable_reg_pp1_iter3, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_block_pp1_stage0, tmp_44_fu_10187_p1, tmp_38_fu_10265_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1))) then 
            iBuff2_3_V_address1 <= tmp_69_reg_30631(11 - 1 downto 0);
        elsif (((tmp_122_reg_26509 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff2_3_V_address1 <= iBuff2_3_V_addr_7_gep_fu_3086_p3;
        elsif (((tmp_122_reg_26509 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff2_3_V_address1 <= tmp_38_fu_10265_p1(11 - 1 downto 0);
        elsif (((tmp_124_reg_26341 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (or_cond3020_i_reg_26413 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff2_3_V_address1 <= tmp_44_fu_10187_p1(11 - 1 downto 0);
        else 
            iBuff2_3_V_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    iBuff2_3_V_ce0_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_123_reg_26305, or_cond3019_i_reg_26377, tmp_121_reg_26449, ap_block_pp1_stage0_11001, tmp_52_reg_30262_pp1_iter1_reg, tmp_64_reg_30310, tmp_156_reg_30314, or_cond3024_i_reg_30350, tmp_155_reg_30386, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2)
    begin
        if ((((tmp_123_reg_26305 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_cond3019_i_reg_26377 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_121_reg_26449 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_121_reg_26449 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_156_reg_30314 = ap_const_lv1_0) and (tmp_64_reg_30310 = ap_const_lv1_0) and (or_cond3024_i_reg_30350 = ap_const_lv1_1) and (tmp_52_reg_30262_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)) or ((tmp_155_reg_30386 = ap_const_lv1_0) and (tmp_64_reg_30310 = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)))) then 
            iBuff2_3_V_ce0 <= ap_const_logic_1;
        else 
            iBuff2_3_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    iBuff2_3_V_ce1_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_124_reg_26341, or_cond3020_i_reg_26413, tmp_122_reg_26509, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter3, ap_enable_reg_pp0_iter2)
    begin
        if ((((tmp_124_reg_26341 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_cond3020_i_reg_26413 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_122_reg_26509 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_122_reg_26509 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1)))) then 
            iBuff2_3_V_ce1 <= ap_const_logic_1;
        else 
            iBuff2_3_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    iBuff2_4_V_addr_5_gep_fu_3134_p3 <= tmp_39_fu_10332_p1(11 - 1 downto 0);
    iBuff2_4_V_addr_7_gep_fu_3150_p3 <= tmp_38_fu_10265_p1(11 - 1 downto 0);

    iBuff2_4_V_address0_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_123_reg_26305, or_cond3019_i_reg_26377, tmp_121_reg_26449, iBuff2_4_V_addr_5_gep_fu_3134_p3, tmp_52_reg_30262_pp1_iter1_reg, tmp_64_reg_30310, tmp_156_reg_30314, or_cond3024_i_reg_30350, tmp_155_reg_30386, tmp_69_fu_19372_p1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2, ap_block_pp0_stage0, ap_block_pp1_stage0, tmp_45_fu_10222_p1, tmp_39_fu_10332_p1, tmp_72_fu_19329_p1)
    begin
        if (((tmp_155_reg_30386 = ap_const_lv1_0) and (tmp_64_reg_30310 = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            iBuff2_4_V_address0 <= tmp_69_fu_19372_p1(11 - 1 downto 0);
        elsif (((tmp_156_reg_30314 = ap_const_lv1_0) and (tmp_64_reg_30310 = ap_const_lv1_0) and (or_cond3024_i_reg_30350 = ap_const_lv1_1) and (tmp_52_reg_30262_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            iBuff2_4_V_address0 <= tmp_72_fu_19329_p1(11 - 1 downto 0);
        elsif (((tmp_121_reg_26449 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff2_4_V_address0 <= iBuff2_4_V_addr_5_gep_fu_3134_p3;
        elsif (((tmp_121_reg_26449 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff2_4_V_address0 <= tmp_39_fu_10332_p1(11 - 1 downto 0);
        elsif (((tmp_123_reg_26305 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (or_cond3019_i_reg_26377 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff2_4_V_address0 <= tmp_45_fu_10222_p1(11 - 1 downto 0);
        else 
            iBuff2_4_V_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    iBuff2_4_V_address1_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_124_reg_26341, or_cond3020_i_reg_26413, tmp_122_reg_26509, iBuff2_4_V_addr_7_gep_fu_3150_p3, tmp_69_reg_30631, ap_enable_reg_pp1_iter3, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_block_pp1_stage0, tmp_44_fu_10187_p1, tmp_38_fu_10265_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1))) then 
            iBuff2_4_V_address1 <= tmp_69_reg_30631(11 - 1 downto 0);
        elsif (((tmp_122_reg_26509 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff2_4_V_address1 <= iBuff2_4_V_addr_7_gep_fu_3150_p3;
        elsif (((tmp_122_reg_26509 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff2_4_V_address1 <= tmp_38_fu_10265_p1(11 - 1 downto 0);
        elsif (((tmp_124_reg_26341 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (or_cond3020_i_reg_26413 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff2_4_V_address1 <= tmp_44_fu_10187_p1(11 - 1 downto 0);
        else 
            iBuff2_4_V_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    iBuff2_4_V_ce0_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_123_reg_26305, or_cond3019_i_reg_26377, tmp_121_reg_26449, ap_block_pp1_stage0_11001, tmp_52_reg_30262_pp1_iter1_reg, tmp_64_reg_30310, tmp_156_reg_30314, or_cond3024_i_reg_30350, tmp_155_reg_30386, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2)
    begin
        if ((((tmp_123_reg_26305 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_cond3019_i_reg_26377 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_121_reg_26449 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_121_reg_26449 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_156_reg_30314 = ap_const_lv1_0) and (tmp_64_reg_30310 = ap_const_lv1_0) and (or_cond3024_i_reg_30350 = ap_const_lv1_1) and (tmp_52_reg_30262_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)) or ((tmp_155_reg_30386 = ap_const_lv1_0) and (tmp_64_reg_30310 = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)))) then 
            iBuff2_4_V_ce0 <= ap_const_logic_1;
        else 
            iBuff2_4_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    iBuff2_4_V_ce1_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_124_reg_26341, or_cond3020_i_reg_26413, tmp_122_reg_26509, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter3, ap_enable_reg_pp0_iter2)
    begin
        if ((((tmp_124_reg_26341 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_cond3020_i_reg_26413 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_122_reg_26509 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_122_reg_26509 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1)))) then 
            iBuff2_4_V_ce1 <= ap_const_logic_1;
        else 
            iBuff2_4_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    iBuff2_5_V_addr_5_gep_fu_3198_p3 <= tmp_39_fu_10332_p1(11 - 1 downto 0);
    iBuff2_5_V_addr_7_gep_fu_3214_p3 <= tmp_38_fu_10265_p1(11 - 1 downto 0);

    iBuff2_5_V_address0_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_123_reg_26305, or_cond3019_i_reg_26377, tmp_121_reg_26449, iBuff2_5_V_addr_5_gep_fu_3198_p3, tmp_52_reg_30262_pp1_iter1_reg, tmp_64_reg_30310, tmp_156_reg_30314, or_cond3024_i_reg_30350, tmp_155_reg_30386, tmp_69_fu_19372_p1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2, ap_block_pp0_stage0, ap_block_pp1_stage0, tmp_45_fu_10222_p1, tmp_39_fu_10332_p1, tmp_72_fu_19329_p1)
    begin
        if (((tmp_155_reg_30386 = ap_const_lv1_0) and (tmp_64_reg_30310 = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            iBuff2_5_V_address0 <= tmp_69_fu_19372_p1(11 - 1 downto 0);
        elsif (((tmp_156_reg_30314 = ap_const_lv1_0) and (tmp_64_reg_30310 = ap_const_lv1_0) and (or_cond3024_i_reg_30350 = ap_const_lv1_1) and (tmp_52_reg_30262_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            iBuff2_5_V_address0 <= tmp_72_fu_19329_p1(11 - 1 downto 0);
        elsif (((tmp_121_reg_26449 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff2_5_V_address0 <= iBuff2_5_V_addr_5_gep_fu_3198_p3;
        elsif (((tmp_121_reg_26449 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff2_5_V_address0 <= tmp_39_fu_10332_p1(11 - 1 downto 0);
        elsif (((tmp_123_reg_26305 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (or_cond3019_i_reg_26377 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff2_5_V_address0 <= tmp_45_fu_10222_p1(11 - 1 downto 0);
        else 
            iBuff2_5_V_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    iBuff2_5_V_address1_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_124_reg_26341, or_cond3020_i_reg_26413, tmp_122_reg_26509, iBuff2_5_V_addr_7_gep_fu_3214_p3, tmp_69_reg_30631, ap_enable_reg_pp1_iter3, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_block_pp1_stage0, tmp_44_fu_10187_p1, tmp_38_fu_10265_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1))) then 
            iBuff2_5_V_address1 <= tmp_69_reg_30631(11 - 1 downto 0);
        elsif (((tmp_122_reg_26509 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff2_5_V_address1 <= iBuff2_5_V_addr_7_gep_fu_3214_p3;
        elsif (((tmp_122_reg_26509 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff2_5_V_address1 <= tmp_38_fu_10265_p1(11 - 1 downto 0);
        elsif (((tmp_124_reg_26341 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (or_cond3020_i_reg_26413 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff2_5_V_address1 <= tmp_44_fu_10187_p1(11 - 1 downto 0);
        else 
            iBuff2_5_V_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    iBuff2_5_V_ce0_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_123_reg_26305, or_cond3019_i_reg_26377, tmp_121_reg_26449, ap_block_pp1_stage0_11001, tmp_52_reg_30262_pp1_iter1_reg, tmp_64_reg_30310, tmp_156_reg_30314, or_cond3024_i_reg_30350, tmp_155_reg_30386, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2)
    begin
        if ((((tmp_123_reg_26305 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_cond3019_i_reg_26377 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_121_reg_26449 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_121_reg_26449 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_156_reg_30314 = ap_const_lv1_0) and (tmp_64_reg_30310 = ap_const_lv1_0) and (or_cond3024_i_reg_30350 = ap_const_lv1_1) and (tmp_52_reg_30262_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)) or ((tmp_155_reg_30386 = ap_const_lv1_0) and (tmp_64_reg_30310 = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)))) then 
            iBuff2_5_V_ce0 <= ap_const_logic_1;
        else 
            iBuff2_5_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    iBuff2_5_V_ce1_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_124_reg_26341, or_cond3020_i_reg_26413, tmp_122_reg_26509, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter3, ap_enable_reg_pp0_iter2)
    begin
        if ((((tmp_124_reg_26341 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_cond3020_i_reg_26413 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_122_reg_26509 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_122_reg_26509 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1)))) then 
            iBuff2_5_V_ce1 <= ap_const_logic_1;
        else 
            iBuff2_5_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    iBuff2_6_V_addr_5_gep_fu_3262_p3 <= tmp_39_fu_10332_p1(11 - 1 downto 0);
    iBuff2_6_V_addr_7_gep_fu_3278_p3 <= tmp_38_fu_10265_p1(11 - 1 downto 0);

    iBuff2_6_V_address0_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_123_reg_26305, or_cond3019_i_reg_26377, tmp_121_reg_26449, iBuff2_6_V_addr_5_gep_fu_3262_p3, tmp_52_reg_30262_pp1_iter1_reg, tmp_64_reg_30310, tmp_156_reg_30314, or_cond3024_i_reg_30350, tmp_155_reg_30386, tmp_69_fu_19372_p1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2, ap_block_pp0_stage0, ap_block_pp1_stage0, tmp_45_fu_10222_p1, tmp_39_fu_10332_p1, tmp_72_fu_19329_p1)
    begin
        if (((tmp_155_reg_30386 = ap_const_lv1_0) and (tmp_64_reg_30310 = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            iBuff2_6_V_address0 <= tmp_69_fu_19372_p1(11 - 1 downto 0);
        elsif (((tmp_156_reg_30314 = ap_const_lv1_0) and (tmp_64_reg_30310 = ap_const_lv1_0) and (or_cond3024_i_reg_30350 = ap_const_lv1_1) and (tmp_52_reg_30262_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            iBuff2_6_V_address0 <= tmp_72_fu_19329_p1(11 - 1 downto 0);
        elsif (((tmp_121_reg_26449 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff2_6_V_address0 <= iBuff2_6_V_addr_5_gep_fu_3262_p3;
        elsif (((tmp_121_reg_26449 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff2_6_V_address0 <= tmp_39_fu_10332_p1(11 - 1 downto 0);
        elsif (((tmp_123_reg_26305 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (or_cond3019_i_reg_26377 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff2_6_V_address0 <= tmp_45_fu_10222_p1(11 - 1 downto 0);
        else 
            iBuff2_6_V_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    iBuff2_6_V_address1_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_124_reg_26341, or_cond3020_i_reg_26413, tmp_122_reg_26509, iBuff2_6_V_addr_7_gep_fu_3278_p3, tmp_69_reg_30631, ap_enable_reg_pp1_iter3, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_block_pp1_stage0, tmp_44_fu_10187_p1, tmp_38_fu_10265_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1))) then 
            iBuff2_6_V_address1 <= tmp_69_reg_30631(11 - 1 downto 0);
        elsif (((tmp_122_reg_26509 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff2_6_V_address1 <= iBuff2_6_V_addr_7_gep_fu_3278_p3;
        elsif (((tmp_122_reg_26509 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff2_6_V_address1 <= tmp_38_fu_10265_p1(11 - 1 downto 0);
        elsif (((tmp_124_reg_26341 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (or_cond3020_i_reg_26413 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff2_6_V_address1 <= tmp_44_fu_10187_p1(11 - 1 downto 0);
        else 
            iBuff2_6_V_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    iBuff2_6_V_ce0_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_123_reg_26305, or_cond3019_i_reg_26377, tmp_121_reg_26449, ap_block_pp1_stage0_11001, tmp_52_reg_30262_pp1_iter1_reg, tmp_64_reg_30310, tmp_156_reg_30314, or_cond3024_i_reg_30350, tmp_155_reg_30386, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2)
    begin
        if ((((tmp_123_reg_26305 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_cond3019_i_reg_26377 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_121_reg_26449 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_121_reg_26449 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_156_reg_30314 = ap_const_lv1_0) and (tmp_64_reg_30310 = ap_const_lv1_0) and (or_cond3024_i_reg_30350 = ap_const_lv1_1) and (tmp_52_reg_30262_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)) or ((tmp_155_reg_30386 = ap_const_lv1_0) and (tmp_64_reg_30310 = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)))) then 
            iBuff2_6_V_ce0 <= ap_const_logic_1;
        else 
            iBuff2_6_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    iBuff2_6_V_ce1_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_124_reg_26341, or_cond3020_i_reg_26413, tmp_122_reg_26509, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter3, ap_enable_reg_pp0_iter2)
    begin
        if ((((tmp_124_reg_26341 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_cond3020_i_reg_26413 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_122_reg_26509 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_122_reg_26509 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1)))) then 
            iBuff2_6_V_ce1 <= ap_const_logic_1;
        else 
            iBuff2_6_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    iBuff2_7_V_addr_5_gep_fu_3326_p3 <= tmp_39_fu_10332_p1(11 - 1 downto 0);
    iBuff2_7_V_addr_7_gep_fu_3342_p3 <= tmp_38_fu_10265_p1(11 - 1 downto 0);

    iBuff2_7_V_address0_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_123_reg_26305, or_cond3019_i_reg_26377, tmp_121_reg_26449, iBuff2_7_V_addr_5_gep_fu_3326_p3, tmp_52_reg_30262_pp1_iter1_reg, tmp_64_reg_30310, tmp_156_reg_30314, or_cond3024_i_reg_30350, tmp_155_reg_30386, tmp_69_fu_19372_p1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2, ap_block_pp0_stage0, ap_block_pp1_stage0, tmp_45_fu_10222_p1, tmp_39_fu_10332_p1, tmp_72_fu_19329_p1)
    begin
        if (((tmp_155_reg_30386 = ap_const_lv1_0) and (tmp_64_reg_30310 = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            iBuff2_7_V_address0 <= tmp_69_fu_19372_p1(11 - 1 downto 0);
        elsif (((tmp_156_reg_30314 = ap_const_lv1_0) and (tmp_64_reg_30310 = ap_const_lv1_0) and (or_cond3024_i_reg_30350 = ap_const_lv1_1) and (tmp_52_reg_30262_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            iBuff2_7_V_address0 <= tmp_72_fu_19329_p1(11 - 1 downto 0);
        elsif (((tmp_121_reg_26449 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff2_7_V_address0 <= iBuff2_7_V_addr_5_gep_fu_3326_p3;
        elsif (((tmp_121_reg_26449 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff2_7_V_address0 <= tmp_39_fu_10332_p1(11 - 1 downto 0);
        elsif (((tmp_123_reg_26305 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (or_cond3019_i_reg_26377 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff2_7_V_address0 <= tmp_45_fu_10222_p1(11 - 1 downto 0);
        else 
            iBuff2_7_V_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    iBuff2_7_V_address1_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_124_reg_26341, or_cond3020_i_reg_26413, tmp_122_reg_26509, iBuff2_7_V_addr_7_gep_fu_3342_p3, tmp_69_reg_30631, ap_enable_reg_pp1_iter3, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_block_pp1_stage0, tmp_44_fu_10187_p1, tmp_38_fu_10265_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1))) then 
            iBuff2_7_V_address1 <= tmp_69_reg_30631(11 - 1 downto 0);
        elsif (((tmp_122_reg_26509 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff2_7_V_address1 <= iBuff2_7_V_addr_7_gep_fu_3342_p3;
        elsif (((tmp_122_reg_26509 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff2_7_V_address1 <= tmp_38_fu_10265_p1(11 - 1 downto 0);
        elsif (((tmp_124_reg_26341 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (or_cond3020_i_reg_26413 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff2_7_V_address1 <= tmp_44_fu_10187_p1(11 - 1 downto 0);
        else 
            iBuff2_7_V_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    iBuff2_7_V_ce0_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_123_reg_26305, or_cond3019_i_reg_26377, tmp_121_reg_26449, ap_block_pp1_stage0_11001, tmp_52_reg_30262_pp1_iter1_reg, tmp_64_reg_30310, tmp_156_reg_30314, or_cond3024_i_reg_30350, tmp_155_reg_30386, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2)
    begin
        if ((((tmp_123_reg_26305 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_cond3019_i_reg_26377 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_121_reg_26449 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_121_reg_26449 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_156_reg_30314 = ap_const_lv1_0) and (tmp_64_reg_30310 = ap_const_lv1_0) and (or_cond3024_i_reg_30350 = ap_const_lv1_1) and (tmp_52_reg_30262_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)) or ((tmp_155_reg_30386 = ap_const_lv1_0) and (tmp_64_reg_30310 = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)))) then 
            iBuff2_7_V_ce0 <= ap_const_logic_1;
        else 
            iBuff2_7_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    iBuff2_7_V_ce1_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_124_reg_26341, or_cond3020_i_reg_26413, tmp_122_reg_26509, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter3, ap_enable_reg_pp0_iter2)
    begin
        if ((((tmp_124_reg_26341 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_cond3020_i_reg_26413 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_122_reg_26509 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_122_reg_26509 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1)))) then 
            iBuff2_7_V_ce1 <= ap_const_logic_1;
        else 
            iBuff2_7_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    iBuff2_8_V_addr_6_gep_fu_3390_p3 <= tmp_39_fu_10332_p1(11 - 1 downto 0);
    iBuff2_8_V_addr_8_gep_fu_3406_p3 <= tmp_38_fu_10265_p1(11 - 1 downto 0);

    iBuff2_8_V_address0_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_123_reg_26305, or_cond3019_i_reg_26377, tmp_121_reg_26449, iBuff2_8_V_addr_6_gep_fu_3390_p3, tmp_52_reg_30262_pp1_iter1_reg, tmp_64_reg_30310, tmp_156_reg_30314, or_cond3024_i_reg_30350, tmp_69_fu_19372_p1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2, ap_block_pp0_stage0, ap_block_pp1_stage0, tmp_45_fu_10222_p1, tmp_39_fu_10332_p1, tmp_72_fu_19329_p1)
    begin
        if (((tmp_64_reg_30310 = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            iBuff2_8_V_address0 <= tmp_69_fu_19372_p1(11 - 1 downto 0);
        elsif (((tmp_156_reg_30314 = ap_const_lv1_0) and (tmp_64_reg_30310 = ap_const_lv1_0) and (or_cond3024_i_reg_30350 = ap_const_lv1_1) and (tmp_52_reg_30262_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            iBuff2_8_V_address0 <= tmp_72_fu_19329_p1(11 - 1 downto 0);
        elsif (((tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff2_8_V_address0 <= iBuff2_8_V_addr_6_gep_fu_3390_p3;
        elsif (((tmp_121_reg_26449 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff2_8_V_address0 <= tmp_39_fu_10332_p1(11 - 1 downto 0);
        elsif (((tmp_123_reg_26305 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (or_cond3019_i_reg_26377 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff2_8_V_address0 <= tmp_45_fu_10222_p1(11 - 1 downto 0);
        else 
            iBuff2_8_V_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    iBuff2_8_V_address1_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_124_reg_26341, or_cond3020_i_reg_26413, tmp_122_reg_26509, iBuff2_8_V_addr_8_gep_fu_3406_p3, tmp_69_reg_30631, ap_enable_reg_pp1_iter3, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_block_pp1_stage0, tmp_44_fu_10187_p1, tmp_38_fu_10265_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1))) then 
            iBuff2_8_V_address1 <= tmp_69_reg_30631(11 - 1 downto 0);
        elsif (((tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff2_8_V_address1 <= iBuff2_8_V_addr_8_gep_fu_3406_p3;
        elsif (((tmp_122_reg_26509 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff2_8_V_address1 <= tmp_38_fu_10265_p1(11 - 1 downto 0);
        elsif (((tmp_124_reg_26341 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (or_cond3020_i_reg_26413 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff2_8_V_address1 <= tmp_44_fu_10187_p1(11 - 1 downto 0);
        else 
            iBuff2_8_V_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    iBuff2_8_V_ce0_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_123_reg_26305, or_cond3019_i_reg_26377, tmp_121_reg_26449, ap_block_pp1_stage0_11001, tmp_52_reg_30262_pp1_iter1_reg, tmp_64_reg_30310, tmp_156_reg_30314, or_cond3024_i_reg_30350, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2)
    begin
        if ((((tmp_123_reg_26305 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_cond3019_i_reg_26377 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_121_reg_26449 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_156_reg_30314 = ap_const_lv1_0) and (tmp_64_reg_30310 = ap_const_lv1_0) and (or_cond3024_i_reg_30350 = ap_const_lv1_1) and (tmp_52_reg_30262_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)) or ((tmp_64_reg_30310 = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)))) then 
            iBuff2_8_V_ce0 <= ap_const_logic_1;
        else 
            iBuff2_8_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    iBuff2_8_V_ce1_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_124_reg_26341, or_cond3020_i_reg_26413, tmp_122_reg_26509, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter3, ap_enable_reg_pp0_iter2)
    begin
        if ((((tmp_124_reg_26341 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_cond3020_i_reg_26413 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_122_reg_26509 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1)))) then 
            iBuff2_8_V_ce1 <= ap_const_logic_1;
        else 
            iBuff2_8_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    iBuff2_9_V_addr_6_gep_fu_3454_p3 <= tmp_39_fu_10332_p1(11 - 1 downto 0);
    iBuff2_9_V_addr_8_gep_fu_3470_p3 <= tmp_38_fu_10265_p1(11 - 1 downto 0);

    iBuff2_9_V_address0_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_123_reg_26305, or_cond3019_i_reg_26377, tmp_121_reg_26449, iBuff2_9_V_addr_6_gep_fu_3454_p3, tmp_52_reg_30262_pp1_iter1_reg, tmp_64_reg_30310, tmp_156_reg_30314, or_cond3024_i_reg_30350, tmp_69_fu_19372_p1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2, ap_block_pp0_stage0, ap_block_pp1_stage0, tmp_45_fu_10222_p1, tmp_39_fu_10332_p1, tmp_72_fu_19329_p1)
    begin
        if (((tmp_64_reg_30310 = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            iBuff2_9_V_address0 <= tmp_69_fu_19372_p1(11 - 1 downto 0);
        elsif (((tmp_156_reg_30314 = ap_const_lv1_0) and (tmp_64_reg_30310 = ap_const_lv1_0) and (or_cond3024_i_reg_30350 = ap_const_lv1_1) and (tmp_52_reg_30262_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            iBuff2_9_V_address0 <= tmp_72_fu_19329_p1(11 - 1 downto 0);
        elsif (((tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff2_9_V_address0 <= iBuff2_9_V_addr_6_gep_fu_3454_p3;
        elsif (((tmp_121_reg_26449 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff2_9_V_address0 <= tmp_39_fu_10332_p1(11 - 1 downto 0);
        elsif (((tmp_123_reg_26305 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (or_cond3019_i_reg_26377 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff2_9_V_address0 <= tmp_45_fu_10222_p1(11 - 1 downto 0);
        else 
            iBuff2_9_V_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    iBuff2_9_V_address1_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_124_reg_26341, or_cond3020_i_reg_26413, tmp_122_reg_26509, iBuff2_9_V_addr_8_gep_fu_3470_p3, tmp_69_reg_30631, ap_enable_reg_pp1_iter3, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_block_pp1_stage0, tmp_44_fu_10187_p1, tmp_38_fu_10265_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1))) then 
            iBuff2_9_V_address1 <= tmp_69_reg_30631(11 - 1 downto 0);
        elsif (((tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff2_9_V_address1 <= iBuff2_9_V_addr_8_gep_fu_3470_p3;
        elsif (((tmp_122_reg_26509 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff2_9_V_address1 <= tmp_38_fu_10265_p1(11 - 1 downto 0);
        elsif (((tmp_124_reg_26341 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (or_cond3020_i_reg_26413 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            iBuff2_9_V_address1 <= tmp_44_fu_10187_p1(11 - 1 downto 0);
        else 
            iBuff2_9_V_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    iBuff2_9_V_ce0_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_123_reg_26305, or_cond3019_i_reg_26377, tmp_121_reg_26449, ap_block_pp1_stage0_11001, tmp_52_reg_30262_pp1_iter1_reg, tmp_64_reg_30310, tmp_156_reg_30314, or_cond3024_i_reg_30350, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2)
    begin
        if ((((tmp_123_reg_26305 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_cond3019_i_reg_26377 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_121_reg_26449 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_156_reg_30314 = ap_const_lv1_0) and (tmp_64_reg_30310 = ap_const_lv1_0) and (or_cond3024_i_reg_30350 = ap_const_lv1_1) and (tmp_52_reg_30262_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)) or ((tmp_64_reg_30310 = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)))) then 
            iBuff2_9_V_ce0 <= ap_const_logic_1;
        else 
            iBuff2_9_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    iBuff2_9_V_ce1_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_124_reg_26341, or_cond3020_i_reg_26413, tmp_122_reg_26509, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter3, ap_enable_reg_pp0_iter2)
    begin
        if ((((tmp_124_reg_26341 = ap_const_lv1_0) and (tmp_31_reg_26301 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_cond3020_i_reg_26413 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_122_reg_26509 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1)))) then 
            iBuff2_9_V_ce1 <= ap_const_logic_1;
        else 
            iBuff2_9_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    i_4_fu_17687_p2 <= std_logic_vector(unsigned(i19_0_i_reg_7300) + unsigned(ap_const_lv5_1));
    i_5_fu_18491_p2 <= std_logic_vector(unsigned(i20_0_i_reg_7311) + unsigned(ap_const_lv5_1));
    i_6_fu_23134_p2 <= std_logic_vector(unsigned(i27_0_i_reg_7411) + unsigned(ap_const_lv5_1));
    i_fu_8493_p2 <= std_logic_vector(unsigned(i_0_i_reg_7158) + unsigned(ap_const_lv5_1));
    k_0_i_cast_fu_9902_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(k_0_i_reg_7188),32));
    k_1_fu_19166_p2 <= std_logic_vector(unsigned(k_1_i_reg_7332) + unsigned(ap_const_lv15_1));
    k_1_i_cast_fu_19157_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(k_1_i_reg_7332),16));
    k_fu_9911_p2 <= std_logic_vector(unsigned(k_0_i_reg_7188) + unsigned(ap_const_lv31_1));
        lhs_V_12_1_cast_fu_11595_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_7554_p4),9));

        lhs_V_12_2_cast_fu_11719_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_7564_p4),9));

        lhs_V_12_3_cast_fu_11843_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_7574_p4),9));

        lhs_V_12_4_cast_fu_11967_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_126_fu_11459_p1),9));

        lhs_V_12_5_cast_fu_12091_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_7584_p4),9));

        lhs_V_12_6_cast_fu_12215_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_7594_p4),9));

        lhs_V_12_7_cast_fu_12339_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_7604_p4),9));

        lhs_V_12_cast_fu_13527_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_7564_p4),9));

        lhs_V_13_1_cast_fu_11607_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_7614_p4),9));

        lhs_V_13_2_cast_fu_11731_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_7624_p4),9));

        lhs_V_13_3_cast_fu_11855_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_7634_p4),9));

        lhs_V_13_4_cast_fu_11979_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_128_fu_11467_p1),9));

        lhs_V_13_5_cast_fu_12103_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_7644_p4),9));

        lhs_V_13_6_cast_fu_12227_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_7654_p4),9));

        lhs_V_13_7_cast_fu_12351_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_7664_p4),9));

        lhs_V_13_cast_fu_13643_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_7574_p4),9));

        lhs_V_14_1_cast_fu_19919_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_7554_p4),9));

        lhs_V_14_2_cast_fu_19967_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_7564_p4),9));

        lhs_V_14_3_cast_fu_20015_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_7574_p4),9));

        lhs_V_14_4_cast_fu_20063_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_158_fu_19859_p1),9));

        lhs_V_14_5_cast_fu_20111_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_7584_p4),9));

        lhs_V_14_6_cast_fu_20159_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_7594_p4),9));

        lhs_V_14_7_cast_fu_20207_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_7604_p4),9));

        lhs_V_14_cast_fu_19871_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_157_fu_19855_p1),9));

        lhs_V_15_1_cast_fu_19927_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_7614_p4),9));

        lhs_V_15_2_cast_fu_19975_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_7624_p4),9));

        lhs_V_15_3_cast_fu_20023_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_7634_p4),9));

        lhs_V_15_4_cast_fu_20071_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_160_fu_19867_p1),9));

        lhs_V_15_5_cast_fu_20119_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_7644_p4),9));

        lhs_V_15_6_cast_fu_20167_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_7654_p4),9));

        lhs_V_15_7_cast_fu_20215_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_7664_p4),9));

        lhs_V_15_cast_fu_19879_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_159_fu_19863_p1),9));

        lhs_V_16_cast_fu_13759_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_118_fu_13235_p1),9));

        lhs_V_17_cast_fu_13875_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_7584_p4),9));

        lhs_V_18_cast_fu_13991_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_7594_p4),9));

        lhs_V_19_cast_fu_14107_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_7604_p4),9));

        lhs_V_1_1_cast_fu_13419_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_7614_p4),9));

        lhs_V_1_2_cast_fu_13535_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_7624_p4),9));

        lhs_V_1_3_cast_fu_13651_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_7634_p4),9));

        lhs_V_1_4_cast_fu_13767_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_120_fu_13243_p1),9));

        lhs_V_1_5_cast_fu_13883_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_7644_p4),9));

        lhs_V_1_6_cast_fu_13999_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_7654_p4),9));

        lhs_V_1_7_cast_fu_14115_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_7664_p4),9));

        lhs_V_1_cast_fu_13303_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_119_fu_13239_p1),9));

        lhs_V_20_cast_fu_11471_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_125_fu_11455_p1),9));

        lhs_V_21_cast_fu_11483_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_127_fu_11463_p1),9));

        lhs_V_8_1_cast_fu_20319_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_7554_p4),9));

        lhs_V_8_2_cast_fu_20367_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_7564_p4),9));

        lhs_V_8_3_cast_fu_20415_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_7574_p4),9));

        lhs_V_8_4_cast_fu_20463_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_152_fu_20259_p1),9));

        lhs_V_8_5_cast_fu_20511_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_7584_p4),9));

        lhs_V_8_6_cast_fu_20559_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_7594_p4),9));

        lhs_V_8_7_cast_fu_20607_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_7604_p4),9));

        lhs_V_8_cast_fu_20271_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_151_fu_20255_p1),9));

        lhs_V_9_1_cast_fu_20327_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_7614_p4),9));

        lhs_V_9_2_cast_fu_20375_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_7624_p4),9));

        lhs_V_9_3_cast_fu_20423_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_7634_p4),9));

        lhs_V_9_4_cast_fu_20471_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_154_fu_20267_p1),9));

        lhs_V_9_5_cast_fu_20519_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_7644_p4),9));

        lhs_V_9_6_cast_fu_20567_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_7654_p4),9));

        lhs_V_9_7_cast_fu_20615_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_7664_p4),9));

        lhs_V_9_cast_fu_20279_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_153_fu_20263_p1),9));

        lhs_V_cast_13_fu_13411_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_7554_p4),9));

        lhs_V_cast_fu_13295_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_117_fu_13231_p1),9));

    max1_0_V_1_fu_11545_p3 <= 
        max1_0_V_3_fu_1086 when (tmp_56_fu_11539_p2(0) = '1') else 
        arr1_V_0_0_s_fu_11224_p3;
    max1_0_V_4_fu_13254_p3 <= 
        ap_const_lv8_0 when (tmp_121_reg_26449_pp0_iter2_reg(0) = '1') else 
        iBuff1_0_V_q0;
    max1_0_V_fu_310 <= ap_const_lv8_0;
    max1_10_V_1_fu_12581_p3 <= 
        max1_10_V_3_fu_1126 when (tmp_133_s_fu_12575_p2(0) = '1') else 
        arr1_V_10_0_s_fu_11154_p3;
    max1_10_V_4_fu_14406_p3 <= 
        ap_const_lv8_0 when (tmp_121_reg_26449_pp0_iter2_reg(0) = '1') else 
        iBuff1_10_V_q0;
    max1_10_V_fu_350 <= ap_const_lv8_0;
    max1_11_V_1_fu_12637_p3 <= 
        max1_11_V_3_fu_1130 when (tmp_133_10_fu_12631_p2(0) = '1') else 
        arr1_V_11_0_s_fu_11147_p3;
    max1_11_V_4_fu_14518_p3 <= 
        ap_const_lv8_0 when (tmp_121_reg_26449_pp0_iter2_reg(0) = '1') else 
        iBuff1_11_V_q0;
    max1_11_V_fu_354 <= ap_const_lv8_0;
    max1_12_V_1_fu_12693_p3 <= 
        max1_12_V_3_fu_1134 when (tmp_133_11_fu_12687_p2(0) = '1') else 
        arr1_V_12_0_s_fu_11140_p3;
    max1_12_V_4_fu_14630_p3 <= 
        ap_const_lv8_0 when (tmp_121_reg_26449_pp0_iter2_reg(0) = '1') else 
        iBuff1_12_V_q0;
    max1_12_V_fu_358 <= ap_const_lv8_0;
    max1_13_V_1_fu_12749_p3 <= 
        max1_13_V_3_fu_1138 when (tmp_133_12_fu_12743_p2(0) = '1') else 
        arr1_V_13_0_s_fu_11133_p3;
    max1_13_V_4_fu_14742_p3 <= 
        ap_const_lv8_0 when (tmp_121_reg_26449_pp0_iter2_reg(0) = '1') else 
        iBuff1_13_V_q0;
    max1_13_V_fu_362 <= ap_const_lv8_0;
    max1_14_V_1_fu_12805_p3 <= 
        max1_14_V_3_fu_1142 when (tmp_133_13_fu_12799_p2(0) = '1') else 
        arr1_V_14_0_s_fu_11126_p3;
    max1_14_V_4_fu_14854_p3 <= 
        ap_const_lv8_0 when (tmp_121_reg_26449_pp0_iter2_reg(0) = '1') else 
        iBuff1_14_V_q0;
    max1_14_V_fu_366 <= ap_const_lv8_0;
    max1_15_V_1_fu_12861_p3 <= 
        max1_15_V_3_fu_1146 when (tmp_133_14_fu_12855_p2(0) = '1') else 
        arr1_V_15_0_s_fu_11119_p3;
    max1_15_V_4_fu_14966_p3 <= 
        ap_const_lv8_0 when (tmp_121_reg_26449_pp0_iter2_reg(0) = '1') else 
        iBuff1_15_V_q0;
    max1_15_V_fu_370 <= ap_const_lv8_0;
    max1_1_V_1_fu_11669_p3 <= 
        max1_1_V_3_fu_1090 when (tmp_133_1_fu_11663_p2(0) = '1') else 
        arr1_V_1_0_s_fu_11217_p3;
    max1_1_V_4_fu_13370_p3 <= 
        ap_const_lv8_0 when (tmp_121_reg_26449_pp0_iter2_reg(0) = '1') else 
        iBuff1_1_V_q0;
    max1_1_V_fu_314 <= ap_const_lv8_0;
    max1_2_V_1_fu_11793_p3 <= 
        max1_2_V_3_fu_1094 when (tmp_133_2_fu_11787_p2(0) = '1') else 
        arr1_V_2_0_s_fu_11210_p3;
    max1_2_V_4_fu_13486_p3 <= 
        ap_const_lv8_0 when (tmp_121_reg_26449_pp0_iter2_reg(0) = '1') else 
        iBuff1_2_V_q0;
    max1_2_V_fu_318 <= ap_const_lv8_0;
    max1_3_V_1_fu_11917_p3 <= 
        max1_3_V_3_fu_1098 when (tmp_133_3_fu_11911_p2(0) = '1') else 
        arr1_V_3_0_s_fu_11203_p3;
    max1_3_V_4_fu_13602_p3 <= 
        ap_const_lv8_0 when (tmp_121_reg_26449_pp0_iter2_reg(0) = '1') else 
        iBuff1_3_V_q0;
    max1_3_V_fu_322 <= ap_const_lv8_0;
    max1_4_V_1_fu_12041_p3 <= 
        max1_4_V_3_fu_1102 when (tmp_133_4_fu_12035_p2(0) = '1') else 
        arr1_V_4_0_s_fu_11196_p3;
    max1_4_V_4_fu_13718_p3 <= 
        ap_const_lv8_0 when (tmp_121_reg_26449_pp0_iter2_reg(0) = '1') else 
        iBuff1_4_V_q0;
    max1_4_V_fu_326 <= ap_const_lv8_0;
    max1_5_V_1_fu_12165_p3 <= 
        max1_5_V_3_fu_1106 when (tmp_133_5_fu_12159_p2(0) = '1') else 
        arr1_V_5_0_s_fu_11189_p3;
    max1_5_V_4_fu_13834_p3 <= 
        ap_const_lv8_0 when (tmp_121_reg_26449_pp0_iter2_reg(0) = '1') else 
        iBuff1_5_V_q0;
    max1_5_V_fu_330 <= ap_const_lv8_0;
    max1_6_V_1_fu_12289_p3 <= 
        max1_6_V_3_fu_1110 when (tmp_133_6_fu_12283_p2(0) = '1') else 
        arr1_V_6_0_s_fu_11182_p3;
    max1_6_V_4_fu_13950_p3 <= 
        ap_const_lv8_0 when (tmp_121_reg_26449_pp0_iter2_reg(0) = '1') else 
        iBuff1_6_V_q0;
    max1_6_V_fu_334 <= ap_const_lv8_0;
    max1_7_V_1_fu_12413_p3 <= 
        max1_7_V_3_fu_1114 when (tmp_133_7_fu_12407_p2(0) = '1') else 
        arr1_V_7_0_s_fu_11175_p3;
    max1_7_V_4_fu_14066_p3 <= 
        ap_const_lv8_0 when (tmp_121_reg_26449_pp0_iter2_reg(0) = '1') else 
        iBuff1_7_V_q0;
    max1_7_V_fu_338 <= ap_const_lv8_0;
    max1_8_V_1_fu_12469_p3 <= 
        max1_8_V_3_fu_1118 when (tmp_133_8_fu_12463_p2(0) = '1') else 
        arr1_V_8_0_s_fu_11168_p3;
    max1_8_V_4_fu_14182_p3 <= 
        ap_const_lv8_0 when (tmp_121_reg_26449_pp0_iter2_reg(0) = '1') else 
        iBuff1_8_V_q0;
    max1_8_V_fu_342 <= ap_const_lv8_0;
    max1_9_V_1_fu_12525_p3 <= 
        max1_9_V_3_fu_1122 when (tmp_133_9_fu_12519_p2(0) = '1') else 
        arr1_V_9_0_s_fu_11161_p3;
    max1_9_V_4_fu_14294_p3 <= 
        ap_const_lv8_0 when (tmp_121_reg_26449_pp0_iter2_reg(0) = '1') else 
        iBuff1_9_V_q0;
    max1_9_V_fu_346 <= ap_const_lv8_0;
    max2_0_V_2_fu_11559_p3 <= 
        max2_0_V_1_fu_822 when (tmp_57_fu_11553_p2(0) = '1') else 
        arr2_V_0_0_s_fu_11448_p3;
    max2_0_V_3_fu_20710_p3 <= 
        max2_0_V_5_fu_1602 when (tmp_76_fu_20705_p2(0) = '1') else 
        arr2_V_0_3_s_reg_31029;
    max2_0_V_8_fu_21760_p3 <= 
        ap_const_lv8_0 when (tmp_155_reg_30386_pp1_iter3_reg(0) = '1') else 
        iBuff1_0_V_q1;
    max2_0_V_fu_374 <= ap_const_lv8_0;
    max2_0_V_s_fu_13268_p3 <= 
        ap_const_lv8_0 when (tmp_122_reg_26509_pp0_iter2_reg(0) = '1') else 
        iBuff1_0_V_q1;
    max2_10_V_1_fu_21130_p3 <= 
        max2_10_V_5_fu_1642 when (tmp_142_s_fu_21125_p2(0) = '1') else 
        arr2_V_10_3_s_reg_30966;
    max2_10_V_3_fu_12595_p3 <= 
        max2_10_V_2_fu_862 when (tmp_135_s_fu_12589_p2(0) = '1') else 
        arr2_V_10_0_s_fu_11378_p3;
    max2_10_V_4_fu_22536_p3 <= 
        ap_const_lv8_0 when (tmp_155_reg_30386_pp1_iter3_reg(0) = '1') else 
        iBuff1_10_V_q1;
    max2_10_V_fu_414 <= ap_const_lv8_0;
    max2_10_V_s_fu_14420_p3 <= 
        ap_const_lv8_0 when (tmp_122_reg_26509_pp0_iter2_reg(0) = '1') else 
        iBuff1_10_V_q1;
    max2_11_V_1_fu_21172_p3 <= 
        max2_11_V_5_fu_1646 when (tmp_142_10_fu_21167_p2(0) = '1') else 
        arr2_V_11_3_s_reg_30959;
    max2_11_V_3_fu_12651_p3 <= 
        max2_11_V_2_fu_866 when (tmp_135_10_fu_12645_p2(0) = '1') else 
        arr2_V_11_0_s_fu_11371_p3;
    max2_11_V_4_fu_22628_p3 <= 
        ap_const_lv8_0 when (tmp_155_reg_30386_pp1_iter3_reg(0) = '1') else 
        iBuff1_11_V_q1;
    max2_11_V_fu_418 <= ap_const_lv8_0;
    max2_11_V_s_fu_14532_p3 <= 
        ap_const_lv8_0 when (tmp_122_reg_26509_pp0_iter2_reg(0) = '1') else 
        iBuff1_11_V_q1;
    max2_12_V_1_fu_21214_p3 <= 
        max2_12_V_5_fu_1650 when (tmp_142_11_fu_21209_p2(0) = '1') else 
        arr2_V_12_3_s_reg_30952;
    max2_12_V_3_fu_12707_p3 <= 
        max2_12_V_2_fu_870 when (tmp_135_11_fu_12701_p2(0) = '1') else 
        arr2_V_12_0_s_fu_11364_p3;
    max2_12_V_4_fu_22720_p3 <= 
        ap_const_lv8_0 when (tmp_155_reg_30386_pp1_iter3_reg(0) = '1') else 
        iBuff1_12_V_q1;
    max2_12_V_fu_422 <= ap_const_lv8_0;
    max2_12_V_s_fu_14644_p3 <= 
        ap_const_lv8_0 when (tmp_122_reg_26509_pp0_iter2_reg(0) = '1') else 
        iBuff1_12_V_q1;
    max2_13_V_1_fu_21256_p3 <= 
        max2_13_V_5_fu_1654 when (tmp_142_12_fu_21251_p2(0) = '1') else 
        arr2_V_13_3_s_reg_30945;
    max2_13_V_3_fu_12763_p3 <= 
        max2_13_V_2_fu_874 when (tmp_135_12_fu_12757_p2(0) = '1') else 
        arr2_V_13_0_s_fu_11357_p3;
    max2_13_V_4_fu_22812_p3 <= 
        ap_const_lv8_0 when (tmp_155_reg_30386_pp1_iter3_reg(0) = '1') else 
        iBuff1_13_V_q1;
    max2_13_V_fu_426 <= ap_const_lv8_0;
    max2_13_V_s_fu_14756_p3 <= 
        ap_const_lv8_0 when (tmp_122_reg_26509_pp0_iter2_reg(0) = '1') else 
        iBuff1_13_V_q1;
    max2_14_V_1_fu_21298_p3 <= 
        max2_14_V_5_fu_1658 when (tmp_142_13_fu_21293_p2(0) = '1') else 
        arr2_V_14_3_s_reg_30938;
    max2_14_V_3_fu_12819_p3 <= 
        max2_14_V_2_fu_878 when (tmp_135_13_fu_12813_p2(0) = '1') else 
        arr2_V_14_0_s_fu_11350_p3;
    max2_14_V_4_fu_22904_p3 <= 
        ap_const_lv8_0 when (tmp_155_reg_30386_pp1_iter3_reg(0) = '1') else 
        iBuff1_14_V_q1;
    max2_14_V_fu_430 <= ap_const_lv8_0;
    max2_14_V_s_fu_14868_p3 <= 
        ap_const_lv8_0 when (tmp_122_reg_26509_pp0_iter2_reg(0) = '1') else 
        iBuff1_14_V_q1;
    max2_15_V_1_fu_21340_p3 <= 
        max2_15_V_6_fu_1662 when (tmp_142_14_fu_21335_p2(0) = '1') else 
        arr2_V_15_3_s_reg_30931;
    max2_15_V_3_fu_12875_p3 <= 
        max2_15_V_2_fu_882 when (tmp_135_14_fu_12869_p2(0) = '1') else 
        arr2_V_15_0_s_fu_11343_p3;
    max2_15_V_4_fu_14980_p3 <= 
        ap_const_lv8_0 when (tmp_122_reg_26509_pp0_iter2_reg(0) = '1') else 
        iBuff1_15_V_q1;
    max2_15_V_fu_434 <= ap_const_lv8_0;
    max2_15_V_s_fu_23001_p3 <= 
        ap_const_lv8_0 when (tmp_155_reg_30386_pp1_iter3_reg(0) = '1') else 
        iBuff1_15_V_q1;
    max2_1_V_2_fu_11683_p3 <= 
        max2_1_V_1_fu_826 when (tmp_135_1_fu_11677_p2(0) = '1') else 
        arr2_V_1_0_s_fu_11441_p3;
    max2_1_V_3_fu_20752_p3 <= 
        max2_1_V_5_fu_1606 when (tmp_142_1_fu_20747_p2(0) = '1') else 
        arr2_V_1_3_s_reg_31023;
    max2_1_V_8_fu_21834_p3 <= 
        ap_const_lv8_0 when (tmp_155_reg_30386_pp1_iter3_reg(0) = '1') else 
        iBuff1_1_V_q1;
    max2_1_V_fu_378 <= ap_const_lv8_0;
    max2_1_V_s_fu_13384_p3 <= 
        ap_const_lv8_0 when (tmp_122_reg_26509_pp0_iter2_reg(0) = '1') else 
        iBuff1_1_V_q1;
    max2_2_V_2_fu_11807_p3 <= 
        max2_2_V_1_fu_830 when (tmp_135_2_fu_11801_p2(0) = '1') else 
        arr2_V_2_0_s_fu_11434_p3;
    max2_2_V_3_fu_20794_p3 <= 
        max2_2_V_5_fu_1610 when (tmp_142_2_fu_20789_p2(0) = '1') else 
        arr2_V_2_3_s_reg_31017;
    max2_2_V_4_fu_21908_p3 <= 
        ap_const_lv8_0 when (tmp_155_reg_30386_pp1_iter3_reg(0) = '1') else 
        iBuff1_2_V_q1;
    max2_2_V_fu_382 <= ap_const_lv8_0;
    max2_2_V_s_fu_13500_p3 <= 
        ap_const_lv8_0 when (tmp_122_reg_26509_pp0_iter2_reg(0) = '1') else 
        iBuff1_2_V_q1;
    max2_3_V_2_fu_11931_p3 <= 
        max2_3_V_1_fu_834 when (tmp_135_3_fu_11925_p2(0) = '1') else 
        arr2_V_3_0_s_fu_11427_p3;
    max2_3_V_3_fu_20836_p3 <= 
        max2_3_V_5_fu_1614 when (tmp_142_3_fu_20831_p2(0) = '1') else 
        arr2_V_3_3_s_reg_31011;
    max2_3_V_4_fu_21982_p3 <= 
        ap_const_lv8_0 when (tmp_155_reg_30386_pp1_iter3_reg(0) = '1') else 
        iBuff1_3_V_q1;
    max2_3_V_fu_386 <= ap_const_lv8_0;
    max2_3_V_s_fu_13616_p3 <= 
        ap_const_lv8_0 when (tmp_122_reg_26509_pp0_iter2_reg(0) = '1') else 
        iBuff1_3_V_q1;
    max2_4_V_2_fu_12055_p3 <= 
        max2_4_V_1_fu_838 when (tmp_135_4_fu_12049_p2(0) = '1') else 
        arr2_V_4_0_s_fu_11420_p3;
    max2_4_V_3_fu_20878_p3 <= 
        max2_4_V_5_fu_1618 when (tmp_142_4_fu_20873_p2(0) = '1') else 
        arr2_V_4_3_s_reg_31005;
    max2_4_V_4_fu_22056_p3 <= 
        ap_const_lv8_0 when (tmp_155_reg_30386_pp1_iter3_reg(0) = '1') else 
        iBuff1_4_V_q1;
    max2_4_V_fu_390 <= ap_const_lv8_0;
    max2_4_V_s_fu_13732_p3 <= 
        ap_const_lv8_0 when (tmp_122_reg_26509_pp0_iter2_reg(0) = '1') else 
        iBuff1_4_V_q1;
    max2_5_V_2_fu_20920_p3 <= 
        max2_5_V_5_fu_1622 when (tmp_142_5_fu_20915_p2(0) = '1') else 
        arr2_V_5_3_s_reg_30999;
    max2_5_V_3_fu_12179_p3 <= 
        max2_5_V_1_fu_842 when (tmp_135_5_fu_12173_p2(0) = '1') else 
        arr2_V_5_0_s_fu_11413_p3;
    max2_5_V_4_fu_22130_p3 <= 
        ap_const_lv8_0 when (tmp_155_reg_30386_pp1_iter3_reg(0) = '1') else 
        iBuff1_5_V_q1;
    max2_5_V_fu_394 <= ap_const_lv8_0;
    max2_5_V_s_fu_13848_p3 <= 
        ap_const_lv8_0 when (tmp_122_reg_26509_pp0_iter2_reg(0) = '1') else 
        iBuff1_5_V_q1;
    max2_6_V_2_fu_20962_p3 <= 
        max2_6_V_5_fu_1626 when (tmp_142_6_fu_20957_p2(0) = '1') else 
        arr2_V_6_3_s_reg_30993;
    max2_6_V_3_fu_12303_p3 <= 
        max2_6_V_1_fu_846 when (tmp_135_6_fu_12297_p2(0) = '1') else 
        arr2_V_6_0_s_fu_11406_p3;
    max2_6_V_4_fu_22204_p3 <= 
        ap_const_lv8_0 when (tmp_155_reg_30386_pp1_iter3_reg(0) = '1') else 
        iBuff1_6_V_q1;
    max2_6_V_fu_398 <= ap_const_lv8_0;
    max2_6_V_s_fu_13964_p3 <= 
        ap_const_lv8_0 when (tmp_122_reg_26509_pp0_iter2_reg(0) = '1') else 
        iBuff1_6_V_q1;
    max2_7_V_2_fu_21004_p3 <= 
        max2_7_V_5_fu_1630 when (tmp_142_7_fu_20999_p2(0) = '1') else 
        arr2_V_7_3_s_reg_30987;
    max2_7_V_3_fu_12427_p3 <= 
        max2_7_V_1_fu_850 when (tmp_135_7_fu_12421_p2(0) = '1') else 
        arr2_V_7_0_s_fu_11399_p3;
    max2_7_V_4_fu_22278_p3 <= 
        ap_const_lv8_0 when (tmp_155_reg_30386_pp1_iter3_reg(0) = '1') else 
        iBuff1_7_V_q1;
    max2_7_V_fu_402 <= ap_const_lv8_0;
    max2_7_V_s_fu_14080_p3 <= 
        ap_const_lv8_0 when (tmp_122_reg_26509_pp0_iter2_reg(0) = '1') else 
        iBuff1_7_V_q1;
    max2_8_V_2_fu_21046_p3 <= 
        max2_8_V_5_fu_1634 when (tmp_142_8_fu_21041_p2(0) = '1') else 
        arr2_V_8_3_s_reg_30980;
    max2_8_V_3_fu_12483_p3 <= 
        max2_8_V_1_fu_854 when (tmp_135_8_fu_12477_p2(0) = '1') else 
        arr2_V_8_0_s_fu_11392_p3;
    max2_8_V_4_fu_22352_p3 <= 
        ap_const_lv8_0 when (tmp_155_reg_30386_pp1_iter3_reg(0) = '1') else 
        iBuff1_8_V_q1;
    max2_8_V_fu_406 <= ap_const_lv8_0;
    max2_8_V_s_fu_14196_p3 <= 
        ap_const_lv8_0 when (tmp_122_reg_26509_pp0_iter2_reg(0) = '1') else 
        iBuff1_8_V_q1;
    max2_9_V_1_fu_21088_p3 <= 
        max2_9_V_5_fu_1638 when (tmp_142_9_fu_21083_p2(0) = '1') else 
        arr2_V_9_3_s_reg_30973;
    max2_9_V_3_fu_12539_p3 <= 
        max2_9_V_2_fu_858 when (tmp_135_9_fu_12533_p2(0) = '1') else 
        arr2_V_9_0_s_fu_11385_p3;
    max2_9_V_4_fu_22444_p3 <= 
        ap_const_lv8_0 when (tmp_155_reg_30386_pp1_iter3_reg(0) = '1') else 
        iBuff1_9_V_q1;
    max2_9_V_fu_410 <= ap_const_lv8_0;
    max2_9_V_s_fu_14308_p3 <= 
        ap_const_lv8_0 when (tmp_122_reg_26509_pp0_iter2_reg(0) = '1') else 
        iBuff1_9_V_q1;
    max3_0_V_1_fu_11573_p3 <= 
        max3_0_V_3_fu_1214 when (tmp_58_fu_11567_p2(0) = '1') else 
        arr3_V_0_0_s_fu_11112_p3;
    max3_0_V_4_fu_13247_p3 <= 
        ap_const_lv8_0 when (tmp_121_reg_26449_pp0_iter2_reg(0) = '1') else 
        iBuff2_0_V_q0;
    max3_0_V_fu_566 <= ap_const_lv8_0;
    max3_10_V_1_fu_12609_p3 <= 
        max3_10_V_3_fu_1254 when (tmp_137_s_fu_12603_p2(0) = '1') else 
        arr3_V_10_0_s_fu_11042_p3;
    max3_10_V_4_fu_14399_p3 <= 
        ap_const_lv8_0 when (tmp_121_reg_26449_pp0_iter2_reg(0) = '1') else 
        iBuff2_10_V_q0;
    max3_10_V_fu_606 <= ap_const_lv8_0;
    max3_11_V_1_fu_12665_p3 <= 
        max3_11_V_3_fu_1258 when (tmp_137_10_fu_12659_p2(0) = '1') else 
        arr3_V_11_0_s_fu_11035_p3;
    max3_11_V_4_fu_14511_p3 <= 
        ap_const_lv8_0 when (tmp_121_reg_26449_pp0_iter2_reg(0) = '1') else 
        iBuff2_11_V_q0;
    max3_11_V_fu_610 <= ap_const_lv8_0;
    max3_12_V_1_fu_12721_p3 <= 
        max3_12_V_3_fu_1262 when (tmp_137_11_fu_12715_p2(0) = '1') else 
        arr3_V_12_0_s_fu_11028_p3;
    max3_12_V_4_fu_14623_p3 <= 
        ap_const_lv8_0 when (tmp_121_reg_26449_pp0_iter2_reg(0) = '1') else 
        iBuff2_12_V_q0;
    max3_12_V_fu_614 <= ap_const_lv8_0;
    max3_13_V_1_fu_12777_p3 <= 
        max3_13_V_3_fu_1266 when (tmp_137_12_fu_12771_p2(0) = '1') else 
        arr3_V_13_0_s_fu_11021_p3;
    max3_13_V_4_fu_14735_p3 <= 
        ap_const_lv8_0 when (tmp_121_reg_26449_pp0_iter2_reg(0) = '1') else 
        iBuff2_13_V_q0;
    max3_13_V_fu_618 <= ap_const_lv8_0;
    max3_14_V_1_fu_12833_p3 <= 
        max3_14_V_3_fu_1270 when (tmp_137_13_fu_12827_p2(0) = '1') else 
        arr3_V_14_0_s_fu_11014_p3;
    max3_14_V_4_fu_14847_p3 <= 
        ap_const_lv8_0 when (tmp_121_reg_26449_pp0_iter2_reg(0) = '1') else 
        iBuff2_14_V_q0;
    max3_14_V_fu_622 <= ap_const_lv8_0;
    max3_15_V_1_fu_12889_p3 <= 
        max3_15_V_3_fu_1274 when (tmp_137_14_fu_12883_p2(0) = '1') else 
        arr3_V_15_0_s_fu_11007_p3;
    max3_15_V_4_fu_14959_p3 <= 
        ap_const_lv8_0 when (tmp_121_reg_26449_pp0_iter2_reg(0) = '1') else 
        iBuff2_15_V_q0;
    max3_15_V_fu_626 <= ap_const_lv8_0;
    max3_1_V_1_fu_11697_p3 <= 
        max3_1_V_3_fu_1218 when (tmp_137_1_fu_11691_p2(0) = '1') else 
        arr3_V_1_0_s_fu_11105_p3;
    max3_1_V_4_fu_13363_p3 <= 
        ap_const_lv8_0 when (tmp_121_reg_26449_pp0_iter2_reg(0) = '1') else 
        iBuff2_1_V_q0;
    max3_1_V_fu_570 <= ap_const_lv8_0;
    max3_2_V_1_fu_11821_p3 <= 
        max3_2_V_3_fu_1222 when (tmp_137_2_fu_11815_p2(0) = '1') else 
        arr3_V_2_0_s_fu_11098_p3;
    max3_2_V_4_fu_13479_p3 <= 
        ap_const_lv8_0 when (tmp_121_reg_26449_pp0_iter2_reg(0) = '1') else 
        iBuff2_2_V_q0;
    max3_2_V_fu_574 <= ap_const_lv8_0;
    max3_3_V_1_fu_11945_p3 <= 
        max3_3_V_3_fu_1226 when (tmp_137_3_fu_11939_p2(0) = '1') else 
        arr3_V_3_0_s_fu_11091_p3;
    max3_3_V_4_fu_13595_p3 <= 
        ap_const_lv8_0 when (tmp_121_reg_26449_pp0_iter2_reg(0) = '1') else 
        iBuff2_3_V_q0;
    max3_3_V_fu_578 <= ap_const_lv8_0;
    max3_4_V_1_fu_12069_p3 <= 
        max3_4_V_3_fu_1230 when (tmp_137_4_fu_12063_p2(0) = '1') else 
        arr3_V_4_0_s_fu_11084_p3;
    max3_4_V_4_fu_13711_p3 <= 
        ap_const_lv8_0 when (tmp_121_reg_26449_pp0_iter2_reg(0) = '1') else 
        iBuff2_4_V_q0;
    max3_4_V_fu_582 <= ap_const_lv8_0;
    max3_5_V_1_fu_12193_p3 <= 
        max3_5_V_3_fu_1234 when (tmp_137_5_fu_12187_p2(0) = '1') else 
        arr3_V_5_0_s_fu_11077_p3;
    max3_5_V_4_fu_13827_p3 <= 
        ap_const_lv8_0 when (tmp_121_reg_26449_pp0_iter2_reg(0) = '1') else 
        iBuff2_5_V_q0;
    max3_5_V_fu_586 <= ap_const_lv8_0;
    max3_6_V_1_fu_12317_p3 <= 
        max3_6_V_3_fu_1238 when (tmp_137_6_fu_12311_p2(0) = '1') else 
        arr3_V_6_0_s_fu_11070_p3;
    max3_6_V_4_fu_13943_p3 <= 
        ap_const_lv8_0 when (tmp_121_reg_26449_pp0_iter2_reg(0) = '1') else 
        iBuff2_6_V_q0;
    max3_6_V_fu_590 <= ap_const_lv8_0;
    max3_7_V_1_fu_12441_p3 <= 
        max3_7_V_3_fu_1242 when (tmp_137_7_fu_12435_p2(0) = '1') else 
        arr3_V_7_0_s_fu_11063_p3;
    max3_7_V_4_fu_14059_p3 <= 
        ap_const_lv8_0 when (tmp_121_reg_26449_pp0_iter2_reg(0) = '1') else 
        iBuff2_7_V_q0;
    max3_7_V_fu_594 <= ap_const_lv8_0;
    max3_8_V_1_fu_12497_p3 <= 
        max3_8_V_3_fu_1246 when (tmp_137_8_fu_12491_p2(0) = '1') else 
        arr3_V_8_0_s_fu_11056_p3;
    max3_8_V_4_fu_14175_p3 <= 
        ap_const_lv8_0 when (tmp_121_reg_26449_pp0_iter2_reg(0) = '1') else 
        iBuff2_8_V_q0;
    max3_8_V_fu_598 <= ap_const_lv8_0;
    max3_9_V_1_fu_12553_p3 <= 
        max3_9_V_3_fu_1250 when (tmp_137_9_fu_12547_p2(0) = '1') else 
        arr3_V_9_0_s_fu_11049_p3;
    max3_9_V_4_fu_14287_p3 <= 
        ap_const_lv8_0 when (tmp_121_reg_26449_pp0_iter2_reg(0) = '1') else 
        iBuff2_9_V_q0;
    max3_9_V_fu_602 <= ap_const_lv8_0;
    max4_0_V_2_fu_11587_p3 <= 
        max4_0_V_1_fu_950 when (tmp_60_fu_11581_p2(0) = '1') else 
        arr4_V_0_0_s_fu_11336_p3;
    max4_0_V_3_fu_20722_p3 <= 
        max4_0_V_5_fu_1730 when (tmp_77_fu_20717_p2(0) = '1') else 
        arr4_V_0_3_s_reg_30925;
    max4_0_V_8_fu_21753_p3 <= 
        ap_const_lv8_0 when (tmp_155_reg_30386_pp1_iter3_reg(0) = '1') else 
        iBuff2_0_V_q1;
    max4_0_V_fu_630 <= ap_const_lv8_0;
    max4_0_V_s_fu_13261_p3 <= 
        ap_const_lv8_0 when (tmp_122_reg_26509_pp0_iter2_reg(0) = '1') else 
        iBuff2_0_V_q1;
    max4_10_V_1_fu_21142_p3 <= 
        max4_10_V_5_fu_1770 when (tmp_144_s_fu_21137_p2(0) = '1') else 
        arr4_V_10_3_s_reg_30862;
    max4_10_V_3_fu_12623_p3 <= 
        max4_10_V_2_fu_990 when (tmp_139_s_fu_12617_p2(0) = '1') else 
        arr4_V_10_0_s_fu_11266_p3;
    max4_10_V_4_fu_22529_p3 <= 
        ap_const_lv8_0 when (tmp_155_reg_30386_pp1_iter3_reg(0) = '1') else 
        iBuff2_10_V_q1;
    max4_10_V_fu_670 <= ap_const_lv8_0;
    max4_10_V_s_fu_14413_p3 <= 
        ap_const_lv8_0 when (tmp_122_reg_26509_pp0_iter2_reg(0) = '1') else 
        iBuff2_10_V_q1;
    max4_11_V_1_fu_21184_p3 <= 
        max4_11_V_5_fu_1774 when (tmp_144_10_fu_21179_p2(0) = '1') else 
        arr4_V_11_3_s_reg_30855;
    max4_11_V_3_fu_12679_p3 <= 
        max4_11_V_2_fu_994 when (tmp_139_10_fu_12673_p2(0) = '1') else 
        arr4_V_11_0_s_fu_11259_p3;
    max4_11_V_4_fu_22621_p3 <= 
        ap_const_lv8_0 when (tmp_155_reg_30386_pp1_iter3_reg(0) = '1') else 
        iBuff2_11_V_q1;
    max4_11_V_fu_674 <= ap_const_lv8_0;
    max4_11_V_s_fu_14525_p3 <= 
        ap_const_lv8_0 when (tmp_122_reg_26509_pp0_iter2_reg(0) = '1') else 
        iBuff2_11_V_q1;
    max4_12_V_1_fu_21226_p3 <= 
        max4_12_V_5_fu_1778 when (tmp_144_11_fu_21221_p2(0) = '1') else 
        arr4_V_12_3_s_reg_30848;
    max4_12_V_3_fu_12735_p3 <= 
        max4_12_V_2_fu_998 when (tmp_139_11_fu_12729_p2(0) = '1') else 
        arr4_V_12_0_s_fu_11252_p3;
    max4_12_V_4_fu_22713_p3 <= 
        ap_const_lv8_0 when (tmp_155_reg_30386_pp1_iter3_reg(0) = '1') else 
        iBuff2_12_V_q1;
    max4_12_V_fu_678 <= ap_const_lv8_0;
    max4_12_V_s_fu_14637_p3 <= 
        ap_const_lv8_0 when (tmp_122_reg_26509_pp0_iter2_reg(0) = '1') else 
        iBuff2_12_V_q1;
    max4_13_V_1_fu_21268_p3 <= 
        max4_13_V_5_fu_1782 when (tmp_144_12_fu_21263_p2(0) = '1') else 
        arr4_V_13_3_s_reg_30841;
    max4_13_V_3_fu_12791_p3 <= 
        max4_13_V_2_fu_1002 when (tmp_139_12_fu_12785_p2(0) = '1') else 
        arr4_V_13_0_s_fu_11245_p3;
    max4_13_V_4_fu_22805_p3 <= 
        ap_const_lv8_0 when (tmp_155_reg_30386_pp1_iter3_reg(0) = '1') else 
        iBuff2_13_V_q1;
    max4_13_V_fu_682 <= ap_const_lv8_0;
    max4_13_V_s_fu_14749_p3 <= 
        ap_const_lv8_0 when (tmp_122_reg_26509_pp0_iter2_reg(0) = '1') else 
        iBuff2_13_V_q1;
    max4_14_V_1_fu_21310_p3 <= 
        max4_14_V_5_fu_1786 when (tmp_144_13_fu_21305_p2(0) = '1') else 
        arr4_V_14_3_s_reg_30834;
    max4_14_V_3_fu_12847_p3 <= 
        max4_14_V_2_fu_1006 when (tmp_139_13_fu_12841_p2(0) = '1') else 
        arr4_V_14_0_s_fu_11238_p3;
    max4_14_V_4_fu_22897_p3 <= 
        ap_const_lv8_0 when (tmp_155_reg_30386_pp1_iter3_reg(0) = '1') else 
        iBuff2_14_V_q1;
    max4_14_V_fu_686 <= ap_const_lv8_0;
    max4_14_V_s_fu_14861_p3 <= 
        ap_const_lv8_0 when (tmp_122_reg_26509_pp0_iter2_reg(0) = '1') else 
        iBuff2_14_V_q1;
    max4_15_V_1_fu_21352_p3 <= 
        max4_15_V_6_fu_1790 when (tmp_144_14_fu_21347_p2(0) = '1') else 
        arr4_V_15_3_s_reg_30827;
    max4_15_V_3_fu_12903_p3 <= 
        max4_15_V_2_fu_1010 when (tmp_139_14_fu_12897_p2(0) = '1') else 
        arr4_V_15_0_s_fu_11231_p3;
    max4_15_V_4_fu_14973_p3 <= 
        ap_const_lv8_0 when (tmp_122_reg_26509_pp0_iter2_reg(0) = '1') else 
        iBuff2_15_V_q1;
    max4_15_V_fu_690 <= ap_const_lv8_0;
    max4_15_V_s_fu_22994_p3 <= 
        ap_const_lv8_0 when (tmp_155_reg_30386_pp1_iter3_reg(0) = '1') else 
        iBuff2_15_V_q1;
    max4_1_V_2_fu_11711_p3 <= 
        max4_1_V_1_fu_954 when (tmp_139_1_fu_11705_p2(0) = '1') else 
        arr4_V_1_0_s_fu_11329_p3;
    max4_1_V_3_fu_20764_p3 <= 
        max4_1_V_5_fu_1734 when (tmp_144_1_fu_20759_p2(0) = '1') else 
        arr4_V_1_3_s_reg_30919;
    max4_1_V_8_fu_21827_p3 <= 
        ap_const_lv8_0 when (tmp_155_reg_30386_pp1_iter3_reg(0) = '1') else 
        iBuff2_1_V_q1;
    max4_1_V_fu_634 <= ap_const_lv8_0;
    max4_1_V_s_fu_13377_p3 <= 
        ap_const_lv8_0 when (tmp_122_reg_26509_pp0_iter2_reg(0) = '1') else 
        iBuff2_1_V_q1;
    max4_2_V_2_fu_11835_p3 <= 
        max4_2_V_1_fu_958 when (tmp_139_2_fu_11829_p2(0) = '1') else 
        arr4_V_2_0_s_fu_11322_p3;
    max4_2_V_3_fu_20806_p3 <= 
        max4_2_V_5_fu_1738 when (tmp_144_2_fu_20801_p2(0) = '1') else 
        arr4_V_2_3_s_reg_30913;
    max4_2_V_4_fu_21901_p3 <= 
        ap_const_lv8_0 when (tmp_155_reg_30386_pp1_iter3_reg(0) = '1') else 
        iBuff2_2_V_q1;
    max4_2_V_fu_638 <= ap_const_lv8_0;
    max4_2_V_s_fu_13493_p3 <= 
        ap_const_lv8_0 when (tmp_122_reg_26509_pp0_iter2_reg(0) = '1') else 
        iBuff2_2_V_q1;
    max4_3_V_2_fu_11959_p3 <= 
        max4_3_V_1_fu_962 when (tmp_139_3_fu_11953_p2(0) = '1') else 
        arr4_V_3_0_s_fu_11315_p3;
    max4_3_V_3_fu_20848_p3 <= 
        max4_3_V_5_fu_1742 when (tmp_144_3_fu_20843_p2(0) = '1') else 
        arr4_V_3_3_s_reg_30907;
    max4_3_V_4_fu_21975_p3 <= 
        ap_const_lv8_0 when (tmp_155_reg_30386_pp1_iter3_reg(0) = '1') else 
        iBuff2_3_V_q1;
    max4_3_V_fu_642 <= ap_const_lv8_0;
    max4_3_V_s_fu_13609_p3 <= 
        ap_const_lv8_0 when (tmp_122_reg_26509_pp0_iter2_reg(0) = '1') else 
        iBuff2_3_V_q1;
    max4_4_V_2_fu_12083_p3 <= 
        max4_4_V_1_fu_966 when (tmp_139_4_fu_12077_p2(0) = '1') else 
        arr4_V_4_0_s_fu_11308_p3;
    max4_4_V_3_fu_20890_p3 <= 
        max4_4_V_5_fu_1746 when (tmp_144_4_fu_20885_p2(0) = '1') else 
        arr4_V_4_3_s_reg_30901;
    max4_4_V_4_fu_22049_p3 <= 
        ap_const_lv8_0 when (tmp_155_reg_30386_pp1_iter3_reg(0) = '1') else 
        iBuff2_4_V_q1;
    max4_4_V_fu_646 <= ap_const_lv8_0;
    max4_4_V_s_fu_13725_p3 <= 
        ap_const_lv8_0 when (tmp_122_reg_26509_pp0_iter2_reg(0) = '1') else 
        iBuff2_4_V_q1;
    max4_5_V_2_fu_20932_p3 <= 
        max4_5_V_5_fu_1750 when (tmp_144_5_fu_20927_p2(0) = '1') else 
        arr4_V_5_3_s_reg_30895;
    max4_5_V_3_fu_12207_p3 <= 
        max4_5_V_1_fu_970 when (tmp_139_5_fu_12201_p2(0) = '1') else 
        arr4_V_5_0_s_fu_11301_p3;
    max4_5_V_4_fu_22123_p3 <= 
        ap_const_lv8_0 when (tmp_155_reg_30386_pp1_iter3_reg(0) = '1') else 
        iBuff2_5_V_q1;
    max4_5_V_fu_650 <= ap_const_lv8_0;
    max4_5_V_s_fu_13841_p3 <= 
        ap_const_lv8_0 when (tmp_122_reg_26509_pp0_iter2_reg(0) = '1') else 
        iBuff2_5_V_q1;
    max4_6_V_2_fu_20974_p3 <= 
        max4_6_V_5_fu_1754 when (tmp_144_6_fu_20969_p2(0) = '1') else 
        arr4_V_6_3_s_reg_30889;
    max4_6_V_3_fu_12331_p3 <= 
        max4_6_V_1_fu_974 when (tmp_139_6_fu_12325_p2(0) = '1') else 
        arr4_V_6_0_s_fu_11294_p3;
    max4_6_V_4_fu_22197_p3 <= 
        ap_const_lv8_0 when (tmp_155_reg_30386_pp1_iter3_reg(0) = '1') else 
        iBuff2_6_V_q1;
    max4_6_V_fu_654 <= ap_const_lv8_0;
    max4_6_V_s_fu_13957_p3 <= 
        ap_const_lv8_0 when (tmp_122_reg_26509_pp0_iter2_reg(0) = '1') else 
        iBuff2_6_V_q1;
    max4_7_V_2_fu_21016_p3 <= 
        max4_7_V_5_fu_1758 when (tmp_144_7_fu_21011_p2(0) = '1') else 
        arr4_V_7_3_s_reg_30883;
    max4_7_V_3_fu_12455_p3 <= 
        max4_7_V_1_fu_978 when (tmp_139_7_fu_12449_p2(0) = '1') else 
        arr4_V_7_0_s_fu_11287_p3;
    max4_7_V_4_fu_22271_p3 <= 
        ap_const_lv8_0 when (tmp_155_reg_30386_pp1_iter3_reg(0) = '1') else 
        iBuff2_7_V_q1;
    max4_7_V_fu_658 <= ap_const_lv8_0;
    max4_7_V_s_fu_14073_p3 <= 
        ap_const_lv8_0 when (tmp_122_reg_26509_pp0_iter2_reg(0) = '1') else 
        iBuff2_7_V_q1;
    max4_8_V_2_fu_21058_p3 <= 
        max4_8_V_5_fu_1762 when (tmp_144_8_fu_21053_p2(0) = '1') else 
        arr4_V_8_3_s_reg_30876;
    max4_8_V_3_fu_12511_p3 <= 
        max4_8_V_1_fu_982 when (tmp_139_8_fu_12505_p2(0) = '1') else 
        arr4_V_8_0_s_fu_11280_p3;
    max4_8_V_4_fu_22345_p3 <= 
        ap_const_lv8_0 when (tmp_155_reg_30386_pp1_iter3_reg(0) = '1') else 
        iBuff2_8_V_q1;
    max4_8_V_fu_662 <= ap_const_lv8_0;
    max4_8_V_s_fu_14189_p3 <= 
        ap_const_lv8_0 when (tmp_122_reg_26509_pp0_iter2_reg(0) = '1') else 
        iBuff2_8_V_q1;
    max4_9_V_1_fu_21100_p3 <= 
        max4_9_V_5_fu_1766 when (tmp_144_9_fu_21095_p2(0) = '1') else 
        arr4_V_9_3_s_reg_30869;
    max4_9_V_3_fu_12567_p3 <= 
        max4_9_V_2_fu_986 when (tmp_139_9_fu_12561_p2(0) = '1') else 
        arr4_V_9_0_s_fu_11273_p3;
    max4_9_V_4_fu_22437_p3 <= 
        ap_const_lv8_0 when (tmp_155_reg_30386_pp1_iter3_reg(0) = '1') else 
        iBuff2_9_V_q1;
    max4_9_V_fu_666 <= ap_const_lv8_0;
    max4_9_V_s_fu_14301_p3 <= 
        ap_const_lv8_0 when (tmp_122_reg_26509_pp0_iter2_reg(0) = '1') else 
        iBuff2_9_V_q1;
    oBuff1_0_V_addr_2_gep_fu_3912_p3 <= tmp_32_fu_16075_p1(11 - 1 downto 0);
    oBuff1_0_V_addr_3_gep_fu_3920_p3 <= tmp_33_fu_16143_p1(11 - 1 downto 0);
    oBuff1_0_V_addr_7_gep_fu_6438_p3 <= tmp_66_fu_21685_p1(11 - 1 downto 0);

    oBuff1_0_V_address0_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, oBuff1_0_V_addr_reg_28871, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4, ap_block_pp0_stage0, ap_block_pp1_stage0, tmp_32_fu_16075_p1, oBuff1_0_V_addr_2_gep_fu_3912_p3, tmp_66_fu_21685_p1, oBuff1_0_V_addr_7_gep_fu_6438_p3)
    begin
        if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff1_0_V_address0 <= oBuff1_0_V_addr_7_gep_fu_6438_p3;
        elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff1_0_V_address0 <= tmp_66_fu_21685_p1(11 - 1 downto 0);
        elsif ((((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_state13)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_state13)))) then 
            oBuff1_0_V_address0 <= oBuff1_0_V_addr_reg_28871;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_0_V_address0 <= oBuff1_0_V_addr_2_gep_fu_3912_p3;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_0_V_address0 <= tmp_32_fu_16075_p1(11 - 1 downto 0);
        else 
            oBuff1_0_V_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    oBuff1_0_V_address1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, oBuff1_0_V_addr_1_reg_28951, oBuff1_0_V_addr_6_reg_31483, ap_CS_fsm_state25, ap_block_pp0_stage0, tmp_33_fu_16143_p1, oBuff1_0_V_addr_3_gep_fu_3920_p3, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1)
    begin
        if ((((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_state25)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_state25)))) then 
            oBuff1_0_V_address1 <= oBuff1_0_V_addr_6_reg_31483;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            oBuff1_0_V_address1 <= oBuff1_0_V_addr_1_reg_28951;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_0_V_address1 <= oBuff1_0_V_addr_3_gep_fu_3920_p3;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_0_V_address1 <= tmp_33_fu_16143_p1(11 - 1 downto 0);
        else 
            oBuff1_0_V_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    oBuff1_0_V_ce0_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, ap_block_pp1_stage0_11001, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_state13)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_state13)))) then 
            oBuff1_0_V_ce0 <= ap_const_logic_1;
        else 
            oBuff1_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    oBuff1_0_V_ce1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, ap_CS_fsm_state25, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_state25)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_state25)))) then 
            oBuff1_0_V_ce1 <= ap_const_logic_1;
        else 
            oBuff1_0_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    oBuff1_0_V_d0_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, max1_0_V_3_load_1_reg_28194, ap_enable_reg_pp0_iter4, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4, ap_block_pp0_stage0, ap_block_pp1_stage0, max2_0_V_5_fu_1602, tmp_129_fu_16216_p1, tmp_80_fu_17697_p18, tmp_134_fu_17892_p1, tmp_161_fu_21782_p1)
    begin
        if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff1_0_V_d0 <= tmp_161_fu_21782_p1;
        elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff1_0_V_d0 <= max2_0_V_5_fu_1602;
        elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            oBuff1_0_V_d0 <= tmp_134_fu_17892_p1;
        elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            oBuff1_0_V_d0 <= tmp_80_fu_17697_p18;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_0_V_d0 <= tmp_129_fu_16216_p1;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_0_V_d0 <= max1_0_V_3_load_1_reg_28194;
        else 
            oBuff1_0_V_d0 <= "XXXXXXXX";
        end if; 
    end process;


    oBuff1_0_V_d1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, max2_0_V_1_load_reg_27650, ap_enable_reg_pp0_iter4, tmp_81_reg_29203, tmp_135_reg_29243, ap_CS_fsm_state25, ap_block_pp0_stage0, exitcond_i_fu_23128_p2, tmp_130_fu_16226_p1, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1, tmp_86_fu_23144_p18, tmp_168_fu_23295_p1)
    begin
        if (((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            oBuff1_0_V_d1 <= tmp_168_fu_23295_p1;
        elsif (((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            oBuff1_0_V_d1 <= tmp_86_fu_23144_p18;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            oBuff1_0_V_d1 <= tmp_135_reg_29243;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            oBuff1_0_V_d1 <= tmp_81_reg_29203;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_0_V_d1 <= tmp_130_fu_16226_p1;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_0_V_d1 <= max2_0_V_1_load_reg_27650;
        else 
            oBuff1_0_V_d1 <= "XXXXXXXX";
        end if; 
    end process;


    oBuff1_0_V_we0_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, ap_block_pp1_stage0_11001, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_state13)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_state13)))) then 
            oBuff1_0_V_we0 <= ap_const_logic_1;
        else 
            oBuff1_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    oBuff1_0_V_we1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, tmp_133_reg_29199, ap_CS_fsm_state25, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((tmp_133_reg_29199 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_state16)) or ((tmp_133_reg_29199 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_state14)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_state25)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_state25)))) then 
            oBuff1_0_V_we1 <= ap_const_logic_1;
        else 
            oBuff1_0_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    oBuff1_10_V_addr_3_gep_fu_4732_p3 <= tmp_32_fu_16075_p1(11 - 1 downto 0);
    oBuff1_10_V_addr_4_gep_fu_4740_p3 <= tmp_33_fu_16143_p1(11 - 1 downto 0);
    oBuff1_10_V_addr_6_gep_fu_6758_p3 <= tmp_66_fu_21685_p1(11 - 1 downto 0);

    oBuff1_10_V_address0_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, oBuff1_10_V_addr_reg_28921, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4, ap_block_pp0_stage0, ap_block_pp1_stage0, tmp_32_fu_16075_p1, oBuff1_10_V_addr_3_gep_fu_4732_p3, tmp_66_fu_21685_p1, oBuff1_10_V_addr_6_gep_fu_6758_p3)
    begin
        if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff1_10_V_address0 <= oBuff1_10_V_addr_6_gep_fu_6758_p3;
        elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff1_10_V_address0 <= tmp_66_fu_21685_p1(11 - 1 downto 0);
        elsif ((((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_state13)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_state13)))) then 
            oBuff1_10_V_address0 <= oBuff1_10_V_addr_reg_28921;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_10_V_address0 <= oBuff1_10_V_addr_3_gep_fu_4732_p3;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_10_V_address0 <= tmp_32_fu_16075_p1(11 - 1 downto 0);
        else 
            oBuff1_10_V_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    oBuff1_10_V_address1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, oBuff1_10_V_addr_1_reg_29001, oBuff1_10_V_addr_2_reg_31533, ap_CS_fsm_state25, ap_block_pp0_stage0, tmp_33_fu_16143_p1, oBuff1_10_V_addr_4_gep_fu_4740_p3, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1)
    begin
        if ((((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_state25)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_state25)))) then 
            oBuff1_10_V_address1 <= oBuff1_10_V_addr_2_reg_31533;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            oBuff1_10_V_address1 <= oBuff1_10_V_addr_1_reg_29001;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_10_V_address1 <= oBuff1_10_V_addr_4_gep_fu_4740_p3;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_10_V_address1 <= tmp_33_fu_16143_p1(11 - 1 downto 0);
        else 
            oBuff1_10_V_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    oBuff1_10_V_ce0_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, ap_block_pp1_stage0_11001, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_state13)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_state13)))) then 
            oBuff1_10_V_ce0 <= ap_const_logic_1;
        else 
            oBuff1_10_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    oBuff1_10_V_ce1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, ap_CS_fsm_state25, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_state25)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_state25)))) then 
            oBuff1_10_V_ce1 <= ap_const_logic_1;
        else 
            oBuff1_10_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    oBuff1_10_V_d0_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, max1_10_V_3_load_2_reg_28494, ap_enable_reg_pp0_iter4, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4, ap_block_pp0_stage0, ap_block_pp1_stage0, max2_10_V_5_fu_1642, tmp_80_fu_17697_p18, tmp_134_fu_17892_p1, tmp_202_fu_17160_p1, tmp_224_fu_22558_p1)
    begin
        if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff1_10_V_d0 <= tmp_224_fu_22558_p1;
        elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff1_10_V_d0 <= max2_10_V_5_fu_1642;
        elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            oBuff1_10_V_d0 <= tmp_134_fu_17892_p1;
        elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            oBuff1_10_V_d0 <= tmp_80_fu_17697_p18;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_10_V_d0 <= tmp_202_fu_17160_p1;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_10_V_d0 <= max1_10_V_3_load_2_reg_28494;
        else 
            oBuff1_10_V_d0 <= "XXXXXXXX";
        end if; 
    end process;


    oBuff1_10_V_d1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, max2_10_V_2_load_reg_27720, ap_enable_reg_pp0_iter4, tmp_81_reg_29203, tmp_135_reg_29243, ap_CS_fsm_state25, ap_block_pp0_stage0, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1, tmp_86_fu_23144_p18, tmp_168_fu_23295_p1, tmp_203_fu_17170_p1)
    begin
        if (((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            oBuff1_10_V_d1 <= tmp_168_fu_23295_p1;
        elsif (((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            oBuff1_10_V_d1 <= tmp_86_fu_23144_p18;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            oBuff1_10_V_d1 <= tmp_135_reg_29243;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            oBuff1_10_V_d1 <= tmp_81_reg_29203;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_10_V_d1 <= tmp_203_fu_17170_p1;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_10_V_d1 <= max2_10_V_2_load_reg_27720;
        else 
            oBuff1_10_V_d1 <= "XXXXXXXX";
        end if; 
    end process;


    oBuff1_10_V_we0_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, ap_block_pp1_stage0_11001, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_state13)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_state13)))) then 
            oBuff1_10_V_we0 <= ap_const_logic_1;
        else 
            oBuff1_10_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    oBuff1_10_V_we1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, tmp_133_reg_29199, ap_CS_fsm_state25, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((tmp_133_reg_29199 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_state16)) or ((tmp_133_reg_29199 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_state14)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_state25)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_state25)))) then 
            oBuff1_10_V_we1 <= ap_const_logic_1;
        else 
            oBuff1_10_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    oBuff1_11_V_addr_3_gep_fu_4814_p3 <= tmp_32_fu_16075_p1(11 - 1 downto 0);
    oBuff1_11_V_addr_4_gep_fu_4822_p3 <= tmp_33_fu_16143_p1(11 - 1 downto 0);
    oBuff1_11_V_addr_6_gep_fu_6790_p3 <= tmp_66_fu_21685_p1(11 - 1 downto 0);

    oBuff1_11_V_address0_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, oBuff1_11_V_addr_reg_28926, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4, ap_block_pp0_stage0, ap_block_pp1_stage0, tmp_32_fu_16075_p1, oBuff1_11_V_addr_3_gep_fu_4814_p3, tmp_66_fu_21685_p1, oBuff1_11_V_addr_6_gep_fu_6790_p3)
    begin
        if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff1_11_V_address0 <= oBuff1_11_V_addr_6_gep_fu_6790_p3;
        elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff1_11_V_address0 <= tmp_66_fu_21685_p1(11 - 1 downto 0);
        elsif ((((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_state13)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_state13)))) then 
            oBuff1_11_V_address0 <= oBuff1_11_V_addr_reg_28926;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_11_V_address0 <= oBuff1_11_V_addr_3_gep_fu_4814_p3;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_11_V_address0 <= tmp_32_fu_16075_p1(11 - 1 downto 0);
        else 
            oBuff1_11_V_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    oBuff1_11_V_address1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, oBuff1_11_V_addr_1_reg_29006, oBuff1_11_V_addr_2_reg_31538, ap_CS_fsm_state25, ap_block_pp0_stage0, tmp_33_fu_16143_p1, oBuff1_11_V_addr_4_gep_fu_4822_p3, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1)
    begin
        if ((((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_state25)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_state25)))) then 
            oBuff1_11_V_address1 <= oBuff1_11_V_addr_2_reg_31538;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            oBuff1_11_V_address1 <= oBuff1_11_V_addr_1_reg_29006;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_11_V_address1 <= oBuff1_11_V_addr_4_gep_fu_4822_p3;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_11_V_address1 <= tmp_33_fu_16143_p1(11 - 1 downto 0);
        else 
            oBuff1_11_V_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    oBuff1_11_V_ce0_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, ap_block_pp1_stage0_11001, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_state13)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_state13)))) then 
            oBuff1_11_V_ce0 <= ap_const_logic_1;
        else 
            oBuff1_11_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    oBuff1_11_V_ce1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, ap_CS_fsm_state25, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_state25)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_state25)))) then 
            oBuff1_11_V_ce1 <= ap_const_logic_1;
        else 
            oBuff1_11_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    oBuff1_11_V_d0_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, max1_11_V_3_load_2_reg_28524, ap_enable_reg_pp0_iter4, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4, ap_block_pp0_stage0, ap_block_pp1_stage0, max2_11_V_5_fu_1646, tmp_80_fu_17697_p18, tmp_134_fu_17892_p1, tmp_208_fu_17232_p1, tmp_230_fu_22650_p1)
    begin
        if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff1_11_V_d0 <= tmp_230_fu_22650_p1;
        elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff1_11_V_d0 <= max2_11_V_5_fu_1646;
        elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            oBuff1_11_V_d0 <= tmp_134_fu_17892_p1;
        elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            oBuff1_11_V_d0 <= tmp_80_fu_17697_p18;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_11_V_d0 <= tmp_208_fu_17232_p1;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_11_V_d0 <= max1_11_V_3_load_2_reg_28524;
        else 
            oBuff1_11_V_d0 <= "XXXXXXXX";
        end if; 
    end process;


    oBuff1_11_V_d1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, max2_11_V_2_load_reg_27727, ap_enable_reg_pp0_iter4, tmp_81_reg_29203, tmp_135_reg_29243, ap_CS_fsm_state25, ap_block_pp0_stage0, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1, tmp_86_fu_23144_p18, tmp_168_fu_23295_p1, tmp_209_fu_17242_p1)
    begin
        if (((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            oBuff1_11_V_d1 <= tmp_168_fu_23295_p1;
        elsif (((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            oBuff1_11_V_d1 <= tmp_86_fu_23144_p18;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            oBuff1_11_V_d1 <= tmp_135_reg_29243;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            oBuff1_11_V_d1 <= tmp_81_reg_29203;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_11_V_d1 <= tmp_209_fu_17242_p1;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_11_V_d1 <= max2_11_V_2_load_reg_27727;
        else 
            oBuff1_11_V_d1 <= "XXXXXXXX";
        end if; 
    end process;


    oBuff1_11_V_we0_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, ap_block_pp1_stage0_11001, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_state13)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_state13)))) then 
            oBuff1_11_V_we0 <= ap_const_logic_1;
        else 
            oBuff1_11_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    oBuff1_11_V_we1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, tmp_133_reg_29199, ap_CS_fsm_state25, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((tmp_133_reg_29199 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_state16)) or ((tmp_133_reg_29199 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_state14)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_state25)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_state25)))) then 
            oBuff1_11_V_we1 <= ap_const_logic_1;
        else 
            oBuff1_11_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    oBuff1_12_V_addr_3_gep_fu_4896_p3 <= tmp_32_fu_16075_p1(11 - 1 downto 0);
    oBuff1_12_V_addr_4_gep_fu_4904_p3 <= tmp_33_fu_16143_p1(11 - 1 downto 0);
    oBuff1_12_V_addr_6_gep_fu_6822_p3 <= tmp_66_fu_21685_p1(11 - 1 downto 0);

    oBuff1_12_V_address0_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, oBuff1_12_V_addr_reg_28931, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4, ap_block_pp0_stage0, ap_block_pp1_stage0, tmp_32_fu_16075_p1, oBuff1_12_V_addr_3_gep_fu_4896_p3, tmp_66_fu_21685_p1, oBuff1_12_V_addr_6_gep_fu_6822_p3)
    begin
        if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff1_12_V_address0 <= oBuff1_12_V_addr_6_gep_fu_6822_p3;
        elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff1_12_V_address0 <= tmp_66_fu_21685_p1(11 - 1 downto 0);
        elsif ((((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_state13)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_state13)))) then 
            oBuff1_12_V_address0 <= oBuff1_12_V_addr_reg_28931;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_12_V_address0 <= oBuff1_12_V_addr_3_gep_fu_4896_p3;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_12_V_address0 <= tmp_32_fu_16075_p1(11 - 1 downto 0);
        else 
            oBuff1_12_V_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    oBuff1_12_V_address1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, oBuff1_12_V_addr_1_reg_29011, oBuff1_12_V_addr_2_reg_31543, ap_CS_fsm_state25, ap_block_pp0_stage0, tmp_33_fu_16143_p1, oBuff1_12_V_addr_4_gep_fu_4904_p3, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1)
    begin
        if ((((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_state25)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_state25)))) then 
            oBuff1_12_V_address1 <= oBuff1_12_V_addr_2_reg_31543;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            oBuff1_12_V_address1 <= oBuff1_12_V_addr_1_reg_29011;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_12_V_address1 <= oBuff1_12_V_addr_4_gep_fu_4904_p3;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_12_V_address1 <= tmp_33_fu_16143_p1(11 - 1 downto 0);
        else 
            oBuff1_12_V_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    oBuff1_12_V_ce0_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, ap_block_pp1_stage0_11001, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_state13)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_state13)))) then 
            oBuff1_12_V_ce0 <= ap_const_logic_1;
        else 
            oBuff1_12_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    oBuff1_12_V_ce1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, ap_CS_fsm_state25, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_state25)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_state25)))) then 
            oBuff1_12_V_ce1 <= ap_const_logic_1;
        else 
            oBuff1_12_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    oBuff1_12_V_d0_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, max1_12_V_3_load_2_reg_28554, ap_enable_reg_pp0_iter4, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4, ap_block_pp0_stage0, ap_block_pp1_stage0, max2_12_V_5_fu_1650, tmp_80_fu_17697_p18, tmp_134_fu_17892_p1, tmp_214_fu_17304_p1, tmp_236_fu_22742_p1)
    begin
        if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff1_12_V_d0 <= tmp_236_fu_22742_p1;
        elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff1_12_V_d0 <= max2_12_V_5_fu_1650;
        elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            oBuff1_12_V_d0 <= tmp_134_fu_17892_p1;
        elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            oBuff1_12_V_d0 <= tmp_80_fu_17697_p18;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_12_V_d0 <= tmp_214_fu_17304_p1;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_12_V_d0 <= max1_12_V_3_load_2_reg_28554;
        else 
            oBuff1_12_V_d0 <= "XXXXXXXX";
        end if; 
    end process;


    oBuff1_12_V_d1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, max2_12_V_2_load_reg_27734, ap_enable_reg_pp0_iter4, tmp_81_reg_29203, tmp_135_reg_29243, ap_CS_fsm_state25, ap_block_pp0_stage0, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1, tmp_86_fu_23144_p18, tmp_168_fu_23295_p1, tmp_215_fu_17314_p1)
    begin
        if (((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            oBuff1_12_V_d1 <= tmp_168_fu_23295_p1;
        elsif (((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            oBuff1_12_V_d1 <= tmp_86_fu_23144_p18;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            oBuff1_12_V_d1 <= tmp_135_reg_29243;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            oBuff1_12_V_d1 <= tmp_81_reg_29203;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_12_V_d1 <= tmp_215_fu_17314_p1;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_12_V_d1 <= max2_12_V_2_load_reg_27734;
        else 
            oBuff1_12_V_d1 <= "XXXXXXXX";
        end if; 
    end process;


    oBuff1_12_V_we0_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, ap_block_pp1_stage0_11001, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_state13)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_state13)))) then 
            oBuff1_12_V_we0 <= ap_const_logic_1;
        else 
            oBuff1_12_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    oBuff1_12_V_we1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, tmp_133_reg_29199, ap_CS_fsm_state25, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((tmp_133_reg_29199 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_state16)) or ((tmp_133_reg_29199 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_state14)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_state25)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_state25)))) then 
            oBuff1_12_V_we1 <= ap_const_logic_1;
        else 
            oBuff1_12_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    oBuff1_13_V_addr_3_gep_fu_4978_p3 <= tmp_32_fu_16075_p1(11 - 1 downto 0);
    oBuff1_13_V_addr_4_gep_fu_4986_p3 <= tmp_33_fu_16143_p1(11 - 1 downto 0);
    oBuff1_13_V_addr_6_gep_fu_6854_p3 <= tmp_66_fu_21685_p1(11 - 1 downto 0);

    oBuff1_13_V_address0_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, oBuff1_13_V_addr_reg_28936, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4, ap_block_pp0_stage0, ap_block_pp1_stage0, tmp_32_fu_16075_p1, oBuff1_13_V_addr_3_gep_fu_4978_p3, tmp_66_fu_21685_p1, oBuff1_13_V_addr_6_gep_fu_6854_p3)
    begin
        if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff1_13_V_address0 <= oBuff1_13_V_addr_6_gep_fu_6854_p3;
        elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff1_13_V_address0 <= tmp_66_fu_21685_p1(11 - 1 downto 0);
        elsif ((((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_state13)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_state13)))) then 
            oBuff1_13_V_address0 <= oBuff1_13_V_addr_reg_28936;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_13_V_address0 <= oBuff1_13_V_addr_3_gep_fu_4978_p3;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_13_V_address0 <= tmp_32_fu_16075_p1(11 - 1 downto 0);
        else 
            oBuff1_13_V_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    oBuff1_13_V_address1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, oBuff1_13_V_addr_1_reg_29016, oBuff1_13_V_addr_2_reg_31548, ap_CS_fsm_state25, ap_block_pp0_stage0, tmp_33_fu_16143_p1, oBuff1_13_V_addr_4_gep_fu_4986_p3, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1)
    begin
        if ((((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_state25)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_state25)))) then 
            oBuff1_13_V_address1 <= oBuff1_13_V_addr_2_reg_31548;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            oBuff1_13_V_address1 <= oBuff1_13_V_addr_1_reg_29016;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_13_V_address1 <= oBuff1_13_V_addr_4_gep_fu_4986_p3;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_13_V_address1 <= tmp_33_fu_16143_p1(11 - 1 downto 0);
        else 
            oBuff1_13_V_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    oBuff1_13_V_ce0_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, ap_block_pp1_stage0_11001, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_state13)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_state13)))) then 
            oBuff1_13_V_ce0 <= ap_const_logic_1;
        else 
            oBuff1_13_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    oBuff1_13_V_ce1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, ap_CS_fsm_state25, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_state25)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_state25)))) then 
            oBuff1_13_V_ce1 <= ap_const_logic_1;
        else 
            oBuff1_13_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    oBuff1_13_V_d0_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, max1_13_V_3_load_2_reg_28584, ap_enable_reg_pp0_iter4, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4, ap_block_pp0_stage0, ap_block_pp1_stage0, max2_13_V_5_fu_1654, tmp_80_fu_17697_p18, tmp_134_fu_17892_p1, tmp_220_fu_17376_p1, tmp_238_fu_22834_p1)
    begin
        if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff1_13_V_d0 <= tmp_238_fu_22834_p1;
        elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff1_13_V_d0 <= max2_13_V_5_fu_1654;
        elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            oBuff1_13_V_d0 <= tmp_134_fu_17892_p1;
        elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            oBuff1_13_V_d0 <= tmp_80_fu_17697_p18;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_13_V_d0 <= tmp_220_fu_17376_p1;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_13_V_d0 <= max1_13_V_3_load_2_reg_28584;
        else 
            oBuff1_13_V_d0 <= "XXXXXXXX";
        end if; 
    end process;


    oBuff1_13_V_d1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, max2_13_V_2_load_reg_27741, ap_enable_reg_pp0_iter4, tmp_81_reg_29203, tmp_135_reg_29243, ap_CS_fsm_state25, ap_block_pp0_stage0, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1, tmp_86_fu_23144_p18, tmp_168_fu_23295_p1, tmp_221_fu_17386_p1)
    begin
        if (((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            oBuff1_13_V_d1 <= tmp_168_fu_23295_p1;
        elsif (((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            oBuff1_13_V_d1 <= tmp_86_fu_23144_p18;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            oBuff1_13_V_d1 <= tmp_135_reg_29243;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            oBuff1_13_V_d1 <= tmp_81_reg_29203;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_13_V_d1 <= tmp_221_fu_17386_p1;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_13_V_d1 <= max2_13_V_2_load_reg_27741;
        else 
            oBuff1_13_V_d1 <= "XXXXXXXX";
        end if; 
    end process;


    oBuff1_13_V_we0_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, ap_block_pp1_stage0_11001, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_state13)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_state13)))) then 
            oBuff1_13_V_we0 <= ap_const_logic_1;
        else 
            oBuff1_13_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    oBuff1_13_V_we1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, tmp_133_reg_29199, ap_CS_fsm_state25, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((tmp_133_reg_29199 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_state16)) or ((tmp_133_reg_29199 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_state14)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_state25)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_state25)))) then 
            oBuff1_13_V_we1 <= ap_const_logic_1;
        else 
            oBuff1_13_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    oBuff1_14_V_addr_3_gep_fu_5060_p3 <= tmp_32_fu_16075_p1(11 - 1 downto 0);
    oBuff1_14_V_addr_4_gep_fu_5068_p3 <= tmp_33_fu_16143_p1(11 - 1 downto 0);
    oBuff1_14_V_addr_6_gep_fu_6886_p3 <= tmp_66_fu_21685_p1(11 - 1 downto 0);

    oBuff1_14_V_address0_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, oBuff1_14_V_addr_reg_28941, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4, ap_block_pp0_stage0, ap_block_pp1_stage0, tmp_32_fu_16075_p1, oBuff1_14_V_addr_3_gep_fu_5060_p3, tmp_66_fu_21685_p1, oBuff1_14_V_addr_6_gep_fu_6886_p3)
    begin
        if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff1_14_V_address0 <= oBuff1_14_V_addr_6_gep_fu_6886_p3;
        elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff1_14_V_address0 <= tmp_66_fu_21685_p1(11 - 1 downto 0);
        elsif ((((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_state13)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_state13)))) then 
            oBuff1_14_V_address0 <= oBuff1_14_V_addr_reg_28941;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_14_V_address0 <= oBuff1_14_V_addr_3_gep_fu_5060_p3;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_14_V_address0 <= tmp_32_fu_16075_p1(11 - 1 downto 0);
        else 
            oBuff1_14_V_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    oBuff1_14_V_address1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, oBuff1_14_V_addr_1_reg_29021, oBuff1_14_V_addr_2_reg_31553, ap_CS_fsm_state25, ap_block_pp0_stage0, tmp_33_fu_16143_p1, oBuff1_14_V_addr_4_gep_fu_5068_p3, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1)
    begin
        if ((((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_state25)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_state25)))) then 
            oBuff1_14_V_address1 <= oBuff1_14_V_addr_2_reg_31553;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            oBuff1_14_V_address1 <= oBuff1_14_V_addr_1_reg_29021;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_14_V_address1 <= oBuff1_14_V_addr_4_gep_fu_5068_p3;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_14_V_address1 <= tmp_33_fu_16143_p1(11 - 1 downto 0);
        else 
            oBuff1_14_V_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    oBuff1_14_V_ce0_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, ap_block_pp1_stage0_11001, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_state13)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_state13)))) then 
            oBuff1_14_V_ce0 <= ap_const_logic_1;
        else 
            oBuff1_14_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    oBuff1_14_V_ce1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, ap_CS_fsm_state25, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_state25)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_state25)))) then 
            oBuff1_14_V_ce1 <= ap_const_logic_1;
        else 
            oBuff1_14_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    oBuff1_14_V_d0_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, max1_14_V_3_load_2_reg_28614, ap_enable_reg_pp0_iter4, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4, ap_block_pp0_stage0, ap_block_pp1_stage0, max2_14_V_5_fu_1658, tmp_80_fu_17697_p18, tmp_134_fu_17892_p1, tmp_226_fu_17448_p1, tmp_240_fu_22926_p1)
    begin
        if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff1_14_V_d0 <= tmp_240_fu_22926_p1;
        elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff1_14_V_d0 <= max2_14_V_5_fu_1658;
        elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            oBuff1_14_V_d0 <= tmp_134_fu_17892_p1;
        elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            oBuff1_14_V_d0 <= tmp_80_fu_17697_p18;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_14_V_d0 <= tmp_226_fu_17448_p1;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_14_V_d0 <= max1_14_V_3_load_2_reg_28614;
        else 
            oBuff1_14_V_d0 <= "XXXXXXXX";
        end if; 
    end process;


    oBuff1_14_V_d1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, max2_14_V_2_load_reg_27748, ap_enable_reg_pp0_iter4, tmp_81_reg_29203, tmp_135_reg_29243, ap_CS_fsm_state25, ap_block_pp0_stage0, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1, tmp_86_fu_23144_p18, tmp_168_fu_23295_p1, tmp_227_fu_17458_p1)
    begin
        if (((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            oBuff1_14_V_d1 <= tmp_168_fu_23295_p1;
        elsif (((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            oBuff1_14_V_d1 <= tmp_86_fu_23144_p18;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            oBuff1_14_V_d1 <= tmp_135_reg_29243;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            oBuff1_14_V_d1 <= tmp_81_reg_29203;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_14_V_d1 <= tmp_227_fu_17458_p1;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_14_V_d1 <= max2_14_V_2_load_reg_27748;
        else 
            oBuff1_14_V_d1 <= "XXXXXXXX";
        end if; 
    end process;


    oBuff1_14_V_we0_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, ap_block_pp1_stage0_11001, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_state13)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_state13)))) then 
            oBuff1_14_V_we0 <= ap_const_logic_1;
        else 
            oBuff1_14_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    oBuff1_14_V_we1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, tmp_133_reg_29199, ap_CS_fsm_state25, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((tmp_133_reg_29199 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_state16)) or ((tmp_133_reg_29199 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_state14)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_state25)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_state25)))) then 
            oBuff1_14_V_we1 <= ap_const_logic_1;
        else 
            oBuff1_14_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    oBuff1_15_V_addr_3_gep_fu_5142_p3 <= tmp_32_fu_16075_p1(11 - 1 downto 0);
    oBuff1_15_V_addr_4_gep_fu_5150_p3 <= tmp_33_fu_16143_p1(11 - 1 downto 0);
    oBuff1_15_V_addr_6_gep_fu_6918_p3 <= tmp_66_fu_21685_p1(11 - 1 downto 0);

    oBuff1_15_V_address0_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, oBuff1_15_V_addr_reg_28946, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, tmp_52_reg_30262_pp1_iter3_reg, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4, ap_block_pp0_stage0, ap_block_pp1_stage0, tmp_32_fu_16075_p1, oBuff1_15_V_addr_3_gep_fu_5142_p3, tmp_66_fu_21685_p1, oBuff1_15_V_addr_6_gep_fu_6918_p3)
    begin
        if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (tmp_52_reg_30262_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff1_15_V_address0 <= oBuff1_15_V_addr_6_gep_fu_6918_p3;
        elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (tmp_52_reg_30262_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff1_15_V_address0 <= tmp_66_fu_21685_p1(11 - 1 downto 0);
        elsif ((((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_state13)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_state13)))) then 
            oBuff1_15_V_address0 <= oBuff1_15_V_addr_reg_28946;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_15_V_address0 <= oBuff1_15_V_addr_3_gep_fu_5142_p3;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_15_V_address0 <= tmp_32_fu_16075_p1(11 - 1 downto 0);
        else 
            oBuff1_15_V_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    oBuff1_15_V_address1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, oBuff1_15_V_addr_1_reg_29026, oBuff1_15_V_addr_2_reg_31558, ap_CS_fsm_state25, ap_block_pp0_stage0, tmp_33_fu_16143_p1, oBuff1_15_V_addr_4_gep_fu_5150_p3, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1)
    begin
        if ((((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_state25)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_state25)))) then 
            oBuff1_15_V_address1 <= oBuff1_15_V_addr_2_reg_31558;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            oBuff1_15_V_address1 <= oBuff1_15_V_addr_1_reg_29026;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_15_V_address1 <= oBuff1_15_V_addr_4_gep_fu_5150_p3;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_15_V_address1 <= tmp_33_fu_16143_p1(11 - 1 downto 0);
        else 
            oBuff1_15_V_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    oBuff1_15_V_ce0_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, ap_block_pp1_stage0_11001, tmp_52_reg_30262_pp1_iter3_reg, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (tmp_52_reg_30262_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_state13)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (tmp_52_reg_30262_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_state13)))) then 
            oBuff1_15_V_ce0 <= ap_const_logic_1;
        else 
            oBuff1_15_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    oBuff1_15_V_ce1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, ap_CS_fsm_state25, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_state25)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_state25)))) then 
            oBuff1_15_V_ce1 <= ap_const_logic_1;
        else 
            oBuff1_15_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    oBuff1_15_V_d0_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, max1_15_V_3_load_2_reg_28644, ap_enable_reg_pp0_iter4, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, tmp_52_reg_30262_pp1_iter3_reg, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4, ap_block_pp0_stage0, ap_block_pp1_stage0, max2_15_V_6_fu_1662, tmp_80_fu_17697_p18, tmp_134_fu_17892_p1, tmp_232_fu_17530_p1, tmp_242_fu_23023_p1)
    begin
        if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (tmp_52_reg_30262_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff1_15_V_d0 <= tmp_242_fu_23023_p1;
        elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (tmp_52_reg_30262_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff1_15_V_d0 <= max2_15_V_6_fu_1662;
        elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            oBuff1_15_V_d0 <= tmp_134_fu_17892_p1;
        elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            oBuff1_15_V_d0 <= tmp_80_fu_17697_p18;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_15_V_d0 <= tmp_232_fu_17530_p1;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_15_V_d0 <= max1_15_V_3_load_2_reg_28644;
        else 
            oBuff1_15_V_d0 <= "XXXXXXXX";
        end if; 
    end process;


    oBuff1_15_V_d1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, max2_15_V_2_load_reg_27755, ap_enable_reg_pp0_iter4, tmp_81_reg_29203, tmp_135_reg_29243, ap_CS_fsm_state25, ap_block_pp0_stage0, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1, tmp_86_fu_23144_p18, tmp_168_fu_23295_p1, tmp_233_fu_17540_p1)
    begin
        if (((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            oBuff1_15_V_d1 <= tmp_168_fu_23295_p1;
        elsif (((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            oBuff1_15_V_d1 <= tmp_86_fu_23144_p18;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            oBuff1_15_V_d1 <= tmp_135_reg_29243;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            oBuff1_15_V_d1 <= tmp_81_reg_29203;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_15_V_d1 <= tmp_233_fu_17540_p1;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_15_V_d1 <= max2_15_V_2_load_reg_27755;
        else 
            oBuff1_15_V_d1 <= "XXXXXXXX";
        end if; 
    end process;


    oBuff1_15_V_we0_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, ap_block_pp1_stage0_11001, tmp_52_reg_30262_pp1_iter3_reg, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (tmp_52_reg_30262_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_state13)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (tmp_52_reg_30262_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_state13)))) then 
            oBuff1_15_V_we0 <= ap_const_logic_1;
        else 
            oBuff1_15_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    oBuff1_15_V_we1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, tmp_133_reg_29199, ap_CS_fsm_state25, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((tmp_133_reg_29199 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_state16)) or ((tmp_133_reg_29199 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_state14)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_state25)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_state25)))) then 
            oBuff1_15_V_we1 <= ap_const_logic_1;
        else 
            oBuff1_15_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    oBuff1_1_V_addr_2_gep_fu_3994_p3 <= tmp_32_fu_16075_p1(11 - 1 downto 0);
    oBuff1_1_V_addr_3_gep_fu_4002_p3 <= tmp_33_fu_16143_p1(11 - 1 downto 0);
    oBuff1_1_V_addr_6_gep_fu_6470_p3 <= tmp_66_fu_21685_p1(11 - 1 downto 0);

    oBuff1_1_V_address0_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, oBuff1_1_V_addr_reg_28876, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4, ap_block_pp0_stage0, ap_block_pp1_stage0, tmp_32_fu_16075_p1, oBuff1_1_V_addr_2_gep_fu_3994_p3, tmp_66_fu_21685_p1, oBuff1_1_V_addr_6_gep_fu_6470_p3)
    begin
        if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff1_1_V_address0 <= oBuff1_1_V_addr_6_gep_fu_6470_p3;
        elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff1_1_V_address0 <= tmp_66_fu_21685_p1(11 - 1 downto 0);
        elsif ((((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_state13)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_state13)))) then 
            oBuff1_1_V_address0 <= oBuff1_1_V_addr_reg_28876;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_1_V_address0 <= oBuff1_1_V_addr_2_gep_fu_3994_p3;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_1_V_address0 <= tmp_32_fu_16075_p1(11 - 1 downto 0);
        else 
            oBuff1_1_V_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    oBuff1_1_V_address1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, oBuff1_1_V_addr_1_reg_28956, oBuff1_1_V_addr_4_reg_31488, ap_CS_fsm_state25, ap_block_pp0_stage0, tmp_33_fu_16143_p1, oBuff1_1_V_addr_3_gep_fu_4002_p3, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1)
    begin
        if ((((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_state25)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_state25)))) then 
            oBuff1_1_V_address1 <= oBuff1_1_V_addr_4_reg_31488;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            oBuff1_1_V_address1 <= oBuff1_1_V_addr_1_reg_28956;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_1_V_address1 <= oBuff1_1_V_addr_3_gep_fu_4002_p3;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_1_V_address1 <= tmp_33_fu_16143_p1(11 - 1 downto 0);
        else 
            oBuff1_1_V_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    oBuff1_1_V_ce0_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, ap_block_pp1_stage0_11001, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_state13)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_state13)))) then 
            oBuff1_1_V_ce0 <= ap_const_logic_1;
        else 
            oBuff1_1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    oBuff1_1_V_ce1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, ap_CS_fsm_state25, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_state25)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_state25)))) then 
            oBuff1_1_V_ce1 <= ap_const_logic_1;
        else 
            oBuff1_1_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    oBuff1_1_V_d0_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, max1_1_V_3_load_2_reg_28224, ap_enable_reg_pp0_iter4, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4, ap_block_pp0_stage0, ap_block_pp1_stage0, max2_1_V_5_fu_1606, tmp_80_fu_17697_p18, tmp_134_fu_17892_p1, tmp_138_fu_16316_p1, tmp_170_fu_21856_p1)
    begin
        if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff1_1_V_d0 <= tmp_170_fu_21856_p1;
        elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff1_1_V_d0 <= max2_1_V_5_fu_1606;
        elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            oBuff1_1_V_d0 <= tmp_134_fu_17892_p1;
        elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            oBuff1_1_V_d0 <= tmp_80_fu_17697_p18;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_1_V_d0 <= tmp_138_fu_16316_p1;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_1_V_d0 <= max1_1_V_3_load_2_reg_28224;
        else 
            oBuff1_1_V_d0 <= "XXXXXXXX";
        end if; 
    end process;


    oBuff1_1_V_d1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, max2_1_V_1_load_reg_27657, ap_enable_reg_pp0_iter4, tmp_81_reg_29203, tmp_135_reg_29243, ap_CS_fsm_state25, ap_block_pp0_stage0, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1, tmp_86_fu_23144_p18, tmp_168_fu_23295_p1, tmp_139_fu_16326_p1)
    begin
        if (((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            oBuff1_1_V_d1 <= tmp_168_fu_23295_p1;
        elsif (((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            oBuff1_1_V_d1 <= tmp_86_fu_23144_p18;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            oBuff1_1_V_d1 <= tmp_135_reg_29243;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            oBuff1_1_V_d1 <= tmp_81_reg_29203;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_1_V_d1 <= tmp_139_fu_16326_p1;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_1_V_d1 <= max2_1_V_1_load_reg_27657;
        else 
            oBuff1_1_V_d1 <= "XXXXXXXX";
        end if; 
    end process;


    oBuff1_1_V_we0_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, ap_block_pp1_stage0_11001, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_state13)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_state13)))) then 
            oBuff1_1_V_we0 <= ap_const_logic_1;
        else 
            oBuff1_1_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    oBuff1_1_V_we1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, tmp_133_reg_29199, ap_CS_fsm_state25, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((tmp_133_reg_29199 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_state16)) or ((tmp_133_reg_29199 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_state14)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_state25)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_state25)))) then 
            oBuff1_1_V_we1 <= ap_const_logic_1;
        else 
            oBuff1_1_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    oBuff1_2_V_addr_2_gep_fu_4076_p3 <= tmp_32_fu_16075_p1(11 - 1 downto 0);
    oBuff1_2_V_addr_3_gep_fu_4084_p3 <= tmp_33_fu_16143_p1(11 - 1 downto 0);
    oBuff1_2_V_addr_6_gep_fu_6502_p3 <= tmp_66_fu_21685_p1(11 - 1 downto 0);

    oBuff1_2_V_address0_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, oBuff1_2_V_addr_reg_28881, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4, ap_block_pp0_stage0, ap_block_pp1_stage0, tmp_32_fu_16075_p1, oBuff1_2_V_addr_2_gep_fu_4076_p3, tmp_66_fu_21685_p1, oBuff1_2_V_addr_6_gep_fu_6502_p3)
    begin
        if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff1_2_V_address0 <= oBuff1_2_V_addr_6_gep_fu_6502_p3;
        elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff1_2_V_address0 <= tmp_66_fu_21685_p1(11 - 1 downto 0);
        elsif ((((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_state13)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_state13)))) then 
            oBuff1_2_V_address0 <= oBuff1_2_V_addr_reg_28881;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_2_V_address0 <= oBuff1_2_V_addr_2_gep_fu_4076_p3;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_2_V_address0 <= tmp_32_fu_16075_p1(11 - 1 downto 0);
        else 
            oBuff1_2_V_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    oBuff1_2_V_address1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, oBuff1_2_V_addr_1_reg_28961, oBuff1_2_V_addr_4_reg_31493, ap_CS_fsm_state25, ap_block_pp0_stage0, tmp_33_fu_16143_p1, oBuff1_2_V_addr_3_gep_fu_4084_p3, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1)
    begin
        if ((((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_state25)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_state25)))) then 
            oBuff1_2_V_address1 <= oBuff1_2_V_addr_4_reg_31493;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            oBuff1_2_V_address1 <= oBuff1_2_V_addr_1_reg_28961;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_2_V_address1 <= oBuff1_2_V_addr_3_gep_fu_4084_p3;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_2_V_address1 <= tmp_33_fu_16143_p1(11 - 1 downto 0);
        else 
            oBuff1_2_V_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    oBuff1_2_V_ce0_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, ap_block_pp1_stage0_11001, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_state13)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_state13)))) then 
            oBuff1_2_V_ce0 <= ap_const_logic_1;
        else 
            oBuff1_2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    oBuff1_2_V_ce1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, ap_CS_fsm_state25, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_state25)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_state25)))) then 
            oBuff1_2_V_ce1 <= ap_const_logic_1;
        else 
            oBuff1_2_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    oBuff1_2_V_d0_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, max1_2_V_3_load_2_reg_28254, ap_enable_reg_pp0_iter4, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4, ap_block_pp0_stage0, ap_block_pp1_stage0, max2_2_V_5_fu_1610, tmp_80_fu_17697_p18, tmp_134_fu_17892_p1, tmp_143_fu_16416_p1, tmp_176_fu_21930_p1)
    begin
        if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff1_2_V_d0 <= tmp_176_fu_21930_p1;
        elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff1_2_V_d0 <= max2_2_V_5_fu_1610;
        elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            oBuff1_2_V_d0 <= tmp_134_fu_17892_p1;
        elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            oBuff1_2_V_d0 <= tmp_80_fu_17697_p18;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_2_V_d0 <= tmp_143_fu_16416_p1;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_2_V_d0 <= max1_2_V_3_load_2_reg_28254;
        else 
            oBuff1_2_V_d0 <= "XXXXXXXX";
        end if; 
    end process;


    oBuff1_2_V_d1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, max2_2_V_1_load_reg_27664, ap_enable_reg_pp0_iter4, tmp_81_reg_29203, tmp_135_reg_29243, ap_CS_fsm_state25, ap_block_pp0_stage0, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1, tmp_86_fu_23144_p18, tmp_168_fu_23295_p1, tmp_144_fu_16426_p1)
    begin
        if (((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            oBuff1_2_V_d1 <= tmp_168_fu_23295_p1;
        elsif (((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            oBuff1_2_V_d1 <= tmp_86_fu_23144_p18;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            oBuff1_2_V_d1 <= tmp_135_reg_29243;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            oBuff1_2_V_d1 <= tmp_81_reg_29203;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_2_V_d1 <= tmp_144_fu_16426_p1;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_2_V_d1 <= max2_2_V_1_load_reg_27664;
        else 
            oBuff1_2_V_d1 <= "XXXXXXXX";
        end if; 
    end process;


    oBuff1_2_V_we0_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, ap_block_pp1_stage0_11001, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_state13)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_state13)))) then 
            oBuff1_2_V_we0 <= ap_const_logic_1;
        else 
            oBuff1_2_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    oBuff1_2_V_we1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, tmp_133_reg_29199, ap_CS_fsm_state25, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((tmp_133_reg_29199 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_state16)) or ((tmp_133_reg_29199 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_state14)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_state25)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_state25)))) then 
            oBuff1_2_V_we1 <= ap_const_logic_1;
        else 
            oBuff1_2_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    oBuff1_3_V_addr_3_gep_fu_4158_p3 <= tmp_32_fu_16075_p1(11 - 1 downto 0);
    oBuff1_3_V_addr_4_gep_fu_4166_p3 <= tmp_33_fu_16143_p1(11 - 1 downto 0);
    oBuff1_3_V_addr_6_gep_fu_6534_p3 <= tmp_66_fu_21685_p1(11 - 1 downto 0);

    oBuff1_3_V_address0_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, oBuff1_3_V_addr_reg_28886, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4, ap_block_pp0_stage0, ap_block_pp1_stage0, tmp_32_fu_16075_p1, oBuff1_3_V_addr_3_gep_fu_4158_p3, tmp_66_fu_21685_p1, oBuff1_3_V_addr_6_gep_fu_6534_p3)
    begin
        if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff1_3_V_address0 <= oBuff1_3_V_addr_6_gep_fu_6534_p3;
        elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff1_3_V_address0 <= tmp_66_fu_21685_p1(11 - 1 downto 0);
        elsif ((((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_state13)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_state13)))) then 
            oBuff1_3_V_address0 <= oBuff1_3_V_addr_reg_28886;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_3_V_address0 <= oBuff1_3_V_addr_3_gep_fu_4158_p3;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_3_V_address0 <= tmp_32_fu_16075_p1(11 - 1 downto 0);
        else 
            oBuff1_3_V_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    oBuff1_3_V_address1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, oBuff1_3_V_addr_1_reg_28966, oBuff1_3_V_addr_2_reg_31498, ap_CS_fsm_state25, ap_block_pp0_stage0, tmp_33_fu_16143_p1, oBuff1_3_V_addr_4_gep_fu_4166_p3, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1)
    begin
        if ((((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_state25)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_state25)))) then 
            oBuff1_3_V_address1 <= oBuff1_3_V_addr_2_reg_31498;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            oBuff1_3_V_address1 <= oBuff1_3_V_addr_1_reg_28966;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_3_V_address1 <= oBuff1_3_V_addr_4_gep_fu_4166_p3;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_3_V_address1 <= tmp_33_fu_16143_p1(11 - 1 downto 0);
        else 
            oBuff1_3_V_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    oBuff1_3_V_ce0_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, ap_block_pp1_stage0_11001, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_state13)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_state13)))) then 
            oBuff1_3_V_ce0 <= ap_const_logic_1;
        else 
            oBuff1_3_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    oBuff1_3_V_ce1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, ap_CS_fsm_state25, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_state25)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_state25)))) then 
            oBuff1_3_V_ce1 <= ap_const_logic_1;
        else 
            oBuff1_3_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    oBuff1_3_V_d0_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, max1_3_V_3_load_2_reg_28284, ap_enable_reg_pp0_iter4, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4, ap_block_pp0_stage0, ap_block_pp1_stage0, max2_3_V_5_fu_1614, tmp_80_fu_17697_p18, tmp_134_fu_17892_p1, tmp_147_fu_16516_p1, tmp_182_fu_22004_p1)
    begin
        if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff1_3_V_d0 <= tmp_182_fu_22004_p1;
        elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff1_3_V_d0 <= max2_3_V_5_fu_1614;
        elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            oBuff1_3_V_d0 <= tmp_134_fu_17892_p1;
        elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            oBuff1_3_V_d0 <= tmp_80_fu_17697_p18;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_3_V_d0 <= tmp_147_fu_16516_p1;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_3_V_d0 <= max1_3_V_3_load_2_reg_28284;
        else 
            oBuff1_3_V_d0 <= "XXXXXXXX";
        end if; 
    end process;


    oBuff1_3_V_d1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, max2_3_V_1_load_reg_27671, ap_enable_reg_pp0_iter4, tmp_81_reg_29203, tmp_135_reg_29243, ap_CS_fsm_state25, ap_block_pp0_stage0, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1, tmp_86_fu_23144_p18, tmp_168_fu_23295_p1, tmp_148_fu_16526_p1)
    begin
        if (((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            oBuff1_3_V_d1 <= tmp_168_fu_23295_p1;
        elsif (((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            oBuff1_3_V_d1 <= tmp_86_fu_23144_p18;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            oBuff1_3_V_d1 <= tmp_135_reg_29243;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            oBuff1_3_V_d1 <= tmp_81_reg_29203;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_3_V_d1 <= tmp_148_fu_16526_p1;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_3_V_d1 <= max2_3_V_1_load_reg_27671;
        else 
            oBuff1_3_V_d1 <= "XXXXXXXX";
        end if; 
    end process;


    oBuff1_3_V_we0_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, ap_block_pp1_stage0_11001, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_state13)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_state13)))) then 
            oBuff1_3_V_we0 <= ap_const_logic_1;
        else 
            oBuff1_3_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    oBuff1_3_V_we1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, tmp_133_reg_29199, ap_CS_fsm_state25, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((tmp_133_reg_29199 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_state16)) or ((tmp_133_reg_29199 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_state14)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_state25)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_state25)))) then 
            oBuff1_3_V_we1 <= ap_const_logic_1;
        else 
            oBuff1_3_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    oBuff1_4_V_addr_3_gep_fu_4240_p3 <= tmp_32_fu_16075_p1(11 - 1 downto 0);
    oBuff1_4_V_addr_4_gep_fu_4248_p3 <= tmp_33_fu_16143_p1(11 - 1 downto 0);
    oBuff1_4_V_addr_6_gep_fu_6566_p3 <= tmp_66_fu_21685_p1(11 - 1 downto 0);

    oBuff1_4_V_address0_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, oBuff1_4_V_addr_reg_28891, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4, ap_block_pp0_stage0, ap_block_pp1_stage0, tmp_32_fu_16075_p1, oBuff1_4_V_addr_3_gep_fu_4240_p3, tmp_66_fu_21685_p1, oBuff1_4_V_addr_6_gep_fu_6566_p3)
    begin
        if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff1_4_V_address0 <= oBuff1_4_V_addr_6_gep_fu_6566_p3;
        elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff1_4_V_address0 <= tmp_66_fu_21685_p1(11 - 1 downto 0);
        elsif ((((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_state13)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_state13)))) then 
            oBuff1_4_V_address0 <= oBuff1_4_V_addr_reg_28891;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_4_V_address0 <= oBuff1_4_V_addr_3_gep_fu_4240_p3;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_4_V_address0 <= tmp_32_fu_16075_p1(11 - 1 downto 0);
        else 
            oBuff1_4_V_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    oBuff1_4_V_address1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, oBuff1_4_V_addr_1_reg_28971, oBuff1_4_V_addr_2_reg_31503, ap_CS_fsm_state25, ap_block_pp0_stage0, tmp_33_fu_16143_p1, oBuff1_4_V_addr_4_gep_fu_4248_p3, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1)
    begin
        if ((((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_state25)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_state25)))) then 
            oBuff1_4_V_address1 <= oBuff1_4_V_addr_2_reg_31503;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            oBuff1_4_V_address1 <= oBuff1_4_V_addr_1_reg_28971;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_4_V_address1 <= oBuff1_4_V_addr_4_gep_fu_4248_p3;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_4_V_address1 <= tmp_33_fu_16143_p1(11 - 1 downto 0);
        else 
            oBuff1_4_V_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    oBuff1_4_V_ce0_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, ap_block_pp1_stage0_11001, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_state13)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_state13)))) then 
            oBuff1_4_V_ce0 <= ap_const_logic_1;
        else 
            oBuff1_4_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    oBuff1_4_V_ce1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, ap_CS_fsm_state25, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_state25)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_state25)))) then 
            oBuff1_4_V_ce1 <= ap_const_logic_1;
        else 
            oBuff1_4_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    oBuff1_4_V_d0_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, max1_4_V_3_load_2_reg_28314, ap_enable_reg_pp0_iter4, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4, ap_block_pp0_stage0, ap_block_pp1_stage0, max2_4_V_5_fu_1618, tmp_80_fu_17697_p18, tmp_134_fu_17892_p1, tmp_164_fu_16616_p1, tmp_188_fu_22078_p1)
    begin
        if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff1_4_V_d0 <= tmp_188_fu_22078_p1;
        elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff1_4_V_d0 <= max2_4_V_5_fu_1618;
        elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            oBuff1_4_V_d0 <= tmp_134_fu_17892_p1;
        elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            oBuff1_4_V_d0 <= tmp_80_fu_17697_p18;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_4_V_d0 <= tmp_164_fu_16616_p1;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_4_V_d0 <= max1_4_V_3_load_2_reg_28314;
        else 
            oBuff1_4_V_d0 <= "XXXXXXXX";
        end if; 
    end process;


    oBuff1_4_V_d1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, max2_4_V_1_load_reg_27678, ap_enable_reg_pp0_iter4, tmp_81_reg_29203, tmp_135_reg_29243, ap_CS_fsm_state25, ap_block_pp0_stage0, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1, tmp_86_fu_23144_p18, tmp_168_fu_23295_p1, tmp_165_fu_16626_p1)
    begin
        if (((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            oBuff1_4_V_d1 <= tmp_168_fu_23295_p1;
        elsif (((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            oBuff1_4_V_d1 <= tmp_86_fu_23144_p18;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            oBuff1_4_V_d1 <= tmp_135_reg_29243;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            oBuff1_4_V_d1 <= tmp_81_reg_29203;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_4_V_d1 <= tmp_165_fu_16626_p1;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_4_V_d1 <= max2_4_V_1_load_reg_27678;
        else 
            oBuff1_4_V_d1 <= "XXXXXXXX";
        end if; 
    end process;


    oBuff1_4_V_we0_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, ap_block_pp1_stage0_11001, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_state13)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_state13)))) then 
            oBuff1_4_V_we0 <= ap_const_logic_1;
        else 
            oBuff1_4_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    oBuff1_4_V_we1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, tmp_133_reg_29199, ap_CS_fsm_state25, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((tmp_133_reg_29199 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_state16)) or ((tmp_133_reg_29199 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_state14)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_state25)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_state25)))) then 
            oBuff1_4_V_we1 <= ap_const_logic_1;
        else 
            oBuff1_4_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    oBuff1_5_V_addr_3_gep_fu_4322_p3 <= tmp_32_fu_16075_p1(11 - 1 downto 0);
    oBuff1_5_V_addr_4_gep_fu_4330_p3 <= tmp_33_fu_16143_p1(11 - 1 downto 0);
    oBuff1_5_V_addr_6_gep_fu_6598_p3 <= tmp_66_fu_21685_p1(11 - 1 downto 0);

    oBuff1_5_V_address0_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, oBuff1_5_V_addr_reg_28896, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4, ap_block_pp0_stage0, ap_block_pp1_stage0, tmp_32_fu_16075_p1, oBuff1_5_V_addr_3_gep_fu_4322_p3, tmp_66_fu_21685_p1, oBuff1_5_V_addr_6_gep_fu_6598_p3)
    begin
        if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff1_5_V_address0 <= oBuff1_5_V_addr_6_gep_fu_6598_p3;
        elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff1_5_V_address0 <= tmp_66_fu_21685_p1(11 - 1 downto 0);
        elsif ((((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state13)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state13)))) then 
            oBuff1_5_V_address0 <= oBuff1_5_V_addr_reg_28896;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_5_V_address0 <= oBuff1_5_V_addr_3_gep_fu_4322_p3;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_5_V_address0 <= tmp_32_fu_16075_p1(11 - 1 downto 0);
        else 
            oBuff1_5_V_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    oBuff1_5_V_address1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, oBuff1_5_V_addr_1_reg_28976, oBuff1_5_V_addr_2_reg_31508, ap_CS_fsm_state25, ap_block_pp0_stage0, tmp_33_fu_16143_p1, oBuff1_5_V_addr_4_gep_fu_4330_p3, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1)
    begin
        if ((((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state25)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state25)))) then 
            oBuff1_5_V_address1 <= oBuff1_5_V_addr_2_reg_31508;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            oBuff1_5_V_address1 <= oBuff1_5_V_addr_1_reg_28976;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_5_V_address1 <= oBuff1_5_V_addr_4_gep_fu_4330_p3;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_5_V_address1 <= tmp_33_fu_16143_p1(11 - 1 downto 0);
        else 
            oBuff1_5_V_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    oBuff1_5_V_ce0_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, ap_block_pp1_stage0_11001, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state13)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state13)))) then 
            oBuff1_5_V_ce0 <= ap_const_logic_1;
        else 
            oBuff1_5_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    oBuff1_5_V_ce1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, ap_CS_fsm_state25, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state25)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state25)))) then 
            oBuff1_5_V_ce1 <= ap_const_logic_1;
        else 
            oBuff1_5_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    oBuff1_5_V_d0_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, max1_5_V_3_load_2_reg_28344, ap_enable_reg_pp0_iter4, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4, ap_block_pp0_stage0, ap_block_pp1_stage0, max2_5_V_5_fu_1622, tmp_80_fu_17697_p18, tmp_134_fu_17892_p1, tmp_172_fu_16716_p1, tmp_194_fu_22152_p1)
    begin
        if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff1_5_V_d0 <= tmp_194_fu_22152_p1;
        elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff1_5_V_d0 <= max2_5_V_5_fu_1622;
        elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            oBuff1_5_V_d0 <= tmp_134_fu_17892_p1;
        elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            oBuff1_5_V_d0 <= tmp_80_fu_17697_p18;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_5_V_d0 <= tmp_172_fu_16716_p1;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_5_V_d0 <= max1_5_V_3_load_2_reg_28344;
        else 
            oBuff1_5_V_d0 <= "XXXXXXXX";
        end if; 
    end process;


    oBuff1_5_V_d1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, max2_5_V_1_load_reg_27685, ap_enable_reg_pp0_iter4, tmp_81_reg_29203, tmp_135_reg_29243, ap_CS_fsm_state25, ap_block_pp0_stage0, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1, tmp_86_fu_23144_p18, tmp_168_fu_23295_p1, tmp_173_fu_16726_p1)
    begin
        if (((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            oBuff1_5_V_d1 <= tmp_168_fu_23295_p1;
        elsif (((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            oBuff1_5_V_d1 <= tmp_86_fu_23144_p18;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            oBuff1_5_V_d1 <= tmp_135_reg_29243;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            oBuff1_5_V_d1 <= tmp_81_reg_29203;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_5_V_d1 <= tmp_173_fu_16726_p1;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_5_V_d1 <= max2_5_V_1_load_reg_27685;
        else 
            oBuff1_5_V_d1 <= "XXXXXXXX";
        end if; 
    end process;


    oBuff1_5_V_we0_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, ap_block_pp1_stage0_11001, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state13)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state13)))) then 
            oBuff1_5_V_we0 <= ap_const_logic_1;
        else 
            oBuff1_5_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    oBuff1_5_V_we1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, tmp_133_reg_29199, ap_CS_fsm_state25, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((tmp_133_reg_29199 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state16)) or ((tmp_133_reg_29199 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state14)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state25)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state25)))) then 
            oBuff1_5_V_we1 <= ap_const_logic_1;
        else 
            oBuff1_5_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    oBuff1_6_V_addr_3_gep_fu_4404_p3 <= tmp_32_fu_16075_p1(11 - 1 downto 0);
    oBuff1_6_V_addr_4_gep_fu_4412_p3 <= tmp_33_fu_16143_p1(11 - 1 downto 0);
    oBuff1_6_V_addr_6_gep_fu_6630_p3 <= tmp_66_fu_21685_p1(11 - 1 downto 0);

    oBuff1_6_V_address0_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, oBuff1_6_V_addr_reg_28901, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4, ap_block_pp0_stage0, ap_block_pp1_stage0, tmp_32_fu_16075_p1, oBuff1_6_V_addr_3_gep_fu_4404_p3, tmp_66_fu_21685_p1, oBuff1_6_V_addr_6_gep_fu_6630_p3)
    begin
        if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff1_6_V_address0 <= oBuff1_6_V_addr_6_gep_fu_6630_p3;
        elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff1_6_V_address0 <= tmp_66_fu_21685_p1(11 - 1 downto 0);
        elsif ((((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state13)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state13)))) then 
            oBuff1_6_V_address0 <= oBuff1_6_V_addr_reg_28901;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_6_V_address0 <= oBuff1_6_V_addr_3_gep_fu_4404_p3;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_6_V_address0 <= tmp_32_fu_16075_p1(11 - 1 downto 0);
        else 
            oBuff1_6_V_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    oBuff1_6_V_address1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, oBuff1_6_V_addr_1_reg_28981, oBuff1_6_V_addr_2_reg_31513, ap_CS_fsm_state25, ap_block_pp0_stage0, tmp_33_fu_16143_p1, oBuff1_6_V_addr_4_gep_fu_4412_p3, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1)
    begin
        if ((((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state25)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state25)))) then 
            oBuff1_6_V_address1 <= oBuff1_6_V_addr_2_reg_31513;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            oBuff1_6_V_address1 <= oBuff1_6_V_addr_1_reg_28981;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_6_V_address1 <= oBuff1_6_V_addr_4_gep_fu_4412_p3;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_6_V_address1 <= tmp_33_fu_16143_p1(11 - 1 downto 0);
        else 
            oBuff1_6_V_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    oBuff1_6_V_ce0_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, ap_block_pp1_stage0_11001, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state13)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state13)))) then 
            oBuff1_6_V_ce0 <= ap_const_logic_1;
        else 
            oBuff1_6_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    oBuff1_6_V_ce1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, ap_CS_fsm_state25, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state25)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state25)))) then 
            oBuff1_6_V_ce1 <= ap_const_logic_1;
        else 
            oBuff1_6_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    oBuff1_6_V_d0_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, max1_6_V_3_load_2_reg_28374, ap_enable_reg_pp0_iter4, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4, ap_block_pp0_stage0, ap_block_pp1_stage0, max2_6_V_5_fu_1626, tmp_80_fu_17697_p18, tmp_134_fu_17892_p1, tmp_178_fu_16816_p1, tmp_200_fu_22226_p1)
    begin
        if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff1_6_V_d0 <= tmp_200_fu_22226_p1;
        elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff1_6_V_d0 <= max2_6_V_5_fu_1626;
        elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            oBuff1_6_V_d0 <= tmp_134_fu_17892_p1;
        elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            oBuff1_6_V_d0 <= tmp_80_fu_17697_p18;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_6_V_d0 <= tmp_178_fu_16816_p1;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_6_V_d0 <= max1_6_V_3_load_2_reg_28374;
        else 
            oBuff1_6_V_d0 <= "XXXXXXXX";
        end if; 
    end process;


    oBuff1_6_V_d1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, max2_6_V_1_load_reg_27692, ap_enable_reg_pp0_iter4, tmp_81_reg_29203, tmp_135_reg_29243, ap_CS_fsm_state25, ap_block_pp0_stage0, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1, tmp_86_fu_23144_p18, tmp_168_fu_23295_p1, tmp_179_fu_16826_p1)
    begin
        if (((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            oBuff1_6_V_d1 <= tmp_168_fu_23295_p1;
        elsif (((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            oBuff1_6_V_d1 <= tmp_86_fu_23144_p18;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            oBuff1_6_V_d1 <= tmp_135_reg_29243;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            oBuff1_6_V_d1 <= tmp_81_reg_29203;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_6_V_d1 <= tmp_179_fu_16826_p1;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_6_V_d1 <= max2_6_V_1_load_reg_27692;
        else 
            oBuff1_6_V_d1 <= "XXXXXXXX";
        end if; 
    end process;


    oBuff1_6_V_we0_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, ap_block_pp1_stage0_11001, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state13)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state13)))) then 
            oBuff1_6_V_we0 <= ap_const_logic_1;
        else 
            oBuff1_6_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    oBuff1_6_V_we1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, tmp_133_reg_29199, ap_CS_fsm_state25, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((tmp_133_reg_29199 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state16)) or ((tmp_133_reg_29199 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state14)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state25)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state25)))) then 
            oBuff1_6_V_we1 <= ap_const_logic_1;
        else 
            oBuff1_6_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    oBuff1_7_V_addr_3_gep_fu_4486_p3 <= tmp_32_fu_16075_p1(11 - 1 downto 0);
    oBuff1_7_V_addr_4_gep_fu_4494_p3 <= tmp_33_fu_16143_p1(11 - 1 downto 0);
    oBuff1_7_V_addr_6_gep_fu_6662_p3 <= tmp_66_fu_21685_p1(11 - 1 downto 0);

    oBuff1_7_V_address0_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, oBuff1_7_V_addr_reg_28906, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4, ap_block_pp0_stage0, ap_block_pp1_stage0, tmp_32_fu_16075_p1, oBuff1_7_V_addr_3_gep_fu_4486_p3, tmp_66_fu_21685_p1, oBuff1_7_V_addr_6_gep_fu_6662_p3)
    begin
        if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff1_7_V_address0 <= oBuff1_7_V_addr_6_gep_fu_6662_p3;
        elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff1_7_V_address0 <= tmp_66_fu_21685_p1(11 - 1 downto 0);
        elsif ((((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_state13)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_state13)))) then 
            oBuff1_7_V_address0 <= oBuff1_7_V_addr_reg_28906;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_7_V_address0 <= oBuff1_7_V_addr_3_gep_fu_4486_p3;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_7_V_address0 <= tmp_32_fu_16075_p1(11 - 1 downto 0);
        else 
            oBuff1_7_V_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    oBuff1_7_V_address1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, oBuff1_7_V_addr_1_reg_28986, oBuff1_7_V_addr_2_reg_31518, ap_CS_fsm_state25, ap_block_pp0_stage0, tmp_33_fu_16143_p1, oBuff1_7_V_addr_4_gep_fu_4494_p3, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1)
    begin
        if ((((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_state25)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_state25)))) then 
            oBuff1_7_V_address1 <= oBuff1_7_V_addr_2_reg_31518;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            oBuff1_7_V_address1 <= oBuff1_7_V_addr_1_reg_28986;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_7_V_address1 <= oBuff1_7_V_addr_4_gep_fu_4494_p3;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_7_V_address1 <= tmp_33_fu_16143_p1(11 - 1 downto 0);
        else 
            oBuff1_7_V_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    oBuff1_7_V_ce0_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, ap_block_pp1_stage0_11001, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_state13)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_state13)))) then 
            oBuff1_7_V_ce0 <= ap_const_logic_1;
        else 
            oBuff1_7_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    oBuff1_7_V_ce1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, ap_CS_fsm_state25, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_state25)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_state25)))) then 
            oBuff1_7_V_ce1 <= ap_const_logic_1;
        else 
            oBuff1_7_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    oBuff1_7_V_d0_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, max1_7_V_3_load_2_reg_28404, ap_enable_reg_pp0_iter4, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4, ap_block_pp0_stage0, ap_block_pp1_stage0, max2_7_V_5_fu_1630, tmp_80_fu_17697_p18, tmp_134_fu_17892_p1, tmp_184_fu_16916_p1, tmp_206_fu_22300_p1)
    begin
        if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff1_7_V_d0 <= tmp_206_fu_22300_p1;
        elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff1_7_V_d0 <= max2_7_V_5_fu_1630;
        elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            oBuff1_7_V_d0 <= tmp_134_fu_17892_p1;
        elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            oBuff1_7_V_d0 <= tmp_80_fu_17697_p18;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_7_V_d0 <= tmp_184_fu_16916_p1;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_7_V_d0 <= max1_7_V_3_load_2_reg_28404;
        else 
            oBuff1_7_V_d0 <= "XXXXXXXX";
        end if; 
    end process;


    oBuff1_7_V_d1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, max2_7_V_1_load_reg_27699, ap_enable_reg_pp0_iter4, tmp_81_reg_29203, tmp_135_reg_29243, ap_CS_fsm_state25, ap_block_pp0_stage0, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1, tmp_86_fu_23144_p18, tmp_168_fu_23295_p1, tmp_185_fu_16926_p1)
    begin
        if (((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            oBuff1_7_V_d1 <= tmp_168_fu_23295_p1;
        elsif (((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            oBuff1_7_V_d1 <= tmp_86_fu_23144_p18;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            oBuff1_7_V_d1 <= tmp_135_reg_29243;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            oBuff1_7_V_d1 <= tmp_81_reg_29203;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_7_V_d1 <= tmp_185_fu_16926_p1;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_7_V_d1 <= max2_7_V_1_load_reg_27699;
        else 
            oBuff1_7_V_d1 <= "XXXXXXXX";
        end if; 
    end process;


    oBuff1_7_V_we0_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, ap_block_pp1_stage0_11001, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_state13)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_state13)))) then 
            oBuff1_7_V_we0 <= ap_const_logic_1;
        else 
            oBuff1_7_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    oBuff1_7_V_we1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, tmp_133_reg_29199, ap_CS_fsm_state25, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((tmp_133_reg_29199 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_state16)) or ((tmp_133_reg_29199 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_state14)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_state25)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_state25)))) then 
            oBuff1_7_V_we1 <= ap_const_logic_1;
        else 
            oBuff1_7_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    oBuff1_8_V_addr_3_gep_fu_4568_p3 <= tmp_32_fu_16075_p1(11 - 1 downto 0);
    oBuff1_8_V_addr_4_gep_fu_4576_p3 <= tmp_33_fu_16143_p1(11 - 1 downto 0);
    oBuff1_8_V_addr_6_gep_fu_6694_p3 <= tmp_66_fu_21685_p1(11 - 1 downto 0);

    oBuff1_8_V_address0_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, oBuff1_8_V_addr_reg_28911, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4, ap_block_pp0_stage0, ap_block_pp1_stage0, tmp_32_fu_16075_p1, oBuff1_8_V_addr_3_gep_fu_4568_p3, tmp_66_fu_21685_p1, oBuff1_8_V_addr_6_gep_fu_6694_p3)
    begin
        if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff1_8_V_address0 <= oBuff1_8_V_addr_6_gep_fu_6694_p3;
        elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff1_8_V_address0 <= tmp_66_fu_21685_p1(11 - 1 downto 0);
        elsif ((((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_state13)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_state13)))) then 
            oBuff1_8_V_address0 <= oBuff1_8_V_addr_reg_28911;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_8_V_address0 <= oBuff1_8_V_addr_3_gep_fu_4568_p3;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_8_V_address0 <= tmp_32_fu_16075_p1(11 - 1 downto 0);
        else 
            oBuff1_8_V_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    oBuff1_8_V_address1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, oBuff1_8_V_addr_1_reg_28991, oBuff1_8_V_addr_2_reg_31523, ap_CS_fsm_state25, ap_block_pp0_stage0, tmp_33_fu_16143_p1, oBuff1_8_V_addr_4_gep_fu_4576_p3, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1)
    begin
        if ((((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_state25)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_state25)))) then 
            oBuff1_8_V_address1 <= oBuff1_8_V_addr_2_reg_31523;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            oBuff1_8_V_address1 <= oBuff1_8_V_addr_1_reg_28991;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_8_V_address1 <= oBuff1_8_V_addr_4_gep_fu_4576_p3;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_8_V_address1 <= tmp_33_fu_16143_p1(11 - 1 downto 0);
        else 
            oBuff1_8_V_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    oBuff1_8_V_ce0_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, ap_block_pp1_stage0_11001, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_state13)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_state13)))) then 
            oBuff1_8_V_ce0 <= ap_const_logic_1;
        else 
            oBuff1_8_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    oBuff1_8_V_ce1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, ap_CS_fsm_state25, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_state25)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_state25)))) then 
            oBuff1_8_V_ce1 <= ap_const_logic_1;
        else 
            oBuff1_8_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    oBuff1_8_V_d0_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, max1_8_V_3_load_2_reg_28434, ap_enable_reg_pp0_iter4, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4, ap_block_pp0_stage0, ap_block_pp1_stage0, max2_8_V_5_fu_1634, tmp_80_fu_17697_p18, tmp_134_fu_17892_p1, tmp_190_fu_17016_p1, tmp_212_fu_22374_p1)
    begin
        if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff1_8_V_d0 <= tmp_212_fu_22374_p1;
        elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff1_8_V_d0 <= max2_8_V_5_fu_1634;
        elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            oBuff1_8_V_d0 <= tmp_134_fu_17892_p1;
        elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            oBuff1_8_V_d0 <= tmp_80_fu_17697_p18;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_8_V_d0 <= tmp_190_fu_17016_p1;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_8_V_d0 <= max1_8_V_3_load_2_reg_28434;
        else 
            oBuff1_8_V_d0 <= "XXXXXXXX";
        end if; 
    end process;


    oBuff1_8_V_d1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, max2_8_V_1_load_reg_27706, ap_enable_reg_pp0_iter4, tmp_81_reg_29203, tmp_135_reg_29243, ap_CS_fsm_state25, ap_block_pp0_stage0, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1, tmp_86_fu_23144_p18, tmp_168_fu_23295_p1, tmp_191_fu_17026_p1)
    begin
        if (((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            oBuff1_8_V_d1 <= tmp_168_fu_23295_p1;
        elsif (((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            oBuff1_8_V_d1 <= tmp_86_fu_23144_p18;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            oBuff1_8_V_d1 <= tmp_135_reg_29243;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            oBuff1_8_V_d1 <= tmp_81_reg_29203;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_8_V_d1 <= tmp_191_fu_17026_p1;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_8_V_d1 <= max2_8_V_1_load_reg_27706;
        else 
            oBuff1_8_V_d1 <= "XXXXXXXX";
        end if; 
    end process;


    oBuff1_8_V_we0_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, ap_block_pp1_stage0_11001, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_state13)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_state13)))) then 
            oBuff1_8_V_we0 <= ap_const_logic_1;
        else 
            oBuff1_8_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    oBuff1_8_V_we1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, tmp_133_reg_29199, ap_CS_fsm_state25, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((tmp_133_reg_29199 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_state16)) or ((tmp_133_reg_29199 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_state14)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_state25)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_state25)))) then 
            oBuff1_8_V_we1 <= ap_const_logic_1;
        else 
            oBuff1_8_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    oBuff1_9_V_addr_3_gep_fu_4650_p3 <= tmp_32_fu_16075_p1(11 - 1 downto 0);
    oBuff1_9_V_addr_4_gep_fu_4658_p3 <= tmp_33_fu_16143_p1(11 - 1 downto 0);
    oBuff1_9_V_addr_6_gep_fu_6726_p3 <= tmp_66_fu_21685_p1(11 - 1 downto 0);

    oBuff1_9_V_address0_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, oBuff1_9_V_addr_reg_28916, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4, ap_block_pp0_stage0, ap_block_pp1_stage0, tmp_32_fu_16075_p1, oBuff1_9_V_addr_3_gep_fu_4650_p3, tmp_66_fu_21685_p1, oBuff1_9_V_addr_6_gep_fu_6726_p3)
    begin
        if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff1_9_V_address0 <= oBuff1_9_V_addr_6_gep_fu_6726_p3;
        elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff1_9_V_address0 <= tmp_66_fu_21685_p1(11 - 1 downto 0);
        elsif ((((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_state13)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_state13)))) then 
            oBuff1_9_V_address0 <= oBuff1_9_V_addr_reg_28916;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_9_V_address0 <= oBuff1_9_V_addr_3_gep_fu_4650_p3;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_9_V_address0 <= tmp_32_fu_16075_p1(11 - 1 downto 0);
        else 
            oBuff1_9_V_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    oBuff1_9_V_address1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, oBuff1_9_V_addr_1_reg_28996, oBuff1_9_V_addr_2_reg_31528, ap_CS_fsm_state25, ap_block_pp0_stage0, tmp_33_fu_16143_p1, oBuff1_9_V_addr_4_gep_fu_4658_p3, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1)
    begin
        if ((((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_state25)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_state25)))) then 
            oBuff1_9_V_address1 <= oBuff1_9_V_addr_2_reg_31528;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            oBuff1_9_V_address1 <= oBuff1_9_V_addr_1_reg_28996;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_9_V_address1 <= oBuff1_9_V_addr_4_gep_fu_4658_p3;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_9_V_address1 <= tmp_33_fu_16143_p1(11 - 1 downto 0);
        else 
            oBuff1_9_V_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    oBuff1_9_V_ce0_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, ap_block_pp1_stage0_11001, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_state13)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_state13)))) then 
            oBuff1_9_V_ce0 <= ap_const_logic_1;
        else 
            oBuff1_9_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    oBuff1_9_V_ce1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, ap_CS_fsm_state25, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_state25)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_state25)))) then 
            oBuff1_9_V_ce1 <= ap_const_logic_1;
        else 
            oBuff1_9_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    oBuff1_9_V_d0_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, max1_9_V_3_load_2_reg_28464, ap_enable_reg_pp0_iter4, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4, ap_block_pp0_stage0, ap_block_pp1_stage0, max2_9_V_5_fu_1638, tmp_80_fu_17697_p18, tmp_134_fu_17892_p1, tmp_196_fu_17088_p1, tmp_218_fu_22466_p1)
    begin
        if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff1_9_V_d0 <= tmp_218_fu_22466_p1;
        elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff1_9_V_d0 <= max2_9_V_5_fu_1638;
        elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            oBuff1_9_V_d0 <= tmp_134_fu_17892_p1;
        elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            oBuff1_9_V_d0 <= tmp_80_fu_17697_p18;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_9_V_d0 <= tmp_196_fu_17088_p1;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_9_V_d0 <= max1_9_V_3_load_2_reg_28464;
        else 
            oBuff1_9_V_d0 <= "XXXXXXXX";
        end if; 
    end process;


    oBuff1_9_V_d1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, max2_9_V_2_load_reg_27713, ap_enable_reg_pp0_iter4, tmp_81_reg_29203, tmp_135_reg_29243, ap_CS_fsm_state25, ap_block_pp0_stage0, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1, tmp_86_fu_23144_p18, tmp_168_fu_23295_p1, tmp_197_fu_17098_p1)
    begin
        if (((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            oBuff1_9_V_d1 <= tmp_168_fu_23295_p1;
        elsif (((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            oBuff1_9_V_d1 <= tmp_86_fu_23144_p18;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            oBuff1_9_V_d1 <= tmp_135_reg_29243;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            oBuff1_9_V_d1 <= tmp_81_reg_29203;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_9_V_d1 <= tmp_197_fu_17098_p1;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff1_9_V_d1 <= max2_9_V_2_load_reg_27713;
        else 
            oBuff1_9_V_d1 <= "XXXXXXXX";
        end if; 
    end process;


    oBuff1_9_V_we0_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, ap_block_pp1_stage0_11001, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_state13)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_state13)))) then 
            oBuff1_9_V_we0 <= ap_const_logic_1;
        else 
            oBuff1_9_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    oBuff1_9_V_we1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, tmp_133_reg_29199, ap_CS_fsm_state25, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((tmp_133_reg_29199 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_state16)) or ((tmp_133_reg_29199 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_state14)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_state25)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_state25)))) then 
            oBuff1_9_V_we1 <= ap_const_logic_1;
        else 
            oBuff1_9_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    oBuff2_0_V_addr_2_gep_fu_3928_p3 <= tmp_32_fu_16075_p1(11 - 1 downto 0);
    oBuff2_0_V_addr_3_gep_fu_3936_p3 <= tmp_33_fu_16143_p1(11 - 1 downto 0);
    oBuff2_0_V_addr_7_gep_fu_6446_p3 <= tmp_66_fu_21685_p1(11 - 1 downto 0);

    oBuff2_0_V_address0_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, oBuff2_0_V_addr_reg_29031, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4, ap_block_pp0_stage0, ap_block_pp1_stage0, tmp_32_fu_16075_p1, oBuff2_0_V_addr_2_gep_fu_3928_p3, tmp_66_fu_21685_p1, oBuff2_0_V_addr_7_gep_fu_6446_p3)
    begin
        if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff2_0_V_address0 <= oBuff2_0_V_addr_7_gep_fu_6446_p3;
        elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff2_0_V_address0 <= tmp_66_fu_21685_p1(11 - 1 downto 0);
        elsif ((((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_state13)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_state13)))) then 
            oBuff2_0_V_address0 <= oBuff2_0_V_addr_reg_29031;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_0_V_address0 <= oBuff2_0_V_addr_2_gep_fu_3928_p3;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_0_V_address0 <= tmp_32_fu_16075_p1(11 - 1 downto 0);
        else 
            oBuff2_0_V_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    oBuff2_0_V_address1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, oBuff2_0_V_addr_1_reg_29111, oBuff2_0_V_addr_6_reg_31563, ap_CS_fsm_state25, ap_block_pp0_stage0, tmp_33_fu_16143_p1, oBuff2_0_V_addr_3_gep_fu_3936_p3, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1)
    begin
        if ((((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_state25)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_state25)))) then 
            oBuff2_0_V_address1 <= oBuff2_0_V_addr_6_reg_31563;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            oBuff2_0_V_address1 <= oBuff2_0_V_addr_1_reg_29111;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_0_V_address1 <= oBuff2_0_V_addr_3_gep_fu_3936_p3;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_0_V_address1 <= tmp_33_fu_16143_p1(11 - 1 downto 0);
        else 
            oBuff2_0_V_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    oBuff2_0_V_ce0_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, ap_block_pp1_stage0_11001, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_state13)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_state13)))) then 
            oBuff2_0_V_ce0 <= ap_const_logic_1;
        else 
            oBuff2_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    oBuff2_0_V_ce1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, ap_CS_fsm_state25, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_state25)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_state25)))) then 
            oBuff2_0_V_ce1 <= ap_const_logic_1;
        else 
            oBuff2_0_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    oBuff2_0_V_d0_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, max3_0_V_3_load_1_reg_28199, ap_enable_reg_pp0_iter4, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4, ap_block_pp0_stage0, ap_block_pp1_stage0, max4_0_V_5_fu_1730, tmp_131_fu_16236_p1, tmp_82_fu_17773_p18, tmp_136_fu_17986_p1, tmp_162_fu_21792_p1)
    begin
        if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff2_0_V_d0 <= tmp_162_fu_21792_p1;
        elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff2_0_V_d0 <= max4_0_V_5_fu_1730;
        elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            oBuff2_0_V_d0 <= tmp_136_fu_17986_p1;
        elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            oBuff2_0_V_d0 <= tmp_82_fu_17773_p18;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_0_V_d0 <= tmp_131_fu_16236_p1;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_0_V_d0 <= max3_0_V_3_load_1_reg_28199;
        else 
            oBuff2_0_V_d0 <= "XXXXXXXX";
        end if; 
    end process;


    oBuff2_0_V_d1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, max4_0_V_1_load_reg_27762, ap_enable_reg_pp0_iter4, tmp_83_reg_29223, tmp_137_reg_29263, ap_CS_fsm_state25, ap_block_pp0_stage0, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1, tmp_132_fu_16246_p1, tmp_87_fu_23198_p18, tmp_169_fu_23358_p1)
    begin
        if (((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            oBuff2_0_V_d1 <= tmp_169_fu_23358_p1;
        elsif (((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            oBuff2_0_V_d1 <= tmp_87_fu_23198_p18;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            oBuff2_0_V_d1 <= tmp_137_reg_29263;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            oBuff2_0_V_d1 <= tmp_83_reg_29223;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_0_V_d1 <= tmp_132_fu_16246_p1;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_0_V_d1 <= max4_0_V_1_load_reg_27762;
        else 
            oBuff2_0_V_d1 <= "XXXXXXXX";
        end if; 
    end process;


    oBuff2_0_V_we0_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, ap_block_pp1_stage0_11001, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_state13)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_state13)))) then 
            oBuff2_0_V_we0 <= ap_const_logic_1;
        else 
            oBuff2_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    oBuff2_0_V_we1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, tmp_133_reg_29199, ap_CS_fsm_state25, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((tmp_133_reg_29199 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_state16)) or ((tmp_133_reg_29199 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_state14)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_state25)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_state25)))) then 
            oBuff2_0_V_we1 <= ap_const_logic_1;
        else 
            oBuff2_0_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    oBuff2_10_V_addr_3_gep_fu_4748_p3 <= tmp_32_fu_16075_p1(11 - 1 downto 0);
    oBuff2_10_V_addr_4_gep_fu_4756_p3 <= tmp_33_fu_16143_p1(11 - 1 downto 0);
    oBuff2_10_V_addr_6_gep_fu_6766_p3 <= tmp_66_fu_21685_p1(11 - 1 downto 0);

    oBuff2_10_V_address0_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, oBuff2_10_V_addr_reg_29081, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4, ap_block_pp0_stage0, ap_block_pp1_stage0, tmp_32_fu_16075_p1, oBuff2_10_V_addr_3_gep_fu_4748_p3, tmp_66_fu_21685_p1, oBuff2_10_V_addr_6_gep_fu_6766_p3)
    begin
        if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff2_10_V_address0 <= oBuff2_10_V_addr_6_gep_fu_6766_p3;
        elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff2_10_V_address0 <= tmp_66_fu_21685_p1(11 - 1 downto 0);
        elsif ((((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_state13)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_state13)))) then 
            oBuff2_10_V_address0 <= oBuff2_10_V_addr_reg_29081;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_10_V_address0 <= oBuff2_10_V_addr_3_gep_fu_4748_p3;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_10_V_address0 <= tmp_32_fu_16075_p1(11 - 1 downto 0);
        else 
            oBuff2_10_V_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    oBuff2_10_V_address1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, oBuff2_10_V_addr_1_reg_29161, oBuff2_10_V_addr_2_reg_31613, ap_CS_fsm_state25, ap_block_pp0_stage0, tmp_33_fu_16143_p1, oBuff2_10_V_addr_4_gep_fu_4756_p3, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1)
    begin
        if ((((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_state25)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_state25)))) then 
            oBuff2_10_V_address1 <= oBuff2_10_V_addr_2_reg_31613;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            oBuff2_10_V_address1 <= oBuff2_10_V_addr_1_reg_29161;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_10_V_address1 <= oBuff2_10_V_addr_4_gep_fu_4756_p3;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_10_V_address1 <= tmp_33_fu_16143_p1(11 - 1 downto 0);
        else 
            oBuff2_10_V_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    oBuff2_10_V_ce0_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, ap_block_pp1_stage0_11001, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_state13)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_state13)))) then 
            oBuff2_10_V_ce0 <= ap_const_logic_1;
        else 
            oBuff2_10_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    oBuff2_10_V_ce1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, ap_CS_fsm_state25, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_state25)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_state25)))) then 
            oBuff2_10_V_ce1 <= ap_const_logic_1;
        else 
            oBuff2_10_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    oBuff2_10_V_d0_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, max3_10_V_3_load_2_reg_28499, ap_enable_reg_pp0_iter4, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4, ap_block_pp0_stage0, ap_block_pp1_stage0, max4_10_V_5_fu_1770, tmp_82_fu_17773_p18, tmp_136_fu_17986_p1, tmp_204_fu_17180_p1, tmp_225_fu_22568_p1)
    begin
        if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff2_10_V_d0 <= tmp_225_fu_22568_p1;
        elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff2_10_V_d0 <= max4_10_V_5_fu_1770;
        elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            oBuff2_10_V_d0 <= tmp_136_fu_17986_p1;
        elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            oBuff2_10_V_d0 <= tmp_82_fu_17773_p18;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_10_V_d0 <= tmp_204_fu_17180_p1;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_10_V_d0 <= max3_10_V_3_load_2_reg_28499;
        else 
            oBuff2_10_V_d0 <= "XXXXXXXX";
        end if; 
    end process;


    oBuff2_10_V_d1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, max4_10_V_2_load_reg_27832, ap_enable_reg_pp0_iter4, tmp_83_reg_29223, tmp_137_reg_29263, ap_CS_fsm_state25, ap_block_pp0_stage0, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1, tmp_87_fu_23198_p18, tmp_169_fu_23358_p1, tmp_205_fu_17190_p1)
    begin
        if (((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            oBuff2_10_V_d1 <= tmp_169_fu_23358_p1;
        elsif (((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            oBuff2_10_V_d1 <= tmp_87_fu_23198_p18;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            oBuff2_10_V_d1 <= tmp_137_reg_29263;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            oBuff2_10_V_d1 <= tmp_83_reg_29223;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_10_V_d1 <= tmp_205_fu_17190_p1;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_10_V_d1 <= max4_10_V_2_load_reg_27832;
        else 
            oBuff2_10_V_d1 <= "XXXXXXXX";
        end if; 
    end process;


    oBuff2_10_V_we0_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, ap_block_pp1_stage0_11001, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_state13)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_state13)))) then 
            oBuff2_10_V_we0 <= ap_const_logic_1;
        else 
            oBuff2_10_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    oBuff2_10_V_we1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, tmp_133_reg_29199, ap_CS_fsm_state25, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((tmp_133_reg_29199 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_state16)) or ((tmp_133_reg_29199 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_state14)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_state25)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_state25)))) then 
            oBuff2_10_V_we1 <= ap_const_logic_1;
        else 
            oBuff2_10_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    oBuff2_11_V_addr_3_gep_fu_4830_p3 <= tmp_32_fu_16075_p1(11 - 1 downto 0);
    oBuff2_11_V_addr_4_gep_fu_4838_p3 <= tmp_33_fu_16143_p1(11 - 1 downto 0);
    oBuff2_11_V_addr_6_gep_fu_6798_p3 <= tmp_66_fu_21685_p1(11 - 1 downto 0);

    oBuff2_11_V_address0_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, oBuff2_11_V_addr_reg_29086, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4, ap_block_pp0_stage0, ap_block_pp1_stage0, tmp_32_fu_16075_p1, oBuff2_11_V_addr_3_gep_fu_4830_p3, tmp_66_fu_21685_p1, oBuff2_11_V_addr_6_gep_fu_6798_p3)
    begin
        if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff2_11_V_address0 <= oBuff2_11_V_addr_6_gep_fu_6798_p3;
        elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff2_11_V_address0 <= tmp_66_fu_21685_p1(11 - 1 downto 0);
        elsif ((((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_state13)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_state13)))) then 
            oBuff2_11_V_address0 <= oBuff2_11_V_addr_reg_29086;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_11_V_address0 <= oBuff2_11_V_addr_3_gep_fu_4830_p3;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_11_V_address0 <= tmp_32_fu_16075_p1(11 - 1 downto 0);
        else 
            oBuff2_11_V_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    oBuff2_11_V_address1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, oBuff2_11_V_addr_1_reg_29166, oBuff2_11_V_addr_2_reg_31618, ap_CS_fsm_state25, ap_block_pp0_stage0, tmp_33_fu_16143_p1, oBuff2_11_V_addr_4_gep_fu_4838_p3, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1)
    begin
        if ((((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_state25)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_state25)))) then 
            oBuff2_11_V_address1 <= oBuff2_11_V_addr_2_reg_31618;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            oBuff2_11_V_address1 <= oBuff2_11_V_addr_1_reg_29166;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_11_V_address1 <= oBuff2_11_V_addr_4_gep_fu_4838_p3;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_11_V_address1 <= tmp_33_fu_16143_p1(11 - 1 downto 0);
        else 
            oBuff2_11_V_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    oBuff2_11_V_ce0_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, ap_block_pp1_stage0_11001, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_state13)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_state13)))) then 
            oBuff2_11_V_ce0 <= ap_const_logic_1;
        else 
            oBuff2_11_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    oBuff2_11_V_ce1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, ap_CS_fsm_state25, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_state25)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_state25)))) then 
            oBuff2_11_V_ce1 <= ap_const_logic_1;
        else 
            oBuff2_11_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    oBuff2_11_V_d0_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, max3_11_V_3_load_2_reg_28529, ap_enable_reg_pp0_iter4, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4, ap_block_pp0_stage0, ap_block_pp1_stage0, max4_11_V_5_fu_1774, tmp_82_fu_17773_p18, tmp_136_fu_17986_p1, tmp_210_fu_17252_p1, tmp_231_fu_22660_p1)
    begin
        if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff2_11_V_d0 <= tmp_231_fu_22660_p1;
        elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff2_11_V_d0 <= max4_11_V_5_fu_1774;
        elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            oBuff2_11_V_d0 <= tmp_136_fu_17986_p1;
        elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            oBuff2_11_V_d0 <= tmp_82_fu_17773_p18;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_11_V_d0 <= tmp_210_fu_17252_p1;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_11_V_d0 <= max3_11_V_3_load_2_reg_28529;
        else 
            oBuff2_11_V_d0 <= "XXXXXXXX";
        end if; 
    end process;


    oBuff2_11_V_d1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, max4_11_V_2_load_reg_27839, ap_enable_reg_pp0_iter4, tmp_83_reg_29223, tmp_137_reg_29263, ap_CS_fsm_state25, ap_block_pp0_stage0, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1, tmp_87_fu_23198_p18, tmp_169_fu_23358_p1, tmp_211_fu_17262_p1)
    begin
        if (((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            oBuff2_11_V_d1 <= tmp_169_fu_23358_p1;
        elsif (((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            oBuff2_11_V_d1 <= tmp_87_fu_23198_p18;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            oBuff2_11_V_d1 <= tmp_137_reg_29263;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            oBuff2_11_V_d1 <= tmp_83_reg_29223;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_11_V_d1 <= tmp_211_fu_17262_p1;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_11_V_d1 <= max4_11_V_2_load_reg_27839;
        else 
            oBuff2_11_V_d1 <= "XXXXXXXX";
        end if; 
    end process;


    oBuff2_11_V_we0_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, ap_block_pp1_stage0_11001, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_state13)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_state13)))) then 
            oBuff2_11_V_we0 <= ap_const_logic_1;
        else 
            oBuff2_11_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    oBuff2_11_V_we1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, tmp_133_reg_29199, ap_CS_fsm_state25, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((tmp_133_reg_29199 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_state16)) or ((tmp_133_reg_29199 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_state14)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_state25)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_state25)))) then 
            oBuff2_11_V_we1 <= ap_const_logic_1;
        else 
            oBuff2_11_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    oBuff2_12_V_addr_3_gep_fu_4912_p3 <= tmp_32_fu_16075_p1(11 - 1 downto 0);
    oBuff2_12_V_addr_4_gep_fu_4920_p3 <= tmp_33_fu_16143_p1(11 - 1 downto 0);
    oBuff2_12_V_addr_6_gep_fu_6830_p3 <= tmp_66_fu_21685_p1(11 - 1 downto 0);

    oBuff2_12_V_address0_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, oBuff2_12_V_addr_reg_29091, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4, ap_block_pp0_stage0, ap_block_pp1_stage0, tmp_32_fu_16075_p1, oBuff2_12_V_addr_3_gep_fu_4912_p3, tmp_66_fu_21685_p1, oBuff2_12_V_addr_6_gep_fu_6830_p3)
    begin
        if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff2_12_V_address0 <= oBuff2_12_V_addr_6_gep_fu_6830_p3;
        elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff2_12_V_address0 <= tmp_66_fu_21685_p1(11 - 1 downto 0);
        elsif ((((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_state13)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_state13)))) then 
            oBuff2_12_V_address0 <= oBuff2_12_V_addr_reg_29091;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_12_V_address0 <= oBuff2_12_V_addr_3_gep_fu_4912_p3;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_12_V_address0 <= tmp_32_fu_16075_p1(11 - 1 downto 0);
        else 
            oBuff2_12_V_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    oBuff2_12_V_address1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, oBuff2_12_V_addr_1_reg_29171, oBuff2_12_V_addr_2_reg_31623, ap_CS_fsm_state25, ap_block_pp0_stage0, tmp_33_fu_16143_p1, oBuff2_12_V_addr_4_gep_fu_4920_p3, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1)
    begin
        if ((((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_state25)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_state25)))) then 
            oBuff2_12_V_address1 <= oBuff2_12_V_addr_2_reg_31623;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            oBuff2_12_V_address1 <= oBuff2_12_V_addr_1_reg_29171;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_12_V_address1 <= oBuff2_12_V_addr_4_gep_fu_4920_p3;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_12_V_address1 <= tmp_33_fu_16143_p1(11 - 1 downto 0);
        else 
            oBuff2_12_V_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    oBuff2_12_V_ce0_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, ap_block_pp1_stage0_11001, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_state13)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_state13)))) then 
            oBuff2_12_V_ce0 <= ap_const_logic_1;
        else 
            oBuff2_12_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    oBuff2_12_V_ce1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, ap_CS_fsm_state25, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_state25)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_state25)))) then 
            oBuff2_12_V_ce1 <= ap_const_logic_1;
        else 
            oBuff2_12_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    oBuff2_12_V_d0_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, max3_12_V_3_load_2_reg_28559, ap_enable_reg_pp0_iter4, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4, ap_block_pp0_stage0, ap_block_pp1_stage0, max4_12_V_5_fu_1778, tmp_82_fu_17773_p18, tmp_136_fu_17986_p1, tmp_216_fu_17324_p1, tmp_237_fu_22752_p1)
    begin
        if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff2_12_V_d0 <= tmp_237_fu_22752_p1;
        elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff2_12_V_d0 <= max4_12_V_5_fu_1778;
        elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            oBuff2_12_V_d0 <= tmp_136_fu_17986_p1;
        elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            oBuff2_12_V_d0 <= tmp_82_fu_17773_p18;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_12_V_d0 <= tmp_216_fu_17324_p1;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_12_V_d0 <= max3_12_V_3_load_2_reg_28559;
        else 
            oBuff2_12_V_d0 <= "XXXXXXXX";
        end if; 
    end process;


    oBuff2_12_V_d1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, max4_12_V_2_load_reg_27846, ap_enable_reg_pp0_iter4, tmp_83_reg_29223, tmp_137_reg_29263, ap_CS_fsm_state25, ap_block_pp0_stage0, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1, tmp_87_fu_23198_p18, tmp_169_fu_23358_p1, tmp_217_fu_17334_p1)
    begin
        if (((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            oBuff2_12_V_d1 <= tmp_169_fu_23358_p1;
        elsif (((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            oBuff2_12_V_d1 <= tmp_87_fu_23198_p18;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            oBuff2_12_V_d1 <= tmp_137_reg_29263;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            oBuff2_12_V_d1 <= tmp_83_reg_29223;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_12_V_d1 <= tmp_217_fu_17334_p1;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_12_V_d1 <= max4_12_V_2_load_reg_27846;
        else 
            oBuff2_12_V_d1 <= "XXXXXXXX";
        end if; 
    end process;


    oBuff2_12_V_we0_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, ap_block_pp1_stage0_11001, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_state13)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_state13)))) then 
            oBuff2_12_V_we0 <= ap_const_logic_1;
        else 
            oBuff2_12_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    oBuff2_12_V_we1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, tmp_133_reg_29199, ap_CS_fsm_state25, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((tmp_133_reg_29199 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_state16)) or ((tmp_133_reg_29199 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_state14)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_state25)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_state25)))) then 
            oBuff2_12_V_we1 <= ap_const_logic_1;
        else 
            oBuff2_12_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    oBuff2_13_V_addr_3_gep_fu_4994_p3 <= tmp_32_fu_16075_p1(11 - 1 downto 0);
    oBuff2_13_V_addr_4_gep_fu_5002_p3 <= tmp_33_fu_16143_p1(11 - 1 downto 0);
    oBuff2_13_V_addr_6_gep_fu_6862_p3 <= tmp_66_fu_21685_p1(11 - 1 downto 0);

    oBuff2_13_V_address0_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, oBuff2_13_V_addr_reg_29096, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4, ap_block_pp0_stage0, ap_block_pp1_stage0, tmp_32_fu_16075_p1, oBuff2_13_V_addr_3_gep_fu_4994_p3, tmp_66_fu_21685_p1, oBuff2_13_V_addr_6_gep_fu_6862_p3)
    begin
        if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff2_13_V_address0 <= oBuff2_13_V_addr_6_gep_fu_6862_p3;
        elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff2_13_V_address0 <= tmp_66_fu_21685_p1(11 - 1 downto 0);
        elsif ((((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_state13)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_state13)))) then 
            oBuff2_13_V_address0 <= oBuff2_13_V_addr_reg_29096;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_13_V_address0 <= oBuff2_13_V_addr_3_gep_fu_4994_p3;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_13_V_address0 <= tmp_32_fu_16075_p1(11 - 1 downto 0);
        else 
            oBuff2_13_V_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    oBuff2_13_V_address1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, oBuff2_13_V_addr_1_reg_29176, oBuff2_13_V_addr_2_reg_31628, ap_CS_fsm_state25, ap_block_pp0_stage0, tmp_33_fu_16143_p1, oBuff2_13_V_addr_4_gep_fu_5002_p3, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1)
    begin
        if ((((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_state25)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_state25)))) then 
            oBuff2_13_V_address1 <= oBuff2_13_V_addr_2_reg_31628;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            oBuff2_13_V_address1 <= oBuff2_13_V_addr_1_reg_29176;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_13_V_address1 <= oBuff2_13_V_addr_4_gep_fu_5002_p3;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_13_V_address1 <= tmp_33_fu_16143_p1(11 - 1 downto 0);
        else 
            oBuff2_13_V_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    oBuff2_13_V_ce0_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, ap_block_pp1_stage0_11001, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_state13)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_state13)))) then 
            oBuff2_13_V_ce0 <= ap_const_logic_1;
        else 
            oBuff2_13_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    oBuff2_13_V_ce1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, ap_CS_fsm_state25, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_state25)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_state25)))) then 
            oBuff2_13_V_ce1 <= ap_const_logic_1;
        else 
            oBuff2_13_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    oBuff2_13_V_d0_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, max3_13_V_3_load_2_reg_28589, ap_enable_reg_pp0_iter4, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4, ap_block_pp0_stage0, ap_block_pp1_stage0, max4_13_V_5_fu_1782, tmp_82_fu_17773_p18, tmp_136_fu_17986_p1, tmp_222_fu_17396_p1, tmp_239_fu_22844_p1)
    begin
        if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff2_13_V_d0 <= tmp_239_fu_22844_p1;
        elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff2_13_V_d0 <= max4_13_V_5_fu_1782;
        elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            oBuff2_13_V_d0 <= tmp_136_fu_17986_p1;
        elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            oBuff2_13_V_d0 <= tmp_82_fu_17773_p18;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_13_V_d0 <= tmp_222_fu_17396_p1;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_13_V_d0 <= max3_13_V_3_load_2_reg_28589;
        else 
            oBuff2_13_V_d0 <= "XXXXXXXX";
        end if; 
    end process;


    oBuff2_13_V_d1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, max4_13_V_2_load_reg_27853, ap_enable_reg_pp0_iter4, tmp_83_reg_29223, tmp_137_reg_29263, ap_CS_fsm_state25, ap_block_pp0_stage0, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1, tmp_87_fu_23198_p18, tmp_169_fu_23358_p1, tmp_223_fu_17406_p1)
    begin
        if (((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            oBuff2_13_V_d1 <= tmp_169_fu_23358_p1;
        elsif (((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            oBuff2_13_V_d1 <= tmp_87_fu_23198_p18;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            oBuff2_13_V_d1 <= tmp_137_reg_29263;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            oBuff2_13_V_d1 <= tmp_83_reg_29223;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_13_V_d1 <= tmp_223_fu_17406_p1;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_13_V_d1 <= max4_13_V_2_load_reg_27853;
        else 
            oBuff2_13_V_d1 <= "XXXXXXXX";
        end if; 
    end process;


    oBuff2_13_V_we0_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, ap_block_pp1_stage0_11001, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_state13)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_state13)))) then 
            oBuff2_13_V_we0 <= ap_const_logic_1;
        else 
            oBuff2_13_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    oBuff2_13_V_we1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, tmp_133_reg_29199, ap_CS_fsm_state25, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((tmp_133_reg_29199 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_state16)) or ((tmp_133_reg_29199 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_state14)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_state25)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_state25)))) then 
            oBuff2_13_V_we1 <= ap_const_logic_1;
        else 
            oBuff2_13_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    oBuff2_14_V_addr_3_gep_fu_5076_p3 <= tmp_32_fu_16075_p1(11 - 1 downto 0);
    oBuff2_14_V_addr_4_gep_fu_5084_p3 <= tmp_33_fu_16143_p1(11 - 1 downto 0);
    oBuff2_14_V_addr_6_gep_fu_6894_p3 <= tmp_66_fu_21685_p1(11 - 1 downto 0);

    oBuff2_14_V_address0_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, oBuff2_14_V_addr_reg_29101, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4, ap_block_pp0_stage0, ap_block_pp1_stage0, tmp_32_fu_16075_p1, oBuff2_14_V_addr_3_gep_fu_5076_p3, tmp_66_fu_21685_p1, oBuff2_14_V_addr_6_gep_fu_6894_p3)
    begin
        if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff2_14_V_address0 <= oBuff2_14_V_addr_6_gep_fu_6894_p3;
        elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff2_14_V_address0 <= tmp_66_fu_21685_p1(11 - 1 downto 0);
        elsif ((((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_state13)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_state13)))) then 
            oBuff2_14_V_address0 <= oBuff2_14_V_addr_reg_29101;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_14_V_address0 <= oBuff2_14_V_addr_3_gep_fu_5076_p3;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_14_V_address0 <= tmp_32_fu_16075_p1(11 - 1 downto 0);
        else 
            oBuff2_14_V_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    oBuff2_14_V_address1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, oBuff2_14_V_addr_1_reg_29181, oBuff2_14_V_addr_2_reg_31633, ap_CS_fsm_state25, ap_block_pp0_stage0, tmp_33_fu_16143_p1, oBuff2_14_V_addr_4_gep_fu_5084_p3, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1)
    begin
        if ((((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_state25)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_state25)))) then 
            oBuff2_14_V_address1 <= oBuff2_14_V_addr_2_reg_31633;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            oBuff2_14_V_address1 <= oBuff2_14_V_addr_1_reg_29181;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_14_V_address1 <= oBuff2_14_V_addr_4_gep_fu_5084_p3;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_14_V_address1 <= tmp_33_fu_16143_p1(11 - 1 downto 0);
        else 
            oBuff2_14_V_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    oBuff2_14_V_ce0_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, ap_block_pp1_stage0_11001, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_state13)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_state13)))) then 
            oBuff2_14_V_ce0 <= ap_const_logic_1;
        else 
            oBuff2_14_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    oBuff2_14_V_ce1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, ap_CS_fsm_state25, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_state25)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_state25)))) then 
            oBuff2_14_V_ce1 <= ap_const_logic_1;
        else 
            oBuff2_14_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    oBuff2_14_V_d0_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, max3_14_V_3_load_2_reg_28619, ap_enable_reg_pp0_iter4, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4, ap_block_pp0_stage0, ap_block_pp1_stage0, max4_14_V_5_fu_1786, tmp_82_fu_17773_p18, tmp_136_fu_17986_p1, tmp_228_fu_17468_p1, tmp_241_fu_22936_p1)
    begin
        if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff2_14_V_d0 <= tmp_241_fu_22936_p1;
        elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff2_14_V_d0 <= max4_14_V_5_fu_1786;
        elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            oBuff2_14_V_d0 <= tmp_136_fu_17986_p1;
        elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            oBuff2_14_V_d0 <= tmp_82_fu_17773_p18;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_14_V_d0 <= tmp_228_fu_17468_p1;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_14_V_d0 <= max3_14_V_3_load_2_reg_28619;
        else 
            oBuff2_14_V_d0 <= "XXXXXXXX";
        end if; 
    end process;


    oBuff2_14_V_d1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, max4_14_V_2_load_reg_27860, ap_enable_reg_pp0_iter4, tmp_83_reg_29223, tmp_137_reg_29263, ap_CS_fsm_state25, ap_block_pp0_stage0, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1, tmp_87_fu_23198_p18, tmp_169_fu_23358_p1, tmp_229_fu_17478_p1)
    begin
        if (((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            oBuff2_14_V_d1 <= tmp_169_fu_23358_p1;
        elsif (((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            oBuff2_14_V_d1 <= tmp_87_fu_23198_p18;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            oBuff2_14_V_d1 <= tmp_137_reg_29263;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            oBuff2_14_V_d1 <= tmp_83_reg_29223;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_14_V_d1 <= tmp_229_fu_17478_p1;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_14_V_d1 <= max4_14_V_2_load_reg_27860;
        else 
            oBuff2_14_V_d1 <= "XXXXXXXX";
        end if; 
    end process;


    oBuff2_14_V_we0_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, ap_block_pp1_stage0_11001, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_state13)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_state13)))) then 
            oBuff2_14_V_we0 <= ap_const_logic_1;
        else 
            oBuff2_14_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    oBuff2_14_V_we1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, tmp_133_reg_29199, ap_CS_fsm_state25, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((tmp_133_reg_29199 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_state16)) or ((tmp_133_reg_29199 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_state14)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_state25)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_state25)))) then 
            oBuff2_14_V_we1 <= ap_const_logic_1;
        else 
            oBuff2_14_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    oBuff2_15_V_addr_3_gep_fu_5158_p3 <= tmp_32_fu_16075_p1(11 - 1 downto 0);
    oBuff2_15_V_addr_4_gep_fu_5166_p3 <= tmp_33_fu_16143_p1(11 - 1 downto 0);
    oBuff2_15_V_addr_6_gep_fu_6926_p3 <= tmp_66_fu_21685_p1(11 - 1 downto 0);

    oBuff2_15_V_address0_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, oBuff2_15_V_addr_reg_29106, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, tmp_52_reg_30262_pp1_iter3_reg, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4, ap_block_pp0_stage0, ap_block_pp1_stage0, tmp_32_fu_16075_p1, oBuff2_15_V_addr_3_gep_fu_5158_p3, tmp_66_fu_21685_p1, oBuff2_15_V_addr_6_gep_fu_6926_p3)
    begin
        if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (tmp_52_reg_30262_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff2_15_V_address0 <= oBuff2_15_V_addr_6_gep_fu_6926_p3;
        elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (tmp_52_reg_30262_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff2_15_V_address0 <= tmp_66_fu_21685_p1(11 - 1 downto 0);
        elsif ((((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_state13)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_state13)))) then 
            oBuff2_15_V_address0 <= oBuff2_15_V_addr_reg_29106;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_15_V_address0 <= oBuff2_15_V_addr_3_gep_fu_5158_p3;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_15_V_address0 <= tmp_32_fu_16075_p1(11 - 1 downto 0);
        else 
            oBuff2_15_V_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    oBuff2_15_V_address1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, oBuff2_15_V_addr_1_reg_29186, oBuff2_15_V_addr_2_reg_31638, ap_CS_fsm_state25, ap_block_pp0_stage0, tmp_33_fu_16143_p1, oBuff2_15_V_addr_4_gep_fu_5166_p3, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1)
    begin
        if ((((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_state25)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_state25)))) then 
            oBuff2_15_V_address1 <= oBuff2_15_V_addr_2_reg_31638;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            oBuff2_15_V_address1 <= oBuff2_15_V_addr_1_reg_29186;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_15_V_address1 <= oBuff2_15_V_addr_4_gep_fu_5166_p3;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_15_V_address1 <= tmp_33_fu_16143_p1(11 - 1 downto 0);
        else 
            oBuff2_15_V_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    oBuff2_15_V_ce0_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, ap_block_pp1_stage0_11001, tmp_52_reg_30262_pp1_iter3_reg, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (tmp_52_reg_30262_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_state13)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (tmp_52_reg_30262_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_state13)))) then 
            oBuff2_15_V_ce0 <= ap_const_logic_1;
        else 
            oBuff2_15_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    oBuff2_15_V_ce1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, ap_CS_fsm_state25, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_state25)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_state25)))) then 
            oBuff2_15_V_ce1 <= ap_const_logic_1;
        else 
            oBuff2_15_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    oBuff2_15_V_d0_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, max3_15_V_3_load_2_reg_28649, ap_enable_reg_pp0_iter4, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, tmp_52_reg_30262_pp1_iter3_reg, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4, ap_block_pp0_stage0, ap_block_pp1_stage0, max4_15_V_6_fu_1790, tmp_82_fu_17773_p18, tmp_136_fu_17986_p1, tmp_234_fu_17550_p1, tmp_243_fu_23033_p1)
    begin
        if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (tmp_52_reg_30262_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff2_15_V_d0 <= tmp_243_fu_23033_p1;
        elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (tmp_52_reg_30262_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff2_15_V_d0 <= max4_15_V_6_fu_1790;
        elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            oBuff2_15_V_d0 <= tmp_136_fu_17986_p1;
        elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            oBuff2_15_V_d0 <= tmp_82_fu_17773_p18;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_15_V_d0 <= tmp_234_fu_17550_p1;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_15_V_d0 <= max3_15_V_3_load_2_reg_28649;
        else 
            oBuff2_15_V_d0 <= "XXXXXXXX";
        end if; 
    end process;


    oBuff2_15_V_d1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, max4_15_V_2_load_reg_27867, ap_enable_reg_pp0_iter4, tmp_83_reg_29223, tmp_137_reg_29263, ap_CS_fsm_state25, ap_block_pp0_stage0, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1, tmp_87_fu_23198_p18, tmp_169_fu_23358_p1, tmp_235_fu_17560_p1)
    begin
        if (((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            oBuff2_15_V_d1 <= tmp_169_fu_23358_p1;
        elsif (((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            oBuff2_15_V_d1 <= tmp_87_fu_23198_p18;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            oBuff2_15_V_d1 <= tmp_137_reg_29263;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            oBuff2_15_V_d1 <= tmp_83_reg_29223;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_15_V_d1 <= tmp_235_fu_17560_p1;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_15_V_d1 <= max4_15_V_2_load_reg_27867;
        else 
            oBuff2_15_V_d1 <= "XXXXXXXX";
        end if; 
    end process;


    oBuff2_15_V_we0_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, ap_block_pp1_stage0_11001, tmp_52_reg_30262_pp1_iter3_reg, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (tmp_52_reg_30262_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_state13)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (tmp_52_reg_30262_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_state13)))) then 
            oBuff2_15_V_we0 <= ap_const_logic_1;
        else 
            oBuff2_15_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    oBuff2_15_V_we1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, tmp_133_reg_29199, ap_CS_fsm_state25, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((tmp_133_reg_29199 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_state16)) or ((tmp_133_reg_29199 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_state14)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_state25)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_state25)))) then 
            oBuff2_15_V_we1 <= ap_const_logic_1;
        else 
            oBuff2_15_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    oBuff2_1_V_addr_2_gep_fu_4010_p3 <= tmp_32_fu_16075_p1(11 - 1 downto 0);
    oBuff2_1_V_addr_3_gep_fu_4018_p3 <= tmp_33_fu_16143_p1(11 - 1 downto 0);
    oBuff2_1_V_addr_6_gep_fu_6478_p3 <= tmp_66_fu_21685_p1(11 - 1 downto 0);

    oBuff2_1_V_address0_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, oBuff2_1_V_addr_reg_29036, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4, ap_block_pp0_stage0, ap_block_pp1_stage0, tmp_32_fu_16075_p1, oBuff2_1_V_addr_2_gep_fu_4010_p3, tmp_66_fu_21685_p1, oBuff2_1_V_addr_6_gep_fu_6478_p3)
    begin
        if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff2_1_V_address0 <= oBuff2_1_V_addr_6_gep_fu_6478_p3;
        elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff2_1_V_address0 <= tmp_66_fu_21685_p1(11 - 1 downto 0);
        elsif ((((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_state13)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_state13)))) then 
            oBuff2_1_V_address0 <= oBuff2_1_V_addr_reg_29036;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_1_V_address0 <= oBuff2_1_V_addr_2_gep_fu_4010_p3;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_1_V_address0 <= tmp_32_fu_16075_p1(11 - 1 downto 0);
        else 
            oBuff2_1_V_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    oBuff2_1_V_address1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, oBuff2_1_V_addr_1_reg_29116, oBuff2_1_V_addr_4_reg_31568, ap_CS_fsm_state25, ap_block_pp0_stage0, tmp_33_fu_16143_p1, oBuff2_1_V_addr_3_gep_fu_4018_p3, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1)
    begin
        if ((((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_state25)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_state25)))) then 
            oBuff2_1_V_address1 <= oBuff2_1_V_addr_4_reg_31568;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            oBuff2_1_V_address1 <= oBuff2_1_V_addr_1_reg_29116;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_1_V_address1 <= oBuff2_1_V_addr_3_gep_fu_4018_p3;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_1_V_address1 <= tmp_33_fu_16143_p1(11 - 1 downto 0);
        else 
            oBuff2_1_V_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    oBuff2_1_V_ce0_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, ap_block_pp1_stage0_11001, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_state13)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_state13)))) then 
            oBuff2_1_V_ce0 <= ap_const_logic_1;
        else 
            oBuff2_1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    oBuff2_1_V_ce1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, ap_CS_fsm_state25, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_state25)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_state25)))) then 
            oBuff2_1_V_ce1 <= ap_const_logic_1;
        else 
            oBuff2_1_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    oBuff2_1_V_d0_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, max3_1_V_3_load_2_reg_28229, ap_enable_reg_pp0_iter4, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4, ap_block_pp0_stage0, ap_block_pp1_stage0, max4_1_V_5_fu_1734, tmp_82_fu_17773_p18, tmp_136_fu_17986_p1, tmp_140_fu_16336_p1, tmp_171_fu_21866_p1)
    begin
        if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff2_1_V_d0 <= tmp_171_fu_21866_p1;
        elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff2_1_V_d0 <= max4_1_V_5_fu_1734;
        elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            oBuff2_1_V_d0 <= tmp_136_fu_17986_p1;
        elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            oBuff2_1_V_d0 <= tmp_82_fu_17773_p18;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_1_V_d0 <= tmp_140_fu_16336_p1;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_1_V_d0 <= max3_1_V_3_load_2_reg_28229;
        else 
            oBuff2_1_V_d0 <= "XXXXXXXX";
        end if; 
    end process;


    oBuff2_1_V_d1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, max4_1_V_1_load_reg_27769, ap_enable_reg_pp0_iter4, tmp_83_reg_29223, tmp_137_reg_29263, ap_CS_fsm_state25, ap_block_pp0_stage0, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1, tmp_87_fu_23198_p18, tmp_169_fu_23358_p1, tmp_141_fu_16346_p1)
    begin
        if (((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            oBuff2_1_V_d1 <= tmp_169_fu_23358_p1;
        elsif (((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            oBuff2_1_V_d1 <= tmp_87_fu_23198_p18;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            oBuff2_1_V_d1 <= tmp_137_reg_29263;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            oBuff2_1_V_d1 <= tmp_83_reg_29223;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_1_V_d1 <= tmp_141_fu_16346_p1;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_1_V_d1 <= max4_1_V_1_load_reg_27769;
        else 
            oBuff2_1_V_d1 <= "XXXXXXXX";
        end if; 
    end process;


    oBuff2_1_V_we0_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, ap_block_pp1_stage0_11001, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_state13)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_state13)))) then 
            oBuff2_1_V_we0 <= ap_const_logic_1;
        else 
            oBuff2_1_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    oBuff2_1_V_we1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, tmp_133_reg_29199, ap_CS_fsm_state25, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((tmp_133_reg_29199 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_state16)) or ((tmp_133_reg_29199 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_state14)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_state25)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_state25)))) then 
            oBuff2_1_V_we1 <= ap_const_logic_1;
        else 
            oBuff2_1_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    oBuff2_2_V_addr_2_gep_fu_4092_p3 <= tmp_32_fu_16075_p1(11 - 1 downto 0);
    oBuff2_2_V_addr_3_gep_fu_4100_p3 <= tmp_33_fu_16143_p1(11 - 1 downto 0);
    oBuff2_2_V_addr_6_gep_fu_6510_p3 <= tmp_66_fu_21685_p1(11 - 1 downto 0);

    oBuff2_2_V_address0_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, oBuff2_2_V_addr_reg_29041, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4, ap_block_pp0_stage0, ap_block_pp1_stage0, tmp_32_fu_16075_p1, oBuff2_2_V_addr_2_gep_fu_4092_p3, tmp_66_fu_21685_p1, oBuff2_2_V_addr_6_gep_fu_6510_p3)
    begin
        if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff2_2_V_address0 <= oBuff2_2_V_addr_6_gep_fu_6510_p3;
        elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff2_2_V_address0 <= tmp_66_fu_21685_p1(11 - 1 downto 0);
        elsif ((((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_state13)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_state13)))) then 
            oBuff2_2_V_address0 <= oBuff2_2_V_addr_reg_29041;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_2_V_address0 <= oBuff2_2_V_addr_2_gep_fu_4092_p3;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_2_V_address0 <= tmp_32_fu_16075_p1(11 - 1 downto 0);
        else 
            oBuff2_2_V_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    oBuff2_2_V_address1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, oBuff2_2_V_addr_1_reg_29121, oBuff2_2_V_addr_4_reg_31573, ap_CS_fsm_state25, ap_block_pp0_stage0, tmp_33_fu_16143_p1, oBuff2_2_V_addr_3_gep_fu_4100_p3, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1)
    begin
        if ((((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_state25)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_state25)))) then 
            oBuff2_2_V_address1 <= oBuff2_2_V_addr_4_reg_31573;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            oBuff2_2_V_address1 <= oBuff2_2_V_addr_1_reg_29121;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_2_V_address1 <= oBuff2_2_V_addr_3_gep_fu_4100_p3;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_2_V_address1 <= tmp_33_fu_16143_p1(11 - 1 downto 0);
        else 
            oBuff2_2_V_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    oBuff2_2_V_ce0_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, ap_block_pp1_stage0_11001, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_state13)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_state13)))) then 
            oBuff2_2_V_ce0 <= ap_const_logic_1;
        else 
            oBuff2_2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    oBuff2_2_V_ce1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, ap_CS_fsm_state25, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_state25)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_state25)))) then 
            oBuff2_2_V_ce1 <= ap_const_logic_1;
        else 
            oBuff2_2_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    oBuff2_2_V_d0_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, max3_2_V_3_load_2_reg_28259, ap_enable_reg_pp0_iter4, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4, ap_block_pp0_stage0, ap_block_pp1_stage0, max4_2_V_5_fu_1738, tmp_82_fu_17773_p18, tmp_136_fu_17986_p1, tmp_145_fu_16436_p1, tmp_177_fu_21940_p1)
    begin
        if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff2_2_V_d0 <= tmp_177_fu_21940_p1;
        elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff2_2_V_d0 <= max4_2_V_5_fu_1738;
        elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            oBuff2_2_V_d0 <= tmp_136_fu_17986_p1;
        elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            oBuff2_2_V_d0 <= tmp_82_fu_17773_p18;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_2_V_d0 <= tmp_145_fu_16436_p1;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_2_V_d0 <= max3_2_V_3_load_2_reg_28259;
        else 
            oBuff2_2_V_d0 <= "XXXXXXXX";
        end if; 
    end process;


    oBuff2_2_V_d1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, max4_2_V_1_load_reg_27776, ap_enable_reg_pp0_iter4, tmp_83_reg_29223, tmp_137_reg_29263, ap_CS_fsm_state25, ap_block_pp0_stage0, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1, tmp_87_fu_23198_p18, tmp_169_fu_23358_p1, tmp_146_fu_16446_p1)
    begin
        if (((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            oBuff2_2_V_d1 <= tmp_169_fu_23358_p1;
        elsif (((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            oBuff2_2_V_d1 <= tmp_87_fu_23198_p18;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            oBuff2_2_V_d1 <= tmp_137_reg_29263;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            oBuff2_2_V_d1 <= tmp_83_reg_29223;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_2_V_d1 <= tmp_146_fu_16446_p1;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_2_V_d1 <= max4_2_V_1_load_reg_27776;
        else 
            oBuff2_2_V_d1 <= "XXXXXXXX";
        end if; 
    end process;


    oBuff2_2_V_we0_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, ap_block_pp1_stage0_11001, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_state13)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_state13)))) then 
            oBuff2_2_V_we0 <= ap_const_logic_1;
        else 
            oBuff2_2_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    oBuff2_2_V_we1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, tmp_133_reg_29199, ap_CS_fsm_state25, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((tmp_133_reg_29199 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_state16)) or ((tmp_133_reg_29199 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_state14)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_state25)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_state25)))) then 
            oBuff2_2_V_we1 <= ap_const_logic_1;
        else 
            oBuff2_2_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    oBuff2_3_V_addr_3_gep_fu_4174_p3 <= tmp_32_fu_16075_p1(11 - 1 downto 0);
    oBuff2_3_V_addr_4_gep_fu_4182_p3 <= tmp_33_fu_16143_p1(11 - 1 downto 0);
    oBuff2_3_V_addr_6_gep_fu_6542_p3 <= tmp_66_fu_21685_p1(11 - 1 downto 0);

    oBuff2_3_V_address0_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, oBuff2_3_V_addr_reg_29046, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4, ap_block_pp0_stage0, ap_block_pp1_stage0, tmp_32_fu_16075_p1, oBuff2_3_V_addr_3_gep_fu_4174_p3, tmp_66_fu_21685_p1, oBuff2_3_V_addr_6_gep_fu_6542_p3)
    begin
        if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff2_3_V_address0 <= oBuff2_3_V_addr_6_gep_fu_6542_p3;
        elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff2_3_V_address0 <= tmp_66_fu_21685_p1(11 - 1 downto 0);
        elsif ((((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_state13)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_state13)))) then 
            oBuff2_3_V_address0 <= oBuff2_3_V_addr_reg_29046;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_3_V_address0 <= oBuff2_3_V_addr_3_gep_fu_4174_p3;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_3_V_address0 <= tmp_32_fu_16075_p1(11 - 1 downto 0);
        else 
            oBuff2_3_V_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    oBuff2_3_V_address1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, oBuff2_3_V_addr_1_reg_29126, oBuff2_3_V_addr_2_reg_31578, ap_CS_fsm_state25, ap_block_pp0_stage0, tmp_33_fu_16143_p1, oBuff2_3_V_addr_4_gep_fu_4182_p3, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1)
    begin
        if ((((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_state25)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_state25)))) then 
            oBuff2_3_V_address1 <= oBuff2_3_V_addr_2_reg_31578;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            oBuff2_3_V_address1 <= oBuff2_3_V_addr_1_reg_29126;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_3_V_address1 <= oBuff2_3_V_addr_4_gep_fu_4182_p3;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_3_V_address1 <= tmp_33_fu_16143_p1(11 - 1 downto 0);
        else 
            oBuff2_3_V_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    oBuff2_3_V_ce0_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, ap_block_pp1_stage0_11001, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_state13)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_state13)))) then 
            oBuff2_3_V_ce0 <= ap_const_logic_1;
        else 
            oBuff2_3_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    oBuff2_3_V_ce1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, ap_CS_fsm_state25, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_state25)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_state25)))) then 
            oBuff2_3_V_ce1 <= ap_const_logic_1;
        else 
            oBuff2_3_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    oBuff2_3_V_d0_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, max3_3_V_3_load_2_reg_28289, ap_enable_reg_pp0_iter4, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4, ap_block_pp0_stage0, ap_block_pp1_stage0, max4_3_V_5_fu_1742, tmp_82_fu_17773_p18, tmp_136_fu_17986_p1, tmp_149_fu_16536_p1, tmp_183_fu_22014_p1)
    begin
        if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff2_3_V_d0 <= tmp_183_fu_22014_p1;
        elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff2_3_V_d0 <= max4_3_V_5_fu_1742;
        elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            oBuff2_3_V_d0 <= tmp_136_fu_17986_p1;
        elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            oBuff2_3_V_d0 <= tmp_82_fu_17773_p18;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_3_V_d0 <= tmp_149_fu_16536_p1;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_3_V_d0 <= max3_3_V_3_load_2_reg_28289;
        else 
            oBuff2_3_V_d0 <= "XXXXXXXX";
        end if; 
    end process;


    oBuff2_3_V_d1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, max4_3_V_1_load_reg_27783, ap_enable_reg_pp0_iter4, tmp_83_reg_29223, tmp_137_reg_29263, ap_CS_fsm_state25, ap_block_pp0_stage0, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1, tmp_87_fu_23198_p18, tmp_169_fu_23358_p1, tmp_150_fu_16546_p1)
    begin
        if (((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            oBuff2_3_V_d1 <= tmp_169_fu_23358_p1;
        elsif (((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            oBuff2_3_V_d1 <= tmp_87_fu_23198_p18;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            oBuff2_3_V_d1 <= tmp_137_reg_29263;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            oBuff2_3_V_d1 <= tmp_83_reg_29223;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_3_V_d1 <= tmp_150_fu_16546_p1;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_3_V_d1 <= max4_3_V_1_load_reg_27783;
        else 
            oBuff2_3_V_d1 <= "XXXXXXXX";
        end if; 
    end process;


    oBuff2_3_V_we0_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, ap_block_pp1_stage0_11001, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_state13)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_state13)))) then 
            oBuff2_3_V_we0 <= ap_const_logic_1;
        else 
            oBuff2_3_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    oBuff2_3_V_we1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, tmp_133_reg_29199, ap_CS_fsm_state25, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((tmp_133_reg_29199 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_state16)) or ((tmp_133_reg_29199 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_state14)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_state25)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_state25)))) then 
            oBuff2_3_V_we1 <= ap_const_logic_1;
        else 
            oBuff2_3_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    oBuff2_4_V_addr_3_gep_fu_4256_p3 <= tmp_32_fu_16075_p1(11 - 1 downto 0);
    oBuff2_4_V_addr_4_gep_fu_4264_p3 <= tmp_33_fu_16143_p1(11 - 1 downto 0);
    oBuff2_4_V_addr_6_gep_fu_6574_p3 <= tmp_66_fu_21685_p1(11 - 1 downto 0);

    oBuff2_4_V_address0_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, oBuff2_4_V_addr_reg_29051, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4, ap_block_pp0_stage0, ap_block_pp1_stage0, tmp_32_fu_16075_p1, oBuff2_4_V_addr_3_gep_fu_4256_p3, tmp_66_fu_21685_p1, oBuff2_4_V_addr_6_gep_fu_6574_p3)
    begin
        if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff2_4_V_address0 <= oBuff2_4_V_addr_6_gep_fu_6574_p3;
        elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff2_4_V_address0 <= tmp_66_fu_21685_p1(11 - 1 downto 0);
        elsif ((((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_state13)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_state13)))) then 
            oBuff2_4_V_address0 <= oBuff2_4_V_addr_reg_29051;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_4_V_address0 <= oBuff2_4_V_addr_3_gep_fu_4256_p3;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_4_V_address0 <= tmp_32_fu_16075_p1(11 - 1 downto 0);
        else 
            oBuff2_4_V_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    oBuff2_4_V_address1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, oBuff2_4_V_addr_1_reg_29131, oBuff2_4_V_addr_2_reg_31583, ap_CS_fsm_state25, ap_block_pp0_stage0, tmp_33_fu_16143_p1, oBuff2_4_V_addr_4_gep_fu_4264_p3, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1)
    begin
        if ((((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_state25)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_state25)))) then 
            oBuff2_4_V_address1 <= oBuff2_4_V_addr_2_reg_31583;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            oBuff2_4_V_address1 <= oBuff2_4_V_addr_1_reg_29131;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_4_V_address1 <= oBuff2_4_V_addr_4_gep_fu_4264_p3;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_4_V_address1 <= tmp_33_fu_16143_p1(11 - 1 downto 0);
        else 
            oBuff2_4_V_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    oBuff2_4_V_ce0_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, ap_block_pp1_stage0_11001, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_state13)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_state13)))) then 
            oBuff2_4_V_ce0 <= ap_const_logic_1;
        else 
            oBuff2_4_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    oBuff2_4_V_ce1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, ap_CS_fsm_state25, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_state25)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_state25)))) then 
            oBuff2_4_V_ce1 <= ap_const_logic_1;
        else 
            oBuff2_4_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    oBuff2_4_V_d0_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, max3_4_V_3_load_2_reg_28319, ap_enable_reg_pp0_iter4, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4, ap_block_pp0_stage0, ap_block_pp1_stage0, max4_4_V_5_fu_1746, tmp_82_fu_17773_p18, tmp_136_fu_17986_p1, tmp_166_fu_16636_p1, tmp_189_fu_22088_p1)
    begin
        if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff2_4_V_d0 <= tmp_189_fu_22088_p1;
        elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff2_4_V_d0 <= max4_4_V_5_fu_1746;
        elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            oBuff2_4_V_d0 <= tmp_136_fu_17986_p1;
        elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            oBuff2_4_V_d0 <= tmp_82_fu_17773_p18;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_4_V_d0 <= tmp_166_fu_16636_p1;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_4_V_d0 <= max3_4_V_3_load_2_reg_28319;
        else 
            oBuff2_4_V_d0 <= "XXXXXXXX";
        end if; 
    end process;


    oBuff2_4_V_d1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, max4_4_V_1_load_reg_27790, ap_enable_reg_pp0_iter4, tmp_83_reg_29223, tmp_137_reg_29263, ap_CS_fsm_state25, ap_block_pp0_stage0, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1, tmp_87_fu_23198_p18, tmp_169_fu_23358_p1, tmp_167_fu_16646_p1)
    begin
        if (((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            oBuff2_4_V_d1 <= tmp_169_fu_23358_p1;
        elsif (((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            oBuff2_4_V_d1 <= tmp_87_fu_23198_p18;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            oBuff2_4_V_d1 <= tmp_137_reg_29263;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            oBuff2_4_V_d1 <= tmp_83_reg_29223;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_4_V_d1 <= tmp_167_fu_16646_p1;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_4_V_d1 <= max4_4_V_1_load_reg_27790;
        else 
            oBuff2_4_V_d1 <= "XXXXXXXX";
        end if; 
    end process;


    oBuff2_4_V_we0_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, ap_block_pp1_stage0_11001, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_state13)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_state13)))) then 
            oBuff2_4_V_we0 <= ap_const_logic_1;
        else 
            oBuff2_4_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    oBuff2_4_V_we1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, tmp_133_reg_29199, ap_CS_fsm_state25, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((tmp_133_reg_29199 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_state16)) or ((tmp_133_reg_29199 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_state14)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_state25)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_state25)))) then 
            oBuff2_4_V_we1 <= ap_const_logic_1;
        else 
            oBuff2_4_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    oBuff2_5_V_addr_3_gep_fu_4338_p3 <= tmp_32_fu_16075_p1(11 - 1 downto 0);
    oBuff2_5_V_addr_4_gep_fu_4346_p3 <= tmp_33_fu_16143_p1(11 - 1 downto 0);
    oBuff2_5_V_addr_6_gep_fu_6606_p3 <= tmp_66_fu_21685_p1(11 - 1 downto 0);

    oBuff2_5_V_address0_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, oBuff2_5_V_addr_reg_29056, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4, ap_block_pp0_stage0, ap_block_pp1_stage0, tmp_32_fu_16075_p1, oBuff2_5_V_addr_3_gep_fu_4338_p3, tmp_66_fu_21685_p1, oBuff2_5_V_addr_6_gep_fu_6606_p3)
    begin
        if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff2_5_V_address0 <= oBuff2_5_V_addr_6_gep_fu_6606_p3;
        elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff2_5_V_address0 <= tmp_66_fu_21685_p1(11 - 1 downto 0);
        elsif ((((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state13)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state13)))) then 
            oBuff2_5_V_address0 <= oBuff2_5_V_addr_reg_29056;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_5_V_address0 <= oBuff2_5_V_addr_3_gep_fu_4338_p3;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_5_V_address0 <= tmp_32_fu_16075_p1(11 - 1 downto 0);
        else 
            oBuff2_5_V_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    oBuff2_5_V_address1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, oBuff2_5_V_addr_1_reg_29136, oBuff2_5_V_addr_2_reg_31588, ap_CS_fsm_state25, ap_block_pp0_stage0, tmp_33_fu_16143_p1, oBuff2_5_V_addr_4_gep_fu_4346_p3, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1)
    begin
        if ((((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state25)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state25)))) then 
            oBuff2_5_V_address1 <= oBuff2_5_V_addr_2_reg_31588;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            oBuff2_5_V_address1 <= oBuff2_5_V_addr_1_reg_29136;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_5_V_address1 <= oBuff2_5_V_addr_4_gep_fu_4346_p3;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_5_V_address1 <= tmp_33_fu_16143_p1(11 - 1 downto 0);
        else 
            oBuff2_5_V_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    oBuff2_5_V_ce0_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, ap_block_pp1_stage0_11001, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state13)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state13)))) then 
            oBuff2_5_V_ce0 <= ap_const_logic_1;
        else 
            oBuff2_5_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    oBuff2_5_V_ce1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, ap_CS_fsm_state25, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state25)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state25)))) then 
            oBuff2_5_V_ce1 <= ap_const_logic_1;
        else 
            oBuff2_5_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    oBuff2_5_V_d0_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, max3_5_V_3_load_2_reg_28349, ap_enable_reg_pp0_iter4, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4, ap_block_pp0_stage0, ap_block_pp1_stage0, max4_5_V_5_fu_1750, tmp_82_fu_17773_p18, tmp_136_fu_17986_p1, tmp_174_fu_16736_p1, tmp_195_fu_22162_p1)
    begin
        if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff2_5_V_d0 <= tmp_195_fu_22162_p1;
        elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff2_5_V_d0 <= max4_5_V_5_fu_1750;
        elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            oBuff2_5_V_d0 <= tmp_136_fu_17986_p1;
        elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            oBuff2_5_V_d0 <= tmp_82_fu_17773_p18;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_5_V_d0 <= tmp_174_fu_16736_p1;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_5_V_d0 <= max3_5_V_3_load_2_reg_28349;
        else 
            oBuff2_5_V_d0 <= "XXXXXXXX";
        end if; 
    end process;


    oBuff2_5_V_d1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, max4_5_V_1_load_reg_27797, ap_enable_reg_pp0_iter4, tmp_83_reg_29223, tmp_137_reg_29263, ap_CS_fsm_state25, ap_block_pp0_stage0, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1, tmp_87_fu_23198_p18, tmp_169_fu_23358_p1, tmp_175_fu_16746_p1)
    begin
        if (((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            oBuff2_5_V_d1 <= tmp_169_fu_23358_p1;
        elsif (((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            oBuff2_5_V_d1 <= tmp_87_fu_23198_p18;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            oBuff2_5_V_d1 <= tmp_137_reg_29263;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            oBuff2_5_V_d1 <= tmp_83_reg_29223;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_5_V_d1 <= tmp_175_fu_16746_p1;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_5_V_d1 <= max4_5_V_1_load_reg_27797;
        else 
            oBuff2_5_V_d1 <= "XXXXXXXX";
        end if; 
    end process;


    oBuff2_5_V_we0_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, ap_block_pp1_stage0_11001, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state13)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state13)))) then 
            oBuff2_5_V_we0 <= ap_const_logic_1;
        else 
            oBuff2_5_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    oBuff2_5_V_we1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, tmp_133_reg_29199, ap_CS_fsm_state25, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((tmp_133_reg_29199 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state16)) or ((tmp_133_reg_29199 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state14)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state25)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state25)))) then 
            oBuff2_5_V_we1 <= ap_const_logic_1;
        else 
            oBuff2_5_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    oBuff2_6_V_addr_3_gep_fu_4420_p3 <= tmp_32_fu_16075_p1(11 - 1 downto 0);
    oBuff2_6_V_addr_4_gep_fu_4428_p3 <= tmp_33_fu_16143_p1(11 - 1 downto 0);
    oBuff2_6_V_addr_6_gep_fu_6638_p3 <= tmp_66_fu_21685_p1(11 - 1 downto 0);

    oBuff2_6_V_address0_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, oBuff2_6_V_addr_reg_29061, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4, ap_block_pp0_stage0, ap_block_pp1_stage0, tmp_32_fu_16075_p1, oBuff2_6_V_addr_3_gep_fu_4420_p3, tmp_66_fu_21685_p1, oBuff2_6_V_addr_6_gep_fu_6638_p3)
    begin
        if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff2_6_V_address0 <= oBuff2_6_V_addr_6_gep_fu_6638_p3;
        elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff2_6_V_address0 <= tmp_66_fu_21685_p1(11 - 1 downto 0);
        elsif ((((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state13)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state13)))) then 
            oBuff2_6_V_address0 <= oBuff2_6_V_addr_reg_29061;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_6_V_address0 <= oBuff2_6_V_addr_3_gep_fu_4420_p3;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_6_V_address0 <= tmp_32_fu_16075_p1(11 - 1 downto 0);
        else 
            oBuff2_6_V_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    oBuff2_6_V_address1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, oBuff2_6_V_addr_1_reg_29141, oBuff2_6_V_addr_2_reg_31593, ap_CS_fsm_state25, ap_block_pp0_stage0, tmp_33_fu_16143_p1, oBuff2_6_V_addr_4_gep_fu_4428_p3, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1)
    begin
        if ((((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state25)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state25)))) then 
            oBuff2_6_V_address1 <= oBuff2_6_V_addr_2_reg_31593;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            oBuff2_6_V_address1 <= oBuff2_6_V_addr_1_reg_29141;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_6_V_address1 <= oBuff2_6_V_addr_4_gep_fu_4428_p3;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_6_V_address1 <= tmp_33_fu_16143_p1(11 - 1 downto 0);
        else 
            oBuff2_6_V_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    oBuff2_6_V_ce0_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, ap_block_pp1_stage0_11001, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state13)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state13)))) then 
            oBuff2_6_V_ce0 <= ap_const_logic_1;
        else 
            oBuff2_6_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    oBuff2_6_V_ce1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, ap_CS_fsm_state25, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state25)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state25)))) then 
            oBuff2_6_V_ce1 <= ap_const_logic_1;
        else 
            oBuff2_6_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    oBuff2_6_V_d0_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, max3_6_V_3_load_2_reg_28379, ap_enable_reg_pp0_iter4, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4, ap_block_pp0_stage0, ap_block_pp1_stage0, max4_6_V_5_fu_1754, tmp_82_fu_17773_p18, tmp_136_fu_17986_p1, tmp_180_fu_16836_p1, tmp_201_fu_22236_p1)
    begin
        if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff2_6_V_d0 <= tmp_201_fu_22236_p1;
        elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff2_6_V_d0 <= max4_6_V_5_fu_1754;
        elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            oBuff2_6_V_d0 <= tmp_136_fu_17986_p1;
        elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            oBuff2_6_V_d0 <= tmp_82_fu_17773_p18;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_6_V_d0 <= tmp_180_fu_16836_p1;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_6_V_d0 <= max3_6_V_3_load_2_reg_28379;
        else 
            oBuff2_6_V_d0 <= "XXXXXXXX";
        end if; 
    end process;


    oBuff2_6_V_d1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, max4_6_V_1_load_reg_27804, ap_enable_reg_pp0_iter4, tmp_83_reg_29223, tmp_137_reg_29263, ap_CS_fsm_state25, ap_block_pp0_stage0, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1, tmp_87_fu_23198_p18, tmp_169_fu_23358_p1, tmp_181_fu_16846_p1)
    begin
        if (((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            oBuff2_6_V_d1 <= tmp_169_fu_23358_p1;
        elsif (((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            oBuff2_6_V_d1 <= tmp_87_fu_23198_p18;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            oBuff2_6_V_d1 <= tmp_137_reg_29263;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            oBuff2_6_V_d1 <= tmp_83_reg_29223;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_6_V_d1 <= tmp_181_fu_16846_p1;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_6_V_d1 <= max4_6_V_1_load_reg_27804;
        else 
            oBuff2_6_V_d1 <= "XXXXXXXX";
        end if; 
    end process;


    oBuff2_6_V_we0_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, ap_block_pp1_stage0_11001, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state13)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state13)))) then 
            oBuff2_6_V_we0 <= ap_const_logic_1;
        else 
            oBuff2_6_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    oBuff2_6_V_we1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, tmp_133_reg_29199, ap_CS_fsm_state25, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((tmp_133_reg_29199 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state16)) or ((tmp_133_reg_29199 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state14)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state25)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state25)))) then 
            oBuff2_6_V_we1 <= ap_const_logic_1;
        else 
            oBuff2_6_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    oBuff2_7_V_addr_3_gep_fu_4502_p3 <= tmp_32_fu_16075_p1(11 - 1 downto 0);
    oBuff2_7_V_addr_4_gep_fu_4510_p3 <= tmp_33_fu_16143_p1(11 - 1 downto 0);
    oBuff2_7_V_addr_6_gep_fu_6670_p3 <= tmp_66_fu_21685_p1(11 - 1 downto 0);

    oBuff2_7_V_address0_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, oBuff2_7_V_addr_reg_29066, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4, ap_block_pp0_stage0, ap_block_pp1_stage0, tmp_32_fu_16075_p1, oBuff2_7_V_addr_3_gep_fu_4502_p3, tmp_66_fu_21685_p1, oBuff2_7_V_addr_6_gep_fu_6670_p3)
    begin
        if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff2_7_V_address0 <= oBuff2_7_V_addr_6_gep_fu_6670_p3;
        elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff2_7_V_address0 <= tmp_66_fu_21685_p1(11 - 1 downto 0);
        elsif ((((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_state13)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_state13)))) then 
            oBuff2_7_V_address0 <= oBuff2_7_V_addr_reg_29066;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_7_V_address0 <= oBuff2_7_V_addr_3_gep_fu_4502_p3;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_7_V_address0 <= tmp_32_fu_16075_p1(11 - 1 downto 0);
        else 
            oBuff2_7_V_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    oBuff2_7_V_address1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, oBuff2_7_V_addr_1_reg_29146, oBuff2_7_V_addr_2_reg_31598, ap_CS_fsm_state25, ap_block_pp0_stage0, tmp_33_fu_16143_p1, oBuff2_7_V_addr_4_gep_fu_4510_p3, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1)
    begin
        if ((((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_state25)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_state25)))) then 
            oBuff2_7_V_address1 <= oBuff2_7_V_addr_2_reg_31598;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            oBuff2_7_V_address1 <= oBuff2_7_V_addr_1_reg_29146;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_7_V_address1 <= oBuff2_7_V_addr_4_gep_fu_4510_p3;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_7_V_address1 <= tmp_33_fu_16143_p1(11 - 1 downto 0);
        else 
            oBuff2_7_V_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    oBuff2_7_V_ce0_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, ap_block_pp1_stage0_11001, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_state13)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_state13)))) then 
            oBuff2_7_V_ce0 <= ap_const_logic_1;
        else 
            oBuff2_7_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    oBuff2_7_V_ce1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, ap_CS_fsm_state25, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_state25)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_state25)))) then 
            oBuff2_7_V_ce1 <= ap_const_logic_1;
        else 
            oBuff2_7_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    oBuff2_7_V_d0_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, max3_7_V_3_load_2_reg_28409, ap_enable_reg_pp0_iter4, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4, ap_block_pp0_stage0, ap_block_pp1_stage0, max4_7_V_5_fu_1758, tmp_82_fu_17773_p18, tmp_136_fu_17986_p1, tmp_186_fu_16936_p1, tmp_207_fu_22310_p1)
    begin
        if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff2_7_V_d0 <= tmp_207_fu_22310_p1;
        elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff2_7_V_d0 <= max4_7_V_5_fu_1758;
        elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            oBuff2_7_V_d0 <= tmp_136_fu_17986_p1;
        elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            oBuff2_7_V_d0 <= tmp_82_fu_17773_p18;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_7_V_d0 <= tmp_186_fu_16936_p1;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_7_V_d0 <= max3_7_V_3_load_2_reg_28409;
        else 
            oBuff2_7_V_d0 <= "XXXXXXXX";
        end if; 
    end process;


    oBuff2_7_V_d1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, max4_7_V_1_load_reg_27811, ap_enable_reg_pp0_iter4, tmp_83_reg_29223, tmp_137_reg_29263, ap_CS_fsm_state25, ap_block_pp0_stage0, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1, tmp_87_fu_23198_p18, tmp_169_fu_23358_p1, tmp_187_fu_16946_p1)
    begin
        if (((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            oBuff2_7_V_d1 <= tmp_169_fu_23358_p1;
        elsif (((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            oBuff2_7_V_d1 <= tmp_87_fu_23198_p18;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            oBuff2_7_V_d1 <= tmp_137_reg_29263;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            oBuff2_7_V_d1 <= tmp_83_reg_29223;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_7_V_d1 <= tmp_187_fu_16946_p1;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_7_V_d1 <= max4_7_V_1_load_reg_27811;
        else 
            oBuff2_7_V_d1 <= "XXXXXXXX";
        end if; 
    end process;


    oBuff2_7_V_we0_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, ap_block_pp1_stage0_11001, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_state13)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_state13)))) then 
            oBuff2_7_V_we0 <= ap_const_logic_1;
        else 
            oBuff2_7_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    oBuff2_7_V_we1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, tmp_133_reg_29199, ap_CS_fsm_state25, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((tmp_133_reg_29199 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_state16)) or ((tmp_133_reg_29199 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_state14)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_state25)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_state25)))) then 
            oBuff2_7_V_we1 <= ap_const_logic_1;
        else 
            oBuff2_7_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    oBuff2_8_V_addr_3_gep_fu_4584_p3 <= tmp_32_fu_16075_p1(11 - 1 downto 0);
    oBuff2_8_V_addr_4_gep_fu_4592_p3 <= tmp_33_fu_16143_p1(11 - 1 downto 0);
    oBuff2_8_V_addr_6_gep_fu_6702_p3 <= tmp_66_fu_21685_p1(11 - 1 downto 0);

    oBuff2_8_V_address0_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, oBuff2_8_V_addr_reg_29071, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4, ap_block_pp0_stage0, ap_block_pp1_stage0, tmp_32_fu_16075_p1, oBuff2_8_V_addr_3_gep_fu_4584_p3, tmp_66_fu_21685_p1, oBuff2_8_V_addr_6_gep_fu_6702_p3)
    begin
        if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff2_8_V_address0 <= oBuff2_8_V_addr_6_gep_fu_6702_p3;
        elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff2_8_V_address0 <= tmp_66_fu_21685_p1(11 - 1 downto 0);
        elsif ((((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_state13)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_state13)))) then 
            oBuff2_8_V_address0 <= oBuff2_8_V_addr_reg_29071;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_8_V_address0 <= oBuff2_8_V_addr_3_gep_fu_4584_p3;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_8_V_address0 <= tmp_32_fu_16075_p1(11 - 1 downto 0);
        else 
            oBuff2_8_V_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    oBuff2_8_V_address1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, oBuff2_8_V_addr_1_reg_29151, oBuff2_8_V_addr_2_reg_31603, ap_CS_fsm_state25, ap_block_pp0_stage0, tmp_33_fu_16143_p1, oBuff2_8_V_addr_4_gep_fu_4592_p3, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1)
    begin
        if ((((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_state25)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_state25)))) then 
            oBuff2_8_V_address1 <= oBuff2_8_V_addr_2_reg_31603;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            oBuff2_8_V_address1 <= oBuff2_8_V_addr_1_reg_29151;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_8_V_address1 <= oBuff2_8_V_addr_4_gep_fu_4592_p3;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_8_V_address1 <= tmp_33_fu_16143_p1(11 - 1 downto 0);
        else 
            oBuff2_8_V_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    oBuff2_8_V_ce0_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, ap_block_pp1_stage0_11001, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_state13)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_state13)))) then 
            oBuff2_8_V_ce0 <= ap_const_logic_1;
        else 
            oBuff2_8_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    oBuff2_8_V_ce1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, ap_CS_fsm_state25, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_state25)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_state25)))) then 
            oBuff2_8_V_ce1 <= ap_const_logic_1;
        else 
            oBuff2_8_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    oBuff2_8_V_d0_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, max3_8_V_3_load_2_reg_28439, ap_enable_reg_pp0_iter4, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4, ap_block_pp0_stage0, ap_block_pp1_stage0, max4_8_V_5_fu_1762, tmp_82_fu_17773_p18, tmp_136_fu_17986_p1, tmp_192_fu_17036_p1, tmp_213_fu_22384_p1)
    begin
        if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff2_8_V_d0 <= tmp_213_fu_22384_p1;
        elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff2_8_V_d0 <= max4_8_V_5_fu_1762;
        elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            oBuff2_8_V_d0 <= tmp_136_fu_17986_p1;
        elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            oBuff2_8_V_d0 <= tmp_82_fu_17773_p18;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_8_V_d0 <= tmp_192_fu_17036_p1;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_8_V_d0 <= max3_8_V_3_load_2_reg_28439;
        else 
            oBuff2_8_V_d0 <= "XXXXXXXX";
        end if; 
    end process;


    oBuff2_8_V_d1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, max4_8_V_1_load_reg_27818, ap_enable_reg_pp0_iter4, tmp_83_reg_29223, tmp_137_reg_29263, ap_CS_fsm_state25, ap_block_pp0_stage0, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1, tmp_87_fu_23198_p18, tmp_169_fu_23358_p1, tmp_193_fu_17046_p1)
    begin
        if (((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            oBuff2_8_V_d1 <= tmp_169_fu_23358_p1;
        elsif (((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            oBuff2_8_V_d1 <= tmp_87_fu_23198_p18;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            oBuff2_8_V_d1 <= tmp_137_reg_29263;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            oBuff2_8_V_d1 <= tmp_83_reg_29223;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_8_V_d1 <= tmp_193_fu_17046_p1;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_8_V_d1 <= max4_8_V_1_load_reg_27818;
        else 
            oBuff2_8_V_d1 <= "XXXXXXXX";
        end if; 
    end process;


    oBuff2_8_V_we0_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, ap_block_pp1_stage0_11001, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_state13)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_state13)))) then 
            oBuff2_8_V_we0 <= ap_const_logic_1;
        else 
            oBuff2_8_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    oBuff2_8_V_we1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, tmp_133_reg_29199, ap_CS_fsm_state25, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((tmp_133_reg_29199 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_state16)) or ((tmp_133_reg_29199 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_state14)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_state25)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_state25)))) then 
            oBuff2_8_V_we1 <= ap_const_logic_1;
        else 
            oBuff2_8_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    oBuff2_9_V_addr_3_gep_fu_4666_p3 <= tmp_32_fu_16075_p1(11 - 1 downto 0);
    oBuff2_9_V_addr_4_gep_fu_4674_p3 <= tmp_33_fu_16143_p1(11 - 1 downto 0);
    oBuff2_9_V_addr_6_gep_fu_6734_p3 <= tmp_66_fu_21685_p1(11 - 1 downto 0);

    oBuff2_9_V_address0_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, oBuff2_9_V_addr_reg_29076, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4, ap_block_pp0_stage0, ap_block_pp1_stage0, tmp_32_fu_16075_p1, oBuff2_9_V_addr_3_gep_fu_4666_p3, tmp_66_fu_21685_p1, oBuff2_9_V_addr_6_gep_fu_6734_p3)
    begin
        if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff2_9_V_address0 <= oBuff2_9_V_addr_6_gep_fu_6734_p3;
        elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff2_9_V_address0 <= tmp_66_fu_21685_p1(11 - 1 downto 0);
        elsif ((((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_state13)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_state13)))) then 
            oBuff2_9_V_address0 <= oBuff2_9_V_addr_reg_29076;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_9_V_address0 <= oBuff2_9_V_addr_3_gep_fu_4666_p3;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_9_V_address0 <= tmp_32_fu_16075_p1(11 - 1 downto 0);
        else 
            oBuff2_9_V_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    oBuff2_9_V_address1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, oBuff2_9_V_addr_1_reg_29156, oBuff2_9_V_addr_2_reg_31608, ap_CS_fsm_state25, ap_block_pp0_stage0, tmp_33_fu_16143_p1, oBuff2_9_V_addr_4_gep_fu_4674_p3, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1)
    begin
        if ((((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_state25)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_state25)))) then 
            oBuff2_9_V_address1 <= oBuff2_9_V_addr_2_reg_31608;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            oBuff2_9_V_address1 <= oBuff2_9_V_addr_1_reg_29156;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_9_V_address1 <= oBuff2_9_V_addr_4_gep_fu_4674_p3;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_9_V_address1 <= tmp_33_fu_16143_p1(11 - 1 downto 0);
        else 
            oBuff2_9_V_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    oBuff2_9_V_ce0_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, ap_block_pp1_stage0_11001, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_state13)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_state13)))) then 
            oBuff2_9_V_ce0 <= ap_const_logic_1;
        else 
            oBuff2_9_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    oBuff2_9_V_ce1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, ap_CS_fsm_state25, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_state25)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_state25)))) then 
            oBuff2_9_V_ce1 <= ap_const_logic_1;
        else 
            oBuff2_9_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    oBuff2_9_V_d0_assign_proc : process(avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, max3_9_V_3_load_2_reg_28469, ap_enable_reg_pp0_iter4, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4, ap_block_pp0_stage0, ap_block_pp1_stage0, max4_9_V_5_fu_1766, tmp_82_fu_17773_p18, tmp_136_fu_17986_p1, tmp_198_fu_17108_p1, tmp_219_fu_22476_p1)
    begin
        if (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff2_9_V_d0 <= tmp_219_fu_22476_p1;
        elsif (((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            oBuff2_9_V_d0 <= max4_9_V_5_fu_1766;
        elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            oBuff2_9_V_d0 <= tmp_136_fu_17986_p1;
        elsif (((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            oBuff2_9_V_d0 <= tmp_82_fu_17773_p18;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_9_V_d0 <= tmp_198_fu_17108_p1;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_9_V_d0 <= max3_9_V_3_load_2_reg_28469;
        else 
            oBuff2_9_V_d0 <= "XXXXXXXX";
        end if; 
    end process;


    oBuff2_9_V_d1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, max4_9_V_2_load_reg_27825, ap_enable_reg_pp0_iter4, tmp_83_reg_29223, tmp_137_reg_29263, ap_CS_fsm_state25, ap_block_pp0_stage0, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1, tmp_87_fu_23198_p18, tmp_169_fu_23358_p1, tmp_199_fu_17118_p1)
    begin
        if (((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            oBuff2_9_V_d1 <= tmp_169_fu_23358_p1;
        elsif (((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            oBuff2_9_V_d1 <= tmp_87_fu_23198_p18;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            oBuff2_9_V_d1 <= tmp_137_reg_29263;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            oBuff2_9_V_d1 <= tmp_83_reg_29223;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_9_V_d1 <= tmp_199_fu_17118_p1;
        elsif (((tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            oBuff2_9_V_d1 <= max4_9_V_2_load_reg_27825;
        else 
            oBuff2_9_V_d1 <= "XXXXXXXX";
        end if; 
    end process;


    oBuff2_9_V_we0_assign_proc : process(avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, ap_CS_fsm_state13, tmp_133_fu_17693_p1, exitcond3007_i_fu_17681_p2, ap_block_pp1_stage0_11001, tmp_64_reg_30310_pp1_iter3_reg, ap_enable_reg_pp1_iter4)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_133_fu_17693_p1 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_state13)) or ((tmp_64_reg_30310_pp1_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1)) or ((exitcond3007_i_fu_17681_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_133_fu_17693_p1 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_state13)))) then 
            oBuff2_9_V_we0 <= ap_const_logic_1;
        else 
            oBuff2_9_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    oBuff2_9_V_we1_assign_proc : process(tmp_113_reg_24569, avg_pool_read_read_fu_1912_p2, ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter3_reg, tmp_31_reg_26301_pp0_iter3_reg, ap_enable_reg_pp0_iter4, tmp_133_reg_29199, ap_CS_fsm_state25, exitcond_i_fu_23128_p2, ap_CS_fsm_state14, ap_CS_fsm_state16, tmp_163_fu_23140_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301_pp0_iter3_reg = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter3_reg = ap_const_lv1_1) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((tmp_133_reg_29199 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_state16)) or ((tmp_133_reg_29199 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_state14)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_1) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_state25)) or ((exitcond_i_fu_23128_p2 = ap_const_lv1_0) and (avg_pool_read_read_fu_1912_p2 = ap_const_lv1_0) and (tmp_113_reg_24569 = ap_const_lv1_1) and (tmp_163_fu_23140_p1 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_state25)))) then 
            oBuff2_9_V_we1 <= ap_const_logic_1;
        else 
            oBuff2_9_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    oidx1_1_fu_16063_p2 <= std_logic_vector(unsigned(ap_const_lv32_1) + unsigned(oidx1_2_fu_1082));
    oidx1_fu_17597_p2 <= std_logic_vector(unsigned(oidx1_2_fu_1082) + unsigned(ap_const_lv32_1));
    oidx2_1_fu_16069_p2 <= std_logic_vector(unsigned(ap_const_lv32_1) + unsigned(oidx2_4_fu_1078));
    oidx2_2_fu_23086_p2 <= std_logic_vector(unsigned(oidx2_5_fu_1598) + unsigned(ap_const_lv32_1));
    oidx2_3_fu_21679_p2 <= std_logic_vector(unsigned(ap_const_lv32_1) + unsigned(oidx2_5_fu_1598));
    oidx2_fu_17603_p2 <= std_logic_vector(unsigned(oidx2_4_fu_1078) + unsigned(ap_const_lv32_1));
    or_cond3019_i_fu_10159_p2 <= (tmp_47_fu_10154_p2 and tmp_46_fu_10149_p2);
    or_cond3020_i_fu_10175_p2 <= (tmp_49_fu_10170_p2 and tmp_48_fu_10165_p2);
    or_cond3024_i_fu_19317_p2 <= (tmp_74_fu_19312_p2 and tmp_73_fu_19307_p2);
    out_cnt_0_i_op_fu_10090_p2 <= std_logic_vector(unsigned(out_cnt_0_i_reg_7265) + unsigned(ap_const_lv16_1));
    out_cnt_1_fu_10096_p3 <= 
        ap_const_lv16_1 when (tmp_21_fu_10013_p2(0) = '1') else 
        out_cnt_0_i_op_fu_10090_p2;
    out_cnt_2_fu_19272_p3 <= 
        ap_const_lv16_1 when (tmp_55_fu_19225_p2(0) = '1') else 
        out_cnt_2_op_i_fu_19266_p2;
    out_cnt_2_op_i_fu_19266_p2 <= std_logic_vector(unsigned(out_cnt_2_i_reg_7388) + unsigned(ap_const_lv16_1));
    p_01763_0_i_cast_fu_9894_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(one_by_diviser),9));
    p_01763_0_i_fu_9891_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(one_by_diviser),16));
    p_c2_2_i_fu_19191_p3 <= 
        ap_const_lv8_0 when (tmp_53_fu_19172_p2(0) = '1') else 
        c2_2_i_reg_7365;
    p_col2_3_i_fu_19209_p3 <= 
        col2_1_fu_19204_p2 when (tmp_54_fu_19199_p2(0) = '1') else 
        ap_phi_mux_col2_3_i_phi_fu_7347_p4;
    p_i_fu_18826_p3 <= 
        tmp_6_reg_25895 when (tmp_51_fu_18821_p2(0) = '1') else 
        oidx2_reg_28866;
    p_lshr1_fu_9837_p4 <= p_neg1_fu_9831_p2(31 downto 1);
    p_lshr_f_fu_9857_p4 <= grp_readRegisters_int_s_fu_7422_ap_return(31 downto 1);
    p_neg1_fu_9831_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(grp_readRegisters_int_s_fu_7422_ap_return));
    p_neg_fu_8044_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(tmp_6_tr_fu_8032_p1));
    p_neg_t_fu_9851_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(tmp_8_fu_9847_p1));
    p_r2_3_i_14_fu_19217_p3 <= 
        ap_const_lv8_0 when (tmp_54_fu_19199_p2(0) = '1') else 
        p_r2_3_i_fu_19183_p3;
    p_r2_3_i_fu_19183_p3 <= 
        r2_1_fu_19177_p2 when (tmp_53_fu_19172_p2(0) = '1') else 
        ap_phi_mux_r2_3_i_phi_fu_7358_p4;
    pool_cnt_1_fu_19323_p2 <= std_logic_vector(unsigned(ap_phi_mux_pool_cnt_3_i_phi_fu_7400_p6) + unsigned(ap_const_lv8_1));
    pool_cnt_fu_10181_p2 <= std_logic_vector(unsigned(ap_phi_mux_pool_cnt_1_i_phi_fu_7289_p6) + unsigned(ap_const_lv8_1));
    r1_1_fu_9934_p3 <= 
        r1_fu_9922_p2 when (tmp_16_fu_9917_p2(0) = '1') else 
        ap_phi_mux_r1_0_i_phi_fu_7225_p4;
    r1_2_i_fu_9997_p3 <= 
        ap_const_lv8_0 when (tmp_19_fu_9966_p2(0) = '1') else 
        r1_1_fu_9934_p3;
    r1_fu_9922_p2 <= std_logic_vector(unsigned(ap_phi_mux_r1_0_i_phi_fu_7225_p4) + unsigned(ap_const_lv8_1));
    r2_1_fu_19177_p2 <= std_logic_vector(unsigned(ap_phi_mux_r2_3_i_phi_fu_7358_p4) + unsigned(ap_const_lv8_1));
    r2_2_fu_9950_p3 <= 
        r2_fu_9928_p2 when (tmp_16_fu_9917_p2(0) = '1') else 
        ap_phi_mux_r2_0_i_phi_fu_7247_p4;
    r2_2_i_fu_10005_p3 <= 
        ap_const_lv8_0 when (tmp_19_fu_9966_p2(0) = '1') else 
        r2_2_fu_9950_p3;
    r2_fu_9928_p2 <= std_logic_vector(unsigned(ap_phi_mux_r2_0_i_phi_fu_7247_p4) + unsigned(ap_const_lv8_1));
    r_V_10_1_fu_14563_p0 <= p_01763_0_i_reg_26051(8 - 1 downto 0);
    r_V_10_1_fu_14563_p1 <= iBuff1_11_V_q0;
    r_V_10_1_fu_14563_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &r_V_10_1_fu_14563_p0) * signed(r_V_10_1_fu_14563_p1))), 16));
    r_V_10_2_fu_14675_p0 <= p_01763_0_i_reg_26051(8 - 1 downto 0);
    r_V_10_2_fu_14675_p1 <= iBuff1_12_V_q0;
    r_V_10_2_fu_14675_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &r_V_10_2_fu_14675_p0) * signed(r_V_10_2_fu_14675_p1))), 16));
    r_V_10_3_fu_14787_p0 <= p_01763_0_i_reg_26051(8 - 1 downto 0);
    r_V_10_3_fu_14787_p1 <= iBuff1_13_V_q0;
    r_V_10_3_fu_14787_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &r_V_10_3_fu_14787_p0) * signed(r_V_10_3_fu_14787_p1))), 16));
    r_V_10_4_fu_14899_p0 <= p_01763_0_i_reg_26051(8 - 1 downto 0);
    r_V_10_4_fu_14899_p1 <= iBuff1_14_V_q0;
    r_V_10_4_fu_14899_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &r_V_10_4_fu_14899_p0) * signed(r_V_10_4_fu_14899_p1))), 16));
    r_V_10_5_fu_15011_p0 <= p_01763_0_i_reg_26051(8 - 1 downto 0);
    r_V_10_5_fu_15011_p1 <= iBuff1_15_V_q0;
    r_V_10_5_fu_15011_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &r_V_10_5_fu_15011_p0) * signed(r_V_10_5_fu_15011_p1))), 16));
    r_V_10_8_fu_14227_p0 <= p_01763_0_i_reg_26051(8 - 1 downto 0);
    r_V_10_8_fu_14227_p1 <= iBuff1_8_V_q0;
    r_V_10_8_fu_14227_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &r_V_10_8_fu_14227_p0) * signed(r_V_10_8_fu_14227_p1))), 16));
    r_V_10_9_fu_14339_p0 <= p_01763_0_i_reg_26051(8 - 1 downto 0);
    r_V_10_9_fu_14339_p1 <= iBuff1_9_V_q0;
    r_V_10_9_fu_14339_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &r_V_10_9_fu_14339_p0) * signed(r_V_10_9_fu_14339_p1))), 16));
    r_V_10_fu_23353_p2 <= std_logic_vector(shift_right(signed(tmp_85_fu_23315_p18),to_integer(unsigned('0' & tmp_14_reg_25945(31-1 downto 0)))));
    r_V_10_s_fu_14451_p0 <= p_01763_0_i_reg_26051(8 - 1 downto 0);
    r_V_10_s_fu_14451_p1 <= iBuff1_10_V_q0;
    r_V_10_s_fu_14451_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &r_V_10_s_fu_14451_p0) * signed(r_V_10_s_fu_14451_p1))), 16));
    r_V_11_1_fu_14572_p0 <= p_01763_0_i_reg_26051(8 - 1 downto 0);
    r_V_11_1_fu_14572_p1 <= iBuff2_11_V_q0;
    r_V_11_1_fu_14572_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &r_V_11_1_fu_14572_p0) * signed(r_V_11_1_fu_14572_p1))), 16));
    r_V_11_2_fu_14684_p0 <= p_01763_0_i_reg_26051(8 - 1 downto 0);
    r_V_11_2_fu_14684_p1 <= iBuff2_12_V_q0;
    r_V_11_2_fu_14684_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &r_V_11_2_fu_14684_p0) * signed(r_V_11_2_fu_14684_p1))), 16));
    r_V_11_3_fu_14796_p0 <= p_01763_0_i_reg_26051(8 - 1 downto 0);
    r_V_11_3_fu_14796_p1 <= iBuff2_13_V_q0;
    r_V_11_3_fu_14796_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &r_V_11_3_fu_14796_p0) * signed(r_V_11_3_fu_14796_p1))), 16));
    r_V_11_4_fu_14908_p0 <= p_01763_0_i_reg_26051(8 - 1 downto 0);
    r_V_11_4_fu_14908_p1 <= iBuff2_14_V_q0;
    r_V_11_4_fu_14908_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &r_V_11_4_fu_14908_p0) * signed(r_V_11_4_fu_14908_p1))), 16));
    r_V_11_5_fu_15020_p0 <= p_01763_0_i_reg_26051(8 - 1 downto 0);
    r_V_11_5_fu_15020_p1 <= iBuff2_15_V_q0;
    r_V_11_5_fu_15020_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &r_V_11_5_fu_15020_p0) * signed(r_V_11_5_fu_15020_p1))), 16));
    r_V_11_8_fu_14236_p0 <= p_01763_0_i_reg_26051(8 - 1 downto 0);
    r_V_11_8_fu_14236_p1 <= iBuff2_8_V_q0;
    r_V_11_8_fu_14236_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &r_V_11_8_fu_14236_p0) * signed(r_V_11_8_fu_14236_p1))), 16));
    r_V_11_9_fu_14348_p0 <= p_01763_0_i_reg_26051(8 - 1 downto 0);
    r_V_11_9_fu_14348_p1 <= iBuff2_9_V_q0;
    r_V_11_9_fu_14348_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &r_V_11_9_fu_14348_p0) * signed(r_V_11_9_fu_14348_p1))), 16));
    r_V_11_s_fu_14460_p0 <= p_01763_0_i_reg_26051(8 - 1 downto 0);
    r_V_11_s_fu_14460_p1 <= iBuff2_10_V_q0;
    r_V_11_s_fu_14460_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &r_V_11_s_fu_14460_p0) * signed(r_V_11_s_fu_14460_p1))), 16));
    r_V_14_10_fu_22645_p2 <= std_logic_vector(shift_right(signed(sum2_11_V_6_fu_1710),to_integer(unsigned('0' & tmp_14_reg_25945(31-1 downto 0)))));
    r_V_14_11_fu_22737_p2 <= std_logic_vector(shift_right(signed(sum2_12_V_6_fu_1714),to_integer(unsigned('0' & tmp_14_reg_25945(31-1 downto 0)))));
    r_V_14_12_fu_22829_p2 <= std_logic_vector(shift_right(signed(sum2_13_V_6_fu_1718),to_integer(unsigned('0' & tmp_14_reg_25945(31-1 downto 0)))));
    r_V_14_13_fu_22921_p2 <= std_logic_vector(shift_right(signed(sum2_14_V_6_fu_1722),to_integer(unsigned('0' & tmp_14_reg_25945(31-1 downto 0)))));
    r_V_14_14_fu_23018_p2 <= std_logic_vector(shift_right(signed(sum2_15_V_6_fu_1726),to_integer(unsigned('0' & tmp_14_reg_25945(31-1 downto 0)))));
    r_V_14_1_fu_21851_p2 <= std_logic_vector(shift_right(signed(sum2_1_V_5_fu_1670),to_integer(unsigned('0' & tmp_14_reg_25945(31-1 downto 0)))));
    r_V_14_2_fu_21925_p2 <= std_logic_vector(shift_right(signed(sum2_2_V_5_fu_1674),to_integer(unsigned('0' & tmp_14_reg_25945(31-1 downto 0)))));
    r_V_14_3_fu_21999_p2 <= std_logic_vector(shift_right(signed(sum2_3_V_4_fu_1678),to_integer(unsigned('0' & tmp_14_reg_25945(31-1 downto 0)))));
    r_V_14_4_fu_22073_p2 <= std_logic_vector(shift_right(signed(sum2_4_V_4_fu_1682),to_integer(unsigned('0' & tmp_14_reg_25945(31-1 downto 0)))));
    r_V_14_5_fu_22147_p2 <= std_logic_vector(shift_right(signed(sum2_5_V_4_fu_1686),to_integer(unsigned('0' & tmp_14_reg_25945(31-1 downto 0)))));
    r_V_14_6_fu_22221_p2 <= std_logic_vector(shift_right(signed(sum2_6_V_4_fu_1690),to_integer(unsigned('0' & tmp_14_reg_25945(31-1 downto 0)))));
    r_V_14_7_fu_22295_p2 <= std_logic_vector(shift_right(signed(sum2_7_V_4_fu_1694),to_integer(unsigned('0' & tmp_14_reg_25945(31-1 downto 0)))));
    r_V_14_8_fu_22369_p2 <= std_logic_vector(shift_right(signed(sum2_8_V_6_fu_1698),to_integer(unsigned('0' & tmp_14_reg_25945(31-1 downto 0)))));
    r_V_14_9_fu_22461_p2 <= std_logic_vector(shift_right(signed(sum2_9_V_6_fu_1702),to_integer(unsigned('0' & tmp_14_reg_25945(31-1 downto 0)))));
    r_V_14_s_fu_22553_p2 <= std_logic_vector(shift_right(signed(sum2_10_V_6_fu_1706),to_integer(unsigned('0' & tmp_14_reg_25945(31-1 downto 0)))));
    r_V_15_10_fu_22655_p2 <= std_logic_vector(shift_right(signed(sum4_11_V_5_fu_1838),to_integer(unsigned('0' & tmp_14_reg_25945(31-1 downto 0)))));
    r_V_15_11_fu_22747_p2 <= std_logic_vector(shift_right(signed(sum4_12_V_5_fu_1842),to_integer(unsigned('0' & tmp_14_reg_25945(31-1 downto 0)))));
    r_V_15_12_fu_22839_p2 <= std_logic_vector(shift_right(signed(sum4_13_V_5_fu_1846),to_integer(unsigned('0' & tmp_14_reg_25945(31-1 downto 0)))));
    r_V_15_13_fu_22931_p2 <= std_logic_vector(shift_right(signed(sum4_14_V_5_fu_1850),to_integer(unsigned('0' & tmp_14_reg_25945(31-1 downto 0)))));
    r_V_15_14_fu_23028_p2 <= std_logic_vector(shift_right(signed(sum4_15_V_5_fu_1854),to_integer(unsigned('0' & tmp_14_reg_25945(31-1 downto 0)))));
    r_V_15_1_fu_21861_p2 <= std_logic_vector(shift_right(signed(sum4_1_V_5_fu_1798),to_integer(unsigned('0' & tmp_14_reg_25945(31-1 downto 0)))));
    r_V_15_2_fu_21935_p2 <= std_logic_vector(shift_right(signed(sum4_2_V_5_fu_1802),to_integer(unsigned('0' & tmp_14_reg_25945(31-1 downto 0)))));
    r_V_15_3_fu_22009_p2 <= std_logic_vector(shift_right(signed(sum4_3_V_5_fu_1806),to_integer(unsigned('0' & tmp_14_reg_25945(31-1 downto 0)))));
    r_V_15_4_fu_22083_p2 <= std_logic_vector(shift_right(signed(sum4_4_V_5_fu_1810),to_integer(unsigned('0' & tmp_14_reg_25945(31-1 downto 0)))));
    r_V_15_5_fu_22157_p2 <= std_logic_vector(shift_right(signed(sum4_5_V_5_fu_1814),to_integer(unsigned('0' & tmp_14_reg_25945(31-1 downto 0)))));
    r_V_15_6_fu_22231_p2 <= std_logic_vector(shift_right(signed(sum4_6_V_5_fu_1818),to_integer(unsigned('0' & tmp_14_reg_25945(31-1 downto 0)))));
    r_V_15_7_fu_22305_p2 <= std_logic_vector(shift_right(signed(sum4_7_V_5_fu_1822),to_integer(unsigned('0' & tmp_14_reg_25945(31-1 downto 0)))));
    r_V_15_8_fu_22379_p2 <= std_logic_vector(shift_right(signed(sum4_8_V_5_fu_1826),to_integer(unsigned('0' & tmp_14_reg_25945(31-1 downto 0)))));
    r_V_15_9_fu_22471_p2 <= std_logic_vector(shift_right(signed(sum4_9_V_5_fu_1830),to_integer(unsigned('0' & tmp_14_reg_25945(31-1 downto 0)))));
    r_V_15_s_fu_22563_p2 <= std_logic_vector(shift_right(signed(sum4_10_V_5_fu_1834),to_integer(unsigned('0' & tmp_14_reg_25945(31-1 downto 0)))));
    r_V_18_1_fu_14595_p0 <= p_01763_0_i_reg_26051(8 - 1 downto 0);
    r_V_18_1_fu_14595_p1 <= iBuff1_11_V_q1;
    r_V_18_1_fu_14595_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &r_V_18_1_fu_14595_p0) * signed(r_V_18_1_fu_14595_p1))), 16));
    r_V_18_2_fu_14707_p0 <= p_01763_0_i_reg_26051(8 - 1 downto 0);
    r_V_18_2_fu_14707_p1 <= iBuff1_12_V_q1;
    r_V_18_2_fu_14707_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &r_V_18_2_fu_14707_p0) * signed(r_V_18_2_fu_14707_p1))), 16));
    r_V_18_3_fu_14819_p0 <= p_01763_0_i_reg_26051(8 - 1 downto 0);
    r_V_18_3_fu_14819_p1 <= iBuff1_13_V_q1;
    r_V_18_3_fu_14819_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &r_V_18_3_fu_14819_p0) * signed(r_V_18_3_fu_14819_p1))), 16));
    r_V_18_4_fu_14931_p0 <= p_01763_0_i_reg_26051(8 - 1 downto 0);
    r_V_18_4_fu_14931_p1 <= iBuff1_14_V_q1;
    r_V_18_4_fu_14931_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &r_V_18_4_fu_14931_p0) * signed(r_V_18_4_fu_14931_p1))), 16));
    r_V_18_5_fu_15043_p0 <= p_01763_0_i_reg_26051(8 - 1 downto 0);
    r_V_18_5_fu_15043_p1 <= iBuff1_15_V_q1;
    r_V_18_5_fu_15043_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &r_V_18_5_fu_15043_p0) * signed(r_V_18_5_fu_15043_p1))), 16));
    r_V_18_8_fu_14259_p0 <= p_01763_0_i_reg_26051(8 - 1 downto 0);
    r_V_18_8_fu_14259_p1 <= iBuff1_8_V_q1;
    r_V_18_8_fu_14259_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &r_V_18_8_fu_14259_p0) * signed(r_V_18_8_fu_14259_p1))), 16));
    r_V_18_9_fu_14371_p0 <= p_01763_0_i_reg_26051(8 - 1 downto 0);
    r_V_18_9_fu_14371_p1 <= iBuff1_9_V_q1;
    r_V_18_9_fu_14371_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &r_V_18_9_fu_14371_p0) * signed(r_V_18_9_fu_14371_p1))), 16));
    r_V_18_s_fu_14483_p0 <= p_01763_0_i_reg_26051(8 - 1 downto 0);
    r_V_18_s_fu_14483_p1 <= iBuff1_10_V_q1;
    r_V_18_s_fu_14483_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &r_V_18_s_fu_14483_p0) * signed(r_V_18_s_fu_14483_p1))), 16));
    r_V_19_1_fu_14604_p0 <= p_01763_0_i_reg_26051(8 - 1 downto 0);
    r_V_19_1_fu_14604_p1 <= iBuff2_11_V_q1;
    r_V_19_1_fu_14604_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &r_V_19_1_fu_14604_p0) * signed(r_V_19_1_fu_14604_p1))), 16));
    r_V_19_2_fu_14716_p0 <= p_01763_0_i_reg_26051(8 - 1 downto 0);
    r_V_19_2_fu_14716_p1 <= iBuff2_12_V_q1;
    r_V_19_2_fu_14716_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &r_V_19_2_fu_14716_p0) * signed(r_V_19_2_fu_14716_p1))), 16));
    r_V_19_3_fu_14828_p0 <= p_01763_0_i_reg_26051(8 - 1 downto 0);
    r_V_19_3_fu_14828_p1 <= iBuff2_13_V_q1;
    r_V_19_3_fu_14828_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &r_V_19_3_fu_14828_p0) * signed(r_V_19_3_fu_14828_p1))), 16));
    r_V_19_4_fu_14940_p0 <= p_01763_0_i_reg_26051(8 - 1 downto 0);
    r_V_19_4_fu_14940_p1 <= iBuff2_14_V_q1;
    r_V_19_4_fu_14940_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &r_V_19_4_fu_14940_p0) * signed(r_V_19_4_fu_14940_p1))), 16));
    r_V_19_5_fu_15052_p0 <= p_01763_0_i_reg_26051(8 - 1 downto 0);
    r_V_19_5_fu_15052_p1 <= iBuff2_15_V_q1;
    r_V_19_5_fu_15052_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &r_V_19_5_fu_15052_p0) * signed(r_V_19_5_fu_15052_p1))), 16));
    r_V_19_8_fu_14268_p0 <= p_01763_0_i_reg_26051(8 - 1 downto 0);
    r_V_19_8_fu_14268_p1 <= iBuff2_8_V_q1;
    r_V_19_8_fu_14268_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &r_V_19_8_fu_14268_p0) * signed(r_V_19_8_fu_14268_p1))), 16));
    r_V_19_9_fu_14380_p0 <= p_01763_0_i_reg_26051(8 - 1 downto 0);
    r_V_19_9_fu_14380_p1 <= iBuff2_9_V_q1;
    r_V_19_9_fu_14380_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &r_V_19_9_fu_14380_p0) * signed(r_V_19_9_fu_14380_p1))), 16));
    r_V_19_s_fu_14492_p0 <= p_01763_0_i_reg_26051(8 - 1 downto 0);
    r_V_19_s_fu_14492_p1 <= iBuff2_10_V_q1;
    r_V_19_s_fu_14492_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &r_V_19_s_fu_14492_p0) * signed(r_V_19_s_fu_14492_p1))), 16));
    r_V_1_fu_17934_p2 <= std_logic_vector(shift_right(signed(tmp_s_fu_17912_p18),to_integer(unsigned('0' & tmp_14_reg_25945(31-1 downto 0)))));
    r_V_22_1_fu_22668_p0 <= p_01763_0_i_reg_26051(8 - 1 downto 0);
    r_V_22_1_fu_22668_p1 <= iBuff1_11_V_load_reg_31363;
    r_V_22_1_fu_22668_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &r_V_22_1_fu_22668_p0) * signed(r_V_22_1_fu_22668_p1))), 16));
    r_V_22_2_fu_22760_p0 <= p_01763_0_i_reg_26051(8 - 1 downto 0);
    r_V_22_2_fu_22760_p1 <= iBuff1_12_V_load_reg_31389;
    r_V_22_2_fu_22760_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &r_V_22_2_fu_22760_p0) * signed(r_V_22_2_fu_22760_p1))), 16));
    r_V_22_3_fu_22852_p0 <= p_01763_0_i_reg_26051(8 - 1 downto 0);
    r_V_22_3_fu_22852_p1 <= iBuff1_13_V_load_reg_31415;
    r_V_22_3_fu_22852_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &r_V_22_3_fu_22852_p0) * signed(r_V_22_3_fu_22852_p1))), 16));
    r_V_22_4_fu_22944_p0 <= p_01763_0_i_reg_26051(8 - 1 downto 0);
    r_V_22_4_fu_22944_p1 <= iBuff1_14_V_load_reg_31441;
    r_V_22_4_fu_22944_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &r_V_22_4_fu_22944_p0) * signed(r_V_22_4_fu_22944_p1))), 16));
    r_V_22_5_fu_23041_p0 <= p_01763_0_i_reg_26051(8 - 1 downto 0);
    r_V_22_5_fu_23041_p1 <= iBuff1_15_V_load_reg_31467;
    r_V_22_5_fu_23041_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &r_V_22_5_fu_23041_p0) * signed(r_V_22_5_fu_23041_p1))), 16));
    r_V_22_8_fu_22392_p0 <= p_01763_0_i_reg_26051(8 - 1 downto 0);
    r_V_22_8_fu_22392_p1 <= iBuff1_8_V_load_reg_31285;
    r_V_22_8_fu_22392_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &r_V_22_8_fu_22392_p0) * signed(r_V_22_8_fu_22392_p1))), 16));
    r_V_22_9_fu_22484_p0 <= p_01763_0_i_reg_26051(8 - 1 downto 0);
    r_V_22_9_fu_22484_p1 <= iBuff1_9_V_load_reg_31311;
    r_V_22_9_fu_22484_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &r_V_22_9_fu_22484_p0) * signed(r_V_22_9_fu_22484_p1))), 16));
    r_V_22_s_fu_22576_p0 <= p_01763_0_i_reg_26051(8 - 1 downto 0);
    r_V_22_s_fu_22576_p1 <= iBuff1_10_V_load_reg_31337;
    r_V_22_s_fu_22576_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &r_V_22_s_fu_22576_p0) * signed(r_V_22_s_fu_22576_p1))), 16));
    r_V_23_1_fu_22676_p0 <= p_01763_0_i_reg_26051(8 - 1 downto 0);
    r_V_23_1_fu_22676_p1 <= iBuff2_11_V_load_reg_31368;
    r_V_23_1_fu_22676_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &r_V_23_1_fu_22676_p0) * signed(r_V_23_1_fu_22676_p1))), 16));
    r_V_23_2_fu_22768_p0 <= p_01763_0_i_reg_26051(8 - 1 downto 0);
    r_V_23_2_fu_22768_p1 <= iBuff2_12_V_load_reg_31394;
    r_V_23_2_fu_22768_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &r_V_23_2_fu_22768_p0) * signed(r_V_23_2_fu_22768_p1))), 16));
    r_V_23_3_fu_22860_p0 <= p_01763_0_i_reg_26051(8 - 1 downto 0);
    r_V_23_3_fu_22860_p1 <= iBuff2_13_V_load_reg_31420;
    r_V_23_3_fu_22860_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &r_V_23_3_fu_22860_p0) * signed(r_V_23_3_fu_22860_p1))), 16));
    r_V_23_4_fu_22952_p0 <= p_01763_0_i_reg_26051(8 - 1 downto 0);
    r_V_23_4_fu_22952_p1 <= iBuff2_14_V_load_reg_31446;
    r_V_23_4_fu_22952_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &r_V_23_4_fu_22952_p0) * signed(r_V_23_4_fu_22952_p1))), 16));
    r_V_23_5_fu_23049_p0 <= p_01763_0_i_reg_26051(8 - 1 downto 0);
    r_V_23_5_fu_23049_p1 <= iBuff2_15_V_load_reg_31472;
    r_V_23_5_fu_23049_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &r_V_23_5_fu_23049_p0) * signed(r_V_23_5_fu_23049_p1))), 16));
    r_V_23_8_fu_22400_p0 <= p_01763_0_i_reg_26051(8 - 1 downto 0);
    r_V_23_8_fu_22400_p1 <= iBuff2_8_V_load_reg_31290;
    r_V_23_8_fu_22400_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &r_V_23_8_fu_22400_p0) * signed(r_V_23_8_fu_22400_p1))), 16));
    r_V_23_9_fu_22492_p0 <= p_01763_0_i_reg_26051(8 - 1 downto 0);
    r_V_23_9_fu_22492_p1 <= iBuff2_9_V_load_reg_31316;
    r_V_23_9_fu_22492_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &r_V_23_9_fu_22492_p0) * signed(r_V_23_9_fu_22492_p1))), 16));
    r_V_23_s_fu_22584_p0 <= p_01763_0_i_reg_26051(8 - 1 downto 0);
    r_V_23_s_fu_22584_p1 <= iBuff2_10_V_load_reg_31342;
    r_V_23_s_fu_22584_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &r_V_23_s_fu_22584_p0) * signed(r_V_23_s_fu_22584_p1))), 16));
    r_V_2_fu_17981_p2 <= std_logic_vector(shift_right(signed(tmp_78_fu_17943_p18),to_integer(unsigned('0' & tmp_14_reg_25945(31-1 downto 0)))));
    r_V_3_fu_18028_p2 <= std_logic_vector(shift_right(signed(tmp_79_fu_18006_p18),to_integer(unsigned('0' & tmp_14_reg_25945(31-1 downto 0)))));
    r_V_4_10_fu_17227_p2 <= std_logic_vector(shift_right(signed(sum1_11_V_2_fu_1194),to_integer(unsigned('0' & tmp_14_reg_25945(31-1 downto 0)))));
    r_V_4_11_fu_17299_p2 <= std_logic_vector(shift_right(signed(sum1_12_V_2_fu_1198),to_integer(unsigned('0' & tmp_14_reg_25945(31-1 downto 0)))));
    r_V_4_12_fu_17371_p2 <= std_logic_vector(shift_right(signed(sum1_13_V_2_fu_1202),to_integer(unsigned('0' & tmp_14_reg_25945(31-1 downto 0)))));
    r_V_4_13_fu_17443_p2 <= std_logic_vector(shift_right(signed(sum1_14_V_2_fu_1206),to_integer(unsigned('0' & tmp_14_reg_25945(31-1 downto 0)))));
    r_V_4_14_fu_17525_p2 <= std_logic_vector(shift_right(signed(sum1_15_V_2_fu_1210),to_integer(unsigned('0' & tmp_14_reg_25945(31-1 downto 0)))));
    r_V_4_1_fu_16311_p2 <= std_logic_vector(shift_right(signed(sum1_1_V_1_fu_1154),to_integer(unsigned('0' & tmp_14_reg_25945(31-1 downto 0)))));
    r_V_4_2_fu_16411_p2 <= std_logic_vector(shift_right(signed(sum1_2_V_1_fu_1158),to_integer(unsigned('0' & tmp_14_reg_25945(31-1 downto 0)))));
    r_V_4_3_fu_16511_p2 <= std_logic_vector(shift_right(signed(sum1_3_V_1_fu_1162),to_integer(unsigned('0' & tmp_14_reg_25945(31-1 downto 0)))));
    r_V_4_4_fu_16611_p2 <= std_logic_vector(shift_right(signed(sum1_4_V_1_fu_1166),to_integer(unsigned('0' & tmp_14_reg_25945(31-1 downto 0)))));
    r_V_4_5_fu_16711_p2 <= std_logic_vector(shift_right(signed(sum1_5_V_1_fu_1170),to_integer(unsigned('0' & tmp_14_reg_25945(31-1 downto 0)))));
    r_V_4_6_fu_16811_p2 <= std_logic_vector(shift_right(signed(sum1_6_V_1_fu_1174),to_integer(unsigned('0' & tmp_14_reg_25945(31-1 downto 0)))));
    r_V_4_7_fu_16911_p2 <= std_logic_vector(shift_right(signed(sum1_7_V_1_fu_1178),to_integer(unsigned('0' & tmp_14_reg_25945(31-1 downto 0)))));
    r_V_4_8_fu_17011_p2 <= std_logic_vector(shift_right(signed(sum1_8_V_2_fu_1182),to_integer(unsigned('0' & tmp_14_reg_25945(31-1 downto 0)))));
    r_V_4_9_fu_17083_p2 <= std_logic_vector(shift_right(signed(sum1_9_V_2_fu_1186),to_integer(unsigned('0' & tmp_14_reg_25945(31-1 downto 0)))));
    r_V_4_fu_16211_p2 <= std_logic_vector(shift_right(signed(sum1_0_V_1_fu_1150),to_integer(unsigned('0' & tmp_14_reg_25945(31-1 downto 0)))));
    r_V_4_s_fu_17155_p2 <= std_logic_vector(shift_right(signed(sum1_10_V_2_fu_1190),to_integer(unsigned('0' & tmp_14_reg_25945(31-1 downto 0)))));
    r_V_5_10_fu_17237_p2 <= std_logic_vector(shift_right(signed(sum2_11_V_2_fu_930),to_integer(unsigned('0' & tmp_14_reg_25945(31-1 downto 0)))));
    r_V_5_11_fu_17309_p2 <= std_logic_vector(shift_right(signed(sum2_12_V_2_fu_934),to_integer(unsigned('0' & tmp_14_reg_25945(31-1 downto 0)))));
    r_V_5_12_fu_17381_p2 <= std_logic_vector(shift_right(signed(sum2_13_V_2_fu_938),to_integer(unsigned('0' & tmp_14_reg_25945(31-1 downto 0)))));
    r_V_5_13_fu_17453_p2 <= std_logic_vector(shift_right(signed(sum2_14_V_2_fu_942),to_integer(unsigned('0' & tmp_14_reg_25945(31-1 downto 0)))));
    r_V_5_14_fu_17535_p2 <= std_logic_vector(shift_right(signed(sum2_15_V_3_fu_946),to_integer(unsigned('0' & tmp_14_reg_25945(31-1 downto 0)))));
    r_V_5_1_fu_16321_p2 <= std_logic_vector(shift_right(signed(sum2_1_V_1_fu_890),to_integer(unsigned('0' & tmp_14_reg_25945(31-1 downto 0)))));
    r_V_5_2_fu_16421_p2 <= std_logic_vector(shift_right(signed(sum2_2_V_1_fu_894),to_integer(unsigned('0' & tmp_14_reg_25945(31-1 downto 0)))));
    r_V_5_3_fu_16521_p2 <= std_logic_vector(shift_right(signed(sum2_3_V_1_fu_898),to_integer(unsigned('0' & tmp_14_reg_25945(31-1 downto 0)))));
    r_V_5_4_fu_16621_p2 <= std_logic_vector(shift_right(signed(sum2_4_V_1_fu_902),to_integer(unsigned('0' & tmp_14_reg_25945(31-1 downto 0)))));
    r_V_5_5_fu_16721_p2 <= std_logic_vector(shift_right(signed(sum2_5_V_1_fu_906),to_integer(unsigned('0' & tmp_14_reg_25945(31-1 downto 0)))));
    r_V_5_6_fu_16821_p2 <= std_logic_vector(shift_right(signed(sum2_6_V_1_fu_910),to_integer(unsigned('0' & tmp_14_reg_25945(31-1 downto 0)))));
    r_V_5_7_fu_16921_p2 <= std_logic_vector(shift_right(signed(sum2_7_V_1_fu_914),to_integer(unsigned('0' & tmp_14_reg_25945(31-1 downto 0)))));
    r_V_5_8_fu_17021_p2 <= std_logic_vector(shift_right(signed(sum2_8_V_2_fu_918),to_integer(unsigned('0' & tmp_14_reg_25945(31-1 downto 0)))));
    r_V_5_9_fu_17093_p2 <= std_logic_vector(shift_right(signed(sum2_9_V_2_fu_922),to_integer(unsigned('0' & tmp_14_reg_25945(31-1 downto 0)))));
    r_V_5_fu_16221_p2 <= std_logic_vector(shift_right(signed(sum2_0_V_1_fu_886),to_integer(unsigned('0' & tmp_14_reg_25945(31-1 downto 0)))));
    r_V_5_s_fu_17165_p2 <= std_logic_vector(shift_right(signed(sum2_10_V_2_fu_926),to_integer(unsigned('0' & tmp_14_reg_25945(31-1 downto 0)))));
    r_V_6_10_fu_17247_p2 <= std_logic_vector(shift_right(signed(sum3_11_V_2_fu_1322),to_integer(unsigned('0' & tmp_14_reg_25945(31-1 downto 0)))));
    r_V_6_11_fu_17319_p2 <= std_logic_vector(shift_right(signed(sum3_12_V_2_fu_1326),to_integer(unsigned('0' & tmp_14_reg_25945(31-1 downto 0)))));
    r_V_6_12_fu_17391_p2 <= std_logic_vector(shift_right(signed(sum3_13_V_2_fu_1330),to_integer(unsigned('0' & tmp_14_reg_25945(31-1 downto 0)))));
    r_V_6_13_fu_17463_p2 <= std_logic_vector(shift_right(signed(sum3_14_V_2_fu_1334),to_integer(unsigned('0' & tmp_14_reg_25945(31-1 downto 0)))));
    r_V_6_14_fu_17545_p2 <= std_logic_vector(shift_right(signed(sum3_15_V_2_fu_1338),to_integer(unsigned('0' & tmp_14_reg_25945(31-1 downto 0)))));
    r_V_6_1_fu_16331_p2 <= std_logic_vector(shift_right(signed(sum3_1_V_1_fu_1282),to_integer(unsigned('0' & tmp_14_reg_25945(31-1 downto 0)))));
    r_V_6_2_fu_16431_p2 <= std_logic_vector(shift_right(signed(sum3_2_V_1_fu_1286),to_integer(unsigned('0' & tmp_14_reg_25945(31-1 downto 0)))));
    r_V_6_3_fu_16531_p2 <= std_logic_vector(shift_right(signed(sum3_3_V_1_fu_1290),to_integer(unsigned('0' & tmp_14_reg_25945(31-1 downto 0)))));
    r_V_6_4_fu_16631_p2 <= std_logic_vector(shift_right(signed(sum3_4_V_1_fu_1294),to_integer(unsigned('0' & tmp_14_reg_25945(31-1 downto 0)))));
    r_V_6_5_fu_16731_p2 <= std_logic_vector(shift_right(signed(sum3_5_V_1_fu_1298),to_integer(unsigned('0' & tmp_14_reg_25945(31-1 downto 0)))));
    r_V_6_6_fu_16831_p2 <= std_logic_vector(shift_right(signed(sum3_6_V_1_fu_1302),to_integer(unsigned('0' & tmp_14_reg_25945(31-1 downto 0)))));
    r_V_6_7_fu_16931_p2 <= std_logic_vector(shift_right(signed(sum3_7_V_1_fu_1306),to_integer(unsigned('0' & tmp_14_reg_25945(31-1 downto 0)))));
    r_V_6_8_fu_17031_p2 <= std_logic_vector(shift_right(signed(sum3_8_V_2_fu_1310),to_integer(unsigned('0' & tmp_14_reg_25945(31-1 downto 0)))));
    r_V_6_9_fu_17103_p2 <= std_logic_vector(shift_right(signed(sum3_9_V_2_fu_1314),to_integer(unsigned('0' & tmp_14_reg_25945(31-1 downto 0)))));
    r_V_6_fu_16231_p2 <= std_logic_vector(shift_right(signed(sum3_0_V_1_fu_1278),to_integer(unsigned('0' & tmp_14_reg_25945(31-1 downto 0)))));
    r_V_6_s_fu_17175_p2 <= std_logic_vector(shift_right(signed(sum3_10_V_2_fu_1318),to_integer(unsigned('0' & tmp_14_reg_25945(31-1 downto 0)))));
    r_V_7_10_fu_17257_p2 <= std_logic_vector(shift_right(signed(sum4_11_V_2_fu_1058),to_integer(unsigned('0' & tmp_14_reg_25945(31-1 downto 0)))));
    r_V_7_11_fu_17329_p2 <= std_logic_vector(shift_right(signed(sum4_12_V_2_fu_1062),to_integer(unsigned('0' & tmp_14_reg_25945(31-1 downto 0)))));
    r_V_7_12_fu_17401_p2 <= std_logic_vector(shift_right(signed(sum4_13_V_2_fu_1066),to_integer(unsigned('0' & tmp_14_reg_25945(31-1 downto 0)))));
    r_V_7_13_fu_17473_p2 <= std_logic_vector(shift_right(signed(sum4_14_V_2_fu_1070),to_integer(unsigned('0' & tmp_14_reg_25945(31-1 downto 0)))));
    r_V_7_14_fu_17555_p2 <= std_logic_vector(shift_right(signed(sum4_15_V_3_fu_1074),to_integer(unsigned('0' & tmp_14_reg_25945(31-1 downto 0)))));
    r_V_7_1_fu_16341_p2 <= std_logic_vector(shift_right(signed(sum4_1_V_1_fu_1018),to_integer(unsigned('0' & tmp_14_reg_25945(31-1 downto 0)))));
    r_V_7_2_fu_16441_p2 <= std_logic_vector(shift_right(signed(sum4_2_V_1_fu_1022),to_integer(unsigned('0' & tmp_14_reg_25945(31-1 downto 0)))));
    r_V_7_3_fu_16541_p2 <= std_logic_vector(shift_right(signed(sum4_3_V_1_fu_1026),to_integer(unsigned('0' & tmp_14_reg_25945(31-1 downto 0)))));
    r_V_7_4_fu_16641_p2 <= std_logic_vector(shift_right(signed(sum4_4_V_1_fu_1030),to_integer(unsigned('0' & tmp_14_reg_25945(31-1 downto 0)))));
    r_V_7_5_fu_16741_p2 <= std_logic_vector(shift_right(signed(sum4_5_V_1_fu_1034),to_integer(unsigned('0' & tmp_14_reg_25945(31-1 downto 0)))));
    r_V_7_6_fu_16841_p2 <= std_logic_vector(shift_right(signed(sum4_6_V_1_fu_1038),to_integer(unsigned('0' & tmp_14_reg_25945(31-1 downto 0)))));
    r_V_7_7_fu_16941_p2 <= std_logic_vector(shift_right(signed(sum4_7_V_1_fu_1042),to_integer(unsigned('0' & tmp_14_reg_25945(31-1 downto 0)))));
    r_V_7_8_fu_17041_p2 <= std_logic_vector(shift_right(signed(sum4_8_V_2_fu_1046),to_integer(unsigned('0' & tmp_14_reg_25945(31-1 downto 0)))));
    r_V_7_9_fu_17113_p2 <= std_logic_vector(shift_right(signed(sum4_9_V_2_fu_1050),to_integer(unsigned('0' & tmp_14_reg_25945(31-1 downto 0)))));
    r_V_7_fu_16241_p2 <= std_logic_vector(shift_right(signed(sum4_0_V_1_fu_1014),to_integer(unsigned('0' & tmp_14_reg_25945(31-1 downto 0)))));
    r_V_7_s_fu_17185_p2 <= std_logic_vector(shift_right(signed(sum4_10_V_2_fu_1054),to_integer(unsigned('0' & tmp_14_reg_25945(31-1 downto 0)))));
    r_V_8_fu_21787_p2 <= std_logic_vector(shift_right(signed(sum4_0_V_5_fu_1794),to_integer(unsigned('0' & tmp_14_reg_25945(31-1 downto 0)))));
    r_V_9_fu_23290_p2 <= std_logic_vector(shift_right(signed(tmp_84_fu_23252_p18),to_integer(unsigned('0' & tmp_14_reg_25945(31-1 downto 0)))));
    r_V_fu_17887_p2 <= std_logic_vector(shift_right(signed(tmp_fu_17849_p18),to_integer(unsigned('0' & tmp_14_reg_25945(31-1 downto 0)))));
    r_V_s_fu_21777_p2 <= std_logic_vector(shift_right(signed(sum2_0_V_4_fu_1666),to_integer(unsigned('0' & tmp_14_reg_25945(31-1 downto 0)))));
    row1_1_fu_10018_p2 <= std_logic_vector(unsigned(ap_phi_mux_row1_0_i_phi_fu_7172_p4) + unsigned(tmp_9_reg_24679));
    row1_2_fu_10028_p3 <= 
        row1_1_fu_10018_p2 when (tmp_21_fu_10013_p2(0) = '1') else 
        ap_phi_mux_row1_0_i_phi_fu_7172_p4;
        row1_cast_fu_9810_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(row1_fu_9804_p2),16));

    row1_fu_9804_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(sum_i_fu_9799_p2));
    row2_1_fu_10023_p2 <= std_logic_vector(unsigned(ap_phi_mux_row2_0_i_phi_fu_7181_p4) + unsigned(tmp_9_reg_24679));
    row2_2_fu_19230_p2 <= std_logic_vector(unsigned(ap_phi_mux_row2_2_i_phi_fu_7325_p4) + unsigned(tmp_9_reg_24679));
    row2_3_fu_19235_p3 <= 
        row2_2_fu_19230_p2 when (tmp_55_fu_19225_p2(0) = '1') else 
        ap_phi_mux_row2_2_i_phi_fu_7325_p4;
    row2_4_fu_10036_p3 <= 
        row2_1_fu_10023_p2 when (tmp_21_fu_10013_p2(0) = '1') else 
        ap_phi_mux_row2_0_i_phi_fu_7181_p4;
    row2_fu_9814_p2 <= std_logic_vector(signed(grp_readRegisters_short_s_fu_7427_ap_return) - signed(tmp_2_fu_9793_p1));
    rowidx1_fu_10116_p2 <= std_logic_vector(unsigned(row1_2_reg_26240) + unsigned(tmp_26_fu_10113_p1));
    rowidx2_1_fu_19292_p2 <= std_logic_vector(unsigned(row2_3_reg_30277) + unsigned(tmp_62_fu_19289_p1));
    rowidx2_fu_10134_p2 <= std_logic_vector(unsigned(row2_4_reg_26246) + unsigned(tmp_28_fu_10131_p1));
        storemerge12_in_i_1_1_fu_13449_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(storemerge12_in_i_1_s_fu_13443_p3),16));

    storemerge12_in_i_1_fu_13453_p0 <= storemerge12_in_i_1_1_fu_13449_p1(9 - 1 downto 0);
    storemerge12_in_i_1_fu_13453_p1 <= iBuff2_1_V_q0;
    storemerge12_in_i_1_fu_13453_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(storemerge12_in_i_1_fu_13453_p0) * signed(storemerge12_in_i_1_fu_13453_p1))), 16));
    storemerge12_in_i_1_s_fu_13443_p3 <= 
        lhs_V_1_1_cast_fu_13419_p1 when (wts_flag_reg_25745(0) = '1') else 
        p_01763_0_i_cast_reg_26151;
        storemerge12_in_i_2_1_fu_13565_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(storemerge12_in_i_2_s_fu_13559_p3),16));

    storemerge12_in_i_2_fu_13569_p0 <= storemerge12_in_i_2_1_fu_13565_p1(9 - 1 downto 0);
    storemerge12_in_i_2_fu_13569_p1 <= iBuff2_2_V_q0;
    storemerge12_in_i_2_fu_13569_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(storemerge12_in_i_2_fu_13569_p0) * signed(storemerge12_in_i_2_fu_13569_p1))), 16));
    storemerge12_in_i_2_s_fu_13559_p3 <= 
        lhs_V_1_2_cast_fu_13535_p1 when (wts_flag_reg_25745(0) = '1') else 
        p_01763_0_i_cast_reg_26151;
        storemerge12_in_i_3_1_fu_13681_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(storemerge12_in_i_3_s_fu_13675_p3),16));

    storemerge12_in_i_3_fu_13685_p0 <= storemerge12_in_i_3_1_fu_13681_p1(9 - 1 downto 0);
    storemerge12_in_i_3_fu_13685_p1 <= iBuff2_3_V_q0;
    storemerge12_in_i_3_fu_13685_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(storemerge12_in_i_3_fu_13685_p0) * signed(storemerge12_in_i_3_fu_13685_p1))), 16));
    storemerge12_in_i_3_s_fu_13675_p3 <= 
        lhs_V_1_3_cast_fu_13651_p1 when (wts_flag_reg_25745(0) = '1') else 
        p_01763_0_i_cast_reg_26151;
        storemerge12_in_i_4_1_fu_13797_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(storemerge12_in_i_4_s_fu_13791_p3),16));

    storemerge12_in_i_4_fu_13801_p0 <= storemerge12_in_i_4_1_fu_13797_p1(9 - 1 downto 0);
    storemerge12_in_i_4_fu_13801_p1 <= iBuff2_4_V_q0;
    storemerge12_in_i_4_fu_13801_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(storemerge12_in_i_4_fu_13801_p0) * signed(storemerge12_in_i_4_fu_13801_p1))), 16));
    storemerge12_in_i_4_s_fu_13791_p3 <= 
        lhs_V_1_4_cast_fu_13767_p1 when (wts_flag_reg_25745(0) = '1') else 
        p_01763_0_i_cast_reg_26151;
        storemerge12_in_i_5_1_fu_13913_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(storemerge12_in_i_5_s_fu_13907_p3),16));

    storemerge12_in_i_5_fu_13917_p0 <= storemerge12_in_i_5_1_fu_13913_p1(9 - 1 downto 0);
    storemerge12_in_i_5_fu_13917_p1 <= iBuff2_5_V_q0;
    storemerge12_in_i_5_fu_13917_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(storemerge12_in_i_5_fu_13917_p0) * signed(storemerge12_in_i_5_fu_13917_p1))), 16));
    storemerge12_in_i_5_s_fu_13907_p3 <= 
        lhs_V_1_5_cast_fu_13883_p1 when (wts_flag_reg_25745(0) = '1') else 
        p_01763_0_i_cast_reg_26151;
        storemerge12_in_i_6_1_fu_14029_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(storemerge12_in_i_6_s_fu_14023_p3),16));

    storemerge12_in_i_6_fu_14033_p0 <= storemerge12_in_i_6_1_fu_14029_p1(9 - 1 downto 0);
    storemerge12_in_i_6_fu_14033_p1 <= iBuff2_6_V_q0;
    storemerge12_in_i_6_fu_14033_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(storemerge12_in_i_6_fu_14033_p0) * signed(storemerge12_in_i_6_fu_14033_p1))), 16));
    storemerge12_in_i_6_s_fu_14023_p3 <= 
        lhs_V_1_6_cast_fu_13999_p1 when (wts_flag_reg_25745(0) = '1') else 
        p_01763_0_i_cast_reg_26151;
        storemerge12_in_i_7_1_fu_14145_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(storemerge12_in_i_7_s_fu_14139_p3),16));

    storemerge12_in_i_7_fu_14149_p0 <= storemerge12_in_i_7_1_fu_14145_p1(9 - 1 downto 0);
    storemerge12_in_i_7_fu_14149_p1 <= iBuff2_7_V_q0;
    storemerge12_in_i_7_fu_14149_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(storemerge12_in_i_7_fu_14149_p0) * signed(storemerge12_in_i_7_fu_14149_p1))), 16));
    storemerge12_in_i_7_s_fu_14139_p3 <= 
        lhs_V_1_7_cast_fu_14115_p1 when (wts_flag_reg_25745(0) = '1') else 
        p_01763_0_i_cast_reg_26151;
    storemerge12_in_i_fu_13337_p0 <= storemerge12_in_i_v_s_fu_13333_p1(9 - 1 downto 0);
    storemerge12_in_i_fu_13337_p1 <= iBuff2_0_V_q0;
    storemerge12_in_i_fu_13337_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(storemerge12_in_i_fu_13337_p0) * signed(storemerge12_in_i_fu_13337_p1))), 16));
    storemerge12_in_i_v_fu_13327_p3 <= 
        lhs_V_1_cast_fu_13303_p1 when (wts_flag_reg_25745(0) = '1') else 
        p_01763_0_i_cast_reg_26151;
        storemerge12_in_i_v_s_fu_13333_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(storemerge12_in_i_v_fu_13327_p3),16));

    storemerge13_in_i_1_fu_13473_p0 <= storemerge12_in_i_1_1_fu_13449_p1(9 - 1 downto 0);
    storemerge13_in_i_1_fu_13473_p1 <= iBuff2_1_V_q1;
    storemerge13_in_i_1_fu_13473_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(storemerge13_in_i_1_fu_13473_p0) * signed(storemerge13_in_i_1_fu_13473_p1))), 16));
    storemerge13_in_i_2_fu_13589_p0 <= storemerge12_in_i_2_1_fu_13565_p1(9 - 1 downto 0);
    storemerge13_in_i_2_fu_13589_p1 <= iBuff2_2_V_q1;
    storemerge13_in_i_2_fu_13589_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(storemerge13_in_i_2_fu_13589_p0) * signed(storemerge13_in_i_2_fu_13589_p1))), 16));
    storemerge13_in_i_3_fu_13705_p0 <= storemerge12_in_i_3_1_fu_13681_p1(9 - 1 downto 0);
    storemerge13_in_i_3_fu_13705_p1 <= iBuff2_3_V_q1;
    storemerge13_in_i_3_fu_13705_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(storemerge13_in_i_3_fu_13705_p0) * signed(storemerge13_in_i_3_fu_13705_p1))), 16));
    storemerge13_in_i_4_fu_13821_p0 <= storemerge12_in_i_4_1_fu_13797_p1(9 - 1 downto 0);
    storemerge13_in_i_4_fu_13821_p1 <= iBuff2_4_V_q1;
    storemerge13_in_i_4_fu_13821_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(storemerge13_in_i_4_fu_13821_p0) * signed(storemerge13_in_i_4_fu_13821_p1))), 16));
    storemerge13_in_i_5_fu_13937_p0 <= storemerge12_in_i_5_1_fu_13913_p1(9 - 1 downto 0);
    storemerge13_in_i_5_fu_13937_p1 <= iBuff2_5_V_q1;
    storemerge13_in_i_5_fu_13937_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(storemerge13_in_i_5_fu_13937_p0) * signed(storemerge13_in_i_5_fu_13937_p1))), 16));
    storemerge13_in_i_6_fu_14053_p0 <= storemerge12_in_i_6_1_fu_14029_p1(9 - 1 downto 0);
    storemerge13_in_i_6_fu_14053_p1 <= iBuff2_6_V_q1;
    storemerge13_in_i_6_fu_14053_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(storemerge13_in_i_6_fu_14053_p0) * signed(storemerge13_in_i_6_fu_14053_p1))), 16));
    storemerge13_in_i_7_fu_14169_p0 <= storemerge12_in_i_7_1_fu_14145_p1(9 - 1 downto 0);
    storemerge13_in_i_7_fu_14169_p1 <= iBuff2_7_V_q1;
    storemerge13_in_i_7_fu_14169_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(storemerge13_in_i_7_fu_14169_p0) * signed(storemerge13_in_i_7_fu_14169_p1))), 16));
    storemerge13_in_i_fu_13357_p0 <= storemerge12_in_i_v_s_fu_13333_p1(9 - 1 downto 0);
    storemerge13_in_i_fu_13357_p1 <= iBuff2_0_V_q1;
    storemerge13_in_i_fu_13357_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(storemerge13_in_i_fu_13357_p0) * signed(storemerge13_in_i_fu_13357_p1))), 16));
    storemerge_in_i_1_fu_20361_p0 <= storemerge_in_i_1_v_fu_20351_p3;
    storemerge_in_i_1_fu_20361_p1 <= iBuff2_1_V_q0;
    storemerge_in_i_1_fu_20361_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(storemerge_in_i_1_fu_20361_p0) * signed(storemerge_in_i_1_fu_20361_p1))), 16));
    storemerge_in_i_1_v_fu_20351_p3 <= 
        lhs_V_9_1_cast_fu_20327_p1 when (wts_flag_reg_25745(0) = '1') else 
        p_01763_0_i_cast_reg_26151;
    storemerge_in_i_2_fu_20409_p0 <= storemerge_in_i_2_v_fu_20399_p3;
    storemerge_in_i_2_fu_20409_p1 <= iBuff2_2_V_q0;
    storemerge_in_i_2_fu_20409_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(storemerge_in_i_2_fu_20409_p0) * signed(storemerge_in_i_2_fu_20409_p1))), 16));
    storemerge_in_i_2_v_fu_20399_p3 <= 
        lhs_V_9_2_cast_fu_20375_p1 when (wts_flag_reg_25745(0) = '1') else 
        p_01763_0_i_cast_reg_26151;
    storemerge_in_i_3_fu_20457_p0 <= storemerge_in_i_3_v_fu_20447_p3;
    storemerge_in_i_3_fu_20457_p1 <= iBuff2_3_V_q0;
    storemerge_in_i_3_fu_20457_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(storemerge_in_i_3_fu_20457_p0) * signed(storemerge_in_i_3_fu_20457_p1))), 16));
    storemerge_in_i_3_v_fu_20447_p3 <= 
        lhs_V_9_3_cast_fu_20423_p1 when (wts_flag_reg_25745(0) = '1') else 
        p_01763_0_i_cast_reg_26151;
    storemerge_in_i_4_fu_20505_p0 <= storemerge_in_i_4_v_fu_20495_p3;
    storemerge_in_i_4_fu_20505_p1 <= iBuff2_4_V_q0;
    storemerge_in_i_4_fu_20505_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(storemerge_in_i_4_fu_20505_p0) * signed(storemerge_in_i_4_fu_20505_p1))), 16));
    storemerge_in_i_4_v_fu_20495_p3 <= 
        lhs_V_9_4_cast_fu_20471_p1 when (wts_flag_reg_25745(0) = '1') else 
        p_01763_0_i_cast_reg_26151;
    storemerge_in_i_5_fu_20553_p0 <= storemerge_in_i_5_v_fu_20543_p3;
    storemerge_in_i_5_fu_20553_p1 <= iBuff2_5_V_q0;
    storemerge_in_i_5_fu_20553_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(storemerge_in_i_5_fu_20553_p0) * signed(storemerge_in_i_5_fu_20553_p1))), 16));
    storemerge_in_i_5_v_fu_20543_p3 <= 
        lhs_V_9_5_cast_fu_20519_p1 when (wts_flag_reg_25745(0) = '1') else 
        p_01763_0_i_cast_reg_26151;
    storemerge_in_i_6_fu_20601_p0 <= storemerge_in_i_6_v_fu_20591_p3;
    storemerge_in_i_6_fu_20601_p1 <= iBuff2_6_V_q0;
    storemerge_in_i_6_fu_20601_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(storemerge_in_i_6_fu_20601_p0) * signed(storemerge_in_i_6_fu_20601_p1))), 16));
    storemerge_in_i_6_v_fu_20591_p3 <= 
        lhs_V_9_6_cast_fu_20567_p1 when (wts_flag_reg_25745(0) = '1') else 
        p_01763_0_i_cast_reg_26151;
    storemerge_in_i_7_fu_20649_p0 <= storemerge_in_i_7_v_fu_20639_p3;
    storemerge_in_i_7_fu_20649_p1 <= iBuff2_7_V_q0;
    storemerge_in_i_7_fu_20649_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(storemerge_in_i_7_fu_20649_p0) * signed(storemerge_in_i_7_fu_20649_p1))), 16));
    storemerge_in_i_7_v_fu_20639_p3 <= 
        lhs_V_9_7_cast_fu_20615_p1 when (wts_flag_reg_25745(0) = '1') else 
        p_01763_0_i_cast_reg_26151;
    storemerge_in_i_fu_20313_p0 <= storemerge_in_i_v_fu_20303_p3;
    storemerge_in_i_fu_20313_p1 <= iBuff2_0_V_q0;
    storemerge_in_i_fu_20313_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(storemerge_in_i_fu_20313_p0) * signed(storemerge_in_i_fu_20313_p1))), 16));
    storemerge_in_i_v_fu_20303_p3 <= 
        lhs_V_9_cast_fu_20279_p1 when (wts_flag_reg_25745(0) = '1') else 
        p_01763_0_i_cast_reg_26151;
    sum1_0_V_2_fu_15188_p2 <= std_logic_vector(signed(sum1_0_V_399_v_fu_15185_p1) + signed(sum1_0_V_1_fu_1150));
        sum1_0_V_399_v_fu_15185_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum1_0_V_399_v_v_reg_28044),32));

    sum1_0_V_399_v_v_fu_11527_p0 <= arr1_V_0_0_s_fu_11224_p3;
    sum1_0_V_399_v_v_fu_11527_p1 <= sum2_0_V_3147_v_v_v_1_fu_11517_p1(9 - 1 downto 0);
    sum1_0_V_399_v_v_fu_11527_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(sum1_0_V_399_v_v_fu_11527_p0) * signed(sum1_0_V_399_v_v_fu_11527_p1))), 16));
        sum1_0_V_5_cast_fu_16267_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum1_0_V_5_fu_16261_p3),32));

    sum1_0_V_5_fu_16261_p3 <= 
        ap_const_lv16_0 when (tmp_121_reg_26449_pp0_iter3_reg(0) = '1') else 
        sum1_0_V_6_v_reg_28204;
    sum1_0_V_6_v_fu_13321_p0 <= sum1_0_V_6_v_v_cast_fu_13317_p1(9 - 1 downto 0);
    sum1_0_V_6_v_fu_13321_p1 <= iBuff1_0_V_q0;
    sum1_0_V_6_v_fu_13321_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(sum1_0_V_6_v_fu_13321_p0) * signed(sum1_0_V_6_v_fu_13321_p1))), 16));
        sum1_0_V_6_v_v_cast_fu_13317_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum1_0_V_6_v_v_fu_13311_p3),16));

    sum1_0_V_6_v_v_fu_13311_p3 <= 
        lhs_V_cast_fu_13295_p1 when (wts_flag_reg_25745(0) = '1') else 
        p_01763_0_i_cast_reg_26151;
    sum1_0_V_fu_438 <= ap_const_lv32_0;
    sum1_10_V_3_fu_15551_p3 <= 
        sum1_10_V_2_fu_1190 when (wts_flag_reg_25745(0) = '1') else 
        grp_fu_23469_p3;
        sum1_10_V_5_cast_fu_17198_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum1_10_V_5_reg_28509),32));

    sum1_10_V_5_fu_14472_p3 <= 
        ap_const_lv16_0 when (tmp_92_reg_27368(0) = '1') else 
        r_V_10_s_fu_14451_p2;
    sum1_10_V_fu_478 <= ap_const_lv32_0;
    sum1_11_V_3_fu_15587_p3 <= 
        sum1_11_V_2_fu_1194 when (wts_flag_reg_25745(0) = '1') else 
        grp_fu_23501_p3;
        sum1_11_V_5_cast_fu_17270_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum1_11_V_5_reg_28539),32));

    sum1_11_V_5_fu_14584_p3 <= 
        ap_const_lv16_0 when (tmp_94_reg_27420(0) = '1') else 
        r_V_10_1_fu_14563_p2;
    sum1_11_V_fu_482 <= ap_const_lv32_0;
    sum1_12_V_3_fu_15623_p3 <= 
        sum1_12_V_2_fu_1198 when (wts_flag_reg_25745(0) = '1') else 
        grp_fu_23533_p3;
        sum1_12_V_5_cast_fu_17342_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum1_12_V_5_reg_28569),32));

    sum1_12_V_5_fu_14696_p3 <= 
        ap_const_lv16_0 when (tmp_97_reg_27472(0) = '1') else 
        r_V_10_2_fu_14675_p2;
    sum1_12_V_fu_486 <= ap_const_lv32_0;
    sum1_13_V_3_fu_15659_p3 <= 
        sum1_13_V_2_fu_1202 when (wts_flag_reg_25745(0) = '1') else 
        grp_fu_23565_p3;
        sum1_13_V_5_cast_fu_17414_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum1_13_V_5_reg_28599),32));

    sum1_13_V_5_fu_14808_p3 <= 
        ap_const_lv16_0 when (tmp_100_reg_27524(0) = '1') else 
        r_V_10_3_fu_14787_p2;
    sum1_13_V_fu_490 <= ap_const_lv32_0;
    sum1_14_V_3_fu_15695_p3 <= 
        sum1_14_V_2_fu_1206 when (wts_flag_reg_25745(0) = '1') else 
        grp_fu_23597_p3;
        sum1_14_V_5_cast_fu_17486_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum1_14_V_5_reg_28629),32));

    sum1_14_V_5_fu_14920_p3 <= 
        ap_const_lv16_0 when (tmp_103_reg_27576(0) = '1') else 
        r_V_10_4_fu_14899_p2;
    sum1_14_V_fu_494 <= ap_const_lv32_0;
    sum1_15_V_3_fu_15731_p3 <= 
        sum1_15_V_2_fu_1210 when (wts_flag_reg_25745(0) = '1') else 
        grp_fu_23629_p3;
        sum1_15_V_5_cast_fu_17568_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum1_15_V_5_reg_28659),32));

    sum1_15_V_5_fu_15032_p3 <= 
        ap_const_lv16_0 when (tmp_106_reg_27628(0) = '1') else 
        r_V_10_5_fu_15011_p2;
    sum1_15_V_fu_498 <= ap_const_lv32_0;
    sum1_1_V_2_fu_15224_p2 <= std_logic_vector(signed(sum1_1_V_3103_v_fu_15221_p1) + signed(sum1_1_V_1_fu_1154));
        sum1_1_V_3103_v_fu_15221_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum1_1_V_3103_v_v_reg_28064),32));

    sum1_1_V_3103_v_v_fu_11651_p0 <= arr1_V_1_0_s_fu_11217_p3;
    sum1_1_V_3103_v_v_fu_11651_p1 <= sum2_1_V_3155_v_v_v_1_fu_11641_p1(9 - 1 downto 0);
    sum1_1_V_3103_v_v_fu_11651_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(sum1_1_V_3103_v_v_fu_11651_p0) * signed(sum1_1_V_3103_v_v_fu_11651_p1))), 16));
        sum1_1_V_5_cast_fu_16367_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum1_1_V_5_fu_16361_p3),32));

    sum1_1_V_5_fu_16361_p3 <= 
        ap_const_lv16_0 when (tmp_121_reg_26449_pp0_iter3_reg(0) = '1') else 
        sum1_1_V_6_v_reg_28234;
    sum1_1_V_6_v_fu_13437_p0 <= sum1_1_V_6_v_v_cast_fu_13433_p1(9 - 1 downto 0);
    sum1_1_V_6_v_fu_13437_p1 <= iBuff1_1_V_q0;
    sum1_1_V_6_v_fu_13437_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(sum1_1_V_6_v_fu_13437_p0) * signed(sum1_1_V_6_v_fu_13437_p1))), 16));
        sum1_1_V_6_v_v_cast_fu_13433_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum1_1_V_6_v_v_fu_13427_p3),16));

    sum1_1_V_6_v_v_fu_13427_p3 <= 
        lhs_V_cast_13_fu_13411_p1 when (wts_flag_reg_25745(0) = '1') else 
        p_01763_0_i_cast_reg_26151;
    sum1_1_V_fu_442 <= ap_const_lv32_0;
    sum1_2_V_2_fu_15260_p2 <= std_logic_vector(signed(sum1_2_V_3107_v_fu_15257_p1) + signed(sum1_2_V_1_fu_1158));
        sum1_2_V_3107_v_fu_15257_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum1_2_V_3107_v_v_reg_28084),32));

    sum1_2_V_3107_v_v_fu_11775_p0 <= arr1_V_2_0_s_fu_11210_p3;
    sum1_2_V_3107_v_v_fu_11775_p1 <= sum2_2_V_3163_v_v_v_1_fu_11765_p1(9 - 1 downto 0);
    sum1_2_V_3107_v_v_fu_11775_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(sum1_2_V_3107_v_v_fu_11775_p0) * signed(sum1_2_V_3107_v_v_fu_11775_p1))), 16));
        sum1_2_V_5_cast_fu_16467_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum1_2_V_5_fu_16461_p3),32));

    sum1_2_V_5_fu_16461_p3 <= 
        ap_const_lv16_0 when (tmp_121_reg_26449_pp0_iter3_reg(0) = '1') else 
        sum1_2_V_6_v_reg_28264;
    sum1_2_V_6_v_fu_13553_p0 <= sum1_2_V_6_v_v_cast_fu_13549_p1(9 - 1 downto 0);
    sum1_2_V_6_v_fu_13553_p1 <= iBuff1_2_V_q0;
    sum1_2_V_6_v_fu_13553_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(sum1_2_V_6_v_fu_13553_p0) * signed(sum1_2_V_6_v_fu_13553_p1))), 16));
        sum1_2_V_6_v_v_cast_fu_13549_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum1_2_V_6_v_v_fu_13543_p3),16));

    sum1_2_V_6_v_v_fu_13543_p3 <= 
        lhs_V_12_cast_fu_13527_p1 when (wts_flag_reg_25745(0) = '1') else 
        p_01763_0_i_cast_reg_26151;
    sum1_2_V_fu_446 <= ap_const_lv32_0;
    sum1_3_V_2_fu_15296_p2 <= std_logic_vector(signed(sum1_3_V_3111_v_fu_15293_p1) + signed(sum1_3_V_1_fu_1162));
        sum1_3_V_3111_v_fu_15293_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum1_3_V_3111_v_v_reg_28104),32));

    sum1_3_V_3111_v_v_fu_11899_p0 <= arr1_V_3_0_s_fu_11203_p3;
    sum1_3_V_3111_v_v_fu_11899_p1 <= sum2_3_V_3171_v_v_v_1_fu_11889_p1(9 - 1 downto 0);
    sum1_3_V_3111_v_v_fu_11899_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(sum1_3_V_3111_v_v_fu_11899_p0) * signed(sum1_3_V_3111_v_v_fu_11899_p1))), 16));
        sum1_3_V_5_cast_fu_16567_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum1_3_V_5_fu_16561_p3),32));

    sum1_3_V_5_fu_16561_p3 <= 
        ap_const_lv16_0 when (tmp_121_reg_26449_pp0_iter3_reg(0) = '1') else 
        sum1_3_V_6_v_reg_28294;
    sum1_3_V_6_v_fu_13669_p0 <= sum1_3_V_6_v_v_cast_fu_13665_p1(9 - 1 downto 0);
    sum1_3_V_6_v_fu_13669_p1 <= iBuff1_3_V_q0;
    sum1_3_V_6_v_fu_13669_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(sum1_3_V_6_v_fu_13669_p0) * signed(sum1_3_V_6_v_fu_13669_p1))), 16));
        sum1_3_V_6_v_v_cast_fu_13665_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum1_3_V_6_v_v_fu_13659_p3),16));

    sum1_3_V_6_v_v_fu_13659_p3 <= 
        lhs_V_13_cast_fu_13643_p1 when (wts_flag_reg_25745(0) = '1') else 
        p_01763_0_i_cast_reg_26151;
    sum1_3_V_fu_450 <= ap_const_lv32_0;
    sum1_4_V_2_fu_15332_p2 <= std_logic_vector(signed(sum1_4_V_3115_v_fu_15329_p1) + signed(sum1_4_V_1_fu_1166));
        sum1_4_V_3115_v_fu_15329_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum1_4_V_3115_v_v_reg_28124),32));

    sum1_4_V_3115_v_v_fu_12023_p0 <= arr1_V_4_0_s_fu_11196_p3;
    sum1_4_V_3115_v_v_fu_12023_p1 <= sum2_4_V_3179_v_v_v_1_fu_12013_p1(9 - 1 downto 0);
    sum1_4_V_3115_v_v_fu_12023_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(sum1_4_V_3115_v_v_fu_12023_p0) * signed(sum1_4_V_3115_v_v_fu_12023_p1))), 16));
        sum1_4_V_5_cast_fu_16667_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum1_4_V_5_fu_16661_p3),32));

    sum1_4_V_5_fu_16661_p3 <= 
        ap_const_lv16_0 when (tmp_121_reg_26449_pp0_iter3_reg(0) = '1') else 
        sum1_4_V_6_v_reg_28324;
    sum1_4_V_6_v_fu_13785_p0 <= sum1_4_V_6_v_v_cast_fu_13781_p1(9 - 1 downto 0);
    sum1_4_V_6_v_fu_13785_p1 <= iBuff1_4_V_q0;
    sum1_4_V_6_v_fu_13785_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(sum1_4_V_6_v_fu_13785_p0) * signed(sum1_4_V_6_v_fu_13785_p1))), 16));
        sum1_4_V_6_v_v_cast_fu_13781_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum1_4_V_6_v_v_fu_13775_p3),16));

    sum1_4_V_6_v_v_fu_13775_p3 <= 
        lhs_V_16_cast_fu_13759_p1 when (wts_flag_reg_25745(0) = '1') else 
        p_01763_0_i_cast_reg_26151;
    sum1_4_V_fu_454 <= ap_const_lv32_0;
    sum1_5_V_2_fu_15368_p2 <= std_logic_vector(signed(sum1_5_V_3119_v_fu_15365_p1) + signed(sum1_5_V_1_fu_1170));
        sum1_5_V_3119_v_fu_15365_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum1_5_V_3119_v_v_reg_28144),32));

    sum1_5_V_3119_v_v_fu_12147_p0 <= arr1_V_5_0_s_fu_11189_p3;
    sum1_5_V_3119_v_v_fu_12147_p1 <= sum2_5_V_3187_v_v_v_1_fu_12137_p1(9 - 1 downto 0);
    sum1_5_V_3119_v_v_fu_12147_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(sum1_5_V_3119_v_v_fu_12147_p0) * signed(sum1_5_V_3119_v_v_fu_12147_p1))), 16));
        sum1_5_V_5_cast_fu_16767_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum1_5_V_5_fu_16761_p3),32));

    sum1_5_V_5_fu_16761_p3 <= 
        ap_const_lv16_0 when (tmp_121_reg_26449_pp0_iter3_reg(0) = '1') else 
        sum1_5_V_6_v_reg_28354;
    sum1_5_V_6_v_fu_13901_p0 <= sum1_5_V_6_v_v_cast_fu_13897_p1(9 - 1 downto 0);
    sum1_5_V_6_v_fu_13901_p1 <= iBuff1_5_V_q0;
    sum1_5_V_6_v_fu_13901_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(sum1_5_V_6_v_fu_13901_p0) * signed(sum1_5_V_6_v_fu_13901_p1))), 16));
        sum1_5_V_6_v_v_cast_fu_13897_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum1_5_V_6_v_v_fu_13891_p3),16));

    sum1_5_V_6_v_v_fu_13891_p3 <= 
        lhs_V_17_cast_fu_13875_p1 when (wts_flag_reg_25745(0) = '1') else 
        p_01763_0_i_cast_reg_26151;
    sum1_5_V_fu_458 <= ap_const_lv32_0;
    sum1_6_V_2_fu_15404_p2 <= std_logic_vector(signed(sum1_6_V_3123_v_fu_15401_p1) + signed(sum1_6_V_1_fu_1174));
        sum1_6_V_3123_v_fu_15401_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum1_6_V_3123_v_v_reg_28164),32));

    sum1_6_V_3123_v_v_fu_12271_p0 <= arr1_V_6_0_s_fu_11182_p3;
    sum1_6_V_3123_v_v_fu_12271_p1 <= sum2_6_V_3195_v_v_v_1_fu_12261_p1(9 - 1 downto 0);
    sum1_6_V_3123_v_v_fu_12271_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(sum1_6_V_3123_v_v_fu_12271_p0) * signed(sum1_6_V_3123_v_v_fu_12271_p1))), 16));
        sum1_6_V_5_cast_fu_16867_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum1_6_V_5_fu_16861_p3),32));

    sum1_6_V_5_fu_16861_p3 <= 
        ap_const_lv16_0 when (tmp_121_reg_26449_pp0_iter3_reg(0) = '1') else 
        sum1_6_V_6_v_reg_28384;
    sum1_6_V_6_v_fu_14017_p0 <= sum1_6_V_6_v_v_cast_fu_14013_p1(9 - 1 downto 0);
    sum1_6_V_6_v_fu_14017_p1 <= iBuff1_6_V_q0;
    sum1_6_V_6_v_fu_14017_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(sum1_6_V_6_v_fu_14017_p0) * signed(sum1_6_V_6_v_fu_14017_p1))), 16));
        sum1_6_V_6_v_v_cast_fu_14013_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum1_6_V_6_v_v_fu_14007_p3),16));

    sum1_6_V_6_v_v_fu_14007_p3 <= 
        lhs_V_18_cast_fu_13991_p1 when (wts_flag_reg_25745(0) = '1') else 
        p_01763_0_i_cast_reg_26151;
    sum1_6_V_fu_462 <= ap_const_lv32_0;
    sum1_7_V_2_fu_15440_p2 <= std_logic_vector(signed(sum1_7_V_3127_v_fu_15437_p1) + signed(sum1_7_V_1_fu_1178));
        sum1_7_V_3127_v_fu_15437_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum1_7_V_3127_v_v_reg_28184),32));

    sum1_7_V_3127_v_v_fu_12395_p0 <= arr1_V_7_0_s_fu_11175_p3;
    sum1_7_V_3127_v_v_fu_12395_p1 <= sum2_7_V_3203_v_v_v_1_fu_12385_p1(9 - 1 downto 0);
    sum1_7_V_3127_v_v_fu_12395_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(sum1_7_V_3127_v_v_fu_12395_p0) * signed(sum1_7_V_3127_v_v_fu_12395_p1))), 16));
        sum1_7_V_5_cast_fu_16967_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum1_7_V_5_fu_16961_p3),32));

    sum1_7_V_5_fu_16961_p3 <= 
        ap_const_lv16_0 when (tmp_121_reg_26449_pp0_iter3_reg(0) = '1') else 
        sum1_7_V_6_v_reg_28414;
    sum1_7_V_6_v_fu_14133_p0 <= sum1_7_V_6_v_v_cast_fu_14129_p1(9 - 1 downto 0);
    sum1_7_V_6_v_fu_14133_p1 <= iBuff1_7_V_q0;
    sum1_7_V_6_v_fu_14133_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(sum1_7_V_6_v_fu_14133_p0) * signed(sum1_7_V_6_v_fu_14133_p1))), 16));
        sum1_7_V_6_v_v_cast_fu_14129_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum1_7_V_6_v_v_fu_14123_p3),16));

    sum1_7_V_6_v_v_fu_14123_p3 <= 
        lhs_V_19_cast_fu_14107_p1 when (wts_flag_reg_25745(0) = '1') else 
        p_01763_0_i_cast_reg_26151;
    sum1_7_V_fu_466 <= ap_const_lv32_0;
    sum1_8_V_3_fu_15479_p3 <= 
        sum1_8_V_2_fu_1182 when (wts_flag_reg_25745(0) = '1') else 
        grp_fu_23405_p3;
        sum1_8_V_5_cast_fu_17054_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum1_8_V_5_reg_28449),32));

    sum1_8_V_5_fu_14248_p3 <= 
        ap_const_lv16_0 when (tmp_88_reg_27264(0) = '1') else 
        r_V_10_8_fu_14227_p2;
    sum1_8_V_fu_470 <= ap_const_lv32_0;
    sum1_9_V_3_fu_15515_p3 <= 
        sum1_9_V_2_fu_1186 when (wts_flag_reg_25745(0) = '1') else 
        grp_fu_23437_p3;
        sum1_9_V_5_cast_fu_17126_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum1_9_V_5_reg_28479),32));

    sum1_9_V_5_fu_14360_p3 <= 
        ap_const_lv16_0 when (tmp_90_reg_27316(0) = '1') else 
        r_V_10_9_fu_14339_p2;
    sum1_9_V_fu_474 <= ap_const_lv32_0;
        sum2_0_V_11_v_fu_20687_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum2_0_V_11_v_v_reg_31035),32));

    sum2_0_V_11_v_v_fu_19897_p0 <= arr2_V_0_3_s_fu_19848_p3;
    sum2_0_V_11_v_v_fu_19897_p1 <= sum2_0_V_11_v_v_v_fu_19887_p3;
    sum2_0_V_11_v_v_fu_19897_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(sum2_0_V_11_v_v_fu_19897_p0) * signed(sum2_0_V_11_v_v_fu_19897_p1))), 16));
    sum2_0_V_11_v_v_v_fu_19887_p3 <= 
        lhs_V_14_cast_fu_19871_p1 when (wts_flag_reg_25745(0) = '1') else 
        p_01763_0_i_cast_reg_26151;
        sum2_0_V_13_cast_fu_21813_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum2_0_V_8_fu_21807_p3),32));

    sum2_0_V_14_v_fu_20297_p0 <= sum2_0_V_14_v_v_fu_20287_p3;
    sum2_0_V_14_v_fu_20297_p1 <= iBuff1_0_V_q0;
    sum2_0_V_14_v_fu_20297_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(sum2_0_V_14_v_fu_20297_p0) * signed(sum2_0_V_14_v_fu_20297_p1))), 16));
    sum2_0_V_14_v_v_fu_20287_p3 <= 
        lhs_V_8_cast_fu_20271_p1 when (wts_flag_reg_25745(0) = '1') else 
        p_01763_0_i_cast_reg_26151;
    sum2_0_V_2_fu_15179_p2 <= std_logic_vector(signed(sum2_0_V_3147_v_fu_15176_p1) + signed(sum2_0_V_1_fu_886));
        sum2_0_V_3147_v_fu_15176_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum2_0_V_3147_v_v_reg_28039),32));

    sum2_0_V_3147_v_v_fu_11521_p0 <= arr2_V_0_0_s_fu_11448_p3;
    sum2_0_V_3147_v_v_fu_11521_p1 <= sum2_0_V_3147_v_v_v_1_fu_11517_p1(9 - 1 downto 0);
    sum2_0_V_3147_v_v_fu_11521_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(sum2_0_V_3147_v_v_fu_11521_p0) * signed(sum2_0_V_3147_v_v_fu_11521_p1))), 16));
        sum2_0_V_3147_v_v_v_1_fu_11517_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum2_0_V_3147_v_v_v_fu_11511_p3),16));

    sum2_0_V_3147_v_v_v_fu_11511_p3 <= 
        lhs_V_20_cast_fu_11471_p1 when (wts_flag_reg_25745(0) = '1') else 
        p_01763_0_i_cast_reg_26151;
    sum2_0_V_3_fu_16281_p3 <= 
        ap_const_lv16_0 when (tmp_122_reg_26509_pp0_iter3_reg(0) = '1') else 
        sum2_0_V_6150_v_reg_28214;
        sum2_0_V_5149_cast_fu_16287_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum2_0_V_3_fu_16281_p3),32));

    sum2_0_V_6150_v_fu_13351_p0 <= sum1_0_V_6_v_v_cast_fu_13317_p1(9 - 1 downto 0);
    sum2_0_V_6150_v_fu_13351_p1 <= iBuff1_0_V_q1;
    sum2_0_V_6150_v_fu_13351_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(sum2_0_V_6150_v_fu_13351_p0) * signed(sum2_0_V_6150_v_fu_13351_p1))), 16));
    sum2_0_V_6_fu_20690_p2 <= std_logic_vector(signed(sum2_0_V_11_v_fu_20687_p1) + signed(sum2_0_V_4_fu_1666));
    sum2_0_V_8_fu_21807_p3 <= 
        ap_const_lv16_0 when (tmp_155_reg_30386_pp1_iter3_reg(0) = '1') else 
        sum2_0_V_14_v_reg_31125;
    sum2_0_V_fu_502 <= ap_const_lv32_0;
        sum2_10_V_13_cast_fu_22607_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum2_10_V_s_fu_22600_p3),32));

    sum2_10_V_4_fu_15545_p3 <= 
        sum2_10_V_2_fu_926 when (wts_flag_reg_25745(0) = '1') else 
        grp_fu_23477_p3;
        sum2_10_V_5_cast_fu_17204_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum2_10_V_5_reg_28519),32));

    sum2_10_V_5_fu_14504_p3 <= 
        ap_const_lv16_0 when (tmp_93_reg_27384(0) = '1') else 
        r_V_18_s_fu_14483_p2;
    sum2_10_V_7_fu_21113_p3 <= 
        sum2_10_V_6_fu_1706 when (wts_flag_reg_25745(0) = '1') else 
        grp_fu_23700_p3;
    sum2_10_V_fu_542 <= ap_const_lv32_0;
    sum2_10_V_s_fu_22600_p3 <= 
        ap_const_lv16_0 when (tmp_102_reg_31347(0) = '1') else 
        r_V_22_s_fu_22576_p2;
        sum2_11_V_13_cast_fu_22699_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum2_11_V_s_fu_22692_p3),32));

    sum2_11_V_4_fu_15581_p3 <= 
        sum2_11_V_2_fu_930 when (wts_flag_reg_25745(0) = '1') else 
        grp_fu_23509_p3;
        sum2_11_V_5_cast_fu_17276_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum2_11_V_5_reg_28549),32));

    sum2_11_V_5_fu_14616_p3 <= 
        ap_const_lv16_0 when (tmp_95_reg_27436(0) = '1') else 
        r_V_18_1_fu_14595_p2;
    sum2_11_V_7_fu_21155_p3 <= 
        sum2_11_V_6_fu_1710 when (wts_flag_reg_25745(0) = '1') else 
        grp_fu_23716_p3;
    sum2_11_V_fu_546 <= ap_const_lv32_0;
    sum2_11_V_s_fu_22692_p3 <= 
        ap_const_lv16_0 when (tmp_105_reg_31373(0) = '1') else 
        r_V_22_1_fu_22668_p2;
        sum2_12_V_13_cast_fu_22791_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum2_12_V_s_fu_22784_p3),32));

    sum2_12_V_4_fu_15617_p3 <= 
        sum2_12_V_2_fu_934 when (wts_flag_reg_25745(0) = '1') else 
        grp_fu_23541_p3;
        sum2_12_V_5_cast_fu_17348_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum2_12_V_5_reg_28579),32));

    sum2_12_V_5_fu_14728_p3 <= 
        ap_const_lv16_0 when (tmp_98_reg_27488(0) = '1') else 
        r_V_18_2_fu_14707_p2;
    sum2_12_V_7_fu_21197_p3 <= 
        sum2_12_V_6_fu_1714 when (wts_flag_reg_25745(0) = '1') else 
        grp_fu_23732_p3;
    sum2_12_V_fu_550 <= ap_const_lv32_0;
    sum2_12_V_s_fu_22784_p3 <= 
        ap_const_lv16_0 when (tmp_108_reg_31399(0) = '1') else 
        r_V_22_2_fu_22760_p2;
        sum2_13_V_13_cast_fu_22883_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum2_13_V_s_fu_22876_p3),32));

    sum2_13_V_4_fu_15653_p3 <= 
        sum2_13_V_2_fu_938 when (wts_flag_reg_25745(0) = '1') else 
        grp_fu_23573_p3;
        sum2_13_V_5_cast_fu_17420_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum2_13_V_5_reg_28609),32));

    sum2_13_V_5_fu_14840_p3 <= 
        ap_const_lv16_0 when (tmp_101_reg_27540(0) = '1') else 
        r_V_18_3_fu_14819_p2;
    sum2_13_V_7_fu_21239_p3 <= 
        sum2_13_V_6_fu_1718 when (wts_flag_reg_25745(0) = '1') else 
        grp_fu_23748_p3;
    sum2_13_V_fu_554 <= ap_const_lv32_0;
    sum2_13_V_s_fu_22876_p3 <= 
        ap_const_lv16_0 when (tmp_109_reg_31425(0) = '1') else 
        r_V_22_3_fu_22852_p2;
        sum2_14_V_13_cast_fu_22975_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum2_14_V_s_fu_22968_p3),32));

    sum2_14_V_4_fu_15689_p3 <= 
        sum2_14_V_2_fu_942 when (wts_flag_reg_25745(0) = '1') else 
        grp_fu_23605_p3;
        sum2_14_V_5_cast_fu_17492_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum2_14_V_5_reg_28639),32));

    sum2_14_V_5_fu_14952_p3 <= 
        ap_const_lv16_0 when (tmp_104_reg_27592(0) = '1') else 
        r_V_18_4_fu_14931_p2;
    sum2_14_V_7_fu_21281_p3 <= 
        sum2_14_V_6_fu_1722 when (wts_flag_reg_25745(0) = '1') else 
        grp_fu_23764_p3;
    sum2_14_V_fu_558 <= ap_const_lv32_0;
    sum2_14_V_s_fu_22968_p3 <= 
        ap_const_lv16_0 when (tmp_110_reg_31451(0) = '1') else 
        r_V_22_4_fu_22944_p2;
        sum2_15_V_13_cast_fu_23072_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum2_15_V_s_fu_23065_p3),32));

    sum2_15_V_4_fu_15725_p3 <= 
        sum2_15_V_3_fu_946 when (wts_flag_reg_25745(0) = '1') else 
        grp_fu_23637_p3;
        sum2_15_V_5_cast_fu_17574_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum2_15_V_5_reg_28669),32));

    sum2_15_V_5_fu_15064_p3 <= 
        ap_const_lv16_0 when (tmp_107_reg_27644(0) = '1') else 
        r_V_18_5_fu_15043_p2;
    sum2_15_V_7_fu_21323_p3 <= 
        sum2_15_V_6_fu_1726 when (wts_flag_reg_25745(0) = '1') else 
        grp_fu_23780_p3;
    sum2_15_V_fu_562 <= ap_const_lv32_0;
    sum2_15_V_s_fu_23065_p3 <= 
        ap_const_lv16_0 when (tmp_111_reg_31477(0) = '1') else 
        r_V_22_5_fu_23041_p2;
        sum2_1_V_11_v_fu_20729_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum2_1_V_11_v_v_reg_31045),32));

    sum2_1_V_11_v_v_fu_19945_p0 <= arr2_V_1_3_s_fu_19841_p3;
    sum2_1_V_11_v_v_fu_19945_p1 <= sum2_1_V_11_v_v_v_fu_19935_p3;
    sum2_1_V_11_v_v_fu_19945_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(sum2_1_V_11_v_v_fu_19945_p0) * signed(sum2_1_V_11_v_v_fu_19945_p1))), 16));
    sum2_1_V_11_v_v_v_fu_19935_p3 <= 
        lhs_V_14_1_cast_fu_19919_p1 when (wts_flag_reg_25745(0) = '1') else 
        p_01763_0_i_cast_reg_26151;
        sum2_1_V_13_cast_fu_21887_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum2_1_V_8_fu_21881_p3),32));

    sum2_1_V_14_v_fu_20345_p0 <= sum2_1_V_14_v_v_fu_20335_p3;
    sum2_1_V_14_v_fu_20345_p1 <= iBuff1_1_V_q0;
    sum2_1_V_14_v_fu_20345_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(sum2_1_V_14_v_fu_20345_p0) * signed(sum2_1_V_14_v_fu_20345_p1))), 16));
    sum2_1_V_14_v_v_fu_20335_p3 <= 
        lhs_V_8_1_cast_fu_20319_p1 when (wts_flag_reg_25745(0) = '1') else 
        p_01763_0_i_cast_reg_26151;
    sum2_1_V_2_fu_15215_p2 <= std_logic_vector(signed(sum2_1_V_3155_v_fu_15212_p1) + signed(sum2_1_V_1_fu_890));
        sum2_1_V_3155_v_fu_15212_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum2_1_V_3155_v_v_reg_28059),32));

    sum2_1_V_3155_v_v_fu_11645_p0 <= arr2_V_1_0_s_fu_11441_p3;
    sum2_1_V_3155_v_v_fu_11645_p1 <= sum2_1_V_3155_v_v_v_1_fu_11641_p1(9 - 1 downto 0);
    sum2_1_V_3155_v_v_fu_11645_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(sum2_1_V_3155_v_v_fu_11645_p0) * signed(sum2_1_V_3155_v_v_fu_11645_p1))), 16));
        sum2_1_V_3155_v_v_v_1_fu_11641_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum2_1_V_3155_v_v_v_fu_11635_p3),16));

    sum2_1_V_3155_v_v_v_fu_11635_p3 <= 
        lhs_V_12_1_cast_fu_11595_p1 when (wts_flag_reg_25745(0) = '1') else 
        p_01763_0_i_cast_reg_26151;
    sum2_1_V_3_fu_16381_p3 <= 
        ap_const_lv16_0 when (tmp_122_reg_26509_pp0_iter3_reg(0) = '1') else 
        sum2_1_V_6158_v_reg_28244;
        sum2_1_V_5157_cast_fu_16387_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum2_1_V_3_fu_16381_p3),32));

    sum2_1_V_6158_v_fu_13467_p0 <= sum1_1_V_6_v_v_cast_fu_13433_p1(9 - 1 downto 0);
    sum2_1_V_6158_v_fu_13467_p1 <= iBuff1_1_V_q1;
    sum2_1_V_6158_v_fu_13467_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(sum2_1_V_6158_v_fu_13467_p0) * signed(sum2_1_V_6158_v_fu_13467_p1))), 16));
    sum2_1_V_6_fu_20732_p2 <= std_logic_vector(signed(sum2_1_V_11_v_fu_20729_p1) + signed(sum2_1_V_5_fu_1670));
    sum2_1_V_8_fu_21881_p3 <= 
        ap_const_lv16_0 when (tmp_155_reg_30386_pp1_iter3_reg(0) = '1') else 
        sum2_1_V_14_v_reg_31145;
    sum2_1_V_fu_506 <= ap_const_lv32_0;
        sum2_2_V_11_v_fu_20771_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum2_2_V_11_v_v_reg_31055),32));

    sum2_2_V_11_v_v_fu_19993_p0 <= arr2_V_2_3_s_fu_19834_p3;
    sum2_2_V_11_v_v_fu_19993_p1 <= sum2_2_V_11_v_v_v_fu_19983_p3;
    sum2_2_V_11_v_v_fu_19993_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(sum2_2_V_11_v_v_fu_19993_p0) * signed(sum2_2_V_11_v_v_fu_19993_p1))), 16));
    sum2_2_V_11_v_v_v_fu_19983_p3 <= 
        lhs_V_14_2_cast_fu_19967_p1 when (wts_flag_reg_25745(0) = '1') else 
        p_01763_0_i_cast_reg_26151;
        sum2_2_V_13_cast_fu_21961_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum2_2_V_8_fu_21955_p3),32));

    sum2_2_V_14_v_fu_20393_p0 <= sum2_2_V_14_v_v_fu_20383_p3;
    sum2_2_V_14_v_fu_20393_p1 <= iBuff1_2_V_q0;
    sum2_2_V_14_v_fu_20393_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(sum2_2_V_14_v_fu_20393_p0) * signed(sum2_2_V_14_v_fu_20393_p1))), 16));
    sum2_2_V_14_v_v_fu_20383_p3 <= 
        lhs_V_8_2_cast_fu_20367_p1 when (wts_flag_reg_25745(0) = '1') else 
        p_01763_0_i_cast_reg_26151;
    sum2_2_V_2_fu_15251_p2 <= std_logic_vector(signed(sum2_2_V_3163_v_fu_15248_p1) + signed(sum2_2_V_1_fu_894));
        sum2_2_V_3163_v_fu_15248_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum2_2_V_3163_v_v_reg_28079),32));

    sum2_2_V_3163_v_v_fu_11769_p0 <= arr2_V_2_0_s_fu_11434_p3;
    sum2_2_V_3163_v_v_fu_11769_p1 <= sum2_2_V_3163_v_v_v_1_fu_11765_p1(9 - 1 downto 0);
    sum2_2_V_3163_v_v_fu_11769_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(sum2_2_V_3163_v_v_fu_11769_p0) * signed(sum2_2_V_3163_v_v_fu_11769_p1))), 16));
        sum2_2_V_3163_v_v_v_1_fu_11765_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum2_2_V_3163_v_v_v_fu_11759_p3),16));

    sum2_2_V_3163_v_v_v_fu_11759_p3 <= 
        lhs_V_12_2_cast_fu_11719_p1 when (wts_flag_reg_25745(0) = '1') else 
        p_01763_0_i_cast_reg_26151;
    sum2_2_V_4_fu_16481_p3 <= 
        ap_const_lv16_0 when (tmp_122_reg_26509_pp0_iter3_reg(0) = '1') else 
        sum2_2_V_6166_v_reg_28274;
        sum2_2_V_5165_cast_fu_16487_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum2_2_V_4_fu_16481_p3),32));

    sum2_2_V_6166_v_fu_13583_p0 <= sum1_2_V_6_v_v_cast_fu_13549_p1(9 - 1 downto 0);
    sum2_2_V_6166_v_fu_13583_p1 <= iBuff1_2_V_q1;
    sum2_2_V_6166_v_fu_13583_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(sum2_2_V_6166_v_fu_13583_p0) * signed(sum2_2_V_6166_v_fu_13583_p1))), 16));
    sum2_2_V_6_fu_20774_p2 <= std_logic_vector(signed(sum2_2_V_11_v_fu_20771_p1) + signed(sum2_2_V_5_fu_1674));
    sum2_2_V_8_fu_21955_p3 <= 
        ap_const_lv16_0 when (tmp_155_reg_30386_pp1_iter3_reg(0) = '1') else 
        sum2_2_V_14_v_reg_31165;
    sum2_2_V_fu_510 <= ap_const_lv32_0;
        sum2_3_V_11_v_fu_20813_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum2_3_V_11_v_v_reg_31065),32));

    sum2_3_V_11_v_v_fu_20041_p0 <= arr2_V_3_3_s_fu_19827_p3;
    sum2_3_V_11_v_v_fu_20041_p1 <= sum2_3_V_11_v_v_v_fu_20031_p3;
    sum2_3_V_11_v_v_fu_20041_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(sum2_3_V_11_v_v_fu_20041_p0) * signed(sum2_3_V_11_v_v_fu_20041_p1))), 16));
    sum2_3_V_11_v_v_v_fu_20031_p3 <= 
        lhs_V_14_3_cast_fu_20015_p1 when (wts_flag_reg_25745(0) = '1') else 
        p_01763_0_i_cast_reg_26151;
        sum2_3_V_13_cast_fu_22035_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum2_3_V_8_fu_22029_p3),32));

    sum2_3_V_14_v_fu_20441_p0 <= sum2_3_V_14_v_v_fu_20431_p3;
    sum2_3_V_14_v_fu_20441_p1 <= iBuff1_3_V_q0;
    sum2_3_V_14_v_fu_20441_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(sum2_3_V_14_v_fu_20441_p0) * signed(sum2_3_V_14_v_fu_20441_p1))), 16));
    sum2_3_V_14_v_v_fu_20431_p3 <= 
        lhs_V_8_3_cast_fu_20415_p1 when (wts_flag_reg_25745(0) = '1') else 
        p_01763_0_i_cast_reg_26151;
    sum2_3_V_2_fu_15287_p2 <= std_logic_vector(signed(sum2_3_V_3171_v_fu_15284_p1) + signed(sum2_3_V_1_fu_898));
        sum2_3_V_3171_v_fu_15284_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum2_3_V_3171_v_v_reg_28099),32));

    sum2_3_V_3171_v_v_fu_11893_p0 <= arr2_V_3_0_s_fu_11427_p3;
    sum2_3_V_3171_v_v_fu_11893_p1 <= sum2_3_V_3171_v_v_v_1_fu_11889_p1(9 - 1 downto 0);
    sum2_3_V_3171_v_v_fu_11893_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(sum2_3_V_3171_v_v_fu_11893_p0) * signed(sum2_3_V_3171_v_v_fu_11893_p1))), 16));
        sum2_3_V_3171_v_v_v_1_fu_11889_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum2_3_V_3171_v_v_v_fu_11883_p3),16));

    sum2_3_V_3171_v_v_v_fu_11883_p3 <= 
        lhs_V_12_3_cast_fu_11843_p1 when (wts_flag_reg_25745(0) = '1') else 
        p_01763_0_i_cast_reg_26151;
        sum2_3_V_5173_cast_fu_16587_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum2_3_V_5_fu_16581_p3),32));

    sum2_3_V_5_fu_16581_p3 <= 
        ap_const_lv16_0 when (tmp_122_reg_26509_pp0_iter3_reg(0) = '1') else 
        sum2_3_V_6174_v_reg_28304;
    sum2_3_V_6174_v_fu_13699_p0 <= sum1_3_V_6_v_v_cast_fu_13665_p1(9 - 1 downto 0);
    sum2_3_V_6174_v_fu_13699_p1 <= iBuff1_3_V_q1;
    sum2_3_V_6174_v_fu_13699_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(sum2_3_V_6174_v_fu_13699_p0) * signed(sum2_3_V_6174_v_fu_13699_p1))), 16));
    sum2_3_V_6_fu_20816_p2 <= std_logic_vector(signed(sum2_3_V_11_v_fu_20813_p1) + signed(sum2_3_V_4_fu_1678));
    sum2_3_V_8_fu_22029_p3 <= 
        ap_const_lv16_0 when (tmp_155_reg_30386_pp1_iter3_reg(0) = '1') else 
        sum2_3_V_14_v_reg_31185;
    sum2_3_V_fu_514 <= ap_const_lv32_0;
        sum2_4_V_11_v_fu_20855_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum2_4_V_11_v_v_reg_31075),32));

    sum2_4_V_11_v_v_fu_20089_p0 <= arr2_V_4_3_s_fu_19820_p3;
    sum2_4_V_11_v_v_fu_20089_p1 <= sum2_4_V_11_v_v_v_fu_20079_p3;
    sum2_4_V_11_v_v_fu_20089_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(sum2_4_V_11_v_v_fu_20089_p0) * signed(sum2_4_V_11_v_v_fu_20089_p1))), 16));
    sum2_4_V_11_v_v_v_fu_20079_p3 <= 
        lhs_V_14_4_cast_fu_20063_p1 when (wts_flag_reg_25745(0) = '1') else 
        p_01763_0_i_cast_reg_26151;
        sum2_4_V_13_cast_fu_22109_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum2_4_V_8_fu_22103_p3),32));

    sum2_4_V_14_v_fu_20489_p0 <= sum2_4_V_14_v_v_fu_20479_p3;
    sum2_4_V_14_v_fu_20489_p1 <= iBuff1_4_V_q0;
    sum2_4_V_14_v_fu_20489_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(sum2_4_V_14_v_fu_20489_p0) * signed(sum2_4_V_14_v_fu_20489_p1))), 16));
    sum2_4_V_14_v_v_fu_20479_p3 <= 
        lhs_V_8_4_cast_fu_20463_p1 when (wts_flag_reg_25745(0) = '1') else 
        p_01763_0_i_cast_reg_26151;
    sum2_4_V_2_fu_15323_p2 <= std_logic_vector(signed(sum2_4_V_3179_v_fu_15320_p1) + signed(sum2_4_V_1_fu_902));
        sum2_4_V_3179_v_fu_15320_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum2_4_V_3179_v_v_reg_28119),32));

    sum2_4_V_3179_v_v_fu_12017_p0 <= arr2_V_4_0_s_fu_11420_p3;
    sum2_4_V_3179_v_v_fu_12017_p1 <= sum2_4_V_3179_v_v_v_1_fu_12013_p1(9 - 1 downto 0);
    sum2_4_V_3179_v_v_fu_12017_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(sum2_4_V_3179_v_v_fu_12017_p0) * signed(sum2_4_V_3179_v_v_fu_12017_p1))), 16));
        sum2_4_V_3179_v_v_v_1_fu_12013_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum2_4_V_3179_v_v_v_fu_12007_p3),16));

    sum2_4_V_3179_v_v_v_fu_12007_p3 <= 
        lhs_V_12_4_cast_fu_11967_p1 when (wts_flag_reg_25745(0) = '1') else 
        p_01763_0_i_cast_reg_26151;
        sum2_4_V_5181_cast_fu_16687_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum2_4_V_6_fu_16681_p3),32));

    sum2_4_V_5_fu_20858_p2 <= std_logic_vector(signed(sum2_4_V_11_v_fu_20855_p1) + signed(sum2_4_V_4_fu_1682));
    sum2_4_V_6182_v_fu_13815_p0 <= sum1_4_V_6_v_v_cast_fu_13781_p1(9 - 1 downto 0);
    sum2_4_V_6182_v_fu_13815_p1 <= iBuff1_4_V_q1;
    sum2_4_V_6182_v_fu_13815_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(sum2_4_V_6182_v_fu_13815_p0) * signed(sum2_4_V_6182_v_fu_13815_p1))), 16));
    sum2_4_V_6_fu_16681_p3 <= 
        ap_const_lv16_0 when (tmp_122_reg_26509_pp0_iter3_reg(0) = '1') else 
        sum2_4_V_6182_v_reg_28334;
    sum2_4_V_8_fu_22103_p3 <= 
        ap_const_lv16_0 when (tmp_155_reg_30386_pp1_iter3_reg(0) = '1') else 
        sum2_4_V_14_v_reg_31205;
    sum2_4_V_fu_518 <= ap_const_lv32_0;
        sum2_5_V_11_v_fu_20897_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum2_5_V_11_v_v_reg_31085),32));

    sum2_5_V_11_v_v_fu_20137_p0 <= arr2_V_5_3_s_fu_19813_p3;
    sum2_5_V_11_v_v_fu_20137_p1 <= sum2_5_V_11_v_v_v_fu_20127_p3;
    sum2_5_V_11_v_v_fu_20137_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(sum2_5_V_11_v_v_fu_20137_p0) * signed(sum2_5_V_11_v_v_fu_20137_p1))), 16));
    sum2_5_V_11_v_v_v_fu_20127_p3 <= 
        lhs_V_14_5_cast_fu_20111_p1 when (wts_flag_reg_25745(0) = '1') else 
        p_01763_0_i_cast_reg_26151;
        sum2_5_V_13_cast_fu_22183_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum2_5_V_8_fu_22177_p3),32));

    sum2_5_V_14_v_fu_20537_p0 <= sum2_5_V_14_v_v_fu_20527_p3;
    sum2_5_V_14_v_fu_20537_p1 <= iBuff1_5_V_q0;
    sum2_5_V_14_v_fu_20537_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(sum2_5_V_14_v_fu_20537_p0) * signed(sum2_5_V_14_v_fu_20537_p1))), 16));
    sum2_5_V_14_v_v_fu_20527_p3 <= 
        lhs_V_8_5_cast_fu_20511_p1 when (wts_flag_reg_25745(0) = '1') else 
        p_01763_0_i_cast_reg_26151;
    sum2_5_V_2_fu_15359_p2 <= std_logic_vector(signed(sum2_5_V_3187_v_fu_15356_p1) + signed(sum2_5_V_1_fu_906));
        sum2_5_V_3187_v_fu_15356_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum2_5_V_3187_v_v_reg_28139),32));

    sum2_5_V_3187_v_v_fu_12141_p0 <= arr2_V_5_0_s_fu_11413_p3;
    sum2_5_V_3187_v_v_fu_12141_p1 <= sum2_5_V_3187_v_v_v_1_fu_12137_p1(9 - 1 downto 0);
    sum2_5_V_3187_v_v_fu_12141_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(sum2_5_V_3187_v_v_fu_12141_p0) * signed(sum2_5_V_3187_v_v_fu_12141_p1))), 16));
        sum2_5_V_3187_v_v_v_1_fu_12137_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum2_5_V_3187_v_v_v_fu_12131_p3),16));

    sum2_5_V_3187_v_v_v_fu_12131_p3 <= 
        lhs_V_12_5_cast_fu_12091_p1 when (wts_flag_reg_25745(0) = '1') else 
        p_01763_0_i_cast_reg_26151;
        sum2_5_V_5189_cast_fu_16787_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum2_5_V_6_fu_16781_p3),32));

    sum2_5_V_5_fu_20900_p2 <= std_logic_vector(signed(sum2_5_V_11_v_fu_20897_p1) + signed(sum2_5_V_4_fu_1686));
    sum2_5_V_6190_v_fu_13931_p0 <= sum1_5_V_6_v_v_cast_fu_13897_p1(9 - 1 downto 0);
    sum2_5_V_6190_v_fu_13931_p1 <= iBuff1_5_V_q1;
    sum2_5_V_6190_v_fu_13931_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(sum2_5_V_6190_v_fu_13931_p0) * signed(sum2_5_V_6190_v_fu_13931_p1))), 16));
    sum2_5_V_6_fu_16781_p3 <= 
        ap_const_lv16_0 when (tmp_122_reg_26509_pp0_iter3_reg(0) = '1') else 
        sum2_5_V_6190_v_reg_28364;
    sum2_5_V_8_fu_22177_p3 <= 
        ap_const_lv16_0 when (tmp_155_reg_30386_pp1_iter3_reg(0) = '1') else 
        sum2_5_V_14_v_reg_31225;
    sum2_5_V_fu_522 <= ap_const_lv32_0;
        sum2_6_V_11_v_fu_20939_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum2_6_V_11_v_v_reg_31095),32));

    sum2_6_V_11_v_v_fu_20185_p0 <= arr2_V_6_3_s_fu_19806_p3;
    sum2_6_V_11_v_v_fu_20185_p1 <= sum2_6_V_11_v_v_v_fu_20175_p3;
    sum2_6_V_11_v_v_fu_20185_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(sum2_6_V_11_v_v_fu_20185_p0) * signed(sum2_6_V_11_v_v_fu_20185_p1))), 16));
    sum2_6_V_11_v_v_v_fu_20175_p3 <= 
        lhs_V_14_6_cast_fu_20159_p1 when (wts_flag_reg_25745(0) = '1') else 
        p_01763_0_i_cast_reg_26151;
        sum2_6_V_13_cast_fu_22257_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum2_6_V_8_fu_22251_p3),32));

    sum2_6_V_14_v_fu_20585_p0 <= sum2_6_V_14_v_v_fu_20575_p3;
    sum2_6_V_14_v_fu_20585_p1 <= iBuff1_6_V_q0;
    sum2_6_V_14_v_fu_20585_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(sum2_6_V_14_v_fu_20585_p0) * signed(sum2_6_V_14_v_fu_20585_p1))), 16));
    sum2_6_V_14_v_v_fu_20575_p3 <= 
        lhs_V_8_6_cast_fu_20559_p1 when (wts_flag_reg_25745(0) = '1') else 
        p_01763_0_i_cast_reg_26151;
    sum2_6_V_2_fu_15395_p2 <= std_logic_vector(signed(sum2_6_V_3195_v_fu_15392_p1) + signed(sum2_6_V_1_fu_910));
        sum2_6_V_3195_v_fu_15392_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum2_6_V_3195_v_v_reg_28159),32));

    sum2_6_V_3195_v_v_fu_12265_p0 <= arr2_V_6_0_s_fu_11406_p3;
    sum2_6_V_3195_v_v_fu_12265_p1 <= sum2_6_V_3195_v_v_v_1_fu_12261_p1(9 - 1 downto 0);
    sum2_6_V_3195_v_v_fu_12265_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(sum2_6_V_3195_v_v_fu_12265_p0) * signed(sum2_6_V_3195_v_v_fu_12265_p1))), 16));
        sum2_6_V_3195_v_v_v_1_fu_12261_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum2_6_V_3195_v_v_v_fu_12255_p3),16));

    sum2_6_V_3195_v_v_v_fu_12255_p3 <= 
        lhs_V_12_6_cast_fu_12215_p1 when (wts_flag_reg_25745(0) = '1') else 
        p_01763_0_i_cast_reg_26151;
        sum2_6_V_5197_cast_fu_16887_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum2_6_V_6_fu_16881_p3),32));

    sum2_6_V_5_fu_20942_p2 <= std_logic_vector(signed(sum2_6_V_11_v_fu_20939_p1) + signed(sum2_6_V_4_fu_1690));
    sum2_6_V_6198_v_fu_14047_p0 <= sum1_6_V_6_v_v_cast_fu_14013_p1(9 - 1 downto 0);
    sum2_6_V_6198_v_fu_14047_p1 <= iBuff1_6_V_q1;
    sum2_6_V_6198_v_fu_14047_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(sum2_6_V_6198_v_fu_14047_p0) * signed(sum2_6_V_6198_v_fu_14047_p1))), 16));
    sum2_6_V_6_fu_16881_p3 <= 
        ap_const_lv16_0 when (tmp_122_reg_26509_pp0_iter3_reg(0) = '1') else 
        sum2_6_V_6198_v_reg_28394;
    sum2_6_V_8_fu_22251_p3 <= 
        ap_const_lv16_0 when (tmp_155_reg_30386_pp1_iter3_reg(0) = '1') else 
        sum2_6_V_14_v_reg_31245;
    sum2_6_V_fu_526 <= ap_const_lv32_0;
        sum2_7_V_11_v_fu_20981_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum2_7_V_11_v_v_reg_31105),32));

    sum2_7_V_11_v_v_fu_20233_p0 <= arr2_V_7_3_s_fu_19799_p3;
    sum2_7_V_11_v_v_fu_20233_p1 <= sum2_7_V_11_v_v_v_fu_20223_p3;
    sum2_7_V_11_v_v_fu_20233_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(sum2_7_V_11_v_v_fu_20233_p0) * signed(sum2_7_V_11_v_v_fu_20233_p1))), 16));
    sum2_7_V_11_v_v_v_fu_20223_p3 <= 
        lhs_V_14_7_cast_fu_20207_p1 when (wts_flag_reg_25745(0) = '1') else 
        p_01763_0_i_cast_reg_26151;
        sum2_7_V_13_cast_fu_22331_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum2_7_V_8_fu_22325_p3),32));

    sum2_7_V_14_v_fu_20633_p0 <= sum2_7_V_14_v_v_fu_20623_p3;
    sum2_7_V_14_v_fu_20633_p1 <= iBuff1_7_V_q0;
    sum2_7_V_14_v_fu_20633_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(sum2_7_V_14_v_fu_20633_p0) * signed(sum2_7_V_14_v_fu_20633_p1))), 16));
    sum2_7_V_14_v_v_fu_20623_p3 <= 
        lhs_V_8_7_cast_fu_20607_p1 when (wts_flag_reg_25745(0) = '1') else 
        p_01763_0_i_cast_reg_26151;
    sum2_7_V_2_fu_15431_p2 <= std_logic_vector(signed(sum2_7_V_3203_v_fu_15428_p1) + signed(sum2_7_V_1_fu_914));
        sum2_7_V_3203_v_fu_15428_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum2_7_V_3203_v_v_reg_28179),32));

    sum2_7_V_3203_v_v_fu_12389_p0 <= arr2_V_7_0_s_fu_11399_p3;
    sum2_7_V_3203_v_v_fu_12389_p1 <= sum2_7_V_3203_v_v_v_1_fu_12385_p1(9 - 1 downto 0);
    sum2_7_V_3203_v_v_fu_12389_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(sum2_7_V_3203_v_v_fu_12389_p0) * signed(sum2_7_V_3203_v_v_fu_12389_p1))), 16));
        sum2_7_V_3203_v_v_v_1_fu_12385_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum2_7_V_3203_v_v_v_fu_12379_p3),16));

    sum2_7_V_3203_v_v_v_fu_12379_p3 <= 
        lhs_V_12_7_cast_fu_12339_p1 when (wts_flag_reg_25745(0) = '1') else 
        p_01763_0_i_cast_reg_26151;
        sum2_7_V_5205_cast_fu_16987_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum2_7_V_6_fu_16981_p3),32));

    sum2_7_V_5_fu_20984_p2 <= std_logic_vector(signed(sum2_7_V_11_v_fu_20981_p1) + signed(sum2_7_V_4_fu_1694));
    sum2_7_V_6206_v_fu_14163_p0 <= sum1_7_V_6_v_v_cast_fu_14129_p1(9 - 1 downto 0);
    sum2_7_V_6206_v_fu_14163_p1 <= iBuff1_7_V_q1;
    sum2_7_V_6206_v_fu_14163_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(sum2_7_V_6206_v_fu_14163_p0) * signed(sum2_7_V_6206_v_fu_14163_p1))), 16));
    sum2_7_V_6_fu_16981_p3 <= 
        ap_const_lv16_0 when (tmp_122_reg_26509_pp0_iter3_reg(0) = '1') else 
        sum2_7_V_6206_v_reg_28424;
    sum2_7_V_8_fu_22325_p3 <= 
        ap_const_lv16_0 when (tmp_155_reg_30386_pp1_iter3_reg(0) = '1') else 
        sum2_7_V_14_v_reg_31265;
    sum2_7_V_fu_530 <= ap_const_lv32_0;
        sum2_8_V_13_cast_fu_22423_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum2_8_V_s_fu_22416_p3),32));

    sum2_8_V_4_fu_15473_p3 <= 
        sum2_8_V_2_fu_918 when (wts_flag_reg_25745(0) = '1') else 
        grp_fu_23413_p3;
        sum2_8_V_5_cast_fu_17060_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum2_8_V_5_reg_28459),32));

    sum2_8_V_5_fu_14280_p3 <= 
        ap_const_lv16_0 when (tmp_89_reg_27280(0) = '1') else 
        r_V_18_8_fu_14259_p2;
    sum2_8_V_7_fu_21029_p3 <= 
        sum2_8_V_6_fu_1698 when (wts_flag_reg_25745(0) = '1') else 
        grp_fu_23668_p3;
    sum2_8_V_fu_534 <= ap_const_lv32_0;
    sum2_8_V_s_fu_22416_p3 <= 
        ap_const_lv16_0 when (tmp_96_reg_31295(0) = '1') else 
        r_V_22_8_fu_22392_p2;
        sum2_9_V_13_cast_fu_22515_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum2_9_V_s_fu_22508_p3),32));

    sum2_9_V_4_fu_15509_p3 <= 
        sum2_9_V_2_fu_922 when (wts_flag_reg_25745(0) = '1') else 
        grp_fu_23445_p3;
        sum2_9_V_5_cast_fu_17132_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum2_9_V_5_reg_28489),32));

    sum2_9_V_5_fu_14392_p3 <= 
        ap_const_lv16_0 when (tmp_91_reg_27332(0) = '1') else 
        r_V_18_9_fu_14371_p2;
    sum2_9_V_7_fu_21071_p3 <= 
        sum2_9_V_6_fu_1702 when (wts_flag_reg_25745(0) = '1') else 
        grp_fu_23684_p3;
    sum2_9_V_fu_538 <= ap_const_lv32_0;
    sum2_9_V_s_fu_22508_p3 <= 
        ap_const_lv16_0 when (tmp_99_reg_31321(0) = '1') else 
        r_V_22_9_fu_22484_p2;
    sum3_0_V_2_fu_15170_p2 <= std_logic_vector(signed(sum3_0_V_3339_v_fu_15167_p1) + signed(sum3_0_V_1_fu_1278));
        sum3_0_V_3339_v_fu_15167_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum3_0_V_3339_v_v_reg_28034),32));

    sum3_0_V_3339_v_v_fu_11505_p0 <= arr3_V_0_0_s_fu_11112_p3;
    sum3_0_V_3339_v_v_fu_11505_p1 <= sum3_0_V_3339_v_v_v_1_fu_11501_p1(9 - 1 downto 0);
    sum3_0_V_3339_v_v_fu_11505_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(sum3_0_V_3339_v_v_fu_11505_p0) * signed(sum3_0_V_3339_v_v_fu_11505_p1))), 16));
        sum3_0_V_3339_v_v_v_1_fu_11501_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum3_0_V_3339_v_v_v_fu_11495_p3),16));

    sum3_0_V_3339_v_v_v_fu_11495_p3 <= 
        lhs_V_21_cast_fu_11483_p1 when (wts_flag_reg_25745(0) = '1') else 
        p_01763_0_i_cast_reg_26151;
        sum3_0_V_5_cast_fu_16257_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum3_0_V_5_fu_16251_p3),32));

    sum3_0_V_5_fu_16251_p3 <= 
        ap_const_lv16_0 when (tmp_121_reg_26449_pp0_iter3_reg(0) = '1') else 
        storemerge12_in_i_reg_28209;
    sum3_0_V_fu_694 <= ap_const_lv32_0;
    sum3_10_V_3_fu_15539_p3 <= 
        sum3_10_V_2_fu_1318 when (wts_flag_reg_25745(0) = '1') else 
        grp_fu_23485_p3;
        sum3_10_V_5_cast_fu_17195_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum3_10_V_5_reg_28504),32));

    sum3_10_V_5_fu_14465_p3 <= 
        ap_const_lv16_0 when (tmp_92_reg_27368(0) = '1') else 
        r_V_11_s_fu_14460_p2;
    sum3_10_V_fu_734 <= ap_const_lv32_0;
    sum3_11_V_3_fu_15575_p3 <= 
        sum3_11_V_2_fu_1322 when (wts_flag_reg_25745(0) = '1') else 
        grp_fu_23517_p3;
        sum3_11_V_5_cast_fu_17267_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum3_11_V_5_reg_28534),32));

    sum3_11_V_5_fu_14577_p3 <= 
        ap_const_lv16_0 when (tmp_94_reg_27420(0) = '1') else 
        r_V_11_1_fu_14572_p2;
    sum3_11_V_fu_738 <= ap_const_lv32_0;
    sum3_12_V_3_fu_15611_p3 <= 
        sum3_12_V_2_fu_1326 when (wts_flag_reg_25745(0) = '1') else 
        grp_fu_23549_p3;
        sum3_12_V_5_cast_fu_17339_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum3_12_V_5_reg_28564),32));

    sum3_12_V_5_fu_14689_p3 <= 
        ap_const_lv16_0 when (tmp_97_reg_27472(0) = '1') else 
        r_V_11_2_fu_14684_p2;
    sum3_12_V_fu_742 <= ap_const_lv32_0;
    sum3_13_V_3_fu_15647_p3 <= 
        sum3_13_V_2_fu_1330 when (wts_flag_reg_25745(0) = '1') else 
        grp_fu_23581_p3;
        sum3_13_V_5_cast_fu_17411_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum3_13_V_5_reg_28594),32));

    sum3_13_V_5_fu_14801_p3 <= 
        ap_const_lv16_0 when (tmp_100_reg_27524(0) = '1') else 
        r_V_11_3_fu_14796_p2;
    sum3_13_V_fu_746 <= ap_const_lv32_0;
    sum3_14_V_3_fu_15683_p3 <= 
        sum3_14_V_2_fu_1334 when (wts_flag_reg_25745(0) = '1') else 
        grp_fu_23613_p3;
        sum3_14_V_5_cast_fu_17483_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum3_14_V_5_reg_28624),32));

    sum3_14_V_5_fu_14913_p3 <= 
        ap_const_lv16_0 when (tmp_103_reg_27576(0) = '1') else 
        r_V_11_4_fu_14908_p2;
    sum3_14_V_fu_750 <= ap_const_lv32_0;
    sum3_15_V_3_fu_15719_p3 <= 
        sum3_15_V_2_fu_1338 when (wts_flag_reg_25745(0) = '1') else 
        grp_fu_23645_p3;
        sum3_15_V_5_cast_fu_17565_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum3_15_V_5_reg_28654),32));

    sum3_15_V_5_fu_15025_p3 <= 
        ap_const_lv16_0 when (tmp_106_reg_27628(0) = '1') else 
        r_V_11_5_fu_15020_p2;
    sum3_15_V_fu_754 <= ap_const_lv32_0;
    sum3_1_V_2_fu_15206_p2 <= std_logic_vector(signed(sum3_1_V_3342_v_fu_15203_p1) + signed(sum3_1_V_1_fu_1282));
        sum3_1_V_3342_v_fu_15203_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum3_1_V_3342_v_v_reg_28054),32));

    sum3_1_V_3342_v_v_fu_11629_p0 <= arr3_V_1_0_s_fu_11105_p3;
    sum3_1_V_3342_v_v_fu_11629_p1 <= sum3_1_V_3342_v_v_v_1_fu_11625_p1(9 - 1 downto 0);
    sum3_1_V_3342_v_v_fu_11629_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(sum3_1_V_3342_v_v_fu_11629_p0) * signed(sum3_1_V_3342_v_v_fu_11629_p1))), 16));
        sum3_1_V_3342_v_v_v_1_fu_11625_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum3_1_V_3342_v_v_v_fu_11619_p3),16));

    sum3_1_V_3342_v_v_v_fu_11619_p3 <= 
        lhs_V_13_1_cast_fu_11607_p1 when (wts_flag_reg_25745(0) = '1') else 
        p_01763_0_i_cast_reg_26151;
        sum3_1_V_5_cast_fu_16357_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum3_1_V_5_fu_16351_p3),32));

    sum3_1_V_5_fu_16351_p3 <= 
        ap_const_lv16_0 when (tmp_121_reg_26449_pp0_iter3_reg(0) = '1') else 
        storemerge12_in_i_1_reg_28239;
    sum3_1_V_fu_698 <= ap_const_lv32_0;
    sum3_2_V_2_fu_15242_p2 <= std_logic_vector(signed(sum3_2_V_3345_v_fu_15239_p1) + signed(sum3_2_V_1_fu_1286));
        sum3_2_V_3345_v_fu_15239_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum3_2_V_3345_v_v_reg_28074),32));

    sum3_2_V_3345_v_v_fu_11753_p0 <= arr3_V_2_0_s_fu_11098_p3;
    sum3_2_V_3345_v_v_fu_11753_p1 <= sum3_2_V_3345_v_v_v_1_fu_11749_p1(9 - 1 downto 0);
    sum3_2_V_3345_v_v_fu_11753_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(sum3_2_V_3345_v_v_fu_11753_p0) * signed(sum3_2_V_3345_v_v_fu_11753_p1))), 16));
        sum3_2_V_3345_v_v_v_1_fu_11749_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum3_2_V_3345_v_v_v_fu_11743_p3),16));

    sum3_2_V_3345_v_v_v_fu_11743_p3 <= 
        lhs_V_13_2_cast_fu_11731_p1 when (wts_flag_reg_25745(0) = '1') else 
        p_01763_0_i_cast_reg_26151;
        sum3_2_V_5_cast_fu_16457_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum3_2_V_5_fu_16451_p3),32));

    sum3_2_V_5_fu_16451_p3 <= 
        ap_const_lv16_0 when (tmp_121_reg_26449_pp0_iter3_reg(0) = '1') else 
        storemerge12_in_i_2_reg_28269;
    sum3_2_V_fu_702 <= ap_const_lv32_0;
    sum3_3_V_2_fu_15278_p2 <= std_logic_vector(signed(sum3_3_V_3348_v_fu_15275_p1) + signed(sum3_3_V_1_fu_1290));
        sum3_3_V_3348_v_fu_15275_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum3_3_V_3348_v_v_reg_28094),32));

    sum3_3_V_3348_v_v_fu_11877_p0 <= arr3_V_3_0_s_fu_11091_p3;
    sum3_3_V_3348_v_v_fu_11877_p1 <= sum3_3_V_3348_v_v_v_1_fu_11873_p1(9 - 1 downto 0);
    sum3_3_V_3348_v_v_fu_11877_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(sum3_3_V_3348_v_v_fu_11877_p0) * signed(sum3_3_V_3348_v_v_fu_11877_p1))), 16));
        sum3_3_V_3348_v_v_v_1_fu_11873_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum3_3_V_3348_v_v_v_fu_11867_p3),16));

    sum3_3_V_3348_v_v_v_fu_11867_p3 <= 
        lhs_V_13_3_cast_fu_11855_p1 when (wts_flag_reg_25745(0) = '1') else 
        p_01763_0_i_cast_reg_26151;
        sum3_3_V_5_cast_fu_16557_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum3_3_V_5_fu_16551_p3),32));

    sum3_3_V_5_fu_16551_p3 <= 
        ap_const_lv16_0 when (tmp_121_reg_26449_pp0_iter3_reg(0) = '1') else 
        storemerge12_in_i_3_reg_28299;
    sum3_3_V_fu_706 <= ap_const_lv32_0;
    sum3_4_V_2_fu_15314_p2 <= std_logic_vector(signed(sum3_4_V_3351_v_fu_15311_p1) + signed(sum3_4_V_1_fu_1294));
        sum3_4_V_3351_v_fu_15311_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum3_4_V_3351_v_v_reg_28114),32));

    sum3_4_V_3351_v_v_fu_12001_p0 <= arr3_V_4_0_s_fu_11084_p3;
    sum3_4_V_3351_v_v_fu_12001_p1 <= sum3_4_V_3351_v_v_v_1_fu_11997_p1(9 - 1 downto 0);
    sum3_4_V_3351_v_v_fu_12001_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(sum3_4_V_3351_v_v_fu_12001_p0) * signed(sum3_4_V_3351_v_v_fu_12001_p1))), 16));
        sum3_4_V_3351_v_v_v_1_fu_11997_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum3_4_V_3351_v_v_v_fu_11991_p3),16));

    sum3_4_V_3351_v_v_v_fu_11991_p3 <= 
        lhs_V_13_4_cast_fu_11979_p1 when (wts_flag_reg_25745(0) = '1') else 
        p_01763_0_i_cast_reg_26151;
        sum3_4_V_5_cast_fu_16657_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum3_4_V_5_fu_16651_p3),32));

    sum3_4_V_5_fu_16651_p3 <= 
        ap_const_lv16_0 when (tmp_121_reg_26449_pp0_iter3_reg(0) = '1') else 
        storemerge12_in_i_4_reg_28329;
    sum3_4_V_fu_710 <= ap_const_lv32_0;
    sum3_5_V_2_fu_15350_p2 <= std_logic_vector(signed(sum3_5_V_3354_v_fu_15347_p1) + signed(sum3_5_V_1_fu_1298));
        sum3_5_V_3354_v_fu_15347_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum3_5_V_3354_v_v_reg_28134),32));

    sum3_5_V_3354_v_v_fu_12125_p0 <= arr3_V_5_0_s_fu_11077_p3;
    sum3_5_V_3354_v_v_fu_12125_p1 <= sum3_5_V_3354_v_v_v_1_fu_12121_p1(9 - 1 downto 0);
    sum3_5_V_3354_v_v_fu_12125_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(sum3_5_V_3354_v_v_fu_12125_p0) * signed(sum3_5_V_3354_v_v_fu_12125_p1))), 16));
        sum3_5_V_3354_v_v_v_1_fu_12121_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum3_5_V_3354_v_v_v_fu_12115_p3),16));

    sum3_5_V_3354_v_v_v_fu_12115_p3 <= 
        lhs_V_13_5_cast_fu_12103_p1 when (wts_flag_reg_25745(0) = '1') else 
        p_01763_0_i_cast_reg_26151;
        sum3_5_V_5_cast_fu_16757_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum3_5_V_5_fu_16751_p3),32));

    sum3_5_V_5_fu_16751_p3 <= 
        ap_const_lv16_0 when (tmp_121_reg_26449_pp0_iter3_reg(0) = '1') else 
        storemerge12_in_i_5_reg_28359;
    sum3_5_V_fu_714 <= ap_const_lv32_0;
    sum3_6_V_2_fu_15386_p2 <= std_logic_vector(signed(sum3_6_V_3357_v_fu_15383_p1) + signed(sum3_6_V_1_fu_1302));
        sum3_6_V_3357_v_fu_15383_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum3_6_V_3357_v_v_reg_28154),32));

    sum3_6_V_3357_v_v_fu_12249_p0 <= arr3_V_6_0_s_fu_11070_p3;
    sum3_6_V_3357_v_v_fu_12249_p1 <= sum3_6_V_3357_v_v_v_1_fu_12245_p1(9 - 1 downto 0);
    sum3_6_V_3357_v_v_fu_12249_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(sum3_6_V_3357_v_v_fu_12249_p0) * signed(sum3_6_V_3357_v_v_fu_12249_p1))), 16));
        sum3_6_V_3357_v_v_v_1_fu_12245_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum3_6_V_3357_v_v_v_fu_12239_p3),16));

    sum3_6_V_3357_v_v_v_fu_12239_p3 <= 
        lhs_V_13_6_cast_fu_12227_p1 when (wts_flag_reg_25745(0) = '1') else 
        p_01763_0_i_cast_reg_26151;
        sum3_6_V_5_cast_fu_16857_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum3_6_V_5_fu_16851_p3),32));

    sum3_6_V_5_fu_16851_p3 <= 
        ap_const_lv16_0 when (tmp_121_reg_26449_pp0_iter3_reg(0) = '1') else 
        storemerge12_in_i_6_reg_28389;
    sum3_6_V_fu_718 <= ap_const_lv32_0;
    sum3_7_V_2_fu_15422_p2 <= std_logic_vector(signed(sum3_7_V_3360_v_fu_15419_p1) + signed(sum3_7_V_1_fu_1306));
        sum3_7_V_3360_v_fu_15419_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum3_7_V_3360_v_v_reg_28174),32));

    sum3_7_V_3360_v_v_fu_12373_p0 <= arr3_V_7_0_s_fu_11063_p3;
    sum3_7_V_3360_v_v_fu_12373_p1 <= sum3_7_V_3360_v_v_v_1_fu_12369_p1(9 - 1 downto 0);
    sum3_7_V_3360_v_v_fu_12373_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(sum3_7_V_3360_v_v_fu_12373_p0) * signed(sum3_7_V_3360_v_v_fu_12373_p1))), 16));
        sum3_7_V_3360_v_v_v_1_fu_12369_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum3_7_V_3360_v_v_v_fu_12363_p3),16));

    sum3_7_V_3360_v_v_v_fu_12363_p3 <= 
        lhs_V_13_7_cast_fu_12351_p1 when (wts_flag_reg_25745(0) = '1') else 
        p_01763_0_i_cast_reg_26151;
        sum3_7_V_5_cast_fu_16957_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum3_7_V_5_fu_16951_p3),32));

    sum3_7_V_5_fu_16951_p3 <= 
        ap_const_lv16_0 when (tmp_121_reg_26449_pp0_iter3_reg(0) = '1') else 
        storemerge12_in_i_7_reg_28419;
    sum3_7_V_fu_722 <= ap_const_lv32_0;
    sum3_8_V_3_fu_15467_p3 <= 
        sum3_8_V_2_fu_1310 when (wts_flag_reg_25745(0) = '1') else 
        grp_fu_23421_p3;
        sum3_8_V_5_cast_fu_17051_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum3_8_V_5_reg_28444),32));

    sum3_8_V_5_fu_14241_p3 <= 
        ap_const_lv16_0 when (tmp_88_reg_27264(0) = '1') else 
        r_V_11_8_fu_14236_p2;
    sum3_8_V_fu_726 <= ap_const_lv32_0;
    sum3_9_V_3_fu_15503_p3 <= 
        sum3_9_V_2_fu_1314 when (wts_flag_reg_25745(0) = '1') else 
        grp_fu_23453_p3;
        sum3_9_V_5_cast_fu_17123_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum3_9_V_5_reg_28474),32));

    sum3_9_V_5_fu_14353_p3 <= 
        ap_const_lv16_0 when (tmp_90_reg_27316(0) = '1') else 
        r_V_11_9_fu_14348_p2;
    sum3_9_V_fu_730 <= ap_const_lv32_0;
        sum4_0_V_10_cast_fu_21803_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum4_0_V_s_fu_21797_p3),32));

    sum4_0_V_2_fu_15197_p2 <= std_logic_vector(signed(sum4_0_V_4_v_fu_15194_p1) + signed(sum4_0_V_1_fu_1014));
    sum4_0_V_3_fu_20699_p2 <= std_logic_vector(signed(sum4_0_V_3_v_fu_20696_p1) + signed(sum4_0_V_5_fu_1794));
        sum4_0_V_3_v_fu_20696_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum4_0_V_3_v_v_reg_31040),32));

    sum4_0_V_3_v_v_fu_19913_p0 <= arr4_V_0_3_s_fu_19736_p3;
    sum4_0_V_3_v_v_fu_19913_p1 <= sum4_0_V_3_v_v_v_fu_19903_p3;
    sum4_0_V_3_v_v_fu_19913_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(sum4_0_V_3_v_v_fu_19913_p0) * signed(sum4_0_V_3_v_v_fu_19913_p1))), 16));
    sum4_0_V_3_v_v_v_fu_19903_p3 <= 
        lhs_V_15_cast_fu_19879_p1 when (wts_flag_reg_25745(0) = '1') else 
        p_01763_0_i_cast_reg_26151;
        sum4_0_V_4380_cast_fu_16277_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum4_0_V_4_fu_16271_p3),32));

    sum4_0_V_4_fu_16271_p3 <= 
        ap_const_lv16_0 when (tmp_122_reg_26509_pp0_iter3_reg(0) = '1') else 
        storemerge13_in_i_reg_28219;
        sum4_0_V_4_v_fu_15194_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum4_0_V_4_v_v_reg_28049),32));

    sum4_0_V_4_v_v_fu_11533_p0 <= arr4_V_0_0_s_fu_11336_p3;
    sum4_0_V_4_v_v_fu_11533_p1 <= sum3_0_V_3339_v_v_v_1_fu_11501_p1(9 - 1 downto 0);
    sum4_0_V_4_v_v_fu_11533_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(sum4_0_V_4_v_v_fu_11533_p0) * signed(sum4_0_V_4_v_v_fu_11533_p1))), 16));
    sum4_0_V_fu_758 <= ap_const_lv32_0;
    sum4_0_V_s_fu_21797_p3 <= 
        ap_const_lv16_0 when (tmp_155_reg_30386_pp1_iter3_reg(0) = '1') else 
        storemerge_in_i_reg_31130;
        sum4_10_V_10_cast_fu_22596_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum4_10_V_s_fu_22589_p3),32));

    sum4_10_V_1_fu_21119_p3 <= 
        sum4_10_V_5_fu_1834 when (wts_flag_reg_25745(0) = '1') else 
        grp_fu_23708_p3;
    sum4_10_V_3_fu_15557_p3 <= 
        sum4_10_V_2_fu_1054 when (wts_flag_reg_25745(0) = '1') else 
        grp_fu_23493_p3;
        sum4_10_V_4420_cast_fu_17201_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum4_10_V_4_reg_28514),32));

    sum4_10_V_4_fu_14497_p3 <= 
        ap_const_lv16_0 when (tmp_93_reg_27384(0) = '1') else 
        r_V_19_s_fu_14492_p2;
    sum4_10_V_fu_798 <= ap_const_lv32_0;
    sum4_10_V_s_fu_22589_p3 <= 
        ap_const_lv16_0 when (tmp_102_reg_31347(0) = '1') else 
        r_V_23_s_fu_22584_p2;
        sum4_11_V_10_cast_fu_22688_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum4_11_V_s_fu_22681_p3),32));

    sum4_11_V_1_fu_21161_p3 <= 
        sum4_11_V_5_fu_1838 when (wts_flag_reg_25745(0) = '1') else 
        grp_fu_23724_p3;
    sum4_11_V_3_fu_15593_p3 <= 
        sum4_11_V_2_fu_1058 when (wts_flag_reg_25745(0) = '1') else 
        grp_fu_23525_p3;
        sum4_11_V_4424_cast_fu_17273_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum4_11_V_4_reg_28544),32));

    sum4_11_V_4_fu_14609_p3 <= 
        ap_const_lv16_0 when (tmp_95_reg_27436(0) = '1') else 
        r_V_19_1_fu_14604_p2;
    sum4_11_V_fu_802 <= ap_const_lv32_0;
    sum4_11_V_s_fu_22681_p3 <= 
        ap_const_lv16_0 when (tmp_105_reg_31373(0) = '1') else 
        r_V_23_1_fu_22676_p2;
        sum4_12_V_10_cast_fu_22780_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum4_12_V_s_fu_22773_p3),32));

    sum4_12_V_1_fu_21203_p3 <= 
        sum4_12_V_5_fu_1842 when (wts_flag_reg_25745(0) = '1') else 
        grp_fu_23740_p3;
    sum4_12_V_3_fu_15629_p3 <= 
        sum4_12_V_2_fu_1062 when (wts_flag_reg_25745(0) = '1') else 
        grp_fu_23557_p3;
        sum4_12_V_4428_cast_fu_17345_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum4_12_V_4_reg_28574),32));

    sum4_12_V_4_fu_14721_p3 <= 
        ap_const_lv16_0 when (tmp_98_reg_27488(0) = '1') else 
        r_V_19_2_fu_14716_p2;
    sum4_12_V_fu_806 <= ap_const_lv32_0;
    sum4_12_V_s_fu_22773_p3 <= 
        ap_const_lv16_0 when (tmp_108_reg_31399(0) = '1') else 
        r_V_23_2_fu_22768_p2;
        sum4_13_V_10_cast_fu_22872_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum4_13_V_s_fu_22865_p3),32));

    sum4_13_V_1_fu_21245_p3 <= 
        sum4_13_V_5_fu_1846 when (wts_flag_reg_25745(0) = '1') else 
        grp_fu_23756_p3;
    sum4_13_V_3_fu_15665_p3 <= 
        sum4_13_V_2_fu_1066 when (wts_flag_reg_25745(0) = '1') else 
        grp_fu_23589_p3;
        sum4_13_V_4432_cast_fu_17417_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum4_13_V_4_reg_28604),32));

    sum4_13_V_4_fu_14833_p3 <= 
        ap_const_lv16_0 when (tmp_101_reg_27540(0) = '1') else 
        r_V_19_3_fu_14828_p2;
    sum4_13_V_fu_810 <= ap_const_lv32_0;
    sum4_13_V_s_fu_22865_p3 <= 
        ap_const_lv16_0 when (tmp_109_reg_31425(0) = '1') else 
        r_V_23_3_fu_22860_p2;
        sum4_14_V_10_cast_fu_22964_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum4_14_V_s_fu_22957_p3),32));

    sum4_14_V_1_fu_21287_p3 <= 
        sum4_14_V_5_fu_1850 when (wts_flag_reg_25745(0) = '1') else 
        grp_fu_23772_p3;
    sum4_14_V_3_fu_15701_p3 <= 
        sum4_14_V_2_fu_1070 when (wts_flag_reg_25745(0) = '1') else 
        grp_fu_23621_p3;
        sum4_14_V_4436_cast_fu_17489_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum4_14_V_4_reg_28634),32));

    sum4_14_V_4_fu_14945_p3 <= 
        ap_const_lv16_0 when (tmp_104_reg_27592(0) = '1') else 
        r_V_19_4_fu_14940_p2;
    sum4_14_V_fu_814 <= ap_const_lv32_0;
    sum4_14_V_s_fu_22957_p3 <= 
        ap_const_lv16_0 when (tmp_110_reg_31451(0) = '1') else 
        r_V_23_4_fu_22952_p2;
        sum4_15_V_10_cast_fu_23061_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum4_15_V_9_fu_23054_p3),32));

    sum4_15_V_1_fu_21329_p3 <= 
        sum4_15_V_5_fu_1854 when (wts_flag_reg_25745(0) = '1') else 
        grp_fu_23788_p3;
    sum4_15_V_2_fu_15737_p3 <= 
        sum4_15_V_3_fu_1074 when (wts_flag_reg_25745(0) = '1') else 
        grp_fu_23653_p3;
        sum4_15_V_4440_cast_fu_17571_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum4_15_V_4_reg_28664),32));

    sum4_15_V_4_fu_15057_p3 <= 
        ap_const_lv16_0 when (tmp_107_reg_27644(0) = '1') else 
        r_V_19_5_fu_15052_p2;
    sum4_15_V_9_fu_23054_p3 <= 
        ap_const_lv16_0 when (tmp_111_reg_31477(0) = '1') else 
        r_V_23_5_fu_23049_p2;
    sum4_15_V_fu_818 <= ap_const_lv32_0;
        sum4_1_V_10_cast_fu_21877_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum4_1_V_s_fu_21871_p3),32));

    sum4_1_V_2_fu_15233_p2 <= std_logic_vector(signed(sum4_1_V_4_v_fu_15230_p1) + signed(sum4_1_V_1_fu_1018));
    sum4_1_V_3_fu_20741_p2 <= std_logic_vector(signed(sum4_1_V_3_v_fu_20738_p1) + signed(sum4_1_V_5_fu_1798));
        sum4_1_V_3_v_fu_20738_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum4_1_V_3_v_v_reg_31050),32));

    sum4_1_V_3_v_v_fu_19961_p0 <= arr4_V_1_3_s_fu_19729_p3;
    sum4_1_V_3_v_v_fu_19961_p1 <= sum4_1_V_3_v_v_v_fu_19951_p3;
    sum4_1_V_3_v_v_fu_19961_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(sum4_1_V_3_v_v_fu_19961_p0) * signed(sum4_1_V_3_v_v_fu_19961_p1))), 16));
    sum4_1_V_3_v_v_v_fu_19951_p3 <= 
        lhs_V_15_1_cast_fu_19927_p1 when (wts_flag_reg_25745(0) = '1') else 
        p_01763_0_i_cast_reg_26151;
        sum4_1_V_4384_cast_fu_16377_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum4_1_V_4_fu_16371_p3),32));

    sum4_1_V_4_fu_16371_p3 <= 
        ap_const_lv16_0 when (tmp_122_reg_26509_pp0_iter3_reg(0) = '1') else 
        storemerge13_in_i_1_reg_28249;
        sum4_1_V_4_v_fu_15230_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum4_1_V_4_v_v_reg_28069),32));

    sum4_1_V_4_v_v_fu_11657_p0 <= arr4_V_1_0_s_fu_11329_p3;
    sum4_1_V_4_v_v_fu_11657_p1 <= sum3_1_V_3342_v_v_v_1_fu_11625_p1(9 - 1 downto 0);
    sum4_1_V_4_v_v_fu_11657_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(sum4_1_V_4_v_v_fu_11657_p0) * signed(sum4_1_V_4_v_v_fu_11657_p1))), 16));
    sum4_1_V_fu_762 <= ap_const_lv32_0;
    sum4_1_V_s_fu_21871_p3 <= 
        ap_const_lv16_0 when (tmp_155_reg_30386_pp1_iter3_reg(0) = '1') else 
        storemerge_in_i_1_reg_31150;
        sum4_2_V_10_cast_fu_21951_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum4_2_V_s_fu_21945_p3),32));

    sum4_2_V_2_fu_15269_p2 <= std_logic_vector(signed(sum4_2_V_4_v_fu_15266_p1) + signed(sum4_2_V_1_fu_1022));
    sum4_2_V_3_fu_20783_p2 <= std_logic_vector(signed(sum4_2_V_3_v_fu_20780_p1) + signed(sum4_2_V_5_fu_1802));
        sum4_2_V_3_v_fu_20780_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum4_2_V_3_v_v_reg_31060),32));

    sum4_2_V_3_v_v_fu_20009_p0 <= arr4_V_2_3_s_fu_19722_p3;
    sum4_2_V_3_v_v_fu_20009_p1 <= sum4_2_V_3_v_v_v_fu_19999_p3;
    sum4_2_V_3_v_v_fu_20009_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(sum4_2_V_3_v_v_fu_20009_p0) * signed(sum4_2_V_3_v_v_fu_20009_p1))), 16));
    sum4_2_V_3_v_v_v_fu_19999_p3 <= 
        lhs_V_15_2_cast_fu_19975_p1 when (wts_flag_reg_25745(0) = '1') else 
        p_01763_0_i_cast_reg_26151;
        sum4_2_V_4388_cast_fu_16477_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum4_2_V_4_fu_16471_p3),32));

    sum4_2_V_4_fu_16471_p3 <= 
        ap_const_lv16_0 when (tmp_122_reg_26509_pp0_iter3_reg(0) = '1') else 
        storemerge13_in_i_2_reg_28279;
        sum4_2_V_4_v_fu_15266_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum4_2_V_4_v_v_reg_28089),32));

    sum4_2_V_4_v_v_fu_11781_p0 <= arr4_V_2_0_s_fu_11322_p3;
    sum4_2_V_4_v_v_fu_11781_p1 <= sum3_2_V_3345_v_v_v_1_fu_11749_p1(9 - 1 downto 0);
    sum4_2_V_4_v_v_fu_11781_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(sum4_2_V_4_v_v_fu_11781_p0) * signed(sum4_2_V_4_v_v_fu_11781_p1))), 16));
    sum4_2_V_fu_766 <= ap_const_lv32_0;
    sum4_2_V_s_fu_21945_p3 <= 
        ap_const_lv16_0 when (tmp_155_reg_30386_pp1_iter3_reg(0) = '1') else 
        storemerge_in_i_2_reg_31170;
        sum4_3_V_10_cast_fu_22025_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum4_3_V_s_fu_22019_p3),32));

    sum4_3_V_2_fu_15305_p2 <= std_logic_vector(signed(sum4_3_V_4_v_fu_15302_p1) + signed(sum4_3_V_1_fu_1026));
    sum4_3_V_3_fu_20825_p2 <= std_logic_vector(signed(sum4_3_V_3_v_fu_20822_p1) + signed(sum4_3_V_5_fu_1806));
        sum4_3_V_3_v_fu_20822_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum4_3_V_3_v_v_reg_31070),32));

    sum4_3_V_3_v_v_fu_20057_p0 <= arr4_V_3_3_s_fu_19715_p3;
    sum4_3_V_3_v_v_fu_20057_p1 <= sum4_3_V_3_v_v_v_fu_20047_p3;
    sum4_3_V_3_v_v_fu_20057_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(sum4_3_V_3_v_v_fu_20057_p0) * signed(sum4_3_V_3_v_v_fu_20057_p1))), 16));
    sum4_3_V_3_v_v_v_fu_20047_p3 <= 
        lhs_V_15_3_cast_fu_20023_p1 when (wts_flag_reg_25745(0) = '1') else 
        p_01763_0_i_cast_reg_26151;
        sum4_3_V_4392_cast_fu_16577_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum4_3_V_4_fu_16571_p3),32));

    sum4_3_V_4_fu_16571_p3 <= 
        ap_const_lv16_0 when (tmp_122_reg_26509_pp0_iter3_reg(0) = '1') else 
        storemerge13_in_i_3_reg_28309;
        sum4_3_V_4_v_fu_15302_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum4_3_V_4_v_v_reg_28109),32));

    sum4_3_V_4_v_v_fu_11905_p0 <= arr4_V_3_0_s_fu_11315_p3;
    sum4_3_V_4_v_v_fu_11905_p1 <= sum3_3_V_3348_v_v_v_1_fu_11873_p1(9 - 1 downto 0);
    sum4_3_V_4_v_v_fu_11905_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(sum4_3_V_4_v_v_fu_11905_p0) * signed(sum4_3_V_4_v_v_fu_11905_p1))), 16));
    sum4_3_V_fu_770 <= ap_const_lv32_0;
    sum4_3_V_s_fu_22019_p3 <= 
        ap_const_lv16_0 when (tmp_155_reg_30386_pp1_iter3_reg(0) = '1') else 
        storemerge_in_i_3_reg_31190;
        sum4_4_V_10_cast_fu_22099_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum4_4_V_s_fu_22093_p3),32));

    sum4_4_V_2_fu_20867_p2 <= std_logic_vector(signed(sum4_4_V_2_v_fu_20864_p1) + signed(sum4_4_V_5_fu_1810));
        sum4_4_V_2_v_fu_20864_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum4_4_V_2_v_v_reg_31080),32));

    sum4_4_V_2_v_v_fu_20105_p0 <= arr4_V_4_3_s_fu_19708_p3;
    sum4_4_V_2_v_v_fu_20105_p1 <= sum4_4_V_2_v_v_v_fu_20095_p3;
    sum4_4_V_2_v_v_fu_20105_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(sum4_4_V_2_v_v_fu_20105_p0) * signed(sum4_4_V_2_v_v_fu_20105_p1))), 16));
    sum4_4_V_2_v_v_v_fu_20095_p3 <= 
        lhs_V_15_4_cast_fu_20071_p1 when (wts_flag_reg_25745(0) = '1') else 
        p_01763_0_i_cast_reg_26151;
    sum4_4_V_3_fu_15341_p2 <= std_logic_vector(signed(sum4_4_V_4_v_fu_15338_p1) + signed(sum4_4_V_1_fu_1030));
        sum4_4_V_4396_cast_fu_16677_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum4_4_V_4_fu_16671_p3),32));

    sum4_4_V_4_fu_16671_p3 <= 
        ap_const_lv16_0 when (tmp_122_reg_26509_pp0_iter3_reg(0) = '1') else 
        storemerge13_in_i_4_reg_28339;
        sum4_4_V_4_v_fu_15338_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum4_4_V_4_v_v_reg_28129),32));

    sum4_4_V_4_v_v_fu_12029_p0 <= arr4_V_4_0_s_fu_11308_p3;
    sum4_4_V_4_v_v_fu_12029_p1 <= sum3_4_V_3351_v_v_v_1_fu_11997_p1(9 - 1 downto 0);
    sum4_4_V_4_v_v_fu_12029_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(sum4_4_V_4_v_v_fu_12029_p0) * signed(sum4_4_V_4_v_v_fu_12029_p1))), 16));
    sum4_4_V_fu_774 <= ap_const_lv32_0;
    sum4_4_V_s_fu_22093_p3 <= 
        ap_const_lv16_0 when (tmp_155_reg_30386_pp1_iter3_reg(0) = '1') else 
        storemerge_in_i_4_reg_31210;
        sum4_5_V_10_cast_fu_22173_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum4_5_V_s_fu_22167_p3),32));

    sum4_5_V_2_fu_20909_p2 <= std_logic_vector(signed(sum4_5_V_2_v_fu_20906_p1) + signed(sum4_5_V_5_fu_1814));
        sum4_5_V_2_v_fu_20906_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum4_5_V_2_v_v_reg_31090),32));

    sum4_5_V_2_v_v_fu_20153_p0 <= arr4_V_5_3_s_fu_19701_p3;
    sum4_5_V_2_v_v_fu_20153_p1 <= sum4_5_V_2_v_v_v_fu_20143_p3;
    sum4_5_V_2_v_v_fu_20153_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(sum4_5_V_2_v_v_fu_20153_p0) * signed(sum4_5_V_2_v_v_fu_20153_p1))), 16));
    sum4_5_V_2_v_v_v_fu_20143_p3 <= 
        lhs_V_15_5_cast_fu_20119_p1 when (wts_flag_reg_25745(0) = '1') else 
        p_01763_0_i_cast_reg_26151;
    sum4_5_V_3_fu_15377_p2 <= std_logic_vector(signed(sum4_5_V_4_v_fu_15374_p1) + signed(sum4_5_V_1_fu_1034));
        sum4_5_V_4400_cast_fu_16777_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum4_5_V_4_fu_16771_p3),32));

    sum4_5_V_4_fu_16771_p3 <= 
        ap_const_lv16_0 when (tmp_122_reg_26509_pp0_iter3_reg(0) = '1') else 
        storemerge13_in_i_5_reg_28369;
        sum4_5_V_4_v_fu_15374_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum4_5_V_4_v_v_reg_28149),32));

    sum4_5_V_4_v_v_fu_12153_p0 <= arr4_V_5_0_s_fu_11301_p3;
    sum4_5_V_4_v_v_fu_12153_p1 <= sum3_5_V_3354_v_v_v_1_fu_12121_p1(9 - 1 downto 0);
    sum4_5_V_4_v_v_fu_12153_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(sum4_5_V_4_v_v_fu_12153_p0) * signed(sum4_5_V_4_v_v_fu_12153_p1))), 16));
    sum4_5_V_fu_778 <= ap_const_lv32_0;
    sum4_5_V_s_fu_22167_p3 <= 
        ap_const_lv16_0 when (tmp_155_reg_30386_pp1_iter3_reg(0) = '1') else 
        storemerge_in_i_5_reg_31230;
        sum4_6_V_10_cast_fu_22247_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum4_6_V_s_fu_22241_p3),32));

    sum4_6_V_2_fu_20951_p2 <= std_logic_vector(signed(sum4_6_V_2_v_fu_20948_p1) + signed(sum4_6_V_5_fu_1818));
        sum4_6_V_2_v_fu_20948_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum4_6_V_2_v_v_reg_31100),32));

    sum4_6_V_2_v_v_fu_20201_p0 <= arr4_V_6_3_s_fu_19694_p3;
    sum4_6_V_2_v_v_fu_20201_p1 <= sum4_6_V_2_v_v_v_fu_20191_p3;
    sum4_6_V_2_v_v_fu_20201_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(sum4_6_V_2_v_v_fu_20201_p0) * signed(sum4_6_V_2_v_v_fu_20201_p1))), 16));
    sum4_6_V_2_v_v_v_fu_20191_p3 <= 
        lhs_V_15_6_cast_fu_20167_p1 when (wts_flag_reg_25745(0) = '1') else 
        p_01763_0_i_cast_reg_26151;
    sum4_6_V_3_fu_15413_p2 <= std_logic_vector(signed(sum4_6_V_4_v_fu_15410_p1) + signed(sum4_6_V_1_fu_1038));
        sum4_6_V_4404_cast_fu_16877_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum4_6_V_4_fu_16871_p3),32));

    sum4_6_V_4_fu_16871_p3 <= 
        ap_const_lv16_0 when (tmp_122_reg_26509_pp0_iter3_reg(0) = '1') else 
        storemerge13_in_i_6_reg_28399;
        sum4_6_V_4_v_fu_15410_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum4_6_V_4_v_v_reg_28169),32));

    sum4_6_V_4_v_v_fu_12277_p0 <= arr4_V_6_0_s_fu_11294_p3;
    sum4_6_V_4_v_v_fu_12277_p1 <= sum3_6_V_3357_v_v_v_1_fu_12245_p1(9 - 1 downto 0);
    sum4_6_V_4_v_v_fu_12277_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(sum4_6_V_4_v_v_fu_12277_p0) * signed(sum4_6_V_4_v_v_fu_12277_p1))), 16));
    sum4_6_V_fu_782 <= ap_const_lv32_0;
    sum4_6_V_s_fu_22241_p3 <= 
        ap_const_lv16_0 when (tmp_155_reg_30386_pp1_iter3_reg(0) = '1') else 
        storemerge_in_i_6_reg_31250;
        sum4_7_V_10_cast_fu_22321_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum4_7_V_s_fu_22315_p3),32));

    sum4_7_V_2_fu_20993_p2 <= std_logic_vector(signed(sum4_7_V_2_v_fu_20990_p1) + signed(sum4_7_V_5_fu_1822));
        sum4_7_V_2_v_fu_20990_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum4_7_V_2_v_v_reg_31110),32));

    sum4_7_V_2_v_v_fu_20249_p0 <= arr4_V_7_3_s_fu_19687_p3;
    sum4_7_V_2_v_v_fu_20249_p1 <= sum4_7_V_2_v_v_v_fu_20239_p3;
    sum4_7_V_2_v_v_fu_20249_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(sum4_7_V_2_v_v_fu_20249_p0) * signed(sum4_7_V_2_v_v_fu_20249_p1))), 16));
    sum4_7_V_2_v_v_v_fu_20239_p3 <= 
        lhs_V_15_7_cast_fu_20215_p1 when (wts_flag_reg_25745(0) = '1') else 
        p_01763_0_i_cast_reg_26151;
    sum4_7_V_3_fu_15449_p2 <= std_logic_vector(signed(sum4_7_V_4_v_fu_15446_p1) + signed(sum4_7_V_1_fu_1042));
        sum4_7_V_4408_cast_fu_16977_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum4_7_V_4_fu_16971_p3),32));

    sum4_7_V_4_fu_16971_p3 <= 
        ap_const_lv16_0 when (tmp_122_reg_26509_pp0_iter3_reg(0) = '1') else 
        storemerge13_in_i_7_reg_28429;
        sum4_7_V_4_v_fu_15446_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum4_7_V_4_v_v_reg_28189),32));

    sum4_7_V_4_v_v_fu_12401_p0 <= arr4_V_7_0_s_fu_11287_p3;
    sum4_7_V_4_v_v_fu_12401_p1 <= sum3_7_V_3360_v_v_v_1_fu_12369_p1(9 - 1 downto 0);
    sum4_7_V_4_v_v_fu_12401_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(sum4_7_V_4_v_v_fu_12401_p0) * signed(sum4_7_V_4_v_v_fu_12401_p1))), 16));
    sum4_7_V_fu_786 <= ap_const_lv32_0;
    sum4_7_V_s_fu_22315_p3 <= 
        ap_const_lv16_0 when (tmp_155_reg_30386_pp1_iter3_reg(0) = '1') else 
        storemerge_in_i_7_reg_31270;
        sum4_8_V_10_cast_fu_22412_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum4_8_V_s_fu_22405_p3),32));

    sum4_8_V_1_fu_21035_p3 <= 
        sum4_8_V_5_fu_1826 when (wts_flag_reg_25745(0) = '1') else 
        grp_fu_23676_p3;
    sum4_8_V_3_fu_15485_p3 <= 
        sum4_8_V_2_fu_1046 when (wts_flag_reg_25745(0) = '1') else 
        grp_fu_23429_p3;
        sum4_8_V_4412_cast_fu_17057_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum4_8_V_4_reg_28454),32));

    sum4_8_V_4_fu_14273_p3 <= 
        ap_const_lv16_0 when (tmp_89_reg_27280(0) = '1') else 
        r_V_19_8_fu_14268_p2;
    sum4_8_V_fu_790 <= ap_const_lv32_0;
    sum4_8_V_s_fu_22405_p3 <= 
        ap_const_lv16_0 when (tmp_96_reg_31295(0) = '1') else 
        r_V_23_8_fu_22400_p2;
        sum4_9_V_10_cast_fu_22504_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum4_9_V_s_fu_22497_p3),32));

    sum4_9_V_1_fu_21077_p3 <= 
        sum4_9_V_5_fu_1830 when (wts_flag_reg_25745(0) = '1') else 
        grp_fu_23692_p3;
    sum4_9_V_3_fu_15521_p3 <= 
        sum4_9_V_2_fu_1050 when (wts_flag_reg_25745(0) = '1') else 
        grp_fu_23461_p3;
        sum4_9_V_4416_cast_fu_17129_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum4_9_V_4_reg_28484),32));

    sum4_9_V_4_fu_14385_p3 <= 
        ap_const_lv16_0 when (tmp_91_reg_27332(0) = '1') else 
        r_V_19_9_fu_14380_p2;
    sum4_9_V_fu_794 <= ap_const_lv32_0;
    sum4_9_V_s_fu_22497_p3 <= 
        ap_const_lv16_0 when (tmp_99_reg_31321(0) = '1') else 
        r_V_23_9_fu_22492_p2;
    sum_i_fu_9799_p2 <= std_logic_vector(signed(tmp_9_cast_reg_24686) + signed(tmp_2_cast_fu_9796_p1));
    temp_2_fu_8025_p2 <= grp_readRegisters_short_s_fu_7427_ap_return;
    temp_2_fu_8025_p3 <= 
        temp_fu_8019_p2 when (tmp_113_reg_24569(0) = '1') else 
        temp_2_fu_8025_p2;
    temp_fu_8019_p1 <= grp_readRegisters_short_s_fu_7427_ap_return;
    temp_fu_8019_p2 <= std_logic_vector(signed(ap_const_lv16_FFFF) + signed(temp_fu_8019_p1));
    tmp_100_fu_10439_p2 <= (wts_flag_reg_25745 or tmp_121_reg_26449);
    tmp_101_fu_10443_p2 <= (wts_flag_reg_25745 or tmp_122_reg_26509);
    tmp_102_fu_20663_p2 <= (wts_flag_reg_25745 or tmp_155_reg_30386_pp1_iter2_reg);
    tmp_103_fu_10447_p2 <= (wts_flag_reg_25745 or tmp_121_reg_26449);
    tmp_104_fu_10451_p2 <= (wts_flag_reg_25745 or tmp_122_reg_26509);
    tmp_105_fu_20667_p2 <= (wts_flag_reg_25745 or tmp_155_reg_30386_pp1_iter2_reg);
    tmp_106_fu_10455_p2 <= (wts_flag_reg_25745 or tmp_121_reg_26449);
    tmp_107_fu_10459_p2 <= (wts_flag_reg_25745 or tmp_122_reg_26509);
    tmp_108_fu_20671_p2 <= (wts_flag_reg_25745 or tmp_155_reg_30386_pp1_iter2_reg);
    tmp_109_fu_20675_p2 <= (wts_flag_reg_25745 or tmp_155_reg_30386_pp1_iter2_reg);
        tmp_10_fu_9879_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ps_w),16));

    tmp_110_fu_20679_p2 <= (wts_flag_reg_25745 or tmp_155_reg_30386_pp1_iter2_reg);
    tmp_111_fu_20683_p2 <= (wts_flag_reg_25745 or tmp_155_reg_30386_pp1_iter2_reg);
    tmp_113_fu_8015_p1 <= outh(1 - 1 downto 0);
    tmp_114_fu_8036_p1 <= grp_readRegisters_short_s_fu_7427_ap_return;
    tmp_114_fu_8036_p3 <= tmp_114_fu_8036_p1(15 downto 15);
    tmp_115_fu_9823_p3 <= grp_readRegisters_int_s_fu_7422_ap_return(31 downto 31);
    tmp_116_fu_8499_p1 <= i_0_i_reg_7158(4 - 1 downto 0);
    tmp_117_fu_13231_p1 <= wtBuf_0_V_q0(8 - 1 downto 0);
    tmp_118_fu_13235_p1 <= wtBuf_1_V_q0(8 - 1 downto 0);
    tmp_119_fu_13239_p1 <= wtBuf_2_V_q0(8 - 1 downto 0);
    tmp_11_fu_8050_p4 <= p_neg_fu_8044_p2(16 downto 1);
    tmp_120_fu_13243_p1 <= wtBuf_3_V_q0(8 - 1 downto 0);
    tmp_125_fu_11455_p1 <= wtBuf_0_V_q0(8 - 1 downto 0);
    tmp_126_fu_11459_p1 <= wtBuf_1_V_q0(8 - 1 downto 0);
    tmp_127_fu_11463_p1 <= wtBuf_2_V_q0(8 - 1 downto 0);
    tmp_128_fu_11467_p1 <= wtBuf_3_V_q0(8 - 1 downto 0);
    tmp_129_fu_16216_p1 <= r_V_4_fu_16211_p2(8 - 1 downto 0);
    tmp_12_cast_fu_9882_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(hpad),10));
    tmp_12_fu_9867_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_lshr_f_fu_9857_p4),32));
    tmp_130_fu_16226_p1 <= r_V_5_fu_16221_p2(8 - 1 downto 0);
    tmp_131_fu_16236_p1 <= r_V_6_fu_16231_p2(8 - 1 downto 0);
    tmp_132_fu_16246_p1 <= r_V_7_fu_16241_p2(8 - 1 downto 0);
    tmp_133_10_fu_12631_p2 <= "1" when (signed(max1_11_V_3_fu_1130) > signed(arr1_V_11_0_s_fu_11147_p3)) else "0";
    tmp_133_11_fu_12687_p2 <= "1" when (signed(max1_12_V_3_fu_1134) > signed(arr1_V_12_0_s_fu_11140_p3)) else "0";
    tmp_133_12_fu_12743_p2 <= "1" when (signed(max1_13_V_3_fu_1138) > signed(arr1_V_13_0_s_fu_11133_p3)) else "0";
    tmp_133_13_fu_12799_p2 <= "1" when (signed(max1_14_V_3_fu_1142) > signed(arr1_V_14_0_s_fu_11126_p3)) else "0";
    tmp_133_14_fu_12855_p2 <= "1" when (signed(max1_15_V_3_fu_1146) > signed(arr1_V_15_0_s_fu_11119_p3)) else "0";
    tmp_133_1_fu_11663_p2 <= "1" when (signed(max1_1_V_3_fu_1090) > signed(arr1_V_1_0_s_fu_11217_p3)) else "0";
    tmp_133_2_fu_11787_p2 <= "1" when (signed(max1_2_V_3_fu_1094) > signed(arr1_V_2_0_s_fu_11210_p3)) else "0";
    tmp_133_3_fu_11911_p2 <= "1" when (signed(max1_3_V_3_fu_1098) > signed(arr1_V_3_0_s_fu_11203_p3)) else "0";
    tmp_133_4_fu_12035_p2 <= "1" when (signed(max1_4_V_3_fu_1102) > signed(arr1_V_4_0_s_fu_11196_p3)) else "0";
    tmp_133_5_fu_12159_p2 <= "1" when (signed(max1_5_V_3_fu_1106) > signed(arr1_V_5_0_s_fu_11189_p3)) else "0";
    tmp_133_6_fu_12283_p2 <= "1" when (signed(max1_6_V_3_fu_1110) > signed(arr1_V_6_0_s_fu_11182_p3)) else "0";
    tmp_133_7_fu_12407_p2 <= "1" when (signed(max1_7_V_3_fu_1114) > signed(arr1_V_7_0_s_fu_11175_p3)) else "0";
    tmp_133_8_fu_12463_p2 <= "1" when (signed(max1_8_V_3_fu_1118) > signed(arr1_V_8_0_s_fu_11168_p3)) else "0";
    tmp_133_9_fu_12519_p2 <= "1" when (signed(max1_9_V_3_fu_1122) > signed(arr1_V_9_0_s_fu_11161_p3)) else "0";
    tmp_133_fu_17693_p1 <= i19_0_i_reg_7300(4 - 1 downto 0);
    tmp_133_s_fu_12575_p2 <= "1" when (signed(max1_10_V_3_fu_1126) > signed(arr1_V_10_0_s_fu_11154_p3)) else "0";
    tmp_134_fu_17892_p1 <= r_V_fu_17887_p2(8 - 1 downto 0);
    tmp_135_10_fu_12645_p2 <= "1" when (signed(max2_11_V_2_fu_866) > signed(arr2_V_11_0_s_fu_11371_p3)) else "0";
    tmp_135_11_fu_12701_p2 <= "1" when (signed(max2_12_V_2_fu_870) > signed(arr2_V_12_0_s_fu_11364_p3)) else "0";
    tmp_135_12_fu_12757_p2 <= "1" when (signed(max2_13_V_2_fu_874) > signed(arr2_V_13_0_s_fu_11357_p3)) else "0";
    tmp_135_13_fu_12813_p2 <= "1" when (signed(max2_14_V_2_fu_878) > signed(arr2_V_14_0_s_fu_11350_p3)) else "0";
    tmp_135_14_fu_12869_p2 <= "1" when (signed(max2_15_V_2_fu_882) > signed(arr2_V_15_0_s_fu_11343_p3)) else "0";
    tmp_135_1_fu_11677_p2 <= "1" when (signed(max2_1_V_1_fu_826) > signed(arr2_V_1_0_s_fu_11441_p3)) else "0";
    tmp_135_2_fu_11801_p2 <= "1" when (signed(max2_2_V_1_fu_830) > signed(arr2_V_2_0_s_fu_11434_p3)) else "0";
    tmp_135_3_fu_11925_p2 <= "1" when (signed(max2_3_V_1_fu_834) > signed(arr2_V_3_0_s_fu_11427_p3)) else "0";
    tmp_135_4_fu_12049_p2 <= "1" when (signed(max2_4_V_1_fu_838) > signed(arr2_V_4_0_s_fu_11420_p3)) else "0";
    tmp_135_5_fu_12173_p2 <= "1" when (signed(max2_5_V_1_fu_842) > signed(arr2_V_5_0_s_fu_11413_p3)) else "0";
    tmp_135_6_fu_12297_p2 <= "1" when (signed(max2_6_V_1_fu_846) > signed(arr2_V_6_0_s_fu_11406_p3)) else "0";
    tmp_135_7_fu_12421_p2 <= "1" when (signed(max2_7_V_1_fu_850) > signed(arr2_V_7_0_s_fu_11399_p3)) else "0";
    tmp_135_8_fu_12477_p2 <= "1" when (signed(max2_8_V_1_fu_854) > signed(arr2_V_8_0_s_fu_11392_p3)) else "0";
    tmp_135_9_fu_12533_p2 <= "1" when (signed(max2_9_V_2_fu_858) > signed(arr2_V_9_0_s_fu_11385_p3)) else "0";
    tmp_135_fu_17939_p1 <= r_V_1_fu_17934_p2(8 - 1 downto 0);
    tmp_135_s_fu_12589_p2 <= "1" when (signed(max2_10_V_2_fu_862) > signed(arr2_V_10_0_s_fu_11378_p3)) else "0";
    tmp_136_fu_17986_p1 <= r_V_2_fu_17981_p2(8 - 1 downto 0);
    tmp_137_10_fu_12659_p2 <= "1" when (signed(max3_11_V_3_fu_1258) > signed(arr3_V_11_0_s_fu_11035_p3)) else "0";
    tmp_137_11_fu_12715_p2 <= "1" when (signed(max3_12_V_3_fu_1262) > signed(arr3_V_12_0_s_fu_11028_p3)) else "0";
    tmp_137_12_fu_12771_p2 <= "1" when (signed(max3_13_V_3_fu_1266) > signed(arr3_V_13_0_s_fu_11021_p3)) else "0";
    tmp_137_13_fu_12827_p2 <= "1" when (signed(max3_14_V_3_fu_1270) > signed(arr3_V_14_0_s_fu_11014_p3)) else "0";
    tmp_137_14_fu_12883_p2 <= "1" when (signed(max3_15_V_3_fu_1274) > signed(arr3_V_15_0_s_fu_11007_p3)) else "0";
    tmp_137_1_fu_11691_p2 <= "1" when (signed(max3_1_V_3_fu_1218) > signed(arr3_V_1_0_s_fu_11105_p3)) else "0";
    tmp_137_2_fu_11815_p2 <= "1" when (signed(max3_2_V_3_fu_1222) > signed(arr3_V_2_0_s_fu_11098_p3)) else "0";
    tmp_137_3_fu_11939_p2 <= "1" when (signed(max3_3_V_3_fu_1226) > signed(arr3_V_3_0_s_fu_11091_p3)) else "0";
    tmp_137_4_fu_12063_p2 <= "1" when (signed(max3_4_V_3_fu_1230) > signed(arr3_V_4_0_s_fu_11084_p3)) else "0";
    tmp_137_5_fu_12187_p2 <= "1" when (signed(max3_5_V_3_fu_1234) > signed(arr3_V_5_0_s_fu_11077_p3)) else "0";
    tmp_137_6_fu_12311_p2 <= "1" when (signed(max3_6_V_3_fu_1238) > signed(arr3_V_6_0_s_fu_11070_p3)) else "0";
    tmp_137_7_fu_12435_p2 <= "1" when (signed(max3_7_V_3_fu_1242) > signed(arr3_V_7_0_s_fu_11063_p3)) else "0";
    tmp_137_8_fu_12491_p2 <= "1" when (signed(max3_8_V_3_fu_1246) > signed(arr3_V_8_0_s_fu_11056_p3)) else "0";
    tmp_137_9_fu_12547_p2 <= "1" when (signed(max3_9_V_3_fu_1250) > signed(arr3_V_9_0_s_fu_11049_p3)) else "0";
    tmp_137_fu_18033_p1 <= r_V_3_fu_18028_p2(8 - 1 downto 0);
    tmp_137_s_fu_12603_p2 <= "1" when (signed(max3_10_V_3_fu_1254) > signed(arr3_V_10_0_s_fu_11042_p3)) else "0";
    tmp_138_fu_16316_p1 <= r_V_4_1_fu_16311_p2(8 - 1 downto 0);
    tmp_139_10_fu_12673_p2 <= "1" when (signed(max4_11_V_2_fu_994) > signed(arr4_V_11_0_s_fu_11259_p3)) else "0";
    tmp_139_11_fu_12729_p2 <= "1" when (signed(max4_12_V_2_fu_998) > signed(arr4_V_12_0_s_fu_11252_p3)) else "0";
    tmp_139_12_fu_12785_p2 <= "1" when (signed(max4_13_V_2_fu_1002) > signed(arr4_V_13_0_s_fu_11245_p3)) else "0";
    tmp_139_13_fu_12841_p2 <= "1" when (signed(max4_14_V_2_fu_1006) > signed(arr4_V_14_0_s_fu_11238_p3)) else "0";
    tmp_139_14_fu_12897_p2 <= "1" when (signed(max4_15_V_2_fu_1010) > signed(arr4_V_15_0_s_fu_11231_p3)) else "0";
    tmp_139_1_fu_11705_p2 <= "1" when (signed(max4_1_V_1_fu_954) > signed(arr4_V_1_0_s_fu_11329_p3)) else "0";
    tmp_139_2_fu_11829_p2 <= "1" when (signed(max4_2_V_1_fu_958) > signed(arr4_V_2_0_s_fu_11322_p3)) else "0";
    tmp_139_3_fu_11953_p2 <= "1" when (signed(max4_3_V_1_fu_962) > signed(arr4_V_3_0_s_fu_11315_p3)) else "0";
    tmp_139_4_fu_12077_p2 <= "1" when (signed(max4_4_V_1_fu_966) > signed(arr4_V_4_0_s_fu_11308_p3)) else "0";
    tmp_139_5_fu_12201_p2 <= "1" when (signed(max4_5_V_1_fu_970) > signed(arr4_V_5_0_s_fu_11301_p3)) else "0";
    tmp_139_6_fu_12325_p2 <= "1" when (signed(max4_6_V_1_fu_974) > signed(arr4_V_6_0_s_fu_11294_p3)) else "0";
    tmp_139_7_fu_12449_p2 <= "1" when (signed(max4_7_V_1_fu_978) > signed(arr4_V_7_0_s_fu_11287_p3)) else "0";
    tmp_139_8_fu_12505_p2 <= "1" when (signed(max4_8_V_1_fu_982) > signed(arr4_V_8_0_s_fu_11280_p3)) else "0";
    tmp_139_9_fu_12561_p2 <= "1" when (signed(max4_9_V_2_fu_986) > signed(arr4_V_9_0_s_fu_11273_p3)) else "0";
    tmp_139_fu_16326_p1 <= r_V_5_1_fu_16321_p2(8 - 1 downto 0);
    tmp_139_s_fu_12617_p2 <= "1" when (signed(max4_10_V_2_fu_990) > signed(arr4_V_10_0_s_fu_11266_p3)) else "0";
    tmp_13_cast_fu_9885_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(pool),9));
    tmp_13_fu_8060_p1 <= grp_readRegisters_short_s_fu_7427_ap_return;
    tmp_13_fu_8060_p4 <= tmp_13_fu_8060_p1(15 downto 1);
    tmp_140_fu_16336_p1 <= r_V_6_1_fu_16331_p2(8 - 1 downto 0);
    tmp_141_fu_16346_p1 <= r_V_7_1_fu_16341_p2(8 - 1 downto 0);
    tmp_142_10_fu_21167_p2 <= "1" when (signed(max2_11_V_5_fu_1646) > signed(arr2_V_11_3_s_reg_30959)) else "0";
    tmp_142_11_fu_21209_p2 <= "1" when (signed(max2_12_V_5_fu_1650) > signed(arr2_V_12_3_s_reg_30952)) else "0";
    tmp_142_12_fu_21251_p2 <= "1" when (signed(max2_13_V_5_fu_1654) > signed(arr2_V_13_3_s_reg_30945)) else "0";
    tmp_142_13_fu_21293_p2 <= "1" when (signed(max2_14_V_5_fu_1658) > signed(arr2_V_14_3_s_reg_30938)) else "0";
    tmp_142_14_fu_21335_p2 <= "1" when (signed(max2_15_V_6_fu_1662) > signed(arr2_V_15_3_s_reg_30931)) else "0";
    tmp_142_1_fu_20747_p2 <= "1" when (signed(max2_1_V_5_fu_1606) > signed(arr2_V_1_3_s_reg_31023)) else "0";
    tmp_142_2_fu_20789_p2 <= "1" when (signed(max2_2_V_5_fu_1610) > signed(arr2_V_2_3_s_reg_31017)) else "0";
    tmp_142_3_fu_20831_p2 <= "1" when (signed(max2_3_V_5_fu_1614) > signed(arr2_V_3_3_s_reg_31011)) else "0";
    tmp_142_4_fu_20873_p2 <= "1" when (signed(max2_4_V_5_fu_1618) > signed(arr2_V_4_3_s_reg_31005)) else "0";
    tmp_142_5_fu_20915_p2 <= "1" when (signed(max2_5_V_5_fu_1622) > signed(arr2_V_5_3_s_reg_30999)) else "0";
    tmp_142_6_fu_20957_p2 <= "1" when (signed(max2_6_V_5_fu_1626) > signed(arr2_V_6_3_s_reg_30993)) else "0";
    tmp_142_7_fu_20999_p2 <= "1" when (signed(max2_7_V_5_fu_1630) > signed(arr2_V_7_3_s_reg_30987)) else "0";
    tmp_142_8_fu_21041_p2 <= "1" when (signed(max2_8_V_5_fu_1634) > signed(arr2_V_8_3_s_reg_30980)) else "0";
    tmp_142_9_fu_21083_p2 <= "1" when (signed(max2_9_V_5_fu_1638) > signed(arr2_V_9_3_s_reg_30973)) else "0";
    tmp_142_fu_18497_p1 <= i20_0_i_reg_7311(4 - 1 downto 0);
    tmp_142_s_fu_21125_p2 <= "1" when (signed(max2_10_V_5_fu_1642) > signed(arr2_V_10_3_s_reg_30966)) else "0";
    tmp_143_fu_16416_p1 <= r_V_4_2_fu_16411_p2(8 - 1 downto 0);
    tmp_144_10_fu_21179_p2 <= "1" when (signed(max4_11_V_5_fu_1774) > signed(arr4_V_11_3_s_reg_30855)) else "0";
    tmp_144_11_fu_21221_p2 <= "1" when (signed(max4_12_V_5_fu_1778) > signed(arr4_V_12_3_s_reg_30848)) else "0";
    tmp_144_12_fu_21263_p2 <= "1" when (signed(max4_13_V_5_fu_1782) > signed(arr4_V_13_3_s_reg_30841)) else "0";
    tmp_144_13_fu_21305_p2 <= "1" when (signed(max4_14_V_5_fu_1786) > signed(arr4_V_14_3_s_reg_30834)) else "0";
    tmp_144_14_fu_21347_p2 <= "1" when (signed(max4_15_V_6_fu_1790) > signed(arr4_V_15_3_s_reg_30827)) else "0";
    tmp_144_1_fu_20759_p2 <= "1" when (signed(max4_1_V_5_fu_1734) > signed(arr4_V_1_3_s_reg_30919)) else "0";
    tmp_144_2_fu_20801_p2 <= "1" when (signed(max4_2_V_5_fu_1738) > signed(arr4_V_2_3_s_reg_30913)) else "0";
    tmp_144_3_fu_20843_p2 <= "1" when (signed(max4_3_V_5_fu_1742) > signed(arr4_V_3_3_s_reg_30907)) else "0";
    tmp_144_4_fu_20885_p2 <= "1" when (signed(max4_4_V_5_fu_1746) > signed(arr4_V_4_3_s_reg_30901)) else "0";
    tmp_144_5_fu_20927_p2 <= "1" when (signed(max4_5_V_5_fu_1750) > signed(arr4_V_5_3_s_reg_30895)) else "0";
    tmp_144_6_fu_20969_p2 <= "1" when (signed(max4_6_V_5_fu_1754) > signed(arr4_V_6_3_s_reg_30889)) else "0";
    tmp_144_7_fu_21011_p2 <= "1" when (signed(max4_7_V_5_fu_1758) > signed(arr4_V_7_3_s_reg_30883)) else "0";
    tmp_144_8_fu_21053_p2 <= "1" when (signed(max4_8_V_5_fu_1762) > signed(arr4_V_8_3_s_reg_30876)) else "0";
    tmp_144_9_fu_21095_p2 <= "1" when (signed(max4_9_V_5_fu_1766) > signed(arr4_V_9_3_s_reg_30869)) else "0";
    tmp_144_fu_16426_p1 <= r_V_5_2_fu_16421_p2(8 - 1 downto 0);
    tmp_144_s_fu_21137_p2 <= "1" when (signed(max4_10_V_5_fu_1770) > signed(arr4_V_10_3_s_reg_30862)) else "0";
    tmp_145_fu_16436_p1 <= r_V_6_2_fu_16431_p2(8 - 1 downto 0);
    tmp_146_fu_16446_p1 <= r_V_7_2_fu_16441_p2(8 - 1 downto 0);
    tmp_147_fu_16516_p1 <= r_V_4_3_fu_16511_p2(8 - 1 downto 0);
    tmp_148_fu_16526_p1 <= r_V_5_3_fu_16521_p2(8 - 1 downto 0);
    tmp_149_fu_16536_p1 <= r_V_6_3_fu_16531_p2(8 - 1 downto 0);
    tmp_14_fu_9888_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(outshift),32));
    tmp_150_fu_16546_p1 <= r_V_7_3_fu_16541_p2(8 - 1 downto 0);
    tmp_151_fu_20255_p1 <= wtBuf_0_V_q0(8 - 1 downto 0);
    tmp_152_fu_20259_p1 <= wtBuf_1_V_q0(8 - 1 downto 0);
    tmp_153_fu_20263_p1 <= wtBuf_2_V_q0(8 - 1 downto 0);
    tmp_154_fu_20267_p1 <= wtBuf_3_V_q0(8 - 1 downto 0);
    tmp_157_fu_19855_p1 <= wtBuf_0_V_q0(8 - 1 downto 0);
    tmp_158_fu_19859_p1 <= wtBuf_1_V_q0(8 - 1 downto 0);
    tmp_159_fu_19863_p1 <= wtBuf_2_V_q0(8 - 1 downto 0);
    tmp_15_fu_9906_p2 <= "1" when (signed(k_0_i_cast_fu_9902_p1) < signed(tmp_7_reg_25900)) else "0";
    tmp_160_fu_19867_p1 <= wtBuf_3_V_q0(8 - 1 downto 0);
    tmp_161_fu_21782_p1 <= r_V_s_fu_21777_p2(8 - 1 downto 0);
    tmp_162_fu_21792_p1 <= r_V_8_fu_21787_p2(8 - 1 downto 0);
    tmp_163_fu_23140_p1 <= i27_0_i_reg_7411(4 - 1 downto 0);
    tmp_164_fu_16616_p1 <= r_V_4_4_fu_16611_p2(8 - 1 downto 0);
    tmp_165_fu_16626_p1 <= r_V_5_4_fu_16621_p2(8 - 1 downto 0);
    tmp_166_fu_16636_p1 <= r_V_6_4_fu_16631_p2(8 - 1 downto 0);
    tmp_167_fu_16646_p1 <= r_V_7_4_fu_16641_p2(8 - 1 downto 0);
    tmp_168_fu_23295_p1 <= r_V_9_fu_23290_p2(8 - 1 downto 0);
    tmp_169_fu_23358_p1 <= r_V_10_fu_23353_p2(8 - 1 downto 0);
    tmp_16_fu_9917_p2 <= "1" when (c1_0_i_reg_7232 = pw_w) else "0";
    tmp_170_fu_21856_p1 <= r_V_14_1_fu_21851_p2(8 - 1 downto 0);
    tmp_171_fu_21866_p1 <= r_V_15_1_fu_21861_p2(8 - 1 downto 0);
    tmp_172_fu_16716_p1 <= r_V_4_5_fu_16711_p2(8 - 1 downto 0);
    tmp_173_fu_16726_p1 <= r_V_5_5_fu_16721_p2(8 - 1 downto 0);
    tmp_174_fu_16736_p1 <= r_V_6_5_fu_16731_p2(8 - 1 downto 0);
    tmp_175_fu_16746_p1 <= r_V_7_5_fu_16741_p2(8 - 1 downto 0);
    tmp_176_fu_21930_p1 <= r_V_14_2_fu_21925_p2(8 - 1 downto 0);
    tmp_177_fu_21940_p1 <= r_V_15_2_fu_21935_p2(8 - 1 downto 0);
    tmp_178_fu_16816_p1 <= r_V_4_6_fu_16811_p2(8 - 1 downto 0);
    tmp_179_fu_16826_p1 <= r_V_5_6_fu_16821_p2(8 - 1 downto 0);
        tmp_17_fu_17609_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(oidx1_fu_17597_p2),64));

    tmp_180_fu_16836_p1 <= r_V_6_6_fu_16831_p2(8 - 1 downto 0);
    tmp_181_fu_16846_p1 <= r_V_7_6_fu_16841_p2(8 - 1 downto 0);
    tmp_182_fu_22004_p1 <= r_V_14_3_fu_21999_p2(8 - 1 downto 0);
    tmp_183_fu_22014_p1 <= r_V_15_3_fu_22009_p2(8 - 1 downto 0);
    tmp_184_fu_16916_p1 <= r_V_4_7_fu_16911_p2(8 - 1 downto 0);
    tmp_185_fu_16926_p1 <= r_V_5_7_fu_16921_p2(8 - 1 downto 0);
    tmp_186_fu_16936_p1 <= r_V_6_7_fu_16931_p2(8 - 1 downto 0);
    tmp_187_fu_16946_p1 <= r_V_7_7_fu_16941_p2(8 - 1 downto 0);
    tmp_188_fu_22078_p1 <= r_V_14_4_fu_22073_p2(8 - 1 downto 0);
    tmp_189_fu_22088_p1 <= r_V_15_4_fu_22083_p2(8 - 1 downto 0);
        tmp_18_fu_17645_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(oidx2_fu_17603_p2),64));

    tmp_190_fu_17016_p1 <= r_V_4_8_fu_17011_p2(8 - 1 downto 0);
    tmp_191_fu_17026_p1 <= r_V_5_8_fu_17021_p2(8 - 1 downto 0);
    tmp_192_fu_17036_p1 <= r_V_6_8_fu_17031_p2(8 - 1 downto 0);
    tmp_193_fu_17046_p1 <= r_V_7_8_fu_17041_p2(8 - 1 downto 0);
    tmp_194_fu_22152_p1 <= r_V_14_5_fu_22147_p2(8 - 1 downto 0);
    tmp_195_fu_22162_p1 <= r_V_15_5_fu_22157_p2(8 - 1 downto 0);
    tmp_196_fu_17088_p1 <= r_V_4_9_fu_17083_p2(8 - 1 downto 0);
    tmp_197_fu_17098_p1 <= r_V_5_9_fu_17093_p2(8 - 1 downto 0);
    tmp_198_fu_17108_p1 <= r_V_6_9_fu_17103_p2(8 - 1 downto 0);
    tmp_199_fu_17118_p1 <= r_V_7_9_fu_17113_p2(8 - 1 downto 0);
    tmp_19_fu_9966_p2 <= "1" when (r1_1_fu_9934_p3 = pw_h) else "0";
    tmp_200_fu_22226_p1 <= r_V_14_6_fu_22221_p2(8 - 1 downto 0);
    tmp_201_fu_22236_p1 <= r_V_15_6_fu_22231_p2(8 - 1 downto 0);
    tmp_202_fu_17160_p1 <= r_V_4_s_fu_17155_p2(8 - 1 downto 0);
    tmp_203_fu_17170_p1 <= r_V_5_s_fu_17165_p2(8 - 1 downto 0);
    tmp_204_fu_17180_p1 <= r_V_6_s_fu_17175_p2(8 - 1 downto 0);
    tmp_205_fu_17190_p1 <= r_V_7_s_fu_17185_p2(8 - 1 downto 0);
    tmp_206_fu_22300_p1 <= r_V_14_7_fu_22295_p2(8 - 1 downto 0);
    tmp_207_fu_22310_p1 <= r_V_15_7_fu_22305_p2(8 - 1 downto 0);
    tmp_208_fu_17232_p1 <= r_V_4_10_fu_17227_p2(8 - 1 downto 0);
    tmp_209_fu_17242_p1 <= r_V_5_10_fu_17237_p2(8 - 1 downto 0);
        tmp_20_fu_8070_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_13_fu_8060_p4),16));

    tmp_210_fu_17252_p1 <= r_V_6_10_fu_17247_p2(8 - 1 downto 0);
    tmp_211_fu_17262_p1 <= r_V_7_10_fu_17257_p2(8 - 1 downto 0);
    tmp_212_fu_22374_p1 <= r_V_14_8_fu_22369_p2(8 - 1 downto 0);
    tmp_213_fu_22384_p1 <= r_V_15_8_fu_22379_p2(8 - 1 downto 0);
    tmp_214_fu_17304_p1 <= r_V_4_11_fu_17299_p2(8 - 1 downto 0);
    tmp_215_fu_17314_p1 <= r_V_5_11_fu_17309_p2(8 - 1 downto 0);
    tmp_216_fu_17324_p1 <= r_V_6_11_fu_17319_p2(8 - 1 downto 0);
    tmp_217_fu_17334_p1 <= r_V_7_11_fu_17329_p2(8 - 1 downto 0);
    tmp_218_fu_22466_p1 <= r_V_14_9_fu_22461_p2(8 - 1 downto 0);
    tmp_219_fu_22476_p1 <= r_V_15_9_fu_22471_p2(8 - 1 downto 0);
    tmp_21_fu_10013_p2 <= "1" when (out_cnt_0_i_reg_7265 = row_end_reg_24664) else "0";
    tmp_220_fu_17376_p1 <= r_V_4_12_fu_17371_p2(8 - 1 downto 0);
    tmp_221_fu_17386_p1 <= r_V_5_12_fu_17381_p2(8 - 1 downto 0);
    tmp_222_fu_17396_p1 <= r_V_6_12_fu_17391_p2(8 - 1 downto 0);
    tmp_223_fu_17406_p1 <= r_V_7_12_fu_17401_p2(8 - 1 downto 0);
    tmp_224_fu_22558_p1 <= r_V_14_s_fu_22553_p2(8 - 1 downto 0);
    tmp_225_fu_22568_p1 <= r_V_15_s_fu_22563_p2(8 - 1 downto 0);
    tmp_226_fu_17448_p1 <= r_V_4_13_fu_17443_p2(8 - 1 downto 0);
    tmp_227_fu_17458_p1 <= r_V_5_13_fu_17453_p2(8 - 1 downto 0);
    tmp_228_fu_17468_p1 <= r_V_6_13_fu_17463_p2(8 - 1 downto 0);
    tmp_229_fu_17478_p1 <= r_V_7_13_fu_17473_p2(8 - 1 downto 0);
    tmp_22_fu_8074_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(tmp_11_fu_8050_p4));
    tmp_230_fu_22650_p1 <= r_V_14_10_fu_22645_p2(8 - 1 downto 0);
    tmp_231_fu_22660_p1 <= r_V_15_10_fu_22655_p2(8 - 1 downto 0);
    tmp_232_fu_17530_p1 <= r_V_4_14_fu_17525_p2(8 - 1 downto 0);
    tmp_233_fu_17540_p1 <= r_V_5_14_fu_17535_p2(8 - 1 downto 0);
    tmp_234_fu_17550_p1 <= r_V_6_14_fu_17545_p2(8 - 1 downto 0);
    tmp_235_fu_17560_p1 <= r_V_7_14_fu_17555_p2(8 - 1 downto 0);
    tmp_236_fu_22742_p1 <= r_V_14_11_fu_22737_p2(8 - 1 downto 0);
    tmp_237_fu_22752_p1 <= r_V_15_11_fu_22747_p2(8 - 1 downto 0);
    tmp_238_fu_22834_p1 <= r_V_14_12_fu_22829_p2(8 - 1 downto 0);
    tmp_239_fu_22844_p1 <= r_V_15_12_fu_22839_p2(8 - 1 downto 0);
    tmp_23_fu_8080_p3 <= 
        tmp_22_fu_8074_p2 when (tmp_114_fu_8036_p3(0) = '1') else 
        tmp_20_fu_8070_p1;
    tmp_240_fu_22926_p1 <= r_V_14_13_fu_22921_p2(8 - 1 downto 0);
    tmp_241_fu_22936_p1 <= r_V_15_13_fu_22931_p2(8 - 1 downto 0);
    tmp_242_fu_23023_p1 <= r_V_14_14_fu_23018_p2(8 - 1 downto 0);
    tmp_243_fu_23033_p1 <= r_V_15_14_fu_23028_p2(8 - 1 downto 0);
        tmp_24_cast_fu_10060_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(c1_1_i_fu_9942_p3),10));

        tmp_25_cast_fu_10104_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_25_reg_26264),16));

    tmp_25_fu_10064_p2 <= std_logic_vector(signed(tmp_24_cast_fu_10060_p1) - signed(tmp_12_cast_reg_25912));
        tmp_26_fu_10113_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r1_2_i_reg_26228),16));

    tmp_27_fu_10073_p2 <= std_logic_vector(signed(tmp_28_cast_fu_10069_p1) - signed(tmp_12_cast_reg_25912));
        tmp_28_cast_fu_10069_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(c2_1_i_fu_9958_p3),10));

        tmp_28_fu_10131_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r2_2_i_reg_26234),16));

        tmp_29_cast_fu_10122_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_27_reg_26269),16));

    tmp_2_cast_fu_9796_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(vpad),10));
    tmp_2_fu_9793_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(vpad),16));
    tmp_31_fu_10144_p2 <= "1" when (tmp_33_cast_fu_10140_p1 = tmp_13_cast_reg_25919) else "0";
        tmp_32_fu_16075_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(oidx1_1_fu_16063_p2),64));

        tmp_33_cast_fu_10140_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_phi_mux_pool_cnt_0_i_phi_fu_7278_p4),9));

        tmp_33_fu_16143_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(oidx2_1_fu_16069_p2),64));

        tmp_38_fu_10265_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(idx2_reg_26295),64));

        tmp_39_fu_10332_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(idx1_reg_26289),64));

        tmp_44_fu_10187_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(idx2_reg_26295),64));

        tmp_45_fu_10222_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(idx1_reg_26289),64));

    tmp_46_fu_10149_p1 <= inw;
    tmp_46_fu_10149_p2 <= "1" when (signed(colidx1_fu_10107_p2) < signed(tmp_46_fu_10149_p1)) else "0";
    tmp_47_fu_10154_p2 <= "1" when (signed(rowidx1_fu_10116_p2) < signed(inh)) else "0";
    tmp_48_fu_10165_p1 <= inw;
    tmp_48_fu_10165_p2 <= "1" when (signed(colidx2_fu_10125_p2) < signed(tmp_48_fu_10165_p1)) else "0";
    tmp_49_fu_10170_p2 <= "1" when (signed(rowidx2_fu_10134_p2) < signed(inh)) else "0";
        tmp_50_fu_10257_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(pool_cnt_0_i_reg_7274),64));

    tmp_51_fu_18821_p2 <= "1" when (lBound_reg_24673 = ap_const_lv32_0) else "0";
    tmp_52_fu_19161_p2 <= "1" when (signed(k_1_i_cast_fu_19157_p1) < signed(row_end_reg_24664)) else "0";
    tmp_53_fu_19172_p2 <= "1" when (c2_2_i_reg_7365 = pw_w) else "0";
    tmp_54_fu_19199_p2 <= "1" when (p_r2_3_i_fu_19183_p3 = pw_h) else "0";
    tmp_55_fu_19225_p2 <= "1" when (out_cnt_2_i_reg_7388 = row_end_reg_24664) else "0";
        tmp_56_cast_fu_19251_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_c2_2_i_fu_19191_p3),10));

    tmp_56_fu_11539_p2 <= "1" when (signed(max1_0_V_3_fu_1086) > signed(arr1_V_0_0_s_fu_11224_p3)) else "0";
    tmp_57_fu_11553_p2 <= "1" when (signed(max2_0_V_1_fu_822) > signed(arr2_V_0_0_s_fu_11448_p3)) else "0";
    tmp_58_fu_11567_p2 <= "1" when (signed(max3_0_V_3_fu_1214) > signed(arr3_V_0_0_s_fu_11112_p3)) else "0";
        tmp_59_cast_fu_19280_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_59_reg_30289),16));

    tmp_59_fu_19255_p2 <= std_logic_vector(signed(tmp_56_cast_fu_19251_p1) - signed(tmp_12_cast_reg_25912));
    tmp_60_fu_11581_p2 <= "1" when (signed(max4_0_V_1_fu_950) > signed(arr4_V_0_0_s_fu_11336_p3)) else "0";
        tmp_62_fu_19289_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_r2_3_i_14_reg_30271),16));

    tmp_64_fu_19302_p2 <= "1" when (tmp_68_cast_fu_19298_p1 = tmp_13_cast_reg_25919) else "0";
        tmp_65_fu_23092_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(oidx2_2_fu_23086_p2),64));

        tmp_66_fu_21685_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(oidx2_3_fu_21679_p2),64));

        tmp_68_cast_fu_19298_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_phi_mux_pool_cnt_2_i_phi_fu_7380_p4),9));

        tmp_69_fu_19372_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(idx2_1_reg_30304),64));

        tmp_6_fu_9820_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(half_rows),32));

    tmp_6_tr_fu_8032_p0 <= grp_readRegisters_short_s_fu_7427_ap_return;
        tmp_6_tr_fu_8032_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_6_tr_fu_8032_p0),17));

        tmp_72_fu_19329_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(idx2_1_reg_30304),64));

    tmp_73_fu_19307_p1 <= inw;
    tmp_73_fu_19307_p2 <= "1" when (signed(colidx2_1_fu_19283_p2) < signed(tmp_73_fu_19307_p1)) else "0";
    tmp_74_fu_19312_p2 <= "1" when (signed(rowidx2_1_fu_19292_p2) < signed(inh)) else "0";
        tmp_75_fu_19364_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(pool_cnt_2_i_reg_7376),64));

    tmp_76_fu_20705_p2 <= "1" when (signed(max2_0_V_5_fu_1602) > signed(arr2_V_0_3_s_reg_31029)) else "0";
    tmp_77_fu_20717_p2 <= "1" when (signed(max4_0_V_5_fu_1730) > signed(arr4_V_0_3_s_reg_30925)) else "0";
    tmp_7_fu_9871_p3 <= 
        p_neg_t_fu_9851_p2 when (tmp_115_fu_9823_p3(0) = '1') else 
        tmp_12_fu_9867_p1;
    tmp_88_fu_10399_p2 <= (wts_flag_reg_25745 or tmp_121_reg_26449);
    tmp_89_fu_10403_p2 <= (wts_flag_reg_25745 or tmp_122_reg_26509);
    tmp_8_fu_9847_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_lshr1_fu_9837_p4),32));
    tmp_90_fu_10407_p2 <= (wts_flag_reg_25745 or tmp_121_reg_26449);
    tmp_91_fu_10411_p2 <= (wts_flag_reg_25745 or tmp_122_reg_26509);
    tmp_92_fu_10415_p2 <= (wts_flag_reg_25745 or tmp_121_reg_26449);
    tmp_93_fu_10419_p2 <= (wts_flag_reg_25745 or tmp_122_reg_26509);
    tmp_94_fu_10423_p2 <= (wts_flag_reg_25745 or tmp_121_reg_26449);
    tmp_95_fu_10427_p2 <= (wts_flag_reg_25745 or tmp_122_reg_26509);
    tmp_96_fu_20655_p2 <= (wts_flag_reg_25745 or tmp_155_reg_30386_pp1_iter2_reg);
    tmp_97_fu_10431_p2 <= (wts_flag_reg_25745 or tmp_121_reg_26449);
    tmp_98_fu_10435_p2 <= (wts_flag_reg_25745 or tmp_122_reg_26509);
    tmp_99_fu_20659_p2 <= (wts_flag_reg_25745 or tmp_155_reg_30386_pp1_iter2_reg);
    tmp_9_cast_fu_8099_p0 <= ps_h;
        tmp_9_cast_fu_8099_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_9_cast_fu_8099_p0),10));

    tmp_9_fu_8095_p0 <= ps_h;
        tmp_9_fu_8095_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_9_fu_8095_p0),16));


    wtBuf_0_V_address0_assign_proc : process(tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_52_reg_30262_pp1_iter1_reg, tmp_64_reg_30310, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2, ap_block_pp0_stage0, ap_block_pp1_stage0, tmp_50_fu_10257_p1, tmp_75_fu_19364_p1)
    begin
        if (((tmp_64_reg_30310 = ap_const_lv1_0) and (tmp_52_reg_30262_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            wtBuf_0_V_address0 <= tmp_75_fu_19364_p1(9 - 1 downto 0);
        elsif ((((tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_64_reg_30310 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)))) then 
            wtBuf_0_V_address0 <= ap_const_lv64_0(9 - 1 downto 0);
        elsif (((tmp_31_reg_26301 = ap_const_lv1_0) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            wtBuf_0_V_address0 <= tmp_50_fu_10257_p1(9 - 1 downto 0);
        else 
            wtBuf_0_V_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    wtBuf_0_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, ap_block_pp1_stage0_11001, tmp_52_reg_30262_pp1_iter1_reg, tmp_64_reg_30310, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2)
    begin
        if ((((tmp_31_reg_26301 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_64_reg_30310 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)) or ((tmp_64_reg_30310 = ap_const_lv1_0) and (tmp_52_reg_30262_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)))) then 
            wtBuf_0_V_ce0 <= ap_const_logic_1;
        else 
            wtBuf_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    wtBuf_1_V_address0_assign_proc : process(tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_52_reg_30262_pp1_iter1_reg, tmp_64_reg_30310, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2, ap_block_pp0_stage0, ap_block_pp1_stage0, tmp_50_fu_10257_p1, tmp_75_fu_19364_p1)
    begin
        if (((tmp_64_reg_30310 = ap_const_lv1_0) and (tmp_52_reg_30262_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            wtBuf_1_V_address0 <= tmp_75_fu_19364_p1(9 - 1 downto 0);
        elsif ((((tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_64_reg_30310 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)))) then 
            wtBuf_1_V_address0 <= ap_const_lv64_0(9 - 1 downto 0);
        elsif (((tmp_31_reg_26301 = ap_const_lv1_0) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            wtBuf_1_V_address0 <= tmp_50_fu_10257_p1(9 - 1 downto 0);
        else 
            wtBuf_1_V_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    wtBuf_1_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, ap_block_pp1_stage0_11001, tmp_52_reg_30262_pp1_iter1_reg, tmp_64_reg_30310, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2)
    begin
        if ((((tmp_31_reg_26301 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_64_reg_30310 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)) or ((tmp_64_reg_30310 = ap_const_lv1_0) and (tmp_52_reg_30262_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)))) then 
            wtBuf_1_V_ce0 <= ap_const_logic_1;
        else 
            wtBuf_1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    wtBuf_2_V_address0_assign_proc : process(tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_52_reg_30262_pp1_iter1_reg, tmp_64_reg_30310, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2, ap_block_pp0_stage0, ap_block_pp1_stage0, tmp_50_fu_10257_p1, tmp_75_fu_19364_p1)
    begin
        if (((tmp_64_reg_30310 = ap_const_lv1_0) and (tmp_52_reg_30262_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            wtBuf_2_V_address0 <= tmp_75_fu_19364_p1(9 - 1 downto 0);
        elsif ((((tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_64_reg_30310 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)))) then 
            wtBuf_2_V_address0 <= ap_const_lv64_0(9 - 1 downto 0);
        elsif (((tmp_31_reg_26301 = ap_const_lv1_0) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            wtBuf_2_V_address0 <= tmp_50_fu_10257_p1(9 - 1 downto 0);
        else 
            wtBuf_2_V_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    wtBuf_2_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, ap_block_pp1_stage0_11001, tmp_52_reg_30262_pp1_iter1_reg, tmp_64_reg_30310, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2)
    begin
        if ((((tmp_31_reg_26301 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_64_reg_30310 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)) or ((tmp_64_reg_30310 = ap_const_lv1_0) and (tmp_52_reg_30262_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)))) then 
            wtBuf_2_V_ce0 <= ap_const_logic_1;
        else 
            wtBuf_2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    wtBuf_3_V_address0_assign_proc : process(tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, tmp_52_reg_30262_pp1_iter1_reg, tmp_64_reg_30310, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2, ap_block_pp0_stage0, ap_block_pp1_stage0, tmp_50_fu_10257_p1, tmp_75_fu_19364_p1)
    begin
        if (((tmp_64_reg_30310 = ap_const_lv1_0) and (tmp_52_reg_30262_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            wtBuf_3_V_address0 <= tmp_75_fu_19364_p1(9 - 1 downto 0);
        elsif ((((tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_64_reg_30310 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)))) then 
            wtBuf_3_V_address0 <= ap_const_lv64_0(9 - 1 downto 0);
        elsif (((tmp_31_reg_26301 = ap_const_lv1_0) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            wtBuf_3_V_address0 <= tmp_50_fu_10257_p1(9 - 1 downto 0);
        else 
            wtBuf_3_V_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    wtBuf_3_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, tmp_15_reg_26219_pp0_iter1_reg, tmp_31_reg_26301, ap_block_pp1_stage0_11001, tmp_52_reg_30262_pp1_iter1_reg, tmp_64_reg_30310, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2)
    begin
        if ((((tmp_31_reg_26301 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_31_reg_26301 = ap_const_lv1_1) and (tmp_15_reg_26219_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_64_reg_30310 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)) or ((tmp_64_reg_30310 = ap_const_lv1_0) and (tmp_52_reg_30262_pp1_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)))) then 
            wtBuf_3_V_ce0 <= ap_const_logic_1;
        else 
            wtBuf_3_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    wts_flag_fu_9143_p2 <= "0" when (conv3ds = ap_const_lv8_0) else "1";
end behav;
