
---------- Begin Simulation Statistics ----------
final_tick                               92706598809500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  72181                       # Simulator instruction rate (inst/s)
host_mem_usage                                 804136                       # Number of bytes of host memory used
host_op_rate                                   137516                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    11.03                       # Real time elapsed on the host
host_tick_rate                               30557897                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      796085                       # Number of instructions simulated
sim_ops                                       1516698                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000337                       # Number of seconds simulated
sim_ticks                                   337032000                       # Number of ticks simulated
system.cpu.Branches                                 3                       # Number of branches fetched
system.cpu.committedInsts                           6                       # Number of instructions committed
system.cpu.committedOps                            16                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           2                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          11                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               21                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         21                       # Number of busy cycles
system.cpu.num_cc_register_reads                   16                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   6                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    16                       # Number of integer alu accesses
system.cpu.num_int_insts                           16                       # number of integer instructions
system.cpu.num_int_register_reads                  24                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 13                       # number of times the integer registers were written
system.cpu.num_load_insts                           2                       # Number of load instructions
system.cpu.num_mem_refs                             2                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        14     87.50%     87.50% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     87.50% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     87.50% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     87.50% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     87.50% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     87.50% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     87.50% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     87.50% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     87.50% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     87.50% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     87.50% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     87.50% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     87.50% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     87.50% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     87.50% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     87.50% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     87.50% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     87.50% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     87.50% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     87.50% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     87.50% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     87.50% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     87.50% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     87.50% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     87.50% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     87.50% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     87.50% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     87.50% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     87.50% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     87.50% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     87.50% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     87.50% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     87.50% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     87.50% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     87.50% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     87.50% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     87.50% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     87.50% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     87.50% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     87.50% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     87.50% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     87.50% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     87.50% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     87.50% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     87.50% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     87.50% # Class of executed instruction
system.cpu.op_class::MemRead                        2     12.50%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         16                       # Class of executed instruction
system.cpu.workload.numSyscalls                     4                       # Number of system calls
system.l2.prefetcher.num_hwpf_issued               67                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified                  67                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                     5                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1073                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       188810                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            6                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        12882                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       198138                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits        76397                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       188810                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       112413                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          230238                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           13881                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        10945                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads            915671                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           474559                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        13285                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             166899                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events         83662                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls            4                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts       344207                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts       796079                       # Number of instructions committed
system.switch_cpus.commit.committedOps        1516682                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples       573087                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     2.646513                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.854035                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0       196330     34.26%     34.26% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1        81783     14.27%     48.53% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2        51455      8.98%     57.51% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3        78936     13.77%     71.28% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        22930      4.00%     75.28% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5        27101      4.73%     80.01% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        17570      3.07%     83.08% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        13320      2.32%     85.40% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8        83662     14.60%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total       573087                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts              44231                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         9847                       # Number of function calls committed.
system.switch_cpus.commit.int_insts           1493371                       # Number of committed integer instructions.
system.switch_cpus.commit.loads                184754                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass         4824      0.32%      0.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      1154942     76.15%     76.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult         1257      0.08%     76.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv         1736      0.11%     76.66% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd         2741      0.18%     76.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     76.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     76.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     76.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     76.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     76.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     76.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     76.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     76.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     76.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu         2030      0.13%     76.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     76.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt         6512      0.43%     77.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc        13494      0.89%     78.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     78.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     78.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     78.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     78.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     78.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     78.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     78.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     78.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     78.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     78.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     78.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     78.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     78.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     78.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     78.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     78.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     78.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     78.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     78.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     78.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     78.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     78.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     78.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       172290     11.36%     89.66% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       138420      9.13%     98.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead        12464      0.82%     99.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite         5972      0.39%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total      1516682                       # Class of committed instruction
system.switch_cpus.commit.refs                 329146                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts              796079                       # Number of Instructions Simulated
system.switch_cpus.committedOps               1516682                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.846704                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.846704                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles         84426                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts        2029597                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           213209                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles            300121                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          13309                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles         14154                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses              209726                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                   509                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              161216                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   429                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              230238                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines            158884                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles                378501                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          4676                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts                1094195                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          419                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.PendingTrapStallCycles         3171                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           26618                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.341578                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles       229817                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches        90278                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.623331                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples       625223                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.348217                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.577667                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0           289490     46.30%     46.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1            22483      3.60%     49.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2            23029      3.68%     53.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3            19762      3.16%     56.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4            18379      2.94%     59.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            18946      3.03%     62.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            23724      3.79%     66.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            20315      3.25%     69.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8           189095     30.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total       625223                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads             57303                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes            34432                       # number of floating regfile writes
system.switch_cpus.idleCycles                   48820                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        16743                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           182480                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             2.548354                       # Inst execution rate
system.switch_cpus.iew.exec_refs               370753                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             161133                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles           50676                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts        229460                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts          414                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          854                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       177707                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts      1860872                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts        209620                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        31187                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts       1717700                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            101                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents          1814                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          13309                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles          2010                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        31021                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          234                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation           36                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads        44706                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores        33315                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents           36                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        15875                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect          868                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers           1887233                       # num instructions consuming a value
system.switch_cpus.iew.wb_count               1705916                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.632082                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers           1192886                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               2.530871                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                1712092                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads          2555111                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         1331527                       # number of integer regfile writes
system.switch_cpus.ipc                       1.181051                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.181051                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass         8508      0.49%      0.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       1328902     75.99%     76.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         1372      0.08%     76.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv          1797      0.10%     76.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         2748      0.16%     76.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     76.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     76.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     76.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     76.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     76.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     76.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     76.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     76.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     76.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu         2112      0.12%     76.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     76.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         7557      0.43%     77.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc        14309      0.82%     78.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     78.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     78.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     78.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     78.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     78.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     78.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     78.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     78.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     78.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     78.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     78.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     78.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     78.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     78.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     78.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     78.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     78.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     78.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       200588     11.47%     89.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       157018      8.98%     98.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead        14862      0.85%     99.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite         9114      0.52%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total        1748887                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses           53791                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads       106728                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses        49358                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes        68065                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt               24924                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.014251                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           19750     79.24%     79.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            238      0.95%     80.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     80.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt            175      0.70%     80.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     80.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     80.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     80.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     80.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     80.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     80.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     80.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     80.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     80.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     80.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     80.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     80.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     80.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     80.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     80.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     80.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     80.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     80.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     80.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     80.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     80.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     80.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     80.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     80.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     80.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     80.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     80.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     80.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     80.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     80.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead           2036      8.17%     89.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          1067      4.28%     93.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead          750      3.01%     96.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite          908      3.64%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        1711512                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads      4046775                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      1656558                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      2137028                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded            1859498                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued           1748887                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded         1374                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined       344189                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         5582                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         1370                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined       467217                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples       625223                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.797221                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.536611                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0       196402     31.41%     31.41% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1        53209      8.51%     39.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2        62755     10.04%     49.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3        66378     10.62%     60.58% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        63186     10.11%     70.68% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5        61812      9.89%     80.57% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        60764      9.72%     90.29% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        41090      6.57%     96.86% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        19627      3.14%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total       625223                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   2.594622                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses              159651                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   817                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads         6087                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores         3187                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads       229460                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       177707                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads          745284                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                   674043                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles           63128                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps       1644186                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents           2718                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles           223013                       # Number of cycles rename is idle
system.switch_cpus.rename.ROBFullEvents           521                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups       5017193                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts        1975791                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands      2123807                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles            303737                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents          16448                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          13309                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles         21001                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps           479621                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups        67508                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups      3003904                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles         1031                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           96                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts             31082                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           94                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads              2350314                       # The number of ROB reads
system.switch_cpus.rob.rob_writes             3774556                       # The number of ROB writes
system.switch_cpus.timesIdled                    1560                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         3441                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            4                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         7751                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              4                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 92706598809500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                987                       # Transaction distribution
system.membus.trans_dist::ReadExReq                86                       # Transaction distribution
system.membus.trans_dist::ReadExResp               86                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           987                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         2146                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         2146                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2146                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        68672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total        68672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   68672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1073                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1073    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1073                       # Request fanout histogram
system.membus.reqLayer2.occupancy             1326499                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy            5697250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.7                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF    337032000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 92706598809500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 92706598809500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 92706598809500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              4137                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty           96                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3264                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              84                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq              109                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              172                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             172                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3689                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          449                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        10640                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         1420                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 12060                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       444864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        45888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 490752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             114                       # Total snoops (count)
system.tol2bus.snoopTraffic                        64                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             4424                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001808                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.042491                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   4416     99.82%     99.82% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      8      0.18%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               4424                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            7234000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            930500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5529000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 92706598809500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst         3118                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data          180                       # number of demand (read+write) hits
system.l2.demand_hits::total                     3298                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst         3118                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data          180                       # number of overall hits
system.l2.overall_hits::total                    3298                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  1                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          568                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data          440                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1011                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 1                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          568                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data          440                       # number of overall misses
system.l2.overall_misses::total                  1011                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     45001500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data     37194000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         82195500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     45001500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data     37194000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        82195500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst         3686                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data          620                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 4309                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         3686                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data          620                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                4309                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.154097                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.709677                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.234625                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.154097                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.709677                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.234625                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 79227.992958                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 84531.818182                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81301.186944                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 79227.992958                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 84531.818182                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81301.186944                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.switch_cpus.inst          568                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data          440                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1008                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher           63                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          568                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data          440                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1071                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     39331500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data     32794000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     72125500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher      6591952                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     39331500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data     32794000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     78717452                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.154097                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.709677                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.233929                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.154097                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.709677                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.248550                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 69245.598592                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 74531.818182                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71553.075397                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 104634.158730                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 69245.598592                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 74531.818182                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73499.021475                       # average overall mshr miss latency
system.l2.replacements                              4                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks           96                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total               96                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks           96                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total           96                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         3262                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             3262                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         3262                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         3262                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher           63                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total             63                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher      6591952                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total      6591952                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 104634.158730                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 104634.158730                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.switch_cpus.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.switch_cpus.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus.data           86                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    86                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data           86                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  86                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data      7354500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       7354500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data          172                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               172                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.500000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.500000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 85517.441860                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85517.441860                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data           86                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             86                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data      6494500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      6494500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.500000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 75517.441860                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75517.441860                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst         3118                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               3118                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          568                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              570                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     45001500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     45001500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         3686                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3688                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.154097                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.154555                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 79227.992958                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total        78950                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          568                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          568                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     39331500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     39331500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.154097                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.154013                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 69245.598592                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69245.598592                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data           94                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                94                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data          354                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             355                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data     29839500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     29839500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data          448                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           449                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.790179                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.790646                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 84292.372881                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84054.929577                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data          354                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          354                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data     26299500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     26299500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.790179                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.788419                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 74292.372881                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74292.372881                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 92706598809500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 92706598809500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   645.946039                       # Cycle average of tags in use
system.l2.tags.total_refs                        7810                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1073                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.278658                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              92706261778000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst         1.999988                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.999988                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    30.779622                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst   328.611901                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   283.554540                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000488                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.007515                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.080228                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.069227                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.157702                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            63                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          1006                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2           47                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          179                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          148                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          679                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.015381                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.245605                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     32065                       # Number of tag accesses
system.l2.tags.data_accesses                    32065                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 92706598809500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher         4032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        36288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data        28160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              68672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        36288                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         36416                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher           63                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          567                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data          440                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1073                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            379786                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            189893                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher     11963256                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst    107669301                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     83552897                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             203755133                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       379786                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst    107669301                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        108049087                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           379786                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           189893                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher     11963256                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst    107669301                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     83552897                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            203755133                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.l2.prefetcher::samples        63.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       567.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples       440.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000573500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                2193                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1070                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1070                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                26                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                95                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                60                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               112                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                70                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                59                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                15                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                80                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                81                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               83                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               97                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               62                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              153                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               57                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.64                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     15180002                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    5350000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                35242502                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14186.92                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32936.92                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      715                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 66.82                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1070                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     672                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     270                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      85                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          347                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    189.602305                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   127.163043                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   214.331742                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          170     48.99%     48.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           90     25.94%     74.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           40     11.53%     86.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           16      4.61%     91.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           11      3.17%     94.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            5      1.44%     95.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            2      0.58%     96.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            2      0.58%     96.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           11      3.17%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          347                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  68480                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   68480                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       203.19                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    203.19                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.59                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.59                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     336877000                       # Total gap between requests
system.mem_ctrls.avgGap                     314838.32                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.l2.prefetcher         4032                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        36288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data        28160                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.l2.prefetcher 11963255.714590897784                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.inst 107669301.431318089366                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 83552897.054285645485                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.l2.prefetcher           63                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          567                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data          440                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher      4606501                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     16027000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data     14609001                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     73119.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     28266.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     33202.28                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    66.82                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              1506540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               777975                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             4419660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     26429520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        116881920                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         30966720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          180982335                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        536.988580                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     79501750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     11180000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    246339750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              1028160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               538890                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             3220140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     26429520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         73425690                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         67560960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          172203360                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        510.940682                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    175026750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     11180000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    150814750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 92706261777500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF      337021500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 92706598809500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            9                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       154828                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           154837                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            9                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       154828                       # number of overall hits
system.cpu.icache.overall_hits::total          154837                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         4056                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4058                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         4056                       # number of overall misses
system.cpu.icache.overall_misses::total          4058                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     98849000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     98849000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     98849000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     98849000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           11                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       158884                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       158895                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           11                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       158884                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       158895                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.181818                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.025528                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.025539                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.181818                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.025528                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.025539                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 24371.055227                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 24359.043864                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 24371.055227                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 24359.043864                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          251                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    50.200000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         3264                       # number of writebacks
system.cpu.icache.writebacks::total              3264                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          369                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          369                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          369                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          369                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         3687                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3687                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         3687                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3687                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     83434000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     83434000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     83434000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     83434000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.023206                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.023204                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.023206                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.023204                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 22629.237863                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 22629.237863                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 22629.237863                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 22629.237863                       # average overall mshr miss latency
system.cpu.icache.replacements                   3264                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            9                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       154828                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          154837                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         4056                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4058                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     98849000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     98849000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           11                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       158884                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       158895                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.181818                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.025528                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.025539                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 24371.055227                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 24359.043864                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          369                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          369                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         3687                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3687                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     83434000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     83434000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.023206                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.023204                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 22629.237863                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 22629.237863                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 92706598809500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.001068                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              158525                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3688                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             42.984002                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      92706261778000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000007                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.001061                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000002                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000002                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          423                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          135                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           97                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          191                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.826172                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            321478                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           321478                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 92706598809500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 92706598809500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 92706598809500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 92706598809500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 92706598809500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 92706598809500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 92706598809500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data       321488                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           321489                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data       321488                       # number of overall hits
system.cpu.dcache.overall_hits::total          321489                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            1                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data         1235                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1236                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            1                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data         1235                       # number of overall misses
system.cpu.dcache.overall_misses::total          1236                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data     83065000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     83065000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data     83065000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     83065000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            2                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data       322723                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       322725                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            2                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data       322723                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       322725                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.003827                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003830                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.003827                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003830                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 67259.109312                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 67204.692557                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 67259.109312                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 67204.692557                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           49                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    24.500000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           96                       # number of writebacks
system.cpu.dcache.writebacks::total                96                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data          614                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          614                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data          614                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          614                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data          621                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          621                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data          621                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          621                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data     40045500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     40045500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data     40045500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     40045500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.001924                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001924                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.001924                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001924                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 64485.507246                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64485.507246                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 64485.507246                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64485.507246                       # average overall mshr miss latency
system.cpu.dcache.replacements                    176                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data       177187                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          177188                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            1                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data         1061                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1062                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data     74265000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     74265000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data       178248                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       178250                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.005952                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005958                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 69995.287465                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 69929.378531                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data          613                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          613                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data          448                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          448                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data     31517000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     31517000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.002513                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002513                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 70350.446429                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 70350.446429                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       144301                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         144301                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data          174                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          174                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data      8800000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      8800000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       144475                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       144475                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.001204                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001204                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 50574.712644                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 50574.712644                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          173                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          173                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data      8528500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      8528500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.001197                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001197                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 49297.687861                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 49297.687861                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 92706598809500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.001072                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              322111                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               621                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            518.697262                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      92706261781500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000004                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.001068                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000001                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000001                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          445                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           84                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          326                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.434570                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            646071                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           646071                       # Number of data accesses

---------- End Simulation Statistics   ----------
