<!doctype html><html lang=en><head><meta charset=utf-8><meta name=description content="atomic的底层实现 - 王的博客 - 博客园  https://www.cnblogs.com/cnblogs-wangzhipeng/p/12549179.html
atomic操作 在编程过程中我们经常会使用到原子操作，这种操作即不想互斥锁那样耗时，又可以保证对变量操作的原子性，常见的原子操作有fetch_add、load、increment等。
而对于atomic的实现最基础的解释：原子操作是由底层硬件支持的一种特性。
底层硬件支持，到底是怎么样的一种支持？首先编写一个简单的示例代码：
1 2 3 4 5 6 7 8 9  #include <atomic> int main() { std::atomic<int> a; //a = 1; a++; return 0; }   然后进行编译, 查看编译文件："><title>atomic的底层实现_-_王的博客_-_博客园_e0270aa1f7a54feca9d175943cf4130c</title><meta name=viewport content="width=device-width,initial-scale=1"><link rel="shortcut icon" type=image/png href=https://lzyerste.github.io/quartz//icon.png><link href="https://fonts.googleapis.com/css2?family=Inter:wght@400;600;700&family=Source+Sans+Pro:wght@400;600;700&family=Fira+Code:wght@400;700&display=swap" rel=stylesheet><link href=https://lzyerste.github.io/quartz/styles.48db36360688fe00f0a39f3cf1417c4b.min.css rel=stylesheet><script src=https://lzyerste.github.io/quartz/js/darkmode.46b07878b7f5d9e26ad7a3c40f8a0605.min.js></script>
<link rel=stylesheet href=https://cdn.jsdelivr.net/npm/katex@0.15.1/dist/katex.min.css integrity=sha384-R4558gYOUz8mP9YWpZJjofhk+zx0AS11p36HnD2ZKj/6JR5z27gSSULCNHIRReVs crossorigin=anonymous><script defer src=https://cdn.jsdelivr.net/npm/katex@0.15.1/dist/katex.min.js integrity=sha384-z1fJDqw8ZApjGO3/unPWUPsIymfsJmyrDVWC8Tv/a1HeOtGmkwNd/7xUS0Xcnvsx crossorigin=anonymous></script>
<script defer src=https://cdn.jsdelivr.net/npm/katex@0.15.1/dist/contrib/auto-render.min.js integrity=sha384-+XBljXPPiv+OzfbB3cVmLHf4hdUFHlWNZN5spNQ7rmHTXpd7WvJum6fIACpNNfIR crossorigin=anonymous></script>
<script>document.addEventListener("DOMContentLoaded",function(){renderMathInElement(document.body,{delimiters:[{left:"$$",right:"$$",display:!0},{left:"$",right:"$",display:!1}],throwOnError:!1})})</script><script>const BASE_URL="https://lzyerste.github.io/quartz/",fetchData=Promise.all([fetch("https://lzyerste.github.io/quartz/indices/linkIndex.1d754d57933a311cf3815175a0b0ad85.min.json").then(e=>e.json()).then(e=>({index:e.index,links:e.links})),fetch("https://lzyerste.github.io/quartz/indices/contentIndex.012da369a67ea6fc1452b40892fe694f.min.json").then(e=>e.json())]).then(([{index:e,links:t},n])=>({index:e,links:t,content:n}))</script></head><script async src="https://www.googletagmanager.com/gtag/js?id=G-XYFD95KB4J"></script>
<script>var doNotTrack=!1;if(!doNotTrack){window.dataLayer=window.dataLayer||[];function gtag(){dataLayer.push(arguments)}gtag("js",new Date),gtag("config","G-XYFD95KB4J",{anonymize_ip:!1})}</script><body><div id=search-container><div id=search-space><input autocomplete=off id=search-bar name=search type=text aria-label=Search placeholder="Search for something..."><div id=results-container></div></div></div><script src=https://cdn.jsdelivr.net/npm/flexsearch@0.7.21/dist/flexsearch.bundle.js integrity="sha256-i3A0NZGkhsKjVMzFxv3ksk0DZh3aXqu0l49Bbh0MdjE=" crossorigin=anonymous defer></script>
<script defer src=https://lzyerste.github.io/quartz/js/search.7861a82db330f0a40935b7458fee3a02.min.js></script><div class=singlePage><header><h1 id=page-title><a href=https://lzyerste.github.io/quartz/>🪴 Quartz 3.2</a></h1><svg tabindex="0" id="search-icon" aria-labelledby="title desc" role="img" xmlns="http://www.w3.org/2000/svg" viewBox="0 0 19.9 19.7"><title id="title">Search Icon</title><desc id="desc">Icon to open search</desc><g class="search-path" fill="none"><path stroke-linecap="square" d="M18.5 18.3l-5.4-5.4"/><circle cx="8" cy="8" r="7"/></g></svg><div class=spacer></div><div class=darkmode><input class=toggle id=darkmode-toggle type=checkbox tabindex=-1>
<label id=toggle-label-light for=darkmode-toggle tabindex=-1><svg xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink" id="dayIcon" viewBox="0 0 35 35" style="enable-background:new 0 0 35 35"><title>Light Mode</title><path d="M6 17.5C6 16.672 5.328 16 4.5 16h-3C.672 16 0 16.672.0 17.5S.672 19 1.5 19h3C5.328 19 6 18.328 6 17.5zM7.5 26c-.414.0-.789.168-1.061.439l-2 2C4.168 28.711 4 29.086 4 29.5 4 30.328 4.671 31 5.5 31c.414.0.789-.168 1.06-.44l2-2C8.832 28.289 9 27.914 9 27.5 9 26.672 8.329 26 7.5 26zm10-20C18.329 6 19 5.328 19 4.5v-3C19 .672 18.329.0 17.5.0S16 .672 16 1.5v3C16 5.328 16.671 6 17.5 6zm10 3c.414.0.789-.168 1.06-.439l2-2C30.832 6.289 31 5.914 31 5.5 31 4.672 30.329 4 29.5 4c-.414.0-.789.168-1.061.44l-2 2C26.168 6.711 26 7.086 26 7.5 26 8.328 26.671 9 27.5 9zM6.439 8.561C6.711 8.832 7.086 9 7.5 9 8.328 9 9 8.328 9 7.5c0-.414-.168-.789-.439-1.061l-2-2C6.289 4.168 5.914 4 5.5 4 4.672 4 4 4.672 4 5.5c0 .414.168.789.439 1.06l2 2.001zM33.5 16h-3c-.828.0-1.5.672-1.5 1.5s.672 1.5 1.5 1.5h3c.828.0 1.5-.672 1.5-1.5S34.328 16 33.5 16zM28.561 26.439C28.289 26.168 27.914 26 27.5 26c-.828.0-1.5.672-1.5 1.5.0.414.168.789.439 1.06l2 2C28.711 30.832 29.086 31 29.5 31c.828.0 1.5-.672 1.5-1.5.0-.414-.168-.789-.439-1.061l-2-2zM17.5 29c-.829.0-1.5.672-1.5 1.5v3c0 .828.671 1.5 1.5 1.5s1.5-.672 1.5-1.5v-3C19 29.672 18.329 29 17.5 29zm0-22C11.71 7 7 11.71 7 17.5S11.71 28 17.5 28 28 23.29 28 17.5 23.29 7 17.5 7zm0 18c-4.136.0-7.5-3.364-7.5-7.5s3.364-7.5 7.5-7.5 7.5 3.364 7.5 7.5S21.636 25 17.5 25z"/></svg></label><label id=toggle-label-dark for=darkmode-toggle tabindex=-1><svg xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink" id="nightIcon" viewBox="0 0 100 100" style="enable-background='new 0 0 100 100'"><title>Dark Mode</title><path d="M96.76 66.458c-.853-.852-2.15-1.064-3.23-.534-6.063 2.991-12.858 4.571-19.655 4.571C62.022 70.495 50.88 65.88 42.5 57.5 29.043 44.043 25.658 23.536 34.076 6.47c.532-1.08.318-2.379-.534-3.23-.851-.852-2.15-1.064-3.23-.534-4.918 2.427-9.375 5.619-13.246 9.491-9.447 9.447-14.65 22.008-14.65 35.369.0 13.36 5.203 25.921 14.65 35.368s22.008 14.65 35.368 14.65c13.361.0 25.921-5.203 35.369-14.65 3.872-3.871 7.064-8.328 9.491-13.246C97.826 68.608 97.611 67.309 96.76 66.458z"/></svg></label></div></header><article><h1>atomic的底层实现_-_王的博客_-_博客园_e0270aa1f7a54feca9d175943cf4130c</h1><p class=meta>Last updated Unknown</p><ul class=tags></ul><aside class=mainTOC><details><summary>Table of Contents</summary><nav id=TableOfContents><ol><li><ol><li><a href=#atomic操作>atomic操作</a></li><li><a href=#lock-指令的实现>lock 指令的实现</a></li><li><a href=#bus-lock>BUS LOCK</a></li><li><a href=#cache-lock>CACHE LOCK</a></li></ol></li><li><a href=#其它>其它</a></li><li><a href=#参考网址>参考网址</a></li></ol></nav></details></aside><h1 id=atomic的底层实现---王的博客---博客园>atomic的底层实现 - 王的博客 - 博客园</h1><p><a href=https://www.cnblogs.com/cnblogs-wangzhipeng/p/12549179.html rel=noopener>https://www.cnblogs.com/cnblogs-wangzhipeng/p/12549179.html</a></p><h3 id=atomic操作>atomic操作</h3><p>在编程过程中我们经常会使用到原子操作，这种操作即不想互斥锁那样耗时，又可以保证对变量操作的原子性，常见的原子操作有fetch_add、load、increment等。</p><p>而对于atomic的实现最基础的解释：原子操作是由底层硬件支持的一种特性。</p><p>底层硬件支持，到底是怎么样的一种支持？首先编写一个简单的示例代码：</p><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span><span class=lnt>2
</span><span class=lnt>3
</span><span class=lnt>4
</span><span class=lnt>5
</span><span class=lnt>6
</span><span class=lnt>7
</span><span class=lnt>8
</span><span class=lnt>9
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-fallback data-lang=fallback><span class=line><span class=cl>#include &lt;atomic&gt;
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl>int main()
</span></span><span class=line><span class=cl>{
</span></span><span class=line><span class=cl>    std::atomic&lt;int&gt; a;
</span></span><span class=line><span class=cl>    //a = 1;
</span></span><span class=line><span class=cl>    a++;
</span></span><span class=line><span class=cl>    return 0;
</span></span><span class=line><span class=cl>}
</span></span></code></pre></td></tr></table></div></div><p>然后进行编译, 查看编译文件：</p><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt> 1
</span><span class=lnt> 2
</span><span class=lnt> 3
</span><span class=lnt> 4
</span><span class=lnt> 5
</span><span class=lnt> 6
</span><span class=lnt> 7
</span><span class=lnt> 8
</span><span class=lnt> 9
</span><span class=lnt>10
</span><span class=lnt>11
</span><span class=lnt>12
</span><span class=lnt>13
</span><span class=lnt>14
</span><span class=lnt>15
</span><span class=lnt>16
</span><span class=lnt>17
</span><span class=lnt>18
</span><span class=lnt>19
</span><span class=lnt>20
</span><span class=lnt>21
</span><span class=lnt>22
</span><span class=lnt>23
</span><span class=lnt>24
</span><span class=lnt>25
</span><span class=lnt>26
</span><span class=lnt>27
</span><span class=lnt>28
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-fallback data-lang=fallback><span class=line><span class=cl>g++ -S atomic.cc
</span></span><span class=line><span class=cl>cat atomic.s
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl>_ZNSt13__atomic_baseIiEppEi:
</span></span><span class=line><span class=cl>.LFB362:
</span></span><span class=line><span class=cl>	pushq	%rbp
</span></span><span class=line><span class=cl>	.seh_pushreg	%rbp
</span></span><span class=line><span class=cl>	movq	%rsp, %rbp
</span></span><span class=line><span class=cl>	.seh_setframe	%rbp, 0
</span></span><span class=line><span class=cl>	subq	$16, %rsp
</span></span><span class=line><span class=cl>	.seh_stackalloc	16
</span></span><span class=line><span class=cl>	.seh_endprologue
</span></span><span class=line><span class=cl>	movq	%rcx, 16(%rbp)
</span></span><span class=line><span class=cl>	movl	%edx, 24(%rbp)
</span></span><span class=line><span class=cl>	movq	16(%rbp), %rax
</span></span><span class=line><span class=cl>	movq	%rax, -8(%rbp)
</span></span><span class=line><span class=cl>	movl	$1, -12(%rbp)
</span></span><span class=line><span class=cl>	movl	$5, -16(%rbp)
</span></span><span class=line><span class=cl>	movl	-12(%rbp), %edx
</span></span><span class=line><span class=cl>	movq	-8(%rbp), %rax
</span></span><span class=line><span class=cl>	lock xaddl	%edx, (%rax)
</span></span><span class=line><span class=cl>	movl	%edx, %eax
</span></span><span class=line><span class=cl>	nop
</span></span><span class=line><span class=cl>	addq	$16, %rsp
</span></span><span class=line><span class=cl>	popq	%rbp
</span></span><span class=line><span class=cl>	ret
</span></span><span class=line><span class=cl>	.seh_endproc
</span></span><span class=line><span class=cl>	.ident	&#34;GCC: (x86_64-posix-seh-rev0, Built by MinGW-W64 project) 8.1.0&#34;
</span></span></code></pre></td></tr></table></div></div><p>我们可以看到在执行自增操作的时候，在<code>xaddl</code> 指令前多了一个<code>lock</code>前缀，而<code>cpu</code>对这个<code>lock</code>指令的支持就是所谓的底层硬件支持。</p><p>增加这个前缀后，保证了 load-add-store 步骤的不可分割性。</p><h3 id=lock-指令的实现>lock 指令的实现</h3><p>众所周知，cpu在执行任务的时候并不是直接从<code>内存</code>中加载数据，而是会先将数据加载到<code>L1</code>和<code>L2</code> cache中（典型的是两层缓存，甚至可能更多），然后再从cache中读取数据进行运算。</p><p>而现在的计算机通常都是多核处理器，每一个内核都对应一个独立的<code>L1</code>层缓存，多核之间的缓存数据同步是cpu框架设计的重要部分，<code>MESI</code>是比较常用的多核缓存同步方案。</p><p>当我们在单线程内执行 <code>atomic++</code>操作，自然是不会发生多核之间数据不同步的问题，但是我们在多线程多核的情况下，cpu是如何保证<code>Lock</code>特性的？</p><p>作者这里以intel x86架构的cpu为例进行说明，首先给出官方的说明文档：</p><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span><span class=lnt>2
</span><span class=lnt>3
</span><span class=lnt>4
</span><span class=lnt>5
</span><span class=lnt>6
</span><span class=lnt>7
</span><span class=lnt>8
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-fallback data-lang=fallback><span class=line><span class=cl>User level locks involve utilizing the atomic instructions of processor to atomically update a memory space. 
</span></span><span class=line><span class=cl>The atomic instructions involve utilizing a lock prefix on the instruction and having the destination operand assigned to a memory address. 
</span></span><span class=line><span class=cl>The following instructions can run atomically with a lock prefix on current Intel processors: ADD, ADC, AND, BTC, BTR, BTS, CMPXCHG, CMPXCH8B, DEC, INC, NEG, NOT, OR, SBB, SUB, XOR, XADD, and XCHG. EnterCriticalSection utilizes atomic instructions to attempt to get a user-land lock before jumping into the kernel. On most instructions a lock prefix must be explicitly used except for the xchg instruction where the lock prefix is implied if the instruction involves a memory address.
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl>In the days of Intel 486 processors, the lock prefix used to assert a lock on the bus along with a large hit in performance.
</span></span><span class=line><span class=cl>Starting with the Intel Pentium Pro architecture, the bus lock is transformed into a cache lock. 
</span></span><span class=line><span class=cl>A lock will still be asserted on the bus in the most modern architectures if the lock resides in uncacheable memory or if the lock extends beyond a cache line boundary splitting cache lines. 
</span></span><span class=line><span class=cl>Both of these scenarios are unlikely, so most lock prefixes will be transformed into a cache lock which is much less expensive.
</span></span></code></pre></td></tr></table></div></div><p>上面说明了<code>lock</code>前缀实现原子性的两种方式：</p><ul><li>锁bus：性能消耗大，在intel 486处理器上用此种方式实现</li><li>锁cache：在现代处理器上使用此种方式，但是在无法锁定cache的时候（如果锁驻留在不可缓存的内存中，或者如果锁超出了划分cache line 的cache boundy），仍然会去锁定总线。</li></ul><p>大多数人看到这里可能感觉已经懂了，但实际还不够，<code>bus lock</code> 以及多核之间的<code>cache lock</code>是如何实现的？</p><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt> 1
</span><span class=lnt> 2
</span><span class=lnt> 3
</span><span class=lnt> 4
</span><span class=lnt> 5
</span><span class=lnt> 6
</span><span class=lnt> 7
</span><span class=lnt> 8
</span><span class=lnt> 9
</span><span class=lnt>10
</span><span class=lnt>11
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-fallback data-lang=fallback><span class=line><span class=cl>The LOCK prefix (F0H) forces an operation that ensures exclusive use of shared memory in a multiprocessor environment.
</span></span><span class=line><span class=cl>See “LOCK—Assert LOCK# Signal Prefix” in Chapter 3, “Instruction Set Reference, A-L,” for a description of this prefix
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl>Causes the processor’s LOCK# signal to be asserted during execution of the accompanying instruction (turns the instruction into an atomic instruction). In a multiprocessor environment, the LOCK# signal ensures that the processor has exclusive use of any shared memory while the signal is asserted.
</span></span><span class=line><span class=cl>In most IA-32 and all Intel 64 processors, locking may occur without the LOCK# signal being asserted. See the “IA32 Architecture Compatibility” section below for more details.
</span></span><span class=line><span class=cl>The LOCK prefix can be prepended only to the following instructions and only to those forms of the instructions where the destination operand is a memory operand: ADD, ADC, AND, BTC, BTR, BTS, CMPXCHG, CMPXCH8B, CMPXCHG16B, DEC, INC, NEG, NOT, OR, SBB, SUB, XOR, XADD, and XCHG. 
</span></span><span class=line><span class=cl>If the LOCK prefix is used with one of these instructions and the source operand is a memory operand, an undefined opcode exception (#UD) may be generated. An undefined opcode exception will also be generated if the LOCK prefix is used with any instruction not in the above list. 
</span></span><span class=line><span class=cl>The XCHG instruction always asserts the LOCK# signal regardless of the presence or absence of the LOCK prefix.
</span></span><span class=line><span class=cl>The LOCK prefix is typically used with the BTS instruction to perform a read-modify-write operation on a memory location in shared memory environment.
</span></span><span class=line><span class=cl>The integrity of the LOCK prefix is not affected by the alignment of the memory field. Memory locking is observed for arbitrarily misaligned fields.
</span></span><span class=line><span class=cl>This instruction’s operation is the same in non-64-bit modes and 64-bit mode.
</span></span></code></pre></td></tr></table></div></div><p>在Intel的官方文档上标明，一个<code>LOCK</code>前缀强制性的确保一个操作在多核环境的<code>shared memory</code>中操作。LOCK前缀的完整性不受存储字段对齐的影响，对于任意未对齐的字段内存锁定都可以被观察到。</p><h3 id=bus-lock>BUS LOCK</h3><p>这是Intel官方对bus lock的说明</p><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span><span class=lnt>2
</span><span class=lnt>3
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-fallback data-lang=fallback><span class=line><span class=cl>Intel processors provide a LOCK# signal that is asserted automatically during certain critical memory operations to lock the system bus or equivalent link. 
</span></span><span class=line><span class=cl>While this output signal is asserted, requests from other processors or bus agents for control of the bus are blocked. This metric measures the ratio of bus cycles, during which a LOCK# signal is asserted on the bus. 
</span></span><span class=line><span class=cl>The LOCK# signal is asserted when there is a locked memory access due to uncacheable memory, locked operation that spans two cache lines, and page-walk from an uncacheable page table.
</span></span></code></pre></td></tr></table></div></div><p>英特尔处理器提供LOCK＃信号，该信号在某些关键内存操作期间会自动断言，以锁定系统总线或等效链接。在断言该输出信号时，来自其他处理器或总线代理的控制总线的请求将被阻止。此度量标准度量总线周期的比率，在此期间，在总线上声明LOCK＃信号。当由于不可缓存的内存，跨越两条缓存行的锁定操作以及来自不可缓存的页表的页面遍历而导致存在锁定的内存访问时，将发出LOCK＃信号。</p><p>在这里，锁定进入操作由总线上的一条消息组成，上面写着“好，每个人都退出总线一段时间”（出于我们的目的，这意味着“停止执行内存操作”）。然后，发送该消息的内核需要等待所有其他内核完成正在执行的内存操作，然后它们将确认锁定。只有在其他所有内核都已确认之后，尝试锁定操作的内核才能继续进行。最终，一旦锁定被释放，它再次需要向总线上的每个人发送一条消息，说：“一切都清楚了，您现在就可以继续在总线上发出请求了”。</p><h3 id=cache-lock>CACHE LOCK</h3><p>cache lock 要比bus lock 复杂很多，这里涉及到内核cache同步，还有 <code>memory barriers</code>、<code>cache line</code>和<code>shared memory</code>等概念，后续会持续更新。</p><h2 id=其它>其它</h2><p>LOCK prefix 不仅仅用于atomic的实现，在其他的一些用户层的同步操作也会应用到，比如依赖于<code>LOCK XCHG</code>实现自旋锁等。</p><h2 id=参考网址>参考网址</h2></article><hr><div class=page-end><div class=backlinks-container><h3>Backlinks</h3><ul class=backlinks><li>No backlinks found</li></ul></div></div><div id=contact_buttons><footer><p>Made by Jacky Zhao using <a href=https://github.com/jackyzha0/quartz>Quartz</a>, © 2022</p><ul><li><a href=/>Home</a></li><li><a href=https://twitter.com/_jzhao>Twitter</a></li><li><a href=https://github.com/jackyzha0>Github</a></li></ul></footer></div><script src=https://lzyerste.github.io/quartz/js/popover.e57188d2e4c06b0654e020b3a734bb62.min.js></script>
<script>initPopover("https://lzyerste.github.io/quartz")</script></div></body></html>